<?xml version="1.0"?>
<block name="/home/endri-admin/Desktop/VTR_forks/vtr-verilog-to-routing_may2023/vtr_work/vtr_out_dir/my_multiplier_DedLinks_dir/my_multiplier_dedLinks.net.post_routing" instance="FPGA_packed_netlist[0]" architecture_id="SHA256:dab97b104f4e8e341bc6b9770d9302a01b208876a7c04077a97bec240e60c31d" atom_netlist_id="SHA256:9ef74eed9529f7fb4f08f0d1d1b4d5cbffbbc205292e0d563fbabdc5108897e1">
	<inputs>a~4 a~15 a~26 b~1 b~12 b~15 b~16 b~17 a~0 a~1 a~2 a~3 a~5 a~6 a~7 a~8 a~9 a~10 a~11 a~12 a~13 a~14 a~16 a~17 a~18 a~19 a~20 a~21 a~22 a~23 a~24 a~25 a~27 a~28 a~29 a~30 b~18 b~29 b~19 b~20 b~21 b~22 b~23 b~24 b~25 b~26 b~27 b~28 b~30 b~31 b~32 b~33 b~34 b~35 a~31 a~32 a~33 a~34 a~35 b~0 b~2 b~3 b~4 b~5 b~6 b~7 b~8 b~9 b~10 b~11 b~13 b~14 clk reset</inputs>
	<outputs>out:out_2~46 out:out_1~32 out:out_1~14 out:out_1~46 out:out_2~45 out:out_1~15 out:out_1~48 out:out_2~44 out:out_2~43 out:out_2~42 out:out_1~47 out:out_1~16 out:out_2~41 out:out_1~49 out:out_1~55 out:out_2~40 out:out_1~53 out:out_0~64 out:out_2~39 out:out_0~65 out:out_1~52 out:out_2~38 out:out_1~17 out:out_1~54 out:out_2~0 out:out_0~66 out:out_1~50 out:out_0~67 out:out_2~37 out:out_1~56 out:out_2~36 out:out_0~68 out:out_1~57 out:out_2~35 out:out_2~4 out:out_2~34 out:out_1~58 out:out_1~65 out:out_1~71 out:out_1~64 out:out_0~69 out:out_0~55 out:out_1~63 out:out_1~62 out:out_0~70 out:out_0~57 out:out_0~56 out:out_1~66 out:out_1~70 out:out_1~61 out:out_0~71 out:out_2~33 out:out_1~60 out:out_2~3 out:out_2~32 out:out_1~0 out:out_1~59 out:out_2~31 out:out_2~2 out:out_2~30 out:out_2~1 out:out_1~33 out:out_1~31 out:out_2~29 out:out_1~34 out:out_1~24 out:out_2~28 out:out_1~35 out:out_1~69 out:out_1~23 out:out_1~1 out:out_1~30 out:out_2~27 out:out_1~29 out:out_0~54 out:out_2~26 out:out_2~71 out:out_2~70 out:out_2~69 out:out_2~68 out:out_2~67 out:out_2~66 out:out_2~65 out:out_2~64 out:out_2~63 out:out_2~62 out:out_2~61 out:out_2~60 out:out_2~59 out:out_2~58 out:out_2~57 out:out_2~56 out:out_2~55 out:out_2~54 out:out_2~53 out:out_2~52 out:out_1~28 out:out_2~51 out:out_2~50 out:out_2~49 out:out_2~48 out:out_2~25 out:out_0~63 out:out_2~24 out:out_0~62 out:out_2~23 out:out_0~61 out:out_2~22 out:out_0~58 out:out_2~21 out:out_0~59 out:out_2~20 out:out_2~19 out:out_2~18 out:out_2~17 out:out_2~16 out:out_2~15 out:out_0~60 out:out_2~14 out:out_1~26 out:out_2~13 out:out_1~27 out:out_2~12 out:out_0~4 out:out_0~15 out:out_0~26 out:out_0~37 out:out_0~48 out:out_0~51 out:out_0~52 out:out_0~53 out:out_0~0 out:out_0~1 out:out_0~2 out:out_0~3 out:out_0~5 out:out_0~6 out:out_0~7 out:out_0~8 out:out_0~9 out:out_0~10 out:out_0~11 out:out_0~12 out:out_0~13 out:out_0~14 out:out_0~16 out:out_0~17 out:out_0~18 out:out_0~19 out:out_0~20 out:out_0~21 out:out_0~22 out:out_0~23 out:out_0~24 out:out_0~25 out:out_0~27 out:out_0~28 out:out_0~29 out:out_0~30 out:out_0~31 out:out_0~32 out:out_0~33 out:out_0~34 out:out_0~35 out:out_0~36 out:out_0~38 out:out_0~39 out:out_0~40 out:out_0~41 out:out_0~42 out:out_0~43 out:out_0~44 out:out_0~45 out:out_0~46 out:out_0~47 out:out_0~49 out:out_0~50 out:out_2~11 out:out_1~5 out:out_1~40 out:out_1~6 out:out_1~7 out:out_1~11 out:out_1~12 out:out_1~10 out:out_1~3 out:out_1~2 out:out_1~8 out:out_1~9 out:out_1~13 out:out_1~4 out:out_1~45 out:out_2~10 out:out_1~39 out:out_1~36 out:out_1~38 out:out_1~37 out:out_2~9 out:out_1~51 out:out_1~21 out:out_1~25 out:out_1~20 out:out_1~67 out:out_2~8 out:out_1~44 out:out_2~7 out:out_2~6 out:out_2~47 out:out_1~22 out:out_1~19 out:out_1~18 out:out_1~68 out:out_1~43 out:out_2~5 out:out_1~42 out:out_1~41</outputs>
	<clocks>clk</clocks>
	<block name="hard_model_rest~25^out_ded~72" instance="d_hard_top[0]" mode="d_hard_mode_rest">
		<inputs>
			<port name="reset">reset</port>
			<port name="I_upper">hard_model_rest~24^out~0 hard_model_rest~24^out~23 hard_model_rest~24^out~2 hard_model_rest~24^out~4 hard_model_rest~24^out~25 hard_model_rest~24^out~9 hard_model_rest~24^out~6 hard_model_rest~24^out~8 hard_model_rest~24^out~10 hard_model_rest~24^out~33 hard_model_rest~24^out~27 hard_model_rest~24^out~17 hard_model_rest~24^out~11 hard_model_rest~24^out~3 hard_model_rest~24^out~12 hard_model_rest~24^out~14 hard_model_rest~24^out~16 hard_model_rest~24^out~18 hard_model_rest~24^out~20 hard_model_rest~24^out~22 hard_model_rest~24^out~35 hard_model_rest~24^out~31 hard_model_rest~24^out~29 hard_model_rest~24^out~21 hard_model_rest~24^out~19 hard_model_rest~24^out~15 hard_model_rest~24^out~13 hard_model_rest~24^out~7 hard_model_rest~24^out~5 hard_model_rest~24^out~1 hard_model_rest~24^out~24 hard_model_rest~24^out~26 hard_model_rest~24^out~28 hard_model_rest~24^out~30 hard_model_rest~24^out~32 hard_model_rest~24^out~34</port>
			<port name="I_lower">hard_model_rest~24^out~52 hard_model_rest~24^out~50 hard_model_rest~24^out~48 hard_model_rest~24^out~46 hard_model_rest~24^out~44 hard_model_rest~24^out~42 hard_model_rest~24^out~36 hard_model_rest~24^out~38 hard_model_rest~24^out~40 hard_model_rest~24^out~71 hard_model_rest~24^out~69 hard_model_rest~24^out~67 hard_model_rest~24^out~65 hard_model_rest~24^out~63 hard_model_rest~24^out~61 hard_model_rest~24^out~59 hard_model_rest~24^out~57 hard_model_rest~24^out~55 hard_model_rest~24^out~53 hard_model_rest~24^out~51 hard_model_rest~24^out~49 hard_model_rest~24^out~47 hard_model_rest~24^out~45 hard_model_rest~24^out~43 hard_model_rest~24^out~41 hard_model_rest~24^out~39 hard_model_rest~24^out~68 hard_model_rest~24^out~70 hard_model_rest~24^out~66 hard_model_rest~24^out~64 hard_model_rest~24^out~62 hard_model_rest~24^out~60 hard_model_rest~24^out~58 hard_model_rest~24^out~56 hard_model_rest~24^out~54 hard_model_rest~24^out~37</port>
			<port name="I_ded">hard_model_initial~46^out_ded~0 hard_model_initial~46^out_ded~1 hard_model_initial~46^out_ded~2 hard_model_initial~46^out_ded~3 hard_model_initial~46^out_ded~4 hard_model_initial~46^out_ded~5 hard_model_initial~46^out_ded~6 hard_model_initial~46^out_ded~7 hard_model_initial~46^out_ded~8 hard_model_initial~46^out_ded~9 hard_model_initial~46^out_ded~10 hard_model_initial~46^out_ded~11 hard_model_initial~46^out_ded~12 hard_model_initial~46^out_ded~13 hard_model_initial~46^out_ded~14 hard_model_initial~46^out_ded~15 hard_model_initial~46^out_ded~16 hard_model_initial~46^out_ded~17 hard_model_initial~46^out_ded~18 hard_model_initial~46^out_ded~19 hard_model_initial~46^out_ded~20 hard_model_initial~46^out_ded~21 hard_model_initial~46^out_ded~22 hard_model_initial~46^out_ded~23 hard_model_initial~46^out_ded~24 hard_model_initial~46^out_ded~25 hard_model_initial~46^out_ded~26 hard_model_initial~46^out_ded~27 hard_model_initial~46^out_ded~28 hard_model_initial~46^out_ded~29 hard_model_initial~46^out_ded~30 hard_model_initial~46^out_ded~31 hard_model_initial~46^out_ded~32 hard_model_initial~46^out_ded~33 hard_model_initial~46^out_ded~34 hard_model_initial~46^out_ded~35 hard_model_initial~46^out_ded~36 hard_model_initial~46^out_ded~37 hard_model_initial~46^out_ded~38 hard_model_initial~46^out_ded~39 hard_model_initial~46^out_ded~40 hard_model_initial~46^out_ded~41 hard_model_initial~46^out_ded~42 hard_model_initial~46^out_ded~43 hard_model_initial~46^out_ded~44 hard_model_initial~46^out_ded~45 hard_model_initial~46^out_ded~46 hard_model_initial~46^out_ded~47 hard_model_initial~46^out_ded~48 hard_model_initial~46^out_ded~49 hard_model_initial~46^out_ded~50 hard_model_initial~46^out_ded~51 hard_model_initial~46^out_ded~52 hard_model_initial~46^out_ded~53 hard_model_initial~46^out_ded~54 hard_model_initial~46^out_ded~55 hard_model_initial~46^out_ded~56 hard_model_initial~46^out_ded~57 hard_model_initial~46^out_ded~58 hard_model_initial~46^out_ded~59 hard_model_initial~46^out_ded~60 hard_model_initial~46^out_ded~61 hard_model_initial~46^out_ded~62 hard_model_initial~46^out_ded~63 hard_model_initial~46^out_ded~64 hard_model_initial~46^out_ded~65 hard_model_initial~46^out_ded~66 hard_model_initial~46^out_ded~67 hard_model_initial~46^out_ded~68 hard_model_initial~46^out_ded~69 hard_model_initial~46^out_ded~70 hard_model_initial~46^out_ded~71</port>
		</inputs>
		<outputs>
			<port name="out">d_hard_slice_rest[0].OUT_cfg[0]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[1]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[2]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[3]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[4]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[5]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[6]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[7]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[8]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[9]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[10]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[11]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[12]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[13]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[14]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[15]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[16]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[17]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[18]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[19]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[20]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[21]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[22]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[23]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[24]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[25]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[26]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[27]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[28]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[29]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[30]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[31]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[32]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[33]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[34]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[35]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[36]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[37]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[38]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[39]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[40]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[41]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[42]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[43]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[44]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[45]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[46]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[47]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[48]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[49]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[50]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[51]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[52]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[53]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[54]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[55]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[56]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[57]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[58]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[59]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[60]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[61]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[62]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[63]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[64]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[65]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[66]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[67]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[68]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[69]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[70]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[71]-&gt;out2out</port>
			<port name="O_ded">d_hard_slice_rest[0].O_ded[0]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[1]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[2]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[3]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[4]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[5]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[6]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[7]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[8]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[9]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[10]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[11]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[12]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[13]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[14]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[15]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[16]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[17]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[18]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[19]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[20]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[21]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[22]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[23]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[24]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[25]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[26]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[27]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[28]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[29]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[30]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[31]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[32]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[33]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[34]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[35]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[36]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[37]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[38]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[39]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[40]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[41]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[42]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[43]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[44]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[45]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[46]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[47]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[48]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[49]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[50]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[51]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[52]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[53]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[54]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[55]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[56]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[57]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[58]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[59]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[60]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[61]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[62]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[63]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[64]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[65]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[66]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[67]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[68]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[69]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[70]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[71]-&gt;Oded2Odedtop</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="hard_model_rest~25^out_ded~72" instance="d_hard_slice_rest[0]" mode="default">
			<inputs>
				<port name="reset">d_hard_top.reset[0]-&gt;reset2resettop</port>
				<port name="A_cfg">d_hard_top.I_upper[0]-&gt;a2a d_hard_top.I_upper[29]-&gt;a2a d_hard_top.I_upper[2]-&gt;a2a d_hard_top.I_upper[13]-&gt;a2a d_hard_top.I_upper[3]-&gt;a2a d_hard_top.I_upper[28]-&gt;a2a d_hard_top.I_upper[6]-&gt;a2a d_hard_top.I_upper[27]-&gt;a2a d_hard_top.I_upper[7]-&gt;a2a d_hard_top.I_upper[5]-&gt;a2a d_hard_top.I_upper[8]-&gt;a2a d_hard_top.I_upper[12]-&gt;a2a d_hard_top.I_upper[14]-&gt;a2a d_hard_top.I_upper[26]-&gt;a2a d_hard_top.I_upper[15]-&gt;a2a d_hard_top.I_upper[25]-&gt;a2a d_hard_top.I_upper[16]-&gt;a2a d_hard_top.I_upper[11]-&gt;a2a d_hard_top.I_upper[17]-&gt;a2a d_hard_top.I_upper[24]-&gt;a2a d_hard_top.I_upper[18]-&gt;a2a d_hard_top.I_upper[23]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[1]-&gt;a2a d_hard_top.I_upper[30]-&gt;a2a d_hard_top.I_upper[4]-&gt;a2a d_hard_top.I_upper[31]-&gt;a2a d_hard_top.I_upper[10]-&gt;a2a d_hard_top.I_upper[32]-&gt;a2a d_hard_top.I_upper[22]-&gt;a2a d_hard_top.I_upper[33]-&gt;a2a d_hard_top.I_upper[21]-&gt;a2a d_hard_top.I_upper[34]-&gt;a2a d_hard_top.I_upper[9]-&gt;a2a d_hard_top.I_upper[35]-&gt;a2a d_hard_top.I_upper[20]-&gt;a2a</port>
				<port name="B_cfg">d_hard_top.I_lower[6]-&gt;b2b d_hard_top.I_lower[35]-&gt;b2b d_hard_top.I_lower[7]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[8]-&gt;b2b d_hard_top.I_lower[24]-&gt;b2b d_hard_top.I_lower[5]-&gt;b2b d_hard_top.I_lower[23]-&gt;b2b d_hard_top.I_lower[4]-&gt;b2b d_hard_top.I_lower[22]-&gt;b2b d_hard_top.I_lower[3]-&gt;b2b d_hard_top.I_lower[21]-&gt;b2b d_hard_top.I_lower[2]-&gt;b2b d_hard_top.I_lower[20]-&gt;b2b d_hard_top.I_lower[1]-&gt;b2b d_hard_top.I_lower[19]-&gt;b2b d_hard_top.I_lower[0]-&gt;b2b d_hard_top.I_lower[18]-&gt;b2b d_hard_top.I_lower[34]-&gt;b2b d_hard_top.I_lower[17]-&gt;b2b d_hard_top.I_lower[33]-&gt;b2b d_hard_top.I_lower[16]-&gt;b2b d_hard_top.I_lower[32]-&gt;b2b d_hard_top.I_lower[15]-&gt;b2b d_hard_top.I_lower[31]-&gt;b2b d_hard_top.I_lower[14]-&gt;b2b d_hard_top.I_lower[30]-&gt;b2b d_hard_top.I_lower[13]-&gt;b2b d_hard_top.I_lower[29]-&gt;b2b d_hard_top.I_lower[12]-&gt;b2b d_hard_top.I_lower[28]-&gt;b2b d_hard_top.I_lower[11]-&gt;b2b d_hard_top.I_lower[26]-&gt;b2b d_hard_top.I_lower[10]-&gt;b2b d_hard_top.I_lower[27]-&gt;b2b d_hard_top.I_lower[9]-&gt;b2b</port>
				<port name="I_ded">d_hard_top.I_ded[0]-&gt;Ided2Idedtop d_hard_top.I_ded[1]-&gt;Ided2Idedtop d_hard_top.I_ded[2]-&gt;Ided2Idedtop d_hard_top.I_ded[3]-&gt;Ided2Idedtop d_hard_top.I_ded[4]-&gt;Ided2Idedtop d_hard_top.I_ded[5]-&gt;Ided2Idedtop d_hard_top.I_ded[6]-&gt;Ided2Idedtop d_hard_top.I_ded[7]-&gt;Ided2Idedtop d_hard_top.I_ded[8]-&gt;Ided2Idedtop d_hard_top.I_ded[9]-&gt;Ided2Idedtop d_hard_top.I_ded[10]-&gt;Ided2Idedtop d_hard_top.I_ded[11]-&gt;Ided2Idedtop d_hard_top.I_ded[12]-&gt;Ided2Idedtop d_hard_top.I_ded[13]-&gt;Ided2Idedtop d_hard_top.I_ded[14]-&gt;Ided2Idedtop d_hard_top.I_ded[15]-&gt;Ided2Idedtop d_hard_top.I_ded[16]-&gt;Ided2Idedtop d_hard_top.I_ded[17]-&gt;Ided2Idedtop d_hard_top.I_ded[18]-&gt;Ided2Idedtop d_hard_top.I_ded[19]-&gt;Ided2Idedtop d_hard_top.I_ded[20]-&gt;Ided2Idedtop d_hard_top.I_ded[21]-&gt;Ided2Idedtop d_hard_top.I_ded[22]-&gt;Ided2Idedtop d_hard_top.I_ded[23]-&gt;Ided2Idedtop d_hard_top.I_ded[24]-&gt;Ided2Idedtop d_hard_top.I_ded[25]-&gt;Ided2Idedtop d_hard_top.I_ded[26]-&gt;Ided2Idedtop d_hard_top.I_ded[27]-&gt;Ided2Idedtop d_hard_top.I_ded[28]-&gt;Ided2Idedtop d_hard_top.I_ded[29]-&gt;Ided2Idedtop d_hard_top.I_ded[30]-&gt;Ided2Idedtop d_hard_top.I_ded[31]-&gt;Ided2Idedtop d_hard_top.I_ded[32]-&gt;Ided2Idedtop d_hard_top.I_ded[33]-&gt;Ided2Idedtop d_hard_top.I_ded[34]-&gt;Ided2Idedtop d_hard_top.I_ded[35]-&gt;Ided2Idedtop d_hard_top.I_ded[36]-&gt;Ided2Idedtop d_hard_top.I_ded[37]-&gt;Ided2Idedtop d_hard_top.I_ded[38]-&gt;Ided2Idedtop d_hard_top.I_ded[39]-&gt;Ided2Idedtop d_hard_top.I_ded[40]-&gt;Ided2Idedtop d_hard_top.I_ded[41]-&gt;Ided2Idedtop d_hard_top.I_ded[42]-&gt;Ided2Idedtop d_hard_top.I_ded[43]-&gt;Ided2Idedtop d_hard_top.I_ded[44]-&gt;Ided2Idedtop d_hard_top.I_ded[45]-&gt;Ided2Idedtop d_hard_top.I_ded[46]-&gt;Ided2Idedtop d_hard_top.I_ded[47]-&gt;Ided2Idedtop d_hard_top.I_ded[48]-&gt;Ided2Idedtop d_hard_top.I_ded[49]-&gt;Ided2Idedtop d_hard_top.I_ded[50]-&gt;Ided2Idedtop d_hard_top.I_ded[51]-&gt;Ided2Idedtop d_hard_top.I_ded[52]-&gt;Ided2Idedtop d_hard_top.I_ded[53]-&gt;Ided2Idedtop d_hard_top.I_ded[54]-&gt;Ided2Idedtop d_hard_top.I_ded[55]-&gt;Ided2Idedtop d_hard_top.I_ded[56]-&gt;Ided2Idedtop d_hard_top.I_ded[57]-&gt;Ided2Idedtop d_hard_top.I_ded[58]-&gt;Ided2Idedtop d_hard_top.I_ded[59]-&gt;Ided2Idedtop d_hard_top.I_ded[60]-&gt;Ided2Idedtop d_hard_top.I_ded[61]-&gt;Ided2Idedtop d_hard_top.I_ded[62]-&gt;Ided2Idedtop d_hard_top.I_ded[63]-&gt;Ided2Idedtop d_hard_top.I_ded[64]-&gt;Ided2Idedtop d_hard_top.I_ded[65]-&gt;Ided2Idedtop d_hard_top.I_ded[66]-&gt;Ided2Idedtop d_hard_top.I_ded[67]-&gt;Ided2Idedtop d_hard_top.I_ded[68]-&gt;Ided2Idedtop d_hard_top.I_ded[69]-&gt;Ided2Idedtop d_hard_top.I_ded[70]-&gt;Ided2Idedtop d_hard_top.I_ded[71]-&gt;Ided2Idedtop</port>
			</inputs>
			<outputs>
				<port name="OUT_cfg">d_hard[0].out[0]-&gt;out2out d_hard[0].out[1]-&gt;out2out d_hard[0].out[2]-&gt;out2out d_hard[0].out[3]-&gt;out2out d_hard[0].out[4]-&gt;out2out d_hard[0].out[5]-&gt;out2out d_hard[0].out[6]-&gt;out2out d_hard[0].out[7]-&gt;out2out d_hard[0].out[8]-&gt;out2out d_hard[0].out[9]-&gt;out2out d_hard[0].out[10]-&gt;out2out d_hard[0].out[11]-&gt;out2out d_hard[0].out[12]-&gt;out2out d_hard[0].out[13]-&gt;out2out d_hard[0].out[14]-&gt;out2out d_hard[0].out[15]-&gt;out2out d_hard[0].out[16]-&gt;out2out d_hard[0].out[17]-&gt;out2out d_hard[0].out[18]-&gt;out2out d_hard[0].out[19]-&gt;out2out d_hard[0].out[20]-&gt;out2out d_hard[0].out[21]-&gt;out2out d_hard[0].out[22]-&gt;out2out d_hard[0].out[23]-&gt;out2out d_hard[0].out[24]-&gt;out2out d_hard[0].out[25]-&gt;out2out d_hard[0].out[26]-&gt;out2out d_hard[0].out[27]-&gt;out2out d_hard[0].out[28]-&gt;out2out d_hard[0].out[29]-&gt;out2out d_hard[0].out[30]-&gt;out2out d_hard[0].out[31]-&gt;out2out d_hard[0].out[32]-&gt;out2out d_hard[0].out[33]-&gt;out2out d_hard[0].out[34]-&gt;out2out d_hard[0].out[35]-&gt;out2out d_hard[0].out[36]-&gt;out2out d_hard[0].out[37]-&gt;out2out d_hard[0].out[38]-&gt;out2out d_hard[0].out[39]-&gt;out2out d_hard[0].out[40]-&gt;out2out d_hard[0].out[41]-&gt;out2out d_hard[0].out[42]-&gt;out2out d_hard[0].out[43]-&gt;out2out d_hard[0].out[44]-&gt;out2out d_hard[0].out[45]-&gt;out2out d_hard[0].out[46]-&gt;out2out d_hard[0].out[47]-&gt;out2out d_hard[0].out[48]-&gt;out2out d_hard[0].out[49]-&gt;out2out d_hard[0].out[50]-&gt;out2out d_hard[0].out[51]-&gt;out2out d_hard[0].out[52]-&gt;out2out d_hard[0].out[53]-&gt;out2out d_hard[0].out[54]-&gt;out2out d_hard[0].out[55]-&gt;out2out d_hard[0].out[56]-&gt;out2out d_hard[0].out[57]-&gt;out2out d_hard[0].out[58]-&gt;out2out d_hard[0].out[59]-&gt;out2out d_hard[0].out[60]-&gt;out2out d_hard[0].out[61]-&gt;out2out d_hard[0].out[62]-&gt;out2out d_hard[0].out[63]-&gt;out2out d_hard[0].out[64]-&gt;out2out d_hard[0].out[65]-&gt;out2out d_hard[0].out[66]-&gt;out2out d_hard[0].out[67]-&gt;out2out d_hard[0].out[68]-&gt;out2out d_hard[0].out[69]-&gt;out2out d_hard[0].out[70]-&gt;out2out d_hard[0].out[71]-&gt;out2out</port>
				<port name="O_ded">d_hard[0].out_ded[0]-&gt;Oded2Oded d_hard[0].out_ded[1]-&gt;Oded2Oded d_hard[0].out_ded[2]-&gt;Oded2Oded d_hard[0].out_ded[3]-&gt;Oded2Oded d_hard[0].out_ded[4]-&gt;Oded2Oded d_hard[0].out_ded[5]-&gt;Oded2Oded d_hard[0].out_ded[6]-&gt;Oded2Oded d_hard[0].out_ded[7]-&gt;Oded2Oded d_hard[0].out_ded[8]-&gt;Oded2Oded d_hard[0].out_ded[9]-&gt;Oded2Oded d_hard[0].out_ded[10]-&gt;Oded2Oded d_hard[0].out_ded[11]-&gt;Oded2Oded d_hard[0].out_ded[12]-&gt;Oded2Oded d_hard[0].out_ded[13]-&gt;Oded2Oded d_hard[0].out_ded[14]-&gt;Oded2Oded d_hard[0].out_ded[15]-&gt;Oded2Oded d_hard[0].out_ded[16]-&gt;Oded2Oded d_hard[0].out_ded[17]-&gt;Oded2Oded d_hard[0].out_ded[18]-&gt;Oded2Oded d_hard[0].out_ded[19]-&gt;Oded2Oded d_hard[0].out_ded[20]-&gt;Oded2Oded d_hard[0].out_ded[21]-&gt;Oded2Oded d_hard[0].out_ded[22]-&gt;Oded2Oded d_hard[0].out_ded[23]-&gt;Oded2Oded d_hard[0].out_ded[24]-&gt;Oded2Oded d_hard[0].out_ded[25]-&gt;Oded2Oded d_hard[0].out_ded[26]-&gt;Oded2Oded d_hard[0].out_ded[27]-&gt;Oded2Oded d_hard[0].out_ded[28]-&gt;Oded2Oded d_hard[0].out_ded[29]-&gt;Oded2Oded d_hard[0].out_ded[30]-&gt;Oded2Oded d_hard[0].out_ded[31]-&gt;Oded2Oded d_hard[0].out_ded[32]-&gt;Oded2Oded d_hard[0].out_ded[33]-&gt;Oded2Oded d_hard[0].out_ded[34]-&gt;Oded2Oded d_hard[0].out_ded[35]-&gt;Oded2Oded d_hard[0].out_ded[36]-&gt;Oded2Oded d_hard[0].out_ded[37]-&gt;Oded2Oded d_hard[0].out_ded[38]-&gt;Oded2Oded d_hard[0].out_ded[39]-&gt;Oded2Oded d_hard[0].out_ded[40]-&gt;Oded2Oded d_hard[0].out_ded[41]-&gt;Oded2Oded d_hard[0].out_ded[42]-&gt;Oded2Oded d_hard[0].out_ded[43]-&gt;Oded2Oded d_hard[0].out_ded[44]-&gt;Oded2Oded d_hard[0].out_ded[45]-&gt;Oded2Oded d_hard[0].out_ded[46]-&gt;Oded2Oded d_hard[0].out_ded[47]-&gt;Oded2Oded d_hard[0].out_ded[48]-&gt;Oded2Oded d_hard[0].out_ded[49]-&gt;Oded2Oded d_hard[0].out_ded[50]-&gt;Oded2Oded d_hard[0].out_ded[51]-&gt;Oded2Oded d_hard[0].out_ded[52]-&gt;Oded2Oded d_hard[0].out_ded[53]-&gt;Oded2Oded d_hard[0].out_ded[54]-&gt;Oded2Oded d_hard[0].out_ded[55]-&gt;Oded2Oded d_hard[0].out_ded[56]-&gt;Oded2Oded d_hard[0].out_ded[57]-&gt;Oded2Oded d_hard[0].out_ded[58]-&gt;Oded2Oded d_hard[0].out_ded[59]-&gt;Oded2Oded d_hard[0].out_ded[60]-&gt;Oded2Oded d_hard[0].out_ded[61]-&gt;Oded2Oded d_hard[0].out_ded[62]-&gt;Oded2Oded d_hard[0].out_ded[63]-&gt;Oded2Oded d_hard[0].out_ded[64]-&gt;Oded2Oded d_hard[0].out_ded[65]-&gt;Oded2Oded d_hard[0].out_ded[66]-&gt;Oded2Oded d_hard[0].out_ded[67]-&gt;Oded2Oded d_hard[0].out_ded[68]-&gt;Oded2Oded d_hard[0].out_ded[69]-&gt;Oded2Oded d_hard[0].out_ded[70]-&gt;Oded2Oded d_hard[0].out_ded[71]-&gt;Oded2Oded</port>
			</outputs>
			<clocks>
				<port name="clk">d_hard_top.clk[0]-&gt;clk2clktop</port>
			</clocks>
			<block name="hard_model_rest~25^out_ded~72" instance="d_hard[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="reset">d_hard_slice_rest.reset[0]-&gt;reset2reset</port>
					<port name="a">d_hard_slice_rest.A_cfg[0]-&gt;a2a d_hard_slice_rest.A_cfg[1]-&gt;a2a d_hard_slice_rest.A_cfg[2]-&gt;a2a d_hard_slice_rest.A_cfg[3]-&gt;a2a d_hard_slice_rest.A_cfg[4]-&gt;a2a d_hard_slice_rest.A_cfg[5]-&gt;a2a d_hard_slice_rest.A_cfg[6]-&gt;a2a d_hard_slice_rest.A_cfg[7]-&gt;a2a d_hard_slice_rest.A_cfg[8]-&gt;a2a d_hard_slice_rest.A_cfg[9]-&gt;a2a d_hard_slice_rest.A_cfg[10]-&gt;a2a d_hard_slice_rest.A_cfg[11]-&gt;a2a d_hard_slice_rest.A_cfg[12]-&gt;a2a d_hard_slice_rest.A_cfg[13]-&gt;a2a d_hard_slice_rest.A_cfg[14]-&gt;a2a d_hard_slice_rest.A_cfg[15]-&gt;a2a d_hard_slice_rest.A_cfg[16]-&gt;a2a d_hard_slice_rest.A_cfg[17]-&gt;a2a d_hard_slice_rest.A_cfg[18]-&gt;a2a d_hard_slice_rest.A_cfg[19]-&gt;a2a d_hard_slice_rest.A_cfg[20]-&gt;a2a d_hard_slice_rest.A_cfg[21]-&gt;a2a d_hard_slice_rest.A_cfg[22]-&gt;a2a d_hard_slice_rest.A_cfg[23]-&gt;a2a d_hard_slice_rest.A_cfg[24]-&gt;a2a d_hard_slice_rest.A_cfg[25]-&gt;a2a d_hard_slice_rest.A_cfg[26]-&gt;a2a d_hard_slice_rest.A_cfg[27]-&gt;a2a d_hard_slice_rest.A_cfg[28]-&gt;a2a d_hard_slice_rest.A_cfg[29]-&gt;a2a d_hard_slice_rest.A_cfg[30]-&gt;a2a d_hard_slice_rest.A_cfg[31]-&gt;a2a d_hard_slice_rest.A_cfg[32]-&gt;a2a d_hard_slice_rest.A_cfg[33]-&gt;a2a d_hard_slice_rest.A_cfg[34]-&gt;a2a d_hard_slice_rest.A_cfg[35]-&gt;a2a</port>
					<port name="b">d_hard_slice_rest.B_cfg[0]-&gt;b2b d_hard_slice_rest.B_cfg[1]-&gt;b2b d_hard_slice_rest.B_cfg[2]-&gt;b2b d_hard_slice_rest.B_cfg[3]-&gt;b2b d_hard_slice_rest.B_cfg[4]-&gt;b2b d_hard_slice_rest.B_cfg[5]-&gt;b2b d_hard_slice_rest.B_cfg[6]-&gt;b2b d_hard_slice_rest.B_cfg[7]-&gt;b2b d_hard_slice_rest.B_cfg[8]-&gt;b2b d_hard_slice_rest.B_cfg[9]-&gt;b2b d_hard_slice_rest.B_cfg[10]-&gt;b2b d_hard_slice_rest.B_cfg[11]-&gt;b2b d_hard_slice_rest.B_cfg[12]-&gt;b2b d_hard_slice_rest.B_cfg[13]-&gt;b2b d_hard_slice_rest.B_cfg[14]-&gt;b2b d_hard_slice_rest.B_cfg[15]-&gt;b2b d_hard_slice_rest.B_cfg[16]-&gt;b2b d_hard_slice_rest.B_cfg[17]-&gt;b2b d_hard_slice_rest.B_cfg[18]-&gt;b2b d_hard_slice_rest.B_cfg[19]-&gt;b2b d_hard_slice_rest.B_cfg[20]-&gt;b2b d_hard_slice_rest.B_cfg[21]-&gt;b2b d_hard_slice_rest.B_cfg[22]-&gt;b2b d_hard_slice_rest.B_cfg[23]-&gt;b2b d_hard_slice_rest.B_cfg[24]-&gt;b2b d_hard_slice_rest.B_cfg[25]-&gt;b2b d_hard_slice_rest.B_cfg[26]-&gt;b2b d_hard_slice_rest.B_cfg[27]-&gt;b2b d_hard_slice_rest.B_cfg[28]-&gt;b2b d_hard_slice_rest.B_cfg[29]-&gt;b2b d_hard_slice_rest.B_cfg[30]-&gt;b2b d_hard_slice_rest.B_cfg[31]-&gt;b2b d_hard_slice_rest.B_cfg[32]-&gt;b2b d_hard_slice_rest.B_cfg[33]-&gt;b2b d_hard_slice_rest.B_cfg[34]-&gt;b2b d_hard_slice_rest.B_cfg[35]-&gt;b2b</port>
					<port name="ab_ded">d_hard_slice_rest.I_ded[0]-&gt;Ided2Ided d_hard_slice_rest.I_ded[1]-&gt;Ided2Ided d_hard_slice_rest.I_ded[2]-&gt;Ided2Ided d_hard_slice_rest.I_ded[3]-&gt;Ided2Ided d_hard_slice_rest.I_ded[4]-&gt;Ided2Ided d_hard_slice_rest.I_ded[5]-&gt;Ided2Ided d_hard_slice_rest.I_ded[6]-&gt;Ided2Ided d_hard_slice_rest.I_ded[7]-&gt;Ided2Ided d_hard_slice_rest.I_ded[8]-&gt;Ided2Ided d_hard_slice_rest.I_ded[9]-&gt;Ided2Ided d_hard_slice_rest.I_ded[10]-&gt;Ided2Ided d_hard_slice_rest.I_ded[11]-&gt;Ided2Ided d_hard_slice_rest.I_ded[12]-&gt;Ided2Ided d_hard_slice_rest.I_ded[13]-&gt;Ided2Ided d_hard_slice_rest.I_ded[14]-&gt;Ided2Ided d_hard_slice_rest.I_ded[15]-&gt;Ided2Ided d_hard_slice_rest.I_ded[16]-&gt;Ided2Ided d_hard_slice_rest.I_ded[17]-&gt;Ided2Ided d_hard_slice_rest.I_ded[18]-&gt;Ided2Ided d_hard_slice_rest.I_ded[19]-&gt;Ided2Ided d_hard_slice_rest.I_ded[20]-&gt;Ided2Ided d_hard_slice_rest.I_ded[21]-&gt;Ided2Ided d_hard_slice_rest.I_ded[22]-&gt;Ided2Ided d_hard_slice_rest.I_ded[23]-&gt;Ided2Ided d_hard_slice_rest.I_ded[24]-&gt;Ided2Ided d_hard_slice_rest.I_ded[25]-&gt;Ided2Ided d_hard_slice_rest.I_ded[26]-&gt;Ided2Ided d_hard_slice_rest.I_ded[27]-&gt;Ided2Ided d_hard_slice_rest.I_ded[28]-&gt;Ided2Ided d_hard_slice_rest.I_ded[29]-&gt;Ided2Ided d_hard_slice_rest.I_ded[30]-&gt;Ided2Ided d_hard_slice_rest.I_ded[31]-&gt;Ided2Ided d_hard_slice_rest.I_ded[32]-&gt;Ided2Ided d_hard_slice_rest.I_ded[33]-&gt;Ided2Ided d_hard_slice_rest.I_ded[34]-&gt;Ided2Ided d_hard_slice_rest.I_ded[35]-&gt;Ided2Ided d_hard_slice_rest.I_ded[36]-&gt;Ided2Ided d_hard_slice_rest.I_ded[37]-&gt;Ided2Ided d_hard_slice_rest.I_ded[38]-&gt;Ided2Ided d_hard_slice_rest.I_ded[39]-&gt;Ided2Ided d_hard_slice_rest.I_ded[40]-&gt;Ided2Ided d_hard_slice_rest.I_ded[41]-&gt;Ided2Ided d_hard_slice_rest.I_ded[42]-&gt;Ided2Ided d_hard_slice_rest.I_ded[43]-&gt;Ided2Ided d_hard_slice_rest.I_ded[44]-&gt;Ided2Ided d_hard_slice_rest.I_ded[45]-&gt;Ided2Ided d_hard_slice_rest.I_ded[46]-&gt;Ided2Ided d_hard_slice_rest.I_ded[47]-&gt;Ided2Ided d_hard_slice_rest.I_ded[48]-&gt;Ided2Ided d_hard_slice_rest.I_ded[49]-&gt;Ided2Ided d_hard_slice_rest.I_ded[50]-&gt;Ided2Ided d_hard_slice_rest.I_ded[51]-&gt;Ided2Ided d_hard_slice_rest.I_ded[52]-&gt;Ided2Ided d_hard_slice_rest.I_ded[53]-&gt;Ided2Ided d_hard_slice_rest.I_ded[54]-&gt;Ided2Ided d_hard_slice_rest.I_ded[55]-&gt;Ided2Ided d_hard_slice_rest.I_ded[56]-&gt;Ided2Ided d_hard_slice_rest.I_ded[57]-&gt;Ided2Ided d_hard_slice_rest.I_ded[58]-&gt;Ided2Ided d_hard_slice_rest.I_ded[59]-&gt;Ided2Ided d_hard_slice_rest.I_ded[60]-&gt;Ided2Ided d_hard_slice_rest.I_ded[61]-&gt;Ided2Ided d_hard_slice_rest.I_ded[62]-&gt;Ided2Ided d_hard_slice_rest.I_ded[63]-&gt;Ided2Ided d_hard_slice_rest.I_ded[64]-&gt;Ided2Ided d_hard_slice_rest.I_ded[65]-&gt;Ided2Ided d_hard_slice_rest.I_ded[66]-&gt;Ided2Ided d_hard_slice_rest.I_ded[67]-&gt;Ided2Ided d_hard_slice_rest.I_ded[68]-&gt;Ided2Ided d_hard_slice_rest.I_ded[69]-&gt;Ided2Ided d_hard_slice_rest.I_ded[70]-&gt;Ided2Ided d_hard_slice_rest.I_ded[71]-&gt;Ided2Ided</port>
				</inputs>
				<outputs>
					<port name="out">hard_model_rest~25^out~0 hard_model_rest~25^out~1 hard_model_rest~25^out~2 hard_model_rest~25^out~3 hard_model_rest~25^out~4 hard_model_rest~25^out~5 hard_model_rest~25^out~6 hard_model_rest~25^out~7 hard_model_rest~25^out~8 hard_model_rest~25^out~9 hard_model_rest~25^out~10 hard_model_rest~25^out~11 hard_model_rest~25^out~12 hard_model_rest~25^out~13 hard_model_rest~25^out~14 hard_model_rest~25^out~15 hard_model_rest~25^out~16 hard_model_rest~25^out~17 hard_model_rest~25^out~18 hard_model_rest~25^out~19 hard_model_rest~25^out~20 hard_model_rest~25^out~21 hard_model_rest~25^out~22 hard_model_rest~25^out~23 hard_model_rest~25^out~24 hard_model_rest~25^out~25 hard_model_rest~25^out~26 hard_model_rest~25^out~27 hard_model_rest~25^out~28 hard_model_rest~25^out~29 hard_model_rest~25^out~30 hard_model_rest~25^out~31 hard_model_rest~25^out~32 hard_model_rest~25^out~33 hard_model_rest~25^out~34 hard_model_rest~25^out~35 hard_model_rest~25^out~36 hard_model_rest~25^out~37 hard_model_rest~25^out~38 hard_model_rest~25^out~39 hard_model_rest~25^out~40 hard_model_rest~25^out~41 hard_model_rest~25^out~42 hard_model_rest~25^out~43 hard_model_rest~25^out~44 hard_model_rest~25^out~45 hard_model_rest~25^out~46 hard_model_rest~25^out~47 hard_model_rest~25^out~48 hard_model_rest~25^out~49 hard_model_rest~25^out~50 hard_model_rest~25^out~51 hard_model_rest~25^out~52 hard_model_rest~25^out~53 hard_model_rest~25^out~54 hard_model_rest~25^out~55 hard_model_rest~25^out~56 hard_model_rest~25^out~57 hard_model_rest~25^out~58 hard_model_rest~25^out~59 hard_model_rest~25^out~60 hard_model_rest~25^out~61 hard_model_rest~25^out~62 hard_model_rest~25^out~63 hard_model_rest~25^out~64 hard_model_rest~25^out~65 hard_model_rest~25^out~66 hard_model_rest~25^out~67 hard_model_rest~25^out~68 hard_model_rest~25^out~69 hard_model_rest~25^out~70 hard_model_rest~25^out~71</port>
					<port name="out_ded">hard_model_rest~25^out_ded~72 hard_model_rest~25^out_ded~73 hard_model_rest~25^out_ded~74 hard_model_rest~25^out_ded~75 hard_model_rest~25^out_ded~76 hard_model_rest~25^out_ded~77 hard_model_rest~25^out_ded~78 hard_model_rest~25^out_ded~79 hard_model_rest~25^out_ded~80 hard_model_rest~25^out_ded~81 hard_model_rest~25^out_ded~82 hard_model_rest~25^out_ded~83 hard_model_rest~25^out_ded~84 hard_model_rest~25^out_ded~85 hard_model_rest~25^out_ded~86 hard_model_rest~25^out_ded~87 hard_model_rest~25^out_ded~88 hard_model_rest~25^out_ded~89 hard_model_rest~25^out_ded~90 hard_model_rest~25^out_ded~91 hard_model_rest~25^out_ded~92 hard_model_rest~25^out_ded~93 hard_model_rest~25^out_ded~94 hard_model_rest~25^out_ded~95 hard_model_rest~25^out_ded~96 hard_model_rest~25^out_ded~97 hard_model_rest~25^out_ded~98 hard_model_rest~25^out_ded~99 hard_model_rest~25^out_ded~100 hard_model_rest~25^out_ded~101 hard_model_rest~25^out_ded~102 hard_model_rest~25^out_ded~103 hard_model_rest~25^out_ded~104 hard_model_rest~25^out_ded~105 hard_model_rest~25^out_ded~106 hard_model_rest~25^out_ded~107 hard_model_rest~25^out_ded~108 hard_model_rest~25^out_ded~109 hard_model_rest~25^out_ded~110 hard_model_rest~25^out_ded~111 hard_model_rest~25^out_ded~112 hard_model_rest~25^out_ded~113 hard_model_rest~25^out_ded~114 hard_model_rest~25^out_ded~115 hard_model_rest~25^out_ded~116 hard_model_rest~25^out_ded~117 hard_model_rest~25^out_ded~118 hard_model_rest~25^out_ded~119 hard_model_rest~25^out_ded~120 hard_model_rest~25^out_ded~121 hard_model_rest~25^out_ded~122 hard_model_rest~25^out_ded~123 hard_model_rest~25^out_ded~124 hard_model_rest~25^out_ded~125 hard_model_rest~25^out_ded~126 hard_model_rest~25^out_ded~127 hard_model_rest~25^out_ded~128 hard_model_rest~25^out_ded~129 hard_model_rest~25^out_ded~130 hard_model_rest~25^out_ded~131 hard_model_rest~25^out_ded~132 hard_model_rest~25^out_ded~133 hard_model_rest~25^out_ded~134 hard_model_rest~25^out_ded~135 hard_model_rest~25^out_ded~136 hard_model_rest~25^out_ded~137 hard_model_rest~25^out_ded~138 hard_model_rest~25^out_ded~139 hard_model_rest~25^out_ded~140 hard_model_rest~25^out_ded~141 hard_model_rest~25^out_ded~142 hard_model_rest~25^out_ded~143</port>
				</outputs>
				<clocks>
					<port name="clk">d_hard_slice_rest.clk[0]-&gt;clk2clk</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="hard_model_rest~26^out_ded~0" instance="d_hard_top[1]" mode="d_hard_mode_rest">
		<inputs>
			<port name="reset">reset</port>
			<port name="I_upper">hard_model_rest~25^out~0 hard_model_rest~25^out~23 hard_model_rest~25^out~2 hard_model_rest~25^out~4 hard_model_rest~25^out~25 hard_model_rest~25^out~9 hard_model_rest~25^out~6 hard_model_rest~25^out~8 hard_model_rest~25^out~10 hard_model_rest~25^out~33 hard_model_rest~25^out~27 hard_model_rest~25^out~17 hard_model_rest~25^out~11 hard_model_rest~25^out~3 hard_model_rest~25^out~12 hard_model_rest~25^out~14 hard_model_rest~25^out~16 hard_model_rest~25^out~18 hard_model_rest~25^out~20 hard_model_rest~25^out~22 hard_model_rest~25^out~35 hard_model_rest~25^out~31 hard_model_rest~25^out~29 hard_model_rest~25^out~21 hard_model_rest~25^out~19 hard_model_rest~25^out~15 hard_model_rest~25^out~13 hard_model_rest~25^out~7 hard_model_rest~25^out~5 hard_model_rest~25^out~1 hard_model_rest~25^out~24 hard_model_rest~25^out~26 hard_model_rest~25^out~28 hard_model_rest~25^out~30 hard_model_rest~25^out~32 hard_model_rest~25^out~34</port>
			<port name="I_lower">hard_model_rest~25^out~52 hard_model_rest~25^out~50 hard_model_rest~25^out~48 hard_model_rest~25^out~46 hard_model_rest~25^out~44 hard_model_rest~25^out~42 hard_model_rest~25^out~36 hard_model_rest~25^out~38 hard_model_rest~25^out~40 hard_model_rest~25^out~71 hard_model_rest~25^out~69 hard_model_rest~25^out~67 hard_model_rest~25^out~65 hard_model_rest~25^out~63 hard_model_rest~25^out~61 hard_model_rest~25^out~59 hard_model_rest~25^out~57 hard_model_rest~25^out~55 hard_model_rest~25^out~53 hard_model_rest~25^out~51 hard_model_rest~25^out~49 hard_model_rest~25^out~47 hard_model_rest~25^out~45 hard_model_rest~25^out~43 hard_model_rest~25^out~41 hard_model_rest~25^out~39 hard_model_rest~25^out~68 hard_model_rest~25^out~70 hard_model_rest~25^out~66 hard_model_rest~25^out~64 hard_model_rest~25^out~62 hard_model_rest~25^out~60 hard_model_rest~25^out~58 hard_model_rest~25^out~56 hard_model_rest~25^out~54 hard_model_rest~25^out~37</port>
			<port name="I_ded">hard_model_initial~47^out_ded~0 hard_model_initial~47^out_ded~1 hard_model_initial~47^out_ded~2 hard_model_initial~47^out_ded~3 hard_model_initial~47^out_ded~4 hard_model_initial~47^out_ded~5 hard_model_initial~47^out_ded~6 hard_model_initial~47^out_ded~7 hard_model_initial~47^out_ded~8 hard_model_initial~47^out_ded~9 hard_model_initial~47^out_ded~10 hard_model_initial~47^out_ded~11 hard_model_initial~47^out_ded~12 hard_model_initial~47^out_ded~13 hard_model_initial~47^out_ded~14 hard_model_initial~47^out_ded~15 hard_model_initial~47^out_ded~16 hard_model_initial~47^out_ded~17 hard_model_initial~47^out_ded~18 hard_model_initial~47^out_ded~19 hard_model_initial~47^out_ded~20 hard_model_initial~47^out_ded~21 hard_model_initial~47^out_ded~22 hard_model_initial~47^out_ded~23 hard_model_initial~47^out_ded~24 hard_model_initial~47^out_ded~25 hard_model_initial~47^out_ded~26 hard_model_initial~47^out_ded~27 hard_model_initial~47^out_ded~28 hard_model_initial~47^out_ded~29 hard_model_initial~47^out_ded~30 hard_model_initial~47^out_ded~31 hard_model_initial~47^out_ded~32 hard_model_initial~47^out_ded~33 hard_model_initial~47^out_ded~34 hard_model_initial~47^out_ded~35 hard_model_initial~47^out_ded~36 hard_model_initial~47^out_ded~37 hard_model_initial~47^out_ded~38 hard_model_initial~47^out_ded~39 hard_model_initial~47^out_ded~40 hard_model_initial~47^out_ded~41 hard_model_initial~47^out_ded~42 hard_model_initial~47^out_ded~43 hard_model_initial~47^out_ded~44 hard_model_initial~47^out_ded~45 hard_model_initial~47^out_ded~46 hard_model_initial~47^out_ded~47 hard_model_initial~47^out_ded~48 hard_model_initial~47^out_ded~49 hard_model_initial~47^out_ded~50 hard_model_initial~47^out_ded~51 hard_model_initial~47^out_ded~52 hard_model_initial~47^out_ded~53 hard_model_initial~47^out_ded~54 hard_model_initial~47^out_ded~55 hard_model_initial~47^out_ded~56 hard_model_initial~47^out_ded~57 hard_model_initial~47^out_ded~58 hard_model_initial~47^out_ded~59 hard_model_initial~47^out_ded~60 hard_model_initial~47^out_ded~61 hard_model_initial~47^out_ded~62 hard_model_initial~47^out_ded~63 hard_model_initial~47^out_ded~64 hard_model_initial~47^out_ded~65 hard_model_initial~47^out_ded~66 hard_model_initial~47^out_ded~67 hard_model_initial~47^out_ded~68 hard_model_initial~47^out_ded~69 hard_model_initial~47^out_ded~70 hard_model_initial~47^out_ded~71</port>
		</inputs>
		<outputs>
			<port name="out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
			<port name="O_ded">d_hard_slice_rest[0].O_ded[0]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[1]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[2]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[3]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[4]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[5]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[6]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[7]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[8]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[9]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[10]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[11]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[12]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[13]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[14]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[15]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[16]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[17]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[18]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[19]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[20]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[21]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[22]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[23]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[24]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[25]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[26]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[27]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[28]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[29]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[30]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[31]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[32]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[33]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[34]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[35]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[36]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[37]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[38]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[39]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[40]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[41]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[42]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[43]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[44]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[45]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[46]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[47]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[48]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[49]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[50]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[51]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[52]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[53]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[54]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[55]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[56]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[57]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[58]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[59]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[60]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[61]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[62]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[63]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[64]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[65]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[66]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[67]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[68]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[69]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[70]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[71]-&gt;Oded2Odedtop</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="hard_model_rest~26^out_ded~0" instance="d_hard_slice_rest[0]" mode="default">
			<inputs>
				<port name="reset">d_hard_top.reset[0]-&gt;reset2resettop</port>
				<port name="A_cfg">d_hard_top.I_upper[0]-&gt;a2a d_hard_top.I_upper[29]-&gt;a2a d_hard_top.I_upper[2]-&gt;a2a d_hard_top.I_upper[13]-&gt;a2a d_hard_top.I_upper[3]-&gt;a2a d_hard_top.I_upper[28]-&gt;a2a d_hard_top.I_upper[6]-&gt;a2a d_hard_top.I_upper[27]-&gt;a2a d_hard_top.I_upper[7]-&gt;a2a d_hard_top.I_upper[5]-&gt;a2a d_hard_top.I_upper[8]-&gt;a2a d_hard_top.I_upper[12]-&gt;a2a d_hard_top.I_upper[14]-&gt;a2a d_hard_top.I_upper[26]-&gt;a2a d_hard_top.I_upper[15]-&gt;a2a d_hard_top.I_upper[25]-&gt;a2a d_hard_top.I_upper[16]-&gt;a2a d_hard_top.I_upper[11]-&gt;a2a d_hard_top.I_upper[17]-&gt;a2a d_hard_top.I_upper[24]-&gt;a2a d_hard_top.I_upper[18]-&gt;a2a d_hard_top.I_upper[23]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[1]-&gt;a2a d_hard_top.I_upper[30]-&gt;a2a d_hard_top.I_upper[4]-&gt;a2a d_hard_top.I_upper[31]-&gt;a2a d_hard_top.I_upper[10]-&gt;a2a d_hard_top.I_upper[32]-&gt;a2a d_hard_top.I_upper[22]-&gt;a2a d_hard_top.I_upper[33]-&gt;a2a d_hard_top.I_upper[21]-&gt;a2a d_hard_top.I_upper[34]-&gt;a2a d_hard_top.I_upper[9]-&gt;a2a d_hard_top.I_upper[35]-&gt;a2a d_hard_top.I_upper[20]-&gt;a2a</port>
				<port name="B_cfg">d_hard_top.I_lower[6]-&gt;b2b d_hard_top.I_lower[35]-&gt;b2b d_hard_top.I_lower[7]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[8]-&gt;b2b d_hard_top.I_lower[24]-&gt;b2b d_hard_top.I_lower[5]-&gt;b2b d_hard_top.I_lower[23]-&gt;b2b d_hard_top.I_lower[4]-&gt;b2b d_hard_top.I_lower[22]-&gt;b2b d_hard_top.I_lower[3]-&gt;b2b d_hard_top.I_lower[21]-&gt;b2b d_hard_top.I_lower[2]-&gt;b2b d_hard_top.I_lower[20]-&gt;b2b d_hard_top.I_lower[1]-&gt;b2b d_hard_top.I_lower[19]-&gt;b2b d_hard_top.I_lower[0]-&gt;b2b d_hard_top.I_lower[18]-&gt;b2b d_hard_top.I_lower[34]-&gt;b2b d_hard_top.I_lower[17]-&gt;b2b d_hard_top.I_lower[33]-&gt;b2b d_hard_top.I_lower[16]-&gt;b2b d_hard_top.I_lower[32]-&gt;b2b d_hard_top.I_lower[15]-&gt;b2b d_hard_top.I_lower[31]-&gt;b2b d_hard_top.I_lower[14]-&gt;b2b d_hard_top.I_lower[30]-&gt;b2b d_hard_top.I_lower[13]-&gt;b2b d_hard_top.I_lower[29]-&gt;b2b d_hard_top.I_lower[12]-&gt;b2b d_hard_top.I_lower[28]-&gt;b2b d_hard_top.I_lower[11]-&gt;b2b d_hard_top.I_lower[26]-&gt;b2b d_hard_top.I_lower[10]-&gt;b2b d_hard_top.I_lower[27]-&gt;b2b d_hard_top.I_lower[9]-&gt;b2b</port>
				<port name="I_ded">d_hard_top.I_ded[0]-&gt;Ided2Idedtop d_hard_top.I_ded[1]-&gt;Ided2Idedtop d_hard_top.I_ded[2]-&gt;Ided2Idedtop d_hard_top.I_ded[3]-&gt;Ided2Idedtop d_hard_top.I_ded[4]-&gt;Ided2Idedtop d_hard_top.I_ded[5]-&gt;Ided2Idedtop d_hard_top.I_ded[6]-&gt;Ided2Idedtop d_hard_top.I_ded[7]-&gt;Ided2Idedtop d_hard_top.I_ded[8]-&gt;Ided2Idedtop d_hard_top.I_ded[9]-&gt;Ided2Idedtop d_hard_top.I_ded[10]-&gt;Ided2Idedtop d_hard_top.I_ded[11]-&gt;Ided2Idedtop d_hard_top.I_ded[12]-&gt;Ided2Idedtop d_hard_top.I_ded[13]-&gt;Ided2Idedtop d_hard_top.I_ded[14]-&gt;Ided2Idedtop d_hard_top.I_ded[15]-&gt;Ided2Idedtop d_hard_top.I_ded[16]-&gt;Ided2Idedtop d_hard_top.I_ded[17]-&gt;Ided2Idedtop d_hard_top.I_ded[18]-&gt;Ided2Idedtop d_hard_top.I_ded[19]-&gt;Ided2Idedtop d_hard_top.I_ded[20]-&gt;Ided2Idedtop d_hard_top.I_ded[21]-&gt;Ided2Idedtop d_hard_top.I_ded[22]-&gt;Ided2Idedtop d_hard_top.I_ded[23]-&gt;Ided2Idedtop d_hard_top.I_ded[24]-&gt;Ided2Idedtop d_hard_top.I_ded[25]-&gt;Ided2Idedtop d_hard_top.I_ded[26]-&gt;Ided2Idedtop d_hard_top.I_ded[27]-&gt;Ided2Idedtop d_hard_top.I_ded[28]-&gt;Ided2Idedtop d_hard_top.I_ded[29]-&gt;Ided2Idedtop d_hard_top.I_ded[30]-&gt;Ided2Idedtop d_hard_top.I_ded[31]-&gt;Ided2Idedtop d_hard_top.I_ded[32]-&gt;Ided2Idedtop d_hard_top.I_ded[33]-&gt;Ided2Idedtop d_hard_top.I_ded[34]-&gt;Ided2Idedtop d_hard_top.I_ded[35]-&gt;Ided2Idedtop d_hard_top.I_ded[36]-&gt;Ided2Idedtop d_hard_top.I_ded[37]-&gt;Ided2Idedtop d_hard_top.I_ded[38]-&gt;Ided2Idedtop d_hard_top.I_ded[39]-&gt;Ided2Idedtop d_hard_top.I_ded[40]-&gt;Ided2Idedtop d_hard_top.I_ded[41]-&gt;Ided2Idedtop d_hard_top.I_ded[42]-&gt;Ided2Idedtop d_hard_top.I_ded[43]-&gt;Ided2Idedtop d_hard_top.I_ded[44]-&gt;Ided2Idedtop d_hard_top.I_ded[45]-&gt;Ided2Idedtop d_hard_top.I_ded[46]-&gt;Ided2Idedtop d_hard_top.I_ded[47]-&gt;Ided2Idedtop d_hard_top.I_ded[48]-&gt;Ided2Idedtop d_hard_top.I_ded[49]-&gt;Ided2Idedtop d_hard_top.I_ded[50]-&gt;Ided2Idedtop d_hard_top.I_ded[51]-&gt;Ided2Idedtop d_hard_top.I_ded[52]-&gt;Ided2Idedtop d_hard_top.I_ded[53]-&gt;Ided2Idedtop d_hard_top.I_ded[54]-&gt;Ided2Idedtop d_hard_top.I_ded[55]-&gt;Ided2Idedtop d_hard_top.I_ded[56]-&gt;Ided2Idedtop d_hard_top.I_ded[57]-&gt;Ided2Idedtop d_hard_top.I_ded[58]-&gt;Ided2Idedtop d_hard_top.I_ded[59]-&gt;Ided2Idedtop d_hard_top.I_ded[60]-&gt;Ided2Idedtop d_hard_top.I_ded[61]-&gt;Ided2Idedtop d_hard_top.I_ded[62]-&gt;Ided2Idedtop d_hard_top.I_ded[63]-&gt;Ided2Idedtop d_hard_top.I_ded[64]-&gt;Ided2Idedtop d_hard_top.I_ded[65]-&gt;Ided2Idedtop d_hard_top.I_ded[66]-&gt;Ided2Idedtop d_hard_top.I_ded[67]-&gt;Ided2Idedtop d_hard_top.I_ded[68]-&gt;Ided2Idedtop d_hard_top.I_ded[69]-&gt;Ided2Idedtop d_hard_top.I_ded[70]-&gt;Ided2Idedtop d_hard_top.I_ded[71]-&gt;Ided2Idedtop</port>
			</inputs>
			<outputs>
				<port name="OUT_cfg">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
				<port name="O_ded">d_hard[0].out_ded[0]-&gt;Oded2Oded d_hard[0].out_ded[1]-&gt;Oded2Oded d_hard[0].out_ded[2]-&gt;Oded2Oded d_hard[0].out_ded[3]-&gt;Oded2Oded d_hard[0].out_ded[4]-&gt;Oded2Oded d_hard[0].out_ded[5]-&gt;Oded2Oded d_hard[0].out_ded[6]-&gt;Oded2Oded d_hard[0].out_ded[7]-&gt;Oded2Oded d_hard[0].out_ded[8]-&gt;Oded2Oded d_hard[0].out_ded[9]-&gt;Oded2Oded d_hard[0].out_ded[10]-&gt;Oded2Oded d_hard[0].out_ded[11]-&gt;Oded2Oded d_hard[0].out_ded[12]-&gt;Oded2Oded d_hard[0].out_ded[13]-&gt;Oded2Oded d_hard[0].out_ded[14]-&gt;Oded2Oded d_hard[0].out_ded[15]-&gt;Oded2Oded d_hard[0].out_ded[16]-&gt;Oded2Oded d_hard[0].out_ded[17]-&gt;Oded2Oded d_hard[0].out_ded[18]-&gt;Oded2Oded d_hard[0].out_ded[19]-&gt;Oded2Oded d_hard[0].out_ded[20]-&gt;Oded2Oded d_hard[0].out_ded[21]-&gt;Oded2Oded d_hard[0].out_ded[22]-&gt;Oded2Oded d_hard[0].out_ded[23]-&gt;Oded2Oded d_hard[0].out_ded[24]-&gt;Oded2Oded d_hard[0].out_ded[25]-&gt;Oded2Oded d_hard[0].out_ded[26]-&gt;Oded2Oded d_hard[0].out_ded[27]-&gt;Oded2Oded d_hard[0].out_ded[28]-&gt;Oded2Oded d_hard[0].out_ded[29]-&gt;Oded2Oded d_hard[0].out_ded[30]-&gt;Oded2Oded d_hard[0].out_ded[31]-&gt;Oded2Oded d_hard[0].out_ded[32]-&gt;Oded2Oded d_hard[0].out_ded[33]-&gt;Oded2Oded d_hard[0].out_ded[34]-&gt;Oded2Oded d_hard[0].out_ded[35]-&gt;Oded2Oded d_hard[0].out_ded[36]-&gt;Oded2Oded d_hard[0].out_ded[37]-&gt;Oded2Oded d_hard[0].out_ded[38]-&gt;Oded2Oded d_hard[0].out_ded[39]-&gt;Oded2Oded d_hard[0].out_ded[40]-&gt;Oded2Oded d_hard[0].out_ded[41]-&gt;Oded2Oded d_hard[0].out_ded[42]-&gt;Oded2Oded d_hard[0].out_ded[43]-&gt;Oded2Oded d_hard[0].out_ded[44]-&gt;Oded2Oded d_hard[0].out_ded[45]-&gt;Oded2Oded d_hard[0].out_ded[46]-&gt;Oded2Oded d_hard[0].out_ded[47]-&gt;Oded2Oded d_hard[0].out_ded[48]-&gt;Oded2Oded d_hard[0].out_ded[49]-&gt;Oded2Oded d_hard[0].out_ded[50]-&gt;Oded2Oded d_hard[0].out_ded[51]-&gt;Oded2Oded d_hard[0].out_ded[52]-&gt;Oded2Oded d_hard[0].out_ded[53]-&gt;Oded2Oded d_hard[0].out_ded[54]-&gt;Oded2Oded d_hard[0].out_ded[55]-&gt;Oded2Oded d_hard[0].out_ded[56]-&gt;Oded2Oded d_hard[0].out_ded[57]-&gt;Oded2Oded d_hard[0].out_ded[58]-&gt;Oded2Oded d_hard[0].out_ded[59]-&gt;Oded2Oded d_hard[0].out_ded[60]-&gt;Oded2Oded d_hard[0].out_ded[61]-&gt;Oded2Oded d_hard[0].out_ded[62]-&gt;Oded2Oded d_hard[0].out_ded[63]-&gt;Oded2Oded d_hard[0].out_ded[64]-&gt;Oded2Oded d_hard[0].out_ded[65]-&gt;Oded2Oded d_hard[0].out_ded[66]-&gt;Oded2Oded d_hard[0].out_ded[67]-&gt;Oded2Oded d_hard[0].out_ded[68]-&gt;Oded2Oded d_hard[0].out_ded[69]-&gt;Oded2Oded d_hard[0].out_ded[70]-&gt;Oded2Oded d_hard[0].out_ded[71]-&gt;Oded2Oded</port>
			</outputs>
			<clocks>
				<port name="clk">d_hard_top.clk[0]-&gt;clk2clktop</port>
			</clocks>
			<block name="hard_model_rest~26^out_ded~0" instance="d_hard[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="reset">d_hard_slice_rest.reset[0]-&gt;reset2reset</port>
					<port name="a">d_hard_slice_rest.A_cfg[0]-&gt;a2a d_hard_slice_rest.A_cfg[1]-&gt;a2a d_hard_slice_rest.A_cfg[2]-&gt;a2a d_hard_slice_rest.A_cfg[3]-&gt;a2a d_hard_slice_rest.A_cfg[4]-&gt;a2a d_hard_slice_rest.A_cfg[5]-&gt;a2a d_hard_slice_rest.A_cfg[6]-&gt;a2a d_hard_slice_rest.A_cfg[7]-&gt;a2a d_hard_slice_rest.A_cfg[8]-&gt;a2a d_hard_slice_rest.A_cfg[9]-&gt;a2a d_hard_slice_rest.A_cfg[10]-&gt;a2a d_hard_slice_rest.A_cfg[11]-&gt;a2a d_hard_slice_rest.A_cfg[12]-&gt;a2a d_hard_slice_rest.A_cfg[13]-&gt;a2a d_hard_slice_rest.A_cfg[14]-&gt;a2a d_hard_slice_rest.A_cfg[15]-&gt;a2a d_hard_slice_rest.A_cfg[16]-&gt;a2a d_hard_slice_rest.A_cfg[17]-&gt;a2a d_hard_slice_rest.A_cfg[18]-&gt;a2a d_hard_slice_rest.A_cfg[19]-&gt;a2a d_hard_slice_rest.A_cfg[20]-&gt;a2a d_hard_slice_rest.A_cfg[21]-&gt;a2a d_hard_slice_rest.A_cfg[22]-&gt;a2a d_hard_slice_rest.A_cfg[23]-&gt;a2a d_hard_slice_rest.A_cfg[24]-&gt;a2a d_hard_slice_rest.A_cfg[25]-&gt;a2a d_hard_slice_rest.A_cfg[26]-&gt;a2a d_hard_slice_rest.A_cfg[27]-&gt;a2a d_hard_slice_rest.A_cfg[28]-&gt;a2a d_hard_slice_rest.A_cfg[29]-&gt;a2a d_hard_slice_rest.A_cfg[30]-&gt;a2a d_hard_slice_rest.A_cfg[31]-&gt;a2a d_hard_slice_rest.A_cfg[32]-&gt;a2a d_hard_slice_rest.A_cfg[33]-&gt;a2a d_hard_slice_rest.A_cfg[34]-&gt;a2a d_hard_slice_rest.A_cfg[35]-&gt;a2a</port>
					<port name="b">d_hard_slice_rest.B_cfg[0]-&gt;b2b d_hard_slice_rest.B_cfg[1]-&gt;b2b d_hard_slice_rest.B_cfg[2]-&gt;b2b d_hard_slice_rest.B_cfg[3]-&gt;b2b d_hard_slice_rest.B_cfg[4]-&gt;b2b d_hard_slice_rest.B_cfg[5]-&gt;b2b d_hard_slice_rest.B_cfg[6]-&gt;b2b d_hard_slice_rest.B_cfg[7]-&gt;b2b d_hard_slice_rest.B_cfg[8]-&gt;b2b d_hard_slice_rest.B_cfg[9]-&gt;b2b d_hard_slice_rest.B_cfg[10]-&gt;b2b d_hard_slice_rest.B_cfg[11]-&gt;b2b d_hard_slice_rest.B_cfg[12]-&gt;b2b d_hard_slice_rest.B_cfg[13]-&gt;b2b d_hard_slice_rest.B_cfg[14]-&gt;b2b d_hard_slice_rest.B_cfg[15]-&gt;b2b d_hard_slice_rest.B_cfg[16]-&gt;b2b d_hard_slice_rest.B_cfg[17]-&gt;b2b d_hard_slice_rest.B_cfg[18]-&gt;b2b d_hard_slice_rest.B_cfg[19]-&gt;b2b d_hard_slice_rest.B_cfg[20]-&gt;b2b d_hard_slice_rest.B_cfg[21]-&gt;b2b d_hard_slice_rest.B_cfg[22]-&gt;b2b d_hard_slice_rest.B_cfg[23]-&gt;b2b d_hard_slice_rest.B_cfg[24]-&gt;b2b d_hard_slice_rest.B_cfg[25]-&gt;b2b d_hard_slice_rest.B_cfg[26]-&gt;b2b d_hard_slice_rest.B_cfg[27]-&gt;b2b d_hard_slice_rest.B_cfg[28]-&gt;b2b d_hard_slice_rest.B_cfg[29]-&gt;b2b d_hard_slice_rest.B_cfg[30]-&gt;b2b d_hard_slice_rest.B_cfg[31]-&gt;b2b d_hard_slice_rest.B_cfg[32]-&gt;b2b d_hard_slice_rest.B_cfg[33]-&gt;b2b d_hard_slice_rest.B_cfg[34]-&gt;b2b d_hard_slice_rest.B_cfg[35]-&gt;b2b</port>
					<port name="ab_ded">d_hard_slice_rest.I_ded[0]-&gt;Ided2Ided d_hard_slice_rest.I_ded[1]-&gt;Ided2Ided d_hard_slice_rest.I_ded[2]-&gt;Ided2Ided d_hard_slice_rest.I_ded[3]-&gt;Ided2Ided d_hard_slice_rest.I_ded[4]-&gt;Ided2Ided d_hard_slice_rest.I_ded[5]-&gt;Ided2Ided d_hard_slice_rest.I_ded[6]-&gt;Ided2Ided d_hard_slice_rest.I_ded[7]-&gt;Ided2Ided d_hard_slice_rest.I_ded[8]-&gt;Ided2Ided d_hard_slice_rest.I_ded[9]-&gt;Ided2Ided d_hard_slice_rest.I_ded[10]-&gt;Ided2Ided d_hard_slice_rest.I_ded[11]-&gt;Ided2Ided d_hard_slice_rest.I_ded[12]-&gt;Ided2Ided d_hard_slice_rest.I_ded[13]-&gt;Ided2Ided d_hard_slice_rest.I_ded[14]-&gt;Ided2Ided d_hard_slice_rest.I_ded[15]-&gt;Ided2Ided d_hard_slice_rest.I_ded[16]-&gt;Ided2Ided d_hard_slice_rest.I_ded[17]-&gt;Ided2Ided d_hard_slice_rest.I_ded[18]-&gt;Ided2Ided d_hard_slice_rest.I_ded[19]-&gt;Ided2Ided d_hard_slice_rest.I_ded[20]-&gt;Ided2Ided d_hard_slice_rest.I_ded[21]-&gt;Ided2Ided d_hard_slice_rest.I_ded[22]-&gt;Ided2Ided d_hard_slice_rest.I_ded[23]-&gt;Ided2Ided d_hard_slice_rest.I_ded[24]-&gt;Ided2Ided d_hard_slice_rest.I_ded[25]-&gt;Ided2Ided d_hard_slice_rest.I_ded[26]-&gt;Ided2Ided d_hard_slice_rest.I_ded[27]-&gt;Ided2Ided d_hard_slice_rest.I_ded[28]-&gt;Ided2Ided d_hard_slice_rest.I_ded[29]-&gt;Ided2Ided d_hard_slice_rest.I_ded[30]-&gt;Ided2Ided d_hard_slice_rest.I_ded[31]-&gt;Ided2Ided d_hard_slice_rest.I_ded[32]-&gt;Ided2Ided d_hard_slice_rest.I_ded[33]-&gt;Ided2Ided d_hard_slice_rest.I_ded[34]-&gt;Ided2Ided d_hard_slice_rest.I_ded[35]-&gt;Ided2Ided d_hard_slice_rest.I_ded[36]-&gt;Ided2Ided d_hard_slice_rest.I_ded[37]-&gt;Ided2Ided d_hard_slice_rest.I_ded[38]-&gt;Ided2Ided d_hard_slice_rest.I_ded[39]-&gt;Ided2Ided d_hard_slice_rest.I_ded[40]-&gt;Ided2Ided d_hard_slice_rest.I_ded[41]-&gt;Ided2Ided d_hard_slice_rest.I_ded[42]-&gt;Ided2Ided d_hard_slice_rest.I_ded[43]-&gt;Ided2Ided d_hard_slice_rest.I_ded[44]-&gt;Ided2Ided d_hard_slice_rest.I_ded[45]-&gt;Ided2Ided d_hard_slice_rest.I_ded[46]-&gt;Ided2Ided d_hard_slice_rest.I_ded[47]-&gt;Ided2Ided d_hard_slice_rest.I_ded[48]-&gt;Ided2Ided d_hard_slice_rest.I_ded[49]-&gt;Ided2Ided d_hard_slice_rest.I_ded[50]-&gt;Ided2Ided d_hard_slice_rest.I_ded[51]-&gt;Ided2Ided d_hard_slice_rest.I_ded[52]-&gt;Ided2Ided d_hard_slice_rest.I_ded[53]-&gt;Ided2Ided d_hard_slice_rest.I_ded[54]-&gt;Ided2Ided d_hard_slice_rest.I_ded[55]-&gt;Ided2Ided d_hard_slice_rest.I_ded[56]-&gt;Ided2Ided d_hard_slice_rest.I_ded[57]-&gt;Ided2Ided d_hard_slice_rest.I_ded[58]-&gt;Ided2Ided d_hard_slice_rest.I_ded[59]-&gt;Ided2Ided d_hard_slice_rest.I_ded[60]-&gt;Ided2Ided d_hard_slice_rest.I_ded[61]-&gt;Ided2Ided d_hard_slice_rest.I_ded[62]-&gt;Ided2Ided d_hard_slice_rest.I_ded[63]-&gt;Ided2Ided d_hard_slice_rest.I_ded[64]-&gt;Ided2Ided d_hard_slice_rest.I_ded[65]-&gt;Ided2Ided d_hard_slice_rest.I_ded[66]-&gt;Ided2Ided d_hard_slice_rest.I_ded[67]-&gt;Ided2Ided d_hard_slice_rest.I_ded[68]-&gt;Ided2Ided d_hard_slice_rest.I_ded[69]-&gt;Ided2Ided d_hard_slice_rest.I_ded[70]-&gt;Ided2Ided d_hard_slice_rest.I_ded[71]-&gt;Ided2Ided</port>
				</inputs>
				<outputs>
					<port name="out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
					<port name="out_ded">hard_model_rest~26^out_ded~0 hard_model_rest~26^out_ded~1 hard_model_rest~26^out_ded~2 hard_model_rest~26^out_ded~3 hard_model_rest~26^out_ded~4 hard_model_rest~26^out_ded~5 hard_model_rest~26^out_ded~6 hard_model_rest~26^out_ded~7 hard_model_rest~26^out_ded~8 hard_model_rest~26^out_ded~9 hard_model_rest~26^out_ded~10 hard_model_rest~26^out_ded~11 hard_model_rest~26^out_ded~12 hard_model_rest~26^out_ded~13 hard_model_rest~26^out_ded~14 hard_model_rest~26^out_ded~15 hard_model_rest~26^out_ded~16 hard_model_rest~26^out_ded~17 hard_model_rest~26^out_ded~18 hard_model_rest~26^out_ded~19 hard_model_rest~26^out_ded~20 hard_model_rest~26^out_ded~21 hard_model_rest~26^out_ded~22 hard_model_rest~26^out_ded~23 hard_model_rest~26^out_ded~24 hard_model_rest~26^out_ded~25 hard_model_rest~26^out_ded~26 hard_model_rest~26^out_ded~27 hard_model_rest~26^out_ded~28 hard_model_rest~26^out_ded~29 hard_model_rest~26^out_ded~30 hard_model_rest~26^out_ded~31 hard_model_rest~26^out_ded~32 hard_model_rest~26^out_ded~33 hard_model_rest~26^out_ded~34 hard_model_rest~26^out_ded~35 hard_model_rest~26^out_ded~36 hard_model_rest~26^out_ded~37 hard_model_rest~26^out_ded~38 hard_model_rest~26^out_ded~39 hard_model_rest~26^out_ded~40 hard_model_rest~26^out_ded~41 hard_model_rest~26^out_ded~42 hard_model_rest~26^out_ded~43 hard_model_rest~26^out_ded~44 hard_model_rest~26^out_ded~45 hard_model_rest~26^out_ded~46 hard_model_rest~26^out_ded~47 hard_model_rest~26^out_ded~48 hard_model_rest~26^out_ded~49 hard_model_rest~26^out_ded~50 hard_model_rest~26^out_ded~51 hard_model_rest~26^out_ded~52 hard_model_rest~26^out_ded~53 hard_model_rest~26^out_ded~54 hard_model_rest~26^out_ded~55 hard_model_rest~26^out_ded~56 hard_model_rest~26^out_ded~57 hard_model_rest~26^out_ded~58 hard_model_rest~26^out_ded~59 hard_model_rest~26^out_ded~60 hard_model_rest~26^out_ded~61 hard_model_rest~26^out_ded~62 hard_model_rest~26^out_ded~63 hard_model_rest~26^out_ded~64 hard_model_rest~26^out_ded~65 hard_model_rest~26^out_ded~66 hard_model_rest~26^out_ded~67 hard_model_rest~26^out_ded~68 hard_model_rest~26^out_ded~69 hard_model_rest~26^out_ded~70 hard_model_rest~26^out_ded~71</port>
				</outputs>
				<clocks>
					<port name="clk">d_hard_slice_rest.clk[0]-&gt;clk2clk</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="hard_model_rest~29^out_ded~0" instance="d_hard_top[2]" mode="d_hard_mode_rest">
		<inputs>
			<port name="reset">reset</port>
			<port name="I_upper">hard_model_rest~28^out~0 hard_model_rest~28^out~23 hard_model_rest~28^out~2 hard_model_rest~28^out~4 hard_model_rest~28^out~25 hard_model_rest~28^out~9 hard_model_rest~28^out~6 hard_model_rest~28^out~8 hard_model_rest~28^out~10 hard_model_rest~28^out~33 hard_model_rest~28^out~27 hard_model_rest~28^out~17 hard_model_rest~28^out~11 hard_model_rest~28^out~3 hard_model_rest~28^out~12 hard_model_rest~28^out~14 hard_model_rest~28^out~16 hard_model_rest~28^out~18 hard_model_rest~28^out~20 hard_model_rest~28^out~22 hard_model_rest~28^out~35 hard_model_rest~28^out~31 hard_model_rest~28^out~29 hard_model_rest~28^out~21 hard_model_rest~28^out~19 hard_model_rest~28^out~15 hard_model_rest~28^out~13 hard_model_rest~28^out~7 hard_model_rest~28^out~5 hard_model_rest~28^out~1 hard_model_rest~28^out~24 hard_model_rest~28^out~26 hard_model_rest~28^out~28 hard_model_rest~28^out~30 hard_model_rest~28^out~32 hard_model_rest~28^out~34</port>
			<port name="I_lower">hard_model_rest~28^out~52 hard_model_rest~28^out~50 hard_model_rest~28^out~48 hard_model_rest~28^out~46 hard_model_rest~28^out~44 hard_model_rest~28^out~42 hard_model_rest~28^out~36 hard_model_rest~28^out~38 hard_model_rest~28^out~40 hard_model_rest~28^out~71 hard_model_rest~28^out~69 hard_model_rest~28^out~67 hard_model_rest~28^out~65 hard_model_rest~28^out~63 hard_model_rest~28^out~61 hard_model_rest~28^out~59 hard_model_rest~28^out~57 hard_model_rest~28^out~55 hard_model_rest~28^out~53 hard_model_rest~28^out~51 hard_model_rest~28^out~49 hard_model_rest~28^out~47 hard_model_rest~28^out~45 hard_model_rest~28^out~43 hard_model_rest~28^out~41 hard_model_rest~28^out~39 hard_model_rest~28^out~68 hard_model_rest~28^out~70 hard_model_rest~28^out~66 hard_model_rest~28^out~64 hard_model_rest~28^out~62 hard_model_rest~28^out~60 hard_model_rest~28^out~58 hard_model_rest~28^out~56 hard_model_rest~28^out~54 hard_model_rest~28^out~37</port>
			<port name="I_ded">hard_model_rest~26^out_ded~0 hard_model_rest~26^out_ded~1 hard_model_rest~26^out_ded~2 hard_model_rest~26^out_ded~3 hard_model_rest~26^out_ded~4 hard_model_rest~26^out_ded~5 hard_model_rest~26^out_ded~6 hard_model_rest~26^out_ded~7 hard_model_rest~26^out_ded~8 hard_model_rest~26^out_ded~9 hard_model_rest~26^out_ded~10 hard_model_rest~26^out_ded~11 hard_model_rest~26^out_ded~12 hard_model_rest~26^out_ded~13 hard_model_rest~26^out_ded~14 hard_model_rest~26^out_ded~15 hard_model_rest~26^out_ded~16 hard_model_rest~26^out_ded~17 hard_model_rest~26^out_ded~18 hard_model_rest~26^out_ded~19 hard_model_rest~26^out_ded~20 hard_model_rest~26^out_ded~21 hard_model_rest~26^out_ded~22 hard_model_rest~26^out_ded~23 hard_model_rest~26^out_ded~24 hard_model_rest~26^out_ded~25 hard_model_rest~26^out_ded~26 hard_model_rest~26^out_ded~27 hard_model_rest~26^out_ded~28 hard_model_rest~26^out_ded~29 hard_model_rest~26^out_ded~30 hard_model_rest~26^out_ded~31 hard_model_rest~26^out_ded~32 hard_model_rest~26^out_ded~33 hard_model_rest~26^out_ded~34 hard_model_rest~26^out_ded~35 hard_model_rest~26^out_ded~36 hard_model_rest~26^out_ded~37 hard_model_rest~26^out_ded~38 hard_model_rest~26^out_ded~39 hard_model_rest~26^out_ded~40 hard_model_rest~26^out_ded~41 hard_model_rest~26^out_ded~42 hard_model_rest~26^out_ded~43 hard_model_rest~26^out_ded~44 hard_model_rest~26^out_ded~45 hard_model_rest~26^out_ded~46 hard_model_rest~26^out_ded~47 hard_model_rest~26^out_ded~48 hard_model_rest~26^out_ded~49 hard_model_rest~26^out_ded~50 hard_model_rest~26^out_ded~51 hard_model_rest~26^out_ded~52 hard_model_rest~26^out_ded~53 hard_model_rest~26^out_ded~54 hard_model_rest~26^out_ded~55 hard_model_rest~26^out_ded~56 hard_model_rest~26^out_ded~57 hard_model_rest~26^out_ded~58 hard_model_rest~26^out_ded~59 hard_model_rest~26^out_ded~60 hard_model_rest~26^out_ded~61 hard_model_rest~26^out_ded~62 hard_model_rest~26^out_ded~63 hard_model_rest~26^out_ded~64 hard_model_rest~26^out_ded~65 hard_model_rest~26^out_ded~66 hard_model_rest~26^out_ded~67 hard_model_rest~26^out_ded~68 hard_model_rest~26^out_ded~69 hard_model_rest~26^out_ded~70 hard_model_rest~26^out_ded~71</port>
		</inputs>
		<outputs>
			<port name="out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
			<port name="O_ded">d_hard_slice_rest[0].O_ded[0]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[1]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[2]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[3]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[4]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[5]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[6]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[7]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[8]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[9]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[10]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[11]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[12]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[13]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[14]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[15]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[16]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[17]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[18]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[19]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[20]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[21]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[22]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[23]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[24]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[25]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[26]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[27]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[28]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[29]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[30]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[31]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[32]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[33]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[34]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[35]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[36]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[37]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[38]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[39]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[40]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[41]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[42]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[43]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[44]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[45]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[46]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[47]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[48]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[49]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[50]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[51]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[52]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[53]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[54]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[55]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[56]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[57]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[58]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[59]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[60]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[61]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[62]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[63]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[64]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[65]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[66]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[67]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[68]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[69]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[70]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[71]-&gt;Oded2Odedtop</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="hard_model_rest~29^out_ded~0" instance="d_hard_slice_rest[0]" mode="default">
			<inputs>
				<port name="reset">d_hard_top.reset[0]-&gt;reset2resettop</port>
				<port name="A_cfg">d_hard_top.I_upper[0]-&gt;a2a d_hard_top.I_upper[29]-&gt;a2a d_hard_top.I_upper[2]-&gt;a2a d_hard_top.I_upper[13]-&gt;a2a d_hard_top.I_upper[3]-&gt;a2a d_hard_top.I_upper[28]-&gt;a2a d_hard_top.I_upper[6]-&gt;a2a d_hard_top.I_upper[27]-&gt;a2a d_hard_top.I_upper[7]-&gt;a2a d_hard_top.I_upper[5]-&gt;a2a d_hard_top.I_upper[8]-&gt;a2a d_hard_top.I_upper[12]-&gt;a2a d_hard_top.I_upper[14]-&gt;a2a d_hard_top.I_upper[26]-&gt;a2a d_hard_top.I_upper[15]-&gt;a2a d_hard_top.I_upper[25]-&gt;a2a d_hard_top.I_upper[16]-&gt;a2a d_hard_top.I_upper[11]-&gt;a2a d_hard_top.I_upper[17]-&gt;a2a d_hard_top.I_upper[24]-&gt;a2a d_hard_top.I_upper[18]-&gt;a2a d_hard_top.I_upper[23]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[1]-&gt;a2a d_hard_top.I_upper[30]-&gt;a2a d_hard_top.I_upper[4]-&gt;a2a d_hard_top.I_upper[31]-&gt;a2a d_hard_top.I_upper[10]-&gt;a2a d_hard_top.I_upper[32]-&gt;a2a d_hard_top.I_upper[22]-&gt;a2a d_hard_top.I_upper[33]-&gt;a2a d_hard_top.I_upper[21]-&gt;a2a d_hard_top.I_upper[34]-&gt;a2a d_hard_top.I_upper[9]-&gt;a2a d_hard_top.I_upper[35]-&gt;a2a d_hard_top.I_upper[20]-&gt;a2a</port>
				<port name="B_cfg">d_hard_top.I_lower[6]-&gt;b2b d_hard_top.I_lower[35]-&gt;b2b d_hard_top.I_lower[7]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[8]-&gt;b2b d_hard_top.I_lower[24]-&gt;b2b d_hard_top.I_lower[5]-&gt;b2b d_hard_top.I_lower[23]-&gt;b2b d_hard_top.I_lower[4]-&gt;b2b d_hard_top.I_lower[22]-&gt;b2b d_hard_top.I_lower[3]-&gt;b2b d_hard_top.I_lower[21]-&gt;b2b d_hard_top.I_lower[2]-&gt;b2b d_hard_top.I_lower[20]-&gt;b2b d_hard_top.I_lower[1]-&gt;b2b d_hard_top.I_lower[19]-&gt;b2b d_hard_top.I_lower[0]-&gt;b2b d_hard_top.I_lower[18]-&gt;b2b d_hard_top.I_lower[34]-&gt;b2b d_hard_top.I_lower[17]-&gt;b2b d_hard_top.I_lower[33]-&gt;b2b d_hard_top.I_lower[16]-&gt;b2b d_hard_top.I_lower[32]-&gt;b2b d_hard_top.I_lower[15]-&gt;b2b d_hard_top.I_lower[31]-&gt;b2b d_hard_top.I_lower[14]-&gt;b2b d_hard_top.I_lower[30]-&gt;b2b d_hard_top.I_lower[13]-&gt;b2b d_hard_top.I_lower[29]-&gt;b2b d_hard_top.I_lower[12]-&gt;b2b d_hard_top.I_lower[28]-&gt;b2b d_hard_top.I_lower[11]-&gt;b2b d_hard_top.I_lower[26]-&gt;b2b d_hard_top.I_lower[10]-&gt;b2b d_hard_top.I_lower[27]-&gt;b2b d_hard_top.I_lower[9]-&gt;b2b</port>
				<port name="I_ded">d_hard_top.I_ded[0]-&gt;Ided2Idedtop d_hard_top.I_ded[1]-&gt;Ided2Idedtop d_hard_top.I_ded[2]-&gt;Ided2Idedtop d_hard_top.I_ded[3]-&gt;Ided2Idedtop d_hard_top.I_ded[4]-&gt;Ided2Idedtop d_hard_top.I_ded[5]-&gt;Ided2Idedtop d_hard_top.I_ded[6]-&gt;Ided2Idedtop d_hard_top.I_ded[7]-&gt;Ided2Idedtop d_hard_top.I_ded[8]-&gt;Ided2Idedtop d_hard_top.I_ded[9]-&gt;Ided2Idedtop d_hard_top.I_ded[10]-&gt;Ided2Idedtop d_hard_top.I_ded[11]-&gt;Ided2Idedtop d_hard_top.I_ded[12]-&gt;Ided2Idedtop d_hard_top.I_ded[13]-&gt;Ided2Idedtop d_hard_top.I_ded[14]-&gt;Ided2Idedtop d_hard_top.I_ded[15]-&gt;Ided2Idedtop d_hard_top.I_ded[16]-&gt;Ided2Idedtop d_hard_top.I_ded[17]-&gt;Ided2Idedtop d_hard_top.I_ded[18]-&gt;Ided2Idedtop d_hard_top.I_ded[19]-&gt;Ided2Idedtop d_hard_top.I_ded[20]-&gt;Ided2Idedtop d_hard_top.I_ded[21]-&gt;Ided2Idedtop d_hard_top.I_ded[22]-&gt;Ided2Idedtop d_hard_top.I_ded[23]-&gt;Ided2Idedtop d_hard_top.I_ded[24]-&gt;Ided2Idedtop d_hard_top.I_ded[25]-&gt;Ided2Idedtop d_hard_top.I_ded[26]-&gt;Ided2Idedtop d_hard_top.I_ded[27]-&gt;Ided2Idedtop d_hard_top.I_ded[28]-&gt;Ided2Idedtop d_hard_top.I_ded[29]-&gt;Ided2Idedtop d_hard_top.I_ded[30]-&gt;Ided2Idedtop d_hard_top.I_ded[31]-&gt;Ided2Idedtop d_hard_top.I_ded[32]-&gt;Ided2Idedtop d_hard_top.I_ded[33]-&gt;Ided2Idedtop d_hard_top.I_ded[34]-&gt;Ided2Idedtop d_hard_top.I_ded[35]-&gt;Ided2Idedtop d_hard_top.I_ded[36]-&gt;Ided2Idedtop d_hard_top.I_ded[37]-&gt;Ided2Idedtop d_hard_top.I_ded[38]-&gt;Ided2Idedtop d_hard_top.I_ded[39]-&gt;Ided2Idedtop d_hard_top.I_ded[40]-&gt;Ided2Idedtop d_hard_top.I_ded[41]-&gt;Ided2Idedtop d_hard_top.I_ded[42]-&gt;Ided2Idedtop d_hard_top.I_ded[43]-&gt;Ided2Idedtop d_hard_top.I_ded[44]-&gt;Ided2Idedtop d_hard_top.I_ded[45]-&gt;Ided2Idedtop d_hard_top.I_ded[46]-&gt;Ided2Idedtop d_hard_top.I_ded[47]-&gt;Ided2Idedtop d_hard_top.I_ded[48]-&gt;Ided2Idedtop d_hard_top.I_ded[49]-&gt;Ided2Idedtop d_hard_top.I_ded[50]-&gt;Ided2Idedtop d_hard_top.I_ded[51]-&gt;Ided2Idedtop d_hard_top.I_ded[52]-&gt;Ided2Idedtop d_hard_top.I_ded[53]-&gt;Ided2Idedtop d_hard_top.I_ded[54]-&gt;Ided2Idedtop d_hard_top.I_ded[55]-&gt;Ided2Idedtop d_hard_top.I_ded[56]-&gt;Ided2Idedtop d_hard_top.I_ded[57]-&gt;Ided2Idedtop d_hard_top.I_ded[58]-&gt;Ided2Idedtop d_hard_top.I_ded[59]-&gt;Ided2Idedtop d_hard_top.I_ded[60]-&gt;Ided2Idedtop d_hard_top.I_ded[61]-&gt;Ided2Idedtop d_hard_top.I_ded[62]-&gt;Ided2Idedtop d_hard_top.I_ded[63]-&gt;Ided2Idedtop d_hard_top.I_ded[64]-&gt;Ided2Idedtop d_hard_top.I_ded[65]-&gt;Ided2Idedtop d_hard_top.I_ded[66]-&gt;Ided2Idedtop d_hard_top.I_ded[67]-&gt;Ided2Idedtop d_hard_top.I_ded[68]-&gt;Ided2Idedtop d_hard_top.I_ded[69]-&gt;Ided2Idedtop d_hard_top.I_ded[70]-&gt;Ided2Idedtop d_hard_top.I_ded[71]-&gt;Ided2Idedtop</port>
			</inputs>
			<outputs>
				<port name="OUT_cfg">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
				<port name="O_ded">d_hard[0].out_ded[0]-&gt;Oded2Oded d_hard[0].out_ded[1]-&gt;Oded2Oded d_hard[0].out_ded[2]-&gt;Oded2Oded d_hard[0].out_ded[3]-&gt;Oded2Oded d_hard[0].out_ded[4]-&gt;Oded2Oded d_hard[0].out_ded[5]-&gt;Oded2Oded d_hard[0].out_ded[6]-&gt;Oded2Oded d_hard[0].out_ded[7]-&gt;Oded2Oded d_hard[0].out_ded[8]-&gt;Oded2Oded d_hard[0].out_ded[9]-&gt;Oded2Oded d_hard[0].out_ded[10]-&gt;Oded2Oded d_hard[0].out_ded[11]-&gt;Oded2Oded d_hard[0].out_ded[12]-&gt;Oded2Oded d_hard[0].out_ded[13]-&gt;Oded2Oded d_hard[0].out_ded[14]-&gt;Oded2Oded d_hard[0].out_ded[15]-&gt;Oded2Oded d_hard[0].out_ded[16]-&gt;Oded2Oded d_hard[0].out_ded[17]-&gt;Oded2Oded d_hard[0].out_ded[18]-&gt;Oded2Oded d_hard[0].out_ded[19]-&gt;Oded2Oded d_hard[0].out_ded[20]-&gt;Oded2Oded d_hard[0].out_ded[21]-&gt;Oded2Oded d_hard[0].out_ded[22]-&gt;Oded2Oded d_hard[0].out_ded[23]-&gt;Oded2Oded d_hard[0].out_ded[24]-&gt;Oded2Oded d_hard[0].out_ded[25]-&gt;Oded2Oded d_hard[0].out_ded[26]-&gt;Oded2Oded d_hard[0].out_ded[27]-&gt;Oded2Oded d_hard[0].out_ded[28]-&gt;Oded2Oded d_hard[0].out_ded[29]-&gt;Oded2Oded d_hard[0].out_ded[30]-&gt;Oded2Oded d_hard[0].out_ded[31]-&gt;Oded2Oded d_hard[0].out_ded[32]-&gt;Oded2Oded d_hard[0].out_ded[33]-&gt;Oded2Oded d_hard[0].out_ded[34]-&gt;Oded2Oded d_hard[0].out_ded[35]-&gt;Oded2Oded d_hard[0].out_ded[36]-&gt;Oded2Oded d_hard[0].out_ded[37]-&gt;Oded2Oded d_hard[0].out_ded[38]-&gt;Oded2Oded d_hard[0].out_ded[39]-&gt;Oded2Oded d_hard[0].out_ded[40]-&gt;Oded2Oded d_hard[0].out_ded[41]-&gt;Oded2Oded d_hard[0].out_ded[42]-&gt;Oded2Oded d_hard[0].out_ded[43]-&gt;Oded2Oded d_hard[0].out_ded[44]-&gt;Oded2Oded d_hard[0].out_ded[45]-&gt;Oded2Oded d_hard[0].out_ded[46]-&gt;Oded2Oded d_hard[0].out_ded[47]-&gt;Oded2Oded d_hard[0].out_ded[48]-&gt;Oded2Oded d_hard[0].out_ded[49]-&gt;Oded2Oded d_hard[0].out_ded[50]-&gt;Oded2Oded d_hard[0].out_ded[51]-&gt;Oded2Oded d_hard[0].out_ded[52]-&gt;Oded2Oded d_hard[0].out_ded[53]-&gt;Oded2Oded d_hard[0].out_ded[54]-&gt;Oded2Oded d_hard[0].out_ded[55]-&gt;Oded2Oded d_hard[0].out_ded[56]-&gt;Oded2Oded d_hard[0].out_ded[57]-&gt;Oded2Oded d_hard[0].out_ded[58]-&gt;Oded2Oded d_hard[0].out_ded[59]-&gt;Oded2Oded d_hard[0].out_ded[60]-&gt;Oded2Oded d_hard[0].out_ded[61]-&gt;Oded2Oded d_hard[0].out_ded[62]-&gt;Oded2Oded d_hard[0].out_ded[63]-&gt;Oded2Oded d_hard[0].out_ded[64]-&gt;Oded2Oded d_hard[0].out_ded[65]-&gt;Oded2Oded d_hard[0].out_ded[66]-&gt;Oded2Oded d_hard[0].out_ded[67]-&gt;Oded2Oded d_hard[0].out_ded[68]-&gt;Oded2Oded d_hard[0].out_ded[69]-&gt;Oded2Oded d_hard[0].out_ded[70]-&gt;Oded2Oded d_hard[0].out_ded[71]-&gt;Oded2Oded</port>
			</outputs>
			<clocks>
				<port name="clk">d_hard_top.clk[0]-&gt;clk2clktop</port>
			</clocks>
			<block name="hard_model_rest~29^out_ded~0" instance="d_hard[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="reset">d_hard_slice_rest.reset[0]-&gt;reset2reset</port>
					<port name="a">d_hard_slice_rest.A_cfg[0]-&gt;a2a d_hard_slice_rest.A_cfg[1]-&gt;a2a d_hard_slice_rest.A_cfg[2]-&gt;a2a d_hard_slice_rest.A_cfg[3]-&gt;a2a d_hard_slice_rest.A_cfg[4]-&gt;a2a d_hard_slice_rest.A_cfg[5]-&gt;a2a d_hard_slice_rest.A_cfg[6]-&gt;a2a d_hard_slice_rest.A_cfg[7]-&gt;a2a d_hard_slice_rest.A_cfg[8]-&gt;a2a d_hard_slice_rest.A_cfg[9]-&gt;a2a d_hard_slice_rest.A_cfg[10]-&gt;a2a d_hard_slice_rest.A_cfg[11]-&gt;a2a d_hard_slice_rest.A_cfg[12]-&gt;a2a d_hard_slice_rest.A_cfg[13]-&gt;a2a d_hard_slice_rest.A_cfg[14]-&gt;a2a d_hard_slice_rest.A_cfg[15]-&gt;a2a d_hard_slice_rest.A_cfg[16]-&gt;a2a d_hard_slice_rest.A_cfg[17]-&gt;a2a d_hard_slice_rest.A_cfg[18]-&gt;a2a d_hard_slice_rest.A_cfg[19]-&gt;a2a d_hard_slice_rest.A_cfg[20]-&gt;a2a d_hard_slice_rest.A_cfg[21]-&gt;a2a d_hard_slice_rest.A_cfg[22]-&gt;a2a d_hard_slice_rest.A_cfg[23]-&gt;a2a d_hard_slice_rest.A_cfg[24]-&gt;a2a d_hard_slice_rest.A_cfg[25]-&gt;a2a d_hard_slice_rest.A_cfg[26]-&gt;a2a d_hard_slice_rest.A_cfg[27]-&gt;a2a d_hard_slice_rest.A_cfg[28]-&gt;a2a d_hard_slice_rest.A_cfg[29]-&gt;a2a d_hard_slice_rest.A_cfg[30]-&gt;a2a d_hard_slice_rest.A_cfg[31]-&gt;a2a d_hard_slice_rest.A_cfg[32]-&gt;a2a d_hard_slice_rest.A_cfg[33]-&gt;a2a d_hard_slice_rest.A_cfg[34]-&gt;a2a d_hard_slice_rest.A_cfg[35]-&gt;a2a</port>
					<port name="b">d_hard_slice_rest.B_cfg[0]-&gt;b2b d_hard_slice_rest.B_cfg[1]-&gt;b2b d_hard_slice_rest.B_cfg[2]-&gt;b2b d_hard_slice_rest.B_cfg[3]-&gt;b2b d_hard_slice_rest.B_cfg[4]-&gt;b2b d_hard_slice_rest.B_cfg[5]-&gt;b2b d_hard_slice_rest.B_cfg[6]-&gt;b2b d_hard_slice_rest.B_cfg[7]-&gt;b2b d_hard_slice_rest.B_cfg[8]-&gt;b2b d_hard_slice_rest.B_cfg[9]-&gt;b2b d_hard_slice_rest.B_cfg[10]-&gt;b2b d_hard_slice_rest.B_cfg[11]-&gt;b2b d_hard_slice_rest.B_cfg[12]-&gt;b2b d_hard_slice_rest.B_cfg[13]-&gt;b2b d_hard_slice_rest.B_cfg[14]-&gt;b2b d_hard_slice_rest.B_cfg[15]-&gt;b2b d_hard_slice_rest.B_cfg[16]-&gt;b2b d_hard_slice_rest.B_cfg[17]-&gt;b2b d_hard_slice_rest.B_cfg[18]-&gt;b2b d_hard_slice_rest.B_cfg[19]-&gt;b2b d_hard_slice_rest.B_cfg[20]-&gt;b2b d_hard_slice_rest.B_cfg[21]-&gt;b2b d_hard_slice_rest.B_cfg[22]-&gt;b2b d_hard_slice_rest.B_cfg[23]-&gt;b2b d_hard_slice_rest.B_cfg[24]-&gt;b2b d_hard_slice_rest.B_cfg[25]-&gt;b2b d_hard_slice_rest.B_cfg[26]-&gt;b2b d_hard_slice_rest.B_cfg[27]-&gt;b2b d_hard_slice_rest.B_cfg[28]-&gt;b2b d_hard_slice_rest.B_cfg[29]-&gt;b2b d_hard_slice_rest.B_cfg[30]-&gt;b2b d_hard_slice_rest.B_cfg[31]-&gt;b2b d_hard_slice_rest.B_cfg[32]-&gt;b2b d_hard_slice_rest.B_cfg[33]-&gt;b2b d_hard_slice_rest.B_cfg[34]-&gt;b2b d_hard_slice_rest.B_cfg[35]-&gt;b2b</port>
					<port name="ab_ded">d_hard_slice_rest.I_ded[0]-&gt;Ided2Ided d_hard_slice_rest.I_ded[1]-&gt;Ided2Ided d_hard_slice_rest.I_ded[2]-&gt;Ided2Ided d_hard_slice_rest.I_ded[3]-&gt;Ided2Ided d_hard_slice_rest.I_ded[4]-&gt;Ided2Ided d_hard_slice_rest.I_ded[5]-&gt;Ided2Ided d_hard_slice_rest.I_ded[6]-&gt;Ided2Ided d_hard_slice_rest.I_ded[7]-&gt;Ided2Ided d_hard_slice_rest.I_ded[8]-&gt;Ided2Ided d_hard_slice_rest.I_ded[9]-&gt;Ided2Ided d_hard_slice_rest.I_ded[10]-&gt;Ided2Ided d_hard_slice_rest.I_ded[11]-&gt;Ided2Ided d_hard_slice_rest.I_ded[12]-&gt;Ided2Ided d_hard_slice_rest.I_ded[13]-&gt;Ided2Ided d_hard_slice_rest.I_ded[14]-&gt;Ided2Ided d_hard_slice_rest.I_ded[15]-&gt;Ided2Ided d_hard_slice_rest.I_ded[16]-&gt;Ided2Ided d_hard_slice_rest.I_ded[17]-&gt;Ided2Ided d_hard_slice_rest.I_ded[18]-&gt;Ided2Ided d_hard_slice_rest.I_ded[19]-&gt;Ided2Ided d_hard_slice_rest.I_ded[20]-&gt;Ided2Ided d_hard_slice_rest.I_ded[21]-&gt;Ided2Ided d_hard_slice_rest.I_ded[22]-&gt;Ided2Ided d_hard_slice_rest.I_ded[23]-&gt;Ided2Ided d_hard_slice_rest.I_ded[24]-&gt;Ided2Ided d_hard_slice_rest.I_ded[25]-&gt;Ided2Ided d_hard_slice_rest.I_ded[26]-&gt;Ided2Ided d_hard_slice_rest.I_ded[27]-&gt;Ided2Ided d_hard_slice_rest.I_ded[28]-&gt;Ided2Ided d_hard_slice_rest.I_ded[29]-&gt;Ided2Ided d_hard_slice_rest.I_ded[30]-&gt;Ided2Ided d_hard_slice_rest.I_ded[31]-&gt;Ided2Ided d_hard_slice_rest.I_ded[32]-&gt;Ided2Ided d_hard_slice_rest.I_ded[33]-&gt;Ided2Ided d_hard_slice_rest.I_ded[34]-&gt;Ided2Ided d_hard_slice_rest.I_ded[35]-&gt;Ided2Ided d_hard_slice_rest.I_ded[36]-&gt;Ided2Ided d_hard_slice_rest.I_ded[37]-&gt;Ided2Ided d_hard_slice_rest.I_ded[38]-&gt;Ided2Ided d_hard_slice_rest.I_ded[39]-&gt;Ided2Ided d_hard_slice_rest.I_ded[40]-&gt;Ided2Ided d_hard_slice_rest.I_ded[41]-&gt;Ided2Ided d_hard_slice_rest.I_ded[42]-&gt;Ided2Ided d_hard_slice_rest.I_ded[43]-&gt;Ided2Ided d_hard_slice_rest.I_ded[44]-&gt;Ided2Ided d_hard_slice_rest.I_ded[45]-&gt;Ided2Ided d_hard_slice_rest.I_ded[46]-&gt;Ided2Ided d_hard_slice_rest.I_ded[47]-&gt;Ided2Ided d_hard_slice_rest.I_ded[48]-&gt;Ided2Ided d_hard_slice_rest.I_ded[49]-&gt;Ided2Ided d_hard_slice_rest.I_ded[50]-&gt;Ided2Ided d_hard_slice_rest.I_ded[51]-&gt;Ided2Ided d_hard_slice_rest.I_ded[52]-&gt;Ided2Ided d_hard_slice_rest.I_ded[53]-&gt;Ided2Ided d_hard_slice_rest.I_ded[54]-&gt;Ided2Ided d_hard_slice_rest.I_ded[55]-&gt;Ided2Ided d_hard_slice_rest.I_ded[56]-&gt;Ided2Ided d_hard_slice_rest.I_ded[57]-&gt;Ided2Ided d_hard_slice_rest.I_ded[58]-&gt;Ided2Ided d_hard_slice_rest.I_ded[59]-&gt;Ided2Ided d_hard_slice_rest.I_ded[60]-&gt;Ided2Ided d_hard_slice_rest.I_ded[61]-&gt;Ided2Ided d_hard_slice_rest.I_ded[62]-&gt;Ided2Ided d_hard_slice_rest.I_ded[63]-&gt;Ided2Ided d_hard_slice_rest.I_ded[64]-&gt;Ided2Ided d_hard_slice_rest.I_ded[65]-&gt;Ided2Ided d_hard_slice_rest.I_ded[66]-&gt;Ided2Ided d_hard_slice_rest.I_ded[67]-&gt;Ided2Ided d_hard_slice_rest.I_ded[68]-&gt;Ided2Ided d_hard_slice_rest.I_ded[69]-&gt;Ided2Ided d_hard_slice_rest.I_ded[70]-&gt;Ided2Ided d_hard_slice_rest.I_ded[71]-&gt;Ided2Ided</port>
				</inputs>
				<outputs>
					<port name="out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
					<port name="out_ded">hard_model_rest~29^out_ded~0 hard_model_rest~29^out_ded~1 hard_model_rest~29^out_ded~2 hard_model_rest~29^out_ded~3 hard_model_rest~29^out_ded~4 hard_model_rest~29^out_ded~5 hard_model_rest~29^out_ded~6 hard_model_rest~29^out_ded~7 hard_model_rest~29^out_ded~8 hard_model_rest~29^out_ded~9 hard_model_rest~29^out_ded~10 hard_model_rest~29^out_ded~11 hard_model_rest~29^out_ded~12 hard_model_rest~29^out_ded~13 hard_model_rest~29^out_ded~14 hard_model_rest~29^out_ded~15 hard_model_rest~29^out_ded~16 hard_model_rest~29^out_ded~17 hard_model_rest~29^out_ded~18 hard_model_rest~29^out_ded~19 hard_model_rest~29^out_ded~20 hard_model_rest~29^out_ded~21 hard_model_rest~29^out_ded~22 hard_model_rest~29^out_ded~23 hard_model_rest~29^out_ded~24 hard_model_rest~29^out_ded~25 hard_model_rest~29^out_ded~26 hard_model_rest~29^out_ded~27 hard_model_rest~29^out_ded~28 hard_model_rest~29^out_ded~29 hard_model_rest~29^out_ded~30 hard_model_rest~29^out_ded~31 hard_model_rest~29^out_ded~32 hard_model_rest~29^out_ded~33 hard_model_rest~29^out_ded~34 hard_model_rest~29^out_ded~35 hard_model_rest~29^out_ded~36 hard_model_rest~29^out_ded~37 hard_model_rest~29^out_ded~38 hard_model_rest~29^out_ded~39 hard_model_rest~29^out_ded~40 hard_model_rest~29^out_ded~41 hard_model_rest~29^out_ded~42 hard_model_rest~29^out_ded~43 hard_model_rest~29^out_ded~44 hard_model_rest~29^out_ded~45 hard_model_rest~29^out_ded~46 hard_model_rest~29^out_ded~47 hard_model_rest~29^out_ded~48 hard_model_rest~29^out_ded~49 hard_model_rest~29^out_ded~50 hard_model_rest~29^out_ded~51 hard_model_rest~29^out_ded~52 hard_model_rest~29^out_ded~53 hard_model_rest~29^out_ded~54 hard_model_rest~29^out_ded~55 hard_model_rest~29^out_ded~56 hard_model_rest~29^out_ded~57 hard_model_rest~29^out_ded~58 hard_model_rest~29^out_ded~59 hard_model_rest~29^out_ded~60 hard_model_rest~29^out_ded~61 hard_model_rest~29^out_ded~62 hard_model_rest~29^out_ded~63 hard_model_rest~29^out_ded~64 hard_model_rest~29^out_ded~65 hard_model_rest~29^out_ded~66 hard_model_rest~29^out_ded~67 hard_model_rest~29^out_ded~68 hard_model_rest~29^out_ded~69 hard_model_rest~29^out_ded~70 hard_model_rest~29^out_ded~71</port>
				</outputs>
				<clocks>
					<port name="clk">d_hard_slice_rest.clk[0]-&gt;clk2clk</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="hard_model_rest~32^out_ded~0" instance="d_hard_top[3]" mode="d_hard_mode_rest">
		<inputs>
			<port name="reset">reset</port>
			<port name="I_upper">hard_model_rest~31^out~0 hard_model_rest~31^out~23 hard_model_rest~31^out~2 hard_model_rest~31^out~4 hard_model_rest~31^out~25 hard_model_rest~31^out~9 hard_model_rest~31^out~6 hard_model_rest~31^out~8 hard_model_rest~31^out~10 hard_model_rest~31^out~33 hard_model_rest~31^out~27 hard_model_rest~31^out~17 hard_model_rest~31^out~11 hard_model_rest~31^out~3 hard_model_rest~31^out~12 hard_model_rest~31^out~14 hard_model_rest~31^out~16 hard_model_rest~31^out~18 hard_model_rest~31^out~20 hard_model_rest~31^out~22 hard_model_rest~31^out~35 hard_model_rest~31^out~31 hard_model_rest~31^out~29 hard_model_rest~31^out~21 hard_model_rest~31^out~19 hard_model_rest~31^out~15 hard_model_rest~31^out~13 hard_model_rest~31^out~7 hard_model_rest~31^out~5 hard_model_rest~31^out~1 hard_model_rest~31^out~24 hard_model_rest~31^out~26 hard_model_rest~31^out~28 hard_model_rest~31^out~30 hard_model_rest~31^out~32 hard_model_rest~31^out~34</port>
			<port name="I_lower">hard_model_rest~31^out~52 hard_model_rest~31^out~50 hard_model_rest~31^out~48 hard_model_rest~31^out~46 hard_model_rest~31^out~44 hard_model_rest~31^out~42 hard_model_rest~31^out~36 hard_model_rest~31^out~38 hard_model_rest~31^out~40 hard_model_rest~31^out~71 hard_model_rest~31^out~69 hard_model_rest~31^out~67 hard_model_rest~31^out~65 hard_model_rest~31^out~63 hard_model_rest~31^out~61 hard_model_rest~31^out~59 hard_model_rest~31^out~57 hard_model_rest~31^out~55 hard_model_rest~31^out~53 hard_model_rest~31^out~51 hard_model_rest~31^out~49 hard_model_rest~31^out~47 hard_model_rest~31^out~45 hard_model_rest~31^out~43 hard_model_rest~31^out~41 hard_model_rest~31^out~39 hard_model_rest~31^out~68 hard_model_rest~31^out~70 hard_model_rest~31^out~66 hard_model_rest~31^out~64 hard_model_rest~31^out~62 hard_model_rest~31^out~60 hard_model_rest~31^out~58 hard_model_rest~31^out~56 hard_model_rest~31^out~54 hard_model_rest~31^out~37</port>
			<port name="I_ded">hard_model_rest~29^out_ded~0 hard_model_rest~29^out_ded~1 hard_model_rest~29^out_ded~2 hard_model_rest~29^out_ded~3 hard_model_rest~29^out_ded~4 hard_model_rest~29^out_ded~5 hard_model_rest~29^out_ded~6 hard_model_rest~29^out_ded~7 hard_model_rest~29^out_ded~8 hard_model_rest~29^out_ded~9 hard_model_rest~29^out_ded~10 hard_model_rest~29^out_ded~11 hard_model_rest~29^out_ded~12 hard_model_rest~29^out_ded~13 hard_model_rest~29^out_ded~14 hard_model_rest~29^out_ded~15 hard_model_rest~29^out_ded~16 hard_model_rest~29^out_ded~17 hard_model_rest~29^out_ded~18 hard_model_rest~29^out_ded~19 hard_model_rest~29^out_ded~20 hard_model_rest~29^out_ded~21 hard_model_rest~29^out_ded~22 hard_model_rest~29^out_ded~23 hard_model_rest~29^out_ded~24 hard_model_rest~29^out_ded~25 hard_model_rest~29^out_ded~26 hard_model_rest~29^out_ded~27 hard_model_rest~29^out_ded~28 hard_model_rest~29^out_ded~29 hard_model_rest~29^out_ded~30 hard_model_rest~29^out_ded~31 hard_model_rest~29^out_ded~32 hard_model_rest~29^out_ded~33 hard_model_rest~29^out_ded~34 hard_model_rest~29^out_ded~35 hard_model_rest~29^out_ded~36 hard_model_rest~29^out_ded~37 hard_model_rest~29^out_ded~38 hard_model_rest~29^out_ded~39 hard_model_rest~29^out_ded~40 hard_model_rest~29^out_ded~41 hard_model_rest~29^out_ded~42 hard_model_rest~29^out_ded~43 hard_model_rest~29^out_ded~44 hard_model_rest~29^out_ded~45 hard_model_rest~29^out_ded~46 hard_model_rest~29^out_ded~47 hard_model_rest~29^out_ded~48 hard_model_rest~29^out_ded~49 hard_model_rest~29^out_ded~50 hard_model_rest~29^out_ded~51 hard_model_rest~29^out_ded~52 hard_model_rest~29^out_ded~53 hard_model_rest~29^out_ded~54 hard_model_rest~29^out_ded~55 hard_model_rest~29^out_ded~56 hard_model_rest~29^out_ded~57 hard_model_rest~29^out_ded~58 hard_model_rest~29^out_ded~59 hard_model_rest~29^out_ded~60 hard_model_rest~29^out_ded~61 hard_model_rest~29^out_ded~62 hard_model_rest~29^out_ded~63 hard_model_rest~29^out_ded~64 hard_model_rest~29^out_ded~65 hard_model_rest~29^out_ded~66 hard_model_rest~29^out_ded~67 hard_model_rest~29^out_ded~68 hard_model_rest~29^out_ded~69 hard_model_rest~29^out_ded~70 hard_model_rest~29^out_ded~71</port>
		</inputs>
		<outputs>
			<port name="out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
			<port name="O_ded">d_hard_slice_rest[0].O_ded[0]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[1]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[2]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[3]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[4]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[5]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[6]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[7]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[8]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[9]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[10]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[11]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[12]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[13]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[14]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[15]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[16]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[17]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[18]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[19]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[20]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[21]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[22]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[23]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[24]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[25]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[26]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[27]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[28]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[29]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[30]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[31]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[32]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[33]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[34]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[35]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[36]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[37]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[38]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[39]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[40]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[41]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[42]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[43]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[44]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[45]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[46]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[47]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[48]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[49]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[50]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[51]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[52]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[53]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[54]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[55]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[56]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[57]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[58]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[59]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[60]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[61]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[62]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[63]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[64]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[65]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[66]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[67]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[68]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[69]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[70]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[71]-&gt;Oded2Odedtop</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="hard_model_rest~32^out_ded~0" instance="d_hard_slice_rest[0]" mode="default">
			<inputs>
				<port name="reset">d_hard_top.reset[0]-&gt;reset2resettop</port>
				<port name="A_cfg">d_hard_top.I_upper[0]-&gt;a2a d_hard_top.I_upper[29]-&gt;a2a d_hard_top.I_upper[2]-&gt;a2a d_hard_top.I_upper[13]-&gt;a2a d_hard_top.I_upper[3]-&gt;a2a d_hard_top.I_upper[28]-&gt;a2a d_hard_top.I_upper[6]-&gt;a2a d_hard_top.I_upper[27]-&gt;a2a d_hard_top.I_upper[7]-&gt;a2a d_hard_top.I_upper[5]-&gt;a2a d_hard_top.I_upper[8]-&gt;a2a d_hard_top.I_upper[12]-&gt;a2a d_hard_top.I_upper[14]-&gt;a2a d_hard_top.I_upper[26]-&gt;a2a d_hard_top.I_upper[15]-&gt;a2a d_hard_top.I_upper[25]-&gt;a2a d_hard_top.I_upper[16]-&gt;a2a d_hard_top.I_upper[11]-&gt;a2a d_hard_top.I_upper[17]-&gt;a2a d_hard_top.I_upper[24]-&gt;a2a d_hard_top.I_upper[18]-&gt;a2a d_hard_top.I_upper[23]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[1]-&gt;a2a d_hard_top.I_upper[30]-&gt;a2a d_hard_top.I_upper[4]-&gt;a2a d_hard_top.I_upper[31]-&gt;a2a d_hard_top.I_upper[10]-&gt;a2a d_hard_top.I_upper[32]-&gt;a2a d_hard_top.I_upper[22]-&gt;a2a d_hard_top.I_upper[33]-&gt;a2a d_hard_top.I_upper[21]-&gt;a2a d_hard_top.I_upper[34]-&gt;a2a d_hard_top.I_upper[9]-&gt;a2a d_hard_top.I_upper[35]-&gt;a2a d_hard_top.I_upper[20]-&gt;a2a</port>
				<port name="B_cfg">d_hard_top.I_lower[6]-&gt;b2b d_hard_top.I_lower[35]-&gt;b2b d_hard_top.I_lower[7]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[8]-&gt;b2b d_hard_top.I_lower[24]-&gt;b2b d_hard_top.I_lower[5]-&gt;b2b d_hard_top.I_lower[23]-&gt;b2b d_hard_top.I_lower[4]-&gt;b2b d_hard_top.I_lower[22]-&gt;b2b d_hard_top.I_lower[3]-&gt;b2b d_hard_top.I_lower[21]-&gt;b2b d_hard_top.I_lower[2]-&gt;b2b d_hard_top.I_lower[20]-&gt;b2b d_hard_top.I_lower[1]-&gt;b2b d_hard_top.I_lower[19]-&gt;b2b d_hard_top.I_lower[0]-&gt;b2b d_hard_top.I_lower[18]-&gt;b2b d_hard_top.I_lower[34]-&gt;b2b d_hard_top.I_lower[17]-&gt;b2b d_hard_top.I_lower[33]-&gt;b2b d_hard_top.I_lower[16]-&gt;b2b d_hard_top.I_lower[32]-&gt;b2b d_hard_top.I_lower[15]-&gt;b2b d_hard_top.I_lower[31]-&gt;b2b d_hard_top.I_lower[14]-&gt;b2b d_hard_top.I_lower[30]-&gt;b2b d_hard_top.I_lower[13]-&gt;b2b d_hard_top.I_lower[29]-&gt;b2b d_hard_top.I_lower[12]-&gt;b2b d_hard_top.I_lower[28]-&gt;b2b d_hard_top.I_lower[11]-&gt;b2b d_hard_top.I_lower[26]-&gt;b2b d_hard_top.I_lower[10]-&gt;b2b d_hard_top.I_lower[27]-&gt;b2b d_hard_top.I_lower[9]-&gt;b2b</port>
				<port name="I_ded">d_hard_top.I_ded[0]-&gt;Ided2Idedtop d_hard_top.I_ded[1]-&gt;Ided2Idedtop d_hard_top.I_ded[2]-&gt;Ided2Idedtop d_hard_top.I_ded[3]-&gt;Ided2Idedtop d_hard_top.I_ded[4]-&gt;Ided2Idedtop d_hard_top.I_ded[5]-&gt;Ided2Idedtop d_hard_top.I_ded[6]-&gt;Ided2Idedtop d_hard_top.I_ded[7]-&gt;Ided2Idedtop d_hard_top.I_ded[8]-&gt;Ided2Idedtop d_hard_top.I_ded[9]-&gt;Ided2Idedtop d_hard_top.I_ded[10]-&gt;Ided2Idedtop d_hard_top.I_ded[11]-&gt;Ided2Idedtop d_hard_top.I_ded[12]-&gt;Ided2Idedtop d_hard_top.I_ded[13]-&gt;Ided2Idedtop d_hard_top.I_ded[14]-&gt;Ided2Idedtop d_hard_top.I_ded[15]-&gt;Ided2Idedtop d_hard_top.I_ded[16]-&gt;Ided2Idedtop d_hard_top.I_ded[17]-&gt;Ided2Idedtop d_hard_top.I_ded[18]-&gt;Ided2Idedtop d_hard_top.I_ded[19]-&gt;Ided2Idedtop d_hard_top.I_ded[20]-&gt;Ided2Idedtop d_hard_top.I_ded[21]-&gt;Ided2Idedtop d_hard_top.I_ded[22]-&gt;Ided2Idedtop d_hard_top.I_ded[23]-&gt;Ided2Idedtop d_hard_top.I_ded[24]-&gt;Ided2Idedtop d_hard_top.I_ded[25]-&gt;Ided2Idedtop d_hard_top.I_ded[26]-&gt;Ided2Idedtop d_hard_top.I_ded[27]-&gt;Ided2Idedtop d_hard_top.I_ded[28]-&gt;Ided2Idedtop d_hard_top.I_ded[29]-&gt;Ided2Idedtop d_hard_top.I_ded[30]-&gt;Ided2Idedtop d_hard_top.I_ded[31]-&gt;Ided2Idedtop d_hard_top.I_ded[32]-&gt;Ided2Idedtop d_hard_top.I_ded[33]-&gt;Ided2Idedtop d_hard_top.I_ded[34]-&gt;Ided2Idedtop d_hard_top.I_ded[35]-&gt;Ided2Idedtop d_hard_top.I_ded[36]-&gt;Ided2Idedtop d_hard_top.I_ded[37]-&gt;Ided2Idedtop d_hard_top.I_ded[38]-&gt;Ided2Idedtop d_hard_top.I_ded[39]-&gt;Ided2Idedtop d_hard_top.I_ded[40]-&gt;Ided2Idedtop d_hard_top.I_ded[41]-&gt;Ided2Idedtop d_hard_top.I_ded[42]-&gt;Ided2Idedtop d_hard_top.I_ded[43]-&gt;Ided2Idedtop d_hard_top.I_ded[44]-&gt;Ided2Idedtop d_hard_top.I_ded[45]-&gt;Ided2Idedtop d_hard_top.I_ded[46]-&gt;Ided2Idedtop d_hard_top.I_ded[47]-&gt;Ided2Idedtop d_hard_top.I_ded[48]-&gt;Ided2Idedtop d_hard_top.I_ded[49]-&gt;Ided2Idedtop d_hard_top.I_ded[50]-&gt;Ided2Idedtop d_hard_top.I_ded[51]-&gt;Ided2Idedtop d_hard_top.I_ded[52]-&gt;Ided2Idedtop d_hard_top.I_ded[53]-&gt;Ided2Idedtop d_hard_top.I_ded[54]-&gt;Ided2Idedtop d_hard_top.I_ded[55]-&gt;Ided2Idedtop d_hard_top.I_ded[56]-&gt;Ided2Idedtop d_hard_top.I_ded[57]-&gt;Ided2Idedtop d_hard_top.I_ded[58]-&gt;Ided2Idedtop d_hard_top.I_ded[59]-&gt;Ided2Idedtop d_hard_top.I_ded[60]-&gt;Ided2Idedtop d_hard_top.I_ded[61]-&gt;Ided2Idedtop d_hard_top.I_ded[62]-&gt;Ided2Idedtop d_hard_top.I_ded[63]-&gt;Ided2Idedtop d_hard_top.I_ded[64]-&gt;Ided2Idedtop d_hard_top.I_ded[65]-&gt;Ided2Idedtop d_hard_top.I_ded[66]-&gt;Ided2Idedtop d_hard_top.I_ded[67]-&gt;Ided2Idedtop d_hard_top.I_ded[68]-&gt;Ided2Idedtop d_hard_top.I_ded[69]-&gt;Ided2Idedtop d_hard_top.I_ded[70]-&gt;Ided2Idedtop d_hard_top.I_ded[71]-&gt;Ided2Idedtop</port>
			</inputs>
			<outputs>
				<port name="OUT_cfg">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
				<port name="O_ded">d_hard[0].out_ded[0]-&gt;Oded2Oded d_hard[0].out_ded[1]-&gt;Oded2Oded d_hard[0].out_ded[2]-&gt;Oded2Oded d_hard[0].out_ded[3]-&gt;Oded2Oded d_hard[0].out_ded[4]-&gt;Oded2Oded d_hard[0].out_ded[5]-&gt;Oded2Oded d_hard[0].out_ded[6]-&gt;Oded2Oded d_hard[0].out_ded[7]-&gt;Oded2Oded d_hard[0].out_ded[8]-&gt;Oded2Oded d_hard[0].out_ded[9]-&gt;Oded2Oded d_hard[0].out_ded[10]-&gt;Oded2Oded d_hard[0].out_ded[11]-&gt;Oded2Oded d_hard[0].out_ded[12]-&gt;Oded2Oded d_hard[0].out_ded[13]-&gt;Oded2Oded d_hard[0].out_ded[14]-&gt;Oded2Oded d_hard[0].out_ded[15]-&gt;Oded2Oded d_hard[0].out_ded[16]-&gt;Oded2Oded d_hard[0].out_ded[17]-&gt;Oded2Oded d_hard[0].out_ded[18]-&gt;Oded2Oded d_hard[0].out_ded[19]-&gt;Oded2Oded d_hard[0].out_ded[20]-&gt;Oded2Oded d_hard[0].out_ded[21]-&gt;Oded2Oded d_hard[0].out_ded[22]-&gt;Oded2Oded d_hard[0].out_ded[23]-&gt;Oded2Oded d_hard[0].out_ded[24]-&gt;Oded2Oded d_hard[0].out_ded[25]-&gt;Oded2Oded d_hard[0].out_ded[26]-&gt;Oded2Oded d_hard[0].out_ded[27]-&gt;Oded2Oded d_hard[0].out_ded[28]-&gt;Oded2Oded d_hard[0].out_ded[29]-&gt;Oded2Oded d_hard[0].out_ded[30]-&gt;Oded2Oded d_hard[0].out_ded[31]-&gt;Oded2Oded d_hard[0].out_ded[32]-&gt;Oded2Oded d_hard[0].out_ded[33]-&gt;Oded2Oded d_hard[0].out_ded[34]-&gt;Oded2Oded d_hard[0].out_ded[35]-&gt;Oded2Oded d_hard[0].out_ded[36]-&gt;Oded2Oded d_hard[0].out_ded[37]-&gt;Oded2Oded d_hard[0].out_ded[38]-&gt;Oded2Oded d_hard[0].out_ded[39]-&gt;Oded2Oded d_hard[0].out_ded[40]-&gt;Oded2Oded d_hard[0].out_ded[41]-&gt;Oded2Oded d_hard[0].out_ded[42]-&gt;Oded2Oded d_hard[0].out_ded[43]-&gt;Oded2Oded d_hard[0].out_ded[44]-&gt;Oded2Oded d_hard[0].out_ded[45]-&gt;Oded2Oded d_hard[0].out_ded[46]-&gt;Oded2Oded d_hard[0].out_ded[47]-&gt;Oded2Oded d_hard[0].out_ded[48]-&gt;Oded2Oded d_hard[0].out_ded[49]-&gt;Oded2Oded d_hard[0].out_ded[50]-&gt;Oded2Oded d_hard[0].out_ded[51]-&gt;Oded2Oded d_hard[0].out_ded[52]-&gt;Oded2Oded d_hard[0].out_ded[53]-&gt;Oded2Oded d_hard[0].out_ded[54]-&gt;Oded2Oded d_hard[0].out_ded[55]-&gt;Oded2Oded d_hard[0].out_ded[56]-&gt;Oded2Oded d_hard[0].out_ded[57]-&gt;Oded2Oded d_hard[0].out_ded[58]-&gt;Oded2Oded d_hard[0].out_ded[59]-&gt;Oded2Oded d_hard[0].out_ded[60]-&gt;Oded2Oded d_hard[0].out_ded[61]-&gt;Oded2Oded d_hard[0].out_ded[62]-&gt;Oded2Oded d_hard[0].out_ded[63]-&gt;Oded2Oded d_hard[0].out_ded[64]-&gt;Oded2Oded d_hard[0].out_ded[65]-&gt;Oded2Oded d_hard[0].out_ded[66]-&gt;Oded2Oded d_hard[0].out_ded[67]-&gt;Oded2Oded d_hard[0].out_ded[68]-&gt;Oded2Oded d_hard[0].out_ded[69]-&gt;Oded2Oded d_hard[0].out_ded[70]-&gt;Oded2Oded d_hard[0].out_ded[71]-&gt;Oded2Oded</port>
			</outputs>
			<clocks>
				<port name="clk">d_hard_top.clk[0]-&gt;clk2clktop</port>
			</clocks>
			<block name="hard_model_rest~32^out_ded~0" instance="d_hard[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="reset">d_hard_slice_rest.reset[0]-&gt;reset2reset</port>
					<port name="a">d_hard_slice_rest.A_cfg[0]-&gt;a2a d_hard_slice_rest.A_cfg[1]-&gt;a2a d_hard_slice_rest.A_cfg[2]-&gt;a2a d_hard_slice_rest.A_cfg[3]-&gt;a2a d_hard_slice_rest.A_cfg[4]-&gt;a2a d_hard_slice_rest.A_cfg[5]-&gt;a2a d_hard_slice_rest.A_cfg[6]-&gt;a2a d_hard_slice_rest.A_cfg[7]-&gt;a2a d_hard_slice_rest.A_cfg[8]-&gt;a2a d_hard_slice_rest.A_cfg[9]-&gt;a2a d_hard_slice_rest.A_cfg[10]-&gt;a2a d_hard_slice_rest.A_cfg[11]-&gt;a2a d_hard_slice_rest.A_cfg[12]-&gt;a2a d_hard_slice_rest.A_cfg[13]-&gt;a2a d_hard_slice_rest.A_cfg[14]-&gt;a2a d_hard_slice_rest.A_cfg[15]-&gt;a2a d_hard_slice_rest.A_cfg[16]-&gt;a2a d_hard_slice_rest.A_cfg[17]-&gt;a2a d_hard_slice_rest.A_cfg[18]-&gt;a2a d_hard_slice_rest.A_cfg[19]-&gt;a2a d_hard_slice_rest.A_cfg[20]-&gt;a2a d_hard_slice_rest.A_cfg[21]-&gt;a2a d_hard_slice_rest.A_cfg[22]-&gt;a2a d_hard_slice_rest.A_cfg[23]-&gt;a2a d_hard_slice_rest.A_cfg[24]-&gt;a2a d_hard_slice_rest.A_cfg[25]-&gt;a2a d_hard_slice_rest.A_cfg[26]-&gt;a2a d_hard_slice_rest.A_cfg[27]-&gt;a2a d_hard_slice_rest.A_cfg[28]-&gt;a2a d_hard_slice_rest.A_cfg[29]-&gt;a2a d_hard_slice_rest.A_cfg[30]-&gt;a2a d_hard_slice_rest.A_cfg[31]-&gt;a2a d_hard_slice_rest.A_cfg[32]-&gt;a2a d_hard_slice_rest.A_cfg[33]-&gt;a2a d_hard_slice_rest.A_cfg[34]-&gt;a2a d_hard_slice_rest.A_cfg[35]-&gt;a2a</port>
					<port name="b">d_hard_slice_rest.B_cfg[0]-&gt;b2b d_hard_slice_rest.B_cfg[1]-&gt;b2b d_hard_slice_rest.B_cfg[2]-&gt;b2b d_hard_slice_rest.B_cfg[3]-&gt;b2b d_hard_slice_rest.B_cfg[4]-&gt;b2b d_hard_slice_rest.B_cfg[5]-&gt;b2b d_hard_slice_rest.B_cfg[6]-&gt;b2b d_hard_slice_rest.B_cfg[7]-&gt;b2b d_hard_slice_rest.B_cfg[8]-&gt;b2b d_hard_slice_rest.B_cfg[9]-&gt;b2b d_hard_slice_rest.B_cfg[10]-&gt;b2b d_hard_slice_rest.B_cfg[11]-&gt;b2b d_hard_slice_rest.B_cfg[12]-&gt;b2b d_hard_slice_rest.B_cfg[13]-&gt;b2b d_hard_slice_rest.B_cfg[14]-&gt;b2b d_hard_slice_rest.B_cfg[15]-&gt;b2b d_hard_slice_rest.B_cfg[16]-&gt;b2b d_hard_slice_rest.B_cfg[17]-&gt;b2b d_hard_slice_rest.B_cfg[18]-&gt;b2b d_hard_slice_rest.B_cfg[19]-&gt;b2b d_hard_slice_rest.B_cfg[20]-&gt;b2b d_hard_slice_rest.B_cfg[21]-&gt;b2b d_hard_slice_rest.B_cfg[22]-&gt;b2b d_hard_slice_rest.B_cfg[23]-&gt;b2b d_hard_slice_rest.B_cfg[24]-&gt;b2b d_hard_slice_rest.B_cfg[25]-&gt;b2b d_hard_slice_rest.B_cfg[26]-&gt;b2b d_hard_slice_rest.B_cfg[27]-&gt;b2b d_hard_slice_rest.B_cfg[28]-&gt;b2b d_hard_slice_rest.B_cfg[29]-&gt;b2b d_hard_slice_rest.B_cfg[30]-&gt;b2b d_hard_slice_rest.B_cfg[31]-&gt;b2b d_hard_slice_rest.B_cfg[32]-&gt;b2b d_hard_slice_rest.B_cfg[33]-&gt;b2b d_hard_slice_rest.B_cfg[34]-&gt;b2b d_hard_slice_rest.B_cfg[35]-&gt;b2b</port>
					<port name="ab_ded">d_hard_slice_rest.I_ded[0]-&gt;Ided2Ided d_hard_slice_rest.I_ded[1]-&gt;Ided2Ided d_hard_slice_rest.I_ded[2]-&gt;Ided2Ided d_hard_slice_rest.I_ded[3]-&gt;Ided2Ided d_hard_slice_rest.I_ded[4]-&gt;Ided2Ided d_hard_slice_rest.I_ded[5]-&gt;Ided2Ided d_hard_slice_rest.I_ded[6]-&gt;Ided2Ided d_hard_slice_rest.I_ded[7]-&gt;Ided2Ided d_hard_slice_rest.I_ded[8]-&gt;Ided2Ided d_hard_slice_rest.I_ded[9]-&gt;Ided2Ided d_hard_slice_rest.I_ded[10]-&gt;Ided2Ided d_hard_slice_rest.I_ded[11]-&gt;Ided2Ided d_hard_slice_rest.I_ded[12]-&gt;Ided2Ided d_hard_slice_rest.I_ded[13]-&gt;Ided2Ided d_hard_slice_rest.I_ded[14]-&gt;Ided2Ided d_hard_slice_rest.I_ded[15]-&gt;Ided2Ided d_hard_slice_rest.I_ded[16]-&gt;Ided2Ided d_hard_slice_rest.I_ded[17]-&gt;Ided2Ided d_hard_slice_rest.I_ded[18]-&gt;Ided2Ided d_hard_slice_rest.I_ded[19]-&gt;Ided2Ided d_hard_slice_rest.I_ded[20]-&gt;Ided2Ided d_hard_slice_rest.I_ded[21]-&gt;Ided2Ided d_hard_slice_rest.I_ded[22]-&gt;Ided2Ided d_hard_slice_rest.I_ded[23]-&gt;Ided2Ided d_hard_slice_rest.I_ded[24]-&gt;Ided2Ided d_hard_slice_rest.I_ded[25]-&gt;Ided2Ided d_hard_slice_rest.I_ded[26]-&gt;Ided2Ided d_hard_slice_rest.I_ded[27]-&gt;Ided2Ided d_hard_slice_rest.I_ded[28]-&gt;Ided2Ided d_hard_slice_rest.I_ded[29]-&gt;Ided2Ided d_hard_slice_rest.I_ded[30]-&gt;Ided2Ided d_hard_slice_rest.I_ded[31]-&gt;Ided2Ided d_hard_slice_rest.I_ded[32]-&gt;Ided2Ided d_hard_slice_rest.I_ded[33]-&gt;Ided2Ided d_hard_slice_rest.I_ded[34]-&gt;Ided2Ided d_hard_slice_rest.I_ded[35]-&gt;Ided2Ided d_hard_slice_rest.I_ded[36]-&gt;Ided2Ided d_hard_slice_rest.I_ded[37]-&gt;Ided2Ided d_hard_slice_rest.I_ded[38]-&gt;Ided2Ided d_hard_slice_rest.I_ded[39]-&gt;Ided2Ided d_hard_slice_rest.I_ded[40]-&gt;Ided2Ided d_hard_slice_rest.I_ded[41]-&gt;Ided2Ided d_hard_slice_rest.I_ded[42]-&gt;Ided2Ided d_hard_slice_rest.I_ded[43]-&gt;Ided2Ided d_hard_slice_rest.I_ded[44]-&gt;Ided2Ided d_hard_slice_rest.I_ded[45]-&gt;Ided2Ided d_hard_slice_rest.I_ded[46]-&gt;Ided2Ided d_hard_slice_rest.I_ded[47]-&gt;Ided2Ided d_hard_slice_rest.I_ded[48]-&gt;Ided2Ided d_hard_slice_rest.I_ded[49]-&gt;Ided2Ided d_hard_slice_rest.I_ded[50]-&gt;Ided2Ided d_hard_slice_rest.I_ded[51]-&gt;Ided2Ided d_hard_slice_rest.I_ded[52]-&gt;Ided2Ided d_hard_slice_rest.I_ded[53]-&gt;Ided2Ided d_hard_slice_rest.I_ded[54]-&gt;Ided2Ided d_hard_slice_rest.I_ded[55]-&gt;Ided2Ided d_hard_slice_rest.I_ded[56]-&gt;Ided2Ided d_hard_slice_rest.I_ded[57]-&gt;Ided2Ided d_hard_slice_rest.I_ded[58]-&gt;Ided2Ided d_hard_slice_rest.I_ded[59]-&gt;Ided2Ided d_hard_slice_rest.I_ded[60]-&gt;Ided2Ided d_hard_slice_rest.I_ded[61]-&gt;Ided2Ided d_hard_slice_rest.I_ded[62]-&gt;Ided2Ided d_hard_slice_rest.I_ded[63]-&gt;Ided2Ided d_hard_slice_rest.I_ded[64]-&gt;Ided2Ided d_hard_slice_rest.I_ded[65]-&gt;Ided2Ided d_hard_slice_rest.I_ded[66]-&gt;Ided2Ided d_hard_slice_rest.I_ded[67]-&gt;Ided2Ided d_hard_slice_rest.I_ded[68]-&gt;Ided2Ided d_hard_slice_rest.I_ded[69]-&gt;Ided2Ided d_hard_slice_rest.I_ded[70]-&gt;Ided2Ided d_hard_slice_rest.I_ded[71]-&gt;Ided2Ided</port>
				</inputs>
				<outputs>
					<port name="out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
					<port name="out_ded">hard_model_rest~32^out_ded~0 hard_model_rest~32^out_ded~1 hard_model_rest~32^out_ded~2 hard_model_rest~32^out_ded~3 hard_model_rest~32^out_ded~4 hard_model_rest~32^out_ded~5 hard_model_rest~32^out_ded~6 hard_model_rest~32^out_ded~7 hard_model_rest~32^out_ded~8 hard_model_rest~32^out_ded~9 hard_model_rest~32^out_ded~10 hard_model_rest~32^out_ded~11 hard_model_rest~32^out_ded~12 hard_model_rest~32^out_ded~13 hard_model_rest~32^out_ded~14 hard_model_rest~32^out_ded~15 hard_model_rest~32^out_ded~16 hard_model_rest~32^out_ded~17 hard_model_rest~32^out_ded~18 hard_model_rest~32^out_ded~19 hard_model_rest~32^out_ded~20 hard_model_rest~32^out_ded~21 hard_model_rest~32^out_ded~22 hard_model_rest~32^out_ded~23 hard_model_rest~32^out_ded~24 hard_model_rest~32^out_ded~25 hard_model_rest~32^out_ded~26 hard_model_rest~32^out_ded~27 hard_model_rest~32^out_ded~28 hard_model_rest~32^out_ded~29 hard_model_rest~32^out_ded~30 hard_model_rest~32^out_ded~31 hard_model_rest~32^out_ded~32 hard_model_rest~32^out_ded~33 hard_model_rest~32^out_ded~34 hard_model_rest~32^out_ded~35 hard_model_rest~32^out_ded~36 hard_model_rest~32^out_ded~37 hard_model_rest~32^out_ded~38 hard_model_rest~32^out_ded~39 hard_model_rest~32^out_ded~40 hard_model_rest~32^out_ded~41 hard_model_rest~32^out_ded~42 hard_model_rest~32^out_ded~43 hard_model_rest~32^out_ded~44 hard_model_rest~32^out_ded~45 hard_model_rest~32^out_ded~46 hard_model_rest~32^out_ded~47 hard_model_rest~32^out_ded~48 hard_model_rest~32^out_ded~49 hard_model_rest~32^out_ded~50 hard_model_rest~32^out_ded~51 hard_model_rest~32^out_ded~52 hard_model_rest~32^out_ded~53 hard_model_rest~32^out_ded~54 hard_model_rest~32^out_ded~55 hard_model_rest~32^out_ded~56 hard_model_rest~32^out_ded~57 hard_model_rest~32^out_ded~58 hard_model_rest~32^out_ded~59 hard_model_rest~32^out_ded~60 hard_model_rest~32^out_ded~61 hard_model_rest~32^out_ded~62 hard_model_rest~32^out_ded~63 hard_model_rest~32^out_ded~64 hard_model_rest~32^out_ded~65 hard_model_rest~32^out_ded~66 hard_model_rest~32^out_ded~67 hard_model_rest~32^out_ded~68 hard_model_rest~32^out_ded~69 hard_model_rest~32^out_ded~70 hard_model_rest~32^out_ded~71</port>
				</outputs>
				<clocks>
					<port name="clk">d_hard_slice_rest.clk[0]-&gt;clk2clk</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="hard_model_rest~35^out_ded~0" instance="d_hard_top[4]" mode="d_hard_mode_rest">
		<inputs>
			<port name="reset">reset</port>
			<port name="I_upper">hard_model_rest~34^out~0 hard_model_rest~34^out~23 hard_model_rest~34^out~2 hard_model_rest~34^out~4 hard_model_rest~34^out~25 hard_model_rest~34^out~9 hard_model_rest~34^out~6 hard_model_rest~34^out~8 hard_model_rest~34^out~10 hard_model_rest~34^out~33 hard_model_rest~34^out~27 hard_model_rest~34^out~17 hard_model_rest~34^out~11 hard_model_rest~34^out~3 hard_model_rest~34^out~12 hard_model_rest~34^out~14 hard_model_rest~34^out~16 hard_model_rest~34^out~18 hard_model_rest~34^out~20 hard_model_rest~34^out~22 hard_model_rest~34^out~35 hard_model_rest~34^out~31 hard_model_rest~34^out~29 hard_model_rest~34^out~21 hard_model_rest~34^out~19 hard_model_rest~34^out~15 hard_model_rest~34^out~13 hard_model_rest~34^out~7 hard_model_rest~34^out~5 hard_model_rest~34^out~1 hard_model_rest~34^out~24 hard_model_rest~34^out~26 hard_model_rest~34^out~28 hard_model_rest~34^out~30 hard_model_rest~34^out~32 hard_model_rest~34^out~34</port>
			<port name="I_lower">hard_model_rest~34^out~52 hard_model_rest~34^out~50 hard_model_rest~34^out~48 hard_model_rest~34^out~46 hard_model_rest~34^out~44 hard_model_rest~34^out~42 hard_model_rest~34^out~36 hard_model_rest~34^out~38 hard_model_rest~34^out~40 hard_model_rest~34^out~71 hard_model_rest~34^out~69 hard_model_rest~34^out~67 hard_model_rest~34^out~65 hard_model_rest~34^out~63 hard_model_rest~34^out~61 hard_model_rest~34^out~59 hard_model_rest~34^out~57 hard_model_rest~34^out~55 hard_model_rest~34^out~53 hard_model_rest~34^out~51 hard_model_rest~34^out~49 hard_model_rest~34^out~47 hard_model_rest~34^out~45 hard_model_rest~34^out~43 hard_model_rest~34^out~41 hard_model_rest~34^out~39 hard_model_rest~34^out~68 hard_model_rest~34^out~70 hard_model_rest~34^out~66 hard_model_rest~34^out~64 hard_model_rest~34^out~62 hard_model_rest~34^out~60 hard_model_rest~34^out~58 hard_model_rest~34^out~56 hard_model_rest~34^out~54 hard_model_rest~34^out~37</port>
			<port name="I_ded">hard_model_rest~32^out_ded~0 hard_model_rest~32^out_ded~1 hard_model_rest~32^out_ded~2 hard_model_rest~32^out_ded~3 hard_model_rest~32^out_ded~4 hard_model_rest~32^out_ded~5 hard_model_rest~32^out_ded~6 hard_model_rest~32^out_ded~7 hard_model_rest~32^out_ded~8 hard_model_rest~32^out_ded~9 hard_model_rest~32^out_ded~10 hard_model_rest~32^out_ded~11 hard_model_rest~32^out_ded~12 hard_model_rest~32^out_ded~13 hard_model_rest~32^out_ded~14 hard_model_rest~32^out_ded~15 hard_model_rest~32^out_ded~16 hard_model_rest~32^out_ded~17 hard_model_rest~32^out_ded~18 hard_model_rest~32^out_ded~19 hard_model_rest~32^out_ded~20 hard_model_rest~32^out_ded~21 hard_model_rest~32^out_ded~22 hard_model_rest~32^out_ded~23 hard_model_rest~32^out_ded~24 hard_model_rest~32^out_ded~25 hard_model_rest~32^out_ded~26 hard_model_rest~32^out_ded~27 hard_model_rest~32^out_ded~28 hard_model_rest~32^out_ded~29 hard_model_rest~32^out_ded~30 hard_model_rest~32^out_ded~31 hard_model_rest~32^out_ded~32 hard_model_rest~32^out_ded~33 hard_model_rest~32^out_ded~34 hard_model_rest~32^out_ded~35 hard_model_rest~32^out_ded~36 hard_model_rest~32^out_ded~37 hard_model_rest~32^out_ded~38 hard_model_rest~32^out_ded~39 hard_model_rest~32^out_ded~40 hard_model_rest~32^out_ded~41 hard_model_rest~32^out_ded~42 hard_model_rest~32^out_ded~43 hard_model_rest~32^out_ded~44 hard_model_rest~32^out_ded~45 hard_model_rest~32^out_ded~46 hard_model_rest~32^out_ded~47 hard_model_rest~32^out_ded~48 hard_model_rest~32^out_ded~49 hard_model_rest~32^out_ded~50 hard_model_rest~32^out_ded~51 hard_model_rest~32^out_ded~52 hard_model_rest~32^out_ded~53 hard_model_rest~32^out_ded~54 hard_model_rest~32^out_ded~55 hard_model_rest~32^out_ded~56 hard_model_rest~32^out_ded~57 hard_model_rest~32^out_ded~58 hard_model_rest~32^out_ded~59 hard_model_rest~32^out_ded~60 hard_model_rest~32^out_ded~61 hard_model_rest~32^out_ded~62 hard_model_rest~32^out_ded~63 hard_model_rest~32^out_ded~64 hard_model_rest~32^out_ded~65 hard_model_rest~32^out_ded~66 hard_model_rest~32^out_ded~67 hard_model_rest~32^out_ded~68 hard_model_rest~32^out_ded~69 hard_model_rest~32^out_ded~70 hard_model_rest~32^out_ded~71</port>
		</inputs>
		<outputs>
			<port name="out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
			<port name="O_ded">d_hard_slice_rest[0].O_ded[0]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[1]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[2]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[3]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[4]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[5]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[6]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[7]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[8]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[9]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[10]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[11]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[12]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[13]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[14]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[15]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[16]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[17]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[18]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[19]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[20]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[21]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[22]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[23]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[24]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[25]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[26]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[27]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[28]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[29]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[30]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[31]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[32]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[33]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[34]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[35]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[36]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[37]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[38]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[39]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[40]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[41]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[42]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[43]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[44]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[45]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[46]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[47]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[48]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[49]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[50]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[51]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[52]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[53]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[54]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[55]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[56]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[57]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[58]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[59]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[60]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[61]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[62]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[63]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[64]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[65]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[66]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[67]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[68]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[69]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[70]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[71]-&gt;Oded2Odedtop</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="hard_model_rest~35^out_ded~0" instance="d_hard_slice_rest[0]" mode="default">
			<inputs>
				<port name="reset">d_hard_top.reset[0]-&gt;reset2resettop</port>
				<port name="A_cfg">d_hard_top.I_upper[0]-&gt;a2a d_hard_top.I_upper[29]-&gt;a2a d_hard_top.I_upper[2]-&gt;a2a d_hard_top.I_upper[13]-&gt;a2a d_hard_top.I_upper[3]-&gt;a2a d_hard_top.I_upper[28]-&gt;a2a d_hard_top.I_upper[6]-&gt;a2a d_hard_top.I_upper[27]-&gt;a2a d_hard_top.I_upper[7]-&gt;a2a d_hard_top.I_upper[5]-&gt;a2a d_hard_top.I_upper[8]-&gt;a2a d_hard_top.I_upper[12]-&gt;a2a d_hard_top.I_upper[14]-&gt;a2a d_hard_top.I_upper[26]-&gt;a2a d_hard_top.I_upper[15]-&gt;a2a d_hard_top.I_upper[25]-&gt;a2a d_hard_top.I_upper[16]-&gt;a2a d_hard_top.I_upper[11]-&gt;a2a d_hard_top.I_upper[17]-&gt;a2a d_hard_top.I_upper[24]-&gt;a2a d_hard_top.I_upper[18]-&gt;a2a d_hard_top.I_upper[23]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[1]-&gt;a2a d_hard_top.I_upper[30]-&gt;a2a d_hard_top.I_upper[4]-&gt;a2a d_hard_top.I_upper[31]-&gt;a2a d_hard_top.I_upper[10]-&gt;a2a d_hard_top.I_upper[32]-&gt;a2a d_hard_top.I_upper[22]-&gt;a2a d_hard_top.I_upper[33]-&gt;a2a d_hard_top.I_upper[21]-&gt;a2a d_hard_top.I_upper[34]-&gt;a2a d_hard_top.I_upper[9]-&gt;a2a d_hard_top.I_upper[35]-&gt;a2a d_hard_top.I_upper[20]-&gt;a2a</port>
				<port name="B_cfg">d_hard_top.I_lower[6]-&gt;b2b d_hard_top.I_lower[35]-&gt;b2b d_hard_top.I_lower[7]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[8]-&gt;b2b d_hard_top.I_lower[24]-&gt;b2b d_hard_top.I_lower[5]-&gt;b2b d_hard_top.I_lower[23]-&gt;b2b d_hard_top.I_lower[4]-&gt;b2b d_hard_top.I_lower[22]-&gt;b2b d_hard_top.I_lower[3]-&gt;b2b d_hard_top.I_lower[21]-&gt;b2b d_hard_top.I_lower[2]-&gt;b2b d_hard_top.I_lower[20]-&gt;b2b d_hard_top.I_lower[1]-&gt;b2b d_hard_top.I_lower[19]-&gt;b2b d_hard_top.I_lower[0]-&gt;b2b d_hard_top.I_lower[18]-&gt;b2b d_hard_top.I_lower[34]-&gt;b2b d_hard_top.I_lower[17]-&gt;b2b d_hard_top.I_lower[33]-&gt;b2b d_hard_top.I_lower[16]-&gt;b2b d_hard_top.I_lower[32]-&gt;b2b d_hard_top.I_lower[15]-&gt;b2b d_hard_top.I_lower[31]-&gt;b2b d_hard_top.I_lower[14]-&gt;b2b d_hard_top.I_lower[30]-&gt;b2b d_hard_top.I_lower[13]-&gt;b2b d_hard_top.I_lower[29]-&gt;b2b d_hard_top.I_lower[12]-&gt;b2b d_hard_top.I_lower[28]-&gt;b2b d_hard_top.I_lower[11]-&gt;b2b d_hard_top.I_lower[26]-&gt;b2b d_hard_top.I_lower[10]-&gt;b2b d_hard_top.I_lower[27]-&gt;b2b d_hard_top.I_lower[9]-&gt;b2b</port>
				<port name="I_ded">d_hard_top.I_ded[0]-&gt;Ided2Idedtop d_hard_top.I_ded[1]-&gt;Ided2Idedtop d_hard_top.I_ded[2]-&gt;Ided2Idedtop d_hard_top.I_ded[3]-&gt;Ided2Idedtop d_hard_top.I_ded[4]-&gt;Ided2Idedtop d_hard_top.I_ded[5]-&gt;Ided2Idedtop d_hard_top.I_ded[6]-&gt;Ided2Idedtop d_hard_top.I_ded[7]-&gt;Ided2Idedtop d_hard_top.I_ded[8]-&gt;Ided2Idedtop d_hard_top.I_ded[9]-&gt;Ided2Idedtop d_hard_top.I_ded[10]-&gt;Ided2Idedtop d_hard_top.I_ded[11]-&gt;Ided2Idedtop d_hard_top.I_ded[12]-&gt;Ided2Idedtop d_hard_top.I_ded[13]-&gt;Ided2Idedtop d_hard_top.I_ded[14]-&gt;Ided2Idedtop d_hard_top.I_ded[15]-&gt;Ided2Idedtop d_hard_top.I_ded[16]-&gt;Ided2Idedtop d_hard_top.I_ded[17]-&gt;Ided2Idedtop d_hard_top.I_ded[18]-&gt;Ided2Idedtop d_hard_top.I_ded[19]-&gt;Ided2Idedtop d_hard_top.I_ded[20]-&gt;Ided2Idedtop d_hard_top.I_ded[21]-&gt;Ided2Idedtop d_hard_top.I_ded[22]-&gt;Ided2Idedtop d_hard_top.I_ded[23]-&gt;Ided2Idedtop d_hard_top.I_ded[24]-&gt;Ided2Idedtop d_hard_top.I_ded[25]-&gt;Ided2Idedtop d_hard_top.I_ded[26]-&gt;Ided2Idedtop d_hard_top.I_ded[27]-&gt;Ided2Idedtop d_hard_top.I_ded[28]-&gt;Ided2Idedtop d_hard_top.I_ded[29]-&gt;Ided2Idedtop d_hard_top.I_ded[30]-&gt;Ided2Idedtop d_hard_top.I_ded[31]-&gt;Ided2Idedtop d_hard_top.I_ded[32]-&gt;Ided2Idedtop d_hard_top.I_ded[33]-&gt;Ided2Idedtop d_hard_top.I_ded[34]-&gt;Ided2Idedtop d_hard_top.I_ded[35]-&gt;Ided2Idedtop d_hard_top.I_ded[36]-&gt;Ided2Idedtop d_hard_top.I_ded[37]-&gt;Ided2Idedtop d_hard_top.I_ded[38]-&gt;Ided2Idedtop d_hard_top.I_ded[39]-&gt;Ided2Idedtop d_hard_top.I_ded[40]-&gt;Ided2Idedtop d_hard_top.I_ded[41]-&gt;Ided2Idedtop d_hard_top.I_ded[42]-&gt;Ided2Idedtop d_hard_top.I_ded[43]-&gt;Ided2Idedtop d_hard_top.I_ded[44]-&gt;Ided2Idedtop d_hard_top.I_ded[45]-&gt;Ided2Idedtop d_hard_top.I_ded[46]-&gt;Ided2Idedtop d_hard_top.I_ded[47]-&gt;Ided2Idedtop d_hard_top.I_ded[48]-&gt;Ided2Idedtop d_hard_top.I_ded[49]-&gt;Ided2Idedtop d_hard_top.I_ded[50]-&gt;Ided2Idedtop d_hard_top.I_ded[51]-&gt;Ided2Idedtop d_hard_top.I_ded[52]-&gt;Ided2Idedtop d_hard_top.I_ded[53]-&gt;Ided2Idedtop d_hard_top.I_ded[54]-&gt;Ided2Idedtop d_hard_top.I_ded[55]-&gt;Ided2Idedtop d_hard_top.I_ded[56]-&gt;Ided2Idedtop d_hard_top.I_ded[57]-&gt;Ided2Idedtop d_hard_top.I_ded[58]-&gt;Ided2Idedtop d_hard_top.I_ded[59]-&gt;Ided2Idedtop d_hard_top.I_ded[60]-&gt;Ided2Idedtop d_hard_top.I_ded[61]-&gt;Ided2Idedtop d_hard_top.I_ded[62]-&gt;Ided2Idedtop d_hard_top.I_ded[63]-&gt;Ided2Idedtop d_hard_top.I_ded[64]-&gt;Ided2Idedtop d_hard_top.I_ded[65]-&gt;Ided2Idedtop d_hard_top.I_ded[66]-&gt;Ided2Idedtop d_hard_top.I_ded[67]-&gt;Ided2Idedtop d_hard_top.I_ded[68]-&gt;Ided2Idedtop d_hard_top.I_ded[69]-&gt;Ided2Idedtop d_hard_top.I_ded[70]-&gt;Ided2Idedtop d_hard_top.I_ded[71]-&gt;Ided2Idedtop</port>
			</inputs>
			<outputs>
				<port name="OUT_cfg">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
				<port name="O_ded">d_hard[0].out_ded[0]-&gt;Oded2Oded d_hard[0].out_ded[1]-&gt;Oded2Oded d_hard[0].out_ded[2]-&gt;Oded2Oded d_hard[0].out_ded[3]-&gt;Oded2Oded d_hard[0].out_ded[4]-&gt;Oded2Oded d_hard[0].out_ded[5]-&gt;Oded2Oded d_hard[0].out_ded[6]-&gt;Oded2Oded d_hard[0].out_ded[7]-&gt;Oded2Oded d_hard[0].out_ded[8]-&gt;Oded2Oded d_hard[0].out_ded[9]-&gt;Oded2Oded d_hard[0].out_ded[10]-&gt;Oded2Oded d_hard[0].out_ded[11]-&gt;Oded2Oded d_hard[0].out_ded[12]-&gt;Oded2Oded d_hard[0].out_ded[13]-&gt;Oded2Oded d_hard[0].out_ded[14]-&gt;Oded2Oded d_hard[0].out_ded[15]-&gt;Oded2Oded d_hard[0].out_ded[16]-&gt;Oded2Oded d_hard[0].out_ded[17]-&gt;Oded2Oded d_hard[0].out_ded[18]-&gt;Oded2Oded d_hard[0].out_ded[19]-&gt;Oded2Oded d_hard[0].out_ded[20]-&gt;Oded2Oded d_hard[0].out_ded[21]-&gt;Oded2Oded d_hard[0].out_ded[22]-&gt;Oded2Oded d_hard[0].out_ded[23]-&gt;Oded2Oded d_hard[0].out_ded[24]-&gt;Oded2Oded d_hard[0].out_ded[25]-&gt;Oded2Oded d_hard[0].out_ded[26]-&gt;Oded2Oded d_hard[0].out_ded[27]-&gt;Oded2Oded d_hard[0].out_ded[28]-&gt;Oded2Oded d_hard[0].out_ded[29]-&gt;Oded2Oded d_hard[0].out_ded[30]-&gt;Oded2Oded d_hard[0].out_ded[31]-&gt;Oded2Oded d_hard[0].out_ded[32]-&gt;Oded2Oded d_hard[0].out_ded[33]-&gt;Oded2Oded d_hard[0].out_ded[34]-&gt;Oded2Oded d_hard[0].out_ded[35]-&gt;Oded2Oded d_hard[0].out_ded[36]-&gt;Oded2Oded d_hard[0].out_ded[37]-&gt;Oded2Oded d_hard[0].out_ded[38]-&gt;Oded2Oded d_hard[0].out_ded[39]-&gt;Oded2Oded d_hard[0].out_ded[40]-&gt;Oded2Oded d_hard[0].out_ded[41]-&gt;Oded2Oded d_hard[0].out_ded[42]-&gt;Oded2Oded d_hard[0].out_ded[43]-&gt;Oded2Oded d_hard[0].out_ded[44]-&gt;Oded2Oded d_hard[0].out_ded[45]-&gt;Oded2Oded d_hard[0].out_ded[46]-&gt;Oded2Oded d_hard[0].out_ded[47]-&gt;Oded2Oded d_hard[0].out_ded[48]-&gt;Oded2Oded d_hard[0].out_ded[49]-&gt;Oded2Oded d_hard[0].out_ded[50]-&gt;Oded2Oded d_hard[0].out_ded[51]-&gt;Oded2Oded d_hard[0].out_ded[52]-&gt;Oded2Oded d_hard[0].out_ded[53]-&gt;Oded2Oded d_hard[0].out_ded[54]-&gt;Oded2Oded d_hard[0].out_ded[55]-&gt;Oded2Oded d_hard[0].out_ded[56]-&gt;Oded2Oded d_hard[0].out_ded[57]-&gt;Oded2Oded d_hard[0].out_ded[58]-&gt;Oded2Oded d_hard[0].out_ded[59]-&gt;Oded2Oded d_hard[0].out_ded[60]-&gt;Oded2Oded d_hard[0].out_ded[61]-&gt;Oded2Oded d_hard[0].out_ded[62]-&gt;Oded2Oded d_hard[0].out_ded[63]-&gt;Oded2Oded d_hard[0].out_ded[64]-&gt;Oded2Oded d_hard[0].out_ded[65]-&gt;Oded2Oded d_hard[0].out_ded[66]-&gt;Oded2Oded d_hard[0].out_ded[67]-&gt;Oded2Oded d_hard[0].out_ded[68]-&gt;Oded2Oded d_hard[0].out_ded[69]-&gt;Oded2Oded d_hard[0].out_ded[70]-&gt;Oded2Oded d_hard[0].out_ded[71]-&gt;Oded2Oded</port>
			</outputs>
			<clocks>
				<port name="clk">d_hard_top.clk[0]-&gt;clk2clktop</port>
			</clocks>
			<block name="hard_model_rest~35^out_ded~0" instance="d_hard[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="reset">d_hard_slice_rest.reset[0]-&gt;reset2reset</port>
					<port name="a">d_hard_slice_rest.A_cfg[0]-&gt;a2a d_hard_slice_rest.A_cfg[1]-&gt;a2a d_hard_slice_rest.A_cfg[2]-&gt;a2a d_hard_slice_rest.A_cfg[3]-&gt;a2a d_hard_slice_rest.A_cfg[4]-&gt;a2a d_hard_slice_rest.A_cfg[5]-&gt;a2a d_hard_slice_rest.A_cfg[6]-&gt;a2a d_hard_slice_rest.A_cfg[7]-&gt;a2a d_hard_slice_rest.A_cfg[8]-&gt;a2a d_hard_slice_rest.A_cfg[9]-&gt;a2a d_hard_slice_rest.A_cfg[10]-&gt;a2a d_hard_slice_rest.A_cfg[11]-&gt;a2a d_hard_slice_rest.A_cfg[12]-&gt;a2a d_hard_slice_rest.A_cfg[13]-&gt;a2a d_hard_slice_rest.A_cfg[14]-&gt;a2a d_hard_slice_rest.A_cfg[15]-&gt;a2a d_hard_slice_rest.A_cfg[16]-&gt;a2a d_hard_slice_rest.A_cfg[17]-&gt;a2a d_hard_slice_rest.A_cfg[18]-&gt;a2a d_hard_slice_rest.A_cfg[19]-&gt;a2a d_hard_slice_rest.A_cfg[20]-&gt;a2a d_hard_slice_rest.A_cfg[21]-&gt;a2a d_hard_slice_rest.A_cfg[22]-&gt;a2a d_hard_slice_rest.A_cfg[23]-&gt;a2a d_hard_slice_rest.A_cfg[24]-&gt;a2a d_hard_slice_rest.A_cfg[25]-&gt;a2a d_hard_slice_rest.A_cfg[26]-&gt;a2a d_hard_slice_rest.A_cfg[27]-&gt;a2a d_hard_slice_rest.A_cfg[28]-&gt;a2a d_hard_slice_rest.A_cfg[29]-&gt;a2a d_hard_slice_rest.A_cfg[30]-&gt;a2a d_hard_slice_rest.A_cfg[31]-&gt;a2a d_hard_slice_rest.A_cfg[32]-&gt;a2a d_hard_slice_rest.A_cfg[33]-&gt;a2a d_hard_slice_rest.A_cfg[34]-&gt;a2a d_hard_slice_rest.A_cfg[35]-&gt;a2a</port>
					<port name="b">d_hard_slice_rest.B_cfg[0]-&gt;b2b d_hard_slice_rest.B_cfg[1]-&gt;b2b d_hard_slice_rest.B_cfg[2]-&gt;b2b d_hard_slice_rest.B_cfg[3]-&gt;b2b d_hard_slice_rest.B_cfg[4]-&gt;b2b d_hard_slice_rest.B_cfg[5]-&gt;b2b d_hard_slice_rest.B_cfg[6]-&gt;b2b d_hard_slice_rest.B_cfg[7]-&gt;b2b d_hard_slice_rest.B_cfg[8]-&gt;b2b d_hard_slice_rest.B_cfg[9]-&gt;b2b d_hard_slice_rest.B_cfg[10]-&gt;b2b d_hard_slice_rest.B_cfg[11]-&gt;b2b d_hard_slice_rest.B_cfg[12]-&gt;b2b d_hard_slice_rest.B_cfg[13]-&gt;b2b d_hard_slice_rest.B_cfg[14]-&gt;b2b d_hard_slice_rest.B_cfg[15]-&gt;b2b d_hard_slice_rest.B_cfg[16]-&gt;b2b d_hard_slice_rest.B_cfg[17]-&gt;b2b d_hard_slice_rest.B_cfg[18]-&gt;b2b d_hard_slice_rest.B_cfg[19]-&gt;b2b d_hard_slice_rest.B_cfg[20]-&gt;b2b d_hard_slice_rest.B_cfg[21]-&gt;b2b d_hard_slice_rest.B_cfg[22]-&gt;b2b d_hard_slice_rest.B_cfg[23]-&gt;b2b d_hard_slice_rest.B_cfg[24]-&gt;b2b d_hard_slice_rest.B_cfg[25]-&gt;b2b d_hard_slice_rest.B_cfg[26]-&gt;b2b d_hard_slice_rest.B_cfg[27]-&gt;b2b d_hard_slice_rest.B_cfg[28]-&gt;b2b d_hard_slice_rest.B_cfg[29]-&gt;b2b d_hard_slice_rest.B_cfg[30]-&gt;b2b d_hard_slice_rest.B_cfg[31]-&gt;b2b d_hard_slice_rest.B_cfg[32]-&gt;b2b d_hard_slice_rest.B_cfg[33]-&gt;b2b d_hard_slice_rest.B_cfg[34]-&gt;b2b d_hard_slice_rest.B_cfg[35]-&gt;b2b</port>
					<port name="ab_ded">d_hard_slice_rest.I_ded[0]-&gt;Ided2Ided d_hard_slice_rest.I_ded[1]-&gt;Ided2Ided d_hard_slice_rest.I_ded[2]-&gt;Ided2Ided d_hard_slice_rest.I_ded[3]-&gt;Ided2Ided d_hard_slice_rest.I_ded[4]-&gt;Ided2Ided d_hard_slice_rest.I_ded[5]-&gt;Ided2Ided d_hard_slice_rest.I_ded[6]-&gt;Ided2Ided d_hard_slice_rest.I_ded[7]-&gt;Ided2Ided d_hard_slice_rest.I_ded[8]-&gt;Ided2Ided d_hard_slice_rest.I_ded[9]-&gt;Ided2Ided d_hard_slice_rest.I_ded[10]-&gt;Ided2Ided d_hard_slice_rest.I_ded[11]-&gt;Ided2Ided d_hard_slice_rest.I_ded[12]-&gt;Ided2Ided d_hard_slice_rest.I_ded[13]-&gt;Ided2Ided d_hard_slice_rest.I_ded[14]-&gt;Ided2Ided d_hard_slice_rest.I_ded[15]-&gt;Ided2Ided d_hard_slice_rest.I_ded[16]-&gt;Ided2Ided d_hard_slice_rest.I_ded[17]-&gt;Ided2Ided d_hard_slice_rest.I_ded[18]-&gt;Ided2Ided d_hard_slice_rest.I_ded[19]-&gt;Ided2Ided d_hard_slice_rest.I_ded[20]-&gt;Ided2Ided d_hard_slice_rest.I_ded[21]-&gt;Ided2Ided d_hard_slice_rest.I_ded[22]-&gt;Ided2Ided d_hard_slice_rest.I_ded[23]-&gt;Ided2Ided d_hard_slice_rest.I_ded[24]-&gt;Ided2Ided d_hard_slice_rest.I_ded[25]-&gt;Ided2Ided d_hard_slice_rest.I_ded[26]-&gt;Ided2Ided d_hard_slice_rest.I_ded[27]-&gt;Ided2Ided d_hard_slice_rest.I_ded[28]-&gt;Ided2Ided d_hard_slice_rest.I_ded[29]-&gt;Ided2Ided d_hard_slice_rest.I_ded[30]-&gt;Ided2Ided d_hard_slice_rest.I_ded[31]-&gt;Ided2Ided d_hard_slice_rest.I_ded[32]-&gt;Ided2Ided d_hard_slice_rest.I_ded[33]-&gt;Ided2Ided d_hard_slice_rest.I_ded[34]-&gt;Ided2Ided d_hard_slice_rest.I_ded[35]-&gt;Ided2Ided d_hard_slice_rest.I_ded[36]-&gt;Ided2Ided d_hard_slice_rest.I_ded[37]-&gt;Ided2Ided d_hard_slice_rest.I_ded[38]-&gt;Ided2Ided d_hard_slice_rest.I_ded[39]-&gt;Ided2Ided d_hard_slice_rest.I_ded[40]-&gt;Ided2Ided d_hard_slice_rest.I_ded[41]-&gt;Ided2Ided d_hard_slice_rest.I_ded[42]-&gt;Ided2Ided d_hard_slice_rest.I_ded[43]-&gt;Ided2Ided d_hard_slice_rest.I_ded[44]-&gt;Ided2Ided d_hard_slice_rest.I_ded[45]-&gt;Ided2Ided d_hard_slice_rest.I_ded[46]-&gt;Ided2Ided d_hard_slice_rest.I_ded[47]-&gt;Ided2Ided d_hard_slice_rest.I_ded[48]-&gt;Ided2Ided d_hard_slice_rest.I_ded[49]-&gt;Ided2Ided d_hard_slice_rest.I_ded[50]-&gt;Ided2Ided d_hard_slice_rest.I_ded[51]-&gt;Ided2Ided d_hard_slice_rest.I_ded[52]-&gt;Ided2Ided d_hard_slice_rest.I_ded[53]-&gt;Ided2Ided d_hard_slice_rest.I_ded[54]-&gt;Ided2Ided d_hard_slice_rest.I_ded[55]-&gt;Ided2Ided d_hard_slice_rest.I_ded[56]-&gt;Ided2Ided d_hard_slice_rest.I_ded[57]-&gt;Ided2Ided d_hard_slice_rest.I_ded[58]-&gt;Ided2Ided d_hard_slice_rest.I_ded[59]-&gt;Ided2Ided d_hard_slice_rest.I_ded[60]-&gt;Ided2Ided d_hard_slice_rest.I_ded[61]-&gt;Ided2Ided d_hard_slice_rest.I_ded[62]-&gt;Ided2Ided d_hard_slice_rest.I_ded[63]-&gt;Ided2Ided d_hard_slice_rest.I_ded[64]-&gt;Ided2Ided d_hard_slice_rest.I_ded[65]-&gt;Ided2Ided d_hard_slice_rest.I_ded[66]-&gt;Ided2Ided d_hard_slice_rest.I_ded[67]-&gt;Ided2Ided d_hard_slice_rest.I_ded[68]-&gt;Ided2Ided d_hard_slice_rest.I_ded[69]-&gt;Ided2Ided d_hard_slice_rest.I_ded[70]-&gt;Ided2Ided d_hard_slice_rest.I_ded[71]-&gt;Ided2Ided</port>
				</inputs>
				<outputs>
					<port name="out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
					<port name="out_ded">hard_model_rest~35^out_ded~0 hard_model_rest~35^out_ded~1 hard_model_rest~35^out_ded~2 hard_model_rest~35^out_ded~3 hard_model_rest~35^out_ded~4 hard_model_rest~35^out_ded~5 hard_model_rest~35^out_ded~6 hard_model_rest~35^out_ded~7 hard_model_rest~35^out_ded~8 hard_model_rest~35^out_ded~9 hard_model_rest~35^out_ded~10 hard_model_rest~35^out_ded~11 hard_model_rest~35^out_ded~12 hard_model_rest~35^out_ded~13 hard_model_rest~35^out_ded~14 hard_model_rest~35^out_ded~15 hard_model_rest~35^out_ded~16 hard_model_rest~35^out_ded~17 hard_model_rest~35^out_ded~18 hard_model_rest~35^out_ded~19 hard_model_rest~35^out_ded~20 hard_model_rest~35^out_ded~21 hard_model_rest~35^out_ded~22 hard_model_rest~35^out_ded~23 hard_model_rest~35^out_ded~24 hard_model_rest~35^out_ded~25 hard_model_rest~35^out_ded~26 hard_model_rest~35^out_ded~27 hard_model_rest~35^out_ded~28 hard_model_rest~35^out_ded~29 hard_model_rest~35^out_ded~30 hard_model_rest~35^out_ded~31 hard_model_rest~35^out_ded~32 hard_model_rest~35^out_ded~33 hard_model_rest~35^out_ded~34 hard_model_rest~35^out_ded~35 hard_model_rest~35^out_ded~36 hard_model_rest~35^out_ded~37 hard_model_rest~35^out_ded~38 hard_model_rest~35^out_ded~39 hard_model_rest~35^out_ded~40 hard_model_rest~35^out_ded~41 hard_model_rest~35^out_ded~42 hard_model_rest~35^out_ded~43 hard_model_rest~35^out_ded~44 hard_model_rest~35^out_ded~45 hard_model_rest~35^out_ded~46 hard_model_rest~35^out_ded~47 hard_model_rest~35^out_ded~48 hard_model_rest~35^out_ded~49 hard_model_rest~35^out_ded~50 hard_model_rest~35^out_ded~51 hard_model_rest~35^out_ded~52 hard_model_rest~35^out_ded~53 hard_model_rest~35^out_ded~54 hard_model_rest~35^out_ded~55 hard_model_rest~35^out_ded~56 hard_model_rest~35^out_ded~57 hard_model_rest~35^out_ded~58 hard_model_rest~35^out_ded~59 hard_model_rest~35^out_ded~60 hard_model_rest~35^out_ded~61 hard_model_rest~35^out_ded~62 hard_model_rest~35^out_ded~63 hard_model_rest~35^out_ded~64 hard_model_rest~35^out_ded~65 hard_model_rest~35^out_ded~66 hard_model_rest~35^out_ded~67 hard_model_rest~35^out_ded~68 hard_model_rest~35^out_ded~69 hard_model_rest~35^out_ded~70 hard_model_rest~35^out_ded~71</port>
				</outputs>
				<clocks>
					<port name="clk">d_hard_slice_rest.clk[0]-&gt;clk2clk</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="hard_model_rest~38^out_ded~0" instance="d_hard_top[5]" mode="d_hard_mode_rest">
		<inputs>
			<port name="reset">reset</port>
			<port name="I_upper">hard_model_rest~37^out~0 hard_model_rest~37^out~23 hard_model_rest~37^out~2 hard_model_rest~37^out~4 hard_model_rest~37^out~25 hard_model_rest~37^out~9 hard_model_rest~37^out~6 hard_model_rest~37^out~8 hard_model_rest~37^out~10 hard_model_rest~37^out~33 hard_model_rest~37^out~27 hard_model_rest~37^out~17 hard_model_rest~37^out~11 hard_model_rest~37^out~3 hard_model_rest~37^out~12 hard_model_rest~37^out~14 hard_model_rest~37^out~16 hard_model_rest~37^out~18 hard_model_rest~37^out~20 hard_model_rest~37^out~22 hard_model_rest~37^out~35 hard_model_rest~37^out~31 hard_model_rest~37^out~29 hard_model_rest~37^out~21 hard_model_rest~37^out~19 hard_model_rest~37^out~15 hard_model_rest~37^out~13 hard_model_rest~37^out~7 hard_model_rest~37^out~5 hard_model_rest~37^out~1 hard_model_rest~37^out~24 hard_model_rest~37^out~26 hard_model_rest~37^out~28 hard_model_rest~37^out~30 hard_model_rest~37^out~32 hard_model_rest~37^out~34</port>
			<port name="I_lower">hard_model_rest~37^out~52 hard_model_rest~37^out~50 hard_model_rest~37^out~48 hard_model_rest~37^out~46 hard_model_rest~37^out~44 hard_model_rest~37^out~42 hard_model_rest~37^out~36 hard_model_rest~37^out~38 hard_model_rest~37^out~40 hard_model_rest~37^out~71 hard_model_rest~37^out~69 hard_model_rest~37^out~67 hard_model_rest~37^out~65 hard_model_rest~37^out~63 hard_model_rest~37^out~61 hard_model_rest~37^out~59 hard_model_rest~37^out~57 hard_model_rest~37^out~55 hard_model_rest~37^out~53 hard_model_rest~37^out~51 hard_model_rest~37^out~49 hard_model_rest~37^out~47 hard_model_rest~37^out~45 hard_model_rest~37^out~43 hard_model_rest~37^out~41 hard_model_rest~37^out~39 hard_model_rest~37^out~68 hard_model_rest~37^out~70 hard_model_rest~37^out~66 hard_model_rest~37^out~64 hard_model_rest~37^out~62 hard_model_rest~37^out~60 hard_model_rest~37^out~58 hard_model_rest~37^out~56 hard_model_rest~37^out~54 hard_model_rest~37^out~37</port>
			<port name="I_ded">hard_model_rest~35^out_ded~0 hard_model_rest~35^out_ded~1 hard_model_rest~35^out_ded~2 hard_model_rest~35^out_ded~3 hard_model_rest~35^out_ded~4 hard_model_rest~35^out_ded~5 hard_model_rest~35^out_ded~6 hard_model_rest~35^out_ded~7 hard_model_rest~35^out_ded~8 hard_model_rest~35^out_ded~9 hard_model_rest~35^out_ded~10 hard_model_rest~35^out_ded~11 hard_model_rest~35^out_ded~12 hard_model_rest~35^out_ded~13 hard_model_rest~35^out_ded~14 hard_model_rest~35^out_ded~15 hard_model_rest~35^out_ded~16 hard_model_rest~35^out_ded~17 hard_model_rest~35^out_ded~18 hard_model_rest~35^out_ded~19 hard_model_rest~35^out_ded~20 hard_model_rest~35^out_ded~21 hard_model_rest~35^out_ded~22 hard_model_rest~35^out_ded~23 hard_model_rest~35^out_ded~24 hard_model_rest~35^out_ded~25 hard_model_rest~35^out_ded~26 hard_model_rest~35^out_ded~27 hard_model_rest~35^out_ded~28 hard_model_rest~35^out_ded~29 hard_model_rest~35^out_ded~30 hard_model_rest~35^out_ded~31 hard_model_rest~35^out_ded~32 hard_model_rest~35^out_ded~33 hard_model_rest~35^out_ded~34 hard_model_rest~35^out_ded~35 hard_model_rest~35^out_ded~36 hard_model_rest~35^out_ded~37 hard_model_rest~35^out_ded~38 hard_model_rest~35^out_ded~39 hard_model_rest~35^out_ded~40 hard_model_rest~35^out_ded~41 hard_model_rest~35^out_ded~42 hard_model_rest~35^out_ded~43 hard_model_rest~35^out_ded~44 hard_model_rest~35^out_ded~45 hard_model_rest~35^out_ded~46 hard_model_rest~35^out_ded~47 hard_model_rest~35^out_ded~48 hard_model_rest~35^out_ded~49 hard_model_rest~35^out_ded~50 hard_model_rest~35^out_ded~51 hard_model_rest~35^out_ded~52 hard_model_rest~35^out_ded~53 hard_model_rest~35^out_ded~54 hard_model_rest~35^out_ded~55 hard_model_rest~35^out_ded~56 hard_model_rest~35^out_ded~57 hard_model_rest~35^out_ded~58 hard_model_rest~35^out_ded~59 hard_model_rest~35^out_ded~60 hard_model_rest~35^out_ded~61 hard_model_rest~35^out_ded~62 hard_model_rest~35^out_ded~63 hard_model_rest~35^out_ded~64 hard_model_rest~35^out_ded~65 hard_model_rest~35^out_ded~66 hard_model_rest~35^out_ded~67 hard_model_rest~35^out_ded~68 hard_model_rest~35^out_ded~69 hard_model_rest~35^out_ded~70 hard_model_rest~35^out_ded~71</port>
		</inputs>
		<outputs>
			<port name="out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
			<port name="O_ded">d_hard_slice_rest[0].O_ded[0]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[1]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[2]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[3]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[4]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[5]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[6]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[7]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[8]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[9]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[10]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[11]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[12]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[13]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[14]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[15]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[16]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[17]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[18]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[19]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[20]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[21]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[22]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[23]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[24]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[25]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[26]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[27]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[28]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[29]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[30]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[31]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[32]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[33]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[34]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[35]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[36]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[37]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[38]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[39]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[40]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[41]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[42]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[43]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[44]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[45]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[46]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[47]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[48]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[49]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[50]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[51]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[52]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[53]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[54]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[55]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[56]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[57]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[58]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[59]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[60]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[61]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[62]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[63]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[64]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[65]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[66]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[67]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[68]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[69]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[70]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[71]-&gt;Oded2Odedtop</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="hard_model_rest~38^out_ded~0" instance="d_hard_slice_rest[0]" mode="default">
			<inputs>
				<port name="reset">d_hard_top.reset[0]-&gt;reset2resettop</port>
				<port name="A_cfg">d_hard_top.I_upper[0]-&gt;a2a d_hard_top.I_upper[29]-&gt;a2a d_hard_top.I_upper[2]-&gt;a2a d_hard_top.I_upper[13]-&gt;a2a d_hard_top.I_upper[3]-&gt;a2a d_hard_top.I_upper[28]-&gt;a2a d_hard_top.I_upper[6]-&gt;a2a d_hard_top.I_upper[27]-&gt;a2a d_hard_top.I_upper[7]-&gt;a2a d_hard_top.I_upper[5]-&gt;a2a d_hard_top.I_upper[8]-&gt;a2a d_hard_top.I_upper[12]-&gt;a2a d_hard_top.I_upper[14]-&gt;a2a d_hard_top.I_upper[26]-&gt;a2a d_hard_top.I_upper[15]-&gt;a2a d_hard_top.I_upper[25]-&gt;a2a d_hard_top.I_upper[16]-&gt;a2a d_hard_top.I_upper[11]-&gt;a2a d_hard_top.I_upper[17]-&gt;a2a d_hard_top.I_upper[24]-&gt;a2a d_hard_top.I_upper[18]-&gt;a2a d_hard_top.I_upper[23]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[1]-&gt;a2a d_hard_top.I_upper[30]-&gt;a2a d_hard_top.I_upper[4]-&gt;a2a d_hard_top.I_upper[31]-&gt;a2a d_hard_top.I_upper[10]-&gt;a2a d_hard_top.I_upper[32]-&gt;a2a d_hard_top.I_upper[22]-&gt;a2a d_hard_top.I_upper[33]-&gt;a2a d_hard_top.I_upper[21]-&gt;a2a d_hard_top.I_upper[34]-&gt;a2a d_hard_top.I_upper[9]-&gt;a2a d_hard_top.I_upper[35]-&gt;a2a d_hard_top.I_upper[20]-&gt;a2a</port>
				<port name="B_cfg">d_hard_top.I_lower[6]-&gt;b2b d_hard_top.I_lower[35]-&gt;b2b d_hard_top.I_lower[7]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[8]-&gt;b2b d_hard_top.I_lower[24]-&gt;b2b d_hard_top.I_lower[5]-&gt;b2b d_hard_top.I_lower[23]-&gt;b2b d_hard_top.I_lower[4]-&gt;b2b d_hard_top.I_lower[22]-&gt;b2b d_hard_top.I_lower[3]-&gt;b2b d_hard_top.I_lower[21]-&gt;b2b d_hard_top.I_lower[2]-&gt;b2b d_hard_top.I_lower[20]-&gt;b2b d_hard_top.I_lower[1]-&gt;b2b d_hard_top.I_lower[19]-&gt;b2b d_hard_top.I_lower[0]-&gt;b2b d_hard_top.I_lower[18]-&gt;b2b d_hard_top.I_lower[34]-&gt;b2b d_hard_top.I_lower[17]-&gt;b2b d_hard_top.I_lower[33]-&gt;b2b d_hard_top.I_lower[16]-&gt;b2b d_hard_top.I_lower[32]-&gt;b2b d_hard_top.I_lower[15]-&gt;b2b d_hard_top.I_lower[31]-&gt;b2b d_hard_top.I_lower[14]-&gt;b2b d_hard_top.I_lower[30]-&gt;b2b d_hard_top.I_lower[13]-&gt;b2b d_hard_top.I_lower[29]-&gt;b2b d_hard_top.I_lower[12]-&gt;b2b d_hard_top.I_lower[28]-&gt;b2b d_hard_top.I_lower[11]-&gt;b2b d_hard_top.I_lower[26]-&gt;b2b d_hard_top.I_lower[10]-&gt;b2b d_hard_top.I_lower[27]-&gt;b2b d_hard_top.I_lower[9]-&gt;b2b</port>
				<port name="I_ded">d_hard_top.I_ded[0]-&gt;Ided2Idedtop d_hard_top.I_ded[1]-&gt;Ided2Idedtop d_hard_top.I_ded[2]-&gt;Ided2Idedtop d_hard_top.I_ded[3]-&gt;Ided2Idedtop d_hard_top.I_ded[4]-&gt;Ided2Idedtop d_hard_top.I_ded[5]-&gt;Ided2Idedtop d_hard_top.I_ded[6]-&gt;Ided2Idedtop d_hard_top.I_ded[7]-&gt;Ided2Idedtop d_hard_top.I_ded[8]-&gt;Ided2Idedtop d_hard_top.I_ded[9]-&gt;Ided2Idedtop d_hard_top.I_ded[10]-&gt;Ided2Idedtop d_hard_top.I_ded[11]-&gt;Ided2Idedtop d_hard_top.I_ded[12]-&gt;Ided2Idedtop d_hard_top.I_ded[13]-&gt;Ided2Idedtop d_hard_top.I_ded[14]-&gt;Ided2Idedtop d_hard_top.I_ded[15]-&gt;Ided2Idedtop d_hard_top.I_ded[16]-&gt;Ided2Idedtop d_hard_top.I_ded[17]-&gt;Ided2Idedtop d_hard_top.I_ded[18]-&gt;Ided2Idedtop d_hard_top.I_ded[19]-&gt;Ided2Idedtop d_hard_top.I_ded[20]-&gt;Ided2Idedtop d_hard_top.I_ded[21]-&gt;Ided2Idedtop d_hard_top.I_ded[22]-&gt;Ided2Idedtop d_hard_top.I_ded[23]-&gt;Ided2Idedtop d_hard_top.I_ded[24]-&gt;Ided2Idedtop d_hard_top.I_ded[25]-&gt;Ided2Idedtop d_hard_top.I_ded[26]-&gt;Ided2Idedtop d_hard_top.I_ded[27]-&gt;Ided2Idedtop d_hard_top.I_ded[28]-&gt;Ided2Idedtop d_hard_top.I_ded[29]-&gt;Ided2Idedtop d_hard_top.I_ded[30]-&gt;Ided2Idedtop d_hard_top.I_ded[31]-&gt;Ided2Idedtop d_hard_top.I_ded[32]-&gt;Ided2Idedtop d_hard_top.I_ded[33]-&gt;Ided2Idedtop d_hard_top.I_ded[34]-&gt;Ided2Idedtop d_hard_top.I_ded[35]-&gt;Ided2Idedtop d_hard_top.I_ded[36]-&gt;Ided2Idedtop d_hard_top.I_ded[37]-&gt;Ided2Idedtop d_hard_top.I_ded[38]-&gt;Ided2Idedtop d_hard_top.I_ded[39]-&gt;Ided2Idedtop d_hard_top.I_ded[40]-&gt;Ided2Idedtop d_hard_top.I_ded[41]-&gt;Ided2Idedtop d_hard_top.I_ded[42]-&gt;Ided2Idedtop d_hard_top.I_ded[43]-&gt;Ided2Idedtop d_hard_top.I_ded[44]-&gt;Ided2Idedtop d_hard_top.I_ded[45]-&gt;Ided2Idedtop d_hard_top.I_ded[46]-&gt;Ided2Idedtop d_hard_top.I_ded[47]-&gt;Ided2Idedtop d_hard_top.I_ded[48]-&gt;Ided2Idedtop d_hard_top.I_ded[49]-&gt;Ided2Idedtop d_hard_top.I_ded[50]-&gt;Ided2Idedtop d_hard_top.I_ded[51]-&gt;Ided2Idedtop d_hard_top.I_ded[52]-&gt;Ided2Idedtop d_hard_top.I_ded[53]-&gt;Ided2Idedtop d_hard_top.I_ded[54]-&gt;Ided2Idedtop d_hard_top.I_ded[55]-&gt;Ided2Idedtop d_hard_top.I_ded[56]-&gt;Ided2Idedtop d_hard_top.I_ded[57]-&gt;Ided2Idedtop d_hard_top.I_ded[58]-&gt;Ided2Idedtop d_hard_top.I_ded[59]-&gt;Ided2Idedtop d_hard_top.I_ded[60]-&gt;Ided2Idedtop d_hard_top.I_ded[61]-&gt;Ided2Idedtop d_hard_top.I_ded[62]-&gt;Ided2Idedtop d_hard_top.I_ded[63]-&gt;Ided2Idedtop d_hard_top.I_ded[64]-&gt;Ided2Idedtop d_hard_top.I_ded[65]-&gt;Ided2Idedtop d_hard_top.I_ded[66]-&gt;Ided2Idedtop d_hard_top.I_ded[67]-&gt;Ided2Idedtop d_hard_top.I_ded[68]-&gt;Ided2Idedtop d_hard_top.I_ded[69]-&gt;Ided2Idedtop d_hard_top.I_ded[70]-&gt;Ided2Idedtop d_hard_top.I_ded[71]-&gt;Ided2Idedtop</port>
			</inputs>
			<outputs>
				<port name="OUT_cfg">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
				<port name="O_ded">d_hard[0].out_ded[0]-&gt;Oded2Oded d_hard[0].out_ded[1]-&gt;Oded2Oded d_hard[0].out_ded[2]-&gt;Oded2Oded d_hard[0].out_ded[3]-&gt;Oded2Oded d_hard[0].out_ded[4]-&gt;Oded2Oded d_hard[0].out_ded[5]-&gt;Oded2Oded d_hard[0].out_ded[6]-&gt;Oded2Oded d_hard[0].out_ded[7]-&gt;Oded2Oded d_hard[0].out_ded[8]-&gt;Oded2Oded d_hard[0].out_ded[9]-&gt;Oded2Oded d_hard[0].out_ded[10]-&gt;Oded2Oded d_hard[0].out_ded[11]-&gt;Oded2Oded d_hard[0].out_ded[12]-&gt;Oded2Oded d_hard[0].out_ded[13]-&gt;Oded2Oded d_hard[0].out_ded[14]-&gt;Oded2Oded d_hard[0].out_ded[15]-&gt;Oded2Oded d_hard[0].out_ded[16]-&gt;Oded2Oded d_hard[0].out_ded[17]-&gt;Oded2Oded d_hard[0].out_ded[18]-&gt;Oded2Oded d_hard[0].out_ded[19]-&gt;Oded2Oded d_hard[0].out_ded[20]-&gt;Oded2Oded d_hard[0].out_ded[21]-&gt;Oded2Oded d_hard[0].out_ded[22]-&gt;Oded2Oded d_hard[0].out_ded[23]-&gt;Oded2Oded d_hard[0].out_ded[24]-&gt;Oded2Oded d_hard[0].out_ded[25]-&gt;Oded2Oded d_hard[0].out_ded[26]-&gt;Oded2Oded d_hard[0].out_ded[27]-&gt;Oded2Oded d_hard[0].out_ded[28]-&gt;Oded2Oded d_hard[0].out_ded[29]-&gt;Oded2Oded d_hard[0].out_ded[30]-&gt;Oded2Oded d_hard[0].out_ded[31]-&gt;Oded2Oded d_hard[0].out_ded[32]-&gt;Oded2Oded d_hard[0].out_ded[33]-&gt;Oded2Oded d_hard[0].out_ded[34]-&gt;Oded2Oded d_hard[0].out_ded[35]-&gt;Oded2Oded d_hard[0].out_ded[36]-&gt;Oded2Oded d_hard[0].out_ded[37]-&gt;Oded2Oded d_hard[0].out_ded[38]-&gt;Oded2Oded d_hard[0].out_ded[39]-&gt;Oded2Oded d_hard[0].out_ded[40]-&gt;Oded2Oded d_hard[0].out_ded[41]-&gt;Oded2Oded d_hard[0].out_ded[42]-&gt;Oded2Oded d_hard[0].out_ded[43]-&gt;Oded2Oded d_hard[0].out_ded[44]-&gt;Oded2Oded d_hard[0].out_ded[45]-&gt;Oded2Oded d_hard[0].out_ded[46]-&gt;Oded2Oded d_hard[0].out_ded[47]-&gt;Oded2Oded d_hard[0].out_ded[48]-&gt;Oded2Oded d_hard[0].out_ded[49]-&gt;Oded2Oded d_hard[0].out_ded[50]-&gt;Oded2Oded d_hard[0].out_ded[51]-&gt;Oded2Oded d_hard[0].out_ded[52]-&gt;Oded2Oded d_hard[0].out_ded[53]-&gt;Oded2Oded d_hard[0].out_ded[54]-&gt;Oded2Oded d_hard[0].out_ded[55]-&gt;Oded2Oded d_hard[0].out_ded[56]-&gt;Oded2Oded d_hard[0].out_ded[57]-&gt;Oded2Oded d_hard[0].out_ded[58]-&gt;Oded2Oded d_hard[0].out_ded[59]-&gt;Oded2Oded d_hard[0].out_ded[60]-&gt;Oded2Oded d_hard[0].out_ded[61]-&gt;Oded2Oded d_hard[0].out_ded[62]-&gt;Oded2Oded d_hard[0].out_ded[63]-&gt;Oded2Oded d_hard[0].out_ded[64]-&gt;Oded2Oded d_hard[0].out_ded[65]-&gt;Oded2Oded d_hard[0].out_ded[66]-&gt;Oded2Oded d_hard[0].out_ded[67]-&gt;Oded2Oded d_hard[0].out_ded[68]-&gt;Oded2Oded d_hard[0].out_ded[69]-&gt;Oded2Oded d_hard[0].out_ded[70]-&gt;Oded2Oded d_hard[0].out_ded[71]-&gt;Oded2Oded</port>
			</outputs>
			<clocks>
				<port name="clk">d_hard_top.clk[0]-&gt;clk2clktop</port>
			</clocks>
			<block name="hard_model_rest~38^out_ded~0" instance="d_hard[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="reset">d_hard_slice_rest.reset[0]-&gt;reset2reset</port>
					<port name="a">d_hard_slice_rest.A_cfg[0]-&gt;a2a d_hard_slice_rest.A_cfg[1]-&gt;a2a d_hard_slice_rest.A_cfg[2]-&gt;a2a d_hard_slice_rest.A_cfg[3]-&gt;a2a d_hard_slice_rest.A_cfg[4]-&gt;a2a d_hard_slice_rest.A_cfg[5]-&gt;a2a d_hard_slice_rest.A_cfg[6]-&gt;a2a d_hard_slice_rest.A_cfg[7]-&gt;a2a d_hard_slice_rest.A_cfg[8]-&gt;a2a d_hard_slice_rest.A_cfg[9]-&gt;a2a d_hard_slice_rest.A_cfg[10]-&gt;a2a d_hard_slice_rest.A_cfg[11]-&gt;a2a d_hard_slice_rest.A_cfg[12]-&gt;a2a d_hard_slice_rest.A_cfg[13]-&gt;a2a d_hard_slice_rest.A_cfg[14]-&gt;a2a d_hard_slice_rest.A_cfg[15]-&gt;a2a d_hard_slice_rest.A_cfg[16]-&gt;a2a d_hard_slice_rest.A_cfg[17]-&gt;a2a d_hard_slice_rest.A_cfg[18]-&gt;a2a d_hard_slice_rest.A_cfg[19]-&gt;a2a d_hard_slice_rest.A_cfg[20]-&gt;a2a d_hard_slice_rest.A_cfg[21]-&gt;a2a d_hard_slice_rest.A_cfg[22]-&gt;a2a d_hard_slice_rest.A_cfg[23]-&gt;a2a d_hard_slice_rest.A_cfg[24]-&gt;a2a d_hard_slice_rest.A_cfg[25]-&gt;a2a d_hard_slice_rest.A_cfg[26]-&gt;a2a d_hard_slice_rest.A_cfg[27]-&gt;a2a d_hard_slice_rest.A_cfg[28]-&gt;a2a d_hard_slice_rest.A_cfg[29]-&gt;a2a d_hard_slice_rest.A_cfg[30]-&gt;a2a d_hard_slice_rest.A_cfg[31]-&gt;a2a d_hard_slice_rest.A_cfg[32]-&gt;a2a d_hard_slice_rest.A_cfg[33]-&gt;a2a d_hard_slice_rest.A_cfg[34]-&gt;a2a d_hard_slice_rest.A_cfg[35]-&gt;a2a</port>
					<port name="b">d_hard_slice_rest.B_cfg[0]-&gt;b2b d_hard_slice_rest.B_cfg[1]-&gt;b2b d_hard_slice_rest.B_cfg[2]-&gt;b2b d_hard_slice_rest.B_cfg[3]-&gt;b2b d_hard_slice_rest.B_cfg[4]-&gt;b2b d_hard_slice_rest.B_cfg[5]-&gt;b2b d_hard_slice_rest.B_cfg[6]-&gt;b2b d_hard_slice_rest.B_cfg[7]-&gt;b2b d_hard_slice_rest.B_cfg[8]-&gt;b2b d_hard_slice_rest.B_cfg[9]-&gt;b2b d_hard_slice_rest.B_cfg[10]-&gt;b2b d_hard_slice_rest.B_cfg[11]-&gt;b2b d_hard_slice_rest.B_cfg[12]-&gt;b2b d_hard_slice_rest.B_cfg[13]-&gt;b2b d_hard_slice_rest.B_cfg[14]-&gt;b2b d_hard_slice_rest.B_cfg[15]-&gt;b2b d_hard_slice_rest.B_cfg[16]-&gt;b2b d_hard_slice_rest.B_cfg[17]-&gt;b2b d_hard_slice_rest.B_cfg[18]-&gt;b2b d_hard_slice_rest.B_cfg[19]-&gt;b2b d_hard_slice_rest.B_cfg[20]-&gt;b2b d_hard_slice_rest.B_cfg[21]-&gt;b2b d_hard_slice_rest.B_cfg[22]-&gt;b2b d_hard_slice_rest.B_cfg[23]-&gt;b2b d_hard_slice_rest.B_cfg[24]-&gt;b2b d_hard_slice_rest.B_cfg[25]-&gt;b2b d_hard_slice_rest.B_cfg[26]-&gt;b2b d_hard_slice_rest.B_cfg[27]-&gt;b2b d_hard_slice_rest.B_cfg[28]-&gt;b2b d_hard_slice_rest.B_cfg[29]-&gt;b2b d_hard_slice_rest.B_cfg[30]-&gt;b2b d_hard_slice_rest.B_cfg[31]-&gt;b2b d_hard_slice_rest.B_cfg[32]-&gt;b2b d_hard_slice_rest.B_cfg[33]-&gt;b2b d_hard_slice_rest.B_cfg[34]-&gt;b2b d_hard_slice_rest.B_cfg[35]-&gt;b2b</port>
					<port name="ab_ded">d_hard_slice_rest.I_ded[0]-&gt;Ided2Ided d_hard_slice_rest.I_ded[1]-&gt;Ided2Ided d_hard_slice_rest.I_ded[2]-&gt;Ided2Ided d_hard_slice_rest.I_ded[3]-&gt;Ided2Ided d_hard_slice_rest.I_ded[4]-&gt;Ided2Ided d_hard_slice_rest.I_ded[5]-&gt;Ided2Ided d_hard_slice_rest.I_ded[6]-&gt;Ided2Ided d_hard_slice_rest.I_ded[7]-&gt;Ided2Ided d_hard_slice_rest.I_ded[8]-&gt;Ided2Ided d_hard_slice_rest.I_ded[9]-&gt;Ided2Ided d_hard_slice_rest.I_ded[10]-&gt;Ided2Ided d_hard_slice_rest.I_ded[11]-&gt;Ided2Ided d_hard_slice_rest.I_ded[12]-&gt;Ided2Ided d_hard_slice_rest.I_ded[13]-&gt;Ided2Ided d_hard_slice_rest.I_ded[14]-&gt;Ided2Ided d_hard_slice_rest.I_ded[15]-&gt;Ided2Ided d_hard_slice_rest.I_ded[16]-&gt;Ided2Ided d_hard_slice_rest.I_ded[17]-&gt;Ided2Ided d_hard_slice_rest.I_ded[18]-&gt;Ided2Ided d_hard_slice_rest.I_ded[19]-&gt;Ided2Ided d_hard_slice_rest.I_ded[20]-&gt;Ided2Ided d_hard_slice_rest.I_ded[21]-&gt;Ided2Ided d_hard_slice_rest.I_ded[22]-&gt;Ided2Ided d_hard_slice_rest.I_ded[23]-&gt;Ided2Ided d_hard_slice_rest.I_ded[24]-&gt;Ided2Ided d_hard_slice_rest.I_ded[25]-&gt;Ided2Ided d_hard_slice_rest.I_ded[26]-&gt;Ided2Ided d_hard_slice_rest.I_ded[27]-&gt;Ided2Ided d_hard_slice_rest.I_ded[28]-&gt;Ided2Ided d_hard_slice_rest.I_ded[29]-&gt;Ided2Ided d_hard_slice_rest.I_ded[30]-&gt;Ided2Ided d_hard_slice_rest.I_ded[31]-&gt;Ided2Ided d_hard_slice_rest.I_ded[32]-&gt;Ided2Ided d_hard_slice_rest.I_ded[33]-&gt;Ided2Ided d_hard_slice_rest.I_ded[34]-&gt;Ided2Ided d_hard_slice_rest.I_ded[35]-&gt;Ided2Ided d_hard_slice_rest.I_ded[36]-&gt;Ided2Ided d_hard_slice_rest.I_ded[37]-&gt;Ided2Ided d_hard_slice_rest.I_ded[38]-&gt;Ided2Ided d_hard_slice_rest.I_ded[39]-&gt;Ided2Ided d_hard_slice_rest.I_ded[40]-&gt;Ided2Ided d_hard_slice_rest.I_ded[41]-&gt;Ided2Ided d_hard_slice_rest.I_ded[42]-&gt;Ided2Ided d_hard_slice_rest.I_ded[43]-&gt;Ided2Ided d_hard_slice_rest.I_ded[44]-&gt;Ided2Ided d_hard_slice_rest.I_ded[45]-&gt;Ided2Ided d_hard_slice_rest.I_ded[46]-&gt;Ided2Ided d_hard_slice_rest.I_ded[47]-&gt;Ided2Ided d_hard_slice_rest.I_ded[48]-&gt;Ided2Ided d_hard_slice_rest.I_ded[49]-&gt;Ided2Ided d_hard_slice_rest.I_ded[50]-&gt;Ided2Ided d_hard_slice_rest.I_ded[51]-&gt;Ided2Ided d_hard_slice_rest.I_ded[52]-&gt;Ided2Ided d_hard_slice_rest.I_ded[53]-&gt;Ided2Ided d_hard_slice_rest.I_ded[54]-&gt;Ided2Ided d_hard_slice_rest.I_ded[55]-&gt;Ided2Ided d_hard_slice_rest.I_ded[56]-&gt;Ided2Ided d_hard_slice_rest.I_ded[57]-&gt;Ided2Ided d_hard_slice_rest.I_ded[58]-&gt;Ided2Ided d_hard_slice_rest.I_ded[59]-&gt;Ided2Ided d_hard_slice_rest.I_ded[60]-&gt;Ided2Ided d_hard_slice_rest.I_ded[61]-&gt;Ided2Ided d_hard_slice_rest.I_ded[62]-&gt;Ided2Ided d_hard_slice_rest.I_ded[63]-&gt;Ided2Ided d_hard_slice_rest.I_ded[64]-&gt;Ided2Ided d_hard_slice_rest.I_ded[65]-&gt;Ided2Ided d_hard_slice_rest.I_ded[66]-&gt;Ided2Ided d_hard_slice_rest.I_ded[67]-&gt;Ided2Ided d_hard_slice_rest.I_ded[68]-&gt;Ided2Ided d_hard_slice_rest.I_ded[69]-&gt;Ided2Ided d_hard_slice_rest.I_ded[70]-&gt;Ided2Ided d_hard_slice_rest.I_ded[71]-&gt;Ided2Ided</port>
				</inputs>
				<outputs>
					<port name="out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
					<port name="out_ded">hard_model_rest~38^out_ded~0 hard_model_rest~38^out_ded~1 hard_model_rest~38^out_ded~2 hard_model_rest~38^out_ded~3 hard_model_rest~38^out_ded~4 hard_model_rest~38^out_ded~5 hard_model_rest~38^out_ded~6 hard_model_rest~38^out_ded~7 hard_model_rest~38^out_ded~8 hard_model_rest~38^out_ded~9 hard_model_rest~38^out_ded~10 hard_model_rest~38^out_ded~11 hard_model_rest~38^out_ded~12 hard_model_rest~38^out_ded~13 hard_model_rest~38^out_ded~14 hard_model_rest~38^out_ded~15 hard_model_rest~38^out_ded~16 hard_model_rest~38^out_ded~17 hard_model_rest~38^out_ded~18 hard_model_rest~38^out_ded~19 hard_model_rest~38^out_ded~20 hard_model_rest~38^out_ded~21 hard_model_rest~38^out_ded~22 hard_model_rest~38^out_ded~23 hard_model_rest~38^out_ded~24 hard_model_rest~38^out_ded~25 hard_model_rest~38^out_ded~26 hard_model_rest~38^out_ded~27 hard_model_rest~38^out_ded~28 hard_model_rest~38^out_ded~29 hard_model_rest~38^out_ded~30 hard_model_rest~38^out_ded~31 hard_model_rest~38^out_ded~32 hard_model_rest~38^out_ded~33 hard_model_rest~38^out_ded~34 hard_model_rest~38^out_ded~35 hard_model_rest~38^out_ded~36 hard_model_rest~38^out_ded~37 hard_model_rest~38^out_ded~38 hard_model_rest~38^out_ded~39 hard_model_rest~38^out_ded~40 hard_model_rest~38^out_ded~41 hard_model_rest~38^out_ded~42 hard_model_rest~38^out_ded~43 hard_model_rest~38^out_ded~44 hard_model_rest~38^out_ded~45 hard_model_rest~38^out_ded~46 hard_model_rest~38^out_ded~47 hard_model_rest~38^out_ded~48 hard_model_rest~38^out_ded~49 hard_model_rest~38^out_ded~50 hard_model_rest~38^out_ded~51 hard_model_rest~38^out_ded~52 hard_model_rest~38^out_ded~53 hard_model_rest~38^out_ded~54 hard_model_rest~38^out_ded~55 hard_model_rest~38^out_ded~56 hard_model_rest~38^out_ded~57 hard_model_rest~38^out_ded~58 hard_model_rest~38^out_ded~59 hard_model_rest~38^out_ded~60 hard_model_rest~38^out_ded~61 hard_model_rest~38^out_ded~62 hard_model_rest~38^out_ded~63 hard_model_rest~38^out_ded~64 hard_model_rest~38^out_ded~65 hard_model_rest~38^out_ded~66 hard_model_rest~38^out_ded~67 hard_model_rest~38^out_ded~68 hard_model_rest~38^out_ded~69 hard_model_rest~38^out_ded~70 hard_model_rest~38^out_ded~71</port>
				</outputs>
				<clocks>
					<port name="clk">d_hard_slice_rest.clk[0]-&gt;clk2clk</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="hard_model_rest~41^out_ded~0" instance="d_hard_top[6]" mode="d_hard_mode_rest">
		<inputs>
			<port name="reset">reset</port>
			<port name="I_upper">hard_model_rest~40^out~0 hard_model_rest~40^out~23 hard_model_rest~40^out~2 hard_model_rest~40^out~4 hard_model_rest~40^out~25 hard_model_rest~40^out~9 hard_model_rest~40^out~6 hard_model_rest~40^out~8 hard_model_rest~40^out~10 hard_model_rest~40^out~33 hard_model_rest~40^out~27 hard_model_rest~40^out~17 hard_model_rest~40^out~11 hard_model_rest~40^out~3 hard_model_rest~40^out~12 hard_model_rest~40^out~14 hard_model_rest~40^out~16 hard_model_rest~40^out~18 hard_model_rest~40^out~20 hard_model_rest~40^out~22 hard_model_rest~40^out~35 hard_model_rest~40^out~31 hard_model_rest~40^out~29 hard_model_rest~40^out~21 hard_model_rest~40^out~19 hard_model_rest~40^out~15 hard_model_rest~40^out~13 hard_model_rest~40^out~7 hard_model_rest~40^out~5 hard_model_rest~40^out~1 hard_model_rest~40^out~24 hard_model_rest~40^out~26 hard_model_rest~40^out~28 hard_model_rest~40^out~30 hard_model_rest~40^out~32 hard_model_rest~40^out~34</port>
			<port name="I_lower">hard_model_rest~40^out~52 hard_model_rest~40^out~50 hard_model_rest~40^out~48 hard_model_rest~40^out~46 hard_model_rest~40^out~44 hard_model_rest~40^out~42 hard_model_rest~40^out~36 hard_model_rest~40^out~38 hard_model_rest~40^out~40 hard_model_rest~40^out~71 hard_model_rest~40^out~69 hard_model_rest~40^out~67 hard_model_rest~40^out~65 hard_model_rest~40^out~63 hard_model_rest~40^out~61 hard_model_rest~40^out~59 hard_model_rest~40^out~57 hard_model_rest~40^out~55 hard_model_rest~40^out~53 hard_model_rest~40^out~51 hard_model_rest~40^out~49 hard_model_rest~40^out~47 hard_model_rest~40^out~45 hard_model_rest~40^out~43 hard_model_rest~40^out~41 hard_model_rest~40^out~39 hard_model_rest~40^out~68 hard_model_rest~40^out~70 hard_model_rest~40^out~66 hard_model_rest~40^out~64 hard_model_rest~40^out~62 hard_model_rest~40^out~60 hard_model_rest~40^out~58 hard_model_rest~40^out~56 hard_model_rest~40^out~54 hard_model_rest~40^out~37</port>
			<port name="I_ded">hard_model_rest~38^out_ded~0 hard_model_rest~38^out_ded~1 hard_model_rest~38^out_ded~2 hard_model_rest~38^out_ded~3 hard_model_rest~38^out_ded~4 hard_model_rest~38^out_ded~5 hard_model_rest~38^out_ded~6 hard_model_rest~38^out_ded~7 hard_model_rest~38^out_ded~8 hard_model_rest~38^out_ded~9 hard_model_rest~38^out_ded~10 hard_model_rest~38^out_ded~11 hard_model_rest~38^out_ded~12 hard_model_rest~38^out_ded~13 hard_model_rest~38^out_ded~14 hard_model_rest~38^out_ded~15 hard_model_rest~38^out_ded~16 hard_model_rest~38^out_ded~17 hard_model_rest~38^out_ded~18 hard_model_rest~38^out_ded~19 hard_model_rest~38^out_ded~20 hard_model_rest~38^out_ded~21 hard_model_rest~38^out_ded~22 hard_model_rest~38^out_ded~23 hard_model_rest~38^out_ded~24 hard_model_rest~38^out_ded~25 hard_model_rest~38^out_ded~26 hard_model_rest~38^out_ded~27 hard_model_rest~38^out_ded~28 hard_model_rest~38^out_ded~29 hard_model_rest~38^out_ded~30 hard_model_rest~38^out_ded~31 hard_model_rest~38^out_ded~32 hard_model_rest~38^out_ded~33 hard_model_rest~38^out_ded~34 hard_model_rest~38^out_ded~35 hard_model_rest~38^out_ded~36 hard_model_rest~38^out_ded~37 hard_model_rest~38^out_ded~38 hard_model_rest~38^out_ded~39 hard_model_rest~38^out_ded~40 hard_model_rest~38^out_ded~41 hard_model_rest~38^out_ded~42 hard_model_rest~38^out_ded~43 hard_model_rest~38^out_ded~44 hard_model_rest~38^out_ded~45 hard_model_rest~38^out_ded~46 hard_model_rest~38^out_ded~47 hard_model_rest~38^out_ded~48 hard_model_rest~38^out_ded~49 hard_model_rest~38^out_ded~50 hard_model_rest~38^out_ded~51 hard_model_rest~38^out_ded~52 hard_model_rest~38^out_ded~53 hard_model_rest~38^out_ded~54 hard_model_rest~38^out_ded~55 hard_model_rest~38^out_ded~56 hard_model_rest~38^out_ded~57 hard_model_rest~38^out_ded~58 hard_model_rest~38^out_ded~59 hard_model_rest~38^out_ded~60 hard_model_rest~38^out_ded~61 hard_model_rest~38^out_ded~62 hard_model_rest~38^out_ded~63 hard_model_rest~38^out_ded~64 hard_model_rest~38^out_ded~65 hard_model_rest~38^out_ded~66 hard_model_rest~38^out_ded~67 hard_model_rest~38^out_ded~68 hard_model_rest~38^out_ded~69 hard_model_rest~38^out_ded~70 hard_model_rest~38^out_ded~71</port>
		</inputs>
		<outputs>
			<port name="out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
			<port name="O_ded">d_hard_slice_rest[0].O_ded[0]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[1]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[2]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[3]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[4]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[5]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[6]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[7]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[8]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[9]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[10]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[11]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[12]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[13]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[14]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[15]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[16]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[17]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[18]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[19]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[20]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[21]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[22]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[23]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[24]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[25]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[26]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[27]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[28]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[29]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[30]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[31]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[32]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[33]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[34]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[35]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[36]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[37]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[38]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[39]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[40]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[41]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[42]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[43]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[44]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[45]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[46]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[47]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[48]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[49]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[50]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[51]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[52]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[53]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[54]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[55]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[56]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[57]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[58]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[59]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[60]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[61]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[62]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[63]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[64]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[65]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[66]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[67]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[68]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[69]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[70]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[71]-&gt;Oded2Odedtop</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="hard_model_rest~41^out_ded~0" instance="d_hard_slice_rest[0]" mode="default">
			<inputs>
				<port name="reset">d_hard_top.reset[0]-&gt;reset2resettop</port>
				<port name="A_cfg">d_hard_top.I_upper[0]-&gt;a2a d_hard_top.I_upper[29]-&gt;a2a d_hard_top.I_upper[2]-&gt;a2a d_hard_top.I_upper[13]-&gt;a2a d_hard_top.I_upper[3]-&gt;a2a d_hard_top.I_upper[28]-&gt;a2a d_hard_top.I_upper[6]-&gt;a2a d_hard_top.I_upper[27]-&gt;a2a d_hard_top.I_upper[7]-&gt;a2a d_hard_top.I_upper[5]-&gt;a2a d_hard_top.I_upper[8]-&gt;a2a d_hard_top.I_upper[12]-&gt;a2a d_hard_top.I_upper[14]-&gt;a2a d_hard_top.I_upper[26]-&gt;a2a d_hard_top.I_upper[15]-&gt;a2a d_hard_top.I_upper[25]-&gt;a2a d_hard_top.I_upper[16]-&gt;a2a d_hard_top.I_upper[11]-&gt;a2a d_hard_top.I_upper[17]-&gt;a2a d_hard_top.I_upper[24]-&gt;a2a d_hard_top.I_upper[18]-&gt;a2a d_hard_top.I_upper[23]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[1]-&gt;a2a d_hard_top.I_upper[30]-&gt;a2a d_hard_top.I_upper[4]-&gt;a2a d_hard_top.I_upper[31]-&gt;a2a d_hard_top.I_upper[10]-&gt;a2a d_hard_top.I_upper[32]-&gt;a2a d_hard_top.I_upper[22]-&gt;a2a d_hard_top.I_upper[33]-&gt;a2a d_hard_top.I_upper[21]-&gt;a2a d_hard_top.I_upper[34]-&gt;a2a d_hard_top.I_upper[9]-&gt;a2a d_hard_top.I_upper[35]-&gt;a2a d_hard_top.I_upper[20]-&gt;a2a</port>
				<port name="B_cfg">d_hard_top.I_lower[6]-&gt;b2b d_hard_top.I_lower[35]-&gt;b2b d_hard_top.I_lower[7]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[8]-&gt;b2b d_hard_top.I_lower[24]-&gt;b2b d_hard_top.I_lower[5]-&gt;b2b d_hard_top.I_lower[23]-&gt;b2b d_hard_top.I_lower[4]-&gt;b2b d_hard_top.I_lower[22]-&gt;b2b d_hard_top.I_lower[3]-&gt;b2b d_hard_top.I_lower[21]-&gt;b2b d_hard_top.I_lower[2]-&gt;b2b d_hard_top.I_lower[20]-&gt;b2b d_hard_top.I_lower[1]-&gt;b2b d_hard_top.I_lower[19]-&gt;b2b d_hard_top.I_lower[0]-&gt;b2b d_hard_top.I_lower[18]-&gt;b2b d_hard_top.I_lower[34]-&gt;b2b d_hard_top.I_lower[17]-&gt;b2b d_hard_top.I_lower[33]-&gt;b2b d_hard_top.I_lower[16]-&gt;b2b d_hard_top.I_lower[32]-&gt;b2b d_hard_top.I_lower[15]-&gt;b2b d_hard_top.I_lower[31]-&gt;b2b d_hard_top.I_lower[14]-&gt;b2b d_hard_top.I_lower[30]-&gt;b2b d_hard_top.I_lower[13]-&gt;b2b d_hard_top.I_lower[29]-&gt;b2b d_hard_top.I_lower[12]-&gt;b2b d_hard_top.I_lower[28]-&gt;b2b d_hard_top.I_lower[11]-&gt;b2b d_hard_top.I_lower[26]-&gt;b2b d_hard_top.I_lower[10]-&gt;b2b d_hard_top.I_lower[27]-&gt;b2b d_hard_top.I_lower[9]-&gt;b2b</port>
				<port name="I_ded">d_hard_top.I_ded[0]-&gt;Ided2Idedtop d_hard_top.I_ded[1]-&gt;Ided2Idedtop d_hard_top.I_ded[2]-&gt;Ided2Idedtop d_hard_top.I_ded[3]-&gt;Ided2Idedtop d_hard_top.I_ded[4]-&gt;Ided2Idedtop d_hard_top.I_ded[5]-&gt;Ided2Idedtop d_hard_top.I_ded[6]-&gt;Ided2Idedtop d_hard_top.I_ded[7]-&gt;Ided2Idedtop d_hard_top.I_ded[8]-&gt;Ided2Idedtop d_hard_top.I_ded[9]-&gt;Ided2Idedtop d_hard_top.I_ded[10]-&gt;Ided2Idedtop d_hard_top.I_ded[11]-&gt;Ided2Idedtop d_hard_top.I_ded[12]-&gt;Ided2Idedtop d_hard_top.I_ded[13]-&gt;Ided2Idedtop d_hard_top.I_ded[14]-&gt;Ided2Idedtop d_hard_top.I_ded[15]-&gt;Ided2Idedtop d_hard_top.I_ded[16]-&gt;Ided2Idedtop d_hard_top.I_ded[17]-&gt;Ided2Idedtop d_hard_top.I_ded[18]-&gt;Ided2Idedtop d_hard_top.I_ded[19]-&gt;Ided2Idedtop d_hard_top.I_ded[20]-&gt;Ided2Idedtop d_hard_top.I_ded[21]-&gt;Ided2Idedtop d_hard_top.I_ded[22]-&gt;Ided2Idedtop d_hard_top.I_ded[23]-&gt;Ided2Idedtop d_hard_top.I_ded[24]-&gt;Ided2Idedtop d_hard_top.I_ded[25]-&gt;Ided2Idedtop d_hard_top.I_ded[26]-&gt;Ided2Idedtop d_hard_top.I_ded[27]-&gt;Ided2Idedtop d_hard_top.I_ded[28]-&gt;Ided2Idedtop d_hard_top.I_ded[29]-&gt;Ided2Idedtop d_hard_top.I_ded[30]-&gt;Ided2Idedtop d_hard_top.I_ded[31]-&gt;Ided2Idedtop d_hard_top.I_ded[32]-&gt;Ided2Idedtop d_hard_top.I_ded[33]-&gt;Ided2Idedtop d_hard_top.I_ded[34]-&gt;Ided2Idedtop d_hard_top.I_ded[35]-&gt;Ided2Idedtop d_hard_top.I_ded[36]-&gt;Ided2Idedtop d_hard_top.I_ded[37]-&gt;Ided2Idedtop d_hard_top.I_ded[38]-&gt;Ided2Idedtop d_hard_top.I_ded[39]-&gt;Ided2Idedtop d_hard_top.I_ded[40]-&gt;Ided2Idedtop d_hard_top.I_ded[41]-&gt;Ided2Idedtop d_hard_top.I_ded[42]-&gt;Ided2Idedtop d_hard_top.I_ded[43]-&gt;Ided2Idedtop d_hard_top.I_ded[44]-&gt;Ided2Idedtop d_hard_top.I_ded[45]-&gt;Ided2Idedtop d_hard_top.I_ded[46]-&gt;Ided2Idedtop d_hard_top.I_ded[47]-&gt;Ided2Idedtop d_hard_top.I_ded[48]-&gt;Ided2Idedtop d_hard_top.I_ded[49]-&gt;Ided2Idedtop d_hard_top.I_ded[50]-&gt;Ided2Idedtop d_hard_top.I_ded[51]-&gt;Ided2Idedtop d_hard_top.I_ded[52]-&gt;Ided2Idedtop d_hard_top.I_ded[53]-&gt;Ided2Idedtop d_hard_top.I_ded[54]-&gt;Ided2Idedtop d_hard_top.I_ded[55]-&gt;Ided2Idedtop d_hard_top.I_ded[56]-&gt;Ided2Idedtop d_hard_top.I_ded[57]-&gt;Ided2Idedtop d_hard_top.I_ded[58]-&gt;Ided2Idedtop d_hard_top.I_ded[59]-&gt;Ided2Idedtop d_hard_top.I_ded[60]-&gt;Ided2Idedtop d_hard_top.I_ded[61]-&gt;Ided2Idedtop d_hard_top.I_ded[62]-&gt;Ided2Idedtop d_hard_top.I_ded[63]-&gt;Ided2Idedtop d_hard_top.I_ded[64]-&gt;Ided2Idedtop d_hard_top.I_ded[65]-&gt;Ided2Idedtop d_hard_top.I_ded[66]-&gt;Ided2Idedtop d_hard_top.I_ded[67]-&gt;Ided2Idedtop d_hard_top.I_ded[68]-&gt;Ided2Idedtop d_hard_top.I_ded[69]-&gt;Ided2Idedtop d_hard_top.I_ded[70]-&gt;Ided2Idedtop d_hard_top.I_ded[71]-&gt;Ided2Idedtop</port>
			</inputs>
			<outputs>
				<port name="OUT_cfg">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
				<port name="O_ded">d_hard[0].out_ded[0]-&gt;Oded2Oded d_hard[0].out_ded[1]-&gt;Oded2Oded d_hard[0].out_ded[2]-&gt;Oded2Oded d_hard[0].out_ded[3]-&gt;Oded2Oded d_hard[0].out_ded[4]-&gt;Oded2Oded d_hard[0].out_ded[5]-&gt;Oded2Oded d_hard[0].out_ded[6]-&gt;Oded2Oded d_hard[0].out_ded[7]-&gt;Oded2Oded d_hard[0].out_ded[8]-&gt;Oded2Oded d_hard[0].out_ded[9]-&gt;Oded2Oded d_hard[0].out_ded[10]-&gt;Oded2Oded d_hard[0].out_ded[11]-&gt;Oded2Oded d_hard[0].out_ded[12]-&gt;Oded2Oded d_hard[0].out_ded[13]-&gt;Oded2Oded d_hard[0].out_ded[14]-&gt;Oded2Oded d_hard[0].out_ded[15]-&gt;Oded2Oded d_hard[0].out_ded[16]-&gt;Oded2Oded d_hard[0].out_ded[17]-&gt;Oded2Oded d_hard[0].out_ded[18]-&gt;Oded2Oded d_hard[0].out_ded[19]-&gt;Oded2Oded d_hard[0].out_ded[20]-&gt;Oded2Oded d_hard[0].out_ded[21]-&gt;Oded2Oded d_hard[0].out_ded[22]-&gt;Oded2Oded d_hard[0].out_ded[23]-&gt;Oded2Oded d_hard[0].out_ded[24]-&gt;Oded2Oded d_hard[0].out_ded[25]-&gt;Oded2Oded d_hard[0].out_ded[26]-&gt;Oded2Oded d_hard[0].out_ded[27]-&gt;Oded2Oded d_hard[0].out_ded[28]-&gt;Oded2Oded d_hard[0].out_ded[29]-&gt;Oded2Oded d_hard[0].out_ded[30]-&gt;Oded2Oded d_hard[0].out_ded[31]-&gt;Oded2Oded d_hard[0].out_ded[32]-&gt;Oded2Oded d_hard[0].out_ded[33]-&gt;Oded2Oded d_hard[0].out_ded[34]-&gt;Oded2Oded d_hard[0].out_ded[35]-&gt;Oded2Oded d_hard[0].out_ded[36]-&gt;Oded2Oded d_hard[0].out_ded[37]-&gt;Oded2Oded d_hard[0].out_ded[38]-&gt;Oded2Oded d_hard[0].out_ded[39]-&gt;Oded2Oded d_hard[0].out_ded[40]-&gt;Oded2Oded d_hard[0].out_ded[41]-&gt;Oded2Oded d_hard[0].out_ded[42]-&gt;Oded2Oded d_hard[0].out_ded[43]-&gt;Oded2Oded d_hard[0].out_ded[44]-&gt;Oded2Oded d_hard[0].out_ded[45]-&gt;Oded2Oded d_hard[0].out_ded[46]-&gt;Oded2Oded d_hard[0].out_ded[47]-&gt;Oded2Oded d_hard[0].out_ded[48]-&gt;Oded2Oded d_hard[0].out_ded[49]-&gt;Oded2Oded d_hard[0].out_ded[50]-&gt;Oded2Oded d_hard[0].out_ded[51]-&gt;Oded2Oded d_hard[0].out_ded[52]-&gt;Oded2Oded d_hard[0].out_ded[53]-&gt;Oded2Oded d_hard[0].out_ded[54]-&gt;Oded2Oded d_hard[0].out_ded[55]-&gt;Oded2Oded d_hard[0].out_ded[56]-&gt;Oded2Oded d_hard[0].out_ded[57]-&gt;Oded2Oded d_hard[0].out_ded[58]-&gt;Oded2Oded d_hard[0].out_ded[59]-&gt;Oded2Oded d_hard[0].out_ded[60]-&gt;Oded2Oded d_hard[0].out_ded[61]-&gt;Oded2Oded d_hard[0].out_ded[62]-&gt;Oded2Oded d_hard[0].out_ded[63]-&gt;Oded2Oded d_hard[0].out_ded[64]-&gt;Oded2Oded d_hard[0].out_ded[65]-&gt;Oded2Oded d_hard[0].out_ded[66]-&gt;Oded2Oded d_hard[0].out_ded[67]-&gt;Oded2Oded d_hard[0].out_ded[68]-&gt;Oded2Oded d_hard[0].out_ded[69]-&gt;Oded2Oded d_hard[0].out_ded[70]-&gt;Oded2Oded d_hard[0].out_ded[71]-&gt;Oded2Oded</port>
			</outputs>
			<clocks>
				<port name="clk">d_hard_top.clk[0]-&gt;clk2clktop</port>
			</clocks>
			<block name="hard_model_rest~41^out_ded~0" instance="d_hard[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="reset">d_hard_slice_rest.reset[0]-&gt;reset2reset</port>
					<port name="a">d_hard_slice_rest.A_cfg[0]-&gt;a2a d_hard_slice_rest.A_cfg[1]-&gt;a2a d_hard_slice_rest.A_cfg[2]-&gt;a2a d_hard_slice_rest.A_cfg[3]-&gt;a2a d_hard_slice_rest.A_cfg[4]-&gt;a2a d_hard_slice_rest.A_cfg[5]-&gt;a2a d_hard_slice_rest.A_cfg[6]-&gt;a2a d_hard_slice_rest.A_cfg[7]-&gt;a2a d_hard_slice_rest.A_cfg[8]-&gt;a2a d_hard_slice_rest.A_cfg[9]-&gt;a2a d_hard_slice_rest.A_cfg[10]-&gt;a2a d_hard_slice_rest.A_cfg[11]-&gt;a2a d_hard_slice_rest.A_cfg[12]-&gt;a2a d_hard_slice_rest.A_cfg[13]-&gt;a2a d_hard_slice_rest.A_cfg[14]-&gt;a2a d_hard_slice_rest.A_cfg[15]-&gt;a2a d_hard_slice_rest.A_cfg[16]-&gt;a2a d_hard_slice_rest.A_cfg[17]-&gt;a2a d_hard_slice_rest.A_cfg[18]-&gt;a2a d_hard_slice_rest.A_cfg[19]-&gt;a2a d_hard_slice_rest.A_cfg[20]-&gt;a2a d_hard_slice_rest.A_cfg[21]-&gt;a2a d_hard_slice_rest.A_cfg[22]-&gt;a2a d_hard_slice_rest.A_cfg[23]-&gt;a2a d_hard_slice_rest.A_cfg[24]-&gt;a2a d_hard_slice_rest.A_cfg[25]-&gt;a2a d_hard_slice_rest.A_cfg[26]-&gt;a2a d_hard_slice_rest.A_cfg[27]-&gt;a2a d_hard_slice_rest.A_cfg[28]-&gt;a2a d_hard_slice_rest.A_cfg[29]-&gt;a2a d_hard_slice_rest.A_cfg[30]-&gt;a2a d_hard_slice_rest.A_cfg[31]-&gt;a2a d_hard_slice_rest.A_cfg[32]-&gt;a2a d_hard_slice_rest.A_cfg[33]-&gt;a2a d_hard_slice_rest.A_cfg[34]-&gt;a2a d_hard_slice_rest.A_cfg[35]-&gt;a2a</port>
					<port name="b">d_hard_slice_rest.B_cfg[0]-&gt;b2b d_hard_slice_rest.B_cfg[1]-&gt;b2b d_hard_slice_rest.B_cfg[2]-&gt;b2b d_hard_slice_rest.B_cfg[3]-&gt;b2b d_hard_slice_rest.B_cfg[4]-&gt;b2b d_hard_slice_rest.B_cfg[5]-&gt;b2b d_hard_slice_rest.B_cfg[6]-&gt;b2b d_hard_slice_rest.B_cfg[7]-&gt;b2b d_hard_slice_rest.B_cfg[8]-&gt;b2b d_hard_slice_rest.B_cfg[9]-&gt;b2b d_hard_slice_rest.B_cfg[10]-&gt;b2b d_hard_slice_rest.B_cfg[11]-&gt;b2b d_hard_slice_rest.B_cfg[12]-&gt;b2b d_hard_slice_rest.B_cfg[13]-&gt;b2b d_hard_slice_rest.B_cfg[14]-&gt;b2b d_hard_slice_rest.B_cfg[15]-&gt;b2b d_hard_slice_rest.B_cfg[16]-&gt;b2b d_hard_slice_rest.B_cfg[17]-&gt;b2b d_hard_slice_rest.B_cfg[18]-&gt;b2b d_hard_slice_rest.B_cfg[19]-&gt;b2b d_hard_slice_rest.B_cfg[20]-&gt;b2b d_hard_slice_rest.B_cfg[21]-&gt;b2b d_hard_slice_rest.B_cfg[22]-&gt;b2b d_hard_slice_rest.B_cfg[23]-&gt;b2b d_hard_slice_rest.B_cfg[24]-&gt;b2b d_hard_slice_rest.B_cfg[25]-&gt;b2b d_hard_slice_rest.B_cfg[26]-&gt;b2b d_hard_slice_rest.B_cfg[27]-&gt;b2b d_hard_slice_rest.B_cfg[28]-&gt;b2b d_hard_slice_rest.B_cfg[29]-&gt;b2b d_hard_slice_rest.B_cfg[30]-&gt;b2b d_hard_slice_rest.B_cfg[31]-&gt;b2b d_hard_slice_rest.B_cfg[32]-&gt;b2b d_hard_slice_rest.B_cfg[33]-&gt;b2b d_hard_slice_rest.B_cfg[34]-&gt;b2b d_hard_slice_rest.B_cfg[35]-&gt;b2b</port>
					<port name="ab_ded">d_hard_slice_rest.I_ded[0]-&gt;Ided2Ided d_hard_slice_rest.I_ded[1]-&gt;Ided2Ided d_hard_slice_rest.I_ded[2]-&gt;Ided2Ided d_hard_slice_rest.I_ded[3]-&gt;Ided2Ided d_hard_slice_rest.I_ded[4]-&gt;Ided2Ided d_hard_slice_rest.I_ded[5]-&gt;Ided2Ided d_hard_slice_rest.I_ded[6]-&gt;Ided2Ided d_hard_slice_rest.I_ded[7]-&gt;Ided2Ided d_hard_slice_rest.I_ded[8]-&gt;Ided2Ided d_hard_slice_rest.I_ded[9]-&gt;Ided2Ided d_hard_slice_rest.I_ded[10]-&gt;Ided2Ided d_hard_slice_rest.I_ded[11]-&gt;Ided2Ided d_hard_slice_rest.I_ded[12]-&gt;Ided2Ided d_hard_slice_rest.I_ded[13]-&gt;Ided2Ided d_hard_slice_rest.I_ded[14]-&gt;Ided2Ided d_hard_slice_rest.I_ded[15]-&gt;Ided2Ided d_hard_slice_rest.I_ded[16]-&gt;Ided2Ided d_hard_slice_rest.I_ded[17]-&gt;Ided2Ided d_hard_slice_rest.I_ded[18]-&gt;Ided2Ided d_hard_slice_rest.I_ded[19]-&gt;Ided2Ided d_hard_slice_rest.I_ded[20]-&gt;Ided2Ided d_hard_slice_rest.I_ded[21]-&gt;Ided2Ided d_hard_slice_rest.I_ded[22]-&gt;Ided2Ided d_hard_slice_rest.I_ded[23]-&gt;Ided2Ided d_hard_slice_rest.I_ded[24]-&gt;Ided2Ided d_hard_slice_rest.I_ded[25]-&gt;Ided2Ided d_hard_slice_rest.I_ded[26]-&gt;Ided2Ided d_hard_slice_rest.I_ded[27]-&gt;Ided2Ided d_hard_slice_rest.I_ded[28]-&gt;Ided2Ided d_hard_slice_rest.I_ded[29]-&gt;Ided2Ided d_hard_slice_rest.I_ded[30]-&gt;Ided2Ided d_hard_slice_rest.I_ded[31]-&gt;Ided2Ided d_hard_slice_rest.I_ded[32]-&gt;Ided2Ided d_hard_slice_rest.I_ded[33]-&gt;Ided2Ided d_hard_slice_rest.I_ded[34]-&gt;Ided2Ided d_hard_slice_rest.I_ded[35]-&gt;Ided2Ided d_hard_slice_rest.I_ded[36]-&gt;Ided2Ided d_hard_slice_rest.I_ded[37]-&gt;Ided2Ided d_hard_slice_rest.I_ded[38]-&gt;Ided2Ided d_hard_slice_rest.I_ded[39]-&gt;Ided2Ided d_hard_slice_rest.I_ded[40]-&gt;Ided2Ided d_hard_slice_rest.I_ded[41]-&gt;Ided2Ided d_hard_slice_rest.I_ded[42]-&gt;Ided2Ided d_hard_slice_rest.I_ded[43]-&gt;Ided2Ided d_hard_slice_rest.I_ded[44]-&gt;Ided2Ided d_hard_slice_rest.I_ded[45]-&gt;Ided2Ided d_hard_slice_rest.I_ded[46]-&gt;Ided2Ided d_hard_slice_rest.I_ded[47]-&gt;Ided2Ided d_hard_slice_rest.I_ded[48]-&gt;Ided2Ided d_hard_slice_rest.I_ded[49]-&gt;Ided2Ided d_hard_slice_rest.I_ded[50]-&gt;Ided2Ided d_hard_slice_rest.I_ded[51]-&gt;Ided2Ided d_hard_slice_rest.I_ded[52]-&gt;Ided2Ided d_hard_slice_rest.I_ded[53]-&gt;Ided2Ided d_hard_slice_rest.I_ded[54]-&gt;Ided2Ided d_hard_slice_rest.I_ded[55]-&gt;Ided2Ided d_hard_slice_rest.I_ded[56]-&gt;Ided2Ided d_hard_slice_rest.I_ded[57]-&gt;Ided2Ided d_hard_slice_rest.I_ded[58]-&gt;Ided2Ided d_hard_slice_rest.I_ded[59]-&gt;Ided2Ided d_hard_slice_rest.I_ded[60]-&gt;Ided2Ided d_hard_slice_rest.I_ded[61]-&gt;Ided2Ided d_hard_slice_rest.I_ded[62]-&gt;Ided2Ided d_hard_slice_rest.I_ded[63]-&gt;Ided2Ided d_hard_slice_rest.I_ded[64]-&gt;Ided2Ided d_hard_slice_rest.I_ded[65]-&gt;Ided2Ided d_hard_slice_rest.I_ded[66]-&gt;Ided2Ided d_hard_slice_rest.I_ded[67]-&gt;Ided2Ided d_hard_slice_rest.I_ded[68]-&gt;Ided2Ided d_hard_slice_rest.I_ded[69]-&gt;Ided2Ided d_hard_slice_rest.I_ded[70]-&gt;Ided2Ided d_hard_slice_rest.I_ded[71]-&gt;Ided2Ided</port>
				</inputs>
				<outputs>
					<port name="out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
					<port name="out_ded">hard_model_rest~41^out_ded~0 hard_model_rest~41^out_ded~1 hard_model_rest~41^out_ded~2 hard_model_rest~41^out_ded~3 hard_model_rest~41^out_ded~4 hard_model_rest~41^out_ded~5 hard_model_rest~41^out_ded~6 hard_model_rest~41^out_ded~7 hard_model_rest~41^out_ded~8 hard_model_rest~41^out_ded~9 hard_model_rest~41^out_ded~10 hard_model_rest~41^out_ded~11 hard_model_rest~41^out_ded~12 hard_model_rest~41^out_ded~13 hard_model_rest~41^out_ded~14 hard_model_rest~41^out_ded~15 hard_model_rest~41^out_ded~16 hard_model_rest~41^out_ded~17 hard_model_rest~41^out_ded~18 hard_model_rest~41^out_ded~19 hard_model_rest~41^out_ded~20 hard_model_rest~41^out_ded~21 hard_model_rest~41^out_ded~22 hard_model_rest~41^out_ded~23 hard_model_rest~41^out_ded~24 hard_model_rest~41^out_ded~25 hard_model_rest~41^out_ded~26 hard_model_rest~41^out_ded~27 hard_model_rest~41^out_ded~28 hard_model_rest~41^out_ded~29 hard_model_rest~41^out_ded~30 hard_model_rest~41^out_ded~31 hard_model_rest~41^out_ded~32 hard_model_rest~41^out_ded~33 hard_model_rest~41^out_ded~34 hard_model_rest~41^out_ded~35 hard_model_rest~41^out_ded~36 hard_model_rest~41^out_ded~37 hard_model_rest~41^out_ded~38 hard_model_rest~41^out_ded~39 hard_model_rest~41^out_ded~40 hard_model_rest~41^out_ded~41 hard_model_rest~41^out_ded~42 hard_model_rest~41^out_ded~43 hard_model_rest~41^out_ded~44 hard_model_rest~41^out_ded~45 hard_model_rest~41^out_ded~46 hard_model_rest~41^out_ded~47 hard_model_rest~41^out_ded~48 hard_model_rest~41^out_ded~49 hard_model_rest~41^out_ded~50 hard_model_rest~41^out_ded~51 hard_model_rest~41^out_ded~52 hard_model_rest~41^out_ded~53 hard_model_rest~41^out_ded~54 hard_model_rest~41^out_ded~55 hard_model_rest~41^out_ded~56 hard_model_rest~41^out_ded~57 hard_model_rest~41^out_ded~58 hard_model_rest~41^out_ded~59 hard_model_rest~41^out_ded~60 hard_model_rest~41^out_ded~61 hard_model_rest~41^out_ded~62 hard_model_rest~41^out_ded~63 hard_model_rest~41^out_ded~64 hard_model_rest~41^out_ded~65 hard_model_rest~41^out_ded~66 hard_model_rest~41^out_ded~67 hard_model_rest~41^out_ded~68 hard_model_rest~41^out_ded~69 hard_model_rest~41^out_ded~70 hard_model_rest~41^out_ded~71</port>
				</outputs>
				<clocks>
					<port name="clk">d_hard_slice_rest.clk[0]-&gt;clk2clk</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n7566abc" instance="d_hard_top[7]" mode="d_hard_mode_rest">
		<inputs>
			<port name="reset">reset</port>
			<port name="I_upper">n7458abc n7527abc n7464abc n7470abc n7533abc n7485abc n7476abc n7482abc n7488abc n7557abc n7539abc n7509abc n7491abc n7467abc n7494abc n7500abc n7506abc n7512abc n7518abc n7524abc n7563abc n7551abc n7545abc n7521abc n7515abc n7503abc n7497abc n7479abc n7473abc n7461abc n7530abc n7536abc n7542abc n7548abc n7554abc n7560abc</port>
			<port name="I_lower">n7396abc n7390abc n7384abc n7378abc n7372abc n7366abc n7348abc n7354abc n7360abc n7453abc n7447abc n7441abc n7435abc n7429abc n7423abc n7417abc n7411abc n7405abc n7399abc n7393abc n7387abc n7381abc n7375abc n7369abc n7363abc n7357abc n7444abc n7450abc n7438abc n7432abc n7426abc n7420abc n7414abc n7408abc n7402abc n7351abc</port>
			<port name="I_ded">hard_model_rest~41^out_ded~0 hard_model_rest~41^out_ded~1 hard_model_rest~41^out_ded~2 hard_model_rest~41^out_ded~3 hard_model_rest~41^out_ded~4 hard_model_rest~41^out_ded~5 hard_model_rest~41^out_ded~6 hard_model_rest~41^out_ded~7 hard_model_rest~41^out_ded~8 hard_model_rest~41^out_ded~9 hard_model_rest~41^out_ded~10 hard_model_rest~41^out_ded~11 hard_model_rest~41^out_ded~12 hard_model_rest~41^out_ded~13 hard_model_rest~41^out_ded~14 hard_model_rest~41^out_ded~15 hard_model_rest~41^out_ded~16 hard_model_rest~41^out_ded~17 hard_model_rest~41^out_ded~18 hard_model_rest~41^out_ded~19 hard_model_rest~41^out_ded~20 hard_model_rest~41^out_ded~21 hard_model_rest~41^out_ded~22 hard_model_rest~41^out_ded~23 hard_model_rest~41^out_ded~24 hard_model_rest~41^out_ded~25 hard_model_rest~41^out_ded~26 hard_model_rest~41^out_ded~27 hard_model_rest~41^out_ded~28 hard_model_rest~41^out_ded~29 hard_model_rest~41^out_ded~30 hard_model_rest~41^out_ded~31 hard_model_rest~41^out_ded~32 hard_model_rest~41^out_ded~33 hard_model_rest~41^out_ded~34 hard_model_rest~41^out_ded~35 hard_model_rest~41^out_ded~36 hard_model_rest~41^out_ded~37 hard_model_rest~41^out_ded~38 hard_model_rest~41^out_ded~39 hard_model_rest~41^out_ded~40 hard_model_rest~41^out_ded~41 hard_model_rest~41^out_ded~42 hard_model_rest~41^out_ded~43 hard_model_rest~41^out_ded~44 hard_model_rest~41^out_ded~45 hard_model_rest~41^out_ded~46 hard_model_rest~41^out_ded~47 hard_model_rest~41^out_ded~48 hard_model_rest~41^out_ded~49 hard_model_rest~41^out_ded~50 hard_model_rest~41^out_ded~51 hard_model_rest~41^out_ded~52 hard_model_rest~41^out_ded~53 hard_model_rest~41^out_ded~54 hard_model_rest~41^out_ded~55 hard_model_rest~41^out_ded~56 hard_model_rest~41^out_ded~57 hard_model_rest~41^out_ded~58 hard_model_rest~41^out_ded~59 hard_model_rest~41^out_ded~60 hard_model_rest~41^out_ded~61 hard_model_rest~41^out_ded~62 hard_model_rest~41^out_ded~63 hard_model_rest~41^out_ded~64 hard_model_rest~41^out_ded~65 hard_model_rest~41^out_ded~66 hard_model_rest~41^out_ded~67 hard_model_rest~41^out_ded~68 hard_model_rest~41^out_ded~69 hard_model_rest~41^out_ded~70 hard_model_rest~41^out_ded~71</port>
		</inputs>
		<outputs>
			<port name="out">d_hard_slice_rest[0].OUT_cfg[0]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[1]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[2]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[3]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[4]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[5]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[6]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[7]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[8]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[9]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[10]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[11]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[12]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[13]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[14]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[15]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[16]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[17]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[18]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[19]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[20]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[21]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[22]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[23]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[24]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[25]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[26]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[27]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[28]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[29]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[30]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[31]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[32]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[33]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[34]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[35]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[36]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[37]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[38]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[39]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[40]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[41]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[42]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[43]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[44]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[45]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[46]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[47]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[48]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[49]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[50]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[51]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[52]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[53]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[54]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[55]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[56]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[57]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[58]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[59]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[60]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[61]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[62]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[63]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[64]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[65]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[66]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[67]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[68]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[69]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[70]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[71]-&gt;out2out</port>
			<port name="O_ded">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="n7566abc" instance="d_hard_slice_rest[0]" mode="default">
			<inputs>
				<port name="reset">d_hard_top.reset[0]-&gt;reset2resettop</port>
				<port name="A_cfg">d_hard_top.I_upper[0]-&gt;a2a d_hard_top.I_upper[29]-&gt;a2a d_hard_top.I_upper[2]-&gt;a2a d_hard_top.I_upper[13]-&gt;a2a d_hard_top.I_upper[3]-&gt;a2a d_hard_top.I_upper[28]-&gt;a2a d_hard_top.I_upper[6]-&gt;a2a d_hard_top.I_upper[27]-&gt;a2a d_hard_top.I_upper[7]-&gt;a2a d_hard_top.I_upper[5]-&gt;a2a d_hard_top.I_upper[8]-&gt;a2a d_hard_top.I_upper[12]-&gt;a2a d_hard_top.I_upper[14]-&gt;a2a d_hard_top.I_upper[26]-&gt;a2a d_hard_top.I_upper[15]-&gt;a2a d_hard_top.I_upper[25]-&gt;a2a d_hard_top.I_upper[16]-&gt;a2a d_hard_top.I_upper[11]-&gt;a2a d_hard_top.I_upper[17]-&gt;a2a d_hard_top.I_upper[24]-&gt;a2a d_hard_top.I_upper[18]-&gt;a2a d_hard_top.I_upper[23]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[1]-&gt;a2a d_hard_top.I_upper[30]-&gt;a2a d_hard_top.I_upper[4]-&gt;a2a d_hard_top.I_upper[31]-&gt;a2a d_hard_top.I_upper[10]-&gt;a2a d_hard_top.I_upper[32]-&gt;a2a d_hard_top.I_upper[22]-&gt;a2a d_hard_top.I_upper[33]-&gt;a2a d_hard_top.I_upper[21]-&gt;a2a d_hard_top.I_upper[34]-&gt;a2a d_hard_top.I_upper[9]-&gt;a2a d_hard_top.I_upper[35]-&gt;a2a d_hard_top.I_upper[20]-&gt;a2a</port>
				<port name="B_cfg">d_hard_top.I_lower[6]-&gt;b2b d_hard_top.I_lower[35]-&gt;b2b d_hard_top.I_lower[7]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[8]-&gt;b2b d_hard_top.I_lower[24]-&gt;b2b d_hard_top.I_lower[5]-&gt;b2b d_hard_top.I_lower[23]-&gt;b2b d_hard_top.I_lower[4]-&gt;b2b d_hard_top.I_lower[22]-&gt;b2b d_hard_top.I_lower[3]-&gt;b2b d_hard_top.I_lower[21]-&gt;b2b d_hard_top.I_lower[2]-&gt;b2b d_hard_top.I_lower[20]-&gt;b2b d_hard_top.I_lower[1]-&gt;b2b d_hard_top.I_lower[19]-&gt;b2b d_hard_top.I_lower[0]-&gt;b2b d_hard_top.I_lower[18]-&gt;b2b d_hard_top.I_lower[34]-&gt;b2b d_hard_top.I_lower[17]-&gt;b2b d_hard_top.I_lower[33]-&gt;b2b d_hard_top.I_lower[16]-&gt;b2b d_hard_top.I_lower[32]-&gt;b2b d_hard_top.I_lower[15]-&gt;b2b d_hard_top.I_lower[31]-&gt;b2b d_hard_top.I_lower[14]-&gt;b2b d_hard_top.I_lower[30]-&gt;b2b d_hard_top.I_lower[13]-&gt;b2b d_hard_top.I_lower[29]-&gt;b2b d_hard_top.I_lower[12]-&gt;b2b d_hard_top.I_lower[28]-&gt;b2b d_hard_top.I_lower[11]-&gt;b2b d_hard_top.I_lower[26]-&gt;b2b d_hard_top.I_lower[10]-&gt;b2b d_hard_top.I_lower[27]-&gt;b2b d_hard_top.I_lower[9]-&gt;b2b</port>
				<port name="I_ded">d_hard_top.I_ded[0]-&gt;Ided2Idedtop d_hard_top.I_ded[1]-&gt;Ided2Idedtop d_hard_top.I_ded[2]-&gt;Ided2Idedtop d_hard_top.I_ded[3]-&gt;Ided2Idedtop d_hard_top.I_ded[4]-&gt;Ided2Idedtop d_hard_top.I_ded[5]-&gt;Ided2Idedtop d_hard_top.I_ded[6]-&gt;Ided2Idedtop d_hard_top.I_ded[7]-&gt;Ided2Idedtop d_hard_top.I_ded[8]-&gt;Ided2Idedtop d_hard_top.I_ded[9]-&gt;Ided2Idedtop d_hard_top.I_ded[10]-&gt;Ided2Idedtop d_hard_top.I_ded[11]-&gt;Ided2Idedtop d_hard_top.I_ded[12]-&gt;Ided2Idedtop d_hard_top.I_ded[13]-&gt;Ided2Idedtop d_hard_top.I_ded[14]-&gt;Ided2Idedtop d_hard_top.I_ded[15]-&gt;Ided2Idedtop d_hard_top.I_ded[16]-&gt;Ided2Idedtop d_hard_top.I_ded[17]-&gt;Ided2Idedtop d_hard_top.I_ded[18]-&gt;Ided2Idedtop d_hard_top.I_ded[19]-&gt;Ided2Idedtop d_hard_top.I_ded[20]-&gt;Ided2Idedtop d_hard_top.I_ded[21]-&gt;Ided2Idedtop d_hard_top.I_ded[22]-&gt;Ided2Idedtop d_hard_top.I_ded[23]-&gt;Ided2Idedtop d_hard_top.I_ded[24]-&gt;Ided2Idedtop d_hard_top.I_ded[25]-&gt;Ided2Idedtop d_hard_top.I_ded[26]-&gt;Ided2Idedtop d_hard_top.I_ded[27]-&gt;Ided2Idedtop d_hard_top.I_ded[28]-&gt;Ided2Idedtop d_hard_top.I_ded[29]-&gt;Ided2Idedtop d_hard_top.I_ded[30]-&gt;Ided2Idedtop d_hard_top.I_ded[31]-&gt;Ided2Idedtop d_hard_top.I_ded[32]-&gt;Ided2Idedtop d_hard_top.I_ded[33]-&gt;Ided2Idedtop d_hard_top.I_ded[34]-&gt;Ided2Idedtop d_hard_top.I_ded[35]-&gt;Ided2Idedtop d_hard_top.I_ded[36]-&gt;Ided2Idedtop d_hard_top.I_ded[37]-&gt;Ided2Idedtop d_hard_top.I_ded[38]-&gt;Ided2Idedtop d_hard_top.I_ded[39]-&gt;Ided2Idedtop d_hard_top.I_ded[40]-&gt;Ided2Idedtop d_hard_top.I_ded[41]-&gt;Ided2Idedtop d_hard_top.I_ded[42]-&gt;Ided2Idedtop d_hard_top.I_ded[43]-&gt;Ided2Idedtop d_hard_top.I_ded[44]-&gt;Ided2Idedtop d_hard_top.I_ded[45]-&gt;Ided2Idedtop d_hard_top.I_ded[46]-&gt;Ided2Idedtop d_hard_top.I_ded[47]-&gt;Ided2Idedtop d_hard_top.I_ded[48]-&gt;Ided2Idedtop d_hard_top.I_ded[49]-&gt;Ided2Idedtop d_hard_top.I_ded[50]-&gt;Ided2Idedtop d_hard_top.I_ded[51]-&gt;Ided2Idedtop d_hard_top.I_ded[52]-&gt;Ided2Idedtop d_hard_top.I_ded[53]-&gt;Ided2Idedtop d_hard_top.I_ded[54]-&gt;Ided2Idedtop d_hard_top.I_ded[55]-&gt;Ided2Idedtop d_hard_top.I_ded[56]-&gt;Ided2Idedtop d_hard_top.I_ded[57]-&gt;Ided2Idedtop d_hard_top.I_ded[58]-&gt;Ided2Idedtop d_hard_top.I_ded[59]-&gt;Ided2Idedtop d_hard_top.I_ded[60]-&gt;Ided2Idedtop d_hard_top.I_ded[61]-&gt;Ided2Idedtop d_hard_top.I_ded[62]-&gt;Ided2Idedtop d_hard_top.I_ded[63]-&gt;Ided2Idedtop d_hard_top.I_ded[64]-&gt;Ided2Idedtop d_hard_top.I_ded[65]-&gt;Ided2Idedtop d_hard_top.I_ded[66]-&gt;Ided2Idedtop d_hard_top.I_ded[67]-&gt;Ided2Idedtop d_hard_top.I_ded[68]-&gt;Ided2Idedtop d_hard_top.I_ded[69]-&gt;Ided2Idedtop d_hard_top.I_ded[70]-&gt;Ided2Idedtop d_hard_top.I_ded[71]-&gt;Ided2Idedtop</port>
			</inputs>
			<outputs>
				<port name="OUT_cfg">d_hard[0].out[0]-&gt;out2out d_hard[0].out[1]-&gt;out2out d_hard[0].out[2]-&gt;out2out d_hard[0].out[3]-&gt;out2out d_hard[0].out[4]-&gt;out2out d_hard[0].out[5]-&gt;out2out d_hard[0].out[6]-&gt;out2out d_hard[0].out[7]-&gt;out2out d_hard[0].out[8]-&gt;out2out d_hard[0].out[9]-&gt;out2out d_hard[0].out[10]-&gt;out2out d_hard[0].out[11]-&gt;out2out d_hard[0].out[12]-&gt;out2out d_hard[0].out[13]-&gt;out2out d_hard[0].out[14]-&gt;out2out d_hard[0].out[15]-&gt;out2out d_hard[0].out[16]-&gt;out2out d_hard[0].out[17]-&gt;out2out d_hard[0].out[18]-&gt;out2out d_hard[0].out[19]-&gt;out2out d_hard[0].out[20]-&gt;out2out d_hard[0].out[21]-&gt;out2out d_hard[0].out[22]-&gt;out2out d_hard[0].out[23]-&gt;out2out d_hard[0].out[24]-&gt;out2out d_hard[0].out[25]-&gt;out2out d_hard[0].out[26]-&gt;out2out d_hard[0].out[27]-&gt;out2out d_hard[0].out[28]-&gt;out2out d_hard[0].out[29]-&gt;out2out d_hard[0].out[30]-&gt;out2out d_hard[0].out[31]-&gt;out2out d_hard[0].out[32]-&gt;out2out d_hard[0].out[33]-&gt;out2out d_hard[0].out[34]-&gt;out2out d_hard[0].out[35]-&gt;out2out d_hard[0].out[36]-&gt;out2out d_hard[0].out[37]-&gt;out2out d_hard[0].out[38]-&gt;out2out d_hard[0].out[39]-&gt;out2out d_hard[0].out[40]-&gt;out2out d_hard[0].out[41]-&gt;out2out d_hard[0].out[42]-&gt;out2out d_hard[0].out[43]-&gt;out2out d_hard[0].out[44]-&gt;out2out d_hard[0].out[45]-&gt;out2out d_hard[0].out[46]-&gt;out2out d_hard[0].out[47]-&gt;out2out d_hard[0].out[48]-&gt;out2out d_hard[0].out[49]-&gt;out2out d_hard[0].out[50]-&gt;out2out d_hard[0].out[51]-&gt;out2out d_hard[0].out[52]-&gt;out2out d_hard[0].out[53]-&gt;out2out d_hard[0].out[54]-&gt;out2out d_hard[0].out[55]-&gt;out2out d_hard[0].out[56]-&gt;out2out d_hard[0].out[57]-&gt;out2out d_hard[0].out[58]-&gt;out2out d_hard[0].out[59]-&gt;out2out d_hard[0].out[60]-&gt;out2out d_hard[0].out[61]-&gt;out2out d_hard[0].out[62]-&gt;out2out d_hard[0].out[63]-&gt;out2out d_hard[0].out[64]-&gt;out2out d_hard[0].out[65]-&gt;out2out d_hard[0].out[66]-&gt;out2out d_hard[0].out[67]-&gt;out2out d_hard[0].out[68]-&gt;out2out d_hard[0].out[69]-&gt;out2out d_hard[0].out[70]-&gt;out2out d_hard[0].out[71]-&gt;out2out</port>
				<port name="O_ded">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
			</outputs>
			<clocks>
				<port name="clk">d_hard_top.clk[0]-&gt;clk2clktop</port>
			</clocks>
			<block name="n7566abc" instance="d_hard[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="reset">d_hard_slice_rest.reset[0]-&gt;reset2reset</port>
					<port name="a">d_hard_slice_rest.A_cfg[0]-&gt;a2a d_hard_slice_rest.A_cfg[1]-&gt;a2a d_hard_slice_rest.A_cfg[2]-&gt;a2a d_hard_slice_rest.A_cfg[3]-&gt;a2a d_hard_slice_rest.A_cfg[4]-&gt;a2a d_hard_slice_rest.A_cfg[5]-&gt;a2a d_hard_slice_rest.A_cfg[6]-&gt;a2a d_hard_slice_rest.A_cfg[7]-&gt;a2a d_hard_slice_rest.A_cfg[8]-&gt;a2a d_hard_slice_rest.A_cfg[9]-&gt;a2a d_hard_slice_rest.A_cfg[10]-&gt;a2a d_hard_slice_rest.A_cfg[11]-&gt;a2a d_hard_slice_rest.A_cfg[12]-&gt;a2a d_hard_slice_rest.A_cfg[13]-&gt;a2a d_hard_slice_rest.A_cfg[14]-&gt;a2a d_hard_slice_rest.A_cfg[15]-&gt;a2a d_hard_slice_rest.A_cfg[16]-&gt;a2a d_hard_slice_rest.A_cfg[17]-&gt;a2a d_hard_slice_rest.A_cfg[18]-&gt;a2a d_hard_slice_rest.A_cfg[19]-&gt;a2a d_hard_slice_rest.A_cfg[20]-&gt;a2a d_hard_slice_rest.A_cfg[21]-&gt;a2a d_hard_slice_rest.A_cfg[22]-&gt;a2a d_hard_slice_rest.A_cfg[23]-&gt;a2a d_hard_slice_rest.A_cfg[24]-&gt;a2a d_hard_slice_rest.A_cfg[25]-&gt;a2a d_hard_slice_rest.A_cfg[26]-&gt;a2a d_hard_slice_rest.A_cfg[27]-&gt;a2a d_hard_slice_rest.A_cfg[28]-&gt;a2a d_hard_slice_rest.A_cfg[29]-&gt;a2a d_hard_slice_rest.A_cfg[30]-&gt;a2a d_hard_slice_rest.A_cfg[31]-&gt;a2a d_hard_slice_rest.A_cfg[32]-&gt;a2a d_hard_slice_rest.A_cfg[33]-&gt;a2a d_hard_slice_rest.A_cfg[34]-&gt;a2a d_hard_slice_rest.A_cfg[35]-&gt;a2a</port>
					<port name="b">d_hard_slice_rest.B_cfg[0]-&gt;b2b d_hard_slice_rest.B_cfg[1]-&gt;b2b d_hard_slice_rest.B_cfg[2]-&gt;b2b d_hard_slice_rest.B_cfg[3]-&gt;b2b d_hard_slice_rest.B_cfg[4]-&gt;b2b d_hard_slice_rest.B_cfg[5]-&gt;b2b d_hard_slice_rest.B_cfg[6]-&gt;b2b d_hard_slice_rest.B_cfg[7]-&gt;b2b d_hard_slice_rest.B_cfg[8]-&gt;b2b d_hard_slice_rest.B_cfg[9]-&gt;b2b d_hard_slice_rest.B_cfg[10]-&gt;b2b d_hard_slice_rest.B_cfg[11]-&gt;b2b d_hard_slice_rest.B_cfg[12]-&gt;b2b d_hard_slice_rest.B_cfg[13]-&gt;b2b d_hard_slice_rest.B_cfg[14]-&gt;b2b d_hard_slice_rest.B_cfg[15]-&gt;b2b d_hard_slice_rest.B_cfg[16]-&gt;b2b d_hard_slice_rest.B_cfg[17]-&gt;b2b d_hard_slice_rest.B_cfg[18]-&gt;b2b d_hard_slice_rest.B_cfg[19]-&gt;b2b d_hard_slice_rest.B_cfg[20]-&gt;b2b d_hard_slice_rest.B_cfg[21]-&gt;b2b d_hard_slice_rest.B_cfg[22]-&gt;b2b d_hard_slice_rest.B_cfg[23]-&gt;b2b d_hard_slice_rest.B_cfg[24]-&gt;b2b d_hard_slice_rest.B_cfg[25]-&gt;b2b d_hard_slice_rest.B_cfg[26]-&gt;b2b d_hard_slice_rest.B_cfg[27]-&gt;b2b d_hard_slice_rest.B_cfg[28]-&gt;b2b d_hard_slice_rest.B_cfg[29]-&gt;b2b d_hard_slice_rest.B_cfg[30]-&gt;b2b d_hard_slice_rest.B_cfg[31]-&gt;b2b d_hard_slice_rest.B_cfg[32]-&gt;b2b d_hard_slice_rest.B_cfg[33]-&gt;b2b d_hard_slice_rest.B_cfg[34]-&gt;b2b d_hard_slice_rest.B_cfg[35]-&gt;b2b</port>
					<port name="ab_ded">d_hard_slice_rest.I_ded[0]-&gt;Ided2Ided d_hard_slice_rest.I_ded[1]-&gt;Ided2Ided d_hard_slice_rest.I_ded[2]-&gt;Ided2Ided d_hard_slice_rest.I_ded[3]-&gt;Ided2Ided d_hard_slice_rest.I_ded[4]-&gt;Ided2Ided d_hard_slice_rest.I_ded[5]-&gt;Ided2Ided d_hard_slice_rest.I_ded[6]-&gt;Ided2Ided d_hard_slice_rest.I_ded[7]-&gt;Ided2Ided d_hard_slice_rest.I_ded[8]-&gt;Ided2Ided d_hard_slice_rest.I_ded[9]-&gt;Ided2Ided d_hard_slice_rest.I_ded[10]-&gt;Ided2Ided d_hard_slice_rest.I_ded[11]-&gt;Ided2Ided d_hard_slice_rest.I_ded[12]-&gt;Ided2Ided d_hard_slice_rest.I_ded[13]-&gt;Ided2Ided d_hard_slice_rest.I_ded[14]-&gt;Ided2Ided d_hard_slice_rest.I_ded[15]-&gt;Ided2Ided d_hard_slice_rest.I_ded[16]-&gt;Ided2Ided d_hard_slice_rest.I_ded[17]-&gt;Ided2Ided d_hard_slice_rest.I_ded[18]-&gt;Ided2Ided d_hard_slice_rest.I_ded[19]-&gt;Ided2Ided d_hard_slice_rest.I_ded[20]-&gt;Ided2Ided d_hard_slice_rest.I_ded[21]-&gt;Ided2Ided d_hard_slice_rest.I_ded[22]-&gt;Ided2Ided d_hard_slice_rest.I_ded[23]-&gt;Ided2Ided d_hard_slice_rest.I_ded[24]-&gt;Ided2Ided d_hard_slice_rest.I_ded[25]-&gt;Ided2Ided d_hard_slice_rest.I_ded[26]-&gt;Ided2Ided d_hard_slice_rest.I_ded[27]-&gt;Ided2Ided d_hard_slice_rest.I_ded[28]-&gt;Ided2Ided d_hard_slice_rest.I_ded[29]-&gt;Ided2Ided d_hard_slice_rest.I_ded[30]-&gt;Ided2Ided d_hard_slice_rest.I_ded[31]-&gt;Ided2Ided d_hard_slice_rest.I_ded[32]-&gt;Ided2Ided d_hard_slice_rest.I_ded[33]-&gt;Ided2Ided d_hard_slice_rest.I_ded[34]-&gt;Ided2Ided d_hard_slice_rest.I_ded[35]-&gt;Ided2Ided d_hard_slice_rest.I_ded[36]-&gt;Ided2Ided d_hard_slice_rest.I_ded[37]-&gt;Ided2Ided d_hard_slice_rest.I_ded[38]-&gt;Ided2Ided d_hard_slice_rest.I_ded[39]-&gt;Ided2Ided d_hard_slice_rest.I_ded[40]-&gt;Ided2Ided d_hard_slice_rest.I_ded[41]-&gt;Ided2Ided d_hard_slice_rest.I_ded[42]-&gt;Ided2Ided d_hard_slice_rest.I_ded[43]-&gt;Ided2Ided d_hard_slice_rest.I_ded[44]-&gt;Ided2Ided d_hard_slice_rest.I_ded[45]-&gt;Ided2Ided d_hard_slice_rest.I_ded[46]-&gt;Ided2Ided d_hard_slice_rest.I_ded[47]-&gt;Ided2Ided d_hard_slice_rest.I_ded[48]-&gt;Ided2Ided d_hard_slice_rest.I_ded[49]-&gt;Ided2Ided d_hard_slice_rest.I_ded[50]-&gt;Ided2Ided d_hard_slice_rest.I_ded[51]-&gt;Ided2Ided d_hard_slice_rest.I_ded[52]-&gt;Ided2Ided d_hard_slice_rest.I_ded[53]-&gt;Ided2Ided d_hard_slice_rest.I_ded[54]-&gt;Ided2Ided d_hard_slice_rest.I_ded[55]-&gt;Ided2Ided d_hard_slice_rest.I_ded[56]-&gt;Ided2Ided d_hard_slice_rest.I_ded[57]-&gt;Ided2Ided d_hard_slice_rest.I_ded[58]-&gt;Ided2Ided d_hard_slice_rest.I_ded[59]-&gt;Ided2Ided d_hard_slice_rest.I_ded[60]-&gt;Ided2Ided d_hard_slice_rest.I_ded[61]-&gt;Ided2Ided d_hard_slice_rest.I_ded[62]-&gt;Ided2Ided d_hard_slice_rest.I_ded[63]-&gt;Ided2Ided d_hard_slice_rest.I_ded[64]-&gt;Ided2Ided d_hard_slice_rest.I_ded[65]-&gt;Ided2Ided d_hard_slice_rest.I_ded[66]-&gt;Ided2Ided d_hard_slice_rest.I_ded[67]-&gt;Ided2Ided d_hard_slice_rest.I_ded[68]-&gt;Ided2Ided d_hard_slice_rest.I_ded[69]-&gt;Ided2Ided d_hard_slice_rest.I_ded[70]-&gt;Ided2Ided d_hard_slice_rest.I_ded[71]-&gt;Ided2Ided</port>
				</inputs>
				<outputs>
					<port name="out">out_2~0 out_2~1 out_2~2 out_2~3 out_2~4 out_2~5 out_2~6 out_2~7 out_2~8 out_2~9 out_2~10 out_2~11 out_2~12 out_2~13 out_2~14 out_2~15 out_2~16 out_2~17 out_2~18 out_2~19 out_2~20 out_2~21 out_2~22 out_2~23 out_2~24 out_2~25 out_2~26 out_2~27 out_2~28 out_2~29 out_2~30 out_2~31 out_2~32 out_2~33 out_2~34 out_2~35 out_2~36 out_2~37 out_2~38 out_2~39 out_2~40 out_2~41 out_2~42 out_2~43 out_2~44 out_2~45 out_2~46 out_2~47 out_2~48 out_2~49 out_2~50 out_2~51 out_2~52 out_2~53 out_2~54 out_2~55 out_2~56 out_2~57 out_2~58 out_2~59 out_2~60 out_2~61 out_2~62 out_2~63 out_2~64 out_2~65 out_2~66 out_2~67 out_2~68 out_2~69 out_2~70 out_2~71</port>
					<port name="out_ded">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
				</outputs>
				<clocks>
					<port name="clk">d_hard_slice_rest.clk[0]-&gt;clk2clk</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="hard_model_rest~28^out_ded~72" instance="d_hard_top[8]" mode="d_hard_mode_rest">
		<inputs>
			<port name="reset">reset</port>
			<port name="I_upper">hard_model_rest~27^out~0 hard_model_rest~27^out~23 hard_model_rest~27^out~2 hard_model_rest~27^out~4 hard_model_rest~27^out~25 hard_model_rest~27^out~9 hard_model_rest~27^out~6 hard_model_rest~27^out~8 hard_model_rest~27^out~10 hard_model_rest~27^out~33 hard_model_rest~27^out~27 hard_model_rest~27^out~17 hard_model_rest~27^out~11 hard_model_rest~27^out~3 hard_model_rest~27^out~12 hard_model_rest~27^out~14 hard_model_rest~27^out~16 hard_model_rest~27^out~18 hard_model_rest~27^out~20 hard_model_rest~27^out~22 hard_model_rest~27^out~35 hard_model_rest~27^out~31 hard_model_rest~27^out~29 hard_model_rest~27^out~21 hard_model_rest~27^out~19 hard_model_rest~27^out~15 hard_model_rest~27^out~13 hard_model_rest~27^out~7 hard_model_rest~27^out~5 hard_model_rest~27^out~1 hard_model_rest~27^out~24 hard_model_rest~27^out~26 hard_model_rest~27^out~28 hard_model_rest~27^out~30 hard_model_rest~27^out~32 hard_model_rest~27^out~34</port>
			<port name="I_lower">hard_model_rest~27^out~52 hard_model_rest~27^out~50 hard_model_rest~27^out~48 hard_model_rest~27^out~46 hard_model_rest~27^out~44 hard_model_rest~27^out~42 hard_model_rest~27^out~36 hard_model_rest~27^out~38 hard_model_rest~27^out~40 hard_model_rest~27^out~71 hard_model_rest~27^out~69 hard_model_rest~27^out~67 hard_model_rest~27^out~65 hard_model_rest~27^out~63 hard_model_rest~27^out~61 hard_model_rest~27^out~59 hard_model_rest~27^out~57 hard_model_rest~27^out~55 hard_model_rest~27^out~53 hard_model_rest~27^out~51 hard_model_rest~27^out~49 hard_model_rest~27^out~47 hard_model_rest~27^out~45 hard_model_rest~27^out~43 hard_model_rest~27^out~41 hard_model_rest~27^out~39 hard_model_rest~27^out~68 hard_model_rest~27^out~70 hard_model_rest~27^out~66 hard_model_rest~27^out~64 hard_model_rest~27^out~62 hard_model_rest~27^out~60 hard_model_rest~27^out~58 hard_model_rest~27^out~56 hard_model_rest~27^out~54 hard_model_rest~27^out~37</port>
			<port name="I_ded">hard_model_rest~25^out_ded~72 hard_model_rest~25^out_ded~73 hard_model_rest~25^out_ded~74 hard_model_rest~25^out_ded~75 hard_model_rest~25^out_ded~76 hard_model_rest~25^out_ded~77 hard_model_rest~25^out_ded~78 hard_model_rest~25^out_ded~79 hard_model_rest~25^out_ded~80 hard_model_rest~25^out_ded~81 hard_model_rest~25^out_ded~82 hard_model_rest~25^out_ded~83 hard_model_rest~25^out_ded~84 hard_model_rest~25^out_ded~85 hard_model_rest~25^out_ded~86 hard_model_rest~25^out_ded~87 hard_model_rest~25^out_ded~88 hard_model_rest~25^out_ded~89 hard_model_rest~25^out_ded~90 hard_model_rest~25^out_ded~91 hard_model_rest~25^out_ded~92 hard_model_rest~25^out_ded~93 hard_model_rest~25^out_ded~94 hard_model_rest~25^out_ded~95 hard_model_rest~25^out_ded~96 hard_model_rest~25^out_ded~97 hard_model_rest~25^out_ded~98 hard_model_rest~25^out_ded~99 hard_model_rest~25^out_ded~100 hard_model_rest~25^out_ded~101 hard_model_rest~25^out_ded~102 hard_model_rest~25^out_ded~103 hard_model_rest~25^out_ded~104 hard_model_rest~25^out_ded~105 hard_model_rest~25^out_ded~106 hard_model_rest~25^out_ded~107 hard_model_rest~25^out_ded~108 hard_model_rest~25^out_ded~109 hard_model_rest~25^out_ded~110 hard_model_rest~25^out_ded~111 hard_model_rest~25^out_ded~112 hard_model_rest~25^out_ded~113 hard_model_rest~25^out_ded~114 hard_model_rest~25^out_ded~115 hard_model_rest~25^out_ded~116 hard_model_rest~25^out_ded~117 hard_model_rest~25^out_ded~118 hard_model_rest~25^out_ded~119 hard_model_rest~25^out_ded~120 hard_model_rest~25^out_ded~121 hard_model_rest~25^out_ded~122 hard_model_rest~25^out_ded~123 hard_model_rest~25^out_ded~124 hard_model_rest~25^out_ded~125 hard_model_rest~25^out_ded~126 hard_model_rest~25^out_ded~127 hard_model_rest~25^out_ded~128 hard_model_rest~25^out_ded~129 hard_model_rest~25^out_ded~130 hard_model_rest~25^out_ded~131 hard_model_rest~25^out_ded~132 hard_model_rest~25^out_ded~133 hard_model_rest~25^out_ded~134 hard_model_rest~25^out_ded~135 hard_model_rest~25^out_ded~136 hard_model_rest~25^out_ded~137 hard_model_rest~25^out_ded~138 hard_model_rest~25^out_ded~139 hard_model_rest~25^out_ded~140 hard_model_rest~25^out_ded~141 hard_model_rest~25^out_ded~142 hard_model_rest~25^out_ded~143</port>
		</inputs>
		<outputs>
			<port name="out">d_hard_slice_rest[0].OUT_cfg[0]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[1]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[2]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[3]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[4]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[5]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[6]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[7]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[8]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[9]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[10]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[11]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[12]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[13]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[14]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[15]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[16]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[17]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[18]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[19]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[20]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[21]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[22]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[23]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[24]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[25]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[26]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[27]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[28]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[29]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[30]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[31]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[32]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[33]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[34]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[35]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[36]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[37]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[38]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[39]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[40]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[41]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[42]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[43]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[44]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[45]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[46]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[47]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[48]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[49]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[50]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[51]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[52]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[53]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[54]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[55]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[56]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[57]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[58]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[59]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[60]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[61]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[62]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[63]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[64]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[65]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[66]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[67]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[68]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[69]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[70]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[71]-&gt;out2out</port>
			<port name="O_ded">d_hard_slice_rest[0].O_ded[0]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[1]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[2]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[3]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[4]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[5]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[6]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[7]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[8]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[9]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[10]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[11]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[12]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[13]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[14]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[15]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[16]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[17]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[18]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[19]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[20]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[21]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[22]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[23]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[24]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[25]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[26]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[27]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[28]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[29]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[30]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[31]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[32]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[33]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[34]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[35]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[36]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[37]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[38]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[39]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[40]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[41]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[42]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[43]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[44]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[45]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[46]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[47]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[48]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[49]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[50]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[51]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[52]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[53]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[54]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[55]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[56]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[57]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[58]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[59]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[60]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[61]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[62]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[63]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[64]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[65]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[66]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[67]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[68]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[69]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[70]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[71]-&gt;Oded2Odedtop</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="hard_model_rest~28^out_ded~72" instance="d_hard_slice_rest[0]" mode="default">
			<inputs>
				<port name="reset">d_hard_top.reset[0]-&gt;reset2resettop</port>
				<port name="A_cfg">d_hard_top.I_upper[0]-&gt;a2a d_hard_top.I_upper[29]-&gt;a2a d_hard_top.I_upper[2]-&gt;a2a d_hard_top.I_upper[13]-&gt;a2a d_hard_top.I_upper[3]-&gt;a2a d_hard_top.I_upper[28]-&gt;a2a d_hard_top.I_upper[6]-&gt;a2a d_hard_top.I_upper[27]-&gt;a2a d_hard_top.I_upper[7]-&gt;a2a d_hard_top.I_upper[5]-&gt;a2a d_hard_top.I_upper[8]-&gt;a2a d_hard_top.I_upper[12]-&gt;a2a d_hard_top.I_upper[14]-&gt;a2a d_hard_top.I_upper[26]-&gt;a2a d_hard_top.I_upper[15]-&gt;a2a d_hard_top.I_upper[25]-&gt;a2a d_hard_top.I_upper[16]-&gt;a2a d_hard_top.I_upper[11]-&gt;a2a d_hard_top.I_upper[17]-&gt;a2a d_hard_top.I_upper[24]-&gt;a2a d_hard_top.I_upper[18]-&gt;a2a d_hard_top.I_upper[23]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[1]-&gt;a2a d_hard_top.I_upper[30]-&gt;a2a d_hard_top.I_upper[4]-&gt;a2a d_hard_top.I_upper[31]-&gt;a2a d_hard_top.I_upper[10]-&gt;a2a d_hard_top.I_upper[32]-&gt;a2a d_hard_top.I_upper[22]-&gt;a2a d_hard_top.I_upper[33]-&gt;a2a d_hard_top.I_upper[21]-&gt;a2a d_hard_top.I_upper[34]-&gt;a2a d_hard_top.I_upper[9]-&gt;a2a d_hard_top.I_upper[35]-&gt;a2a d_hard_top.I_upper[20]-&gt;a2a</port>
				<port name="B_cfg">d_hard_top.I_lower[6]-&gt;b2b d_hard_top.I_lower[35]-&gt;b2b d_hard_top.I_lower[7]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[8]-&gt;b2b d_hard_top.I_lower[24]-&gt;b2b d_hard_top.I_lower[5]-&gt;b2b d_hard_top.I_lower[23]-&gt;b2b d_hard_top.I_lower[4]-&gt;b2b d_hard_top.I_lower[22]-&gt;b2b d_hard_top.I_lower[3]-&gt;b2b d_hard_top.I_lower[21]-&gt;b2b d_hard_top.I_lower[2]-&gt;b2b d_hard_top.I_lower[20]-&gt;b2b d_hard_top.I_lower[1]-&gt;b2b d_hard_top.I_lower[19]-&gt;b2b d_hard_top.I_lower[0]-&gt;b2b d_hard_top.I_lower[18]-&gt;b2b d_hard_top.I_lower[34]-&gt;b2b d_hard_top.I_lower[17]-&gt;b2b d_hard_top.I_lower[33]-&gt;b2b d_hard_top.I_lower[16]-&gt;b2b d_hard_top.I_lower[32]-&gt;b2b d_hard_top.I_lower[15]-&gt;b2b d_hard_top.I_lower[31]-&gt;b2b d_hard_top.I_lower[14]-&gt;b2b d_hard_top.I_lower[30]-&gt;b2b d_hard_top.I_lower[13]-&gt;b2b d_hard_top.I_lower[29]-&gt;b2b d_hard_top.I_lower[12]-&gt;b2b d_hard_top.I_lower[28]-&gt;b2b d_hard_top.I_lower[11]-&gt;b2b d_hard_top.I_lower[26]-&gt;b2b d_hard_top.I_lower[10]-&gt;b2b d_hard_top.I_lower[27]-&gt;b2b d_hard_top.I_lower[9]-&gt;b2b</port>
				<port name="I_ded">d_hard_top.I_ded[0]-&gt;Ided2Idedtop d_hard_top.I_ded[1]-&gt;Ided2Idedtop d_hard_top.I_ded[2]-&gt;Ided2Idedtop d_hard_top.I_ded[3]-&gt;Ided2Idedtop d_hard_top.I_ded[4]-&gt;Ided2Idedtop d_hard_top.I_ded[5]-&gt;Ided2Idedtop d_hard_top.I_ded[6]-&gt;Ided2Idedtop d_hard_top.I_ded[7]-&gt;Ided2Idedtop d_hard_top.I_ded[8]-&gt;Ided2Idedtop d_hard_top.I_ded[9]-&gt;Ided2Idedtop d_hard_top.I_ded[10]-&gt;Ided2Idedtop d_hard_top.I_ded[11]-&gt;Ided2Idedtop d_hard_top.I_ded[12]-&gt;Ided2Idedtop d_hard_top.I_ded[13]-&gt;Ided2Idedtop d_hard_top.I_ded[14]-&gt;Ided2Idedtop d_hard_top.I_ded[15]-&gt;Ided2Idedtop d_hard_top.I_ded[16]-&gt;Ided2Idedtop d_hard_top.I_ded[17]-&gt;Ided2Idedtop d_hard_top.I_ded[18]-&gt;Ided2Idedtop d_hard_top.I_ded[19]-&gt;Ided2Idedtop d_hard_top.I_ded[20]-&gt;Ided2Idedtop d_hard_top.I_ded[21]-&gt;Ided2Idedtop d_hard_top.I_ded[22]-&gt;Ided2Idedtop d_hard_top.I_ded[23]-&gt;Ided2Idedtop d_hard_top.I_ded[24]-&gt;Ided2Idedtop d_hard_top.I_ded[25]-&gt;Ided2Idedtop d_hard_top.I_ded[26]-&gt;Ided2Idedtop d_hard_top.I_ded[27]-&gt;Ided2Idedtop d_hard_top.I_ded[28]-&gt;Ided2Idedtop d_hard_top.I_ded[29]-&gt;Ided2Idedtop d_hard_top.I_ded[30]-&gt;Ided2Idedtop d_hard_top.I_ded[31]-&gt;Ided2Idedtop d_hard_top.I_ded[32]-&gt;Ided2Idedtop d_hard_top.I_ded[33]-&gt;Ided2Idedtop d_hard_top.I_ded[34]-&gt;Ided2Idedtop d_hard_top.I_ded[35]-&gt;Ided2Idedtop d_hard_top.I_ded[36]-&gt;Ided2Idedtop d_hard_top.I_ded[37]-&gt;Ided2Idedtop d_hard_top.I_ded[38]-&gt;Ided2Idedtop d_hard_top.I_ded[39]-&gt;Ided2Idedtop d_hard_top.I_ded[40]-&gt;Ided2Idedtop d_hard_top.I_ded[41]-&gt;Ided2Idedtop d_hard_top.I_ded[42]-&gt;Ided2Idedtop d_hard_top.I_ded[43]-&gt;Ided2Idedtop d_hard_top.I_ded[44]-&gt;Ided2Idedtop d_hard_top.I_ded[45]-&gt;Ided2Idedtop d_hard_top.I_ded[46]-&gt;Ided2Idedtop d_hard_top.I_ded[47]-&gt;Ided2Idedtop d_hard_top.I_ded[48]-&gt;Ided2Idedtop d_hard_top.I_ded[49]-&gt;Ided2Idedtop d_hard_top.I_ded[50]-&gt;Ided2Idedtop d_hard_top.I_ded[51]-&gt;Ided2Idedtop d_hard_top.I_ded[52]-&gt;Ided2Idedtop d_hard_top.I_ded[53]-&gt;Ided2Idedtop d_hard_top.I_ded[54]-&gt;Ided2Idedtop d_hard_top.I_ded[55]-&gt;Ided2Idedtop d_hard_top.I_ded[56]-&gt;Ided2Idedtop d_hard_top.I_ded[57]-&gt;Ided2Idedtop d_hard_top.I_ded[58]-&gt;Ided2Idedtop d_hard_top.I_ded[59]-&gt;Ided2Idedtop d_hard_top.I_ded[60]-&gt;Ided2Idedtop d_hard_top.I_ded[61]-&gt;Ided2Idedtop d_hard_top.I_ded[62]-&gt;Ided2Idedtop d_hard_top.I_ded[63]-&gt;Ided2Idedtop d_hard_top.I_ded[64]-&gt;Ided2Idedtop d_hard_top.I_ded[65]-&gt;Ided2Idedtop d_hard_top.I_ded[66]-&gt;Ided2Idedtop d_hard_top.I_ded[67]-&gt;Ided2Idedtop d_hard_top.I_ded[68]-&gt;Ided2Idedtop d_hard_top.I_ded[69]-&gt;Ided2Idedtop d_hard_top.I_ded[70]-&gt;Ided2Idedtop d_hard_top.I_ded[71]-&gt;Ided2Idedtop</port>
			</inputs>
			<outputs>
				<port name="OUT_cfg">d_hard[0].out[0]-&gt;out2out d_hard[0].out[1]-&gt;out2out d_hard[0].out[2]-&gt;out2out d_hard[0].out[3]-&gt;out2out d_hard[0].out[4]-&gt;out2out d_hard[0].out[5]-&gt;out2out d_hard[0].out[6]-&gt;out2out d_hard[0].out[7]-&gt;out2out d_hard[0].out[8]-&gt;out2out d_hard[0].out[9]-&gt;out2out d_hard[0].out[10]-&gt;out2out d_hard[0].out[11]-&gt;out2out d_hard[0].out[12]-&gt;out2out d_hard[0].out[13]-&gt;out2out d_hard[0].out[14]-&gt;out2out d_hard[0].out[15]-&gt;out2out d_hard[0].out[16]-&gt;out2out d_hard[0].out[17]-&gt;out2out d_hard[0].out[18]-&gt;out2out d_hard[0].out[19]-&gt;out2out d_hard[0].out[20]-&gt;out2out d_hard[0].out[21]-&gt;out2out d_hard[0].out[22]-&gt;out2out d_hard[0].out[23]-&gt;out2out d_hard[0].out[24]-&gt;out2out d_hard[0].out[25]-&gt;out2out d_hard[0].out[26]-&gt;out2out d_hard[0].out[27]-&gt;out2out d_hard[0].out[28]-&gt;out2out d_hard[0].out[29]-&gt;out2out d_hard[0].out[30]-&gt;out2out d_hard[0].out[31]-&gt;out2out d_hard[0].out[32]-&gt;out2out d_hard[0].out[33]-&gt;out2out d_hard[0].out[34]-&gt;out2out d_hard[0].out[35]-&gt;out2out d_hard[0].out[36]-&gt;out2out d_hard[0].out[37]-&gt;out2out d_hard[0].out[38]-&gt;out2out d_hard[0].out[39]-&gt;out2out d_hard[0].out[40]-&gt;out2out d_hard[0].out[41]-&gt;out2out d_hard[0].out[42]-&gt;out2out d_hard[0].out[43]-&gt;out2out d_hard[0].out[44]-&gt;out2out d_hard[0].out[45]-&gt;out2out d_hard[0].out[46]-&gt;out2out d_hard[0].out[47]-&gt;out2out d_hard[0].out[48]-&gt;out2out d_hard[0].out[49]-&gt;out2out d_hard[0].out[50]-&gt;out2out d_hard[0].out[51]-&gt;out2out d_hard[0].out[52]-&gt;out2out d_hard[0].out[53]-&gt;out2out d_hard[0].out[54]-&gt;out2out d_hard[0].out[55]-&gt;out2out d_hard[0].out[56]-&gt;out2out d_hard[0].out[57]-&gt;out2out d_hard[0].out[58]-&gt;out2out d_hard[0].out[59]-&gt;out2out d_hard[0].out[60]-&gt;out2out d_hard[0].out[61]-&gt;out2out d_hard[0].out[62]-&gt;out2out d_hard[0].out[63]-&gt;out2out d_hard[0].out[64]-&gt;out2out d_hard[0].out[65]-&gt;out2out d_hard[0].out[66]-&gt;out2out d_hard[0].out[67]-&gt;out2out d_hard[0].out[68]-&gt;out2out d_hard[0].out[69]-&gt;out2out d_hard[0].out[70]-&gt;out2out d_hard[0].out[71]-&gt;out2out</port>
				<port name="O_ded">d_hard[0].out_ded[0]-&gt;Oded2Oded d_hard[0].out_ded[1]-&gt;Oded2Oded d_hard[0].out_ded[2]-&gt;Oded2Oded d_hard[0].out_ded[3]-&gt;Oded2Oded d_hard[0].out_ded[4]-&gt;Oded2Oded d_hard[0].out_ded[5]-&gt;Oded2Oded d_hard[0].out_ded[6]-&gt;Oded2Oded d_hard[0].out_ded[7]-&gt;Oded2Oded d_hard[0].out_ded[8]-&gt;Oded2Oded d_hard[0].out_ded[9]-&gt;Oded2Oded d_hard[0].out_ded[10]-&gt;Oded2Oded d_hard[0].out_ded[11]-&gt;Oded2Oded d_hard[0].out_ded[12]-&gt;Oded2Oded d_hard[0].out_ded[13]-&gt;Oded2Oded d_hard[0].out_ded[14]-&gt;Oded2Oded d_hard[0].out_ded[15]-&gt;Oded2Oded d_hard[0].out_ded[16]-&gt;Oded2Oded d_hard[0].out_ded[17]-&gt;Oded2Oded d_hard[0].out_ded[18]-&gt;Oded2Oded d_hard[0].out_ded[19]-&gt;Oded2Oded d_hard[0].out_ded[20]-&gt;Oded2Oded d_hard[0].out_ded[21]-&gt;Oded2Oded d_hard[0].out_ded[22]-&gt;Oded2Oded d_hard[0].out_ded[23]-&gt;Oded2Oded d_hard[0].out_ded[24]-&gt;Oded2Oded d_hard[0].out_ded[25]-&gt;Oded2Oded d_hard[0].out_ded[26]-&gt;Oded2Oded d_hard[0].out_ded[27]-&gt;Oded2Oded d_hard[0].out_ded[28]-&gt;Oded2Oded d_hard[0].out_ded[29]-&gt;Oded2Oded d_hard[0].out_ded[30]-&gt;Oded2Oded d_hard[0].out_ded[31]-&gt;Oded2Oded d_hard[0].out_ded[32]-&gt;Oded2Oded d_hard[0].out_ded[33]-&gt;Oded2Oded d_hard[0].out_ded[34]-&gt;Oded2Oded d_hard[0].out_ded[35]-&gt;Oded2Oded d_hard[0].out_ded[36]-&gt;Oded2Oded d_hard[0].out_ded[37]-&gt;Oded2Oded d_hard[0].out_ded[38]-&gt;Oded2Oded d_hard[0].out_ded[39]-&gt;Oded2Oded d_hard[0].out_ded[40]-&gt;Oded2Oded d_hard[0].out_ded[41]-&gt;Oded2Oded d_hard[0].out_ded[42]-&gt;Oded2Oded d_hard[0].out_ded[43]-&gt;Oded2Oded d_hard[0].out_ded[44]-&gt;Oded2Oded d_hard[0].out_ded[45]-&gt;Oded2Oded d_hard[0].out_ded[46]-&gt;Oded2Oded d_hard[0].out_ded[47]-&gt;Oded2Oded d_hard[0].out_ded[48]-&gt;Oded2Oded d_hard[0].out_ded[49]-&gt;Oded2Oded d_hard[0].out_ded[50]-&gt;Oded2Oded d_hard[0].out_ded[51]-&gt;Oded2Oded d_hard[0].out_ded[52]-&gt;Oded2Oded d_hard[0].out_ded[53]-&gt;Oded2Oded d_hard[0].out_ded[54]-&gt;Oded2Oded d_hard[0].out_ded[55]-&gt;Oded2Oded d_hard[0].out_ded[56]-&gt;Oded2Oded d_hard[0].out_ded[57]-&gt;Oded2Oded d_hard[0].out_ded[58]-&gt;Oded2Oded d_hard[0].out_ded[59]-&gt;Oded2Oded d_hard[0].out_ded[60]-&gt;Oded2Oded d_hard[0].out_ded[61]-&gt;Oded2Oded d_hard[0].out_ded[62]-&gt;Oded2Oded d_hard[0].out_ded[63]-&gt;Oded2Oded d_hard[0].out_ded[64]-&gt;Oded2Oded d_hard[0].out_ded[65]-&gt;Oded2Oded d_hard[0].out_ded[66]-&gt;Oded2Oded d_hard[0].out_ded[67]-&gt;Oded2Oded d_hard[0].out_ded[68]-&gt;Oded2Oded d_hard[0].out_ded[69]-&gt;Oded2Oded d_hard[0].out_ded[70]-&gt;Oded2Oded d_hard[0].out_ded[71]-&gt;Oded2Oded</port>
			</outputs>
			<clocks>
				<port name="clk">d_hard_top.clk[0]-&gt;clk2clktop</port>
			</clocks>
			<block name="hard_model_rest~28^out_ded~72" instance="d_hard[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="reset">d_hard_slice_rest.reset[0]-&gt;reset2reset</port>
					<port name="a">d_hard_slice_rest.A_cfg[0]-&gt;a2a d_hard_slice_rest.A_cfg[1]-&gt;a2a d_hard_slice_rest.A_cfg[2]-&gt;a2a d_hard_slice_rest.A_cfg[3]-&gt;a2a d_hard_slice_rest.A_cfg[4]-&gt;a2a d_hard_slice_rest.A_cfg[5]-&gt;a2a d_hard_slice_rest.A_cfg[6]-&gt;a2a d_hard_slice_rest.A_cfg[7]-&gt;a2a d_hard_slice_rest.A_cfg[8]-&gt;a2a d_hard_slice_rest.A_cfg[9]-&gt;a2a d_hard_slice_rest.A_cfg[10]-&gt;a2a d_hard_slice_rest.A_cfg[11]-&gt;a2a d_hard_slice_rest.A_cfg[12]-&gt;a2a d_hard_slice_rest.A_cfg[13]-&gt;a2a d_hard_slice_rest.A_cfg[14]-&gt;a2a d_hard_slice_rest.A_cfg[15]-&gt;a2a d_hard_slice_rest.A_cfg[16]-&gt;a2a d_hard_slice_rest.A_cfg[17]-&gt;a2a d_hard_slice_rest.A_cfg[18]-&gt;a2a d_hard_slice_rest.A_cfg[19]-&gt;a2a d_hard_slice_rest.A_cfg[20]-&gt;a2a d_hard_slice_rest.A_cfg[21]-&gt;a2a d_hard_slice_rest.A_cfg[22]-&gt;a2a d_hard_slice_rest.A_cfg[23]-&gt;a2a d_hard_slice_rest.A_cfg[24]-&gt;a2a d_hard_slice_rest.A_cfg[25]-&gt;a2a d_hard_slice_rest.A_cfg[26]-&gt;a2a d_hard_slice_rest.A_cfg[27]-&gt;a2a d_hard_slice_rest.A_cfg[28]-&gt;a2a d_hard_slice_rest.A_cfg[29]-&gt;a2a d_hard_slice_rest.A_cfg[30]-&gt;a2a d_hard_slice_rest.A_cfg[31]-&gt;a2a d_hard_slice_rest.A_cfg[32]-&gt;a2a d_hard_slice_rest.A_cfg[33]-&gt;a2a d_hard_slice_rest.A_cfg[34]-&gt;a2a d_hard_slice_rest.A_cfg[35]-&gt;a2a</port>
					<port name="b">d_hard_slice_rest.B_cfg[0]-&gt;b2b d_hard_slice_rest.B_cfg[1]-&gt;b2b d_hard_slice_rest.B_cfg[2]-&gt;b2b d_hard_slice_rest.B_cfg[3]-&gt;b2b d_hard_slice_rest.B_cfg[4]-&gt;b2b d_hard_slice_rest.B_cfg[5]-&gt;b2b d_hard_slice_rest.B_cfg[6]-&gt;b2b d_hard_slice_rest.B_cfg[7]-&gt;b2b d_hard_slice_rest.B_cfg[8]-&gt;b2b d_hard_slice_rest.B_cfg[9]-&gt;b2b d_hard_slice_rest.B_cfg[10]-&gt;b2b d_hard_slice_rest.B_cfg[11]-&gt;b2b d_hard_slice_rest.B_cfg[12]-&gt;b2b d_hard_slice_rest.B_cfg[13]-&gt;b2b d_hard_slice_rest.B_cfg[14]-&gt;b2b d_hard_slice_rest.B_cfg[15]-&gt;b2b d_hard_slice_rest.B_cfg[16]-&gt;b2b d_hard_slice_rest.B_cfg[17]-&gt;b2b d_hard_slice_rest.B_cfg[18]-&gt;b2b d_hard_slice_rest.B_cfg[19]-&gt;b2b d_hard_slice_rest.B_cfg[20]-&gt;b2b d_hard_slice_rest.B_cfg[21]-&gt;b2b d_hard_slice_rest.B_cfg[22]-&gt;b2b d_hard_slice_rest.B_cfg[23]-&gt;b2b d_hard_slice_rest.B_cfg[24]-&gt;b2b d_hard_slice_rest.B_cfg[25]-&gt;b2b d_hard_slice_rest.B_cfg[26]-&gt;b2b d_hard_slice_rest.B_cfg[27]-&gt;b2b d_hard_slice_rest.B_cfg[28]-&gt;b2b d_hard_slice_rest.B_cfg[29]-&gt;b2b d_hard_slice_rest.B_cfg[30]-&gt;b2b d_hard_slice_rest.B_cfg[31]-&gt;b2b d_hard_slice_rest.B_cfg[32]-&gt;b2b d_hard_slice_rest.B_cfg[33]-&gt;b2b d_hard_slice_rest.B_cfg[34]-&gt;b2b d_hard_slice_rest.B_cfg[35]-&gt;b2b</port>
					<port name="ab_ded">d_hard_slice_rest.I_ded[0]-&gt;Ided2Ided d_hard_slice_rest.I_ded[1]-&gt;Ided2Ided d_hard_slice_rest.I_ded[2]-&gt;Ided2Ided d_hard_slice_rest.I_ded[3]-&gt;Ided2Ided d_hard_slice_rest.I_ded[4]-&gt;Ided2Ided d_hard_slice_rest.I_ded[5]-&gt;Ided2Ided d_hard_slice_rest.I_ded[6]-&gt;Ided2Ided d_hard_slice_rest.I_ded[7]-&gt;Ided2Ided d_hard_slice_rest.I_ded[8]-&gt;Ided2Ided d_hard_slice_rest.I_ded[9]-&gt;Ided2Ided d_hard_slice_rest.I_ded[10]-&gt;Ided2Ided d_hard_slice_rest.I_ded[11]-&gt;Ided2Ided d_hard_slice_rest.I_ded[12]-&gt;Ided2Ided d_hard_slice_rest.I_ded[13]-&gt;Ided2Ided d_hard_slice_rest.I_ded[14]-&gt;Ided2Ided d_hard_slice_rest.I_ded[15]-&gt;Ided2Ided d_hard_slice_rest.I_ded[16]-&gt;Ided2Ided d_hard_slice_rest.I_ded[17]-&gt;Ided2Ided d_hard_slice_rest.I_ded[18]-&gt;Ided2Ided d_hard_slice_rest.I_ded[19]-&gt;Ided2Ided d_hard_slice_rest.I_ded[20]-&gt;Ided2Ided d_hard_slice_rest.I_ded[21]-&gt;Ided2Ided d_hard_slice_rest.I_ded[22]-&gt;Ided2Ided d_hard_slice_rest.I_ded[23]-&gt;Ided2Ided d_hard_slice_rest.I_ded[24]-&gt;Ided2Ided d_hard_slice_rest.I_ded[25]-&gt;Ided2Ided d_hard_slice_rest.I_ded[26]-&gt;Ided2Ided d_hard_slice_rest.I_ded[27]-&gt;Ided2Ided d_hard_slice_rest.I_ded[28]-&gt;Ided2Ided d_hard_slice_rest.I_ded[29]-&gt;Ided2Ided d_hard_slice_rest.I_ded[30]-&gt;Ided2Ided d_hard_slice_rest.I_ded[31]-&gt;Ided2Ided d_hard_slice_rest.I_ded[32]-&gt;Ided2Ided d_hard_slice_rest.I_ded[33]-&gt;Ided2Ided d_hard_slice_rest.I_ded[34]-&gt;Ided2Ided d_hard_slice_rest.I_ded[35]-&gt;Ided2Ided d_hard_slice_rest.I_ded[36]-&gt;Ided2Ided d_hard_slice_rest.I_ded[37]-&gt;Ided2Ided d_hard_slice_rest.I_ded[38]-&gt;Ided2Ided d_hard_slice_rest.I_ded[39]-&gt;Ided2Ided d_hard_slice_rest.I_ded[40]-&gt;Ided2Ided d_hard_slice_rest.I_ded[41]-&gt;Ided2Ided d_hard_slice_rest.I_ded[42]-&gt;Ided2Ided d_hard_slice_rest.I_ded[43]-&gt;Ided2Ided d_hard_slice_rest.I_ded[44]-&gt;Ided2Ided d_hard_slice_rest.I_ded[45]-&gt;Ided2Ided d_hard_slice_rest.I_ded[46]-&gt;Ided2Ided d_hard_slice_rest.I_ded[47]-&gt;Ided2Ided d_hard_slice_rest.I_ded[48]-&gt;Ided2Ided d_hard_slice_rest.I_ded[49]-&gt;Ided2Ided d_hard_slice_rest.I_ded[50]-&gt;Ided2Ided d_hard_slice_rest.I_ded[51]-&gt;Ided2Ided d_hard_slice_rest.I_ded[52]-&gt;Ided2Ided d_hard_slice_rest.I_ded[53]-&gt;Ided2Ided d_hard_slice_rest.I_ded[54]-&gt;Ided2Ided d_hard_slice_rest.I_ded[55]-&gt;Ided2Ided d_hard_slice_rest.I_ded[56]-&gt;Ided2Ided d_hard_slice_rest.I_ded[57]-&gt;Ided2Ided d_hard_slice_rest.I_ded[58]-&gt;Ided2Ided d_hard_slice_rest.I_ded[59]-&gt;Ided2Ided d_hard_slice_rest.I_ded[60]-&gt;Ided2Ided d_hard_slice_rest.I_ded[61]-&gt;Ided2Ided d_hard_slice_rest.I_ded[62]-&gt;Ided2Ided d_hard_slice_rest.I_ded[63]-&gt;Ided2Ided d_hard_slice_rest.I_ded[64]-&gt;Ided2Ided d_hard_slice_rest.I_ded[65]-&gt;Ided2Ided d_hard_slice_rest.I_ded[66]-&gt;Ided2Ided d_hard_slice_rest.I_ded[67]-&gt;Ided2Ided d_hard_slice_rest.I_ded[68]-&gt;Ided2Ided d_hard_slice_rest.I_ded[69]-&gt;Ided2Ided d_hard_slice_rest.I_ded[70]-&gt;Ided2Ided d_hard_slice_rest.I_ded[71]-&gt;Ided2Ided</port>
				</inputs>
				<outputs>
					<port name="out">hard_model_rest~28^out~0 hard_model_rest~28^out~1 hard_model_rest~28^out~2 hard_model_rest~28^out~3 hard_model_rest~28^out~4 hard_model_rest~28^out~5 hard_model_rest~28^out~6 hard_model_rest~28^out~7 hard_model_rest~28^out~8 hard_model_rest~28^out~9 hard_model_rest~28^out~10 hard_model_rest~28^out~11 hard_model_rest~28^out~12 hard_model_rest~28^out~13 hard_model_rest~28^out~14 hard_model_rest~28^out~15 hard_model_rest~28^out~16 hard_model_rest~28^out~17 hard_model_rest~28^out~18 hard_model_rest~28^out~19 hard_model_rest~28^out~20 hard_model_rest~28^out~21 hard_model_rest~28^out~22 hard_model_rest~28^out~23 hard_model_rest~28^out~24 hard_model_rest~28^out~25 hard_model_rest~28^out~26 hard_model_rest~28^out~27 hard_model_rest~28^out~28 hard_model_rest~28^out~29 hard_model_rest~28^out~30 hard_model_rest~28^out~31 hard_model_rest~28^out~32 hard_model_rest~28^out~33 hard_model_rest~28^out~34 hard_model_rest~28^out~35 hard_model_rest~28^out~36 hard_model_rest~28^out~37 hard_model_rest~28^out~38 hard_model_rest~28^out~39 hard_model_rest~28^out~40 hard_model_rest~28^out~41 hard_model_rest~28^out~42 hard_model_rest~28^out~43 hard_model_rest~28^out~44 hard_model_rest~28^out~45 hard_model_rest~28^out~46 hard_model_rest~28^out~47 hard_model_rest~28^out~48 hard_model_rest~28^out~49 hard_model_rest~28^out~50 hard_model_rest~28^out~51 hard_model_rest~28^out~52 hard_model_rest~28^out~53 hard_model_rest~28^out~54 hard_model_rest~28^out~55 hard_model_rest~28^out~56 hard_model_rest~28^out~57 hard_model_rest~28^out~58 hard_model_rest~28^out~59 hard_model_rest~28^out~60 hard_model_rest~28^out~61 hard_model_rest~28^out~62 hard_model_rest~28^out~63 hard_model_rest~28^out~64 hard_model_rest~28^out~65 hard_model_rest~28^out~66 hard_model_rest~28^out~67 hard_model_rest~28^out~68 hard_model_rest~28^out~69 hard_model_rest~28^out~70 hard_model_rest~28^out~71</port>
					<port name="out_ded">hard_model_rest~28^out_ded~72 hard_model_rest~28^out_ded~73 hard_model_rest~28^out_ded~74 hard_model_rest~28^out_ded~75 hard_model_rest~28^out_ded~76 hard_model_rest~28^out_ded~77 hard_model_rest~28^out_ded~78 hard_model_rest~28^out_ded~79 hard_model_rest~28^out_ded~80 hard_model_rest~28^out_ded~81 hard_model_rest~28^out_ded~82 hard_model_rest~28^out_ded~83 hard_model_rest~28^out_ded~84 hard_model_rest~28^out_ded~85 hard_model_rest~28^out_ded~86 hard_model_rest~28^out_ded~87 hard_model_rest~28^out_ded~88 hard_model_rest~28^out_ded~89 hard_model_rest~28^out_ded~90 hard_model_rest~28^out_ded~91 hard_model_rest~28^out_ded~92 hard_model_rest~28^out_ded~93 hard_model_rest~28^out_ded~94 hard_model_rest~28^out_ded~95 hard_model_rest~28^out_ded~96 hard_model_rest~28^out_ded~97 hard_model_rest~28^out_ded~98 hard_model_rest~28^out_ded~99 hard_model_rest~28^out_ded~100 hard_model_rest~28^out_ded~101 hard_model_rest~28^out_ded~102 hard_model_rest~28^out_ded~103 hard_model_rest~28^out_ded~104 hard_model_rest~28^out_ded~105 hard_model_rest~28^out_ded~106 hard_model_rest~28^out_ded~107 hard_model_rest~28^out_ded~108 hard_model_rest~28^out_ded~109 hard_model_rest~28^out_ded~110 hard_model_rest~28^out_ded~111 hard_model_rest~28^out_ded~112 hard_model_rest~28^out_ded~113 hard_model_rest~28^out_ded~114 hard_model_rest~28^out_ded~115 hard_model_rest~28^out_ded~116 hard_model_rest~28^out_ded~117 hard_model_rest~28^out_ded~118 hard_model_rest~28^out_ded~119 hard_model_rest~28^out_ded~120 hard_model_rest~28^out_ded~121 hard_model_rest~28^out_ded~122 hard_model_rest~28^out_ded~123 hard_model_rest~28^out_ded~124 hard_model_rest~28^out_ded~125 hard_model_rest~28^out_ded~126 hard_model_rest~28^out_ded~127 hard_model_rest~28^out_ded~128 hard_model_rest~28^out_ded~129 hard_model_rest~28^out_ded~130 hard_model_rest~28^out_ded~131 hard_model_rest~28^out_ded~132 hard_model_rest~28^out_ded~133 hard_model_rest~28^out_ded~134 hard_model_rest~28^out_ded~135 hard_model_rest~28^out_ded~136 hard_model_rest~28^out_ded~137 hard_model_rest~28^out_ded~138 hard_model_rest~28^out_ded~139 hard_model_rest~28^out_ded~140 hard_model_rest~28^out_ded~141 hard_model_rest~28^out_ded~142 hard_model_rest~28^out_ded~143</port>
				</outputs>
				<clocks>
					<port name="clk">d_hard_slice_rest.clk[0]-&gt;clk2clk</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="hard_model_rest~31^out_ded~72" instance="d_hard_top[9]" mode="d_hard_mode_rest">
		<inputs>
			<port name="reset">reset</port>
			<port name="I_upper">hard_model_rest~30^out~0 hard_model_rest~30^out~23 hard_model_rest~30^out~2 hard_model_rest~30^out~4 hard_model_rest~30^out~25 hard_model_rest~30^out~9 hard_model_rest~30^out~6 hard_model_rest~30^out~8 hard_model_rest~30^out~10 hard_model_rest~30^out~33 hard_model_rest~30^out~27 hard_model_rest~30^out~17 hard_model_rest~30^out~11 hard_model_rest~30^out~3 hard_model_rest~30^out~12 hard_model_rest~30^out~14 hard_model_rest~30^out~16 hard_model_rest~30^out~18 hard_model_rest~30^out~20 hard_model_rest~30^out~22 hard_model_rest~30^out~35 hard_model_rest~30^out~31 hard_model_rest~30^out~29 hard_model_rest~30^out~21 hard_model_rest~30^out~19 hard_model_rest~30^out~15 hard_model_rest~30^out~13 hard_model_rest~30^out~7 hard_model_rest~30^out~5 hard_model_rest~30^out~1 hard_model_rest~30^out~24 hard_model_rest~30^out~26 hard_model_rest~30^out~28 hard_model_rest~30^out~30 hard_model_rest~30^out~32 hard_model_rest~30^out~34</port>
			<port name="I_lower">hard_model_rest~30^out~52 hard_model_rest~30^out~50 hard_model_rest~30^out~48 hard_model_rest~30^out~46 hard_model_rest~30^out~44 hard_model_rest~30^out~42 hard_model_rest~30^out~36 hard_model_rest~30^out~38 hard_model_rest~30^out~40 hard_model_rest~30^out~71 hard_model_rest~30^out~69 hard_model_rest~30^out~67 hard_model_rest~30^out~65 hard_model_rest~30^out~63 hard_model_rest~30^out~61 hard_model_rest~30^out~59 hard_model_rest~30^out~57 hard_model_rest~30^out~55 hard_model_rest~30^out~53 hard_model_rest~30^out~51 hard_model_rest~30^out~49 hard_model_rest~30^out~47 hard_model_rest~30^out~45 hard_model_rest~30^out~43 hard_model_rest~30^out~41 hard_model_rest~30^out~39 hard_model_rest~30^out~68 hard_model_rest~30^out~70 hard_model_rest~30^out~66 hard_model_rest~30^out~64 hard_model_rest~30^out~62 hard_model_rest~30^out~60 hard_model_rest~30^out~58 hard_model_rest~30^out~56 hard_model_rest~30^out~54 hard_model_rest~30^out~37</port>
			<port name="I_ded">hard_model_rest~28^out_ded~72 hard_model_rest~28^out_ded~73 hard_model_rest~28^out_ded~74 hard_model_rest~28^out_ded~75 hard_model_rest~28^out_ded~76 hard_model_rest~28^out_ded~77 hard_model_rest~28^out_ded~78 hard_model_rest~28^out_ded~79 hard_model_rest~28^out_ded~80 hard_model_rest~28^out_ded~81 hard_model_rest~28^out_ded~82 hard_model_rest~28^out_ded~83 hard_model_rest~28^out_ded~84 hard_model_rest~28^out_ded~85 hard_model_rest~28^out_ded~86 hard_model_rest~28^out_ded~87 hard_model_rest~28^out_ded~88 hard_model_rest~28^out_ded~89 hard_model_rest~28^out_ded~90 hard_model_rest~28^out_ded~91 hard_model_rest~28^out_ded~92 hard_model_rest~28^out_ded~93 hard_model_rest~28^out_ded~94 hard_model_rest~28^out_ded~95 hard_model_rest~28^out_ded~96 hard_model_rest~28^out_ded~97 hard_model_rest~28^out_ded~98 hard_model_rest~28^out_ded~99 hard_model_rest~28^out_ded~100 hard_model_rest~28^out_ded~101 hard_model_rest~28^out_ded~102 hard_model_rest~28^out_ded~103 hard_model_rest~28^out_ded~104 hard_model_rest~28^out_ded~105 hard_model_rest~28^out_ded~106 hard_model_rest~28^out_ded~107 hard_model_rest~28^out_ded~108 hard_model_rest~28^out_ded~109 hard_model_rest~28^out_ded~110 hard_model_rest~28^out_ded~111 hard_model_rest~28^out_ded~112 hard_model_rest~28^out_ded~113 hard_model_rest~28^out_ded~114 hard_model_rest~28^out_ded~115 hard_model_rest~28^out_ded~116 hard_model_rest~28^out_ded~117 hard_model_rest~28^out_ded~118 hard_model_rest~28^out_ded~119 hard_model_rest~28^out_ded~120 hard_model_rest~28^out_ded~121 hard_model_rest~28^out_ded~122 hard_model_rest~28^out_ded~123 hard_model_rest~28^out_ded~124 hard_model_rest~28^out_ded~125 hard_model_rest~28^out_ded~126 hard_model_rest~28^out_ded~127 hard_model_rest~28^out_ded~128 hard_model_rest~28^out_ded~129 hard_model_rest~28^out_ded~130 hard_model_rest~28^out_ded~131 hard_model_rest~28^out_ded~132 hard_model_rest~28^out_ded~133 hard_model_rest~28^out_ded~134 hard_model_rest~28^out_ded~135 hard_model_rest~28^out_ded~136 hard_model_rest~28^out_ded~137 hard_model_rest~28^out_ded~138 hard_model_rest~28^out_ded~139 hard_model_rest~28^out_ded~140 hard_model_rest~28^out_ded~141 hard_model_rest~28^out_ded~142 hard_model_rest~28^out_ded~143</port>
		</inputs>
		<outputs>
			<port name="out">d_hard_slice_rest[0].OUT_cfg[0]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[1]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[2]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[3]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[4]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[5]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[6]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[7]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[8]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[9]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[10]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[11]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[12]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[13]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[14]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[15]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[16]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[17]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[18]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[19]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[20]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[21]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[22]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[23]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[24]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[25]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[26]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[27]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[28]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[29]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[30]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[31]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[32]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[33]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[34]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[35]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[36]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[37]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[38]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[39]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[40]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[41]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[42]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[43]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[44]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[45]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[46]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[47]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[48]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[49]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[50]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[51]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[52]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[53]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[54]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[55]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[56]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[57]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[58]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[59]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[60]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[61]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[62]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[63]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[64]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[65]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[66]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[67]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[68]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[69]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[70]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[71]-&gt;out2out</port>
			<port name="O_ded">d_hard_slice_rest[0].O_ded[0]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[1]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[2]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[3]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[4]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[5]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[6]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[7]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[8]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[9]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[10]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[11]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[12]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[13]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[14]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[15]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[16]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[17]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[18]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[19]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[20]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[21]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[22]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[23]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[24]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[25]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[26]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[27]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[28]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[29]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[30]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[31]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[32]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[33]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[34]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[35]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[36]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[37]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[38]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[39]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[40]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[41]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[42]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[43]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[44]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[45]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[46]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[47]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[48]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[49]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[50]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[51]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[52]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[53]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[54]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[55]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[56]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[57]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[58]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[59]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[60]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[61]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[62]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[63]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[64]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[65]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[66]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[67]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[68]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[69]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[70]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[71]-&gt;Oded2Odedtop</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="hard_model_rest~31^out_ded~72" instance="d_hard_slice_rest[0]" mode="default">
			<inputs>
				<port name="reset">d_hard_top.reset[0]-&gt;reset2resettop</port>
				<port name="A_cfg">d_hard_top.I_upper[0]-&gt;a2a d_hard_top.I_upper[29]-&gt;a2a d_hard_top.I_upper[2]-&gt;a2a d_hard_top.I_upper[13]-&gt;a2a d_hard_top.I_upper[3]-&gt;a2a d_hard_top.I_upper[28]-&gt;a2a d_hard_top.I_upper[6]-&gt;a2a d_hard_top.I_upper[27]-&gt;a2a d_hard_top.I_upper[7]-&gt;a2a d_hard_top.I_upper[5]-&gt;a2a d_hard_top.I_upper[8]-&gt;a2a d_hard_top.I_upper[12]-&gt;a2a d_hard_top.I_upper[14]-&gt;a2a d_hard_top.I_upper[26]-&gt;a2a d_hard_top.I_upper[15]-&gt;a2a d_hard_top.I_upper[25]-&gt;a2a d_hard_top.I_upper[16]-&gt;a2a d_hard_top.I_upper[11]-&gt;a2a d_hard_top.I_upper[17]-&gt;a2a d_hard_top.I_upper[24]-&gt;a2a d_hard_top.I_upper[18]-&gt;a2a d_hard_top.I_upper[23]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[1]-&gt;a2a d_hard_top.I_upper[30]-&gt;a2a d_hard_top.I_upper[4]-&gt;a2a d_hard_top.I_upper[31]-&gt;a2a d_hard_top.I_upper[10]-&gt;a2a d_hard_top.I_upper[32]-&gt;a2a d_hard_top.I_upper[22]-&gt;a2a d_hard_top.I_upper[33]-&gt;a2a d_hard_top.I_upper[21]-&gt;a2a d_hard_top.I_upper[34]-&gt;a2a d_hard_top.I_upper[9]-&gt;a2a d_hard_top.I_upper[35]-&gt;a2a d_hard_top.I_upper[20]-&gt;a2a</port>
				<port name="B_cfg">d_hard_top.I_lower[6]-&gt;b2b d_hard_top.I_lower[35]-&gt;b2b d_hard_top.I_lower[7]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[8]-&gt;b2b d_hard_top.I_lower[24]-&gt;b2b d_hard_top.I_lower[5]-&gt;b2b d_hard_top.I_lower[23]-&gt;b2b d_hard_top.I_lower[4]-&gt;b2b d_hard_top.I_lower[22]-&gt;b2b d_hard_top.I_lower[3]-&gt;b2b d_hard_top.I_lower[21]-&gt;b2b d_hard_top.I_lower[2]-&gt;b2b d_hard_top.I_lower[20]-&gt;b2b d_hard_top.I_lower[1]-&gt;b2b d_hard_top.I_lower[19]-&gt;b2b d_hard_top.I_lower[0]-&gt;b2b d_hard_top.I_lower[18]-&gt;b2b d_hard_top.I_lower[34]-&gt;b2b d_hard_top.I_lower[17]-&gt;b2b d_hard_top.I_lower[33]-&gt;b2b d_hard_top.I_lower[16]-&gt;b2b d_hard_top.I_lower[32]-&gt;b2b d_hard_top.I_lower[15]-&gt;b2b d_hard_top.I_lower[31]-&gt;b2b d_hard_top.I_lower[14]-&gt;b2b d_hard_top.I_lower[30]-&gt;b2b d_hard_top.I_lower[13]-&gt;b2b d_hard_top.I_lower[29]-&gt;b2b d_hard_top.I_lower[12]-&gt;b2b d_hard_top.I_lower[28]-&gt;b2b d_hard_top.I_lower[11]-&gt;b2b d_hard_top.I_lower[26]-&gt;b2b d_hard_top.I_lower[10]-&gt;b2b d_hard_top.I_lower[27]-&gt;b2b d_hard_top.I_lower[9]-&gt;b2b</port>
				<port name="I_ded">d_hard_top.I_ded[0]-&gt;Ided2Idedtop d_hard_top.I_ded[1]-&gt;Ided2Idedtop d_hard_top.I_ded[2]-&gt;Ided2Idedtop d_hard_top.I_ded[3]-&gt;Ided2Idedtop d_hard_top.I_ded[4]-&gt;Ided2Idedtop d_hard_top.I_ded[5]-&gt;Ided2Idedtop d_hard_top.I_ded[6]-&gt;Ided2Idedtop d_hard_top.I_ded[7]-&gt;Ided2Idedtop d_hard_top.I_ded[8]-&gt;Ided2Idedtop d_hard_top.I_ded[9]-&gt;Ided2Idedtop d_hard_top.I_ded[10]-&gt;Ided2Idedtop d_hard_top.I_ded[11]-&gt;Ided2Idedtop d_hard_top.I_ded[12]-&gt;Ided2Idedtop d_hard_top.I_ded[13]-&gt;Ided2Idedtop d_hard_top.I_ded[14]-&gt;Ided2Idedtop d_hard_top.I_ded[15]-&gt;Ided2Idedtop d_hard_top.I_ded[16]-&gt;Ided2Idedtop d_hard_top.I_ded[17]-&gt;Ided2Idedtop d_hard_top.I_ded[18]-&gt;Ided2Idedtop d_hard_top.I_ded[19]-&gt;Ided2Idedtop d_hard_top.I_ded[20]-&gt;Ided2Idedtop d_hard_top.I_ded[21]-&gt;Ided2Idedtop d_hard_top.I_ded[22]-&gt;Ided2Idedtop d_hard_top.I_ded[23]-&gt;Ided2Idedtop d_hard_top.I_ded[24]-&gt;Ided2Idedtop d_hard_top.I_ded[25]-&gt;Ided2Idedtop d_hard_top.I_ded[26]-&gt;Ided2Idedtop d_hard_top.I_ded[27]-&gt;Ided2Idedtop d_hard_top.I_ded[28]-&gt;Ided2Idedtop d_hard_top.I_ded[29]-&gt;Ided2Idedtop d_hard_top.I_ded[30]-&gt;Ided2Idedtop d_hard_top.I_ded[31]-&gt;Ided2Idedtop d_hard_top.I_ded[32]-&gt;Ided2Idedtop d_hard_top.I_ded[33]-&gt;Ided2Idedtop d_hard_top.I_ded[34]-&gt;Ided2Idedtop d_hard_top.I_ded[35]-&gt;Ided2Idedtop d_hard_top.I_ded[36]-&gt;Ided2Idedtop d_hard_top.I_ded[37]-&gt;Ided2Idedtop d_hard_top.I_ded[38]-&gt;Ided2Idedtop d_hard_top.I_ded[39]-&gt;Ided2Idedtop d_hard_top.I_ded[40]-&gt;Ided2Idedtop d_hard_top.I_ded[41]-&gt;Ided2Idedtop d_hard_top.I_ded[42]-&gt;Ided2Idedtop d_hard_top.I_ded[43]-&gt;Ided2Idedtop d_hard_top.I_ded[44]-&gt;Ided2Idedtop d_hard_top.I_ded[45]-&gt;Ided2Idedtop d_hard_top.I_ded[46]-&gt;Ided2Idedtop d_hard_top.I_ded[47]-&gt;Ided2Idedtop d_hard_top.I_ded[48]-&gt;Ided2Idedtop d_hard_top.I_ded[49]-&gt;Ided2Idedtop d_hard_top.I_ded[50]-&gt;Ided2Idedtop d_hard_top.I_ded[51]-&gt;Ided2Idedtop d_hard_top.I_ded[52]-&gt;Ided2Idedtop d_hard_top.I_ded[53]-&gt;Ided2Idedtop d_hard_top.I_ded[54]-&gt;Ided2Idedtop d_hard_top.I_ded[55]-&gt;Ided2Idedtop d_hard_top.I_ded[56]-&gt;Ided2Idedtop d_hard_top.I_ded[57]-&gt;Ided2Idedtop d_hard_top.I_ded[58]-&gt;Ided2Idedtop d_hard_top.I_ded[59]-&gt;Ided2Idedtop d_hard_top.I_ded[60]-&gt;Ided2Idedtop d_hard_top.I_ded[61]-&gt;Ided2Idedtop d_hard_top.I_ded[62]-&gt;Ided2Idedtop d_hard_top.I_ded[63]-&gt;Ided2Idedtop d_hard_top.I_ded[64]-&gt;Ided2Idedtop d_hard_top.I_ded[65]-&gt;Ided2Idedtop d_hard_top.I_ded[66]-&gt;Ided2Idedtop d_hard_top.I_ded[67]-&gt;Ided2Idedtop d_hard_top.I_ded[68]-&gt;Ided2Idedtop d_hard_top.I_ded[69]-&gt;Ided2Idedtop d_hard_top.I_ded[70]-&gt;Ided2Idedtop d_hard_top.I_ded[71]-&gt;Ided2Idedtop</port>
			</inputs>
			<outputs>
				<port name="OUT_cfg">d_hard[0].out[0]-&gt;out2out d_hard[0].out[1]-&gt;out2out d_hard[0].out[2]-&gt;out2out d_hard[0].out[3]-&gt;out2out d_hard[0].out[4]-&gt;out2out d_hard[0].out[5]-&gt;out2out d_hard[0].out[6]-&gt;out2out d_hard[0].out[7]-&gt;out2out d_hard[0].out[8]-&gt;out2out d_hard[0].out[9]-&gt;out2out d_hard[0].out[10]-&gt;out2out d_hard[0].out[11]-&gt;out2out d_hard[0].out[12]-&gt;out2out d_hard[0].out[13]-&gt;out2out d_hard[0].out[14]-&gt;out2out d_hard[0].out[15]-&gt;out2out d_hard[0].out[16]-&gt;out2out d_hard[0].out[17]-&gt;out2out d_hard[0].out[18]-&gt;out2out d_hard[0].out[19]-&gt;out2out d_hard[0].out[20]-&gt;out2out d_hard[0].out[21]-&gt;out2out d_hard[0].out[22]-&gt;out2out d_hard[0].out[23]-&gt;out2out d_hard[0].out[24]-&gt;out2out d_hard[0].out[25]-&gt;out2out d_hard[0].out[26]-&gt;out2out d_hard[0].out[27]-&gt;out2out d_hard[0].out[28]-&gt;out2out d_hard[0].out[29]-&gt;out2out d_hard[0].out[30]-&gt;out2out d_hard[0].out[31]-&gt;out2out d_hard[0].out[32]-&gt;out2out d_hard[0].out[33]-&gt;out2out d_hard[0].out[34]-&gt;out2out d_hard[0].out[35]-&gt;out2out d_hard[0].out[36]-&gt;out2out d_hard[0].out[37]-&gt;out2out d_hard[0].out[38]-&gt;out2out d_hard[0].out[39]-&gt;out2out d_hard[0].out[40]-&gt;out2out d_hard[0].out[41]-&gt;out2out d_hard[0].out[42]-&gt;out2out d_hard[0].out[43]-&gt;out2out d_hard[0].out[44]-&gt;out2out d_hard[0].out[45]-&gt;out2out d_hard[0].out[46]-&gt;out2out d_hard[0].out[47]-&gt;out2out d_hard[0].out[48]-&gt;out2out d_hard[0].out[49]-&gt;out2out d_hard[0].out[50]-&gt;out2out d_hard[0].out[51]-&gt;out2out d_hard[0].out[52]-&gt;out2out d_hard[0].out[53]-&gt;out2out d_hard[0].out[54]-&gt;out2out d_hard[0].out[55]-&gt;out2out d_hard[0].out[56]-&gt;out2out d_hard[0].out[57]-&gt;out2out d_hard[0].out[58]-&gt;out2out d_hard[0].out[59]-&gt;out2out d_hard[0].out[60]-&gt;out2out d_hard[0].out[61]-&gt;out2out d_hard[0].out[62]-&gt;out2out d_hard[0].out[63]-&gt;out2out d_hard[0].out[64]-&gt;out2out d_hard[0].out[65]-&gt;out2out d_hard[0].out[66]-&gt;out2out d_hard[0].out[67]-&gt;out2out d_hard[0].out[68]-&gt;out2out d_hard[0].out[69]-&gt;out2out d_hard[0].out[70]-&gt;out2out d_hard[0].out[71]-&gt;out2out</port>
				<port name="O_ded">d_hard[0].out_ded[0]-&gt;Oded2Oded d_hard[0].out_ded[1]-&gt;Oded2Oded d_hard[0].out_ded[2]-&gt;Oded2Oded d_hard[0].out_ded[3]-&gt;Oded2Oded d_hard[0].out_ded[4]-&gt;Oded2Oded d_hard[0].out_ded[5]-&gt;Oded2Oded d_hard[0].out_ded[6]-&gt;Oded2Oded d_hard[0].out_ded[7]-&gt;Oded2Oded d_hard[0].out_ded[8]-&gt;Oded2Oded d_hard[0].out_ded[9]-&gt;Oded2Oded d_hard[0].out_ded[10]-&gt;Oded2Oded d_hard[0].out_ded[11]-&gt;Oded2Oded d_hard[0].out_ded[12]-&gt;Oded2Oded d_hard[0].out_ded[13]-&gt;Oded2Oded d_hard[0].out_ded[14]-&gt;Oded2Oded d_hard[0].out_ded[15]-&gt;Oded2Oded d_hard[0].out_ded[16]-&gt;Oded2Oded d_hard[0].out_ded[17]-&gt;Oded2Oded d_hard[0].out_ded[18]-&gt;Oded2Oded d_hard[0].out_ded[19]-&gt;Oded2Oded d_hard[0].out_ded[20]-&gt;Oded2Oded d_hard[0].out_ded[21]-&gt;Oded2Oded d_hard[0].out_ded[22]-&gt;Oded2Oded d_hard[0].out_ded[23]-&gt;Oded2Oded d_hard[0].out_ded[24]-&gt;Oded2Oded d_hard[0].out_ded[25]-&gt;Oded2Oded d_hard[0].out_ded[26]-&gt;Oded2Oded d_hard[0].out_ded[27]-&gt;Oded2Oded d_hard[0].out_ded[28]-&gt;Oded2Oded d_hard[0].out_ded[29]-&gt;Oded2Oded d_hard[0].out_ded[30]-&gt;Oded2Oded d_hard[0].out_ded[31]-&gt;Oded2Oded d_hard[0].out_ded[32]-&gt;Oded2Oded d_hard[0].out_ded[33]-&gt;Oded2Oded d_hard[0].out_ded[34]-&gt;Oded2Oded d_hard[0].out_ded[35]-&gt;Oded2Oded d_hard[0].out_ded[36]-&gt;Oded2Oded d_hard[0].out_ded[37]-&gt;Oded2Oded d_hard[0].out_ded[38]-&gt;Oded2Oded d_hard[0].out_ded[39]-&gt;Oded2Oded d_hard[0].out_ded[40]-&gt;Oded2Oded d_hard[0].out_ded[41]-&gt;Oded2Oded d_hard[0].out_ded[42]-&gt;Oded2Oded d_hard[0].out_ded[43]-&gt;Oded2Oded d_hard[0].out_ded[44]-&gt;Oded2Oded d_hard[0].out_ded[45]-&gt;Oded2Oded d_hard[0].out_ded[46]-&gt;Oded2Oded d_hard[0].out_ded[47]-&gt;Oded2Oded d_hard[0].out_ded[48]-&gt;Oded2Oded d_hard[0].out_ded[49]-&gt;Oded2Oded d_hard[0].out_ded[50]-&gt;Oded2Oded d_hard[0].out_ded[51]-&gt;Oded2Oded d_hard[0].out_ded[52]-&gt;Oded2Oded d_hard[0].out_ded[53]-&gt;Oded2Oded d_hard[0].out_ded[54]-&gt;Oded2Oded d_hard[0].out_ded[55]-&gt;Oded2Oded d_hard[0].out_ded[56]-&gt;Oded2Oded d_hard[0].out_ded[57]-&gt;Oded2Oded d_hard[0].out_ded[58]-&gt;Oded2Oded d_hard[0].out_ded[59]-&gt;Oded2Oded d_hard[0].out_ded[60]-&gt;Oded2Oded d_hard[0].out_ded[61]-&gt;Oded2Oded d_hard[0].out_ded[62]-&gt;Oded2Oded d_hard[0].out_ded[63]-&gt;Oded2Oded d_hard[0].out_ded[64]-&gt;Oded2Oded d_hard[0].out_ded[65]-&gt;Oded2Oded d_hard[0].out_ded[66]-&gt;Oded2Oded d_hard[0].out_ded[67]-&gt;Oded2Oded d_hard[0].out_ded[68]-&gt;Oded2Oded d_hard[0].out_ded[69]-&gt;Oded2Oded d_hard[0].out_ded[70]-&gt;Oded2Oded d_hard[0].out_ded[71]-&gt;Oded2Oded</port>
			</outputs>
			<clocks>
				<port name="clk">d_hard_top.clk[0]-&gt;clk2clktop</port>
			</clocks>
			<block name="hard_model_rest~31^out_ded~72" instance="d_hard[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="reset">d_hard_slice_rest.reset[0]-&gt;reset2reset</port>
					<port name="a">d_hard_slice_rest.A_cfg[0]-&gt;a2a d_hard_slice_rest.A_cfg[1]-&gt;a2a d_hard_slice_rest.A_cfg[2]-&gt;a2a d_hard_slice_rest.A_cfg[3]-&gt;a2a d_hard_slice_rest.A_cfg[4]-&gt;a2a d_hard_slice_rest.A_cfg[5]-&gt;a2a d_hard_slice_rest.A_cfg[6]-&gt;a2a d_hard_slice_rest.A_cfg[7]-&gt;a2a d_hard_slice_rest.A_cfg[8]-&gt;a2a d_hard_slice_rest.A_cfg[9]-&gt;a2a d_hard_slice_rest.A_cfg[10]-&gt;a2a d_hard_slice_rest.A_cfg[11]-&gt;a2a d_hard_slice_rest.A_cfg[12]-&gt;a2a d_hard_slice_rest.A_cfg[13]-&gt;a2a d_hard_slice_rest.A_cfg[14]-&gt;a2a d_hard_slice_rest.A_cfg[15]-&gt;a2a d_hard_slice_rest.A_cfg[16]-&gt;a2a d_hard_slice_rest.A_cfg[17]-&gt;a2a d_hard_slice_rest.A_cfg[18]-&gt;a2a d_hard_slice_rest.A_cfg[19]-&gt;a2a d_hard_slice_rest.A_cfg[20]-&gt;a2a d_hard_slice_rest.A_cfg[21]-&gt;a2a d_hard_slice_rest.A_cfg[22]-&gt;a2a d_hard_slice_rest.A_cfg[23]-&gt;a2a d_hard_slice_rest.A_cfg[24]-&gt;a2a d_hard_slice_rest.A_cfg[25]-&gt;a2a d_hard_slice_rest.A_cfg[26]-&gt;a2a d_hard_slice_rest.A_cfg[27]-&gt;a2a d_hard_slice_rest.A_cfg[28]-&gt;a2a d_hard_slice_rest.A_cfg[29]-&gt;a2a d_hard_slice_rest.A_cfg[30]-&gt;a2a d_hard_slice_rest.A_cfg[31]-&gt;a2a d_hard_slice_rest.A_cfg[32]-&gt;a2a d_hard_slice_rest.A_cfg[33]-&gt;a2a d_hard_slice_rest.A_cfg[34]-&gt;a2a d_hard_slice_rest.A_cfg[35]-&gt;a2a</port>
					<port name="b">d_hard_slice_rest.B_cfg[0]-&gt;b2b d_hard_slice_rest.B_cfg[1]-&gt;b2b d_hard_slice_rest.B_cfg[2]-&gt;b2b d_hard_slice_rest.B_cfg[3]-&gt;b2b d_hard_slice_rest.B_cfg[4]-&gt;b2b d_hard_slice_rest.B_cfg[5]-&gt;b2b d_hard_slice_rest.B_cfg[6]-&gt;b2b d_hard_slice_rest.B_cfg[7]-&gt;b2b d_hard_slice_rest.B_cfg[8]-&gt;b2b d_hard_slice_rest.B_cfg[9]-&gt;b2b d_hard_slice_rest.B_cfg[10]-&gt;b2b d_hard_slice_rest.B_cfg[11]-&gt;b2b d_hard_slice_rest.B_cfg[12]-&gt;b2b d_hard_slice_rest.B_cfg[13]-&gt;b2b d_hard_slice_rest.B_cfg[14]-&gt;b2b d_hard_slice_rest.B_cfg[15]-&gt;b2b d_hard_slice_rest.B_cfg[16]-&gt;b2b d_hard_slice_rest.B_cfg[17]-&gt;b2b d_hard_slice_rest.B_cfg[18]-&gt;b2b d_hard_slice_rest.B_cfg[19]-&gt;b2b d_hard_slice_rest.B_cfg[20]-&gt;b2b d_hard_slice_rest.B_cfg[21]-&gt;b2b d_hard_slice_rest.B_cfg[22]-&gt;b2b d_hard_slice_rest.B_cfg[23]-&gt;b2b d_hard_slice_rest.B_cfg[24]-&gt;b2b d_hard_slice_rest.B_cfg[25]-&gt;b2b d_hard_slice_rest.B_cfg[26]-&gt;b2b d_hard_slice_rest.B_cfg[27]-&gt;b2b d_hard_slice_rest.B_cfg[28]-&gt;b2b d_hard_slice_rest.B_cfg[29]-&gt;b2b d_hard_slice_rest.B_cfg[30]-&gt;b2b d_hard_slice_rest.B_cfg[31]-&gt;b2b d_hard_slice_rest.B_cfg[32]-&gt;b2b d_hard_slice_rest.B_cfg[33]-&gt;b2b d_hard_slice_rest.B_cfg[34]-&gt;b2b d_hard_slice_rest.B_cfg[35]-&gt;b2b</port>
					<port name="ab_ded">d_hard_slice_rest.I_ded[0]-&gt;Ided2Ided d_hard_slice_rest.I_ded[1]-&gt;Ided2Ided d_hard_slice_rest.I_ded[2]-&gt;Ided2Ided d_hard_slice_rest.I_ded[3]-&gt;Ided2Ided d_hard_slice_rest.I_ded[4]-&gt;Ided2Ided d_hard_slice_rest.I_ded[5]-&gt;Ided2Ided d_hard_slice_rest.I_ded[6]-&gt;Ided2Ided d_hard_slice_rest.I_ded[7]-&gt;Ided2Ided d_hard_slice_rest.I_ded[8]-&gt;Ided2Ided d_hard_slice_rest.I_ded[9]-&gt;Ided2Ided d_hard_slice_rest.I_ded[10]-&gt;Ided2Ided d_hard_slice_rest.I_ded[11]-&gt;Ided2Ided d_hard_slice_rest.I_ded[12]-&gt;Ided2Ided d_hard_slice_rest.I_ded[13]-&gt;Ided2Ided d_hard_slice_rest.I_ded[14]-&gt;Ided2Ided d_hard_slice_rest.I_ded[15]-&gt;Ided2Ided d_hard_slice_rest.I_ded[16]-&gt;Ided2Ided d_hard_slice_rest.I_ded[17]-&gt;Ided2Ided d_hard_slice_rest.I_ded[18]-&gt;Ided2Ided d_hard_slice_rest.I_ded[19]-&gt;Ided2Ided d_hard_slice_rest.I_ded[20]-&gt;Ided2Ided d_hard_slice_rest.I_ded[21]-&gt;Ided2Ided d_hard_slice_rest.I_ded[22]-&gt;Ided2Ided d_hard_slice_rest.I_ded[23]-&gt;Ided2Ided d_hard_slice_rest.I_ded[24]-&gt;Ided2Ided d_hard_slice_rest.I_ded[25]-&gt;Ided2Ided d_hard_slice_rest.I_ded[26]-&gt;Ided2Ided d_hard_slice_rest.I_ded[27]-&gt;Ided2Ided d_hard_slice_rest.I_ded[28]-&gt;Ided2Ided d_hard_slice_rest.I_ded[29]-&gt;Ided2Ided d_hard_slice_rest.I_ded[30]-&gt;Ided2Ided d_hard_slice_rest.I_ded[31]-&gt;Ided2Ided d_hard_slice_rest.I_ded[32]-&gt;Ided2Ided d_hard_slice_rest.I_ded[33]-&gt;Ided2Ided d_hard_slice_rest.I_ded[34]-&gt;Ided2Ided d_hard_slice_rest.I_ded[35]-&gt;Ided2Ided d_hard_slice_rest.I_ded[36]-&gt;Ided2Ided d_hard_slice_rest.I_ded[37]-&gt;Ided2Ided d_hard_slice_rest.I_ded[38]-&gt;Ided2Ided d_hard_slice_rest.I_ded[39]-&gt;Ided2Ided d_hard_slice_rest.I_ded[40]-&gt;Ided2Ided d_hard_slice_rest.I_ded[41]-&gt;Ided2Ided d_hard_slice_rest.I_ded[42]-&gt;Ided2Ided d_hard_slice_rest.I_ded[43]-&gt;Ided2Ided d_hard_slice_rest.I_ded[44]-&gt;Ided2Ided d_hard_slice_rest.I_ded[45]-&gt;Ided2Ided d_hard_slice_rest.I_ded[46]-&gt;Ided2Ided d_hard_slice_rest.I_ded[47]-&gt;Ided2Ided d_hard_slice_rest.I_ded[48]-&gt;Ided2Ided d_hard_slice_rest.I_ded[49]-&gt;Ided2Ided d_hard_slice_rest.I_ded[50]-&gt;Ided2Ided d_hard_slice_rest.I_ded[51]-&gt;Ided2Ided d_hard_slice_rest.I_ded[52]-&gt;Ided2Ided d_hard_slice_rest.I_ded[53]-&gt;Ided2Ided d_hard_slice_rest.I_ded[54]-&gt;Ided2Ided d_hard_slice_rest.I_ded[55]-&gt;Ided2Ided d_hard_slice_rest.I_ded[56]-&gt;Ided2Ided d_hard_slice_rest.I_ded[57]-&gt;Ided2Ided d_hard_slice_rest.I_ded[58]-&gt;Ided2Ided d_hard_slice_rest.I_ded[59]-&gt;Ided2Ided d_hard_slice_rest.I_ded[60]-&gt;Ided2Ided d_hard_slice_rest.I_ded[61]-&gt;Ided2Ided d_hard_slice_rest.I_ded[62]-&gt;Ided2Ided d_hard_slice_rest.I_ded[63]-&gt;Ided2Ided d_hard_slice_rest.I_ded[64]-&gt;Ided2Ided d_hard_slice_rest.I_ded[65]-&gt;Ided2Ided d_hard_slice_rest.I_ded[66]-&gt;Ided2Ided d_hard_slice_rest.I_ded[67]-&gt;Ided2Ided d_hard_slice_rest.I_ded[68]-&gt;Ided2Ided d_hard_slice_rest.I_ded[69]-&gt;Ided2Ided d_hard_slice_rest.I_ded[70]-&gt;Ided2Ided d_hard_slice_rest.I_ded[71]-&gt;Ided2Ided</port>
				</inputs>
				<outputs>
					<port name="out">hard_model_rest~31^out~0 hard_model_rest~31^out~1 hard_model_rest~31^out~2 hard_model_rest~31^out~3 hard_model_rest~31^out~4 hard_model_rest~31^out~5 hard_model_rest~31^out~6 hard_model_rest~31^out~7 hard_model_rest~31^out~8 hard_model_rest~31^out~9 hard_model_rest~31^out~10 hard_model_rest~31^out~11 hard_model_rest~31^out~12 hard_model_rest~31^out~13 hard_model_rest~31^out~14 hard_model_rest~31^out~15 hard_model_rest~31^out~16 hard_model_rest~31^out~17 hard_model_rest~31^out~18 hard_model_rest~31^out~19 hard_model_rest~31^out~20 hard_model_rest~31^out~21 hard_model_rest~31^out~22 hard_model_rest~31^out~23 hard_model_rest~31^out~24 hard_model_rest~31^out~25 hard_model_rest~31^out~26 hard_model_rest~31^out~27 hard_model_rest~31^out~28 hard_model_rest~31^out~29 hard_model_rest~31^out~30 hard_model_rest~31^out~31 hard_model_rest~31^out~32 hard_model_rest~31^out~33 hard_model_rest~31^out~34 hard_model_rest~31^out~35 hard_model_rest~31^out~36 hard_model_rest~31^out~37 hard_model_rest~31^out~38 hard_model_rest~31^out~39 hard_model_rest~31^out~40 hard_model_rest~31^out~41 hard_model_rest~31^out~42 hard_model_rest~31^out~43 hard_model_rest~31^out~44 hard_model_rest~31^out~45 hard_model_rest~31^out~46 hard_model_rest~31^out~47 hard_model_rest~31^out~48 hard_model_rest~31^out~49 hard_model_rest~31^out~50 hard_model_rest~31^out~51 hard_model_rest~31^out~52 hard_model_rest~31^out~53 hard_model_rest~31^out~54 hard_model_rest~31^out~55 hard_model_rest~31^out~56 hard_model_rest~31^out~57 hard_model_rest~31^out~58 hard_model_rest~31^out~59 hard_model_rest~31^out~60 hard_model_rest~31^out~61 hard_model_rest~31^out~62 hard_model_rest~31^out~63 hard_model_rest~31^out~64 hard_model_rest~31^out~65 hard_model_rest~31^out~66 hard_model_rest~31^out~67 hard_model_rest~31^out~68 hard_model_rest~31^out~69 hard_model_rest~31^out~70 hard_model_rest~31^out~71</port>
					<port name="out_ded">hard_model_rest~31^out_ded~72 hard_model_rest~31^out_ded~73 hard_model_rest~31^out_ded~74 hard_model_rest~31^out_ded~75 hard_model_rest~31^out_ded~76 hard_model_rest~31^out_ded~77 hard_model_rest~31^out_ded~78 hard_model_rest~31^out_ded~79 hard_model_rest~31^out_ded~80 hard_model_rest~31^out_ded~81 hard_model_rest~31^out_ded~82 hard_model_rest~31^out_ded~83 hard_model_rest~31^out_ded~84 hard_model_rest~31^out_ded~85 hard_model_rest~31^out_ded~86 hard_model_rest~31^out_ded~87 hard_model_rest~31^out_ded~88 hard_model_rest~31^out_ded~89 hard_model_rest~31^out_ded~90 hard_model_rest~31^out_ded~91 hard_model_rest~31^out_ded~92 hard_model_rest~31^out_ded~93 hard_model_rest~31^out_ded~94 hard_model_rest~31^out_ded~95 hard_model_rest~31^out_ded~96 hard_model_rest~31^out_ded~97 hard_model_rest~31^out_ded~98 hard_model_rest~31^out_ded~99 hard_model_rest~31^out_ded~100 hard_model_rest~31^out_ded~101 hard_model_rest~31^out_ded~102 hard_model_rest~31^out_ded~103 hard_model_rest~31^out_ded~104 hard_model_rest~31^out_ded~105 hard_model_rest~31^out_ded~106 hard_model_rest~31^out_ded~107 hard_model_rest~31^out_ded~108 hard_model_rest~31^out_ded~109 hard_model_rest~31^out_ded~110 hard_model_rest~31^out_ded~111 hard_model_rest~31^out_ded~112 hard_model_rest~31^out_ded~113 hard_model_rest~31^out_ded~114 hard_model_rest~31^out_ded~115 hard_model_rest~31^out_ded~116 hard_model_rest~31^out_ded~117 hard_model_rest~31^out_ded~118 hard_model_rest~31^out_ded~119 hard_model_rest~31^out_ded~120 hard_model_rest~31^out_ded~121 hard_model_rest~31^out_ded~122 hard_model_rest~31^out_ded~123 hard_model_rest~31^out_ded~124 hard_model_rest~31^out_ded~125 hard_model_rest~31^out_ded~126 hard_model_rest~31^out_ded~127 hard_model_rest~31^out_ded~128 hard_model_rest~31^out_ded~129 hard_model_rest~31^out_ded~130 hard_model_rest~31^out_ded~131 hard_model_rest~31^out_ded~132 hard_model_rest~31^out_ded~133 hard_model_rest~31^out_ded~134 hard_model_rest~31^out_ded~135 hard_model_rest~31^out_ded~136 hard_model_rest~31^out_ded~137 hard_model_rest~31^out_ded~138 hard_model_rest~31^out_ded~139 hard_model_rest~31^out_ded~140 hard_model_rest~31^out_ded~141 hard_model_rest~31^out_ded~142 hard_model_rest~31^out_ded~143</port>
				</outputs>
				<clocks>
					<port name="clk">d_hard_slice_rest.clk[0]-&gt;clk2clk</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="hard_model_rest~34^out_ded~72" instance="d_hard_top[10]" mode="d_hard_mode_rest">
		<inputs>
			<port name="reset">reset</port>
			<port name="I_upper">hard_model_rest~33^out~0 hard_model_rest~33^out~23 hard_model_rest~33^out~2 hard_model_rest~33^out~4 hard_model_rest~33^out~25 hard_model_rest~33^out~9 hard_model_rest~33^out~6 hard_model_rest~33^out~8 hard_model_rest~33^out~10 hard_model_rest~33^out~33 hard_model_rest~33^out~27 hard_model_rest~33^out~17 hard_model_rest~33^out~11 hard_model_rest~33^out~3 hard_model_rest~33^out~12 hard_model_rest~33^out~14 hard_model_rest~33^out~16 hard_model_rest~33^out~18 hard_model_rest~33^out~20 hard_model_rest~33^out~22 hard_model_rest~33^out~35 hard_model_rest~33^out~31 hard_model_rest~33^out~29 hard_model_rest~33^out~21 hard_model_rest~33^out~19 hard_model_rest~33^out~15 hard_model_rest~33^out~13 hard_model_rest~33^out~7 hard_model_rest~33^out~5 hard_model_rest~33^out~1 hard_model_rest~33^out~24 hard_model_rest~33^out~26 hard_model_rest~33^out~28 hard_model_rest~33^out~30 hard_model_rest~33^out~32 hard_model_rest~33^out~34</port>
			<port name="I_lower">hard_model_rest~33^out~52 hard_model_rest~33^out~50 hard_model_rest~33^out~48 hard_model_rest~33^out~46 hard_model_rest~33^out~44 hard_model_rest~33^out~42 hard_model_rest~33^out~36 hard_model_rest~33^out~38 hard_model_rest~33^out~40 hard_model_rest~33^out~71 hard_model_rest~33^out~69 hard_model_rest~33^out~67 hard_model_rest~33^out~65 hard_model_rest~33^out~63 hard_model_rest~33^out~61 hard_model_rest~33^out~59 hard_model_rest~33^out~57 hard_model_rest~33^out~55 hard_model_rest~33^out~53 hard_model_rest~33^out~51 hard_model_rest~33^out~49 hard_model_rest~33^out~47 hard_model_rest~33^out~45 hard_model_rest~33^out~43 hard_model_rest~33^out~41 hard_model_rest~33^out~39 hard_model_rest~33^out~68 hard_model_rest~33^out~70 hard_model_rest~33^out~66 hard_model_rest~33^out~64 hard_model_rest~33^out~62 hard_model_rest~33^out~60 hard_model_rest~33^out~58 hard_model_rest~33^out~56 hard_model_rest~33^out~54 hard_model_rest~33^out~37</port>
			<port name="I_ded">hard_model_rest~31^out_ded~72 hard_model_rest~31^out_ded~73 hard_model_rest~31^out_ded~74 hard_model_rest~31^out_ded~75 hard_model_rest~31^out_ded~76 hard_model_rest~31^out_ded~77 hard_model_rest~31^out_ded~78 hard_model_rest~31^out_ded~79 hard_model_rest~31^out_ded~80 hard_model_rest~31^out_ded~81 hard_model_rest~31^out_ded~82 hard_model_rest~31^out_ded~83 hard_model_rest~31^out_ded~84 hard_model_rest~31^out_ded~85 hard_model_rest~31^out_ded~86 hard_model_rest~31^out_ded~87 hard_model_rest~31^out_ded~88 hard_model_rest~31^out_ded~89 hard_model_rest~31^out_ded~90 hard_model_rest~31^out_ded~91 hard_model_rest~31^out_ded~92 hard_model_rest~31^out_ded~93 hard_model_rest~31^out_ded~94 hard_model_rest~31^out_ded~95 hard_model_rest~31^out_ded~96 hard_model_rest~31^out_ded~97 hard_model_rest~31^out_ded~98 hard_model_rest~31^out_ded~99 hard_model_rest~31^out_ded~100 hard_model_rest~31^out_ded~101 hard_model_rest~31^out_ded~102 hard_model_rest~31^out_ded~103 hard_model_rest~31^out_ded~104 hard_model_rest~31^out_ded~105 hard_model_rest~31^out_ded~106 hard_model_rest~31^out_ded~107 hard_model_rest~31^out_ded~108 hard_model_rest~31^out_ded~109 hard_model_rest~31^out_ded~110 hard_model_rest~31^out_ded~111 hard_model_rest~31^out_ded~112 hard_model_rest~31^out_ded~113 hard_model_rest~31^out_ded~114 hard_model_rest~31^out_ded~115 hard_model_rest~31^out_ded~116 hard_model_rest~31^out_ded~117 hard_model_rest~31^out_ded~118 hard_model_rest~31^out_ded~119 hard_model_rest~31^out_ded~120 hard_model_rest~31^out_ded~121 hard_model_rest~31^out_ded~122 hard_model_rest~31^out_ded~123 hard_model_rest~31^out_ded~124 hard_model_rest~31^out_ded~125 hard_model_rest~31^out_ded~126 hard_model_rest~31^out_ded~127 hard_model_rest~31^out_ded~128 hard_model_rest~31^out_ded~129 hard_model_rest~31^out_ded~130 hard_model_rest~31^out_ded~131 hard_model_rest~31^out_ded~132 hard_model_rest~31^out_ded~133 hard_model_rest~31^out_ded~134 hard_model_rest~31^out_ded~135 hard_model_rest~31^out_ded~136 hard_model_rest~31^out_ded~137 hard_model_rest~31^out_ded~138 hard_model_rest~31^out_ded~139 hard_model_rest~31^out_ded~140 hard_model_rest~31^out_ded~141 hard_model_rest~31^out_ded~142 hard_model_rest~31^out_ded~143</port>
		</inputs>
		<outputs>
			<port name="out">d_hard_slice_rest[0].OUT_cfg[0]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[1]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[2]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[3]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[4]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[5]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[6]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[7]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[8]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[9]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[10]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[11]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[12]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[13]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[14]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[15]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[16]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[17]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[18]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[19]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[20]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[21]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[22]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[23]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[24]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[25]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[26]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[27]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[28]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[29]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[30]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[31]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[32]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[33]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[34]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[35]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[36]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[37]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[38]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[39]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[40]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[41]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[42]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[43]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[44]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[45]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[46]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[47]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[48]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[49]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[50]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[51]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[52]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[53]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[54]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[55]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[56]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[57]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[58]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[59]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[60]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[61]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[62]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[63]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[64]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[65]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[66]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[67]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[68]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[69]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[70]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[71]-&gt;out2out</port>
			<port name="O_ded">d_hard_slice_rest[0].O_ded[0]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[1]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[2]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[3]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[4]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[5]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[6]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[7]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[8]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[9]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[10]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[11]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[12]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[13]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[14]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[15]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[16]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[17]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[18]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[19]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[20]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[21]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[22]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[23]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[24]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[25]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[26]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[27]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[28]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[29]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[30]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[31]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[32]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[33]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[34]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[35]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[36]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[37]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[38]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[39]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[40]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[41]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[42]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[43]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[44]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[45]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[46]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[47]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[48]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[49]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[50]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[51]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[52]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[53]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[54]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[55]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[56]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[57]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[58]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[59]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[60]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[61]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[62]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[63]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[64]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[65]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[66]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[67]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[68]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[69]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[70]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[71]-&gt;Oded2Odedtop</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="hard_model_rest~34^out_ded~72" instance="d_hard_slice_rest[0]" mode="default">
			<inputs>
				<port name="reset">d_hard_top.reset[0]-&gt;reset2resettop</port>
				<port name="A_cfg">d_hard_top.I_upper[0]-&gt;a2a d_hard_top.I_upper[29]-&gt;a2a d_hard_top.I_upper[2]-&gt;a2a d_hard_top.I_upper[13]-&gt;a2a d_hard_top.I_upper[3]-&gt;a2a d_hard_top.I_upper[28]-&gt;a2a d_hard_top.I_upper[6]-&gt;a2a d_hard_top.I_upper[27]-&gt;a2a d_hard_top.I_upper[7]-&gt;a2a d_hard_top.I_upper[5]-&gt;a2a d_hard_top.I_upper[8]-&gt;a2a d_hard_top.I_upper[12]-&gt;a2a d_hard_top.I_upper[14]-&gt;a2a d_hard_top.I_upper[26]-&gt;a2a d_hard_top.I_upper[15]-&gt;a2a d_hard_top.I_upper[25]-&gt;a2a d_hard_top.I_upper[16]-&gt;a2a d_hard_top.I_upper[11]-&gt;a2a d_hard_top.I_upper[17]-&gt;a2a d_hard_top.I_upper[24]-&gt;a2a d_hard_top.I_upper[18]-&gt;a2a d_hard_top.I_upper[23]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[1]-&gt;a2a d_hard_top.I_upper[30]-&gt;a2a d_hard_top.I_upper[4]-&gt;a2a d_hard_top.I_upper[31]-&gt;a2a d_hard_top.I_upper[10]-&gt;a2a d_hard_top.I_upper[32]-&gt;a2a d_hard_top.I_upper[22]-&gt;a2a d_hard_top.I_upper[33]-&gt;a2a d_hard_top.I_upper[21]-&gt;a2a d_hard_top.I_upper[34]-&gt;a2a d_hard_top.I_upper[9]-&gt;a2a d_hard_top.I_upper[35]-&gt;a2a d_hard_top.I_upper[20]-&gt;a2a</port>
				<port name="B_cfg">d_hard_top.I_lower[6]-&gt;b2b d_hard_top.I_lower[35]-&gt;b2b d_hard_top.I_lower[7]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[8]-&gt;b2b d_hard_top.I_lower[24]-&gt;b2b d_hard_top.I_lower[5]-&gt;b2b d_hard_top.I_lower[23]-&gt;b2b d_hard_top.I_lower[4]-&gt;b2b d_hard_top.I_lower[22]-&gt;b2b d_hard_top.I_lower[3]-&gt;b2b d_hard_top.I_lower[21]-&gt;b2b d_hard_top.I_lower[2]-&gt;b2b d_hard_top.I_lower[20]-&gt;b2b d_hard_top.I_lower[1]-&gt;b2b d_hard_top.I_lower[19]-&gt;b2b d_hard_top.I_lower[0]-&gt;b2b d_hard_top.I_lower[18]-&gt;b2b d_hard_top.I_lower[34]-&gt;b2b d_hard_top.I_lower[17]-&gt;b2b d_hard_top.I_lower[33]-&gt;b2b d_hard_top.I_lower[16]-&gt;b2b d_hard_top.I_lower[32]-&gt;b2b d_hard_top.I_lower[15]-&gt;b2b d_hard_top.I_lower[31]-&gt;b2b d_hard_top.I_lower[14]-&gt;b2b d_hard_top.I_lower[30]-&gt;b2b d_hard_top.I_lower[13]-&gt;b2b d_hard_top.I_lower[29]-&gt;b2b d_hard_top.I_lower[12]-&gt;b2b d_hard_top.I_lower[28]-&gt;b2b d_hard_top.I_lower[11]-&gt;b2b d_hard_top.I_lower[26]-&gt;b2b d_hard_top.I_lower[10]-&gt;b2b d_hard_top.I_lower[27]-&gt;b2b d_hard_top.I_lower[9]-&gt;b2b</port>
				<port name="I_ded">d_hard_top.I_ded[0]-&gt;Ided2Idedtop d_hard_top.I_ded[1]-&gt;Ided2Idedtop d_hard_top.I_ded[2]-&gt;Ided2Idedtop d_hard_top.I_ded[3]-&gt;Ided2Idedtop d_hard_top.I_ded[4]-&gt;Ided2Idedtop d_hard_top.I_ded[5]-&gt;Ided2Idedtop d_hard_top.I_ded[6]-&gt;Ided2Idedtop d_hard_top.I_ded[7]-&gt;Ided2Idedtop d_hard_top.I_ded[8]-&gt;Ided2Idedtop d_hard_top.I_ded[9]-&gt;Ided2Idedtop d_hard_top.I_ded[10]-&gt;Ided2Idedtop d_hard_top.I_ded[11]-&gt;Ided2Idedtop d_hard_top.I_ded[12]-&gt;Ided2Idedtop d_hard_top.I_ded[13]-&gt;Ided2Idedtop d_hard_top.I_ded[14]-&gt;Ided2Idedtop d_hard_top.I_ded[15]-&gt;Ided2Idedtop d_hard_top.I_ded[16]-&gt;Ided2Idedtop d_hard_top.I_ded[17]-&gt;Ided2Idedtop d_hard_top.I_ded[18]-&gt;Ided2Idedtop d_hard_top.I_ded[19]-&gt;Ided2Idedtop d_hard_top.I_ded[20]-&gt;Ided2Idedtop d_hard_top.I_ded[21]-&gt;Ided2Idedtop d_hard_top.I_ded[22]-&gt;Ided2Idedtop d_hard_top.I_ded[23]-&gt;Ided2Idedtop d_hard_top.I_ded[24]-&gt;Ided2Idedtop d_hard_top.I_ded[25]-&gt;Ided2Idedtop d_hard_top.I_ded[26]-&gt;Ided2Idedtop d_hard_top.I_ded[27]-&gt;Ided2Idedtop d_hard_top.I_ded[28]-&gt;Ided2Idedtop d_hard_top.I_ded[29]-&gt;Ided2Idedtop d_hard_top.I_ded[30]-&gt;Ided2Idedtop d_hard_top.I_ded[31]-&gt;Ided2Idedtop d_hard_top.I_ded[32]-&gt;Ided2Idedtop d_hard_top.I_ded[33]-&gt;Ided2Idedtop d_hard_top.I_ded[34]-&gt;Ided2Idedtop d_hard_top.I_ded[35]-&gt;Ided2Idedtop d_hard_top.I_ded[36]-&gt;Ided2Idedtop d_hard_top.I_ded[37]-&gt;Ided2Idedtop d_hard_top.I_ded[38]-&gt;Ided2Idedtop d_hard_top.I_ded[39]-&gt;Ided2Idedtop d_hard_top.I_ded[40]-&gt;Ided2Idedtop d_hard_top.I_ded[41]-&gt;Ided2Idedtop d_hard_top.I_ded[42]-&gt;Ided2Idedtop d_hard_top.I_ded[43]-&gt;Ided2Idedtop d_hard_top.I_ded[44]-&gt;Ided2Idedtop d_hard_top.I_ded[45]-&gt;Ided2Idedtop d_hard_top.I_ded[46]-&gt;Ided2Idedtop d_hard_top.I_ded[47]-&gt;Ided2Idedtop d_hard_top.I_ded[48]-&gt;Ided2Idedtop d_hard_top.I_ded[49]-&gt;Ided2Idedtop d_hard_top.I_ded[50]-&gt;Ided2Idedtop d_hard_top.I_ded[51]-&gt;Ided2Idedtop d_hard_top.I_ded[52]-&gt;Ided2Idedtop d_hard_top.I_ded[53]-&gt;Ided2Idedtop d_hard_top.I_ded[54]-&gt;Ided2Idedtop d_hard_top.I_ded[55]-&gt;Ided2Idedtop d_hard_top.I_ded[56]-&gt;Ided2Idedtop d_hard_top.I_ded[57]-&gt;Ided2Idedtop d_hard_top.I_ded[58]-&gt;Ided2Idedtop d_hard_top.I_ded[59]-&gt;Ided2Idedtop d_hard_top.I_ded[60]-&gt;Ided2Idedtop d_hard_top.I_ded[61]-&gt;Ided2Idedtop d_hard_top.I_ded[62]-&gt;Ided2Idedtop d_hard_top.I_ded[63]-&gt;Ided2Idedtop d_hard_top.I_ded[64]-&gt;Ided2Idedtop d_hard_top.I_ded[65]-&gt;Ided2Idedtop d_hard_top.I_ded[66]-&gt;Ided2Idedtop d_hard_top.I_ded[67]-&gt;Ided2Idedtop d_hard_top.I_ded[68]-&gt;Ided2Idedtop d_hard_top.I_ded[69]-&gt;Ided2Idedtop d_hard_top.I_ded[70]-&gt;Ided2Idedtop d_hard_top.I_ded[71]-&gt;Ided2Idedtop</port>
			</inputs>
			<outputs>
				<port name="OUT_cfg">d_hard[0].out[0]-&gt;out2out d_hard[0].out[1]-&gt;out2out d_hard[0].out[2]-&gt;out2out d_hard[0].out[3]-&gt;out2out d_hard[0].out[4]-&gt;out2out d_hard[0].out[5]-&gt;out2out d_hard[0].out[6]-&gt;out2out d_hard[0].out[7]-&gt;out2out d_hard[0].out[8]-&gt;out2out d_hard[0].out[9]-&gt;out2out d_hard[0].out[10]-&gt;out2out d_hard[0].out[11]-&gt;out2out d_hard[0].out[12]-&gt;out2out d_hard[0].out[13]-&gt;out2out d_hard[0].out[14]-&gt;out2out d_hard[0].out[15]-&gt;out2out d_hard[0].out[16]-&gt;out2out d_hard[0].out[17]-&gt;out2out d_hard[0].out[18]-&gt;out2out d_hard[0].out[19]-&gt;out2out d_hard[0].out[20]-&gt;out2out d_hard[0].out[21]-&gt;out2out d_hard[0].out[22]-&gt;out2out d_hard[0].out[23]-&gt;out2out d_hard[0].out[24]-&gt;out2out d_hard[0].out[25]-&gt;out2out d_hard[0].out[26]-&gt;out2out d_hard[0].out[27]-&gt;out2out d_hard[0].out[28]-&gt;out2out d_hard[0].out[29]-&gt;out2out d_hard[0].out[30]-&gt;out2out d_hard[0].out[31]-&gt;out2out d_hard[0].out[32]-&gt;out2out d_hard[0].out[33]-&gt;out2out d_hard[0].out[34]-&gt;out2out d_hard[0].out[35]-&gt;out2out d_hard[0].out[36]-&gt;out2out d_hard[0].out[37]-&gt;out2out d_hard[0].out[38]-&gt;out2out d_hard[0].out[39]-&gt;out2out d_hard[0].out[40]-&gt;out2out d_hard[0].out[41]-&gt;out2out d_hard[0].out[42]-&gt;out2out d_hard[0].out[43]-&gt;out2out d_hard[0].out[44]-&gt;out2out d_hard[0].out[45]-&gt;out2out d_hard[0].out[46]-&gt;out2out d_hard[0].out[47]-&gt;out2out d_hard[0].out[48]-&gt;out2out d_hard[0].out[49]-&gt;out2out d_hard[0].out[50]-&gt;out2out d_hard[0].out[51]-&gt;out2out d_hard[0].out[52]-&gt;out2out d_hard[0].out[53]-&gt;out2out d_hard[0].out[54]-&gt;out2out d_hard[0].out[55]-&gt;out2out d_hard[0].out[56]-&gt;out2out d_hard[0].out[57]-&gt;out2out d_hard[0].out[58]-&gt;out2out d_hard[0].out[59]-&gt;out2out d_hard[0].out[60]-&gt;out2out d_hard[0].out[61]-&gt;out2out d_hard[0].out[62]-&gt;out2out d_hard[0].out[63]-&gt;out2out d_hard[0].out[64]-&gt;out2out d_hard[0].out[65]-&gt;out2out d_hard[0].out[66]-&gt;out2out d_hard[0].out[67]-&gt;out2out d_hard[0].out[68]-&gt;out2out d_hard[0].out[69]-&gt;out2out d_hard[0].out[70]-&gt;out2out d_hard[0].out[71]-&gt;out2out</port>
				<port name="O_ded">d_hard[0].out_ded[0]-&gt;Oded2Oded d_hard[0].out_ded[1]-&gt;Oded2Oded d_hard[0].out_ded[2]-&gt;Oded2Oded d_hard[0].out_ded[3]-&gt;Oded2Oded d_hard[0].out_ded[4]-&gt;Oded2Oded d_hard[0].out_ded[5]-&gt;Oded2Oded d_hard[0].out_ded[6]-&gt;Oded2Oded d_hard[0].out_ded[7]-&gt;Oded2Oded d_hard[0].out_ded[8]-&gt;Oded2Oded d_hard[0].out_ded[9]-&gt;Oded2Oded d_hard[0].out_ded[10]-&gt;Oded2Oded d_hard[0].out_ded[11]-&gt;Oded2Oded d_hard[0].out_ded[12]-&gt;Oded2Oded d_hard[0].out_ded[13]-&gt;Oded2Oded d_hard[0].out_ded[14]-&gt;Oded2Oded d_hard[0].out_ded[15]-&gt;Oded2Oded d_hard[0].out_ded[16]-&gt;Oded2Oded d_hard[0].out_ded[17]-&gt;Oded2Oded d_hard[0].out_ded[18]-&gt;Oded2Oded d_hard[0].out_ded[19]-&gt;Oded2Oded d_hard[0].out_ded[20]-&gt;Oded2Oded d_hard[0].out_ded[21]-&gt;Oded2Oded d_hard[0].out_ded[22]-&gt;Oded2Oded d_hard[0].out_ded[23]-&gt;Oded2Oded d_hard[0].out_ded[24]-&gt;Oded2Oded d_hard[0].out_ded[25]-&gt;Oded2Oded d_hard[0].out_ded[26]-&gt;Oded2Oded d_hard[0].out_ded[27]-&gt;Oded2Oded d_hard[0].out_ded[28]-&gt;Oded2Oded d_hard[0].out_ded[29]-&gt;Oded2Oded d_hard[0].out_ded[30]-&gt;Oded2Oded d_hard[0].out_ded[31]-&gt;Oded2Oded d_hard[0].out_ded[32]-&gt;Oded2Oded d_hard[0].out_ded[33]-&gt;Oded2Oded d_hard[0].out_ded[34]-&gt;Oded2Oded d_hard[0].out_ded[35]-&gt;Oded2Oded d_hard[0].out_ded[36]-&gt;Oded2Oded d_hard[0].out_ded[37]-&gt;Oded2Oded d_hard[0].out_ded[38]-&gt;Oded2Oded d_hard[0].out_ded[39]-&gt;Oded2Oded d_hard[0].out_ded[40]-&gt;Oded2Oded d_hard[0].out_ded[41]-&gt;Oded2Oded d_hard[0].out_ded[42]-&gt;Oded2Oded d_hard[0].out_ded[43]-&gt;Oded2Oded d_hard[0].out_ded[44]-&gt;Oded2Oded d_hard[0].out_ded[45]-&gt;Oded2Oded d_hard[0].out_ded[46]-&gt;Oded2Oded d_hard[0].out_ded[47]-&gt;Oded2Oded d_hard[0].out_ded[48]-&gt;Oded2Oded d_hard[0].out_ded[49]-&gt;Oded2Oded d_hard[0].out_ded[50]-&gt;Oded2Oded d_hard[0].out_ded[51]-&gt;Oded2Oded d_hard[0].out_ded[52]-&gt;Oded2Oded d_hard[0].out_ded[53]-&gt;Oded2Oded d_hard[0].out_ded[54]-&gt;Oded2Oded d_hard[0].out_ded[55]-&gt;Oded2Oded d_hard[0].out_ded[56]-&gt;Oded2Oded d_hard[0].out_ded[57]-&gt;Oded2Oded d_hard[0].out_ded[58]-&gt;Oded2Oded d_hard[0].out_ded[59]-&gt;Oded2Oded d_hard[0].out_ded[60]-&gt;Oded2Oded d_hard[0].out_ded[61]-&gt;Oded2Oded d_hard[0].out_ded[62]-&gt;Oded2Oded d_hard[0].out_ded[63]-&gt;Oded2Oded d_hard[0].out_ded[64]-&gt;Oded2Oded d_hard[0].out_ded[65]-&gt;Oded2Oded d_hard[0].out_ded[66]-&gt;Oded2Oded d_hard[0].out_ded[67]-&gt;Oded2Oded d_hard[0].out_ded[68]-&gt;Oded2Oded d_hard[0].out_ded[69]-&gt;Oded2Oded d_hard[0].out_ded[70]-&gt;Oded2Oded d_hard[0].out_ded[71]-&gt;Oded2Oded</port>
			</outputs>
			<clocks>
				<port name="clk">d_hard_top.clk[0]-&gt;clk2clktop</port>
			</clocks>
			<block name="hard_model_rest~34^out_ded~72" instance="d_hard[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="reset">d_hard_slice_rest.reset[0]-&gt;reset2reset</port>
					<port name="a">d_hard_slice_rest.A_cfg[0]-&gt;a2a d_hard_slice_rest.A_cfg[1]-&gt;a2a d_hard_slice_rest.A_cfg[2]-&gt;a2a d_hard_slice_rest.A_cfg[3]-&gt;a2a d_hard_slice_rest.A_cfg[4]-&gt;a2a d_hard_slice_rest.A_cfg[5]-&gt;a2a d_hard_slice_rest.A_cfg[6]-&gt;a2a d_hard_slice_rest.A_cfg[7]-&gt;a2a d_hard_slice_rest.A_cfg[8]-&gt;a2a d_hard_slice_rest.A_cfg[9]-&gt;a2a d_hard_slice_rest.A_cfg[10]-&gt;a2a d_hard_slice_rest.A_cfg[11]-&gt;a2a d_hard_slice_rest.A_cfg[12]-&gt;a2a d_hard_slice_rest.A_cfg[13]-&gt;a2a d_hard_slice_rest.A_cfg[14]-&gt;a2a d_hard_slice_rest.A_cfg[15]-&gt;a2a d_hard_slice_rest.A_cfg[16]-&gt;a2a d_hard_slice_rest.A_cfg[17]-&gt;a2a d_hard_slice_rest.A_cfg[18]-&gt;a2a d_hard_slice_rest.A_cfg[19]-&gt;a2a d_hard_slice_rest.A_cfg[20]-&gt;a2a d_hard_slice_rest.A_cfg[21]-&gt;a2a d_hard_slice_rest.A_cfg[22]-&gt;a2a d_hard_slice_rest.A_cfg[23]-&gt;a2a d_hard_slice_rest.A_cfg[24]-&gt;a2a d_hard_slice_rest.A_cfg[25]-&gt;a2a d_hard_slice_rest.A_cfg[26]-&gt;a2a d_hard_slice_rest.A_cfg[27]-&gt;a2a d_hard_slice_rest.A_cfg[28]-&gt;a2a d_hard_slice_rest.A_cfg[29]-&gt;a2a d_hard_slice_rest.A_cfg[30]-&gt;a2a d_hard_slice_rest.A_cfg[31]-&gt;a2a d_hard_slice_rest.A_cfg[32]-&gt;a2a d_hard_slice_rest.A_cfg[33]-&gt;a2a d_hard_slice_rest.A_cfg[34]-&gt;a2a d_hard_slice_rest.A_cfg[35]-&gt;a2a</port>
					<port name="b">d_hard_slice_rest.B_cfg[0]-&gt;b2b d_hard_slice_rest.B_cfg[1]-&gt;b2b d_hard_slice_rest.B_cfg[2]-&gt;b2b d_hard_slice_rest.B_cfg[3]-&gt;b2b d_hard_slice_rest.B_cfg[4]-&gt;b2b d_hard_slice_rest.B_cfg[5]-&gt;b2b d_hard_slice_rest.B_cfg[6]-&gt;b2b d_hard_slice_rest.B_cfg[7]-&gt;b2b d_hard_slice_rest.B_cfg[8]-&gt;b2b d_hard_slice_rest.B_cfg[9]-&gt;b2b d_hard_slice_rest.B_cfg[10]-&gt;b2b d_hard_slice_rest.B_cfg[11]-&gt;b2b d_hard_slice_rest.B_cfg[12]-&gt;b2b d_hard_slice_rest.B_cfg[13]-&gt;b2b d_hard_slice_rest.B_cfg[14]-&gt;b2b d_hard_slice_rest.B_cfg[15]-&gt;b2b d_hard_slice_rest.B_cfg[16]-&gt;b2b d_hard_slice_rest.B_cfg[17]-&gt;b2b d_hard_slice_rest.B_cfg[18]-&gt;b2b d_hard_slice_rest.B_cfg[19]-&gt;b2b d_hard_slice_rest.B_cfg[20]-&gt;b2b d_hard_slice_rest.B_cfg[21]-&gt;b2b d_hard_slice_rest.B_cfg[22]-&gt;b2b d_hard_slice_rest.B_cfg[23]-&gt;b2b d_hard_slice_rest.B_cfg[24]-&gt;b2b d_hard_slice_rest.B_cfg[25]-&gt;b2b d_hard_slice_rest.B_cfg[26]-&gt;b2b d_hard_slice_rest.B_cfg[27]-&gt;b2b d_hard_slice_rest.B_cfg[28]-&gt;b2b d_hard_slice_rest.B_cfg[29]-&gt;b2b d_hard_slice_rest.B_cfg[30]-&gt;b2b d_hard_slice_rest.B_cfg[31]-&gt;b2b d_hard_slice_rest.B_cfg[32]-&gt;b2b d_hard_slice_rest.B_cfg[33]-&gt;b2b d_hard_slice_rest.B_cfg[34]-&gt;b2b d_hard_slice_rest.B_cfg[35]-&gt;b2b</port>
					<port name="ab_ded">d_hard_slice_rest.I_ded[0]-&gt;Ided2Ided d_hard_slice_rest.I_ded[1]-&gt;Ided2Ided d_hard_slice_rest.I_ded[2]-&gt;Ided2Ided d_hard_slice_rest.I_ded[3]-&gt;Ided2Ided d_hard_slice_rest.I_ded[4]-&gt;Ided2Ided d_hard_slice_rest.I_ded[5]-&gt;Ided2Ided d_hard_slice_rest.I_ded[6]-&gt;Ided2Ided d_hard_slice_rest.I_ded[7]-&gt;Ided2Ided d_hard_slice_rest.I_ded[8]-&gt;Ided2Ided d_hard_slice_rest.I_ded[9]-&gt;Ided2Ided d_hard_slice_rest.I_ded[10]-&gt;Ided2Ided d_hard_slice_rest.I_ded[11]-&gt;Ided2Ided d_hard_slice_rest.I_ded[12]-&gt;Ided2Ided d_hard_slice_rest.I_ded[13]-&gt;Ided2Ided d_hard_slice_rest.I_ded[14]-&gt;Ided2Ided d_hard_slice_rest.I_ded[15]-&gt;Ided2Ided d_hard_slice_rest.I_ded[16]-&gt;Ided2Ided d_hard_slice_rest.I_ded[17]-&gt;Ided2Ided d_hard_slice_rest.I_ded[18]-&gt;Ided2Ided d_hard_slice_rest.I_ded[19]-&gt;Ided2Ided d_hard_slice_rest.I_ded[20]-&gt;Ided2Ided d_hard_slice_rest.I_ded[21]-&gt;Ided2Ided d_hard_slice_rest.I_ded[22]-&gt;Ided2Ided d_hard_slice_rest.I_ded[23]-&gt;Ided2Ided d_hard_slice_rest.I_ded[24]-&gt;Ided2Ided d_hard_slice_rest.I_ded[25]-&gt;Ided2Ided d_hard_slice_rest.I_ded[26]-&gt;Ided2Ided d_hard_slice_rest.I_ded[27]-&gt;Ided2Ided d_hard_slice_rest.I_ded[28]-&gt;Ided2Ided d_hard_slice_rest.I_ded[29]-&gt;Ided2Ided d_hard_slice_rest.I_ded[30]-&gt;Ided2Ided d_hard_slice_rest.I_ded[31]-&gt;Ided2Ided d_hard_slice_rest.I_ded[32]-&gt;Ided2Ided d_hard_slice_rest.I_ded[33]-&gt;Ided2Ided d_hard_slice_rest.I_ded[34]-&gt;Ided2Ided d_hard_slice_rest.I_ded[35]-&gt;Ided2Ided d_hard_slice_rest.I_ded[36]-&gt;Ided2Ided d_hard_slice_rest.I_ded[37]-&gt;Ided2Ided d_hard_slice_rest.I_ded[38]-&gt;Ided2Ided d_hard_slice_rest.I_ded[39]-&gt;Ided2Ided d_hard_slice_rest.I_ded[40]-&gt;Ided2Ided d_hard_slice_rest.I_ded[41]-&gt;Ided2Ided d_hard_slice_rest.I_ded[42]-&gt;Ided2Ided d_hard_slice_rest.I_ded[43]-&gt;Ided2Ided d_hard_slice_rest.I_ded[44]-&gt;Ided2Ided d_hard_slice_rest.I_ded[45]-&gt;Ided2Ided d_hard_slice_rest.I_ded[46]-&gt;Ided2Ided d_hard_slice_rest.I_ded[47]-&gt;Ided2Ided d_hard_slice_rest.I_ded[48]-&gt;Ided2Ided d_hard_slice_rest.I_ded[49]-&gt;Ided2Ided d_hard_slice_rest.I_ded[50]-&gt;Ided2Ided d_hard_slice_rest.I_ded[51]-&gt;Ided2Ided d_hard_slice_rest.I_ded[52]-&gt;Ided2Ided d_hard_slice_rest.I_ded[53]-&gt;Ided2Ided d_hard_slice_rest.I_ded[54]-&gt;Ided2Ided d_hard_slice_rest.I_ded[55]-&gt;Ided2Ided d_hard_slice_rest.I_ded[56]-&gt;Ided2Ided d_hard_slice_rest.I_ded[57]-&gt;Ided2Ided d_hard_slice_rest.I_ded[58]-&gt;Ided2Ided d_hard_slice_rest.I_ded[59]-&gt;Ided2Ided d_hard_slice_rest.I_ded[60]-&gt;Ided2Ided d_hard_slice_rest.I_ded[61]-&gt;Ided2Ided d_hard_slice_rest.I_ded[62]-&gt;Ided2Ided d_hard_slice_rest.I_ded[63]-&gt;Ided2Ided d_hard_slice_rest.I_ded[64]-&gt;Ided2Ided d_hard_slice_rest.I_ded[65]-&gt;Ided2Ided d_hard_slice_rest.I_ded[66]-&gt;Ided2Ided d_hard_slice_rest.I_ded[67]-&gt;Ided2Ided d_hard_slice_rest.I_ded[68]-&gt;Ided2Ided d_hard_slice_rest.I_ded[69]-&gt;Ided2Ided d_hard_slice_rest.I_ded[70]-&gt;Ided2Ided d_hard_slice_rest.I_ded[71]-&gt;Ided2Ided</port>
				</inputs>
				<outputs>
					<port name="out">hard_model_rest~34^out~0 hard_model_rest~34^out~1 hard_model_rest~34^out~2 hard_model_rest~34^out~3 hard_model_rest~34^out~4 hard_model_rest~34^out~5 hard_model_rest~34^out~6 hard_model_rest~34^out~7 hard_model_rest~34^out~8 hard_model_rest~34^out~9 hard_model_rest~34^out~10 hard_model_rest~34^out~11 hard_model_rest~34^out~12 hard_model_rest~34^out~13 hard_model_rest~34^out~14 hard_model_rest~34^out~15 hard_model_rest~34^out~16 hard_model_rest~34^out~17 hard_model_rest~34^out~18 hard_model_rest~34^out~19 hard_model_rest~34^out~20 hard_model_rest~34^out~21 hard_model_rest~34^out~22 hard_model_rest~34^out~23 hard_model_rest~34^out~24 hard_model_rest~34^out~25 hard_model_rest~34^out~26 hard_model_rest~34^out~27 hard_model_rest~34^out~28 hard_model_rest~34^out~29 hard_model_rest~34^out~30 hard_model_rest~34^out~31 hard_model_rest~34^out~32 hard_model_rest~34^out~33 hard_model_rest~34^out~34 hard_model_rest~34^out~35 hard_model_rest~34^out~36 hard_model_rest~34^out~37 hard_model_rest~34^out~38 hard_model_rest~34^out~39 hard_model_rest~34^out~40 hard_model_rest~34^out~41 hard_model_rest~34^out~42 hard_model_rest~34^out~43 hard_model_rest~34^out~44 hard_model_rest~34^out~45 hard_model_rest~34^out~46 hard_model_rest~34^out~47 hard_model_rest~34^out~48 hard_model_rest~34^out~49 hard_model_rest~34^out~50 hard_model_rest~34^out~51 hard_model_rest~34^out~52 hard_model_rest~34^out~53 hard_model_rest~34^out~54 hard_model_rest~34^out~55 hard_model_rest~34^out~56 hard_model_rest~34^out~57 hard_model_rest~34^out~58 hard_model_rest~34^out~59 hard_model_rest~34^out~60 hard_model_rest~34^out~61 hard_model_rest~34^out~62 hard_model_rest~34^out~63 hard_model_rest~34^out~64 hard_model_rest~34^out~65 hard_model_rest~34^out~66 hard_model_rest~34^out~67 hard_model_rest~34^out~68 hard_model_rest~34^out~69 hard_model_rest~34^out~70 hard_model_rest~34^out~71</port>
					<port name="out_ded">hard_model_rest~34^out_ded~72 hard_model_rest~34^out_ded~73 hard_model_rest~34^out_ded~74 hard_model_rest~34^out_ded~75 hard_model_rest~34^out_ded~76 hard_model_rest~34^out_ded~77 hard_model_rest~34^out_ded~78 hard_model_rest~34^out_ded~79 hard_model_rest~34^out_ded~80 hard_model_rest~34^out_ded~81 hard_model_rest~34^out_ded~82 hard_model_rest~34^out_ded~83 hard_model_rest~34^out_ded~84 hard_model_rest~34^out_ded~85 hard_model_rest~34^out_ded~86 hard_model_rest~34^out_ded~87 hard_model_rest~34^out_ded~88 hard_model_rest~34^out_ded~89 hard_model_rest~34^out_ded~90 hard_model_rest~34^out_ded~91 hard_model_rest~34^out_ded~92 hard_model_rest~34^out_ded~93 hard_model_rest~34^out_ded~94 hard_model_rest~34^out_ded~95 hard_model_rest~34^out_ded~96 hard_model_rest~34^out_ded~97 hard_model_rest~34^out_ded~98 hard_model_rest~34^out_ded~99 hard_model_rest~34^out_ded~100 hard_model_rest~34^out_ded~101 hard_model_rest~34^out_ded~102 hard_model_rest~34^out_ded~103 hard_model_rest~34^out_ded~104 hard_model_rest~34^out_ded~105 hard_model_rest~34^out_ded~106 hard_model_rest~34^out_ded~107 hard_model_rest~34^out_ded~108 hard_model_rest~34^out_ded~109 hard_model_rest~34^out_ded~110 hard_model_rest~34^out_ded~111 hard_model_rest~34^out_ded~112 hard_model_rest~34^out_ded~113 hard_model_rest~34^out_ded~114 hard_model_rest~34^out_ded~115 hard_model_rest~34^out_ded~116 hard_model_rest~34^out_ded~117 hard_model_rest~34^out_ded~118 hard_model_rest~34^out_ded~119 hard_model_rest~34^out_ded~120 hard_model_rest~34^out_ded~121 hard_model_rest~34^out_ded~122 hard_model_rest~34^out_ded~123 hard_model_rest~34^out_ded~124 hard_model_rest~34^out_ded~125 hard_model_rest~34^out_ded~126 hard_model_rest~34^out_ded~127 hard_model_rest~34^out_ded~128 hard_model_rest~34^out_ded~129 hard_model_rest~34^out_ded~130 hard_model_rest~34^out_ded~131 hard_model_rest~34^out_ded~132 hard_model_rest~34^out_ded~133 hard_model_rest~34^out_ded~134 hard_model_rest~34^out_ded~135 hard_model_rest~34^out_ded~136 hard_model_rest~34^out_ded~137 hard_model_rest~34^out_ded~138 hard_model_rest~34^out_ded~139 hard_model_rest~34^out_ded~140 hard_model_rest~34^out_ded~141 hard_model_rest~34^out_ded~142 hard_model_rest~34^out_ded~143</port>
				</outputs>
				<clocks>
					<port name="clk">d_hard_slice_rest.clk[0]-&gt;clk2clk</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="hard_model_rest~37^out_ded~72" instance="d_hard_top[11]" mode="d_hard_mode_rest">
		<inputs>
			<port name="reset">reset</port>
			<port name="I_upper">hard_model_rest~36^out~0 hard_model_rest~36^out~23 hard_model_rest~36^out~2 hard_model_rest~36^out~4 hard_model_rest~36^out~25 hard_model_rest~36^out~9 hard_model_rest~36^out~6 hard_model_rest~36^out~8 hard_model_rest~36^out~10 hard_model_rest~36^out~33 hard_model_rest~36^out~27 hard_model_rest~36^out~17 hard_model_rest~36^out~11 hard_model_rest~36^out~3 hard_model_rest~36^out~12 hard_model_rest~36^out~14 hard_model_rest~36^out~16 hard_model_rest~36^out~18 hard_model_rest~36^out~20 hard_model_rest~36^out~22 hard_model_rest~36^out~35 hard_model_rest~36^out~31 hard_model_rest~36^out~29 hard_model_rest~36^out~21 hard_model_rest~36^out~19 hard_model_rest~36^out~15 hard_model_rest~36^out~13 hard_model_rest~36^out~7 hard_model_rest~36^out~5 hard_model_rest~36^out~1 hard_model_rest~36^out~24 hard_model_rest~36^out~26 hard_model_rest~36^out~28 hard_model_rest~36^out~30 hard_model_rest~36^out~32 hard_model_rest~36^out~34</port>
			<port name="I_lower">hard_model_rest~36^out~52 hard_model_rest~36^out~50 hard_model_rest~36^out~48 hard_model_rest~36^out~46 hard_model_rest~36^out~44 hard_model_rest~36^out~42 hard_model_rest~36^out~36 hard_model_rest~36^out~38 hard_model_rest~36^out~40 hard_model_rest~36^out~71 hard_model_rest~36^out~69 hard_model_rest~36^out~67 hard_model_rest~36^out~65 hard_model_rest~36^out~63 hard_model_rest~36^out~61 hard_model_rest~36^out~59 hard_model_rest~36^out~57 hard_model_rest~36^out~55 hard_model_rest~36^out~53 hard_model_rest~36^out~51 hard_model_rest~36^out~49 hard_model_rest~36^out~47 hard_model_rest~36^out~45 hard_model_rest~36^out~43 hard_model_rest~36^out~41 hard_model_rest~36^out~39 hard_model_rest~36^out~68 hard_model_rest~36^out~70 hard_model_rest~36^out~66 hard_model_rest~36^out~64 hard_model_rest~36^out~62 hard_model_rest~36^out~60 hard_model_rest~36^out~58 hard_model_rest~36^out~56 hard_model_rest~36^out~54 hard_model_rest~36^out~37</port>
			<port name="I_ded">hard_model_rest~34^out_ded~72 hard_model_rest~34^out_ded~73 hard_model_rest~34^out_ded~74 hard_model_rest~34^out_ded~75 hard_model_rest~34^out_ded~76 hard_model_rest~34^out_ded~77 hard_model_rest~34^out_ded~78 hard_model_rest~34^out_ded~79 hard_model_rest~34^out_ded~80 hard_model_rest~34^out_ded~81 hard_model_rest~34^out_ded~82 hard_model_rest~34^out_ded~83 hard_model_rest~34^out_ded~84 hard_model_rest~34^out_ded~85 hard_model_rest~34^out_ded~86 hard_model_rest~34^out_ded~87 hard_model_rest~34^out_ded~88 hard_model_rest~34^out_ded~89 hard_model_rest~34^out_ded~90 hard_model_rest~34^out_ded~91 hard_model_rest~34^out_ded~92 hard_model_rest~34^out_ded~93 hard_model_rest~34^out_ded~94 hard_model_rest~34^out_ded~95 hard_model_rest~34^out_ded~96 hard_model_rest~34^out_ded~97 hard_model_rest~34^out_ded~98 hard_model_rest~34^out_ded~99 hard_model_rest~34^out_ded~100 hard_model_rest~34^out_ded~101 hard_model_rest~34^out_ded~102 hard_model_rest~34^out_ded~103 hard_model_rest~34^out_ded~104 hard_model_rest~34^out_ded~105 hard_model_rest~34^out_ded~106 hard_model_rest~34^out_ded~107 hard_model_rest~34^out_ded~108 hard_model_rest~34^out_ded~109 hard_model_rest~34^out_ded~110 hard_model_rest~34^out_ded~111 hard_model_rest~34^out_ded~112 hard_model_rest~34^out_ded~113 hard_model_rest~34^out_ded~114 hard_model_rest~34^out_ded~115 hard_model_rest~34^out_ded~116 hard_model_rest~34^out_ded~117 hard_model_rest~34^out_ded~118 hard_model_rest~34^out_ded~119 hard_model_rest~34^out_ded~120 hard_model_rest~34^out_ded~121 hard_model_rest~34^out_ded~122 hard_model_rest~34^out_ded~123 hard_model_rest~34^out_ded~124 hard_model_rest~34^out_ded~125 hard_model_rest~34^out_ded~126 hard_model_rest~34^out_ded~127 hard_model_rest~34^out_ded~128 hard_model_rest~34^out_ded~129 hard_model_rest~34^out_ded~130 hard_model_rest~34^out_ded~131 hard_model_rest~34^out_ded~132 hard_model_rest~34^out_ded~133 hard_model_rest~34^out_ded~134 hard_model_rest~34^out_ded~135 hard_model_rest~34^out_ded~136 hard_model_rest~34^out_ded~137 hard_model_rest~34^out_ded~138 hard_model_rest~34^out_ded~139 hard_model_rest~34^out_ded~140 hard_model_rest~34^out_ded~141 hard_model_rest~34^out_ded~142 hard_model_rest~34^out_ded~143</port>
		</inputs>
		<outputs>
			<port name="out">d_hard_slice_rest[0].OUT_cfg[0]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[1]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[2]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[3]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[4]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[5]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[6]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[7]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[8]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[9]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[10]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[11]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[12]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[13]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[14]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[15]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[16]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[17]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[18]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[19]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[20]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[21]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[22]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[23]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[24]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[25]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[26]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[27]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[28]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[29]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[30]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[31]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[32]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[33]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[34]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[35]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[36]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[37]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[38]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[39]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[40]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[41]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[42]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[43]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[44]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[45]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[46]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[47]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[48]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[49]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[50]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[51]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[52]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[53]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[54]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[55]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[56]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[57]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[58]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[59]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[60]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[61]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[62]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[63]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[64]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[65]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[66]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[67]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[68]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[69]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[70]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[71]-&gt;out2out</port>
			<port name="O_ded">d_hard_slice_rest[0].O_ded[0]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[1]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[2]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[3]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[4]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[5]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[6]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[7]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[8]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[9]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[10]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[11]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[12]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[13]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[14]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[15]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[16]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[17]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[18]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[19]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[20]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[21]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[22]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[23]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[24]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[25]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[26]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[27]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[28]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[29]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[30]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[31]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[32]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[33]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[34]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[35]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[36]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[37]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[38]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[39]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[40]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[41]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[42]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[43]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[44]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[45]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[46]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[47]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[48]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[49]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[50]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[51]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[52]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[53]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[54]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[55]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[56]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[57]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[58]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[59]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[60]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[61]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[62]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[63]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[64]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[65]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[66]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[67]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[68]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[69]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[70]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[71]-&gt;Oded2Odedtop</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="hard_model_rest~37^out_ded~72" instance="d_hard_slice_rest[0]" mode="default">
			<inputs>
				<port name="reset">d_hard_top.reset[0]-&gt;reset2resettop</port>
				<port name="A_cfg">d_hard_top.I_upper[0]-&gt;a2a d_hard_top.I_upper[29]-&gt;a2a d_hard_top.I_upper[2]-&gt;a2a d_hard_top.I_upper[13]-&gt;a2a d_hard_top.I_upper[3]-&gt;a2a d_hard_top.I_upper[28]-&gt;a2a d_hard_top.I_upper[6]-&gt;a2a d_hard_top.I_upper[27]-&gt;a2a d_hard_top.I_upper[7]-&gt;a2a d_hard_top.I_upper[5]-&gt;a2a d_hard_top.I_upper[8]-&gt;a2a d_hard_top.I_upper[12]-&gt;a2a d_hard_top.I_upper[14]-&gt;a2a d_hard_top.I_upper[26]-&gt;a2a d_hard_top.I_upper[15]-&gt;a2a d_hard_top.I_upper[25]-&gt;a2a d_hard_top.I_upper[16]-&gt;a2a d_hard_top.I_upper[11]-&gt;a2a d_hard_top.I_upper[17]-&gt;a2a d_hard_top.I_upper[24]-&gt;a2a d_hard_top.I_upper[18]-&gt;a2a d_hard_top.I_upper[23]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[1]-&gt;a2a d_hard_top.I_upper[30]-&gt;a2a d_hard_top.I_upper[4]-&gt;a2a d_hard_top.I_upper[31]-&gt;a2a d_hard_top.I_upper[10]-&gt;a2a d_hard_top.I_upper[32]-&gt;a2a d_hard_top.I_upper[22]-&gt;a2a d_hard_top.I_upper[33]-&gt;a2a d_hard_top.I_upper[21]-&gt;a2a d_hard_top.I_upper[34]-&gt;a2a d_hard_top.I_upper[9]-&gt;a2a d_hard_top.I_upper[35]-&gt;a2a d_hard_top.I_upper[20]-&gt;a2a</port>
				<port name="B_cfg">d_hard_top.I_lower[6]-&gt;b2b d_hard_top.I_lower[35]-&gt;b2b d_hard_top.I_lower[7]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[8]-&gt;b2b d_hard_top.I_lower[24]-&gt;b2b d_hard_top.I_lower[5]-&gt;b2b d_hard_top.I_lower[23]-&gt;b2b d_hard_top.I_lower[4]-&gt;b2b d_hard_top.I_lower[22]-&gt;b2b d_hard_top.I_lower[3]-&gt;b2b d_hard_top.I_lower[21]-&gt;b2b d_hard_top.I_lower[2]-&gt;b2b d_hard_top.I_lower[20]-&gt;b2b d_hard_top.I_lower[1]-&gt;b2b d_hard_top.I_lower[19]-&gt;b2b d_hard_top.I_lower[0]-&gt;b2b d_hard_top.I_lower[18]-&gt;b2b d_hard_top.I_lower[34]-&gt;b2b d_hard_top.I_lower[17]-&gt;b2b d_hard_top.I_lower[33]-&gt;b2b d_hard_top.I_lower[16]-&gt;b2b d_hard_top.I_lower[32]-&gt;b2b d_hard_top.I_lower[15]-&gt;b2b d_hard_top.I_lower[31]-&gt;b2b d_hard_top.I_lower[14]-&gt;b2b d_hard_top.I_lower[30]-&gt;b2b d_hard_top.I_lower[13]-&gt;b2b d_hard_top.I_lower[29]-&gt;b2b d_hard_top.I_lower[12]-&gt;b2b d_hard_top.I_lower[28]-&gt;b2b d_hard_top.I_lower[11]-&gt;b2b d_hard_top.I_lower[26]-&gt;b2b d_hard_top.I_lower[10]-&gt;b2b d_hard_top.I_lower[27]-&gt;b2b d_hard_top.I_lower[9]-&gt;b2b</port>
				<port name="I_ded">d_hard_top.I_ded[0]-&gt;Ided2Idedtop d_hard_top.I_ded[1]-&gt;Ided2Idedtop d_hard_top.I_ded[2]-&gt;Ided2Idedtop d_hard_top.I_ded[3]-&gt;Ided2Idedtop d_hard_top.I_ded[4]-&gt;Ided2Idedtop d_hard_top.I_ded[5]-&gt;Ided2Idedtop d_hard_top.I_ded[6]-&gt;Ided2Idedtop d_hard_top.I_ded[7]-&gt;Ided2Idedtop d_hard_top.I_ded[8]-&gt;Ided2Idedtop d_hard_top.I_ded[9]-&gt;Ided2Idedtop d_hard_top.I_ded[10]-&gt;Ided2Idedtop d_hard_top.I_ded[11]-&gt;Ided2Idedtop d_hard_top.I_ded[12]-&gt;Ided2Idedtop d_hard_top.I_ded[13]-&gt;Ided2Idedtop d_hard_top.I_ded[14]-&gt;Ided2Idedtop d_hard_top.I_ded[15]-&gt;Ided2Idedtop d_hard_top.I_ded[16]-&gt;Ided2Idedtop d_hard_top.I_ded[17]-&gt;Ided2Idedtop d_hard_top.I_ded[18]-&gt;Ided2Idedtop d_hard_top.I_ded[19]-&gt;Ided2Idedtop d_hard_top.I_ded[20]-&gt;Ided2Idedtop d_hard_top.I_ded[21]-&gt;Ided2Idedtop d_hard_top.I_ded[22]-&gt;Ided2Idedtop d_hard_top.I_ded[23]-&gt;Ided2Idedtop d_hard_top.I_ded[24]-&gt;Ided2Idedtop d_hard_top.I_ded[25]-&gt;Ided2Idedtop d_hard_top.I_ded[26]-&gt;Ided2Idedtop d_hard_top.I_ded[27]-&gt;Ided2Idedtop d_hard_top.I_ded[28]-&gt;Ided2Idedtop d_hard_top.I_ded[29]-&gt;Ided2Idedtop d_hard_top.I_ded[30]-&gt;Ided2Idedtop d_hard_top.I_ded[31]-&gt;Ided2Idedtop d_hard_top.I_ded[32]-&gt;Ided2Idedtop d_hard_top.I_ded[33]-&gt;Ided2Idedtop d_hard_top.I_ded[34]-&gt;Ided2Idedtop d_hard_top.I_ded[35]-&gt;Ided2Idedtop d_hard_top.I_ded[36]-&gt;Ided2Idedtop d_hard_top.I_ded[37]-&gt;Ided2Idedtop d_hard_top.I_ded[38]-&gt;Ided2Idedtop d_hard_top.I_ded[39]-&gt;Ided2Idedtop d_hard_top.I_ded[40]-&gt;Ided2Idedtop d_hard_top.I_ded[41]-&gt;Ided2Idedtop d_hard_top.I_ded[42]-&gt;Ided2Idedtop d_hard_top.I_ded[43]-&gt;Ided2Idedtop d_hard_top.I_ded[44]-&gt;Ided2Idedtop d_hard_top.I_ded[45]-&gt;Ided2Idedtop d_hard_top.I_ded[46]-&gt;Ided2Idedtop d_hard_top.I_ded[47]-&gt;Ided2Idedtop d_hard_top.I_ded[48]-&gt;Ided2Idedtop d_hard_top.I_ded[49]-&gt;Ided2Idedtop d_hard_top.I_ded[50]-&gt;Ided2Idedtop d_hard_top.I_ded[51]-&gt;Ided2Idedtop d_hard_top.I_ded[52]-&gt;Ided2Idedtop d_hard_top.I_ded[53]-&gt;Ided2Idedtop d_hard_top.I_ded[54]-&gt;Ided2Idedtop d_hard_top.I_ded[55]-&gt;Ided2Idedtop d_hard_top.I_ded[56]-&gt;Ided2Idedtop d_hard_top.I_ded[57]-&gt;Ided2Idedtop d_hard_top.I_ded[58]-&gt;Ided2Idedtop d_hard_top.I_ded[59]-&gt;Ided2Idedtop d_hard_top.I_ded[60]-&gt;Ided2Idedtop d_hard_top.I_ded[61]-&gt;Ided2Idedtop d_hard_top.I_ded[62]-&gt;Ided2Idedtop d_hard_top.I_ded[63]-&gt;Ided2Idedtop d_hard_top.I_ded[64]-&gt;Ided2Idedtop d_hard_top.I_ded[65]-&gt;Ided2Idedtop d_hard_top.I_ded[66]-&gt;Ided2Idedtop d_hard_top.I_ded[67]-&gt;Ided2Idedtop d_hard_top.I_ded[68]-&gt;Ided2Idedtop d_hard_top.I_ded[69]-&gt;Ided2Idedtop d_hard_top.I_ded[70]-&gt;Ided2Idedtop d_hard_top.I_ded[71]-&gt;Ided2Idedtop</port>
			</inputs>
			<outputs>
				<port name="OUT_cfg">d_hard[0].out[0]-&gt;out2out d_hard[0].out[1]-&gt;out2out d_hard[0].out[2]-&gt;out2out d_hard[0].out[3]-&gt;out2out d_hard[0].out[4]-&gt;out2out d_hard[0].out[5]-&gt;out2out d_hard[0].out[6]-&gt;out2out d_hard[0].out[7]-&gt;out2out d_hard[0].out[8]-&gt;out2out d_hard[0].out[9]-&gt;out2out d_hard[0].out[10]-&gt;out2out d_hard[0].out[11]-&gt;out2out d_hard[0].out[12]-&gt;out2out d_hard[0].out[13]-&gt;out2out d_hard[0].out[14]-&gt;out2out d_hard[0].out[15]-&gt;out2out d_hard[0].out[16]-&gt;out2out d_hard[0].out[17]-&gt;out2out d_hard[0].out[18]-&gt;out2out d_hard[0].out[19]-&gt;out2out d_hard[0].out[20]-&gt;out2out d_hard[0].out[21]-&gt;out2out d_hard[0].out[22]-&gt;out2out d_hard[0].out[23]-&gt;out2out d_hard[0].out[24]-&gt;out2out d_hard[0].out[25]-&gt;out2out d_hard[0].out[26]-&gt;out2out d_hard[0].out[27]-&gt;out2out d_hard[0].out[28]-&gt;out2out d_hard[0].out[29]-&gt;out2out d_hard[0].out[30]-&gt;out2out d_hard[0].out[31]-&gt;out2out d_hard[0].out[32]-&gt;out2out d_hard[0].out[33]-&gt;out2out d_hard[0].out[34]-&gt;out2out d_hard[0].out[35]-&gt;out2out d_hard[0].out[36]-&gt;out2out d_hard[0].out[37]-&gt;out2out d_hard[0].out[38]-&gt;out2out d_hard[0].out[39]-&gt;out2out d_hard[0].out[40]-&gt;out2out d_hard[0].out[41]-&gt;out2out d_hard[0].out[42]-&gt;out2out d_hard[0].out[43]-&gt;out2out d_hard[0].out[44]-&gt;out2out d_hard[0].out[45]-&gt;out2out d_hard[0].out[46]-&gt;out2out d_hard[0].out[47]-&gt;out2out d_hard[0].out[48]-&gt;out2out d_hard[0].out[49]-&gt;out2out d_hard[0].out[50]-&gt;out2out d_hard[0].out[51]-&gt;out2out d_hard[0].out[52]-&gt;out2out d_hard[0].out[53]-&gt;out2out d_hard[0].out[54]-&gt;out2out d_hard[0].out[55]-&gt;out2out d_hard[0].out[56]-&gt;out2out d_hard[0].out[57]-&gt;out2out d_hard[0].out[58]-&gt;out2out d_hard[0].out[59]-&gt;out2out d_hard[0].out[60]-&gt;out2out d_hard[0].out[61]-&gt;out2out d_hard[0].out[62]-&gt;out2out d_hard[0].out[63]-&gt;out2out d_hard[0].out[64]-&gt;out2out d_hard[0].out[65]-&gt;out2out d_hard[0].out[66]-&gt;out2out d_hard[0].out[67]-&gt;out2out d_hard[0].out[68]-&gt;out2out d_hard[0].out[69]-&gt;out2out d_hard[0].out[70]-&gt;out2out d_hard[0].out[71]-&gt;out2out</port>
				<port name="O_ded">d_hard[0].out_ded[0]-&gt;Oded2Oded d_hard[0].out_ded[1]-&gt;Oded2Oded d_hard[0].out_ded[2]-&gt;Oded2Oded d_hard[0].out_ded[3]-&gt;Oded2Oded d_hard[0].out_ded[4]-&gt;Oded2Oded d_hard[0].out_ded[5]-&gt;Oded2Oded d_hard[0].out_ded[6]-&gt;Oded2Oded d_hard[0].out_ded[7]-&gt;Oded2Oded d_hard[0].out_ded[8]-&gt;Oded2Oded d_hard[0].out_ded[9]-&gt;Oded2Oded d_hard[0].out_ded[10]-&gt;Oded2Oded d_hard[0].out_ded[11]-&gt;Oded2Oded d_hard[0].out_ded[12]-&gt;Oded2Oded d_hard[0].out_ded[13]-&gt;Oded2Oded d_hard[0].out_ded[14]-&gt;Oded2Oded d_hard[0].out_ded[15]-&gt;Oded2Oded d_hard[0].out_ded[16]-&gt;Oded2Oded d_hard[0].out_ded[17]-&gt;Oded2Oded d_hard[0].out_ded[18]-&gt;Oded2Oded d_hard[0].out_ded[19]-&gt;Oded2Oded d_hard[0].out_ded[20]-&gt;Oded2Oded d_hard[0].out_ded[21]-&gt;Oded2Oded d_hard[0].out_ded[22]-&gt;Oded2Oded d_hard[0].out_ded[23]-&gt;Oded2Oded d_hard[0].out_ded[24]-&gt;Oded2Oded d_hard[0].out_ded[25]-&gt;Oded2Oded d_hard[0].out_ded[26]-&gt;Oded2Oded d_hard[0].out_ded[27]-&gt;Oded2Oded d_hard[0].out_ded[28]-&gt;Oded2Oded d_hard[0].out_ded[29]-&gt;Oded2Oded d_hard[0].out_ded[30]-&gt;Oded2Oded d_hard[0].out_ded[31]-&gt;Oded2Oded d_hard[0].out_ded[32]-&gt;Oded2Oded d_hard[0].out_ded[33]-&gt;Oded2Oded d_hard[0].out_ded[34]-&gt;Oded2Oded d_hard[0].out_ded[35]-&gt;Oded2Oded d_hard[0].out_ded[36]-&gt;Oded2Oded d_hard[0].out_ded[37]-&gt;Oded2Oded d_hard[0].out_ded[38]-&gt;Oded2Oded d_hard[0].out_ded[39]-&gt;Oded2Oded d_hard[0].out_ded[40]-&gt;Oded2Oded d_hard[0].out_ded[41]-&gt;Oded2Oded d_hard[0].out_ded[42]-&gt;Oded2Oded d_hard[0].out_ded[43]-&gt;Oded2Oded d_hard[0].out_ded[44]-&gt;Oded2Oded d_hard[0].out_ded[45]-&gt;Oded2Oded d_hard[0].out_ded[46]-&gt;Oded2Oded d_hard[0].out_ded[47]-&gt;Oded2Oded d_hard[0].out_ded[48]-&gt;Oded2Oded d_hard[0].out_ded[49]-&gt;Oded2Oded d_hard[0].out_ded[50]-&gt;Oded2Oded d_hard[0].out_ded[51]-&gt;Oded2Oded d_hard[0].out_ded[52]-&gt;Oded2Oded d_hard[0].out_ded[53]-&gt;Oded2Oded d_hard[0].out_ded[54]-&gt;Oded2Oded d_hard[0].out_ded[55]-&gt;Oded2Oded d_hard[0].out_ded[56]-&gt;Oded2Oded d_hard[0].out_ded[57]-&gt;Oded2Oded d_hard[0].out_ded[58]-&gt;Oded2Oded d_hard[0].out_ded[59]-&gt;Oded2Oded d_hard[0].out_ded[60]-&gt;Oded2Oded d_hard[0].out_ded[61]-&gt;Oded2Oded d_hard[0].out_ded[62]-&gt;Oded2Oded d_hard[0].out_ded[63]-&gt;Oded2Oded d_hard[0].out_ded[64]-&gt;Oded2Oded d_hard[0].out_ded[65]-&gt;Oded2Oded d_hard[0].out_ded[66]-&gt;Oded2Oded d_hard[0].out_ded[67]-&gt;Oded2Oded d_hard[0].out_ded[68]-&gt;Oded2Oded d_hard[0].out_ded[69]-&gt;Oded2Oded d_hard[0].out_ded[70]-&gt;Oded2Oded d_hard[0].out_ded[71]-&gt;Oded2Oded</port>
			</outputs>
			<clocks>
				<port name="clk">d_hard_top.clk[0]-&gt;clk2clktop</port>
			</clocks>
			<block name="hard_model_rest~37^out_ded~72" instance="d_hard[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="reset">d_hard_slice_rest.reset[0]-&gt;reset2reset</port>
					<port name="a">d_hard_slice_rest.A_cfg[0]-&gt;a2a d_hard_slice_rest.A_cfg[1]-&gt;a2a d_hard_slice_rest.A_cfg[2]-&gt;a2a d_hard_slice_rest.A_cfg[3]-&gt;a2a d_hard_slice_rest.A_cfg[4]-&gt;a2a d_hard_slice_rest.A_cfg[5]-&gt;a2a d_hard_slice_rest.A_cfg[6]-&gt;a2a d_hard_slice_rest.A_cfg[7]-&gt;a2a d_hard_slice_rest.A_cfg[8]-&gt;a2a d_hard_slice_rest.A_cfg[9]-&gt;a2a d_hard_slice_rest.A_cfg[10]-&gt;a2a d_hard_slice_rest.A_cfg[11]-&gt;a2a d_hard_slice_rest.A_cfg[12]-&gt;a2a d_hard_slice_rest.A_cfg[13]-&gt;a2a d_hard_slice_rest.A_cfg[14]-&gt;a2a d_hard_slice_rest.A_cfg[15]-&gt;a2a d_hard_slice_rest.A_cfg[16]-&gt;a2a d_hard_slice_rest.A_cfg[17]-&gt;a2a d_hard_slice_rest.A_cfg[18]-&gt;a2a d_hard_slice_rest.A_cfg[19]-&gt;a2a d_hard_slice_rest.A_cfg[20]-&gt;a2a d_hard_slice_rest.A_cfg[21]-&gt;a2a d_hard_slice_rest.A_cfg[22]-&gt;a2a d_hard_slice_rest.A_cfg[23]-&gt;a2a d_hard_slice_rest.A_cfg[24]-&gt;a2a d_hard_slice_rest.A_cfg[25]-&gt;a2a d_hard_slice_rest.A_cfg[26]-&gt;a2a d_hard_slice_rest.A_cfg[27]-&gt;a2a d_hard_slice_rest.A_cfg[28]-&gt;a2a d_hard_slice_rest.A_cfg[29]-&gt;a2a d_hard_slice_rest.A_cfg[30]-&gt;a2a d_hard_slice_rest.A_cfg[31]-&gt;a2a d_hard_slice_rest.A_cfg[32]-&gt;a2a d_hard_slice_rest.A_cfg[33]-&gt;a2a d_hard_slice_rest.A_cfg[34]-&gt;a2a d_hard_slice_rest.A_cfg[35]-&gt;a2a</port>
					<port name="b">d_hard_slice_rest.B_cfg[0]-&gt;b2b d_hard_slice_rest.B_cfg[1]-&gt;b2b d_hard_slice_rest.B_cfg[2]-&gt;b2b d_hard_slice_rest.B_cfg[3]-&gt;b2b d_hard_slice_rest.B_cfg[4]-&gt;b2b d_hard_slice_rest.B_cfg[5]-&gt;b2b d_hard_slice_rest.B_cfg[6]-&gt;b2b d_hard_slice_rest.B_cfg[7]-&gt;b2b d_hard_slice_rest.B_cfg[8]-&gt;b2b d_hard_slice_rest.B_cfg[9]-&gt;b2b d_hard_slice_rest.B_cfg[10]-&gt;b2b d_hard_slice_rest.B_cfg[11]-&gt;b2b d_hard_slice_rest.B_cfg[12]-&gt;b2b d_hard_slice_rest.B_cfg[13]-&gt;b2b d_hard_slice_rest.B_cfg[14]-&gt;b2b d_hard_slice_rest.B_cfg[15]-&gt;b2b d_hard_slice_rest.B_cfg[16]-&gt;b2b d_hard_slice_rest.B_cfg[17]-&gt;b2b d_hard_slice_rest.B_cfg[18]-&gt;b2b d_hard_slice_rest.B_cfg[19]-&gt;b2b d_hard_slice_rest.B_cfg[20]-&gt;b2b d_hard_slice_rest.B_cfg[21]-&gt;b2b d_hard_slice_rest.B_cfg[22]-&gt;b2b d_hard_slice_rest.B_cfg[23]-&gt;b2b d_hard_slice_rest.B_cfg[24]-&gt;b2b d_hard_slice_rest.B_cfg[25]-&gt;b2b d_hard_slice_rest.B_cfg[26]-&gt;b2b d_hard_slice_rest.B_cfg[27]-&gt;b2b d_hard_slice_rest.B_cfg[28]-&gt;b2b d_hard_slice_rest.B_cfg[29]-&gt;b2b d_hard_slice_rest.B_cfg[30]-&gt;b2b d_hard_slice_rest.B_cfg[31]-&gt;b2b d_hard_slice_rest.B_cfg[32]-&gt;b2b d_hard_slice_rest.B_cfg[33]-&gt;b2b d_hard_slice_rest.B_cfg[34]-&gt;b2b d_hard_slice_rest.B_cfg[35]-&gt;b2b</port>
					<port name="ab_ded">d_hard_slice_rest.I_ded[0]-&gt;Ided2Ided d_hard_slice_rest.I_ded[1]-&gt;Ided2Ided d_hard_slice_rest.I_ded[2]-&gt;Ided2Ided d_hard_slice_rest.I_ded[3]-&gt;Ided2Ided d_hard_slice_rest.I_ded[4]-&gt;Ided2Ided d_hard_slice_rest.I_ded[5]-&gt;Ided2Ided d_hard_slice_rest.I_ded[6]-&gt;Ided2Ided d_hard_slice_rest.I_ded[7]-&gt;Ided2Ided d_hard_slice_rest.I_ded[8]-&gt;Ided2Ided d_hard_slice_rest.I_ded[9]-&gt;Ided2Ided d_hard_slice_rest.I_ded[10]-&gt;Ided2Ided d_hard_slice_rest.I_ded[11]-&gt;Ided2Ided d_hard_slice_rest.I_ded[12]-&gt;Ided2Ided d_hard_slice_rest.I_ded[13]-&gt;Ided2Ided d_hard_slice_rest.I_ded[14]-&gt;Ided2Ided d_hard_slice_rest.I_ded[15]-&gt;Ided2Ided d_hard_slice_rest.I_ded[16]-&gt;Ided2Ided d_hard_slice_rest.I_ded[17]-&gt;Ided2Ided d_hard_slice_rest.I_ded[18]-&gt;Ided2Ided d_hard_slice_rest.I_ded[19]-&gt;Ided2Ided d_hard_slice_rest.I_ded[20]-&gt;Ided2Ided d_hard_slice_rest.I_ded[21]-&gt;Ided2Ided d_hard_slice_rest.I_ded[22]-&gt;Ided2Ided d_hard_slice_rest.I_ded[23]-&gt;Ided2Ided d_hard_slice_rest.I_ded[24]-&gt;Ided2Ided d_hard_slice_rest.I_ded[25]-&gt;Ided2Ided d_hard_slice_rest.I_ded[26]-&gt;Ided2Ided d_hard_slice_rest.I_ded[27]-&gt;Ided2Ided d_hard_slice_rest.I_ded[28]-&gt;Ided2Ided d_hard_slice_rest.I_ded[29]-&gt;Ided2Ided d_hard_slice_rest.I_ded[30]-&gt;Ided2Ided d_hard_slice_rest.I_ded[31]-&gt;Ided2Ided d_hard_slice_rest.I_ded[32]-&gt;Ided2Ided d_hard_slice_rest.I_ded[33]-&gt;Ided2Ided d_hard_slice_rest.I_ded[34]-&gt;Ided2Ided d_hard_slice_rest.I_ded[35]-&gt;Ided2Ided d_hard_slice_rest.I_ded[36]-&gt;Ided2Ided d_hard_slice_rest.I_ded[37]-&gt;Ided2Ided d_hard_slice_rest.I_ded[38]-&gt;Ided2Ided d_hard_slice_rest.I_ded[39]-&gt;Ided2Ided d_hard_slice_rest.I_ded[40]-&gt;Ided2Ided d_hard_slice_rest.I_ded[41]-&gt;Ided2Ided d_hard_slice_rest.I_ded[42]-&gt;Ided2Ided d_hard_slice_rest.I_ded[43]-&gt;Ided2Ided d_hard_slice_rest.I_ded[44]-&gt;Ided2Ided d_hard_slice_rest.I_ded[45]-&gt;Ided2Ided d_hard_slice_rest.I_ded[46]-&gt;Ided2Ided d_hard_slice_rest.I_ded[47]-&gt;Ided2Ided d_hard_slice_rest.I_ded[48]-&gt;Ided2Ided d_hard_slice_rest.I_ded[49]-&gt;Ided2Ided d_hard_slice_rest.I_ded[50]-&gt;Ided2Ided d_hard_slice_rest.I_ded[51]-&gt;Ided2Ided d_hard_slice_rest.I_ded[52]-&gt;Ided2Ided d_hard_slice_rest.I_ded[53]-&gt;Ided2Ided d_hard_slice_rest.I_ded[54]-&gt;Ided2Ided d_hard_slice_rest.I_ded[55]-&gt;Ided2Ided d_hard_slice_rest.I_ded[56]-&gt;Ided2Ided d_hard_slice_rest.I_ded[57]-&gt;Ided2Ided d_hard_slice_rest.I_ded[58]-&gt;Ided2Ided d_hard_slice_rest.I_ded[59]-&gt;Ided2Ided d_hard_slice_rest.I_ded[60]-&gt;Ided2Ided d_hard_slice_rest.I_ded[61]-&gt;Ided2Ided d_hard_slice_rest.I_ded[62]-&gt;Ided2Ided d_hard_slice_rest.I_ded[63]-&gt;Ided2Ided d_hard_slice_rest.I_ded[64]-&gt;Ided2Ided d_hard_slice_rest.I_ded[65]-&gt;Ided2Ided d_hard_slice_rest.I_ded[66]-&gt;Ided2Ided d_hard_slice_rest.I_ded[67]-&gt;Ided2Ided d_hard_slice_rest.I_ded[68]-&gt;Ided2Ided d_hard_slice_rest.I_ded[69]-&gt;Ided2Ided d_hard_slice_rest.I_ded[70]-&gt;Ided2Ided d_hard_slice_rest.I_ded[71]-&gt;Ided2Ided</port>
				</inputs>
				<outputs>
					<port name="out">hard_model_rest~37^out~0 hard_model_rest~37^out~1 hard_model_rest~37^out~2 hard_model_rest~37^out~3 hard_model_rest~37^out~4 hard_model_rest~37^out~5 hard_model_rest~37^out~6 hard_model_rest~37^out~7 hard_model_rest~37^out~8 hard_model_rest~37^out~9 hard_model_rest~37^out~10 hard_model_rest~37^out~11 hard_model_rest~37^out~12 hard_model_rest~37^out~13 hard_model_rest~37^out~14 hard_model_rest~37^out~15 hard_model_rest~37^out~16 hard_model_rest~37^out~17 hard_model_rest~37^out~18 hard_model_rest~37^out~19 hard_model_rest~37^out~20 hard_model_rest~37^out~21 hard_model_rest~37^out~22 hard_model_rest~37^out~23 hard_model_rest~37^out~24 hard_model_rest~37^out~25 hard_model_rest~37^out~26 hard_model_rest~37^out~27 hard_model_rest~37^out~28 hard_model_rest~37^out~29 hard_model_rest~37^out~30 hard_model_rest~37^out~31 hard_model_rest~37^out~32 hard_model_rest~37^out~33 hard_model_rest~37^out~34 hard_model_rest~37^out~35 hard_model_rest~37^out~36 hard_model_rest~37^out~37 hard_model_rest~37^out~38 hard_model_rest~37^out~39 hard_model_rest~37^out~40 hard_model_rest~37^out~41 hard_model_rest~37^out~42 hard_model_rest~37^out~43 hard_model_rest~37^out~44 hard_model_rest~37^out~45 hard_model_rest~37^out~46 hard_model_rest~37^out~47 hard_model_rest~37^out~48 hard_model_rest~37^out~49 hard_model_rest~37^out~50 hard_model_rest~37^out~51 hard_model_rest~37^out~52 hard_model_rest~37^out~53 hard_model_rest~37^out~54 hard_model_rest~37^out~55 hard_model_rest~37^out~56 hard_model_rest~37^out~57 hard_model_rest~37^out~58 hard_model_rest~37^out~59 hard_model_rest~37^out~60 hard_model_rest~37^out~61 hard_model_rest~37^out~62 hard_model_rest~37^out~63 hard_model_rest~37^out~64 hard_model_rest~37^out~65 hard_model_rest~37^out~66 hard_model_rest~37^out~67 hard_model_rest~37^out~68 hard_model_rest~37^out~69 hard_model_rest~37^out~70 hard_model_rest~37^out~71</port>
					<port name="out_ded">hard_model_rest~37^out_ded~72 hard_model_rest~37^out_ded~73 hard_model_rest~37^out_ded~74 hard_model_rest~37^out_ded~75 hard_model_rest~37^out_ded~76 hard_model_rest~37^out_ded~77 hard_model_rest~37^out_ded~78 hard_model_rest~37^out_ded~79 hard_model_rest~37^out_ded~80 hard_model_rest~37^out_ded~81 hard_model_rest~37^out_ded~82 hard_model_rest~37^out_ded~83 hard_model_rest~37^out_ded~84 hard_model_rest~37^out_ded~85 hard_model_rest~37^out_ded~86 hard_model_rest~37^out_ded~87 hard_model_rest~37^out_ded~88 hard_model_rest~37^out_ded~89 hard_model_rest~37^out_ded~90 hard_model_rest~37^out_ded~91 hard_model_rest~37^out_ded~92 hard_model_rest~37^out_ded~93 hard_model_rest~37^out_ded~94 hard_model_rest~37^out_ded~95 hard_model_rest~37^out_ded~96 hard_model_rest~37^out_ded~97 hard_model_rest~37^out_ded~98 hard_model_rest~37^out_ded~99 hard_model_rest~37^out_ded~100 hard_model_rest~37^out_ded~101 hard_model_rest~37^out_ded~102 hard_model_rest~37^out_ded~103 hard_model_rest~37^out_ded~104 hard_model_rest~37^out_ded~105 hard_model_rest~37^out_ded~106 hard_model_rest~37^out_ded~107 hard_model_rest~37^out_ded~108 hard_model_rest~37^out_ded~109 hard_model_rest~37^out_ded~110 hard_model_rest~37^out_ded~111 hard_model_rest~37^out_ded~112 hard_model_rest~37^out_ded~113 hard_model_rest~37^out_ded~114 hard_model_rest~37^out_ded~115 hard_model_rest~37^out_ded~116 hard_model_rest~37^out_ded~117 hard_model_rest~37^out_ded~118 hard_model_rest~37^out_ded~119 hard_model_rest~37^out_ded~120 hard_model_rest~37^out_ded~121 hard_model_rest~37^out_ded~122 hard_model_rest~37^out_ded~123 hard_model_rest~37^out_ded~124 hard_model_rest~37^out_ded~125 hard_model_rest~37^out_ded~126 hard_model_rest~37^out_ded~127 hard_model_rest~37^out_ded~128 hard_model_rest~37^out_ded~129 hard_model_rest~37^out_ded~130 hard_model_rest~37^out_ded~131 hard_model_rest~37^out_ded~132 hard_model_rest~37^out_ded~133 hard_model_rest~37^out_ded~134 hard_model_rest~37^out_ded~135 hard_model_rest~37^out_ded~136 hard_model_rest~37^out_ded~137 hard_model_rest~37^out_ded~138 hard_model_rest~37^out_ded~139 hard_model_rest~37^out_ded~140 hard_model_rest~37^out_ded~141 hard_model_rest~37^out_ded~142 hard_model_rest~37^out_ded~143</port>
				</outputs>
				<clocks>
					<port name="clk">d_hard_slice_rest.clk[0]-&gt;clk2clk</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="hard_model_rest~40^out_ded~72" instance="d_hard_top[12]" mode="d_hard_mode_rest">
		<inputs>
			<port name="reset">reset</port>
			<port name="I_upper">hard_model_rest~39^out~0 hard_model_rest~39^out~23 hard_model_rest~39^out~2 hard_model_rest~39^out~4 hard_model_rest~39^out~25 hard_model_rest~39^out~9 hard_model_rest~39^out~6 hard_model_rest~39^out~8 hard_model_rest~39^out~10 hard_model_rest~39^out~33 hard_model_rest~39^out~27 hard_model_rest~39^out~17 hard_model_rest~39^out~11 hard_model_rest~39^out~3 hard_model_rest~39^out~12 hard_model_rest~39^out~14 hard_model_rest~39^out~16 hard_model_rest~39^out~18 hard_model_rest~39^out~20 hard_model_rest~39^out~22 hard_model_rest~39^out~35 hard_model_rest~39^out~31 hard_model_rest~39^out~29 hard_model_rest~39^out~21 hard_model_rest~39^out~19 hard_model_rest~39^out~15 hard_model_rest~39^out~13 hard_model_rest~39^out~7 hard_model_rest~39^out~5 hard_model_rest~39^out~1 hard_model_rest~39^out~24 hard_model_rest~39^out~26 hard_model_rest~39^out~28 hard_model_rest~39^out~30 hard_model_rest~39^out~32 hard_model_rest~39^out~34</port>
			<port name="I_lower">hard_model_rest~39^out~52 hard_model_rest~39^out~50 hard_model_rest~39^out~48 hard_model_rest~39^out~46 hard_model_rest~39^out~44 hard_model_rest~39^out~42 hard_model_rest~39^out~36 hard_model_rest~39^out~38 hard_model_rest~39^out~40 hard_model_rest~39^out~71 hard_model_rest~39^out~69 hard_model_rest~39^out~67 hard_model_rest~39^out~65 hard_model_rest~39^out~63 hard_model_rest~39^out~61 hard_model_rest~39^out~59 hard_model_rest~39^out~57 hard_model_rest~39^out~55 hard_model_rest~39^out~53 hard_model_rest~39^out~51 hard_model_rest~39^out~49 hard_model_rest~39^out~47 hard_model_rest~39^out~45 hard_model_rest~39^out~43 hard_model_rest~39^out~41 hard_model_rest~39^out~39 hard_model_rest~39^out~68 hard_model_rest~39^out~70 hard_model_rest~39^out~66 hard_model_rest~39^out~64 hard_model_rest~39^out~62 hard_model_rest~39^out~60 hard_model_rest~39^out~58 hard_model_rest~39^out~56 hard_model_rest~39^out~54 hard_model_rest~39^out~37</port>
			<port name="I_ded">hard_model_rest~37^out_ded~72 hard_model_rest~37^out_ded~73 hard_model_rest~37^out_ded~74 hard_model_rest~37^out_ded~75 hard_model_rest~37^out_ded~76 hard_model_rest~37^out_ded~77 hard_model_rest~37^out_ded~78 hard_model_rest~37^out_ded~79 hard_model_rest~37^out_ded~80 hard_model_rest~37^out_ded~81 hard_model_rest~37^out_ded~82 hard_model_rest~37^out_ded~83 hard_model_rest~37^out_ded~84 hard_model_rest~37^out_ded~85 hard_model_rest~37^out_ded~86 hard_model_rest~37^out_ded~87 hard_model_rest~37^out_ded~88 hard_model_rest~37^out_ded~89 hard_model_rest~37^out_ded~90 hard_model_rest~37^out_ded~91 hard_model_rest~37^out_ded~92 hard_model_rest~37^out_ded~93 hard_model_rest~37^out_ded~94 hard_model_rest~37^out_ded~95 hard_model_rest~37^out_ded~96 hard_model_rest~37^out_ded~97 hard_model_rest~37^out_ded~98 hard_model_rest~37^out_ded~99 hard_model_rest~37^out_ded~100 hard_model_rest~37^out_ded~101 hard_model_rest~37^out_ded~102 hard_model_rest~37^out_ded~103 hard_model_rest~37^out_ded~104 hard_model_rest~37^out_ded~105 hard_model_rest~37^out_ded~106 hard_model_rest~37^out_ded~107 hard_model_rest~37^out_ded~108 hard_model_rest~37^out_ded~109 hard_model_rest~37^out_ded~110 hard_model_rest~37^out_ded~111 hard_model_rest~37^out_ded~112 hard_model_rest~37^out_ded~113 hard_model_rest~37^out_ded~114 hard_model_rest~37^out_ded~115 hard_model_rest~37^out_ded~116 hard_model_rest~37^out_ded~117 hard_model_rest~37^out_ded~118 hard_model_rest~37^out_ded~119 hard_model_rest~37^out_ded~120 hard_model_rest~37^out_ded~121 hard_model_rest~37^out_ded~122 hard_model_rest~37^out_ded~123 hard_model_rest~37^out_ded~124 hard_model_rest~37^out_ded~125 hard_model_rest~37^out_ded~126 hard_model_rest~37^out_ded~127 hard_model_rest~37^out_ded~128 hard_model_rest~37^out_ded~129 hard_model_rest~37^out_ded~130 hard_model_rest~37^out_ded~131 hard_model_rest~37^out_ded~132 hard_model_rest~37^out_ded~133 hard_model_rest~37^out_ded~134 hard_model_rest~37^out_ded~135 hard_model_rest~37^out_ded~136 hard_model_rest~37^out_ded~137 hard_model_rest~37^out_ded~138 hard_model_rest~37^out_ded~139 hard_model_rest~37^out_ded~140 hard_model_rest~37^out_ded~141 hard_model_rest~37^out_ded~142 hard_model_rest~37^out_ded~143</port>
		</inputs>
		<outputs>
			<port name="out">d_hard_slice_rest[0].OUT_cfg[0]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[1]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[2]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[3]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[4]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[5]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[6]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[7]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[8]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[9]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[10]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[11]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[12]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[13]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[14]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[15]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[16]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[17]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[18]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[19]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[20]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[21]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[22]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[23]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[24]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[25]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[26]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[27]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[28]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[29]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[30]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[31]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[32]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[33]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[34]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[35]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[36]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[37]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[38]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[39]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[40]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[41]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[42]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[43]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[44]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[45]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[46]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[47]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[48]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[49]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[50]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[51]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[52]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[53]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[54]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[55]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[56]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[57]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[58]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[59]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[60]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[61]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[62]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[63]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[64]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[65]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[66]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[67]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[68]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[69]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[70]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[71]-&gt;out2out</port>
			<port name="O_ded">d_hard_slice_rest[0].O_ded[0]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[1]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[2]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[3]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[4]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[5]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[6]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[7]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[8]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[9]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[10]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[11]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[12]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[13]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[14]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[15]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[16]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[17]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[18]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[19]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[20]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[21]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[22]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[23]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[24]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[25]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[26]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[27]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[28]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[29]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[30]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[31]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[32]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[33]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[34]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[35]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[36]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[37]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[38]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[39]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[40]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[41]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[42]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[43]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[44]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[45]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[46]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[47]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[48]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[49]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[50]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[51]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[52]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[53]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[54]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[55]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[56]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[57]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[58]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[59]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[60]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[61]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[62]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[63]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[64]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[65]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[66]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[67]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[68]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[69]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[70]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[71]-&gt;Oded2Odedtop</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="hard_model_rest~40^out_ded~72" instance="d_hard_slice_rest[0]" mode="default">
			<inputs>
				<port name="reset">d_hard_top.reset[0]-&gt;reset2resettop</port>
				<port name="A_cfg">d_hard_top.I_upper[0]-&gt;a2a d_hard_top.I_upper[29]-&gt;a2a d_hard_top.I_upper[2]-&gt;a2a d_hard_top.I_upper[13]-&gt;a2a d_hard_top.I_upper[3]-&gt;a2a d_hard_top.I_upper[28]-&gt;a2a d_hard_top.I_upper[6]-&gt;a2a d_hard_top.I_upper[27]-&gt;a2a d_hard_top.I_upper[7]-&gt;a2a d_hard_top.I_upper[5]-&gt;a2a d_hard_top.I_upper[8]-&gt;a2a d_hard_top.I_upper[12]-&gt;a2a d_hard_top.I_upper[14]-&gt;a2a d_hard_top.I_upper[26]-&gt;a2a d_hard_top.I_upper[15]-&gt;a2a d_hard_top.I_upper[25]-&gt;a2a d_hard_top.I_upper[16]-&gt;a2a d_hard_top.I_upper[11]-&gt;a2a d_hard_top.I_upper[17]-&gt;a2a d_hard_top.I_upper[24]-&gt;a2a d_hard_top.I_upper[18]-&gt;a2a d_hard_top.I_upper[23]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[1]-&gt;a2a d_hard_top.I_upper[30]-&gt;a2a d_hard_top.I_upper[4]-&gt;a2a d_hard_top.I_upper[31]-&gt;a2a d_hard_top.I_upper[10]-&gt;a2a d_hard_top.I_upper[32]-&gt;a2a d_hard_top.I_upper[22]-&gt;a2a d_hard_top.I_upper[33]-&gt;a2a d_hard_top.I_upper[21]-&gt;a2a d_hard_top.I_upper[34]-&gt;a2a d_hard_top.I_upper[9]-&gt;a2a d_hard_top.I_upper[35]-&gt;a2a d_hard_top.I_upper[20]-&gt;a2a</port>
				<port name="B_cfg">d_hard_top.I_lower[6]-&gt;b2b d_hard_top.I_lower[35]-&gt;b2b d_hard_top.I_lower[7]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[8]-&gt;b2b d_hard_top.I_lower[24]-&gt;b2b d_hard_top.I_lower[5]-&gt;b2b d_hard_top.I_lower[23]-&gt;b2b d_hard_top.I_lower[4]-&gt;b2b d_hard_top.I_lower[22]-&gt;b2b d_hard_top.I_lower[3]-&gt;b2b d_hard_top.I_lower[21]-&gt;b2b d_hard_top.I_lower[2]-&gt;b2b d_hard_top.I_lower[20]-&gt;b2b d_hard_top.I_lower[1]-&gt;b2b d_hard_top.I_lower[19]-&gt;b2b d_hard_top.I_lower[0]-&gt;b2b d_hard_top.I_lower[18]-&gt;b2b d_hard_top.I_lower[34]-&gt;b2b d_hard_top.I_lower[17]-&gt;b2b d_hard_top.I_lower[33]-&gt;b2b d_hard_top.I_lower[16]-&gt;b2b d_hard_top.I_lower[32]-&gt;b2b d_hard_top.I_lower[15]-&gt;b2b d_hard_top.I_lower[31]-&gt;b2b d_hard_top.I_lower[14]-&gt;b2b d_hard_top.I_lower[30]-&gt;b2b d_hard_top.I_lower[13]-&gt;b2b d_hard_top.I_lower[29]-&gt;b2b d_hard_top.I_lower[12]-&gt;b2b d_hard_top.I_lower[28]-&gt;b2b d_hard_top.I_lower[11]-&gt;b2b d_hard_top.I_lower[26]-&gt;b2b d_hard_top.I_lower[10]-&gt;b2b d_hard_top.I_lower[27]-&gt;b2b d_hard_top.I_lower[9]-&gt;b2b</port>
				<port name="I_ded">d_hard_top.I_ded[0]-&gt;Ided2Idedtop d_hard_top.I_ded[1]-&gt;Ided2Idedtop d_hard_top.I_ded[2]-&gt;Ided2Idedtop d_hard_top.I_ded[3]-&gt;Ided2Idedtop d_hard_top.I_ded[4]-&gt;Ided2Idedtop d_hard_top.I_ded[5]-&gt;Ided2Idedtop d_hard_top.I_ded[6]-&gt;Ided2Idedtop d_hard_top.I_ded[7]-&gt;Ided2Idedtop d_hard_top.I_ded[8]-&gt;Ided2Idedtop d_hard_top.I_ded[9]-&gt;Ided2Idedtop d_hard_top.I_ded[10]-&gt;Ided2Idedtop d_hard_top.I_ded[11]-&gt;Ided2Idedtop d_hard_top.I_ded[12]-&gt;Ided2Idedtop d_hard_top.I_ded[13]-&gt;Ided2Idedtop d_hard_top.I_ded[14]-&gt;Ided2Idedtop d_hard_top.I_ded[15]-&gt;Ided2Idedtop d_hard_top.I_ded[16]-&gt;Ided2Idedtop d_hard_top.I_ded[17]-&gt;Ided2Idedtop d_hard_top.I_ded[18]-&gt;Ided2Idedtop d_hard_top.I_ded[19]-&gt;Ided2Idedtop d_hard_top.I_ded[20]-&gt;Ided2Idedtop d_hard_top.I_ded[21]-&gt;Ided2Idedtop d_hard_top.I_ded[22]-&gt;Ided2Idedtop d_hard_top.I_ded[23]-&gt;Ided2Idedtop d_hard_top.I_ded[24]-&gt;Ided2Idedtop d_hard_top.I_ded[25]-&gt;Ided2Idedtop d_hard_top.I_ded[26]-&gt;Ided2Idedtop d_hard_top.I_ded[27]-&gt;Ided2Idedtop d_hard_top.I_ded[28]-&gt;Ided2Idedtop d_hard_top.I_ded[29]-&gt;Ided2Idedtop d_hard_top.I_ded[30]-&gt;Ided2Idedtop d_hard_top.I_ded[31]-&gt;Ided2Idedtop d_hard_top.I_ded[32]-&gt;Ided2Idedtop d_hard_top.I_ded[33]-&gt;Ided2Idedtop d_hard_top.I_ded[34]-&gt;Ided2Idedtop d_hard_top.I_ded[35]-&gt;Ided2Idedtop d_hard_top.I_ded[36]-&gt;Ided2Idedtop d_hard_top.I_ded[37]-&gt;Ided2Idedtop d_hard_top.I_ded[38]-&gt;Ided2Idedtop d_hard_top.I_ded[39]-&gt;Ided2Idedtop d_hard_top.I_ded[40]-&gt;Ided2Idedtop d_hard_top.I_ded[41]-&gt;Ided2Idedtop d_hard_top.I_ded[42]-&gt;Ided2Idedtop d_hard_top.I_ded[43]-&gt;Ided2Idedtop d_hard_top.I_ded[44]-&gt;Ided2Idedtop d_hard_top.I_ded[45]-&gt;Ided2Idedtop d_hard_top.I_ded[46]-&gt;Ided2Idedtop d_hard_top.I_ded[47]-&gt;Ided2Idedtop d_hard_top.I_ded[48]-&gt;Ided2Idedtop d_hard_top.I_ded[49]-&gt;Ided2Idedtop d_hard_top.I_ded[50]-&gt;Ided2Idedtop d_hard_top.I_ded[51]-&gt;Ided2Idedtop d_hard_top.I_ded[52]-&gt;Ided2Idedtop d_hard_top.I_ded[53]-&gt;Ided2Idedtop d_hard_top.I_ded[54]-&gt;Ided2Idedtop d_hard_top.I_ded[55]-&gt;Ided2Idedtop d_hard_top.I_ded[56]-&gt;Ided2Idedtop d_hard_top.I_ded[57]-&gt;Ided2Idedtop d_hard_top.I_ded[58]-&gt;Ided2Idedtop d_hard_top.I_ded[59]-&gt;Ided2Idedtop d_hard_top.I_ded[60]-&gt;Ided2Idedtop d_hard_top.I_ded[61]-&gt;Ided2Idedtop d_hard_top.I_ded[62]-&gt;Ided2Idedtop d_hard_top.I_ded[63]-&gt;Ided2Idedtop d_hard_top.I_ded[64]-&gt;Ided2Idedtop d_hard_top.I_ded[65]-&gt;Ided2Idedtop d_hard_top.I_ded[66]-&gt;Ided2Idedtop d_hard_top.I_ded[67]-&gt;Ided2Idedtop d_hard_top.I_ded[68]-&gt;Ided2Idedtop d_hard_top.I_ded[69]-&gt;Ided2Idedtop d_hard_top.I_ded[70]-&gt;Ided2Idedtop d_hard_top.I_ded[71]-&gt;Ided2Idedtop</port>
			</inputs>
			<outputs>
				<port name="OUT_cfg">d_hard[0].out[0]-&gt;out2out d_hard[0].out[1]-&gt;out2out d_hard[0].out[2]-&gt;out2out d_hard[0].out[3]-&gt;out2out d_hard[0].out[4]-&gt;out2out d_hard[0].out[5]-&gt;out2out d_hard[0].out[6]-&gt;out2out d_hard[0].out[7]-&gt;out2out d_hard[0].out[8]-&gt;out2out d_hard[0].out[9]-&gt;out2out d_hard[0].out[10]-&gt;out2out d_hard[0].out[11]-&gt;out2out d_hard[0].out[12]-&gt;out2out d_hard[0].out[13]-&gt;out2out d_hard[0].out[14]-&gt;out2out d_hard[0].out[15]-&gt;out2out d_hard[0].out[16]-&gt;out2out d_hard[0].out[17]-&gt;out2out d_hard[0].out[18]-&gt;out2out d_hard[0].out[19]-&gt;out2out d_hard[0].out[20]-&gt;out2out d_hard[0].out[21]-&gt;out2out d_hard[0].out[22]-&gt;out2out d_hard[0].out[23]-&gt;out2out d_hard[0].out[24]-&gt;out2out d_hard[0].out[25]-&gt;out2out d_hard[0].out[26]-&gt;out2out d_hard[0].out[27]-&gt;out2out d_hard[0].out[28]-&gt;out2out d_hard[0].out[29]-&gt;out2out d_hard[0].out[30]-&gt;out2out d_hard[0].out[31]-&gt;out2out d_hard[0].out[32]-&gt;out2out d_hard[0].out[33]-&gt;out2out d_hard[0].out[34]-&gt;out2out d_hard[0].out[35]-&gt;out2out d_hard[0].out[36]-&gt;out2out d_hard[0].out[37]-&gt;out2out d_hard[0].out[38]-&gt;out2out d_hard[0].out[39]-&gt;out2out d_hard[0].out[40]-&gt;out2out d_hard[0].out[41]-&gt;out2out d_hard[0].out[42]-&gt;out2out d_hard[0].out[43]-&gt;out2out d_hard[0].out[44]-&gt;out2out d_hard[0].out[45]-&gt;out2out d_hard[0].out[46]-&gt;out2out d_hard[0].out[47]-&gt;out2out d_hard[0].out[48]-&gt;out2out d_hard[0].out[49]-&gt;out2out d_hard[0].out[50]-&gt;out2out d_hard[0].out[51]-&gt;out2out d_hard[0].out[52]-&gt;out2out d_hard[0].out[53]-&gt;out2out d_hard[0].out[54]-&gt;out2out d_hard[0].out[55]-&gt;out2out d_hard[0].out[56]-&gt;out2out d_hard[0].out[57]-&gt;out2out d_hard[0].out[58]-&gt;out2out d_hard[0].out[59]-&gt;out2out d_hard[0].out[60]-&gt;out2out d_hard[0].out[61]-&gt;out2out d_hard[0].out[62]-&gt;out2out d_hard[0].out[63]-&gt;out2out d_hard[0].out[64]-&gt;out2out d_hard[0].out[65]-&gt;out2out d_hard[0].out[66]-&gt;out2out d_hard[0].out[67]-&gt;out2out d_hard[0].out[68]-&gt;out2out d_hard[0].out[69]-&gt;out2out d_hard[0].out[70]-&gt;out2out d_hard[0].out[71]-&gt;out2out</port>
				<port name="O_ded">d_hard[0].out_ded[0]-&gt;Oded2Oded d_hard[0].out_ded[1]-&gt;Oded2Oded d_hard[0].out_ded[2]-&gt;Oded2Oded d_hard[0].out_ded[3]-&gt;Oded2Oded d_hard[0].out_ded[4]-&gt;Oded2Oded d_hard[0].out_ded[5]-&gt;Oded2Oded d_hard[0].out_ded[6]-&gt;Oded2Oded d_hard[0].out_ded[7]-&gt;Oded2Oded d_hard[0].out_ded[8]-&gt;Oded2Oded d_hard[0].out_ded[9]-&gt;Oded2Oded d_hard[0].out_ded[10]-&gt;Oded2Oded d_hard[0].out_ded[11]-&gt;Oded2Oded d_hard[0].out_ded[12]-&gt;Oded2Oded d_hard[0].out_ded[13]-&gt;Oded2Oded d_hard[0].out_ded[14]-&gt;Oded2Oded d_hard[0].out_ded[15]-&gt;Oded2Oded d_hard[0].out_ded[16]-&gt;Oded2Oded d_hard[0].out_ded[17]-&gt;Oded2Oded d_hard[0].out_ded[18]-&gt;Oded2Oded d_hard[0].out_ded[19]-&gt;Oded2Oded d_hard[0].out_ded[20]-&gt;Oded2Oded d_hard[0].out_ded[21]-&gt;Oded2Oded d_hard[0].out_ded[22]-&gt;Oded2Oded d_hard[0].out_ded[23]-&gt;Oded2Oded d_hard[0].out_ded[24]-&gt;Oded2Oded d_hard[0].out_ded[25]-&gt;Oded2Oded d_hard[0].out_ded[26]-&gt;Oded2Oded d_hard[0].out_ded[27]-&gt;Oded2Oded d_hard[0].out_ded[28]-&gt;Oded2Oded d_hard[0].out_ded[29]-&gt;Oded2Oded d_hard[0].out_ded[30]-&gt;Oded2Oded d_hard[0].out_ded[31]-&gt;Oded2Oded d_hard[0].out_ded[32]-&gt;Oded2Oded d_hard[0].out_ded[33]-&gt;Oded2Oded d_hard[0].out_ded[34]-&gt;Oded2Oded d_hard[0].out_ded[35]-&gt;Oded2Oded d_hard[0].out_ded[36]-&gt;Oded2Oded d_hard[0].out_ded[37]-&gt;Oded2Oded d_hard[0].out_ded[38]-&gt;Oded2Oded d_hard[0].out_ded[39]-&gt;Oded2Oded d_hard[0].out_ded[40]-&gt;Oded2Oded d_hard[0].out_ded[41]-&gt;Oded2Oded d_hard[0].out_ded[42]-&gt;Oded2Oded d_hard[0].out_ded[43]-&gt;Oded2Oded d_hard[0].out_ded[44]-&gt;Oded2Oded d_hard[0].out_ded[45]-&gt;Oded2Oded d_hard[0].out_ded[46]-&gt;Oded2Oded d_hard[0].out_ded[47]-&gt;Oded2Oded d_hard[0].out_ded[48]-&gt;Oded2Oded d_hard[0].out_ded[49]-&gt;Oded2Oded d_hard[0].out_ded[50]-&gt;Oded2Oded d_hard[0].out_ded[51]-&gt;Oded2Oded d_hard[0].out_ded[52]-&gt;Oded2Oded d_hard[0].out_ded[53]-&gt;Oded2Oded d_hard[0].out_ded[54]-&gt;Oded2Oded d_hard[0].out_ded[55]-&gt;Oded2Oded d_hard[0].out_ded[56]-&gt;Oded2Oded d_hard[0].out_ded[57]-&gt;Oded2Oded d_hard[0].out_ded[58]-&gt;Oded2Oded d_hard[0].out_ded[59]-&gt;Oded2Oded d_hard[0].out_ded[60]-&gt;Oded2Oded d_hard[0].out_ded[61]-&gt;Oded2Oded d_hard[0].out_ded[62]-&gt;Oded2Oded d_hard[0].out_ded[63]-&gt;Oded2Oded d_hard[0].out_ded[64]-&gt;Oded2Oded d_hard[0].out_ded[65]-&gt;Oded2Oded d_hard[0].out_ded[66]-&gt;Oded2Oded d_hard[0].out_ded[67]-&gt;Oded2Oded d_hard[0].out_ded[68]-&gt;Oded2Oded d_hard[0].out_ded[69]-&gt;Oded2Oded d_hard[0].out_ded[70]-&gt;Oded2Oded d_hard[0].out_ded[71]-&gt;Oded2Oded</port>
			</outputs>
			<clocks>
				<port name="clk">d_hard_top.clk[0]-&gt;clk2clktop</port>
			</clocks>
			<block name="hard_model_rest~40^out_ded~72" instance="d_hard[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="reset">d_hard_slice_rest.reset[0]-&gt;reset2reset</port>
					<port name="a">d_hard_slice_rest.A_cfg[0]-&gt;a2a d_hard_slice_rest.A_cfg[1]-&gt;a2a d_hard_slice_rest.A_cfg[2]-&gt;a2a d_hard_slice_rest.A_cfg[3]-&gt;a2a d_hard_slice_rest.A_cfg[4]-&gt;a2a d_hard_slice_rest.A_cfg[5]-&gt;a2a d_hard_slice_rest.A_cfg[6]-&gt;a2a d_hard_slice_rest.A_cfg[7]-&gt;a2a d_hard_slice_rest.A_cfg[8]-&gt;a2a d_hard_slice_rest.A_cfg[9]-&gt;a2a d_hard_slice_rest.A_cfg[10]-&gt;a2a d_hard_slice_rest.A_cfg[11]-&gt;a2a d_hard_slice_rest.A_cfg[12]-&gt;a2a d_hard_slice_rest.A_cfg[13]-&gt;a2a d_hard_slice_rest.A_cfg[14]-&gt;a2a d_hard_slice_rest.A_cfg[15]-&gt;a2a d_hard_slice_rest.A_cfg[16]-&gt;a2a d_hard_slice_rest.A_cfg[17]-&gt;a2a d_hard_slice_rest.A_cfg[18]-&gt;a2a d_hard_slice_rest.A_cfg[19]-&gt;a2a d_hard_slice_rest.A_cfg[20]-&gt;a2a d_hard_slice_rest.A_cfg[21]-&gt;a2a d_hard_slice_rest.A_cfg[22]-&gt;a2a d_hard_slice_rest.A_cfg[23]-&gt;a2a d_hard_slice_rest.A_cfg[24]-&gt;a2a d_hard_slice_rest.A_cfg[25]-&gt;a2a d_hard_slice_rest.A_cfg[26]-&gt;a2a d_hard_slice_rest.A_cfg[27]-&gt;a2a d_hard_slice_rest.A_cfg[28]-&gt;a2a d_hard_slice_rest.A_cfg[29]-&gt;a2a d_hard_slice_rest.A_cfg[30]-&gt;a2a d_hard_slice_rest.A_cfg[31]-&gt;a2a d_hard_slice_rest.A_cfg[32]-&gt;a2a d_hard_slice_rest.A_cfg[33]-&gt;a2a d_hard_slice_rest.A_cfg[34]-&gt;a2a d_hard_slice_rest.A_cfg[35]-&gt;a2a</port>
					<port name="b">d_hard_slice_rest.B_cfg[0]-&gt;b2b d_hard_slice_rest.B_cfg[1]-&gt;b2b d_hard_slice_rest.B_cfg[2]-&gt;b2b d_hard_slice_rest.B_cfg[3]-&gt;b2b d_hard_slice_rest.B_cfg[4]-&gt;b2b d_hard_slice_rest.B_cfg[5]-&gt;b2b d_hard_slice_rest.B_cfg[6]-&gt;b2b d_hard_slice_rest.B_cfg[7]-&gt;b2b d_hard_slice_rest.B_cfg[8]-&gt;b2b d_hard_slice_rest.B_cfg[9]-&gt;b2b d_hard_slice_rest.B_cfg[10]-&gt;b2b d_hard_slice_rest.B_cfg[11]-&gt;b2b d_hard_slice_rest.B_cfg[12]-&gt;b2b d_hard_slice_rest.B_cfg[13]-&gt;b2b d_hard_slice_rest.B_cfg[14]-&gt;b2b d_hard_slice_rest.B_cfg[15]-&gt;b2b d_hard_slice_rest.B_cfg[16]-&gt;b2b d_hard_slice_rest.B_cfg[17]-&gt;b2b d_hard_slice_rest.B_cfg[18]-&gt;b2b d_hard_slice_rest.B_cfg[19]-&gt;b2b d_hard_slice_rest.B_cfg[20]-&gt;b2b d_hard_slice_rest.B_cfg[21]-&gt;b2b d_hard_slice_rest.B_cfg[22]-&gt;b2b d_hard_slice_rest.B_cfg[23]-&gt;b2b d_hard_slice_rest.B_cfg[24]-&gt;b2b d_hard_slice_rest.B_cfg[25]-&gt;b2b d_hard_slice_rest.B_cfg[26]-&gt;b2b d_hard_slice_rest.B_cfg[27]-&gt;b2b d_hard_slice_rest.B_cfg[28]-&gt;b2b d_hard_slice_rest.B_cfg[29]-&gt;b2b d_hard_slice_rest.B_cfg[30]-&gt;b2b d_hard_slice_rest.B_cfg[31]-&gt;b2b d_hard_slice_rest.B_cfg[32]-&gt;b2b d_hard_slice_rest.B_cfg[33]-&gt;b2b d_hard_slice_rest.B_cfg[34]-&gt;b2b d_hard_slice_rest.B_cfg[35]-&gt;b2b</port>
					<port name="ab_ded">d_hard_slice_rest.I_ded[0]-&gt;Ided2Ided d_hard_slice_rest.I_ded[1]-&gt;Ided2Ided d_hard_slice_rest.I_ded[2]-&gt;Ided2Ided d_hard_slice_rest.I_ded[3]-&gt;Ided2Ided d_hard_slice_rest.I_ded[4]-&gt;Ided2Ided d_hard_slice_rest.I_ded[5]-&gt;Ided2Ided d_hard_slice_rest.I_ded[6]-&gt;Ided2Ided d_hard_slice_rest.I_ded[7]-&gt;Ided2Ided d_hard_slice_rest.I_ded[8]-&gt;Ided2Ided d_hard_slice_rest.I_ded[9]-&gt;Ided2Ided d_hard_slice_rest.I_ded[10]-&gt;Ided2Ided d_hard_slice_rest.I_ded[11]-&gt;Ided2Ided d_hard_slice_rest.I_ded[12]-&gt;Ided2Ided d_hard_slice_rest.I_ded[13]-&gt;Ided2Ided d_hard_slice_rest.I_ded[14]-&gt;Ided2Ided d_hard_slice_rest.I_ded[15]-&gt;Ided2Ided d_hard_slice_rest.I_ded[16]-&gt;Ided2Ided d_hard_slice_rest.I_ded[17]-&gt;Ided2Ided d_hard_slice_rest.I_ded[18]-&gt;Ided2Ided d_hard_slice_rest.I_ded[19]-&gt;Ided2Ided d_hard_slice_rest.I_ded[20]-&gt;Ided2Ided d_hard_slice_rest.I_ded[21]-&gt;Ided2Ided d_hard_slice_rest.I_ded[22]-&gt;Ided2Ided d_hard_slice_rest.I_ded[23]-&gt;Ided2Ided d_hard_slice_rest.I_ded[24]-&gt;Ided2Ided d_hard_slice_rest.I_ded[25]-&gt;Ided2Ided d_hard_slice_rest.I_ded[26]-&gt;Ided2Ided d_hard_slice_rest.I_ded[27]-&gt;Ided2Ided d_hard_slice_rest.I_ded[28]-&gt;Ided2Ided d_hard_slice_rest.I_ded[29]-&gt;Ided2Ided d_hard_slice_rest.I_ded[30]-&gt;Ided2Ided d_hard_slice_rest.I_ded[31]-&gt;Ided2Ided d_hard_slice_rest.I_ded[32]-&gt;Ided2Ided d_hard_slice_rest.I_ded[33]-&gt;Ided2Ided d_hard_slice_rest.I_ded[34]-&gt;Ided2Ided d_hard_slice_rest.I_ded[35]-&gt;Ided2Ided d_hard_slice_rest.I_ded[36]-&gt;Ided2Ided d_hard_slice_rest.I_ded[37]-&gt;Ided2Ided d_hard_slice_rest.I_ded[38]-&gt;Ided2Ided d_hard_slice_rest.I_ded[39]-&gt;Ided2Ided d_hard_slice_rest.I_ded[40]-&gt;Ided2Ided d_hard_slice_rest.I_ded[41]-&gt;Ided2Ided d_hard_slice_rest.I_ded[42]-&gt;Ided2Ided d_hard_slice_rest.I_ded[43]-&gt;Ided2Ided d_hard_slice_rest.I_ded[44]-&gt;Ided2Ided d_hard_slice_rest.I_ded[45]-&gt;Ided2Ided d_hard_slice_rest.I_ded[46]-&gt;Ided2Ided d_hard_slice_rest.I_ded[47]-&gt;Ided2Ided d_hard_slice_rest.I_ded[48]-&gt;Ided2Ided d_hard_slice_rest.I_ded[49]-&gt;Ided2Ided d_hard_slice_rest.I_ded[50]-&gt;Ided2Ided d_hard_slice_rest.I_ded[51]-&gt;Ided2Ided d_hard_slice_rest.I_ded[52]-&gt;Ided2Ided d_hard_slice_rest.I_ded[53]-&gt;Ided2Ided d_hard_slice_rest.I_ded[54]-&gt;Ided2Ided d_hard_slice_rest.I_ded[55]-&gt;Ided2Ided d_hard_slice_rest.I_ded[56]-&gt;Ided2Ided d_hard_slice_rest.I_ded[57]-&gt;Ided2Ided d_hard_slice_rest.I_ded[58]-&gt;Ided2Ided d_hard_slice_rest.I_ded[59]-&gt;Ided2Ided d_hard_slice_rest.I_ded[60]-&gt;Ided2Ided d_hard_slice_rest.I_ded[61]-&gt;Ided2Ided d_hard_slice_rest.I_ded[62]-&gt;Ided2Ided d_hard_slice_rest.I_ded[63]-&gt;Ided2Ided d_hard_slice_rest.I_ded[64]-&gt;Ided2Ided d_hard_slice_rest.I_ded[65]-&gt;Ided2Ided d_hard_slice_rest.I_ded[66]-&gt;Ided2Ided d_hard_slice_rest.I_ded[67]-&gt;Ided2Ided d_hard_slice_rest.I_ded[68]-&gt;Ided2Ided d_hard_slice_rest.I_ded[69]-&gt;Ided2Ided d_hard_slice_rest.I_ded[70]-&gt;Ided2Ided d_hard_slice_rest.I_ded[71]-&gt;Ided2Ided</port>
				</inputs>
				<outputs>
					<port name="out">hard_model_rest~40^out~0 hard_model_rest~40^out~1 hard_model_rest~40^out~2 hard_model_rest~40^out~3 hard_model_rest~40^out~4 hard_model_rest~40^out~5 hard_model_rest~40^out~6 hard_model_rest~40^out~7 hard_model_rest~40^out~8 hard_model_rest~40^out~9 hard_model_rest~40^out~10 hard_model_rest~40^out~11 hard_model_rest~40^out~12 hard_model_rest~40^out~13 hard_model_rest~40^out~14 hard_model_rest~40^out~15 hard_model_rest~40^out~16 hard_model_rest~40^out~17 hard_model_rest~40^out~18 hard_model_rest~40^out~19 hard_model_rest~40^out~20 hard_model_rest~40^out~21 hard_model_rest~40^out~22 hard_model_rest~40^out~23 hard_model_rest~40^out~24 hard_model_rest~40^out~25 hard_model_rest~40^out~26 hard_model_rest~40^out~27 hard_model_rest~40^out~28 hard_model_rest~40^out~29 hard_model_rest~40^out~30 hard_model_rest~40^out~31 hard_model_rest~40^out~32 hard_model_rest~40^out~33 hard_model_rest~40^out~34 hard_model_rest~40^out~35 hard_model_rest~40^out~36 hard_model_rest~40^out~37 hard_model_rest~40^out~38 hard_model_rest~40^out~39 hard_model_rest~40^out~40 hard_model_rest~40^out~41 hard_model_rest~40^out~42 hard_model_rest~40^out~43 hard_model_rest~40^out~44 hard_model_rest~40^out~45 hard_model_rest~40^out~46 hard_model_rest~40^out~47 hard_model_rest~40^out~48 hard_model_rest~40^out~49 hard_model_rest~40^out~50 hard_model_rest~40^out~51 hard_model_rest~40^out~52 hard_model_rest~40^out~53 hard_model_rest~40^out~54 hard_model_rest~40^out~55 hard_model_rest~40^out~56 hard_model_rest~40^out~57 hard_model_rest~40^out~58 hard_model_rest~40^out~59 hard_model_rest~40^out~60 hard_model_rest~40^out~61 hard_model_rest~40^out~62 hard_model_rest~40^out~63 hard_model_rest~40^out~64 hard_model_rest~40^out~65 hard_model_rest~40^out~66 hard_model_rest~40^out~67 hard_model_rest~40^out~68 hard_model_rest~40^out~69 hard_model_rest~40^out~70 hard_model_rest~40^out~71</port>
					<port name="out_ded">hard_model_rest~40^out_ded~72 hard_model_rest~40^out_ded~73 hard_model_rest~40^out_ded~74 hard_model_rest~40^out_ded~75 hard_model_rest~40^out_ded~76 hard_model_rest~40^out_ded~77 hard_model_rest~40^out_ded~78 hard_model_rest~40^out_ded~79 hard_model_rest~40^out_ded~80 hard_model_rest~40^out_ded~81 hard_model_rest~40^out_ded~82 hard_model_rest~40^out_ded~83 hard_model_rest~40^out_ded~84 hard_model_rest~40^out_ded~85 hard_model_rest~40^out_ded~86 hard_model_rest~40^out_ded~87 hard_model_rest~40^out_ded~88 hard_model_rest~40^out_ded~89 hard_model_rest~40^out_ded~90 hard_model_rest~40^out_ded~91 hard_model_rest~40^out_ded~92 hard_model_rest~40^out_ded~93 hard_model_rest~40^out_ded~94 hard_model_rest~40^out_ded~95 hard_model_rest~40^out_ded~96 hard_model_rest~40^out_ded~97 hard_model_rest~40^out_ded~98 hard_model_rest~40^out_ded~99 hard_model_rest~40^out_ded~100 hard_model_rest~40^out_ded~101 hard_model_rest~40^out_ded~102 hard_model_rest~40^out_ded~103 hard_model_rest~40^out_ded~104 hard_model_rest~40^out_ded~105 hard_model_rest~40^out_ded~106 hard_model_rest~40^out_ded~107 hard_model_rest~40^out_ded~108 hard_model_rest~40^out_ded~109 hard_model_rest~40^out_ded~110 hard_model_rest~40^out_ded~111 hard_model_rest~40^out_ded~112 hard_model_rest~40^out_ded~113 hard_model_rest~40^out_ded~114 hard_model_rest~40^out_ded~115 hard_model_rest~40^out_ded~116 hard_model_rest~40^out_ded~117 hard_model_rest~40^out_ded~118 hard_model_rest~40^out_ded~119 hard_model_rest~40^out_ded~120 hard_model_rest~40^out_ded~121 hard_model_rest~40^out_ded~122 hard_model_rest~40^out_ded~123 hard_model_rest~40^out_ded~124 hard_model_rest~40^out_ded~125 hard_model_rest~40^out_ded~126 hard_model_rest~40^out_ded~127 hard_model_rest~40^out_ded~128 hard_model_rest~40^out_ded~129 hard_model_rest~40^out_ded~130 hard_model_rest~40^out_ded~131 hard_model_rest~40^out_ded~132 hard_model_rest~40^out_ded~133 hard_model_rest~40^out_ded~134 hard_model_rest~40^out_ded~135 hard_model_rest~40^out_ded~136 hard_model_rest~40^out_ded~137 hard_model_rest~40^out_ded~138 hard_model_rest~40^out_ded~139 hard_model_rest~40^out_ded~140 hard_model_rest~40^out_ded~141 hard_model_rest~40^out_ded~142 hard_model_rest~40^out_ded~143</port>
				</outputs>
				<clocks>
					<port name="clk">d_hard_slice_rest.clk[0]-&gt;clk2clk</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n10248abc" instance="d_hard_top[13]" mode="d_hard_mode_rest">
		<inputs>
			<port name="reset">reset</port>
			<port name="I_upper">n10140abc n10209abc n10146abc n10152abc n10215abc n10167abc n10158abc n10164abc n10170abc n10239abc n10221abc n10191abc n10173abc n10149abc n10176abc n10182abc n10188abc n10194abc n10200abc n10206abc n10245abc n10233abc n10227abc n10203abc n10197abc n10185abc n10179abc n10161abc n10155abc n10143abc n10212abc n10218abc n10224abc n10230abc n10236abc n10242abc</port>
			<port name="I_lower">n10078abc n10072abc n10066abc n10060abc n10054abc n10048abc n10030abc n10036abc n10042abc n10135abc n10129abc n10123abc n10117abc n10111abc n10105abc n10099abc n10093abc n10087abc n10081abc n10075abc n10069abc n10063abc n10057abc n10051abc n10045abc n10039abc n10126abc n10132abc n10120abc n10114abc n10108abc n10102abc n10096abc n10090abc n10084abc n10033abc</port>
			<port name="I_ded">hard_model_rest~40^out_ded~72 hard_model_rest~40^out_ded~73 hard_model_rest~40^out_ded~74 hard_model_rest~40^out_ded~75 hard_model_rest~40^out_ded~76 hard_model_rest~40^out_ded~77 hard_model_rest~40^out_ded~78 hard_model_rest~40^out_ded~79 hard_model_rest~40^out_ded~80 hard_model_rest~40^out_ded~81 hard_model_rest~40^out_ded~82 hard_model_rest~40^out_ded~83 hard_model_rest~40^out_ded~84 hard_model_rest~40^out_ded~85 hard_model_rest~40^out_ded~86 hard_model_rest~40^out_ded~87 hard_model_rest~40^out_ded~88 hard_model_rest~40^out_ded~89 hard_model_rest~40^out_ded~90 hard_model_rest~40^out_ded~91 hard_model_rest~40^out_ded~92 hard_model_rest~40^out_ded~93 hard_model_rest~40^out_ded~94 hard_model_rest~40^out_ded~95 hard_model_rest~40^out_ded~96 hard_model_rest~40^out_ded~97 hard_model_rest~40^out_ded~98 hard_model_rest~40^out_ded~99 hard_model_rest~40^out_ded~100 hard_model_rest~40^out_ded~101 hard_model_rest~40^out_ded~102 hard_model_rest~40^out_ded~103 hard_model_rest~40^out_ded~104 hard_model_rest~40^out_ded~105 hard_model_rest~40^out_ded~106 hard_model_rest~40^out_ded~107 hard_model_rest~40^out_ded~108 hard_model_rest~40^out_ded~109 hard_model_rest~40^out_ded~110 hard_model_rest~40^out_ded~111 hard_model_rest~40^out_ded~112 hard_model_rest~40^out_ded~113 hard_model_rest~40^out_ded~114 hard_model_rest~40^out_ded~115 hard_model_rest~40^out_ded~116 hard_model_rest~40^out_ded~117 hard_model_rest~40^out_ded~118 hard_model_rest~40^out_ded~119 hard_model_rest~40^out_ded~120 hard_model_rest~40^out_ded~121 hard_model_rest~40^out_ded~122 hard_model_rest~40^out_ded~123 hard_model_rest~40^out_ded~124 hard_model_rest~40^out_ded~125 hard_model_rest~40^out_ded~126 hard_model_rest~40^out_ded~127 hard_model_rest~40^out_ded~128 hard_model_rest~40^out_ded~129 hard_model_rest~40^out_ded~130 hard_model_rest~40^out_ded~131 hard_model_rest~40^out_ded~132 hard_model_rest~40^out_ded~133 hard_model_rest~40^out_ded~134 hard_model_rest~40^out_ded~135 hard_model_rest~40^out_ded~136 hard_model_rest~40^out_ded~137 hard_model_rest~40^out_ded~138 hard_model_rest~40^out_ded~139 hard_model_rest~40^out_ded~140 hard_model_rest~40^out_ded~141 hard_model_rest~40^out_ded~142 hard_model_rest~40^out_ded~143</port>
		</inputs>
		<outputs>
			<port name="out">d_hard_slice_rest[0].OUT_cfg[0]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[1]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[2]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[3]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[4]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[5]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[6]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[7]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[8]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[9]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[10]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[11]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[12]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[13]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[14]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[15]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[16]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[17]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[18]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[19]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[20]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[21]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[22]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[23]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[24]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[25]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[26]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[27]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[28]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[29]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[30]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[31]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[32]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[33]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[34]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[35]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[36]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[37]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[38]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[39]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[40]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[41]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[42]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[43]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[44]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[45]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[46]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[47]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[48]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[49]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[50]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[51]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[52]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[53]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[54]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[55]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[56]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[57]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[58]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[59]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[60]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[61]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[62]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[63]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[64]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[65]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[66]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[67]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[68]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[69]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[70]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[71]-&gt;out2out</port>
			<port name="O_ded">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="n10248abc" instance="d_hard_slice_rest[0]" mode="default">
			<inputs>
				<port name="reset">d_hard_top.reset[0]-&gt;reset2resettop</port>
				<port name="A_cfg">d_hard_top.I_upper[0]-&gt;a2a d_hard_top.I_upper[29]-&gt;a2a d_hard_top.I_upper[2]-&gt;a2a d_hard_top.I_upper[13]-&gt;a2a d_hard_top.I_upper[3]-&gt;a2a d_hard_top.I_upper[28]-&gt;a2a d_hard_top.I_upper[6]-&gt;a2a d_hard_top.I_upper[27]-&gt;a2a d_hard_top.I_upper[7]-&gt;a2a d_hard_top.I_upper[5]-&gt;a2a d_hard_top.I_upper[8]-&gt;a2a d_hard_top.I_upper[12]-&gt;a2a d_hard_top.I_upper[14]-&gt;a2a d_hard_top.I_upper[26]-&gt;a2a d_hard_top.I_upper[15]-&gt;a2a d_hard_top.I_upper[25]-&gt;a2a d_hard_top.I_upper[16]-&gt;a2a d_hard_top.I_upper[11]-&gt;a2a d_hard_top.I_upper[17]-&gt;a2a d_hard_top.I_upper[24]-&gt;a2a d_hard_top.I_upper[18]-&gt;a2a d_hard_top.I_upper[23]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[1]-&gt;a2a d_hard_top.I_upper[30]-&gt;a2a d_hard_top.I_upper[4]-&gt;a2a d_hard_top.I_upper[31]-&gt;a2a d_hard_top.I_upper[10]-&gt;a2a d_hard_top.I_upper[32]-&gt;a2a d_hard_top.I_upper[22]-&gt;a2a d_hard_top.I_upper[33]-&gt;a2a d_hard_top.I_upper[21]-&gt;a2a d_hard_top.I_upper[34]-&gt;a2a d_hard_top.I_upper[9]-&gt;a2a d_hard_top.I_upper[35]-&gt;a2a d_hard_top.I_upper[20]-&gt;a2a</port>
				<port name="B_cfg">d_hard_top.I_lower[6]-&gt;b2b d_hard_top.I_lower[35]-&gt;b2b d_hard_top.I_lower[7]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[8]-&gt;b2b d_hard_top.I_lower[24]-&gt;b2b d_hard_top.I_lower[5]-&gt;b2b d_hard_top.I_lower[23]-&gt;b2b d_hard_top.I_lower[4]-&gt;b2b d_hard_top.I_lower[22]-&gt;b2b d_hard_top.I_lower[3]-&gt;b2b d_hard_top.I_lower[21]-&gt;b2b d_hard_top.I_lower[2]-&gt;b2b d_hard_top.I_lower[20]-&gt;b2b d_hard_top.I_lower[1]-&gt;b2b d_hard_top.I_lower[19]-&gt;b2b d_hard_top.I_lower[0]-&gt;b2b d_hard_top.I_lower[18]-&gt;b2b d_hard_top.I_lower[34]-&gt;b2b d_hard_top.I_lower[17]-&gt;b2b d_hard_top.I_lower[33]-&gt;b2b d_hard_top.I_lower[16]-&gt;b2b d_hard_top.I_lower[32]-&gt;b2b d_hard_top.I_lower[15]-&gt;b2b d_hard_top.I_lower[31]-&gt;b2b d_hard_top.I_lower[14]-&gt;b2b d_hard_top.I_lower[30]-&gt;b2b d_hard_top.I_lower[13]-&gt;b2b d_hard_top.I_lower[29]-&gt;b2b d_hard_top.I_lower[12]-&gt;b2b d_hard_top.I_lower[28]-&gt;b2b d_hard_top.I_lower[11]-&gt;b2b d_hard_top.I_lower[26]-&gt;b2b d_hard_top.I_lower[10]-&gt;b2b d_hard_top.I_lower[27]-&gt;b2b d_hard_top.I_lower[9]-&gt;b2b</port>
				<port name="I_ded">d_hard_top.I_ded[0]-&gt;Ided2Idedtop d_hard_top.I_ded[1]-&gt;Ided2Idedtop d_hard_top.I_ded[2]-&gt;Ided2Idedtop d_hard_top.I_ded[3]-&gt;Ided2Idedtop d_hard_top.I_ded[4]-&gt;Ided2Idedtop d_hard_top.I_ded[5]-&gt;Ided2Idedtop d_hard_top.I_ded[6]-&gt;Ided2Idedtop d_hard_top.I_ded[7]-&gt;Ided2Idedtop d_hard_top.I_ded[8]-&gt;Ided2Idedtop d_hard_top.I_ded[9]-&gt;Ided2Idedtop d_hard_top.I_ded[10]-&gt;Ided2Idedtop d_hard_top.I_ded[11]-&gt;Ided2Idedtop d_hard_top.I_ded[12]-&gt;Ided2Idedtop d_hard_top.I_ded[13]-&gt;Ided2Idedtop d_hard_top.I_ded[14]-&gt;Ided2Idedtop d_hard_top.I_ded[15]-&gt;Ided2Idedtop d_hard_top.I_ded[16]-&gt;Ided2Idedtop d_hard_top.I_ded[17]-&gt;Ided2Idedtop d_hard_top.I_ded[18]-&gt;Ided2Idedtop d_hard_top.I_ded[19]-&gt;Ided2Idedtop d_hard_top.I_ded[20]-&gt;Ided2Idedtop d_hard_top.I_ded[21]-&gt;Ided2Idedtop d_hard_top.I_ded[22]-&gt;Ided2Idedtop d_hard_top.I_ded[23]-&gt;Ided2Idedtop d_hard_top.I_ded[24]-&gt;Ided2Idedtop d_hard_top.I_ded[25]-&gt;Ided2Idedtop d_hard_top.I_ded[26]-&gt;Ided2Idedtop d_hard_top.I_ded[27]-&gt;Ided2Idedtop d_hard_top.I_ded[28]-&gt;Ided2Idedtop d_hard_top.I_ded[29]-&gt;Ided2Idedtop d_hard_top.I_ded[30]-&gt;Ided2Idedtop d_hard_top.I_ded[31]-&gt;Ided2Idedtop d_hard_top.I_ded[32]-&gt;Ided2Idedtop d_hard_top.I_ded[33]-&gt;Ided2Idedtop d_hard_top.I_ded[34]-&gt;Ided2Idedtop d_hard_top.I_ded[35]-&gt;Ided2Idedtop d_hard_top.I_ded[36]-&gt;Ided2Idedtop d_hard_top.I_ded[37]-&gt;Ided2Idedtop d_hard_top.I_ded[38]-&gt;Ided2Idedtop d_hard_top.I_ded[39]-&gt;Ided2Idedtop d_hard_top.I_ded[40]-&gt;Ided2Idedtop d_hard_top.I_ded[41]-&gt;Ided2Idedtop d_hard_top.I_ded[42]-&gt;Ided2Idedtop d_hard_top.I_ded[43]-&gt;Ided2Idedtop d_hard_top.I_ded[44]-&gt;Ided2Idedtop d_hard_top.I_ded[45]-&gt;Ided2Idedtop d_hard_top.I_ded[46]-&gt;Ided2Idedtop d_hard_top.I_ded[47]-&gt;Ided2Idedtop d_hard_top.I_ded[48]-&gt;Ided2Idedtop d_hard_top.I_ded[49]-&gt;Ided2Idedtop d_hard_top.I_ded[50]-&gt;Ided2Idedtop d_hard_top.I_ded[51]-&gt;Ided2Idedtop d_hard_top.I_ded[52]-&gt;Ided2Idedtop d_hard_top.I_ded[53]-&gt;Ided2Idedtop d_hard_top.I_ded[54]-&gt;Ided2Idedtop d_hard_top.I_ded[55]-&gt;Ided2Idedtop d_hard_top.I_ded[56]-&gt;Ided2Idedtop d_hard_top.I_ded[57]-&gt;Ided2Idedtop d_hard_top.I_ded[58]-&gt;Ided2Idedtop d_hard_top.I_ded[59]-&gt;Ided2Idedtop d_hard_top.I_ded[60]-&gt;Ided2Idedtop d_hard_top.I_ded[61]-&gt;Ided2Idedtop d_hard_top.I_ded[62]-&gt;Ided2Idedtop d_hard_top.I_ded[63]-&gt;Ided2Idedtop d_hard_top.I_ded[64]-&gt;Ided2Idedtop d_hard_top.I_ded[65]-&gt;Ided2Idedtop d_hard_top.I_ded[66]-&gt;Ided2Idedtop d_hard_top.I_ded[67]-&gt;Ided2Idedtop d_hard_top.I_ded[68]-&gt;Ided2Idedtop d_hard_top.I_ded[69]-&gt;Ided2Idedtop d_hard_top.I_ded[70]-&gt;Ided2Idedtop d_hard_top.I_ded[71]-&gt;Ided2Idedtop</port>
			</inputs>
			<outputs>
				<port name="OUT_cfg">d_hard[0].out[0]-&gt;out2out d_hard[0].out[1]-&gt;out2out d_hard[0].out[2]-&gt;out2out d_hard[0].out[3]-&gt;out2out d_hard[0].out[4]-&gt;out2out d_hard[0].out[5]-&gt;out2out d_hard[0].out[6]-&gt;out2out d_hard[0].out[7]-&gt;out2out d_hard[0].out[8]-&gt;out2out d_hard[0].out[9]-&gt;out2out d_hard[0].out[10]-&gt;out2out d_hard[0].out[11]-&gt;out2out d_hard[0].out[12]-&gt;out2out d_hard[0].out[13]-&gt;out2out d_hard[0].out[14]-&gt;out2out d_hard[0].out[15]-&gt;out2out d_hard[0].out[16]-&gt;out2out d_hard[0].out[17]-&gt;out2out d_hard[0].out[18]-&gt;out2out d_hard[0].out[19]-&gt;out2out d_hard[0].out[20]-&gt;out2out d_hard[0].out[21]-&gt;out2out d_hard[0].out[22]-&gt;out2out d_hard[0].out[23]-&gt;out2out d_hard[0].out[24]-&gt;out2out d_hard[0].out[25]-&gt;out2out d_hard[0].out[26]-&gt;out2out d_hard[0].out[27]-&gt;out2out d_hard[0].out[28]-&gt;out2out d_hard[0].out[29]-&gt;out2out d_hard[0].out[30]-&gt;out2out d_hard[0].out[31]-&gt;out2out d_hard[0].out[32]-&gt;out2out d_hard[0].out[33]-&gt;out2out d_hard[0].out[34]-&gt;out2out d_hard[0].out[35]-&gt;out2out d_hard[0].out[36]-&gt;out2out d_hard[0].out[37]-&gt;out2out d_hard[0].out[38]-&gt;out2out d_hard[0].out[39]-&gt;out2out d_hard[0].out[40]-&gt;out2out d_hard[0].out[41]-&gt;out2out d_hard[0].out[42]-&gt;out2out d_hard[0].out[43]-&gt;out2out d_hard[0].out[44]-&gt;out2out d_hard[0].out[45]-&gt;out2out d_hard[0].out[46]-&gt;out2out d_hard[0].out[47]-&gt;out2out d_hard[0].out[48]-&gt;out2out d_hard[0].out[49]-&gt;out2out d_hard[0].out[50]-&gt;out2out d_hard[0].out[51]-&gt;out2out d_hard[0].out[52]-&gt;out2out d_hard[0].out[53]-&gt;out2out d_hard[0].out[54]-&gt;out2out d_hard[0].out[55]-&gt;out2out d_hard[0].out[56]-&gt;out2out d_hard[0].out[57]-&gt;out2out d_hard[0].out[58]-&gt;out2out d_hard[0].out[59]-&gt;out2out d_hard[0].out[60]-&gt;out2out d_hard[0].out[61]-&gt;out2out d_hard[0].out[62]-&gt;out2out d_hard[0].out[63]-&gt;out2out d_hard[0].out[64]-&gt;out2out d_hard[0].out[65]-&gt;out2out d_hard[0].out[66]-&gt;out2out d_hard[0].out[67]-&gt;out2out d_hard[0].out[68]-&gt;out2out d_hard[0].out[69]-&gt;out2out d_hard[0].out[70]-&gt;out2out d_hard[0].out[71]-&gt;out2out</port>
				<port name="O_ded">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
			</outputs>
			<clocks>
				<port name="clk">d_hard_top.clk[0]-&gt;clk2clktop</port>
			</clocks>
			<block name="n10248abc" instance="d_hard[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="reset">d_hard_slice_rest.reset[0]-&gt;reset2reset</port>
					<port name="a">d_hard_slice_rest.A_cfg[0]-&gt;a2a d_hard_slice_rest.A_cfg[1]-&gt;a2a d_hard_slice_rest.A_cfg[2]-&gt;a2a d_hard_slice_rest.A_cfg[3]-&gt;a2a d_hard_slice_rest.A_cfg[4]-&gt;a2a d_hard_slice_rest.A_cfg[5]-&gt;a2a d_hard_slice_rest.A_cfg[6]-&gt;a2a d_hard_slice_rest.A_cfg[7]-&gt;a2a d_hard_slice_rest.A_cfg[8]-&gt;a2a d_hard_slice_rest.A_cfg[9]-&gt;a2a d_hard_slice_rest.A_cfg[10]-&gt;a2a d_hard_slice_rest.A_cfg[11]-&gt;a2a d_hard_slice_rest.A_cfg[12]-&gt;a2a d_hard_slice_rest.A_cfg[13]-&gt;a2a d_hard_slice_rest.A_cfg[14]-&gt;a2a d_hard_slice_rest.A_cfg[15]-&gt;a2a d_hard_slice_rest.A_cfg[16]-&gt;a2a d_hard_slice_rest.A_cfg[17]-&gt;a2a d_hard_slice_rest.A_cfg[18]-&gt;a2a d_hard_slice_rest.A_cfg[19]-&gt;a2a d_hard_slice_rest.A_cfg[20]-&gt;a2a d_hard_slice_rest.A_cfg[21]-&gt;a2a d_hard_slice_rest.A_cfg[22]-&gt;a2a d_hard_slice_rest.A_cfg[23]-&gt;a2a d_hard_slice_rest.A_cfg[24]-&gt;a2a d_hard_slice_rest.A_cfg[25]-&gt;a2a d_hard_slice_rest.A_cfg[26]-&gt;a2a d_hard_slice_rest.A_cfg[27]-&gt;a2a d_hard_slice_rest.A_cfg[28]-&gt;a2a d_hard_slice_rest.A_cfg[29]-&gt;a2a d_hard_slice_rest.A_cfg[30]-&gt;a2a d_hard_slice_rest.A_cfg[31]-&gt;a2a d_hard_slice_rest.A_cfg[32]-&gt;a2a d_hard_slice_rest.A_cfg[33]-&gt;a2a d_hard_slice_rest.A_cfg[34]-&gt;a2a d_hard_slice_rest.A_cfg[35]-&gt;a2a</port>
					<port name="b">d_hard_slice_rest.B_cfg[0]-&gt;b2b d_hard_slice_rest.B_cfg[1]-&gt;b2b d_hard_slice_rest.B_cfg[2]-&gt;b2b d_hard_slice_rest.B_cfg[3]-&gt;b2b d_hard_slice_rest.B_cfg[4]-&gt;b2b d_hard_slice_rest.B_cfg[5]-&gt;b2b d_hard_slice_rest.B_cfg[6]-&gt;b2b d_hard_slice_rest.B_cfg[7]-&gt;b2b d_hard_slice_rest.B_cfg[8]-&gt;b2b d_hard_slice_rest.B_cfg[9]-&gt;b2b d_hard_slice_rest.B_cfg[10]-&gt;b2b d_hard_slice_rest.B_cfg[11]-&gt;b2b d_hard_slice_rest.B_cfg[12]-&gt;b2b d_hard_slice_rest.B_cfg[13]-&gt;b2b d_hard_slice_rest.B_cfg[14]-&gt;b2b d_hard_slice_rest.B_cfg[15]-&gt;b2b d_hard_slice_rest.B_cfg[16]-&gt;b2b d_hard_slice_rest.B_cfg[17]-&gt;b2b d_hard_slice_rest.B_cfg[18]-&gt;b2b d_hard_slice_rest.B_cfg[19]-&gt;b2b d_hard_slice_rest.B_cfg[20]-&gt;b2b d_hard_slice_rest.B_cfg[21]-&gt;b2b d_hard_slice_rest.B_cfg[22]-&gt;b2b d_hard_slice_rest.B_cfg[23]-&gt;b2b d_hard_slice_rest.B_cfg[24]-&gt;b2b d_hard_slice_rest.B_cfg[25]-&gt;b2b d_hard_slice_rest.B_cfg[26]-&gt;b2b d_hard_slice_rest.B_cfg[27]-&gt;b2b d_hard_slice_rest.B_cfg[28]-&gt;b2b d_hard_slice_rest.B_cfg[29]-&gt;b2b d_hard_slice_rest.B_cfg[30]-&gt;b2b d_hard_slice_rest.B_cfg[31]-&gt;b2b d_hard_slice_rest.B_cfg[32]-&gt;b2b d_hard_slice_rest.B_cfg[33]-&gt;b2b d_hard_slice_rest.B_cfg[34]-&gt;b2b d_hard_slice_rest.B_cfg[35]-&gt;b2b</port>
					<port name="ab_ded">d_hard_slice_rest.I_ded[0]-&gt;Ided2Ided d_hard_slice_rest.I_ded[1]-&gt;Ided2Ided d_hard_slice_rest.I_ded[2]-&gt;Ided2Ided d_hard_slice_rest.I_ded[3]-&gt;Ided2Ided d_hard_slice_rest.I_ded[4]-&gt;Ided2Ided d_hard_slice_rest.I_ded[5]-&gt;Ided2Ided d_hard_slice_rest.I_ded[6]-&gt;Ided2Ided d_hard_slice_rest.I_ded[7]-&gt;Ided2Ided d_hard_slice_rest.I_ded[8]-&gt;Ided2Ided d_hard_slice_rest.I_ded[9]-&gt;Ided2Ided d_hard_slice_rest.I_ded[10]-&gt;Ided2Ided d_hard_slice_rest.I_ded[11]-&gt;Ided2Ided d_hard_slice_rest.I_ded[12]-&gt;Ided2Ided d_hard_slice_rest.I_ded[13]-&gt;Ided2Ided d_hard_slice_rest.I_ded[14]-&gt;Ided2Ided d_hard_slice_rest.I_ded[15]-&gt;Ided2Ided d_hard_slice_rest.I_ded[16]-&gt;Ided2Ided d_hard_slice_rest.I_ded[17]-&gt;Ided2Ided d_hard_slice_rest.I_ded[18]-&gt;Ided2Ided d_hard_slice_rest.I_ded[19]-&gt;Ided2Ided d_hard_slice_rest.I_ded[20]-&gt;Ided2Ided d_hard_slice_rest.I_ded[21]-&gt;Ided2Ided d_hard_slice_rest.I_ded[22]-&gt;Ided2Ided d_hard_slice_rest.I_ded[23]-&gt;Ided2Ided d_hard_slice_rest.I_ded[24]-&gt;Ided2Ided d_hard_slice_rest.I_ded[25]-&gt;Ided2Ided d_hard_slice_rest.I_ded[26]-&gt;Ided2Ided d_hard_slice_rest.I_ded[27]-&gt;Ided2Ided d_hard_slice_rest.I_ded[28]-&gt;Ided2Ided d_hard_slice_rest.I_ded[29]-&gt;Ided2Ided d_hard_slice_rest.I_ded[30]-&gt;Ided2Ided d_hard_slice_rest.I_ded[31]-&gt;Ided2Ided d_hard_slice_rest.I_ded[32]-&gt;Ided2Ided d_hard_slice_rest.I_ded[33]-&gt;Ided2Ided d_hard_slice_rest.I_ded[34]-&gt;Ided2Ided d_hard_slice_rest.I_ded[35]-&gt;Ided2Ided d_hard_slice_rest.I_ded[36]-&gt;Ided2Ided d_hard_slice_rest.I_ded[37]-&gt;Ided2Ided d_hard_slice_rest.I_ded[38]-&gt;Ided2Ided d_hard_slice_rest.I_ded[39]-&gt;Ided2Ided d_hard_slice_rest.I_ded[40]-&gt;Ided2Ided d_hard_slice_rest.I_ded[41]-&gt;Ided2Ided d_hard_slice_rest.I_ded[42]-&gt;Ided2Ided d_hard_slice_rest.I_ded[43]-&gt;Ided2Ided d_hard_slice_rest.I_ded[44]-&gt;Ided2Ided d_hard_slice_rest.I_ded[45]-&gt;Ided2Ided d_hard_slice_rest.I_ded[46]-&gt;Ided2Ided d_hard_slice_rest.I_ded[47]-&gt;Ided2Ided d_hard_slice_rest.I_ded[48]-&gt;Ided2Ided d_hard_slice_rest.I_ded[49]-&gt;Ided2Ided d_hard_slice_rest.I_ded[50]-&gt;Ided2Ided d_hard_slice_rest.I_ded[51]-&gt;Ided2Ided d_hard_slice_rest.I_ded[52]-&gt;Ided2Ided d_hard_slice_rest.I_ded[53]-&gt;Ided2Ided d_hard_slice_rest.I_ded[54]-&gt;Ided2Ided d_hard_slice_rest.I_ded[55]-&gt;Ided2Ided d_hard_slice_rest.I_ded[56]-&gt;Ided2Ided d_hard_slice_rest.I_ded[57]-&gt;Ided2Ided d_hard_slice_rest.I_ded[58]-&gt;Ided2Ided d_hard_slice_rest.I_ded[59]-&gt;Ided2Ided d_hard_slice_rest.I_ded[60]-&gt;Ided2Ided d_hard_slice_rest.I_ded[61]-&gt;Ided2Ided d_hard_slice_rest.I_ded[62]-&gt;Ided2Ided d_hard_slice_rest.I_ded[63]-&gt;Ided2Ided d_hard_slice_rest.I_ded[64]-&gt;Ided2Ided d_hard_slice_rest.I_ded[65]-&gt;Ided2Ided d_hard_slice_rest.I_ded[66]-&gt;Ided2Ided d_hard_slice_rest.I_ded[67]-&gt;Ided2Ided d_hard_slice_rest.I_ded[68]-&gt;Ided2Ided d_hard_slice_rest.I_ded[69]-&gt;Ided2Ided d_hard_slice_rest.I_ded[70]-&gt;Ided2Ided d_hard_slice_rest.I_ded[71]-&gt;Ided2Ided</port>
				</inputs>
				<outputs>
					<port name="out">out_1~0 out_1~1 out_1~2 out_1~3 out_1~4 out_1~5 out_1~6 out_1~7 out_1~8 out_1~9 out_1~10 out_1~11 out_1~12 out_1~13 out_1~14 out_1~15 out_1~16 out_1~17 out_1~18 out_1~19 out_1~20 out_1~21 out_1~22 out_1~23 out_1~24 out_1~25 out_1~26 out_1~27 out_1~28 out_1~29 out_1~30 out_1~31 out_1~32 out_1~33 out_1~34 out_1~35 out_1~36 out_1~37 out_1~38 out_1~39 out_1~40 out_1~41 out_1~42 out_1~43 out_1~44 out_1~45 out_1~46 out_1~47 out_1~48 out_1~49 out_1~50 out_1~51 out_1~52 out_1~53 out_1~54 out_1~55 out_1~56 out_1~57 out_1~58 out_1~59 out_1~60 out_1~61 out_1~62 out_1~63 out_1~64 out_1~65 out_1~66 out_1~67 out_1~68 out_1~69 out_1~70 out_1~71</port>
					<port name="out_ded">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
				</outputs>
				<clocks>
					<port name="clk">d_hard_slice_rest.clk[0]-&gt;clk2clk</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="hard_model_rest~24^out_ded~72" instance="d_hard_top[14]" mode="d_hard_mode_rest">
		<inputs>
			<port name="reset">reset</port>
			<port name="I_upper">n11941abc n12010abc n11947abc n11953abc n12016abc n11968abc n11959abc n11965abc n11971abc n12040abc n12022abc n11992abc n11974abc n11950abc n11977abc n11983abc n11989abc n11995abc n12001abc n12007abc n12046abc n12034abc n12028abc n12004abc n11998abc n11986abc n11980abc n11962abc n11956abc n11944abc n12013abc n12019abc n12025abc n12031abc n12037abc n12043abc</port>
			<port name="I_lower">n11879abc n11873abc n11867abc n11861abc n11855abc n11849abc n11831abc n11837abc n11843abc n11936abc n11930abc n11924abc n11918abc n11912abc n11906abc n11900abc n11894abc n11888abc n11882abc n11876abc n11870abc n11864abc n11858abc n11852abc n11846abc n11840abc n11927abc n11933abc n11921abc n11915abc n11909abc n11903abc n11897abc n11891abc n11885abc n11834abc</port>
			<port name="I_ded">hard_model_initial~45^out_ded~0 hard_model_initial~45^out_ded~1 hard_model_initial~45^out_ded~2 hard_model_initial~45^out_ded~3 hard_model_initial~45^out_ded~4 hard_model_initial~45^out_ded~5 hard_model_initial~45^out_ded~6 hard_model_initial~45^out_ded~7 hard_model_initial~45^out_ded~8 hard_model_initial~45^out_ded~9 hard_model_initial~45^out_ded~10 hard_model_initial~45^out_ded~11 hard_model_initial~45^out_ded~12 hard_model_initial~45^out_ded~13 hard_model_initial~45^out_ded~14 hard_model_initial~45^out_ded~15 hard_model_initial~45^out_ded~16 hard_model_initial~45^out_ded~17 hard_model_initial~45^out_ded~18 hard_model_initial~45^out_ded~19 hard_model_initial~45^out_ded~20 hard_model_initial~45^out_ded~21 hard_model_initial~45^out_ded~22 hard_model_initial~45^out_ded~23 hard_model_initial~45^out_ded~24 hard_model_initial~45^out_ded~25 hard_model_initial~45^out_ded~26 hard_model_initial~45^out_ded~27 hard_model_initial~45^out_ded~28 hard_model_initial~45^out_ded~29 hard_model_initial~45^out_ded~30 hard_model_initial~45^out_ded~31 hard_model_initial~45^out_ded~32 hard_model_initial~45^out_ded~33 hard_model_initial~45^out_ded~34 hard_model_initial~45^out_ded~35 hard_model_initial~45^out_ded~36 hard_model_initial~45^out_ded~37 hard_model_initial~45^out_ded~38 hard_model_initial~45^out_ded~39 hard_model_initial~45^out_ded~40 hard_model_initial~45^out_ded~41 hard_model_initial~45^out_ded~42 hard_model_initial~45^out_ded~43 hard_model_initial~45^out_ded~44 hard_model_initial~45^out_ded~45 hard_model_initial~45^out_ded~46 hard_model_initial~45^out_ded~47 hard_model_initial~45^out_ded~48 hard_model_initial~45^out_ded~49 hard_model_initial~45^out_ded~50 hard_model_initial~45^out_ded~51 hard_model_initial~45^out_ded~52 hard_model_initial~45^out_ded~53 hard_model_initial~45^out_ded~54 hard_model_initial~45^out_ded~55 hard_model_initial~45^out_ded~56 hard_model_initial~45^out_ded~57 hard_model_initial~45^out_ded~58 hard_model_initial~45^out_ded~59 hard_model_initial~45^out_ded~60 hard_model_initial~45^out_ded~61 hard_model_initial~45^out_ded~62 hard_model_initial~45^out_ded~63 hard_model_initial~45^out_ded~64 hard_model_initial~45^out_ded~65 hard_model_initial~45^out_ded~66 hard_model_initial~45^out_ded~67 hard_model_initial~45^out_ded~68 hard_model_initial~45^out_ded~69 hard_model_initial~45^out_ded~70 hard_model_initial~45^out_ded~71</port>
		</inputs>
		<outputs>
			<port name="out">d_hard_slice_rest[0].OUT_cfg[0]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[1]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[2]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[3]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[4]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[5]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[6]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[7]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[8]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[9]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[10]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[11]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[12]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[13]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[14]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[15]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[16]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[17]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[18]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[19]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[20]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[21]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[22]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[23]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[24]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[25]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[26]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[27]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[28]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[29]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[30]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[31]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[32]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[33]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[34]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[35]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[36]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[37]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[38]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[39]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[40]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[41]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[42]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[43]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[44]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[45]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[46]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[47]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[48]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[49]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[50]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[51]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[52]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[53]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[54]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[55]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[56]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[57]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[58]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[59]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[60]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[61]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[62]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[63]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[64]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[65]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[66]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[67]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[68]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[69]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[70]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[71]-&gt;out2out</port>
			<port name="O_ded">d_hard_slice_rest[0].O_ded[0]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[1]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[2]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[3]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[4]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[5]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[6]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[7]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[8]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[9]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[10]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[11]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[12]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[13]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[14]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[15]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[16]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[17]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[18]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[19]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[20]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[21]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[22]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[23]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[24]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[25]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[26]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[27]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[28]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[29]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[30]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[31]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[32]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[33]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[34]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[35]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[36]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[37]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[38]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[39]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[40]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[41]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[42]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[43]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[44]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[45]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[46]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[47]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[48]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[49]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[50]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[51]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[52]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[53]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[54]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[55]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[56]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[57]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[58]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[59]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[60]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[61]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[62]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[63]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[64]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[65]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[66]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[67]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[68]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[69]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[70]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[71]-&gt;Oded2Odedtop</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="hard_model_rest~24^out_ded~72" instance="d_hard_slice_rest[0]" mode="default">
			<inputs>
				<port name="reset">d_hard_top.reset[0]-&gt;reset2resettop</port>
				<port name="A_cfg">d_hard_top.I_upper[0]-&gt;a2a d_hard_top.I_upper[29]-&gt;a2a d_hard_top.I_upper[2]-&gt;a2a d_hard_top.I_upper[13]-&gt;a2a d_hard_top.I_upper[3]-&gt;a2a d_hard_top.I_upper[28]-&gt;a2a d_hard_top.I_upper[6]-&gt;a2a d_hard_top.I_upper[27]-&gt;a2a d_hard_top.I_upper[7]-&gt;a2a d_hard_top.I_upper[5]-&gt;a2a d_hard_top.I_upper[8]-&gt;a2a d_hard_top.I_upper[12]-&gt;a2a d_hard_top.I_upper[14]-&gt;a2a d_hard_top.I_upper[26]-&gt;a2a d_hard_top.I_upper[15]-&gt;a2a d_hard_top.I_upper[25]-&gt;a2a d_hard_top.I_upper[16]-&gt;a2a d_hard_top.I_upper[11]-&gt;a2a d_hard_top.I_upper[17]-&gt;a2a d_hard_top.I_upper[24]-&gt;a2a d_hard_top.I_upper[18]-&gt;a2a d_hard_top.I_upper[23]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[1]-&gt;a2a d_hard_top.I_upper[30]-&gt;a2a d_hard_top.I_upper[4]-&gt;a2a d_hard_top.I_upper[31]-&gt;a2a d_hard_top.I_upper[10]-&gt;a2a d_hard_top.I_upper[32]-&gt;a2a d_hard_top.I_upper[22]-&gt;a2a d_hard_top.I_upper[33]-&gt;a2a d_hard_top.I_upper[21]-&gt;a2a d_hard_top.I_upper[34]-&gt;a2a d_hard_top.I_upper[9]-&gt;a2a d_hard_top.I_upper[35]-&gt;a2a d_hard_top.I_upper[20]-&gt;a2a</port>
				<port name="B_cfg">d_hard_top.I_lower[6]-&gt;b2b d_hard_top.I_lower[35]-&gt;b2b d_hard_top.I_lower[7]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[8]-&gt;b2b d_hard_top.I_lower[24]-&gt;b2b d_hard_top.I_lower[5]-&gt;b2b d_hard_top.I_lower[23]-&gt;b2b d_hard_top.I_lower[4]-&gt;b2b d_hard_top.I_lower[22]-&gt;b2b d_hard_top.I_lower[3]-&gt;b2b d_hard_top.I_lower[21]-&gt;b2b d_hard_top.I_lower[2]-&gt;b2b d_hard_top.I_lower[20]-&gt;b2b d_hard_top.I_lower[1]-&gt;b2b d_hard_top.I_lower[19]-&gt;b2b d_hard_top.I_lower[0]-&gt;b2b d_hard_top.I_lower[18]-&gt;b2b d_hard_top.I_lower[34]-&gt;b2b d_hard_top.I_lower[17]-&gt;b2b d_hard_top.I_lower[33]-&gt;b2b d_hard_top.I_lower[16]-&gt;b2b d_hard_top.I_lower[32]-&gt;b2b d_hard_top.I_lower[15]-&gt;b2b d_hard_top.I_lower[31]-&gt;b2b d_hard_top.I_lower[14]-&gt;b2b d_hard_top.I_lower[30]-&gt;b2b d_hard_top.I_lower[13]-&gt;b2b d_hard_top.I_lower[29]-&gt;b2b d_hard_top.I_lower[12]-&gt;b2b d_hard_top.I_lower[28]-&gt;b2b d_hard_top.I_lower[11]-&gt;b2b d_hard_top.I_lower[26]-&gt;b2b d_hard_top.I_lower[10]-&gt;b2b d_hard_top.I_lower[27]-&gt;b2b d_hard_top.I_lower[9]-&gt;b2b</port>
				<port name="I_ded">d_hard_top.I_ded[0]-&gt;Ided2Idedtop d_hard_top.I_ded[1]-&gt;Ided2Idedtop d_hard_top.I_ded[2]-&gt;Ided2Idedtop d_hard_top.I_ded[3]-&gt;Ided2Idedtop d_hard_top.I_ded[4]-&gt;Ided2Idedtop d_hard_top.I_ded[5]-&gt;Ided2Idedtop d_hard_top.I_ded[6]-&gt;Ided2Idedtop d_hard_top.I_ded[7]-&gt;Ided2Idedtop d_hard_top.I_ded[8]-&gt;Ided2Idedtop d_hard_top.I_ded[9]-&gt;Ided2Idedtop d_hard_top.I_ded[10]-&gt;Ided2Idedtop d_hard_top.I_ded[11]-&gt;Ided2Idedtop d_hard_top.I_ded[12]-&gt;Ided2Idedtop d_hard_top.I_ded[13]-&gt;Ided2Idedtop d_hard_top.I_ded[14]-&gt;Ided2Idedtop d_hard_top.I_ded[15]-&gt;Ided2Idedtop d_hard_top.I_ded[16]-&gt;Ided2Idedtop d_hard_top.I_ded[17]-&gt;Ided2Idedtop d_hard_top.I_ded[18]-&gt;Ided2Idedtop d_hard_top.I_ded[19]-&gt;Ided2Idedtop d_hard_top.I_ded[20]-&gt;Ided2Idedtop d_hard_top.I_ded[21]-&gt;Ided2Idedtop d_hard_top.I_ded[22]-&gt;Ided2Idedtop d_hard_top.I_ded[23]-&gt;Ided2Idedtop d_hard_top.I_ded[24]-&gt;Ided2Idedtop d_hard_top.I_ded[25]-&gt;Ided2Idedtop d_hard_top.I_ded[26]-&gt;Ided2Idedtop d_hard_top.I_ded[27]-&gt;Ided2Idedtop d_hard_top.I_ded[28]-&gt;Ided2Idedtop d_hard_top.I_ded[29]-&gt;Ided2Idedtop d_hard_top.I_ded[30]-&gt;Ided2Idedtop d_hard_top.I_ded[31]-&gt;Ided2Idedtop d_hard_top.I_ded[32]-&gt;Ided2Idedtop d_hard_top.I_ded[33]-&gt;Ided2Idedtop d_hard_top.I_ded[34]-&gt;Ided2Idedtop d_hard_top.I_ded[35]-&gt;Ided2Idedtop d_hard_top.I_ded[36]-&gt;Ided2Idedtop d_hard_top.I_ded[37]-&gt;Ided2Idedtop d_hard_top.I_ded[38]-&gt;Ided2Idedtop d_hard_top.I_ded[39]-&gt;Ided2Idedtop d_hard_top.I_ded[40]-&gt;Ided2Idedtop d_hard_top.I_ded[41]-&gt;Ided2Idedtop d_hard_top.I_ded[42]-&gt;Ided2Idedtop d_hard_top.I_ded[43]-&gt;Ided2Idedtop d_hard_top.I_ded[44]-&gt;Ided2Idedtop d_hard_top.I_ded[45]-&gt;Ided2Idedtop d_hard_top.I_ded[46]-&gt;Ided2Idedtop d_hard_top.I_ded[47]-&gt;Ided2Idedtop d_hard_top.I_ded[48]-&gt;Ided2Idedtop d_hard_top.I_ded[49]-&gt;Ided2Idedtop d_hard_top.I_ded[50]-&gt;Ided2Idedtop d_hard_top.I_ded[51]-&gt;Ided2Idedtop d_hard_top.I_ded[52]-&gt;Ided2Idedtop d_hard_top.I_ded[53]-&gt;Ided2Idedtop d_hard_top.I_ded[54]-&gt;Ided2Idedtop d_hard_top.I_ded[55]-&gt;Ided2Idedtop d_hard_top.I_ded[56]-&gt;Ided2Idedtop d_hard_top.I_ded[57]-&gt;Ided2Idedtop d_hard_top.I_ded[58]-&gt;Ided2Idedtop d_hard_top.I_ded[59]-&gt;Ided2Idedtop d_hard_top.I_ded[60]-&gt;Ided2Idedtop d_hard_top.I_ded[61]-&gt;Ided2Idedtop d_hard_top.I_ded[62]-&gt;Ided2Idedtop d_hard_top.I_ded[63]-&gt;Ided2Idedtop d_hard_top.I_ded[64]-&gt;Ided2Idedtop d_hard_top.I_ded[65]-&gt;Ided2Idedtop d_hard_top.I_ded[66]-&gt;Ided2Idedtop d_hard_top.I_ded[67]-&gt;Ided2Idedtop d_hard_top.I_ded[68]-&gt;Ided2Idedtop d_hard_top.I_ded[69]-&gt;Ided2Idedtop d_hard_top.I_ded[70]-&gt;Ided2Idedtop d_hard_top.I_ded[71]-&gt;Ided2Idedtop</port>
			</inputs>
			<outputs>
				<port name="OUT_cfg">d_hard[0].out[0]-&gt;out2out d_hard[0].out[1]-&gt;out2out d_hard[0].out[2]-&gt;out2out d_hard[0].out[3]-&gt;out2out d_hard[0].out[4]-&gt;out2out d_hard[0].out[5]-&gt;out2out d_hard[0].out[6]-&gt;out2out d_hard[0].out[7]-&gt;out2out d_hard[0].out[8]-&gt;out2out d_hard[0].out[9]-&gt;out2out d_hard[0].out[10]-&gt;out2out d_hard[0].out[11]-&gt;out2out d_hard[0].out[12]-&gt;out2out d_hard[0].out[13]-&gt;out2out d_hard[0].out[14]-&gt;out2out d_hard[0].out[15]-&gt;out2out d_hard[0].out[16]-&gt;out2out d_hard[0].out[17]-&gt;out2out d_hard[0].out[18]-&gt;out2out d_hard[0].out[19]-&gt;out2out d_hard[0].out[20]-&gt;out2out d_hard[0].out[21]-&gt;out2out d_hard[0].out[22]-&gt;out2out d_hard[0].out[23]-&gt;out2out d_hard[0].out[24]-&gt;out2out d_hard[0].out[25]-&gt;out2out d_hard[0].out[26]-&gt;out2out d_hard[0].out[27]-&gt;out2out d_hard[0].out[28]-&gt;out2out d_hard[0].out[29]-&gt;out2out d_hard[0].out[30]-&gt;out2out d_hard[0].out[31]-&gt;out2out d_hard[0].out[32]-&gt;out2out d_hard[0].out[33]-&gt;out2out d_hard[0].out[34]-&gt;out2out d_hard[0].out[35]-&gt;out2out d_hard[0].out[36]-&gt;out2out d_hard[0].out[37]-&gt;out2out d_hard[0].out[38]-&gt;out2out d_hard[0].out[39]-&gt;out2out d_hard[0].out[40]-&gt;out2out d_hard[0].out[41]-&gt;out2out d_hard[0].out[42]-&gt;out2out d_hard[0].out[43]-&gt;out2out d_hard[0].out[44]-&gt;out2out d_hard[0].out[45]-&gt;out2out d_hard[0].out[46]-&gt;out2out d_hard[0].out[47]-&gt;out2out d_hard[0].out[48]-&gt;out2out d_hard[0].out[49]-&gt;out2out d_hard[0].out[50]-&gt;out2out d_hard[0].out[51]-&gt;out2out d_hard[0].out[52]-&gt;out2out d_hard[0].out[53]-&gt;out2out d_hard[0].out[54]-&gt;out2out d_hard[0].out[55]-&gt;out2out d_hard[0].out[56]-&gt;out2out d_hard[0].out[57]-&gt;out2out d_hard[0].out[58]-&gt;out2out d_hard[0].out[59]-&gt;out2out d_hard[0].out[60]-&gt;out2out d_hard[0].out[61]-&gt;out2out d_hard[0].out[62]-&gt;out2out d_hard[0].out[63]-&gt;out2out d_hard[0].out[64]-&gt;out2out d_hard[0].out[65]-&gt;out2out d_hard[0].out[66]-&gt;out2out d_hard[0].out[67]-&gt;out2out d_hard[0].out[68]-&gt;out2out d_hard[0].out[69]-&gt;out2out d_hard[0].out[70]-&gt;out2out d_hard[0].out[71]-&gt;out2out</port>
				<port name="O_ded">d_hard[0].out_ded[0]-&gt;Oded2Oded d_hard[0].out_ded[1]-&gt;Oded2Oded d_hard[0].out_ded[2]-&gt;Oded2Oded d_hard[0].out_ded[3]-&gt;Oded2Oded d_hard[0].out_ded[4]-&gt;Oded2Oded d_hard[0].out_ded[5]-&gt;Oded2Oded d_hard[0].out_ded[6]-&gt;Oded2Oded d_hard[0].out_ded[7]-&gt;Oded2Oded d_hard[0].out_ded[8]-&gt;Oded2Oded d_hard[0].out_ded[9]-&gt;Oded2Oded d_hard[0].out_ded[10]-&gt;Oded2Oded d_hard[0].out_ded[11]-&gt;Oded2Oded d_hard[0].out_ded[12]-&gt;Oded2Oded d_hard[0].out_ded[13]-&gt;Oded2Oded d_hard[0].out_ded[14]-&gt;Oded2Oded d_hard[0].out_ded[15]-&gt;Oded2Oded d_hard[0].out_ded[16]-&gt;Oded2Oded d_hard[0].out_ded[17]-&gt;Oded2Oded d_hard[0].out_ded[18]-&gt;Oded2Oded d_hard[0].out_ded[19]-&gt;Oded2Oded d_hard[0].out_ded[20]-&gt;Oded2Oded d_hard[0].out_ded[21]-&gt;Oded2Oded d_hard[0].out_ded[22]-&gt;Oded2Oded d_hard[0].out_ded[23]-&gt;Oded2Oded d_hard[0].out_ded[24]-&gt;Oded2Oded d_hard[0].out_ded[25]-&gt;Oded2Oded d_hard[0].out_ded[26]-&gt;Oded2Oded d_hard[0].out_ded[27]-&gt;Oded2Oded d_hard[0].out_ded[28]-&gt;Oded2Oded d_hard[0].out_ded[29]-&gt;Oded2Oded d_hard[0].out_ded[30]-&gt;Oded2Oded d_hard[0].out_ded[31]-&gt;Oded2Oded d_hard[0].out_ded[32]-&gt;Oded2Oded d_hard[0].out_ded[33]-&gt;Oded2Oded d_hard[0].out_ded[34]-&gt;Oded2Oded d_hard[0].out_ded[35]-&gt;Oded2Oded d_hard[0].out_ded[36]-&gt;Oded2Oded d_hard[0].out_ded[37]-&gt;Oded2Oded d_hard[0].out_ded[38]-&gt;Oded2Oded d_hard[0].out_ded[39]-&gt;Oded2Oded d_hard[0].out_ded[40]-&gt;Oded2Oded d_hard[0].out_ded[41]-&gt;Oded2Oded d_hard[0].out_ded[42]-&gt;Oded2Oded d_hard[0].out_ded[43]-&gt;Oded2Oded d_hard[0].out_ded[44]-&gt;Oded2Oded d_hard[0].out_ded[45]-&gt;Oded2Oded d_hard[0].out_ded[46]-&gt;Oded2Oded d_hard[0].out_ded[47]-&gt;Oded2Oded d_hard[0].out_ded[48]-&gt;Oded2Oded d_hard[0].out_ded[49]-&gt;Oded2Oded d_hard[0].out_ded[50]-&gt;Oded2Oded d_hard[0].out_ded[51]-&gt;Oded2Oded d_hard[0].out_ded[52]-&gt;Oded2Oded d_hard[0].out_ded[53]-&gt;Oded2Oded d_hard[0].out_ded[54]-&gt;Oded2Oded d_hard[0].out_ded[55]-&gt;Oded2Oded d_hard[0].out_ded[56]-&gt;Oded2Oded d_hard[0].out_ded[57]-&gt;Oded2Oded d_hard[0].out_ded[58]-&gt;Oded2Oded d_hard[0].out_ded[59]-&gt;Oded2Oded d_hard[0].out_ded[60]-&gt;Oded2Oded d_hard[0].out_ded[61]-&gt;Oded2Oded d_hard[0].out_ded[62]-&gt;Oded2Oded d_hard[0].out_ded[63]-&gt;Oded2Oded d_hard[0].out_ded[64]-&gt;Oded2Oded d_hard[0].out_ded[65]-&gt;Oded2Oded d_hard[0].out_ded[66]-&gt;Oded2Oded d_hard[0].out_ded[67]-&gt;Oded2Oded d_hard[0].out_ded[68]-&gt;Oded2Oded d_hard[0].out_ded[69]-&gt;Oded2Oded d_hard[0].out_ded[70]-&gt;Oded2Oded d_hard[0].out_ded[71]-&gt;Oded2Oded</port>
			</outputs>
			<clocks>
				<port name="clk">d_hard_top.clk[0]-&gt;clk2clktop</port>
			</clocks>
			<block name="hard_model_rest~24^out_ded~72" instance="d_hard[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="reset">d_hard_slice_rest.reset[0]-&gt;reset2reset</port>
					<port name="a">d_hard_slice_rest.A_cfg[0]-&gt;a2a d_hard_slice_rest.A_cfg[1]-&gt;a2a d_hard_slice_rest.A_cfg[2]-&gt;a2a d_hard_slice_rest.A_cfg[3]-&gt;a2a d_hard_slice_rest.A_cfg[4]-&gt;a2a d_hard_slice_rest.A_cfg[5]-&gt;a2a d_hard_slice_rest.A_cfg[6]-&gt;a2a d_hard_slice_rest.A_cfg[7]-&gt;a2a d_hard_slice_rest.A_cfg[8]-&gt;a2a d_hard_slice_rest.A_cfg[9]-&gt;a2a d_hard_slice_rest.A_cfg[10]-&gt;a2a d_hard_slice_rest.A_cfg[11]-&gt;a2a d_hard_slice_rest.A_cfg[12]-&gt;a2a d_hard_slice_rest.A_cfg[13]-&gt;a2a d_hard_slice_rest.A_cfg[14]-&gt;a2a d_hard_slice_rest.A_cfg[15]-&gt;a2a d_hard_slice_rest.A_cfg[16]-&gt;a2a d_hard_slice_rest.A_cfg[17]-&gt;a2a d_hard_slice_rest.A_cfg[18]-&gt;a2a d_hard_slice_rest.A_cfg[19]-&gt;a2a d_hard_slice_rest.A_cfg[20]-&gt;a2a d_hard_slice_rest.A_cfg[21]-&gt;a2a d_hard_slice_rest.A_cfg[22]-&gt;a2a d_hard_slice_rest.A_cfg[23]-&gt;a2a d_hard_slice_rest.A_cfg[24]-&gt;a2a d_hard_slice_rest.A_cfg[25]-&gt;a2a d_hard_slice_rest.A_cfg[26]-&gt;a2a d_hard_slice_rest.A_cfg[27]-&gt;a2a d_hard_slice_rest.A_cfg[28]-&gt;a2a d_hard_slice_rest.A_cfg[29]-&gt;a2a d_hard_slice_rest.A_cfg[30]-&gt;a2a d_hard_slice_rest.A_cfg[31]-&gt;a2a d_hard_slice_rest.A_cfg[32]-&gt;a2a d_hard_slice_rest.A_cfg[33]-&gt;a2a d_hard_slice_rest.A_cfg[34]-&gt;a2a d_hard_slice_rest.A_cfg[35]-&gt;a2a</port>
					<port name="b">d_hard_slice_rest.B_cfg[0]-&gt;b2b d_hard_slice_rest.B_cfg[1]-&gt;b2b d_hard_slice_rest.B_cfg[2]-&gt;b2b d_hard_slice_rest.B_cfg[3]-&gt;b2b d_hard_slice_rest.B_cfg[4]-&gt;b2b d_hard_slice_rest.B_cfg[5]-&gt;b2b d_hard_slice_rest.B_cfg[6]-&gt;b2b d_hard_slice_rest.B_cfg[7]-&gt;b2b d_hard_slice_rest.B_cfg[8]-&gt;b2b d_hard_slice_rest.B_cfg[9]-&gt;b2b d_hard_slice_rest.B_cfg[10]-&gt;b2b d_hard_slice_rest.B_cfg[11]-&gt;b2b d_hard_slice_rest.B_cfg[12]-&gt;b2b d_hard_slice_rest.B_cfg[13]-&gt;b2b d_hard_slice_rest.B_cfg[14]-&gt;b2b d_hard_slice_rest.B_cfg[15]-&gt;b2b d_hard_slice_rest.B_cfg[16]-&gt;b2b d_hard_slice_rest.B_cfg[17]-&gt;b2b d_hard_slice_rest.B_cfg[18]-&gt;b2b d_hard_slice_rest.B_cfg[19]-&gt;b2b d_hard_slice_rest.B_cfg[20]-&gt;b2b d_hard_slice_rest.B_cfg[21]-&gt;b2b d_hard_slice_rest.B_cfg[22]-&gt;b2b d_hard_slice_rest.B_cfg[23]-&gt;b2b d_hard_slice_rest.B_cfg[24]-&gt;b2b d_hard_slice_rest.B_cfg[25]-&gt;b2b d_hard_slice_rest.B_cfg[26]-&gt;b2b d_hard_slice_rest.B_cfg[27]-&gt;b2b d_hard_slice_rest.B_cfg[28]-&gt;b2b d_hard_slice_rest.B_cfg[29]-&gt;b2b d_hard_slice_rest.B_cfg[30]-&gt;b2b d_hard_slice_rest.B_cfg[31]-&gt;b2b d_hard_slice_rest.B_cfg[32]-&gt;b2b d_hard_slice_rest.B_cfg[33]-&gt;b2b d_hard_slice_rest.B_cfg[34]-&gt;b2b d_hard_slice_rest.B_cfg[35]-&gt;b2b</port>
					<port name="ab_ded">d_hard_slice_rest.I_ded[0]-&gt;Ided2Ided d_hard_slice_rest.I_ded[1]-&gt;Ided2Ided d_hard_slice_rest.I_ded[2]-&gt;Ided2Ided d_hard_slice_rest.I_ded[3]-&gt;Ided2Ided d_hard_slice_rest.I_ded[4]-&gt;Ided2Ided d_hard_slice_rest.I_ded[5]-&gt;Ided2Ided d_hard_slice_rest.I_ded[6]-&gt;Ided2Ided d_hard_slice_rest.I_ded[7]-&gt;Ided2Ided d_hard_slice_rest.I_ded[8]-&gt;Ided2Ided d_hard_slice_rest.I_ded[9]-&gt;Ided2Ided d_hard_slice_rest.I_ded[10]-&gt;Ided2Ided d_hard_slice_rest.I_ded[11]-&gt;Ided2Ided d_hard_slice_rest.I_ded[12]-&gt;Ided2Ided d_hard_slice_rest.I_ded[13]-&gt;Ided2Ided d_hard_slice_rest.I_ded[14]-&gt;Ided2Ided d_hard_slice_rest.I_ded[15]-&gt;Ided2Ided d_hard_slice_rest.I_ded[16]-&gt;Ided2Ided d_hard_slice_rest.I_ded[17]-&gt;Ided2Ided d_hard_slice_rest.I_ded[18]-&gt;Ided2Ided d_hard_slice_rest.I_ded[19]-&gt;Ided2Ided d_hard_slice_rest.I_ded[20]-&gt;Ided2Ided d_hard_slice_rest.I_ded[21]-&gt;Ided2Ided d_hard_slice_rest.I_ded[22]-&gt;Ided2Ided d_hard_slice_rest.I_ded[23]-&gt;Ided2Ided d_hard_slice_rest.I_ded[24]-&gt;Ided2Ided d_hard_slice_rest.I_ded[25]-&gt;Ided2Ided d_hard_slice_rest.I_ded[26]-&gt;Ided2Ided d_hard_slice_rest.I_ded[27]-&gt;Ided2Ided d_hard_slice_rest.I_ded[28]-&gt;Ided2Ided d_hard_slice_rest.I_ded[29]-&gt;Ided2Ided d_hard_slice_rest.I_ded[30]-&gt;Ided2Ided d_hard_slice_rest.I_ded[31]-&gt;Ided2Ided d_hard_slice_rest.I_ded[32]-&gt;Ided2Ided d_hard_slice_rest.I_ded[33]-&gt;Ided2Ided d_hard_slice_rest.I_ded[34]-&gt;Ided2Ided d_hard_slice_rest.I_ded[35]-&gt;Ided2Ided d_hard_slice_rest.I_ded[36]-&gt;Ided2Ided d_hard_slice_rest.I_ded[37]-&gt;Ided2Ided d_hard_slice_rest.I_ded[38]-&gt;Ided2Ided d_hard_slice_rest.I_ded[39]-&gt;Ided2Ided d_hard_slice_rest.I_ded[40]-&gt;Ided2Ided d_hard_slice_rest.I_ded[41]-&gt;Ided2Ided d_hard_slice_rest.I_ded[42]-&gt;Ided2Ided d_hard_slice_rest.I_ded[43]-&gt;Ided2Ided d_hard_slice_rest.I_ded[44]-&gt;Ided2Ided d_hard_slice_rest.I_ded[45]-&gt;Ided2Ided d_hard_slice_rest.I_ded[46]-&gt;Ided2Ided d_hard_slice_rest.I_ded[47]-&gt;Ided2Ided d_hard_slice_rest.I_ded[48]-&gt;Ided2Ided d_hard_slice_rest.I_ded[49]-&gt;Ided2Ided d_hard_slice_rest.I_ded[50]-&gt;Ided2Ided d_hard_slice_rest.I_ded[51]-&gt;Ided2Ided d_hard_slice_rest.I_ded[52]-&gt;Ided2Ided d_hard_slice_rest.I_ded[53]-&gt;Ided2Ided d_hard_slice_rest.I_ded[54]-&gt;Ided2Ided d_hard_slice_rest.I_ded[55]-&gt;Ided2Ided d_hard_slice_rest.I_ded[56]-&gt;Ided2Ided d_hard_slice_rest.I_ded[57]-&gt;Ided2Ided d_hard_slice_rest.I_ded[58]-&gt;Ided2Ided d_hard_slice_rest.I_ded[59]-&gt;Ided2Ided d_hard_slice_rest.I_ded[60]-&gt;Ided2Ided d_hard_slice_rest.I_ded[61]-&gt;Ided2Ided d_hard_slice_rest.I_ded[62]-&gt;Ided2Ided d_hard_slice_rest.I_ded[63]-&gt;Ided2Ided d_hard_slice_rest.I_ded[64]-&gt;Ided2Ided d_hard_slice_rest.I_ded[65]-&gt;Ided2Ided d_hard_slice_rest.I_ded[66]-&gt;Ided2Ided d_hard_slice_rest.I_ded[67]-&gt;Ided2Ided d_hard_slice_rest.I_ded[68]-&gt;Ided2Ided d_hard_slice_rest.I_ded[69]-&gt;Ided2Ided d_hard_slice_rest.I_ded[70]-&gt;Ided2Ided d_hard_slice_rest.I_ded[71]-&gt;Ided2Ided</port>
				</inputs>
				<outputs>
					<port name="out">hard_model_rest~24^out~0 hard_model_rest~24^out~1 hard_model_rest~24^out~2 hard_model_rest~24^out~3 hard_model_rest~24^out~4 hard_model_rest~24^out~5 hard_model_rest~24^out~6 hard_model_rest~24^out~7 hard_model_rest~24^out~8 hard_model_rest~24^out~9 hard_model_rest~24^out~10 hard_model_rest~24^out~11 hard_model_rest~24^out~12 hard_model_rest~24^out~13 hard_model_rest~24^out~14 hard_model_rest~24^out~15 hard_model_rest~24^out~16 hard_model_rest~24^out~17 hard_model_rest~24^out~18 hard_model_rest~24^out~19 hard_model_rest~24^out~20 hard_model_rest~24^out~21 hard_model_rest~24^out~22 hard_model_rest~24^out~23 hard_model_rest~24^out~24 hard_model_rest~24^out~25 hard_model_rest~24^out~26 hard_model_rest~24^out~27 hard_model_rest~24^out~28 hard_model_rest~24^out~29 hard_model_rest~24^out~30 hard_model_rest~24^out~31 hard_model_rest~24^out~32 hard_model_rest~24^out~33 hard_model_rest~24^out~34 hard_model_rest~24^out~35 hard_model_rest~24^out~36 hard_model_rest~24^out~37 hard_model_rest~24^out~38 hard_model_rest~24^out~39 hard_model_rest~24^out~40 hard_model_rest~24^out~41 hard_model_rest~24^out~42 hard_model_rest~24^out~43 hard_model_rest~24^out~44 hard_model_rest~24^out~45 hard_model_rest~24^out~46 hard_model_rest~24^out~47 hard_model_rest~24^out~48 hard_model_rest~24^out~49 hard_model_rest~24^out~50 hard_model_rest~24^out~51 hard_model_rest~24^out~52 hard_model_rest~24^out~53 hard_model_rest~24^out~54 hard_model_rest~24^out~55 hard_model_rest~24^out~56 hard_model_rest~24^out~57 hard_model_rest~24^out~58 hard_model_rest~24^out~59 hard_model_rest~24^out~60 hard_model_rest~24^out~61 hard_model_rest~24^out~62 hard_model_rest~24^out~63 hard_model_rest~24^out~64 hard_model_rest~24^out~65 hard_model_rest~24^out~66 hard_model_rest~24^out~67 hard_model_rest~24^out~68 hard_model_rest~24^out~69 hard_model_rest~24^out~70 hard_model_rest~24^out~71</port>
					<port name="out_ded">hard_model_rest~24^out_ded~72 hard_model_rest~24^out_ded~73 hard_model_rest~24^out_ded~74 hard_model_rest~24^out_ded~75 hard_model_rest~24^out_ded~76 hard_model_rest~24^out_ded~77 hard_model_rest~24^out_ded~78 hard_model_rest~24^out_ded~79 hard_model_rest~24^out_ded~80 hard_model_rest~24^out_ded~81 hard_model_rest~24^out_ded~82 hard_model_rest~24^out_ded~83 hard_model_rest~24^out_ded~84 hard_model_rest~24^out_ded~85 hard_model_rest~24^out_ded~86 hard_model_rest~24^out_ded~87 hard_model_rest~24^out_ded~88 hard_model_rest~24^out_ded~89 hard_model_rest~24^out_ded~90 hard_model_rest~24^out_ded~91 hard_model_rest~24^out_ded~92 hard_model_rest~24^out_ded~93 hard_model_rest~24^out_ded~94 hard_model_rest~24^out_ded~95 hard_model_rest~24^out_ded~96 hard_model_rest~24^out_ded~97 hard_model_rest~24^out_ded~98 hard_model_rest~24^out_ded~99 hard_model_rest~24^out_ded~100 hard_model_rest~24^out_ded~101 hard_model_rest~24^out_ded~102 hard_model_rest~24^out_ded~103 hard_model_rest~24^out_ded~104 hard_model_rest~24^out_ded~105 hard_model_rest~24^out_ded~106 hard_model_rest~24^out_ded~107 hard_model_rest~24^out_ded~108 hard_model_rest~24^out_ded~109 hard_model_rest~24^out_ded~110 hard_model_rest~24^out_ded~111 hard_model_rest~24^out_ded~112 hard_model_rest~24^out_ded~113 hard_model_rest~24^out_ded~114 hard_model_rest~24^out_ded~115 hard_model_rest~24^out_ded~116 hard_model_rest~24^out_ded~117 hard_model_rest~24^out_ded~118 hard_model_rest~24^out_ded~119 hard_model_rest~24^out_ded~120 hard_model_rest~24^out_ded~121 hard_model_rest~24^out_ded~122 hard_model_rest~24^out_ded~123 hard_model_rest~24^out_ded~124 hard_model_rest~24^out_ded~125 hard_model_rest~24^out_ded~126 hard_model_rest~24^out_ded~127 hard_model_rest~24^out_ded~128 hard_model_rest~24^out_ded~129 hard_model_rest~24^out_ded~130 hard_model_rest~24^out_ded~131 hard_model_rest~24^out_ded~132 hard_model_rest~24^out_ded~133 hard_model_rest~24^out_ded~134 hard_model_rest~24^out_ded~135 hard_model_rest~24^out_ded~136 hard_model_rest~24^out_ded~137 hard_model_rest~24^out_ded~138 hard_model_rest~24^out_ded~139 hard_model_rest~24^out_ded~140 hard_model_rest~24^out_ded~141 hard_model_rest~24^out_ded~142 hard_model_rest~24^out_ded~143</port>
				</outputs>
				<clocks>
					<port name="clk">d_hard_slice_rest.clk[0]-&gt;clk2clk</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="hard_model_rest~27^out_ded~72" instance="d_hard_top[15]" mode="d_hard_mode_rest">
		<inputs>
			<port name="reset">reset</port>
			<port name="I_upper">n12448abc n12517abc n12454abc n12460abc n12523abc n12475abc n12466abc n12472abc n12478abc n12547abc n12529abc n12499abc n12481abc n12457abc n12484abc n12490abc n12496abc n12502abc n12508abc n12514abc n12553abc n12541abc n12535abc n12511abc n12505abc n12493abc n12487abc n12469abc n12463abc n12451abc n12520abc n12526abc n12532abc n12538abc n12544abc n12550abc</port>
			<port name="I_lower">n12386abc n12380abc n12374abc n12368abc n12362abc n12356abc n12338abc n12344abc n12350abc n12443abc n12437abc n12431abc n12425abc n12419abc n12413abc n12407abc n12401abc n12395abc n12389abc n12383abc n12377abc n12371abc n12365abc n12359abc n12353abc n12347abc n12434abc n12440abc n12428abc n12422abc n12416abc n12410abc n12404abc n12398abc n12392abc n12341abc</port>
			<port name="I_ded">hard_model_rest~24^out_ded~72 hard_model_rest~24^out_ded~73 hard_model_rest~24^out_ded~74 hard_model_rest~24^out_ded~75 hard_model_rest~24^out_ded~76 hard_model_rest~24^out_ded~77 hard_model_rest~24^out_ded~78 hard_model_rest~24^out_ded~79 hard_model_rest~24^out_ded~80 hard_model_rest~24^out_ded~81 hard_model_rest~24^out_ded~82 hard_model_rest~24^out_ded~83 hard_model_rest~24^out_ded~84 hard_model_rest~24^out_ded~85 hard_model_rest~24^out_ded~86 hard_model_rest~24^out_ded~87 hard_model_rest~24^out_ded~88 hard_model_rest~24^out_ded~89 hard_model_rest~24^out_ded~90 hard_model_rest~24^out_ded~91 hard_model_rest~24^out_ded~92 hard_model_rest~24^out_ded~93 hard_model_rest~24^out_ded~94 hard_model_rest~24^out_ded~95 hard_model_rest~24^out_ded~96 hard_model_rest~24^out_ded~97 hard_model_rest~24^out_ded~98 hard_model_rest~24^out_ded~99 hard_model_rest~24^out_ded~100 hard_model_rest~24^out_ded~101 hard_model_rest~24^out_ded~102 hard_model_rest~24^out_ded~103 hard_model_rest~24^out_ded~104 hard_model_rest~24^out_ded~105 hard_model_rest~24^out_ded~106 hard_model_rest~24^out_ded~107 hard_model_rest~24^out_ded~108 hard_model_rest~24^out_ded~109 hard_model_rest~24^out_ded~110 hard_model_rest~24^out_ded~111 hard_model_rest~24^out_ded~112 hard_model_rest~24^out_ded~113 hard_model_rest~24^out_ded~114 hard_model_rest~24^out_ded~115 hard_model_rest~24^out_ded~116 hard_model_rest~24^out_ded~117 hard_model_rest~24^out_ded~118 hard_model_rest~24^out_ded~119 hard_model_rest~24^out_ded~120 hard_model_rest~24^out_ded~121 hard_model_rest~24^out_ded~122 hard_model_rest~24^out_ded~123 hard_model_rest~24^out_ded~124 hard_model_rest~24^out_ded~125 hard_model_rest~24^out_ded~126 hard_model_rest~24^out_ded~127 hard_model_rest~24^out_ded~128 hard_model_rest~24^out_ded~129 hard_model_rest~24^out_ded~130 hard_model_rest~24^out_ded~131 hard_model_rest~24^out_ded~132 hard_model_rest~24^out_ded~133 hard_model_rest~24^out_ded~134 hard_model_rest~24^out_ded~135 hard_model_rest~24^out_ded~136 hard_model_rest~24^out_ded~137 hard_model_rest~24^out_ded~138 hard_model_rest~24^out_ded~139 hard_model_rest~24^out_ded~140 hard_model_rest~24^out_ded~141 hard_model_rest~24^out_ded~142 hard_model_rest~24^out_ded~143</port>
		</inputs>
		<outputs>
			<port name="out">d_hard_slice_rest[0].OUT_cfg[0]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[1]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[2]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[3]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[4]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[5]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[6]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[7]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[8]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[9]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[10]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[11]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[12]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[13]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[14]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[15]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[16]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[17]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[18]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[19]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[20]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[21]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[22]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[23]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[24]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[25]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[26]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[27]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[28]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[29]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[30]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[31]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[32]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[33]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[34]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[35]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[36]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[37]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[38]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[39]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[40]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[41]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[42]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[43]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[44]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[45]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[46]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[47]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[48]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[49]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[50]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[51]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[52]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[53]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[54]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[55]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[56]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[57]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[58]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[59]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[60]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[61]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[62]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[63]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[64]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[65]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[66]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[67]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[68]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[69]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[70]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[71]-&gt;out2out</port>
			<port name="O_ded">d_hard_slice_rest[0].O_ded[0]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[1]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[2]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[3]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[4]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[5]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[6]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[7]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[8]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[9]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[10]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[11]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[12]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[13]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[14]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[15]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[16]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[17]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[18]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[19]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[20]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[21]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[22]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[23]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[24]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[25]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[26]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[27]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[28]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[29]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[30]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[31]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[32]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[33]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[34]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[35]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[36]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[37]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[38]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[39]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[40]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[41]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[42]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[43]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[44]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[45]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[46]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[47]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[48]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[49]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[50]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[51]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[52]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[53]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[54]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[55]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[56]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[57]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[58]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[59]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[60]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[61]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[62]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[63]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[64]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[65]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[66]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[67]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[68]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[69]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[70]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[71]-&gt;Oded2Odedtop</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="hard_model_rest~27^out_ded~72" instance="d_hard_slice_rest[0]" mode="default">
			<inputs>
				<port name="reset">d_hard_top.reset[0]-&gt;reset2resettop</port>
				<port name="A_cfg">d_hard_top.I_upper[0]-&gt;a2a d_hard_top.I_upper[29]-&gt;a2a d_hard_top.I_upper[2]-&gt;a2a d_hard_top.I_upper[13]-&gt;a2a d_hard_top.I_upper[3]-&gt;a2a d_hard_top.I_upper[28]-&gt;a2a d_hard_top.I_upper[6]-&gt;a2a d_hard_top.I_upper[27]-&gt;a2a d_hard_top.I_upper[7]-&gt;a2a d_hard_top.I_upper[5]-&gt;a2a d_hard_top.I_upper[8]-&gt;a2a d_hard_top.I_upper[12]-&gt;a2a d_hard_top.I_upper[14]-&gt;a2a d_hard_top.I_upper[26]-&gt;a2a d_hard_top.I_upper[15]-&gt;a2a d_hard_top.I_upper[25]-&gt;a2a d_hard_top.I_upper[16]-&gt;a2a d_hard_top.I_upper[11]-&gt;a2a d_hard_top.I_upper[17]-&gt;a2a d_hard_top.I_upper[24]-&gt;a2a d_hard_top.I_upper[18]-&gt;a2a d_hard_top.I_upper[23]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[1]-&gt;a2a d_hard_top.I_upper[30]-&gt;a2a d_hard_top.I_upper[4]-&gt;a2a d_hard_top.I_upper[31]-&gt;a2a d_hard_top.I_upper[10]-&gt;a2a d_hard_top.I_upper[32]-&gt;a2a d_hard_top.I_upper[22]-&gt;a2a d_hard_top.I_upper[33]-&gt;a2a d_hard_top.I_upper[21]-&gt;a2a d_hard_top.I_upper[34]-&gt;a2a d_hard_top.I_upper[9]-&gt;a2a d_hard_top.I_upper[35]-&gt;a2a d_hard_top.I_upper[20]-&gt;a2a</port>
				<port name="B_cfg">d_hard_top.I_lower[6]-&gt;b2b d_hard_top.I_lower[35]-&gt;b2b d_hard_top.I_lower[7]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[8]-&gt;b2b d_hard_top.I_lower[24]-&gt;b2b d_hard_top.I_lower[5]-&gt;b2b d_hard_top.I_lower[23]-&gt;b2b d_hard_top.I_lower[4]-&gt;b2b d_hard_top.I_lower[22]-&gt;b2b d_hard_top.I_lower[3]-&gt;b2b d_hard_top.I_lower[21]-&gt;b2b d_hard_top.I_lower[2]-&gt;b2b d_hard_top.I_lower[20]-&gt;b2b d_hard_top.I_lower[1]-&gt;b2b d_hard_top.I_lower[19]-&gt;b2b d_hard_top.I_lower[0]-&gt;b2b d_hard_top.I_lower[18]-&gt;b2b d_hard_top.I_lower[34]-&gt;b2b d_hard_top.I_lower[17]-&gt;b2b d_hard_top.I_lower[33]-&gt;b2b d_hard_top.I_lower[16]-&gt;b2b d_hard_top.I_lower[32]-&gt;b2b d_hard_top.I_lower[15]-&gt;b2b d_hard_top.I_lower[31]-&gt;b2b d_hard_top.I_lower[14]-&gt;b2b d_hard_top.I_lower[30]-&gt;b2b d_hard_top.I_lower[13]-&gt;b2b d_hard_top.I_lower[29]-&gt;b2b d_hard_top.I_lower[12]-&gt;b2b d_hard_top.I_lower[28]-&gt;b2b d_hard_top.I_lower[11]-&gt;b2b d_hard_top.I_lower[26]-&gt;b2b d_hard_top.I_lower[10]-&gt;b2b d_hard_top.I_lower[27]-&gt;b2b d_hard_top.I_lower[9]-&gt;b2b</port>
				<port name="I_ded">d_hard_top.I_ded[0]-&gt;Ided2Idedtop d_hard_top.I_ded[1]-&gt;Ided2Idedtop d_hard_top.I_ded[2]-&gt;Ided2Idedtop d_hard_top.I_ded[3]-&gt;Ided2Idedtop d_hard_top.I_ded[4]-&gt;Ided2Idedtop d_hard_top.I_ded[5]-&gt;Ided2Idedtop d_hard_top.I_ded[6]-&gt;Ided2Idedtop d_hard_top.I_ded[7]-&gt;Ided2Idedtop d_hard_top.I_ded[8]-&gt;Ided2Idedtop d_hard_top.I_ded[9]-&gt;Ided2Idedtop d_hard_top.I_ded[10]-&gt;Ided2Idedtop d_hard_top.I_ded[11]-&gt;Ided2Idedtop d_hard_top.I_ded[12]-&gt;Ided2Idedtop d_hard_top.I_ded[13]-&gt;Ided2Idedtop d_hard_top.I_ded[14]-&gt;Ided2Idedtop d_hard_top.I_ded[15]-&gt;Ided2Idedtop d_hard_top.I_ded[16]-&gt;Ided2Idedtop d_hard_top.I_ded[17]-&gt;Ided2Idedtop d_hard_top.I_ded[18]-&gt;Ided2Idedtop d_hard_top.I_ded[19]-&gt;Ided2Idedtop d_hard_top.I_ded[20]-&gt;Ided2Idedtop d_hard_top.I_ded[21]-&gt;Ided2Idedtop d_hard_top.I_ded[22]-&gt;Ided2Idedtop d_hard_top.I_ded[23]-&gt;Ided2Idedtop d_hard_top.I_ded[24]-&gt;Ided2Idedtop d_hard_top.I_ded[25]-&gt;Ided2Idedtop d_hard_top.I_ded[26]-&gt;Ided2Idedtop d_hard_top.I_ded[27]-&gt;Ided2Idedtop d_hard_top.I_ded[28]-&gt;Ided2Idedtop d_hard_top.I_ded[29]-&gt;Ided2Idedtop d_hard_top.I_ded[30]-&gt;Ided2Idedtop d_hard_top.I_ded[31]-&gt;Ided2Idedtop d_hard_top.I_ded[32]-&gt;Ided2Idedtop d_hard_top.I_ded[33]-&gt;Ided2Idedtop d_hard_top.I_ded[34]-&gt;Ided2Idedtop d_hard_top.I_ded[35]-&gt;Ided2Idedtop d_hard_top.I_ded[36]-&gt;Ided2Idedtop d_hard_top.I_ded[37]-&gt;Ided2Idedtop d_hard_top.I_ded[38]-&gt;Ided2Idedtop d_hard_top.I_ded[39]-&gt;Ided2Idedtop d_hard_top.I_ded[40]-&gt;Ided2Idedtop d_hard_top.I_ded[41]-&gt;Ided2Idedtop d_hard_top.I_ded[42]-&gt;Ided2Idedtop d_hard_top.I_ded[43]-&gt;Ided2Idedtop d_hard_top.I_ded[44]-&gt;Ided2Idedtop d_hard_top.I_ded[45]-&gt;Ided2Idedtop d_hard_top.I_ded[46]-&gt;Ided2Idedtop d_hard_top.I_ded[47]-&gt;Ided2Idedtop d_hard_top.I_ded[48]-&gt;Ided2Idedtop d_hard_top.I_ded[49]-&gt;Ided2Idedtop d_hard_top.I_ded[50]-&gt;Ided2Idedtop d_hard_top.I_ded[51]-&gt;Ided2Idedtop d_hard_top.I_ded[52]-&gt;Ided2Idedtop d_hard_top.I_ded[53]-&gt;Ided2Idedtop d_hard_top.I_ded[54]-&gt;Ided2Idedtop d_hard_top.I_ded[55]-&gt;Ided2Idedtop d_hard_top.I_ded[56]-&gt;Ided2Idedtop d_hard_top.I_ded[57]-&gt;Ided2Idedtop d_hard_top.I_ded[58]-&gt;Ided2Idedtop d_hard_top.I_ded[59]-&gt;Ided2Idedtop d_hard_top.I_ded[60]-&gt;Ided2Idedtop d_hard_top.I_ded[61]-&gt;Ided2Idedtop d_hard_top.I_ded[62]-&gt;Ided2Idedtop d_hard_top.I_ded[63]-&gt;Ided2Idedtop d_hard_top.I_ded[64]-&gt;Ided2Idedtop d_hard_top.I_ded[65]-&gt;Ided2Idedtop d_hard_top.I_ded[66]-&gt;Ided2Idedtop d_hard_top.I_ded[67]-&gt;Ided2Idedtop d_hard_top.I_ded[68]-&gt;Ided2Idedtop d_hard_top.I_ded[69]-&gt;Ided2Idedtop d_hard_top.I_ded[70]-&gt;Ided2Idedtop d_hard_top.I_ded[71]-&gt;Ided2Idedtop</port>
			</inputs>
			<outputs>
				<port name="OUT_cfg">d_hard[0].out[0]-&gt;out2out d_hard[0].out[1]-&gt;out2out d_hard[0].out[2]-&gt;out2out d_hard[0].out[3]-&gt;out2out d_hard[0].out[4]-&gt;out2out d_hard[0].out[5]-&gt;out2out d_hard[0].out[6]-&gt;out2out d_hard[0].out[7]-&gt;out2out d_hard[0].out[8]-&gt;out2out d_hard[0].out[9]-&gt;out2out d_hard[0].out[10]-&gt;out2out d_hard[0].out[11]-&gt;out2out d_hard[0].out[12]-&gt;out2out d_hard[0].out[13]-&gt;out2out d_hard[0].out[14]-&gt;out2out d_hard[0].out[15]-&gt;out2out d_hard[0].out[16]-&gt;out2out d_hard[0].out[17]-&gt;out2out d_hard[0].out[18]-&gt;out2out d_hard[0].out[19]-&gt;out2out d_hard[0].out[20]-&gt;out2out d_hard[0].out[21]-&gt;out2out d_hard[0].out[22]-&gt;out2out d_hard[0].out[23]-&gt;out2out d_hard[0].out[24]-&gt;out2out d_hard[0].out[25]-&gt;out2out d_hard[0].out[26]-&gt;out2out d_hard[0].out[27]-&gt;out2out d_hard[0].out[28]-&gt;out2out d_hard[0].out[29]-&gt;out2out d_hard[0].out[30]-&gt;out2out d_hard[0].out[31]-&gt;out2out d_hard[0].out[32]-&gt;out2out d_hard[0].out[33]-&gt;out2out d_hard[0].out[34]-&gt;out2out d_hard[0].out[35]-&gt;out2out d_hard[0].out[36]-&gt;out2out d_hard[0].out[37]-&gt;out2out d_hard[0].out[38]-&gt;out2out d_hard[0].out[39]-&gt;out2out d_hard[0].out[40]-&gt;out2out d_hard[0].out[41]-&gt;out2out d_hard[0].out[42]-&gt;out2out d_hard[0].out[43]-&gt;out2out d_hard[0].out[44]-&gt;out2out d_hard[0].out[45]-&gt;out2out d_hard[0].out[46]-&gt;out2out d_hard[0].out[47]-&gt;out2out d_hard[0].out[48]-&gt;out2out d_hard[0].out[49]-&gt;out2out d_hard[0].out[50]-&gt;out2out d_hard[0].out[51]-&gt;out2out d_hard[0].out[52]-&gt;out2out d_hard[0].out[53]-&gt;out2out d_hard[0].out[54]-&gt;out2out d_hard[0].out[55]-&gt;out2out d_hard[0].out[56]-&gt;out2out d_hard[0].out[57]-&gt;out2out d_hard[0].out[58]-&gt;out2out d_hard[0].out[59]-&gt;out2out d_hard[0].out[60]-&gt;out2out d_hard[0].out[61]-&gt;out2out d_hard[0].out[62]-&gt;out2out d_hard[0].out[63]-&gt;out2out d_hard[0].out[64]-&gt;out2out d_hard[0].out[65]-&gt;out2out d_hard[0].out[66]-&gt;out2out d_hard[0].out[67]-&gt;out2out d_hard[0].out[68]-&gt;out2out d_hard[0].out[69]-&gt;out2out d_hard[0].out[70]-&gt;out2out d_hard[0].out[71]-&gt;out2out</port>
				<port name="O_ded">d_hard[0].out_ded[0]-&gt;Oded2Oded d_hard[0].out_ded[1]-&gt;Oded2Oded d_hard[0].out_ded[2]-&gt;Oded2Oded d_hard[0].out_ded[3]-&gt;Oded2Oded d_hard[0].out_ded[4]-&gt;Oded2Oded d_hard[0].out_ded[5]-&gt;Oded2Oded d_hard[0].out_ded[6]-&gt;Oded2Oded d_hard[0].out_ded[7]-&gt;Oded2Oded d_hard[0].out_ded[8]-&gt;Oded2Oded d_hard[0].out_ded[9]-&gt;Oded2Oded d_hard[0].out_ded[10]-&gt;Oded2Oded d_hard[0].out_ded[11]-&gt;Oded2Oded d_hard[0].out_ded[12]-&gt;Oded2Oded d_hard[0].out_ded[13]-&gt;Oded2Oded d_hard[0].out_ded[14]-&gt;Oded2Oded d_hard[0].out_ded[15]-&gt;Oded2Oded d_hard[0].out_ded[16]-&gt;Oded2Oded d_hard[0].out_ded[17]-&gt;Oded2Oded d_hard[0].out_ded[18]-&gt;Oded2Oded d_hard[0].out_ded[19]-&gt;Oded2Oded d_hard[0].out_ded[20]-&gt;Oded2Oded d_hard[0].out_ded[21]-&gt;Oded2Oded d_hard[0].out_ded[22]-&gt;Oded2Oded d_hard[0].out_ded[23]-&gt;Oded2Oded d_hard[0].out_ded[24]-&gt;Oded2Oded d_hard[0].out_ded[25]-&gt;Oded2Oded d_hard[0].out_ded[26]-&gt;Oded2Oded d_hard[0].out_ded[27]-&gt;Oded2Oded d_hard[0].out_ded[28]-&gt;Oded2Oded d_hard[0].out_ded[29]-&gt;Oded2Oded d_hard[0].out_ded[30]-&gt;Oded2Oded d_hard[0].out_ded[31]-&gt;Oded2Oded d_hard[0].out_ded[32]-&gt;Oded2Oded d_hard[0].out_ded[33]-&gt;Oded2Oded d_hard[0].out_ded[34]-&gt;Oded2Oded d_hard[0].out_ded[35]-&gt;Oded2Oded d_hard[0].out_ded[36]-&gt;Oded2Oded d_hard[0].out_ded[37]-&gt;Oded2Oded d_hard[0].out_ded[38]-&gt;Oded2Oded d_hard[0].out_ded[39]-&gt;Oded2Oded d_hard[0].out_ded[40]-&gt;Oded2Oded d_hard[0].out_ded[41]-&gt;Oded2Oded d_hard[0].out_ded[42]-&gt;Oded2Oded d_hard[0].out_ded[43]-&gt;Oded2Oded d_hard[0].out_ded[44]-&gt;Oded2Oded d_hard[0].out_ded[45]-&gt;Oded2Oded d_hard[0].out_ded[46]-&gt;Oded2Oded d_hard[0].out_ded[47]-&gt;Oded2Oded d_hard[0].out_ded[48]-&gt;Oded2Oded d_hard[0].out_ded[49]-&gt;Oded2Oded d_hard[0].out_ded[50]-&gt;Oded2Oded d_hard[0].out_ded[51]-&gt;Oded2Oded d_hard[0].out_ded[52]-&gt;Oded2Oded d_hard[0].out_ded[53]-&gt;Oded2Oded d_hard[0].out_ded[54]-&gt;Oded2Oded d_hard[0].out_ded[55]-&gt;Oded2Oded d_hard[0].out_ded[56]-&gt;Oded2Oded d_hard[0].out_ded[57]-&gt;Oded2Oded d_hard[0].out_ded[58]-&gt;Oded2Oded d_hard[0].out_ded[59]-&gt;Oded2Oded d_hard[0].out_ded[60]-&gt;Oded2Oded d_hard[0].out_ded[61]-&gt;Oded2Oded d_hard[0].out_ded[62]-&gt;Oded2Oded d_hard[0].out_ded[63]-&gt;Oded2Oded d_hard[0].out_ded[64]-&gt;Oded2Oded d_hard[0].out_ded[65]-&gt;Oded2Oded d_hard[0].out_ded[66]-&gt;Oded2Oded d_hard[0].out_ded[67]-&gt;Oded2Oded d_hard[0].out_ded[68]-&gt;Oded2Oded d_hard[0].out_ded[69]-&gt;Oded2Oded d_hard[0].out_ded[70]-&gt;Oded2Oded d_hard[0].out_ded[71]-&gt;Oded2Oded</port>
			</outputs>
			<clocks>
				<port name="clk">d_hard_top.clk[0]-&gt;clk2clktop</port>
			</clocks>
			<block name="hard_model_rest~27^out_ded~72" instance="d_hard[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="reset">d_hard_slice_rest.reset[0]-&gt;reset2reset</port>
					<port name="a">d_hard_slice_rest.A_cfg[0]-&gt;a2a d_hard_slice_rest.A_cfg[1]-&gt;a2a d_hard_slice_rest.A_cfg[2]-&gt;a2a d_hard_slice_rest.A_cfg[3]-&gt;a2a d_hard_slice_rest.A_cfg[4]-&gt;a2a d_hard_slice_rest.A_cfg[5]-&gt;a2a d_hard_slice_rest.A_cfg[6]-&gt;a2a d_hard_slice_rest.A_cfg[7]-&gt;a2a d_hard_slice_rest.A_cfg[8]-&gt;a2a d_hard_slice_rest.A_cfg[9]-&gt;a2a d_hard_slice_rest.A_cfg[10]-&gt;a2a d_hard_slice_rest.A_cfg[11]-&gt;a2a d_hard_slice_rest.A_cfg[12]-&gt;a2a d_hard_slice_rest.A_cfg[13]-&gt;a2a d_hard_slice_rest.A_cfg[14]-&gt;a2a d_hard_slice_rest.A_cfg[15]-&gt;a2a d_hard_slice_rest.A_cfg[16]-&gt;a2a d_hard_slice_rest.A_cfg[17]-&gt;a2a d_hard_slice_rest.A_cfg[18]-&gt;a2a d_hard_slice_rest.A_cfg[19]-&gt;a2a d_hard_slice_rest.A_cfg[20]-&gt;a2a d_hard_slice_rest.A_cfg[21]-&gt;a2a d_hard_slice_rest.A_cfg[22]-&gt;a2a d_hard_slice_rest.A_cfg[23]-&gt;a2a d_hard_slice_rest.A_cfg[24]-&gt;a2a d_hard_slice_rest.A_cfg[25]-&gt;a2a d_hard_slice_rest.A_cfg[26]-&gt;a2a d_hard_slice_rest.A_cfg[27]-&gt;a2a d_hard_slice_rest.A_cfg[28]-&gt;a2a d_hard_slice_rest.A_cfg[29]-&gt;a2a d_hard_slice_rest.A_cfg[30]-&gt;a2a d_hard_slice_rest.A_cfg[31]-&gt;a2a d_hard_slice_rest.A_cfg[32]-&gt;a2a d_hard_slice_rest.A_cfg[33]-&gt;a2a d_hard_slice_rest.A_cfg[34]-&gt;a2a d_hard_slice_rest.A_cfg[35]-&gt;a2a</port>
					<port name="b">d_hard_slice_rest.B_cfg[0]-&gt;b2b d_hard_slice_rest.B_cfg[1]-&gt;b2b d_hard_slice_rest.B_cfg[2]-&gt;b2b d_hard_slice_rest.B_cfg[3]-&gt;b2b d_hard_slice_rest.B_cfg[4]-&gt;b2b d_hard_slice_rest.B_cfg[5]-&gt;b2b d_hard_slice_rest.B_cfg[6]-&gt;b2b d_hard_slice_rest.B_cfg[7]-&gt;b2b d_hard_slice_rest.B_cfg[8]-&gt;b2b d_hard_slice_rest.B_cfg[9]-&gt;b2b d_hard_slice_rest.B_cfg[10]-&gt;b2b d_hard_slice_rest.B_cfg[11]-&gt;b2b d_hard_slice_rest.B_cfg[12]-&gt;b2b d_hard_slice_rest.B_cfg[13]-&gt;b2b d_hard_slice_rest.B_cfg[14]-&gt;b2b d_hard_slice_rest.B_cfg[15]-&gt;b2b d_hard_slice_rest.B_cfg[16]-&gt;b2b d_hard_slice_rest.B_cfg[17]-&gt;b2b d_hard_slice_rest.B_cfg[18]-&gt;b2b d_hard_slice_rest.B_cfg[19]-&gt;b2b d_hard_slice_rest.B_cfg[20]-&gt;b2b d_hard_slice_rest.B_cfg[21]-&gt;b2b d_hard_slice_rest.B_cfg[22]-&gt;b2b d_hard_slice_rest.B_cfg[23]-&gt;b2b d_hard_slice_rest.B_cfg[24]-&gt;b2b d_hard_slice_rest.B_cfg[25]-&gt;b2b d_hard_slice_rest.B_cfg[26]-&gt;b2b d_hard_slice_rest.B_cfg[27]-&gt;b2b d_hard_slice_rest.B_cfg[28]-&gt;b2b d_hard_slice_rest.B_cfg[29]-&gt;b2b d_hard_slice_rest.B_cfg[30]-&gt;b2b d_hard_slice_rest.B_cfg[31]-&gt;b2b d_hard_slice_rest.B_cfg[32]-&gt;b2b d_hard_slice_rest.B_cfg[33]-&gt;b2b d_hard_slice_rest.B_cfg[34]-&gt;b2b d_hard_slice_rest.B_cfg[35]-&gt;b2b</port>
					<port name="ab_ded">d_hard_slice_rest.I_ded[0]-&gt;Ided2Ided d_hard_slice_rest.I_ded[1]-&gt;Ided2Ided d_hard_slice_rest.I_ded[2]-&gt;Ided2Ided d_hard_slice_rest.I_ded[3]-&gt;Ided2Ided d_hard_slice_rest.I_ded[4]-&gt;Ided2Ided d_hard_slice_rest.I_ded[5]-&gt;Ided2Ided d_hard_slice_rest.I_ded[6]-&gt;Ided2Ided d_hard_slice_rest.I_ded[7]-&gt;Ided2Ided d_hard_slice_rest.I_ded[8]-&gt;Ided2Ided d_hard_slice_rest.I_ded[9]-&gt;Ided2Ided d_hard_slice_rest.I_ded[10]-&gt;Ided2Ided d_hard_slice_rest.I_ded[11]-&gt;Ided2Ided d_hard_slice_rest.I_ded[12]-&gt;Ided2Ided d_hard_slice_rest.I_ded[13]-&gt;Ided2Ided d_hard_slice_rest.I_ded[14]-&gt;Ided2Ided d_hard_slice_rest.I_ded[15]-&gt;Ided2Ided d_hard_slice_rest.I_ded[16]-&gt;Ided2Ided d_hard_slice_rest.I_ded[17]-&gt;Ided2Ided d_hard_slice_rest.I_ded[18]-&gt;Ided2Ided d_hard_slice_rest.I_ded[19]-&gt;Ided2Ided d_hard_slice_rest.I_ded[20]-&gt;Ided2Ided d_hard_slice_rest.I_ded[21]-&gt;Ided2Ided d_hard_slice_rest.I_ded[22]-&gt;Ided2Ided d_hard_slice_rest.I_ded[23]-&gt;Ided2Ided d_hard_slice_rest.I_ded[24]-&gt;Ided2Ided d_hard_slice_rest.I_ded[25]-&gt;Ided2Ided d_hard_slice_rest.I_ded[26]-&gt;Ided2Ided d_hard_slice_rest.I_ded[27]-&gt;Ided2Ided d_hard_slice_rest.I_ded[28]-&gt;Ided2Ided d_hard_slice_rest.I_ded[29]-&gt;Ided2Ided d_hard_slice_rest.I_ded[30]-&gt;Ided2Ided d_hard_slice_rest.I_ded[31]-&gt;Ided2Ided d_hard_slice_rest.I_ded[32]-&gt;Ided2Ided d_hard_slice_rest.I_ded[33]-&gt;Ided2Ided d_hard_slice_rest.I_ded[34]-&gt;Ided2Ided d_hard_slice_rest.I_ded[35]-&gt;Ided2Ided d_hard_slice_rest.I_ded[36]-&gt;Ided2Ided d_hard_slice_rest.I_ded[37]-&gt;Ided2Ided d_hard_slice_rest.I_ded[38]-&gt;Ided2Ided d_hard_slice_rest.I_ded[39]-&gt;Ided2Ided d_hard_slice_rest.I_ded[40]-&gt;Ided2Ided d_hard_slice_rest.I_ded[41]-&gt;Ided2Ided d_hard_slice_rest.I_ded[42]-&gt;Ided2Ided d_hard_slice_rest.I_ded[43]-&gt;Ided2Ided d_hard_slice_rest.I_ded[44]-&gt;Ided2Ided d_hard_slice_rest.I_ded[45]-&gt;Ided2Ided d_hard_slice_rest.I_ded[46]-&gt;Ided2Ided d_hard_slice_rest.I_ded[47]-&gt;Ided2Ided d_hard_slice_rest.I_ded[48]-&gt;Ided2Ided d_hard_slice_rest.I_ded[49]-&gt;Ided2Ided d_hard_slice_rest.I_ded[50]-&gt;Ided2Ided d_hard_slice_rest.I_ded[51]-&gt;Ided2Ided d_hard_slice_rest.I_ded[52]-&gt;Ided2Ided d_hard_slice_rest.I_ded[53]-&gt;Ided2Ided d_hard_slice_rest.I_ded[54]-&gt;Ided2Ided d_hard_slice_rest.I_ded[55]-&gt;Ided2Ided d_hard_slice_rest.I_ded[56]-&gt;Ided2Ided d_hard_slice_rest.I_ded[57]-&gt;Ided2Ided d_hard_slice_rest.I_ded[58]-&gt;Ided2Ided d_hard_slice_rest.I_ded[59]-&gt;Ided2Ided d_hard_slice_rest.I_ded[60]-&gt;Ided2Ided d_hard_slice_rest.I_ded[61]-&gt;Ided2Ided d_hard_slice_rest.I_ded[62]-&gt;Ided2Ided d_hard_slice_rest.I_ded[63]-&gt;Ided2Ided d_hard_slice_rest.I_ded[64]-&gt;Ided2Ided d_hard_slice_rest.I_ded[65]-&gt;Ided2Ided d_hard_slice_rest.I_ded[66]-&gt;Ided2Ided d_hard_slice_rest.I_ded[67]-&gt;Ided2Ided d_hard_slice_rest.I_ded[68]-&gt;Ided2Ided d_hard_slice_rest.I_ded[69]-&gt;Ided2Ided d_hard_slice_rest.I_ded[70]-&gt;Ided2Ided d_hard_slice_rest.I_ded[71]-&gt;Ided2Ided</port>
				</inputs>
				<outputs>
					<port name="out">hard_model_rest~27^out~0 hard_model_rest~27^out~1 hard_model_rest~27^out~2 hard_model_rest~27^out~3 hard_model_rest~27^out~4 hard_model_rest~27^out~5 hard_model_rest~27^out~6 hard_model_rest~27^out~7 hard_model_rest~27^out~8 hard_model_rest~27^out~9 hard_model_rest~27^out~10 hard_model_rest~27^out~11 hard_model_rest~27^out~12 hard_model_rest~27^out~13 hard_model_rest~27^out~14 hard_model_rest~27^out~15 hard_model_rest~27^out~16 hard_model_rest~27^out~17 hard_model_rest~27^out~18 hard_model_rest~27^out~19 hard_model_rest~27^out~20 hard_model_rest~27^out~21 hard_model_rest~27^out~22 hard_model_rest~27^out~23 hard_model_rest~27^out~24 hard_model_rest~27^out~25 hard_model_rest~27^out~26 hard_model_rest~27^out~27 hard_model_rest~27^out~28 hard_model_rest~27^out~29 hard_model_rest~27^out~30 hard_model_rest~27^out~31 hard_model_rest~27^out~32 hard_model_rest~27^out~33 hard_model_rest~27^out~34 hard_model_rest~27^out~35 hard_model_rest~27^out~36 hard_model_rest~27^out~37 hard_model_rest~27^out~38 hard_model_rest~27^out~39 hard_model_rest~27^out~40 hard_model_rest~27^out~41 hard_model_rest~27^out~42 hard_model_rest~27^out~43 hard_model_rest~27^out~44 hard_model_rest~27^out~45 hard_model_rest~27^out~46 hard_model_rest~27^out~47 hard_model_rest~27^out~48 hard_model_rest~27^out~49 hard_model_rest~27^out~50 hard_model_rest~27^out~51 hard_model_rest~27^out~52 hard_model_rest~27^out~53 hard_model_rest~27^out~54 hard_model_rest~27^out~55 hard_model_rest~27^out~56 hard_model_rest~27^out~57 hard_model_rest~27^out~58 hard_model_rest~27^out~59 hard_model_rest~27^out~60 hard_model_rest~27^out~61 hard_model_rest~27^out~62 hard_model_rest~27^out~63 hard_model_rest~27^out~64 hard_model_rest~27^out~65 hard_model_rest~27^out~66 hard_model_rest~27^out~67 hard_model_rest~27^out~68 hard_model_rest~27^out~69 hard_model_rest~27^out~70 hard_model_rest~27^out~71</port>
					<port name="out_ded">hard_model_rest~27^out_ded~72 hard_model_rest~27^out_ded~73 hard_model_rest~27^out_ded~74 hard_model_rest~27^out_ded~75 hard_model_rest~27^out_ded~76 hard_model_rest~27^out_ded~77 hard_model_rest~27^out_ded~78 hard_model_rest~27^out_ded~79 hard_model_rest~27^out_ded~80 hard_model_rest~27^out_ded~81 hard_model_rest~27^out_ded~82 hard_model_rest~27^out_ded~83 hard_model_rest~27^out_ded~84 hard_model_rest~27^out_ded~85 hard_model_rest~27^out_ded~86 hard_model_rest~27^out_ded~87 hard_model_rest~27^out_ded~88 hard_model_rest~27^out_ded~89 hard_model_rest~27^out_ded~90 hard_model_rest~27^out_ded~91 hard_model_rest~27^out_ded~92 hard_model_rest~27^out_ded~93 hard_model_rest~27^out_ded~94 hard_model_rest~27^out_ded~95 hard_model_rest~27^out_ded~96 hard_model_rest~27^out_ded~97 hard_model_rest~27^out_ded~98 hard_model_rest~27^out_ded~99 hard_model_rest~27^out_ded~100 hard_model_rest~27^out_ded~101 hard_model_rest~27^out_ded~102 hard_model_rest~27^out_ded~103 hard_model_rest~27^out_ded~104 hard_model_rest~27^out_ded~105 hard_model_rest~27^out_ded~106 hard_model_rest~27^out_ded~107 hard_model_rest~27^out_ded~108 hard_model_rest~27^out_ded~109 hard_model_rest~27^out_ded~110 hard_model_rest~27^out_ded~111 hard_model_rest~27^out_ded~112 hard_model_rest~27^out_ded~113 hard_model_rest~27^out_ded~114 hard_model_rest~27^out_ded~115 hard_model_rest~27^out_ded~116 hard_model_rest~27^out_ded~117 hard_model_rest~27^out_ded~118 hard_model_rest~27^out_ded~119 hard_model_rest~27^out_ded~120 hard_model_rest~27^out_ded~121 hard_model_rest~27^out_ded~122 hard_model_rest~27^out_ded~123 hard_model_rest~27^out_ded~124 hard_model_rest~27^out_ded~125 hard_model_rest~27^out_ded~126 hard_model_rest~27^out_ded~127 hard_model_rest~27^out_ded~128 hard_model_rest~27^out_ded~129 hard_model_rest~27^out_ded~130 hard_model_rest~27^out_ded~131 hard_model_rest~27^out_ded~132 hard_model_rest~27^out_ded~133 hard_model_rest~27^out_ded~134 hard_model_rest~27^out_ded~135 hard_model_rest~27^out_ded~136 hard_model_rest~27^out_ded~137 hard_model_rest~27^out_ded~138 hard_model_rest~27^out_ded~139 hard_model_rest~27^out_ded~140 hard_model_rest~27^out_ded~141 hard_model_rest~27^out_ded~142 hard_model_rest~27^out_ded~143</port>
				</outputs>
				<clocks>
					<port name="clk">d_hard_slice_rest.clk[0]-&gt;clk2clk</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="hard_model_rest~30^out_ded~72" instance="d_hard_top[16]" mode="d_hard_mode_rest">
		<inputs>
			<port name="reset">reset</port>
			<port name="I_upper">n12955abc n13024abc n12961abc n12967abc n13030abc n12982abc n12973abc n12979abc n12985abc n13054abc n13036abc n13006abc n12988abc n12964abc n12991abc n12997abc n13003abc n13009abc n13015abc n13021abc n13060abc n13048abc n13042abc n13018abc n13012abc n13000abc n12994abc n12976abc n12970abc n12958abc n13027abc n13033abc n13039abc n13045abc n13051abc n13057abc</port>
			<port name="I_lower">n12893abc n12887abc n12881abc n12875abc n12869abc n12863abc n12845abc n12851abc n12857abc n12950abc n12944abc n12938abc n12932abc n12926abc n12920abc n12914abc n12908abc n12902abc n12896abc n12890abc n12884abc n12878abc n12872abc n12866abc n12860abc n12854abc n12941abc n12947abc n12935abc n12929abc n12923abc n12917abc n12911abc n12905abc n12899abc n12848abc</port>
			<port name="I_ded">hard_model_rest~27^out_ded~72 hard_model_rest~27^out_ded~73 hard_model_rest~27^out_ded~74 hard_model_rest~27^out_ded~75 hard_model_rest~27^out_ded~76 hard_model_rest~27^out_ded~77 hard_model_rest~27^out_ded~78 hard_model_rest~27^out_ded~79 hard_model_rest~27^out_ded~80 hard_model_rest~27^out_ded~81 hard_model_rest~27^out_ded~82 hard_model_rest~27^out_ded~83 hard_model_rest~27^out_ded~84 hard_model_rest~27^out_ded~85 hard_model_rest~27^out_ded~86 hard_model_rest~27^out_ded~87 hard_model_rest~27^out_ded~88 hard_model_rest~27^out_ded~89 hard_model_rest~27^out_ded~90 hard_model_rest~27^out_ded~91 hard_model_rest~27^out_ded~92 hard_model_rest~27^out_ded~93 hard_model_rest~27^out_ded~94 hard_model_rest~27^out_ded~95 hard_model_rest~27^out_ded~96 hard_model_rest~27^out_ded~97 hard_model_rest~27^out_ded~98 hard_model_rest~27^out_ded~99 hard_model_rest~27^out_ded~100 hard_model_rest~27^out_ded~101 hard_model_rest~27^out_ded~102 hard_model_rest~27^out_ded~103 hard_model_rest~27^out_ded~104 hard_model_rest~27^out_ded~105 hard_model_rest~27^out_ded~106 hard_model_rest~27^out_ded~107 hard_model_rest~27^out_ded~108 hard_model_rest~27^out_ded~109 hard_model_rest~27^out_ded~110 hard_model_rest~27^out_ded~111 hard_model_rest~27^out_ded~112 hard_model_rest~27^out_ded~113 hard_model_rest~27^out_ded~114 hard_model_rest~27^out_ded~115 hard_model_rest~27^out_ded~116 hard_model_rest~27^out_ded~117 hard_model_rest~27^out_ded~118 hard_model_rest~27^out_ded~119 hard_model_rest~27^out_ded~120 hard_model_rest~27^out_ded~121 hard_model_rest~27^out_ded~122 hard_model_rest~27^out_ded~123 hard_model_rest~27^out_ded~124 hard_model_rest~27^out_ded~125 hard_model_rest~27^out_ded~126 hard_model_rest~27^out_ded~127 hard_model_rest~27^out_ded~128 hard_model_rest~27^out_ded~129 hard_model_rest~27^out_ded~130 hard_model_rest~27^out_ded~131 hard_model_rest~27^out_ded~132 hard_model_rest~27^out_ded~133 hard_model_rest~27^out_ded~134 hard_model_rest~27^out_ded~135 hard_model_rest~27^out_ded~136 hard_model_rest~27^out_ded~137 hard_model_rest~27^out_ded~138 hard_model_rest~27^out_ded~139 hard_model_rest~27^out_ded~140 hard_model_rest~27^out_ded~141 hard_model_rest~27^out_ded~142 hard_model_rest~27^out_ded~143</port>
		</inputs>
		<outputs>
			<port name="out">d_hard_slice_rest[0].OUT_cfg[0]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[1]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[2]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[3]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[4]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[5]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[6]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[7]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[8]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[9]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[10]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[11]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[12]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[13]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[14]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[15]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[16]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[17]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[18]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[19]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[20]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[21]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[22]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[23]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[24]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[25]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[26]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[27]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[28]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[29]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[30]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[31]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[32]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[33]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[34]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[35]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[36]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[37]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[38]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[39]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[40]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[41]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[42]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[43]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[44]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[45]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[46]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[47]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[48]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[49]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[50]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[51]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[52]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[53]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[54]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[55]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[56]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[57]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[58]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[59]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[60]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[61]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[62]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[63]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[64]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[65]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[66]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[67]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[68]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[69]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[70]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[71]-&gt;out2out</port>
			<port name="O_ded">d_hard_slice_rest[0].O_ded[0]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[1]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[2]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[3]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[4]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[5]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[6]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[7]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[8]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[9]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[10]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[11]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[12]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[13]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[14]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[15]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[16]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[17]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[18]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[19]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[20]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[21]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[22]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[23]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[24]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[25]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[26]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[27]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[28]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[29]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[30]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[31]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[32]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[33]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[34]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[35]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[36]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[37]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[38]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[39]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[40]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[41]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[42]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[43]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[44]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[45]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[46]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[47]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[48]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[49]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[50]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[51]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[52]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[53]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[54]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[55]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[56]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[57]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[58]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[59]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[60]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[61]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[62]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[63]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[64]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[65]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[66]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[67]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[68]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[69]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[70]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[71]-&gt;Oded2Odedtop</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="hard_model_rest~30^out_ded~72" instance="d_hard_slice_rest[0]" mode="default">
			<inputs>
				<port name="reset">d_hard_top.reset[0]-&gt;reset2resettop</port>
				<port name="A_cfg">d_hard_top.I_upper[0]-&gt;a2a d_hard_top.I_upper[29]-&gt;a2a d_hard_top.I_upper[2]-&gt;a2a d_hard_top.I_upper[13]-&gt;a2a d_hard_top.I_upper[3]-&gt;a2a d_hard_top.I_upper[28]-&gt;a2a d_hard_top.I_upper[6]-&gt;a2a d_hard_top.I_upper[27]-&gt;a2a d_hard_top.I_upper[7]-&gt;a2a d_hard_top.I_upper[5]-&gt;a2a d_hard_top.I_upper[8]-&gt;a2a d_hard_top.I_upper[12]-&gt;a2a d_hard_top.I_upper[14]-&gt;a2a d_hard_top.I_upper[26]-&gt;a2a d_hard_top.I_upper[15]-&gt;a2a d_hard_top.I_upper[25]-&gt;a2a d_hard_top.I_upper[16]-&gt;a2a d_hard_top.I_upper[11]-&gt;a2a d_hard_top.I_upper[17]-&gt;a2a d_hard_top.I_upper[24]-&gt;a2a d_hard_top.I_upper[18]-&gt;a2a d_hard_top.I_upper[23]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[1]-&gt;a2a d_hard_top.I_upper[30]-&gt;a2a d_hard_top.I_upper[4]-&gt;a2a d_hard_top.I_upper[31]-&gt;a2a d_hard_top.I_upper[10]-&gt;a2a d_hard_top.I_upper[32]-&gt;a2a d_hard_top.I_upper[22]-&gt;a2a d_hard_top.I_upper[33]-&gt;a2a d_hard_top.I_upper[21]-&gt;a2a d_hard_top.I_upper[34]-&gt;a2a d_hard_top.I_upper[9]-&gt;a2a d_hard_top.I_upper[35]-&gt;a2a d_hard_top.I_upper[20]-&gt;a2a</port>
				<port name="B_cfg">d_hard_top.I_lower[6]-&gt;b2b d_hard_top.I_lower[35]-&gt;b2b d_hard_top.I_lower[7]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[8]-&gt;b2b d_hard_top.I_lower[24]-&gt;b2b d_hard_top.I_lower[5]-&gt;b2b d_hard_top.I_lower[23]-&gt;b2b d_hard_top.I_lower[4]-&gt;b2b d_hard_top.I_lower[22]-&gt;b2b d_hard_top.I_lower[3]-&gt;b2b d_hard_top.I_lower[21]-&gt;b2b d_hard_top.I_lower[2]-&gt;b2b d_hard_top.I_lower[20]-&gt;b2b d_hard_top.I_lower[1]-&gt;b2b d_hard_top.I_lower[19]-&gt;b2b d_hard_top.I_lower[0]-&gt;b2b d_hard_top.I_lower[18]-&gt;b2b d_hard_top.I_lower[34]-&gt;b2b d_hard_top.I_lower[17]-&gt;b2b d_hard_top.I_lower[33]-&gt;b2b d_hard_top.I_lower[16]-&gt;b2b d_hard_top.I_lower[32]-&gt;b2b d_hard_top.I_lower[15]-&gt;b2b d_hard_top.I_lower[31]-&gt;b2b d_hard_top.I_lower[14]-&gt;b2b d_hard_top.I_lower[30]-&gt;b2b d_hard_top.I_lower[13]-&gt;b2b d_hard_top.I_lower[29]-&gt;b2b d_hard_top.I_lower[12]-&gt;b2b d_hard_top.I_lower[28]-&gt;b2b d_hard_top.I_lower[11]-&gt;b2b d_hard_top.I_lower[26]-&gt;b2b d_hard_top.I_lower[10]-&gt;b2b d_hard_top.I_lower[27]-&gt;b2b d_hard_top.I_lower[9]-&gt;b2b</port>
				<port name="I_ded">d_hard_top.I_ded[0]-&gt;Ided2Idedtop d_hard_top.I_ded[1]-&gt;Ided2Idedtop d_hard_top.I_ded[2]-&gt;Ided2Idedtop d_hard_top.I_ded[3]-&gt;Ided2Idedtop d_hard_top.I_ded[4]-&gt;Ided2Idedtop d_hard_top.I_ded[5]-&gt;Ided2Idedtop d_hard_top.I_ded[6]-&gt;Ided2Idedtop d_hard_top.I_ded[7]-&gt;Ided2Idedtop d_hard_top.I_ded[8]-&gt;Ided2Idedtop d_hard_top.I_ded[9]-&gt;Ided2Idedtop d_hard_top.I_ded[10]-&gt;Ided2Idedtop d_hard_top.I_ded[11]-&gt;Ided2Idedtop d_hard_top.I_ded[12]-&gt;Ided2Idedtop d_hard_top.I_ded[13]-&gt;Ided2Idedtop d_hard_top.I_ded[14]-&gt;Ided2Idedtop d_hard_top.I_ded[15]-&gt;Ided2Idedtop d_hard_top.I_ded[16]-&gt;Ided2Idedtop d_hard_top.I_ded[17]-&gt;Ided2Idedtop d_hard_top.I_ded[18]-&gt;Ided2Idedtop d_hard_top.I_ded[19]-&gt;Ided2Idedtop d_hard_top.I_ded[20]-&gt;Ided2Idedtop d_hard_top.I_ded[21]-&gt;Ided2Idedtop d_hard_top.I_ded[22]-&gt;Ided2Idedtop d_hard_top.I_ded[23]-&gt;Ided2Idedtop d_hard_top.I_ded[24]-&gt;Ided2Idedtop d_hard_top.I_ded[25]-&gt;Ided2Idedtop d_hard_top.I_ded[26]-&gt;Ided2Idedtop d_hard_top.I_ded[27]-&gt;Ided2Idedtop d_hard_top.I_ded[28]-&gt;Ided2Idedtop d_hard_top.I_ded[29]-&gt;Ided2Idedtop d_hard_top.I_ded[30]-&gt;Ided2Idedtop d_hard_top.I_ded[31]-&gt;Ided2Idedtop d_hard_top.I_ded[32]-&gt;Ided2Idedtop d_hard_top.I_ded[33]-&gt;Ided2Idedtop d_hard_top.I_ded[34]-&gt;Ided2Idedtop d_hard_top.I_ded[35]-&gt;Ided2Idedtop d_hard_top.I_ded[36]-&gt;Ided2Idedtop d_hard_top.I_ded[37]-&gt;Ided2Idedtop d_hard_top.I_ded[38]-&gt;Ided2Idedtop d_hard_top.I_ded[39]-&gt;Ided2Idedtop d_hard_top.I_ded[40]-&gt;Ided2Idedtop d_hard_top.I_ded[41]-&gt;Ided2Idedtop d_hard_top.I_ded[42]-&gt;Ided2Idedtop d_hard_top.I_ded[43]-&gt;Ided2Idedtop d_hard_top.I_ded[44]-&gt;Ided2Idedtop d_hard_top.I_ded[45]-&gt;Ided2Idedtop d_hard_top.I_ded[46]-&gt;Ided2Idedtop d_hard_top.I_ded[47]-&gt;Ided2Idedtop d_hard_top.I_ded[48]-&gt;Ided2Idedtop d_hard_top.I_ded[49]-&gt;Ided2Idedtop d_hard_top.I_ded[50]-&gt;Ided2Idedtop d_hard_top.I_ded[51]-&gt;Ided2Idedtop d_hard_top.I_ded[52]-&gt;Ided2Idedtop d_hard_top.I_ded[53]-&gt;Ided2Idedtop d_hard_top.I_ded[54]-&gt;Ided2Idedtop d_hard_top.I_ded[55]-&gt;Ided2Idedtop d_hard_top.I_ded[56]-&gt;Ided2Idedtop d_hard_top.I_ded[57]-&gt;Ided2Idedtop d_hard_top.I_ded[58]-&gt;Ided2Idedtop d_hard_top.I_ded[59]-&gt;Ided2Idedtop d_hard_top.I_ded[60]-&gt;Ided2Idedtop d_hard_top.I_ded[61]-&gt;Ided2Idedtop d_hard_top.I_ded[62]-&gt;Ided2Idedtop d_hard_top.I_ded[63]-&gt;Ided2Idedtop d_hard_top.I_ded[64]-&gt;Ided2Idedtop d_hard_top.I_ded[65]-&gt;Ided2Idedtop d_hard_top.I_ded[66]-&gt;Ided2Idedtop d_hard_top.I_ded[67]-&gt;Ided2Idedtop d_hard_top.I_ded[68]-&gt;Ided2Idedtop d_hard_top.I_ded[69]-&gt;Ided2Idedtop d_hard_top.I_ded[70]-&gt;Ided2Idedtop d_hard_top.I_ded[71]-&gt;Ided2Idedtop</port>
			</inputs>
			<outputs>
				<port name="OUT_cfg">d_hard[0].out[0]-&gt;out2out d_hard[0].out[1]-&gt;out2out d_hard[0].out[2]-&gt;out2out d_hard[0].out[3]-&gt;out2out d_hard[0].out[4]-&gt;out2out d_hard[0].out[5]-&gt;out2out d_hard[0].out[6]-&gt;out2out d_hard[0].out[7]-&gt;out2out d_hard[0].out[8]-&gt;out2out d_hard[0].out[9]-&gt;out2out d_hard[0].out[10]-&gt;out2out d_hard[0].out[11]-&gt;out2out d_hard[0].out[12]-&gt;out2out d_hard[0].out[13]-&gt;out2out d_hard[0].out[14]-&gt;out2out d_hard[0].out[15]-&gt;out2out d_hard[0].out[16]-&gt;out2out d_hard[0].out[17]-&gt;out2out d_hard[0].out[18]-&gt;out2out d_hard[0].out[19]-&gt;out2out d_hard[0].out[20]-&gt;out2out d_hard[0].out[21]-&gt;out2out d_hard[0].out[22]-&gt;out2out d_hard[0].out[23]-&gt;out2out d_hard[0].out[24]-&gt;out2out d_hard[0].out[25]-&gt;out2out d_hard[0].out[26]-&gt;out2out d_hard[0].out[27]-&gt;out2out d_hard[0].out[28]-&gt;out2out d_hard[0].out[29]-&gt;out2out d_hard[0].out[30]-&gt;out2out d_hard[0].out[31]-&gt;out2out d_hard[0].out[32]-&gt;out2out d_hard[0].out[33]-&gt;out2out d_hard[0].out[34]-&gt;out2out d_hard[0].out[35]-&gt;out2out d_hard[0].out[36]-&gt;out2out d_hard[0].out[37]-&gt;out2out d_hard[0].out[38]-&gt;out2out d_hard[0].out[39]-&gt;out2out d_hard[0].out[40]-&gt;out2out d_hard[0].out[41]-&gt;out2out d_hard[0].out[42]-&gt;out2out d_hard[0].out[43]-&gt;out2out d_hard[0].out[44]-&gt;out2out d_hard[0].out[45]-&gt;out2out d_hard[0].out[46]-&gt;out2out d_hard[0].out[47]-&gt;out2out d_hard[0].out[48]-&gt;out2out d_hard[0].out[49]-&gt;out2out d_hard[0].out[50]-&gt;out2out d_hard[0].out[51]-&gt;out2out d_hard[0].out[52]-&gt;out2out d_hard[0].out[53]-&gt;out2out d_hard[0].out[54]-&gt;out2out d_hard[0].out[55]-&gt;out2out d_hard[0].out[56]-&gt;out2out d_hard[0].out[57]-&gt;out2out d_hard[0].out[58]-&gt;out2out d_hard[0].out[59]-&gt;out2out d_hard[0].out[60]-&gt;out2out d_hard[0].out[61]-&gt;out2out d_hard[0].out[62]-&gt;out2out d_hard[0].out[63]-&gt;out2out d_hard[0].out[64]-&gt;out2out d_hard[0].out[65]-&gt;out2out d_hard[0].out[66]-&gt;out2out d_hard[0].out[67]-&gt;out2out d_hard[0].out[68]-&gt;out2out d_hard[0].out[69]-&gt;out2out d_hard[0].out[70]-&gt;out2out d_hard[0].out[71]-&gt;out2out</port>
				<port name="O_ded">d_hard[0].out_ded[0]-&gt;Oded2Oded d_hard[0].out_ded[1]-&gt;Oded2Oded d_hard[0].out_ded[2]-&gt;Oded2Oded d_hard[0].out_ded[3]-&gt;Oded2Oded d_hard[0].out_ded[4]-&gt;Oded2Oded d_hard[0].out_ded[5]-&gt;Oded2Oded d_hard[0].out_ded[6]-&gt;Oded2Oded d_hard[0].out_ded[7]-&gt;Oded2Oded d_hard[0].out_ded[8]-&gt;Oded2Oded d_hard[0].out_ded[9]-&gt;Oded2Oded d_hard[0].out_ded[10]-&gt;Oded2Oded d_hard[0].out_ded[11]-&gt;Oded2Oded d_hard[0].out_ded[12]-&gt;Oded2Oded d_hard[0].out_ded[13]-&gt;Oded2Oded d_hard[0].out_ded[14]-&gt;Oded2Oded d_hard[0].out_ded[15]-&gt;Oded2Oded d_hard[0].out_ded[16]-&gt;Oded2Oded d_hard[0].out_ded[17]-&gt;Oded2Oded d_hard[0].out_ded[18]-&gt;Oded2Oded d_hard[0].out_ded[19]-&gt;Oded2Oded d_hard[0].out_ded[20]-&gt;Oded2Oded d_hard[0].out_ded[21]-&gt;Oded2Oded d_hard[0].out_ded[22]-&gt;Oded2Oded d_hard[0].out_ded[23]-&gt;Oded2Oded d_hard[0].out_ded[24]-&gt;Oded2Oded d_hard[0].out_ded[25]-&gt;Oded2Oded d_hard[0].out_ded[26]-&gt;Oded2Oded d_hard[0].out_ded[27]-&gt;Oded2Oded d_hard[0].out_ded[28]-&gt;Oded2Oded d_hard[0].out_ded[29]-&gt;Oded2Oded d_hard[0].out_ded[30]-&gt;Oded2Oded d_hard[0].out_ded[31]-&gt;Oded2Oded d_hard[0].out_ded[32]-&gt;Oded2Oded d_hard[0].out_ded[33]-&gt;Oded2Oded d_hard[0].out_ded[34]-&gt;Oded2Oded d_hard[0].out_ded[35]-&gt;Oded2Oded d_hard[0].out_ded[36]-&gt;Oded2Oded d_hard[0].out_ded[37]-&gt;Oded2Oded d_hard[0].out_ded[38]-&gt;Oded2Oded d_hard[0].out_ded[39]-&gt;Oded2Oded d_hard[0].out_ded[40]-&gt;Oded2Oded d_hard[0].out_ded[41]-&gt;Oded2Oded d_hard[0].out_ded[42]-&gt;Oded2Oded d_hard[0].out_ded[43]-&gt;Oded2Oded d_hard[0].out_ded[44]-&gt;Oded2Oded d_hard[0].out_ded[45]-&gt;Oded2Oded d_hard[0].out_ded[46]-&gt;Oded2Oded d_hard[0].out_ded[47]-&gt;Oded2Oded d_hard[0].out_ded[48]-&gt;Oded2Oded d_hard[0].out_ded[49]-&gt;Oded2Oded d_hard[0].out_ded[50]-&gt;Oded2Oded d_hard[0].out_ded[51]-&gt;Oded2Oded d_hard[0].out_ded[52]-&gt;Oded2Oded d_hard[0].out_ded[53]-&gt;Oded2Oded d_hard[0].out_ded[54]-&gt;Oded2Oded d_hard[0].out_ded[55]-&gt;Oded2Oded d_hard[0].out_ded[56]-&gt;Oded2Oded d_hard[0].out_ded[57]-&gt;Oded2Oded d_hard[0].out_ded[58]-&gt;Oded2Oded d_hard[0].out_ded[59]-&gt;Oded2Oded d_hard[0].out_ded[60]-&gt;Oded2Oded d_hard[0].out_ded[61]-&gt;Oded2Oded d_hard[0].out_ded[62]-&gt;Oded2Oded d_hard[0].out_ded[63]-&gt;Oded2Oded d_hard[0].out_ded[64]-&gt;Oded2Oded d_hard[0].out_ded[65]-&gt;Oded2Oded d_hard[0].out_ded[66]-&gt;Oded2Oded d_hard[0].out_ded[67]-&gt;Oded2Oded d_hard[0].out_ded[68]-&gt;Oded2Oded d_hard[0].out_ded[69]-&gt;Oded2Oded d_hard[0].out_ded[70]-&gt;Oded2Oded d_hard[0].out_ded[71]-&gt;Oded2Oded</port>
			</outputs>
			<clocks>
				<port name="clk">d_hard_top.clk[0]-&gt;clk2clktop</port>
			</clocks>
			<block name="hard_model_rest~30^out_ded~72" instance="d_hard[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="reset">d_hard_slice_rest.reset[0]-&gt;reset2reset</port>
					<port name="a">d_hard_slice_rest.A_cfg[0]-&gt;a2a d_hard_slice_rest.A_cfg[1]-&gt;a2a d_hard_slice_rest.A_cfg[2]-&gt;a2a d_hard_slice_rest.A_cfg[3]-&gt;a2a d_hard_slice_rest.A_cfg[4]-&gt;a2a d_hard_slice_rest.A_cfg[5]-&gt;a2a d_hard_slice_rest.A_cfg[6]-&gt;a2a d_hard_slice_rest.A_cfg[7]-&gt;a2a d_hard_slice_rest.A_cfg[8]-&gt;a2a d_hard_slice_rest.A_cfg[9]-&gt;a2a d_hard_slice_rest.A_cfg[10]-&gt;a2a d_hard_slice_rest.A_cfg[11]-&gt;a2a d_hard_slice_rest.A_cfg[12]-&gt;a2a d_hard_slice_rest.A_cfg[13]-&gt;a2a d_hard_slice_rest.A_cfg[14]-&gt;a2a d_hard_slice_rest.A_cfg[15]-&gt;a2a d_hard_slice_rest.A_cfg[16]-&gt;a2a d_hard_slice_rest.A_cfg[17]-&gt;a2a d_hard_slice_rest.A_cfg[18]-&gt;a2a d_hard_slice_rest.A_cfg[19]-&gt;a2a d_hard_slice_rest.A_cfg[20]-&gt;a2a d_hard_slice_rest.A_cfg[21]-&gt;a2a d_hard_slice_rest.A_cfg[22]-&gt;a2a d_hard_slice_rest.A_cfg[23]-&gt;a2a d_hard_slice_rest.A_cfg[24]-&gt;a2a d_hard_slice_rest.A_cfg[25]-&gt;a2a d_hard_slice_rest.A_cfg[26]-&gt;a2a d_hard_slice_rest.A_cfg[27]-&gt;a2a d_hard_slice_rest.A_cfg[28]-&gt;a2a d_hard_slice_rest.A_cfg[29]-&gt;a2a d_hard_slice_rest.A_cfg[30]-&gt;a2a d_hard_slice_rest.A_cfg[31]-&gt;a2a d_hard_slice_rest.A_cfg[32]-&gt;a2a d_hard_slice_rest.A_cfg[33]-&gt;a2a d_hard_slice_rest.A_cfg[34]-&gt;a2a d_hard_slice_rest.A_cfg[35]-&gt;a2a</port>
					<port name="b">d_hard_slice_rest.B_cfg[0]-&gt;b2b d_hard_slice_rest.B_cfg[1]-&gt;b2b d_hard_slice_rest.B_cfg[2]-&gt;b2b d_hard_slice_rest.B_cfg[3]-&gt;b2b d_hard_slice_rest.B_cfg[4]-&gt;b2b d_hard_slice_rest.B_cfg[5]-&gt;b2b d_hard_slice_rest.B_cfg[6]-&gt;b2b d_hard_slice_rest.B_cfg[7]-&gt;b2b d_hard_slice_rest.B_cfg[8]-&gt;b2b d_hard_slice_rest.B_cfg[9]-&gt;b2b d_hard_slice_rest.B_cfg[10]-&gt;b2b d_hard_slice_rest.B_cfg[11]-&gt;b2b d_hard_slice_rest.B_cfg[12]-&gt;b2b d_hard_slice_rest.B_cfg[13]-&gt;b2b d_hard_slice_rest.B_cfg[14]-&gt;b2b d_hard_slice_rest.B_cfg[15]-&gt;b2b d_hard_slice_rest.B_cfg[16]-&gt;b2b d_hard_slice_rest.B_cfg[17]-&gt;b2b d_hard_slice_rest.B_cfg[18]-&gt;b2b d_hard_slice_rest.B_cfg[19]-&gt;b2b d_hard_slice_rest.B_cfg[20]-&gt;b2b d_hard_slice_rest.B_cfg[21]-&gt;b2b d_hard_slice_rest.B_cfg[22]-&gt;b2b d_hard_slice_rest.B_cfg[23]-&gt;b2b d_hard_slice_rest.B_cfg[24]-&gt;b2b d_hard_slice_rest.B_cfg[25]-&gt;b2b d_hard_slice_rest.B_cfg[26]-&gt;b2b d_hard_slice_rest.B_cfg[27]-&gt;b2b d_hard_slice_rest.B_cfg[28]-&gt;b2b d_hard_slice_rest.B_cfg[29]-&gt;b2b d_hard_slice_rest.B_cfg[30]-&gt;b2b d_hard_slice_rest.B_cfg[31]-&gt;b2b d_hard_slice_rest.B_cfg[32]-&gt;b2b d_hard_slice_rest.B_cfg[33]-&gt;b2b d_hard_slice_rest.B_cfg[34]-&gt;b2b d_hard_slice_rest.B_cfg[35]-&gt;b2b</port>
					<port name="ab_ded">d_hard_slice_rest.I_ded[0]-&gt;Ided2Ided d_hard_slice_rest.I_ded[1]-&gt;Ided2Ided d_hard_slice_rest.I_ded[2]-&gt;Ided2Ided d_hard_slice_rest.I_ded[3]-&gt;Ided2Ided d_hard_slice_rest.I_ded[4]-&gt;Ided2Ided d_hard_slice_rest.I_ded[5]-&gt;Ided2Ided d_hard_slice_rest.I_ded[6]-&gt;Ided2Ided d_hard_slice_rest.I_ded[7]-&gt;Ided2Ided d_hard_slice_rest.I_ded[8]-&gt;Ided2Ided d_hard_slice_rest.I_ded[9]-&gt;Ided2Ided d_hard_slice_rest.I_ded[10]-&gt;Ided2Ided d_hard_slice_rest.I_ded[11]-&gt;Ided2Ided d_hard_slice_rest.I_ded[12]-&gt;Ided2Ided d_hard_slice_rest.I_ded[13]-&gt;Ided2Ided d_hard_slice_rest.I_ded[14]-&gt;Ided2Ided d_hard_slice_rest.I_ded[15]-&gt;Ided2Ided d_hard_slice_rest.I_ded[16]-&gt;Ided2Ided d_hard_slice_rest.I_ded[17]-&gt;Ided2Ided d_hard_slice_rest.I_ded[18]-&gt;Ided2Ided d_hard_slice_rest.I_ded[19]-&gt;Ided2Ided d_hard_slice_rest.I_ded[20]-&gt;Ided2Ided d_hard_slice_rest.I_ded[21]-&gt;Ided2Ided d_hard_slice_rest.I_ded[22]-&gt;Ided2Ided d_hard_slice_rest.I_ded[23]-&gt;Ided2Ided d_hard_slice_rest.I_ded[24]-&gt;Ided2Ided d_hard_slice_rest.I_ded[25]-&gt;Ided2Ided d_hard_slice_rest.I_ded[26]-&gt;Ided2Ided d_hard_slice_rest.I_ded[27]-&gt;Ided2Ided d_hard_slice_rest.I_ded[28]-&gt;Ided2Ided d_hard_slice_rest.I_ded[29]-&gt;Ided2Ided d_hard_slice_rest.I_ded[30]-&gt;Ided2Ided d_hard_slice_rest.I_ded[31]-&gt;Ided2Ided d_hard_slice_rest.I_ded[32]-&gt;Ided2Ided d_hard_slice_rest.I_ded[33]-&gt;Ided2Ided d_hard_slice_rest.I_ded[34]-&gt;Ided2Ided d_hard_slice_rest.I_ded[35]-&gt;Ided2Ided d_hard_slice_rest.I_ded[36]-&gt;Ided2Ided d_hard_slice_rest.I_ded[37]-&gt;Ided2Ided d_hard_slice_rest.I_ded[38]-&gt;Ided2Ided d_hard_slice_rest.I_ded[39]-&gt;Ided2Ided d_hard_slice_rest.I_ded[40]-&gt;Ided2Ided d_hard_slice_rest.I_ded[41]-&gt;Ided2Ided d_hard_slice_rest.I_ded[42]-&gt;Ided2Ided d_hard_slice_rest.I_ded[43]-&gt;Ided2Ided d_hard_slice_rest.I_ded[44]-&gt;Ided2Ided d_hard_slice_rest.I_ded[45]-&gt;Ided2Ided d_hard_slice_rest.I_ded[46]-&gt;Ided2Ided d_hard_slice_rest.I_ded[47]-&gt;Ided2Ided d_hard_slice_rest.I_ded[48]-&gt;Ided2Ided d_hard_slice_rest.I_ded[49]-&gt;Ided2Ided d_hard_slice_rest.I_ded[50]-&gt;Ided2Ided d_hard_slice_rest.I_ded[51]-&gt;Ided2Ided d_hard_slice_rest.I_ded[52]-&gt;Ided2Ided d_hard_slice_rest.I_ded[53]-&gt;Ided2Ided d_hard_slice_rest.I_ded[54]-&gt;Ided2Ided d_hard_slice_rest.I_ded[55]-&gt;Ided2Ided d_hard_slice_rest.I_ded[56]-&gt;Ided2Ided d_hard_slice_rest.I_ded[57]-&gt;Ided2Ided d_hard_slice_rest.I_ded[58]-&gt;Ided2Ided d_hard_slice_rest.I_ded[59]-&gt;Ided2Ided d_hard_slice_rest.I_ded[60]-&gt;Ided2Ided d_hard_slice_rest.I_ded[61]-&gt;Ided2Ided d_hard_slice_rest.I_ded[62]-&gt;Ided2Ided d_hard_slice_rest.I_ded[63]-&gt;Ided2Ided d_hard_slice_rest.I_ded[64]-&gt;Ided2Ided d_hard_slice_rest.I_ded[65]-&gt;Ided2Ided d_hard_slice_rest.I_ded[66]-&gt;Ided2Ided d_hard_slice_rest.I_ded[67]-&gt;Ided2Ided d_hard_slice_rest.I_ded[68]-&gt;Ided2Ided d_hard_slice_rest.I_ded[69]-&gt;Ided2Ided d_hard_slice_rest.I_ded[70]-&gt;Ided2Ided d_hard_slice_rest.I_ded[71]-&gt;Ided2Ided</port>
				</inputs>
				<outputs>
					<port name="out">hard_model_rest~30^out~0 hard_model_rest~30^out~1 hard_model_rest~30^out~2 hard_model_rest~30^out~3 hard_model_rest~30^out~4 hard_model_rest~30^out~5 hard_model_rest~30^out~6 hard_model_rest~30^out~7 hard_model_rest~30^out~8 hard_model_rest~30^out~9 hard_model_rest~30^out~10 hard_model_rest~30^out~11 hard_model_rest~30^out~12 hard_model_rest~30^out~13 hard_model_rest~30^out~14 hard_model_rest~30^out~15 hard_model_rest~30^out~16 hard_model_rest~30^out~17 hard_model_rest~30^out~18 hard_model_rest~30^out~19 hard_model_rest~30^out~20 hard_model_rest~30^out~21 hard_model_rest~30^out~22 hard_model_rest~30^out~23 hard_model_rest~30^out~24 hard_model_rest~30^out~25 hard_model_rest~30^out~26 hard_model_rest~30^out~27 hard_model_rest~30^out~28 hard_model_rest~30^out~29 hard_model_rest~30^out~30 hard_model_rest~30^out~31 hard_model_rest~30^out~32 hard_model_rest~30^out~33 hard_model_rest~30^out~34 hard_model_rest~30^out~35 hard_model_rest~30^out~36 hard_model_rest~30^out~37 hard_model_rest~30^out~38 hard_model_rest~30^out~39 hard_model_rest~30^out~40 hard_model_rest~30^out~41 hard_model_rest~30^out~42 hard_model_rest~30^out~43 hard_model_rest~30^out~44 hard_model_rest~30^out~45 hard_model_rest~30^out~46 hard_model_rest~30^out~47 hard_model_rest~30^out~48 hard_model_rest~30^out~49 hard_model_rest~30^out~50 hard_model_rest~30^out~51 hard_model_rest~30^out~52 hard_model_rest~30^out~53 hard_model_rest~30^out~54 hard_model_rest~30^out~55 hard_model_rest~30^out~56 hard_model_rest~30^out~57 hard_model_rest~30^out~58 hard_model_rest~30^out~59 hard_model_rest~30^out~60 hard_model_rest~30^out~61 hard_model_rest~30^out~62 hard_model_rest~30^out~63 hard_model_rest~30^out~64 hard_model_rest~30^out~65 hard_model_rest~30^out~66 hard_model_rest~30^out~67 hard_model_rest~30^out~68 hard_model_rest~30^out~69 hard_model_rest~30^out~70 hard_model_rest~30^out~71</port>
					<port name="out_ded">hard_model_rest~30^out_ded~72 hard_model_rest~30^out_ded~73 hard_model_rest~30^out_ded~74 hard_model_rest~30^out_ded~75 hard_model_rest~30^out_ded~76 hard_model_rest~30^out_ded~77 hard_model_rest~30^out_ded~78 hard_model_rest~30^out_ded~79 hard_model_rest~30^out_ded~80 hard_model_rest~30^out_ded~81 hard_model_rest~30^out_ded~82 hard_model_rest~30^out_ded~83 hard_model_rest~30^out_ded~84 hard_model_rest~30^out_ded~85 hard_model_rest~30^out_ded~86 hard_model_rest~30^out_ded~87 hard_model_rest~30^out_ded~88 hard_model_rest~30^out_ded~89 hard_model_rest~30^out_ded~90 hard_model_rest~30^out_ded~91 hard_model_rest~30^out_ded~92 hard_model_rest~30^out_ded~93 hard_model_rest~30^out_ded~94 hard_model_rest~30^out_ded~95 hard_model_rest~30^out_ded~96 hard_model_rest~30^out_ded~97 hard_model_rest~30^out_ded~98 hard_model_rest~30^out_ded~99 hard_model_rest~30^out_ded~100 hard_model_rest~30^out_ded~101 hard_model_rest~30^out_ded~102 hard_model_rest~30^out_ded~103 hard_model_rest~30^out_ded~104 hard_model_rest~30^out_ded~105 hard_model_rest~30^out_ded~106 hard_model_rest~30^out_ded~107 hard_model_rest~30^out_ded~108 hard_model_rest~30^out_ded~109 hard_model_rest~30^out_ded~110 hard_model_rest~30^out_ded~111 hard_model_rest~30^out_ded~112 hard_model_rest~30^out_ded~113 hard_model_rest~30^out_ded~114 hard_model_rest~30^out_ded~115 hard_model_rest~30^out_ded~116 hard_model_rest~30^out_ded~117 hard_model_rest~30^out_ded~118 hard_model_rest~30^out_ded~119 hard_model_rest~30^out_ded~120 hard_model_rest~30^out_ded~121 hard_model_rest~30^out_ded~122 hard_model_rest~30^out_ded~123 hard_model_rest~30^out_ded~124 hard_model_rest~30^out_ded~125 hard_model_rest~30^out_ded~126 hard_model_rest~30^out_ded~127 hard_model_rest~30^out_ded~128 hard_model_rest~30^out_ded~129 hard_model_rest~30^out_ded~130 hard_model_rest~30^out_ded~131 hard_model_rest~30^out_ded~132 hard_model_rest~30^out_ded~133 hard_model_rest~30^out_ded~134 hard_model_rest~30^out_ded~135 hard_model_rest~30^out_ded~136 hard_model_rest~30^out_ded~137 hard_model_rest~30^out_ded~138 hard_model_rest~30^out_ded~139 hard_model_rest~30^out_ded~140 hard_model_rest~30^out_ded~141 hard_model_rest~30^out_ded~142 hard_model_rest~30^out_ded~143</port>
				</outputs>
				<clocks>
					<port name="clk">d_hard_slice_rest.clk[0]-&gt;clk2clk</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="hard_model_rest~33^out_ded~72" instance="d_hard_top[17]" mode="d_hard_mode_rest">
		<inputs>
			<port name="reset">reset</port>
			<port name="I_upper">n13462abc n13531abc n13468abc n13474abc n13537abc n13489abc n13480abc n13486abc n13492abc n13561abc n13543abc n13513abc n13495abc n13471abc n13498abc n13504abc n13510abc n13516abc n13522abc n13528abc n13567abc n13555abc n13549abc n13525abc n13519abc n13507abc n13501abc n13483abc n13477abc n13465abc n13534abc n13540abc n13546abc n13552abc n13558abc n13564abc</port>
			<port name="I_lower">n13400abc n13394abc n13388abc n13382abc n13376abc n13370abc n13352abc n13358abc n13364abc n13457abc n13451abc n13445abc n13439abc n13433abc n13427abc n13421abc n13415abc n13409abc n13403abc n13397abc n13391abc n13385abc n13379abc n13373abc n13367abc n13361abc n13448abc n13454abc n13442abc n13436abc n13430abc n13424abc n13418abc n13412abc n13406abc n13355abc</port>
			<port name="I_ded">hard_model_rest~30^out_ded~72 hard_model_rest~30^out_ded~73 hard_model_rest~30^out_ded~74 hard_model_rest~30^out_ded~75 hard_model_rest~30^out_ded~76 hard_model_rest~30^out_ded~77 hard_model_rest~30^out_ded~78 hard_model_rest~30^out_ded~79 hard_model_rest~30^out_ded~80 hard_model_rest~30^out_ded~81 hard_model_rest~30^out_ded~82 hard_model_rest~30^out_ded~83 hard_model_rest~30^out_ded~84 hard_model_rest~30^out_ded~85 hard_model_rest~30^out_ded~86 hard_model_rest~30^out_ded~87 hard_model_rest~30^out_ded~88 hard_model_rest~30^out_ded~89 hard_model_rest~30^out_ded~90 hard_model_rest~30^out_ded~91 hard_model_rest~30^out_ded~92 hard_model_rest~30^out_ded~93 hard_model_rest~30^out_ded~94 hard_model_rest~30^out_ded~95 hard_model_rest~30^out_ded~96 hard_model_rest~30^out_ded~97 hard_model_rest~30^out_ded~98 hard_model_rest~30^out_ded~99 hard_model_rest~30^out_ded~100 hard_model_rest~30^out_ded~101 hard_model_rest~30^out_ded~102 hard_model_rest~30^out_ded~103 hard_model_rest~30^out_ded~104 hard_model_rest~30^out_ded~105 hard_model_rest~30^out_ded~106 hard_model_rest~30^out_ded~107 hard_model_rest~30^out_ded~108 hard_model_rest~30^out_ded~109 hard_model_rest~30^out_ded~110 hard_model_rest~30^out_ded~111 hard_model_rest~30^out_ded~112 hard_model_rest~30^out_ded~113 hard_model_rest~30^out_ded~114 hard_model_rest~30^out_ded~115 hard_model_rest~30^out_ded~116 hard_model_rest~30^out_ded~117 hard_model_rest~30^out_ded~118 hard_model_rest~30^out_ded~119 hard_model_rest~30^out_ded~120 hard_model_rest~30^out_ded~121 hard_model_rest~30^out_ded~122 hard_model_rest~30^out_ded~123 hard_model_rest~30^out_ded~124 hard_model_rest~30^out_ded~125 hard_model_rest~30^out_ded~126 hard_model_rest~30^out_ded~127 hard_model_rest~30^out_ded~128 hard_model_rest~30^out_ded~129 hard_model_rest~30^out_ded~130 hard_model_rest~30^out_ded~131 hard_model_rest~30^out_ded~132 hard_model_rest~30^out_ded~133 hard_model_rest~30^out_ded~134 hard_model_rest~30^out_ded~135 hard_model_rest~30^out_ded~136 hard_model_rest~30^out_ded~137 hard_model_rest~30^out_ded~138 hard_model_rest~30^out_ded~139 hard_model_rest~30^out_ded~140 hard_model_rest~30^out_ded~141 hard_model_rest~30^out_ded~142 hard_model_rest~30^out_ded~143</port>
		</inputs>
		<outputs>
			<port name="out">d_hard_slice_rest[0].OUT_cfg[0]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[1]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[2]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[3]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[4]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[5]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[6]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[7]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[8]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[9]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[10]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[11]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[12]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[13]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[14]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[15]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[16]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[17]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[18]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[19]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[20]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[21]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[22]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[23]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[24]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[25]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[26]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[27]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[28]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[29]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[30]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[31]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[32]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[33]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[34]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[35]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[36]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[37]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[38]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[39]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[40]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[41]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[42]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[43]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[44]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[45]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[46]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[47]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[48]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[49]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[50]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[51]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[52]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[53]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[54]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[55]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[56]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[57]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[58]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[59]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[60]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[61]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[62]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[63]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[64]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[65]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[66]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[67]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[68]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[69]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[70]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[71]-&gt;out2out</port>
			<port name="O_ded">d_hard_slice_rest[0].O_ded[0]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[1]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[2]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[3]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[4]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[5]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[6]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[7]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[8]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[9]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[10]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[11]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[12]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[13]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[14]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[15]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[16]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[17]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[18]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[19]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[20]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[21]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[22]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[23]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[24]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[25]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[26]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[27]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[28]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[29]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[30]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[31]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[32]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[33]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[34]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[35]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[36]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[37]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[38]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[39]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[40]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[41]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[42]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[43]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[44]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[45]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[46]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[47]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[48]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[49]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[50]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[51]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[52]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[53]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[54]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[55]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[56]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[57]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[58]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[59]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[60]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[61]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[62]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[63]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[64]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[65]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[66]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[67]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[68]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[69]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[70]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[71]-&gt;Oded2Odedtop</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="hard_model_rest~33^out_ded~72" instance="d_hard_slice_rest[0]" mode="default">
			<inputs>
				<port name="reset">d_hard_top.reset[0]-&gt;reset2resettop</port>
				<port name="A_cfg">d_hard_top.I_upper[0]-&gt;a2a d_hard_top.I_upper[29]-&gt;a2a d_hard_top.I_upper[2]-&gt;a2a d_hard_top.I_upper[13]-&gt;a2a d_hard_top.I_upper[3]-&gt;a2a d_hard_top.I_upper[28]-&gt;a2a d_hard_top.I_upper[6]-&gt;a2a d_hard_top.I_upper[27]-&gt;a2a d_hard_top.I_upper[7]-&gt;a2a d_hard_top.I_upper[5]-&gt;a2a d_hard_top.I_upper[8]-&gt;a2a d_hard_top.I_upper[12]-&gt;a2a d_hard_top.I_upper[14]-&gt;a2a d_hard_top.I_upper[26]-&gt;a2a d_hard_top.I_upper[15]-&gt;a2a d_hard_top.I_upper[25]-&gt;a2a d_hard_top.I_upper[16]-&gt;a2a d_hard_top.I_upper[11]-&gt;a2a d_hard_top.I_upper[17]-&gt;a2a d_hard_top.I_upper[24]-&gt;a2a d_hard_top.I_upper[18]-&gt;a2a d_hard_top.I_upper[23]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[1]-&gt;a2a d_hard_top.I_upper[30]-&gt;a2a d_hard_top.I_upper[4]-&gt;a2a d_hard_top.I_upper[31]-&gt;a2a d_hard_top.I_upper[10]-&gt;a2a d_hard_top.I_upper[32]-&gt;a2a d_hard_top.I_upper[22]-&gt;a2a d_hard_top.I_upper[33]-&gt;a2a d_hard_top.I_upper[21]-&gt;a2a d_hard_top.I_upper[34]-&gt;a2a d_hard_top.I_upper[9]-&gt;a2a d_hard_top.I_upper[35]-&gt;a2a d_hard_top.I_upper[20]-&gt;a2a</port>
				<port name="B_cfg">d_hard_top.I_lower[6]-&gt;b2b d_hard_top.I_lower[35]-&gt;b2b d_hard_top.I_lower[7]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[8]-&gt;b2b d_hard_top.I_lower[24]-&gt;b2b d_hard_top.I_lower[5]-&gt;b2b d_hard_top.I_lower[23]-&gt;b2b d_hard_top.I_lower[4]-&gt;b2b d_hard_top.I_lower[22]-&gt;b2b d_hard_top.I_lower[3]-&gt;b2b d_hard_top.I_lower[21]-&gt;b2b d_hard_top.I_lower[2]-&gt;b2b d_hard_top.I_lower[20]-&gt;b2b d_hard_top.I_lower[1]-&gt;b2b d_hard_top.I_lower[19]-&gt;b2b d_hard_top.I_lower[0]-&gt;b2b d_hard_top.I_lower[18]-&gt;b2b d_hard_top.I_lower[34]-&gt;b2b d_hard_top.I_lower[17]-&gt;b2b d_hard_top.I_lower[33]-&gt;b2b d_hard_top.I_lower[16]-&gt;b2b d_hard_top.I_lower[32]-&gt;b2b d_hard_top.I_lower[15]-&gt;b2b d_hard_top.I_lower[31]-&gt;b2b d_hard_top.I_lower[14]-&gt;b2b d_hard_top.I_lower[30]-&gt;b2b d_hard_top.I_lower[13]-&gt;b2b d_hard_top.I_lower[29]-&gt;b2b d_hard_top.I_lower[12]-&gt;b2b d_hard_top.I_lower[28]-&gt;b2b d_hard_top.I_lower[11]-&gt;b2b d_hard_top.I_lower[26]-&gt;b2b d_hard_top.I_lower[10]-&gt;b2b d_hard_top.I_lower[27]-&gt;b2b d_hard_top.I_lower[9]-&gt;b2b</port>
				<port name="I_ded">d_hard_top.I_ded[0]-&gt;Ided2Idedtop d_hard_top.I_ded[1]-&gt;Ided2Idedtop d_hard_top.I_ded[2]-&gt;Ided2Idedtop d_hard_top.I_ded[3]-&gt;Ided2Idedtop d_hard_top.I_ded[4]-&gt;Ided2Idedtop d_hard_top.I_ded[5]-&gt;Ided2Idedtop d_hard_top.I_ded[6]-&gt;Ided2Idedtop d_hard_top.I_ded[7]-&gt;Ided2Idedtop d_hard_top.I_ded[8]-&gt;Ided2Idedtop d_hard_top.I_ded[9]-&gt;Ided2Idedtop d_hard_top.I_ded[10]-&gt;Ided2Idedtop d_hard_top.I_ded[11]-&gt;Ided2Idedtop d_hard_top.I_ded[12]-&gt;Ided2Idedtop d_hard_top.I_ded[13]-&gt;Ided2Idedtop d_hard_top.I_ded[14]-&gt;Ided2Idedtop d_hard_top.I_ded[15]-&gt;Ided2Idedtop d_hard_top.I_ded[16]-&gt;Ided2Idedtop d_hard_top.I_ded[17]-&gt;Ided2Idedtop d_hard_top.I_ded[18]-&gt;Ided2Idedtop d_hard_top.I_ded[19]-&gt;Ided2Idedtop d_hard_top.I_ded[20]-&gt;Ided2Idedtop d_hard_top.I_ded[21]-&gt;Ided2Idedtop d_hard_top.I_ded[22]-&gt;Ided2Idedtop d_hard_top.I_ded[23]-&gt;Ided2Idedtop d_hard_top.I_ded[24]-&gt;Ided2Idedtop d_hard_top.I_ded[25]-&gt;Ided2Idedtop d_hard_top.I_ded[26]-&gt;Ided2Idedtop d_hard_top.I_ded[27]-&gt;Ided2Idedtop d_hard_top.I_ded[28]-&gt;Ided2Idedtop d_hard_top.I_ded[29]-&gt;Ided2Idedtop d_hard_top.I_ded[30]-&gt;Ided2Idedtop d_hard_top.I_ded[31]-&gt;Ided2Idedtop d_hard_top.I_ded[32]-&gt;Ided2Idedtop d_hard_top.I_ded[33]-&gt;Ided2Idedtop d_hard_top.I_ded[34]-&gt;Ided2Idedtop d_hard_top.I_ded[35]-&gt;Ided2Idedtop d_hard_top.I_ded[36]-&gt;Ided2Idedtop d_hard_top.I_ded[37]-&gt;Ided2Idedtop d_hard_top.I_ded[38]-&gt;Ided2Idedtop d_hard_top.I_ded[39]-&gt;Ided2Idedtop d_hard_top.I_ded[40]-&gt;Ided2Idedtop d_hard_top.I_ded[41]-&gt;Ided2Idedtop d_hard_top.I_ded[42]-&gt;Ided2Idedtop d_hard_top.I_ded[43]-&gt;Ided2Idedtop d_hard_top.I_ded[44]-&gt;Ided2Idedtop d_hard_top.I_ded[45]-&gt;Ided2Idedtop d_hard_top.I_ded[46]-&gt;Ided2Idedtop d_hard_top.I_ded[47]-&gt;Ided2Idedtop d_hard_top.I_ded[48]-&gt;Ided2Idedtop d_hard_top.I_ded[49]-&gt;Ided2Idedtop d_hard_top.I_ded[50]-&gt;Ided2Idedtop d_hard_top.I_ded[51]-&gt;Ided2Idedtop d_hard_top.I_ded[52]-&gt;Ided2Idedtop d_hard_top.I_ded[53]-&gt;Ided2Idedtop d_hard_top.I_ded[54]-&gt;Ided2Idedtop d_hard_top.I_ded[55]-&gt;Ided2Idedtop d_hard_top.I_ded[56]-&gt;Ided2Idedtop d_hard_top.I_ded[57]-&gt;Ided2Idedtop d_hard_top.I_ded[58]-&gt;Ided2Idedtop d_hard_top.I_ded[59]-&gt;Ided2Idedtop d_hard_top.I_ded[60]-&gt;Ided2Idedtop d_hard_top.I_ded[61]-&gt;Ided2Idedtop d_hard_top.I_ded[62]-&gt;Ided2Idedtop d_hard_top.I_ded[63]-&gt;Ided2Idedtop d_hard_top.I_ded[64]-&gt;Ided2Idedtop d_hard_top.I_ded[65]-&gt;Ided2Idedtop d_hard_top.I_ded[66]-&gt;Ided2Idedtop d_hard_top.I_ded[67]-&gt;Ided2Idedtop d_hard_top.I_ded[68]-&gt;Ided2Idedtop d_hard_top.I_ded[69]-&gt;Ided2Idedtop d_hard_top.I_ded[70]-&gt;Ided2Idedtop d_hard_top.I_ded[71]-&gt;Ided2Idedtop</port>
			</inputs>
			<outputs>
				<port name="OUT_cfg">d_hard[0].out[0]-&gt;out2out d_hard[0].out[1]-&gt;out2out d_hard[0].out[2]-&gt;out2out d_hard[0].out[3]-&gt;out2out d_hard[0].out[4]-&gt;out2out d_hard[0].out[5]-&gt;out2out d_hard[0].out[6]-&gt;out2out d_hard[0].out[7]-&gt;out2out d_hard[0].out[8]-&gt;out2out d_hard[0].out[9]-&gt;out2out d_hard[0].out[10]-&gt;out2out d_hard[0].out[11]-&gt;out2out d_hard[0].out[12]-&gt;out2out d_hard[0].out[13]-&gt;out2out d_hard[0].out[14]-&gt;out2out d_hard[0].out[15]-&gt;out2out d_hard[0].out[16]-&gt;out2out d_hard[0].out[17]-&gt;out2out d_hard[0].out[18]-&gt;out2out d_hard[0].out[19]-&gt;out2out d_hard[0].out[20]-&gt;out2out d_hard[0].out[21]-&gt;out2out d_hard[0].out[22]-&gt;out2out d_hard[0].out[23]-&gt;out2out d_hard[0].out[24]-&gt;out2out d_hard[0].out[25]-&gt;out2out d_hard[0].out[26]-&gt;out2out d_hard[0].out[27]-&gt;out2out d_hard[0].out[28]-&gt;out2out d_hard[0].out[29]-&gt;out2out d_hard[0].out[30]-&gt;out2out d_hard[0].out[31]-&gt;out2out d_hard[0].out[32]-&gt;out2out d_hard[0].out[33]-&gt;out2out d_hard[0].out[34]-&gt;out2out d_hard[0].out[35]-&gt;out2out d_hard[0].out[36]-&gt;out2out d_hard[0].out[37]-&gt;out2out d_hard[0].out[38]-&gt;out2out d_hard[0].out[39]-&gt;out2out d_hard[0].out[40]-&gt;out2out d_hard[0].out[41]-&gt;out2out d_hard[0].out[42]-&gt;out2out d_hard[0].out[43]-&gt;out2out d_hard[0].out[44]-&gt;out2out d_hard[0].out[45]-&gt;out2out d_hard[0].out[46]-&gt;out2out d_hard[0].out[47]-&gt;out2out d_hard[0].out[48]-&gt;out2out d_hard[0].out[49]-&gt;out2out d_hard[0].out[50]-&gt;out2out d_hard[0].out[51]-&gt;out2out d_hard[0].out[52]-&gt;out2out d_hard[0].out[53]-&gt;out2out d_hard[0].out[54]-&gt;out2out d_hard[0].out[55]-&gt;out2out d_hard[0].out[56]-&gt;out2out d_hard[0].out[57]-&gt;out2out d_hard[0].out[58]-&gt;out2out d_hard[0].out[59]-&gt;out2out d_hard[0].out[60]-&gt;out2out d_hard[0].out[61]-&gt;out2out d_hard[0].out[62]-&gt;out2out d_hard[0].out[63]-&gt;out2out d_hard[0].out[64]-&gt;out2out d_hard[0].out[65]-&gt;out2out d_hard[0].out[66]-&gt;out2out d_hard[0].out[67]-&gt;out2out d_hard[0].out[68]-&gt;out2out d_hard[0].out[69]-&gt;out2out d_hard[0].out[70]-&gt;out2out d_hard[0].out[71]-&gt;out2out</port>
				<port name="O_ded">d_hard[0].out_ded[0]-&gt;Oded2Oded d_hard[0].out_ded[1]-&gt;Oded2Oded d_hard[0].out_ded[2]-&gt;Oded2Oded d_hard[0].out_ded[3]-&gt;Oded2Oded d_hard[0].out_ded[4]-&gt;Oded2Oded d_hard[0].out_ded[5]-&gt;Oded2Oded d_hard[0].out_ded[6]-&gt;Oded2Oded d_hard[0].out_ded[7]-&gt;Oded2Oded d_hard[0].out_ded[8]-&gt;Oded2Oded d_hard[0].out_ded[9]-&gt;Oded2Oded d_hard[0].out_ded[10]-&gt;Oded2Oded d_hard[0].out_ded[11]-&gt;Oded2Oded d_hard[0].out_ded[12]-&gt;Oded2Oded d_hard[0].out_ded[13]-&gt;Oded2Oded d_hard[0].out_ded[14]-&gt;Oded2Oded d_hard[0].out_ded[15]-&gt;Oded2Oded d_hard[0].out_ded[16]-&gt;Oded2Oded d_hard[0].out_ded[17]-&gt;Oded2Oded d_hard[0].out_ded[18]-&gt;Oded2Oded d_hard[0].out_ded[19]-&gt;Oded2Oded d_hard[0].out_ded[20]-&gt;Oded2Oded d_hard[0].out_ded[21]-&gt;Oded2Oded d_hard[0].out_ded[22]-&gt;Oded2Oded d_hard[0].out_ded[23]-&gt;Oded2Oded d_hard[0].out_ded[24]-&gt;Oded2Oded d_hard[0].out_ded[25]-&gt;Oded2Oded d_hard[0].out_ded[26]-&gt;Oded2Oded d_hard[0].out_ded[27]-&gt;Oded2Oded d_hard[0].out_ded[28]-&gt;Oded2Oded d_hard[0].out_ded[29]-&gt;Oded2Oded d_hard[0].out_ded[30]-&gt;Oded2Oded d_hard[0].out_ded[31]-&gt;Oded2Oded d_hard[0].out_ded[32]-&gt;Oded2Oded d_hard[0].out_ded[33]-&gt;Oded2Oded d_hard[0].out_ded[34]-&gt;Oded2Oded d_hard[0].out_ded[35]-&gt;Oded2Oded d_hard[0].out_ded[36]-&gt;Oded2Oded d_hard[0].out_ded[37]-&gt;Oded2Oded d_hard[0].out_ded[38]-&gt;Oded2Oded d_hard[0].out_ded[39]-&gt;Oded2Oded d_hard[0].out_ded[40]-&gt;Oded2Oded d_hard[0].out_ded[41]-&gt;Oded2Oded d_hard[0].out_ded[42]-&gt;Oded2Oded d_hard[0].out_ded[43]-&gt;Oded2Oded d_hard[0].out_ded[44]-&gt;Oded2Oded d_hard[0].out_ded[45]-&gt;Oded2Oded d_hard[0].out_ded[46]-&gt;Oded2Oded d_hard[0].out_ded[47]-&gt;Oded2Oded d_hard[0].out_ded[48]-&gt;Oded2Oded d_hard[0].out_ded[49]-&gt;Oded2Oded d_hard[0].out_ded[50]-&gt;Oded2Oded d_hard[0].out_ded[51]-&gt;Oded2Oded d_hard[0].out_ded[52]-&gt;Oded2Oded d_hard[0].out_ded[53]-&gt;Oded2Oded d_hard[0].out_ded[54]-&gt;Oded2Oded d_hard[0].out_ded[55]-&gt;Oded2Oded d_hard[0].out_ded[56]-&gt;Oded2Oded d_hard[0].out_ded[57]-&gt;Oded2Oded d_hard[0].out_ded[58]-&gt;Oded2Oded d_hard[0].out_ded[59]-&gt;Oded2Oded d_hard[0].out_ded[60]-&gt;Oded2Oded d_hard[0].out_ded[61]-&gt;Oded2Oded d_hard[0].out_ded[62]-&gt;Oded2Oded d_hard[0].out_ded[63]-&gt;Oded2Oded d_hard[0].out_ded[64]-&gt;Oded2Oded d_hard[0].out_ded[65]-&gt;Oded2Oded d_hard[0].out_ded[66]-&gt;Oded2Oded d_hard[0].out_ded[67]-&gt;Oded2Oded d_hard[0].out_ded[68]-&gt;Oded2Oded d_hard[0].out_ded[69]-&gt;Oded2Oded d_hard[0].out_ded[70]-&gt;Oded2Oded d_hard[0].out_ded[71]-&gt;Oded2Oded</port>
			</outputs>
			<clocks>
				<port name="clk">d_hard_top.clk[0]-&gt;clk2clktop</port>
			</clocks>
			<block name="hard_model_rest~33^out_ded~72" instance="d_hard[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="reset">d_hard_slice_rest.reset[0]-&gt;reset2reset</port>
					<port name="a">d_hard_slice_rest.A_cfg[0]-&gt;a2a d_hard_slice_rest.A_cfg[1]-&gt;a2a d_hard_slice_rest.A_cfg[2]-&gt;a2a d_hard_slice_rest.A_cfg[3]-&gt;a2a d_hard_slice_rest.A_cfg[4]-&gt;a2a d_hard_slice_rest.A_cfg[5]-&gt;a2a d_hard_slice_rest.A_cfg[6]-&gt;a2a d_hard_slice_rest.A_cfg[7]-&gt;a2a d_hard_slice_rest.A_cfg[8]-&gt;a2a d_hard_slice_rest.A_cfg[9]-&gt;a2a d_hard_slice_rest.A_cfg[10]-&gt;a2a d_hard_slice_rest.A_cfg[11]-&gt;a2a d_hard_slice_rest.A_cfg[12]-&gt;a2a d_hard_slice_rest.A_cfg[13]-&gt;a2a d_hard_slice_rest.A_cfg[14]-&gt;a2a d_hard_slice_rest.A_cfg[15]-&gt;a2a d_hard_slice_rest.A_cfg[16]-&gt;a2a d_hard_slice_rest.A_cfg[17]-&gt;a2a d_hard_slice_rest.A_cfg[18]-&gt;a2a d_hard_slice_rest.A_cfg[19]-&gt;a2a d_hard_slice_rest.A_cfg[20]-&gt;a2a d_hard_slice_rest.A_cfg[21]-&gt;a2a d_hard_slice_rest.A_cfg[22]-&gt;a2a d_hard_slice_rest.A_cfg[23]-&gt;a2a d_hard_slice_rest.A_cfg[24]-&gt;a2a d_hard_slice_rest.A_cfg[25]-&gt;a2a d_hard_slice_rest.A_cfg[26]-&gt;a2a d_hard_slice_rest.A_cfg[27]-&gt;a2a d_hard_slice_rest.A_cfg[28]-&gt;a2a d_hard_slice_rest.A_cfg[29]-&gt;a2a d_hard_slice_rest.A_cfg[30]-&gt;a2a d_hard_slice_rest.A_cfg[31]-&gt;a2a d_hard_slice_rest.A_cfg[32]-&gt;a2a d_hard_slice_rest.A_cfg[33]-&gt;a2a d_hard_slice_rest.A_cfg[34]-&gt;a2a d_hard_slice_rest.A_cfg[35]-&gt;a2a</port>
					<port name="b">d_hard_slice_rest.B_cfg[0]-&gt;b2b d_hard_slice_rest.B_cfg[1]-&gt;b2b d_hard_slice_rest.B_cfg[2]-&gt;b2b d_hard_slice_rest.B_cfg[3]-&gt;b2b d_hard_slice_rest.B_cfg[4]-&gt;b2b d_hard_slice_rest.B_cfg[5]-&gt;b2b d_hard_slice_rest.B_cfg[6]-&gt;b2b d_hard_slice_rest.B_cfg[7]-&gt;b2b d_hard_slice_rest.B_cfg[8]-&gt;b2b d_hard_slice_rest.B_cfg[9]-&gt;b2b d_hard_slice_rest.B_cfg[10]-&gt;b2b d_hard_slice_rest.B_cfg[11]-&gt;b2b d_hard_slice_rest.B_cfg[12]-&gt;b2b d_hard_slice_rest.B_cfg[13]-&gt;b2b d_hard_slice_rest.B_cfg[14]-&gt;b2b d_hard_slice_rest.B_cfg[15]-&gt;b2b d_hard_slice_rest.B_cfg[16]-&gt;b2b d_hard_slice_rest.B_cfg[17]-&gt;b2b d_hard_slice_rest.B_cfg[18]-&gt;b2b d_hard_slice_rest.B_cfg[19]-&gt;b2b d_hard_slice_rest.B_cfg[20]-&gt;b2b d_hard_slice_rest.B_cfg[21]-&gt;b2b d_hard_slice_rest.B_cfg[22]-&gt;b2b d_hard_slice_rest.B_cfg[23]-&gt;b2b d_hard_slice_rest.B_cfg[24]-&gt;b2b d_hard_slice_rest.B_cfg[25]-&gt;b2b d_hard_slice_rest.B_cfg[26]-&gt;b2b d_hard_slice_rest.B_cfg[27]-&gt;b2b d_hard_slice_rest.B_cfg[28]-&gt;b2b d_hard_slice_rest.B_cfg[29]-&gt;b2b d_hard_slice_rest.B_cfg[30]-&gt;b2b d_hard_slice_rest.B_cfg[31]-&gt;b2b d_hard_slice_rest.B_cfg[32]-&gt;b2b d_hard_slice_rest.B_cfg[33]-&gt;b2b d_hard_slice_rest.B_cfg[34]-&gt;b2b d_hard_slice_rest.B_cfg[35]-&gt;b2b</port>
					<port name="ab_ded">d_hard_slice_rest.I_ded[0]-&gt;Ided2Ided d_hard_slice_rest.I_ded[1]-&gt;Ided2Ided d_hard_slice_rest.I_ded[2]-&gt;Ided2Ided d_hard_slice_rest.I_ded[3]-&gt;Ided2Ided d_hard_slice_rest.I_ded[4]-&gt;Ided2Ided d_hard_slice_rest.I_ded[5]-&gt;Ided2Ided d_hard_slice_rest.I_ded[6]-&gt;Ided2Ided d_hard_slice_rest.I_ded[7]-&gt;Ided2Ided d_hard_slice_rest.I_ded[8]-&gt;Ided2Ided d_hard_slice_rest.I_ded[9]-&gt;Ided2Ided d_hard_slice_rest.I_ded[10]-&gt;Ided2Ided d_hard_slice_rest.I_ded[11]-&gt;Ided2Ided d_hard_slice_rest.I_ded[12]-&gt;Ided2Ided d_hard_slice_rest.I_ded[13]-&gt;Ided2Ided d_hard_slice_rest.I_ded[14]-&gt;Ided2Ided d_hard_slice_rest.I_ded[15]-&gt;Ided2Ided d_hard_slice_rest.I_ded[16]-&gt;Ided2Ided d_hard_slice_rest.I_ded[17]-&gt;Ided2Ided d_hard_slice_rest.I_ded[18]-&gt;Ided2Ided d_hard_slice_rest.I_ded[19]-&gt;Ided2Ided d_hard_slice_rest.I_ded[20]-&gt;Ided2Ided d_hard_slice_rest.I_ded[21]-&gt;Ided2Ided d_hard_slice_rest.I_ded[22]-&gt;Ided2Ided d_hard_slice_rest.I_ded[23]-&gt;Ided2Ided d_hard_slice_rest.I_ded[24]-&gt;Ided2Ided d_hard_slice_rest.I_ded[25]-&gt;Ided2Ided d_hard_slice_rest.I_ded[26]-&gt;Ided2Ided d_hard_slice_rest.I_ded[27]-&gt;Ided2Ided d_hard_slice_rest.I_ded[28]-&gt;Ided2Ided d_hard_slice_rest.I_ded[29]-&gt;Ided2Ided d_hard_slice_rest.I_ded[30]-&gt;Ided2Ided d_hard_slice_rest.I_ded[31]-&gt;Ided2Ided d_hard_slice_rest.I_ded[32]-&gt;Ided2Ided d_hard_slice_rest.I_ded[33]-&gt;Ided2Ided d_hard_slice_rest.I_ded[34]-&gt;Ided2Ided d_hard_slice_rest.I_ded[35]-&gt;Ided2Ided d_hard_slice_rest.I_ded[36]-&gt;Ided2Ided d_hard_slice_rest.I_ded[37]-&gt;Ided2Ided d_hard_slice_rest.I_ded[38]-&gt;Ided2Ided d_hard_slice_rest.I_ded[39]-&gt;Ided2Ided d_hard_slice_rest.I_ded[40]-&gt;Ided2Ided d_hard_slice_rest.I_ded[41]-&gt;Ided2Ided d_hard_slice_rest.I_ded[42]-&gt;Ided2Ided d_hard_slice_rest.I_ded[43]-&gt;Ided2Ided d_hard_slice_rest.I_ded[44]-&gt;Ided2Ided d_hard_slice_rest.I_ded[45]-&gt;Ided2Ided d_hard_slice_rest.I_ded[46]-&gt;Ided2Ided d_hard_slice_rest.I_ded[47]-&gt;Ided2Ided d_hard_slice_rest.I_ded[48]-&gt;Ided2Ided d_hard_slice_rest.I_ded[49]-&gt;Ided2Ided d_hard_slice_rest.I_ded[50]-&gt;Ided2Ided d_hard_slice_rest.I_ded[51]-&gt;Ided2Ided d_hard_slice_rest.I_ded[52]-&gt;Ided2Ided d_hard_slice_rest.I_ded[53]-&gt;Ided2Ided d_hard_slice_rest.I_ded[54]-&gt;Ided2Ided d_hard_slice_rest.I_ded[55]-&gt;Ided2Ided d_hard_slice_rest.I_ded[56]-&gt;Ided2Ided d_hard_slice_rest.I_ded[57]-&gt;Ided2Ided d_hard_slice_rest.I_ded[58]-&gt;Ided2Ided d_hard_slice_rest.I_ded[59]-&gt;Ided2Ided d_hard_slice_rest.I_ded[60]-&gt;Ided2Ided d_hard_slice_rest.I_ded[61]-&gt;Ided2Ided d_hard_slice_rest.I_ded[62]-&gt;Ided2Ided d_hard_slice_rest.I_ded[63]-&gt;Ided2Ided d_hard_slice_rest.I_ded[64]-&gt;Ided2Ided d_hard_slice_rest.I_ded[65]-&gt;Ided2Ided d_hard_slice_rest.I_ded[66]-&gt;Ided2Ided d_hard_slice_rest.I_ded[67]-&gt;Ided2Ided d_hard_slice_rest.I_ded[68]-&gt;Ided2Ided d_hard_slice_rest.I_ded[69]-&gt;Ided2Ided d_hard_slice_rest.I_ded[70]-&gt;Ided2Ided d_hard_slice_rest.I_ded[71]-&gt;Ided2Ided</port>
				</inputs>
				<outputs>
					<port name="out">hard_model_rest~33^out~0 hard_model_rest~33^out~1 hard_model_rest~33^out~2 hard_model_rest~33^out~3 hard_model_rest~33^out~4 hard_model_rest~33^out~5 hard_model_rest~33^out~6 hard_model_rest~33^out~7 hard_model_rest~33^out~8 hard_model_rest~33^out~9 hard_model_rest~33^out~10 hard_model_rest~33^out~11 hard_model_rest~33^out~12 hard_model_rest~33^out~13 hard_model_rest~33^out~14 hard_model_rest~33^out~15 hard_model_rest~33^out~16 hard_model_rest~33^out~17 hard_model_rest~33^out~18 hard_model_rest~33^out~19 hard_model_rest~33^out~20 hard_model_rest~33^out~21 hard_model_rest~33^out~22 hard_model_rest~33^out~23 hard_model_rest~33^out~24 hard_model_rest~33^out~25 hard_model_rest~33^out~26 hard_model_rest~33^out~27 hard_model_rest~33^out~28 hard_model_rest~33^out~29 hard_model_rest~33^out~30 hard_model_rest~33^out~31 hard_model_rest~33^out~32 hard_model_rest~33^out~33 hard_model_rest~33^out~34 hard_model_rest~33^out~35 hard_model_rest~33^out~36 hard_model_rest~33^out~37 hard_model_rest~33^out~38 hard_model_rest~33^out~39 hard_model_rest~33^out~40 hard_model_rest~33^out~41 hard_model_rest~33^out~42 hard_model_rest~33^out~43 hard_model_rest~33^out~44 hard_model_rest~33^out~45 hard_model_rest~33^out~46 hard_model_rest~33^out~47 hard_model_rest~33^out~48 hard_model_rest~33^out~49 hard_model_rest~33^out~50 hard_model_rest~33^out~51 hard_model_rest~33^out~52 hard_model_rest~33^out~53 hard_model_rest~33^out~54 hard_model_rest~33^out~55 hard_model_rest~33^out~56 hard_model_rest~33^out~57 hard_model_rest~33^out~58 hard_model_rest~33^out~59 hard_model_rest~33^out~60 hard_model_rest~33^out~61 hard_model_rest~33^out~62 hard_model_rest~33^out~63 hard_model_rest~33^out~64 hard_model_rest~33^out~65 hard_model_rest~33^out~66 hard_model_rest~33^out~67 hard_model_rest~33^out~68 hard_model_rest~33^out~69 hard_model_rest~33^out~70 hard_model_rest~33^out~71</port>
					<port name="out_ded">hard_model_rest~33^out_ded~72 hard_model_rest~33^out_ded~73 hard_model_rest~33^out_ded~74 hard_model_rest~33^out_ded~75 hard_model_rest~33^out_ded~76 hard_model_rest~33^out_ded~77 hard_model_rest~33^out_ded~78 hard_model_rest~33^out_ded~79 hard_model_rest~33^out_ded~80 hard_model_rest~33^out_ded~81 hard_model_rest~33^out_ded~82 hard_model_rest~33^out_ded~83 hard_model_rest~33^out_ded~84 hard_model_rest~33^out_ded~85 hard_model_rest~33^out_ded~86 hard_model_rest~33^out_ded~87 hard_model_rest~33^out_ded~88 hard_model_rest~33^out_ded~89 hard_model_rest~33^out_ded~90 hard_model_rest~33^out_ded~91 hard_model_rest~33^out_ded~92 hard_model_rest~33^out_ded~93 hard_model_rest~33^out_ded~94 hard_model_rest~33^out_ded~95 hard_model_rest~33^out_ded~96 hard_model_rest~33^out_ded~97 hard_model_rest~33^out_ded~98 hard_model_rest~33^out_ded~99 hard_model_rest~33^out_ded~100 hard_model_rest~33^out_ded~101 hard_model_rest~33^out_ded~102 hard_model_rest~33^out_ded~103 hard_model_rest~33^out_ded~104 hard_model_rest~33^out_ded~105 hard_model_rest~33^out_ded~106 hard_model_rest~33^out_ded~107 hard_model_rest~33^out_ded~108 hard_model_rest~33^out_ded~109 hard_model_rest~33^out_ded~110 hard_model_rest~33^out_ded~111 hard_model_rest~33^out_ded~112 hard_model_rest~33^out_ded~113 hard_model_rest~33^out_ded~114 hard_model_rest~33^out_ded~115 hard_model_rest~33^out_ded~116 hard_model_rest~33^out_ded~117 hard_model_rest~33^out_ded~118 hard_model_rest~33^out_ded~119 hard_model_rest~33^out_ded~120 hard_model_rest~33^out_ded~121 hard_model_rest~33^out_ded~122 hard_model_rest~33^out_ded~123 hard_model_rest~33^out_ded~124 hard_model_rest~33^out_ded~125 hard_model_rest~33^out_ded~126 hard_model_rest~33^out_ded~127 hard_model_rest~33^out_ded~128 hard_model_rest~33^out_ded~129 hard_model_rest~33^out_ded~130 hard_model_rest~33^out_ded~131 hard_model_rest~33^out_ded~132 hard_model_rest~33^out_ded~133 hard_model_rest~33^out_ded~134 hard_model_rest~33^out_ded~135 hard_model_rest~33^out_ded~136 hard_model_rest~33^out_ded~137 hard_model_rest~33^out_ded~138 hard_model_rest~33^out_ded~139 hard_model_rest~33^out_ded~140 hard_model_rest~33^out_ded~141 hard_model_rest~33^out_ded~142 hard_model_rest~33^out_ded~143</port>
				</outputs>
				<clocks>
					<port name="clk">d_hard_slice_rest.clk[0]-&gt;clk2clk</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="hard_model_rest~36^out_ded~72" instance="d_hard_top[18]" mode="d_hard_mode_rest">
		<inputs>
			<port name="reset">reset</port>
			<port name="I_upper">n13969abc n14038abc n13975abc n13981abc n14044abc n13996abc n13987abc n13993abc n13999abc n14068abc n14050abc n14020abc n14002abc n13978abc n14005abc n14011abc n14017abc n14023abc n14029abc n14035abc n14074abc n14062abc n14056abc n14032abc n14026abc n14014abc n14008abc n13990abc n13984abc n13972abc n14041abc n14047abc n14053abc n14059abc n14065abc n14071abc</port>
			<port name="I_lower">n13907abc n13901abc n13895abc n13889abc n13883abc n13877abc n13859abc n13865abc n13871abc n13964abc n13958abc n13952abc n13946abc n13940abc n13934abc n13928abc n13922abc n13916abc n13910abc n13904abc n13898abc n13892abc n13886abc n13880abc n13874abc n13868abc n13955abc n13961abc n13949abc n13943abc n13937abc n13931abc n13925abc n13919abc n13913abc n13862abc</port>
			<port name="I_ded">hard_model_rest~33^out_ded~72 hard_model_rest~33^out_ded~73 hard_model_rest~33^out_ded~74 hard_model_rest~33^out_ded~75 hard_model_rest~33^out_ded~76 hard_model_rest~33^out_ded~77 hard_model_rest~33^out_ded~78 hard_model_rest~33^out_ded~79 hard_model_rest~33^out_ded~80 hard_model_rest~33^out_ded~81 hard_model_rest~33^out_ded~82 hard_model_rest~33^out_ded~83 hard_model_rest~33^out_ded~84 hard_model_rest~33^out_ded~85 hard_model_rest~33^out_ded~86 hard_model_rest~33^out_ded~87 hard_model_rest~33^out_ded~88 hard_model_rest~33^out_ded~89 hard_model_rest~33^out_ded~90 hard_model_rest~33^out_ded~91 hard_model_rest~33^out_ded~92 hard_model_rest~33^out_ded~93 hard_model_rest~33^out_ded~94 hard_model_rest~33^out_ded~95 hard_model_rest~33^out_ded~96 hard_model_rest~33^out_ded~97 hard_model_rest~33^out_ded~98 hard_model_rest~33^out_ded~99 hard_model_rest~33^out_ded~100 hard_model_rest~33^out_ded~101 hard_model_rest~33^out_ded~102 hard_model_rest~33^out_ded~103 hard_model_rest~33^out_ded~104 hard_model_rest~33^out_ded~105 hard_model_rest~33^out_ded~106 hard_model_rest~33^out_ded~107 hard_model_rest~33^out_ded~108 hard_model_rest~33^out_ded~109 hard_model_rest~33^out_ded~110 hard_model_rest~33^out_ded~111 hard_model_rest~33^out_ded~112 hard_model_rest~33^out_ded~113 hard_model_rest~33^out_ded~114 hard_model_rest~33^out_ded~115 hard_model_rest~33^out_ded~116 hard_model_rest~33^out_ded~117 hard_model_rest~33^out_ded~118 hard_model_rest~33^out_ded~119 hard_model_rest~33^out_ded~120 hard_model_rest~33^out_ded~121 hard_model_rest~33^out_ded~122 hard_model_rest~33^out_ded~123 hard_model_rest~33^out_ded~124 hard_model_rest~33^out_ded~125 hard_model_rest~33^out_ded~126 hard_model_rest~33^out_ded~127 hard_model_rest~33^out_ded~128 hard_model_rest~33^out_ded~129 hard_model_rest~33^out_ded~130 hard_model_rest~33^out_ded~131 hard_model_rest~33^out_ded~132 hard_model_rest~33^out_ded~133 hard_model_rest~33^out_ded~134 hard_model_rest~33^out_ded~135 hard_model_rest~33^out_ded~136 hard_model_rest~33^out_ded~137 hard_model_rest~33^out_ded~138 hard_model_rest~33^out_ded~139 hard_model_rest~33^out_ded~140 hard_model_rest~33^out_ded~141 hard_model_rest~33^out_ded~142 hard_model_rest~33^out_ded~143</port>
		</inputs>
		<outputs>
			<port name="out">d_hard_slice_rest[0].OUT_cfg[0]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[1]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[2]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[3]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[4]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[5]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[6]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[7]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[8]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[9]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[10]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[11]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[12]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[13]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[14]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[15]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[16]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[17]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[18]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[19]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[20]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[21]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[22]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[23]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[24]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[25]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[26]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[27]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[28]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[29]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[30]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[31]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[32]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[33]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[34]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[35]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[36]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[37]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[38]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[39]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[40]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[41]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[42]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[43]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[44]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[45]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[46]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[47]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[48]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[49]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[50]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[51]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[52]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[53]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[54]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[55]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[56]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[57]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[58]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[59]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[60]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[61]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[62]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[63]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[64]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[65]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[66]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[67]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[68]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[69]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[70]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[71]-&gt;out2out</port>
			<port name="O_ded">d_hard_slice_rest[0].O_ded[0]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[1]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[2]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[3]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[4]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[5]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[6]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[7]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[8]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[9]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[10]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[11]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[12]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[13]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[14]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[15]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[16]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[17]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[18]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[19]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[20]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[21]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[22]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[23]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[24]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[25]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[26]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[27]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[28]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[29]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[30]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[31]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[32]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[33]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[34]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[35]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[36]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[37]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[38]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[39]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[40]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[41]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[42]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[43]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[44]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[45]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[46]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[47]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[48]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[49]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[50]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[51]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[52]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[53]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[54]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[55]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[56]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[57]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[58]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[59]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[60]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[61]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[62]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[63]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[64]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[65]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[66]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[67]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[68]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[69]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[70]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[71]-&gt;Oded2Odedtop</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="hard_model_rest~36^out_ded~72" instance="d_hard_slice_rest[0]" mode="default">
			<inputs>
				<port name="reset">d_hard_top.reset[0]-&gt;reset2resettop</port>
				<port name="A_cfg">d_hard_top.I_upper[0]-&gt;a2a d_hard_top.I_upper[29]-&gt;a2a d_hard_top.I_upper[2]-&gt;a2a d_hard_top.I_upper[13]-&gt;a2a d_hard_top.I_upper[3]-&gt;a2a d_hard_top.I_upper[28]-&gt;a2a d_hard_top.I_upper[6]-&gt;a2a d_hard_top.I_upper[27]-&gt;a2a d_hard_top.I_upper[7]-&gt;a2a d_hard_top.I_upper[5]-&gt;a2a d_hard_top.I_upper[8]-&gt;a2a d_hard_top.I_upper[12]-&gt;a2a d_hard_top.I_upper[14]-&gt;a2a d_hard_top.I_upper[26]-&gt;a2a d_hard_top.I_upper[15]-&gt;a2a d_hard_top.I_upper[25]-&gt;a2a d_hard_top.I_upper[16]-&gt;a2a d_hard_top.I_upper[11]-&gt;a2a d_hard_top.I_upper[17]-&gt;a2a d_hard_top.I_upper[24]-&gt;a2a d_hard_top.I_upper[18]-&gt;a2a d_hard_top.I_upper[23]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[1]-&gt;a2a d_hard_top.I_upper[30]-&gt;a2a d_hard_top.I_upper[4]-&gt;a2a d_hard_top.I_upper[31]-&gt;a2a d_hard_top.I_upper[10]-&gt;a2a d_hard_top.I_upper[32]-&gt;a2a d_hard_top.I_upper[22]-&gt;a2a d_hard_top.I_upper[33]-&gt;a2a d_hard_top.I_upper[21]-&gt;a2a d_hard_top.I_upper[34]-&gt;a2a d_hard_top.I_upper[9]-&gt;a2a d_hard_top.I_upper[35]-&gt;a2a d_hard_top.I_upper[20]-&gt;a2a</port>
				<port name="B_cfg">d_hard_top.I_lower[6]-&gt;b2b d_hard_top.I_lower[35]-&gt;b2b d_hard_top.I_lower[7]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[8]-&gt;b2b d_hard_top.I_lower[24]-&gt;b2b d_hard_top.I_lower[5]-&gt;b2b d_hard_top.I_lower[23]-&gt;b2b d_hard_top.I_lower[4]-&gt;b2b d_hard_top.I_lower[22]-&gt;b2b d_hard_top.I_lower[3]-&gt;b2b d_hard_top.I_lower[21]-&gt;b2b d_hard_top.I_lower[2]-&gt;b2b d_hard_top.I_lower[20]-&gt;b2b d_hard_top.I_lower[1]-&gt;b2b d_hard_top.I_lower[19]-&gt;b2b d_hard_top.I_lower[0]-&gt;b2b d_hard_top.I_lower[18]-&gt;b2b d_hard_top.I_lower[34]-&gt;b2b d_hard_top.I_lower[17]-&gt;b2b d_hard_top.I_lower[33]-&gt;b2b d_hard_top.I_lower[16]-&gt;b2b d_hard_top.I_lower[32]-&gt;b2b d_hard_top.I_lower[15]-&gt;b2b d_hard_top.I_lower[31]-&gt;b2b d_hard_top.I_lower[14]-&gt;b2b d_hard_top.I_lower[30]-&gt;b2b d_hard_top.I_lower[13]-&gt;b2b d_hard_top.I_lower[29]-&gt;b2b d_hard_top.I_lower[12]-&gt;b2b d_hard_top.I_lower[28]-&gt;b2b d_hard_top.I_lower[11]-&gt;b2b d_hard_top.I_lower[26]-&gt;b2b d_hard_top.I_lower[10]-&gt;b2b d_hard_top.I_lower[27]-&gt;b2b d_hard_top.I_lower[9]-&gt;b2b</port>
				<port name="I_ded">d_hard_top.I_ded[0]-&gt;Ided2Idedtop d_hard_top.I_ded[1]-&gt;Ided2Idedtop d_hard_top.I_ded[2]-&gt;Ided2Idedtop d_hard_top.I_ded[3]-&gt;Ided2Idedtop d_hard_top.I_ded[4]-&gt;Ided2Idedtop d_hard_top.I_ded[5]-&gt;Ided2Idedtop d_hard_top.I_ded[6]-&gt;Ided2Idedtop d_hard_top.I_ded[7]-&gt;Ided2Idedtop d_hard_top.I_ded[8]-&gt;Ided2Idedtop d_hard_top.I_ded[9]-&gt;Ided2Idedtop d_hard_top.I_ded[10]-&gt;Ided2Idedtop d_hard_top.I_ded[11]-&gt;Ided2Idedtop d_hard_top.I_ded[12]-&gt;Ided2Idedtop d_hard_top.I_ded[13]-&gt;Ided2Idedtop d_hard_top.I_ded[14]-&gt;Ided2Idedtop d_hard_top.I_ded[15]-&gt;Ided2Idedtop d_hard_top.I_ded[16]-&gt;Ided2Idedtop d_hard_top.I_ded[17]-&gt;Ided2Idedtop d_hard_top.I_ded[18]-&gt;Ided2Idedtop d_hard_top.I_ded[19]-&gt;Ided2Idedtop d_hard_top.I_ded[20]-&gt;Ided2Idedtop d_hard_top.I_ded[21]-&gt;Ided2Idedtop d_hard_top.I_ded[22]-&gt;Ided2Idedtop d_hard_top.I_ded[23]-&gt;Ided2Idedtop d_hard_top.I_ded[24]-&gt;Ided2Idedtop d_hard_top.I_ded[25]-&gt;Ided2Idedtop d_hard_top.I_ded[26]-&gt;Ided2Idedtop d_hard_top.I_ded[27]-&gt;Ided2Idedtop d_hard_top.I_ded[28]-&gt;Ided2Idedtop d_hard_top.I_ded[29]-&gt;Ided2Idedtop d_hard_top.I_ded[30]-&gt;Ided2Idedtop d_hard_top.I_ded[31]-&gt;Ided2Idedtop d_hard_top.I_ded[32]-&gt;Ided2Idedtop d_hard_top.I_ded[33]-&gt;Ided2Idedtop d_hard_top.I_ded[34]-&gt;Ided2Idedtop d_hard_top.I_ded[35]-&gt;Ided2Idedtop d_hard_top.I_ded[36]-&gt;Ided2Idedtop d_hard_top.I_ded[37]-&gt;Ided2Idedtop d_hard_top.I_ded[38]-&gt;Ided2Idedtop d_hard_top.I_ded[39]-&gt;Ided2Idedtop d_hard_top.I_ded[40]-&gt;Ided2Idedtop d_hard_top.I_ded[41]-&gt;Ided2Idedtop d_hard_top.I_ded[42]-&gt;Ided2Idedtop d_hard_top.I_ded[43]-&gt;Ided2Idedtop d_hard_top.I_ded[44]-&gt;Ided2Idedtop d_hard_top.I_ded[45]-&gt;Ided2Idedtop d_hard_top.I_ded[46]-&gt;Ided2Idedtop d_hard_top.I_ded[47]-&gt;Ided2Idedtop d_hard_top.I_ded[48]-&gt;Ided2Idedtop d_hard_top.I_ded[49]-&gt;Ided2Idedtop d_hard_top.I_ded[50]-&gt;Ided2Idedtop d_hard_top.I_ded[51]-&gt;Ided2Idedtop d_hard_top.I_ded[52]-&gt;Ided2Idedtop d_hard_top.I_ded[53]-&gt;Ided2Idedtop d_hard_top.I_ded[54]-&gt;Ided2Idedtop d_hard_top.I_ded[55]-&gt;Ided2Idedtop d_hard_top.I_ded[56]-&gt;Ided2Idedtop d_hard_top.I_ded[57]-&gt;Ided2Idedtop d_hard_top.I_ded[58]-&gt;Ided2Idedtop d_hard_top.I_ded[59]-&gt;Ided2Idedtop d_hard_top.I_ded[60]-&gt;Ided2Idedtop d_hard_top.I_ded[61]-&gt;Ided2Idedtop d_hard_top.I_ded[62]-&gt;Ided2Idedtop d_hard_top.I_ded[63]-&gt;Ided2Idedtop d_hard_top.I_ded[64]-&gt;Ided2Idedtop d_hard_top.I_ded[65]-&gt;Ided2Idedtop d_hard_top.I_ded[66]-&gt;Ided2Idedtop d_hard_top.I_ded[67]-&gt;Ided2Idedtop d_hard_top.I_ded[68]-&gt;Ided2Idedtop d_hard_top.I_ded[69]-&gt;Ided2Idedtop d_hard_top.I_ded[70]-&gt;Ided2Idedtop d_hard_top.I_ded[71]-&gt;Ided2Idedtop</port>
			</inputs>
			<outputs>
				<port name="OUT_cfg">d_hard[0].out[0]-&gt;out2out d_hard[0].out[1]-&gt;out2out d_hard[0].out[2]-&gt;out2out d_hard[0].out[3]-&gt;out2out d_hard[0].out[4]-&gt;out2out d_hard[0].out[5]-&gt;out2out d_hard[0].out[6]-&gt;out2out d_hard[0].out[7]-&gt;out2out d_hard[0].out[8]-&gt;out2out d_hard[0].out[9]-&gt;out2out d_hard[0].out[10]-&gt;out2out d_hard[0].out[11]-&gt;out2out d_hard[0].out[12]-&gt;out2out d_hard[0].out[13]-&gt;out2out d_hard[0].out[14]-&gt;out2out d_hard[0].out[15]-&gt;out2out d_hard[0].out[16]-&gt;out2out d_hard[0].out[17]-&gt;out2out d_hard[0].out[18]-&gt;out2out d_hard[0].out[19]-&gt;out2out d_hard[0].out[20]-&gt;out2out d_hard[0].out[21]-&gt;out2out d_hard[0].out[22]-&gt;out2out d_hard[0].out[23]-&gt;out2out d_hard[0].out[24]-&gt;out2out d_hard[0].out[25]-&gt;out2out d_hard[0].out[26]-&gt;out2out d_hard[0].out[27]-&gt;out2out d_hard[0].out[28]-&gt;out2out d_hard[0].out[29]-&gt;out2out d_hard[0].out[30]-&gt;out2out d_hard[0].out[31]-&gt;out2out d_hard[0].out[32]-&gt;out2out d_hard[0].out[33]-&gt;out2out d_hard[0].out[34]-&gt;out2out d_hard[0].out[35]-&gt;out2out d_hard[0].out[36]-&gt;out2out d_hard[0].out[37]-&gt;out2out d_hard[0].out[38]-&gt;out2out d_hard[0].out[39]-&gt;out2out d_hard[0].out[40]-&gt;out2out d_hard[0].out[41]-&gt;out2out d_hard[0].out[42]-&gt;out2out d_hard[0].out[43]-&gt;out2out d_hard[0].out[44]-&gt;out2out d_hard[0].out[45]-&gt;out2out d_hard[0].out[46]-&gt;out2out d_hard[0].out[47]-&gt;out2out d_hard[0].out[48]-&gt;out2out d_hard[0].out[49]-&gt;out2out d_hard[0].out[50]-&gt;out2out d_hard[0].out[51]-&gt;out2out d_hard[0].out[52]-&gt;out2out d_hard[0].out[53]-&gt;out2out d_hard[0].out[54]-&gt;out2out d_hard[0].out[55]-&gt;out2out d_hard[0].out[56]-&gt;out2out d_hard[0].out[57]-&gt;out2out d_hard[0].out[58]-&gt;out2out d_hard[0].out[59]-&gt;out2out d_hard[0].out[60]-&gt;out2out d_hard[0].out[61]-&gt;out2out d_hard[0].out[62]-&gt;out2out d_hard[0].out[63]-&gt;out2out d_hard[0].out[64]-&gt;out2out d_hard[0].out[65]-&gt;out2out d_hard[0].out[66]-&gt;out2out d_hard[0].out[67]-&gt;out2out d_hard[0].out[68]-&gt;out2out d_hard[0].out[69]-&gt;out2out d_hard[0].out[70]-&gt;out2out d_hard[0].out[71]-&gt;out2out</port>
				<port name="O_ded">d_hard[0].out_ded[0]-&gt;Oded2Oded d_hard[0].out_ded[1]-&gt;Oded2Oded d_hard[0].out_ded[2]-&gt;Oded2Oded d_hard[0].out_ded[3]-&gt;Oded2Oded d_hard[0].out_ded[4]-&gt;Oded2Oded d_hard[0].out_ded[5]-&gt;Oded2Oded d_hard[0].out_ded[6]-&gt;Oded2Oded d_hard[0].out_ded[7]-&gt;Oded2Oded d_hard[0].out_ded[8]-&gt;Oded2Oded d_hard[0].out_ded[9]-&gt;Oded2Oded d_hard[0].out_ded[10]-&gt;Oded2Oded d_hard[0].out_ded[11]-&gt;Oded2Oded d_hard[0].out_ded[12]-&gt;Oded2Oded d_hard[0].out_ded[13]-&gt;Oded2Oded d_hard[0].out_ded[14]-&gt;Oded2Oded d_hard[0].out_ded[15]-&gt;Oded2Oded d_hard[0].out_ded[16]-&gt;Oded2Oded d_hard[0].out_ded[17]-&gt;Oded2Oded d_hard[0].out_ded[18]-&gt;Oded2Oded d_hard[0].out_ded[19]-&gt;Oded2Oded d_hard[0].out_ded[20]-&gt;Oded2Oded d_hard[0].out_ded[21]-&gt;Oded2Oded d_hard[0].out_ded[22]-&gt;Oded2Oded d_hard[0].out_ded[23]-&gt;Oded2Oded d_hard[0].out_ded[24]-&gt;Oded2Oded d_hard[0].out_ded[25]-&gt;Oded2Oded d_hard[0].out_ded[26]-&gt;Oded2Oded d_hard[0].out_ded[27]-&gt;Oded2Oded d_hard[0].out_ded[28]-&gt;Oded2Oded d_hard[0].out_ded[29]-&gt;Oded2Oded d_hard[0].out_ded[30]-&gt;Oded2Oded d_hard[0].out_ded[31]-&gt;Oded2Oded d_hard[0].out_ded[32]-&gt;Oded2Oded d_hard[0].out_ded[33]-&gt;Oded2Oded d_hard[0].out_ded[34]-&gt;Oded2Oded d_hard[0].out_ded[35]-&gt;Oded2Oded d_hard[0].out_ded[36]-&gt;Oded2Oded d_hard[0].out_ded[37]-&gt;Oded2Oded d_hard[0].out_ded[38]-&gt;Oded2Oded d_hard[0].out_ded[39]-&gt;Oded2Oded d_hard[0].out_ded[40]-&gt;Oded2Oded d_hard[0].out_ded[41]-&gt;Oded2Oded d_hard[0].out_ded[42]-&gt;Oded2Oded d_hard[0].out_ded[43]-&gt;Oded2Oded d_hard[0].out_ded[44]-&gt;Oded2Oded d_hard[0].out_ded[45]-&gt;Oded2Oded d_hard[0].out_ded[46]-&gt;Oded2Oded d_hard[0].out_ded[47]-&gt;Oded2Oded d_hard[0].out_ded[48]-&gt;Oded2Oded d_hard[0].out_ded[49]-&gt;Oded2Oded d_hard[0].out_ded[50]-&gt;Oded2Oded d_hard[0].out_ded[51]-&gt;Oded2Oded d_hard[0].out_ded[52]-&gt;Oded2Oded d_hard[0].out_ded[53]-&gt;Oded2Oded d_hard[0].out_ded[54]-&gt;Oded2Oded d_hard[0].out_ded[55]-&gt;Oded2Oded d_hard[0].out_ded[56]-&gt;Oded2Oded d_hard[0].out_ded[57]-&gt;Oded2Oded d_hard[0].out_ded[58]-&gt;Oded2Oded d_hard[0].out_ded[59]-&gt;Oded2Oded d_hard[0].out_ded[60]-&gt;Oded2Oded d_hard[0].out_ded[61]-&gt;Oded2Oded d_hard[0].out_ded[62]-&gt;Oded2Oded d_hard[0].out_ded[63]-&gt;Oded2Oded d_hard[0].out_ded[64]-&gt;Oded2Oded d_hard[0].out_ded[65]-&gt;Oded2Oded d_hard[0].out_ded[66]-&gt;Oded2Oded d_hard[0].out_ded[67]-&gt;Oded2Oded d_hard[0].out_ded[68]-&gt;Oded2Oded d_hard[0].out_ded[69]-&gt;Oded2Oded d_hard[0].out_ded[70]-&gt;Oded2Oded d_hard[0].out_ded[71]-&gt;Oded2Oded</port>
			</outputs>
			<clocks>
				<port name="clk">d_hard_top.clk[0]-&gt;clk2clktop</port>
			</clocks>
			<block name="hard_model_rest~36^out_ded~72" instance="d_hard[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="reset">d_hard_slice_rest.reset[0]-&gt;reset2reset</port>
					<port name="a">d_hard_slice_rest.A_cfg[0]-&gt;a2a d_hard_slice_rest.A_cfg[1]-&gt;a2a d_hard_slice_rest.A_cfg[2]-&gt;a2a d_hard_slice_rest.A_cfg[3]-&gt;a2a d_hard_slice_rest.A_cfg[4]-&gt;a2a d_hard_slice_rest.A_cfg[5]-&gt;a2a d_hard_slice_rest.A_cfg[6]-&gt;a2a d_hard_slice_rest.A_cfg[7]-&gt;a2a d_hard_slice_rest.A_cfg[8]-&gt;a2a d_hard_slice_rest.A_cfg[9]-&gt;a2a d_hard_slice_rest.A_cfg[10]-&gt;a2a d_hard_slice_rest.A_cfg[11]-&gt;a2a d_hard_slice_rest.A_cfg[12]-&gt;a2a d_hard_slice_rest.A_cfg[13]-&gt;a2a d_hard_slice_rest.A_cfg[14]-&gt;a2a d_hard_slice_rest.A_cfg[15]-&gt;a2a d_hard_slice_rest.A_cfg[16]-&gt;a2a d_hard_slice_rest.A_cfg[17]-&gt;a2a d_hard_slice_rest.A_cfg[18]-&gt;a2a d_hard_slice_rest.A_cfg[19]-&gt;a2a d_hard_slice_rest.A_cfg[20]-&gt;a2a d_hard_slice_rest.A_cfg[21]-&gt;a2a d_hard_slice_rest.A_cfg[22]-&gt;a2a d_hard_slice_rest.A_cfg[23]-&gt;a2a d_hard_slice_rest.A_cfg[24]-&gt;a2a d_hard_slice_rest.A_cfg[25]-&gt;a2a d_hard_slice_rest.A_cfg[26]-&gt;a2a d_hard_slice_rest.A_cfg[27]-&gt;a2a d_hard_slice_rest.A_cfg[28]-&gt;a2a d_hard_slice_rest.A_cfg[29]-&gt;a2a d_hard_slice_rest.A_cfg[30]-&gt;a2a d_hard_slice_rest.A_cfg[31]-&gt;a2a d_hard_slice_rest.A_cfg[32]-&gt;a2a d_hard_slice_rest.A_cfg[33]-&gt;a2a d_hard_slice_rest.A_cfg[34]-&gt;a2a d_hard_slice_rest.A_cfg[35]-&gt;a2a</port>
					<port name="b">d_hard_slice_rest.B_cfg[0]-&gt;b2b d_hard_slice_rest.B_cfg[1]-&gt;b2b d_hard_slice_rest.B_cfg[2]-&gt;b2b d_hard_slice_rest.B_cfg[3]-&gt;b2b d_hard_slice_rest.B_cfg[4]-&gt;b2b d_hard_slice_rest.B_cfg[5]-&gt;b2b d_hard_slice_rest.B_cfg[6]-&gt;b2b d_hard_slice_rest.B_cfg[7]-&gt;b2b d_hard_slice_rest.B_cfg[8]-&gt;b2b d_hard_slice_rest.B_cfg[9]-&gt;b2b d_hard_slice_rest.B_cfg[10]-&gt;b2b d_hard_slice_rest.B_cfg[11]-&gt;b2b d_hard_slice_rest.B_cfg[12]-&gt;b2b d_hard_slice_rest.B_cfg[13]-&gt;b2b d_hard_slice_rest.B_cfg[14]-&gt;b2b d_hard_slice_rest.B_cfg[15]-&gt;b2b d_hard_slice_rest.B_cfg[16]-&gt;b2b d_hard_slice_rest.B_cfg[17]-&gt;b2b d_hard_slice_rest.B_cfg[18]-&gt;b2b d_hard_slice_rest.B_cfg[19]-&gt;b2b d_hard_slice_rest.B_cfg[20]-&gt;b2b d_hard_slice_rest.B_cfg[21]-&gt;b2b d_hard_slice_rest.B_cfg[22]-&gt;b2b d_hard_slice_rest.B_cfg[23]-&gt;b2b d_hard_slice_rest.B_cfg[24]-&gt;b2b d_hard_slice_rest.B_cfg[25]-&gt;b2b d_hard_slice_rest.B_cfg[26]-&gt;b2b d_hard_slice_rest.B_cfg[27]-&gt;b2b d_hard_slice_rest.B_cfg[28]-&gt;b2b d_hard_slice_rest.B_cfg[29]-&gt;b2b d_hard_slice_rest.B_cfg[30]-&gt;b2b d_hard_slice_rest.B_cfg[31]-&gt;b2b d_hard_slice_rest.B_cfg[32]-&gt;b2b d_hard_slice_rest.B_cfg[33]-&gt;b2b d_hard_slice_rest.B_cfg[34]-&gt;b2b d_hard_slice_rest.B_cfg[35]-&gt;b2b</port>
					<port name="ab_ded">d_hard_slice_rest.I_ded[0]-&gt;Ided2Ided d_hard_slice_rest.I_ded[1]-&gt;Ided2Ided d_hard_slice_rest.I_ded[2]-&gt;Ided2Ided d_hard_slice_rest.I_ded[3]-&gt;Ided2Ided d_hard_slice_rest.I_ded[4]-&gt;Ided2Ided d_hard_slice_rest.I_ded[5]-&gt;Ided2Ided d_hard_slice_rest.I_ded[6]-&gt;Ided2Ided d_hard_slice_rest.I_ded[7]-&gt;Ided2Ided d_hard_slice_rest.I_ded[8]-&gt;Ided2Ided d_hard_slice_rest.I_ded[9]-&gt;Ided2Ided d_hard_slice_rest.I_ded[10]-&gt;Ided2Ided d_hard_slice_rest.I_ded[11]-&gt;Ided2Ided d_hard_slice_rest.I_ded[12]-&gt;Ided2Ided d_hard_slice_rest.I_ded[13]-&gt;Ided2Ided d_hard_slice_rest.I_ded[14]-&gt;Ided2Ided d_hard_slice_rest.I_ded[15]-&gt;Ided2Ided d_hard_slice_rest.I_ded[16]-&gt;Ided2Ided d_hard_slice_rest.I_ded[17]-&gt;Ided2Ided d_hard_slice_rest.I_ded[18]-&gt;Ided2Ided d_hard_slice_rest.I_ded[19]-&gt;Ided2Ided d_hard_slice_rest.I_ded[20]-&gt;Ided2Ided d_hard_slice_rest.I_ded[21]-&gt;Ided2Ided d_hard_slice_rest.I_ded[22]-&gt;Ided2Ided d_hard_slice_rest.I_ded[23]-&gt;Ided2Ided d_hard_slice_rest.I_ded[24]-&gt;Ided2Ided d_hard_slice_rest.I_ded[25]-&gt;Ided2Ided d_hard_slice_rest.I_ded[26]-&gt;Ided2Ided d_hard_slice_rest.I_ded[27]-&gt;Ided2Ided d_hard_slice_rest.I_ded[28]-&gt;Ided2Ided d_hard_slice_rest.I_ded[29]-&gt;Ided2Ided d_hard_slice_rest.I_ded[30]-&gt;Ided2Ided d_hard_slice_rest.I_ded[31]-&gt;Ided2Ided d_hard_slice_rest.I_ded[32]-&gt;Ided2Ided d_hard_slice_rest.I_ded[33]-&gt;Ided2Ided d_hard_slice_rest.I_ded[34]-&gt;Ided2Ided d_hard_slice_rest.I_ded[35]-&gt;Ided2Ided d_hard_slice_rest.I_ded[36]-&gt;Ided2Ided d_hard_slice_rest.I_ded[37]-&gt;Ided2Ided d_hard_slice_rest.I_ded[38]-&gt;Ided2Ided d_hard_slice_rest.I_ded[39]-&gt;Ided2Ided d_hard_slice_rest.I_ded[40]-&gt;Ided2Ided d_hard_slice_rest.I_ded[41]-&gt;Ided2Ided d_hard_slice_rest.I_ded[42]-&gt;Ided2Ided d_hard_slice_rest.I_ded[43]-&gt;Ided2Ided d_hard_slice_rest.I_ded[44]-&gt;Ided2Ided d_hard_slice_rest.I_ded[45]-&gt;Ided2Ided d_hard_slice_rest.I_ded[46]-&gt;Ided2Ided d_hard_slice_rest.I_ded[47]-&gt;Ided2Ided d_hard_slice_rest.I_ded[48]-&gt;Ided2Ided d_hard_slice_rest.I_ded[49]-&gt;Ided2Ided d_hard_slice_rest.I_ded[50]-&gt;Ided2Ided d_hard_slice_rest.I_ded[51]-&gt;Ided2Ided d_hard_slice_rest.I_ded[52]-&gt;Ided2Ided d_hard_slice_rest.I_ded[53]-&gt;Ided2Ided d_hard_slice_rest.I_ded[54]-&gt;Ided2Ided d_hard_slice_rest.I_ded[55]-&gt;Ided2Ided d_hard_slice_rest.I_ded[56]-&gt;Ided2Ided d_hard_slice_rest.I_ded[57]-&gt;Ided2Ided d_hard_slice_rest.I_ded[58]-&gt;Ided2Ided d_hard_slice_rest.I_ded[59]-&gt;Ided2Ided d_hard_slice_rest.I_ded[60]-&gt;Ided2Ided d_hard_slice_rest.I_ded[61]-&gt;Ided2Ided d_hard_slice_rest.I_ded[62]-&gt;Ided2Ided d_hard_slice_rest.I_ded[63]-&gt;Ided2Ided d_hard_slice_rest.I_ded[64]-&gt;Ided2Ided d_hard_slice_rest.I_ded[65]-&gt;Ided2Ided d_hard_slice_rest.I_ded[66]-&gt;Ided2Ided d_hard_slice_rest.I_ded[67]-&gt;Ided2Ided d_hard_slice_rest.I_ded[68]-&gt;Ided2Ided d_hard_slice_rest.I_ded[69]-&gt;Ided2Ided d_hard_slice_rest.I_ded[70]-&gt;Ided2Ided d_hard_slice_rest.I_ded[71]-&gt;Ided2Ided</port>
				</inputs>
				<outputs>
					<port name="out">hard_model_rest~36^out~0 hard_model_rest~36^out~1 hard_model_rest~36^out~2 hard_model_rest~36^out~3 hard_model_rest~36^out~4 hard_model_rest~36^out~5 hard_model_rest~36^out~6 hard_model_rest~36^out~7 hard_model_rest~36^out~8 hard_model_rest~36^out~9 hard_model_rest~36^out~10 hard_model_rest~36^out~11 hard_model_rest~36^out~12 hard_model_rest~36^out~13 hard_model_rest~36^out~14 hard_model_rest~36^out~15 hard_model_rest~36^out~16 hard_model_rest~36^out~17 hard_model_rest~36^out~18 hard_model_rest~36^out~19 hard_model_rest~36^out~20 hard_model_rest~36^out~21 hard_model_rest~36^out~22 hard_model_rest~36^out~23 hard_model_rest~36^out~24 hard_model_rest~36^out~25 hard_model_rest~36^out~26 hard_model_rest~36^out~27 hard_model_rest~36^out~28 hard_model_rest~36^out~29 hard_model_rest~36^out~30 hard_model_rest~36^out~31 hard_model_rest~36^out~32 hard_model_rest~36^out~33 hard_model_rest~36^out~34 hard_model_rest~36^out~35 hard_model_rest~36^out~36 hard_model_rest~36^out~37 hard_model_rest~36^out~38 hard_model_rest~36^out~39 hard_model_rest~36^out~40 hard_model_rest~36^out~41 hard_model_rest~36^out~42 hard_model_rest~36^out~43 hard_model_rest~36^out~44 hard_model_rest~36^out~45 hard_model_rest~36^out~46 hard_model_rest~36^out~47 hard_model_rest~36^out~48 hard_model_rest~36^out~49 hard_model_rest~36^out~50 hard_model_rest~36^out~51 hard_model_rest~36^out~52 hard_model_rest~36^out~53 hard_model_rest~36^out~54 hard_model_rest~36^out~55 hard_model_rest~36^out~56 hard_model_rest~36^out~57 hard_model_rest~36^out~58 hard_model_rest~36^out~59 hard_model_rest~36^out~60 hard_model_rest~36^out~61 hard_model_rest~36^out~62 hard_model_rest~36^out~63 hard_model_rest~36^out~64 hard_model_rest~36^out~65 hard_model_rest~36^out~66 hard_model_rest~36^out~67 hard_model_rest~36^out~68 hard_model_rest~36^out~69 hard_model_rest~36^out~70 hard_model_rest~36^out~71</port>
					<port name="out_ded">hard_model_rest~36^out_ded~72 hard_model_rest~36^out_ded~73 hard_model_rest~36^out_ded~74 hard_model_rest~36^out_ded~75 hard_model_rest~36^out_ded~76 hard_model_rest~36^out_ded~77 hard_model_rest~36^out_ded~78 hard_model_rest~36^out_ded~79 hard_model_rest~36^out_ded~80 hard_model_rest~36^out_ded~81 hard_model_rest~36^out_ded~82 hard_model_rest~36^out_ded~83 hard_model_rest~36^out_ded~84 hard_model_rest~36^out_ded~85 hard_model_rest~36^out_ded~86 hard_model_rest~36^out_ded~87 hard_model_rest~36^out_ded~88 hard_model_rest~36^out_ded~89 hard_model_rest~36^out_ded~90 hard_model_rest~36^out_ded~91 hard_model_rest~36^out_ded~92 hard_model_rest~36^out_ded~93 hard_model_rest~36^out_ded~94 hard_model_rest~36^out_ded~95 hard_model_rest~36^out_ded~96 hard_model_rest~36^out_ded~97 hard_model_rest~36^out_ded~98 hard_model_rest~36^out_ded~99 hard_model_rest~36^out_ded~100 hard_model_rest~36^out_ded~101 hard_model_rest~36^out_ded~102 hard_model_rest~36^out_ded~103 hard_model_rest~36^out_ded~104 hard_model_rest~36^out_ded~105 hard_model_rest~36^out_ded~106 hard_model_rest~36^out_ded~107 hard_model_rest~36^out_ded~108 hard_model_rest~36^out_ded~109 hard_model_rest~36^out_ded~110 hard_model_rest~36^out_ded~111 hard_model_rest~36^out_ded~112 hard_model_rest~36^out_ded~113 hard_model_rest~36^out_ded~114 hard_model_rest~36^out_ded~115 hard_model_rest~36^out_ded~116 hard_model_rest~36^out_ded~117 hard_model_rest~36^out_ded~118 hard_model_rest~36^out_ded~119 hard_model_rest~36^out_ded~120 hard_model_rest~36^out_ded~121 hard_model_rest~36^out_ded~122 hard_model_rest~36^out_ded~123 hard_model_rest~36^out_ded~124 hard_model_rest~36^out_ded~125 hard_model_rest~36^out_ded~126 hard_model_rest~36^out_ded~127 hard_model_rest~36^out_ded~128 hard_model_rest~36^out_ded~129 hard_model_rest~36^out_ded~130 hard_model_rest~36^out_ded~131 hard_model_rest~36^out_ded~132 hard_model_rest~36^out_ded~133 hard_model_rest~36^out_ded~134 hard_model_rest~36^out_ded~135 hard_model_rest~36^out_ded~136 hard_model_rest~36^out_ded~137 hard_model_rest~36^out_ded~138 hard_model_rest~36^out_ded~139 hard_model_rest~36^out_ded~140 hard_model_rest~36^out_ded~141 hard_model_rest~36^out_ded~142 hard_model_rest~36^out_ded~143</port>
				</outputs>
				<clocks>
					<port name="clk">d_hard_slice_rest.clk[0]-&gt;clk2clk</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="hard_model_rest~39^out_ded~72" instance="d_hard_top[19]" mode="d_hard_mode_rest">
		<inputs>
			<port name="reset">reset</port>
			<port name="I_upper">n14476abc n14545abc n14482abc n14488abc n14551abc n14503abc n14494abc n14500abc n14506abc n14575abc n14557abc n14527abc n14509abc n14485abc n14512abc n14518abc n14524abc n14530abc n14536abc n14542abc n14581abc n14569abc n14563abc n14539abc n14533abc n14521abc n14515abc n14497abc n14491abc n14479abc n14548abc n14554abc n14560abc n14566abc n14572abc n14578abc</port>
			<port name="I_lower">n14414abc n14408abc n14402abc n14396abc n14390abc n14384abc n14366abc n14372abc n14378abc n14471abc n14465abc n14459abc n14453abc n14447abc n14441abc n14435abc n14429abc n14423abc n14417abc n14411abc n14405abc n14399abc n14393abc n14387abc n14381abc n14375abc n14462abc n14468abc n14456abc n14450abc n14444abc n14438abc n14432abc n14426abc n14420abc n14369abc</port>
			<port name="I_ded">hard_model_rest~36^out_ded~72 hard_model_rest~36^out_ded~73 hard_model_rest~36^out_ded~74 hard_model_rest~36^out_ded~75 hard_model_rest~36^out_ded~76 hard_model_rest~36^out_ded~77 hard_model_rest~36^out_ded~78 hard_model_rest~36^out_ded~79 hard_model_rest~36^out_ded~80 hard_model_rest~36^out_ded~81 hard_model_rest~36^out_ded~82 hard_model_rest~36^out_ded~83 hard_model_rest~36^out_ded~84 hard_model_rest~36^out_ded~85 hard_model_rest~36^out_ded~86 hard_model_rest~36^out_ded~87 hard_model_rest~36^out_ded~88 hard_model_rest~36^out_ded~89 hard_model_rest~36^out_ded~90 hard_model_rest~36^out_ded~91 hard_model_rest~36^out_ded~92 hard_model_rest~36^out_ded~93 hard_model_rest~36^out_ded~94 hard_model_rest~36^out_ded~95 hard_model_rest~36^out_ded~96 hard_model_rest~36^out_ded~97 hard_model_rest~36^out_ded~98 hard_model_rest~36^out_ded~99 hard_model_rest~36^out_ded~100 hard_model_rest~36^out_ded~101 hard_model_rest~36^out_ded~102 hard_model_rest~36^out_ded~103 hard_model_rest~36^out_ded~104 hard_model_rest~36^out_ded~105 hard_model_rest~36^out_ded~106 hard_model_rest~36^out_ded~107 hard_model_rest~36^out_ded~108 hard_model_rest~36^out_ded~109 hard_model_rest~36^out_ded~110 hard_model_rest~36^out_ded~111 hard_model_rest~36^out_ded~112 hard_model_rest~36^out_ded~113 hard_model_rest~36^out_ded~114 hard_model_rest~36^out_ded~115 hard_model_rest~36^out_ded~116 hard_model_rest~36^out_ded~117 hard_model_rest~36^out_ded~118 hard_model_rest~36^out_ded~119 hard_model_rest~36^out_ded~120 hard_model_rest~36^out_ded~121 hard_model_rest~36^out_ded~122 hard_model_rest~36^out_ded~123 hard_model_rest~36^out_ded~124 hard_model_rest~36^out_ded~125 hard_model_rest~36^out_ded~126 hard_model_rest~36^out_ded~127 hard_model_rest~36^out_ded~128 hard_model_rest~36^out_ded~129 hard_model_rest~36^out_ded~130 hard_model_rest~36^out_ded~131 hard_model_rest~36^out_ded~132 hard_model_rest~36^out_ded~133 hard_model_rest~36^out_ded~134 hard_model_rest~36^out_ded~135 hard_model_rest~36^out_ded~136 hard_model_rest~36^out_ded~137 hard_model_rest~36^out_ded~138 hard_model_rest~36^out_ded~139 hard_model_rest~36^out_ded~140 hard_model_rest~36^out_ded~141 hard_model_rest~36^out_ded~142 hard_model_rest~36^out_ded~143</port>
		</inputs>
		<outputs>
			<port name="out">d_hard_slice_rest[0].OUT_cfg[0]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[1]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[2]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[3]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[4]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[5]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[6]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[7]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[8]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[9]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[10]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[11]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[12]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[13]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[14]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[15]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[16]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[17]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[18]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[19]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[20]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[21]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[22]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[23]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[24]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[25]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[26]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[27]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[28]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[29]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[30]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[31]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[32]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[33]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[34]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[35]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[36]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[37]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[38]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[39]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[40]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[41]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[42]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[43]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[44]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[45]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[46]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[47]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[48]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[49]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[50]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[51]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[52]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[53]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[54]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[55]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[56]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[57]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[58]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[59]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[60]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[61]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[62]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[63]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[64]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[65]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[66]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[67]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[68]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[69]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[70]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[71]-&gt;out2out</port>
			<port name="O_ded">d_hard_slice_rest[0].O_ded[0]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[1]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[2]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[3]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[4]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[5]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[6]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[7]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[8]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[9]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[10]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[11]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[12]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[13]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[14]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[15]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[16]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[17]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[18]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[19]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[20]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[21]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[22]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[23]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[24]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[25]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[26]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[27]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[28]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[29]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[30]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[31]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[32]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[33]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[34]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[35]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[36]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[37]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[38]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[39]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[40]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[41]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[42]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[43]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[44]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[45]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[46]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[47]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[48]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[49]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[50]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[51]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[52]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[53]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[54]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[55]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[56]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[57]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[58]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[59]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[60]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[61]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[62]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[63]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[64]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[65]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[66]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[67]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[68]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[69]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[70]-&gt;Oded2Odedtop d_hard_slice_rest[0].O_ded[71]-&gt;Oded2Odedtop</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="hard_model_rest~39^out_ded~72" instance="d_hard_slice_rest[0]" mode="default">
			<inputs>
				<port name="reset">d_hard_top.reset[0]-&gt;reset2resettop</port>
				<port name="A_cfg">d_hard_top.I_upper[0]-&gt;a2a d_hard_top.I_upper[29]-&gt;a2a d_hard_top.I_upper[2]-&gt;a2a d_hard_top.I_upper[13]-&gt;a2a d_hard_top.I_upper[3]-&gt;a2a d_hard_top.I_upper[28]-&gt;a2a d_hard_top.I_upper[6]-&gt;a2a d_hard_top.I_upper[27]-&gt;a2a d_hard_top.I_upper[7]-&gt;a2a d_hard_top.I_upper[5]-&gt;a2a d_hard_top.I_upper[8]-&gt;a2a d_hard_top.I_upper[12]-&gt;a2a d_hard_top.I_upper[14]-&gt;a2a d_hard_top.I_upper[26]-&gt;a2a d_hard_top.I_upper[15]-&gt;a2a d_hard_top.I_upper[25]-&gt;a2a d_hard_top.I_upper[16]-&gt;a2a d_hard_top.I_upper[11]-&gt;a2a d_hard_top.I_upper[17]-&gt;a2a d_hard_top.I_upper[24]-&gt;a2a d_hard_top.I_upper[18]-&gt;a2a d_hard_top.I_upper[23]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[1]-&gt;a2a d_hard_top.I_upper[30]-&gt;a2a d_hard_top.I_upper[4]-&gt;a2a d_hard_top.I_upper[31]-&gt;a2a d_hard_top.I_upper[10]-&gt;a2a d_hard_top.I_upper[32]-&gt;a2a d_hard_top.I_upper[22]-&gt;a2a d_hard_top.I_upper[33]-&gt;a2a d_hard_top.I_upper[21]-&gt;a2a d_hard_top.I_upper[34]-&gt;a2a d_hard_top.I_upper[9]-&gt;a2a d_hard_top.I_upper[35]-&gt;a2a d_hard_top.I_upper[20]-&gt;a2a</port>
				<port name="B_cfg">d_hard_top.I_lower[6]-&gt;b2b d_hard_top.I_lower[35]-&gt;b2b d_hard_top.I_lower[7]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[8]-&gt;b2b d_hard_top.I_lower[24]-&gt;b2b d_hard_top.I_lower[5]-&gt;b2b d_hard_top.I_lower[23]-&gt;b2b d_hard_top.I_lower[4]-&gt;b2b d_hard_top.I_lower[22]-&gt;b2b d_hard_top.I_lower[3]-&gt;b2b d_hard_top.I_lower[21]-&gt;b2b d_hard_top.I_lower[2]-&gt;b2b d_hard_top.I_lower[20]-&gt;b2b d_hard_top.I_lower[1]-&gt;b2b d_hard_top.I_lower[19]-&gt;b2b d_hard_top.I_lower[0]-&gt;b2b d_hard_top.I_lower[18]-&gt;b2b d_hard_top.I_lower[34]-&gt;b2b d_hard_top.I_lower[17]-&gt;b2b d_hard_top.I_lower[33]-&gt;b2b d_hard_top.I_lower[16]-&gt;b2b d_hard_top.I_lower[32]-&gt;b2b d_hard_top.I_lower[15]-&gt;b2b d_hard_top.I_lower[31]-&gt;b2b d_hard_top.I_lower[14]-&gt;b2b d_hard_top.I_lower[30]-&gt;b2b d_hard_top.I_lower[13]-&gt;b2b d_hard_top.I_lower[29]-&gt;b2b d_hard_top.I_lower[12]-&gt;b2b d_hard_top.I_lower[28]-&gt;b2b d_hard_top.I_lower[11]-&gt;b2b d_hard_top.I_lower[26]-&gt;b2b d_hard_top.I_lower[10]-&gt;b2b d_hard_top.I_lower[27]-&gt;b2b d_hard_top.I_lower[9]-&gt;b2b</port>
				<port name="I_ded">d_hard_top.I_ded[0]-&gt;Ided2Idedtop d_hard_top.I_ded[1]-&gt;Ided2Idedtop d_hard_top.I_ded[2]-&gt;Ided2Idedtop d_hard_top.I_ded[3]-&gt;Ided2Idedtop d_hard_top.I_ded[4]-&gt;Ided2Idedtop d_hard_top.I_ded[5]-&gt;Ided2Idedtop d_hard_top.I_ded[6]-&gt;Ided2Idedtop d_hard_top.I_ded[7]-&gt;Ided2Idedtop d_hard_top.I_ded[8]-&gt;Ided2Idedtop d_hard_top.I_ded[9]-&gt;Ided2Idedtop d_hard_top.I_ded[10]-&gt;Ided2Idedtop d_hard_top.I_ded[11]-&gt;Ided2Idedtop d_hard_top.I_ded[12]-&gt;Ided2Idedtop d_hard_top.I_ded[13]-&gt;Ided2Idedtop d_hard_top.I_ded[14]-&gt;Ided2Idedtop d_hard_top.I_ded[15]-&gt;Ided2Idedtop d_hard_top.I_ded[16]-&gt;Ided2Idedtop d_hard_top.I_ded[17]-&gt;Ided2Idedtop d_hard_top.I_ded[18]-&gt;Ided2Idedtop d_hard_top.I_ded[19]-&gt;Ided2Idedtop d_hard_top.I_ded[20]-&gt;Ided2Idedtop d_hard_top.I_ded[21]-&gt;Ided2Idedtop d_hard_top.I_ded[22]-&gt;Ided2Idedtop d_hard_top.I_ded[23]-&gt;Ided2Idedtop d_hard_top.I_ded[24]-&gt;Ided2Idedtop d_hard_top.I_ded[25]-&gt;Ided2Idedtop d_hard_top.I_ded[26]-&gt;Ided2Idedtop d_hard_top.I_ded[27]-&gt;Ided2Idedtop d_hard_top.I_ded[28]-&gt;Ided2Idedtop d_hard_top.I_ded[29]-&gt;Ided2Idedtop d_hard_top.I_ded[30]-&gt;Ided2Idedtop d_hard_top.I_ded[31]-&gt;Ided2Idedtop d_hard_top.I_ded[32]-&gt;Ided2Idedtop d_hard_top.I_ded[33]-&gt;Ided2Idedtop d_hard_top.I_ded[34]-&gt;Ided2Idedtop d_hard_top.I_ded[35]-&gt;Ided2Idedtop d_hard_top.I_ded[36]-&gt;Ided2Idedtop d_hard_top.I_ded[37]-&gt;Ided2Idedtop d_hard_top.I_ded[38]-&gt;Ided2Idedtop d_hard_top.I_ded[39]-&gt;Ided2Idedtop d_hard_top.I_ded[40]-&gt;Ided2Idedtop d_hard_top.I_ded[41]-&gt;Ided2Idedtop d_hard_top.I_ded[42]-&gt;Ided2Idedtop d_hard_top.I_ded[43]-&gt;Ided2Idedtop d_hard_top.I_ded[44]-&gt;Ided2Idedtop d_hard_top.I_ded[45]-&gt;Ided2Idedtop d_hard_top.I_ded[46]-&gt;Ided2Idedtop d_hard_top.I_ded[47]-&gt;Ided2Idedtop d_hard_top.I_ded[48]-&gt;Ided2Idedtop d_hard_top.I_ded[49]-&gt;Ided2Idedtop d_hard_top.I_ded[50]-&gt;Ided2Idedtop d_hard_top.I_ded[51]-&gt;Ided2Idedtop d_hard_top.I_ded[52]-&gt;Ided2Idedtop d_hard_top.I_ded[53]-&gt;Ided2Idedtop d_hard_top.I_ded[54]-&gt;Ided2Idedtop d_hard_top.I_ded[55]-&gt;Ided2Idedtop d_hard_top.I_ded[56]-&gt;Ided2Idedtop d_hard_top.I_ded[57]-&gt;Ided2Idedtop d_hard_top.I_ded[58]-&gt;Ided2Idedtop d_hard_top.I_ded[59]-&gt;Ided2Idedtop d_hard_top.I_ded[60]-&gt;Ided2Idedtop d_hard_top.I_ded[61]-&gt;Ided2Idedtop d_hard_top.I_ded[62]-&gt;Ided2Idedtop d_hard_top.I_ded[63]-&gt;Ided2Idedtop d_hard_top.I_ded[64]-&gt;Ided2Idedtop d_hard_top.I_ded[65]-&gt;Ided2Idedtop d_hard_top.I_ded[66]-&gt;Ided2Idedtop d_hard_top.I_ded[67]-&gt;Ided2Idedtop d_hard_top.I_ded[68]-&gt;Ided2Idedtop d_hard_top.I_ded[69]-&gt;Ided2Idedtop d_hard_top.I_ded[70]-&gt;Ided2Idedtop d_hard_top.I_ded[71]-&gt;Ided2Idedtop</port>
			</inputs>
			<outputs>
				<port name="OUT_cfg">d_hard[0].out[0]-&gt;out2out d_hard[0].out[1]-&gt;out2out d_hard[0].out[2]-&gt;out2out d_hard[0].out[3]-&gt;out2out d_hard[0].out[4]-&gt;out2out d_hard[0].out[5]-&gt;out2out d_hard[0].out[6]-&gt;out2out d_hard[0].out[7]-&gt;out2out d_hard[0].out[8]-&gt;out2out d_hard[0].out[9]-&gt;out2out d_hard[0].out[10]-&gt;out2out d_hard[0].out[11]-&gt;out2out d_hard[0].out[12]-&gt;out2out d_hard[0].out[13]-&gt;out2out d_hard[0].out[14]-&gt;out2out d_hard[0].out[15]-&gt;out2out d_hard[0].out[16]-&gt;out2out d_hard[0].out[17]-&gt;out2out d_hard[0].out[18]-&gt;out2out d_hard[0].out[19]-&gt;out2out d_hard[0].out[20]-&gt;out2out d_hard[0].out[21]-&gt;out2out d_hard[0].out[22]-&gt;out2out d_hard[0].out[23]-&gt;out2out d_hard[0].out[24]-&gt;out2out d_hard[0].out[25]-&gt;out2out d_hard[0].out[26]-&gt;out2out d_hard[0].out[27]-&gt;out2out d_hard[0].out[28]-&gt;out2out d_hard[0].out[29]-&gt;out2out d_hard[0].out[30]-&gt;out2out d_hard[0].out[31]-&gt;out2out d_hard[0].out[32]-&gt;out2out d_hard[0].out[33]-&gt;out2out d_hard[0].out[34]-&gt;out2out d_hard[0].out[35]-&gt;out2out d_hard[0].out[36]-&gt;out2out d_hard[0].out[37]-&gt;out2out d_hard[0].out[38]-&gt;out2out d_hard[0].out[39]-&gt;out2out d_hard[0].out[40]-&gt;out2out d_hard[0].out[41]-&gt;out2out d_hard[0].out[42]-&gt;out2out d_hard[0].out[43]-&gt;out2out d_hard[0].out[44]-&gt;out2out d_hard[0].out[45]-&gt;out2out d_hard[0].out[46]-&gt;out2out d_hard[0].out[47]-&gt;out2out d_hard[0].out[48]-&gt;out2out d_hard[0].out[49]-&gt;out2out d_hard[0].out[50]-&gt;out2out d_hard[0].out[51]-&gt;out2out d_hard[0].out[52]-&gt;out2out d_hard[0].out[53]-&gt;out2out d_hard[0].out[54]-&gt;out2out d_hard[0].out[55]-&gt;out2out d_hard[0].out[56]-&gt;out2out d_hard[0].out[57]-&gt;out2out d_hard[0].out[58]-&gt;out2out d_hard[0].out[59]-&gt;out2out d_hard[0].out[60]-&gt;out2out d_hard[0].out[61]-&gt;out2out d_hard[0].out[62]-&gt;out2out d_hard[0].out[63]-&gt;out2out d_hard[0].out[64]-&gt;out2out d_hard[0].out[65]-&gt;out2out d_hard[0].out[66]-&gt;out2out d_hard[0].out[67]-&gt;out2out d_hard[0].out[68]-&gt;out2out d_hard[0].out[69]-&gt;out2out d_hard[0].out[70]-&gt;out2out d_hard[0].out[71]-&gt;out2out</port>
				<port name="O_ded">d_hard[0].out_ded[0]-&gt;Oded2Oded d_hard[0].out_ded[1]-&gt;Oded2Oded d_hard[0].out_ded[2]-&gt;Oded2Oded d_hard[0].out_ded[3]-&gt;Oded2Oded d_hard[0].out_ded[4]-&gt;Oded2Oded d_hard[0].out_ded[5]-&gt;Oded2Oded d_hard[0].out_ded[6]-&gt;Oded2Oded d_hard[0].out_ded[7]-&gt;Oded2Oded d_hard[0].out_ded[8]-&gt;Oded2Oded d_hard[0].out_ded[9]-&gt;Oded2Oded d_hard[0].out_ded[10]-&gt;Oded2Oded d_hard[0].out_ded[11]-&gt;Oded2Oded d_hard[0].out_ded[12]-&gt;Oded2Oded d_hard[0].out_ded[13]-&gt;Oded2Oded d_hard[0].out_ded[14]-&gt;Oded2Oded d_hard[0].out_ded[15]-&gt;Oded2Oded d_hard[0].out_ded[16]-&gt;Oded2Oded d_hard[0].out_ded[17]-&gt;Oded2Oded d_hard[0].out_ded[18]-&gt;Oded2Oded d_hard[0].out_ded[19]-&gt;Oded2Oded d_hard[0].out_ded[20]-&gt;Oded2Oded d_hard[0].out_ded[21]-&gt;Oded2Oded d_hard[0].out_ded[22]-&gt;Oded2Oded d_hard[0].out_ded[23]-&gt;Oded2Oded d_hard[0].out_ded[24]-&gt;Oded2Oded d_hard[0].out_ded[25]-&gt;Oded2Oded d_hard[0].out_ded[26]-&gt;Oded2Oded d_hard[0].out_ded[27]-&gt;Oded2Oded d_hard[0].out_ded[28]-&gt;Oded2Oded d_hard[0].out_ded[29]-&gt;Oded2Oded d_hard[0].out_ded[30]-&gt;Oded2Oded d_hard[0].out_ded[31]-&gt;Oded2Oded d_hard[0].out_ded[32]-&gt;Oded2Oded d_hard[0].out_ded[33]-&gt;Oded2Oded d_hard[0].out_ded[34]-&gt;Oded2Oded d_hard[0].out_ded[35]-&gt;Oded2Oded d_hard[0].out_ded[36]-&gt;Oded2Oded d_hard[0].out_ded[37]-&gt;Oded2Oded d_hard[0].out_ded[38]-&gt;Oded2Oded d_hard[0].out_ded[39]-&gt;Oded2Oded d_hard[0].out_ded[40]-&gt;Oded2Oded d_hard[0].out_ded[41]-&gt;Oded2Oded d_hard[0].out_ded[42]-&gt;Oded2Oded d_hard[0].out_ded[43]-&gt;Oded2Oded d_hard[0].out_ded[44]-&gt;Oded2Oded d_hard[0].out_ded[45]-&gt;Oded2Oded d_hard[0].out_ded[46]-&gt;Oded2Oded d_hard[0].out_ded[47]-&gt;Oded2Oded d_hard[0].out_ded[48]-&gt;Oded2Oded d_hard[0].out_ded[49]-&gt;Oded2Oded d_hard[0].out_ded[50]-&gt;Oded2Oded d_hard[0].out_ded[51]-&gt;Oded2Oded d_hard[0].out_ded[52]-&gt;Oded2Oded d_hard[0].out_ded[53]-&gt;Oded2Oded d_hard[0].out_ded[54]-&gt;Oded2Oded d_hard[0].out_ded[55]-&gt;Oded2Oded d_hard[0].out_ded[56]-&gt;Oded2Oded d_hard[0].out_ded[57]-&gt;Oded2Oded d_hard[0].out_ded[58]-&gt;Oded2Oded d_hard[0].out_ded[59]-&gt;Oded2Oded d_hard[0].out_ded[60]-&gt;Oded2Oded d_hard[0].out_ded[61]-&gt;Oded2Oded d_hard[0].out_ded[62]-&gt;Oded2Oded d_hard[0].out_ded[63]-&gt;Oded2Oded d_hard[0].out_ded[64]-&gt;Oded2Oded d_hard[0].out_ded[65]-&gt;Oded2Oded d_hard[0].out_ded[66]-&gt;Oded2Oded d_hard[0].out_ded[67]-&gt;Oded2Oded d_hard[0].out_ded[68]-&gt;Oded2Oded d_hard[0].out_ded[69]-&gt;Oded2Oded d_hard[0].out_ded[70]-&gt;Oded2Oded d_hard[0].out_ded[71]-&gt;Oded2Oded</port>
			</outputs>
			<clocks>
				<port name="clk">d_hard_top.clk[0]-&gt;clk2clktop</port>
			</clocks>
			<block name="hard_model_rest~39^out_ded~72" instance="d_hard[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="reset">d_hard_slice_rest.reset[0]-&gt;reset2reset</port>
					<port name="a">d_hard_slice_rest.A_cfg[0]-&gt;a2a d_hard_slice_rest.A_cfg[1]-&gt;a2a d_hard_slice_rest.A_cfg[2]-&gt;a2a d_hard_slice_rest.A_cfg[3]-&gt;a2a d_hard_slice_rest.A_cfg[4]-&gt;a2a d_hard_slice_rest.A_cfg[5]-&gt;a2a d_hard_slice_rest.A_cfg[6]-&gt;a2a d_hard_slice_rest.A_cfg[7]-&gt;a2a d_hard_slice_rest.A_cfg[8]-&gt;a2a d_hard_slice_rest.A_cfg[9]-&gt;a2a d_hard_slice_rest.A_cfg[10]-&gt;a2a d_hard_slice_rest.A_cfg[11]-&gt;a2a d_hard_slice_rest.A_cfg[12]-&gt;a2a d_hard_slice_rest.A_cfg[13]-&gt;a2a d_hard_slice_rest.A_cfg[14]-&gt;a2a d_hard_slice_rest.A_cfg[15]-&gt;a2a d_hard_slice_rest.A_cfg[16]-&gt;a2a d_hard_slice_rest.A_cfg[17]-&gt;a2a d_hard_slice_rest.A_cfg[18]-&gt;a2a d_hard_slice_rest.A_cfg[19]-&gt;a2a d_hard_slice_rest.A_cfg[20]-&gt;a2a d_hard_slice_rest.A_cfg[21]-&gt;a2a d_hard_slice_rest.A_cfg[22]-&gt;a2a d_hard_slice_rest.A_cfg[23]-&gt;a2a d_hard_slice_rest.A_cfg[24]-&gt;a2a d_hard_slice_rest.A_cfg[25]-&gt;a2a d_hard_slice_rest.A_cfg[26]-&gt;a2a d_hard_slice_rest.A_cfg[27]-&gt;a2a d_hard_slice_rest.A_cfg[28]-&gt;a2a d_hard_slice_rest.A_cfg[29]-&gt;a2a d_hard_slice_rest.A_cfg[30]-&gt;a2a d_hard_slice_rest.A_cfg[31]-&gt;a2a d_hard_slice_rest.A_cfg[32]-&gt;a2a d_hard_slice_rest.A_cfg[33]-&gt;a2a d_hard_slice_rest.A_cfg[34]-&gt;a2a d_hard_slice_rest.A_cfg[35]-&gt;a2a</port>
					<port name="b">d_hard_slice_rest.B_cfg[0]-&gt;b2b d_hard_slice_rest.B_cfg[1]-&gt;b2b d_hard_slice_rest.B_cfg[2]-&gt;b2b d_hard_slice_rest.B_cfg[3]-&gt;b2b d_hard_slice_rest.B_cfg[4]-&gt;b2b d_hard_slice_rest.B_cfg[5]-&gt;b2b d_hard_slice_rest.B_cfg[6]-&gt;b2b d_hard_slice_rest.B_cfg[7]-&gt;b2b d_hard_slice_rest.B_cfg[8]-&gt;b2b d_hard_slice_rest.B_cfg[9]-&gt;b2b d_hard_slice_rest.B_cfg[10]-&gt;b2b d_hard_slice_rest.B_cfg[11]-&gt;b2b d_hard_slice_rest.B_cfg[12]-&gt;b2b d_hard_slice_rest.B_cfg[13]-&gt;b2b d_hard_slice_rest.B_cfg[14]-&gt;b2b d_hard_slice_rest.B_cfg[15]-&gt;b2b d_hard_slice_rest.B_cfg[16]-&gt;b2b d_hard_slice_rest.B_cfg[17]-&gt;b2b d_hard_slice_rest.B_cfg[18]-&gt;b2b d_hard_slice_rest.B_cfg[19]-&gt;b2b d_hard_slice_rest.B_cfg[20]-&gt;b2b d_hard_slice_rest.B_cfg[21]-&gt;b2b d_hard_slice_rest.B_cfg[22]-&gt;b2b d_hard_slice_rest.B_cfg[23]-&gt;b2b d_hard_slice_rest.B_cfg[24]-&gt;b2b d_hard_slice_rest.B_cfg[25]-&gt;b2b d_hard_slice_rest.B_cfg[26]-&gt;b2b d_hard_slice_rest.B_cfg[27]-&gt;b2b d_hard_slice_rest.B_cfg[28]-&gt;b2b d_hard_slice_rest.B_cfg[29]-&gt;b2b d_hard_slice_rest.B_cfg[30]-&gt;b2b d_hard_slice_rest.B_cfg[31]-&gt;b2b d_hard_slice_rest.B_cfg[32]-&gt;b2b d_hard_slice_rest.B_cfg[33]-&gt;b2b d_hard_slice_rest.B_cfg[34]-&gt;b2b d_hard_slice_rest.B_cfg[35]-&gt;b2b</port>
					<port name="ab_ded">d_hard_slice_rest.I_ded[0]-&gt;Ided2Ided d_hard_slice_rest.I_ded[1]-&gt;Ided2Ided d_hard_slice_rest.I_ded[2]-&gt;Ided2Ided d_hard_slice_rest.I_ded[3]-&gt;Ided2Ided d_hard_slice_rest.I_ded[4]-&gt;Ided2Ided d_hard_slice_rest.I_ded[5]-&gt;Ided2Ided d_hard_slice_rest.I_ded[6]-&gt;Ided2Ided d_hard_slice_rest.I_ded[7]-&gt;Ided2Ided d_hard_slice_rest.I_ded[8]-&gt;Ided2Ided d_hard_slice_rest.I_ded[9]-&gt;Ided2Ided d_hard_slice_rest.I_ded[10]-&gt;Ided2Ided d_hard_slice_rest.I_ded[11]-&gt;Ided2Ided d_hard_slice_rest.I_ded[12]-&gt;Ided2Ided d_hard_slice_rest.I_ded[13]-&gt;Ided2Ided d_hard_slice_rest.I_ded[14]-&gt;Ided2Ided d_hard_slice_rest.I_ded[15]-&gt;Ided2Ided d_hard_slice_rest.I_ded[16]-&gt;Ided2Ided d_hard_slice_rest.I_ded[17]-&gt;Ided2Ided d_hard_slice_rest.I_ded[18]-&gt;Ided2Ided d_hard_slice_rest.I_ded[19]-&gt;Ided2Ided d_hard_slice_rest.I_ded[20]-&gt;Ided2Ided d_hard_slice_rest.I_ded[21]-&gt;Ided2Ided d_hard_slice_rest.I_ded[22]-&gt;Ided2Ided d_hard_slice_rest.I_ded[23]-&gt;Ided2Ided d_hard_slice_rest.I_ded[24]-&gt;Ided2Ided d_hard_slice_rest.I_ded[25]-&gt;Ided2Ided d_hard_slice_rest.I_ded[26]-&gt;Ided2Ided d_hard_slice_rest.I_ded[27]-&gt;Ided2Ided d_hard_slice_rest.I_ded[28]-&gt;Ided2Ided d_hard_slice_rest.I_ded[29]-&gt;Ided2Ided d_hard_slice_rest.I_ded[30]-&gt;Ided2Ided d_hard_slice_rest.I_ded[31]-&gt;Ided2Ided d_hard_slice_rest.I_ded[32]-&gt;Ided2Ided d_hard_slice_rest.I_ded[33]-&gt;Ided2Ided d_hard_slice_rest.I_ded[34]-&gt;Ided2Ided d_hard_slice_rest.I_ded[35]-&gt;Ided2Ided d_hard_slice_rest.I_ded[36]-&gt;Ided2Ided d_hard_slice_rest.I_ded[37]-&gt;Ided2Ided d_hard_slice_rest.I_ded[38]-&gt;Ided2Ided d_hard_slice_rest.I_ded[39]-&gt;Ided2Ided d_hard_slice_rest.I_ded[40]-&gt;Ided2Ided d_hard_slice_rest.I_ded[41]-&gt;Ided2Ided d_hard_slice_rest.I_ded[42]-&gt;Ided2Ided d_hard_slice_rest.I_ded[43]-&gt;Ided2Ided d_hard_slice_rest.I_ded[44]-&gt;Ided2Ided d_hard_slice_rest.I_ded[45]-&gt;Ided2Ided d_hard_slice_rest.I_ded[46]-&gt;Ided2Ided d_hard_slice_rest.I_ded[47]-&gt;Ided2Ided d_hard_slice_rest.I_ded[48]-&gt;Ided2Ided d_hard_slice_rest.I_ded[49]-&gt;Ided2Ided d_hard_slice_rest.I_ded[50]-&gt;Ided2Ided d_hard_slice_rest.I_ded[51]-&gt;Ided2Ided d_hard_slice_rest.I_ded[52]-&gt;Ided2Ided d_hard_slice_rest.I_ded[53]-&gt;Ided2Ided d_hard_slice_rest.I_ded[54]-&gt;Ided2Ided d_hard_slice_rest.I_ded[55]-&gt;Ided2Ided d_hard_slice_rest.I_ded[56]-&gt;Ided2Ided d_hard_slice_rest.I_ded[57]-&gt;Ided2Ided d_hard_slice_rest.I_ded[58]-&gt;Ided2Ided d_hard_slice_rest.I_ded[59]-&gt;Ided2Ided d_hard_slice_rest.I_ded[60]-&gt;Ided2Ided d_hard_slice_rest.I_ded[61]-&gt;Ided2Ided d_hard_slice_rest.I_ded[62]-&gt;Ided2Ided d_hard_slice_rest.I_ded[63]-&gt;Ided2Ided d_hard_slice_rest.I_ded[64]-&gt;Ided2Ided d_hard_slice_rest.I_ded[65]-&gt;Ided2Ided d_hard_slice_rest.I_ded[66]-&gt;Ided2Ided d_hard_slice_rest.I_ded[67]-&gt;Ided2Ided d_hard_slice_rest.I_ded[68]-&gt;Ided2Ided d_hard_slice_rest.I_ded[69]-&gt;Ided2Ided d_hard_slice_rest.I_ded[70]-&gt;Ided2Ided d_hard_slice_rest.I_ded[71]-&gt;Ided2Ided</port>
				</inputs>
				<outputs>
					<port name="out">hard_model_rest~39^out~0 hard_model_rest~39^out~1 hard_model_rest~39^out~2 hard_model_rest~39^out~3 hard_model_rest~39^out~4 hard_model_rest~39^out~5 hard_model_rest~39^out~6 hard_model_rest~39^out~7 hard_model_rest~39^out~8 hard_model_rest~39^out~9 hard_model_rest~39^out~10 hard_model_rest~39^out~11 hard_model_rest~39^out~12 hard_model_rest~39^out~13 hard_model_rest~39^out~14 hard_model_rest~39^out~15 hard_model_rest~39^out~16 hard_model_rest~39^out~17 hard_model_rest~39^out~18 hard_model_rest~39^out~19 hard_model_rest~39^out~20 hard_model_rest~39^out~21 hard_model_rest~39^out~22 hard_model_rest~39^out~23 hard_model_rest~39^out~24 hard_model_rest~39^out~25 hard_model_rest~39^out~26 hard_model_rest~39^out~27 hard_model_rest~39^out~28 hard_model_rest~39^out~29 hard_model_rest~39^out~30 hard_model_rest~39^out~31 hard_model_rest~39^out~32 hard_model_rest~39^out~33 hard_model_rest~39^out~34 hard_model_rest~39^out~35 hard_model_rest~39^out~36 hard_model_rest~39^out~37 hard_model_rest~39^out~38 hard_model_rest~39^out~39 hard_model_rest~39^out~40 hard_model_rest~39^out~41 hard_model_rest~39^out~42 hard_model_rest~39^out~43 hard_model_rest~39^out~44 hard_model_rest~39^out~45 hard_model_rest~39^out~46 hard_model_rest~39^out~47 hard_model_rest~39^out~48 hard_model_rest~39^out~49 hard_model_rest~39^out~50 hard_model_rest~39^out~51 hard_model_rest~39^out~52 hard_model_rest~39^out~53 hard_model_rest~39^out~54 hard_model_rest~39^out~55 hard_model_rest~39^out~56 hard_model_rest~39^out~57 hard_model_rest~39^out~58 hard_model_rest~39^out~59 hard_model_rest~39^out~60 hard_model_rest~39^out~61 hard_model_rest~39^out~62 hard_model_rest~39^out~63 hard_model_rest~39^out~64 hard_model_rest~39^out~65 hard_model_rest~39^out~66 hard_model_rest~39^out~67 hard_model_rest~39^out~68 hard_model_rest~39^out~69 hard_model_rest~39^out~70 hard_model_rest~39^out~71</port>
					<port name="out_ded">hard_model_rest~39^out_ded~72 hard_model_rest~39^out_ded~73 hard_model_rest~39^out_ded~74 hard_model_rest~39^out_ded~75 hard_model_rest~39^out_ded~76 hard_model_rest~39^out_ded~77 hard_model_rest~39^out_ded~78 hard_model_rest~39^out_ded~79 hard_model_rest~39^out_ded~80 hard_model_rest~39^out_ded~81 hard_model_rest~39^out_ded~82 hard_model_rest~39^out_ded~83 hard_model_rest~39^out_ded~84 hard_model_rest~39^out_ded~85 hard_model_rest~39^out_ded~86 hard_model_rest~39^out_ded~87 hard_model_rest~39^out_ded~88 hard_model_rest~39^out_ded~89 hard_model_rest~39^out_ded~90 hard_model_rest~39^out_ded~91 hard_model_rest~39^out_ded~92 hard_model_rest~39^out_ded~93 hard_model_rest~39^out_ded~94 hard_model_rest~39^out_ded~95 hard_model_rest~39^out_ded~96 hard_model_rest~39^out_ded~97 hard_model_rest~39^out_ded~98 hard_model_rest~39^out_ded~99 hard_model_rest~39^out_ded~100 hard_model_rest~39^out_ded~101 hard_model_rest~39^out_ded~102 hard_model_rest~39^out_ded~103 hard_model_rest~39^out_ded~104 hard_model_rest~39^out_ded~105 hard_model_rest~39^out_ded~106 hard_model_rest~39^out_ded~107 hard_model_rest~39^out_ded~108 hard_model_rest~39^out_ded~109 hard_model_rest~39^out_ded~110 hard_model_rest~39^out_ded~111 hard_model_rest~39^out_ded~112 hard_model_rest~39^out_ded~113 hard_model_rest~39^out_ded~114 hard_model_rest~39^out_ded~115 hard_model_rest~39^out_ded~116 hard_model_rest~39^out_ded~117 hard_model_rest~39^out_ded~118 hard_model_rest~39^out_ded~119 hard_model_rest~39^out_ded~120 hard_model_rest~39^out_ded~121 hard_model_rest~39^out_ded~122 hard_model_rest~39^out_ded~123 hard_model_rest~39^out_ded~124 hard_model_rest~39^out_ded~125 hard_model_rest~39^out_ded~126 hard_model_rest~39^out_ded~127 hard_model_rest~39^out_ded~128 hard_model_rest~39^out_ded~129 hard_model_rest~39^out_ded~130 hard_model_rest~39^out_ded~131 hard_model_rest~39^out_ded~132 hard_model_rest~39^out_ded~133 hard_model_rest~39^out_ded~134 hard_model_rest~39^out_ded~135 hard_model_rest~39^out_ded~136 hard_model_rest~39^out_ded~137 hard_model_rest~39^out_ded~138 hard_model_rest~39^out_ded~139 hard_model_rest~39^out_ded~140 hard_model_rest~39^out_ded~141 hard_model_rest~39^out_ded~142 hard_model_rest~39^out_ded~143</port>
				</outputs>
				<clocks>
					<port name="clk">d_hard_slice_rest.clk[0]-&gt;clk2clk</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n15091abc" instance="d_hard_top[20]" mode="d_hard_mode_rest">
		<inputs>
			<port name="reset">reset</port>
			<port name="I_upper">n14983abc n15052abc n14989abc n14995abc n15058abc n15010abc n15001abc n15007abc n15013abc n15082abc n15064abc n15034abc n15016abc n14992abc n15019abc n15025abc n15031abc n15037abc n15043abc n15049abc n15088abc n15076abc n15070abc n15046abc n15040abc n15028abc n15022abc n15004abc n14998abc n14986abc n15055abc n15061abc n15067abc n15073abc n15079abc n15085abc</port>
			<port name="I_lower">n14921abc n14915abc n14909abc n14903abc n14897abc n14891abc n14873abc n14879abc n14885abc n14978abc n14972abc n14966abc n14960abc n14954abc n14948abc n14942abc n14936abc n14930abc n14924abc n14918abc n14912abc n14906abc n14900abc n14894abc n14888abc n14882abc n14969abc n14975abc n14963abc n14957abc n14951abc n14945abc n14939abc n14933abc n14927abc n14876abc</port>
			<port name="I_ded">hard_model_rest~39^out_ded~72 hard_model_rest~39^out_ded~73 hard_model_rest~39^out_ded~74 hard_model_rest~39^out_ded~75 hard_model_rest~39^out_ded~76 hard_model_rest~39^out_ded~77 hard_model_rest~39^out_ded~78 hard_model_rest~39^out_ded~79 hard_model_rest~39^out_ded~80 hard_model_rest~39^out_ded~81 hard_model_rest~39^out_ded~82 hard_model_rest~39^out_ded~83 hard_model_rest~39^out_ded~84 hard_model_rest~39^out_ded~85 hard_model_rest~39^out_ded~86 hard_model_rest~39^out_ded~87 hard_model_rest~39^out_ded~88 hard_model_rest~39^out_ded~89 hard_model_rest~39^out_ded~90 hard_model_rest~39^out_ded~91 hard_model_rest~39^out_ded~92 hard_model_rest~39^out_ded~93 hard_model_rest~39^out_ded~94 hard_model_rest~39^out_ded~95 hard_model_rest~39^out_ded~96 hard_model_rest~39^out_ded~97 hard_model_rest~39^out_ded~98 hard_model_rest~39^out_ded~99 hard_model_rest~39^out_ded~100 hard_model_rest~39^out_ded~101 hard_model_rest~39^out_ded~102 hard_model_rest~39^out_ded~103 hard_model_rest~39^out_ded~104 hard_model_rest~39^out_ded~105 hard_model_rest~39^out_ded~106 hard_model_rest~39^out_ded~107 hard_model_rest~39^out_ded~108 hard_model_rest~39^out_ded~109 hard_model_rest~39^out_ded~110 hard_model_rest~39^out_ded~111 hard_model_rest~39^out_ded~112 hard_model_rest~39^out_ded~113 hard_model_rest~39^out_ded~114 hard_model_rest~39^out_ded~115 hard_model_rest~39^out_ded~116 hard_model_rest~39^out_ded~117 hard_model_rest~39^out_ded~118 hard_model_rest~39^out_ded~119 hard_model_rest~39^out_ded~120 hard_model_rest~39^out_ded~121 hard_model_rest~39^out_ded~122 hard_model_rest~39^out_ded~123 hard_model_rest~39^out_ded~124 hard_model_rest~39^out_ded~125 hard_model_rest~39^out_ded~126 hard_model_rest~39^out_ded~127 hard_model_rest~39^out_ded~128 hard_model_rest~39^out_ded~129 hard_model_rest~39^out_ded~130 hard_model_rest~39^out_ded~131 hard_model_rest~39^out_ded~132 hard_model_rest~39^out_ded~133 hard_model_rest~39^out_ded~134 hard_model_rest~39^out_ded~135 hard_model_rest~39^out_ded~136 hard_model_rest~39^out_ded~137 hard_model_rest~39^out_ded~138 hard_model_rest~39^out_ded~139 hard_model_rest~39^out_ded~140 hard_model_rest~39^out_ded~141 hard_model_rest~39^out_ded~142 hard_model_rest~39^out_ded~143</port>
		</inputs>
		<outputs>
			<port name="out">d_hard_slice_rest[0].OUT_cfg[0]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[1]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[2]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[3]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[4]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[5]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[6]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[7]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[8]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[9]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[10]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[11]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[12]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[13]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[14]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[15]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[16]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[17]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[18]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[19]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[20]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[21]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[22]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[23]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[24]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[25]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[26]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[27]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[28]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[29]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[30]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[31]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[32]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[33]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[34]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[35]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[36]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[37]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[38]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[39]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[40]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[41]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[42]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[43]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[44]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[45]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[46]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[47]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[48]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[49]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[50]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[51]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[52]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[53]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[54]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[55]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[56]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[57]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[58]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[59]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[60]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[61]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[62]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[63]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[64]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[65]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[66]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[67]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[68]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[69]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[70]-&gt;out2out d_hard_slice_rest[0].OUT_cfg[71]-&gt;out2out</port>
			<port name="O_ded">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="n15091abc" instance="d_hard_slice_rest[0]" mode="default">
			<inputs>
				<port name="reset">d_hard_top.reset[0]-&gt;reset2resettop</port>
				<port name="A_cfg">d_hard_top.I_upper[0]-&gt;a2a d_hard_top.I_upper[29]-&gt;a2a d_hard_top.I_upper[2]-&gt;a2a d_hard_top.I_upper[13]-&gt;a2a d_hard_top.I_upper[3]-&gt;a2a d_hard_top.I_upper[28]-&gt;a2a d_hard_top.I_upper[6]-&gt;a2a d_hard_top.I_upper[27]-&gt;a2a d_hard_top.I_upper[7]-&gt;a2a d_hard_top.I_upper[5]-&gt;a2a d_hard_top.I_upper[8]-&gt;a2a d_hard_top.I_upper[12]-&gt;a2a d_hard_top.I_upper[14]-&gt;a2a d_hard_top.I_upper[26]-&gt;a2a d_hard_top.I_upper[15]-&gt;a2a d_hard_top.I_upper[25]-&gt;a2a d_hard_top.I_upper[16]-&gt;a2a d_hard_top.I_upper[11]-&gt;a2a d_hard_top.I_upper[17]-&gt;a2a d_hard_top.I_upper[24]-&gt;a2a d_hard_top.I_upper[18]-&gt;a2a d_hard_top.I_upper[23]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[1]-&gt;a2a d_hard_top.I_upper[30]-&gt;a2a d_hard_top.I_upper[4]-&gt;a2a d_hard_top.I_upper[31]-&gt;a2a d_hard_top.I_upper[10]-&gt;a2a d_hard_top.I_upper[32]-&gt;a2a d_hard_top.I_upper[22]-&gt;a2a d_hard_top.I_upper[33]-&gt;a2a d_hard_top.I_upper[21]-&gt;a2a d_hard_top.I_upper[34]-&gt;a2a d_hard_top.I_upper[9]-&gt;a2a d_hard_top.I_upper[35]-&gt;a2a d_hard_top.I_upper[20]-&gt;a2a</port>
				<port name="B_cfg">d_hard_top.I_lower[6]-&gt;b2b d_hard_top.I_lower[35]-&gt;b2b d_hard_top.I_lower[7]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[8]-&gt;b2b d_hard_top.I_lower[24]-&gt;b2b d_hard_top.I_lower[5]-&gt;b2b d_hard_top.I_lower[23]-&gt;b2b d_hard_top.I_lower[4]-&gt;b2b d_hard_top.I_lower[22]-&gt;b2b d_hard_top.I_lower[3]-&gt;b2b d_hard_top.I_lower[21]-&gt;b2b d_hard_top.I_lower[2]-&gt;b2b d_hard_top.I_lower[20]-&gt;b2b d_hard_top.I_lower[1]-&gt;b2b d_hard_top.I_lower[19]-&gt;b2b d_hard_top.I_lower[0]-&gt;b2b d_hard_top.I_lower[18]-&gt;b2b d_hard_top.I_lower[34]-&gt;b2b d_hard_top.I_lower[17]-&gt;b2b d_hard_top.I_lower[33]-&gt;b2b d_hard_top.I_lower[16]-&gt;b2b d_hard_top.I_lower[32]-&gt;b2b d_hard_top.I_lower[15]-&gt;b2b d_hard_top.I_lower[31]-&gt;b2b d_hard_top.I_lower[14]-&gt;b2b d_hard_top.I_lower[30]-&gt;b2b d_hard_top.I_lower[13]-&gt;b2b d_hard_top.I_lower[29]-&gt;b2b d_hard_top.I_lower[12]-&gt;b2b d_hard_top.I_lower[28]-&gt;b2b d_hard_top.I_lower[11]-&gt;b2b d_hard_top.I_lower[26]-&gt;b2b d_hard_top.I_lower[10]-&gt;b2b d_hard_top.I_lower[27]-&gt;b2b d_hard_top.I_lower[9]-&gt;b2b</port>
				<port name="I_ded">d_hard_top.I_ded[0]-&gt;Ided2Idedtop d_hard_top.I_ded[1]-&gt;Ided2Idedtop d_hard_top.I_ded[2]-&gt;Ided2Idedtop d_hard_top.I_ded[3]-&gt;Ided2Idedtop d_hard_top.I_ded[4]-&gt;Ided2Idedtop d_hard_top.I_ded[5]-&gt;Ided2Idedtop d_hard_top.I_ded[6]-&gt;Ided2Idedtop d_hard_top.I_ded[7]-&gt;Ided2Idedtop d_hard_top.I_ded[8]-&gt;Ided2Idedtop d_hard_top.I_ded[9]-&gt;Ided2Idedtop d_hard_top.I_ded[10]-&gt;Ided2Idedtop d_hard_top.I_ded[11]-&gt;Ided2Idedtop d_hard_top.I_ded[12]-&gt;Ided2Idedtop d_hard_top.I_ded[13]-&gt;Ided2Idedtop d_hard_top.I_ded[14]-&gt;Ided2Idedtop d_hard_top.I_ded[15]-&gt;Ided2Idedtop d_hard_top.I_ded[16]-&gt;Ided2Idedtop d_hard_top.I_ded[17]-&gt;Ided2Idedtop d_hard_top.I_ded[18]-&gt;Ided2Idedtop d_hard_top.I_ded[19]-&gt;Ided2Idedtop d_hard_top.I_ded[20]-&gt;Ided2Idedtop d_hard_top.I_ded[21]-&gt;Ided2Idedtop d_hard_top.I_ded[22]-&gt;Ided2Idedtop d_hard_top.I_ded[23]-&gt;Ided2Idedtop d_hard_top.I_ded[24]-&gt;Ided2Idedtop d_hard_top.I_ded[25]-&gt;Ided2Idedtop d_hard_top.I_ded[26]-&gt;Ided2Idedtop d_hard_top.I_ded[27]-&gt;Ided2Idedtop d_hard_top.I_ded[28]-&gt;Ided2Idedtop d_hard_top.I_ded[29]-&gt;Ided2Idedtop d_hard_top.I_ded[30]-&gt;Ided2Idedtop d_hard_top.I_ded[31]-&gt;Ided2Idedtop d_hard_top.I_ded[32]-&gt;Ided2Idedtop d_hard_top.I_ded[33]-&gt;Ided2Idedtop d_hard_top.I_ded[34]-&gt;Ided2Idedtop d_hard_top.I_ded[35]-&gt;Ided2Idedtop d_hard_top.I_ded[36]-&gt;Ided2Idedtop d_hard_top.I_ded[37]-&gt;Ided2Idedtop d_hard_top.I_ded[38]-&gt;Ided2Idedtop d_hard_top.I_ded[39]-&gt;Ided2Idedtop d_hard_top.I_ded[40]-&gt;Ided2Idedtop d_hard_top.I_ded[41]-&gt;Ided2Idedtop d_hard_top.I_ded[42]-&gt;Ided2Idedtop d_hard_top.I_ded[43]-&gt;Ided2Idedtop d_hard_top.I_ded[44]-&gt;Ided2Idedtop d_hard_top.I_ded[45]-&gt;Ided2Idedtop d_hard_top.I_ded[46]-&gt;Ided2Idedtop d_hard_top.I_ded[47]-&gt;Ided2Idedtop d_hard_top.I_ded[48]-&gt;Ided2Idedtop d_hard_top.I_ded[49]-&gt;Ided2Idedtop d_hard_top.I_ded[50]-&gt;Ided2Idedtop d_hard_top.I_ded[51]-&gt;Ided2Idedtop d_hard_top.I_ded[52]-&gt;Ided2Idedtop d_hard_top.I_ded[53]-&gt;Ided2Idedtop d_hard_top.I_ded[54]-&gt;Ided2Idedtop d_hard_top.I_ded[55]-&gt;Ided2Idedtop d_hard_top.I_ded[56]-&gt;Ided2Idedtop d_hard_top.I_ded[57]-&gt;Ided2Idedtop d_hard_top.I_ded[58]-&gt;Ided2Idedtop d_hard_top.I_ded[59]-&gt;Ided2Idedtop d_hard_top.I_ded[60]-&gt;Ided2Idedtop d_hard_top.I_ded[61]-&gt;Ided2Idedtop d_hard_top.I_ded[62]-&gt;Ided2Idedtop d_hard_top.I_ded[63]-&gt;Ided2Idedtop d_hard_top.I_ded[64]-&gt;Ided2Idedtop d_hard_top.I_ded[65]-&gt;Ided2Idedtop d_hard_top.I_ded[66]-&gt;Ided2Idedtop d_hard_top.I_ded[67]-&gt;Ided2Idedtop d_hard_top.I_ded[68]-&gt;Ided2Idedtop d_hard_top.I_ded[69]-&gt;Ided2Idedtop d_hard_top.I_ded[70]-&gt;Ided2Idedtop d_hard_top.I_ded[71]-&gt;Ided2Idedtop</port>
			</inputs>
			<outputs>
				<port name="OUT_cfg">d_hard[0].out[0]-&gt;out2out d_hard[0].out[1]-&gt;out2out d_hard[0].out[2]-&gt;out2out d_hard[0].out[3]-&gt;out2out d_hard[0].out[4]-&gt;out2out d_hard[0].out[5]-&gt;out2out d_hard[0].out[6]-&gt;out2out d_hard[0].out[7]-&gt;out2out d_hard[0].out[8]-&gt;out2out d_hard[0].out[9]-&gt;out2out d_hard[0].out[10]-&gt;out2out d_hard[0].out[11]-&gt;out2out d_hard[0].out[12]-&gt;out2out d_hard[0].out[13]-&gt;out2out d_hard[0].out[14]-&gt;out2out d_hard[0].out[15]-&gt;out2out d_hard[0].out[16]-&gt;out2out d_hard[0].out[17]-&gt;out2out d_hard[0].out[18]-&gt;out2out d_hard[0].out[19]-&gt;out2out d_hard[0].out[20]-&gt;out2out d_hard[0].out[21]-&gt;out2out d_hard[0].out[22]-&gt;out2out d_hard[0].out[23]-&gt;out2out d_hard[0].out[24]-&gt;out2out d_hard[0].out[25]-&gt;out2out d_hard[0].out[26]-&gt;out2out d_hard[0].out[27]-&gt;out2out d_hard[0].out[28]-&gt;out2out d_hard[0].out[29]-&gt;out2out d_hard[0].out[30]-&gt;out2out d_hard[0].out[31]-&gt;out2out d_hard[0].out[32]-&gt;out2out d_hard[0].out[33]-&gt;out2out d_hard[0].out[34]-&gt;out2out d_hard[0].out[35]-&gt;out2out d_hard[0].out[36]-&gt;out2out d_hard[0].out[37]-&gt;out2out d_hard[0].out[38]-&gt;out2out d_hard[0].out[39]-&gt;out2out d_hard[0].out[40]-&gt;out2out d_hard[0].out[41]-&gt;out2out d_hard[0].out[42]-&gt;out2out d_hard[0].out[43]-&gt;out2out d_hard[0].out[44]-&gt;out2out d_hard[0].out[45]-&gt;out2out d_hard[0].out[46]-&gt;out2out d_hard[0].out[47]-&gt;out2out d_hard[0].out[48]-&gt;out2out d_hard[0].out[49]-&gt;out2out d_hard[0].out[50]-&gt;out2out d_hard[0].out[51]-&gt;out2out d_hard[0].out[52]-&gt;out2out d_hard[0].out[53]-&gt;out2out d_hard[0].out[54]-&gt;out2out d_hard[0].out[55]-&gt;out2out d_hard[0].out[56]-&gt;out2out d_hard[0].out[57]-&gt;out2out d_hard[0].out[58]-&gt;out2out d_hard[0].out[59]-&gt;out2out d_hard[0].out[60]-&gt;out2out d_hard[0].out[61]-&gt;out2out d_hard[0].out[62]-&gt;out2out d_hard[0].out[63]-&gt;out2out d_hard[0].out[64]-&gt;out2out d_hard[0].out[65]-&gt;out2out d_hard[0].out[66]-&gt;out2out d_hard[0].out[67]-&gt;out2out d_hard[0].out[68]-&gt;out2out d_hard[0].out[69]-&gt;out2out d_hard[0].out[70]-&gt;out2out d_hard[0].out[71]-&gt;out2out</port>
				<port name="O_ded">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
			</outputs>
			<clocks>
				<port name="clk">d_hard_top.clk[0]-&gt;clk2clktop</port>
			</clocks>
			<block name="n15091abc" instance="d_hard[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="reset">d_hard_slice_rest.reset[0]-&gt;reset2reset</port>
					<port name="a">d_hard_slice_rest.A_cfg[0]-&gt;a2a d_hard_slice_rest.A_cfg[1]-&gt;a2a d_hard_slice_rest.A_cfg[2]-&gt;a2a d_hard_slice_rest.A_cfg[3]-&gt;a2a d_hard_slice_rest.A_cfg[4]-&gt;a2a d_hard_slice_rest.A_cfg[5]-&gt;a2a d_hard_slice_rest.A_cfg[6]-&gt;a2a d_hard_slice_rest.A_cfg[7]-&gt;a2a d_hard_slice_rest.A_cfg[8]-&gt;a2a d_hard_slice_rest.A_cfg[9]-&gt;a2a d_hard_slice_rest.A_cfg[10]-&gt;a2a d_hard_slice_rest.A_cfg[11]-&gt;a2a d_hard_slice_rest.A_cfg[12]-&gt;a2a d_hard_slice_rest.A_cfg[13]-&gt;a2a d_hard_slice_rest.A_cfg[14]-&gt;a2a d_hard_slice_rest.A_cfg[15]-&gt;a2a d_hard_slice_rest.A_cfg[16]-&gt;a2a d_hard_slice_rest.A_cfg[17]-&gt;a2a d_hard_slice_rest.A_cfg[18]-&gt;a2a d_hard_slice_rest.A_cfg[19]-&gt;a2a d_hard_slice_rest.A_cfg[20]-&gt;a2a d_hard_slice_rest.A_cfg[21]-&gt;a2a d_hard_slice_rest.A_cfg[22]-&gt;a2a d_hard_slice_rest.A_cfg[23]-&gt;a2a d_hard_slice_rest.A_cfg[24]-&gt;a2a d_hard_slice_rest.A_cfg[25]-&gt;a2a d_hard_slice_rest.A_cfg[26]-&gt;a2a d_hard_slice_rest.A_cfg[27]-&gt;a2a d_hard_slice_rest.A_cfg[28]-&gt;a2a d_hard_slice_rest.A_cfg[29]-&gt;a2a d_hard_slice_rest.A_cfg[30]-&gt;a2a d_hard_slice_rest.A_cfg[31]-&gt;a2a d_hard_slice_rest.A_cfg[32]-&gt;a2a d_hard_slice_rest.A_cfg[33]-&gt;a2a d_hard_slice_rest.A_cfg[34]-&gt;a2a d_hard_slice_rest.A_cfg[35]-&gt;a2a</port>
					<port name="b">d_hard_slice_rest.B_cfg[0]-&gt;b2b d_hard_slice_rest.B_cfg[1]-&gt;b2b d_hard_slice_rest.B_cfg[2]-&gt;b2b d_hard_slice_rest.B_cfg[3]-&gt;b2b d_hard_slice_rest.B_cfg[4]-&gt;b2b d_hard_slice_rest.B_cfg[5]-&gt;b2b d_hard_slice_rest.B_cfg[6]-&gt;b2b d_hard_slice_rest.B_cfg[7]-&gt;b2b d_hard_slice_rest.B_cfg[8]-&gt;b2b d_hard_slice_rest.B_cfg[9]-&gt;b2b d_hard_slice_rest.B_cfg[10]-&gt;b2b d_hard_slice_rest.B_cfg[11]-&gt;b2b d_hard_slice_rest.B_cfg[12]-&gt;b2b d_hard_slice_rest.B_cfg[13]-&gt;b2b d_hard_slice_rest.B_cfg[14]-&gt;b2b d_hard_slice_rest.B_cfg[15]-&gt;b2b d_hard_slice_rest.B_cfg[16]-&gt;b2b d_hard_slice_rest.B_cfg[17]-&gt;b2b d_hard_slice_rest.B_cfg[18]-&gt;b2b d_hard_slice_rest.B_cfg[19]-&gt;b2b d_hard_slice_rest.B_cfg[20]-&gt;b2b d_hard_slice_rest.B_cfg[21]-&gt;b2b d_hard_slice_rest.B_cfg[22]-&gt;b2b d_hard_slice_rest.B_cfg[23]-&gt;b2b d_hard_slice_rest.B_cfg[24]-&gt;b2b d_hard_slice_rest.B_cfg[25]-&gt;b2b d_hard_slice_rest.B_cfg[26]-&gt;b2b d_hard_slice_rest.B_cfg[27]-&gt;b2b d_hard_slice_rest.B_cfg[28]-&gt;b2b d_hard_slice_rest.B_cfg[29]-&gt;b2b d_hard_slice_rest.B_cfg[30]-&gt;b2b d_hard_slice_rest.B_cfg[31]-&gt;b2b d_hard_slice_rest.B_cfg[32]-&gt;b2b d_hard_slice_rest.B_cfg[33]-&gt;b2b d_hard_slice_rest.B_cfg[34]-&gt;b2b d_hard_slice_rest.B_cfg[35]-&gt;b2b</port>
					<port name="ab_ded">d_hard_slice_rest.I_ded[0]-&gt;Ided2Ided d_hard_slice_rest.I_ded[1]-&gt;Ided2Ided d_hard_slice_rest.I_ded[2]-&gt;Ided2Ided d_hard_slice_rest.I_ded[3]-&gt;Ided2Ided d_hard_slice_rest.I_ded[4]-&gt;Ided2Ided d_hard_slice_rest.I_ded[5]-&gt;Ided2Ided d_hard_slice_rest.I_ded[6]-&gt;Ided2Ided d_hard_slice_rest.I_ded[7]-&gt;Ided2Ided d_hard_slice_rest.I_ded[8]-&gt;Ided2Ided d_hard_slice_rest.I_ded[9]-&gt;Ided2Ided d_hard_slice_rest.I_ded[10]-&gt;Ided2Ided d_hard_slice_rest.I_ded[11]-&gt;Ided2Ided d_hard_slice_rest.I_ded[12]-&gt;Ided2Ided d_hard_slice_rest.I_ded[13]-&gt;Ided2Ided d_hard_slice_rest.I_ded[14]-&gt;Ided2Ided d_hard_slice_rest.I_ded[15]-&gt;Ided2Ided d_hard_slice_rest.I_ded[16]-&gt;Ided2Ided d_hard_slice_rest.I_ded[17]-&gt;Ided2Ided d_hard_slice_rest.I_ded[18]-&gt;Ided2Ided d_hard_slice_rest.I_ded[19]-&gt;Ided2Ided d_hard_slice_rest.I_ded[20]-&gt;Ided2Ided d_hard_slice_rest.I_ded[21]-&gt;Ided2Ided d_hard_slice_rest.I_ded[22]-&gt;Ided2Ided d_hard_slice_rest.I_ded[23]-&gt;Ided2Ided d_hard_slice_rest.I_ded[24]-&gt;Ided2Ided d_hard_slice_rest.I_ded[25]-&gt;Ided2Ided d_hard_slice_rest.I_ded[26]-&gt;Ided2Ided d_hard_slice_rest.I_ded[27]-&gt;Ided2Ided d_hard_slice_rest.I_ded[28]-&gt;Ided2Ided d_hard_slice_rest.I_ded[29]-&gt;Ided2Ided d_hard_slice_rest.I_ded[30]-&gt;Ided2Ided d_hard_slice_rest.I_ded[31]-&gt;Ided2Ided d_hard_slice_rest.I_ded[32]-&gt;Ided2Ided d_hard_slice_rest.I_ded[33]-&gt;Ided2Ided d_hard_slice_rest.I_ded[34]-&gt;Ided2Ided d_hard_slice_rest.I_ded[35]-&gt;Ided2Ided d_hard_slice_rest.I_ded[36]-&gt;Ided2Ided d_hard_slice_rest.I_ded[37]-&gt;Ided2Ided d_hard_slice_rest.I_ded[38]-&gt;Ided2Ided d_hard_slice_rest.I_ded[39]-&gt;Ided2Ided d_hard_slice_rest.I_ded[40]-&gt;Ided2Ided d_hard_slice_rest.I_ded[41]-&gt;Ided2Ided d_hard_slice_rest.I_ded[42]-&gt;Ided2Ided d_hard_slice_rest.I_ded[43]-&gt;Ided2Ided d_hard_slice_rest.I_ded[44]-&gt;Ided2Ided d_hard_slice_rest.I_ded[45]-&gt;Ided2Ided d_hard_slice_rest.I_ded[46]-&gt;Ided2Ided d_hard_slice_rest.I_ded[47]-&gt;Ided2Ided d_hard_slice_rest.I_ded[48]-&gt;Ided2Ided d_hard_slice_rest.I_ded[49]-&gt;Ided2Ided d_hard_slice_rest.I_ded[50]-&gt;Ided2Ided d_hard_slice_rest.I_ded[51]-&gt;Ided2Ided d_hard_slice_rest.I_ded[52]-&gt;Ided2Ided d_hard_slice_rest.I_ded[53]-&gt;Ided2Ided d_hard_slice_rest.I_ded[54]-&gt;Ided2Ided d_hard_slice_rest.I_ded[55]-&gt;Ided2Ided d_hard_slice_rest.I_ded[56]-&gt;Ided2Ided d_hard_slice_rest.I_ded[57]-&gt;Ided2Ided d_hard_slice_rest.I_ded[58]-&gt;Ided2Ided d_hard_slice_rest.I_ded[59]-&gt;Ided2Ided d_hard_slice_rest.I_ded[60]-&gt;Ided2Ided d_hard_slice_rest.I_ded[61]-&gt;Ided2Ided d_hard_slice_rest.I_ded[62]-&gt;Ided2Ided d_hard_slice_rest.I_ded[63]-&gt;Ided2Ided d_hard_slice_rest.I_ded[64]-&gt;Ided2Ided d_hard_slice_rest.I_ded[65]-&gt;Ided2Ided d_hard_slice_rest.I_ded[66]-&gt;Ided2Ided d_hard_slice_rest.I_ded[67]-&gt;Ided2Ided d_hard_slice_rest.I_ded[68]-&gt;Ided2Ided d_hard_slice_rest.I_ded[69]-&gt;Ided2Ided d_hard_slice_rest.I_ded[70]-&gt;Ided2Ided d_hard_slice_rest.I_ded[71]-&gt;Ided2Ided</port>
				</inputs>
				<outputs>
					<port name="out">out_0~0 out_0~1 out_0~2 out_0~3 out_0~4 out_0~5 out_0~6 out_0~7 out_0~8 out_0~9 out_0~10 out_0~11 out_0~12 out_0~13 out_0~14 out_0~15 out_0~16 out_0~17 out_0~18 out_0~19 out_0~20 out_0~21 out_0~22 out_0~23 out_0~24 out_0~25 out_0~26 out_0~27 out_0~28 out_0~29 out_0~30 out_0~31 out_0~32 out_0~33 out_0~34 out_0~35 out_0~36 out_0~37 out_0~38 out_0~39 out_0~40 out_0~41 out_0~42 out_0~43 out_0~44 out_0~45 out_0~46 out_0~47 out_0~48 out_0~49 out_0~50 out_0~51 out_0~52 out_0~53 out_0~54 out_0~55 out_0~56 out_0~57 out_0~58 out_0~59 out_0~60 out_0~61 out_0~62 out_0~63 out_0~64 out_0~65 out_0~66 out_0~67 out_0~68 out_0~69 out_0~70 out_0~71</port>
					<port name="out_ded">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
				</outputs>
				<clocks>
					<port name="clk">d_hard_slice_rest.clk[0]-&gt;clk2clk</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="$add~8^ADD~1-0~dummy_output~0~1" instance="clb[21]" mode="default">
		<inputs>
			<port name="I1">open open open a~4 open a~15 $add~7^ADD~2-4[1] open $add~7^ADD~2-12[1] open open open a~8 open open</port>
			<port name="I2">$add~7^ADD~2-15[1] vcc $add~7^ADD~2-14[1] $add~7^ADD~2-16[1] a~9 open a~5 $add~7^ADD~2-13[1] a~7 $add~7^ADD~2-8[1] a~13 $add~7^ADD~2-18[1] a~11 open open</port>
			<port name="I3">$add~7^ADD~2-10[1] a~10 $add~7^ADD~2-5[1] $add~7^ADD~2-11[1] $add~7^ADD~2-19[1] a~2 gnd a~12 $add~7^ADD~2-1[1] $add~7^ADD~2-6[1] $add~7^ADD~2-9[1] open $add~7^ADD~2-2[1] $add~7^ADD~2-3[1] a~0</port>
			<port name="I4">open a~6 open open a~17 a~14 a~16 open a~18 open a~1 open $add~7^ADD~2-7[1] $add~7^ADD~2-17[1] a~3</port>
			<port name="cin">gnd</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open open open lab[0].O[11]-&gt;output lab[0].O[12]-&gt;output lab[0].O[13]-&gt;output lab[0].O[14]-&gt;output lab[0].O[15]-&gt;output lab[0].O[16]-&gt;output lab[0].O[17]-&gt;output lab[0].O[18]-&gt;output lab[0].O[19]-&gt;output open open open open open open open open open open lab[0].O[30]-&gt;output lab[0].O[31]-&gt;output lab[0].O[32]-&gt;output lab[0].O[33]-&gt;output lab[0].O[34]-&gt;output lab[0].O[35]-&gt;output lab[0].O[36]-&gt;output lab[0].O[37]-&gt;output lab[0].O[38]-&gt;output lab[0].O[39]-&gt;output</port>
			<port name="cout">lab[0].cout[0]-&gt;carry_out</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="$add~8^ADD~1-0~dummy_output~0~1" instance="lab[0]" mode="default">
			<inputs>
				<port name="I1">open open open open open open open open open clb.I1[5]-&gt;Input_feedback_I1 clb.I1[3]-&gt;Input_feedback_I1 clb.I1[8]-&gt;Input_feedback_I1 open clb.I1[6]-&gt;Input_feedback_I1 clb.I1[12]-&gt;Input_feedback_I1</port>
				<port name="I2">open clb.I2[0]-&gt;Input_feedback_I2 clb.I2[7]-&gt;Input_feedback_I2 clb.I2[10]-&gt;Input_feedback_I2 clb.I2[2]-&gt;Input_feedback_I2 clb.I2[4]-&gt;Input_feedback_I2 clb.I2[12]-&gt;Input_feedback_I2 clb.I2[8]-&gt;Input_feedback_I2 clb.I2[6]-&gt;Input_feedback_I2 clb.I2[11]-&gt;Input_feedback_I2 clb.I2[1]-&gt;Input_feedback_I2 clb.I2[3]-&gt;Input_feedback_I2 clb.I2[9]-&gt;Input_feedback_I2 open open</port>
				<port name="I3">clb.I3[8]-&gt;Input_feedback_I3 clb.I3[12]-&gt;Input_feedback_I3 clb.I3[7]-&gt;Input_feedback_I3 clb.I3[13]-&gt;Input_feedback_I3 clb.I3[0]-&gt;Input_feedback_I3 clb.I3[1]-&gt;Input_feedback_I3 clb.I3[3]-&gt;Input_feedback_I3 clb.I3[10]-&gt;Input_feedback_I3 clb.I3[9]-&gt;Input_feedback_I3 clb.I3[14]-&gt;Input_feedback_I3 clb.I3[4]-&gt;Input_feedback_I3 clb.I3[2]-&gt;Input_feedback_I3 clb.I3[5]-&gt;Input_feedback_I3 clb.I3[6]-&gt;Input_feedback_I3 open</port>
				<port name="I4">clb.I4[13]-&gt;Input_feedback_I4 clb.I4[6]-&gt;Input_feedback_I4 clb.I4[5]-&gt;Input_feedback_I4 clb.I4[1]-&gt;Input_feedback_I4 clb.I4[10]-&gt;Input_feedback_I4 clb.I4[8]-&gt;Input_feedback_I4 clb.I4[14]-&gt;Input_feedback_I4 clb.I4[4]-&gt;Input_feedback_I4 open open open open open open clb.I4[12]-&gt;Input_feedback_I4</port>
				<port name="cin">clb.cin[0]-&gt;carry_in</port>
			</inputs>
			<outputs>
				<port name="O">open open open open open open open open open open open fle[1].out[1]-&gt;labouts2 fle[2].out[1]-&gt;labouts2 fle[3].out[1]-&gt;labouts2 fle[4].out[1]-&gt;labouts2 fle[5].out[1]-&gt;labouts2 fle[6].out[1]-&gt;labouts2 fle[7].out[1]-&gt;labouts2 fle[8].out[1]-&gt;labouts2 fle[9].out[1]-&gt;labouts2 open open open open open open open open open open fle[0].out[3]-&gt;labouts4 fle[1].out[3]-&gt;labouts4 fle[2].out[3]-&gt;labouts4 fle[3].out[3]-&gt;labouts4 fle[4].out[3]-&gt;labouts4 fle[5].out[3]-&gt;labouts4 fle[6].out[3]-&gt;labouts4 fle[7].out[3]-&gt;labouts4 fle[8].out[3]-&gt;labouts4 fle[9].out[3]-&gt;labouts4</port>
				<port name="cout">fle[9].cout[0]-&gt;carry_out</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$add~8^ADD~1-0~dummy_output~0~1" instance="fle[0]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I3[0]-&gt;lutA lab.I3[13]-&gt;lutB lab.I2[10]-&gt;lutC open open open lab.I3[9]-&gt;lutG open</port>
					<port name="cin">lab.cin[0]-&gt;carry_in</port>
				</inputs>
				<outputs>
					<port name="out">open open open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~8^ADD~1-0~dummy_output~0~1" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open fle.in[1]-&gt;lut5_reg2 fle.in[2]-&gt;lut5_inputs_1 open open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">open open</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~8^ADD~1-0~dummy_output~0~1" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open open</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut4_in2 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~8^ADD~1-0~dummy_output~0~1" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~8^ADD~1-0[0]</port>
								<port name="sumout">open</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~8^ADD~1-1[1]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 open fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~8^ADD~1-1[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut4_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~8^ADD~1-1[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~8^ADD~1-1[0]</port>
								<port name="sumout">$add~8^ADD~1-1[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
			<block name="$add~8^ADD~1-2[1]" instance="fle[1]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I3[3]-&gt;lutA lab.I3[1]-&gt;lutB open lab.I4[4]-&gt;lutD open open lab.I3[12]-&gt;lutG open</port>
					<port name="cin">fle[0].cout[0]-&gt;carry_link</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~8^ADD~1-2[1]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open fle.in[1]-&gt;lut5_reg2 open fle.in[3]-&gt;lut5_inputs_1 open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~8^ADD~1-2[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut4_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~8^ADD~1-2[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~8^ADD~1-2[0]</port>
								<port name="sumout">$add~8^ADD~1-2[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~8^ADD~1-3[1]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 open fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~8^ADD~1-3[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut4_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~8^ADD~1-3[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~8^ADD~1-3[0]</port>
								<port name="sumout">$add~8^ADD~1-3[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
			<block name="$add~8^ADD~1-4[1]" instance="fle[2]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I3[11]-&gt;lutA open lab.I1[13]-&gt;lutC lab.I4[6]-&gt;lutD open lab.I1[10]-&gt;lutF open open</port>
					<port name="cin">fle[1].cout[0]-&gt;carry_link</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~8^ADD~1-4[1]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;lut5_inputs_1 fle.in[3]-&gt;lut5_inputs_1 open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~8^ADD~1-4[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~8^ADD~1-4[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~8^ADD~1-4[0]</port>
								<port name="sumout">$add~8^ADD~1-4[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~8^ADD~1-5[1]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 fle.in[5]-&gt;lut5_inputs_22 open open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~8^ADD~1-5[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut4_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~8^ADD~1-5[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~8^ADD~1-5[0]</port>
								<port name="sumout">$add~8^ADD~1-5[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
			<block name="$add~8^ADD~1-6[1]" instance="fle[3]" mode="n2_lut5">
				<inputs>
					<port name="in">open lab.I3[8]-&gt;lutB lab.I2[8]-&gt;lutC open open lab.I4[3]-&gt;lutF lab.I4[14]-&gt;lutG open</port>
					<port name="cin">fle[2].cout[0]-&gt;carry_link</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~8^ADD~1-6[1]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open fle.in[1]-&gt;lut5_reg2 fle.in[2]-&gt;lut5_inputs_1 open open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~8^ADD~1-6[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut4_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~8^ADD~1-6[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~8^ADD~1-6[0]</port>
								<port name="sumout">$add~8^ADD~1-6[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~8^ADD~1-7[1]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[5]-&gt;lut5_inputs_22 fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~8^ADD~1-7[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~8^ADD~1-7[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~8^ADD~1-7[0]</port>
								<port name="sumout">$add~8^ADD~1-7[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
			<block name="$add~8^ADD~1-8[1]" instance="fle[4]" mode="n2_lut5">
				<inputs>
					<port name="in">open open lab.I2[7]-&gt;lutC lab.I2[12]-&gt;lutD open lab.I1[14]-&gt;lutF lab.I3[7]-&gt;lutG open</port>
					<port name="cin">fle[3].cout[0]-&gt;carry_link</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~8^ADD~1-8[1]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;lut5_inputs_1 fle.in[3]-&gt;lut5_inputs_1 open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~8^ADD~1-8[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~8^ADD~1-8[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~8^ADD~1-8[0]</port>
								<port name="sumout">$add~8^ADD~1-8[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~8^ADD~1-9[1]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[5]-&gt;lut5_inputs_22 fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~8^ADD~1-9[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~8^ADD~1-9[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~8^ADD~1-9[0]</port>
								<port name="sumout">$add~8^ADD~1-9[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
			<block name="$add~8^ADD~1-10[1]" instance="fle[5]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I3[6]-&gt;lutA lab.I3[4]-&gt;lutB lab.I2[5]-&gt;lutC open open open lab.I3[5]-&gt;lutG open</port>
					<port name="cin">fle[4].cout[0]-&gt;carry_link</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~8^ADD~1-10[1]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open fle.in[1]-&gt;lut5_reg2 fle.in[2]-&gt;lut5_inputs_1 open open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~8^ADD~1-10[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut4_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~8^ADD~1-10[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~8^ADD~1-10[0]</port>
								<port name="sumout">$add~8^ADD~1-10[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~8^ADD~1-11[1]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 open fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~8^ADD~1-11[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut4_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~8^ADD~1-11[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~8^ADD~1-11[0]</port>
								<port name="sumout">$add~8^ADD~1-11[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
			<block name="$add~8^ADD~1-12[1]" instance="fle[6]" mode="n2_lut5">
				<inputs>
					<port name="in">open lab.I2[2]-&gt;lutB lab.I1[11]-&gt;lutC lab.I2[6]-&gt;lutD open open lab.I3[2]-&gt;lutG open</port>
					<port name="cin">fle[5].cout[0]-&gt;carry_link</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~8^ADD~1-12[1]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;lut5_inputs_1 fle.in[3]-&gt;lut5_inputs_1 open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~8^ADD~1-12[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~8^ADD~1-12[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~8^ADD~1-12[0]</port>
								<port name="sumout">$add~8^ADD~1-12[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~8^ADD~1-13[1]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">fle.in[1]-&gt;lut5_reg2 open open fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~8^ADD~1-13[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut4_in1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[0]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~8^ADD~1-13[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~8^ADD~1-13[0]</port>
								<port name="sumout">$add~8^ADD~1-13[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
			<block name="$add~8^ADD~1-14[1]" instance="fle[7]" mode="n2_lut5">
				<inputs>
					<port name="in">open lab.I2[1]-&gt;lutB lab.I2[3]-&gt;lutC lab.I2[4]-&gt;lutD open lab.I4[2]-&gt;lutF open open</port>
					<port name="cin">fle[6].cout[0]-&gt;carry_link</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~8^ADD~1-14[1]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;lut5_inputs_1 fle.in[3]-&gt;lut5_inputs_1 open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~8^ADD~1-14[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~8^ADD~1-14[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~8^ADD~1-14[0]</port>
								<port name="sumout">$add~8^ADD~1-14[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~8^ADD~1-15[1]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">fle.in[1]-&gt;lut5_reg2 open fle.in[5]-&gt;lut5_inputs_22 open open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~8^ADD~1-15[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut4_in1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[0]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~8^ADD~1-15[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~8^ADD~1-15[0]</port>
								<port name="sumout">$add~8^ADD~1-15[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
			<block name="$add~8^ADD~1-16[1]" instance="fle[8]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I4[0]-&gt;lutA open lab.I1[9]-&gt;lutC lab.I2[11]-&gt;lutD open open lab.I4[1]-&gt;lutG open</port>
					<port name="cin">fle[7].cout[0]-&gt;carry_link</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~8^ADD~1-16[1]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;lut5_inputs_1 fle.in[3]-&gt;lut5_inputs_1 open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~8^ADD~1-16[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~8^ADD~1-16[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~8^ADD~1-16[0]</port>
								<port name="sumout">$add~8^ADD~1-16[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~8^ADD~1-17[1]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 open fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~8^ADD~1-17[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut4_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~8^ADD~1-17[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~8^ADD~1-17[0]</port>
								<port name="sumout">$add~8^ADD~1-17[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
			<block name="$add~8^ADD~1-18[1]" instance="fle[9]" mode="n2_lut5">
				<inputs>
					<port name="in">open open lab.I2[9]-&gt;lutC lab.I4[7]-&gt;lutD open lab.I4[5]-&gt;lutF lab.I3[10]-&gt;lutG open</port>
					<port name="cin">fle[8].cout[0]-&gt;carry_link</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~8^ADD~1-18[1]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;lut5_inputs_1 fle.in[3]-&gt;lut5_inputs_1 open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~8^ADD~1-18[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~8^ADD~1-18[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~8^ADD~1-18[0]</port>
								<port name="sumout">$add~8^ADD~1-18[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~8^ADD~1-19[1]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[5]-&gt;lut5_inputs_22 fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~8^ADD~1-19[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~8^ADD~1-19[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~8^ADD~1-19[0]</port>
								<port name="sumout">$add~8^ADD~1-19[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="$add~7^ADD~2-0~dummy_output~0~1" instance="clb[22]" mode="default">
		<inputs>
			<port name="I1">open open open $sdff~12^Q~11 open open $sdff~10^Q~15 $sdff~12^Q~3 open open $sdff~10^Q~4 open open $sdff~10^Q~8 open</port>
			<port name="I2">$sdff~12^Q~12 vcc $sdff~12^Q~14 $sdff~10^Q~5 $sdff~12^Q~13 open $sdff~12^Q~15 $sdff~10^Q~9 $sdff~10^Q~13 open $sdff~10^Q~7 $sdff~10^Q~11 $sdff~12^Q~17 open $sdff~12^Q~7</port>
			<port name="I3">gnd $sdff~12^Q~4 $sdff~12^Q~5 $sdff~12^Q~1 $sdff~10^Q~2 $sdff~12^Q~18 open $sdff~12^Q~10 $sdff~10^Q~0 $sdff~12^Q~0 $sdff~12^Q~8 $sdff~12^Q~9 $sdff~10^Q~10 $sdff~12^Q~2 $sdff~10^Q~12</port>
			<port name="I4">open $sdff~10^Q~6 open open $sdff~12^Q~6 $sdff~10^Q~1 $sdff~10^Q~17 open $sdff~12^Q~16 $sdff~10^Q~3 open $sdff~10^Q~16 open $sdff~10^Q~18 $sdff~10^Q~14</port>
			<port name="cin">gnd</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open open open lab[0].O[11]-&gt;output lab[0].O[12]-&gt;output lab[0].O[13]-&gt;output lab[0].O[14]-&gt;output lab[0].O[15]-&gt;output lab[0].O[16]-&gt;output lab[0].O[17]-&gt;output lab[0].O[18]-&gt;output lab[0].O[19]-&gt;output open open open open open open open open open open lab[0].O[30]-&gt;output lab[0].O[31]-&gt;output lab[0].O[32]-&gt;output lab[0].O[33]-&gt;output lab[0].O[34]-&gt;output lab[0].O[35]-&gt;output lab[0].O[36]-&gt;output lab[0].O[37]-&gt;output lab[0].O[38]-&gt;output lab[0].O[39]-&gt;output</port>
			<port name="cout">lab[0].cout[0]-&gt;carry_out</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="$add~7^ADD~2-0~dummy_output~0~1" instance="lab[0]" mode="default">
			<inputs>
				<port name="I1">open open open open open open open open open clb.I1[6]-&gt;Input_feedback_I1 clb.I1[10]-&gt;Input_feedback_I1 clb.I1[3]-&gt;Input_feedback_I1 open clb.I1[7]-&gt;Input_feedback_I1 clb.I1[13]-&gt;Input_feedback_I1</port>
				<port name="I2">open clb.I2[2]-&gt;Input_feedback_I2 clb.I2[0]-&gt;Input_feedback_I2 clb.I2[8]-&gt;Input_feedback_I2 clb.I2[4]-&gt;Input_feedback_I2 clb.I2[7]-&gt;Input_feedback_I2 clb.I2[11]-&gt;Input_feedback_I2 clb.I2[10]-&gt;Input_feedback_I2 clb.I2[3]-&gt;Input_feedback_I2 clb.I2[12]-&gt;Input_feedback_I2 clb.I2[1]-&gt;Input_feedback_I2 clb.I2[6]-&gt;Input_feedback_I2 clb.I2[14]-&gt;Input_feedback_I2 open open</port>
				<port name="I3">clb.I3[9]-&gt;Input_feedback_I3 clb.I3[3]-&gt;Input_feedback_I3 clb.I3[14]-&gt;Input_feedback_I3 clb.I3[13]-&gt;Input_feedback_I3 clb.I3[11]-&gt;Input_feedback_I3 clb.I3[12]-&gt;Input_feedback_I3 clb.I3[7]-&gt;Input_feedback_I3 clb.I3[10]-&gt;Input_feedback_I3 clb.I3[2]-&gt;Input_feedback_I3 clb.I3[8]-&gt;Input_feedback_I3 clb.I3[5]-&gt;Input_feedback_I3 clb.I3[1]-&gt;Input_feedback_I3 clb.I3[4]-&gt;Input_feedback_I3 clb.I3[0]-&gt;Input_feedback_I3 open</port>
				<port name="I4">clb.I4[8]-&gt;Input_feedback_I4 clb.I4[11]-&gt;Input_feedback_I4 clb.I4[14]-&gt;Input_feedback_I4 clb.I4[1]-&gt;Input_feedback_I4 clb.I4[5]-&gt;Input_feedback_I4 clb.I4[13]-&gt;Input_feedback_I4 clb.I4[9]-&gt;Input_feedback_I4 clb.I4[6]-&gt;Input_feedback_I4 open open open open open open clb.I4[4]-&gt;Input_feedback_I4</port>
				<port name="cin">clb.cin[0]-&gt;carry_in</port>
			</inputs>
			<outputs>
				<port name="O">open open open open open open open open open open open fle[1].out[1]-&gt;labouts2 fle[2].out[1]-&gt;labouts2 fle[3].out[1]-&gt;labouts2 fle[4].out[1]-&gt;labouts2 fle[5].out[1]-&gt;labouts2 fle[6].out[1]-&gt;labouts2 fle[7].out[1]-&gt;labouts2 fle[8].out[1]-&gt;labouts2 fle[9].out[1]-&gt;labouts2 open open open open open open open open open open fle[0].out[3]-&gt;labouts4 fle[1].out[3]-&gt;labouts4 fle[2].out[3]-&gt;labouts4 fle[3].out[3]-&gt;labouts4 fle[4].out[3]-&gt;labouts4 fle[5].out[3]-&gt;labouts4 fle[6].out[3]-&gt;labouts4 fle[7].out[3]-&gt;labouts4 fle[8].out[3]-&gt;labouts4 fle[9].out[3]-&gt;labouts4</port>
				<port name="cout">fle[9].cout[0]-&gt;carry_out</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$add~7^ADD~2-0~dummy_output~0~1" instance="fle[0]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I3[0]-&gt;lutA lab.I3[13]-&gt;lutB lab.I2[10]-&gt;lutC open open open lab.I3[9]-&gt;lutG open</port>
					<port name="cin">lab.cin[0]-&gt;carry_in</port>
				</inputs>
				<outputs>
					<port name="out">open open open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~7^ADD~2-0~dummy_output~0~1" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open fle.in[1]-&gt;lut5_reg2 fle.in[2]-&gt;lut5_inputs_1 open open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">open open</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~7^ADD~2-0~dummy_output~0~1" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open open</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut4_in2 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~7^ADD~2-0~dummy_output~0~1" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~7^ADD~2-0[0]</port>
								<port name="sumout">open</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~7^ADD~2-1[1]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 open fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~7^ADD~2-1[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut4_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~7^ADD~2-1[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~7^ADD~2-1[0]</port>
								<port name="sumout">$add~7^ADD~2-1[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
			<block name="$add~7^ADD~2-2[1]" instance="fle[1]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I3[3]-&gt;lutA lab.I3[1]-&gt;lutB open lab.I4[4]-&gt;lutD open open lab.I3[12]-&gt;lutG open</port>
					<port name="cin">fle[0].cout[0]-&gt;carry_link</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~7^ADD~2-2[1]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open fle.in[1]-&gt;lut5_reg2 open fle.in[3]-&gt;lut5_inputs_1 open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~7^ADD~2-2[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut4_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~7^ADD~2-2[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~7^ADD~2-2[0]</port>
								<port name="sumout">$add~7^ADD~2-2[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~7^ADD~2-3[1]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 open fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~7^ADD~2-3[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut4_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~7^ADD~2-3[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~7^ADD~2-3[0]</port>
								<port name="sumout">$add~7^ADD~2-3[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
			<block name="$add~7^ADD~2-4[1]" instance="fle[2]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I3[11]-&gt;lutA open lab.I1[13]-&gt;lutC lab.I4[6]-&gt;lutD open lab.I1[10]-&gt;lutF open open</port>
					<port name="cin">fle[1].cout[0]-&gt;carry_link</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~7^ADD~2-4[1]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;lut5_inputs_1 fle.in[3]-&gt;lut5_inputs_1 open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~7^ADD~2-4[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~7^ADD~2-4[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~7^ADD~2-4[0]</port>
								<port name="sumout">$add~7^ADD~2-4[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~7^ADD~2-5[1]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 fle.in[5]-&gt;lut5_inputs_22 open open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~7^ADD~2-5[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut4_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~7^ADD~2-5[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~7^ADD~2-5[0]</port>
								<port name="sumout">$add~7^ADD~2-5[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
			<block name="$add~7^ADD~2-6[1]" instance="fle[3]" mode="n2_lut5">
				<inputs>
					<port name="in">open lab.I3[8]-&gt;lutB lab.I2[8]-&gt;lutC open open lab.I4[3]-&gt;lutF lab.I4[14]-&gt;lutG open</port>
					<port name="cin">fle[2].cout[0]-&gt;carry_link</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~7^ADD~2-6[1]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open fle.in[1]-&gt;lut5_reg2 fle.in[2]-&gt;lut5_inputs_1 open open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~7^ADD~2-6[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut4_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~7^ADD~2-6[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~7^ADD~2-6[0]</port>
								<port name="sumout">$add~7^ADD~2-6[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~7^ADD~2-7[1]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[5]-&gt;lut5_inputs_22 fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~7^ADD~2-7[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~7^ADD~2-7[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~7^ADD~2-7[0]</port>
								<port name="sumout">$add~7^ADD~2-7[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
			<block name="$add~7^ADD~2-8[1]" instance="fle[4]" mode="n2_lut5">
				<inputs>
					<port name="in">open open lab.I2[7]-&gt;lutC lab.I2[12]-&gt;lutD open lab.I1[14]-&gt;lutF lab.I3[7]-&gt;lutG open</port>
					<port name="cin">fle[3].cout[0]-&gt;carry_link</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~7^ADD~2-8[1]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;lut5_inputs_1 fle.in[3]-&gt;lut5_inputs_1 open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~7^ADD~2-8[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~7^ADD~2-8[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~7^ADD~2-8[0]</port>
								<port name="sumout">$add~7^ADD~2-8[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~7^ADD~2-9[1]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[5]-&gt;lut5_inputs_22 fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~7^ADD~2-9[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~7^ADD~2-9[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~7^ADD~2-9[0]</port>
								<port name="sumout">$add~7^ADD~2-9[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
			<block name="$add~7^ADD~2-10[1]" instance="fle[5]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I3[6]-&gt;lutA lab.I3[4]-&gt;lutB lab.I2[5]-&gt;lutC open open open lab.I3[5]-&gt;lutG open</port>
					<port name="cin">fle[4].cout[0]-&gt;carry_link</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~7^ADD~2-10[1]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open fle.in[1]-&gt;lut5_reg2 fle.in[2]-&gt;lut5_inputs_1 open open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~7^ADD~2-10[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut4_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~7^ADD~2-10[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~7^ADD~2-10[0]</port>
								<port name="sumout">$add~7^ADD~2-10[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~7^ADD~2-11[1]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 open fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~7^ADD~2-11[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut4_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~7^ADD~2-11[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~7^ADD~2-11[0]</port>
								<port name="sumout">$add~7^ADD~2-11[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
			<block name="$add~7^ADD~2-12[1]" instance="fle[6]" mode="n2_lut5">
				<inputs>
					<port name="in">open lab.I2[2]-&gt;lutB lab.I1[11]-&gt;lutC lab.I2[6]-&gt;lutD open open lab.I3[2]-&gt;lutG open</port>
					<port name="cin">fle[5].cout[0]-&gt;carry_link</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~7^ADD~2-12[1]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;lut5_inputs_1 fle.in[3]-&gt;lut5_inputs_1 open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~7^ADD~2-12[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~7^ADD~2-12[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~7^ADD~2-12[0]</port>
								<port name="sumout">$add~7^ADD~2-12[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~7^ADD~2-13[1]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">fle.in[1]-&gt;lut5_reg2 open open fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~7^ADD~2-13[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut4_in1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[0]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~7^ADD~2-13[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~7^ADD~2-13[0]</port>
								<port name="sumout">$add~7^ADD~2-13[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
			<block name="$add~7^ADD~2-14[1]" instance="fle[7]" mode="n2_lut5">
				<inputs>
					<port name="in">open lab.I2[1]-&gt;lutB lab.I2[3]-&gt;lutC lab.I2[4]-&gt;lutD open lab.I4[2]-&gt;lutF open open</port>
					<port name="cin">fle[6].cout[0]-&gt;carry_link</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~7^ADD~2-14[1]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;lut5_inputs_1 fle.in[3]-&gt;lut5_inputs_1 open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~7^ADD~2-14[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~7^ADD~2-14[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~7^ADD~2-14[0]</port>
								<port name="sumout">$add~7^ADD~2-14[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~7^ADD~2-15[1]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">fle.in[1]-&gt;lut5_reg2 open fle.in[5]-&gt;lut5_inputs_22 open open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~7^ADD~2-15[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut4_in1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[0]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~7^ADD~2-15[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~7^ADD~2-15[0]</port>
								<port name="sumout">$add~7^ADD~2-15[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
			<block name="$add~7^ADD~2-16[1]" instance="fle[8]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I4[0]-&gt;lutA open lab.I1[9]-&gt;lutC lab.I2[11]-&gt;lutD open open lab.I4[1]-&gt;lutG open</port>
					<port name="cin">fle[7].cout[0]-&gt;carry_link</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~7^ADD~2-16[1]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;lut5_inputs_1 fle.in[3]-&gt;lut5_inputs_1 open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~7^ADD~2-16[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~7^ADD~2-16[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~7^ADD~2-16[0]</port>
								<port name="sumout">$add~7^ADD~2-16[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~7^ADD~2-17[1]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 open fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~7^ADD~2-17[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut4_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~7^ADD~2-17[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~7^ADD~2-17[0]</port>
								<port name="sumout">$add~7^ADD~2-17[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
			<block name="$add~7^ADD~2-18[1]" instance="fle[9]" mode="n2_lut5">
				<inputs>
					<port name="in">open open lab.I2[9]-&gt;lutC lab.I4[7]-&gt;lutD open lab.I4[5]-&gt;lutF lab.I3[10]-&gt;lutG open</port>
					<port name="cin">fle[8].cout[0]-&gt;carry_link</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~7^ADD~2-18[1]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;lut5_inputs_1 fle.in[3]-&gt;lut5_inputs_1 open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~7^ADD~2-18[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~7^ADD~2-18[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~7^ADD~2-18[0]</port>
								<port name="sumout">$add~7^ADD~2-18[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~7^ADD~2-19[1]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[5]-&gt;lut5_inputs_22 fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~7^ADD~2-19[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~7^ADD~2-19[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~7^ADD~2-19[0]</port>
								<port name="sumout">$add~7^ADD~2-19[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="$add~5^ADD~4-0~dummy_output~0~1" instance="clb[23]" mode="default">
		<inputs>
			<port name="I1">open open open a~15 open open open $sdff~12^Q~11 a~8 open open $sdff~12^Q~3 a~4 open open</port>
			<port name="I2">$sdff~12^Q~13 vcc $sdff~12^Q~17 a~13 a~5 open $sdff~12^Q~7 a~9 $sdff~12^Q~12 open $sdff~12^Q~15 a~11 $sdff~12^Q~14 open a~7</port>
			<port name="I3">$sdff~12^Q~18 $sdff~12^Q~2 gnd $sdff~12^Q~1 a~12 $sdff~12^Q~9 a~2 $sdff~12^Q~4 a~10 $sdff~12^Q~0 a~0 $sdff~12^Q~8 $sdff~12^Q~10 $sdff~12^Q~5 open</port>
			<port name="I4">$sdff~12^Q~16 a~17 open open a~18 a~6 open a~3 open a~1 open a~14 $sdff~12^Q~6 a~16 open</port>
			<port name="cin">gnd</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open open open lab[0].O[11]-&gt;output lab[0].O[12]-&gt;output lab[0].O[13]-&gt;output lab[0].O[14]-&gt;output lab[0].O[15]-&gt;output lab[0].O[16]-&gt;output lab[0].O[17]-&gt;output lab[0].O[18]-&gt;output lab[0].O[19]-&gt;output open open open open open open open open open open lab[0].O[30]-&gt;output lab[0].O[31]-&gt;output lab[0].O[32]-&gt;output lab[0].O[33]-&gt;output lab[0].O[34]-&gt;output lab[0].O[35]-&gt;output lab[0].O[36]-&gt;output lab[0].O[37]-&gt;output lab[0].O[38]-&gt;output lab[0].O[39]-&gt;output</port>
			<port name="cout">lab[0].cout[0]-&gt;carry_out</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="$add~5^ADD~4-0~dummy_output~0~1" instance="lab[0]" mode="default">
			<inputs>
				<port name="I1">open open open open open open open open open clb.I1[3]-&gt;Input_feedback_I1 clb.I1[12]-&gt;Input_feedback_I1 clb.I1[7]-&gt;Input_feedback_I1 open clb.I1[11]-&gt;Input_feedback_I1 clb.I1[8]-&gt;Input_feedback_I1</port>
				<port name="I2">open clb.I2[12]-&gt;Input_feedback_I2 clb.I2[8]-&gt;Input_feedback_I2 clb.I2[3]-&gt;Input_feedback_I2 clb.I2[0]-&gt;Input_feedback_I2 clb.I2[7]-&gt;Input_feedback_I2 clb.I2[11]-&gt;Input_feedback_I2 clb.I2[14]-&gt;Input_feedback_I2 clb.I2[4]-&gt;Input_feedback_I2 clb.I2[2]-&gt;Input_feedback_I2 clb.I2[1]-&gt;Input_feedback_I2 clb.I2[10]-&gt;Input_feedback_I2 clb.I2[6]-&gt;Input_feedback_I2 open open</port>
				<port name="I3">clb.I3[9]-&gt;Input_feedback_I3 clb.I3[3]-&gt;Input_feedback_I3 clb.I3[4]-&gt;Input_feedback_I3 clb.I3[1]-&gt;Input_feedback_I3 clb.I3[5]-&gt;Input_feedback_I3 clb.I3[8]-&gt;Input_feedback_I3 clb.I3[12]-&gt;Input_feedback_I3 clb.I3[11]-&gt;Input_feedback_I3 clb.I3[13]-&gt;Input_feedback_I3 clb.I3[10]-&gt;Input_feedback_I3 clb.I3[0]-&gt;Input_feedback_I3 clb.I3[7]-&gt;Input_feedback_I3 clb.I3[6]-&gt;Input_feedback_I3 clb.I3[2]-&gt;Input_feedback_I3 open</port>
				<port name="I4">clb.I4[0]-&gt;Input_feedback_I4 clb.I4[13]-&gt;Input_feedback_I4 clb.I4[11]-&gt;Input_feedback_I4 clb.I4[5]-&gt;Input_feedback_I4 clb.I4[9]-&gt;Input_feedback_I4 clb.I4[4]-&gt;Input_feedback_I4 clb.I4[7]-&gt;Input_feedback_I4 clb.I4[1]-&gt;Input_feedback_I4 open open open open open open clb.I4[12]-&gt;Input_feedback_I4</port>
				<port name="cin">clb.cin[0]-&gt;carry_in</port>
			</inputs>
			<outputs>
				<port name="O">open open open open open open open open open open open fle[1].out[1]-&gt;labouts2 fle[2].out[1]-&gt;labouts2 fle[3].out[1]-&gt;labouts2 fle[4].out[1]-&gt;labouts2 fle[5].out[1]-&gt;labouts2 fle[6].out[1]-&gt;labouts2 fle[7].out[1]-&gt;labouts2 fle[8].out[1]-&gt;labouts2 fle[9].out[1]-&gt;labouts2 open open open open open open open open open open fle[0].out[3]-&gt;labouts4 fle[1].out[3]-&gt;labouts4 fle[2].out[3]-&gt;labouts4 fle[3].out[3]-&gt;labouts4 fle[4].out[3]-&gt;labouts4 fle[5].out[3]-&gt;labouts4 fle[6].out[3]-&gt;labouts4 fle[7].out[3]-&gt;labouts4 fle[8].out[3]-&gt;labouts4 fle[9].out[3]-&gt;labouts4</port>
				<port name="cout">fle[9].cout[0]-&gt;carry_out</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$add~5^ADD~4-0~dummy_output~0~1" instance="fle[0]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I3[0]-&gt;lutA lab.I3[13]-&gt;lutB lab.I2[10]-&gt;lutC open open open lab.I3[9]-&gt;lutG open</port>
					<port name="cin">lab.cin[0]-&gt;carry_in</port>
				</inputs>
				<outputs>
					<port name="out">open open open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~5^ADD~4-0~dummy_output~0~1" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open fle.in[1]-&gt;lut5_reg2 fle.in[2]-&gt;lut5_inputs_1 open open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">open open</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~5^ADD~4-0~dummy_output~0~1" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open open</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut4_in2 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~5^ADD~4-0~dummy_output~0~1" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~5^ADD~4-0[0]</port>
								<port name="sumout">open</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~5^ADD~4-1[1]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 open fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~5^ADD~4-1[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut4_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~5^ADD~4-1[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~5^ADD~4-1[0]</port>
								<port name="sumout">$add~5^ADD~4-1[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
			<block name="$add~5^ADD~4-2[1]" instance="fle[1]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I3[3]-&gt;lutA lab.I3[1]-&gt;lutB open lab.I4[4]-&gt;lutD open open lab.I3[12]-&gt;lutG open</port>
					<port name="cin">fle[0].cout[0]-&gt;carry_link</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~5^ADD~4-2[1]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open fle.in[1]-&gt;lut5_reg2 open fle.in[3]-&gt;lut5_inputs_1 open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~5^ADD~4-2[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut4_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~5^ADD~4-2[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~5^ADD~4-2[0]</port>
								<port name="sumout">$add~5^ADD~4-2[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~5^ADD~4-3[1]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 open fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~5^ADD~4-3[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut4_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~5^ADD~4-3[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~5^ADD~4-3[0]</port>
								<port name="sumout">$add~5^ADD~4-3[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
			<block name="$add~5^ADD~4-4[1]" instance="fle[2]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I3[11]-&gt;lutA open lab.I1[13]-&gt;lutC lab.I4[6]-&gt;lutD open lab.I1[10]-&gt;lutF open open</port>
					<port name="cin">fle[1].cout[0]-&gt;carry_link</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~5^ADD~4-4[1]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;lut5_inputs_1 fle.in[3]-&gt;lut5_inputs_1 open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~5^ADD~4-4[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~5^ADD~4-4[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~5^ADD~4-4[0]</port>
								<port name="sumout">$add~5^ADD~4-4[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~5^ADD~4-5[1]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 fle.in[5]-&gt;lut5_inputs_22 open open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~5^ADD~4-5[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut4_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~5^ADD~4-5[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~5^ADD~4-5[0]</port>
								<port name="sumout">$add~5^ADD~4-5[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
			<block name="$add~5^ADD~4-6[1]" instance="fle[3]" mode="n2_lut5">
				<inputs>
					<port name="in">open lab.I3[8]-&gt;lutB lab.I2[8]-&gt;lutC open open lab.I4[3]-&gt;lutF lab.I4[14]-&gt;lutG open</port>
					<port name="cin">fle[2].cout[0]-&gt;carry_link</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~5^ADD~4-6[1]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open fle.in[1]-&gt;lut5_reg2 fle.in[2]-&gt;lut5_inputs_1 open open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~5^ADD~4-6[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut4_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~5^ADD~4-6[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~5^ADD~4-6[0]</port>
								<port name="sumout">$add~5^ADD~4-6[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~5^ADD~4-7[1]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[5]-&gt;lut5_inputs_22 fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~5^ADD~4-7[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~5^ADD~4-7[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~5^ADD~4-7[0]</port>
								<port name="sumout">$add~5^ADD~4-7[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
			<block name="$add~5^ADD~4-8[1]" instance="fle[4]" mode="n2_lut5">
				<inputs>
					<port name="in">open open lab.I2[7]-&gt;lutC lab.I2[12]-&gt;lutD open lab.I1[14]-&gt;lutF lab.I3[7]-&gt;lutG open</port>
					<port name="cin">fle[3].cout[0]-&gt;carry_link</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~5^ADD~4-8[1]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;lut5_inputs_1 fle.in[3]-&gt;lut5_inputs_1 open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~5^ADD~4-8[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~5^ADD~4-8[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~5^ADD~4-8[0]</port>
								<port name="sumout">$add~5^ADD~4-8[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~5^ADD~4-9[1]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[5]-&gt;lut5_inputs_22 fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~5^ADD~4-9[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~5^ADD~4-9[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~5^ADD~4-9[0]</port>
								<port name="sumout">$add~5^ADD~4-9[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
			<block name="$add~5^ADD~4-10[1]" instance="fle[5]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I3[6]-&gt;lutA lab.I3[4]-&gt;lutB lab.I2[5]-&gt;lutC open open open lab.I3[5]-&gt;lutG open</port>
					<port name="cin">fle[4].cout[0]-&gt;carry_link</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~5^ADD~4-10[1]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open fle.in[1]-&gt;lut5_reg2 fle.in[2]-&gt;lut5_inputs_1 open open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~5^ADD~4-10[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut4_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~5^ADD~4-10[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~5^ADD~4-10[0]</port>
								<port name="sumout">$add~5^ADD~4-10[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~5^ADD~4-11[1]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 open fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~5^ADD~4-11[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut4_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~5^ADD~4-11[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~5^ADD~4-11[0]</port>
								<port name="sumout">$add~5^ADD~4-11[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
			<block name="$add~5^ADD~4-12[1]" instance="fle[6]" mode="n2_lut5">
				<inputs>
					<port name="in">open lab.I2[2]-&gt;lutB lab.I1[11]-&gt;lutC lab.I2[6]-&gt;lutD open open lab.I3[2]-&gt;lutG open</port>
					<port name="cin">fle[5].cout[0]-&gt;carry_link</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~5^ADD~4-12[1]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;lut5_inputs_1 fle.in[3]-&gt;lut5_inputs_1 open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~5^ADD~4-12[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~5^ADD~4-12[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~5^ADD~4-12[0]</port>
								<port name="sumout">$add~5^ADD~4-12[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~5^ADD~4-13[1]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">fle.in[1]-&gt;lut5_reg2 open open fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~5^ADD~4-13[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut4_in1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[0]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~5^ADD~4-13[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~5^ADD~4-13[0]</port>
								<port name="sumout">$add~5^ADD~4-13[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
			<block name="$add~5^ADD~4-14[1]" instance="fle[7]" mode="n2_lut5">
				<inputs>
					<port name="in">open lab.I2[1]-&gt;lutB lab.I2[3]-&gt;lutC lab.I2[4]-&gt;lutD open lab.I4[2]-&gt;lutF open open</port>
					<port name="cin">fle[6].cout[0]-&gt;carry_link</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~5^ADD~4-14[1]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;lut5_inputs_1 fle.in[3]-&gt;lut5_inputs_1 open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~5^ADD~4-14[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~5^ADD~4-14[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~5^ADD~4-14[0]</port>
								<port name="sumout">$add~5^ADD~4-14[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~5^ADD~4-15[1]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">fle.in[1]-&gt;lut5_reg2 open fle.in[5]-&gt;lut5_inputs_22 open open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~5^ADD~4-15[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut4_in1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[0]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~5^ADD~4-15[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~5^ADD~4-15[0]</port>
								<port name="sumout">$add~5^ADD~4-15[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
			<block name="$add~5^ADD~4-16[1]" instance="fle[8]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I4[0]-&gt;lutA open lab.I1[9]-&gt;lutC lab.I2[11]-&gt;lutD open open lab.I4[1]-&gt;lutG open</port>
					<port name="cin">fle[7].cout[0]-&gt;carry_link</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~5^ADD~4-16[1]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;lut5_inputs_1 fle.in[3]-&gt;lut5_inputs_1 open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~5^ADD~4-16[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~5^ADD~4-16[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~5^ADD~4-16[0]</port>
								<port name="sumout">$add~5^ADD~4-16[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~5^ADD~4-17[1]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 open fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~5^ADD~4-17[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut4_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~5^ADD~4-17[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~5^ADD~4-17[0]</port>
								<port name="sumout">$add~5^ADD~4-17[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
			<block name="$add~5^ADD~4-18[1]" instance="fle[9]" mode="n2_lut5">
				<inputs>
					<port name="in">open open lab.I2[9]-&gt;lutC lab.I4[7]-&gt;lutD open lab.I4[5]-&gt;lutF lab.I3[10]-&gt;lutG open</port>
					<port name="cin">fle[8].cout[0]-&gt;carry_link</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~5^ADD~4-18[1]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;lut5_inputs_1 fle.in[3]-&gt;lut5_inputs_1 open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~5^ADD~4-18[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~5^ADD~4-18[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~5^ADD~4-18[0]</port>
								<port name="sumout">$add~5^ADD~4-18[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~5^ADD~4-19[1]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[5]-&gt;lut5_inputs_22 fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~5^ADD~4-19[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~5^ADD~4-19[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~5^ADD~4-19[0]</port>
								<port name="sumout">$add~5^ADD~4-19[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="$add~6^ADD~5-0~dummy_output~0~1" instance="clb[24]" mode="default">
		<inputs>
			<port name="I1">open open open $sdff~11^Q~11 open open open a~8 open open a~4 $sdff~11^Q~3 open open a~15</port>
			<port name="I2">$sdff~11^Q~17 a~13 $sdff~11^Q~15 a~5 $sdff~11^Q~12 $sdff~11^Q~13 open a~7 a~11 open open vcc a~9 $sdff~11^Q~14 $sdff~11^Q~7</port>
			<port name="I3">a~2 $sdff~11^Q~5 $sdff~11^Q~4 $sdff~11^Q~8 a~12 $sdff~11^Q~10 gnd $sdff~11^Q~2 a~0 $sdff~11^Q~18 $sdff~11^Q~0 $sdff~11^Q~9 open $sdff~11^Q~1 a~10</port>
			<port name="I4">$sdff~11^Q~16 a~1 a~14 open a~16 a~3 open open open open a~17 $sdff~11^Q~6 a~18 open a~6</port>
			<port name="cin">gnd</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open open open lab[0].O[11]-&gt;output lab[0].O[12]-&gt;output lab[0].O[13]-&gt;output lab[0].O[14]-&gt;output lab[0].O[15]-&gt;output lab[0].O[16]-&gt;output lab[0].O[17]-&gt;output lab[0].O[18]-&gt;output lab[0].O[19]-&gt;output open open open open open open open open open open lab[0].O[30]-&gt;output lab[0].O[31]-&gt;output lab[0].O[32]-&gt;output lab[0].O[33]-&gt;output lab[0].O[34]-&gt;output lab[0].O[35]-&gt;output lab[0].O[36]-&gt;output lab[0].O[37]-&gt;output lab[0].O[38]-&gt;output lab[0].O[39]-&gt;output</port>
			<port name="cout">lab[0].cout[0]-&gt;carry_out</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="$add~6^ADD~5-0~dummy_output~0~1" instance="lab[0]" mode="default">
			<inputs>
				<port name="I1">open open open open open open open open open clb.I1[14]-&gt;Input_feedback_I1 clb.I1[10]-&gt;Input_feedback_I1 clb.I1[3]-&gt;Input_feedback_I1 open clb.I1[11]-&gt;Input_feedback_I1 clb.I1[7]-&gt;Input_feedback_I1</port>
				<port name="I2">open clb.I2[13]-&gt;Input_feedback_I2 clb.I2[4]-&gt;Input_feedback_I2 clb.I2[1]-&gt;Input_feedback_I2 clb.I2[5]-&gt;Input_feedback_I2 clb.I2[12]-&gt;Input_feedback_I2 clb.I2[8]-&gt;Input_feedback_I2 clb.I2[7]-&gt;Input_feedback_I2 clb.I2[3]-&gt;Input_feedback_I2 clb.I2[0]-&gt;Input_feedback_I2 clb.I2[11]-&gt;Input_feedback_I2 clb.I2[2]-&gt;Input_feedback_I2 clb.I2[14]-&gt;Input_feedback_I2 open open</port>
				<port name="I3">clb.I3[10]-&gt;Input_feedback_I3 clb.I3[13]-&gt;Input_feedback_I3 clb.I3[4]-&gt;Input_feedback_I3 clb.I3[7]-&gt;Input_feedback_I3 clb.I3[11]-&gt;Input_feedback_I3 clb.I3[14]-&gt;Input_feedback_I3 clb.I3[5]-&gt;Input_feedback_I3 clb.I3[3]-&gt;Input_feedback_I3 clb.I3[1]-&gt;Input_feedback_I3 clb.I3[8]-&gt;Input_feedback_I3 clb.I3[9]-&gt;Input_feedback_I3 clb.I3[2]-&gt;Input_feedback_I3 clb.I3[0]-&gt;Input_feedback_I3 clb.I3[6]-&gt;Input_feedback_I3 open</port>
				<port name="I4">clb.I4[0]-&gt;Input_feedback_I4 clb.I4[4]-&gt;Input_feedback_I4 clb.I4[2]-&gt;Input_feedback_I4 clb.I4[14]-&gt;Input_feedback_I4 clb.I4[1]-&gt;Input_feedback_I4 clb.I4[12]-&gt;Input_feedback_I4 clb.I4[5]-&gt;Input_feedback_I4 clb.I4[10]-&gt;Input_feedback_I4 open open open open open open clb.I4[11]-&gt;Input_feedback_I4</port>
				<port name="cin">clb.cin[0]-&gt;carry_in</port>
			</inputs>
			<outputs>
				<port name="O">open open open open open open open open open open open fle[1].out[1]-&gt;labouts2 fle[2].out[1]-&gt;labouts2 fle[3].out[1]-&gt;labouts2 fle[4].out[1]-&gt;labouts2 fle[5].out[1]-&gt;labouts2 fle[6].out[1]-&gt;labouts2 fle[7].out[1]-&gt;labouts2 fle[8].out[1]-&gt;labouts2 fle[9].out[1]-&gt;labouts2 open open open open open open open open open open fle[0].out[3]-&gt;labouts4 fle[1].out[3]-&gt;labouts4 fle[2].out[3]-&gt;labouts4 fle[3].out[3]-&gt;labouts4 fle[4].out[3]-&gt;labouts4 fle[5].out[3]-&gt;labouts4 fle[6].out[3]-&gt;labouts4 fle[7].out[3]-&gt;labouts4 fle[8].out[3]-&gt;labouts4 fle[9].out[3]-&gt;labouts4</port>
				<port name="cout">fle[9].cout[0]-&gt;carry_out</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$add~6^ADD~5-0~dummy_output~0~1" instance="fle[0]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I3[0]-&gt;lutA lab.I3[13]-&gt;lutB lab.I2[10]-&gt;lutC open open open lab.I3[9]-&gt;lutG open</port>
					<port name="cin">lab.cin[0]-&gt;carry_in</port>
				</inputs>
				<outputs>
					<port name="out">open open open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~6^ADD~5-0~dummy_output~0~1" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open fle.in[1]-&gt;lut5_reg2 fle.in[2]-&gt;lut5_inputs_1 open open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">open open</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~6^ADD~5-0~dummy_output~0~1" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open open</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut4_in2 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~6^ADD~5-0~dummy_output~0~1" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~6^ADD~5-0[0]</port>
								<port name="sumout">open</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~6^ADD~5-1[1]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 open fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~6^ADD~5-1[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut4_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~6^ADD~5-1[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~6^ADD~5-1[0]</port>
								<port name="sumout">$add~6^ADD~5-1[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
			<block name="$add~6^ADD~5-2[1]" instance="fle[1]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I3[3]-&gt;lutA lab.I3[1]-&gt;lutB open lab.I4[4]-&gt;lutD open open lab.I3[12]-&gt;lutG open</port>
					<port name="cin">fle[0].cout[0]-&gt;carry_link</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~6^ADD~5-2[1]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open fle.in[1]-&gt;lut5_reg2 open fle.in[3]-&gt;lut5_inputs_1 open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~6^ADD~5-2[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut4_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~6^ADD~5-2[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~6^ADD~5-2[0]</port>
								<port name="sumout">$add~6^ADD~5-2[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~6^ADD~5-3[1]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 open fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~6^ADD~5-3[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut4_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~6^ADD~5-3[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~6^ADD~5-3[0]</port>
								<port name="sumout">$add~6^ADD~5-3[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
			<block name="$add~6^ADD~5-4[1]" instance="fle[2]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I3[11]-&gt;lutA open lab.I1[13]-&gt;lutC lab.I4[6]-&gt;lutD open lab.I1[10]-&gt;lutF open open</port>
					<port name="cin">fle[1].cout[0]-&gt;carry_link</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~6^ADD~5-4[1]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;lut5_inputs_1 fle.in[3]-&gt;lut5_inputs_1 open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~6^ADD~5-4[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~6^ADD~5-4[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~6^ADD~5-4[0]</port>
								<port name="sumout">$add~6^ADD~5-4[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~6^ADD~5-5[1]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 fle.in[5]-&gt;lut5_inputs_22 open open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~6^ADD~5-5[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut4_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~6^ADD~5-5[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~6^ADD~5-5[0]</port>
								<port name="sumout">$add~6^ADD~5-5[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
			<block name="$add~6^ADD~5-6[1]" instance="fle[3]" mode="n2_lut5">
				<inputs>
					<port name="in">open lab.I3[8]-&gt;lutB lab.I2[8]-&gt;lutC open open lab.I4[3]-&gt;lutF lab.I4[14]-&gt;lutG open</port>
					<port name="cin">fle[2].cout[0]-&gt;carry_link</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~6^ADD~5-6[1]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open fle.in[1]-&gt;lut5_reg2 fle.in[2]-&gt;lut5_inputs_1 open open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~6^ADD~5-6[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut4_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~6^ADD~5-6[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~6^ADD~5-6[0]</port>
								<port name="sumout">$add~6^ADD~5-6[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~6^ADD~5-7[1]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[5]-&gt;lut5_inputs_22 fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~6^ADD~5-7[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~6^ADD~5-7[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~6^ADD~5-7[0]</port>
								<port name="sumout">$add~6^ADD~5-7[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
			<block name="$add~6^ADD~5-8[1]" instance="fle[4]" mode="n2_lut5">
				<inputs>
					<port name="in">open open lab.I2[7]-&gt;lutC lab.I2[12]-&gt;lutD open lab.I1[14]-&gt;lutF lab.I3[7]-&gt;lutG open</port>
					<port name="cin">fle[3].cout[0]-&gt;carry_link</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~6^ADD~5-8[1]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;lut5_inputs_1 fle.in[3]-&gt;lut5_inputs_1 open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~6^ADD~5-8[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~6^ADD~5-8[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~6^ADD~5-8[0]</port>
								<port name="sumout">$add~6^ADD~5-8[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~6^ADD~5-9[1]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[5]-&gt;lut5_inputs_22 fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~6^ADD~5-9[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~6^ADD~5-9[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~6^ADD~5-9[0]</port>
								<port name="sumout">$add~6^ADD~5-9[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
			<block name="$add~6^ADD~5-10[1]" instance="fle[5]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I3[6]-&gt;lutA lab.I3[4]-&gt;lutB lab.I2[5]-&gt;lutC open open open lab.I3[5]-&gt;lutG open</port>
					<port name="cin">fle[4].cout[0]-&gt;carry_link</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~6^ADD~5-10[1]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open fle.in[1]-&gt;lut5_reg2 fle.in[2]-&gt;lut5_inputs_1 open open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~6^ADD~5-10[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut4_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~6^ADD~5-10[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~6^ADD~5-10[0]</port>
								<port name="sumout">$add~6^ADD~5-10[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~6^ADD~5-11[1]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 open fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~6^ADD~5-11[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut4_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~6^ADD~5-11[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~6^ADD~5-11[0]</port>
								<port name="sumout">$add~6^ADD~5-11[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
			<block name="$add~6^ADD~5-12[1]" instance="fle[6]" mode="n2_lut5">
				<inputs>
					<port name="in">open lab.I2[2]-&gt;lutB lab.I1[11]-&gt;lutC lab.I2[6]-&gt;lutD open open lab.I3[2]-&gt;lutG open</port>
					<port name="cin">fle[5].cout[0]-&gt;carry_link</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~6^ADD~5-12[1]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;lut5_inputs_1 fle.in[3]-&gt;lut5_inputs_1 open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~6^ADD~5-12[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~6^ADD~5-12[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~6^ADD~5-12[0]</port>
								<port name="sumout">$add~6^ADD~5-12[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~6^ADD~5-13[1]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">fle.in[1]-&gt;lut5_reg2 open open fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~6^ADD~5-13[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut4_in1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[0]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~6^ADD~5-13[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~6^ADD~5-13[0]</port>
								<port name="sumout">$add~6^ADD~5-13[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
			<block name="$add~6^ADD~5-14[1]" instance="fle[7]" mode="n2_lut5">
				<inputs>
					<port name="in">open lab.I2[1]-&gt;lutB lab.I2[3]-&gt;lutC lab.I2[4]-&gt;lutD open lab.I4[2]-&gt;lutF open open</port>
					<port name="cin">fle[6].cout[0]-&gt;carry_link</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~6^ADD~5-14[1]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;lut5_inputs_1 fle.in[3]-&gt;lut5_inputs_1 open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~6^ADD~5-14[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~6^ADD~5-14[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~6^ADD~5-14[0]</port>
								<port name="sumout">$add~6^ADD~5-14[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~6^ADD~5-15[1]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">fle.in[1]-&gt;lut5_reg2 open fle.in[5]-&gt;lut5_inputs_22 open open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~6^ADD~5-15[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut4_in1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[0]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~6^ADD~5-15[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~6^ADD~5-15[0]</port>
								<port name="sumout">$add~6^ADD~5-15[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
			<block name="$add~6^ADD~5-16[1]" instance="fle[8]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I4[0]-&gt;lutA open lab.I1[9]-&gt;lutC lab.I2[11]-&gt;lutD open open lab.I4[1]-&gt;lutG open</port>
					<port name="cin">fle[7].cout[0]-&gt;carry_link</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~6^ADD~5-16[1]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;lut5_inputs_1 fle.in[3]-&gt;lut5_inputs_1 open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~6^ADD~5-16[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~6^ADD~5-16[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~6^ADD~5-16[0]</port>
								<port name="sumout">$add~6^ADD~5-16[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~6^ADD~5-17[1]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 open fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~6^ADD~5-17[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut4_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~6^ADD~5-17[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~6^ADD~5-17[0]</port>
								<port name="sumout">$add~6^ADD~5-17[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
			<block name="$add~6^ADD~5-18[1]" instance="fle[9]" mode="n2_lut5">
				<inputs>
					<port name="in">open open lab.I2[9]-&gt;lutC lab.I4[7]-&gt;lutD open lab.I4[5]-&gt;lutF lab.I3[10]-&gt;lutG open</port>
					<port name="cin">fle[8].cout[0]-&gt;carry_link</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~6^ADD~5-18[1]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;lut5_inputs_1 fle.in[3]-&gt;lut5_inputs_1 open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~6^ADD~5-18[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~6^ADD~5-18[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~6^ADD~5-18[0]</port>
								<port name="sumout">$add~6^ADD~5-18[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~6^ADD~5-19[1]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[5]-&gt;lut5_inputs_22 fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~6^ADD~5-19[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~6^ADD~5-19[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~6^ADD~5-19[0]</port>
								<port name="sumout">$add~6^ADD~5-19[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="$add~19^ADD~6-0~dummy_output~0~1" instance="clb[25]" mode="default">
		<inputs>
			<port name="I1">open open open b~8 open a~11 a~3 open open open open b~15 open b~4 open</port>
			<port name="I2">a~14 open b~13 open b~5 a~15 b~7 a~12 b~9 open b~11 vcc a~7 a~17 a~13</port>
			<port name="I3">a~9 a~10 a~4 a~18 a~1 b~2 gnd b~12 a~0 b~0 open b~10 a~5 a~2 a~8</port>
			<port name="I4">a~6 open a~16 open b~17 open b~3 open b~16 open b~6 b~14 b~1 open b~18</port>
			<port name="cin">gnd</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open open open lab[0].O[11]-&gt;output lab[0].O[12]-&gt;output lab[0].O[13]-&gt;output lab[0].O[14]-&gt;output lab[0].O[15]-&gt;output lab[0].O[16]-&gt;output lab[0].O[17]-&gt;output lab[0].O[18]-&gt;output lab[0].O[19]-&gt;output open open open open open open open open open open lab[0].O[30]-&gt;output lab[0].O[31]-&gt;output lab[0].O[32]-&gt;output lab[0].O[33]-&gt;output lab[0].O[34]-&gt;output lab[0].O[35]-&gt;output lab[0].O[36]-&gt;output lab[0].O[37]-&gt;output lab[0].O[38]-&gt;output lab[0].O[39]-&gt;output</port>
			<port name="cout">lab[0].cout[0]-&gt;carry_out</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="$add~19^ADD~6-0~dummy_output~0~1" instance="lab[0]" mode="default">
			<inputs>
				<port name="I1">open open open open open open open open open clb.I1[11]-&gt;Input_feedback_I1 clb.I1[13]-&gt;Input_feedback_I1 clb.I1[5]-&gt;Input_feedback_I1 open clb.I1[6]-&gt;Input_feedback_I1 clb.I1[3]-&gt;Input_feedback_I1</port>
				<port name="I2">open clb.I2[0]-&gt;Input_feedback_I2 clb.I2[7]-&gt;Input_feedback_I2 clb.I2[2]-&gt;Input_feedback_I2 clb.I2[14]-&gt;Input_feedback_I2 clb.I2[8]-&gt;Input_feedback_I2 clb.I2[10]-&gt;Input_feedback_I2 clb.I2[6]-&gt;Input_feedback_I2 clb.I2[4]-&gt;Input_feedback_I2 clb.I2[13]-&gt;Input_feedback_I2 clb.I2[11]-&gt;Input_feedback_I2 clb.I2[5]-&gt;Input_feedback_I2 clb.I2[12]-&gt;Input_feedback_I2 open open</port>
				<port name="I3">clb.I3[8]-&gt;Input_feedback_I3 clb.I3[4]-&gt;Input_feedback_I3 clb.I3[7]-&gt;Input_feedback_I3 clb.I3[13]-&gt;Input_feedback_I3 clb.I3[0]-&gt;Input_feedback_I3 clb.I3[11]-&gt;Input_feedback_I3 clb.I3[1]-&gt;Input_feedback_I3 clb.I3[14]-&gt;Input_feedback_I3 clb.I3[12]-&gt;Input_feedback_I3 clb.I3[9]-&gt;Input_feedback_I3 clb.I3[3]-&gt;Input_feedback_I3 clb.I3[2]-&gt;Input_feedback_I3 clb.I3[5]-&gt;Input_feedback_I3 clb.I3[6]-&gt;Input_feedback_I3 open</port>
				<port name="I4">clb.I4[2]-&gt;Input_feedback_I4 clb.I4[8]-&gt;Input_feedback_I4 clb.I4[11]-&gt;Input_feedback_I4 clb.I4[10]-&gt;Input_feedback_I4 clb.I4[12]-&gt;Input_feedback_I4 clb.I4[14]-&gt;Input_feedback_I4 clb.I4[6]-&gt;Input_feedback_I4 clb.I4[4]-&gt;Input_feedback_I4 open open open open open open clb.I4[0]-&gt;Input_feedback_I4</port>
				<port name="cin">clb.cin[0]-&gt;carry_in</port>
			</inputs>
			<outputs>
				<port name="O">open open open open open open open open open open open fle[1].out[1]-&gt;labouts2 fle[2].out[1]-&gt;labouts2 fle[3].out[1]-&gt;labouts2 fle[4].out[1]-&gt;labouts2 fle[5].out[1]-&gt;labouts2 fle[6].out[1]-&gt;labouts2 fle[7].out[1]-&gt;labouts2 fle[8].out[1]-&gt;labouts2 fle[9].out[1]-&gt;labouts2 open open open open open open open open open open fle[0].out[3]-&gt;labouts4 fle[1].out[3]-&gt;labouts4 fle[2].out[3]-&gt;labouts4 fle[3].out[3]-&gt;labouts4 fle[4].out[3]-&gt;labouts4 fle[5].out[3]-&gt;labouts4 fle[6].out[3]-&gt;labouts4 fle[7].out[3]-&gt;labouts4 fle[8].out[3]-&gt;labouts4 fle[9].out[3]-&gt;labouts4</port>
				<port name="cout">fle[9].cout[0]-&gt;carry_out</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$add~19^ADD~6-0~dummy_output~0~1" instance="fle[0]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I3[0]-&gt;lutA lab.I3[13]-&gt;lutB lab.I2[10]-&gt;lutC open open open lab.I3[9]-&gt;lutG open</port>
					<port name="cin">lab.cin[0]-&gt;carry_in</port>
				</inputs>
				<outputs>
					<port name="out">open open open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~19^ADD~6-0~dummy_output~0~1" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open fle.in[1]-&gt;lut5_reg2 fle.in[2]-&gt;lut5_inputs_1 open open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">open open</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~19^ADD~6-0~dummy_output~0~1" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open open</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut4_in2 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~19^ADD~6-0~dummy_output~0~1" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~19^ADD~6-0[0]</port>
								<port name="sumout">open</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~19^ADD~6-1[1]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 open fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~19^ADD~6-1[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut4_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~19^ADD~6-1[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~19^ADD~6-1[0]</port>
								<port name="sumout">$add~19^ADD~6-1[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
			<block name="$add~19^ADD~6-2[1]" instance="fle[1]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I3[3]-&gt;lutA lab.I3[1]-&gt;lutB open lab.I4[4]-&gt;lutD open open lab.I3[12]-&gt;lutG open</port>
					<port name="cin">fle[0].cout[0]-&gt;carry_link</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~19^ADD~6-2[1]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open fle.in[1]-&gt;lut5_reg2 open fle.in[3]-&gt;lut5_inputs_1 open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~19^ADD~6-2[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut4_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~19^ADD~6-2[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~19^ADD~6-2[0]</port>
								<port name="sumout">$add~19^ADD~6-2[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~19^ADD~6-3[1]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 open fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~19^ADD~6-3[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut4_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~19^ADD~6-3[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~19^ADD~6-3[0]</port>
								<port name="sumout">$add~19^ADD~6-3[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
			<block name="$add~19^ADD~6-4[1]" instance="fle[2]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I3[11]-&gt;lutA open lab.I1[13]-&gt;lutC lab.I4[6]-&gt;lutD open lab.I1[10]-&gt;lutF open open</port>
					<port name="cin">fle[1].cout[0]-&gt;carry_link</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~19^ADD~6-4[1]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;lut5_inputs_1 fle.in[3]-&gt;lut5_inputs_1 open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~19^ADD~6-4[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~19^ADD~6-4[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~19^ADD~6-4[0]</port>
								<port name="sumout">$add~19^ADD~6-4[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~19^ADD~6-5[1]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 fle.in[5]-&gt;lut5_inputs_22 open open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~19^ADD~6-5[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut4_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~19^ADD~6-5[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~19^ADD~6-5[0]</port>
								<port name="sumout">$add~19^ADD~6-5[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
			<block name="$add~19^ADD~6-6[1]" instance="fle[3]" mode="n2_lut5">
				<inputs>
					<port name="in">open lab.I3[8]-&gt;lutB lab.I2[8]-&gt;lutC open open lab.I4[3]-&gt;lutF lab.I4[14]-&gt;lutG open</port>
					<port name="cin">fle[2].cout[0]-&gt;carry_link</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~19^ADD~6-6[1]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open fle.in[1]-&gt;lut5_reg2 fle.in[2]-&gt;lut5_inputs_1 open open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~19^ADD~6-6[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut4_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~19^ADD~6-6[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~19^ADD~6-6[0]</port>
								<port name="sumout">$add~19^ADD~6-6[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~19^ADD~6-7[1]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[5]-&gt;lut5_inputs_22 fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~19^ADD~6-7[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~19^ADD~6-7[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~19^ADD~6-7[0]</port>
								<port name="sumout">$add~19^ADD~6-7[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
			<block name="$add~19^ADD~6-8[1]" instance="fle[4]" mode="n2_lut5">
				<inputs>
					<port name="in">open open lab.I2[7]-&gt;lutC lab.I2[12]-&gt;lutD open lab.I1[14]-&gt;lutF lab.I3[7]-&gt;lutG open</port>
					<port name="cin">fle[3].cout[0]-&gt;carry_link</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~19^ADD~6-8[1]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;lut5_inputs_1 fle.in[3]-&gt;lut5_inputs_1 open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~19^ADD~6-8[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~19^ADD~6-8[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~19^ADD~6-8[0]</port>
								<port name="sumout">$add~19^ADD~6-8[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~19^ADD~6-9[1]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[5]-&gt;lut5_inputs_22 fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~19^ADD~6-9[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~19^ADD~6-9[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~19^ADD~6-9[0]</port>
								<port name="sumout">$add~19^ADD~6-9[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
			<block name="$add~19^ADD~6-10[1]" instance="fle[5]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I3[6]-&gt;lutA lab.I3[4]-&gt;lutB lab.I2[5]-&gt;lutC open open open lab.I3[5]-&gt;lutG open</port>
					<port name="cin">fle[4].cout[0]-&gt;carry_link</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~19^ADD~6-10[1]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open fle.in[1]-&gt;lut5_reg2 fle.in[2]-&gt;lut5_inputs_1 open open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~19^ADD~6-10[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut4_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~19^ADD~6-10[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~19^ADD~6-10[0]</port>
								<port name="sumout">$add~19^ADD~6-10[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~19^ADD~6-11[1]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 open fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~19^ADD~6-11[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut4_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~19^ADD~6-11[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~19^ADD~6-11[0]</port>
								<port name="sumout">$add~19^ADD~6-11[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
			<block name="$add~19^ADD~6-12[1]" instance="fle[6]" mode="n2_lut5">
				<inputs>
					<port name="in">open lab.I2[2]-&gt;lutB lab.I1[11]-&gt;lutC lab.I2[6]-&gt;lutD open open lab.I3[2]-&gt;lutG open</port>
					<port name="cin">fle[5].cout[0]-&gt;carry_link</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~19^ADD~6-12[1]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;lut5_inputs_1 fle.in[3]-&gt;lut5_inputs_1 open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~19^ADD~6-12[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~19^ADD~6-12[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~19^ADD~6-12[0]</port>
								<port name="sumout">$add~19^ADD~6-12[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~19^ADD~6-13[1]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">fle.in[1]-&gt;lut5_reg2 open open fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~19^ADD~6-13[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut4_in1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[0]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~19^ADD~6-13[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~19^ADD~6-13[0]</port>
								<port name="sumout">$add~19^ADD~6-13[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
			<block name="$add~19^ADD~6-14[1]" instance="fle[7]" mode="n2_lut5">
				<inputs>
					<port name="in">open lab.I2[1]-&gt;lutB lab.I2[3]-&gt;lutC lab.I2[4]-&gt;lutD open lab.I4[2]-&gt;lutF open open</port>
					<port name="cin">fle[6].cout[0]-&gt;carry_link</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~19^ADD~6-14[1]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;lut5_inputs_1 fle.in[3]-&gt;lut5_inputs_1 open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~19^ADD~6-14[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~19^ADD~6-14[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~19^ADD~6-14[0]</port>
								<port name="sumout">$add~19^ADD~6-14[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~19^ADD~6-15[1]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">fle.in[1]-&gt;lut5_reg2 open fle.in[5]-&gt;lut5_inputs_22 open open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~19^ADD~6-15[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut4_in1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[0]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~19^ADD~6-15[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~19^ADD~6-15[0]</port>
								<port name="sumout">$add~19^ADD~6-15[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
			<block name="$add~19^ADD~6-16[1]" instance="fle[8]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I4[0]-&gt;lutA open lab.I1[9]-&gt;lutC lab.I2[11]-&gt;lutD open open lab.I4[1]-&gt;lutG open</port>
					<port name="cin">fle[7].cout[0]-&gt;carry_link</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~19^ADD~6-16[1]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;lut5_inputs_1 fle.in[3]-&gt;lut5_inputs_1 open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~19^ADD~6-16[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~19^ADD~6-16[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~19^ADD~6-16[0]</port>
								<port name="sumout">$add~19^ADD~6-16[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~19^ADD~6-17[1]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 open fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~19^ADD~6-17[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut4_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~19^ADD~6-17[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~19^ADD~6-17[0]</port>
								<port name="sumout">$add~19^ADD~6-17[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
			<block name="$add~19^ADD~6-18[1]" instance="fle[9]" mode="n2_lut5">
				<inputs>
					<port name="in">open open lab.I2[9]-&gt;lutC lab.I4[7]-&gt;lutD open lab.I4[5]-&gt;lutF lab.I3[10]-&gt;lutG open</port>
					<port name="cin">fle[8].cout[0]-&gt;carry_link</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~19^ADD~6-18[1]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;lut5_inputs_1 fle.in[3]-&gt;lut5_inputs_1 open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~19^ADD~6-18[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~19^ADD~6-18[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~19^ADD~6-18[0]</port>
								<port name="sumout">$add~19^ADD~6-18[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~19^ADD~6-19[1]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[5]-&gt;lut5_inputs_22 fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~19^ADD~6-19[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~19^ADD~6-19[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~19^ADD~6-19[0]</port>
								<port name="sumout">$add~19^ADD~6-19[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="$add~19^ADD~6-20[1]" instance="clb[26]" mode="default">
		<inputs>
			<port name="I1">open a~19 open a~21 open a~23 open a~20 open a~26 open a~31 open open open</port>
			<port name="I2">a~29 gnd a~27 open a~33 open b~31 b~25 b~33 open b~35 open open open b~29</port>
			<port name="I3">open a~24 open a~35 b~32 b~20 open b~34 open b~22 open a~25 a~34 a~28 a~30</port>
			<port name="I4">b~30 reset a~22 open b~28 a~32 b~24 open b~27 b~23 b~26 open b~19 open b~21</port>
			<port name="cin">$add~19^ADD~6-19[0]</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open open lab[0].O[10]-&gt;output lab[0].O[11]-&gt;output lab[0].O[12]-&gt;output lab[0].O[13]-&gt;output lab[0].O[14]-&gt;output lab[0].O[15]-&gt;output lab[0].O[16]-&gt;output lab[0].O[17]-&gt;output open lab[0].O[19]-&gt;output open open open open open open open open open open lab[0].O[30]-&gt;output lab[0].O[31]-&gt;output lab[0].O[32]-&gt;output lab[0].O[33]-&gt;output lab[0].O[34]-&gt;output lab[0].O[35]-&gt;output lab[0].O[36]-&gt;output lab[0].O[37]-&gt;output open lab[0].O[39]-&gt;output</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="$add~19^ADD~6-20[1]" instance="lab[0]" mode="default">
			<inputs>
				<port name="I1">clb.I1[7]-&gt;Input_feedback_I1 clb.I1[1]-&gt;Input_feedback_I1 open open open open open open clb.I1[11]-&gt;Input_feedback_I1 open open open clb.I1[3]-&gt;Input_feedback_I1 clb.I1[5]-&gt;Input_feedback_I1 clb.I1[9]-&gt;Input_feedback_I1</port>
				<port name="I2">open open open clb.I2[4]-&gt;Input_feedback_I2 open open open clb.I2[10]-&gt;Input_feedback_I2 clb.I2[8]-&gt;Input_feedback_I2 clb.I2[1]-&gt;Input_feedback_I2 clb.I2[6]-&gt;Input_feedback_I2 clb.I2[14]-&gt;Input_feedback_I2 clb.I2[7]-&gt;Input_feedback_I2 clb.I2[2]-&gt;Input_feedback_I2 clb.I2[0]-&gt;Input_feedback_I2</port>
				<port name="I3">open lab[0].O[8]-&gt;Input_feedback_I3 open clb.I3[4]-&gt;Input_feedback_I3 open clb.I3[3]-&gt;Input_feedback_I3 clb.I3[12]-&gt;Input_feedback_I3 clb.I3[7]-&gt;Input_feedback_I3 clb.I3[9]-&gt;Input_feedback_I3 clb.I3[1]-&gt;Input_feedback_I3 open clb.I3[11]-&gt;Input_feedback_I3 clb.I3[5]-&gt;Input_feedback_I3 clb.I3[14]-&gt;Input_feedback_I3 clb.I3[13]-&gt;Input_feedback_I3</port>
				<port name="I4">clb.I4[0]-&gt;Input_feedback_I4 lab[0].O[28]-&gt;Input_feedback_I4 clb.I4[5]-&gt;Input_feedback_I4 clb.I4[8]-&gt;Input_feedback_I4 clb.I4[6]-&gt;Input_feedback_I4 clb.I4[2]-&gt;Input_feedback_I4 open open clb.I4[1]-&gt;Input_feedback_I4 clb.I4[12]-&gt;Input_feedback_I4 clb.I4[9]-&gt;Input_feedback_I4 clb.I4[14]-&gt;Input_feedback_I4 clb.I4[4]-&gt;Input_feedback_I4 open clb.I4[10]-&gt;Input_feedback_I4</port>
				<port name="cin">clb.cin[0]-&gt;carry_in</port>
			</inputs>
			<outputs>
				<port name="O">open open open open open open open open fle[8].out[0]-&gt;labouts1 open fle[0].out[1]-&gt;labouts2 fle[1].out[1]-&gt;labouts2 fle[2].out[1]-&gt;labouts2 fle[3].out[1]-&gt;labouts2 fle[4].out[1]-&gt;labouts2 fle[5].out[1]-&gt;labouts2 fle[6].out[1]-&gt;labouts2 fle[7].out[1]-&gt;labouts2 open fle[9].out[1]-&gt;labouts2 open open open open open open open open fle[8].out[2]-&gt;labouts3 open fle[0].out[3]-&gt;labouts4 fle[1].out[3]-&gt;labouts4 fle[2].out[3]-&gt;labouts4 fle[3].out[3]-&gt;labouts4 fle[4].out[3]-&gt;labouts4 fle[5].out[3]-&gt;labouts4 fle[6].out[3]-&gt;labouts4 fle[7].out[3]-&gt;labouts4 open fle[9].out[3]-&gt;labouts4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clock</port>
			</clocks>
			<block name="$add~19^ADD~6-20[1]" instance="fle[0]" mode="n2_lut5">
				<inputs>
					<port name="in">open open lab.I1[1]-&gt;lutC lab.I4[9]-&gt;lutD open lab.I1[0]-&gt;lutF lab.I3[12]-&gt;lutG open</port>
					<port name="cin">lab.cin[0]-&gt;carry_in</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~19^ADD~6-20[1]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;lut5_inputs_1 fle.in[3]-&gt;lut5_inputs_1 open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~19^ADD~6-20[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~19^ADD~6-20[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~19^ADD~6-20[0]</port>
								<port name="sumout">$add~19^ADD~6-20[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~19^ADD~6-21[1]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[5]-&gt;lut5_inputs_22 fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~19^ADD~6-21[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~19^ADD~6-21[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~19^ADD~6-21[0]</port>
								<port name="sumout">$add~19^ADD~6-21[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
			<block name="$add~19^ADD~6-22[1]" instance="fle[1]" mode="n2_lut5">
				<inputs>
					<port name="in">open open lab.I1[12]-&gt;lutC lab.I4[11]-&gt;lutD open lab.I4[5]-&gt;lutF lab.I3[8]-&gt;lutG open</port>
					<port name="cin">fle[0].cout[0]-&gt;carry_link</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~19^ADD~6-22[1]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;lut5_inputs_1 fle.in[3]-&gt;lut5_inputs_1 open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~19^ADD~6-22[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~19^ADD~6-22[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~19^ADD~6-22[0]</port>
								<port name="sumout">$add~19^ADD~6-22[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~19^ADD~6-23[1]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[5]-&gt;lut5_inputs_22 fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~19^ADD~6-23[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~19^ADD~6-23[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~19^ADD~6-23[0]</port>
								<port name="sumout">$add~19^ADD~6-23[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
			<block name="$add~19^ADD~6-24[1]" instance="fle[2]" mode="n2_lut5">
				<inputs>
					<port name="in">open open lab.I1[13]-&gt;lutC lab.I4[10]-&gt;lutD open lab.I4[4]-&gt;lutF lab.I3[9]-&gt;lutG open</port>
					<port name="cin">fle[1].cout[0]-&gt;carry_link</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~19^ADD~6-24[1]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;lut5_inputs_1 fle.in[3]-&gt;lut5_inputs_1 open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~19^ADD~6-24[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~19^ADD~6-24[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~19^ADD~6-24[0]</port>
								<port name="sumout">$add~19^ADD~6-24[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~19^ADD~6-25[1]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[5]-&gt;lut5_inputs_22 fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~19^ADD~6-25[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~19^ADD~6-25[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~19^ADD~6-25[0]</port>
								<port name="sumout">$add~19^ADD~6-25[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
			<block name="$add~19^ADD~6-26[1]" instance="fle[3]" mode="n2_lut5">
				<inputs>
					<port name="in">open lab.I3[11]-&gt;lutB lab.I2[12]-&gt;lutC open open lab.I1[14]-&gt;lutF lab.I4[14]-&gt;lutG open</port>
					<port name="cin">fle[2].cout[0]-&gt;carry_link</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~19^ADD~6-26[1]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open fle.in[1]-&gt;lut5_reg2 fle.in[2]-&gt;lut5_inputs_1 open open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~19^ADD~6-26[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut4_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~19^ADD~6-26[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~19^ADD~6-26[0]</port>
								<port name="sumout">$add~19^ADD~6-26[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~19^ADD~6-27[1]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[5]-&gt;lut5_inputs_22 fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~19^ADD~6-27[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~19^ADD~6-27[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~19^ADD~6-27[0]</port>
								<port name="sumout">$add~19^ADD~6-27[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
			<block name="$add~19^ADD~6-28[1]" instance="fle[4]" mode="n2_lut5">
				<inputs>
					<port name="in">open open lab.I2[13]-&gt;lutC lab.I4[3]-&gt;lutD open lab.I4[12]-&gt;lutF lab.I3[14]-&gt;lutG open</port>
					<port name="cin">fle[3].cout[0]-&gt;carry_link</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~19^ADD~6-28[1]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;lut5_inputs_1 fle.in[3]-&gt;lut5_inputs_1 open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~19^ADD~6-28[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~19^ADD~6-28[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~19^ADD~6-28[0]</port>
								<port name="sumout">$add~19^ADD~6-28[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~19^ADD~6-29[1]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[5]-&gt;lut5_inputs_22 fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~19^ADD~6-29[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~19^ADD~6-29[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~19^ADD~6-29[0]</port>
								<port name="sumout">$add~19^ADD~6-29[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
			<block name="$add~19^ADD~6-30[1]" instance="fle[5]" mode="n2_lut5">
				<inputs>
					<port name="in">open open lab.I2[14]-&gt;lutC lab.I2[11]-&gt;lutD open lab.I4[0]-&gt;lutF lab.I3[13]-&gt;lutG open</port>
					<port name="cin">fle[4].cout[0]-&gt;carry_link</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~19^ADD~6-30[1]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;lut5_inputs_1 fle.in[3]-&gt;lut5_inputs_1 open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~19^ADD~6-30[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~19^ADD~6-30[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~19^ADD~6-30[0]</port>
								<port name="sumout">$add~19^ADD~6-30[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~19^ADD~6-31[1]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[5]-&gt;lut5_inputs_22 fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~19^ADD~6-31[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~19^ADD~6-31[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~19^ADD~6-31[0]</port>
								<port name="sumout">$add~19^ADD~6-31[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
			<block name="$add~19^ADD~6-32[1]" instance="fle[6]" mode="n2_lut5">
				<inputs>
					<port name="in">open open lab.I1[8]-&gt;lutC lab.I2[10]-&gt;lutD open lab.I4[2]-&gt;lutF lab.I3[3]-&gt;lutG open</port>
					<port name="cin">fle[5].cout[0]-&gt;carry_link</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~19^ADD~6-32[1]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;lut5_inputs_1 fle.in[3]-&gt;lut5_inputs_1 open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~19^ADD~6-32[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~19^ADD~6-32[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~19^ADD~6-32[0]</port>
								<port name="sumout">$add~19^ADD~6-32[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~19^ADD~6-33[1]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[5]-&gt;lut5_inputs_22 fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~19^ADD~6-33[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~19^ADD~6-33[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~19^ADD~6-33[0]</port>
								<port name="sumout">$add~19^ADD~6-33[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
			<block name="$add~19^ADD~6-34[1]" instance="fle[7]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I3[6]-&gt;lutA open lab.I2[3]-&gt;lutC lab.I2[8]-&gt;lutD open open lab.I3[7]-&gt;lutG open</port>
					<port name="cin">fle[6].cout[0]-&gt;carry_link</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~19^ADD~6-34[1]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;lut5_inputs_1 fle.in[3]-&gt;lut5_inputs_1 open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~19^ADD~6-34[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~19^ADD~6-34[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~19^ADD~6-34[0]</port>
								<port name="sumout">$add~19^ADD~6-34[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~19^ADD~6-35[1]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 open fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~19^ADD~6-35[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut4_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~19^ADD~6-35[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~19^ADD~6-35[0]</port>
								<port name="sumout">$add~19^ADD~6-35[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
			<block name="$add~19^ADD~6-36[1]" instance="fle[8]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I3[5]-&gt;lutA lab.I2[9]-&gt;lutB open lab.I2[7]-&gt;lutD open open open open</port>
					<port name="cin">fle[7].cout[0]-&gt;carry_link</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;lut5_outputs_1 open ble5[1].out[0]-&gt;lut5_outputs_2 open</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~19^ADD~6-36[1]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">fle.in[0]-&gt;lut5_reg1 open open fle.in[3]-&gt;lut5_inputs_1 open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3 open</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~19^ADD~6-36[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout open</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut4_in1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[0]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~19^ADD~6-36[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~19^ADD~6-36[0]</port>
								<port name="sumout">$add~19^ADD~6-36[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~19^ADD~6-37[1]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">fle.in[1]-&gt;lut5_reg2 open open open open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3 open</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~19^ADD~6-37[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout open</port>
							<port name="cout">open</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut4_in1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[0]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut4_in2 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[0]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~19^ADD~6-37[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">open</port>
								<port name="sumout">$add~19^ADD~6-37[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
			<block name="n4812" instance="fle[9]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I4[8]-&gt;lutA open open lab.I4[1]-&gt;lutD open open lab.I3[1]-&gt;lutG open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n4812" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">fle.in[0]-&gt;lut5_reg1 open open fle.in[3]-&gt;lut5_inputs_1 open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4812" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4812" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open open flut5.in[3]-&gt;lut5_in open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4812" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">0 open open 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4812</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~18^Q~36" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~18^Q~36</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="n4807" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 open fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4807" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4807" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in open flut5.in[3]-&gt;lut5_in open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4807" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">open 0 open 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4807</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~18^Q~35" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~18^Q~35</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="hard_model_initial~46^out_ded~0" instance="d_hard_top[27]" mode="d_hard_mode_init">
		<inputs>
			<port name="reset">reset</port>
			<port name="I_upper">dual_port_ram^MEM~0-15^out1~0 dual_port_ram^MEM~0-1^out1~0 dual_port_ram^MEM~0-8^out2~1 dual_port_ram^MEM~0-12^out1~0 dual_port_ram^MEM~0-13^out2~1 dual_port_ram^MEM~0-15^out2~1 dual_port_ram^MEM~0-1^out2~1 dual_port_ram^MEM~0-3^out2~1 dual_port_ram^MEM~0-3^out1~0 dual_port_ram^MEM~0-5^out1~0 dual_port_ram^MEM~0-10^out2~1 dual_port_ram^MEM~0-12^out2~1 dual_port_ram^MEM~0-14^out1~0 dual_port_ram^MEM~0-0^out2~1 dual_port_ram^MEM~0-0^out1~0 dual_port_ram^MEM~0-2^out1~0 dual_port_ram^MEM~0-4^out1~0 dual_port_ram^MEM~0-6^out1~0 dual_port_ram^MEM~0-5^out2~1 dual_port_ram^MEM~0-7^out2~1 dual_port_ram^MEM~0-9^out2~1 dual_port_ram^MEM~0-11^out2~1 dual_port_ram^MEM~0-7^out1~0 dual_port_ram^MEM~0-9^out1~0 dual_port_ram^MEM~0-11^out1~0 dual_port_ram^MEM~0-13^out1~0 dual_port_ram^MEM~0-14^out2~1 dual_port_ram^MEM~0-18^out2~1 dual_port_ram^MEM~0-16^out2~1 dual_port_ram^MEM~0-17^out2~1 dual_port_ram^MEM~0-2^out2~1 dual_port_ram^MEM~0-4^out2~1 dual_port_ram^MEM~0-6^out2~1 dual_port_ram^MEM~0-19^out2~1 dual_port_ram^MEM~0-8^out1~0 dual_port_ram^MEM~0-10^out1~0</port>
			<port name="I_lower">dual_port_ram^MEM~0-0^out2~1 dual_port_ram^MEM~0-2^out2~1 dual_port_ram^MEM~0-0^out1~0 dual_port_ram^MEM~0-2^out1~0 dual_port_ram^MEM~0-4^out1~0 dual_port_ram^MEM~0-6^out1~0 dual_port_ram^MEM~0-8^out1~0 dual_port_ram^MEM~0-10^out1~0 dual_port_ram^MEM~0-12^out1~0 dual_port_ram^MEM~0-14^out1~0 dual_port_ram^MEM~0-9^out2~1 dual_port_ram^MEM~0-11^out2~1 dual_port_ram^MEM~0-13^out2~1 dual_port_ram^MEM~0-15^out2~1 dual_port_ram^MEM~0-5^out2~1 dual_port_ram^MEM~0-7^out2~1 dual_port_ram^MEM~0-1^out2~1 dual_port_ram^MEM~0-3^out2~1 dual_port_ram^MEM~0-15^out1~0 dual_port_ram^MEM~0-13^out1~0 dual_port_ram^MEM~0-11^out1~0 dual_port_ram^MEM~0-9^out1~0 dual_port_ram^MEM~0-7^out1~0 dual_port_ram^MEM~0-5^out1~0 dual_port_ram^MEM~0-3^out1~0 dual_port_ram^MEM~0-1^out1~0 dual_port_ram^MEM~0-4^out2~1 dual_port_ram^MEM~0-6^out2~1 dual_port_ram^MEM~0-8^out2~1 dual_port_ram^MEM~0-10^out2~1 dual_port_ram^MEM~0-12^out2~1 dual_port_ram^MEM~0-14^out2~1 dual_port_ram^MEM~0-18^out1~0 dual_port_ram^MEM~0-16^out1~0 dual_port_ram^MEM~0-19^out1~0 dual_port_ram^MEM~0-17^out1~0</port>
			<port name="I_ded">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
			<port name="O_ded">d_hard_slice_init[0].O_ded[0]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[1]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[2]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[3]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[4]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[5]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[6]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[7]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[8]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[9]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[10]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[11]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[12]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[13]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[14]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[15]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[16]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[17]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[18]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[19]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[20]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[21]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[22]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[23]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[24]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[25]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[26]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[27]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[28]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[29]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[30]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[31]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[32]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[33]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[34]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[35]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[36]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[37]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[38]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[39]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[40]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[41]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[42]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[43]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[44]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[45]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[46]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[47]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[48]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[49]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[50]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[51]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[52]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[53]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[54]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[55]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[56]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[57]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[58]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[59]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[60]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[61]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[62]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[63]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[64]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[65]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[66]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[67]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[68]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[69]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[70]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[71]-&gt;Oded2Odedtop</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="hard_model_initial~46^out_ded~0" instance="d_hard_slice_init[0]" mode="default">
			<inputs>
				<port name="reset">d_hard_top.reset[0]-&gt;reset2resettop</port>
				<port name="A_cfg">d_hard_top.I_upper[13]-&gt;a2a d_hard_top.I_upper[6]-&gt;a2a d_hard_top.I_upper[30]-&gt;a2a d_hard_top.I_upper[7]-&gt;a2a d_hard_top.I_upper[31]-&gt;a2a d_hard_top.I_upper[18]-&gt;a2a d_hard_top.I_upper[32]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[2]-&gt;a2a d_hard_top.I_upper[20]-&gt;a2a d_hard_top.I_upper[10]-&gt;a2a d_hard_top.I_upper[21]-&gt;a2a d_hard_top.I_upper[11]-&gt;a2a d_hard_top.I_upper[4]-&gt;a2a d_hard_top.I_upper[26]-&gt;a2a d_hard_top.I_upper[5]-&gt;a2a d_hard_top.I_upper[28]-&gt;a2a d_hard_top.I_upper[29]-&gt;a2a d_hard_top.I_upper[27]-&gt;a2a d_hard_top.I_upper[33]-&gt;a2a d_hard_top.I_upper[14]-&gt;a2a d_hard_top.I_upper[1]-&gt;a2a d_hard_top.I_upper[15]-&gt;a2a d_hard_top.I_upper[8]-&gt;a2a d_hard_top.I_upper[16]-&gt;a2a d_hard_top.I_upper[9]-&gt;a2a d_hard_top.I_upper[17]-&gt;a2a d_hard_top.I_upper[22]-&gt;a2a d_hard_top.I_upper[34]-&gt;a2a d_hard_top.I_upper[23]-&gt;a2a d_hard_top.I_upper[35]-&gt;a2a d_hard_top.I_upper[24]-&gt;a2a d_hard_top.I_upper[3]-&gt;a2a d_hard_top.I_upper[25]-&gt;a2a d_hard_top.I_upper[12]-&gt;a2a d_hard_top.I_upper[0]-&gt;a2a</port>
				<port name="B_cfg">d_hard_top.I_lower[2]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[3]-&gt;b2b d_hard_top.I_lower[24]-&gt;b2b d_hard_top.I_lower[4]-&gt;b2b d_hard_top.I_lower[23]-&gt;b2b d_hard_top.I_lower[5]-&gt;b2b d_hard_top.I_lower[22]-&gt;b2b d_hard_top.I_lower[6]-&gt;b2b d_hard_top.I_lower[21]-&gt;b2b d_hard_top.I_lower[7]-&gt;b2b d_hard_top.I_lower[20]-&gt;b2b d_hard_top.I_lower[8]-&gt;b2b d_hard_top.I_lower[19]-&gt;b2b d_hard_top.I_lower[9]-&gt;b2b d_hard_top.I_lower[18]-&gt;b2b d_hard_top.I_lower[33]-&gt;b2b d_hard_top.I_lower[35]-&gt;b2b d_hard_top.I_lower[32]-&gt;b2b d_hard_top.I_lower[34]-&gt;b2b d_hard_top.I_lower[0]-&gt;b2b d_hard_top.I_lower[16]-&gt;b2b d_hard_top.I_lower[1]-&gt;b2b d_hard_top.I_lower[17]-&gt;b2b d_hard_top.I_lower[26]-&gt;b2b d_hard_top.I_lower[14]-&gt;b2b d_hard_top.I_lower[27]-&gt;b2b d_hard_top.I_lower[15]-&gt;b2b d_hard_top.I_lower[28]-&gt;b2b d_hard_top.I_lower[10]-&gt;b2b d_hard_top.I_lower[29]-&gt;b2b d_hard_top.I_lower[11]-&gt;b2b d_hard_top.I_lower[30]-&gt;b2b d_hard_top.I_lower[12]-&gt;b2b d_hard_top.I_lower[31]-&gt;b2b d_hard_top.I_lower[13]-&gt;b2b</port>
			</inputs>
			<outputs>
				<port name="OUT_cfg">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
				<port name="O_ded">d_hard[0].out_ded[0]-&gt;Oded2Oded d_hard[0].out_ded[1]-&gt;Oded2Oded d_hard[0].out_ded[2]-&gt;Oded2Oded d_hard[0].out_ded[3]-&gt;Oded2Oded d_hard[0].out_ded[4]-&gt;Oded2Oded d_hard[0].out_ded[5]-&gt;Oded2Oded d_hard[0].out_ded[6]-&gt;Oded2Oded d_hard[0].out_ded[7]-&gt;Oded2Oded d_hard[0].out_ded[8]-&gt;Oded2Oded d_hard[0].out_ded[9]-&gt;Oded2Oded d_hard[0].out_ded[10]-&gt;Oded2Oded d_hard[0].out_ded[11]-&gt;Oded2Oded d_hard[0].out_ded[12]-&gt;Oded2Oded d_hard[0].out_ded[13]-&gt;Oded2Oded d_hard[0].out_ded[14]-&gt;Oded2Oded d_hard[0].out_ded[15]-&gt;Oded2Oded d_hard[0].out_ded[16]-&gt;Oded2Oded d_hard[0].out_ded[17]-&gt;Oded2Oded d_hard[0].out_ded[18]-&gt;Oded2Oded d_hard[0].out_ded[19]-&gt;Oded2Oded d_hard[0].out_ded[20]-&gt;Oded2Oded d_hard[0].out_ded[21]-&gt;Oded2Oded d_hard[0].out_ded[22]-&gt;Oded2Oded d_hard[0].out_ded[23]-&gt;Oded2Oded d_hard[0].out_ded[24]-&gt;Oded2Oded d_hard[0].out_ded[25]-&gt;Oded2Oded d_hard[0].out_ded[26]-&gt;Oded2Oded d_hard[0].out_ded[27]-&gt;Oded2Oded d_hard[0].out_ded[28]-&gt;Oded2Oded d_hard[0].out_ded[29]-&gt;Oded2Oded d_hard[0].out_ded[30]-&gt;Oded2Oded d_hard[0].out_ded[31]-&gt;Oded2Oded d_hard[0].out_ded[32]-&gt;Oded2Oded d_hard[0].out_ded[33]-&gt;Oded2Oded d_hard[0].out_ded[34]-&gt;Oded2Oded d_hard[0].out_ded[35]-&gt;Oded2Oded d_hard[0].out_ded[36]-&gt;Oded2Oded d_hard[0].out_ded[37]-&gt;Oded2Oded d_hard[0].out_ded[38]-&gt;Oded2Oded d_hard[0].out_ded[39]-&gt;Oded2Oded d_hard[0].out_ded[40]-&gt;Oded2Oded d_hard[0].out_ded[41]-&gt;Oded2Oded d_hard[0].out_ded[42]-&gt;Oded2Oded d_hard[0].out_ded[43]-&gt;Oded2Oded d_hard[0].out_ded[44]-&gt;Oded2Oded d_hard[0].out_ded[45]-&gt;Oded2Oded d_hard[0].out_ded[46]-&gt;Oded2Oded d_hard[0].out_ded[47]-&gt;Oded2Oded d_hard[0].out_ded[48]-&gt;Oded2Oded d_hard[0].out_ded[49]-&gt;Oded2Oded d_hard[0].out_ded[50]-&gt;Oded2Oded d_hard[0].out_ded[51]-&gt;Oded2Oded d_hard[0].out_ded[52]-&gt;Oded2Oded d_hard[0].out_ded[53]-&gt;Oded2Oded d_hard[0].out_ded[54]-&gt;Oded2Oded d_hard[0].out_ded[55]-&gt;Oded2Oded d_hard[0].out_ded[56]-&gt;Oded2Oded d_hard[0].out_ded[57]-&gt;Oded2Oded d_hard[0].out_ded[58]-&gt;Oded2Oded d_hard[0].out_ded[59]-&gt;Oded2Oded d_hard[0].out_ded[60]-&gt;Oded2Oded d_hard[0].out_ded[61]-&gt;Oded2Oded d_hard[0].out_ded[62]-&gt;Oded2Oded d_hard[0].out_ded[63]-&gt;Oded2Oded d_hard[0].out_ded[64]-&gt;Oded2Oded d_hard[0].out_ded[65]-&gt;Oded2Oded d_hard[0].out_ded[66]-&gt;Oded2Oded d_hard[0].out_ded[67]-&gt;Oded2Oded d_hard[0].out_ded[68]-&gt;Oded2Oded d_hard[0].out_ded[69]-&gt;Oded2Oded d_hard[0].out_ded[70]-&gt;Oded2Oded d_hard[0].out_ded[71]-&gt;Oded2Oded</port>
			</outputs>
			<clocks>
				<port name="clk">d_hard_top.clk[0]-&gt;clk2clktop</port>
			</clocks>
			<block name="hard_model_initial~46^out_ded~0" instance="d_hard[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="reset">d_hard_slice_init.reset[0]-&gt;reset2reset</port>
					<port name="a">d_hard_slice_init.A_cfg[0]-&gt;a2a d_hard_slice_init.A_cfg[1]-&gt;a2a d_hard_slice_init.A_cfg[2]-&gt;a2a d_hard_slice_init.A_cfg[3]-&gt;a2a d_hard_slice_init.A_cfg[4]-&gt;a2a d_hard_slice_init.A_cfg[5]-&gt;a2a d_hard_slice_init.A_cfg[6]-&gt;a2a d_hard_slice_init.A_cfg[7]-&gt;a2a d_hard_slice_init.A_cfg[8]-&gt;a2a d_hard_slice_init.A_cfg[9]-&gt;a2a d_hard_slice_init.A_cfg[10]-&gt;a2a d_hard_slice_init.A_cfg[11]-&gt;a2a d_hard_slice_init.A_cfg[12]-&gt;a2a d_hard_slice_init.A_cfg[13]-&gt;a2a d_hard_slice_init.A_cfg[14]-&gt;a2a d_hard_slice_init.A_cfg[15]-&gt;a2a d_hard_slice_init.A_cfg[16]-&gt;a2a d_hard_slice_init.A_cfg[17]-&gt;a2a d_hard_slice_init.A_cfg[18]-&gt;a2a d_hard_slice_init.A_cfg[19]-&gt;a2a d_hard_slice_init.A_cfg[20]-&gt;a2a d_hard_slice_init.A_cfg[21]-&gt;a2a d_hard_slice_init.A_cfg[22]-&gt;a2a d_hard_slice_init.A_cfg[23]-&gt;a2a d_hard_slice_init.A_cfg[24]-&gt;a2a d_hard_slice_init.A_cfg[25]-&gt;a2a d_hard_slice_init.A_cfg[26]-&gt;a2a d_hard_slice_init.A_cfg[27]-&gt;a2a d_hard_slice_init.A_cfg[28]-&gt;a2a d_hard_slice_init.A_cfg[29]-&gt;a2a d_hard_slice_init.A_cfg[30]-&gt;a2a d_hard_slice_init.A_cfg[31]-&gt;a2a d_hard_slice_init.A_cfg[32]-&gt;a2a d_hard_slice_init.A_cfg[33]-&gt;a2a d_hard_slice_init.A_cfg[34]-&gt;a2a d_hard_slice_init.A_cfg[35]-&gt;a2a</port>
					<port name="b">d_hard_slice_init.B_cfg[0]-&gt;b2b d_hard_slice_init.B_cfg[1]-&gt;b2b d_hard_slice_init.B_cfg[2]-&gt;b2b d_hard_slice_init.B_cfg[3]-&gt;b2b d_hard_slice_init.B_cfg[4]-&gt;b2b d_hard_slice_init.B_cfg[5]-&gt;b2b d_hard_slice_init.B_cfg[6]-&gt;b2b d_hard_slice_init.B_cfg[7]-&gt;b2b d_hard_slice_init.B_cfg[8]-&gt;b2b d_hard_slice_init.B_cfg[9]-&gt;b2b d_hard_slice_init.B_cfg[10]-&gt;b2b d_hard_slice_init.B_cfg[11]-&gt;b2b d_hard_slice_init.B_cfg[12]-&gt;b2b d_hard_slice_init.B_cfg[13]-&gt;b2b d_hard_slice_init.B_cfg[14]-&gt;b2b d_hard_slice_init.B_cfg[15]-&gt;b2b d_hard_slice_init.B_cfg[16]-&gt;b2b d_hard_slice_init.B_cfg[17]-&gt;b2b d_hard_slice_init.B_cfg[18]-&gt;b2b d_hard_slice_init.B_cfg[19]-&gt;b2b d_hard_slice_init.B_cfg[20]-&gt;b2b d_hard_slice_init.B_cfg[21]-&gt;b2b d_hard_slice_init.B_cfg[22]-&gt;b2b d_hard_slice_init.B_cfg[23]-&gt;b2b d_hard_slice_init.B_cfg[24]-&gt;b2b d_hard_slice_init.B_cfg[25]-&gt;b2b d_hard_slice_init.B_cfg[26]-&gt;b2b d_hard_slice_init.B_cfg[27]-&gt;b2b d_hard_slice_init.B_cfg[28]-&gt;b2b d_hard_slice_init.B_cfg[29]-&gt;b2b d_hard_slice_init.B_cfg[30]-&gt;b2b d_hard_slice_init.B_cfg[31]-&gt;b2b d_hard_slice_init.B_cfg[32]-&gt;b2b d_hard_slice_init.B_cfg[33]-&gt;b2b d_hard_slice_init.B_cfg[34]-&gt;b2b d_hard_slice_init.B_cfg[35]-&gt;b2b</port>
				</inputs>
				<outputs>
					<port name="out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
					<port name="out_ded">hard_model_initial~46^out_ded~0 hard_model_initial~46^out_ded~1 hard_model_initial~46^out_ded~2 hard_model_initial~46^out_ded~3 hard_model_initial~46^out_ded~4 hard_model_initial~46^out_ded~5 hard_model_initial~46^out_ded~6 hard_model_initial~46^out_ded~7 hard_model_initial~46^out_ded~8 hard_model_initial~46^out_ded~9 hard_model_initial~46^out_ded~10 hard_model_initial~46^out_ded~11 hard_model_initial~46^out_ded~12 hard_model_initial~46^out_ded~13 hard_model_initial~46^out_ded~14 hard_model_initial~46^out_ded~15 hard_model_initial~46^out_ded~16 hard_model_initial~46^out_ded~17 hard_model_initial~46^out_ded~18 hard_model_initial~46^out_ded~19 hard_model_initial~46^out_ded~20 hard_model_initial~46^out_ded~21 hard_model_initial~46^out_ded~22 hard_model_initial~46^out_ded~23 hard_model_initial~46^out_ded~24 hard_model_initial~46^out_ded~25 hard_model_initial~46^out_ded~26 hard_model_initial~46^out_ded~27 hard_model_initial~46^out_ded~28 hard_model_initial~46^out_ded~29 hard_model_initial~46^out_ded~30 hard_model_initial~46^out_ded~31 hard_model_initial~46^out_ded~32 hard_model_initial~46^out_ded~33 hard_model_initial~46^out_ded~34 hard_model_initial~46^out_ded~35 hard_model_initial~46^out_ded~36 hard_model_initial~46^out_ded~37 hard_model_initial~46^out_ded~38 hard_model_initial~46^out_ded~39 hard_model_initial~46^out_ded~40 hard_model_initial~46^out_ded~41 hard_model_initial~46^out_ded~42 hard_model_initial~46^out_ded~43 hard_model_initial~46^out_ded~44 hard_model_initial~46^out_ded~45 hard_model_initial~46^out_ded~46 hard_model_initial~46^out_ded~47 hard_model_initial~46^out_ded~48 hard_model_initial~46^out_ded~49 hard_model_initial~46^out_ded~50 hard_model_initial~46^out_ded~51 hard_model_initial~46^out_ded~52 hard_model_initial~46^out_ded~53 hard_model_initial~46^out_ded~54 hard_model_initial~46^out_ded~55 hard_model_initial~46^out_ded~56 hard_model_initial~46^out_ded~57 hard_model_initial~46^out_ded~58 hard_model_initial~46^out_ded~59 hard_model_initial~46^out_ded~60 hard_model_initial~46^out_ded~61 hard_model_initial~46^out_ded~62 hard_model_initial~46^out_ded~63 hard_model_initial~46^out_ded~64 hard_model_initial~46^out_ded~65 hard_model_initial~46^out_ded~66 hard_model_initial~46^out_ded~67 hard_model_initial~46^out_ded~68 hard_model_initial~46^out_ded~69 hard_model_initial~46^out_ded~70 hard_model_initial~46^out_ded~71</port>
				</outputs>
				<clocks>
					<port name="clk">d_hard_slice_init.clk[0]-&gt;clk2clk</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="hard_model_initial~47^out_ded~0" instance="d_hard_top[28]" mode="d_hard_mode_init">
		<inputs>
			<port name="reset">reset</port>
			<port name="I_upper">$sdff~18^Q~28 $sdff~18^Q~4 $sdff~18^Q~30 $sdff~18^Q~22 $sdff~18^Q~6 $sdff~18^Q~19 $sdff~18^Q~23 $sdff~18^Q~32 $sdff~18^Q~24 $sdff~18^Q~16 $sdff~18^Q~8 $sdff~18^Q~35 $sdff~18^Q~21 $sdff~18^Q~9 $sdff~18^Q~25 $sdff~18^Q~27 $sdff~18^Q~34 $sdff~18^Q~14 $sdff~18^Q~26 $sdff~18^Q~20 $sdff~18^Q~18 $sdff~18^Q~12 $sdff~18^Q~10 $sdff~18^Q~2 $sdff~18^Q~0 $sdff~18^Q~33 $sdff~18^Q~1 $sdff~18^Q~17 $sdff~18^Q~11 $sdff~18^Q~5 $sdff~18^Q~29 $sdff~18^Q~15 $sdff~18^Q~13 $sdff~18^Q~7 $sdff~18^Q~31 $sdff~18^Q~3</port>
			<port name="I_lower">open open open open open open open open open open open open open open open open open open open open open open open open open gnd open open open open open open open open open $sdff~18^Q~36</port>
			<port name="I_ded">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
			<port name="O_ded">d_hard_slice_init[0].O_ded[0]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[1]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[2]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[3]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[4]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[5]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[6]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[7]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[8]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[9]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[10]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[11]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[12]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[13]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[14]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[15]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[16]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[17]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[18]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[19]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[20]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[21]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[22]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[23]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[24]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[25]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[26]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[27]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[28]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[29]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[30]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[31]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[32]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[33]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[34]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[35]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[36]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[37]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[38]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[39]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[40]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[41]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[42]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[43]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[44]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[45]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[46]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[47]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[48]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[49]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[50]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[51]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[52]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[53]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[54]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[55]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[56]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[57]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[58]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[59]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[60]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[61]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[62]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[63]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[64]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[65]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[66]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[67]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[68]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[69]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[70]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[71]-&gt;Oded2Odedtop</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="hard_model_initial~47^out_ded~0" instance="d_hard_slice_init[0]" mode="default">
			<inputs>
				<port name="reset">d_hard_top.reset[0]-&gt;reset2resettop</port>
				<port name="A_cfg">d_hard_top.I_upper[24]-&gt;a2a d_hard_top.I_upper[26]-&gt;a2a d_hard_top.I_upper[23]-&gt;a2a d_hard_top.I_upper[35]-&gt;a2a d_hard_top.I_upper[1]-&gt;a2a d_hard_top.I_upper[29]-&gt;a2a d_hard_top.I_upper[4]-&gt;a2a d_hard_top.I_upper[33]-&gt;a2a d_hard_top.I_upper[10]-&gt;a2a d_hard_top.I_upper[13]-&gt;a2a d_hard_top.I_upper[22]-&gt;a2a d_hard_top.I_upper[28]-&gt;a2a d_hard_top.I_upper[21]-&gt;a2a d_hard_top.I_upper[32]-&gt;a2a d_hard_top.I_upper[17]-&gt;a2a d_hard_top.I_upper[31]-&gt;a2a d_hard_top.I_upper[9]-&gt;a2a d_hard_top.I_upper[27]-&gt;a2a d_hard_top.I_upper[20]-&gt;a2a d_hard_top.I_upper[5]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[12]-&gt;a2a d_hard_top.I_upper[3]-&gt;a2a d_hard_top.I_upper[6]-&gt;a2a d_hard_top.I_upper[8]-&gt;a2a d_hard_top.I_upper[14]-&gt;a2a d_hard_top.I_upper[18]-&gt;a2a d_hard_top.I_upper[15]-&gt;a2a d_hard_top.I_upper[0]-&gt;a2a d_hard_top.I_upper[30]-&gt;a2a d_hard_top.I_upper[2]-&gt;a2a d_hard_top.I_upper[34]-&gt;a2a d_hard_top.I_upper[7]-&gt;a2a d_hard_top.I_upper[25]-&gt;a2a d_hard_top.I_upper[16]-&gt;a2a d_hard_top.I_upper[11]-&gt;a2a</port>
				<port name="B_cfg">d_hard_top.I_lower[35]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b</port>
			</inputs>
			<outputs>
				<port name="OUT_cfg">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
				<port name="O_ded">d_hard[0].out_ded[0]-&gt;Oded2Oded d_hard[0].out_ded[1]-&gt;Oded2Oded d_hard[0].out_ded[2]-&gt;Oded2Oded d_hard[0].out_ded[3]-&gt;Oded2Oded d_hard[0].out_ded[4]-&gt;Oded2Oded d_hard[0].out_ded[5]-&gt;Oded2Oded d_hard[0].out_ded[6]-&gt;Oded2Oded d_hard[0].out_ded[7]-&gt;Oded2Oded d_hard[0].out_ded[8]-&gt;Oded2Oded d_hard[0].out_ded[9]-&gt;Oded2Oded d_hard[0].out_ded[10]-&gt;Oded2Oded d_hard[0].out_ded[11]-&gt;Oded2Oded d_hard[0].out_ded[12]-&gt;Oded2Oded d_hard[0].out_ded[13]-&gt;Oded2Oded d_hard[0].out_ded[14]-&gt;Oded2Oded d_hard[0].out_ded[15]-&gt;Oded2Oded d_hard[0].out_ded[16]-&gt;Oded2Oded d_hard[0].out_ded[17]-&gt;Oded2Oded d_hard[0].out_ded[18]-&gt;Oded2Oded d_hard[0].out_ded[19]-&gt;Oded2Oded d_hard[0].out_ded[20]-&gt;Oded2Oded d_hard[0].out_ded[21]-&gt;Oded2Oded d_hard[0].out_ded[22]-&gt;Oded2Oded d_hard[0].out_ded[23]-&gt;Oded2Oded d_hard[0].out_ded[24]-&gt;Oded2Oded d_hard[0].out_ded[25]-&gt;Oded2Oded d_hard[0].out_ded[26]-&gt;Oded2Oded d_hard[0].out_ded[27]-&gt;Oded2Oded d_hard[0].out_ded[28]-&gt;Oded2Oded d_hard[0].out_ded[29]-&gt;Oded2Oded d_hard[0].out_ded[30]-&gt;Oded2Oded d_hard[0].out_ded[31]-&gt;Oded2Oded d_hard[0].out_ded[32]-&gt;Oded2Oded d_hard[0].out_ded[33]-&gt;Oded2Oded d_hard[0].out_ded[34]-&gt;Oded2Oded d_hard[0].out_ded[35]-&gt;Oded2Oded d_hard[0].out_ded[36]-&gt;Oded2Oded d_hard[0].out_ded[37]-&gt;Oded2Oded d_hard[0].out_ded[38]-&gt;Oded2Oded d_hard[0].out_ded[39]-&gt;Oded2Oded d_hard[0].out_ded[40]-&gt;Oded2Oded d_hard[0].out_ded[41]-&gt;Oded2Oded d_hard[0].out_ded[42]-&gt;Oded2Oded d_hard[0].out_ded[43]-&gt;Oded2Oded d_hard[0].out_ded[44]-&gt;Oded2Oded d_hard[0].out_ded[45]-&gt;Oded2Oded d_hard[0].out_ded[46]-&gt;Oded2Oded d_hard[0].out_ded[47]-&gt;Oded2Oded d_hard[0].out_ded[48]-&gt;Oded2Oded d_hard[0].out_ded[49]-&gt;Oded2Oded d_hard[0].out_ded[50]-&gt;Oded2Oded d_hard[0].out_ded[51]-&gt;Oded2Oded d_hard[0].out_ded[52]-&gt;Oded2Oded d_hard[0].out_ded[53]-&gt;Oded2Oded d_hard[0].out_ded[54]-&gt;Oded2Oded d_hard[0].out_ded[55]-&gt;Oded2Oded d_hard[0].out_ded[56]-&gt;Oded2Oded d_hard[0].out_ded[57]-&gt;Oded2Oded d_hard[0].out_ded[58]-&gt;Oded2Oded d_hard[0].out_ded[59]-&gt;Oded2Oded d_hard[0].out_ded[60]-&gt;Oded2Oded d_hard[0].out_ded[61]-&gt;Oded2Oded d_hard[0].out_ded[62]-&gt;Oded2Oded d_hard[0].out_ded[63]-&gt;Oded2Oded d_hard[0].out_ded[64]-&gt;Oded2Oded d_hard[0].out_ded[65]-&gt;Oded2Oded d_hard[0].out_ded[66]-&gt;Oded2Oded d_hard[0].out_ded[67]-&gt;Oded2Oded d_hard[0].out_ded[68]-&gt;Oded2Oded d_hard[0].out_ded[69]-&gt;Oded2Oded d_hard[0].out_ded[70]-&gt;Oded2Oded d_hard[0].out_ded[71]-&gt;Oded2Oded</port>
			</outputs>
			<clocks>
				<port name="clk">d_hard_top.clk[0]-&gt;clk2clktop</port>
			</clocks>
			<block name="hard_model_initial~47^out_ded~0" instance="d_hard[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="reset">d_hard_slice_init.reset[0]-&gt;reset2reset</port>
					<port name="a">d_hard_slice_init.A_cfg[0]-&gt;a2a d_hard_slice_init.A_cfg[1]-&gt;a2a d_hard_slice_init.A_cfg[2]-&gt;a2a d_hard_slice_init.A_cfg[3]-&gt;a2a d_hard_slice_init.A_cfg[4]-&gt;a2a d_hard_slice_init.A_cfg[5]-&gt;a2a d_hard_slice_init.A_cfg[6]-&gt;a2a d_hard_slice_init.A_cfg[7]-&gt;a2a d_hard_slice_init.A_cfg[8]-&gt;a2a d_hard_slice_init.A_cfg[9]-&gt;a2a d_hard_slice_init.A_cfg[10]-&gt;a2a d_hard_slice_init.A_cfg[11]-&gt;a2a d_hard_slice_init.A_cfg[12]-&gt;a2a d_hard_slice_init.A_cfg[13]-&gt;a2a d_hard_slice_init.A_cfg[14]-&gt;a2a d_hard_slice_init.A_cfg[15]-&gt;a2a d_hard_slice_init.A_cfg[16]-&gt;a2a d_hard_slice_init.A_cfg[17]-&gt;a2a d_hard_slice_init.A_cfg[18]-&gt;a2a d_hard_slice_init.A_cfg[19]-&gt;a2a d_hard_slice_init.A_cfg[20]-&gt;a2a d_hard_slice_init.A_cfg[21]-&gt;a2a d_hard_slice_init.A_cfg[22]-&gt;a2a d_hard_slice_init.A_cfg[23]-&gt;a2a d_hard_slice_init.A_cfg[24]-&gt;a2a d_hard_slice_init.A_cfg[25]-&gt;a2a d_hard_slice_init.A_cfg[26]-&gt;a2a d_hard_slice_init.A_cfg[27]-&gt;a2a d_hard_slice_init.A_cfg[28]-&gt;a2a d_hard_slice_init.A_cfg[29]-&gt;a2a d_hard_slice_init.A_cfg[30]-&gt;a2a d_hard_slice_init.A_cfg[31]-&gt;a2a d_hard_slice_init.A_cfg[32]-&gt;a2a d_hard_slice_init.A_cfg[33]-&gt;a2a d_hard_slice_init.A_cfg[34]-&gt;a2a d_hard_slice_init.A_cfg[35]-&gt;a2a</port>
					<port name="b">d_hard_slice_init.B_cfg[0]-&gt;b2b d_hard_slice_init.B_cfg[1]-&gt;b2b d_hard_slice_init.B_cfg[2]-&gt;b2b d_hard_slice_init.B_cfg[3]-&gt;b2b d_hard_slice_init.B_cfg[4]-&gt;b2b d_hard_slice_init.B_cfg[5]-&gt;b2b d_hard_slice_init.B_cfg[6]-&gt;b2b d_hard_slice_init.B_cfg[7]-&gt;b2b d_hard_slice_init.B_cfg[8]-&gt;b2b d_hard_slice_init.B_cfg[9]-&gt;b2b d_hard_slice_init.B_cfg[10]-&gt;b2b d_hard_slice_init.B_cfg[11]-&gt;b2b d_hard_slice_init.B_cfg[12]-&gt;b2b d_hard_slice_init.B_cfg[13]-&gt;b2b d_hard_slice_init.B_cfg[14]-&gt;b2b d_hard_slice_init.B_cfg[15]-&gt;b2b d_hard_slice_init.B_cfg[16]-&gt;b2b d_hard_slice_init.B_cfg[17]-&gt;b2b d_hard_slice_init.B_cfg[18]-&gt;b2b d_hard_slice_init.B_cfg[19]-&gt;b2b d_hard_slice_init.B_cfg[20]-&gt;b2b d_hard_slice_init.B_cfg[21]-&gt;b2b d_hard_slice_init.B_cfg[22]-&gt;b2b d_hard_slice_init.B_cfg[23]-&gt;b2b d_hard_slice_init.B_cfg[24]-&gt;b2b d_hard_slice_init.B_cfg[25]-&gt;b2b d_hard_slice_init.B_cfg[26]-&gt;b2b d_hard_slice_init.B_cfg[27]-&gt;b2b d_hard_slice_init.B_cfg[28]-&gt;b2b d_hard_slice_init.B_cfg[29]-&gt;b2b d_hard_slice_init.B_cfg[30]-&gt;b2b d_hard_slice_init.B_cfg[31]-&gt;b2b d_hard_slice_init.B_cfg[32]-&gt;b2b d_hard_slice_init.B_cfg[33]-&gt;b2b d_hard_slice_init.B_cfg[34]-&gt;b2b d_hard_slice_init.B_cfg[35]-&gt;b2b</port>
				</inputs>
				<outputs>
					<port name="out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
					<port name="out_ded">hard_model_initial~47^out_ded~0 hard_model_initial~47^out_ded~1 hard_model_initial~47^out_ded~2 hard_model_initial~47^out_ded~3 hard_model_initial~47^out_ded~4 hard_model_initial~47^out_ded~5 hard_model_initial~47^out_ded~6 hard_model_initial~47^out_ded~7 hard_model_initial~47^out_ded~8 hard_model_initial~47^out_ded~9 hard_model_initial~47^out_ded~10 hard_model_initial~47^out_ded~11 hard_model_initial~47^out_ded~12 hard_model_initial~47^out_ded~13 hard_model_initial~47^out_ded~14 hard_model_initial~47^out_ded~15 hard_model_initial~47^out_ded~16 hard_model_initial~47^out_ded~17 hard_model_initial~47^out_ded~18 hard_model_initial~47^out_ded~19 hard_model_initial~47^out_ded~20 hard_model_initial~47^out_ded~21 hard_model_initial~47^out_ded~22 hard_model_initial~47^out_ded~23 hard_model_initial~47^out_ded~24 hard_model_initial~47^out_ded~25 hard_model_initial~47^out_ded~26 hard_model_initial~47^out_ded~27 hard_model_initial~47^out_ded~28 hard_model_initial~47^out_ded~29 hard_model_initial~47^out_ded~30 hard_model_initial~47^out_ded~31 hard_model_initial~47^out_ded~32 hard_model_initial~47^out_ded~33 hard_model_initial~47^out_ded~34 hard_model_initial~47^out_ded~35 hard_model_initial~47^out_ded~36 hard_model_initial~47^out_ded~37 hard_model_initial~47^out_ded~38 hard_model_initial~47^out_ded~39 hard_model_initial~47^out_ded~40 hard_model_initial~47^out_ded~41 hard_model_initial~47^out_ded~42 hard_model_initial~47^out_ded~43 hard_model_initial~47^out_ded~44 hard_model_initial~47^out_ded~45 hard_model_initial~47^out_ded~46 hard_model_initial~47^out_ded~47 hard_model_initial~47^out_ded~48 hard_model_initial~47^out_ded~49 hard_model_initial~47^out_ded~50 hard_model_initial~47^out_ded~51 hard_model_initial~47^out_ded~52 hard_model_initial~47^out_ded~53 hard_model_initial~47^out_ded~54 hard_model_initial~47^out_ded~55 hard_model_initial~47^out_ded~56 hard_model_initial~47^out_ded~57 hard_model_initial~47^out_ded~58 hard_model_initial~47^out_ded~59 hard_model_initial~47^out_ded~60 hard_model_initial~47^out_ded~61 hard_model_initial~47^out_ded~62 hard_model_initial~47^out_ded~63 hard_model_initial~47^out_ded~64 hard_model_initial~47^out_ded~65 hard_model_initial~47^out_ded~66 hard_model_initial~47^out_ded~67 hard_model_initial~47^out_ded~68 hard_model_initial~47^out_ded~69 hard_model_initial~47^out_ded~70 hard_model_initial~47^out_ded~71</port>
				</outputs>
				<clocks>
					<port name="clk">d_hard_slice_init.clk[0]-&gt;clk2clk</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="hard_model_initial~45^out_ded~0" instance="d_hard_top[29]" mode="d_hard_mode_init">
		<inputs>
			<port name="reset">reset</port>
			<port name="I_upper">dual_port_ram^MEM~3-15^out2~1 dual_port_ram^MEM~3-1^out2~1 dual_port_ram^MEM~3-8^out1~0 dual_port_ram^MEM~3-12^out2~1 dual_port_ram^MEM~3-13^out1~0 dual_port_ram^MEM~3-15^out1~0 dual_port_ram^MEM~3-1^out1~0 dual_port_ram^MEM~3-3^out1~0 dual_port_ram^MEM~3-3^out2~1 dual_port_ram^MEM~3-5^out2~1 dual_port_ram^MEM~3-10^out1~0 dual_port_ram^MEM~3-12^out1~0 dual_port_ram^MEM~3-14^out2~1 dual_port_ram^MEM~3-0^out1~0 dual_port_ram^MEM~3-0^out2~1 dual_port_ram^MEM~3-2^out2~1 dual_port_ram^MEM~3-4^out2~1 dual_port_ram^MEM~3-6^out2~1 dual_port_ram^MEM~3-5^out1~0 dual_port_ram^MEM~3-7^out1~0 dual_port_ram^MEM~3-9^out1~0 dual_port_ram^MEM~3-11^out1~0 dual_port_ram^MEM~3-7^out2~1 dual_port_ram^MEM~3-9^out2~1 dual_port_ram^MEM~3-11^out2~1 dual_port_ram^MEM~3-13^out2~1 dual_port_ram^MEM~3-14^out1~0 dual_port_ram^MEM~3-18^out1~0 dual_port_ram^MEM~3-16^out1~0 dual_port_ram^MEM~3-17^out1~0 dual_port_ram^MEM~3-2^out1~0 dual_port_ram^MEM~3-4^out1~0 dual_port_ram^MEM~3-6^out1~0 dual_port_ram^MEM~3-19^out1~0 dual_port_ram^MEM~3-8^out2~1 dual_port_ram^MEM~3-10^out2~1</port>
			<port name="I_lower">dual_port_ram^MEM~3-0^out1~0 dual_port_ram^MEM~3-2^out1~0 dual_port_ram^MEM~3-0^out2~1 dual_port_ram^MEM~3-2^out2~1 dual_port_ram^MEM~3-4^out2~1 dual_port_ram^MEM~3-6^out2~1 dual_port_ram^MEM~3-8^out2~1 dual_port_ram^MEM~3-10^out2~1 dual_port_ram^MEM~3-12^out2~1 dual_port_ram^MEM~3-14^out2~1 dual_port_ram^MEM~3-9^out1~0 dual_port_ram^MEM~3-11^out1~0 dual_port_ram^MEM~3-13^out1~0 dual_port_ram^MEM~3-15^out1~0 dual_port_ram^MEM~3-5^out1~0 dual_port_ram^MEM~3-7^out1~0 dual_port_ram^MEM~3-1^out1~0 dual_port_ram^MEM~3-3^out1~0 dual_port_ram^MEM~3-15^out2~1 dual_port_ram^MEM~3-13^out2~1 dual_port_ram^MEM~3-11^out2~1 dual_port_ram^MEM~3-9^out2~1 dual_port_ram^MEM~3-7^out2~1 dual_port_ram^MEM~3-5^out2~1 dual_port_ram^MEM~3-3^out2~1 dual_port_ram^MEM~3-1^out2~1 dual_port_ram^MEM~3-4^out1~0 dual_port_ram^MEM~3-6^out1~0 dual_port_ram^MEM~3-8^out1~0 dual_port_ram^MEM~3-10^out1~0 dual_port_ram^MEM~3-12^out1~0 dual_port_ram^MEM~3-14^out1~0 dual_port_ram^MEM~3-18^out2~1 dual_port_ram^MEM~3-16^out2~1 dual_port_ram^MEM~3-19^out2~1 dual_port_ram^MEM~3-17^out2~1</port>
			<port name="I_ded">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
			<port name="O_ded">d_hard_slice_init[0].O_ded[0]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[1]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[2]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[3]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[4]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[5]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[6]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[7]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[8]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[9]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[10]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[11]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[12]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[13]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[14]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[15]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[16]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[17]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[18]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[19]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[20]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[21]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[22]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[23]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[24]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[25]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[26]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[27]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[28]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[29]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[30]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[31]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[32]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[33]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[34]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[35]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[36]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[37]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[38]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[39]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[40]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[41]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[42]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[43]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[44]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[45]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[46]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[47]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[48]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[49]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[50]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[51]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[52]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[53]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[54]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[55]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[56]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[57]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[58]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[59]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[60]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[61]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[62]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[63]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[64]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[65]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[66]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[67]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[68]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[69]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[70]-&gt;Oded2Odedtop d_hard_slice_init[0].O_ded[71]-&gt;Oded2Odedtop</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="hard_model_initial~45^out_ded~0" instance="d_hard_slice_init[0]" mode="default">
			<inputs>
				<port name="reset">d_hard_top.reset[0]-&gt;reset2resettop</port>
				<port name="A_cfg">d_hard_top.I_upper[13]-&gt;a2a d_hard_top.I_upper[6]-&gt;a2a d_hard_top.I_upper[30]-&gt;a2a d_hard_top.I_upper[7]-&gt;a2a d_hard_top.I_upper[31]-&gt;a2a d_hard_top.I_upper[18]-&gt;a2a d_hard_top.I_upper[32]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[2]-&gt;a2a d_hard_top.I_upper[20]-&gt;a2a d_hard_top.I_upper[10]-&gt;a2a d_hard_top.I_upper[21]-&gt;a2a d_hard_top.I_upper[11]-&gt;a2a d_hard_top.I_upper[4]-&gt;a2a d_hard_top.I_upper[26]-&gt;a2a d_hard_top.I_upper[5]-&gt;a2a d_hard_top.I_upper[28]-&gt;a2a d_hard_top.I_upper[29]-&gt;a2a d_hard_top.I_upper[27]-&gt;a2a d_hard_top.I_upper[33]-&gt;a2a d_hard_top.I_upper[14]-&gt;a2a d_hard_top.I_upper[1]-&gt;a2a d_hard_top.I_upper[15]-&gt;a2a d_hard_top.I_upper[8]-&gt;a2a d_hard_top.I_upper[16]-&gt;a2a d_hard_top.I_upper[9]-&gt;a2a d_hard_top.I_upper[17]-&gt;a2a d_hard_top.I_upper[22]-&gt;a2a d_hard_top.I_upper[34]-&gt;a2a d_hard_top.I_upper[23]-&gt;a2a d_hard_top.I_upper[35]-&gt;a2a d_hard_top.I_upper[24]-&gt;a2a d_hard_top.I_upper[3]-&gt;a2a d_hard_top.I_upper[25]-&gt;a2a d_hard_top.I_upper[12]-&gt;a2a d_hard_top.I_upper[0]-&gt;a2a</port>
				<port name="B_cfg">d_hard_top.I_lower[2]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[3]-&gt;b2b d_hard_top.I_lower[24]-&gt;b2b d_hard_top.I_lower[4]-&gt;b2b d_hard_top.I_lower[23]-&gt;b2b d_hard_top.I_lower[5]-&gt;b2b d_hard_top.I_lower[22]-&gt;b2b d_hard_top.I_lower[6]-&gt;b2b d_hard_top.I_lower[21]-&gt;b2b d_hard_top.I_lower[7]-&gt;b2b d_hard_top.I_lower[20]-&gt;b2b d_hard_top.I_lower[8]-&gt;b2b d_hard_top.I_lower[19]-&gt;b2b d_hard_top.I_lower[9]-&gt;b2b d_hard_top.I_lower[18]-&gt;b2b d_hard_top.I_lower[33]-&gt;b2b d_hard_top.I_lower[35]-&gt;b2b d_hard_top.I_lower[32]-&gt;b2b d_hard_top.I_lower[34]-&gt;b2b d_hard_top.I_lower[0]-&gt;b2b d_hard_top.I_lower[16]-&gt;b2b d_hard_top.I_lower[1]-&gt;b2b d_hard_top.I_lower[17]-&gt;b2b d_hard_top.I_lower[26]-&gt;b2b d_hard_top.I_lower[14]-&gt;b2b d_hard_top.I_lower[27]-&gt;b2b d_hard_top.I_lower[15]-&gt;b2b d_hard_top.I_lower[28]-&gt;b2b d_hard_top.I_lower[10]-&gt;b2b d_hard_top.I_lower[29]-&gt;b2b d_hard_top.I_lower[11]-&gt;b2b d_hard_top.I_lower[30]-&gt;b2b d_hard_top.I_lower[12]-&gt;b2b d_hard_top.I_lower[31]-&gt;b2b d_hard_top.I_lower[13]-&gt;b2b</port>
			</inputs>
			<outputs>
				<port name="OUT_cfg">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
				<port name="O_ded">d_hard[0].out_ded[0]-&gt;Oded2Oded d_hard[0].out_ded[1]-&gt;Oded2Oded d_hard[0].out_ded[2]-&gt;Oded2Oded d_hard[0].out_ded[3]-&gt;Oded2Oded d_hard[0].out_ded[4]-&gt;Oded2Oded d_hard[0].out_ded[5]-&gt;Oded2Oded d_hard[0].out_ded[6]-&gt;Oded2Oded d_hard[0].out_ded[7]-&gt;Oded2Oded d_hard[0].out_ded[8]-&gt;Oded2Oded d_hard[0].out_ded[9]-&gt;Oded2Oded d_hard[0].out_ded[10]-&gt;Oded2Oded d_hard[0].out_ded[11]-&gt;Oded2Oded d_hard[0].out_ded[12]-&gt;Oded2Oded d_hard[0].out_ded[13]-&gt;Oded2Oded d_hard[0].out_ded[14]-&gt;Oded2Oded d_hard[0].out_ded[15]-&gt;Oded2Oded d_hard[0].out_ded[16]-&gt;Oded2Oded d_hard[0].out_ded[17]-&gt;Oded2Oded d_hard[0].out_ded[18]-&gt;Oded2Oded d_hard[0].out_ded[19]-&gt;Oded2Oded d_hard[0].out_ded[20]-&gt;Oded2Oded d_hard[0].out_ded[21]-&gt;Oded2Oded d_hard[0].out_ded[22]-&gt;Oded2Oded d_hard[0].out_ded[23]-&gt;Oded2Oded d_hard[0].out_ded[24]-&gt;Oded2Oded d_hard[0].out_ded[25]-&gt;Oded2Oded d_hard[0].out_ded[26]-&gt;Oded2Oded d_hard[0].out_ded[27]-&gt;Oded2Oded d_hard[0].out_ded[28]-&gt;Oded2Oded d_hard[0].out_ded[29]-&gt;Oded2Oded d_hard[0].out_ded[30]-&gt;Oded2Oded d_hard[0].out_ded[31]-&gt;Oded2Oded d_hard[0].out_ded[32]-&gt;Oded2Oded d_hard[0].out_ded[33]-&gt;Oded2Oded d_hard[0].out_ded[34]-&gt;Oded2Oded d_hard[0].out_ded[35]-&gt;Oded2Oded d_hard[0].out_ded[36]-&gt;Oded2Oded d_hard[0].out_ded[37]-&gt;Oded2Oded d_hard[0].out_ded[38]-&gt;Oded2Oded d_hard[0].out_ded[39]-&gt;Oded2Oded d_hard[0].out_ded[40]-&gt;Oded2Oded d_hard[0].out_ded[41]-&gt;Oded2Oded d_hard[0].out_ded[42]-&gt;Oded2Oded d_hard[0].out_ded[43]-&gt;Oded2Oded d_hard[0].out_ded[44]-&gt;Oded2Oded d_hard[0].out_ded[45]-&gt;Oded2Oded d_hard[0].out_ded[46]-&gt;Oded2Oded d_hard[0].out_ded[47]-&gt;Oded2Oded d_hard[0].out_ded[48]-&gt;Oded2Oded d_hard[0].out_ded[49]-&gt;Oded2Oded d_hard[0].out_ded[50]-&gt;Oded2Oded d_hard[0].out_ded[51]-&gt;Oded2Oded d_hard[0].out_ded[52]-&gt;Oded2Oded d_hard[0].out_ded[53]-&gt;Oded2Oded d_hard[0].out_ded[54]-&gt;Oded2Oded d_hard[0].out_ded[55]-&gt;Oded2Oded d_hard[0].out_ded[56]-&gt;Oded2Oded d_hard[0].out_ded[57]-&gt;Oded2Oded d_hard[0].out_ded[58]-&gt;Oded2Oded d_hard[0].out_ded[59]-&gt;Oded2Oded d_hard[0].out_ded[60]-&gt;Oded2Oded d_hard[0].out_ded[61]-&gt;Oded2Oded d_hard[0].out_ded[62]-&gt;Oded2Oded d_hard[0].out_ded[63]-&gt;Oded2Oded d_hard[0].out_ded[64]-&gt;Oded2Oded d_hard[0].out_ded[65]-&gt;Oded2Oded d_hard[0].out_ded[66]-&gt;Oded2Oded d_hard[0].out_ded[67]-&gt;Oded2Oded d_hard[0].out_ded[68]-&gt;Oded2Oded d_hard[0].out_ded[69]-&gt;Oded2Oded d_hard[0].out_ded[70]-&gt;Oded2Oded d_hard[0].out_ded[71]-&gt;Oded2Oded</port>
			</outputs>
			<clocks>
				<port name="clk">d_hard_top.clk[0]-&gt;clk2clktop</port>
			</clocks>
			<block name="hard_model_initial~45^out_ded~0" instance="d_hard[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="reset">d_hard_slice_init.reset[0]-&gt;reset2reset</port>
					<port name="a">d_hard_slice_init.A_cfg[0]-&gt;a2a d_hard_slice_init.A_cfg[1]-&gt;a2a d_hard_slice_init.A_cfg[2]-&gt;a2a d_hard_slice_init.A_cfg[3]-&gt;a2a d_hard_slice_init.A_cfg[4]-&gt;a2a d_hard_slice_init.A_cfg[5]-&gt;a2a d_hard_slice_init.A_cfg[6]-&gt;a2a d_hard_slice_init.A_cfg[7]-&gt;a2a d_hard_slice_init.A_cfg[8]-&gt;a2a d_hard_slice_init.A_cfg[9]-&gt;a2a d_hard_slice_init.A_cfg[10]-&gt;a2a d_hard_slice_init.A_cfg[11]-&gt;a2a d_hard_slice_init.A_cfg[12]-&gt;a2a d_hard_slice_init.A_cfg[13]-&gt;a2a d_hard_slice_init.A_cfg[14]-&gt;a2a d_hard_slice_init.A_cfg[15]-&gt;a2a d_hard_slice_init.A_cfg[16]-&gt;a2a d_hard_slice_init.A_cfg[17]-&gt;a2a d_hard_slice_init.A_cfg[18]-&gt;a2a d_hard_slice_init.A_cfg[19]-&gt;a2a d_hard_slice_init.A_cfg[20]-&gt;a2a d_hard_slice_init.A_cfg[21]-&gt;a2a d_hard_slice_init.A_cfg[22]-&gt;a2a d_hard_slice_init.A_cfg[23]-&gt;a2a d_hard_slice_init.A_cfg[24]-&gt;a2a d_hard_slice_init.A_cfg[25]-&gt;a2a d_hard_slice_init.A_cfg[26]-&gt;a2a d_hard_slice_init.A_cfg[27]-&gt;a2a d_hard_slice_init.A_cfg[28]-&gt;a2a d_hard_slice_init.A_cfg[29]-&gt;a2a d_hard_slice_init.A_cfg[30]-&gt;a2a d_hard_slice_init.A_cfg[31]-&gt;a2a d_hard_slice_init.A_cfg[32]-&gt;a2a d_hard_slice_init.A_cfg[33]-&gt;a2a d_hard_slice_init.A_cfg[34]-&gt;a2a d_hard_slice_init.A_cfg[35]-&gt;a2a</port>
					<port name="b">d_hard_slice_init.B_cfg[0]-&gt;b2b d_hard_slice_init.B_cfg[1]-&gt;b2b d_hard_slice_init.B_cfg[2]-&gt;b2b d_hard_slice_init.B_cfg[3]-&gt;b2b d_hard_slice_init.B_cfg[4]-&gt;b2b d_hard_slice_init.B_cfg[5]-&gt;b2b d_hard_slice_init.B_cfg[6]-&gt;b2b d_hard_slice_init.B_cfg[7]-&gt;b2b d_hard_slice_init.B_cfg[8]-&gt;b2b d_hard_slice_init.B_cfg[9]-&gt;b2b d_hard_slice_init.B_cfg[10]-&gt;b2b d_hard_slice_init.B_cfg[11]-&gt;b2b d_hard_slice_init.B_cfg[12]-&gt;b2b d_hard_slice_init.B_cfg[13]-&gt;b2b d_hard_slice_init.B_cfg[14]-&gt;b2b d_hard_slice_init.B_cfg[15]-&gt;b2b d_hard_slice_init.B_cfg[16]-&gt;b2b d_hard_slice_init.B_cfg[17]-&gt;b2b d_hard_slice_init.B_cfg[18]-&gt;b2b d_hard_slice_init.B_cfg[19]-&gt;b2b d_hard_slice_init.B_cfg[20]-&gt;b2b d_hard_slice_init.B_cfg[21]-&gt;b2b d_hard_slice_init.B_cfg[22]-&gt;b2b d_hard_slice_init.B_cfg[23]-&gt;b2b d_hard_slice_init.B_cfg[24]-&gt;b2b d_hard_slice_init.B_cfg[25]-&gt;b2b d_hard_slice_init.B_cfg[26]-&gt;b2b d_hard_slice_init.B_cfg[27]-&gt;b2b d_hard_slice_init.B_cfg[28]-&gt;b2b d_hard_slice_init.B_cfg[29]-&gt;b2b d_hard_slice_init.B_cfg[30]-&gt;b2b d_hard_slice_init.B_cfg[31]-&gt;b2b d_hard_slice_init.B_cfg[32]-&gt;b2b d_hard_slice_init.B_cfg[33]-&gt;b2b d_hard_slice_init.B_cfg[34]-&gt;b2b d_hard_slice_init.B_cfg[35]-&gt;b2b</port>
				</inputs>
				<outputs>
					<port name="out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
					<port name="out_ded">hard_model_initial~45^out_ded~0 hard_model_initial~45^out_ded~1 hard_model_initial~45^out_ded~2 hard_model_initial~45^out_ded~3 hard_model_initial~45^out_ded~4 hard_model_initial~45^out_ded~5 hard_model_initial~45^out_ded~6 hard_model_initial~45^out_ded~7 hard_model_initial~45^out_ded~8 hard_model_initial~45^out_ded~9 hard_model_initial~45^out_ded~10 hard_model_initial~45^out_ded~11 hard_model_initial~45^out_ded~12 hard_model_initial~45^out_ded~13 hard_model_initial~45^out_ded~14 hard_model_initial~45^out_ded~15 hard_model_initial~45^out_ded~16 hard_model_initial~45^out_ded~17 hard_model_initial~45^out_ded~18 hard_model_initial~45^out_ded~19 hard_model_initial~45^out_ded~20 hard_model_initial~45^out_ded~21 hard_model_initial~45^out_ded~22 hard_model_initial~45^out_ded~23 hard_model_initial~45^out_ded~24 hard_model_initial~45^out_ded~25 hard_model_initial~45^out_ded~26 hard_model_initial~45^out_ded~27 hard_model_initial~45^out_ded~28 hard_model_initial~45^out_ded~29 hard_model_initial~45^out_ded~30 hard_model_initial~45^out_ded~31 hard_model_initial~45^out_ded~32 hard_model_initial~45^out_ded~33 hard_model_initial~45^out_ded~34 hard_model_initial~45^out_ded~35 hard_model_initial~45^out_ded~36 hard_model_initial~45^out_ded~37 hard_model_initial~45^out_ded~38 hard_model_initial~45^out_ded~39 hard_model_initial~45^out_ded~40 hard_model_initial~45^out_ded~41 hard_model_initial~45^out_ded~42 hard_model_initial~45^out_ded~43 hard_model_initial~45^out_ded~44 hard_model_initial~45^out_ded~45 hard_model_initial~45^out_ded~46 hard_model_initial~45^out_ded~47 hard_model_initial~45^out_ded~48 hard_model_initial~45^out_ded~49 hard_model_initial~45^out_ded~50 hard_model_initial~45^out_ded~51 hard_model_initial~45^out_ded~52 hard_model_initial~45^out_ded~53 hard_model_initial~45^out_ded~54 hard_model_initial~45^out_ded~55 hard_model_initial~45^out_ded~56 hard_model_initial~45^out_ded~57 hard_model_initial~45^out_ded~58 hard_model_initial~45^out_ded~59 hard_model_initial~45^out_ded~60 hard_model_initial~45^out_ded~61 hard_model_initial~45^out_ded~62 hard_model_initial~45^out_ded~63 hard_model_initial~45^out_ded~64 hard_model_initial~45^out_ded~65 hard_model_initial~45^out_ded~66 hard_model_initial~45^out_ded~67 hard_model_initial~45^out_ded~68 hard_model_initial~45^out_ded~69 hard_model_initial~45^out_ded~70 hard_model_initial~45^out_ded~71</port>
				</outputs>
				<clocks>
					<port name="clk">d_hard_slice_init.clk[0]-&gt;clk2clk</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="$add~3^ADD~8-0~dummy_output~0~1" instance="clb[30]" mode="default">
		<inputs>
			<port name="I1">open open open $sdff~14^Q~6 open open open gnd open open open open open open open</port>
			<port name="I2">open open open open open open open open open open open open open vcc reset</port>
			<port name="I3">open open open open open open open open open open gnd open open open open</port>
			<port name="I4">open open open open open open open open open open open open open open open</port>
			<port name="cin">gnd</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open lab[0].O[6]-&gt;output lab[0].O[7]-&gt;output lab[0].O[8]-&gt;output lab[0].O[9]-&gt;output open open open open open open open open open open open open open open open lab[0].O[25]-&gt;output lab[0].O[26]-&gt;output lab[0].O[27]-&gt;output lab[0].O[28]-&gt;output lab[0].O[29]-&gt;output open open open lab[0].O[33]-&gt;output open open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="$add~3^ADD~8-0~dummy_output~0~1" instance="lab[0]" mode="default">
			<inputs>
				<port name="I1">clb.I1[3]-&gt;Input_feedback_I1 lab[0].O[2]-&gt;Input_feedback_I1 clb.I1[7]-&gt;Input_feedback_I1 open lab[0].O[4]-&gt;Input_feedback_I1 lab[0].O[1]-&gt;Input_feedback_I1 open open open open lab[0].O[3]-&gt;Input_feedback_I1 open open open open</port>
				<port name="I2">open lab[0].O[21]-&gt;Input_feedback_I2 open open lab[0].O[24]-&gt;Input_feedback_I2 lab[0].O[20]-&gt;Input_feedback_I2 open open clb.I2[14]-&gt;Input_feedback_I2 open lab[0].O[22]-&gt;Input_feedback_I2 open clb.I2[13]-&gt;Input_feedback_I2 open open</port>
				<port name="I3">lab[0].O[8]-&gt;Input_feedback_I3 lab[0].O[6]-&gt;Input_feedback_I3 lab[0].O[9]-&gt;Input_feedback_I3 lab[0].O[7]-&gt;Input_feedback_I3 lab[0].O[5]-&gt;Input_feedback_I3 open open open open open open open open open clb.I3[10]-&gt;Input_feedback_I3</port>
				<port name="I4">open lab[0].O[29]-&gt;Input_feedback_I4 lab[0].O[25]-&gt;Input_feedback_I4 lab[0].O[26]-&gt;Input_feedback_I4 lab[0].O[28]-&gt;Input_feedback_I4 lab[0].O[27]-&gt;Input_feedback_I4 open open open open open open open open open</port>
				<port name="cin">clb.cin[0]-&gt;carry_in</port>
			</inputs>
			<outputs>
				<port name="O">open fle[1].out[0]-&gt;labouts1 fle[2].out[0]-&gt;labouts1 fle[3].out[0]-&gt;labouts1 fle[4].out[0]-&gt;labouts1 fle[5].out[0]-&gt;labouts1 fle[6].out[0]-&gt;labouts1 fle[7].out[0]-&gt;labouts1 fle[8].out[0]-&gt;labouts1 fle[9].out[0]-&gt;labouts1 open open open open open open open open open open fle[0].out[2]-&gt;labouts3 fle[1].out[2]-&gt;labouts3 fle[2].out[2]-&gt;labouts3 open fle[4].out[2]-&gt;labouts3 fle[5].out[2]-&gt;labouts3 fle[6].out[2]-&gt;labouts3 fle[7].out[2]-&gt;labouts3 fle[8].out[2]-&gt;labouts3 fle[9].out[2]-&gt;labouts3 open open open fle[3].out[3]-&gt;labouts4 open open open open open open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clock</port>
			</clocks>
			<block name="$add~3^ADD~8-0~dummy_output~0~1" instance="fle[0]" mode="n2_lut5">
				<inputs>
					<port name="in">open lab.I2[12]-&gt;lutB lab.I1[2]-&gt;lutC lab.I2[12]-&gt;lutD open lab.I4[3]-&gt;lutF open open</port>
					<port name="cin">lab.cin[0]-&gt;carry_in</port>
				</inputs>
				<outputs>
					<port name="out">open open ble5[1].out[0]-&gt;lut5_outputs_2 open</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~3^ADD~8-0~dummy_output~0~1" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;lut5_inputs_1 fle.in[3]-&gt;lut5_inputs_1 open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">open open</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~3^ADD~8-0~dummy_output~0~1" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open open</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~3^ADD~8-0~dummy_output~0~1" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~3^ADD~8-0[0]</port>
								<port name="sumout">open</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~3^ADD~8-1[1]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">fle.in[1]-&gt;lut5_reg2 open fle.in[5]-&gt;lut5_inputs_22 open open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3 open</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~3^ADD~8-1[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout open</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut4_in2 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[0]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~3^ADD~8-1[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~3^ADD~8-1[0]</port>
								<port name="sumout">$add~3^ADD~8-1[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
			<block name="$add~3^ADD~8-2[1]" instance="fle[1]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I3[2]-&gt;lutA lab.I3[14]-&gt;lutB lab.I1[2]-&gt;lutC open open lab.I4[4]-&gt;lutF open open</port>
					<port name="cin">fle[0].cout[0]-&gt;carry_link</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;lut5_outputs_1 open ble5[1].out[0]-&gt;lut5_outputs_2 open</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~3^ADD~8-2[1]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">fle.in[0]-&gt;lut5_reg1 open fle.in[2]-&gt;lut5_inputs_1 open open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3 open</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~3^ADD~8-2[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout open</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut4_in1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[0]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~3^ADD~8-2[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~3^ADD~8-2[0]</port>
								<port name="sumout">$add~3^ADD~8-2[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~3^ADD~8-3[1]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">fle.in[1]-&gt;lut5_reg2 open fle.in[5]-&gt;lut5_inputs_22 open open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3 open</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~3^ADD~8-3[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout open</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut4_in2 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[0]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~3^ADD~8-3[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~3^ADD~8-3[0]</port>
								<port name="sumout">$add~3^ADD~8-3[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
			<block name="$add~3^ADD~8-4[1]" instance="fle[2]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I3[0]-&gt;lutA lab.I3[3]-&gt;lutB lab.I2[12]-&gt;lutC open open open open open</port>
					<port name="cin">fle[1].cout[0]-&gt;carry_link</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;lut5_outputs_1 open ble5[1].out[0]-&gt;lut5_outputs_2 open</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~3^ADD~8-4[1]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">fle.in[0]-&gt;lut5_reg1 open fle.in[2]-&gt;lut5_inputs_1 open open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3 open</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~3^ADD~8-4[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout open</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut4_in1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[0]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~3^ADD~8-4[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~3^ADD~8-4[0]</port>
								<port name="sumout">$add~3^ADD~8-4[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~3^ADD~8-5[1]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">fle.in[1]-&gt;lut5_reg2 open open open open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3 open</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~3^ADD~8-5[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout open</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut4_in1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[0]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" />
						<block name="$add~3^ADD~8-5[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">open</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~3^ADD~8-5[0]</port>
								<port name="sumout">$add~3^ADD~8-5[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
			<block name="$add~3^ADD~8-6[1]" instance="fle[3]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I3[1]-&gt;lutA open open open open lab.I1[0]-&gt;lutF open open</port>
					<port name="cin">fle[2].cout[0]-&gt;carry_link</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;lut5_outputs_1 open open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~3^ADD~8-6[1]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">fle.in[0]-&gt;lut5_reg1 open open open open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3 open</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~3^ADD~8-6[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout open</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut4_in1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[0]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" />
						<block name="$add~3^ADD~8-6[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">open</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~3^ADD~8-6[0]</port>
								<port name="sumout">$add~3^ADD~8-6[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~3^ADD~8-7[1]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[5]-&gt;lut5_inputs_22 open open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~3^ADD~8-7[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" />
						<block name="$add~3^ADD~8-7[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">open</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~3^ADD~8-7[0]</port>
								<port name="sumout">$add~3^ADD~8-7[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
			<block name="$add~3^ADD~8-8[1]" instance="fle[4]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I4[1]-&gt;lutA open open lab.I4[5]-&gt;lutD open open open open</port>
					<port name="cin">fle[3].cout[0]-&gt;carry_link</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;lut5_outputs_1 open ble5[1].out[0]-&gt;lut5_outputs_2 open</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~3^ADD~8-8[1]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open open open fle.in[3]-&gt;lut5_inputs_1 open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3 open</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~3^ADD~8-8[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout open</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" />
						<block name="$add~3^ADD~8-8[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">open</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~3^ADD~8-8[0]</port>
								<port name="sumout">$add~3^ADD~8-8[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~3^ADD~8-9[1]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 open open open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3 open</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~3^ADD~8-9[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout open</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut4_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" />
						<block name="$add~3^ADD~8-9[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">open</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~3^ADD~8-9[0]</port>
								<port name="sumout">$add~3^ADD~8-9[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
			<block name="$add~3^ADD~8-10[1]" instance="fle[5]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I4[2]-&gt;lutA lab.I2[8]-&gt;lutB open open open open open lab.I3[4]-&gt;lutH</port>
					<port name="cin">fle[4].cout[0]-&gt;carry_link</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;lut5_outputs_1 open ble5[1].out[0]-&gt;lut5_outputs_2 open</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="$add~3^ADD~8-10[1]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">fle.in[0]-&gt;lut5_reg1 open open open open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3 open</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~3^ADD~8-10[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout open</port>
							<port name="cout">open</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut4_in1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[0]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" />
						<block name="$add~3^ADD~8-10[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">open</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">open</port>
								<port name="sumout">$add~3^ADD~8-10[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="n4327" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">fle.in[1]-&gt;lut5_reg2 open open open fle.in[7]-&gt;lut5_inputs_22</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3 open</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4327" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[1].Q[0]-&gt;out_mux open</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4327" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open open open flut5.in[4]-&gt;lut5_in</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4327" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 open open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4327</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~14^Q~9" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~14^Q~9</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="n4282" instance="fle[6]" mode="n2_lut5">
				<inputs>
					<port name="in">open lab.I2[8]-&gt;lutB lab.I1[10]-&gt;lutC open open open open lab.I2[5]-&gt;lutH</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;lut5_outputs_1 open ble5[1].out[0]-&gt;lut5_outputs_2 open</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n4307" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[1]-&gt;lut5_reg2 fle.in[2]-&gt;lut5_inputs_1 open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3 open</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4307" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
						</inputs>
						<outputs>
							<port name="out">ff[1].Q[0]-&gt;out_mux open</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4307" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in flut5.in[2]-&gt;lut5_in open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4307" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">open 0 1 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4307</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~14^Q~5" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~14^Q~5</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="n4282" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">fle.in[1]-&gt;lut5_reg2 open open open fle.in[7]-&gt;lut5_inputs_22</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3 open</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4282" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[1].Q[0]-&gt;out_mux open</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4282" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open open open flut5.in[4]-&gt;lut5_in</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4282" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 open open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4282</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~14^Q~0" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~14^Q~0</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="n4302" instance="fle[7]" mode="n2_lut5">
				<inputs>
					<port name="in">open lab.I2[8]-&gt;lutB lab.I2[10]-&gt;lutC open open lab.I1[4]-&gt;lutF open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;lut5_outputs_1 open ble5[1].out[0]-&gt;lut5_outputs_2 open</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n4302" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[1]-&gt;lut5_reg2 fle.in[2]-&gt;lut5_inputs_1 open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3 open</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4302" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
						</inputs>
						<outputs>
							<port name="out">ff[1].Q[0]-&gt;out_mux open</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4302" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in flut5.in[2]-&gt;lut5_in open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4302" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">open 0 1 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4302</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~14^Q~4" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~14^Q~4</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="n4317" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">fle.in[1]-&gt;lut5_reg2 open fle.in[5]-&gt;lut5_inputs_22 open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3 open</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4317" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open open</port>
						</inputs>
						<outputs>
							<port name="out">ff[1].Q[0]-&gt;out_mux open</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4317" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open flut5.in[2]-&gt;lut5_in open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4317" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">0 open 1 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4317</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~14^Q~7" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~14^Q~7</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="n4297" instance="fle[8]" mode="n2_lut5">
				<inputs>
					<port name="in">open lab.I2[8]-&gt;lutB open open lab.I1[1]-&gt;lutE open open lab.I2[1]-&gt;lutH</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;lut5_outputs_1 open ble5[1].out[0]-&gt;lut5_outputs_2 open</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n4297" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[1]-&gt;lut5_reg2 open open fle.in[4]-&gt;lut5_inputs_1</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3 open</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4297" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[1].Q[0]-&gt;out_mux open</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4297" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in open open flut5.in[4]-&gt;lut5_in</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4297" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 0 open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4297</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~14^Q~3" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~14^Q~3</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="n4292" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">fle.in[1]-&gt;lut5_reg2 open open open fle.in[7]-&gt;lut5_inputs_22</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3 open</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4292" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[1].Q[0]-&gt;out_mux open</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4292" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open open open flut5.in[4]-&gt;lut5_in</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4292" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 open open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4292</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~14^Q~2" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~14^Q~2</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="n4287" instance="fle[9]" mode="n2_lut5">
				<inputs>
					<port name="in">open lab.I2[8]-&gt;lutB open open lab.I1[5]-&gt;lutE open open lab.I2[4]-&gt;lutH</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;lut5_outputs_1 open ble5[1].out[0]-&gt;lut5_outputs_2 open</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n4287" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[1]-&gt;lut5_reg2 open open fle.in[4]-&gt;lut5_inputs_1</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3 open</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4287" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[1].Q[0]-&gt;out_mux open</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4287" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in open open flut5.in[4]-&gt;lut5_in</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4287" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 0 open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4287</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~14^Q~1" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~14^Q~1</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="n4322" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">fle.in[1]-&gt;lut5_reg2 open open open fle.in[7]-&gt;lut5_inputs_22</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3 open</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4322" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[1].Q[0]-&gt;out_mux open</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4322" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open open open flut5.in[4]-&gt;lut5_in</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4322" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 open open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4322</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~14^Q~8" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~14^Q~8</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="$add~1^ADD~11-0~dummy_output~0~1" instance="clb[31]" mode="default">
		<inputs>
			<port name="I1">open $sdff~17^Q~6 vcc $add~0^ADD~10-1[1] open open open open open $add~0^ADD~10-2[1] open open open open open</port>
			<port name="I2">$add~0^ADD~10-3[1] open open open open open open open gnd open open open open open open</port>
			<port name="I3">reset open open open open open open open open open open open open open open</port>
			<port name="I4">$sdff~17^Q~8 open $sdff~17^Q~5 $sdff~17^Q~9 $add~0^ADD~10-4[1] open $sdff~17^Q~4 open open open open open open open $sdff~17^Q~7</port>
			<port name="cin">gnd</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open lab[0].O[6]-&gt;output open open open open lab[0].O[11]-&gt;output lab[0].O[12]-&gt;output open open open open lab[0].O[17]-&gt;output lab[0].O[18]-&gt;output lab[0].O[19]-&gt;output open open open open open open open lab[0].O[27]-&gt;output lab[0].O[28]-&gt;output lab[0].O[29]-&gt;output lab[0].O[30]-&gt;output lab[0].O[31]-&gt;output lab[0].O[32]-&gt;output open open lab[0].O[35]-&gt;output lab[0].O[36]-&gt;output open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="$add~1^ADD~11-0~dummy_output~0~1" instance="lab[0]" mode="default">
			<inputs>
				<port name="I1">clb.I1[9]-&gt;Input_feedback_I1 open open open lab[0].O[4]-&gt;Input_feedback_I1 lab[0].O[3]-&gt;Input_feedback_I1 open open open open open clb.I1[1]-&gt;Input_feedback_I1 clb.I1[3]-&gt;Input_feedback_I1 open clb.I1[2]-&gt;Input_feedback_I1</port>
				<port name="I2">open lab[0].O[24]-&gt;Input_feedback_I2 open open lab[0].O[23]-&gt;Input_feedback_I2 open open open open open open open clb.I2[0]-&gt;Input_feedback_I2 open clb.I2[8]-&gt;Input_feedback_I2</port>
				<port name="I3">lab[0].O[6]-&gt;Input_feedback_I3 lab[0].O[5]-&gt;Input_feedback_I3 open clb.I3[0]-&gt;Input_feedback_I3 open open open open open open open open open open open</port>
				<port name="I4">lab[0].O[28]-&gt;Input_feedback_I4 lab[0].O[29]-&gt;Input_feedback_I4 lab[0].O[27]-&gt;Input_feedback_I4 open open open open open clb.I4[14]-&gt;Input_feedback_I4 open clb.I4[6]-&gt;Input_feedback_I4 clb.I4[2]-&gt;Input_feedback_I4 clb.I4[3]-&gt;Input_feedback_I4 clb.I4[0]-&gt;Input_feedback_I4 clb.I4[4]-&gt;Input_feedback_I4</port>
				<port name="cin">clb.cin[0]-&gt;carry_in</port>
			</inputs>
			<outputs>
				<port name="O">open open open fle[3].out[0]-&gt;labouts1 fle[4].out[0]-&gt;labouts1 fle[5].out[0]-&gt;labouts1 fle[6].out[0]-&gt;labouts1 open open open open fle[1].out[1]-&gt;labouts2 fle[2].out[1]-&gt;labouts2 open open open open fle[7].out[1]-&gt;labouts2 fle[8].out[1]-&gt;labouts2 fle[9].out[1]-&gt;labouts2 open open open fle[3].out[2]-&gt;labouts3 fle[4].out[2]-&gt;labouts3 open open fle[7].out[2]-&gt;labouts3 fle[8].out[2]-&gt;labouts3 fle[9].out[2]-&gt;labouts3 fle[0].out[3]-&gt;labouts4 fle[1].out[3]-&gt;labouts4 fle[2].out[3]-&gt;labouts4 open open fle[5].out[3]-&gt;labouts4 fle[6].out[3]-&gt;labouts4 open open open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clock</port>
			</clocks>
			<block name="$add~1^ADD~11-0~dummy_output~0~1" instance="fle[0]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I3[0]-&gt;lutA lab.I2[14]-&gt;lutB lab.I1[14]-&gt;lutC open open lab.I1[14]-&gt;lutF open open</port>
					<port name="cin">lab.cin[0]-&gt;carry_in</port>
				</inputs>
				<outputs>
					<port name="out">open open open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~1^ADD~11-0~dummy_output~0~1" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open fle.in[1]-&gt;lut5_reg2 fle.in[2]-&gt;lut5_inputs_1 open open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">open open</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~1^ADD~11-0~dummy_output~0~1" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open open</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut4_in2 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~1^ADD~11-0~dummy_output~0~1" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~1^ADD~11-0[0]</port>
								<port name="sumout">open</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~1^ADD~11-1[1]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 fle.in[5]-&gt;lut5_inputs_22 open open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~1^ADD~11-1[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut4_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~1^ADD~11-1[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~1^ADD~11-1[0]</port>
								<port name="sumout">$add~1^ADD~11-1[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
			<block name="$add~1^ADD~11-2[1]" instance="fle[1]" mode="n2_lut5">
				<inputs>
					<port name="in">open open lab.I1[14]-&gt;lutC lab.I4[2]-&gt;lutD open open lab.I4[0]-&gt;lutG open</port>
					<port name="cin">fle[0].cout[0]-&gt;carry_link</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~1^ADD~11-2[1]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;lut5_inputs_1 fle.in[3]-&gt;lut5_inputs_1 open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~1^ADD~11-2[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~1^ADD~11-2[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~1^ADD~11-2[0]</port>
								<port name="sumout">$add~1^ADD~11-2[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~1^ADD~11-3[1]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open open open fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~1^ADD~11-3[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" />
						<block name="$add~1^ADD~11-3[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">open</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~1^ADD~11-3[0]</port>
								<port name="sumout">$add~1^ADD~11-3[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
			<block name="$add~1^ADD~11-4[1]" instance="fle[2]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I4[1]-&gt;lutA open open open open open lab.I4[10]-&gt;lutG open</port>
					<port name="cin">fle[1].cout[0]-&gt;carry_link</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~1^ADD~11-4[1]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">fle.in[0]-&gt;lut5_reg1 open open open open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~1^ADD~11-4[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut4_in1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[0]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" />
						<block name="$add~1^ADD~11-4[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">open</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~1^ADD~11-4[0]</port>
								<port name="sumout">$add~1^ADD~11-4[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~1^ADD~11-5[1]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open open open fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~1^ADD~11-5[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" />
						<block name="$add~1^ADD~11-5[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">open</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~1^ADD~11-5[0]</port>
								<port name="sumout">$add~1^ADD~11-5[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
			<block name="$add~1^ADD~11-6[1]" instance="fle[3]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open lab.I4[11]-&gt;lutD open lab.I1[11]-&gt;lutF open open</port>
					<port name="cin">fle[2].cout[0]-&gt;carry_link</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;lut5_outputs_1 open ble5[1].out[0]-&gt;lut5_outputs_2 open</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~1^ADD~11-6[1]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open open open fle.in[3]-&gt;lut5_inputs_1 open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3 open</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~1^ADD~11-6[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout open</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" />
						<block name="$add~1^ADD~11-6[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">open</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~1^ADD~11-6[0]</port>
								<port name="sumout">$add~1^ADD~11-6[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~1^ADD~11-7[1]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[5]-&gt;lut5_inputs_22 open open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3 open</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~1^ADD~11-7[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout open</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" />
						<block name="$add~1^ADD~11-7[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">open</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~1^ADD~11-7[0]</port>
								<port name="sumout">$add~1^ADD~11-7[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
			<block name="$add~1^ADD~11-8[1]" instance="fle[4]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open lab.I4[8]-&gt;lutD open open lab.I4[13]-&gt;lutG open</port>
					<port name="cin">fle[3].cout[0]-&gt;carry_link</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;lut5_outputs_1 open ble5[1].out[0]-&gt;lut5_outputs_2 open</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~1^ADD~11-8[1]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open open open fle.in[3]-&gt;lut5_inputs_1 open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3 open</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~1^ADD~11-8[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout open</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" />
						<block name="$add~1^ADD~11-8[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">open</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~1^ADD~11-8[0]</port>
								<port name="sumout">$add~1^ADD~11-8[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~1^ADD~11-9[1]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open open open fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3 open</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~1^ADD~11-9[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout open</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" />
						<block name="$add~1^ADD~11-9[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">open</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~1^ADD~11-9[0]</port>
								<port name="sumout">$add~1^ADD~11-9[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
			<block name="$add~1^ADD~11-10[1]" instance="fle[5]" mode="n2_lut5">
				<inputs>
					<port name="in">open lab.I3[3]-&gt;lutB open lab.I4[12]-&gt;lutD open open lab.I3[1]-&gt;lutG open</port>
					<port name="cin">fle[4].cout[0]-&gt;carry_link</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;lut5_outputs_1 open open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="$add~1^ADD~11-10[1]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open open open fle.in[3]-&gt;lut5_inputs_1 open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3 open</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~1^ADD~11-10[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout open</port>
							<port name="cout">open</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" />
						<block name="$add~1^ADD~11-10[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">open</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">open</port>
								<port name="sumout">$add~1^ADD~11-10[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="n4917" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">fle.in[1]-&gt;lut5_reg2 open open fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4917" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4917" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open open flut5.in[3]-&gt;lut5_in open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4917" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">0 open open 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4917</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~16^Q~9" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~16^Q~9</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="n4912" instance="fle[6]" mode="n2_lut5">
				<inputs>
					<port name="in">open lab.I3[3]-&gt;lutB open open lab.I1[12]-&gt;lutE open open lab.I2[1]-&gt;lutH</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;lut5_outputs_1 open open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n4822" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[1]-&gt;lut5_reg2 open open fle.in[4]-&gt;lut5_inputs_1</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3 open</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4822" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[1].Q[0]-&gt;out_mux open</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4822" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in open open flut5.in[4]-&gt;lut5_in</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4822" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 0 open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4822</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~17^Q~0" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~17^Q~0</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="n4912" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">fle.in[1]-&gt;lut5_reg2 open open open fle.in[7]-&gt;lut5_inputs_22</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4912" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4912" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open open open flut5.in[4]-&gt;lut5_in</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4912" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 open open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4912</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~16^Q~8" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~16^Q~8</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="n4907" instance="fle[7]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I3[3]-&gt;lutA open lab.I1[4]-&gt;lutC open open lab.I1[0]-&gt;lutF open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 ble5[1].out[0]-&gt;lut5_outputs_2 open</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n4907" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">fle.in[0]-&gt;lut5_reg1 open fle.in[2]-&gt;lut5_inputs_1 open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4907" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4907" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open flut5.in[2]-&gt;lut5_in open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4907" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">0 open 1 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4907</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~16^Q~7" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~16^Q~7</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="n4827" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 fle.in[5]-&gt;lut5_inputs_22 open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3 open</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4827" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
						</inputs>
						<outputs>
							<port name="out">ff[1].Q[0]-&gt;out_mux open</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4827" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in flut5.in[2]-&gt;lut5_in open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4827" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">open 0 1 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4827</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~17^Q~1" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~17^Q~1</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="n4902" instance="fle[8]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I3[3]-&gt;lutA open lab.I2[4]-&gt;lutC open open open open lab.I2[12]-&gt;lutH</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 ble5[1].out[0]-&gt;lut5_outputs_2 open</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n4902" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">fle.in[0]-&gt;lut5_reg1 open fle.in[2]-&gt;lut5_inputs_1 open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4902" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4902" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open flut5.in[2]-&gt;lut5_in open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4902" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">0 open 1 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4902</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~16^Q~6" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~16^Q~6</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="n4832" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 open open fle.in[7]-&gt;lut5_inputs_22</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3 open</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4832" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[1].Q[0]-&gt;out_mux open</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4832" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in open open flut5.in[4]-&gt;lut5_in</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4832" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 0 open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4832</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~17^Q~2" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~17^Q~2</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="n4897" instance="fle[9]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I3[3]-&gt;lutA open open open lab.I1[5]-&gt;lutE open lab.I4[14]-&gt;lutG open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 ble5[1].out[0]-&gt;lut5_outputs_2 open</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n4897" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">fle.in[0]-&gt;lut5_reg1 open open open fle.in[4]-&gt;lut5_inputs_1</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4897" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4897" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open open open flut5.in[4]-&gt;lut5_in</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4897" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 open open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4897</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~16^Q~5" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~16^Q~5</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="n4837" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 open fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3 open</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4837" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">ff[1].Q[0]-&gt;out_mux open</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4837" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in open flut5.in[3]-&gt;lut5_in open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4837" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">open 0 open 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4837</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~17^Q~3" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~17^Q~3</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="$add~0^ADD~10-0~dummy_output~0~1" instance="clb[32]" mode="default">
		<inputs>
			<port name="I1">open open open open open $sdff~17^Q~2 open $sdff~17^Q~0 open $add~1^ADD~11-5[1] open open open open open</port>
			<port name="I2">open open open open open open open open gnd open open open open open reset</port>
			<port name="I3">open open open open open open open open open open open open open open open</port>
			<port name="I4">$add~1^ADD~11-4[1] $sdff~17^Q~1 open open open open $sdff~17^Q~3 open open open open open open open open</port>
			<port name="cin">gnd</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open lab[0].O[6]-&gt;output lab[0].O[7]-&gt;output lab[0].O[8]-&gt;output open open lab[0].O[11]-&gt;output lab[0].O[12]-&gt;output open open open open open open lab[0].O[19]-&gt;output open open open open open lab[0].O[25]-&gt;output lab[0].O[26]-&gt;output lab[0].O[27]-&gt;output lab[0].O[28]-&gt;output open lab[0].O[30]-&gt;output lab[0].O[31]-&gt;output open open open open open open open lab[0].O[39]-&gt;output</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="$add~0^ADD~10-0~dummy_output~0~1" instance="lab[0]" mode="default">
			<inputs>
				<port name="I1">clb.I1[9]-&gt;Input_feedback_I1 clb.I1[5]-&gt;Input_feedback_I1 open open lab[0].O[4]-&gt;Input_feedback_I1 lab[0].O[3]-&gt;Input_feedback_I1 open open open open open open open open clb.I1[7]-&gt;Input_feedback_I1</port>
				<port name="I2">open lab[0].O[23]-&gt;Input_feedback_I2 open open lab[0].O[24]-&gt;Input_feedback_I2 lab[0].O[22]-&gt;Input_feedback_I2 open open clb.I2[14]-&gt;Input_feedback_I2 open open open open open clb.I2[8]-&gt;Input_feedback_I2</port>
				<port name="I3">open lab[0].O[5]-&gt;Input_feedback_I3 lab[0].O[7]-&gt;Input_feedback_I3 lab[0].O[6]-&gt;Input_feedback_I3 lab[0].O[8]-&gt;Input_feedback_I3 open open open open open open open open open open</port>
				<port name="I4">lab[0].O[27]-&gt;Input_feedback_I4 lab[0].O[25]-&gt;Input_feedback_I4 lab[0].O[28]-&gt;Input_feedback_I4 lab[0].O[26]-&gt;Input_feedback_I4 open open open open open open clb.I4[0]-&gt;Input_feedback_I4 open open clb.I4[1]-&gt;Input_feedback_I4 clb.I4[6]-&gt;Input_feedback_I4</port>
				<port name="cin">clb.cin[0]-&gt;carry_in</port>
			</inputs>
			<outputs>
				<port name="O">open open open fle[3].out[0]-&gt;labouts1 fle[4].out[0]-&gt;labouts1 fle[5].out[0]-&gt;labouts1 fle[6].out[0]-&gt;labouts1 fle[7].out[0]-&gt;labouts1 fle[8].out[0]-&gt;labouts1 open open fle[1].out[1]-&gt;labouts2 fle[2].out[1]-&gt;labouts2 open open open open open open fle[9].out[1]-&gt;labouts2 open open fle[2].out[2]-&gt;labouts3 fle[3].out[2]-&gt;labouts3 fle[4].out[2]-&gt;labouts3 fle[5].out[2]-&gt;labouts3 fle[6].out[2]-&gt;labouts3 fle[7].out[2]-&gt;labouts3 fle[8].out[2]-&gt;labouts3 open fle[0].out[3]-&gt;labouts4 fle[1].out[3]-&gt;labouts4 open open open open open open open fle[9].out[3]-&gt;labouts4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clock</port>
			</clocks>
			<block name="$add~0^ADD~10-0~dummy_output~0~1" instance="fle[0]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I4[2]-&gt;lutA lab.I2[14]-&gt;lutB open open open lab.I1[14]-&gt;lutF open open</port>
					<port name="cin">lab.cin[0]-&gt;carry_in</port>
				</inputs>
				<outputs>
					<port name="out">open open open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~0^ADD~10-0~dummy_output~0~1" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">fle.in[0]-&gt;lut5_reg1 fle.in[1]-&gt;lut5_reg2 open open open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">open open</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~0^ADD~10-0~dummy_output~0~1" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open open</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut4_in1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[0]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut4_in2 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~0^ADD~10-0~dummy_output~0~1" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~0^ADD~10-0[0]</port>
								<port name="sumout">open</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~0^ADD~10-1[1]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 fle.in[5]-&gt;lut5_inputs_22 open open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~0^ADD~10-1[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut4_in2 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~0^ADD~10-1[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~0^ADD~10-1[0]</port>
								<port name="sumout">$add~0^ADD~10-1[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
			<block name="$add~0^ADD~10-2[1]" instance="fle[1]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open lab.I4[13]-&gt;lutD open lab.I1[1]-&gt;lutF open open</port>
					<port name="cin">fle[0].cout[0]-&gt;carry_link</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~0^ADD~10-2[1]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open open open fle.in[3]-&gt;lut5_inputs_1 open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~0^ADD~10-2[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" />
						<block name="$add~0^ADD~10-2[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">open</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~0^ADD~10-2[0]</port>
								<port name="sumout">$add~0^ADD~10-2[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~0^ADD~10-3[1]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[5]-&gt;lut5_inputs_22 open open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~0^ADD~10-3[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" />
						<block name="$add~0^ADD~10-3[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">open</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~0^ADD~10-3[0]</port>
								<port name="sumout">$add~0^ADD~10-3[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
			<block name="$add~0^ADD~10-4[1]" instance="fle[2]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I3[2]-&gt;lutA open open lab.I4[14]-&gt;lutD open open open open</port>
					<port name="cin">fle[1].cout[0]-&gt;carry_link</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 ble5[1].out[0]-&gt;lut5_outputs_2 open</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~0^ADD~10-4[1]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open open open fle.in[3]-&gt;lut5_inputs_1 open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~0^ADD~10-4[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" />
						<block name="$add~0^ADD~10-4[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">open</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~0^ADD~10-4[0]</port>
								<port name="sumout">$add~0^ADD~10-4[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~0^ADD~10-5[1]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 open open open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3 open</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~0^ADD~10-5[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout open</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut4_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" />
						<block name="$add~0^ADD~10-5[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">open</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~0^ADD~10-5[0]</port>
								<port name="sumout">$add~0^ADD~10-5[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
			<block name="$add~0^ADD~10-6[1]" instance="fle[3]" mode="n2_lut5">
				<inputs>
					<port name="in">open lab.I3[3]-&gt;lutB open open open open lab.I3[4]-&gt;lutG open</port>
					<port name="cin">fle[2].cout[0]-&gt;carry_link</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;lut5_outputs_1 open ble5[1].out[0]-&gt;lut5_outputs_2 open</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~0^ADD~10-6[1]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open fle.in[1]-&gt;lut5_reg2 open open open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3 open</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~0^ADD~10-6[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout open</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut4_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" />
						<block name="$add~0^ADD~10-6[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">open</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~0^ADD~10-6[0]</port>
								<port name="sumout">$add~0^ADD~10-6[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~0^ADD~10-7[1]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open open open fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3 open</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~0^ADD~10-7[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout open</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" />
						<block name="$add~0^ADD~10-7[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">open</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~0^ADD~10-7[0]</port>
								<port name="sumout">$add~0^ADD~10-7[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
			<block name="$add~0^ADD~10-8[1]" instance="fle[4]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I4[0]-&gt;lutA open open lab.I4[3]-&gt;lutD open open open open</port>
					<port name="cin">fle[3].cout[0]-&gt;carry_link</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;lut5_outputs_1 open ble5[1].out[0]-&gt;lut5_outputs_2 open</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~0^ADD~10-8[1]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open open open fle.in[3]-&gt;lut5_inputs_1 open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3 open</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~0^ADD~10-8[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout open</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" />
						<block name="$add~0^ADD~10-8[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">open</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~0^ADD~10-8[0]</port>
								<port name="sumout">$add~0^ADD~10-8[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~0^ADD~10-9[1]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 open open open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3 open</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~0^ADD~10-9[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout open</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut4_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" />
						<block name="$add~0^ADD~10-9[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">open</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~0^ADD~10-9[0]</port>
								<port name="sumout">$add~0^ADD~10-9[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
			<block name="$add~0^ADD~10-10[1]" instance="fle[5]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I4[1]-&gt;lutA lab.I2[8]-&gt;lutB open open open open lab.I3[1]-&gt;lutG open</port>
					<port name="cin">fle[4].cout[0]-&gt;carry_link</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;lut5_outputs_1 open ble5[1].out[0]-&gt;lut5_outputs_2 open</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="$add~0^ADD~10-10[1]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">fle.in[0]-&gt;lut5_reg1 open open open open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3 open</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~0^ADD~10-10[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout open</port>
							<port name="cout">open</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut4_in1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[0]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" />
						<block name="$add~0^ADD~10-10[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">open</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">open</port>
								<port name="sumout">$add~0^ADD~10-10[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="n4867" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">fle.in[1]-&gt;lut5_reg2 open open fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3 open</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4867" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">ff[1].Q[0]-&gt;out_mux open</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4867" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open open flut5.in[3]-&gt;lut5_in open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4867" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">0 open open 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4867</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~17^Q~9" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~17^Q~9</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="n4857" instance="fle[6]" mode="n2_lut5">
				<inputs>
					<port name="in">open lab.I2[8]-&gt;lutB open open lab.I1[5]-&gt;lutE lab.I1[4]-&gt;lutF open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;lut5_outputs_1 open ble5[1].out[0]-&gt;lut5_outputs_2 open</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n4847" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[1]-&gt;lut5_reg2 open open fle.in[4]-&gt;lut5_inputs_1</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3 open</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4847" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[1].Q[0]-&gt;out_mux open</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4847" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in open open flut5.in[4]-&gt;lut5_in</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4847" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 0 open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4847</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~17^Q~5" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~17^Q~5</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="n4857" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">fle.in[1]-&gt;lut5_reg2 open fle.in[5]-&gt;lut5_inputs_22 open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3 open</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4857" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open open</port>
						</inputs>
						<outputs>
							<port name="out">ff[1].Q[0]-&gt;out_mux open</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4857" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open flut5.in[2]-&gt;lut5_in open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4857" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">0 open 1 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4857</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~17^Q~7" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~17^Q~7</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="n4842" instance="fle[7]" mode="n2_lut5">
				<inputs>
					<port name="in">open lab.I2[8]-&gt;lutB open lab.I2[5]-&gt;lutD open open open lab.I2[4]-&gt;lutH</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;lut5_outputs_1 open ble5[1].out[0]-&gt;lut5_outputs_2 open</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n4842" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[1]-&gt;lut5_reg2 open fle.in[3]-&gt;lut5_inputs_1 open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3 open</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4842" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">ff[1].Q[0]-&gt;out_mux open</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4842" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in open flut5.in[3]-&gt;lut5_in open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4842" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">open 0 open 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4842</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~17^Q~4" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~17^Q~4</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="n4862" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">fle.in[1]-&gt;lut5_reg2 open open open fle.in[7]-&gt;lut5_inputs_22</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3 open</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4862" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[1].Q[0]-&gt;out_mux open</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4862" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open open open flut5.in[4]-&gt;lut5_in</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4862" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 open open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4862</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~17^Q~8" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~17^Q~8</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="n4852" instance="fle[8]" mode="n2_lut5">
				<inputs>
					<port name="in">open lab.I2[8]-&gt;lutB open lab.I2[1]-&gt;lutD open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;lut5_outputs_1 open ble5[1].out[0]-&gt;lut5_outputs_2 open</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n4852" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[1]-&gt;lut5_reg2 open fle.in[3]-&gt;lut5_inputs_1 open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3 open</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4852" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">ff[1].Q[0]-&gt;out_mux open</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4852" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in open flut5.in[3]-&gt;lut5_in open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4852" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">open 0 open 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4852</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~17^Q~6" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~17^Q~6</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="vcc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3 open</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="vcc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;out_mux open</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="vcc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="vcc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">vcc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n4892" instance="fle[9]" mode="n2_lut5">
				<inputs>
					<port name="in">open lab.I2[8]-&gt;lutB open open lab.I1[0]-&gt;lutE open lab.I4[10]-&gt;lutG open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n4892" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[1]-&gt;lut5_reg2 open open fle.in[4]-&gt;lut5_inputs_1</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4892" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4892" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in open open flut5.in[4]-&gt;lut5_in</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4892" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 0 open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4892</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~16^Q~4" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~16^Q~4</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="n4887" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">fle.in[1]-&gt;lut5_reg2 open open fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4887" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4887" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open open flut5.in[3]-&gt;lut5_in open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4887" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">0 open open 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4887</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~16^Q~3" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~16^Q~3</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="$add~2^ADD~9-0~dummy_output~0~1" instance="clb[33]" mode="default">
		<inputs>
			<port name="I1">open open open open open open $sdff~14^Q~4 open open open open $sdff~14^Q~9 open open open</port>
			<port name="I2">open open $sdff~14^Q~8 open open open open open gnd open open open open open open</port>
			<port name="I3">vcc open open open open open open open open open open open open open open</port>
			<port name="I4">$sdff~14^Q~3 reset $sdff~14^Q~5 open open open open open open open $add~3^ADD~8-7[1] open open $sdff~14^Q~7 open</port>
			<port name="cin">gnd</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open open open open open open lab[0].O[14]-&gt;output open lab[0].O[16]-&gt;output lab[0].O[17]-&gt;output lab[0].O[18]-&gt;output open open open open open open open open lab[0].O[27]-&gt;output open open open open open open lab[0].O[34]-&gt;output open lab[0].O[36]-&gt;output open lab[0].O[38]-&gt;output open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="$add~2^ADD~9-0~dummy_output~0~1" instance="lab[0]" mode="default">
			<inputs>
				<port name="I1">clb.I1[11]-&gt;Input_feedback_I1 lab[0].O[1]-&gt;Input_feedback_I1 open open lab[0].O[3]-&gt;Input_feedback_I1 lab[0].O[2]-&gt;Input_feedback_I1 open open open open clb.I1[6]-&gt;Input_feedback_I1 open open open open</port>
				<port name="I2">open lab[0].O[21]-&gt;Input_feedback_I2 open open lab[0].O[23]-&gt;Input_feedback_I2 lab[0].O[20]-&gt;Input_feedback_I2 open open open clb.I2[2]-&gt;Input_feedback_I2 lab[0].O[22]-&gt;Input_feedback_I2 open open open clb.I2[8]-&gt;Input_feedback_I2</port>
				<port name="I3">open open open open open open open open open open open open open clb.I3[0]-&gt;Input_feedback_I3 open</port>
				<port name="I4">lab[0].O[27]-&gt;Input_feedback_I4 clb.I4[0]-&gt;Input_feedback_I4 open clb.I4[13]-&gt;Input_feedback_I4 clb.I4[1]-&gt;Input_feedback_I4 open open open open open clb.I4[2]-&gt;Input_feedback_I4 open open open clb.I4[10]-&gt;Input_feedback_I4</port>
				<port name="cin">clb.cin[0]-&gt;carry_in</port>
			</inputs>
			<outputs>
				<port name="O">open fle[1].out[0]-&gt;labouts1 fle[2].out[0]-&gt;labouts1 fle[3].out[0]-&gt;labouts1 open open open open open open open open open open fle[4].out[1]-&gt;labouts2 open fle[6].out[1]-&gt;labouts2 fle[7].out[1]-&gt;labouts2 fle[8].out[1]-&gt;labouts2 open fle[0].out[2]-&gt;labouts3 fle[1].out[2]-&gt;labouts3 fle[2].out[2]-&gt;labouts3 fle[3].out[2]-&gt;labouts3 open open open fle[7].out[2]-&gt;labouts3 open open open open open open fle[4].out[3]-&gt;labouts4 open fle[6].out[3]-&gt;labouts4 open fle[8].out[3]-&gt;labouts4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clock</port>
			</clocks>
			<block name="$add~2^ADD~9-0~dummy_output~0~1" instance="fle[0]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I3[13]-&gt;lutA lab.I2[14]-&gt;lutB open open open lab.I4[1]-&gt;lutF open open</port>
					<port name="cin">lab.cin[0]-&gt;carry_in</port>
				</inputs>
				<outputs>
					<port name="out">open open ble5[1].out[0]-&gt;lut5_outputs_2 open</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~2^ADD~9-0~dummy_output~0~1" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">fle.in[0]-&gt;lut5_reg1 fle.in[1]-&gt;lut5_reg2 open open open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">open open</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~2^ADD~9-0~dummy_output~0~1" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open open</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut4_in1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[0]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut4_in2 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~2^ADD~9-0~dummy_output~0~1" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~2^ADD~9-0[0]</port>
								<port name="sumout">open</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~2^ADD~9-1[1]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 fle.in[5]-&gt;lut5_inputs_22 open open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3 open</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~2^ADD~9-1[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout open</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut4_in2 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~2^ADD~9-1[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~2^ADD~9-1[0]</port>
								<port name="sumout">$add~2^ADD~9-1[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
			<block name="$add~2^ADD~9-2[1]" instance="fle[1]" mode="n2_lut5">
				<inputs>
					<port name="in">open open lab.I1[10]-&gt;lutC open open open lab.I4[10]-&gt;lutG open</port>
					<port name="cin">fle[0].cout[0]-&gt;carry_link</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;lut5_outputs_1 open ble5[1].out[0]-&gt;lut5_outputs_2 open</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~2^ADD~9-2[1]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;lut5_inputs_1 open open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3 open</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~2^ADD~9-2[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout open</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" />
						<block name="$add~2^ADD~9-2[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">open</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~2^ADD~9-2[0]</port>
								<port name="sumout">$add~2^ADD~9-2[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~2^ADD~9-3[1]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open open open fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3 open</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~2^ADD~9-3[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout open</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" />
						<block name="$add~2^ADD~9-3[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">open</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~2^ADD~9-3[0]</port>
								<port name="sumout">$add~2^ADD~9-3[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
			<block name="$add~2^ADD~9-4[1]" instance="fle[2]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I4[0]-&gt;lutA open open open open lab.I4[3]-&gt;lutF open open</port>
					<port name="cin">fle[1].cout[0]-&gt;carry_link</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;lut5_outputs_1 open ble5[1].out[0]-&gt;lut5_outputs_2 open</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~2^ADD~9-4[1]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">fle.in[0]-&gt;lut5_reg1 open open open open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3 open</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~2^ADD~9-4[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout open</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut4_in1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[0]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" />
						<block name="$add~2^ADD~9-4[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">open</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~2^ADD~9-4[0]</port>
								<port name="sumout">$add~2^ADD~9-4[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~2^ADD~9-5[1]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[5]-&gt;lut5_inputs_22 open open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3 open</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~2^ADD~9-5[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout open</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" />
						<block name="$add~2^ADD~9-5[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">open</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~2^ADD~9-5[0]</port>
								<port name="sumout">$add~2^ADD~9-5[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
			<block name="$add~2^ADD~9-6[1]" instance="fle[3]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open lab.I2[9]-&gt;lutD open lab.I1[0]-&gt;lutF open open</port>
					<port name="cin">fle[2].cout[0]-&gt;carry_link</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;lut5_outputs_1 open ble5[1].out[0]-&gt;lut5_outputs_2 open</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~2^ADD~9-6[1]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open open open fle.in[3]-&gt;lut5_inputs_1 open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3 open</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~2^ADD~9-6[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout open</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" />
						<block name="$add~2^ADD~9-6[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">open</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~2^ADD~9-6[0]</port>
								<port name="sumout">$add~2^ADD~9-6[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~2^ADD~9-7[1]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[5]-&gt;lut5_inputs_22 open open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3 open</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~2^ADD~9-7[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout open</port>
							<port name="cout">open</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" />
						<block name="$add~2^ADD~9-7[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">open</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">open</port>
								<port name="sumout">$add~2^ADD~9-7[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
			<block name="n4277" instance="fle[4]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I4[4]-&gt;lutA open open lab.I2[4]-&gt;lutD open lab.I1[4]-&gt;lutF open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n4277" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">fle.in[0]-&gt;lut5_reg1 open open fle.in[3]-&gt;lut5_inputs_1 open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4277" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4277" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open open flut5.in[3]-&gt;lut5_in open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4277" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">0 open open 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4277</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~15^Q~9" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~15^Q~9</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="n4272" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 fle.in[5]-&gt;lut5_inputs_22 open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4272" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4272" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in flut5.in[2]-&gt;lut5_in open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4272" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">open 0 1 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4272</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~15^Q~8" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~15^Q~8</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="open" instance="fle[5]" />
			<block name="n4267" instance="fle[6]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I4[4]-&gt;lutA open lab.I1[5]-&gt;lutC open open open open lab.I2[10]-&gt;lutH</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n4262" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">fle.in[0]-&gt;lut5_reg1 open fle.in[2]-&gt;lut5_inputs_1 open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4262" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4262" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open flut5.in[2]-&gt;lut5_in open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4262" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">0 open 1 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4262</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~15^Q~6" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~15^Q~6</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="n4267" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 open open fle.in[7]-&gt;lut5_inputs_22</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4267" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4267" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in open open flut5.in[4]-&gt;lut5_in</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4267" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 0 open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4267</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~15^Q~7" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~15^Q~7</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="n4257" instance="fle[7]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I4[4]-&gt;lutA open lab.I2[1]-&gt;lutC open open open lab.I4[14]-&gt;lutG open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 ble5[1].out[0]-&gt;lut5_outputs_2 open</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n4257" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">fle.in[0]-&gt;lut5_reg1 open fle.in[2]-&gt;lut5_inputs_1 open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4257" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4257" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open flut5.in[2]-&gt;lut5_in open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4257" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">0 open 1 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4257</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~15^Q~5" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~15^Q~5</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="n4312" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 open fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3 open</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4312" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">ff[1].Q[0]-&gt;out_mux open</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4312" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in open flut5.in[3]-&gt;lut5_in open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4312" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">open 0 open 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4312</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~14^Q~6" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~14^Q~6</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="n4252" instance="fle[8]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I4[4]-&gt;lutA open open open lab.I1[1]-&gt;lutE open open lab.I2[5]-&gt;lutH</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n4252" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">fle.in[0]-&gt;lut5_reg1 open open open fle.in[4]-&gt;lut5_inputs_1</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4252" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4252" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open open open flut5.in[4]-&gt;lut5_in</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4252" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 open open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4252</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~15^Q~4" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~15^Q~4</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="n4247" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 open open fle.in[7]-&gt;lut5_inputs_22</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4247" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4247" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in open open flut5.in[4]-&gt;lut5_in</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4247" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 0 open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4247</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~15^Q~3" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~15^Q~3</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="open" instance="fle[9]" />
		</block>
	</block>
	<block name="n4427" instance="clb[34]" mode="default">
		<inputs>
			<port name="I1">open $add~8^ADD~1-12[1] open $add~8^ADD~1-9[1] open $add~8^ADD~1-10[1] open $add~8^ADD~1-20[1] open $add~8^ADD~1-15[1] open $add~8^ADD~1-17[1] open $add~8^ADD~1-13[1] open</port>
			<port name="I2">$add~8^ADD~1-1[1] open $add~8^ADD~1-6[1] open $add~8^ADD~1-18[1] open open open open open open open $add~8^ADD~1-16[1] open open</port>
			<port name="I3">open open open open open open open $add~8^ADD~1-3[1] open open open $add~8^ADD~1-5[1] open open open</port>
			<port name="I4">reset open $add~8^ADD~1-11[1] open $add~8^ADD~1-2[1] open $add~8^ADD~1-14[1] open $add~8^ADD~1-7[1] open $add~8^ADD~1-19[1] open $add~8^ADD~1-4[1] open $add~8^ADD~1-8[1]</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open open lab[0].O[10]-&gt;output lab[0].O[11]-&gt;output lab[0].O[12]-&gt;output lab[0].O[13]-&gt;output lab[0].O[14]-&gt;output lab[0].O[15]-&gt;output lab[0].O[16]-&gt;output lab[0].O[17]-&gt;output lab[0].O[18]-&gt;output lab[0].O[19]-&gt;output open open open open open open open open open open lab[0].O[30]-&gt;output lab[0].O[31]-&gt;output lab[0].O[32]-&gt;output lab[0].O[33]-&gt;output lab[0].O[34]-&gt;output lab[0].O[35]-&gt;output lab[0].O[36]-&gt;output lab[0].O[37]-&gt;output lab[0].O[38]-&gt;output lab[0].O[39]-&gt;output</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="n4427" instance="lab[0]" mode="default">
			<inputs>
				<port name="I1">clb.I1[1]-&gt;Input_feedback_I1 clb.I1[11]-&gt;Input_feedback_I1 open open open open open open open clb.I1[13]-&gt;Input_feedback_I1 open clb.I1[5]-&gt;Input_feedback_I1 clb.I1[9]-&gt;Input_feedback_I1 clb.I1[7]-&gt;Input_feedback_I1 clb.I1[3]-&gt;Input_feedback_I1</port>
				<port name="I2">clb.I2[0]-&gt;Input_feedback_I2 open open open open open clb.I2[4]-&gt;Input_feedback_I2 open clb.I2[2]-&gt;Input_feedback_I2 open open open clb.I2[12]-&gt;Input_feedback_I2 open open</port>
				<port name="I3">open open open open open open open open open open open open clb.I3[7]-&gt;Input_feedback_I3 clb.I3[11]-&gt;Input_feedback_I3 open</port>
				<port name="I4">open clb.I4[4]-&gt;Input_feedback_I4 clb.I4[0]-&gt;Input_feedback_I4 open open open clb.I4[10]-&gt;Input_feedback_I4 open clb.I4[2]-&gt;Input_feedback_I4 clb.I4[14]-&gt;Input_feedback_I4 open clb.I4[6]-&gt;Input_feedback_I4 open clb.I4[8]-&gt;Input_feedback_I4 clb.I4[12]-&gt;Input_feedback_I4</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="O">open open open open open open open open open open fle[0].out[1]-&gt;labouts2 fle[1].out[1]-&gt;labouts2 fle[2].out[1]-&gt;labouts2 fle[3].out[1]-&gt;labouts2 fle[4].out[1]-&gt;labouts2 fle[5].out[1]-&gt;labouts2 fle[6].out[1]-&gt;labouts2 fle[7].out[1]-&gt;labouts2 fle[8].out[1]-&gt;labouts2 fle[9].out[1]-&gt;labouts2 open open open open open open open open open open fle[0].out[3]-&gt;labouts4 fle[1].out[3]-&gt;labouts4 fle[2].out[3]-&gt;labouts4 fle[3].out[3]-&gt;labouts4 fle[4].out[3]-&gt;labouts4 fle[5].out[3]-&gt;labouts4 fle[6].out[3]-&gt;labouts4 fle[7].out[3]-&gt;labouts4 fle[8].out[3]-&gt;labouts4 fle[9].out[3]-&gt;labouts4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clock</port>
			</clocks>
			<block name="n4427" instance="fle[0]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I4[2]-&gt;lutA open lab.I1[13]-&gt;lutC open open open open lab.I2[8]-&gt;lutH</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n4427" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">fle.in[0]-&gt;lut5_reg1 open fle.in[2]-&gt;lut5_inputs_1 open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4427" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4427" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open flut5.in[2]-&gt;lut5_in open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4427" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">0 open 1 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4427</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~10^Q~19" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~10^Q~19</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="n4357" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 open open fle.in[7]-&gt;lut5_inputs_22</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4357" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4357" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in open open flut5.in[4]-&gt;lut5_in</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4357" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 0 open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4357</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~10^Q~5" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~10^Q~5</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="n4422" instance="fle[1]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I4[2]-&gt;lutA open open lab.I4[6]-&gt;lutD open open open lab.I2[6]-&gt;lutH</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n4422" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">fle.in[0]-&gt;lut5_reg1 open open fle.in[3]-&gt;lut5_inputs_1 open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4422" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4422" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open open flut5.in[3]-&gt;lut5_in open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4422" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">0 open open 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4422</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~10^Q~18" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~10^Q~18</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="n4417" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 open open fle.in[7]-&gt;lut5_inputs_22</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4417" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4417" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in open open flut5.in[4]-&gt;lut5_in</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4417" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 0 open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4417</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~10^Q~17" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~10^Q~17</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="n4412" instance="fle[2]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I4[2]-&gt;lutA open lab.I1[1]-&gt;lutC open open open open lab.I2[12]-&gt;lutH</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n4412" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">fle.in[0]-&gt;lut5_reg1 open fle.in[2]-&gt;lut5_inputs_1 open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4412" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4412" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open flut5.in[2]-&gt;lut5_in open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4412" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">0 open 1 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4412</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~10^Q~16" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~10^Q~16</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="n4407" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 open open fle.in[7]-&gt;lut5_inputs_22</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4407" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4407" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in open open flut5.in[4]-&gt;lut5_in</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4407" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 0 open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4407</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~10^Q~15" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~10^Q~15</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="n4402" instance="fle[3]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I4[2]-&gt;lutA open lab.I1[12]-&gt;lutC open open open lab.I4[11]-&gt;lutG open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n4402" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">fle.in[0]-&gt;lut5_reg1 open fle.in[2]-&gt;lut5_inputs_1 open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4402" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4402" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open flut5.in[2]-&gt;lut5_in open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4402" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">0 open 1 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4402</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~10^Q~14" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~10^Q~14</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="n4397" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 open fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4397" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4397" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in open flut5.in[3]-&gt;lut5_in open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4397" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">open 0 open 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4397</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~10^Q~13" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~10^Q~13</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="n4392" instance="fle[4]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I4[2]-&gt;lutA open open open lab.I1[9]-&gt;lutE lab.I1[0]-&gt;lutF open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n4392" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">fle.in[0]-&gt;lut5_reg1 open open open fle.in[4]-&gt;lut5_inputs_1</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4392" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4392" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open open open flut5.in[4]-&gt;lut5_in</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4392" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 open open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4392</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~10^Q~12" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~10^Q~12</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="n4387" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 fle.in[5]-&gt;lut5_inputs_22 open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4387" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4387" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in flut5.in[2]-&gt;lut5_in open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4387" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">open 0 1 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4387</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~10^Q~11" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~10^Q~11</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="n4337" instance="fle[5]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I4[2]-&gt;lutA open open lab.I4[1]-&gt;lutD open open open lab.I2[0]-&gt;lutH</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n4337" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">fle.in[0]-&gt;lut5_reg1 open open fle.in[3]-&gt;lut5_inputs_1 open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4337" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4337" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open open flut5.in[3]-&gt;lut5_in open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4337" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">0 open open 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4337</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~10^Q~1" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~10^Q~1</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="n4332" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 open open fle.in[7]-&gt;lut5_inputs_22</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4332" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4332" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in open open flut5.in[4]-&gt;lut5_in</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4332" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 0 open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4332</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~10^Q~0" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~10^Q~0</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="n4382" instance="fle[6]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I4[2]-&gt;lutA open lab.I1[11]-&gt;lutC open open lab.I4[8]-&gt;lutF open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n4377" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">fle.in[0]-&gt;lut5_reg1 open fle.in[2]-&gt;lut5_inputs_1 open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4377" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4377" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open flut5.in[2]-&gt;lut5_in open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4377" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">0 open 1 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4377</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~10^Q~9" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~10^Q~9</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="n4382" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 fle.in[5]-&gt;lut5_inputs_22 open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4382" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4382" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in flut5.in[2]-&gt;lut5_in open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4382" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">open 0 1 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4382</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~10^Q~10" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~10^Q~10</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="n4372" instance="fle[7]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I4[2]-&gt;lutA open lab.I1[14]-&gt;lutC open open open lab.I4[9]-&gt;lutG open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n4372" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">fle.in[0]-&gt;lut5_reg1 open fle.in[2]-&gt;lut5_inputs_1 open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4372" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4372" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open flut5.in[2]-&gt;lut5_in open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4372" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">0 open 1 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4372</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~10^Q~8" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~10^Q~8</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="n4367" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 open fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4367" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4367" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in open flut5.in[3]-&gt;lut5_in open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4367" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">open 0 open 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4367</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~10^Q~7" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~10^Q~7</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="n4362" instance="fle[8]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I4[2]-&gt;lutA open open lab.I4[13]-&gt;lutD open open lab.I3[13]-&gt;lutG open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n4362" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">fle.in[0]-&gt;lut5_reg1 open open fle.in[3]-&gt;lut5_inputs_1 open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4362" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4362" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open open flut5.in[3]-&gt;lut5_in open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4362" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">0 open open 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4362</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~10^Q~6" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~10^Q~6</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="n4352" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 open fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4352" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4352" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in open flut5.in[3]-&gt;lut5_in open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4352" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">open 0 open 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4352</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~10^Q~4" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~10^Q~4</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="n4347" instance="fle[9]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I4[2]-&gt;lutA open open lab.I4[14]-&gt;lutD open open lab.I3[12]-&gt;lutG open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n4347" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">fle.in[0]-&gt;lut5_reg1 open open fle.in[3]-&gt;lut5_inputs_1 open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4347" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4347" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open open flut5.in[3]-&gt;lut5_in open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4347" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">0 open open 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4347</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~10^Q~3" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~10^Q~3</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="n4342" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 open fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4342" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4342" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in open flut5.in[3]-&gt;lut5_in open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4342" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">open 0 open 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4342</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~10^Q~2" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~10^Q~2</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="n4527" instance="clb[35]" mode="default">
		<inputs>
			<port name="I1">open $add~5^ADD~4-2[1] open $add~5^ADD~4-10[1] open $add~5^ADD~4-13[1] open $add~5^ADD~4-17[1] open $add~5^ADD~4-19[1] open $add~5^ADD~4-20[1] open open open</port>
			<port name="I2">$add~5^ADD~4-1[1] open $add~5^ADD~4-3[1] open $add~5^ADD~4-16[1] open $add~5^ADD~4-15[1] open $add~5^ADD~4-18[1] open $add~5^ADD~4-12[1] open $add~5^ADD~4-11[1] open $add~5^ADD~4-6[1]</port>
			<port name="I3">open open open open open $add~5^ADD~4-7[1] open open open $add~5^ADD~4-8[1] open $add~5^ADD~4-5[1] open open open</port>
			<port name="I4">open open $add~5^ADD~4-9[1] open $add~5^ADD~4-4[1] open open open $add~5^ADD~4-14[1] open reset open open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open open lab[0].O[10]-&gt;output lab[0].O[11]-&gt;output lab[0].O[12]-&gt;output lab[0].O[13]-&gt;output lab[0].O[14]-&gt;output lab[0].O[15]-&gt;output lab[0].O[16]-&gt;output lab[0].O[17]-&gt;output lab[0].O[18]-&gt;output lab[0].O[19]-&gt;output open open open open open open open open open open lab[0].O[30]-&gt;output lab[0].O[31]-&gt;output lab[0].O[32]-&gt;output lab[0].O[33]-&gt;output lab[0].O[34]-&gt;output lab[0].O[35]-&gt;output lab[0].O[36]-&gt;output lab[0].O[37]-&gt;output lab[0].O[38]-&gt;output lab[0].O[39]-&gt;output</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="n4527" instance="lab[0]" mode="default">
			<inputs>
				<port name="I1">clb.I1[5]-&gt;Input_feedback_I1 clb.I1[7]-&gt;Input_feedback_I1 open open open open open open open open clb.I1[1]-&gt;Input_feedback_I1 open clb.I1[11]-&gt;Input_feedback_I1 clb.I1[9]-&gt;Input_feedback_I1 clb.I1[3]-&gt;Input_feedback_I1</port>
				<port name="I2">open clb.I2[0]-&gt;Input_feedback_I2 open open open clb.I2[8]-&gt;Input_feedback_I2 clb.I2[6]-&gt;Input_feedback_I2 open clb.I2[14]-&gt;Input_feedback_I2 open open clb.I2[10]-&gt;Input_feedback_I2 clb.I2[4]-&gt;Input_feedback_I2 clb.I2[12]-&gt;Input_feedback_I2 clb.I2[2]-&gt;Input_feedback_I2</port>
				<port name="I3">open open open open open clb.I3[9]-&gt;Input_feedback_I3 open clb.I3[11]-&gt;Input_feedback_I3 open open open open open clb.I3[5]-&gt;Input_feedback_I3 open</port>
				<port name="I4">open open clb.I4[10]-&gt;Input_feedback_I4 open open open open open open open open clb.I4[8]-&gt;Input_feedback_I4 open clb.I4[2]-&gt;Input_feedback_I4 clb.I4[4]-&gt;Input_feedback_I4</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="O">open open open open open open open open open open fle[0].out[1]-&gt;labouts2 fle[1].out[1]-&gt;labouts2 fle[2].out[1]-&gt;labouts2 fle[3].out[1]-&gt;labouts2 fle[4].out[1]-&gt;labouts2 fle[5].out[1]-&gt;labouts2 fle[6].out[1]-&gt;labouts2 fle[7].out[1]-&gt;labouts2 fle[8].out[1]-&gt;labouts2 fle[9].out[1]-&gt;labouts2 open open open open open open open open open open fle[0].out[3]-&gt;labouts4 fle[1].out[3]-&gt;labouts4 fle[2].out[3]-&gt;labouts4 fle[3].out[3]-&gt;labouts4 fle[4].out[3]-&gt;labouts4 fle[5].out[3]-&gt;labouts4 fle[6].out[3]-&gt;labouts4 fle[7].out[3]-&gt;labouts4 fle[8].out[3]-&gt;labouts4 fle[9].out[3]-&gt;labouts4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clock</port>
			</clocks>
			<block name="n4527" instance="fle[0]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I4[2]-&gt;lutA open open open lab.I1[12]-&gt;lutE open open lab.I2[8]-&gt;lutH</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n4527" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">fle.in[0]-&gt;lut5_reg1 open open open fle.in[4]-&gt;lut5_inputs_1</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4527" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4527" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open open open flut5.in[4]-&gt;lut5_in</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4527" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 open open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4527</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~12^Q~19" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~12^Q~19</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="n4457" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 open open fle.in[7]-&gt;lut5_inputs_22</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4457" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4457" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in open open flut5.in[4]-&gt;lut5_in</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4457" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 0 open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4457</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~12^Q~5" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~12^Q~5</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="n4522" instance="fle[1]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I4[2]-&gt;lutA open lab.I1[13]-&gt;lutC open open open open lab.I2[5]-&gt;lutH</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n4522" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">fle.in[0]-&gt;lut5_reg1 open fle.in[2]-&gt;lut5_inputs_1 open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4522" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4522" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open flut5.in[2]-&gt;lut5_in open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4522" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">0 open 1 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4522</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~12^Q~18" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~12^Q~18</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="n4517" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 open open fle.in[7]-&gt;lut5_inputs_22</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4517" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4517" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in open open flut5.in[4]-&gt;lut5_in</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4517" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 0 open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4517</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~12^Q~17" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~12^Q~17</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="n4512" instance="fle[2]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I4[2]-&gt;lutA open lab.I1[1]-&gt;lutC open open open open lab.I2[12]-&gt;lutH</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n4512" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">fle.in[0]-&gt;lut5_reg1 open fle.in[2]-&gt;lut5_inputs_1 open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4512" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4512" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open flut5.in[2]-&gt;lut5_in open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4512" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">0 open 1 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4512</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~12^Q~16" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~12^Q~16</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="n4507" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 open open fle.in[7]-&gt;lut5_inputs_22</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4507" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4507" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in open open flut5.in[4]-&gt;lut5_in</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4507" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 0 open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4507</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~12^Q~15" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~12^Q~15</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="n4502" instance="fle[3]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I4[2]-&gt;lutA open open lab.I2[6]-&gt;lutD open open lab.I4[11]-&gt;lutG open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n4502" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">fle.in[0]-&gt;lut5_reg1 open open fle.in[3]-&gt;lut5_inputs_1 open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4502" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4502" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open open flut5.in[3]-&gt;lut5_in open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4502" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">0 open open 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4502</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~12^Q~14" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~12^Q~14</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="n4497" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 open fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4497" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4497" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in open flut5.in[3]-&gt;lut5_in open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4497" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">open 0 open 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4497</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~12^Q~13" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~12^Q~13</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="n4492" instance="fle[4]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I4[2]-&gt;lutA open open lab.I2[11]-&gt;lutD open lab.I1[0]-&gt;lutF open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n4487" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">fle.in[0]-&gt;lut5_reg1 open open fle.in[3]-&gt;lut5_inputs_1 open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4487" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4487" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open open flut5.in[3]-&gt;lut5_in open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4487" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">0 open open 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4487</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~12^Q~11" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~12^Q~11</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="n4492" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 fle.in[5]-&gt;lut5_inputs_22 open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4492" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4492" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in flut5.in[2]-&gt;lut5_in open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4492" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">open 0 1 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4492</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~12^Q~12" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~12^Q~12</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="n4482" instance="fle[5]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I4[2]-&gt;lutA open open lab.I2[13]-&gt;lutD open lab.I1[14]-&gt;lutF open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n4482" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">fle.in[0]-&gt;lut5_reg1 open open fle.in[3]-&gt;lut5_inputs_1 open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4482" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4482" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open open flut5.in[3]-&gt;lut5_in open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4482" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">0 open open 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4482</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~12^Q~10" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~12^Q~10</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="n4477" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 fle.in[5]-&gt;lut5_inputs_22 open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4477" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4477" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in flut5.in[2]-&gt;lut5_in open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4477" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">open 0 1 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4477</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~12^Q~9" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~12^Q~9</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="n4472" instance="fle[6]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I4[2]-&gt;lutA open open open lab.I3[5]-&gt;lutE open lab.I4[13]-&gt;lutG open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n4467" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">fle.in[0]-&gt;lut5_reg1 open open open fle.in[4]-&gt;lut5_inputs_1</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4467" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4467" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open open open flut5.in[4]-&gt;lut5_in</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4467" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 open open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4467</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~12^Q~7" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~12^Q~7</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="n4472" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 open fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4472" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4472" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in open flut5.in[3]-&gt;lut5_in open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4472" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">open 0 open 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4472</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~12^Q~8" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~12^Q~8</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="n4462" instance="fle[7]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I4[2]-&gt;lutA open open open lab.I3[7]-&gt;lutE open lab.I3[13]-&gt;lutG open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n4452" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">fle.in[0]-&gt;lut5_reg1 open open open fle.in[4]-&gt;lut5_inputs_1</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4452" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4452" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open open open flut5.in[4]-&gt;lut5_in</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4452" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 open open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4452</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~12^Q~4" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~12^Q~4</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="n4462" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 open fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4462" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4462" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in open flut5.in[3]-&gt;lut5_in open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4462" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">open 0 open 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4462</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~12^Q~6" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~12^Q~6</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="n4447" instance="fle[8]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I4[2]-&gt;lutA open lab.I2[14]-&gt;lutC open open open lab.I4[14]-&gt;lutG open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n4442" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">fle.in[0]-&gt;lut5_reg1 open fle.in[2]-&gt;lut5_inputs_1 open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4442" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4442" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open flut5.in[2]-&gt;lut5_in open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4442" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">0 open 1 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4442</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~12^Q~2" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~12^Q~2</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="n4447" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 open fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4447" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4447" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in open flut5.in[3]-&gt;lut5_in open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4447" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">open 0 open 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4447</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~12^Q~3" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~12^Q~3</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="n4437" instance="fle[9]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I4[2]-&gt;lutA open open open lab.I1[10]-&gt;lutE open open lab.I2[1]-&gt;lutH</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n4437" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">fle.in[0]-&gt;lut5_reg1 open open open fle.in[4]-&gt;lut5_inputs_1</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4437" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4437" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open open open flut5.in[4]-&gt;lut5_in</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4437" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 open open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4437</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~12^Q~1" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~12^Q~1</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="n4432" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 open open fle.in[7]-&gt;lut5_inputs_22</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4432" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4432" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in open open flut5.in[4]-&gt;lut5_in</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4432" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 0 open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4432</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~12^Q~0" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~12^Q~0</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="n4627" instance="clb[36]" mode="default">
		<inputs>
			<port name="I1">open open open $add~6^ADD~5-20[1] open $add~6^ADD~5-12[1] $add~6^ADD~5-10[1] $add~6^ADD~5-17[1] open $add~6^ADD~5-13[1] $add~6^ADD~5-19[1] $add~6^ADD~5-1[1] open open open</port>
			<port name="I2">$add~6^ADD~5-7[1] open open open $add~6^ADD~5-8[1] open open $add~6^ADD~5-3[1] $add~6^ADD~5-6[1] open open open $add~6^ADD~5-16[1] open open</port>
			<port name="I3">$add~6^ADD~5-18[1] open open open open $add~6^ADD~5-15[1] open $add~6^ADD~5-5[1] $add~6^ADD~5-11[1] open open $add~6^ADD~5-4[1] open reset open</port>
			<port name="I4">$add~6^ADD~5-14[1] open $add~6^ADD~5-9[1] open open $add~6^ADD~5-2[1] open open open open open open open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open open lab[0].O[10]-&gt;output lab[0].O[11]-&gt;output lab[0].O[12]-&gt;output lab[0].O[13]-&gt;output lab[0].O[14]-&gt;output lab[0].O[15]-&gt;output lab[0].O[16]-&gt;output lab[0].O[17]-&gt;output lab[0].O[18]-&gt;output lab[0].O[19]-&gt;output open open open open open open open open open open lab[0].O[30]-&gt;output lab[0].O[31]-&gt;output lab[0].O[32]-&gt;output lab[0].O[33]-&gt;output lab[0].O[34]-&gt;output lab[0].O[35]-&gt;output lab[0].O[36]-&gt;output lab[0].O[37]-&gt;output lab[0].O[38]-&gt;output lab[0].O[39]-&gt;output</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="n4627" instance="lab[0]" mode="default">
			<inputs>
				<port name="I1">clb.I1[9]-&gt;Input_feedback_I1 clb.I1[7]-&gt;Input_feedback_I1 open open open open open open open open clb.I1[11]-&gt;Input_feedback_I1 clb.I1[3]-&gt;Input_feedback_I1 clb.I1[10]-&gt;Input_feedback_I1 clb.I1[5]-&gt;Input_feedback_I1 clb.I1[6]-&gt;Input_feedback_I1</port>
				<port name="I2">clb.I2[7]-&gt;Input_feedback_I2 open open open open clb.I2[4]-&gt;Input_feedback_I2 clb.I2[0]-&gt;Input_feedback_I2 open clb.I2[8]-&gt;Input_feedback_I2 open open open clb.I2[12]-&gt;Input_feedback_I2 open open</port>
				<port name="I3">open clb.I3[0]-&gt;Input_feedback_I3 clb.I3[5]-&gt;Input_feedback_I3 open clb.I3[11]-&gt;Input_feedback_I3 open clb.I3[13]-&gt;Input_feedback_I3 clb.I3[7]-&gt;Input_feedback_I3 open open open open open clb.I3[8]-&gt;Input_feedback_I3 open</port>
				<port name="I4">open open open open open open open open open open open clb.I4[0]-&gt;Input_feedback_I4 open clb.I4[2]-&gt;Input_feedback_I4 clb.I4[5]-&gt;Input_feedback_I4</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="O">open open open open open open open open open open fle[0].out[1]-&gt;labouts2 fle[1].out[1]-&gt;labouts2 fle[2].out[1]-&gt;labouts2 fle[3].out[1]-&gt;labouts2 fle[4].out[1]-&gt;labouts2 fle[5].out[1]-&gt;labouts2 fle[6].out[1]-&gt;labouts2 fle[7].out[1]-&gt;labouts2 fle[8].out[1]-&gt;labouts2 fle[9].out[1]-&gt;labouts2 open open open open open open open open open open fle[0].out[3]-&gt;labouts4 fle[1].out[3]-&gt;labouts4 fle[2].out[3]-&gt;labouts4 fle[3].out[3]-&gt;labouts4 fle[4].out[3]-&gt;labouts4 fle[5].out[3]-&gt;labouts4 fle[6].out[3]-&gt;labouts4 fle[7].out[3]-&gt;labouts4 fle[8].out[3]-&gt;labouts4 fle[9].out[3]-&gt;labouts4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clock</port>
			</clocks>
			<block name="n4627" instance="fle[0]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I3[6]-&gt;lutA open open open lab.I1[11]-&gt;lutE open open lab.I2[8]-&gt;lutH</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n4627" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">fle.in[0]-&gt;lut5_reg1 open open open fle.in[4]-&gt;lut5_inputs_1</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4627" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4627" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open open open flut5.in[4]-&gt;lut5_in</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4627" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 open open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4627</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~11^Q~19" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~11^Q~19</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="n4557" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 open open fle.in[7]-&gt;lut5_inputs_22</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4557" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4557" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in open open flut5.in[4]-&gt;lut5_in</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4557" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 0 open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4557</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~11^Q~5" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~11^Q~5</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="n4622" instance="fle[1]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I3[6]-&gt;lutA open lab.I1[12]-&gt;lutC open open open lab.I3[1]-&gt;lutG open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n4622" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">fle.in[0]-&gt;lut5_reg1 open fle.in[2]-&gt;lut5_inputs_1 open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4622" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4622" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open flut5.in[2]-&gt;lut5_in open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4622" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">0 open 1 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4622</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~11^Q~18" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~11^Q~18</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="n4617" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 open fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4617" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4617" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in open flut5.in[3]-&gt;lut5_in open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4617" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">open 0 open 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4617</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~11^Q~17" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~11^Q~17</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="n4612" instance="fle[2]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I3[6]-&gt;lutA open lab.I1[1]-&gt;lutC open open open open lab.I2[12]-&gt;lutH</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n4612" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">fle.in[0]-&gt;lut5_reg1 open fle.in[2]-&gt;lut5_inputs_1 open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4612" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4612" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open flut5.in[2]-&gt;lut5_in open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4612" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">0 open 1 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4612</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~11^Q~16" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~11^Q~16</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="n4607" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 open open fle.in[7]-&gt;lut5_inputs_22</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4607" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4607" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in open open flut5.in[4]-&gt;lut5_in</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4607" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 0 open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4607</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~11^Q~15" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~11^Q~15</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="n4602" instance="fle[3]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I3[6]-&gt;lutA open open open lab.I3[2]-&gt;lutE open lab.I4[11]-&gt;lutG open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n4602" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">fle.in[0]-&gt;lut5_reg1 open open open fle.in[4]-&gt;lut5_inputs_1</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4602" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4602" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open open open flut5.in[4]-&gt;lut5_in</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4602" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 open open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4602</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~11^Q~14" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~11^Q~14</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="n4597" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 open fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4597" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4597" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in open flut5.in[3]-&gt;lut5_in open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4597" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">open 0 open 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4597</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~11^Q~13" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~11^Q~13</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="n4592" instance="fle[4]" mode="n2_lut5">
				<inputs>
					<port name="in">open lab.I3[6]-&gt;lutB open open lab.I1[13]-&gt;lutE lab.I1[0]-&gt;lutF open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n4587" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[1]-&gt;lut5_reg2 open open fle.in[4]-&gt;lut5_inputs_1</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4587" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4587" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in open open flut5.in[4]-&gt;lut5_in</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4587" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 0 open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4587</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~11^Q~11" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~11^Q~11</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="n4592" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">fle.in[1]-&gt;lut5_reg2 open fle.in[5]-&gt;lut5_inputs_22 open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4592" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4592" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open flut5.in[2]-&gt;lut5_in open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4592" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">0 open 1 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4592</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~11^Q~12" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~11^Q~12</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="n4582" instance="fle[5]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I3[6]-&gt;lutA open open open lab.I3[13]-&gt;lutE lab.I1[14]-&gt;lutF open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n4582" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">fle.in[0]-&gt;lut5_reg1 open open open fle.in[4]-&gt;lut5_inputs_1</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4582" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4582" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open open open flut5.in[4]-&gt;lut5_in</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4582" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 open open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4582</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~11^Q~10" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~11^Q~10</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="n4577" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 fle.in[5]-&gt;lut5_inputs_22 open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4577" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4577" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in flut5.in[2]-&gt;lut5_in open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4577" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">open 0 1 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4577</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~11^Q~9" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~11^Q~9</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="n4572" instance="fle[6]" mode="n2_lut5">
				<inputs>
					<port name="in">open lab.I3[6]-&gt;lutB lab.I2[5]-&gt;lutC open open open lab.I4[13]-&gt;lutG open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n4567" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[1]-&gt;lut5_reg2 fle.in[2]-&gt;lut5_inputs_1 open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4567" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4567" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in flut5.in[2]-&gt;lut5_in open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4567" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">open 0 1 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4567</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~11^Q~7" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~11^Q~7</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="n4572" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">fle.in[1]-&gt;lut5_reg2 open open fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4572" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4572" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open open flut5.in[3]-&gt;lut5_in open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4572" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">0 open open 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4572</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~11^Q~8" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~11^Q~8</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="n4562" instance="fle[7]" mode="n2_lut5">
				<inputs>
					<port name="in">open lab.I3[6]-&gt;lutB open open lab.I3[7]-&gt;lutE open open lab.I2[6]-&gt;lutH</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n4552" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[1]-&gt;lut5_reg2 open open fle.in[4]-&gt;lut5_inputs_1</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4552" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4552" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in open open flut5.in[4]-&gt;lut5_in</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4552" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 0 open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4552</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~11^Q~4" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~11^Q~4</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="n4562" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">fle.in[1]-&gt;lut5_reg2 open open open fle.in[7]-&gt;lut5_inputs_22</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4562" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4562" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open open open flut5.in[4]-&gt;lut5_in</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4562" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 open open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4562</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~11^Q~6" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~11^Q~6</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="n4537" instance="fle[8]" mode="n2_lut5">
				<inputs>
					<port name="in">open lab.I3[6]-&gt;lutB open open lab.I1[10]-&gt;lutE open lab.I4[14]-&gt;lutG open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n4532" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[1]-&gt;lut5_reg2 open open fle.in[4]-&gt;lut5_inputs_1</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4532" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4532" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in open open flut5.in[4]-&gt;lut5_in</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4532" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 0 open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4532</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~11^Q~0" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~11^Q~0</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="n4537" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">fle.in[1]-&gt;lut5_reg2 open open fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4537" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4537" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open open flut5.in[3]-&gt;lut5_in open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4537" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">0 open open 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4537</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~11^Q~1" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~11^Q~1</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="n4547" instance="fle[9]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I3[6]-&gt;lutA open open open lab.I3[4]-&gt;lutE open open lab.I2[0]-&gt;lutH</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n4547" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">fle.in[0]-&gt;lut5_reg1 open open open fle.in[4]-&gt;lut5_inputs_1</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4547" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4547" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open open open flut5.in[4]-&gt;lut5_in</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4547" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 open open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4547</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~11^Q~3" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~11^Q~3</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="n4542" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 open open fle.in[7]-&gt;lut5_inputs_22</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4542" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4542" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in open open flut5.in[4]-&gt;lut5_in</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4542" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 0 open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4542</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~11^Q~2" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~11^Q~2</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="dual_port_ram^MEM~0-19^out2~1" instance="memory[37]" mode="mem_1024x20_dp">
		<inputs>
			<port name="addr1">$sdff~15^Q~0 $sdff~15^Q~1 $sdff~15^Q~2 $sdff~15^Q~3 $sdff~15^Q~4 $sdff~15^Q~5 $sdff~15^Q~6 $sdff~15^Q~7 $sdff~15^Q~8 $sdff~15^Q~9 open</port>
			<port name="addr2">$sdff~14^Q~0 $sdff~14^Q~1 $sdff~14^Q~2 $sdff~14^Q~3 $sdff~14^Q~4 $sdff~14^Q~5 $sdff~14^Q~6 $sdff~14^Q~7 $sdff~14^Q~8 $sdff~14^Q~9 open</port>
			<port name="data">$sdff~10^Q~0 $sdff~10^Q~2 $sdff~10^Q~4 $sdff~10^Q~6 $sdff~10^Q~8 $sdff~10^Q~10 $sdff~10^Q~13 $sdff~10^Q~14 $sdff~10^Q~15 $sdff~10^Q~16 $sdff~10^Q~17 $sdff~10^Q~18 $sdff~10^Q~19 $sdff~10^Q~1 $sdff~10^Q~3 $sdff~10^Q~5 $sdff~10^Q~7 $sdff~10^Q~9 $sdff~10^Q~11 $sdff~10^Q~12 $sdff~9^Q~0 $sdff~9^Q~2 $sdff~9^Q~4 $sdff~9^Q~6 $sdff~9^Q~8 $sdff~9^Q~10 $sdff~9^Q~13 $sdff~9^Q~14 $sdff~9^Q~15 $sdff~9^Q~16 $sdff~9^Q~17 $sdff~9^Q~18 $sdff~9^Q~19 $sdff~9^Q~1 $sdff~9^Q~3 $sdff~9^Q~5 $sdff~9^Q~7 $sdff~9^Q~9 $sdff~9^Q~11 $sdff~9^Q~12</port>
			<port name="we1">$dff~20^Q~0</port>
			<port name="we2">$dff~20^Q~0</port>
		</inputs>
		<outputs>
			<port name="out">mem_1024x20_dp[0].out1[0]-&gt;dataout1 mem_1024x20_dp[0].out1[1]-&gt;dataout1 mem_1024x20_dp[0].out1[2]-&gt;dataout1 mem_1024x20_dp[0].out1[3]-&gt;dataout1 mem_1024x20_dp[0].out1[4]-&gt;dataout1 mem_1024x20_dp[0].out1[5]-&gt;dataout1 mem_1024x20_dp[0].out1[6]-&gt;dataout1 mem_1024x20_dp[0].out1[7]-&gt;dataout1 mem_1024x20_dp[0].out1[8]-&gt;dataout1 mem_1024x20_dp[0].out1[9]-&gt;dataout1 mem_1024x20_dp[0].out1[10]-&gt;dataout1 mem_1024x20_dp[0].out1[11]-&gt;dataout1 mem_1024x20_dp[0].out1[12]-&gt;dataout1 mem_1024x20_dp[0].out1[13]-&gt;dataout1 mem_1024x20_dp[0].out1[14]-&gt;dataout1 mem_1024x20_dp[0].out1[15]-&gt;dataout1 mem_1024x20_dp[0].out1[16]-&gt;dataout1 mem_1024x20_dp[0].out1[17]-&gt;dataout1 mem_1024x20_dp[0].out1[18]-&gt;dataout1 mem_1024x20_dp[0].out1[19]-&gt;dataout1 mem_1024x20_dp[0].out2[0]-&gt;dataout2 mem_1024x20_dp[0].out2[1]-&gt;dataout2 mem_1024x20_dp[0].out2[2]-&gt;dataout2 mem_1024x20_dp[0].out2[3]-&gt;dataout2 mem_1024x20_dp[0].out2[4]-&gt;dataout2 mem_1024x20_dp[0].out2[5]-&gt;dataout2 mem_1024x20_dp[0].out2[6]-&gt;dataout2 mem_1024x20_dp[0].out2[7]-&gt;dataout2 mem_1024x20_dp[0].out2[8]-&gt;dataout2 mem_1024x20_dp[0].out2[9]-&gt;dataout2 mem_1024x20_dp[0].out2[10]-&gt;dataout2 mem_1024x20_dp[0].out2[11]-&gt;dataout2 mem_1024x20_dp[0].out2[12]-&gt;dataout2 mem_1024x20_dp[0].out2[13]-&gt;dataout2 mem_1024x20_dp[0].out2[14]-&gt;dataout2 mem_1024x20_dp[0].out2[15]-&gt;dataout2 mem_1024x20_dp[0].out2[16]-&gt;dataout2 mem_1024x20_dp[0].out2[17]-&gt;dataout2 mem_1024x20_dp[0].out2[18]-&gt;dataout2 mem_1024x20_dp[0].out2[19]-&gt;dataout2</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="dual_port_ram^MEM~0-19^out2~1" instance="mem_1024x20_dp[0]" mode="memory_slice">
			<inputs>
				<port name="addr1">memory.addr1[0]-&gt;address1 memory.addr1[1]-&gt;address1 memory.addr1[2]-&gt;address1 memory.addr1[3]-&gt;address1 memory.addr1[4]-&gt;address1 memory.addr1[5]-&gt;address1 memory.addr1[6]-&gt;address1 memory.addr1[7]-&gt;address1 memory.addr1[8]-&gt;address1 memory.addr1[9]-&gt;address1</port>
				<port name="addr2">memory.addr2[0]-&gt;address2 memory.addr2[1]-&gt;address2 memory.addr2[2]-&gt;address2 memory.addr2[3]-&gt;address2 memory.addr2[4]-&gt;address2 memory.addr2[5]-&gt;address2 memory.addr2[6]-&gt;address2 memory.addr2[7]-&gt;address2 memory.addr2[8]-&gt;address2 memory.addr2[9]-&gt;address2</port>
				<port name="data1">memory.data[0]-&gt;data1 memory.data[1]-&gt;data1 memory.data[2]-&gt;data1 memory.data[3]-&gt;data1 memory.data[4]-&gt;data1 memory.data[5]-&gt;data1 memory.data[6]-&gt;data1 memory.data[7]-&gt;data1 memory.data[8]-&gt;data1 memory.data[9]-&gt;data1 memory.data[10]-&gt;data1 memory.data[11]-&gt;data1 memory.data[12]-&gt;data1 memory.data[13]-&gt;data1 memory.data[14]-&gt;data1 memory.data[15]-&gt;data1 memory.data[16]-&gt;data1 memory.data[17]-&gt;data1 memory.data[18]-&gt;data1 memory.data[19]-&gt;data1</port>
				<port name="data2">memory.data[20]-&gt;data2 memory.data[21]-&gt;data2 memory.data[22]-&gt;data2 memory.data[23]-&gt;data2 memory.data[24]-&gt;data2 memory.data[25]-&gt;data2 memory.data[26]-&gt;data2 memory.data[27]-&gt;data2 memory.data[28]-&gt;data2 memory.data[29]-&gt;data2 memory.data[30]-&gt;data2 memory.data[31]-&gt;data2 memory.data[32]-&gt;data2 memory.data[33]-&gt;data2 memory.data[34]-&gt;data2 memory.data[35]-&gt;data2 memory.data[36]-&gt;data2 memory.data[37]-&gt;data2 memory.data[38]-&gt;data2 memory.data[39]-&gt;data2</port>
				<port name="we1">memory.we1[0]-&gt;writeen1</port>
				<port name="we2">memory.we2[0]-&gt;writeen2</port>
			</inputs>
			<outputs>
				<port name="out1">memory_slice[0].out1[0]-&gt;direct82 memory_slice[1].out1[0]-&gt;direct82 memory_slice[2].out1[0]-&gt;direct82 memory_slice[3].out1[0]-&gt;direct82 memory_slice[4].out1[0]-&gt;direct82 memory_slice[5].out1[0]-&gt;direct82 memory_slice[6].out1[0]-&gt;direct82 memory_slice[7].out1[0]-&gt;direct82 memory_slice[8].out1[0]-&gt;direct82 memory_slice[9].out1[0]-&gt;direct82 memory_slice[10].out1[0]-&gt;direct82 memory_slice[11].out1[0]-&gt;direct82 memory_slice[12].out1[0]-&gt;direct82 memory_slice[13].out1[0]-&gt;direct82 memory_slice[14].out1[0]-&gt;direct82 memory_slice[15].out1[0]-&gt;direct82 memory_slice[16].out1[0]-&gt;direct82 memory_slice[17].out1[0]-&gt;direct82 memory_slice[18].out1[0]-&gt;direct82 memory_slice[19].out1[0]-&gt;direct82</port>
				<port name="out2">memory_slice[0].out2[0]-&gt;direct83 memory_slice[1].out2[0]-&gt;direct83 memory_slice[2].out2[0]-&gt;direct83 memory_slice[3].out2[0]-&gt;direct83 memory_slice[4].out2[0]-&gt;direct83 memory_slice[5].out2[0]-&gt;direct83 memory_slice[6].out2[0]-&gt;direct83 memory_slice[7].out2[0]-&gt;direct83 memory_slice[8].out2[0]-&gt;direct83 memory_slice[9].out2[0]-&gt;direct83 memory_slice[10].out2[0]-&gt;direct83 memory_slice[11].out2[0]-&gt;direct83 memory_slice[12].out2[0]-&gt;direct83 memory_slice[13].out2[0]-&gt;direct83 memory_slice[14].out2[0]-&gt;direct83 memory_slice[15].out2[0]-&gt;direct83 memory_slice[16].out2[0]-&gt;direct83 memory_slice[17].out2[0]-&gt;direct83 memory_slice[18].out2[0]-&gt;direct83 memory_slice[19].out2[0]-&gt;direct83</port>
			</outputs>
			<clocks>
				<port name="clk">memory.clk[0]-&gt;clk</port>
			</clocks>
			<block name="dual_port_ram^MEM~0-0^out2~1" instance="memory_slice[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="addr1">mem_1024x20_dp.addr1[0]-&gt;direct0_0 mem_1024x20_dp.addr1[1]-&gt;direct0_0 mem_1024x20_dp.addr1[2]-&gt;direct0_0 mem_1024x20_dp.addr1[3]-&gt;direct0_0 mem_1024x20_dp.addr1[4]-&gt;direct0_0 mem_1024x20_dp.addr1[5]-&gt;direct0_0 mem_1024x20_dp.addr1[6]-&gt;direct0_0 mem_1024x20_dp.addr1[7]-&gt;direct0_0 mem_1024x20_dp.addr1[8]-&gt;direct0_0 mem_1024x20_dp.addr1[9]-&gt;direct0_0</port>
					<port name="addr2">mem_1024x20_dp.addr2[0]-&gt;direct20_0 mem_1024x20_dp.addr2[1]-&gt;direct20_0 mem_1024x20_dp.addr2[2]-&gt;direct20_0 mem_1024x20_dp.addr2[3]-&gt;direct20_0 mem_1024x20_dp.addr2[4]-&gt;direct20_0 mem_1024x20_dp.addr2[5]-&gt;direct20_0 mem_1024x20_dp.addr2[6]-&gt;direct20_0 mem_1024x20_dp.addr2[7]-&gt;direct20_0 mem_1024x20_dp.addr2[8]-&gt;direct20_0 mem_1024x20_dp.addr2[9]-&gt;direct20_0</port>
					<port name="data1">mem_1024x20_dp.data1[0]-&gt;direct40</port>
					<port name="data2">mem_1024x20_dp.data2[0]-&gt;direct41</port>
					<port name="we1">mem_1024x20_dp.we1[0]-&gt;direct42_0</port>
					<port name="we2">mem_1024x20_dp.we2[0]-&gt;direct62_0</port>
				</inputs>
				<outputs>
					<port name="out1">dual_port_ram^MEM~0-0^out1~0</port>
					<port name="out2">dual_port_ram^MEM~0-0^out2~1</port>
				</outputs>
				<clocks>
					<port name="clk">mem_1024x20_dp.clk[0]-&gt;direct84_0</port>
				</clocks>
			</block>
			<block name="dual_port_ram^MEM~0-2^out2~1" instance="memory_slice[1]">
				<attributes />
				<parameters />
				<inputs>
					<port name="addr1">mem_1024x20_dp.addr1[0]-&gt;direct1_1 mem_1024x20_dp.addr1[1]-&gt;direct1_1 mem_1024x20_dp.addr1[2]-&gt;direct1_1 mem_1024x20_dp.addr1[3]-&gt;direct1_1 mem_1024x20_dp.addr1[4]-&gt;direct1_1 mem_1024x20_dp.addr1[5]-&gt;direct1_1 mem_1024x20_dp.addr1[6]-&gt;direct1_1 mem_1024x20_dp.addr1[7]-&gt;direct1_1 mem_1024x20_dp.addr1[8]-&gt;direct1_1 mem_1024x20_dp.addr1[9]-&gt;direct1_1</port>
					<port name="addr2">mem_1024x20_dp.addr2[0]-&gt;direct21_1 mem_1024x20_dp.addr2[1]-&gt;direct21_1 mem_1024x20_dp.addr2[2]-&gt;direct21_1 mem_1024x20_dp.addr2[3]-&gt;direct21_1 mem_1024x20_dp.addr2[4]-&gt;direct21_1 mem_1024x20_dp.addr2[5]-&gt;direct21_1 mem_1024x20_dp.addr2[6]-&gt;direct21_1 mem_1024x20_dp.addr2[7]-&gt;direct21_1 mem_1024x20_dp.addr2[8]-&gt;direct21_1 mem_1024x20_dp.addr2[9]-&gt;direct21_1</port>
					<port name="data1">mem_1024x20_dp.data1[1]-&gt;direct40</port>
					<port name="data2">mem_1024x20_dp.data2[1]-&gt;direct41</port>
					<port name="we1">mem_1024x20_dp.we1[0]-&gt;direct43_1</port>
					<port name="we2">mem_1024x20_dp.we2[0]-&gt;direct63_1</port>
				</inputs>
				<outputs>
					<port name="out1">dual_port_ram^MEM~0-2^out1~0</port>
					<port name="out2">dual_port_ram^MEM~0-2^out2~1</port>
				</outputs>
				<clocks>
					<port name="clk">mem_1024x20_dp.clk[0]-&gt;direct85_1</port>
				</clocks>
			</block>
			<block name="dual_port_ram^MEM~0-4^out2~1" instance="memory_slice[2]">
				<attributes />
				<parameters />
				<inputs>
					<port name="addr1">mem_1024x20_dp.addr1[0]-&gt;direct2_2 mem_1024x20_dp.addr1[1]-&gt;direct2_2 mem_1024x20_dp.addr1[2]-&gt;direct2_2 mem_1024x20_dp.addr1[3]-&gt;direct2_2 mem_1024x20_dp.addr1[4]-&gt;direct2_2 mem_1024x20_dp.addr1[5]-&gt;direct2_2 mem_1024x20_dp.addr1[6]-&gt;direct2_2 mem_1024x20_dp.addr1[7]-&gt;direct2_2 mem_1024x20_dp.addr1[8]-&gt;direct2_2 mem_1024x20_dp.addr1[9]-&gt;direct2_2</port>
					<port name="addr2">mem_1024x20_dp.addr2[0]-&gt;direct22_2 mem_1024x20_dp.addr2[1]-&gt;direct22_2 mem_1024x20_dp.addr2[2]-&gt;direct22_2 mem_1024x20_dp.addr2[3]-&gt;direct22_2 mem_1024x20_dp.addr2[4]-&gt;direct22_2 mem_1024x20_dp.addr2[5]-&gt;direct22_2 mem_1024x20_dp.addr2[6]-&gt;direct22_2 mem_1024x20_dp.addr2[7]-&gt;direct22_2 mem_1024x20_dp.addr2[8]-&gt;direct22_2 mem_1024x20_dp.addr2[9]-&gt;direct22_2</port>
					<port name="data1">mem_1024x20_dp.data1[2]-&gt;direct40</port>
					<port name="data2">mem_1024x20_dp.data2[2]-&gt;direct41</port>
					<port name="we1">mem_1024x20_dp.we1[0]-&gt;direct44_2</port>
					<port name="we2">mem_1024x20_dp.we2[0]-&gt;direct64_2</port>
				</inputs>
				<outputs>
					<port name="out1">dual_port_ram^MEM~0-4^out1~0</port>
					<port name="out2">dual_port_ram^MEM~0-4^out2~1</port>
				</outputs>
				<clocks>
					<port name="clk">mem_1024x20_dp.clk[0]-&gt;direct86_2</port>
				</clocks>
			</block>
			<block name="dual_port_ram^MEM~0-6^out2~1" instance="memory_slice[3]">
				<attributes />
				<parameters />
				<inputs>
					<port name="addr1">mem_1024x20_dp.addr1[0]-&gt;direct3_3 mem_1024x20_dp.addr1[1]-&gt;direct3_3 mem_1024x20_dp.addr1[2]-&gt;direct3_3 mem_1024x20_dp.addr1[3]-&gt;direct3_3 mem_1024x20_dp.addr1[4]-&gt;direct3_3 mem_1024x20_dp.addr1[5]-&gt;direct3_3 mem_1024x20_dp.addr1[6]-&gt;direct3_3 mem_1024x20_dp.addr1[7]-&gt;direct3_3 mem_1024x20_dp.addr1[8]-&gt;direct3_3 mem_1024x20_dp.addr1[9]-&gt;direct3_3</port>
					<port name="addr2">mem_1024x20_dp.addr2[0]-&gt;direct23_3 mem_1024x20_dp.addr2[1]-&gt;direct23_3 mem_1024x20_dp.addr2[2]-&gt;direct23_3 mem_1024x20_dp.addr2[3]-&gt;direct23_3 mem_1024x20_dp.addr2[4]-&gt;direct23_3 mem_1024x20_dp.addr2[5]-&gt;direct23_3 mem_1024x20_dp.addr2[6]-&gt;direct23_3 mem_1024x20_dp.addr2[7]-&gt;direct23_3 mem_1024x20_dp.addr2[8]-&gt;direct23_3 mem_1024x20_dp.addr2[9]-&gt;direct23_3</port>
					<port name="data1">mem_1024x20_dp.data1[3]-&gt;direct40</port>
					<port name="data2">mem_1024x20_dp.data2[3]-&gt;direct41</port>
					<port name="we1">mem_1024x20_dp.we1[0]-&gt;direct45_3</port>
					<port name="we2">mem_1024x20_dp.we2[0]-&gt;direct65_3</port>
				</inputs>
				<outputs>
					<port name="out1">dual_port_ram^MEM~0-6^out1~0</port>
					<port name="out2">dual_port_ram^MEM~0-6^out2~1</port>
				</outputs>
				<clocks>
					<port name="clk">mem_1024x20_dp.clk[0]-&gt;direct87_3</port>
				</clocks>
			</block>
			<block name="dual_port_ram^MEM~0-8^out2~1" instance="memory_slice[4]">
				<attributes />
				<parameters />
				<inputs>
					<port name="addr1">mem_1024x20_dp.addr1[0]-&gt;direct4_4 mem_1024x20_dp.addr1[1]-&gt;direct4_4 mem_1024x20_dp.addr1[2]-&gt;direct4_4 mem_1024x20_dp.addr1[3]-&gt;direct4_4 mem_1024x20_dp.addr1[4]-&gt;direct4_4 mem_1024x20_dp.addr1[5]-&gt;direct4_4 mem_1024x20_dp.addr1[6]-&gt;direct4_4 mem_1024x20_dp.addr1[7]-&gt;direct4_4 mem_1024x20_dp.addr1[8]-&gt;direct4_4 mem_1024x20_dp.addr1[9]-&gt;direct4_4</port>
					<port name="addr2">mem_1024x20_dp.addr2[0]-&gt;direct24_4 mem_1024x20_dp.addr2[1]-&gt;direct24_4 mem_1024x20_dp.addr2[2]-&gt;direct24_4 mem_1024x20_dp.addr2[3]-&gt;direct24_4 mem_1024x20_dp.addr2[4]-&gt;direct24_4 mem_1024x20_dp.addr2[5]-&gt;direct24_4 mem_1024x20_dp.addr2[6]-&gt;direct24_4 mem_1024x20_dp.addr2[7]-&gt;direct24_4 mem_1024x20_dp.addr2[8]-&gt;direct24_4 mem_1024x20_dp.addr2[9]-&gt;direct24_4</port>
					<port name="data1">mem_1024x20_dp.data1[4]-&gt;direct40</port>
					<port name="data2">mem_1024x20_dp.data2[4]-&gt;direct41</port>
					<port name="we1">mem_1024x20_dp.we1[0]-&gt;direct46_4</port>
					<port name="we2">mem_1024x20_dp.we2[0]-&gt;direct66_4</port>
				</inputs>
				<outputs>
					<port name="out1">dual_port_ram^MEM~0-8^out1~0</port>
					<port name="out2">dual_port_ram^MEM~0-8^out2~1</port>
				</outputs>
				<clocks>
					<port name="clk">mem_1024x20_dp.clk[0]-&gt;direct88_4</port>
				</clocks>
			</block>
			<block name="dual_port_ram^MEM~0-10^out2~1" instance="memory_slice[5]">
				<attributes />
				<parameters />
				<inputs>
					<port name="addr1">mem_1024x20_dp.addr1[0]-&gt;direct5_5 mem_1024x20_dp.addr1[1]-&gt;direct5_5 mem_1024x20_dp.addr1[2]-&gt;direct5_5 mem_1024x20_dp.addr1[3]-&gt;direct5_5 mem_1024x20_dp.addr1[4]-&gt;direct5_5 mem_1024x20_dp.addr1[5]-&gt;direct5_5 mem_1024x20_dp.addr1[6]-&gt;direct5_5 mem_1024x20_dp.addr1[7]-&gt;direct5_5 mem_1024x20_dp.addr1[8]-&gt;direct5_5 mem_1024x20_dp.addr1[9]-&gt;direct5_5</port>
					<port name="addr2">mem_1024x20_dp.addr2[0]-&gt;direct25_5 mem_1024x20_dp.addr2[1]-&gt;direct25_5 mem_1024x20_dp.addr2[2]-&gt;direct25_5 mem_1024x20_dp.addr2[3]-&gt;direct25_5 mem_1024x20_dp.addr2[4]-&gt;direct25_5 mem_1024x20_dp.addr2[5]-&gt;direct25_5 mem_1024x20_dp.addr2[6]-&gt;direct25_5 mem_1024x20_dp.addr2[7]-&gt;direct25_5 mem_1024x20_dp.addr2[8]-&gt;direct25_5 mem_1024x20_dp.addr2[9]-&gt;direct25_5</port>
					<port name="data1">mem_1024x20_dp.data1[5]-&gt;direct40</port>
					<port name="data2">mem_1024x20_dp.data2[5]-&gt;direct41</port>
					<port name="we1">mem_1024x20_dp.we1[0]-&gt;direct47_5</port>
					<port name="we2">mem_1024x20_dp.we2[0]-&gt;direct67_5</port>
				</inputs>
				<outputs>
					<port name="out1">dual_port_ram^MEM~0-10^out1~0</port>
					<port name="out2">dual_port_ram^MEM~0-10^out2~1</port>
				</outputs>
				<clocks>
					<port name="clk">mem_1024x20_dp.clk[0]-&gt;direct89_5</port>
				</clocks>
			</block>
			<block name="dual_port_ram^MEM~0-13^out2~1" instance="memory_slice[6]">
				<attributes />
				<parameters />
				<inputs>
					<port name="addr1">mem_1024x20_dp.addr1[0]-&gt;direct6_6 mem_1024x20_dp.addr1[1]-&gt;direct6_6 mem_1024x20_dp.addr1[2]-&gt;direct6_6 mem_1024x20_dp.addr1[3]-&gt;direct6_6 mem_1024x20_dp.addr1[4]-&gt;direct6_6 mem_1024x20_dp.addr1[5]-&gt;direct6_6 mem_1024x20_dp.addr1[6]-&gt;direct6_6 mem_1024x20_dp.addr1[7]-&gt;direct6_6 mem_1024x20_dp.addr1[8]-&gt;direct6_6 mem_1024x20_dp.addr1[9]-&gt;direct6_6</port>
					<port name="addr2">mem_1024x20_dp.addr2[0]-&gt;direct26_6 mem_1024x20_dp.addr2[1]-&gt;direct26_6 mem_1024x20_dp.addr2[2]-&gt;direct26_6 mem_1024x20_dp.addr2[3]-&gt;direct26_6 mem_1024x20_dp.addr2[4]-&gt;direct26_6 mem_1024x20_dp.addr2[5]-&gt;direct26_6 mem_1024x20_dp.addr2[6]-&gt;direct26_6 mem_1024x20_dp.addr2[7]-&gt;direct26_6 mem_1024x20_dp.addr2[8]-&gt;direct26_6 mem_1024x20_dp.addr2[9]-&gt;direct26_6</port>
					<port name="data1">mem_1024x20_dp.data1[6]-&gt;direct40</port>
					<port name="data2">mem_1024x20_dp.data2[6]-&gt;direct41</port>
					<port name="we1">mem_1024x20_dp.we1[0]-&gt;direct48_6</port>
					<port name="we2">mem_1024x20_dp.we2[0]-&gt;direct68_6</port>
				</inputs>
				<outputs>
					<port name="out1">dual_port_ram^MEM~0-13^out1~0</port>
					<port name="out2">dual_port_ram^MEM~0-13^out2~1</port>
				</outputs>
				<clocks>
					<port name="clk">mem_1024x20_dp.clk[0]-&gt;direct90_6</port>
				</clocks>
			</block>
			<block name="dual_port_ram^MEM~0-14^out2~1" instance="memory_slice[7]">
				<attributes />
				<parameters />
				<inputs>
					<port name="addr1">mem_1024x20_dp.addr1[0]-&gt;direct7_7 mem_1024x20_dp.addr1[1]-&gt;direct7_7 mem_1024x20_dp.addr1[2]-&gt;direct7_7 mem_1024x20_dp.addr1[3]-&gt;direct7_7 mem_1024x20_dp.addr1[4]-&gt;direct7_7 mem_1024x20_dp.addr1[5]-&gt;direct7_7 mem_1024x20_dp.addr1[6]-&gt;direct7_7 mem_1024x20_dp.addr1[7]-&gt;direct7_7 mem_1024x20_dp.addr1[8]-&gt;direct7_7 mem_1024x20_dp.addr1[9]-&gt;direct7_7</port>
					<port name="addr2">mem_1024x20_dp.addr2[0]-&gt;direct27_7 mem_1024x20_dp.addr2[1]-&gt;direct27_7 mem_1024x20_dp.addr2[2]-&gt;direct27_7 mem_1024x20_dp.addr2[3]-&gt;direct27_7 mem_1024x20_dp.addr2[4]-&gt;direct27_7 mem_1024x20_dp.addr2[5]-&gt;direct27_7 mem_1024x20_dp.addr2[6]-&gt;direct27_7 mem_1024x20_dp.addr2[7]-&gt;direct27_7 mem_1024x20_dp.addr2[8]-&gt;direct27_7 mem_1024x20_dp.addr2[9]-&gt;direct27_7</port>
					<port name="data1">mem_1024x20_dp.data1[7]-&gt;direct40</port>
					<port name="data2">mem_1024x20_dp.data2[7]-&gt;direct41</port>
					<port name="we1">mem_1024x20_dp.we1[0]-&gt;direct49_7</port>
					<port name="we2">mem_1024x20_dp.we2[0]-&gt;direct69_7</port>
				</inputs>
				<outputs>
					<port name="out1">dual_port_ram^MEM~0-14^out1~0</port>
					<port name="out2">dual_port_ram^MEM~0-14^out2~1</port>
				</outputs>
				<clocks>
					<port name="clk">mem_1024x20_dp.clk[0]-&gt;direct91_7</port>
				</clocks>
			</block>
			<block name="dual_port_ram^MEM~0-15^out2~1" instance="memory_slice[8]">
				<attributes />
				<parameters />
				<inputs>
					<port name="addr1">mem_1024x20_dp.addr1[0]-&gt;direct8_8 mem_1024x20_dp.addr1[1]-&gt;direct8_8 mem_1024x20_dp.addr1[2]-&gt;direct8_8 mem_1024x20_dp.addr1[3]-&gt;direct8_8 mem_1024x20_dp.addr1[4]-&gt;direct8_8 mem_1024x20_dp.addr1[5]-&gt;direct8_8 mem_1024x20_dp.addr1[6]-&gt;direct8_8 mem_1024x20_dp.addr1[7]-&gt;direct8_8 mem_1024x20_dp.addr1[8]-&gt;direct8_8 mem_1024x20_dp.addr1[9]-&gt;direct8_8</port>
					<port name="addr2">mem_1024x20_dp.addr2[0]-&gt;direct28_8 mem_1024x20_dp.addr2[1]-&gt;direct28_8 mem_1024x20_dp.addr2[2]-&gt;direct28_8 mem_1024x20_dp.addr2[3]-&gt;direct28_8 mem_1024x20_dp.addr2[4]-&gt;direct28_8 mem_1024x20_dp.addr2[5]-&gt;direct28_8 mem_1024x20_dp.addr2[6]-&gt;direct28_8 mem_1024x20_dp.addr2[7]-&gt;direct28_8 mem_1024x20_dp.addr2[8]-&gt;direct28_8 mem_1024x20_dp.addr2[9]-&gt;direct28_8</port>
					<port name="data1">mem_1024x20_dp.data1[8]-&gt;direct40</port>
					<port name="data2">mem_1024x20_dp.data2[8]-&gt;direct41</port>
					<port name="we1">mem_1024x20_dp.we1[0]-&gt;direct50_8</port>
					<port name="we2">mem_1024x20_dp.we2[0]-&gt;direct70_8</port>
				</inputs>
				<outputs>
					<port name="out1">dual_port_ram^MEM~0-15^out1~0</port>
					<port name="out2">dual_port_ram^MEM~0-15^out2~1</port>
				</outputs>
				<clocks>
					<port name="clk">mem_1024x20_dp.clk[0]-&gt;direct92_8</port>
				</clocks>
			</block>
			<block name="dual_port_ram^MEM~0-16^out2~1" instance="memory_slice[9]">
				<attributes />
				<parameters />
				<inputs>
					<port name="addr1">mem_1024x20_dp.addr1[0]-&gt;direct9_9 mem_1024x20_dp.addr1[1]-&gt;direct9_9 mem_1024x20_dp.addr1[2]-&gt;direct9_9 mem_1024x20_dp.addr1[3]-&gt;direct9_9 mem_1024x20_dp.addr1[4]-&gt;direct9_9 mem_1024x20_dp.addr1[5]-&gt;direct9_9 mem_1024x20_dp.addr1[6]-&gt;direct9_9 mem_1024x20_dp.addr1[7]-&gt;direct9_9 mem_1024x20_dp.addr1[8]-&gt;direct9_9 mem_1024x20_dp.addr1[9]-&gt;direct9_9</port>
					<port name="addr2">mem_1024x20_dp.addr2[0]-&gt;direct29_9 mem_1024x20_dp.addr2[1]-&gt;direct29_9 mem_1024x20_dp.addr2[2]-&gt;direct29_9 mem_1024x20_dp.addr2[3]-&gt;direct29_9 mem_1024x20_dp.addr2[4]-&gt;direct29_9 mem_1024x20_dp.addr2[5]-&gt;direct29_9 mem_1024x20_dp.addr2[6]-&gt;direct29_9 mem_1024x20_dp.addr2[7]-&gt;direct29_9 mem_1024x20_dp.addr2[8]-&gt;direct29_9 mem_1024x20_dp.addr2[9]-&gt;direct29_9</port>
					<port name="data1">mem_1024x20_dp.data1[9]-&gt;direct40</port>
					<port name="data2">mem_1024x20_dp.data2[9]-&gt;direct41</port>
					<port name="we1">mem_1024x20_dp.we1[0]-&gt;direct51_9</port>
					<port name="we2">mem_1024x20_dp.we2[0]-&gt;direct71_9</port>
				</inputs>
				<outputs>
					<port name="out1">dual_port_ram^MEM~0-16^out1~0</port>
					<port name="out2">dual_port_ram^MEM~0-16^out2~1</port>
				</outputs>
				<clocks>
					<port name="clk">mem_1024x20_dp.clk[0]-&gt;direct93_9</port>
				</clocks>
			</block>
			<block name="dual_port_ram^MEM~0-17^out2~1" instance="memory_slice[10]">
				<attributes />
				<parameters />
				<inputs>
					<port name="addr1">mem_1024x20_dp.addr1[0]-&gt;direct10_10 mem_1024x20_dp.addr1[1]-&gt;direct10_10 mem_1024x20_dp.addr1[2]-&gt;direct10_10 mem_1024x20_dp.addr1[3]-&gt;direct10_10 mem_1024x20_dp.addr1[4]-&gt;direct10_10 mem_1024x20_dp.addr1[5]-&gt;direct10_10 mem_1024x20_dp.addr1[6]-&gt;direct10_10 mem_1024x20_dp.addr1[7]-&gt;direct10_10 mem_1024x20_dp.addr1[8]-&gt;direct10_10 mem_1024x20_dp.addr1[9]-&gt;direct10_10</port>
					<port name="addr2">mem_1024x20_dp.addr2[0]-&gt;direct30_10 mem_1024x20_dp.addr2[1]-&gt;direct30_10 mem_1024x20_dp.addr2[2]-&gt;direct30_10 mem_1024x20_dp.addr2[3]-&gt;direct30_10 mem_1024x20_dp.addr2[4]-&gt;direct30_10 mem_1024x20_dp.addr2[5]-&gt;direct30_10 mem_1024x20_dp.addr2[6]-&gt;direct30_10 mem_1024x20_dp.addr2[7]-&gt;direct30_10 mem_1024x20_dp.addr2[8]-&gt;direct30_10 mem_1024x20_dp.addr2[9]-&gt;direct30_10</port>
					<port name="data1">mem_1024x20_dp.data1[10]-&gt;direct40</port>
					<port name="data2">mem_1024x20_dp.data2[10]-&gt;direct41</port>
					<port name="we1">mem_1024x20_dp.we1[0]-&gt;direct52_10</port>
					<port name="we2">mem_1024x20_dp.we2[0]-&gt;direct72_10</port>
				</inputs>
				<outputs>
					<port name="out1">dual_port_ram^MEM~0-17^out1~0</port>
					<port name="out2">dual_port_ram^MEM~0-17^out2~1</port>
				</outputs>
				<clocks>
					<port name="clk">mem_1024x20_dp.clk[0]-&gt;direct94_10</port>
				</clocks>
			</block>
			<block name="dual_port_ram^MEM~0-18^out2~1" instance="memory_slice[11]">
				<attributes />
				<parameters />
				<inputs>
					<port name="addr1">mem_1024x20_dp.addr1[0]-&gt;direct11_11 mem_1024x20_dp.addr1[1]-&gt;direct11_11 mem_1024x20_dp.addr1[2]-&gt;direct11_11 mem_1024x20_dp.addr1[3]-&gt;direct11_11 mem_1024x20_dp.addr1[4]-&gt;direct11_11 mem_1024x20_dp.addr1[5]-&gt;direct11_11 mem_1024x20_dp.addr1[6]-&gt;direct11_11 mem_1024x20_dp.addr1[7]-&gt;direct11_11 mem_1024x20_dp.addr1[8]-&gt;direct11_11 mem_1024x20_dp.addr1[9]-&gt;direct11_11</port>
					<port name="addr2">mem_1024x20_dp.addr2[0]-&gt;direct31_11 mem_1024x20_dp.addr2[1]-&gt;direct31_11 mem_1024x20_dp.addr2[2]-&gt;direct31_11 mem_1024x20_dp.addr2[3]-&gt;direct31_11 mem_1024x20_dp.addr2[4]-&gt;direct31_11 mem_1024x20_dp.addr2[5]-&gt;direct31_11 mem_1024x20_dp.addr2[6]-&gt;direct31_11 mem_1024x20_dp.addr2[7]-&gt;direct31_11 mem_1024x20_dp.addr2[8]-&gt;direct31_11 mem_1024x20_dp.addr2[9]-&gt;direct31_11</port>
					<port name="data1">mem_1024x20_dp.data1[11]-&gt;direct40</port>
					<port name="data2">mem_1024x20_dp.data2[11]-&gt;direct41</port>
					<port name="we1">mem_1024x20_dp.we1[0]-&gt;direct53_11</port>
					<port name="we2">mem_1024x20_dp.we2[0]-&gt;direct73_11</port>
				</inputs>
				<outputs>
					<port name="out1">dual_port_ram^MEM~0-18^out1~0</port>
					<port name="out2">dual_port_ram^MEM~0-18^out2~1</port>
				</outputs>
				<clocks>
					<port name="clk">mem_1024x20_dp.clk[0]-&gt;direct95_11</port>
				</clocks>
			</block>
			<block name="dual_port_ram^MEM~0-19^out2~1" instance="memory_slice[12]">
				<attributes />
				<parameters />
				<inputs>
					<port name="addr1">mem_1024x20_dp.addr1[0]-&gt;direct12_12 mem_1024x20_dp.addr1[1]-&gt;direct12_12 mem_1024x20_dp.addr1[2]-&gt;direct12_12 mem_1024x20_dp.addr1[3]-&gt;direct12_12 mem_1024x20_dp.addr1[4]-&gt;direct12_12 mem_1024x20_dp.addr1[5]-&gt;direct12_12 mem_1024x20_dp.addr1[6]-&gt;direct12_12 mem_1024x20_dp.addr1[7]-&gt;direct12_12 mem_1024x20_dp.addr1[8]-&gt;direct12_12 mem_1024x20_dp.addr1[9]-&gt;direct12_12</port>
					<port name="addr2">mem_1024x20_dp.addr2[0]-&gt;direct32_12 mem_1024x20_dp.addr2[1]-&gt;direct32_12 mem_1024x20_dp.addr2[2]-&gt;direct32_12 mem_1024x20_dp.addr2[3]-&gt;direct32_12 mem_1024x20_dp.addr2[4]-&gt;direct32_12 mem_1024x20_dp.addr2[5]-&gt;direct32_12 mem_1024x20_dp.addr2[6]-&gt;direct32_12 mem_1024x20_dp.addr2[7]-&gt;direct32_12 mem_1024x20_dp.addr2[8]-&gt;direct32_12 mem_1024x20_dp.addr2[9]-&gt;direct32_12</port>
					<port name="data1">mem_1024x20_dp.data1[12]-&gt;direct40</port>
					<port name="data2">mem_1024x20_dp.data2[12]-&gt;direct41</port>
					<port name="we1">mem_1024x20_dp.we1[0]-&gt;direct54_12</port>
					<port name="we2">mem_1024x20_dp.we2[0]-&gt;direct74_12</port>
				</inputs>
				<outputs>
					<port name="out1">dual_port_ram^MEM~0-19^out1~0</port>
					<port name="out2">dual_port_ram^MEM~0-19^out2~1</port>
				</outputs>
				<clocks>
					<port name="clk">mem_1024x20_dp.clk[0]-&gt;direct96_12</port>
				</clocks>
			</block>
			<block name="dual_port_ram^MEM~0-1^out2~1" instance="memory_slice[13]">
				<attributes />
				<parameters />
				<inputs>
					<port name="addr1">mem_1024x20_dp.addr1[0]-&gt;direct13_13 mem_1024x20_dp.addr1[1]-&gt;direct13_13 mem_1024x20_dp.addr1[2]-&gt;direct13_13 mem_1024x20_dp.addr1[3]-&gt;direct13_13 mem_1024x20_dp.addr1[4]-&gt;direct13_13 mem_1024x20_dp.addr1[5]-&gt;direct13_13 mem_1024x20_dp.addr1[6]-&gt;direct13_13 mem_1024x20_dp.addr1[7]-&gt;direct13_13 mem_1024x20_dp.addr1[8]-&gt;direct13_13 mem_1024x20_dp.addr1[9]-&gt;direct13_13</port>
					<port name="addr2">mem_1024x20_dp.addr2[0]-&gt;direct33_13 mem_1024x20_dp.addr2[1]-&gt;direct33_13 mem_1024x20_dp.addr2[2]-&gt;direct33_13 mem_1024x20_dp.addr2[3]-&gt;direct33_13 mem_1024x20_dp.addr2[4]-&gt;direct33_13 mem_1024x20_dp.addr2[5]-&gt;direct33_13 mem_1024x20_dp.addr2[6]-&gt;direct33_13 mem_1024x20_dp.addr2[7]-&gt;direct33_13 mem_1024x20_dp.addr2[8]-&gt;direct33_13 mem_1024x20_dp.addr2[9]-&gt;direct33_13</port>
					<port name="data1">mem_1024x20_dp.data1[13]-&gt;direct40</port>
					<port name="data2">mem_1024x20_dp.data2[13]-&gt;direct41</port>
					<port name="we1">mem_1024x20_dp.we1[0]-&gt;direct55_13</port>
					<port name="we2">mem_1024x20_dp.we2[0]-&gt;direct75_13</port>
				</inputs>
				<outputs>
					<port name="out1">dual_port_ram^MEM~0-1^out1~0</port>
					<port name="out2">dual_port_ram^MEM~0-1^out2~1</port>
				</outputs>
				<clocks>
					<port name="clk">mem_1024x20_dp.clk[0]-&gt;direct97_13</port>
				</clocks>
			</block>
			<block name="dual_port_ram^MEM~0-3^out2~1" instance="memory_slice[14]">
				<attributes />
				<parameters />
				<inputs>
					<port name="addr1">mem_1024x20_dp.addr1[0]-&gt;direct14_14 mem_1024x20_dp.addr1[1]-&gt;direct14_14 mem_1024x20_dp.addr1[2]-&gt;direct14_14 mem_1024x20_dp.addr1[3]-&gt;direct14_14 mem_1024x20_dp.addr1[4]-&gt;direct14_14 mem_1024x20_dp.addr1[5]-&gt;direct14_14 mem_1024x20_dp.addr1[6]-&gt;direct14_14 mem_1024x20_dp.addr1[7]-&gt;direct14_14 mem_1024x20_dp.addr1[8]-&gt;direct14_14 mem_1024x20_dp.addr1[9]-&gt;direct14_14</port>
					<port name="addr2">mem_1024x20_dp.addr2[0]-&gt;direct34_14 mem_1024x20_dp.addr2[1]-&gt;direct34_14 mem_1024x20_dp.addr2[2]-&gt;direct34_14 mem_1024x20_dp.addr2[3]-&gt;direct34_14 mem_1024x20_dp.addr2[4]-&gt;direct34_14 mem_1024x20_dp.addr2[5]-&gt;direct34_14 mem_1024x20_dp.addr2[6]-&gt;direct34_14 mem_1024x20_dp.addr2[7]-&gt;direct34_14 mem_1024x20_dp.addr2[8]-&gt;direct34_14 mem_1024x20_dp.addr2[9]-&gt;direct34_14</port>
					<port name="data1">mem_1024x20_dp.data1[14]-&gt;direct40</port>
					<port name="data2">mem_1024x20_dp.data2[14]-&gt;direct41</port>
					<port name="we1">mem_1024x20_dp.we1[0]-&gt;direct56_14</port>
					<port name="we2">mem_1024x20_dp.we2[0]-&gt;direct76_14</port>
				</inputs>
				<outputs>
					<port name="out1">dual_port_ram^MEM~0-3^out1~0</port>
					<port name="out2">dual_port_ram^MEM~0-3^out2~1</port>
				</outputs>
				<clocks>
					<port name="clk">mem_1024x20_dp.clk[0]-&gt;direct98_14</port>
				</clocks>
			</block>
			<block name="dual_port_ram^MEM~0-5^out2~1" instance="memory_slice[15]">
				<attributes />
				<parameters />
				<inputs>
					<port name="addr1">mem_1024x20_dp.addr1[0]-&gt;direct15_15 mem_1024x20_dp.addr1[1]-&gt;direct15_15 mem_1024x20_dp.addr1[2]-&gt;direct15_15 mem_1024x20_dp.addr1[3]-&gt;direct15_15 mem_1024x20_dp.addr1[4]-&gt;direct15_15 mem_1024x20_dp.addr1[5]-&gt;direct15_15 mem_1024x20_dp.addr1[6]-&gt;direct15_15 mem_1024x20_dp.addr1[7]-&gt;direct15_15 mem_1024x20_dp.addr1[8]-&gt;direct15_15 mem_1024x20_dp.addr1[9]-&gt;direct15_15</port>
					<port name="addr2">mem_1024x20_dp.addr2[0]-&gt;direct35_15 mem_1024x20_dp.addr2[1]-&gt;direct35_15 mem_1024x20_dp.addr2[2]-&gt;direct35_15 mem_1024x20_dp.addr2[3]-&gt;direct35_15 mem_1024x20_dp.addr2[4]-&gt;direct35_15 mem_1024x20_dp.addr2[5]-&gt;direct35_15 mem_1024x20_dp.addr2[6]-&gt;direct35_15 mem_1024x20_dp.addr2[7]-&gt;direct35_15 mem_1024x20_dp.addr2[8]-&gt;direct35_15 mem_1024x20_dp.addr2[9]-&gt;direct35_15</port>
					<port name="data1">mem_1024x20_dp.data1[15]-&gt;direct40</port>
					<port name="data2">mem_1024x20_dp.data2[15]-&gt;direct41</port>
					<port name="we1">mem_1024x20_dp.we1[0]-&gt;direct57_15</port>
					<port name="we2">mem_1024x20_dp.we2[0]-&gt;direct77_15</port>
				</inputs>
				<outputs>
					<port name="out1">dual_port_ram^MEM~0-5^out1~0</port>
					<port name="out2">dual_port_ram^MEM~0-5^out2~1</port>
				</outputs>
				<clocks>
					<port name="clk">mem_1024x20_dp.clk[0]-&gt;direct99_15</port>
				</clocks>
			</block>
			<block name="dual_port_ram^MEM~0-7^out2~1" instance="memory_slice[16]">
				<attributes />
				<parameters />
				<inputs>
					<port name="addr1">mem_1024x20_dp.addr1[0]-&gt;direct16_16 mem_1024x20_dp.addr1[1]-&gt;direct16_16 mem_1024x20_dp.addr1[2]-&gt;direct16_16 mem_1024x20_dp.addr1[3]-&gt;direct16_16 mem_1024x20_dp.addr1[4]-&gt;direct16_16 mem_1024x20_dp.addr1[5]-&gt;direct16_16 mem_1024x20_dp.addr1[6]-&gt;direct16_16 mem_1024x20_dp.addr1[7]-&gt;direct16_16 mem_1024x20_dp.addr1[8]-&gt;direct16_16 mem_1024x20_dp.addr1[9]-&gt;direct16_16</port>
					<port name="addr2">mem_1024x20_dp.addr2[0]-&gt;direct36_16 mem_1024x20_dp.addr2[1]-&gt;direct36_16 mem_1024x20_dp.addr2[2]-&gt;direct36_16 mem_1024x20_dp.addr2[3]-&gt;direct36_16 mem_1024x20_dp.addr2[4]-&gt;direct36_16 mem_1024x20_dp.addr2[5]-&gt;direct36_16 mem_1024x20_dp.addr2[6]-&gt;direct36_16 mem_1024x20_dp.addr2[7]-&gt;direct36_16 mem_1024x20_dp.addr2[8]-&gt;direct36_16 mem_1024x20_dp.addr2[9]-&gt;direct36_16</port>
					<port name="data1">mem_1024x20_dp.data1[16]-&gt;direct40</port>
					<port name="data2">mem_1024x20_dp.data2[16]-&gt;direct41</port>
					<port name="we1">mem_1024x20_dp.we1[0]-&gt;direct58_16</port>
					<port name="we2">mem_1024x20_dp.we2[0]-&gt;direct78_16</port>
				</inputs>
				<outputs>
					<port name="out1">dual_port_ram^MEM~0-7^out1~0</port>
					<port name="out2">dual_port_ram^MEM~0-7^out2~1</port>
				</outputs>
				<clocks>
					<port name="clk">mem_1024x20_dp.clk[0]-&gt;direct100_16</port>
				</clocks>
			</block>
			<block name="dual_port_ram^MEM~0-9^out2~1" instance="memory_slice[17]">
				<attributes />
				<parameters />
				<inputs>
					<port name="addr1">mem_1024x20_dp.addr1[0]-&gt;direct17_17 mem_1024x20_dp.addr1[1]-&gt;direct17_17 mem_1024x20_dp.addr1[2]-&gt;direct17_17 mem_1024x20_dp.addr1[3]-&gt;direct17_17 mem_1024x20_dp.addr1[4]-&gt;direct17_17 mem_1024x20_dp.addr1[5]-&gt;direct17_17 mem_1024x20_dp.addr1[6]-&gt;direct17_17 mem_1024x20_dp.addr1[7]-&gt;direct17_17 mem_1024x20_dp.addr1[8]-&gt;direct17_17 mem_1024x20_dp.addr1[9]-&gt;direct17_17</port>
					<port name="addr2">mem_1024x20_dp.addr2[0]-&gt;direct37_17 mem_1024x20_dp.addr2[1]-&gt;direct37_17 mem_1024x20_dp.addr2[2]-&gt;direct37_17 mem_1024x20_dp.addr2[3]-&gt;direct37_17 mem_1024x20_dp.addr2[4]-&gt;direct37_17 mem_1024x20_dp.addr2[5]-&gt;direct37_17 mem_1024x20_dp.addr2[6]-&gt;direct37_17 mem_1024x20_dp.addr2[7]-&gt;direct37_17 mem_1024x20_dp.addr2[8]-&gt;direct37_17 mem_1024x20_dp.addr2[9]-&gt;direct37_17</port>
					<port name="data1">mem_1024x20_dp.data1[17]-&gt;direct40</port>
					<port name="data2">mem_1024x20_dp.data2[17]-&gt;direct41</port>
					<port name="we1">mem_1024x20_dp.we1[0]-&gt;direct59_17</port>
					<port name="we2">mem_1024x20_dp.we2[0]-&gt;direct79_17</port>
				</inputs>
				<outputs>
					<port name="out1">dual_port_ram^MEM~0-9^out1~0</port>
					<port name="out2">dual_port_ram^MEM~0-9^out2~1</port>
				</outputs>
				<clocks>
					<port name="clk">mem_1024x20_dp.clk[0]-&gt;direct101_17</port>
				</clocks>
			</block>
			<block name="dual_port_ram^MEM~0-11^out2~1" instance="memory_slice[18]">
				<attributes />
				<parameters />
				<inputs>
					<port name="addr1">mem_1024x20_dp.addr1[0]-&gt;direct18_18 mem_1024x20_dp.addr1[1]-&gt;direct18_18 mem_1024x20_dp.addr1[2]-&gt;direct18_18 mem_1024x20_dp.addr1[3]-&gt;direct18_18 mem_1024x20_dp.addr1[4]-&gt;direct18_18 mem_1024x20_dp.addr1[5]-&gt;direct18_18 mem_1024x20_dp.addr1[6]-&gt;direct18_18 mem_1024x20_dp.addr1[7]-&gt;direct18_18 mem_1024x20_dp.addr1[8]-&gt;direct18_18 mem_1024x20_dp.addr1[9]-&gt;direct18_18</port>
					<port name="addr2">mem_1024x20_dp.addr2[0]-&gt;direct38_18 mem_1024x20_dp.addr2[1]-&gt;direct38_18 mem_1024x20_dp.addr2[2]-&gt;direct38_18 mem_1024x20_dp.addr2[3]-&gt;direct38_18 mem_1024x20_dp.addr2[4]-&gt;direct38_18 mem_1024x20_dp.addr2[5]-&gt;direct38_18 mem_1024x20_dp.addr2[6]-&gt;direct38_18 mem_1024x20_dp.addr2[7]-&gt;direct38_18 mem_1024x20_dp.addr2[8]-&gt;direct38_18 mem_1024x20_dp.addr2[9]-&gt;direct38_18</port>
					<port name="data1">mem_1024x20_dp.data1[18]-&gt;direct40</port>
					<port name="data2">mem_1024x20_dp.data2[18]-&gt;direct41</port>
					<port name="we1">mem_1024x20_dp.we1[0]-&gt;direct60_18</port>
					<port name="we2">mem_1024x20_dp.we2[0]-&gt;direct80_18</port>
				</inputs>
				<outputs>
					<port name="out1">dual_port_ram^MEM~0-11^out1~0</port>
					<port name="out2">dual_port_ram^MEM~0-11^out2~1</port>
				</outputs>
				<clocks>
					<port name="clk">mem_1024x20_dp.clk[0]-&gt;direct102_18</port>
				</clocks>
			</block>
			<block name="dual_port_ram^MEM~0-12^out2~1" instance="memory_slice[19]">
				<attributes />
				<parameters />
				<inputs>
					<port name="addr1">mem_1024x20_dp.addr1[0]-&gt;direct19_19 mem_1024x20_dp.addr1[1]-&gt;direct19_19 mem_1024x20_dp.addr1[2]-&gt;direct19_19 mem_1024x20_dp.addr1[3]-&gt;direct19_19 mem_1024x20_dp.addr1[4]-&gt;direct19_19 mem_1024x20_dp.addr1[5]-&gt;direct19_19 mem_1024x20_dp.addr1[6]-&gt;direct19_19 mem_1024x20_dp.addr1[7]-&gt;direct19_19 mem_1024x20_dp.addr1[8]-&gt;direct19_19 mem_1024x20_dp.addr1[9]-&gt;direct19_19</port>
					<port name="addr2">mem_1024x20_dp.addr2[0]-&gt;direct39_19 mem_1024x20_dp.addr2[1]-&gt;direct39_19 mem_1024x20_dp.addr2[2]-&gt;direct39_19 mem_1024x20_dp.addr2[3]-&gt;direct39_19 mem_1024x20_dp.addr2[4]-&gt;direct39_19 mem_1024x20_dp.addr2[5]-&gt;direct39_19 mem_1024x20_dp.addr2[6]-&gt;direct39_19 mem_1024x20_dp.addr2[7]-&gt;direct39_19 mem_1024x20_dp.addr2[8]-&gt;direct39_19 mem_1024x20_dp.addr2[9]-&gt;direct39_19</port>
					<port name="data1">mem_1024x20_dp.data1[19]-&gt;direct40</port>
					<port name="data2">mem_1024x20_dp.data2[19]-&gt;direct41</port>
					<port name="we1">mem_1024x20_dp.we1[0]-&gt;direct61_19</port>
					<port name="we2">mem_1024x20_dp.we2[0]-&gt;direct81_19</port>
				</inputs>
				<outputs>
					<port name="out1">dual_port_ram^MEM~0-12^out1~0</port>
					<port name="out2">dual_port_ram^MEM~0-12^out2~1</port>
				</outputs>
				<clocks>
					<port name="clk">mem_1024x20_dp.clk[0]-&gt;direct103_19</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="dual_port_ram^MEM~3-0^out2~1" instance="memory[38]" mode="mem_1024x20_dp">
		<inputs>
			<port name="addr1">$sdff~17^Q~0 $sdff~17^Q~1 $sdff~17^Q~2 $sdff~17^Q~3 $sdff~17^Q~4 $sdff~17^Q~5 $sdff~17^Q~6 $sdff~17^Q~7 $sdff~17^Q~8 $sdff~17^Q~9 open</port>
			<port name="addr2">$sdff~16^Q~0 $sdff~16^Q~1 $sdff~16^Q~2 $sdff~16^Q~3 $sdff~16^Q~4 $sdff~16^Q~5 $sdff~16^Q~6 $sdff~16^Q~7 $sdff~16^Q~8 $sdff~16^Q~9 open</port>
			<port name="data">$sdff~12^Q~11 $sdff~12^Q~12 $sdff~12^Q~13 $sdff~12^Q~14 $sdff~12^Q~15 $sdff~12^Q~16 $sdff~12^Q~17 $sdff~12^Q~18 $sdff~12^Q~19 $sdff~12^Q~0 $sdff~12^Q~3 $sdff~12^Q~2 $sdff~12^Q~1 $sdff~12^Q~10 $sdff~12^Q~9 $sdff~12^Q~8 $sdff~12^Q~7 $sdff~12^Q~6 $sdff~12^Q~5 $sdff~12^Q~4 $sdff~11^Q~11 $sdff~11^Q~12 $sdff~11^Q~13 $sdff~11^Q~14 $sdff~11^Q~15 $sdff~11^Q~16 $sdff~11^Q~17 $sdff~11^Q~18 $sdff~11^Q~19 $sdff~11^Q~0 $sdff~11^Q~3 $sdff~11^Q~2 $sdff~11^Q~1 $sdff~11^Q~10 $sdff~11^Q~9 $sdff~11^Q~8 $sdff~11^Q~7 $sdff~11^Q~6 $sdff~11^Q~5 $sdff~11^Q~4</port>
			<port name="we1">$sdff~13^Q~0</port>
			<port name="we2">$dff~20^Q~0</port>
		</inputs>
		<outputs>
			<port name="out">mem_1024x20_dp[0].out1[0]-&gt;dataout1 mem_1024x20_dp[0].out1[1]-&gt;dataout1 mem_1024x20_dp[0].out1[2]-&gt;dataout1 mem_1024x20_dp[0].out1[3]-&gt;dataout1 mem_1024x20_dp[0].out1[4]-&gt;dataout1 mem_1024x20_dp[0].out1[5]-&gt;dataout1 mem_1024x20_dp[0].out1[6]-&gt;dataout1 mem_1024x20_dp[0].out1[7]-&gt;dataout1 mem_1024x20_dp[0].out1[8]-&gt;dataout1 mem_1024x20_dp[0].out1[9]-&gt;dataout1 mem_1024x20_dp[0].out1[10]-&gt;dataout1 mem_1024x20_dp[0].out1[11]-&gt;dataout1 mem_1024x20_dp[0].out1[12]-&gt;dataout1 mem_1024x20_dp[0].out1[13]-&gt;dataout1 mem_1024x20_dp[0].out1[14]-&gt;dataout1 mem_1024x20_dp[0].out1[15]-&gt;dataout1 mem_1024x20_dp[0].out1[16]-&gt;dataout1 mem_1024x20_dp[0].out1[17]-&gt;dataout1 mem_1024x20_dp[0].out1[18]-&gt;dataout1 mem_1024x20_dp[0].out1[19]-&gt;dataout1 mem_1024x20_dp[0].out2[0]-&gt;dataout2 mem_1024x20_dp[0].out2[1]-&gt;dataout2 mem_1024x20_dp[0].out2[2]-&gt;dataout2 mem_1024x20_dp[0].out2[3]-&gt;dataout2 mem_1024x20_dp[0].out2[4]-&gt;dataout2 mem_1024x20_dp[0].out2[5]-&gt;dataout2 mem_1024x20_dp[0].out2[6]-&gt;dataout2 mem_1024x20_dp[0].out2[7]-&gt;dataout2 mem_1024x20_dp[0].out2[8]-&gt;dataout2 mem_1024x20_dp[0].out2[9]-&gt;dataout2 mem_1024x20_dp[0].out2[10]-&gt;dataout2 mem_1024x20_dp[0].out2[11]-&gt;dataout2 mem_1024x20_dp[0].out2[12]-&gt;dataout2 mem_1024x20_dp[0].out2[13]-&gt;dataout2 mem_1024x20_dp[0].out2[14]-&gt;dataout2 mem_1024x20_dp[0].out2[15]-&gt;dataout2 mem_1024x20_dp[0].out2[16]-&gt;dataout2 mem_1024x20_dp[0].out2[17]-&gt;dataout2 mem_1024x20_dp[0].out2[18]-&gt;dataout2 mem_1024x20_dp[0].out2[19]-&gt;dataout2</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="dual_port_ram^MEM~3-0^out2~1" instance="mem_1024x20_dp[0]" mode="memory_slice">
			<inputs>
				<port name="addr1">memory.addr1[0]-&gt;address1 memory.addr1[1]-&gt;address1 memory.addr1[2]-&gt;address1 memory.addr1[3]-&gt;address1 memory.addr1[4]-&gt;address1 memory.addr1[5]-&gt;address1 memory.addr1[6]-&gt;address1 memory.addr1[7]-&gt;address1 memory.addr1[8]-&gt;address1 memory.addr1[9]-&gt;address1</port>
				<port name="addr2">memory.addr2[0]-&gt;address2 memory.addr2[1]-&gt;address2 memory.addr2[2]-&gt;address2 memory.addr2[3]-&gt;address2 memory.addr2[4]-&gt;address2 memory.addr2[5]-&gt;address2 memory.addr2[6]-&gt;address2 memory.addr2[7]-&gt;address2 memory.addr2[8]-&gt;address2 memory.addr2[9]-&gt;address2</port>
				<port name="data1">memory.data[0]-&gt;data1 memory.data[1]-&gt;data1 memory.data[2]-&gt;data1 memory.data[3]-&gt;data1 memory.data[4]-&gt;data1 memory.data[5]-&gt;data1 memory.data[6]-&gt;data1 memory.data[7]-&gt;data1 memory.data[8]-&gt;data1 memory.data[9]-&gt;data1 memory.data[10]-&gt;data1 memory.data[11]-&gt;data1 memory.data[12]-&gt;data1 memory.data[13]-&gt;data1 memory.data[14]-&gt;data1 memory.data[15]-&gt;data1 memory.data[16]-&gt;data1 memory.data[17]-&gt;data1 memory.data[18]-&gt;data1 memory.data[19]-&gt;data1</port>
				<port name="data2">memory.data[20]-&gt;data2 memory.data[21]-&gt;data2 memory.data[22]-&gt;data2 memory.data[23]-&gt;data2 memory.data[24]-&gt;data2 memory.data[25]-&gt;data2 memory.data[26]-&gt;data2 memory.data[27]-&gt;data2 memory.data[28]-&gt;data2 memory.data[29]-&gt;data2 memory.data[30]-&gt;data2 memory.data[31]-&gt;data2 memory.data[32]-&gt;data2 memory.data[33]-&gt;data2 memory.data[34]-&gt;data2 memory.data[35]-&gt;data2 memory.data[36]-&gt;data2 memory.data[37]-&gt;data2 memory.data[38]-&gt;data2 memory.data[39]-&gt;data2</port>
				<port name="we1">memory.we1[0]-&gt;writeen1</port>
				<port name="we2">memory.we2[0]-&gt;writeen2</port>
			</inputs>
			<outputs>
				<port name="out1">memory_slice[0].out1[0]-&gt;direct82 memory_slice[1].out1[0]-&gt;direct82 memory_slice[2].out1[0]-&gt;direct82 memory_slice[3].out1[0]-&gt;direct82 memory_slice[4].out1[0]-&gt;direct82 memory_slice[5].out1[0]-&gt;direct82 memory_slice[6].out1[0]-&gt;direct82 memory_slice[7].out1[0]-&gt;direct82 memory_slice[8].out1[0]-&gt;direct82 memory_slice[9].out1[0]-&gt;direct82 memory_slice[10].out1[0]-&gt;direct82 memory_slice[11].out1[0]-&gt;direct82 memory_slice[12].out1[0]-&gt;direct82 memory_slice[13].out1[0]-&gt;direct82 memory_slice[14].out1[0]-&gt;direct82 memory_slice[15].out1[0]-&gt;direct82 memory_slice[16].out1[0]-&gt;direct82 memory_slice[17].out1[0]-&gt;direct82 memory_slice[18].out1[0]-&gt;direct82 memory_slice[19].out1[0]-&gt;direct82</port>
				<port name="out2">memory_slice[0].out2[0]-&gt;direct83 memory_slice[1].out2[0]-&gt;direct83 memory_slice[2].out2[0]-&gt;direct83 memory_slice[3].out2[0]-&gt;direct83 memory_slice[4].out2[0]-&gt;direct83 memory_slice[5].out2[0]-&gt;direct83 memory_slice[6].out2[0]-&gt;direct83 memory_slice[7].out2[0]-&gt;direct83 memory_slice[8].out2[0]-&gt;direct83 memory_slice[9].out2[0]-&gt;direct83 memory_slice[10].out2[0]-&gt;direct83 memory_slice[11].out2[0]-&gt;direct83 memory_slice[12].out2[0]-&gt;direct83 memory_slice[13].out2[0]-&gt;direct83 memory_slice[14].out2[0]-&gt;direct83 memory_slice[15].out2[0]-&gt;direct83 memory_slice[16].out2[0]-&gt;direct83 memory_slice[17].out2[0]-&gt;direct83 memory_slice[18].out2[0]-&gt;direct83 memory_slice[19].out2[0]-&gt;direct83</port>
			</outputs>
			<clocks>
				<port name="clk">memory.clk[0]-&gt;clk</port>
			</clocks>
			<block name="dual_port_ram^MEM~3-11^out2~1" instance="memory_slice[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="addr1">mem_1024x20_dp.addr1[0]-&gt;direct0_0 mem_1024x20_dp.addr1[1]-&gt;direct0_0 mem_1024x20_dp.addr1[2]-&gt;direct0_0 mem_1024x20_dp.addr1[3]-&gt;direct0_0 mem_1024x20_dp.addr1[4]-&gt;direct0_0 mem_1024x20_dp.addr1[5]-&gt;direct0_0 mem_1024x20_dp.addr1[6]-&gt;direct0_0 mem_1024x20_dp.addr1[7]-&gt;direct0_0 mem_1024x20_dp.addr1[8]-&gt;direct0_0 mem_1024x20_dp.addr1[9]-&gt;direct0_0</port>
					<port name="addr2">mem_1024x20_dp.addr2[0]-&gt;direct20_0 mem_1024x20_dp.addr2[1]-&gt;direct20_0 mem_1024x20_dp.addr2[2]-&gt;direct20_0 mem_1024x20_dp.addr2[3]-&gt;direct20_0 mem_1024x20_dp.addr2[4]-&gt;direct20_0 mem_1024x20_dp.addr2[5]-&gt;direct20_0 mem_1024x20_dp.addr2[6]-&gt;direct20_0 mem_1024x20_dp.addr2[7]-&gt;direct20_0 mem_1024x20_dp.addr2[8]-&gt;direct20_0 mem_1024x20_dp.addr2[9]-&gt;direct20_0</port>
					<port name="data1">mem_1024x20_dp.data1[0]-&gt;direct40</port>
					<port name="data2">mem_1024x20_dp.data2[0]-&gt;direct41</port>
					<port name="we1">mem_1024x20_dp.we1[0]-&gt;direct42_0</port>
					<port name="we2">mem_1024x20_dp.we2[0]-&gt;direct62_0</port>
				</inputs>
				<outputs>
					<port name="out1">dual_port_ram^MEM~3-11^out1~0</port>
					<port name="out2">dual_port_ram^MEM~3-11^out2~1</port>
				</outputs>
				<clocks>
					<port name="clk">mem_1024x20_dp.clk[0]-&gt;direct84_0</port>
				</clocks>
			</block>
			<block name="dual_port_ram^MEM~3-12^out2~1" instance="memory_slice[1]">
				<attributes />
				<parameters />
				<inputs>
					<port name="addr1">mem_1024x20_dp.addr1[0]-&gt;direct1_1 mem_1024x20_dp.addr1[1]-&gt;direct1_1 mem_1024x20_dp.addr1[2]-&gt;direct1_1 mem_1024x20_dp.addr1[3]-&gt;direct1_1 mem_1024x20_dp.addr1[4]-&gt;direct1_1 mem_1024x20_dp.addr1[5]-&gt;direct1_1 mem_1024x20_dp.addr1[6]-&gt;direct1_1 mem_1024x20_dp.addr1[7]-&gt;direct1_1 mem_1024x20_dp.addr1[8]-&gt;direct1_1 mem_1024x20_dp.addr1[9]-&gt;direct1_1</port>
					<port name="addr2">mem_1024x20_dp.addr2[0]-&gt;direct21_1 mem_1024x20_dp.addr2[1]-&gt;direct21_1 mem_1024x20_dp.addr2[2]-&gt;direct21_1 mem_1024x20_dp.addr2[3]-&gt;direct21_1 mem_1024x20_dp.addr2[4]-&gt;direct21_1 mem_1024x20_dp.addr2[5]-&gt;direct21_1 mem_1024x20_dp.addr2[6]-&gt;direct21_1 mem_1024x20_dp.addr2[7]-&gt;direct21_1 mem_1024x20_dp.addr2[8]-&gt;direct21_1 mem_1024x20_dp.addr2[9]-&gt;direct21_1</port>
					<port name="data1">mem_1024x20_dp.data1[1]-&gt;direct40</port>
					<port name="data2">mem_1024x20_dp.data2[1]-&gt;direct41</port>
					<port name="we1">mem_1024x20_dp.we1[0]-&gt;direct43_1</port>
					<port name="we2">mem_1024x20_dp.we2[0]-&gt;direct63_1</port>
				</inputs>
				<outputs>
					<port name="out1">dual_port_ram^MEM~3-12^out1~0</port>
					<port name="out2">dual_port_ram^MEM~3-12^out2~1</port>
				</outputs>
				<clocks>
					<port name="clk">mem_1024x20_dp.clk[0]-&gt;direct85_1</port>
				</clocks>
			</block>
			<block name="dual_port_ram^MEM~3-13^out2~1" instance="memory_slice[2]">
				<attributes />
				<parameters />
				<inputs>
					<port name="addr1">mem_1024x20_dp.addr1[0]-&gt;direct2_2 mem_1024x20_dp.addr1[1]-&gt;direct2_2 mem_1024x20_dp.addr1[2]-&gt;direct2_2 mem_1024x20_dp.addr1[3]-&gt;direct2_2 mem_1024x20_dp.addr1[4]-&gt;direct2_2 mem_1024x20_dp.addr1[5]-&gt;direct2_2 mem_1024x20_dp.addr1[6]-&gt;direct2_2 mem_1024x20_dp.addr1[7]-&gt;direct2_2 mem_1024x20_dp.addr1[8]-&gt;direct2_2 mem_1024x20_dp.addr1[9]-&gt;direct2_2</port>
					<port name="addr2">mem_1024x20_dp.addr2[0]-&gt;direct22_2 mem_1024x20_dp.addr2[1]-&gt;direct22_2 mem_1024x20_dp.addr2[2]-&gt;direct22_2 mem_1024x20_dp.addr2[3]-&gt;direct22_2 mem_1024x20_dp.addr2[4]-&gt;direct22_2 mem_1024x20_dp.addr2[5]-&gt;direct22_2 mem_1024x20_dp.addr2[6]-&gt;direct22_2 mem_1024x20_dp.addr2[7]-&gt;direct22_2 mem_1024x20_dp.addr2[8]-&gt;direct22_2 mem_1024x20_dp.addr2[9]-&gt;direct22_2</port>
					<port name="data1">mem_1024x20_dp.data1[2]-&gt;direct40</port>
					<port name="data2">mem_1024x20_dp.data2[2]-&gt;direct41</port>
					<port name="we1">mem_1024x20_dp.we1[0]-&gt;direct44_2</port>
					<port name="we2">mem_1024x20_dp.we2[0]-&gt;direct64_2</port>
				</inputs>
				<outputs>
					<port name="out1">dual_port_ram^MEM~3-13^out1~0</port>
					<port name="out2">dual_port_ram^MEM~3-13^out2~1</port>
				</outputs>
				<clocks>
					<port name="clk">mem_1024x20_dp.clk[0]-&gt;direct86_2</port>
				</clocks>
			</block>
			<block name="dual_port_ram^MEM~3-14^out2~1" instance="memory_slice[3]">
				<attributes />
				<parameters />
				<inputs>
					<port name="addr1">mem_1024x20_dp.addr1[0]-&gt;direct3_3 mem_1024x20_dp.addr1[1]-&gt;direct3_3 mem_1024x20_dp.addr1[2]-&gt;direct3_3 mem_1024x20_dp.addr1[3]-&gt;direct3_3 mem_1024x20_dp.addr1[4]-&gt;direct3_3 mem_1024x20_dp.addr1[5]-&gt;direct3_3 mem_1024x20_dp.addr1[6]-&gt;direct3_3 mem_1024x20_dp.addr1[7]-&gt;direct3_3 mem_1024x20_dp.addr1[8]-&gt;direct3_3 mem_1024x20_dp.addr1[9]-&gt;direct3_3</port>
					<port name="addr2">mem_1024x20_dp.addr2[0]-&gt;direct23_3 mem_1024x20_dp.addr2[1]-&gt;direct23_3 mem_1024x20_dp.addr2[2]-&gt;direct23_3 mem_1024x20_dp.addr2[3]-&gt;direct23_3 mem_1024x20_dp.addr2[4]-&gt;direct23_3 mem_1024x20_dp.addr2[5]-&gt;direct23_3 mem_1024x20_dp.addr2[6]-&gt;direct23_3 mem_1024x20_dp.addr2[7]-&gt;direct23_3 mem_1024x20_dp.addr2[8]-&gt;direct23_3 mem_1024x20_dp.addr2[9]-&gt;direct23_3</port>
					<port name="data1">mem_1024x20_dp.data1[3]-&gt;direct40</port>
					<port name="data2">mem_1024x20_dp.data2[3]-&gt;direct41</port>
					<port name="we1">mem_1024x20_dp.we1[0]-&gt;direct45_3</port>
					<port name="we2">mem_1024x20_dp.we2[0]-&gt;direct65_3</port>
				</inputs>
				<outputs>
					<port name="out1">dual_port_ram^MEM~3-14^out1~0</port>
					<port name="out2">dual_port_ram^MEM~3-14^out2~1</port>
				</outputs>
				<clocks>
					<port name="clk">mem_1024x20_dp.clk[0]-&gt;direct87_3</port>
				</clocks>
			</block>
			<block name="dual_port_ram^MEM~3-15^out2~1" instance="memory_slice[4]">
				<attributes />
				<parameters />
				<inputs>
					<port name="addr1">mem_1024x20_dp.addr1[0]-&gt;direct4_4 mem_1024x20_dp.addr1[1]-&gt;direct4_4 mem_1024x20_dp.addr1[2]-&gt;direct4_4 mem_1024x20_dp.addr1[3]-&gt;direct4_4 mem_1024x20_dp.addr1[4]-&gt;direct4_4 mem_1024x20_dp.addr1[5]-&gt;direct4_4 mem_1024x20_dp.addr1[6]-&gt;direct4_4 mem_1024x20_dp.addr1[7]-&gt;direct4_4 mem_1024x20_dp.addr1[8]-&gt;direct4_4 mem_1024x20_dp.addr1[9]-&gt;direct4_4</port>
					<port name="addr2">mem_1024x20_dp.addr2[0]-&gt;direct24_4 mem_1024x20_dp.addr2[1]-&gt;direct24_4 mem_1024x20_dp.addr2[2]-&gt;direct24_4 mem_1024x20_dp.addr2[3]-&gt;direct24_4 mem_1024x20_dp.addr2[4]-&gt;direct24_4 mem_1024x20_dp.addr2[5]-&gt;direct24_4 mem_1024x20_dp.addr2[6]-&gt;direct24_4 mem_1024x20_dp.addr2[7]-&gt;direct24_4 mem_1024x20_dp.addr2[8]-&gt;direct24_4 mem_1024x20_dp.addr2[9]-&gt;direct24_4</port>
					<port name="data1">mem_1024x20_dp.data1[4]-&gt;direct40</port>
					<port name="data2">mem_1024x20_dp.data2[4]-&gt;direct41</port>
					<port name="we1">mem_1024x20_dp.we1[0]-&gt;direct46_4</port>
					<port name="we2">mem_1024x20_dp.we2[0]-&gt;direct66_4</port>
				</inputs>
				<outputs>
					<port name="out1">dual_port_ram^MEM~3-15^out1~0</port>
					<port name="out2">dual_port_ram^MEM~3-15^out2~1</port>
				</outputs>
				<clocks>
					<port name="clk">mem_1024x20_dp.clk[0]-&gt;direct88_4</port>
				</clocks>
			</block>
			<block name="dual_port_ram^MEM~3-16^out2~1" instance="memory_slice[5]">
				<attributes />
				<parameters />
				<inputs>
					<port name="addr1">mem_1024x20_dp.addr1[0]-&gt;direct5_5 mem_1024x20_dp.addr1[1]-&gt;direct5_5 mem_1024x20_dp.addr1[2]-&gt;direct5_5 mem_1024x20_dp.addr1[3]-&gt;direct5_5 mem_1024x20_dp.addr1[4]-&gt;direct5_5 mem_1024x20_dp.addr1[5]-&gt;direct5_5 mem_1024x20_dp.addr1[6]-&gt;direct5_5 mem_1024x20_dp.addr1[7]-&gt;direct5_5 mem_1024x20_dp.addr1[8]-&gt;direct5_5 mem_1024x20_dp.addr1[9]-&gt;direct5_5</port>
					<port name="addr2">mem_1024x20_dp.addr2[0]-&gt;direct25_5 mem_1024x20_dp.addr2[1]-&gt;direct25_5 mem_1024x20_dp.addr2[2]-&gt;direct25_5 mem_1024x20_dp.addr2[3]-&gt;direct25_5 mem_1024x20_dp.addr2[4]-&gt;direct25_5 mem_1024x20_dp.addr2[5]-&gt;direct25_5 mem_1024x20_dp.addr2[6]-&gt;direct25_5 mem_1024x20_dp.addr2[7]-&gt;direct25_5 mem_1024x20_dp.addr2[8]-&gt;direct25_5 mem_1024x20_dp.addr2[9]-&gt;direct25_5</port>
					<port name="data1">mem_1024x20_dp.data1[5]-&gt;direct40</port>
					<port name="data2">mem_1024x20_dp.data2[5]-&gt;direct41</port>
					<port name="we1">mem_1024x20_dp.we1[0]-&gt;direct47_5</port>
					<port name="we2">mem_1024x20_dp.we2[0]-&gt;direct67_5</port>
				</inputs>
				<outputs>
					<port name="out1">dual_port_ram^MEM~3-16^out1~0</port>
					<port name="out2">dual_port_ram^MEM~3-16^out2~1</port>
				</outputs>
				<clocks>
					<port name="clk">mem_1024x20_dp.clk[0]-&gt;direct89_5</port>
				</clocks>
			</block>
			<block name="dual_port_ram^MEM~3-17^out2~1" instance="memory_slice[6]">
				<attributes />
				<parameters />
				<inputs>
					<port name="addr1">mem_1024x20_dp.addr1[0]-&gt;direct6_6 mem_1024x20_dp.addr1[1]-&gt;direct6_6 mem_1024x20_dp.addr1[2]-&gt;direct6_6 mem_1024x20_dp.addr1[3]-&gt;direct6_6 mem_1024x20_dp.addr1[4]-&gt;direct6_6 mem_1024x20_dp.addr1[5]-&gt;direct6_6 mem_1024x20_dp.addr1[6]-&gt;direct6_6 mem_1024x20_dp.addr1[7]-&gt;direct6_6 mem_1024x20_dp.addr1[8]-&gt;direct6_6 mem_1024x20_dp.addr1[9]-&gt;direct6_6</port>
					<port name="addr2">mem_1024x20_dp.addr2[0]-&gt;direct26_6 mem_1024x20_dp.addr2[1]-&gt;direct26_6 mem_1024x20_dp.addr2[2]-&gt;direct26_6 mem_1024x20_dp.addr2[3]-&gt;direct26_6 mem_1024x20_dp.addr2[4]-&gt;direct26_6 mem_1024x20_dp.addr2[5]-&gt;direct26_6 mem_1024x20_dp.addr2[6]-&gt;direct26_6 mem_1024x20_dp.addr2[7]-&gt;direct26_6 mem_1024x20_dp.addr2[8]-&gt;direct26_6 mem_1024x20_dp.addr2[9]-&gt;direct26_6</port>
					<port name="data1">mem_1024x20_dp.data1[6]-&gt;direct40</port>
					<port name="data2">mem_1024x20_dp.data2[6]-&gt;direct41</port>
					<port name="we1">mem_1024x20_dp.we1[0]-&gt;direct48_6</port>
					<port name="we2">mem_1024x20_dp.we2[0]-&gt;direct68_6</port>
				</inputs>
				<outputs>
					<port name="out1">dual_port_ram^MEM~3-17^out1~0</port>
					<port name="out2">dual_port_ram^MEM~3-17^out2~1</port>
				</outputs>
				<clocks>
					<port name="clk">mem_1024x20_dp.clk[0]-&gt;direct90_6</port>
				</clocks>
			</block>
			<block name="dual_port_ram^MEM~3-18^out2~1" instance="memory_slice[7]">
				<attributes />
				<parameters />
				<inputs>
					<port name="addr1">mem_1024x20_dp.addr1[0]-&gt;direct7_7 mem_1024x20_dp.addr1[1]-&gt;direct7_7 mem_1024x20_dp.addr1[2]-&gt;direct7_7 mem_1024x20_dp.addr1[3]-&gt;direct7_7 mem_1024x20_dp.addr1[4]-&gt;direct7_7 mem_1024x20_dp.addr1[5]-&gt;direct7_7 mem_1024x20_dp.addr1[6]-&gt;direct7_7 mem_1024x20_dp.addr1[7]-&gt;direct7_7 mem_1024x20_dp.addr1[8]-&gt;direct7_7 mem_1024x20_dp.addr1[9]-&gt;direct7_7</port>
					<port name="addr2">mem_1024x20_dp.addr2[0]-&gt;direct27_7 mem_1024x20_dp.addr2[1]-&gt;direct27_7 mem_1024x20_dp.addr2[2]-&gt;direct27_7 mem_1024x20_dp.addr2[3]-&gt;direct27_7 mem_1024x20_dp.addr2[4]-&gt;direct27_7 mem_1024x20_dp.addr2[5]-&gt;direct27_7 mem_1024x20_dp.addr2[6]-&gt;direct27_7 mem_1024x20_dp.addr2[7]-&gt;direct27_7 mem_1024x20_dp.addr2[8]-&gt;direct27_7 mem_1024x20_dp.addr2[9]-&gt;direct27_7</port>
					<port name="data1">mem_1024x20_dp.data1[7]-&gt;direct40</port>
					<port name="data2">mem_1024x20_dp.data2[7]-&gt;direct41</port>
					<port name="we1">mem_1024x20_dp.we1[0]-&gt;direct49_7</port>
					<port name="we2">mem_1024x20_dp.we2[0]-&gt;direct69_7</port>
				</inputs>
				<outputs>
					<port name="out1">dual_port_ram^MEM~3-18^out1~0</port>
					<port name="out2">dual_port_ram^MEM~3-18^out2~1</port>
				</outputs>
				<clocks>
					<port name="clk">mem_1024x20_dp.clk[0]-&gt;direct91_7</port>
				</clocks>
			</block>
			<block name="dual_port_ram^MEM~3-19^out2~1" instance="memory_slice[8]">
				<attributes />
				<parameters />
				<inputs>
					<port name="addr1">mem_1024x20_dp.addr1[0]-&gt;direct8_8 mem_1024x20_dp.addr1[1]-&gt;direct8_8 mem_1024x20_dp.addr1[2]-&gt;direct8_8 mem_1024x20_dp.addr1[3]-&gt;direct8_8 mem_1024x20_dp.addr1[4]-&gt;direct8_8 mem_1024x20_dp.addr1[5]-&gt;direct8_8 mem_1024x20_dp.addr1[6]-&gt;direct8_8 mem_1024x20_dp.addr1[7]-&gt;direct8_8 mem_1024x20_dp.addr1[8]-&gt;direct8_8 mem_1024x20_dp.addr1[9]-&gt;direct8_8</port>
					<port name="addr2">mem_1024x20_dp.addr2[0]-&gt;direct28_8 mem_1024x20_dp.addr2[1]-&gt;direct28_8 mem_1024x20_dp.addr2[2]-&gt;direct28_8 mem_1024x20_dp.addr2[3]-&gt;direct28_8 mem_1024x20_dp.addr2[4]-&gt;direct28_8 mem_1024x20_dp.addr2[5]-&gt;direct28_8 mem_1024x20_dp.addr2[6]-&gt;direct28_8 mem_1024x20_dp.addr2[7]-&gt;direct28_8 mem_1024x20_dp.addr2[8]-&gt;direct28_8 mem_1024x20_dp.addr2[9]-&gt;direct28_8</port>
					<port name="data1">mem_1024x20_dp.data1[8]-&gt;direct40</port>
					<port name="data2">mem_1024x20_dp.data2[8]-&gt;direct41</port>
					<port name="we1">mem_1024x20_dp.we1[0]-&gt;direct50_8</port>
					<port name="we2">mem_1024x20_dp.we2[0]-&gt;direct70_8</port>
				</inputs>
				<outputs>
					<port name="out1">dual_port_ram^MEM~3-19^out1~0</port>
					<port name="out2">dual_port_ram^MEM~3-19^out2~1</port>
				</outputs>
				<clocks>
					<port name="clk">mem_1024x20_dp.clk[0]-&gt;direct92_8</port>
				</clocks>
			</block>
			<block name="dual_port_ram^MEM~3-0^out2~1" instance="memory_slice[9]">
				<attributes />
				<parameters />
				<inputs>
					<port name="addr1">mem_1024x20_dp.addr1[0]-&gt;direct9_9 mem_1024x20_dp.addr1[1]-&gt;direct9_9 mem_1024x20_dp.addr1[2]-&gt;direct9_9 mem_1024x20_dp.addr1[3]-&gt;direct9_9 mem_1024x20_dp.addr1[4]-&gt;direct9_9 mem_1024x20_dp.addr1[5]-&gt;direct9_9 mem_1024x20_dp.addr1[6]-&gt;direct9_9 mem_1024x20_dp.addr1[7]-&gt;direct9_9 mem_1024x20_dp.addr1[8]-&gt;direct9_9 mem_1024x20_dp.addr1[9]-&gt;direct9_9</port>
					<port name="addr2">mem_1024x20_dp.addr2[0]-&gt;direct29_9 mem_1024x20_dp.addr2[1]-&gt;direct29_9 mem_1024x20_dp.addr2[2]-&gt;direct29_9 mem_1024x20_dp.addr2[3]-&gt;direct29_9 mem_1024x20_dp.addr2[4]-&gt;direct29_9 mem_1024x20_dp.addr2[5]-&gt;direct29_9 mem_1024x20_dp.addr2[6]-&gt;direct29_9 mem_1024x20_dp.addr2[7]-&gt;direct29_9 mem_1024x20_dp.addr2[8]-&gt;direct29_9 mem_1024x20_dp.addr2[9]-&gt;direct29_9</port>
					<port name="data1">mem_1024x20_dp.data1[9]-&gt;direct40</port>
					<port name="data2">mem_1024x20_dp.data2[9]-&gt;direct41</port>
					<port name="we1">mem_1024x20_dp.we1[0]-&gt;direct51_9</port>
					<port name="we2">mem_1024x20_dp.we2[0]-&gt;direct71_9</port>
				</inputs>
				<outputs>
					<port name="out1">dual_port_ram^MEM~3-0^out1~0</port>
					<port name="out2">dual_port_ram^MEM~3-0^out2~1</port>
				</outputs>
				<clocks>
					<port name="clk">mem_1024x20_dp.clk[0]-&gt;direct93_9</port>
				</clocks>
			</block>
			<block name="dual_port_ram^MEM~3-3^out2~1" instance="memory_slice[10]">
				<attributes />
				<parameters />
				<inputs>
					<port name="addr1">mem_1024x20_dp.addr1[0]-&gt;direct10_10 mem_1024x20_dp.addr1[1]-&gt;direct10_10 mem_1024x20_dp.addr1[2]-&gt;direct10_10 mem_1024x20_dp.addr1[3]-&gt;direct10_10 mem_1024x20_dp.addr1[4]-&gt;direct10_10 mem_1024x20_dp.addr1[5]-&gt;direct10_10 mem_1024x20_dp.addr1[6]-&gt;direct10_10 mem_1024x20_dp.addr1[7]-&gt;direct10_10 mem_1024x20_dp.addr1[8]-&gt;direct10_10 mem_1024x20_dp.addr1[9]-&gt;direct10_10</port>
					<port name="addr2">mem_1024x20_dp.addr2[0]-&gt;direct30_10 mem_1024x20_dp.addr2[1]-&gt;direct30_10 mem_1024x20_dp.addr2[2]-&gt;direct30_10 mem_1024x20_dp.addr2[3]-&gt;direct30_10 mem_1024x20_dp.addr2[4]-&gt;direct30_10 mem_1024x20_dp.addr2[5]-&gt;direct30_10 mem_1024x20_dp.addr2[6]-&gt;direct30_10 mem_1024x20_dp.addr2[7]-&gt;direct30_10 mem_1024x20_dp.addr2[8]-&gt;direct30_10 mem_1024x20_dp.addr2[9]-&gt;direct30_10</port>
					<port name="data1">mem_1024x20_dp.data1[10]-&gt;direct40</port>
					<port name="data2">mem_1024x20_dp.data2[10]-&gt;direct41</port>
					<port name="we1">mem_1024x20_dp.we1[0]-&gt;direct52_10</port>
					<port name="we2">mem_1024x20_dp.we2[0]-&gt;direct72_10</port>
				</inputs>
				<outputs>
					<port name="out1">dual_port_ram^MEM~3-3^out1~0</port>
					<port name="out2">dual_port_ram^MEM~3-3^out2~1</port>
				</outputs>
				<clocks>
					<port name="clk">mem_1024x20_dp.clk[0]-&gt;direct94_10</port>
				</clocks>
			</block>
			<block name="dual_port_ram^MEM~3-2^out2~1" instance="memory_slice[11]">
				<attributes />
				<parameters />
				<inputs>
					<port name="addr1">mem_1024x20_dp.addr1[0]-&gt;direct11_11 mem_1024x20_dp.addr1[1]-&gt;direct11_11 mem_1024x20_dp.addr1[2]-&gt;direct11_11 mem_1024x20_dp.addr1[3]-&gt;direct11_11 mem_1024x20_dp.addr1[4]-&gt;direct11_11 mem_1024x20_dp.addr1[5]-&gt;direct11_11 mem_1024x20_dp.addr1[6]-&gt;direct11_11 mem_1024x20_dp.addr1[7]-&gt;direct11_11 mem_1024x20_dp.addr1[8]-&gt;direct11_11 mem_1024x20_dp.addr1[9]-&gt;direct11_11</port>
					<port name="addr2">mem_1024x20_dp.addr2[0]-&gt;direct31_11 mem_1024x20_dp.addr2[1]-&gt;direct31_11 mem_1024x20_dp.addr2[2]-&gt;direct31_11 mem_1024x20_dp.addr2[3]-&gt;direct31_11 mem_1024x20_dp.addr2[4]-&gt;direct31_11 mem_1024x20_dp.addr2[5]-&gt;direct31_11 mem_1024x20_dp.addr2[6]-&gt;direct31_11 mem_1024x20_dp.addr2[7]-&gt;direct31_11 mem_1024x20_dp.addr2[8]-&gt;direct31_11 mem_1024x20_dp.addr2[9]-&gt;direct31_11</port>
					<port name="data1">mem_1024x20_dp.data1[11]-&gt;direct40</port>
					<port name="data2">mem_1024x20_dp.data2[11]-&gt;direct41</port>
					<port name="we1">mem_1024x20_dp.we1[0]-&gt;direct53_11</port>
					<port name="we2">mem_1024x20_dp.we2[0]-&gt;direct73_11</port>
				</inputs>
				<outputs>
					<port name="out1">dual_port_ram^MEM~3-2^out1~0</port>
					<port name="out2">dual_port_ram^MEM~3-2^out2~1</port>
				</outputs>
				<clocks>
					<port name="clk">mem_1024x20_dp.clk[0]-&gt;direct95_11</port>
				</clocks>
			</block>
			<block name="dual_port_ram^MEM~3-1^out2~1" instance="memory_slice[12]">
				<attributes />
				<parameters />
				<inputs>
					<port name="addr1">mem_1024x20_dp.addr1[0]-&gt;direct12_12 mem_1024x20_dp.addr1[1]-&gt;direct12_12 mem_1024x20_dp.addr1[2]-&gt;direct12_12 mem_1024x20_dp.addr1[3]-&gt;direct12_12 mem_1024x20_dp.addr1[4]-&gt;direct12_12 mem_1024x20_dp.addr1[5]-&gt;direct12_12 mem_1024x20_dp.addr1[6]-&gt;direct12_12 mem_1024x20_dp.addr1[7]-&gt;direct12_12 mem_1024x20_dp.addr1[8]-&gt;direct12_12 mem_1024x20_dp.addr1[9]-&gt;direct12_12</port>
					<port name="addr2">mem_1024x20_dp.addr2[0]-&gt;direct32_12 mem_1024x20_dp.addr2[1]-&gt;direct32_12 mem_1024x20_dp.addr2[2]-&gt;direct32_12 mem_1024x20_dp.addr2[3]-&gt;direct32_12 mem_1024x20_dp.addr2[4]-&gt;direct32_12 mem_1024x20_dp.addr2[5]-&gt;direct32_12 mem_1024x20_dp.addr2[6]-&gt;direct32_12 mem_1024x20_dp.addr2[7]-&gt;direct32_12 mem_1024x20_dp.addr2[8]-&gt;direct32_12 mem_1024x20_dp.addr2[9]-&gt;direct32_12</port>
					<port name="data1">mem_1024x20_dp.data1[12]-&gt;direct40</port>
					<port name="data2">mem_1024x20_dp.data2[12]-&gt;direct41</port>
					<port name="we1">mem_1024x20_dp.we1[0]-&gt;direct54_12</port>
					<port name="we2">mem_1024x20_dp.we2[0]-&gt;direct74_12</port>
				</inputs>
				<outputs>
					<port name="out1">dual_port_ram^MEM~3-1^out1~0</port>
					<port name="out2">dual_port_ram^MEM~3-1^out2~1</port>
				</outputs>
				<clocks>
					<port name="clk">mem_1024x20_dp.clk[0]-&gt;direct96_12</port>
				</clocks>
			</block>
			<block name="dual_port_ram^MEM~3-10^out2~1" instance="memory_slice[13]">
				<attributes />
				<parameters />
				<inputs>
					<port name="addr1">mem_1024x20_dp.addr1[0]-&gt;direct13_13 mem_1024x20_dp.addr1[1]-&gt;direct13_13 mem_1024x20_dp.addr1[2]-&gt;direct13_13 mem_1024x20_dp.addr1[3]-&gt;direct13_13 mem_1024x20_dp.addr1[4]-&gt;direct13_13 mem_1024x20_dp.addr1[5]-&gt;direct13_13 mem_1024x20_dp.addr1[6]-&gt;direct13_13 mem_1024x20_dp.addr1[7]-&gt;direct13_13 mem_1024x20_dp.addr1[8]-&gt;direct13_13 mem_1024x20_dp.addr1[9]-&gt;direct13_13</port>
					<port name="addr2">mem_1024x20_dp.addr2[0]-&gt;direct33_13 mem_1024x20_dp.addr2[1]-&gt;direct33_13 mem_1024x20_dp.addr2[2]-&gt;direct33_13 mem_1024x20_dp.addr2[3]-&gt;direct33_13 mem_1024x20_dp.addr2[4]-&gt;direct33_13 mem_1024x20_dp.addr2[5]-&gt;direct33_13 mem_1024x20_dp.addr2[6]-&gt;direct33_13 mem_1024x20_dp.addr2[7]-&gt;direct33_13 mem_1024x20_dp.addr2[8]-&gt;direct33_13 mem_1024x20_dp.addr2[9]-&gt;direct33_13</port>
					<port name="data1">mem_1024x20_dp.data1[13]-&gt;direct40</port>
					<port name="data2">mem_1024x20_dp.data2[13]-&gt;direct41</port>
					<port name="we1">mem_1024x20_dp.we1[0]-&gt;direct55_13</port>
					<port name="we2">mem_1024x20_dp.we2[0]-&gt;direct75_13</port>
				</inputs>
				<outputs>
					<port name="out1">dual_port_ram^MEM~3-10^out1~0</port>
					<port name="out2">dual_port_ram^MEM~3-10^out2~1</port>
				</outputs>
				<clocks>
					<port name="clk">mem_1024x20_dp.clk[0]-&gt;direct97_13</port>
				</clocks>
			</block>
			<block name="dual_port_ram^MEM~3-9^out2~1" instance="memory_slice[14]">
				<attributes />
				<parameters />
				<inputs>
					<port name="addr1">mem_1024x20_dp.addr1[0]-&gt;direct14_14 mem_1024x20_dp.addr1[1]-&gt;direct14_14 mem_1024x20_dp.addr1[2]-&gt;direct14_14 mem_1024x20_dp.addr1[3]-&gt;direct14_14 mem_1024x20_dp.addr1[4]-&gt;direct14_14 mem_1024x20_dp.addr1[5]-&gt;direct14_14 mem_1024x20_dp.addr1[6]-&gt;direct14_14 mem_1024x20_dp.addr1[7]-&gt;direct14_14 mem_1024x20_dp.addr1[8]-&gt;direct14_14 mem_1024x20_dp.addr1[9]-&gt;direct14_14</port>
					<port name="addr2">mem_1024x20_dp.addr2[0]-&gt;direct34_14 mem_1024x20_dp.addr2[1]-&gt;direct34_14 mem_1024x20_dp.addr2[2]-&gt;direct34_14 mem_1024x20_dp.addr2[3]-&gt;direct34_14 mem_1024x20_dp.addr2[4]-&gt;direct34_14 mem_1024x20_dp.addr2[5]-&gt;direct34_14 mem_1024x20_dp.addr2[6]-&gt;direct34_14 mem_1024x20_dp.addr2[7]-&gt;direct34_14 mem_1024x20_dp.addr2[8]-&gt;direct34_14 mem_1024x20_dp.addr2[9]-&gt;direct34_14</port>
					<port name="data1">mem_1024x20_dp.data1[14]-&gt;direct40</port>
					<port name="data2">mem_1024x20_dp.data2[14]-&gt;direct41</port>
					<port name="we1">mem_1024x20_dp.we1[0]-&gt;direct56_14</port>
					<port name="we2">mem_1024x20_dp.we2[0]-&gt;direct76_14</port>
				</inputs>
				<outputs>
					<port name="out1">dual_port_ram^MEM~3-9^out1~0</port>
					<port name="out2">dual_port_ram^MEM~3-9^out2~1</port>
				</outputs>
				<clocks>
					<port name="clk">mem_1024x20_dp.clk[0]-&gt;direct98_14</port>
				</clocks>
			</block>
			<block name="dual_port_ram^MEM~3-8^out2~1" instance="memory_slice[15]">
				<attributes />
				<parameters />
				<inputs>
					<port name="addr1">mem_1024x20_dp.addr1[0]-&gt;direct15_15 mem_1024x20_dp.addr1[1]-&gt;direct15_15 mem_1024x20_dp.addr1[2]-&gt;direct15_15 mem_1024x20_dp.addr1[3]-&gt;direct15_15 mem_1024x20_dp.addr1[4]-&gt;direct15_15 mem_1024x20_dp.addr1[5]-&gt;direct15_15 mem_1024x20_dp.addr1[6]-&gt;direct15_15 mem_1024x20_dp.addr1[7]-&gt;direct15_15 mem_1024x20_dp.addr1[8]-&gt;direct15_15 mem_1024x20_dp.addr1[9]-&gt;direct15_15</port>
					<port name="addr2">mem_1024x20_dp.addr2[0]-&gt;direct35_15 mem_1024x20_dp.addr2[1]-&gt;direct35_15 mem_1024x20_dp.addr2[2]-&gt;direct35_15 mem_1024x20_dp.addr2[3]-&gt;direct35_15 mem_1024x20_dp.addr2[4]-&gt;direct35_15 mem_1024x20_dp.addr2[5]-&gt;direct35_15 mem_1024x20_dp.addr2[6]-&gt;direct35_15 mem_1024x20_dp.addr2[7]-&gt;direct35_15 mem_1024x20_dp.addr2[8]-&gt;direct35_15 mem_1024x20_dp.addr2[9]-&gt;direct35_15</port>
					<port name="data1">mem_1024x20_dp.data1[15]-&gt;direct40</port>
					<port name="data2">mem_1024x20_dp.data2[15]-&gt;direct41</port>
					<port name="we1">mem_1024x20_dp.we1[0]-&gt;direct57_15</port>
					<port name="we2">mem_1024x20_dp.we2[0]-&gt;direct77_15</port>
				</inputs>
				<outputs>
					<port name="out1">dual_port_ram^MEM~3-8^out1~0</port>
					<port name="out2">dual_port_ram^MEM~3-8^out2~1</port>
				</outputs>
				<clocks>
					<port name="clk">mem_1024x20_dp.clk[0]-&gt;direct99_15</port>
				</clocks>
			</block>
			<block name="dual_port_ram^MEM~3-7^out2~1" instance="memory_slice[16]">
				<attributes />
				<parameters />
				<inputs>
					<port name="addr1">mem_1024x20_dp.addr1[0]-&gt;direct16_16 mem_1024x20_dp.addr1[1]-&gt;direct16_16 mem_1024x20_dp.addr1[2]-&gt;direct16_16 mem_1024x20_dp.addr1[3]-&gt;direct16_16 mem_1024x20_dp.addr1[4]-&gt;direct16_16 mem_1024x20_dp.addr1[5]-&gt;direct16_16 mem_1024x20_dp.addr1[6]-&gt;direct16_16 mem_1024x20_dp.addr1[7]-&gt;direct16_16 mem_1024x20_dp.addr1[8]-&gt;direct16_16 mem_1024x20_dp.addr1[9]-&gt;direct16_16</port>
					<port name="addr2">mem_1024x20_dp.addr2[0]-&gt;direct36_16 mem_1024x20_dp.addr2[1]-&gt;direct36_16 mem_1024x20_dp.addr2[2]-&gt;direct36_16 mem_1024x20_dp.addr2[3]-&gt;direct36_16 mem_1024x20_dp.addr2[4]-&gt;direct36_16 mem_1024x20_dp.addr2[5]-&gt;direct36_16 mem_1024x20_dp.addr2[6]-&gt;direct36_16 mem_1024x20_dp.addr2[7]-&gt;direct36_16 mem_1024x20_dp.addr2[8]-&gt;direct36_16 mem_1024x20_dp.addr2[9]-&gt;direct36_16</port>
					<port name="data1">mem_1024x20_dp.data1[16]-&gt;direct40</port>
					<port name="data2">mem_1024x20_dp.data2[16]-&gt;direct41</port>
					<port name="we1">mem_1024x20_dp.we1[0]-&gt;direct58_16</port>
					<port name="we2">mem_1024x20_dp.we2[0]-&gt;direct78_16</port>
				</inputs>
				<outputs>
					<port name="out1">dual_port_ram^MEM~3-7^out1~0</port>
					<port name="out2">dual_port_ram^MEM~3-7^out2~1</port>
				</outputs>
				<clocks>
					<port name="clk">mem_1024x20_dp.clk[0]-&gt;direct100_16</port>
				</clocks>
			</block>
			<block name="dual_port_ram^MEM~3-6^out2~1" instance="memory_slice[17]">
				<attributes />
				<parameters />
				<inputs>
					<port name="addr1">mem_1024x20_dp.addr1[0]-&gt;direct17_17 mem_1024x20_dp.addr1[1]-&gt;direct17_17 mem_1024x20_dp.addr1[2]-&gt;direct17_17 mem_1024x20_dp.addr1[3]-&gt;direct17_17 mem_1024x20_dp.addr1[4]-&gt;direct17_17 mem_1024x20_dp.addr1[5]-&gt;direct17_17 mem_1024x20_dp.addr1[6]-&gt;direct17_17 mem_1024x20_dp.addr1[7]-&gt;direct17_17 mem_1024x20_dp.addr1[8]-&gt;direct17_17 mem_1024x20_dp.addr1[9]-&gt;direct17_17</port>
					<port name="addr2">mem_1024x20_dp.addr2[0]-&gt;direct37_17 mem_1024x20_dp.addr2[1]-&gt;direct37_17 mem_1024x20_dp.addr2[2]-&gt;direct37_17 mem_1024x20_dp.addr2[3]-&gt;direct37_17 mem_1024x20_dp.addr2[4]-&gt;direct37_17 mem_1024x20_dp.addr2[5]-&gt;direct37_17 mem_1024x20_dp.addr2[6]-&gt;direct37_17 mem_1024x20_dp.addr2[7]-&gt;direct37_17 mem_1024x20_dp.addr2[8]-&gt;direct37_17 mem_1024x20_dp.addr2[9]-&gt;direct37_17</port>
					<port name="data1">mem_1024x20_dp.data1[17]-&gt;direct40</port>
					<port name="data2">mem_1024x20_dp.data2[17]-&gt;direct41</port>
					<port name="we1">mem_1024x20_dp.we1[0]-&gt;direct59_17</port>
					<port name="we2">mem_1024x20_dp.we2[0]-&gt;direct79_17</port>
				</inputs>
				<outputs>
					<port name="out1">dual_port_ram^MEM~3-6^out1~0</port>
					<port name="out2">dual_port_ram^MEM~3-6^out2~1</port>
				</outputs>
				<clocks>
					<port name="clk">mem_1024x20_dp.clk[0]-&gt;direct101_17</port>
				</clocks>
			</block>
			<block name="dual_port_ram^MEM~3-5^out2~1" instance="memory_slice[18]">
				<attributes />
				<parameters />
				<inputs>
					<port name="addr1">mem_1024x20_dp.addr1[0]-&gt;direct18_18 mem_1024x20_dp.addr1[1]-&gt;direct18_18 mem_1024x20_dp.addr1[2]-&gt;direct18_18 mem_1024x20_dp.addr1[3]-&gt;direct18_18 mem_1024x20_dp.addr1[4]-&gt;direct18_18 mem_1024x20_dp.addr1[5]-&gt;direct18_18 mem_1024x20_dp.addr1[6]-&gt;direct18_18 mem_1024x20_dp.addr1[7]-&gt;direct18_18 mem_1024x20_dp.addr1[8]-&gt;direct18_18 mem_1024x20_dp.addr1[9]-&gt;direct18_18</port>
					<port name="addr2">mem_1024x20_dp.addr2[0]-&gt;direct38_18 mem_1024x20_dp.addr2[1]-&gt;direct38_18 mem_1024x20_dp.addr2[2]-&gt;direct38_18 mem_1024x20_dp.addr2[3]-&gt;direct38_18 mem_1024x20_dp.addr2[4]-&gt;direct38_18 mem_1024x20_dp.addr2[5]-&gt;direct38_18 mem_1024x20_dp.addr2[6]-&gt;direct38_18 mem_1024x20_dp.addr2[7]-&gt;direct38_18 mem_1024x20_dp.addr2[8]-&gt;direct38_18 mem_1024x20_dp.addr2[9]-&gt;direct38_18</port>
					<port name="data1">mem_1024x20_dp.data1[18]-&gt;direct40</port>
					<port name="data2">mem_1024x20_dp.data2[18]-&gt;direct41</port>
					<port name="we1">mem_1024x20_dp.we1[0]-&gt;direct60_18</port>
					<port name="we2">mem_1024x20_dp.we2[0]-&gt;direct80_18</port>
				</inputs>
				<outputs>
					<port name="out1">dual_port_ram^MEM~3-5^out1~0</port>
					<port name="out2">dual_port_ram^MEM~3-5^out2~1</port>
				</outputs>
				<clocks>
					<port name="clk">mem_1024x20_dp.clk[0]-&gt;direct102_18</port>
				</clocks>
			</block>
			<block name="dual_port_ram^MEM~3-4^out2~1" instance="memory_slice[19]">
				<attributes />
				<parameters />
				<inputs>
					<port name="addr1">mem_1024x20_dp.addr1[0]-&gt;direct19_19 mem_1024x20_dp.addr1[1]-&gt;direct19_19 mem_1024x20_dp.addr1[2]-&gt;direct19_19 mem_1024x20_dp.addr1[3]-&gt;direct19_19 mem_1024x20_dp.addr1[4]-&gt;direct19_19 mem_1024x20_dp.addr1[5]-&gt;direct19_19 mem_1024x20_dp.addr1[6]-&gt;direct19_19 mem_1024x20_dp.addr1[7]-&gt;direct19_19 mem_1024x20_dp.addr1[8]-&gt;direct19_19 mem_1024x20_dp.addr1[9]-&gt;direct19_19</port>
					<port name="addr2">mem_1024x20_dp.addr2[0]-&gt;direct39_19 mem_1024x20_dp.addr2[1]-&gt;direct39_19 mem_1024x20_dp.addr2[2]-&gt;direct39_19 mem_1024x20_dp.addr2[3]-&gt;direct39_19 mem_1024x20_dp.addr2[4]-&gt;direct39_19 mem_1024x20_dp.addr2[5]-&gt;direct39_19 mem_1024x20_dp.addr2[6]-&gt;direct39_19 mem_1024x20_dp.addr2[7]-&gt;direct39_19 mem_1024x20_dp.addr2[8]-&gt;direct39_19 mem_1024x20_dp.addr2[9]-&gt;direct39_19</port>
					<port name="data1">mem_1024x20_dp.data1[19]-&gt;direct40</port>
					<port name="data2">mem_1024x20_dp.data2[19]-&gt;direct41</port>
					<port name="we1">mem_1024x20_dp.we1[0]-&gt;direct61_19</port>
					<port name="we2">mem_1024x20_dp.we2[0]-&gt;direct81_19</port>
				</inputs>
				<outputs>
					<port name="out1">dual_port_ram^MEM~3-4^out1~0</port>
					<port name="out2">dual_port_ram^MEM~3-4^out2~1</port>
				</outputs>
				<clocks>
					<port name="clk">mem_1024x20_dp.clk[0]-&gt;direct103_19</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="$add~8^ADD~1-20[1]" instance="clb[39]" mode="default">
		<inputs>
			<port name="I1">a~14 a~15 open open a~4 a~17 open open $add~7^ADD~2-20[1] open open a~10 open open open</port>
			<port name="I2">open open open open open open a~12 open a~18 open a~5 open open open reset</port>
			<port name="I3">a~16 open open a~7 open open open open open a~8 open open open a~9 open</port>
			<port name="I4">a~19 $sdff~14^Q~2 $sdff~14^Q~1 open open a~13 a~11 open a~6 open open $sdff~14^Q~0 open open open</port>
			<port name="cin">$add~8^ADD~1-19[0]</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open open lab[0].O[10]-&gt;output lab[0].O[11]-&gt;output lab[0].O[12]-&gt;output lab[0].O[13]-&gt;output lab[0].O[14]-&gt;output lab[0].O[15]-&gt;output lab[0].O[16]-&gt;output lab[0].O[17]-&gt;output lab[0].O[18]-&gt;output lab[0].O[19]-&gt;output open open open open open open open open open open lab[0].O[30]-&gt;output lab[0].O[31]-&gt;output lab[0].O[32]-&gt;output lab[0].O[33]-&gt;output lab[0].O[34]-&gt;output lab[0].O[35]-&gt;output lab[0].O[36]-&gt;output lab[0].O[37]-&gt;output lab[0].O[38]-&gt;output lab[0].O[39]-&gt;output</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="$add~8^ADD~1-20[1]" instance="lab[0]" mode="default">
			<inputs>
				<port name="I1">clb.I1[0]-&gt;Input_feedback_I1 clb.I1[5]-&gt;Input_feedback_I1 open open open open open open open open clb.I1[4]-&gt;Input_feedback_I1 clb.I1[8]-&gt;Input_feedback_I1 open clb.I1[1]-&gt;Input_feedback_I1 clb.I1[11]-&gt;Input_feedback_I1</port>
				<port name="I2">open open open open open open open open clb.I2[14]-&gt;Input_feedback_I2 open clb.I2[6]-&gt;Input_feedback_I2 clb.I2[8]-&gt;Input_feedback_I2 open open clb.I2[10]-&gt;Input_feedback_I2</port>
				<port name="I3">clb.I3[9]-&gt;Input_feedback_I3 open open open open open open open clb.I3[3]-&gt;Input_feedback_I3 open open open clb.I3[13]-&gt;Input_feedback_I3 open clb.I3[0]-&gt;Input_feedback_I3</port>
				<port name="I4">open clb.I4[0]-&gt;Input_feedback_I4 clb.I4[2]-&gt;Input_feedback_I4 open open open clb.I4[11]-&gt;Input_feedback_I4 clb.I4[5]-&gt;Input_feedback_I4 open clb.I4[1]-&gt;Input_feedback_I4 open open open clb.I4[6]-&gt;Input_feedback_I4 clb.I4[8]-&gt;Input_feedback_I4</port>
				<port name="cin">clb.cin[0]-&gt;carry_in</port>
			</inputs>
			<outputs>
				<port name="O">open open open open open open open open open open fle[0].out[1]-&gt;labouts2 fle[1].out[1]-&gt;labouts2 fle[2].out[1]-&gt;labouts2 fle[3].out[1]-&gt;labouts2 fle[4].out[1]-&gt;labouts2 fle[5].out[1]-&gt;labouts2 fle[6].out[1]-&gt;labouts2 fle[7].out[1]-&gt;labouts2 fle[8].out[1]-&gt;labouts2 fle[9].out[1]-&gt;labouts2 open open open open open open open open open open fle[0].out[3]-&gt;labouts4 fle[1].out[3]-&gt;labouts4 fle[2].out[3]-&gt;labouts4 fle[3].out[3]-&gt;labouts4 fle[4].out[3]-&gt;labouts4 fle[5].out[3]-&gt;labouts4 fle[6].out[3]-&gt;labouts4 fle[7].out[3]-&gt;labouts4 fle[8].out[3]-&gt;labouts4 fle[9].out[3]-&gt;labouts4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clock</port>
			</clocks>
			<block name="$add~8^ADD~1-20[1]" instance="fle[0]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I4[1]-&gt;lutA lab.I2[8]-&gt;lutB lab.I1[11]-&gt;lutC open open open open open</port>
					<port name="cin">lab.cin[0]-&gt;carry_in</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="$add~8^ADD~1-20[1]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">fle.in[0]-&gt;lut5_reg1 open fle.in[2]-&gt;lut5_inputs_1 open open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~8^ADD~1-20[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">open</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut4_in2 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[0]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~8^ADD~1-20[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">open</port>
								<port name="sumout">$add~8^ADD~1-20[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="n5017" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">fle.in[1]-&gt;lut5_reg2 fle.in[0]-&gt;lut5_reg1 open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n5017" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n5017" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in flut5.in[1]-&gt;lut5_in open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n5017" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open open</port>
									<port_rotation_map name="in">0 1 open open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n5017</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~9^Q~19" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~9^Q~19</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="n4242" instance="fle[1]" mode="n2_lut5">
				<inputs>
					<port name="in">open lab.I2[8]-&gt;lutB open lab.I4[9]-&gt;lutD open open lab.I4[2]-&gt;lutG open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n4242" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[1]-&gt;lut5_reg2 open fle.in[3]-&gt;lut5_inputs_1 open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4242" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4242" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in open flut5.in[3]-&gt;lut5_in open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4242" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">open 0 open 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4242</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~15^Q~2" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~15^Q~2</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="n4237" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">fle.in[1]-&gt;lut5_reg2 open open fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4237" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4237" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open open flut5.in[3]-&gt;lut5_in open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4237" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">0 open open 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4237</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~15^Q~1" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~15^Q~1</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="n4232" instance="fle[2]" mode="n2_lut5">
				<inputs>
					<port name="in">open lab.I2[8]-&gt;lutB open lab.I4[6]-&gt;lutD open open open lab.I2[11]-&gt;lutH</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n4232" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[1]-&gt;lut5_reg2 open fle.in[3]-&gt;lut5_inputs_1 open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4232" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4232" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in open flut5.in[3]-&gt;lut5_in open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4232" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">open 0 open 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4232</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~15^Q~0" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~15^Q~0</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="n5012" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">fle.in[1]-&gt;lut5_reg2 open open open fle.in[7]-&gt;lut5_inputs_22</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n5012" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n5012" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open open open flut5.in[4]-&gt;lut5_in</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n5012" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 open open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n5012</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~9^Q~18" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~9^Q~18</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="n5007" instance="fle[3]" mode="n2_lut5">
				<inputs>
					<port name="in">open lab.I2[8]-&gt;lutB open open lab.I1[1]-&gt;lutE open open lab.I3[14]-&gt;lutH</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n5007" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[1]-&gt;lut5_reg2 open open fle.in[4]-&gt;lut5_inputs_1</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n5007" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n5007" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in open open flut5.in[4]-&gt;lut5_in</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n5007" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 0 open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n5007</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~9^Q~17" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~9^Q~17</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="n5002" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">fle.in[1]-&gt;lut5_reg2 open open open fle.in[7]-&gt;lut5_inputs_22</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n5002" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n5002" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open open open flut5.in[4]-&gt;lut5_in</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n5002" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 open open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n5002</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~9^Q~16" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~9^Q~16</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="n4997" instance="fle[4]" mode="n2_lut5">
				<inputs>
					<port name="in">open lab.I2[8]-&gt;lutB lab.I1[0]-&gt;lutC open open lab.I1[13]-&gt;lutF open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n4992" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[1]-&gt;lut5_reg2 fle.in[2]-&gt;lut5_inputs_1 open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4992" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4992" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in flut5.in[2]-&gt;lut5_in open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4992" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">open 0 1 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4992</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~9^Q~14" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~9^Q~14</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="n4997" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">fle.in[1]-&gt;lut5_reg2 open fle.in[5]-&gt;lut5_inputs_22 open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4997" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4997" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open flut5.in[2]-&gt;lut5_in open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4997" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">0 open 1 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4997</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~9^Q~15" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~9^Q~15</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="n4987" instance="fle[5]" mode="n2_lut5">
				<inputs>
					<port name="in">open lab.I2[8]-&gt;lutB open lab.I4[7]-&gt;lutD open open open lab.I2[10]-&gt;lutH</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n4987" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[1]-&gt;lut5_reg2 open fle.in[3]-&gt;lut5_inputs_1 open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4987" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4987" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in open flut5.in[3]-&gt;lut5_in open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4987" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">open 0 open 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4987</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~9^Q~13" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~9^Q~13</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="n4982" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">fle.in[1]-&gt;lut5_reg2 open open open fle.in[7]-&gt;lut5_inputs_22</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4982" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4982" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open open open flut5.in[4]-&gt;lut5_in</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4982" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 open open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4982</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~9^Q~12" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~9^Q~12</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="n4977" instance="fle[6]" mode="n2_lut5">
				<inputs>
					<port name="in">open lab.I2[8]-&gt;lutB open open lab.I1[14]-&gt;lutE open lab.I4[13]-&gt;lutG open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n4972" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[1]-&gt;lut5_reg2 open open fle.in[4]-&gt;lut5_inputs_1</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4972" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4972" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in open open flut5.in[4]-&gt;lut5_in</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4972" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 0 open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4972</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~9^Q~10" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~9^Q~10</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="n4977" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">fle.in[1]-&gt;lut5_reg2 open open fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4977" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4977" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open open flut5.in[3]-&gt;lut5_in open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4977" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">0 open open 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4977</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~9^Q~11" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~9^Q~11</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="n4967" instance="fle[7]" mode="n2_lut5">
				<inputs>
					<port name="in">open lab.I2[8]-&gt;lutB open open lab.I3[0]-&gt;lutE open lab.I3[12]-&gt;lutG open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n4962" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[1]-&gt;lut5_reg2 open open fle.in[4]-&gt;lut5_inputs_1</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4962" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4962" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in open open flut5.in[4]-&gt;lut5_in</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4962" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 0 open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4962</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~9^Q~8" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~9^Q~8</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="n4967" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">fle.in[1]-&gt;lut5_reg2 open open fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4967" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4967" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open open flut5.in[3]-&gt;lut5_in open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4967" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">0 open open 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4967</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~9^Q~9" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~9^Q~9</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="n4947" instance="fle[8]" mode="n2_lut5">
				<inputs>
					<port name="in">open lab.I2[8]-&gt;lutB open open lab.I1[10]-&gt;lutE open open lab.I2[14]-&gt;lutH</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n4942" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[1]-&gt;lut5_reg2 open open fle.in[4]-&gt;lut5_inputs_1</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4942" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4942" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in open open flut5.in[4]-&gt;lut5_in</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4942" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 0 open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4942</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~9^Q~4" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~9^Q~4</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="n4947" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">fle.in[1]-&gt;lut5_reg2 open open open fle.in[7]-&gt;lut5_inputs_22</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4947" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4947" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open open open flut5.in[4]-&gt;lut5_in</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4947" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 open open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4947</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~9^Q~5" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~9^Q~5</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="n4957" instance="fle[9]" mode="n2_lut5">
				<inputs>
					<port name="in">open lab.I2[8]-&gt;lutB open open lab.I3[8]-&gt;lutE lab.I4[14]-&gt;lutF open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n4957" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[1]-&gt;lut5_reg2 open open fle.in[4]-&gt;lut5_inputs_1</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4957" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4957" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in open open flut5.in[4]-&gt;lut5_in</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4957" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 0 open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4957</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~9^Q~7" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~9^Q~7</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="n4952" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">fle.in[1]-&gt;lut5_reg2 open fle.in[5]-&gt;lut5_inputs_22 open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4952" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4952" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open flut5.in[2]-&gt;lut5_in open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4952" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">0 open 1 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4952</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~9^Q~6" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~9^Q~6</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="$add~7^ADD~2-20[1]" instance="clb[40]" mode="default">
		<inputs>
			<port name="I1">open open open open open open open open open open open $sdff~12^Q~19 open open open</port>
			<port name="I2">open open open open open open open open open open open $sdff~10^Q~19 open open open</port>
			<port name="I3">open open open open open open open open open open open open open open open</port>
			<port name="I4">open open open open open open open open open open open open open open open</port>
			<port name="cin">$add~7^ADD~2-19[0]</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open open lab[0].O[10]-&gt;output open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="$add~7^ADD~2-20[1]" instance="lab[0]" mode="default">
			<inputs>
				<port name="I1">open clb.I1[11]-&gt;Input_feedback_I1 open open open open open open open open open open open open open</port>
				<port name="I2">open open open open open open open open clb.I2[11]-&gt;Input_feedback_I2 open open open open open open</port>
				<port name="I3">open open open open open open open open open open open open open open open</port>
				<port name="I4">open open open open open open open open open open open open open open open</port>
				<port name="cin">clb.cin[0]-&gt;carry_in</port>
			</inputs>
			<outputs>
				<port name="O">open open open open open open open open open open fle[0].out[1]-&gt;labouts2 open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$add~7^ADD~2-20[1]" instance="fle[0]" mode="n2_lut5">
				<inputs>
					<port name="in">open open lab.I1[1]-&gt;lutC lab.I2[8]-&gt;lutD open open open open</port>
					<port name="cin">lab.cin[0]-&gt;carry_in</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open open</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~7^ADD~2-20[1]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;lut5_inputs_1 fle.in[3]-&gt;lut5_inputs_1 open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~7^ADD~2-20[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">open</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~7^ADD~2-20[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">open</port>
								<port name="sumout">$add~7^ADD~2-20[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
			<block name="open" instance="fle[1]" />
			<block name="open" instance="fle[2]" />
			<block name="open" instance="fle[3]" />
			<block name="open" instance="fle[4]" />
			<block name="open" instance="fle[5]" />
			<block name="open" instance="fle[6]" />
			<block name="open" instance="fle[7]" />
			<block name="open" instance="fle[8]" />
			<block name="open" instance="fle[9]" />
		</block>
	</block>
	<block name="$add~5^ADD~4-20[1]" instance="clb[41]" mode="default">
		<inputs>
			<port name="I1">open open open open open open open $sdff~12^Q~19 open open open open open open open</port>
			<port name="I2">open open open a~19 open open open open open open open open open open open</port>
			<port name="I3">open open open open open open open open open open open open open open open</port>
			<port name="I4">open open open open open open open open open open open open open open open</port>
			<port name="cin">$add~5^ADD~4-19[0]</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open open lab[0].O[10]-&gt;output open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="$add~5^ADD~4-20[1]" instance="lab[0]" mode="default">
			<inputs>
				<port name="I1">open clb.I1[7]-&gt;Input_feedback_I1 open open open open open open open open open open open open open</port>
				<port name="I2">open open open open open open open open clb.I2[3]-&gt;Input_feedback_I2 open open open open open open</port>
				<port name="I3">open open open open open open open open open open open open open open open</port>
				<port name="I4">open open open open open open open open open open open open open open open</port>
				<port name="cin">clb.cin[0]-&gt;carry_in</port>
			</inputs>
			<outputs>
				<port name="O">open open open open open open open open open open fle[0].out[1]-&gt;labouts2 open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$add~5^ADD~4-20[1]" instance="fle[0]" mode="n2_lut5">
				<inputs>
					<port name="in">open open lab.I1[1]-&gt;lutC lab.I2[8]-&gt;lutD open open open open</port>
					<port name="cin">lab.cin[0]-&gt;carry_in</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open open</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~5^ADD~4-20[1]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;lut5_inputs_1 fle.in[3]-&gt;lut5_inputs_1 open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~5^ADD~4-20[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">open</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~5^ADD~4-20[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">open</port>
								<port name="sumout">$add~5^ADD~4-20[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
			<block name="open" instance="fle[1]" />
			<block name="open" instance="fle[2]" />
			<block name="open" instance="fle[3]" />
			<block name="open" instance="fle[4]" />
			<block name="open" instance="fle[5]" />
			<block name="open" instance="fle[6]" />
			<block name="open" instance="fle[7]" />
			<block name="open" instance="fle[8]" />
			<block name="open" instance="fle[9]" />
		</block>
	</block>
	<block name="$add~6^ADD~5-20[1]" instance="clb[42]" mode="default">
		<inputs>
			<port name="I1">open open a~19 open open open open open open open open open $add~1^ADD~11-2[1] open open</port>
			<port name="I2">$sdff~11^Q~19 $add~1^ADD~11-3[1] open $add~4^ADD~7-1[1] open open open open open open open reset open open open</port>
			<port name="I3">open open open open open open open open open open open open open open open</port>
			<port name="I4">$add~1^ADD~11-1[1] open open open open open open open open open open open open open open</port>
			<port name="cin">$add~6^ADD~5-19[0]</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open open lab[0].O[10]-&gt;output lab[0].O[11]-&gt;output lab[0].O[12]-&gt;output open open open open open open open open open open open open open open open open open lab[0].O[30]-&gt;output lab[0].O[31]-&gt;output open open open open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="$add~6^ADD~5-20[1]" instance="lab[0]" mode="default">
			<inputs>
				<port name="I1">clb.I1[2]-&gt;Input_feedback_I1 clb.I1[12]-&gt;Input_feedback_I1 open open open open open open open open open open open open open</port>
				<port name="I2">open open open open open open clb.I2[3]-&gt;Input_feedback_I2 open clb.I2[0]-&gt;Input_feedback_I2 open open open clb.I2[1]-&gt;Input_feedback_I2 open clb.I2[11]-&gt;Input_feedback_I2</port>
				<port name="I3">open open open open open open open open open open open open open open open</port>
				<port name="I4">open open open open open open open open open open open clb.I4[0]-&gt;Input_feedback_I4 open open open</port>
				<port name="cin">clb.cin[0]-&gt;carry_in</port>
			</inputs>
			<outputs>
				<port name="O">open open open open open open open open open open fle[0].out[1]-&gt;labouts2 fle[1].out[1]-&gt;labouts2 fle[2].out[1]-&gt;labouts2 open open open open open open open open open open open open open open open open open fle[0].out[3]-&gt;labouts4 fle[1].out[3]-&gt;labouts4 open open open open open open open open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clock</port>
			</clocks>
			<block name="$add~6^ADD~5-20[1]" instance="fle[0]" mode="n2_lut5">
				<inputs>
					<port name="in">open lab.I2[14]-&gt;lutB lab.I1[0]-&gt;lutC lab.I2[8]-&gt;lutD open open open lab.I2[12]-&gt;lutH</port>
					<port name="cin">lab.cin[0]-&gt;carry_in</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="$add~6^ADD~5-20[1]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;lut5_inputs_1 fle.in[3]-&gt;lut5_inputs_1 open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~6^ADD~5-20[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">open</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~6^ADD~5-20[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">open</port>
								<port name="sumout">$add~6^ADD~5-20[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="n4882" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">fle.in[1]-&gt;lut5_reg2 open open open fle.in[7]-&gt;lut5_inputs_22</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4882" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4882" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open open open flut5.in[4]-&gt;lut5_in</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4882" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 open open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4882</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~16^Q~2" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~16^Q~2</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="n4877" instance="fle[1]" mode="n2_lut5">
				<inputs>
					<port name="in">open lab.I2[14]-&gt;lutB open open lab.I1[1]-&gt;lutE open lab.I4[11]-&gt;lutG open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n4877" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[1]-&gt;lut5_reg2 open open fle.in[4]-&gt;lut5_inputs_1</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4877" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4877" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in open open flut5.in[4]-&gt;lut5_in</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4877" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 0 open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4877</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~16^Q~1" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~16^Q~1</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="n4872" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">fle.in[1]-&gt;lut5_reg2 open open fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4872" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4872" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open open flut5.in[3]-&gt;lut5_in open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4872" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">0 open open 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4872</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~16^Q~0" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~16^Q~0</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="n4817" instance="fle[2]" mode="n2_lut5">
				<inputs>
					<port name="in">open lab.I2[14]-&gt;lutB open lab.I2[6]-&gt;lutD open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open open</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n4817" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[1]-&gt;lut5_reg2 open fle.in[3]-&gt;lut5_inputs_1 open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4817" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4817" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in open flut5.in[3]-&gt;lut5_in open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4817" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">open 0 open 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4817</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~13^Q~0" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~13^Q~0</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
			<block name="open" instance="fle[3]" />
			<block name="open" instance="fle[4]" />
			<block name="open" instance="fle[5]" />
			<block name="open" instance="fle[6]" />
			<block name="open" instance="fle[7]" />
			<block name="open" instance="fle[8]" />
			<block name="open" instance="fle[9]" />
		</block>
	</block>
	<block name="$add~4^ADD~7-0~dummy_output~0~1" instance="clb[43]" mode="default">
		<inputs>
			<port name="I1">open open open open open open open open open open open open open open open</port>
			<port name="I2">open open open open open open open open open open open open open open open</port>
			<port name="I3">open open open open open open open open open open open open open open open</port>
			<port name="I4">vcc open open open open open open open open open open open open $sdff~13^Q~0 open</port>
			<port name="cin">gnd</port>
		</inputs>
		<outputs>
			<port name="O">open lab[0].O[1]-&gt;output open open open open open open open open open open open open open open open open open open open open open open open open open open open open lab[0].O[30]-&gt;output open open open open open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="$add~4^ADD~7-0~dummy_output~0~1" instance="lab[0]" mode="default">
			<inputs>
				<port name="I1">open open lab[0].O[1]-&gt;Input_feedback_I1 open open open open open open open open open open open open</port>
				<port name="I2">open open open open open open open open open open open open open open open</port>
				<port name="I3">open open open open open open open open open open open open open open open</port>
				<port name="I4">open open open open open open open open open open clb.I4[13]-&gt;Input_feedback_I4 open open clb.I4[0]-&gt;Input_feedback_I4 open</port>
				<port name="cin">clb.cin[0]-&gt;carry_in</port>
			</inputs>
			<outputs>
				<port name="O">open fle[1].out[0]-&gt;labouts1 open open open open open open open open open open open open open open open open open open open open open open open open open open open open fle[0].out[3]-&gt;labouts4 open open open open open open open open open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$add~4^ADD~7-0~dummy_output~0~1" instance="fle[0]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I4[13]-&gt;lutA open lab.I1[2]-&gt;lutC open open open lab.I4[10]-&gt;lutG open</port>
					<port name="cin">lab.cin[0]-&gt;carry_in</port>
				</inputs>
				<outputs>
					<port name="out">open open open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~4^ADD~7-0~dummy_output~0~1" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">fle.in[0]-&gt;lut5_reg1 open fle.in[2]-&gt;lut5_inputs_1 open open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">open open</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~4^ADD~7-0~dummy_output~0~1" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open open</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut4_in1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[0]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~4^ADD~7-0~dummy_output~0~1" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~4^ADD~7-0[0]</port>
								<port name="sumout">open</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~4^ADD~7-1[1]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 open fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~4^ADD~7-1[1]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">open</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut4_in2 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~4^ADD~7-1[1]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">open</port>
								<port name="sumout">$add~4^ADD~7-1[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
			<block name="gnd" instance="fle[1]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;lut5_outputs_1 open open open</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="gnd" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3 open</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="gnd" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;out_mux open</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="gnd" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="gnd" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">gnd</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
			<block name="open" instance="fle[2]" />
			<block name="open" instance="fle[3]" />
			<block name="open" instance="fle[4]" />
			<block name="open" instance="fle[5]" />
			<block name="open" instance="fle[6]" />
			<block name="open" instance="fle[7]" />
			<block name="open" instance="fle[8]" />
			<block name="open" instance="fle[9]" />
		</block>
	</block>
	<block name="n4632" instance="clb[44]" mode="default">
		<inputs>
			<port name="I1">open open open $add~19^ADD~6-1[1] $add~19^ADD~6-35[1] $add~19^ADD~6-11[1] open $add~19^ADD~6-9[1] open $add~19^ADD~6-12[1] open $add~19^ADD~6-16[1] open $add~19^ADD~6-18[1] open</port>
			<port name="I2">$add~19^ADD~6-19[1] open $add~19^ADD~6-15[1] open $add~19^ADD~6-6[1] open open open open open $add~19^ADD~6-7[1] open open open $add~19^ADD~6-3[1]</port>
			<port name="I3">reset $add~19^ADD~6-10[1] open $add~19^ADD~6-4[1] open open open open open $add~19^ADD~6-17[1] open $add~19^ADD~6-5[1] open $add~19^ADD~6-14[1] open</port>
			<port name="I4">$add~19^ADD~6-13[1] open open open open open $add~19^ADD~6-2[1] open open open $add~19^ADD~6-8[1] open open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open open lab[0].O[10]-&gt;output lab[0].O[11]-&gt;output lab[0].O[12]-&gt;output lab[0].O[13]-&gt;output lab[0].O[14]-&gt;output lab[0].O[15]-&gt;output lab[0].O[16]-&gt;output lab[0].O[17]-&gt;output lab[0].O[18]-&gt;output lab[0].O[19]-&gt;output open open open open open open open open open open lab[0].O[30]-&gt;output lab[0].O[31]-&gt;output lab[0].O[32]-&gt;output lab[0].O[33]-&gt;output lab[0].O[34]-&gt;output lab[0].O[35]-&gt;output lab[0].O[36]-&gt;output lab[0].O[37]-&gt;output lab[0].O[38]-&gt;output lab[0].O[39]-&gt;output</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="n4632" instance="lab[0]" mode="default">
			<inputs>
				<port name="I1">clb.I1[9]-&gt;Input_feedback_I1 clb.I1[11]-&gt;Input_feedback_I1 open open open open open open open open clb.I1[4]-&gt;Input_feedback_I1 clb.I1[3]-&gt;Input_feedback_I1 clb.I1[13]-&gt;Input_feedback_I1 clb.I1[5]-&gt;Input_feedback_I1 clb.I1[7]-&gt;Input_feedback_I1</port>
				<port name="I2">clb.I2[14]-&gt;Input_feedback_I2 open open open open clb.I2[10]-&gt;Input_feedback_I2 clb.I2[4]-&gt;Input_feedback_I2 open clb.I2[0]-&gt;Input_feedback_I2 open open open clb.I2[2]-&gt;Input_feedback_I2 open open</port>
				<port name="I3">open clb.I3[9]-&gt;Input_feedback_I3 clb.I3[13]-&gt;Input_feedback_I3 open clb.I3[3]-&gt;Input_feedback_I3 open clb.I3[0]-&gt;Input_feedback_I3 clb.I3[11]-&gt;Input_feedback_I3 open open open open open clb.I3[1]-&gt;Input_feedback_I3 open</port>
				<port name="I4">open open open open open open open open open open open clb.I4[0]-&gt;Input_feedback_I4 open clb.I4[10]-&gt;Input_feedback_I4 clb.I4[6]-&gt;Input_feedback_I4</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="O">open open open open open open open open open open fle[0].out[1]-&gt;labouts2 fle[1].out[1]-&gt;labouts2 fle[2].out[1]-&gt;labouts2 fle[3].out[1]-&gt;labouts2 fle[4].out[1]-&gt;labouts2 fle[5].out[1]-&gt;labouts2 fle[6].out[1]-&gt;labouts2 fle[7].out[1]-&gt;labouts2 fle[8].out[1]-&gt;labouts2 fle[9].out[1]-&gt;labouts2 open open open open open open open open open open fle[0].out[3]-&gt;labouts4 fle[1].out[3]-&gt;labouts4 fle[2].out[3]-&gt;labouts4 fle[3].out[3]-&gt;labouts4 fle[4].out[3]-&gt;labouts4 fle[5].out[3]-&gt;labouts4 fle[6].out[3]-&gt;labouts4 fle[7].out[3]-&gt;labouts4 fle[8].out[3]-&gt;labouts4 fle[9].out[3]-&gt;labouts4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clock</port>
			</clocks>
			<block name="n4632" instance="fle[0]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I3[6]-&gt;lutA open open open lab.I1[11]-&gt;lutE open open lab.I2[8]-&gt;lutH</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n4632" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">fle.in[0]-&gt;lut5_reg1 open open open fle.in[4]-&gt;lut5_inputs_1</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4632" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4632" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open open open flut5.in[4]-&gt;lut5_in</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4632" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 open open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4632</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~18^Q~0" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~18^Q~0</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="n4722" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 open open fle.in[7]-&gt;lut5_inputs_22</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4722" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4722" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in open open flut5.in[4]-&gt;lut5_in</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4722" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 0 open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4722</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~18^Q~18" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~18^Q~18</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="n4717" instance="fle[1]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I3[6]-&gt;lutA open lab.I1[12]-&gt;lutC open open open lab.I3[1]-&gt;lutG open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n4717" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">fle.in[0]-&gt;lut5_reg1 open fle.in[2]-&gt;lut5_inputs_1 open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4717" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4717" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open flut5.in[2]-&gt;lut5_in open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4717" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">0 open 1 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4717</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~18^Q~17" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~18^Q~17</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="n4712" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 open fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4712" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4712" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in open flut5.in[3]-&gt;lut5_in open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4712" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">open 0 open 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4712</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~18^Q~16" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~18^Q~16</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="n4707" instance="fle[2]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I3[6]-&gt;lutA open lab.I1[1]-&gt;lutC open open open open lab.I2[12]-&gt;lutH</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n4707" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">fle.in[0]-&gt;lut5_reg1 open fle.in[2]-&gt;lut5_inputs_1 open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4707" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4707" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open flut5.in[2]-&gt;lut5_in open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4707" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">0 open 1 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4707</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~18^Q~15" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~18^Q~15</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="n4702" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 open open fle.in[7]-&gt;lut5_inputs_22</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4702" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4702" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in open open flut5.in[4]-&gt;lut5_in</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4702" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 0 open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4702</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~18^Q~14" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~18^Q~14</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="n4697" instance="fle[3]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I3[6]-&gt;lutA open open open lab.I3[2]-&gt;lutE open lab.I4[11]-&gt;lutG open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n4697" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">fle.in[0]-&gt;lut5_reg1 open open open fle.in[4]-&gt;lut5_inputs_1</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4697" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4697" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open open open flut5.in[4]-&gt;lut5_in</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4697" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 open open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4697</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~18^Q~13" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~18^Q~13</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="n4692" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 open fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4692" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4692" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in open flut5.in[3]-&gt;lut5_in open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4692" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">open 0 open 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4692</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~18^Q~12" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~18^Q~12</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="n4687" instance="fle[4]" mode="n2_lut5">
				<inputs>
					<port name="in">open lab.I3[6]-&gt;lutB open open lab.I1[13]-&gt;lutE lab.I1[0]-&gt;lutF open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n4682" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[1]-&gt;lut5_reg2 open open fle.in[4]-&gt;lut5_inputs_1</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4682" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4682" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in open open flut5.in[4]-&gt;lut5_in</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4682" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 0 open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4682</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~18^Q~10" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~18^Q~10</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="n4687" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">fle.in[1]-&gt;lut5_reg2 open fle.in[5]-&gt;lut5_inputs_22 open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4687" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4687" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open flut5.in[2]-&gt;lut5_in open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4687" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">0 open 1 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4687</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~18^Q~11" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~18^Q~11</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="n4677" instance="fle[5]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I3[6]-&gt;lutA open open open lab.I3[13]-&gt;lutE lab.I1[14]-&gt;lutF open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n4677" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">fle.in[0]-&gt;lut5_reg1 open open open fle.in[4]-&gt;lut5_inputs_1</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4677" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4677" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open open open flut5.in[4]-&gt;lut5_in</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4677" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 open open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4677</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~18^Q~9" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~18^Q~9</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="n4672" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 fle.in[5]-&gt;lut5_inputs_22 open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4672" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4672" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in flut5.in[2]-&gt;lut5_in open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4672" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">open 0 1 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4672</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~18^Q~8" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~18^Q~8</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="n4667" instance="fle[6]" mode="n2_lut5">
				<inputs>
					<port name="in">open lab.I3[6]-&gt;lutB lab.I2[5]-&gt;lutC open open open lab.I4[13]-&gt;lutG open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n4662" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[1]-&gt;lut5_reg2 fle.in[2]-&gt;lut5_inputs_1 open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4662" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4662" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in flut5.in[2]-&gt;lut5_in open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4662" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">open 0 1 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4662</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~18^Q~6" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~18^Q~6</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="n4667" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">fle.in[1]-&gt;lut5_reg2 open open fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4667" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4667" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open open flut5.in[3]-&gt;lut5_in open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4667" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">0 open open 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4667</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~18^Q~7" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~18^Q~7</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="n4657" instance="fle[7]" mode="n2_lut5">
				<inputs>
					<port name="in">open lab.I3[6]-&gt;lutB open open lab.I3[7]-&gt;lutE open open lab.I2[6]-&gt;lutH</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n4652" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[1]-&gt;lut5_reg2 open open fle.in[4]-&gt;lut5_inputs_1</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4652" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4652" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in open open flut5.in[4]-&gt;lut5_in</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4652" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 0 open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4652</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~18^Q~4" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~18^Q~4</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="n4657" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">fle.in[1]-&gt;lut5_reg2 open open open fle.in[7]-&gt;lut5_inputs_22</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4657" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4657" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open open open flut5.in[4]-&gt;lut5_in</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4657" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 open open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4657</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~18^Q~5" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~18^Q~5</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="n4637" instance="fle[8]" mode="n2_lut5">
				<inputs>
					<port name="in">open lab.I3[6]-&gt;lutB open open lab.I1[10]-&gt;lutE open lab.I4[14]-&gt;lutG open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n4802" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[1]-&gt;lut5_reg2 open open fle.in[4]-&gt;lut5_inputs_1</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4802" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4802" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in open open flut5.in[4]-&gt;lut5_in</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4802" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 0 open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4802</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~18^Q~34" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~18^Q~34</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="n4637" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">fle.in[1]-&gt;lut5_reg2 open open fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4637" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4637" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open open flut5.in[3]-&gt;lut5_in open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4637" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">0 open open 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4637</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~18^Q~1" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~18^Q~1</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="n4647" instance="fle[9]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I3[6]-&gt;lutA open open open lab.I3[4]-&gt;lutE open open lab.I2[0]-&gt;lutH</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n4647" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">fle.in[0]-&gt;lut5_reg1 open open open fle.in[4]-&gt;lut5_inputs_1</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4647" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4647" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open open open flut5.in[4]-&gt;lut5_in</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4647" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 open open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4647</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~18^Q~3" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~18^Q~3</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="n4642" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 open open fle.in[7]-&gt;lut5_inputs_22</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4642" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4642" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in open open flut5.in[4]-&gt;lut5_in</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4642" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 0 open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4642</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~18^Q~2" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~18^Q~2</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="n4727" instance="clb[45]" mode="default">
		<inputs>
			<port name="I1">$add~19^ADD~6-29[1] $add~19^ADD~6-26[1] open open $add~19^ADD~6-31[1] open open $add~19^ADD~6-27[1] open open open open $add~19^ADD~6-20[1] $add~19^ADD~6-24[1] open</port>
			<port name="I2">open open $add~19^ADD~6-25[1] open open open open open $add~19^ADD~6-34[1] $add~19^ADD~6-33[1] open open open open $add~19^ADD~6-30[1]</port>
			<port name="I3">open open open open open $add~19^ADD~6-22[1] open open open open $add~19^ADD~6-32[1] open open open open</port>
			<port name="I4">open open $add~19^ADD~6-28[1] open open open $add~19^ADD~6-21[1] open open open open reset open open $add~19^ADD~6-23[1]</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open open lab[0].O[10]-&gt;output lab[0].O[11]-&gt;output lab[0].O[12]-&gt;output lab[0].O[13]-&gt;output lab[0].O[14]-&gt;output lab[0].O[15]-&gt;output lab[0].O[16]-&gt;output lab[0].O[17]-&gt;output open open open open open open open open open open open open lab[0].O[30]-&gt;output lab[0].O[31]-&gt;output lab[0].O[32]-&gt;output lab[0].O[33]-&gt;output lab[0].O[34]-&gt;output lab[0].O[35]-&gt;output lab[0].O[36]-&gt;output lab[0].O[37]-&gt;output open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="n4727" instance="lab[0]" mode="default">
			<inputs>
				<port name="I1">clb.I1[7]-&gt;Input_feedback_I1 clb.I1[4]-&gt;Input_feedback_I1 open open open open open open open open open clb.I1[12]-&gt;Input_feedback_I1 clb.I1[0]-&gt;Input_feedback_I1 clb.I1[1]-&gt;Input_feedback_I1 clb.I1[13]-&gt;Input_feedback_I1</port>
				<port name="I2">open open clb.I2[9]-&gt;Input_feedback_I2 open open clb.I2[2]-&gt;Input_feedback_I2 open open clb.I2[8]-&gt;Input_feedback_I2 open open open clb.I2[14]-&gt;Input_feedback_I2 open open</port>
				<port name="I3">open open open open open clb.I3[10]-&gt;Input_feedback_I3 open clb.I3[5]-&gt;Input_feedback_I3 open open open open open open open</port>
				<port name="I4">open clb.I4[11]-&gt;Input_feedback_I4 open open open open open open open open open clb.I4[2]-&gt;Input_feedback_I4 open clb.I4[14]-&gt;Input_feedback_I4 clb.I4[6]-&gt;Input_feedback_I4</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="O">open open open open open open open open open open fle[0].out[1]-&gt;labouts2 fle[1].out[1]-&gt;labouts2 fle[2].out[1]-&gt;labouts2 fle[3].out[1]-&gt;labouts2 fle[4].out[1]-&gt;labouts2 fle[5].out[1]-&gt;labouts2 fle[6].out[1]-&gt;labouts2 fle[7].out[1]-&gt;labouts2 open open open open open open open open open open open open fle[0].out[3]-&gt;labouts4 fle[1].out[3]-&gt;labouts4 fle[2].out[3]-&gt;labouts4 fle[3].out[3]-&gt;labouts4 fle[4].out[3]-&gt;labouts4 fle[5].out[3]-&gt;labouts4 fle[6].out[3]-&gt;labouts4 fle[7].out[3]-&gt;labouts4 open open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clock</port>
			</clocks>
			<block name="n4727" instance="fle[0]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I4[1]-&gt;lutA open open open lab.I1[11]-&gt;lutE open open lab.I2[8]-&gt;lutH</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n4727" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">fle.in[0]-&gt;lut5_reg1 open open open fle.in[4]-&gt;lut5_inputs_1</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4727" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4727" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open open open flut5.in[4]-&gt;lut5_in</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4727" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 open open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4727</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~18^Q~19" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~18^Q~19</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="n4797" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 open open fle.in[7]-&gt;lut5_inputs_22</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4797" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4797" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in open open flut5.in[4]-&gt;lut5_in</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4797" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 0 open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4797</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~18^Q~33" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~18^Q~33</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="n4792" instance="fle[1]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I4[1]-&gt;lutA open lab.I2[2]-&gt;lutC open open open lab.I3[5]-&gt;lutG open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n4792" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">fle.in[0]-&gt;lut5_reg1 open fle.in[2]-&gt;lut5_inputs_1 open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4792" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4792" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open flut5.in[2]-&gt;lut5_in open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4792" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">0 open 1 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4792</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~18^Q~32" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~18^Q~32</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="n4787" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 open fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4787" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4787" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in open flut5.in[3]-&gt;lut5_in open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4787" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">open 0 open 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4787</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~18^Q~31" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~18^Q~31</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="n4782" instance="fle[2]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I4[1]-&gt;lutA open lab.I1[1]-&gt;lutC open open open open lab.I2[12]-&gt;lutH</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n4782" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">fle.in[0]-&gt;lut5_reg1 open fle.in[2]-&gt;lut5_inputs_1 open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4782" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4782" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open flut5.in[2]-&gt;lut5_in open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4782" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">0 open 1 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4782</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~18^Q~30" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~18^Q~30</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="n4777" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 open open fle.in[7]-&gt;lut5_inputs_22</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4777" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4777" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in open open flut5.in[4]-&gt;lut5_in</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4777" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 0 open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4777</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~18^Q~29" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~18^Q~29</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="n4772" instance="fle[3]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I4[1]-&gt;lutA open lab.I1[12]-&gt;lutC open open open lab.I4[11]-&gt;lutG open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n4772" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">fle.in[0]-&gt;lut5_reg1 open fle.in[2]-&gt;lut5_inputs_1 open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4772" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4772" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open flut5.in[2]-&gt;lut5_in open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4772" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">0 open 1 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4772</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~18^Q~28" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~18^Q~28</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="n4767" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 open fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4767" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4767" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in open flut5.in[3]-&gt;lut5_in open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4767" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">open 0 open 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4767</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~18^Q~27" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~18^Q~27</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="n4762" instance="fle[4]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I4[1]-&gt;lutA open lab.I1[13]-&gt;lutC open open lab.I1[0]-&gt;lutF open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n4757" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">fle.in[0]-&gt;lut5_reg1 open fle.in[2]-&gt;lut5_inputs_1 open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4757" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4757" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open flut5.in[2]-&gt;lut5_in open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4757" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">0 open 1 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4757</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~18^Q~25" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~18^Q~25</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="n4762" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 fle.in[5]-&gt;lut5_inputs_22 open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4762" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4762" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in flut5.in[2]-&gt;lut5_in open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4762" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">open 0 1 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4762</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~18^Q~26" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~18^Q~26</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="n4752" instance="fle[5]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I4[1]-&gt;lutA open open lab.I2[5]-&gt;lutD open lab.I1[14]-&gt;lutF open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n4752" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">fle.in[0]-&gt;lut5_reg1 open open fle.in[3]-&gt;lut5_inputs_1 open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4752" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4752" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open open flut5.in[3]-&gt;lut5_in open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4752" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">0 open open 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4752</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~18^Q~24" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~18^Q~24</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="n4747" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 fle.in[5]-&gt;lut5_inputs_22 open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4747" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4747" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in flut5.in[2]-&gt;lut5_in open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4747" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">open 0 1 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4747</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~18^Q~23" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~18^Q~23</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="n4742" instance="fle[6]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I4[1]-&gt;lutA open open open lab.I3[7]-&gt;lutE open lab.I4[13]-&gt;lutG open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n4737" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">fle.in[0]-&gt;lut5_reg1 open open open fle.in[4]-&gt;lut5_inputs_1</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4737" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4737" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open open open flut5.in[4]-&gt;lut5_in</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4737" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 open open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4737</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~18^Q~21" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~18^Q~21</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="n4742" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 open fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4742" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4742" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in open flut5.in[3]-&gt;lut5_in open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4742" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">open 0 open 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4742</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~18^Q~22" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~18^Q~22</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="n4732" instance="fle[7]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I4[1]-&gt;lutA open open open open open lab.I4[14]-&gt;lutG open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n5022" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">fle.in[0]-&gt;lut5_reg1 open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n5022" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n5022" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n5022" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open open open</port>
									<port_rotation_map name="in">0 open open open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n5022</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$dff~20^Q~0" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$dff~20^Q~0</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="n4732" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 open fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4732" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4732" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in open flut5.in[3]-&gt;lut5_in open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4732" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">open 0 open 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4732</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~18^Q~20" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~18^Q~20</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="open" instance="fle[8]" />
			<block name="open" instance="fle[9]" />
		</block>
	</block>
	<block name="n4922" instance="clb[46]" mode="default">
		<inputs>
			<port name="I1">open open open open open open open a~0 open a~2 open open open open open</port>
			<port name="I2">open open open open open open a~3 open open open open open open open open</port>
			<port name="I3">open open open open open open open open open open open open open open open</port>
			<port name="I4">open open open open open open open open open open open open a~1 reset open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open open lab[0].O[10]-&gt;output lab[0].O[11]-&gt;output open open open open open open open open open open open open open open open open open open lab[0].O[30]-&gt;output lab[0].O[31]-&gt;output open open open open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="n4922" instance="lab[0]" mode="default">
			<inputs>
				<port name="I1">clb.I1[7]-&gt;Input_feedback_I1 clb.I1[9]-&gt;Input_feedback_I1 open open open open open open open open open open open open open</port>
				<port name="I2">open open open open open open open open clb.I2[6]-&gt;Input_feedback_I2 open open open open open open</port>
				<port name="I3">open open open open open open open open open open open open open open open</port>
				<port name="I4">open open open open open open open open open open clb.I4[12]-&gt;Input_feedback_I4 open open clb.I4[13]-&gt;Input_feedback_I4 open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="O">open open open open open open open open open open fle[0].out[1]-&gt;labouts2 fle[1].out[1]-&gt;labouts2 open open open open open open open open open open open open open open open open open open fle[0].out[3]-&gt;labouts4 fle[1].out[3]-&gt;labouts4 open open open open open open open open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clock</port>
			</clocks>
			<block name="n4922" instance="fle[0]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I4[13]-&gt;lutA open lab.I1[0]-&gt;lutC open open open open lab.I2[8]-&gt;lutH</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n4922" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">fle.in[0]-&gt;lut5_reg1 open fle.in[2]-&gt;lut5_inputs_1 open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4922" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4922" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open flut5.in[2]-&gt;lut5_in open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4922" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">0 open 1 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4922</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~9^Q~0" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~9^Q~0</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="n4937" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 open open fle.in[7]-&gt;lut5_inputs_22</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4937" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4937" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in open open flut5.in[4]-&gt;lut5_in</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4937" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 0 open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4937</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~9^Q~3" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~9^Q~3</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="n4932" instance="fle[1]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I4[13]-&gt;lutA open lab.I1[1]-&gt;lutC open open open lab.I4[10]-&gt;lutG open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n4932" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">fle.in[0]-&gt;lut5_reg1 open fle.in[2]-&gt;lut5_inputs_1 open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4932" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4932" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open flut5.in[2]-&gt;lut5_in open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4932" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">0 open 1 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4932</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~9^Q~2" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~9^Q~2</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="n4927" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 open fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n4927" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n4927" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in open flut5.in[3]-&gt;lut5_in open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n4927" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">open 0 open 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n4927</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~9^Q~1" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~9^Q~1</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="open" instance="fle[2]" />
			<block name="open" instance="fle[3]" />
			<block name="open" instance="fle[4]" />
			<block name="open" instance="fle[5]" />
			<block name="open" instance="fle[6]" />
			<block name="open" instance="fle[7]" />
			<block name="open" instance="fle[8]" />
			<block name="open" instance="fle[9]" />
		</block>
	</block>
	<block name="n7348abc" instance="clb[47]" mode="default">
		<inputs>
			<port name="I1">open open open open open open open open open open open open open open open</port>
			<port name="I2">open open open open open open open open open open open open open open open</port>
			<port name="I3">open open open open open open open open open open open open open open open</port>
			<port name="I4">open open open open open open open open open open open open open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open open lab[0].O[10]-&gt;output lab[0].O[11]-&gt;output lab[0].O[12]-&gt;output lab[0].O[13]-&gt;output lab[0].O[14]-&gt;output lab[0].O[15]-&gt;output lab[0].O[16]-&gt;output lab[0].O[17]-&gt;output lab[0].O[18]-&gt;output lab[0].O[19]-&gt;output open open open open open open open open open open lab[0].O[30]-&gt;output lab[0].O[31]-&gt;output lab[0].O[32]-&gt;output lab[0].O[33]-&gt;output lab[0].O[34]-&gt;output lab[0].O[35]-&gt;output lab[0].O[36]-&gt;output lab[0].O[37]-&gt;output lab[0].O[38]-&gt;output lab[0].O[39]-&gt;output</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="n7348abc" instance="lab[0]" mode="default">
			<inputs>
				<port name="I1">open open open open open open open open open open open open open open open</port>
				<port name="I2">open open open open open open open open open open open open open open open</port>
				<port name="I3">open open open open open open open open open open open open open open open</port>
				<port name="I4">open open open open open open open open open open open open open open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="O">open open open open open open open open open open fle[0].out[1]-&gt;labouts2 fle[1].out[1]-&gt;labouts2 fle[2].out[1]-&gt;labouts2 fle[3].out[1]-&gt;labouts2 fle[4].out[1]-&gt;labouts2 fle[5].out[1]-&gt;labouts2 fle[6].out[1]-&gt;labouts2 fle[7].out[1]-&gt;labouts2 fle[8].out[1]-&gt;labouts2 fle[9].out[1]-&gt;labouts2 open open open open open open open open open open fle[0].out[3]-&gt;labouts4 fle[1].out[3]-&gt;labouts4 fle[2].out[3]-&gt;labouts4 fle[3].out[3]-&gt;labouts4 fle[4].out[3]-&gt;labouts4 fle[5].out[3]-&gt;labouts4 fle[6].out[3]-&gt;labouts4 fle[7].out[3]-&gt;labouts4 fle[8].out[3]-&gt;labouts4 fle[9].out[3]-&gt;labouts4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n7348abc" instance="fle[0]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n7348abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n7348abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n7348abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n7348abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n7348abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n7435abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n7435abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n7435abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n7435abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n7435abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n7438abc" instance="fle[1]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n7438abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n7438abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n7438abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n7438abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n7438abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n7441abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n7441abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n7441abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n7441abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n7441abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n7444abc" instance="fle[2]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n7444abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n7444abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n7444abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n7444abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n7444abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n7447abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n7447abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n7447abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n7447abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n7447abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n7450abc" instance="fle[3]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n7450abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n7450abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n7450abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n7450abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n7450abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n7453abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n7453abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n7453abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n7453abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n7453abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n7458abc" instance="fle[4]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n7461abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n7461abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n7461abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n7461abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n7461abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n7458abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n7458abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n7458abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n7458abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n7458abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n7464abc" instance="fle[5]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n7464abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n7464abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n7464abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n7464abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n7464abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n7467abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n7467abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n7467abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n7467abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n7467abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n7470abc" instance="fle[6]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n7473abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n7473abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n7473abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n7473abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n7473abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n7470abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n7470abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n7470abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n7470abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n7470abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n7476abc" instance="fle[7]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n7479abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n7479abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n7479abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n7479abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n7479abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n7476abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n7476abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n7476abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n7476abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n7476abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n7488abc" instance="fle[8]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n7491abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n7491abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n7491abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n7491abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n7491abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n7488abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n7488abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n7488abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n7488abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n7488abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n7482abc" instance="fle[9]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n7482abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n7482abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n7482abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n7482abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n7482abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n7485abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n7485abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n7485abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n7485abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n7485abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="n7351abc" instance="clb[48]" mode="default">
		<inputs>
			<port name="I1">open open open open open open open open open open open open open open open</port>
			<port name="I2">open open open open open open open open open open open open open open open</port>
			<port name="I3">open open open open open open open open open open open open open open open</port>
			<port name="I4">open open open open open open open open open open open open open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open open lab[0].O[10]-&gt;output lab[0].O[11]-&gt;output lab[0].O[12]-&gt;output lab[0].O[13]-&gt;output lab[0].O[14]-&gt;output lab[0].O[15]-&gt;output lab[0].O[16]-&gt;output lab[0].O[17]-&gt;output lab[0].O[18]-&gt;output lab[0].O[19]-&gt;output open open open open open open open open open open lab[0].O[30]-&gt;output lab[0].O[31]-&gt;output lab[0].O[32]-&gt;output lab[0].O[33]-&gt;output lab[0].O[34]-&gt;output lab[0].O[35]-&gt;output lab[0].O[36]-&gt;output lab[0].O[37]-&gt;output lab[0].O[38]-&gt;output lab[0].O[39]-&gt;output</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="n7351abc" instance="lab[0]" mode="default">
			<inputs>
				<port name="I1">open open open open open open open open open open open open open open open</port>
				<port name="I2">open open open open open open open open open open open open open open open</port>
				<port name="I3">open open open open open open open open open open open open open open open</port>
				<port name="I4">open open open open open open open open open open open open open open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="O">open open open open open open open open open open fle[0].out[1]-&gt;labouts2 fle[1].out[1]-&gt;labouts2 fle[2].out[1]-&gt;labouts2 fle[3].out[1]-&gt;labouts2 fle[4].out[1]-&gt;labouts2 fle[5].out[1]-&gt;labouts2 fle[6].out[1]-&gt;labouts2 fle[7].out[1]-&gt;labouts2 fle[8].out[1]-&gt;labouts2 fle[9].out[1]-&gt;labouts2 open open open open open open open open open open fle[0].out[3]-&gt;labouts4 fle[1].out[3]-&gt;labouts4 fle[2].out[3]-&gt;labouts4 fle[3].out[3]-&gt;labouts4 fle[4].out[3]-&gt;labouts4 fle[5].out[3]-&gt;labouts4 fle[6].out[3]-&gt;labouts4 fle[7].out[3]-&gt;labouts4 fle[8].out[3]-&gt;labouts4 fle[9].out[3]-&gt;labouts4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n7351abc" instance="fle[0]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n7351abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n7351abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n7351abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n7351abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n7351abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n7497abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n7497abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n7497abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n7497abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n7497abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n7500abc" instance="fle[1]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n7500abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n7500abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n7500abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n7500abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n7500abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n7503abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n7503abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n7503abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n7503abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n7503abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n7506abc" instance="fle[2]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n7506abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n7506abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n7506abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n7506abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n7506abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n7509abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n7509abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n7509abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n7509abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n7509abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n7512abc" instance="fle[3]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n7512abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n7512abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n7512abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n7512abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n7512abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n7515abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n7515abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n7515abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n7515abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n7515abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n7518abc" instance="fle[4]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n7521abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n7521abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n7521abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n7521abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n7521abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n7518abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n7518abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n7518abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n7518abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n7518abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n7524abc" instance="fle[5]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n7524abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n7524abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n7524abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n7524abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n7524abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n7527abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n7527abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n7527abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n7527abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n7527abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n7530abc" instance="fle[6]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n7533abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n7533abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n7533abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n7533abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n7533abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n7530abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n7530abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n7530abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n7530abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n7530abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n7536abc" instance="fle[7]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n7539abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n7539abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n7539abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n7539abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n7539abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n7536abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n7536abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n7536abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n7536abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n7536abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n7548abc" instance="fle[8]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n7551abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n7551abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n7551abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n7551abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n7551abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n7548abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n7548abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n7548abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n7548abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n7548abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n7542abc" instance="fle[9]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n7542abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n7542abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n7542abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n7542abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n7542abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n7545abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n7545abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n7545abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n7545abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n7545abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="n7354abc" instance="clb[49]" mode="default">
		<inputs>
			<port name="I1">open open open open open open open open open open open open open open open</port>
			<port name="I2">open open open open open open open open open open open open open open open</port>
			<port name="I3">open open open open open open open open open open open open open open open</port>
			<port name="I4">open open open open open open open open open open open open open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open open lab[0].O[10]-&gt;output lab[0].O[11]-&gt;output lab[0].O[12]-&gt;output lab[0].O[13]-&gt;output lab[0].O[14]-&gt;output lab[0].O[15]-&gt;output lab[0].O[16]-&gt;output lab[0].O[17]-&gt;output lab[0].O[18]-&gt;output lab[0].O[19]-&gt;output open open open open open open open open open open lab[0].O[30]-&gt;output lab[0].O[31]-&gt;output lab[0].O[32]-&gt;output lab[0].O[33]-&gt;output lab[0].O[34]-&gt;output lab[0].O[35]-&gt;output lab[0].O[36]-&gt;output lab[0].O[37]-&gt;output lab[0].O[38]-&gt;output lab[0].O[39]-&gt;output</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="n7354abc" instance="lab[0]" mode="default">
			<inputs>
				<port name="I1">open open open open open open open open open open open open open open open</port>
				<port name="I2">open open open open open open open open open open open open open open open</port>
				<port name="I3">open open open open open open open open open open open open open open open</port>
				<port name="I4">open open open open open open open open open open open open open open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="O">open open open open open open open open open open fle[0].out[1]-&gt;labouts2 fle[1].out[1]-&gt;labouts2 fle[2].out[1]-&gt;labouts2 fle[3].out[1]-&gt;labouts2 fle[4].out[1]-&gt;labouts2 fle[5].out[1]-&gt;labouts2 fle[6].out[1]-&gt;labouts2 fle[7].out[1]-&gt;labouts2 fle[8].out[1]-&gt;labouts2 fle[9].out[1]-&gt;labouts2 open open open open open open open open open open fle[0].out[3]-&gt;labouts4 fle[1].out[3]-&gt;labouts4 fle[2].out[3]-&gt;labouts4 fle[3].out[3]-&gt;labouts4 fle[4].out[3]-&gt;labouts4 fle[5].out[3]-&gt;labouts4 fle[6].out[3]-&gt;labouts4 fle[7].out[3]-&gt;labouts4 fle[8].out[3]-&gt;labouts4 fle[9].out[3]-&gt;labouts4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n7354abc" instance="fle[0]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n7354abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n7354abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n7354abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n7354abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n7354abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n7557abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n7557abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n7557abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n7557abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n7557abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n7560abc" instance="fle[1]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n7560abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n7560abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n7560abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n7560abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n7560abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n7563abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n7563abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n7563abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n7563abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n7563abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n7554abc" instance="fle[2]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n7554abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n7554abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n7554abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n7554abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n7554abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n7494abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n7494abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n7494abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n7494abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n7494abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n7432abc" instance="fle[3]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n7432abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n7432abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n7432abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n7432abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n7432abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n7429abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n7429abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n7429abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n7429abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n7429abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n7426abc" instance="fle[4]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n7423abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n7423abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n7423abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n7423abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n7423abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n7426abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n7426abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n7426abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n7426abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n7426abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n7420abc" instance="fle[5]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n7420abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n7420abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n7420abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n7420abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n7420abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n7417abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n7417abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n7417abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n7417abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n7417abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n7414abc" instance="fle[6]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n7411abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n7411abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n7411abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n7411abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n7411abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n7414abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n7414abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n7414abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n7414abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n7414abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n7408abc" instance="fle[7]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n7405abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n7405abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n7405abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n7405abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n7405abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n7408abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n7408abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n7408abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n7408abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n7408abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n7396abc" instance="fle[8]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n7393abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n7393abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n7393abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n7393abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n7393abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n7396abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n7396abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n7396abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n7396abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n7396abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n7402abc" instance="fle[9]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n7402abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n7402abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n7402abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n7402abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n7402abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n7399abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n7399abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n7399abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n7399abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n7399abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="n7357abc" instance="clb[50]" mode="default">
		<inputs>
			<port name="I1">open open open open open open open open open open open open open open open</port>
			<port name="I2">open open open open open open open open open open open open open open open</port>
			<port name="I3">open open open open open open open open open open open open open open open</port>
			<port name="I4">open open open open open open open open open open open open open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open open lab[0].O[10]-&gt;output lab[0].O[11]-&gt;output lab[0].O[12]-&gt;output lab[0].O[13]-&gt;output lab[0].O[14]-&gt;output lab[0].O[15]-&gt;output open open open open open open open open open open open open open open lab[0].O[30]-&gt;output lab[0].O[31]-&gt;output lab[0].O[32]-&gt;output lab[0].O[33]-&gt;output lab[0].O[34]-&gt;output lab[0].O[35]-&gt;output open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="n7357abc" instance="lab[0]" mode="default">
			<inputs>
				<port name="I1">open open open open open open open open open open open open open open open</port>
				<port name="I2">open open open open open open open open open open open open open open open</port>
				<port name="I3">open open open open open open open open open open open open open open open</port>
				<port name="I4">open open open open open open open open open open open open open open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="O">open open open open open open open open open open fle[0].out[1]-&gt;labouts2 fle[1].out[1]-&gt;labouts2 fle[2].out[1]-&gt;labouts2 fle[3].out[1]-&gt;labouts2 fle[4].out[1]-&gt;labouts2 fle[5].out[1]-&gt;labouts2 open open open open open open open open open open open open open open fle[0].out[3]-&gt;labouts4 fle[1].out[3]-&gt;labouts4 fle[2].out[3]-&gt;labouts4 fle[3].out[3]-&gt;labouts4 fle[4].out[3]-&gt;labouts4 fle[5].out[3]-&gt;labouts4 open open open open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n7357abc" instance="fle[0]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n7357abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n7357abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n7357abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n7357abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n7357abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n7390abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n7390abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n7390abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n7390abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n7390abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n7387abc" instance="fle[1]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n7387abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n7387abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n7387abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n7387abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n7387abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n7384abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n7384abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n7384abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n7384abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n7384abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n7381abc" instance="fle[2]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n7381abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n7381abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n7381abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n7381abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n7381abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n7378abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n7378abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n7378abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n7378abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n7378abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n7375abc" instance="fle[3]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n7375abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n7375abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n7375abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n7375abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n7375abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n7372abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n7372abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n7372abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n7372abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n7372abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n7369abc" instance="fle[4]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n7366abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n7366abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n7366abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n7366abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n7366abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n7369abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n7369abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n7369abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n7369abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n7369abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n7363abc" instance="fle[5]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n7363abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n7363abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n7363abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n7363abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n7363abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n7360abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n7360abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n7360abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n7360abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n7360abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="open" instance="fle[6]" />
			<block name="open" instance="fle[7]" />
			<block name="open" instance="fle[8]" />
			<block name="open" instance="fle[9]" />
		</block>
	</block>
	<block name="n10030abc" instance="clb[51]" mode="default">
		<inputs>
			<port name="I1">open open open open open open open open open open open open open open open</port>
			<port name="I2">open open open open open open open open open open open open open open open</port>
			<port name="I3">open open open open open open open open open open open open open open open</port>
			<port name="I4">open open open open open open open open open open open open open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open open lab[0].O[10]-&gt;output lab[0].O[11]-&gt;output lab[0].O[12]-&gt;output lab[0].O[13]-&gt;output lab[0].O[14]-&gt;output lab[0].O[15]-&gt;output lab[0].O[16]-&gt;output lab[0].O[17]-&gt;output lab[0].O[18]-&gt;output lab[0].O[19]-&gt;output open open open open open open open open open open lab[0].O[30]-&gt;output lab[0].O[31]-&gt;output lab[0].O[32]-&gt;output lab[0].O[33]-&gt;output lab[0].O[34]-&gt;output lab[0].O[35]-&gt;output lab[0].O[36]-&gt;output lab[0].O[37]-&gt;output lab[0].O[38]-&gt;output lab[0].O[39]-&gt;output</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="n10030abc" instance="lab[0]" mode="default">
			<inputs>
				<port name="I1">open open open open open open open open open open open open open open open</port>
				<port name="I2">open open open open open open open open open open open open open open open</port>
				<port name="I3">open open open open open open open open open open open open open open open</port>
				<port name="I4">open open open open open open open open open open open open open open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="O">open open open open open open open open open open fle[0].out[1]-&gt;labouts2 fle[1].out[1]-&gt;labouts2 fle[2].out[1]-&gt;labouts2 fle[3].out[1]-&gt;labouts2 fle[4].out[1]-&gt;labouts2 fle[5].out[1]-&gt;labouts2 fle[6].out[1]-&gt;labouts2 fle[7].out[1]-&gt;labouts2 fle[8].out[1]-&gt;labouts2 fle[9].out[1]-&gt;labouts2 open open open open open open open open open open fle[0].out[3]-&gt;labouts4 fle[1].out[3]-&gt;labouts4 fle[2].out[3]-&gt;labouts4 fle[3].out[3]-&gt;labouts4 fle[4].out[3]-&gt;labouts4 fle[5].out[3]-&gt;labouts4 fle[6].out[3]-&gt;labouts4 fle[7].out[3]-&gt;labouts4 fle[8].out[3]-&gt;labouts4 fle[9].out[3]-&gt;labouts4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n10030abc" instance="fle[0]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n10030abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n10030abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n10030abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n10030abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n10030abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n10117abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n10117abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n10117abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n10117abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n10117abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n10120abc" instance="fle[1]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n10120abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n10120abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n10120abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n10120abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n10120abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n10123abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n10123abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n10123abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n10123abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n10123abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n10126abc" instance="fle[2]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n10126abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n10126abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n10126abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n10126abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n10126abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n10129abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n10129abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n10129abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n10129abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n10129abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n10132abc" instance="fle[3]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n10132abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n10132abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n10132abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n10132abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n10132abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n10135abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n10135abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n10135abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n10135abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n10135abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n10140abc" instance="fle[4]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n10143abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n10143abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n10143abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n10143abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n10143abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n10140abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n10140abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n10140abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n10140abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n10140abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n10146abc" instance="fle[5]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n10146abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n10146abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n10146abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n10146abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n10146abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n10149abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n10149abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n10149abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n10149abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n10149abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n10152abc" instance="fle[6]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n10155abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n10155abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n10155abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n10155abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n10155abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n10152abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n10152abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n10152abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n10152abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n10152abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n10158abc" instance="fle[7]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n10161abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n10161abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n10161abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n10161abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n10161abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n10158abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n10158abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n10158abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n10158abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n10158abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n10170abc" instance="fle[8]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n10173abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n10173abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n10173abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n10173abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n10173abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n10170abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n10170abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n10170abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n10170abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n10170abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n10164abc" instance="fle[9]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n10164abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n10164abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n10164abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n10164abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n10164abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n10167abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n10167abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n10167abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n10167abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n10167abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="n10033abc" instance="clb[52]" mode="default">
		<inputs>
			<port name="I1">open open open open open open open open open open open open open open open</port>
			<port name="I2">open open open open open open open open open open open open open open open</port>
			<port name="I3">open open open open open open open open open open open open open open open</port>
			<port name="I4">open open open open open open open open open open open open open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open open lab[0].O[10]-&gt;output lab[0].O[11]-&gt;output lab[0].O[12]-&gt;output lab[0].O[13]-&gt;output lab[0].O[14]-&gt;output lab[0].O[15]-&gt;output lab[0].O[16]-&gt;output lab[0].O[17]-&gt;output lab[0].O[18]-&gt;output lab[0].O[19]-&gt;output open open open open open open open open open open lab[0].O[30]-&gt;output lab[0].O[31]-&gt;output lab[0].O[32]-&gt;output lab[0].O[33]-&gt;output lab[0].O[34]-&gt;output lab[0].O[35]-&gt;output lab[0].O[36]-&gt;output lab[0].O[37]-&gt;output lab[0].O[38]-&gt;output lab[0].O[39]-&gt;output</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="n10033abc" instance="lab[0]" mode="default">
			<inputs>
				<port name="I1">open open open open open open open open open open open open open open open</port>
				<port name="I2">open open open open open open open open open open open open open open open</port>
				<port name="I3">open open open open open open open open open open open open open open open</port>
				<port name="I4">open open open open open open open open open open open open open open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="O">open open open open open open open open open open fle[0].out[1]-&gt;labouts2 fle[1].out[1]-&gt;labouts2 fle[2].out[1]-&gt;labouts2 fle[3].out[1]-&gt;labouts2 fle[4].out[1]-&gt;labouts2 fle[5].out[1]-&gt;labouts2 fle[6].out[1]-&gt;labouts2 fle[7].out[1]-&gt;labouts2 fle[8].out[1]-&gt;labouts2 fle[9].out[1]-&gt;labouts2 open open open open open open open open open open fle[0].out[3]-&gt;labouts4 fle[1].out[3]-&gt;labouts4 fle[2].out[3]-&gt;labouts4 fle[3].out[3]-&gt;labouts4 fle[4].out[3]-&gt;labouts4 fle[5].out[3]-&gt;labouts4 fle[6].out[3]-&gt;labouts4 fle[7].out[3]-&gt;labouts4 fle[8].out[3]-&gt;labouts4 fle[9].out[3]-&gt;labouts4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n10033abc" instance="fle[0]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n10033abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n10033abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n10033abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n10033abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n10033abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n10179abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n10179abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n10179abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n10179abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n10179abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n10182abc" instance="fle[1]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n10182abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n10182abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n10182abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n10182abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n10182abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n10185abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n10185abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n10185abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n10185abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n10185abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n10188abc" instance="fle[2]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n10188abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n10188abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n10188abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n10188abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n10188abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n10191abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n10191abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n10191abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n10191abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n10191abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n10194abc" instance="fle[3]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n10194abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n10194abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n10194abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n10194abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n10194abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n10197abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n10197abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n10197abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n10197abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n10197abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n10200abc" instance="fle[4]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n10203abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n10203abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n10203abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n10203abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n10203abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n10200abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n10200abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n10200abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n10200abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n10200abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n10206abc" instance="fle[5]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n10206abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n10206abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n10206abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n10206abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n10206abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n10209abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n10209abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n10209abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n10209abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n10209abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n10212abc" instance="fle[6]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n10215abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n10215abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n10215abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n10215abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n10215abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n10212abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n10212abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n10212abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n10212abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n10212abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n10218abc" instance="fle[7]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n10221abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n10221abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n10221abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n10221abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n10221abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n10218abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n10218abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n10218abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n10218abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n10218abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n10230abc" instance="fle[8]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n10233abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n10233abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n10233abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n10233abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n10233abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n10230abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n10230abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n10230abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n10230abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n10230abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n10224abc" instance="fle[9]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n10224abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n10224abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n10224abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n10224abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n10224abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n10227abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n10227abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n10227abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n10227abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n10227abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="n10036abc" instance="clb[53]" mode="default">
		<inputs>
			<port name="I1">open open open open open open open open open open open open open open open</port>
			<port name="I2">open open open open open open open open open open open open open open open</port>
			<port name="I3">open open open open open open open open open open open open open open open</port>
			<port name="I4">open open open open open open open open open open open open open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open open lab[0].O[10]-&gt;output lab[0].O[11]-&gt;output lab[0].O[12]-&gt;output lab[0].O[13]-&gt;output lab[0].O[14]-&gt;output lab[0].O[15]-&gt;output lab[0].O[16]-&gt;output lab[0].O[17]-&gt;output lab[0].O[18]-&gt;output lab[0].O[19]-&gt;output open open open open open open open open open open lab[0].O[30]-&gt;output lab[0].O[31]-&gt;output lab[0].O[32]-&gt;output lab[0].O[33]-&gt;output lab[0].O[34]-&gt;output lab[0].O[35]-&gt;output lab[0].O[36]-&gt;output lab[0].O[37]-&gt;output lab[0].O[38]-&gt;output lab[0].O[39]-&gt;output</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="n10036abc" instance="lab[0]" mode="default">
			<inputs>
				<port name="I1">open open open open open open open open open open open open open open open</port>
				<port name="I2">open open open open open open open open open open open open open open open</port>
				<port name="I3">open open open open open open open open open open open open open open open</port>
				<port name="I4">open open open open open open open open open open open open open open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="O">open open open open open open open open open open fle[0].out[1]-&gt;labouts2 fle[1].out[1]-&gt;labouts2 fle[2].out[1]-&gt;labouts2 fle[3].out[1]-&gt;labouts2 fle[4].out[1]-&gt;labouts2 fle[5].out[1]-&gt;labouts2 fle[6].out[1]-&gt;labouts2 fle[7].out[1]-&gt;labouts2 fle[8].out[1]-&gt;labouts2 fle[9].out[1]-&gt;labouts2 open open open open open open open open open open fle[0].out[3]-&gt;labouts4 fle[1].out[3]-&gt;labouts4 fle[2].out[3]-&gt;labouts4 fle[3].out[3]-&gt;labouts4 fle[4].out[3]-&gt;labouts4 fle[5].out[3]-&gt;labouts4 fle[6].out[3]-&gt;labouts4 fle[7].out[3]-&gt;labouts4 fle[8].out[3]-&gt;labouts4 fle[9].out[3]-&gt;labouts4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n10036abc" instance="fle[0]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n10036abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n10036abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n10036abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n10036abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n10036abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n10239abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n10239abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n10239abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n10239abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n10239abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n10242abc" instance="fle[1]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n10242abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n10242abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n10242abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n10242abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n10242abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n10245abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n10245abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n10245abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n10245abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n10245abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n10236abc" instance="fle[2]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n10236abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n10236abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n10236abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n10236abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n10236abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n10176abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n10176abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n10176abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n10176abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n10176abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n10114abc" instance="fle[3]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n10114abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n10114abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n10114abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n10114abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n10114abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n10111abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n10111abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n10111abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n10111abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n10111abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n10108abc" instance="fle[4]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n10105abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n10105abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n10105abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n10105abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n10105abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n10108abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n10108abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n10108abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n10108abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n10108abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n10102abc" instance="fle[5]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n10102abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n10102abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n10102abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n10102abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n10102abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n10099abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n10099abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n10099abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n10099abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n10099abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n10096abc" instance="fle[6]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n10093abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n10093abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n10093abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n10093abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n10093abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n10096abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n10096abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n10096abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n10096abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n10096abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n10090abc" instance="fle[7]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n10087abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n10087abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n10087abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n10087abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n10087abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n10090abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n10090abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n10090abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n10090abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n10090abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n10078abc" instance="fle[8]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n10075abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n10075abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n10075abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n10075abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n10075abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n10078abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n10078abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n10078abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n10078abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n10078abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n10084abc" instance="fle[9]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n10084abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n10084abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n10084abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n10084abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n10084abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n10081abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n10081abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n10081abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n10081abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n10081abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="n10039abc" instance="clb[54]" mode="default">
		<inputs>
			<port name="I1">open open open open open open open open open open open open open open open</port>
			<port name="I2">open open open open open open open open open open open open open open open</port>
			<port name="I3">open open open open open open open open open open open open open open open</port>
			<port name="I4">open open open open open open open open open open open open open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open open lab[0].O[10]-&gt;output lab[0].O[11]-&gt;output lab[0].O[12]-&gt;output lab[0].O[13]-&gt;output lab[0].O[14]-&gt;output lab[0].O[15]-&gt;output open open open open open open open open open open open open open open lab[0].O[30]-&gt;output lab[0].O[31]-&gt;output lab[0].O[32]-&gt;output lab[0].O[33]-&gt;output lab[0].O[34]-&gt;output lab[0].O[35]-&gt;output open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="n10039abc" instance="lab[0]" mode="default">
			<inputs>
				<port name="I1">open open open open open open open open open open open open open open open</port>
				<port name="I2">open open open open open open open open open open open open open open open</port>
				<port name="I3">open open open open open open open open open open open open open open open</port>
				<port name="I4">open open open open open open open open open open open open open open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="O">open open open open open open open open open open fle[0].out[1]-&gt;labouts2 fle[1].out[1]-&gt;labouts2 fle[2].out[1]-&gt;labouts2 fle[3].out[1]-&gt;labouts2 fle[4].out[1]-&gt;labouts2 fle[5].out[1]-&gt;labouts2 open open open open open open open open open open open open open open fle[0].out[3]-&gt;labouts4 fle[1].out[3]-&gt;labouts4 fle[2].out[3]-&gt;labouts4 fle[3].out[3]-&gt;labouts4 fle[4].out[3]-&gt;labouts4 fle[5].out[3]-&gt;labouts4 open open open open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n10039abc" instance="fle[0]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n10039abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n10039abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n10039abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n10039abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n10039abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n10072abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n10072abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n10072abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n10072abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n10072abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n10069abc" instance="fle[1]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n10069abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n10069abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n10069abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n10069abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n10069abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n10066abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n10066abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n10066abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n10066abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n10066abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n10063abc" instance="fle[2]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n10063abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n10063abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n10063abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n10063abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n10063abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n10060abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n10060abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n10060abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n10060abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n10060abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n10057abc" instance="fle[3]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n10057abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n10057abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n10057abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n10057abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n10057abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n10054abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n10054abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n10054abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n10054abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n10054abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n10051abc" instance="fle[4]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n10048abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n10048abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n10048abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n10048abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n10048abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n10051abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n10051abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n10051abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n10051abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n10051abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n10045abc" instance="fle[5]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n10045abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n10045abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n10045abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n10045abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n10045abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n10042abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n10042abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n10042abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n10042abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n10042abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="open" instance="fle[6]" />
			<block name="open" instance="fle[7]" />
			<block name="open" instance="fle[8]" />
			<block name="open" instance="fle[9]" />
		</block>
	</block>
	<block name="n11831abc" instance="clb[55]" mode="default">
		<inputs>
			<port name="I1">open open open open open open open open open open open open open open open</port>
			<port name="I2">open open open open open open open open open open open open open open open</port>
			<port name="I3">open open open open open open open open open open open open open open open</port>
			<port name="I4">open open open open open open open open open open open open open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open open lab[0].O[10]-&gt;output lab[0].O[11]-&gt;output lab[0].O[12]-&gt;output lab[0].O[13]-&gt;output lab[0].O[14]-&gt;output lab[0].O[15]-&gt;output lab[0].O[16]-&gt;output lab[0].O[17]-&gt;output lab[0].O[18]-&gt;output lab[0].O[19]-&gt;output open open open open open open open open open open lab[0].O[30]-&gt;output lab[0].O[31]-&gt;output lab[0].O[32]-&gt;output lab[0].O[33]-&gt;output lab[0].O[34]-&gt;output lab[0].O[35]-&gt;output lab[0].O[36]-&gt;output lab[0].O[37]-&gt;output lab[0].O[38]-&gt;output lab[0].O[39]-&gt;output</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="n11831abc" instance="lab[0]" mode="default">
			<inputs>
				<port name="I1">open open open open open open open open open open open open open open open</port>
				<port name="I2">open open open open open open open open open open open open open open open</port>
				<port name="I3">open open open open open open open open open open open open open open open</port>
				<port name="I4">open open open open open open open open open open open open open open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="O">open open open open open open open open open open fle[0].out[1]-&gt;labouts2 fle[1].out[1]-&gt;labouts2 fle[2].out[1]-&gt;labouts2 fle[3].out[1]-&gt;labouts2 fle[4].out[1]-&gt;labouts2 fle[5].out[1]-&gt;labouts2 fle[6].out[1]-&gt;labouts2 fle[7].out[1]-&gt;labouts2 fle[8].out[1]-&gt;labouts2 fle[9].out[1]-&gt;labouts2 open open open open open open open open open open fle[0].out[3]-&gt;labouts4 fle[1].out[3]-&gt;labouts4 fle[2].out[3]-&gt;labouts4 fle[3].out[3]-&gt;labouts4 fle[4].out[3]-&gt;labouts4 fle[5].out[3]-&gt;labouts4 fle[6].out[3]-&gt;labouts4 fle[7].out[3]-&gt;labouts4 fle[8].out[3]-&gt;labouts4 fle[9].out[3]-&gt;labouts4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n11831abc" instance="fle[0]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n11831abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n11831abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n11831abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n11831abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n11831abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n11918abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n11918abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n11918abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n11918abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n11918abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n11921abc" instance="fle[1]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n11921abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n11921abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n11921abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n11921abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n11921abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n11924abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n11924abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n11924abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n11924abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n11924abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n11927abc" instance="fle[2]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n11927abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n11927abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n11927abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n11927abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n11927abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n11930abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n11930abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n11930abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n11930abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n11930abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n11933abc" instance="fle[3]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n11933abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n11933abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n11933abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n11933abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n11933abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n11936abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n11936abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n11936abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n11936abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n11936abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n11941abc" instance="fle[4]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n11944abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n11944abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n11944abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n11944abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n11944abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n11941abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n11941abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n11941abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n11941abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n11941abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n11947abc" instance="fle[5]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n11947abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n11947abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n11947abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n11947abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n11947abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n11950abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n11950abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n11950abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n11950abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n11950abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n11953abc" instance="fle[6]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n11956abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n11956abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n11956abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n11956abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n11956abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n11953abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n11953abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n11953abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n11953abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n11953abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n11959abc" instance="fle[7]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n11962abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n11962abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n11962abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n11962abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n11962abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n11959abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n11959abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n11959abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n11959abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n11959abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n11971abc" instance="fle[8]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n11974abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n11974abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n11974abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n11974abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n11974abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n11971abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n11971abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n11971abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n11971abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n11971abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n11965abc" instance="fle[9]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n11965abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n11965abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n11965abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n11965abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n11965abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n11968abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n11968abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n11968abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n11968abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n11968abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="n11834abc" instance="clb[56]" mode="default">
		<inputs>
			<port name="I1">open open open open open open open open open open open open open open open</port>
			<port name="I2">open open open open open open open open open open open open open open open</port>
			<port name="I3">open open open open open open open open open open open open open open open</port>
			<port name="I4">open open open open open open open open open open open open open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open open lab[0].O[10]-&gt;output lab[0].O[11]-&gt;output lab[0].O[12]-&gt;output lab[0].O[13]-&gt;output lab[0].O[14]-&gt;output lab[0].O[15]-&gt;output lab[0].O[16]-&gt;output lab[0].O[17]-&gt;output lab[0].O[18]-&gt;output lab[0].O[19]-&gt;output open open open open open open open open open open lab[0].O[30]-&gt;output lab[0].O[31]-&gt;output lab[0].O[32]-&gt;output lab[0].O[33]-&gt;output lab[0].O[34]-&gt;output lab[0].O[35]-&gt;output lab[0].O[36]-&gt;output lab[0].O[37]-&gt;output lab[0].O[38]-&gt;output lab[0].O[39]-&gt;output</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="n11834abc" instance="lab[0]" mode="default">
			<inputs>
				<port name="I1">open open open open open open open open open open open open open open open</port>
				<port name="I2">open open open open open open open open open open open open open open open</port>
				<port name="I3">open open open open open open open open open open open open open open open</port>
				<port name="I4">open open open open open open open open open open open open open open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="O">open open open open open open open open open open fle[0].out[1]-&gt;labouts2 fle[1].out[1]-&gt;labouts2 fle[2].out[1]-&gt;labouts2 fle[3].out[1]-&gt;labouts2 fle[4].out[1]-&gt;labouts2 fle[5].out[1]-&gt;labouts2 fle[6].out[1]-&gt;labouts2 fle[7].out[1]-&gt;labouts2 fle[8].out[1]-&gt;labouts2 fle[9].out[1]-&gt;labouts2 open open open open open open open open open open fle[0].out[3]-&gt;labouts4 fle[1].out[3]-&gt;labouts4 fle[2].out[3]-&gt;labouts4 fle[3].out[3]-&gt;labouts4 fle[4].out[3]-&gt;labouts4 fle[5].out[3]-&gt;labouts4 fle[6].out[3]-&gt;labouts4 fle[7].out[3]-&gt;labouts4 fle[8].out[3]-&gt;labouts4 fle[9].out[3]-&gt;labouts4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n11834abc" instance="fle[0]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n11834abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n11834abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n11834abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n11834abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n11834abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n11980abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n11980abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n11980abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n11980abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n11980abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n11983abc" instance="fle[1]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n11983abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n11983abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n11983abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n11983abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n11983abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n11986abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n11986abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n11986abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n11986abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n11986abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n11989abc" instance="fle[2]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n11989abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n11989abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n11989abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n11989abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n11989abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n11992abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n11992abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n11992abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n11992abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n11992abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n11995abc" instance="fle[3]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n11995abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n11995abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n11995abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n11995abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n11995abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n11998abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n11998abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n11998abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n11998abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n11998abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n12001abc" instance="fle[4]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n12004abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12004abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12004abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12004abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12004abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n12001abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12001abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12001abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12001abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12001abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n12007abc" instance="fle[5]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n12007abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12007abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12007abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12007abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12007abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n12010abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12010abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12010abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12010abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12010abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n12013abc" instance="fle[6]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n12016abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12016abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12016abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12016abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12016abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n12013abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12013abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12013abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12013abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12013abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n12019abc" instance="fle[7]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n12022abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12022abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12022abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12022abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12022abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n12019abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12019abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12019abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12019abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12019abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n12031abc" instance="fle[8]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n12034abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12034abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12034abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12034abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12034abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n12031abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12031abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12031abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12031abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12031abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n12025abc" instance="fle[9]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n12025abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12025abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12025abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12025abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12025abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n12028abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12028abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12028abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12028abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12028abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="n11837abc" instance="clb[57]" mode="default">
		<inputs>
			<port name="I1">open open open open open open open open open open open open open open open</port>
			<port name="I2">open open open open open open open open open open open open open open open</port>
			<port name="I3">open open open open open open open open open open open open open open open</port>
			<port name="I4">open open open open open open open open open open open open open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open open lab[0].O[10]-&gt;output lab[0].O[11]-&gt;output lab[0].O[12]-&gt;output lab[0].O[13]-&gt;output lab[0].O[14]-&gt;output lab[0].O[15]-&gt;output lab[0].O[16]-&gt;output lab[0].O[17]-&gt;output lab[0].O[18]-&gt;output lab[0].O[19]-&gt;output open open open open open open open open open open lab[0].O[30]-&gt;output lab[0].O[31]-&gt;output lab[0].O[32]-&gt;output lab[0].O[33]-&gt;output lab[0].O[34]-&gt;output lab[0].O[35]-&gt;output lab[0].O[36]-&gt;output lab[0].O[37]-&gt;output lab[0].O[38]-&gt;output lab[0].O[39]-&gt;output</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="n11837abc" instance="lab[0]" mode="default">
			<inputs>
				<port name="I1">open open open open open open open open open open open open open open open</port>
				<port name="I2">open open open open open open open open open open open open open open open</port>
				<port name="I3">open open open open open open open open open open open open open open open</port>
				<port name="I4">open open open open open open open open open open open open open open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="O">open open open open open open open open open open fle[0].out[1]-&gt;labouts2 fle[1].out[1]-&gt;labouts2 fle[2].out[1]-&gt;labouts2 fle[3].out[1]-&gt;labouts2 fle[4].out[1]-&gt;labouts2 fle[5].out[1]-&gt;labouts2 fle[6].out[1]-&gt;labouts2 fle[7].out[1]-&gt;labouts2 fle[8].out[1]-&gt;labouts2 fle[9].out[1]-&gt;labouts2 open open open open open open open open open open fle[0].out[3]-&gt;labouts4 fle[1].out[3]-&gt;labouts4 fle[2].out[3]-&gt;labouts4 fle[3].out[3]-&gt;labouts4 fle[4].out[3]-&gt;labouts4 fle[5].out[3]-&gt;labouts4 fle[6].out[3]-&gt;labouts4 fle[7].out[3]-&gt;labouts4 fle[8].out[3]-&gt;labouts4 fle[9].out[3]-&gt;labouts4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n11837abc" instance="fle[0]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n11837abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n11837abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n11837abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n11837abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n11837abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n12040abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12040abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12040abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12040abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12040abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n12043abc" instance="fle[1]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n12043abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12043abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12043abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12043abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12043abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n12046abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12046abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12046abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12046abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12046abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n12037abc" instance="fle[2]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n12037abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12037abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12037abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12037abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12037abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n11977abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n11977abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n11977abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n11977abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n11977abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n11915abc" instance="fle[3]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n11915abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n11915abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n11915abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n11915abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n11915abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n11912abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n11912abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n11912abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n11912abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n11912abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n11909abc" instance="fle[4]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n11906abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n11906abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n11906abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n11906abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n11906abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n11909abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n11909abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n11909abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n11909abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n11909abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n11903abc" instance="fle[5]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n11903abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n11903abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n11903abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n11903abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n11903abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n11900abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n11900abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n11900abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n11900abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n11900abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n11897abc" instance="fle[6]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n11894abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n11894abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n11894abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n11894abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n11894abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n11897abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n11897abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n11897abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n11897abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n11897abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n11891abc" instance="fle[7]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n11888abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n11888abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n11888abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n11888abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n11888abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n11891abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n11891abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n11891abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n11891abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n11891abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n11879abc" instance="fle[8]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n11876abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n11876abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n11876abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n11876abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n11876abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n11879abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n11879abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n11879abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n11879abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n11879abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n11885abc" instance="fle[9]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n11885abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n11885abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n11885abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n11885abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n11885abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n11882abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n11882abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n11882abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n11882abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n11882abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="n11840abc" instance="clb[58]" mode="default">
		<inputs>
			<port name="I1">open open open open open open open open open open open open open open open</port>
			<port name="I2">open open open open open open open open open open open open open open open</port>
			<port name="I3">open open open open open open open open open open open open open open open</port>
			<port name="I4">open open open open open open open open open open open open open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open open lab[0].O[10]-&gt;output lab[0].O[11]-&gt;output lab[0].O[12]-&gt;output lab[0].O[13]-&gt;output lab[0].O[14]-&gt;output lab[0].O[15]-&gt;output open open open open open open open open open open open open open open lab[0].O[30]-&gt;output lab[0].O[31]-&gt;output lab[0].O[32]-&gt;output lab[0].O[33]-&gt;output lab[0].O[34]-&gt;output lab[0].O[35]-&gt;output open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="n11840abc" instance="lab[0]" mode="default">
			<inputs>
				<port name="I1">open open open open open open open open open open open open open open open</port>
				<port name="I2">open open open open open open open open open open open open open open open</port>
				<port name="I3">open open open open open open open open open open open open open open open</port>
				<port name="I4">open open open open open open open open open open open open open open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="O">open open open open open open open open open open fle[0].out[1]-&gt;labouts2 fle[1].out[1]-&gt;labouts2 fle[2].out[1]-&gt;labouts2 fle[3].out[1]-&gt;labouts2 fle[4].out[1]-&gt;labouts2 fle[5].out[1]-&gt;labouts2 open open open open open open open open open open open open open open fle[0].out[3]-&gt;labouts4 fle[1].out[3]-&gt;labouts4 fle[2].out[3]-&gt;labouts4 fle[3].out[3]-&gt;labouts4 fle[4].out[3]-&gt;labouts4 fle[5].out[3]-&gt;labouts4 open open open open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n11840abc" instance="fle[0]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n11840abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n11840abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n11840abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n11840abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n11840abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n11873abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n11873abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n11873abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n11873abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n11873abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n11870abc" instance="fle[1]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n11870abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n11870abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n11870abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n11870abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n11870abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n11867abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n11867abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n11867abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n11867abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n11867abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n11864abc" instance="fle[2]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n11864abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n11864abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n11864abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n11864abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n11864abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n11861abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n11861abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n11861abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n11861abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n11861abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n11858abc" instance="fle[3]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n11858abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n11858abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n11858abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n11858abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n11858abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n11855abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n11855abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n11855abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n11855abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n11855abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n11852abc" instance="fle[4]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n11849abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n11849abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n11849abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n11849abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n11849abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n11852abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n11852abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n11852abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n11852abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n11852abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n11846abc" instance="fle[5]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n11846abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n11846abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n11846abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n11846abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n11846abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n11843abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n11843abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n11843abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n11843abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n11843abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="open" instance="fle[6]" />
			<block name="open" instance="fle[7]" />
			<block name="open" instance="fle[8]" />
			<block name="open" instance="fle[9]" />
		</block>
	</block>
	<block name="n12338abc" instance="clb[59]" mode="default">
		<inputs>
			<port name="I1">open open open open open open open open open open open open open open open</port>
			<port name="I2">open open open open open open open open open open open open open open open</port>
			<port name="I3">open open open open open open open open open open open open open open open</port>
			<port name="I4">open open open open open open open open open open open open open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open open lab[0].O[10]-&gt;output lab[0].O[11]-&gt;output lab[0].O[12]-&gt;output lab[0].O[13]-&gt;output lab[0].O[14]-&gt;output lab[0].O[15]-&gt;output lab[0].O[16]-&gt;output lab[0].O[17]-&gt;output lab[0].O[18]-&gt;output lab[0].O[19]-&gt;output open open open open open open open open open open lab[0].O[30]-&gt;output lab[0].O[31]-&gt;output lab[0].O[32]-&gt;output lab[0].O[33]-&gt;output lab[0].O[34]-&gt;output lab[0].O[35]-&gt;output lab[0].O[36]-&gt;output lab[0].O[37]-&gt;output lab[0].O[38]-&gt;output lab[0].O[39]-&gt;output</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="n12338abc" instance="lab[0]" mode="default">
			<inputs>
				<port name="I1">open open open open open open open open open open open open open open open</port>
				<port name="I2">open open open open open open open open open open open open open open open</port>
				<port name="I3">open open open open open open open open open open open open open open open</port>
				<port name="I4">open open open open open open open open open open open open open open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="O">open open open open open open open open open open fle[0].out[1]-&gt;labouts2 fle[1].out[1]-&gt;labouts2 fle[2].out[1]-&gt;labouts2 fle[3].out[1]-&gt;labouts2 fle[4].out[1]-&gt;labouts2 fle[5].out[1]-&gt;labouts2 fle[6].out[1]-&gt;labouts2 fle[7].out[1]-&gt;labouts2 fle[8].out[1]-&gt;labouts2 fle[9].out[1]-&gt;labouts2 open open open open open open open open open open fle[0].out[3]-&gt;labouts4 fle[1].out[3]-&gt;labouts4 fle[2].out[3]-&gt;labouts4 fle[3].out[3]-&gt;labouts4 fle[4].out[3]-&gt;labouts4 fle[5].out[3]-&gt;labouts4 fle[6].out[3]-&gt;labouts4 fle[7].out[3]-&gt;labouts4 fle[8].out[3]-&gt;labouts4 fle[9].out[3]-&gt;labouts4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n12338abc" instance="fle[0]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n12338abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12338abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12338abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12338abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12338abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n12425abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12425abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12425abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12425abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12425abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n12428abc" instance="fle[1]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n12428abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12428abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12428abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12428abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12428abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n12431abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12431abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12431abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12431abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12431abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n12434abc" instance="fle[2]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n12434abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12434abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12434abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12434abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12434abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n12437abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12437abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12437abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12437abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12437abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n12440abc" instance="fle[3]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n12440abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12440abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12440abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12440abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12440abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n12443abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12443abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12443abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12443abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12443abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n12448abc" instance="fle[4]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n12451abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12451abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12451abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12451abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12451abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n12448abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12448abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12448abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12448abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12448abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n12454abc" instance="fle[5]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n12454abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12454abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12454abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12454abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12454abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n12457abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12457abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12457abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12457abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12457abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n12460abc" instance="fle[6]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n12463abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12463abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12463abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12463abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12463abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n12460abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12460abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12460abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12460abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12460abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n12466abc" instance="fle[7]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n12469abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12469abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12469abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12469abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12469abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n12466abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12466abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12466abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12466abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12466abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n12478abc" instance="fle[8]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n12481abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12481abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12481abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12481abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12481abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n12478abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12478abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12478abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12478abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12478abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n12472abc" instance="fle[9]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n12472abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12472abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12472abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12472abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12472abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n12475abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12475abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12475abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12475abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12475abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="n12341abc" instance="clb[60]" mode="default">
		<inputs>
			<port name="I1">open open open open open open open open open open open open open open open</port>
			<port name="I2">open open open open open open open open open open open open open open open</port>
			<port name="I3">open open open open open open open open open open open open open open open</port>
			<port name="I4">open open open open open open open open open open open open open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open open lab[0].O[10]-&gt;output lab[0].O[11]-&gt;output lab[0].O[12]-&gt;output lab[0].O[13]-&gt;output lab[0].O[14]-&gt;output lab[0].O[15]-&gt;output lab[0].O[16]-&gt;output lab[0].O[17]-&gt;output lab[0].O[18]-&gt;output lab[0].O[19]-&gt;output open open open open open open open open open open lab[0].O[30]-&gt;output lab[0].O[31]-&gt;output lab[0].O[32]-&gt;output lab[0].O[33]-&gt;output lab[0].O[34]-&gt;output lab[0].O[35]-&gt;output lab[0].O[36]-&gt;output lab[0].O[37]-&gt;output lab[0].O[38]-&gt;output lab[0].O[39]-&gt;output</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="n12341abc" instance="lab[0]" mode="default">
			<inputs>
				<port name="I1">open open open open open open open open open open open open open open open</port>
				<port name="I2">open open open open open open open open open open open open open open open</port>
				<port name="I3">open open open open open open open open open open open open open open open</port>
				<port name="I4">open open open open open open open open open open open open open open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="O">open open open open open open open open open open fle[0].out[1]-&gt;labouts2 fle[1].out[1]-&gt;labouts2 fle[2].out[1]-&gt;labouts2 fle[3].out[1]-&gt;labouts2 fle[4].out[1]-&gt;labouts2 fle[5].out[1]-&gt;labouts2 fle[6].out[1]-&gt;labouts2 fle[7].out[1]-&gt;labouts2 fle[8].out[1]-&gt;labouts2 fle[9].out[1]-&gt;labouts2 open open open open open open open open open open fle[0].out[3]-&gt;labouts4 fle[1].out[3]-&gt;labouts4 fle[2].out[3]-&gt;labouts4 fle[3].out[3]-&gt;labouts4 fle[4].out[3]-&gt;labouts4 fle[5].out[3]-&gt;labouts4 fle[6].out[3]-&gt;labouts4 fle[7].out[3]-&gt;labouts4 fle[8].out[3]-&gt;labouts4 fle[9].out[3]-&gt;labouts4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n12341abc" instance="fle[0]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n12341abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12341abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12341abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12341abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12341abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n12487abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12487abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12487abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12487abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12487abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n12490abc" instance="fle[1]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n12490abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12490abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12490abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12490abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12490abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n12493abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12493abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12493abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12493abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12493abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n12496abc" instance="fle[2]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n12496abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12496abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12496abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12496abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12496abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n12499abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12499abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12499abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12499abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12499abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n12502abc" instance="fle[3]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n12502abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12502abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12502abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12502abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12502abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n12505abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12505abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12505abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12505abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12505abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n12508abc" instance="fle[4]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n12511abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12511abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12511abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12511abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12511abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n12508abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12508abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12508abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12508abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12508abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n12514abc" instance="fle[5]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n12514abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12514abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12514abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12514abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12514abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n12517abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12517abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12517abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12517abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12517abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n12520abc" instance="fle[6]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n12523abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12523abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12523abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12523abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12523abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n12520abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12520abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12520abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12520abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12520abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n12526abc" instance="fle[7]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n12529abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12529abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12529abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12529abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12529abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n12526abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12526abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12526abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12526abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12526abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n12538abc" instance="fle[8]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n12541abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12541abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12541abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12541abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12541abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n12538abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12538abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12538abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12538abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12538abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n12532abc" instance="fle[9]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n12532abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12532abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12532abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12532abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12532abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n12535abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12535abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12535abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12535abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12535abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="n12344abc" instance="clb[61]" mode="default">
		<inputs>
			<port name="I1">open open open open open open open open open open open open open open open</port>
			<port name="I2">open open open open open open open open open open open open open open open</port>
			<port name="I3">open open open open open open open open open open open open open open open</port>
			<port name="I4">open open open open open open open open open open open open open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open open lab[0].O[10]-&gt;output lab[0].O[11]-&gt;output lab[0].O[12]-&gt;output lab[0].O[13]-&gt;output lab[0].O[14]-&gt;output lab[0].O[15]-&gt;output lab[0].O[16]-&gt;output lab[0].O[17]-&gt;output lab[0].O[18]-&gt;output lab[0].O[19]-&gt;output open open open open open open open open open open lab[0].O[30]-&gt;output lab[0].O[31]-&gt;output lab[0].O[32]-&gt;output lab[0].O[33]-&gt;output lab[0].O[34]-&gt;output lab[0].O[35]-&gt;output lab[0].O[36]-&gt;output lab[0].O[37]-&gt;output lab[0].O[38]-&gt;output lab[0].O[39]-&gt;output</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="n12344abc" instance="lab[0]" mode="default">
			<inputs>
				<port name="I1">open open open open open open open open open open open open open open open</port>
				<port name="I2">open open open open open open open open open open open open open open open</port>
				<port name="I3">open open open open open open open open open open open open open open open</port>
				<port name="I4">open open open open open open open open open open open open open open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="O">open open open open open open open open open open fle[0].out[1]-&gt;labouts2 fle[1].out[1]-&gt;labouts2 fle[2].out[1]-&gt;labouts2 fle[3].out[1]-&gt;labouts2 fle[4].out[1]-&gt;labouts2 fle[5].out[1]-&gt;labouts2 fle[6].out[1]-&gt;labouts2 fle[7].out[1]-&gt;labouts2 fle[8].out[1]-&gt;labouts2 fle[9].out[1]-&gt;labouts2 open open open open open open open open open open fle[0].out[3]-&gt;labouts4 fle[1].out[3]-&gt;labouts4 fle[2].out[3]-&gt;labouts4 fle[3].out[3]-&gt;labouts4 fle[4].out[3]-&gt;labouts4 fle[5].out[3]-&gt;labouts4 fle[6].out[3]-&gt;labouts4 fle[7].out[3]-&gt;labouts4 fle[8].out[3]-&gt;labouts4 fle[9].out[3]-&gt;labouts4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n12344abc" instance="fle[0]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n12344abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12344abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12344abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12344abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12344abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n12547abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12547abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12547abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12547abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12547abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n12550abc" instance="fle[1]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n12550abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12550abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12550abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12550abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12550abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n12553abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12553abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12553abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12553abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12553abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n12544abc" instance="fle[2]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n12544abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12544abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12544abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12544abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12544abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n12484abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12484abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12484abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12484abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12484abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n12422abc" instance="fle[3]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n12422abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12422abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12422abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12422abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12422abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n12419abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12419abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12419abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12419abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12419abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n12416abc" instance="fle[4]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n12413abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12413abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12413abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12413abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12413abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n12416abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12416abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12416abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12416abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12416abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n12410abc" instance="fle[5]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n12410abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12410abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12410abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12410abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12410abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n12407abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12407abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12407abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12407abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12407abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n12404abc" instance="fle[6]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n12401abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12401abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12401abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12401abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12401abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n12404abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12404abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12404abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12404abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12404abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n12398abc" instance="fle[7]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n12395abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12395abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12395abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12395abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12395abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n12398abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12398abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12398abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12398abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12398abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n12386abc" instance="fle[8]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n12383abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12383abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12383abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12383abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12383abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n12386abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12386abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12386abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12386abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12386abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n12392abc" instance="fle[9]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n12392abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12392abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12392abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12392abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12392abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n12389abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12389abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12389abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12389abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12389abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="n12347abc" instance="clb[62]" mode="default">
		<inputs>
			<port name="I1">open open open open open open open open open open open open open open open</port>
			<port name="I2">open open open open open open open open open open open open open open open</port>
			<port name="I3">open open open open open open open open open open open open open open open</port>
			<port name="I4">open open open open open open open open open open open open open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open open lab[0].O[10]-&gt;output lab[0].O[11]-&gt;output lab[0].O[12]-&gt;output lab[0].O[13]-&gt;output lab[0].O[14]-&gt;output lab[0].O[15]-&gt;output open open open open open open open open open open open open open open lab[0].O[30]-&gt;output lab[0].O[31]-&gt;output lab[0].O[32]-&gt;output lab[0].O[33]-&gt;output lab[0].O[34]-&gt;output lab[0].O[35]-&gt;output open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="n12347abc" instance="lab[0]" mode="default">
			<inputs>
				<port name="I1">open open open open open open open open open open open open open open open</port>
				<port name="I2">open open open open open open open open open open open open open open open</port>
				<port name="I3">open open open open open open open open open open open open open open open</port>
				<port name="I4">open open open open open open open open open open open open open open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="O">open open open open open open open open open open fle[0].out[1]-&gt;labouts2 fle[1].out[1]-&gt;labouts2 fle[2].out[1]-&gt;labouts2 fle[3].out[1]-&gt;labouts2 fle[4].out[1]-&gt;labouts2 fle[5].out[1]-&gt;labouts2 open open open open open open open open open open open open open open fle[0].out[3]-&gt;labouts4 fle[1].out[3]-&gt;labouts4 fle[2].out[3]-&gt;labouts4 fle[3].out[3]-&gt;labouts4 fle[4].out[3]-&gt;labouts4 fle[5].out[3]-&gt;labouts4 open open open open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n12347abc" instance="fle[0]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n12347abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12347abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12347abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12347abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12347abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n12380abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12380abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12380abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12380abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12380abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n12377abc" instance="fle[1]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n12377abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12377abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12377abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12377abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12377abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n12374abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12374abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12374abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12374abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12374abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n12371abc" instance="fle[2]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n12371abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12371abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12371abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12371abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12371abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n12368abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12368abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12368abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12368abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12368abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n12365abc" instance="fle[3]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n12365abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12365abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12365abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12365abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12365abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n12362abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12362abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12362abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12362abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12362abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n12359abc" instance="fle[4]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n12356abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12356abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12356abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12356abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12356abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n12359abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12359abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12359abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12359abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12359abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n12353abc" instance="fle[5]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n12353abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12353abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12353abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12353abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12353abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n12350abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12350abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12350abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12350abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12350abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="open" instance="fle[6]" />
			<block name="open" instance="fle[7]" />
			<block name="open" instance="fle[8]" />
			<block name="open" instance="fle[9]" />
		</block>
	</block>
	<block name="n12845abc" instance="clb[63]" mode="default">
		<inputs>
			<port name="I1">open open open open open open open open open open open open open open open</port>
			<port name="I2">open open open open open open open open open open open open open open open</port>
			<port name="I3">open open open open open open open open open open open open open open open</port>
			<port name="I4">open open open open open open open open open open open open open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open open lab[0].O[10]-&gt;output lab[0].O[11]-&gt;output lab[0].O[12]-&gt;output lab[0].O[13]-&gt;output lab[0].O[14]-&gt;output lab[0].O[15]-&gt;output lab[0].O[16]-&gt;output lab[0].O[17]-&gt;output lab[0].O[18]-&gt;output lab[0].O[19]-&gt;output open open open open open open open open open open lab[0].O[30]-&gt;output lab[0].O[31]-&gt;output lab[0].O[32]-&gt;output lab[0].O[33]-&gt;output lab[0].O[34]-&gt;output lab[0].O[35]-&gt;output lab[0].O[36]-&gt;output lab[0].O[37]-&gt;output lab[0].O[38]-&gt;output lab[0].O[39]-&gt;output</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="n12845abc" instance="lab[0]" mode="default">
			<inputs>
				<port name="I1">open open open open open open open open open open open open open open open</port>
				<port name="I2">open open open open open open open open open open open open open open open</port>
				<port name="I3">open open open open open open open open open open open open open open open</port>
				<port name="I4">open open open open open open open open open open open open open open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="O">open open open open open open open open open open fle[0].out[1]-&gt;labouts2 fle[1].out[1]-&gt;labouts2 fle[2].out[1]-&gt;labouts2 fle[3].out[1]-&gt;labouts2 fle[4].out[1]-&gt;labouts2 fle[5].out[1]-&gt;labouts2 fle[6].out[1]-&gt;labouts2 fle[7].out[1]-&gt;labouts2 fle[8].out[1]-&gt;labouts2 fle[9].out[1]-&gt;labouts2 open open open open open open open open open open fle[0].out[3]-&gt;labouts4 fle[1].out[3]-&gt;labouts4 fle[2].out[3]-&gt;labouts4 fle[3].out[3]-&gt;labouts4 fle[4].out[3]-&gt;labouts4 fle[5].out[3]-&gt;labouts4 fle[6].out[3]-&gt;labouts4 fle[7].out[3]-&gt;labouts4 fle[8].out[3]-&gt;labouts4 fle[9].out[3]-&gt;labouts4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n12845abc" instance="fle[0]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n12845abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12845abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12845abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12845abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12845abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n12932abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12932abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12932abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12932abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12932abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n12935abc" instance="fle[1]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n12935abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12935abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12935abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12935abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12935abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n12938abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12938abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12938abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12938abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12938abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n12941abc" instance="fle[2]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n12941abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12941abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12941abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12941abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12941abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n12944abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12944abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12944abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12944abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12944abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n12947abc" instance="fle[3]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n12947abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12947abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12947abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12947abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12947abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n12950abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12950abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12950abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12950abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12950abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n12955abc" instance="fle[4]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n12958abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12958abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12958abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12958abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12958abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n12955abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12955abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12955abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12955abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12955abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n12961abc" instance="fle[5]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n12961abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12961abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12961abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12961abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12961abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n12964abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12964abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12964abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12964abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12964abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n12967abc" instance="fle[6]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n12970abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12970abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12970abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12970abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12970abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n12967abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12967abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12967abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12967abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12967abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n12973abc" instance="fle[7]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n12976abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12976abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12976abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12976abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12976abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n12973abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12973abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12973abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12973abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12973abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n12985abc" instance="fle[8]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n12988abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12988abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12988abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12988abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12988abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n12985abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12985abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12985abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12985abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12985abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n12979abc" instance="fle[9]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n12979abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12979abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12979abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12979abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12979abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n12982abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12982abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12982abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12982abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12982abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="n12848abc" instance="clb[64]" mode="default">
		<inputs>
			<port name="I1">open open open open open open open open open open open open open open open</port>
			<port name="I2">open open open open open open open open open open open open open open open</port>
			<port name="I3">open open open open open open open open open open open open open open open</port>
			<port name="I4">open open open open open open open open open open open open open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open open lab[0].O[10]-&gt;output lab[0].O[11]-&gt;output lab[0].O[12]-&gt;output lab[0].O[13]-&gt;output lab[0].O[14]-&gt;output lab[0].O[15]-&gt;output lab[0].O[16]-&gt;output lab[0].O[17]-&gt;output lab[0].O[18]-&gt;output lab[0].O[19]-&gt;output open open open open open open open open open open lab[0].O[30]-&gt;output lab[0].O[31]-&gt;output lab[0].O[32]-&gt;output lab[0].O[33]-&gt;output lab[0].O[34]-&gt;output lab[0].O[35]-&gt;output lab[0].O[36]-&gt;output lab[0].O[37]-&gt;output lab[0].O[38]-&gt;output lab[0].O[39]-&gt;output</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="n12848abc" instance="lab[0]" mode="default">
			<inputs>
				<port name="I1">open open open open open open open open open open open open open open open</port>
				<port name="I2">open open open open open open open open open open open open open open open</port>
				<port name="I3">open open open open open open open open open open open open open open open</port>
				<port name="I4">open open open open open open open open open open open open open open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="O">open open open open open open open open open open fle[0].out[1]-&gt;labouts2 fle[1].out[1]-&gt;labouts2 fle[2].out[1]-&gt;labouts2 fle[3].out[1]-&gt;labouts2 fle[4].out[1]-&gt;labouts2 fle[5].out[1]-&gt;labouts2 fle[6].out[1]-&gt;labouts2 fle[7].out[1]-&gt;labouts2 fle[8].out[1]-&gt;labouts2 fle[9].out[1]-&gt;labouts2 open open open open open open open open open open fle[0].out[3]-&gt;labouts4 fle[1].out[3]-&gt;labouts4 fle[2].out[3]-&gt;labouts4 fle[3].out[3]-&gt;labouts4 fle[4].out[3]-&gt;labouts4 fle[5].out[3]-&gt;labouts4 fle[6].out[3]-&gt;labouts4 fle[7].out[3]-&gt;labouts4 fle[8].out[3]-&gt;labouts4 fle[9].out[3]-&gt;labouts4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n12848abc" instance="fle[0]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n12848abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12848abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12848abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12848abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12848abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n12994abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12994abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12994abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12994abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12994abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n12997abc" instance="fle[1]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n12997abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12997abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12997abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12997abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12997abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n13000abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13000abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13000abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13000abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13000abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n13003abc" instance="fle[2]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n13003abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13003abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13003abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13003abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13003abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n13006abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13006abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13006abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13006abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13006abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n13009abc" instance="fle[3]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n13009abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13009abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13009abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13009abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13009abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n13012abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13012abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13012abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13012abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13012abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n13015abc" instance="fle[4]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n13018abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13018abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13018abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13018abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13018abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n13015abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13015abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13015abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13015abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13015abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n13021abc" instance="fle[5]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n13021abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13021abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13021abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13021abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13021abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n13024abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13024abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13024abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13024abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13024abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n13027abc" instance="fle[6]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n13030abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13030abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13030abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13030abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13030abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n13027abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13027abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13027abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13027abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13027abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n13033abc" instance="fle[7]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n13036abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13036abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13036abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13036abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13036abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n13033abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13033abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13033abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13033abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13033abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n13045abc" instance="fle[8]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n13048abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13048abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13048abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13048abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13048abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n13045abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13045abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13045abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13045abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13045abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n13039abc" instance="fle[9]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n13039abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13039abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13039abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13039abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13039abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n13042abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13042abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13042abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13042abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13042abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="n12851abc" instance="clb[65]" mode="default">
		<inputs>
			<port name="I1">open open open open open open open open open open open open open open open</port>
			<port name="I2">open open open open open open open open open open open open open open open</port>
			<port name="I3">open open open open open open open open open open open open open open open</port>
			<port name="I4">open open open open open open open open open open open open open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open open lab[0].O[10]-&gt;output lab[0].O[11]-&gt;output lab[0].O[12]-&gt;output lab[0].O[13]-&gt;output lab[0].O[14]-&gt;output lab[0].O[15]-&gt;output lab[0].O[16]-&gt;output lab[0].O[17]-&gt;output lab[0].O[18]-&gt;output lab[0].O[19]-&gt;output open open open open open open open open open open lab[0].O[30]-&gt;output lab[0].O[31]-&gt;output lab[0].O[32]-&gt;output lab[0].O[33]-&gt;output lab[0].O[34]-&gt;output lab[0].O[35]-&gt;output lab[0].O[36]-&gt;output lab[0].O[37]-&gt;output lab[0].O[38]-&gt;output lab[0].O[39]-&gt;output</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="n12851abc" instance="lab[0]" mode="default">
			<inputs>
				<port name="I1">open open open open open open open open open open open open open open open</port>
				<port name="I2">open open open open open open open open open open open open open open open</port>
				<port name="I3">open open open open open open open open open open open open open open open</port>
				<port name="I4">open open open open open open open open open open open open open open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="O">open open open open open open open open open open fle[0].out[1]-&gt;labouts2 fle[1].out[1]-&gt;labouts2 fle[2].out[1]-&gt;labouts2 fle[3].out[1]-&gt;labouts2 fle[4].out[1]-&gt;labouts2 fle[5].out[1]-&gt;labouts2 fle[6].out[1]-&gt;labouts2 fle[7].out[1]-&gt;labouts2 fle[8].out[1]-&gt;labouts2 fle[9].out[1]-&gt;labouts2 open open open open open open open open open open fle[0].out[3]-&gt;labouts4 fle[1].out[3]-&gt;labouts4 fle[2].out[3]-&gt;labouts4 fle[3].out[3]-&gt;labouts4 fle[4].out[3]-&gt;labouts4 fle[5].out[3]-&gt;labouts4 fle[6].out[3]-&gt;labouts4 fle[7].out[3]-&gt;labouts4 fle[8].out[3]-&gt;labouts4 fle[9].out[3]-&gt;labouts4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n12851abc" instance="fle[0]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n12851abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12851abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12851abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12851abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12851abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n13054abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13054abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13054abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13054abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13054abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n13057abc" instance="fle[1]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n13057abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13057abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13057abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13057abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13057abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n13060abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13060abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13060abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13060abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13060abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n13051abc" instance="fle[2]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n13051abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13051abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13051abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13051abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13051abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n12991abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12991abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12991abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12991abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12991abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n12929abc" instance="fle[3]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n12929abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12929abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12929abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12929abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12929abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n12926abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12926abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12926abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12926abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12926abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n12923abc" instance="fle[4]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n12920abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12920abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12920abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12920abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12920abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n12923abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12923abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12923abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12923abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12923abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n12917abc" instance="fle[5]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n12917abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12917abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12917abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12917abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12917abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n12914abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12914abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12914abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12914abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12914abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n12911abc" instance="fle[6]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n12908abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12908abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12908abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12908abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12908abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n12911abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12911abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12911abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12911abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12911abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n12905abc" instance="fle[7]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n12902abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12902abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12902abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12902abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12902abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n12905abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12905abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12905abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12905abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12905abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n12893abc" instance="fle[8]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n12890abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12890abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12890abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12890abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12890abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n12893abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12893abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12893abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12893abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12893abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n12899abc" instance="fle[9]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n12899abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12899abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12899abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12899abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12899abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n12896abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12896abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12896abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12896abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12896abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="n12854abc" instance="clb[66]" mode="default">
		<inputs>
			<port name="I1">open open open open open open open open open open open open open open open</port>
			<port name="I2">open open open open open open open open open open open open open open open</port>
			<port name="I3">open open open open open open open open open open open open open open open</port>
			<port name="I4">open open open open open open open open open open open open open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open open lab[0].O[10]-&gt;output lab[0].O[11]-&gt;output lab[0].O[12]-&gt;output lab[0].O[13]-&gt;output lab[0].O[14]-&gt;output lab[0].O[15]-&gt;output open open open open open open open open open open open open open open lab[0].O[30]-&gt;output lab[0].O[31]-&gt;output lab[0].O[32]-&gt;output lab[0].O[33]-&gt;output lab[0].O[34]-&gt;output lab[0].O[35]-&gt;output open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="n12854abc" instance="lab[0]" mode="default">
			<inputs>
				<port name="I1">open open open open open open open open open open open open open open open</port>
				<port name="I2">open open open open open open open open open open open open open open open</port>
				<port name="I3">open open open open open open open open open open open open open open open</port>
				<port name="I4">open open open open open open open open open open open open open open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="O">open open open open open open open open open open fle[0].out[1]-&gt;labouts2 fle[1].out[1]-&gt;labouts2 fle[2].out[1]-&gt;labouts2 fle[3].out[1]-&gt;labouts2 fle[4].out[1]-&gt;labouts2 fle[5].out[1]-&gt;labouts2 open open open open open open open open open open open open open open fle[0].out[3]-&gt;labouts4 fle[1].out[3]-&gt;labouts4 fle[2].out[3]-&gt;labouts4 fle[3].out[3]-&gt;labouts4 fle[4].out[3]-&gt;labouts4 fle[5].out[3]-&gt;labouts4 open open open open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n12854abc" instance="fle[0]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n12854abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12854abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12854abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12854abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12854abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n12887abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12887abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12887abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12887abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12887abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n12884abc" instance="fle[1]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n12884abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12884abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12884abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12884abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12884abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n12881abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12881abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12881abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12881abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12881abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n12878abc" instance="fle[2]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n12878abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12878abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12878abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12878abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12878abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n12875abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12875abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12875abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12875abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12875abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n12872abc" instance="fle[3]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n12872abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12872abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12872abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12872abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12872abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n12869abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12869abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12869abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12869abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12869abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n12866abc" instance="fle[4]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n12863abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12863abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12863abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12863abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12863abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n12866abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12866abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12866abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12866abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12866abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n12860abc" instance="fle[5]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n12860abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12860abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12860abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12860abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12860abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n12857abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n12857abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n12857abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n12857abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n12857abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="open" instance="fle[6]" />
			<block name="open" instance="fle[7]" />
			<block name="open" instance="fle[8]" />
			<block name="open" instance="fle[9]" />
		</block>
	</block>
	<block name="n13352abc" instance="clb[67]" mode="default">
		<inputs>
			<port name="I1">open open open open open open open open open open open open open open open</port>
			<port name="I2">open open open open open open open open open open open open open open open</port>
			<port name="I3">open open open open open open open open open open open open open open open</port>
			<port name="I4">open open open open open open open open open open open open open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open open lab[0].O[10]-&gt;output lab[0].O[11]-&gt;output lab[0].O[12]-&gt;output lab[0].O[13]-&gt;output lab[0].O[14]-&gt;output lab[0].O[15]-&gt;output lab[0].O[16]-&gt;output lab[0].O[17]-&gt;output lab[0].O[18]-&gt;output lab[0].O[19]-&gt;output open open open open open open open open open open lab[0].O[30]-&gt;output lab[0].O[31]-&gt;output lab[0].O[32]-&gt;output lab[0].O[33]-&gt;output lab[0].O[34]-&gt;output lab[0].O[35]-&gt;output lab[0].O[36]-&gt;output lab[0].O[37]-&gt;output lab[0].O[38]-&gt;output lab[0].O[39]-&gt;output</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="n13352abc" instance="lab[0]" mode="default">
			<inputs>
				<port name="I1">open open open open open open open open open open open open open open open</port>
				<port name="I2">open open open open open open open open open open open open open open open</port>
				<port name="I3">open open open open open open open open open open open open open open open</port>
				<port name="I4">open open open open open open open open open open open open open open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="O">open open open open open open open open open open fle[0].out[1]-&gt;labouts2 fle[1].out[1]-&gt;labouts2 fle[2].out[1]-&gt;labouts2 fle[3].out[1]-&gt;labouts2 fle[4].out[1]-&gt;labouts2 fle[5].out[1]-&gt;labouts2 fle[6].out[1]-&gt;labouts2 fle[7].out[1]-&gt;labouts2 fle[8].out[1]-&gt;labouts2 fle[9].out[1]-&gt;labouts2 open open open open open open open open open open fle[0].out[3]-&gt;labouts4 fle[1].out[3]-&gt;labouts4 fle[2].out[3]-&gt;labouts4 fle[3].out[3]-&gt;labouts4 fle[4].out[3]-&gt;labouts4 fle[5].out[3]-&gt;labouts4 fle[6].out[3]-&gt;labouts4 fle[7].out[3]-&gt;labouts4 fle[8].out[3]-&gt;labouts4 fle[9].out[3]-&gt;labouts4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n13352abc" instance="fle[0]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n13352abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13352abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13352abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13352abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13352abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n13439abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13439abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13439abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13439abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13439abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n13442abc" instance="fle[1]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n13442abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13442abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13442abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13442abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13442abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n13445abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13445abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13445abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13445abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13445abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n13448abc" instance="fle[2]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n13448abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13448abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13448abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13448abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13448abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n13451abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13451abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13451abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13451abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13451abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n13454abc" instance="fle[3]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n13454abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13454abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13454abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13454abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13454abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n13457abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13457abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13457abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13457abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13457abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n13462abc" instance="fle[4]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n13465abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13465abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13465abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13465abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13465abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n13462abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13462abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13462abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13462abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13462abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n13468abc" instance="fle[5]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n13468abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13468abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13468abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13468abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13468abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n13471abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13471abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13471abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13471abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13471abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n13474abc" instance="fle[6]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n13477abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13477abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13477abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13477abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13477abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n13474abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13474abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13474abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13474abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13474abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n13480abc" instance="fle[7]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n13483abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13483abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13483abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13483abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13483abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n13480abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13480abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13480abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13480abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13480abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n13492abc" instance="fle[8]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n13495abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13495abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13495abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13495abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13495abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n13492abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13492abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13492abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13492abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13492abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n13486abc" instance="fle[9]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n13486abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13486abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13486abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13486abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13486abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n13489abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13489abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13489abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13489abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13489abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="n13355abc" instance="clb[68]" mode="default">
		<inputs>
			<port name="I1">open open open open open open open open open open open open open open open</port>
			<port name="I2">open open open open open open open open open open open open open open open</port>
			<port name="I3">open open open open open open open open open open open open open open open</port>
			<port name="I4">open open open open open open open open open open open open open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open open lab[0].O[10]-&gt;output lab[0].O[11]-&gt;output lab[0].O[12]-&gt;output lab[0].O[13]-&gt;output lab[0].O[14]-&gt;output lab[0].O[15]-&gt;output lab[0].O[16]-&gt;output lab[0].O[17]-&gt;output lab[0].O[18]-&gt;output lab[0].O[19]-&gt;output open open open open open open open open open open lab[0].O[30]-&gt;output lab[0].O[31]-&gt;output lab[0].O[32]-&gt;output lab[0].O[33]-&gt;output lab[0].O[34]-&gt;output lab[0].O[35]-&gt;output lab[0].O[36]-&gt;output lab[0].O[37]-&gt;output lab[0].O[38]-&gt;output lab[0].O[39]-&gt;output</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="n13355abc" instance="lab[0]" mode="default">
			<inputs>
				<port name="I1">open open open open open open open open open open open open open open open</port>
				<port name="I2">open open open open open open open open open open open open open open open</port>
				<port name="I3">open open open open open open open open open open open open open open open</port>
				<port name="I4">open open open open open open open open open open open open open open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="O">open open open open open open open open open open fle[0].out[1]-&gt;labouts2 fle[1].out[1]-&gt;labouts2 fle[2].out[1]-&gt;labouts2 fle[3].out[1]-&gt;labouts2 fle[4].out[1]-&gt;labouts2 fle[5].out[1]-&gt;labouts2 fle[6].out[1]-&gt;labouts2 fle[7].out[1]-&gt;labouts2 fle[8].out[1]-&gt;labouts2 fle[9].out[1]-&gt;labouts2 open open open open open open open open open open fle[0].out[3]-&gt;labouts4 fle[1].out[3]-&gt;labouts4 fle[2].out[3]-&gt;labouts4 fle[3].out[3]-&gt;labouts4 fle[4].out[3]-&gt;labouts4 fle[5].out[3]-&gt;labouts4 fle[6].out[3]-&gt;labouts4 fle[7].out[3]-&gt;labouts4 fle[8].out[3]-&gt;labouts4 fle[9].out[3]-&gt;labouts4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n13355abc" instance="fle[0]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n13355abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13355abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13355abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13355abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13355abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n13501abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13501abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13501abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13501abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13501abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n13504abc" instance="fle[1]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n13504abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13504abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13504abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13504abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13504abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n13507abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13507abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13507abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13507abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13507abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n13510abc" instance="fle[2]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n13510abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13510abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13510abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13510abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13510abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n13513abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13513abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13513abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13513abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13513abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n13516abc" instance="fle[3]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n13516abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13516abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13516abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13516abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13516abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n13519abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13519abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13519abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13519abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13519abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n13522abc" instance="fle[4]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n13525abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13525abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13525abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13525abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13525abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n13522abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13522abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13522abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13522abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13522abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n13528abc" instance="fle[5]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n13528abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13528abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13528abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13528abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13528abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n13531abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13531abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13531abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13531abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13531abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n13534abc" instance="fle[6]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n13537abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13537abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13537abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13537abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13537abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n13534abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13534abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13534abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13534abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13534abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n13540abc" instance="fle[7]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n13543abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13543abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13543abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13543abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13543abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n13540abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13540abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13540abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13540abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13540abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n13552abc" instance="fle[8]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n13555abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13555abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13555abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13555abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13555abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n13552abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13552abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13552abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13552abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13552abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n13546abc" instance="fle[9]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n13546abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13546abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13546abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13546abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13546abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n13549abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13549abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13549abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13549abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13549abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="n13358abc" instance="clb[69]" mode="default">
		<inputs>
			<port name="I1">open open open open open open open open open open open open open open open</port>
			<port name="I2">open open open open open open open open open open open open open open open</port>
			<port name="I3">open open open open open open open open open open open open open open open</port>
			<port name="I4">open open open open open open open open open open open open open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open open lab[0].O[10]-&gt;output lab[0].O[11]-&gt;output lab[0].O[12]-&gt;output lab[0].O[13]-&gt;output lab[0].O[14]-&gt;output lab[0].O[15]-&gt;output lab[0].O[16]-&gt;output lab[0].O[17]-&gt;output lab[0].O[18]-&gt;output lab[0].O[19]-&gt;output open open open open open open open open open open lab[0].O[30]-&gt;output lab[0].O[31]-&gt;output lab[0].O[32]-&gt;output lab[0].O[33]-&gt;output lab[0].O[34]-&gt;output lab[0].O[35]-&gt;output lab[0].O[36]-&gt;output lab[0].O[37]-&gt;output lab[0].O[38]-&gt;output lab[0].O[39]-&gt;output</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="n13358abc" instance="lab[0]" mode="default">
			<inputs>
				<port name="I1">open open open open open open open open open open open open open open open</port>
				<port name="I2">open open open open open open open open open open open open open open open</port>
				<port name="I3">open open open open open open open open open open open open open open open</port>
				<port name="I4">open open open open open open open open open open open open open open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="O">open open open open open open open open open open fle[0].out[1]-&gt;labouts2 fle[1].out[1]-&gt;labouts2 fle[2].out[1]-&gt;labouts2 fle[3].out[1]-&gt;labouts2 fle[4].out[1]-&gt;labouts2 fle[5].out[1]-&gt;labouts2 fle[6].out[1]-&gt;labouts2 fle[7].out[1]-&gt;labouts2 fle[8].out[1]-&gt;labouts2 fle[9].out[1]-&gt;labouts2 open open open open open open open open open open fle[0].out[3]-&gt;labouts4 fle[1].out[3]-&gt;labouts4 fle[2].out[3]-&gt;labouts4 fle[3].out[3]-&gt;labouts4 fle[4].out[3]-&gt;labouts4 fle[5].out[3]-&gt;labouts4 fle[6].out[3]-&gt;labouts4 fle[7].out[3]-&gt;labouts4 fle[8].out[3]-&gt;labouts4 fle[9].out[3]-&gt;labouts4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n13358abc" instance="fle[0]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n13358abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13358abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13358abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13358abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13358abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n13561abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13561abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13561abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13561abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13561abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n13564abc" instance="fle[1]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n13564abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13564abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13564abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13564abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13564abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n13567abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13567abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13567abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13567abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13567abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n13558abc" instance="fle[2]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n13558abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13558abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13558abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13558abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13558abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n13498abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13498abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13498abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13498abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13498abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n13436abc" instance="fle[3]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n13436abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13436abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13436abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13436abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13436abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n13433abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13433abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13433abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13433abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13433abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n13430abc" instance="fle[4]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n13427abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13427abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13427abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13427abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13427abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n13430abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13430abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13430abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13430abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13430abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n13424abc" instance="fle[5]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n13424abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13424abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13424abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13424abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13424abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n13421abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13421abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13421abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13421abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13421abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n13418abc" instance="fle[6]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n13415abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13415abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13415abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13415abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13415abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n13418abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13418abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13418abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13418abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13418abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n13412abc" instance="fle[7]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n13409abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13409abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13409abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13409abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13409abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n13412abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13412abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13412abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13412abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13412abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n13400abc" instance="fle[8]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n13397abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13397abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13397abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13397abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13397abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n13400abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13400abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13400abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13400abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13400abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n13406abc" instance="fle[9]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n13406abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13406abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13406abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13406abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13406abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n13403abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13403abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13403abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13403abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13403abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="n13361abc" instance="clb[70]" mode="default">
		<inputs>
			<port name="I1">open open open open open open open open open open open open open open open</port>
			<port name="I2">open open open open open open open open open open open open open open open</port>
			<port name="I3">open open open open open open open open open open open open open open open</port>
			<port name="I4">open open open open open open open open open open open open open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open open lab[0].O[10]-&gt;output lab[0].O[11]-&gt;output lab[0].O[12]-&gt;output lab[0].O[13]-&gt;output lab[0].O[14]-&gt;output lab[0].O[15]-&gt;output open open open open open open open open open open open open open open lab[0].O[30]-&gt;output lab[0].O[31]-&gt;output lab[0].O[32]-&gt;output lab[0].O[33]-&gt;output lab[0].O[34]-&gt;output lab[0].O[35]-&gt;output open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="n13361abc" instance="lab[0]" mode="default">
			<inputs>
				<port name="I1">open open open open open open open open open open open open open open open</port>
				<port name="I2">open open open open open open open open open open open open open open open</port>
				<port name="I3">open open open open open open open open open open open open open open open</port>
				<port name="I4">open open open open open open open open open open open open open open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="O">open open open open open open open open open open fle[0].out[1]-&gt;labouts2 fle[1].out[1]-&gt;labouts2 fle[2].out[1]-&gt;labouts2 fle[3].out[1]-&gt;labouts2 fle[4].out[1]-&gt;labouts2 fle[5].out[1]-&gt;labouts2 open open open open open open open open open open open open open open fle[0].out[3]-&gt;labouts4 fle[1].out[3]-&gt;labouts4 fle[2].out[3]-&gt;labouts4 fle[3].out[3]-&gt;labouts4 fle[4].out[3]-&gt;labouts4 fle[5].out[3]-&gt;labouts4 open open open open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n13361abc" instance="fle[0]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n13361abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13361abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13361abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13361abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13361abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n13394abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13394abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13394abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13394abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13394abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n13391abc" instance="fle[1]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n13391abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13391abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13391abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13391abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13391abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n13388abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13388abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13388abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13388abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13388abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n13385abc" instance="fle[2]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n13385abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13385abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13385abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13385abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13385abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n13382abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13382abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13382abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13382abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13382abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n13379abc" instance="fle[3]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n13379abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13379abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13379abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13379abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13379abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n13376abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13376abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13376abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13376abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13376abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n13373abc" instance="fle[4]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n13370abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13370abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13370abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13370abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13370abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n13373abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13373abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13373abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13373abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13373abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n13367abc" instance="fle[5]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n13367abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13367abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13367abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13367abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13367abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n13364abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13364abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13364abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13364abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13364abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="open" instance="fle[6]" />
			<block name="open" instance="fle[7]" />
			<block name="open" instance="fle[8]" />
			<block name="open" instance="fle[9]" />
		</block>
	</block>
	<block name="n13859abc" instance="clb[71]" mode="default">
		<inputs>
			<port name="I1">open open open open open open open open open open open open open open open</port>
			<port name="I2">open open open open open open open open open open open open open open open</port>
			<port name="I3">open open open open open open open open open open open open open open open</port>
			<port name="I4">open open open open open open open open open open open open open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open open lab[0].O[10]-&gt;output lab[0].O[11]-&gt;output lab[0].O[12]-&gt;output lab[0].O[13]-&gt;output lab[0].O[14]-&gt;output lab[0].O[15]-&gt;output lab[0].O[16]-&gt;output lab[0].O[17]-&gt;output lab[0].O[18]-&gt;output lab[0].O[19]-&gt;output open open open open open open open open open open lab[0].O[30]-&gt;output lab[0].O[31]-&gt;output lab[0].O[32]-&gt;output lab[0].O[33]-&gt;output lab[0].O[34]-&gt;output lab[0].O[35]-&gt;output lab[0].O[36]-&gt;output lab[0].O[37]-&gt;output lab[0].O[38]-&gt;output lab[0].O[39]-&gt;output</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="n13859abc" instance="lab[0]" mode="default">
			<inputs>
				<port name="I1">open open open open open open open open open open open open open open open</port>
				<port name="I2">open open open open open open open open open open open open open open open</port>
				<port name="I3">open open open open open open open open open open open open open open open</port>
				<port name="I4">open open open open open open open open open open open open open open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="O">open open open open open open open open open open fle[0].out[1]-&gt;labouts2 fle[1].out[1]-&gt;labouts2 fle[2].out[1]-&gt;labouts2 fle[3].out[1]-&gt;labouts2 fle[4].out[1]-&gt;labouts2 fle[5].out[1]-&gt;labouts2 fle[6].out[1]-&gt;labouts2 fle[7].out[1]-&gt;labouts2 fle[8].out[1]-&gt;labouts2 fle[9].out[1]-&gt;labouts2 open open open open open open open open open open fle[0].out[3]-&gt;labouts4 fle[1].out[3]-&gt;labouts4 fle[2].out[3]-&gt;labouts4 fle[3].out[3]-&gt;labouts4 fle[4].out[3]-&gt;labouts4 fle[5].out[3]-&gt;labouts4 fle[6].out[3]-&gt;labouts4 fle[7].out[3]-&gt;labouts4 fle[8].out[3]-&gt;labouts4 fle[9].out[3]-&gt;labouts4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n13859abc" instance="fle[0]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n13859abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13859abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13859abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13859abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13859abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n13946abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13946abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13946abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13946abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13946abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n13949abc" instance="fle[1]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n13949abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13949abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13949abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13949abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13949abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n13952abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13952abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13952abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13952abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13952abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n13955abc" instance="fle[2]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n13955abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13955abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13955abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13955abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13955abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n13958abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13958abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13958abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13958abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13958abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n13961abc" instance="fle[3]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n13961abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13961abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13961abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13961abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13961abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n13964abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13964abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13964abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13964abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13964abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n13969abc" instance="fle[4]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n13972abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13972abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13972abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13972abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13972abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n13969abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13969abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13969abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13969abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13969abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n13975abc" instance="fle[5]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n13975abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13975abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13975abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13975abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13975abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n13978abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13978abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13978abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13978abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13978abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n13981abc" instance="fle[6]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n13984abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13984abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13984abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13984abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13984abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n13981abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13981abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13981abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13981abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13981abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n13987abc" instance="fle[7]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n13990abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13990abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13990abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13990abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13990abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n13987abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13987abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13987abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13987abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13987abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n13999abc" instance="fle[8]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n14002abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14002abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14002abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14002abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14002abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n13999abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13999abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13999abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13999abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13999abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n13993abc" instance="fle[9]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n13993abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13993abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13993abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13993abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13993abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n13996abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13996abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13996abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13996abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13996abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="n13862abc" instance="clb[72]" mode="default">
		<inputs>
			<port name="I1">open open open open open open open open open open open open open open open</port>
			<port name="I2">open open open open open open open open open open open open open open open</port>
			<port name="I3">open open open open open open open open open open open open open open open</port>
			<port name="I4">open open open open open open open open open open open open open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open open lab[0].O[10]-&gt;output lab[0].O[11]-&gt;output lab[0].O[12]-&gt;output lab[0].O[13]-&gt;output lab[0].O[14]-&gt;output lab[0].O[15]-&gt;output lab[0].O[16]-&gt;output lab[0].O[17]-&gt;output lab[0].O[18]-&gt;output lab[0].O[19]-&gt;output open open open open open open open open open open lab[0].O[30]-&gt;output lab[0].O[31]-&gt;output lab[0].O[32]-&gt;output lab[0].O[33]-&gt;output lab[0].O[34]-&gt;output lab[0].O[35]-&gt;output lab[0].O[36]-&gt;output lab[0].O[37]-&gt;output lab[0].O[38]-&gt;output lab[0].O[39]-&gt;output</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="n13862abc" instance="lab[0]" mode="default">
			<inputs>
				<port name="I1">open open open open open open open open open open open open open open open</port>
				<port name="I2">open open open open open open open open open open open open open open open</port>
				<port name="I3">open open open open open open open open open open open open open open open</port>
				<port name="I4">open open open open open open open open open open open open open open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="O">open open open open open open open open open open fle[0].out[1]-&gt;labouts2 fle[1].out[1]-&gt;labouts2 fle[2].out[1]-&gt;labouts2 fle[3].out[1]-&gt;labouts2 fle[4].out[1]-&gt;labouts2 fle[5].out[1]-&gt;labouts2 fle[6].out[1]-&gt;labouts2 fle[7].out[1]-&gt;labouts2 fle[8].out[1]-&gt;labouts2 fle[9].out[1]-&gt;labouts2 open open open open open open open open open open fle[0].out[3]-&gt;labouts4 fle[1].out[3]-&gt;labouts4 fle[2].out[3]-&gt;labouts4 fle[3].out[3]-&gt;labouts4 fle[4].out[3]-&gt;labouts4 fle[5].out[3]-&gt;labouts4 fle[6].out[3]-&gt;labouts4 fle[7].out[3]-&gt;labouts4 fle[8].out[3]-&gt;labouts4 fle[9].out[3]-&gt;labouts4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n13862abc" instance="fle[0]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n13862abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13862abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13862abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13862abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13862abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n14008abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14008abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14008abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14008abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14008abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n14011abc" instance="fle[1]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n14011abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14011abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14011abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14011abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14011abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n14014abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14014abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14014abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14014abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14014abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n14017abc" instance="fle[2]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n14017abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14017abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14017abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14017abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14017abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n14020abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14020abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14020abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14020abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14020abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n14023abc" instance="fle[3]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n14023abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14023abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14023abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14023abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14023abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n14026abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14026abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14026abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14026abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14026abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n14029abc" instance="fle[4]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n14032abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14032abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14032abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14032abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14032abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n14029abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14029abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14029abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14029abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14029abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n14035abc" instance="fle[5]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n14035abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14035abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14035abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14035abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14035abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n14038abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14038abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14038abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14038abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14038abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n14041abc" instance="fle[6]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n14044abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14044abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14044abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14044abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14044abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n14041abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14041abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14041abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14041abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14041abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n14047abc" instance="fle[7]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n14050abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14050abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14050abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14050abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14050abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n14047abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14047abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14047abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14047abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14047abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n14059abc" instance="fle[8]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n14062abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14062abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14062abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14062abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14062abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n14059abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14059abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14059abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14059abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14059abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n14053abc" instance="fle[9]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n14053abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14053abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14053abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14053abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14053abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n14056abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14056abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14056abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14056abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14056abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="n13865abc" instance="clb[73]" mode="default">
		<inputs>
			<port name="I1">open open open open open open open open open open open open open open open</port>
			<port name="I2">open open open open open open open open open open open open open open open</port>
			<port name="I3">open open open open open open open open open open open open open open open</port>
			<port name="I4">open open open open open open open open open open open open open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open open lab[0].O[10]-&gt;output lab[0].O[11]-&gt;output lab[0].O[12]-&gt;output lab[0].O[13]-&gt;output lab[0].O[14]-&gt;output lab[0].O[15]-&gt;output lab[0].O[16]-&gt;output lab[0].O[17]-&gt;output lab[0].O[18]-&gt;output lab[0].O[19]-&gt;output open open open open open open open open open open lab[0].O[30]-&gt;output lab[0].O[31]-&gt;output lab[0].O[32]-&gt;output lab[0].O[33]-&gt;output lab[0].O[34]-&gt;output lab[0].O[35]-&gt;output lab[0].O[36]-&gt;output lab[0].O[37]-&gt;output lab[0].O[38]-&gt;output lab[0].O[39]-&gt;output</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="n13865abc" instance="lab[0]" mode="default">
			<inputs>
				<port name="I1">open open open open open open open open open open open open open open open</port>
				<port name="I2">open open open open open open open open open open open open open open open</port>
				<port name="I3">open open open open open open open open open open open open open open open</port>
				<port name="I4">open open open open open open open open open open open open open open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="O">open open open open open open open open open open fle[0].out[1]-&gt;labouts2 fle[1].out[1]-&gt;labouts2 fle[2].out[1]-&gt;labouts2 fle[3].out[1]-&gt;labouts2 fle[4].out[1]-&gt;labouts2 fle[5].out[1]-&gt;labouts2 fle[6].out[1]-&gt;labouts2 fle[7].out[1]-&gt;labouts2 fle[8].out[1]-&gt;labouts2 fle[9].out[1]-&gt;labouts2 open open open open open open open open open open fle[0].out[3]-&gt;labouts4 fle[1].out[3]-&gt;labouts4 fle[2].out[3]-&gt;labouts4 fle[3].out[3]-&gt;labouts4 fle[4].out[3]-&gt;labouts4 fle[5].out[3]-&gt;labouts4 fle[6].out[3]-&gt;labouts4 fle[7].out[3]-&gt;labouts4 fle[8].out[3]-&gt;labouts4 fle[9].out[3]-&gt;labouts4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n13865abc" instance="fle[0]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n13865abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13865abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13865abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13865abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13865abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n14068abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14068abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14068abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14068abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14068abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n14071abc" instance="fle[1]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n14071abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14071abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14071abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14071abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14071abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n14074abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14074abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14074abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14074abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14074abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n14065abc" instance="fle[2]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n14065abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14065abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14065abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14065abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14065abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n14005abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14005abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14005abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14005abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14005abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n13943abc" instance="fle[3]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n13943abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13943abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13943abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13943abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13943abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n13940abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13940abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13940abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13940abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13940abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n13937abc" instance="fle[4]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n13934abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13934abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13934abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13934abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13934abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n13937abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13937abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13937abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13937abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13937abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n13931abc" instance="fle[5]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n13931abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13931abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13931abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13931abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13931abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n13928abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13928abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13928abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13928abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13928abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n13925abc" instance="fle[6]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n13922abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13922abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13922abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13922abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13922abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n13925abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13925abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13925abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13925abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13925abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n13919abc" instance="fle[7]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n13916abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13916abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13916abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13916abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13916abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n13919abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13919abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13919abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13919abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13919abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n13907abc" instance="fle[8]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n13904abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13904abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13904abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13904abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13904abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n13907abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13907abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13907abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13907abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13907abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n13913abc" instance="fle[9]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n13913abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13913abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13913abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13913abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13913abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n13910abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13910abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13910abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13910abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13910abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="n13868abc" instance="clb[74]" mode="default">
		<inputs>
			<port name="I1">open open open open open open open open open open open open open open open</port>
			<port name="I2">open open open open open open open open open open open open open open open</port>
			<port name="I3">open open open open open open open open open open open open open open open</port>
			<port name="I4">open open open open open open open open open open open open open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open open lab[0].O[10]-&gt;output lab[0].O[11]-&gt;output lab[0].O[12]-&gt;output lab[0].O[13]-&gt;output lab[0].O[14]-&gt;output lab[0].O[15]-&gt;output open open open open open open open open open open open open open open lab[0].O[30]-&gt;output lab[0].O[31]-&gt;output lab[0].O[32]-&gt;output lab[0].O[33]-&gt;output lab[0].O[34]-&gt;output lab[0].O[35]-&gt;output open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="n13868abc" instance="lab[0]" mode="default">
			<inputs>
				<port name="I1">open open open open open open open open open open open open open open open</port>
				<port name="I2">open open open open open open open open open open open open open open open</port>
				<port name="I3">open open open open open open open open open open open open open open open</port>
				<port name="I4">open open open open open open open open open open open open open open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="O">open open open open open open open open open open fle[0].out[1]-&gt;labouts2 fle[1].out[1]-&gt;labouts2 fle[2].out[1]-&gt;labouts2 fle[3].out[1]-&gt;labouts2 fle[4].out[1]-&gt;labouts2 fle[5].out[1]-&gt;labouts2 open open open open open open open open open open open open open open fle[0].out[3]-&gt;labouts4 fle[1].out[3]-&gt;labouts4 fle[2].out[3]-&gt;labouts4 fle[3].out[3]-&gt;labouts4 fle[4].out[3]-&gt;labouts4 fle[5].out[3]-&gt;labouts4 open open open open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n13868abc" instance="fle[0]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n13868abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13868abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13868abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13868abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13868abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n13901abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13901abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13901abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13901abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13901abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n13898abc" instance="fle[1]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n13898abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13898abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13898abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13898abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13898abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n13895abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13895abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13895abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13895abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13895abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n13892abc" instance="fle[2]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n13892abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13892abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13892abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13892abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13892abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n13889abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13889abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13889abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13889abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13889abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n13886abc" instance="fle[3]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n13886abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13886abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13886abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13886abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13886abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n13883abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13883abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13883abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13883abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13883abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n13880abc" instance="fle[4]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n13877abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13877abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13877abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13877abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13877abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n13880abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13880abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13880abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13880abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13880abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n13874abc" instance="fle[5]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n13874abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13874abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13874abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13874abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13874abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n13871abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n13871abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n13871abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n13871abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n13871abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="open" instance="fle[6]" />
			<block name="open" instance="fle[7]" />
			<block name="open" instance="fle[8]" />
			<block name="open" instance="fle[9]" />
		</block>
	</block>
	<block name="n14366abc" instance="clb[75]" mode="default">
		<inputs>
			<port name="I1">open open open open open open open open open open open open open open open</port>
			<port name="I2">open open open open open open open open open open open open open open open</port>
			<port name="I3">open open open open open open open open open open open open open open open</port>
			<port name="I4">open open open open open open open open open open open open open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open open lab[0].O[10]-&gt;output lab[0].O[11]-&gt;output lab[0].O[12]-&gt;output lab[0].O[13]-&gt;output lab[0].O[14]-&gt;output lab[0].O[15]-&gt;output lab[0].O[16]-&gt;output lab[0].O[17]-&gt;output lab[0].O[18]-&gt;output lab[0].O[19]-&gt;output open open open open open open open open open open lab[0].O[30]-&gt;output lab[0].O[31]-&gt;output lab[0].O[32]-&gt;output lab[0].O[33]-&gt;output lab[0].O[34]-&gt;output lab[0].O[35]-&gt;output lab[0].O[36]-&gt;output lab[0].O[37]-&gt;output lab[0].O[38]-&gt;output lab[0].O[39]-&gt;output</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="n14366abc" instance="lab[0]" mode="default">
			<inputs>
				<port name="I1">open open open open open open open open open open open open open open open</port>
				<port name="I2">open open open open open open open open open open open open open open open</port>
				<port name="I3">open open open open open open open open open open open open open open open</port>
				<port name="I4">open open open open open open open open open open open open open open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="O">open open open open open open open open open open fle[0].out[1]-&gt;labouts2 fle[1].out[1]-&gt;labouts2 fle[2].out[1]-&gt;labouts2 fle[3].out[1]-&gt;labouts2 fle[4].out[1]-&gt;labouts2 fle[5].out[1]-&gt;labouts2 fle[6].out[1]-&gt;labouts2 fle[7].out[1]-&gt;labouts2 fle[8].out[1]-&gt;labouts2 fle[9].out[1]-&gt;labouts2 open open open open open open open open open open fle[0].out[3]-&gt;labouts4 fle[1].out[3]-&gt;labouts4 fle[2].out[3]-&gt;labouts4 fle[3].out[3]-&gt;labouts4 fle[4].out[3]-&gt;labouts4 fle[5].out[3]-&gt;labouts4 fle[6].out[3]-&gt;labouts4 fle[7].out[3]-&gt;labouts4 fle[8].out[3]-&gt;labouts4 fle[9].out[3]-&gt;labouts4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n14366abc" instance="fle[0]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n14366abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14366abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14366abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14366abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14366abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n14453abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14453abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14453abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14453abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14453abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n14456abc" instance="fle[1]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n14456abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14456abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14456abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14456abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14456abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n14459abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14459abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14459abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14459abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14459abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n14462abc" instance="fle[2]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n14462abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14462abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14462abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14462abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14462abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n14465abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14465abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14465abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14465abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14465abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n14468abc" instance="fle[3]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n14468abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14468abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14468abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14468abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14468abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n14471abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14471abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14471abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14471abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14471abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n14476abc" instance="fle[4]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n14479abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14479abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14479abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14479abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14479abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n14476abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14476abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14476abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14476abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14476abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n14482abc" instance="fle[5]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n14482abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14482abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14482abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14482abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14482abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n14485abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14485abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14485abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14485abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14485abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n14488abc" instance="fle[6]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n14491abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14491abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14491abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14491abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14491abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n14488abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14488abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14488abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14488abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14488abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n14494abc" instance="fle[7]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n14497abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14497abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14497abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14497abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14497abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n14494abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14494abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14494abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14494abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14494abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n14506abc" instance="fle[8]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n14509abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14509abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14509abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14509abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14509abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n14506abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14506abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14506abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14506abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14506abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n14500abc" instance="fle[9]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n14500abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14500abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14500abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14500abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14500abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n14503abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14503abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14503abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14503abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14503abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="n14369abc" instance="clb[76]" mode="default">
		<inputs>
			<port name="I1">open open open open open open open open open open open open open open open</port>
			<port name="I2">open open open open open open open open open open open open open open open</port>
			<port name="I3">open open open open open open open open open open open open open open open</port>
			<port name="I4">open open open open open open open open open open open open open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open open lab[0].O[10]-&gt;output lab[0].O[11]-&gt;output lab[0].O[12]-&gt;output lab[0].O[13]-&gt;output lab[0].O[14]-&gt;output lab[0].O[15]-&gt;output lab[0].O[16]-&gt;output lab[0].O[17]-&gt;output lab[0].O[18]-&gt;output lab[0].O[19]-&gt;output open open open open open open open open open open lab[0].O[30]-&gt;output lab[0].O[31]-&gt;output lab[0].O[32]-&gt;output lab[0].O[33]-&gt;output lab[0].O[34]-&gt;output lab[0].O[35]-&gt;output lab[0].O[36]-&gt;output lab[0].O[37]-&gt;output lab[0].O[38]-&gt;output lab[0].O[39]-&gt;output</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="n14369abc" instance="lab[0]" mode="default">
			<inputs>
				<port name="I1">open open open open open open open open open open open open open open open</port>
				<port name="I2">open open open open open open open open open open open open open open open</port>
				<port name="I3">open open open open open open open open open open open open open open open</port>
				<port name="I4">open open open open open open open open open open open open open open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="O">open open open open open open open open open open fle[0].out[1]-&gt;labouts2 fle[1].out[1]-&gt;labouts2 fle[2].out[1]-&gt;labouts2 fle[3].out[1]-&gt;labouts2 fle[4].out[1]-&gt;labouts2 fle[5].out[1]-&gt;labouts2 fle[6].out[1]-&gt;labouts2 fle[7].out[1]-&gt;labouts2 fle[8].out[1]-&gt;labouts2 fle[9].out[1]-&gt;labouts2 open open open open open open open open open open fle[0].out[3]-&gt;labouts4 fle[1].out[3]-&gt;labouts4 fle[2].out[3]-&gt;labouts4 fle[3].out[3]-&gt;labouts4 fle[4].out[3]-&gt;labouts4 fle[5].out[3]-&gt;labouts4 fle[6].out[3]-&gt;labouts4 fle[7].out[3]-&gt;labouts4 fle[8].out[3]-&gt;labouts4 fle[9].out[3]-&gt;labouts4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n14369abc" instance="fle[0]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n14369abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14369abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14369abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14369abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14369abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n14515abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14515abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14515abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14515abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14515abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n14518abc" instance="fle[1]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n14518abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14518abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14518abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14518abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14518abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n14521abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14521abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14521abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14521abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14521abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n14524abc" instance="fle[2]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n14524abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14524abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14524abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14524abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14524abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n14527abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14527abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14527abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14527abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14527abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n14530abc" instance="fle[3]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n14530abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14530abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14530abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14530abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14530abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n14533abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14533abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14533abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14533abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14533abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n14536abc" instance="fle[4]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n14539abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14539abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14539abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14539abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14539abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n14536abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14536abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14536abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14536abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14536abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n14542abc" instance="fle[5]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n14542abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14542abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14542abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14542abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14542abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n14545abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14545abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14545abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14545abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14545abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n14548abc" instance="fle[6]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n14551abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14551abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14551abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14551abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14551abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n14548abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14548abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14548abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14548abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14548abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n14554abc" instance="fle[7]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n14557abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14557abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14557abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14557abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14557abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n14554abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14554abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14554abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14554abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14554abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n14566abc" instance="fle[8]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n14569abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14569abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14569abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14569abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14569abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n14566abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14566abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14566abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14566abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14566abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n14560abc" instance="fle[9]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n14560abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14560abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14560abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14560abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14560abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n14563abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14563abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14563abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14563abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14563abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="n14372abc" instance="clb[77]" mode="default">
		<inputs>
			<port name="I1">open open open open open open open open open open open open open open open</port>
			<port name="I2">open open open open open open open open open open open open open open open</port>
			<port name="I3">open open open open open open open open open open open open open open open</port>
			<port name="I4">open open open open open open open open open open open open open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open open lab[0].O[10]-&gt;output lab[0].O[11]-&gt;output lab[0].O[12]-&gt;output lab[0].O[13]-&gt;output lab[0].O[14]-&gt;output lab[0].O[15]-&gt;output lab[0].O[16]-&gt;output lab[0].O[17]-&gt;output lab[0].O[18]-&gt;output lab[0].O[19]-&gt;output open open open open open open open open open open lab[0].O[30]-&gt;output lab[0].O[31]-&gt;output lab[0].O[32]-&gt;output lab[0].O[33]-&gt;output lab[0].O[34]-&gt;output lab[0].O[35]-&gt;output lab[0].O[36]-&gt;output lab[0].O[37]-&gt;output lab[0].O[38]-&gt;output lab[0].O[39]-&gt;output</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="n14372abc" instance="lab[0]" mode="default">
			<inputs>
				<port name="I1">open open open open open open open open open open open open open open open</port>
				<port name="I2">open open open open open open open open open open open open open open open</port>
				<port name="I3">open open open open open open open open open open open open open open open</port>
				<port name="I4">open open open open open open open open open open open open open open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="O">open open open open open open open open open open fle[0].out[1]-&gt;labouts2 fle[1].out[1]-&gt;labouts2 fle[2].out[1]-&gt;labouts2 fle[3].out[1]-&gt;labouts2 fle[4].out[1]-&gt;labouts2 fle[5].out[1]-&gt;labouts2 fle[6].out[1]-&gt;labouts2 fle[7].out[1]-&gt;labouts2 fle[8].out[1]-&gt;labouts2 fle[9].out[1]-&gt;labouts2 open open open open open open open open open open fle[0].out[3]-&gt;labouts4 fle[1].out[3]-&gt;labouts4 fle[2].out[3]-&gt;labouts4 fle[3].out[3]-&gt;labouts4 fle[4].out[3]-&gt;labouts4 fle[5].out[3]-&gt;labouts4 fle[6].out[3]-&gt;labouts4 fle[7].out[3]-&gt;labouts4 fle[8].out[3]-&gt;labouts4 fle[9].out[3]-&gt;labouts4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n14372abc" instance="fle[0]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n14372abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14372abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14372abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14372abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14372abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n14575abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14575abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14575abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14575abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14575abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n14578abc" instance="fle[1]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n14578abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14578abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14578abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14578abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14578abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n14581abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14581abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14581abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14581abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14581abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n14572abc" instance="fle[2]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n14572abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14572abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14572abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14572abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14572abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n14512abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14512abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14512abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14512abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14512abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n14450abc" instance="fle[3]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n14450abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14450abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14450abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14450abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14450abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n14447abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14447abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14447abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14447abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14447abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n14444abc" instance="fle[4]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n14441abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14441abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14441abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14441abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14441abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n14444abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14444abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14444abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14444abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14444abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n14438abc" instance="fle[5]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n14438abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14438abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14438abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14438abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14438abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n14435abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14435abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14435abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14435abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14435abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n14432abc" instance="fle[6]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n14429abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14429abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14429abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14429abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14429abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n14432abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14432abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14432abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14432abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14432abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n14426abc" instance="fle[7]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n14423abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14423abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14423abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14423abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14423abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n14426abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14426abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14426abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14426abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14426abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n14414abc" instance="fle[8]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n14411abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14411abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14411abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14411abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14411abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n14414abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14414abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14414abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14414abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14414abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n14420abc" instance="fle[9]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n14420abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14420abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14420abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14420abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14420abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n14417abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14417abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14417abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14417abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14417abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="n14375abc" instance="clb[78]" mode="default">
		<inputs>
			<port name="I1">open open open open open open open open open open open open open open open</port>
			<port name="I2">open open open open open open open open open open open open open open open</port>
			<port name="I3">open open open open open open open open open open open open open open open</port>
			<port name="I4">open open open open open open open open open open open open open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open open lab[0].O[10]-&gt;output lab[0].O[11]-&gt;output lab[0].O[12]-&gt;output lab[0].O[13]-&gt;output lab[0].O[14]-&gt;output lab[0].O[15]-&gt;output open open open open open open open open open open open open open open lab[0].O[30]-&gt;output lab[0].O[31]-&gt;output lab[0].O[32]-&gt;output lab[0].O[33]-&gt;output lab[0].O[34]-&gt;output lab[0].O[35]-&gt;output open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="n14375abc" instance="lab[0]" mode="default">
			<inputs>
				<port name="I1">open open open open open open open open open open open open open open open</port>
				<port name="I2">open open open open open open open open open open open open open open open</port>
				<port name="I3">open open open open open open open open open open open open open open open</port>
				<port name="I4">open open open open open open open open open open open open open open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="O">open open open open open open open open open open fle[0].out[1]-&gt;labouts2 fle[1].out[1]-&gt;labouts2 fle[2].out[1]-&gt;labouts2 fle[3].out[1]-&gt;labouts2 fle[4].out[1]-&gt;labouts2 fle[5].out[1]-&gt;labouts2 open open open open open open open open open open open open open open fle[0].out[3]-&gt;labouts4 fle[1].out[3]-&gt;labouts4 fle[2].out[3]-&gt;labouts4 fle[3].out[3]-&gt;labouts4 fle[4].out[3]-&gt;labouts4 fle[5].out[3]-&gt;labouts4 open open open open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n14375abc" instance="fle[0]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n14375abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14375abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14375abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14375abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14375abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n14408abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14408abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14408abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14408abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14408abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n14405abc" instance="fle[1]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n14405abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14405abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14405abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14405abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14405abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n14402abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14402abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14402abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14402abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14402abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n14399abc" instance="fle[2]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n14399abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14399abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14399abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14399abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14399abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n14396abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14396abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14396abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14396abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14396abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n14393abc" instance="fle[3]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n14393abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14393abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14393abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14393abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14393abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n14390abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14390abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14390abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14390abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14390abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n14387abc" instance="fle[4]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n14384abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14384abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14384abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14384abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14384abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n14387abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14387abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14387abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14387abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14387abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n14381abc" instance="fle[5]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n14381abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14381abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14381abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14381abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14381abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n14378abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14378abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14378abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14378abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14378abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="open" instance="fle[6]" />
			<block name="open" instance="fle[7]" />
			<block name="open" instance="fle[8]" />
			<block name="open" instance="fle[9]" />
		</block>
	</block>
	<block name="n14873abc" instance="clb[79]" mode="default">
		<inputs>
			<port name="I1">open open open open open open open open open open open open open open open</port>
			<port name="I2">open open open open open open open open open open open open open open open</port>
			<port name="I3">open open open open open open open open open open open open open open open</port>
			<port name="I4">open open open open open open open open open open open open open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open open lab[0].O[10]-&gt;output lab[0].O[11]-&gt;output lab[0].O[12]-&gt;output lab[0].O[13]-&gt;output lab[0].O[14]-&gt;output lab[0].O[15]-&gt;output lab[0].O[16]-&gt;output lab[0].O[17]-&gt;output lab[0].O[18]-&gt;output lab[0].O[19]-&gt;output open open open open open open open open open open lab[0].O[30]-&gt;output lab[0].O[31]-&gt;output lab[0].O[32]-&gt;output lab[0].O[33]-&gt;output lab[0].O[34]-&gt;output lab[0].O[35]-&gt;output lab[0].O[36]-&gt;output lab[0].O[37]-&gt;output lab[0].O[38]-&gt;output lab[0].O[39]-&gt;output</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="n14873abc" instance="lab[0]" mode="default">
			<inputs>
				<port name="I1">open open open open open open open open open open open open open open open</port>
				<port name="I2">open open open open open open open open open open open open open open open</port>
				<port name="I3">open open open open open open open open open open open open open open open</port>
				<port name="I4">open open open open open open open open open open open open open open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="O">open open open open open open open open open open fle[0].out[1]-&gt;labouts2 fle[1].out[1]-&gt;labouts2 fle[2].out[1]-&gt;labouts2 fle[3].out[1]-&gt;labouts2 fle[4].out[1]-&gt;labouts2 fle[5].out[1]-&gt;labouts2 fle[6].out[1]-&gt;labouts2 fle[7].out[1]-&gt;labouts2 fle[8].out[1]-&gt;labouts2 fle[9].out[1]-&gt;labouts2 open open open open open open open open open open fle[0].out[3]-&gt;labouts4 fle[1].out[3]-&gt;labouts4 fle[2].out[3]-&gt;labouts4 fle[3].out[3]-&gt;labouts4 fle[4].out[3]-&gt;labouts4 fle[5].out[3]-&gt;labouts4 fle[6].out[3]-&gt;labouts4 fle[7].out[3]-&gt;labouts4 fle[8].out[3]-&gt;labouts4 fle[9].out[3]-&gt;labouts4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n14873abc" instance="fle[0]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n14873abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14873abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14873abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14873abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14873abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n14960abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14960abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14960abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14960abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14960abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n14963abc" instance="fle[1]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n14963abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14963abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14963abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14963abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14963abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n14966abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14966abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14966abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14966abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14966abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n14969abc" instance="fle[2]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n14969abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14969abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14969abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14969abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14969abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n14972abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14972abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14972abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14972abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14972abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n14975abc" instance="fle[3]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n14975abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14975abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14975abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14975abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14975abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n14978abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14978abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14978abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14978abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14978abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n14983abc" instance="fle[4]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n14986abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14986abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14986abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14986abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14986abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n14983abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14983abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14983abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14983abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14983abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n14989abc" instance="fle[5]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n14989abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14989abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14989abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14989abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14989abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n14992abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14992abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14992abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14992abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14992abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n14995abc" instance="fle[6]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n14998abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14998abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14998abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14998abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14998abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n14995abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14995abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14995abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14995abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14995abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n15001abc" instance="fle[7]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n15004abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n15004abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n15004abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n15004abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n15004abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n15001abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n15001abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n15001abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n15001abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n15001abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n15013abc" instance="fle[8]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n15016abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n15016abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n15016abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n15016abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n15016abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n15013abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n15013abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n15013abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n15013abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n15013abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n15007abc" instance="fle[9]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n15007abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n15007abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n15007abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n15007abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n15007abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n15010abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n15010abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n15010abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n15010abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n15010abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="n14876abc" instance="clb[80]" mode="default">
		<inputs>
			<port name="I1">open open open open open open open open open open open open open open open</port>
			<port name="I2">open open open open open open open open open open open open open open open</port>
			<port name="I3">open open open open open open open open open open open open open open open</port>
			<port name="I4">open open open open open open open open open open open open open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open open lab[0].O[10]-&gt;output lab[0].O[11]-&gt;output lab[0].O[12]-&gt;output lab[0].O[13]-&gt;output lab[0].O[14]-&gt;output lab[0].O[15]-&gt;output lab[0].O[16]-&gt;output lab[0].O[17]-&gt;output lab[0].O[18]-&gt;output lab[0].O[19]-&gt;output open open open open open open open open open open lab[0].O[30]-&gt;output lab[0].O[31]-&gt;output lab[0].O[32]-&gt;output lab[0].O[33]-&gt;output lab[0].O[34]-&gt;output lab[0].O[35]-&gt;output lab[0].O[36]-&gt;output lab[0].O[37]-&gt;output lab[0].O[38]-&gt;output lab[0].O[39]-&gt;output</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="n14876abc" instance="lab[0]" mode="default">
			<inputs>
				<port name="I1">open open open open open open open open open open open open open open open</port>
				<port name="I2">open open open open open open open open open open open open open open open</port>
				<port name="I3">open open open open open open open open open open open open open open open</port>
				<port name="I4">open open open open open open open open open open open open open open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="O">open open open open open open open open open open fle[0].out[1]-&gt;labouts2 fle[1].out[1]-&gt;labouts2 fle[2].out[1]-&gt;labouts2 fle[3].out[1]-&gt;labouts2 fle[4].out[1]-&gt;labouts2 fle[5].out[1]-&gt;labouts2 fle[6].out[1]-&gt;labouts2 fle[7].out[1]-&gt;labouts2 fle[8].out[1]-&gt;labouts2 fle[9].out[1]-&gt;labouts2 open open open open open open open open open open fle[0].out[3]-&gt;labouts4 fle[1].out[3]-&gt;labouts4 fle[2].out[3]-&gt;labouts4 fle[3].out[3]-&gt;labouts4 fle[4].out[3]-&gt;labouts4 fle[5].out[3]-&gt;labouts4 fle[6].out[3]-&gt;labouts4 fle[7].out[3]-&gt;labouts4 fle[8].out[3]-&gt;labouts4 fle[9].out[3]-&gt;labouts4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n14876abc" instance="fle[0]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n14876abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14876abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14876abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14876abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14876abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n15022abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n15022abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n15022abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n15022abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n15022abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n15025abc" instance="fle[1]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n15025abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n15025abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n15025abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n15025abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n15025abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n15028abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n15028abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n15028abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n15028abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n15028abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n15031abc" instance="fle[2]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n15031abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n15031abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n15031abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n15031abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n15031abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n15034abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n15034abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n15034abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n15034abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n15034abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n15037abc" instance="fle[3]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n15037abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n15037abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n15037abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n15037abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n15037abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n15040abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n15040abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n15040abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n15040abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n15040abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n15043abc" instance="fle[4]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n15046abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n15046abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n15046abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n15046abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n15046abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n15043abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n15043abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n15043abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n15043abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n15043abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n15049abc" instance="fle[5]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n15049abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n15049abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n15049abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n15049abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n15049abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n15052abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n15052abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n15052abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n15052abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n15052abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n15055abc" instance="fle[6]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n15058abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n15058abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n15058abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n15058abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n15058abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n15055abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n15055abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n15055abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n15055abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n15055abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n15061abc" instance="fle[7]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n15064abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n15064abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n15064abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n15064abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n15064abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n15061abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n15061abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n15061abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n15061abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n15061abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n15073abc" instance="fle[8]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n15076abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n15076abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n15076abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n15076abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n15076abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n15073abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n15073abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n15073abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n15073abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n15073abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n15067abc" instance="fle[9]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n15067abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n15067abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n15067abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n15067abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n15067abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n15070abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n15070abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n15070abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n15070abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n15070abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="n14879abc" instance="clb[81]" mode="default">
		<inputs>
			<port name="I1">open open open open open open open open open open open open open open open</port>
			<port name="I2">open open open open open open open open open open open open open open open</port>
			<port name="I3">open open open open open open open open open open open open open open open</port>
			<port name="I4">open open open open open open open open open open open open open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open open lab[0].O[10]-&gt;output lab[0].O[11]-&gt;output lab[0].O[12]-&gt;output lab[0].O[13]-&gt;output lab[0].O[14]-&gt;output lab[0].O[15]-&gt;output lab[0].O[16]-&gt;output lab[0].O[17]-&gt;output lab[0].O[18]-&gt;output lab[0].O[19]-&gt;output open open open open open open open open open open lab[0].O[30]-&gt;output lab[0].O[31]-&gt;output lab[0].O[32]-&gt;output lab[0].O[33]-&gt;output lab[0].O[34]-&gt;output lab[0].O[35]-&gt;output lab[0].O[36]-&gt;output lab[0].O[37]-&gt;output lab[0].O[38]-&gt;output lab[0].O[39]-&gt;output</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="n14879abc" instance="lab[0]" mode="default">
			<inputs>
				<port name="I1">open open open open open open open open open open open open open open open</port>
				<port name="I2">open open open open open open open open open open open open open open open</port>
				<port name="I3">open open open open open open open open open open open open open open open</port>
				<port name="I4">open open open open open open open open open open open open open open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="O">open open open open open open open open open open fle[0].out[1]-&gt;labouts2 fle[1].out[1]-&gt;labouts2 fle[2].out[1]-&gt;labouts2 fle[3].out[1]-&gt;labouts2 fle[4].out[1]-&gt;labouts2 fle[5].out[1]-&gt;labouts2 fle[6].out[1]-&gt;labouts2 fle[7].out[1]-&gt;labouts2 fle[8].out[1]-&gt;labouts2 fle[9].out[1]-&gt;labouts2 open open open open open open open open open open fle[0].out[3]-&gt;labouts4 fle[1].out[3]-&gt;labouts4 fle[2].out[3]-&gt;labouts4 fle[3].out[3]-&gt;labouts4 fle[4].out[3]-&gt;labouts4 fle[5].out[3]-&gt;labouts4 fle[6].out[3]-&gt;labouts4 fle[7].out[3]-&gt;labouts4 fle[8].out[3]-&gt;labouts4 fle[9].out[3]-&gt;labouts4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n14879abc" instance="fle[0]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n14879abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14879abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14879abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14879abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14879abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n15082abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n15082abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n15082abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n15082abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n15082abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n15085abc" instance="fle[1]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n15085abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n15085abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n15085abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n15085abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n15085abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n15088abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n15088abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n15088abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n15088abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n15088abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n15079abc" instance="fle[2]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n15079abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n15079abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n15079abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n15079abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n15079abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n15019abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n15019abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n15019abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n15019abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n15019abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n14957abc" instance="fle[3]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n14957abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14957abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14957abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14957abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14957abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n14954abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14954abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14954abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14954abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14954abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n14951abc" instance="fle[4]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n14948abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14948abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14948abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14948abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14948abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n14951abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14951abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14951abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14951abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14951abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n14945abc" instance="fle[5]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n14945abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14945abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14945abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14945abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14945abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n14942abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14942abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14942abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14942abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14942abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n14939abc" instance="fle[6]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n14936abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14936abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14936abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14936abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14936abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n14939abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14939abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14939abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14939abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14939abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n14933abc" instance="fle[7]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n14930abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14930abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14930abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14930abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14930abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n14933abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14933abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14933abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14933abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14933abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n14921abc" instance="fle[8]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n14918abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14918abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14918abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14918abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14918abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n14921abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14921abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14921abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14921abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14921abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n14927abc" instance="fle[9]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n14927abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14927abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14927abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14927abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14927abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n14924abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14924abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14924abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14924abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14924abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="n14882abc" instance="clb[82]" mode="default">
		<inputs>
			<port name="I1">open open open open open open open open open open open open open open open</port>
			<port name="I2">open open open open open open open open open open open open open open open</port>
			<port name="I3">open open open open open open open open open open open open open open open</port>
			<port name="I4">open open open open open open open open open open open open open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open open lab[0].O[10]-&gt;output lab[0].O[11]-&gt;output lab[0].O[12]-&gt;output lab[0].O[13]-&gt;output lab[0].O[14]-&gt;output lab[0].O[15]-&gt;output open open open open open open open open open open open open open open lab[0].O[30]-&gt;output lab[0].O[31]-&gt;output lab[0].O[32]-&gt;output lab[0].O[33]-&gt;output lab[0].O[34]-&gt;output lab[0].O[35]-&gt;output open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="n14882abc" instance="lab[0]" mode="default">
			<inputs>
				<port name="I1">open open open open open open open open open open open open open open open</port>
				<port name="I2">open open open open open open open open open open open open open open open</port>
				<port name="I3">open open open open open open open open open open open open open open open</port>
				<port name="I4">open open open open open open open open open open open open open open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="O">open open open open open open open open open open fle[0].out[1]-&gt;labouts2 fle[1].out[1]-&gt;labouts2 fle[2].out[1]-&gt;labouts2 fle[3].out[1]-&gt;labouts2 fle[4].out[1]-&gt;labouts2 fle[5].out[1]-&gt;labouts2 open open open open open open open open open open open open open open fle[0].out[3]-&gt;labouts4 fle[1].out[3]-&gt;labouts4 fle[2].out[3]-&gt;labouts4 fle[3].out[3]-&gt;labouts4 fle[4].out[3]-&gt;labouts4 fle[5].out[3]-&gt;labouts4 open open open open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n14882abc" instance="fle[0]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n14882abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14882abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14882abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14882abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14882abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n14915abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14915abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14915abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14915abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14915abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n14912abc" instance="fle[1]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n14912abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14912abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14912abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14912abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14912abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n14909abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14909abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14909abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14909abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14909abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n14906abc" instance="fle[2]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n14906abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14906abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14906abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14906abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14906abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n14903abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14903abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14903abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14903abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14903abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n14900abc" instance="fle[3]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n14900abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14900abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14900abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14900abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14900abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n14897abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14897abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14897abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14897abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14897abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n14894abc" instance="fle[4]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n14891abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14891abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14891abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14891abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14891abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n14894abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14894abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14894abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14894abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14894abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="n14888abc" instance="fle[5]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n14888abc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14888abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14888abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14888abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14888abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="n14885abc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n14885abc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="n14885abc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n14885abc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">n14885abc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
			</block>
			<block name="open" instance="fle[6]" />
			<block name="open" instance="fle[7]" />
			<block name="open" instance="fle[8]" />
			<block name="open" instance="fle[9]" />
		</block>
	</block>
	<block name="out:out_2~46" instance="io[83]" mode="outpad">
		<inputs>
			<port name="outpad">out_2~46</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2~46" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1~32" instance="io[84]" mode="outpad">
		<inputs>
			<port name="outpad">out_1~32</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1~32" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1~14" instance="io[85]" mode="outpad">
		<inputs>
			<port name="outpad">out_1~14</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1~14" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1~46" instance="io[86]" mode="outpad">
		<inputs>
			<port name="outpad">out_1~46</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1~46" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2~45" instance="io[87]" mode="outpad">
		<inputs>
			<port name="outpad">out_2~45</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2~45" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1~15" instance="io[88]" mode="outpad">
		<inputs>
			<port name="outpad">out_1~15</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1~15" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1~48" instance="io[89]" mode="outpad">
		<inputs>
			<port name="outpad">out_1~48</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1~48" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2~44" instance="io[90]" mode="outpad">
		<inputs>
			<port name="outpad">out_2~44</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2~44" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2~43" instance="io[91]" mode="outpad">
		<inputs>
			<port name="outpad">out_2~43</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2~43" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2~42" instance="io[92]" mode="outpad">
		<inputs>
			<port name="outpad">out_2~42</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2~42" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1~47" instance="io[93]" mode="outpad">
		<inputs>
			<port name="outpad">out_1~47</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1~47" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1~16" instance="io[94]" mode="outpad">
		<inputs>
			<port name="outpad">out_1~16</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1~16" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2~41" instance="io[95]" mode="outpad">
		<inputs>
			<port name="outpad">out_2~41</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2~41" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1~49" instance="io[96]" mode="outpad">
		<inputs>
			<port name="outpad">out_1~49</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1~49" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1~55" instance="io[97]" mode="outpad">
		<inputs>
			<port name="outpad">out_1~55</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1~55" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2~40" instance="io[98]" mode="outpad">
		<inputs>
			<port name="outpad">out_2~40</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2~40" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1~53" instance="io[99]" mode="outpad">
		<inputs>
			<port name="outpad">out_1~53</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1~53" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0~64" instance="io[100]" mode="outpad">
		<inputs>
			<port name="outpad">out_0~64</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0~64" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2~39" instance="io[101]" mode="outpad">
		<inputs>
			<port name="outpad">out_2~39</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2~39" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0~65" instance="io[102]" mode="outpad">
		<inputs>
			<port name="outpad">out_0~65</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0~65" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1~52" instance="io[103]" mode="outpad">
		<inputs>
			<port name="outpad">out_1~52</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1~52" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2~38" instance="io[104]" mode="outpad">
		<inputs>
			<port name="outpad">out_2~38</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2~38" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1~17" instance="io[105]" mode="outpad">
		<inputs>
			<port name="outpad">out_1~17</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1~17" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1~54" instance="io[106]" mode="outpad">
		<inputs>
			<port name="outpad">out_1~54</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1~54" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2~0" instance="io[107]" mode="outpad">
		<inputs>
			<port name="outpad">out_2~0</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2~0" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0~66" instance="io[108]" mode="outpad">
		<inputs>
			<port name="outpad">out_0~66</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0~66" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1~50" instance="io[109]" mode="outpad">
		<inputs>
			<port name="outpad">out_1~50</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1~50" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0~67" instance="io[110]" mode="outpad">
		<inputs>
			<port name="outpad">out_0~67</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0~67" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2~37" instance="io[111]" mode="outpad">
		<inputs>
			<port name="outpad">out_2~37</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2~37" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1~56" instance="io[112]" mode="outpad">
		<inputs>
			<port name="outpad">out_1~56</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1~56" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2~36" instance="io[113]" mode="outpad">
		<inputs>
			<port name="outpad">out_2~36</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2~36" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0~68" instance="io[114]" mode="outpad">
		<inputs>
			<port name="outpad">out_0~68</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0~68" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1~57" instance="io[115]" mode="outpad">
		<inputs>
			<port name="outpad">out_1~57</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1~57" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2~35" instance="io[116]" mode="outpad">
		<inputs>
			<port name="outpad">out_2~35</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2~35" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2~4" instance="io[117]" mode="outpad">
		<inputs>
			<port name="outpad">out_2~4</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2~4" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2~34" instance="io[118]" mode="outpad">
		<inputs>
			<port name="outpad">out_2~34</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2~34" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1~58" instance="io[119]" mode="outpad">
		<inputs>
			<port name="outpad">out_1~58</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1~58" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1~65" instance="io[120]" mode="outpad">
		<inputs>
			<port name="outpad">out_1~65</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1~65" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1~71" instance="io[121]" mode="outpad">
		<inputs>
			<port name="outpad">out_1~71</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1~71" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1~64" instance="io[122]" mode="outpad">
		<inputs>
			<port name="outpad">out_1~64</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1~64" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0~69" instance="io[123]" mode="outpad">
		<inputs>
			<port name="outpad">out_0~69</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0~69" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0~55" instance="io[124]" mode="outpad">
		<inputs>
			<port name="outpad">out_0~55</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0~55" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1~63" instance="io[125]" mode="outpad">
		<inputs>
			<port name="outpad">out_1~63</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1~63" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1~62" instance="io[126]" mode="outpad">
		<inputs>
			<port name="outpad">out_1~62</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1~62" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0~70" instance="io[127]" mode="outpad">
		<inputs>
			<port name="outpad">out_0~70</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0~70" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0~57" instance="io[128]" mode="outpad">
		<inputs>
			<port name="outpad">out_0~57</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0~57" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0~56" instance="io[129]" mode="outpad">
		<inputs>
			<port name="outpad">out_0~56</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0~56" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1~66" instance="io[130]" mode="outpad">
		<inputs>
			<port name="outpad">out_1~66</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1~66" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1~70" instance="io[131]" mode="outpad">
		<inputs>
			<port name="outpad">out_1~70</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1~70" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1~61" instance="io[132]" mode="outpad">
		<inputs>
			<port name="outpad">out_1~61</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1~61" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0~71" instance="io[133]" mode="outpad">
		<inputs>
			<port name="outpad">out_0~71</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0~71" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2~33" instance="io[134]" mode="outpad">
		<inputs>
			<port name="outpad">out_2~33</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2~33" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1~60" instance="io[135]" mode="outpad">
		<inputs>
			<port name="outpad">out_1~60</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1~60" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2~3" instance="io[136]" mode="outpad">
		<inputs>
			<port name="outpad">out_2~3</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2~3" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2~32" instance="io[137]" mode="outpad">
		<inputs>
			<port name="outpad">out_2~32</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2~32" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1~0" instance="io[138]" mode="outpad">
		<inputs>
			<port name="outpad">out_1~0</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1~0" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1~59" instance="io[139]" mode="outpad">
		<inputs>
			<port name="outpad">out_1~59</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1~59" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2~31" instance="io[140]" mode="outpad">
		<inputs>
			<port name="outpad">out_2~31</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2~31" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2~2" instance="io[141]" mode="outpad">
		<inputs>
			<port name="outpad">out_2~2</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2~2" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2~30" instance="io[142]" mode="outpad">
		<inputs>
			<port name="outpad">out_2~30</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2~30" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2~1" instance="io[143]" mode="outpad">
		<inputs>
			<port name="outpad">out_2~1</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2~1" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1~33" instance="io[144]" mode="outpad">
		<inputs>
			<port name="outpad">out_1~33</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1~33" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1~31" instance="io[145]" mode="outpad">
		<inputs>
			<port name="outpad">out_1~31</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1~31" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2~29" instance="io[146]" mode="outpad">
		<inputs>
			<port name="outpad">out_2~29</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2~29" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1~34" instance="io[147]" mode="outpad">
		<inputs>
			<port name="outpad">out_1~34</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1~34" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1~24" instance="io[148]" mode="outpad">
		<inputs>
			<port name="outpad">out_1~24</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1~24" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2~28" instance="io[149]" mode="outpad">
		<inputs>
			<port name="outpad">out_2~28</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2~28" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1~35" instance="io[150]" mode="outpad">
		<inputs>
			<port name="outpad">out_1~35</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1~35" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1~69" instance="io[151]" mode="outpad">
		<inputs>
			<port name="outpad">out_1~69</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1~69" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1~23" instance="io[152]" mode="outpad">
		<inputs>
			<port name="outpad">out_1~23</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1~23" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1~1" instance="io[153]" mode="outpad">
		<inputs>
			<port name="outpad">out_1~1</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1~1" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1~30" instance="io[154]" mode="outpad">
		<inputs>
			<port name="outpad">out_1~30</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1~30" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2~27" instance="io[155]" mode="outpad">
		<inputs>
			<port name="outpad">out_2~27</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2~27" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1~29" instance="io[156]" mode="outpad">
		<inputs>
			<port name="outpad">out_1~29</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1~29" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0~54" instance="io[157]" mode="outpad">
		<inputs>
			<port name="outpad">out_0~54</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0~54" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2~26" instance="io[158]" mode="outpad">
		<inputs>
			<port name="outpad">out_2~26</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2~26" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2~71" instance="io[159]" mode="outpad">
		<inputs>
			<port name="outpad">out_2~71</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2~71" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2~70" instance="io[160]" mode="outpad">
		<inputs>
			<port name="outpad">out_2~70</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2~70" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2~69" instance="io[161]" mode="outpad">
		<inputs>
			<port name="outpad">out_2~69</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2~69" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2~68" instance="io[162]" mode="outpad">
		<inputs>
			<port name="outpad">out_2~68</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2~68" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2~67" instance="io[163]" mode="outpad">
		<inputs>
			<port name="outpad">out_2~67</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2~67" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2~66" instance="io[164]" mode="outpad">
		<inputs>
			<port name="outpad">out_2~66</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2~66" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2~65" instance="io[165]" mode="outpad">
		<inputs>
			<port name="outpad">out_2~65</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2~65" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2~64" instance="io[166]" mode="outpad">
		<inputs>
			<port name="outpad">out_2~64</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2~64" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2~63" instance="io[167]" mode="outpad">
		<inputs>
			<port name="outpad">out_2~63</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2~63" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2~62" instance="io[168]" mode="outpad">
		<inputs>
			<port name="outpad">out_2~62</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2~62" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2~61" instance="io[169]" mode="outpad">
		<inputs>
			<port name="outpad">out_2~61</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2~61" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2~60" instance="io[170]" mode="outpad">
		<inputs>
			<port name="outpad">out_2~60</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2~60" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2~59" instance="io[171]" mode="outpad">
		<inputs>
			<port name="outpad">out_2~59</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2~59" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2~58" instance="io[172]" mode="outpad">
		<inputs>
			<port name="outpad">out_2~58</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2~58" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2~57" instance="io[173]" mode="outpad">
		<inputs>
			<port name="outpad">out_2~57</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2~57" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2~56" instance="io[174]" mode="outpad">
		<inputs>
			<port name="outpad">out_2~56</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2~56" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2~55" instance="io[175]" mode="outpad">
		<inputs>
			<port name="outpad">out_2~55</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2~55" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2~54" instance="io[176]" mode="outpad">
		<inputs>
			<port name="outpad">out_2~54</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2~54" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2~53" instance="io[177]" mode="outpad">
		<inputs>
			<port name="outpad">out_2~53</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2~53" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2~52" instance="io[178]" mode="outpad">
		<inputs>
			<port name="outpad">out_2~52</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2~52" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1~28" instance="io[179]" mode="outpad">
		<inputs>
			<port name="outpad">out_1~28</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1~28" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2~51" instance="io[180]" mode="outpad">
		<inputs>
			<port name="outpad">out_2~51</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2~51" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2~50" instance="io[181]" mode="outpad">
		<inputs>
			<port name="outpad">out_2~50</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2~50" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2~49" instance="io[182]" mode="outpad">
		<inputs>
			<port name="outpad">out_2~49</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2~49" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2~48" instance="io[183]" mode="outpad">
		<inputs>
			<port name="outpad">out_2~48</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2~48" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2~25" instance="io[184]" mode="outpad">
		<inputs>
			<port name="outpad">out_2~25</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2~25" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0~63" instance="io[185]" mode="outpad">
		<inputs>
			<port name="outpad">out_0~63</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0~63" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2~24" instance="io[186]" mode="outpad">
		<inputs>
			<port name="outpad">out_2~24</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2~24" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0~62" instance="io[187]" mode="outpad">
		<inputs>
			<port name="outpad">out_0~62</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0~62" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2~23" instance="io[188]" mode="outpad">
		<inputs>
			<port name="outpad">out_2~23</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2~23" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0~61" instance="io[189]" mode="outpad">
		<inputs>
			<port name="outpad">out_0~61</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0~61" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2~22" instance="io[190]" mode="outpad">
		<inputs>
			<port name="outpad">out_2~22</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2~22" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0~58" instance="io[191]" mode="outpad">
		<inputs>
			<port name="outpad">out_0~58</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0~58" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2~21" instance="io[192]" mode="outpad">
		<inputs>
			<port name="outpad">out_2~21</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2~21" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0~59" instance="io[193]" mode="outpad">
		<inputs>
			<port name="outpad">out_0~59</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0~59" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2~20" instance="io[194]" mode="outpad">
		<inputs>
			<port name="outpad">out_2~20</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2~20" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2~19" instance="io[195]" mode="outpad">
		<inputs>
			<port name="outpad">out_2~19</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2~19" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2~18" instance="io[196]" mode="outpad">
		<inputs>
			<port name="outpad">out_2~18</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2~18" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2~17" instance="io[197]" mode="outpad">
		<inputs>
			<port name="outpad">out_2~17</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2~17" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2~16" instance="io[198]" mode="outpad">
		<inputs>
			<port name="outpad">out_2~16</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2~16" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2~15" instance="io[199]" mode="outpad">
		<inputs>
			<port name="outpad">out_2~15</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2~15" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0~60" instance="io[200]" mode="outpad">
		<inputs>
			<port name="outpad">out_0~60</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0~60" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2~14" instance="io[201]" mode="outpad">
		<inputs>
			<port name="outpad">out_2~14</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2~14" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1~26" instance="io[202]" mode="outpad">
		<inputs>
			<port name="outpad">out_1~26</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1~26" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2~13" instance="io[203]" mode="outpad">
		<inputs>
			<port name="outpad">out_2~13</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2~13" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1~27" instance="io[204]" mode="outpad">
		<inputs>
			<port name="outpad">out_1~27</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1~27" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2~12" instance="io[205]" mode="outpad">
		<inputs>
			<port name="outpad">out_2~12</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2~12" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0~4" instance="io[206]" mode="outpad">
		<inputs>
			<port name="outpad">out_0~4</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0~4" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0~15" instance="io[207]" mode="outpad">
		<inputs>
			<port name="outpad">out_0~15</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0~15" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0~26" instance="io[208]" mode="outpad">
		<inputs>
			<port name="outpad">out_0~26</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0~26" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0~37" instance="io[209]" mode="outpad">
		<inputs>
			<port name="outpad">out_0~37</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0~37" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0~48" instance="io[210]" mode="outpad">
		<inputs>
			<port name="outpad">out_0~48</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0~48" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0~51" instance="io[211]" mode="outpad">
		<inputs>
			<port name="outpad">out_0~51</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0~51" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0~52" instance="io[212]" mode="outpad">
		<inputs>
			<port name="outpad">out_0~52</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0~52" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0~53" instance="io[213]" mode="outpad">
		<inputs>
			<port name="outpad">out_0~53</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0~53" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0~0" instance="io[214]" mode="outpad">
		<inputs>
			<port name="outpad">out_0~0</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0~0" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0~1" instance="io[215]" mode="outpad">
		<inputs>
			<port name="outpad">out_0~1</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0~1" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0~2" instance="io[216]" mode="outpad">
		<inputs>
			<port name="outpad">out_0~2</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0~2" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0~3" instance="io[217]" mode="outpad">
		<inputs>
			<port name="outpad">out_0~3</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0~3" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0~5" instance="io[218]" mode="outpad">
		<inputs>
			<port name="outpad">out_0~5</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0~5" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0~6" instance="io[219]" mode="outpad">
		<inputs>
			<port name="outpad">out_0~6</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0~6" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0~7" instance="io[220]" mode="outpad">
		<inputs>
			<port name="outpad">out_0~7</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0~7" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0~8" instance="io[221]" mode="outpad">
		<inputs>
			<port name="outpad">out_0~8</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0~8" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0~9" instance="io[222]" mode="outpad">
		<inputs>
			<port name="outpad">out_0~9</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0~9" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0~10" instance="io[223]" mode="outpad">
		<inputs>
			<port name="outpad">out_0~10</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0~10" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0~11" instance="io[224]" mode="outpad">
		<inputs>
			<port name="outpad">out_0~11</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0~11" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0~12" instance="io[225]" mode="outpad">
		<inputs>
			<port name="outpad">out_0~12</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0~12" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0~13" instance="io[226]" mode="outpad">
		<inputs>
			<port name="outpad">out_0~13</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0~13" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0~14" instance="io[227]" mode="outpad">
		<inputs>
			<port name="outpad">out_0~14</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0~14" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0~16" instance="io[228]" mode="outpad">
		<inputs>
			<port name="outpad">out_0~16</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0~16" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0~17" instance="io[229]" mode="outpad">
		<inputs>
			<port name="outpad">out_0~17</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0~17" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0~18" instance="io[230]" mode="outpad">
		<inputs>
			<port name="outpad">out_0~18</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0~18" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0~19" instance="io[231]" mode="outpad">
		<inputs>
			<port name="outpad">out_0~19</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0~19" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0~20" instance="io[232]" mode="outpad">
		<inputs>
			<port name="outpad">out_0~20</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0~20" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0~21" instance="io[233]" mode="outpad">
		<inputs>
			<port name="outpad">out_0~21</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0~21" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0~22" instance="io[234]" mode="outpad">
		<inputs>
			<port name="outpad">out_0~22</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0~22" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0~23" instance="io[235]" mode="outpad">
		<inputs>
			<port name="outpad">out_0~23</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0~23" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0~24" instance="io[236]" mode="outpad">
		<inputs>
			<port name="outpad">out_0~24</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0~24" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0~25" instance="io[237]" mode="outpad">
		<inputs>
			<port name="outpad">out_0~25</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0~25" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0~27" instance="io[238]" mode="outpad">
		<inputs>
			<port name="outpad">out_0~27</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0~27" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0~28" instance="io[239]" mode="outpad">
		<inputs>
			<port name="outpad">out_0~28</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0~28" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0~29" instance="io[240]" mode="outpad">
		<inputs>
			<port name="outpad">out_0~29</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0~29" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0~30" instance="io[241]" mode="outpad">
		<inputs>
			<port name="outpad">out_0~30</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0~30" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0~31" instance="io[242]" mode="outpad">
		<inputs>
			<port name="outpad">out_0~31</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0~31" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0~32" instance="io[243]" mode="outpad">
		<inputs>
			<port name="outpad">out_0~32</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0~32" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0~33" instance="io[244]" mode="outpad">
		<inputs>
			<port name="outpad">out_0~33</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0~33" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0~34" instance="io[245]" mode="outpad">
		<inputs>
			<port name="outpad">out_0~34</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0~34" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0~35" instance="io[246]" mode="outpad">
		<inputs>
			<port name="outpad">out_0~35</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0~35" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0~36" instance="io[247]" mode="outpad">
		<inputs>
			<port name="outpad">out_0~36</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0~36" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0~38" instance="io[248]" mode="outpad">
		<inputs>
			<port name="outpad">out_0~38</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0~38" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0~39" instance="io[249]" mode="outpad">
		<inputs>
			<port name="outpad">out_0~39</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0~39" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0~40" instance="io[250]" mode="outpad">
		<inputs>
			<port name="outpad">out_0~40</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0~40" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0~41" instance="io[251]" mode="outpad">
		<inputs>
			<port name="outpad">out_0~41</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0~41" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0~42" instance="io[252]" mode="outpad">
		<inputs>
			<port name="outpad">out_0~42</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0~42" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0~43" instance="io[253]" mode="outpad">
		<inputs>
			<port name="outpad">out_0~43</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0~43" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0~44" instance="io[254]" mode="outpad">
		<inputs>
			<port name="outpad">out_0~44</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0~44" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0~45" instance="io[255]" mode="outpad">
		<inputs>
			<port name="outpad">out_0~45</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0~45" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0~46" instance="io[256]" mode="outpad">
		<inputs>
			<port name="outpad">out_0~46</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0~46" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0~47" instance="io[257]" mode="outpad">
		<inputs>
			<port name="outpad">out_0~47</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0~47" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0~49" instance="io[258]" mode="outpad">
		<inputs>
			<port name="outpad">out_0~49</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0~49" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0~50" instance="io[259]" mode="outpad">
		<inputs>
			<port name="outpad">out_0~50</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0~50" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2~11" instance="io[260]" mode="outpad">
		<inputs>
			<port name="outpad">out_2~11</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2~11" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1~5" instance="io[261]" mode="outpad">
		<inputs>
			<port name="outpad">out_1~5</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1~5" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1~40" instance="io[262]" mode="outpad">
		<inputs>
			<port name="outpad">out_1~40</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1~40" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1~6" instance="io[263]" mode="outpad">
		<inputs>
			<port name="outpad">out_1~6</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1~6" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1~7" instance="io[264]" mode="outpad">
		<inputs>
			<port name="outpad">out_1~7</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1~7" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1~11" instance="io[265]" mode="outpad">
		<inputs>
			<port name="outpad">out_1~11</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1~11" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1~12" instance="io[266]" mode="outpad">
		<inputs>
			<port name="outpad">out_1~12</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1~12" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1~10" instance="io[267]" mode="outpad">
		<inputs>
			<port name="outpad">out_1~10</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1~10" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1~3" instance="io[268]" mode="outpad">
		<inputs>
			<port name="outpad">out_1~3</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1~3" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1~2" instance="io[269]" mode="outpad">
		<inputs>
			<port name="outpad">out_1~2</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1~2" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1~8" instance="io[270]" mode="outpad">
		<inputs>
			<port name="outpad">out_1~8</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1~8" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1~9" instance="io[271]" mode="outpad">
		<inputs>
			<port name="outpad">out_1~9</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1~9" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1~13" instance="io[272]" mode="outpad">
		<inputs>
			<port name="outpad">out_1~13</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1~13" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1~4" instance="io[273]" mode="outpad">
		<inputs>
			<port name="outpad">out_1~4</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1~4" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1~45" instance="io[274]" mode="outpad">
		<inputs>
			<port name="outpad">out_1~45</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1~45" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2~10" instance="io[275]" mode="outpad">
		<inputs>
			<port name="outpad">out_2~10</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2~10" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1~39" instance="io[276]" mode="outpad">
		<inputs>
			<port name="outpad">out_1~39</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1~39" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1~36" instance="io[277]" mode="outpad">
		<inputs>
			<port name="outpad">out_1~36</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1~36" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1~38" instance="io[278]" mode="outpad">
		<inputs>
			<port name="outpad">out_1~38</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1~38" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1~37" instance="io[279]" mode="outpad">
		<inputs>
			<port name="outpad">out_1~37</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1~37" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2~9" instance="io[280]" mode="outpad">
		<inputs>
			<port name="outpad">out_2~9</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2~9" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1~51" instance="io[281]" mode="outpad">
		<inputs>
			<port name="outpad">out_1~51</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1~51" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1~21" instance="io[282]" mode="outpad">
		<inputs>
			<port name="outpad">out_1~21</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1~21" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1~25" instance="io[283]" mode="outpad">
		<inputs>
			<port name="outpad">out_1~25</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1~25" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1~20" instance="io[284]" mode="outpad">
		<inputs>
			<port name="outpad">out_1~20</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1~20" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1~67" instance="io[285]" mode="outpad">
		<inputs>
			<port name="outpad">out_1~67</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1~67" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2~8" instance="io[286]" mode="outpad">
		<inputs>
			<port name="outpad">out_2~8</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2~8" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1~44" instance="io[287]" mode="outpad">
		<inputs>
			<port name="outpad">out_1~44</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1~44" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2~7" instance="io[288]" mode="outpad">
		<inputs>
			<port name="outpad">out_2~7</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2~7" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2~6" instance="io[289]" mode="outpad">
		<inputs>
			<port name="outpad">out_2~6</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2~6" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2~47" instance="io[290]" mode="outpad">
		<inputs>
			<port name="outpad">out_2~47</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2~47" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1~22" instance="io[291]" mode="outpad">
		<inputs>
			<port name="outpad">out_1~22</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1~22" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1~19" instance="io[292]" mode="outpad">
		<inputs>
			<port name="outpad">out_1~19</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1~19" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1~18" instance="io[293]" mode="outpad">
		<inputs>
			<port name="outpad">out_1~18</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1~18" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1~68" instance="io[294]" mode="outpad">
		<inputs>
			<port name="outpad">out_1~68</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1~68" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1~43" instance="io[295]" mode="outpad">
		<inputs>
			<port name="outpad">out_1~43</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1~43" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2~5" instance="io[296]" mode="outpad">
		<inputs>
			<port name="outpad">out_2~5</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2~5" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1~42" instance="io[297]" mode="outpad">
		<inputs>
			<port name="outpad">out_1~42</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1~42" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1~41" instance="io[298]" mode="outpad">
		<inputs>
			<port name="outpad">out_1~41</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1~41" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="a~4" instance="io[299]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="a~4" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">a~4</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="a~15" instance="io[300]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="a~15" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">a~15</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="a~26" instance="io[301]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="a~26" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">a~26</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="b~1" instance="io[302]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="b~1" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">b~1</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="b~12" instance="io[303]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="b~12" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">b~12</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="b~15" instance="io[304]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="b~15" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">b~15</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="b~16" instance="io[305]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="b~16" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">b~16</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="b~17" instance="io[306]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="b~17" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">b~17</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="a~0" instance="io[307]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="a~0" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">a~0</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="a~1" instance="io[308]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="a~1" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">a~1</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="a~2" instance="io[309]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="a~2" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">a~2</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="a~3" instance="io[310]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="a~3" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">a~3</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="a~5" instance="io[311]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="a~5" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">a~5</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="a~6" instance="io[312]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="a~6" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">a~6</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="a~7" instance="io[313]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="a~7" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">a~7</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="a~8" instance="io[314]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="a~8" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">a~8</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="a~9" instance="io[315]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="a~9" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">a~9</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="a~10" instance="io[316]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="a~10" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">a~10</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="a~11" instance="io[317]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="a~11" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">a~11</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="a~12" instance="io[318]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="a~12" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">a~12</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="a~13" instance="io[319]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="a~13" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">a~13</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="a~14" instance="io[320]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="a~14" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">a~14</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="a~16" instance="io[321]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="a~16" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">a~16</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="a~17" instance="io[322]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="a~17" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">a~17</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="a~18" instance="io[323]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="a~18" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">a~18</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="a~19" instance="io[324]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="a~19" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">a~19</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="a~20" instance="io[325]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="a~20" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">a~20</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="a~21" instance="io[326]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="a~21" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">a~21</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="a~22" instance="io[327]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="a~22" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">a~22</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="a~23" instance="io[328]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="a~23" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">a~23</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="a~24" instance="io[329]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="a~24" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">a~24</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="a~25" instance="io[330]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="a~25" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">a~25</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="a~27" instance="io[331]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="a~27" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">a~27</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="a~28" instance="io[332]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="a~28" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">a~28</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="a~29" instance="io[333]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="a~29" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">a~29</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="a~30" instance="io[334]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="a~30" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">a~30</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="b~18" instance="io[335]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="b~18" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">b~18</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="b~29" instance="io[336]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="b~29" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">b~29</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="b~19" instance="io[337]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="b~19" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">b~19</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="b~20" instance="io[338]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="b~20" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">b~20</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="b~21" instance="io[339]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="b~21" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">b~21</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="b~22" instance="io[340]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="b~22" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">b~22</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="b~23" instance="io[341]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="b~23" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">b~23</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="b~24" instance="io[342]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="b~24" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">b~24</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="b~25" instance="io[343]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="b~25" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">b~25</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="b~26" instance="io[344]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="b~26" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">b~26</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="b~27" instance="io[345]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="b~27" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">b~27</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="b~28" instance="io[346]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="b~28" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">b~28</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="b~30" instance="io[347]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="b~30" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">b~30</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="b~31" instance="io[348]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="b~31" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">b~31</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="b~32" instance="io[349]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="b~32" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">b~32</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="b~33" instance="io[350]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="b~33" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">b~33</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="b~34" instance="io[351]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="b~34" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">b~34</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="b~35" instance="io[352]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="b~35" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">b~35</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="a~31" instance="io[353]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="a~31" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">a~31</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="a~32" instance="io[354]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="a~32" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">a~32</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="a~33" instance="io[355]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="a~33" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">a~33</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="a~34" instance="io[356]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="a~34" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">a~34</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="a~35" instance="io[357]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="a~35" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">a~35</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="b~0" instance="io[358]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="b~0" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">b~0</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="b~2" instance="io[359]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="b~2" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">b~2</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="b~3" instance="io[360]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="b~3" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">b~3</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="b~4" instance="io[361]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="b~4" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">b~4</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="b~5" instance="io[362]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="b~5" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">b~5</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="b~6" instance="io[363]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="b~6" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">b~6</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="b~7" instance="io[364]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="b~7" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">b~7</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="b~8" instance="io[365]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="b~8" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">b~8</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="b~9" instance="io[366]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="b~9" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">b~9</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="b~10" instance="io[367]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="b~10" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">b~10</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="b~11" instance="io[368]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="b~11" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">b~11</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="b~13" instance="io[369]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="b~13" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">b~13</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="b~14" instance="io[370]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="b~14" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">b~14</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="clk" instance="io[371]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="clk" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">clk</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="reset" instance="io[372]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="reset" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">reset</port>
			</outputs>
			<clocks />
		</block>
	</block>
</block>
