5 18 181 6 *
8 /home/bryce3/trevorw/stable/covered/diags/verilog 2 -t (main) 2 -vcd (line1.vcd) 2 -o (line1.cdd) 2 -v (line1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 line1.v 1 8 1
2 1 1 4 f000f 4 100c 0 0 1 1 c
2 2 1 4 b000b 2 100c 0 0 1 1 b
2 3 8 4 b000f 5 13cc 1 2 1 18 0 1 1 1 1 0
2 4 1 4 70007 0 1410 0 0 1 1 a
2 5 35 4 7000f 3 e 3 4
2 6 3d 6 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 b 1 1 1070004 1 0 0 0 1 17 0 1 0 1 0 0
1 c 2 1 1070007 1 0 0 0 1 17 0 1 0 1 1 0
1 a 3 2 60005 1 0 0 0 1 17 1 1 0 1 0 0
4 5 8 7 f 5 5 5
4 6 10 8 1 0 0 6
3 1 main.$u0 "main.$u0" 0 inc_body.v 0 19 1
2 7 0 7 50008 1 21004 0 0 1 16 0 0
2 8 1 7 10001 0 1410 0 0 1 1 b
2 9 37 7 10008 1 16 7 8
2 10 0 8 50008 1 21004 0 0 1 16 0 0
2 11 1 8 10001 0 1410 0 0 1 1 c
2 12 37 8 10008 1 16 10 11
2 13 0 9 20002 1 1008 0 0 32 48 5 0
2 14 2c 9 10002 2 900a 13 0 32 18 0 ffffffff 0 0 0 0
2 15 0 10 50008 1 21008 0 0 1 16 1 0
2 16 1 10 10001 0 1410 0 0 1 1 c
2 17 37 10 10008 1 1a 15 16
2 18 0 11 20002 1 1008 0 0 32 48 5 0
2 19 2c 11 10002 2 900a 18 0 32 18 0 ffffffff 0 0 0 0
2 20 0 12 50008 1 21004 0 0 1 16 0 0
2 21 1 12 10001 0 1410 0 0 1 1 c
2 22 37 12 10008 1 16 20 21
2 23 0 13 20002 1 1008 0 0 32 48 5 0
2 24 2c 13 10002 2 900a 23 0 32 18 0 ffffffff 0 0 0 0
2 25 0 14 50008 1 21008 0 0 1 16 1 0
2 26 1 14 10001 0 1410 0 0 1 1 b
2 27 37 14 10008 1 1a 25 26
2 28 0 15 20002 1 1008 0 0 32 48 5 0
2 29 2c 15 10002 2 900a 28 0 32 18 0 ffffffff 0 0 0 0
2 30 0 16 50008 1 21008 0 0 1 16 1 0
2 31 1 16 10001 0 1410 0 0 1 1 c
2 32 37 16 10008 1 1a 30 31
2 33 0 17 20002 1 1008 0 0 32 48 5 0
2 34 2c 17 10002 2 900a 33 0 32 18 0 ffffffff 0 0 0 0
2 35 5a 0 0 1 1002 0 0 1 18 0 1 0 0 0 0
4 9 11 1 11 12 12 9
4 12 12 1 0 14 14 9
4 14 13 1 0 17 0 9
4 17 14 1 0 19 19 9
4 19 15 1 0 22 0 9
4 22 16 1 0 24 24 9
4 24 17 1 0 27 0 9
4 27 18 1 0 29 29 9
4 29 19 1 0 32 0 9
4 32 20 1 0 34 34 9
4 34 21 1 0 35 0 9
4 35 22 0 0 0 0 9
3 1 main.$u1 "main.$u1" 0 include2.v 0 6 1
