# compile vhdl design source files
vhdl xil_defaultlib  "../../../PWM_Project.srcs/sources_1/new/PWM_generator.vhd"
vhdl xil_defaultlib  "../../../PWM_Project.srcs/sim_1/new/PWM_generator_tb.vhd"

# Do not sort compile order
nosort
