# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Testing_Platform.ip_user_files/bd/CLOCK_TEST/sim/CLOCK_TEST.vhd" \
"../../../../Testing_Platform.srcs/sources_1/bd/CLOCK_TEST/hdl/CLOCK_TEST_wrapper.vhd" \
"../../../../Testing_Platform.srcs/sim_1/new/CLOCK_TEST_TB.vhd" \

# Do not sort compile order
nosort
