Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sat Dec 17 22:01:48 2022
| Host         : LAPTOP-RHBK633D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file openmips_min_sopc_board_timing_summary_routed.rpt -rpx openmips_min_sopc_board_timing_summary_routed.rpx
| Design       : openmips_min_sopc_board
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 137 register/latch pins with no clock driven by root clock pin: rst (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: stall (HIGH)

 There are 18731 register/latch pins with no clock driven by root clock pin: PIL0/clk_reg/C (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sccpu/CP0_0/o_cause_reg[8]/C (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sccpu/CP0_0/o_status_reg[0]/C (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sccpu/CP0_0/o_status_reg[10]/C (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sccpu/CP0_0/o_status_reg[11]/C (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sccpu/CP0_0/o_status_reg[12]/C (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sccpu/CP0_0/o_status_reg[13]/C (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sccpu/CP0_0/o_status_reg[14]/C (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sccpu/CP0_0/o_status_reg[15]/C (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sccpu/CP0_0/o_status_reg[1]/C (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sccpu/CP0_0/o_status_reg[8]/C (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sccpu/CP0_0/o_status_reg[9]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/DIV0/ready_reg/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/EX0/cp0_reg_read_addr_reg[0]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/EX0/cp0_reg_read_addr_reg[1]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/EX0/cp0_reg_read_addr_reg[2]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/EX0/cp0_reg_read_addr_reg[3]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/EX0/cp0_reg_read_addr_reg[4]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/EX0/stall_req_for_madd_msub_reg/G (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_aluop_reg[0]/C (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_aluop_reg[1]/C (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_aluop_reg[2]/C (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_aluop_reg[3]/C (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_aluop_reg[4]/C (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_aluop_reg[5]/C (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_aluop_reg[6]/C (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_aluop_reg[7]/C (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[0]/C (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[10]/C (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[11]/C (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[12]/C (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[13]/C (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[14]/C (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[15]/C (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[16]/C (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[17]/C (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[18]/C (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[19]/C (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[1]/C (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[20]/C (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[21]/C (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[22]/C (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[23]/C (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[24]/C (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[25]/C (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[26]/C (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[27]/C (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[28]/C (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[29]/C (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[2]/C (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[30]/C (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[31]/C (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[3]/C (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[4]/C (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[5]/C (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[6]/C (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[7]/C (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[8]/C (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[9]/C (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_excepttype_reg[10]/C (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_excepttype_reg[11]/C (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_excepttype_reg[12]/C (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_excepttype_reg[13]/C (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_excepttype_reg[8]/C (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_excepttype_reg[9]/C (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/o_cnt_reg[0]/C (HIGH)

 There are 131 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/o_cnt_reg[1]/C (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: sccpu/LLbit0/LLbit_o_reg/C (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: sccpu/MEM_WB0/wb_LLbit_value_reg/C (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: sccpu/MEM_WB0/wb_LLbit_we_reg/C (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sccpu/MEM_WB0/wb_cp0_reg_data_reg[0]/C (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sccpu/MEM_WB0/wb_cp0_reg_data_reg[10]/C (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sccpu/MEM_WB0/wb_cp0_reg_data_reg[11]/C (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sccpu/MEM_WB0/wb_cp0_reg_data_reg[12]/C (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sccpu/MEM_WB0/wb_cp0_reg_data_reg[13]/C (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sccpu/MEM_WB0/wb_cp0_reg_data_reg[14]/C (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sccpu/MEM_WB0/wb_cp0_reg_data_reg[15]/C (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sccpu/MEM_WB0/wb_cp0_reg_data_reg[1]/C (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sccpu/MEM_WB0/wb_cp0_reg_data_reg[8]/C (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sccpu/MEM_WB0/wb_cp0_reg_data_reg[9]/C (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sccpu/MEM_WB0/wb_cp0_reg_waddr_reg[0]/C (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sccpu/MEM_WB0/wb_cp0_reg_waddr_reg[1]/C (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sccpu/MEM_WB0/wb_cp0_reg_waddr_reg[2]/C (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sccpu/MEM_WB0/wb_cp0_reg_waddr_reg[3]/C (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sccpu/MEM_WB0/wb_cp0_reg_waddr_reg[4]/C (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sccpu/MEM_WB0/wb_cp0_reg_we_reg/C (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sccpu/dwishbone_bus_if/wishbone_state_reg[0]/C (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sccpu/dwishbone_bus_if/wishbone_state_reg[1]/C (HIGH)

 There are 200 register/latch pins with no clock driven by root clock pin: sccpu/id_ex0/ex_aluop_reg[0]/C (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: sccpu/id_ex0/ex_aluop_reg[1]/C (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: sccpu/id_ex0/ex_aluop_reg[1]_rep/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: sccpu/id_ex0/ex_aluop_reg[1]_rep__0/C (HIGH)

 There are 133 register/latch pins with no clock driven by root clock pin: sccpu/id_ex0/ex_aluop_reg[2]/C (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: sccpu/id_ex0/ex_aluop_reg[2]_rep/C (HIGH)

 There are 200 register/latch pins with no clock driven by root clock pin: sccpu/id_ex0/ex_aluop_reg[3]/C (HIGH)

 There are 200 register/latch pins with no clock driven by root clock pin: sccpu/id_ex0/ex_aluop_reg[4]/C (HIGH)

 There are 200 register/latch pins with no clock driven by root clock pin: sccpu/id_ex0/ex_aluop_reg[5]/C (HIGH)

 There are 200 register/latch pins with no clock driven by root clock pin: sccpu/id_ex0/ex_aluop_reg[6]/C (HIGH)

 There are 200 register/latch pins with no clock driven by root clock pin: sccpu/id_ex0/ex_aluop_reg[7]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/id_ex0/ex_wd_reg[0]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/id_ex0/ex_wd_reg[1]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/id_ex0/ex_wd_reg[2]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/id_ex0/ex_wd_reg[3]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/id_ex0/ex_wd_reg[4]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/id_ex0/o_is_in_dalay_slot_reg/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/if_id0/id_inst_reg[0]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/if_id0/id_inst_reg[10]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/if_id0/id_inst_reg[16]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/if_id0/id_inst_reg[17]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/if_id0/id_inst_reg[18]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/if_id0/id_inst_reg[19]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/if_id0/id_inst_reg[1]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/if_id0/id_inst_reg[20]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/if_id0/id_inst_reg[21]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/if_id0/id_inst_reg[22]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/if_id0/id_inst_reg[23]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/if_id0/id_inst_reg[24]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/if_id0/id_inst_reg[25]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/if_id0/id_inst_reg[26]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/if_id0/id_inst_reg[27]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/if_id0/id_inst_reg[28]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/if_id0/id_inst_reg[29]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/if_id0/id_inst_reg[2]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/if_id0/id_inst_reg[30]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/if_id0/id_inst_reg[31]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/if_id0/id_inst_reg[3]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/if_id0/id_inst_reg[4]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/if_id0/id_inst_reg[5]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/if_id0/id_inst_reg[6]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/if_id0/id_inst_reg[7]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/if_id0/id_inst_reg[8]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/if_id0/id_inst_reg[9]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: seg7x16_0/cnt_reg[14]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 171146 pins that are not constrained for maximum delay. (HIGH)

 There are 2 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     73.787        0.000                      0                  107        0.265        0.000                      0                  107       49.500        0.000                       0                    79  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
clk_pin  {0.000 50.000}     100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin            73.787        0.000                      0                   53        0.265        0.000                      0                   53       49.500        0.000                       0                    79  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pin            clk_pin                 81.958        0.000                      0                   54        0.423        0.000                      0                   54  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       73.787ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             73.787ns  (required time - arrival time)
  Source:                 PIL0/i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PIL0/clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        26.163ns  (logic 10.648ns (40.698%)  route 15.515ns (59.302%))
  Logic Levels:           33  (CARRY4=20 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 105.007 - 100.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.707     5.309    PIL0/clk_in_IBUF_BUFG
    SLICE_X81Y141        FDRE                                         r  PIL0/i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y141        FDRE (Prop_fdre_C_Q)         0.419     5.728 r  PIL0/i_reg[2]/Q
                         net (fo=1, routed)           0.671     6.399    PIL0/i[2]
    SLICE_X83Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.846     7.245 r  PIL0/i3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.245    PIL0/i3_carry_n_6
    SLICE_X83Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.359 r  PIL0/i3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.359    PIL0/i3_carry__0_n_6
    SLICE_X83Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.693 f  PIL0/i3_carry__1/O[1]
                         net (fo=8, routed)           0.448     8.141    PIL0/p_1_in[10]
    SLICE_X85Y142        LUT1 (Prop_lut1_I0_O)        0.303     8.444 r  PIL0/i2_inferred__0__149_carry__1_i_12/O
                         net (fo=1, routed)           0.000     8.444    PIL0/i2_inferred__0__149_carry__1_i_12_n_6
    SLICE_X85Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.994 r  PIL0/i2_inferred__0__149_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.994    PIL0/i2_inferred__0__149_carry__1_i_9_n_6
    SLICE_X85Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.328 r  PIL0/i2_inferred__0__149_carry__2_i_9/O[1]
                         net (fo=5, routed)           1.182    10.510    PIL0/i4[14]
    SLICE_X85Y139        LUT3 (Prop_lut3_I0_O)        0.331    10.841 r  PIL0/i2_inferred__0__2_carry__1_i_9/O
                         net (fo=9, routed)           1.119    11.960    PIL0/i3[14]
    SLICE_X82Y143        LUT6 (Prop_lut6_I3_O)        0.326    12.286 f  PIL0/i2_inferred__0__2_carry__4_i_13/O
                         net (fo=2, routed)           0.584    12.870    PIL0/i2_inferred__0__2_carry__4_i_13_n_6
    SLICE_X87Y143        LUT5 (Prop_lut5_I0_O)        0.124    12.994 r  PIL0/i2_inferred__0__2_carry__4_i_3/O
                         net (fo=2, routed)           0.717    13.711    PIL0/i2_inferred__0__2_carry__4_i_3_n_6
    SLICE_X86Y143        LUT6 (Prop_lut6_I0_O)        0.124    13.835 r  PIL0/i2_inferred__0__2_carry__4_i_7/O
                         net (fo=1, routed)           0.000    13.835    PIL0/i2_inferred__0__2_carry__4_i_7_n_6
    SLICE_X86Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.385 r  PIL0/i2_inferred__0__2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.385    PIL0/i2_inferred__0__2_carry__4_n_6
    SLICE_X86Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.499 r  PIL0/i2_inferred__0__2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.499    PIL0/i2_inferred__0__2_carry__5_n_6
    SLICE_X86Y145        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.833 r  PIL0/i2_inferred__0__2_carry__6/O[1]
                         net (fo=8, routed)           1.434    16.267    PIL0/i2_inferred__0__2_carry__6_n_12
    SLICE_X89Y145        LUT3 (Prop_lut3_I0_O)        0.328    16.595 r  PIL0/i2_inferred__0__90_carry__1_i_4/O
                         net (fo=2, routed)           0.645    17.241    PIL0/i2_inferred__0__90_carry__1_i_4_n_6
    SLICE_X89Y146        LUT4 (Prop_lut4_I0_O)        0.332    17.573 r  PIL0/i2_inferred__0__90_carry__1_i_8/O
                         net (fo=1, routed)           0.000    17.573    PIL0/i2_inferred__0__90_carry__1_i_8_n_6
    SLICE_X89Y146        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    17.820 r  PIL0/i2_inferred__0__90_carry__1/O[0]
                         net (fo=3, routed)           0.812    18.631    PIL0/i2_inferred__0__90_carry__1_n_13
    SLICE_X87Y146        LUT2 (Prop_lut2_I0_O)        0.299    18.930 r  PIL0/i2_inferred__0__137_carry_i_4/O
                         net (fo=1, routed)           0.000    18.930    PIL0/i2_inferred__0__137_carry_i_4_n_6
    SLICE_X87Y146        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    19.354 r  PIL0/i2_inferred__0__137_carry/O[1]
                         net (fo=1, routed)           0.693    20.047    PIL0/i2_inferred__0__137_carry_n_12
    SLICE_X84Y145        LUT4 (Prop_lut4_I3_O)        0.303    20.350 r  PIL0/i2_inferred__0__149_carry__3_i_5/O
                         net (fo=1, routed)           0.000    20.350    PIL0/i2_inferred__0__149_carry__3_i_5_n_6
    SLICE_X84Y145        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.726 r  PIL0/i2_inferred__0__149_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.726    PIL0/i2_inferred__0__149_carry__3_n_6
    SLICE_X84Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.049 r  PIL0/i2_inferred__0__149_carry__4/O[1]
                         net (fo=3, routed)           1.112    22.161    PIL0/i2_inferred__0__149_carry__4_n_12
    SLICE_X81Y151        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.876    23.037 r  PIL0/i2_inferred__0__208_carry__2/CO[2]
                         net (fo=74, routed)          1.998    25.035    PIL0/i2_inferred__0__208_carry__2_n_7
    SLICE_X82Y145        LUT3 (Prop_lut3_I1_O)        0.313    25.348 r  PIL0/i[8]_i_3/O
                         net (fo=1, routed)           0.000    25.348    PIL0/i[8]_i_3_n_6
    SLICE_X82Y145        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.749 r  PIL0/i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.749    PIL0/i_reg[8]_i_2_n_6
    SLICE_X82Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.863 r  PIL0/i_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.863    PIL0/i_reg[12]_i_2_n_6
    SLICE_X82Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.977 r  PIL0/i_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.977    PIL0/i_reg[16]_i_2_n_6
    SLICE_X82Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.091 r  PIL0/i_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.091    PIL0/i_reg[20]_i_2_n_6
    SLICE_X82Y149        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.313 f  PIL0/i_reg[27]_i_2/O[0]
                         net (fo=1, routed)           0.661    26.974    PIL0/i1[21]
    SLICE_X83Y149        LUT5 (Prop_lut5_I0_O)        0.299    27.273 f  PIL0/i[21]_i_1/O
                         net (fo=9, routed)           1.240    28.513    PIL0/i[21]_i_1_n_6
    SLICE_X79Y148        LUT6 (Prop_lut6_I5_O)        0.124    28.637 r  PIL0/clk1_carry__0_i_1/O
                         net (fo=1, routed)           0.703    29.340    PIL0/clk1_carry__0_i_1_n_6
    SLICE_X79Y150        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    29.738 r  PIL0/clk1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.738    PIL0/clk1_carry__0_n_6
    SLICE_X79Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.852 r  PIL0/clk1_carry__1/CO[3]
                         net (fo=1, routed)           1.496    31.349    PIL0/clk1
    SLICE_X79Y147        LUT5 (Prop_lut5_I2_O)        0.124    31.473 r  PIL0/clk_i_1/O
                         net (fo=1, routed)           0.000    31.473    PIL0/clk_i_1_n_6
    SLICE_X79Y147        FDRE                                         r  PIL0/clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.585   105.007    PIL0/clk_in_IBUF_BUFG
    SLICE_X79Y147        FDRE                                         r  PIL0/clk_reg/C
                         clock pessimism              0.259   105.266    
                         clock uncertainty           -0.035   105.231    
    SLICE_X79Y147        FDRE (Setup_fdre_C_D)        0.029   105.260    PIL0/clk_reg
  -------------------------------------------------------------------
                         required time                        105.260    
                         arrival time                         -31.473    
  -------------------------------------------------------------------
                         slack                                 73.787    

Slack (MET) :             75.943ns  (required time - arrival time)
  Source:                 PIL0/i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PIL0/i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        23.882ns  (logic 9.680ns (40.532%)  route 14.202ns (59.468%))
  Logic Levels:           27  (CARRY4=16 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 105.016 - 100.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.707     5.309    PIL0/clk_in_IBUF_BUFG
    SLICE_X81Y141        FDRE                                         r  PIL0/i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y141        FDRE (Prop_fdre_C_Q)         0.419     5.728 r  PIL0/i_reg[2]/Q
                         net (fo=1, routed)           0.671     6.399    PIL0/i[2]
    SLICE_X83Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.846     7.245 r  PIL0/i3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.245    PIL0/i3_carry_n_6
    SLICE_X83Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.359 r  PIL0/i3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.359    PIL0/i3_carry__0_n_6
    SLICE_X83Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.693 f  PIL0/i3_carry__1/O[1]
                         net (fo=8, routed)           0.448     8.141    PIL0/p_1_in[10]
    SLICE_X85Y142        LUT1 (Prop_lut1_I0_O)        0.303     8.444 r  PIL0/i2_inferred__0__149_carry__1_i_12/O
                         net (fo=1, routed)           0.000     8.444    PIL0/i2_inferred__0__149_carry__1_i_12_n_6
    SLICE_X85Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.994 r  PIL0/i2_inferred__0__149_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.994    PIL0/i2_inferred__0__149_carry__1_i_9_n_6
    SLICE_X85Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.328 r  PIL0/i2_inferred__0__149_carry__2_i_9/O[1]
                         net (fo=5, routed)           1.182    10.510    PIL0/i4[14]
    SLICE_X85Y139        LUT3 (Prop_lut3_I0_O)        0.331    10.841 r  PIL0/i2_inferred__0__2_carry__1_i_9/O
                         net (fo=9, routed)           1.119    11.960    PIL0/i3[14]
    SLICE_X82Y143        LUT6 (Prop_lut6_I3_O)        0.326    12.286 f  PIL0/i2_inferred__0__2_carry__4_i_13/O
                         net (fo=2, routed)           0.584    12.870    PIL0/i2_inferred__0__2_carry__4_i_13_n_6
    SLICE_X87Y143        LUT5 (Prop_lut5_I0_O)        0.124    12.994 r  PIL0/i2_inferred__0__2_carry__4_i_3/O
                         net (fo=2, routed)           0.717    13.711    PIL0/i2_inferred__0__2_carry__4_i_3_n_6
    SLICE_X86Y143        LUT6 (Prop_lut6_I0_O)        0.124    13.835 r  PIL0/i2_inferred__0__2_carry__4_i_7/O
                         net (fo=1, routed)           0.000    13.835    PIL0/i2_inferred__0__2_carry__4_i_7_n_6
    SLICE_X86Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.385 r  PIL0/i2_inferred__0__2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.385    PIL0/i2_inferred__0__2_carry__4_n_6
    SLICE_X86Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.499 r  PIL0/i2_inferred__0__2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.499    PIL0/i2_inferred__0__2_carry__5_n_6
    SLICE_X86Y145        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.833 r  PIL0/i2_inferred__0__2_carry__6/O[1]
                         net (fo=8, routed)           1.434    16.267    PIL0/i2_inferred__0__2_carry__6_n_12
    SLICE_X89Y145        LUT3 (Prop_lut3_I0_O)        0.328    16.595 r  PIL0/i2_inferred__0__90_carry__1_i_4/O
                         net (fo=2, routed)           0.645    17.241    PIL0/i2_inferred__0__90_carry__1_i_4_n_6
    SLICE_X89Y146        LUT4 (Prop_lut4_I0_O)        0.332    17.573 r  PIL0/i2_inferred__0__90_carry__1_i_8/O
                         net (fo=1, routed)           0.000    17.573    PIL0/i2_inferred__0__90_carry__1_i_8_n_6
    SLICE_X89Y146        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    17.820 r  PIL0/i2_inferred__0__90_carry__1/O[0]
                         net (fo=3, routed)           0.812    18.631    PIL0/i2_inferred__0__90_carry__1_n_13
    SLICE_X87Y146        LUT2 (Prop_lut2_I0_O)        0.299    18.930 r  PIL0/i2_inferred__0__137_carry_i_4/O
                         net (fo=1, routed)           0.000    18.930    PIL0/i2_inferred__0__137_carry_i_4_n_6
    SLICE_X87Y146        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    19.354 r  PIL0/i2_inferred__0__137_carry/O[1]
                         net (fo=1, routed)           0.693    20.047    PIL0/i2_inferred__0__137_carry_n_12
    SLICE_X84Y145        LUT4 (Prop_lut4_I3_O)        0.303    20.350 r  PIL0/i2_inferred__0__149_carry__3_i_5/O
                         net (fo=1, routed)           0.000    20.350    PIL0/i2_inferred__0__149_carry__3_i_5_n_6
    SLICE_X84Y145        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.726 r  PIL0/i2_inferred__0__149_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.726    PIL0/i2_inferred__0__149_carry__3_n_6
    SLICE_X84Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.049 r  PIL0/i2_inferred__0__149_carry__4/O[1]
                         net (fo=3, routed)           1.112    22.161    PIL0/i2_inferred__0__149_carry__4_n_12
    SLICE_X81Y151        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.876    23.037 r  PIL0/i2_inferred__0__208_carry__2/CO[2]
                         net (fo=74, routed)          1.998    25.035    PIL0/i2_inferred__0__208_carry__2_n_7
    SLICE_X82Y145        LUT3 (Prop_lut3_I1_O)        0.313    25.348 r  PIL0/i[8]_i_3/O
                         net (fo=1, routed)           0.000    25.348    PIL0/i[8]_i_3_n_6
    SLICE_X82Y145        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.749 r  PIL0/i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.749    PIL0/i_reg[8]_i_2_n_6
    SLICE_X82Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.863 r  PIL0/i_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.863    PIL0/i_reg[12]_i_2_n_6
    SLICE_X82Y147        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.102 r  PIL0/i_reg[16]_i_2/O[2]
                         net (fo=2, routed)           0.964    27.066    PIL0/i1[15]
    SLICE_X83Y149        LUT5 (Prop_lut5_I0_O)        0.302    27.368 r  PIL0/i[15]_i_1/O
                         net (fo=7, routed)           1.824    29.192    PIL0/i[15]_i_1_n_6
    SLICE_X83Y144        FDRE                                         r  PIL0/i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.594   105.016    PIL0/clk_in_IBUF_BUFG
    SLICE_X83Y144        FDRE                                         r  PIL0/i_reg[15]/C
                         clock pessimism              0.259   105.275    
                         clock uncertainty           -0.035   105.240    
    SLICE_X83Y144        FDRE (Setup_fdre_C_D)       -0.105   105.135    PIL0/i_reg[15]
  -------------------------------------------------------------------
                         required time                        105.135    
                         arrival time                         -29.192    
  -------------------------------------------------------------------
                         slack                                 75.943    

Slack (MET) :             76.799ns  (required time - arrival time)
  Source:                 PIL0/i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PIL0/i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        23.162ns  (logic 9.853ns (42.539%)  route 13.309ns (57.461%))
  Logic Levels:           29  (CARRY4=18 LUT1=1 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 105.016 - 100.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.707     5.309    PIL0/clk_in_IBUF_BUFG
    SLICE_X81Y141        FDRE                                         r  PIL0/i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y141        FDRE (Prop_fdre_C_Q)         0.419     5.728 r  PIL0/i_reg[2]/Q
                         net (fo=1, routed)           0.671     6.399    PIL0/i[2]
    SLICE_X83Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.846     7.245 r  PIL0/i3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.245    PIL0/i3_carry_n_6
    SLICE_X83Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.359 r  PIL0/i3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.359    PIL0/i3_carry__0_n_6
    SLICE_X83Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.693 f  PIL0/i3_carry__1/O[1]
                         net (fo=8, routed)           0.448     8.141    PIL0/p_1_in[10]
    SLICE_X85Y142        LUT1 (Prop_lut1_I0_O)        0.303     8.444 r  PIL0/i2_inferred__0__149_carry__1_i_12/O
                         net (fo=1, routed)           0.000     8.444    PIL0/i2_inferred__0__149_carry__1_i_12_n_6
    SLICE_X85Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.994 r  PIL0/i2_inferred__0__149_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.994    PIL0/i2_inferred__0__149_carry__1_i_9_n_6
    SLICE_X85Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.328 r  PIL0/i2_inferred__0__149_carry__2_i_9/O[1]
                         net (fo=5, routed)           1.182    10.510    PIL0/i4[14]
    SLICE_X85Y139        LUT3 (Prop_lut3_I0_O)        0.331    10.841 r  PIL0/i2_inferred__0__2_carry__1_i_9/O
                         net (fo=9, routed)           1.119    11.960    PIL0/i3[14]
    SLICE_X82Y143        LUT6 (Prop_lut6_I3_O)        0.326    12.286 f  PIL0/i2_inferred__0__2_carry__4_i_13/O
                         net (fo=2, routed)           0.584    12.870    PIL0/i2_inferred__0__2_carry__4_i_13_n_6
    SLICE_X87Y143        LUT5 (Prop_lut5_I0_O)        0.124    12.994 r  PIL0/i2_inferred__0__2_carry__4_i_3/O
                         net (fo=2, routed)           0.717    13.711    PIL0/i2_inferred__0__2_carry__4_i_3_n_6
    SLICE_X86Y143        LUT6 (Prop_lut6_I0_O)        0.124    13.835 r  PIL0/i2_inferred__0__2_carry__4_i_7/O
                         net (fo=1, routed)           0.000    13.835    PIL0/i2_inferred__0__2_carry__4_i_7_n_6
    SLICE_X86Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.385 r  PIL0/i2_inferred__0__2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.385    PIL0/i2_inferred__0__2_carry__4_n_6
    SLICE_X86Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.499 r  PIL0/i2_inferred__0__2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.499    PIL0/i2_inferred__0__2_carry__5_n_6
    SLICE_X86Y145        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.833 r  PIL0/i2_inferred__0__2_carry__6/O[1]
                         net (fo=8, routed)           1.434    16.267    PIL0/i2_inferred__0__2_carry__6_n_12
    SLICE_X89Y145        LUT3 (Prop_lut3_I0_O)        0.328    16.595 r  PIL0/i2_inferred__0__90_carry__1_i_4/O
                         net (fo=2, routed)           0.645    17.241    PIL0/i2_inferred__0__90_carry__1_i_4_n_6
    SLICE_X89Y146        LUT4 (Prop_lut4_I0_O)        0.332    17.573 r  PIL0/i2_inferred__0__90_carry__1_i_8/O
                         net (fo=1, routed)           0.000    17.573    PIL0/i2_inferred__0__90_carry__1_i_8_n_6
    SLICE_X89Y146        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    17.820 r  PIL0/i2_inferred__0__90_carry__1/O[0]
                         net (fo=3, routed)           0.812    18.631    PIL0/i2_inferred__0__90_carry__1_n_13
    SLICE_X87Y146        LUT2 (Prop_lut2_I0_O)        0.299    18.930 r  PIL0/i2_inferred__0__137_carry_i_4/O
                         net (fo=1, routed)           0.000    18.930    PIL0/i2_inferred__0__137_carry_i_4_n_6
    SLICE_X87Y146        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    19.354 r  PIL0/i2_inferred__0__137_carry/O[1]
                         net (fo=1, routed)           0.693    20.047    PIL0/i2_inferred__0__137_carry_n_12
    SLICE_X84Y145        LUT4 (Prop_lut4_I3_O)        0.303    20.350 r  PIL0/i2_inferred__0__149_carry__3_i_5/O
                         net (fo=1, routed)           0.000    20.350    PIL0/i2_inferred__0__149_carry__3_i_5_n_6
    SLICE_X84Y145        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.726 r  PIL0/i2_inferred__0__149_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.726    PIL0/i2_inferred__0__149_carry__3_n_6
    SLICE_X84Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.049 r  PIL0/i2_inferred__0__149_carry__4/O[1]
                         net (fo=3, routed)           1.112    22.161    PIL0/i2_inferred__0__149_carry__4_n_12
    SLICE_X81Y151        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.876    23.037 r  PIL0/i2_inferred__0__208_carry__2/CO[2]
                         net (fo=74, routed)          1.998    25.035    PIL0/i2_inferred__0__208_carry__2_n_7
    SLICE_X82Y145        LUT3 (Prop_lut3_I1_O)        0.313    25.348 r  PIL0/i[8]_i_3/O
                         net (fo=1, routed)           0.000    25.348    PIL0/i[8]_i_3_n_6
    SLICE_X82Y145        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.749 r  PIL0/i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.749    PIL0/i_reg[8]_i_2_n_6
    SLICE_X82Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.863 r  PIL0/i_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.863    PIL0/i_reg[12]_i_2_n_6
    SLICE_X82Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.977 r  PIL0/i_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.977    PIL0/i_reg[16]_i_2_n_6
    SLICE_X82Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.091 r  PIL0/i_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.091    PIL0/i_reg[20]_i_2_n_6
    SLICE_X82Y149        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.248 f  PIL0/i_reg[27]_i_2/CO[1]
                         net (fo=21, routed)          1.895    28.142    PIL0/i_reg[27]_i_2_n_8
    SLICE_X82Y143        LUT2 (Prop_lut2_I1_O)        0.329    28.471 r  PIL0/i[27]_i_1/O
                         net (fo=1, routed)           0.000    28.471    PIL0/i[27]_i_1_n_6
    SLICE_X82Y143        FDRE                                         r  PIL0/i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.594   105.016    PIL0/clk_in_IBUF_BUFG
    SLICE_X82Y143        FDRE                                         r  PIL0/i_reg[27]/C
                         clock pessimism              0.259   105.275    
                         clock uncertainty           -0.035   105.240    
    SLICE_X82Y143        FDRE (Setup_fdre_C_D)        0.031   105.271    PIL0/i_reg[27]
  -------------------------------------------------------------------
                         required time                        105.271    
                         arrival time                         -28.471    
  -------------------------------------------------------------------
                         slack                                 76.799    

Slack (MET) :             76.893ns  (required time - arrival time)
  Source:                 PIL0/i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PIL0/i_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        22.933ns  (logic 9.888ns (43.117%)  route 13.045ns (56.883%))
  Logic Levels:           29  (CARRY4=18 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 105.016 - 100.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.707     5.309    PIL0/clk_in_IBUF_BUFG
    SLICE_X81Y141        FDRE                                         r  PIL0/i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y141        FDRE (Prop_fdre_C_Q)         0.419     5.728 r  PIL0/i_reg[2]/Q
                         net (fo=1, routed)           0.671     6.399    PIL0/i[2]
    SLICE_X83Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.846     7.245 r  PIL0/i3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.245    PIL0/i3_carry_n_6
    SLICE_X83Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.359 r  PIL0/i3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.359    PIL0/i3_carry__0_n_6
    SLICE_X83Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.693 f  PIL0/i3_carry__1/O[1]
                         net (fo=8, routed)           0.448     8.141    PIL0/p_1_in[10]
    SLICE_X85Y142        LUT1 (Prop_lut1_I0_O)        0.303     8.444 r  PIL0/i2_inferred__0__149_carry__1_i_12/O
                         net (fo=1, routed)           0.000     8.444    PIL0/i2_inferred__0__149_carry__1_i_12_n_6
    SLICE_X85Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.994 r  PIL0/i2_inferred__0__149_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.994    PIL0/i2_inferred__0__149_carry__1_i_9_n_6
    SLICE_X85Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.328 r  PIL0/i2_inferred__0__149_carry__2_i_9/O[1]
                         net (fo=5, routed)           1.182    10.510    PIL0/i4[14]
    SLICE_X85Y139        LUT3 (Prop_lut3_I0_O)        0.331    10.841 r  PIL0/i2_inferred__0__2_carry__1_i_9/O
                         net (fo=9, routed)           1.119    11.960    PIL0/i3[14]
    SLICE_X82Y143        LUT6 (Prop_lut6_I3_O)        0.326    12.286 f  PIL0/i2_inferred__0__2_carry__4_i_13/O
                         net (fo=2, routed)           0.584    12.870    PIL0/i2_inferred__0__2_carry__4_i_13_n_6
    SLICE_X87Y143        LUT5 (Prop_lut5_I0_O)        0.124    12.994 r  PIL0/i2_inferred__0__2_carry__4_i_3/O
                         net (fo=2, routed)           0.717    13.711    PIL0/i2_inferred__0__2_carry__4_i_3_n_6
    SLICE_X86Y143        LUT6 (Prop_lut6_I0_O)        0.124    13.835 r  PIL0/i2_inferred__0__2_carry__4_i_7/O
                         net (fo=1, routed)           0.000    13.835    PIL0/i2_inferred__0__2_carry__4_i_7_n_6
    SLICE_X86Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.385 r  PIL0/i2_inferred__0__2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.385    PIL0/i2_inferred__0__2_carry__4_n_6
    SLICE_X86Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.499 r  PIL0/i2_inferred__0__2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.499    PIL0/i2_inferred__0__2_carry__5_n_6
    SLICE_X86Y145        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.833 r  PIL0/i2_inferred__0__2_carry__6/O[1]
                         net (fo=8, routed)           1.434    16.267    PIL0/i2_inferred__0__2_carry__6_n_12
    SLICE_X89Y145        LUT3 (Prop_lut3_I0_O)        0.328    16.595 r  PIL0/i2_inferred__0__90_carry__1_i_4/O
                         net (fo=2, routed)           0.645    17.241    PIL0/i2_inferred__0__90_carry__1_i_4_n_6
    SLICE_X89Y146        LUT4 (Prop_lut4_I0_O)        0.332    17.573 r  PIL0/i2_inferred__0__90_carry__1_i_8/O
                         net (fo=1, routed)           0.000    17.573    PIL0/i2_inferred__0__90_carry__1_i_8_n_6
    SLICE_X89Y146        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    17.820 r  PIL0/i2_inferred__0__90_carry__1/O[0]
                         net (fo=3, routed)           0.812    18.631    PIL0/i2_inferred__0__90_carry__1_n_13
    SLICE_X87Y146        LUT2 (Prop_lut2_I0_O)        0.299    18.930 r  PIL0/i2_inferred__0__137_carry_i_4/O
                         net (fo=1, routed)           0.000    18.930    PIL0/i2_inferred__0__137_carry_i_4_n_6
    SLICE_X87Y146        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    19.354 r  PIL0/i2_inferred__0__137_carry/O[1]
                         net (fo=1, routed)           0.693    20.047    PIL0/i2_inferred__0__137_carry_n_12
    SLICE_X84Y145        LUT4 (Prop_lut4_I3_O)        0.303    20.350 r  PIL0/i2_inferred__0__149_carry__3_i_5/O
                         net (fo=1, routed)           0.000    20.350    PIL0/i2_inferred__0__149_carry__3_i_5_n_6
    SLICE_X84Y145        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.726 r  PIL0/i2_inferred__0__149_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.726    PIL0/i2_inferred__0__149_carry__3_n_6
    SLICE_X84Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.049 r  PIL0/i2_inferred__0__149_carry__4/O[1]
                         net (fo=3, routed)           1.112    22.161    PIL0/i2_inferred__0__149_carry__4_n_12
    SLICE_X81Y151        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.876    23.037 r  PIL0/i2_inferred__0__208_carry__2/CO[2]
                         net (fo=74, routed)          1.998    25.035    PIL0/i2_inferred__0__208_carry__2_n_7
    SLICE_X82Y145        LUT3 (Prop_lut3_I1_O)        0.313    25.348 r  PIL0/i[8]_i_3/O
                         net (fo=1, routed)           0.000    25.348    PIL0/i[8]_i_3_n_6
    SLICE_X82Y145        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.749 r  PIL0/i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.749    PIL0/i_reg[8]_i_2_n_6
    SLICE_X82Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.863 r  PIL0/i_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.863    PIL0/i_reg[12]_i_2_n_6
    SLICE_X82Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.977 r  PIL0/i_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.977    PIL0/i_reg[16]_i_2_n_6
    SLICE_X82Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.091 r  PIL0/i_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.091    PIL0/i_reg[20]_i_2_n_6
    SLICE_X82Y149        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.313 r  PIL0/i_reg[27]_i_2/O[0]
                         net (fo=1, routed)           0.661    26.974    PIL0/i1[21]
    SLICE_X83Y149        LUT5 (Prop_lut5_I0_O)        0.299    27.273 r  PIL0/i[21]_i_1/O
                         net (fo=9, routed)           0.969    28.242    PIL0/i[21]_i_1_n_6
    SLICE_X83Y146        FDRE                                         r  PIL0/i_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.594   105.016    PIL0/clk_in_IBUF_BUFG
    SLICE_X83Y146        FDRE                                         r  PIL0/i_reg[21]/C
                         clock pessimism              0.259   105.275    
                         clock uncertainty           -0.035   105.240    
    SLICE_X83Y146        FDRE (Setup_fdre_C_D)       -0.105   105.135    PIL0/i_reg[21]
  -------------------------------------------------------------------
                         required time                        105.135    
                         arrival time                         -28.242    
  -------------------------------------------------------------------
                         slack                                 76.893    

Slack (MET) :             77.052ns  (required time - arrival time)
  Source:                 PIL0/i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PIL0/i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        22.788ns  (logic 9.566ns (41.979%)  route 13.222ns (58.021%))
  Logic Levels:           26  (CARRY4=15 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 105.009 - 100.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.707     5.309    PIL0/clk_in_IBUF_BUFG
    SLICE_X81Y141        FDRE                                         r  PIL0/i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y141        FDRE (Prop_fdre_C_Q)         0.419     5.728 r  PIL0/i_reg[2]/Q
                         net (fo=1, routed)           0.671     6.399    PIL0/i[2]
    SLICE_X83Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.846     7.245 r  PIL0/i3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.245    PIL0/i3_carry_n_6
    SLICE_X83Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.359 r  PIL0/i3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.359    PIL0/i3_carry__0_n_6
    SLICE_X83Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.693 f  PIL0/i3_carry__1/O[1]
                         net (fo=8, routed)           0.448     8.141    PIL0/p_1_in[10]
    SLICE_X85Y142        LUT1 (Prop_lut1_I0_O)        0.303     8.444 r  PIL0/i2_inferred__0__149_carry__1_i_12/O
                         net (fo=1, routed)           0.000     8.444    PIL0/i2_inferred__0__149_carry__1_i_12_n_6
    SLICE_X85Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.994 r  PIL0/i2_inferred__0__149_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.994    PIL0/i2_inferred__0__149_carry__1_i_9_n_6
    SLICE_X85Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.328 r  PIL0/i2_inferred__0__149_carry__2_i_9/O[1]
                         net (fo=5, routed)           1.182    10.510    PIL0/i4[14]
    SLICE_X85Y139        LUT3 (Prop_lut3_I0_O)        0.331    10.841 r  PIL0/i2_inferred__0__2_carry__1_i_9/O
                         net (fo=9, routed)           1.119    11.960    PIL0/i3[14]
    SLICE_X82Y143        LUT6 (Prop_lut6_I3_O)        0.326    12.286 f  PIL0/i2_inferred__0__2_carry__4_i_13/O
                         net (fo=2, routed)           0.584    12.870    PIL0/i2_inferred__0__2_carry__4_i_13_n_6
    SLICE_X87Y143        LUT5 (Prop_lut5_I0_O)        0.124    12.994 r  PIL0/i2_inferred__0__2_carry__4_i_3/O
                         net (fo=2, routed)           0.717    13.711    PIL0/i2_inferred__0__2_carry__4_i_3_n_6
    SLICE_X86Y143        LUT6 (Prop_lut6_I0_O)        0.124    13.835 r  PIL0/i2_inferred__0__2_carry__4_i_7/O
                         net (fo=1, routed)           0.000    13.835    PIL0/i2_inferred__0__2_carry__4_i_7_n_6
    SLICE_X86Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.385 r  PIL0/i2_inferred__0__2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.385    PIL0/i2_inferred__0__2_carry__4_n_6
    SLICE_X86Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.499 r  PIL0/i2_inferred__0__2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.499    PIL0/i2_inferred__0__2_carry__5_n_6
    SLICE_X86Y145        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.833 r  PIL0/i2_inferred__0__2_carry__6/O[1]
                         net (fo=8, routed)           1.434    16.267    PIL0/i2_inferred__0__2_carry__6_n_12
    SLICE_X89Y145        LUT3 (Prop_lut3_I0_O)        0.328    16.595 r  PIL0/i2_inferred__0__90_carry__1_i_4/O
                         net (fo=2, routed)           0.645    17.241    PIL0/i2_inferred__0__90_carry__1_i_4_n_6
    SLICE_X89Y146        LUT4 (Prop_lut4_I0_O)        0.332    17.573 r  PIL0/i2_inferred__0__90_carry__1_i_8/O
                         net (fo=1, routed)           0.000    17.573    PIL0/i2_inferred__0__90_carry__1_i_8_n_6
    SLICE_X89Y146        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    17.820 r  PIL0/i2_inferred__0__90_carry__1/O[0]
                         net (fo=3, routed)           0.812    18.631    PIL0/i2_inferred__0__90_carry__1_n_13
    SLICE_X87Y146        LUT2 (Prop_lut2_I0_O)        0.299    18.930 r  PIL0/i2_inferred__0__137_carry_i_4/O
                         net (fo=1, routed)           0.000    18.930    PIL0/i2_inferred__0__137_carry_i_4_n_6
    SLICE_X87Y146        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    19.354 r  PIL0/i2_inferred__0__137_carry/O[1]
                         net (fo=1, routed)           0.693    20.047    PIL0/i2_inferred__0__137_carry_n_12
    SLICE_X84Y145        LUT4 (Prop_lut4_I3_O)        0.303    20.350 r  PIL0/i2_inferred__0__149_carry__3_i_5/O
                         net (fo=1, routed)           0.000    20.350    PIL0/i2_inferred__0__149_carry__3_i_5_n_6
    SLICE_X84Y145        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.726 r  PIL0/i2_inferred__0__149_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.726    PIL0/i2_inferred__0__149_carry__3_n_6
    SLICE_X84Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.049 r  PIL0/i2_inferred__0__149_carry__4/O[1]
                         net (fo=3, routed)           1.112    22.161    PIL0/i2_inferred__0__149_carry__4_n_12
    SLICE_X81Y151        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.876    23.037 r  PIL0/i2_inferred__0__208_carry__2/CO[2]
                         net (fo=74, routed)          1.998    25.035    PIL0/i2_inferred__0__208_carry__2_n_7
    SLICE_X82Y145        LUT3 (Prop_lut3_I1_O)        0.313    25.348 r  PIL0/i[8]_i_3/O
                         net (fo=1, routed)           0.000    25.348    PIL0/i[8]_i_3_n_6
    SLICE_X82Y145        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.749 r  PIL0/i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.749    PIL0/i_reg[8]_i_2_n_6
    SLICE_X82Y146        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    25.988 r  PIL0/i_reg[12]_i_2/O[2]
                         net (fo=2, routed)           0.653    26.641    PIL0/i1[11]
    SLICE_X81Y147        LUT5 (Prop_lut5_I0_O)        0.302    26.943 r  PIL0/i[11]_i_1/O
                         net (fo=8, routed)           1.154    28.097    PIL0/i[11]_i_1_n_6
    SLICE_X81Y144        FDRE                                         r  PIL0/i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.587   105.009    PIL0/clk_in_IBUF_BUFG
    SLICE_X81Y144        FDRE                                         r  PIL0/i_reg[11]/C
                         clock pessimism              0.276   105.285    
                         clock uncertainty           -0.035   105.250    
    SLICE_X81Y144        FDRE (Setup_fdre_C_D)       -0.101   105.149    PIL0/i_reg[11]
  -------------------------------------------------------------------
                         required time                        105.149    
                         arrival time                         -28.097    
  -------------------------------------------------------------------
                         slack                                 77.052    

Slack (MET) :             77.112ns  (required time - arrival time)
  Source:                 PIL0/i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PIL0/i_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        22.713ns  (logic 9.774ns (43.032%)  route 12.939ns (56.968%))
  Logic Levels:           28  (CARRY4=17 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 105.016 - 100.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.707     5.309    PIL0/clk_in_IBUF_BUFG
    SLICE_X81Y141        FDRE                                         r  PIL0/i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y141        FDRE (Prop_fdre_C_Q)         0.419     5.728 r  PIL0/i_reg[2]/Q
                         net (fo=1, routed)           0.671     6.399    PIL0/i[2]
    SLICE_X83Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.846     7.245 r  PIL0/i3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.245    PIL0/i3_carry_n_6
    SLICE_X83Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.359 r  PIL0/i3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.359    PIL0/i3_carry__0_n_6
    SLICE_X83Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.693 f  PIL0/i3_carry__1/O[1]
                         net (fo=8, routed)           0.448     8.141    PIL0/p_1_in[10]
    SLICE_X85Y142        LUT1 (Prop_lut1_I0_O)        0.303     8.444 r  PIL0/i2_inferred__0__149_carry__1_i_12/O
                         net (fo=1, routed)           0.000     8.444    PIL0/i2_inferred__0__149_carry__1_i_12_n_6
    SLICE_X85Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.994 r  PIL0/i2_inferred__0__149_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.994    PIL0/i2_inferred__0__149_carry__1_i_9_n_6
    SLICE_X85Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.328 r  PIL0/i2_inferred__0__149_carry__2_i_9/O[1]
                         net (fo=5, routed)           1.182    10.510    PIL0/i4[14]
    SLICE_X85Y139        LUT3 (Prop_lut3_I0_O)        0.331    10.841 r  PIL0/i2_inferred__0__2_carry__1_i_9/O
                         net (fo=9, routed)           1.119    11.960    PIL0/i3[14]
    SLICE_X82Y143        LUT6 (Prop_lut6_I3_O)        0.326    12.286 f  PIL0/i2_inferred__0__2_carry__4_i_13/O
                         net (fo=2, routed)           0.584    12.870    PIL0/i2_inferred__0__2_carry__4_i_13_n_6
    SLICE_X87Y143        LUT5 (Prop_lut5_I0_O)        0.124    12.994 r  PIL0/i2_inferred__0__2_carry__4_i_3/O
                         net (fo=2, routed)           0.717    13.711    PIL0/i2_inferred__0__2_carry__4_i_3_n_6
    SLICE_X86Y143        LUT6 (Prop_lut6_I0_O)        0.124    13.835 r  PIL0/i2_inferred__0__2_carry__4_i_7/O
                         net (fo=1, routed)           0.000    13.835    PIL0/i2_inferred__0__2_carry__4_i_7_n_6
    SLICE_X86Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.385 r  PIL0/i2_inferred__0__2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.385    PIL0/i2_inferred__0__2_carry__4_n_6
    SLICE_X86Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.499 r  PIL0/i2_inferred__0__2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.499    PIL0/i2_inferred__0__2_carry__5_n_6
    SLICE_X86Y145        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.833 r  PIL0/i2_inferred__0__2_carry__6/O[1]
                         net (fo=8, routed)           1.434    16.267    PIL0/i2_inferred__0__2_carry__6_n_12
    SLICE_X89Y145        LUT3 (Prop_lut3_I0_O)        0.328    16.595 r  PIL0/i2_inferred__0__90_carry__1_i_4/O
                         net (fo=2, routed)           0.645    17.241    PIL0/i2_inferred__0__90_carry__1_i_4_n_6
    SLICE_X89Y146        LUT4 (Prop_lut4_I0_O)        0.332    17.573 r  PIL0/i2_inferred__0__90_carry__1_i_8/O
                         net (fo=1, routed)           0.000    17.573    PIL0/i2_inferred__0__90_carry__1_i_8_n_6
    SLICE_X89Y146        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    17.820 r  PIL0/i2_inferred__0__90_carry__1/O[0]
                         net (fo=3, routed)           0.812    18.631    PIL0/i2_inferred__0__90_carry__1_n_13
    SLICE_X87Y146        LUT2 (Prop_lut2_I0_O)        0.299    18.930 r  PIL0/i2_inferred__0__137_carry_i_4/O
                         net (fo=1, routed)           0.000    18.930    PIL0/i2_inferred__0__137_carry_i_4_n_6
    SLICE_X87Y146        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    19.354 r  PIL0/i2_inferred__0__137_carry/O[1]
                         net (fo=1, routed)           0.693    20.047    PIL0/i2_inferred__0__137_carry_n_12
    SLICE_X84Y145        LUT4 (Prop_lut4_I3_O)        0.303    20.350 r  PIL0/i2_inferred__0__149_carry__3_i_5/O
                         net (fo=1, routed)           0.000    20.350    PIL0/i2_inferred__0__149_carry__3_i_5_n_6
    SLICE_X84Y145        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.726 r  PIL0/i2_inferred__0__149_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.726    PIL0/i2_inferred__0__149_carry__3_n_6
    SLICE_X84Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.049 r  PIL0/i2_inferred__0__149_carry__4/O[1]
                         net (fo=3, routed)           1.112    22.161    PIL0/i2_inferred__0__149_carry__4_n_12
    SLICE_X81Y151        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.876    23.037 r  PIL0/i2_inferred__0__208_carry__2/CO[2]
                         net (fo=74, routed)          1.998    25.035    PIL0/i2_inferred__0__208_carry__2_n_7
    SLICE_X82Y145        LUT3 (Prop_lut3_I1_O)        0.313    25.348 r  PIL0/i[8]_i_3/O
                         net (fo=1, routed)           0.000    25.348    PIL0/i[8]_i_3_n_6
    SLICE_X82Y145        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.749 r  PIL0/i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.749    PIL0/i_reg[8]_i_2_n_6
    SLICE_X82Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.863 r  PIL0/i_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.863    PIL0/i_reg[12]_i_2_n_6
    SLICE_X82Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.977 r  PIL0/i_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.977    PIL0/i_reg[16]_i_2_n_6
    SLICE_X82Y148        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.199 r  PIL0/i_reg[20]_i_2/O[0]
                         net (fo=2, routed)           0.565    26.764    PIL0/i1[17]
    SLICE_X83Y149        LUT5 (Prop_lut5_I0_O)        0.299    27.063 r  PIL0/i[17]_i_1/O
                         net (fo=8, routed)           0.960    28.023    PIL0/i[17]_i_1_n_6
    SLICE_X83Y145        FDRE                                         r  PIL0/i_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.594   105.016    PIL0/clk_in_IBUF_BUFG
    SLICE_X83Y145        FDRE                                         r  PIL0/i_reg[17]/C
                         clock pessimism              0.259   105.275    
                         clock uncertainty           -0.035   105.240    
    SLICE_X83Y145        FDRE (Setup_fdre_C_D)       -0.105   105.135    PIL0/i_reg[17]
  -------------------------------------------------------------------
                         required time                        105.135    
                         arrival time                         -28.023    
  -------------------------------------------------------------------
                         slack                                 77.112    

Slack (MET) :             77.225ns  (required time - arrival time)
  Source:                 PIL0/i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PIL0/i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        22.647ns  (logic 9.546ns (42.151%)  route 13.101ns (57.849%))
  Logic Levels:           26  (CARRY4=15 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 105.008 - 100.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.707     5.309    PIL0/clk_in_IBUF_BUFG
    SLICE_X81Y141        FDRE                                         r  PIL0/i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y141        FDRE (Prop_fdre_C_Q)         0.419     5.728 r  PIL0/i_reg[2]/Q
                         net (fo=1, routed)           0.671     6.399    PIL0/i[2]
    SLICE_X83Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.846     7.245 r  PIL0/i3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.245    PIL0/i3_carry_n_6
    SLICE_X83Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.359 r  PIL0/i3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.359    PIL0/i3_carry__0_n_6
    SLICE_X83Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.693 f  PIL0/i3_carry__1/O[1]
                         net (fo=8, routed)           0.448     8.141    PIL0/p_1_in[10]
    SLICE_X85Y142        LUT1 (Prop_lut1_I0_O)        0.303     8.444 r  PIL0/i2_inferred__0__149_carry__1_i_12/O
                         net (fo=1, routed)           0.000     8.444    PIL0/i2_inferred__0__149_carry__1_i_12_n_6
    SLICE_X85Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.994 r  PIL0/i2_inferred__0__149_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.994    PIL0/i2_inferred__0__149_carry__1_i_9_n_6
    SLICE_X85Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.328 r  PIL0/i2_inferred__0__149_carry__2_i_9/O[1]
                         net (fo=5, routed)           1.182    10.510    PIL0/i4[14]
    SLICE_X85Y139        LUT3 (Prop_lut3_I0_O)        0.331    10.841 r  PIL0/i2_inferred__0__2_carry__1_i_9/O
                         net (fo=9, routed)           1.119    11.960    PIL0/i3[14]
    SLICE_X82Y143        LUT6 (Prop_lut6_I3_O)        0.326    12.286 f  PIL0/i2_inferred__0__2_carry__4_i_13/O
                         net (fo=2, routed)           0.584    12.870    PIL0/i2_inferred__0__2_carry__4_i_13_n_6
    SLICE_X87Y143        LUT5 (Prop_lut5_I0_O)        0.124    12.994 r  PIL0/i2_inferred__0__2_carry__4_i_3/O
                         net (fo=2, routed)           0.717    13.711    PIL0/i2_inferred__0__2_carry__4_i_3_n_6
    SLICE_X86Y143        LUT6 (Prop_lut6_I0_O)        0.124    13.835 r  PIL0/i2_inferred__0__2_carry__4_i_7/O
                         net (fo=1, routed)           0.000    13.835    PIL0/i2_inferred__0__2_carry__4_i_7_n_6
    SLICE_X86Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.385 r  PIL0/i2_inferred__0__2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.385    PIL0/i2_inferred__0__2_carry__4_n_6
    SLICE_X86Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.499 r  PIL0/i2_inferred__0__2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.499    PIL0/i2_inferred__0__2_carry__5_n_6
    SLICE_X86Y145        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.833 r  PIL0/i2_inferred__0__2_carry__6/O[1]
                         net (fo=8, routed)           1.434    16.267    PIL0/i2_inferred__0__2_carry__6_n_12
    SLICE_X89Y145        LUT3 (Prop_lut3_I0_O)        0.328    16.595 r  PIL0/i2_inferred__0__90_carry__1_i_4/O
                         net (fo=2, routed)           0.645    17.241    PIL0/i2_inferred__0__90_carry__1_i_4_n_6
    SLICE_X89Y146        LUT4 (Prop_lut4_I0_O)        0.332    17.573 r  PIL0/i2_inferred__0__90_carry__1_i_8/O
                         net (fo=1, routed)           0.000    17.573    PIL0/i2_inferred__0__90_carry__1_i_8_n_6
    SLICE_X89Y146        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    17.820 r  PIL0/i2_inferred__0__90_carry__1/O[0]
                         net (fo=3, routed)           0.812    18.631    PIL0/i2_inferred__0__90_carry__1_n_13
    SLICE_X87Y146        LUT2 (Prop_lut2_I0_O)        0.299    18.930 r  PIL0/i2_inferred__0__137_carry_i_4/O
                         net (fo=1, routed)           0.000    18.930    PIL0/i2_inferred__0__137_carry_i_4_n_6
    SLICE_X87Y146        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    19.354 r  PIL0/i2_inferred__0__137_carry/O[1]
                         net (fo=1, routed)           0.693    20.047    PIL0/i2_inferred__0__137_carry_n_12
    SLICE_X84Y145        LUT4 (Prop_lut4_I3_O)        0.303    20.350 r  PIL0/i2_inferred__0__149_carry__3_i_5/O
                         net (fo=1, routed)           0.000    20.350    PIL0/i2_inferred__0__149_carry__3_i_5_n_6
    SLICE_X84Y145        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.726 r  PIL0/i2_inferred__0__149_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.726    PIL0/i2_inferred__0__149_carry__3_n_6
    SLICE_X84Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.049 r  PIL0/i2_inferred__0__149_carry__4/O[1]
                         net (fo=3, routed)           1.112    22.161    PIL0/i2_inferred__0__149_carry__4_n_12
    SLICE_X81Y151        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.876    23.037 r  PIL0/i2_inferred__0__208_carry__2/CO[2]
                         net (fo=74, routed)          1.998    25.035    PIL0/i2_inferred__0__208_carry__2_n_7
    SLICE_X82Y145        LUT3 (Prop_lut3_I1_O)        0.313    25.348 r  PIL0/i[8]_i_3/O
                         net (fo=1, routed)           0.000    25.348    PIL0/i[8]_i_3_n_6
    SLICE_X82Y145        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.749 r  PIL0/i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.749    PIL0/i_reg[8]_i_2_n_6
    SLICE_X82Y146        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.971 r  PIL0/i_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.881    26.852    PIL0/i1[9]
    SLICE_X81Y147        LUT5 (Prop_lut5_I0_O)        0.299    27.151 r  PIL0/i[9]_i_1/O
                         net (fo=7, routed)           0.805    27.956    PIL0/i[9]_i_1_n_6
    SLICE_X81Y142        FDRE                                         r  PIL0/i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.586   105.008    PIL0/clk_in_IBUF_BUFG
    SLICE_X81Y142        FDRE                                         r  PIL0/i_reg[9]/C
                         clock pessimism              0.276   105.284    
                         clock uncertainty           -0.035   105.249    
    SLICE_X81Y142        FDRE (Setup_fdre_C_D)       -0.067   105.182    PIL0/i_reg[9]
  -------------------------------------------------------------------
                         required time                        105.182    
                         arrival time                         -27.956    
  -------------------------------------------------------------------
                         slack                                 77.225    

Slack (MET) :             77.286ns  (required time - arrival time)
  Source:                 PIL0/i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PIL0/i_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        22.684ns  (logic 9.872ns (43.520%)  route 12.812ns (56.480%))
  Logic Levels:           28  (CARRY4=17 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 105.009 - 100.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.707     5.309    PIL0/clk_in_IBUF_BUFG
    SLICE_X81Y141        FDRE                                         r  PIL0/i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y141        FDRE (Prop_fdre_C_Q)         0.419     5.728 r  PIL0/i_reg[2]/Q
                         net (fo=1, routed)           0.671     6.399    PIL0/i[2]
    SLICE_X83Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.846     7.245 r  PIL0/i3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.245    PIL0/i3_carry_n_6
    SLICE_X83Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.359 r  PIL0/i3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.359    PIL0/i3_carry__0_n_6
    SLICE_X83Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.693 f  PIL0/i3_carry__1/O[1]
                         net (fo=8, routed)           0.448     8.141    PIL0/p_1_in[10]
    SLICE_X85Y142        LUT1 (Prop_lut1_I0_O)        0.303     8.444 r  PIL0/i2_inferred__0__149_carry__1_i_12/O
                         net (fo=1, routed)           0.000     8.444    PIL0/i2_inferred__0__149_carry__1_i_12_n_6
    SLICE_X85Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.994 r  PIL0/i2_inferred__0__149_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.994    PIL0/i2_inferred__0__149_carry__1_i_9_n_6
    SLICE_X85Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.328 r  PIL0/i2_inferred__0__149_carry__2_i_9/O[1]
                         net (fo=5, routed)           1.182    10.510    PIL0/i4[14]
    SLICE_X85Y139        LUT3 (Prop_lut3_I0_O)        0.331    10.841 r  PIL0/i2_inferred__0__2_carry__1_i_9/O
                         net (fo=9, routed)           1.119    11.960    PIL0/i3[14]
    SLICE_X82Y143        LUT6 (Prop_lut6_I3_O)        0.326    12.286 f  PIL0/i2_inferred__0__2_carry__4_i_13/O
                         net (fo=2, routed)           0.584    12.870    PIL0/i2_inferred__0__2_carry__4_i_13_n_6
    SLICE_X87Y143        LUT5 (Prop_lut5_I0_O)        0.124    12.994 r  PIL0/i2_inferred__0__2_carry__4_i_3/O
                         net (fo=2, routed)           0.717    13.711    PIL0/i2_inferred__0__2_carry__4_i_3_n_6
    SLICE_X86Y143        LUT6 (Prop_lut6_I0_O)        0.124    13.835 r  PIL0/i2_inferred__0__2_carry__4_i_7/O
                         net (fo=1, routed)           0.000    13.835    PIL0/i2_inferred__0__2_carry__4_i_7_n_6
    SLICE_X86Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.385 r  PIL0/i2_inferred__0__2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.385    PIL0/i2_inferred__0__2_carry__4_n_6
    SLICE_X86Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.499 r  PIL0/i2_inferred__0__2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.499    PIL0/i2_inferred__0__2_carry__5_n_6
    SLICE_X86Y145        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.833 r  PIL0/i2_inferred__0__2_carry__6/O[1]
                         net (fo=8, routed)           1.434    16.267    PIL0/i2_inferred__0__2_carry__6_n_12
    SLICE_X89Y145        LUT3 (Prop_lut3_I0_O)        0.328    16.595 r  PIL0/i2_inferred__0__90_carry__1_i_4/O
                         net (fo=2, routed)           0.645    17.241    PIL0/i2_inferred__0__90_carry__1_i_4_n_6
    SLICE_X89Y146        LUT4 (Prop_lut4_I0_O)        0.332    17.573 r  PIL0/i2_inferred__0__90_carry__1_i_8/O
                         net (fo=1, routed)           0.000    17.573    PIL0/i2_inferred__0__90_carry__1_i_8_n_6
    SLICE_X89Y146        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    17.820 r  PIL0/i2_inferred__0__90_carry__1/O[0]
                         net (fo=3, routed)           0.812    18.631    PIL0/i2_inferred__0__90_carry__1_n_13
    SLICE_X87Y146        LUT2 (Prop_lut2_I0_O)        0.299    18.930 r  PIL0/i2_inferred__0__137_carry_i_4/O
                         net (fo=1, routed)           0.000    18.930    PIL0/i2_inferred__0__137_carry_i_4_n_6
    SLICE_X87Y146        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    19.354 r  PIL0/i2_inferred__0__137_carry/O[1]
                         net (fo=1, routed)           0.693    20.047    PIL0/i2_inferred__0__137_carry_n_12
    SLICE_X84Y145        LUT4 (Prop_lut4_I3_O)        0.303    20.350 r  PIL0/i2_inferred__0__149_carry__3_i_5/O
                         net (fo=1, routed)           0.000    20.350    PIL0/i2_inferred__0__149_carry__3_i_5_n_6
    SLICE_X84Y145        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.726 r  PIL0/i2_inferred__0__149_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.726    PIL0/i2_inferred__0__149_carry__3_n_6
    SLICE_X84Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.049 r  PIL0/i2_inferred__0__149_carry__4/O[1]
                         net (fo=3, routed)           1.112    22.161    PIL0/i2_inferred__0__149_carry__4_n_12
    SLICE_X81Y151        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.876    23.037 r  PIL0/i2_inferred__0__208_carry__2/CO[2]
                         net (fo=74, routed)          1.998    25.035    PIL0/i2_inferred__0__208_carry__2_n_7
    SLICE_X82Y145        LUT3 (Prop_lut3_I1_O)        0.313    25.348 r  PIL0/i[8]_i_3/O
                         net (fo=1, routed)           0.000    25.348    PIL0/i[8]_i_3_n_6
    SLICE_X82Y145        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.749 r  PIL0/i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.749    PIL0/i_reg[8]_i_2_n_6
    SLICE_X82Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.863 r  PIL0/i_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.863    PIL0/i_reg[12]_i_2_n_6
    SLICE_X82Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.977 r  PIL0/i_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.977    PIL0/i_reg[16]_i_2_n_6
    SLICE_X82Y148        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.290 r  PIL0/i_reg[20]_i_2/O[3]
                         net (fo=8, routed)           1.397    27.687    PIL0/i1[20]
    SLICE_X81Y146        LUT5 (Prop_lut5_I0_O)        0.306    27.993 r  PIL0/i[20]_i_1/O
                         net (fo=1, routed)           0.000    27.993    PIL0/i[20]_i_1_n_6
    SLICE_X81Y146        FDRE                                         r  PIL0/i_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.587   105.009    PIL0/clk_in_IBUF_BUFG
    SLICE_X81Y146        FDRE                                         r  PIL0/i_reg[20]/C
                         clock pessimism              0.276   105.285    
                         clock uncertainty           -0.035   105.250    
    SLICE_X81Y146        FDRE (Setup_fdre_C_D)        0.029   105.279    PIL0/i_reg[20]
  -------------------------------------------------------------------
                         required time                        105.279    
                         arrival time                         -27.993    
  -------------------------------------------------------------------
                         slack                                 77.286    

Slack (MET) :             77.320ns  (required time - arrival time)
  Source:                 PIL0/i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PIL0/i_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        22.642ns  (logic 9.758ns (43.097%)  route 12.884ns (56.903%))
  Logic Levels:           27  (CARRY4=16 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 105.018 - 100.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.707     5.309    PIL0/clk_in_IBUF_BUFG
    SLICE_X81Y141        FDRE                                         r  PIL0/i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y141        FDRE (Prop_fdre_C_Q)         0.419     5.728 r  PIL0/i_reg[2]/Q
                         net (fo=1, routed)           0.671     6.399    PIL0/i[2]
    SLICE_X83Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.846     7.245 r  PIL0/i3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.245    PIL0/i3_carry_n_6
    SLICE_X83Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.359 r  PIL0/i3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.359    PIL0/i3_carry__0_n_6
    SLICE_X83Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.693 f  PIL0/i3_carry__1/O[1]
                         net (fo=8, routed)           0.448     8.141    PIL0/p_1_in[10]
    SLICE_X85Y142        LUT1 (Prop_lut1_I0_O)        0.303     8.444 r  PIL0/i2_inferred__0__149_carry__1_i_12/O
                         net (fo=1, routed)           0.000     8.444    PIL0/i2_inferred__0__149_carry__1_i_12_n_6
    SLICE_X85Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.994 r  PIL0/i2_inferred__0__149_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.994    PIL0/i2_inferred__0__149_carry__1_i_9_n_6
    SLICE_X85Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.328 r  PIL0/i2_inferred__0__149_carry__2_i_9/O[1]
                         net (fo=5, routed)           1.182    10.510    PIL0/i4[14]
    SLICE_X85Y139        LUT3 (Prop_lut3_I0_O)        0.331    10.841 r  PIL0/i2_inferred__0__2_carry__1_i_9/O
                         net (fo=9, routed)           1.119    11.960    PIL0/i3[14]
    SLICE_X82Y143        LUT6 (Prop_lut6_I3_O)        0.326    12.286 f  PIL0/i2_inferred__0__2_carry__4_i_13/O
                         net (fo=2, routed)           0.584    12.870    PIL0/i2_inferred__0__2_carry__4_i_13_n_6
    SLICE_X87Y143        LUT5 (Prop_lut5_I0_O)        0.124    12.994 r  PIL0/i2_inferred__0__2_carry__4_i_3/O
                         net (fo=2, routed)           0.717    13.711    PIL0/i2_inferred__0__2_carry__4_i_3_n_6
    SLICE_X86Y143        LUT6 (Prop_lut6_I0_O)        0.124    13.835 r  PIL0/i2_inferred__0__2_carry__4_i_7/O
                         net (fo=1, routed)           0.000    13.835    PIL0/i2_inferred__0__2_carry__4_i_7_n_6
    SLICE_X86Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.385 r  PIL0/i2_inferred__0__2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.385    PIL0/i2_inferred__0__2_carry__4_n_6
    SLICE_X86Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.499 r  PIL0/i2_inferred__0__2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.499    PIL0/i2_inferred__0__2_carry__5_n_6
    SLICE_X86Y145        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.833 r  PIL0/i2_inferred__0__2_carry__6/O[1]
                         net (fo=8, routed)           1.434    16.267    PIL0/i2_inferred__0__2_carry__6_n_12
    SLICE_X89Y145        LUT3 (Prop_lut3_I0_O)        0.328    16.595 r  PIL0/i2_inferred__0__90_carry__1_i_4/O
                         net (fo=2, routed)           0.645    17.241    PIL0/i2_inferred__0__90_carry__1_i_4_n_6
    SLICE_X89Y146        LUT4 (Prop_lut4_I0_O)        0.332    17.573 r  PIL0/i2_inferred__0__90_carry__1_i_8/O
                         net (fo=1, routed)           0.000    17.573    PIL0/i2_inferred__0__90_carry__1_i_8_n_6
    SLICE_X89Y146        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    17.820 r  PIL0/i2_inferred__0__90_carry__1/O[0]
                         net (fo=3, routed)           0.812    18.631    PIL0/i2_inferred__0__90_carry__1_n_13
    SLICE_X87Y146        LUT2 (Prop_lut2_I0_O)        0.299    18.930 r  PIL0/i2_inferred__0__137_carry_i_4/O
                         net (fo=1, routed)           0.000    18.930    PIL0/i2_inferred__0__137_carry_i_4_n_6
    SLICE_X87Y146        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    19.354 r  PIL0/i2_inferred__0__137_carry/O[1]
                         net (fo=1, routed)           0.693    20.047    PIL0/i2_inferred__0__137_carry_n_12
    SLICE_X84Y145        LUT4 (Prop_lut4_I3_O)        0.303    20.350 r  PIL0/i2_inferred__0__149_carry__3_i_5/O
                         net (fo=1, routed)           0.000    20.350    PIL0/i2_inferred__0__149_carry__3_i_5_n_6
    SLICE_X84Y145        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.726 r  PIL0/i2_inferred__0__149_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.726    PIL0/i2_inferred__0__149_carry__3_n_6
    SLICE_X84Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.049 r  PIL0/i2_inferred__0__149_carry__4/O[1]
                         net (fo=3, routed)           1.112    22.161    PIL0/i2_inferred__0__149_carry__4_n_12
    SLICE_X81Y151        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.876    23.037 r  PIL0/i2_inferred__0__208_carry__2/CO[2]
                         net (fo=74, routed)          1.998    25.035    PIL0/i2_inferred__0__208_carry__2_n_7
    SLICE_X82Y145        LUT3 (Prop_lut3_I1_O)        0.313    25.348 r  PIL0/i[8]_i_3/O
                         net (fo=1, routed)           0.000    25.348    PIL0/i[8]_i_3_n_6
    SLICE_X82Y145        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.749 r  PIL0/i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.749    PIL0/i_reg[8]_i_2_n_6
    SLICE_X82Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.863 r  PIL0/i_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.863    PIL0/i_reg[12]_i_2_n_6
    SLICE_X82Y147        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.176 r  PIL0/i_reg[16]_i_2/O[3]
                         net (fo=8, routed)           1.469    27.645    PIL0/i1[16]
    SLICE_X87Y144        LUT5 (Prop_lut5_I0_O)        0.306    27.951 r  PIL0/i[16]_i_1/O
                         net (fo=1, routed)           0.000    27.951    PIL0/i[16]_i_1_n_6
    SLICE_X87Y144        FDRE                                         r  PIL0/i_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.596   105.018    PIL0/clk_in_IBUF_BUFG
    SLICE_X87Y144        FDRE                                         r  PIL0/i_reg[16]/C
                         clock pessimism              0.259   105.277    
                         clock uncertainty           -0.035   105.242    
    SLICE_X87Y144        FDRE (Setup_fdre_C_D)        0.029   105.271    PIL0/i_reg[16]
  -------------------------------------------------------------------
                         required time                        105.271    
                         arrival time                         -27.951    
  -------------------------------------------------------------------
                         slack                                 77.320    

Slack (MET) :             77.353ns  (required time - arrival time)
  Source:                 PIL0/i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PIL0/i_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        22.473ns  (logic 9.794ns (43.581%)  route 12.679ns (56.419%))
  Logic Levels:           28  (CARRY4=17 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 105.016 - 100.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.707     5.309    PIL0/clk_in_IBUF_BUFG
    SLICE_X81Y141        FDRE                                         r  PIL0/i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y141        FDRE (Prop_fdre_C_Q)         0.419     5.728 r  PIL0/i_reg[2]/Q
                         net (fo=1, routed)           0.671     6.399    PIL0/i[2]
    SLICE_X83Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.846     7.245 r  PIL0/i3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.245    PIL0/i3_carry_n_6
    SLICE_X83Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.359 r  PIL0/i3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.359    PIL0/i3_carry__0_n_6
    SLICE_X83Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.693 f  PIL0/i3_carry__1/O[1]
                         net (fo=8, routed)           0.448     8.141    PIL0/p_1_in[10]
    SLICE_X85Y142        LUT1 (Prop_lut1_I0_O)        0.303     8.444 r  PIL0/i2_inferred__0__149_carry__1_i_12/O
                         net (fo=1, routed)           0.000     8.444    PIL0/i2_inferred__0__149_carry__1_i_12_n_6
    SLICE_X85Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.994 r  PIL0/i2_inferred__0__149_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.994    PIL0/i2_inferred__0__149_carry__1_i_9_n_6
    SLICE_X85Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.328 r  PIL0/i2_inferred__0__149_carry__2_i_9/O[1]
                         net (fo=5, routed)           1.182    10.510    PIL0/i4[14]
    SLICE_X85Y139        LUT3 (Prop_lut3_I0_O)        0.331    10.841 r  PIL0/i2_inferred__0__2_carry__1_i_9/O
                         net (fo=9, routed)           1.119    11.960    PIL0/i3[14]
    SLICE_X82Y143        LUT6 (Prop_lut6_I3_O)        0.326    12.286 f  PIL0/i2_inferred__0__2_carry__4_i_13/O
                         net (fo=2, routed)           0.584    12.870    PIL0/i2_inferred__0__2_carry__4_i_13_n_6
    SLICE_X87Y143        LUT5 (Prop_lut5_I0_O)        0.124    12.994 r  PIL0/i2_inferred__0__2_carry__4_i_3/O
                         net (fo=2, routed)           0.717    13.711    PIL0/i2_inferred__0__2_carry__4_i_3_n_6
    SLICE_X86Y143        LUT6 (Prop_lut6_I0_O)        0.124    13.835 r  PIL0/i2_inferred__0__2_carry__4_i_7/O
                         net (fo=1, routed)           0.000    13.835    PIL0/i2_inferred__0__2_carry__4_i_7_n_6
    SLICE_X86Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.385 r  PIL0/i2_inferred__0__2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.385    PIL0/i2_inferred__0__2_carry__4_n_6
    SLICE_X86Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.499 r  PIL0/i2_inferred__0__2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.499    PIL0/i2_inferred__0__2_carry__5_n_6
    SLICE_X86Y145        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.833 r  PIL0/i2_inferred__0__2_carry__6/O[1]
                         net (fo=8, routed)           1.434    16.267    PIL0/i2_inferred__0__2_carry__6_n_12
    SLICE_X89Y145        LUT3 (Prop_lut3_I0_O)        0.328    16.595 r  PIL0/i2_inferred__0__90_carry__1_i_4/O
                         net (fo=2, routed)           0.645    17.241    PIL0/i2_inferred__0__90_carry__1_i_4_n_6
    SLICE_X89Y146        LUT4 (Prop_lut4_I0_O)        0.332    17.573 r  PIL0/i2_inferred__0__90_carry__1_i_8/O
                         net (fo=1, routed)           0.000    17.573    PIL0/i2_inferred__0__90_carry__1_i_8_n_6
    SLICE_X89Y146        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    17.820 r  PIL0/i2_inferred__0__90_carry__1/O[0]
                         net (fo=3, routed)           0.812    18.631    PIL0/i2_inferred__0__90_carry__1_n_13
    SLICE_X87Y146        LUT2 (Prop_lut2_I0_O)        0.299    18.930 r  PIL0/i2_inferred__0__137_carry_i_4/O
                         net (fo=1, routed)           0.000    18.930    PIL0/i2_inferred__0__137_carry_i_4_n_6
    SLICE_X87Y146        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    19.354 r  PIL0/i2_inferred__0__137_carry/O[1]
                         net (fo=1, routed)           0.693    20.047    PIL0/i2_inferred__0__137_carry_n_12
    SLICE_X84Y145        LUT4 (Prop_lut4_I3_O)        0.303    20.350 r  PIL0/i2_inferred__0__149_carry__3_i_5/O
                         net (fo=1, routed)           0.000    20.350    PIL0/i2_inferred__0__149_carry__3_i_5_n_6
    SLICE_X84Y145        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.726 r  PIL0/i2_inferred__0__149_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.726    PIL0/i2_inferred__0__149_carry__3_n_6
    SLICE_X84Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.049 r  PIL0/i2_inferred__0__149_carry__4/O[1]
                         net (fo=3, routed)           1.112    22.161    PIL0/i2_inferred__0__149_carry__4_n_12
    SLICE_X81Y151        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.876    23.037 r  PIL0/i2_inferred__0__208_carry__2/CO[2]
                         net (fo=74, routed)          1.998    25.035    PIL0/i2_inferred__0__208_carry__2_n_7
    SLICE_X82Y145        LUT3 (Prop_lut3_I1_O)        0.313    25.348 r  PIL0/i[8]_i_3/O
                         net (fo=1, routed)           0.000    25.348    PIL0/i[8]_i_3_n_6
    SLICE_X82Y145        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.749 r  PIL0/i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.749    PIL0/i_reg[8]_i_2_n_6
    SLICE_X82Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.863 r  PIL0/i_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.863    PIL0/i_reg[12]_i_2_n_6
    SLICE_X82Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.977 r  PIL0/i_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.977    PIL0/i_reg[16]_i_2_n_6
    SLICE_X82Y148        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.216 r  PIL0/i_reg[20]_i_2/O[2]
                         net (fo=1, routed)           0.300    26.515    PIL0/i1[19]
    SLICE_X84Y148        LUT5 (Prop_lut5_I0_O)        0.302    26.817 r  PIL0/i[19]_i_1/O
                         net (fo=7, routed)           0.965    27.782    PIL0/i[19]_i_1_n_6
    SLICE_X83Y145        FDRE                                         r  PIL0/i_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.594   105.016    PIL0/clk_in_IBUF_BUFG
    SLICE_X83Y145        FDRE                                         r  PIL0/i_reg[19]/C
                         clock pessimism              0.259   105.275    
                         clock uncertainty           -0.035   105.240    
    SLICE_X83Y145        FDRE (Setup_fdre_C_D)       -0.105   105.135    PIL0/i_reg[19]
  -------------------------------------------------------------------
                         required time                        105.135    
                         arrival time                         -27.782    
  -------------------------------------------------------------------
                         slack                                 77.353    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 PIL0/clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PIL0/clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.595     1.514    PIL0/clk_in_IBUF_BUFG
    SLICE_X79Y147        FDRE                                         r  PIL0/clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y147        FDRE (Prop_fdre_C_Q)         0.141     1.655 r  PIL0/clk_reg/Q
                         net (fo=2, routed)           0.170     1.826    PIL0/clk
    SLICE_X79Y147        LUT5 (Prop_lut5_I0_O)        0.045     1.871 r  PIL0/clk_i_1/O
                         net (fo=1, routed)           0.000     1.871    PIL0/clk_i_1_n_6
    SLICE_X79Y147        FDRE                                         r  PIL0/clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.867     2.032    PIL0/clk_in_IBUF_BUFG
    SLICE_X79Y147        FDRE                                         r  PIL0/clk_reg/C
                         clock pessimism             -0.517     1.514    
    SLICE_X79Y147        FDRE (Hold_fdre_C_D)         0.091     1.605    PIL0/clk_reg
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 seg7x16_0/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_0/cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.604     1.523    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X0Y56          FDCE                                         r  seg7x16_0/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  seg7x16_0/cnt_reg[10]/Q
                         net (fo=1, routed)           0.121     1.786    seg7x16_0/cnt_reg_n_6_[10]
    SLICE_X0Y56          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.897 r  seg7x16_0/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.897    seg7x16_0/cnt_reg[8]_i_1_n_11
    SLICE_X0Y56          FDCE                                         r  seg7x16_0/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.877     2.042    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X0Y56          FDCE                                         r  seg7x16_0/cnt_reg[10]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X0Y56          FDCE (Hold_fdce_C_D)         0.105     1.628    seg7x16_0/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 seg7x16_0/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_0/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.604     1.523    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X0Y55          FDCE                                         r  seg7x16_0/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  seg7x16_0/cnt_reg[6]/Q
                         net (fo=1, routed)           0.121     1.786    seg7x16_0/cnt_reg_n_6_[6]
    SLICE_X0Y55          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.897 r  seg7x16_0/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.897    seg7x16_0/cnt_reg[4]_i_1_n_11
    SLICE_X0Y55          FDCE                                         r  seg7x16_0/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.877     2.042    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X0Y55          FDCE                                         r  seg7x16_0/cnt_reg[6]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X0Y55          FDCE (Hold_fdce_C_D)         0.105     1.628    seg7x16_0/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 seg7x16_0/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_0/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.252ns (63.007%)  route 0.148ns (36.993%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.603     1.522    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X0Y57          FDCE                                         r  seg7x16_0/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  seg7x16_0/cnt_reg[14]/Q
                         net (fo=4, routed)           0.148     1.811    seg7x16_0/seg7_clk
    SLICE_X0Y57          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.922 r  seg7x16_0/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.922    seg7x16_0/cnt_reg[12]_i_1_n_11
    SLICE_X0Y57          FDCE                                         r  seg7x16_0/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.876     2.041    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X0Y57          FDCE                                         r  seg7x16_0/cnt_reg[14]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X0Y57          FDCE (Hold_fdce_C_D)         0.105     1.627    seg7x16_0/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 seg7x16_0/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_0/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.604     1.523    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X0Y56          FDCE                                         r  seg7x16_0/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  seg7x16_0/cnt_reg[10]/Q
                         net (fo=1, routed)           0.121     1.786    seg7x16_0/cnt_reg_n_6_[10]
    SLICE_X0Y56          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.930 r  seg7x16_0/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.930    seg7x16_0/cnt_reg[8]_i_1_n_10
    SLICE_X0Y56          FDCE                                         r  seg7x16_0/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.877     2.042    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X0Y56          FDCE                                         r  seg7x16_0/cnt_reg[11]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X0Y56          FDCE (Hold_fdce_C_D)         0.105     1.628    seg7x16_0/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 seg7x16_0/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_0/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.604     1.523    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X0Y55          FDCE                                         r  seg7x16_0/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  seg7x16_0/cnt_reg[6]/Q
                         net (fo=1, routed)           0.121     1.786    seg7x16_0/cnt_reg_n_6_[6]
    SLICE_X0Y55          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.930 r  seg7x16_0/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.930    seg7x16_0/cnt_reg[4]_i_1_n_10
    SLICE_X0Y55          FDCE                                         r  seg7x16_0/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.877     2.042    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X0Y55          FDCE                                         r  seg7x16_0/cnt_reg[7]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X0Y55          FDCE (Hold_fdce_C_D)         0.105     1.628    seg7x16_0/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 seg7x16_0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_0/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.604     1.523    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X0Y54          FDCE                                         r  seg7x16_0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDCE (Prop_fdce_C_Q)         0.141     1.664 f  seg7x16_0/cnt_reg[0]/Q
                         net (fo=1, routed)           0.173     1.837    seg7x16_0/cnt_reg_n_6_[0]
    SLICE_X0Y54          LUT1 (Prop_lut1_I0_O)        0.045     1.882 r  seg7x16_0/cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     1.882    seg7x16_0/cnt[0]_i_5_n_6
    SLICE_X0Y54          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.952 r  seg7x16_0/cnt_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.952    seg7x16_0/cnt_reg[0]_i_1_n_13
    SLICE_X0Y54          FDCE                                         r  seg7x16_0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.877     2.042    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X0Y54          FDCE                                         r  seg7x16_0/cnt_reg[0]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X0Y54          FDCE (Hold_fdce_C_D)         0.105     1.628    seg7x16_0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 seg7x16_0/cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_0/cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.251ns (58.256%)  route 0.180ns (41.744%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.603     1.522    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X0Y57          FDCE                                         r  seg7x16_0/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  seg7x16_0/cnt_reg[13]/Q
                         net (fo=1, routed)           0.180     1.843    seg7x16_0/cnt_reg_n_6_[13]
    SLICE_X0Y57          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.953 r  seg7x16_0/cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.953    seg7x16_0/cnt_reg[12]_i_1_n_12
    SLICE_X0Y57          FDCE                                         r  seg7x16_0/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.876     2.041    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X0Y57          FDCE                                         r  seg7x16_0/cnt_reg[13]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X0Y57          FDCE (Hold_fdce_C_D)         0.105     1.627    seg7x16_0/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 seg7x16_0/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_0/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.251ns (58.256%)  route 0.180ns (41.744%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.604     1.523    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X0Y54          FDCE                                         r  seg7x16_0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  seg7x16_0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.180     1.844    seg7x16_0/cnt_reg_n_6_[1]
    SLICE_X0Y54          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.954 r  seg7x16_0/cnt_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.954    seg7x16_0/cnt_reg[0]_i_1_n_12
    SLICE_X0Y54          FDCE                                         r  seg7x16_0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.877     2.042    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X0Y54          FDCE                                         r  seg7x16_0/cnt_reg[1]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X0Y54          FDCE (Hold_fdce_C_D)         0.105     1.628    seg7x16_0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 seg7x16_0/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_0/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.251ns (58.256%)  route 0.180ns (41.744%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.604     1.523    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X0Y55          FDCE                                         r  seg7x16_0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  seg7x16_0/cnt_reg[5]/Q
                         net (fo=1, routed)           0.180     1.844    seg7x16_0/cnt_reg_n_6_[5]
    SLICE_X0Y55          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.954 r  seg7x16_0/cnt_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.954    seg7x16_0/cnt_reg[4]_i_1_n_12
    SLICE_X0Y55          FDCE                                         r  seg7x16_0/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.877     2.042    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X0Y55          FDCE                                         r  seg7x16_0/cnt_reg[5]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X0Y55          FDCE (Hold_fdce_C_D)         0.105     1.628    seg7x16_0/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.326    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  clk_in_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X79Y147   PIL0/clk_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X84Y141   PIL0/i_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X82Y143   PIL0/i_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X81Y144   PIL0/i_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X81Y141   PIL0/i_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X83Y144   PIL0/i_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X82Y141   PIL0/i_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X83Y144   PIL0/i_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X87Y144   PIL0/i_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X84Y141   PIL0/i_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X82Y143   PIL0/i_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X83Y144   PIL0/i_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X82Y141   PIL0/i_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X83Y144   PIL0/i_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X87Y144   PIL0/i_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X83Y145   PIL0/i_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X84Y147   PIL0/i_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X83Y145   PIL0/i_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X83Y146   PIL0/i_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X0Y57     seg7x16_0/cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X0Y57     seg7x16_0/cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X0Y57     seg7x16_0/cnt_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X16Y14    seg7x16_0/i_data_store_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X16Y14    seg7x16_0/i_data_store_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X16Y14    seg7x16_0/i_data_store_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X17Y14    seg7x16_0/i_data_store_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X16Y14    seg7x16_0/i_data_store_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X17Y14    seg7x16_0/i_data_store_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X17Y13    seg7x16_0/i_data_store_reg[23]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       81.958ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.423ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             81.958ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_0/i_data_store_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        21.711ns  (logic 1.477ns (6.801%)  route 20.234ns (93.199%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.109ns = ( 105.109 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  rst (IN)
                         net (fo=0)                   0.000     1.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  rst_IBUF_inst/O
                         net (fo=2786, routed)       20.234    22.711    seg7x16_0/rst_IBUF
    SLICE_X25Y7          FDCE                                         f  seg7x16_0/i_data_store_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.687   105.109    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X25Y7          FDCE                                         r  seg7x16_0/i_data_store_reg[4]/C
                         clock pessimism              0.000   105.109    
                         clock uncertainty           -0.035   105.074    
    SLICE_X25Y7          FDCE (Recov_fdce_C_CLR)     -0.405   104.669    seg7x16_0/i_data_store_reg[4]
  -------------------------------------------------------------------
                         required time                        104.669    
                         arrival time                         -22.711    
  -------------------------------------------------------------------
                         slack                                 81.958    

Slack (MET) :             81.958ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_0/i_data_store_reg[5]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        21.711ns  (logic 1.477ns (6.801%)  route 20.234ns (93.199%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.109ns = ( 105.109 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  rst (IN)
                         net (fo=0)                   0.000     1.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  rst_IBUF_inst/O
                         net (fo=2786, routed)       20.234    22.711    seg7x16_0/rst_IBUF
    SLICE_X25Y7          FDCE                                         f  seg7x16_0/i_data_store_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.687   105.109    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X25Y7          FDCE                                         r  seg7x16_0/i_data_store_reg[5]/C
                         clock pessimism              0.000   105.109    
                         clock uncertainty           -0.035   105.074    
    SLICE_X25Y7          FDCE (Recov_fdce_C_CLR)     -0.405   104.669    seg7x16_0/i_data_store_reg[5]
  -------------------------------------------------------------------
                         required time                        104.669    
                         arrival time                         -22.711    
  -------------------------------------------------------------------
                         slack                                 81.958    

Slack (MET) :             81.958ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_0/i_data_store_reg[7]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        21.711ns  (logic 1.477ns (6.801%)  route 20.234ns (93.199%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.109ns = ( 105.109 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  rst (IN)
                         net (fo=0)                   0.000     1.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  rst_IBUF_inst/O
                         net (fo=2786, routed)       20.234    22.711    seg7x16_0/rst_IBUF
    SLICE_X25Y7          FDCE                                         f  seg7x16_0/i_data_store_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.687   105.109    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X25Y7          FDCE                                         r  seg7x16_0/i_data_store_reg[7]/C
                         clock pessimism              0.000   105.109    
                         clock uncertainty           -0.035   105.074    
    SLICE_X25Y7          FDCE (Recov_fdce_C_CLR)     -0.405   104.669    seg7x16_0/i_data_store_reg[7]
  -------------------------------------------------------------------
                         required time                        104.669    
                         arrival time                         -22.711    
  -------------------------------------------------------------------
                         slack                                 81.958    

Slack (MET) :             82.413ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_0/i_data_store_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        21.257ns  (logic 1.477ns (6.946%)  route 19.781ns (93.054%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.110ns = ( 105.110 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  rst (IN)
                         net (fo=0)                   0.000     1.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  rst_IBUF_inst/O
                         net (fo=2786, routed)       19.781    22.257    seg7x16_0/rst_IBUF
    SLICE_X21Y8          FDCE                                         f  seg7x16_0/i_data_store_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.688   105.110    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X21Y8          FDCE                                         r  seg7x16_0/i_data_store_reg[2]/C
                         clock pessimism              0.000   105.110    
                         clock uncertainty           -0.035   105.075    
    SLICE_X21Y8          FDCE (Recov_fdce_C_CLR)     -0.405   104.670    seg7x16_0/i_data_store_reg[2]
  -------------------------------------------------------------------
                         required time                        104.670    
                         arrival time                         -22.257    
  -------------------------------------------------------------------
                         slack                                 82.413    

Slack (MET) :             82.413ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_0/i_data_store_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        21.257ns  (logic 1.477ns (6.946%)  route 19.781ns (93.054%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.110ns = ( 105.110 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  rst (IN)
                         net (fo=0)                   0.000     1.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  rst_IBUF_inst/O
                         net (fo=2786, routed)       19.781    22.257    seg7x16_0/rst_IBUF
    SLICE_X21Y8          FDCE                                         f  seg7x16_0/i_data_store_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.688   105.110    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X21Y8          FDCE                                         r  seg7x16_0/i_data_store_reg[3]/C
                         clock pessimism              0.000   105.110    
                         clock uncertainty           -0.035   105.075    
    SLICE_X21Y8          FDCE (Recov_fdce_C_CLR)     -0.405   104.670    seg7x16_0/i_data_store_reg[3]
  -------------------------------------------------------------------
                         required time                        104.670    
                         arrival time                         -22.257    
  -------------------------------------------------------------------
                         slack                                 82.413    

Slack (MET) :             82.413ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_0/i_data_store_reg[6]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        21.257ns  (logic 1.477ns (6.946%)  route 19.781ns (93.054%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.110ns = ( 105.110 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  rst (IN)
                         net (fo=0)                   0.000     1.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  rst_IBUF_inst/O
                         net (fo=2786, routed)       19.781    22.257    seg7x16_0/rst_IBUF
    SLICE_X21Y8          FDCE                                         f  seg7x16_0/i_data_store_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.688   105.110    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X21Y8          FDCE                                         r  seg7x16_0/i_data_store_reg[6]/C
                         clock pessimism              0.000   105.110    
                         clock uncertainty           -0.035   105.075    
    SLICE_X21Y8          FDCE (Recov_fdce_C_CLR)     -0.405   104.670    seg7x16_0/i_data_store_reg[6]
  -------------------------------------------------------------------
                         required time                        104.670    
                         arrival time                         -22.257    
  -------------------------------------------------------------------
                         slack                                 82.413    

Slack (MET) :             82.430ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_0/i_data_store_reg[9]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        21.239ns  (logic 1.477ns (6.952%)  route 19.763ns (93.048%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.109ns = ( 105.109 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  rst (IN)
                         net (fo=0)                   0.000     1.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  rst_IBUF_inst/O
                         net (fo=2786, routed)       19.763    22.239    seg7x16_0/rst_IBUF
    SLICE_X23Y9          FDCE                                         f  seg7x16_0/i_data_store_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.687   105.109    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X23Y9          FDCE                                         r  seg7x16_0/i_data_store_reg[9]/C
                         clock pessimism              0.000   105.109    
                         clock uncertainty           -0.035   105.074    
    SLICE_X23Y9          FDCE (Recov_fdce_C_CLR)     -0.405   104.669    seg7x16_0/i_data_store_reg[9]
  -------------------------------------------------------------------
                         required time                        104.669    
                         arrival time                         -22.239    
  -------------------------------------------------------------------
                         slack                                 82.430    

Slack (MET) :             82.582ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_0/i_data_store_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        21.087ns  (logic 1.477ns (7.002%)  route 19.610ns (92.998%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.109ns = ( 105.109 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  rst (IN)
                         net (fo=0)                   0.000     1.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  rst_IBUF_inst/O
                         net (fo=2786, routed)       19.610    22.087    seg7x16_0/rst_IBUF
    SLICE_X21Y9          FDCE                                         f  seg7x16_0/i_data_store_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.687   105.109    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X21Y9          FDCE                                         r  seg7x16_0/i_data_store_reg[0]/C
                         clock pessimism              0.000   105.109    
                         clock uncertainty           -0.035   105.074    
    SLICE_X21Y9          FDCE (Recov_fdce_C_CLR)     -0.405   104.669    seg7x16_0/i_data_store_reg[0]
  -------------------------------------------------------------------
                         required time                        104.669    
                         arrival time                         -22.087    
  -------------------------------------------------------------------
                         slack                                 82.582    

Slack (MET) :             82.582ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_0/i_data_store_reg[10]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        21.087ns  (logic 1.477ns (7.002%)  route 19.610ns (92.998%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.109ns = ( 105.109 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  rst (IN)
                         net (fo=0)                   0.000     1.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  rst_IBUF_inst/O
                         net (fo=2786, routed)       19.610    22.087    seg7x16_0/rst_IBUF
    SLICE_X21Y9          FDCE                                         f  seg7x16_0/i_data_store_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.687   105.109    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X21Y9          FDCE                                         r  seg7x16_0/i_data_store_reg[10]/C
                         clock pessimism              0.000   105.109    
                         clock uncertainty           -0.035   105.074    
    SLICE_X21Y9          FDCE (Recov_fdce_C_CLR)     -0.405   104.669    seg7x16_0/i_data_store_reg[10]
  -------------------------------------------------------------------
                         required time                        104.669    
                         arrival time                         -22.087    
  -------------------------------------------------------------------
                         slack                                 82.582    

Slack (MET) :             82.582ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_0/i_data_store_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        21.087ns  (logic 1.477ns (7.002%)  route 19.610ns (92.998%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.109ns = ( 105.109 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  rst (IN)
                         net (fo=0)                   0.000     1.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  rst_IBUF_inst/O
                         net (fo=2786, routed)       19.610    22.087    seg7x16_0/rst_IBUF
    SLICE_X21Y9          FDCE                                         f  seg7x16_0/i_data_store_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.687   105.109    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X21Y9          FDCE                                         r  seg7x16_0/i_data_store_reg[1]/C
                         clock pessimism              0.000   105.109    
                         clock uncertainty           -0.035   105.074    
    SLICE_X21Y9          FDCE (Recov_fdce_C_CLR)     -0.405   104.669    seg7x16_0/i_data_store_reg[1]
  -------------------------------------------------------------------
                         required time                        104.669    
                         arrival time                         -22.087    
  -------------------------------------------------------------------
                         slack                                 82.582    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_0/cnt_reg[12]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.542ns  (logic 1.406ns (30.958%)  route 3.136ns (69.042%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.327ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  rst (IN)
                         net (fo=0)                   0.000     1.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.406     2.406 f  rst_IBUF_inst/O
                         net (fo=2786, routed)        3.136     5.542    seg7x16_0/rst_IBUF
    SLICE_X0Y57          FDCE                                         f  seg7x16_0/cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.724     5.327    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X0Y57          FDCE                                         r  seg7x16_0/cnt_reg[12]/C
                         clock pessimism              0.000     5.327    
    SLICE_X0Y57          FDCE (Remov_fdce_C_CLR)     -0.208     5.119    seg7x16_0/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -5.119    
                         arrival time                           5.542    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_0/cnt_reg[13]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.542ns  (logic 1.406ns (30.958%)  route 3.136ns (69.042%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.327ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  rst (IN)
                         net (fo=0)                   0.000     1.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.406     2.406 f  rst_IBUF_inst/O
                         net (fo=2786, routed)        3.136     5.542    seg7x16_0/rst_IBUF
    SLICE_X0Y57          FDCE                                         f  seg7x16_0/cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.724     5.327    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X0Y57          FDCE                                         r  seg7x16_0/cnt_reg[13]/C
                         clock pessimism              0.000     5.327    
    SLICE_X0Y57          FDCE (Remov_fdce_C_CLR)     -0.208     5.119    seg7x16_0/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -5.119    
                         arrival time                           5.542    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_0/cnt_reg[14]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.542ns  (logic 1.406ns (30.958%)  route 3.136ns (69.042%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.327ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  rst (IN)
                         net (fo=0)                   0.000     1.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.406     2.406 f  rst_IBUF_inst/O
                         net (fo=2786, routed)        3.136     5.542    seg7x16_0/rst_IBUF
    SLICE_X0Y57          FDCE                                         f  seg7x16_0/cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.724     5.327    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X0Y57          FDCE                                         r  seg7x16_0/cnt_reg[14]/C
                         clock pessimism              0.000     5.327    
    SLICE_X0Y57          FDCE (Remov_fdce_C_CLR)     -0.208     5.119    seg7x16_0/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -5.119    
                         arrival time                           5.542    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_0/cnt_reg[10]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.638ns  (logic 1.406ns (30.316%)  route 3.232ns (69.684%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  rst (IN)
                         net (fo=0)                   0.000     1.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.406     2.406 f  rst_IBUF_inst/O
                         net (fo=2786, routed)        3.232     5.638    seg7x16_0/rst_IBUF
    SLICE_X0Y56          FDCE                                         f  seg7x16_0/cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.725     5.328    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X0Y56          FDCE                                         r  seg7x16_0/cnt_reg[10]/C
                         clock pessimism              0.000     5.328    
    SLICE_X0Y56          FDCE (Remov_fdce_C_CLR)     -0.208     5.120    seg7x16_0/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -5.120    
                         arrival time                           5.638    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_0/cnt_reg[11]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.638ns  (logic 1.406ns (30.316%)  route 3.232ns (69.684%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  rst (IN)
                         net (fo=0)                   0.000     1.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.406     2.406 f  rst_IBUF_inst/O
                         net (fo=2786, routed)        3.232     5.638    seg7x16_0/rst_IBUF
    SLICE_X0Y56          FDCE                                         f  seg7x16_0/cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.725     5.328    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X0Y56          FDCE                                         r  seg7x16_0/cnt_reg[11]/C
                         clock pessimism              0.000     5.328    
    SLICE_X0Y56          FDCE (Remov_fdce_C_CLR)     -0.208     5.120    seg7x16_0/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -5.120    
                         arrival time                           5.638    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_0/cnt_reg[8]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.638ns  (logic 1.406ns (30.316%)  route 3.232ns (69.684%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  rst (IN)
                         net (fo=0)                   0.000     1.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.406     2.406 f  rst_IBUF_inst/O
                         net (fo=2786, routed)        3.232     5.638    seg7x16_0/rst_IBUF
    SLICE_X0Y56          FDCE                                         f  seg7x16_0/cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.725     5.328    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X0Y56          FDCE                                         r  seg7x16_0/cnt_reg[8]/C
                         clock pessimism              0.000     5.328    
    SLICE_X0Y56          FDCE (Remov_fdce_C_CLR)     -0.208     5.120    seg7x16_0/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -5.120    
                         arrival time                           5.638    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_0/cnt_reg[9]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.638ns  (logic 1.406ns (30.316%)  route 3.232ns (69.684%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  rst (IN)
                         net (fo=0)                   0.000     1.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.406     2.406 f  rst_IBUF_inst/O
                         net (fo=2786, routed)        3.232     5.638    seg7x16_0/rst_IBUF
    SLICE_X0Y56          FDCE                                         f  seg7x16_0/cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.725     5.328    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X0Y56          FDCE                                         r  seg7x16_0/cnt_reg[9]/C
                         clock pessimism              0.000     5.328    
    SLICE_X0Y56          FDCE (Remov_fdce_C_CLR)     -0.208     5.120    seg7x16_0/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -5.120    
                         arrival time                           5.638    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_0/cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.688ns  (logic 1.406ns (29.990%)  route 3.282ns (70.010%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  rst (IN)
                         net (fo=0)                   0.000     1.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.406     2.406 f  rst_IBUF_inst/O
                         net (fo=2786, routed)        3.282     5.688    seg7x16_0/rst_IBUF
    SLICE_X0Y55          FDCE                                         f  seg7x16_0/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.725     5.328    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X0Y55          FDCE                                         r  seg7x16_0/cnt_reg[4]/C
                         clock pessimism              0.000     5.328    
    SLICE_X0Y55          FDCE (Remov_fdce_C_CLR)     -0.208     5.120    seg7x16_0/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.120    
                         arrival time                           5.688    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_0/cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.688ns  (logic 1.406ns (29.990%)  route 3.282ns (70.010%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  rst (IN)
                         net (fo=0)                   0.000     1.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.406     2.406 f  rst_IBUF_inst/O
                         net (fo=2786, routed)        3.282     5.688    seg7x16_0/rst_IBUF
    SLICE_X0Y55          FDCE                                         f  seg7x16_0/cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.725     5.328    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X0Y55          FDCE                                         r  seg7x16_0/cnt_reg[5]/C
                         clock pessimism              0.000     5.328    
    SLICE_X0Y55          FDCE (Remov_fdce_C_CLR)     -0.208     5.120    seg7x16_0/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.120    
                         arrival time                           5.688    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_0/cnt_reg[6]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.688ns  (logic 1.406ns (29.990%)  route 3.282ns (70.010%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  rst (IN)
                         net (fo=0)                   0.000     1.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.406     2.406 f  rst_IBUF_inst/O
                         net (fo=2786, routed)        3.282     5.688    seg7x16_0/rst_IBUF
    SLICE_X0Y55          FDCE                                         f  seg7x16_0/cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.725     5.328    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X0Y55          FDCE                                         r  seg7x16_0/cnt_reg[6]/C
                         clock pessimism              0.000     5.328    
    SLICE_X0Y55          FDCE (Remov_fdce_C_CLR)     -0.208     5.120    seg7x16_0/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.120    
                         arrival time                           5.688    
  -------------------------------------------------------------------
                         slack                                  0.569    





