#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Jul 15 12:41:37 2024
# Process ID: 10771
# Current directory: /home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.runs/synth_1
# Command line: vivado -log dma_service.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source dma_service.tcl
# Log file: /home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.runs/synth_1/dma_service.vds
# Journal file: /home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.runs/synth_1/vivado.jou
# Running On: agent-32, OS: Linux, CPU Frequency: 1200.000 MHz, CPU Physical cores: 32, Host memory: 135071 MB
#-----------------------------------------------------------
source dma_service.tcl -notrace
create_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2461.266 ; gain = 131.984 ; free physical = 81717 ; free virtual = 239048
Command: synth_design -top dma_service -part xczu19eg-ffvc1760-2-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu19eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu19eg'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16434
INFO: [Synth 8-11241] undeclared symbol 'in_empty', assumed default net type 'wire' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/common_usr/unified_fifo.sv:129]
INFO: [Synth 8-11241] undeclared symbol 'ddr_rd_resp_ready', assumed default net type 'wire' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/services/dma_service.sv:175]
INFO: [Synth 8-11241] undeclared symbol 'ddr_rd_resp_out_data', assumed default net type 'wire' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/services/dma_service.sv:176]
INFO: [Synth 8-11241] undeclared symbol 'ddr_rd_resp_out_valid', assumed default net type 'wire' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/services/dma_service.sv:177]
INFO: [Synth 8-11241] undeclared symbol 'ddr_rd_resp_out_ready', assumed default net type 'wire' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/services/dma_service.sv:178]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2889.902 ; gain = 390.676 ; free physical = 81177 ; free virtual = 238511
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dma_service' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/services/dma_service.sv:5]
INFO: [Synth 8-6157] synthesizing module 'server' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/services/active_msg.vh:8]
INFO: [Synth 8-6155] done synthesizing module 'server' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/services/active_msg.vh:8]
INFO: [Synth 8-6157] synthesizing module 'server' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/services/active_msg.vh:8]
INFO: [Synth 8-6155] done synthesizing module 'server' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/services/active_msg.vh:8]
INFO: [Synth 8-6157] synthesizing module 'server' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/services/active_msg.vh:8]
INFO: [Synth 8-6155] done synthesizing module 'server' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/services/active_msg.vh:8]
INFO: [Synth 8-6157] synthesizing module 'server' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/services/active_msg.vh:8]
INFO: [Synth 8-6155] done synthesizing module 'server' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/services/active_msg.vh:8]
INFO: [Synth 8-6157] synthesizing module 'server' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/services/active_msg.vh:8]
INFO: [Synth 8-6155] done synthesizing module 'server' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/services/active_msg.vh:8]
INFO: [Synth 8-6157] synthesizing module 'server' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/services/active_msg.vh:8]
INFO: [Synth 8-6155] done synthesizing module 'server' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/services/active_msg.vh:8]
INFO: [Synth 8-6157] synthesizing module 'server' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/services/active_msg.vh:8]
INFO: [Synth 8-6155] done synthesizing module 'server' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/services/active_msg.vh:8]
INFO: [Synth 8-6157] synthesizing module 'server' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/services/active_msg.vh:8]
INFO: [Synth 8-6155] done synthesizing module 'server' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/services/active_msg.vh:8]
INFO: [Synth 8-6157] synthesizing module 'channel_if' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/services/channel_if.vh:8]
	Parameter WIDTH bound to: 512 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'channel_if' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/services/channel_if.vh:8]
INFO: [Synth 8-6157] synthesizing module 'channel_if' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/services/channel_if.vh:8]
	Parameter WIDTH bound to: 512 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'channel_if' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/services/channel_if.vh:8]
INFO: [Synth 8-6157] synthesizing module 'channel_if' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/services/channel_if.vh:8]
	Parameter WIDTH bound to: 512 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'channel_if' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/services/channel_if.vh:8]
INFO: [Synth 8-6157] synthesizing module 'channel_if' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/services/channel_if.vh:8]
	Parameter WIDTH bound to: 512 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'channel_if' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/services/channel_if.vh:8]
INFO: [Synth 8-6157] synthesizing module 'channel_if' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/services/channel_if.vh:8]
	Parameter WIDTH bound to: 512 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'channel_if' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/services/channel_if.vh:8]
INFO: [Synth 8-6157] synthesizing module 'channel_if' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/services/channel_if.vh:8]
	Parameter WIDTH bound to: 512 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'channel_if' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/services/channel_if.vh:8]
INFO: [Synth 8-6157] synthesizing module 'channel_if' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/services/channel_if.vh:8]
	Parameter WIDTH bound to: 252 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'channel_if' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/services/channel_if.vh:8]
INFO: [Synth 8-6157] synthesizing module 'channel_if' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/services/channel_if.vh:8]
	Parameter WIDTH bound to: 252 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'channel_if' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/services/channel_if.vh:8]
INFO: [Synth 8-6157] synthesizing module 'client_epig_shim' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/common_usr/service_converter.sv:10]
	Parameter DATA_BITS bound to: 512 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FIFO2' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/common_usr/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FIFO2_Reg' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/common_usr/FIFO2.v:113]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FIFO2_Reg' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/common_usr/FIFO2.v:113]
INFO: [Synth 8-6155] done synthesizing module 'FIFO2' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/common_usr/FIFO2.v:51]
INFO: [Synth 8-6157] synthesizing module 'FIFO2__parameterized0' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/common_usr/FIFO2.v:51]
	Parameter width bound to: 512 - type: integer 
	Parameter guarded bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FIFO2_LUTRAM' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/common_usr/FIFO2.v:244]
	Parameter width bound to: 512 - type: integer 
	Parameter guarded bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FIFO2_LUTRAM' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/common_usr/FIFO2.v:244]
INFO: [Synth 8-6155] done synthesizing module 'FIFO2__parameterized0' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/common_usr/FIFO2.v:51]
WARNING: [Synth 8-689] width (704) of port connection 'D_OUT' does not match port width (512) of module 'FIFO2__parameterized0' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/common_usr/service_converter.sv:73]
INFO: [Synth 8-6155] done synthesizing module 'client_epig_shim' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/common_usr/service_converter.sv:10]
INFO: [Synth 8-6157] synthesizing module 'client_epig_shim__parameterized0' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/common_usr/service_converter.sv:10]
	Parameter DATA_BITS bound to: 252 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FIFO2__parameterized1' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/common_usr/FIFO2.v:51]
	Parameter width bound to: 252 - type: integer 
	Parameter guarded bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FIFO2_LUTRAM__parameterized0' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/common_usr/FIFO2.v:244]
	Parameter width bound to: 252 - type: integer 
	Parameter guarded bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FIFO2_LUTRAM__parameterized0' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/common_usr/FIFO2.v:244]
INFO: [Synth 8-6155] done synthesizing module 'FIFO2__parameterized1' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/common_usr/FIFO2.v:51]
WARNING: [Synth 8-689] width (444) of port connection 'D_OUT' does not match port width (252) of module 'FIFO2__parameterized1' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/common_usr/service_converter.sv:73]
INFO: [Synth 8-6155] done synthesizing module 'client_epig_shim__parameterized0' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/common_usr/service_converter.sv:10]
INFO: [Synth 8-6157] synthesizing module 'client_epig_shim__parameterized1' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/common_usr/service_converter.sv:10]
	Parameter DATA_BITS bound to: 512 - type: integer 
WARNING: [Synth 8-689] width (704) of port connection 'D_OUT' does not match port width (512) of module 'FIFO2__parameterized0' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/common_usr/service_converter.sv:73]
INFO: [Synth 8-6155] done synthesizing module 'client_epig_shim__parameterized1' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/common_usr/service_converter.sv:10]
INFO: [Synth 8-6157] synthesizing module 'pdu_gen' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/new/pdu_gen.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'pdu_gen' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/new/pdu_gen.sv:3]
INFO: [Synth 8-6157] synthesizing module 'unified_fifo' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/common_usr/unified_fifo.sv:9]
	Parameter FIFO_NAME bound to: [top] pdumeta_cpu_FIFO - type: string 
	Parameter MEM_TYPE bound to: M20K - type: string 
	Parameter DUAL_CLOCK bound to: 0 - type: integer 
	Parameter USE_ALMOST_FULL bound to: 0 - type: integer 
	Parameter FULL_LEVEL bound to: 450 - type: integer 
	Parameter SYMBOLS_PER_BEAT bound to: 1 - type: integer 
	Parameter BITS_PER_SYMBOL bound to: 28 - type: integer 
	Parameter FIFO_DEPTH bound to: 512 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_wrapper_infill' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/new/fifo_wrapper_infill.v:6]
	Parameter SYMBOLS_PER_BEAT bound to: 1 - type: integer 
	Parameter BITS_PER_SYMBOL bound to: 28 - type: integer 
	Parameter FIFO_DEPTH bound to: 512 - type: integer 
	Parameter USE_PACKETS bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_core_infill' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/new/fifo_core_infill.v:21]
	Parameter SYMBOLS_PER_BEAT bound to: 1 - type: integer 
	Parameter BITS_PER_SYMBOL bound to: 28 - type: integer 
	Parameter FIFO_DEPTH bound to: 512 - type: integer 
	Parameter CHANNEL_WIDTH bound to: 0 - type: integer 
	Parameter ERROR_WIDTH bound to: 0 - type: integer 
	Parameter USE_PACKETS bound to: 1 - type: integer 
	Parameter USE_FILL_LEVEL bound to: 1 - type: integer 
	Parameter USE_STORE_FORWARD bound to: 0 - type: integer 
	Parameter USE_ALMOST_FULL_IF bound to: 0 - type: integer 
	Parameter USE_ALMOST_EMPTY_IF bound to: 0 - type: integer 
	Parameter SYNC_RESET bound to: 0 - type: integer 
	Parameter EMPTY_LATENCY bound to: 3 - type: integer 
	Parameter USE_MEMORY_BLOCKS bound to: 1 - type: integer 
	Parameter EMPTY_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_core_infill' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/new/fifo_core_infill.v:21]
INFO: [Synth 8-6155] done synthesizing module 'fifo_wrapper_infill' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/new/fifo_wrapper_infill.v:6]
INFO: [Synth 8-6155] done synthesizing module 'unified_fifo' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/common_usr/unified_fifo.sv:9]
WARNING: [Synth 8-6104] Input port 'pdumeta_cpu_ready' has an internal driver [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/services/dma_service.sv:150]
INFO: [Synth 8-6157] synthesizing module 'unified_fifo__parameterized0' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/common_usr/unified_fifo.sv:9]
	Parameter FIFO_NAME bound to: [top] ddr_resp_FIFO - type: string 
	Parameter MEM_TYPE bound to: M20K - type: string 
	Parameter DUAL_CLOCK bound to: 0 - type: integer 
	Parameter USE_ALMOST_FULL bound to: 1 - type: integer 
	Parameter FULL_LEVEL bound to: 450 - type: integer 
	Parameter SYMBOLS_PER_BEAT bound to: 1 - type: integer 
	Parameter BITS_PER_SYMBOL bound to: 512 - type: integer 
	Parameter FIFO_DEPTH bound to: 512 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_wrapper_infill__parameterized0' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/new/fifo_wrapper_infill.v:6]
	Parameter SYMBOLS_PER_BEAT bound to: 1 - type: integer 
	Parameter BITS_PER_SYMBOL bound to: 512 - type: integer 
	Parameter FIFO_DEPTH bound to: 512 - type: integer 
	Parameter USE_PACKETS bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_core_infill__parameterized0' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/new/fifo_core_infill.v:21]
	Parameter SYMBOLS_PER_BEAT bound to: 1 - type: integer 
	Parameter BITS_PER_SYMBOL bound to: 512 - type: integer 
	Parameter FIFO_DEPTH bound to: 512 - type: integer 
	Parameter CHANNEL_WIDTH bound to: 0 - type: integer 
	Parameter ERROR_WIDTH bound to: 0 - type: integer 
	Parameter USE_PACKETS bound to: 1 - type: integer 
	Parameter USE_FILL_LEVEL bound to: 1 - type: integer 
	Parameter USE_STORE_FORWARD bound to: 0 - type: integer 
	Parameter USE_ALMOST_FULL_IF bound to: 0 - type: integer 
	Parameter USE_ALMOST_EMPTY_IF bound to: 0 - type: integer 
	Parameter SYNC_RESET bound to: 0 - type: integer 
	Parameter EMPTY_LATENCY bound to: 3 - type: integer 
	Parameter USE_MEMORY_BLOCKS bound to: 1 - type: integer 
	Parameter EMPTY_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_core_infill__parameterized0' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/new/fifo_core_infill.v:21]
INFO: [Synth 8-6155] done synthesizing module 'fifo_wrapper_infill__parameterized0' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/new/fifo_wrapper_infill.v:6]
INFO: [Synth 8-6155] done synthesizing module 'unified_fifo__parameterized0' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/common_usr/unified_fifo.sv:9]
WARNING: [Synth 8-689] width (1) of port connection 'out_data' does not match port width (512) of module 'unified_fifo__parameterized0' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/services/dma_service.sv:176]
INFO: [Synth 8-6157] synthesizing module 'pdu_data_mover' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/new/pdu_data_mover.sv:3]
INFO: [Synth 8-6157] synthesizing module 'unified_fifo__parameterized1' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/common_usr/unified_fifo.sv:9]
	Parameter FIFO_NAME bound to: [pdu_data_mover] pdumeta_gen_FIFO - type: string 
	Parameter MEM_TYPE bound to: M20K - type: string 
	Parameter DUAL_CLOCK bound to: 0 - type: integer 
	Parameter USE_ALMOST_FULL bound to: 0 - type: integer 
	Parameter FULL_LEVEL bound to: 450 - type: integer 
	Parameter SYMBOLS_PER_BEAT bound to: 1 - type: integer 
	Parameter BITS_PER_SYMBOL bound to: 28 - type: integer 
	Parameter FIFO_DEPTH bound to: 512 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'unified_fifo__parameterized1' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/common_usr/unified_fifo.sv:9]
INFO: [Synth 8-6157] synthesizing module 'unified_pkt_fifo' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/new/unified_pkt_fifo.sv:9]
	Parameter FIFO_NAME bound to: [pdu_data_mover] pdu_gen_FIFO - type: string 
	Parameter MEM_TYPE bound to: M20K - type: string 
	Parameter DUAL_CLOCK bound to: 0 - type: integer 
	Parameter USE_ALMOST_FULL bound to: 1 - type: integer 
	Parameter FULL_LEVEL bound to: 950 - type: integer 
	Parameter SYMBOLS_PER_BEAT bound to: 64 - type: integer 
	Parameter BITS_PER_SYMBOL bound to: 8 - type: integer 
	Parameter FIFO_DEPTH bound to: 1024 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_pkt_wrapper_infill' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/new/fifo_pkt_wrapper_infill.v:6]
	Parameter SYMBOLS_PER_BEAT bound to: 64 - type: integer 
	Parameter BITS_PER_SYMBOL bound to: 8 - type: integer 
	Parameter FIFO_DEPTH bound to: 1024 - type: integer 
	Parameter USE_PACKETS bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_pkt_core_infill' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/new/fifo_pkt_core_infill.v:21]
	Parameter SYMBOLS_PER_BEAT bound to: 64 - type: integer 
	Parameter BITS_PER_SYMBOL bound to: 8 - type: integer 
	Parameter FIFO_DEPTH bound to: 1024 - type: integer 
	Parameter CHANNEL_WIDTH bound to: 0 - type: integer 
	Parameter ERROR_WIDTH bound to: 0 - type: integer 
	Parameter USE_PACKETS bound to: 1 - type: integer 
	Parameter USE_FILL_LEVEL bound to: 1 - type: integer 
	Parameter USE_STORE_FORWARD bound to: 0 - type: integer 
	Parameter USE_ALMOST_FULL_IF bound to: 0 - type: integer 
	Parameter USE_ALMOST_EMPTY_IF bound to: 0 - type: integer 
	Parameter SYNC_RESET bound to: 0 - type: integer 
	Parameter EMPTY_LATENCY bound to: 3 - type: integer 
	Parameter USE_MEMORY_BLOCKS bound to: 1 - type: integer 
	Parameter EMPTY_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_pkt_core_infill' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/new/fifo_pkt_core_infill.v:21]
INFO: [Synth 8-6155] done synthesizing module 'fifo_pkt_wrapper_infill' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/new/fifo_pkt_wrapper_infill.v:6]
INFO: [Synth 8-6155] done synthesizing module 'unified_pkt_fifo' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/new/unified_pkt_fifo.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'pdu_data_mover' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/new/pdu_data_mover.sv:3]
INFO: [Synth 8-6157] synthesizing module 'server_epig_shim' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/common_usr/service_converter.sv:78]
	Parameter DATA_BITS bound to: 512 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'server_epig_shim' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/common_usr/service_converter.sv:78]
INFO: [Synth 8-6155] done synthesizing module 'dma_service' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/services/dma_service.sv:5]
WARNING: [Synth 8-3848] Net svr2fl\.rxP[rx_msg][head][srcid] in module/entity client_epig_shim does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/common_usr/service_converter.sv:15]
WARNING: [Synth 8-3848] Net svr2fl\.rxP[rx_msg][head][dstid] in module/entity client_epig_shim does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/common_usr/service_converter.sv:15]
WARNING: [Synth 8-3848] Net svr2fl\.rxP[rx_msg][head][arg0] in module/entity client_epig_shim does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/common_usr/service_converter.sv:15]
WARNING: [Synth 8-3848] Net svr2fl\.rxP[rx_msg][head][arg1] in module/entity client_epig_shim does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/common_usr/service_converter.sv:15]
WARNING: [Synth 8-3848] Net svr2fl\.rxP[rx_msg][head][srcid] in module/entity client_epig_shim__parameterized0 does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/common_usr/service_converter.sv:15]
WARNING: [Synth 8-3848] Net svr2fl\.rxP[rx_msg][head][dstid] in module/entity client_epig_shim__parameterized0 does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/common_usr/service_converter.sv:15]
WARNING: [Synth 8-3848] Net svr2fl\.rxP[rx_msg][head][arg0] in module/entity client_epig_shim__parameterized0 does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/common_usr/service_converter.sv:15]
WARNING: [Synth 8-3848] Net svr2fl\.rxP[rx_msg][head][arg1] in module/entity client_epig_shim__parameterized0 does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/common_usr/service_converter.sv:15]
WARNING: [Synth 8-3848] Net svr2fl\.rxP[rx_msg][head][srcid] in module/entity client_epig_shim__parameterized1 does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/common_usr/service_converter.sv:15]
WARNING: [Synth 8-3848] Net svr2fl\.rxP[rx_msg][head][dstid] in module/entity client_epig_shim__parameterized1 does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/common_usr/service_converter.sv:15]
WARNING: [Synth 8-3848] Net svr2fl\.rxP[rx_msg][head][arg0] in module/entity client_epig_shim__parameterized1 does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/common_usr/service_converter.sv:15]
WARNING: [Synth 8-3848] Net svr2fl\.rxP[rx_msg][head][arg1] in module/entity client_epig_shim__parameterized1 does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/common_usr/service_converter.sv:15]
WARNING: [Synth 8-6014] Unused sequential element internal_sclr_reg was removed.  [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/new/fifo_core_infill.v:175]
WARNING: [Synth 8-3848] Net almost_full_data in module/entity fifo_core_infill does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/new/fifo_core_infill.v:91]
WARNING: [Synth 8-6014] Unused sequential element internal_sclr_reg was removed.  [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/new/fifo_core_infill.v:175]
WARNING: [Synth 8-3848] Net almost_full_data in module/entity fifo_core_infill__parameterized0 does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/new/fifo_core_infill.v:91]
WARNING: [Synth 8-6014] Unused sequential element internal_sclr_reg was removed.  [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/new/fifo_pkt_core_infill.v:175]
WARNING: [Synth 8-3848] Net almost_full_data in module/entity fifo_pkt_core_infill does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/new/fifo_pkt_core_infill.v:91]
WARNING: [Synth 8-3848] Net nomatch_data in module/entity pdu_data_mover does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/new/pdu_data_mover.sv:39]
WARNING: [Synth 8-3848] Net nomatch_sop in module/entity pdu_data_mover does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/new/pdu_data_mover.sv:40]
WARNING: [Synth 8-3848] Net nomatch_eop in module/entity pdu_data_mover does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/new/pdu_data_mover.sv:41]
WARNING: [Synth 8-3848] Net nomatch_empty in module/entity pdu_data_mover does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/new/pdu_data_mover.sv:43]
WARNING: [Synth 8-3848] Net ddr_rd_req_data[addr] in module/entity pdu_data_mover does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/new/pdu_data_mover.sv:51]
WARNING: [Synth 8-3848] Net ddr_rd_req_data[sop] in module/entity pdu_data_mover does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/new/pdu_data_mover.sv:51]
WARNING: [Synth 8-3848] Net ddr_rd_req_data[eop] in module/entity pdu_data_mover does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/new/pdu_data_mover.sv:51]
WARNING: [Synth 8-3848] Net fl2clt\.txP[tx_msg][head][srcid] in module/entity server_epig_shim does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/common_usr/service_converter.sv:83]
WARNING: [Synth 8-3848] Net fl2clt\.txP[tx_msg][head][dstid] in module/entity server_epig_shim does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/common_usr/service_converter.sv:83]
WARNING: [Synth 8-3848] Net fl2clt\.txP[tx_msg][head][arg0] in module/entity server_epig_shim does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/common_usr/service_converter.sv:83]
WARNING: [Synth 8-3848] Net fl2clt\.txP[tx_msg][head][arg1] in module/entity server_epig_shim does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/common_usr/service_converter.sv:83]
WARNING: [Synth 8-3848] Net port\.almost_full in module/entity dma_service does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/services/channel_if.vh:20]
WARNING: [Synth 8-3848] Net blank\.data in module/entity dma_service does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/services/channel_if.vh:14]
WARNING: [Synth 8-3848] Net blank\.valid in module/entity dma_service does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/services/channel_if.vh:15]
WARNING: [Synth 8-3848] Net blank\.sop in module/entity dma_service does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/services/channel_if.vh:17]
WARNING: [Synth 8-3848] Net blank\.eop in module/entity dma_service does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/services/channel_if.vh:18]
WARNING: [Synth 8-3848] Net blank\.empty in module/entity dma_service does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/services/channel_if.vh:19]
WARNING: [Synth 8-3848] Net blank\.channel in module/entity dma_service does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/services/channel_if.vh:21]
WARNING: [Synth 8-3848] Net port_meta\.almost_full in module/entity dma_service does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/services/channel_if.vh:20]
WARNING: [Synth 8-3848] Net blank_meta\.data in module/entity dma_service does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/services/channel_if.vh:14]
WARNING: [Synth 8-3848] Net blank_meta\.valid in module/entity dma_service does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/services/channel_if.vh:15]
WARNING: [Synth 8-3848] Net blank_meta\.sop in module/entity dma_service does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/services/channel_if.vh:17]
WARNING: [Synth 8-3848] Net blank_meta\.eop in module/entity dma_service does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/services/channel_if.vh:18]
WARNING: [Synth 8-3848] Net blank_meta\.empty in module/entity dma_service does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/services/channel_if.vh:19]
WARNING: [Synth 8-3848] Net blank_meta\.channel in module/entity dma_service does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/services/channel_if.vh:21]
WARNING: [Synth 8-3848] Net port\.almost_full in module/entity dma_service does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/services/channel_if.vh:20]
WARNING: [Synth 8-3848] Net blank\.data in module/entity dma_service does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/services/channel_if.vh:14]
WARNING: [Synth 8-3848] Net blank\.valid in module/entity dma_service does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/services/channel_if.vh:15]
WARNING: [Synth 8-3848] Net blank\.sop in module/entity dma_service does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/services/channel_if.vh:17]
WARNING: [Synth 8-3848] Net blank\.eop in module/entity dma_service does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/services/channel_if.vh:18]
WARNING: [Synth 8-3848] Net blank\.empty in module/entity dma_service does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/services/channel_if.vh:19]
WARNING: [Synth 8-3848] Net blank\.channel in module/entity dma_service does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/services/channel_if.vh:21]
WARNING: [Synth 8-3848] Net blank\.ready in module/entity dma_service does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/services/channel_if.vh:16]
WARNING: [Synth 8-3848] Net blank\.almost_full in module/entity dma_service does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/services/channel_if.vh:20]
WARNING: [Synth 8-3848] Net port\.channel in module/entity dma_service does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/services/channel_if.vh:21]
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][srcid][31] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][srcid][30] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][srcid][29] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][srcid][28] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][srcid][27] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][srcid][26] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][srcid][25] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][srcid][24] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][srcid][23] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][srcid][22] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][srcid][21] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][srcid][20] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][srcid][19] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][srcid][18] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][srcid][17] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][srcid][16] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][srcid][15] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][srcid][14] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][srcid][13] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][srcid][12] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][srcid][11] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][srcid][10] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][srcid][9] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][srcid][8] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][srcid][7] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][srcid][6] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][srcid][5] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][srcid][4] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][srcid][3] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][srcid][2] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][srcid][1] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][srcid][0] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][dstid][31] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][dstid][30] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][dstid][29] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][dstid][28] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][dstid][27] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][dstid][26] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][dstid][25] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][dstid][24] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][dstid][23] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][dstid][22] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][dstid][21] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][dstid][20] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][dstid][19] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][dstid][18] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][dstid][17] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][dstid][16] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][dstid][15] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][dstid][14] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][dstid][13] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][dstid][12] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][dstid][11] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][dstid][10] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][dstid][9] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][dstid][8] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][dstid][7] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][dstid][6] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][dstid][5] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][dstid][4] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][dstid][3] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][dstid][2] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][dstid][1] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][dstid][0] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][arg0][31] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][arg0][30] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][arg0][29] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][arg0][28] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][arg0][27] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][arg0][26] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][arg0][25] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][arg0][24] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][arg0][23] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][arg0][22] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][arg0][21] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][arg0][20] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][arg0][19] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][arg0][18] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][arg0][17] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][arg0][16] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][arg0][15] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][arg0][14] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][arg0][13] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][arg0][12] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][arg0][11] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][arg0][10] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][arg0][9] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][arg0][8] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][arg0][7] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][arg0][6] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][arg0][5] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][arg0][4] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][arg0][3] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][arg0][2] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][arg0][1] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][arg0][0] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][arg1][31] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][arg1][30] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][arg1][29] in module server_epig_shim is either unconnected or has no load
WARNING: [Synth 8-7129] Port fl2clt\.txP[tx_msg][head][arg1][28] in module server_epig_shim is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 2975.840 ; gain = 476.613 ; free physical = 80905 ; free virtual = 238244
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 2990.684 ; gain = 491.457 ; free physical = 80900 ; free virtual = 238239
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu19eg-ffvc1760-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 2998.688 ; gain = 499.461 ; free physical = 80895 ; free virtual = 238233
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu19eg-ffvc1760-2-i
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pdu_gen'
INFO: [Synth 8-802] inferred FSM for state register 'fw_state_reg' in module 'pdu_data_mover'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   START |                              000 | 00000000000000000000000000000000
                   WRITE |                              001 | 00000000000000000000000000000001
            WRITE_RULEID |                              010 | 00000000000000000000000000000010
              WRITE_HEAD |                              011 | 00000000000000000000000000000011
                    WAIT |                              100 | 00000000000000000000000000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pdu_gen'
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "fifo_pkt_core_infill:/gen_blk9.gen_blk10_else.infer_mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "fifo_pkt_core_infill:/gen_blk9.gen_blk10_else.infer_mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "fifo_pkt_core_infill:/gen_blk9.gen_blk10_else.infer_mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "fifo_pkt_core_infill:/gen_blk9.gen_blk10_else.infer_mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "fifo_pkt_core_infill:/gen_blk9.gen_blk10_else.infer_mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "fifo_pkt_core_infill:/gen_blk9.gen_blk10_else.infer_mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "fifo_pkt_core_infill:/gen_blk9.gen_blk10_else.infer_mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "fifo_pkt_core_infill:/gen_blk9.gen_blk10_else.infer_mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "fifo_pkt_core_infill:/gen_blk9.gen_blk10_else.infer_mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "fifo_pkt_core_infill:/gen_blk9.gen_blk10_else.infer_mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "fifo_pkt_core_infill:/gen_blk9.gen_blk10_else.infer_mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "fifo_pkt_core_infill:/gen_blk9.gen_blk10_else.infer_mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "fifo_pkt_core_infill:/gen_blk9.gen_blk10_else.infer_mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "fifo_pkt_core_infill:/gen_blk9.gen_blk10_else.infer_mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "fifo_pkt_core_infill:/gen_blk9.gen_blk10_else.infer_mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 FW_IDLE |                              001 | 00000000000000000000000000000000
                NO_CHECK |                              010 | 00000000000000000000000000000001
                   CHECK |                              100 | 00000000000000000000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fw_state_reg' using encoding 'one-hot' in module 'pdu_data_mover'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 3007.594 ; gain = 508.367 ; free physical = 81054 ; free virtual = 238394
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 3     
	   3 Input   16 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 3     
	   2 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 6     
	   3 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 12    
	   3 Input    9 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 6     
+---Registers : 
	              520 Bit    Registers := 2     
	              515 Bit    Registers := 2     
	              512 Bit    Registers := 5     
	               32 Bit    Registers := 16    
	               31 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 6     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 60    
+---RAMs : 
	             520K Bit	(1024 X 520 bit)          RAMs := 1     
	             257K Bit	(512 X 515 bit)          RAMs := 1     
	              15K Bit	(512 X 31 bit)          RAMs := 2     
+---Muxes : 
	   5 Input  512 Bit        Muxes := 1     
	   2 Input  512 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 3     
	   5 Input   16 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 1     
	   5 Input   12 Bit        Muxes := 3     
	   2 Input   11 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 11    
	   2 Input    9 Bit        Muxes := 12    
	   5 Input    8 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 36    
	   5 Input    1 Bit        Muxes := 27    
	   3 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1968 (col length:264)
BRAMs: 1968 (col length: RAMB18 264 RAMB36 132)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][511] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][510] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][509] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][508] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][507] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][506] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][505] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][504] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][503] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][502] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][501] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][500] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][499] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][498] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][497] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][496] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][495] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][494] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][493] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][492] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][491] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][490] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][489] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][488] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][487] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][486] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][485] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][484] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][483] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][482] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][481] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][480] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][479] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][478] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][477] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][476] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][475] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][474] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][473] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][472] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][471] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][470] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][469] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][468] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][467] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][466] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][465] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][464] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][463] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][462] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][461] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][460] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][459] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][458] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][457] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][456] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][455] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][454] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][453] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][452] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][451] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][450] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][449] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][448] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][447] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][446] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][445] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][444] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][443] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][442] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][441] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][440] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][439] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][438] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][437] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][436] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][435] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][434] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][433] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][432] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][431] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][430] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][429] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][428] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][427] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][426] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][425] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][424] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][423] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][422] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][421] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][420] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][419] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][418] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][417] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][416] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][415] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][414] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][413] driven by constant 0
WARNING: [Synth 8-3917] design dma_service has port in_meta\.rxP[rx_msg][data][data][412] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element pdumeta_cpu_fifo/sc_pkt_fifo/fifo_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element ddr_resp_fifo/sc_pkt_fifo/fifo_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg was removed. 
INFO: [Synth 8-5784] Optimized 5 bits of RAM "pdu_data_mover_inst/pdumeta_gen_fifo/sc_pkt_fifo/fifo_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg" due to constant propagation. Old ram width 31 bits, new ram width 26 bits.
RAM ("dma_service/pdu_data_mover_inst/pdumeta_gen_fifo/sc_pkt_fifo/fifo_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg") is too shallow (depth = 512) to use URAM. Choosing BRAM instead of URAM 
RAM ("dma_service/pdu_data_mover_inst/pdu_gen_fifo/sc_pkt_fifo/fifo_pkt_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "dma_service/pdu_data_mover_inst/pdu_gen_fifo/sc_pkt_fifo/fifo_pkt_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "dma_service/pdu_data_mover_inst/pdu_gen_fifo/sc_pkt_fifo/fifo_pkt_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "dma_service/pdu_data_mover_inst/pdu_gen_fifo/sc_pkt_fifo/fifo_pkt_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "dma_service/pdu_data_mover_inst/pdu_gen_fifo/sc_pkt_fifo/fifo_pkt_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "dma_service/pdu_data_mover_inst/pdu_gen_fifo/sc_pkt_fifo/fifo_pkt_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "dma_service/pdu_data_mover_inst/pdu_gen_fifo/sc_pkt_fifo/fifo_pkt_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "dma_service/pdu_data_mover_inst/pdu_gen_fifo/sc_pkt_fifo/fifo_pkt_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "dma_service/pdu_data_mover_inst/pdu_gen_fifo/sc_pkt_fifo/fifo_pkt_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "dma_service/pdu_data_mover_inst/pdu_gen_fifo/sc_pkt_fifo/fifo_pkt_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "dma_service/pdu_data_mover_inst/pdu_gen_fifo/sc_pkt_fifo/fifo_pkt_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "dma_service/pdu_data_mover_inst/pdu_gen_fifo/sc_pkt_fifo/fifo_pkt_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "dma_service/pdu_data_mover_inst/pdu_gen_fifo/sc_pkt_fifo/fifo_pkt_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "dma_service/pdu_data_mover_inst/pdu_gen_fifo/sc_pkt_fifo/fifo_pkt_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "dma_service/pdu_data_mover_inst/pdu_gen_fifo/sc_pkt_fifo/fifo_pkt_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "dma_service/pdu_data_mover_inst/pdu_gen_fifo/sc_pkt_fifo/fifo_pkt_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg"
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:50 . Memory (MB): peak = 3976.914 ; gain = 1477.688 ; free physical = 80078 ; free virtual = 237427
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-------------------------------+
|Module Name | RTL Object                                                                                                 | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights               | 
+------------+------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-------------------------------+
|dma_service | pdu_data_mover_inst/pdumeta_gen_fifo/sc_pkt_fifo/fifo_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg | 512 x 31(READ_FIRST)   | W |   | 512 x 31(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                               | 
|dma_service | pdu_data_mover_inst/pdu_gen_fifo/sc_pkt_fifo/fifo_pkt_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg | 1 K x 520(READ_FIRST)  | W |   | 1 K x 520(WRITE_FIRST) |   | R | Port A and B     | 1      | 14     | 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1 | 
+------------+------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-------------------------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:51 . Memory (MB): peak = 3976.914 ; gain = 1477.688 ; free physical = 79928 ; free virtual = 237277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-------------------------------+
|Module Name | RTL Object                                                                                                 | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights               | 
+------------+------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-------------------------------+
|dma_service | pdu_data_mover_inst/pdumeta_gen_fifo/sc_pkt_fifo/fifo_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg | 512 x 31(READ_FIRST)   | W |   | 512 x 31(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                               | 
|dma_service | pdu_data_mover_inst/pdu_gen_fifo/sc_pkt_fifo/fifo_pkt_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg | 1 K x 520(READ_FIRST)  | W |   | 1 K x 520(WRITE_FIRST) |   | R | Port A and B     | 1      | 14     | 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1 | 
+------------+------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance pdu_data_mover_inst/pdumeta_gen_fifo/sc_pkt_fifo/fifo_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pdu_data_mover_inst/pdu_gen_fifo/sc_pkt_fifo/fifo_pkt_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pdu_data_mover_inst/pdu_gen_fifo/sc_pkt_fifo/fifo_pkt_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pdu_data_mover_inst/pdu_gen_fifo/sc_pkt_fifo/fifo_pkt_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pdu_data_mover_inst/pdu_gen_fifo/sc_pkt_fifo/fifo_pkt_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pdu_data_mover_inst/pdu_gen_fifo/sc_pkt_fifo/fifo_pkt_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pdu_data_mover_inst/pdu_gen_fifo/sc_pkt_fifo/fifo_pkt_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pdu_data_mover_inst/pdu_gen_fifo/sc_pkt_fifo/fifo_pkt_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pdu_data_mover_inst/pdu_gen_fifo/sc_pkt_fifo/fifo_pkt_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pdu_data_mover_inst/pdu_gen_fifo/sc_pkt_fifo/fifo_pkt_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg_bram_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pdu_data_mover_inst/pdu_gen_fifo/sc_pkt_fifo/fifo_pkt_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pdu_data_mover_inst/pdu_gen_fifo/sc_pkt_fifo/fifo_pkt_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg_bram_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pdu_data_mover_inst/pdu_gen_fifo/sc_pkt_fifo/fifo_pkt_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pdu_data_mover_inst/pdu_gen_fifo/sc_pkt_fifo/fifo_pkt_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg_bram_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pdu_data_mover_inst/pdu_gen_fifo/sc_pkt_fifo/fifo_pkt_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg_bram_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pdu_data_mover_inst/pdu_gen_fifo/sc_pkt_fifo/fifo_pkt_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg_bram_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:51 . Memory (MB): peak = 3976.914 ; gain = 1477.688 ; free physical = 79921 ; free virtual = 237270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:58 . Memory (MB): peak = 3976.914 ; gain = 1477.688 ; free physical = 80119 ; free virtual = 237468
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:58 . Memory (MB): peak = 3976.914 ; gain = 1477.688 ; free physical = 80119 ; free virtual = 237468
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin pdumeta_cpu_ready_IBUF with 1st driver pin 'pdumeta_cpu_ready_IBUF_inst/O' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/imports/services/dma_service.sv:5]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin pdumeta_cpu_ready_IBUF with 2nd driver pin 'gen_blk11.async_rst_ptr.wr_ptr_reg[8]_i_3/O' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.srcs/sources_1/new/pdu_data_mover.sv:114]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        1|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:58 . Memory (MB): peak = 3976.914 ; gain = 1477.688 ; free physical = 80111 ; free virtual = 237460
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:58 . Memory (MB): peak = 3976.914 ; gain = 1477.688 ; free physical = 80114 ; free virtual = 237463
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:59 . Memory (MB): peak = 3976.914 ; gain = 1477.688 ; free physical = 80116 ; free virtual = 237465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:59 . Memory (MB): peak = 3976.914 ; gain = 1477.688 ; free physical = 80116 ; free virtual = 237465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY8   |    12|
|3     |LUT1     |     7|
|4     |LUT2     |    65|
|5     |LUT3     |   597|
|6     |LUT4     |    75|
|7     |LUT5     |   463|
|8     |LUT6     |   333|
|9     |RAMB18E2 |     2|
|10    |RAMB36E2 |    14|
|11    |FDCE     |   667|
|12    |FDPE     |     4|
|13    |FDRE     |  2241|
|14    |FDSE     |     4|
|15    |IBUF     |  1168|
|16    |OBUF     |  2905|
|17    |OBUFT    |  1067|
+------+---------+------+

Report Instance Areas: 
+------+--------------------------------+------------------------------------+------+
|      |Instance                        |Module                              |Cells |
+------+--------------------------------+------------------------------------+------+
|1     |top                             |                                    |  9625|
|2     |  ddr_resp_fifo                 |unified_fifo__parameterized0        |   116|
|3     |    sc_pkt_fifo                 |fifo_wrapper_infill__parameterized0 |   113|
|4     |      fifo_wrapper_infill       |fifo_core_infill__parameterized0    |   113|
|5     |  in_meta_c                     |client_epig_shim__parameterized0    |     6|
|6     |    conv_dataQ                  |FIFO2__parameterized1               |     6|
|7     |      fifo_lut                  |FIFO2_LUTRAM__parameterized0        |     6|
|8     |  in_pkt_c                      |client_epig_shim                    |     6|
|9     |    conv_dataQ                  |FIFO2__parameterized0_2             |     6|
|10    |      fifo_lut                  |FIFO2_LUTRAM_3                      |     6|
|11    |  in_usr_c                      |client_epig_shim__parameterized1    |     6|
|12    |    conv_dataQ                  |FIFO2__parameterized0               |     6|
|13    |      fifo_lut                  |FIFO2_LUTRAM                        |     6|
|14    |  pdu_data_mover_inst           |pdu_data_mover                      |  1328|
|15    |    pdu_gen_fifo                |unified_pkt_fifo                    |   690|
|16    |      sc_pkt_fifo               |fifo_pkt_wrapper_infill             |   687|
|17    |        fifo_pkt_wrapper_infill |fifo_pkt_core_infill                |   687|
|18    |    pdumeta_gen_fifo            |unified_fifo__parameterized1        |    89|
|19    |      sc_pkt_fifo               |fifo_wrapper_infill_0               |    89|
|20    |        fifo_wrapper_infill     |fifo_core_infill_1                  |    89|
|21    |  pdu_gen_inst                  |pdu_gen                             |  2906|
|22    |  pdumeta_cpu_fifo              |unified_fifo                        |   115|
|23    |    sc_pkt_fifo                 |fifo_wrapper_infill                 |   115|
|24    |      fifo_wrapper_infill       |fifo_core_infill                    |   115|
+------+--------------------------------+------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:59 . Memory (MB): peak = 3976.914 ; gain = 1477.688 ; free physical = 80118 ; free virtual = 237467
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 2 critical warnings and 5999 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:59 . Memory (MB): peak = 3976.914 ; gain = 1477.688 ; free physical = 80118 ; free virtual = 237467
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:59 . Memory (MB): peak = 3976.922 ; gain = 1477.688 ; free physical = 80118 ; free virtual = 237467
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3976.922 ; gain = 0.000 ; free physical = 80423 ; free virtual = 237779
INFO: [Netlist 29-17] Analyzing 1181 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4051.785 ; gain = 0.000 ; free physical = 80402 ; free virtual = 237759
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1169 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 1168 instances

Synth Design complete | Checksum: b8cccffc
INFO: [Common 17-83] Releasing license: Synthesis
149 Infos, 261 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:02:44 . Memory (MB): peak = 4051.785 ; gain = 1590.520 ; free physical = 80401 ; free virtual = 237758
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 3748.369; main = 3242.994; forked = 582.780
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 5030.148; main = 4051.789; forked = 1053.230
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/dma_service/dma_service.runs/synth_1/dma_service.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file dma_service_utilization_synth.rpt -pb dma_service_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jul 15 12:44:55 2024...
