Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Sat Apr 14 17:53:26 2018
| Host         : codesign89 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -file ./report/hipaccRun_timing_routed.rpt
| Design       : hipaccRun
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 36 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.019        0.000                      0                 3830        0.033        0.000                      0                 3830        4.500        0.000                       0                  1576  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.019        0.000                      0                 3830        0.033        0.000                      0                 3830        4.500        0.000                       0                  1576  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.019ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.019ns  (required time - arrival time)
  Source:                 ccGaussianFilterGKer_U0/grp_process_r_fu_18/win_tmp_0_1_fu_82_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ccGaussianFilterGKer_U0/grp_process_r_fu_18/tmp6_i_reg_1012_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.951ns  (logic 3.745ns (47.101%)  route 4.206ns (52.899%))
  Logic Levels:           13  (CARRY4=8 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.561ns = ( 11.561 - 10.000 ) 
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1575, unset)         1.733     1.733    ccGaussianFilterGKer_U0/grp_process_r_fu_18/ap_clk
    SLICE_X28Y21         FDRE                                         r  ccGaussianFilterGKer_U0/grp_process_r_fu_18/win_tmp_0_1_fu_82_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDRE (Prop_fdre_C_Q)         0.456     2.189 r  ccGaussianFilterGKer_U0/grp_process_r_fu_18/win_tmp_0_1_fu_82_reg[2]/Q
                         net (fo=3, routed)           1.071     3.260    ccGaussianFilterGKer_U0/grp_process_r_fu_18/win_tmp_0_1_fu_82[2]
    SLICE_X22Y23         LUT3 (Prop_lut3_I0_O)        0.153     3.413 r  ccGaussianFilterGKer_U0/grp_process_r_fu_18/tmp6_i_fu_633_p2__94_carry_i_1/O
                         net (fo=2, routed)           0.708     4.121    ccGaussianFilterGKer_U0/grp_process_r_fu_18/tmp6_i_fu_633_p2__94_carry_i_1_n_0
    SLICE_X22Y23         LUT4 (Prop_lut4_I3_O)        0.331     4.452 r  ccGaussianFilterGKer_U0/grp_process_r_fu_18/tmp6_i_fu_633_p2__94_carry_i_4/O
                         net (fo=1, routed)           0.000     4.452    ccGaussianFilterGKer_U0/grp_process_r_fu_18/tmp6_i_fu_633_p2__94_carry_i_4_n_0
    SLICE_X22Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.828 r  ccGaussianFilterGKer_U0/grp_process_r_fu_18/tmp6_i_fu_633_p2__94_carry/CO[3]
                         net (fo=1, routed)           0.000     4.828    ccGaussianFilterGKer_U0/grp_process_r_fu_18/tmp6_i_fu_633_p2__94_carry_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.945 r  ccGaussianFilterGKer_U0/grp_process_r_fu_18/tmp6_i_fu_633_p2__94_carry__0/CO[3]
                         net (fo=1, routed)           0.009     4.954    ccGaussianFilterGKer_U0/grp_process_r_fu_18/tmp6_i_fu_633_p2__94_carry__0_n_0
    SLICE_X22Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.071 r  ccGaussianFilterGKer_U0/grp_process_r_fu_18/tmp6_i_fu_633_p2__94_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.071    ccGaussianFilterGKer_U0/grp_process_r_fu_18/tmp6_i_fu_633_p2__94_carry__1_n_0
    SLICE_X22Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.188 r  ccGaussianFilterGKer_U0/grp_process_r_fu_18/tmp6_i_fu_633_p2__94_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.188    ccGaussianFilterGKer_U0/grp_process_r_fu_18/tmp6_i_fu_633_p2__94_carry__2_n_0
    SLICE_X22Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.503 r  ccGaussianFilterGKer_U0/grp_process_r_fu_18/tmp6_i_fu_633_p2__94_carry__3/O[3]
                         net (fo=3, routed)           1.234     6.737    ccGaussianFilterGKer_U0/grp_process_r_fu_18/tmp6_i_fu_633_p2__94_carry__3_n_4
    SLICE_X30Y27         LUT3 (Prop_lut3_I1_O)        0.331     7.068 r  ccGaussianFilterGKer_U0/grp_process_r_fu_18/tmp6_i_fu_633_p2__190_carry__3_i_12/O
                         net (fo=2, routed)           0.480     7.548    ccGaussianFilterGKer_U0/grp_process_r_fu_18/tmp6_i_fu_633_p2__190_carry__3_i_12_n_0
    SLICE_X26Y26         LUT5 (Prop_lut5_I1_O)        0.328     7.876 r  ccGaussianFilterGKer_U0/grp_process_r_fu_18/tmp6_i_fu_633_p2__190_carry__4_i_4/O
                         net (fo=2, routed)           0.704     8.580    ccGaussianFilterGKer_U0/grp_process_r_fu_18/tmp6_i_fu_633_p2__190_carry__4_i_4_n_0
    SLICE_X27Y27         LUT6 (Prop_lut6_I0_O)        0.124     8.704 r  ccGaussianFilterGKer_U0/grp_process_r_fu_18/tmp6_i_fu_633_p2__190_carry__4_i_8/O
                         net (fo=1, routed)           0.000     8.704    ccGaussianFilterGKer_U0/grp_process_r_fu_18/tmp6_i_fu_633_p2__190_carry__4_i_8_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.236 r  ccGaussianFilterGKer_U0/grp_process_r_fu_18/tmp6_i_fu_633_p2__190_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.236    ccGaussianFilterGKer_U0/grp_process_r_fu_18/tmp6_i_fu_633_p2__190_carry__4_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.350 r  ccGaussianFilterGKer_U0/grp_process_r_fu_18/tmp6_i_fu_633_p2__190_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.350    ccGaussianFilterGKer_U0/grp_process_r_fu_18/tmp6_i_fu_633_p2__190_carry__5_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.684 r  ccGaussianFilterGKer_U0/grp_process_r_fu_18/tmp6_i_fu_633_p2__190_carry__6/O[1]
                         net (fo=1, routed)           0.000     9.684    ccGaussianFilterGKer_U0/grp_process_r_fu_18/tmp6_i_fu_633_p2[29]
    SLICE_X27Y29         FDRE                                         r  ccGaussianFilterGKer_U0/grp_process_r_fu_18/tmp6_i_reg_1012_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1575, unset)         1.561    11.561    ccGaussianFilterGKer_U0/grp_process_r_fu_18/ap_clk
    SLICE_X27Y29         FDRE                                         r  ccGaussianFilterGKer_U0/grp_process_r_fu_18/tmp6_i_reg_1012_reg[29]/C
                         clock pessimism              0.115    11.676    
                         clock uncertainty           -0.035    11.641    
    SLICE_X27Y29         FDRE (Setup_fdre_C_D)        0.062    11.703    ccGaussianFilterGKer_U0/grp_process_r_fu_18/tmp6_i_reg_1012_reg[29]
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                          -9.684    
  -------------------------------------------------------------------
                         slack                                  2.019    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_mul_32sfYi_U1/hipaccRun_mul_32sfYi_MulnS_0_U/p_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ccGaussianFilterGKer_U0/grp_process_r_fu_18/tmp15_i_reg_1042_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.121%)  route 0.210ns (59.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.808ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1575, unset)         0.548     0.548    ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_mul_32sfYi_U1/hipaccRun_mul_32sfYi_MulnS_0_U/ap_clk
    SLICE_X49Y23         FDRE                                         r  ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_mul_32sfYi_U1/hipaccRun_mul_32sfYi_MulnS_0_U/p_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y23         FDRE (Prop_fdre_C_Q)         0.141     0.689 r  ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_mul_32sfYi_U1/hipaccRun_mul_32sfYi_MulnS_0_U/p_reg[3]/Q
                         net (fo=1, routed)           0.210     0.899    ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_mul_32sfYi_MulnS_0_U/p_reg[3]
    SLICE_X50Y24         FDRE                                         r  ccGaussianFilterGKer_U0/grp_process_r_fu_18/tmp15_i_reg_1042_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1575, unset)         0.808     0.808    ccGaussianFilterGKer_U0/grp_process_r_fu_18/ap_clk
    SLICE_X50Y24         FDRE                                         r  ccGaussianFilterGKer_U0/grp_process_r_fu_18/tmp15_i_reg_1042_reg[3]/C
                         clock pessimism             -0.005     0.803    
    SLICE_X50Y24         FDRE (Hold_fdre_C_D)         0.063     0.866    ccGaussianFilterGKer_U0/grp_process_r_fu_18/tmp15_i_reg_1042_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.866    
                         arrival time                           0.899    
  -------------------------------------------------------------------
                         slack                                  0.033    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y5   ccGaussianFilterGKer_U0/grp_process_r_fu_18/lineBuff_0_U/process_r_lineBufbkb_ram_U/ram_reg/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y29  ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_mul_32sfYi_U1/hipaccRun_mul_32sfYi_MulnS_0_U/p_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y22  ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_mul_32sfYi_U2/hipaccRun_mul_32sfYi_MulnS_0_U/p_reg[0]/C



