INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/chen_k/EE216BClass.srcs/sources_1/new/EntityLib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CADA_ADD
INFO: [VRFC 10-311] analyzing module CADA_Mult
INFO: [VRFC 10-311] analyzing module HA_ADD
INFO: [VRFC 10-311] analyzing module HA_Mult
INFO: [VRFC 10-311] analyzing module HA_Reg
INFO: [VRFC 10-311] analyzing module HA_CSTR
INFO: [VRFC 10-311] analyzing module HA_CONST
INFO: [VRFC 10-311] analyzing module HA_CReg
INFO: [VRFC 10-311] analyzing module CADA_IN
INFO: [VRFC 10-311] analyzing module HA_IN
INFO: [VRFC 10-311] analyzing module HA_OUT
INFO: [VRFC 10-311] analyzing module HA_5BM
INFO: [VRFC 10-311] analyzing module HA_32IM
INFO: [VRFC 10-311] analyzing module HA_28IM
INFO: [VRFC 10-311] analyzing module HA_27IM
INFO: [VRFC 10-311] analyzing module HA_26IM
INFO: [VRFC 10-311] analyzing module HA_25IM
INFO: [VRFC 10-311] analyzing module HA_24IM
INFO: [VRFC 10-311] analyzing module HA_23IM
INFO: [VRFC 10-311] analyzing module HA_22IM
INFO: [VRFC 10-311] analyzing module HA_21IM
INFO: [VRFC 10-311] analyzing module HA_20IM
INFO: [VRFC 10-311] analyzing module HA_19IM
INFO: [VRFC 10-311] analyzing module HA_18IM
INFO: [VRFC 10-311] analyzing module HA_17IM
INFO: [VRFC 10-311] analyzing module HA_16IM
INFO: [VRFC 10-311] analyzing module HA_15IM
INFO: [VRFC 10-311] analyzing module HA_14IM
INFO: [VRFC 10-311] analyzing module HA_13IM
INFO: [VRFC 10-311] analyzing module HA_12IM
INFO: [VRFC 10-311] analyzing module HA_11IM
INFO: [VRFC 10-311] analyzing module HA_10IM
INFO: [VRFC 10-311] analyzing module HA_9IM
INFO: [VRFC 10-311] analyzing module HA_4BM
INFO: [VRFC 10-311] analyzing module HA_8IM
INFO: [VRFC 10-311] analyzing module HA_7IM
INFO: [VRFC 10-311] analyzing module HA_6IM
INFO: [VRFC 10-311] analyzing module HA_5IM
INFO: [VRFC 10-311] analyzing module HA_3BM
INFO: [VRFC 10-311] analyzing module HA_4IM
INFO: [VRFC 10-311] analyzing module HA_3IM
INFO: [VRFC 10-311] analyzing module HA_2BM
INFO: [VRFC 10-311] analyzing module HA_2IM
INFO: [VRFC 10-311] analyzing module HA_1BM
INFO: [VRFC 10-311] analyzing module HA_AXI_Driver
INFO: [VRFC 10-311] analyzing module Array_top
INFO: [VRFC 10-311] analyzing module HA_GND
INFO: [VRFC 10-311] analyzing module HA_WIN
INFO: [VRFC 10-311] analyzing module HA_INW
INFO: [VRFC 10-311] analyzing module HA_TW
INFO: [VRFC 10-311] analyzing module HA_OW
INFO: [VRFC 10-311] analyzing module HA_WOUT
INFO: [VRFC 10-311] analyzing module CADA_MEMTop
INFO: [VRFC 10-311] analyzing module CADA_LaneMerge
INFO: [VRFC 10-311] analyzing module CADA_LaneSplit
INFO: [VRFC 10-311] analyzing module CADA_MEMControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/chen_k/EE216BClass.srcs/sources_1/new/ArrayTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ArrayTop
WARNING: [VRFC 10-2379] empty port in module declaration [C:/Users/Keith/Documents/UCLA/216B/chen_k/EE216BClass.srcs/sources_1/new/ArrayTop.v:9]
INFO: [VRFC 10-311] analyzing module VSTop
INFO: [VRFC 10-311] analyzing module DSE_Solution_L0
INFO: [VRFC 10-311] analyzing module DSE_Solution_L1
INFO: [VRFC 10-311] analyzing module DSE_Solution_L2
INFO: [VRFC 10-311] analyzing module DSE_Solution_L3
INFO: [VRFC 10-311] analyzing module DSE_Solution_L4
INFO: [VRFC 10-311] analyzing module DSE_Solution_L5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/chen_k/EE216BClass.srcs/sources_1/new/output_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/chen_k/EE216BClass.ip_user_files/bd/Project_Design/ip/Project_Design_ArrayTop_0_0/sim/Project_Design_ArrayTop_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Project_Design_ArrayTop_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/chen_k/EE216BClass.ip_user_files/bd/Project_Design/ip/Project_Design_CADA_LaneSplit_0_0/sim/Project_Design_CADA_LaneSplit_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Project_Design_CADA_LaneSplit_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/chen_k/EE216BClass.ip_user_files/bd/Project_Design/ip/Project_Design_CADA_MEMControl_0_0/sim/Project_Design_CADA_MEMControl_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Project_Design_CADA_MEMControl_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/chen_k/EE216BClass.ip_user_files/bd/Project_Design/ip/Project_Design_blk_mem_gen_0_0/sim/Project_Design_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Project_Design_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/chen_k/EE216BClass.ip_user_files/bd/Project_Design/ip/Project_Design_CADA_MEMControl_0_1/sim/Project_Design_CADA_MEMControl_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Project_Design_CADA_MEMControl_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/chen_k/EE216BClass.ip_user_files/bd/Project_Design/ip/Project_Design_CADA_MEMControl_1_0/sim/Project_Design_CADA_MEMControl_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Project_Design_CADA_MEMControl_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/chen_k/EE216BClass.ip_user_files/bd/Project_Design/ip/Project_Design_blk_mem_gen_0_1/sim/Project_Design_blk_mem_gen_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Project_Design_blk_mem_gen_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/chen_k/EE216BClass.ip_user_files/bd/Project_Design/ip/Project_Design_blk_mem_gen_3_0/sim/Project_Design_blk_mem_gen_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Project_Design_blk_mem_gen_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/chen_k/EE216BClass.ip_user_files/bd/Project_Design/ip/Project_Design_output_mapper_0_0/sim/Project_Design_output_mapper_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Project_Design_output_mapper_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/chen_k/EE216BClass.ip_user_files/bd/Project_Design/ip/Project_Design_DataIn_MEMControl_0/sim/Project_Design_DataIn_MEMControl_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Project_Design_DataIn_MEMControl_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/chen_k/EE216BClass.ip_user_files/bd/Project_Design/ip/Project_Design_blk_mem_gen_4_0/sim/Project_Design_blk_mem_gen_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Project_Design_blk_mem_gen_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/chen_k/EE216BClass.ip_user_files/bd/Project_Design/ip/Project_Design_HA_1BM_0_0/sim/Project_Design_HA_1BM_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Project_Design_HA_1BM_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/chen_k/EE216BClass.ip_user_files/bd/Project_Design/ip/Project_Design_HA_1BM_1_0/sim/Project_Design_HA_1BM_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Project_Design_HA_1BM_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/chen_k/EE216BClass.ip_user_files/bd/Project_Design/sim/Project_Design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Project_Design
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/chen_k/EE216BClass.gen/sources_1/bd/Project_Design/hdl/Project_Design_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Project_Design_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/chen_k/EE216BClass.srcs/sim_1/new/proj_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module proj_TB
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/Keith/Documents/UCLA/216B/chen_k/EE216BClass.srcs/sim_1/new/proj_TB.v:50]
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/Keith/Documents/UCLA/216B/chen_k/EE216BClass.srcs/sim_1/new/proj_TB.v:104]
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/Keith/Documents/UCLA/216B/chen_k/EE216BClass.srcs/sim_1/new/proj_TB.v:123]
