{
  "name": "core_simd::ops::<impl ops::bit::Shr for core_simd::vector::Simd<i16, N>>::shr",
  "safe": true,
  "callees": {
    "core_simd::vector::Simd::<T, N>::splat": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Constructs a new SIMD vector with all elements set to the given value.\n\n # Examples\n\n ```\n # #![feature(portable_simd)]\n # #[cfg(feature = \"as_crate\")] use core_simd::simd;\n # #[cfg(not(feature = \"as_crate\"))] use core::simd;\n # use simd::u32x4;\n let v = u32x4::splat(8);\n assert_eq!(v.as_array(), &[8, 8, 8, 8]);\n ```\n",
      "adt": {
        "core_simd::vector::Simd": "Constructor"
      }
    },
    "ops::bit::BitAnd::bitand": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Performs the `&` operation.\n\n # Examples\n\n ```\n assert_eq!(true & false, false);\n assert_eq!(true & true, true);\n assert_eq!(5u8 & 1u8, 1);\n assert_eq!(5u8 & 2u8, 0);\n ```\n",
      "adt": {}
    },
    "intrinsics::simd::simd_shr": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Shifts vector right elementwise, with UB on overflow.\n\n `T` must be a vector of integers.\n\n Shifts `lhs` right by `rhs`, shifting in sign bits for signed types.\n\n # Safety\n\n Each element of `rhs` must be less than `<int>::BITS`.\n",
      "adt": {}
    }
  },
  "adts": {
    "core_simd::vector::Simd": [
      "Plain"
    ]
  },
  "path": 12657,
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../portable-simd/crates/core_simd/src/ops.rs:141:21: 143:22",
  "src": "fn $call(self, rhs: Self) -> Self::Output {\n                        $macro_impl!(self, rhs, $inner, $scalar)\n                    }",
  "mir": "fn core_simd::ops::<impl ops::bit::Shr for core_simd::vector::Simd<i16, N>>::shr(_1: core_simd::vector::Simd<i16, N>, _2: core_simd::vector::Simd<i16, N>) -> core_simd::vector::Simd<i16, N> {\n    let mut _0: core_simd::vector::Simd<i16, N>;\n    let mut _3: core_simd::vector::Simd<i16, N>;\n    let mut _4: core_simd::vector::Simd<i16, N>;\n    let mut _5: i16;\n    let mut _6: i16;\n    let mut _7: (i16, bool);\n    debug self => _1;\n    debug rhs => _2;\n    bb0: {\n        StorageLive(_3);\n        StorageLive(_4);\n        StorageLive(_5);\n        StorageLive(_6);\n        _6 = num::<impl i16>::BITS as i16;\n        _7 = CheckedSub(_6, 1_i16);\n        assert(!move (_7.1: bool), \"attempt to compute `{} - {}`, which would overflow\", move _6, 1_i16) -> [success: bb1, unwind unreachable];\n    }\n    bb1: {\n        _5 = move (_7.0: i16);\n        StorageDead(_6);\n        _4 = core_simd::vector::Simd::<i16, N>::splat(move _5) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_5);\n        _3 = <core_simd::vector::Simd<i16, N> as ops::bit::BitAnd>::bitand(_2, move _4) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        StorageDead(_4);\n        _0 = intrinsics::simd::simd_shr::<core_simd::vector::Simd<i16, N>>(_1, move _3) -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        StorageDead(_3);\n        return;\n    }\n}\n",
  "doc": "",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}