
STU3_Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000110ec  080001d8  080001d8  000011d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000458  080112c8  080112c8  000122c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011720  08011720  000132c0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08011720  08011720  00012720  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08011728  08011728  000132c0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08011728  08011728  00012728  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801172c  0801172c  0001272c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000002c0  20000000  08011730  00013000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001c20  200002c0  080119f0  000132c0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20001ee0  080119f0  00013ee0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000132c0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002973b  00000000  00000000  000132f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004d3c  00000000  00000000  0003ca2b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001ce8  00000000  00000000  00041768  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001671  00000000  00000000  00043450  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002b510  00000000  00000000  00044ac1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000285e3  00000000  00000000  0006ffd1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011ab07  00000000  00000000  000985b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001b30bb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000084e8  00000000  00000000  001b3100  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007e  00000000  00000000  001bb5e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	200002c0 	.word	0x200002c0
 80001f4:	00000000 	.word	0x00000000
 80001f8:	080112ac 	.word	0x080112ac

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	200002c4 	.word	0x200002c4
 8000214:	080112ac 	.word	0x080112ac

08000218 <__aeabi_drsub>:
 8000218:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800021c:	e002      	b.n	8000224 <__adddf3>
 800021e:	bf00      	nop

08000220 <__aeabi_dsub>:
 8000220:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000224 <__adddf3>:
 8000224:	b530      	push	{r4, r5, lr}
 8000226:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800022a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800022e:	ea94 0f05 	teq	r4, r5
 8000232:	bf08      	it	eq
 8000234:	ea90 0f02 	teqeq	r0, r2
 8000238:	bf1f      	itttt	ne
 800023a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800023e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000242:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000246:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800024a:	f000 80e2 	beq.w	8000412 <__adddf3+0x1ee>
 800024e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000252:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000256:	bfb8      	it	lt
 8000258:	426d      	neglt	r5, r5
 800025a:	dd0c      	ble.n	8000276 <__adddf3+0x52>
 800025c:	442c      	add	r4, r5
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	ea82 0000 	eor.w	r0, r2, r0
 800026a:	ea83 0101 	eor.w	r1, r3, r1
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	2d36      	cmp	r5, #54	@ 0x36
 8000278:	bf88      	it	hi
 800027a:	bd30      	pophi	{r4, r5, pc}
 800027c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000280:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000284:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000288:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800028c:	d002      	beq.n	8000294 <__adddf3+0x70>
 800028e:	4240      	negs	r0, r0
 8000290:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000294:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000298:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800029c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a0:	d002      	beq.n	80002a8 <__adddf3+0x84>
 80002a2:	4252      	negs	r2, r2
 80002a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a8:	ea94 0f05 	teq	r4, r5
 80002ac:	f000 80a7 	beq.w	80003fe <__adddf3+0x1da>
 80002b0:	f1a4 0401 	sub.w	r4, r4, #1
 80002b4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b8:	db0d      	blt.n	80002d6 <__adddf3+0xb2>
 80002ba:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002be:	fa22 f205 	lsr.w	r2, r2, r5
 80002c2:	1880      	adds	r0, r0, r2
 80002c4:	f141 0100 	adc.w	r1, r1, #0
 80002c8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002cc:	1880      	adds	r0, r0, r2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	4159      	adcs	r1, r3
 80002d4:	e00e      	b.n	80002f4 <__adddf3+0xd0>
 80002d6:	f1a5 0520 	sub.w	r5, r5, #32
 80002da:	f10e 0e20 	add.w	lr, lr, #32
 80002de:	2a01      	cmp	r2, #1
 80002e0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002e4:	bf28      	it	cs
 80002e6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ea:	fa43 f305 	asr.w	r3, r3, r5
 80002ee:	18c0      	adds	r0, r0, r3
 80002f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002f4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002f8:	d507      	bpl.n	800030a <__adddf3+0xe6>
 80002fa:	f04f 0e00 	mov.w	lr, #0
 80002fe:	f1dc 0c00 	rsbs	ip, ip, #0
 8000302:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000306:	eb6e 0101 	sbc.w	r1, lr, r1
 800030a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800030e:	d31b      	bcc.n	8000348 <__adddf3+0x124>
 8000310:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000314:	d30c      	bcc.n	8000330 <__adddf3+0x10c>
 8000316:	0849      	lsrs	r1, r1, #1
 8000318:	ea5f 0030 	movs.w	r0, r0, rrx
 800031c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000320:	f104 0401 	add.w	r4, r4, #1
 8000324:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000328:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800032c:	f080 809a 	bcs.w	8000464 <__adddf3+0x240>
 8000330:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	ea41 0105 	orr.w	r1, r1, r5
 8000346:	bd30      	pop	{r4, r5, pc}
 8000348:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800034c:	4140      	adcs	r0, r0
 800034e:	eb41 0101 	adc.w	r1, r1, r1
 8000352:	3c01      	subs	r4, #1
 8000354:	bf28      	it	cs
 8000356:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800035a:	d2e9      	bcs.n	8000330 <__adddf3+0x10c>
 800035c:	f091 0f00 	teq	r1, #0
 8000360:	bf04      	itt	eq
 8000362:	4601      	moveq	r1, r0
 8000364:	2000      	moveq	r0, #0
 8000366:	fab1 f381 	clz	r3, r1
 800036a:	bf08      	it	eq
 800036c:	3320      	addeq	r3, #32
 800036e:	f1a3 030b 	sub.w	r3, r3, #11
 8000372:	f1b3 0220 	subs.w	r2, r3, #32
 8000376:	da0c      	bge.n	8000392 <__adddf3+0x16e>
 8000378:	320c      	adds	r2, #12
 800037a:	dd08      	ble.n	800038e <__adddf3+0x16a>
 800037c:	f102 0c14 	add.w	ip, r2, #20
 8000380:	f1c2 020c 	rsb	r2, r2, #12
 8000384:	fa01 f00c 	lsl.w	r0, r1, ip
 8000388:	fa21 f102 	lsr.w	r1, r1, r2
 800038c:	e00c      	b.n	80003a8 <__adddf3+0x184>
 800038e:	f102 0214 	add.w	r2, r2, #20
 8000392:	bfd8      	it	le
 8000394:	f1c2 0c20 	rsble	ip, r2, #32
 8000398:	fa01 f102 	lsl.w	r1, r1, r2
 800039c:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a0:	bfdc      	itt	le
 80003a2:	ea41 010c 	orrle.w	r1, r1, ip
 80003a6:	4090      	lslle	r0, r2
 80003a8:	1ae4      	subs	r4, r4, r3
 80003aa:	bfa2      	ittt	ge
 80003ac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b0:	4329      	orrge	r1, r5
 80003b2:	bd30      	popge	{r4, r5, pc}
 80003b4:	ea6f 0404 	mvn.w	r4, r4
 80003b8:	3c1f      	subs	r4, #31
 80003ba:	da1c      	bge.n	80003f6 <__adddf3+0x1d2>
 80003bc:	340c      	adds	r4, #12
 80003be:	dc0e      	bgt.n	80003de <__adddf3+0x1ba>
 80003c0:	f104 0414 	add.w	r4, r4, #20
 80003c4:	f1c4 0220 	rsb	r2, r4, #32
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f302 	lsl.w	r3, r1, r2
 80003d0:	ea40 0003 	orr.w	r0, r0, r3
 80003d4:	fa21 f304 	lsr.w	r3, r1, r4
 80003d8:	ea45 0103 	orr.w	r1, r5, r3
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	f1c4 040c 	rsb	r4, r4, #12
 80003e2:	f1c4 0220 	rsb	r2, r4, #32
 80003e6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ea:	fa01 f304 	lsl.w	r3, r1, r4
 80003ee:	ea40 0003 	orr.w	r0, r0, r3
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	fa21 f004 	lsr.w	r0, r1, r4
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f094 0f00 	teq	r4, #0
 8000402:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000406:	bf06      	itte	eq
 8000408:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800040c:	3401      	addeq	r4, #1
 800040e:	3d01      	subne	r5, #1
 8000410:	e74e      	b.n	80002b0 <__adddf3+0x8c>
 8000412:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000416:	bf18      	it	ne
 8000418:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800041c:	d029      	beq.n	8000472 <__adddf3+0x24e>
 800041e:	ea94 0f05 	teq	r4, r5
 8000422:	bf08      	it	eq
 8000424:	ea90 0f02 	teqeq	r0, r2
 8000428:	d005      	beq.n	8000436 <__adddf3+0x212>
 800042a:	ea54 0c00 	orrs.w	ip, r4, r0
 800042e:	bf04      	itt	eq
 8000430:	4619      	moveq	r1, r3
 8000432:	4610      	moveq	r0, r2
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	ea91 0f03 	teq	r1, r3
 800043a:	bf1e      	ittt	ne
 800043c:	2100      	movne	r1, #0
 800043e:	2000      	movne	r0, #0
 8000440:	bd30      	popne	{r4, r5, pc}
 8000442:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000446:	d105      	bne.n	8000454 <__adddf3+0x230>
 8000448:	0040      	lsls	r0, r0, #1
 800044a:	4149      	adcs	r1, r1
 800044c:	bf28      	it	cs
 800044e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000452:	bd30      	pop	{r4, r5, pc}
 8000454:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000458:	bf3c      	itt	cc
 800045a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800045e:	bd30      	popcc	{r4, r5, pc}
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000468:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800046c:	f04f 0000 	mov.w	r0, #0
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000476:	bf1a      	itte	ne
 8000478:	4619      	movne	r1, r3
 800047a:	4610      	movne	r0, r2
 800047c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000480:	bf1c      	itt	ne
 8000482:	460b      	movne	r3, r1
 8000484:	4602      	movne	r2, r0
 8000486:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800048a:	bf06      	itte	eq
 800048c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000490:	ea91 0f03 	teqeq	r1, r3
 8000494:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	bf00      	nop

0800049c <__aeabi_ui2d>:
 800049c:	f090 0f00 	teq	r0, #0
 80004a0:	bf04      	itt	eq
 80004a2:	2100      	moveq	r1, #0
 80004a4:	4770      	bxeq	lr
 80004a6:	b530      	push	{r4, r5, lr}
 80004a8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004ac:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004b0:	f04f 0500 	mov.w	r5, #0
 80004b4:	f04f 0100 	mov.w	r1, #0
 80004b8:	e750      	b.n	800035c <__adddf3+0x138>
 80004ba:	bf00      	nop

080004bc <__aeabi_i2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004d4:	bf48      	it	mi
 80004d6:	4240      	negmi	r0, r0
 80004d8:	f04f 0100 	mov.w	r1, #0
 80004dc:	e73e      	b.n	800035c <__adddf3+0x138>
 80004de:	bf00      	nop

080004e0 <__aeabi_f2d>:
 80004e0:	0042      	lsls	r2, r0, #1
 80004e2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004e6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ea:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ee:	bf1f      	itttt	ne
 80004f0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004f8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004fc:	4770      	bxne	lr
 80004fe:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000502:	bf08      	it	eq
 8000504:	4770      	bxeq	lr
 8000506:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800050a:	bf04      	itt	eq
 800050c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000510:	4770      	bxeq	lr
 8000512:	b530      	push	{r4, r5, lr}
 8000514:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000520:	e71c      	b.n	800035c <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_ul2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	e00a      	b.n	800054a <__aeabi_l2d+0x16>

08000534 <__aeabi_l2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000542:	d502      	bpl.n	800054a <__aeabi_l2d+0x16>
 8000544:	4240      	negs	r0, r0
 8000546:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800054a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800054e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000552:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000556:	f43f aed8 	beq.w	800030a <__adddf3+0xe6>
 800055a:	f04f 0203 	mov.w	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000572:	f1c2 0320 	rsb	r3, r2, #32
 8000576:	fa00 fc03 	lsl.w	ip, r0, r3
 800057a:	fa20 f002 	lsr.w	r0, r0, r2
 800057e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000582:	ea40 000e 	orr.w	r0, r0, lr
 8000586:	fa21 f102 	lsr.w	r1, r1, r2
 800058a:	4414      	add	r4, r2
 800058c:	e6bd      	b.n	800030a <__adddf3+0xe6>
 800058e:	bf00      	nop

08000590 <__aeabi_dmul>:
 8000590:	b570      	push	{r4, r5, r6, lr}
 8000592:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000596:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800059a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800059e:	bf1d      	ittte	ne
 80005a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005a4:	ea94 0f0c 	teqne	r4, ip
 80005a8:	ea95 0f0c 	teqne	r5, ip
 80005ac:	f000 f8de 	bleq	800076c <__aeabi_dmul+0x1dc>
 80005b0:	442c      	add	r4, r5
 80005b2:	ea81 0603 	eor.w	r6, r1, r3
 80005b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005c2:	bf18      	it	ne
 80005c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005cc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005d0:	d038      	beq.n	8000644 <__aeabi_dmul+0xb4>
 80005d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005de:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005e6:	f04f 0600 	mov.w	r6, #0
 80005ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ee:	f09c 0f00 	teq	ip, #0
 80005f2:	bf18      	it	ne
 80005f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005f8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005fc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000600:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000604:	d204      	bcs.n	8000610 <__aeabi_dmul+0x80>
 8000606:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800060a:	416d      	adcs	r5, r5
 800060c:	eb46 0606 	adc.w	r6, r6, r6
 8000610:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000614:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000618:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800061c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000620:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000624:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000628:	bf88      	it	hi
 800062a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800062e:	d81e      	bhi.n	800066e <__aeabi_dmul+0xde>
 8000630:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000634:	bf08      	it	eq
 8000636:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800063a:	f150 0000 	adcs.w	r0, r0, #0
 800063e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000642:	bd70      	pop	{r4, r5, r6, pc}
 8000644:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000648:	ea46 0101 	orr.w	r1, r6, r1
 800064c:	ea40 0002 	orr.w	r0, r0, r2
 8000650:	ea81 0103 	eor.w	r1, r1, r3
 8000654:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000658:	bfc2      	ittt	gt
 800065a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800065e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000662:	bd70      	popgt	{r4, r5, r6, pc}
 8000664:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000668:	f04f 0e00 	mov.w	lr, #0
 800066c:	3c01      	subs	r4, #1
 800066e:	f300 80ab 	bgt.w	80007c8 <__aeabi_dmul+0x238>
 8000672:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000676:	bfde      	ittt	le
 8000678:	2000      	movle	r0, #0
 800067a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800067e:	bd70      	pople	{r4, r5, r6, pc}
 8000680:	f1c4 0400 	rsb	r4, r4, #0
 8000684:	3c20      	subs	r4, #32
 8000686:	da35      	bge.n	80006f4 <__aeabi_dmul+0x164>
 8000688:	340c      	adds	r4, #12
 800068a:	dc1b      	bgt.n	80006c4 <__aeabi_dmul+0x134>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f305 	lsl.w	r3, r0, r5
 8000698:	fa20 f004 	lsr.w	r0, r0, r4
 800069c:	fa01 f205 	lsl.w	r2, r1, r5
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b0:	fa21 f604 	lsr.w	r6, r1, r4
 80006b4:	eb42 0106 	adc.w	r1, r2, r6
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 040c 	rsb	r4, r4, #12
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f304 	lsl.w	r3, r0, r4
 80006d0:	fa20 f005 	lsr.w	r0, r0, r5
 80006d4:	fa01 f204 	lsl.w	r2, r1, r4
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e4:	f141 0100 	adc.w	r1, r1, #0
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f1c4 0520 	rsb	r5, r4, #32
 80006f8:	fa00 f205 	lsl.w	r2, r0, r5
 80006fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000700:	fa20 f304 	lsr.w	r3, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea43 0302 	orr.w	r3, r3, r2
 800070c:	fa21 f004 	lsr.w	r0, r1, r4
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	fa21 f204 	lsr.w	r2, r1, r4
 8000718:	ea20 0002 	bic.w	r0, r0, r2
 800071c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f094 0f00 	teq	r4, #0
 8000730:	d10f      	bne.n	8000752 <__aeabi_dmul+0x1c2>
 8000732:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000736:	0040      	lsls	r0, r0, #1
 8000738:	eb41 0101 	adc.w	r1, r1, r1
 800073c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000740:	bf08      	it	eq
 8000742:	3c01      	subeq	r4, #1
 8000744:	d0f7      	beq.n	8000736 <__aeabi_dmul+0x1a6>
 8000746:	ea41 0106 	orr.w	r1, r1, r6
 800074a:	f095 0f00 	teq	r5, #0
 800074e:	bf18      	it	ne
 8000750:	4770      	bxne	lr
 8000752:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000756:	0052      	lsls	r2, r2, #1
 8000758:	eb43 0303 	adc.w	r3, r3, r3
 800075c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000760:	bf08      	it	eq
 8000762:	3d01      	subeq	r5, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1c6>
 8000766:	ea43 0306 	orr.w	r3, r3, r6
 800076a:	4770      	bx	lr
 800076c:	ea94 0f0c 	teq	r4, ip
 8000770:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000774:	bf18      	it	ne
 8000776:	ea95 0f0c 	teqne	r5, ip
 800077a:	d00c      	beq.n	8000796 <__aeabi_dmul+0x206>
 800077c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000780:	bf18      	it	ne
 8000782:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000786:	d1d1      	bne.n	800072c <__aeabi_dmul+0x19c>
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000790:	f04f 0000 	mov.w	r0, #0
 8000794:	bd70      	pop	{r4, r5, r6, pc}
 8000796:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800079a:	bf06      	itte	eq
 800079c:	4610      	moveq	r0, r2
 800079e:	4619      	moveq	r1, r3
 80007a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a4:	d019      	beq.n	80007da <__aeabi_dmul+0x24a>
 80007a6:	ea94 0f0c 	teq	r4, ip
 80007aa:	d102      	bne.n	80007b2 <__aeabi_dmul+0x222>
 80007ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b0:	d113      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007b2:	ea95 0f0c 	teq	r5, ip
 80007b6:	d105      	bne.n	80007c4 <__aeabi_dmul+0x234>
 80007b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007bc:	bf1c      	itt	ne
 80007be:	4610      	movne	r0, r2
 80007c0:	4619      	movne	r1, r3
 80007c2:	d10a      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007c4:	ea81 0103 	eor.w	r1, r1, r3
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007d4:	f04f 0000 	mov.w	r0, #0
 80007d8:	bd70      	pop	{r4, r5, r6, pc}
 80007da:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007de:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007e2:	bd70      	pop	{r4, r5, r6, pc}

080007e4 <__aeabi_ddiv>:
 80007e4:	b570      	push	{r4, r5, r6, lr}
 80007e6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007ea:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007f2:	bf1d      	ittte	ne
 80007f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007f8:	ea94 0f0c 	teqne	r4, ip
 80007fc:	ea95 0f0c 	teqne	r5, ip
 8000800:	f000 f8a7 	bleq	8000952 <__aeabi_ddiv+0x16e>
 8000804:	eba4 0405 	sub.w	r4, r4, r5
 8000808:	ea81 0e03 	eor.w	lr, r1, r3
 800080c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000810:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000814:	f000 8088 	beq.w	8000928 <__aeabi_ddiv+0x144>
 8000818:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800081c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000820:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000824:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000828:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800082c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000830:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000834:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000838:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800083c:	429d      	cmp	r5, r3
 800083e:	bf08      	it	eq
 8000840:	4296      	cmpeq	r6, r2
 8000842:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000846:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800084a:	d202      	bcs.n	8000852 <__aeabi_ddiv+0x6e>
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000852:	1ab6      	subs	r6, r6, r2
 8000854:	eb65 0503 	sbc.w	r5, r5, r3
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000862:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 000c 	orrcs.w	r0, r0, ip
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008c4:	d018      	beq.n	80008f8 <__aeabi_ddiv+0x114>
 80008c6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ca:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ce:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008d6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008da:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008de:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008e2:	d1c0      	bne.n	8000866 <__aeabi_ddiv+0x82>
 80008e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008e8:	d10b      	bne.n	8000902 <__aeabi_ddiv+0x11e>
 80008ea:	ea41 0100 	orr.w	r1, r1, r0
 80008ee:	f04f 0000 	mov.w	r0, #0
 80008f2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008f6:	e7b6      	b.n	8000866 <__aeabi_ddiv+0x82>
 80008f8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008fc:	bf04      	itt	eq
 80008fe:	4301      	orreq	r1, r0
 8000900:	2000      	moveq	r0, #0
 8000902:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000906:	bf88      	it	hi
 8000908:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800090c:	f63f aeaf 	bhi.w	800066e <__aeabi_dmul+0xde>
 8000910:	ebb5 0c03 	subs.w	ip, r5, r3
 8000914:	bf04      	itt	eq
 8000916:	ebb6 0c02 	subseq.w	ip, r6, r2
 800091a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800091e:	f150 0000 	adcs.w	r0, r0, #0
 8000922:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000926:	bd70      	pop	{r4, r5, r6, pc}
 8000928:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800092c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000930:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000934:	bfc2      	ittt	gt
 8000936:	ebd4 050c 	rsbsgt	r5, r4, ip
 800093a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800093e:	bd70      	popgt	{r4, r5, r6, pc}
 8000940:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000944:	f04f 0e00 	mov.w	lr, #0
 8000948:	3c01      	subs	r4, #1
 800094a:	e690      	b.n	800066e <__aeabi_dmul+0xde>
 800094c:	ea45 0e06 	orr.w	lr, r5, r6
 8000950:	e68d      	b.n	800066e <__aeabi_dmul+0xde>
 8000952:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000956:	ea94 0f0c 	teq	r4, ip
 800095a:	bf08      	it	eq
 800095c:	ea95 0f0c 	teqeq	r5, ip
 8000960:	f43f af3b 	beq.w	80007da <__aeabi_dmul+0x24a>
 8000964:	ea94 0f0c 	teq	r4, ip
 8000968:	d10a      	bne.n	8000980 <__aeabi_ddiv+0x19c>
 800096a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800096e:	f47f af34 	bne.w	80007da <__aeabi_dmul+0x24a>
 8000972:	ea95 0f0c 	teq	r5, ip
 8000976:	f47f af25 	bne.w	80007c4 <__aeabi_dmul+0x234>
 800097a:	4610      	mov	r0, r2
 800097c:	4619      	mov	r1, r3
 800097e:	e72c      	b.n	80007da <__aeabi_dmul+0x24a>
 8000980:	ea95 0f0c 	teq	r5, ip
 8000984:	d106      	bne.n	8000994 <__aeabi_ddiv+0x1b0>
 8000986:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800098a:	f43f aefd 	beq.w	8000788 <__aeabi_dmul+0x1f8>
 800098e:	4610      	mov	r0, r2
 8000990:	4619      	mov	r1, r3
 8000992:	e722      	b.n	80007da <__aeabi_dmul+0x24a>
 8000994:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800099e:	f47f aec5 	bne.w	800072c <__aeabi_dmul+0x19c>
 80009a2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009a6:	f47f af0d 	bne.w	80007c4 <__aeabi_dmul+0x234>
 80009aa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ae:	f47f aeeb 	bne.w	8000788 <__aeabi_dmul+0x1f8>
 80009b2:	e712      	b.n	80007da <__aeabi_dmul+0x24a>

080009b4 <__gedf2>:
 80009b4:	f04f 3cff 	mov.w	ip, #4294967295
 80009b8:	e006      	b.n	80009c8 <__cmpdf2+0x4>
 80009ba:	bf00      	nop

080009bc <__ledf2>:
 80009bc:	f04f 0c01 	mov.w	ip, #1
 80009c0:	e002      	b.n	80009c8 <__cmpdf2+0x4>
 80009c2:	bf00      	nop

080009c4 <__cmpdf2>:
 80009c4:	f04f 0c01 	mov.w	ip, #1
 80009c8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009cc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009d8:	bf18      	it	ne
 80009da:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009de:	d01b      	beq.n	8000a18 <__cmpdf2+0x54>
 80009e0:	b001      	add	sp, #4
 80009e2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009e6:	bf0c      	ite	eq
 80009e8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ec:	ea91 0f03 	teqne	r1, r3
 80009f0:	bf02      	ittt	eq
 80009f2:	ea90 0f02 	teqeq	r0, r2
 80009f6:	2000      	moveq	r0, #0
 80009f8:	4770      	bxeq	lr
 80009fa:	f110 0f00 	cmn.w	r0, #0
 80009fe:	ea91 0f03 	teq	r1, r3
 8000a02:	bf58      	it	pl
 8000a04:	4299      	cmppl	r1, r3
 8000a06:	bf08      	it	eq
 8000a08:	4290      	cmpeq	r0, r2
 8000a0a:	bf2c      	ite	cs
 8000a0c:	17d8      	asrcs	r0, r3, #31
 8000a0e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a12:	f040 0001 	orr.w	r0, r0, #1
 8000a16:	4770      	bx	lr
 8000a18:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a1c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a20:	d102      	bne.n	8000a28 <__cmpdf2+0x64>
 8000a22:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a26:	d107      	bne.n	8000a38 <__cmpdf2+0x74>
 8000a28:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a2c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a30:	d1d6      	bne.n	80009e0 <__cmpdf2+0x1c>
 8000a32:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a36:	d0d3      	beq.n	80009e0 <__cmpdf2+0x1c>
 8000a38:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a3c:	4770      	bx	lr
 8000a3e:	bf00      	nop

08000a40 <__aeabi_cdrcmple>:
 8000a40:	4684      	mov	ip, r0
 8000a42:	4610      	mov	r0, r2
 8000a44:	4662      	mov	r2, ip
 8000a46:	468c      	mov	ip, r1
 8000a48:	4619      	mov	r1, r3
 8000a4a:	4663      	mov	r3, ip
 8000a4c:	e000      	b.n	8000a50 <__aeabi_cdcmpeq>
 8000a4e:	bf00      	nop

08000a50 <__aeabi_cdcmpeq>:
 8000a50:	b501      	push	{r0, lr}
 8000a52:	f7ff ffb7 	bl	80009c4 <__cmpdf2>
 8000a56:	2800      	cmp	r0, #0
 8000a58:	bf48      	it	mi
 8000a5a:	f110 0f00 	cmnmi.w	r0, #0
 8000a5e:	bd01      	pop	{r0, pc}

08000a60 <__aeabi_dcmpeq>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff fff4 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a68:	bf0c      	ite	eq
 8000a6a:	2001      	moveq	r0, #1
 8000a6c:	2000      	movne	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmplt>:
 8000a74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a78:	f7ff ffea 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a7c:	bf34      	ite	cc
 8000a7e:	2001      	movcc	r0, #1
 8000a80:	2000      	movcs	r0, #0
 8000a82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a86:	bf00      	nop

08000a88 <__aeabi_dcmple>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff ffe0 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a90:	bf94      	ite	ls
 8000a92:	2001      	movls	r0, #1
 8000a94:	2000      	movhi	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_dcmpge>:
 8000a9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa0:	f7ff ffce 	bl	8000a40 <__aeabi_cdrcmple>
 8000aa4:	bf94      	ite	ls
 8000aa6:	2001      	movls	r0, #1
 8000aa8:	2000      	movhi	r0, #0
 8000aaa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aae:	bf00      	nop

08000ab0 <__aeabi_dcmpgt>:
 8000ab0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab4:	f7ff ffc4 	bl	8000a40 <__aeabi_cdrcmple>
 8000ab8:	bf34      	ite	cc
 8000aba:	2001      	movcc	r0, #1
 8000abc:	2000      	movcs	r0, #0
 8000abe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_dcmpun>:
 8000ac4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000acc:	d102      	bne.n	8000ad4 <__aeabi_dcmpun+0x10>
 8000ace:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ad2:	d10a      	bne.n	8000aea <__aeabi_dcmpun+0x26>
 8000ad4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000adc:	d102      	bne.n	8000ae4 <__aeabi_dcmpun+0x20>
 8000ade:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ae2:	d102      	bne.n	8000aea <__aeabi_dcmpun+0x26>
 8000ae4:	f04f 0000 	mov.w	r0, #0
 8000ae8:	4770      	bx	lr
 8000aea:	f04f 0001 	mov.w	r0, #1
 8000aee:	4770      	bx	lr

08000af0 <__aeabi_d2uiz>:
 8000af0:	004a      	lsls	r2, r1, #1
 8000af2:	d211      	bcs.n	8000b18 <__aeabi_d2uiz+0x28>
 8000af4:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000af8:	d211      	bcs.n	8000b1e <__aeabi_d2uiz+0x2e>
 8000afa:	d50d      	bpl.n	8000b18 <__aeabi_d2uiz+0x28>
 8000afc:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b00:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b04:	d40e      	bmi.n	8000b24 <__aeabi_d2uiz+0x34>
 8000b06:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b0a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b0e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b12:	fa23 f002 	lsr.w	r0, r3, r2
 8000b16:	4770      	bx	lr
 8000b18:	f04f 0000 	mov.w	r0, #0
 8000b1c:	4770      	bx	lr
 8000b1e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b22:	d102      	bne.n	8000b2a <__aeabi_d2uiz+0x3a>
 8000b24:	f04f 30ff 	mov.w	r0, #4294967295
 8000b28:	4770      	bx	lr
 8000b2a:	f04f 0000 	mov.w	r0, #0
 8000b2e:	4770      	bx	lr

08000b30 <__aeabi_d2f>:
 8000b30:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b34:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b38:	bf24      	itt	cs
 8000b3a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b3e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b42:	d90d      	bls.n	8000b60 <__aeabi_d2f+0x30>
 8000b44:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b48:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b4c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b50:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b54:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b58:	bf08      	it	eq
 8000b5a:	f020 0001 	biceq.w	r0, r0, #1
 8000b5e:	4770      	bx	lr
 8000b60:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000b64:	d121      	bne.n	8000baa <__aeabi_d2f+0x7a>
 8000b66:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b6a:	bfbc      	itt	lt
 8000b6c:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b70:	4770      	bxlt	lr
 8000b72:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b76:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b7a:	f1c2 0218 	rsb	r2, r2, #24
 8000b7e:	f1c2 0c20 	rsb	ip, r2, #32
 8000b82:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b86:	fa20 f002 	lsr.w	r0, r0, r2
 8000b8a:	bf18      	it	ne
 8000b8c:	f040 0001 	orrne.w	r0, r0, #1
 8000b90:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b94:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b98:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b9c:	ea40 000c 	orr.w	r0, r0, ip
 8000ba0:	fa23 f302 	lsr.w	r3, r3, r2
 8000ba4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ba8:	e7cc      	b.n	8000b44 <__aeabi_d2f+0x14>
 8000baa:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bae:	d107      	bne.n	8000bc0 <__aeabi_d2f+0x90>
 8000bb0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bb4:	bf1e      	ittt	ne
 8000bb6:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000bba:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000bbe:	4770      	bxne	lr
 8000bc0:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000bc4:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000bc8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bcc:	4770      	bx	lr
 8000bce:	bf00      	nop

08000bd0 <__aeabi_frsub>:
 8000bd0:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000bd4:	e002      	b.n	8000bdc <__addsf3>
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_fsub>:
 8000bd8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000bdc <__addsf3>:
 8000bdc:	0042      	lsls	r2, r0, #1
 8000bde:	bf1f      	itttt	ne
 8000be0:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000be4:	ea92 0f03 	teqne	r2, r3
 8000be8:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000bec:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bf0:	d06a      	beq.n	8000cc8 <__addsf3+0xec>
 8000bf2:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000bf6:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000bfa:	bfc1      	itttt	gt
 8000bfc:	18d2      	addgt	r2, r2, r3
 8000bfe:	4041      	eorgt	r1, r0
 8000c00:	4048      	eorgt	r0, r1
 8000c02:	4041      	eorgt	r1, r0
 8000c04:	bfb8      	it	lt
 8000c06:	425b      	neglt	r3, r3
 8000c08:	2b19      	cmp	r3, #25
 8000c0a:	bf88      	it	hi
 8000c0c:	4770      	bxhi	lr
 8000c0e:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000c12:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c16:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000c1a:	bf18      	it	ne
 8000c1c:	4240      	negne	r0, r0
 8000c1e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000c22:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000c26:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000c2a:	bf18      	it	ne
 8000c2c:	4249      	negne	r1, r1
 8000c2e:	ea92 0f03 	teq	r2, r3
 8000c32:	d03f      	beq.n	8000cb4 <__addsf3+0xd8>
 8000c34:	f1a2 0201 	sub.w	r2, r2, #1
 8000c38:	fa41 fc03 	asr.w	ip, r1, r3
 8000c3c:	eb10 000c 	adds.w	r0, r0, ip
 8000c40:	f1c3 0320 	rsb	r3, r3, #32
 8000c44:	fa01 f103 	lsl.w	r1, r1, r3
 8000c48:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c4c:	d502      	bpl.n	8000c54 <__addsf3+0x78>
 8000c4e:	4249      	negs	r1, r1
 8000c50:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c54:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000c58:	d313      	bcc.n	8000c82 <__addsf3+0xa6>
 8000c5a:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000c5e:	d306      	bcc.n	8000c6e <__addsf3+0x92>
 8000c60:	0840      	lsrs	r0, r0, #1
 8000c62:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c66:	f102 0201 	add.w	r2, r2, #1
 8000c6a:	2afe      	cmp	r2, #254	@ 0xfe
 8000c6c:	d251      	bcs.n	8000d12 <__addsf3+0x136>
 8000c6e:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000c72:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c76:	bf08      	it	eq
 8000c78:	f020 0001 	biceq.w	r0, r0, #1
 8000c7c:	ea40 0003 	orr.w	r0, r0, r3
 8000c80:	4770      	bx	lr
 8000c82:	0049      	lsls	r1, r1, #1
 8000c84:	eb40 0000 	adc.w	r0, r0, r0
 8000c88:	3a01      	subs	r2, #1
 8000c8a:	bf28      	it	cs
 8000c8c:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c90:	d2ed      	bcs.n	8000c6e <__addsf3+0x92>
 8000c92:	fab0 fc80 	clz	ip, r0
 8000c96:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c9a:	ebb2 020c 	subs.w	r2, r2, ip
 8000c9e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000ca2:	bfaa      	itet	ge
 8000ca4:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000ca8:	4252      	neglt	r2, r2
 8000caa:	4318      	orrge	r0, r3
 8000cac:	bfbc      	itt	lt
 8000cae:	40d0      	lsrlt	r0, r2
 8000cb0:	4318      	orrlt	r0, r3
 8000cb2:	4770      	bx	lr
 8000cb4:	f092 0f00 	teq	r2, #0
 8000cb8:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000cbc:	bf06      	itte	eq
 8000cbe:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000cc2:	3201      	addeq	r2, #1
 8000cc4:	3b01      	subne	r3, #1
 8000cc6:	e7b5      	b.n	8000c34 <__addsf3+0x58>
 8000cc8:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000ccc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000cd0:	bf18      	it	ne
 8000cd2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000cd6:	d021      	beq.n	8000d1c <__addsf3+0x140>
 8000cd8:	ea92 0f03 	teq	r2, r3
 8000cdc:	d004      	beq.n	8000ce8 <__addsf3+0x10c>
 8000cde:	f092 0f00 	teq	r2, #0
 8000ce2:	bf08      	it	eq
 8000ce4:	4608      	moveq	r0, r1
 8000ce6:	4770      	bx	lr
 8000ce8:	ea90 0f01 	teq	r0, r1
 8000cec:	bf1c      	itt	ne
 8000cee:	2000      	movne	r0, #0
 8000cf0:	4770      	bxne	lr
 8000cf2:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000cf6:	d104      	bne.n	8000d02 <__addsf3+0x126>
 8000cf8:	0040      	lsls	r0, r0, #1
 8000cfa:	bf28      	it	cs
 8000cfc:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000d00:	4770      	bx	lr
 8000d02:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000d06:	bf3c      	itt	cc
 8000d08:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000d0c:	4770      	bxcc	lr
 8000d0e:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000d12:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000d16:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d1a:	4770      	bx	lr
 8000d1c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d20:	bf16      	itet	ne
 8000d22:	4608      	movne	r0, r1
 8000d24:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000d28:	4601      	movne	r1, r0
 8000d2a:	0242      	lsls	r2, r0, #9
 8000d2c:	bf06      	itte	eq
 8000d2e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000d32:	ea90 0f01 	teqeq	r0, r1
 8000d36:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000d3a:	4770      	bx	lr

08000d3c <__aeabi_ui2f>:
 8000d3c:	f04f 0300 	mov.w	r3, #0
 8000d40:	e004      	b.n	8000d4c <__aeabi_i2f+0x8>
 8000d42:	bf00      	nop

08000d44 <__aeabi_i2f>:
 8000d44:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000d48:	bf48      	it	mi
 8000d4a:	4240      	negmi	r0, r0
 8000d4c:	ea5f 0c00 	movs.w	ip, r0
 8000d50:	bf08      	it	eq
 8000d52:	4770      	bxeq	lr
 8000d54:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000d58:	4601      	mov	r1, r0
 8000d5a:	f04f 0000 	mov.w	r0, #0
 8000d5e:	e01c      	b.n	8000d9a <__aeabi_l2f+0x2a>

08000d60 <__aeabi_ul2f>:
 8000d60:	ea50 0201 	orrs.w	r2, r0, r1
 8000d64:	bf08      	it	eq
 8000d66:	4770      	bxeq	lr
 8000d68:	f04f 0300 	mov.w	r3, #0
 8000d6c:	e00a      	b.n	8000d84 <__aeabi_l2f+0x14>
 8000d6e:	bf00      	nop

08000d70 <__aeabi_l2f>:
 8000d70:	ea50 0201 	orrs.w	r2, r0, r1
 8000d74:	bf08      	it	eq
 8000d76:	4770      	bxeq	lr
 8000d78:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d7c:	d502      	bpl.n	8000d84 <__aeabi_l2f+0x14>
 8000d7e:	4240      	negs	r0, r0
 8000d80:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d84:	ea5f 0c01 	movs.w	ip, r1
 8000d88:	bf02      	ittt	eq
 8000d8a:	4684      	moveq	ip, r0
 8000d8c:	4601      	moveq	r1, r0
 8000d8e:	2000      	moveq	r0, #0
 8000d90:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d94:	bf08      	it	eq
 8000d96:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d9a:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d9e:	fabc f28c 	clz	r2, ip
 8000da2:	3a08      	subs	r2, #8
 8000da4:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000da8:	db10      	blt.n	8000dcc <__aeabi_l2f+0x5c>
 8000daa:	fa01 fc02 	lsl.w	ip, r1, r2
 8000dae:	4463      	add	r3, ip
 8000db0:	fa00 fc02 	lsl.w	ip, r0, r2
 8000db4:	f1c2 0220 	rsb	r2, r2, #32
 8000db8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000dbc:	fa20 f202 	lsr.w	r2, r0, r2
 8000dc0:	eb43 0002 	adc.w	r0, r3, r2
 8000dc4:	bf08      	it	eq
 8000dc6:	f020 0001 	biceq.w	r0, r0, #1
 8000dca:	4770      	bx	lr
 8000dcc:	f102 0220 	add.w	r2, r2, #32
 8000dd0:	fa01 fc02 	lsl.w	ip, r1, r2
 8000dd4:	f1c2 0220 	rsb	r2, r2, #32
 8000dd8:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000ddc:	fa21 f202 	lsr.w	r2, r1, r2
 8000de0:	eb43 0002 	adc.w	r0, r3, r2
 8000de4:	bf08      	it	eq
 8000de6:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000dea:	4770      	bx	lr

08000dec <__aeabi_uldivmod>:
 8000dec:	b953      	cbnz	r3, 8000e04 <__aeabi_uldivmod+0x18>
 8000dee:	b94a      	cbnz	r2, 8000e04 <__aeabi_uldivmod+0x18>
 8000df0:	2900      	cmp	r1, #0
 8000df2:	bf08      	it	eq
 8000df4:	2800      	cmpeq	r0, #0
 8000df6:	bf1c      	itt	ne
 8000df8:	f04f 31ff 	movne.w	r1, #4294967295
 8000dfc:	f04f 30ff 	movne.w	r0, #4294967295
 8000e00:	f000 b988 	b.w	8001114 <__aeabi_idiv0>
 8000e04:	f1ad 0c08 	sub.w	ip, sp, #8
 8000e08:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000e0c:	f000 f806 	bl	8000e1c <__udivmoddi4>
 8000e10:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000e14:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000e18:	b004      	add	sp, #16
 8000e1a:	4770      	bx	lr

08000e1c <__udivmoddi4>:
 8000e1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000e20:	9d08      	ldr	r5, [sp, #32]
 8000e22:	468e      	mov	lr, r1
 8000e24:	4604      	mov	r4, r0
 8000e26:	4688      	mov	r8, r1
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d14a      	bne.n	8000ec2 <__udivmoddi4+0xa6>
 8000e2c:	428a      	cmp	r2, r1
 8000e2e:	4617      	mov	r7, r2
 8000e30:	d962      	bls.n	8000ef8 <__udivmoddi4+0xdc>
 8000e32:	fab2 f682 	clz	r6, r2
 8000e36:	b14e      	cbz	r6, 8000e4c <__udivmoddi4+0x30>
 8000e38:	f1c6 0320 	rsb	r3, r6, #32
 8000e3c:	fa01 f806 	lsl.w	r8, r1, r6
 8000e40:	fa20 f303 	lsr.w	r3, r0, r3
 8000e44:	40b7      	lsls	r7, r6
 8000e46:	ea43 0808 	orr.w	r8, r3, r8
 8000e4a:	40b4      	lsls	r4, r6
 8000e4c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e50:	fa1f fc87 	uxth.w	ip, r7
 8000e54:	fbb8 f1fe 	udiv	r1, r8, lr
 8000e58:	0c23      	lsrs	r3, r4, #16
 8000e5a:	fb0e 8811 	mls	r8, lr, r1, r8
 8000e5e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e62:	fb01 f20c 	mul.w	r2, r1, ip
 8000e66:	429a      	cmp	r2, r3
 8000e68:	d909      	bls.n	8000e7e <__udivmoddi4+0x62>
 8000e6a:	18fb      	adds	r3, r7, r3
 8000e6c:	f101 30ff 	add.w	r0, r1, #4294967295
 8000e70:	f080 80ea 	bcs.w	8001048 <__udivmoddi4+0x22c>
 8000e74:	429a      	cmp	r2, r3
 8000e76:	f240 80e7 	bls.w	8001048 <__udivmoddi4+0x22c>
 8000e7a:	3902      	subs	r1, #2
 8000e7c:	443b      	add	r3, r7
 8000e7e:	1a9a      	subs	r2, r3, r2
 8000e80:	b2a3      	uxth	r3, r4
 8000e82:	fbb2 f0fe 	udiv	r0, r2, lr
 8000e86:	fb0e 2210 	mls	r2, lr, r0, r2
 8000e8a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e8e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000e92:	459c      	cmp	ip, r3
 8000e94:	d909      	bls.n	8000eaa <__udivmoddi4+0x8e>
 8000e96:	18fb      	adds	r3, r7, r3
 8000e98:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e9c:	f080 80d6 	bcs.w	800104c <__udivmoddi4+0x230>
 8000ea0:	459c      	cmp	ip, r3
 8000ea2:	f240 80d3 	bls.w	800104c <__udivmoddi4+0x230>
 8000ea6:	443b      	add	r3, r7
 8000ea8:	3802      	subs	r0, #2
 8000eaa:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000eae:	eba3 030c 	sub.w	r3, r3, ip
 8000eb2:	2100      	movs	r1, #0
 8000eb4:	b11d      	cbz	r5, 8000ebe <__udivmoddi4+0xa2>
 8000eb6:	40f3      	lsrs	r3, r6
 8000eb8:	2200      	movs	r2, #0
 8000eba:	e9c5 3200 	strd	r3, r2, [r5]
 8000ebe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ec2:	428b      	cmp	r3, r1
 8000ec4:	d905      	bls.n	8000ed2 <__udivmoddi4+0xb6>
 8000ec6:	b10d      	cbz	r5, 8000ecc <__udivmoddi4+0xb0>
 8000ec8:	e9c5 0100 	strd	r0, r1, [r5]
 8000ecc:	2100      	movs	r1, #0
 8000ece:	4608      	mov	r0, r1
 8000ed0:	e7f5      	b.n	8000ebe <__udivmoddi4+0xa2>
 8000ed2:	fab3 f183 	clz	r1, r3
 8000ed6:	2900      	cmp	r1, #0
 8000ed8:	d146      	bne.n	8000f68 <__udivmoddi4+0x14c>
 8000eda:	4573      	cmp	r3, lr
 8000edc:	d302      	bcc.n	8000ee4 <__udivmoddi4+0xc8>
 8000ede:	4282      	cmp	r2, r0
 8000ee0:	f200 8105 	bhi.w	80010ee <__udivmoddi4+0x2d2>
 8000ee4:	1a84      	subs	r4, r0, r2
 8000ee6:	eb6e 0203 	sbc.w	r2, lr, r3
 8000eea:	2001      	movs	r0, #1
 8000eec:	4690      	mov	r8, r2
 8000eee:	2d00      	cmp	r5, #0
 8000ef0:	d0e5      	beq.n	8000ebe <__udivmoddi4+0xa2>
 8000ef2:	e9c5 4800 	strd	r4, r8, [r5]
 8000ef6:	e7e2      	b.n	8000ebe <__udivmoddi4+0xa2>
 8000ef8:	2a00      	cmp	r2, #0
 8000efa:	f000 8090 	beq.w	800101e <__udivmoddi4+0x202>
 8000efe:	fab2 f682 	clz	r6, r2
 8000f02:	2e00      	cmp	r6, #0
 8000f04:	f040 80a4 	bne.w	8001050 <__udivmoddi4+0x234>
 8000f08:	1a8a      	subs	r2, r1, r2
 8000f0a:	0c03      	lsrs	r3, r0, #16
 8000f0c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f10:	b280      	uxth	r0, r0
 8000f12:	b2bc      	uxth	r4, r7
 8000f14:	2101      	movs	r1, #1
 8000f16:	fbb2 fcfe 	udiv	ip, r2, lr
 8000f1a:	fb0e 221c 	mls	r2, lr, ip, r2
 8000f1e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000f22:	fb04 f20c 	mul.w	r2, r4, ip
 8000f26:	429a      	cmp	r2, r3
 8000f28:	d907      	bls.n	8000f3a <__udivmoddi4+0x11e>
 8000f2a:	18fb      	adds	r3, r7, r3
 8000f2c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000f30:	d202      	bcs.n	8000f38 <__udivmoddi4+0x11c>
 8000f32:	429a      	cmp	r2, r3
 8000f34:	f200 80e0 	bhi.w	80010f8 <__udivmoddi4+0x2dc>
 8000f38:	46c4      	mov	ip, r8
 8000f3a:	1a9b      	subs	r3, r3, r2
 8000f3c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000f40:	fb0e 3312 	mls	r3, lr, r2, r3
 8000f44:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000f48:	fb02 f404 	mul.w	r4, r2, r4
 8000f4c:	429c      	cmp	r4, r3
 8000f4e:	d907      	bls.n	8000f60 <__udivmoddi4+0x144>
 8000f50:	18fb      	adds	r3, r7, r3
 8000f52:	f102 30ff 	add.w	r0, r2, #4294967295
 8000f56:	d202      	bcs.n	8000f5e <__udivmoddi4+0x142>
 8000f58:	429c      	cmp	r4, r3
 8000f5a:	f200 80ca 	bhi.w	80010f2 <__udivmoddi4+0x2d6>
 8000f5e:	4602      	mov	r2, r0
 8000f60:	1b1b      	subs	r3, r3, r4
 8000f62:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000f66:	e7a5      	b.n	8000eb4 <__udivmoddi4+0x98>
 8000f68:	f1c1 0620 	rsb	r6, r1, #32
 8000f6c:	408b      	lsls	r3, r1
 8000f6e:	fa22 f706 	lsr.w	r7, r2, r6
 8000f72:	431f      	orrs	r7, r3
 8000f74:	fa0e f401 	lsl.w	r4, lr, r1
 8000f78:	fa20 f306 	lsr.w	r3, r0, r6
 8000f7c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000f80:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000f84:	4323      	orrs	r3, r4
 8000f86:	fa00 f801 	lsl.w	r8, r0, r1
 8000f8a:	fa1f fc87 	uxth.w	ip, r7
 8000f8e:	fbbe f0f9 	udiv	r0, lr, r9
 8000f92:	0c1c      	lsrs	r4, r3, #16
 8000f94:	fb09 ee10 	mls	lr, r9, r0, lr
 8000f98:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000f9c:	fb00 fe0c 	mul.w	lr, r0, ip
 8000fa0:	45a6      	cmp	lr, r4
 8000fa2:	fa02 f201 	lsl.w	r2, r2, r1
 8000fa6:	d909      	bls.n	8000fbc <__udivmoddi4+0x1a0>
 8000fa8:	193c      	adds	r4, r7, r4
 8000faa:	f100 3aff 	add.w	sl, r0, #4294967295
 8000fae:	f080 809c 	bcs.w	80010ea <__udivmoddi4+0x2ce>
 8000fb2:	45a6      	cmp	lr, r4
 8000fb4:	f240 8099 	bls.w	80010ea <__udivmoddi4+0x2ce>
 8000fb8:	3802      	subs	r0, #2
 8000fba:	443c      	add	r4, r7
 8000fbc:	eba4 040e 	sub.w	r4, r4, lr
 8000fc0:	fa1f fe83 	uxth.w	lr, r3
 8000fc4:	fbb4 f3f9 	udiv	r3, r4, r9
 8000fc8:	fb09 4413 	mls	r4, r9, r3, r4
 8000fcc:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000fd0:	fb03 fc0c 	mul.w	ip, r3, ip
 8000fd4:	45a4      	cmp	ip, r4
 8000fd6:	d908      	bls.n	8000fea <__udivmoddi4+0x1ce>
 8000fd8:	193c      	adds	r4, r7, r4
 8000fda:	f103 3eff 	add.w	lr, r3, #4294967295
 8000fde:	f080 8082 	bcs.w	80010e6 <__udivmoddi4+0x2ca>
 8000fe2:	45a4      	cmp	ip, r4
 8000fe4:	d97f      	bls.n	80010e6 <__udivmoddi4+0x2ca>
 8000fe6:	3b02      	subs	r3, #2
 8000fe8:	443c      	add	r4, r7
 8000fea:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000fee:	eba4 040c 	sub.w	r4, r4, ip
 8000ff2:	fba0 ec02 	umull	lr, ip, r0, r2
 8000ff6:	4564      	cmp	r4, ip
 8000ff8:	4673      	mov	r3, lr
 8000ffa:	46e1      	mov	r9, ip
 8000ffc:	d362      	bcc.n	80010c4 <__udivmoddi4+0x2a8>
 8000ffe:	d05f      	beq.n	80010c0 <__udivmoddi4+0x2a4>
 8001000:	b15d      	cbz	r5, 800101a <__udivmoddi4+0x1fe>
 8001002:	ebb8 0203 	subs.w	r2, r8, r3
 8001006:	eb64 0409 	sbc.w	r4, r4, r9
 800100a:	fa04 f606 	lsl.w	r6, r4, r6
 800100e:	fa22 f301 	lsr.w	r3, r2, r1
 8001012:	431e      	orrs	r6, r3
 8001014:	40cc      	lsrs	r4, r1
 8001016:	e9c5 6400 	strd	r6, r4, [r5]
 800101a:	2100      	movs	r1, #0
 800101c:	e74f      	b.n	8000ebe <__udivmoddi4+0xa2>
 800101e:	fbb1 fcf2 	udiv	ip, r1, r2
 8001022:	0c01      	lsrs	r1, r0, #16
 8001024:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8001028:	b280      	uxth	r0, r0
 800102a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800102e:	463b      	mov	r3, r7
 8001030:	4638      	mov	r0, r7
 8001032:	463c      	mov	r4, r7
 8001034:	46b8      	mov	r8, r7
 8001036:	46be      	mov	lr, r7
 8001038:	2620      	movs	r6, #32
 800103a:	fbb1 f1f7 	udiv	r1, r1, r7
 800103e:	eba2 0208 	sub.w	r2, r2, r8
 8001042:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8001046:	e766      	b.n	8000f16 <__udivmoddi4+0xfa>
 8001048:	4601      	mov	r1, r0
 800104a:	e718      	b.n	8000e7e <__udivmoddi4+0x62>
 800104c:	4610      	mov	r0, r2
 800104e:	e72c      	b.n	8000eaa <__udivmoddi4+0x8e>
 8001050:	f1c6 0220 	rsb	r2, r6, #32
 8001054:	fa2e f302 	lsr.w	r3, lr, r2
 8001058:	40b7      	lsls	r7, r6
 800105a:	40b1      	lsls	r1, r6
 800105c:	fa20 f202 	lsr.w	r2, r0, r2
 8001060:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001064:	430a      	orrs	r2, r1
 8001066:	fbb3 f8fe 	udiv	r8, r3, lr
 800106a:	b2bc      	uxth	r4, r7
 800106c:	fb0e 3318 	mls	r3, lr, r8, r3
 8001070:	0c11      	lsrs	r1, r2, #16
 8001072:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8001076:	fb08 f904 	mul.w	r9, r8, r4
 800107a:	40b0      	lsls	r0, r6
 800107c:	4589      	cmp	r9, r1
 800107e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8001082:	b280      	uxth	r0, r0
 8001084:	d93e      	bls.n	8001104 <__udivmoddi4+0x2e8>
 8001086:	1879      	adds	r1, r7, r1
 8001088:	f108 3cff 	add.w	ip, r8, #4294967295
 800108c:	d201      	bcs.n	8001092 <__udivmoddi4+0x276>
 800108e:	4589      	cmp	r9, r1
 8001090:	d81f      	bhi.n	80010d2 <__udivmoddi4+0x2b6>
 8001092:	eba1 0109 	sub.w	r1, r1, r9
 8001096:	fbb1 f9fe 	udiv	r9, r1, lr
 800109a:	fb09 f804 	mul.w	r8, r9, r4
 800109e:	fb0e 1119 	mls	r1, lr, r9, r1
 80010a2:	b292      	uxth	r2, r2
 80010a4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80010a8:	4542      	cmp	r2, r8
 80010aa:	d229      	bcs.n	8001100 <__udivmoddi4+0x2e4>
 80010ac:	18ba      	adds	r2, r7, r2
 80010ae:	f109 31ff 	add.w	r1, r9, #4294967295
 80010b2:	d2c4      	bcs.n	800103e <__udivmoddi4+0x222>
 80010b4:	4542      	cmp	r2, r8
 80010b6:	d2c2      	bcs.n	800103e <__udivmoddi4+0x222>
 80010b8:	f1a9 0102 	sub.w	r1, r9, #2
 80010bc:	443a      	add	r2, r7
 80010be:	e7be      	b.n	800103e <__udivmoddi4+0x222>
 80010c0:	45f0      	cmp	r8, lr
 80010c2:	d29d      	bcs.n	8001000 <__udivmoddi4+0x1e4>
 80010c4:	ebbe 0302 	subs.w	r3, lr, r2
 80010c8:	eb6c 0c07 	sbc.w	ip, ip, r7
 80010cc:	3801      	subs	r0, #1
 80010ce:	46e1      	mov	r9, ip
 80010d0:	e796      	b.n	8001000 <__udivmoddi4+0x1e4>
 80010d2:	eba7 0909 	sub.w	r9, r7, r9
 80010d6:	4449      	add	r1, r9
 80010d8:	f1a8 0c02 	sub.w	ip, r8, #2
 80010dc:	fbb1 f9fe 	udiv	r9, r1, lr
 80010e0:	fb09 f804 	mul.w	r8, r9, r4
 80010e4:	e7db      	b.n	800109e <__udivmoddi4+0x282>
 80010e6:	4673      	mov	r3, lr
 80010e8:	e77f      	b.n	8000fea <__udivmoddi4+0x1ce>
 80010ea:	4650      	mov	r0, sl
 80010ec:	e766      	b.n	8000fbc <__udivmoddi4+0x1a0>
 80010ee:	4608      	mov	r0, r1
 80010f0:	e6fd      	b.n	8000eee <__udivmoddi4+0xd2>
 80010f2:	443b      	add	r3, r7
 80010f4:	3a02      	subs	r2, #2
 80010f6:	e733      	b.n	8000f60 <__udivmoddi4+0x144>
 80010f8:	f1ac 0c02 	sub.w	ip, ip, #2
 80010fc:	443b      	add	r3, r7
 80010fe:	e71c      	b.n	8000f3a <__udivmoddi4+0x11e>
 8001100:	4649      	mov	r1, r9
 8001102:	e79c      	b.n	800103e <__udivmoddi4+0x222>
 8001104:	eba1 0109 	sub.w	r1, r1, r9
 8001108:	46c4      	mov	ip, r8
 800110a:	fbb1 f9fe 	udiv	r9, r1, lr
 800110e:	fb09 f804 	mul.w	r8, r9, r4
 8001112:	e7c4      	b.n	800109e <__udivmoddi4+0x282>

08001114 <__aeabi_idiv0>:
 8001114:	4770      	bx	lr
 8001116:	bf00      	nop

08001118 <sign>:
#include <math.h>

/**
 * @brief Sign function: returns +1, -1, or 0 based on input value.
 */
int8_t sign(float32_t x) {
 8001118:	b480      	push	{r7}
 800111a:	b083      	sub	sp, #12
 800111c:	af00      	add	r7, sp, #0
 800111e:	ed87 0a01 	vstr	s0, [r7, #4]
    if (x > 0.0f) {
 8001122:	edd7 7a01 	vldr	s15, [r7, #4]
 8001126:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800112a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800112e:	dd01      	ble.n	8001134 <sign+0x1c>
        return 1;
 8001130:	2301      	movs	r3, #1
 8001132:	e00a      	b.n	800114a <sign+0x32>
    } else if (x < 0.0f) {
 8001134:	edd7 7a01 	vldr	s15, [r7, #4]
 8001138:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800113c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001140:	d502      	bpl.n	8001148 <sign+0x30>
        return -1;
 8001142:	f04f 33ff 	mov.w	r3, #4294967295
 8001146:	e000      	b.n	800114a <sign+0x32>
    } else {
        return 0;
 8001148:	2300      	movs	r3, #0
    }
}
 800114a:	4618      	mov	r0, r3
 800114c:	370c      	adds	r7, #12
 800114e:	46bd      	mov	sp, r7
 8001150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001154:	4770      	bx	lr

08001156 <Backlash_Init>:
/**
 * @brief Initialize the backlash controller.
 * @param ctrl Pointer to controller structure.
 * @param backlash_width Estimated or measured backlash gap.
 */
void Backlash_Init(BacklashController *ctrl, float32_t backlash_width) {
 8001156:	b480      	push	{r7}
 8001158:	b083      	sub	sp, #12
 800115a:	af00      	add	r7, sp, #0
 800115c:	6078      	str	r0, [r7, #4]
 800115e:	ed87 0a00 	vstr	s0, [r7]
    ctrl->backlash_width = backlash_width;
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	683a      	ldr	r2, [r7, #0]
 8001166:	601a      	str	r2, [r3, #0]
    ctrl->backlash_offset = 0.0f;
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	f04f 0200 	mov.w	r2, #0
 800116e:	605a      	str	r2, [r3, #4]
    ctrl->direction_prev = 0;
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	2200      	movs	r2, #0
 8001174:	721a      	strb	r2, [r3, #8]
    ctrl->state = TRANSITION;
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	2200      	movs	r2, #0
 800117a:	725a      	strb	r2, [r3, #9]
}
 800117c:	bf00      	nop
 800117e:	370c      	adds	r7, #12
 8001180:	46bd      	mov	sp, r7
 8001182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001186:	4770      	bx	lr

08001188 <Backlash_Update>:
 * @param pos_ref Desired reference position.
 * @param pos_act Actual measured position.
 * @param vel Measured or estimated velocity.
 * @return Compensated position to use in control.
 */
float32_t Backlash_Update(BacklashController *ctrl, float32_t pos_ref, float32_t pos_act, float32_t vel) {
 8001188:	b580      	push	{r7, lr}
 800118a:	b086      	sub	sp, #24
 800118c:	af00      	add	r7, sp, #0
 800118e:	60f8      	str	r0, [r7, #12]
 8001190:	ed87 0a02 	vstr	s0, [r7, #8]
 8001194:	edc7 0a01 	vstr	s1, [r7, #4]
 8001198:	ed87 1a00 	vstr	s2, [r7]
    int8_t direction_now = sign(vel);
 800119c:	ed97 0a00 	vldr	s0, [r7]
 80011a0:	f7ff ffba 	bl	8001118 <sign>
 80011a4:	4603      	mov	r3, r0
 80011a6:	75fb      	strb	r3, [r7, #23]

    // Detect direction change
    if (direction_now != ctrl->direction_prev && direction_now != 0) {
 80011a8:	68fb      	ldr	r3, [r7, #12]
 80011aa:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80011ae:	f997 2017 	ldrsb.w	r2, [r7, #23]
 80011b2:	429a      	cmp	r2, r3
 80011b4:	d01a      	beq.n	80011ec <Backlash_Update+0x64>
 80011b6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d016      	beq.n	80011ec <Backlash_Update+0x64>
        ctrl->direction_prev = direction_now;
 80011be:	68fb      	ldr	r3, [r7, #12]
 80011c0:	7dfa      	ldrb	r2, [r7, #23]
 80011c2:	721a      	strb	r2, [r3, #8]
        ctrl->state = TRANSITION;
 80011c4:	68fb      	ldr	r3, [r7, #12]
 80011c6:	2200      	movs	r2, #0
 80011c8:	725a      	strb	r2, [r3, #9]

        if (direction_now > 0) {
 80011ca:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	dd04      	ble.n	80011dc <Backlash_Update+0x54>
            ctrl->backlash_offset = ctrl->backlash_width;
 80011d2:	68fb      	ldr	r3, [r7, #12]
 80011d4:	681a      	ldr	r2, [r3, #0]
 80011d6:	68fb      	ldr	r3, [r7, #12]
 80011d8:	605a      	str	r2, [r3, #4]
 80011da:	e007      	b.n	80011ec <Backlash_Update+0x64>
        } else {
            ctrl->backlash_offset = -ctrl->backlash_width;
 80011dc:	68fb      	ldr	r3, [r7, #12]
 80011de:	edd3 7a00 	vldr	s15, [r3]
 80011e2:	eef1 7a67 	vneg.f32	s15, s15
 80011e6:	68fb      	ldr	r3, [r7, #12]
 80011e8:	edc3 7a01 	vstr	s15, [r3, #4]
        }
    }

    // Apply backlash offset to reference
    float32_t pos_ref_compensated = pos_ref + ctrl->backlash_offset;
 80011ec:	68fb      	ldr	r3, [r7, #12]
 80011ee:	edd3 7a01 	vldr	s15, [r3, #4]
 80011f2:	ed97 7a02 	vldr	s14, [r7, #8]
 80011f6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011fa:	edc7 7a04 	vstr	s15, [r7, #16]

    // Check if backlash has been taken up
    if (ctrl->state == TRANSITION) {
 80011fe:	68fb      	ldr	r3, [r7, #12]
 8001200:	f993 3009 	ldrsb.w	r3, [r3, #9]
 8001204:	2b00      	cmp	r3, #0
 8001206:	d11e      	bne.n	8001246 <Backlash_Update+0xbe>
        if (fabsf(pos_ref - pos_act) >= ctrl->backlash_width) {
 8001208:	ed97 7a02 	vldr	s14, [r7, #8]
 800120c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001210:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001214:	eeb0 7ae7 	vabs.f32	s14, s15
 8001218:	68fb      	ldr	r3, [r7, #12]
 800121a:	edd3 7a00 	vldr	s15, [r3]
 800121e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001222:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001226:	db0e      	blt.n	8001246 <Backlash_Update+0xbe>
            if (direction_now > 0) {
 8001228:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800122c:	2b00      	cmp	r3, #0
 800122e:	dd03      	ble.n	8001238 <Backlash_Update+0xb0>
                ctrl->state = ENGAGED_POS;
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	2201      	movs	r2, #1
 8001234:	725a      	strb	r2, [r3, #9]
 8001236:	e002      	b.n	800123e <Backlash_Update+0xb6>
            } else {
                ctrl->state = ENGAGED_NEG;
 8001238:	68fb      	ldr	r3, [r7, #12]
 800123a:	22ff      	movs	r2, #255	@ 0xff
 800123c:	725a      	strb	r2, [r3, #9]
            }
            ctrl->backlash_offset = 0.0f;
 800123e:	68fb      	ldr	r3, [r7, #12]
 8001240:	f04f 0200 	mov.w	r2, #0
 8001244:	605a      	str	r2, [r3, #4]
        }
    }

    return pos_ref_compensated;
 8001246:	693b      	ldr	r3, [r7, #16]
 8001248:	ee07 3a90 	vmov	s15, r3
}
 800124c:	eeb0 0a67 	vmov.f32	s0, s15
 8001250:	3718      	adds	r7, #24
 8001252:	46bd      	mov	sp, r7
 8001254:	bd80      	pop	{r7, pc}

08001256 <modbus_heartbeat>:

void modbus_heartbeat_init(ModbusHandleTypedef *hmodbus) {
	hmodbus->RegisterAddress[0x00].U16 = 22881;
}

void modbus_heartbeat(ModbusHandleTypedef *hmodbus) {
 8001256:	b480      	push	{r7}
 8001258:	b083      	sub	sp, #12
 800125a:	af00      	add	r7, sp, #0
 800125c:	6078      	str	r0, [r7, #4]
	//if (hmodbus->RegisterAddress[0x00].U16 == 18537) {
	hmodbus->RegisterAddress[0x00].U16 = 22881;
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	685b      	ldr	r3, [r3, #4]
 8001262:	f645 1261 	movw	r2, #22881	@ 0x5961
 8001266:	801a      	strh	r2, [r3, #0]
	//}
}
 8001268:	bf00      	nop
 800126a:	370c      	adds	r7, #12
 800126c:	46bd      	mov	sp, r7
 800126e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001272:	4770      	bx	lr

08001274 <modbus_Base_System_Status>:

uint8_t modbus_Base_System_Status(ModbusHandleTypedef *hmodbus) {
 8001274:	b480      	push	{r7}
 8001276:	b085      	sub	sp, #20
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]
	uint8_t status = hmodbus->RegisterAddress[0x01].U16;
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	685b      	ldr	r3, [r3, #4]
 8001280:	3302      	adds	r3, #2
 8001282:	881b      	ldrh	r3, [r3, #0]
 8001284:	73fb      	strb	r3, [r7, #15]
	return status;
 8001286:	7bfb      	ldrb	r3, [r7, #15]
}
 8001288:	4618      	mov	r0, r3
 800128a:	3714      	adds	r7, #20
 800128c:	46bd      	mov	sp, r7
 800128e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001292:	4770      	bx	lr

08001294 <R_Theta_moving_Status>:
//
//	}
	return status;
}

void R_Theta_moving_Status(ModbusHandleTypedef *hmodbus, uint8_t Moving_Status) {
 8001294:	b480      	push	{r7}
 8001296:	b083      	sub	sp, #12
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
 800129c:	460b      	mov	r3, r1
 800129e:	70fb      	strb	r3, [r7, #3]
	hmodbus->RegisterAddress[0x10].U16 = Moving_Status;
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	685b      	ldr	r3, [r3, #4]
 80012a4:	3320      	adds	r3, #32
 80012a6:	78fa      	ldrb	r2, [r7, #3]
 80012a8:	b292      	uxth	r2, r2
 80012aa:	801a      	strh	r2, [r3, #0]
}
 80012ac:	bf00      	nop
 80012ae:	370c      	adds	r7, #12
 80012b0:	46bd      	mov	sp, r7
 80012b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b6:	4770      	bx	lr

080012b8 <modbus_Update_All>:
void modbus_theta_acceleration(ModbusHandleTypedef *hmodbus, float theta_accel) {
	hmodbus->RegisterAddress[0x16].U16 = theta_accel * 10.0;
}
void modbus_Update_All(ModbusHandleTypedef *hmodbus, float r_pos,
		float theta_pos, float r_Velo, float theta_Velo, float r_accel,
		float theta_accel) {
 80012b8:	b480      	push	{r7}
 80012ba:	b089      	sub	sp, #36	@ 0x24
 80012bc:	af00      	add	r7, sp, #0
 80012be:	61f8      	str	r0, [r7, #28]
 80012c0:	ed87 0a06 	vstr	s0, [r7, #24]
 80012c4:	edc7 0a05 	vstr	s1, [r7, #20]
 80012c8:	ed87 1a04 	vstr	s2, [r7, #16]
 80012cc:	edc7 1a03 	vstr	s3, [r7, #12]
 80012d0:	ed87 2a02 	vstr	s4, [r7, #8]
 80012d4:	edc7 2a01 	vstr	s5, [r7, #4]
	hmodbus->RegisterAddress[0x11].U16 = r_pos;
 80012d8:	69fb      	ldr	r3, [r7, #28]
 80012da:	685b      	ldr	r3, [r3, #4]
 80012dc:	3322      	adds	r3, #34	@ 0x22
 80012de:	edd7 7a06 	vldr	s15, [r7, #24]
 80012e2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80012e6:	ee17 2a90 	vmov	r2, s15
 80012ea:	b292      	uxth	r2, r2
 80012ec:	801a      	strh	r2, [r3, #0]
	hmodbus->RegisterAddress[0x12].U16 = theta_pos;
 80012ee:	69fb      	ldr	r3, [r7, #28]
 80012f0:	685b      	ldr	r3, [r3, #4]
 80012f2:	3324      	adds	r3, #36	@ 0x24
 80012f4:	edd7 7a05 	vldr	s15, [r7, #20]
 80012f8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80012fc:	ee17 2a90 	vmov	r2, s15
 8001300:	b292      	uxth	r2, r2
 8001302:	801a      	strh	r2, [r3, #0]
	hmodbus->RegisterAddress[0x13].U16 = r_Velo;
 8001304:	69fb      	ldr	r3, [r7, #28]
 8001306:	685b      	ldr	r3, [r3, #4]
 8001308:	3326      	adds	r3, #38	@ 0x26
 800130a:	edd7 7a04 	vldr	s15, [r7, #16]
 800130e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001312:	ee17 2a90 	vmov	r2, s15
 8001316:	b292      	uxth	r2, r2
 8001318:	801a      	strh	r2, [r3, #0]
	hmodbus->RegisterAddress[0x14].U16 = theta_Velo;
 800131a:	69fb      	ldr	r3, [r7, #28]
 800131c:	685b      	ldr	r3, [r3, #4]
 800131e:	3328      	adds	r3, #40	@ 0x28
 8001320:	edd7 7a03 	vldr	s15, [r7, #12]
 8001324:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001328:	ee17 2a90 	vmov	r2, s15
 800132c:	b292      	uxth	r2, r2
 800132e:	801a      	strh	r2, [r3, #0]
	hmodbus->RegisterAddress[0x15].U16 = r_accel;
 8001330:	69fb      	ldr	r3, [r7, #28]
 8001332:	685b      	ldr	r3, [r3, #4]
 8001334:	332a      	adds	r3, #42	@ 0x2a
 8001336:	edd7 7a02 	vldr	s15, [r7, #8]
 800133a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800133e:	ee17 2a90 	vmov	r2, s15
 8001342:	b292      	uxth	r2, r2
 8001344:	801a      	strh	r2, [r3, #0]
	hmodbus->RegisterAddress[0x16].U16 = theta_accel;
 8001346:	69fb      	ldr	r3, [r7, #28]
 8001348:	685b      	ldr	r3, [r3, #4]
 800134a:	332c      	adds	r3, #44	@ 0x2c
 800134c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001350:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001354:	ee17 2a90 	vmov	r2, s15
 8001358:	b292      	uxth	r2, r2
 800135a:	801a      	strh	r2, [r3, #0]
}
 800135c:	bf00      	nop
 800135e:	3724      	adds	r7, #36	@ 0x24
 8001360:	46bd      	mov	sp, r7
 8001362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001366:	4770      	bx	lr

08001368 <set_Target_Position_ten_points>:

void set_Target_Position_ten_points(ModbusHandleTypedef *hmodbus, float r_pos,
		float theta_pos, uint8_t index) //
{
 8001368:	b480      	push	{r7}
 800136a:	b085      	sub	sp, #20
 800136c:	af00      	add	r7, sp, #0
 800136e:	60f8      	str	r0, [r7, #12]
 8001370:	ed87 0a02 	vstr	s0, [r7, #8]
 8001374:	edc7 0a01 	vstr	s1, [r7, #4]
 8001378:	460b      	mov	r3, r1
 800137a:	70fb      	strb	r3, [r7, #3]
	if (index >= 0 && index <= 9) {
 800137c:	78fb      	ldrb	r3, [r7, #3]
 800137e:	2b09      	cmp	r3, #9
 8001380:	d81c      	bhi.n	80013bc <set_Target_Position_ten_points+0x54>
		hmodbus->RegisterAddress[0x20 + index * 2].U16 = r_pos;
 8001382:	68fb      	ldr	r3, [r7, #12]
 8001384:	685a      	ldr	r2, [r3, #4]
 8001386:	78fb      	ldrb	r3, [r7, #3]
 8001388:	3310      	adds	r3, #16
 800138a:	009b      	lsls	r3, r3, #2
 800138c:	4413      	add	r3, r2
 800138e:	edd7 7a02 	vldr	s15, [r7, #8]
 8001392:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001396:	ee17 2a90 	vmov	r2, s15
 800139a:	b292      	uxth	r2, r2
 800139c:	801a      	strh	r2, [r3, #0]
		hmodbus->RegisterAddress[0x20 + (index * 2) + 1].U16 = theta_pos;
 800139e:	68fb      	ldr	r3, [r7, #12]
 80013a0:	685a      	ldr	r2, [r3, #4]
 80013a2:	78fb      	ldrb	r3, [r7, #3]
 80013a4:	005b      	lsls	r3, r3, #1
 80013a6:	3321      	adds	r3, #33	@ 0x21
 80013a8:	005b      	lsls	r3, r3, #1
 80013aa:	4413      	add	r3, r2
 80013ac:	edd7 7a01 	vldr	s15, [r7, #4]
 80013b0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80013b4:	ee17 2a90 	vmov	r2, s15
 80013b8:	b292      	uxth	r2, r2
 80013ba:	801a      	strh	r2, [r3, #0]
	}
}
 80013bc:	bf00      	nop
 80013be:	3714      	adds	r7, #20
 80013c0:	46bd      	mov	sp, r7
 80013c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c6:	4770      	bx	lr

080013c8 <modbus_set_goal_r_position>:
uint16_t modbus_set_goal_r_position(ModbusHandleTypedef *hmodbus) {
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b084      	sub	sp, #16
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]
	uint16_t goal_r_position = hmodbus->RegisterAddress[0x40].U16;
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	685b      	ldr	r3, [r3, #4]
 80013d4:	3380      	adds	r3, #128	@ 0x80
 80013d6:	881b      	ldrh	r3, [r3, #0]
 80013d8:	81fb      	strh	r3, [r7, #14]
	return goal_r_position / 10.0;
 80013da:	89fb      	ldrh	r3, [r7, #14]
 80013dc:	4618      	mov	r0, r3
 80013de:	f7ff f86d 	bl	80004bc <__aeabi_i2d>
 80013e2:	f04f 0200 	mov.w	r2, #0
 80013e6:	4b07      	ldr	r3, [pc, #28]	@ (8001404 <modbus_set_goal_r_position+0x3c>)
 80013e8:	f7ff f9fc 	bl	80007e4 <__aeabi_ddiv>
 80013ec:	4602      	mov	r2, r0
 80013ee:	460b      	mov	r3, r1
 80013f0:	4610      	mov	r0, r2
 80013f2:	4619      	mov	r1, r3
 80013f4:	f7ff fb7c 	bl	8000af0 <__aeabi_d2uiz>
 80013f8:	4603      	mov	r3, r0
 80013fa:	b29b      	uxth	r3, r3
}
 80013fc:	4618      	mov	r0, r3
 80013fe:	3710      	adds	r7, #16
 8001400:	46bd      	mov	sp, r7
 8001402:	bd80      	pop	{r7, pc}
 8001404:	40240000 	.word	0x40240000

08001408 <modbus_set_goal_theta_position>:
uint16_t modbus_set_goal_theta_position(ModbusHandleTypedef *hmodbus) {
 8001408:	b580      	push	{r7, lr}
 800140a:	b084      	sub	sp, #16
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
	uint16_t goal_theta_position = hmodbus->RegisterAddress[0x41].U16;
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	685b      	ldr	r3, [r3, #4]
 8001414:	3382      	adds	r3, #130	@ 0x82
 8001416:	881b      	ldrh	r3, [r3, #0]
 8001418:	81fb      	strh	r3, [r7, #14]
	return goal_theta_position / 10.0;
 800141a:	89fb      	ldrh	r3, [r7, #14]
 800141c:	4618      	mov	r0, r3
 800141e:	f7ff f84d 	bl	80004bc <__aeabi_i2d>
 8001422:	f04f 0200 	mov.w	r2, #0
 8001426:	4b07      	ldr	r3, [pc, #28]	@ (8001444 <modbus_set_goal_theta_position+0x3c>)
 8001428:	f7ff f9dc 	bl	80007e4 <__aeabi_ddiv>
 800142c:	4602      	mov	r2, r0
 800142e:	460b      	mov	r3, r1
 8001430:	4610      	mov	r0, r2
 8001432:	4619      	mov	r1, r3
 8001434:	f7ff fb5c 	bl	8000af0 <__aeabi_d2uiz>
 8001438:	4603      	mov	r3, r0
 800143a:	b29b      	uxth	r3, r3
}
 800143c:	4618      	mov	r0, r3
 800143e:	3710      	adds	r7, #16
 8001440:	46bd      	mov	sp, r7
 8001442:	bd80      	pop	{r7, pc}
 8001444:	40240000 	.word	0x40240000

08001448 <Coordinate_Base_to_Robot>:

Robot_goal_point Coordinate_Base_to_Robot(Robot_goal_point *Goal_point,
		float r_position, float theta_position) {
 8001448:	b5b0      	push	{r4, r5, r7, lr}
 800144a:	b08c      	sub	sp, #48	@ 0x30
 800144c:	af00      	add	r7, sp, #0
 800144e:	6178      	str	r0, [r7, #20]
 8001450:	ed87 0a04 	vstr	s0, [r7, #16]
 8001454:	edc7 0a03 	vstr	s1, [r7, #12]

	Goal_point->r_goal_position = 0;
 8001458:	697b      	ldr	r3, [r7, #20]
 800145a:	f04f 0200 	mov.w	r2, #0
 800145e:	601a      	str	r2, [r3, #0]
	Goal_point->theta_goal_position = 0;
 8001460:	697b      	ldr	r3, [r7, #20]
 8001462:	f04f 0200 	mov.w	r2, #0
 8001466:	605a      	str	r2, [r3, #4]

	float prismatic_pos;
	float beta = pow(r_position, 2) + pow(Offet, 2);
 8001468:	6938      	ldr	r0, [r7, #16]
 800146a:	f7ff f839 	bl	80004e0 <__aeabi_f2d>
 800146e:	4602      	mov	r2, r0
 8001470:	460b      	mov	r3, r1
 8001472:	ed9f 1bc9 	vldr	d1, [pc, #804]	@ 8001798 <Coordinate_Base_to_Robot+0x350>
 8001476:	ec43 2b10 	vmov	d0, r2, r3
 800147a:	f00d ff8f 	bl	800f39c <pow>
 800147e:	ec51 0b10 	vmov	r0, r1, d0
 8001482:	f04f 0200 	mov.w	r2, #0
 8001486:	4bc6      	ldr	r3, [pc, #792]	@ (80017a0 <Coordinate_Base_to_Robot+0x358>)
 8001488:	f7fe fecc 	bl	8000224 <__adddf3>
 800148c:	4602      	mov	r2, r0
 800148e:	460b      	mov	r3, r1
 8001490:	4610      	mov	r0, r2
 8001492:	4619      	mov	r1, r3
 8001494:	f7ff fb4c 	bl	8000b30 <__aeabi_d2f>
 8001498:	4603      	mov	r3, r0
 800149a:	62bb      	str	r3, [r7, #40]	@ 0x28
	float gamma = -2 * r_position * Offet;
 800149c:	edd7 7a04 	vldr	s15, [r7, #16]
 80014a0:	eeb8 7a00 	vmov.f32	s14, #128	@ 0xc0000000 -2.0
 80014a4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80014a8:	ed9f 7abe 	vldr	s14, [pc, #760]	@ 80017a4 <Coordinate_Base_to_Robot+0x35c>
 80014ac:	ee67 7a87 	vmul.f32	s15, s15, s14
 80014b0:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

	if (theta_position >= 0 && theta_position <= 90) // quadrant 1
 80014b4:	edd7 7a03 	vldr	s15, [r7, #12]
 80014b8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80014bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014c0:	db2f      	blt.n	8001522 <Coordinate_Base_to_Robot+0xda>
 80014c2:	edd7 7a03 	vldr	s15, [r7, #12]
 80014c6:	ed9f 7abb 	vldr	s14, [pc, #748]	@ 80017b4 <Coordinate_Base_to_Robot+0x36c>
 80014ca:	eef4 7ac7 	vcmpe.f32	s15, s14
 80014ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014d2:	d826      	bhi.n	8001522 <Coordinate_Base_to_Robot+0xda>
			{
		//Goal_point->theta_goal_position = degree_to_rad(90 - alpha);
		prismatic_pos = sqrt(beta - gamma * cosf(theta_position + 90));
 80014d4:	edd7 7a03 	vldr	s15, [r7, #12]
 80014d8:	ed9f 7ab6 	vldr	s14, [pc, #728]	@ 80017b4 <Coordinate_Base_to_Robot+0x36c>
 80014dc:	ee77 7a87 	vadd.f32	s15, s15, s14
 80014e0:	eeb0 0a67 	vmov.f32	s0, s15
 80014e4:	f00e f81c 	bl	800f520 <cosf>
 80014e8:	eeb0 7a40 	vmov.f32	s14, s0
 80014ec:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80014f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014f4:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 80014f8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80014fc:	ee17 0a90 	vmov	r0, s15
 8001500:	f7fe ffee 	bl	80004e0 <__aeabi_f2d>
 8001504:	4602      	mov	r2, r0
 8001506:	460b      	mov	r3, r1
 8001508:	ec43 2b10 	vmov	d0, r2, r3
 800150c:	f00d ffb6 	bl	800f47c <sqrt>
 8001510:	ec53 2b10 	vmov	r2, r3, d0
 8001514:	4610      	mov	r0, r2
 8001516:	4619      	mov	r1, r3
 8001518:	f7ff fb0a 	bl	8000b30 <__aeabi_d2f>
 800151c:	4603      	mov	r3, r0
 800151e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001520:	e0a7      	b.n	8001672 <Coordinate_Base_to_Robot+0x22a>
//		Goal_point->r_goal_position = sqrt(
//				beta - gamma * cosf(theta_position + 90));
	} else if (theta_position >= 90 && theta_position <= 180) // quadrant 2
 8001522:	edd7 7a03 	vldr	s15, [r7, #12]
 8001526:	ed9f 7aa3 	vldr	s14, [pc, #652]	@ 80017b4 <Coordinate_Base_to_Robot+0x36c>
 800152a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800152e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001532:	db2f      	blt.n	8001594 <Coordinate_Base_to_Robot+0x14c>
 8001534:	edd7 7a03 	vldr	s15, [r7, #12]
 8001538:	ed9f 7a9b 	vldr	s14, [pc, #620]	@ 80017a8 <Coordinate_Base_to_Robot+0x360>
 800153c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001540:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001544:	d826      	bhi.n	8001594 <Coordinate_Base_to_Robot+0x14c>
			{
		//Goal_point->theta_goal_position = degree_to_rad(alpha + 90);
		prismatic_pos = sqrt(beta - gamma * cosf(180 - theta_position));
 8001546:	ed9f 7a98 	vldr	s14, [pc, #608]	@ 80017a8 <Coordinate_Base_to_Robot+0x360>
 800154a:	edd7 7a03 	vldr	s15, [r7, #12]
 800154e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001552:	eeb0 0a67 	vmov.f32	s0, s15
 8001556:	f00d ffe3 	bl	800f520 <cosf>
 800155a:	eeb0 7a40 	vmov.f32	s14, s0
 800155e:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001562:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001566:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800156a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800156e:	ee17 0a90 	vmov	r0, s15
 8001572:	f7fe ffb5 	bl	80004e0 <__aeabi_f2d>
 8001576:	4602      	mov	r2, r0
 8001578:	460b      	mov	r3, r1
 800157a:	ec43 2b10 	vmov	d0, r2, r3
 800157e:	f00d ff7d 	bl	800f47c <sqrt>
 8001582:	ec53 2b10 	vmov	r2, r3, d0
 8001586:	4610      	mov	r0, r2
 8001588:	4619      	mov	r1, r3
 800158a:	f7ff fad1 	bl	8000b30 <__aeabi_d2f>
 800158e:	4603      	mov	r3, r0
 8001590:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001592:	e06e      	b.n	8001672 <Coordinate_Base_to_Robot+0x22a>
//		Goal_point->r_goal_position = sqrt(
//				beta - gamma * cosf(180 - theta_position));
	} else if (theta_position <= 0 && theta_position >= -90) // quadrant 3
 8001594:	edd7 7a03 	vldr	s15, [r7, #12]
 8001598:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800159c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015a0:	d82f      	bhi.n	8001602 <Coordinate_Base_to_Robot+0x1ba>
 80015a2:	edd7 7a03 	vldr	s15, [r7, #12]
 80015a6:	ed9f 7a81 	vldr	s14, [pc, #516]	@ 80017ac <Coordinate_Base_to_Robot+0x364>
 80015aa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80015ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015b2:	db26      	blt.n	8001602 <Coordinate_Base_to_Robot+0x1ba>
			{
		//Goal_point->theta_goal_position = degree_to_rad(alpha + 90);
		prismatic_pos = sqrt(beta - gamma * cosf(theta_position - 90));
 80015b4:	edd7 7a03 	vldr	s15, [r7, #12]
 80015b8:	ed9f 7a7e 	vldr	s14, [pc, #504]	@ 80017b4 <Coordinate_Base_to_Robot+0x36c>
 80015bc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80015c0:	eeb0 0a67 	vmov.f32	s0, s15
 80015c4:	f00d ffac 	bl	800f520 <cosf>
 80015c8:	eeb0 7a40 	vmov.f32	s14, s0
 80015cc:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80015d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80015d4:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 80015d8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80015dc:	ee17 0a90 	vmov	r0, s15
 80015e0:	f7fe ff7e 	bl	80004e0 <__aeabi_f2d>
 80015e4:	4602      	mov	r2, r0
 80015e6:	460b      	mov	r3, r1
 80015e8:	ec43 2b10 	vmov	d0, r2, r3
 80015ec:	f00d ff46 	bl	800f47c <sqrt>
 80015f0:	ec53 2b10 	vmov	r2, r3, d0
 80015f4:	4610      	mov	r0, r2
 80015f6:	4619      	mov	r1, r3
 80015f8:	f7ff fa9a 	bl	8000b30 <__aeabi_d2f>
 80015fc:	4603      	mov	r3, r0
 80015fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001600:	e037      	b.n	8001672 <Coordinate_Base_to_Robot+0x22a>
//		Goal_point->r_goal_position = sqrt(
//				beta - gamma * cosf(theta_position - 90));
	} else if (theta_position <= -90 && theta_position >= -180) // quadrant 4
 8001602:	edd7 7a03 	vldr	s15, [r7, #12]
 8001606:	ed9f 7a69 	vldr	s14, [pc, #420]	@ 80017ac <Coordinate_Base_to_Robot+0x364>
 800160a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800160e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001612:	d82e      	bhi.n	8001672 <Coordinate_Base_to_Robot+0x22a>
 8001614:	edd7 7a03 	vldr	s15, [r7, #12]
 8001618:	ed9f 7a65 	vldr	s14, [pc, #404]	@ 80017b0 <Coordinate_Base_to_Robot+0x368>
 800161c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001620:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001624:	db25      	blt.n	8001672 <Coordinate_Base_to_Robot+0x22a>
			{
//		Goal_point->theta_goal_position = degree_to_rad(90 - alpha);
//		Goal_point->r_goal_position = sqrt(
//				beta - gamma * cosf(90 - theta_position));
		prismatic_pos = sqrt(beta - gamma * cosf(90 - theta_position));
 8001626:	ed9f 7a63 	vldr	s14, [pc, #396]	@ 80017b4 <Coordinate_Base_to_Robot+0x36c>
 800162a:	edd7 7a03 	vldr	s15, [r7, #12]
 800162e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001632:	eeb0 0a67 	vmov.f32	s0, s15
 8001636:	f00d ff73 	bl	800f520 <cosf>
 800163a:	eeb0 7a40 	vmov.f32	s14, s0
 800163e:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001642:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001646:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800164a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800164e:	ee17 0a90 	vmov	r0, s15
 8001652:	f7fe ff45 	bl	80004e0 <__aeabi_f2d>
 8001656:	4602      	mov	r2, r0
 8001658:	460b      	mov	r3, r1
 800165a:	ec43 2b10 	vmov	d0, r2, r3
 800165e:	f00d ff0d 	bl	800f47c <sqrt>
 8001662:	ec53 2b10 	vmov	r2, r3, d0
 8001666:	4610      	mov	r0, r2
 8001668:	4619      	mov	r1, r3
 800166a:	f7ff fa61 	bl	8000b30 <__aeabi_d2f>
 800166e:	4603      	mov	r3, r0
 8001670:	62fb      	str	r3, [r7, #44]	@ 0x2c
	}

	float alpha = acos(
			pow(r_position, 2) - pow(prismatic_pos, 2)
 8001672:	6938      	ldr	r0, [r7, #16]
 8001674:	f7fe ff34 	bl	80004e0 <__aeabi_f2d>
 8001678:	4602      	mov	r2, r0
 800167a:	460b      	mov	r3, r1
 800167c:	ed9f 1b46 	vldr	d1, [pc, #280]	@ 8001798 <Coordinate_Base_to_Robot+0x350>
 8001680:	ec43 2b10 	vmov	d0, r2, r3
 8001684:	f00d fe8a 	bl	800f39c <pow>
 8001688:	ec55 4b10 	vmov	r4, r5, d0
 800168c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800168e:	f7fe ff27 	bl	80004e0 <__aeabi_f2d>
 8001692:	4602      	mov	r2, r0
 8001694:	460b      	mov	r3, r1
 8001696:	ed9f 1b40 	vldr	d1, [pc, #256]	@ 8001798 <Coordinate_Base_to_Robot+0x350>
 800169a:	ec43 2b10 	vmov	d0, r2, r3
 800169e:	f00d fe7d 	bl	800f39c <pow>
 80016a2:	ec53 2b10 	vmov	r2, r3, d0
 80016a6:	4620      	mov	r0, r4
 80016a8:	4629      	mov	r1, r5
 80016aa:	f7fe fdb9 	bl	8000220 <__aeabi_dsub>
 80016ae:	4602      	mov	r2, r0
 80016b0:	460b      	mov	r3, r1
 80016b2:	4614      	mov	r4, r2
 80016b4:	461d      	mov	r5, r3
					- pow(Offet, 2) / (-2 * prismatic_pos * Offet));
 80016b6:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80016ba:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80016be:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 80017a4 <Coordinate_Base_to_Robot+0x35c>
 80016c2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80016c6:	ee17 0a90 	vmov	r0, s15
 80016ca:	f7fe ff09 	bl	80004e0 <__aeabi_f2d>
 80016ce:	4602      	mov	r2, r0
 80016d0:	460b      	mov	r3, r1
 80016d2:	f04f 0000 	mov.w	r0, #0
 80016d6:	4932      	ldr	r1, [pc, #200]	@ (80017a0 <Coordinate_Base_to_Robot+0x358>)
 80016d8:	f7ff f884 	bl	80007e4 <__aeabi_ddiv>
 80016dc:	4602      	mov	r2, r0
 80016de:	460b      	mov	r3, r1
	float alpha = acos(
 80016e0:	4620      	mov	r0, r4
 80016e2:	4629      	mov	r1, r5
 80016e4:	f7fe fd9e 	bl	8000224 <__adddf3>
 80016e8:	4602      	mov	r2, r0
 80016ea:	460b      	mov	r3, r1
 80016ec:	ec43 2b17 	vmov	d7, r2, r3
 80016f0:	eeb0 0a47 	vmov.f32	s0, s14
 80016f4:	eef0 0a67 	vmov.f32	s1, s15
 80016f8:	f00d fe1c 	bl	800f334 <acos>
 80016fc:	ec53 2b10 	vmov	r2, r3, d0
 8001700:	4610      	mov	r0, r2
 8001702:	4619      	mov	r1, r3
 8001704:	f7ff fa14 	bl	8000b30 <__aeabi_d2f>
 8001708:	4603      	mov	r3, r0
 800170a:	623b      	str	r3, [r7, #32]

	if (theta_position >= 0 && theta_position <= 90) // quadrant 1
 800170c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001710:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001714:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001718:	db4e      	blt.n	80017b8 <Coordinate_Base_to_Robot+0x370>
 800171a:	edd7 7a03 	vldr	s15, [r7, #12]
 800171e:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 80017b4 <Coordinate_Base_to_Robot+0x36c>
 8001722:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001726:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800172a:	d845      	bhi.n	80017b8 <Coordinate_Base_to_Robot+0x370>
			{
		Goal_point->theta_goal_position = degree_to_rad(90 - alpha);
 800172c:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 80017b4 <Coordinate_Base_to_Robot+0x36c>
 8001730:	edd7 7a08 	vldr	s15, [r7, #32]
 8001734:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001738:	eeb0 0a67 	vmov.f32	s0, s15
 800173c:	f000 fb4c 	bl	8001dd8 <degree_to_rad>
 8001740:	eef0 7a40 	vmov.f32	s15, s0
 8001744:	697b      	ldr	r3, [r7, #20]
 8001746:	edc3 7a01 	vstr	s15, [r3, #4]
		prismatic_pos = sqrt(beta - gamma * cosf(theta_position + 90));
 800174a:	edd7 7a03 	vldr	s15, [r7, #12]
 800174e:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 80017b4 <Coordinate_Base_to_Robot+0x36c>
 8001752:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001756:	eeb0 0a67 	vmov.f32	s0, s15
 800175a:	f00d fee1 	bl	800f520 <cosf>
 800175e:	eeb0 7a40 	vmov.f32	s14, s0
 8001762:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001766:	ee67 7a27 	vmul.f32	s15, s14, s15
 800176a:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800176e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001772:	ee17 0a90 	vmov	r0, s15
 8001776:	f7fe feb3 	bl	80004e0 <__aeabi_f2d>
 800177a:	4602      	mov	r2, r0
 800177c:	460b      	mov	r3, r1
 800177e:	ec43 2b10 	vmov	d0, r2, r3
 8001782:	f00d fe7b 	bl	800f47c <sqrt>
 8001786:	ec53 2b10 	vmov	r2, r3, d0
 800178a:	4610      	mov	r0, r2
 800178c:	4619      	mov	r1, r3
 800178e:	f7ff f9cf 	bl	8000b30 <__aeabi_d2f>
 8001792:	4603      	mov	r3, r0
 8001794:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001796:	e0e4      	b.n	8001962 <Coordinate_Base_to_Robot+0x51a>
 8001798:	00000000 	.word	0x00000000
 800179c:	40000000 	.word	0x40000000
 80017a0:	410c2000 	.word	0x410c2000
 80017a4:	43f00000 	.word	0x43f00000
 80017a8:	43340000 	.word	0x43340000
 80017ac:	c2b40000 	.word	0xc2b40000
 80017b0:	c3340000 	.word	0xc3340000
 80017b4:	42b40000 	.word	0x42b40000
	} else if (theta_position >= 90 && theta_position <= 180) // quadrant 2
 80017b8:	edd7 7a03 	vldr	s15, [r7, #12]
 80017bc:	ed1f 7a03 	vldr	s14, [pc, #-12]	@ 80017b4 <Coordinate_Base_to_Robot+0x36c>
 80017c0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017c8:	db3e      	blt.n	8001848 <Coordinate_Base_to_Robot+0x400>
 80017ca:	edd7 7a03 	vldr	s15, [r7, #12]
 80017ce:	ed1f 7a0a 	vldr	s14, [pc, #-40]	@ 80017a8 <Coordinate_Base_to_Robot+0x360>
 80017d2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017da:	d835      	bhi.n	8001848 <Coordinate_Base_to_Robot+0x400>
			{
		Goal_point->theta_goal_position = degree_to_rad(alpha + 90);
 80017dc:	edd7 7a08 	vldr	s15, [r7, #32]
 80017e0:	ed1f 7a0c 	vldr	s14, [pc, #-48]	@ 80017b4 <Coordinate_Base_to_Robot+0x36c>
 80017e4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80017e8:	eeb0 0a67 	vmov.f32	s0, s15
 80017ec:	f000 faf4 	bl	8001dd8 <degree_to_rad>
 80017f0:	eef0 7a40 	vmov.f32	s15, s0
 80017f4:	697b      	ldr	r3, [r7, #20]
 80017f6:	edc3 7a01 	vstr	s15, [r3, #4]
		prismatic_pos = sqrt(beta - gamma * cosf(180 - theta_position));
 80017fa:	ed1f 7a15 	vldr	s14, [pc, #-84]	@ 80017a8 <Coordinate_Base_to_Robot+0x360>
 80017fe:	edd7 7a03 	vldr	s15, [r7, #12]
 8001802:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001806:	eeb0 0a67 	vmov.f32	s0, s15
 800180a:	f00d fe89 	bl	800f520 <cosf>
 800180e:	eeb0 7a40 	vmov.f32	s14, s0
 8001812:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001816:	ee67 7a27 	vmul.f32	s15, s14, s15
 800181a:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800181e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001822:	ee17 0a90 	vmov	r0, s15
 8001826:	f7fe fe5b 	bl	80004e0 <__aeabi_f2d>
 800182a:	4602      	mov	r2, r0
 800182c:	460b      	mov	r3, r1
 800182e:	ec43 2b10 	vmov	d0, r2, r3
 8001832:	f00d fe23 	bl	800f47c <sqrt>
 8001836:	ec53 2b10 	vmov	r2, r3, d0
 800183a:	4610      	mov	r0, r2
 800183c:	4619      	mov	r1, r3
 800183e:	f7ff f977 	bl	8000b30 <__aeabi_d2f>
 8001842:	4603      	mov	r3, r0
 8001844:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001846:	e08c      	b.n	8001962 <Coordinate_Base_to_Robot+0x51a>
	} else if (theta_position <= 0 && theta_position >= -90) // quadrant 3
 8001848:	edd7 7a03 	vldr	s15, [r7, #12]
 800184c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001850:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001854:	d83e      	bhi.n	80018d4 <Coordinate_Base_to_Robot+0x48c>
 8001856:	edd7 7a03 	vldr	s15, [r7, #12]
 800185a:	ed1f 7a2c 	vldr	s14, [pc, #-176]	@ 80017ac <Coordinate_Base_to_Robot+0x364>
 800185e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001862:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001866:	db35      	blt.n	80018d4 <Coordinate_Base_to_Robot+0x48c>
			{
		Goal_point->theta_goal_position = degree_to_rad(alpha + 90);
 8001868:	edd7 7a08 	vldr	s15, [r7, #32]
 800186c:	ed1f 7a2f 	vldr	s14, [pc, #-188]	@ 80017b4 <Coordinate_Base_to_Robot+0x36c>
 8001870:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001874:	eeb0 0a67 	vmov.f32	s0, s15
 8001878:	f000 faae 	bl	8001dd8 <degree_to_rad>
 800187c:	eef0 7a40 	vmov.f32	s15, s0
 8001880:	697b      	ldr	r3, [r7, #20]
 8001882:	edc3 7a01 	vstr	s15, [r3, #4]
		prismatic_pos = sqrt(beta - gamma * cosf(theta_position - 90));
 8001886:	edd7 7a03 	vldr	s15, [r7, #12]
 800188a:	ed1f 7a36 	vldr	s14, [pc, #-216]	@ 80017b4 <Coordinate_Base_to_Robot+0x36c>
 800188e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001892:	eeb0 0a67 	vmov.f32	s0, s15
 8001896:	f00d fe43 	bl	800f520 <cosf>
 800189a:	eeb0 7a40 	vmov.f32	s14, s0
 800189e:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80018a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018a6:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 80018aa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80018ae:	ee17 0a90 	vmov	r0, s15
 80018b2:	f7fe fe15 	bl	80004e0 <__aeabi_f2d>
 80018b6:	4602      	mov	r2, r0
 80018b8:	460b      	mov	r3, r1
 80018ba:	ec43 2b10 	vmov	d0, r2, r3
 80018be:	f00d fddd 	bl	800f47c <sqrt>
 80018c2:	ec53 2b10 	vmov	r2, r3, d0
 80018c6:	4610      	mov	r0, r2
 80018c8:	4619      	mov	r1, r3
 80018ca:	f7ff f931 	bl	8000b30 <__aeabi_d2f>
 80018ce:	4603      	mov	r3, r0
 80018d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80018d2:	e046      	b.n	8001962 <Coordinate_Base_to_Robot+0x51a>
	} else if (theta_position <= -90 && theta_position >= -180) // quadrant 4
 80018d4:	edd7 7a03 	vldr	s15, [r7, #12]
 80018d8:	ed1f 7a4c 	vldr	s14, [pc, #-304]	@ 80017ac <Coordinate_Base_to_Robot+0x364>
 80018dc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80018e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018e4:	d83d      	bhi.n	8001962 <Coordinate_Base_to_Robot+0x51a>
 80018e6:	edd7 7a03 	vldr	s15, [r7, #12]
 80018ea:	ed1f 7a4f 	vldr	s14, [pc, #-316]	@ 80017b0 <Coordinate_Base_to_Robot+0x368>
 80018ee:	eef4 7ac7 	vcmpe.f32	s15, s14
 80018f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018f6:	db34      	blt.n	8001962 <Coordinate_Base_to_Robot+0x51a>
			{
		Goal_point->theta_goal_position = degree_to_rad(90 - alpha);
 80018f8:	ed1f 7a52 	vldr	s14, [pc, #-328]	@ 80017b4 <Coordinate_Base_to_Robot+0x36c>
 80018fc:	edd7 7a08 	vldr	s15, [r7, #32]
 8001900:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001904:	eeb0 0a67 	vmov.f32	s0, s15
 8001908:	f000 fa66 	bl	8001dd8 <degree_to_rad>
 800190c:	eef0 7a40 	vmov.f32	s15, s0
 8001910:	697b      	ldr	r3, [r7, #20]
 8001912:	edc3 7a01 	vstr	s15, [r3, #4]
		prismatic_pos = sqrt(beta - gamma * cosf(90 - theta_position));
 8001916:	ed1f 7a59 	vldr	s14, [pc, #-356]	@ 80017b4 <Coordinate_Base_to_Robot+0x36c>
 800191a:	edd7 7a03 	vldr	s15, [r7, #12]
 800191e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001922:	eeb0 0a67 	vmov.f32	s0, s15
 8001926:	f00d fdfb 	bl	800f520 <cosf>
 800192a:	eeb0 7a40 	vmov.f32	s14, s0
 800192e:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001932:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001936:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800193a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800193e:	ee17 0a90 	vmov	r0, s15
 8001942:	f7fe fdcd 	bl	80004e0 <__aeabi_f2d>
 8001946:	4602      	mov	r2, r0
 8001948:	460b      	mov	r3, r1
 800194a:	ec43 2b10 	vmov	d0, r2, r3
 800194e:	f00d fd95 	bl	800f47c <sqrt>
 8001952:	ec53 2b10 	vmov	r2, r3, d0
 8001956:	4610      	mov	r0, r2
 8001958:	4619      	mov	r1, r3
 800195a:	f7ff f8e9 	bl	8000b30 <__aeabi_d2f>
 800195e:	4603      	mov	r3, r0
 8001960:	62fb      	str	r3, [r7, #44]	@ 0x2c
	}

	Goal_point->r_goal_position = prismatic_pos;
 8001962:	697b      	ldr	r3, [r7, #20]
 8001964:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001966:	601a      	str	r2, [r3, #0]

	return *Goal_point;
 8001968:	697a      	ldr	r2, [r7, #20]
 800196a:	f107 0318 	add.w	r3, r7, #24
 800196e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001972:	e883 0003 	stmia.w	r3, {r0, r1}
 8001976:	69ba      	ldr	r2, [r7, #24]
 8001978:	69fb      	ldr	r3, [r7, #28]
 800197a:	ee07 2a10 	vmov	s14, r2
 800197e:	ee07 3a90 	vmov	s15, r3
}
 8001982:	eeb0 0a47 	vmov.f32	s0, s14
 8001986:	eef0 0a67 	vmov.f32	s1, s15
 800198a:	3730      	adds	r7, #48	@ 0x30
 800198c:	46bd      	mov	sp, r7
 800198e:	bdb0      	pop	{r4, r5, r7, pc}

08001990 <Coordinate_Robot_to_Base>:

Robot_goal_point Coordinate_Robot_to_Base(Robot_goal_point *Goal_point,
		float r_position, float theta_position) {
 8001990:	b5b0      	push	{r4, r5, r7, lr}
 8001992:	b090      	sub	sp, #64	@ 0x40
 8001994:	af00      	add	r7, sp, #0
 8001996:	6178      	str	r0, [r7, #20]
 8001998:	ed87 0a04 	vstr	s0, [r7, #16]
 800199c:	edc7 0a03 	vstr	s1, [r7, #12]

	float theta_position_deg = rad_to_degree(theta_position);
 80019a0:	ed97 0a03 	vldr	s0, [r7, #12]
 80019a4:	f000 f9ec 	bl	8001d80 <rad_to_degree>
 80019a8:	ed87 0a0c 	vstr	s0, [r7, #48]	@ 0x30
	Goal_point->r_goal_position = 0;
 80019ac:	697b      	ldr	r3, [r7, #20]
 80019ae:	f04f 0200 	mov.w	r2, #0
 80019b2:	601a      	str	r2, [r3, #0]
	Goal_point->theta_goal_position = 0;
 80019b4:	697b      	ldr	r3, [r7, #20]
 80019b6:	f04f 0200 	mov.w	r2, #0
 80019ba:	605a      	str	r2, [r3, #4]

	int quadrant = 0;
 80019bc:	2300      	movs	r3, #0
 80019be:	63fb      	str	r3, [r7, #60]	@ 0x3c
	if (theta_position_deg >= 0 && theta_position_deg <= 90) {
 80019c0:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80019c4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80019c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019cc:	db1f      	blt.n	8001a0e <Coordinate_Robot_to_Base+0x7e>
 80019ce:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80019d2:	ed9f 7ad6 	vldr	s14, [pc, #856]	@ 8001d2c <Coordinate_Robot_to_Base+0x39c>
 80019d6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80019da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019de:	d816      	bhi.n	8001a0e <Coordinate_Robot_to_Base+0x7e>
		if (sinf(theta_position) * r_position >= Offet) {
 80019e0:	ed97 0a03 	vldr	s0, [r7, #12]
 80019e4:	f00d fde0 	bl	800f5a8 <sinf>
 80019e8:	eeb0 7a40 	vmov.f32	s14, s0
 80019ec:	edd7 7a04 	vldr	s15, [r7, #16]
 80019f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019f4:	ed9f 7ac8 	vldr	s14, [pc, #800]	@ 8001d18 <Coordinate_Robot_to_Base+0x388>
 80019f8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80019fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a00:	db02      	blt.n	8001a08 <Coordinate_Robot_to_Base+0x78>
			quadrant = 1;
 8001a02:	2301      	movs	r3, #1
 8001a04:	63fb      	str	r3, [r7, #60]	@ 0x3c
		if (sinf(theta_position) * r_position >= Offet) {
 8001a06:	e022      	b.n	8001a4e <Coordinate_Robot_to_Base+0xbe>
		} else {
			quadrant = 4;
 8001a08:	2304      	movs	r3, #4
 8001a0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		if (sinf(theta_position) * r_position >= Offet) {
 8001a0c:	e01f      	b.n	8001a4e <Coordinate_Robot_to_Base+0xbe>
		}
	} else {
		if (cosf(theta_position - degree_to_rad(90.0)) * r_position >= Offet) {
 8001a0e:	ed9f 0ac7 	vldr	s0, [pc, #796]	@ 8001d2c <Coordinate_Robot_to_Base+0x39c>
 8001a12:	f000 f9e1 	bl	8001dd8 <degree_to_rad>
 8001a16:	eeb0 7a40 	vmov.f32	s14, s0
 8001a1a:	edd7 7a03 	vldr	s15, [r7, #12]
 8001a1e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001a22:	eeb0 0a67 	vmov.f32	s0, s15
 8001a26:	f00d fd7b 	bl	800f520 <cosf>
 8001a2a:	eeb0 7a40 	vmov.f32	s14, s0
 8001a2e:	edd7 7a04 	vldr	s15, [r7, #16]
 8001a32:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a36:	ed9f 7ab8 	vldr	s14, [pc, #736]	@ 8001d18 <Coordinate_Robot_to_Base+0x388>
 8001a3a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001a3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a42:	db02      	blt.n	8001a4a <Coordinate_Robot_to_Base+0xba>
			quadrant = 2;
 8001a44:	2302      	movs	r3, #2
 8001a46:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001a48:	e001      	b.n	8001a4e <Coordinate_Robot_to_Base+0xbe>
		} else {
			quadrant = 3;
 8001a4a:	2303      	movs	r3, #3
 8001a4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
		}
	}
	float beta = pow(r_position, 2) + pow(Offet, 2);
 8001a4e:	6938      	ldr	r0, [r7, #16]
 8001a50:	f7fe fd46 	bl	80004e0 <__aeabi_f2d>
 8001a54:	4602      	mov	r2, r0
 8001a56:	460b      	mov	r3, r1
 8001a58:	ed9f 1bad 	vldr	d1, [pc, #692]	@ 8001d10 <Coordinate_Robot_to_Base+0x380>
 8001a5c:	ec43 2b10 	vmov	d0, r2, r3
 8001a60:	f00d fc9c 	bl	800f39c <pow>
 8001a64:	ec51 0b10 	vmov	r0, r1, d0
 8001a68:	f04f 0200 	mov.w	r2, #0
 8001a6c:	4bab      	ldr	r3, [pc, #684]	@ (8001d1c <Coordinate_Robot_to_Base+0x38c>)
 8001a6e:	f7fe fbd9 	bl	8000224 <__adddf3>
 8001a72:	4602      	mov	r2, r0
 8001a74:	460b      	mov	r3, r1
 8001a76:	4610      	mov	r0, r2
 8001a78:	4619      	mov	r1, r3
 8001a7a:	f7ff f859 	bl	8000b30 <__aeabi_d2f>
 8001a7e:	4603      	mov	r3, r0
 8001a80:	62fb      	str	r3, [r7, #44]	@ 0x2c
	float gamma = -2 * r_position * Offet;
 8001a82:	edd7 7a04 	vldr	s15, [r7, #16]
 8001a86:	eeb8 7a00 	vmov.f32	s14, #128	@ 0xc0000000 -2.0
 8001a8a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a8e:	ed9f 7aa2 	vldr	s14, [pc, #648]	@ 8001d18 <Coordinate_Robot_to_Base+0x388>
 8001a92:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a96:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
	float Prismatic_pos;
	float theta;
	if (quadrant == 1) // quadrant 1
 8001a9a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001a9c:	2b01      	cmp	r3, #1
 8001a9e:	d12a      	bne.n	8001af6 <Coordinate_Robot_to_Base+0x166>
			{
		Prismatic_pos = sqrt(
				beta + gamma * cosf(degree_to_rad(90.0) - theta_position));
 8001aa0:	ed9f 0aa2 	vldr	s0, [pc, #648]	@ 8001d2c <Coordinate_Robot_to_Base+0x39c>
 8001aa4:	f000 f998 	bl	8001dd8 <degree_to_rad>
 8001aa8:	eeb0 7a40 	vmov.f32	s14, s0
 8001aac:	edd7 7a03 	vldr	s15, [r7, #12]
 8001ab0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001ab4:	eeb0 0a67 	vmov.f32	s0, s15
 8001ab8:	f00d fd32 	bl	800f520 <cosf>
 8001abc:	eeb0 7a40 	vmov.f32	s14, s0
 8001ac0:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001ac4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001ac8:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001acc:	ee77 7a27 	vadd.f32	s15, s14, s15
		Prismatic_pos = sqrt(
 8001ad0:	ee17 0a90 	vmov	r0, s15
 8001ad4:	f7fe fd04 	bl	80004e0 <__aeabi_f2d>
 8001ad8:	4602      	mov	r2, r0
 8001ada:	460b      	mov	r3, r1
 8001adc:	ec43 2b10 	vmov	d0, r2, r3
 8001ae0:	f00d fccc 	bl	800f47c <sqrt>
 8001ae4:	ec53 2b10 	vmov	r2, r3, d0
 8001ae8:	4610      	mov	r0, r2
 8001aea:	4619      	mov	r1, r3
 8001aec:	f7ff f820 	bl	8000b30 <__aeabi_d2f>
 8001af0:	4603      	mov	r3, r0
 8001af2:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001af4:	e085      	b.n	8001c02 <Coordinate_Robot_to_Base+0x272>

	} else if (quadrant == 2) // quadrant 2
 8001af6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001af8:	2b02      	cmp	r3, #2
 8001afa:	d12a      	bne.n	8001b52 <Coordinate_Robot_to_Base+0x1c2>
			{
		Prismatic_pos = sqrt(
				beta + gamma * cosf(theta_position - degree_to_rad(90.0)));
 8001afc:	ed9f 0a8b 	vldr	s0, [pc, #556]	@ 8001d2c <Coordinate_Robot_to_Base+0x39c>
 8001b00:	f000 f96a 	bl	8001dd8 <degree_to_rad>
 8001b04:	eeb0 7a40 	vmov.f32	s14, s0
 8001b08:	edd7 7a03 	vldr	s15, [r7, #12]
 8001b0c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001b10:	eeb0 0a67 	vmov.f32	s0, s15
 8001b14:	f00d fd04 	bl	800f520 <cosf>
 8001b18:	eeb0 7a40 	vmov.f32	s14, s0
 8001b1c:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001b20:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001b24:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001b28:	ee77 7a27 	vadd.f32	s15, s14, s15
		Prismatic_pos = sqrt(
 8001b2c:	ee17 0a90 	vmov	r0, s15
 8001b30:	f7fe fcd6 	bl	80004e0 <__aeabi_f2d>
 8001b34:	4602      	mov	r2, r0
 8001b36:	460b      	mov	r3, r1
 8001b38:	ec43 2b10 	vmov	d0, r2, r3
 8001b3c:	f00d fc9e 	bl	800f47c <sqrt>
 8001b40:	ec53 2b10 	vmov	r2, r3, d0
 8001b44:	4610      	mov	r0, r2
 8001b46:	4619      	mov	r1, r3
 8001b48:	f7fe fff2 	bl	8000b30 <__aeabi_d2f>
 8001b4c:	4603      	mov	r3, r0
 8001b4e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001b50:	e057      	b.n	8001c02 <Coordinate_Robot_to_Base+0x272>

	} else if (quadrant == 3) // quadrant 3
 8001b52:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001b54:	2b03      	cmp	r3, #3
 8001b56:	d12a      	bne.n	8001bae <Coordinate_Robot_to_Base+0x21e>
			{
		Prismatic_pos = sqrt(
				beta + gamma * cosf(theta_position - degree_to_rad(90.0)));
 8001b58:	ed9f 0a74 	vldr	s0, [pc, #464]	@ 8001d2c <Coordinate_Robot_to_Base+0x39c>
 8001b5c:	f000 f93c 	bl	8001dd8 <degree_to_rad>
 8001b60:	eeb0 7a40 	vmov.f32	s14, s0
 8001b64:	edd7 7a03 	vldr	s15, [r7, #12]
 8001b68:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001b6c:	eeb0 0a67 	vmov.f32	s0, s15
 8001b70:	f00d fcd6 	bl	800f520 <cosf>
 8001b74:	eeb0 7a40 	vmov.f32	s14, s0
 8001b78:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001b7c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001b80:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001b84:	ee77 7a27 	vadd.f32	s15, s14, s15
		Prismatic_pos = sqrt(
 8001b88:	ee17 0a90 	vmov	r0, s15
 8001b8c:	f7fe fca8 	bl	80004e0 <__aeabi_f2d>
 8001b90:	4602      	mov	r2, r0
 8001b92:	460b      	mov	r3, r1
 8001b94:	ec43 2b10 	vmov	d0, r2, r3
 8001b98:	f00d fc70 	bl	800f47c <sqrt>
 8001b9c:	ec53 2b10 	vmov	r2, r3, d0
 8001ba0:	4610      	mov	r0, r2
 8001ba2:	4619      	mov	r1, r3
 8001ba4:	f7fe ffc4 	bl	8000b30 <__aeabi_d2f>
 8001ba8:	4603      	mov	r3, r0
 8001baa:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001bac:	e029      	b.n	8001c02 <Coordinate_Robot_to_Base+0x272>
	} else  // quadrant 4
	{
		Prismatic_pos = sqrt(
				beta + gamma * cosf(degree_to_rad(90.0) - theta_position));
 8001bae:	ed9f 0a5f 	vldr	s0, [pc, #380]	@ 8001d2c <Coordinate_Robot_to_Base+0x39c>
 8001bb2:	f000 f911 	bl	8001dd8 <degree_to_rad>
 8001bb6:	eeb0 7a40 	vmov.f32	s14, s0
 8001bba:	edd7 7a03 	vldr	s15, [r7, #12]
 8001bbe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001bc2:	eeb0 0a67 	vmov.f32	s0, s15
 8001bc6:	f00d fcab 	bl	800f520 <cosf>
 8001bca:	eeb0 7a40 	vmov.f32	s14, s0
 8001bce:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001bd2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001bd6:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001bda:	ee77 7a27 	vadd.f32	s15, s14, s15
		Prismatic_pos = sqrt(
 8001bde:	ee17 0a90 	vmov	r0, s15
 8001be2:	f7fe fc7d 	bl	80004e0 <__aeabi_f2d>
 8001be6:	4602      	mov	r2, r0
 8001be8:	460b      	mov	r3, r1
 8001bea:	ec43 2b10 	vmov	d0, r2, r3
 8001bee:	f00d fc45 	bl	800f47c <sqrt>
 8001bf2:	ec53 2b10 	vmov	r2, r3, d0
 8001bf6:	4610      	mov	r0, r2
 8001bf8:	4619      	mov	r1, r3
 8001bfa:	f7fe ff99 	bl	8000b30 <__aeabi_d2f>
 8001bfe:	4603      	mov	r3, r0
 8001c00:	63bb      	str	r3, [r7, #56]	@ 0x38
	}
	float alpha = acos(
			pow(r_position, 2) - pow(Prismatic_pos, 2)
 8001c02:	6938      	ldr	r0, [r7, #16]
 8001c04:	f7fe fc6c 	bl	80004e0 <__aeabi_f2d>
 8001c08:	4602      	mov	r2, r0
 8001c0a:	460b      	mov	r3, r1
 8001c0c:	ed9f 1b40 	vldr	d1, [pc, #256]	@ 8001d10 <Coordinate_Robot_to_Base+0x380>
 8001c10:	ec43 2b10 	vmov	d0, r2, r3
 8001c14:	f00d fbc2 	bl	800f39c <pow>
 8001c18:	ec55 4b10 	vmov	r4, r5, d0
 8001c1c:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8001c1e:	f7fe fc5f 	bl	80004e0 <__aeabi_f2d>
 8001c22:	4602      	mov	r2, r0
 8001c24:	460b      	mov	r3, r1
 8001c26:	ed9f 1b3a 	vldr	d1, [pc, #232]	@ 8001d10 <Coordinate_Robot_to_Base+0x380>
 8001c2a:	ec43 2b10 	vmov	d0, r2, r3
 8001c2e:	f00d fbb5 	bl	800f39c <pow>
 8001c32:	ec53 2b10 	vmov	r2, r3, d0
 8001c36:	4620      	mov	r0, r4
 8001c38:	4629      	mov	r1, r5
 8001c3a:	f7fe faf1 	bl	8000220 <__aeabi_dsub>
 8001c3e:	4602      	mov	r2, r0
 8001c40:	460b      	mov	r3, r1
 8001c42:	4614      	mov	r4, r2
 8001c44:	461d      	mov	r5, r3
					- pow(Offet, 2) / (-2 * Prismatic_pos * Offet));
 8001c46:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8001c4a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001c4e:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8001d18 <Coordinate_Robot_to_Base+0x388>
 8001c52:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c56:	ee17 0a90 	vmov	r0, s15
 8001c5a:	f7fe fc41 	bl	80004e0 <__aeabi_f2d>
 8001c5e:	4602      	mov	r2, r0
 8001c60:	460b      	mov	r3, r1
 8001c62:	f04f 0000 	mov.w	r0, #0
 8001c66:	492d      	ldr	r1, [pc, #180]	@ (8001d1c <Coordinate_Robot_to_Base+0x38c>)
 8001c68:	f7fe fdbc 	bl	80007e4 <__aeabi_ddiv>
 8001c6c:	4602      	mov	r2, r0
 8001c6e:	460b      	mov	r3, r1
	float alpha = acos(
 8001c70:	4620      	mov	r0, r4
 8001c72:	4629      	mov	r1, r5
 8001c74:	f7fe fad6 	bl	8000224 <__adddf3>
 8001c78:	4602      	mov	r2, r0
 8001c7a:	460b      	mov	r3, r1
 8001c7c:	ec43 2b17 	vmov	d7, r2, r3
 8001c80:	eeb0 0a47 	vmov.f32	s0, s14
 8001c84:	eef0 0a67 	vmov.f32	s1, s15
 8001c88:	f00d fb54 	bl	800f334 <acos>
 8001c8c:	ec53 2b10 	vmov	r2, r3, d0
 8001c90:	4610      	mov	r0, r2
 8001c92:	4619      	mov	r1, r3
 8001c94:	f7fe ff4c 	bl	8000b30 <__aeabi_d2f>
 8001c98:	4603      	mov	r3, r0
 8001c9a:	627b      	str	r3, [r7, #36]	@ 0x24

	if (quadrant == 1) // quadrant 1
 8001c9c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001c9e:	2b01      	cmp	r3, #1
 8001ca0:	d116      	bne.n	8001cd0 <Coordinate_Robot_to_Base+0x340>
			{
		theta = rad_to_degree(alpha) - 90.0;
 8001ca2:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 8001ca6:	f000 f86b 	bl	8001d80 <rad_to_degree>
 8001caa:	ee10 3a10 	vmov	r3, s0
 8001cae:	4618      	mov	r0, r3
 8001cb0:	f7fe fc16 	bl	80004e0 <__aeabi_f2d>
 8001cb4:	f04f 0200 	mov.w	r2, #0
 8001cb8:	4b19      	ldr	r3, [pc, #100]	@ (8001d20 <Coordinate_Robot_to_Base+0x390>)
 8001cba:	f7fe fab1 	bl	8000220 <__aeabi_dsub>
 8001cbe:	4602      	mov	r2, r0
 8001cc0:	460b      	mov	r3, r1
 8001cc2:	4610      	mov	r0, r2
 8001cc4:	4619      	mov	r1, r3
 8001cc6:	f7fe ff33 	bl	8000b30 <__aeabi_d2f>
 8001cca:	4603      	mov	r3, r0
 8001ccc:	637b      	str	r3, [r7, #52]	@ 0x34
 8001cce:	e03d      	b.n	8001d4c <Coordinate_Robot_to_Base+0x3bc>

	} else if (quadrant == 2) // quadrant 2
 8001cd0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001cd2:	2b02      	cmp	r3, #2
 8001cd4:	d10c      	bne.n	8001cf0 <Coordinate_Robot_to_Base+0x360>
			{
		theta = 270 - rad_to_degree(alpha);
 8001cd6:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 8001cda:	f000 f851 	bl	8001d80 <rad_to_degree>
 8001cde:	eef0 7a40 	vmov.f32	s15, s0
 8001ce2:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8001d24 <Coordinate_Robot_to_Base+0x394>
 8001ce6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001cea:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
 8001cee:	e02d      	b.n	8001d4c <Coordinate_Robot_to_Base+0x3bc>

	} else if (quadrant == 3) // quadrant 3
 8001cf0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001cf2:	2b03      	cmp	r3, #3
 8001cf4:	d11c      	bne.n	8001d30 <Coordinate_Robot_to_Base+0x3a0>
			{
		theta = -90 - rad_to_degree(alpha);
 8001cf6:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 8001cfa:	f000 f841 	bl	8001d80 <rad_to_degree>
 8001cfe:	eef0 7a40 	vmov.f32	s15, s0
 8001d02:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8001d28 <Coordinate_Robot_to_Base+0x398>
 8001d06:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d0a:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
 8001d0e:	e01d      	b.n	8001d4c <Coordinate_Robot_to_Base+0x3bc>
 8001d10:	00000000 	.word	0x00000000
 8001d14:	40000000 	.word	0x40000000
 8001d18:	43f00000 	.word	0x43f00000
 8001d1c:	410c2000 	.word	0x410c2000
 8001d20:	40568000 	.word	0x40568000
 8001d24:	43870000 	.word	0x43870000
 8001d28:	c2b40000 	.word	0xc2b40000
 8001d2c:	42b40000 	.word	0x42b40000
	} else  // quadrant 4
	{
		theta = -1 * (90 - rad_to_degree(alpha));
 8001d30:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 8001d34:	f000 f824 	bl	8001d80 <rad_to_degree>
 8001d38:	eef0 7a40 	vmov.f32	s15, s0
 8001d3c:	ed1f 7a05 	vldr	s14, [pc, #-20]	@ 8001d2c <Coordinate_Robot_to_Base+0x39c>
 8001d40:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d44:	eef1 7a67 	vneg.f32	s15, s15
 8001d48:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
	}
	Goal_point->r_goal_position = Prismatic_pos;
 8001d4c:	697b      	ldr	r3, [r7, #20]
 8001d4e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001d50:	601a      	str	r2, [r3, #0]
	Goal_point->theta_goal_position = theta;
 8001d52:	697b      	ldr	r3, [r7, #20]
 8001d54:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001d56:	605a      	str	r2, [r3, #4]
	return *Goal_point;
 8001d58:	697a      	ldr	r2, [r7, #20]
 8001d5a:	f107 031c 	add.w	r3, r7, #28
 8001d5e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001d62:	e883 0003 	stmia.w	r3, {r0, r1}
 8001d66:	69fa      	ldr	r2, [r7, #28]
 8001d68:	6a3b      	ldr	r3, [r7, #32]
 8001d6a:	ee07 2a10 	vmov	s14, r2
 8001d6e:	ee07 3a90 	vmov	s15, r3
}
 8001d72:	eeb0 0a47 	vmov.f32	s0, s14
 8001d76:	eef0 0a67 	vmov.f32	s1, s15
 8001d7a:	3740      	adds	r7, #64	@ 0x40
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	bdb0      	pop	{r4, r5, r7, pc}

08001d80 <rad_to_degree>:

float rad_to_degree(float rad) {
 8001d80:	b580      	push	{r7, lr}
 8001d82:	b082      	sub	sp, #8
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	ed87 0a01 	vstr	s0, [r7, #4]
	return (rad * 180.0) / 3.142;
 8001d8a:	6878      	ldr	r0, [r7, #4]
 8001d8c:	f7fe fba8 	bl	80004e0 <__aeabi_f2d>
 8001d90:	f04f 0200 	mov.w	r2, #0
 8001d94:	4b0e      	ldr	r3, [pc, #56]	@ (8001dd0 <rad_to_degree+0x50>)
 8001d96:	f7fe fbfb 	bl	8000590 <__aeabi_dmul>
 8001d9a:	4602      	mov	r2, r0
 8001d9c:	460b      	mov	r3, r1
 8001d9e:	4610      	mov	r0, r2
 8001da0:	4619      	mov	r1, r3
 8001da2:	a309      	add	r3, pc, #36	@ (adr r3, 8001dc8 <rad_to_degree+0x48>)
 8001da4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001da8:	f7fe fd1c 	bl	80007e4 <__aeabi_ddiv>
 8001dac:	4602      	mov	r2, r0
 8001dae:	460b      	mov	r3, r1
 8001db0:	4610      	mov	r0, r2
 8001db2:	4619      	mov	r1, r3
 8001db4:	f7fe febc 	bl	8000b30 <__aeabi_d2f>
 8001db8:	4603      	mov	r3, r0
 8001dba:	ee07 3a90 	vmov	s15, r3
}
 8001dbe:	eeb0 0a67 	vmov.f32	s0, s15
 8001dc2:	3708      	adds	r7, #8
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	bd80      	pop	{r7, pc}
 8001dc8:	e5604189 	.word	0xe5604189
 8001dcc:	400922d0 	.word	0x400922d0
 8001dd0:	40668000 	.word	0x40668000
 8001dd4:	00000000 	.word	0x00000000

08001dd8 <degree_to_rad>:
float degree_to_rad(float degree) {
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b082      	sub	sp, #8
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	ed87 0a01 	vstr	s0, [r7, #4]
	return (degree * 3.142) / 180.0;
 8001de2:	6878      	ldr	r0, [r7, #4]
 8001de4:	f7fe fb7c 	bl	80004e0 <__aeabi_f2d>
 8001de8:	a30e      	add	r3, pc, #56	@ (adr r3, 8001e24 <degree_to_rad+0x4c>)
 8001dea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dee:	f7fe fbcf 	bl	8000590 <__aeabi_dmul>
 8001df2:	4602      	mov	r2, r0
 8001df4:	460b      	mov	r3, r1
 8001df6:	4610      	mov	r0, r2
 8001df8:	4619      	mov	r1, r3
 8001dfa:	f04f 0200 	mov.w	r2, #0
 8001dfe:	4b08      	ldr	r3, [pc, #32]	@ (8001e20 <degree_to_rad+0x48>)
 8001e00:	f7fe fcf0 	bl	80007e4 <__aeabi_ddiv>
 8001e04:	4602      	mov	r2, r0
 8001e06:	460b      	mov	r3, r1
 8001e08:	4610      	mov	r0, r2
 8001e0a:	4619      	mov	r1, r3
 8001e0c:	f7fe fe90 	bl	8000b30 <__aeabi_d2f>
 8001e10:	4603      	mov	r3, r0
 8001e12:	ee07 3a90 	vmov	s15, r3
}
 8001e16:	eeb0 0a67 	vmov.f32	s0, s15
 8001e1a:	3708      	adds	r7, #8
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	bd80      	pop	{r7, pc}
 8001e20:	40668000 	.word	0x40668000
 8001e24:	e5604189 	.word	0xe5604189
 8001e28:	400922d0 	.word	0x400922d0

08001e2c <Encoder_Init>:
#define Count_PER_REV 12000.0f
#define TWO_PI 6.283185f
#define PI 3.14286f
#define Lead 11.0f

void Encoder_Init(Encoder *enc, TIM_HandleTypeDef *htim) {
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b082      	sub	sp, #8
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	6078      	str	r0, [r7, #4]
 8001e34:	6039      	str	r1, [r7, #0]
    enc->htim = htim;
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	683a      	ldr	r2, [r7, #0]
 8001e3a:	601a      	str	r2, [r3, #0]
    HAL_TIM_Encoder_Start(htim, TIM_CHANNEL_ALL);
 8001e3c:	213c      	movs	r1, #60	@ 0x3c
 8001e3e:	6838      	ldr	r0, [r7, #0]
 8001e40:	f008 fbf6 	bl	800a630 <HAL_TIM_Encoder_Start>

    enc->lastRawPosition = __HAL_TIM_GET_COUNTER(htim);
 8001e44:	683b      	ldr	r3, [r7, #0]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e4a:	461a      	mov	r2, r3
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	605a      	str	r2, [r3, #4]
    enc->position = 0;
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	f04f 0200 	mov.w	r2, #0
 8001e56:	609a      	str	r2, [r3, #8]
    enc->velocity = 0;
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	f04f 0200 	mov.w	r2, #0
 8001e5e:	60da      	str	r2, [r3, #12]
    enc->acceleration = 0;
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	f04f 0200 	mov.w	r2, #0
 8001e66:	611a      	str	r2, [r3, #16]
    enc->lastPosition = 0;
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	f04f 0200 	mov.w	r2, #0
 8001e6e:	619a      	str	r2, [r3, #24]
    enc->lastVelocity = 0;
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	f04f 0200 	mov.w	r2, #0
 8001e76:	61da      	str	r2, [r3, #28]
}
 8001e78:	bf00      	nop
 8001e7a:	3708      	adds	r7, #8
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	bd80      	pop	{r7, pc}

08001e80 <Encoder_Update>:

void Encoder_Update(Encoder *enc, float dt) {
 8001e80:	b480      	push	{r7}
 8001e82:	b085      	sub	sp, #20
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
 8001e88:	ed87 0a00 	vstr	s0, [r7]
    int32_t rawPosition = __HAL_TIM_GET_COUNTER(enc->htim);
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e94:	60bb      	str	r3, [r7, #8]
    int32_t deltaRaw = rawPosition - enc->lastRawPosition;
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	685b      	ldr	r3, [r3, #4]
 8001e9a:	68ba      	ldr	r2, [r7, #8]
 8001e9c:	1ad3      	subs	r3, r2, r3
 8001e9e:	60fb      	str	r3, [r7, #12]

    // Handle 16-bit counter wrap-around
    if (deltaRaw > 30000) {
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	f247 5230 	movw	r2, #30000	@ 0x7530
 8001ea6:	4293      	cmp	r3, r2
 8001ea8:	dd05      	ble.n	8001eb6 <Encoder_Update+0x36>
        deltaRaw -= 60000;
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	f5a3 436a 	sub.w	r3, r3, #59904	@ 0xea00
 8001eb0:	3b60      	subs	r3, #96	@ 0x60
 8001eb2:	60fb      	str	r3, [r7, #12]
 8001eb4:	e008      	b.n	8001ec8 <Encoder_Update+0x48>
    } else if (deltaRaw < -30000) {
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	4a48      	ldr	r2, [pc, #288]	@ (8001fdc <Encoder_Update+0x15c>)
 8001eba:	4293      	cmp	r3, r2
 8001ebc:	da04      	bge.n	8001ec8 <Encoder_Update+0x48>
        deltaRaw += 60000;
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	f503 436a 	add.w	r3, r3, #59904	@ 0xea00
 8001ec4:	3360      	adds	r3, #96	@ 0x60
 8001ec6:	60fb      	str	r3, [r7, #12]
    }

    enc->position += ((float)deltaRaw * TWO_PI) / Count_PER_REV;
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	ed93 7a02 	vldr	s14, [r3, #8]
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	ee07 3a90 	vmov	s15, r3
 8001ed4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ed8:	eddf 6a41 	vldr	s13, [pc, #260]	@ 8001fe0 <Encoder_Update+0x160>
 8001edc:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8001ee0:	ed9f 6a40 	vldr	s12, [pc, #256]	@ 8001fe4 <Encoder_Update+0x164>
 8001ee4:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001ee8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	edc3 7a02 	vstr	s15, [r3, #8]
    enc->velocity = (enc->position - enc->lastPosition) / dt;
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	ed93 7a02 	vldr	s14, [r3, #8]
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	edd3 7a06 	vldr	s15, [r3, #24]
 8001efe:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001f02:	ed97 7a00 	vldr	s14, [r7]
 8001f06:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	edc3 7a03 	vstr	s15, [r3, #12]
    enc->acceleration = (enc->velocity - enc->lastVelocity) / dt;
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	ed93 7a03 	vldr	s14, [r3, #12]
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	edd3 7a07 	vldr	s15, [r3, #28]
 8001f1c:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001f20:	ed97 7a00 	vldr	s14, [r7]
 8001f24:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	edc3 7a04 	vstr	s15, [r3, #16]
    enc->position_degree = enc->position * (180.0f / PI);
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	edd3 7a02 	vldr	s15, [r3, #8]
 8001f34:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 8001fe8 <Encoder_Update+0x168>
 8001f38:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	edc3 7a05 	vstr	s15, [r3, #20]

    enc->lastRawPosition = rawPosition;
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	68ba      	ldr	r2, [r7, #8]
 8001f46:	605a      	str	r2, [r3, #4]
    enc->lastPosition = enc->position;
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	689a      	ldr	r2, [r3, #8]
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	619a      	str	r2, [r3, #24]
    enc->lastVelocity = enc->velocity;
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	68da      	ldr	r2, [r3, #12]
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	61da      	str	r2, [r3, #28]

    enc->position_mm += ((float)deltaRaw / Count_PER_REV) * Lead;
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	ed93 7a08 	vldr	s14, [r3, #32]
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	ee07 3a90 	vmov	s15, r3
 8001f64:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001f68:	ed9f 6a1e 	vldr	s12, [pc, #120]	@ 8001fe4 <Encoder_Update+0x164>
 8001f6c:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001f70:	eef2 6a06 	vmov.f32	s13, #38	@ 0x41300000  11.0
 8001f74:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001f78:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	edc3 7a08 	vstr	s15, [r3, #32]
    enc->velocity_mm = (enc->position_mm - enc->lastPosition_mm) / dt;
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	ed93 7a08 	vldr	s14, [r3, #32]
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8001f8e:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001f92:	ed97 7a00 	vldr	s14, [r7]
 8001f96:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
    enc->acceleration_mm = (enc->velocity_mm - enc->lastVelocity_mm) / dt;
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8001fac:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001fb0:	ed97 7a00 	vldr	s14, [r7]
 8001fb4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28

    enc->lastPosition_mm = enc->position_mm;
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	6a1a      	ldr	r2, [r3, #32]
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	62da      	str	r2, [r3, #44]	@ 0x2c
    enc->lastVelocity_mm = enc->velocity_mm;
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8001fce:	bf00      	nop
 8001fd0:	3714      	adds	r7, #20
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd8:	4770      	bx	lr
 8001fda:	bf00      	nop
 8001fdc:	ffff8ad0 	.word	0xffff8ad0
 8001fe0:	40c90fda 	.word	0x40c90fda
 8001fe4:	463b8000 	.word	0x463b8000
 8001fe8:	42651738 	.word	0x42651738

08001fec <Encoder_GetPosition>:

void Encoder_setLimit(Encoder *enc, float limit) {
		enc->position = limit;
}

float Encoder_GetPosition(Encoder *enc) {
 8001fec:	b480      	push	{r7}
 8001fee:	b083      	sub	sp, #12
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	6078      	str	r0, [r7, #4]
    return enc->position;
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	689b      	ldr	r3, [r3, #8]
 8001ff8:	ee07 3a90 	vmov	s15, r3
}
 8001ffc:	eeb0 0a67 	vmov.f32	s0, s15
 8002000:	370c      	adds	r7, #12
 8002002:	46bd      	mov	sp, r7
 8002004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002008:	4770      	bx	lr

0800200a <Encoder_GetVelocity>:

float Encoder_GetVelocity(Encoder *enc) {
 800200a:	b480      	push	{r7}
 800200c:	b083      	sub	sp, #12
 800200e:	af00      	add	r7, sp, #0
 8002010:	6078      	str	r0, [r7, #4]
    return enc->velocity;
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	68db      	ldr	r3, [r3, #12]
 8002016:	ee07 3a90 	vmov	s15, r3
}
 800201a:	eeb0 0a67 	vmov.f32	s0, s15
 800201e:	370c      	adds	r7, #12
 8002020:	46bd      	mov	sp, r7
 8002022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002026:	4770      	bx	lr

08002028 <Encoder_GetAcceleration>:

float Encoder_GetAcceleration(Encoder *enc) {
 8002028:	b480      	push	{r7}
 800202a:	b083      	sub	sp, #12
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
    return enc->acceleration;
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	691b      	ldr	r3, [r3, #16]
 8002034:	ee07 3a90 	vmov	s15, r3
}
 8002038:	eeb0 0a67 	vmov.f32	s0, s15
 800203c:	370c      	adds	r7, #12
 800203e:	46bd      	mov	sp, r7
 8002040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002044:	4770      	bx	lr

08002046 <Encoder_GetDegree>:

float Encoder_GetDegree(Encoder *enc) {
 8002046:	b480      	push	{r7}
 8002048:	b083      	sub	sp, #12
 800204a:	af00      	add	r7, sp, #0
 800204c:	6078      	str	r0, [r7, #4]
	return enc->position_degree;
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	695b      	ldr	r3, [r3, #20]
 8002052:	ee07 3a90 	vmov	s15, r3
}
 8002056:	eeb0 0a67 	vmov.f32	s0, s15
 800205a:	370c      	adds	r7, #12
 800205c:	46bd      	mov	sp, r7
 800205e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002062:	4770      	bx	lr

08002064 <Encoder_GetPosition_mm>:

float Encoder_GetPosition_mm(Encoder *enc) {
 8002064:	b480      	push	{r7}
 8002066:	b083      	sub	sp, #12
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
    return enc->position_mm;
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	6a1b      	ldr	r3, [r3, #32]
 8002070:	ee07 3a90 	vmov	s15, r3
}
 8002074:	eeb0 0a67 	vmov.f32	s0, s15
 8002078:	370c      	adds	r7, #12
 800207a:	46bd      	mov	sp, r7
 800207c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002080:	4770      	bx	lr

08002082 <Encoder_GetVelocity_mm>:

float Encoder_GetVelocity_mm(Encoder *enc) {
 8002082:	b480      	push	{r7}
 8002084:	b083      	sub	sp, #12
 8002086:	af00      	add	r7, sp, #0
 8002088:	6078      	str	r0, [r7, #4]
    return enc->velocity_mm;
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800208e:	ee07 3a90 	vmov	s15, r3
}
 8002092:	eeb0 0a67 	vmov.f32	s0, s15
 8002096:	370c      	adds	r7, #12
 8002098:	46bd      	mov	sp, r7
 800209a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209e:	4770      	bx	lr

080020a0 <Encoder_GetAcceleration_mm>:

float Encoder_GetAcceleration_mm(Encoder *enc) {
 80020a0:	b480      	push	{r7}
 80020a2:	b083      	sub	sp, #12
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]
    return enc->acceleration_mm;
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020ac:	ee07 3a90 	vmov	s15, r3
}
 80020b0:	eeb0 0a67 	vmov.f32	s0, s15
 80020b4:	370c      	adds	r7, #12
 80020b6:	46bd      	mov	sp, r7
 80020b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020bc:	4770      	bx	lr
	...

080020c0 <PS2_ReadData>:
uint8_t SPIRx[PS2_DATA_LENGTH];

#define PS2_CS_PORT GPIOC
#define PS2_CS_PIN  GPIO_PIN_10

void PS2_ReadData() {
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b084      	sub	sp, #16
 80020c4:	af02      	add	r7, sp, #8
//	HAL_Delay(1);
	HAL_GPIO_WritePin(PS2_CS_PORT, PS2_CS_PIN, GPIO_PIN_RESET);
 80020c6:	2200      	movs	r2, #0
 80020c8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80020cc:	4811      	ldr	r0, [pc, #68]	@ (8002114 <PS2_ReadData+0x54>)
 80020ce:	f006 f93d 	bl	800834c <HAL_GPIO_WritePin>

	for (int i = 0; i < PS2_DATA_LENGTH; i++) {
 80020d2:	2300      	movs	r3, #0
 80020d4:	607b      	str	r3, [r7, #4]
 80020d6:	e00f      	b.n	80020f8 <PS2_ReadData+0x38>
		HAL_SPI_TransmitReceive(&hspi1, &SPITx[i], &SPIRx[i], 1, HAL_MAX_DELAY);
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	4a0f      	ldr	r2, [pc, #60]	@ (8002118 <PS2_ReadData+0x58>)
 80020dc:	1899      	adds	r1, r3, r2
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	4a0e      	ldr	r2, [pc, #56]	@ (800211c <PS2_ReadData+0x5c>)
 80020e2:	441a      	add	r2, r3
 80020e4:	f04f 33ff 	mov.w	r3, #4294967295
 80020e8:	9300      	str	r3, [sp, #0]
 80020ea:	2301      	movs	r3, #1
 80020ec:	480c      	ldr	r0, [pc, #48]	@ (8002120 <PS2_ReadData+0x60>)
 80020ee:	f007 fa38 	bl	8009562 <HAL_SPI_TransmitReceive>
	for (int i = 0; i < PS2_DATA_LENGTH; i++) {
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	3301      	adds	r3, #1
 80020f6:	607b      	str	r3, [r7, #4]
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	2b07      	cmp	r3, #7
 80020fc:	ddec      	ble.n	80020d8 <PS2_ReadData+0x18>
//		HAL_Delay(5);
	}

	HAL_GPIO_WritePin(PS2_CS_PORT, PS2_CS_PIN, GPIO_PIN_SET);
 80020fe:	2201      	movs	r2, #1
 8002100:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002104:	4803      	ldr	r0, [pc, #12]	@ (8002114 <PS2_ReadData+0x54>)
 8002106:	f006 f921 	bl	800834c <HAL_GPIO_WritePin>
//	HAL_Delay(5);
}
 800210a:	bf00      	nop
 800210c:	3708      	adds	r7, #8
 800210e:	46bd      	mov	sp, r7
 8002110:	bd80      	pop	{r7, pc}
 8002112:	bf00      	nop
 8002114:	48000800 	.word	0x48000800
 8002118:	20000000 	.word	0x20000000
 800211c:	200002dc 	.word	0x200002dc
 8002120:	20001680 	.word	0x20001680

08002124 <PS2_ButtonCircle>:

uint8_t PS2_ButtonCircle() {
 8002124:	b480      	push	{r7}
 8002126:	af00      	add	r7, sp, #0
	return !(SPIRx[4] & 0x20);
 8002128:	4b06      	ldr	r3, [pc, #24]	@ (8002144 <PS2_ButtonCircle+0x20>)
 800212a:	791b      	ldrb	r3, [r3, #4]
 800212c:	f003 0320 	and.w	r3, r3, #32
 8002130:	2b00      	cmp	r3, #0
 8002132:	bf0c      	ite	eq
 8002134:	2301      	moveq	r3, #1
 8002136:	2300      	movne	r3, #0
 8002138:	b2db      	uxtb	r3, r3
}
 800213a:	4618      	mov	r0, r3
 800213c:	46bd      	mov	sp, r7
 800213e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002142:	4770      	bx	lr
 8002144:	200002dc 	.word	0x200002dc

08002148 <PS2_ButtonSquare>:

uint8_t PS2_ButtonSquare() {
 8002148:	b480      	push	{r7}
 800214a:	af00      	add	r7, sp, #0
	return !(SPIRx[4] & 0x80);
 800214c:	4b05      	ldr	r3, [pc, #20]	@ (8002164 <PS2_ButtonSquare+0x1c>)
 800214e:	791b      	ldrb	r3, [r3, #4]
 8002150:	b25b      	sxtb	r3, r3
 8002152:	43db      	mvns	r3, r3
 8002154:	b2db      	uxtb	r3, r3
 8002156:	09db      	lsrs	r3, r3, #7
 8002158:	b2db      	uxtb	r3, r3
}
 800215a:	4618      	mov	r0, r3
 800215c:	46bd      	mov	sp, r7
 800215e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002162:	4770      	bx	lr
 8002164:	200002dc 	.word	0x200002dc

08002168 <PS2_ButtonTriangle>:

uint8_t PS2_ButtonTriangle() {
 8002168:	b480      	push	{r7}
 800216a:	af00      	add	r7, sp, #0
	return !(SPIRx[4] & 0x10);
 800216c:	4b06      	ldr	r3, [pc, #24]	@ (8002188 <PS2_ButtonTriangle+0x20>)
 800216e:	791b      	ldrb	r3, [r3, #4]
 8002170:	f003 0310 	and.w	r3, r3, #16
 8002174:	2b00      	cmp	r3, #0
 8002176:	bf0c      	ite	eq
 8002178:	2301      	moveq	r3, #1
 800217a:	2300      	movne	r3, #0
 800217c:	b2db      	uxtb	r3, r3
}
 800217e:	4618      	mov	r0, r3
 8002180:	46bd      	mov	sp, r7
 8002182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002186:	4770      	bx	lr
 8002188:	200002dc 	.word	0x200002dc

0800218c <PS2_ButtonCross>:

uint8_t PS2_ButtonCross() {
 800218c:	b480      	push	{r7}
 800218e:	af00      	add	r7, sp, #0
	return !(SPIRx[4] & 0x40);
 8002190:	4b06      	ldr	r3, [pc, #24]	@ (80021ac <PS2_ButtonCross+0x20>)
 8002192:	791b      	ldrb	r3, [r3, #4]
 8002194:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002198:	2b00      	cmp	r3, #0
 800219a:	bf0c      	ite	eq
 800219c:	2301      	moveq	r3, #1
 800219e:	2300      	movne	r3, #0
 80021a0:	b2db      	uxtb	r3, r3
}
 80021a2:	4618      	mov	r0, r3
 80021a4:	46bd      	mov	sp, r7
 80021a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021aa:	4770      	bx	lr
 80021ac:	200002dc 	.word	0x200002dc

080021b0 <PS2_ButtonR1>:

uint8_t PS2_ButtonR1() {
 80021b0:	b480      	push	{r7}
 80021b2:	af00      	add	r7, sp, #0
	return !(SPIRx[4] & 0x08);
 80021b4:	4b06      	ldr	r3, [pc, #24]	@ (80021d0 <PS2_ButtonR1+0x20>)
 80021b6:	791b      	ldrb	r3, [r3, #4]
 80021b8:	f003 0308 	and.w	r3, r3, #8
 80021bc:	2b00      	cmp	r3, #0
 80021be:	bf0c      	ite	eq
 80021c0:	2301      	moveq	r3, #1
 80021c2:	2300      	movne	r3, #0
 80021c4:	b2db      	uxtb	r3, r3
}
 80021c6:	4618      	mov	r0, r3
 80021c8:	46bd      	mov	sp, r7
 80021ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ce:	4770      	bx	lr
 80021d0:	200002dc 	.word	0x200002dc

080021d4 <PS2_ButtonR2>:

uint8_t PS2_ButtonR2() {
 80021d4:	b480      	push	{r7}
 80021d6:	af00      	add	r7, sp, #0
	return !(SPIRx[4] & 0x02);
 80021d8:	4b06      	ldr	r3, [pc, #24]	@ (80021f4 <PS2_ButtonR2+0x20>)
 80021da:	791b      	ldrb	r3, [r3, #4]
 80021dc:	f003 0302 	and.w	r3, r3, #2
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	bf0c      	ite	eq
 80021e4:	2301      	moveq	r3, #1
 80021e6:	2300      	movne	r3, #0
 80021e8:	b2db      	uxtb	r3, r3
}
 80021ea:	4618      	mov	r0, r3
 80021ec:	46bd      	mov	sp, r7
 80021ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f2:	4770      	bx	lr
 80021f4:	200002dc 	.word	0x200002dc

080021f8 <PS2_ButtonSelect>:

uint8_t PS2_ButtonSelect() {
 80021f8:	b480      	push	{r7}
 80021fa:	af00      	add	r7, sp, #0
	return !(SPIRx[3] & 0x01);
 80021fc:	4b06      	ldr	r3, [pc, #24]	@ (8002218 <PS2_ButtonSelect+0x20>)
 80021fe:	78db      	ldrb	r3, [r3, #3]
 8002200:	f003 0301 	and.w	r3, r3, #1
 8002204:	2b00      	cmp	r3, #0
 8002206:	bf0c      	ite	eq
 8002208:	2301      	moveq	r3, #1
 800220a:	2300      	movne	r3, #0
 800220c:	b2db      	uxtb	r3, r3
}
 800220e:	4618      	mov	r0, r3
 8002210:	46bd      	mov	sp, r7
 8002212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002216:	4770      	bx	lr
 8002218:	200002dc 	.word	0x200002dc

0800221c <PS2_ButtonStart>:

uint8_t PS2_ButtonStart() {
 800221c:	b480      	push	{r7}
 800221e:	af00      	add	r7, sp, #0
	return !(SPIRx[3] & 0x08);
 8002220:	4b06      	ldr	r3, [pc, #24]	@ (800223c <PS2_ButtonStart+0x20>)
 8002222:	78db      	ldrb	r3, [r3, #3]
 8002224:	f003 0308 	and.w	r3, r3, #8
 8002228:	2b00      	cmp	r3, #0
 800222a:	bf0c      	ite	eq
 800222c:	2301      	moveq	r3, #1
 800222e:	2300      	movne	r3, #0
 8002230:	b2db      	uxtb	r3, r3
}
 8002232:	4618      	mov	r0, r3
 8002234:	46bd      	mov	sp, r7
 8002236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223a:	4770      	bx	lr
 800223c:	200002dc 	.word	0x200002dc

08002240 <PS2_ButtonL2>:

uint8_t PS2_ButtonL2() {
 8002240:	b480      	push	{r7}
 8002242:	af00      	add	r7, sp, #0
	 return !(SPIRx[4] & 0x01);
 8002244:	4b06      	ldr	r3, [pc, #24]	@ (8002260 <PS2_ButtonL2+0x20>)
 8002246:	791b      	ldrb	r3, [r3, #4]
 8002248:	f003 0301 	and.w	r3, r3, #1
 800224c:	2b00      	cmp	r3, #0
 800224e:	bf0c      	ite	eq
 8002250:	2301      	moveq	r3, #1
 8002252:	2300      	movne	r3, #0
 8002254:	b2db      	uxtb	r3, r3
}
 8002256:	4618      	mov	r0, r3
 8002258:	46bd      	mov	sp, r7
 800225a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225e:	4770      	bx	lr
 8002260:	200002dc 	.word	0x200002dc

08002264 <Kalman_Init>:
#include "Kalman_Filter.h"

void Kalman_Init(KalmanFilter *kf) {
 8002264:	b580      	push	{r7, lr}
 8002266:	b084      	sub	sp, #16
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
    arm_mat_init_f32(&kf->A, KALMAN_STATE_DIM, KALMAN_STATE_DIM, kf->A_data);
 800226c:	6878      	ldr	r0, [r7, #4]
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	3370      	adds	r3, #112	@ 0x70
 8002272:	2204      	movs	r2, #4
 8002274:	2104      	movs	r1, #4
 8002276:	f00c fb98 	bl	800e9aa <arm_mat_init_f32>
    arm_mat_init_f32(&kf->B, KALMAN_STATE_DIM, KALMAN_MEAS_DIM, kf->B_data);
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	f103 0008 	add.w	r0, r3, #8
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	33b0      	adds	r3, #176	@ 0xb0
 8002284:	2204      	movs	r2, #4
 8002286:	2104      	movs	r1, #4
 8002288:	f00c fb8f 	bl	800e9aa <arm_mat_init_f32>
    arm_mat_init_f32(&kf->H, KALMAN_MEAS_DIM, KALMAN_STATE_DIM, kf->H_data);
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	f103 0010 	add.w	r0, r3, #16
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	33f0      	adds	r3, #240	@ 0xf0
 8002296:	2204      	movs	r2, #4
 8002298:	2104      	movs	r1, #4
 800229a:	f00c fb86 	bl	800e9aa <arm_mat_init_f32>
    arm_mat_init_f32(&kf->Q, KALMAN_STATE_DIM, KALMAN_STATE_DIM, kf->Q_data);
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	f103 0018 	add.w	r0, r3, #24
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	f503 7398 	add.w	r3, r3, #304	@ 0x130
 80022aa:	2204      	movs	r2, #4
 80022ac:	2104      	movs	r1, #4
 80022ae:	f00c fb7c 	bl	800e9aa <arm_mat_init_f32>
    arm_mat_init_f32(&kf->R, KALMAN_MEAS_DIM, KALMAN_MEAS_DIM, kf->R_data);
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	f103 0020 	add.w	r0, r3, #32
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	f503 73b8 	add.w	r3, r3, #368	@ 0x170
 80022be:	2204      	movs	r2, #4
 80022c0:	2104      	movs	r1, #4
 80022c2:	f00c fb72 	bl	800e9aa <arm_mat_init_f32>
    arm_mat_init_f32(&kf->P, KALMAN_STATE_DIM, KALMAN_STATE_DIM, kf->P_data);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	f103 0028 	add.w	r0, r3, #40	@ 0x28
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	f503 73d8 	add.w	r3, r3, #432	@ 0x1b0
 80022d2:	2204      	movs	r2, #4
 80022d4:	2104      	movs	r1, #4
 80022d6:	f00c fb68 	bl	800e9aa <arm_mat_init_f32>
    arm_mat_init_f32(&kf->K, KALMAN_STATE_DIM, KALMAN_MEAS_DIM, kf->K_data);
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	f503 73f8 	add.w	r3, r3, #496	@ 0x1f0
 80022e6:	2204      	movs	r2, #4
 80022e8:	2104      	movs	r1, #4
 80022ea:	f00c fb5e 	bl	800e9aa <arm_mat_init_f32>
    arm_mat_init_f32(&kf->Input, KALMAN_STATE_DIM, 1, kf->Input_data);
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	f103 0038 	add.w	r0, r3, #56	@ 0x38
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	f503 730c 	add.w	r3, r3, #560	@ 0x230
 80022fa:	2201      	movs	r2, #1
 80022fc:	2104      	movs	r1, #4
 80022fe:	f00c fb54 	bl	800e9aa <arm_mat_init_f32>

    arm_mat_init_f32(&kf->x, KALMAN_STATE_DIM, 1, kf->x_data);
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	f103 0040 	add.w	r0, r3, #64	@ 0x40
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	f503 730d 	add.w	r3, r3, #564	@ 0x234
 800230e:	2201      	movs	r2, #1
 8002310:	2104      	movs	r1, #4
 8002312:	f00c fb4a 	bl	800e9aa <arm_mat_init_f32>
    arm_mat_init_f32(&kf->u, KALMAN_MEAS_DIM, 1, kf->u_data);
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	f103 0048 	add.w	r0, r3, #72	@ 0x48
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	f503 7311 	add.w	r3, r3, #580	@ 0x244
 8002322:	2201      	movs	r2, #1
 8002324:	2104      	movs	r1, #4
 8002326:	f00c fb40 	bl	800e9aa <arm_mat_init_f32>
    arm_mat_init_f32(&kf->z, KALMAN_MEAS_DIM, 1, kf->z_data);
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	f103 0050 	add.w	r0, r3, #80	@ 0x50
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8002336:	2201      	movs	r2, #1
 8002338:	2104      	movs	r1, #4
 800233a:	f00c fb36 	bl	800e9aa <arm_mat_init_f32>

    arm_mat_init_f32(&kf->temp1, KALMAN_STATE_DIM, KALMAN_STATE_DIM, kf->temp1_data);
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	f103 0058 	add.w	r0, r3, #88	@ 0x58
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800234a:	2204      	movs	r2, #4
 800234c:	2104      	movs	r1, #4
 800234e:	f00c fb2c 	bl	800e9aa <arm_mat_init_f32>
    arm_mat_init_f32(&kf->temp2, KALMAN_STATE_DIM, KALMAN_MEAS_DIM, kf->temp2_data);
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	f103 0060 	add.w	r0, r3, #96	@ 0x60
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	f503 7329 	add.w	r3, r3, #676	@ 0x2a4
 800235e:	2204      	movs	r2, #4
 8002360:	2104      	movs	r1, #4
 8002362:	f00c fb22 	bl	800e9aa <arm_mat_init_f32>
    arm_mat_init_f32(&kf->temp3, KALMAN_MEAS_DIM, KALMAN_MEAS_DIM, kf->temp3_data);
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	f103 0068 	add.w	r0, r3, #104	@ 0x68
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	f503 7339 	add.w	r3, r3, #740	@ 0x2e4
 8002372:	2204      	movs	r2, #4
 8002374:	2104      	movs	r1, #4
 8002376:	f00c fb18 	bl	800e9aa <arm_mat_init_f32>

    // Clear state
    for (int i = 0; i < KALMAN_STATE_DIM; i++) {
 800237a:	2300      	movs	r3, #0
 800237c:	60fb      	str	r3, [r7, #12]
 800237e:	e00b      	b.n	8002398 <Kalman_Init+0x134>
        kf->x_data[i] = 0.0f;
 8002380:	687a      	ldr	r2, [r7, #4]
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	338c      	adds	r3, #140	@ 0x8c
 8002386:	009b      	lsls	r3, r3, #2
 8002388:	4413      	add	r3, r2
 800238a:	3304      	adds	r3, #4
 800238c:	f04f 0200 	mov.w	r2, #0
 8002390:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < KALMAN_STATE_DIM; i++) {
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	3301      	adds	r3, #1
 8002396:	60fb      	str	r3, [r7, #12]
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	2b03      	cmp	r3, #3
 800239c:	ddf0      	ble.n	8002380 <Kalman_Init+0x11c>
    }
}
 800239e:	bf00      	nop
 80023a0:	bf00      	nop
 80023a2:	3710      	adds	r7, #16
 80023a4:	46bd      	mov	sp, r7
 80023a6:	bd80      	pop	{r7, pc}

080023a8 <Kalman_SetProcessNoise>:

void Kalman_SetProcessNoise(KalmanFilter *kf, float value) {
 80023a8:	b480      	push	{r7}
 80023aa:	b085      	sub	sp, #20
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	6078      	str	r0, [r7, #4]
 80023b0:	ed87 0a00 	vstr	s0, [r7]
    for (int i = 0; i < KALMAN_STATE_DIM; i++) {
 80023b4:	2300      	movs	r3, #0
 80023b6:	60fb      	str	r3, [r7, #12]
 80023b8:	e01c      	b.n	80023f4 <Kalman_SetProcessNoise+0x4c>
        for (int j = 0; j < KALMAN_STATE_DIM; j++) {
 80023ba:	2300      	movs	r3, #0
 80023bc:	60bb      	str	r3, [r7, #8]
 80023be:	e013      	b.n	80023e8 <Kalman_SetProcessNoise+0x40>
            kf->Q_data[i * KALMAN_STATE_DIM + j] = (i == j) ? value : 0.0f;
 80023c0:	68fa      	ldr	r2, [r7, #12]
 80023c2:	68bb      	ldr	r3, [r7, #8]
 80023c4:	429a      	cmp	r2, r3
 80023c6:	d101      	bne.n	80023cc <Kalman_SetProcessNoise+0x24>
 80023c8:	683b      	ldr	r3, [r7, #0]
 80023ca:	e001      	b.n	80023d0 <Kalman_SetProcessNoise+0x28>
 80023cc:	f04f 0300 	mov.w	r3, #0
 80023d0:	68fa      	ldr	r2, [r7, #12]
 80023d2:	0091      	lsls	r1, r2, #2
 80023d4:	68ba      	ldr	r2, [r7, #8]
 80023d6:	440a      	add	r2, r1
 80023d8:	6879      	ldr	r1, [r7, #4]
 80023da:	324c      	adds	r2, #76	@ 0x4c
 80023dc:	0092      	lsls	r2, r2, #2
 80023de:	440a      	add	r2, r1
 80023e0:	6013      	str	r3, [r2, #0]
        for (int j = 0; j < KALMAN_STATE_DIM; j++) {
 80023e2:	68bb      	ldr	r3, [r7, #8]
 80023e4:	3301      	adds	r3, #1
 80023e6:	60bb      	str	r3, [r7, #8]
 80023e8:	68bb      	ldr	r3, [r7, #8]
 80023ea:	2b03      	cmp	r3, #3
 80023ec:	dde8      	ble.n	80023c0 <Kalman_SetProcessNoise+0x18>
    for (int i = 0; i < KALMAN_STATE_DIM; i++) {
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	3301      	adds	r3, #1
 80023f2:	60fb      	str	r3, [r7, #12]
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	2b03      	cmp	r3, #3
 80023f8:	dddf      	ble.n	80023ba <Kalman_SetProcessNoise+0x12>
        }
    }
}
 80023fa:	bf00      	nop
 80023fc:	bf00      	nop
 80023fe:	3714      	adds	r7, #20
 8002400:	46bd      	mov	sp, r7
 8002402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002406:	4770      	bx	lr

08002408 <Kalman_SetMeasurementNoise>:

void Kalman_SetMeasurementNoise(KalmanFilter *kf, float value) {
 8002408:	b480      	push	{r7}
 800240a:	b085      	sub	sp, #20
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
 8002410:	ed87 0a00 	vstr	s0, [r7]
    for (int i = 0; i < KALMAN_MEAS_DIM; i++) {
 8002414:	2300      	movs	r3, #0
 8002416:	60fb      	str	r3, [r7, #12]
 8002418:	e01c      	b.n	8002454 <Kalman_SetMeasurementNoise+0x4c>
        for (int j = 0; j < KALMAN_MEAS_DIM; j++) {
 800241a:	2300      	movs	r3, #0
 800241c:	60bb      	str	r3, [r7, #8]
 800241e:	e013      	b.n	8002448 <Kalman_SetMeasurementNoise+0x40>
            kf->R_data[i * KALMAN_MEAS_DIM + j] = (i == j) ? value : 0.0f;
 8002420:	68fa      	ldr	r2, [r7, #12]
 8002422:	68bb      	ldr	r3, [r7, #8]
 8002424:	429a      	cmp	r2, r3
 8002426:	d101      	bne.n	800242c <Kalman_SetMeasurementNoise+0x24>
 8002428:	683b      	ldr	r3, [r7, #0]
 800242a:	e001      	b.n	8002430 <Kalman_SetMeasurementNoise+0x28>
 800242c:	f04f 0300 	mov.w	r3, #0
 8002430:	68fa      	ldr	r2, [r7, #12]
 8002432:	0091      	lsls	r1, r2, #2
 8002434:	68ba      	ldr	r2, [r7, #8]
 8002436:	440a      	add	r2, r1
 8002438:	6879      	ldr	r1, [r7, #4]
 800243a:	325c      	adds	r2, #92	@ 0x5c
 800243c:	0092      	lsls	r2, r2, #2
 800243e:	440a      	add	r2, r1
 8002440:	6013      	str	r3, [r2, #0]
        for (int j = 0; j < KALMAN_MEAS_DIM; j++) {
 8002442:	68bb      	ldr	r3, [r7, #8]
 8002444:	3301      	adds	r3, #1
 8002446:	60bb      	str	r3, [r7, #8]
 8002448:	68bb      	ldr	r3, [r7, #8]
 800244a:	2b03      	cmp	r3, #3
 800244c:	dde8      	ble.n	8002420 <Kalman_SetMeasurementNoise+0x18>
    for (int i = 0; i < KALMAN_MEAS_DIM; i++) {
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	3301      	adds	r3, #1
 8002452:	60fb      	str	r3, [r7, #12]
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	2b03      	cmp	r3, #3
 8002458:	dddf      	ble.n	800241a <Kalman_SetMeasurementNoise+0x12>
        }
    }
}
 800245a:	bf00      	nop
 800245c:	bf00      	nop
 800245e:	3714      	adds	r7, #20
 8002460:	46bd      	mov	sp, r7
 8002462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002466:	4770      	bx	lr

08002468 <Kalman_SetInput>:

void Kalman_SetInput(KalmanFilter *kf, float value)
{
 8002468:	b480      	push	{r7}
 800246a:	b083      	sub	sp, #12
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
 8002470:	ed87 0a00 	vstr	s0, [r7]
	kf->Input_data[0] = value;
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	683a      	ldr	r2, [r7, #0]
 8002478:	f8c3 2230 	str.w	r2, [r3, #560]	@ 0x230
}
 800247c:	bf00      	nop
 800247e:	370c      	adds	r7, #12
 8002480:	46bd      	mov	sp, r7
 8002482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002486:	4770      	bx	lr

08002488 <Kalman_Predict>:
void Kalman_Predict(KalmanFilter *kf) {
 8002488:	b580      	push	{r7, lr}
 800248a:	b082      	sub	sp, #8
 800248c:	af00      	add	r7, sp, #0
 800248e:	6078      	str	r0, [r7, #4]
	// x = A * x + B * u
	arm_mat_mult_f32(&kf->A, &kf->x, &kf->temp1);   // temp1 = A * x
 8002490:	6878      	ldr	r0, [r7, #4]
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	f103 0140 	add.w	r1, r3, #64	@ 0x40
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	3358      	adds	r3, #88	@ 0x58
 800249c:	461a      	mov	r2, r3
 800249e:	f00c fe13 	bl	800f0c8 <arm_mat_mult_f32>
	arm_mat_mult_f32(&kf->B, &kf->Input, &kf->temp2);   // temp2 = B * u
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	f103 0008 	add.w	r0, r3, #8
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	3360      	adds	r3, #96	@ 0x60
 80024b2:	461a      	mov	r2, r3
 80024b4:	f00c fe08 	bl	800f0c8 <arm_mat_mult_f32>
	arm_mat_add_f32(&kf->temp1, &kf->temp2, &kf->x); // x = temp1 + temp2
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	f103 0058 	add.w	r0, r3, #88	@ 0x58
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	f103 0160 	add.w	r1, r3, #96	@ 0x60
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	3340      	adds	r3, #64	@ 0x40
 80024c8:	461a      	mov	r2, r3
 80024ca:	f00c fa33 	bl	800e934 <arm_mat_add_f32>

    // P = A * P * A' + Q
    arm_mat_mult_f32(&kf->A, &kf->P, &kf->temp1);
 80024ce:	6878      	ldr	r0, [r7, #4]
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	f103 0128 	add.w	r1, r3, #40	@ 0x28
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	3358      	adds	r3, #88	@ 0x58
 80024da:	461a      	mov	r2, r3
 80024dc:	f00c fdf4 	bl	800f0c8 <arm_mat_mult_f32>
    arm_mat_trans_f32(&kf->A, &kf->temp2);  // reuse temp2
 80024e0:	687a      	ldr	r2, [r7, #4]
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	3360      	adds	r3, #96	@ 0x60
 80024e6:	4619      	mov	r1, r3
 80024e8:	4610      	mov	r0, r2
 80024ea:	f00c fea2 	bl	800f232 <arm_mat_trans_f32>
    arm_mat_mult_f32(&kf->temp1, &kf->temp2, &kf->P);
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	f103 0058 	add.w	r0, r3, #88	@ 0x58
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	f103 0160 	add.w	r1, r3, #96	@ 0x60
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	3328      	adds	r3, #40	@ 0x28
 80024fe:	461a      	mov	r2, r3
 8002500:	f00c fde2 	bl	800f0c8 <arm_mat_mult_f32>
    arm_mat_add_f32(&kf->P, &kf->Q, &kf->P);
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	f103 0028 	add.w	r0, r3, #40	@ 0x28
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	f103 0118 	add.w	r1, r3, #24
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	3328      	adds	r3, #40	@ 0x28
 8002514:	461a      	mov	r2, r3
 8002516:	f00c fa0d 	bl	800e934 <arm_mat_add_f32>
}
 800251a:	bf00      	nop
 800251c:	3708      	adds	r7, #8
 800251e:	46bd      	mov	sp, r7
 8002520:	bd80      	pop	{r7, pc}

08002522 <Kalman_Update>:

void Kalman_Update(KalmanFilter *kf, float32_t *measurement) {
 8002522:	b580      	push	{r7, lr}
 8002524:	b088      	sub	sp, #32
 8002526:	af00      	add	r7, sp, #0
 8002528:	6078      	str	r0, [r7, #4]
 800252a:	6039      	str	r1, [r7, #0]
    for (int i = 0; i < KALMAN_MEAS_DIM; i++) {
 800252c:	2300      	movs	r3, #0
 800252e:	61fb      	str	r3, [r7, #28]
 8002530:	e00e      	b.n	8002550 <Kalman_Update+0x2e>
        kf->z_data[i] = measurement[i];
 8002532:	69fb      	ldr	r3, [r7, #28]
 8002534:	009b      	lsls	r3, r3, #2
 8002536:	683a      	ldr	r2, [r7, #0]
 8002538:	4413      	add	r3, r2
 800253a:	681a      	ldr	r2, [r3, #0]
 800253c:	6879      	ldr	r1, [r7, #4]
 800253e:	69fb      	ldr	r3, [r7, #28]
 8002540:	3394      	adds	r3, #148	@ 0x94
 8002542:	009b      	lsls	r3, r3, #2
 8002544:	440b      	add	r3, r1
 8002546:	3304      	adds	r3, #4
 8002548:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < KALMAN_MEAS_DIM; i++) {
 800254a:	69fb      	ldr	r3, [r7, #28]
 800254c:	3301      	adds	r3, #1
 800254e:	61fb      	str	r3, [r7, #28]
 8002550:	69fb      	ldr	r3, [r7, #28]
 8002552:	2b03      	cmp	r3, #3
 8002554:	dded      	ble.n	8002532 <Kalman_Update+0x10>
    }

    // K = P * H' * (H * P * H' + R)^-1
    arm_mat_trans_f32(&kf->H, &kf->temp2);
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	f103 0210 	add.w	r2, r3, #16
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	3360      	adds	r3, #96	@ 0x60
 8002560:	4619      	mov	r1, r3
 8002562:	4610      	mov	r0, r2
 8002564:	f00c fe65 	bl	800f232 <arm_mat_trans_f32>
    arm_mat_mult_f32(&kf->P, &kf->temp2, &kf->temp1);
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	f103 0028 	add.w	r0, r3, #40	@ 0x28
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	f103 0160 	add.w	r1, r3, #96	@ 0x60
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	3358      	adds	r3, #88	@ 0x58
 8002578:	461a      	mov	r2, r3
 800257a:	f00c fda5 	bl	800f0c8 <arm_mat_mult_f32>
    arm_mat_mult_f32(&kf->H, &kf->temp1, &kf->temp3);
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	f103 0010 	add.w	r0, r3, #16
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	f103 0158 	add.w	r1, r3, #88	@ 0x58
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	3368      	adds	r3, #104	@ 0x68
 800258e:	461a      	mov	r2, r3
 8002590:	f00c fd9a 	bl	800f0c8 <arm_mat_mult_f32>
    arm_mat_add_f32(&kf->temp3, &kf->R, &kf->temp3);
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	f103 0068 	add.w	r0, r3, #104	@ 0x68
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	f103 0120 	add.w	r1, r3, #32
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	3368      	adds	r3, #104	@ 0x68
 80025a4:	461a      	mov	r2, r3
 80025a6:	f00c f9c5 	bl	800e934 <arm_mat_add_f32>
    arm_mat_inverse_f32(&kf->temp3, &kf->temp3);
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	3368      	adds	r3, #104	@ 0x68
 80025b4:	4619      	mov	r1, r3
 80025b6:	4610      	mov	r0, r2
 80025b8:	f00c fa0f 	bl	800e9da <arm_mat_inverse_f32>
    arm_mat_mult_f32(&kf->temp1, &kf->temp3, &kf->K);
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	f103 0058 	add.w	r0, r3, #88	@ 0x58
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	f103 0168 	add.w	r1, r3, #104	@ 0x68
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	3330      	adds	r3, #48	@ 0x30
 80025cc:	461a      	mov	r2, r3
 80025ce:	f00c fd7b 	bl	800f0c8 <arm_mat_mult_f32>

    // x = x + K * (z - H * x)
    arm_mat_mult_f32(&kf->H, &kf->x, &kf->u);         // reuse u for Hx
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	f103 0010 	add.w	r0, r3, #16
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	f103 0140 	add.w	r1, r3, #64	@ 0x40
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	3348      	adds	r3, #72	@ 0x48
 80025e2:	461a      	mov	r2, r3
 80025e4:	f00c fd70 	bl	800f0c8 <arm_mat_mult_f32>
    for (int i = 0; i < KALMAN_MEAS_DIM; i++) {
 80025e8:	2300      	movs	r3, #0
 80025ea:	61bb      	str	r3, [r7, #24]
 80025ec:	e01c      	b.n	8002628 <Kalman_Update+0x106>
        kf->u_data[i] = kf->z_data[i] - kf->u_data[i]; // z - Hx
 80025ee:	687a      	ldr	r2, [r7, #4]
 80025f0:	69bb      	ldr	r3, [r7, #24]
 80025f2:	3394      	adds	r3, #148	@ 0x94
 80025f4:	009b      	lsls	r3, r3, #2
 80025f6:	4413      	add	r3, r2
 80025f8:	3304      	adds	r3, #4
 80025fa:	ed93 7a00 	vldr	s14, [r3]
 80025fe:	687a      	ldr	r2, [r7, #4]
 8002600:	69bb      	ldr	r3, [r7, #24]
 8002602:	3390      	adds	r3, #144	@ 0x90
 8002604:	009b      	lsls	r3, r3, #2
 8002606:	4413      	add	r3, r2
 8002608:	3304      	adds	r3, #4
 800260a:	edd3 7a00 	vldr	s15, [r3]
 800260e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002612:	687a      	ldr	r2, [r7, #4]
 8002614:	69bb      	ldr	r3, [r7, #24]
 8002616:	3390      	adds	r3, #144	@ 0x90
 8002618:	009b      	lsls	r3, r3, #2
 800261a:	4413      	add	r3, r2
 800261c:	3304      	adds	r3, #4
 800261e:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < KALMAN_MEAS_DIM; i++) {
 8002622:	69bb      	ldr	r3, [r7, #24]
 8002624:	3301      	adds	r3, #1
 8002626:	61bb      	str	r3, [r7, #24]
 8002628:	69bb      	ldr	r3, [r7, #24]
 800262a:	2b03      	cmp	r3, #3
 800262c:	dddf      	ble.n	80025ee <Kalman_Update+0xcc>
    }
    arm_mat_mult_f32(&kf->K, &kf->u, &kf->u);         // reuse u for K*(z-Hx)
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	f103 0148 	add.w	r1, r3, #72	@ 0x48
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	3348      	adds	r3, #72	@ 0x48
 800263e:	461a      	mov	r2, r3
 8002640:	f00c fd42 	bl	800f0c8 <arm_mat_mult_f32>
    for (int i = 0; i < KALMAN_STATE_DIM; i++) {
 8002644:	2300      	movs	r3, #0
 8002646:	617b      	str	r3, [r7, #20]
 8002648:	e01c      	b.n	8002684 <Kalman_Update+0x162>
        kf->x_data[i] += kf->u_data[i];
 800264a:	687a      	ldr	r2, [r7, #4]
 800264c:	697b      	ldr	r3, [r7, #20]
 800264e:	338c      	adds	r3, #140	@ 0x8c
 8002650:	009b      	lsls	r3, r3, #2
 8002652:	4413      	add	r3, r2
 8002654:	3304      	adds	r3, #4
 8002656:	ed93 7a00 	vldr	s14, [r3]
 800265a:	687a      	ldr	r2, [r7, #4]
 800265c:	697b      	ldr	r3, [r7, #20]
 800265e:	3390      	adds	r3, #144	@ 0x90
 8002660:	009b      	lsls	r3, r3, #2
 8002662:	4413      	add	r3, r2
 8002664:	3304      	adds	r3, #4
 8002666:	edd3 7a00 	vldr	s15, [r3]
 800266a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800266e:	687a      	ldr	r2, [r7, #4]
 8002670:	697b      	ldr	r3, [r7, #20]
 8002672:	338c      	adds	r3, #140	@ 0x8c
 8002674:	009b      	lsls	r3, r3, #2
 8002676:	4413      	add	r3, r2
 8002678:	3304      	adds	r3, #4
 800267a:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < KALMAN_STATE_DIM; i++) {
 800267e:	697b      	ldr	r3, [r7, #20]
 8002680:	3301      	adds	r3, #1
 8002682:	617b      	str	r3, [r7, #20]
 8002684:	697b      	ldr	r3, [r7, #20]
 8002686:	2b03      	cmp	r3, #3
 8002688:	dddf      	ble.n	800264a <Kalman_Update+0x128>
    }

    // P = (I - K * H) * P
    for (int i = 0; i < KALMAN_STATE_DIM * KALMAN_STATE_DIM; i++) {
 800268a:	2300      	movs	r3, #0
 800268c:	613b      	str	r3, [r7, #16]
 800268e:	e00b      	b.n	80026a8 <Kalman_Update+0x186>
        kf->temp1_data[i] = 0.0f;
 8002690:	687a      	ldr	r2, [r7, #4]
 8002692:	693b      	ldr	r3, [r7, #16]
 8002694:	3398      	adds	r3, #152	@ 0x98
 8002696:	009b      	lsls	r3, r3, #2
 8002698:	4413      	add	r3, r2
 800269a:	3304      	adds	r3, #4
 800269c:	f04f 0200 	mov.w	r2, #0
 80026a0:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < KALMAN_STATE_DIM * KALMAN_STATE_DIM; i++) {
 80026a2:	693b      	ldr	r3, [r7, #16]
 80026a4:	3301      	adds	r3, #1
 80026a6:	613b      	str	r3, [r7, #16]
 80026a8:	693b      	ldr	r3, [r7, #16]
 80026aa:	2b0f      	cmp	r3, #15
 80026ac:	ddf0      	ble.n	8002690 <Kalman_Update+0x16e>
    }
    for (int i = 0; i < KALMAN_STATE_DIM; i++) {
 80026ae:	2300      	movs	r3, #0
 80026b0:	60fb      	str	r3, [r7, #12]
 80026b2:	e00e      	b.n	80026d2 <Kalman_Update+0x1b0>
        kf->temp1_data[i * KALMAN_STATE_DIM + i] = 1.0f;
 80026b4:	68fa      	ldr	r2, [r7, #12]
 80026b6:	4613      	mov	r3, r2
 80026b8:	009b      	lsls	r3, r3, #2
 80026ba:	4413      	add	r3, r2
 80026bc:	687a      	ldr	r2, [r7, #4]
 80026be:	3398      	adds	r3, #152	@ 0x98
 80026c0:	009b      	lsls	r3, r3, #2
 80026c2:	4413      	add	r3, r2
 80026c4:	3304      	adds	r3, #4
 80026c6:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80026ca:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < KALMAN_STATE_DIM; i++) {
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	3301      	adds	r3, #1
 80026d0:	60fb      	str	r3, [r7, #12]
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	2b03      	cmp	r3, #3
 80026d6:	dded      	ble.n	80026b4 <Kalman_Update+0x192>
    }
    arm_mat_mult_f32(&kf->K, &kf->H, &kf->temp2);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	f103 0110 	add.w	r1, r3, #16
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	3360      	adds	r3, #96	@ 0x60
 80026e8:	461a      	mov	r2, r3
 80026ea:	f00c fced 	bl	800f0c8 <arm_mat_mult_f32>
    arm_mat_sub_f32(&kf->temp1, &kf->temp2, &kf->temp1);
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	f103 0058 	add.w	r0, r3, #88	@ 0x58
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	f103 0160 	add.w	r1, r3, #96	@ 0x60
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	3358      	adds	r3, #88	@ 0x58
 80026fe:	461a      	mov	r2, r3
 8002700:	f00c fd5c 	bl	800f1bc <arm_mat_sub_f32>
    arm_mat_mult_f32(&kf->temp1, &kf->P, &kf->P);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	f103 0058 	add.w	r0, r3, #88	@ 0x58
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	f103 0128 	add.w	r1, r3, #40	@ 0x28
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	3328      	adds	r3, #40	@ 0x28
 8002714:	461a      	mov	r2, r3
 8002716:	f00c fcd7 	bl	800f0c8 <arm_mat_mult_f32>
}
 800271a:	bf00      	nop
 800271c:	3720      	adds	r7, #32
 800271e:	46bd      	mov	sp, r7
 8002720:	bd80      	pop	{r7, pc}
	...

08002724 <modbus_1t5_Timeout>:
void Modbus_frame_response();


// function for interrupt
void modbus_1t5_Timeout(TIM_HandleTypeDef *htim)
{
 8002724:	b480      	push	{r7}
 8002726:	b083      	sub	sp, #12
 8002728:	af00      	add	r7, sp, #0
 800272a:	6078      	str	r0, [r7, #4]
	//end of package flag set
	hModbus->Flag_T15TimeOut = 1;
 800272c:	4b04      	ldr	r3, [pc, #16]	@ (8002740 <modbus_1t5_Timeout+0x1c>)
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	2201      	movs	r2, #1
 8002732:	751a      	strb	r2, [r3, #20]
}
 8002734:	bf00      	nop
 8002736:	370c      	adds	r7, #12
 8002738:	46bd      	mov	sp, r7
 800273a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273e:	4770      	bx	lr
 8002740:	200002e4 	.word	0x200002e4

08002744 <modbus_3t5_Timeout>:

void modbus_3t5_Timeout(TIM_HandleTypeDef *htim)
{
 8002744:	b480      	push	{r7}
 8002746:	b083      	sub	sp, #12
 8002748:	af00      	add	r7, sp, #0
 800274a:	6078      	str	r0, [r7, #4]
	//return package flag set
	hModbus->Flag_T35TimeOut = 1;
 800274c:	4b04      	ldr	r3, [pc, #16]	@ (8002760 <modbus_3t5_Timeout+0x1c>)
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	2201      	movs	r2, #1
 8002752:	755a      	strb	r2, [r3, #21]
}
 8002754:	bf00      	nop
 8002756:	370c      	adds	r7, #12
 8002758:	46bd      	mov	sp, r7
 800275a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275e:	4770      	bx	lr
 8002760:	200002e4 	.word	0x200002e4

08002764 <modbus_UART_Recived>:
void modbus_UART_Recived(UART_HandleTypeDef *huart,uint32_t pos)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	b082      	sub	sp, #8
 8002768:	af00      	add	r7, sp, #0
 800276a:	6078      	str	r0, [r7, #4]
 800276c:	6039      	str	r1, [r7, #0]

	//restart timer / start timer of counting time with modbus RTU
	hModbus->Flag_URev =1;
 800276e:	4b15      	ldr	r3, [pc, #84]	@ (80027c4 <modbus_UART_Recived+0x60>)
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	2201      	movs	r2, #1
 8002774:	759a      	strb	r2, [r3, #22]
	if(hModbus->modbusUartStructure.RxTail++<MODBUS_MESSAGEBUFFER_SIZE)
 8002776:	4b13      	ldr	r3, [pc, #76]	@ (80027c4 <modbus_UART_Recived+0x60>)
 8002778:	681a      	ldr	r2, [r3, #0]
 800277a:	f8b2 33a2 	ldrh.w	r3, [r2, #930]	@ 0x3a2
 800277e:	1c59      	adds	r1, r3, #1
 8002780:	b289      	uxth	r1, r1
 8002782:	f8a2 13a2 	strh.w	r1, [r2, #930]	@ 0x3a2
 8002786:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 800278a:	d210      	bcs.n	80027ae <modbus_UART_Recived+0x4a>
	{


	    HAL_UART_Receive_IT(hModbus->huart, &(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]), 1);
 800278c:	4b0d      	ldr	r3, [pc, #52]	@ (80027c4 <modbus_UART_Recived+0x60>)
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	68d8      	ldr	r0, [r3, #12]
 8002792:	4b0c      	ldr	r3, [pc, #48]	@ (80027c4 <modbus_UART_Recived+0x60>)
 8002794:	681a      	ldr	r2, [r3, #0]
 8002796:	4b0b      	ldr	r3, [pc, #44]	@ (80027c4 <modbus_UART_Recived+0x60>)
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
 800279e:	f503 731c 	add.w	r3, r3, #624	@ 0x270
 80027a2:	4413      	add	r3, r2
 80027a4:	3302      	adds	r3, #2
 80027a6:	2201      	movs	r2, #1
 80027a8:	4619      	mov	r1, r3
 80027aa:	f009 fd51 	bl	800c250 <HAL_UART_Receive_IT>
	}
	__HAL_TIM_SET_COUNTER(hModbus->htim,0);
 80027ae:	4b05      	ldr	r3, [pc, #20]	@ (80027c4 <modbus_UART_Recived+0x60>)
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	691b      	ldr	r3, [r3, #16]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	2200      	movs	r2, #0
 80027b8:	625a      	str	r2, [r3, #36]	@ 0x24

}
 80027ba:	bf00      	nop
 80027bc:	3708      	adds	r7, #8
 80027be:	46bd      	mov	sp, r7
 80027c0:	bd80      	pop	{r7, pc}
 80027c2:	bf00      	nop
 80027c4:	200002e4 	.word	0x200002e4

080027c8 <Modbus_init>:


void Modbus_init(ModbusHandleTypedef* hmodbus,u16u8_t* RegisterStartAddress)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b082      	sub	sp, #8
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
 80027d0:	6039      	str	r1, [r7, #0]
	hModbus = hmodbus;
 80027d2:	4a24      	ldr	r2, [pc, #144]	@ (8002864 <Modbus_init+0x9c>)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	6013      	str	r3, [r2, #0]

	hModbus->RegisterAddress = RegisterStartAddress;
 80027d8:	4b22      	ldr	r3, [pc, #136]	@ (8002864 <Modbus_init+0x9c>)
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	683a      	ldr	r2, [r7, #0]
 80027de:	605a      	str	r2, [r3, #4]

	//config timer interrupt
	HAL_TIM_RegisterCallback(hModbus->htim,HAL_TIM_OC_DELAY_ELAPSED_CB_ID,(void*)modbus_1t5_Timeout);
 80027e0:	4b20      	ldr	r3, [pc, #128]	@ (8002864 <Modbus_init+0x9c>)
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	691b      	ldr	r3, [r3, #16]
 80027e6:	4a20      	ldr	r2, [pc, #128]	@ (8002868 <Modbus_init+0xa0>)
 80027e8:	2114      	movs	r1, #20
 80027ea:	4618      	mov	r0, r3
 80027ec:	f008 fc26 	bl	800b03c <HAL_TIM_RegisterCallback>
	HAL_TIM_RegisterCallback(hModbus->htim,HAL_TIM_PERIOD_ELAPSED_CB_ID ,(void*)modbus_3t5_Timeout);
 80027f0:	4b1c      	ldr	r3, [pc, #112]	@ (8002864 <Modbus_init+0x9c>)
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	691b      	ldr	r3, [r3, #16]
 80027f6:	4a1d      	ldr	r2, [pc, #116]	@ (800286c <Modbus_init+0xa4>)
 80027f8:	210e      	movs	r1, #14
 80027fa:	4618      	mov	r0, r3
 80027fc:	f008 fc1e 	bl	800b03c <HAL_TIM_RegisterCallback>

	//config UART interrupt
	HAL_UART_RegisterCallback(hModbus->huart,HAL_UART_RX_COMPLETE_CB_ID,(void*)modbus_UART_Recived);
 8002800:	4b18      	ldr	r3, [pc, #96]	@ (8002864 <Modbus_init+0x9c>)
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	68db      	ldr	r3, [r3, #12]
 8002806:	4a1a      	ldr	r2, [pc, #104]	@ (8002870 <Modbus_init+0xa8>)
 8002808:	2103      	movs	r1, #3
 800280a:	4618      	mov	r0, r3
 800280c:	f009 fc66 	bl	800c0dc <HAL_UART_RegisterCallback>
	//start Receive
    HAL_UART_Receive_IT(hModbus->huart, &(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]), 1);
 8002810:	4b14      	ldr	r3, [pc, #80]	@ (8002864 <Modbus_init+0x9c>)
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	68d8      	ldr	r0, [r3, #12]
 8002816:	4b13      	ldr	r3, [pc, #76]	@ (8002864 <Modbus_init+0x9c>)
 8002818:	681a      	ldr	r2, [r3, #0]
 800281a:	4b12      	ldr	r3, [pc, #72]	@ (8002864 <Modbus_init+0x9c>)
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
 8002822:	f503 731c 	add.w	r3, r3, #624	@ 0x270
 8002826:	4413      	add	r3, r2
 8002828:	3302      	adds	r3, #2
 800282a:	2201      	movs	r2, #1
 800282c:	4619      	mov	r1, r3
 800282e:	f009 fd0f 	bl	800c250 <HAL_UART_Receive_IT>


    if(hModbus->htim->State == HAL_TIM_STATE_READY)
 8002832:	4b0c      	ldr	r3, [pc, #48]	@ (8002864 <Modbus_init+0x9c>)
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	691b      	ldr	r3, [r3, #16]
 8002838:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800283c:	b2db      	uxtb	r3, r3
 800283e:	2b01      	cmp	r3, #1
 8002840:	d10c      	bne.n	800285c <Modbus_init+0x94>
    	{
    		HAL_TIM_Base_Start_IT(hModbus->htim);
 8002842:	4b08      	ldr	r3, [pc, #32]	@ (8002864 <Modbus_init+0x9c>)
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	691b      	ldr	r3, [r3, #16]
 8002848:	4618      	mov	r0, r3
 800284a:	f007 fae1 	bl	8009e10 <HAL_TIM_Base_Start_IT>
    		HAL_TIM_OnePulse_Start_IT(hModbus->htim, TIM_CHANNEL_1);
 800284e:	4b05      	ldr	r3, [pc, #20]	@ (8002864 <Modbus_init+0x9c>)
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	691b      	ldr	r3, [r3, #16]
 8002854:	2100      	movs	r1, #0
 8002856:	4618      	mov	r0, r3
 8002858:	f007 fda8 	bl	800a3ac <HAL_TIM_OnePulse_Start_IT>
    	}

}
 800285c:	bf00      	nop
 800285e:	3708      	adds	r7, #8
 8002860:	46bd      	mov	sp, r7
 8002862:	bd80      	pop	{r7, pc}
 8002864:	200002e4 	.word	0x200002e4
 8002868:	08002725 	.word	0x08002725
 800286c:	08002745 	.word	0x08002745
 8002870:	08002765 	.word	0x08002765

08002874 <CRC16>:
} ;

unsigned short CRC16 ( puchMsg, usDataLen ) /* The function returns the CRC as a unsigned short type */
unsigned char *puchMsg ; /* message to calculate CRC upon */
unsigned short usDataLen ; /* quantity of bytes in message */
{
 8002874:	b480      	push	{r7}
 8002876:	b085      	sub	sp, #20
 8002878:	af00      	add	r7, sp, #0
 800287a:	6078      	str	r0, [r7, #4]
 800287c:	460b      	mov	r3, r1
 800287e:	803b      	strh	r3, [r7, #0]
	unsigned char uchCRCHi = 0xFF ; /* high byte of CRC initialized */
 8002880:	23ff      	movs	r3, #255	@ 0xff
 8002882:	73fb      	strb	r3, [r7, #15]
	unsigned char uchCRCLo = 0xFF ; /* low byte of CRC initialized */
 8002884:	23ff      	movs	r3, #255	@ 0xff
 8002886:	73bb      	strb	r3, [r7, #14]
	unsigned uIndex ; /* will index into CRC lookup table */
	while (usDataLen--) /* pass through message buffer */
 8002888:	e013      	b.n	80028b2 <CRC16+0x3e>
	{
		uIndex = uchCRCLo ^ *puchMsg++ ; /* calculate the CRC */
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	1c5a      	adds	r2, r3, #1
 800288e:	607a      	str	r2, [r7, #4]
 8002890:	781a      	ldrb	r2, [r3, #0]
 8002892:	7bbb      	ldrb	r3, [r7, #14]
 8002894:	4053      	eors	r3, r2
 8002896:	b2db      	uxtb	r3, r3
 8002898:	60bb      	str	r3, [r7, #8]
		uchCRCLo = uchCRCHi ^ auchCRCHi[uIndex] ;
 800289a:	4a10      	ldr	r2, [pc, #64]	@ (80028dc <CRC16+0x68>)
 800289c:	68bb      	ldr	r3, [r7, #8]
 800289e:	4413      	add	r3, r2
 80028a0:	781a      	ldrb	r2, [r3, #0]
 80028a2:	7bfb      	ldrb	r3, [r7, #15]
 80028a4:	4053      	eors	r3, r2
 80028a6:	73bb      	strb	r3, [r7, #14]
		uchCRCHi = auchCRCLo[uIndex] ;
 80028a8:	4a0d      	ldr	r2, [pc, #52]	@ (80028e0 <CRC16+0x6c>)
 80028aa:	68bb      	ldr	r3, [r7, #8]
 80028ac:	4413      	add	r3, r2
 80028ae:	781b      	ldrb	r3, [r3, #0]
 80028b0:	73fb      	strb	r3, [r7, #15]
	while (usDataLen--) /* pass through message buffer */
 80028b2:	883b      	ldrh	r3, [r7, #0]
 80028b4:	1e5a      	subs	r2, r3, #1
 80028b6:	803a      	strh	r2, [r7, #0]
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d1e6      	bne.n	800288a <CRC16+0x16>
	}
	return (uchCRCHi << 8 | uchCRCLo) ;
 80028bc:	7bfb      	ldrb	r3, [r7, #15]
 80028be:	b21b      	sxth	r3, r3
 80028c0:	021b      	lsls	r3, r3, #8
 80028c2:	b21a      	sxth	r2, r3
 80028c4:	7bbb      	ldrb	r3, [r7, #14]
 80028c6:	b21b      	sxth	r3, r3
 80028c8:	4313      	orrs	r3, r2
 80028ca:	b21b      	sxth	r3, r3
 80028cc:	b29b      	uxth	r3, r3
}
 80028ce:	4618      	mov	r0, r3
 80028d0:	3714      	adds	r7, #20
 80028d2:	46bd      	mov	sp, r7
 80028d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d8:	4770      	bx	lr
 80028da:	bf00      	nop
 80028dc:	20000108 	.word	0x20000108
 80028e0:	20000008 	.word	0x20000008

080028e4 <Modbus_Protocal_Worker>:



void Modbus_Protocal_Worker()
{
 80028e4:	b580      	push	{r7, lr}
 80028e6:	b082      	sub	sp, #8
 80028e8:	af00      	add	r7, sp, #0
	switch(hModbus->Mstatus)
 80028ea:	4b80      	ldr	r3, [pc, #512]	@ (8002aec <Modbus_Protocal_Worker+0x208>)
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	7e1b      	ldrb	r3, [r3, #24]
 80028f0:	3b01      	subs	r3, #1
 80028f2:	2b03      	cmp	r3, #3
 80028f4:	d80a      	bhi.n	800290c <Modbus_Protocal_Worker+0x28>
 80028f6:	a201      	add	r2, pc, #4	@ (adr r2, 80028fc <Modbus_Protocal_Worker+0x18>)
 80028f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028fc:	08002917 	.word	0x08002917
 8002900:	08002ab5 	.word	0x08002ab5
 8002904:	080029a1 	.word	0x080029a1
 8002908:	080029c7 	.word	0x080029c7
	{
	default:
	case Modbus_state_Init:
		/*init Modbus protocal*/

		hModbus->Mstatus = Modbus_state_Idle;
 800290c:	4b77      	ldr	r3, [pc, #476]	@ (8002aec <Modbus_Protocal_Worker+0x208>)
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	2201      	movs	r2, #1
 8002912:	761a      	strb	r2, [r3, #24]
		break;
 8002914:	e0e6      	b.n	8002ae4 <Modbus_Protocal_Worker+0x200>
	case Modbus_state_Idle:
		/*Idle state*/

		//check that we have response message
		if(hModbus->TxCount)
 8002916:	4b75      	ldr	r3, [pc, #468]	@ (8002aec <Modbus_Protocal_Worker+0x208>)
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	f893 3271 	ldrb.w	r3, [r3, #625]	@ 0x271
 800291e:	2b00      	cmp	r3, #0
 8002920:	d002      	beq.n	8002928 <Modbus_Protocal_Worker+0x44>
		{
			Modbus_Emission();
 8002922:	f000 f9d5 	bl	8002cd0 <Modbus_Emission>
 8002926:	e01c      	b.n	8002962 <Modbus_Protocal_Worker+0x7e>
		}

		// Received character
		else if(hModbus->Flag_URev)
 8002928:	4b70      	ldr	r3, [pc, #448]	@ (8002aec <Modbus_Protocal_Worker+0x208>)
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	7d9b      	ldrb	r3, [r3, #22]
 800292e:	2b00      	cmp	r3, #0
 8002930:	d017      	beq.n	8002962 <Modbus_Protocal_Worker+0x7e>
		{
			/*reset Timer flag*/
			hModbus->Flag_T15TimeOut = 0;
 8002932:	4b6e      	ldr	r3, [pc, #440]	@ (8002aec <Modbus_Protocal_Worker+0x208>)
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	2200      	movs	r2, #0
 8002938:	751a      	strb	r2, [r3, #20]
			hModbus->Flag_T35TimeOut = 0;
 800293a:	4b6c      	ldr	r3, [pc, #432]	@ (8002aec <Modbus_Protocal_Worker+0x208>)
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	2200      	movs	r2, #0
 8002940:	755a      	strb	r2, [r3, #21]
			__HAL_TIM_ENABLE(hModbus->htim);
 8002942:	4b6a      	ldr	r3, [pc, #424]	@ (8002aec <Modbus_Protocal_Worker+0x208>)
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	691b      	ldr	r3, [r3, #16]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	681a      	ldr	r2, [r3, #0]
 800294c:	4b67      	ldr	r3, [pc, #412]	@ (8002aec <Modbus_Protocal_Worker+0x208>)
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	691b      	ldr	r3, [r3, #16]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	f042 0201 	orr.w	r2, r2, #1
 8002958:	601a      	str	r2, [r3, #0]
			/*set state*/
			hModbus->Mstatus= Modbus_state_Reception;
 800295a:	4b64      	ldr	r3, [pc, #400]	@ (8002aec <Modbus_Protocal_Worker+0x208>)
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	2203      	movs	r2, #3
 8002960:	761a      	strb	r2, [r3, #24]
		}

		//check that if UART RX not start, start receiving
		if(hModbus->huart->RxState == HAL_UART_STATE_READY)
 8002962:	4b62      	ldr	r3, [pc, #392]	@ (8002aec <Modbus_Protocal_Worker+0x208>)
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	68db      	ldr	r3, [r3, #12]
 8002968:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800296c:	2b20      	cmp	r3, #32
 800296e:	f040 80b2 	bne.w	8002ad6 <Modbus_Protocal_Worker+0x1f2>
		{
			hModbus->modbusUartStructure.RxTail =0;
 8002972:	4b5e      	ldr	r3, [pc, #376]	@ (8002aec <Modbus_Protocal_Worker+0x208>)
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	2200      	movs	r2, #0
 8002978:	f8a3 23a2 	strh.w	r2, [r3, #930]	@ 0x3a2
			HAL_UART_Receive_IT(hModbus->huart, &(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]), 1);
 800297c:	4b5b      	ldr	r3, [pc, #364]	@ (8002aec <Modbus_Protocal_Worker+0x208>)
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	68d8      	ldr	r0, [r3, #12]
 8002982:	4b5a      	ldr	r3, [pc, #360]	@ (8002aec <Modbus_Protocal_Worker+0x208>)
 8002984:	681a      	ldr	r2, [r3, #0]
 8002986:	4b59      	ldr	r3, [pc, #356]	@ (8002aec <Modbus_Protocal_Worker+0x208>)
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
 800298e:	f503 731c 	add.w	r3, r3, #624	@ 0x270
 8002992:	4413      	add	r3, r2
 8002994:	3302      	adds	r3, #2
 8002996:	2201      	movs	r2, #1
 8002998:	4619      	mov	r1, r3
 800299a:	f009 fc59 	bl	800c250 <HAL_UART_Receive_IT>
		}
		break;
 800299e:	e09a      	b.n	8002ad6 <Modbus_Protocal_Worker+0x1f2>
	case Modbus_state_Reception:

		if(hModbus->Flag_T15TimeOut)
 80029a0:	4b52      	ldr	r3, [pc, #328]	@ (8002aec <Modbus_Protocal_Worker+0x208>)
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	7d1b      	ldrb	r3, [r3, #20]
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	f000 8097 	beq.w	8002ada <Modbus_Protocal_Worker+0x1f6>
		{
			/*reset recived flag*/
			hModbus->Flag_URev =0;
 80029ac:	4b4f      	ldr	r3, [pc, #316]	@ (8002aec <Modbus_Protocal_Worker+0x208>)
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	2200      	movs	r2, #0
 80029b2:	759a      	strb	r2, [r3, #22]
			hModbus->RecvStatus = Modbus_RecvFrame_Null;
 80029b4:	4b4d      	ldr	r3, [pc, #308]	@ (8002aec <Modbus_Protocal_Worker+0x208>)
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	22fe      	movs	r2, #254	@ 0xfe
 80029ba:	75da      	strb	r2, [r3, #23]

			/*compute CRC and Slave address*/



			hModbus->Mstatus = Modbus_state_ControlAndWaiting;
 80029bc:	4b4b      	ldr	r3, [pc, #300]	@ (8002aec <Modbus_Protocal_Worker+0x208>)
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	2204      	movs	r2, #4
 80029c2:	761a      	strb	r2, [r3, #24]
		}
		break;
 80029c4:	e089      	b.n	8002ada <Modbus_Protocal_Worker+0x1f6>
	case Modbus_state_ControlAndWaiting:
		/*Frame error , Not generate response , Clear buffer*/
		if(hModbus->Flag_URev)
 80029c6:	4b49      	ldr	r3, [pc, #292]	@ (8002aec <Modbus_Protocal_Worker+0x208>)
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	7d9b      	ldrb	r3, [r3, #22]
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d009      	beq.n	80029e4 <Modbus_Protocal_Worker+0x100>
		{

			if(!hModbus->RecvStatus)
 80029d0:	4b46      	ldr	r3, [pc, #280]	@ (8002aec <Modbus_Protocal_Worker+0x208>)
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f993 3017 	ldrsb.w	r3, [r3, #23]
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d103      	bne.n	80029e4 <Modbus_Protocal_Worker+0x100>
			{
				hModbus->RecvStatus = Modbus_RecvFrame_FrameError;
 80029dc:	4b43      	ldr	r3, [pc, #268]	@ (8002aec <Modbus_Protocal_Worker+0x208>)
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	22ff      	movs	r2, #255	@ 0xff
 80029e2:	75da      	strb	r2, [r3, #23]
			}
		}

		/*Frame Calculation , calculate once*/
		if(hModbus->RecvStatus == Modbus_RecvFrame_Null)
 80029e4:	4b41      	ldr	r3, [pc, #260]	@ (8002aec <Modbus_Protocal_Worker+0x208>)
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	f993 3017 	ldrsb.w	r3, [r3, #23]
 80029ec:	f113 0f02 	cmn.w	r3, #2
 80029f0:	d150      	bne.n	8002a94 <Modbus_Protocal_Worker+0x1b0>
		{
			hModbus->RecvStatus = Modbus_RecvFrame_Normal;
 80029f2:	4b3e      	ldr	r3, [pc, #248]	@ (8002aec <Modbus_Protocal_Worker+0x208>)
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	2200      	movs	r2, #0
 80029f8:	75da      	strb	r2, [r3, #23]
			// check CRC
			u16u8_t CalculateCRC;
			CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferRx,hModbus->modbusUartStructure.RxTail - 2);
 80029fa:	4b3c      	ldr	r3, [pc, #240]	@ (8002aec <Modbus_Protocal_Worker+0x208>)
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	f203 2272 	addw	r2, r3, #626	@ 0x272
 8002a02:	4b3a      	ldr	r3, [pc, #232]	@ (8002aec <Modbus_Protocal_Worker+0x208>)
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
 8002a0a:	3b02      	subs	r3, #2
 8002a0c:	4619      	mov	r1, r3
 8002a0e:	4610      	mov	r0, r2
 8002a10:	f7ff ff30 	bl	8002874 <CRC16>
 8002a14:	4603      	mov	r3, r0
 8002a16:	80bb      	strh	r3, [r7, #4]

			if(!(CalculateCRC.U8[0] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail - 2]
 8002a18:	793a      	ldrb	r2, [r7, #4]
 8002a1a:	4b34      	ldr	r3, [pc, #208]	@ (8002aec <Modbus_Protocal_Worker+0x208>)
 8002a1c:	6819      	ldr	r1, [r3, #0]
 8002a1e:	4b33      	ldr	r3, [pc, #204]	@ (8002aec <Modbus_Protocal_Worker+0x208>)
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
 8002a26:	3b02      	subs	r3, #2
 8002a28:	440b      	add	r3, r1
 8002a2a:	f893 3272 	ldrb.w	r3, [r3, #626]	@ 0x272
 8002a2e:	429a      	cmp	r2, r3
 8002a30:	d10c      	bne.n	8002a4c <Modbus_Protocal_Worker+0x168>
			&& CalculateCRC.U8[1] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail -1]))
 8002a32:	797a      	ldrb	r2, [r7, #5]
 8002a34:	4b2d      	ldr	r3, [pc, #180]	@ (8002aec <Modbus_Protocal_Worker+0x208>)
 8002a36:	6819      	ldr	r1, [r3, #0]
 8002a38:	4b2c      	ldr	r3, [pc, #176]	@ (8002aec <Modbus_Protocal_Worker+0x208>)
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
 8002a40:	3b01      	subs	r3, #1
 8002a42:	440b      	add	r3, r1
 8002a44:	f893 3272 	ldrb.w	r3, [r3, #626]	@ 0x272
			if(!(CalculateCRC.U8[0] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail - 2]
 8002a48:	429a      	cmp	r2, r3
 8002a4a:	d004      	beq.n	8002a56 <Modbus_Protocal_Worker+0x172>
			{
				// communication unsuccessful
				hModbus->RecvStatus = Modbus_RecvFrame_FrameError;
 8002a4c:	4b27      	ldr	r3, [pc, #156]	@ (8002aec <Modbus_Protocal_Worker+0x208>)
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	22ff      	movs	r2, #255	@ 0xff
 8002a52:	75da      	strb	r2, [r3, #23]
				break;
 8002a54:	e046      	b.n	8002ae4 <Modbus_Protocal_Worker+0x200>
			}

			//check Slave Address
			if(hModbus->modbusUartStructure.MessageBufferRx[0] != hModbus->slaveAddress)
 8002a56:	4b25      	ldr	r3, [pc, #148]	@ (8002aec <Modbus_Protocal_Worker+0x208>)
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f893 2272 	ldrb.w	r2, [r3, #626]	@ 0x272
 8002a5e:	4b23      	ldr	r3, [pc, #140]	@ (8002aec <Modbus_Protocal_Worker+0x208>)
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	781b      	ldrb	r3, [r3, #0]
 8002a64:	429a      	cmp	r2, r3
 8002a66:	d113      	bne.n	8002a90 <Modbus_Protocal_Worker+0x1ac>
				break;

			//copy recivced frame
			memcpy(hModbus->Rxframe,
 8002a68:	4b20      	ldr	r3, [pc, #128]	@ (8002aec <Modbus_Protocal_Worker+0x208>)
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f103 0019 	add.w	r0, r3, #25
					hModbus->modbusUartStructure.MessageBufferRx+1,
 8002a70:	4b1e      	ldr	r3, [pc, #120]	@ (8002aec <Modbus_Protocal_Worker+0x208>)
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	f203 2372 	addw	r3, r3, #626	@ 0x272
			memcpy(hModbus->Rxframe,
 8002a78:	1c59      	adds	r1, r3, #1
					hModbus->modbusUartStructure.RxTail-3);
 8002a7a:	4b1c      	ldr	r3, [pc, #112]	@ (8002aec <Modbus_Protocal_Worker+0x208>)
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
 8002a82:	3b03      	subs	r3, #3
			memcpy(hModbus->Rxframe,
 8002a84:	461a      	mov	r2, r3
 8002a86:	f00c fc47 	bl	800f318 <memcpy>

			//execute command
			Modbus_frame_response();
 8002a8a:	f000 f909 	bl	8002ca0 <Modbus_frame_response>
 8002a8e:	e001      	b.n	8002a94 <Modbus_Protocal_Worker+0x1b0>
				break;
 8002a90:	bf00      	nop
					}
		break;


	}
}
 8002a92:	e027      	b.n	8002ae4 <Modbus_Protocal_Worker+0x200>
		if(hModbus->Flag_T35TimeOut)
 8002a94:	4b15      	ldr	r3, [pc, #84]	@ (8002aec <Modbus_Protocal_Worker+0x208>)
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	7d5b      	ldrb	r3, [r3, #21]
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d01f      	beq.n	8002ade <Modbus_Protocal_Worker+0x1fa>
			hModbus->Mstatus = Modbus_state_Idle;
 8002a9e:	4b13      	ldr	r3, [pc, #76]	@ (8002aec <Modbus_Protocal_Worker+0x208>)
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	2201      	movs	r2, #1
 8002aa4:	761a      	strb	r2, [r3, #24]
			HAL_UART_AbortReceive(hModbus->huart);
 8002aa6:	4b11      	ldr	r3, [pc, #68]	@ (8002aec <Modbus_Protocal_Worker+0x208>)
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	68db      	ldr	r3, [r3, #12]
 8002aac:	4618      	mov	r0, r3
 8002aae:	f009 fc9b 	bl	800c3e8 <HAL_UART_AbortReceive>
		break;
 8002ab2:	e014      	b.n	8002ade <Modbus_Protocal_Worker+0x1fa>
		if(hModbus->huart->gState==HAL_UART_STATE_READY)
 8002ab4:	4b0d      	ldr	r3, [pc, #52]	@ (8002aec <Modbus_Protocal_Worker+0x208>)
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	68db      	ldr	r3, [r3, #12]
 8002aba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002abe:	2b20      	cmp	r3, #32
 8002ac0:	d10f      	bne.n	8002ae2 <Modbus_Protocal_Worker+0x1fe>
			hModbus->TxCount=0;
 8002ac2:	4b0a      	ldr	r3, [pc, #40]	@ (8002aec <Modbus_Protocal_Worker+0x208>)
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	2200      	movs	r2, #0
 8002ac8:	f883 2271 	strb.w	r2, [r3, #625]	@ 0x271
			hModbus->Mstatus = Modbus_state_Idle;
 8002acc:	4b07      	ldr	r3, [pc, #28]	@ (8002aec <Modbus_Protocal_Worker+0x208>)
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	2201      	movs	r2, #1
 8002ad2:	761a      	strb	r2, [r3, #24]
		break;
 8002ad4:	e005      	b.n	8002ae2 <Modbus_Protocal_Worker+0x1fe>
		break;
 8002ad6:	bf00      	nop
 8002ad8:	e004      	b.n	8002ae4 <Modbus_Protocal_Worker+0x200>
		break;
 8002ada:	bf00      	nop
 8002adc:	e002      	b.n	8002ae4 <Modbus_Protocal_Worker+0x200>
		break;
 8002ade:	bf00      	nop
 8002ae0:	e000      	b.n	8002ae4 <Modbus_Protocal_Worker+0x200>
		break;
 8002ae2:	bf00      	nop
}
 8002ae4:	bf00      	nop
 8002ae6:	3708      	adds	r7, #8
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	bd80      	pop	{r7, pc}
 8002aec:	200002e4 	.word	0x200002e4

08002af0 <modbusWrite1Register>:
void modbusWrite1Register() //function 06
{
 8002af0:	b580      	push	{r7, lr}
 8002af2:	b082      	sub	sp, #8
 8002af4:	af00      	add	r7, sp, #0

	//write data to register
	uint16_t startAddress = (hModbus->Rxframe[1]<<8)+(hModbus->Rxframe[2]);
 8002af6:	4b1d      	ldr	r3, [pc, #116]	@ (8002b6c <modbusWrite1Register+0x7c>)
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	7e9b      	ldrb	r3, [r3, #26]
 8002afc:	021b      	lsls	r3, r3, #8
 8002afe:	b29b      	uxth	r3, r3
 8002b00:	4a1a      	ldr	r2, [pc, #104]	@ (8002b6c <modbusWrite1Register+0x7c>)
 8002b02:	6812      	ldr	r2, [r2, #0]
 8002b04:	7ed2      	ldrb	r2, [r2, #27]
 8002b06:	4413      	add	r3, r2
 8002b08:	80fb      	strh	r3, [r7, #6]

	if(startAddress > hModbus->RegisterSize)
 8002b0a:	88fa      	ldrh	r2, [r7, #6]
 8002b0c:	4b17      	ldr	r3, [pc, #92]	@ (8002b6c <modbusWrite1Register+0x7c>)
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	689b      	ldr	r3, [r3, #8]
 8002b12:	429a      	cmp	r2, r3
 8002b14:	d903      	bls.n	8002b1e <modbusWrite1Register+0x2e>
		{
			 ModbusErrorReply(Modbus_RecvFrame_IllegalDataAddress);
 8002b16:	2002      	movs	r0, #2
 8002b18:	f000 f8a0 	bl	8002c5c <ModbusErrorReply>
			 return;
 8002b1c:	e023      	b.n	8002b66 <modbusWrite1Register+0x76>
		}


	hModbus->RegisterAddress[startAddress].U8[1] = hModbus->Rxframe[3];
 8002b1e:	4b13      	ldr	r3, [pc, #76]	@ (8002b6c <modbusWrite1Register+0x7c>)
 8002b20:	681a      	ldr	r2, [r3, #0]
 8002b22:	4b12      	ldr	r3, [pc, #72]	@ (8002b6c <modbusWrite1Register+0x7c>)
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	6859      	ldr	r1, [r3, #4]
 8002b28:	88fb      	ldrh	r3, [r7, #6]
 8002b2a:	005b      	lsls	r3, r3, #1
 8002b2c:	440b      	add	r3, r1
 8002b2e:	7f12      	ldrb	r2, [r2, #28]
 8002b30:	705a      	strb	r2, [r3, #1]
	hModbus->RegisterAddress[startAddress].U8[0] = hModbus->Rxframe[4];
 8002b32:	4b0e      	ldr	r3, [pc, #56]	@ (8002b6c <modbusWrite1Register+0x7c>)
 8002b34:	681a      	ldr	r2, [r3, #0]
 8002b36:	4b0d      	ldr	r3, [pc, #52]	@ (8002b6c <modbusWrite1Register+0x7c>)
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	6859      	ldr	r1, [r3, #4]
 8002b3c:	88fb      	ldrh	r3, [r7, #6]
 8002b3e:	005b      	lsls	r3, r3, #1
 8002b40:	440b      	add	r3, r1
 8002b42:	7f52      	ldrb	r2, [r2, #29]
 8002b44:	701a      	strb	r2, [r3, #0]



	//generate response
	memcpy(hModbus->Txframe,
 8002b46:	4b09      	ldr	r3, [pc, #36]	@ (8002b6c <modbusWrite1Register+0x7c>)
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f203 1045 	addw	r0, r3, #325	@ 0x145
			hModbus->Rxframe,
 8002b4e:	4b07      	ldr	r3, [pc, #28]	@ (8002b6c <modbusWrite1Register+0x7c>)
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	3319      	adds	r3, #25
	memcpy(hModbus->Txframe,
 8002b54:	2208      	movs	r2, #8
 8002b56:	4619      	mov	r1, r3
 8002b58:	f00c fbde 	bl	800f318 <memcpy>
			8);
	//set number of byte to sent
	hModbus->TxCount=5;
 8002b5c:	4b03      	ldr	r3, [pc, #12]	@ (8002b6c <modbusWrite1Register+0x7c>)
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	2205      	movs	r2, #5
 8002b62:	f883 2271 	strb.w	r2, [r3, #625]	@ 0x271



}
 8002b66:	3708      	adds	r7, #8
 8002b68:	46bd      	mov	sp, r7
 8002b6a:	bd80      	pop	{r7, pc}
 8002b6c:	200002e4 	.word	0x200002e4

08002b70 <modbusRead1Register>:

void modbusRead1Register() // function 03
{
 8002b70:	b590      	push	{r4, r7, lr}
 8002b72:	b083      	sub	sp, #12
 8002b74:	af00      	add	r7, sp, #0



	uint16_t numberOfDataToRead =((hModbus->Rxframe[3]<<8)+(hModbus->Rxframe[4]));
 8002b76:	4b38      	ldr	r3, [pc, #224]	@ (8002c58 <modbusRead1Register+0xe8>)
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	7f1b      	ldrb	r3, [r3, #28]
 8002b7c:	021b      	lsls	r3, r3, #8
 8002b7e:	b29b      	uxth	r3, r3
 8002b80:	4a35      	ldr	r2, [pc, #212]	@ (8002c58 <modbusRead1Register+0xe8>)
 8002b82:	6812      	ldr	r2, [r2, #0]
 8002b84:	7f52      	ldrb	r2, [r2, #29]
 8002b86:	4413      	add	r3, r2
 8002b88:	80fb      	strh	r3, [r7, #6]
	uint16_t startAddress =((hModbus->Rxframe[1]<<8)+(hModbus->Rxframe[2]));
 8002b8a:	4b33      	ldr	r3, [pc, #204]	@ (8002c58 <modbusRead1Register+0xe8>)
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	7e9b      	ldrb	r3, [r3, #26]
 8002b90:	021b      	lsls	r3, r3, #8
 8002b92:	b29b      	uxth	r3, r3
 8002b94:	4a30      	ldr	r2, [pc, #192]	@ (8002c58 <modbusRead1Register+0xe8>)
 8002b96:	6812      	ldr	r2, [r2, #0]
 8002b98:	7ed2      	ldrb	r2, [r2, #27]
 8002b9a:	4413      	add	r3, r2
 8002b9c:	80bb      	strh	r3, [r7, #4]

	//check quantity and address range

	if(numberOfDataToRead <1 ||numberOfDataToRead > 0x7D)
 8002b9e:	88fb      	ldrh	r3, [r7, #6]
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d002      	beq.n	8002baa <modbusRead1Register+0x3a>
 8002ba4:	88fb      	ldrh	r3, [r7, #6]
 8002ba6:	2b7d      	cmp	r3, #125	@ 0x7d
 8002ba8:	d903      	bls.n	8002bb2 <modbusRead1Register+0x42>
	{
		 ModbusErrorReply(Modbus_RecvFrame_IllegalDataValue);
 8002baa:	2003      	movs	r0, #3
 8002bac:	f000 f856 	bl	8002c5c <ModbusErrorReply>
		 return;
 8002bb0:	e04e      	b.n	8002c50 <modbusRead1Register+0xe0>
	}

	if(startAddress > hModbus->RegisterSize || (startAddress +  numberOfDataToRead) > hModbus->RegisterSize)
 8002bb2:	88ba      	ldrh	r2, [r7, #4]
 8002bb4:	4b28      	ldr	r3, [pc, #160]	@ (8002c58 <modbusRead1Register+0xe8>)
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	689b      	ldr	r3, [r3, #8]
 8002bba:	429a      	cmp	r2, r3
 8002bbc:	d808      	bhi.n	8002bd0 <modbusRead1Register+0x60>
 8002bbe:	88ba      	ldrh	r2, [r7, #4]
 8002bc0:	88fb      	ldrh	r3, [r7, #6]
 8002bc2:	4413      	add	r3, r2
 8002bc4:	461a      	mov	r2, r3
 8002bc6:	4b24      	ldr	r3, [pc, #144]	@ (8002c58 <modbusRead1Register+0xe8>)
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	689b      	ldr	r3, [r3, #8]
 8002bcc:	429a      	cmp	r2, r3
 8002bce:	d903      	bls.n	8002bd8 <modbusRead1Register+0x68>
	{
		 ModbusErrorReply(Modbus_RecvFrame_IllegalDataAddress);
 8002bd0:	2002      	movs	r0, #2
 8002bd2:	f000 f843 	bl	8002c5c <ModbusErrorReply>
		 return;
 8002bd6:	e03b      	b.n	8002c50 <modbusRead1Register+0xe0>
	}


	//generate response
	hModbus->Txframe[0] = Modbus_function_Read_Holding_Register;
 8002bd8:	4b1f      	ldr	r3, [pc, #124]	@ (8002c58 <modbusRead1Register+0xe8>)
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	2203      	movs	r2, #3
 8002bde:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
	hModbus->Txframe[1] = (2*numberOfDataToRead) & 0xFF;
 8002be2:	88fb      	ldrh	r3, [r7, #6]
 8002be4:	b2da      	uxtb	r2, r3
 8002be6:	4b1c      	ldr	r3, [pc, #112]	@ (8002c58 <modbusRead1Register+0xe8>)
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	0052      	lsls	r2, r2, #1
 8002bec:	b2d2      	uxtb	r2, r2
 8002bee:	f883 2146 	strb.w	r2, [r3, #326]	@ 0x146
	register int i;
	for(i=0; i<numberOfDataToRead;i++)
 8002bf2:	2400      	movs	r4, #0
 8002bf4:	e020      	b.n	8002c38 <modbusRead1Register+0xc8>
	{
		hModbus->Txframe[2*i+2]=hModbus->RegisterAddress[startAddress+i].U8[1];
 8002bf6:	4b18      	ldr	r3, [pc, #96]	@ (8002c58 <modbusRead1Register+0xe8>)
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	685a      	ldr	r2, [r3, #4]
 8002bfc:	88bb      	ldrh	r3, [r7, #4]
 8002bfe:	4423      	add	r3, r4
 8002c00:	005b      	lsls	r3, r3, #1
 8002c02:	18d1      	adds	r1, r2, r3
 8002c04:	4b14      	ldr	r3, [pc, #80]	@ (8002c58 <modbusRead1Register+0xe8>)
 8002c06:	681a      	ldr	r2, [r3, #0]
 8002c08:	1c63      	adds	r3, r4, #1
 8002c0a:	005b      	lsls	r3, r3, #1
 8002c0c:	7849      	ldrb	r1, [r1, #1]
 8002c0e:	4413      	add	r3, r2
 8002c10:	460a      	mov	r2, r1
 8002c12:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
		hModbus->Txframe[2*i+3]=hModbus->RegisterAddress[startAddress+i].U8[0];
 8002c16:	4b10      	ldr	r3, [pc, #64]	@ (8002c58 <modbusRead1Register+0xe8>)
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	685a      	ldr	r2, [r3, #4]
 8002c1c:	88bb      	ldrh	r3, [r7, #4]
 8002c1e:	4423      	add	r3, r4
 8002c20:	005b      	lsls	r3, r3, #1
 8002c22:	18d1      	adds	r1, r2, r3
 8002c24:	4b0c      	ldr	r3, [pc, #48]	@ (8002c58 <modbusRead1Register+0xe8>)
 8002c26:	681a      	ldr	r2, [r3, #0]
 8002c28:	0063      	lsls	r3, r4, #1
 8002c2a:	3303      	adds	r3, #3
 8002c2c:	7809      	ldrb	r1, [r1, #0]
 8002c2e:	4413      	add	r3, r2
 8002c30:	460a      	mov	r2, r1
 8002c32:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
	for(i=0; i<numberOfDataToRead;i++)
 8002c36:	3401      	adds	r4, #1
 8002c38:	88fb      	ldrh	r3, [r7, #6]
 8002c3a:	429c      	cmp	r4, r3
 8002c3c:	dbdb      	blt.n	8002bf6 <modbusRead1Register+0x86>
	}
	hModbus->TxCount = 2+2*numberOfDataToRead;
 8002c3e:	88fb      	ldrh	r3, [r7, #6]
 8002c40:	3301      	adds	r3, #1
 8002c42:	b2da      	uxtb	r2, r3
 8002c44:	4b04      	ldr	r3, [pc, #16]	@ (8002c58 <modbusRead1Register+0xe8>)
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	0052      	lsls	r2, r2, #1
 8002c4a:	b2d2      	uxtb	r2, r2
 8002c4c:	f883 2271 	strb.w	r2, [r3, #625]	@ 0x271

}
 8002c50:	370c      	adds	r7, #12
 8002c52:	46bd      	mov	sp, r7
 8002c54:	bd90      	pop	{r4, r7, pc}
 8002c56:	bf00      	nop
 8002c58:	200002e4 	.word	0x200002e4

08002c5c <ModbusErrorReply>:

void ModbusErrorReply(uint8_t Errorcode)
{
 8002c5c:	b480      	push	{r7}
 8002c5e:	b083      	sub	sp, #12
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	4603      	mov	r3, r0
 8002c64:	71fb      	strb	r3, [r7, #7]
	hModbus->Txframe[0] = hModbus->Rxframe[0] | 0x80;
 8002c66:	4b0d      	ldr	r3, [pc, #52]	@ (8002c9c <ModbusErrorReply+0x40>)
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	7e5a      	ldrb	r2, [r3, #25]
 8002c6c:	4b0b      	ldr	r3, [pc, #44]	@ (8002c9c <ModbusErrorReply+0x40>)
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8002c74:	b2d2      	uxtb	r2, r2
 8002c76:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
	hModbus->Txframe[1] = Errorcode;
 8002c7a:	4b08      	ldr	r3, [pc, #32]	@ (8002c9c <ModbusErrorReply+0x40>)
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	79fa      	ldrb	r2, [r7, #7]
 8002c80:	f883 2146 	strb.w	r2, [r3, #326]	@ 0x146
	hModbus->TxCount = 2;
 8002c84:	4b05      	ldr	r3, [pc, #20]	@ (8002c9c <ModbusErrorReply+0x40>)
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	2202      	movs	r2, #2
 8002c8a:	f883 2271 	strb.w	r2, [r3, #625]	@ 0x271
}
 8002c8e:	bf00      	nop
 8002c90:	370c      	adds	r7, #12
 8002c92:	46bd      	mov	sp, r7
 8002c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c98:	4770      	bx	lr
 8002c9a:	bf00      	nop
 8002c9c:	200002e4 	.word	0x200002e4

08002ca0 <Modbus_frame_response>:

void Modbus_frame_response()
{
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	af00      	add	r7, sp, #0
	switch(hModbus->Rxframe[0]) //check funcion
 8002ca4:	4b09      	ldr	r3, [pc, #36]	@ (8002ccc <Modbus_frame_response+0x2c>)
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	7e5b      	ldrb	r3, [r3, #25]
 8002caa:	2b03      	cmp	r3, #3
 8002cac:	d004      	beq.n	8002cb8 <Modbus_frame_response+0x18>
 8002cae:	2b06      	cmp	r3, #6
 8002cb0:	d105      	bne.n	8002cbe <Modbus_frame_response+0x1e>
	{
	case Modbus_function_Write_SingleRegister:
		modbusWrite1Register();
 8002cb2:	f7ff ff1d 	bl	8002af0 <modbusWrite1Register>
		break;
 8002cb6:	e006      	b.n	8002cc6 <Modbus_frame_response+0x26>
	case Modbus_function_Read_Holding_Register:
		modbusRead1Register();
 8002cb8:	f7ff ff5a 	bl	8002b70 <modbusRead1Register>
		break;
 8002cbc:	e003      	b.n	8002cc6 <Modbus_frame_response+0x26>
	default:
		 ModbusErrorReply(Modbus_RecvFrame_IllegalFunction);
 8002cbe:	2001      	movs	r0, #1
 8002cc0:	f7ff ffcc 	bl	8002c5c <ModbusErrorReply>
		break;
 8002cc4:	bf00      	nop

	}
}
 8002cc6:	bf00      	nop
 8002cc8:	bd80      	pop	{r7, pc}
 8002cca:	bf00      	nop
 8002ccc:	200002e4 	.word	0x200002e4

08002cd0 <Modbus_Emission>:

void Modbus_Emission()
{
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	b082      	sub	sp, #8
 8002cd4:	af00      	add	r7, sp, #0
	if(hModbus->huart->gState==HAL_UART_STATE_READY)
 8002cd6:	4b3c      	ldr	r3, [pc, #240]	@ (8002dc8 <Modbus_Emission+0xf8>)
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	68db      	ldr	r3, [r3, #12]
 8002cdc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ce0:	2b20      	cmp	r3, #32
 8002ce2:	d15d      	bne.n	8002da0 <Modbus_Emission+0xd0>
	{
		//generate response package
		hModbus->modbusUartStructure.MessageBufferTx[0] = hModbus->slaveAddress;
 8002ce4:	4b38      	ldr	r3, [pc, #224]	@ (8002dc8 <Modbus_Emission+0xf8>)
 8002ce6:	681a      	ldr	r2, [r3, #0]
 8002ce8:	4b37      	ldr	r3, [pc, #220]	@ (8002dc8 <Modbus_Emission+0xf8>)
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	7812      	ldrb	r2, [r2, #0]
 8002cee:	f883 23a4 	strb.w	r2, [r3, #932]	@ 0x3a4

		memcpy
		(
				hModbus->modbusUartStructure.MessageBufferTx+1,
 8002cf2:	4b35      	ldr	r3, [pc, #212]	@ (8002dc8 <Modbus_Emission+0xf8>)
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f503 7369 	add.w	r3, r3, #932	@ 0x3a4
		memcpy
 8002cfa:	1c58      	adds	r0, r3, #1
				hModbus->Txframe,
 8002cfc:	4b32      	ldr	r3, [pc, #200]	@ (8002dc8 <Modbus_Emission+0xf8>)
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	f203 1145 	addw	r1, r3, #325	@ 0x145
				hModbus->TxCount
 8002d04:	4b30      	ldr	r3, [pc, #192]	@ (8002dc8 <Modbus_Emission+0xf8>)
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f893 3271 	ldrb.w	r3, [r3, #625]	@ 0x271
		memcpy
 8002d0c:	461a      	mov	r2, r3
 8002d0e:	f00c fb03 	bl	800f318 <memcpy>
		);

		hModbus->modbusUartStructure.TxTail = hModbus->TxCount+3;
 8002d12:	4b2d      	ldr	r3, [pc, #180]	@ (8002dc8 <Modbus_Emission+0xf8>)
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f893 3271 	ldrb.w	r3, [r3, #625]	@ 0x271
 8002d1a:	461a      	mov	r2, r3
 8002d1c:	4b2a      	ldr	r3, [pc, #168]	@ (8002dc8 <Modbus_Emission+0xf8>)
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	3203      	adds	r2, #3
 8002d22:	b292      	uxth	r2, r2
 8002d24:	f8a3 24d4 	strh.w	r2, [r3, #1236]	@ 0x4d4

		u16u8_t CalculateCRC;
		CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferTx,
 8002d28:	4b27      	ldr	r3, [pc, #156]	@ (8002dc8 <Modbus_Emission+0xf8>)
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	f503 7269 	add.w	r2, r3, #932	@ 0x3a4
				hModbus->modbusUartStructure.TxTail - 2);
 8002d30:	4b25      	ldr	r3, [pc, #148]	@ (8002dc8 <Modbus_Emission+0xf8>)
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	@ 0x4d4
		CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferTx,
 8002d38:	3b02      	subs	r3, #2
 8002d3a:	4619      	mov	r1, r3
 8002d3c:	4610      	mov	r0, r2
 8002d3e:	f7ff fd99 	bl	8002874 <CRC16>
 8002d42:	4603      	mov	r3, r0
 8002d44:	80bb      	strh	r3, [r7, #4]

		hModbus->modbusUartStructure.MessageBufferTx[hModbus->modbusUartStructure.TxTail-2]
 8002d46:	4b20      	ldr	r3, [pc, #128]	@ (8002dc8 <Modbus_Emission+0xf8>)
 8002d48:	681a      	ldr	r2, [r3, #0]
 8002d4a:	4b1f      	ldr	r3, [pc, #124]	@ (8002dc8 <Modbus_Emission+0xf8>)
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	@ 0x4d4
 8002d52:	3b02      	subs	r3, #2
													 =CalculateCRC.U8[0];
 8002d54:	7939      	ldrb	r1, [r7, #4]
 8002d56:	4413      	add	r3, r2
 8002d58:	460a      	mov	r2, r1
 8002d5a:	f883 23a4 	strb.w	r2, [r3, #932]	@ 0x3a4

		hModbus->modbusUartStructure.MessageBufferTx[hModbus->modbusUartStructure.TxTail-1]
 8002d5e:	4b1a      	ldr	r3, [pc, #104]	@ (8002dc8 <Modbus_Emission+0xf8>)
 8002d60:	681a      	ldr	r2, [r3, #0]
 8002d62:	4b19      	ldr	r3, [pc, #100]	@ (8002dc8 <Modbus_Emission+0xf8>)
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	@ 0x4d4
 8002d6a:	3b01      	subs	r3, #1
													 =CalculateCRC.U8[1];
 8002d6c:	7979      	ldrb	r1, [r7, #5]
 8002d6e:	4413      	add	r3, r2
 8002d70:	460a      	mov	r2, r1
 8002d72:	f883 23a4 	strb.w	r2, [r3, #932]	@ 0x3a4


		//sent modbus

		if(hModbus->huart->gState==HAL_UART_STATE_READY)
 8002d76:	4b14      	ldr	r3, [pc, #80]	@ (8002dc8 <Modbus_Emission+0xf8>)
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	68db      	ldr	r3, [r3, #12]
 8002d7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d80:	2b20      	cmp	r3, #32
 8002d82:	d10d      	bne.n	8002da0 <Modbus_Emission+0xd0>
		{
			HAL_UART_Transmit_DMA(hModbus->huart
 8002d84:	4b10      	ldr	r3, [pc, #64]	@ (8002dc8 <Modbus_Emission+0xf8>)
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	68d8      	ldr	r0, [r3, #12]
					,hModbus->modbusUartStructure.MessageBufferTx
 8002d8a:	4b0f      	ldr	r3, [pc, #60]	@ (8002dc8 <Modbus_Emission+0xf8>)
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	f503 7169 	add.w	r1, r3, #932	@ 0x3a4
					,hModbus->modbusUartStructure.TxTail);
 8002d92:	4b0d      	ldr	r3, [pc, #52]	@ (8002dc8 <Modbus_Emission+0xf8>)
 8002d94:	681b      	ldr	r3, [r3, #0]
			HAL_UART_Transmit_DMA(hModbus->huart
 8002d96:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	@ 0x4d4
 8002d9a:	461a      	mov	r2, r3
 8002d9c:	f009 faa4 	bl	800c2e8 <HAL_UART_Transmit_DMA>



	}
	/*reset Timer flag*/
	hModbus->Flag_T15TimeOut = 0;
 8002da0:	4b09      	ldr	r3, [pc, #36]	@ (8002dc8 <Modbus_Emission+0xf8>)
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	2200      	movs	r2, #0
 8002da6:	751a      	strb	r2, [r3, #20]
	hModbus->Flag_T35TimeOut = 0;
 8002da8:	4b07      	ldr	r3, [pc, #28]	@ (8002dc8 <Modbus_Emission+0xf8>)
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	2200      	movs	r2, #0
 8002dae:	755a      	strb	r2, [r3, #21]
	hModbus->Flag_URev =0;
 8002db0:	4b05      	ldr	r3, [pc, #20]	@ (8002dc8 <Modbus_Emission+0xf8>)
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	2200      	movs	r2, #0
 8002db6:	759a      	strb	r2, [r3, #22]
	/*set state*/
	hModbus->Mstatus= Modbus_state_Emission;
 8002db8:	4b03      	ldr	r3, [pc, #12]	@ (8002dc8 <Modbus_Emission+0xf8>)
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	2202      	movs	r2, #2
 8002dbe:	761a      	strb	r2, [r3, #24]
}
 8002dc0:	bf00      	nop
 8002dc2:	3708      	adds	r7, #8
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	bd80      	pop	{r7, pc}
 8002dc8:	200002e4 	.word	0x200002e4

08002dcc <create_prismatic_motor>:

float v_pris_dis[2] = {0, 0};
float v_pris_ref[3] = {0, 0, 0};

PrismaticMotor create_prismatic_motor(double J, double B, double Eff, double Ke,
		double Kt, double R, double L) {
 8002dcc:	b4b0      	push	{r4, r5, r7}
 8002dce:	b09f      	sub	sp, #124	@ 0x7c
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	63f8      	str	r0, [r7, #60]	@ 0x3c
 8002dd4:	ed87 0b0c 	vstr	d0, [r7, #48]	@ 0x30
 8002dd8:	ed87 1b0a 	vstr	d1, [r7, #40]	@ 0x28
 8002ddc:	ed87 2b08 	vstr	d2, [r7, #32]
 8002de0:	ed87 3b06 	vstr	d3, [r7, #24]
 8002de4:	ed87 4b04 	vstr	d4, [r7, #16]
 8002de8:	ed87 5b02 	vstr	d5, [r7, #8]
 8002dec:	ed87 6b00 	vstr	d6, [r7]
	PrismaticMotor motor = { J, B, Eff, Ke, Kt, R, L };
 8002df0:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8002df4:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
 8002df8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002dfc:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
 8002e00:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002e04:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
 8002e08:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002e0c:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58
 8002e10:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002e14:	e9c7 2318 	strd	r2, r3, [r7, #96]	@ 0x60
 8002e18:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002e1c:	e9c7 231a 	strd	r2, r3, [r7, #104]	@ 0x68
 8002e20:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002e24:	e9c7 231c 	strd	r2, r3, [r7, #112]	@ 0x70
	return motor;
 8002e28:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002e2a:	461d      	mov	r5, r3
 8002e2c:	f107 0440 	add.w	r4, r7, #64	@ 0x40
 8002e30:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002e32:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002e34:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002e36:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002e38:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002e3a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002e3c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002e40:	e885 0003 	stmia.w	r5, {r0, r1}
}
 8002e44:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8002e46:	377c      	adds	r7, #124	@ 0x7c
 8002e48:	46bd      	mov	sp, r7
 8002e4a:	bcb0      	pop	{r4, r5, r7}
 8002e4c:	4770      	bx	lr

08002e4e <create_motor>:
#include "revolute.h"

float v_rev_dis[2] = {0, 0};
float v_rev_ref[3] = {0, 0, 0};

RevoluteMotor create_motor(double J, double B, double Eff, double Ke, double Kt, double R, double L) {
 8002e4e:	b4b0      	push	{r4, r5, r7}
 8002e50:	b09f      	sub	sp, #124	@ 0x7c
 8002e52:	af00      	add	r7, sp, #0
 8002e54:	63f8      	str	r0, [r7, #60]	@ 0x3c
 8002e56:	ed87 0b0c 	vstr	d0, [r7, #48]	@ 0x30
 8002e5a:	ed87 1b0a 	vstr	d1, [r7, #40]	@ 0x28
 8002e5e:	ed87 2b08 	vstr	d2, [r7, #32]
 8002e62:	ed87 3b06 	vstr	d3, [r7, #24]
 8002e66:	ed87 4b04 	vstr	d4, [r7, #16]
 8002e6a:	ed87 5b02 	vstr	d5, [r7, #8]
 8002e6e:	ed87 6b00 	vstr	d6, [r7]
    RevoluteMotor motor = { J, B, Eff, Ke, Kt, R, L };
 8002e72:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8002e76:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
 8002e7a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002e7e:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
 8002e82:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002e86:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
 8002e8a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002e8e:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58
 8002e92:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002e96:	e9c7 2318 	strd	r2, r3, [r7, #96]	@ 0x60
 8002e9a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002e9e:	e9c7 231a 	strd	r2, r3, [r7, #104]	@ 0x68
 8002ea2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002ea6:	e9c7 231c 	strd	r2, r3, [r7, #112]	@ 0x70
    return motor;
 8002eaa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002eac:	461d      	mov	r5, r3
 8002eae:	f107 0440 	add.w	r4, r7, #64	@ 0x40
 8002eb2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002eb4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002eb6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002eb8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002eba:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002ebc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002ebe:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002ec2:	e885 0003 	stmia.w	r5, {r0, r1}
}
 8002ec6:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8002ec8:	377c      	adds	r7, #124	@ 0x7c
 8002eca:	46bd      	mov	sp, r7
 8002ecc:	bcb0      	pop	{r4, r5, r7}
 8002ece:	4770      	bx	lr

08002ed0 <InitTrajectorySegment>:
#include "Trajectory.h"
#include <math.h>

void InitTrajectorySegment(TrajectorySegment *seg, float start, float end, float v_max, float a_max, float t_start) {
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	b08c      	sub	sp, #48	@ 0x30
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	6178      	str	r0, [r7, #20]
 8002ed8:	ed87 0a04 	vstr	s0, [r7, #16]
 8002edc:	edc7 0a03 	vstr	s1, [r7, #12]
 8002ee0:	ed87 1a02 	vstr	s2, [r7, #8]
 8002ee4:	edc7 1a01 	vstr	s3, [r7, #4]
 8002ee8:	ed87 2a00 	vstr	s4, [r7]
    float D = end - start;
 8002eec:	ed97 7a03 	vldr	s14, [r7, #12]
 8002ef0:	edd7 7a04 	vldr	s15, [r7, #16]
 8002ef4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002ef8:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
    float dir = (D >= 0) ? 1.0f : -1.0f;
 8002efc:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8002f00:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002f04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f08:	db02      	blt.n	8002f10 <InitTrajectorySegment+0x40>
 8002f0a:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8002f0e:	e000      	b.n	8002f12 <InitTrajectorySegment+0x42>
 8002f10:	4b49      	ldr	r3, [pc, #292]	@ (8003038 <InitTrajectorySegment+0x168>)
 8002f12:	627b      	str	r3, [r7, #36]	@ 0x24
    D = fabsf(D);
 8002f14:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8002f18:	eef0 7ae7 	vabs.f32	s15, s15
 8002f1c:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

    float t_accel = v_max / a_max;
 8002f20:	edd7 6a02 	vldr	s13, [r7, #8]
 8002f24:	ed97 7a01 	vldr	s14, [r7, #4]
 8002f28:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002f2c:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    float d_accel = 0.5f * a_max * t_accel * t_accel;
 8002f30:	edd7 7a01 	vldr	s15, [r7, #4]
 8002f34:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002f38:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002f3c:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8002f40:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002f44:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8002f48:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002f4c:	edc7 7a08 	vstr	s15, [r7, #32]

    if (2 * d_accel > D) {
 8002f50:	edd7 7a08 	vldr	s15, [r7, #32]
 8002f54:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002f58:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8002f5c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002f60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f64:	d524      	bpl.n	8002fb0 <InitTrajectorySegment+0xe0>
        // Triangular profile
        t_accel = sqrtf(D / a_max);
 8002f66:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8002f6a:	edd7 7a01 	vldr	s15, [r7, #4]
 8002f6e:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002f72:	eeb0 0a66 	vmov.f32	s0, s13
 8002f76:	f00c fab5 	bl	800f4e4 <sqrtf>
 8002f7a:	ed87 0a0b 	vstr	s0, [r7, #44]	@ 0x2c
        seg->t_const = 0;
 8002f7e:	697b      	ldr	r3, [r7, #20]
 8002f80:	f04f 0200 	mov.w	r2, #0
 8002f84:	615a      	str	r2, [r3, #20]
        seg->t_total = 2 * t_accel;
 8002f86:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8002f8a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002f8e:	697b      	ldr	r3, [r7, #20]
 8002f90:	edc3 7a07 	vstr	s15, [r3, #28]
        seg->v_max = a_max * t_accel * dir;
 8002f94:	ed97 7a01 	vldr	s14, [r7, #4]
 8002f98:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8002f9c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002fa0:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002fa4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002fa8:	697b      	ldr	r3, [r7, #20]
 8002faa:	edc3 7a02 	vstr	s15, [r3, #8]
 8002fae:	e027      	b.n	8003000 <InitTrajectorySegment+0x130>
    } else {
        // Trapezoidal profile
        float d_const = D - 2 * d_accel;
 8002fb0:	edd7 7a08 	vldr	s15, [r7, #32]
 8002fb4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002fb8:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8002fbc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002fc0:	edc7 7a07 	vstr	s15, [r7, #28]
        seg->t_const = d_const / v_max;
 8002fc4:	edd7 6a07 	vldr	s13, [r7, #28]
 8002fc8:	ed97 7a02 	vldr	s14, [r7, #8]
 8002fcc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002fd0:	697b      	ldr	r3, [r7, #20]
 8002fd2:	edc3 7a05 	vstr	s15, [r3, #20]
        seg->t_total = 2 * t_accel + seg->t_const;
 8002fd6:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8002fda:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8002fde:	697b      	ldr	r3, [r7, #20]
 8002fe0:	edd3 7a05 	vldr	s15, [r3, #20]
 8002fe4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002fe8:	697b      	ldr	r3, [r7, #20]
 8002fea:	edc3 7a07 	vstr	s15, [r3, #28]
        seg->v_max = v_max * dir;
 8002fee:	ed97 7a02 	vldr	s14, [r7, #8]
 8002ff2:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002ff6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ffa:	697b      	ldr	r3, [r7, #20]
 8002ffc:	edc3 7a02 	vstr	s15, [r3, #8]
    }

    seg->start_pos = start;
 8003000:	697b      	ldr	r3, [r7, #20]
 8003002:	693a      	ldr	r2, [r7, #16]
 8003004:	601a      	str	r2, [r3, #0]
    seg->end_pos = end;
 8003006:	697b      	ldr	r3, [r7, #20]
 8003008:	68fa      	ldr	r2, [r7, #12]
 800300a:	605a      	str	r2, [r3, #4]
//    seg->v_max = v_max * dir;
    seg->a_max = a_max * dir;
 800300c:	ed97 7a01 	vldr	s14, [r7, #4]
 8003010:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8003014:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003018:	697b      	ldr	r3, [r7, #20]
 800301a:	edc3 7a03 	vstr	s15, [r3, #12]
    seg->t_accel = t_accel;
 800301e:	697b      	ldr	r3, [r7, #20]
 8003020:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003022:	611a      	str	r2, [r3, #16]
    seg->t_decel = t_accel;
 8003024:	697b      	ldr	r3, [r7, #20]
 8003026:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003028:	619a      	str	r2, [r3, #24]
    seg->t_start = t_start;
 800302a:	697b      	ldr	r3, [r7, #20]
 800302c:	683a      	ldr	r2, [r7, #0]
 800302e:	621a      	str	r2, [r3, #32]
}
 8003030:	bf00      	nop
 8003032:	3730      	adds	r7, #48	@ 0x30
 8003034:	46bd      	mov	sp, r7
 8003036:	bd80      	pop	{r7, pc}
 8003038:	bf800000 	.word	0xbf800000

0800303c <GetTrajectoryPosition>:

float GetTrajectoryPosition(const TrajectorySegment *seg, float t_global) {
 800303c:	b480      	push	{r7}
 800303e:	b08f      	sub	sp, #60	@ 0x3c
 8003040:	af00      	add	r7, sp, #0
 8003042:	6078      	str	r0, [r7, #4]
 8003044:	ed87 0a00 	vstr	s0, [r7]
    float t = t_global - seg->t_start;
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	edd3 7a08 	vldr	s15, [r3, #32]
 800304e:	ed97 7a00 	vldr	s14, [r7]
 8003052:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003056:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
    if (t < 0) return seg->start_pos;
 800305a:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800305e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003062:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003066:	d503      	bpl.n	8003070 <GetTrajectoryPosition+0x34>
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	edd3 7a00 	vldr	s15, [r3]
 800306e:	e0b4      	b.n	80031da <GetTrajectoryPosition+0x19e>
    if (t >= seg->t_total) return seg->end_pos;
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	edd3 7a07 	vldr	s15, [r3, #28]
 8003076:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 800307a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800307e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003082:	db03      	blt.n	800308c <GetTrajectoryPosition+0x50>
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	edd3 7a01 	vldr	s15, [r3, #4]
 800308a:	e0a6      	b.n	80031da <GetTrajectoryPosition+0x19e>

    float a = seg->a_max;
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	68db      	ldr	r3, [r3, #12]
 8003090:	633b      	str	r3, [r7, #48]	@ 0x30
    float v = seg->v_max;
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	689b      	ldr	r3, [r3, #8]
 8003096:	62fb      	str	r3, [r7, #44]	@ 0x2c
    float p0 = seg->start_pos;
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	62bb      	str	r3, [r7, #40]	@ 0x28

    if (t < seg->t_accel) {
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	edd3 7a04 	vldr	s15, [r3, #16]
 80030a4:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 80030a8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80030ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030b0:	d512      	bpl.n	80030d8 <GetTrajectoryPosition+0x9c>
        return p0 + 0.5f * a * t * t;
 80030b2:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80030b6:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80030ba:	ee27 7a87 	vmul.f32	s14, s15, s14
 80030be:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80030c2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80030c6:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80030ca:	ee27 7a27 	vmul.f32	s14, s14, s15
 80030ce:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80030d2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80030d6:	e080      	b.n	80031da <GetTrajectoryPosition+0x19e>
    } else if (t < seg->t_accel + seg->t_const) {
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	ed93 7a04 	vldr	s14, [r3, #16]
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	edd3 7a05 	vldr	s15, [r3, #20]
 80030e4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80030e8:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 80030ec:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80030f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030f4:	d525      	bpl.n	8003142 <GetTrajectoryPosition+0x106>
        float t1 = seg->t_accel;
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	691b      	ldr	r3, [r3, #16]
 80030fa:	613b      	str	r3, [r7, #16]
        float p1 = p0 + 0.5f * a * t1 * t1;
 80030fc:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8003100:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8003104:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003108:	edd7 7a04 	vldr	s15, [r7, #16]
 800310c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003110:	edd7 7a04 	vldr	s15, [r7, #16]
 8003114:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003118:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800311c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003120:	edc7 7a03 	vstr	s15, [r7, #12]
        return p1 + v * (t - t1);
 8003124:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8003128:	edd7 7a04 	vldr	s15, [r7, #16]
 800312c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003130:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8003134:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003138:	edd7 7a03 	vldr	s15, [r7, #12]
 800313c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003140:	e04b      	b.n	80031da <GetTrajectoryPosition+0x19e>
    } else {
        float t1 = seg->t_accel;
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	691b      	ldr	r3, [r3, #16]
 8003146:	627b      	str	r3, [r7, #36]	@ 0x24
        float t2 = seg->t_const;
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	695b      	ldr	r3, [r3, #20]
 800314c:	623b      	str	r3, [r7, #32]
        float p1 = p0 + 0.5f * a * t1 * t1;
 800314e:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8003152:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8003156:	ee27 7a87 	vmul.f32	s14, s15, s14
 800315a:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800315e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003162:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8003166:	ee67 7a27 	vmul.f32	s15, s14, s15
 800316a:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800316e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003172:	edc7 7a07 	vstr	s15, [r7, #28]
        float p2 = p1 + v * t2;
 8003176:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 800317a:	edd7 7a08 	vldr	s15, [r7, #32]
 800317e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003182:	ed97 7a07 	vldr	s14, [r7, #28]
 8003186:	ee77 7a27 	vadd.f32	s15, s14, s15
 800318a:	edc7 7a06 	vstr	s15, [r7, #24]
        float td = t - t1 - t2;
 800318e:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8003192:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8003196:	ee37 7a67 	vsub.f32	s14, s14, s15
 800319a:	edd7 7a08 	vldr	s15, [r7, #32]
 800319e:	ee77 7a67 	vsub.f32	s15, s14, s15
 80031a2:	edc7 7a05 	vstr	s15, [r7, #20]
        return p2 + v * td - 0.5f * a * td * td;
 80031a6:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 80031aa:	edd7 7a05 	vldr	s15, [r7, #20]
 80031ae:	ee27 7a27 	vmul.f32	s14, s14, s15
 80031b2:	edd7 7a06 	vldr	s15, [r7, #24]
 80031b6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80031ba:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80031be:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 80031c2:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80031c6:	edd7 7a05 	vldr	s15, [r7, #20]
 80031ca:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80031ce:	edd7 7a05 	vldr	s15, [r7, #20]
 80031d2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80031d6:	ee77 7a67 	vsub.f32	s15, s14, s15
    }
}
 80031da:	eeb0 0a67 	vmov.f32	s0, s15
 80031de:	373c      	adds	r7, #60	@ 0x3c
 80031e0:	46bd      	mov	sp, r7
 80031e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e6:	4770      	bx	lr

080031e8 <GetTrajectoryVelocity>:

float GetTrajectoryVelocity(const TrajectorySegment *seg, float t_global) {
 80031e8:	b480      	push	{r7}
 80031ea:	b087      	sub	sp, #28
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	6078      	str	r0, [r7, #4]
 80031f0:	ed87 0a00 	vstr	s0, [r7]
    float t = t_global - seg->t_start;
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	edd3 7a08 	vldr	s15, [r3, #32]
 80031fa:	ed97 7a00 	vldr	s14, [r7]
 80031fe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003202:	edc7 7a05 	vstr	s15, [r7, #20]
    if (t < 0) return 0;
 8003206:	edd7 7a05 	vldr	s15, [r7, #20]
 800320a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800320e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003212:	d502      	bpl.n	800321a <GetTrajectoryVelocity+0x32>
 8003214:	eddf 7a2b 	vldr	s15, [pc, #172]	@ 80032c4 <GetTrajectoryVelocity+0xdc>
 8003218:	e04d      	b.n	80032b6 <GetTrajectoryVelocity+0xce>
    if (t >= seg->t_total) return 0;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	edd3 7a07 	vldr	s15, [r3, #28]
 8003220:	ed97 7a05 	vldr	s14, [r7, #20]
 8003224:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003228:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800322c:	db02      	blt.n	8003234 <GetTrajectoryVelocity+0x4c>
 800322e:	eddf 7a25 	vldr	s15, [pc, #148]	@ 80032c4 <GetTrajectoryVelocity+0xdc>
 8003232:	e040      	b.n	80032b6 <GetTrajectoryVelocity+0xce>

    float a = seg->a_max;
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	68db      	ldr	r3, [r3, #12]
 8003238:	613b      	str	r3, [r7, #16]
    float v = seg->v_max;
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	689b      	ldr	r3, [r3, #8]
 800323e:	60fb      	str	r3, [r7, #12]

    if (t < seg->t_accel) {
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	edd3 7a04 	vldr	s15, [r3, #16]
 8003246:	ed97 7a05 	vldr	s14, [r7, #20]
 800324a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800324e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003252:	d506      	bpl.n	8003262 <GetTrajectoryVelocity+0x7a>
        return a * t;
 8003254:	ed97 7a04 	vldr	s14, [r7, #16]
 8003258:	edd7 7a05 	vldr	s15, [r7, #20]
 800325c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003260:	e029      	b.n	80032b6 <GetTrajectoryVelocity+0xce>
    } else if (t < seg->t_accel + seg->t_const) {
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	ed93 7a04 	vldr	s14, [r3, #16]
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	edd3 7a05 	vldr	s15, [r3, #20]
 800326e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003272:	ed97 7a05 	vldr	s14, [r7, #20]
 8003276:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800327a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800327e:	d502      	bpl.n	8003286 <GetTrajectoryVelocity+0x9e>
        return v;
 8003280:	edd7 7a03 	vldr	s15, [r7, #12]
 8003284:	e017      	b.n	80032b6 <GetTrajectoryVelocity+0xce>
    } else {
        float td = t - seg->t_accel - seg->t_const;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	edd3 7a04 	vldr	s15, [r3, #16]
 800328c:	ed97 7a05 	vldr	s14, [r7, #20]
 8003290:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	edd3 7a05 	vldr	s15, [r3, #20]
 800329a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800329e:	edc7 7a02 	vstr	s15, [r7, #8]
        return v - a * td;
 80032a2:	ed97 7a04 	vldr	s14, [r7, #16]
 80032a6:	edd7 7a02 	vldr	s15, [r7, #8]
 80032aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80032ae:	ed97 7a03 	vldr	s14, [r7, #12]
 80032b2:	ee77 7a67 	vsub.f32	s15, s14, s15
    }
}
 80032b6:	eeb0 0a67 	vmov.f32	s0, s15
 80032ba:	371c      	adds	r7, #28
 80032bc:	46bd      	mov	sp, r7
 80032be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c2:	4770      	bx	lr
 80032c4:	00000000 	.word	0x00000000

080032c8 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80032c8:	b580      	push	{r7, lr}
 80032ca:	b08c      	sub	sp, #48	@ 0x30
 80032cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80032ce:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80032d2:	2200      	movs	r2, #0
 80032d4:	601a      	str	r2, [r3, #0]
 80032d6:	605a      	str	r2, [r3, #4]
 80032d8:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80032da:	1d3b      	adds	r3, r7, #4
 80032dc:	2220      	movs	r2, #32
 80032de:	2100      	movs	r1, #0
 80032e0:	4618      	mov	r0, r3
 80032e2:	f00b ffe7 	bl	800f2b4 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80032e6:	4b32      	ldr	r3, [pc, #200]	@ (80033b0 <MX_ADC1_Init+0xe8>)
 80032e8:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80032ec:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80032ee:	4b30      	ldr	r3, [pc, #192]	@ (80033b0 <MX_ADC1_Init+0xe8>)
 80032f0:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80032f4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80032f6:	4b2e      	ldr	r3, [pc, #184]	@ (80033b0 <MX_ADC1_Init+0xe8>)
 80032f8:	2200      	movs	r2, #0
 80032fa:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80032fc:	4b2c      	ldr	r3, [pc, #176]	@ (80033b0 <MX_ADC1_Init+0xe8>)
 80032fe:	2200      	movs	r2, #0
 8003300:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8003302:	4b2b      	ldr	r3, [pc, #172]	@ (80033b0 <MX_ADC1_Init+0xe8>)
 8003304:	2200      	movs	r2, #0
 8003306:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8003308:	4b29      	ldr	r3, [pc, #164]	@ (80033b0 <MX_ADC1_Init+0xe8>)
 800330a:	2200      	movs	r2, #0
 800330c:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800330e:	4b28      	ldr	r3, [pc, #160]	@ (80033b0 <MX_ADC1_Init+0xe8>)
 8003310:	2204      	movs	r2, #4
 8003312:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8003314:	4b26      	ldr	r3, [pc, #152]	@ (80033b0 <MX_ADC1_Init+0xe8>)
 8003316:	2200      	movs	r2, #0
 8003318:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800331a:	4b25      	ldr	r3, [pc, #148]	@ (80033b0 <MX_ADC1_Init+0xe8>)
 800331c:	2200      	movs	r2, #0
 800331e:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8003320:	4b23      	ldr	r3, [pc, #140]	@ (80033b0 <MX_ADC1_Init+0xe8>)
 8003322:	2201      	movs	r2, #1
 8003324:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003326:	4b22      	ldr	r3, [pc, #136]	@ (80033b0 <MX_ADC1_Init+0xe8>)
 8003328:	2200      	movs	r2, #0
 800332a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800332e:	4b20      	ldr	r3, [pc, #128]	@ (80033b0 <MX_ADC1_Init+0xe8>)
 8003330:	2200      	movs	r2, #0
 8003332:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003334:	4b1e      	ldr	r3, [pc, #120]	@ (80033b0 <MX_ADC1_Init+0xe8>)
 8003336:	2200      	movs	r2, #0
 8003338:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800333a:	4b1d      	ldr	r3, [pc, #116]	@ (80033b0 <MX_ADC1_Init+0xe8>)
 800333c:	2200      	movs	r2, #0
 800333e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8003342:	4b1b      	ldr	r3, [pc, #108]	@ (80033b0 <MX_ADC1_Init+0xe8>)
 8003344:	2200      	movs	r2, #0
 8003346:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8003348:	4b19      	ldr	r3, [pc, #100]	@ (80033b0 <MX_ADC1_Init+0xe8>)
 800334a:	2200      	movs	r2, #0
 800334c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003350:	4817      	ldr	r0, [pc, #92]	@ (80033b0 <MX_ADC1_Init+0xe8>)
 8003352:	f003 f979 	bl	8006648 <HAL_ADC_Init>
 8003356:	4603      	mov	r3, r0
 8003358:	2b00      	cmp	r3, #0
 800335a:	d001      	beq.n	8003360 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 800335c:	f001 ffda 	bl	8005314 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8003360:	2300      	movs	r3, #0
 8003362:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8003364:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003368:	4619      	mov	r1, r3
 800336a:	4811      	ldr	r0, [pc, #68]	@ (80033b0 <MX_ADC1_Init+0xe8>)
 800336c:	f004 f916 	bl	800759c <HAL_ADCEx_MultiModeConfigChannel>
 8003370:	4603      	mov	r3, r0
 8003372:	2b00      	cmp	r3, #0
 8003374:	d001      	beq.n	800337a <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8003376:	f001 ffcd 	bl	8005314 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800337a:	4b0e      	ldr	r3, [pc, #56]	@ (80033b4 <MX_ADC1_Init+0xec>)
 800337c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800337e:	2306      	movs	r3, #6
 8003380:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8003382:	2300      	movs	r3, #0
 8003384:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8003386:	237f      	movs	r3, #127	@ 0x7f
 8003388:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800338a:	2304      	movs	r3, #4
 800338c:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800338e:	2300      	movs	r3, #0
 8003390:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003392:	1d3b      	adds	r3, r7, #4
 8003394:	4619      	mov	r1, r3
 8003396:	4806      	ldr	r0, [pc, #24]	@ (80033b0 <MX_ADC1_Init+0xe8>)
 8003398:	f003 fc04 	bl	8006ba4 <HAL_ADC_ConfigChannel>
 800339c:	4603      	mov	r3, r0
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d001      	beq.n	80033a6 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 80033a2:	f001 ffb7 	bl	8005314 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80033a6:	bf00      	nop
 80033a8:	3730      	adds	r7, #48	@ 0x30
 80033aa:	46bd      	mov	sp, r7
 80033ac:	bd80      	pop	{r7, pc}
 80033ae:	bf00      	nop
 80033b0:	200002e8 	.word	0x200002e8
 80033b4:	04300002 	.word	0x04300002

080033b8 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 80033b8:	b580      	push	{r7, lr}
 80033ba:	b088      	sub	sp, #32
 80033bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80033be:	463b      	mov	r3, r7
 80033c0:	2220      	movs	r2, #32
 80033c2:	2100      	movs	r1, #0
 80033c4:	4618      	mov	r0, r3
 80033c6:	f00b ff75 	bl	800f2b4 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 80033ca:	4b2b      	ldr	r3, [pc, #172]	@ (8003478 <MX_ADC2_Init+0xc0>)
 80033cc:	4a2b      	ldr	r2, [pc, #172]	@ (800347c <MX_ADC2_Init+0xc4>)
 80033ce:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80033d0:	4b29      	ldr	r3, [pc, #164]	@ (8003478 <MX_ADC2_Init+0xc0>)
 80033d2:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80033d6:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80033d8:	4b27      	ldr	r3, [pc, #156]	@ (8003478 <MX_ADC2_Init+0xc0>)
 80033da:	2200      	movs	r2, #0
 80033dc:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80033de:	4b26      	ldr	r3, [pc, #152]	@ (8003478 <MX_ADC2_Init+0xc0>)
 80033e0:	2200      	movs	r2, #0
 80033e2:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 80033e4:	4b24      	ldr	r3, [pc, #144]	@ (8003478 <MX_ADC2_Init+0xc0>)
 80033e6:	2200      	movs	r2, #0
 80033e8:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80033ea:	4b23      	ldr	r3, [pc, #140]	@ (8003478 <MX_ADC2_Init+0xc0>)
 80033ec:	2200      	movs	r2, #0
 80033ee:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80033f0:	4b21      	ldr	r3, [pc, #132]	@ (8003478 <MX_ADC2_Init+0xc0>)
 80033f2:	2204      	movs	r2, #4
 80033f4:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 80033f6:	4b20      	ldr	r3, [pc, #128]	@ (8003478 <MX_ADC2_Init+0xc0>)
 80033f8:	2200      	movs	r2, #0
 80033fa:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80033fc:	4b1e      	ldr	r3, [pc, #120]	@ (8003478 <MX_ADC2_Init+0xc0>)
 80033fe:	2200      	movs	r2, #0
 8003400:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 8003402:	4b1d      	ldr	r3, [pc, #116]	@ (8003478 <MX_ADC2_Init+0xc0>)
 8003404:	2201      	movs	r2, #1
 8003406:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8003408:	4b1b      	ldr	r3, [pc, #108]	@ (8003478 <MX_ADC2_Init+0xc0>)
 800340a:	2200      	movs	r2, #0
 800340c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003410:	4b19      	ldr	r3, [pc, #100]	@ (8003478 <MX_ADC2_Init+0xc0>)
 8003412:	2200      	movs	r2, #0
 8003414:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003416:	4b18      	ldr	r3, [pc, #96]	@ (8003478 <MX_ADC2_Init+0xc0>)
 8003418:	2200      	movs	r2, #0
 800341a:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.DMAContinuousRequests = DISABLE;
 800341c:	4b16      	ldr	r3, [pc, #88]	@ (8003478 <MX_ADC2_Init+0xc0>)
 800341e:	2200      	movs	r2, #0
 8003420:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8003424:	4b14      	ldr	r3, [pc, #80]	@ (8003478 <MX_ADC2_Init+0xc0>)
 8003426:	2200      	movs	r2, #0
 8003428:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 800342a:	4b13      	ldr	r3, [pc, #76]	@ (8003478 <MX_ADC2_Init+0xc0>)
 800342c:	2200      	movs	r2, #0
 800342e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8003432:	4811      	ldr	r0, [pc, #68]	@ (8003478 <MX_ADC2_Init+0xc0>)
 8003434:	f003 f908 	bl	8006648 <HAL_ADC_Init>
 8003438:	4603      	mov	r3, r0
 800343a:	2b00      	cmp	r3, #0
 800343c:	d001      	beq.n	8003442 <MX_ADC2_Init+0x8a>
  {
    Error_Handler();
 800343e:	f001 ff69 	bl	8005314 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8003442:	4b0f      	ldr	r3, [pc, #60]	@ (8003480 <MX_ADC2_Init+0xc8>)
 8003444:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8003446:	2306      	movs	r3, #6
 8003448:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800344a:	2300      	movs	r3, #0
 800344c:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800344e:	237f      	movs	r3, #127	@ 0x7f
 8003450:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8003452:	2304      	movs	r3, #4
 8003454:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8003456:	2300      	movs	r3, #0
 8003458:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800345a:	463b      	mov	r3, r7
 800345c:	4619      	mov	r1, r3
 800345e:	4806      	ldr	r0, [pc, #24]	@ (8003478 <MX_ADC2_Init+0xc0>)
 8003460:	f003 fba0 	bl	8006ba4 <HAL_ADC_ConfigChannel>
 8003464:	4603      	mov	r3, r0
 8003466:	2b00      	cmp	r3, #0
 8003468:	d001      	beq.n	800346e <MX_ADC2_Init+0xb6>
  {
    Error_Handler();
 800346a:	f001 ff53 	bl	8005314 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800346e:	bf00      	nop
 8003470:	3720      	adds	r7, #32
 8003472:	46bd      	mov	sp, r7
 8003474:	bd80      	pop	{r7, pc}
 8003476:	bf00      	nop
 8003478:	20000354 	.word	0x20000354
 800347c:	50000100 	.word	0x50000100
 8003480:	08600004 	.word	0x08600004

08003484 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8003484:	b580      	push	{r7, lr}
 8003486:	b0a0      	sub	sp, #128	@ 0x80
 8003488:	af00      	add	r7, sp, #0
 800348a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800348c:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8003490:	2200      	movs	r2, #0
 8003492:	601a      	str	r2, [r3, #0]
 8003494:	605a      	str	r2, [r3, #4]
 8003496:	609a      	str	r2, [r3, #8]
 8003498:	60da      	str	r2, [r3, #12]
 800349a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800349c:	f107 0318 	add.w	r3, r7, #24
 80034a0:	2254      	movs	r2, #84	@ 0x54
 80034a2:	2100      	movs	r1, #0
 80034a4:	4618      	mov	r0, r3
 80034a6:	f00b ff05 	bl	800f2b4 <memset>
  if(adcHandle->Instance==ADC1)
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80034b2:	d13e      	bne.n	8003532 <HAL_ADC_MspInit+0xae>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80034b4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80034b8:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80034ba:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80034be:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80034c0:	f107 0318 	add.w	r3, r7, #24
 80034c4:	4618      	mov	r0, r3
 80034c6:	f005 fd53 	bl	8008f70 <HAL_RCCEx_PeriphCLKConfig>
 80034ca:	4603      	mov	r3, r0
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d001      	beq.n	80034d4 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 80034d0:	f001 ff20 	bl	8005314 <Error_Handler>
    }

    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 80034d4:	4b3a      	ldr	r3, [pc, #232]	@ (80035c0 <HAL_ADC_MspInit+0x13c>)
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	3301      	adds	r3, #1
 80034da:	4a39      	ldr	r2, [pc, #228]	@ (80035c0 <HAL_ADC_MspInit+0x13c>)
 80034dc:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80034de:	4b38      	ldr	r3, [pc, #224]	@ (80035c0 <HAL_ADC_MspInit+0x13c>)
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	2b01      	cmp	r3, #1
 80034e4:	d10b      	bne.n	80034fe <HAL_ADC_MspInit+0x7a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80034e6:	4b37      	ldr	r3, [pc, #220]	@ (80035c4 <HAL_ADC_MspInit+0x140>)
 80034e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80034ea:	4a36      	ldr	r2, [pc, #216]	@ (80035c4 <HAL_ADC_MspInit+0x140>)
 80034ec:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80034f0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80034f2:	4b34      	ldr	r3, [pc, #208]	@ (80035c4 <HAL_ADC_MspInit+0x140>)
 80034f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80034f6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80034fa:	617b      	str	r3, [r7, #20]
 80034fc:	697b      	ldr	r3, [r7, #20]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80034fe:	4b31      	ldr	r3, [pc, #196]	@ (80035c4 <HAL_ADC_MspInit+0x140>)
 8003500:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003502:	4a30      	ldr	r2, [pc, #192]	@ (80035c4 <HAL_ADC_MspInit+0x140>)
 8003504:	f043 0301 	orr.w	r3, r3, #1
 8003508:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800350a:	4b2e      	ldr	r3, [pc, #184]	@ (80035c4 <HAL_ADC_MspInit+0x140>)
 800350c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800350e:	f003 0301 	and.w	r3, r3, #1
 8003512:	613b      	str	r3, [r7, #16]
 8003514:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = Current_Sensor_Pin|Current_SensorA1_Pin;
 8003516:	2303      	movs	r3, #3
 8003518:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800351a:	2303      	movs	r3, #3
 800351c:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800351e:	2300      	movs	r3, #0
 8003520:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003522:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8003526:	4619      	mov	r1, r3
 8003528:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800352c:	f004 fd8c 	bl	8008048 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8003530:	e042      	b.n	80035b8 <HAL_ADC_MspInit+0x134>
  else if(adcHandle->Instance==ADC2)
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	4a24      	ldr	r2, [pc, #144]	@ (80035c8 <HAL_ADC_MspInit+0x144>)
 8003538:	4293      	cmp	r3, r2
 800353a:	d13d      	bne.n	80035b8 <HAL_ADC_MspInit+0x134>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 800353c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003540:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8003542:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8003546:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003548:	f107 0318 	add.w	r3, r7, #24
 800354c:	4618      	mov	r0, r3
 800354e:	f005 fd0f 	bl	8008f70 <HAL_RCCEx_PeriphCLKConfig>
 8003552:	4603      	mov	r3, r0
 8003554:	2b00      	cmp	r3, #0
 8003556:	d001      	beq.n	800355c <HAL_ADC_MspInit+0xd8>
      Error_Handler();
 8003558:	f001 fedc 	bl	8005314 <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 800355c:	4b18      	ldr	r3, [pc, #96]	@ (80035c0 <HAL_ADC_MspInit+0x13c>)
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	3301      	adds	r3, #1
 8003562:	4a17      	ldr	r2, [pc, #92]	@ (80035c0 <HAL_ADC_MspInit+0x13c>)
 8003564:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8003566:	4b16      	ldr	r3, [pc, #88]	@ (80035c0 <HAL_ADC_MspInit+0x13c>)
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	2b01      	cmp	r3, #1
 800356c:	d10b      	bne.n	8003586 <HAL_ADC_MspInit+0x102>
      __HAL_RCC_ADC12_CLK_ENABLE();
 800356e:	4b15      	ldr	r3, [pc, #84]	@ (80035c4 <HAL_ADC_MspInit+0x140>)
 8003570:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003572:	4a14      	ldr	r2, [pc, #80]	@ (80035c4 <HAL_ADC_MspInit+0x140>)
 8003574:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003578:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800357a:	4b12      	ldr	r3, [pc, #72]	@ (80035c4 <HAL_ADC_MspInit+0x140>)
 800357c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800357e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003582:	60fb      	str	r3, [r7, #12]
 8003584:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003586:	4b0f      	ldr	r3, [pc, #60]	@ (80035c4 <HAL_ADC_MspInit+0x140>)
 8003588:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800358a:	4a0e      	ldr	r2, [pc, #56]	@ (80035c4 <HAL_ADC_MspInit+0x140>)
 800358c:	f043 0301 	orr.w	r3, r3, #1
 8003590:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003592:	4b0c      	ldr	r3, [pc, #48]	@ (80035c4 <HAL_ADC_MspInit+0x140>)
 8003594:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003596:	f003 0301 	and.w	r3, r3, #1
 800359a:	60bb      	str	r3, [r7, #8]
 800359c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = Current_SensorA1_Pin;
 800359e:	2302      	movs	r3, #2
 80035a0:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80035a2:	2303      	movs	r3, #3
 80035a4:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035a6:	2300      	movs	r3, #0
 80035a8:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(Current_SensorA1_GPIO_Port, &GPIO_InitStruct);
 80035aa:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80035ae:	4619      	mov	r1, r3
 80035b0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80035b4:	f004 fd48 	bl	8008048 <HAL_GPIO_Init>
}
 80035b8:	bf00      	nop
 80035ba:	3780      	adds	r7, #128	@ 0x80
 80035bc:	46bd      	mov	sp, r7
 80035be:	bd80      	pop	{r7, pc}
 80035c0:	200003c0 	.word	0x200003c0
 80035c4:	40021000 	.word	0x40021000
 80035c8:	50000100 	.word	0x50000100

080035cc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80035cc:	b580      	push	{r7, lr}
 80035ce:	b082      	sub	sp, #8
 80035d0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80035d2:	4b12      	ldr	r3, [pc, #72]	@ (800361c <MX_DMA_Init+0x50>)
 80035d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80035d6:	4a11      	ldr	r2, [pc, #68]	@ (800361c <MX_DMA_Init+0x50>)
 80035d8:	f043 0304 	orr.w	r3, r3, #4
 80035dc:	6493      	str	r3, [r2, #72]	@ 0x48
 80035de:	4b0f      	ldr	r3, [pc, #60]	@ (800361c <MX_DMA_Init+0x50>)
 80035e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80035e2:	f003 0304 	and.w	r3, r3, #4
 80035e6:	607b      	str	r3, [r7, #4]
 80035e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80035ea:	4b0c      	ldr	r3, [pc, #48]	@ (800361c <MX_DMA_Init+0x50>)
 80035ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80035ee:	4a0b      	ldr	r2, [pc, #44]	@ (800361c <MX_DMA_Init+0x50>)
 80035f0:	f043 0301 	orr.w	r3, r3, #1
 80035f4:	6493      	str	r3, [r2, #72]	@ 0x48
 80035f6:	4b09      	ldr	r3, [pc, #36]	@ (800361c <MX_DMA_Init+0x50>)
 80035f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80035fa:	f003 0301 	and.w	r3, r3, #1
 80035fe:	603b      	str	r3, [r7, #0]
 8003600:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8003602:	2200      	movs	r2, #0
 8003604:	2100      	movs	r1, #0
 8003606:	200b      	movs	r0, #11
 8003608:	f004 f9ab 	bl	8007962 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800360c:	200b      	movs	r0, #11
 800360e:	f004 f9c2 	bl	8007996 <HAL_NVIC_EnableIRQ>

}
 8003612:	bf00      	nop
 8003614:	3708      	adds	r7, #8
 8003616:	46bd      	mov	sp, r7
 8003618:	bd80      	pop	{r7, pc}
 800361a:	bf00      	nop
 800361c:	40021000 	.word	0x40021000

08003620 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8003620:	b580      	push	{r7, lr}
 8003622:	b08a      	sub	sp, #40	@ 0x28
 8003624:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003626:	f107 0314 	add.w	r3, r7, #20
 800362a:	2200      	movs	r2, #0
 800362c:	601a      	str	r2, [r3, #0]
 800362e:	605a      	str	r2, [r3, #4]
 8003630:	609a      	str	r2, [r3, #8]
 8003632:	60da      	str	r2, [r3, #12]
 8003634:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003636:	4b54      	ldr	r3, [pc, #336]	@ (8003788 <MX_GPIO_Init+0x168>)
 8003638:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800363a:	4a53      	ldr	r2, [pc, #332]	@ (8003788 <MX_GPIO_Init+0x168>)
 800363c:	f043 0304 	orr.w	r3, r3, #4
 8003640:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003642:	4b51      	ldr	r3, [pc, #324]	@ (8003788 <MX_GPIO_Init+0x168>)
 8003644:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003646:	f003 0304 	and.w	r3, r3, #4
 800364a:	613b      	str	r3, [r7, #16]
 800364c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800364e:	4b4e      	ldr	r3, [pc, #312]	@ (8003788 <MX_GPIO_Init+0x168>)
 8003650:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003652:	4a4d      	ldr	r2, [pc, #308]	@ (8003788 <MX_GPIO_Init+0x168>)
 8003654:	f043 0320 	orr.w	r3, r3, #32
 8003658:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800365a:	4b4b      	ldr	r3, [pc, #300]	@ (8003788 <MX_GPIO_Init+0x168>)
 800365c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800365e:	f003 0320 	and.w	r3, r3, #32
 8003662:	60fb      	str	r3, [r7, #12]
 8003664:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003666:	4b48      	ldr	r3, [pc, #288]	@ (8003788 <MX_GPIO_Init+0x168>)
 8003668:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800366a:	4a47      	ldr	r2, [pc, #284]	@ (8003788 <MX_GPIO_Init+0x168>)
 800366c:	f043 0301 	orr.w	r3, r3, #1
 8003670:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003672:	4b45      	ldr	r3, [pc, #276]	@ (8003788 <MX_GPIO_Init+0x168>)
 8003674:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003676:	f003 0301 	and.w	r3, r3, #1
 800367a:	60bb      	str	r3, [r7, #8]
 800367c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800367e:	4b42      	ldr	r3, [pc, #264]	@ (8003788 <MX_GPIO_Init+0x168>)
 8003680:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003682:	4a41      	ldr	r2, [pc, #260]	@ (8003788 <MX_GPIO_Init+0x168>)
 8003684:	f043 0302 	orr.w	r3, r3, #2
 8003688:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800368a:	4b3f      	ldr	r3, [pc, #252]	@ (8003788 <MX_GPIO_Init+0x168>)
 800368c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800368e:	f003 0302 	and.w	r3, r3, #2
 8003692:	607b      	str	r3, [r7, #4]
 8003694:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DIR_MD20A_24V_GPIO_Port, DIR_MD20A_24V_Pin, GPIO_PIN_RESET);
 8003696:	2200      	movs	r2, #0
 8003698:	2102      	movs	r1, #2
 800369a:	483c      	ldr	r0, [pc, #240]	@ (800378c <MX_GPIO_Init+0x16c>)
 800369c:	f004 fe56 	bl	800834c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DIR_MD20A_18V_GPIO_Port, DIR_MD20A_18V_Pin, GPIO_PIN_RESET);
 80036a0:	2200      	movs	r2, #0
 80036a2:	2140      	movs	r1, #64	@ 0x40
 80036a4:	483a      	ldr	r0, [pc, #232]	@ (8003790 <MX_GPIO_Init+0x170>)
 80036a6:	f004 fe51 	bl	800834c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PS2_Attention_GPIO_Port, PS2_Attention_Pin, GPIO_PIN_SET);
 80036aa:	2201      	movs	r2, #1
 80036ac:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80036b0:	4837      	ldr	r0, [pc, #220]	@ (8003790 <MX_GPIO_Init+0x170>)
 80036b2:	f004 fe4b 	bl	800834c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : DIR_MD20A_24V_Pin */
  GPIO_InitStruct.Pin = DIR_MD20A_24V_Pin;
 80036b6:	2302      	movs	r3, #2
 80036b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80036ba:	2301      	movs	r3, #1
 80036bc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036be:	2300      	movs	r3, #0
 80036c0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80036c2:	2300      	movs	r3, #0
 80036c4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DIR_MD20A_24V_GPIO_Port, &GPIO_InitStruct);
 80036c6:	f107 0314 	add.w	r3, r7, #20
 80036ca:	4619      	mov	r1, r3
 80036cc:	482f      	ldr	r0, [pc, #188]	@ (800378c <MX_GPIO_Init+0x16c>)
 80036ce:	f004 fcbb 	bl	8008048 <HAL_GPIO_Init>

  /*Configure GPIO pins : Limit_Switch_pen_2_Pin Limit_Switch_Prismatic1_Pin Limit_Switch_Prismatic2_Pin Limit_Switch_pen_1_Pin */
  GPIO_InitStruct.Pin = Limit_Switch_pen_2_Pin|Limit_Switch_Prismatic1_Pin|Limit_Switch_Prismatic2_Pin|Limit_Switch_pen_1_Pin;
 80036d2:	f44f 4346 	mov.w	r3, #50688	@ 0xc600
 80036d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80036d8:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80036dc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036de:	2300      	movs	r3, #0
 80036e0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80036e2:	f107 0314 	add.w	r3, r7, #20
 80036e6:	4619      	mov	r1, r3
 80036e8:	4828      	ldr	r0, [pc, #160]	@ (800378c <MX_GPIO_Init+0x16c>)
 80036ea:	f004 fcad 	bl	8008048 <HAL_GPIO_Init>

  /*Configure GPIO pin : Proximity_Left_Pin */
  GPIO_InitStruct.Pin = Proximity_Left_Pin;
 80036ee:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80036f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80036f4:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80036f8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036fa:	2300      	movs	r3, #0
 80036fc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Proximity_Left_GPIO_Port, &GPIO_InitStruct);
 80036fe:	f107 0314 	add.w	r3, r7, #20
 8003702:	4619      	mov	r1, r3
 8003704:	4821      	ldr	r0, [pc, #132]	@ (800378c <MX_GPIO_Init+0x16c>)
 8003706:	f004 fc9f 	bl	8008048 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIR_MD20A_18V_Pin PS2_Attention_Pin */
  GPIO_InitStruct.Pin = DIR_MD20A_18V_Pin|PS2_Attention_Pin;
 800370a:	f44f 6388 	mov.w	r3, #1088	@ 0x440
 800370e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003710:	2301      	movs	r3, #1
 8003712:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003714:	2300      	movs	r3, #0
 8003716:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003718:	2300      	movs	r3, #0
 800371a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800371c:	f107 0314 	add.w	r3, r7, #20
 8003720:	4619      	mov	r1, r3
 8003722:	481b      	ldr	r0, [pc, #108]	@ (8003790 <MX_GPIO_Init+0x170>)
 8003724:	f004 fc90 	bl	8008048 <HAL_GPIO_Init>

  /*Configure GPIO pin : Emergency_Pin */
  GPIO_InitStruct.Pin = Emergency_Pin;
 8003728:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800372c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800372e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8003732:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003734:	2300      	movs	r3, #0
 8003736:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Emergency_GPIO_Port, &GPIO_InitStruct);
 8003738:	f107 0314 	add.w	r3, r7, #20
 800373c:	4619      	mov	r1, r3
 800373e:	4814      	ldr	r0, [pc, #80]	@ (8003790 <MX_GPIO_Init+0x170>)
 8003740:	f004 fc82 	bl	8008048 <HAL_GPIO_Init>

  /*Configure GPIO pin : Proximity_sensor_Pin */
  GPIO_InitStruct.Pin = Proximity_sensor_Pin;
 8003744:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003748:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800374a:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800374e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003750:	2300      	movs	r3, #0
 8003752:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Proximity_sensor_GPIO_Port, &GPIO_InitStruct);
 8003754:	f107 0314 	add.w	r3, r7, #20
 8003758:	4619      	mov	r1, r3
 800375a:	480d      	ldr	r0, [pc, #52]	@ (8003790 <MX_GPIO_Init+0x170>)
 800375c:	f004 fc74 	bl	8008048 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8003760:	2200      	movs	r2, #0
 8003762:	2100      	movs	r1, #0
 8003764:	2017      	movs	r0, #23
 8003766:	f004 f8fc 	bl	8007962 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800376a:	2017      	movs	r0, #23
 800376c:	f004 f913 	bl	8007996 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8003770:	2200      	movs	r2, #0
 8003772:	2100      	movs	r1, #0
 8003774:	2028      	movs	r0, #40	@ 0x28
 8003776:	f004 f8f4 	bl	8007962 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800377a:	2028      	movs	r0, #40	@ 0x28
 800377c:	f004 f90b 	bl	8007996 <HAL_NVIC_EnableIRQ>

}
 8003780:	bf00      	nop
 8003782:	3728      	adds	r7, #40	@ 0x28
 8003784:	46bd      	mov	sp, r7
 8003786:	bd80      	pop	{r7, pc}
 8003788:	40021000 	.word	0x40021000
 800378c:	48000400 	.word	0x48000400
 8003790:	48000800 	.word	0x48000800
 8003794:	00000000 	.word	0x00000000

08003798 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003798:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800379c:	ed2d 8b04 	vpush	{d8-d9}
 80037a0:	b0a0      	sub	sp, #128	@ 0x80
 80037a2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80037a4:	f002 fcd3 	bl	800614e <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80037a8:	f001 f9d6 	bl	8004b58 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80037ac:	f7ff ff38 	bl	8003620 <MX_GPIO_Init>
  MX_DMA_Init();
 80037b0:	f7ff ff0c 	bl	80035cc <MX_DMA_Init>
  MX_TIM3_Init();
 80037b4:	f001 ffb4 	bl	8005720 <MX_TIM3_Init>
  MX_ADC1_Init();
 80037b8:	f7ff fd86 	bl	80032c8 <MX_ADC1_Init>
  MX_TIM1_Init();
 80037bc:	f001 ff0e 	bl	80055dc <MX_TIM1_Init>
  MX_TIM2_Init();
 80037c0:	f001 ff60 	bl	8005684 <MX_TIM2_Init>
  MX_TIM4_Init();
 80037c4:	f002 f802 	bl	80057cc <MX_TIM4_Init>
  MX_TIM20_Init();
 80037c8:	f002 f986 	bl	8005ad8 <MX_TIM20_Init>
  MX_TIM8_Init();
 80037cc:	f002 f854 	bl	8005878 <MX_TIM8_Init>
  MX_TIM16_Init();
 80037d0:	f002 f902 	bl	80059d8 <MX_TIM16_Init>
  MX_USART2_UART_Init();
 80037d4:	f002 fbb8 	bl	8005f48 <MX_USART2_UART_Init>
  MX_ADC2_Init();
 80037d8:	f7ff fdee 	bl	80033b8 <MX_ADC2_Init>
  MX_SPI1_Init();
 80037dc:	f001 fda0 	bl	8005320 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
	HAL_TIM_Base_Start(&htim20);
 80037e0:	48a1      	ldr	r0, [pc, #644]	@ (8003a68 <main+0x2d0>)
 80037e2:	f006 faa5 	bl	8009d30 <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start(&htim8);
 80037e6:	48a1      	ldr	r0, [pc, #644]	@ (8003a6c <main+0x2d4>)
 80037e8:	f006 faa2 	bl	8009d30 <HAL_TIM_Base_Start>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_4);
 80037ec:	210c      	movs	r1, #12
 80037ee:	489f      	ldr	r0, [pc, #636]	@ (8003a6c <main+0x2d4>)
 80037f0:	f006 fc62 	bl	800a0b8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim20, TIM_CHANNEL_1);
 80037f4:	2100      	movs	r1, #0
 80037f6:	489c      	ldr	r0, [pc, #624]	@ (8003a68 <main+0x2d0>)
 80037f8:	f006 fc5e 	bl	800a0b8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim20, TIM_CHANNEL_3);
 80037fc:	2108      	movs	r1, #8
 80037fe:	489a      	ldr	r0, [pc, #616]	@ (8003a68 <main+0x2d0>)
 8003800:	f006 fc5a 	bl	800a0b8 <HAL_TIM_PWM_Start>
	Encoder_Init(&encoder1, &htim4);
 8003804:	499a      	ldr	r1, [pc, #616]	@ (8003a70 <main+0x2d8>)
 8003806:	489b      	ldr	r0, [pc, #620]	@ (8003a74 <main+0x2dc>)
 8003808:	f7fe fb10 	bl	8001e2c <Encoder_Init>
	Encoder_Init(&encoder2, &htim3);
 800380c:	499a      	ldr	r1, [pc, #616]	@ (8003a78 <main+0x2e0>)
 800380e:	489b      	ldr	r0, [pc, #620]	@ (8003a7c <main+0x2e4>)
 8003810:	f7fe fb0c 	bl	8001e2c <Encoder_Init>
	HAL_ADC_Start(&hadc1);
 8003814:	489a      	ldr	r0, [pc, #616]	@ (8003a80 <main+0x2e8>)
 8003816:	f003 f8d3 	bl	80069c0 <HAL_ADC_Start>
	HAL_TIM_Base_Start_IT(&htim2);
 800381a:	489a      	ldr	r0, [pc, #616]	@ (8003a84 <main+0x2ec>)
 800381c:	f006 faf8 	bl	8009e10 <HAL_TIM_Base_Start_IT>

	uint64_t lastTick = 0;
 8003820:	f04f 0200 	mov.w	r2, #0
 8003824:	f04f 0300 	mov.w	r3, #0
 8003828:	e9c7 2318 	strd	r2, r3, [r7, #96]	@ 0x60

	HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 800382c:	213c      	movs	r1, #60	@ 0x3c
 800382e:	4892      	ldr	r0, [pc, #584]	@ (8003a78 <main+0x2e0>)
 8003830:	f006 fefe 	bl	800a630 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 8003834:	213c      	movs	r1, #60	@ 0x3c
 8003836:	488e      	ldr	r0, [pc, #568]	@ (8003a70 <main+0x2d8>)
 8003838:	f006 fefa 	bl	800a630 <HAL_TIM_Encoder_Start>

	hmodbus.huart = &huart2;
 800383c:	4b92      	ldr	r3, [pc, #584]	@ (8003a88 <main+0x2f0>)
 800383e:	4a93      	ldr	r2, [pc, #588]	@ (8003a8c <main+0x2f4>)
 8003840:	60da      	str	r2, [r3, #12]
	hmodbus.htim = &htim16;
 8003842:	4b91      	ldr	r3, [pc, #580]	@ (8003a88 <main+0x2f0>)
 8003844:	4a92      	ldr	r2, [pc, #584]	@ (8003a90 <main+0x2f8>)
 8003846:	611a      	str	r2, [r3, #16]
	hmodbus.slaveAddress = 0x15;
 8003848:	4b8f      	ldr	r3, [pc, #572]	@ (8003a88 <main+0x2f0>)
 800384a:	2215      	movs	r2, #21
 800384c:	701a      	strb	r2, [r3, #0]
	hmodbus.RegisterSize = 200;
 800384e:	4b8e      	ldr	r3, [pc, #568]	@ (8003a88 <main+0x2f0>)
 8003850:	22c8      	movs	r2, #200	@ 0xc8
 8003852:	609a      	str	r2, [r3, #8]
	Modbus_init(&hmodbus, registerFrame);
 8003854:	498f      	ldr	r1, [pc, #572]	@ (8003a94 <main+0x2fc>)
 8003856:	488c      	ldr	r0, [pc, #560]	@ (8003a88 <main+0x2f0>)
 8003858:	f7fe ffb6 	bl	80027c8 <Modbus_init>

	Kalman_Init(&kf_pris);
 800385c:	488e      	ldr	r0, [pc, #568]	@ (8003a98 <main+0x300>)
 800385e:	f7fe fd01 	bl	8002264 <Kalman_Init>

	kf_pris.A_data[0] = 1;
 8003862:	4b8d      	ldr	r3, [pc, #564]	@ (8003a98 <main+0x300>)
 8003864:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8003868:	671a      	str	r2, [r3, #112]	@ 0x70
	kf_pris.A_data[1] = 0.0008395;
 800386a:	4b8b      	ldr	r3, [pc, #556]	@ (8003a98 <main+0x300>)
 800386c:	4a8b      	ldr	r2, [pc, #556]	@ (8003a9c <main+0x304>)
 800386e:	675a      	str	r2, [r3, #116]	@ 0x74
	kf_pris.A_data[2] = -4.198e-07;
 8003870:	4b89      	ldr	r3, [pc, #548]	@ (8003a98 <main+0x300>)
 8003872:	4a8b      	ldr	r2, [pc, #556]	@ (8003aa0 <main+0x308>)
 8003874:	679a      	str	r2, [r3, #120]	@ 0x78
	kf_pris.A_data[3] = 1.282e-05;
 8003876:	4b88      	ldr	r3, [pc, #544]	@ (8003a98 <main+0x300>)
 8003878:	4a8a      	ldr	r2, [pc, #552]	@ (8003aa4 <main+0x30c>)
 800387a:	67da      	str	r2, [r3, #124]	@ 0x7c
	kf_pris.A_data[4] = 0;
 800387c:	4b86      	ldr	r3, [pc, #536]	@ (8003a98 <main+0x300>)
 800387e:	f04f 0200 	mov.w	r2, #0
 8003882:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
	kf_pris.A_data[5] = 0.6791;
 8003886:	4b84      	ldr	r3, [pc, #528]	@ (8003a98 <main+0x300>)
 8003888:	4a87      	ldr	r2, [pc, #540]	@ (8003aa8 <main+0x310>)
 800388a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
	kf_pris.A_data[6] = -0.0008395;
 800388e:	4b82      	ldr	r3, [pc, #520]	@ (8003a98 <main+0x300>)
 8003890:	4a86      	ldr	r2, [pc, #536]	@ (8003aac <main+0x314>)
 8003892:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
	kf_pris.A_data[7] = 0.02564;
 8003896:	4b80      	ldr	r3, [pc, #512]	@ (8003a98 <main+0x300>)
 8003898:	4a85      	ldr	r2, [pc, #532]	@ (8003ab0 <main+0x318>)
 800389a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
	kf_pris.A_data[8] = 0;
 800389e:	4b7e      	ldr	r3, [pc, #504]	@ (8003a98 <main+0x300>)
 80038a0:	f04f 0200 	mov.w	r2, #0
 80038a4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
	kf_pris.A_data[9] = 0;
 80038a8:	4b7b      	ldr	r3, [pc, #492]	@ (8003a98 <main+0x300>)
 80038aa:	f04f 0200 	mov.w	r2, #0
 80038ae:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
	kf_pris.A_data[10] = 1;
 80038b2:	4b79      	ldr	r3, [pc, #484]	@ (8003a98 <main+0x300>)
 80038b4:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80038b8:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
	kf_pris.A_data[11] = 0;
 80038bc:	4b76      	ldr	r3, [pc, #472]	@ (8003a98 <main+0x300>)
 80038be:	f04f 0200 	mov.w	r2, #0
 80038c2:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
	kf_pris.A_data[12] = 0;
 80038c6:	4b74      	ldr	r3, [pc, #464]	@ (8003a98 <main+0x300>)
 80038c8:	f04f 0200 	mov.w	r2, #0
 80038cc:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
	kf_pris.A_data[13] = -0.04203;
 80038d0:	4b71      	ldr	r3, [pc, #452]	@ (8003a98 <main+0x300>)
 80038d2:	4a78      	ldr	r2, [pc, #480]	@ (8003ab4 <main+0x31c>)
 80038d4:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
	kf_pris.A_data[14] = 2.101e-05;
 80038d8:	4b6f      	ldr	r3, [pc, #444]	@ (8003a98 <main+0x300>)
 80038da:	4a77      	ldr	r2, [pc, #476]	@ (8003ab8 <main+0x320>)
 80038dc:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
	kf_pris.A_data[15] = -0.09565;
 80038e0:	4b6d      	ldr	r3, [pc, #436]	@ (8003a98 <main+0x300>)
 80038e2:	4a76      	ldr	r2, [pc, #472]	@ (8003abc <main+0x324>)
 80038e4:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac

	kf_pris.B_data[0] = 4.006e-06;
 80038e8:	4b6b      	ldr	r3, [pc, #428]	@ (8003a98 <main+0x300>)
 80038ea:	4a75      	ldr	r2, [pc, #468]	@ (8003ac0 <main+0x328>)
 80038ec:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
	kf_pris.B_data[1] = 0.008011;
 80038f0:	4b69      	ldr	r3, [pc, #420]	@ (8003a98 <main+0x300>)
 80038f2:	4a74      	ldr	r2, [pc, #464]	@ (8003ac4 <main+0x32c>)
 80038f4:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
	kf_pris.B_data[2] = 0;
 80038f8:	4b67      	ldr	r3, [pc, #412]	@ (8003a98 <main+0x300>)
 80038fa:	f04f 0200 	mov.w	r2, #0
 80038fe:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
	kf_pris.B_data[3] = 0.2826;
 8003902:	4b65      	ldr	r3, [pc, #404]	@ (8003a98 <main+0x300>)
 8003904:	4a70      	ldr	r2, [pc, #448]	@ (8003ac8 <main+0x330>)
 8003906:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc

	// Identity H
	for (int i = 0; i < KALMAN_MEAS_DIM; i++) {
 800390a:	2300      	movs	r3, #0
 800390c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800390e:	e01d      	b.n	800394c <main+0x1b4>
		for (int j = 0; j < KALMAN_STATE_DIM; j++) {
 8003910:	2300      	movs	r3, #0
 8003912:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003914:	e014      	b.n	8003940 <main+0x1a8>
			kf_pris.H_data[i * KALMAN_STATE_DIM + j] = (i == j) ? 1.0f : 0.0f;
 8003916:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8003918:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800391a:	429a      	cmp	r2, r3
 800391c:	d102      	bne.n	8003924 <main+0x18c>
 800391e:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8003922:	e001      	b.n	8003928 <main+0x190>
 8003924:	f04f 0200 	mov.w	r2, #0
 8003928:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800392a:	0099      	lsls	r1, r3, #2
 800392c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800392e:	440b      	add	r3, r1
 8003930:	4959      	ldr	r1, [pc, #356]	@ (8003a98 <main+0x300>)
 8003932:	333c      	adds	r3, #60	@ 0x3c
 8003934:	009b      	lsls	r3, r3, #2
 8003936:	440b      	add	r3, r1
 8003938:	601a      	str	r2, [r3, #0]
		for (int j = 0; j < KALMAN_STATE_DIM; j++) {
 800393a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800393c:	3301      	adds	r3, #1
 800393e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003940:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003942:	2b03      	cmp	r3, #3
 8003944:	dde7      	ble.n	8003916 <main+0x17e>
	for (int i = 0; i < KALMAN_MEAS_DIM; i++) {
 8003946:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003948:	3301      	adds	r3, #1
 800394a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800394c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800394e:	2b03      	cmp	r3, #3
 8003950:	ddde      	ble.n	8003910 <main+0x178>
		}
	}

	// Prismatic
	kf_pris.x_data[0] = 0;
 8003952:	4b51      	ldr	r3, [pc, #324]	@ (8003a98 <main+0x300>)
 8003954:	f04f 0200 	mov.w	r2, #0
 8003958:	f8c3 2234 	str.w	r2, [r3, #564]	@ 0x234
	kf_pris.x_data[1] = 0;
 800395c:	4b4e      	ldr	r3, [pc, #312]	@ (8003a98 <main+0x300>)
 800395e:	f04f 0200 	mov.w	r2, #0
 8003962:	f8c3 2238 	str.w	r2, [r3, #568]	@ 0x238
	kf_pris.x_data[2] = 0;
 8003966:	4b4c      	ldr	r3, [pc, #304]	@ (8003a98 <main+0x300>)
 8003968:	f04f 0200 	mov.w	r2, #0
 800396c:	f8c3 223c 	str.w	r2, [r3, #572]	@ 0x23c
	kf_pris.x_data[3] = 0;
 8003970:	4b49      	ldr	r3, [pc, #292]	@ (8003a98 <main+0x300>)
 8003972:	f04f 0200 	mov.w	r2, #0
 8003976:	f8c3 2240 	str.w	r2, [r3, #576]	@ 0x240

	Kalman_SetMeasurementNoise(&kf_pris, 0.01f);
 800397a:	ed9f 0a54 	vldr	s0, [pc, #336]	@ 8003acc <main+0x334>
 800397e:	4846      	ldr	r0, [pc, #280]	@ (8003a98 <main+0x300>)
 8003980:	f7fe fd42 	bl	8002408 <Kalman_SetMeasurementNoise>
	Kalman_SetProcessNoise(&kf_pris, 0.9f);
 8003984:	ed9f 0a52 	vldr	s0, [pc, #328]	@ 8003ad0 <main+0x338>
 8003988:	4843      	ldr	r0, [pc, #268]	@ (8003a98 <main+0x300>)
 800398a:	f7fe fd0d 	bl	80023a8 <Kalman_SetProcessNoise>

	Kalman_Init(&kf_rev);
 800398e:	4851      	ldr	r0, [pc, #324]	@ (8003ad4 <main+0x33c>)
 8003990:	f7fe fc68 	bl	8002264 <Kalman_Init>

	kf_rev.A_data[0] = 1;
 8003994:	4b4f      	ldr	r3, [pc, #316]	@ (8003ad4 <main+0x33c>)
 8003996:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800399a:	671a      	str	r2, [r3, #112]	@ 0x70
	kf_rev.A_data[1] = 0.0009998;
 800399c:	4b4d      	ldr	r3, [pc, #308]	@ (8003ad4 <main+0x33c>)
 800399e:	4a4e      	ldr	r2, [pc, #312]	@ (8003ad8 <main+0x340>)
 80039a0:	675a      	str	r2, [r3, #116]	@ 0x74
	kf_rev.A_data[2] = -2.659e-06;
 80039a2:	4b4c      	ldr	r3, [pc, #304]	@ (8003ad4 <main+0x33c>)
 80039a4:	4a4d      	ldr	r2, [pc, #308]	@ (8003adc <main+0x344>)
 80039a6:	679a      	str	r2, [r3, #120]	@ 0x78
	kf_rev.A_data[3] = 8.108e-08;
 80039a8:	4b4a      	ldr	r3, [pc, #296]	@ (8003ad4 <main+0x33c>)
 80039aa:	4a4d      	ldr	r2, [pc, #308]	@ (8003ae0 <main+0x348>)
 80039ac:	67da      	str	r2, [r3, #124]	@ 0x7c
	kf_rev.A_data[4] = 0;
 80039ae:	4b49      	ldr	r3, [pc, #292]	@ (8003ad4 <main+0x33c>)
 80039b0:	f04f 0200 	mov.w	r2, #0
 80039b4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
	kf_rev.A_data[5] = 0.9996;
 80039b8:	4b46      	ldr	r3, [pc, #280]	@ (8003ad4 <main+0x33c>)
 80039ba:	4a4a      	ldr	r2, [pc, #296]	@ (8003ae4 <main+0x34c>)
 80039bc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
	kf_rev.A_data[6] = -0.005318;
 80039c0:	4b44      	ldr	r3, [pc, #272]	@ (8003ad4 <main+0x33c>)
 80039c2:	4a49      	ldr	r2, [pc, #292]	@ (8003ae8 <main+0x350>)
 80039c4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
	kf_rev.A_data[7] = 0.0001622;
 80039c8:	4b42      	ldr	r3, [pc, #264]	@ (8003ad4 <main+0x33c>)
 80039ca:	4a48      	ldr	r2, [pc, #288]	@ (8003aec <main+0x354>)
 80039cc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
	kf_rev.A_data[8] = 0;
 80039d0:	4b40      	ldr	r3, [pc, #256]	@ (8003ad4 <main+0x33c>)
 80039d2:	f04f 0200 	mov.w	r2, #0
 80039d6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
	kf_rev.A_data[9] = 0;
 80039da:	4b3e      	ldr	r3, [pc, #248]	@ (8003ad4 <main+0x33c>)
 80039dc:	f04f 0200 	mov.w	r2, #0
 80039e0:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
	kf_rev.A_data[10] = 1;
 80039e4:	4b3b      	ldr	r3, [pc, #236]	@ (8003ad4 <main+0x33c>)
 80039e6:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80039ea:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
	kf_rev.A_data[11] = 0;
 80039ee:	4b39      	ldr	r3, [pc, #228]	@ (8003ad4 <main+0x33c>)
 80039f0:	f04f 0200 	mov.w	r2, #0
 80039f4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
	kf_rev.A_data[12] = 0;
 80039f8:	4b36      	ldr	r3, [pc, #216]	@ (8003ad4 <main+0x33c>)
 80039fa:	f04f 0200 	mov.w	r2, #0
 80039fe:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
	kf_rev.A_data[13] = -2.746;
 8003a02:	4b34      	ldr	r3, [pc, #208]	@ (8003ad4 <main+0x33c>)
 8003a04:	4a3a      	ldr	r2, [pc, #232]	@ (8003af0 <main+0x358>)
 8003a06:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
	kf_rev.A_data[14] = 0.007303;
 8003a0a:	4b32      	ldr	r3, [pc, #200]	@ (8003ad4 <main+0x33c>)
 8003a0c:	4a39      	ldr	r2, [pc, #228]	@ (8003af4 <main+0x35c>)
 8003a0e:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
	kf_rev.A_data[15] = 0.1354;
 8003a12:	4b30      	ldr	r3, [pc, #192]	@ (8003ad4 <main+0x33c>)
 8003a14:	4a38      	ldr	r2, [pc, #224]	@ (8003af8 <main+0x360>)
 8003a16:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac

	kf_rev.B_data[0] = 1.203e-07;
 8003a1a:	4b2e      	ldr	r3, [pc, #184]	@ (8003ad4 <main+0x33c>)
 8003a1c:	4a37      	ldr	r2, [pc, #220]	@ (8003afc <main+0x364>)
 8003a1e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
	kf_rev.B_data[1] = 0.0002406;
 8003a22:	4b2c      	ldr	r3, [pc, #176]	@ (8003ad4 <main+0x33c>)
 8003a24:	4a36      	ldr	r2, [pc, #216]	@ (8003b00 <main+0x368>)
 8003a26:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
	kf_rev.B_data[2] = 0;
 8003a2a:	4b2a      	ldr	r3, [pc, #168]	@ (8003ad4 <main+0x33c>)
 8003a2c:	f04f 0200 	mov.w	r2, #0
 8003a30:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
	kf_rev.B_data[3] = 1.685;
 8003a34:	4b27      	ldr	r3, [pc, #156]	@ (8003ad4 <main+0x33c>)
 8003a36:	4a33      	ldr	r2, [pc, #204]	@ (8003b04 <main+0x36c>)
 8003a38:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc

	// Identity H
	for (int i = 0; i < 2; i++) {
 8003a3c:	2300      	movs	r3, #0
 8003a3e:	677b      	str	r3, [r7, #116]	@ 0x74
 8003a40:	e076      	b.n	8003b30 <main+0x398>
		for (int j = 0; j < 4; j++) {
 8003a42:	2300      	movs	r3, #0
 8003a44:	673b      	str	r3, [r7, #112]	@ 0x70
 8003a46:	e06d      	b.n	8003b24 <main+0x38c>
			if (i == j) {
 8003a48:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8003a4a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003a4c:	429a      	cmp	r2, r3
 8003a4e:	d15b      	bne.n	8003b08 <main+0x370>
				kf_rev.H_data[i * 4 + j] = 1.0f;
 8003a50:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003a52:	009a      	lsls	r2, r3, #2
 8003a54:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003a56:	4413      	add	r3, r2
 8003a58:	4a1e      	ldr	r2, [pc, #120]	@ (8003ad4 <main+0x33c>)
 8003a5a:	333c      	adds	r3, #60	@ 0x3c
 8003a5c:	009b      	lsls	r3, r3, #2
 8003a5e:	4413      	add	r3, r2
 8003a60:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8003a64:	601a      	str	r2, [r3, #0]
 8003a66:	e05a      	b.n	8003b1e <main+0x386>
 8003a68:	20001bac 	.word	0x20001bac
 8003a6c:	20001a14 	.word	0x20001a14
 8003a70:	20001948 	.word	0x20001948
 8003a74:	200003c4 	.word	0x200003c4
 8003a78:	2000187c 	.word	0x2000187c
 8003a7c:	200003f8 	.word	0x200003f8
 8003a80:	200002e8 	.word	0x200002e8
 8003a84:	200017b0 	.word	0x200017b0
 8003a88:	2000073c 	.word	0x2000073c
 8003a8c:	20001c78 	.word	0x20001c78
 8003a90:	20001ae0 	.word	0x20001ae0
 8003a94:	20000c14 	.word	0x20000c14
 8003a98:	20000ed0 	.word	0x20000ed0
 8003a9c:	3a5c11e4 	.word	0x3a5c11e4
 8003aa0:	b4e160df 	.word	0xb4e160df
 8003aa4:	3757157b 	.word	0x3757157b
 8003aa8:	3f2dd97f 	.word	0x3f2dd97f
 8003aac:	ba5c11e4 	.word	0xba5c11e4
 8003ab0:	3cd20afa 	.word	0x3cd20afa
 8003ab4:	bd2c27a6 	.word	0xbd2c27a6
 8003ab8:	37b03ea2 	.word	0x37b03ea2
 8003abc:	bdc3e426 	.word	0xbdc3e426
 8003ac0:	36866b47 	.word	0x36866b47
 8003ac4:	3c034092 	.word	0x3c034092
 8003ac8:	3e90b0f2 	.word	0x3e90b0f2
 8003acc:	3c23d70a 	.word	0x3c23d70a
 8003ad0:	3f666666 	.word	0x3f666666
 8003ad4:	200011f4 	.word	0x200011f4
 8003ad8:	3a830bb9 	.word	0x3a830bb9
 8003adc:	b6327146 	.word	0xb6327146
 8003ae0:	33ae1e34 	.word	0x33ae1e34
 8003ae4:	3f7fe5c9 	.word	0x3f7fe5c9
 8003ae8:	bbae429e 	.word	0xbbae429e
 8003aec:	392a143b 	.word	0x392a143b
 8003af0:	c02fbe77 	.word	0xc02fbe77
 8003af4:	3bef4e01 	.word	0x3bef4e01
 8003af8:	3e0aa64c 	.word	0x3e0aa64c
 8003afc:	34012bd0 	.word	0x34012bd0
 8003b00:	397c4992 	.word	0x397c4992
 8003b04:	3fd7ae14 	.word	0x3fd7ae14
			} else {
				kf_rev.H_data[i * 4 + j] = 0.0f;
 8003b08:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003b0a:	009a      	lsls	r2, r3, #2
 8003b0c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003b0e:	4413      	add	r3, r2
 8003b10:	4ac1      	ldr	r2, [pc, #772]	@ (8003e18 <main+0x680>)
 8003b12:	333c      	adds	r3, #60	@ 0x3c
 8003b14:	009b      	lsls	r3, r3, #2
 8003b16:	4413      	add	r3, r2
 8003b18:	f04f 0200 	mov.w	r2, #0
 8003b1c:	601a      	str	r2, [r3, #0]
		for (int j = 0; j < 4; j++) {
 8003b1e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003b20:	3301      	adds	r3, #1
 8003b22:	673b      	str	r3, [r7, #112]	@ 0x70
 8003b24:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003b26:	2b03      	cmp	r3, #3
 8003b28:	dd8e      	ble.n	8003a48 <main+0x2b0>
	for (int i = 0; i < 2; i++) {
 8003b2a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003b2c:	3301      	adds	r3, #1
 8003b2e:	677b      	str	r3, [r7, #116]	@ 0x74
 8003b30:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003b32:	2b01      	cmp	r3, #1
 8003b34:	dd85      	ble.n	8003a42 <main+0x2aa>
			}
		}
	}

	// Revolute
	kf_rev.x_data[0] = 0;
 8003b36:	4bb8      	ldr	r3, [pc, #736]	@ (8003e18 <main+0x680>)
 8003b38:	f04f 0200 	mov.w	r2, #0
 8003b3c:	f8c3 2234 	str.w	r2, [r3, #564]	@ 0x234
	kf_rev.x_data[1] = 0;
 8003b40:	4bb5      	ldr	r3, [pc, #724]	@ (8003e18 <main+0x680>)
 8003b42:	f04f 0200 	mov.w	r2, #0
 8003b46:	f8c3 2238 	str.w	r2, [r3, #568]	@ 0x238
	kf_rev.x_data[2] = 0;
 8003b4a:	4bb3      	ldr	r3, [pc, #716]	@ (8003e18 <main+0x680>)
 8003b4c:	f04f 0200 	mov.w	r2, #0
 8003b50:	f8c3 223c 	str.w	r2, [r3, #572]	@ 0x23c
	kf_rev.x_data[3] = 0;
 8003b54:	4bb0      	ldr	r3, [pc, #704]	@ (8003e18 <main+0x680>)
 8003b56:	f04f 0200 	mov.w	r2, #0
 8003b5a:	f8c3 2240 	str.w	r2, [r3, #576]	@ 0x240

	Kalman_SetMeasurementNoise(&kf_rev, 0.08f);
 8003b5e:	ed9f 0aaf 	vldr	s0, [pc, #700]	@ 8003e1c <main+0x684>
 8003b62:	48ad      	ldr	r0, [pc, #692]	@ (8003e18 <main+0x680>)
 8003b64:	f7fe fc50 	bl	8002408 <Kalman_SetMeasurementNoise>
	Kalman_SetProcessNoise(&kf_rev, 0.12f);
 8003b68:	ed9f 0aad 	vldr	s0, [pc, #692]	@ 8003e20 <main+0x688>
 8003b6c:	48aa      	ldr	r0, [pc, #680]	@ (8003e18 <main+0x680>)
 8003b6e:	f7fe fc1b 	bl	80023a8 <Kalman_SetProcessNoise>

	Pris_motor = create_prismatic_motor(2.29e-04, 4.82e-04, 8.75e-01, 1.77e-01,
 8003b72:	4cac      	ldr	r4, [pc, #688]	@ (8003e24 <main+0x68c>)
 8003b74:	463b      	mov	r3, r7
 8003b76:	ed9f 6b8e 	vldr	d6, [pc, #568]	@ 8003db0 <main+0x618>
 8003b7a:	ed9f 5b8f 	vldr	d5, [pc, #572]	@ 8003db8 <main+0x620>
 8003b7e:	ed9f 4b90 	vldr	d4, [pc, #576]	@ 8003dc0 <main+0x628>
 8003b82:	ed9f 3b8f 	vldr	d3, [pc, #572]	@ 8003dc0 <main+0x628>
 8003b86:	ed9f 2b90 	vldr	d2, [pc, #576]	@ 8003dc8 <main+0x630>
 8003b8a:	ed9f 1b91 	vldr	d1, [pc, #580]	@ 8003dd0 <main+0x638>
 8003b8e:	ed9f 0b92 	vldr	d0, [pc, #584]	@ 8003dd8 <main+0x640>
 8003b92:	4618      	mov	r0, r3
 8003b94:	f7ff f91a 	bl	8002dcc <create_prismatic_motor>
 8003b98:	4625      	mov	r5, r4
 8003b9a:	463c      	mov	r4, r7
 8003b9c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003b9e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003ba0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003ba2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003ba4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003ba6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003ba8:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003bac:	e885 0003 	stmia.w	r5, {r0, r1}
			1.77e-01, 3.8719, 0.0016);
	Rev_motor = create_motor(1.88E-01, 6.91E-03, 7.36E-01, 1.63E+00,
 8003bb0:	4c9d      	ldr	r4, [pc, #628]	@ (8003e28 <main+0x690>)
 8003bb2:	463b      	mov	r3, r7
 8003bb4:	ed9f 6b8a 	vldr	d6, [pc, #552]	@ 8003de0 <main+0x648>
 8003bb8:	ed9f 5b8b 	vldr	d5, [pc, #556]	@ 8003de8 <main+0x650>
 8003bbc:	ed9f 4b8c 	vldr	d4, [pc, #560]	@ 8003df0 <main+0x658>
 8003bc0:	ed9f 3b8d 	vldr	d3, [pc, #564]	@ 8003df8 <main+0x660>
 8003bc4:	ed9f 2b8e 	vldr	d2, [pc, #568]	@ 8003e00 <main+0x668>
 8003bc8:	ed9f 1b8f 	vldr	d1, [pc, #572]	@ 8003e08 <main+0x670>
 8003bcc:	ed9f 0b90 	vldr	d0, [pc, #576]	@ 8003e10 <main+0x678>
 8003bd0:	4618      	mov	r0, r3
 8003bd2:	f7ff f93c 	bl	8002e4e <create_motor>
 8003bd6:	4625      	mov	r5, r4
 8003bd8:	463c      	mov	r4, r7
 8003bda:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003bdc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003bde:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003be0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003be2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003be4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003be6:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003bea:	e885 0003 	stmia.w	r5, {r0, r1}
			1.63E+00 * 7.36E-01, 5.13E-01, 3.37E-04);

	// Prismatic Position
	Pris_posi_PID.Kp = 0.3;
 8003bee:	4b8f      	ldr	r3, [pc, #572]	@ (8003e2c <main+0x694>)
 8003bf0:	4a8f      	ldr	r2, [pc, #572]	@ (8003e30 <main+0x698>)
 8003bf2:	619a      	str	r2, [r3, #24]
	Pris_posi_PID.Ki = 0.01;
 8003bf4:	4b8d      	ldr	r3, [pc, #564]	@ (8003e2c <main+0x694>)
 8003bf6:	4a8f      	ldr	r2, [pc, #572]	@ (8003e34 <main+0x69c>)
 8003bf8:	61da      	str	r2, [r3, #28]
	Pris_posi_PID.Kd = 0.3;
 8003bfa:	4b8c      	ldr	r3, [pc, #560]	@ (8003e2c <main+0x694>)
 8003bfc:	4a8c      	ldr	r2, [pc, #560]	@ (8003e30 <main+0x698>)
 8003bfe:	621a      	str	r2, [r3, #32]
	arm_pid_init_f32(&Pris_posi_PID, 0);
 8003c00:	2100      	movs	r1, #0
 8003c02:	488a      	ldr	r0, [pc, #552]	@ (8003e2c <main+0x694>)
 8003c04:	f00a fe60 	bl	800e8c8 <arm_pid_init_f32>

	// Prismatic Velocity
	Pris_velo_PID.Kp = 0.08;
 8003c08:	4b8b      	ldr	r3, [pc, #556]	@ (8003e38 <main+0x6a0>)
 8003c0a:	4a8c      	ldr	r2, [pc, #560]	@ (8003e3c <main+0x6a4>)
 8003c0c:	619a      	str	r2, [r3, #24]
	Pris_velo_PID.Ki = 0.01;
 8003c0e:	4b8a      	ldr	r3, [pc, #552]	@ (8003e38 <main+0x6a0>)
 8003c10:	4a88      	ldr	r2, [pc, #544]	@ (8003e34 <main+0x69c>)
 8003c12:	61da      	str	r2, [r3, #28]
	Pris_velo_PID.Kd = 0;
 8003c14:	4b88      	ldr	r3, [pc, #544]	@ (8003e38 <main+0x6a0>)
 8003c16:	f04f 0200 	mov.w	r2, #0
 8003c1a:	621a      	str	r2, [r3, #32]
	arm_pid_init_f32(&Pris_velo_PID, 0);
 8003c1c:	2100      	movs	r1, #0
 8003c1e:	4886      	ldr	r0, [pc, #536]	@ (8003e38 <main+0x6a0>)
 8003c20:	f00a fe52 	bl	800e8c8 <arm_pid_init_f32>

	// Revolute Position
	Rev_posi_PID.Kp = 100.0;
 8003c24:	4b86      	ldr	r3, [pc, #536]	@ (8003e40 <main+0x6a8>)
 8003c26:	4a87      	ldr	r2, [pc, #540]	@ (8003e44 <main+0x6ac>)
 8003c28:	619a      	str	r2, [r3, #24]
	Rev_posi_PID.Ki = 40.0;
 8003c2a:	4b85      	ldr	r3, [pc, #532]	@ (8003e40 <main+0x6a8>)
 8003c2c:	4a86      	ldr	r2, [pc, #536]	@ (8003e48 <main+0x6b0>)
 8003c2e:	61da      	str	r2, [r3, #28]
	Rev_posi_PID.Kd = 4.0;
 8003c30:	4b83      	ldr	r3, [pc, #524]	@ (8003e40 <main+0x6a8>)
 8003c32:	f04f 4281 	mov.w	r2, #1082130432	@ 0x40800000
 8003c36:	621a      	str	r2, [r3, #32]
	arm_pid_init_f32(&Rev_posi_PID, 0);
 8003c38:	2100      	movs	r1, #0
 8003c3a:	4881      	ldr	r0, [pc, #516]	@ (8003e40 <main+0x6a8>)
 8003c3c:	f00a fe44 	bl	800e8c8 <arm_pid_init_f32>

	// Revolute Velocity
	Rev_velo_PID.Kp = 3.0;
 8003c40:	4b82      	ldr	r3, [pc, #520]	@ (8003e4c <main+0x6b4>)
 8003c42:	4a83      	ldr	r2, [pc, #524]	@ (8003e50 <main+0x6b8>)
 8003c44:	619a      	str	r2, [r3, #24]
	Rev_velo_PID.Ki = 0.1;
 8003c46:	4b81      	ldr	r3, [pc, #516]	@ (8003e4c <main+0x6b4>)
 8003c48:	4a82      	ldr	r2, [pc, #520]	@ (8003e54 <main+0x6bc>)
 8003c4a:	61da      	str	r2, [r3, #28]
	Rev_velo_PID.Kd = 0;
 8003c4c:	4b7f      	ldr	r3, [pc, #508]	@ (8003e4c <main+0x6b4>)
 8003c4e:	f04f 0200 	mov.w	r2, #0
 8003c52:	621a      	str	r2, [r3, #32]
	arm_pid_init_f32(&Rev_velo_PID, 0);
 8003c54:	2100      	movs	r1, #0
 8003c56:	487d      	ldr	r0, [pc, #500]	@ (8003e4c <main+0x6b4>)
 8003c58:	f00a fe36 	bl	800e8c8 <arm_pid_init_f32>

	Backlash_Init(&Rev_backlash, 0.0349066);
 8003c5c:	ed9f 0a7e 	vldr	s0, [pc, #504]	@ 8003e58 <main+0x6c0>
 8003c60:	487e      	ldr	r0, [pc, #504]	@ (8003e5c <main+0x6c4>)
 8003c62:	f7fd fa78 	bl	8001156 <Backlash_Init>
  /* USER CODE BEGIN WHILE */
	while (1) {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		uint64_t currentTick = HAL_GetTick();
 8003c66:	f002 fad7 	bl	8006218 <HAL_GetTick>
 8003c6a:	4603      	mov	r3, r0
 8003c6c:	2200      	movs	r2, #0
 8003c6e:	469a      	mov	sl, r3
 8003c70:	4693      	mov	fp, r2
 8003c72:	e9c7 ab16 	strd	sl, fp, [r7, #88]	@ 0x58
		float dt = (currentTick - lastTick) / 1000.0f;
 8003c76:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 8003c7a:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 8003c7e:	ebb0 0802 	subs.w	r8, r0, r2
 8003c82:	eb61 0903 	sbc.w	r9, r1, r3
 8003c86:	4640      	mov	r0, r8
 8003c88:	4649      	mov	r1, r9
 8003c8a:	f7fd f869 	bl	8000d60 <__aeabi_ul2f>
 8003c8e:	ee06 0a90 	vmov	s13, r0
 8003c92:	ed9f 7a73 	vldr	s14, [pc, #460]	@ 8003e60 <main+0x6c8>
 8003c96:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003c9a:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
		Modbus_Protocal_Worker();
 8003c9e:	f7fe fe21 	bl	80028e4 <Modbus_Protocal_Worker>
		modbus_heartbeat(&hmodbus);
 8003ca2:	4870      	ldr	r0, [pc, #448]	@ (8003e64 <main+0x6cc>)
 8003ca4:	f7fd fad7 	bl	8001256 <modbus_heartbeat>
		Base_Sysytem_status = modbus_Base_System_Status(&hmodbus);
 8003ca8:	486e      	ldr	r0, [pc, #440]	@ (8003e64 <main+0x6cc>)
 8003caa:	f7fd fae3 	bl	8001274 <modbus_Base_System_Status>
 8003cae:	4603      	mov	r3, r0
 8003cb0:	461a      	mov	r2, r3
 8003cb2:	4b6d      	ldr	r3, [pc, #436]	@ (8003e68 <main+0x6d0>)
 8003cb4:	701a      	strb	r2, [r3, #0]
		PS2_ReadData();
 8003cb6:	f7fe fa03 	bl	80020c0 <PS2_ReadData>

		t_global = HAL_GetTick() / 1000.0f;
 8003cba:	f002 faad 	bl	8006218 <HAL_GetTick>
 8003cbe:	ee07 0a90 	vmov	s15, r0
 8003cc2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003cc6:	eddf 6a66 	vldr	s13, [pc, #408]	@ 8003e60 <main+0x6c8>
 8003cca:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003cce:	4b67      	ldr	r3, [pc, #412]	@ (8003e6c <main+0x6d4>)
 8003cd0:	edc3 7a00 	vstr	s15, [r3]

		if (dt >= 0.001f) {
 8003cd4:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8003cd8:	ed9f 7a65 	vldr	s14, [pc, #404]	@ 8003e70 <main+0x6d8>
 8003cdc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003ce0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ce4:	f2c0 866c 	blt.w	80049c0 <main+0x1228>

			HAL_ADC_Start(&hadc1);
 8003ce8:	4862      	ldr	r0, [pc, #392]	@ (8003e74 <main+0x6dc>)
 8003cea:	f002 fe69 	bl	80069c0 <HAL_ADC_Start>
			HAL_ADC_Start(&hadc2);
 8003cee:	4862      	ldr	r0, [pc, #392]	@ (8003e78 <main+0x6e0>)
 8003cf0:	f002 fe66 	bl	80069c0 <HAL_ADC_Start>
			adc_1 = HAL_ADC_GetValue(&hadc1);
 8003cf4:	485f      	ldr	r0, [pc, #380]	@ (8003e74 <main+0x6dc>)
 8003cf6:	f002 ff47 	bl	8006b88 <HAL_ADC_GetValue>
 8003cfa:	4603      	mov	r3, r0
 8003cfc:	b29a      	uxth	r2, r3
 8003cfe:	4b5f      	ldr	r3, [pc, #380]	@ (8003e7c <main+0x6e4>)
 8003d00:	801a      	strh	r2, [r3, #0]
			adc_2 = HAL_ADC_GetValue(&hadc2);
 8003d02:	485d      	ldr	r0, [pc, #372]	@ (8003e78 <main+0x6e0>)
 8003d04:	f002 ff40 	bl	8006b88 <HAL_ADC_GetValue>
 8003d08:	4603      	mov	r3, r0
 8003d0a:	b29a      	uxth	r2, r3
 8003d0c:	4b5c      	ldr	r3, [pc, #368]	@ (8003e80 <main+0x6e8>)
 8003d0e:	801a      	strh	r2, [r3, #0]

			Encoder_Update(&encoder1, dt);
 8003d10:	ed97 0a15 	vldr	s0, [r7, #84]	@ 0x54
 8003d14:	485b      	ldr	r0, [pc, #364]	@ (8003e84 <main+0x6ec>)
 8003d16:	f7fe f8b3 	bl	8001e80 <Encoder_Update>
			Encoder_Update(&encoder2, dt);
 8003d1a:	ed97 0a15 	vldr	s0, [r7, #84]	@ 0x54
 8003d1e:	485a      	ldr	r0, [pc, #360]	@ (8003e88 <main+0x6f0>)
 8003d20:	f7fe f8ae 	bl	8001e80 <Encoder_Update>
			QEIReadRaw3 = __HAL_TIM_GET_COUNTER(&htim3);
 8003d24:	4b59      	ldr	r3, [pc, #356]	@ (8003e8c <main+0x6f4>)
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d2a:	4a59      	ldr	r2, [pc, #356]	@ (8003e90 <main+0x6f8>)
 8003d2c:	6013      	str	r3, [r2, #0]
			QEIReadRaw4 = __HAL_TIM_GET_COUNTER(&htim4);
 8003d2e:	4b59      	ldr	r3, [pc, #356]	@ (8003e94 <main+0x6fc>)
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d34:	4a58      	ldr	r2, [pc, #352]	@ (8003e98 <main+0x700>)
 8003d36:	6013      	str	r3, [r2, #0]

			p1 = Encoder_GetPosition(&encoder1);
 8003d38:	4852      	ldr	r0, [pc, #328]	@ (8003e84 <main+0x6ec>)
 8003d3a:	f7fe f957 	bl	8001fec <Encoder_GetPosition>
 8003d3e:	eef0 7a40 	vmov.f32	s15, s0
 8003d42:	4b56      	ldr	r3, [pc, #344]	@ (8003e9c <main+0x704>)
 8003d44:	edc3 7a00 	vstr	s15, [r3]
			v1 = Encoder_GetVelocity(&encoder1);
 8003d48:	484e      	ldr	r0, [pc, #312]	@ (8003e84 <main+0x6ec>)
 8003d4a:	f7fe f95e 	bl	800200a <Encoder_GetVelocity>
 8003d4e:	eef0 7a40 	vmov.f32	s15, s0
 8003d52:	4b53      	ldr	r3, [pc, #332]	@ (8003ea0 <main+0x708>)
 8003d54:	edc3 7a00 	vstr	s15, [r3]
			a1 = Encoder_GetAcceleration(&encoder1);
 8003d58:	484a      	ldr	r0, [pc, #296]	@ (8003e84 <main+0x6ec>)
 8003d5a:	f7fe f965 	bl	8002028 <Encoder_GetAcceleration>
 8003d5e:	eef0 7a40 	vmov.f32	s15, s0
 8003d62:	4b50      	ldr	r3, [pc, #320]	@ (8003ea4 <main+0x70c>)
 8003d64:	edc3 7a00 	vstr	s15, [r3]

			p2 = Encoder_GetPosition(&encoder2);
 8003d68:	4847      	ldr	r0, [pc, #284]	@ (8003e88 <main+0x6f0>)
 8003d6a:	f7fe f93f 	bl	8001fec <Encoder_GetPosition>
 8003d6e:	eef0 7a40 	vmov.f32	s15, s0
 8003d72:	4b4d      	ldr	r3, [pc, #308]	@ (8003ea8 <main+0x710>)
 8003d74:	edc3 7a00 	vstr	s15, [r3]
			v2 = Encoder_GetVelocity(&encoder2);
 8003d78:	4843      	ldr	r0, [pc, #268]	@ (8003e88 <main+0x6f0>)
 8003d7a:	f7fe f946 	bl	800200a <Encoder_GetVelocity>
 8003d7e:	eef0 7a40 	vmov.f32	s15, s0
 8003d82:	4b4a      	ldr	r3, [pc, #296]	@ (8003eac <main+0x714>)
 8003d84:	edc3 7a00 	vstr	s15, [r3]
			a2 = Encoder_GetAcceleration(&encoder2);
 8003d88:	483f      	ldr	r0, [pc, #252]	@ (8003e88 <main+0x6f0>)
 8003d8a:	f7fe f94d 	bl	8002028 <Encoder_GetAcceleration>
 8003d8e:	eef0 7a40 	vmov.f32	s15, s0
 8003d92:	4b47      	ldr	r3, [pc, #284]	@ (8003eb0 <main+0x718>)
 8003d94:	edc3 7a00 	vstr	s15, [r3]

			if (Base_Sysytem_status == Base_Home) {
 8003d98:	4b33      	ldr	r3, [pc, #204]	@ (8003e68 <main+0x6d0>)
 8003d9a:	781b      	ldrb	r3, [r3, #0]
 8003d9c:	2b01      	cmp	r3, #1
 8003d9e:	f040 8089 	bne.w	8003eb4 <main+0x71c>

				R_Theta_moving_Status(&hmodbus, Home);
 8003da2:	2101      	movs	r1, #1
 8003da4:	482f      	ldr	r0, [pc, #188]	@ (8003e64 <main+0x6cc>)
 8003da6:	f7fd fa75 	bl	8001294 <R_Theta_moving_Status>
 8003daa:	e3a8      	b.n	80044fe <main+0xd66>
 8003dac:	f3af 8000 	nop.w
 8003db0:	eb1c432d 	.word	0xeb1c432d
 8003db4:	3f5a36e2 	.word	0x3f5a36e2
 8003db8:	b50b0f28 	.word	0xb50b0f28
 8003dbc:	400ef9a6 	.word	0x400ef9a6
 8003dc0:	9db22d0e 	.word	0x9db22d0e
 8003dc4:	3fc6a7ef 	.word	0x3fc6a7ef
 8003dc8:	00000000 	.word	0x00000000
 8003dcc:	3fec0000 	.word	0x3fec0000
 8003dd0:	3c968944 	.word	0x3c968944
 8003dd4:	3f3f969e 	.word	0x3f3f969e
 8003dd8:	05857aff 	.word	0x05857aff
 8003ddc:	3f2e03f7 	.word	0x3f2e03f7
 8003de0:	fa8f7db7 	.word	0xfa8f7db7
 8003de4:	3f3615eb 	.word	0x3f3615eb
 8003de8:	f9db22d1 	.word	0xf9db22d1
 8003dec:	3fe06a7e 	.word	0x3fe06a7e
 8003df0:	a7daa4fc 	.word	0xa7daa4fc
 8003df4:	3ff331e3 	.word	0x3ff331e3
 8003df8:	e147ae14 	.word	0xe147ae14
 8003dfc:	3ffa147a 	.word	0x3ffa147a
 8003e00:	df3b645a 	.word	0xdf3b645a
 8003e04:	3fe78d4f 	.word	0x3fe78d4f
 8003e08:	003eea21 	.word	0x003eea21
 8003e0c:	3f7c4da9 	.word	0x3f7c4da9
 8003e10:	4dd2f1aa 	.word	0x4dd2f1aa
 8003e14:	3fc81062 	.word	0x3fc81062
 8003e18:	200011f4 	.word	0x200011f4
 8003e1c:	3da3d70a 	.word	0x3da3d70a
 8003e20:	3df5c28f 	.word	0x3df5c28f
 8003e24:	20001518 	.word	0x20001518
 8003e28:	20001550 	.word	0x20001550
 8003e2c:	20000dcc 	.word	0x20000dcc
 8003e30:	3e99999a 	.word	0x3e99999a
 8003e34:	3c23d70a 	.word	0x3c23d70a
 8003e38:	20000e0c 	.word	0x20000e0c
 8003e3c:	3da3d70a 	.word	0x3da3d70a
 8003e40:	20000e4c 	.word	0x20000e4c
 8003e44:	42c80000 	.word	0x42c80000
 8003e48:	42200000 	.word	0x42200000
 8003e4c:	20000e88 	.word	0x20000e88
 8003e50:	40400000 	.word	0x40400000
 8003e54:	3dcccccd 	.word	0x3dcccccd
 8003e58:	3d0efa39 	.word	0x3d0efa39
 8003e5c:	20000dc0 	.word	0x20000dc0
 8003e60:	447a0000 	.word	0x447a0000
 8003e64:	2000073c 	.word	0x2000073c
 8003e68:	20000da4 	.word	0x20000da4
 8003e6c:	20000718 	.word	0x20000718
 8003e70:	3a83126f 	.word	0x3a83126f
 8003e74:	200002e8 	.word	0x200002e8
 8003e78:	20000354 	.word	0x20000354
 8003e7c:	20000738 	.word	0x20000738
 8003e80:	2000073a 	.word	0x2000073a
 8003e84:	200003c4 	.word	0x200003c4
 8003e88:	200003f8 	.word	0x200003f8
 8003e8c:	2000187c 	.word	0x2000187c
 8003e90:	2000042c 	.word	0x2000042c
 8003e94:	20001948 	.word	0x20001948
 8003e98:	20000430 	.word	0x20000430
 8003e9c:	2000071c 	.word	0x2000071c
 8003ea0:	20000720 	.word	0x20000720
 8003ea4:	20000724 	.word	0x20000724
 8003ea8:	20000728 	.word	0x20000728
 8003eac:	2000072c 	.word	0x2000072c
 8003eb0:	20000730 	.word	0x20000730

			} else if (Base_Sysytem_status == Base_Run_Jog_mode) {
 8003eb4:	4b86      	ldr	r3, [pc, #536]	@ (80040d0 <main+0x938>)
 8003eb6:	781b      	ldrb	r3, [r3, #0]
 8003eb8:	2b02      	cmp	r3, #2
 8003eba:	f040 826a 	bne.w	8004392 <main+0xbfa>

				R_Theta_moving_Status(&hmodbus, Run_Jog_mode);
 8003ebe:	2102      	movs	r1, #2
 8003ec0:	4884      	ldr	r0, [pc, #528]	@ (80040d4 <main+0x93c>)
 8003ec2:	f7fd f9e7 	bl	8001294 <R_Theta_moving_Status>

				Circle = PS2_ButtonCircle();
 8003ec6:	f7fe f92d 	bl	8002124 <PS2_ButtonCircle>
 8003eca:	4603      	mov	r3, r0
 8003ecc:	461a      	mov	r2, r3
 8003ece:	4b82      	ldr	r3, [pc, #520]	@ (80040d8 <main+0x940>)
 8003ed0:	601a      	str	r2, [r3, #0]
				Square = PS2_ButtonSquare();
 8003ed2:	f7fe f939 	bl	8002148 <PS2_ButtonSquare>
 8003ed6:	4603      	mov	r3, r0
 8003ed8:	461a      	mov	r2, r3
 8003eda:	4b80      	ldr	r3, [pc, #512]	@ (80040dc <main+0x944>)
 8003edc:	601a      	str	r2, [r3, #0]
				Triangle = PS2_ButtonTriangle();
 8003ede:	f7fe f943 	bl	8002168 <PS2_ButtonTriangle>
 8003ee2:	4603      	mov	r3, r0
 8003ee4:	461a      	mov	r2, r3
 8003ee6:	4b7e      	ldr	r3, [pc, #504]	@ (80040e0 <main+0x948>)
 8003ee8:	601a      	str	r2, [r3, #0]
				Cross = PS2_ButtonCross();
 8003eea:	f7fe f94f 	bl	800218c <PS2_ButtonCross>
 8003eee:	4603      	mov	r3, r0
 8003ef0:	461a      	mov	r2, r3
 8003ef2:	4b7c      	ldr	r3, [pc, #496]	@ (80040e4 <main+0x94c>)
 8003ef4:	601a      	str	r2, [r3, #0]
				R1 = PS2_ButtonR1();
 8003ef6:	f7fe f95b 	bl	80021b0 <PS2_ButtonR1>
 8003efa:	4603      	mov	r3, r0
 8003efc:	461a      	mov	r2, r3
 8003efe:	4b7a      	ldr	r3, [pc, #488]	@ (80040e8 <main+0x950>)
 8003f00:	601a      	str	r2, [r3, #0]
				R2 = PS2_ButtonR2();
 8003f02:	f7fe f967 	bl	80021d4 <PS2_ButtonR2>
 8003f06:	4603      	mov	r3, r0
 8003f08:	461a      	mov	r2, r3
 8003f0a:	4b78      	ldr	r3, [pc, #480]	@ (80040ec <main+0x954>)
 8003f0c:	601a      	str	r2, [r3, #0]
				Select = PS2_ButtonSelect();
 8003f0e:	f7fe f973 	bl	80021f8 <PS2_ButtonSelect>
 8003f12:	4603      	mov	r3, r0
 8003f14:	461a      	mov	r2, r3
 8003f16:	4b76      	ldr	r3, [pc, #472]	@ (80040f0 <main+0x958>)
 8003f18:	601a      	str	r2, [r3, #0]
				Start = PS2_ButtonStart();
 8003f1a:	f7fe f97f 	bl	800221c <PS2_ButtonStart>
 8003f1e:	4603      	mov	r3, r0
 8003f20:	461a      	mov	r2, r3
 8003f22:	4b74      	ldr	r3, [pc, #464]	@ (80040f4 <main+0x95c>)
 8003f24:	601a      	str	r2, [r3, #0]
				L2 = PS2_ButtonL2();
 8003f26:	f7fe f98b 	bl	8002240 <PS2_ButtonL2>
 8003f2a:	4603      	mov	r3, r0
 8003f2c:	461a      	mov	r2, r3
 8003f2e:	4b72      	ldr	r3, [pc, #456]	@ (80040f8 <main+0x960>)
 8003f30:	601a      	str	r2, [r3, #0]
//				} else if (PS2_ButtonR2()) {
//					// Servo/Pen Move Down
//					__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_4, 0);
//				}

				uint8_t selectPressed = PS2_ButtonL2();
 8003f32:	f7fe f985 	bl	8002240 <PS2_ButtonL2>
 8003f36:	4603      	mov	r3, r0
 8003f38:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
				static uint8_t prevSelect = 0;
				if (selectPressed && !prevSelect) {
 8003f3c:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d026      	beq.n	8003f92 <main+0x7fa>
 8003f44:	4b6d      	ldr	r3, [pc, #436]	@ (80040fc <main+0x964>)
 8003f46:	781b      	ldrb	r3, [r3, #0]
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d122      	bne.n	8003f92 <main+0x7fa>
					if (count < 11) {
 8003f4c:	4b6c      	ldr	r3, [pc, #432]	@ (8004100 <main+0x968>)
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	2b0a      	cmp	r3, #10
 8003f52:	dc1e      	bgt.n	8003f92 <main+0x7fa>
//						PrismaticTenPoints[count] = roundf(Encoder_GetPosition_mm(&encoder1) * 10.0f);
//						RevoluteTenPoints[count] = roundf(Encoder_GetDegree(&encoder2) * 10.0f);
						PrismaticTenPoints[count] = count;
 8003f54:	4b6a      	ldr	r3, [pc, #424]	@ (8004100 <main+0x968>)
 8003f56:	681a      	ldr	r2, [r3, #0]
 8003f58:	4b69      	ldr	r3, [pc, #420]	@ (8004100 <main+0x968>)
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	ee07 2a90 	vmov	s15, r2
 8003f60:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003f64:	4a67      	ldr	r2, [pc, #412]	@ (8004104 <main+0x96c>)
 8003f66:	009b      	lsls	r3, r3, #2
 8003f68:	4413      	add	r3, r2
 8003f6a:	edc3 7a00 	vstr	s15, [r3]
						RevoluteTenPoints[count] = count;
 8003f6e:	4b64      	ldr	r3, [pc, #400]	@ (8004100 <main+0x968>)
 8003f70:	681a      	ldr	r2, [r3, #0]
 8003f72:	4b63      	ldr	r3, [pc, #396]	@ (8004100 <main+0x968>)
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	ee07 2a90 	vmov	s15, r2
 8003f7a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003f7e:	4a62      	ldr	r2, [pc, #392]	@ (8004108 <main+0x970>)
 8003f80:	009b      	lsls	r3, r3, #2
 8003f82:	4413      	add	r3, r2
 8003f84:	edc3 7a00 	vstr	s15, [r3]
						count += 1;
 8003f88:	4b5d      	ldr	r3, [pc, #372]	@ (8004100 <main+0x968>)
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	3301      	adds	r3, #1
 8003f8e:	4a5c      	ldr	r2, [pc, #368]	@ (8004100 <main+0x968>)
 8003f90:	6013      	str	r3, [r2, #0]
					}
				}
				prevSelect = selectPressed;
 8003f92:	4a5a      	ldr	r2, [pc, #360]	@ (80040fc <main+0x964>)
 8003f94:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8003f98:	7013      	strb	r3, [r2, #0]

				if (PS2_ButtonStart()) { // Auto Mode
 8003f9a:	f7fe f93f 	bl	800221c <PS2_ButtonStart>
 8003f9e:	4603      	mov	r3, r0
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	f000 811c 	beq.w	80041de <main+0xa46>
					for (int i = 0; i < 10; i++) {
 8003fa6:	2300      	movs	r3, #0
 8003fa8:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003faa:	e111      	b.n	80041d0 <main+0xa38>
						float start_pris = PrismaticTenPoints[i];
 8003fac:	4a55      	ldr	r2, [pc, #340]	@ (8004104 <main+0x96c>)
 8003fae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003fb0:	009b      	lsls	r3, r3, #2
 8003fb2:	4413      	add	r3, r2
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	64fb      	str	r3, [r7, #76]	@ 0x4c
						float end_pris = PrismaticTenPoints[i + 1];
 8003fb8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003fba:	3301      	adds	r3, #1
 8003fbc:	4a51      	ldr	r2, [pc, #324]	@ (8004104 <main+0x96c>)
 8003fbe:	009b      	lsls	r3, r3, #2
 8003fc0:	4413      	add	r3, r2
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	64bb      	str	r3, [r7, #72]	@ 0x48
						float start_rev = RevoluteTenPoints[i];
 8003fc6:	4a50      	ldr	r2, [pc, #320]	@ (8004108 <main+0x970>)
 8003fc8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003fca:	009b      	lsls	r3, r3, #2
 8003fcc:	4413      	add	r3, r2
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	647b      	str	r3, [r7, #68]	@ 0x44
						float end_rev = RevoluteTenPoints[i + 1];
 8003fd2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003fd4:	3301      	adds	r3, #1
 8003fd6:	4a4c      	ldr	r2, [pc, #304]	@ (8004108 <main+0x970>)
 8003fd8:	009b      	lsls	r3, r3, #2
 8003fda:	4413      	add	r3, r2
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	643b      	str	r3, [r7, #64]	@ 0x40
						//  segment 
						float t_start_pris = (i == 0) ? t_global : Prismatic[i - 1].t_start +
 8003fe0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d021      	beq.n	800402a <main+0x892>
 8003fe6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003fe8:	1e5a      	subs	r2, r3, #1
 8003fea:	4948      	ldr	r1, [pc, #288]	@ (800410c <main+0x974>)
 8003fec:	4613      	mov	r3, r2
 8003fee:	00db      	lsls	r3, r3, #3
 8003ff0:	4413      	add	r3, r2
 8003ff2:	009b      	lsls	r3, r3, #2
 8003ff4:	440b      	add	r3, r1
 8003ff6:	3320      	adds	r3, #32
 8003ff8:	ed93 7a00 	vldr	s14, [r3]
								Prismatic[i - 1].t_total + delay_pris[i - 1];
 8003ffc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003ffe:	1e5a      	subs	r2, r3, #1
 8004000:	4942      	ldr	r1, [pc, #264]	@ (800410c <main+0x974>)
 8004002:	4613      	mov	r3, r2
 8004004:	00db      	lsls	r3, r3, #3
 8004006:	4413      	add	r3, r2
 8004008:	009b      	lsls	r3, r3, #2
 800400a:	440b      	add	r3, r1
 800400c:	331c      	adds	r3, #28
 800400e:	edd3 7a00 	vldr	s15, [r3]
						float t_start_pris = (i == 0) ? t_global : Prismatic[i - 1].t_start +
 8004012:	ee37 7a27 	vadd.f32	s14, s14, s15
								Prismatic[i - 1].t_total + delay_pris[i - 1];
 8004016:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004018:	3b01      	subs	r3, #1
 800401a:	4a3d      	ldr	r2, [pc, #244]	@ (8004110 <main+0x978>)
 800401c:	009b      	lsls	r3, r3, #2
 800401e:	4413      	add	r3, r2
 8004020:	edd3 7a00 	vldr	s15, [r3]
						float t_start_pris = (i == 0) ? t_global : Prismatic[i - 1].t_start +
 8004024:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004028:	e002      	b.n	8004030 <main+0x898>
 800402a:	4b3a      	ldr	r3, [pc, #232]	@ (8004114 <main+0x97c>)
 800402c:	edd3 7a00 	vldr	s15, [r3]
 8004030:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
						InitTrajectorySegment(&Prismatic[i], start_pris, end_pris, v_max_pris, a_max_pris, t_start_pris);
 8004034:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004036:	4613      	mov	r3, r2
 8004038:	00db      	lsls	r3, r3, #3
 800403a:	4413      	add	r3, r2
 800403c:	009b      	lsls	r3, r3, #2
 800403e:	4a33      	ldr	r2, [pc, #204]	@ (800410c <main+0x974>)
 8004040:	4413      	add	r3, r2
 8004042:	ed97 2a0f 	vldr	s4, [r7, #60]	@ 0x3c
 8004046:	eddf 1a34 	vldr	s3, [pc, #208]	@ 8004118 <main+0x980>
 800404a:	ed9f 1a34 	vldr	s2, [pc, #208]	@ 800411c <main+0x984>
 800404e:	edd7 0a12 	vldr	s1, [r7, #72]	@ 0x48
 8004052:	ed97 0a13 	vldr	s0, [r7, #76]	@ 0x4c
 8004056:	4618      	mov	r0, r3
 8004058:	f7fe ff3a 	bl	8002ed0 <InitTrajectorySegment>
						delay_pris[i] = 5.5f - Prismatic[i].t_total;
 800405c:	492b      	ldr	r1, [pc, #172]	@ (800410c <main+0x974>)
 800405e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004060:	4613      	mov	r3, r2
 8004062:	00db      	lsls	r3, r3, #3
 8004064:	4413      	add	r3, r2
 8004066:	009b      	lsls	r3, r3, #2
 8004068:	440b      	add	r3, r1
 800406a:	331c      	adds	r3, #28
 800406c:	edd3 7a00 	vldr	s15, [r3]
 8004070:	eeb1 7a06 	vmov.f32	s14, #22	@ 0x40b00000  5.5
 8004074:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004078:	4a25      	ldr	r2, [pc, #148]	@ (8004110 <main+0x978>)
 800407a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800407c:	009b      	lsls	r3, r3, #2
 800407e:	4413      	add	r3, r2
 8004080:	edc3 7a00 	vstr	s15, [r3]
						float t_start_rev = (i == 0) ? t_global : Revolute[i - 1].t_start +
 8004084:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004086:	2b00      	cmp	r3, #0
 8004088:	d04e      	beq.n	8004128 <main+0x990>
 800408a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800408c:	1e5a      	subs	r2, r3, #1
 800408e:	4924      	ldr	r1, [pc, #144]	@ (8004120 <main+0x988>)
 8004090:	4613      	mov	r3, r2
 8004092:	00db      	lsls	r3, r3, #3
 8004094:	4413      	add	r3, r2
 8004096:	009b      	lsls	r3, r3, #2
 8004098:	440b      	add	r3, r1
 800409a:	3320      	adds	r3, #32
 800409c:	ed93 7a00 	vldr	s14, [r3]
								Revolute[i - 1].t_total + delay_rev[i - 1];
 80040a0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80040a2:	1e5a      	subs	r2, r3, #1
 80040a4:	491e      	ldr	r1, [pc, #120]	@ (8004120 <main+0x988>)
 80040a6:	4613      	mov	r3, r2
 80040a8:	00db      	lsls	r3, r3, #3
 80040aa:	4413      	add	r3, r2
 80040ac:	009b      	lsls	r3, r3, #2
 80040ae:	440b      	add	r3, r1
 80040b0:	331c      	adds	r3, #28
 80040b2:	edd3 7a00 	vldr	s15, [r3]
						float t_start_rev = (i == 0) ? t_global : Revolute[i - 1].t_start +
 80040b6:	ee37 7a27 	vadd.f32	s14, s14, s15
								Revolute[i - 1].t_total + delay_rev[i - 1];
 80040ba:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80040bc:	3b01      	subs	r3, #1
 80040be:	4a19      	ldr	r2, [pc, #100]	@ (8004124 <main+0x98c>)
 80040c0:	009b      	lsls	r3, r3, #2
 80040c2:	4413      	add	r3, r2
 80040c4:	edd3 7a00 	vldr	s15, [r3]
						float t_start_rev = (i == 0) ? t_global : Revolute[i - 1].t_start +
 80040c8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80040cc:	e02f      	b.n	800412e <main+0x996>
 80040ce:	bf00      	nop
 80040d0:	20000da4 	.word	0x20000da4
 80040d4:	2000073c 	.word	0x2000073c
 80040d8:	200015b4 	.word	0x200015b4
 80040dc:	200015b8 	.word	0x200015b8
 80040e0:	200015bc 	.word	0x200015bc
 80040e4:	200015c0 	.word	0x200015c0
 80040e8:	200015c4 	.word	0x200015c4
 80040ec:	200015c8 	.word	0x200015c8
 80040f0:	200015cc 	.word	0x200015cc
 80040f4:	200015d0 	.word	0x200015d0
 80040f8:	200015d4 	.word	0x200015d4
 80040fc:	2000167c 	.word	0x2000167c
 8004100:	20000260 	.word	0x20000260
 8004104:	20000208 	.word	0x20000208
 8004108:	20000234 	.word	0x20000234
 800410c:	20000448 	.word	0x20000448
 8004110:	200015d8 	.word	0x200015d8
 8004114:	20000718 	.word	0x20000718
 8004118:	437a0000 	.word	0x437a0000
 800411c:	43fa0000 	.word	0x43fa0000
 8004120:	200005b0 	.word	0x200005b0
 8004124:	20001600 	.word	0x20001600
 8004128:	4ba9      	ldr	r3, [pc, #676]	@ (80043d0 <main+0xc38>)
 800412a:	edd3 7a00 	vldr	s15, [r3]
 800412e:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
						InitTrajectorySegment(&Revolute[i], start_rev, end_rev, v_max_rev, a_max_rev, t_start_rev);
 8004132:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004134:	4613      	mov	r3, r2
 8004136:	00db      	lsls	r3, r3, #3
 8004138:	4413      	add	r3, r2
 800413a:	009b      	lsls	r3, r3, #2
 800413c:	4aa5      	ldr	r2, [pc, #660]	@ (80043d4 <main+0xc3c>)
 800413e:	4413      	add	r3, r2
 8004140:	ed97 2a0e 	vldr	s4, [r7, #56]	@ 0x38
 8004144:	eddf 1aa4 	vldr	s3, [pc, #656]	@ 80043d8 <main+0xc40>
 8004148:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 800414c:	edd7 0a10 	vldr	s1, [r7, #64]	@ 0x40
 8004150:	ed97 0a11 	vldr	s0, [r7, #68]	@ 0x44
 8004154:	4618      	mov	r0, r3
 8004156:	f7fe febb 	bl	8002ed0 <InitTrajectorySegment>
						delay_rev[i] = 5.5f - Revolute[i].t_total;
 800415a:	499e      	ldr	r1, [pc, #632]	@ (80043d4 <main+0xc3c>)
 800415c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800415e:	4613      	mov	r3, r2
 8004160:	00db      	lsls	r3, r3, #3
 8004162:	4413      	add	r3, r2
 8004164:	009b      	lsls	r3, r3, #2
 8004166:	440b      	add	r3, r1
 8004168:	331c      	adds	r3, #28
 800416a:	edd3 7a00 	vldr	s15, [r3]
 800416e:	eeb1 7a06 	vmov.f32	s14, #22	@ 0x40b00000  5.5
 8004172:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004176:	4a99      	ldr	r2, [pc, #612]	@ (80043dc <main+0xc44>)
 8004178:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800417a:	009b      	lsls	r3, r3, #2
 800417c:	4413      	add	r3, r2
 800417e:	edc3 7a00 	vstr	s15, [r3]
						//  delay < 0
						if (delay_pris[i] < 0.0f) {
 8004182:	4a97      	ldr	r2, [pc, #604]	@ (80043e0 <main+0xc48>)
 8004184:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004186:	009b      	lsls	r3, r3, #2
 8004188:	4413      	add	r3, r2
 800418a:	edd3 7a00 	vldr	s15, [r3]
 800418e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004192:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004196:	d506      	bpl.n	80041a6 <main+0xa0e>
							delay_pris[i] = 0.0f;
 8004198:	4a91      	ldr	r2, [pc, #580]	@ (80043e0 <main+0xc48>)
 800419a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800419c:	009b      	lsls	r3, r3, #2
 800419e:	4413      	add	r3, r2
 80041a0:	f04f 0200 	mov.w	r2, #0
 80041a4:	601a      	str	r2, [r3, #0]
						}
						if (delay_rev[i] < 0.0f) {
 80041a6:	4a8d      	ldr	r2, [pc, #564]	@ (80043dc <main+0xc44>)
 80041a8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80041aa:	009b      	lsls	r3, r3, #2
 80041ac:	4413      	add	r3, r2
 80041ae:	edd3 7a00 	vldr	s15, [r3]
 80041b2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80041b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80041ba:	d506      	bpl.n	80041ca <main+0xa32>
							delay_rev[i] = 0.0f;
 80041bc:	4a87      	ldr	r2, [pc, #540]	@ (80043dc <main+0xc44>)
 80041be:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80041c0:	009b      	lsls	r3, r3, #2
 80041c2:	4413      	add	r3, r2
 80041c4:	f04f 0200 	mov.w	r2, #0
 80041c8:	601a      	str	r2, [r3, #0]
					for (int i = 0; i < 10; i++) {
 80041ca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80041cc:	3301      	adds	r3, #1
 80041ce:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80041d0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80041d2:	2b09      	cmp	r3, #9
 80041d4:	f77f aeea 	ble.w	8003fac <main+0x814>
						}
					}
					current_segment = 0;
 80041d8:	4b82      	ldr	r3, [pc, #520]	@ (80043e4 <main+0xc4c>)
 80041da:	2200      	movs	r2, #0
 80041dc:	601a      	str	r2, [r3, #0]
				}

				if (current_segment < 10) {
 80041de:	4b81      	ldr	r3, [pc, #516]	@ (80043e4 <main+0xc4c>)
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	2b09      	cmp	r3, #9
 80041e4:	dc54      	bgt.n	8004290 <main+0xaf8>
					pos_pris = GetTrajectoryPosition(&Prismatic[current_segment], t_global);
 80041e6:	4b7f      	ldr	r3, [pc, #508]	@ (80043e4 <main+0xc4c>)
 80041e8:	681a      	ldr	r2, [r3, #0]
 80041ea:	4613      	mov	r3, r2
 80041ec:	00db      	lsls	r3, r3, #3
 80041ee:	4413      	add	r3, r2
 80041f0:	009b      	lsls	r3, r3, #2
 80041f2:	4a7d      	ldr	r2, [pc, #500]	@ (80043e8 <main+0xc50>)
 80041f4:	4413      	add	r3, r2
 80041f6:	4a76      	ldr	r2, [pc, #472]	@ (80043d0 <main+0xc38>)
 80041f8:	edd2 7a00 	vldr	s15, [r2]
 80041fc:	eeb0 0a67 	vmov.f32	s0, s15
 8004200:	4618      	mov	r0, r3
 8004202:	f7fe ff1b 	bl	800303c <GetTrajectoryPosition>
 8004206:	eef0 7a40 	vmov.f32	s15, s0
 800420a:	4b78      	ldr	r3, [pc, #480]	@ (80043ec <main+0xc54>)
 800420c:	edc3 7a00 	vstr	s15, [r3]
					vel_pris = GetTrajectoryVelocity(&Prismatic[current_segment], t_global);
 8004210:	4b74      	ldr	r3, [pc, #464]	@ (80043e4 <main+0xc4c>)
 8004212:	681a      	ldr	r2, [r3, #0]
 8004214:	4613      	mov	r3, r2
 8004216:	00db      	lsls	r3, r3, #3
 8004218:	4413      	add	r3, r2
 800421a:	009b      	lsls	r3, r3, #2
 800421c:	4a72      	ldr	r2, [pc, #456]	@ (80043e8 <main+0xc50>)
 800421e:	4413      	add	r3, r2
 8004220:	4a6b      	ldr	r2, [pc, #428]	@ (80043d0 <main+0xc38>)
 8004222:	edd2 7a00 	vldr	s15, [r2]
 8004226:	eeb0 0a67 	vmov.f32	s0, s15
 800422a:	4618      	mov	r0, r3
 800422c:	f7fe ffdc 	bl	80031e8 <GetTrajectoryVelocity>
 8004230:	eef0 7a40 	vmov.f32	s15, s0
 8004234:	4b6e      	ldr	r3, [pc, #440]	@ (80043f0 <main+0xc58>)
 8004236:	edc3 7a00 	vstr	s15, [r3]
					pos_rev = GetTrajectoryPosition(&Revolute[current_segment], t_global);
 800423a:	4b6a      	ldr	r3, [pc, #424]	@ (80043e4 <main+0xc4c>)
 800423c:	681a      	ldr	r2, [r3, #0]
 800423e:	4613      	mov	r3, r2
 8004240:	00db      	lsls	r3, r3, #3
 8004242:	4413      	add	r3, r2
 8004244:	009b      	lsls	r3, r3, #2
 8004246:	4a63      	ldr	r2, [pc, #396]	@ (80043d4 <main+0xc3c>)
 8004248:	4413      	add	r3, r2
 800424a:	4a61      	ldr	r2, [pc, #388]	@ (80043d0 <main+0xc38>)
 800424c:	edd2 7a00 	vldr	s15, [r2]
 8004250:	eeb0 0a67 	vmov.f32	s0, s15
 8004254:	4618      	mov	r0, r3
 8004256:	f7fe fef1 	bl	800303c <GetTrajectoryPosition>
 800425a:	eef0 7a40 	vmov.f32	s15, s0
 800425e:	4b65      	ldr	r3, [pc, #404]	@ (80043f4 <main+0xc5c>)
 8004260:	edc3 7a00 	vstr	s15, [r3]
					vel_rev = GetTrajectoryVelocity(&Revolute[current_segment], t_global);
 8004264:	4b5f      	ldr	r3, [pc, #380]	@ (80043e4 <main+0xc4c>)
 8004266:	681a      	ldr	r2, [r3, #0]
 8004268:	4613      	mov	r3, r2
 800426a:	00db      	lsls	r3, r3, #3
 800426c:	4413      	add	r3, r2
 800426e:	009b      	lsls	r3, r3, #2
 8004270:	4a58      	ldr	r2, [pc, #352]	@ (80043d4 <main+0xc3c>)
 8004272:	4413      	add	r3, r2
 8004274:	4a56      	ldr	r2, [pc, #344]	@ (80043d0 <main+0xc38>)
 8004276:	edd2 7a00 	vldr	s15, [r2]
 800427a:	eeb0 0a67 	vmov.f32	s0, s15
 800427e:	4618      	mov	r0, r3
 8004280:	f7fe ffb2 	bl	80031e8 <GetTrajectoryVelocity>
 8004284:	eef0 7a40 	vmov.f32	s15, s0
 8004288:	4b5b      	ldr	r3, [pc, #364]	@ (80043f8 <main+0xc60>)
 800428a:	edc3 7a00 	vstr	s15, [r3]
 800428e:	e011      	b.n	80042b4 <main+0xb1c>
				} else {
					pos_pris = Prismatic[9].end_pos;
 8004290:	4b55      	ldr	r3, [pc, #340]	@ (80043e8 <main+0xc50>)
 8004292:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8004296:	4a55      	ldr	r2, [pc, #340]	@ (80043ec <main+0xc54>)
 8004298:	6013      	str	r3, [r2, #0]
					vel_pris = 0.0f;
 800429a:	4b55      	ldr	r3, [pc, #340]	@ (80043f0 <main+0xc58>)
 800429c:	f04f 0200 	mov.w	r2, #0
 80042a0:	601a      	str	r2, [r3, #0]
					pos_rev = Revolute[9].end_pos;
 80042a2:	4b4c      	ldr	r3, [pc, #304]	@ (80043d4 <main+0xc3c>)
 80042a4:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 80042a8:	4a52      	ldr	r2, [pc, #328]	@ (80043f4 <main+0xc5c>)
 80042aa:	6013      	str	r3, [r2, #0]
					vel_rev = 0.0f;
 80042ac:	4b52      	ldr	r3, [pc, #328]	@ (80043f8 <main+0xc60>)
 80042ae:	f04f 0200 	mov.w	r2, #0
 80042b2:	601a      	str	r2, [r3, #0]
				}

				if (t_global > Prismatic[current_segment].t_start + Prismatic[current_segment].t_total) {
 80042b4:	4b4b      	ldr	r3, [pc, #300]	@ (80043e4 <main+0xc4c>)
 80042b6:	681a      	ldr	r2, [r3, #0]
 80042b8:	494b      	ldr	r1, [pc, #300]	@ (80043e8 <main+0xc50>)
 80042ba:	4613      	mov	r3, r2
 80042bc:	00db      	lsls	r3, r3, #3
 80042be:	4413      	add	r3, r2
 80042c0:	009b      	lsls	r3, r3, #2
 80042c2:	440b      	add	r3, r1
 80042c4:	3320      	adds	r3, #32
 80042c6:	ed93 7a00 	vldr	s14, [r3]
 80042ca:	4b46      	ldr	r3, [pc, #280]	@ (80043e4 <main+0xc4c>)
 80042cc:	681a      	ldr	r2, [r3, #0]
 80042ce:	4946      	ldr	r1, [pc, #280]	@ (80043e8 <main+0xc50>)
 80042d0:	4613      	mov	r3, r2
 80042d2:	00db      	lsls	r3, r3, #3
 80042d4:	4413      	add	r3, r2
 80042d6:	009b      	lsls	r3, r3, #2
 80042d8:	440b      	add	r3, r1
 80042da:	331c      	adds	r3, #28
 80042dc:	edd3 7a00 	vldr	s15, [r3]
 80042e0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80042e4:	4b3a      	ldr	r3, [pc, #232]	@ (80043d0 <main+0xc38>)
 80042e6:	edd3 7a00 	vldr	s15, [r3]
 80042ea:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80042ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80042f2:	d508      	bpl.n	8004306 <main+0xb6e>
					if (current_segment < 9) {
 80042f4:	4b3b      	ldr	r3, [pc, #236]	@ (80043e4 <main+0xc4c>)
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	2b08      	cmp	r3, #8
 80042fa:	dc04      	bgt.n	8004306 <main+0xb6e>
						current_segment++;
 80042fc:	4b39      	ldr	r3, [pc, #228]	@ (80043e4 <main+0xc4c>)
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	3301      	adds	r3, #1
 8004302:	4a38      	ldr	r2, [pc, #224]	@ (80043e4 <main+0xc4c>)
 8004304:	6013      	str	r3, [r2, #0]
//				{
//					__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_4, 0);
//					modbus_servo_Status(&hmodbus, Limit_Down);
//				}

				if (count == 11 && Num_point <= 9) {  /// Set_Target 10 points
 8004306:	4b3d      	ldr	r3, [pc, #244]	@ (80043fc <main+0xc64>)
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	2b0b      	cmp	r3, #11
 800430c:	f040 80f7 	bne.w	80044fe <main+0xd66>
 8004310:	4b3b      	ldr	r3, [pc, #236]	@ (8004400 <main+0xc68>)
 8004312:	781b      	ldrb	r3, [r3, #0]
 8004314:	2b09      	cmp	r3, #9
 8004316:	f200 80f2 	bhi.w	80044fe <main+0xd66>
					Coordinate_Robot_to_Base(&Goal_point[Num_point], PrismaticTenPoints[Num_point + 1],
 800431a:	4b39      	ldr	r3, [pc, #228]	@ (8004400 <main+0xc68>)
 800431c:	781b      	ldrb	r3, [r3, #0]
 800431e:	00db      	lsls	r3, r3, #3
 8004320:	4a38      	ldr	r2, [pc, #224]	@ (8004404 <main+0xc6c>)
 8004322:	441a      	add	r2, r3
 8004324:	4b36      	ldr	r3, [pc, #216]	@ (8004400 <main+0xc68>)
 8004326:	781b      	ldrb	r3, [r3, #0]
 8004328:	3301      	adds	r3, #1
 800432a:	4937      	ldr	r1, [pc, #220]	@ (8004408 <main+0xc70>)
 800432c:	009b      	lsls	r3, r3, #2
 800432e:	440b      	add	r3, r1
 8004330:	edd3 7a00 	vldr	s15, [r3]
							RevoluteTenPoints[Num_point + 1]);
 8004334:	4b32      	ldr	r3, [pc, #200]	@ (8004400 <main+0xc68>)
 8004336:	781b      	ldrb	r3, [r3, #0]
 8004338:	3301      	adds	r3, #1
					Coordinate_Robot_to_Base(&Goal_point[Num_point], PrismaticTenPoints[Num_point + 1],
 800433a:	4934      	ldr	r1, [pc, #208]	@ (800440c <main+0xc74>)
 800433c:	009b      	lsls	r3, r3, #2
 800433e:	440b      	add	r3, r1
 8004340:	ed93 7a00 	vldr	s14, [r3]
 8004344:	eef0 0a47 	vmov.f32	s1, s14
 8004348:	eeb0 0a67 	vmov.f32	s0, s15
 800434c:	4610      	mov	r0, r2
 800434e:	f7fd fb1f 	bl	8001990 <Coordinate_Robot_to_Base>
					set_Target_Position_ten_points(&hmodbus, Goal_point[Num_point].r_goal_position,
 8004352:	4b2b      	ldr	r3, [pc, #172]	@ (8004400 <main+0xc68>)
 8004354:	781b      	ldrb	r3, [r3, #0]
 8004356:	4a2b      	ldr	r2, [pc, #172]	@ (8004404 <main+0xc6c>)
 8004358:	00db      	lsls	r3, r3, #3
 800435a:	4413      	add	r3, r2
 800435c:	edd3 7a00 	vldr	s15, [r3]
 8004360:	4b27      	ldr	r3, [pc, #156]	@ (8004400 <main+0xc68>)
 8004362:	781b      	ldrb	r3, [r3, #0]
 8004364:	4a27      	ldr	r2, [pc, #156]	@ (8004404 <main+0xc6c>)
 8004366:	00db      	lsls	r3, r3, #3
 8004368:	4413      	add	r3, r2
 800436a:	3304      	adds	r3, #4
 800436c:	ed93 7a00 	vldr	s14, [r3]
 8004370:	4b23      	ldr	r3, [pc, #140]	@ (8004400 <main+0xc68>)
 8004372:	781b      	ldrb	r3, [r3, #0]
 8004374:	4619      	mov	r1, r3
 8004376:	eef0 0a47 	vmov.f32	s1, s14
 800437a:	eeb0 0a67 	vmov.f32	s0, s15
 800437e:	4824      	ldr	r0, [pc, #144]	@ (8004410 <main+0xc78>)
 8004380:	f7fc fff2 	bl	8001368 <set_Target_Position_ten_points>
							Goal_point[Num_point].theta_goal_position, Num_point);
					Num_point += 1;
 8004384:	4b1e      	ldr	r3, [pc, #120]	@ (8004400 <main+0xc68>)
 8004386:	781b      	ldrb	r3, [r3, #0]
 8004388:	3301      	adds	r3, #1
 800438a:	b2da      	uxtb	r2, r3
 800438c:	4b1c      	ldr	r3, [pc, #112]	@ (8004400 <main+0xc68>)
 800438e:	701a      	strb	r2, [r3, #0]
 8004390:	e0b5      	b.n	80044fe <main+0xd66>
//				} else {
//					__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_4, 2000);
//					modbus_servo_Status(&hmodbus, Limit_Up);
//				}

			} else if (Base_Sysytem_status == Base_Run_Point_mode) {
 8004392:	4b20      	ldr	r3, [pc, #128]	@ (8004414 <main+0xc7c>)
 8004394:	781b      	ldrb	r3, [r3, #0]
 8004396:	2b04      	cmp	r3, #4
 8004398:	d142      	bne.n	8004420 <main+0xc88>

				Goal_r_position = modbus_set_goal_r_position(&hmodbus);
 800439a:	481d      	ldr	r0, [pc, #116]	@ (8004410 <main+0xc78>)
 800439c:	f7fd f814 	bl	80013c8 <modbus_set_goal_r_position>
 80043a0:	4603      	mov	r3, r0
 80043a2:	ee07 3a90 	vmov	s15, r3
 80043a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80043aa:	4b1b      	ldr	r3, [pc, #108]	@ (8004418 <main+0xc80>)
 80043ac:	edc3 7a00 	vstr	s15, [r3]
				Goal_theta_position = modbus_set_goal_theta_position(&hmodbus);
 80043b0:	4817      	ldr	r0, [pc, #92]	@ (8004410 <main+0xc78>)
 80043b2:	f7fd f829 	bl	8001408 <modbus_set_goal_theta_position>
 80043b6:	4603      	mov	r3, r0
 80043b8:	ee07 3a90 	vmov	s15, r3
 80043bc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80043c0:	4b16      	ldr	r3, [pc, #88]	@ (800441c <main+0xc84>)
 80043c2:	edc3 7a00 	vstr	s15, [r3]
				R_Theta_moving_Status(&hmodbus, Run_Point_mode);
 80043c6:	2104      	movs	r1, #4
 80043c8:	4811      	ldr	r0, [pc, #68]	@ (8004410 <main+0xc78>)
 80043ca:	f7fc ff63 	bl	8001294 <R_Theta_moving_Status>
 80043ce:	e096      	b.n	80044fe <main+0xd66>
 80043d0:	20000718 	.word	0x20000718
 80043d4:	200005b0 	.word	0x200005b0
 80043d8:	3ecccccd 	.word	0x3ecccccd
 80043dc:	20001600 	.word	0x20001600
 80043e0:	200015d8 	.word	0x200015d8
 80043e4:	20000444 	.word	0x20000444
 80043e8:	20000448 	.word	0x20000448
 80043ec:	20000434 	.word	0x20000434
 80043f0:	20000438 	.word	0x20000438
 80043f4:	2000043c 	.word	0x2000043c
 80043f8:	20000440 	.word	0x20000440
 80043fc:	20000260 	.word	0x20000260
 8004400:	20001628 	.word	0x20001628
 8004404:	2000162c 	.word	0x2000162c
 8004408:	20000208 	.word	0x20000208
 800440c:	20000234 	.word	0x20000234
 8004410:	2000073c 	.word	0x2000073c
 8004414:	20000da4 	.word	0x20000da4
 8004418:	20000da8 	.word	0x20000da8
 800441c:	20000dac 	.word	0x20000dac

			}

			else if (Base_Sysytem_status == Base_Go_to_Target) {
 8004420:	4bc7      	ldr	r3, [pc, #796]	@ (8004740 <main+0xfa8>)
 8004422:	781b      	ldrb	r3, [r3, #0]
 8004424:	2b08      	cmp	r3, #8
 8004426:	d16a      	bne.n	80044fe <main+0xd66>

				R_Theta_moving_Status(&hmodbus, Go_to_Target);
 8004428:	2108      	movs	r1, #8
 800442a:	48c6      	ldr	r0, [pc, #792]	@ (8004744 <main+0xfac>)
 800442c:	f7fc ff32 	bl	8001294 <R_Theta_moving_Status>

				Coordinate_Base_to_Robot(&Goal_point[0], Goal_r_position, Goal_theta_position);
 8004430:	4bc5      	ldr	r3, [pc, #788]	@ (8004748 <main+0xfb0>)
 8004432:	edd3 7a00 	vldr	s15, [r3]
 8004436:	4bc5      	ldr	r3, [pc, #788]	@ (800474c <main+0xfb4>)
 8004438:	ed93 7a00 	vldr	s14, [r3]
 800443c:	eef0 0a47 	vmov.f32	s1, s14
 8004440:	eeb0 0a67 	vmov.f32	s0, s15
 8004444:	48c2      	ldr	r0, [pc, #776]	@ (8004750 <main+0xfb8>)
 8004446:	f7fc ffff 	bl	8001448 <Coordinate_Base_to_Robot>

				// Trajectory Target
				InitTrajectorySegment(&Prismatic[0], 0.0f, Goal_point[0].r_goal_position, v_max_pris, a_max_pris, t_global);
 800444a:	4bc1      	ldr	r3, [pc, #772]	@ (8004750 <main+0xfb8>)
 800444c:	edd3 7a00 	vldr	s15, [r3]
 8004450:	4bc0      	ldr	r3, [pc, #768]	@ (8004754 <main+0xfbc>)
 8004452:	ed93 7a00 	vldr	s14, [r3]
 8004456:	eeb0 2a47 	vmov.f32	s4, s14
 800445a:	eddf 1abf 	vldr	s3, [pc, #764]	@ 8004758 <main+0xfc0>
 800445e:	ed9f 1abf 	vldr	s2, [pc, #764]	@ 800475c <main+0xfc4>
 8004462:	eef0 0a67 	vmov.f32	s1, s15
 8004466:	ed9f 0abe 	vldr	s0, [pc, #760]	@ 8004760 <main+0xfc8>
 800446a:	48be      	ldr	r0, [pc, #760]	@ (8004764 <main+0xfcc>)
 800446c:	f7fe fd30 	bl	8002ed0 <InitTrajectorySegment>
				InitTrajectorySegment(&Revolute[0], 0.0f, Goal_point[0].theta_goal_position, v_max_rev, a_max_rev, t_global);
 8004470:	4bb7      	ldr	r3, [pc, #732]	@ (8004750 <main+0xfb8>)
 8004472:	edd3 7a01 	vldr	s15, [r3, #4]
 8004476:	4bb7      	ldr	r3, [pc, #732]	@ (8004754 <main+0xfbc>)
 8004478:	ed93 7a00 	vldr	s14, [r3]
 800447c:	eeb0 2a47 	vmov.f32	s4, s14
 8004480:	eddf 1ab9 	vldr	s3, [pc, #740]	@ 8004768 <main+0xfd0>
 8004484:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 8004488:	eef0 0a67 	vmov.f32	s1, s15
 800448c:	ed9f 0ab4 	vldr	s0, [pc, #720]	@ 8004760 <main+0xfc8>
 8004490:	48b6      	ldr	r0, [pc, #728]	@ (800476c <main+0xfd4>)
 8004492:	f7fe fd1d 	bl	8002ed0 <InitTrajectorySegment>

				pos_pris = GetTrajectoryPosition(&Prismatic[0], t_global);
 8004496:	4baf      	ldr	r3, [pc, #700]	@ (8004754 <main+0xfbc>)
 8004498:	edd3 7a00 	vldr	s15, [r3]
 800449c:	eeb0 0a67 	vmov.f32	s0, s15
 80044a0:	48b0      	ldr	r0, [pc, #704]	@ (8004764 <main+0xfcc>)
 80044a2:	f7fe fdcb 	bl	800303c <GetTrajectoryPosition>
 80044a6:	eef0 7a40 	vmov.f32	s15, s0
 80044aa:	4bb1      	ldr	r3, [pc, #708]	@ (8004770 <main+0xfd8>)
 80044ac:	edc3 7a00 	vstr	s15, [r3]
				vel_pris = GetTrajectoryVelocity(&Prismatic[0], t_global);
 80044b0:	4ba8      	ldr	r3, [pc, #672]	@ (8004754 <main+0xfbc>)
 80044b2:	edd3 7a00 	vldr	s15, [r3]
 80044b6:	eeb0 0a67 	vmov.f32	s0, s15
 80044ba:	48aa      	ldr	r0, [pc, #680]	@ (8004764 <main+0xfcc>)
 80044bc:	f7fe fe94 	bl	80031e8 <GetTrajectoryVelocity>
 80044c0:	eef0 7a40 	vmov.f32	s15, s0
 80044c4:	4bab      	ldr	r3, [pc, #684]	@ (8004774 <main+0xfdc>)
 80044c6:	edc3 7a00 	vstr	s15, [r3]
				pos_rev = GetTrajectoryPosition(&Revolute[0], t_global);
 80044ca:	4ba2      	ldr	r3, [pc, #648]	@ (8004754 <main+0xfbc>)
 80044cc:	edd3 7a00 	vldr	s15, [r3]
 80044d0:	eeb0 0a67 	vmov.f32	s0, s15
 80044d4:	48a5      	ldr	r0, [pc, #660]	@ (800476c <main+0xfd4>)
 80044d6:	f7fe fdb1 	bl	800303c <GetTrajectoryPosition>
 80044da:	eef0 7a40 	vmov.f32	s15, s0
 80044de:	4ba6      	ldr	r3, [pc, #664]	@ (8004778 <main+0xfe0>)
 80044e0:	edc3 7a00 	vstr	s15, [r3]
				vel_rev = GetTrajectoryVelocity(&Revolute[0], t_global);
 80044e4:	4b9b      	ldr	r3, [pc, #620]	@ (8004754 <main+0xfbc>)
 80044e6:	edd3 7a00 	vldr	s15, [r3]
 80044ea:	eeb0 0a67 	vmov.f32	s0, s15
 80044ee:	489f      	ldr	r0, [pc, #636]	@ (800476c <main+0xfd4>)
 80044f0:	f7fe fe7a 	bl	80031e8 <GetTrajectoryVelocity>
 80044f4:	eef0 7a40 	vmov.f32	s15, s0
 80044f8:	4ba0      	ldr	r3, [pc, #640]	@ (800477c <main+0xfe4>)
 80044fa:	edc3 7a00 	vstr	s15, [r3]
//					__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_4, 0);
//					modbus_servo_Status(&hmodbus, Limit_Down);
//				}
			}

			Measurement_Pris[0] = Encoder_GetPosition_mm(&encoder1);
 80044fe:	48a0      	ldr	r0, [pc, #640]	@ (8004780 <main+0xfe8>)
 8004500:	f7fd fdb0 	bl	8002064 <Encoder_GetPosition_mm>
 8004504:	eef0 7a40 	vmov.f32	s15, s0
 8004508:	4b9e      	ldr	r3, [pc, #632]	@ (8004784 <main+0xfec>)
 800450a:	edc3 7a00 	vstr	s15, [r3]
			Measurement_Pris[1] = Encoder_GetVelocity_mm(&encoder1);
 800450e:	489c      	ldr	r0, [pc, #624]	@ (8004780 <main+0xfe8>)
 8004510:	f7fd fdb7 	bl	8002082 <Encoder_GetVelocity_mm>
 8004514:	eef0 7a40 	vmov.f32	s15, s0
 8004518:	4b9a      	ldr	r3, [pc, #616]	@ (8004784 <main+0xfec>)
 800451a:	edc3 7a01 	vstr	s15, [r3, #4]
			Measurement_Pris[2] = 0;
 800451e:	4b99      	ldr	r3, [pc, #612]	@ (8004784 <main+0xfec>)
 8004520:	f04f 0200 	mov.w	r2, #0
 8004524:	609a      	str	r2, [r3, #8]
			Measurement_Pris[3] = 0;
 8004526:	4b97      	ldr	r3, [pc, #604]	@ (8004784 <main+0xfec>)
 8004528:	f04f 0200 	mov.w	r2, #0
 800452c:	60da      	str	r2, [r3, #12]

			Kalman_SetInput(&kf_pris, V_pris_velo_PID);
 800452e:	4b96      	ldr	r3, [pc, #600]	@ (8004788 <main+0xff0>)
 8004530:	edd3 7a00 	vldr	s15, [r3]
 8004534:	eeb0 0a67 	vmov.f32	s0, s15
 8004538:	4894      	ldr	r0, [pc, #592]	@ (800478c <main+0xff4>)
 800453a:	f7fd ff95 	bl	8002468 <Kalman_SetInput>
			Kalman_Predict(&kf_pris);
 800453e:	4893      	ldr	r0, [pc, #588]	@ (800478c <main+0xff4>)
 8004540:	f7fd ffa2 	bl	8002488 <Kalman_Predict>
			Kalman_Update(&kf_pris, Measurement_Pris);
 8004544:	498f      	ldr	r1, [pc, #572]	@ (8004784 <main+0xfec>)
 8004546:	4891      	ldr	r0, [pc, #580]	@ (800478c <main+0xff4>)
 8004548:	f7fd ffeb 	bl	8002522 <Kalman_Update>

			Measurement_Rev[0] = Encoder_GetPosition(&encoder2) / (100.0 / 30.0);
 800454c:	4890      	ldr	r0, [pc, #576]	@ (8004790 <main+0xff8>)
 800454e:	f7fd fd4d 	bl	8001fec <Encoder_GetPosition>
 8004552:	ee10 3a10 	vmov	r3, s0
 8004556:	4618      	mov	r0, r3
 8004558:	f7fb ffc2 	bl	80004e0 <__aeabi_f2d>
 800455c:	a374      	add	r3, pc, #464	@ (adr r3, 8004730 <main+0xf98>)
 800455e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004562:	f7fc f93f 	bl	80007e4 <__aeabi_ddiv>
 8004566:	4602      	mov	r2, r0
 8004568:	460b      	mov	r3, r1
 800456a:	4610      	mov	r0, r2
 800456c:	4619      	mov	r1, r3
 800456e:	f7fc fadf 	bl	8000b30 <__aeabi_d2f>
 8004572:	4603      	mov	r3, r0
 8004574:	4a87      	ldr	r2, [pc, #540]	@ (8004794 <main+0xffc>)
 8004576:	6013      	str	r3, [r2, #0]
			Measurement_Rev[1] = Encoder_GetVelocity(&encoder2) / (100.0 / 30.0);
 8004578:	4885      	ldr	r0, [pc, #532]	@ (8004790 <main+0xff8>)
 800457a:	f7fd fd46 	bl	800200a <Encoder_GetVelocity>
 800457e:	ee10 3a10 	vmov	r3, s0
 8004582:	4618      	mov	r0, r3
 8004584:	f7fb ffac 	bl	80004e0 <__aeabi_f2d>
 8004588:	a369      	add	r3, pc, #420	@ (adr r3, 8004730 <main+0xf98>)
 800458a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800458e:	f7fc f929 	bl	80007e4 <__aeabi_ddiv>
 8004592:	4602      	mov	r2, r0
 8004594:	460b      	mov	r3, r1
 8004596:	4610      	mov	r0, r2
 8004598:	4619      	mov	r1, r3
 800459a:	f7fc fac9 	bl	8000b30 <__aeabi_d2f>
 800459e:	4603      	mov	r3, r0
 80045a0:	4a7c      	ldr	r2, [pc, #496]	@ (8004794 <main+0xffc>)
 80045a2:	6053      	str	r3, [r2, #4]
			Measurement_Rev[2] = 0;
 80045a4:	4b7b      	ldr	r3, [pc, #492]	@ (8004794 <main+0xffc>)
 80045a6:	f04f 0200 	mov.w	r2, #0
 80045aa:	609a      	str	r2, [r3, #8]
			Measurement_Rev[3] = 0;
 80045ac:	4b79      	ldr	r3, [pc, #484]	@ (8004794 <main+0xffc>)
 80045ae:	f04f 0200 	mov.w	r2, #0
 80045b2:	60da      	str	r2, [r3, #12]

			Kalman_SetInput(&kf_rev, V_rev_velo_PID);
 80045b4:	4b78      	ldr	r3, [pc, #480]	@ (8004798 <main+0x1000>)
 80045b6:	edd3 7a00 	vldr	s15, [r3]
 80045ba:	eeb0 0a67 	vmov.f32	s0, s15
 80045be:	4877      	ldr	r0, [pc, #476]	@ (800479c <main+0x1004>)
 80045c0:	f7fd ff52 	bl	8002468 <Kalman_SetInput>
			Kalman_Predict(&kf_rev);
 80045c4:	4875      	ldr	r0, [pc, #468]	@ (800479c <main+0x1004>)
 80045c6:	f7fd ff5f 	bl	8002488 <Kalman_Predict>
			Kalman_Update(&kf_rev, Measurement_Rev);
 80045ca:	4972      	ldr	r1, [pc, #456]	@ (8004794 <main+0xffc>)
 80045cc:	4873      	ldr	r0, [pc, #460]	@ (800479c <main+0x1004>)
 80045ce:	f7fd ffa8 	bl	8002522 <Kalman_Update>

			modbus_Update_All(&hmodbus, Encoder_GetPosition_mm(&encoder1), // r_pos
 80045d2:	486b      	ldr	r0, [pc, #428]	@ (8004780 <main+0xfe8>)
 80045d4:	f7fd fd46 	bl	8002064 <Encoder_GetPosition_mm>
 80045d8:	eeb0 8a40 	vmov.f32	s16, s0
 80045dc:	486c      	ldr	r0, [pc, #432]	@ (8004790 <main+0xff8>)
 80045de:	f7fd fd32 	bl	8002046 <Encoder_GetDegree>
 80045e2:	eef0 8a40 	vmov.f32	s17, s0
 80045e6:	4866      	ldr	r0, [pc, #408]	@ (8004780 <main+0xfe8>)
 80045e8:	f7fd fd4b 	bl	8002082 <Encoder_GetVelocity_mm>
 80045ec:	eeb0 9a40 	vmov.f32	s18, s0
			Encoder_GetDegree(&encoder2), // theta_pos
			Encoder_GetVelocity_mm(&encoder1), // r_velo
			Encoder_GetVelocity(&encoder2) * 180.0 / 3.142, // theta_velo
 80045f0:	4867      	ldr	r0, [pc, #412]	@ (8004790 <main+0xff8>)
 80045f2:	f7fd fd0a 	bl	800200a <Encoder_GetVelocity>
 80045f6:	ee10 3a10 	vmov	r3, s0
 80045fa:	4618      	mov	r0, r3
 80045fc:	f7fb ff70 	bl	80004e0 <__aeabi_f2d>
 8004600:	f04f 0200 	mov.w	r2, #0
 8004604:	4b66      	ldr	r3, [pc, #408]	@ (80047a0 <main+0x1008>)
 8004606:	f7fb ffc3 	bl	8000590 <__aeabi_dmul>
 800460a:	4602      	mov	r2, r0
 800460c:	460b      	mov	r3, r1
 800460e:	4610      	mov	r0, r2
 8004610:	4619      	mov	r1, r3
 8004612:	a349      	add	r3, pc, #292	@ (adr r3, 8004738 <main+0xfa0>)
 8004614:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004618:	f7fc f8e4 	bl	80007e4 <__aeabi_ddiv>
 800461c:	4602      	mov	r2, r0
 800461e:	460b      	mov	r3, r1
			modbus_Update_All(&hmodbus, Encoder_GetPosition_mm(&encoder1), // r_pos
 8004620:	4610      	mov	r0, r2
 8004622:	4619      	mov	r1, r3
 8004624:	f7fc fa84 	bl	8000b30 <__aeabi_d2f>
 8004628:	4604      	mov	r4, r0
 800462a:	4855      	ldr	r0, [pc, #340]	@ (8004780 <main+0xfe8>)
 800462c:	f7fd fd38 	bl	80020a0 <Encoder_GetAcceleration_mm>
 8004630:	eef0 9a40 	vmov.f32	s19, s0
			Encoder_GetAcceleration_mm(&encoder1), // r_accel
			Encoder_GetAcceleration(&encoder2) * 180.0 / 3.142); // theta_accel
 8004634:	4856      	ldr	r0, [pc, #344]	@ (8004790 <main+0xff8>)
 8004636:	f7fd fcf7 	bl	8002028 <Encoder_GetAcceleration>
 800463a:	ee10 3a10 	vmov	r3, s0
 800463e:	4618      	mov	r0, r3
 8004640:	f7fb ff4e 	bl	80004e0 <__aeabi_f2d>
 8004644:	f04f 0200 	mov.w	r2, #0
 8004648:	4b55      	ldr	r3, [pc, #340]	@ (80047a0 <main+0x1008>)
 800464a:	f7fb ffa1 	bl	8000590 <__aeabi_dmul>
 800464e:	4602      	mov	r2, r0
 8004650:	460b      	mov	r3, r1
 8004652:	4610      	mov	r0, r2
 8004654:	4619      	mov	r1, r3
 8004656:	a338      	add	r3, pc, #224	@ (adr r3, 8004738 <main+0xfa0>)
 8004658:	e9d3 2300 	ldrd	r2, r3, [r3]
 800465c:	f7fc f8c2 	bl	80007e4 <__aeabi_ddiv>
 8004660:	4602      	mov	r2, r0
 8004662:	460b      	mov	r3, r1
			modbus_Update_All(&hmodbus, Encoder_GetPosition_mm(&encoder1), // r_pos
 8004664:	4610      	mov	r0, r2
 8004666:	4619      	mov	r1, r3
 8004668:	f7fc fa62 	bl	8000b30 <__aeabi_d2f>
 800466c:	4603      	mov	r3, r0
 800466e:	ee02 3a90 	vmov	s5, r3
 8004672:	eeb0 2a69 	vmov.f32	s4, s19
 8004676:	ee01 4a90 	vmov	s3, r4
 800467a:	eeb0 1a49 	vmov.f32	s2, s18
 800467e:	eef0 0a68 	vmov.f32	s1, s17
 8004682:	eeb0 0a48 	vmov.f32	s0, s16
 8004686:	482f      	ldr	r0, [pc, #188]	@ (8004744 <main+0xfac>)
 8004688:	f7fc fe16 	bl	80012b8 <modbus_Update_All>

			count_Tim2 += 1;
 800468c:	4b45      	ldr	r3, [pc, #276]	@ (80047a4 <main+0x100c>)
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	3301      	adds	r3, #1
 8004692:	4a44      	ldr	r2, [pc, #272]	@ (80047a4 <main+0x100c>)
 8004694:	6013      	str	r3, [r2, #0]
			// Velocity Control
			velocity_pris = Encoder_GetVelocity_mm(&encoder1);
 8004696:	483a      	ldr	r0, [pc, #232]	@ (8004780 <main+0xfe8>)
 8004698:	f7fd fcf3 	bl	8002082 <Encoder_GetVelocity_mm>
 800469c:	eef0 7a40 	vmov.f32	s15, s0
 80046a0:	4b41      	ldr	r3, [pc, #260]	@ (80047a8 <main+0x1010>)
 80046a2:	edc3 7a00 	vstr	s15, [r3]
//			setvelocity_pris = GetTrajectoryVelocity(&Prismatic[current_segment], t_global) + V_pris_posi_PID;
			setvelocity_pris = vel_pris + V_pris_posi_PID;
 80046a6:	4b33      	ldr	r3, [pc, #204]	@ (8004774 <main+0xfdc>)
 80046a8:	ed93 7a00 	vldr	s14, [r3]
 80046ac:	4b3f      	ldr	r3, [pc, #252]	@ (80047ac <main+0x1014>)
 80046ae:	edd3 7a00 	vldr	s15, [r3]
 80046b2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80046b6:	4b3e      	ldr	r3, [pc, #248]	@ (80047b0 <main+0x1018>)
 80046b8:	edc3 7a00 	vstr	s15, [r3]
			delta_velo_pris = setvelocity_pris - velocity_pris;
 80046bc:	4b3c      	ldr	r3, [pc, #240]	@ (80047b0 <main+0x1018>)
 80046be:	ed93 7a00 	vldr	s14, [r3]
 80046c2:	4b39      	ldr	r3, [pc, #228]	@ (80047a8 <main+0x1010>)
 80046c4:	edd3 7a00 	vldr	s15, [r3]
 80046c8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80046cc:	4b39      	ldr	r3, [pc, #228]	@ (80047b4 <main+0x101c>)
 80046ce:	edc3 7a00 	vstr	s15, [r3]
//			delta_velo_pris = setvelocity_pris - kf_pris.x_data[1];
			V_pris_velo_PID = Prismatic_velocity_control(delta_velo_pris);
 80046d2:	4b38      	ldr	r3, [pc, #224]	@ (80047b4 <main+0x101c>)
 80046d4:	edd3 7a00 	vldr	s15, [r3]
 80046d8:	eeb0 0a67 	vmov.f32	s0, s15
 80046dc:	f000 fb4e 	bl	8004d7c <Prismatic_velocity_control>
 80046e0:	eef0 7a40 	vmov.f32	s15, s0
 80046e4:	4b28      	ldr	r3, [pc, #160]	@ (8004788 <main+0xff0>)
 80046e6:	edc3 7a00 	vstr	s15, [r3]
			if (count_Tim2 >= 10) {
 80046ea:	4b2e      	ldr	r3, [pc, #184]	@ (80047a4 <main+0x100c>)
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	2b09      	cmp	r3, #9
 80046f0:	f340 8095 	ble.w	800481e <main+0x1086>
				// Position Control
				position_pris = Encoder_GetPosition_mm(&encoder1);
 80046f4:	4822      	ldr	r0, [pc, #136]	@ (8004780 <main+0xfe8>)
 80046f6:	f7fd fcb5 	bl	8002064 <Encoder_GetPosition_mm>
 80046fa:	eef0 7a40 	vmov.f32	s15, s0
 80046fe:	4b2e      	ldr	r3, [pc, #184]	@ (80047b8 <main+0x1020>)
 8004700:	edc3 7a00 	vstr	s15, [r3]
//				setposition_pris = GetTrajectoryPosition(&Prismatic[current_segment], t_global);
				setposition_pris = pos_pris;
 8004704:	4b1a      	ldr	r3, [pc, #104]	@ (8004770 <main+0xfd8>)
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	4a2c      	ldr	r2, [pc, #176]	@ (80047bc <main+0x1024>)
 800470a:	6013      	str	r3, [r2, #0]
				delta_posi_pris = setposition_pris - position_pris;
 800470c:	4b2b      	ldr	r3, [pc, #172]	@ (80047bc <main+0x1024>)
 800470e:	ed93 7a00 	vldr	s14, [r3]
 8004712:	4b29      	ldr	r3, [pc, #164]	@ (80047b8 <main+0x1020>)
 8004714:	edd3 7a00 	vldr	s15, [r3]
 8004718:	ee77 7a67 	vsub.f32	s15, s14, s15
 800471c:	4b28      	ldr	r3, [pc, #160]	@ (80047c0 <main+0x1028>)
 800471e:	edc3 7a00 	vstr	s15, [r3]
				if (delta_posi_pris <= 0.1 && delta_posi_pris >= -0.1) {
 8004722:	4b27      	ldr	r3, [pc, #156]	@ (80047c0 <main+0x1028>)
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	4618      	mov	r0, r3
 8004728:	f7fb feda 	bl	80004e0 <__aeabi_f2d>
 800472c:	e04a      	b.n	80047c4 <main+0x102c>
 800472e:	bf00      	nop
 8004730:	aaaaaaab 	.word	0xaaaaaaab
 8004734:	400aaaaa 	.word	0x400aaaaa
 8004738:	e5604189 	.word	0xe5604189
 800473c:	400922d0 	.word	0x400922d0
 8004740:	20000da4 	.word	0x20000da4
 8004744:	2000073c 	.word	0x2000073c
 8004748:	20000da8 	.word	0x20000da8
 800474c:	20000dac 	.word	0x20000dac
 8004750:	2000162c 	.word	0x2000162c
 8004754:	20000718 	.word	0x20000718
 8004758:	437a0000 	.word	0x437a0000
 800475c:	43fa0000 	.word	0x43fa0000
 8004760:	00000000 	.word	0x00000000
 8004764:	20000448 	.word	0x20000448
 8004768:	3ecccccd 	.word	0x3ecccccd
 800476c:	200005b0 	.word	0x200005b0
 8004770:	20000434 	.word	0x20000434
 8004774:	20000438 	.word	0x20000438
 8004778:	2000043c 	.word	0x2000043c
 800477c:	20000440 	.word	0x20000440
 8004780:	200003c4 	.word	0x200003c4
 8004784:	20001588 	.word	0x20001588
 8004788:	20000e38 	.word	0x20000e38
 800478c:	20000ed0 	.word	0x20000ed0
 8004790:	200003f8 	.word	0x200003f8
 8004794:	20001598 	.word	0x20001598
 8004798:	20000eb4 	.word	0x20000eb4
 800479c:	200011f4 	.word	0x200011f4
 80047a0:	40668000 	.word	0x40668000
 80047a4:	20000dbc 	.word	0x20000dbc
 80047a8:	20000e30 	.word	0x20000e30
 80047ac:	20000df8 	.word	0x20000df8
 80047b0:	20000e34 	.word	0x20000e34
 80047b4:	20000e48 	.word	0x20000e48
 80047b8:	20000df0 	.word	0x20000df0
 80047bc:	20000df4 	.word	0x20000df4
 80047c0:	20000e08 	.word	0x20000e08
 80047c4:	a3a4      	add	r3, pc, #656	@ (adr r3, 8004a58 <main+0x12c0>)
 80047c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047ca:	f7fc f95d 	bl	8000a88 <__aeabi_dcmple>
 80047ce:	4603      	mov	r3, r0
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d015      	beq.n	8004800 <main+0x1068>
 80047d4:	4ba2      	ldr	r3, [pc, #648]	@ (8004a60 <main+0x12c8>)
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	4618      	mov	r0, r3
 80047da:	f7fb fe81 	bl	80004e0 <__aeabi_f2d>
 80047de:	a39a      	add	r3, pc, #616	@ (adr r3, 8004a48 <main+0x12b0>)
 80047e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047e4:	f7fc f95a 	bl	8000a9c <__aeabi_dcmpge>
 80047e8:	4603      	mov	r3, r0
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d008      	beq.n	8004800 <main+0x1068>
					V_pris_posi_PID = 0;
 80047ee:	4b9d      	ldr	r3, [pc, #628]	@ (8004a64 <main+0x12cc>)
 80047f0:	f04f 0200 	mov.w	r2, #0
 80047f4:	601a      	str	r2, [r3, #0]
					V_pris_velo_PID = 0;
 80047f6:	4b9c      	ldr	r3, [pc, #624]	@ (8004a68 <main+0x12d0>)
 80047f8:	f04f 0200 	mov.w	r2, #0
 80047fc:	601a      	str	r2, [r3, #0]
 80047fe:	e00b      	b.n	8004818 <main+0x1080>
				} else {
					V_pris_posi_PID = Prismatic_position_control(
 8004800:	4b97      	ldr	r3, [pc, #604]	@ (8004a60 <main+0x12c8>)
 8004802:	edd3 7a00 	vldr	s15, [r3]
 8004806:	eeb0 0a67 	vmov.f32	s0, s15
 800480a:	f000 fa3f 	bl	8004c8c <Prismatic_position_control>
 800480e:	eef0 7a40 	vmov.f32	s15, s0
 8004812:	4b94      	ldr	r3, [pc, #592]	@ (8004a64 <main+0x12cc>)
 8004814:	edc3 7a00 	vstr	s15, [r3]
							delta_posi_pris);
				}
//				V_pris_posi_PID = Prismatic_position_control(delta_posi_pris);
				count_Tim2 = 0;
 8004818:	4b94      	ldr	r3, [pc, #592]	@ (8004a6c <main+0x12d4>)
 800481a:	2200      	movs	r2, #0
 800481c:	601a      	str	r2, [r3, #0]
			}

			Revolute_dis();
 800481e:	f000 fc8f 	bl	8005140 <Revolute_dis>
			count_Tim2 += 1;
 8004822:	4b92      	ldr	r3, [pc, #584]	@ (8004a6c <main+0x12d4>)
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	3301      	adds	r3, #1
 8004828:	4a90      	ldr	r2, [pc, #576]	@ (8004a6c <main+0x12d4>)
 800482a:	6013      	str	r3, [r2, #0]
			// Velocity Control
			velocity_rev = Encoder_GetVelocity(&encoder2) / (100.0 / 30.0);
 800482c:	4890      	ldr	r0, [pc, #576]	@ (8004a70 <main+0x12d8>)
 800482e:	f7fd fbec 	bl	800200a <Encoder_GetVelocity>
 8004832:	ee10 3a10 	vmov	r3, s0
 8004836:	4618      	mov	r0, r3
 8004838:	f7fb fe52 	bl	80004e0 <__aeabi_f2d>
 800483c:	a384      	add	r3, pc, #528	@ (adr r3, 8004a50 <main+0x12b8>)
 800483e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004842:	f7fb ffcf 	bl	80007e4 <__aeabi_ddiv>
 8004846:	4602      	mov	r2, r0
 8004848:	460b      	mov	r3, r1
 800484a:	4610      	mov	r0, r2
 800484c:	4619      	mov	r1, r3
 800484e:	f7fc f96f 	bl	8000b30 <__aeabi_d2f>
 8004852:	4603      	mov	r3, r0
 8004854:	4a87      	ldr	r2, [pc, #540]	@ (8004a74 <main+0x12dc>)
 8004856:	6013      	str	r3, [r2, #0]
			setvelocity_rev = GetTrajectoryVelocity(&Revolute[current_segment], t_global) + V_rev_posi_PID;
 8004858:	4b87      	ldr	r3, [pc, #540]	@ (8004a78 <main+0x12e0>)
 800485a:	681a      	ldr	r2, [r3, #0]
 800485c:	4613      	mov	r3, r2
 800485e:	00db      	lsls	r3, r3, #3
 8004860:	4413      	add	r3, r2
 8004862:	009b      	lsls	r3, r3, #2
 8004864:	4a85      	ldr	r2, [pc, #532]	@ (8004a7c <main+0x12e4>)
 8004866:	4413      	add	r3, r2
 8004868:	4a85      	ldr	r2, [pc, #532]	@ (8004a80 <main+0x12e8>)
 800486a:	edd2 7a00 	vldr	s15, [r2]
 800486e:	eeb0 0a67 	vmov.f32	s0, s15
 8004872:	4618      	mov	r0, r3
 8004874:	f7fe fcb8 	bl	80031e8 <GetTrajectoryVelocity>
 8004878:	eeb0 7a40 	vmov.f32	s14, s0
 800487c:	4b81      	ldr	r3, [pc, #516]	@ (8004a84 <main+0x12ec>)
 800487e:	edd3 7a00 	vldr	s15, [r3]
 8004882:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004886:	4b80      	ldr	r3, [pc, #512]	@ (8004a88 <main+0x12f0>)
 8004888:	edc3 7a00 	vstr	s15, [r3]
//			setvelocity_rev = vel_rev + V_rev_posi_PID;
//			delta_velo_rev = setvelocity_rev - velocity_rev;
			delta_velo_rev = setvelocity_rev - kf_rev.x_data[1];
 800488c:	4b7e      	ldr	r3, [pc, #504]	@ (8004a88 <main+0x12f0>)
 800488e:	ed93 7a00 	vldr	s14, [r3]
 8004892:	4b7e      	ldr	r3, [pc, #504]	@ (8004a8c <main+0x12f4>)
 8004894:	edd3 7a8e 	vldr	s15, [r3, #568]	@ 0x238
 8004898:	ee77 7a67 	vsub.f32	s15, s14, s15
 800489c:	4b7c      	ldr	r3, [pc, #496]	@ (8004a90 <main+0x12f8>)
 800489e:	edc3 7a00 	vstr	s15, [r3]
			V_rev_velo_PID = Revolute_velocity_control(delta_velo_rev);
 80048a2:	4b7b      	ldr	r3, [pc, #492]	@ (8004a90 <main+0x12f8>)
 80048a4:	edd3 7a00 	vldr	s15, [r3]
 80048a8:	eeb0 0a67 	vmov.f32	s0, s15
 80048ac:	f000 fb8c 	bl	8004fc8 <Revolute_velocity_control>
 80048b0:	eef0 7a40 	vmov.f32	s15, s0
 80048b4:	4b77      	ldr	r3, [pc, #476]	@ (8004a94 <main+0x12fc>)
 80048b6:	edc3 7a00 	vstr	s15, [r3]
			if (count_Tim2 >= 10) {
 80048ba:	4b6c      	ldr	r3, [pc, #432]	@ (8004a6c <main+0x12d4>)
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	2b09      	cmp	r3, #9
 80048c0:	dd7e      	ble.n	80049c0 <main+0x1228>
				// Position Control
				position_rev = Encoder_GetPosition(&encoder2) / (100.0 / 30.0);
 80048c2:	486b      	ldr	r0, [pc, #428]	@ (8004a70 <main+0x12d8>)
 80048c4:	f7fd fb92 	bl	8001fec <Encoder_GetPosition>
 80048c8:	ee10 3a10 	vmov	r3, s0
 80048cc:	4618      	mov	r0, r3
 80048ce:	f7fb fe07 	bl	80004e0 <__aeabi_f2d>
 80048d2:	a35f      	add	r3, pc, #380	@ (adr r3, 8004a50 <main+0x12b8>)
 80048d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048d8:	f7fb ff84 	bl	80007e4 <__aeabi_ddiv>
 80048dc:	4602      	mov	r2, r0
 80048de:	460b      	mov	r3, r1
 80048e0:	4610      	mov	r0, r2
 80048e2:	4619      	mov	r1, r3
 80048e4:	f7fc f924 	bl	8000b30 <__aeabi_d2f>
 80048e8:	4603      	mov	r3, r0
 80048ea:	4a6b      	ldr	r2, [pc, #428]	@ (8004a98 <main+0x1300>)
 80048ec:	6013      	str	r3, [r2, #0]
				setposition_rev = GetTrajectoryPosition(&Revolute[current_segment], t_global) + Rev_backlash.backlash_offset;
 80048ee:	4b62      	ldr	r3, [pc, #392]	@ (8004a78 <main+0x12e0>)
 80048f0:	681a      	ldr	r2, [r3, #0]
 80048f2:	4613      	mov	r3, r2
 80048f4:	00db      	lsls	r3, r3, #3
 80048f6:	4413      	add	r3, r2
 80048f8:	009b      	lsls	r3, r3, #2
 80048fa:	4a60      	ldr	r2, [pc, #384]	@ (8004a7c <main+0x12e4>)
 80048fc:	4413      	add	r3, r2
 80048fe:	4a60      	ldr	r2, [pc, #384]	@ (8004a80 <main+0x12e8>)
 8004900:	edd2 7a00 	vldr	s15, [r2]
 8004904:	eeb0 0a67 	vmov.f32	s0, s15
 8004908:	4618      	mov	r0, r3
 800490a:	f7fe fb97 	bl	800303c <GetTrajectoryPosition>
 800490e:	eeb0 7a40 	vmov.f32	s14, s0
 8004912:	4b62      	ldr	r3, [pc, #392]	@ (8004a9c <main+0x1304>)
 8004914:	edd3 7a01 	vldr	s15, [r3, #4]
 8004918:	ee77 7a27 	vadd.f32	s15, s14, s15
 800491c:	4b60      	ldr	r3, [pc, #384]	@ (8004aa0 <main+0x1308>)
 800491e:	edc3 7a00 	vstr	s15, [r3]
//				setposition_rev = pos_rev;
				Backlash_Update(&Rev_backlash, pos_rev, p2, v2);
 8004922:	4b60      	ldr	r3, [pc, #384]	@ (8004aa4 <main+0x130c>)
 8004924:	edd3 7a00 	vldr	s15, [r3]
 8004928:	4b5f      	ldr	r3, [pc, #380]	@ (8004aa8 <main+0x1310>)
 800492a:	ed93 7a00 	vldr	s14, [r3]
 800492e:	4b5f      	ldr	r3, [pc, #380]	@ (8004aac <main+0x1314>)
 8004930:	edd3 6a00 	vldr	s13, [r3]
 8004934:	eeb0 1a66 	vmov.f32	s2, s13
 8004938:	eef0 0a47 	vmov.f32	s1, s14
 800493c:	eeb0 0a67 	vmov.f32	s0, s15
 8004940:	4856      	ldr	r0, [pc, #344]	@ (8004a9c <main+0x1304>)
 8004942:	f7fc fc21 	bl	8001188 <Backlash_Update>
				delta_posi_rev = setposition_rev - position_rev;
 8004946:	4b56      	ldr	r3, [pc, #344]	@ (8004aa0 <main+0x1308>)
 8004948:	ed93 7a00 	vldr	s14, [r3]
 800494c:	4b52      	ldr	r3, [pc, #328]	@ (8004a98 <main+0x1300>)
 800494e:	edd3 7a00 	vldr	s15, [r3]
 8004952:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004956:	4b56      	ldr	r3, [pc, #344]	@ (8004ab0 <main+0x1318>)
 8004958:	edc3 7a00 	vstr	s15, [r3]
				if (delta_posi_rev <= 0.1 && delta_posi_rev >= -0.1) {
 800495c:	4b54      	ldr	r3, [pc, #336]	@ (8004ab0 <main+0x1318>)
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	4618      	mov	r0, r3
 8004962:	f7fb fdbd 	bl	80004e0 <__aeabi_f2d>
 8004966:	a33c      	add	r3, pc, #240	@ (adr r3, 8004a58 <main+0x12c0>)
 8004968:	e9d3 2300 	ldrd	r2, r3, [r3]
 800496c:	f7fc f88c 	bl	8000a88 <__aeabi_dcmple>
 8004970:	4603      	mov	r3, r0
 8004972:	2b00      	cmp	r3, #0
 8004974:	d015      	beq.n	80049a2 <main+0x120a>
 8004976:	4b4e      	ldr	r3, [pc, #312]	@ (8004ab0 <main+0x1318>)
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	4618      	mov	r0, r3
 800497c:	f7fb fdb0 	bl	80004e0 <__aeabi_f2d>
 8004980:	a331      	add	r3, pc, #196	@ (adr r3, 8004a48 <main+0x12b0>)
 8004982:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004986:	f7fc f889 	bl	8000a9c <__aeabi_dcmpge>
 800498a:	4603      	mov	r3, r0
 800498c:	2b00      	cmp	r3, #0
 800498e:	d008      	beq.n	80049a2 <main+0x120a>
					V_rev_posi_PID = 0;
 8004990:	4b3c      	ldr	r3, [pc, #240]	@ (8004a84 <main+0x12ec>)
 8004992:	f04f 0200 	mov.w	r2, #0
 8004996:	601a      	str	r2, [r3, #0]
					V_rev_velo_PID = 0;
 8004998:	4b3e      	ldr	r3, [pc, #248]	@ (8004a94 <main+0x12fc>)
 800499a:	f04f 0200 	mov.w	r2, #0
 800499e:	601a      	str	r2, [r3, #0]
 80049a0:	e00b      	b.n	80049ba <main+0x1222>
				} else {
					V_rev_posi_PID = Revolute_position_control(delta_posi_rev);
 80049a2:	4b43      	ldr	r3, [pc, #268]	@ (8004ab0 <main+0x1318>)
 80049a4:	edd3 7a00 	vldr	s15, [r3]
 80049a8:	eeb0 0a67 	vmov.f32	s0, s15
 80049ac:	f000 fa94 	bl	8004ed8 <Revolute_position_control>
 80049b0:	eef0 7a40 	vmov.f32	s15, s0
 80049b4:	4b33      	ldr	r3, [pc, #204]	@ (8004a84 <main+0x12ec>)
 80049b6:	edc3 7a00 	vstr	s15, [r3]
				}
//				V_pris_posi_PID = Prismatic_position_control(delta_posi_pris);
				count_Tim2 = 0;
 80049ba:	4b2c      	ldr	r3, [pc, #176]	@ (8004a6c <main+0x12d4>)
 80049bc:	2200      	movs	r2, #0
 80049be:	601a      	str	r2, [r3, #0]
			}
		}

		if (V_pris_velo_PID < 0) {
 80049c0:	4b29      	ldr	r3, [pc, #164]	@ (8004a68 <main+0x12d0>)
 80049c2:	edd3 7a00 	vldr	s15, [r3]
 80049c6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80049ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80049ce:	d50b      	bpl.n	80049e8 <main+0x1250>
			DIR_24V = 0;
 80049d0:	4b38      	ldr	r3, [pc, #224]	@ (8004ab4 <main+0x131c>)
 80049d2:	2200      	movs	r2, #0
 80049d4:	601a      	str	r2, [r3, #0]
			V_absoulte_pris = fabsf(V_pris_velo_PID);
 80049d6:	4b24      	ldr	r3, [pc, #144]	@ (8004a68 <main+0x12d0>)
 80049d8:	edd3 7a00 	vldr	s15, [r3]
 80049dc:	eef0 7ae7 	vabs.f32	s15, s15
 80049e0:	4b35      	ldr	r3, [pc, #212]	@ (8004ab8 <main+0x1320>)
 80049e2:	edc3 7a00 	vstr	s15, [r3]
 80049e6:	e00e      	b.n	8004a06 <main+0x126e>
		} else if (V_pris_velo_PID > 0) {
 80049e8:	4b1f      	ldr	r3, [pc, #124]	@ (8004a68 <main+0x12d0>)
 80049ea:	edd3 7a00 	vldr	s15, [r3]
 80049ee:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80049f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80049f6:	dd06      	ble.n	8004a06 <main+0x126e>
			DIR_24V = 1;
 80049f8:	4b2e      	ldr	r3, [pc, #184]	@ (8004ab4 <main+0x131c>)
 80049fa:	2201      	movs	r2, #1
 80049fc:	601a      	str	r2, [r3, #0]
			V_absoulte_pris = V_pris_velo_PID;
 80049fe:	4b1a      	ldr	r3, [pc, #104]	@ (8004a68 <main+0x12d0>)
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	4a2d      	ldr	r2, [pc, #180]	@ (8004ab8 <main+0x1320>)
 8004a04:	6013      	str	r3, [r2, #0]
		}
		pwm_pris_velo = voltage_to_pwm(V_absoulte_pris);
 8004a06:	4b2c      	ldr	r3, [pc, #176]	@ (8004ab8 <main+0x1320>)
 8004a08:	edd3 7a00 	vldr	s15, [r3]
 8004a0c:	eeb0 0a67 	vmov.f32	s0, s15
 8004a10:	f000 fb78 	bl	8005104 <voltage_to_pwm>
 8004a14:	eef0 7a40 	vmov.f32	s15, s0
 8004a18:	4b28      	ldr	r3, [pc, #160]	@ (8004abc <main+0x1324>)
 8004a1a:	edc3 7a00 	vstr	s15, [r3]
//		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, DIR_24V);
//		__HAL_TIM_SET_COMPARE(&htim20, TIM_CHANNEL_1, pwm_pris_velo);

		if (V_rev_velo_PID < 0) {
 8004a1e:	4b1d      	ldr	r3, [pc, #116]	@ (8004a94 <main+0x12fc>)
 8004a20:	edd3 7a00 	vldr	s15, [r3]
 8004a24:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004a28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a2c:	d54c      	bpl.n	8004ac8 <main+0x1330>
			DIR_18V = 0;
 8004a2e:	4b24      	ldr	r3, [pc, #144]	@ (8004ac0 <main+0x1328>)
 8004a30:	2200      	movs	r2, #0
 8004a32:	601a      	str	r2, [r3, #0]
			V_absolute_rev = fabsf(V_rev_velo_PID);
 8004a34:	4b17      	ldr	r3, [pc, #92]	@ (8004a94 <main+0x12fc>)
 8004a36:	edd3 7a00 	vldr	s15, [r3]
 8004a3a:	eef0 7ae7 	vabs.f32	s15, s15
 8004a3e:	4b21      	ldr	r3, [pc, #132]	@ (8004ac4 <main+0x132c>)
 8004a40:	edc3 7a00 	vstr	s15, [r3]
 8004a44:	e04f      	b.n	8004ae6 <main+0x134e>
 8004a46:	bf00      	nop
 8004a48:	9999999a 	.word	0x9999999a
 8004a4c:	bfb99999 	.word	0xbfb99999
 8004a50:	aaaaaaab 	.word	0xaaaaaaab
 8004a54:	400aaaaa 	.word	0x400aaaaa
 8004a58:	9999999a 	.word	0x9999999a
 8004a5c:	3fb99999 	.word	0x3fb99999
 8004a60:	20000e08 	.word	0x20000e08
 8004a64:	20000df8 	.word	0x20000df8
 8004a68:	20000e38 	.word	0x20000e38
 8004a6c:	20000dbc 	.word	0x20000dbc
 8004a70:	200003f8 	.word	0x200003f8
 8004a74:	20000eac 	.word	0x20000eac
 8004a78:	20000444 	.word	0x20000444
 8004a7c:	200005b0 	.word	0x200005b0
 8004a80:	20000718 	.word	0x20000718
 8004a84:	20000e78 	.word	0x20000e78
 8004a88:	20000eb0 	.word	0x20000eb0
 8004a8c:	200011f4 	.word	0x200011f4
 8004a90:	20000ec4 	.word	0x20000ec4
 8004a94:	20000eb4 	.word	0x20000eb4
 8004a98:	20000e70 	.word	0x20000e70
 8004a9c:	20000dc0 	.word	0x20000dc0
 8004aa0:	20000e74 	.word	0x20000e74
 8004aa4:	2000043c 	.word	0x2000043c
 8004aa8:	20000728 	.word	0x20000728
 8004aac:	2000072c 	.word	0x2000072c
 8004ab0:	20000e84 	.word	0x20000e84
 8004ab4:	20000db4 	.word	0x20000db4
 8004ab8:	20000dfc 	.word	0x20000dfc
 8004abc:	20000e3c 	.word	0x20000e3c
 8004ac0:	20000db0 	.word	0x20000db0
 8004ac4:	20000ec8 	.word	0x20000ec8
		} else if (V_rev_velo_PID > 0) {
 8004ac8:	4b1b      	ldr	r3, [pc, #108]	@ (8004b38 <main+0x13a0>)
 8004aca:	edd3 7a00 	vldr	s15, [r3]
 8004ace:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004ad2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ad6:	dd06      	ble.n	8004ae6 <main+0x134e>
			DIR_18V = 1;
 8004ad8:	4b18      	ldr	r3, [pc, #96]	@ (8004b3c <main+0x13a4>)
 8004ada:	2201      	movs	r2, #1
 8004adc:	601a      	str	r2, [r3, #0]
			V_absolute_rev = V_rev_velo_PID;
 8004ade:	4b16      	ldr	r3, [pc, #88]	@ (8004b38 <main+0x13a0>)
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	4a17      	ldr	r2, [pc, #92]	@ (8004b40 <main+0x13a8>)
 8004ae4:	6013      	str	r3, [r2, #0]
		}
		V_plant = V_absolute_rev + voltage_dis_rev;
 8004ae6:	4b16      	ldr	r3, [pc, #88]	@ (8004b40 <main+0x13a8>)
 8004ae8:	ed93 7a00 	vldr	s14, [r3]
 8004aec:	4b15      	ldr	r3, [pc, #84]	@ (8004b44 <main+0x13ac>)
 8004aee:	edd3 7a00 	vldr	s15, [r3]
 8004af2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004af6:	4b14      	ldr	r3, [pc, #80]	@ (8004b48 <main+0x13b0>)
 8004af8:	edc3 7a00 	vstr	s15, [r3]
		if (V_plant > 18) {
 8004afc:	4b12      	ldr	r3, [pc, #72]	@ (8004b48 <main+0x13b0>)
 8004afe:	edd3 7a00 	vldr	s15, [r3]
 8004b02:	eeb3 7a02 	vmov.f32	s14, #50	@ 0x41900000  18.0
 8004b06:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004b0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b0e:	dd02      	ble.n	8004b16 <main+0x137e>
			V_plant = 18;
 8004b10:	4b0d      	ldr	r3, [pc, #52]	@ (8004b48 <main+0x13b0>)
 8004b12:	4a0e      	ldr	r2, [pc, #56]	@ (8004b4c <main+0x13b4>)
 8004b14:	601a      	str	r2, [r3, #0]
		}
		pwm_rev_velo = (V_plant / 18) * 65535;
 8004b16:	4b0c      	ldr	r3, [pc, #48]	@ (8004b48 <main+0x13b0>)
 8004b18:	ed93 7a00 	vldr	s14, [r3]
 8004b1c:	eef3 6a02 	vmov.f32	s13, #50	@ 0x41900000  18.0
 8004b20:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004b24:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 8004b50 <main+0x13b8>
 8004b28:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004b2c:	4b09      	ldr	r3, [pc, #36]	@ (8004b54 <main+0x13bc>)
 8004b2e:	edc3 7a00 	vstr	s15, [r3]
	while (1) {
 8004b32:	f7ff b898 	b.w	8003c66 <main+0x4ce>
 8004b36:	bf00      	nop
 8004b38:	20000eb4 	.word	0x20000eb4
 8004b3c:	20000db0 	.word	0x20000db0
 8004b40:	20000ec8 	.word	0x20000ec8
 8004b44:	20000db8 	.word	0x20000db8
 8004b48:	20000ecc 	.word	0x20000ecc
 8004b4c:	41900000 	.word	0x41900000
 8004b50:	477fff00 	.word	0x477fff00
 8004b54:	20000eb8 	.word	0x20000eb8

08004b58 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004b58:	b580      	push	{r7, lr}
 8004b5a:	b094      	sub	sp, #80	@ 0x50
 8004b5c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004b5e:	f107 0318 	add.w	r3, r7, #24
 8004b62:	2238      	movs	r2, #56	@ 0x38
 8004b64:	2100      	movs	r1, #0
 8004b66:	4618      	mov	r0, r3
 8004b68:	f00a fba4 	bl	800f2b4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004b6c:	1d3b      	adds	r3, r7, #4
 8004b6e:	2200      	movs	r2, #0
 8004b70:	601a      	str	r2, [r3, #0]
 8004b72:	605a      	str	r2, [r3, #4]
 8004b74:	609a      	str	r2, [r3, #8]
 8004b76:	60da      	str	r2, [r3, #12]
 8004b78:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8004b7a:	2000      	movs	r0, #0
 8004b7c:	f003 fc16 	bl	80083ac <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8004b80:	2302      	movs	r3, #2
 8004b82:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8004b84:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004b88:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8004b8a:	2340      	movs	r3, #64	@ 0x40
 8004b8c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004b8e:	2302      	movs	r3, #2
 8004b90:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8004b92:	2302      	movs	r3, #2
 8004b94:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8004b96:	2304      	movs	r3, #4
 8004b98:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8004b9a:	2355      	movs	r3, #85	@ 0x55
 8004b9c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8004b9e:	2302      	movs	r3, #2
 8004ba0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8004ba2:	2302      	movs	r3, #2
 8004ba4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8004ba6:	2302      	movs	r3, #2
 8004ba8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004baa:	f107 0318 	add.w	r3, r7, #24
 8004bae:	4618      	mov	r0, r3
 8004bb0:	f003 fcb0 	bl	8008514 <HAL_RCC_OscConfig>
 8004bb4:	4603      	mov	r3, r0
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d001      	beq.n	8004bbe <SystemClock_Config+0x66>
  {
    Error_Handler();
 8004bba:	f000 fbab 	bl	8005314 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004bbe:	230f      	movs	r3, #15
 8004bc0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004bc2:	2303      	movs	r3, #3
 8004bc4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004bc6:	2300      	movs	r3, #0
 8004bc8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8004bca:	2300      	movs	r3, #0
 8004bcc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004bce:	2300      	movs	r3, #0
 8004bd0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8004bd2:	1d3b      	adds	r3, r7, #4
 8004bd4:	2104      	movs	r1, #4
 8004bd6:	4618      	mov	r0, r3
 8004bd8:	f003 ffae 	bl	8008b38 <HAL_RCC_ClockConfig>
 8004bdc:	4603      	mov	r3, r0
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d001      	beq.n	8004be6 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8004be2:	f000 fb97 	bl	8005314 <Error_Handler>
  }
}
 8004be6:	bf00      	nop
 8004be8:	3750      	adds	r7, #80	@ 0x50
 8004bea:	46bd      	mov	sp, r7
 8004bec:	bd80      	pop	{r7, pc}
	...

08004bf0 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8004bf0:	b480      	push	{r7}
 8004bf2:	b083      	sub	sp, #12
 8004bf4:	af00      	add	r7, sp, #0
 8004bf6:	4603      	mov	r3, r0
 8004bf8:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == GPIO_PIN_9) { // Back Limit
 8004bfa:	88fb      	ldrh	r3, [r7, #6]
 8004bfc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004c00:	d103      	bne.n	8004c0a <HAL_GPIO_EXTI_Callback+0x1a>
		State = 9;
 8004c02:	4b1c      	ldr	r3, [pc, #112]	@ (8004c74 <HAL_GPIO_EXTI_Callback+0x84>)
 8004c04:	2209      	movs	r2, #9
 8004c06:	601a      	str	r2, [r3, #0]
	} else if (GPIO_Pin == GPIO_PIN_14) { // Upper Limit
		State = 14;
	} else if (GPIO_Pin == GPIO_PIN_15) { // Bottom Limit
		State = 15;
	}
}
 8004c08:	e02e      	b.n	8004c68 <HAL_GPIO_EXTI_Callback+0x78>
	} else if (GPIO_Pin == GPIO_PIN_10) { // Front Limit
 8004c0a:	88fb      	ldrh	r3, [r7, #6]
 8004c0c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c10:	d103      	bne.n	8004c1a <HAL_GPIO_EXTI_Callback+0x2a>
		State = 10;
 8004c12:	4b18      	ldr	r3, [pc, #96]	@ (8004c74 <HAL_GPIO_EXTI_Callback+0x84>)
 8004c14:	220a      	movs	r2, #10
 8004c16:	601a      	str	r2, [r3, #0]
}
 8004c18:	e026      	b.n	8004c68 <HAL_GPIO_EXTI_Callback+0x78>
	} else if (GPIO_Pin == GPIO_PIN_11) { // Emergency
 8004c1a:	88fb      	ldrh	r3, [r7, #6]
 8004c1c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004c20:	d103      	bne.n	8004c2a <HAL_GPIO_EXTI_Callback+0x3a>
		State = 11;
 8004c22:	4b14      	ldr	r3, [pc, #80]	@ (8004c74 <HAL_GPIO_EXTI_Callback+0x84>)
 8004c24:	220b      	movs	r2, #11
 8004c26:	601a      	str	r2, [r3, #0]
}
 8004c28:	e01e      	b.n	8004c68 <HAL_GPIO_EXTI_Callback+0x78>
	} else if (GPIO_Pin == GPIO_PIN_12) { // Right Proximity
 8004c2a:	88fb      	ldrh	r3, [r7, #6]
 8004c2c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c30:	d103      	bne.n	8004c3a <HAL_GPIO_EXTI_Callback+0x4a>
		State = 12;
 8004c32:	4b10      	ldr	r3, [pc, #64]	@ (8004c74 <HAL_GPIO_EXTI_Callback+0x84>)
 8004c34:	220c      	movs	r2, #12
 8004c36:	601a      	str	r2, [r3, #0]
}
 8004c38:	e016      	b.n	8004c68 <HAL_GPIO_EXTI_Callback+0x78>
	} else if (GPIO_Pin == GPIO_PIN_13) { // Left Proximity
 8004c3a:	88fb      	ldrh	r3, [r7, #6]
 8004c3c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004c40:	d103      	bne.n	8004c4a <HAL_GPIO_EXTI_Callback+0x5a>
		State = 13;
 8004c42:	4b0c      	ldr	r3, [pc, #48]	@ (8004c74 <HAL_GPIO_EXTI_Callback+0x84>)
 8004c44:	220d      	movs	r2, #13
 8004c46:	601a      	str	r2, [r3, #0]
}
 8004c48:	e00e      	b.n	8004c68 <HAL_GPIO_EXTI_Callback+0x78>
	} else if (GPIO_Pin == GPIO_PIN_14) { // Upper Limit
 8004c4a:	88fb      	ldrh	r3, [r7, #6]
 8004c4c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004c50:	d103      	bne.n	8004c5a <HAL_GPIO_EXTI_Callback+0x6a>
		State = 14;
 8004c52:	4b08      	ldr	r3, [pc, #32]	@ (8004c74 <HAL_GPIO_EXTI_Callback+0x84>)
 8004c54:	220e      	movs	r2, #14
 8004c56:	601a      	str	r2, [r3, #0]
}
 8004c58:	e006      	b.n	8004c68 <HAL_GPIO_EXTI_Callback+0x78>
	} else if (GPIO_Pin == GPIO_PIN_15) { // Bottom Limit
 8004c5a:	88fb      	ldrh	r3, [r7, #6]
 8004c5c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004c60:	d102      	bne.n	8004c68 <HAL_GPIO_EXTI_Callback+0x78>
		State = 15;
 8004c62:	4b04      	ldr	r3, [pc, #16]	@ (8004c74 <HAL_GPIO_EXTI_Callback+0x84>)
 8004c64:	220f      	movs	r2, #15
 8004c66:	601a      	str	r2, [r3, #0]
}
 8004c68:	bf00      	nop
 8004c6a:	370c      	adds	r7, #12
 8004c6c:	46bd      	mov	sp, r7
 8004c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c72:	4770      	bx	lr
 8004c74:	20000734 	.word	0x20000734

08004c78 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8004c78:	b480      	push	{r7}
 8004c7a:	b083      	sub	sp, #12
 8004c7c:	af00      	add	r7, sp, #0
 8004c7e:	6078      	str	r0, [r7, #4]
//	if (htim == &htim2) {
//		PS2_ReadData();
//		modbus_heartbeat(&hmodbus);
//	}
}
 8004c80:	bf00      	nop
 8004c82:	370c      	adds	r7, #12
 8004c84:	46bd      	mov	sp, r7
 8004c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c8a:	4770      	bx	lr

08004c8c <Prismatic_position_control>:

float Prismatic_position_control(float delta_posi) {
 8004c8c:	b480      	push	{r7}
 8004c8e:	b087      	sub	sp, #28
 8004c90:	af00      	add	r7, sp, #0
 8004c92:	ed87 0a01 	vstr	s0, [r7, #4]
	int anti_windup;
	error_posi_pris[0] = delta_posi;
 8004c96:	4a36      	ldr	r2, [pc, #216]	@ (8004d70 <Prismatic_position_control+0xe4>)
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	6013      	str	r3, [r2, #0]
//	Pris_posi_PID.Kp = 1;
//	Pris_posi_PID.Kd = 1;

	if (error_posi_pris[0] < 0 && error_posi_pris[1] > 0) {
 8004c9c:	4b34      	ldr	r3, [pc, #208]	@ (8004d70 <Prismatic_position_control+0xe4>)
 8004c9e:	edd3 7a00 	vldr	s15, [r3]
 8004ca2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004ca6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004caa:	d50a      	bpl.n	8004cc2 <Prismatic_position_control+0x36>
 8004cac:	4b30      	ldr	r3, [pc, #192]	@ (8004d70 <Prismatic_position_control+0xe4>)
 8004cae:	edd3 7a01 	vldr	s15, [r3, #4]
 8004cb2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004cb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004cba:	dd02      	ble.n	8004cc2 <Prismatic_position_control+0x36>
		anti_windup = 0;
 8004cbc:	2300      	movs	r3, #0
 8004cbe:	617b      	str	r3, [r7, #20]
 8004cc0:	e014      	b.n	8004cec <Prismatic_position_control+0x60>
	} else if (error_posi_pris[0] > 0 && error_posi_pris[1] < 0) {
 8004cc2:	4b2b      	ldr	r3, [pc, #172]	@ (8004d70 <Prismatic_position_control+0xe4>)
 8004cc4:	edd3 7a00 	vldr	s15, [r3]
 8004cc8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004ccc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004cd0:	dd0a      	ble.n	8004ce8 <Prismatic_position_control+0x5c>
 8004cd2:	4b27      	ldr	r3, [pc, #156]	@ (8004d70 <Prismatic_position_control+0xe4>)
 8004cd4:	edd3 7a01 	vldr	s15, [r3, #4]
 8004cd8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004cdc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ce0:	d502      	bpl.n	8004ce8 <Prismatic_position_control+0x5c>
		anti_windup = 0;
 8004ce2:	2300      	movs	r3, #0
 8004ce4:	617b      	str	r3, [r7, #20]
 8004ce6:	e001      	b.n	8004cec <Prismatic_position_control+0x60>
	} else {
		anti_windup = 1;
 8004ce8:	2301      	movs	r3, #1
 8004cea:	617b      	str	r3, [r7, #20]
 8004cec:	4b21      	ldr	r3, [pc, #132]	@ (8004d74 <Prismatic_position_control+0xe8>)
 8004cee:	613b      	str	r3, [r7, #16]
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	60fb      	str	r3, [r7, #12]
  float32_t in)
  {
    float32_t out;

    /* y[n] = y[n-1] + A0 * x[n] + A1 * x[n-1] + A2 * x[n-2]  */
    out = (S->A0 * in) +
 8004cf4:	693b      	ldr	r3, [r7, #16]
 8004cf6:	ed93 7a00 	vldr	s14, [r3]
 8004cfa:	edd7 7a03 	vldr	s15, [r7, #12]
 8004cfe:	ee27 7a27 	vmul.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 8004d02:	693b      	ldr	r3, [r7, #16]
 8004d04:	edd3 6a01 	vldr	s13, [r3, #4]
 8004d08:	693b      	ldr	r3, [r7, #16]
 8004d0a:	edd3 7a03 	vldr	s15, [r3, #12]
 8004d0e:	ee66 7aa7 	vmul.f32	s15, s13, s15
    out = (S->A0 * in) +
 8004d12:	ee37 7a27 	vadd.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 8004d16:	693b      	ldr	r3, [r7, #16]
 8004d18:	edd3 6a02 	vldr	s13, [r3, #8]
 8004d1c:	693b      	ldr	r3, [r7, #16]
 8004d1e:	edd3 7a04 	vldr	s15, [r3, #16]
 8004d22:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004d26:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004d2a:	693b      	ldr	r3, [r7, #16]
 8004d2c:	edd3 7a05 	vldr	s15, [r3, #20]
    out = (S->A0 * in) +
 8004d30:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004d34:	edc7 7a02 	vstr	s15, [r7, #8]

    /* Update state */
    S->state[1] = S->state[0];
 8004d38:	693b      	ldr	r3, [r7, #16]
 8004d3a:	68da      	ldr	r2, [r3, #12]
 8004d3c:	693b      	ldr	r3, [r7, #16]
 8004d3e:	611a      	str	r2, [r3, #16]
    S->state[0] = in;
 8004d40:	693b      	ldr	r3, [r7, #16]
 8004d42:	68fa      	ldr	r2, [r7, #12]
 8004d44:	60da      	str	r2, [r3, #12]
    S->state[2] = out;
 8004d46:	693b      	ldr	r3, [r7, #16]
 8004d48:	68ba      	ldr	r2, [r7, #8]
 8004d4a:	615a      	str	r2, [r3, #20]

    /* return to application */
    return (out);
 8004d4c:	68bb      	ldr	r3, [r7, #8]
//		Pris_posi_PID.Ki = 0;
//	} else {
//		Pris_posi_PID.Ki = 1;
//	}

	V_pris_posi_PID = arm_pid_f32(&Pris_posi_PID, delta_posi);
 8004d4e:	4a0a      	ldr	r2, [pc, #40]	@ (8004d78 <Prismatic_position_control+0xec>)
 8004d50:	6013      	str	r3, [r2, #0]

//	if (V_pris_posi_PID > 24) {
//		V_pris_posi_PID = 24;
//	}

	error_posi_pris[1] = error_posi_pris[0];
 8004d52:	4b07      	ldr	r3, [pc, #28]	@ (8004d70 <Prismatic_position_control+0xe4>)
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	4a06      	ldr	r2, [pc, #24]	@ (8004d70 <Prismatic_position_control+0xe4>)
 8004d58:	6053      	str	r3, [r2, #4]
	return V_pris_posi_PID;
 8004d5a:	4b07      	ldr	r3, [pc, #28]	@ (8004d78 <Prismatic_position_control+0xec>)
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	ee07 3a90 	vmov	s15, r3
}
 8004d62:	eeb0 0a67 	vmov.f32	s0, s15
 8004d66:	371c      	adds	r7, #28
 8004d68:	46bd      	mov	sp, r7
 8004d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d6e:	4770      	bx	lr
 8004d70:	20000e00 	.word	0x20000e00
 8004d74:	20000dcc 	.word	0x20000dcc
 8004d78:	20000df8 	.word	0x20000df8

08004d7c <Prismatic_velocity_control>:

float Prismatic_velocity_control(float delta_velo) {
 8004d7c:	b480      	push	{r7}
 8004d7e:	b087      	sub	sp, #28
 8004d80:	af00      	add	r7, sp, #0
 8004d82:	ed87 0a01 	vstr	s0, [r7, #4]
	int anti_windup;
	error_velo_pris[0] = delta_velo;
 8004d86:	4a4e      	ldr	r2, [pc, #312]	@ (8004ec0 <Prismatic_velocity_control+0x144>)
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	6013      	str	r3, [r2, #0]
//	Pris_velo_PID.Kp = 0.01;

	if (error_velo_pris[0] < 0 && error_velo_pris[1] > 0) {
 8004d8c:	4b4c      	ldr	r3, [pc, #304]	@ (8004ec0 <Prismatic_velocity_control+0x144>)
 8004d8e:	edd3 7a00 	vldr	s15, [r3]
 8004d92:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004d96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d9a:	d50a      	bpl.n	8004db2 <Prismatic_velocity_control+0x36>
 8004d9c:	4b48      	ldr	r3, [pc, #288]	@ (8004ec0 <Prismatic_velocity_control+0x144>)
 8004d9e:	edd3 7a01 	vldr	s15, [r3, #4]
 8004da2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004da6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004daa:	dd02      	ble.n	8004db2 <Prismatic_velocity_control+0x36>
		anti_windup = 0;
 8004dac:	2300      	movs	r3, #0
 8004dae:	617b      	str	r3, [r7, #20]
 8004db0:	e014      	b.n	8004ddc <Prismatic_velocity_control+0x60>
	} else if (error_velo_pris[0] > 0 && error_velo_pris[1] < 0) {
 8004db2:	4b43      	ldr	r3, [pc, #268]	@ (8004ec0 <Prismatic_velocity_control+0x144>)
 8004db4:	edd3 7a00 	vldr	s15, [r3]
 8004db8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004dbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004dc0:	dd0a      	ble.n	8004dd8 <Prismatic_velocity_control+0x5c>
 8004dc2:	4b3f      	ldr	r3, [pc, #252]	@ (8004ec0 <Prismatic_velocity_control+0x144>)
 8004dc4:	edd3 7a01 	vldr	s15, [r3, #4]
 8004dc8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004dcc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004dd0:	d502      	bpl.n	8004dd8 <Prismatic_velocity_control+0x5c>
		anti_windup = 0;
 8004dd2:	2300      	movs	r3, #0
 8004dd4:	617b      	str	r3, [r7, #20]
 8004dd6:	e001      	b.n	8004ddc <Prismatic_velocity_control+0x60>
	} else {
		anti_windup = 1;
 8004dd8:	2301      	movs	r3, #1
 8004dda:	617b      	str	r3, [r7, #20]
	}

	if (V_pris_velo_PID >= 24 && anti_windup == 0) {
 8004ddc:	4b39      	ldr	r3, [pc, #228]	@ (8004ec4 <Prismatic_velocity_control+0x148>)
 8004dde:	edd3 7a00 	vldr	s15, [r3]
 8004de2:	eeb3 7a08 	vmov.f32	s14, #56	@ 0x41c00000  24.0
 8004de6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004dea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004dee:	db07      	blt.n	8004e00 <Prismatic_velocity_control+0x84>
 8004df0:	697b      	ldr	r3, [r7, #20]
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d104      	bne.n	8004e00 <Prismatic_velocity_control+0x84>
		Pris_velo_PID.Ki = 0;
 8004df6:	4b34      	ldr	r3, [pc, #208]	@ (8004ec8 <Prismatic_velocity_control+0x14c>)
 8004df8:	f04f 0200 	mov.w	r2, #0
 8004dfc:	61da      	str	r2, [r3, #28]
 8004dfe:	e002      	b.n	8004e06 <Prismatic_velocity_control+0x8a>
	} else {
		Pris_velo_PID.Ki = 0.001;
 8004e00:	4b31      	ldr	r3, [pc, #196]	@ (8004ec8 <Prismatic_velocity_control+0x14c>)
 8004e02:	4a32      	ldr	r2, [pc, #200]	@ (8004ecc <Prismatic_velocity_control+0x150>)
 8004e04:	61da      	str	r2, [r3, #28]
 8004e06:	4b30      	ldr	r3, [pc, #192]	@ (8004ec8 <Prismatic_velocity_control+0x14c>)
 8004e08:	613b      	str	r3, [r7, #16]
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	60fb      	str	r3, [r7, #12]
    out = (S->A0 * in) +
 8004e0e:	693b      	ldr	r3, [r7, #16]
 8004e10:	ed93 7a00 	vldr	s14, [r3]
 8004e14:	edd7 7a03 	vldr	s15, [r7, #12]
 8004e18:	ee27 7a27 	vmul.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 8004e1c:	693b      	ldr	r3, [r7, #16]
 8004e1e:	edd3 6a01 	vldr	s13, [r3, #4]
 8004e22:	693b      	ldr	r3, [r7, #16]
 8004e24:	edd3 7a03 	vldr	s15, [r3, #12]
 8004e28:	ee66 7aa7 	vmul.f32	s15, s13, s15
    out = (S->A0 * in) +
 8004e2c:	ee37 7a27 	vadd.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 8004e30:	693b      	ldr	r3, [r7, #16]
 8004e32:	edd3 6a02 	vldr	s13, [r3, #8]
 8004e36:	693b      	ldr	r3, [r7, #16]
 8004e38:	edd3 7a04 	vldr	s15, [r3, #16]
 8004e3c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004e40:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004e44:	693b      	ldr	r3, [r7, #16]
 8004e46:	edd3 7a05 	vldr	s15, [r3, #20]
    out = (S->A0 * in) +
 8004e4a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004e4e:	edc7 7a02 	vstr	s15, [r7, #8]
    S->state[1] = S->state[0];
 8004e52:	693b      	ldr	r3, [r7, #16]
 8004e54:	68da      	ldr	r2, [r3, #12]
 8004e56:	693b      	ldr	r3, [r7, #16]
 8004e58:	611a      	str	r2, [r3, #16]
    S->state[0] = in;
 8004e5a:	693b      	ldr	r3, [r7, #16]
 8004e5c:	68fa      	ldr	r2, [r7, #12]
 8004e5e:	60da      	str	r2, [r3, #12]
    S->state[2] = out;
 8004e60:	693b      	ldr	r3, [r7, #16]
 8004e62:	68ba      	ldr	r2, [r7, #8]
 8004e64:	615a      	str	r2, [r3, #20]
    return (out);
 8004e66:	68bb      	ldr	r3, [r7, #8]
	}

	V_pris_velo_PID = arm_pid_f32(&Pris_velo_PID, delta_velo);
 8004e68:	4a16      	ldr	r2, [pc, #88]	@ (8004ec4 <Prismatic_velocity_control+0x148>)
 8004e6a:	6013      	str	r3, [r2, #0]

	if (V_pris_velo_PID > 24) {
 8004e6c:	4b15      	ldr	r3, [pc, #84]	@ (8004ec4 <Prismatic_velocity_control+0x148>)
 8004e6e:	edd3 7a00 	vldr	s15, [r3]
 8004e72:	eeb3 7a08 	vmov.f32	s14, #56	@ 0x41c00000  24.0
 8004e76:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004e7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e7e:	dd03      	ble.n	8004e88 <Prismatic_velocity_control+0x10c>
		V_pris_velo_PID = 24;
 8004e80:	4b10      	ldr	r3, [pc, #64]	@ (8004ec4 <Prismatic_velocity_control+0x148>)
 8004e82:	4a13      	ldr	r2, [pc, #76]	@ (8004ed0 <Prismatic_velocity_control+0x154>)
 8004e84:	601a      	str	r2, [r3, #0]
 8004e86:	e00c      	b.n	8004ea2 <Prismatic_velocity_control+0x126>
	} else if (V_pris_velo_PID < -24) {
 8004e88:	4b0e      	ldr	r3, [pc, #56]	@ (8004ec4 <Prismatic_velocity_control+0x148>)
 8004e8a:	edd3 7a00 	vldr	s15, [r3]
 8004e8e:	eebb 7a08 	vmov.f32	s14, #184	@ 0xc1c00000 -24.0
 8004e92:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004e96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e9a:	d502      	bpl.n	8004ea2 <Prismatic_velocity_control+0x126>
		V_pris_velo_PID = -24;
 8004e9c:	4b09      	ldr	r3, [pc, #36]	@ (8004ec4 <Prismatic_velocity_control+0x148>)
 8004e9e:	4a0d      	ldr	r2, [pc, #52]	@ (8004ed4 <Prismatic_velocity_control+0x158>)
 8004ea0:	601a      	str	r2, [r3, #0]
	}

	error_velo_pris[1] = error_velo_pris[0];
 8004ea2:	4b07      	ldr	r3, [pc, #28]	@ (8004ec0 <Prismatic_velocity_control+0x144>)
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	4a06      	ldr	r2, [pc, #24]	@ (8004ec0 <Prismatic_velocity_control+0x144>)
 8004ea8:	6053      	str	r3, [r2, #4]
	return V_pris_velo_PID;
 8004eaa:	4b06      	ldr	r3, [pc, #24]	@ (8004ec4 <Prismatic_velocity_control+0x148>)
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	ee07 3a90 	vmov	s15, r3
}
 8004eb2:	eeb0 0a67 	vmov.f32	s0, s15
 8004eb6:	371c      	adds	r7, #28
 8004eb8:	46bd      	mov	sp, r7
 8004eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ebe:	4770      	bx	lr
 8004ec0:	20000e40 	.word	0x20000e40
 8004ec4:	20000e38 	.word	0x20000e38
 8004ec8:	20000e0c 	.word	0x20000e0c
 8004ecc:	3a83126f 	.word	0x3a83126f
 8004ed0:	41c00000 	.word	0x41c00000
 8004ed4:	c1c00000 	.word	0xc1c00000

08004ed8 <Revolute_position_control>:

float Revolute_position_control(float delta_posi) {
 8004ed8:	b480      	push	{r7}
 8004eda:	b087      	sub	sp, #28
 8004edc:	af00      	add	r7, sp, #0
 8004ede:	ed87 0a01 	vstr	s0, [r7, #4]
	int anti_windup;
	error_posi_rev[0] = delta_posi;
 8004ee2:	4a36      	ldr	r2, [pc, #216]	@ (8004fbc <Revolute_position_control+0xe4>)
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	6013      	str	r3, [r2, #0]
//	Rev_posi_PID.Kp = 1;
//	Rev_posi_PID.Kd = 1;

	if (error_posi_rev[0] < 0 && error_posi_rev[1] > 0) {
 8004ee8:	4b34      	ldr	r3, [pc, #208]	@ (8004fbc <Revolute_position_control+0xe4>)
 8004eea:	edd3 7a00 	vldr	s15, [r3]
 8004eee:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004ef2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ef6:	d50a      	bpl.n	8004f0e <Revolute_position_control+0x36>
 8004ef8:	4b30      	ldr	r3, [pc, #192]	@ (8004fbc <Revolute_position_control+0xe4>)
 8004efa:	edd3 7a01 	vldr	s15, [r3, #4]
 8004efe:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004f02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f06:	dd02      	ble.n	8004f0e <Revolute_position_control+0x36>
		anti_windup = 0;
 8004f08:	2300      	movs	r3, #0
 8004f0a:	617b      	str	r3, [r7, #20]
 8004f0c:	e014      	b.n	8004f38 <Revolute_position_control+0x60>
	} else if (error_posi_rev[0] > 0 && error_posi_rev[1] < 0) {
 8004f0e:	4b2b      	ldr	r3, [pc, #172]	@ (8004fbc <Revolute_position_control+0xe4>)
 8004f10:	edd3 7a00 	vldr	s15, [r3]
 8004f14:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004f18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f1c:	dd0a      	ble.n	8004f34 <Revolute_position_control+0x5c>
 8004f1e:	4b27      	ldr	r3, [pc, #156]	@ (8004fbc <Revolute_position_control+0xe4>)
 8004f20:	edd3 7a01 	vldr	s15, [r3, #4]
 8004f24:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004f28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f2c:	d502      	bpl.n	8004f34 <Revolute_position_control+0x5c>
		anti_windup = 0;
 8004f2e:	2300      	movs	r3, #0
 8004f30:	617b      	str	r3, [r7, #20]
 8004f32:	e001      	b.n	8004f38 <Revolute_position_control+0x60>
	} else {
		anti_windup = 1;
 8004f34:	2301      	movs	r3, #1
 8004f36:	617b      	str	r3, [r7, #20]
 8004f38:	4b21      	ldr	r3, [pc, #132]	@ (8004fc0 <Revolute_position_control+0xe8>)
 8004f3a:	613b      	str	r3, [r7, #16]
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	60fb      	str	r3, [r7, #12]
    out = (S->A0 * in) +
 8004f40:	693b      	ldr	r3, [r7, #16]
 8004f42:	ed93 7a00 	vldr	s14, [r3]
 8004f46:	edd7 7a03 	vldr	s15, [r7, #12]
 8004f4a:	ee27 7a27 	vmul.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 8004f4e:	693b      	ldr	r3, [r7, #16]
 8004f50:	edd3 6a01 	vldr	s13, [r3, #4]
 8004f54:	693b      	ldr	r3, [r7, #16]
 8004f56:	edd3 7a03 	vldr	s15, [r3, #12]
 8004f5a:	ee66 7aa7 	vmul.f32	s15, s13, s15
    out = (S->A0 * in) +
 8004f5e:	ee37 7a27 	vadd.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 8004f62:	693b      	ldr	r3, [r7, #16]
 8004f64:	edd3 6a02 	vldr	s13, [r3, #8]
 8004f68:	693b      	ldr	r3, [r7, #16]
 8004f6a:	edd3 7a04 	vldr	s15, [r3, #16]
 8004f6e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004f72:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004f76:	693b      	ldr	r3, [r7, #16]
 8004f78:	edd3 7a05 	vldr	s15, [r3, #20]
    out = (S->A0 * in) +
 8004f7c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004f80:	edc7 7a02 	vstr	s15, [r7, #8]
    S->state[1] = S->state[0];
 8004f84:	693b      	ldr	r3, [r7, #16]
 8004f86:	68da      	ldr	r2, [r3, #12]
 8004f88:	693b      	ldr	r3, [r7, #16]
 8004f8a:	611a      	str	r2, [r3, #16]
    S->state[0] = in;
 8004f8c:	693b      	ldr	r3, [r7, #16]
 8004f8e:	68fa      	ldr	r2, [r7, #12]
 8004f90:	60da      	str	r2, [r3, #12]
    S->state[2] = out;
 8004f92:	693b      	ldr	r3, [r7, #16]
 8004f94:	68ba      	ldr	r2, [r7, #8]
 8004f96:	615a      	str	r2, [r3, #20]
    return (out);
 8004f98:	68bb      	ldr	r3, [r7, #8]
//		Rev_posi_PID.Ki = 0;
//	} else {
//		Rev_posi_PID.Ki = 1;
//	}

	V_rev_posi_PID = arm_pid_f32(&Rev_posi_PID, delta_posi);
 8004f9a:	4a0a      	ldr	r2, [pc, #40]	@ (8004fc4 <Revolute_position_control+0xec>)
 8004f9c:	6013      	str	r3, [r2, #0]

//	if (V_rev_posi_PID > 24) {
//		V_rev_posi_PID = 24;
//	}

	error_posi_rev[1] = error_posi_rev[0];
 8004f9e:	4b07      	ldr	r3, [pc, #28]	@ (8004fbc <Revolute_position_control+0xe4>)
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	4a06      	ldr	r2, [pc, #24]	@ (8004fbc <Revolute_position_control+0xe4>)
 8004fa4:	6053      	str	r3, [r2, #4]
	return V_rev_posi_PID;
 8004fa6:	4b07      	ldr	r3, [pc, #28]	@ (8004fc4 <Revolute_position_control+0xec>)
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	ee07 3a90 	vmov	s15, r3
}
 8004fae:	eeb0 0a67 	vmov.f32	s0, s15
 8004fb2:	371c      	adds	r7, #28
 8004fb4:	46bd      	mov	sp, r7
 8004fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fba:	4770      	bx	lr
 8004fbc:	20000e7c 	.word	0x20000e7c
 8004fc0:	20000e4c 	.word	0x20000e4c
 8004fc4:	20000e78 	.word	0x20000e78

08004fc8 <Revolute_velocity_control>:

float Revolute_velocity_control(float delta_velo) {
 8004fc8:	b480      	push	{r7}
 8004fca:	b087      	sub	sp, #28
 8004fcc:	af00      	add	r7, sp, #0
 8004fce:	ed87 0a01 	vstr	s0, [r7, #4]
	int anti_windup;
	error_velo_rev[0] = delta_velo;
 8004fd2:	4a47      	ldr	r2, [pc, #284]	@ (80050f0 <Revolute_velocity_control+0x128>)
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	6013      	str	r3, [r2, #0]
//	Rev_velo_PID.Kp = 0.01;

	if (error_velo_rev[0] < 0 && error_velo_rev[1] > 0) {
 8004fd8:	4b45      	ldr	r3, [pc, #276]	@ (80050f0 <Revolute_velocity_control+0x128>)
 8004fda:	edd3 7a00 	vldr	s15, [r3]
 8004fde:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004fe2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004fe6:	d50a      	bpl.n	8004ffe <Revolute_velocity_control+0x36>
 8004fe8:	4b41      	ldr	r3, [pc, #260]	@ (80050f0 <Revolute_velocity_control+0x128>)
 8004fea:	edd3 7a01 	vldr	s15, [r3, #4]
 8004fee:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004ff2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ff6:	dd02      	ble.n	8004ffe <Revolute_velocity_control+0x36>
		anti_windup = 0;
 8004ff8:	2300      	movs	r3, #0
 8004ffa:	617b      	str	r3, [r7, #20]
 8004ffc:	e014      	b.n	8005028 <Revolute_velocity_control+0x60>
	} else if (error_velo_rev[0] > 0 && error_velo_rev[1] < 0) {
 8004ffe:	4b3c      	ldr	r3, [pc, #240]	@ (80050f0 <Revolute_velocity_control+0x128>)
 8005000:	edd3 7a00 	vldr	s15, [r3]
 8005004:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005008:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800500c:	dd0a      	ble.n	8005024 <Revolute_velocity_control+0x5c>
 800500e:	4b38      	ldr	r3, [pc, #224]	@ (80050f0 <Revolute_velocity_control+0x128>)
 8005010:	edd3 7a01 	vldr	s15, [r3, #4]
 8005014:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005018:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800501c:	d502      	bpl.n	8005024 <Revolute_velocity_control+0x5c>
		anti_windup = 0;
 800501e:	2300      	movs	r3, #0
 8005020:	617b      	str	r3, [r7, #20]
 8005022:	e001      	b.n	8005028 <Revolute_velocity_control+0x60>
	} else {
		anti_windup = 1;
 8005024:	2301      	movs	r3, #1
 8005026:	617b      	str	r3, [r7, #20]
	}

	if (V_rev_velo_PID >= 18 && anti_windup == 0) {
 8005028:	4b32      	ldr	r3, [pc, #200]	@ (80050f4 <Revolute_velocity_control+0x12c>)
 800502a:	edd3 7a00 	vldr	s15, [r3]
 800502e:	eeb3 7a02 	vmov.f32	s14, #50	@ 0x41900000  18.0
 8005032:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005036:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800503a:	db07      	blt.n	800504c <Revolute_velocity_control+0x84>
 800503c:	697b      	ldr	r3, [r7, #20]
 800503e:	2b00      	cmp	r3, #0
 8005040:	d104      	bne.n	800504c <Revolute_velocity_control+0x84>
		Rev_velo_PID.Ki = 0;
 8005042:	4b2d      	ldr	r3, [pc, #180]	@ (80050f8 <Revolute_velocity_control+0x130>)
 8005044:	f04f 0200 	mov.w	r2, #0
 8005048:	61da      	str	r2, [r3, #28]
 800504a:	e002      	b.n	8005052 <Revolute_velocity_control+0x8a>
	} else {
		Rev_velo_PID.Ki = 0.001;
 800504c:	4b2a      	ldr	r3, [pc, #168]	@ (80050f8 <Revolute_velocity_control+0x130>)
 800504e:	4a2b      	ldr	r2, [pc, #172]	@ (80050fc <Revolute_velocity_control+0x134>)
 8005050:	61da      	str	r2, [r3, #28]
	}

	if (V_rev_velo_PID > 18) {
 8005052:	4b28      	ldr	r3, [pc, #160]	@ (80050f4 <Revolute_velocity_control+0x12c>)
 8005054:	edd3 7a00 	vldr	s15, [r3]
 8005058:	eeb3 7a02 	vmov.f32	s14, #50	@ 0x41900000  18.0
 800505c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005060:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005064:	dd02      	ble.n	800506c <Revolute_velocity_control+0xa4>
		V_rev_velo_PID = 18;
 8005066:	4b23      	ldr	r3, [pc, #140]	@ (80050f4 <Revolute_velocity_control+0x12c>)
 8005068:	4a25      	ldr	r2, [pc, #148]	@ (8005100 <Revolute_velocity_control+0x138>)
 800506a:	601a      	str	r2, [r3, #0]
 800506c:	4b22      	ldr	r3, [pc, #136]	@ (80050f8 <Revolute_velocity_control+0x130>)
 800506e:	613b      	str	r3, [r7, #16]
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	60fb      	str	r3, [r7, #12]
    out = (S->A0 * in) +
 8005074:	693b      	ldr	r3, [r7, #16]
 8005076:	ed93 7a00 	vldr	s14, [r3]
 800507a:	edd7 7a03 	vldr	s15, [r7, #12]
 800507e:	ee27 7a27 	vmul.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 8005082:	693b      	ldr	r3, [r7, #16]
 8005084:	edd3 6a01 	vldr	s13, [r3, #4]
 8005088:	693b      	ldr	r3, [r7, #16]
 800508a:	edd3 7a03 	vldr	s15, [r3, #12]
 800508e:	ee66 7aa7 	vmul.f32	s15, s13, s15
    out = (S->A0 * in) +
 8005092:	ee37 7a27 	vadd.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 8005096:	693b      	ldr	r3, [r7, #16]
 8005098:	edd3 6a02 	vldr	s13, [r3, #8]
 800509c:	693b      	ldr	r3, [r7, #16]
 800509e:	edd3 7a04 	vldr	s15, [r3, #16]
 80050a2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80050a6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80050aa:	693b      	ldr	r3, [r7, #16]
 80050ac:	edd3 7a05 	vldr	s15, [r3, #20]
    out = (S->A0 * in) +
 80050b0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80050b4:	edc7 7a02 	vstr	s15, [r7, #8]
    S->state[1] = S->state[0];
 80050b8:	693b      	ldr	r3, [r7, #16]
 80050ba:	68da      	ldr	r2, [r3, #12]
 80050bc:	693b      	ldr	r3, [r7, #16]
 80050be:	611a      	str	r2, [r3, #16]
    S->state[0] = in;
 80050c0:	693b      	ldr	r3, [r7, #16]
 80050c2:	68fa      	ldr	r2, [r7, #12]
 80050c4:	60da      	str	r2, [r3, #12]
    S->state[2] = out;
 80050c6:	693b      	ldr	r3, [r7, #16]
 80050c8:	68ba      	ldr	r2, [r7, #8]
 80050ca:	615a      	str	r2, [r3, #20]
    return (out);
 80050cc:	68bb      	ldr	r3, [r7, #8]
	}

	V_rev_velo_PID = arm_pid_f32(&Rev_velo_PID, delta_velo);
 80050ce:	4a09      	ldr	r2, [pc, #36]	@ (80050f4 <Revolute_velocity_control+0x12c>)
 80050d0:	6013      	str	r3, [r2, #0]
	error_velo_rev[1] = error_velo_rev[0];
 80050d2:	4b07      	ldr	r3, [pc, #28]	@ (80050f0 <Revolute_velocity_control+0x128>)
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	4a06      	ldr	r2, [pc, #24]	@ (80050f0 <Revolute_velocity_control+0x128>)
 80050d8:	6053      	str	r3, [r2, #4]
	return V_rev_velo_PID;
 80050da:	4b06      	ldr	r3, [pc, #24]	@ (80050f4 <Revolute_velocity_control+0x12c>)
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	ee07 3a90 	vmov	s15, r3
}
 80050e2:	eeb0 0a67 	vmov.f32	s0, s15
 80050e6:	371c      	adds	r7, #28
 80050e8:	46bd      	mov	sp, r7
 80050ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ee:	4770      	bx	lr
 80050f0:	20000ebc 	.word	0x20000ebc
 80050f4:	20000eb4 	.word	0x20000eb4
 80050f8:	20000e88 	.word	0x20000e88
 80050fc:	3a83126f 	.word	0x3a83126f
 8005100:	41900000 	.word	0x41900000

08005104 <voltage_to_pwm>:

float voltage_to_pwm(float voltage) {
 8005104:	b480      	push	{r7}
 8005106:	b085      	sub	sp, #20
 8005108:	af00      	add	r7, sp, #0
 800510a:	ed87 0a01 	vstr	s0, [r7, #4]
	float pwm = (voltage * 65535) / 24;
 800510e:	edd7 7a01 	vldr	s15, [r7, #4]
 8005112:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 800513c <voltage_to_pwm+0x38>
 8005116:	ee27 7a87 	vmul.f32	s14, s15, s14
 800511a:	eef3 6a08 	vmov.f32	s13, #56	@ 0x41c00000  24.0
 800511e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005122:	edc7 7a03 	vstr	s15, [r7, #12]
	return pwm;
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	ee07 3a90 	vmov	s15, r3
}
 800512c:	eeb0 0a67 	vmov.f32	s0, s15
 8005130:	3714      	adds	r7, #20
 8005132:	46bd      	mov	sp, r7
 8005134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005138:	4770      	bx	lr
 800513a:	bf00      	nop
 800513c:	477fff00 	.word	0x477fff00

08005140 <Revolute_dis>:
//	float load = 0.01 / (2.0 * (22.0/7.0) * 4.0 * motor.Kt_Pri);
//	voltage_dis = (disturbance_feedforward_pri(&motor, load)) * (0.3*9.81) * gain_disturbance; //  sin(theta)
//	return voltage_dis;
//}

float Revolute_dis() {
 8005140:	b5b0      	push	{r4, r5, r7, lr}
 8005142:	af00      	add	r7, sp, #0
	load = (8.2 * 9.81 * 0.45
			* sinf(Encoder_GetPosition(&encoder2) / (100.0 / 30.0)))
 8005144:	486c      	ldr	r0, [pc, #432]	@ (80052f8 <Revolute_dis+0x1b8>)
 8005146:	f7fc ff51 	bl	8001fec <Encoder_GetPosition>
 800514a:	ee10 3a10 	vmov	r3, s0
 800514e:	4618      	mov	r0, r3
 8005150:	f7fb f9c6 	bl	80004e0 <__aeabi_f2d>
 8005154:	a35e      	add	r3, pc, #376	@ (adr r3, 80052d0 <Revolute_dis+0x190>)
 8005156:	e9d3 2300 	ldrd	r2, r3, [r3]
 800515a:	f7fb fb43 	bl	80007e4 <__aeabi_ddiv>
 800515e:	4602      	mov	r2, r0
 8005160:	460b      	mov	r3, r1
 8005162:	4610      	mov	r0, r2
 8005164:	4619      	mov	r1, r3
 8005166:	f7fb fce3 	bl	8000b30 <__aeabi_d2f>
 800516a:	4603      	mov	r3, r0
 800516c:	ee00 3a10 	vmov	s0, r3
 8005170:	f00a fa1a 	bl	800f5a8 <sinf>
 8005174:	ee10 3a10 	vmov	r3, s0
 8005178:	4618      	mov	r0, r3
 800517a:	f7fb f9b1 	bl	80004e0 <__aeabi_f2d>
 800517e:	a356      	add	r3, pc, #344	@ (adr r3, 80052d8 <Revolute_dis+0x198>)
 8005180:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005184:	f7fb fa04 	bl	8000590 <__aeabi_dmul>
 8005188:	4602      	mov	r2, r0
 800518a:	460b      	mov	r3, r1
 800518c:	4614      	mov	r4, r2
 800518e:	461d      	mov	r5, r3
			+ (0.3 * 9.81
					* sinf(Encoder_GetPosition(&encoder2) / (100.0 / 30.0))
 8005190:	4859      	ldr	r0, [pc, #356]	@ (80052f8 <Revolute_dis+0x1b8>)
 8005192:	f7fc ff2b 	bl	8001fec <Encoder_GetPosition>
 8005196:	ee10 3a10 	vmov	r3, s0
 800519a:	4618      	mov	r0, r3
 800519c:	f7fb f9a0 	bl	80004e0 <__aeabi_f2d>
 80051a0:	a34b      	add	r3, pc, #300	@ (adr r3, 80052d0 <Revolute_dis+0x190>)
 80051a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051a6:	f7fb fb1d 	bl	80007e4 <__aeabi_ddiv>
 80051aa:	4602      	mov	r2, r0
 80051ac:	460b      	mov	r3, r1
 80051ae:	4610      	mov	r0, r2
 80051b0:	4619      	mov	r1, r3
 80051b2:	f7fb fcbd 	bl	8000b30 <__aeabi_d2f>
 80051b6:	4603      	mov	r3, r0
 80051b8:	ee00 3a10 	vmov	s0, r3
 80051bc:	f00a f9f4 	bl	800f5a8 <sinf>
 80051c0:	ee10 3a10 	vmov	r3, s0
 80051c4:	4618      	mov	r0, r3
 80051c6:	f7fb f98b 	bl	80004e0 <__aeabi_f2d>
 80051ca:	a345      	add	r3, pc, #276	@ (adr r3, 80052e0 <Revolute_dis+0x1a0>)
 80051cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051d0:	f7fb f9de 	bl	8000590 <__aeabi_dmul>
 80051d4:	4602      	mov	r2, r0
 80051d6:	460b      	mov	r3, r1
 80051d8:	4610      	mov	r0, r2
 80051da:	4619      	mov	r1, r3
					* 0.4);
 80051dc:	a342      	add	r3, pc, #264	@ (adr r3, 80052e8 <Revolute_dis+0x1a8>)
 80051de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051e2:	f7fb f9d5 	bl	8000590 <__aeabi_dmul>
 80051e6:	4602      	mov	r2, r0
 80051e8:	460b      	mov	r3, r1
			+ (0.3 * 9.81
 80051ea:	4620      	mov	r0, r4
 80051ec:	4629      	mov	r1, r5
 80051ee:	f7fb f819 	bl	8000224 <__adddf3>
 80051f2:	4602      	mov	r2, r0
 80051f4:	460b      	mov	r3, r1
 80051f6:	4610      	mov	r0, r2
 80051f8:	4619      	mov	r1, r3
 80051fa:	f7fb fc99 	bl	8000b30 <__aeabi_d2f>
 80051fe:	4603      	mov	r3, r0
	load = (8.2 * 9.81 * 0.45
 8005200:	4a3e      	ldr	r2, [pc, #248]	@ (80052fc <Revolute_dis+0x1bc>)
 8005202:	6013      	str	r3, [r2, #0]
	sine = sinf(Encoder_GetPosition(&encoder2) / (100.0 / 30.0));
 8005204:	483c      	ldr	r0, [pc, #240]	@ (80052f8 <Revolute_dis+0x1b8>)
 8005206:	f7fc fef1 	bl	8001fec <Encoder_GetPosition>
 800520a:	ee10 3a10 	vmov	r3, s0
 800520e:	4618      	mov	r0, r3
 8005210:	f7fb f966 	bl	80004e0 <__aeabi_f2d>
 8005214:	a32e      	add	r3, pc, #184	@ (adr r3, 80052d0 <Revolute_dis+0x190>)
 8005216:	e9d3 2300 	ldrd	r2, r3, [r3]
 800521a:	f7fb fae3 	bl	80007e4 <__aeabi_ddiv>
 800521e:	4602      	mov	r2, r0
 8005220:	460b      	mov	r3, r1
 8005222:	4610      	mov	r0, r2
 8005224:	4619      	mov	r1, r3
 8005226:	f7fb fc83 	bl	8000b30 <__aeabi_d2f>
 800522a:	4603      	mov	r3, r0
 800522c:	ee00 3a10 	vmov	s0, r3
 8005230:	f00a f9ba 	bl	800f5a8 <sinf>
 8005234:	eef0 7a40 	vmov.f32	s15, s0
 8005238:	4b31      	ldr	r3, [pc, #196]	@ (8005300 <Revolute_dis+0x1c0>)
 800523a:	edc3 7a00 	vstr	s15, [r3]
	encoder = Encoder_GetPosition(&encoder2) / (100.0 / 30.0);
 800523e:	482e      	ldr	r0, [pc, #184]	@ (80052f8 <Revolute_dis+0x1b8>)
 8005240:	f7fc fed4 	bl	8001fec <Encoder_GetPosition>
 8005244:	ee10 3a10 	vmov	r3, s0
 8005248:	4618      	mov	r0, r3
 800524a:	f7fb f949 	bl	80004e0 <__aeabi_f2d>
 800524e:	a320      	add	r3, pc, #128	@ (adr r3, 80052d0 <Revolute_dis+0x190>)
 8005250:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005254:	f7fb fac6 	bl	80007e4 <__aeabi_ddiv>
 8005258:	4602      	mov	r2, r0
 800525a:	460b      	mov	r3, r1
 800525c:	4610      	mov	r0, r2
 800525e:	4619      	mov	r1, r3
 8005260:	f7fb fc66 	bl	8000b30 <__aeabi_d2f>
 8005264:	4603      	mov	r3, r0
 8005266:	4a27      	ldr	r2, [pc, #156]	@ (8005304 <Revolute_dis+0x1c4>)
 8005268:	6013      	str	r3, [r2, #0]
//	load = (8.2 * 9.81 * 0.45 * cosf(1.57)) + (0.3 * 9.81 * cosf(1.57) * 0.4);
//	voltage_dis_rev = (disturbance_feedforward(&Rev_motor, load)) * gain_disturbance_rev;
	voltage_dis_rev = (Rev_motor.R_Rev / Rev_motor.Ke_Rev) * kf_rev.x_data[2]
 800526a:	4b27      	ldr	r3, [pc, #156]	@ (8005308 <Revolute_dis+0x1c8>)
 800526c:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
 8005270:	4b25      	ldr	r3, [pc, #148]	@ (8005308 <Revolute_dis+0x1c8>)
 8005272:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8005276:	f7fb fab5 	bl	80007e4 <__aeabi_ddiv>
 800527a:	4602      	mov	r2, r0
 800527c:	460b      	mov	r3, r1
 800527e:	4614      	mov	r4, r2
 8005280:	461d      	mov	r5, r3
 8005282:	4b22      	ldr	r3, [pc, #136]	@ (800530c <Revolute_dis+0x1cc>)
 8005284:	f8d3 323c 	ldr.w	r3, [r3, #572]	@ 0x23c
 8005288:	4618      	mov	r0, r3
 800528a:	f7fb f929 	bl	80004e0 <__aeabi_f2d>
 800528e:	4602      	mov	r2, r0
 8005290:	460b      	mov	r3, r1
			* 1.0 / 3.3;
 8005292:	4620      	mov	r0, r4
 8005294:	4629      	mov	r1, r5
 8005296:	f7fb f97b 	bl	8000590 <__aeabi_dmul>
 800529a:	4602      	mov	r2, r0
 800529c:	460b      	mov	r3, r1
 800529e:	4610      	mov	r0, r2
 80052a0:	4619      	mov	r1, r3
 80052a2:	a313      	add	r3, pc, #76	@ (adr r3, 80052f0 <Revolute_dis+0x1b0>)
 80052a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052a8:	f7fb fa9c 	bl	80007e4 <__aeabi_ddiv>
 80052ac:	4602      	mov	r2, r0
 80052ae:	460b      	mov	r3, r1
 80052b0:	4610      	mov	r0, r2
 80052b2:	4619      	mov	r1, r3
 80052b4:	f7fb fc3c 	bl	8000b30 <__aeabi_d2f>
 80052b8:	4603      	mov	r3, r0
	voltage_dis_rev = (Rev_motor.R_Rev / Rev_motor.Ke_Rev) * kf_rev.x_data[2]
 80052ba:	4a15      	ldr	r2, [pc, #84]	@ (8005310 <Revolute_dis+0x1d0>)
 80052bc:	6013      	str	r3, [r2, #0]
	return voltage_dis_rev;
 80052be:	4b14      	ldr	r3, [pc, #80]	@ (8005310 <Revolute_dis+0x1d0>)
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	ee07 3a90 	vmov	s15, r3
}
 80052c6:	eeb0 0a67 	vmov.f32	s0, s15
 80052ca:	bdb0      	pop	{r4, r5, r7, pc}
 80052cc:	f3af 8000 	nop.w
 80052d0:	aaaaaaab 	.word	0xaaaaaaab
 80052d4:	400aaaaa 	.word	0x400aaaaa
 80052d8:	8e219652 	.word	0x8e219652
 80052dc:	40421975 	.word	0x40421975
 80052e0:	95810625 	.word	0x95810625
 80052e4:	40078b43 	.word	0x40078b43
 80052e8:	9999999a 	.word	0x9999999a
 80052ec:	3fd99999 	.word	0x3fd99999
 80052f0:	66666666 	.word	0x66666666
 80052f4:	400a6666 	.word	0x400a6666
 80052f8:	200003f8 	.word	0x200003f8
 80052fc:	200015a8 	.word	0x200015a8
 8005300:	200015ac 	.word	0x200015ac
 8005304:	200015b0 	.word	0x200015b0
 8005308:	20001550 	.word	0x20001550
 800530c:	200011f4 	.word	0x200011f4
 8005310:	20000db8 	.word	0x20000db8

08005314 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8005314:	b480      	push	{r7}
 8005316:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8005318:	b672      	cpsid	i
}
 800531a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 800531c:	bf00      	nop
 800531e:	e7fd      	b.n	800531c <Error_Handler+0x8>

08005320 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8005320:	b580      	push	{r7, lr}
 8005322:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8005324:	4b1b      	ldr	r3, [pc, #108]	@ (8005394 <MX_SPI1_Init+0x74>)
 8005326:	4a1c      	ldr	r2, [pc, #112]	@ (8005398 <MX_SPI1_Init+0x78>)
 8005328:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800532a:	4b1a      	ldr	r3, [pc, #104]	@ (8005394 <MX_SPI1_Init+0x74>)
 800532c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8005330:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8005332:	4b18      	ldr	r3, [pc, #96]	@ (8005394 <MX_SPI1_Init+0x74>)
 8005334:	2200      	movs	r2, #0
 8005336:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8005338:	4b16      	ldr	r3, [pc, #88]	@ (8005394 <MX_SPI1_Init+0x74>)
 800533a:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800533e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8005340:	4b14      	ldr	r3, [pc, #80]	@ (8005394 <MX_SPI1_Init+0x74>)
 8005342:	2202      	movs	r2, #2
 8005344:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8005346:	4b13      	ldr	r3, [pc, #76]	@ (8005394 <MX_SPI1_Init+0x74>)
 8005348:	2201      	movs	r2, #1
 800534a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800534c:	4b11      	ldr	r3, [pc, #68]	@ (8005394 <MX_SPI1_Init+0x74>)
 800534e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005352:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8005354:	4b0f      	ldr	r3, [pc, #60]	@ (8005394 <MX_SPI1_Init+0x74>)
 8005356:	2238      	movs	r2, #56	@ 0x38
 8005358:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_LSB;
 800535a:	4b0e      	ldr	r3, [pc, #56]	@ (8005394 <MX_SPI1_Init+0x74>)
 800535c:	2280      	movs	r2, #128	@ 0x80
 800535e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8005360:	4b0c      	ldr	r3, [pc, #48]	@ (8005394 <MX_SPI1_Init+0x74>)
 8005362:	2200      	movs	r2, #0
 8005364:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005366:	4b0b      	ldr	r3, [pc, #44]	@ (8005394 <MX_SPI1_Init+0x74>)
 8005368:	2200      	movs	r2, #0
 800536a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 800536c:	4b09      	ldr	r3, [pc, #36]	@ (8005394 <MX_SPI1_Init+0x74>)
 800536e:	2207      	movs	r2, #7
 8005370:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8005372:	4b08      	ldr	r3, [pc, #32]	@ (8005394 <MX_SPI1_Init+0x74>)
 8005374:	2200      	movs	r2, #0
 8005376:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8005378:	4b06      	ldr	r3, [pc, #24]	@ (8005394 <MX_SPI1_Init+0x74>)
 800537a:	2200      	movs	r2, #0
 800537c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800537e:	4805      	ldr	r0, [pc, #20]	@ (8005394 <MX_SPI1_Init+0x74>)
 8005380:	f004 f844 	bl	800940c <HAL_SPI_Init>
 8005384:	4603      	mov	r3, r0
 8005386:	2b00      	cmp	r3, #0
 8005388:	d001      	beq.n	800538e <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800538a:	f7ff ffc3 	bl	8005314 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800538e:	bf00      	nop
 8005390:	bd80      	pop	{r7, pc}
 8005392:	bf00      	nop
 8005394:	20001680 	.word	0x20001680
 8005398:	40013000 	.word	0x40013000

0800539c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800539c:	b580      	push	{r7, lr}
 800539e:	b08a      	sub	sp, #40	@ 0x28
 80053a0:	af00      	add	r7, sp, #0
 80053a2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80053a4:	f107 0314 	add.w	r3, r7, #20
 80053a8:	2200      	movs	r2, #0
 80053aa:	601a      	str	r2, [r3, #0]
 80053ac:	605a      	str	r2, [r3, #4]
 80053ae:	609a      	str	r2, [r3, #8]
 80053b0:	60da      	str	r2, [r3, #12]
 80053b2:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	4a25      	ldr	r2, [pc, #148]	@ (8005450 <HAL_SPI_MspInit+0xb4>)
 80053ba:	4293      	cmp	r3, r2
 80053bc:	d144      	bne.n	8005448 <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80053be:	4b25      	ldr	r3, [pc, #148]	@ (8005454 <HAL_SPI_MspInit+0xb8>)
 80053c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80053c2:	4a24      	ldr	r2, [pc, #144]	@ (8005454 <HAL_SPI_MspInit+0xb8>)
 80053c4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80053c8:	6613      	str	r3, [r2, #96]	@ 0x60
 80053ca:	4b22      	ldr	r3, [pc, #136]	@ (8005454 <HAL_SPI_MspInit+0xb8>)
 80053cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80053ce:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80053d2:	613b      	str	r3, [r7, #16]
 80053d4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80053d6:	4b1f      	ldr	r3, [pc, #124]	@ (8005454 <HAL_SPI_MspInit+0xb8>)
 80053d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80053da:	4a1e      	ldr	r2, [pc, #120]	@ (8005454 <HAL_SPI_MspInit+0xb8>)
 80053dc:	f043 0301 	orr.w	r3, r3, #1
 80053e0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80053e2:	4b1c      	ldr	r3, [pc, #112]	@ (8005454 <HAL_SPI_MspInit+0xb8>)
 80053e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80053e6:	f003 0301 	and.w	r3, r3, #1
 80053ea:	60fb      	str	r3, [r7, #12]
 80053ec:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80053ee:	4b19      	ldr	r3, [pc, #100]	@ (8005454 <HAL_SPI_MspInit+0xb8>)
 80053f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80053f2:	4a18      	ldr	r2, [pc, #96]	@ (8005454 <HAL_SPI_MspInit+0xb8>)
 80053f4:	f043 0302 	orr.w	r3, r3, #2
 80053f8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80053fa:	4b16      	ldr	r3, [pc, #88]	@ (8005454 <HAL_SPI_MspInit+0xb8>)
 80053fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80053fe:	f003 0302 	and.w	r3, r3, #2
 8005402:	60bb      	str	r3, [r7, #8]
 8005404:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8005406:	2320      	movs	r3, #32
 8005408:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800540a:	2302      	movs	r3, #2
 800540c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800540e:	2300      	movs	r3, #0
 8005410:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005412:	2300      	movs	r3, #0
 8005414:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8005416:	2305      	movs	r3, #5
 8005418:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800541a:	f107 0314 	add.w	r3, r7, #20
 800541e:	4619      	mov	r1, r3
 8005420:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005424:	f002 fe10 	bl	8008048 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8005428:	2330      	movs	r3, #48	@ 0x30
 800542a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800542c:	2302      	movs	r3, #2
 800542e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005430:	2300      	movs	r3, #0
 8005432:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005434:	2300      	movs	r3, #0
 8005436:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8005438:	2305      	movs	r3, #5
 800543a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800543c:	f107 0314 	add.w	r3, r7, #20
 8005440:	4619      	mov	r1, r3
 8005442:	4805      	ldr	r0, [pc, #20]	@ (8005458 <HAL_SPI_MspInit+0xbc>)
 8005444:	f002 fe00 	bl	8008048 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8005448:	bf00      	nop
 800544a:	3728      	adds	r7, #40	@ 0x28
 800544c:	46bd      	mov	sp, r7
 800544e:	bd80      	pop	{r7, pc}
 8005450:	40013000 	.word	0x40013000
 8005454:	40021000 	.word	0x40021000
 8005458:	48000400 	.word	0x48000400

0800545c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800545c:	b580      	push	{r7, lr}
 800545e:	b082      	sub	sp, #8
 8005460:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005462:	4b0f      	ldr	r3, [pc, #60]	@ (80054a0 <HAL_MspInit+0x44>)
 8005464:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005466:	4a0e      	ldr	r2, [pc, #56]	@ (80054a0 <HAL_MspInit+0x44>)
 8005468:	f043 0301 	orr.w	r3, r3, #1
 800546c:	6613      	str	r3, [r2, #96]	@ 0x60
 800546e:	4b0c      	ldr	r3, [pc, #48]	@ (80054a0 <HAL_MspInit+0x44>)
 8005470:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005472:	f003 0301 	and.w	r3, r3, #1
 8005476:	607b      	str	r3, [r7, #4]
 8005478:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800547a:	4b09      	ldr	r3, [pc, #36]	@ (80054a0 <HAL_MspInit+0x44>)
 800547c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800547e:	4a08      	ldr	r2, [pc, #32]	@ (80054a0 <HAL_MspInit+0x44>)
 8005480:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005484:	6593      	str	r3, [r2, #88]	@ 0x58
 8005486:	4b06      	ldr	r3, [pc, #24]	@ (80054a0 <HAL_MspInit+0x44>)
 8005488:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800548a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800548e:	603b      	str	r3, [r7, #0]
 8005490:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8005492:	f003 f82f 	bl	80084f4 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005496:	bf00      	nop
 8005498:	3708      	adds	r7, #8
 800549a:	46bd      	mov	sp, r7
 800549c:	bd80      	pop	{r7, pc}
 800549e:	bf00      	nop
 80054a0:	40021000 	.word	0x40021000

080054a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80054a4:	b480      	push	{r7}
 80054a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80054a8:	bf00      	nop
 80054aa:	e7fd      	b.n	80054a8 <NMI_Handler+0x4>

080054ac <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80054ac:	b480      	push	{r7}
 80054ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80054b0:	bf00      	nop
 80054b2:	e7fd      	b.n	80054b0 <HardFault_Handler+0x4>

080054b4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80054b4:	b480      	push	{r7}
 80054b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80054b8:	bf00      	nop
 80054ba:	e7fd      	b.n	80054b8 <MemManage_Handler+0x4>

080054bc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80054bc:	b480      	push	{r7}
 80054be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80054c0:	bf00      	nop
 80054c2:	e7fd      	b.n	80054c0 <BusFault_Handler+0x4>

080054c4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80054c4:	b480      	push	{r7}
 80054c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80054c8:	bf00      	nop
 80054ca:	e7fd      	b.n	80054c8 <UsageFault_Handler+0x4>

080054cc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80054cc:	b480      	push	{r7}
 80054ce:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80054d0:	bf00      	nop
 80054d2:	46bd      	mov	sp, r7
 80054d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054d8:	4770      	bx	lr

080054da <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80054da:	b480      	push	{r7}
 80054dc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80054de:	bf00      	nop
 80054e0:	46bd      	mov	sp, r7
 80054e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e6:	4770      	bx	lr

080054e8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80054e8:	b480      	push	{r7}
 80054ea:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80054ec:	bf00      	nop
 80054ee:	46bd      	mov	sp, r7
 80054f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f4:	4770      	bx	lr

080054f6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80054f6:	b580      	push	{r7, lr}
 80054f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80054fa:	f000 fe7b 	bl	80061f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80054fe:	bf00      	nop
 8005500:	bd80      	pop	{r7, pc}
	...

08005504 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8005504:	b580      	push	{r7, lr}
 8005506:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8005508:	4802      	ldr	r0, [pc, #8]	@ (8005514 <DMA1_Channel1_IRQHandler+0x10>)
 800550a:	f002 fc42 	bl	8007d92 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800550e:	bf00      	nop
 8005510:	bd80      	pop	{r7, pc}
 8005512:	bf00      	nop
 8005514:	20001d44 	.word	0x20001d44

08005518 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8005518:	b580      	push	{r7, lr}
 800551a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Limit_Switch_pen_1_Pin);
 800551c:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8005520:	f002 ff2c 	bl	800837c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8005524:	bf00      	nop
 8005526:	bd80      	pop	{r7, pc}

08005528 <TIM1_BRK_TIM15_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM15 global interrupt.
  */
void TIM1_BRK_TIM15_IRQHandler(void)
{
 8005528:	b580      	push	{r7, lr}
 800552a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800552c:	4802      	ldr	r0, [pc, #8]	@ (8005538 <TIM1_BRK_TIM15_IRQHandler+0x10>)
 800552e:	f005 f90d 	bl	800a74c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 1 */
}
 8005532:	bf00      	nop
 8005534:	bd80      	pop	{r7, pc}
 8005536:	bf00      	nop
 8005538:	200016e4 	.word	0x200016e4

0800553c <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 800553c:	b580      	push	{r7, lr}
 800553e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8005540:	4803      	ldr	r0, [pc, #12]	@ (8005550 <TIM1_UP_TIM16_IRQHandler+0x14>)
 8005542:	f005 f903 	bl	800a74c <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim16);
 8005546:	4803      	ldr	r0, [pc, #12]	@ (8005554 <TIM1_UP_TIM16_IRQHandler+0x18>)
 8005548:	f005 f900 	bl	800a74c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 800554c:	bf00      	nop
 800554e:	bd80      	pop	{r7, pc}
 8005550:	200016e4 	.word	0x200016e4
 8005554:	20001ae0 	.word	0x20001ae0

08005558 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8005558:	b580      	push	{r7, lr}
 800555a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800555c:	4802      	ldr	r0, [pc, #8]	@ (8005568 <TIM2_IRQHandler+0x10>)
 800555e:	f005 f8f5 	bl	800a74c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8005562:	bf00      	nop
 8005564:	bd80      	pop	{r7, pc}
 8005566:	bf00      	nop
 8005568:	200017b0 	.word	0x200017b0

0800556c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 800556c:	b580      	push	{r7, lr}
 800556e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8005570:	4802      	ldr	r0, [pc, #8]	@ (800557c <USART2_IRQHandler+0x10>)
 8005572:	f006 ffef 	bl	800c554 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8005576:	bf00      	nop
 8005578:	bd80      	pop	{r7, pc}
 800557a:	bf00      	nop
 800557c:	20001c78 	.word	0x20001c78

08005580 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8005580:	b580      	push	{r7, lr}
 8005582:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Limit_Switch_pen_2_Pin);
 8005584:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8005588:	f002 fef8 	bl	800837c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Emergency_Pin);
 800558c:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8005590:	f002 fef4 	bl	800837c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Proximity_sensor_Pin);
 8005594:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8005598:	f002 fef0 	bl	800837c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Proximity_Left_Pin);
 800559c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80055a0:	f002 feec 	bl	800837c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Limit_Switch_Prismatic1_Pin);
 80055a4:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 80055a8:	f002 fee8 	bl	800837c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Limit_Switch_Prismatic2_Pin);
 80055ac:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 80055b0:	f002 fee4 	bl	800837c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80055b4:	bf00      	nop
 80055b6:	bd80      	pop	{r7, pc}

080055b8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80055b8:	b480      	push	{r7}
 80055ba:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80055bc:	4b06      	ldr	r3, [pc, #24]	@ (80055d8 <SystemInit+0x20>)
 80055be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055c2:	4a05      	ldr	r2, [pc, #20]	@ (80055d8 <SystemInit+0x20>)
 80055c4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80055c8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80055cc:	bf00      	nop
 80055ce:	46bd      	mov	sp, r7
 80055d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d4:	4770      	bx	lr
 80055d6:	bf00      	nop
 80055d8:	e000ed00 	.word	0xe000ed00

080055dc <MX_TIM1_Init>:
TIM_HandleTypeDef htim16;
TIM_HandleTypeDef htim20;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80055dc:	b580      	push	{r7, lr}
 80055de:	b088      	sub	sp, #32
 80055e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80055e2:	f107 0310 	add.w	r3, r7, #16
 80055e6:	2200      	movs	r2, #0
 80055e8:	601a      	str	r2, [r3, #0]
 80055ea:	605a      	str	r2, [r3, #4]
 80055ec:	609a      	str	r2, [r3, #8]
 80055ee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80055f0:	1d3b      	adds	r3, r7, #4
 80055f2:	2200      	movs	r2, #0
 80055f4:	601a      	str	r2, [r3, #0]
 80055f6:	605a      	str	r2, [r3, #4]
 80055f8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80055fa:	4b20      	ldr	r3, [pc, #128]	@ (800567c <MX_TIM1_Init+0xa0>)
 80055fc:	4a20      	ldr	r2, [pc, #128]	@ (8005680 <MX_TIM1_Init+0xa4>)
 80055fe:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8005600:	4b1e      	ldr	r3, [pc, #120]	@ (800567c <MX_TIM1_Init+0xa0>)
 8005602:	2200      	movs	r2, #0
 8005604:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005606:	4b1d      	ldr	r3, [pc, #116]	@ (800567c <MX_TIM1_Init+0xa0>)
 8005608:	2200      	movs	r2, #0
 800560a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 60000;
 800560c:	4b1b      	ldr	r3, [pc, #108]	@ (800567c <MX_TIM1_Init+0xa0>)
 800560e:	f64e 2260 	movw	r2, #60000	@ 0xea60
 8005612:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005614:	4b19      	ldr	r3, [pc, #100]	@ (800567c <MX_TIM1_Init+0xa0>)
 8005616:	2200      	movs	r2, #0
 8005618:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800561a:	4b18      	ldr	r3, [pc, #96]	@ (800567c <MX_TIM1_Init+0xa0>)
 800561c:	2200      	movs	r2, #0
 800561e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005620:	4b16      	ldr	r3, [pc, #88]	@ (800567c <MX_TIM1_Init+0xa0>)
 8005622:	2200      	movs	r2, #0
 8005624:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8005626:	4815      	ldr	r0, [pc, #84]	@ (800567c <MX_TIM1_Init+0xa0>)
 8005628:	f004 fb1e 	bl	8009c68 <HAL_TIM_Base_Init>
 800562c:	4603      	mov	r3, r0
 800562e:	2b00      	cmp	r3, #0
 8005630:	d001      	beq.n	8005636 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8005632:	f7ff fe6f 	bl	8005314 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005636:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800563a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800563c:	f107 0310 	add.w	r3, r7, #16
 8005640:	4619      	mov	r1, r3
 8005642:	480e      	ldr	r0, [pc, #56]	@ (800567c <MX_TIM1_Init+0xa0>)
 8005644:	f005 fb8a 	bl	800ad5c <HAL_TIM_ConfigClockSource>
 8005648:	4603      	mov	r3, r0
 800564a:	2b00      	cmp	r3, #0
 800564c:	d001      	beq.n	8005652 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 800564e:	f7ff fe61 	bl	8005314 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005652:	2300      	movs	r3, #0
 8005654:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8005656:	2300      	movs	r3, #0
 8005658:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800565a:	2300      	movs	r3, #0
 800565c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800565e:	1d3b      	adds	r3, r7, #4
 8005660:	4619      	mov	r1, r3
 8005662:	4806      	ldr	r0, [pc, #24]	@ (800567c <MX_TIM1_Init+0xa0>)
 8005664:	f006 fb60 	bl	800bd28 <HAL_TIMEx_MasterConfigSynchronization>
 8005668:	4603      	mov	r3, r0
 800566a:	2b00      	cmp	r3, #0
 800566c:	d001      	beq.n	8005672 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800566e:	f7ff fe51 	bl	8005314 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8005672:	bf00      	nop
 8005674:	3720      	adds	r7, #32
 8005676:	46bd      	mov	sp, r7
 8005678:	bd80      	pop	{r7, pc}
 800567a:	bf00      	nop
 800567c:	200016e4 	.word	0x200016e4
 8005680:	40012c00 	.word	0x40012c00

08005684 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8005684:	b580      	push	{r7, lr}
 8005686:	b088      	sub	sp, #32
 8005688:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800568a:	f107 0310 	add.w	r3, r7, #16
 800568e:	2200      	movs	r2, #0
 8005690:	601a      	str	r2, [r3, #0]
 8005692:	605a      	str	r2, [r3, #4]
 8005694:	609a      	str	r2, [r3, #8]
 8005696:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005698:	1d3b      	adds	r3, r7, #4
 800569a:	2200      	movs	r2, #0
 800569c:	601a      	str	r2, [r3, #0]
 800569e:	605a      	str	r2, [r3, #4]
 80056a0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80056a2:	4b1e      	ldr	r3, [pc, #120]	@ (800571c <MX_TIM2_Init+0x98>)
 80056a4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80056a8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 169;
 80056aa:	4b1c      	ldr	r3, [pc, #112]	@ (800571c <MX_TIM2_Init+0x98>)
 80056ac:	22a9      	movs	r2, #169	@ 0xa9
 80056ae:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80056b0:	4b1a      	ldr	r3, [pc, #104]	@ (800571c <MX_TIM2_Init+0x98>)
 80056b2:	2200      	movs	r2, #0
 80056b4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000;
 80056b6:	4b19      	ldr	r3, [pc, #100]	@ (800571c <MX_TIM2_Init+0x98>)
 80056b8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80056bc:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80056be:	4b17      	ldr	r3, [pc, #92]	@ (800571c <MX_TIM2_Init+0x98>)
 80056c0:	2200      	movs	r2, #0
 80056c2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80056c4:	4b15      	ldr	r3, [pc, #84]	@ (800571c <MX_TIM2_Init+0x98>)
 80056c6:	2200      	movs	r2, #0
 80056c8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80056ca:	4814      	ldr	r0, [pc, #80]	@ (800571c <MX_TIM2_Init+0x98>)
 80056cc:	f004 facc 	bl	8009c68 <HAL_TIM_Base_Init>
 80056d0:	4603      	mov	r3, r0
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d001      	beq.n	80056da <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80056d6:	f7ff fe1d 	bl	8005314 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80056da:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80056de:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80056e0:	f107 0310 	add.w	r3, r7, #16
 80056e4:	4619      	mov	r1, r3
 80056e6:	480d      	ldr	r0, [pc, #52]	@ (800571c <MX_TIM2_Init+0x98>)
 80056e8:	f005 fb38 	bl	800ad5c <HAL_TIM_ConfigClockSource>
 80056ec:	4603      	mov	r3, r0
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d001      	beq.n	80056f6 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80056f2:	f7ff fe0f 	bl	8005314 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80056f6:	2300      	movs	r3, #0
 80056f8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80056fa:	2300      	movs	r3, #0
 80056fc:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80056fe:	1d3b      	adds	r3, r7, #4
 8005700:	4619      	mov	r1, r3
 8005702:	4806      	ldr	r0, [pc, #24]	@ (800571c <MX_TIM2_Init+0x98>)
 8005704:	f006 fb10 	bl	800bd28 <HAL_TIMEx_MasterConfigSynchronization>
 8005708:	4603      	mov	r3, r0
 800570a:	2b00      	cmp	r3, #0
 800570c:	d001      	beq.n	8005712 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800570e:	f7ff fe01 	bl	8005314 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8005712:	bf00      	nop
 8005714:	3720      	adds	r7, #32
 8005716:	46bd      	mov	sp, r7
 8005718:	bd80      	pop	{r7, pc}
 800571a:	bf00      	nop
 800571c:	200017b0 	.word	0x200017b0

08005720 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8005720:	b580      	push	{r7, lr}
 8005722:	b08c      	sub	sp, #48	@ 0x30
 8005724:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8005726:	f107 030c 	add.w	r3, r7, #12
 800572a:	2224      	movs	r2, #36	@ 0x24
 800572c:	2100      	movs	r1, #0
 800572e:	4618      	mov	r0, r3
 8005730:	f009 fdc0 	bl	800f2b4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005734:	463b      	mov	r3, r7
 8005736:	2200      	movs	r2, #0
 8005738:	601a      	str	r2, [r3, #0]
 800573a:	605a      	str	r2, [r3, #4]
 800573c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800573e:	4b21      	ldr	r3, [pc, #132]	@ (80057c4 <MX_TIM3_Init+0xa4>)
 8005740:	4a21      	ldr	r2, [pc, #132]	@ (80057c8 <MX_TIM3_Init+0xa8>)
 8005742:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8005744:	4b1f      	ldr	r3, [pc, #124]	@ (80057c4 <MX_TIM3_Init+0xa4>)
 8005746:	2200      	movs	r2, #0
 8005748:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800574a:	4b1e      	ldr	r3, [pc, #120]	@ (80057c4 <MX_TIM3_Init+0xa4>)
 800574c:	2200      	movs	r2, #0
 800574e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 59999;
 8005750:	4b1c      	ldr	r3, [pc, #112]	@ (80057c4 <MX_TIM3_Init+0xa4>)
 8005752:	f64e 225f 	movw	r2, #59999	@ 0xea5f
 8005756:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005758:	4b1a      	ldr	r3, [pc, #104]	@ (80057c4 <MX_TIM3_Init+0xa4>)
 800575a:	2200      	movs	r2, #0
 800575c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800575e:	4b19      	ldr	r3, [pc, #100]	@ (80057c4 <MX_TIM3_Init+0xa4>)
 8005760:	2200      	movs	r2, #0
 8005762:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8005764:	2303      	movs	r3, #3
 8005766:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8005768:	2300      	movs	r3, #0
 800576a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800576c:	2301      	movs	r3, #1
 800576e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8005770:	2300      	movs	r3, #0
 8005772:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8005774:	2300      	movs	r3, #0
 8005776:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8005778:	2300      	movs	r3, #0
 800577a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800577c:	2301      	movs	r3, #1
 800577e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8005780:	2300      	movs	r3, #0
 8005782:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8005784:	2300      	movs	r3, #0
 8005786:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8005788:	f107 030c 	add.w	r3, r7, #12
 800578c:	4619      	mov	r1, r3
 800578e:	480d      	ldr	r0, [pc, #52]	@ (80057c4 <MX_TIM3_Init+0xa4>)
 8005790:	f004 fe9a 	bl	800a4c8 <HAL_TIM_Encoder_Init>
 8005794:	4603      	mov	r3, r0
 8005796:	2b00      	cmp	r3, #0
 8005798:	d001      	beq.n	800579e <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 800579a:	f7ff fdbb 	bl	8005314 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800579e:	2300      	movs	r3, #0
 80057a0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80057a2:	2300      	movs	r3, #0
 80057a4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80057a6:	463b      	mov	r3, r7
 80057a8:	4619      	mov	r1, r3
 80057aa:	4806      	ldr	r0, [pc, #24]	@ (80057c4 <MX_TIM3_Init+0xa4>)
 80057ac:	f006 fabc 	bl	800bd28 <HAL_TIMEx_MasterConfigSynchronization>
 80057b0:	4603      	mov	r3, r0
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d001      	beq.n	80057ba <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 80057b6:	f7ff fdad 	bl	8005314 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80057ba:	bf00      	nop
 80057bc:	3730      	adds	r7, #48	@ 0x30
 80057be:	46bd      	mov	sp, r7
 80057c0:	bd80      	pop	{r7, pc}
 80057c2:	bf00      	nop
 80057c4:	2000187c 	.word	0x2000187c
 80057c8:	40000400 	.word	0x40000400

080057cc <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80057cc:	b580      	push	{r7, lr}
 80057ce:	b08c      	sub	sp, #48	@ 0x30
 80057d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80057d2:	f107 030c 	add.w	r3, r7, #12
 80057d6:	2224      	movs	r2, #36	@ 0x24
 80057d8:	2100      	movs	r1, #0
 80057da:	4618      	mov	r0, r3
 80057dc:	f009 fd6a 	bl	800f2b4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80057e0:	463b      	mov	r3, r7
 80057e2:	2200      	movs	r2, #0
 80057e4:	601a      	str	r2, [r3, #0]
 80057e6:	605a      	str	r2, [r3, #4]
 80057e8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80057ea:	4b21      	ldr	r3, [pc, #132]	@ (8005870 <MX_TIM4_Init+0xa4>)
 80057ec:	4a21      	ldr	r2, [pc, #132]	@ (8005874 <MX_TIM4_Init+0xa8>)
 80057ee:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80057f0:	4b1f      	ldr	r3, [pc, #124]	@ (8005870 <MX_TIM4_Init+0xa4>)
 80057f2:	2200      	movs	r2, #0
 80057f4:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80057f6:	4b1e      	ldr	r3, [pc, #120]	@ (8005870 <MX_TIM4_Init+0xa4>)
 80057f8:	2200      	movs	r2, #0
 80057fa:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 59999;
 80057fc:	4b1c      	ldr	r3, [pc, #112]	@ (8005870 <MX_TIM4_Init+0xa4>)
 80057fe:	f64e 225f 	movw	r2, #59999	@ 0xea5f
 8005802:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005804:	4b1a      	ldr	r3, [pc, #104]	@ (8005870 <MX_TIM4_Init+0xa4>)
 8005806:	2200      	movs	r2, #0
 8005808:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800580a:	4b19      	ldr	r3, [pc, #100]	@ (8005870 <MX_TIM4_Init+0xa4>)
 800580c:	2200      	movs	r2, #0
 800580e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8005810:	2303      	movs	r3, #3
 8005812:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8005814:	2300      	movs	r3, #0
 8005816:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8005818:	2301      	movs	r3, #1
 800581a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800581c:	2300      	movs	r3, #0
 800581e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8005820:	2300      	movs	r3, #0
 8005822:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8005824:	2300      	movs	r3, #0
 8005826:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8005828:	2301      	movs	r3, #1
 800582a:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800582c:	2300      	movs	r3, #0
 800582e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8005830:	2300      	movs	r3, #0
 8005832:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8005834:	f107 030c 	add.w	r3, r7, #12
 8005838:	4619      	mov	r1, r3
 800583a:	480d      	ldr	r0, [pc, #52]	@ (8005870 <MX_TIM4_Init+0xa4>)
 800583c:	f004 fe44 	bl	800a4c8 <HAL_TIM_Encoder_Init>
 8005840:	4603      	mov	r3, r0
 8005842:	2b00      	cmp	r3, #0
 8005844:	d001      	beq.n	800584a <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 8005846:	f7ff fd65 	bl	8005314 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800584a:	2300      	movs	r3, #0
 800584c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800584e:	2300      	movs	r3, #0
 8005850:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8005852:	463b      	mov	r3, r7
 8005854:	4619      	mov	r1, r3
 8005856:	4806      	ldr	r0, [pc, #24]	@ (8005870 <MX_TIM4_Init+0xa4>)
 8005858:	f006 fa66 	bl	800bd28 <HAL_TIMEx_MasterConfigSynchronization>
 800585c:	4603      	mov	r3, r0
 800585e:	2b00      	cmp	r3, #0
 8005860:	d001      	beq.n	8005866 <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 8005862:	f7ff fd57 	bl	8005314 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8005866:	bf00      	nop
 8005868:	3730      	adds	r7, #48	@ 0x30
 800586a:	46bd      	mov	sp, r7
 800586c:	bd80      	pop	{r7, pc}
 800586e:	bf00      	nop
 8005870:	20001948 	.word	0x20001948
 8005874:	40000800 	.word	0x40000800

08005878 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8005878:	b580      	push	{r7, lr}
 800587a:	b09c      	sub	sp, #112	@ 0x70
 800587c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800587e:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8005882:	2200      	movs	r2, #0
 8005884:	601a      	str	r2, [r3, #0]
 8005886:	605a      	str	r2, [r3, #4]
 8005888:	609a      	str	r2, [r3, #8]
 800588a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800588c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8005890:	2200      	movs	r2, #0
 8005892:	601a      	str	r2, [r3, #0]
 8005894:	605a      	str	r2, [r3, #4]
 8005896:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005898:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800589c:	2200      	movs	r2, #0
 800589e:	601a      	str	r2, [r3, #0]
 80058a0:	605a      	str	r2, [r3, #4]
 80058a2:	609a      	str	r2, [r3, #8]
 80058a4:	60da      	str	r2, [r3, #12]
 80058a6:	611a      	str	r2, [r3, #16]
 80058a8:	615a      	str	r2, [r3, #20]
 80058aa:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80058ac:	1d3b      	adds	r3, r7, #4
 80058ae:	2234      	movs	r2, #52	@ 0x34
 80058b0:	2100      	movs	r1, #0
 80058b2:	4618      	mov	r0, r3
 80058b4:	f009 fcfe 	bl	800f2b4 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80058b8:	4b45      	ldr	r3, [pc, #276]	@ (80059d0 <MX_TIM8_Init+0x158>)
 80058ba:	4a46      	ldr	r2, [pc, #280]	@ (80059d4 <MX_TIM8_Init+0x15c>)
 80058bc:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 80058be:	4b44      	ldr	r3, [pc, #272]	@ (80059d0 <MX_TIM8_Init+0x158>)
 80058c0:	2200      	movs	r2, #0
 80058c2:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80058c4:	4b42      	ldr	r3, [pc, #264]	@ (80059d0 <MX_TIM8_Init+0x158>)
 80058c6:	2200      	movs	r2, #0
 80058c8:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 80058ca:	4b41      	ldr	r3, [pc, #260]	@ (80059d0 <MX_TIM8_Init+0x158>)
 80058cc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80058d0:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80058d2:	4b3f      	ldr	r3, [pc, #252]	@ (80059d0 <MX_TIM8_Init+0x158>)
 80058d4:	2200      	movs	r2, #0
 80058d6:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80058d8:	4b3d      	ldr	r3, [pc, #244]	@ (80059d0 <MX_TIM8_Init+0x158>)
 80058da:	2200      	movs	r2, #0
 80058dc:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80058de:	4b3c      	ldr	r3, [pc, #240]	@ (80059d0 <MX_TIM8_Init+0x158>)
 80058e0:	2200      	movs	r2, #0
 80058e2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 80058e4:	483a      	ldr	r0, [pc, #232]	@ (80059d0 <MX_TIM8_Init+0x158>)
 80058e6:	f004 f9bf 	bl	8009c68 <HAL_TIM_Base_Init>
 80058ea:	4603      	mov	r3, r0
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d001      	beq.n	80058f4 <MX_TIM8_Init+0x7c>
  {
    Error_Handler();
 80058f0:	f7ff fd10 	bl	8005314 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80058f4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80058f8:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 80058fa:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80058fe:	4619      	mov	r1, r3
 8005900:	4833      	ldr	r0, [pc, #204]	@ (80059d0 <MX_TIM8_Init+0x158>)
 8005902:	f005 fa2b 	bl	800ad5c <HAL_TIM_ConfigClockSource>
 8005906:	4603      	mov	r3, r0
 8005908:	2b00      	cmp	r3, #0
 800590a:	d001      	beq.n	8005910 <MX_TIM8_Init+0x98>
  {
    Error_Handler();
 800590c:	f7ff fd02 	bl	8005314 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8005910:	482f      	ldr	r0, [pc, #188]	@ (80059d0 <MX_TIM8_Init+0x158>)
 8005912:	f004 fb63 	bl	8009fdc <HAL_TIM_PWM_Init>
 8005916:	4603      	mov	r3, r0
 8005918:	2b00      	cmp	r3, #0
 800591a:	d001      	beq.n	8005920 <MX_TIM8_Init+0xa8>
  {
    Error_Handler();
 800591c:	f7ff fcfa 	bl	8005314 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005920:	2300      	movs	r3, #0
 8005922:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8005924:	2300      	movs	r3, #0
 8005926:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005928:	2300      	movs	r3, #0
 800592a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800592c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8005930:	4619      	mov	r1, r3
 8005932:	4827      	ldr	r0, [pc, #156]	@ (80059d0 <MX_TIM8_Init+0x158>)
 8005934:	f006 f9f8 	bl	800bd28 <HAL_TIMEx_MasterConfigSynchronization>
 8005938:	4603      	mov	r3, r0
 800593a:	2b00      	cmp	r3, #0
 800593c:	d001      	beq.n	8005942 <MX_TIM8_Init+0xca>
  {
    Error_Handler();
 800593e:	f7ff fce9 	bl	8005314 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005942:	2360      	movs	r3, #96	@ 0x60
 8005944:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8005946:	2300      	movs	r3, #0
 8005948:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800594a:	2300      	movs	r3, #0
 800594c:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800594e:	2300      	movs	r3, #0
 8005950:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005952:	2300      	movs	r3, #0
 8005954:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8005956:	2300      	movs	r3, #0
 8005958:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800595a:	2300      	movs	r3, #0
 800595c:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800595e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8005962:	220c      	movs	r2, #12
 8005964:	4619      	mov	r1, r3
 8005966:	481a      	ldr	r0, [pc, #104]	@ (80059d0 <MX_TIM8_Init+0x158>)
 8005968:	f005 f8e4 	bl	800ab34 <HAL_TIM_PWM_ConfigChannel>
 800596c:	4603      	mov	r3, r0
 800596e:	2b00      	cmp	r3, #0
 8005970:	d001      	beq.n	8005976 <MX_TIM8_Init+0xfe>
  {
    Error_Handler();
 8005972:	f7ff fccf 	bl	8005314 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8005976:	2300      	movs	r3, #0
 8005978:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800597a:	2300      	movs	r3, #0
 800597c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800597e:	2300      	movs	r3, #0
 8005980:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8005982:	2300      	movs	r3, #0
 8005984:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8005986:	2300      	movs	r3, #0
 8005988:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800598a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800598e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8005990:	2300      	movs	r3, #0
 8005992:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8005994:	2300      	movs	r3, #0
 8005996:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8005998:	2300      	movs	r3, #0
 800599a:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800599c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80059a0:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 80059a2:	2300      	movs	r3, #0
 80059a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 80059a6:	2300      	movs	r3, #0
 80059a8:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80059aa:	2300      	movs	r3, #0
 80059ac:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 80059ae:	1d3b      	adds	r3, r7, #4
 80059b0:	4619      	mov	r1, r3
 80059b2:	4807      	ldr	r0, [pc, #28]	@ (80059d0 <MX_TIM8_Init+0x158>)
 80059b4:	f006 fa4e 	bl	800be54 <HAL_TIMEx_ConfigBreakDeadTime>
 80059b8:	4603      	mov	r3, r0
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d001      	beq.n	80059c2 <MX_TIM8_Init+0x14a>
  {
    Error_Handler();
 80059be:	f7ff fca9 	bl	8005314 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 80059c2:	4803      	ldr	r0, [pc, #12]	@ (80059d0 <MX_TIM8_Init+0x158>)
 80059c4:	f000 fa44 	bl	8005e50 <HAL_TIM_MspPostInit>

}
 80059c8:	bf00      	nop
 80059ca:	3770      	adds	r7, #112	@ 0x70
 80059cc:	46bd      	mov	sp, r7
 80059ce:	bd80      	pop	{r7, pc}
 80059d0:	20001a14 	.word	0x20001a14
 80059d4:	40013400 	.word	0x40013400

080059d8 <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 80059d8:	b580      	push	{r7, lr}
 80059da:	b094      	sub	sp, #80	@ 0x50
 80059dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM16_Init 0 */

  /* USER CODE END TIM16_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80059de:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80059e2:	2200      	movs	r2, #0
 80059e4:	601a      	str	r2, [r3, #0]
 80059e6:	605a      	str	r2, [r3, #4]
 80059e8:	609a      	str	r2, [r3, #8]
 80059ea:	60da      	str	r2, [r3, #12]
 80059ec:	611a      	str	r2, [r3, #16]
 80059ee:	615a      	str	r2, [r3, #20]
 80059f0:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80059f2:	463b      	mov	r3, r7
 80059f4:	2234      	movs	r2, #52	@ 0x34
 80059f6:	2100      	movs	r1, #0
 80059f8:	4618      	mov	r0, r3
 80059fa:	f009 fc5b 	bl	800f2b4 <memset>

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 80059fe:	4b34      	ldr	r3, [pc, #208]	@ (8005ad0 <MX_TIM16_Init+0xf8>)
 8005a00:	4a34      	ldr	r2, [pc, #208]	@ (8005ad4 <MX_TIM16_Init+0xfc>)
 8005a02:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 169;
 8005a04:	4b32      	ldr	r3, [pc, #200]	@ (8005ad0 <MX_TIM16_Init+0xf8>)
 8005a06:	22a9      	movs	r2, #169	@ 0xa9
 8005a08:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005a0a:	4b31      	ldr	r3, [pc, #196]	@ (8005ad0 <MX_TIM16_Init+0xf8>)
 8005a0c:	2200      	movs	r2, #0
 8005a0e:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 2005;
 8005a10:	4b2f      	ldr	r3, [pc, #188]	@ (8005ad0 <MX_TIM16_Init+0xf8>)
 8005a12:	f240 72d5 	movw	r2, #2005	@ 0x7d5
 8005a16:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005a18:	4b2d      	ldr	r3, [pc, #180]	@ (8005ad0 <MX_TIM16_Init+0xf8>)
 8005a1a:	2200      	movs	r2, #0
 8005a1c:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8005a1e:	4b2c      	ldr	r3, [pc, #176]	@ (8005ad0 <MX_TIM16_Init+0xf8>)
 8005a20:	2200      	movs	r2, #0
 8005a22:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005a24:	4b2a      	ldr	r3, [pc, #168]	@ (8005ad0 <MX_TIM16_Init+0xf8>)
 8005a26:	2200      	movs	r2, #0
 8005a28:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8005a2a:	4829      	ldr	r0, [pc, #164]	@ (8005ad0 <MX_TIM16_Init+0xf8>)
 8005a2c:	f004 f91c 	bl	8009c68 <HAL_TIM_Base_Init>
 8005a30:	4603      	mov	r3, r0
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d001      	beq.n	8005a3a <MX_TIM16_Init+0x62>
  {
    Error_Handler();
 8005a36:	f7ff fc6d 	bl	8005314 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim16) != HAL_OK)
 8005a3a:	4825      	ldr	r0, [pc, #148]	@ (8005ad0 <MX_TIM16_Init+0xf8>)
 8005a3c:	f004 fa60 	bl	8009f00 <HAL_TIM_OC_Init>
 8005a40:	4603      	mov	r3, r0
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d001      	beq.n	8005a4a <MX_TIM16_Init+0x72>
  {
    Error_Handler();
 8005a46:	f7ff fc65 	bl	8005314 <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim16, TIM_OPMODE_SINGLE) != HAL_OK)
 8005a4a:	2108      	movs	r1, #8
 8005a4c:	4820      	ldr	r0, [pc, #128]	@ (8005ad0 <MX_TIM16_Init+0xf8>)
 8005a4e:	f004 fc45 	bl	800a2dc <HAL_TIM_OnePulse_Init>
 8005a52:	4603      	mov	r3, r0
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d001      	beq.n	8005a5c <MX_TIM16_Init+0x84>
  {
    Error_Handler();
 8005a58:	f7ff fc5c 	bl	8005314 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_ACTIVE;
 8005a5c:	2310      	movs	r3, #16
 8005a5e:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.Pulse = 1433;
 8005a60:	f240 5399 	movw	r3, #1433	@ 0x599
 8005a64:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005a66:	2300      	movs	r3, #0
 8005a68:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8005a6a:	2300      	movs	r3, #0
 8005a6c:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005a6e:	2300      	movs	r3, #0
 8005a70:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8005a72:	2300      	movs	r3, #0
 8005a74:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8005a76:	2300      	movs	r3, #0
 8005a78:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_TIM_OC_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005a7a:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8005a7e:	2200      	movs	r2, #0
 8005a80:	4619      	mov	r1, r3
 8005a82:	4813      	ldr	r0, [pc, #76]	@ (8005ad0 <MX_TIM16_Init+0xf8>)
 8005a84:	f004 ffdc 	bl	800aa40 <HAL_TIM_OC_ConfigChannel>
 8005a88:	4603      	mov	r3, r0
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d001      	beq.n	8005a92 <MX_TIM16_Init+0xba>
  {
    Error_Handler();
 8005a8e:	f7ff fc41 	bl	8005314 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8005a92:	2300      	movs	r3, #0
 8005a94:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8005a96:	2300      	movs	r3, #0
 8005a98:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8005a9a:	2300      	movs	r3, #0
 8005a9c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8005a9e:	2300      	movs	r3, #0
 8005aa0:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8005aa2:	2300      	movs	r3, #0
 8005aa4:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8005aa6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8005aaa:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8005aac:	2300      	movs	r3, #0
 8005aae:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8005ab0:	2300      	movs	r3, #0
 8005ab2:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig) != HAL_OK)
 8005ab4:	463b      	mov	r3, r7
 8005ab6:	4619      	mov	r1, r3
 8005ab8:	4805      	ldr	r0, [pc, #20]	@ (8005ad0 <MX_TIM16_Init+0xf8>)
 8005aba:	f006 f9cb 	bl	800be54 <HAL_TIMEx_ConfigBreakDeadTime>
 8005abe:	4603      	mov	r3, r0
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d001      	beq.n	8005ac8 <MX_TIM16_Init+0xf0>
  {
    Error_Handler();
 8005ac4:	f7ff fc26 	bl	8005314 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 8005ac8:	bf00      	nop
 8005aca:	3750      	adds	r7, #80	@ 0x50
 8005acc:	46bd      	mov	sp, r7
 8005ace:	bd80      	pop	{r7, pc}
 8005ad0:	20001ae0 	.word	0x20001ae0
 8005ad4:	40014400 	.word	0x40014400

08005ad8 <MX_TIM20_Init>:
/* TIM20 init function */
void MX_TIM20_Init(void)
{
 8005ad8:	b580      	push	{r7, lr}
 8005ada:	b09c      	sub	sp, #112	@ 0x70
 8005adc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM20_Init 0 */

  /* USER CODE END TIM20_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005ade:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8005ae2:	2200      	movs	r2, #0
 8005ae4:	601a      	str	r2, [r3, #0]
 8005ae6:	605a      	str	r2, [r3, #4]
 8005ae8:	609a      	str	r2, [r3, #8]
 8005aea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005aec:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8005af0:	2200      	movs	r2, #0
 8005af2:	601a      	str	r2, [r3, #0]
 8005af4:	605a      	str	r2, [r3, #4]
 8005af6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005af8:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8005afc:	2200      	movs	r2, #0
 8005afe:	601a      	str	r2, [r3, #0]
 8005b00:	605a      	str	r2, [r3, #4]
 8005b02:	609a      	str	r2, [r3, #8]
 8005b04:	60da      	str	r2, [r3, #12]
 8005b06:	611a      	str	r2, [r3, #16]
 8005b08:	615a      	str	r2, [r3, #20]
 8005b0a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8005b0c:	1d3b      	adds	r3, r7, #4
 8005b0e:	2234      	movs	r2, #52	@ 0x34
 8005b10:	2100      	movs	r1, #0
 8005b12:	4618      	mov	r0, r3
 8005b14:	f009 fbce 	bl	800f2b4 <memset>

  /* USER CODE BEGIN TIM20_Init 1 */

  /* USER CODE END TIM20_Init 1 */
  htim20.Instance = TIM20;
 8005b18:	4b4b      	ldr	r3, [pc, #300]	@ (8005c48 <MX_TIM20_Init+0x170>)
 8005b1a:	4a4c      	ldr	r2, [pc, #304]	@ (8005c4c <MX_TIM20_Init+0x174>)
 8005b1c:	601a      	str	r2, [r3, #0]
  htim20.Init.Prescaler = 0;
 8005b1e:	4b4a      	ldr	r3, [pc, #296]	@ (8005c48 <MX_TIM20_Init+0x170>)
 8005b20:	2200      	movs	r2, #0
 8005b22:	605a      	str	r2, [r3, #4]
  htim20.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005b24:	4b48      	ldr	r3, [pc, #288]	@ (8005c48 <MX_TIM20_Init+0x170>)
 8005b26:	2200      	movs	r2, #0
 8005b28:	609a      	str	r2, [r3, #8]
  htim20.Init.Period = 65535;
 8005b2a:	4b47      	ldr	r3, [pc, #284]	@ (8005c48 <MX_TIM20_Init+0x170>)
 8005b2c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005b30:	60da      	str	r2, [r3, #12]
  htim20.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005b32:	4b45      	ldr	r3, [pc, #276]	@ (8005c48 <MX_TIM20_Init+0x170>)
 8005b34:	2200      	movs	r2, #0
 8005b36:	611a      	str	r2, [r3, #16]
  htim20.Init.RepetitionCounter = 0;
 8005b38:	4b43      	ldr	r3, [pc, #268]	@ (8005c48 <MX_TIM20_Init+0x170>)
 8005b3a:	2200      	movs	r2, #0
 8005b3c:	615a      	str	r2, [r3, #20]
  htim20.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005b3e:	4b42      	ldr	r3, [pc, #264]	@ (8005c48 <MX_TIM20_Init+0x170>)
 8005b40:	2200      	movs	r2, #0
 8005b42:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim20) != HAL_OK)
 8005b44:	4840      	ldr	r0, [pc, #256]	@ (8005c48 <MX_TIM20_Init+0x170>)
 8005b46:	f004 f88f 	bl	8009c68 <HAL_TIM_Base_Init>
 8005b4a:	4603      	mov	r3, r0
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d001      	beq.n	8005b54 <MX_TIM20_Init+0x7c>
  {
    Error_Handler();
 8005b50:	f7ff fbe0 	bl	8005314 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005b54:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005b58:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim20, &sClockSourceConfig) != HAL_OK)
 8005b5a:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8005b5e:	4619      	mov	r1, r3
 8005b60:	4839      	ldr	r0, [pc, #228]	@ (8005c48 <MX_TIM20_Init+0x170>)
 8005b62:	f005 f8fb 	bl	800ad5c <HAL_TIM_ConfigClockSource>
 8005b66:	4603      	mov	r3, r0
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d001      	beq.n	8005b70 <MX_TIM20_Init+0x98>
  {
    Error_Handler();
 8005b6c:	f7ff fbd2 	bl	8005314 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim20) != HAL_OK)
 8005b70:	4835      	ldr	r0, [pc, #212]	@ (8005c48 <MX_TIM20_Init+0x170>)
 8005b72:	f004 fa33 	bl	8009fdc <HAL_TIM_PWM_Init>
 8005b76:	4603      	mov	r3, r0
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d001      	beq.n	8005b80 <MX_TIM20_Init+0xa8>
  {
    Error_Handler();
 8005b7c:	f7ff fbca 	bl	8005314 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005b80:	2300      	movs	r3, #0
 8005b82:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8005b84:	2300      	movs	r3, #0
 8005b86:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005b88:	2300      	movs	r3, #0
 8005b8a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim20, &sMasterConfig) != HAL_OK)
 8005b8c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8005b90:	4619      	mov	r1, r3
 8005b92:	482d      	ldr	r0, [pc, #180]	@ (8005c48 <MX_TIM20_Init+0x170>)
 8005b94:	f006 f8c8 	bl	800bd28 <HAL_TIMEx_MasterConfigSynchronization>
 8005b98:	4603      	mov	r3, r0
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d001      	beq.n	8005ba2 <MX_TIM20_Init+0xca>
  {
    Error_Handler();
 8005b9e:	f7ff fbb9 	bl	8005314 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005ba2:	2360      	movs	r3, #96	@ 0x60
 8005ba4:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8005ba6:	2300      	movs	r3, #0
 8005ba8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005baa:	2300      	movs	r3, #0
 8005bac:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8005bae:	2300      	movs	r3, #0
 8005bb0:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005bb2:	2300      	movs	r3, #0
 8005bb4:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8005bb6:	2300      	movs	r3, #0
 8005bb8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8005bba:	2300      	movs	r3, #0
 8005bbc:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim20, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005bbe:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8005bc2:	2200      	movs	r2, #0
 8005bc4:	4619      	mov	r1, r3
 8005bc6:	4820      	ldr	r0, [pc, #128]	@ (8005c48 <MX_TIM20_Init+0x170>)
 8005bc8:	f004 ffb4 	bl	800ab34 <HAL_TIM_PWM_ConfigChannel>
 8005bcc:	4603      	mov	r3, r0
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d001      	beq.n	8005bd6 <MX_TIM20_Init+0xfe>
  {
    Error_Handler();
 8005bd2:	f7ff fb9f 	bl	8005314 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim20, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8005bd6:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8005bda:	2208      	movs	r2, #8
 8005bdc:	4619      	mov	r1, r3
 8005bde:	481a      	ldr	r0, [pc, #104]	@ (8005c48 <MX_TIM20_Init+0x170>)
 8005be0:	f004 ffa8 	bl	800ab34 <HAL_TIM_PWM_ConfigChannel>
 8005be4:	4603      	mov	r3, r0
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d001      	beq.n	8005bee <MX_TIM20_Init+0x116>
  {
    Error_Handler();
 8005bea:	f7ff fb93 	bl	8005314 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8005bee:	2300      	movs	r3, #0
 8005bf0:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8005bf2:	2300      	movs	r3, #0
 8005bf4:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8005bf6:	2300      	movs	r3, #0
 8005bf8:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8005bfa:	2300      	movs	r3, #0
 8005bfc:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8005bfe:	2300      	movs	r3, #0
 8005c00:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8005c02:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8005c06:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8005c08:	2300      	movs	r3, #0
 8005c0a:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8005c0c:	2300      	movs	r3, #0
 8005c0e:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8005c10:	2300      	movs	r3, #0
 8005c12:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8005c14:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005c18:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8005c1a:	2300      	movs	r3, #0
 8005c1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8005c1e:	2300      	movs	r3, #0
 8005c20:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8005c22:	2300      	movs	r3, #0
 8005c24:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim20, &sBreakDeadTimeConfig) != HAL_OK)
 8005c26:	1d3b      	adds	r3, r7, #4
 8005c28:	4619      	mov	r1, r3
 8005c2a:	4807      	ldr	r0, [pc, #28]	@ (8005c48 <MX_TIM20_Init+0x170>)
 8005c2c:	f006 f912 	bl	800be54 <HAL_TIMEx_ConfigBreakDeadTime>
 8005c30:	4603      	mov	r3, r0
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d001      	beq.n	8005c3a <MX_TIM20_Init+0x162>
  {
    Error_Handler();
 8005c36:	f7ff fb6d 	bl	8005314 <Error_Handler>
  }
  /* USER CODE BEGIN TIM20_Init 2 */

  /* USER CODE END TIM20_Init 2 */
  HAL_TIM_MspPostInit(&htim20);
 8005c3a:	4803      	ldr	r0, [pc, #12]	@ (8005c48 <MX_TIM20_Init+0x170>)
 8005c3c:	f000 f908 	bl	8005e50 <HAL_TIM_MspPostInit>

}
 8005c40:	bf00      	nop
 8005c42:	3770      	adds	r7, #112	@ 0x70
 8005c44:	46bd      	mov	sp, r7
 8005c46:	bd80      	pop	{r7, pc}
 8005c48:	20001bac 	.word	0x20001bac
 8005c4c:	40015000 	.word	0x40015000

08005c50 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8005c50:	b580      	push	{r7, lr}
 8005c52:	b088      	sub	sp, #32
 8005c54:	af00      	add	r7, sp, #0
 8005c56:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	4a3d      	ldr	r2, [pc, #244]	@ (8005d54 <HAL_TIM_Base_MspInit+0x104>)
 8005c5e:	4293      	cmp	r3, r2
 8005c60:	d11c      	bne.n	8005c9c <HAL_TIM_Base_MspInit+0x4c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8005c62:	4b3d      	ldr	r3, [pc, #244]	@ (8005d58 <HAL_TIM_Base_MspInit+0x108>)
 8005c64:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005c66:	4a3c      	ldr	r2, [pc, #240]	@ (8005d58 <HAL_TIM_Base_MspInit+0x108>)
 8005c68:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8005c6c:	6613      	str	r3, [r2, #96]	@ 0x60
 8005c6e:	4b3a      	ldr	r3, [pc, #232]	@ (8005d58 <HAL_TIM_Base_MspInit+0x108>)
 8005c70:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005c72:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005c76:	61fb      	str	r3, [r7, #28]
 8005c78:	69fb      	ldr	r3, [r7, #28]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 8005c7a:	2200      	movs	r2, #0
 8005c7c:	2100      	movs	r1, #0
 8005c7e:	2018      	movs	r0, #24
 8005c80:	f001 fe6f 	bl	8007962 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8005c84:	2018      	movs	r0, #24
 8005c86:	f001 fe86 	bl	8007996 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8005c8a:	2200      	movs	r2, #0
 8005c8c:	2100      	movs	r1, #0
 8005c8e:	2019      	movs	r0, #25
 8005c90:	f001 fe67 	bl	8007962 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8005c94:	2019      	movs	r0, #25
 8005c96:	f001 fe7e 	bl	8007996 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM20_CLK_ENABLE();
  /* USER CODE BEGIN TIM20_MspInit 1 */

  /* USER CODE END TIM20_MspInit 1 */
  }
}
 8005c9a:	e056      	b.n	8005d4a <HAL_TIM_Base_MspInit+0xfa>
  else if(tim_baseHandle->Instance==TIM2)
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ca4:	d114      	bne.n	8005cd0 <HAL_TIM_Base_MspInit+0x80>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8005ca6:	4b2c      	ldr	r3, [pc, #176]	@ (8005d58 <HAL_TIM_Base_MspInit+0x108>)
 8005ca8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005caa:	4a2b      	ldr	r2, [pc, #172]	@ (8005d58 <HAL_TIM_Base_MspInit+0x108>)
 8005cac:	f043 0301 	orr.w	r3, r3, #1
 8005cb0:	6593      	str	r3, [r2, #88]	@ 0x58
 8005cb2:	4b29      	ldr	r3, [pc, #164]	@ (8005d58 <HAL_TIM_Base_MspInit+0x108>)
 8005cb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005cb6:	f003 0301 	and.w	r3, r3, #1
 8005cba:	61bb      	str	r3, [r7, #24]
 8005cbc:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8005cbe:	2200      	movs	r2, #0
 8005cc0:	2100      	movs	r1, #0
 8005cc2:	201c      	movs	r0, #28
 8005cc4:	f001 fe4d 	bl	8007962 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8005cc8:	201c      	movs	r0, #28
 8005cca:	f001 fe64 	bl	8007996 <HAL_NVIC_EnableIRQ>
}
 8005cce:	e03c      	b.n	8005d4a <HAL_TIM_Base_MspInit+0xfa>
  else if(tim_baseHandle->Instance==TIM8)
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	4a21      	ldr	r2, [pc, #132]	@ (8005d5c <HAL_TIM_Base_MspInit+0x10c>)
 8005cd6:	4293      	cmp	r3, r2
 8005cd8:	d10c      	bne.n	8005cf4 <HAL_TIM_Base_MspInit+0xa4>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8005cda:	4b1f      	ldr	r3, [pc, #124]	@ (8005d58 <HAL_TIM_Base_MspInit+0x108>)
 8005cdc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005cde:	4a1e      	ldr	r2, [pc, #120]	@ (8005d58 <HAL_TIM_Base_MspInit+0x108>)
 8005ce0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8005ce4:	6613      	str	r3, [r2, #96]	@ 0x60
 8005ce6:	4b1c      	ldr	r3, [pc, #112]	@ (8005d58 <HAL_TIM_Base_MspInit+0x108>)
 8005ce8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005cea:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005cee:	617b      	str	r3, [r7, #20]
 8005cf0:	697b      	ldr	r3, [r7, #20]
}
 8005cf2:	e02a      	b.n	8005d4a <HAL_TIM_Base_MspInit+0xfa>
  else if(tim_baseHandle->Instance==TIM16)
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	4a19      	ldr	r2, [pc, #100]	@ (8005d60 <HAL_TIM_Base_MspInit+0x110>)
 8005cfa:	4293      	cmp	r3, r2
 8005cfc:	d114      	bne.n	8005d28 <HAL_TIM_Base_MspInit+0xd8>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8005cfe:	4b16      	ldr	r3, [pc, #88]	@ (8005d58 <HAL_TIM_Base_MspInit+0x108>)
 8005d00:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005d02:	4a15      	ldr	r2, [pc, #84]	@ (8005d58 <HAL_TIM_Base_MspInit+0x108>)
 8005d04:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005d08:	6613      	str	r3, [r2, #96]	@ 0x60
 8005d0a:	4b13      	ldr	r3, [pc, #76]	@ (8005d58 <HAL_TIM_Base_MspInit+0x108>)
 8005d0c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005d0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005d12:	613b      	str	r3, [r7, #16]
 8005d14:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8005d16:	2200      	movs	r2, #0
 8005d18:	2100      	movs	r1, #0
 8005d1a:	2019      	movs	r0, #25
 8005d1c:	f001 fe21 	bl	8007962 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8005d20:	2019      	movs	r0, #25
 8005d22:	f001 fe38 	bl	8007996 <HAL_NVIC_EnableIRQ>
}
 8005d26:	e010      	b.n	8005d4a <HAL_TIM_Base_MspInit+0xfa>
  else if(tim_baseHandle->Instance==TIM20)
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	4a0d      	ldr	r2, [pc, #52]	@ (8005d64 <HAL_TIM_Base_MspInit+0x114>)
 8005d2e:	4293      	cmp	r3, r2
 8005d30:	d10b      	bne.n	8005d4a <HAL_TIM_Base_MspInit+0xfa>
    __HAL_RCC_TIM20_CLK_ENABLE();
 8005d32:	4b09      	ldr	r3, [pc, #36]	@ (8005d58 <HAL_TIM_Base_MspInit+0x108>)
 8005d34:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005d36:	4a08      	ldr	r2, [pc, #32]	@ (8005d58 <HAL_TIM_Base_MspInit+0x108>)
 8005d38:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005d3c:	6613      	str	r3, [r2, #96]	@ 0x60
 8005d3e:	4b06      	ldr	r3, [pc, #24]	@ (8005d58 <HAL_TIM_Base_MspInit+0x108>)
 8005d40:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005d42:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005d46:	60fb      	str	r3, [r7, #12]
 8005d48:	68fb      	ldr	r3, [r7, #12]
}
 8005d4a:	bf00      	nop
 8005d4c:	3720      	adds	r7, #32
 8005d4e:	46bd      	mov	sp, r7
 8005d50:	bd80      	pop	{r7, pc}
 8005d52:	bf00      	nop
 8005d54:	40012c00 	.word	0x40012c00
 8005d58:	40021000 	.word	0x40021000
 8005d5c:	40013400 	.word	0x40013400
 8005d60:	40014400 	.word	0x40014400
 8005d64:	40015000 	.word	0x40015000

08005d68 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8005d68:	b580      	push	{r7, lr}
 8005d6a:	b08c      	sub	sp, #48	@ 0x30
 8005d6c:	af00      	add	r7, sp, #0
 8005d6e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005d70:	f107 031c 	add.w	r3, r7, #28
 8005d74:	2200      	movs	r2, #0
 8005d76:	601a      	str	r2, [r3, #0]
 8005d78:	605a      	str	r2, [r3, #4]
 8005d7a:	609a      	str	r2, [r3, #8]
 8005d7c:	60da      	str	r2, [r3, #12]
 8005d7e:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM3)
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	4a2f      	ldr	r2, [pc, #188]	@ (8005e44 <HAL_TIM_Encoder_MspInit+0xdc>)
 8005d86:	4293      	cmp	r3, r2
 8005d88:	d129      	bne.n	8005dde <HAL_TIM_Encoder_MspInit+0x76>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8005d8a:	4b2f      	ldr	r3, [pc, #188]	@ (8005e48 <HAL_TIM_Encoder_MspInit+0xe0>)
 8005d8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d8e:	4a2e      	ldr	r2, [pc, #184]	@ (8005e48 <HAL_TIM_Encoder_MspInit+0xe0>)
 8005d90:	f043 0302 	orr.w	r3, r3, #2
 8005d94:	6593      	str	r3, [r2, #88]	@ 0x58
 8005d96:	4b2c      	ldr	r3, [pc, #176]	@ (8005e48 <HAL_TIM_Encoder_MspInit+0xe0>)
 8005d98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d9a:	f003 0302 	and.w	r3, r3, #2
 8005d9e:	61bb      	str	r3, [r7, #24]
 8005da0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005da2:	4b29      	ldr	r3, [pc, #164]	@ (8005e48 <HAL_TIM_Encoder_MspInit+0xe0>)
 8005da4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005da6:	4a28      	ldr	r2, [pc, #160]	@ (8005e48 <HAL_TIM_Encoder_MspInit+0xe0>)
 8005da8:	f043 0301 	orr.w	r3, r3, #1
 8005dac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005dae:	4b26      	ldr	r3, [pc, #152]	@ (8005e48 <HAL_TIM_Encoder_MspInit+0xe0>)
 8005db0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005db2:	f003 0301 	and.w	r3, r3, #1
 8005db6:	617b      	str	r3, [r7, #20]
 8005db8:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = Encoder_1_Pin|Encoder_1A7_Pin;
 8005dba:	23c0      	movs	r3, #192	@ 0xc0
 8005dbc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005dbe:	2302      	movs	r3, #2
 8005dc0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005dc2:	2300      	movs	r3, #0
 8005dc4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005dc6:	2300      	movs	r3, #0
 8005dc8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8005dca:	2302      	movs	r3, #2
 8005dcc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005dce:	f107 031c 	add.w	r3, r7, #28
 8005dd2:	4619      	mov	r1, r3
 8005dd4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005dd8:	f002 f936 	bl	8008048 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8005ddc:	e02e      	b.n	8005e3c <HAL_TIM_Encoder_MspInit+0xd4>
  else if(tim_encoderHandle->Instance==TIM4)
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	4a1a      	ldr	r2, [pc, #104]	@ (8005e4c <HAL_TIM_Encoder_MspInit+0xe4>)
 8005de4:	4293      	cmp	r3, r2
 8005de6:	d129      	bne.n	8005e3c <HAL_TIM_Encoder_MspInit+0xd4>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8005de8:	4b17      	ldr	r3, [pc, #92]	@ (8005e48 <HAL_TIM_Encoder_MspInit+0xe0>)
 8005dea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005dec:	4a16      	ldr	r2, [pc, #88]	@ (8005e48 <HAL_TIM_Encoder_MspInit+0xe0>)
 8005dee:	f043 0304 	orr.w	r3, r3, #4
 8005df2:	6593      	str	r3, [r2, #88]	@ 0x58
 8005df4:	4b14      	ldr	r3, [pc, #80]	@ (8005e48 <HAL_TIM_Encoder_MspInit+0xe0>)
 8005df6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005df8:	f003 0304 	and.w	r3, r3, #4
 8005dfc:	613b      	str	r3, [r7, #16]
 8005dfe:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005e00:	4b11      	ldr	r3, [pc, #68]	@ (8005e48 <HAL_TIM_Encoder_MspInit+0xe0>)
 8005e02:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005e04:	4a10      	ldr	r2, [pc, #64]	@ (8005e48 <HAL_TIM_Encoder_MspInit+0xe0>)
 8005e06:	f043 0301 	orr.w	r3, r3, #1
 8005e0a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005e0c:	4b0e      	ldr	r3, [pc, #56]	@ (8005e48 <HAL_TIM_Encoder_MspInit+0xe0>)
 8005e0e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005e10:	f003 0301 	and.w	r3, r3, #1
 8005e14:	60fb      	str	r3, [r7, #12]
 8005e16:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = Encoder_2_Pin|Encoder_2A12_Pin;
 8005e18:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8005e1c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005e1e:	2302      	movs	r3, #2
 8005e20:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005e22:	2300      	movs	r3, #0
 8005e24:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005e26:	2300      	movs	r3, #0
 8005e28:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
 8005e2a:	230a      	movs	r3, #10
 8005e2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005e2e:	f107 031c 	add.w	r3, r7, #28
 8005e32:	4619      	mov	r1, r3
 8005e34:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005e38:	f002 f906 	bl	8008048 <HAL_GPIO_Init>
}
 8005e3c:	bf00      	nop
 8005e3e:	3730      	adds	r7, #48	@ 0x30
 8005e40:	46bd      	mov	sp, r7
 8005e42:	bd80      	pop	{r7, pc}
 8005e44:	40000400 	.word	0x40000400
 8005e48:	40021000 	.word	0x40021000
 8005e4c:	40000800 	.word	0x40000800

08005e50 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8005e50:	b580      	push	{r7, lr}
 8005e52:	b08a      	sub	sp, #40	@ 0x28
 8005e54:	af00      	add	r7, sp, #0
 8005e56:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005e58:	f107 0314 	add.w	r3, r7, #20
 8005e5c:	2200      	movs	r2, #0
 8005e5e:	601a      	str	r2, [r3, #0]
 8005e60:	605a      	str	r2, [r3, #4]
 8005e62:	609a      	str	r2, [r3, #8]
 8005e64:	60da      	str	r2, [r3, #12]
 8005e66:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM8)
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	4a31      	ldr	r2, [pc, #196]	@ (8005f34 <HAL_TIM_MspPostInit+0xe4>)
 8005e6e:	4293      	cmp	r3, r2
 8005e70:	d11d      	bne.n	8005eae <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM8_MspPostInit 0 */

  /* USER CODE END TIM8_MspPostInit 0 */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005e72:	4b31      	ldr	r3, [pc, #196]	@ (8005f38 <HAL_TIM_MspPostInit+0xe8>)
 8005e74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005e76:	4a30      	ldr	r2, [pc, #192]	@ (8005f38 <HAL_TIM_MspPostInit+0xe8>)
 8005e78:	f043 0304 	orr.w	r3, r3, #4
 8005e7c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005e7e:	4b2e      	ldr	r3, [pc, #184]	@ (8005f38 <HAL_TIM_MspPostInit+0xe8>)
 8005e80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005e82:	f003 0304 	and.w	r3, r3, #4
 8005e86:	613b      	str	r3, [r7, #16]
 8005e88:	693b      	ldr	r3, [r7, #16]
    /**TIM8 GPIO Configuration
    PC9     ------> TIM8_CH4
    */
    GPIO_InitStruct.Pin = PWM_Servo_Pin;
 8005e8a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005e8e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005e90:	2302      	movs	r3, #2
 8005e92:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005e94:	2300      	movs	r3, #0
 8005e96:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005e98:	2300      	movs	r3, #0
 8005e9a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 8005e9c:	2304      	movs	r3, #4
 8005e9e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(PWM_Servo_GPIO_Port, &GPIO_InitStruct);
 8005ea0:	f107 0314 	add.w	r3, r7, #20
 8005ea4:	4619      	mov	r1, r3
 8005ea6:	4825      	ldr	r0, [pc, #148]	@ (8005f3c <HAL_TIM_MspPostInit+0xec>)
 8005ea8:	f002 f8ce 	bl	8008048 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM20_MspPostInit 1 */

  /* USER CODE END TIM20_MspPostInit 1 */
  }

}
 8005eac:	e03d      	b.n	8005f2a <HAL_TIM_MspPostInit+0xda>
  else if(timHandle->Instance==TIM20)
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	4a23      	ldr	r2, [pc, #140]	@ (8005f40 <HAL_TIM_MspPostInit+0xf0>)
 8005eb4:	4293      	cmp	r3, r2
 8005eb6:	d138      	bne.n	8005f2a <HAL_TIM_MspPostInit+0xda>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005eb8:	4b1f      	ldr	r3, [pc, #124]	@ (8005f38 <HAL_TIM_MspPostInit+0xe8>)
 8005eba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005ebc:	4a1e      	ldr	r2, [pc, #120]	@ (8005f38 <HAL_TIM_MspPostInit+0xe8>)
 8005ebe:	f043 0302 	orr.w	r3, r3, #2
 8005ec2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005ec4:	4b1c      	ldr	r3, [pc, #112]	@ (8005f38 <HAL_TIM_MspPostInit+0xe8>)
 8005ec6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005ec8:	f003 0302 	and.w	r3, r3, #2
 8005ecc:	60fb      	str	r3, [r7, #12]
 8005ece:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005ed0:	4b19      	ldr	r3, [pc, #100]	@ (8005f38 <HAL_TIM_MspPostInit+0xe8>)
 8005ed2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005ed4:	4a18      	ldr	r2, [pc, #96]	@ (8005f38 <HAL_TIM_MspPostInit+0xe8>)
 8005ed6:	f043 0304 	orr.w	r3, r3, #4
 8005eda:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005edc:	4b16      	ldr	r3, [pc, #88]	@ (8005f38 <HAL_TIM_MspPostInit+0xe8>)
 8005ede:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005ee0:	f003 0304 	and.w	r3, r3, #4
 8005ee4:	60bb      	str	r3, [r7, #8]
 8005ee6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = PWM_MD20A_24V_Pin;
 8005ee8:	2304      	movs	r3, #4
 8005eea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005eec:	2302      	movs	r3, #2
 8005eee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005ef0:	2300      	movs	r3, #0
 8005ef2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005ef4:	2300      	movs	r3, #0
 8005ef6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM20;
 8005ef8:	2303      	movs	r3, #3
 8005efa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(PWM_MD20A_24V_GPIO_Port, &GPIO_InitStruct);
 8005efc:	f107 0314 	add.w	r3, r7, #20
 8005f00:	4619      	mov	r1, r3
 8005f02:	4810      	ldr	r0, [pc, #64]	@ (8005f44 <HAL_TIM_MspPostInit+0xf4>)
 8005f04:	f002 f8a0 	bl	8008048 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = PWM_MD20A_18V_Pin;
 8005f08:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005f0c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005f0e:	2302      	movs	r3, #2
 8005f10:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005f12:	2300      	movs	r3, #0
 8005f14:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005f16:	2300      	movs	r3, #0
 8005f18:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM20;
 8005f1a:	2306      	movs	r3, #6
 8005f1c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(PWM_MD20A_18V_GPIO_Port, &GPIO_InitStruct);
 8005f1e:	f107 0314 	add.w	r3, r7, #20
 8005f22:	4619      	mov	r1, r3
 8005f24:	4805      	ldr	r0, [pc, #20]	@ (8005f3c <HAL_TIM_MspPostInit+0xec>)
 8005f26:	f002 f88f 	bl	8008048 <HAL_GPIO_Init>
}
 8005f2a:	bf00      	nop
 8005f2c:	3728      	adds	r7, #40	@ 0x28
 8005f2e:	46bd      	mov	sp, r7
 8005f30:	bd80      	pop	{r7, pc}
 8005f32:	bf00      	nop
 8005f34:	40013400 	.word	0x40013400
 8005f38:	40021000 	.word	0x40021000
 8005f3c:	48000800 	.word	0x48000800
 8005f40:	40015000 	.word	0x40015000
 8005f44:	48000400 	.word	0x48000400

08005f48 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8005f48:	b580      	push	{r7, lr}
 8005f4a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8005f4c:	4b23      	ldr	r3, [pc, #140]	@ (8005fdc <MX_USART2_UART_Init+0x94>)
 8005f4e:	4a24      	ldr	r2, [pc, #144]	@ (8005fe0 <MX_USART2_UART_Init+0x98>)
 8005f50:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8005f52:	4b22      	ldr	r3, [pc, #136]	@ (8005fdc <MX_USART2_UART_Init+0x94>)
 8005f54:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8005f58:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_9B;
 8005f5a:	4b20      	ldr	r3, [pc, #128]	@ (8005fdc <MX_USART2_UART_Init+0x94>)
 8005f5c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8005f60:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8005f62:	4b1e      	ldr	r3, [pc, #120]	@ (8005fdc <MX_USART2_UART_Init+0x94>)
 8005f64:	2200      	movs	r2, #0
 8005f66:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_EVEN;
 8005f68:	4b1c      	ldr	r3, [pc, #112]	@ (8005fdc <MX_USART2_UART_Init+0x94>)
 8005f6a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005f6e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8005f70:	4b1a      	ldr	r3, [pc, #104]	@ (8005fdc <MX_USART2_UART_Init+0x94>)
 8005f72:	220c      	movs	r2, #12
 8005f74:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005f76:	4b19      	ldr	r3, [pc, #100]	@ (8005fdc <MX_USART2_UART_Init+0x94>)
 8005f78:	2200      	movs	r2, #0
 8005f7a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8005f7c:	4b17      	ldr	r3, [pc, #92]	@ (8005fdc <MX_USART2_UART_Init+0x94>)
 8005f7e:	2200      	movs	r2, #0
 8005f80:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005f82:	4b16      	ldr	r3, [pc, #88]	@ (8005fdc <MX_USART2_UART_Init+0x94>)
 8005f84:	2200      	movs	r2, #0
 8005f86:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8005f88:	4b14      	ldr	r3, [pc, #80]	@ (8005fdc <MX_USART2_UART_Init+0x94>)
 8005f8a:	2200      	movs	r2, #0
 8005f8c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005f8e:	4b13      	ldr	r3, [pc, #76]	@ (8005fdc <MX_USART2_UART_Init+0x94>)
 8005f90:	2200      	movs	r2, #0
 8005f92:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8005f94:	4811      	ldr	r0, [pc, #68]	@ (8005fdc <MX_USART2_UART_Init+0x94>)
 8005f96:	f006 f841 	bl	800c01c <HAL_UART_Init>
 8005f9a:	4603      	mov	r3, r0
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d001      	beq.n	8005fa4 <MX_USART2_UART_Init+0x5c>
  {
    Error_Handler();
 8005fa0:	f7ff f9b8 	bl	8005314 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005fa4:	2100      	movs	r1, #0
 8005fa6:	480d      	ldr	r0, [pc, #52]	@ (8005fdc <MX_USART2_UART_Init+0x94>)
 8005fa8:	f008 fbc3 	bl	800e732 <HAL_UARTEx_SetTxFifoThreshold>
 8005fac:	4603      	mov	r3, r0
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d001      	beq.n	8005fb6 <MX_USART2_UART_Init+0x6e>
  {
    Error_Handler();
 8005fb2:	f7ff f9af 	bl	8005314 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005fb6:	2100      	movs	r1, #0
 8005fb8:	4808      	ldr	r0, [pc, #32]	@ (8005fdc <MX_USART2_UART_Init+0x94>)
 8005fba:	f008 fbf8 	bl	800e7ae <HAL_UARTEx_SetRxFifoThreshold>
 8005fbe:	4603      	mov	r3, r0
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d001      	beq.n	8005fc8 <MX_USART2_UART_Init+0x80>
  {
    Error_Handler();
 8005fc4:	f7ff f9a6 	bl	8005314 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8005fc8:	4804      	ldr	r0, [pc, #16]	@ (8005fdc <MX_USART2_UART_Init+0x94>)
 8005fca:	f008 fb79 	bl	800e6c0 <HAL_UARTEx_DisableFifoMode>
 8005fce:	4603      	mov	r3, r0
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d001      	beq.n	8005fd8 <MX_USART2_UART_Init+0x90>
  {
    Error_Handler();
 8005fd4:	f7ff f99e 	bl	8005314 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8005fd8:	bf00      	nop
 8005fda:	bd80      	pop	{r7, pc}
 8005fdc:	20001c78 	.word	0x20001c78
 8005fe0:	40004400 	.word	0x40004400

08005fe4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8005fe4:	b580      	push	{r7, lr}
 8005fe6:	b09e      	sub	sp, #120	@ 0x78
 8005fe8:	af00      	add	r7, sp, #0
 8005fea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005fec:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8005ff0:	2200      	movs	r2, #0
 8005ff2:	601a      	str	r2, [r3, #0]
 8005ff4:	605a      	str	r2, [r3, #4]
 8005ff6:	609a      	str	r2, [r3, #8]
 8005ff8:	60da      	str	r2, [r3, #12]
 8005ffa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005ffc:	f107 0310 	add.w	r3, r7, #16
 8006000:	2254      	movs	r2, #84	@ 0x54
 8006002:	2100      	movs	r1, #0
 8006004:	4618      	mov	r0, r3
 8006006:	f009 f955 	bl	800f2b4 <memset>
  if(uartHandle->Instance==USART2)
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	4a37      	ldr	r2, [pc, #220]	@ (80060ec <HAL_UART_MspInit+0x108>)
 8006010:	4293      	cmp	r3, r2
 8006012:	d167      	bne.n	80060e4 <HAL_UART_MspInit+0x100>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8006014:	2302      	movs	r3, #2
 8006016:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8006018:	2300      	movs	r3, #0
 800601a:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800601c:	f107 0310 	add.w	r3, r7, #16
 8006020:	4618      	mov	r0, r3
 8006022:	f002 ffa5 	bl	8008f70 <HAL_RCCEx_PeriphCLKConfig>
 8006026:	4603      	mov	r3, r0
 8006028:	2b00      	cmp	r3, #0
 800602a:	d001      	beq.n	8006030 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800602c:	f7ff f972 	bl	8005314 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8006030:	4b2f      	ldr	r3, [pc, #188]	@ (80060f0 <HAL_UART_MspInit+0x10c>)
 8006032:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006034:	4a2e      	ldr	r2, [pc, #184]	@ (80060f0 <HAL_UART_MspInit+0x10c>)
 8006036:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800603a:	6593      	str	r3, [r2, #88]	@ 0x58
 800603c:	4b2c      	ldr	r3, [pc, #176]	@ (80060f0 <HAL_UART_MspInit+0x10c>)
 800603e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006040:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006044:	60fb      	str	r3, [r7, #12]
 8006046:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006048:	4b29      	ldr	r3, [pc, #164]	@ (80060f0 <HAL_UART_MspInit+0x10c>)
 800604a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800604c:	4a28      	ldr	r2, [pc, #160]	@ (80060f0 <HAL_UART_MspInit+0x10c>)
 800604e:	f043 0301 	orr.w	r3, r3, #1
 8006052:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006054:	4b26      	ldr	r3, [pc, #152]	@ (80060f0 <HAL_UART_MspInit+0x10c>)
 8006056:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006058:	f003 0301 	and.w	r3, r3, #1
 800605c:	60bb      	str	r3, [r7, #8]
 800605e:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8006060:	230c      	movs	r3, #12
 8006062:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006064:	2302      	movs	r3, #2
 8006066:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006068:	2300      	movs	r3, #0
 800606a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800606c:	2300      	movs	r3, #0
 800606e:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8006070:	2307      	movs	r3, #7
 8006072:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006074:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8006078:	4619      	mov	r1, r3
 800607a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800607e:	f001 ffe3 	bl	8008048 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel1;
 8006082:	4b1c      	ldr	r3, [pc, #112]	@ (80060f4 <HAL_UART_MspInit+0x110>)
 8006084:	4a1c      	ldr	r2, [pc, #112]	@ (80060f8 <HAL_UART_MspInit+0x114>)
 8006086:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8006088:	4b1a      	ldr	r3, [pc, #104]	@ (80060f4 <HAL_UART_MspInit+0x110>)
 800608a:	221b      	movs	r2, #27
 800608c:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800608e:	4b19      	ldr	r3, [pc, #100]	@ (80060f4 <HAL_UART_MspInit+0x110>)
 8006090:	2210      	movs	r2, #16
 8006092:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8006094:	4b17      	ldr	r3, [pc, #92]	@ (80060f4 <HAL_UART_MspInit+0x110>)
 8006096:	2200      	movs	r2, #0
 8006098:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800609a:	4b16      	ldr	r3, [pc, #88]	@ (80060f4 <HAL_UART_MspInit+0x110>)
 800609c:	2280      	movs	r2, #128	@ 0x80
 800609e:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80060a0:	4b14      	ldr	r3, [pc, #80]	@ (80060f4 <HAL_UART_MspInit+0x110>)
 80060a2:	2200      	movs	r2, #0
 80060a4:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80060a6:	4b13      	ldr	r3, [pc, #76]	@ (80060f4 <HAL_UART_MspInit+0x110>)
 80060a8:	2200      	movs	r2, #0
 80060aa:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80060ac:	4b11      	ldr	r3, [pc, #68]	@ (80060f4 <HAL_UART_MspInit+0x110>)
 80060ae:	2200      	movs	r2, #0
 80060b0:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80060b2:	4b10      	ldr	r3, [pc, #64]	@ (80060f4 <HAL_UART_MspInit+0x110>)
 80060b4:	2200      	movs	r2, #0
 80060b6:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80060b8:	480e      	ldr	r0, [pc, #56]	@ (80060f4 <HAL_UART_MspInit+0x110>)
 80060ba:	f001 fc87 	bl	80079cc <HAL_DMA_Init>
 80060be:	4603      	mov	r3, r0
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d001      	beq.n	80060c8 <HAL_UART_MspInit+0xe4>
    {
      Error_Handler();
 80060c4:	f7ff f926 	bl	8005314 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	4a0a      	ldr	r2, [pc, #40]	@ (80060f4 <HAL_UART_MspInit+0x110>)
 80060cc:	67da      	str	r2, [r3, #124]	@ 0x7c
 80060ce:	4a09      	ldr	r2, [pc, #36]	@ (80060f4 <HAL_UART_MspInit+0x110>)
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80060d4:	2200      	movs	r2, #0
 80060d6:	2100      	movs	r1, #0
 80060d8:	2026      	movs	r0, #38	@ 0x26
 80060da:	f001 fc42 	bl	8007962 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80060de:	2026      	movs	r0, #38	@ 0x26
 80060e0:	f001 fc59 	bl	8007996 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80060e4:	bf00      	nop
 80060e6:	3778      	adds	r7, #120	@ 0x78
 80060e8:	46bd      	mov	sp, r7
 80060ea:	bd80      	pop	{r7, pc}
 80060ec:	40004400 	.word	0x40004400
 80060f0:	40021000 	.word	0x40021000
 80060f4:	20001d44 	.word	0x20001d44
 80060f8:	40020008 	.word	0x40020008

080060fc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80060fc:	480d      	ldr	r0, [pc, #52]	@ (8006134 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80060fe:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8006100:	f7ff fa5a 	bl	80055b8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8006104:	480c      	ldr	r0, [pc, #48]	@ (8006138 <LoopForever+0x6>)
  ldr r1, =_edata
 8006106:	490d      	ldr	r1, [pc, #52]	@ (800613c <LoopForever+0xa>)
  ldr r2, =_sidata
 8006108:	4a0d      	ldr	r2, [pc, #52]	@ (8006140 <LoopForever+0xe>)
  movs r3, #0
 800610a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 800610c:	e002      	b.n	8006114 <LoopCopyDataInit>

0800610e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800610e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8006110:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8006112:	3304      	adds	r3, #4

08006114 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8006114:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8006116:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8006118:	d3f9      	bcc.n	800610e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800611a:	4a0a      	ldr	r2, [pc, #40]	@ (8006144 <LoopForever+0x12>)
  ldr r4, =_ebss
 800611c:	4c0a      	ldr	r4, [pc, #40]	@ (8006148 <LoopForever+0x16>)
  movs r3, #0
 800611e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8006120:	e001      	b.n	8006126 <LoopFillZerobss>

08006122 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8006122:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8006124:	3204      	adds	r2, #4

08006126 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8006126:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8006128:	d3fb      	bcc.n	8006122 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800612a:	f009 f8d1 	bl	800f2d0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800612e:	f7fd fb33 	bl	8003798 <main>

08006132 <LoopForever>:

LoopForever:
    b LoopForever
 8006132:	e7fe      	b.n	8006132 <LoopForever>
  ldr   r0, =_estack
 8006134:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8006138:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800613c:	200002c0 	.word	0x200002c0
  ldr r2, =_sidata
 8006140:	08011730 	.word	0x08011730
  ldr r2, =_sbss
 8006144:	200002c0 	.word	0x200002c0
  ldr r4, =_ebss
 8006148:	20001ee0 	.word	0x20001ee0

0800614c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800614c:	e7fe      	b.n	800614c <ADC1_2_IRQHandler>

0800614e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800614e:	b580      	push	{r7, lr}
 8006150:	b082      	sub	sp, #8
 8006152:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8006154:	2300      	movs	r3, #0
 8006156:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006158:	2003      	movs	r0, #3
 800615a:	f001 fbf7 	bl	800794c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800615e:	2000      	movs	r0, #0
 8006160:	f000 f80e 	bl	8006180 <HAL_InitTick>
 8006164:	4603      	mov	r3, r0
 8006166:	2b00      	cmp	r3, #0
 8006168:	d002      	beq.n	8006170 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800616a:	2301      	movs	r3, #1
 800616c:	71fb      	strb	r3, [r7, #7]
 800616e:	e001      	b.n	8006174 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8006170:	f7ff f974 	bl	800545c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8006174:	79fb      	ldrb	r3, [r7, #7]

}
 8006176:	4618      	mov	r0, r3
 8006178:	3708      	adds	r7, #8
 800617a:	46bd      	mov	sp, r7
 800617c:	bd80      	pop	{r7, pc}
	...

08006180 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006180:	b580      	push	{r7, lr}
 8006182:	b084      	sub	sp, #16
 8006184:	af00      	add	r7, sp, #0
 8006186:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8006188:	2300      	movs	r3, #0
 800618a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 800618c:	4b16      	ldr	r3, [pc, #88]	@ (80061e8 <HAL_InitTick+0x68>)
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	2b00      	cmp	r3, #0
 8006192:	d022      	beq.n	80061da <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8006194:	4b15      	ldr	r3, [pc, #84]	@ (80061ec <HAL_InitTick+0x6c>)
 8006196:	681a      	ldr	r2, [r3, #0]
 8006198:	4b13      	ldr	r3, [pc, #76]	@ (80061e8 <HAL_InitTick+0x68>)
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80061a0:	fbb1 f3f3 	udiv	r3, r1, r3
 80061a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80061a8:	4618      	mov	r0, r3
 80061aa:	f001 fc02 	bl	80079b2 <HAL_SYSTICK_Config>
 80061ae:	4603      	mov	r3, r0
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d10f      	bne.n	80061d4 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	2b0f      	cmp	r3, #15
 80061b8:	d809      	bhi.n	80061ce <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80061ba:	2200      	movs	r2, #0
 80061bc:	6879      	ldr	r1, [r7, #4]
 80061be:	f04f 30ff 	mov.w	r0, #4294967295
 80061c2:	f001 fbce 	bl	8007962 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80061c6:	4a0a      	ldr	r2, [pc, #40]	@ (80061f0 <HAL_InitTick+0x70>)
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	6013      	str	r3, [r2, #0]
 80061cc:	e007      	b.n	80061de <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80061ce:	2301      	movs	r3, #1
 80061d0:	73fb      	strb	r3, [r7, #15]
 80061d2:	e004      	b.n	80061de <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80061d4:	2301      	movs	r3, #1
 80061d6:	73fb      	strb	r3, [r7, #15]
 80061d8:	e001      	b.n	80061de <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80061da:	2301      	movs	r3, #1
 80061dc:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80061de:	7bfb      	ldrb	r3, [r7, #15]
}
 80061e0:	4618      	mov	r0, r3
 80061e2:	3710      	adds	r7, #16
 80061e4:	46bd      	mov	sp, r7
 80061e6:	bd80      	pop	{r7, pc}
 80061e8:	2000026c 	.word	0x2000026c
 80061ec:	20000264 	.word	0x20000264
 80061f0:	20000268 	.word	0x20000268

080061f4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80061f4:	b480      	push	{r7}
 80061f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80061f8:	4b05      	ldr	r3, [pc, #20]	@ (8006210 <HAL_IncTick+0x1c>)
 80061fa:	681a      	ldr	r2, [r3, #0]
 80061fc:	4b05      	ldr	r3, [pc, #20]	@ (8006214 <HAL_IncTick+0x20>)
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	4413      	add	r3, r2
 8006202:	4a03      	ldr	r2, [pc, #12]	@ (8006210 <HAL_IncTick+0x1c>)
 8006204:	6013      	str	r3, [r2, #0]
}
 8006206:	bf00      	nop
 8006208:	46bd      	mov	sp, r7
 800620a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800620e:	4770      	bx	lr
 8006210:	20001da4 	.word	0x20001da4
 8006214:	2000026c 	.word	0x2000026c

08006218 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006218:	b480      	push	{r7}
 800621a:	af00      	add	r7, sp, #0
  return uwTick;
 800621c:	4b03      	ldr	r3, [pc, #12]	@ (800622c <HAL_GetTick+0x14>)
 800621e:	681b      	ldr	r3, [r3, #0]
}
 8006220:	4618      	mov	r0, r3
 8006222:	46bd      	mov	sp, r7
 8006224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006228:	4770      	bx	lr
 800622a:	bf00      	nop
 800622c:	20001da4 	.word	0x20001da4

08006230 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8006230:	b480      	push	{r7}
 8006232:	b083      	sub	sp, #12
 8006234:	af00      	add	r7, sp, #0
 8006236:	6078      	str	r0, [r7, #4]
 8006238:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	689b      	ldr	r3, [r3, #8]
 800623e:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8006242:	683b      	ldr	r3, [r7, #0]
 8006244:	431a      	orrs	r2, r3
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	609a      	str	r2, [r3, #8]
}
 800624a:	bf00      	nop
 800624c:	370c      	adds	r7, #12
 800624e:	46bd      	mov	sp, r7
 8006250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006254:	4770      	bx	lr

08006256 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8006256:	b480      	push	{r7}
 8006258:	b083      	sub	sp, #12
 800625a:	af00      	add	r7, sp, #0
 800625c:	6078      	str	r0, [r7, #4]
 800625e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	689b      	ldr	r3, [r3, #8]
 8006264:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8006268:	683b      	ldr	r3, [r7, #0]
 800626a:	431a      	orrs	r2, r3
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	609a      	str	r2, [r3, #8]
}
 8006270:	bf00      	nop
 8006272:	370c      	adds	r7, #12
 8006274:	46bd      	mov	sp, r7
 8006276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800627a:	4770      	bx	lr

0800627c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800627c:	b480      	push	{r7}
 800627e:	b083      	sub	sp, #12
 8006280:	af00      	add	r7, sp, #0
 8006282:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	689b      	ldr	r3, [r3, #8]
 8006288:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 800628c:	4618      	mov	r0, r3
 800628e:	370c      	adds	r7, #12
 8006290:	46bd      	mov	sp, r7
 8006292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006296:	4770      	bx	lr

08006298 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8006298:	b480      	push	{r7}
 800629a:	b087      	sub	sp, #28
 800629c:	af00      	add	r7, sp, #0
 800629e:	60f8      	str	r0, [r7, #12]
 80062a0:	60b9      	str	r1, [r7, #8]
 80062a2:	607a      	str	r2, [r7, #4]
 80062a4:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	3360      	adds	r3, #96	@ 0x60
 80062aa:	461a      	mov	r2, r3
 80062ac:	68bb      	ldr	r3, [r7, #8]
 80062ae:	009b      	lsls	r3, r3, #2
 80062b0:	4413      	add	r3, r2
 80062b2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80062b4:	697b      	ldr	r3, [r7, #20]
 80062b6:	681a      	ldr	r2, [r3, #0]
 80062b8:	4b08      	ldr	r3, [pc, #32]	@ (80062dc <LL_ADC_SetOffset+0x44>)
 80062ba:	4013      	ands	r3, r2
 80062bc:	687a      	ldr	r2, [r7, #4]
 80062be:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80062c2:	683a      	ldr	r2, [r7, #0]
 80062c4:	430a      	orrs	r2, r1
 80062c6:	4313      	orrs	r3, r2
 80062c8:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80062cc:	697b      	ldr	r3, [r7, #20]
 80062ce:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80062d0:	bf00      	nop
 80062d2:	371c      	adds	r7, #28
 80062d4:	46bd      	mov	sp, r7
 80062d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062da:	4770      	bx	lr
 80062dc:	03fff000 	.word	0x03fff000

080062e0 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80062e0:	b480      	push	{r7}
 80062e2:	b085      	sub	sp, #20
 80062e4:	af00      	add	r7, sp, #0
 80062e6:	6078      	str	r0, [r7, #4]
 80062e8:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	3360      	adds	r3, #96	@ 0x60
 80062ee:	461a      	mov	r2, r3
 80062f0:	683b      	ldr	r3, [r7, #0]
 80062f2:	009b      	lsls	r3, r3, #2
 80062f4:	4413      	add	r3, r2
 80062f6:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8006300:	4618      	mov	r0, r3
 8006302:	3714      	adds	r7, #20
 8006304:	46bd      	mov	sp, r7
 8006306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800630a:	4770      	bx	lr

0800630c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800630c:	b480      	push	{r7}
 800630e:	b087      	sub	sp, #28
 8006310:	af00      	add	r7, sp, #0
 8006312:	60f8      	str	r0, [r7, #12]
 8006314:	60b9      	str	r1, [r7, #8]
 8006316:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	3360      	adds	r3, #96	@ 0x60
 800631c:	461a      	mov	r2, r3
 800631e:	68bb      	ldr	r3, [r7, #8]
 8006320:	009b      	lsls	r3, r3, #2
 8006322:	4413      	add	r3, r2
 8006324:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8006326:	697b      	ldr	r3, [r7, #20]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	431a      	orrs	r2, r3
 8006332:	697b      	ldr	r3, [r7, #20]
 8006334:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8006336:	bf00      	nop
 8006338:	371c      	adds	r7, #28
 800633a:	46bd      	mov	sp, r7
 800633c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006340:	4770      	bx	lr

08006342 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8006342:	b480      	push	{r7}
 8006344:	b087      	sub	sp, #28
 8006346:	af00      	add	r7, sp, #0
 8006348:	60f8      	str	r0, [r7, #12]
 800634a:	60b9      	str	r1, [r7, #8]
 800634c:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	3360      	adds	r3, #96	@ 0x60
 8006352:	461a      	mov	r2, r3
 8006354:	68bb      	ldr	r3, [r7, #8]
 8006356:	009b      	lsls	r3, r3, #2
 8006358:	4413      	add	r3, r2
 800635a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800635c:	697b      	ldr	r3, [r7, #20]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	431a      	orrs	r2, r3
 8006368:	697b      	ldr	r3, [r7, #20]
 800636a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 800636c:	bf00      	nop
 800636e:	371c      	adds	r7, #28
 8006370:	46bd      	mov	sp, r7
 8006372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006376:	4770      	bx	lr

08006378 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8006378:	b480      	push	{r7}
 800637a:	b087      	sub	sp, #28
 800637c:	af00      	add	r7, sp, #0
 800637e:	60f8      	str	r0, [r7, #12]
 8006380:	60b9      	str	r1, [r7, #8]
 8006382:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	3360      	adds	r3, #96	@ 0x60
 8006388:	461a      	mov	r2, r3
 800638a:	68bb      	ldr	r3, [r7, #8]
 800638c:	009b      	lsls	r3, r3, #2
 800638e:	4413      	add	r3, r2
 8006390:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8006392:	697b      	ldr	r3, [r7, #20]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	431a      	orrs	r2, r3
 800639e:	697b      	ldr	r3, [r7, #20]
 80063a0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 80063a2:	bf00      	nop
 80063a4:	371c      	adds	r7, #28
 80063a6:	46bd      	mov	sp, r7
 80063a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ac:	4770      	bx	lr

080063ae <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80063ae:	b480      	push	{r7}
 80063b0:	b083      	sub	sp, #12
 80063b2:	af00      	add	r7, sp, #0
 80063b4:	6078      	str	r0, [r7, #4]
 80063b6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	695b      	ldr	r3, [r3, #20]
 80063bc:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80063c0:	683b      	ldr	r3, [r7, #0]
 80063c2:	431a      	orrs	r2, r3
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	615a      	str	r2, [r3, #20]
}
 80063c8:	bf00      	nop
 80063ca:	370c      	adds	r7, #12
 80063cc:	46bd      	mov	sp, r7
 80063ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063d2:	4770      	bx	lr

080063d4 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80063d4:	b480      	push	{r7}
 80063d6:	b087      	sub	sp, #28
 80063d8:	af00      	add	r7, sp, #0
 80063da:	60f8      	str	r0, [r7, #12]
 80063dc:	60b9      	str	r1, [r7, #8]
 80063de:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	3330      	adds	r3, #48	@ 0x30
 80063e4:	461a      	mov	r2, r3
 80063e6:	68bb      	ldr	r3, [r7, #8]
 80063e8:	0a1b      	lsrs	r3, r3, #8
 80063ea:	009b      	lsls	r3, r3, #2
 80063ec:	f003 030c 	and.w	r3, r3, #12
 80063f0:	4413      	add	r3, r2
 80063f2:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80063f4:	697b      	ldr	r3, [r7, #20]
 80063f6:	681a      	ldr	r2, [r3, #0]
 80063f8:	68bb      	ldr	r3, [r7, #8]
 80063fa:	f003 031f 	and.w	r3, r3, #31
 80063fe:	211f      	movs	r1, #31
 8006400:	fa01 f303 	lsl.w	r3, r1, r3
 8006404:	43db      	mvns	r3, r3
 8006406:	401a      	ands	r2, r3
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	0e9b      	lsrs	r3, r3, #26
 800640c:	f003 011f 	and.w	r1, r3, #31
 8006410:	68bb      	ldr	r3, [r7, #8]
 8006412:	f003 031f 	and.w	r3, r3, #31
 8006416:	fa01 f303 	lsl.w	r3, r1, r3
 800641a:	431a      	orrs	r2, r3
 800641c:	697b      	ldr	r3, [r7, #20]
 800641e:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8006420:	bf00      	nop
 8006422:	371c      	adds	r7, #28
 8006424:	46bd      	mov	sp, r7
 8006426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800642a:	4770      	bx	lr

0800642c <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800642c:	b480      	push	{r7}
 800642e:	b087      	sub	sp, #28
 8006430:	af00      	add	r7, sp, #0
 8006432:	60f8      	str	r0, [r7, #12]
 8006434:	60b9      	str	r1, [r7, #8]
 8006436:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	3314      	adds	r3, #20
 800643c:	461a      	mov	r2, r3
 800643e:	68bb      	ldr	r3, [r7, #8]
 8006440:	0e5b      	lsrs	r3, r3, #25
 8006442:	009b      	lsls	r3, r3, #2
 8006444:	f003 0304 	and.w	r3, r3, #4
 8006448:	4413      	add	r3, r2
 800644a:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800644c:	697b      	ldr	r3, [r7, #20]
 800644e:	681a      	ldr	r2, [r3, #0]
 8006450:	68bb      	ldr	r3, [r7, #8]
 8006452:	0d1b      	lsrs	r3, r3, #20
 8006454:	f003 031f 	and.w	r3, r3, #31
 8006458:	2107      	movs	r1, #7
 800645a:	fa01 f303 	lsl.w	r3, r1, r3
 800645e:	43db      	mvns	r3, r3
 8006460:	401a      	ands	r2, r3
 8006462:	68bb      	ldr	r3, [r7, #8]
 8006464:	0d1b      	lsrs	r3, r3, #20
 8006466:	f003 031f 	and.w	r3, r3, #31
 800646a:	6879      	ldr	r1, [r7, #4]
 800646c:	fa01 f303 	lsl.w	r3, r1, r3
 8006470:	431a      	orrs	r2, r3
 8006472:	697b      	ldr	r3, [r7, #20]
 8006474:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8006476:	bf00      	nop
 8006478:	371c      	adds	r7, #28
 800647a:	46bd      	mov	sp, r7
 800647c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006480:	4770      	bx	lr
	...

08006484 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8006484:	b480      	push	{r7}
 8006486:	b085      	sub	sp, #20
 8006488:	af00      	add	r7, sp, #0
 800648a:	60f8      	str	r0, [r7, #12]
 800648c:	60b9      	str	r1, [r7, #8]
 800648e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8006496:	68bb      	ldr	r3, [r7, #8]
 8006498:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800649c:	43db      	mvns	r3, r3
 800649e:	401a      	ands	r2, r3
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	f003 0318 	and.w	r3, r3, #24
 80064a6:	4908      	ldr	r1, [pc, #32]	@ (80064c8 <LL_ADC_SetChannelSingleDiff+0x44>)
 80064a8:	40d9      	lsrs	r1, r3
 80064aa:	68bb      	ldr	r3, [r7, #8]
 80064ac:	400b      	ands	r3, r1
 80064ae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80064b2:	431a      	orrs	r2, r3
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80064ba:	bf00      	nop
 80064bc:	3714      	adds	r7, #20
 80064be:	46bd      	mov	sp, r7
 80064c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c4:	4770      	bx	lr
 80064c6:	bf00      	nop
 80064c8:	0007ffff 	.word	0x0007ffff

080064cc <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80064cc:	b480      	push	{r7}
 80064ce:	b083      	sub	sp, #12
 80064d0:	af00      	add	r7, sp, #0
 80064d2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	689b      	ldr	r3, [r3, #8]
 80064d8:	f003 031f 	and.w	r3, r3, #31
}
 80064dc:	4618      	mov	r0, r3
 80064de:	370c      	adds	r7, #12
 80064e0:	46bd      	mov	sp, r7
 80064e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064e6:	4770      	bx	lr

080064e8 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80064e8:	b480      	push	{r7}
 80064ea:	b083      	sub	sp, #12
 80064ec:	af00      	add	r7, sp, #0
 80064ee:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	689b      	ldr	r3, [r3, #8]
 80064f4:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80064f8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80064fc:	687a      	ldr	r2, [r7, #4]
 80064fe:	6093      	str	r3, [r2, #8]
}
 8006500:	bf00      	nop
 8006502:	370c      	adds	r7, #12
 8006504:	46bd      	mov	sp, r7
 8006506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800650a:	4770      	bx	lr

0800650c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 800650c:	b480      	push	{r7}
 800650e:	b083      	sub	sp, #12
 8006510:	af00      	add	r7, sp, #0
 8006512:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	689b      	ldr	r3, [r3, #8]
 8006518:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800651c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006520:	d101      	bne.n	8006526 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8006522:	2301      	movs	r3, #1
 8006524:	e000      	b.n	8006528 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8006526:	2300      	movs	r3, #0
}
 8006528:	4618      	mov	r0, r3
 800652a:	370c      	adds	r7, #12
 800652c:	46bd      	mov	sp, r7
 800652e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006532:	4770      	bx	lr

08006534 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8006534:	b480      	push	{r7}
 8006536:	b083      	sub	sp, #12
 8006538:	af00      	add	r7, sp, #0
 800653a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	689b      	ldr	r3, [r3, #8]
 8006540:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8006544:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006548:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8006550:	bf00      	nop
 8006552:	370c      	adds	r7, #12
 8006554:	46bd      	mov	sp, r7
 8006556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800655a:	4770      	bx	lr

0800655c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 800655c:	b480      	push	{r7}
 800655e:	b083      	sub	sp, #12
 8006560:	af00      	add	r7, sp, #0
 8006562:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	689b      	ldr	r3, [r3, #8]
 8006568:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800656c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006570:	d101      	bne.n	8006576 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8006572:	2301      	movs	r3, #1
 8006574:	e000      	b.n	8006578 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8006576:	2300      	movs	r3, #0
}
 8006578:	4618      	mov	r0, r3
 800657a:	370c      	adds	r7, #12
 800657c:	46bd      	mov	sp, r7
 800657e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006582:	4770      	bx	lr

08006584 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8006584:	b480      	push	{r7}
 8006586:	b083      	sub	sp, #12
 8006588:	af00      	add	r7, sp, #0
 800658a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	689b      	ldr	r3, [r3, #8]
 8006590:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006594:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006598:	f043 0201 	orr.w	r2, r3, #1
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80065a0:	bf00      	nop
 80065a2:	370c      	adds	r7, #12
 80065a4:	46bd      	mov	sp, r7
 80065a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065aa:	4770      	bx	lr

080065ac <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80065ac:	b480      	push	{r7}
 80065ae:	b083      	sub	sp, #12
 80065b0:	af00      	add	r7, sp, #0
 80065b2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	689b      	ldr	r3, [r3, #8]
 80065b8:	f003 0301 	and.w	r3, r3, #1
 80065bc:	2b01      	cmp	r3, #1
 80065be:	d101      	bne.n	80065c4 <LL_ADC_IsEnabled+0x18>
 80065c0:	2301      	movs	r3, #1
 80065c2:	e000      	b.n	80065c6 <LL_ADC_IsEnabled+0x1a>
 80065c4:	2300      	movs	r3, #0
}
 80065c6:	4618      	mov	r0, r3
 80065c8:	370c      	adds	r7, #12
 80065ca:	46bd      	mov	sp, r7
 80065cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d0:	4770      	bx	lr

080065d2 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80065d2:	b480      	push	{r7}
 80065d4:	b083      	sub	sp, #12
 80065d6:	af00      	add	r7, sp, #0
 80065d8:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	689b      	ldr	r3, [r3, #8]
 80065de:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80065e2:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80065e6:	f043 0204 	orr.w	r2, r3, #4
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80065ee:	bf00      	nop
 80065f0:	370c      	adds	r7, #12
 80065f2:	46bd      	mov	sp, r7
 80065f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065f8:	4770      	bx	lr

080065fa <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80065fa:	b480      	push	{r7}
 80065fc:	b083      	sub	sp, #12
 80065fe:	af00      	add	r7, sp, #0
 8006600:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	689b      	ldr	r3, [r3, #8]
 8006606:	f003 0304 	and.w	r3, r3, #4
 800660a:	2b04      	cmp	r3, #4
 800660c:	d101      	bne.n	8006612 <LL_ADC_REG_IsConversionOngoing+0x18>
 800660e:	2301      	movs	r3, #1
 8006610:	e000      	b.n	8006614 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8006612:	2300      	movs	r3, #0
}
 8006614:	4618      	mov	r0, r3
 8006616:	370c      	adds	r7, #12
 8006618:	46bd      	mov	sp, r7
 800661a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800661e:	4770      	bx	lr

08006620 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8006620:	b480      	push	{r7}
 8006622:	b083      	sub	sp, #12
 8006624:	af00      	add	r7, sp, #0
 8006626:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	689b      	ldr	r3, [r3, #8]
 800662c:	f003 0308 	and.w	r3, r3, #8
 8006630:	2b08      	cmp	r3, #8
 8006632:	d101      	bne.n	8006638 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8006634:	2301      	movs	r3, #1
 8006636:	e000      	b.n	800663a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8006638:	2300      	movs	r3, #0
}
 800663a:	4618      	mov	r0, r3
 800663c:	370c      	adds	r7, #12
 800663e:	46bd      	mov	sp, r7
 8006640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006644:	4770      	bx	lr
	...

08006648 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8006648:	b590      	push	{r4, r7, lr}
 800664a:	b089      	sub	sp, #36	@ 0x24
 800664c:	af00      	add	r7, sp, #0
 800664e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006650:	2300      	movs	r3, #0
 8006652:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8006654:	2300      	movs	r3, #0
 8006656:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	2b00      	cmp	r3, #0
 800665c:	d101      	bne.n	8006662 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800665e:	2301      	movs	r3, #1
 8006660:	e1a9      	b.n	80069b6 <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	695b      	ldr	r3, [r3, #20]
 8006666:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800666c:	2b00      	cmp	r3, #0
 800666e:	d109      	bne.n	8006684 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8006670:	6878      	ldr	r0, [r7, #4]
 8006672:	f7fc ff07 	bl	8003484 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	2200      	movs	r2, #0
 800667a:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	2200      	movs	r2, #0
 8006680:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	4618      	mov	r0, r3
 800668a:	f7ff ff3f 	bl	800650c <LL_ADC_IsDeepPowerDownEnabled>
 800668e:	4603      	mov	r3, r0
 8006690:	2b00      	cmp	r3, #0
 8006692:	d004      	beq.n	800669e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	4618      	mov	r0, r3
 800669a:	f7ff ff25 	bl	80064e8 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	4618      	mov	r0, r3
 80066a4:	f7ff ff5a 	bl	800655c <LL_ADC_IsInternalRegulatorEnabled>
 80066a8:	4603      	mov	r3, r0
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d115      	bne.n	80066da <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	4618      	mov	r0, r3
 80066b4:	f7ff ff3e 	bl	8006534 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80066b8:	4b9c      	ldr	r3, [pc, #624]	@ (800692c <HAL_ADC_Init+0x2e4>)
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	099b      	lsrs	r3, r3, #6
 80066be:	4a9c      	ldr	r2, [pc, #624]	@ (8006930 <HAL_ADC_Init+0x2e8>)
 80066c0:	fba2 2303 	umull	r2, r3, r2, r3
 80066c4:	099b      	lsrs	r3, r3, #6
 80066c6:	3301      	adds	r3, #1
 80066c8:	005b      	lsls	r3, r3, #1
 80066ca:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80066cc:	e002      	b.n	80066d4 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	3b01      	subs	r3, #1
 80066d2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d1f9      	bne.n	80066ce <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	4618      	mov	r0, r3
 80066e0:	f7ff ff3c 	bl	800655c <LL_ADC_IsInternalRegulatorEnabled>
 80066e4:	4603      	mov	r3, r0
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d10d      	bne.n	8006706 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80066ee:	f043 0210 	orr.w	r2, r3, #16
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80066fa:	f043 0201 	orr.w	r2, r3, #1
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8006702:	2301      	movs	r3, #1
 8006704:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	4618      	mov	r0, r3
 800670c:	f7ff ff75 	bl	80065fa <LL_ADC_REG_IsConversionOngoing>
 8006710:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006716:	f003 0310 	and.w	r3, r3, #16
 800671a:	2b00      	cmp	r3, #0
 800671c:	f040 8142 	bne.w	80069a4 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8006720:	697b      	ldr	r3, [r7, #20]
 8006722:	2b00      	cmp	r3, #0
 8006724:	f040 813e 	bne.w	80069a4 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800672c:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8006730:	f043 0202 	orr.w	r2, r3, #2
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	4618      	mov	r0, r3
 800673e:	f7ff ff35 	bl	80065ac <LL_ADC_IsEnabled>
 8006742:	4603      	mov	r3, r0
 8006744:	2b00      	cmp	r3, #0
 8006746:	d141      	bne.n	80067cc <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006750:	d004      	beq.n	800675c <HAL_ADC_Init+0x114>
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	4a77      	ldr	r2, [pc, #476]	@ (8006934 <HAL_ADC_Init+0x2ec>)
 8006758:	4293      	cmp	r3, r2
 800675a:	d10f      	bne.n	800677c <HAL_ADC_Init+0x134>
 800675c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8006760:	f7ff ff24 	bl	80065ac <LL_ADC_IsEnabled>
 8006764:	4604      	mov	r4, r0
 8006766:	4873      	ldr	r0, [pc, #460]	@ (8006934 <HAL_ADC_Init+0x2ec>)
 8006768:	f7ff ff20 	bl	80065ac <LL_ADC_IsEnabled>
 800676c:	4603      	mov	r3, r0
 800676e:	4323      	orrs	r3, r4
 8006770:	2b00      	cmp	r3, #0
 8006772:	bf0c      	ite	eq
 8006774:	2301      	moveq	r3, #1
 8006776:	2300      	movne	r3, #0
 8006778:	b2db      	uxtb	r3, r3
 800677a:	e012      	b.n	80067a2 <HAL_ADC_Init+0x15a>
 800677c:	486e      	ldr	r0, [pc, #440]	@ (8006938 <HAL_ADC_Init+0x2f0>)
 800677e:	f7ff ff15 	bl	80065ac <LL_ADC_IsEnabled>
 8006782:	4604      	mov	r4, r0
 8006784:	486d      	ldr	r0, [pc, #436]	@ (800693c <HAL_ADC_Init+0x2f4>)
 8006786:	f7ff ff11 	bl	80065ac <LL_ADC_IsEnabled>
 800678a:	4603      	mov	r3, r0
 800678c:	431c      	orrs	r4, r3
 800678e:	486c      	ldr	r0, [pc, #432]	@ (8006940 <HAL_ADC_Init+0x2f8>)
 8006790:	f7ff ff0c 	bl	80065ac <LL_ADC_IsEnabled>
 8006794:	4603      	mov	r3, r0
 8006796:	4323      	orrs	r3, r4
 8006798:	2b00      	cmp	r3, #0
 800679a:	bf0c      	ite	eq
 800679c:	2301      	moveq	r3, #1
 800679e:	2300      	movne	r3, #0
 80067a0:	b2db      	uxtb	r3, r3
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d012      	beq.n	80067cc <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80067ae:	d004      	beq.n	80067ba <HAL_ADC_Init+0x172>
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	4a5f      	ldr	r2, [pc, #380]	@ (8006934 <HAL_ADC_Init+0x2ec>)
 80067b6:	4293      	cmp	r3, r2
 80067b8:	d101      	bne.n	80067be <HAL_ADC_Init+0x176>
 80067ba:	4a62      	ldr	r2, [pc, #392]	@ (8006944 <HAL_ADC_Init+0x2fc>)
 80067bc:	e000      	b.n	80067c0 <HAL_ADC_Init+0x178>
 80067be:	4a62      	ldr	r2, [pc, #392]	@ (8006948 <HAL_ADC_Init+0x300>)
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	685b      	ldr	r3, [r3, #4]
 80067c4:	4619      	mov	r1, r3
 80067c6:	4610      	mov	r0, r2
 80067c8:	f7ff fd32 	bl	8006230 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	7f5b      	ldrb	r3, [r3, #29]
 80067d0:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80067d6:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80067dc:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80067e2:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80067ea:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80067ec:	4313      	orrs	r3, r2
 80067ee:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80067f6:	2b01      	cmp	r3, #1
 80067f8:	d106      	bne.n	8006808 <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067fe:	3b01      	subs	r3, #1
 8006800:	045b      	lsls	r3, r3, #17
 8006802:	69ba      	ldr	r2, [r7, #24]
 8006804:	4313      	orrs	r3, r2
 8006806:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800680c:	2b00      	cmp	r3, #0
 800680e:	d009      	beq.n	8006824 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006814:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800681c:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800681e:	69ba      	ldr	r2, [r7, #24]
 8006820:	4313      	orrs	r3, r2
 8006822:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	68da      	ldr	r2, [r3, #12]
 800682a:	4b48      	ldr	r3, [pc, #288]	@ (800694c <HAL_ADC_Init+0x304>)
 800682c:	4013      	ands	r3, r2
 800682e:	687a      	ldr	r2, [r7, #4]
 8006830:	6812      	ldr	r2, [r2, #0]
 8006832:	69b9      	ldr	r1, [r7, #24]
 8006834:	430b      	orrs	r3, r1
 8006836:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	691b      	ldr	r3, [r3, #16]
 800683e:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	430a      	orrs	r2, r1
 800684c:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	4618      	mov	r0, r3
 8006854:	f7ff fee4 	bl	8006620 <LL_ADC_INJ_IsConversionOngoing>
 8006858:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800685a:	697b      	ldr	r3, [r7, #20]
 800685c:	2b00      	cmp	r3, #0
 800685e:	d17f      	bne.n	8006960 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8006860:	693b      	ldr	r3, [r7, #16]
 8006862:	2b00      	cmp	r3, #0
 8006864:	d17c      	bne.n	8006960 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800686a:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8006872:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8006874:	4313      	orrs	r3, r2
 8006876:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	68db      	ldr	r3, [r3, #12]
 800687e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006882:	f023 0302 	bic.w	r3, r3, #2
 8006886:	687a      	ldr	r2, [r7, #4]
 8006888:	6812      	ldr	r2, [r2, #0]
 800688a:	69b9      	ldr	r1, [r7, #24]
 800688c:	430b      	orrs	r3, r1
 800688e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	691b      	ldr	r3, [r3, #16]
 8006894:	2b00      	cmp	r3, #0
 8006896:	d017      	beq.n	80068c8 <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	691a      	ldr	r2, [r3, #16]
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80068a6:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80068b0:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80068b4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80068b8:	687a      	ldr	r2, [r7, #4]
 80068ba:	6911      	ldr	r1, [r2, #16]
 80068bc:	687a      	ldr	r2, [r7, #4]
 80068be:	6812      	ldr	r2, [r2, #0]
 80068c0:	430b      	orrs	r3, r1
 80068c2:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 80068c6:	e013      	b.n	80068f0 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	691a      	ldr	r2, [r3, #16]
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80068d6:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80068e0:	687a      	ldr	r2, [r7, #4]
 80068e2:	6812      	ldr	r2, [r2, #0]
 80068e4:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80068e8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80068ec:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80068f6:	2b01      	cmp	r3, #1
 80068f8:	d12a      	bne.n	8006950 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	691b      	ldr	r3, [r3, #16]
 8006900:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8006904:	f023 0304 	bic.w	r3, r3, #4
 8006908:	687a      	ldr	r2, [r7, #4]
 800690a:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 800690c:	687a      	ldr	r2, [r7, #4]
 800690e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8006910:	4311      	orrs	r1, r2
 8006912:	687a      	ldr	r2, [r7, #4]
 8006914:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8006916:	4311      	orrs	r1, r2
 8006918:	687a      	ldr	r2, [r7, #4]
 800691a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800691c:	430a      	orrs	r2, r1
 800691e:	431a      	orrs	r2, r3
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	f042 0201 	orr.w	r2, r2, #1
 8006928:	611a      	str	r2, [r3, #16]
 800692a:	e019      	b.n	8006960 <HAL_ADC_Init+0x318>
 800692c:	20000264 	.word	0x20000264
 8006930:	053e2d63 	.word	0x053e2d63
 8006934:	50000100 	.word	0x50000100
 8006938:	50000400 	.word	0x50000400
 800693c:	50000500 	.word	0x50000500
 8006940:	50000600 	.word	0x50000600
 8006944:	50000300 	.word	0x50000300
 8006948:	50000700 	.word	0x50000700
 800694c:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	691a      	ldr	r2, [r3, #16]
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	f022 0201 	bic.w	r2, r2, #1
 800695e:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	695b      	ldr	r3, [r3, #20]
 8006964:	2b01      	cmp	r3, #1
 8006966:	d10c      	bne.n	8006982 <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800696e:	f023 010f 	bic.w	r1, r3, #15
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	6a1b      	ldr	r3, [r3, #32]
 8006976:	1e5a      	subs	r2, r3, #1
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	430a      	orrs	r2, r1
 800697e:	631a      	str	r2, [r3, #48]	@ 0x30
 8006980:	e007      	b.n	8006992 <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	f022 020f 	bic.w	r2, r2, #15
 8006990:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006996:	f023 0303 	bic.w	r3, r3, #3
 800699a:	f043 0201 	orr.w	r2, r3, #1
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	65da      	str	r2, [r3, #92]	@ 0x5c
 80069a2:	e007      	b.n	80069b4 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80069a8:	f043 0210 	orr.w	r2, r3, #16
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80069b0:	2301      	movs	r3, #1
 80069b2:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80069b4:	7ffb      	ldrb	r3, [r7, #31]
}
 80069b6:	4618      	mov	r0, r3
 80069b8:	3724      	adds	r7, #36	@ 0x24
 80069ba:	46bd      	mov	sp, r7
 80069bc:	bd90      	pop	{r4, r7, pc}
 80069be:	bf00      	nop

080069c0 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80069c0:	b580      	push	{r7, lr}
 80069c2:	b086      	sub	sp, #24
 80069c4:	af00      	add	r7, sp, #0
 80069c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80069d0:	d004      	beq.n	80069dc <HAL_ADC_Start+0x1c>
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	4a67      	ldr	r2, [pc, #412]	@ (8006b74 <HAL_ADC_Start+0x1b4>)
 80069d8:	4293      	cmp	r3, r2
 80069da:	d101      	bne.n	80069e0 <HAL_ADC_Start+0x20>
 80069dc:	4b66      	ldr	r3, [pc, #408]	@ (8006b78 <HAL_ADC_Start+0x1b8>)
 80069de:	e000      	b.n	80069e2 <HAL_ADC_Start+0x22>
 80069e0:	4b66      	ldr	r3, [pc, #408]	@ (8006b7c <HAL_ADC_Start+0x1bc>)
 80069e2:	4618      	mov	r0, r3
 80069e4:	f7ff fd72 	bl	80064cc <LL_ADC_GetMultimode>
 80069e8:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	4618      	mov	r0, r3
 80069f0:	f7ff fe03 	bl	80065fa <LL_ADC_REG_IsConversionOngoing>
 80069f4:	4603      	mov	r3, r0
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	f040 80b4 	bne.w	8006b64 <HAL_ADC_Start+0x1a4>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8006a02:	2b01      	cmp	r3, #1
 8006a04:	d101      	bne.n	8006a0a <HAL_ADC_Start+0x4a>
 8006a06:	2302      	movs	r3, #2
 8006a08:	e0af      	b.n	8006b6a <HAL_ADC_Start+0x1aa>
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	2201      	movs	r2, #1
 8006a0e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8006a12:	6878      	ldr	r0, [r7, #4]
 8006a14:	f000 fd06 	bl	8007424 <ADC_Enable>
 8006a18:	4603      	mov	r3, r0
 8006a1a:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8006a1c:	7dfb      	ldrb	r3, [r7, #23]
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	f040 809b 	bne.w	8006b5a <HAL_ADC_Start+0x19a>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006a28:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8006a2c:	f023 0301 	bic.w	r3, r3, #1
 8006a30:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	4a4d      	ldr	r2, [pc, #308]	@ (8006b74 <HAL_ADC_Start+0x1b4>)
 8006a3e:	4293      	cmp	r3, r2
 8006a40:	d009      	beq.n	8006a56 <HAL_ADC_Start+0x96>
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	4a4e      	ldr	r2, [pc, #312]	@ (8006b80 <HAL_ADC_Start+0x1c0>)
 8006a48:	4293      	cmp	r3, r2
 8006a4a:	d002      	beq.n	8006a52 <HAL_ADC_Start+0x92>
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	e003      	b.n	8006a5a <HAL_ADC_Start+0x9a>
 8006a52:	4b4c      	ldr	r3, [pc, #304]	@ (8006b84 <HAL_ADC_Start+0x1c4>)
 8006a54:	e001      	b.n	8006a5a <HAL_ADC_Start+0x9a>
 8006a56:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8006a5a:	687a      	ldr	r2, [r7, #4]
 8006a5c:	6812      	ldr	r2, [r2, #0]
 8006a5e:	4293      	cmp	r3, r2
 8006a60:	d002      	beq.n	8006a68 <HAL_ADC_Start+0xa8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006a62:	693b      	ldr	r3, [r7, #16]
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d105      	bne.n	8006a74 <HAL_ADC_Start+0xb4>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006a6c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006a78:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006a7c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006a80:	d106      	bne.n	8006a90 <HAL_ADC_Start+0xd0>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006a86:	f023 0206 	bic.w	r2, r3, #6
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	661a      	str	r2, [r3, #96]	@ 0x60
 8006a8e:	e002      	b.n	8006a96 <HAL_ADC_Start+0xd6>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	2200      	movs	r2, #0
 8006a94:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	221c      	movs	r2, #28
 8006a9c:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	2200      	movs	r2, #0
 8006aa2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	4a32      	ldr	r2, [pc, #200]	@ (8006b74 <HAL_ADC_Start+0x1b4>)
 8006aac:	4293      	cmp	r3, r2
 8006aae:	d009      	beq.n	8006ac4 <HAL_ADC_Start+0x104>
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	4a32      	ldr	r2, [pc, #200]	@ (8006b80 <HAL_ADC_Start+0x1c0>)
 8006ab6:	4293      	cmp	r3, r2
 8006ab8:	d002      	beq.n	8006ac0 <HAL_ADC_Start+0x100>
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	e003      	b.n	8006ac8 <HAL_ADC_Start+0x108>
 8006ac0:	4b30      	ldr	r3, [pc, #192]	@ (8006b84 <HAL_ADC_Start+0x1c4>)
 8006ac2:	e001      	b.n	8006ac8 <HAL_ADC_Start+0x108>
 8006ac4:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8006ac8:	687a      	ldr	r2, [r7, #4]
 8006aca:	6812      	ldr	r2, [r2, #0]
 8006acc:	4293      	cmp	r3, r2
 8006ace:	d008      	beq.n	8006ae2 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006ad0:	693b      	ldr	r3, [r7, #16]
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d005      	beq.n	8006ae2 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8006ad6:	693b      	ldr	r3, [r7, #16]
 8006ad8:	2b05      	cmp	r3, #5
 8006ada:	d002      	beq.n	8006ae2 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8006adc:	693b      	ldr	r3, [r7, #16]
 8006ade:	2b09      	cmp	r3, #9
 8006ae0:	d114      	bne.n	8006b0c <HAL_ADC_Start+0x14c>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	68db      	ldr	r3, [r3, #12]
 8006ae8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d007      	beq.n	8006b00 <HAL_ADC_Start+0x140>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006af4:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8006af8:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	4618      	mov	r0, r3
 8006b06:	f7ff fd64 	bl	80065d2 <LL_ADC_REG_StartConversion>
 8006b0a:	e02d      	b.n	8006b68 <HAL_ADC_Start+0x1a8>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006b10:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	4a15      	ldr	r2, [pc, #84]	@ (8006b74 <HAL_ADC_Start+0x1b4>)
 8006b1e:	4293      	cmp	r3, r2
 8006b20:	d009      	beq.n	8006b36 <HAL_ADC_Start+0x176>
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	4a16      	ldr	r2, [pc, #88]	@ (8006b80 <HAL_ADC_Start+0x1c0>)
 8006b28:	4293      	cmp	r3, r2
 8006b2a:	d002      	beq.n	8006b32 <HAL_ADC_Start+0x172>
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	e003      	b.n	8006b3a <HAL_ADC_Start+0x17a>
 8006b32:	4b14      	ldr	r3, [pc, #80]	@ (8006b84 <HAL_ADC_Start+0x1c4>)
 8006b34:	e001      	b.n	8006b3a <HAL_ADC_Start+0x17a>
 8006b36:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8006b3a:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	68db      	ldr	r3, [r3, #12]
 8006b40:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d00f      	beq.n	8006b68 <HAL_ADC_Start+0x1a8>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006b4c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8006b50:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	65da      	str	r2, [r3, #92]	@ 0x5c
 8006b58:	e006      	b.n	8006b68 <HAL_ADC_Start+0x1a8>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	2200      	movs	r2, #0
 8006b5e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8006b62:	e001      	b.n	8006b68 <HAL_ADC_Start+0x1a8>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8006b64:	2302      	movs	r3, #2
 8006b66:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8006b68:	7dfb      	ldrb	r3, [r7, #23]
}
 8006b6a:	4618      	mov	r0, r3
 8006b6c:	3718      	adds	r7, #24
 8006b6e:	46bd      	mov	sp, r7
 8006b70:	bd80      	pop	{r7, pc}
 8006b72:	bf00      	nop
 8006b74:	50000100 	.word	0x50000100
 8006b78:	50000300 	.word	0x50000300
 8006b7c:	50000700 	.word	0x50000700
 8006b80:	50000500 	.word	0x50000500
 8006b84:	50000400 	.word	0x50000400

08006b88 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8006b88:	b480      	push	{r7}
 8006b8a:	b083      	sub	sp, #12
 8006b8c:	af00      	add	r7, sp, #0
 8006b8e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8006b96:	4618      	mov	r0, r3
 8006b98:	370c      	adds	r7, #12
 8006b9a:	46bd      	mov	sp, r7
 8006b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba0:	4770      	bx	lr
	...

08006ba4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8006ba4:	b580      	push	{r7, lr}
 8006ba6:	b0b6      	sub	sp, #216	@ 0xd8
 8006ba8:	af00      	add	r7, sp, #0
 8006baa:	6078      	str	r0, [r7, #4]
 8006bac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006bae:	2300      	movs	r3, #0
 8006bb0:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8006bb4:	2300      	movs	r3, #0
 8006bb6:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8006bbe:	2b01      	cmp	r3, #1
 8006bc0:	d102      	bne.n	8006bc8 <HAL_ADC_ConfigChannel+0x24>
 8006bc2:	2302      	movs	r3, #2
 8006bc4:	f000 bc13 	b.w	80073ee <HAL_ADC_ConfigChannel+0x84a>
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	2201      	movs	r2, #1
 8006bcc:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	4618      	mov	r0, r3
 8006bd6:	f7ff fd10 	bl	80065fa <LL_ADC_REG_IsConversionOngoing>
 8006bda:	4603      	mov	r3, r0
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	f040 83f3 	bne.w	80073c8 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	6818      	ldr	r0, [r3, #0]
 8006be6:	683b      	ldr	r3, [r7, #0]
 8006be8:	6859      	ldr	r1, [r3, #4]
 8006bea:	683b      	ldr	r3, [r7, #0]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	461a      	mov	r2, r3
 8006bf0:	f7ff fbf0 	bl	80063d4 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	4618      	mov	r0, r3
 8006bfa:	f7ff fcfe 	bl	80065fa <LL_ADC_REG_IsConversionOngoing>
 8006bfe:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	4618      	mov	r0, r3
 8006c08:	f7ff fd0a 	bl	8006620 <LL_ADC_INJ_IsConversionOngoing>
 8006c0c:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8006c10:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	f040 81d9 	bne.w	8006fcc <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8006c1a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	f040 81d4 	bne.w	8006fcc <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8006c24:	683b      	ldr	r3, [r7, #0]
 8006c26:	689b      	ldr	r3, [r3, #8]
 8006c28:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006c2c:	d10f      	bne.n	8006c4e <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	6818      	ldr	r0, [r3, #0]
 8006c32:	683b      	ldr	r3, [r7, #0]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	2200      	movs	r2, #0
 8006c38:	4619      	mov	r1, r3
 8006c3a:	f7ff fbf7 	bl	800642c <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8006c46:	4618      	mov	r0, r3
 8006c48:	f7ff fbb1 	bl	80063ae <LL_ADC_SetSamplingTimeCommonConfig>
 8006c4c:	e00e      	b.n	8006c6c <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	6818      	ldr	r0, [r3, #0]
 8006c52:	683b      	ldr	r3, [r7, #0]
 8006c54:	6819      	ldr	r1, [r3, #0]
 8006c56:	683b      	ldr	r3, [r7, #0]
 8006c58:	689b      	ldr	r3, [r3, #8]
 8006c5a:	461a      	mov	r2, r3
 8006c5c:	f7ff fbe6 	bl	800642c <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	2100      	movs	r1, #0
 8006c66:	4618      	mov	r0, r3
 8006c68:	f7ff fba1 	bl	80063ae <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8006c6c:	683b      	ldr	r3, [r7, #0]
 8006c6e:	695a      	ldr	r2, [r3, #20]
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	68db      	ldr	r3, [r3, #12]
 8006c76:	08db      	lsrs	r3, r3, #3
 8006c78:	f003 0303 	and.w	r3, r3, #3
 8006c7c:	005b      	lsls	r3, r3, #1
 8006c7e:	fa02 f303 	lsl.w	r3, r2, r3
 8006c82:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8006c86:	683b      	ldr	r3, [r7, #0]
 8006c88:	691b      	ldr	r3, [r3, #16]
 8006c8a:	2b04      	cmp	r3, #4
 8006c8c:	d022      	beq.n	8006cd4 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	6818      	ldr	r0, [r3, #0]
 8006c92:	683b      	ldr	r3, [r7, #0]
 8006c94:	6919      	ldr	r1, [r3, #16]
 8006c96:	683b      	ldr	r3, [r7, #0]
 8006c98:	681a      	ldr	r2, [r3, #0]
 8006c9a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006c9e:	f7ff fafb 	bl	8006298 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	6818      	ldr	r0, [r3, #0]
 8006ca6:	683b      	ldr	r3, [r7, #0]
 8006ca8:	6919      	ldr	r1, [r3, #16]
 8006caa:	683b      	ldr	r3, [r7, #0]
 8006cac:	699b      	ldr	r3, [r3, #24]
 8006cae:	461a      	mov	r2, r3
 8006cb0:	f7ff fb47 	bl	8006342 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	6818      	ldr	r0, [r3, #0]
 8006cb8:	683b      	ldr	r3, [r7, #0]
 8006cba:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8006cbc:	683b      	ldr	r3, [r7, #0]
 8006cbe:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8006cc0:	2b01      	cmp	r3, #1
 8006cc2:	d102      	bne.n	8006cca <HAL_ADC_ConfigChannel+0x126>
 8006cc4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006cc8:	e000      	b.n	8006ccc <HAL_ADC_ConfigChannel+0x128>
 8006cca:	2300      	movs	r3, #0
 8006ccc:	461a      	mov	r2, r3
 8006cce:	f7ff fb53 	bl	8006378 <LL_ADC_SetOffsetSaturation>
 8006cd2:	e17b      	b.n	8006fcc <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	2100      	movs	r1, #0
 8006cda:	4618      	mov	r0, r3
 8006cdc:	f7ff fb00 	bl	80062e0 <LL_ADC_GetOffsetChannel>
 8006ce0:	4603      	mov	r3, r0
 8006ce2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d10a      	bne.n	8006d00 <HAL_ADC_ConfigChannel+0x15c>
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	2100      	movs	r1, #0
 8006cf0:	4618      	mov	r0, r3
 8006cf2:	f7ff faf5 	bl	80062e0 <LL_ADC_GetOffsetChannel>
 8006cf6:	4603      	mov	r3, r0
 8006cf8:	0e9b      	lsrs	r3, r3, #26
 8006cfa:	f003 021f 	and.w	r2, r3, #31
 8006cfe:	e01e      	b.n	8006d3e <HAL_ADC_ConfigChannel+0x19a>
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	2100      	movs	r1, #0
 8006d06:	4618      	mov	r0, r3
 8006d08:	f7ff faea 	bl	80062e0 <LL_ADC_GetOffsetChannel>
 8006d0c:	4603      	mov	r3, r0
 8006d0e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006d12:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8006d16:	fa93 f3a3 	rbit	r3, r3
 8006d1a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8006d1e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006d22:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8006d26:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d101      	bne.n	8006d32 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8006d2e:	2320      	movs	r3, #32
 8006d30:	e004      	b.n	8006d3c <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8006d32:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006d36:	fab3 f383 	clz	r3, r3
 8006d3a:	b2db      	uxtb	r3, r3
 8006d3c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8006d3e:	683b      	ldr	r3, [r7, #0]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d105      	bne.n	8006d56 <HAL_ADC_ConfigChannel+0x1b2>
 8006d4a:	683b      	ldr	r3, [r7, #0]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	0e9b      	lsrs	r3, r3, #26
 8006d50:	f003 031f 	and.w	r3, r3, #31
 8006d54:	e018      	b.n	8006d88 <HAL_ADC_ConfigChannel+0x1e4>
 8006d56:	683b      	ldr	r3, [r7, #0]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006d5e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8006d62:	fa93 f3a3 	rbit	r3, r3
 8006d66:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8006d6a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006d6e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8006d72:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d101      	bne.n	8006d7e <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8006d7a:	2320      	movs	r3, #32
 8006d7c:	e004      	b.n	8006d88 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8006d7e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006d82:	fab3 f383 	clz	r3, r3
 8006d86:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8006d88:	429a      	cmp	r2, r3
 8006d8a:	d106      	bne.n	8006d9a <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	2200      	movs	r2, #0
 8006d92:	2100      	movs	r1, #0
 8006d94:	4618      	mov	r0, r3
 8006d96:	f7ff fab9 	bl	800630c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	2101      	movs	r1, #1
 8006da0:	4618      	mov	r0, r3
 8006da2:	f7ff fa9d 	bl	80062e0 <LL_ADC_GetOffsetChannel>
 8006da6:	4603      	mov	r3, r0
 8006da8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d10a      	bne.n	8006dc6 <HAL_ADC_ConfigChannel+0x222>
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	2101      	movs	r1, #1
 8006db6:	4618      	mov	r0, r3
 8006db8:	f7ff fa92 	bl	80062e0 <LL_ADC_GetOffsetChannel>
 8006dbc:	4603      	mov	r3, r0
 8006dbe:	0e9b      	lsrs	r3, r3, #26
 8006dc0:	f003 021f 	and.w	r2, r3, #31
 8006dc4:	e01e      	b.n	8006e04 <HAL_ADC_ConfigChannel+0x260>
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	2101      	movs	r1, #1
 8006dcc:	4618      	mov	r0, r3
 8006dce:	f7ff fa87 	bl	80062e0 <LL_ADC_GetOffsetChannel>
 8006dd2:	4603      	mov	r3, r0
 8006dd4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006dd8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8006ddc:	fa93 f3a3 	rbit	r3, r3
 8006de0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8006de4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006de8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8006dec:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d101      	bne.n	8006df8 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8006df4:	2320      	movs	r3, #32
 8006df6:	e004      	b.n	8006e02 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8006df8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006dfc:	fab3 f383 	clz	r3, r3
 8006e00:	b2db      	uxtb	r3, r3
 8006e02:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8006e04:	683b      	ldr	r3, [r7, #0]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d105      	bne.n	8006e1c <HAL_ADC_ConfigChannel+0x278>
 8006e10:	683b      	ldr	r3, [r7, #0]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	0e9b      	lsrs	r3, r3, #26
 8006e16:	f003 031f 	and.w	r3, r3, #31
 8006e1a:	e018      	b.n	8006e4e <HAL_ADC_ConfigChannel+0x2aa>
 8006e1c:	683b      	ldr	r3, [r7, #0]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006e24:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006e28:	fa93 f3a3 	rbit	r3, r3
 8006e2c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8006e30:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006e34:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8006e38:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d101      	bne.n	8006e44 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8006e40:	2320      	movs	r3, #32
 8006e42:	e004      	b.n	8006e4e <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8006e44:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006e48:	fab3 f383 	clz	r3, r3
 8006e4c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8006e4e:	429a      	cmp	r2, r3
 8006e50:	d106      	bne.n	8006e60 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	2200      	movs	r2, #0
 8006e58:	2101      	movs	r1, #1
 8006e5a:	4618      	mov	r0, r3
 8006e5c:	f7ff fa56 	bl	800630c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	2102      	movs	r1, #2
 8006e66:	4618      	mov	r0, r3
 8006e68:	f7ff fa3a 	bl	80062e0 <LL_ADC_GetOffsetChannel>
 8006e6c:	4603      	mov	r3, r0
 8006e6e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d10a      	bne.n	8006e8c <HAL_ADC_ConfigChannel+0x2e8>
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	2102      	movs	r1, #2
 8006e7c:	4618      	mov	r0, r3
 8006e7e:	f7ff fa2f 	bl	80062e0 <LL_ADC_GetOffsetChannel>
 8006e82:	4603      	mov	r3, r0
 8006e84:	0e9b      	lsrs	r3, r3, #26
 8006e86:	f003 021f 	and.w	r2, r3, #31
 8006e8a:	e01e      	b.n	8006eca <HAL_ADC_ConfigChannel+0x326>
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	2102      	movs	r1, #2
 8006e92:	4618      	mov	r0, r3
 8006e94:	f7ff fa24 	bl	80062e0 <LL_ADC_GetOffsetChannel>
 8006e98:	4603      	mov	r3, r0
 8006e9a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006e9e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006ea2:	fa93 f3a3 	rbit	r3, r3
 8006ea6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8006eaa:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006eae:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8006eb2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d101      	bne.n	8006ebe <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8006eba:	2320      	movs	r3, #32
 8006ebc:	e004      	b.n	8006ec8 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8006ebe:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006ec2:	fab3 f383 	clz	r3, r3
 8006ec6:	b2db      	uxtb	r3, r3
 8006ec8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8006eca:	683b      	ldr	r3, [r7, #0]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d105      	bne.n	8006ee2 <HAL_ADC_ConfigChannel+0x33e>
 8006ed6:	683b      	ldr	r3, [r7, #0]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	0e9b      	lsrs	r3, r3, #26
 8006edc:	f003 031f 	and.w	r3, r3, #31
 8006ee0:	e016      	b.n	8006f10 <HAL_ADC_ConfigChannel+0x36c>
 8006ee2:	683b      	ldr	r3, [r7, #0]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006eea:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006eee:	fa93 f3a3 	rbit	r3, r3
 8006ef2:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8006ef4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006ef6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8006efa:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d101      	bne.n	8006f06 <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8006f02:	2320      	movs	r3, #32
 8006f04:	e004      	b.n	8006f10 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8006f06:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006f0a:	fab3 f383 	clz	r3, r3
 8006f0e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8006f10:	429a      	cmp	r2, r3
 8006f12:	d106      	bne.n	8006f22 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	2200      	movs	r2, #0
 8006f1a:	2102      	movs	r1, #2
 8006f1c:	4618      	mov	r0, r3
 8006f1e:	f7ff f9f5 	bl	800630c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	2103      	movs	r1, #3
 8006f28:	4618      	mov	r0, r3
 8006f2a:	f7ff f9d9 	bl	80062e0 <LL_ADC_GetOffsetChannel>
 8006f2e:	4603      	mov	r3, r0
 8006f30:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d10a      	bne.n	8006f4e <HAL_ADC_ConfigChannel+0x3aa>
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	2103      	movs	r1, #3
 8006f3e:	4618      	mov	r0, r3
 8006f40:	f7ff f9ce 	bl	80062e0 <LL_ADC_GetOffsetChannel>
 8006f44:	4603      	mov	r3, r0
 8006f46:	0e9b      	lsrs	r3, r3, #26
 8006f48:	f003 021f 	and.w	r2, r3, #31
 8006f4c:	e017      	b.n	8006f7e <HAL_ADC_ConfigChannel+0x3da>
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	2103      	movs	r1, #3
 8006f54:	4618      	mov	r0, r3
 8006f56:	f7ff f9c3 	bl	80062e0 <LL_ADC_GetOffsetChannel>
 8006f5a:	4603      	mov	r3, r0
 8006f5c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006f5e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006f60:	fa93 f3a3 	rbit	r3, r3
 8006f64:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8006f66:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006f68:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8006f6a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d101      	bne.n	8006f74 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8006f70:	2320      	movs	r3, #32
 8006f72:	e003      	b.n	8006f7c <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8006f74:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006f76:	fab3 f383 	clz	r3, r3
 8006f7a:	b2db      	uxtb	r3, r3
 8006f7c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8006f7e:	683b      	ldr	r3, [r7, #0]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d105      	bne.n	8006f96 <HAL_ADC_ConfigChannel+0x3f2>
 8006f8a:	683b      	ldr	r3, [r7, #0]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	0e9b      	lsrs	r3, r3, #26
 8006f90:	f003 031f 	and.w	r3, r3, #31
 8006f94:	e011      	b.n	8006fba <HAL_ADC_ConfigChannel+0x416>
 8006f96:	683b      	ldr	r3, [r7, #0]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006f9c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006f9e:	fa93 f3a3 	rbit	r3, r3
 8006fa2:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8006fa4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006fa6:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8006fa8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d101      	bne.n	8006fb2 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8006fae:	2320      	movs	r3, #32
 8006fb0:	e003      	b.n	8006fba <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8006fb2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006fb4:	fab3 f383 	clz	r3, r3
 8006fb8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8006fba:	429a      	cmp	r2, r3
 8006fbc:	d106      	bne.n	8006fcc <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	2200      	movs	r2, #0
 8006fc4:	2103      	movs	r1, #3
 8006fc6:	4618      	mov	r0, r3
 8006fc8:	f7ff f9a0 	bl	800630c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	4618      	mov	r0, r3
 8006fd2:	f7ff faeb 	bl	80065ac <LL_ADC_IsEnabled>
 8006fd6:	4603      	mov	r3, r0
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	f040 813d 	bne.w	8007258 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	6818      	ldr	r0, [r3, #0]
 8006fe2:	683b      	ldr	r3, [r7, #0]
 8006fe4:	6819      	ldr	r1, [r3, #0]
 8006fe6:	683b      	ldr	r3, [r7, #0]
 8006fe8:	68db      	ldr	r3, [r3, #12]
 8006fea:	461a      	mov	r2, r3
 8006fec:	f7ff fa4a 	bl	8006484 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8006ff0:	683b      	ldr	r3, [r7, #0]
 8006ff2:	68db      	ldr	r3, [r3, #12]
 8006ff4:	4aa2      	ldr	r2, [pc, #648]	@ (8007280 <HAL_ADC_ConfigChannel+0x6dc>)
 8006ff6:	4293      	cmp	r3, r2
 8006ff8:	f040 812e 	bne.w	8007258 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8007000:	683b      	ldr	r3, [r7, #0]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007008:	2b00      	cmp	r3, #0
 800700a:	d10b      	bne.n	8007024 <HAL_ADC_ConfigChannel+0x480>
 800700c:	683b      	ldr	r3, [r7, #0]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	0e9b      	lsrs	r3, r3, #26
 8007012:	3301      	adds	r3, #1
 8007014:	f003 031f 	and.w	r3, r3, #31
 8007018:	2b09      	cmp	r3, #9
 800701a:	bf94      	ite	ls
 800701c:	2301      	movls	r3, #1
 800701e:	2300      	movhi	r3, #0
 8007020:	b2db      	uxtb	r3, r3
 8007022:	e019      	b.n	8007058 <HAL_ADC_ConfigChannel+0x4b4>
 8007024:	683b      	ldr	r3, [r7, #0]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800702a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800702c:	fa93 f3a3 	rbit	r3, r3
 8007030:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8007032:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007034:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8007036:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007038:	2b00      	cmp	r3, #0
 800703a:	d101      	bne.n	8007040 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 800703c:	2320      	movs	r3, #32
 800703e:	e003      	b.n	8007048 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8007040:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007042:	fab3 f383 	clz	r3, r3
 8007046:	b2db      	uxtb	r3, r3
 8007048:	3301      	adds	r3, #1
 800704a:	f003 031f 	and.w	r3, r3, #31
 800704e:	2b09      	cmp	r3, #9
 8007050:	bf94      	ite	ls
 8007052:	2301      	movls	r3, #1
 8007054:	2300      	movhi	r3, #0
 8007056:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007058:	2b00      	cmp	r3, #0
 800705a:	d079      	beq.n	8007150 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800705c:	683b      	ldr	r3, [r7, #0]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007064:	2b00      	cmp	r3, #0
 8007066:	d107      	bne.n	8007078 <HAL_ADC_ConfigChannel+0x4d4>
 8007068:	683b      	ldr	r3, [r7, #0]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	0e9b      	lsrs	r3, r3, #26
 800706e:	3301      	adds	r3, #1
 8007070:	069b      	lsls	r3, r3, #26
 8007072:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8007076:	e015      	b.n	80070a4 <HAL_ADC_ConfigChannel+0x500>
 8007078:	683b      	ldr	r3, [r7, #0]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800707e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007080:	fa93 f3a3 	rbit	r3, r3
 8007084:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8007086:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007088:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 800708a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800708c:	2b00      	cmp	r3, #0
 800708e:	d101      	bne.n	8007094 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8007090:	2320      	movs	r3, #32
 8007092:	e003      	b.n	800709c <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8007094:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007096:	fab3 f383 	clz	r3, r3
 800709a:	b2db      	uxtb	r3, r3
 800709c:	3301      	adds	r3, #1
 800709e:	069b      	lsls	r3, r3, #26
 80070a0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80070a4:	683b      	ldr	r3, [r7, #0]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d109      	bne.n	80070c4 <HAL_ADC_ConfigChannel+0x520>
 80070b0:	683b      	ldr	r3, [r7, #0]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	0e9b      	lsrs	r3, r3, #26
 80070b6:	3301      	adds	r3, #1
 80070b8:	f003 031f 	and.w	r3, r3, #31
 80070bc:	2101      	movs	r1, #1
 80070be:	fa01 f303 	lsl.w	r3, r1, r3
 80070c2:	e017      	b.n	80070f4 <HAL_ADC_ConfigChannel+0x550>
 80070c4:	683b      	ldr	r3, [r7, #0]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80070ca:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80070cc:	fa93 f3a3 	rbit	r3, r3
 80070d0:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 80070d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80070d4:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 80070d6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d101      	bne.n	80070e0 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 80070dc:	2320      	movs	r3, #32
 80070de:	e003      	b.n	80070e8 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 80070e0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80070e2:	fab3 f383 	clz	r3, r3
 80070e6:	b2db      	uxtb	r3, r3
 80070e8:	3301      	adds	r3, #1
 80070ea:	f003 031f 	and.w	r3, r3, #31
 80070ee:	2101      	movs	r1, #1
 80070f0:	fa01 f303 	lsl.w	r3, r1, r3
 80070f4:	ea42 0103 	orr.w	r1, r2, r3
 80070f8:	683b      	ldr	r3, [r7, #0]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007100:	2b00      	cmp	r3, #0
 8007102:	d10a      	bne.n	800711a <HAL_ADC_ConfigChannel+0x576>
 8007104:	683b      	ldr	r3, [r7, #0]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	0e9b      	lsrs	r3, r3, #26
 800710a:	3301      	adds	r3, #1
 800710c:	f003 021f 	and.w	r2, r3, #31
 8007110:	4613      	mov	r3, r2
 8007112:	005b      	lsls	r3, r3, #1
 8007114:	4413      	add	r3, r2
 8007116:	051b      	lsls	r3, r3, #20
 8007118:	e018      	b.n	800714c <HAL_ADC_ConfigChannel+0x5a8>
 800711a:	683b      	ldr	r3, [r7, #0]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007120:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007122:	fa93 f3a3 	rbit	r3, r3
 8007126:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8007128:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800712a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 800712c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800712e:	2b00      	cmp	r3, #0
 8007130:	d101      	bne.n	8007136 <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 8007132:	2320      	movs	r3, #32
 8007134:	e003      	b.n	800713e <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 8007136:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007138:	fab3 f383 	clz	r3, r3
 800713c:	b2db      	uxtb	r3, r3
 800713e:	3301      	adds	r3, #1
 8007140:	f003 021f 	and.w	r2, r3, #31
 8007144:	4613      	mov	r3, r2
 8007146:	005b      	lsls	r3, r3, #1
 8007148:	4413      	add	r3, r2
 800714a:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800714c:	430b      	orrs	r3, r1
 800714e:	e07e      	b.n	800724e <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8007150:	683b      	ldr	r3, [r7, #0]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007158:	2b00      	cmp	r3, #0
 800715a:	d107      	bne.n	800716c <HAL_ADC_ConfigChannel+0x5c8>
 800715c:	683b      	ldr	r3, [r7, #0]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	0e9b      	lsrs	r3, r3, #26
 8007162:	3301      	adds	r3, #1
 8007164:	069b      	lsls	r3, r3, #26
 8007166:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800716a:	e015      	b.n	8007198 <HAL_ADC_ConfigChannel+0x5f4>
 800716c:	683b      	ldr	r3, [r7, #0]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007172:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007174:	fa93 f3a3 	rbit	r3, r3
 8007178:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 800717a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800717c:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 800717e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007180:	2b00      	cmp	r3, #0
 8007182:	d101      	bne.n	8007188 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8007184:	2320      	movs	r3, #32
 8007186:	e003      	b.n	8007190 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8007188:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800718a:	fab3 f383 	clz	r3, r3
 800718e:	b2db      	uxtb	r3, r3
 8007190:	3301      	adds	r3, #1
 8007192:	069b      	lsls	r3, r3, #26
 8007194:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8007198:	683b      	ldr	r3, [r7, #0]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d109      	bne.n	80071b8 <HAL_ADC_ConfigChannel+0x614>
 80071a4:	683b      	ldr	r3, [r7, #0]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	0e9b      	lsrs	r3, r3, #26
 80071aa:	3301      	adds	r3, #1
 80071ac:	f003 031f 	and.w	r3, r3, #31
 80071b0:	2101      	movs	r1, #1
 80071b2:	fa01 f303 	lsl.w	r3, r1, r3
 80071b6:	e017      	b.n	80071e8 <HAL_ADC_ConfigChannel+0x644>
 80071b8:	683b      	ldr	r3, [r7, #0]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80071be:	6a3b      	ldr	r3, [r7, #32]
 80071c0:	fa93 f3a3 	rbit	r3, r3
 80071c4:	61fb      	str	r3, [r7, #28]
  return result;
 80071c6:	69fb      	ldr	r3, [r7, #28]
 80071c8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80071ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d101      	bne.n	80071d4 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 80071d0:	2320      	movs	r3, #32
 80071d2:	e003      	b.n	80071dc <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 80071d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071d6:	fab3 f383 	clz	r3, r3
 80071da:	b2db      	uxtb	r3, r3
 80071dc:	3301      	adds	r3, #1
 80071de:	f003 031f 	and.w	r3, r3, #31
 80071e2:	2101      	movs	r1, #1
 80071e4:	fa01 f303 	lsl.w	r3, r1, r3
 80071e8:	ea42 0103 	orr.w	r1, r2, r3
 80071ec:	683b      	ldr	r3, [r7, #0]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d10d      	bne.n	8007214 <HAL_ADC_ConfigChannel+0x670>
 80071f8:	683b      	ldr	r3, [r7, #0]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	0e9b      	lsrs	r3, r3, #26
 80071fe:	3301      	adds	r3, #1
 8007200:	f003 021f 	and.w	r2, r3, #31
 8007204:	4613      	mov	r3, r2
 8007206:	005b      	lsls	r3, r3, #1
 8007208:	4413      	add	r3, r2
 800720a:	3b1e      	subs	r3, #30
 800720c:	051b      	lsls	r3, r3, #20
 800720e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8007212:	e01b      	b.n	800724c <HAL_ADC_ConfigChannel+0x6a8>
 8007214:	683b      	ldr	r3, [r7, #0]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800721a:	697b      	ldr	r3, [r7, #20]
 800721c:	fa93 f3a3 	rbit	r3, r3
 8007220:	613b      	str	r3, [r7, #16]
  return result;
 8007222:	693b      	ldr	r3, [r7, #16]
 8007224:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8007226:	69bb      	ldr	r3, [r7, #24]
 8007228:	2b00      	cmp	r3, #0
 800722a:	d101      	bne.n	8007230 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 800722c:	2320      	movs	r3, #32
 800722e:	e003      	b.n	8007238 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8007230:	69bb      	ldr	r3, [r7, #24]
 8007232:	fab3 f383 	clz	r3, r3
 8007236:	b2db      	uxtb	r3, r3
 8007238:	3301      	adds	r3, #1
 800723a:	f003 021f 	and.w	r2, r3, #31
 800723e:	4613      	mov	r3, r2
 8007240:	005b      	lsls	r3, r3, #1
 8007242:	4413      	add	r3, r2
 8007244:	3b1e      	subs	r3, #30
 8007246:	051b      	lsls	r3, r3, #20
 8007248:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800724c:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800724e:	683a      	ldr	r2, [r7, #0]
 8007250:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007252:	4619      	mov	r1, r3
 8007254:	f7ff f8ea 	bl	800642c <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8007258:	683b      	ldr	r3, [r7, #0]
 800725a:	681a      	ldr	r2, [r3, #0]
 800725c:	4b09      	ldr	r3, [pc, #36]	@ (8007284 <HAL_ADC_ConfigChannel+0x6e0>)
 800725e:	4013      	ands	r3, r2
 8007260:	2b00      	cmp	r3, #0
 8007262:	f000 80be 	beq.w	80073e2 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800726e:	d004      	beq.n	800727a <HAL_ADC_ConfigChannel+0x6d6>
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	4a04      	ldr	r2, [pc, #16]	@ (8007288 <HAL_ADC_ConfigChannel+0x6e4>)
 8007276:	4293      	cmp	r3, r2
 8007278:	d10a      	bne.n	8007290 <HAL_ADC_ConfigChannel+0x6ec>
 800727a:	4b04      	ldr	r3, [pc, #16]	@ (800728c <HAL_ADC_ConfigChannel+0x6e8>)
 800727c:	e009      	b.n	8007292 <HAL_ADC_ConfigChannel+0x6ee>
 800727e:	bf00      	nop
 8007280:	407f0000 	.word	0x407f0000
 8007284:	80080000 	.word	0x80080000
 8007288:	50000100 	.word	0x50000100
 800728c:	50000300 	.word	0x50000300
 8007290:	4b59      	ldr	r3, [pc, #356]	@ (80073f8 <HAL_ADC_ConfigChannel+0x854>)
 8007292:	4618      	mov	r0, r3
 8007294:	f7fe fff2 	bl	800627c <LL_ADC_GetCommonPathInternalCh>
 8007298:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 800729c:	683b      	ldr	r3, [r7, #0]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	4a56      	ldr	r2, [pc, #344]	@ (80073fc <HAL_ADC_ConfigChannel+0x858>)
 80072a2:	4293      	cmp	r3, r2
 80072a4:	d004      	beq.n	80072b0 <HAL_ADC_ConfigChannel+0x70c>
 80072a6:	683b      	ldr	r3, [r7, #0]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	4a55      	ldr	r2, [pc, #340]	@ (8007400 <HAL_ADC_ConfigChannel+0x85c>)
 80072ac:	4293      	cmp	r3, r2
 80072ae:	d13a      	bne.n	8007326 <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80072b0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80072b4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d134      	bne.n	8007326 <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80072c4:	d005      	beq.n	80072d2 <HAL_ADC_ConfigChannel+0x72e>
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	4a4e      	ldr	r2, [pc, #312]	@ (8007404 <HAL_ADC_ConfigChannel+0x860>)
 80072cc:	4293      	cmp	r3, r2
 80072ce:	f040 8085 	bne.w	80073dc <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80072da:	d004      	beq.n	80072e6 <HAL_ADC_ConfigChannel+0x742>
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	4a49      	ldr	r2, [pc, #292]	@ (8007408 <HAL_ADC_ConfigChannel+0x864>)
 80072e2:	4293      	cmp	r3, r2
 80072e4:	d101      	bne.n	80072ea <HAL_ADC_ConfigChannel+0x746>
 80072e6:	4a49      	ldr	r2, [pc, #292]	@ (800740c <HAL_ADC_ConfigChannel+0x868>)
 80072e8:	e000      	b.n	80072ec <HAL_ADC_ConfigChannel+0x748>
 80072ea:	4a43      	ldr	r2, [pc, #268]	@ (80073f8 <HAL_ADC_ConfigChannel+0x854>)
 80072ec:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80072f0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80072f4:	4619      	mov	r1, r3
 80072f6:	4610      	mov	r0, r2
 80072f8:	f7fe ffad 	bl	8006256 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80072fc:	4b44      	ldr	r3, [pc, #272]	@ (8007410 <HAL_ADC_ConfigChannel+0x86c>)
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	099b      	lsrs	r3, r3, #6
 8007302:	4a44      	ldr	r2, [pc, #272]	@ (8007414 <HAL_ADC_ConfigChannel+0x870>)
 8007304:	fba2 2303 	umull	r2, r3, r2, r3
 8007308:	099b      	lsrs	r3, r3, #6
 800730a:	1c5a      	adds	r2, r3, #1
 800730c:	4613      	mov	r3, r2
 800730e:	005b      	lsls	r3, r3, #1
 8007310:	4413      	add	r3, r2
 8007312:	009b      	lsls	r3, r3, #2
 8007314:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8007316:	e002      	b.n	800731e <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	3b01      	subs	r3, #1
 800731c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	2b00      	cmp	r3, #0
 8007322:	d1f9      	bne.n	8007318 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8007324:	e05a      	b.n	80073dc <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8007326:	683b      	ldr	r3, [r7, #0]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	4a3b      	ldr	r2, [pc, #236]	@ (8007418 <HAL_ADC_ConfigChannel+0x874>)
 800732c:	4293      	cmp	r3, r2
 800732e:	d125      	bne.n	800737c <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8007330:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007334:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007338:	2b00      	cmp	r3, #0
 800733a:	d11f      	bne.n	800737c <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	4a31      	ldr	r2, [pc, #196]	@ (8007408 <HAL_ADC_ConfigChannel+0x864>)
 8007342:	4293      	cmp	r3, r2
 8007344:	d104      	bne.n	8007350 <HAL_ADC_ConfigChannel+0x7ac>
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	4a34      	ldr	r2, [pc, #208]	@ (800741c <HAL_ADC_ConfigChannel+0x878>)
 800734c:	4293      	cmp	r3, r2
 800734e:	d047      	beq.n	80073e0 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007358:	d004      	beq.n	8007364 <HAL_ADC_ConfigChannel+0x7c0>
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	4a2a      	ldr	r2, [pc, #168]	@ (8007408 <HAL_ADC_ConfigChannel+0x864>)
 8007360:	4293      	cmp	r3, r2
 8007362:	d101      	bne.n	8007368 <HAL_ADC_ConfigChannel+0x7c4>
 8007364:	4a29      	ldr	r2, [pc, #164]	@ (800740c <HAL_ADC_ConfigChannel+0x868>)
 8007366:	e000      	b.n	800736a <HAL_ADC_ConfigChannel+0x7c6>
 8007368:	4a23      	ldr	r2, [pc, #140]	@ (80073f8 <HAL_ADC_ConfigChannel+0x854>)
 800736a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800736e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007372:	4619      	mov	r1, r3
 8007374:	4610      	mov	r0, r2
 8007376:	f7fe ff6e 	bl	8006256 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800737a:	e031      	b.n	80073e0 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 800737c:	683b      	ldr	r3, [r7, #0]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	4a27      	ldr	r2, [pc, #156]	@ (8007420 <HAL_ADC_ConfigChannel+0x87c>)
 8007382:	4293      	cmp	r3, r2
 8007384:	d12d      	bne.n	80073e2 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8007386:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800738a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800738e:	2b00      	cmp	r3, #0
 8007390:	d127      	bne.n	80073e2 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	4a1c      	ldr	r2, [pc, #112]	@ (8007408 <HAL_ADC_ConfigChannel+0x864>)
 8007398:	4293      	cmp	r3, r2
 800739a:	d022      	beq.n	80073e2 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80073a4:	d004      	beq.n	80073b0 <HAL_ADC_ConfigChannel+0x80c>
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	4a17      	ldr	r2, [pc, #92]	@ (8007408 <HAL_ADC_ConfigChannel+0x864>)
 80073ac:	4293      	cmp	r3, r2
 80073ae:	d101      	bne.n	80073b4 <HAL_ADC_ConfigChannel+0x810>
 80073b0:	4a16      	ldr	r2, [pc, #88]	@ (800740c <HAL_ADC_ConfigChannel+0x868>)
 80073b2:	e000      	b.n	80073b6 <HAL_ADC_ConfigChannel+0x812>
 80073b4:	4a10      	ldr	r2, [pc, #64]	@ (80073f8 <HAL_ADC_ConfigChannel+0x854>)
 80073b6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80073ba:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80073be:	4619      	mov	r1, r3
 80073c0:	4610      	mov	r0, r2
 80073c2:	f7fe ff48 	bl	8006256 <LL_ADC_SetCommonPathInternalCh>
 80073c6:	e00c      	b.n	80073e2 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80073cc:	f043 0220 	orr.w	r2, r3, #32
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80073d4:	2301      	movs	r3, #1
 80073d6:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 80073da:	e002      	b.n	80073e2 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80073dc:	bf00      	nop
 80073de:	e000      	b.n	80073e2 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80073e0:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	2200      	movs	r2, #0
 80073e6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80073ea:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80073ee:	4618      	mov	r0, r3
 80073f0:	37d8      	adds	r7, #216	@ 0xd8
 80073f2:	46bd      	mov	sp, r7
 80073f4:	bd80      	pop	{r7, pc}
 80073f6:	bf00      	nop
 80073f8:	50000700 	.word	0x50000700
 80073fc:	c3210000 	.word	0xc3210000
 8007400:	90c00010 	.word	0x90c00010
 8007404:	50000600 	.word	0x50000600
 8007408:	50000100 	.word	0x50000100
 800740c:	50000300 	.word	0x50000300
 8007410:	20000264 	.word	0x20000264
 8007414:	053e2d63 	.word	0x053e2d63
 8007418:	c7520000 	.word	0xc7520000
 800741c:	50000500 	.word	0x50000500
 8007420:	cb840000 	.word	0xcb840000

08007424 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8007424:	b580      	push	{r7, lr}
 8007426:	b084      	sub	sp, #16
 8007428:	af00      	add	r7, sp, #0
 800742a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 800742c:	2300      	movs	r3, #0
 800742e:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	4618      	mov	r0, r3
 8007436:	f7ff f8b9 	bl	80065ac <LL_ADC_IsEnabled>
 800743a:	4603      	mov	r3, r0
 800743c:	2b00      	cmp	r3, #0
 800743e:	d176      	bne.n	800752e <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	689a      	ldr	r2, [r3, #8]
 8007446:	4b3c      	ldr	r3, [pc, #240]	@ (8007538 <ADC_Enable+0x114>)
 8007448:	4013      	ands	r3, r2
 800744a:	2b00      	cmp	r3, #0
 800744c:	d00d      	beq.n	800746a <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007452:	f043 0210 	orr.w	r2, r3, #16
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800745e:	f043 0201 	orr.w	r2, r3, #1
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8007466:	2301      	movs	r3, #1
 8007468:	e062      	b.n	8007530 <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	4618      	mov	r0, r3
 8007470:	f7ff f888 	bl	8006584 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800747c:	d004      	beq.n	8007488 <ADC_Enable+0x64>
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	4a2e      	ldr	r2, [pc, #184]	@ (800753c <ADC_Enable+0x118>)
 8007484:	4293      	cmp	r3, r2
 8007486:	d101      	bne.n	800748c <ADC_Enable+0x68>
 8007488:	4b2d      	ldr	r3, [pc, #180]	@ (8007540 <ADC_Enable+0x11c>)
 800748a:	e000      	b.n	800748e <ADC_Enable+0x6a>
 800748c:	4b2d      	ldr	r3, [pc, #180]	@ (8007544 <ADC_Enable+0x120>)
 800748e:	4618      	mov	r0, r3
 8007490:	f7fe fef4 	bl	800627c <LL_ADC_GetCommonPathInternalCh>
 8007494:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8007496:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800749a:	2b00      	cmp	r3, #0
 800749c:	d013      	beq.n	80074c6 <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800749e:	4b2a      	ldr	r3, [pc, #168]	@ (8007548 <ADC_Enable+0x124>)
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	099b      	lsrs	r3, r3, #6
 80074a4:	4a29      	ldr	r2, [pc, #164]	@ (800754c <ADC_Enable+0x128>)
 80074a6:	fba2 2303 	umull	r2, r3, r2, r3
 80074aa:	099b      	lsrs	r3, r3, #6
 80074ac:	1c5a      	adds	r2, r3, #1
 80074ae:	4613      	mov	r3, r2
 80074b0:	005b      	lsls	r3, r3, #1
 80074b2:	4413      	add	r3, r2
 80074b4:	009b      	lsls	r3, r3, #2
 80074b6:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80074b8:	e002      	b.n	80074c0 <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 80074ba:	68bb      	ldr	r3, [r7, #8]
 80074bc:	3b01      	subs	r3, #1
 80074be:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80074c0:	68bb      	ldr	r3, [r7, #8]
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d1f9      	bne.n	80074ba <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80074c6:	f7fe fea7 	bl	8006218 <HAL_GetTick>
 80074ca:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80074cc:	e028      	b.n	8007520 <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	4618      	mov	r0, r3
 80074d4:	f7ff f86a 	bl	80065ac <LL_ADC_IsEnabled>
 80074d8:	4603      	mov	r3, r0
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d104      	bne.n	80074e8 <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	4618      	mov	r0, r3
 80074e4:	f7ff f84e 	bl	8006584 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80074e8:	f7fe fe96 	bl	8006218 <HAL_GetTick>
 80074ec:	4602      	mov	r2, r0
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	1ad3      	subs	r3, r2, r3
 80074f2:	2b02      	cmp	r3, #2
 80074f4:	d914      	bls.n	8007520 <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	f003 0301 	and.w	r3, r3, #1
 8007500:	2b01      	cmp	r3, #1
 8007502:	d00d      	beq.n	8007520 <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007508:	f043 0210 	orr.w	r2, r3, #16
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007514:	f043 0201 	orr.w	r2, r3, #1
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800751c:	2301      	movs	r3, #1
 800751e:	e007      	b.n	8007530 <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	f003 0301 	and.w	r3, r3, #1
 800752a:	2b01      	cmp	r3, #1
 800752c:	d1cf      	bne.n	80074ce <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800752e:	2300      	movs	r3, #0
}
 8007530:	4618      	mov	r0, r3
 8007532:	3710      	adds	r7, #16
 8007534:	46bd      	mov	sp, r7
 8007536:	bd80      	pop	{r7, pc}
 8007538:	8000003f 	.word	0x8000003f
 800753c:	50000100 	.word	0x50000100
 8007540:	50000300 	.word	0x50000300
 8007544:	50000700 	.word	0x50000700
 8007548:	20000264 	.word	0x20000264
 800754c:	053e2d63 	.word	0x053e2d63

08007550 <LL_ADC_IsEnabled>:
{
 8007550:	b480      	push	{r7}
 8007552:	b083      	sub	sp, #12
 8007554:	af00      	add	r7, sp, #0
 8007556:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	689b      	ldr	r3, [r3, #8]
 800755c:	f003 0301 	and.w	r3, r3, #1
 8007560:	2b01      	cmp	r3, #1
 8007562:	d101      	bne.n	8007568 <LL_ADC_IsEnabled+0x18>
 8007564:	2301      	movs	r3, #1
 8007566:	e000      	b.n	800756a <LL_ADC_IsEnabled+0x1a>
 8007568:	2300      	movs	r3, #0
}
 800756a:	4618      	mov	r0, r3
 800756c:	370c      	adds	r7, #12
 800756e:	46bd      	mov	sp, r7
 8007570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007574:	4770      	bx	lr

08007576 <LL_ADC_REG_IsConversionOngoing>:
{
 8007576:	b480      	push	{r7}
 8007578:	b083      	sub	sp, #12
 800757a:	af00      	add	r7, sp, #0
 800757c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	689b      	ldr	r3, [r3, #8]
 8007582:	f003 0304 	and.w	r3, r3, #4
 8007586:	2b04      	cmp	r3, #4
 8007588:	d101      	bne.n	800758e <LL_ADC_REG_IsConversionOngoing+0x18>
 800758a:	2301      	movs	r3, #1
 800758c:	e000      	b.n	8007590 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800758e:	2300      	movs	r3, #0
}
 8007590:	4618      	mov	r0, r3
 8007592:	370c      	adds	r7, #12
 8007594:	46bd      	mov	sp, r7
 8007596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800759a:	4770      	bx	lr

0800759c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 800759c:	b590      	push	{r4, r7, lr}
 800759e:	b0a1      	sub	sp, #132	@ 0x84
 80075a0:	af00      	add	r7, sp, #0
 80075a2:	6078      	str	r0, [r7, #4]
 80075a4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80075a6:	2300      	movs	r3, #0
 80075a8:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80075b2:	2b01      	cmp	r3, #1
 80075b4:	d101      	bne.n	80075ba <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80075b6:	2302      	movs	r3, #2
 80075b8:	e0e7      	b.n	800778a <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	2201      	movs	r2, #1
 80075be:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 80075c2:	2300      	movs	r3, #0
 80075c4:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 80075c6:	2300      	movs	r3, #0
 80075c8:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80075d2:	d102      	bne.n	80075da <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80075d4:	4b6f      	ldr	r3, [pc, #444]	@ (8007794 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80075d6:	60bb      	str	r3, [r7, #8]
 80075d8:	e009      	b.n	80075ee <HAL_ADCEx_MultiModeConfigChannel+0x52>
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	4a6e      	ldr	r2, [pc, #440]	@ (8007798 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80075e0:	4293      	cmp	r3, r2
 80075e2:	d102      	bne.n	80075ea <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 80075e4:	4b6d      	ldr	r3, [pc, #436]	@ (800779c <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80075e6:	60bb      	str	r3, [r7, #8]
 80075e8:	e001      	b.n	80075ee <HAL_ADCEx_MultiModeConfigChannel+0x52>
 80075ea:	2300      	movs	r3, #0
 80075ec:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 80075ee:	68bb      	ldr	r3, [r7, #8]
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d10b      	bne.n	800760c <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80075f8:	f043 0220 	orr.w	r2, r3, #32
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	2200      	movs	r2, #0
 8007604:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8007608:	2301      	movs	r3, #1
 800760a:	e0be      	b.n	800778a <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 800760c:	68bb      	ldr	r3, [r7, #8]
 800760e:	4618      	mov	r0, r3
 8007610:	f7ff ffb1 	bl	8007576 <LL_ADC_REG_IsConversionOngoing>
 8007614:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	4618      	mov	r0, r3
 800761c:	f7ff ffab 	bl	8007576 <LL_ADC_REG_IsConversionOngoing>
 8007620:	4603      	mov	r3, r0
 8007622:	2b00      	cmp	r3, #0
 8007624:	f040 80a0 	bne.w	8007768 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8007628:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800762a:	2b00      	cmp	r3, #0
 800762c:	f040 809c 	bne.w	8007768 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007638:	d004      	beq.n	8007644 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	4a55      	ldr	r2, [pc, #340]	@ (8007794 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8007640:	4293      	cmp	r3, r2
 8007642:	d101      	bne.n	8007648 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8007644:	4b56      	ldr	r3, [pc, #344]	@ (80077a0 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8007646:	e000      	b.n	800764a <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8007648:	4b56      	ldr	r3, [pc, #344]	@ (80077a4 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 800764a:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800764c:	683b      	ldr	r3, [r7, #0]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	2b00      	cmp	r3, #0
 8007652:	d04b      	beq.n	80076ec <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8007654:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007656:	689b      	ldr	r3, [r3, #8]
 8007658:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800765c:	683b      	ldr	r3, [r7, #0]
 800765e:	6859      	ldr	r1, [r3, #4]
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8007666:	035b      	lsls	r3, r3, #13
 8007668:	430b      	orrs	r3, r1
 800766a:	431a      	orrs	r2, r3
 800766c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800766e:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007678:	d004      	beq.n	8007684 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	4a45      	ldr	r2, [pc, #276]	@ (8007794 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8007680:	4293      	cmp	r3, r2
 8007682:	d10f      	bne.n	80076a4 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8007684:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8007688:	f7ff ff62 	bl	8007550 <LL_ADC_IsEnabled>
 800768c:	4604      	mov	r4, r0
 800768e:	4841      	ldr	r0, [pc, #260]	@ (8007794 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8007690:	f7ff ff5e 	bl	8007550 <LL_ADC_IsEnabled>
 8007694:	4603      	mov	r3, r0
 8007696:	4323      	orrs	r3, r4
 8007698:	2b00      	cmp	r3, #0
 800769a:	bf0c      	ite	eq
 800769c:	2301      	moveq	r3, #1
 800769e:	2300      	movne	r3, #0
 80076a0:	b2db      	uxtb	r3, r3
 80076a2:	e012      	b.n	80076ca <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 80076a4:	483c      	ldr	r0, [pc, #240]	@ (8007798 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80076a6:	f7ff ff53 	bl	8007550 <LL_ADC_IsEnabled>
 80076aa:	4604      	mov	r4, r0
 80076ac:	483b      	ldr	r0, [pc, #236]	@ (800779c <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80076ae:	f7ff ff4f 	bl	8007550 <LL_ADC_IsEnabled>
 80076b2:	4603      	mov	r3, r0
 80076b4:	431c      	orrs	r4, r3
 80076b6:	483c      	ldr	r0, [pc, #240]	@ (80077a8 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 80076b8:	f7ff ff4a 	bl	8007550 <LL_ADC_IsEnabled>
 80076bc:	4603      	mov	r3, r0
 80076be:	4323      	orrs	r3, r4
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	bf0c      	ite	eq
 80076c4:	2301      	moveq	r3, #1
 80076c6:	2300      	movne	r3, #0
 80076c8:	b2db      	uxtb	r3, r3
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d056      	beq.n	800777c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80076ce:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80076d0:	689b      	ldr	r3, [r3, #8]
 80076d2:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80076d6:	f023 030f 	bic.w	r3, r3, #15
 80076da:	683a      	ldr	r2, [r7, #0]
 80076dc:	6811      	ldr	r1, [r2, #0]
 80076de:	683a      	ldr	r2, [r7, #0]
 80076e0:	6892      	ldr	r2, [r2, #8]
 80076e2:	430a      	orrs	r2, r1
 80076e4:	431a      	orrs	r2, r3
 80076e6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80076e8:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80076ea:	e047      	b.n	800777c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80076ec:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80076ee:	689b      	ldr	r3, [r3, #8]
 80076f0:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80076f4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80076f6:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007700:	d004      	beq.n	800770c <HAL_ADCEx_MultiModeConfigChannel+0x170>
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	4a23      	ldr	r2, [pc, #140]	@ (8007794 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8007708:	4293      	cmp	r3, r2
 800770a:	d10f      	bne.n	800772c <HAL_ADCEx_MultiModeConfigChannel+0x190>
 800770c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8007710:	f7ff ff1e 	bl	8007550 <LL_ADC_IsEnabled>
 8007714:	4604      	mov	r4, r0
 8007716:	481f      	ldr	r0, [pc, #124]	@ (8007794 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8007718:	f7ff ff1a 	bl	8007550 <LL_ADC_IsEnabled>
 800771c:	4603      	mov	r3, r0
 800771e:	4323      	orrs	r3, r4
 8007720:	2b00      	cmp	r3, #0
 8007722:	bf0c      	ite	eq
 8007724:	2301      	moveq	r3, #1
 8007726:	2300      	movne	r3, #0
 8007728:	b2db      	uxtb	r3, r3
 800772a:	e012      	b.n	8007752 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 800772c:	481a      	ldr	r0, [pc, #104]	@ (8007798 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800772e:	f7ff ff0f 	bl	8007550 <LL_ADC_IsEnabled>
 8007732:	4604      	mov	r4, r0
 8007734:	4819      	ldr	r0, [pc, #100]	@ (800779c <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8007736:	f7ff ff0b 	bl	8007550 <LL_ADC_IsEnabled>
 800773a:	4603      	mov	r3, r0
 800773c:	431c      	orrs	r4, r3
 800773e:	481a      	ldr	r0, [pc, #104]	@ (80077a8 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8007740:	f7ff ff06 	bl	8007550 <LL_ADC_IsEnabled>
 8007744:	4603      	mov	r3, r0
 8007746:	4323      	orrs	r3, r4
 8007748:	2b00      	cmp	r3, #0
 800774a:	bf0c      	ite	eq
 800774c:	2301      	moveq	r3, #1
 800774e:	2300      	movne	r3, #0
 8007750:	b2db      	uxtb	r3, r3
 8007752:	2b00      	cmp	r3, #0
 8007754:	d012      	beq.n	800777c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8007756:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007758:	689b      	ldr	r3, [r3, #8]
 800775a:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800775e:	f023 030f 	bic.w	r3, r3, #15
 8007762:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8007764:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8007766:	e009      	b.n	800777c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800776c:	f043 0220 	orr.w	r2, r3, #32
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8007774:	2301      	movs	r3, #1
 8007776:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 800777a:	e000      	b.n	800777e <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800777c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	2200      	movs	r2, #0
 8007782:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8007786:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 800778a:	4618      	mov	r0, r3
 800778c:	3784      	adds	r7, #132	@ 0x84
 800778e:	46bd      	mov	sp, r7
 8007790:	bd90      	pop	{r4, r7, pc}
 8007792:	bf00      	nop
 8007794:	50000100 	.word	0x50000100
 8007798:	50000400 	.word	0x50000400
 800779c:	50000500 	.word	0x50000500
 80077a0:	50000300 	.word	0x50000300
 80077a4:	50000700 	.word	0x50000700
 80077a8:	50000600 	.word	0x50000600

080077ac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80077ac:	b480      	push	{r7}
 80077ae:	b085      	sub	sp, #20
 80077b0:	af00      	add	r7, sp, #0
 80077b2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	f003 0307 	and.w	r3, r3, #7
 80077ba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80077bc:	4b0c      	ldr	r3, [pc, #48]	@ (80077f0 <__NVIC_SetPriorityGrouping+0x44>)
 80077be:	68db      	ldr	r3, [r3, #12]
 80077c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80077c2:	68ba      	ldr	r2, [r7, #8]
 80077c4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80077c8:	4013      	ands	r3, r2
 80077ca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80077d0:	68bb      	ldr	r3, [r7, #8]
 80077d2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80077d4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80077d8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80077dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80077de:	4a04      	ldr	r2, [pc, #16]	@ (80077f0 <__NVIC_SetPriorityGrouping+0x44>)
 80077e0:	68bb      	ldr	r3, [r7, #8]
 80077e2:	60d3      	str	r3, [r2, #12]
}
 80077e4:	bf00      	nop
 80077e6:	3714      	adds	r7, #20
 80077e8:	46bd      	mov	sp, r7
 80077ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ee:	4770      	bx	lr
 80077f0:	e000ed00 	.word	0xe000ed00

080077f4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80077f4:	b480      	push	{r7}
 80077f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80077f8:	4b04      	ldr	r3, [pc, #16]	@ (800780c <__NVIC_GetPriorityGrouping+0x18>)
 80077fa:	68db      	ldr	r3, [r3, #12]
 80077fc:	0a1b      	lsrs	r3, r3, #8
 80077fe:	f003 0307 	and.w	r3, r3, #7
}
 8007802:	4618      	mov	r0, r3
 8007804:	46bd      	mov	sp, r7
 8007806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800780a:	4770      	bx	lr
 800780c:	e000ed00 	.word	0xe000ed00

08007810 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007810:	b480      	push	{r7}
 8007812:	b083      	sub	sp, #12
 8007814:	af00      	add	r7, sp, #0
 8007816:	4603      	mov	r3, r0
 8007818:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800781a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800781e:	2b00      	cmp	r3, #0
 8007820:	db0b      	blt.n	800783a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007822:	79fb      	ldrb	r3, [r7, #7]
 8007824:	f003 021f 	and.w	r2, r3, #31
 8007828:	4907      	ldr	r1, [pc, #28]	@ (8007848 <__NVIC_EnableIRQ+0x38>)
 800782a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800782e:	095b      	lsrs	r3, r3, #5
 8007830:	2001      	movs	r0, #1
 8007832:	fa00 f202 	lsl.w	r2, r0, r2
 8007836:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800783a:	bf00      	nop
 800783c:	370c      	adds	r7, #12
 800783e:	46bd      	mov	sp, r7
 8007840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007844:	4770      	bx	lr
 8007846:	bf00      	nop
 8007848:	e000e100 	.word	0xe000e100

0800784c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800784c:	b480      	push	{r7}
 800784e:	b083      	sub	sp, #12
 8007850:	af00      	add	r7, sp, #0
 8007852:	4603      	mov	r3, r0
 8007854:	6039      	str	r1, [r7, #0]
 8007856:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007858:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800785c:	2b00      	cmp	r3, #0
 800785e:	db0a      	blt.n	8007876 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007860:	683b      	ldr	r3, [r7, #0]
 8007862:	b2da      	uxtb	r2, r3
 8007864:	490c      	ldr	r1, [pc, #48]	@ (8007898 <__NVIC_SetPriority+0x4c>)
 8007866:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800786a:	0112      	lsls	r2, r2, #4
 800786c:	b2d2      	uxtb	r2, r2
 800786e:	440b      	add	r3, r1
 8007870:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8007874:	e00a      	b.n	800788c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007876:	683b      	ldr	r3, [r7, #0]
 8007878:	b2da      	uxtb	r2, r3
 800787a:	4908      	ldr	r1, [pc, #32]	@ (800789c <__NVIC_SetPriority+0x50>)
 800787c:	79fb      	ldrb	r3, [r7, #7]
 800787e:	f003 030f 	and.w	r3, r3, #15
 8007882:	3b04      	subs	r3, #4
 8007884:	0112      	lsls	r2, r2, #4
 8007886:	b2d2      	uxtb	r2, r2
 8007888:	440b      	add	r3, r1
 800788a:	761a      	strb	r2, [r3, #24]
}
 800788c:	bf00      	nop
 800788e:	370c      	adds	r7, #12
 8007890:	46bd      	mov	sp, r7
 8007892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007896:	4770      	bx	lr
 8007898:	e000e100 	.word	0xe000e100
 800789c:	e000ed00 	.word	0xe000ed00

080078a0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80078a0:	b480      	push	{r7}
 80078a2:	b089      	sub	sp, #36	@ 0x24
 80078a4:	af00      	add	r7, sp, #0
 80078a6:	60f8      	str	r0, [r7, #12]
 80078a8:	60b9      	str	r1, [r7, #8]
 80078aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	f003 0307 	and.w	r3, r3, #7
 80078b2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80078b4:	69fb      	ldr	r3, [r7, #28]
 80078b6:	f1c3 0307 	rsb	r3, r3, #7
 80078ba:	2b04      	cmp	r3, #4
 80078bc:	bf28      	it	cs
 80078be:	2304      	movcs	r3, #4
 80078c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80078c2:	69fb      	ldr	r3, [r7, #28]
 80078c4:	3304      	adds	r3, #4
 80078c6:	2b06      	cmp	r3, #6
 80078c8:	d902      	bls.n	80078d0 <NVIC_EncodePriority+0x30>
 80078ca:	69fb      	ldr	r3, [r7, #28]
 80078cc:	3b03      	subs	r3, #3
 80078ce:	e000      	b.n	80078d2 <NVIC_EncodePriority+0x32>
 80078d0:	2300      	movs	r3, #0
 80078d2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80078d4:	f04f 32ff 	mov.w	r2, #4294967295
 80078d8:	69bb      	ldr	r3, [r7, #24]
 80078da:	fa02 f303 	lsl.w	r3, r2, r3
 80078de:	43da      	mvns	r2, r3
 80078e0:	68bb      	ldr	r3, [r7, #8]
 80078e2:	401a      	ands	r2, r3
 80078e4:	697b      	ldr	r3, [r7, #20]
 80078e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80078e8:	f04f 31ff 	mov.w	r1, #4294967295
 80078ec:	697b      	ldr	r3, [r7, #20]
 80078ee:	fa01 f303 	lsl.w	r3, r1, r3
 80078f2:	43d9      	mvns	r1, r3
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80078f8:	4313      	orrs	r3, r2
         );
}
 80078fa:	4618      	mov	r0, r3
 80078fc:	3724      	adds	r7, #36	@ 0x24
 80078fe:	46bd      	mov	sp, r7
 8007900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007904:	4770      	bx	lr
	...

08007908 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8007908:	b580      	push	{r7, lr}
 800790a:	b082      	sub	sp, #8
 800790c:	af00      	add	r7, sp, #0
 800790e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	3b01      	subs	r3, #1
 8007914:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007918:	d301      	bcc.n	800791e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800791a:	2301      	movs	r3, #1
 800791c:	e00f      	b.n	800793e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800791e:	4a0a      	ldr	r2, [pc, #40]	@ (8007948 <SysTick_Config+0x40>)
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	3b01      	subs	r3, #1
 8007924:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8007926:	210f      	movs	r1, #15
 8007928:	f04f 30ff 	mov.w	r0, #4294967295
 800792c:	f7ff ff8e 	bl	800784c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8007930:	4b05      	ldr	r3, [pc, #20]	@ (8007948 <SysTick_Config+0x40>)
 8007932:	2200      	movs	r2, #0
 8007934:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8007936:	4b04      	ldr	r3, [pc, #16]	@ (8007948 <SysTick_Config+0x40>)
 8007938:	2207      	movs	r2, #7
 800793a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800793c:	2300      	movs	r3, #0
}
 800793e:	4618      	mov	r0, r3
 8007940:	3708      	adds	r7, #8
 8007942:	46bd      	mov	sp, r7
 8007944:	bd80      	pop	{r7, pc}
 8007946:	bf00      	nop
 8007948:	e000e010 	.word	0xe000e010

0800794c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800794c:	b580      	push	{r7, lr}
 800794e:	b082      	sub	sp, #8
 8007950:	af00      	add	r7, sp, #0
 8007952:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007954:	6878      	ldr	r0, [r7, #4]
 8007956:	f7ff ff29 	bl	80077ac <__NVIC_SetPriorityGrouping>
}
 800795a:	bf00      	nop
 800795c:	3708      	adds	r7, #8
 800795e:	46bd      	mov	sp, r7
 8007960:	bd80      	pop	{r7, pc}

08007962 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007962:	b580      	push	{r7, lr}
 8007964:	b086      	sub	sp, #24
 8007966:	af00      	add	r7, sp, #0
 8007968:	4603      	mov	r3, r0
 800796a:	60b9      	str	r1, [r7, #8]
 800796c:	607a      	str	r2, [r7, #4]
 800796e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8007970:	f7ff ff40 	bl	80077f4 <__NVIC_GetPriorityGrouping>
 8007974:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007976:	687a      	ldr	r2, [r7, #4]
 8007978:	68b9      	ldr	r1, [r7, #8]
 800797a:	6978      	ldr	r0, [r7, #20]
 800797c:	f7ff ff90 	bl	80078a0 <NVIC_EncodePriority>
 8007980:	4602      	mov	r2, r0
 8007982:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007986:	4611      	mov	r1, r2
 8007988:	4618      	mov	r0, r3
 800798a:	f7ff ff5f 	bl	800784c <__NVIC_SetPriority>
}
 800798e:	bf00      	nop
 8007990:	3718      	adds	r7, #24
 8007992:	46bd      	mov	sp, r7
 8007994:	bd80      	pop	{r7, pc}

08007996 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007996:	b580      	push	{r7, lr}
 8007998:	b082      	sub	sp, #8
 800799a:	af00      	add	r7, sp, #0
 800799c:	4603      	mov	r3, r0
 800799e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80079a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80079a4:	4618      	mov	r0, r3
 80079a6:	f7ff ff33 	bl	8007810 <__NVIC_EnableIRQ>
}
 80079aa:	bf00      	nop
 80079ac:	3708      	adds	r7, #8
 80079ae:	46bd      	mov	sp, r7
 80079b0:	bd80      	pop	{r7, pc}

080079b2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80079b2:	b580      	push	{r7, lr}
 80079b4:	b082      	sub	sp, #8
 80079b6:	af00      	add	r7, sp, #0
 80079b8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80079ba:	6878      	ldr	r0, [r7, #4]
 80079bc:	f7ff ffa4 	bl	8007908 <SysTick_Config>
 80079c0:	4603      	mov	r3, r0
}
 80079c2:	4618      	mov	r0, r3
 80079c4:	3708      	adds	r7, #8
 80079c6:	46bd      	mov	sp, r7
 80079c8:	bd80      	pop	{r7, pc}
	...

080079cc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80079cc:	b580      	push	{r7, lr}
 80079ce:	b084      	sub	sp, #16
 80079d0:	af00      	add	r7, sp, #0
 80079d2:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d101      	bne.n	80079de <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80079da:	2301      	movs	r3, #1
 80079dc:	e08d      	b.n	8007afa <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	461a      	mov	r2, r3
 80079e4:	4b47      	ldr	r3, [pc, #284]	@ (8007b04 <HAL_DMA_Init+0x138>)
 80079e6:	429a      	cmp	r2, r3
 80079e8:	d80f      	bhi.n	8007a0a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	461a      	mov	r2, r3
 80079f0:	4b45      	ldr	r3, [pc, #276]	@ (8007b08 <HAL_DMA_Init+0x13c>)
 80079f2:	4413      	add	r3, r2
 80079f4:	4a45      	ldr	r2, [pc, #276]	@ (8007b0c <HAL_DMA_Init+0x140>)
 80079f6:	fba2 2303 	umull	r2, r3, r2, r3
 80079fa:	091b      	lsrs	r3, r3, #4
 80079fc:	009a      	lsls	r2, r3, #2
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	4a42      	ldr	r2, [pc, #264]	@ (8007b10 <HAL_DMA_Init+0x144>)
 8007a06:	641a      	str	r2, [r3, #64]	@ 0x40
 8007a08:	e00e      	b.n	8007a28 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	461a      	mov	r2, r3
 8007a10:	4b40      	ldr	r3, [pc, #256]	@ (8007b14 <HAL_DMA_Init+0x148>)
 8007a12:	4413      	add	r3, r2
 8007a14:	4a3d      	ldr	r2, [pc, #244]	@ (8007b0c <HAL_DMA_Init+0x140>)
 8007a16:	fba2 2303 	umull	r2, r3, r2, r3
 8007a1a:	091b      	lsrs	r3, r3, #4
 8007a1c:	009a      	lsls	r2, r3, #2
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	4a3c      	ldr	r2, [pc, #240]	@ (8007b18 <HAL_DMA_Init+0x14c>)
 8007a26:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	2202      	movs	r2, #2
 8007a2c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8007a3e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007a42:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8007a4c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	691b      	ldr	r3, [r3, #16]
 8007a52:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007a58:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	699b      	ldr	r3, [r3, #24]
 8007a5e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007a64:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	6a1b      	ldr	r3, [r3, #32]
 8007a6a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8007a6c:	68fa      	ldr	r2, [r7, #12]
 8007a6e:	4313      	orrs	r3, r2
 8007a70:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	68fa      	ldr	r2, [r7, #12]
 8007a78:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8007a7a:	6878      	ldr	r0, [r7, #4]
 8007a7c:	f000 fa82 	bl	8007f84 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	689b      	ldr	r3, [r3, #8]
 8007a84:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007a88:	d102      	bne.n	8007a90 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	2200      	movs	r2, #0
 8007a8e:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	685a      	ldr	r2, [r3, #4]
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007a98:	b2d2      	uxtb	r2, r2
 8007a9a:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007aa0:	687a      	ldr	r2, [r7, #4]
 8007aa2:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8007aa4:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	685b      	ldr	r3, [r3, #4]
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d010      	beq.n	8007ad0 <HAL_DMA_Init+0x104>
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	685b      	ldr	r3, [r3, #4]
 8007ab2:	2b04      	cmp	r3, #4
 8007ab4:	d80c      	bhi.n	8007ad0 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8007ab6:	6878      	ldr	r0, [r7, #4]
 8007ab8:	f000 faa2 	bl	8008000 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007ac0:	2200      	movs	r2, #0
 8007ac2:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007ac8:	687a      	ldr	r2, [r7, #4]
 8007aca:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8007acc:	605a      	str	r2, [r3, #4]
 8007ace:	e008      	b.n	8007ae2 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	2200      	movs	r2, #0
 8007ad4:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	2200      	movs	r2, #0
 8007ada:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	2200      	movs	r2, #0
 8007ae0:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	2200      	movs	r2, #0
 8007ae6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	2201      	movs	r2, #1
 8007aec:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	2200      	movs	r2, #0
 8007af4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8007af8:	2300      	movs	r3, #0
}
 8007afa:	4618      	mov	r0, r3
 8007afc:	3710      	adds	r7, #16
 8007afe:	46bd      	mov	sp, r7
 8007b00:	bd80      	pop	{r7, pc}
 8007b02:	bf00      	nop
 8007b04:	40020407 	.word	0x40020407
 8007b08:	bffdfff8 	.word	0xbffdfff8
 8007b0c:	cccccccd 	.word	0xcccccccd
 8007b10:	40020000 	.word	0x40020000
 8007b14:	bffdfbf8 	.word	0xbffdfbf8
 8007b18:	40020400 	.word	0x40020400

08007b1c <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8007b1c:	b580      	push	{r7, lr}
 8007b1e:	b086      	sub	sp, #24
 8007b20:	af00      	add	r7, sp, #0
 8007b22:	60f8      	str	r0, [r7, #12]
 8007b24:	60b9      	str	r1, [r7, #8]
 8007b26:	607a      	str	r2, [r7, #4]
 8007b28:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007b2a:	2300      	movs	r3, #0
 8007b2c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8007b34:	2b01      	cmp	r3, #1
 8007b36:	d101      	bne.n	8007b3c <HAL_DMA_Start_IT+0x20>
 8007b38:	2302      	movs	r3, #2
 8007b3a:	e066      	b.n	8007c0a <HAL_DMA_Start_IT+0xee>
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	2201      	movs	r2, #1
 8007b40:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8007b4a:	b2db      	uxtb	r3, r3
 8007b4c:	2b01      	cmp	r3, #1
 8007b4e:	d155      	bne.n	8007bfc <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	2202      	movs	r2, #2
 8007b54:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	2200      	movs	r2, #0
 8007b5c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	681a      	ldr	r2, [r3, #0]
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	f022 0201 	bic.w	r2, r2, #1
 8007b6c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8007b6e:	683b      	ldr	r3, [r7, #0]
 8007b70:	687a      	ldr	r2, [r7, #4]
 8007b72:	68b9      	ldr	r1, [r7, #8]
 8007b74:	68f8      	ldr	r0, [r7, #12]
 8007b76:	f000 f9c7 	bl	8007f08 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d008      	beq.n	8007b94 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	681a      	ldr	r2, [r3, #0]
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	f042 020e 	orr.w	r2, r2, #14
 8007b90:	601a      	str	r2, [r3, #0]
 8007b92:	e00f      	b.n	8007bb4 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	681a      	ldr	r2, [r3, #0]
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	f022 0204 	bic.w	r2, r2, #4
 8007ba2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	681a      	ldr	r2, [r3, #0]
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	f042 020a 	orr.w	r2, r2, #10
 8007bb2:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d007      	beq.n	8007bd2 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007bc6:	681a      	ldr	r2, [r3, #0]
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007bcc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007bd0:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d007      	beq.n	8007bea <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007bde:	681a      	ldr	r2, [r3, #0]
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007be4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007be8:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	681a      	ldr	r2, [r3, #0]
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	f042 0201 	orr.w	r2, r2, #1
 8007bf8:	601a      	str	r2, [r3, #0]
 8007bfa:	e005      	b.n	8007c08 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	2200      	movs	r2, #0
 8007c00:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8007c04:	2302      	movs	r3, #2
 8007c06:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8007c08:	7dfb      	ldrb	r3, [r7, #23]
}
 8007c0a:	4618      	mov	r0, r3
 8007c0c:	3718      	adds	r7, #24
 8007c0e:	46bd      	mov	sp, r7
 8007c10:	bd80      	pop	{r7, pc}

08007c12 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8007c12:	b480      	push	{r7}
 8007c14:	b085      	sub	sp, #20
 8007c16:	af00      	add	r7, sp, #0
 8007c18:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007c1a:	2300      	movs	r3, #0
 8007c1c:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8007c24:	b2db      	uxtb	r3, r3
 8007c26:	2b02      	cmp	r3, #2
 8007c28:	d005      	beq.n	8007c36 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	2204      	movs	r2, #4
 8007c2e:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8007c30:	2301      	movs	r3, #1
 8007c32:	73fb      	strb	r3, [r7, #15]
 8007c34:	e037      	b.n	8007ca6 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	681a      	ldr	r2, [r3, #0]
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	f022 020e 	bic.w	r2, r2, #14
 8007c44:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007c4a:	681a      	ldr	r2, [r3, #0]
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007c50:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007c54:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	681a      	ldr	r2, [r3, #0]
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	f022 0201 	bic.w	r2, r2, #1
 8007c64:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007c6a:	f003 021f 	and.w	r2, r3, #31
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c72:	2101      	movs	r1, #1
 8007c74:	fa01 f202 	lsl.w	r2, r1, r2
 8007c78:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007c7e:	687a      	ldr	r2, [r7, #4]
 8007c80:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8007c82:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	d00c      	beq.n	8007ca6 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007c90:	681a      	ldr	r2, [r3, #0]
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007c96:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007c9a:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007ca0:	687a      	ldr	r2, [r7, #4]
 8007ca2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8007ca4:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	2201      	movs	r2, #1
 8007caa:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	2200      	movs	r2, #0
 8007cb2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8007cb6:	7bfb      	ldrb	r3, [r7, #15]
}
 8007cb8:	4618      	mov	r0, r3
 8007cba:	3714      	adds	r7, #20
 8007cbc:	46bd      	mov	sp, r7
 8007cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cc2:	4770      	bx	lr

08007cc4 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8007cc4:	b580      	push	{r7, lr}
 8007cc6:	b084      	sub	sp, #16
 8007cc8:	af00      	add	r7, sp, #0
 8007cca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007ccc:	2300      	movs	r3, #0
 8007cce:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8007cd6:	b2db      	uxtb	r3, r3
 8007cd8:	2b02      	cmp	r3, #2
 8007cda:	d00d      	beq.n	8007cf8 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	2204      	movs	r2, #4
 8007ce0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	2201      	movs	r2, #1
 8007ce6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	2200      	movs	r2, #0
 8007cee:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8007cf2:	2301      	movs	r3, #1
 8007cf4:	73fb      	strb	r3, [r7, #15]
 8007cf6:	e047      	b.n	8007d88 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	681a      	ldr	r2, [r3, #0]
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	f022 020e 	bic.w	r2, r2, #14
 8007d06:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	681a      	ldr	r2, [r3, #0]
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	f022 0201 	bic.w	r2, r2, #1
 8007d16:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007d1c:	681a      	ldr	r2, [r3, #0]
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007d22:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007d26:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007d2c:	f003 021f 	and.w	r2, r3, #31
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d34:	2101      	movs	r1, #1
 8007d36:	fa01 f202 	lsl.w	r2, r1, r2
 8007d3a:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007d40:	687a      	ldr	r2, [r7, #4]
 8007d42:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8007d44:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d00c      	beq.n	8007d68 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007d52:	681a      	ldr	r2, [r3, #0]
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007d58:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007d5c:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007d62:	687a      	ldr	r2, [r7, #4]
 8007d64:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8007d66:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	2201      	movs	r2, #1
 8007d6c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	2200      	movs	r2, #0
 8007d74:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d003      	beq.n	8007d88 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d84:	6878      	ldr	r0, [r7, #4]
 8007d86:	4798      	blx	r3
    }
  }
  return status;
 8007d88:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d8a:	4618      	mov	r0, r3
 8007d8c:	3710      	adds	r7, #16
 8007d8e:	46bd      	mov	sp, r7
 8007d90:	bd80      	pop	{r7, pc}

08007d92 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8007d92:	b580      	push	{r7, lr}
 8007d94:	b084      	sub	sp, #16
 8007d96:	af00      	add	r7, sp, #0
 8007d98:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007dae:	f003 031f 	and.w	r3, r3, #31
 8007db2:	2204      	movs	r2, #4
 8007db4:	409a      	lsls	r2, r3
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	4013      	ands	r3, r2
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d026      	beq.n	8007e0c <HAL_DMA_IRQHandler+0x7a>
 8007dbe:	68bb      	ldr	r3, [r7, #8]
 8007dc0:	f003 0304 	and.w	r3, r3, #4
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d021      	beq.n	8007e0c <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	f003 0320 	and.w	r3, r3, #32
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	d107      	bne.n	8007de6 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	681a      	ldr	r2, [r3, #0]
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	f022 0204 	bic.w	r2, r2, #4
 8007de4:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007dea:	f003 021f 	and.w	r2, r3, #31
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007df2:	2104      	movs	r1, #4
 8007df4:	fa01 f202 	lsl.w	r2, r1, r2
 8007df8:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d071      	beq.n	8007ee6 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e06:	6878      	ldr	r0, [r7, #4]
 8007e08:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8007e0a:	e06c      	b.n	8007ee6 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007e10:	f003 031f 	and.w	r3, r3, #31
 8007e14:	2202      	movs	r2, #2
 8007e16:	409a      	lsls	r2, r3
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	4013      	ands	r3, r2
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	d02e      	beq.n	8007e7e <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8007e20:	68bb      	ldr	r3, [r7, #8]
 8007e22:	f003 0302 	and.w	r3, r3, #2
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	d029      	beq.n	8007e7e <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	f003 0320 	and.w	r3, r3, #32
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d10b      	bne.n	8007e50 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	681a      	ldr	r2, [r3, #0]
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	f022 020a 	bic.w	r2, r2, #10
 8007e46:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	2201      	movs	r2, #1
 8007e4c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007e54:	f003 021f 	and.w	r2, r3, #31
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e5c:	2102      	movs	r1, #2
 8007e5e:	fa01 f202 	lsl.w	r2, r1, r2
 8007e62:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	2200      	movs	r2, #0
 8007e68:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e70:	2b00      	cmp	r3, #0
 8007e72:	d038      	beq.n	8007ee6 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e78:	6878      	ldr	r0, [r7, #4]
 8007e7a:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8007e7c:	e033      	b.n	8007ee6 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007e82:	f003 031f 	and.w	r3, r3, #31
 8007e86:	2208      	movs	r2, #8
 8007e88:	409a      	lsls	r2, r3
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	4013      	ands	r3, r2
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	d02a      	beq.n	8007ee8 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8007e92:	68bb      	ldr	r3, [r7, #8]
 8007e94:	f003 0308 	and.w	r3, r3, #8
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	d025      	beq.n	8007ee8 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	681a      	ldr	r2, [r3, #0]
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	f022 020e 	bic.w	r2, r2, #14
 8007eaa:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007eb0:	f003 021f 	and.w	r2, r3, #31
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007eb8:	2101      	movs	r1, #1
 8007eba:	fa01 f202 	lsl.w	r2, r1, r2
 8007ebe:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	2201      	movs	r2, #1
 8007ec4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	2201      	movs	r2, #1
 8007eca:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	2200      	movs	r2, #0
 8007ed2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d004      	beq.n	8007ee8 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007ee2:	6878      	ldr	r0, [r7, #4]
 8007ee4:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8007ee6:	bf00      	nop
 8007ee8:	bf00      	nop
}
 8007eea:	3710      	adds	r7, #16
 8007eec:	46bd      	mov	sp, r7
 8007eee:	bd80      	pop	{r7, pc}

08007ef0 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8007ef0:	b480      	push	{r7}
 8007ef2:	b083      	sub	sp, #12
 8007ef4:	af00      	add	r7, sp, #0
 8007ef6:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
}
 8007efc:	4618      	mov	r0, r3
 8007efe:	370c      	adds	r7, #12
 8007f00:	46bd      	mov	sp, r7
 8007f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f06:	4770      	bx	lr

08007f08 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007f08:	b480      	push	{r7}
 8007f0a:	b085      	sub	sp, #20
 8007f0c:	af00      	add	r7, sp, #0
 8007f0e:	60f8      	str	r0, [r7, #12]
 8007f10:	60b9      	str	r1, [r7, #8]
 8007f12:	607a      	str	r2, [r7, #4]
 8007f14:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007f1a:	68fa      	ldr	r2, [r7, #12]
 8007f1c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8007f1e:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	d004      	beq.n	8007f32 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007f2c:	68fa      	ldr	r2, [r7, #12]
 8007f2e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8007f30:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007f36:	f003 021f 	and.w	r2, r3, #31
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f3e:	2101      	movs	r1, #1
 8007f40:	fa01 f202 	lsl.w	r2, r1, r2
 8007f44:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	683a      	ldr	r2, [r7, #0]
 8007f4c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	689b      	ldr	r3, [r3, #8]
 8007f52:	2b10      	cmp	r3, #16
 8007f54:	d108      	bne.n	8007f68 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	687a      	ldr	r2, [r7, #4]
 8007f5c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	68ba      	ldr	r2, [r7, #8]
 8007f64:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8007f66:	e007      	b.n	8007f78 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	68ba      	ldr	r2, [r7, #8]
 8007f6e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	687a      	ldr	r2, [r7, #4]
 8007f76:	60da      	str	r2, [r3, #12]
}
 8007f78:	bf00      	nop
 8007f7a:	3714      	adds	r7, #20
 8007f7c:	46bd      	mov	sp, r7
 8007f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f82:	4770      	bx	lr

08007f84 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007f84:	b480      	push	{r7}
 8007f86:	b087      	sub	sp, #28
 8007f88:	af00      	add	r7, sp, #0
 8007f8a:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	461a      	mov	r2, r3
 8007f92:	4b16      	ldr	r3, [pc, #88]	@ (8007fec <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8007f94:	429a      	cmp	r2, r3
 8007f96:	d802      	bhi.n	8007f9e <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8007f98:	4b15      	ldr	r3, [pc, #84]	@ (8007ff0 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8007f9a:	617b      	str	r3, [r7, #20]
 8007f9c:	e001      	b.n	8007fa2 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8007f9e:	4b15      	ldr	r3, [pc, #84]	@ (8007ff4 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8007fa0:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8007fa2:	697b      	ldr	r3, [r7, #20]
 8007fa4:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	b2db      	uxtb	r3, r3
 8007fac:	3b08      	subs	r3, #8
 8007fae:	4a12      	ldr	r2, [pc, #72]	@ (8007ff8 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8007fb0:	fba2 2303 	umull	r2, r3, r2, r3
 8007fb4:	091b      	lsrs	r3, r3, #4
 8007fb6:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007fbc:	089b      	lsrs	r3, r3, #2
 8007fbe:	009a      	lsls	r2, r3, #2
 8007fc0:	693b      	ldr	r3, [r7, #16]
 8007fc2:	4413      	add	r3, r2
 8007fc4:	461a      	mov	r2, r3
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	4a0b      	ldr	r2, [pc, #44]	@ (8007ffc <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8007fce:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	f003 031f 	and.w	r3, r3, #31
 8007fd6:	2201      	movs	r2, #1
 8007fd8:	409a      	lsls	r2, r3
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8007fde:	bf00      	nop
 8007fe0:	371c      	adds	r7, #28
 8007fe2:	46bd      	mov	sp, r7
 8007fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fe8:	4770      	bx	lr
 8007fea:	bf00      	nop
 8007fec:	40020407 	.word	0x40020407
 8007ff0:	40020800 	.word	0x40020800
 8007ff4:	40020820 	.word	0x40020820
 8007ff8:	cccccccd 	.word	0xcccccccd
 8007ffc:	40020880 	.word	0x40020880

08008000 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8008000:	b480      	push	{r7}
 8008002:	b085      	sub	sp, #20
 8008004:	af00      	add	r7, sp, #0
 8008006:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	685b      	ldr	r3, [r3, #4]
 800800c:	b2db      	uxtb	r3, r3
 800800e:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8008010:	68fa      	ldr	r2, [r7, #12]
 8008012:	4b0b      	ldr	r3, [pc, #44]	@ (8008040 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8008014:	4413      	add	r3, r2
 8008016:	009b      	lsls	r3, r3, #2
 8008018:	461a      	mov	r2, r3
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	4a08      	ldr	r2, [pc, #32]	@ (8008044 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8008022:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	3b01      	subs	r3, #1
 8008028:	f003 031f 	and.w	r3, r3, #31
 800802c:	2201      	movs	r2, #1
 800802e:	409a      	lsls	r2, r3
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8008034:	bf00      	nop
 8008036:	3714      	adds	r7, #20
 8008038:	46bd      	mov	sp, r7
 800803a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800803e:	4770      	bx	lr
 8008040:	1000823f 	.word	0x1000823f
 8008044:	40020940 	.word	0x40020940

08008048 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008048:	b480      	push	{r7}
 800804a:	b087      	sub	sp, #28
 800804c:	af00      	add	r7, sp, #0
 800804e:	6078      	str	r0, [r7, #4]
 8008050:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8008052:	2300      	movs	r3, #0
 8008054:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8008056:	e15a      	b.n	800830e <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8008058:	683b      	ldr	r3, [r7, #0]
 800805a:	681a      	ldr	r2, [r3, #0]
 800805c:	2101      	movs	r1, #1
 800805e:	697b      	ldr	r3, [r7, #20]
 8008060:	fa01 f303 	lsl.w	r3, r1, r3
 8008064:	4013      	ands	r3, r2
 8008066:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	2b00      	cmp	r3, #0
 800806c:	f000 814c 	beq.w	8008308 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8008070:	683b      	ldr	r3, [r7, #0]
 8008072:	685b      	ldr	r3, [r3, #4]
 8008074:	f003 0303 	and.w	r3, r3, #3
 8008078:	2b01      	cmp	r3, #1
 800807a:	d005      	beq.n	8008088 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800807c:	683b      	ldr	r3, [r7, #0]
 800807e:	685b      	ldr	r3, [r3, #4]
 8008080:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8008084:	2b02      	cmp	r3, #2
 8008086:	d130      	bne.n	80080ea <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	689b      	ldr	r3, [r3, #8]
 800808c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800808e:	697b      	ldr	r3, [r7, #20]
 8008090:	005b      	lsls	r3, r3, #1
 8008092:	2203      	movs	r2, #3
 8008094:	fa02 f303 	lsl.w	r3, r2, r3
 8008098:	43db      	mvns	r3, r3
 800809a:	693a      	ldr	r2, [r7, #16]
 800809c:	4013      	ands	r3, r2
 800809e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80080a0:	683b      	ldr	r3, [r7, #0]
 80080a2:	68da      	ldr	r2, [r3, #12]
 80080a4:	697b      	ldr	r3, [r7, #20]
 80080a6:	005b      	lsls	r3, r3, #1
 80080a8:	fa02 f303 	lsl.w	r3, r2, r3
 80080ac:	693a      	ldr	r2, [r7, #16]
 80080ae:	4313      	orrs	r3, r2
 80080b0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	693a      	ldr	r2, [r7, #16]
 80080b6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	685b      	ldr	r3, [r3, #4]
 80080bc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80080be:	2201      	movs	r2, #1
 80080c0:	697b      	ldr	r3, [r7, #20]
 80080c2:	fa02 f303 	lsl.w	r3, r2, r3
 80080c6:	43db      	mvns	r3, r3
 80080c8:	693a      	ldr	r2, [r7, #16]
 80080ca:	4013      	ands	r3, r2
 80080cc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80080ce:	683b      	ldr	r3, [r7, #0]
 80080d0:	685b      	ldr	r3, [r3, #4]
 80080d2:	091b      	lsrs	r3, r3, #4
 80080d4:	f003 0201 	and.w	r2, r3, #1
 80080d8:	697b      	ldr	r3, [r7, #20]
 80080da:	fa02 f303 	lsl.w	r3, r2, r3
 80080de:	693a      	ldr	r2, [r7, #16]
 80080e0:	4313      	orrs	r3, r2
 80080e2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	693a      	ldr	r2, [r7, #16]
 80080e8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80080ea:	683b      	ldr	r3, [r7, #0]
 80080ec:	685b      	ldr	r3, [r3, #4]
 80080ee:	f003 0303 	and.w	r3, r3, #3
 80080f2:	2b03      	cmp	r3, #3
 80080f4:	d017      	beq.n	8008126 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	68db      	ldr	r3, [r3, #12]
 80080fa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80080fc:	697b      	ldr	r3, [r7, #20]
 80080fe:	005b      	lsls	r3, r3, #1
 8008100:	2203      	movs	r2, #3
 8008102:	fa02 f303 	lsl.w	r3, r2, r3
 8008106:	43db      	mvns	r3, r3
 8008108:	693a      	ldr	r2, [r7, #16]
 800810a:	4013      	ands	r3, r2
 800810c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800810e:	683b      	ldr	r3, [r7, #0]
 8008110:	689a      	ldr	r2, [r3, #8]
 8008112:	697b      	ldr	r3, [r7, #20]
 8008114:	005b      	lsls	r3, r3, #1
 8008116:	fa02 f303 	lsl.w	r3, r2, r3
 800811a:	693a      	ldr	r2, [r7, #16]
 800811c:	4313      	orrs	r3, r2
 800811e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	693a      	ldr	r2, [r7, #16]
 8008124:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008126:	683b      	ldr	r3, [r7, #0]
 8008128:	685b      	ldr	r3, [r3, #4]
 800812a:	f003 0303 	and.w	r3, r3, #3
 800812e:	2b02      	cmp	r3, #2
 8008130:	d123      	bne.n	800817a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8008132:	697b      	ldr	r3, [r7, #20]
 8008134:	08da      	lsrs	r2, r3, #3
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	3208      	adds	r2, #8
 800813a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800813e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8008140:	697b      	ldr	r3, [r7, #20]
 8008142:	f003 0307 	and.w	r3, r3, #7
 8008146:	009b      	lsls	r3, r3, #2
 8008148:	220f      	movs	r2, #15
 800814a:	fa02 f303 	lsl.w	r3, r2, r3
 800814e:	43db      	mvns	r3, r3
 8008150:	693a      	ldr	r2, [r7, #16]
 8008152:	4013      	ands	r3, r2
 8008154:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8008156:	683b      	ldr	r3, [r7, #0]
 8008158:	691a      	ldr	r2, [r3, #16]
 800815a:	697b      	ldr	r3, [r7, #20]
 800815c:	f003 0307 	and.w	r3, r3, #7
 8008160:	009b      	lsls	r3, r3, #2
 8008162:	fa02 f303 	lsl.w	r3, r2, r3
 8008166:	693a      	ldr	r2, [r7, #16]
 8008168:	4313      	orrs	r3, r2
 800816a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800816c:	697b      	ldr	r3, [r7, #20]
 800816e:	08da      	lsrs	r2, r3, #3
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	3208      	adds	r2, #8
 8008174:	6939      	ldr	r1, [r7, #16]
 8008176:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8008180:	697b      	ldr	r3, [r7, #20]
 8008182:	005b      	lsls	r3, r3, #1
 8008184:	2203      	movs	r2, #3
 8008186:	fa02 f303 	lsl.w	r3, r2, r3
 800818a:	43db      	mvns	r3, r3
 800818c:	693a      	ldr	r2, [r7, #16]
 800818e:	4013      	ands	r3, r2
 8008190:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8008192:	683b      	ldr	r3, [r7, #0]
 8008194:	685b      	ldr	r3, [r3, #4]
 8008196:	f003 0203 	and.w	r2, r3, #3
 800819a:	697b      	ldr	r3, [r7, #20]
 800819c:	005b      	lsls	r3, r3, #1
 800819e:	fa02 f303 	lsl.w	r3, r2, r3
 80081a2:	693a      	ldr	r2, [r7, #16]
 80081a4:	4313      	orrs	r3, r2
 80081a6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	693a      	ldr	r2, [r7, #16]
 80081ac:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80081ae:	683b      	ldr	r3, [r7, #0]
 80081b0:	685b      	ldr	r3, [r3, #4]
 80081b2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	f000 80a6 	beq.w	8008308 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80081bc:	4b5b      	ldr	r3, [pc, #364]	@ (800832c <HAL_GPIO_Init+0x2e4>)
 80081be:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80081c0:	4a5a      	ldr	r2, [pc, #360]	@ (800832c <HAL_GPIO_Init+0x2e4>)
 80081c2:	f043 0301 	orr.w	r3, r3, #1
 80081c6:	6613      	str	r3, [r2, #96]	@ 0x60
 80081c8:	4b58      	ldr	r3, [pc, #352]	@ (800832c <HAL_GPIO_Init+0x2e4>)
 80081ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80081cc:	f003 0301 	and.w	r3, r3, #1
 80081d0:	60bb      	str	r3, [r7, #8]
 80081d2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80081d4:	4a56      	ldr	r2, [pc, #344]	@ (8008330 <HAL_GPIO_Init+0x2e8>)
 80081d6:	697b      	ldr	r3, [r7, #20]
 80081d8:	089b      	lsrs	r3, r3, #2
 80081da:	3302      	adds	r3, #2
 80081dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80081e0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80081e2:	697b      	ldr	r3, [r7, #20]
 80081e4:	f003 0303 	and.w	r3, r3, #3
 80081e8:	009b      	lsls	r3, r3, #2
 80081ea:	220f      	movs	r2, #15
 80081ec:	fa02 f303 	lsl.w	r3, r2, r3
 80081f0:	43db      	mvns	r3, r3
 80081f2:	693a      	ldr	r2, [r7, #16]
 80081f4:	4013      	ands	r3, r2
 80081f6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80081fe:	d01f      	beq.n	8008240 <HAL_GPIO_Init+0x1f8>
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	4a4c      	ldr	r2, [pc, #304]	@ (8008334 <HAL_GPIO_Init+0x2ec>)
 8008204:	4293      	cmp	r3, r2
 8008206:	d019      	beq.n	800823c <HAL_GPIO_Init+0x1f4>
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	4a4b      	ldr	r2, [pc, #300]	@ (8008338 <HAL_GPIO_Init+0x2f0>)
 800820c:	4293      	cmp	r3, r2
 800820e:	d013      	beq.n	8008238 <HAL_GPIO_Init+0x1f0>
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	4a4a      	ldr	r2, [pc, #296]	@ (800833c <HAL_GPIO_Init+0x2f4>)
 8008214:	4293      	cmp	r3, r2
 8008216:	d00d      	beq.n	8008234 <HAL_GPIO_Init+0x1ec>
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	4a49      	ldr	r2, [pc, #292]	@ (8008340 <HAL_GPIO_Init+0x2f8>)
 800821c:	4293      	cmp	r3, r2
 800821e:	d007      	beq.n	8008230 <HAL_GPIO_Init+0x1e8>
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	4a48      	ldr	r2, [pc, #288]	@ (8008344 <HAL_GPIO_Init+0x2fc>)
 8008224:	4293      	cmp	r3, r2
 8008226:	d101      	bne.n	800822c <HAL_GPIO_Init+0x1e4>
 8008228:	2305      	movs	r3, #5
 800822a:	e00a      	b.n	8008242 <HAL_GPIO_Init+0x1fa>
 800822c:	2306      	movs	r3, #6
 800822e:	e008      	b.n	8008242 <HAL_GPIO_Init+0x1fa>
 8008230:	2304      	movs	r3, #4
 8008232:	e006      	b.n	8008242 <HAL_GPIO_Init+0x1fa>
 8008234:	2303      	movs	r3, #3
 8008236:	e004      	b.n	8008242 <HAL_GPIO_Init+0x1fa>
 8008238:	2302      	movs	r3, #2
 800823a:	e002      	b.n	8008242 <HAL_GPIO_Init+0x1fa>
 800823c:	2301      	movs	r3, #1
 800823e:	e000      	b.n	8008242 <HAL_GPIO_Init+0x1fa>
 8008240:	2300      	movs	r3, #0
 8008242:	697a      	ldr	r2, [r7, #20]
 8008244:	f002 0203 	and.w	r2, r2, #3
 8008248:	0092      	lsls	r2, r2, #2
 800824a:	4093      	lsls	r3, r2
 800824c:	693a      	ldr	r2, [r7, #16]
 800824e:	4313      	orrs	r3, r2
 8008250:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8008252:	4937      	ldr	r1, [pc, #220]	@ (8008330 <HAL_GPIO_Init+0x2e8>)
 8008254:	697b      	ldr	r3, [r7, #20]
 8008256:	089b      	lsrs	r3, r3, #2
 8008258:	3302      	adds	r3, #2
 800825a:	693a      	ldr	r2, [r7, #16]
 800825c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8008260:	4b39      	ldr	r3, [pc, #228]	@ (8008348 <HAL_GPIO_Init+0x300>)
 8008262:	689b      	ldr	r3, [r3, #8]
 8008264:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	43db      	mvns	r3, r3
 800826a:	693a      	ldr	r2, [r7, #16]
 800826c:	4013      	ands	r3, r2
 800826e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8008270:	683b      	ldr	r3, [r7, #0]
 8008272:	685b      	ldr	r3, [r3, #4]
 8008274:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008278:	2b00      	cmp	r3, #0
 800827a:	d003      	beq.n	8008284 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800827c:	693a      	ldr	r2, [r7, #16]
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	4313      	orrs	r3, r2
 8008282:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8008284:	4a30      	ldr	r2, [pc, #192]	@ (8008348 <HAL_GPIO_Init+0x300>)
 8008286:	693b      	ldr	r3, [r7, #16]
 8008288:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800828a:	4b2f      	ldr	r3, [pc, #188]	@ (8008348 <HAL_GPIO_Init+0x300>)
 800828c:	68db      	ldr	r3, [r3, #12]
 800828e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008290:	68fb      	ldr	r3, [r7, #12]
 8008292:	43db      	mvns	r3, r3
 8008294:	693a      	ldr	r2, [r7, #16]
 8008296:	4013      	ands	r3, r2
 8008298:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800829a:	683b      	ldr	r3, [r7, #0]
 800829c:	685b      	ldr	r3, [r3, #4]
 800829e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	d003      	beq.n	80082ae <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80082a6:	693a      	ldr	r2, [r7, #16]
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	4313      	orrs	r3, r2
 80082ac:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80082ae:	4a26      	ldr	r2, [pc, #152]	@ (8008348 <HAL_GPIO_Init+0x300>)
 80082b0:	693b      	ldr	r3, [r7, #16]
 80082b2:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80082b4:	4b24      	ldr	r3, [pc, #144]	@ (8008348 <HAL_GPIO_Init+0x300>)
 80082b6:	685b      	ldr	r3, [r3, #4]
 80082b8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	43db      	mvns	r3, r3
 80082be:	693a      	ldr	r2, [r7, #16]
 80082c0:	4013      	ands	r3, r2
 80082c2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80082c4:	683b      	ldr	r3, [r7, #0]
 80082c6:	685b      	ldr	r3, [r3, #4]
 80082c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	d003      	beq.n	80082d8 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80082d0:	693a      	ldr	r2, [r7, #16]
 80082d2:	68fb      	ldr	r3, [r7, #12]
 80082d4:	4313      	orrs	r3, r2
 80082d6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80082d8:	4a1b      	ldr	r2, [pc, #108]	@ (8008348 <HAL_GPIO_Init+0x300>)
 80082da:	693b      	ldr	r3, [r7, #16]
 80082dc:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80082de:	4b1a      	ldr	r3, [pc, #104]	@ (8008348 <HAL_GPIO_Init+0x300>)
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80082e4:	68fb      	ldr	r3, [r7, #12]
 80082e6:	43db      	mvns	r3, r3
 80082e8:	693a      	ldr	r2, [r7, #16]
 80082ea:	4013      	ands	r3, r2
 80082ec:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80082ee:	683b      	ldr	r3, [r7, #0]
 80082f0:	685b      	ldr	r3, [r3, #4]
 80082f2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	d003      	beq.n	8008302 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80082fa:	693a      	ldr	r2, [r7, #16]
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	4313      	orrs	r3, r2
 8008300:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8008302:	4a11      	ldr	r2, [pc, #68]	@ (8008348 <HAL_GPIO_Init+0x300>)
 8008304:	693b      	ldr	r3, [r7, #16]
 8008306:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8008308:	697b      	ldr	r3, [r7, #20]
 800830a:	3301      	adds	r3, #1
 800830c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800830e:	683b      	ldr	r3, [r7, #0]
 8008310:	681a      	ldr	r2, [r3, #0]
 8008312:	697b      	ldr	r3, [r7, #20]
 8008314:	fa22 f303 	lsr.w	r3, r2, r3
 8008318:	2b00      	cmp	r3, #0
 800831a:	f47f ae9d 	bne.w	8008058 <HAL_GPIO_Init+0x10>
  }
}
 800831e:	bf00      	nop
 8008320:	bf00      	nop
 8008322:	371c      	adds	r7, #28
 8008324:	46bd      	mov	sp, r7
 8008326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800832a:	4770      	bx	lr
 800832c:	40021000 	.word	0x40021000
 8008330:	40010000 	.word	0x40010000
 8008334:	48000400 	.word	0x48000400
 8008338:	48000800 	.word	0x48000800
 800833c:	48000c00 	.word	0x48000c00
 8008340:	48001000 	.word	0x48001000
 8008344:	48001400 	.word	0x48001400
 8008348:	40010400 	.word	0x40010400

0800834c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800834c:	b480      	push	{r7}
 800834e:	b083      	sub	sp, #12
 8008350:	af00      	add	r7, sp, #0
 8008352:	6078      	str	r0, [r7, #4]
 8008354:	460b      	mov	r3, r1
 8008356:	807b      	strh	r3, [r7, #2]
 8008358:	4613      	mov	r3, r2
 800835a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800835c:	787b      	ldrb	r3, [r7, #1]
 800835e:	2b00      	cmp	r3, #0
 8008360:	d003      	beq.n	800836a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8008362:	887a      	ldrh	r2, [r7, #2]
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8008368:	e002      	b.n	8008370 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800836a:	887a      	ldrh	r2, [r7, #2]
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8008370:	bf00      	nop
 8008372:	370c      	adds	r7, #12
 8008374:	46bd      	mov	sp, r7
 8008376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800837a:	4770      	bx	lr

0800837c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800837c:	b580      	push	{r7, lr}
 800837e:	b082      	sub	sp, #8
 8008380:	af00      	add	r7, sp, #0
 8008382:	4603      	mov	r3, r0
 8008384:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8008386:	4b08      	ldr	r3, [pc, #32]	@ (80083a8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8008388:	695a      	ldr	r2, [r3, #20]
 800838a:	88fb      	ldrh	r3, [r7, #6]
 800838c:	4013      	ands	r3, r2
 800838e:	2b00      	cmp	r3, #0
 8008390:	d006      	beq.n	80083a0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8008392:	4a05      	ldr	r2, [pc, #20]	@ (80083a8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8008394:	88fb      	ldrh	r3, [r7, #6]
 8008396:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8008398:	88fb      	ldrh	r3, [r7, #6]
 800839a:	4618      	mov	r0, r3
 800839c:	f7fc fc28 	bl	8004bf0 <HAL_GPIO_EXTI_Callback>
  }
}
 80083a0:	bf00      	nop
 80083a2:	3708      	adds	r7, #8
 80083a4:	46bd      	mov	sp, r7
 80083a6:	bd80      	pop	{r7, pc}
 80083a8:	40010400 	.word	0x40010400

080083ac <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80083ac:	b480      	push	{r7}
 80083ae:	b085      	sub	sp, #20
 80083b0:	af00      	add	r7, sp, #0
 80083b2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d141      	bne.n	800843e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80083ba:	4b4b      	ldr	r3, [pc, #300]	@ (80084e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80083c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80083c6:	d131      	bne.n	800842c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80083c8:	4b47      	ldr	r3, [pc, #284]	@ (80084e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80083ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80083ce:	4a46      	ldr	r2, [pc, #280]	@ (80084e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80083d0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80083d4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80083d8:	4b43      	ldr	r3, [pc, #268]	@ (80084e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80083e0:	4a41      	ldr	r2, [pc, #260]	@ (80084e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80083e2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80083e6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80083e8:	4b40      	ldr	r3, [pc, #256]	@ (80084ec <HAL_PWREx_ControlVoltageScaling+0x140>)
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	2232      	movs	r2, #50	@ 0x32
 80083ee:	fb02 f303 	mul.w	r3, r2, r3
 80083f2:	4a3f      	ldr	r2, [pc, #252]	@ (80084f0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80083f4:	fba2 2303 	umull	r2, r3, r2, r3
 80083f8:	0c9b      	lsrs	r3, r3, #18
 80083fa:	3301      	adds	r3, #1
 80083fc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80083fe:	e002      	b.n	8008406 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	3b01      	subs	r3, #1
 8008404:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008406:	4b38      	ldr	r3, [pc, #224]	@ (80084e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008408:	695b      	ldr	r3, [r3, #20]
 800840a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800840e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008412:	d102      	bne.n	800841a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	2b00      	cmp	r3, #0
 8008418:	d1f2      	bne.n	8008400 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800841a:	4b33      	ldr	r3, [pc, #204]	@ (80084e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800841c:	695b      	ldr	r3, [r3, #20]
 800841e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008422:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008426:	d158      	bne.n	80084da <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8008428:	2303      	movs	r3, #3
 800842a:	e057      	b.n	80084dc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800842c:	4b2e      	ldr	r3, [pc, #184]	@ (80084e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800842e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008432:	4a2d      	ldr	r2, [pc, #180]	@ (80084e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008434:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008438:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800843c:	e04d      	b.n	80084da <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008444:	d141      	bne.n	80084ca <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8008446:	4b28      	ldr	r3, [pc, #160]	@ (80084e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800844e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008452:	d131      	bne.n	80084b8 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008454:	4b24      	ldr	r3, [pc, #144]	@ (80084e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008456:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800845a:	4a23      	ldr	r2, [pc, #140]	@ (80084e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800845c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008460:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8008464:	4b20      	ldr	r3, [pc, #128]	@ (80084e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800846c:	4a1e      	ldr	r2, [pc, #120]	@ (80084e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800846e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8008472:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8008474:	4b1d      	ldr	r3, [pc, #116]	@ (80084ec <HAL_PWREx_ControlVoltageScaling+0x140>)
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	2232      	movs	r2, #50	@ 0x32
 800847a:	fb02 f303 	mul.w	r3, r2, r3
 800847e:	4a1c      	ldr	r2, [pc, #112]	@ (80084f0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8008480:	fba2 2303 	umull	r2, r3, r2, r3
 8008484:	0c9b      	lsrs	r3, r3, #18
 8008486:	3301      	adds	r3, #1
 8008488:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800848a:	e002      	b.n	8008492 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800848c:	68fb      	ldr	r3, [r7, #12]
 800848e:	3b01      	subs	r3, #1
 8008490:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008492:	4b15      	ldr	r3, [pc, #84]	@ (80084e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008494:	695b      	ldr	r3, [r3, #20]
 8008496:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800849a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800849e:	d102      	bne.n	80084a6 <HAL_PWREx_ControlVoltageScaling+0xfa>
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	d1f2      	bne.n	800848c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80084a6:	4b10      	ldr	r3, [pc, #64]	@ (80084e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80084a8:	695b      	ldr	r3, [r3, #20]
 80084aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80084ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80084b2:	d112      	bne.n	80084da <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80084b4:	2303      	movs	r3, #3
 80084b6:	e011      	b.n	80084dc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80084b8:	4b0b      	ldr	r3, [pc, #44]	@ (80084e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80084ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80084be:	4a0a      	ldr	r2, [pc, #40]	@ (80084e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80084c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80084c4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80084c8:	e007      	b.n	80084da <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80084ca:	4b07      	ldr	r3, [pc, #28]	@ (80084e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80084d2:	4a05      	ldr	r2, [pc, #20]	@ (80084e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80084d4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80084d8:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80084da:	2300      	movs	r3, #0
}
 80084dc:	4618      	mov	r0, r3
 80084de:	3714      	adds	r7, #20
 80084e0:	46bd      	mov	sp, r7
 80084e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084e6:	4770      	bx	lr
 80084e8:	40007000 	.word	0x40007000
 80084ec:	20000264 	.word	0x20000264
 80084f0:	431bde83 	.word	0x431bde83

080084f4 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80084f4:	b480      	push	{r7}
 80084f6:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80084f8:	4b05      	ldr	r3, [pc, #20]	@ (8008510 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80084fa:	689b      	ldr	r3, [r3, #8]
 80084fc:	4a04      	ldr	r2, [pc, #16]	@ (8008510 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80084fe:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8008502:	6093      	str	r3, [r2, #8]
}
 8008504:	bf00      	nop
 8008506:	46bd      	mov	sp, r7
 8008508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800850c:	4770      	bx	lr
 800850e:	bf00      	nop
 8008510:	40007000 	.word	0x40007000

08008514 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008514:	b580      	push	{r7, lr}
 8008516:	b088      	sub	sp, #32
 8008518:	af00      	add	r7, sp, #0
 800851a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	2b00      	cmp	r3, #0
 8008520:	d101      	bne.n	8008526 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8008522:	2301      	movs	r3, #1
 8008524:	e2fe      	b.n	8008b24 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	f003 0301 	and.w	r3, r3, #1
 800852e:	2b00      	cmp	r3, #0
 8008530:	d075      	beq.n	800861e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008532:	4b97      	ldr	r3, [pc, #604]	@ (8008790 <HAL_RCC_OscConfig+0x27c>)
 8008534:	689b      	ldr	r3, [r3, #8]
 8008536:	f003 030c 	and.w	r3, r3, #12
 800853a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800853c:	4b94      	ldr	r3, [pc, #592]	@ (8008790 <HAL_RCC_OscConfig+0x27c>)
 800853e:	68db      	ldr	r3, [r3, #12]
 8008540:	f003 0303 	and.w	r3, r3, #3
 8008544:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8008546:	69bb      	ldr	r3, [r7, #24]
 8008548:	2b0c      	cmp	r3, #12
 800854a:	d102      	bne.n	8008552 <HAL_RCC_OscConfig+0x3e>
 800854c:	697b      	ldr	r3, [r7, #20]
 800854e:	2b03      	cmp	r3, #3
 8008550:	d002      	beq.n	8008558 <HAL_RCC_OscConfig+0x44>
 8008552:	69bb      	ldr	r3, [r7, #24]
 8008554:	2b08      	cmp	r3, #8
 8008556:	d10b      	bne.n	8008570 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008558:	4b8d      	ldr	r3, [pc, #564]	@ (8008790 <HAL_RCC_OscConfig+0x27c>)
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008560:	2b00      	cmp	r3, #0
 8008562:	d05b      	beq.n	800861c <HAL_RCC_OscConfig+0x108>
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	685b      	ldr	r3, [r3, #4]
 8008568:	2b00      	cmp	r3, #0
 800856a:	d157      	bne.n	800861c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800856c:	2301      	movs	r3, #1
 800856e:	e2d9      	b.n	8008b24 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	685b      	ldr	r3, [r3, #4]
 8008574:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008578:	d106      	bne.n	8008588 <HAL_RCC_OscConfig+0x74>
 800857a:	4b85      	ldr	r3, [pc, #532]	@ (8008790 <HAL_RCC_OscConfig+0x27c>)
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	4a84      	ldr	r2, [pc, #528]	@ (8008790 <HAL_RCC_OscConfig+0x27c>)
 8008580:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008584:	6013      	str	r3, [r2, #0]
 8008586:	e01d      	b.n	80085c4 <HAL_RCC_OscConfig+0xb0>
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	685b      	ldr	r3, [r3, #4]
 800858c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008590:	d10c      	bne.n	80085ac <HAL_RCC_OscConfig+0x98>
 8008592:	4b7f      	ldr	r3, [pc, #508]	@ (8008790 <HAL_RCC_OscConfig+0x27c>)
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	4a7e      	ldr	r2, [pc, #504]	@ (8008790 <HAL_RCC_OscConfig+0x27c>)
 8008598:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800859c:	6013      	str	r3, [r2, #0]
 800859e:	4b7c      	ldr	r3, [pc, #496]	@ (8008790 <HAL_RCC_OscConfig+0x27c>)
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	4a7b      	ldr	r2, [pc, #492]	@ (8008790 <HAL_RCC_OscConfig+0x27c>)
 80085a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80085a8:	6013      	str	r3, [r2, #0]
 80085aa:	e00b      	b.n	80085c4 <HAL_RCC_OscConfig+0xb0>
 80085ac:	4b78      	ldr	r3, [pc, #480]	@ (8008790 <HAL_RCC_OscConfig+0x27c>)
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	4a77      	ldr	r2, [pc, #476]	@ (8008790 <HAL_RCC_OscConfig+0x27c>)
 80085b2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80085b6:	6013      	str	r3, [r2, #0]
 80085b8:	4b75      	ldr	r3, [pc, #468]	@ (8008790 <HAL_RCC_OscConfig+0x27c>)
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	4a74      	ldr	r2, [pc, #464]	@ (8008790 <HAL_RCC_OscConfig+0x27c>)
 80085be:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80085c2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	685b      	ldr	r3, [r3, #4]
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	d013      	beq.n	80085f4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80085cc:	f7fd fe24 	bl	8006218 <HAL_GetTick>
 80085d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80085d2:	e008      	b.n	80085e6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80085d4:	f7fd fe20 	bl	8006218 <HAL_GetTick>
 80085d8:	4602      	mov	r2, r0
 80085da:	693b      	ldr	r3, [r7, #16]
 80085dc:	1ad3      	subs	r3, r2, r3
 80085de:	2b64      	cmp	r3, #100	@ 0x64
 80085e0:	d901      	bls.n	80085e6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80085e2:	2303      	movs	r3, #3
 80085e4:	e29e      	b.n	8008b24 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80085e6:	4b6a      	ldr	r3, [pc, #424]	@ (8008790 <HAL_RCC_OscConfig+0x27c>)
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d0f0      	beq.n	80085d4 <HAL_RCC_OscConfig+0xc0>
 80085f2:	e014      	b.n	800861e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80085f4:	f7fd fe10 	bl	8006218 <HAL_GetTick>
 80085f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80085fa:	e008      	b.n	800860e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80085fc:	f7fd fe0c 	bl	8006218 <HAL_GetTick>
 8008600:	4602      	mov	r2, r0
 8008602:	693b      	ldr	r3, [r7, #16]
 8008604:	1ad3      	subs	r3, r2, r3
 8008606:	2b64      	cmp	r3, #100	@ 0x64
 8008608:	d901      	bls.n	800860e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800860a:	2303      	movs	r3, #3
 800860c:	e28a      	b.n	8008b24 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800860e:	4b60      	ldr	r3, [pc, #384]	@ (8008790 <HAL_RCC_OscConfig+0x27c>)
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008616:	2b00      	cmp	r3, #0
 8008618:	d1f0      	bne.n	80085fc <HAL_RCC_OscConfig+0xe8>
 800861a:	e000      	b.n	800861e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800861c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	f003 0302 	and.w	r3, r3, #2
 8008626:	2b00      	cmp	r3, #0
 8008628:	d075      	beq.n	8008716 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800862a:	4b59      	ldr	r3, [pc, #356]	@ (8008790 <HAL_RCC_OscConfig+0x27c>)
 800862c:	689b      	ldr	r3, [r3, #8]
 800862e:	f003 030c 	and.w	r3, r3, #12
 8008632:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008634:	4b56      	ldr	r3, [pc, #344]	@ (8008790 <HAL_RCC_OscConfig+0x27c>)
 8008636:	68db      	ldr	r3, [r3, #12]
 8008638:	f003 0303 	and.w	r3, r3, #3
 800863c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800863e:	69bb      	ldr	r3, [r7, #24]
 8008640:	2b0c      	cmp	r3, #12
 8008642:	d102      	bne.n	800864a <HAL_RCC_OscConfig+0x136>
 8008644:	697b      	ldr	r3, [r7, #20]
 8008646:	2b02      	cmp	r3, #2
 8008648:	d002      	beq.n	8008650 <HAL_RCC_OscConfig+0x13c>
 800864a:	69bb      	ldr	r3, [r7, #24]
 800864c:	2b04      	cmp	r3, #4
 800864e:	d11f      	bne.n	8008690 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008650:	4b4f      	ldr	r3, [pc, #316]	@ (8008790 <HAL_RCC_OscConfig+0x27c>)
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008658:	2b00      	cmp	r3, #0
 800865a:	d005      	beq.n	8008668 <HAL_RCC_OscConfig+0x154>
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	68db      	ldr	r3, [r3, #12]
 8008660:	2b00      	cmp	r3, #0
 8008662:	d101      	bne.n	8008668 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8008664:	2301      	movs	r3, #1
 8008666:	e25d      	b.n	8008b24 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008668:	4b49      	ldr	r3, [pc, #292]	@ (8008790 <HAL_RCC_OscConfig+0x27c>)
 800866a:	685b      	ldr	r3, [r3, #4]
 800866c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	691b      	ldr	r3, [r3, #16]
 8008674:	061b      	lsls	r3, r3, #24
 8008676:	4946      	ldr	r1, [pc, #280]	@ (8008790 <HAL_RCC_OscConfig+0x27c>)
 8008678:	4313      	orrs	r3, r2
 800867a:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800867c:	4b45      	ldr	r3, [pc, #276]	@ (8008794 <HAL_RCC_OscConfig+0x280>)
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	4618      	mov	r0, r3
 8008682:	f7fd fd7d 	bl	8006180 <HAL_InitTick>
 8008686:	4603      	mov	r3, r0
 8008688:	2b00      	cmp	r3, #0
 800868a:	d043      	beq.n	8008714 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800868c:	2301      	movs	r3, #1
 800868e:	e249      	b.n	8008b24 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	68db      	ldr	r3, [r3, #12]
 8008694:	2b00      	cmp	r3, #0
 8008696:	d023      	beq.n	80086e0 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008698:	4b3d      	ldr	r3, [pc, #244]	@ (8008790 <HAL_RCC_OscConfig+0x27c>)
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	4a3c      	ldr	r2, [pc, #240]	@ (8008790 <HAL_RCC_OscConfig+0x27c>)
 800869e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80086a2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80086a4:	f7fd fdb8 	bl	8006218 <HAL_GetTick>
 80086a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80086aa:	e008      	b.n	80086be <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80086ac:	f7fd fdb4 	bl	8006218 <HAL_GetTick>
 80086b0:	4602      	mov	r2, r0
 80086b2:	693b      	ldr	r3, [r7, #16]
 80086b4:	1ad3      	subs	r3, r2, r3
 80086b6:	2b02      	cmp	r3, #2
 80086b8:	d901      	bls.n	80086be <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80086ba:	2303      	movs	r3, #3
 80086bc:	e232      	b.n	8008b24 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80086be:	4b34      	ldr	r3, [pc, #208]	@ (8008790 <HAL_RCC_OscConfig+0x27c>)
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80086c6:	2b00      	cmp	r3, #0
 80086c8:	d0f0      	beq.n	80086ac <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80086ca:	4b31      	ldr	r3, [pc, #196]	@ (8008790 <HAL_RCC_OscConfig+0x27c>)
 80086cc:	685b      	ldr	r3, [r3, #4]
 80086ce:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	691b      	ldr	r3, [r3, #16]
 80086d6:	061b      	lsls	r3, r3, #24
 80086d8:	492d      	ldr	r1, [pc, #180]	@ (8008790 <HAL_RCC_OscConfig+0x27c>)
 80086da:	4313      	orrs	r3, r2
 80086dc:	604b      	str	r3, [r1, #4]
 80086de:	e01a      	b.n	8008716 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80086e0:	4b2b      	ldr	r3, [pc, #172]	@ (8008790 <HAL_RCC_OscConfig+0x27c>)
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	4a2a      	ldr	r2, [pc, #168]	@ (8008790 <HAL_RCC_OscConfig+0x27c>)
 80086e6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80086ea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80086ec:	f7fd fd94 	bl	8006218 <HAL_GetTick>
 80086f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80086f2:	e008      	b.n	8008706 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80086f4:	f7fd fd90 	bl	8006218 <HAL_GetTick>
 80086f8:	4602      	mov	r2, r0
 80086fa:	693b      	ldr	r3, [r7, #16]
 80086fc:	1ad3      	subs	r3, r2, r3
 80086fe:	2b02      	cmp	r3, #2
 8008700:	d901      	bls.n	8008706 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8008702:	2303      	movs	r3, #3
 8008704:	e20e      	b.n	8008b24 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8008706:	4b22      	ldr	r3, [pc, #136]	@ (8008790 <HAL_RCC_OscConfig+0x27c>)
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800870e:	2b00      	cmp	r3, #0
 8008710:	d1f0      	bne.n	80086f4 <HAL_RCC_OscConfig+0x1e0>
 8008712:	e000      	b.n	8008716 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008714:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	f003 0308 	and.w	r3, r3, #8
 800871e:	2b00      	cmp	r3, #0
 8008720:	d041      	beq.n	80087a6 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	695b      	ldr	r3, [r3, #20]
 8008726:	2b00      	cmp	r3, #0
 8008728:	d01c      	beq.n	8008764 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800872a:	4b19      	ldr	r3, [pc, #100]	@ (8008790 <HAL_RCC_OscConfig+0x27c>)
 800872c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008730:	4a17      	ldr	r2, [pc, #92]	@ (8008790 <HAL_RCC_OscConfig+0x27c>)
 8008732:	f043 0301 	orr.w	r3, r3, #1
 8008736:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800873a:	f7fd fd6d 	bl	8006218 <HAL_GetTick>
 800873e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8008740:	e008      	b.n	8008754 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008742:	f7fd fd69 	bl	8006218 <HAL_GetTick>
 8008746:	4602      	mov	r2, r0
 8008748:	693b      	ldr	r3, [r7, #16]
 800874a:	1ad3      	subs	r3, r2, r3
 800874c:	2b02      	cmp	r3, #2
 800874e:	d901      	bls.n	8008754 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8008750:	2303      	movs	r3, #3
 8008752:	e1e7      	b.n	8008b24 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8008754:	4b0e      	ldr	r3, [pc, #56]	@ (8008790 <HAL_RCC_OscConfig+0x27c>)
 8008756:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800875a:	f003 0302 	and.w	r3, r3, #2
 800875e:	2b00      	cmp	r3, #0
 8008760:	d0ef      	beq.n	8008742 <HAL_RCC_OscConfig+0x22e>
 8008762:	e020      	b.n	80087a6 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008764:	4b0a      	ldr	r3, [pc, #40]	@ (8008790 <HAL_RCC_OscConfig+0x27c>)
 8008766:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800876a:	4a09      	ldr	r2, [pc, #36]	@ (8008790 <HAL_RCC_OscConfig+0x27c>)
 800876c:	f023 0301 	bic.w	r3, r3, #1
 8008770:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008774:	f7fd fd50 	bl	8006218 <HAL_GetTick>
 8008778:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800877a:	e00d      	b.n	8008798 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800877c:	f7fd fd4c 	bl	8006218 <HAL_GetTick>
 8008780:	4602      	mov	r2, r0
 8008782:	693b      	ldr	r3, [r7, #16]
 8008784:	1ad3      	subs	r3, r2, r3
 8008786:	2b02      	cmp	r3, #2
 8008788:	d906      	bls.n	8008798 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800878a:	2303      	movs	r3, #3
 800878c:	e1ca      	b.n	8008b24 <HAL_RCC_OscConfig+0x610>
 800878e:	bf00      	nop
 8008790:	40021000 	.word	0x40021000
 8008794:	20000268 	.word	0x20000268
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8008798:	4b8c      	ldr	r3, [pc, #560]	@ (80089cc <HAL_RCC_OscConfig+0x4b8>)
 800879a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800879e:	f003 0302 	and.w	r3, r3, #2
 80087a2:	2b00      	cmp	r3, #0
 80087a4:	d1ea      	bne.n	800877c <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	f003 0304 	and.w	r3, r3, #4
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	f000 80a6 	beq.w	8008900 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80087b4:	2300      	movs	r3, #0
 80087b6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80087b8:	4b84      	ldr	r3, [pc, #528]	@ (80089cc <HAL_RCC_OscConfig+0x4b8>)
 80087ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80087bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	d101      	bne.n	80087c8 <HAL_RCC_OscConfig+0x2b4>
 80087c4:	2301      	movs	r3, #1
 80087c6:	e000      	b.n	80087ca <HAL_RCC_OscConfig+0x2b6>
 80087c8:	2300      	movs	r3, #0
 80087ca:	2b00      	cmp	r3, #0
 80087cc:	d00d      	beq.n	80087ea <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80087ce:	4b7f      	ldr	r3, [pc, #508]	@ (80089cc <HAL_RCC_OscConfig+0x4b8>)
 80087d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80087d2:	4a7e      	ldr	r2, [pc, #504]	@ (80089cc <HAL_RCC_OscConfig+0x4b8>)
 80087d4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80087d8:	6593      	str	r3, [r2, #88]	@ 0x58
 80087da:	4b7c      	ldr	r3, [pc, #496]	@ (80089cc <HAL_RCC_OscConfig+0x4b8>)
 80087dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80087de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80087e2:	60fb      	str	r3, [r7, #12]
 80087e4:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80087e6:	2301      	movs	r3, #1
 80087e8:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80087ea:	4b79      	ldr	r3, [pc, #484]	@ (80089d0 <HAL_RCC_OscConfig+0x4bc>)
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80087f2:	2b00      	cmp	r3, #0
 80087f4:	d118      	bne.n	8008828 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80087f6:	4b76      	ldr	r3, [pc, #472]	@ (80089d0 <HAL_RCC_OscConfig+0x4bc>)
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	4a75      	ldr	r2, [pc, #468]	@ (80089d0 <HAL_RCC_OscConfig+0x4bc>)
 80087fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008800:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008802:	f7fd fd09 	bl	8006218 <HAL_GetTick>
 8008806:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008808:	e008      	b.n	800881c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800880a:	f7fd fd05 	bl	8006218 <HAL_GetTick>
 800880e:	4602      	mov	r2, r0
 8008810:	693b      	ldr	r3, [r7, #16]
 8008812:	1ad3      	subs	r3, r2, r3
 8008814:	2b02      	cmp	r3, #2
 8008816:	d901      	bls.n	800881c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8008818:	2303      	movs	r3, #3
 800881a:	e183      	b.n	8008b24 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800881c:	4b6c      	ldr	r3, [pc, #432]	@ (80089d0 <HAL_RCC_OscConfig+0x4bc>)
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008824:	2b00      	cmp	r3, #0
 8008826:	d0f0      	beq.n	800880a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	689b      	ldr	r3, [r3, #8]
 800882c:	2b01      	cmp	r3, #1
 800882e:	d108      	bne.n	8008842 <HAL_RCC_OscConfig+0x32e>
 8008830:	4b66      	ldr	r3, [pc, #408]	@ (80089cc <HAL_RCC_OscConfig+0x4b8>)
 8008832:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008836:	4a65      	ldr	r2, [pc, #404]	@ (80089cc <HAL_RCC_OscConfig+0x4b8>)
 8008838:	f043 0301 	orr.w	r3, r3, #1
 800883c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8008840:	e024      	b.n	800888c <HAL_RCC_OscConfig+0x378>
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	689b      	ldr	r3, [r3, #8]
 8008846:	2b05      	cmp	r3, #5
 8008848:	d110      	bne.n	800886c <HAL_RCC_OscConfig+0x358>
 800884a:	4b60      	ldr	r3, [pc, #384]	@ (80089cc <HAL_RCC_OscConfig+0x4b8>)
 800884c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008850:	4a5e      	ldr	r2, [pc, #376]	@ (80089cc <HAL_RCC_OscConfig+0x4b8>)
 8008852:	f043 0304 	orr.w	r3, r3, #4
 8008856:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800885a:	4b5c      	ldr	r3, [pc, #368]	@ (80089cc <HAL_RCC_OscConfig+0x4b8>)
 800885c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008860:	4a5a      	ldr	r2, [pc, #360]	@ (80089cc <HAL_RCC_OscConfig+0x4b8>)
 8008862:	f043 0301 	orr.w	r3, r3, #1
 8008866:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800886a:	e00f      	b.n	800888c <HAL_RCC_OscConfig+0x378>
 800886c:	4b57      	ldr	r3, [pc, #348]	@ (80089cc <HAL_RCC_OscConfig+0x4b8>)
 800886e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008872:	4a56      	ldr	r2, [pc, #344]	@ (80089cc <HAL_RCC_OscConfig+0x4b8>)
 8008874:	f023 0301 	bic.w	r3, r3, #1
 8008878:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800887c:	4b53      	ldr	r3, [pc, #332]	@ (80089cc <HAL_RCC_OscConfig+0x4b8>)
 800887e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008882:	4a52      	ldr	r2, [pc, #328]	@ (80089cc <HAL_RCC_OscConfig+0x4b8>)
 8008884:	f023 0304 	bic.w	r3, r3, #4
 8008888:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	689b      	ldr	r3, [r3, #8]
 8008890:	2b00      	cmp	r3, #0
 8008892:	d016      	beq.n	80088c2 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008894:	f7fd fcc0 	bl	8006218 <HAL_GetTick>
 8008898:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800889a:	e00a      	b.n	80088b2 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800889c:	f7fd fcbc 	bl	8006218 <HAL_GetTick>
 80088a0:	4602      	mov	r2, r0
 80088a2:	693b      	ldr	r3, [r7, #16]
 80088a4:	1ad3      	subs	r3, r2, r3
 80088a6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80088aa:	4293      	cmp	r3, r2
 80088ac:	d901      	bls.n	80088b2 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80088ae:	2303      	movs	r3, #3
 80088b0:	e138      	b.n	8008b24 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80088b2:	4b46      	ldr	r3, [pc, #280]	@ (80089cc <HAL_RCC_OscConfig+0x4b8>)
 80088b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80088b8:	f003 0302 	and.w	r3, r3, #2
 80088bc:	2b00      	cmp	r3, #0
 80088be:	d0ed      	beq.n	800889c <HAL_RCC_OscConfig+0x388>
 80088c0:	e015      	b.n	80088ee <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80088c2:	f7fd fca9 	bl	8006218 <HAL_GetTick>
 80088c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80088c8:	e00a      	b.n	80088e0 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80088ca:	f7fd fca5 	bl	8006218 <HAL_GetTick>
 80088ce:	4602      	mov	r2, r0
 80088d0:	693b      	ldr	r3, [r7, #16]
 80088d2:	1ad3      	subs	r3, r2, r3
 80088d4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80088d8:	4293      	cmp	r3, r2
 80088da:	d901      	bls.n	80088e0 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80088dc:	2303      	movs	r3, #3
 80088de:	e121      	b.n	8008b24 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80088e0:	4b3a      	ldr	r3, [pc, #232]	@ (80089cc <HAL_RCC_OscConfig+0x4b8>)
 80088e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80088e6:	f003 0302 	and.w	r3, r3, #2
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	d1ed      	bne.n	80088ca <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80088ee:	7ffb      	ldrb	r3, [r7, #31]
 80088f0:	2b01      	cmp	r3, #1
 80088f2:	d105      	bne.n	8008900 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80088f4:	4b35      	ldr	r3, [pc, #212]	@ (80089cc <HAL_RCC_OscConfig+0x4b8>)
 80088f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80088f8:	4a34      	ldr	r2, [pc, #208]	@ (80089cc <HAL_RCC_OscConfig+0x4b8>)
 80088fa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80088fe:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	f003 0320 	and.w	r3, r3, #32
 8008908:	2b00      	cmp	r3, #0
 800890a:	d03c      	beq.n	8008986 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	699b      	ldr	r3, [r3, #24]
 8008910:	2b00      	cmp	r3, #0
 8008912:	d01c      	beq.n	800894e <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8008914:	4b2d      	ldr	r3, [pc, #180]	@ (80089cc <HAL_RCC_OscConfig+0x4b8>)
 8008916:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800891a:	4a2c      	ldr	r2, [pc, #176]	@ (80089cc <HAL_RCC_OscConfig+0x4b8>)
 800891c:	f043 0301 	orr.w	r3, r3, #1
 8008920:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008924:	f7fd fc78 	bl	8006218 <HAL_GetTick>
 8008928:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800892a:	e008      	b.n	800893e <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800892c:	f7fd fc74 	bl	8006218 <HAL_GetTick>
 8008930:	4602      	mov	r2, r0
 8008932:	693b      	ldr	r3, [r7, #16]
 8008934:	1ad3      	subs	r3, r2, r3
 8008936:	2b02      	cmp	r3, #2
 8008938:	d901      	bls.n	800893e <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800893a:	2303      	movs	r3, #3
 800893c:	e0f2      	b.n	8008b24 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800893e:	4b23      	ldr	r3, [pc, #140]	@ (80089cc <HAL_RCC_OscConfig+0x4b8>)
 8008940:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008944:	f003 0302 	and.w	r3, r3, #2
 8008948:	2b00      	cmp	r3, #0
 800894a:	d0ef      	beq.n	800892c <HAL_RCC_OscConfig+0x418>
 800894c:	e01b      	b.n	8008986 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800894e:	4b1f      	ldr	r3, [pc, #124]	@ (80089cc <HAL_RCC_OscConfig+0x4b8>)
 8008950:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008954:	4a1d      	ldr	r2, [pc, #116]	@ (80089cc <HAL_RCC_OscConfig+0x4b8>)
 8008956:	f023 0301 	bic.w	r3, r3, #1
 800895a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800895e:	f7fd fc5b 	bl	8006218 <HAL_GetTick>
 8008962:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8008964:	e008      	b.n	8008978 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008966:	f7fd fc57 	bl	8006218 <HAL_GetTick>
 800896a:	4602      	mov	r2, r0
 800896c:	693b      	ldr	r3, [r7, #16]
 800896e:	1ad3      	subs	r3, r2, r3
 8008970:	2b02      	cmp	r3, #2
 8008972:	d901      	bls.n	8008978 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8008974:	2303      	movs	r3, #3
 8008976:	e0d5      	b.n	8008b24 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8008978:	4b14      	ldr	r3, [pc, #80]	@ (80089cc <HAL_RCC_OscConfig+0x4b8>)
 800897a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800897e:	f003 0302 	and.w	r3, r3, #2
 8008982:	2b00      	cmp	r3, #0
 8008984:	d1ef      	bne.n	8008966 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	69db      	ldr	r3, [r3, #28]
 800898a:	2b00      	cmp	r3, #0
 800898c:	f000 80c9 	beq.w	8008b22 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8008990:	4b0e      	ldr	r3, [pc, #56]	@ (80089cc <HAL_RCC_OscConfig+0x4b8>)
 8008992:	689b      	ldr	r3, [r3, #8]
 8008994:	f003 030c 	and.w	r3, r3, #12
 8008998:	2b0c      	cmp	r3, #12
 800899a:	f000 8083 	beq.w	8008aa4 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	69db      	ldr	r3, [r3, #28]
 80089a2:	2b02      	cmp	r3, #2
 80089a4:	d15e      	bne.n	8008a64 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80089a6:	4b09      	ldr	r3, [pc, #36]	@ (80089cc <HAL_RCC_OscConfig+0x4b8>)
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	4a08      	ldr	r2, [pc, #32]	@ (80089cc <HAL_RCC_OscConfig+0x4b8>)
 80089ac:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80089b0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80089b2:	f7fd fc31 	bl	8006218 <HAL_GetTick>
 80089b6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80089b8:	e00c      	b.n	80089d4 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80089ba:	f7fd fc2d 	bl	8006218 <HAL_GetTick>
 80089be:	4602      	mov	r2, r0
 80089c0:	693b      	ldr	r3, [r7, #16]
 80089c2:	1ad3      	subs	r3, r2, r3
 80089c4:	2b02      	cmp	r3, #2
 80089c6:	d905      	bls.n	80089d4 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80089c8:	2303      	movs	r3, #3
 80089ca:	e0ab      	b.n	8008b24 <HAL_RCC_OscConfig+0x610>
 80089cc:	40021000 	.word	0x40021000
 80089d0:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80089d4:	4b55      	ldr	r3, [pc, #340]	@ (8008b2c <HAL_RCC_OscConfig+0x618>)
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80089dc:	2b00      	cmp	r3, #0
 80089de:	d1ec      	bne.n	80089ba <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80089e0:	4b52      	ldr	r3, [pc, #328]	@ (8008b2c <HAL_RCC_OscConfig+0x618>)
 80089e2:	68da      	ldr	r2, [r3, #12]
 80089e4:	4b52      	ldr	r3, [pc, #328]	@ (8008b30 <HAL_RCC_OscConfig+0x61c>)
 80089e6:	4013      	ands	r3, r2
 80089e8:	687a      	ldr	r2, [r7, #4]
 80089ea:	6a11      	ldr	r1, [r2, #32]
 80089ec:	687a      	ldr	r2, [r7, #4]
 80089ee:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80089f0:	3a01      	subs	r2, #1
 80089f2:	0112      	lsls	r2, r2, #4
 80089f4:	4311      	orrs	r1, r2
 80089f6:	687a      	ldr	r2, [r7, #4]
 80089f8:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80089fa:	0212      	lsls	r2, r2, #8
 80089fc:	4311      	orrs	r1, r2
 80089fe:	687a      	ldr	r2, [r7, #4]
 8008a00:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8008a02:	0852      	lsrs	r2, r2, #1
 8008a04:	3a01      	subs	r2, #1
 8008a06:	0552      	lsls	r2, r2, #21
 8008a08:	4311      	orrs	r1, r2
 8008a0a:	687a      	ldr	r2, [r7, #4]
 8008a0c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8008a0e:	0852      	lsrs	r2, r2, #1
 8008a10:	3a01      	subs	r2, #1
 8008a12:	0652      	lsls	r2, r2, #25
 8008a14:	4311      	orrs	r1, r2
 8008a16:	687a      	ldr	r2, [r7, #4]
 8008a18:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8008a1a:	06d2      	lsls	r2, r2, #27
 8008a1c:	430a      	orrs	r2, r1
 8008a1e:	4943      	ldr	r1, [pc, #268]	@ (8008b2c <HAL_RCC_OscConfig+0x618>)
 8008a20:	4313      	orrs	r3, r2
 8008a22:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008a24:	4b41      	ldr	r3, [pc, #260]	@ (8008b2c <HAL_RCC_OscConfig+0x618>)
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	4a40      	ldr	r2, [pc, #256]	@ (8008b2c <HAL_RCC_OscConfig+0x618>)
 8008a2a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008a2e:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8008a30:	4b3e      	ldr	r3, [pc, #248]	@ (8008b2c <HAL_RCC_OscConfig+0x618>)
 8008a32:	68db      	ldr	r3, [r3, #12]
 8008a34:	4a3d      	ldr	r2, [pc, #244]	@ (8008b2c <HAL_RCC_OscConfig+0x618>)
 8008a36:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008a3a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008a3c:	f7fd fbec 	bl	8006218 <HAL_GetTick>
 8008a40:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008a42:	e008      	b.n	8008a56 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008a44:	f7fd fbe8 	bl	8006218 <HAL_GetTick>
 8008a48:	4602      	mov	r2, r0
 8008a4a:	693b      	ldr	r3, [r7, #16]
 8008a4c:	1ad3      	subs	r3, r2, r3
 8008a4e:	2b02      	cmp	r3, #2
 8008a50:	d901      	bls.n	8008a56 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8008a52:	2303      	movs	r3, #3
 8008a54:	e066      	b.n	8008b24 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008a56:	4b35      	ldr	r3, [pc, #212]	@ (8008b2c <HAL_RCC_OscConfig+0x618>)
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	d0f0      	beq.n	8008a44 <HAL_RCC_OscConfig+0x530>
 8008a62:	e05e      	b.n	8008b22 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008a64:	4b31      	ldr	r3, [pc, #196]	@ (8008b2c <HAL_RCC_OscConfig+0x618>)
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	4a30      	ldr	r2, [pc, #192]	@ (8008b2c <HAL_RCC_OscConfig+0x618>)
 8008a6a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008a6e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008a70:	f7fd fbd2 	bl	8006218 <HAL_GetTick>
 8008a74:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008a76:	e008      	b.n	8008a8a <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008a78:	f7fd fbce 	bl	8006218 <HAL_GetTick>
 8008a7c:	4602      	mov	r2, r0
 8008a7e:	693b      	ldr	r3, [r7, #16]
 8008a80:	1ad3      	subs	r3, r2, r3
 8008a82:	2b02      	cmp	r3, #2
 8008a84:	d901      	bls.n	8008a8a <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8008a86:	2303      	movs	r3, #3
 8008a88:	e04c      	b.n	8008b24 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008a8a:	4b28      	ldr	r3, [pc, #160]	@ (8008b2c <HAL_RCC_OscConfig+0x618>)
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008a92:	2b00      	cmp	r3, #0
 8008a94:	d1f0      	bne.n	8008a78 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8008a96:	4b25      	ldr	r3, [pc, #148]	@ (8008b2c <HAL_RCC_OscConfig+0x618>)
 8008a98:	68da      	ldr	r2, [r3, #12]
 8008a9a:	4924      	ldr	r1, [pc, #144]	@ (8008b2c <HAL_RCC_OscConfig+0x618>)
 8008a9c:	4b25      	ldr	r3, [pc, #148]	@ (8008b34 <HAL_RCC_OscConfig+0x620>)
 8008a9e:	4013      	ands	r3, r2
 8008aa0:	60cb      	str	r3, [r1, #12]
 8008aa2:	e03e      	b.n	8008b22 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	69db      	ldr	r3, [r3, #28]
 8008aa8:	2b01      	cmp	r3, #1
 8008aaa:	d101      	bne.n	8008ab0 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8008aac:	2301      	movs	r3, #1
 8008aae:	e039      	b.n	8008b24 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8008ab0:	4b1e      	ldr	r3, [pc, #120]	@ (8008b2c <HAL_RCC_OscConfig+0x618>)
 8008ab2:	68db      	ldr	r3, [r3, #12]
 8008ab4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008ab6:	697b      	ldr	r3, [r7, #20]
 8008ab8:	f003 0203 	and.w	r2, r3, #3
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	6a1b      	ldr	r3, [r3, #32]
 8008ac0:	429a      	cmp	r2, r3
 8008ac2:	d12c      	bne.n	8008b1e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8008ac4:	697b      	ldr	r3, [r7, #20]
 8008ac6:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ace:	3b01      	subs	r3, #1
 8008ad0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008ad2:	429a      	cmp	r2, r3
 8008ad4:	d123      	bne.n	8008b1e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8008ad6:	697b      	ldr	r3, [r7, #20]
 8008ad8:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ae0:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8008ae2:	429a      	cmp	r2, r3
 8008ae4:	d11b      	bne.n	8008b1e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8008ae6:	697b      	ldr	r3, [r7, #20]
 8008ae8:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008af0:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8008af2:	429a      	cmp	r2, r3
 8008af4:	d113      	bne.n	8008b1e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8008af6:	697b      	ldr	r3, [r7, #20]
 8008af8:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008b00:	085b      	lsrs	r3, r3, #1
 8008b02:	3b01      	subs	r3, #1
 8008b04:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8008b06:	429a      	cmp	r2, r3
 8008b08:	d109      	bne.n	8008b1e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8008b0a:	697b      	ldr	r3, [r7, #20]
 8008b0c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008b14:	085b      	lsrs	r3, r3, #1
 8008b16:	3b01      	subs	r3, #1
 8008b18:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8008b1a:	429a      	cmp	r2, r3
 8008b1c:	d001      	beq.n	8008b22 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8008b1e:	2301      	movs	r3, #1
 8008b20:	e000      	b.n	8008b24 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8008b22:	2300      	movs	r3, #0
}
 8008b24:	4618      	mov	r0, r3
 8008b26:	3720      	adds	r7, #32
 8008b28:	46bd      	mov	sp, r7
 8008b2a:	bd80      	pop	{r7, pc}
 8008b2c:	40021000 	.word	0x40021000
 8008b30:	019f800c 	.word	0x019f800c
 8008b34:	feeefffc 	.word	0xfeeefffc

08008b38 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008b38:	b580      	push	{r7, lr}
 8008b3a:	b086      	sub	sp, #24
 8008b3c:	af00      	add	r7, sp, #0
 8008b3e:	6078      	str	r0, [r7, #4]
 8008b40:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8008b42:	2300      	movs	r3, #0
 8008b44:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	d101      	bne.n	8008b50 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8008b4c:	2301      	movs	r3, #1
 8008b4e:	e11e      	b.n	8008d8e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008b50:	4b91      	ldr	r3, [pc, #580]	@ (8008d98 <HAL_RCC_ClockConfig+0x260>)
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	f003 030f 	and.w	r3, r3, #15
 8008b58:	683a      	ldr	r2, [r7, #0]
 8008b5a:	429a      	cmp	r2, r3
 8008b5c:	d910      	bls.n	8008b80 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008b5e:	4b8e      	ldr	r3, [pc, #568]	@ (8008d98 <HAL_RCC_ClockConfig+0x260>)
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	f023 020f 	bic.w	r2, r3, #15
 8008b66:	498c      	ldr	r1, [pc, #560]	@ (8008d98 <HAL_RCC_ClockConfig+0x260>)
 8008b68:	683b      	ldr	r3, [r7, #0]
 8008b6a:	4313      	orrs	r3, r2
 8008b6c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008b6e:	4b8a      	ldr	r3, [pc, #552]	@ (8008d98 <HAL_RCC_ClockConfig+0x260>)
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	f003 030f 	and.w	r3, r3, #15
 8008b76:	683a      	ldr	r2, [r7, #0]
 8008b78:	429a      	cmp	r2, r3
 8008b7a:	d001      	beq.n	8008b80 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8008b7c:	2301      	movs	r3, #1
 8008b7e:	e106      	b.n	8008d8e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	f003 0301 	and.w	r3, r3, #1
 8008b88:	2b00      	cmp	r3, #0
 8008b8a:	d073      	beq.n	8008c74 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	685b      	ldr	r3, [r3, #4]
 8008b90:	2b03      	cmp	r3, #3
 8008b92:	d129      	bne.n	8008be8 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008b94:	4b81      	ldr	r3, [pc, #516]	@ (8008d9c <HAL_RCC_ClockConfig+0x264>)
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	d101      	bne.n	8008ba4 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8008ba0:	2301      	movs	r3, #1
 8008ba2:	e0f4      	b.n	8008d8e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8008ba4:	f000 f99e 	bl	8008ee4 <RCC_GetSysClockFreqFromPLLSource>
 8008ba8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8008baa:	693b      	ldr	r3, [r7, #16]
 8008bac:	4a7c      	ldr	r2, [pc, #496]	@ (8008da0 <HAL_RCC_ClockConfig+0x268>)
 8008bae:	4293      	cmp	r3, r2
 8008bb0:	d93f      	bls.n	8008c32 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8008bb2:	4b7a      	ldr	r3, [pc, #488]	@ (8008d9c <HAL_RCC_ClockConfig+0x264>)
 8008bb4:	689b      	ldr	r3, [r3, #8]
 8008bb6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	d009      	beq.n	8008bd2 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	d033      	beq.n	8008c32 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	d12f      	bne.n	8008c32 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8008bd2:	4b72      	ldr	r3, [pc, #456]	@ (8008d9c <HAL_RCC_ClockConfig+0x264>)
 8008bd4:	689b      	ldr	r3, [r3, #8]
 8008bd6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008bda:	4a70      	ldr	r2, [pc, #448]	@ (8008d9c <HAL_RCC_ClockConfig+0x264>)
 8008bdc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008be0:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8008be2:	2380      	movs	r3, #128	@ 0x80
 8008be4:	617b      	str	r3, [r7, #20]
 8008be6:	e024      	b.n	8008c32 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	685b      	ldr	r3, [r3, #4]
 8008bec:	2b02      	cmp	r3, #2
 8008bee:	d107      	bne.n	8008c00 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008bf0:	4b6a      	ldr	r3, [pc, #424]	@ (8008d9c <HAL_RCC_ClockConfig+0x264>)
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	d109      	bne.n	8008c10 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8008bfc:	2301      	movs	r3, #1
 8008bfe:	e0c6      	b.n	8008d8e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008c00:	4b66      	ldr	r3, [pc, #408]	@ (8008d9c <HAL_RCC_ClockConfig+0x264>)
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008c08:	2b00      	cmp	r3, #0
 8008c0a:	d101      	bne.n	8008c10 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8008c0c:	2301      	movs	r3, #1
 8008c0e:	e0be      	b.n	8008d8e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8008c10:	f000 f8ce 	bl	8008db0 <HAL_RCC_GetSysClockFreq>
 8008c14:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8008c16:	693b      	ldr	r3, [r7, #16]
 8008c18:	4a61      	ldr	r2, [pc, #388]	@ (8008da0 <HAL_RCC_ClockConfig+0x268>)
 8008c1a:	4293      	cmp	r3, r2
 8008c1c:	d909      	bls.n	8008c32 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8008c1e:	4b5f      	ldr	r3, [pc, #380]	@ (8008d9c <HAL_RCC_ClockConfig+0x264>)
 8008c20:	689b      	ldr	r3, [r3, #8]
 8008c22:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008c26:	4a5d      	ldr	r2, [pc, #372]	@ (8008d9c <HAL_RCC_ClockConfig+0x264>)
 8008c28:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008c2c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8008c2e:	2380      	movs	r3, #128	@ 0x80
 8008c30:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8008c32:	4b5a      	ldr	r3, [pc, #360]	@ (8008d9c <HAL_RCC_ClockConfig+0x264>)
 8008c34:	689b      	ldr	r3, [r3, #8]
 8008c36:	f023 0203 	bic.w	r2, r3, #3
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	685b      	ldr	r3, [r3, #4]
 8008c3e:	4957      	ldr	r1, [pc, #348]	@ (8008d9c <HAL_RCC_ClockConfig+0x264>)
 8008c40:	4313      	orrs	r3, r2
 8008c42:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008c44:	f7fd fae8 	bl	8006218 <HAL_GetTick>
 8008c48:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008c4a:	e00a      	b.n	8008c62 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008c4c:	f7fd fae4 	bl	8006218 <HAL_GetTick>
 8008c50:	4602      	mov	r2, r0
 8008c52:	68fb      	ldr	r3, [r7, #12]
 8008c54:	1ad3      	subs	r3, r2, r3
 8008c56:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008c5a:	4293      	cmp	r3, r2
 8008c5c:	d901      	bls.n	8008c62 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8008c5e:	2303      	movs	r3, #3
 8008c60:	e095      	b.n	8008d8e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008c62:	4b4e      	ldr	r3, [pc, #312]	@ (8008d9c <HAL_RCC_ClockConfig+0x264>)
 8008c64:	689b      	ldr	r3, [r3, #8]
 8008c66:	f003 020c 	and.w	r2, r3, #12
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	685b      	ldr	r3, [r3, #4]
 8008c6e:	009b      	lsls	r3, r3, #2
 8008c70:	429a      	cmp	r2, r3
 8008c72:	d1eb      	bne.n	8008c4c <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	681b      	ldr	r3, [r3, #0]
 8008c78:	f003 0302 	and.w	r3, r3, #2
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	d023      	beq.n	8008cc8 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	f003 0304 	and.w	r3, r3, #4
 8008c88:	2b00      	cmp	r3, #0
 8008c8a:	d005      	beq.n	8008c98 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008c8c:	4b43      	ldr	r3, [pc, #268]	@ (8008d9c <HAL_RCC_ClockConfig+0x264>)
 8008c8e:	689b      	ldr	r3, [r3, #8]
 8008c90:	4a42      	ldr	r2, [pc, #264]	@ (8008d9c <HAL_RCC_ClockConfig+0x264>)
 8008c92:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8008c96:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	f003 0308 	and.w	r3, r3, #8
 8008ca0:	2b00      	cmp	r3, #0
 8008ca2:	d007      	beq.n	8008cb4 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8008ca4:	4b3d      	ldr	r3, [pc, #244]	@ (8008d9c <HAL_RCC_ClockConfig+0x264>)
 8008ca6:	689b      	ldr	r3, [r3, #8]
 8008ca8:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8008cac:	4a3b      	ldr	r2, [pc, #236]	@ (8008d9c <HAL_RCC_ClockConfig+0x264>)
 8008cae:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8008cb2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008cb4:	4b39      	ldr	r3, [pc, #228]	@ (8008d9c <HAL_RCC_ClockConfig+0x264>)
 8008cb6:	689b      	ldr	r3, [r3, #8]
 8008cb8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	689b      	ldr	r3, [r3, #8]
 8008cc0:	4936      	ldr	r1, [pc, #216]	@ (8008d9c <HAL_RCC_ClockConfig+0x264>)
 8008cc2:	4313      	orrs	r3, r2
 8008cc4:	608b      	str	r3, [r1, #8]
 8008cc6:	e008      	b.n	8008cda <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8008cc8:	697b      	ldr	r3, [r7, #20]
 8008cca:	2b80      	cmp	r3, #128	@ 0x80
 8008ccc:	d105      	bne.n	8008cda <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8008cce:	4b33      	ldr	r3, [pc, #204]	@ (8008d9c <HAL_RCC_ClockConfig+0x264>)
 8008cd0:	689b      	ldr	r3, [r3, #8]
 8008cd2:	4a32      	ldr	r2, [pc, #200]	@ (8008d9c <HAL_RCC_ClockConfig+0x264>)
 8008cd4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008cd8:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008cda:	4b2f      	ldr	r3, [pc, #188]	@ (8008d98 <HAL_RCC_ClockConfig+0x260>)
 8008cdc:	681b      	ldr	r3, [r3, #0]
 8008cde:	f003 030f 	and.w	r3, r3, #15
 8008ce2:	683a      	ldr	r2, [r7, #0]
 8008ce4:	429a      	cmp	r2, r3
 8008ce6:	d21d      	bcs.n	8008d24 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008ce8:	4b2b      	ldr	r3, [pc, #172]	@ (8008d98 <HAL_RCC_ClockConfig+0x260>)
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	f023 020f 	bic.w	r2, r3, #15
 8008cf0:	4929      	ldr	r1, [pc, #164]	@ (8008d98 <HAL_RCC_ClockConfig+0x260>)
 8008cf2:	683b      	ldr	r3, [r7, #0]
 8008cf4:	4313      	orrs	r3, r2
 8008cf6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8008cf8:	f7fd fa8e 	bl	8006218 <HAL_GetTick>
 8008cfc:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008cfe:	e00a      	b.n	8008d16 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008d00:	f7fd fa8a 	bl	8006218 <HAL_GetTick>
 8008d04:	4602      	mov	r2, r0
 8008d06:	68fb      	ldr	r3, [r7, #12]
 8008d08:	1ad3      	subs	r3, r2, r3
 8008d0a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008d0e:	4293      	cmp	r3, r2
 8008d10:	d901      	bls.n	8008d16 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8008d12:	2303      	movs	r3, #3
 8008d14:	e03b      	b.n	8008d8e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008d16:	4b20      	ldr	r3, [pc, #128]	@ (8008d98 <HAL_RCC_ClockConfig+0x260>)
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	f003 030f 	and.w	r3, r3, #15
 8008d1e:	683a      	ldr	r2, [r7, #0]
 8008d20:	429a      	cmp	r2, r3
 8008d22:	d1ed      	bne.n	8008d00 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	f003 0304 	and.w	r3, r3, #4
 8008d2c:	2b00      	cmp	r3, #0
 8008d2e:	d008      	beq.n	8008d42 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008d30:	4b1a      	ldr	r3, [pc, #104]	@ (8008d9c <HAL_RCC_ClockConfig+0x264>)
 8008d32:	689b      	ldr	r3, [r3, #8]
 8008d34:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	68db      	ldr	r3, [r3, #12]
 8008d3c:	4917      	ldr	r1, [pc, #92]	@ (8008d9c <HAL_RCC_ClockConfig+0x264>)
 8008d3e:	4313      	orrs	r3, r2
 8008d40:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	f003 0308 	and.w	r3, r3, #8
 8008d4a:	2b00      	cmp	r3, #0
 8008d4c:	d009      	beq.n	8008d62 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8008d4e:	4b13      	ldr	r3, [pc, #76]	@ (8008d9c <HAL_RCC_ClockConfig+0x264>)
 8008d50:	689b      	ldr	r3, [r3, #8]
 8008d52:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	691b      	ldr	r3, [r3, #16]
 8008d5a:	00db      	lsls	r3, r3, #3
 8008d5c:	490f      	ldr	r1, [pc, #60]	@ (8008d9c <HAL_RCC_ClockConfig+0x264>)
 8008d5e:	4313      	orrs	r3, r2
 8008d60:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8008d62:	f000 f825 	bl	8008db0 <HAL_RCC_GetSysClockFreq>
 8008d66:	4602      	mov	r2, r0
 8008d68:	4b0c      	ldr	r3, [pc, #48]	@ (8008d9c <HAL_RCC_ClockConfig+0x264>)
 8008d6a:	689b      	ldr	r3, [r3, #8]
 8008d6c:	091b      	lsrs	r3, r3, #4
 8008d6e:	f003 030f 	and.w	r3, r3, #15
 8008d72:	490c      	ldr	r1, [pc, #48]	@ (8008da4 <HAL_RCC_ClockConfig+0x26c>)
 8008d74:	5ccb      	ldrb	r3, [r1, r3]
 8008d76:	f003 031f 	and.w	r3, r3, #31
 8008d7a:	fa22 f303 	lsr.w	r3, r2, r3
 8008d7e:	4a0a      	ldr	r2, [pc, #40]	@ (8008da8 <HAL_RCC_ClockConfig+0x270>)
 8008d80:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8008d82:	4b0a      	ldr	r3, [pc, #40]	@ (8008dac <HAL_RCC_ClockConfig+0x274>)
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	4618      	mov	r0, r3
 8008d88:	f7fd f9fa 	bl	8006180 <HAL_InitTick>
 8008d8c:	4603      	mov	r3, r0
}
 8008d8e:	4618      	mov	r0, r3
 8008d90:	3718      	adds	r7, #24
 8008d92:	46bd      	mov	sp, r7
 8008d94:	bd80      	pop	{r7, pc}
 8008d96:	bf00      	nop
 8008d98:	40022000 	.word	0x40022000
 8008d9c:	40021000 	.word	0x40021000
 8008da0:	04c4b400 	.word	0x04c4b400
 8008da4:	080112c8 	.word	0x080112c8
 8008da8:	20000264 	.word	0x20000264
 8008dac:	20000268 	.word	0x20000268

08008db0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008db0:	b480      	push	{r7}
 8008db2:	b087      	sub	sp, #28
 8008db4:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8008db6:	4b2c      	ldr	r3, [pc, #176]	@ (8008e68 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008db8:	689b      	ldr	r3, [r3, #8]
 8008dba:	f003 030c 	and.w	r3, r3, #12
 8008dbe:	2b04      	cmp	r3, #4
 8008dc0:	d102      	bne.n	8008dc8 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8008dc2:	4b2a      	ldr	r3, [pc, #168]	@ (8008e6c <HAL_RCC_GetSysClockFreq+0xbc>)
 8008dc4:	613b      	str	r3, [r7, #16]
 8008dc6:	e047      	b.n	8008e58 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8008dc8:	4b27      	ldr	r3, [pc, #156]	@ (8008e68 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008dca:	689b      	ldr	r3, [r3, #8]
 8008dcc:	f003 030c 	and.w	r3, r3, #12
 8008dd0:	2b08      	cmp	r3, #8
 8008dd2:	d102      	bne.n	8008dda <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8008dd4:	4b26      	ldr	r3, [pc, #152]	@ (8008e70 <HAL_RCC_GetSysClockFreq+0xc0>)
 8008dd6:	613b      	str	r3, [r7, #16]
 8008dd8:	e03e      	b.n	8008e58 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8008dda:	4b23      	ldr	r3, [pc, #140]	@ (8008e68 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008ddc:	689b      	ldr	r3, [r3, #8]
 8008dde:	f003 030c 	and.w	r3, r3, #12
 8008de2:	2b0c      	cmp	r3, #12
 8008de4:	d136      	bne.n	8008e54 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8008de6:	4b20      	ldr	r3, [pc, #128]	@ (8008e68 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008de8:	68db      	ldr	r3, [r3, #12]
 8008dea:	f003 0303 	and.w	r3, r3, #3
 8008dee:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8008df0:	4b1d      	ldr	r3, [pc, #116]	@ (8008e68 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008df2:	68db      	ldr	r3, [r3, #12]
 8008df4:	091b      	lsrs	r3, r3, #4
 8008df6:	f003 030f 	and.w	r3, r3, #15
 8008dfa:	3301      	adds	r3, #1
 8008dfc:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8008dfe:	68fb      	ldr	r3, [r7, #12]
 8008e00:	2b03      	cmp	r3, #3
 8008e02:	d10c      	bne.n	8008e1e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008e04:	4a1a      	ldr	r2, [pc, #104]	@ (8008e70 <HAL_RCC_GetSysClockFreq+0xc0>)
 8008e06:	68bb      	ldr	r3, [r7, #8]
 8008e08:	fbb2 f3f3 	udiv	r3, r2, r3
 8008e0c:	4a16      	ldr	r2, [pc, #88]	@ (8008e68 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008e0e:	68d2      	ldr	r2, [r2, #12]
 8008e10:	0a12      	lsrs	r2, r2, #8
 8008e12:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8008e16:	fb02 f303 	mul.w	r3, r2, r3
 8008e1a:	617b      	str	r3, [r7, #20]
      break;
 8008e1c:	e00c      	b.n	8008e38 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008e1e:	4a13      	ldr	r2, [pc, #76]	@ (8008e6c <HAL_RCC_GetSysClockFreq+0xbc>)
 8008e20:	68bb      	ldr	r3, [r7, #8]
 8008e22:	fbb2 f3f3 	udiv	r3, r2, r3
 8008e26:	4a10      	ldr	r2, [pc, #64]	@ (8008e68 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008e28:	68d2      	ldr	r2, [r2, #12]
 8008e2a:	0a12      	lsrs	r2, r2, #8
 8008e2c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8008e30:	fb02 f303 	mul.w	r3, r2, r3
 8008e34:	617b      	str	r3, [r7, #20]
      break;
 8008e36:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8008e38:	4b0b      	ldr	r3, [pc, #44]	@ (8008e68 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008e3a:	68db      	ldr	r3, [r3, #12]
 8008e3c:	0e5b      	lsrs	r3, r3, #25
 8008e3e:	f003 0303 	and.w	r3, r3, #3
 8008e42:	3301      	adds	r3, #1
 8008e44:	005b      	lsls	r3, r3, #1
 8008e46:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8008e48:	697a      	ldr	r2, [r7, #20]
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008e50:	613b      	str	r3, [r7, #16]
 8008e52:	e001      	b.n	8008e58 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8008e54:	2300      	movs	r3, #0
 8008e56:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8008e58:	693b      	ldr	r3, [r7, #16]
}
 8008e5a:	4618      	mov	r0, r3
 8008e5c:	371c      	adds	r7, #28
 8008e5e:	46bd      	mov	sp, r7
 8008e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e64:	4770      	bx	lr
 8008e66:	bf00      	nop
 8008e68:	40021000 	.word	0x40021000
 8008e6c:	00f42400 	.word	0x00f42400
 8008e70:	016e3600 	.word	0x016e3600

08008e74 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008e74:	b480      	push	{r7}
 8008e76:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008e78:	4b03      	ldr	r3, [pc, #12]	@ (8008e88 <HAL_RCC_GetHCLKFreq+0x14>)
 8008e7a:	681b      	ldr	r3, [r3, #0]
}
 8008e7c:	4618      	mov	r0, r3
 8008e7e:	46bd      	mov	sp, r7
 8008e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e84:	4770      	bx	lr
 8008e86:	bf00      	nop
 8008e88:	20000264 	.word	0x20000264

08008e8c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008e8c:	b580      	push	{r7, lr}
 8008e8e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8008e90:	f7ff fff0 	bl	8008e74 <HAL_RCC_GetHCLKFreq>
 8008e94:	4602      	mov	r2, r0
 8008e96:	4b06      	ldr	r3, [pc, #24]	@ (8008eb0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008e98:	689b      	ldr	r3, [r3, #8]
 8008e9a:	0a1b      	lsrs	r3, r3, #8
 8008e9c:	f003 0307 	and.w	r3, r3, #7
 8008ea0:	4904      	ldr	r1, [pc, #16]	@ (8008eb4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8008ea2:	5ccb      	ldrb	r3, [r1, r3]
 8008ea4:	f003 031f 	and.w	r3, r3, #31
 8008ea8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008eac:	4618      	mov	r0, r3
 8008eae:	bd80      	pop	{r7, pc}
 8008eb0:	40021000 	.word	0x40021000
 8008eb4:	080112d8 	.word	0x080112d8

08008eb8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008eb8:	b580      	push	{r7, lr}
 8008eba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8008ebc:	f7ff ffda 	bl	8008e74 <HAL_RCC_GetHCLKFreq>
 8008ec0:	4602      	mov	r2, r0
 8008ec2:	4b06      	ldr	r3, [pc, #24]	@ (8008edc <HAL_RCC_GetPCLK2Freq+0x24>)
 8008ec4:	689b      	ldr	r3, [r3, #8]
 8008ec6:	0adb      	lsrs	r3, r3, #11
 8008ec8:	f003 0307 	and.w	r3, r3, #7
 8008ecc:	4904      	ldr	r1, [pc, #16]	@ (8008ee0 <HAL_RCC_GetPCLK2Freq+0x28>)
 8008ece:	5ccb      	ldrb	r3, [r1, r3]
 8008ed0:	f003 031f 	and.w	r3, r3, #31
 8008ed4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008ed8:	4618      	mov	r0, r3
 8008eda:	bd80      	pop	{r7, pc}
 8008edc:	40021000 	.word	0x40021000
 8008ee0:	080112d8 	.word	0x080112d8

08008ee4 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8008ee4:	b480      	push	{r7}
 8008ee6:	b087      	sub	sp, #28
 8008ee8:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8008eea:	4b1e      	ldr	r3, [pc, #120]	@ (8008f64 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008eec:	68db      	ldr	r3, [r3, #12]
 8008eee:	f003 0303 	and.w	r3, r3, #3
 8008ef2:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8008ef4:	4b1b      	ldr	r3, [pc, #108]	@ (8008f64 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008ef6:	68db      	ldr	r3, [r3, #12]
 8008ef8:	091b      	lsrs	r3, r3, #4
 8008efa:	f003 030f 	and.w	r3, r3, #15
 8008efe:	3301      	adds	r3, #1
 8008f00:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8008f02:	693b      	ldr	r3, [r7, #16]
 8008f04:	2b03      	cmp	r3, #3
 8008f06:	d10c      	bne.n	8008f22 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008f08:	4a17      	ldr	r2, [pc, #92]	@ (8008f68 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8008f0a:	68fb      	ldr	r3, [r7, #12]
 8008f0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008f10:	4a14      	ldr	r2, [pc, #80]	@ (8008f64 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008f12:	68d2      	ldr	r2, [r2, #12]
 8008f14:	0a12      	lsrs	r2, r2, #8
 8008f16:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8008f1a:	fb02 f303 	mul.w	r3, r2, r3
 8008f1e:	617b      	str	r3, [r7, #20]
    break;
 8008f20:	e00c      	b.n	8008f3c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008f22:	4a12      	ldr	r2, [pc, #72]	@ (8008f6c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8008f24:	68fb      	ldr	r3, [r7, #12]
 8008f26:	fbb2 f3f3 	udiv	r3, r2, r3
 8008f2a:	4a0e      	ldr	r2, [pc, #56]	@ (8008f64 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008f2c:	68d2      	ldr	r2, [r2, #12]
 8008f2e:	0a12      	lsrs	r2, r2, #8
 8008f30:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8008f34:	fb02 f303 	mul.w	r3, r2, r3
 8008f38:	617b      	str	r3, [r7, #20]
    break;
 8008f3a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8008f3c:	4b09      	ldr	r3, [pc, #36]	@ (8008f64 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008f3e:	68db      	ldr	r3, [r3, #12]
 8008f40:	0e5b      	lsrs	r3, r3, #25
 8008f42:	f003 0303 	and.w	r3, r3, #3
 8008f46:	3301      	adds	r3, #1
 8008f48:	005b      	lsls	r3, r3, #1
 8008f4a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8008f4c:	697a      	ldr	r2, [r7, #20]
 8008f4e:	68bb      	ldr	r3, [r7, #8]
 8008f50:	fbb2 f3f3 	udiv	r3, r2, r3
 8008f54:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8008f56:	687b      	ldr	r3, [r7, #4]
}
 8008f58:	4618      	mov	r0, r3
 8008f5a:	371c      	adds	r7, #28
 8008f5c:	46bd      	mov	sp, r7
 8008f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f62:	4770      	bx	lr
 8008f64:	40021000 	.word	0x40021000
 8008f68:	016e3600 	.word	0x016e3600
 8008f6c:	00f42400 	.word	0x00f42400

08008f70 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008f70:	b580      	push	{r7, lr}
 8008f72:	b086      	sub	sp, #24
 8008f74:	af00      	add	r7, sp, #0
 8008f76:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8008f78:	2300      	movs	r3, #0
 8008f7a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8008f7c:	2300      	movs	r3, #0
 8008f7e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8008f88:	2b00      	cmp	r3, #0
 8008f8a:	f000 8098 	beq.w	80090be <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008f8e:	2300      	movs	r3, #0
 8008f90:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008f92:	4b43      	ldr	r3, [pc, #268]	@ (80090a0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008f94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008f96:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008f9a:	2b00      	cmp	r3, #0
 8008f9c:	d10d      	bne.n	8008fba <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008f9e:	4b40      	ldr	r3, [pc, #256]	@ (80090a0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008fa0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008fa2:	4a3f      	ldr	r2, [pc, #252]	@ (80090a0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008fa4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008fa8:	6593      	str	r3, [r2, #88]	@ 0x58
 8008faa:	4b3d      	ldr	r3, [pc, #244]	@ (80090a0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008fac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008fae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008fb2:	60bb      	str	r3, [r7, #8]
 8008fb4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008fb6:	2301      	movs	r3, #1
 8008fb8:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008fba:	4b3a      	ldr	r3, [pc, #232]	@ (80090a4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	4a39      	ldr	r2, [pc, #228]	@ (80090a4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8008fc0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008fc4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8008fc6:	f7fd f927 	bl	8006218 <HAL_GetTick>
 8008fca:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008fcc:	e009      	b.n	8008fe2 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008fce:	f7fd f923 	bl	8006218 <HAL_GetTick>
 8008fd2:	4602      	mov	r2, r0
 8008fd4:	68fb      	ldr	r3, [r7, #12]
 8008fd6:	1ad3      	subs	r3, r2, r3
 8008fd8:	2b02      	cmp	r3, #2
 8008fda:	d902      	bls.n	8008fe2 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8008fdc:	2303      	movs	r3, #3
 8008fde:	74fb      	strb	r3, [r7, #19]
        break;
 8008fe0:	e005      	b.n	8008fee <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008fe2:	4b30      	ldr	r3, [pc, #192]	@ (80090a4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008fea:	2b00      	cmp	r3, #0
 8008fec:	d0ef      	beq.n	8008fce <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8008fee:	7cfb      	ldrb	r3, [r7, #19]
 8008ff0:	2b00      	cmp	r3, #0
 8008ff2:	d159      	bne.n	80090a8 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8008ff4:	4b2a      	ldr	r3, [pc, #168]	@ (80090a0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008ff6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008ffa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008ffe:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8009000:	697b      	ldr	r3, [r7, #20]
 8009002:	2b00      	cmp	r3, #0
 8009004:	d01e      	beq.n	8009044 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800900a:	697a      	ldr	r2, [r7, #20]
 800900c:	429a      	cmp	r2, r3
 800900e:	d019      	beq.n	8009044 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8009010:	4b23      	ldr	r3, [pc, #140]	@ (80090a0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009012:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009016:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800901a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800901c:	4b20      	ldr	r3, [pc, #128]	@ (80090a0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800901e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009022:	4a1f      	ldr	r2, [pc, #124]	@ (80090a0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009024:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009028:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800902c:	4b1c      	ldr	r3, [pc, #112]	@ (80090a0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800902e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009032:	4a1b      	ldr	r2, [pc, #108]	@ (80090a0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009034:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009038:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800903c:	4a18      	ldr	r2, [pc, #96]	@ (80090a0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800903e:	697b      	ldr	r3, [r7, #20]
 8009040:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8009044:	697b      	ldr	r3, [r7, #20]
 8009046:	f003 0301 	and.w	r3, r3, #1
 800904a:	2b00      	cmp	r3, #0
 800904c:	d016      	beq.n	800907c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800904e:	f7fd f8e3 	bl	8006218 <HAL_GetTick>
 8009052:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009054:	e00b      	b.n	800906e <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009056:	f7fd f8df 	bl	8006218 <HAL_GetTick>
 800905a:	4602      	mov	r2, r0
 800905c:	68fb      	ldr	r3, [r7, #12]
 800905e:	1ad3      	subs	r3, r2, r3
 8009060:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009064:	4293      	cmp	r3, r2
 8009066:	d902      	bls.n	800906e <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8009068:	2303      	movs	r3, #3
 800906a:	74fb      	strb	r3, [r7, #19]
            break;
 800906c:	e006      	b.n	800907c <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800906e:	4b0c      	ldr	r3, [pc, #48]	@ (80090a0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009070:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009074:	f003 0302 	and.w	r3, r3, #2
 8009078:	2b00      	cmp	r3, #0
 800907a:	d0ec      	beq.n	8009056 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800907c:	7cfb      	ldrb	r3, [r7, #19]
 800907e:	2b00      	cmp	r3, #0
 8009080:	d10b      	bne.n	800909a <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009082:	4b07      	ldr	r3, [pc, #28]	@ (80090a0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009084:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009088:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009090:	4903      	ldr	r1, [pc, #12]	@ (80090a0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009092:	4313      	orrs	r3, r2
 8009094:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8009098:	e008      	b.n	80090ac <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800909a:	7cfb      	ldrb	r3, [r7, #19]
 800909c:	74bb      	strb	r3, [r7, #18]
 800909e:	e005      	b.n	80090ac <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80090a0:	40021000 	.word	0x40021000
 80090a4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80090a8:	7cfb      	ldrb	r3, [r7, #19]
 80090aa:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80090ac:	7c7b      	ldrb	r3, [r7, #17]
 80090ae:	2b01      	cmp	r3, #1
 80090b0:	d105      	bne.n	80090be <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80090b2:	4ba7      	ldr	r3, [pc, #668]	@ (8009350 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80090b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80090b6:	4aa6      	ldr	r2, [pc, #664]	@ (8009350 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80090b8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80090bc:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	f003 0301 	and.w	r3, r3, #1
 80090c6:	2b00      	cmp	r3, #0
 80090c8:	d00a      	beq.n	80090e0 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80090ca:	4ba1      	ldr	r3, [pc, #644]	@ (8009350 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80090cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80090d0:	f023 0203 	bic.w	r2, r3, #3
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	685b      	ldr	r3, [r3, #4]
 80090d8:	499d      	ldr	r1, [pc, #628]	@ (8009350 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80090da:	4313      	orrs	r3, r2
 80090dc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	f003 0302 	and.w	r3, r3, #2
 80090e8:	2b00      	cmp	r3, #0
 80090ea:	d00a      	beq.n	8009102 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80090ec:	4b98      	ldr	r3, [pc, #608]	@ (8009350 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80090ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80090f2:	f023 020c 	bic.w	r2, r3, #12
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	689b      	ldr	r3, [r3, #8]
 80090fa:	4995      	ldr	r1, [pc, #596]	@ (8009350 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80090fc:	4313      	orrs	r3, r2
 80090fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	f003 0304 	and.w	r3, r3, #4
 800910a:	2b00      	cmp	r3, #0
 800910c:	d00a      	beq.n	8009124 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800910e:	4b90      	ldr	r3, [pc, #576]	@ (8009350 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009110:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009114:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	68db      	ldr	r3, [r3, #12]
 800911c:	498c      	ldr	r1, [pc, #560]	@ (8009350 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800911e:	4313      	orrs	r3, r2
 8009120:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	f003 0308 	and.w	r3, r3, #8
 800912c:	2b00      	cmp	r3, #0
 800912e:	d00a      	beq.n	8009146 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8009130:	4b87      	ldr	r3, [pc, #540]	@ (8009350 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009132:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009136:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	691b      	ldr	r3, [r3, #16]
 800913e:	4984      	ldr	r1, [pc, #528]	@ (8009350 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009140:	4313      	orrs	r3, r2
 8009142:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	681b      	ldr	r3, [r3, #0]
 800914a:	f003 0310 	and.w	r3, r3, #16
 800914e:	2b00      	cmp	r3, #0
 8009150:	d00a      	beq.n	8009168 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8009152:	4b7f      	ldr	r3, [pc, #508]	@ (8009350 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009154:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009158:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	695b      	ldr	r3, [r3, #20]
 8009160:	497b      	ldr	r1, [pc, #492]	@ (8009350 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009162:	4313      	orrs	r3, r2
 8009164:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	f003 0320 	and.w	r3, r3, #32
 8009170:	2b00      	cmp	r3, #0
 8009172:	d00a      	beq.n	800918a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8009174:	4b76      	ldr	r3, [pc, #472]	@ (8009350 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009176:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800917a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	699b      	ldr	r3, [r3, #24]
 8009182:	4973      	ldr	r1, [pc, #460]	@ (8009350 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009184:	4313      	orrs	r3, r2
 8009186:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	681b      	ldr	r3, [r3, #0]
 800918e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009192:	2b00      	cmp	r3, #0
 8009194:	d00a      	beq.n	80091ac <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8009196:	4b6e      	ldr	r3, [pc, #440]	@ (8009350 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009198:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800919c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	69db      	ldr	r3, [r3, #28]
 80091a4:	496a      	ldr	r1, [pc, #424]	@ (8009350 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80091a6:	4313      	orrs	r3, r2
 80091a8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80091b4:	2b00      	cmp	r3, #0
 80091b6:	d00a      	beq.n	80091ce <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80091b8:	4b65      	ldr	r3, [pc, #404]	@ (8009350 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80091ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80091be:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	6a1b      	ldr	r3, [r3, #32]
 80091c6:	4962      	ldr	r1, [pc, #392]	@ (8009350 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80091c8:	4313      	orrs	r3, r2
 80091ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	d00a      	beq.n	80091f0 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80091da:	4b5d      	ldr	r3, [pc, #372]	@ (8009350 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80091dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80091e0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80091e8:	4959      	ldr	r1, [pc, #356]	@ (8009350 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80091ea:	4313      	orrs	r3, r2
 80091ec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	681b      	ldr	r3, [r3, #0]
 80091f4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80091f8:	2b00      	cmp	r3, #0
 80091fa:	d00a      	beq.n	8009212 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80091fc:	4b54      	ldr	r3, [pc, #336]	@ (8009350 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80091fe:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009202:	f023 0203 	bic.w	r2, r3, #3
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800920a:	4951      	ldr	r1, [pc, #324]	@ (8009350 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800920c:	4313      	orrs	r3, r2
 800920e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800921a:	2b00      	cmp	r3, #0
 800921c:	d00a      	beq.n	8009234 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800921e:	4b4c      	ldr	r3, [pc, #304]	@ (8009350 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009220:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009224:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800922c:	4948      	ldr	r1, [pc, #288]	@ (8009350 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800922e:	4313      	orrs	r3, r2
 8009230:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800923c:	2b00      	cmp	r3, #0
 800923e:	d015      	beq.n	800926c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8009240:	4b43      	ldr	r3, [pc, #268]	@ (8009350 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009242:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009246:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800924e:	4940      	ldr	r1, [pc, #256]	@ (8009350 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009250:	4313      	orrs	r3, r2
 8009252:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800925a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800925e:	d105      	bne.n	800926c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009260:	4b3b      	ldr	r3, [pc, #236]	@ (8009350 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009262:	68db      	ldr	r3, [r3, #12]
 8009264:	4a3a      	ldr	r2, [pc, #232]	@ (8009350 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009266:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800926a:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009274:	2b00      	cmp	r3, #0
 8009276:	d015      	beq.n	80092a4 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8009278:	4b35      	ldr	r3, [pc, #212]	@ (8009350 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800927a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800927e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009286:	4932      	ldr	r1, [pc, #200]	@ (8009350 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009288:	4313      	orrs	r3, r2
 800928a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009292:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009296:	d105      	bne.n	80092a4 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009298:	4b2d      	ldr	r3, [pc, #180]	@ (8009350 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800929a:	68db      	ldr	r3, [r3, #12]
 800929c:	4a2c      	ldr	r2, [pc, #176]	@ (8009350 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800929e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80092a2:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80092ac:	2b00      	cmp	r3, #0
 80092ae:	d015      	beq.n	80092dc <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80092b0:	4b27      	ldr	r3, [pc, #156]	@ (8009350 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80092b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80092b6:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80092be:	4924      	ldr	r1, [pc, #144]	@ (8009350 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80092c0:	4313      	orrs	r3, r2
 80092c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80092ca:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80092ce:	d105      	bne.n	80092dc <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80092d0:	4b1f      	ldr	r3, [pc, #124]	@ (8009350 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80092d2:	68db      	ldr	r3, [r3, #12]
 80092d4:	4a1e      	ldr	r2, [pc, #120]	@ (8009350 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80092d6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80092da:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80092e4:	2b00      	cmp	r3, #0
 80092e6:	d015      	beq.n	8009314 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80092e8:	4b19      	ldr	r3, [pc, #100]	@ (8009350 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80092ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80092ee:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80092f6:	4916      	ldr	r1, [pc, #88]	@ (8009350 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80092f8:	4313      	orrs	r3, r2
 80092fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009302:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009306:	d105      	bne.n	8009314 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009308:	4b11      	ldr	r3, [pc, #68]	@ (8009350 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800930a:	68db      	ldr	r3, [r3, #12]
 800930c:	4a10      	ldr	r2, [pc, #64]	@ (8009350 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800930e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009312:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800931c:	2b00      	cmp	r3, #0
 800931e:	d019      	beq.n	8009354 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8009320:	4b0b      	ldr	r3, [pc, #44]	@ (8009350 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009322:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009326:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800932e:	4908      	ldr	r1, [pc, #32]	@ (8009350 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009330:	4313      	orrs	r3, r2
 8009332:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800933a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800933e:	d109      	bne.n	8009354 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009340:	4b03      	ldr	r3, [pc, #12]	@ (8009350 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009342:	68db      	ldr	r3, [r3, #12]
 8009344:	4a02      	ldr	r2, [pc, #8]	@ (8009350 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009346:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800934a:	60d3      	str	r3, [r2, #12]
 800934c:	e002      	b.n	8009354 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800934e:	bf00      	nop
 8009350:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	681b      	ldr	r3, [r3, #0]
 8009358:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800935c:	2b00      	cmp	r3, #0
 800935e:	d015      	beq.n	800938c <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8009360:	4b29      	ldr	r3, [pc, #164]	@ (8009408 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009362:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009366:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800936e:	4926      	ldr	r1, [pc, #152]	@ (8009408 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009370:	4313      	orrs	r3, r2
 8009372:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800937a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800937e:	d105      	bne.n	800938c <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8009380:	4b21      	ldr	r3, [pc, #132]	@ (8009408 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009382:	68db      	ldr	r3, [r3, #12]
 8009384:	4a20      	ldr	r2, [pc, #128]	@ (8009408 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009386:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800938a:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	681b      	ldr	r3, [r3, #0]
 8009390:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009394:	2b00      	cmp	r3, #0
 8009396:	d015      	beq.n	80093c4 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8009398:	4b1b      	ldr	r3, [pc, #108]	@ (8009408 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800939a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800939e:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80093a6:	4918      	ldr	r1, [pc, #96]	@ (8009408 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80093a8:	4313      	orrs	r3, r2
 80093aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80093b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80093b6:	d105      	bne.n	80093c4 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80093b8:	4b13      	ldr	r3, [pc, #76]	@ (8009408 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80093ba:	68db      	ldr	r3, [r3, #12]
 80093bc:	4a12      	ldr	r2, [pc, #72]	@ (8009408 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80093be:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80093c2:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80093cc:	2b00      	cmp	r3, #0
 80093ce:	d015      	beq.n	80093fc <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80093d0:	4b0d      	ldr	r3, [pc, #52]	@ (8009408 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80093d2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80093d6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80093de:	490a      	ldr	r1, [pc, #40]	@ (8009408 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80093e0:	4313      	orrs	r3, r2
 80093e2:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80093ea:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80093ee:	d105      	bne.n	80093fc <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80093f0:	4b05      	ldr	r3, [pc, #20]	@ (8009408 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80093f2:	68db      	ldr	r3, [r3, #12]
 80093f4:	4a04      	ldr	r2, [pc, #16]	@ (8009408 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80093f6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80093fa:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80093fc:	7cbb      	ldrb	r3, [r7, #18]
}
 80093fe:	4618      	mov	r0, r3
 8009400:	3718      	adds	r7, #24
 8009402:	46bd      	mov	sp, r7
 8009404:	bd80      	pop	{r7, pc}
 8009406:	bf00      	nop
 8009408:	40021000 	.word	0x40021000

0800940c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800940c:	b580      	push	{r7, lr}
 800940e:	b084      	sub	sp, #16
 8009410:	af00      	add	r7, sp, #0
 8009412:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	2b00      	cmp	r3, #0
 8009418:	d101      	bne.n	800941e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800941a:	2301      	movs	r3, #1
 800941c:	e09d      	b.n	800955a <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009422:	2b00      	cmp	r3, #0
 8009424:	d108      	bne.n	8009438 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	685b      	ldr	r3, [r3, #4]
 800942a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800942e:	d009      	beq.n	8009444 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	2200      	movs	r2, #0
 8009434:	61da      	str	r2, [r3, #28]
 8009436:	e005      	b.n	8009444 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	2200      	movs	r2, #0
 800943c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	2200      	movs	r2, #0
 8009442:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	2200      	movs	r2, #0
 8009448:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8009450:	b2db      	uxtb	r3, r3
 8009452:	2b00      	cmp	r3, #0
 8009454:	d106      	bne.n	8009464 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	2200      	movs	r2, #0
 800945a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800945e:	6878      	ldr	r0, [r7, #4]
 8009460:	f7fb ff9c 	bl	800539c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	2202      	movs	r2, #2
 8009468:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	681b      	ldr	r3, [r3, #0]
 8009470:	681a      	ldr	r2, [r3, #0]
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	681b      	ldr	r3, [r3, #0]
 8009476:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800947a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	68db      	ldr	r3, [r3, #12]
 8009480:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8009484:	d902      	bls.n	800948c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8009486:	2300      	movs	r3, #0
 8009488:	60fb      	str	r3, [r7, #12]
 800948a:	e002      	b.n	8009492 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800948c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8009490:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	68db      	ldr	r3, [r3, #12]
 8009496:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800949a:	d007      	beq.n	80094ac <HAL_SPI_Init+0xa0>
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	68db      	ldr	r3, [r3, #12]
 80094a0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80094a4:	d002      	beq.n	80094ac <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	2200      	movs	r2, #0
 80094aa:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	685b      	ldr	r3, [r3, #4]
 80094b0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	689b      	ldr	r3, [r3, #8]
 80094b8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80094bc:	431a      	orrs	r2, r3
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	691b      	ldr	r3, [r3, #16]
 80094c2:	f003 0302 	and.w	r3, r3, #2
 80094c6:	431a      	orrs	r2, r3
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	695b      	ldr	r3, [r3, #20]
 80094cc:	f003 0301 	and.w	r3, r3, #1
 80094d0:	431a      	orrs	r2, r3
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	699b      	ldr	r3, [r3, #24]
 80094d6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80094da:	431a      	orrs	r2, r3
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	69db      	ldr	r3, [r3, #28]
 80094e0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80094e4:	431a      	orrs	r2, r3
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	6a1b      	ldr	r3, [r3, #32]
 80094ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80094ee:	ea42 0103 	orr.w	r1, r2, r3
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80094f6:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	681b      	ldr	r3, [r3, #0]
 80094fe:	430a      	orrs	r2, r1
 8009500:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	699b      	ldr	r3, [r3, #24]
 8009506:	0c1b      	lsrs	r3, r3, #16
 8009508:	f003 0204 	and.w	r2, r3, #4
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009510:	f003 0310 	and.w	r3, r3, #16
 8009514:	431a      	orrs	r2, r3
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800951a:	f003 0308 	and.w	r3, r3, #8
 800951e:	431a      	orrs	r2, r3
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	68db      	ldr	r3, [r3, #12]
 8009524:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8009528:	ea42 0103 	orr.w	r1, r2, r3
 800952c:	68fb      	ldr	r3, [r7, #12]
 800952e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	681b      	ldr	r3, [r3, #0]
 8009536:	430a      	orrs	r2, r1
 8009538:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	681b      	ldr	r3, [r3, #0]
 800953e:	69da      	ldr	r2, [r3, #28]
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009548:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	2200      	movs	r2, #0
 800954e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	2201      	movs	r2, #1
 8009554:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8009558:	2300      	movs	r3, #0
}
 800955a:	4618      	mov	r0, r3
 800955c:	3710      	adds	r7, #16
 800955e:	46bd      	mov	sp, r7
 8009560:	bd80      	pop	{r7, pc}

08009562 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8009562:	b580      	push	{r7, lr}
 8009564:	b08a      	sub	sp, #40	@ 0x28
 8009566:	af00      	add	r7, sp, #0
 8009568:	60f8      	str	r0, [r7, #12]
 800956a:	60b9      	str	r1, [r7, #8]
 800956c:	607a      	str	r2, [r7, #4]
 800956e:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8009570:	2301      	movs	r3, #1
 8009572:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009574:	f7fc fe50 	bl	8006218 <HAL_GetTick>
 8009578:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800957a:	68fb      	ldr	r3, [r7, #12]
 800957c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8009580:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8009582:	68fb      	ldr	r3, [r7, #12]
 8009584:	685b      	ldr	r3, [r3, #4]
 8009586:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8009588:	887b      	ldrh	r3, [r7, #2]
 800958a:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 800958c:	887b      	ldrh	r3, [r7, #2]
 800958e:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8009590:	7ffb      	ldrb	r3, [r7, #31]
 8009592:	2b01      	cmp	r3, #1
 8009594:	d00c      	beq.n	80095b0 <HAL_SPI_TransmitReceive+0x4e>
 8009596:	69bb      	ldr	r3, [r7, #24]
 8009598:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800959c:	d106      	bne.n	80095ac <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800959e:	68fb      	ldr	r3, [r7, #12]
 80095a0:	689b      	ldr	r3, [r3, #8]
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	d102      	bne.n	80095ac <HAL_SPI_TransmitReceive+0x4a>
 80095a6:	7ffb      	ldrb	r3, [r7, #31]
 80095a8:	2b04      	cmp	r3, #4
 80095aa:	d001      	beq.n	80095b0 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80095ac:	2302      	movs	r3, #2
 80095ae:	e1f3      	b.n	8009998 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80095b0:	68bb      	ldr	r3, [r7, #8]
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	d005      	beq.n	80095c2 <HAL_SPI_TransmitReceive+0x60>
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	2b00      	cmp	r3, #0
 80095ba:	d002      	beq.n	80095c2 <HAL_SPI_TransmitReceive+0x60>
 80095bc:	887b      	ldrh	r3, [r7, #2]
 80095be:	2b00      	cmp	r3, #0
 80095c0:	d101      	bne.n	80095c6 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 80095c2:	2301      	movs	r3, #1
 80095c4:	e1e8      	b.n	8009998 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80095c6:	68fb      	ldr	r3, [r7, #12]
 80095c8:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80095cc:	2b01      	cmp	r3, #1
 80095ce:	d101      	bne.n	80095d4 <HAL_SPI_TransmitReceive+0x72>
 80095d0:	2302      	movs	r3, #2
 80095d2:	e1e1      	b.n	8009998 <HAL_SPI_TransmitReceive+0x436>
 80095d4:	68fb      	ldr	r3, [r7, #12]
 80095d6:	2201      	movs	r2, #1
 80095d8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80095dc:	68fb      	ldr	r3, [r7, #12]
 80095de:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80095e2:	b2db      	uxtb	r3, r3
 80095e4:	2b04      	cmp	r3, #4
 80095e6:	d003      	beq.n	80095f0 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80095e8:	68fb      	ldr	r3, [r7, #12]
 80095ea:	2205      	movs	r2, #5
 80095ec:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80095f0:	68fb      	ldr	r3, [r7, #12]
 80095f2:	2200      	movs	r2, #0
 80095f4:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80095f6:	68fb      	ldr	r3, [r7, #12]
 80095f8:	687a      	ldr	r2, [r7, #4]
 80095fa:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 80095fc:	68fb      	ldr	r3, [r7, #12]
 80095fe:	887a      	ldrh	r2, [r7, #2]
 8009600:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8009604:	68fb      	ldr	r3, [r7, #12]
 8009606:	887a      	ldrh	r2, [r7, #2]
 8009608:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800960c:	68fb      	ldr	r3, [r7, #12]
 800960e:	68ba      	ldr	r2, [r7, #8]
 8009610:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	887a      	ldrh	r2, [r7, #2]
 8009616:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8009618:	68fb      	ldr	r3, [r7, #12]
 800961a:	887a      	ldrh	r2, [r7, #2]
 800961c:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800961e:	68fb      	ldr	r3, [r7, #12]
 8009620:	2200      	movs	r2, #0
 8009622:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8009624:	68fb      	ldr	r3, [r7, #12]
 8009626:	2200      	movs	r2, #0
 8009628:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800962a:	68fb      	ldr	r3, [r7, #12]
 800962c:	68db      	ldr	r3, [r3, #12]
 800962e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8009632:	d802      	bhi.n	800963a <HAL_SPI_TransmitReceive+0xd8>
 8009634:	8abb      	ldrh	r3, [r7, #20]
 8009636:	2b01      	cmp	r3, #1
 8009638:	d908      	bls.n	800964c <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800963a:	68fb      	ldr	r3, [r7, #12]
 800963c:	681b      	ldr	r3, [r3, #0]
 800963e:	685a      	ldr	r2, [r3, #4]
 8009640:	68fb      	ldr	r3, [r7, #12]
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8009648:	605a      	str	r2, [r3, #4]
 800964a:	e007      	b.n	800965c <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800964c:	68fb      	ldr	r3, [r7, #12]
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	685a      	ldr	r2, [r3, #4]
 8009652:	68fb      	ldr	r3, [r7, #12]
 8009654:	681b      	ldr	r3, [r3, #0]
 8009656:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800965a:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800965c:	68fb      	ldr	r3, [r7, #12]
 800965e:	681b      	ldr	r3, [r3, #0]
 8009660:	681b      	ldr	r3, [r3, #0]
 8009662:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009666:	2b40      	cmp	r3, #64	@ 0x40
 8009668:	d007      	beq.n	800967a <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800966a:	68fb      	ldr	r3, [r7, #12]
 800966c:	681b      	ldr	r3, [r3, #0]
 800966e:	681a      	ldr	r2, [r3, #0]
 8009670:	68fb      	ldr	r3, [r7, #12]
 8009672:	681b      	ldr	r3, [r3, #0]
 8009674:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009678:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800967a:	68fb      	ldr	r3, [r7, #12]
 800967c:	68db      	ldr	r3, [r3, #12]
 800967e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8009682:	f240 8083 	bls.w	800978c <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009686:	68fb      	ldr	r3, [r7, #12]
 8009688:	685b      	ldr	r3, [r3, #4]
 800968a:	2b00      	cmp	r3, #0
 800968c:	d002      	beq.n	8009694 <HAL_SPI_TransmitReceive+0x132>
 800968e:	8afb      	ldrh	r3, [r7, #22]
 8009690:	2b01      	cmp	r3, #1
 8009692:	d16f      	bne.n	8009774 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009694:	68fb      	ldr	r3, [r7, #12]
 8009696:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009698:	881a      	ldrh	r2, [r3, #0]
 800969a:	68fb      	ldr	r3, [r7, #12]
 800969c:	681b      	ldr	r3, [r3, #0]
 800969e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80096a0:	68fb      	ldr	r3, [r7, #12]
 80096a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80096a4:	1c9a      	adds	r2, r3, #2
 80096a6:	68fb      	ldr	r3, [r7, #12]
 80096a8:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80096aa:	68fb      	ldr	r3, [r7, #12]
 80096ac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80096ae:	b29b      	uxth	r3, r3
 80096b0:	3b01      	subs	r3, #1
 80096b2:	b29a      	uxth	r2, r3
 80096b4:	68fb      	ldr	r3, [r7, #12]
 80096b6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80096b8:	e05c      	b.n	8009774 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80096ba:	68fb      	ldr	r3, [r7, #12]
 80096bc:	681b      	ldr	r3, [r3, #0]
 80096be:	689b      	ldr	r3, [r3, #8]
 80096c0:	f003 0302 	and.w	r3, r3, #2
 80096c4:	2b02      	cmp	r3, #2
 80096c6:	d11b      	bne.n	8009700 <HAL_SPI_TransmitReceive+0x19e>
 80096c8:	68fb      	ldr	r3, [r7, #12]
 80096ca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80096cc:	b29b      	uxth	r3, r3
 80096ce:	2b00      	cmp	r3, #0
 80096d0:	d016      	beq.n	8009700 <HAL_SPI_TransmitReceive+0x19e>
 80096d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096d4:	2b01      	cmp	r3, #1
 80096d6:	d113      	bne.n	8009700 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80096d8:	68fb      	ldr	r3, [r7, #12]
 80096da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80096dc:	881a      	ldrh	r2, [r3, #0]
 80096de:	68fb      	ldr	r3, [r7, #12]
 80096e0:	681b      	ldr	r3, [r3, #0]
 80096e2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80096e4:	68fb      	ldr	r3, [r7, #12]
 80096e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80096e8:	1c9a      	adds	r2, r3, #2
 80096ea:	68fb      	ldr	r3, [r7, #12]
 80096ec:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80096ee:	68fb      	ldr	r3, [r7, #12]
 80096f0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80096f2:	b29b      	uxth	r3, r3
 80096f4:	3b01      	subs	r3, #1
 80096f6:	b29a      	uxth	r2, r3
 80096f8:	68fb      	ldr	r3, [r7, #12]
 80096fa:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80096fc:	2300      	movs	r3, #0
 80096fe:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8009700:	68fb      	ldr	r3, [r7, #12]
 8009702:	681b      	ldr	r3, [r3, #0]
 8009704:	689b      	ldr	r3, [r3, #8]
 8009706:	f003 0301 	and.w	r3, r3, #1
 800970a:	2b01      	cmp	r3, #1
 800970c:	d11c      	bne.n	8009748 <HAL_SPI_TransmitReceive+0x1e6>
 800970e:	68fb      	ldr	r3, [r7, #12]
 8009710:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009714:	b29b      	uxth	r3, r3
 8009716:	2b00      	cmp	r3, #0
 8009718:	d016      	beq.n	8009748 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800971a:	68fb      	ldr	r3, [r7, #12]
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	68da      	ldr	r2, [r3, #12]
 8009720:	68fb      	ldr	r3, [r7, #12]
 8009722:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009724:	b292      	uxth	r2, r2
 8009726:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8009728:	68fb      	ldr	r3, [r7, #12]
 800972a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800972c:	1c9a      	adds	r2, r3, #2
 800972e:	68fb      	ldr	r3, [r7, #12]
 8009730:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8009732:	68fb      	ldr	r3, [r7, #12]
 8009734:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009738:	b29b      	uxth	r3, r3
 800973a:	3b01      	subs	r3, #1
 800973c:	b29a      	uxth	r2, r3
 800973e:	68fb      	ldr	r3, [r7, #12]
 8009740:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009744:	2301      	movs	r3, #1
 8009746:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8009748:	f7fc fd66 	bl	8006218 <HAL_GetTick>
 800974c:	4602      	mov	r2, r0
 800974e:	6a3b      	ldr	r3, [r7, #32]
 8009750:	1ad3      	subs	r3, r2, r3
 8009752:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009754:	429a      	cmp	r2, r3
 8009756:	d80d      	bhi.n	8009774 <HAL_SPI_TransmitReceive+0x212>
 8009758:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800975a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800975e:	d009      	beq.n	8009774 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8009760:	68fb      	ldr	r3, [r7, #12]
 8009762:	2201      	movs	r2, #1
 8009764:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8009768:	68fb      	ldr	r3, [r7, #12]
 800976a:	2200      	movs	r2, #0
 800976c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8009770:	2303      	movs	r3, #3
 8009772:	e111      	b.n	8009998 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009774:	68fb      	ldr	r3, [r7, #12]
 8009776:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009778:	b29b      	uxth	r3, r3
 800977a:	2b00      	cmp	r3, #0
 800977c:	d19d      	bne.n	80096ba <HAL_SPI_TransmitReceive+0x158>
 800977e:	68fb      	ldr	r3, [r7, #12]
 8009780:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009784:	b29b      	uxth	r3, r3
 8009786:	2b00      	cmp	r3, #0
 8009788:	d197      	bne.n	80096ba <HAL_SPI_TransmitReceive+0x158>
 800978a:	e0e5      	b.n	8009958 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800978c:	68fb      	ldr	r3, [r7, #12]
 800978e:	685b      	ldr	r3, [r3, #4]
 8009790:	2b00      	cmp	r3, #0
 8009792:	d003      	beq.n	800979c <HAL_SPI_TransmitReceive+0x23a>
 8009794:	8afb      	ldrh	r3, [r7, #22]
 8009796:	2b01      	cmp	r3, #1
 8009798:	f040 80d1 	bne.w	800993e <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 800979c:	68fb      	ldr	r3, [r7, #12]
 800979e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80097a0:	b29b      	uxth	r3, r3
 80097a2:	2b01      	cmp	r3, #1
 80097a4:	d912      	bls.n	80097cc <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80097a6:	68fb      	ldr	r3, [r7, #12]
 80097a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80097aa:	881a      	ldrh	r2, [r3, #0]
 80097ac:	68fb      	ldr	r3, [r7, #12]
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80097b2:	68fb      	ldr	r3, [r7, #12]
 80097b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80097b6:	1c9a      	adds	r2, r3, #2
 80097b8:	68fb      	ldr	r3, [r7, #12]
 80097ba:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80097bc:	68fb      	ldr	r3, [r7, #12]
 80097be:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80097c0:	b29b      	uxth	r3, r3
 80097c2:	3b02      	subs	r3, #2
 80097c4:	b29a      	uxth	r2, r3
 80097c6:	68fb      	ldr	r3, [r7, #12]
 80097c8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80097ca:	e0b8      	b.n	800993e <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80097cc:	68fb      	ldr	r3, [r7, #12]
 80097ce:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80097d0:	68fb      	ldr	r3, [r7, #12]
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	330c      	adds	r3, #12
 80097d6:	7812      	ldrb	r2, [r2, #0]
 80097d8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80097da:	68fb      	ldr	r3, [r7, #12]
 80097dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80097de:	1c5a      	adds	r2, r3, #1
 80097e0:	68fb      	ldr	r3, [r7, #12]
 80097e2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80097e4:	68fb      	ldr	r3, [r7, #12]
 80097e6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80097e8:	b29b      	uxth	r3, r3
 80097ea:	3b01      	subs	r3, #1
 80097ec:	b29a      	uxth	r2, r3
 80097ee:	68fb      	ldr	r3, [r7, #12]
 80097f0:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80097f2:	e0a4      	b.n	800993e <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80097f4:	68fb      	ldr	r3, [r7, #12]
 80097f6:	681b      	ldr	r3, [r3, #0]
 80097f8:	689b      	ldr	r3, [r3, #8]
 80097fa:	f003 0302 	and.w	r3, r3, #2
 80097fe:	2b02      	cmp	r3, #2
 8009800:	d134      	bne.n	800986c <HAL_SPI_TransmitReceive+0x30a>
 8009802:	68fb      	ldr	r3, [r7, #12]
 8009804:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009806:	b29b      	uxth	r3, r3
 8009808:	2b00      	cmp	r3, #0
 800980a:	d02f      	beq.n	800986c <HAL_SPI_TransmitReceive+0x30a>
 800980c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800980e:	2b01      	cmp	r3, #1
 8009810:	d12c      	bne.n	800986c <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8009812:	68fb      	ldr	r3, [r7, #12]
 8009814:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009816:	b29b      	uxth	r3, r3
 8009818:	2b01      	cmp	r3, #1
 800981a:	d912      	bls.n	8009842 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800981c:	68fb      	ldr	r3, [r7, #12]
 800981e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009820:	881a      	ldrh	r2, [r3, #0]
 8009822:	68fb      	ldr	r3, [r7, #12]
 8009824:	681b      	ldr	r3, [r3, #0]
 8009826:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8009828:	68fb      	ldr	r3, [r7, #12]
 800982a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800982c:	1c9a      	adds	r2, r3, #2
 800982e:	68fb      	ldr	r3, [r7, #12]
 8009830:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8009832:	68fb      	ldr	r3, [r7, #12]
 8009834:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009836:	b29b      	uxth	r3, r3
 8009838:	3b02      	subs	r3, #2
 800983a:	b29a      	uxth	r2, r3
 800983c:	68fb      	ldr	r3, [r7, #12]
 800983e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8009840:	e012      	b.n	8009868 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8009842:	68fb      	ldr	r3, [r7, #12]
 8009844:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009846:	68fb      	ldr	r3, [r7, #12]
 8009848:	681b      	ldr	r3, [r3, #0]
 800984a:	330c      	adds	r3, #12
 800984c:	7812      	ldrb	r2, [r2, #0]
 800984e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8009850:	68fb      	ldr	r3, [r7, #12]
 8009852:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009854:	1c5a      	adds	r2, r3, #1
 8009856:	68fb      	ldr	r3, [r7, #12]
 8009858:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800985a:	68fb      	ldr	r3, [r7, #12]
 800985c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800985e:	b29b      	uxth	r3, r3
 8009860:	3b01      	subs	r3, #1
 8009862:	b29a      	uxth	r2, r3
 8009864:	68fb      	ldr	r3, [r7, #12]
 8009866:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8009868:	2300      	movs	r3, #0
 800986a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800986c:	68fb      	ldr	r3, [r7, #12]
 800986e:	681b      	ldr	r3, [r3, #0]
 8009870:	689b      	ldr	r3, [r3, #8]
 8009872:	f003 0301 	and.w	r3, r3, #1
 8009876:	2b01      	cmp	r3, #1
 8009878:	d148      	bne.n	800990c <HAL_SPI_TransmitReceive+0x3aa>
 800987a:	68fb      	ldr	r3, [r7, #12]
 800987c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009880:	b29b      	uxth	r3, r3
 8009882:	2b00      	cmp	r3, #0
 8009884:	d042      	beq.n	800990c <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8009886:	68fb      	ldr	r3, [r7, #12]
 8009888:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800988c:	b29b      	uxth	r3, r3
 800988e:	2b01      	cmp	r3, #1
 8009890:	d923      	bls.n	80098da <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009892:	68fb      	ldr	r3, [r7, #12]
 8009894:	681b      	ldr	r3, [r3, #0]
 8009896:	68da      	ldr	r2, [r3, #12]
 8009898:	68fb      	ldr	r3, [r7, #12]
 800989a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800989c:	b292      	uxth	r2, r2
 800989e:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80098a0:	68fb      	ldr	r3, [r7, #12]
 80098a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80098a4:	1c9a      	adds	r2, r3, #2
 80098a6:	68fb      	ldr	r3, [r7, #12]
 80098a8:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 80098aa:	68fb      	ldr	r3, [r7, #12]
 80098ac:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80098b0:	b29b      	uxth	r3, r3
 80098b2:	3b02      	subs	r3, #2
 80098b4:	b29a      	uxth	r2, r3
 80098b6:	68fb      	ldr	r3, [r7, #12]
 80098b8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 80098bc:	68fb      	ldr	r3, [r7, #12]
 80098be:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80098c2:	b29b      	uxth	r3, r3
 80098c4:	2b01      	cmp	r3, #1
 80098c6:	d81f      	bhi.n	8009908 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80098c8:	68fb      	ldr	r3, [r7, #12]
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	685a      	ldr	r2, [r3, #4]
 80098ce:	68fb      	ldr	r3, [r7, #12]
 80098d0:	681b      	ldr	r3, [r3, #0]
 80098d2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80098d6:	605a      	str	r2, [r3, #4]
 80098d8:	e016      	b.n	8009908 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80098da:	68fb      	ldr	r3, [r7, #12]
 80098dc:	681b      	ldr	r3, [r3, #0]
 80098de:	f103 020c 	add.w	r2, r3, #12
 80098e2:	68fb      	ldr	r3, [r7, #12]
 80098e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80098e6:	7812      	ldrb	r2, [r2, #0]
 80098e8:	b2d2      	uxtb	r2, r2
 80098ea:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80098ec:	68fb      	ldr	r3, [r7, #12]
 80098ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80098f0:	1c5a      	adds	r2, r3, #1
 80098f2:	68fb      	ldr	r3, [r7, #12]
 80098f4:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 80098f6:	68fb      	ldr	r3, [r7, #12]
 80098f8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80098fc:	b29b      	uxth	r3, r3
 80098fe:	3b01      	subs	r3, #1
 8009900:	b29a      	uxth	r2, r3
 8009902:	68fb      	ldr	r3, [r7, #12]
 8009904:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009908:	2301      	movs	r3, #1
 800990a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800990c:	f7fc fc84 	bl	8006218 <HAL_GetTick>
 8009910:	4602      	mov	r2, r0
 8009912:	6a3b      	ldr	r3, [r7, #32]
 8009914:	1ad3      	subs	r3, r2, r3
 8009916:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009918:	429a      	cmp	r2, r3
 800991a:	d803      	bhi.n	8009924 <HAL_SPI_TransmitReceive+0x3c2>
 800991c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800991e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009922:	d102      	bne.n	800992a <HAL_SPI_TransmitReceive+0x3c8>
 8009924:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009926:	2b00      	cmp	r3, #0
 8009928:	d109      	bne.n	800993e <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800992a:	68fb      	ldr	r3, [r7, #12]
 800992c:	2201      	movs	r2, #1
 800992e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8009932:	68fb      	ldr	r3, [r7, #12]
 8009934:	2200      	movs	r2, #0
 8009936:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800993a:	2303      	movs	r3, #3
 800993c:	e02c      	b.n	8009998 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800993e:	68fb      	ldr	r3, [r7, #12]
 8009940:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009942:	b29b      	uxth	r3, r3
 8009944:	2b00      	cmp	r3, #0
 8009946:	f47f af55 	bne.w	80097f4 <HAL_SPI_TransmitReceive+0x292>
 800994a:	68fb      	ldr	r3, [r7, #12]
 800994c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009950:	b29b      	uxth	r3, r3
 8009952:	2b00      	cmp	r3, #0
 8009954:	f47f af4e 	bne.w	80097f4 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009958:	6a3a      	ldr	r2, [r7, #32]
 800995a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800995c:	68f8      	ldr	r0, [r7, #12]
 800995e:	f000 f93d 	bl	8009bdc <SPI_EndRxTxTransaction>
 8009962:	4603      	mov	r3, r0
 8009964:	2b00      	cmp	r3, #0
 8009966:	d008      	beq.n	800997a <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009968:	68fb      	ldr	r3, [r7, #12]
 800996a:	2220      	movs	r2, #32
 800996c:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 800996e:	68fb      	ldr	r3, [r7, #12]
 8009970:	2200      	movs	r2, #0
 8009972:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8009976:	2301      	movs	r3, #1
 8009978:	e00e      	b.n	8009998 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 800997a:	68fb      	ldr	r3, [r7, #12]
 800997c:	2201      	movs	r2, #1
 800997e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8009982:	68fb      	ldr	r3, [r7, #12]
 8009984:	2200      	movs	r2, #0
 8009986:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800998a:	68fb      	ldr	r3, [r7, #12]
 800998c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800998e:	2b00      	cmp	r3, #0
 8009990:	d001      	beq.n	8009996 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8009992:	2301      	movs	r3, #1
 8009994:	e000      	b.n	8009998 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8009996:	2300      	movs	r3, #0
  }
}
 8009998:	4618      	mov	r0, r3
 800999a:	3728      	adds	r7, #40	@ 0x28
 800999c:	46bd      	mov	sp, r7
 800999e:	bd80      	pop	{r7, pc}

080099a0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80099a0:	b580      	push	{r7, lr}
 80099a2:	b088      	sub	sp, #32
 80099a4:	af00      	add	r7, sp, #0
 80099a6:	60f8      	str	r0, [r7, #12]
 80099a8:	60b9      	str	r1, [r7, #8]
 80099aa:	603b      	str	r3, [r7, #0]
 80099ac:	4613      	mov	r3, r2
 80099ae:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80099b0:	f7fc fc32 	bl	8006218 <HAL_GetTick>
 80099b4:	4602      	mov	r2, r0
 80099b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099b8:	1a9b      	subs	r3, r3, r2
 80099ba:	683a      	ldr	r2, [r7, #0]
 80099bc:	4413      	add	r3, r2
 80099be:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80099c0:	f7fc fc2a 	bl	8006218 <HAL_GetTick>
 80099c4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80099c6:	4b39      	ldr	r3, [pc, #228]	@ (8009aac <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80099c8:	681b      	ldr	r3, [r3, #0]
 80099ca:	015b      	lsls	r3, r3, #5
 80099cc:	0d1b      	lsrs	r3, r3, #20
 80099ce:	69fa      	ldr	r2, [r7, #28]
 80099d0:	fb02 f303 	mul.w	r3, r2, r3
 80099d4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80099d6:	e054      	b.n	8009a82 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80099d8:	683b      	ldr	r3, [r7, #0]
 80099da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80099de:	d050      	beq.n	8009a82 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80099e0:	f7fc fc1a 	bl	8006218 <HAL_GetTick>
 80099e4:	4602      	mov	r2, r0
 80099e6:	69bb      	ldr	r3, [r7, #24]
 80099e8:	1ad3      	subs	r3, r2, r3
 80099ea:	69fa      	ldr	r2, [r7, #28]
 80099ec:	429a      	cmp	r2, r3
 80099ee:	d902      	bls.n	80099f6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80099f0:	69fb      	ldr	r3, [r7, #28]
 80099f2:	2b00      	cmp	r3, #0
 80099f4:	d13d      	bne.n	8009a72 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80099f6:	68fb      	ldr	r3, [r7, #12]
 80099f8:	681b      	ldr	r3, [r3, #0]
 80099fa:	685a      	ldr	r2, [r3, #4]
 80099fc:	68fb      	ldr	r3, [r7, #12]
 80099fe:	681b      	ldr	r3, [r3, #0]
 8009a00:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8009a04:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009a06:	68fb      	ldr	r3, [r7, #12]
 8009a08:	685b      	ldr	r3, [r3, #4]
 8009a0a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009a0e:	d111      	bne.n	8009a34 <SPI_WaitFlagStateUntilTimeout+0x94>
 8009a10:	68fb      	ldr	r3, [r7, #12]
 8009a12:	689b      	ldr	r3, [r3, #8]
 8009a14:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009a18:	d004      	beq.n	8009a24 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009a1a:	68fb      	ldr	r3, [r7, #12]
 8009a1c:	689b      	ldr	r3, [r3, #8]
 8009a1e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009a22:	d107      	bne.n	8009a34 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009a24:	68fb      	ldr	r3, [r7, #12]
 8009a26:	681b      	ldr	r3, [r3, #0]
 8009a28:	681a      	ldr	r2, [r3, #0]
 8009a2a:	68fb      	ldr	r3, [r7, #12]
 8009a2c:	681b      	ldr	r3, [r3, #0]
 8009a2e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009a32:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009a34:	68fb      	ldr	r3, [r7, #12]
 8009a36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a38:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009a3c:	d10f      	bne.n	8009a5e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8009a3e:	68fb      	ldr	r3, [r7, #12]
 8009a40:	681b      	ldr	r3, [r3, #0]
 8009a42:	681a      	ldr	r2, [r3, #0]
 8009a44:	68fb      	ldr	r3, [r7, #12]
 8009a46:	681b      	ldr	r3, [r3, #0]
 8009a48:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8009a4c:	601a      	str	r2, [r3, #0]
 8009a4e:	68fb      	ldr	r3, [r7, #12]
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	681a      	ldr	r2, [r3, #0]
 8009a54:	68fb      	ldr	r3, [r7, #12]
 8009a56:	681b      	ldr	r3, [r3, #0]
 8009a58:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8009a5c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8009a5e:	68fb      	ldr	r3, [r7, #12]
 8009a60:	2201      	movs	r2, #1
 8009a62:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009a66:	68fb      	ldr	r3, [r7, #12]
 8009a68:	2200      	movs	r2, #0
 8009a6a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8009a6e:	2303      	movs	r3, #3
 8009a70:	e017      	b.n	8009aa2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8009a72:	697b      	ldr	r3, [r7, #20]
 8009a74:	2b00      	cmp	r3, #0
 8009a76:	d101      	bne.n	8009a7c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8009a78:	2300      	movs	r3, #0
 8009a7a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8009a7c:	697b      	ldr	r3, [r7, #20]
 8009a7e:	3b01      	subs	r3, #1
 8009a80:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009a82:	68fb      	ldr	r3, [r7, #12]
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	689a      	ldr	r2, [r3, #8]
 8009a88:	68bb      	ldr	r3, [r7, #8]
 8009a8a:	4013      	ands	r3, r2
 8009a8c:	68ba      	ldr	r2, [r7, #8]
 8009a8e:	429a      	cmp	r2, r3
 8009a90:	bf0c      	ite	eq
 8009a92:	2301      	moveq	r3, #1
 8009a94:	2300      	movne	r3, #0
 8009a96:	b2db      	uxtb	r3, r3
 8009a98:	461a      	mov	r2, r3
 8009a9a:	79fb      	ldrb	r3, [r7, #7]
 8009a9c:	429a      	cmp	r2, r3
 8009a9e:	d19b      	bne.n	80099d8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8009aa0:	2300      	movs	r3, #0
}
 8009aa2:	4618      	mov	r0, r3
 8009aa4:	3720      	adds	r7, #32
 8009aa6:	46bd      	mov	sp, r7
 8009aa8:	bd80      	pop	{r7, pc}
 8009aaa:	bf00      	nop
 8009aac:	20000264 	.word	0x20000264

08009ab0 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009ab0:	b580      	push	{r7, lr}
 8009ab2:	b08a      	sub	sp, #40	@ 0x28
 8009ab4:	af00      	add	r7, sp, #0
 8009ab6:	60f8      	str	r0, [r7, #12]
 8009ab8:	60b9      	str	r1, [r7, #8]
 8009aba:	607a      	str	r2, [r7, #4]
 8009abc:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8009abe:	2300      	movs	r3, #0
 8009ac0:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8009ac2:	f7fc fba9 	bl	8006218 <HAL_GetTick>
 8009ac6:	4602      	mov	r2, r0
 8009ac8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009aca:	1a9b      	subs	r3, r3, r2
 8009acc:	683a      	ldr	r2, [r7, #0]
 8009ace:	4413      	add	r3, r2
 8009ad0:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8009ad2:	f7fc fba1 	bl	8006218 <HAL_GetTick>
 8009ad6:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8009ad8:	68fb      	ldr	r3, [r7, #12]
 8009ada:	681b      	ldr	r3, [r3, #0]
 8009adc:	330c      	adds	r3, #12
 8009ade:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8009ae0:	4b3d      	ldr	r3, [pc, #244]	@ (8009bd8 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8009ae2:	681a      	ldr	r2, [r3, #0]
 8009ae4:	4613      	mov	r3, r2
 8009ae6:	009b      	lsls	r3, r3, #2
 8009ae8:	4413      	add	r3, r2
 8009aea:	00da      	lsls	r2, r3, #3
 8009aec:	1ad3      	subs	r3, r2, r3
 8009aee:	0d1b      	lsrs	r3, r3, #20
 8009af0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009af2:	fb02 f303 	mul.w	r3, r2, r3
 8009af6:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8009af8:	e060      	b.n	8009bbc <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8009afa:	68bb      	ldr	r3, [r7, #8]
 8009afc:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8009b00:	d107      	bne.n	8009b12 <SPI_WaitFifoStateUntilTimeout+0x62>
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	2b00      	cmp	r3, #0
 8009b06:	d104      	bne.n	8009b12 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8009b08:	69fb      	ldr	r3, [r7, #28]
 8009b0a:	781b      	ldrb	r3, [r3, #0]
 8009b0c:	b2db      	uxtb	r3, r3
 8009b0e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8009b10:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8009b12:	683b      	ldr	r3, [r7, #0]
 8009b14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b18:	d050      	beq.n	8009bbc <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8009b1a:	f7fc fb7d 	bl	8006218 <HAL_GetTick>
 8009b1e:	4602      	mov	r2, r0
 8009b20:	6a3b      	ldr	r3, [r7, #32]
 8009b22:	1ad3      	subs	r3, r2, r3
 8009b24:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009b26:	429a      	cmp	r2, r3
 8009b28:	d902      	bls.n	8009b30 <SPI_WaitFifoStateUntilTimeout+0x80>
 8009b2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b2c:	2b00      	cmp	r3, #0
 8009b2e:	d13d      	bne.n	8009bac <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009b30:	68fb      	ldr	r3, [r7, #12]
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	685a      	ldr	r2, [r3, #4]
 8009b36:	68fb      	ldr	r3, [r7, #12]
 8009b38:	681b      	ldr	r3, [r3, #0]
 8009b3a:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8009b3e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009b40:	68fb      	ldr	r3, [r7, #12]
 8009b42:	685b      	ldr	r3, [r3, #4]
 8009b44:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009b48:	d111      	bne.n	8009b6e <SPI_WaitFifoStateUntilTimeout+0xbe>
 8009b4a:	68fb      	ldr	r3, [r7, #12]
 8009b4c:	689b      	ldr	r3, [r3, #8]
 8009b4e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009b52:	d004      	beq.n	8009b5e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009b54:	68fb      	ldr	r3, [r7, #12]
 8009b56:	689b      	ldr	r3, [r3, #8]
 8009b58:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009b5c:	d107      	bne.n	8009b6e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009b5e:	68fb      	ldr	r3, [r7, #12]
 8009b60:	681b      	ldr	r3, [r3, #0]
 8009b62:	681a      	ldr	r2, [r3, #0]
 8009b64:	68fb      	ldr	r3, [r7, #12]
 8009b66:	681b      	ldr	r3, [r3, #0]
 8009b68:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009b6c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009b6e:	68fb      	ldr	r3, [r7, #12]
 8009b70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b72:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009b76:	d10f      	bne.n	8009b98 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8009b78:	68fb      	ldr	r3, [r7, #12]
 8009b7a:	681b      	ldr	r3, [r3, #0]
 8009b7c:	681a      	ldr	r2, [r3, #0]
 8009b7e:	68fb      	ldr	r3, [r7, #12]
 8009b80:	681b      	ldr	r3, [r3, #0]
 8009b82:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8009b86:	601a      	str	r2, [r3, #0]
 8009b88:	68fb      	ldr	r3, [r7, #12]
 8009b8a:	681b      	ldr	r3, [r3, #0]
 8009b8c:	681a      	ldr	r2, [r3, #0]
 8009b8e:	68fb      	ldr	r3, [r7, #12]
 8009b90:	681b      	ldr	r3, [r3, #0]
 8009b92:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8009b96:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8009b98:	68fb      	ldr	r3, [r7, #12]
 8009b9a:	2201      	movs	r2, #1
 8009b9c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009ba0:	68fb      	ldr	r3, [r7, #12]
 8009ba2:	2200      	movs	r2, #0
 8009ba4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8009ba8:	2303      	movs	r3, #3
 8009baa:	e010      	b.n	8009bce <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8009bac:	69bb      	ldr	r3, [r7, #24]
 8009bae:	2b00      	cmp	r3, #0
 8009bb0:	d101      	bne.n	8009bb6 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8009bb2:	2300      	movs	r3, #0
 8009bb4:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8009bb6:	69bb      	ldr	r3, [r7, #24]
 8009bb8:	3b01      	subs	r3, #1
 8009bba:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8009bbc:	68fb      	ldr	r3, [r7, #12]
 8009bbe:	681b      	ldr	r3, [r3, #0]
 8009bc0:	689a      	ldr	r2, [r3, #8]
 8009bc2:	68bb      	ldr	r3, [r7, #8]
 8009bc4:	4013      	ands	r3, r2
 8009bc6:	687a      	ldr	r2, [r7, #4]
 8009bc8:	429a      	cmp	r2, r3
 8009bca:	d196      	bne.n	8009afa <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8009bcc:	2300      	movs	r3, #0
}
 8009bce:	4618      	mov	r0, r3
 8009bd0:	3728      	adds	r7, #40	@ 0x28
 8009bd2:	46bd      	mov	sp, r7
 8009bd4:	bd80      	pop	{r7, pc}
 8009bd6:	bf00      	nop
 8009bd8:	20000264 	.word	0x20000264

08009bdc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8009bdc:	b580      	push	{r7, lr}
 8009bde:	b086      	sub	sp, #24
 8009be0:	af02      	add	r7, sp, #8
 8009be2:	60f8      	str	r0, [r7, #12]
 8009be4:	60b9      	str	r1, [r7, #8]
 8009be6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	9300      	str	r3, [sp, #0]
 8009bec:	68bb      	ldr	r3, [r7, #8]
 8009bee:	2200      	movs	r2, #0
 8009bf0:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8009bf4:	68f8      	ldr	r0, [r7, #12]
 8009bf6:	f7ff ff5b 	bl	8009ab0 <SPI_WaitFifoStateUntilTimeout>
 8009bfa:	4603      	mov	r3, r0
 8009bfc:	2b00      	cmp	r3, #0
 8009bfe:	d007      	beq.n	8009c10 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009c00:	68fb      	ldr	r3, [r7, #12]
 8009c02:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009c04:	f043 0220 	orr.w	r2, r3, #32
 8009c08:	68fb      	ldr	r3, [r7, #12]
 8009c0a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8009c0c:	2303      	movs	r3, #3
 8009c0e:	e027      	b.n	8009c60 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	9300      	str	r3, [sp, #0]
 8009c14:	68bb      	ldr	r3, [r7, #8]
 8009c16:	2200      	movs	r2, #0
 8009c18:	2180      	movs	r1, #128	@ 0x80
 8009c1a:	68f8      	ldr	r0, [r7, #12]
 8009c1c:	f7ff fec0 	bl	80099a0 <SPI_WaitFlagStateUntilTimeout>
 8009c20:	4603      	mov	r3, r0
 8009c22:	2b00      	cmp	r3, #0
 8009c24:	d007      	beq.n	8009c36 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009c26:	68fb      	ldr	r3, [r7, #12]
 8009c28:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009c2a:	f043 0220 	orr.w	r2, r3, #32
 8009c2e:	68fb      	ldr	r3, [r7, #12]
 8009c30:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8009c32:	2303      	movs	r3, #3
 8009c34:	e014      	b.n	8009c60 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	9300      	str	r3, [sp, #0]
 8009c3a:	68bb      	ldr	r3, [r7, #8]
 8009c3c:	2200      	movs	r2, #0
 8009c3e:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8009c42:	68f8      	ldr	r0, [r7, #12]
 8009c44:	f7ff ff34 	bl	8009ab0 <SPI_WaitFifoStateUntilTimeout>
 8009c48:	4603      	mov	r3, r0
 8009c4a:	2b00      	cmp	r3, #0
 8009c4c:	d007      	beq.n	8009c5e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009c4e:	68fb      	ldr	r3, [r7, #12]
 8009c50:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009c52:	f043 0220 	orr.w	r2, r3, #32
 8009c56:	68fb      	ldr	r3, [r7, #12]
 8009c58:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8009c5a:	2303      	movs	r3, #3
 8009c5c:	e000      	b.n	8009c60 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8009c5e:	2300      	movs	r3, #0
}
 8009c60:	4618      	mov	r0, r3
 8009c62:	3710      	adds	r7, #16
 8009c64:	46bd      	mov	sp, r7
 8009c66:	bd80      	pop	{r7, pc}

08009c68 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009c68:	b580      	push	{r7, lr}
 8009c6a:	b082      	sub	sp, #8
 8009c6c:	af00      	add	r7, sp, #0
 8009c6e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	2b00      	cmp	r3, #0
 8009c74:	d101      	bne.n	8009c7a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009c76:	2301      	movs	r3, #1
 8009c78:	e054      	b.n	8009d24 <HAL_TIM_Base_Init+0xbc>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009c80:	b2db      	uxtb	r3, r3
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	d111      	bne.n	8009caa <HAL_TIM_Base_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	2200      	movs	r2, #0
 8009c8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8009c8e:	6878      	ldr	r0, [r7, #4]
 8009c90:	f001 ffd4 	bl	800bc3c <TIM_ResetCallback>

    if (htim->Base_MspInitCallback == NULL)
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	d102      	bne.n	8009ca2 <HAL_TIM_Base_Init+0x3a>
    {
      htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	4a23      	ldr	r2, [pc, #140]	@ (8009d2c <HAL_TIM_Base_Init+0xc4>)
 8009ca0:	64da      	str	r2, [r3, #76]	@ 0x4c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009ca6:	6878      	ldr	r0, [r7, #4]
 8009ca8:	4798      	blx	r3
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	2202      	movs	r2, #2
 8009cae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	681a      	ldr	r2, [r3, #0]
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	3304      	adds	r3, #4
 8009cba:	4619      	mov	r1, r3
 8009cbc:	4610      	mov	r0, r2
 8009cbe:	f001 fb1d 	bl	800b2fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	2201      	movs	r2, #1
 8009cc6:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	2201      	movs	r2, #1
 8009cce:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	2201      	movs	r2, #1
 8009cd6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	2201      	movs	r2, #1
 8009cde:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	2201      	movs	r2, #1
 8009ce6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	2201      	movs	r2, #1
 8009cee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	2201      	movs	r2, #1
 8009cf6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	2201      	movs	r2, #1
 8009cfe:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	2201      	movs	r2, #1
 8009d06:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	2201      	movs	r2, #1
 8009d0e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	2201      	movs	r2, #1
 8009d16:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	2201      	movs	r2, #1
 8009d1e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009d22:	2300      	movs	r3, #0
}
 8009d24:	4618      	mov	r0, r3
 8009d26:	3708      	adds	r7, #8
 8009d28:	46bd      	mov	sp, r7
 8009d2a:	bd80      	pop	{r7, pc}
 8009d2c:	08005c51 	.word	0x08005c51

08009d30 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8009d30:	b480      	push	{r7}
 8009d32:	b085      	sub	sp, #20
 8009d34:	af00      	add	r7, sp, #0
 8009d36:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009d3e:	b2db      	uxtb	r3, r3
 8009d40:	2b01      	cmp	r3, #1
 8009d42:	d001      	beq.n	8009d48 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8009d44:	2301      	movs	r3, #1
 8009d46:	e04c      	b.n	8009de2 <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	2202      	movs	r2, #2
 8009d4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	681b      	ldr	r3, [r3, #0]
 8009d54:	4a26      	ldr	r2, [pc, #152]	@ (8009df0 <HAL_TIM_Base_Start+0xc0>)
 8009d56:	4293      	cmp	r3, r2
 8009d58:	d022      	beq.n	8009da0 <HAL_TIM_Base_Start+0x70>
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	681b      	ldr	r3, [r3, #0]
 8009d5e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009d62:	d01d      	beq.n	8009da0 <HAL_TIM_Base_Start+0x70>
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	681b      	ldr	r3, [r3, #0]
 8009d68:	4a22      	ldr	r2, [pc, #136]	@ (8009df4 <HAL_TIM_Base_Start+0xc4>)
 8009d6a:	4293      	cmp	r3, r2
 8009d6c:	d018      	beq.n	8009da0 <HAL_TIM_Base_Start+0x70>
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	4a21      	ldr	r2, [pc, #132]	@ (8009df8 <HAL_TIM_Base_Start+0xc8>)
 8009d74:	4293      	cmp	r3, r2
 8009d76:	d013      	beq.n	8009da0 <HAL_TIM_Base_Start+0x70>
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	681b      	ldr	r3, [r3, #0]
 8009d7c:	4a1f      	ldr	r2, [pc, #124]	@ (8009dfc <HAL_TIM_Base_Start+0xcc>)
 8009d7e:	4293      	cmp	r3, r2
 8009d80:	d00e      	beq.n	8009da0 <HAL_TIM_Base_Start+0x70>
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	4a1e      	ldr	r2, [pc, #120]	@ (8009e00 <HAL_TIM_Base_Start+0xd0>)
 8009d88:	4293      	cmp	r3, r2
 8009d8a:	d009      	beq.n	8009da0 <HAL_TIM_Base_Start+0x70>
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	681b      	ldr	r3, [r3, #0]
 8009d90:	4a1c      	ldr	r2, [pc, #112]	@ (8009e04 <HAL_TIM_Base_Start+0xd4>)
 8009d92:	4293      	cmp	r3, r2
 8009d94:	d004      	beq.n	8009da0 <HAL_TIM_Base_Start+0x70>
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	681b      	ldr	r3, [r3, #0]
 8009d9a:	4a1b      	ldr	r2, [pc, #108]	@ (8009e08 <HAL_TIM_Base_Start+0xd8>)
 8009d9c:	4293      	cmp	r3, r2
 8009d9e:	d115      	bne.n	8009dcc <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	689a      	ldr	r2, [r3, #8]
 8009da6:	4b19      	ldr	r3, [pc, #100]	@ (8009e0c <HAL_TIM_Base_Start+0xdc>)
 8009da8:	4013      	ands	r3, r2
 8009daa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009dac:	68fb      	ldr	r3, [r7, #12]
 8009dae:	2b06      	cmp	r3, #6
 8009db0:	d015      	beq.n	8009dde <HAL_TIM_Base_Start+0xae>
 8009db2:	68fb      	ldr	r3, [r7, #12]
 8009db4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009db8:	d011      	beq.n	8009dde <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	681b      	ldr	r3, [r3, #0]
 8009dbe:	681a      	ldr	r2, [r3, #0]
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	681b      	ldr	r3, [r3, #0]
 8009dc4:	f042 0201 	orr.w	r2, r2, #1
 8009dc8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009dca:	e008      	b.n	8009dde <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	681b      	ldr	r3, [r3, #0]
 8009dd0:	681a      	ldr	r2, [r3, #0]
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	681b      	ldr	r3, [r3, #0]
 8009dd6:	f042 0201 	orr.w	r2, r2, #1
 8009dda:	601a      	str	r2, [r3, #0]
 8009ddc:	e000      	b.n	8009de0 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009dde:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009de0:	2300      	movs	r3, #0
}
 8009de2:	4618      	mov	r0, r3
 8009de4:	3714      	adds	r7, #20
 8009de6:	46bd      	mov	sp, r7
 8009de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dec:	4770      	bx	lr
 8009dee:	bf00      	nop
 8009df0:	40012c00 	.word	0x40012c00
 8009df4:	40000400 	.word	0x40000400
 8009df8:	40000800 	.word	0x40000800
 8009dfc:	40000c00 	.word	0x40000c00
 8009e00:	40013400 	.word	0x40013400
 8009e04:	40014000 	.word	0x40014000
 8009e08:	40015000 	.word	0x40015000
 8009e0c:	00010007 	.word	0x00010007

08009e10 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009e10:	b480      	push	{r7}
 8009e12:	b085      	sub	sp, #20
 8009e14:	af00      	add	r7, sp, #0
 8009e16:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009e1e:	b2db      	uxtb	r3, r3
 8009e20:	2b01      	cmp	r3, #1
 8009e22:	d001      	beq.n	8009e28 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8009e24:	2301      	movs	r3, #1
 8009e26:	e054      	b.n	8009ed2 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	2202      	movs	r2, #2
 8009e2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	681b      	ldr	r3, [r3, #0]
 8009e34:	68da      	ldr	r2, [r3, #12]
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	681b      	ldr	r3, [r3, #0]
 8009e3a:	f042 0201 	orr.w	r2, r2, #1
 8009e3e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	681b      	ldr	r3, [r3, #0]
 8009e44:	4a26      	ldr	r2, [pc, #152]	@ (8009ee0 <HAL_TIM_Base_Start_IT+0xd0>)
 8009e46:	4293      	cmp	r3, r2
 8009e48:	d022      	beq.n	8009e90 <HAL_TIM_Base_Start_IT+0x80>
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	681b      	ldr	r3, [r3, #0]
 8009e4e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009e52:	d01d      	beq.n	8009e90 <HAL_TIM_Base_Start_IT+0x80>
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	681b      	ldr	r3, [r3, #0]
 8009e58:	4a22      	ldr	r2, [pc, #136]	@ (8009ee4 <HAL_TIM_Base_Start_IT+0xd4>)
 8009e5a:	4293      	cmp	r3, r2
 8009e5c:	d018      	beq.n	8009e90 <HAL_TIM_Base_Start_IT+0x80>
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	681b      	ldr	r3, [r3, #0]
 8009e62:	4a21      	ldr	r2, [pc, #132]	@ (8009ee8 <HAL_TIM_Base_Start_IT+0xd8>)
 8009e64:	4293      	cmp	r3, r2
 8009e66:	d013      	beq.n	8009e90 <HAL_TIM_Base_Start_IT+0x80>
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	681b      	ldr	r3, [r3, #0]
 8009e6c:	4a1f      	ldr	r2, [pc, #124]	@ (8009eec <HAL_TIM_Base_Start_IT+0xdc>)
 8009e6e:	4293      	cmp	r3, r2
 8009e70:	d00e      	beq.n	8009e90 <HAL_TIM_Base_Start_IT+0x80>
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	681b      	ldr	r3, [r3, #0]
 8009e76:	4a1e      	ldr	r2, [pc, #120]	@ (8009ef0 <HAL_TIM_Base_Start_IT+0xe0>)
 8009e78:	4293      	cmp	r3, r2
 8009e7a:	d009      	beq.n	8009e90 <HAL_TIM_Base_Start_IT+0x80>
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	681b      	ldr	r3, [r3, #0]
 8009e80:	4a1c      	ldr	r2, [pc, #112]	@ (8009ef4 <HAL_TIM_Base_Start_IT+0xe4>)
 8009e82:	4293      	cmp	r3, r2
 8009e84:	d004      	beq.n	8009e90 <HAL_TIM_Base_Start_IT+0x80>
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	681b      	ldr	r3, [r3, #0]
 8009e8a:	4a1b      	ldr	r2, [pc, #108]	@ (8009ef8 <HAL_TIM_Base_Start_IT+0xe8>)
 8009e8c:	4293      	cmp	r3, r2
 8009e8e:	d115      	bne.n	8009ebc <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	681b      	ldr	r3, [r3, #0]
 8009e94:	689a      	ldr	r2, [r3, #8]
 8009e96:	4b19      	ldr	r3, [pc, #100]	@ (8009efc <HAL_TIM_Base_Start_IT+0xec>)
 8009e98:	4013      	ands	r3, r2
 8009e9a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009e9c:	68fb      	ldr	r3, [r7, #12]
 8009e9e:	2b06      	cmp	r3, #6
 8009ea0:	d015      	beq.n	8009ece <HAL_TIM_Base_Start_IT+0xbe>
 8009ea2:	68fb      	ldr	r3, [r7, #12]
 8009ea4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009ea8:	d011      	beq.n	8009ece <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	681b      	ldr	r3, [r3, #0]
 8009eae:	681a      	ldr	r2, [r3, #0]
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	681b      	ldr	r3, [r3, #0]
 8009eb4:	f042 0201 	orr.w	r2, r2, #1
 8009eb8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009eba:	e008      	b.n	8009ece <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	681b      	ldr	r3, [r3, #0]
 8009ec0:	681a      	ldr	r2, [r3, #0]
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	681b      	ldr	r3, [r3, #0]
 8009ec6:	f042 0201 	orr.w	r2, r2, #1
 8009eca:	601a      	str	r2, [r3, #0]
 8009ecc:	e000      	b.n	8009ed0 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009ece:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009ed0:	2300      	movs	r3, #0
}
 8009ed2:	4618      	mov	r0, r3
 8009ed4:	3714      	adds	r7, #20
 8009ed6:	46bd      	mov	sp, r7
 8009ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009edc:	4770      	bx	lr
 8009ede:	bf00      	nop
 8009ee0:	40012c00 	.word	0x40012c00
 8009ee4:	40000400 	.word	0x40000400
 8009ee8:	40000800 	.word	0x40000800
 8009eec:	40000c00 	.word	0x40000c00
 8009ef0:	40013400 	.word	0x40013400
 8009ef4:	40014000 	.word	0x40014000
 8009ef8:	40015000 	.word	0x40015000
 8009efc:	00010007 	.word	0x00010007

08009f00 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8009f00:	b580      	push	{r7, lr}
 8009f02:	b082      	sub	sp, #8
 8009f04:	af00      	add	r7, sp, #0
 8009f06:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	2b00      	cmp	r3, #0
 8009f0c:	d101      	bne.n	8009f12 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8009f0e:	2301      	movs	r3, #1
 8009f10:	e054      	b.n	8009fbc <HAL_TIM_OC_Init+0xbc>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009f18:	b2db      	uxtb	r3, r3
 8009f1a:	2b00      	cmp	r3, #0
 8009f1c:	d111      	bne.n	8009f42 <HAL_TIM_OC_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	2200      	movs	r2, #0
 8009f22:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8009f26:	6878      	ldr	r0, [r7, #4]
 8009f28:	f001 fe88 	bl	800bc3c <TIM_ResetCallback>

    if (htim->OC_MspInitCallback == NULL)
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009f30:	2b00      	cmp	r3, #0
 8009f32:	d102      	bne.n	8009f3a <HAL_TIM_OC_Init+0x3a>
    {
      htim->OC_MspInitCallback = HAL_TIM_OC_MspInit;
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	4a23      	ldr	r2, [pc, #140]	@ (8009fc4 <HAL_TIM_OC_Init+0xc4>)
 8009f38:	65da      	str	r2, [r3, #92]	@ 0x5c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009f3e:	6878      	ldr	r0, [r7, #4]
 8009f40:	4798      	blx	r3
    HAL_TIM_OC_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	2202      	movs	r2, #2
 8009f46:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	681a      	ldr	r2, [r3, #0]
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	3304      	adds	r3, #4
 8009f52:	4619      	mov	r1, r3
 8009f54:	4610      	mov	r0, r2
 8009f56:	f001 f9d1 	bl	800b2fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	2201      	movs	r2, #1
 8009f5e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	2201      	movs	r2, #1
 8009f66:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	2201      	movs	r2, #1
 8009f6e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	2201      	movs	r2, #1
 8009f76:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	2201      	movs	r2, #1
 8009f7e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	2201      	movs	r2, #1
 8009f86:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	2201      	movs	r2, #1
 8009f8e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	2201      	movs	r2, #1
 8009f96:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	2201      	movs	r2, #1
 8009f9e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	2201      	movs	r2, #1
 8009fa6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	2201      	movs	r2, #1
 8009fae:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	2201      	movs	r2, #1
 8009fb6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009fba:	2300      	movs	r3, #0
}
 8009fbc:	4618      	mov	r0, r3
 8009fbe:	3708      	adds	r7, #8
 8009fc0:	46bd      	mov	sp, r7
 8009fc2:	bd80      	pop	{r7, pc}
 8009fc4:	08009fc9 	.word	0x08009fc9

08009fc8 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8009fc8:	b480      	push	{r7}
 8009fca:	b083      	sub	sp, #12
 8009fcc:	af00      	add	r7, sp, #0
 8009fce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8009fd0:	bf00      	nop
 8009fd2:	370c      	adds	r7, #12
 8009fd4:	46bd      	mov	sp, r7
 8009fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fda:	4770      	bx	lr

08009fdc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8009fdc:	b580      	push	{r7, lr}
 8009fde:	b082      	sub	sp, #8
 8009fe0:	af00      	add	r7, sp, #0
 8009fe2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	2b00      	cmp	r3, #0
 8009fe8:	d101      	bne.n	8009fee <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8009fea:	2301      	movs	r3, #1
 8009fec:	e054      	b.n	800a098 <HAL_TIM_PWM_Init+0xbc>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009ff4:	b2db      	uxtb	r3, r3
 8009ff6:	2b00      	cmp	r3, #0
 8009ff8:	d111      	bne.n	800a01e <HAL_TIM_PWM_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	2200      	movs	r2, #0
 8009ffe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 800a002:	6878      	ldr	r0, [r7, #4]
 800a004:	f001 fe1a 	bl	800bc3c <TIM_ResetCallback>

    if (htim->PWM_MspInitCallback == NULL)
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a00c:	2b00      	cmp	r3, #0
 800a00e:	d102      	bne.n	800a016 <HAL_TIM_PWM_Init+0x3a>
    {
      htim->PWM_MspInitCallback = HAL_TIM_PWM_MspInit;
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	4a23      	ldr	r2, [pc, #140]	@ (800a0a0 <HAL_TIM_PWM_Init+0xc4>)
 800a014:	665a      	str	r2, [r3, #100]	@ 0x64
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a01a:	6878      	ldr	r0, [r7, #4]
 800a01c:	4798      	blx	r3
    HAL_TIM_PWM_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	2202      	movs	r2, #2
 800a022:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	681a      	ldr	r2, [r3, #0]
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	3304      	adds	r3, #4
 800a02e:	4619      	mov	r1, r3
 800a030:	4610      	mov	r0, r2
 800a032:	f001 f963 	bl	800b2fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	2201      	movs	r2, #1
 800a03a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	2201      	movs	r2, #1
 800a042:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	2201      	movs	r2, #1
 800a04a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	2201      	movs	r2, #1
 800a052:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	2201      	movs	r2, #1
 800a05a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	2201      	movs	r2, #1
 800a062:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	2201      	movs	r2, #1
 800a06a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	2201      	movs	r2, #1
 800a072:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	2201      	movs	r2, #1
 800a07a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	2201      	movs	r2, #1
 800a082:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	2201      	movs	r2, #1
 800a08a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	2201      	movs	r2, #1
 800a092:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a096:	2300      	movs	r3, #0
}
 800a098:	4618      	mov	r0, r3
 800a09a:	3708      	adds	r7, #8
 800a09c:	46bd      	mov	sp, r7
 800a09e:	bd80      	pop	{r7, pc}
 800a0a0:	0800a0a5 	.word	0x0800a0a5

0800a0a4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800a0a4:	b480      	push	{r7}
 800a0a6:	b083      	sub	sp, #12
 800a0a8:	af00      	add	r7, sp, #0
 800a0aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800a0ac:	bf00      	nop
 800a0ae:	370c      	adds	r7, #12
 800a0b0:	46bd      	mov	sp, r7
 800a0b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0b6:	4770      	bx	lr

0800a0b8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a0b8:	b580      	push	{r7, lr}
 800a0ba:	b084      	sub	sp, #16
 800a0bc:	af00      	add	r7, sp, #0
 800a0be:	6078      	str	r0, [r7, #4]
 800a0c0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800a0c2:	683b      	ldr	r3, [r7, #0]
 800a0c4:	2b00      	cmp	r3, #0
 800a0c6:	d109      	bne.n	800a0dc <HAL_TIM_PWM_Start+0x24>
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800a0ce:	b2db      	uxtb	r3, r3
 800a0d0:	2b01      	cmp	r3, #1
 800a0d2:	bf14      	ite	ne
 800a0d4:	2301      	movne	r3, #1
 800a0d6:	2300      	moveq	r3, #0
 800a0d8:	b2db      	uxtb	r3, r3
 800a0da:	e03c      	b.n	800a156 <HAL_TIM_PWM_Start+0x9e>
 800a0dc:	683b      	ldr	r3, [r7, #0]
 800a0de:	2b04      	cmp	r3, #4
 800a0e0:	d109      	bne.n	800a0f6 <HAL_TIM_PWM_Start+0x3e>
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800a0e8:	b2db      	uxtb	r3, r3
 800a0ea:	2b01      	cmp	r3, #1
 800a0ec:	bf14      	ite	ne
 800a0ee:	2301      	movne	r3, #1
 800a0f0:	2300      	moveq	r3, #0
 800a0f2:	b2db      	uxtb	r3, r3
 800a0f4:	e02f      	b.n	800a156 <HAL_TIM_PWM_Start+0x9e>
 800a0f6:	683b      	ldr	r3, [r7, #0]
 800a0f8:	2b08      	cmp	r3, #8
 800a0fa:	d109      	bne.n	800a110 <HAL_TIM_PWM_Start+0x58>
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a102:	b2db      	uxtb	r3, r3
 800a104:	2b01      	cmp	r3, #1
 800a106:	bf14      	ite	ne
 800a108:	2301      	movne	r3, #1
 800a10a:	2300      	moveq	r3, #0
 800a10c:	b2db      	uxtb	r3, r3
 800a10e:	e022      	b.n	800a156 <HAL_TIM_PWM_Start+0x9e>
 800a110:	683b      	ldr	r3, [r7, #0]
 800a112:	2b0c      	cmp	r3, #12
 800a114:	d109      	bne.n	800a12a <HAL_TIM_PWM_Start+0x72>
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a11c:	b2db      	uxtb	r3, r3
 800a11e:	2b01      	cmp	r3, #1
 800a120:	bf14      	ite	ne
 800a122:	2301      	movne	r3, #1
 800a124:	2300      	moveq	r3, #0
 800a126:	b2db      	uxtb	r3, r3
 800a128:	e015      	b.n	800a156 <HAL_TIM_PWM_Start+0x9e>
 800a12a:	683b      	ldr	r3, [r7, #0]
 800a12c:	2b10      	cmp	r3, #16
 800a12e:	d109      	bne.n	800a144 <HAL_TIM_PWM_Start+0x8c>
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a136:	b2db      	uxtb	r3, r3
 800a138:	2b01      	cmp	r3, #1
 800a13a:	bf14      	ite	ne
 800a13c:	2301      	movne	r3, #1
 800a13e:	2300      	moveq	r3, #0
 800a140:	b2db      	uxtb	r3, r3
 800a142:	e008      	b.n	800a156 <HAL_TIM_PWM_Start+0x9e>
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800a14a:	b2db      	uxtb	r3, r3
 800a14c:	2b01      	cmp	r3, #1
 800a14e:	bf14      	ite	ne
 800a150:	2301      	movne	r3, #1
 800a152:	2300      	moveq	r3, #0
 800a154:	b2db      	uxtb	r3, r3
 800a156:	2b00      	cmp	r3, #0
 800a158:	d001      	beq.n	800a15e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800a15a:	2301      	movs	r3, #1
 800a15c:	e0a6      	b.n	800a2ac <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a15e:	683b      	ldr	r3, [r7, #0]
 800a160:	2b00      	cmp	r3, #0
 800a162:	d104      	bne.n	800a16e <HAL_TIM_PWM_Start+0xb6>
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	2202      	movs	r2, #2
 800a168:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a16c:	e023      	b.n	800a1b6 <HAL_TIM_PWM_Start+0xfe>
 800a16e:	683b      	ldr	r3, [r7, #0]
 800a170:	2b04      	cmp	r3, #4
 800a172:	d104      	bne.n	800a17e <HAL_TIM_PWM_Start+0xc6>
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	2202      	movs	r2, #2
 800a178:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a17c:	e01b      	b.n	800a1b6 <HAL_TIM_PWM_Start+0xfe>
 800a17e:	683b      	ldr	r3, [r7, #0]
 800a180:	2b08      	cmp	r3, #8
 800a182:	d104      	bne.n	800a18e <HAL_TIM_PWM_Start+0xd6>
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	2202      	movs	r2, #2
 800a188:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a18c:	e013      	b.n	800a1b6 <HAL_TIM_PWM_Start+0xfe>
 800a18e:	683b      	ldr	r3, [r7, #0]
 800a190:	2b0c      	cmp	r3, #12
 800a192:	d104      	bne.n	800a19e <HAL_TIM_PWM_Start+0xe6>
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	2202      	movs	r2, #2
 800a198:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a19c:	e00b      	b.n	800a1b6 <HAL_TIM_PWM_Start+0xfe>
 800a19e:	683b      	ldr	r3, [r7, #0]
 800a1a0:	2b10      	cmp	r3, #16
 800a1a2:	d104      	bne.n	800a1ae <HAL_TIM_PWM_Start+0xf6>
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	2202      	movs	r2, #2
 800a1a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a1ac:	e003      	b.n	800a1b6 <HAL_TIM_PWM_Start+0xfe>
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	2202      	movs	r2, #2
 800a1b2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	681b      	ldr	r3, [r3, #0]
 800a1ba:	2201      	movs	r2, #1
 800a1bc:	6839      	ldr	r1, [r7, #0]
 800a1be:	4618      	mov	r0, r3
 800a1c0:	f001 fd16 	bl	800bbf0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	681b      	ldr	r3, [r3, #0]
 800a1c8:	4a3a      	ldr	r2, [pc, #232]	@ (800a2b4 <HAL_TIM_PWM_Start+0x1fc>)
 800a1ca:	4293      	cmp	r3, r2
 800a1cc:	d018      	beq.n	800a200 <HAL_TIM_PWM_Start+0x148>
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	681b      	ldr	r3, [r3, #0]
 800a1d2:	4a39      	ldr	r2, [pc, #228]	@ (800a2b8 <HAL_TIM_PWM_Start+0x200>)
 800a1d4:	4293      	cmp	r3, r2
 800a1d6:	d013      	beq.n	800a200 <HAL_TIM_PWM_Start+0x148>
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	681b      	ldr	r3, [r3, #0]
 800a1dc:	4a37      	ldr	r2, [pc, #220]	@ (800a2bc <HAL_TIM_PWM_Start+0x204>)
 800a1de:	4293      	cmp	r3, r2
 800a1e0:	d00e      	beq.n	800a200 <HAL_TIM_PWM_Start+0x148>
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	681b      	ldr	r3, [r3, #0]
 800a1e6:	4a36      	ldr	r2, [pc, #216]	@ (800a2c0 <HAL_TIM_PWM_Start+0x208>)
 800a1e8:	4293      	cmp	r3, r2
 800a1ea:	d009      	beq.n	800a200 <HAL_TIM_PWM_Start+0x148>
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	681b      	ldr	r3, [r3, #0]
 800a1f0:	4a34      	ldr	r2, [pc, #208]	@ (800a2c4 <HAL_TIM_PWM_Start+0x20c>)
 800a1f2:	4293      	cmp	r3, r2
 800a1f4:	d004      	beq.n	800a200 <HAL_TIM_PWM_Start+0x148>
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	681b      	ldr	r3, [r3, #0]
 800a1fa:	4a33      	ldr	r2, [pc, #204]	@ (800a2c8 <HAL_TIM_PWM_Start+0x210>)
 800a1fc:	4293      	cmp	r3, r2
 800a1fe:	d101      	bne.n	800a204 <HAL_TIM_PWM_Start+0x14c>
 800a200:	2301      	movs	r3, #1
 800a202:	e000      	b.n	800a206 <HAL_TIM_PWM_Start+0x14e>
 800a204:	2300      	movs	r3, #0
 800a206:	2b00      	cmp	r3, #0
 800a208:	d007      	beq.n	800a21a <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	681b      	ldr	r3, [r3, #0]
 800a20e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	681b      	ldr	r3, [r3, #0]
 800a214:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a218:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	681b      	ldr	r3, [r3, #0]
 800a21e:	4a25      	ldr	r2, [pc, #148]	@ (800a2b4 <HAL_TIM_PWM_Start+0x1fc>)
 800a220:	4293      	cmp	r3, r2
 800a222:	d022      	beq.n	800a26a <HAL_TIM_PWM_Start+0x1b2>
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	681b      	ldr	r3, [r3, #0]
 800a228:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a22c:	d01d      	beq.n	800a26a <HAL_TIM_PWM_Start+0x1b2>
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	681b      	ldr	r3, [r3, #0]
 800a232:	4a26      	ldr	r2, [pc, #152]	@ (800a2cc <HAL_TIM_PWM_Start+0x214>)
 800a234:	4293      	cmp	r3, r2
 800a236:	d018      	beq.n	800a26a <HAL_TIM_PWM_Start+0x1b2>
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	681b      	ldr	r3, [r3, #0]
 800a23c:	4a24      	ldr	r2, [pc, #144]	@ (800a2d0 <HAL_TIM_PWM_Start+0x218>)
 800a23e:	4293      	cmp	r3, r2
 800a240:	d013      	beq.n	800a26a <HAL_TIM_PWM_Start+0x1b2>
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	681b      	ldr	r3, [r3, #0]
 800a246:	4a23      	ldr	r2, [pc, #140]	@ (800a2d4 <HAL_TIM_PWM_Start+0x21c>)
 800a248:	4293      	cmp	r3, r2
 800a24a:	d00e      	beq.n	800a26a <HAL_TIM_PWM_Start+0x1b2>
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	681b      	ldr	r3, [r3, #0]
 800a250:	4a19      	ldr	r2, [pc, #100]	@ (800a2b8 <HAL_TIM_PWM_Start+0x200>)
 800a252:	4293      	cmp	r3, r2
 800a254:	d009      	beq.n	800a26a <HAL_TIM_PWM_Start+0x1b2>
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	681b      	ldr	r3, [r3, #0]
 800a25a:	4a18      	ldr	r2, [pc, #96]	@ (800a2bc <HAL_TIM_PWM_Start+0x204>)
 800a25c:	4293      	cmp	r3, r2
 800a25e:	d004      	beq.n	800a26a <HAL_TIM_PWM_Start+0x1b2>
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	681b      	ldr	r3, [r3, #0]
 800a264:	4a18      	ldr	r2, [pc, #96]	@ (800a2c8 <HAL_TIM_PWM_Start+0x210>)
 800a266:	4293      	cmp	r3, r2
 800a268:	d115      	bne.n	800a296 <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	681b      	ldr	r3, [r3, #0]
 800a26e:	689a      	ldr	r2, [r3, #8]
 800a270:	4b19      	ldr	r3, [pc, #100]	@ (800a2d8 <HAL_TIM_PWM_Start+0x220>)
 800a272:	4013      	ands	r3, r2
 800a274:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a276:	68fb      	ldr	r3, [r7, #12]
 800a278:	2b06      	cmp	r3, #6
 800a27a:	d015      	beq.n	800a2a8 <HAL_TIM_PWM_Start+0x1f0>
 800a27c:	68fb      	ldr	r3, [r7, #12]
 800a27e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a282:	d011      	beq.n	800a2a8 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	681b      	ldr	r3, [r3, #0]
 800a288:	681a      	ldr	r2, [r3, #0]
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	681b      	ldr	r3, [r3, #0]
 800a28e:	f042 0201 	orr.w	r2, r2, #1
 800a292:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a294:	e008      	b.n	800a2a8 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	681b      	ldr	r3, [r3, #0]
 800a29a:	681a      	ldr	r2, [r3, #0]
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	681b      	ldr	r3, [r3, #0]
 800a2a0:	f042 0201 	orr.w	r2, r2, #1
 800a2a4:	601a      	str	r2, [r3, #0]
 800a2a6:	e000      	b.n	800a2aa <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a2a8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800a2aa:	2300      	movs	r3, #0
}
 800a2ac:	4618      	mov	r0, r3
 800a2ae:	3710      	adds	r7, #16
 800a2b0:	46bd      	mov	sp, r7
 800a2b2:	bd80      	pop	{r7, pc}
 800a2b4:	40012c00 	.word	0x40012c00
 800a2b8:	40013400 	.word	0x40013400
 800a2bc:	40014000 	.word	0x40014000
 800a2c0:	40014400 	.word	0x40014400
 800a2c4:	40014800 	.word	0x40014800
 800a2c8:	40015000 	.word	0x40015000
 800a2cc:	40000400 	.word	0x40000400
 800a2d0:	40000800 	.word	0x40000800
 800a2d4:	40000c00 	.word	0x40000c00
 800a2d8:	00010007 	.word	0x00010007

0800a2dc <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 800a2dc:	b580      	push	{r7, lr}
 800a2de:	b082      	sub	sp, #8
 800a2e0:	af00      	add	r7, sp, #0
 800a2e2:	6078      	str	r0, [r7, #4]
 800a2e4:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	2b00      	cmp	r3, #0
 800a2ea:	d101      	bne.n	800a2f0 <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 800a2ec:	2301      	movs	r3, #1
 800a2ee:	e04c      	b.n	800a38a <HAL_TIM_OnePulse_Init+0xae>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a2f6:	b2db      	uxtb	r3, r3
 800a2f8:	2b00      	cmp	r3, #0
 800a2fa:	d111      	bne.n	800a320 <HAL_TIM_OnePulse_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	2200      	movs	r2, #0
 800a300:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 800a304:	6878      	ldr	r0, [r7, #4]
 800a306:	f001 fc99 	bl	800bc3c <TIM_ResetCallback>

    if (htim->OnePulse_MspInitCallback == NULL)
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a30e:	2b00      	cmp	r3, #0
 800a310:	d102      	bne.n	800a318 <HAL_TIM_OnePulse_Init+0x3c>
    {
      htim->OnePulse_MspInitCallback = HAL_TIM_OnePulse_MspInit;
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	4a1f      	ldr	r2, [pc, #124]	@ (800a394 <HAL_TIM_OnePulse_Init+0xb8>)
 800a316:	66da      	str	r2, [r3, #108]	@ 0x6c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a31c:	6878      	ldr	r0, [r7, #4]
 800a31e:	4798      	blx	r3
    HAL_TIM_OnePulse_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	2202      	movs	r2, #2
 800a324:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	681a      	ldr	r2, [r3, #0]
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	3304      	adds	r3, #4
 800a330:	4619      	mov	r1, r3
 800a332:	4610      	mov	r0, r2
 800a334:	f000 ffe2 	bl	800b2fc <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	681b      	ldr	r3, [r3, #0]
 800a33c:	681a      	ldr	r2, [r3, #0]
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	681b      	ldr	r3, [r3, #0]
 800a342:	f022 0208 	bic.w	r2, r2, #8
 800a346:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	681b      	ldr	r3, [r3, #0]
 800a34c:	6819      	ldr	r1, [r3, #0]
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	681b      	ldr	r3, [r3, #0]
 800a352:	683a      	ldr	r2, [r7, #0]
 800a354:	430a      	orrs	r2, r1
 800a356:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	2201      	movs	r2, #1
 800a35c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	2201      	movs	r2, #1
 800a364:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	2201      	movs	r2, #1
 800a36c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	2201      	movs	r2, #1
 800a374:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	2201      	movs	r2, #1
 800a37c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	2201      	movs	r2, #1
 800a384:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a388:	2300      	movs	r3, #0
}
 800a38a:	4618      	mov	r0, r3
 800a38c:	3708      	adds	r7, #8
 800a38e:	46bd      	mov	sp, r7
 800a390:	bd80      	pop	{r7, pc}
 800a392:	bf00      	nop
 800a394:	0800a399 	.word	0x0800a399

0800a398 <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 800a398:	b480      	push	{r7}
 800a39a:	b083      	sub	sp, #12
 800a39c:	af00      	add	r7, sp, #0
 800a39e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 800a3a0:	bf00      	nop
 800a3a2:	370c      	adds	r7, #12
 800a3a4:	46bd      	mov	sp, r7
 800a3a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3aa:	4770      	bx	lr

0800a3ac <HAL_TIM_OnePulse_Start_IT>:
  * @param  htim TIM One Pulse handle
  * @param  OutputChannel See note above
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Start_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
{
 800a3ac:	b580      	push	{r7, lr}
 800a3ae:	b084      	sub	sp, #16
 800a3b0:	af00      	add	r7, sp, #0
 800a3b2:	6078      	str	r0, [r7, #4]
 800a3b4:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800a3bc:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800a3c4:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a3cc:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a3d4:	733b      	strb	r3, [r7, #12]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(OutputChannel);

  /* Check the TIM channels state */
  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800a3d6:	7bfb      	ldrb	r3, [r7, #15]
 800a3d8:	2b01      	cmp	r3, #1
 800a3da:	d108      	bne.n	800a3ee <HAL_TIM_OnePulse_Start_IT+0x42>
      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800a3dc:	7bbb      	ldrb	r3, [r7, #14]
 800a3de:	2b01      	cmp	r3, #1
 800a3e0:	d105      	bne.n	800a3ee <HAL_TIM_OnePulse_Start_IT+0x42>
      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800a3e2:	7b7b      	ldrb	r3, [r7, #13]
 800a3e4:	2b01      	cmp	r3, #1
 800a3e6:	d102      	bne.n	800a3ee <HAL_TIM_OnePulse_Start_IT+0x42>
      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800a3e8:	7b3b      	ldrb	r3, [r7, #12]
 800a3ea:	2b01      	cmp	r3, #1
 800a3ec:	d001      	beq.n	800a3f2 <HAL_TIM_OnePulse_Start_IT+0x46>
  {
    return HAL_ERROR;
 800a3ee:	2301      	movs	r3, #1
 800a3f0:	e059      	b.n	800a4a6 <HAL_TIM_OnePulse_Start_IT+0xfa>
  }

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	2202      	movs	r2, #2
 800a3f6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	2202      	movs	r2, #2
 800a3fe:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	2202      	movs	r2, #2
 800a406:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	2202      	movs	r2, #2
 800a40e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

    No need to enable the counter, it's enabled automatically by hardware
    (the counter starts in response to a stimulus and generate a pulse */

  /* Enable the TIM Capture/Compare 1 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	681b      	ldr	r3, [r3, #0]
 800a416:	68da      	ldr	r2, [r3, #12]
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	681b      	ldr	r3, [r3, #0]
 800a41c:	f042 0202 	orr.w	r2, r2, #2
 800a420:	60da      	str	r2, [r3, #12]

  /* Enable the TIM Capture/Compare 2 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	681b      	ldr	r3, [r3, #0]
 800a426:	68da      	ldr	r2, [r3, #12]
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	681b      	ldr	r3, [r3, #0]
 800a42c:	f042 0204 	orr.w	r2, r2, #4
 800a430:	60da      	str	r2, [r3, #12]

  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	681b      	ldr	r3, [r3, #0]
 800a436:	2201      	movs	r2, #1
 800a438:	2100      	movs	r1, #0
 800a43a:	4618      	mov	r0, r3
 800a43c:	f001 fbd8 	bl	800bbf0 <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	681b      	ldr	r3, [r3, #0]
 800a444:	2201      	movs	r2, #1
 800a446:	2104      	movs	r1, #4
 800a448:	4618      	mov	r0, r3
 800a44a:	f001 fbd1 	bl	800bbf0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	681b      	ldr	r3, [r3, #0]
 800a452:	4a17      	ldr	r2, [pc, #92]	@ (800a4b0 <HAL_TIM_OnePulse_Start_IT+0x104>)
 800a454:	4293      	cmp	r3, r2
 800a456:	d018      	beq.n	800a48a <HAL_TIM_OnePulse_Start_IT+0xde>
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	681b      	ldr	r3, [r3, #0]
 800a45c:	4a15      	ldr	r2, [pc, #84]	@ (800a4b4 <HAL_TIM_OnePulse_Start_IT+0x108>)
 800a45e:	4293      	cmp	r3, r2
 800a460:	d013      	beq.n	800a48a <HAL_TIM_OnePulse_Start_IT+0xde>
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	681b      	ldr	r3, [r3, #0]
 800a466:	4a14      	ldr	r2, [pc, #80]	@ (800a4b8 <HAL_TIM_OnePulse_Start_IT+0x10c>)
 800a468:	4293      	cmp	r3, r2
 800a46a:	d00e      	beq.n	800a48a <HAL_TIM_OnePulse_Start_IT+0xde>
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	681b      	ldr	r3, [r3, #0]
 800a470:	4a12      	ldr	r2, [pc, #72]	@ (800a4bc <HAL_TIM_OnePulse_Start_IT+0x110>)
 800a472:	4293      	cmp	r3, r2
 800a474:	d009      	beq.n	800a48a <HAL_TIM_OnePulse_Start_IT+0xde>
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	681b      	ldr	r3, [r3, #0]
 800a47a:	4a11      	ldr	r2, [pc, #68]	@ (800a4c0 <HAL_TIM_OnePulse_Start_IT+0x114>)
 800a47c:	4293      	cmp	r3, r2
 800a47e:	d004      	beq.n	800a48a <HAL_TIM_OnePulse_Start_IT+0xde>
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	681b      	ldr	r3, [r3, #0]
 800a484:	4a0f      	ldr	r2, [pc, #60]	@ (800a4c4 <HAL_TIM_OnePulse_Start_IT+0x118>)
 800a486:	4293      	cmp	r3, r2
 800a488:	d101      	bne.n	800a48e <HAL_TIM_OnePulse_Start_IT+0xe2>
 800a48a:	2301      	movs	r3, #1
 800a48c:	e000      	b.n	800a490 <HAL_TIM_OnePulse_Start_IT+0xe4>
 800a48e:	2300      	movs	r3, #0
 800a490:	2b00      	cmp	r3, #0
 800a492:	d007      	beq.n	800a4a4 <HAL_TIM_OnePulse_Start_IT+0xf8>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	681b      	ldr	r3, [r3, #0]
 800a498:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	681b      	ldr	r3, [r3, #0]
 800a49e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a4a2:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 800a4a4:	2300      	movs	r3, #0
}
 800a4a6:	4618      	mov	r0, r3
 800a4a8:	3710      	adds	r7, #16
 800a4aa:	46bd      	mov	sp, r7
 800a4ac:	bd80      	pop	{r7, pc}
 800a4ae:	bf00      	nop
 800a4b0:	40012c00 	.word	0x40012c00
 800a4b4:	40013400 	.word	0x40013400
 800a4b8:	40014000 	.word	0x40014000
 800a4bc:	40014400 	.word	0x40014400
 800a4c0:	40014800 	.word	0x40014800
 800a4c4:	40015000 	.word	0x40015000

0800a4c8 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800a4c8:	b580      	push	{r7, lr}
 800a4ca:	b086      	sub	sp, #24
 800a4cc:	af00      	add	r7, sp, #0
 800a4ce:	6078      	str	r0, [r7, #4]
 800a4d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	2b00      	cmp	r3, #0
 800a4d6:	d101      	bne.n	800a4dc <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800a4d8:	2301      	movs	r3, #1
 800a4da:	e0a2      	b.n	800a622 <HAL_TIM_Encoder_Init+0x15a>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a4e2:	b2db      	uxtb	r3, r3
 800a4e4:	2b00      	cmp	r3, #0
 800a4e6:	d111      	bne.n	800a50c <HAL_TIM_Encoder_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	2200      	movs	r2, #0
 800a4ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 800a4f0:	6878      	ldr	r0, [r7, #4]
 800a4f2:	f001 fba3 	bl	800bc3c <TIM_ResetCallback>

    if (htim->Encoder_MspInitCallback == NULL)
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a4fa:	2b00      	cmp	r3, #0
 800a4fc:	d102      	bne.n	800a504 <HAL_TIM_Encoder_Init+0x3c>
    {
      htim->Encoder_MspInitCallback = HAL_TIM_Encoder_MspInit;
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	4a4a      	ldr	r2, [pc, #296]	@ (800a62c <HAL_TIM_Encoder_Init+0x164>)
 800a502:	675a      	str	r2, [r3, #116]	@ 0x74
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a508:	6878      	ldr	r0, [r7, #4]
 800a50a:	4798      	blx	r3
    HAL_TIM_Encoder_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	2202      	movs	r2, #2
 800a510:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	681b      	ldr	r3, [r3, #0]
 800a518:	689b      	ldr	r3, [r3, #8]
 800a51a:	687a      	ldr	r2, [r7, #4]
 800a51c:	6812      	ldr	r2, [r2, #0]
 800a51e:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 800a522:	f023 0307 	bic.w	r3, r3, #7
 800a526:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	681a      	ldr	r2, [r3, #0]
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	3304      	adds	r3, #4
 800a530:	4619      	mov	r1, r3
 800a532:	4610      	mov	r0, r2
 800a534:	f000 fee2 	bl	800b2fc <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	681b      	ldr	r3, [r3, #0]
 800a53c:	689b      	ldr	r3, [r3, #8]
 800a53e:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	681b      	ldr	r3, [r3, #0]
 800a544:	699b      	ldr	r3, [r3, #24]
 800a546:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	681b      	ldr	r3, [r3, #0]
 800a54c:	6a1b      	ldr	r3, [r3, #32]
 800a54e:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800a550:	683b      	ldr	r3, [r7, #0]
 800a552:	681b      	ldr	r3, [r3, #0]
 800a554:	697a      	ldr	r2, [r7, #20]
 800a556:	4313      	orrs	r3, r2
 800a558:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800a55a:	693b      	ldr	r3, [r7, #16]
 800a55c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a560:	f023 0303 	bic.w	r3, r3, #3
 800a564:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800a566:	683b      	ldr	r3, [r7, #0]
 800a568:	689a      	ldr	r2, [r3, #8]
 800a56a:	683b      	ldr	r3, [r7, #0]
 800a56c:	699b      	ldr	r3, [r3, #24]
 800a56e:	021b      	lsls	r3, r3, #8
 800a570:	4313      	orrs	r3, r2
 800a572:	693a      	ldr	r2, [r7, #16]
 800a574:	4313      	orrs	r3, r2
 800a576:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800a578:	693b      	ldr	r3, [r7, #16]
 800a57a:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800a57e:	f023 030c 	bic.w	r3, r3, #12
 800a582:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800a584:	693b      	ldr	r3, [r7, #16]
 800a586:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800a58a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800a58e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800a590:	683b      	ldr	r3, [r7, #0]
 800a592:	68da      	ldr	r2, [r3, #12]
 800a594:	683b      	ldr	r3, [r7, #0]
 800a596:	69db      	ldr	r3, [r3, #28]
 800a598:	021b      	lsls	r3, r3, #8
 800a59a:	4313      	orrs	r3, r2
 800a59c:	693a      	ldr	r2, [r7, #16]
 800a59e:	4313      	orrs	r3, r2
 800a5a0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800a5a2:	683b      	ldr	r3, [r7, #0]
 800a5a4:	691b      	ldr	r3, [r3, #16]
 800a5a6:	011a      	lsls	r2, r3, #4
 800a5a8:	683b      	ldr	r3, [r7, #0]
 800a5aa:	6a1b      	ldr	r3, [r3, #32]
 800a5ac:	031b      	lsls	r3, r3, #12
 800a5ae:	4313      	orrs	r3, r2
 800a5b0:	693a      	ldr	r2, [r7, #16]
 800a5b2:	4313      	orrs	r3, r2
 800a5b4:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800a5b6:	68fb      	ldr	r3, [r7, #12]
 800a5b8:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800a5bc:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800a5be:	68fb      	ldr	r3, [r7, #12]
 800a5c0:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800a5c4:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800a5c6:	683b      	ldr	r3, [r7, #0]
 800a5c8:	685a      	ldr	r2, [r3, #4]
 800a5ca:	683b      	ldr	r3, [r7, #0]
 800a5cc:	695b      	ldr	r3, [r3, #20]
 800a5ce:	011b      	lsls	r3, r3, #4
 800a5d0:	4313      	orrs	r3, r2
 800a5d2:	68fa      	ldr	r2, [r7, #12]
 800a5d4:	4313      	orrs	r3, r2
 800a5d6:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	681b      	ldr	r3, [r3, #0]
 800a5dc:	697a      	ldr	r2, [r7, #20]
 800a5de:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	681b      	ldr	r3, [r3, #0]
 800a5e4:	693a      	ldr	r2, [r7, #16]
 800a5e6:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	681b      	ldr	r3, [r3, #0]
 800a5ec:	68fa      	ldr	r2, [r7, #12]
 800a5ee:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	2201      	movs	r2, #1
 800a5f4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	2201      	movs	r2, #1
 800a5fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	2201      	movs	r2, #1
 800a604:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	2201      	movs	r2, #1
 800a60c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	2201      	movs	r2, #1
 800a614:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	2201      	movs	r2, #1
 800a61c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a620:	2300      	movs	r3, #0
}
 800a622:	4618      	mov	r0, r3
 800a624:	3718      	adds	r7, #24
 800a626:	46bd      	mov	sp, r7
 800a628:	bd80      	pop	{r7, pc}
 800a62a:	bf00      	nop
 800a62c:	08005d69 	.word	0x08005d69

0800a630 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a630:	b580      	push	{r7, lr}
 800a632:	b084      	sub	sp, #16
 800a634:	af00      	add	r7, sp, #0
 800a636:	6078      	str	r0, [r7, #4]
 800a638:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800a640:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800a648:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a650:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a658:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800a65a:	683b      	ldr	r3, [r7, #0]
 800a65c:	2b00      	cmp	r3, #0
 800a65e:	d110      	bne.n	800a682 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800a660:	7bfb      	ldrb	r3, [r7, #15]
 800a662:	2b01      	cmp	r3, #1
 800a664:	d102      	bne.n	800a66c <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800a666:	7b7b      	ldrb	r3, [r7, #13]
 800a668:	2b01      	cmp	r3, #1
 800a66a:	d001      	beq.n	800a670 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 800a66c:	2301      	movs	r3, #1
 800a66e:	e069      	b.n	800a744 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	2202      	movs	r2, #2
 800a674:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	2202      	movs	r2, #2
 800a67c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a680:	e031      	b.n	800a6e6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800a682:	683b      	ldr	r3, [r7, #0]
 800a684:	2b04      	cmp	r3, #4
 800a686:	d110      	bne.n	800a6aa <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800a688:	7bbb      	ldrb	r3, [r7, #14]
 800a68a:	2b01      	cmp	r3, #1
 800a68c:	d102      	bne.n	800a694 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800a68e:	7b3b      	ldrb	r3, [r7, #12]
 800a690:	2b01      	cmp	r3, #1
 800a692:	d001      	beq.n	800a698 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 800a694:	2301      	movs	r3, #1
 800a696:	e055      	b.n	800a744 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	2202      	movs	r2, #2
 800a69c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	2202      	movs	r2, #2
 800a6a4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a6a8:	e01d      	b.n	800a6e6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800a6aa:	7bfb      	ldrb	r3, [r7, #15]
 800a6ac:	2b01      	cmp	r3, #1
 800a6ae:	d108      	bne.n	800a6c2 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800a6b0:	7bbb      	ldrb	r3, [r7, #14]
 800a6b2:	2b01      	cmp	r3, #1
 800a6b4:	d105      	bne.n	800a6c2 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800a6b6:	7b7b      	ldrb	r3, [r7, #13]
 800a6b8:	2b01      	cmp	r3, #1
 800a6ba:	d102      	bne.n	800a6c2 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800a6bc:	7b3b      	ldrb	r3, [r7, #12]
 800a6be:	2b01      	cmp	r3, #1
 800a6c0:	d001      	beq.n	800a6c6 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800a6c2:	2301      	movs	r3, #1
 800a6c4:	e03e      	b.n	800a744 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	2202      	movs	r2, #2
 800a6ca:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	2202      	movs	r2, #2
 800a6d2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	2202      	movs	r2, #2
 800a6da:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	2202      	movs	r2, #2
 800a6e2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800a6e6:	683b      	ldr	r3, [r7, #0]
 800a6e8:	2b00      	cmp	r3, #0
 800a6ea:	d003      	beq.n	800a6f4 <HAL_TIM_Encoder_Start+0xc4>
 800a6ec:	683b      	ldr	r3, [r7, #0]
 800a6ee:	2b04      	cmp	r3, #4
 800a6f0:	d008      	beq.n	800a704 <HAL_TIM_Encoder_Start+0xd4>
 800a6f2:	e00f      	b.n	800a714 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	681b      	ldr	r3, [r3, #0]
 800a6f8:	2201      	movs	r2, #1
 800a6fa:	2100      	movs	r1, #0
 800a6fc:	4618      	mov	r0, r3
 800a6fe:	f001 fa77 	bl	800bbf0 <TIM_CCxChannelCmd>
      break;
 800a702:	e016      	b.n	800a732 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	681b      	ldr	r3, [r3, #0]
 800a708:	2201      	movs	r2, #1
 800a70a:	2104      	movs	r1, #4
 800a70c:	4618      	mov	r0, r3
 800a70e:	f001 fa6f 	bl	800bbf0 <TIM_CCxChannelCmd>
      break;
 800a712:	e00e      	b.n	800a732 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	681b      	ldr	r3, [r3, #0]
 800a718:	2201      	movs	r2, #1
 800a71a:	2100      	movs	r1, #0
 800a71c:	4618      	mov	r0, r3
 800a71e:	f001 fa67 	bl	800bbf0 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	681b      	ldr	r3, [r3, #0]
 800a726:	2201      	movs	r2, #1
 800a728:	2104      	movs	r1, #4
 800a72a:	4618      	mov	r0, r3
 800a72c:	f001 fa60 	bl	800bbf0 <TIM_CCxChannelCmd>
      break;
 800a730:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	681b      	ldr	r3, [r3, #0]
 800a736:	681a      	ldr	r2, [r3, #0]
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	681b      	ldr	r3, [r3, #0]
 800a73c:	f042 0201 	orr.w	r2, r2, #1
 800a740:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800a742:	2300      	movs	r3, #0
}
 800a744:	4618      	mov	r0, r3
 800a746:	3710      	adds	r7, #16
 800a748:	46bd      	mov	sp, r7
 800a74a:	bd80      	pop	{r7, pc}

0800a74c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800a74c:	b580      	push	{r7, lr}
 800a74e:	b084      	sub	sp, #16
 800a750:	af00      	add	r7, sp, #0
 800a752:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	681b      	ldr	r3, [r3, #0]
 800a758:	68db      	ldr	r3, [r3, #12]
 800a75a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	681b      	ldr	r3, [r3, #0]
 800a760:	691b      	ldr	r3, [r3, #16]
 800a762:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800a764:	68bb      	ldr	r3, [r7, #8]
 800a766:	f003 0302 	and.w	r3, r3, #2
 800a76a:	2b00      	cmp	r3, #0
 800a76c:	d026      	beq.n	800a7bc <HAL_TIM_IRQHandler+0x70>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800a76e:	68fb      	ldr	r3, [r7, #12]
 800a770:	f003 0302 	and.w	r3, r3, #2
 800a774:	2b00      	cmp	r3, #0
 800a776:	d021      	beq.n	800a7bc <HAL_TIM_IRQHandler+0x70>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	681b      	ldr	r3, [r3, #0]
 800a77c:	f06f 0202 	mvn.w	r2, #2
 800a780:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	2201      	movs	r2, #1
 800a786:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	681b      	ldr	r3, [r3, #0]
 800a78c:	699b      	ldr	r3, [r3, #24]
 800a78e:	f003 0303 	and.w	r3, r3, #3
 800a792:	2b00      	cmp	r3, #0
 800a794:	d005      	beq.n	800a7a2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a79c:	6878      	ldr	r0, [r7, #4]
 800a79e:	4798      	blx	r3
 800a7a0:	e009      	b.n	800a7b6 <HAL_TIM_IRQHandler+0x6a>
        }
        /* Output compare event */
        else
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800a7a8:	6878      	ldr	r0, [r7, #4]
 800a7aa:	4798      	blx	r3
          htim->PWM_PulseFinishedCallback(htim);
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800a7b2:	6878      	ldr	r0, [r7, #4]
 800a7b4:	4798      	blx	r3
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a7b6:	687b      	ldr	r3, [r7, #4]
 800a7b8:	2200      	movs	r2, #0
 800a7ba:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800a7bc:	68bb      	ldr	r3, [r7, #8]
 800a7be:	f003 0304 	and.w	r3, r3, #4
 800a7c2:	2b00      	cmp	r3, #0
 800a7c4:	d026      	beq.n	800a814 <HAL_TIM_IRQHandler+0xc8>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800a7c6:	68fb      	ldr	r3, [r7, #12]
 800a7c8:	f003 0304 	and.w	r3, r3, #4
 800a7cc:	2b00      	cmp	r3, #0
 800a7ce:	d021      	beq.n	800a814 <HAL_TIM_IRQHandler+0xc8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	681b      	ldr	r3, [r3, #0]
 800a7d4:	f06f 0204 	mvn.w	r2, #4
 800a7d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	2202      	movs	r2, #2
 800a7de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a7e0:	687b      	ldr	r3, [r7, #4]
 800a7e2:	681b      	ldr	r3, [r3, #0]
 800a7e4:	699b      	ldr	r3, [r3, #24]
 800a7e6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a7ea:	2b00      	cmp	r3, #0
 800a7ec:	d005      	beq.n	800a7fa <HAL_TIM_IRQHandler+0xae>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a7f4:	6878      	ldr	r0, [r7, #4]
 800a7f6:	4798      	blx	r3
 800a7f8:	e009      	b.n	800a80e <HAL_TIM_IRQHandler+0xc2>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800a800:	6878      	ldr	r0, [r7, #4]
 800a802:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800a80a:	6878      	ldr	r0, [r7, #4]
 800a80c:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	2200      	movs	r2, #0
 800a812:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800a814:	68bb      	ldr	r3, [r7, #8]
 800a816:	f003 0308 	and.w	r3, r3, #8
 800a81a:	2b00      	cmp	r3, #0
 800a81c:	d026      	beq.n	800a86c <HAL_TIM_IRQHandler+0x120>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800a81e:	68fb      	ldr	r3, [r7, #12]
 800a820:	f003 0308 	and.w	r3, r3, #8
 800a824:	2b00      	cmp	r3, #0
 800a826:	d021      	beq.n	800a86c <HAL_TIM_IRQHandler+0x120>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	681b      	ldr	r3, [r3, #0]
 800a82c:	f06f 0208 	mvn.w	r2, #8
 800a830:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	2204      	movs	r2, #4
 800a836:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	681b      	ldr	r3, [r3, #0]
 800a83c:	69db      	ldr	r3, [r3, #28]
 800a83e:	f003 0303 	and.w	r3, r3, #3
 800a842:	2b00      	cmp	r3, #0
 800a844:	d005      	beq.n	800a852 <HAL_TIM_IRQHandler+0x106>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a84c:	6878      	ldr	r0, [r7, #4]
 800a84e:	4798      	blx	r3
 800a850:	e009      	b.n	800a866 <HAL_TIM_IRQHandler+0x11a>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800a858:	6878      	ldr	r0, [r7, #4]
 800a85a:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800a862:	6878      	ldr	r0, [r7, #4]
 800a864:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	2200      	movs	r2, #0
 800a86a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800a86c:	68bb      	ldr	r3, [r7, #8]
 800a86e:	f003 0310 	and.w	r3, r3, #16
 800a872:	2b00      	cmp	r3, #0
 800a874:	d026      	beq.n	800a8c4 <HAL_TIM_IRQHandler+0x178>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800a876:	68fb      	ldr	r3, [r7, #12]
 800a878:	f003 0310 	and.w	r3, r3, #16
 800a87c:	2b00      	cmp	r3, #0
 800a87e:	d021      	beq.n	800a8c4 <HAL_TIM_IRQHandler+0x178>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	681b      	ldr	r3, [r3, #0]
 800a884:	f06f 0210 	mvn.w	r2, #16
 800a888:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	2208      	movs	r2, #8
 800a88e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	681b      	ldr	r3, [r3, #0]
 800a894:	69db      	ldr	r3, [r3, #28]
 800a896:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a89a:	2b00      	cmp	r3, #0
 800a89c:	d005      	beq.n	800a8aa <HAL_TIM_IRQHandler+0x15e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a8a4:	6878      	ldr	r0, [r7, #4]
 800a8a6:	4798      	blx	r3
 800a8a8:	e009      	b.n	800a8be <HAL_TIM_IRQHandler+0x172>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800a8b0:	6878      	ldr	r0, [r7, #4]
 800a8b2:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800a8ba:	6878      	ldr	r0, [r7, #4]
 800a8bc:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a8be:	687b      	ldr	r3, [r7, #4]
 800a8c0:	2200      	movs	r2, #0
 800a8c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800a8c4:	68bb      	ldr	r3, [r7, #8]
 800a8c6:	f003 0301 	and.w	r3, r3, #1
 800a8ca:	2b00      	cmp	r3, #0
 800a8cc:	d00e      	beq.n	800a8ec <HAL_TIM_IRQHandler+0x1a0>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800a8ce:	68fb      	ldr	r3, [r7, #12]
 800a8d0:	f003 0301 	and.w	r3, r3, #1
 800a8d4:	2b00      	cmp	r3, #0
 800a8d6:	d009      	beq.n	800a8ec <HAL_TIM_IRQHandler+0x1a0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800a8d8:	687b      	ldr	r3, [r7, #4]
 800a8da:	681b      	ldr	r3, [r3, #0]
 800a8dc:	f06f 0201 	mvn.w	r2, #1
 800a8e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
 800a8e2:	687b      	ldr	r3, [r7, #4]
 800a8e4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a8e8:	6878      	ldr	r0, [r7, #4]
 800a8ea:	4798      	blx	r3
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800a8ec:	68bb      	ldr	r3, [r7, #8]
 800a8ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a8f2:	2b00      	cmp	r3, #0
 800a8f4:	d104      	bne.n	800a900 <HAL_TIM_IRQHandler+0x1b4>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800a8f6:	68bb      	ldr	r3, [r7, #8]
 800a8f8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800a8fc:	2b00      	cmp	r3, #0
 800a8fe:	d00e      	beq.n	800a91e <HAL_TIM_IRQHandler+0x1d2>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800a900:	68fb      	ldr	r3, [r7, #12]
 800a902:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a906:	2b00      	cmp	r3, #0
 800a908:	d009      	beq.n	800a91e <HAL_TIM_IRQHandler+0x1d2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	681b      	ldr	r3, [r3, #0]
 800a90e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800a912:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800a91a:	6878      	ldr	r0, [r7, #4]
 800a91c:	4798      	blx	r3
      HAL_TIMEx_BreakCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800a91e:	68bb      	ldr	r3, [r7, #8]
 800a920:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a924:	2b00      	cmp	r3, #0
 800a926:	d00e      	beq.n	800a946 <HAL_TIM_IRQHandler+0x1fa>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800a928:	68fb      	ldr	r3, [r7, #12]
 800a92a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a92e:	2b00      	cmp	r3, #0
 800a930:	d009      	beq.n	800a946 <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	681b      	ldr	r3, [r3, #0]
 800a936:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800a93a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800a942:	6878      	ldr	r0, [r7, #4]
 800a944:	4798      	blx	r3
      HAL_TIMEx_Break2Callback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800a946:	68bb      	ldr	r3, [r7, #8]
 800a948:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a94c:	2b00      	cmp	r3, #0
 800a94e:	d00e      	beq.n	800a96e <HAL_TIM_IRQHandler+0x222>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800a950:	68fb      	ldr	r3, [r7, #12]
 800a952:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a956:	2b00      	cmp	r3, #0
 800a958:	d009      	beq.n	800a96e <HAL_TIM_IRQHandler+0x222>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	681b      	ldr	r3, [r3, #0]
 800a95e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800a962:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a96a:	6878      	ldr	r0, [r7, #4]
 800a96c:	4798      	blx	r3
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800a96e:	68bb      	ldr	r3, [r7, #8]
 800a970:	f003 0320 	and.w	r3, r3, #32
 800a974:	2b00      	cmp	r3, #0
 800a976:	d00e      	beq.n	800a996 <HAL_TIM_IRQHandler+0x24a>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800a978:	68fb      	ldr	r3, [r7, #12]
 800a97a:	f003 0320 	and.w	r3, r3, #32
 800a97e:	2b00      	cmp	r3, #0
 800a980:	d009      	beq.n	800a996 <HAL_TIM_IRQHandler+0x24a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	681b      	ldr	r3, [r3, #0]
 800a986:	f06f 0220 	mvn.w	r2, #32
 800a98a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800a992:	6878      	ldr	r0, [r7, #4]
 800a994:	4798      	blx	r3
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800a996:	68bb      	ldr	r3, [r7, #8]
 800a998:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a99c:	2b00      	cmp	r3, #0
 800a99e:	d00e      	beq.n	800a9be <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 800a9a0:	68fb      	ldr	r3, [r7, #12]
 800a9a2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a9a6:	2b00      	cmp	r3, #0
 800a9a8:	d009      	beq.n	800a9be <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	681b      	ldr	r3, [r3, #0]
 800a9ae:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 800a9b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800a9ba:	6878      	ldr	r0, [r7, #4]
 800a9bc:	4798      	blx	r3
      HAL_TIMEx_EncoderIndexCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800a9be:	68bb      	ldr	r3, [r7, #8]
 800a9c0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a9c4:	2b00      	cmp	r3, #0
 800a9c6:	d00e      	beq.n	800a9e6 <HAL_TIM_IRQHandler+0x29a>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 800a9c8:	68fb      	ldr	r3, [r7, #12]
 800a9ca:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a9ce:	2b00      	cmp	r3, #0
 800a9d0:	d009      	beq.n	800a9e6 <HAL_TIM_IRQHandler+0x29a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	681b      	ldr	r3, [r3, #0]
 800a9d6:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 800a9da:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800a9e2:	6878      	ldr	r0, [r7, #4]
 800a9e4:	4798      	blx	r3
      HAL_TIMEx_DirectionChangeCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 800a9e6:	68bb      	ldr	r3, [r7, #8]
 800a9e8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a9ec:	2b00      	cmp	r3, #0
 800a9ee:	d00e      	beq.n	800aa0e <HAL_TIM_IRQHandler+0x2c2>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 800a9f0:	68fb      	ldr	r3, [r7, #12]
 800a9f2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a9f6:	2b00      	cmp	r3, #0
 800a9f8:	d009      	beq.n	800aa0e <HAL_TIM_IRQHandler+0x2c2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	681b      	ldr	r3, [r3, #0]
 800a9fe:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 800aa02:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800aa0a:	6878      	ldr	r0, [r7, #4]
 800aa0c:	4798      	blx	r3
      HAL_TIMEx_IndexErrorCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 800aa0e:	68bb      	ldr	r3, [r7, #8]
 800aa10:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800aa14:	2b00      	cmp	r3, #0
 800aa16:	d00e      	beq.n	800aa36 <HAL_TIM_IRQHandler+0x2ea>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 800aa18:	68fb      	ldr	r3, [r7, #12]
 800aa1a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800aa1e:	2b00      	cmp	r3, #0
 800aa20:	d009      	beq.n	800aa36 <HAL_TIM_IRQHandler+0x2ea>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	681b      	ldr	r3, [r3, #0]
 800aa26:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 800aa2a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 800aa32:	6878      	ldr	r0, [r7, #4]
 800aa34:	4798      	blx	r3
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800aa36:	bf00      	nop
 800aa38:	3710      	adds	r7, #16
 800aa3a:	46bd      	mov	sp, r7
 800aa3c:	bd80      	pop	{r7, pc}
	...

0800aa40 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 800aa40:	b580      	push	{r7, lr}
 800aa42:	b086      	sub	sp, #24
 800aa44:	af00      	add	r7, sp, #0
 800aa46:	60f8      	str	r0, [r7, #12]
 800aa48:	60b9      	str	r1, [r7, #8]
 800aa4a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800aa4c:	2300      	movs	r3, #0
 800aa4e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_CHANNEL_MODE(sConfig->OCMode, Channel));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 800aa50:	68fb      	ldr	r3, [r7, #12]
 800aa52:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800aa56:	2b01      	cmp	r3, #1
 800aa58:	d101      	bne.n	800aa5e <HAL_TIM_OC_ConfigChannel+0x1e>
 800aa5a:	2302      	movs	r3, #2
 800aa5c:	e066      	b.n	800ab2c <HAL_TIM_OC_ConfigChannel+0xec>
 800aa5e:	68fb      	ldr	r3, [r7, #12]
 800aa60:	2201      	movs	r2, #1
 800aa62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800aa66:	687b      	ldr	r3, [r7, #4]
 800aa68:	2b14      	cmp	r3, #20
 800aa6a:	d857      	bhi.n	800ab1c <HAL_TIM_OC_ConfigChannel+0xdc>
 800aa6c:	a201      	add	r2, pc, #4	@ (adr r2, 800aa74 <HAL_TIM_OC_ConfigChannel+0x34>)
 800aa6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aa72:	bf00      	nop
 800aa74:	0800aac9 	.word	0x0800aac9
 800aa78:	0800ab1d 	.word	0x0800ab1d
 800aa7c:	0800ab1d 	.word	0x0800ab1d
 800aa80:	0800ab1d 	.word	0x0800ab1d
 800aa84:	0800aad7 	.word	0x0800aad7
 800aa88:	0800ab1d 	.word	0x0800ab1d
 800aa8c:	0800ab1d 	.word	0x0800ab1d
 800aa90:	0800ab1d 	.word	0x0800ab1d
 800aa94:	0800aae5 	.word	0x0800aae5
 800aa98:	0800ab1d 	.word	0x0800ab1d
 800aa9c:	0800ab1d 	.word	0x0800ab1d
 800aaa0:	0800ab1d 	.word	0x0800ab1d
 800aaa4:	0800aaf3 	.word	0x0800aaf3
 800aaa8:	0800ab1d 	.word	0x0800ab1d
 800aaac:	0800ab1d 	.word	0x0800ab1d
 800aab0:	0800ab1d 	.word	0x0800ab1d
 800aab4:	0800ab01 	.word	0x0800ab01
 800aab8:	0800ab1d 	.word	0x0800ab1d
 800aabc:	0800ab1d 	.word	0x0800ab1d
 800aac0:	0800ab1d 	.word	0x0800ab1d
 800aac4:	0800ab0f 	.word	0x0800ab0f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800aac8:	68fb      	ldr	r3, [r7, #12]
 800aaca:	681b      	ldr	r3, [r3, #0]
 800aacc:	68b9      	ldr	r1, [r7, #8]
 800aace:	4618      	mov	r0, r3
 800aad0:	f000 fcc8 	bl	800b464 <TIM_OC1_SetConfig>
      break;
 800aad4:	e025      	b.n	800ab22 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800aad6:	68fb      	ldr	r3, [r7, #12]
 800aad8:	681b      	ldr	r3, [r3, #0]
 800aada:	68b9      	ldr	r1, [r7, #8]
 800aadc:	4618      	mov	r0, r3
 800aade:	f000 fd5b 	bl	800b598 <TIM_OC2_SetConfig>
      break;
 800aae2:	e01e      	b.n	800ab22 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800aae4:	68fb      	ldr	r3, [r7, #12]
 800aae6:	681b      	ldr	r3, [r3, #0]
 800aae8:	68b9      	ldr	r1, [r7, #8]
 800aaea:	4618      	mov	r0, r3
 800aaec:	f000 fde8 	bl	800b6c0 <TIM_OC3_SetConfig>
      break;
 800aaf0:	e017      	b.n	800ab22 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800aaf2:	68fb      	ldr	r3, [r7, #12]
 800aaf4:	681b      	ldr	r3, [r3, #0]
 800aaf6:	68b9      	ldr	r1, [r7, #8]
 800aaf8:	4618      	mov	r0, r3
 800aafa:	f000 fe73 	bl	800b7e4 <TIM_OC4_SetConfig>
      break;
 800aafe:	e010      	b.n	800ab22 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800ab00:	68fb      	ldr	r3, [r7, #12]
 800ab02:	681b      	ldr	r3, [r3, #0]
 800ab04:	68b9      	ldr	r1, [r7, #8]
 800ab06:	4618      	mov	r0, r3
 800ab08:	f000 ff00 	bl	800b90c <TIM_OC5_SetConfig>
      break;
 800ab0c:	e009      	b.n	800ab22 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800ab0e:	68fb      	ldr	r3, [r7, #12]
 800ab10:	681b      	ldr	r3, [r3, #0]
 800ab12:	68b9      	ldr	r1, [r7, #8]
 800ab14:	4618      	mov	r0, r3
 800ab16:	f000 ff63 	bl	800b9e0 <TIM_OC6_SetConfig>
      break;
 800ab1a:	e002      	b.n	800ab22 <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      status = HAL_ERROR;
 800ab1c:	2301      	movs	r3, #1
 800ab1e:	75fb      	strb	r3, [r7, #23]
      break;
 800ab20:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800ab22:	68fb      	ldr	r3, [r7, #12]
 800ab24:	2200      	movs	r2, #0
 800ab26:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800ab2a:	7dfb      	ldrb	r3, [r7, #23]
}
 800ab2c:	4618      	mov	r0, r3
 800ab2e:	3718      	adds	r7, #24
 800ab30:	46bd      	mov	sp, r7
 800ab32:	bd80      	pop	{r7, pc}

0800ab34 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800ab34:	b580      	push	{r7, lr}
 800ab36:	b086      	sub	sp, #24
 800ab38:	af00      	add	r7, sp, #0
 800ab3a:	60f8      	str	r0, [r7, #12]
 800ab3c:	60b9      	str	r1, [r7, #8]
 800ab3e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800ab40:	2300      	movs	r3, #0
 800ab42:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800ab44:	68fb      	ldr	r3, [r7, #12]
 800ab46:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800ab4a:	2b01      	cmp	r3, #1
 800ab4c:	d101      	bne.n	800ab52 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800ab4e:	2302      	movs	r3, #2
 800ab50:	e0ff      	b.n	800ad52 <HAL_TIM_PWM_ConfigChannel+0x21e>
 800ab52:	68fb      	ldr	r3, [r7, #12]
 800ab54:	2201      	movs	r2, #1
 800ab56:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	2b14      	cmp	r3, #20
 800ab5e:	f200 80f0 	bhi.w	800ad42 <HAL_TIM_PWM_ConfigChannel+0x20e>
 800ab62:	a201      	add	r2, pc, #4	@ (adr r2, 800ab68 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800ab64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab68:	0800abbd 	.word	0x0800abbd
 800ab6c:	0800ad43 	.word	0x0800ad43
 800ab70:	0800ad43 	.word	0x0800ad43
 800ab74:	0800ad43 	.word	0x0800ad43
 800ab78:	0800abfd 	.word	0x0800abfd
 800ab7c:	0800ad43 	.word	0x0800ad43
 800ab80:	0800ad43 	.word	0x0800ad43
 800ab84:	0800ad43 	.word	0x0800ad43
 800ab88:	0800ac3f 	.word	0x0800ac3f
 800ab8c:	0800ad43 	.word	0x0800ad43
 800ab90:	0800ad43 	.word	0x0800ad43
 800ab94:	0800ad43 	.word	0x0800ad43
 800ab98:	0800ac7f 	.word	0x0800ac7f
 800ab9c:	0800ad43 	.word	0x0800ad43
 800aba0:	0800ad43 	.word	0x0800ad43
 800aba4:	0800ad43 	.word	0x0800ad43
 800aba8:	0800acc1 	.word	0x0800acc1
 800abac:	0800ad43 	.word	0x0800ad43
 800abb0:	0800ad43 	.word	0x0800ad43
 800abb4:	0800ad43 	.word	0x0800ad43
 800abb8:	0800ad01 	.word	0x0800ad01
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800abbc:	68fb      	ldr	r3, [r7, #12]
 800abbe:	681b      	ldr	r3, [r3, #0]
 800abc0:	68b9      	ldr	r1, [r7, #8]
 800abc2:	4618      	mov	r0, r3
 800abc4:	f000 fc4e 	bl	800b464 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800abc8:	68fb      	ldr	r3, [r7, #12]
 800abca:	681b      	ldr	r3, [r3, #0]
 800abcc:	699a      	ldr	r2, [r3, #24]
 800abce:	68fb      	ldr	r3, [r7, #12]
 800abd0:	681b      	ldr	r3, [r3, #0]
 800abd2:	f042 0208 	orr.w	r2, r2, #8
 800abd6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800abd8:	68fb      	ldr	r3, [r7, #12]
 800abda:	681b      	ldr	r3, [r3, #0]
 800abdc:	699a      	ldr	r2, [r3, #24]
 800abde:	68fb      	ldr	r3, [r7, #12]
 800abe0:	681b      	ldr	r3, [r3, #0]
 800abe2:	f022 0204 	bic.w	r2, r2, #4
 800abe6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800abe8:	68fb      	ldr	r3, [r7, #12]
 800abea:	681b      	ldr	r3, [r3, #0]
 800abec:	6999      	ldr	r1, [r3, #24]
 800abee:	68bb      	ldr	r3, [r7, #8]
 800abf0:	691a      	ldr	r2, [r3, #16]
 800abf2:	68fb      	ldr	r3, [r7, #12]
 800abf4:	681b      	ldr	r3, [r3, #0]
 800abf6:	430a      	orrs	r2, r1
 800abf8:	619a      	str	r2, [r3, #24]
      break;
 800abfa:	e0a5      	b.n	800ad48 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800abfc:	68fb      	ldr	r3, [r7, #12]
 800abfe:	681b      	ldr	r3, [r3, #0]
 800ac00:	68b9      	ldr	r1, [r7, #8]
 800ac02:	4618      	mov	r0, r3
 800ac04:	f000 fcc8 	bl	800b598 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800ac08:	68fb      	ldr	r3, [r7, #12]
 800ac0a:	681b      	ldr	r3, [r3, #0]
 800ac0c:	699a      	ldr	r2, [r3, #24]
 800ac0e:	68fb      	ldr	r3, [r7, #12]
 800ac10:	681b      	ldr	r3, [r3, #0]
 800ac12:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800ac16:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800ac18:	68fb      	ldr	r3, [r7, #12]
 800ac1a:	681b      	ldr	r3, [r3, #0]
 800ac1c:	699a      	ldr	r2, [r3, #24]
 800ac1e:	68fb      	ldr	r3, [r7, #12]
 800ac20:	681b      	ldr	r3, [r3, #0]
 800ac22:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800ac26:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800ac28:	68fb      	ldr	r3, [r7, #12]
 800ac2a:	681b      	ldr	r3, [r3, #0]
 800ac2c:	6999      	ldr	r1, [r3, #24]
 800ac2e:	68bb      	ldr	r3, [r7, #8]
 800ac30:	691b      	ldr	r3, [r3, #16]
 800ac32:	021a      	lsls	r2, r3, #8
 800ac34:	68fb      	ldr	r3, [r7, #12]
 800ac36:	681b      	ldr	r3, [r3, #0]
 800ac38:	430a      	orrs	r2, r1
 800ac3a:	619a      	str	r2, [r3, #24]
      break;
 800ac3c:	e084      	b.n	800ad48 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800ac3e:	68fb      	ldr	r3, [r7, #12]
 800ac40:	681b      	ldr	r3, [r3, #0]
 800ac42:	68b9      	ldr	r1, [r7, #8]
 800ac44:	4618      	mov	r0, r3
 800ac46:	f000 fd3b 	bl	800b6c0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800ac4a:	68fb      	ldr	r3, [r7, #12]
 800ac4c:	681b      	ldr	r3, [r3, #0]
 800ac4e:	69da      	ldr	r2, [r3, #28]
 800ac50:	68fb      	ldr	r3, [r7, #12]
 800ac52:	681b      	ldr	r3, [r3, #0]
 800ac54:	f042 0208 	orr.w	r2, r2, #8
 800ac58:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800ac5a:	68fb      	ldr	r3, [r7, #12]
 800ac5c:	681b      	ldr	r3, [r3, #0]
 800ac5e:	69da      	ldr	r2, [r3, #28]
 800ac60:	68fb      	ldr	r3, [r7, #12]
 800ac62:	681b      	ldr	r3, [r3, #0]
 800ac64:	f022 0204 	bic.w	r2, r2, #4
 800ac68:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800ac6a:	68fb      	ldr	r3, [r7, #12]
 800ac6c:	681b      	ldr	r3, [r3, #0]
 800ac6e:	69d9      	ldr	r1, [r3, #28]
 800ac70:	68bb      	ldr	r3, [r7, #8]
 800ac72:	691a      	ldr	r2, [r3, #16]
 800ac74:	68fb      	ldr	r3, [r7, #12]
 800ac76:	681b      	ldr	r3, [r3, #0]
 800ac78:	430a      	orrs	r2, r1
 800ac7a:	61da      	str	r2, [r3, #28]
      break;
 800ac7c:	e064      	b.n	800ad48 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800ac7e:	68fb      	ldr	r3, [r7, #12]
 800ac80:	681b      	ldr	r3, [r3, #0]
 800ac82:	68b9      	ldr	r1, [r7, #8]
 800ac84:	4618      	mov	r0, r3
 800ac86:	f000 fdad 	bl	800b7e4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800ac8a:	68fb      	ldr	r3, [r7, #12]
 800ac8c:	681b      	ldr	r3, [r3, #0]
 800ac8e:	69da      	ldr	r2, [r3, #28]
 800ac90:	68fb      	ldr	r3, [r7, #12]
 800ac92:	681b      	ldr	r3, [r3, #0]
 800ac94:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800ac98:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800ac9a:	68fb      	ldr	r3, [r7, #12]
 800ac9c:	681b      	ldr	r3, [r3, #0]
 800ac9e:	69da      	ldr	r2, [r3, #28]
 800aca0:	68fb      	ldr	r3, [r7, #12]
 800aca2:	681b      	ldr	r3, [r3, #0]
 800aca4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800aca8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800acaa:	68fb      	ldr	r3, [r7, #12]
 800acac:	681b      	ldr	r3, [r3, #0]
 800acae:	69d9      	ldr	r1, [r3, #28]
 800acb0:	68bb      	ldr	r3, [r7, #8]
 800acb2:	691b      	ldr	r3, [r3, #16]
 800acb4:	021a      	lsls	r2, r3, #8
 800acb6:	68fb      	ldr	r3, [r7, #12]
 800acb8:	681b      	ldr	r3, [r3, #0]
 800acba:	430a      	orrs	r2, r1
 800acbc:	61da      	str	r2, [r3, #28]
      break;
 800acbe:	e043      	b.n	800ad48 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800acc0:	68fb      	ldr	r3, [r7, #12]
 800acc2:	681b      	ldr	r3, [r3, #0]
 800acc4:	68b9      	ldr	r1, [r7, #8]
 800acc6:	4618      	mov	r0, r3
 800acc8:	f000 fe20 	bl	800b90c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800accc:	68fb      	ldr	r3, [r7, #12]
 800acce:	681b      	ldr	r3, [r3, #0]
 800acd0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800acd2:	68fb      	ldr	r3, [r7, #12]
 800acd4:	681b      	ldr	r3, [r3, #0]
 800acd6:	f042 0208 	orr.w	r2, r2, #8
 800acda:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800acdc:	68fb      	ldr	r3, [r7, #12]
 800acde:	681b      	ldr	r3, [r3, #0]
 800ace0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800ace2:	68fb      	ldr	r3, [r7, #12]
 800ace4:	681b      	ldr	r3, [r3, #0]
 800ace6:	f022 0204 	bic.w	r2, r2, #4
 800acea:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800acec:	68fb      	ldr	r3, [r7, #12]
 800acee:	681b      	ldr	r3, [r3, #0]
 800acf0:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800acf2:	68bb      	ldr	r3, [r7, #8]
 800acf4:	691a      	ldr	r2, [r3, #16]
 800acf6:	68fb      	ldr	r3, [r7, #12]
 800acf8:	681b      	ldr	r3, [r3, #0]
 800acfa:	430a      	orrs	r2, r1
 800acfc:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800acfe:	e023      	b.n	800ad48 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800ad00:	68fb      	ldr	r3, [r7, #12]
 800ad02:	681b      	ldr	r3, [r3, #0]
 800ad04:	68b9      	ldr	r1, [r7, #8]
 800ad06:	4618      	mov	r0, r3
 800ad08:	f000 fe6a 	bl	800b9e0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800ad0c:	68fb      	ldr	r3, [r7, #12]
 800ad0e:	681b      	ldr	r3, [r3, #0]
 800ad10:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800ad12:	68fb      	ldr	r3, [r7, #12]
 800ad14:	681b      	ldr	r3, [r3, #0]
 800ad16:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800ad1a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800ad1c:	68fb      	ldr	r3, [r7, #12]
 800ad1e:	681b      	ldr	r3, [r3, #0]
 800ad20:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800ad22:	68fb      	ldr	r3, [r7, #12]
 800ad24:	681b      	ldr	r3, [r3, #0]
 800ad26:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800ad2a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800ad2c:	68fb      	ldr	r3, [r7, #12]
 800ad2e:	681b      	ldr	r3, [r3, #0]
 800ad30:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800ad32:	68bb      	ldr	r3, [r7, #8]
 800ad34:	691b      	ldr	r3, [r3, #16]
 800ad36:	021a      	lsls	r2, r3, #8
 800ad38:	68fb      	ldr	r3, [r7, #12]
 800ad3a:	681b      	ldr	r3, [r3, #0]
 800ad3c:	430a      	orrs	r2, r1
 800ad3e:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800ad40:	e002      	b.n	800ad48 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800ad42:	2301      	movs	r3, #1
 800ad44:	75fb      	strb	r3, [r7, #23]
      break;
 800ad46:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800ad48:	68fb      	ldr	r3, [r7, #12]
 800ad4a:	2200      	movs	r2, #0
 800ad4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800ad50:	7dfb      	ldrb	r3, [r7, #23]
}
 800ad52:	4618      	mov	r0, r3
 800ad54:	3718      	adds	r7, #24
 800ad56:	46bd      	mov	sp, r7
 800ad58:	bd80      	pop	{r7, pc}
 800ad5a:	bf00      	nop

0800ad5c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800ad5c:	b580      	push	{r7, lr}
 800ad5e:	b084      	sub	sp, #16
 800ad60:	af00      	add	r7, sp, #0
 800ad62:	6078      	str	r0, [r7, #4]
 800ad64:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800ad66:	2300      	movs	r3, #0
 800ad68:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800ad6a:	687b      	ldr	r3, [r7, #4]
 800ad6c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800ad70:	2b01      	cmp	r3, #1
 800ad72:	d101      	bne.n	800ad78 <HAL_TIM_ConfigClockSource+0x1c>
 800ad74:	2302      	movs	r3, #2
 800ad76:	e0f6      	b.n	800af66 <HAL_TIM_ConfigClockSource+0x20a>
 800ad78:	687b      	ldr	r3, [r7, #4]
 800ad7a:	2201      	movs	r2, #1
 800ad7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800ad80:	687b      	ldr	r3, [r7, #4]
 800ad82:	2202      	movs	r2, #2
 800ad84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	681b      	ldr	r3, [r3, #0]
 800ad8c:	689b      	ldr	r3, [r3, #8]
 800ad8e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800ad90:	68bb      	ldr	r3, [r7, #8]
 800ad92:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800ad96:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800ad9a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ad9c:	68bb      	ldr	r3, [r7, #8]
 800ad9e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800ada2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	681b      	ldr	r3, [r3, #0]
 800ada8:	68ba      	ldr	r2, [r7, #8]
 800adaa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800adac:	683b      	ldr	r3, [r7, #0]
 800adae:	681b      	ldr	r3, [r3, #0]
 800adb0:	4a6f      	ldr	r2, [pc, #444]	@ (800af70 <HAL_TIM_ConfigClockSource+0x214>)
 800adb2:	4293      	cmp	r3, r2
 800adb4:	f000 80c1 	beq.w	800af3a <HAL_TIM_ConfigClockSource+0x1de>
 800adb8:	4a6d      	ldr	r2, [pc, #436]	@ (800af70 <HAL_TIM_ConfigClockSource+0x214>)
 800adba:	4293      	cmp	r3, r2
 800adbc:	f200 80c6 	bhi.w	800af4c <HAL_TIM_ConfigClockSource+0x1f0>
 800adc0:	4a6c      	ldr	r2, [pc, #432]	@ (800af74 <HAL_TIM_ConfigClockSource+0x218>)
 800adc2:	4293      	cmp	r3, r2
 800adc4:	f000 80b9 	beq.w	800af3a <HAL_TIM_ConfigClockSource+0x1de>
 800adc8:	4a6a      	ldr	r2, [pc, #424]	@ (800af74 <HAL_TIM_ConfigClockSource+0x218>)
 800adca:	4293      	cmp	r3, r2
 800adcc:	f200 80be 	bhi.w	800af4c <HAL_TIM_ConfigClockSource+0x1f0>
 800add0:	4a69      	ldr	r2, [pc, #420]	@ (800af78 <HAL_TIM_ConfigClockSource+0x21c>)
 800add2:	4293      	cmp	r3, r2
 800add4:	f000 80b1 	beq.w	800af3a <HAL_TIM_ConfigClockSource+0x1de>
 800add8:	4a67      	ldr	r2, [pc, #412]	@ (800af78 <HAL_TIM_ConfigClockSource+0x21c>)
 800adda:	4293      	cmp	r3, r2
 800addc:	f200 80b6 	bhi.w	800af4c <HAL_TIM_ConfigClockSource+0x1f0>
 800ade0:	4a66      	ldr	r2, [pc, #408]	@ (800af7c <HAL_TIM_ConfigClockSource+0x220>)
 800ade2:	4293      	cmp	r3, r2
 800ade4:	f000 80a9 	beq.w	800af3a <HAL_TIM_ConfigClockSource+0x1de>
 800ade8:	4a64      	ldr	r2, [pc, #400]	@ (800af7c <HAL_TIM_ConfigClockSource+0x220>)
 800adea:	4293      	cmp	r3, r2
 800adec:	f200 80ae 	bhi.w	800af4c <HAL_TIM_ConfigClockSource+0x1f0>
 800adf0:	4a63      	ldr	r2, [pc, #396]	@ (800af80 <HAL_TIM_ConfigClockSource+0x224>)
 800adf2:	4293      	cmp	r3, r2
 800adf4:	f000 80a1 	beq.w	800af3a <HAL_TIM_ConfigClockSource+0x1de>
 800adf8:	4a61      	ldr	r2, [pc, #388]	@ (800af80 <HAL_TIM_ConfigClockSource+0x224>)
 800adfa:	4293      	cmp	r3, r2
 800adfc:	f200 80a6 	bhi.w	800af4c <HAL_TIM_ConfigClockSource+0x1f0>
 800ae00:	4a60      	ldr	r2, [pc, #384]	@ (800af84 <HAL_TIM_ConfigClockSource+0x228>)
 800ae02:	4293      	cmp	r3, r2
 800ae04:	f000 8099 	beq.w	800af3a <HAL_TIM_ConfigClockSource+0x1de>
 800ae08:	4a5e      	ldr	r2, [pc, #376]	@ (800af84 <HAL_TIM_ConfigClockSource+0x228>)
 800ae0a:	4293      	cmp	r3, r2
 800ae0c:	f200 809e 	bhi.w	800af4c <HAL_TIM_ConfigClockSource+0x1f0>
 800ae10:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800ae14:	f000 8091 	beq.w	800af3a <HAL_TIM_ConfigClockSource+0x1de>
 800ae18:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800ae1c:	f200 8096 	bhi.w	800af4c <HAL_TIM_ConfigClockSource+0x1f0>
 800ae20:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ae24:	f000 8089 	beq.w	800af3a <HAL_TIM_ConfigClockSource+0x1de>
 800ae28:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ae2c:	f200 808e 	bhi.w	800af4c <HAL_TIM_ConfigClockSource+0x1f0>
 800ae30:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ae34:	d03e      	beq.n	800aeb4 <HAL_TIM_ConfigClockSource+0x158>
 800ae36:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ae3a:	f200 8087 	bhi.w	800af4c <HAL_TIM_ConfigClockSource+0x1f0>
 800ae3e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ae42:	f000 8086 	beq.w	800af52 <HAL_TIM_ConfigClockSource+0x1f6>
 800ae46:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ae4a:	d87f      	bhi.n	800af4c <HAL_TIM_ConfigClockSource+0x1f0>
 800ae4c:	2b70      	cmp	r3, #112	@ 0x70
 800ae4e:	d01a      	beq.n	800ae86 <HAL_TIM_ConfigClockSource+0x12a>
 800ae50:	2b70      	cmp	r3, #112	@ 0x70
 800ae52:	d87b      	bhi.n	800af4c <HAL_TIM_ConfigClockSource+0x1f0>
 800ae54:	2b60      	cmp	r3, #96	@ 0x60
 800ae56:	d050      	beq.n	800aefa <HAL_TIM_ConfigClockSource+0x19e>
 800ae58:	2b60      	cmp	r3, #96	@ 0x60
 800ae5a:	d877      	bhi.n	800af4c <HAL_TIM_ConfigClockSource+0x1f0>
 800ae5c:	2b50      	cmp	r3, #80	@ 0x50
 800ae5e:	d03c      	beq.n	800aeda <HAL_TIM_ConfigClockSource+0x17e>
 800ae60:	2b50      	cmp	r3, #80	@ 0x50
 800ae62:	d873      	bhi.n	800af4c <HAL_TIM_ConfigClockSource+0x1f0>
 800ae64:	2b40      	cmp	r3, #64	@ 0x40
 800ae66:	d058      	beq.n	800af1a <HAL_TIM_ConfigClockSource+0x1be>
 800ae68:	2b40      	cmp	r3, #64	@ 0x40
 800ae6a:	d86f      	bhi.n	800af4c <HAL_TIM_ConfigClockSource+0x1f0>
 800ae6c:	2b30      	cmp	r3, #48	@ 0x30
 800ae6e:	d064      	beq.n	800af3a <HAL_TIM_ConfigClockSource+0x1de>
 800ae70:	2b30      	cmp	r3, #48	@ 0x30
 800ae72:	d86b      	bhi.n	800af4c <HAL_TIM_ConfigClockSource+0x1f0>
 800ae74:	2b20      	cmp	r3, #32
 800ae76:	d060      	beq.n	800af3a <HAL_TIM_ConfigClockSource+0x1de>
 800ae78:	2b20      	cmp	r3, #32
 800ae7a:	d867      	bhi.n	800af4c <HAL_TIM_ConfigClockSource+0x1f0>
 800ae7c:	2b00      	cmp	r3, #0
 800ae7e:	d05c      	beq.n	800af3a <HAL_TIM_ConfigClockSource+0x1de>
 800ae80:	2b10      	cmp	r3, #16
 800ae82:	d05a      	beq.n	800af3a <HAL_TIM_ConfigClockSource+0x1de>
 800ae84:	e062      	b.n	800af4c <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800ae8a:	683b      	ldr	r3, [r7, #0]
 800ae8c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800ae8e:	683b      	ldr	r3, [r7, #0]
 800ae90:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800ae92:	683b      	ldr	r3, [r7, #0]
 800ae94:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800ae96:	f000 fe8b 	bl	800bbb0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800ae9a:	687b      	ldr	r3, [r7, #4]
 800ae9c:	681b      	ldr	r3, [r3, #0]
 800ae9e:	689b      	ldr	r3, [r3, #8]
 800aea0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800aea2:	68bb      	ldr	r3, [r7, #8]
 800aea4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800aea8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800aeaa:	687b      	ldr	r3, [r7, #4]
 800aeac:	681b      	ldr	r3, [r3, #0]
 800aeae:	68ba      	ldr	r2, [r7, #8]
 800aeb0:	609a      	str	r2, [r3, #8]
      break;
 800aeb2:	e04f      	b.n	800af54 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800aeb4:	687b      	ldr	r3, [r7, #4]
 800aeb6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800aeb8:	683b      	ldr	r3, [r7, #0]
 800aeba:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800aebc:	683b      	ldr	r3, [r7, #0]
 800aebe:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800aec0:	683b      	ldr	r3, [r7, #0]
 800aec2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800aec4:	f000 fe74 	bl	800bbb0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	681b      	ldr	r3, [r3, #0]
 800aecc:	689a      	ldr	r2, [r3, #8]
 800aece:	687b      	ldr	r3, [r7, #4]
 800aed0:	681b      	ldr	r3, [r3, #0]
 800aed2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800aed6:	609a      	str	r2, [r3, #8]
      break;
 800aed8:	e03c      	b.n	800af54 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800aeda:	687b      	ldr	r3, [r7, #4]
 800aedc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800aede:	683b      	ldr	r3, [r7, #0]
 800aee0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800aee2:	683b      	ldr	r3, [r7, #0]
 800aee4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800aee6:	461a      	mov	r2, r3
 800aee8:	f000 fde6 	bl	800bab8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	681b      	ldr	r3, [r3, #0]
 800aef0:	2150      	movs	r1, #80	@ 0x50
 800aef2:	4618      	mov	r0, r3
 800aef4:	f000 fe3f 	bl	800bb76 <TIM_ITRx_SetConfig>
      break;
 800aef8:	e02c      	b.n	800af54 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800aefa:	687b      	ldr	r3, [r7, #4]
 800aefc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800aefe:	683b      	ldr	r3, [r7, #0]
 800af00:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800af02:	683b      	ldr	r3, [r7, #0]
 800af04:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800af06:	461a      	mov	r2, r3
 800af08:	f000 fe05 	bl	800bb16 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	681b      	ldr	r3, [r3, #0]
 800af10:	2160      	movs	r1, #96	@ 0x60
 800af12:	4618      	mov	r0, r3
 800af14:	f000 fe2f 	bl	800bb76 <TIM_ITRx_SetConfig>
      break;
 800af18:	e01c      	b.n	800af54 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800af1a:	687b      	ldr	r3, [r7, #4]
 800af1c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800af1e:	683b      	ldr	r3, [r7, #0]
 800af20:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800af22:	683b      	ldr	r3, [r7, #0]
 800af24:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800af26:	461a      	mov	r2, r3
 800af28:	f000 fdc6 	bl	800bab8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	681b      	ldr	r3, [r3, #0]
 800af30:	2140      	movs	r1, #64	@ 0x40
 800af32:	4618      	mov	r0, r3
 800af34:	f000 fe1f 	bl	800bb76 <TIM_ITRx_SetConfig>
      break;
 800af38:	e00c      	b.n	800af54 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800af3a:	687b      	ldr	r3, [r7, #4]
 800af3c:	681a      	ldr	r2, [r3, #0]
 800af3e:	683b      	ldr	r3, [r7, #0]
 800af40:	681b      	ldr	r3, [r3, #0]
 800af42:	4619      	mov	r1, r3
 800af44:	4610      	mov	r0, r2
 800af46:	f000 fe16 	bl	800bb76 <TIM_ITRx_SetConfig>
      break;
 800af4a:	e003      	b.n	800af54 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 800af4c:	2301      	movs	r3, #1
 800af4e:	73fb      	strb	r3, [r7, #15]
      break;
 800af50:	e000      	b.n	800af54 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 800af52:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	2201      	movs	r2, #1
 800af58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	2200      	movs	r2, #0
 800af60:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800af64:	7bfb      	ldrb	r3, [r7, #15]
}
 800af66:	4618      	mov	r0, r3
 800af68:	3710      	adds	r7, #16
 800af6a:	46bd      	mov	sp, r7
 800af6c:	bd80      	pop	{r7, pc}
 800af6e:	bf00      	nop
 800af70:	00100070 	.word	0x00100070
 800af74:	00100060 	.word	0x00100060
 800af78:	00100050 	.word	0x00100050
 800af7c:	00100040 	.word	0x00100040
 800af80:	00100030 	.word	0x00100030
 800af84:	00100020 	.word	0x00100020

0800af88 <HAL_TIM_PeriodElapsedHalfCpltCallback>:
  * @brief  Period elapsed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800af88:	b480      	push	{r7}
 800af8a:	b083      	sub	sp, #12
 800af8c:	af00      	add	r7, sp, #0
 800af8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
   */
}
 800af90:	bf00      	nop
 800af92:	370c      	adds	r7, #12
 800af94:	46bd      	mov	sp, r7
 800af96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af9a:	4770      	bx	lr

0800af9c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800af9c:	b480      	push	{r7}
 800af9e:	b083      	sub	sp, #12
 800afa0:	af00      	add	r7, sp, #0
 800afa2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800afa4:	bf00      	nop
 800afa6:	370c      	adds	r7, #12
 800afa8:	46bd      	mov	sp, r7
 800afaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afae:	4770      	bx	lr

0800afb0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800afb0:	b480      	push	{r7}
 800afb2:	b083      	sub	sp, #12
 800afb4:	af00      	add	r7, sp, #0
 800afb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800afb8:	bf00      	nop
 800afba:	370c      	adds	r7, #12
 800afbc:	46bd      	mov	sp, r7
 800afbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afc2:	4770      	bx	lr

0800afc4 <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800afc4:	b480      	push	{r7}
 800afc6:	b083      	sub	sp, #12
 800afc8:	af00      	add	r7, sp, #0
 800afca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 800afcc:	bf00      	nop
 800afce:	370c      	adds	r7, #12
 800afd0:	46bd      	mov	sp, r7
 800afd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afd6:	4770      	bx	lr

0800afd8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800afd8:	b480      	push	{r7}
 800afda:	b083      	sub	sp, #12
 800afdc:	af00      	add	r7, sp, #0
 800afde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800afe0:	bf00      	nop
 800afe2:	370c      	adds	r7, #12
 800afe4:	46bd      	mov	sp, r7
 800afe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afea:	4770      	bx	lr

0800afec <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800afec:	b480      	push	{r7}
 800afee:	b083      	sub	sp, #12
 800aff0:	af00      	add	r7, sp, #0
 800aff2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 800aff4:	bf00      	nop
 800aff6:	370c      	adds	r7, #12
 800aff8:	46bd      	mov	sp, r7
 800affa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800affe:	4770      	bx	lr

0800b000 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800b000:	b480      	push	{r7}
 800b002:	b083      	sub	sp, #12
 800b004:	af00      	add	r7, sp, #0
 800b006:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800b008:	bf00      	nop
 800b00a:	370c      	adds	r7, #12
 800b00c:	46bd      	mov	sp, r7
 800b00e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b012:	4770      	bx	lr

0800b014 <HAL_TIM_TriggerHalfCpltCallback>:
  * @brief  Hall Trigger detection half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800b014:	b480      	push	{r7}
 800b016:	b083      	sub	sp, #12
 800b018:	af00      	add	r7, sp, #0
 800b01a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
   */
}
 800b01c:	bf00      	nop
 800b01e:	370c      	adds	r7, #12
 800b020:	46bd      	mov	sp, r7
 800b022:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b026:	4770      	bx	lr

0800b028 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 800b028:	b480      	push	{r7}
 800b02a:	b083      	sub	sp, #12
 800b02c:	af00      	add	r7, sp, #0
 800b02e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 800b030:	bf00      	nop
 800b032:	370c      	adds	r7, #12
 800b034:	46bd      	mov	sp, r7
 800b036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b03a:	4770      	bx	lr

0800b03c <HAL_TIM_RegisterCallback>:
  *          @param pCallback pointer to the callback function
  *          @retval status
  */
HAL_StatusTypeDef HAL_TIM_RegisterCallback(TIM_HandleTypeDef *htim, HAL_TIM_CallbackIDTypeDef CallbackID,
                                           pTIM_CallbackTypeDef pCallback)
{
 800b03c:	b480      	push	{r7}
 800b03e:	b087      	sub	sp, #28
 800b040:	af00      	add	r7, sp, #0
 800b042:	60f8      	str	r0, [r7, #12]
 800b044:	460b      	mov	r3, r1
 800b046:	607a      	str	r2, [r7, #4]
 800b048:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800b04a:	2300      	movs	r3, #0
 800b04c:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	2b00      	cmp	r3, #0
 800b052:	d101      	bne.n	800b058 <HAL_TIM_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 800b054:	2301      	movs	r3, #1
 800b056:	e14a      	b.n	800b2ee <HAL_TIM_RegisterCallback+0x2b2>
  }

  if (htim->State == HAL_TIM_STATE_READY)
 800b058:	68fb      	ldr	r3, [r7, #12]
 800b05a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b05e:	b2db      	uxtb	r3, r3
 800b060:	2b01      	cmp	r3, #1
 800b062:	f040 80dd 	bne.w	800b220 <HAL_TIM_RegisterCallback+0x1e4>
  {
    switch (CallbackID)
 800b066:	7afb      	ldrb	r3, [r7, #11]
 800b068:	2b1f      	cmp	r3, #31
 800b06a:	f200 80d6 	bhi.w	800b21a <HAL_TIM_RegisterCallback+0x1de>
 800b06e:	a201      	add	r2, pc, #4	@ (adr r2, 800b074 <HAL_TIM_RegisterCallback+0x38>)
 800b070:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b074:	0800b0f5 	.word	0x0800b0f5
 800b078:	0800b0fd 	.word	0x0800b0fd
 800b07c:	0800b105 	.word	0x0800b105
 800b080:	0800b10d 	.word	0x0800b10d
 800b084:	0800b115 	.word	0x0800b115
 800b088:	0800b11d 	.word	0x0800b11d
 800b08c:	0800b125 	.word	0x0800b125
 800b090:	0800b12d 	.word	0x0800b12d
 800b094:	0800b135 	.word	0x0800b135
 800b098:	0800b13d 	.word	0x0800b13d
 800b09c:	0800b145 	.word	0x0800b145
 800b0a0:	0800b14d 	.word	0x0800b14d
 800b0a4:	0800b155 	.word	0x0800b155
 800b0a8:	0800b15d 	.word	0x0800b15d
 800b0ac:	0800b167 	.word	0x0800b167
 800b0b0:	0800b171 	.word	0x0800b171
 800b0b4:	0800b17b 	.word	0x0800b17b
 800b0b8:	0800b185 	.word	0x0800b185
 800b0bc:	0800b18f 	.word	0x0800b18f
 800b0c0:	0800b199 	.word	0x0800b199
 800b0c4:	0800b1a3 	.word	0x0800b1a3
 800b0c8:	0800b1ad 	.word	0x0800b1ad
 800b0cc:	0800b1b7 	.word	0x0800b1b7
 800b0d0:	0800b1c1 	.word	0x0800b1c1
 800b0d4:	0800b1cb 	.word	0x0800b1cb
 800b0d8:	0800b1d5 	.word	0x0800b1d5
 800b0dc:	0800b1df 	.word	0x0800b1df
 800b0e0:	0800b1e9 	.word	0x0800b1e9
 800b0e4:	0800b1f3 	.word	0x0800b1f3
 800b0e8:	0800b1fd 	.word	0x0800b1fd
 800b0ec:	0800b207 	.word	0x0800b207
 800b0f0:	0800b211 	.word	0x0800b211
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback                 = pCallback;
 800b0f4:	68fb      	ldr	r3, [r7, #12]
 800b0f6:	687a      	ldr	r2, [r7, #4]
 800b0f8:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 800b0fa:	e0f7      	b.n	800b2ec <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback               = pCallback;
 800b0fc:	68fb      	ldr	r3, [r7, #12]
 800b0fe:	687a      	ldr	r2, [r7, #4]
 800b100:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 800b102:	e0f3      	b.n	800b2ec <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback                   = pCallback;
 800b104:	68fb      	ldr	r3, [r7, #12]
 800b106:	687a      	ldr	r2, [r7, #4]
 800b108:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 800b10a:	e0ef      	b.n	800b2ec <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback                 = pCallback;
 800b10c:	68fb      	ldr	r3, [r7, #12]
 800b10e:	687a      	ldr	r2, [r7, #4]
 800b110:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 800b112:	e0eb      	b.n	800b2ec <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback                   = pCallback;
 800b114:	68fb      	ldr	r3, [r7, #12]
 800b116:	687a      	ldr	r2, [r7, #4]
 800b118:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 800b11a:	e0e7      	b.n	800b2ec <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback                 = pCallback;
 800b11c:	68fb      	ldr	r3, [r7, #12]
 800b11e:	687a      	ldr	r2, [r7, #4]
 800b120:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 800b122:	e0e3      	b.n	800b2ec <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback                  = pCallback;
 800b124:	68fb      	ldr	r3, [r7, #12]
 800b126:	687a      	ldr	r2, [r7, #4]
 800b128:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 800b12a:	e0df      	b.n	800b2ec <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback                = pCallback;
 800b12c:	68fb      	ldr	r3, [r7, #12]
 800b12e:	687a      	ldr	r2, [r7, #4]
 800b130:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 800b132:	e0db      	b.n	800b2ec <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback             = pCallback;
 800b134:	68fb      	ldr	r3, [r7, #12]
 800b136:	687a      	ldr	r2, [r7, #4]
 800b138:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 800b13a:	e0d7      	b.n	800b2ec <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback           = pCallback;
 800b13c:	68fb      	ldr	r3, [r7, #12]
 800b13e:	687a      	ldr	r2, [r7, #4]
 800b140:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 800b142:	e0d3      	b.n	800b2ec <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback              = pCallback;
 800b144:	68fb      	ldr	r3, [r7, #12]
 800b146:	687a      	ldr	r2, [r7, #4]
 800b148:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 800b14a:	e0cf      	b.n	800b2ec <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback            = pCallback;
 800b14c:	68fb      	ldr	r3, [r7, #12]
 800b14e:	687a      	ldr	r2, [r7, #4]
 800b150:	679a      	str	r2, [r3, #120]	@ 0x78
        break;
 800b152:	e0cb      	b.n	800b2ec <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback           = pCallback;
 800b154:	68fb      	ldr	r3, [r7, #12]
 800b156:	687a      	ldr	r2, [r7, #4]
 800b158:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 800b15a:	e0c7      	b.n	800b2ec <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback         = pCallback;
 800b15c:	68fb      	ldr	r3, [r7, #12]
 800b15e:	687a      	ldr	r2, [r7, #4]
 800b160:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        break;
 800b164:	e0c2      	b.n	800b2ec <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PERIOD_ELAPSED_CB_ID :
        htim->PeriodElapsedCallback                = pCallback;
 800b166:	68fb      	ldr	r3, [r7, #12]
 800b168:	687a      	ldr	r2, [r7, #4]
 800b16a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
        break;
 800b16e:	e0bd      	b.n	800b2ec <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID :
        htim->PeriodElapsedHalfCpltCallback        = pCallback;
 800b170:	68fb      	ldr	r3, [r7, #12]
 800b172:	687a      	ldr	r2, [r7, #4]
 800b174:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        break;
 800b178:	e0b8      	b.n	800b2ec <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_TRIGGER_CB_ID :
        htim->TriggerCallback                      = pCallback;
 800b17a:	68fb      	ldr	r3, [r7, #12]
 800b17c:	687a      	ldr	r2, [r7, #4]
 800b17e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        break;
 800b182:	e0b3      	b.n	800b2ec <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_TRIGGER_HALF_CB_ID :
        htim->TriggerHalfCpltCallback              = pCallback;
 800b184:	68fb      	ldr	r3, [r7, #12]
 800b186:	687a      	ldr	r2, [r7, #4]
 800b188:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        break;
 800b18c:	e0ae      	b.n	800b2ec <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_CAPTURE_CB_ID :
        htim->IC_CaptureCallback                   = pCallback;
 800b18e:	68fb      	ldr	r3, [r7, #12]
 800b190:	687a      	ldr	r2, [r7, #4]
 800b192:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        break;
 800b196:	e0a9      	b.n	800b2ec <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_CAPTURE_HALF_CB_ID :
        htim->IC_CaptureHalfCpltCallback           = pCallback;
 800b198:	68fb      	ldr	r3, [r7, #12]
 800b19a:	687a      	ldr	r2, [r7, #4]
 800b19c:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        break;
 800b1a0:	e0a4      	b.n	800b2ec <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_DELAY_ELAPSED_CB_ID :
        htim->OC_DelayElapsedCallback              = pCallback;
 800b1a2:	68fb      	ldr	r3, [r7, #12]
 800b1a4:	687a      	ldr	r2, [r7, #4]
 800b1a6:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
        break;
 800b1aa:	e09f      	b.n	800b2ec <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_PULSE_FINISHED_CB_ID :
        htim->PWM_PulseFinishedCallback            = pCallback;
 800b1ac:	68fb      	ldr	r3, [r7, #12]
 800b1ae:	687a      	ldr	r2, [r7, #4]
 800b1b0:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
        break;
 800b1b4:	e09a      	b.n	800b2ec <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID :
        htim->PWM_PulseFinishedHalfCpltCallback    = pCallback;
 800b1b6:	68fb      	ldr	r3, [r7, #12]
 800b1b8:	687a      	ldr	r2, [r7, #4]
 800b1ba:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
        break;
 800b1be:	e095      	b.n	800b2ec <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ERROR_CB_ID :
        htim->ErrorCallback                        = pCallback;
 800b1c0:	68fb      	ldr	r3, [r7, #12]
 800b1c2:	687a      	ldr	r2, [r7, #4]
 800b1c4:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
        break;
 800b1c8:	e090      	b.n	800b2ec <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_COMMUTATION_CB_ID :
        htim->CommutationCallback                  = pCallback;
 800b1ca:	68fb      	ldr	r3, [r7, #12]
 800b1cc:	687a      	ldr	r2, [r7, #4]
 800b1ce:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
        break;
 800b1d2:	e08b      	b.n	800b2ec <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_COMMUTATION_HALF_CB_ID :
        htim->CommutationHalfCpltCallback          = pCallback;
 800b1d4:	68fb      	ldr	r3, [r7, #12]
 800b1d6:	687a      	ldr	r2, [r7, #4]
 800b1d8:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
        break;
 800b1dc:	e086      	b.n	800b2ec <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BREAK_CB_ID :
        htim->BreakCallback                        = pCallback;
 800b1de:	68fb      	ldr	r3, [r7, #12]
 800b1e0:	687a      	ldr	r2, [r7, #4]
 800b1e2:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
        break;
 800b1e6:	e081      	b.n	800b2ec <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BREAK2_CB_ID :
        htim->Break2Callback                       = pCallback;
 800b1e8:	68fb      	ldr	r3, [r7, #12]
 800b1ea:	687a      	ldr	r2, [r7, #4]
 800b1ec:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
        break;
 800b1f0:	e07c      	b.n	800b2ec <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_INDEX_CB_ID :
        htim->EncoderIndexCallback                 = pCallback;
 800b1f2:	68fb      	ldr	r3, [r7, #12]
 800b1f4:	687a      	ldr	r2, [r7, #4]
 800b1f6:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
        break;
 800b1fa:	e077      	b.n	800b2ec <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_DIRECTION_CHANGE_CB_ID :
        htim->DirectionChangeCallback              = pCallback;
 800b1fc:	68fb      	ldr	r3, [r7, #12]
 800b1fe:	687a      	ldr	r2, [r7, #4]
 800b200:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
        break;
 800b204:	e072      	b.n	800b2ec <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_INDEX_ERROR_CB_ID :
        htim->IndexErrorCallback                   = pCallback;
 800b206:	68fb      	ldr	r3, [r7, #12]
 800b208:	687a      	ldr	r2, [r7, #4]
 800b20a:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 800b20e:	e06d      	b.n	800b2ec <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_TRANSITION_ERROR_CB_ID :
        htim->TransitionErrorCallback              = pCallback;
 800b210:	68fb      	ldr	r3, [r7, #12]
 800b212:	687a      	ldr	r2, [r7, #4]
 800b214:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 800b218:	e068      	b.n	800b2ec <HAL_TIM_RegisterCallback+0x2b0>

      default :
        /* Return error status */
        status = HAL_ERROR;
 800b21a:	2301      	movs	r3, #1
 800b21c:	75fb      	strb	r3, [r7, #23]
        break;
 800b21e:	e065      	b.n	800b2ec <HAL_TIM_RegisterCallback+0x2b0>
    }
  }
  else if (htim->State == HAL_TIM_STATE_RESET)
 800b220:	68fb      	ldr	r3, [r7, #12]
 800b222:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b226:	b2db      	uxtb	r3, r3
 800b228:	2b00      	cmp	r3, #0
 800b22a:	d15d      	bne.n	800b2e8 <HAL_TIM_RegisterCallback+0x2ac>
  {
    switch (CallbackID)
 800b22c:	7afb      	ldrb	r3, [r7, #11]
 800b22e:	2b0d      	cmp	r3, #13
 800b230:	d857      	bhi.n	800b2e2 <HAL_TIM_RegisterCallback+0x2a6>
 800b232:	a201      	add	r2, pc, #4	@ (adr r2, 800b238 <HAL_TIM_RegisterCallback+0x1fc>)
 800b234:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b238:	0800b271 	.word	0x0800b271
 800b23c:	0800b279 	.word	0x0800b279
 800b240:	0800b281 	.word	0x0800b281
 800b244:	0800b289 	.word	0x0800b289
 800b248:	0800b291 	.word	0x0800b291
 800b24c:	0800b299 	.word	0x0800b299
 800b250:	0800b2a1 	.word	0x0800b2a1
 800b254:	0800b2a9 	.word	0x0800b2a9
 800b258:	0800b2b1 	.word	0x0800b2b1
 800b25c:	0800b2b9 	.word	0x0800b2b9
 800b260:	0800b2c1 	.word	0x0800b2c1
 800b264:	0800b2c9 	.word	0x0800b2c9
 800b268:	0800b2d1 	.word	0x0800b2d1
 800b26c:	0800b2d9 	.word	0x0800b2d9
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback         = pCallback;
 800b270:	68fb      	ldr	r3, [r7, #12]
 800b272:	687a      	ldr	r2, [r7, #4]
 800b274:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 800b276:	e039      	b.n	800b2ec <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback       = pCallback;
 800b278:	68fb      	ldr	r3, [r7, #12]
 800b27a:	687a      	ldr	r2, [r7, #4]
 800b27c:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 800b27e:	e035      	b.n	800b2ec <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback           = pCallback;
 800b280:	68fb      	ldr	r3, [r7, #12]
 800b282:	687a      	ldr	r2, [r7, #4]
 800b284:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 800b286:	e031      	b.n	800b2ec <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback         = pCallback;
 800b288:	68fb      	ldr	r3, [r7, #12]
 800b28a:	687a      	ldr	r2, [r7, #4]
 800b28c:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 800b28e:	e02d      	b.n	800b2ec <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback           = pCallback;
 800b290:	68fb      	ldr	r3, [r7, #12]
 800b292:	687a      	ldr	r2, [r7, #4]
 800b294:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 800b296:	e029      	b.n	800b2ec <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback         = pCallback;
 800b298:	68fb      	ldr	r3, [r7, #12]
 800b29a:	687a      	ldr	r2, [r7, #4]
 800b29c:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 800b29e:	e025      	b.n	800b2ec <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback          = pCallback;
 800b2a0:	68fb      	ldr	r3, [r7, #12]
 800b2a2:	687a      	ldr	r2, [r7, #4]
 800b2a4:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 800b2a6:	e021      	b.n	800b2ec <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback        = pCallback;
 800b2a8:	68fb      	ldr	r3, [r7, #12]
 800b2aa:	687a      	ldr	r2, [r7, #4]
 800b2ac:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 800b2ae:	e01d      	b.n	800b2ec <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback     = pCallback;
 800b2b0:	68fb      	ldr	r3, [r7, #12]
 800b2b2:	687a      	ldr	r2, [r7, #4]
 800b2b4:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 800b2b6:	e019      	b.n	800b2ec <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback   = pCallback;
 800b2b8:	68fb      	ldr	r3, [r7, #12]
 800b2ba:	687a      	ldr	r2, [r7, #4]
 800b2bc:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 800b2be:	e015      	b.n	800b2ec <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback      = pCallback;
 800b2c0:	68fb      	ldr	r3, [r7, #12]
 800b2c2:	687a      	ldr	r2, [r7, #4]
 800b2c4:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 800b2c6:	e011      	b.n	800b2ec <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback    = pCallback;
 800b2c8:	68fb      	ldr	r3, [r7, #12]
 800b2ca:	687a      	ldr	r2, [r7, #4]
 800b2cc:	679a      	str	r2, [r3, #120]	@ 0x78
        break;
 800b2ce:	e00d      	b.n	800b2ec <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback   = pCallback;
 800b2d0:	68fb      	ldr	r3, [r7, #12]
 800b2d2:	687a      	ldr	r2, [r7, #4]
 800b2d4:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 800b2d6:	e009      	b.n	800b2ec <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback = pCallback;
 800b2d8:	68fb      	ldr	r3, [r7, #12]
 800b2da:	687a      	ldr	r2, [r7, #4]
 800b2dc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        break;
 800b2e0:	e004      	b.n	800b2ec <HAL_TIM_RegisterCallback+0x2b0>

      default :
        /* Return error status */
        status = HAL_ERROR;
 800b2e2:	2301      	movs	r3, #1
 800b2e4:	75fb      	strb	r3, [r7, #23]
        break;
 800b2e6:	e001      	b.n	800b2ec <HAL_TIM_RegisterCallback+0x2b0>
    }
  }
  else
  {
    /* Return error status */
    status = HAL_ERROR;
 800b2e8:	2301      	movs	r3, #1
 800b2ea:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800b2ec:	7dfb      	ldrb	r3, [r7, #23]
}
 800b2ee:	4618      	mov	r0, r3
 800b2f0:	371c      	adds	r7, #28
 800b2f2:	46bd      	mov	sp, r7
 800b2f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2f8:	4770      	bx	lr
 800b2fa:	bf00      	nop

0800b2fc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800b2fc:	b480      	push	{r7}
 800b2fe:	b085      	sub	sp, #20
 800b300:	af00      	add	r7, sp, #0
 800b302:	6078      	str	r0, [r7, #4]
 800b304:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800b306:	687b      	ldr	r3, [r7, #4]
 800b308:	681b      	ldr	r3, [r3, #0]
 800b30a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b30c:	687b      	ldr	r3, [r7, #4]
 800b30e:	4a4c      	ldr	r2, [pc, #304]	@ (800b440 <TIM_Base_SetConfig+0x144>)
 800b310:	4293      	cmp	r3, r2
 800b312:	d017      	beq.n	800b344 <TIM_Base_SetConfig+0x48>
 800b314:	687b      	ldr	r3, [r7, #4]
 800b316:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b31a:	d013      	beq.n	800b344 <TIM_Base_SetConfig+0x48>
 800b31c:	687b      	ldr	r3, [r7, #4]
 800b31e:	4a49      	ldr	r2, [pc, #292]	@ (800b444 <TIM_Base_SetConfig+0x148>)
 800b320:	4293      	cmp	r3, r2
 800b322:	d00f      	beq.n	800b344 <TIM_Base_SetConfig+0x48>
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	4a48      	ldr	r2, [pc, #288]	@ (800b448 <TIM_Base_SetConfig+0x14c>)
 800b328:	4293      	cmp	r3, r2
 800b32a:	d00b      	beq.n	800b344 <TIM_Base_SetConfig+0x48>
 800b32c:	687b      	ldr	r3, [r7, #4]
 800b32e:	4a47      	ldr	r2, [pc, #284]	@ (800b44c <TIM_Base_SetConfig+0x150>)
 800b330:	4293      	cmp	r3, r2
 800b332:	d007      	beq.n	800b344 <TIM_Base_SetConfig+0x48>
 800b334:	687b      	ldr	r3, [r7, #4]
 800b336:	4a46      	ldr	r2, [pc, #280]	@ (800b450 <TIM_Base_SetConfig+0x154>)
 800b338:	4293      	cmp	r3, r2
 800b33a:	d003      	beq.n	800b344 <TIM_Base_SetConfig+0x48>
 800b33c:	687b      	ldr	r3, [r7, #4]
 800b33e:	4a45      	ldr	r2, [pc, #276]	@ (800b454 <TIM_Base_SetConfig+0x158>)
 800b340:	4293      	cmp	r3, r2
 800b342:	d108      	bne.n	800b356 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b344:	68fb      	ldr	r3, [r7, #12]
 800b346:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b34a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800b34c:	683b      	ldr	r3, [r7, #0]
 800b34e:	685b      	ldr	r3, [r3, #4]
 800b350:	68fa      	ldr	r2, [r7, #12]
 800b352:	4313      	orrs	r3, r2
 800b354:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b356:	687b      	ldr	r3, [r7, #4]
 800b358:	4a39      	ldr	r2, [pc, #228]	@ (800b440 <TIM_Base_SetConfig+0x144>)
 800b35a:	4293      	cmp	r3, r2
 800b35c:	d023      	beq.n	800b3a6 <TIM_Base_SetConfig+0xaa>
 800b35e:	687b      	ldr	r3, [r7, #4]
 800b360:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b364:	d01f      	beq.n	800b3a6 <TIM_Base_SetConfig+0xaa>
 800b366:	687b      	ldr	r3, [r7, #4]
 800b368:	4a36      	ldr	r2, [pc, #216]	@ (800b444 <TIM_Base_SetConfig+0x148>)
 800b36a:	4293      	cmp	r3, r2
 800b36c:	d01b      	beq.n	800b3a6 <TIM_Base_SetConfig+0xaa>
 800b36e:	687b      	ldr	r3, [r7, #4]
 800b370:	4a35      	ldr	r2, [pc, #212]	@ (800b448 <TIM_Base_SetConfig+0x14c>)
 800b372:	4293      	cmp	r3, r2
 800b374:	d017      	beq.n	800b3a6 <TIM_Base_SetConfig+0xaa>
 800b376:	687b      	ldr	r3, [r7, #4]
 800b378:	4a34      	ldr	r2, [pc, #208]	@ (800b44c <TIM_Base_SetConfig+0x150>)
 800b37a:	4293      	cmp	r3, r2
 800b37c:	d013      	beq.n	800b3a6 <TIM_Base_SetConfig+0xaa>
 800b37e:	687b      	ldr	r3, [r7, #4]
 800b380:	4a33      	ldr	r2, [pc, #204]	@ (800b450 <TIM_Base_SetConfig+0x154>)
 800b382:	4293      	cmp	r3, r2
 800b384:	d00f      	beq.n	800b3a6 <TIM_Base_SetConfig+0xaa>
 800b386:	687b      	ldr	r3, [r7, #4]
 800b388:	4a33      	ldr	r2, [pc, #204]	@ (800b458 <TIM_Base_SetConfig+0x15c>)
 800b38a:	4293      	cmp	r3, r2
 800b38c:	d00b      	beq.n	800b3a6 <TIM_Base_SetConfig+0xaa>
 800b38e:	687b      	ldr	r3, [r7, #4]
 800b390:	4a32      	ldr	r2, [pc, #200]	@ (800b45c <TIM_Base_SetConfig+0x160>)
 800b392:	4293      	cmp	r3, r2
 800b394:	d007      	beq.n	800b3a6 <TIM_Base_SetConfig+0xaa>
 800b396:	687b      	ldr	r3, [r7, #4]
 800b398:	4a31      	ldr	r2, [pc, #196]	@ (800b460 <TIM_Base_SetConfig+0x164>)
 800b39a:	4293      	cmp	r3, r2
 800b39c:	d003      	beq.n	800b3a6 <TIM_Base_SetConfig+0xaa>
 800b39e:	687b      	ldr	r3, [r7, #4]
 800b3a0:	4a2c      	ldr	r2, [pc, #176]	@ (800b454 <TIM_Base_SetConfig+0x158>)
 800b3a2:	4293      	cmp	r3, r2
 800b3a4:	d108      	bne.n	800b3b8 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800b3a6:	68fb      	ldr	r3, [r7, #12]
 800b3a8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b3ac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800b3ae:	683b      	ldr	r3, [r7, #0]
 800b3b0:	68db      	ldr	r3, [r3, #12]
 800b3b2:	68fa      	ldr	r2, [r7, #12]
 800b3b4:	4313      	orrs	r3, r2
 800b3b6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800b3b8:	68fb      	ldr	r3, [r7, #12]
 800b3ba:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800b3be:	683b      	ldr	r3, [r7, #0]
 800b3c0:	695b      	ldr	r3, [r3, #20]
 800b3c2:	4313      	orrs	r3, r2
 800b3c4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800b3c6:	687b      	ldr	r3, [r7, #4]
 800b3c8:	68fa      	ldr	r2, [r7, #12]
 800b3ca:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800b3cc:	683b      	ldr	r3, [r7, #0]
 800b3ce:	689a      	ldr	r2, [r3, #8]
 800b3d0:	687b      	ldr	r3, [r7, #4]
 800b3d2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800b3d4:	683b      	ldr	r3, [r7, #0]
 800b3d6:	681a      	ldr	r2, [r3, #0]
 800b3d8:	687b      	ldr	r3, [r7, #4]
 800b3da:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b3dc:	687b      	ldr	r3, [r7, #4]
 800b3de:	4a18      	ldr	r2, [pc, #96]	@ (800b440 <TIM_Base_SetConfig+0x144>)
 800b3e0:	4293      	cmp	r3, r2
 800b3e2:	d013      	beq.n	800b40c <TIM_Base_SetConfig+0x110>
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	4a1a      	ldr	r2, [pc, #104]	@ (800b450 <TIM_Base_SetConfig+0x154>)
 800b3e8:	4293      	cmp	r3, r2
 800b3ea:	d00f      	beq.n	800b40c <TIM_Base_SetConfig+0x110>
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	4a1a      	ldr	r2, [pc, #104]	@ (800b458 <TIM_Base_SetConfig+0x15c>)
 800b3f0:	4293      	cmp	r3, r2
 800b3f2:	d00b      	beq.n	800b40c <TIM_Base_SetConfig+0x110>
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	4a19      	ldr	r2, [pc, #100]	@ (800b45c <TIM_Base_SetConfig+0x160>)
 800b3f8:	4293      	cmp	r3, r2
 800b3fa:	d007      	beq.n	800b40c <TIM_Base_SetConfig+0x110>
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	4a18      	ldr	r2, [pc, #96]	@ (800b460 <TIM_Base_SetConfig+0x164>)
 800b400:	4293      	cmp	r3, r2
 800b402:	d003      	beq.n	800b40c <TIM_Base_SetConfig+0x110>
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	4a13      	ldr	r2, [pc, #76]	@ (800b454 <TIM_Base_SetConfig+0x158>)
 800b408:	4293      	cmp	r3, r2
 800b40a:	d103      	bne.n	800b414 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800b40c:	683b      	ldr	r3, [r7, #0]
 800b40e:	691a      	ldr	r2, [r3, #16]
 800b410:	687b      	ldr	r3, [r7, #4]
 800b412:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800b414:	687b      	ldr	r3, [r7, #4]
 800b416:	2201      	movs	r2, #1
 800b418:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800b41a:	687b      	ldr	r3, [r7, #4]
 800b41c:	691b      	ldr	r3, [r3, #16]
 800b41e:	f003 0301 	and.w	r3, r3, #1
 800b422:	2b01      	cmp	r3, #1
 800b424:	d105      	bne.n	800b432 <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800b426:	687b      	ldr	r3, [r7, #4]
 800b428:	691b      	ldr	r3, [r3, #16]
 800b42a:	f023 0201 	bic.w	r2, r3, #1
 800b42e:	687b      	ldr	r3, [r7, #4]
 800b430:	611a      	str	r2, [r3, #16]
  }
}
 800b432:	bf00      	nop
 800b434:	3714      	adds	r7, #20
 800b436:	46bd      	mov	sp, r7
 800b438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b43c:	4770      	bx	lr
 800b43e:	bf00      	nop
 800b440:	40012c00 	.word	0x40012c00
 800b444:	40000400 	.word	0x40000400
 800b448:	40000800 	.word	0x40000800
 800b44c:	40000c00 	.word	0x40000c00
 800b450:	40013400 	.word	0x40013400
 800b454:	40015000 	.word	0x40015000
 800b458:	40014000 	.word	0x40014000
 800b45c:	40014400 	.word	0x40014400
 800b460:	40014800 	.word	0x40014800

0800b464 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b464:	b480      	push	{r7}
 800b466:	b087      	sub	sp, #28
 800b468:	af00      	add	r7, sp, #0
 800b46a:	6078      	str	r0, [r7, #4]
 800b46c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	6a1b      	ldr	r3, [r3, #32]
 800b472:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	6a1b      	ldr	r3, [r3, #32]
 800b478:	f023 0201 	bic.w	r2, r3, #1
 800b47c:	687b      	ldr	r3, [r7, #4]
 800b47e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b480:	687b      	ldr	r3, [r7, #4]
 800b482:	685b      	ldr	r3, [r3, #4]
 800b484:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b486:	687b      	ldr	r3, [r7, #4]
 800b488:	699b      	ldr	r3, [r3, #24]
 800b48a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800b48c:	68fb      	ldr	r3, [r7, #12]
 800b48e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b492:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b496:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800b498:	68fb      	ldr	r3, [r7, #12]
 800b49a:	f023 0303 	bic.w	r3, r3, #3
 800b49e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b4a0:	683b      	ldr	r3, [r7, #0]
 800b4a2:	681b      	ldr	r3, [r3, #0]
 800b4a4:	68fa      	ldr	r2, [r7, #12]
 800b4a6:	4313      	orrs	r3, r2
 800b4a8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800b4aa:	697b      	ldr	r3, [r7, #20]
 800b4ac:	f023 0302 	bic.w	r3, r3, #2
 800b4b0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800b4b2:	683b      	ldr	r3, [r7, #0]
 800b4b4:	689b      	ldr	r3, [r3, #8]
 800b4b6:	697a      	ldr	r2, [r7, #20]
 800b4b8:	4313      	orrs	r3, r2
 800b4ba:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800b4bc:	687b      	ldr	r3, [r7, #4]
 800b4be:	4a30      	ldr	r2, [pc, #192]	@ (800b580 <TIM_OC1_SetConfig+0x11c>)
 800b4c0:	4293      	cmp	r3, r2
 800b4c2:	d013      	beq.n	800b4ec <TIM_OC1_SetConfig+0x88>
 800b4c4:	687b      	ldr	r3, [r7, #4]
 800b4c6:	4a2f      	ldr	r2, [pc, #188]	@ (800b584 <TIM_OC1_SetConfig+0x120>)
 800b4c8:	4293      	cmp	r3, r2
 800b4ca:	d00f      	beq.n	800b4ec <TIM_OC1_SetConfig+0x88>
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	4a2e      	ldr	r2, [pc, #184]	@ (800b588 <TIM_OC1_SetConfig+0x124>)
 800b4d0:	4293      	cmp	r3, r2
 800b4d2:	d00b      	beq.n	800b4ec <TIM_OC1_SetConfig+0x88>
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	4a2d      	ldr	r2, [pc, #180]	@ (800b58c <TIM_OC1_SetConfig+0x128>)
 800b4d8:	4293      	cmp	r3, r2
 800b4da:	d007      	beq.n	800b4ec <TIM_OC1_SetConfig+0x88>
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	4a2c      	ldr	r2, [pc, #176]	@ (800b590 <TIM_OC1_SetConfig+0x12c>)
 800b4e0:	4293      	cmp	r3, r2
 800b4e2:	d003      	beq.n	800b4ec <TIM_OC1_SetConfig+0x88>
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	4a2b      	ldr	r2, [pc, #172]	@ (800b594 <TIM_OC1_SetConfig+0x130>)
 800b4e8:	4293      	cmp	r3, r2
 800b4ea:	d10c      	bne.n	800b506 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800b4ec:	697b      	ldr	r3, [r7, #20]
 800b4ee:	f023 0308 	bic.w	r3, r3, #8
 800b4f2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800b4f4:	683b      	ldr	r3, [r7, #0]
 800b4f6:	68db      	ldr	r3, [r3, #12]
 800b4f8:	697a      	ldr	r2, [r7, #20]
 800b4fa:	4313      	orrs	r3, r2
 800b4fc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800b4fe:	697b      	ldr	r3, [r7, #20]
 800b500:	f023 0304 	bic.w	r3, r3, #4
 800b504:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b506:	687b      	ldr	r3, [r7, #4]
 800b508:	4a1d      	ldr	r2, [pc, #116]	@ (800b580 <TIM_OC1_SetConfig+0x11c>)
 800b50a:	4293      	cmp	r3, r2
 800b50c:	d013      	beq.n	800b536 <TIM_OC1_SetConfig+0xd2>
 800b50e:	687b      	ldr	r3, [r7, #4]
 800b510:	4a1c      	ldr	r2, [pc, #112]	@ (800b584 <TIM_OC1_SetConfig+0x120>)
 800b512:	4293      	cmp	r3, r2
 800b514:	d00f      	beq.n	800b536 <TIM_OC1_SetConfig+0xd2>
 800b516:	687b      	ldr	r3, [r7, #4]
 800b518:	4a1b      	ldr	r2, [pc, #108]	@ (800b588 <TIM_OC1_SetConfig+0x124>)
 800b51a:	4293      	cmp	r3, r2
 800b51c:	d00b      	beq.n	800b536 <TIM_OC1_SetConfig+0xd2>
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	4a1a      	ldr	r2, [pc, #104]	@ (800b58c <TIM_OC1_SetConfig+0x128>)
 800b522:	4293      	cmp	r3, r2
 800b524:	d007      	beq.n	800b536 <TIM_OC1_SetConfig+0xd2>
 800b526:	687b      	ldr	r3, [r7, #4]
 800b528:	4a19      	ldr	r2, [pc, #100]	@ (800b590 <TIM_OC1_SetConfig+0x12c>)
 800b52a:	4293      	cmp	r3, r2
 800b52c:	d003      	beq.n	800b536 <TIM_OC1_SetConfig+0xd2>
 800b52e:	687b      	ldr	r3, [r7, #4]
 800b530:	4a18      	ldr	r2, [pc, #96]	@ (800b594 <TIM_OC1_SetConfig+0x130>)
 800b532:	4293      	cmp	r3, r2
 800b534:	d111      	bne.n	800b55a <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800b536:	693b      	ldr	r3, [r7, #16]
 800b538:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b53c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800b53e:	693b      	ldr	r3, [r7, #16]
 800b540:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800b544:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800b546:	683b      	ldr	r3, [r7, #0]
 800b548:	695b      	ldr	r3, [r3, #20]
 800b54a:	693a      	ldr	r2, [r7, #16]
 800b54c:	4313      	orrs	r3, r2
 800b54e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800b550:	683b      	ldr	r3, [r7, #0]
 800b552:	699b      	ldr	r3, [r3, #24]
 800b554:	693a      	ldr	r2, [r7, #16]
 800b556:	4313      	orrs	r3, r2
 800b558:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b55a:	687b      	ldr	r3, [r7, #4]
 800b55c:	693a      	ldr	r2, [r7, #16]
 800b55e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	68fa      	ldr	r2, [r7, #12]
 800b564:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800b566:	683b      	ldr	r3, [r7, #0]
 800b568:	685a      	ldr	r2, [r3, #4]
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b56e:	687b      	ldr	r3, [r7, #4]
 800b570:	697a      	ldr	r2, [r7, #20]
 800b572:	621a      	str	r2, [r3, #32]
}
 800b574:	bf00      	nop
 800b576:	371c      	adds	r7, #28
 800b578:	46bd      	mov	sp, r7
 800b57a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b57e:	4770      	bx	lr
 800b580:	40012c00 	.word	0x40012c00
 800b584:	40013400 	.word	0x40013400
 800b588:	40014000 	.word	0x40014000
 800b58c:	40014400 	.word	0x40014400
 800b590:	40014800 	.word	0x40014800
 800b594:	40015000 	.word	0x40015000

0800b598 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b598:	b480      	push	{r7}
 800b59a:	b087      	sub	sp, #28
 800b59c:	af00      	add	r7, sp, #0
 800b59e:	6078      	str	r0, [r7, #4]
 800b5a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b5a2:	687b      	ldr	r3, [r7, #4]
 800b5a4:	6a1b      	ldr	r3, [r3, #32]
 800b5a6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b5a8:	687b      	ldr	r3, [r7, #4]
 800b5aa:	6a1b      	ldr	r3, [r3, #32]
 800b5ac:	f023 0210 	bic.w	r2, r3, #16
 800b5b0:	687b      	ldr	r3, [r7, #4]
 800b5b2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b5b4:	687b      	ldr	r3, [r7, #4]
 800b5b6:	685b      	ldr	r3, [r3, #4]
 800b5b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b5ba:	687b      	ldr	r3, [r7, #4]
 800b5bc:	699b      	ldr	r3, [r3, #24]
 800b5be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800b5c0:	68fb      	ldr	r3, [r7, #12]
 800b5c2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b5c6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b5ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800b5cc:	68fb      	ldr	r3, [r7, #12]
 800b5ce:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b5d2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b5d4:	683b      	ldr	r3, [r7, #0]
 800b5d6:	681b      	ldr	r3, [r3, #0]
 800b5d8:	021b      	lsls	r3, r3, #8
 800b5da:	68fa      	ldr	r2, [r7, #12]
 800b5dc:	4313      	orrs	r3, r2
 800b5de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800b5e0:	697b      	ldr	r3, [r7, #20]
 800b5e2:	f023 0320 	bic.w	r3, r3, #32
 800b5e6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800b5e8:	683b      	ldr	r3, [r7, #0]
 800b5ea:	689b      	ldr	r3, [r3, #8]
 800b5ec:	011b      	lsls	r3, r3, #4
 800b5ee:	697a      	ldr	r2, [r7, #20]
 800b5f0:	4313      	orrs	r3, r2
 800b5f2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	4a2c      	ldr	r2, [pc, #176]	@ (800b6a8 <TIM_OC2_SetConfig+0x110>)
 800b5f8:	4293      	cmp	r3, r2
 800b5fa:	d007      	beq.n	800b60c <TIM_OC2_SetConfig+0x74>
 800b5fc:	687b      	ldr	r3, [r7, #4]
 800b5fe:	4a2b      	ldr	r2, [pc, #172]	@ (800b6ac <TIM_OC2_SetConfig+0x114>)
 800b600:	4293      	cmp	r3, r2
 800b602:	d003      	beq.n	800b60c <TIM_OC2_SetConfig+0x74>
 800b604:	687b      	ldr	r3, [r7, #4]
 800b606:	4a2a      	ldr	r2, [pc, #168]	@ (800b6b0 <TIM_OC2_SetConfig+0x118>)
 800b608:	4293      	cmp	r3, r2
 800b60a:	d10d      	bne.n	800b628 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800b60c:	697b      	ldr	r3, [r7, #20]
 800b60e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b612:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800b614:	683b      	ldr	r3, [r7, #0]
 800b616:	68db      	ldr	r3, [r3, #12]
 800b618:	011b      	lsls	r3, r3, #4
 800b61a:	697a      	ldr	r2, [r7, #20]
 800b61c:	4313      	orrs	r3, r2
 800b61e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800b620:	697b      	ldr	r3, [r7, #20]
 800b622:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b626:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	4a1f      	ldr	r2, [pc, #124]	@ (800b6a8 <TIM_OC2_SetConfig+0x110>)
 800b62c:	4293      	cmp	r3, r2
 800b62e:	d013      	beq.n	800b658 <TIM_OC2_SetConfig+0xc0>
 800b630:	687b      	ldr	r3, [r7, #4]
 800b632:	4a1e      	ldr	r2, [pc, #120]	@ (800b6ac <TIM_OC2_SetConfig+0x114>)
 800b634:	4293      	cmp	r3, r2
 800b636:	d00f      	beq.n	800b658 <TIM_OC2_SetConfig+0xc0>
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	4a1e      	ldr	r2, [pc, #120]	@ (800b6b4 <TIM_OC2_SetConfig+0x11c>)
 800b63c:	4293      	cmp	r3, r2
 800b63e:	d00b      	beq.n	800b658 <TIM_OC2_SetConfig+0xc0>
 800b640:	687b      	ldr	r3, [r7, #4]
 800b642:	4a1d      	ldr	r2, [pc, #116]	@ (800b6b8 <TIM_OC2_SetConfig+0x120>)
 800b644:	4293      	cmp	r3, r2
 800b646:	d007      	beq.n	800b658 <TIM_OC2_SetConfig+0xc0>
 800b648:	687b      	ldr	r3, [r7, #4]
 800b64a:	4a1c      	ldr	r2, [pc, #112]	@ (800b6bc <TIM_OC2_SetConfig+0x124>)
 800b64c:	4293      	cmp	r3, r2
 800b64e:	d003      	beq.n	800b658 <TIM_OC2_SetConfig+0xc0>
 800b650:	687b      	ldr	r3, [r7, #4]
 800b652:	4a17      	ldr	r2, [pc, #92]	@ (800b6b0 <TIM_OC2_SetConfig+0x118>)
 800b654:	4293      	cmp	r3, r2
 800b656:	d113      	bne.n	800b680 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800b658:	693b      	ldr	r3, [r7, #16]
 800b65a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800b65e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800b660:	693b      	ldr	r3, [r7, #16]
 800b662:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800b666:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800b668:	683b      	ldr	r3, [r7, #0]
 800b66a:	695b      	ldr	r3, [r3, #20]
 800b66c:	009b      	lsls	r3, r3, #2
 800b66e:	693a      	ldr	r2, [r7, #16]
 800b670:	4313      	orrs	r3, r2
 800b672:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800b674:	683b      	ldr	r3, [r7, #0]
 800b676:	699b      	ldr	r3, [r3, #24]
 800b678:	009b      	lsls	r3, r3, #2
 800b67a:	693a      	ldr	r2, [r7, #16]
 800b67c:	4313      	orrs	r3, r2
 800b67e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b680:	687b      	ldr	r3, [r7, #4]
 800b682:	693a      	ldr	r2, [r7, #16]
 800b684:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b686:	687b      	ldr	r3, [r7, #4]
 800b688:	68fa      	ldr	r2, [r7, #12]
 800b68a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800b68c:	683b      	ldr	r3, [r7, #0]
 800b68e:	685a      	ldr	r2, [r3, #4]
 800b690:	687b      	ldr	r3, [r7, #4]
 800b692:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	697a      	ldr	r2, [r7, #20]
 800b698:	621a      	str	r2, [r3, #32]
}
 800b69a:	bf00      	nop
 800b69c:	371c      	adds	r7, #28
 800b69e:	46bd      	mov	sp, r7
 800b6a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6a4:	4770      	bx	lr
 800b6a6:	bf00      	nop
 800b6a8:	40012c00 	.word	0x40012c00
 800b6ac:	40013400 	.word	0x40013400
 800b6b0:	40015000 	.word	0x40015000
 800b6b4:	40014000 	.word	0x40014000
 800b6b8:	40014400 	.word	0x40014400
 800b6bc:	40014800 	.word	0x40014800

0800b6c0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b6c0:	b480      	push	{r7}
 800b6c2:	b087      	sub	sp, #28
 800b6c4:	af00      	add	r7, sp, #0
 800b6c6:	6078      	str	r0, [r7, #4]
 800b6c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	6a1b      	ldr	r3, [r3, #32]
 800b6ce:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800b6d0:	687b      	ldr	r3, [r7, #4]
 800b6d2:	6a1b      	ldr	r3, [r3, #32]
 800b6d4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	685b      	ldr	r3, [r3, #4]
 800b6e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b6e2:	687b      	ldr	r3, [r7, #4]
 800b6e4:	69db      	ldr	r3, [r3, #28]
 800b6e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800b6e8:	68fb      	ldr	r3, [r7, #12]
 800b6ea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b6ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b6f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800b6f4:	68fb      	ldr	r3, [r7, #12]
 800b6f6:	f023 0303 	bic.w	r3, r3, #3
 800b6fa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b6fc:	683b      	ldr	r3, [r7, #0]
 800b6fe:	681b      	ldr	r3, [r3, #0]
 800b700:	68fa      	ldr	r2, [r7, #12]
 800b702:	4313      	orrs	r3, r2
 800b704:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800b706:	697b      	ldr	r3, [r7, #20]
 800b708:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800b70c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800b70e:	683b      	ldr	r3, [r7, #0]
 800b710:	689b      	ldr	r3, [r3, #8]
 800b712:	021b      	lsls	r3, r3, #8
 800b714:	697a      	ldr	r2, [r7, #20]
 800b716:	4313      	orrs	r3, r2
 800b718:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800b71a:	687b      	ldr	r3, [r7, #4]
 800b71c:	4a2b      	ldr	r2, [pc, #172]	@ (800b7cc <TIM_OC3_SetConfig+0x10c>)
 800b71e:	4293      	cmp	r3, r2
 800b720:	d007      	beq.n	800b732 <TIM_OC3_SetConfig+0x72>
 800b722:	687b      	ldr	r3, [r7, #4]
 800b724:	4a2a      	ldr	r2, [pc, #168]	@ (800b7d0 <TIM_OC3_SetConfig+0x110>)
 800b726:	4293      	cmp	r3, r2
 800b728:	d003      	beq.n	800b732 <TIM_OC3_SetConfig+0x72>
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	4a29      	ldr	r2, [pc, #164]	@ (800b7d4 <TIM_OC3_SetConfig+0x114>)
 800b72e:	4293      	cmp	r3, r2
 800b730:	d10d      	bne.n	800b74e <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800b732:	697b      	ldr	r3, [r7, #20]
 800b734:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800b738:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800b73a:	683b      	ldr	r3, [r7, #0]
 800b73c:	68db      	ldr	r3, [r3, #12]
 800b73e:	021b      	lsls	r3, r3, #8
 800b740:	697a      	ldr	r2, [r7, #20]
 800b742:	4313      	orrs	r3, r2
 800b744:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800b746:	697b      	ldr	r3, [r7, #20]
 800b748:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800b74c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b74e:	687b      	ldr	r3, [r7, #4]
 800b750:	4a1e      	ldr	r2, [pc, #120]	@ (800b7cc <TIM_OC3_SetConfig+0x10c>)
 800b752:	4293      	cmp	r3, r2
 800b754:	d013      	beq.n	800b77e <TIM_OC3_SetConfig+0xbe>
 800b756:	687b      	ldr	r3, [r7, #4]
 800b758:	4a1d      	ldr	r2, [pc, #116]	@ (800b7d0 <TIM_OC3_SetConfig+0x110>)
 800b75a:	4293      	cmp	r3, r2
 800b75c:	d00f      	beq.n	800b77e <TIM_OC3_SetConfig+0xbe>
 800b75e:	687b      	ldr	r3, [r7, #4]
 800b760:	4a1d      	ldr	r2, [pc, #116]	@ (800b7d8 <TIM_OC3_SetConfig+0x118>)
 800b762:	4293      	cmp	r3, r2
 800b764:	d00b      	beq.n	800b77e <TIM_OC3_SetConfig+0xbe>
 800b766:	687b      	ldr	r3, [r7, #4]
 800b768:	4a1c      	ldr	r2, [pc, #112]	@ (800b7dc <TIM_OC3_SetConfig+0x11c>)
 800b76a:	4293      	cmp	r3, r2
 800b76c:	d007      	beq.n	800b77e <TIM_OC3_SetConfig+0xbe>
 800b76e:	687b      	ldr	r3, [r7, #4]
 800b770:	4a1b      	ldr	r2, [pc, #108]	@ (800b7e0 <TIM_OC3_SetConfig+0x120>)
 800b772:	4293      	cmp	r3, r2
 800b774:	d003      	beq.n	800b77e <TIM_OC3_SetConfig+0xbe>
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	4a16      	ldr	r2, [pc, #88]	@ (800b7d4 <TIM_OC3_SetConfig+0x114>)
 800b77a:	4293      	cmp	r3, r2
 800b77c:	d113      	bne.n	800b7a6 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800b77e:	693b      	ldr	r3, [r7, #16]
 800b780:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b784:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800b786:	693b      	ldr	r3, [r7, #16]
 800b788:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800b78c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800b78e:	683b      	ldr	r3, [r7, #0]
 800b790:	695b      	ldr	r3, [r3, #20]
 800b792:	011b      	lsls	r3, r3, #4
 800b794:	693a      	ldr	r2, [r7, #16]
 800b796:	4313      	orrs	r3, r2
 800b798:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800b79a:	683b      	ldr	r3, [r7, #0]
 800b79c:	699b      	ldr	r3, [r3, #24]
 800b79e:	011b      	lsls	r3, r3, #4
 800b7a0:	693a      	ldr	r2, [r7, #16]
 800b7a2:	4313      	orrs	r3, r2
 800b7a4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b7a6:	687b      	ldr	r3, [r7, #4]
 800b7a8:	693a      	ldr	r2, [r7, #16]
 800b7aa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b7ac:	687b      	ldr	r3, [r7, #4]
 800b7ae:	68fa      	ldr	r2, [r7, #12]
 800b7b0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800b7b2:	683b      	ldr	r3, [r7, #0]
 800b7b4:	685a      	ldr	r2, [r3, #4]
 800b7b6:	687b      	ldr	r3, [r7, #4]
 800b7b8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b7ba:	687b      	ldr	r3, [r7, #4]
 800b7bc:	697a      	ldr	r2, [r7, #20]
 800b7be:	621a      	str	r2, [r3, #32]
}
 800b7c0:	bf00      	nop
 800b7c2:	371c      	adds	r7, #28
 800b7c4:	46bd      	mov	sp, r7
 800b7c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7ca:	4770      	bx	lr
 800b7cc:	40012c00 	.word	0x40012c00
 800b7d0:	40013400 	.word	0x40013400
 800b7d4:	40015000 	.word	0x40015000
 800b7d8:	40014000 	.word	0x40014000
 800b7dc:	40014400 	.word	0x40014400
 800b7e0:	40014800 	.word	0x40014800

0800b7e4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b7e4:	b480      	push	{r7}
 800b7e6:	b087      	sub	sp, #28
 800b7e8:	af00      	add	r7, sp, #0
 800b7ea:	6078      	str	r0, [r7, #4]
 800b7ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b7ee:	687b      	ldr	r3, [r7, #4]
 800b7f0:	6a1b      	ldr	r3, [r3, #32]
 800b7f2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	6a1b      	ldr	r3, [r3, #32]
 800b7f8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800b7fc:	687b      	ldr	r3, [r7, #4]
 800b7fe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b800:	687b      	ldr	r3, [r7, #4]
 800b802:	685b      	ldr	r3, [r3, #4]
 800b804:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b806:	687b      	ldr	r3, [r7, #4]
 800b808:	69db      	ldr	r3, [r3, #28]
 800b80a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800b80c:	68fb      	ldr	r3, [r7, #12]
 800b80e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b812:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b816:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800b818:	68fb      	ldr	r3, [r7, #12]
 800b81a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b81e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b820:	683b      	ldr	r3, [r7, #0]
 800b822:	681b      	ldr	r3, [r3, #0]
 800b824:	021b      	lsls	r3, r3, #8
 800b826:	68fa      	ldr	r2, [r7, #12]
 800b828:	4313      	orrs	r3, r2
 800b82a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800b82c:	697b      	ldr	r3, [r7, #20]
 800b82e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800b832:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800b834:	683b      	ldr	r3, [r7, #0]
 800b836:	689b      	ldr	r3, [r3, #8]
 800b838:	031b      	lsls	r3, r3, #12
 800b83a:	697a      	ldr	r2, [r7, #20]
 800b83c:	4313      	orrs	r3, r2
 800b83e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	4a2c      	ldr	r2, [pc, #176]	@ (800b8f4 <TIM_OC4_SetConfig+0x110>)
 800b844:	4293      	cmp	r3, r2
 800b846:	d007      	beq.n	800b858 <TIM_OC4_SetConfig+0x74>
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	4a2b      	ldr	r2, [pc, #172]	@ (800b8f8 <TIM_OC4_SetConfig+0x114>)
 800b84c:	4293      	cmp	r3, r2
 800b84e:	d003      	beq.n	800b858 <TIM_OC4_SetConfig+0x74>
 800b850:	687b      	ldr	r3, [r7, #4]
 800b852:	4a2a      	ldr	r2, [pc, #168]	@ (800b8fc <TIM_OC4_SetConfig+0x118>)
 800b854:	4293      	cmp	r3, r2
 800b856:	d10d      	bne.n	800b874 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800b858:	697b      	ldr	r3, [r7, #20]
 800b85a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800b85e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800b860:	683b      	ldr	r3, [r7, #0]
 800b862:	68db      	ldr	r3, [r3, #12]
 800b864:	031b      	lsls	r3, r3, #12
 800b866:	697a      	ldr	r2, [r7, #20]
 800b868:	4313      	orrs	r3, r2
 800b86a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800b86c:	697b      	ldr	r3, [r7, #20]
 800b86e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b872:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b874:	687b      	ldr	r3, [r7, #4]
 800b876:	4a1f      	ldr	r2, [pc, #124]	@ (800b8f4 <TIM_OC4_SetConfig+0x110>)
 800b878:	4293      	cmp	r3, r2
 800b87a:	d013      	beq.n	800b8a4 <TIM_OC4_SetConfig+0xc0>
 800b87c:	687b      	ldr	r3, [r7, #4]
 800b87e:	4a1e      	ldr	r2, [pc, #120]	@ (800b8f8 <TIM_OC4_SetConfig+0x114>)
 800b880:	4293      	cmp	r3, r2
 800b882:	d00f      	beq.n	800b8a4 <TIM_OC4_SetConfig+0xc0>
 800b884:	687b      	ldr	r3, [r7, #4]
 800b886:	4a1e      	ldr	r2, [pc, #120]	@ (800b900 <TIM_OC4_SetConfig+0x11c>)
 800b888:	4293      	cmp	r3, r2
 800b88a:	d00b      	beq.n	800b8a4 <TIM_OC4_SetConfig+0xc0>
 800b88c:	687b      	ldr	r3, [r7, #4]
 800b88e:	4a1d      	ldr	r2, [pc, #116]	@ (800b904 <TIM_OC4_SetConfig+0x120>)
 800b890:	4293      	cmp	r3, r2
 800b892:	d007      	beq.n	800b8a4 <TIM_OC4_SetConfig+0xc0>
 800b894:	687b      	ldr	r3, [r7, #4]
 800b896:	4a1c      	ldr	r2, [pc, #112]	@ (800b908 <TIM_OC4_SetConfig+0x124>)
 800b898:	4293      	cmp	r3, r2
 800b89a:	d003      	beq.n	800b8a4 <TIM_OC4_SetConfig+0xc0>
 800b89c:	687b      	ldr	r3, [r7, #4]
 800b89e:	4a17      	ldr	r2, [pc, #92]	@ (800b8fc <TIM_OC4_SetConfig+0x118>)
 800b8a0:	4293      	cmp	r3, r2
 800b8a2:	d113      	bne.n	800b8cc <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800b8a4:	693b      	ldr	r3, [r7, #16]
 800b8a6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b8aa:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800b8ac:	693b      	ldr	r3, [r7, #16]
 800b8ae:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800b8b2:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800b8b4:	683b      	ldr	r3, [r7, #0]
 800b8b6:	695b      	ldr	r3, [r3, #20]
 800b8b8:	019b      	lsls	r3, r3, #6
 800b8ba:	693a      	ldr	r2, [r7, #16]
 800b8bc:	4313      	orrs	r3, r2
 800b8be:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800b8c0:	683b      	ldr	r3, [r7, #0]
 800b8c2:	699b      	ldr	r3, [r3, #24]
 800b8c4:	019b      	lsls	r3, r3, #6
 800b8c6:	693a      	ldr	r2, [r7, #16]
 800b8c8:	4313      	orrs	r3, r2
 800b8ca:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b8cc:	687b      	ldr	r3, [r7, #4]
 800b8ce:	693a      	ldr	r2, [r7, #16]
 800b8d0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b8d2:	687b      	ldr	r3, [r7, #4]
 800b8d4:	68fa      	ldr	r2, [r7, #12]
 800b8d6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800b8d8:	683b      	ldr	r3, [r7, #0]
 800b8da:	685a      	ldr	r2, [r3, #4]
 800b8dc:	687b      	ldr	r3, [r7, #4]
 800b8de:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b8e0:	687b      	ldr	r3, [r7, #4]
 800b8e2:	697a      	ldr	r2, [r7, #20]
 800b8e4:	621a      	str	r2, [r3, #32]
}
 800b8e6:	bf00      	nop
 800b8e8:	371c      	adds	r7, #28
 800b8ea:	46bd      	mov	sp, r7
 800b8ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8f0:	4770      	bx	lr
 800b8f2:	bf00      	nop
 800b8f4:	40012c00 	.word	0x40012c00
 800b8f8:	40013400 	.word	0x40013400
 800b8fc:	40015000 	.word	0x40015000
 800b900:	40014000 	.word	0x40014000
 800b904:	40014400 	.word	0x40014400
 800b908:	40014800 	.word	0x40014800

0800b90c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800b90c:	b480      	push	{r7}
 800b90e:	b087      	sub	sp, #28
 800b910:	af00      	add	r7, sp, #0
 800b912:	6078      	str	r0, [r7, #4]
 800b914:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b916:	687b      	ldr	r3, [r7, #4]
 800b918:	6a1b      	ldr	r3, [r3, #32]
 800b91a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800b91c:	687b      	ldr	r3, [r7, #4]
 800b91e:	6a1b      	ldr	r3, [r3, #32]
 800b920:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800b924:	687b      	ldr	r3, [r7, #4]
 800b926:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b928:	687b      	ldr	r3, [r7, #4]
 800b92a:	685b      	ldr	r3, [r3, #4]
 800b92c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800b92e:	687b      	ldr	r3, [r7, #4]
 800b930:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b932:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800b934:	68fb      	ldr	r3, [r7, #12]
 800b936:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b93a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b93e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b940:	683b      	ldr	r3, [r7, #0]
 800b942:	681b      	ldr	r3, [r3, #0]
 800b944:	68fa      	ldr	r2, [r7, #12]
 800b946:	4313      	orrs	r3, r2
 800b948:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800b94a:	693b      	ldr	r3, [r7, #16]
 800b94c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800b950:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800b952:	683b      	ldr	r3, [r7, #0]
 800b954:	689b      	ldr	r3, [r3, #8]
 800b956:	041b      	lsls	r3, r3, #16
 800b958:	693a      	ldr	r2, [r7, #16]
 800b95a:	4313      	orrs	r3, r2
 800b95c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b95e:	687b      	ldr	r3, [r7, #4]
 800b960:	4a19      	ldr	r2, [pc, #100]	@ (800b9c8 <TIM_OC5_SetConfig+0xbc>)
 800b962:	4293      	cmp	r3, r2
 800b964:	d013      	beq.n	800b98e <TIM_OC5_SetConfig+0x82>
 800b966:	687b      	ldr	r3, [r7, #4]
 800b968:	4a18      	ldr	r2, [pc, #96]	@ (800b9cc <TIM_OC5_SetConfig+0xc0>)
 800b96a:	4293      	cmp	r3, r2
 800b96c:	d00f      	beq.n	800b98e <TIM_OC5_SetConfig+0x82>
 800b96e:	687b      	ldr	r3, [r7, #4]
 800b970:	4a17      	ldr	r2, [pc, #92]	@ (800b9d0 <TIM_OC5_SetConfig+0xc4>)
 800b972:	4293      	cmp	r3, r2
 800b974:	d00b      	beq.n	800b98e <TIM_OC5_SetConfig+0x82>
 800b976:	687b      	ldr	r3, [r7, #4]
 800b978:	4a16      	ldr	r2, [pc, #88]	@ (800b9d4 <TIM_OC5_SetConfig+0xc8>)
 800b97a:	4293      	cmp	r3, r2
 800b97c:	d007      	beq.n	800b98e <TIM_OC5_SetConfig+0x82>
 800b97e:	687b      	ldr	r3, [r7, #4]
 800b980:	4a15      	ldr	r2, [pc, #84]	@ (800b9d8 <TIM_OC5_SetConfig+0xcc>)
 800b982:	4293      	cmp	r3, r2
 800b984:	d003      	beq.n	800b98e <TIM_OC5_SetConfig+0x82>
 800b986:	687b      	ldr	r3, [r7, #4]
 800b988:	4a14      	ldr	r2, [pc, #80]	@ (800b9dc <TIM_OC5_SetConfig+0xd0>)
 800b98a:	4293      	cmp	r3, r2
 800b98c:	d109      	bne.n	800b9a2 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800b98e:	697b      	ldr	r3, [r7, #20]
 800b990:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b994:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800b996:	683b      	ldr	r3, [r7, #0]
 800b998:	695b      	ldr	r3, [r3, #20]
 800b99a:	021b      	lsls	r3, r3, #8
 800b99c:	697a      	ldr	r2, [r7, #20]
 800b99e:	4313      	orrs	r3, r2
 800b9a0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b9a2:	687b      	ldr	r3, [r7, #4]
 800b9a4:	697a      	ldr	r2, [r7, #20]
 800b9a6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800b9a8:	687b      	ldr	r3, [r7, #4]
 800b9aa:	68fa      	ldr	r2, [r7, #12]
 800b9ac:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800b9ae:	683b      	ldr	r3, [r7, #0]
 800b9b0:	685a      	ldr	r2, [r3, #4]
 800b9b2:	687b      	ldr	r3, [r7, #4]
 800b9b4:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b9b6:	687b      	ldr	r3, [r7, #4]
 800b9b8:	693a      	ldr	r2, [r7, #16]
 800b9ba:	621a      	str	r2, [r3, #32]
}
 800b9bc:	bf00      	nop
 800b9be:	371c      	adds	r7, #28
 800b9c0:	46bd      	mov	sp, r7
 800b9c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9c6:	4770      	bx	lr
 800b9c8:	40012c00 	.word	0x40012c00
 800b9cc:	40013400 	.word	0x40013400
 800b9d0:	40014000 	.word	0x40014000
 800b9d4:	40014400 	.word	0x40014400
 800b9d8:	40014800 	.word	0x40014800
 800b9dc:	40015000 	.word	0x40015000

0800b9e0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800b9e0:	b480      	push	{r7}
 800b9e2:	b087      	sub	sp, #28
 800b9e4:	af00      	add	r7, sp, #0
 800b9e6:	6078      	str	r0, [r7, #4]
 800b9e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b9ea:	687b      	ldr	r3, [r7, #4]
 800b9ec:	6a1b      	ldr	r3, [r3, #32]
 800b9ee:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800b9f0:	687b      	ldr	r3, [r7, #4]
 800b9f2:	6a1b      	ldr	r3, [r3, #32]
 800b9f4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800b9f8:	687b      	ldr	r3, [r7, #4]
 800b9fa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b9fc:	687b      	ldr	r3, [r7, #4]
 800b9fe:	685b      	ldr	r3, [r3, #4]
 800ba00:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800ba02:	687b      	ldr	r3, [r7, #4]
 800ba04:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ba06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800ba08:	68fb      	ldr	r3, [r7, #12]
 800ba0a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800ba0e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ba12:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ba14:	683b      	ldr	r3, [r7, #0]
 800ba16:	681b      	ldr	r3, [r3, #0]
 800ba18:	021b      	lsls	r3, r3, #8
 800ba1a:	68fa      	ldr	r2, [r7, #12]
 800ba1c:	4313      	orrs	r3, r2
 800ba1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800ba20:	693b      	ldr	r3, [r7, #16]
 800ba22:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800ba26:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800ba28:	683b      	ldr	r3, [r7, #0]
 800ba2a:	689b      	ldr	r3, [r3, #8]
 800ba2c:	051b      	lsls	r3, r3, #20
 800ba2e:	693a      	ldr	r2, [r7, #16]
 800ba30:	4313      	orrs	r3, r2
 800ba32:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	4a1a      	ldr	r2, [pc, #104]	@ (800baa0 <TIM_OC6_SetConfig+0xc0>)
 800ba38:	4293      	cmp	r3, r2
 800ba3a:	d013      	beq.n	800ba64 <TIM_OC6_SetConfig+0x84>
 800ba3c:	687b      	ldr	r3, [r7, #4]
 800ba3e:	4a19      	ldr	r2, [pc, #100]	@ (800baa4 <TIM_OC6_SetConfig+0xc4>)
 800ba40:	4293      	cmp	r3, r2
 800ba42:	d00f      	beq.n	800ba64 <TIM_OC6_SetConfig+0x84>
 800ba44:	687b      	ldr	r3, [r7, #4]
 800ba46:	4a18      	ldr	r2, [pc, #96]	@ (800baa8 <TIM_OC6_SetConfig+0xc8>)
 800ba48:	4293      	cmp	r3, r2
 800ba4a:	d00b      	beq.n	800ba64 <TIM_OC6_SetConfig+0x84>
 800ba4c:	687b      	ldr	r3, [r7, #4]
 800ba4e:	4a17      	ldr	r2, [pc, #92]	@ (800baac <TIM_OC6_SetConfig+0xcc>)
 800ba50:	4293      	cmp	r3, r2
 800ba52:	d007      	beq.n	800ba64 <TIM_OC6_SetConfig+0x84>
 800ba54:	687b      	ldr	r3, [r7, #4]
 800ba56:	4a16      	ldr	r2, [pc, #88]	@ (800bab0 <TIM_OC6_SetConfig+0xd0>)
 800ba58:	4293      	cmp	r3, r2
 800ba5a:	d003      	beq.n	800ba64 <TIM_OC6_SetConfig+0x84>
 800ba5c:	687b      	ldr	r3, [r7, #4]
 800ba5e:	4a15      	ldr	r2, [pc, #84]	@ (800bab4 <TIM_OC6_SetConfig+0xd4>)
 800ba60:	4293      	cmp	r3, r2
 800ba62:	d109      	bne.n	800ba78 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800ba64:	697b      	ldr	r3, [r7, #20]
 800ba66:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800ba6a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800ba6c:	683b      	ldr	r3, [r7, #0]
 800ba6e:	695b      	ldr	r3, [r3, #20]
 800ba70:	029b      	lsls	r3, r3, #10
 800ba72:	697a      	ldr	r2, [r7, #20]
 800ba74:	4313      	orrs	r3, r2
 800ba76:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ba78:	687b      	ldr	r3, [r7, #4]
 800ba7a:	697a      	ldr	r2, [r7, #20]
 800ba7c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800ba7e:	687b      	ldr	r3, [r7, #4]
 800ba80:	68fa      	ldr	r2, [r7, #12]
 800ba82:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800ba84:	683b      	ldr	r3, [r7, #0]
 800ba86:	685a      	ldr	r2, [r3, #4]
 800ba88:	687b      	ldr	r3, [r7, #4]
 800ba8a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ba8c:	687b      	ldr	r3, [r7, #4]
 800ba8e:	693a      	ldr	r2, [r7, #16]
 800ba90:	621a      	str	r2, [r3, #32]
}
 800ba92:	bf00      	nop
 800ba94:	371c      	adds	r7, #28
 800ba96:	46bd      	mov	sp, r7
 800ba98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba9c:	4770      	bx	lr
 800ba9e:	bf00      	nop
 800baa0:	40012c00 	.word	0x40012c00
 800baa4:	40013400 	.word	0x40013400
 800baa8:	40014000 	.word	0x40014000
 800baac:	40014400 	.word	0x40014400
 800bab0:	40014800 	.word	0x40014800
 800bab4:	40015000 	.word	0x40015000

0800bab8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800bab8:	b480      	push	{r7}
 800baba:	b087      	sub	sp, #28
 800babc:	af00      	add	r7, sp, #0
 800babe:	60f8      	str	r0, [r7, #12]
 800bac0:	60b9      	str	r1, [r7, #8]
 800bac2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800bac4:	68fb      	ldr	r3, [r7, #12]
 800bac6:	6a1b      	ldr	r3, [r3, #32]
 800bac8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800baca:	68fb      	ldr	r3, [r7, #12]
 800bacc:	6a1b      	ldr	r3, [r3, #32]
 800bace:	f023 0201 	bic.w	r2, r3, #1
 800bad2:	68fb      	ldr	r3, [r7, #12]
 800bad4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800bad6:	68fb      	ldr	r3, [r7, #12]
 800bad8:	699b      	ldr	r3, [r3, #24]
 800bada:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800badc:	693b      	ldr	r3, [r7, #16]
 800bade:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800bae2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800bae4:	687b      	ldr	r3, [r7, #4]
 800bae6:	011b      	lsls	r3, r3, #4
 800bae8:	693a      	ldr	r2, [r7, #16]
 800baea:	4313      	orrs	r3, r2
 800baec:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800baee:	697b      	ldr	r3, [r7, #20]
 800baf0:	f023 030a 	bic.w	r3, r3, #10
 800baf4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800baf6:	697a      	ldr	r2, [r7, #20]
 800baf8:	68bb      	ldr	r3, [r7, #8]
 800bafa:	4313      	orrs	r3, r2
 800bafc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800bafe:	68fb      	ldr	r3, [r7, #12]
 800bb00:	693a      	ldr	r2, [r7, #16]
 800bb02:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800bb04:	68fb      	ldr	r3, [r7, #12]
 800bb06:	697a      	ldr	r2, [r7, #20]
 800bb08:	621a      	str	r2, [r3, #32]
}
 800bb0a:	bf00      	nop
 800bb0c:	371c      	adds	r7, #28
 800bb0e:	46bd      	mov	sp, r7
 800bb10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb14:	4770      	bx	lr

0800bb16 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800bb16:	b480      	push	{r7}
 800bb18:	b087      	sub	sp, #28
 800bb1a:	af00      	add	r7, sp, #0
 800bb1c:	60f8      	str	r0, [r7, #12]
 800bb1e:	60b9      	str	r1, [r7, #8]
 800bb20:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800bb22:	68fb      	ldr	r3, [r7, #12]
 800bb24:	6a1b      	ldr	r3, [r3, #32]
 800bb26:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800bb28:	68fb      	ldr	r3, [r7, #12]
 800bb2a:	6a1b      	ldr	r3, [r3, #32]
 800bb2c:	f023 0210 	bic.w	r2, r3, #16
 800bb30:	68fb      	ldr	r3, [r7, #12]
 800bb32:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800bb34:	68fb      	ldr	r3, [r7, #12]
 800bb36:	699b      	ldr	r3, [r3, #24]
 800bb38:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800bb3a:	693b      	ldr	r3, [r7, #16]
 800bb3c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800bb40:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800bb42:	687b      	ldr	r3, [r7, #4]
 800bb44:	031b      	lsls	r3, r3, #12
 800bb46:	693a      	ldr	r2, [r7, #16]
 800bb48:	4313      	orrs	r3, r2
 800bb4a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800bb4c:	697b      	ldr	r3, [r7, #20]
 800bb4e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800bb52:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800bb54:	68bb      	ldr	r3, [r7, #8]
 800bb56:	011b      	lsls	r3, r3, #4
 800bb58:	697a      	ldr	r2, [r7, #20]
 800bb5a:	4313      	orrs	r3, r2
 800bb5c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800bb5e:	68fb      	ldr	r3, [r7, #12]
 800bb60:	693a      	ldr	r2, [r7, #16]
 800bb62:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800bb64:	68fb      	ldr	r3, [r7, #12]
 800bb66:	697a      	ldr	r2, [r7, #20]
 800bb68:	621a      	str	r2, [r3, #32]
}
 800bb6a:	bf00      	nop
 800bb6c:	371c      	adds	r7, #28
 800bb6e:	46bd      	mov	sp, r7
 800bb70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb74:	4770      	bx	lr

0800bb76 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800bb76:	b480      	push	{r7}
 800bb78:	b085      	sub	sp, #20
 800bb7a:	af00      	add	r7, sp, #0
 800bb7c:	6078      	str	r0, [r7, #4]
 800bb7e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	689b      	ldr	r3, [r3, #8]
 800bb84:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800bb86:	68fb      	ldr	r3, [r7, #12]
 800bb88:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800bb8c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bb90:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800bb92:	683a      	ldr	r2, [r7, #0]
 800bb94:	68fb      	ldr	r3, [r7, #12]
 800bb96:	4313      	orrs	r3, r2
 800bb98:	f043 0307 	orr.w	r3, r3, #7
 800bb9c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800bb9e:	687b      	ldr	r3, [r7, #4]
 800bba0:	68fa      	ldr	r2, [r7, #12]
 800bba2:	609a      	str	r2, [r3, #8]
}
 800bba4:	bf00      	nop
 800bba6:	3714      	adds	r7, #20
 800bba8:	46bd      	mov	sp, r7
 800bbaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbae:	4770      	bx	lr

0800bbb0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800bbb0:	b480      	push	{r7}
 800bbb2:	b087      	sub	sp, #28
 800bbb4:	af00      	add	r7, sp, #0
 800bbb6:	60f8      	str	r0, [r7, #12]
 800bbb8:	60b9      	str	r1, [r7, #8]
 800bbba:	607a      	str	r2, [r7, #4]
 800bbbc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800bbbe:	68fb      	ldr	r3, [r7, #12]
 800bbc0:	689b      	ldr	r3, [r3, #8]
 800bbc2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800bbc4:	697b      	ldr	r3, [r7, #20]
 800bbc6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800bbca:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800bbcc:	683b      	ldr	r3, [r7, #0]
 800bbce:	021a      	lsls	r2, r3, #8
 800bbd0:	687b      	ldr	r3, [r7, #4]
 800bbd2:	431a      	orrs	r2, r3
 800bbd4:	68bb      	ldr	r3, [r7, #8]
 800bbd6:	4313      	orrs	r3, r2
 800bbd8:	697a      	ldr	r2, [r7, #20]
 800bbda:	4313      	orrs	r3, r2
 800bbdc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800bbde:	68fb      	ldr	r3, [r7, #12]
 800bbe0:	697a      	ldr	r2, [r7, #20]
 800bbe2:	609a      	str	r2, [r3, #8]
}
 800bbe4:	bf00      	nop
 800bbe6:	371c      	adds	r7, #28
 800bbe8:	46bd      	mov	sp, r7
 800bbea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbee:	4770      	bx	lr

0800bbf0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800bbf0:	b480      	push	{r7}
 800bbf2:	b087      	sub	sp, #28
 800bbf4:	af00      	add	r7, sp, #0
 800bbf6:	60f8      	str	r0, [r7, #12]
 800bbf8:	60b9      	str	r1, [r7, #8]
 800bbfa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800bbfc:	68bb      	ldr	r3, [r7, #8]
 800bbfe:	f003 031f 	and.w	r3, r3, #31
 800bc02:	2201      	movs	r2, #1
 800bc04:	fa02 f303 	lsl.w	r3, r2, r3
 800bc08:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800bc0a:	68fb      	ldr	r3, [r7, #12]
 800bc0c:	6a1a      	ldr	r2, [r3, #32]
 800bc0e:	697b      	ldr	r3, [r7, #20]
 800bc10:	43db      	mvns	r3, r3
 800bc12:	401a      	ands	r2, r3
 800bc14:	68fb      	ldr	r3, [r7, #12]
 800bc16:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800bc18:	68fb      	ldr	r3, [r7, #12]
 800bc1a:	6a1a      	ldr	r2, [r3, #32]
 800bc1c:	68bb      	ldr	r3, [r7, #8]
 800bc1e:	f003 031f 	and.w	r3, r3, #31
 800bc22:	6879      	ldr	r1, [r7, #4]
 800bc24:	fa01 f303 	lsl.w	r3, r1, r3
 800bc28:	431a      	orrs	r2, r3
 800bc2a:	68fb      	ldr	r3, [r7, #12]
 800bc2c:	621a      	str	r2, [r3, #32]
}
 800bc2e:	bf00      	nop
 800bc30:	371c      	adds	r7, #28
 800bc32:	46bd      	mov	sp, r7
 800bc34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc38:	4770      	bx	lr
	...

0800bc3c <TIM_ResetCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void TIM_ResetCallback(TIM_HandleTypeDef *htim)
{
 800bc3c:	b480      	push	{r7}
 800bc3e:	b083      	sub	sp, #12
 800bc40:	af00      	add	r7, sp, #0
 800bc42:	6078      	str	r0, [r7, #4]
  /* Reset the TIM callback to the legacy weak callbacks */
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 800bc44:	687b      	ldr	r3, [r7, #4]
 800bc46:	4a26      	ldr	r2, [pc, #152]	@ (800bce0 <TIM_ResetCallback+0xa4>)
 800bc48:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 800bc4c:	687b      	ldr	r3, [r7, #4]
 800bc4e:	4a25      	ldr	r2, [pc, #148]	@ (800bce4 <TIM_ResetCallback+0xa8>)
 800bc50:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 800bc54:	687b      	ldr	r3, [r7, #4]
 800bc56:	4a24      	ldr	r2, [pc, #144]	@ (800bce8 <TIM_ResetCallback+0xac>)
 800bc58:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 800bc5c:	687b      	ldr	r3, [r7, #4]
 800bc5e:	4a23      	ldr	r2, [pc, #140]	@ (800bcec <TIM_ResetCallback+0xb0>)
 800bc60:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 800bc64:	687b      	ldr	r3, [r7, #4]
 800bc66:	4a22      	ldr	r2, [pc, #136]	@ (800bcf0 <TIM_ResetCallback+0xb4>)
 800bc68:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 800bc6c:	687b      	ldr	r3, [r7, #4]
 800bc6e:	4a21      	ldr	r2, [pc, #132]	@ (800bcf4 <TIM_ResetCallback+0xb8>)
 800bc70:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 800bc74:	687b      	ldr	r3, [r7, #4]
 800bc76:	4a20      	ldr	r2, [pc, #128]	@ (800bcf8 <TIM_ResetCallback+0xbc>)
 800bc78:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 800bc7c:	687b      	ldr	r3, [r7, #4]
 800bc7e:	4a1f      	ldr	r2, [pc, #124]	@ (800bcfc <TIM_ResetCallback+0xc0>)
 800bc80:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 800bc84:	687b      	ldr	r3, [r7, #4]
 800bc86:	4a1e      	ldr	r2, [pc, #120]	@ (800bd00 <TIM_ResetCallback+0xc4>)
 800bc88:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 800bc8c:	687b      	ldr	r3, [r7, #4]
 800bc8e:	4a1d      	ldr	r2, [pc, #116]	@ (800bd04 <TIM_ResetCallback+0xc8>)
 800bc90:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 800bc94:	687b      	ldr	r3, [r7, #4]
 800bc96:	4a1c      	ldr	r2, [pc, #112]	@ (800bd08 <TIM_ResetCallback+0xcc>)
 800bc98:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 800bc9c:	687b      	ldr	r3, [r7, #4]
 800bc9e:	4a1b      	ldr	r2, [pc, #108]	@ (800bd0c <TIM_ResetCallback+0xd0>)
 800bca0:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 800bca4:	687b      	ldr	r3, [r7, #4]
 800bca6:	4a1a      	ldr	r2, [pc, #104]	@ (800bd10 <TIM_ResetCallback+0xd4>)
 800bca8:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
  htim->Break2Callback                    = HAL_TIMEx_Break2Callback;
 800bcac:	687b      	ldr	r3, [r7, #4]
 800bcae:	4a19      	ldr	r2, [pc, #100]	@ (800bd14 <TIM_ResetCallback+0xd8>)
 800bcb0:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
  htim->EncoderIndexCallback              = HAL_TIMEx_EncoderIndexCallback;
 800bcb4:	687b      	ldr	r3, [r7, #4]
 800bcb6:	4a18      	ldr	r2, [pc, #96]	@ (800bd18 <TIM_ResetCallback+0xdc>)
 800bcb8:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  htim->DirectionChangeCallback           = HAL_TIMEx_DirectionChangeCallback;
 800bcbc:	687b      	ldr	r3, [r7, #4]
 800bcbe:	4a17      	ldr	r2, [pc, #92]	@ (800bd1c <TIM_ResetCallback+0xe0>)
 800bcc0:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  htim->IndexErrorCallback                = HAL_TIMEx_IndexErrorCallback;
 800bcc4:	687b      	ldr	r3, [r7, #4]
 800bcc6:	4a16      	ldr	r2, [pc, #88]	@ (800bd20 <TIM_ResetCallback+0xe4>)
 800bcc8:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
  htim->TransitionErrorCallback           = HAL_TIMEx_TransitionErrorCallback;
 800bccc:	687b      	ldr	r3, [r7, #4]
 800bcce:	4a15      	ldr	r2, [pc, #84]	@ (800bd24 <TIM_ResetCallback+0xe8>)
 800bcd0:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
}
 800bcd4:	bf00      	nop
 800bcd6:	370c      	adds	r7, #12
 800bcd8:	46bd      	mov	sp, r7
 800bcda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcde:	4770      	bx	lr
 800bce0:	08004c79 	.word	0x08004c79
 800bce4:	0800af89 	.word	0x0800af89
 800bce8:	0800b001 	.word	0x0800b001
 800bcec:	0800b015 	.word	0x0800b015
 800bcf0:	0800afb1 	.word	0x0800afb1
 800bcf4:	0800afc5 	.word	0x0800afc5
 800bcf8:	0800af9d 	.word	0x0800af9d
 800bcfc:	0800afd9 	.word	0x0800afd9
 800bd00:	0800afed 	.word	0x0800afed
 800bd04:	0800b029 	.word	0x0800b029
 800bd08:	0800bf7d 	.word	0x0800bf7d
 800bd0c:	0800bf91 	.word	0x0800bf91
 800bd10:	0800bfa5 	.word	0x0800bfa5
 800bd14:	0800bfb9 	.word	0x0800bfb9
 800bd18:	0800bfcd 	.word	0x0800bfcd
 800bd1c:	0800bfe1 	.word	0x0800bfe1
 800bd20:	0800bff5 	.word	0x0800bff5
 800bd24:	0800c009 	.word	0x0800c009

0800bd28 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800bd28:	b480      	push	{r7}
 800bd2a:	b085      	sub	sp, #20
 800bd2c:	af00      	add	r7, sp, #0
 800bd2e:	6078      	str	r0, [r7, #4]
 800bd30:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800bd32:	687b      	ldr	r3, [r7, #4]
 800bd34:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800bd38:	2b01      	cmp	r3, #1
 800bd3a:	d101      	bne.n	800bd40 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800bd3c:	2302      	movs	r3, #2
 800bd3e:	e074      	b.n	800be2a <HAL_TIMEx_MasterConfigSynchronization+0x102>
 800bd40:	687b      	ldr	r3, [r7, #4]
 800bd42:	2201      	movs	r2, #1
 800bd44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bd48:	687b      	ldr	r3, [r7, #4]
 800bd4a:	2202      	movs	r2, #2
 800bd4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800bd50:	687b      	ldr	r3, [r7, #4]
 800bd52:	681b      	ldr	r3, [r3, #0]
 800bd54:	685b      	ldr	r3, [r3, #4]
 800bd56:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800bd58:	687b      	ldr	r3, [r7, #4]
 800bd5a:	681b      	ldr	r3, [r3, #0]
 800bd5c:	689b      	ldr	r3, [r3, #8]
 800bd5e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800bd60:	687b      	ldr	r3, [r7, #4]
 800bd62:	681b      	ldr	r3, [r3, #0]
 800bd64:	4a34      	ldr	r2, [pc, #208]	@ (800be38 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800bd66:	4293      	cmp	r3, r2
 800bd68:	d009      	beq.n	800bd7e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800bd6a:	687b      	ldr	r3, [r7, #4]
 800bd6c:	681b      	ldr	r3, [r3, #0]
 800bd6e:	4a33      	ldr	r2, [pc, #204]	@ (800be3c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800bd70:	4293      	cmp	r3, r2
 800bd72:	d004      	beq.n	800bd7e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800bd74:	687b      	ldr	r3, [r7, #4]
 800bd76:	681b      	ldr	r3, [r3, #0]
 800bd78:	4a31      	ldr	r2, [pc, #196]	@ (800be40 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800bd7a:	4293      	cmp	r3, r2
 800bd7c:	d108      	bne.n	800bd90 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800bd7e:	68fb      	ldr	r3, [r7, #12]
 800bd80:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800bd84:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800bd86:	683b      	ldr	r3, [r7, #0]
 800bd88:	685b      	ldr	r3, [r3, #4]
 800bd8a:	68fa      	ldr	r2, [r7, #12]
 800bd8c:	4313      	orrs	r3, r2
 800bd8e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800bd90:	68fb      	ldr	r3, [r7, #12]
 800bd92:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800bd96:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bd9a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800bd9c:	683b      	ldr	r3, [r7, #0]
 800bd9e:	681b      	ldr	r3, [r3, #0]
 800bda0:	68fa      	ldr	r2, [r7, #12]
 800bda2:	4313      	orrs	r3, r2
 800bda4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800bda6:	687b      	ldr	r3, [r7, #4]
 800bda8:	681b      	ldr	r3, [r3, #0]
 800bdaa:	68fa      	ldr	r2, [r7, #12]
 800bdac:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bdae:	687b      	ldr	r3, [r7, #4]
 800bdb0:	681b      	ldr	r3, [r3, #0]
 800bdb2:	4a21      	ldr	r2, [pc, #132]	@ (800be38 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800bdb4:	4293      	cmp	r3, r2
 800bdb6:	d022      	beq.n	800bdfe <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800bdb8:	687b      	ldr	r3, [r7, #4]
 800bdba:	681b      	ldr	r3, [r3, #0]
 800bdbc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bdc0:	d01d      	beq.n	800bdfe <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800bdc2:	687b      	ldr	r3, [r7, #4]
 800bdc4:	681b      	ldr	r3, [r3, #0]
 800bdc6:	4a1f      	ldr	r2, [pc, #124]	@ (800be44 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800bdc8:	4293      	cmp	r3, r2
 800bdca:	d018      	beq.n	800bdfe <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800bdcc:	687b      	ldr	r3, [r7, #4]
 800bdce:	681b      	ldr	r3, [r3, #0]
 800bdd0:	4a1d      	ldr	r2, [pc, #116]	@ (800be48 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800bdd2:	4293      	cmp	r3, r2
 800bdd4:	d013      	beq.n	800bdfe <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800bdd6:	687b      	ldr	r3, [r7, #4]
 800bdd8:	681b      	ldr	r3, [r3, #0]
 800bdda:	4a1c      	ldr	r2, [pc, #112]	@ (800be4c <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800bddc:	4293      	cmp	r3, r2
 800bdde:	d00e      	beq.n	800bdfe <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800bde0:	687b      	ldr	r3, [r7, #4]
 800bde2:	681b      	ldr	r3, [r3, #0]
 800bde4:	4a15      	ldr	r2, [pc, #84]	@ (800be3c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800bde6:	4293      	cmp	r3, r2
 800bde8:	d009      	beq.n	800bdfe <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800bdea:	687b      	ldr	r3, [r7, #4]
 800bdec:	681b      	ldr	r3, [r3, #0]
 800bdee:	4a18      	ldr	r2, [pc, #96]	@ (800be50 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800bdf0:	4293      	cmp	r3, r2
 800bdf2:	d004      	beq.n	800bdfe <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800bdf4:	687b      	ldr	r3, [r7, #4]
 800bdf6:	681b      	ldr	r3, [r3, #0]
 800bdf8:	4a11      	ldr	r2, [pc, #68]	@ (800be40 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800bdfa:	4293      	cmp	r3, r2
 800bdfc:	d10c      	bne.n	800be18 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800bdfe:	68bb      	ldr	r3, [r7, #8]
 800be00:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800be04:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800be06:	683b      	ldr	r3, [r7, #0]
 800be08:	689b      	ldr	r3, [r3, #8]
 800be0a:	68ba      	ldr	r2, [r7, #8]
 800be0c:	4313      	orrs	r3, r2
 800be0e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800be10:	687b      	ldr	r3, [r7, #4]
 800be12:	681b      	ldr	r3, [r3, #0]
 800be14:	68ba      	ldr	r2, [r7, #8]
 800be16:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800be18:	687b      	ldr	r3, [r7, #4]
 800be1a:	2201      	movs	r2, #1
 800be1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800be20:	687b      	ldr	r3, [r7, #4]
 800be22:	2200      	movs	r2, #0
 800be24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800be28:	2300      	movs	r3, #0
}
 800be2a:	4618      	mov	r0, r3
 800be2c:	3714      	adds	r7, #20
 800be2e:	46bd      	mov	sp, r7
 800be30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be34:	4770      	bx	lr
 800be36:	bf00      	nop
 800be38:	40012c00 	.word	0x40012c00
 800be3c:	40013400 	.word	0x40013400
 800be40:	40015000 	.word	0x40015000
 800be44:	40000400 	.word	0x40000400
 800be48:	40000800 	.word	0x40000800
 800be4c:	40000c00 	.word	0x40000c00
 800be50:	40014000 	.word	0x40014000

0800be54 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800be54:	b480      	push	{r7}
 800be56:	b085      	sub	sp, #20
 800be58:	af00      	add	r7, sp, #0
 800be5a:	6078      	str	r0, [r7, #4]
 800be5c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800be5e:	2300      	movs	r3, #0
 800be60:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800be62:	687b      	ldr	r3, [r7, #4]
 800be64:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800be68:	2b01      	cmp	r3, #1
 800be6a:	d101      	bne.n	800be70 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800be6c:	2302      	movs	r3, #2
 800be6e:	e078      	b.n	800bf62 <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 800be70:	687b      	ldr	r3, [r7, #4]
 800be72:	2201      	movs	r2, #1
 800be74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800be78:	68fb      	ldr	r3, [r7, #12]
 800be7a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800be7e:	683b      	ldr	r3, [r7, #0]
 800be80:	68db      	ldr	r3, [r3, #12]
 800be82:	4313      	orrs	r3, r2
 800be84:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800be86:	68fb      	ldr	r3, [r7, #12]
 800be88:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800be8c:	683b      	ldr	r3, [r7, #0]
 800be8e:	689b      	ldr	r3, [r3, #8]
 800be90:	4313      	orrs	r3, r2
 800be92:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800be94:	68fb      	ldr	r3, [r7, #12]
 800be96:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800be9a:	683b      	ldr	r3, [r7, #0]
 800be9c:	685b      	ldr	r3, [r3, #4]
 800be9e:	4313      	orrs	r3, r2
 800bea0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800bea2:	68fb      	ldr	r3, [r7, #12]
 800bea4:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800bea8:	683b      	ldr	r3, [r7, #0]
 800beaa:	681b      	ldr	r3, [r3, #0]
 800beac:	4313      	orrs	r3, r2
 800beae:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800beb0:	68fb      	ldr	r3, [r7, #12]
 800beb2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800beb6:	683b      	ldr	r3, [r7, #0]
 800beb8:	691b      	ldr	r3, [r3, #16]
 800beba:	4313      	orrs	r3, r2
 800bebc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800bebe:	68fb      	ldr	r3, [r7, #12]
 800bec0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800bec4:	683b      	ldr	r3, [r7, #0]
 800bec6:	695b      	ldr	r3, [r3, #20]
 800bec8:	4313      	orrs	r3, r2
 800beca:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800becc:	68fb      	ldr	r3, [r7, #12]
 800bece:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800bed2:	683b      	ldr	r3, [r7, #0]
 800bed4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bed6:	4313      	orrs	r3, r2
 800bed8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800beda:	68fb      	ldr	r3, [r7, #12]
 800bedc:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800bee0:	683b      	ldr	r3, [r7, #0]
 800bee2:	699b      	ldr	r3, [r3, #24]
 800bee4:	041b      	lsls	r3, r3, #16
 800bee6:	4313      	orrs	r3, r2
 800bee8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800beea:	68fb      	ldr	r3, [r7, #12]
 800beec:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800bef0:	683b      	ldr	r3, [r7, #0]
 800bef2:	69db      	ldr	r3, [r3, #28]
 800bef4:	4313      	orrs	r3, r2
 800bef6:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800bef8:	687b      	ldr	r3, [r7, #4]
 800befa:	681b      	ldr	r3, [r3, #0]
 800befc:	4a1c      	ldr	r2, [pc, #112]	@ (800bf70 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 800befe:	4293      	cmp	r3, r2
 800bf00:	d009      	beq.n	800bf16 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800bf02:	687b      	ldr	r3, [r7, #4]
 800bf04:	681b      	ldr	r3, [r3, #0]
 800bf06:	4a1b      	ldr	r2, [pc, #108]	@ (800bf74 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 800bf08:	4293      	cmp	r3, r2
 800bf0a:	d004      	beq.n	800bf16 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800bf0c:	687b      	ldr	r3, [r7, #4]
 800bf0e:	681b      	ldr	r3, [r3, #0]
 800bf10:	4a19      	ldr	r2, [pc, #100]	@ (800bf78 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 800bf12:	4293      	cmp	r3, r2
 800bf14:	d11c      	bne.n	800bf50 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800bf16:	68fb      	ldr	r3, [r7, #12]
 800bf18:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800bf1c:	683b      	ldr	r3, [r7, #0]
 800bf1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bf20:	051b      	lsls	r3, r3, #20
 800bf22:	4313      	orrs	r3, r2
 800bf24:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800bf26:	68fb      	ldr	r3, [r7, #12]
 800bf28:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800bf2c:	683b      	ldr	r3, [r7, #0]
 800bf2e:	6a1b      	ldr	r3, [r3, #32]
 800bf30:	4313      	orrs	r3, r2
 800bf32:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800bf34:	68fb      	ldr	r3, [r7, #12]
 800bf36:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800bf3a:	683b      	ldr	r3, [r7, #0]
 800bf3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bf3e:	4313      	orrs	r3, r2
 800bf40:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800bf42:	68fb      	ldr	r3, [r7, #12]
 800bf44:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800bf48:	683b      	ldr	r3, [r7, #0]
 800bf4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bf4c:	4313      	orrs	r3, r2
 800bf4e:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800bf50:	687b      	ldr	r3, [r7, #4]
 800bf52:	681b      	ldr	r3, [r3, #0]
 800bf54:	68fa      	ldr	r2, [r7, #12]
 800bf56:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800bf58:	687b      	ldr	r3, [r7, #4]
 800bf5a:	2200      	movs	r2, #0
 800bf5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800bf60:	2300      	movs	r3, #0
}
 800bf62:	4618      	mov	r0, r3
 800bf64:	3714      	adds	r7, #20
 800bf66:	46bd      	mov	sp, r7
 800bf68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf6c:	4770      	bx	lr
 800bf6e:	bf00      	nop
 800bf70:	40012c00 	.word	0x40012c00
 800bf74:	40013400 	.word	0x40013400
 800bf78:	40015000 	.word	0x40015000

0800bf7c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800bf7c:	b480      	push	{r7}
 800bf7e:	b083      	sub	sp, #12
 800bf80:	af00      	add	r7, sp, #0
 800bf82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800bf84:	bf00      	nop
 800bf86:	370c      	adds	r7, #12
 800bf88:	46bd      	mov	sp, r7
 800bf8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf8e:	4770      	bx	lr

0800bf90 <HAL_TIMEx_CommutHalfCpltCallback>:
  * @brief  Commutation half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800bf90:	b480      	push	{r7}
 800bf92:	b083      	sub	sp, #12
 800bf94:	af00      	add	r7, sp, #0
 800bf96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file
   */
}
 800bf98:	bf00      	nop
 800bf9a:	370c      	adds	r7, #12
 800bf9c:	46bd      	mov	sp, r7
 800bf9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfa2:	4770      	bx	lr

0800bfa4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800bfa4:	b480      	push	{r7}
 800bfa6:	b083      	sub	sp, #12
 800bfa8:	af00      	add	r7, sp, #0
 800bfaa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800bfac:	bf00      	nop
 800bfae:	370c      	adds	r7, #12
 800bfb0:	46bd      	mov	sp, r7
 800bfb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfb6:	4770      	bx	lr

0800bfb8 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800bfb8:	b480      	push	{r7}
 800bfba:	b083      	sub	sp, #12
 800bfbc:	af00      	add	r7, sp, #0
 800bfbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800bfc0:	bf00      	nop
 800bfc2:	370c      	adds	r7, #12
 800bfc4:	46bd      	mov	sp, r7
 800bfc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfca:	4770      	bx	lr

0800bfcc <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800bfcc:	b480      	push	{r7}
 800bfce:	b083      	sub	sp, #12
 800bfd0:	af00      	add	r7, sp, #0
 800bfd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800bfd4:	bf00      	nop
 800bfd6:	370c      	adds	r7, #12
 800bfd8:	46bd      	mov	sp, r7
 800bfda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfde:	4770      	bx	lr

0800bfe0 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800bfe0:	b480      	push	{r7}
 800bfe2:	b083      	sub	sp, #12
 800bfe4:	af00      	add	r7, sp, #0
 800bfe6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800bfe8:	bf00      	nop
 800bfea:	370c      	adds	r7, #12
 800bfec:	46bd      	mov	sp, r7
 800bfee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bff2:	4770      	bx	lr

0800bff4 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800bff4:	b480      	push	{r7}
 800bff6:	b083      	sub	sp, #12
 800bff8:	af00      	add	r7, sp, #0
 800bffa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800bffc:	bf00      	nop
 800bffe:	370c      	adds	r7, #12
 800c000:	46bd      	mov	sp, r7
 800c002:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c006:	4770      	bx	lr

0800c008 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800c008:	b480      	push	{r7}
 800c00a:	b083      	sub	sp, #12
 800c00c:	af00      	add	r7, sp, #0
 800c00e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800c010:	bf00      	nop
 800c012:	370c      	adds	r7, #12
 800c014:	46bd      	mov	sp, r7
 800c016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c01a:	4770      	bx	lr

0800c01c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800c01c:	b580      	push	{r7, lr}
 800c01e:	b082      	sub	sp, #8
 800c020:	af00      	add	r7, sp, #0
 800c022:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800c024:	687b      	ldr	r3, [r7, #4]
 800c026:	2b00      	cmp	r3, #0
 800c028:	d101      	bne.n	800c02e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800c02a:	2301      	movs	r3, #1
 800c02c:	e050      	b.n	800c0d0 <HAL_UART_Init+0xb4>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800c02e:	687b      	ldr	r3, [r7, #4]
 800c030:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c034:	2b00      	cmp	r3, #0
 800c036:	d114      	bne.n	800c062 <HAL_UART_Init+0x46>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800c038:	687b      	ldr	r3, [r7, #4]
 800c03a:	2200      	movs	r2, #0
 800c03c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 800c040:	6878      	ldr	r0, [r7, #4]
 800c042:	f000 fe37 	bl	800ccb4 <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 800c046:	687b      	ldr	r3, [r7, #4]
 800c048:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800c04c:	2b00      	cmp	r3, #0
 800c04e:	d103      	bne.n	800c058 <HAL_UART_Init+0x3c>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 800c050:	687b      	ldr	r3, [r7, #4]
 800c052:	4a21      	ldr	r2, [pc, #132]	@ (800c0d8 <HAL_UART_Init+0xbc>)
 800c054:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 800c058:	687b      	ldr	r3, [r7, #4]
 800c05a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800c05e:	6878      	ldr	r0, [r7, #4]
 800c060:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800c062:	687b      	ldr	r3, [r7, #4]
 800c064:	2224      	movs	r2, #36	@ 0x24
 800c066:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800c06a:	687b      	ldr	r3, [r7, #4]
 800c06c:	681b      	ldr	r3, [r3, #0]
 800c06e:	681a      	ldr	r2, [r3, #0]
 800c070:	687b      	ldr	r3, [r7, #4]
 800c072:	681b      	ldr	r3, [r3, #0]
 800c074:	f022 0201 	bic.w	r2, r2, #1
 800c078:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800c07a:	687b      	ldr	r3, [r7, #4]
 800c07c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c07e:	2b00      	cmp	r3, #0
 800c080:	d002      	beq.n	800c088 <HAL_UART_Init+0x6c>
  {
    UART_AdvFeatureConfig(huart);
 800c082:	6878      	ldr	r0, [r7, #4]
 800c084:	f001 f964 	bl	800d350 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800c088:	6878      	ldr	r0, [r7, #4]
 800c08a:	f000 fe65 	bl	800cd58 <UART_SetConfig>
 800c08e:	4603      	mov	r3, r0
 800c090:	2b01      	cmp	r3, #1
 800c092:	d101      	bne.n	800c098 <HAL_UART_Init+0x7c>
  {
    return HAL_ERROR;
 800c094:	2301      	movs	r3, #1
 800c096:	e01b      	b.n	800c0d0 <HAL_UART_Init+0xb4>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800c098:	687b      	ldr	r3, [r7, #4]
 800c09a:	681b      	ldr	r3, [r3, #0]
 800c09c:	685a      	ldr	r2, [r3, #4]
 800c09e:	687b      	ldr	r3, [r7, #4]
 800c0a0:	681b      	ldr	r3, [r3, #0]
 800c0a2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800c0a6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800c0a8:	687b      	ldr	r3, [r7, #4]
 800c0aa:	681b      	ldr	r3, [r3, #0]
 800c0ac:	689a      	ldr	r2, [r3, #8]
 800c0ae:	687b      	ldr	r3, [r7, #4]
 800c0b0:	681b      	ldr	r3, [r3, #0]
 800c0b2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800c0b6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800c0b8:	687b      	ldr	r3, [r7, #4]
 800c0ba:	681b      	ldr	r3, [r3, #0]
 800c0bc:	681a      	ldr	r2, [r3, #0]
 800c0be:	687b      	ldr	r3, [r7, #4]
 800c0c0:	681b      	ldr	r3, [r3, #0]
 800c0c2:	f042 0201 	orr.w	r2, r2, #1
 800c0c6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800c0c8:	6878      	ldr	r0, [r7, #4]
 800c0ca:	f001 f9e3 	bl	800d494 <UART_CheckIdleState>
 800c0ce:	4603      	mov	r3, r0
}
 800c0d0:	4618      	mov	r0, r3
 800c0d2:	3708      	adds	r7, #8
 800c0d4:	46bd      	mov	sp, r7
 800c0d6:	bd80      	pop	{r7, pc}
 800c0d8:	08005fe5 	.word	0x08005fe5

0800c0dc <HAL_UART_RegisterCallback>:
  * @param  pCallback pointer to the Callback function
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_RegisterCallback(UART_HandleTypeDef *huart, HAL_UART_CallbackIDTypeDef CallbackID,
                                            pUART_CallbackTypeDef pCallback)
{
 800c0dc:	b480      	push	{r7}
 800c0de:	b087      	sub	sp, #28
 800c0e0:	af00      	add	r7, sp, #0
 800c0e2:	60f8      	str	r0, [r7, #12]
 800c0e4:	460b      	mov	r3, r1
 800c0e6:	607a      	str	r2, [r7, #4]
 800c0e8:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800c0ea:	2300      	movs	r3, #0
 800c0ec:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 800c0ee:	687b      	ldr	r3, [r7, #4]
 800c0f0:	2b00      	cmp	r3, #0
 800c0f2:	d109      	bne.n	800c108 <HAL_UART_RegisterCallback+0x2c>
  {
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800c0f4:	68fb      	ldr	r3, [r7, #12]
 800c0f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c0fa:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800c0fe:	68fb      	ldr	r3, [r7, #12]
 800c100:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    return HAL_ERROR;
 800c104:	2301      	movs	r3, #1
 800c106:	e09c      	b.n	800c242 <HAL_UART_RegisterCallback+0x166>
  }

  if (huart->gState == HAL_UART_STATE_READY)
 800c108:	68fb      	ldr	r3, [r7, #12]
 800c10a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c10e:	2b20      	cmp	r3, #32
 800c110:	d16c      	bne.n	800c1ec <HAL_UART_RegisterCallback+0x110>
  {
    switch (CallbackID)
 800c112:	7afb      	ldrb	r3, [r7, #11]
 800c114:	2b0c      	cmp	r3, #12
 800c116:	d85e      	bhi.n	800c1d6 <HAL_UART_RegisterCallback+0xfa>
 800c118:	a201      	add	r2, pc, #4	@ (adr r2, 800c120 <HAL_UART_RegisterCallback+0x44>)
 800c11a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c11e:	bf00      	nop
 800c120:	0800c155 	.word	0x0800c155
 800c124:	0800c15f 	.word	0x0800c15f
 800c128:	0800c169 	.word	0x0800c169
 800c12c:	0800c173 	.word	0x0800c173
 800c130:	0800c17d 	.word	0x0800c17d
 800c134:	0800c187 	.word	0x0800c187
 800c138:	0800c191 	.word	0x0800c191
 800c13c:	0800c19b 	.word	0x0800c19b
 800c140:	0800c1a5 	.word	0x0800c1a5
 800c144:	0800c1af 	.word	0x0800c1af
 800c148:	0800c1b9 	.word	0x0800c1b9
 800c14c:	0800c1c3 	.word	0x0800c1c3
 800c150:	0800c1cd 	.word	0x0800c1cd
    {
      case HAL_UART_TX_HALFCOMPLETE_CB_ID :
        huart->TxHalfCpltCallback = pCallback;
 800c154:	68fb      	ldr	r3, [r7, #12]
 800c156:	687a      	ldr	r2, [r7, #4]
 800c158:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        break;
 800c15c:	e070      	b.n	800c240 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_TX_COMPLETE_CB_ID :
        huart->TxCpltCallback = pCallback;
 800c15e:	68fb      	ldr	r3, [r7, #12]
 800c160:	687a      	ldr	r2, [r7, #4]
 800c162:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        break;
 800c166:	e06b      	b.n	800c240 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_HALFCOMPLETE_CB_ID :
        huart->RxHalfCpltCallback = pCallback;
 800c168:	68fb      	ldr	r3, [r7, #12]
 800c16a:	687a      	ldr	r2, [r7, #4]
 800c16c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
        break;
 800c170:	e066      	b.n	800c240 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_COMPLETE_CB_ID :
        huart->RxCpltCallback = pCallback;
 800c172:	68fb      	ldr	r3, [r7, #12]
 800c174:	687a      	ldr	r2, [r7, #4]
 800c176:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
        break;
 800c17a:	e061      	b.n	800c240 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ERROR_CB_ID :
        huart->ErrorCallback = pCallback;
 800c17c:	68fb      	ldr	r3, [r7, #12]
 800c17e:	687a      	ldr	r2, [r7, #4]
 800c180:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
        break;
 800c184:	e05c      	b.n	800c240 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_COMPLETE_CB_ID :
        huart->AbortCpltCallback = pCallback;
 800c186:	68fb      	ldr	r3, [r7, #12]
 800c188:	687a      	ldr	r2, [r7, #4]
 800c18a:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
        break;
 800c18e:	e057      	b.n	800c240 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_TRANSMIT_COMPLETE_CB_ID :
        huart->AbortTransmitCpltCallback = pCallback;
 800c190:	68fb      	ldr	r3, [r7, #12]
 800c192:	687a      	ldr	r2, [r7, #4]
 800c194:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
        break;
 800c198:	e052      	b.n	800c240 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_RECEIVE_COMPLETE_CB_ID :
        huart->AbortReceiveCpltCallback = pCallback;
 800c19a:	68fb      	ldr	r3, [r7, #12]
 800c19c:	687a      	ldr	r2, [r7, #4]
 800c19e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
        break;
 800c1a2:	e04d      	b.n	800c240 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_WAKEUP_CB_ID :
        huart->WakeupCallback = pCallback;
 800c1a4:	68fb      	ldr	r3, [r7, #12]
 800c1a6:	687a      	ldr	r2, [r7, #4]
 800c1a8:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
        break;
 800c1ac:	e048      	b.n	800c240 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_FIFO_FULL_CB_ID :
        huart->RxFifoFullCallback = pCallback;
 800c1ae:	68fb      	ldr	r3, [r7, #12]
 800c1b0:	687a      	ldr	r2, [r7, #4]
 800c1b2:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
        break;
 800c1b6:	e043      	b.n	800c240 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_TX_FIFO_EMPTY_CB_ID :
        huart->TxFifoEmptyCallback = pCallback;
 800c1b8:	68fb      	ldr	r3, [r7, #12]
 800c1ba:	687a      	ldr	r2, [r7, #4]
 800c1bc:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
        break;
 800c1c0:	e03e      	b.n	800c240 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 800c1c2:	68fb      	ldr	r3, [r7, #12]
 800c1c4:	687a      	ldr	r2, [r7, #4]
 800c1c6:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 800c1ca:	e039      	b.n	800c240 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 800c1cc:	68fb      	ldr	r3, [r7, #12]
 800c1ce:	687a      	ldr	r2, [r7, #4]
 800c1d0:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 800c1d4:	e034      	b.n	800c240 <HAL_UART_RegisterCallback+0x164>

      default :
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800c1d6:	68fb      	ldr	r3, [r7, #12]
 800c1d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c1dc:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800c1e0:	68fb      	ldr	r3, [r7, #12]
 800c1e2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        status =  HAL_ERROR;
 800c1e6:	2301      	movs	r3, #1
 800c1e8:	75fb      	strb	r3, [r7, #23]
        break;
 800c1ea:	e029      	b.n	800c240 <HAL_UART_RegisterCallback+0x164>
    }
  }
  else if (huart->gState == HAL_UART_STATE_RESET)
 800c1ec:	68fb      	ldr	r3, [r7, #12]
 800c1ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c1f2:	2b00      	cmp	r3, #0
 800c1f4:	d11a      	bne.n	800c22c <HAL_UART_RegisterCallback+0x150>
  {
    switch (CallbackID)
 800c1f6:	7afb      	ldrb	r3, [r7, #11]
 800c1f8:	2b0b      	cmp	r3, #11
 800c1fa:	d002      	beq.n	800c202 <HAL_UART_RegisterCallback+0x126>
 800c1fc:	2b0c      	cmp	r3, #12
 800c1fe:	d005      	beq.n	800c20c <HAL_UART_RegisterCallback+0x130>
 800c200:	e009      	b.n	800c216 <HAL_UART_RegisterCallback+0x13a>
    {
      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 800c202:	68fb      	ldr	r3, [r7, #12]
 800c204:	687a      	ldr	r2, [r7, #4]
 800c206:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 800c20a:	e019      	b.n	800c240 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 800c20c:	68fb      	ldr	r3, [r7, #12]
 800c20e:	687a      	ldr	r2, [r7, #4]
 800c210:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 800c214:	e014      	b.n	800c240 <HAL_UART_RegisterCallback+0x164>

      default :
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800c216:	68fb      	ldr	r3, [r7, #12]
 800c218:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c21c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800c220:	68fb      	ldr	r3, [r7, #12]
 800c222:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        status =  HAL_ERROR;
 800c226:	2301      	movs	r3, #1
 800c228:	75fb      	strb	r3, [r7, #23]
        break;
 800c22a:	e009      	b.n	800c240 <HAL_UART_RegisterCallback+0x164>
    }
  }
  else
  {
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800c22c:	68fb      	ldr	r3, [r7, #12]
 800c22e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c232:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800c236:	68fb      	ldr	r3, [r7, #12]
 800c238:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    status =  HAL_ERROR;
 800c23c:	2301      	movs	r3, #1
 800c23e:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800c240:	7dfb      	ldrb	r3, [r7, #23]
}
 800c242:	4618      	mov	r0, r3
 800c244:	371c      	adds	r7, #28
 800c246:	46bd      	mov	sp, r7
 800c248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c24c:	4770      	bx	lr
 800c24e:	bf00      	nop

0800c250 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c250:	b580      	push	{r7, lr}
 800c252:	b08a      	sub	sp, #40	@ 0x28
 800c254:	af00      	add	r7, sp, #0
 800c256:	60f8      	str	r0, [r7, #12]
 800c258:	60b9      	str	r1, [r7, #8]
 800c25a:	4613      	mov	r3, r2
 800c25c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800c25e:	68fb      	ldr	r3, [r7, #12]
 800c260:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c264:	2b20      	cmp	r3, #32
 800c266:	d137      	bne.n	800c2d8 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800c268:	68bb      	ldr	r3, [r7, #8]
 800c26a:	2b00      	cmp	r3, #0
 800c26c:	d002      	beq.n	800c274 <HAL_UART_Receive_IT+0x24>
 800c26e:	88fb      	ldrh	r3, [r7, #6]
 800c270:	2b00      	cmp	r3, #0
 800c272:	d101      	bne.n	800c278 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800c274:	2301      	movs	r3, #1
 800c276:	e030      	b.n	800c2da <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c278:	68fb      	ldr	r3, [r7, #12]
 800c27a:	2200      	movs	r2, #0
 800c27c:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800c27e:	68fb      	ldr	r3, [r7, #12]
 800c280:	681b      	ldr	r3, [r3, #0]
 800c282:	4a18      	ldr	r2, [pc, #96]	@ (800c2e4 <HAL_UART_Receive_IT+0x94>)
 800c284:	4293      	cmp	r3, r2
 800c286:	d01f      	beq.n	800c2c8 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800c288:	68fb      	ldr	r3, [r7, #12]
 800c28a:	681b      	ldr	r3, [r3, #0]
 800c28c:	685b      	ldr	r3, [r3, #4]
 800c28e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c292:	2b00      	cmp	r3, #0
 800c294:	d018      	beq.n	800c2c8 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800c296:	68fb      	ldr	r3, [r7, #12]
 800c298:	681b      	ldr	r3, [r3, #0]
 800c29a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c29c:	697b      	ldr	r3, [r7, #20]
 800c29e:	e853 3f00 	ldrex	r3, [r3]
 800c2a2:	613b      	str	r3, [r7, #16]
   return(result);
 800c2a4:	693b      	ldr	r3, [r7, #16]
 800c2a6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800c2aa:	627b      	str	r3, [r7, #36]	@ 0x24
 800c2ac:	68fb      	ldr	r3, [r7, #12]
 800c2ae:	681b      	ldr	r3, [r3, #0]
 800c2b0:	461a      	mov	r2, r3
 800c2b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c2b4:	623b      	str	r3, [r7, #32]
 800c2b6:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c2b8:	69f9      	ldr	r1, [r7, #28]
 800c2ba:	6a3a      	ldr	r2, [r7, #32]
 800c2bc:	e841 2300 	strex	r3, r2, [r1]
 800c2c0:	61bb      	str	r3, [r7, #24]
   return(result);
 800c2c2:	69bb      	ldr	r3, [r7, #24]
 800c2c4:	2b00      	cmp	r3, #0
 800c2c6:	d1e6      	bne.n	800c296 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800c2c8:	88fb      	ldrh	r3, [r7, #6]
 800c2ca:	461a      	mov	r2, r3
 800c2cc:	68b9      	ldr	r1, [r7, #8]
 800c2ce:	68f8      	ldr	r0, [r7, #12]
 800c2d0:	f001 f9f8 	bl	800d6c4 <UART_Start_Receive_IT>
 800c2d4:	4603      	mov	r3, r0
 800c2d6:	e000      	b.n	800c2da <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800c2d8:	2302      	movs	r3, #2
  }
}
 800c2da:	4618      	mov	r0, r3
 800c2dc:	3728      	adds	r7, #40	@ 0x28
 800c2de:	46bd      	mov	sp, r7
 800c2e0:	bd80      	pop	{r7, pc}
 800c2e2:	bf00      	nop
 800c2e4:	40008000 	.word	0x40008000

0800c2e8 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800c2e8:	b580      	push	{r7, lr}
 800c2ea:	b08a      	sub	sp, #40	@ 0x28
 800c2ec:	af00      	add	r7, sp, #0
 800c2ee:	60f8      	str	r0, [r7, #12]
 800c2f0:	60b9      	str	r1, [r7, #8]
 800c2f2:	4613      	mov	r3, r2
 800c2f4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800c2f6:	68fb      	ldr	r3, [r7, #12]
 800c2f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c2fc:	2b20      	cmp	r3, #32
 800c2fe:	d167      	bne.n	800c3d0 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800c300:	68bb      	ldr	r3, [r7, #8]
 800c302:	2b00      	cmp	r3, #0
 800c304:	d002      	beq.n	800c30c <HAL_UART_Transmit_DMA+0x24>
 800c306:	88fb      	ldrh	r3, [r7, #6]
 800c308:	2b00      	cmp	r3, #0
 800c30a:	d101      	bne.n	800c310 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800c30c:	2301      	movs	r3, #1
 800c30e:	e060      	b.n	800c3d2 <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 800c310:	68fb      	ldr	r3, [r7, #12]
 800c312:	68ba      	ldr	r2, [r7, #8]
 800c314:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800c316:	68fb      	ldr	r3, [r7, #12]
 800c318:	88fa      	ldrh	r2, [r7, #6]
 800c31a:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800c31e:	68fb      	ldr	r3, [r7, #12]
 800c320:	88fa      	ldrh	r2, [r7, #6]
 800c322:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c326:	68fb      	ldr	r3, [r7, #12]
 800c328:	2200      	movs	r2, #0
 800c32a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800c32e:	68fb      	ldr	r3, [r7, #12]
 800c330:	2221      	movs	r2, #33	@ 0x21
 800c332:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 800c336:	68fb      	ldr	r3, [r7, #12]
 800c338:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c33a:	2b00      	cmp	r3, #0
 800c33c:	d028      	beq.n	800c390 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800c33e:	68fb      	ldr	r3, [r7, #12]
 800c340:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c342:	4a26      	ldr	r2, [pc, #152]	@ (800c3dc <HAL_UART_Transmit_DMA+0xf4>)
 800c344:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800c346:	68fb      	ldr	r3, [r7, #12]
 800c348:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c34a:	4a25      	ldr	r2, [pc, #148]	@ (800c3e0 <HAL_UART_Transmit_DMA+0xf8>)
 800c34c:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800c34e:	68fb      	ldr	r3, [r7, #12]
 800c350:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c352:	4a24      	ldr	r2, [pc, #144]	@ (800c3e4 <HAL_UART_Transmit_DMA+0xfc>)
 800c354:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800c356:	68fb      	ldr	r3, [r7, #12]
 800c358:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c35a:	2200      	movs	r2, #0
 800c35c:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800c35e:	68fb      	ldr	r3, [r7, #12]
 800c360:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 800c362:	68fb      	ldr	r3, [r7, #12]
 800c364:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c366:	4619      	mov	r1, r3
 800c368:	68fb      	ldr	r3, [r7, #12]
 800c36a:	681b      	ldr	r3, [r3, #0]
 800c36c:	3328      	adds	r3, #40	@ 0x28
 800c36e:	461a      	mov	r2, r3
 800c370:	88fb      	ldrh	r3, [r7, #6]
 800c372:	f7fb fbd3 	bl	8007b1c <HAL_DMA_Start_IT>
 800c376:	4603      	mov	r3, r0
 800c378:	2b00      	cmp	r3, #0
 800c37a:	d009      	beq.n	800c390 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800c37c:	68fb      	ldr	r3, [r7, #12]
 800c37e:	2210      	movs	r2, #16
 800c380:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800c384:	68fb      	ldr	r3, [r7, #12]
 800c386:	2220      	movs	r2, #32
 800c388:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 800c38c:	2301      	movs	r3, #1
 800c38e:	e020      	b.n	800c3d2 <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800c390:	68fb      	ldr	r3, [r7, #12]
 800c392:	681b      	ldr	r3, [r3, #0]
 800c394:	2240      	movs	r2, #64	@ 0x40
 800c396:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800c398:	68fb      	ldr	r3, [r7, #12]
 800c39a:	681b      	ldr	r3, [r3, #0]
 800c39c:	3308      	adds	r3, #8
 800c39e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c3a0:	697b      	ldr	r3, [r7, #20]
 800c3a2:	e853 3f00 	ldrex	r3, [r3]
 800c3a6:	613b      	str	r3, [r7, #16]
   return(result);
 800c3a8:	693b      	ldr	r3, [r7, #16]
 800c3aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c3ae:	627b      	str	r3, [r7, #36]	@ 0x24
 800c3b0:	68fb      	ldr	r3, [r7, #12]
 800c3b2:	681b      	ldr	r3, [r3, #0]
 800c3b4:	3308      	adds	r3, #8
 800c3b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c3b8:	623a      	str	r2, [r7, #32]
 800c3ba:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c3bc:	69f9      	ldr	r1, [r7, #28]
 800c3be:	6a3a      	ldr	r2, [r7, #32]
 800c3c0:	e841 2300 	strex	r3, r2, [r1]
 800c3c4:	61bb      	str	r3, [r7, #24]
   return(result);
 800c3c6:	69bb      	ldr	r3, [r7, #24]
 800c3c8:	2b00      	cmp	r3, #0
 800c3ca:	d1e5      	bne.n	800c398 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 800c3cc:	2300      	movs	r3, #0
 800c3ce:	e000      	b.n	800c3d2 <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800c3d0:	2302      	movs	r3, #2
  }
}
 800c3d2:	4618      	mov	r0, r3
 800c3d4:	3728      	adds	r7, #40	@ 0x28
 800c3d6:	46bd      	mov	sp, r7
 800c3d8:	bd80      	pop	{r7, pc}
 800c3da:	bf00      	nop
 800c3dc:	0800da57 	.word	0x0800da57
 800c3e0:	0800daf5 	.word	0x0800daf5
 800c3e4:	0800db15 	.word	0x0800db15

0800c3e8 <HAL_UART_AbortReceive>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive(UART_HandleTypeDef *huart)
{
 800c3e8:	b580      	push	{r7, lr}
 800c3ea:	b09a      	sub	sp, #104	@ 0x68
 800c3ec:	af00      	add	r7, sp, #0
 800c3ee:	6078      	str	r0, [r7, #4]
  /* Disable PEIE, EIE, RXNEIE and RXFTIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE));
 800c3f0:	687b      	ldr	r3, [r7, #4]
 800c3f2:	681b      	ldr	r3, [r3, #0]
 800c3f4:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c3f6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c3f8:	e853 3f00 	ldrex	r3, [r3]
 800c3fc:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800c3fe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c400:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c404:	667b      	str	r3, [r7, #100]	@ 0x64
 800c406:	687b      	ldr	r3, [r7, #4]
 800c408:	681b      	ldr	r3, [r3, #0]
 800c40a:	461a      	mov	r2, r3
 800c40c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c40e:	657b      	str	r3, [r7, #84]	@ 0x54
 800c410:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c412:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800c414:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800c416:	e841 2300 	strex	r3, r2, [r1]
 800c41a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800c41c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c41e:	2b00      	cmp	r3, #0
 800c420:	d1e6      	bne.n	800c3f0 <HAL_UART_AbortReceive+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE | USART_CR3_RXFTIE);
 800c422:	687b      	ldr	r3, [r7, #4]
 800c424:	681b      	ldr	r3, [r3, #0]
 800c426:	3308      	adds	r3, #8
 800c428:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c42a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c42c:	e853 3f00 	ldrex	r3, [r3]
 800c430:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800c432:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c434:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c438:	f023 0301 	bic.w	r3, r3, #1
 800c43c:	663b      	str	r3, [r7, #96]	@ 0x60
 800c43e:	687b      	ldr	r3, [r7, #4]
 800c440:	681b      	ldr	r3, [r3, #0]
 800c442:	3308      	adds	r3, #8
 800c444:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800c446:	643a      	str	r2, [r7, #64]	@ 0x40
 800c448:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c44a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800c44c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c44e:	e841 2300 	strex	r3, r2, [r1]
 800c452:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c454:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c456:	2b00      	cmp	r3, #0
 800c458:	d1e3      	bne.n	800c422 <HAL_UART_AbortReceive+0x3a>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c45a:	687b      	ldr	r3, [r7, #4]
 800c45c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c45e:	2b01      	cmp	r3, #1
 800c460:	d118      	bne.n	800c494 <HAL_UART_AbortReceive+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 800c462:	687b      	ldr	r3, [r7, #4]
 800c464:	681b      	ldr	r3, [r3, #0]
 800c466:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c468:	6a3b      	ldr	r3, [r7, #32]
 800c46a:	e853 3f00 	ldrex	r3, [r3]
 800c46e:	61fb      	str	r3, [r7, #28]
   return(result);
 800c470:	69fb      	ldr	r3, [r7, #28]
 800c472:	f023 0310 	bic.w	r3, r3, #16
 800c476:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800c478:	687b      	ldr	r3, [r7, #4]
 800c47a:	681b      	ldr	r3, [r3, #0]
 800c47c:	461a      	mov	r2, r3
 800c47e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c480:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c482:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c484:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c486:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c488:	e841 2300 	strex	r3, r2, [r1]
 800c48c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c48e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c490:	2b00      	cmp	r3, #0
 800c492:	d1e6      	bne.n	800c462 <HAL_UART_AbortReceive+0x7a>
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c494:	687b      	ldr	r3, [r7, #4]
 800c496:	681b      	ldr	r3, [r3, #0]
 800c498:	689b      	ldr	r3, [r3, #8]
 800c49a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c49e:	2b40      	cmp	r3, #64	@ 0x40
 800c4a0:	d13b      	bne.n	800c51a <HAL_UART_AbortReceive+0x132>
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c4a2:	687b      	ldr	r3, [r7, #4]
 800c4a4:	681b      	ldr	r3, [r3, #0]
 800c4a6:	3308      	adds	r3, #8
 800c4a8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c4aa:	68fb      	ldr	r3, [r7, #12]
 800c4ac:	e853 3f00 	ldrex	r3, [r3]
 800c4b0:	60bb      	str	r3, [r7, #8]
   return(result);
 800c4b2:	68bb      	ldr	r3, [r7, #8]
 800c4b4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c4b8:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c4ba:	687b      	ldr	r3, [r7, #4]
 800c4bc:	681b      	ldr	r3, [r3, #0]
 800c4be:	3308      	adds	r3, #8
 800c4c0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800c4c2:	61ba      	str	r2, [r7, #24]
 800c4c4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c4c6:	6979      	ldr	r1, [r7, #20]
 800c4c8:	69ba      	ldr	r2, [r7, #24]
 800c4ca:	e841 2300 	strex	r3, r2, [r1]
 800c4ce:	613b      	str	r3, [r7, #16]
   return(result);
 800c4d0:	693b      	ldr	r3, [r7, #16]
 800c4d2:	2b00      	cmp	r3, #0
 800c4d4:	d1e5      	bne.n	800c4a2 <HAL_UART_AbortReceive+0xba>

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 800c4d6:	687b      	ldr	r3, [r7, #4]
 800c4d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c4dc:	2b00      	cmp	r3, #0
 800c4de:	d01c      	beq.n	800c51a <HAL_UART_AbortReceive+0x132>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 800c4e0:	687b      	ldr	r3, [r7, #4]
 800c4e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c4e6:	2200      	movs	r2, #0
 800c4e8:	639a      	str	r2, [r3, #56]	@ 0x38

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800c4ea:	687b      	ldr	r3, [r7, #4]
 800c4ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c4f0:	4618      	mov	r0, r3
 800c4f2:	f7fb fb8e 	bl	8007c12 <HAL_DMA_Abort>
 800c4f6:	4603      	mov	r3, r0
 800c4f8:	2b00      	cmp	r3, #0
 800c4fa:	d00e      	beq.n	800c51a <HAL_UART_AbortReceive+0x132>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800c4fc:	687b      	ldr	r3, [r7, #4]
 800c4fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c502:	4618      	mov	r0, r3
 800c504:	f7fb fcf4 	bl	8007ef0 <HAL_DMA_GetError>
 800c508:	4603      	mov	r3, r0
 800c50a:	2b20      	cmp	r3, #32
 800c50c:	d105      	bne.n	800c51a <HAL_UART_AbortReceive+0x132>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800c50e:	687b      	ldr	r3, [r7, #4]
 800c510:	2210      	movs	r2, #16
 800c512:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 800c516:	2303      	movs	r3, #3
 800c518:	e017      	b.n	800c54a <HAL_UART_AbortReceive+0x162>
      }
    }
  }

  /* Reset Rx transfer counter */
  huart->RxXferCount = 0U;
 800c51a:	687b      	ldr	r3, [r7, #4]
 800c51c:	2200      	movs	r2, #0
 800c51e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 800c522:	687b      	ldr	r3, [r7, #4]
 800c524:	681b      	ldr	r3, [r3, #0]
 800c526:	220f      	movs	r2, #15
 800c528:	621a      	str	r2, [r3, #32]

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800c52a:	687b      	ldr	r3, [r7, #4]
 800c52c:	681b      	ldr	r3, [r3, #0]
 800c52e:	699a      	ldr	r2, [r3, #24]
 800c530:	687b      	ldr	r3, [r7, #4]
 800c532:	681b      	ldr	r3, [r3, #0]
 800c534:	f042 0208 	orr.w	r2, r2, #8
 800c538:	619a      	str	r2, [r3, #24]

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800c53a:	687b      	ldr	r3, [r7, #4]
 800c53c:	2220      	movs	r2, #32
 800c53e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c542:	687b      	ldr	r3, [r7, #4]
 800c544:	2200      	movs	r2, #0
 800c546:	66da      	str	r2, [r3, #108]	@ 0x6c

  return HAL_OK;
 800c548:	2300      	movs	r3, #0
}
 800c54a:	4618      	mov	r0, r3
 800c54c:	3768      	adds	r7, #104	@ 0x68
 800c54e:	46bd      	mov	sp, r7
 800c550:	bd80      	pop	{r7, pc}
	...

0800c554 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800c554:	b580      	push	{r7, lr}
 800c556:	b0ba      	sub	sp, #232	@ 0xe8
 800c558:	af00      	add	r7, sp, #0
 800c55a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800c55c:	687b      	ldr	r3, [r7, #4]
 800c55e:	681b      	ldr	r3, [r3, #0]
 800c560:	69db      	ldr	r3, [r3, #28]
 800c562:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800c566:	687b      	ldr	r3, [r7, #4]
 800c568:	681b      	ldr	r3, [r3, #0]
 800c56a:	681b      	ldr	r3, [r3, #0]
 800c56c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800c570:	687b      	ldr	r3, [r7, #4]
 800c572:	681b      	ldr	r3, [r3, #0]
 800c574:	689b      	ldr	r3, [r3, #8]
 800c576:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800c57a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800c57e:	f640 030f 	movw	r3, #2063	@ 0x80f
 800c582:	4013      	ands	r3, r2
 800c584:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800c588:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800c58c:	2b00      	cmp	r3, #0
 800c58e:	d11b      	bne.n	800c5c8 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800c590:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c594:	f003 0320 	and.w	r3, r3, #32
 800c598:	2b00      	cmp	r3, #0
 800c59a:	d015      	beq.n	800c5c8 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800c59c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c5a0:	f003 0320 	and.w	r3, r3, #32
 800c5a4:	2b00      	cmp	r3, #0
 800c5a6:	d105      	bne.n	800c5b4 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800c5a8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c5ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c5b0:	2b00      	cmp	r3, #0
 800c5b2:	d009      	beq.n	800c5c8 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800c5b4:	687b      	ldr	r3, [r7, #4]
 800c5b6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c5b8:	2b00      	cmp	r3, #0
 800c5ba:	f000 8312 	beq.w	800cbe2 <HAL_UART_IRQHandler+0x68e>
      {
        huart->RxISR(huart);
 800c5be:	687b      	ldr	r3, [r7, #4]
 800c5c0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c5c2:	6878      	ldr	r0, [r7, #4]
 800c5c4:	4798      	blx	r3
      }
      return;
 800c5c6:	e30c      	b.n	800cbe2 <HAL_UART_IRQHandler+0x68e>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800c5c8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800c5cc:	2b00      	cmp	r3, #0
 800c5ce:	f000 8129 	beq.w	800c824 <HAL_UART_IRQHandler+0x2d0>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800c5d2:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800c5d6:	4b90      	ldr	r3, [pc, #576]	@ (800c818 <HAL_UART_IRQHandler+0x2c4>)
 800c5d8:	4013      	ands	r3, r2
 800c5da:	2b00      	cmp	r3, #0
 800c5dc:	d106      	bne.n	800c5ec <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800c5de:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800c5e2:	4b8e      	ldr	r3, [pc, #568]	@ (800c81c <HAL_UART_IRQHandler+0x2c8>)
 800c5e4:	4013      	ands	r3, r2
 800c5e6:	2b00      	cmp	r3, #0
 800c5e8:	f000 811c 	beq.w	800c824 <HAL_UART_IRQHandler+0x2d0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800c5ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c5f0:	f003 0301 	and.w	r3, r3, #1
 800c5f4:	2b00      	cmp	r3, #0
 800c5f6:	d011      	beq.n	800c61c <HAL_UART_IRQHandler+0xc8>
 800c5f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c5fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c600:	2b00      	cmp	r3, #0
 800c602:	d00b      	beq.n	800c61c <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800c604:	687b      	ldr	r3, [r7, #4]
 800c606:	681b      	ldr	r3, [r3, #0]
 800c608:	2201      	movs	r2, #1
 800c60a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800c60c:	687b      	ldr	r3, [r7, #4]
 800c60e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c612:	f043 0201 	orr.w	r2, r3, #1
 800c616:	687b      	ldr	r3, [r7, #4]
 800c618:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c61c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c620:	f003 0302 	and.w	r3, r3, #2
 800c624:	2b00      	cmp	r3, #0
 800c626:	d011      	beq.n	800c64c <HAL_UART_IRQHandler+0xf8>
 800c628:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c62c:	f003 0301 	and.w	r3, r3, #1
 800c630:	2b00      	cmp	r3, #0
 800c632:	d00b      	beq.n	800c64c <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800c634:	687b      	ldr	r3, [r7, #4]
 800c636:	681b      	ldr	r3, [r3, #0]
 800c638:	2202      	movs	r2, #2
 800c63a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800c63c:	687b      	ldr	r3, [r7, #4]
 800c63e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c642:	f043 0204 	orr.w	r2, r3, #4
 800c646:	687b      	ldr	r3, [r7, #4]
 800c648:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c64c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c650:	f003 0304 	and.w	r3, r3, #4
 800c654:	2b00      	cmp	r3, #0
 800c656:	d011      	beq.n	800c67c <HAL_UART_IRQHandler+0x128>
 800c658:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c65c:	f003 0301 	and.w	r3, r3, #1
 800c660:	2b00      	cmp	r3, #0
 800c662:	d00b      	beq.n	800c67c <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800c664:	687b      	ldr	r3, [r7, #4]
 800c666:	681b      	ldr	r3, [r3, #0]
 800c668:	2204      	movs	r2, #4
 800c66a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800c66c:	687b      	ldr	r3, [r7, #4]
 800c66e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c672:	f043 0202 	orr.w	r2, r3, #2
 800c676:	687b      	ldr	r3, [r7, #4]
 800c678:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800c67c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c680:	f003 0308 	and.w	r3, r3, #8
 800c684:	2b00      	cmp	r3, #0
 800c686:	d017      	beq.n	800c6b8 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800c688:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c68c:	f003 0320 	and.w	r3, r3, #32
 800c690:	2b00      	cmp	r3, #0
 800c692:	d105      	bne.n	800c6a0 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800c694:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800c698:	4b5f      	ldr	r3, [pc, #380]	@ (800c818 <HAL_UART_IRQHandler+0x2c4>)
 800c69a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800c69c:	2b00      	cmp	r3, #0
 800c69e:	d00b      	beq.n	800c6b8 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800c6a0:	687b      	ldr	r3, [r7, #4]
 800c6a2:	681b      	ldr	r3, [r3, #0]
 800c6a4:	2208      	movs	r2, #8
 800c6a6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800c6a8:	687b      	ldr	r3, [r7, #4]
 800c6aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c6ae:	f043 0208 	orr.w	r2, r3, #8
 800c6b2:	687b      	ldr	r3, [r7, #4]
 800c6b4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800c6b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c6bc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c6c0:	2b00      	cmp	r3, #0
 800c6c2:	d012      	beq.n	800c6ea <HAL_UART_IRQHandler+0x196>
 800c6c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c6c8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800c6cc:	2b00      	cmp	r3, #0
 800c6ce:	d00c      	beq.n	800c6ea <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c6d0:	687b      	ldr	r3, [r7, #4]
 800c6d2:	681b      	ldr	r3, [r3, #0]
 800c6d4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800c6d8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800c6da:	687b      	ldr	r3, [r7, #4]
 800c6dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c6e0:	f043 0220 	orr.w	r2, r3, #32
 800c6e4:	687b      	ldr	r3, [r7, #4]
 800c6e6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800c6ea:	687b      	ldr	r3, [r7, #4]
 800c6ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c6f0:	2b00      	cmp	r3, #0
 800c6f2:	f000 8278 	beq.w	800cbe6 <HAL_UART_IRQHandler+0x692>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800c6f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c6fa:	f003 0320 	and.w	r3, r3, #32
 800c6fe:	2b00      	cmp	r3, #0
 800c700:	d013      	beq.n	800c72a <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800c702:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c706:	f003 0320 	and.w	r3, r3, #32
 800c70a:	2b00      	cmp	r3, #0
 800c70c:	d105      	bne.n	800c71a <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800c70e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c712:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c716:	2b00      	cmp	r3, #0
 800c718:	d007      	beq.n	800c72a <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800c71a:	687b      	ldr	r3, [r7, #4]
 800c71c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c71e:	2b00      	cmp	r3, #0
 800c720:	d003      	beq.n	800c72a <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800c722:	687b      	ldr	r3, [r7, #4]
 800c724:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c726:	6878      	ldr	r0, [r7, #4]
 800c728:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800c72a:	687b      	ldr	r3, [r7, #4]
 800c72c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c730:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800c734:	687b      	ldr	r3, [r7, #4]
 800c736:	681b      	ldr	r3, [r3, #0]
 800c738:	689b      	ldr	r3, [r3, #8]
 800c73a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c73e:	2b40      	cmp	r3, #64	@ 0x40
 800c740:	d005      	beq.n	800c74e <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800c742:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800c746:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800c74a:	2b00      	cmp	r3, #0
 800c74c:	d058      	beq.n	800c800 <HAL_UART_IRQHandler+0x2ac>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800c74e:	6878      	ldr	r0, [r7, #4]
 800c750:	f001 f91b 	bl	800d98a <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c754:	687b      	ldr	r3, [r7, #4]
 800c756:	681b      	ldr	r3, [r3, #0]
 800c758:	689b      	ldr	r3, [r3, #8]
 800c75a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c75e:	2b40      	cmp	r3, #64	@ 0x40
 800c760:	d148      	bne.n	800c7f4 <HAL_UART_IRQHandler+0x2a0>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c762:	687b      	ldr	r3, [r7, #4]
 800c764:	681b      	ldr	r3, [r3, #0]
 800c766:	3308      	adds	r3, #8
 800c768:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c76c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800c770:	e853 3f00 	ldrex	r3, [r3]
 800c774:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800c778:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800c77c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c780:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800c784:	687b      	ldr	r3, [r7, #4]
 800c786:	681b      	ldr	r3, [r3, #0]
 800c788:	3308      	adds	r3, #8
 800c78a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800c78e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800c792:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c796:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800c79a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800c79e:	e841 2300 	strex	r3, r2, [r1]
 800c7a2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800c7a6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800c7aa:	2b00      	cmp	r3, #0
 800c7ac:	d1d9      	bne.n	800c762 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800c7ae:	687b      	ldr	r3, [r7, #4]
 800c7b0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c7b4:	2b00      	cmp	r3, #0
 800c7b6:	d017      	beq.n	800c7e8 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800c7b8:	687b      	ldr	r3, [r7, #4]
 800c7ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c7be:	4a18      	ldr	r2, [pc, #96]	@ (800c820 <HAL_UART_IRQHandler+0x2cc>)
 800c7c0:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800c7c2:	687b      	ldr	r3, [r7, #4]
 800c7c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c7c8:	4618      	mov	r0, r3
 800c7ca:	f7fb fa7b 	bl	8007cc4 <HAL_DMA_Abort_IT>
 800c7ce:	4603      	mov	r3, r0
 800c7d0:	2b00      	cmp	r3, #0
 800c7d2:	d01f      	beq.n	800c814 <HAL_UART_IRQHandler+0x2c0>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800c7d4:	687b      	ldr	r3, [r7, #4]
 800c7d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c7da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c7dc:	687a      	ldr	r2, [r7, #4]
 800c7de:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800c7e2:	4610      	mov	r0, r2
 800c7e4:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c7e6:	e015      	b.n	800c814 <HAL_UART_IRQHandler+0x2c0>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 800c7e8:	687b      	ldr	r3, [r7, #4]
 800c7ea:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800c7ee:	6878      	ldr	r0, [r7, #4]
 800c7f0:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c7f2:	e00f      	b.n	800c814 <HAL_UART_IRQHandler+0x2c0>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 800c7f4:	687b      	ldr	r3, [r7, #4]
 800c7f6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800c7fa:	6878      	ldr	r0, [r7, #4]
 800c7fc:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c7fe:	e009      	b.n	800c814 <HAL_UART_IRQHandler+0x2c0>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 800c800:	687b      	ldr	r3, [r7, #4]
 800c802:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800c806:	6878      	ldr	r0, [r7, #4]
 800c808:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c80a:	687b      	ldr	r3, [r7, #4]
 800c80c:	2200      	movs	r2, #0
 800c80e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800c812:	e1e8      	b.n	800cbe6 <HAL_UART_IRQHandler+0x692>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c814:	bf00      	nop
    return;
 800c816:	e1e6      	b.n	800cbe6 <HAL_UART_IRQHandler+0x692>
 800c818:	10000001 	.word	0x10000001
 800c81c:	04000120 	.word	0x04000120
 800c820:	0800db99 	.word	0x0800db99

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c824:	687b      	ldr	r3, [r7, #4]
 800c826:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c828:	2b01      	cmp	r3, #1
 800c82a:	f040 8176 	bne.w	800cb1a <HAL_UART_IRQHandler+0x5c6>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800c82e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c832:	f003 0310 	and.w	r3, r3, #16
 800c836:	2b00      	cmp	r3, #0
 800c838:	f000 816f 	beq.w	800cb1a <HAL_UART_IRQHandler+0x5c6>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800c83c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c840:	f003 0310 	and.w	r3, r3, #16
 800c844:	2b00      	cmp	r3, #0
 800c846:	f000 8168 	beq.w	800cb1a <HAL_UART_IRQHandler+0x5c6>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c84a:	687b      	ldr	r3, [r7, #4]
 800c84c:	681b      	ldr	r3, [r3, #0]
 800c84e:	2210      	movs	r2, #16
 800c850:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c852:	687b      	ldr	r3, [r7, #4]
 800c854:	681b      	ldr	r3, [r3, #0]
 800c856:	689b      	ldr	r3, [r3, #8]
 800c858:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c85c:	2b40      	cmp	r3, #64	@ 0x40
 800c85e:	f040 80dc 	bne.w	800ca1a <HAL_UART_IRQHandler+0x4c6>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800c862:	687b      	ldr	r3, [r7, #4]
 800c864:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c868:	681b      	ldr	r3, [r3, #0]
 800c86a:	685b      	ldr	r3, [r3, #4]
 800c86c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800c870:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800c874:	2b00      	cmp	r3, #0
 800c876:	f000 80b1 	beq.w	800c9dc <HAL_UART_IRQHandler+0x488>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800c87a:	687b      	ldr	r3, [r7, #4]
 800c87c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800c880:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800c884:	429a      	cmp	r2, r3
 800c886:	f080 80a9 	bcs.w	800c9dc <HAL_UART_IRQHandler+0x488>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800c88a:	687b      	ldr	r3, [r7, #4]
 800c88c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800c890:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800c894:	687b      	ldr	r3, [r7, #4]
 800c896:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c89a:	681b      	ldr	r3, [r3, #0]
 800c89c:	681b      	ldr	r3, [r3, #0]
 800c89e:	f003 0320 	and.w	r3, r3, #32
 800c8a2:	2b00      	cmp	r3, #0
 800c8a4:	f040 8087 	bne.w	800c9b6 <HAL_UART_IRQHandler+0x462>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c8a8:	687b      	ldr	r3, [r7, #4]
 800c8aa:	681b      	ldr	r3, [r3, #0]
 800c8ac:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c8b0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800c8b4:	e853 3f00 	ldrex	r3, [r3]
 800c8b8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800c8bc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800c8c0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c8c4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800c8c8:	687b      	ldr	r3, [r7, #4]
 800c8ca:	681b      	ldr	r3, [r3, #0]
 800c8cc:	461a      	mov	r2, r3
 800c8ce:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800c8d2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800c8d6:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c8da:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800c8de:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800c8e2:	e841 2300 	strex	r3, r2, [r1]
 800c8e6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800c8ea:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800c8ee:	2b00      	cmp	r3, #0
 800c8f0:	d1da      	bne.n	800c8a8 <HAL_UART_IRQHandler+0x354>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c8f2:	687b      	ldr	r3, [r7, #4]
 800c8f4:	681b      	ldr	r3, [r3, #0]
 800c8f6:	3308      	adds	r3, #8
 800c8f8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c8fa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c8fc:	e853 3f00 	ldrex	r3, [r3]
 800c900:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800c902:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c904:	f023 0301 	bic.w	r3, r3, #1
 800c908:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800c90c:	687b      	ldr	r3, [r7, #4]
 800c90e:	681b      	ldr	r3, [r3, #0]
 800c910:	3308      	adds	r3, #8
 800c912:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800c916:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800c91a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c91c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800c91e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800c922:	e841 2300 	strex	r3, r2, [r1]
 800c926:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800c928:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c92a:	2b00      	cmp	r3, #0
 800c92c:	d1e1      	bne.n	800c8f2 <HAL_UART_IRQHandler+0x39e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c92e:	687b      	ldr	r3, [r7, #4]
 800c930:	681b      	ldr	r3, [r3, #0]
 800c932:	3308      	adds	r3, #8
 800c934:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c936:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c938:	e853 3f00 	ldrex	r3, [r3]
 800c93c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800c93e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c940:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c944:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800c948:	687b      	ldr	r3, [r7, #4]
 800c94a:	681b      	ldr	r3, [r3, #0]
 800c94c:	3308      	adds	r3, #8
 800c94e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800c952:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800c954:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c956:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800c958:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800c95a:	e841 2300 	strex	r3, r2, [r1]
 800c95e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800c960:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c962:	2b00      	cmp	r3, #0
 800c964:	d1e3      	bne.n	800c92e <HAL_UART_IRQHandler+0x3da>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800c966:	687b      	ldr	r3, [r7, #4]
 800c968:	2220      	movs	r2, #32
 800c96a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c96e:	687b      	ldr	r3, [r7, #4]
 800c970:	2200      	movs	r2, #0
 800c972:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c974:	687b      	ldr	r3, [r7, #4]
 800c976:	681b      	ldr	r3, [r3, #0]
 800c978:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c97a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c97c:	e853 3f00 	ldrex	r3, [r3]
 800c980:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800c982:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c984:	f023 0310 	bic.w	r3, r3, #16
 800c988:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800c98c:	687b      	ldr	r3, [r7, #4]
 800c98e:	681b      	ldr	r3, [r3, #0]
 800c990:	461a      	mov	r2, r3
 800c992:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c996:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c998:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c99a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800c99c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800c99e:	e841 2300 	strex	r3, r2, [r1]
 800c9a2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800c9a4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c9a6:	2b00      	cmp	r3, #0
 800c9a8:	d1e4      	bne.n	800c974 <HAL_UART_IRQHandler+0x420>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800c9aa:	687b      	ldr	r3, [r7, #4]
 800c9ac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c9b0:	4618      	mov	r0, r3
 800c9b2:	f7fb f92e 	bl	8007c12 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800c9b6:	687b      	ldr	r3, [r7, #4]
 800c9b8:	2202      	movs	r2, #2
 800c9ba:	671a      	str	r2, [r3, #112]	@ 0x70

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800c9bc:	687b      	ldr	r3, [r7, #4]
 800c9be:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800c9c2:	687a      	ldr	r2, [r7, #4]
 800c9c4:	f8b2 105c 	ldrh.w	r1, [r2, #92]	@ 0x5c
 800c9c8:	687a      	ldr	r2, [r7, #4]
 800c9ca:	f8b2 205e 	ldrh.w	r2, [r2, #94]	@ 0x5e
 800c9ce:	b292      	uxth	r2, r2
 800c9d0:	1a8a      	subs	r2, r1, r2
 800c9d2:	b292      	uxth	r2, r2
 800c9d4:	4611      	mov	r1, r2
 800c9d6:	6878      	ldr	r0, [r7, #4]
 800c9d8:	4798      	blx	r3
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800c9da:	e106      	b.n	800cbea <HAL_UART_IRQHandler+0x696>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800c9dc:	687b      	ldr	r3, [r7, #4]
 800c9de:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800c9e2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800c9e6:	429a      	cmp	r2, r3
 800c9e8:	f040 80ff 	bne.w	800cbea <HAL_UART_IRQHandler+0x696>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800c9ec:	687b      	ldr	r3, [r7, #4]
 800c9ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c9f2:	681b      	ldr	r3, [r3, #0]
 800c9f4:	681b      	ldr	r3, [r3, #0]
 800c9f6:	f003 0320 	and.w	r3, r3, #32
 800c9fa:	2b20      	cmp	r3, #32
 800c9fc:	f040 80f5 	bne.w	800cbea <HAL_UART_IRQHandler+0x696>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800ca00:	687b      	ldr	r3, [r7, #4]
 800ca02:	2202      	movs	r2, #2
 800ca04:	671a      	str	r2, [r3, #112]	@ 0x70
            huart->RxEventCallback(huart, huart->RxXferSize);
 800ca06:	687b      	ldr	r3, [r7, #4]
 800ca08:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800ca0c:	687a      	ldr	r2, [r7, #4]
 800ca0e:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 800ca12:	4611      	mov	r1, r2
 800ca14:	6878      	ldr	r0, [r7, #4]
 800ca16:	4798      	blx	r3
      return;
 800ca18:	e0e7      	b.n	800cbea <HAL_UART_IRQHandler+0x696>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800ca1a:	687b      	ldr	r3, [r7, #4]
 800ca1c:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800ca20:	687b      	ldr	r3, [r7, #4]
 800ca22:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ca26:	b29b      	uxth	r3, r3
 800ca28:	1ad3      	subs	r3, r2, r3
 800ca2a:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800ca2e:	687b      	ldr	r3, [r7, #4]
 800ca30:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ca34:	b29b      	uxth	r3, r3
 800ca36:	2b00      	cmp	r3, #0
 800ca38:	f000 80d9 	beq.w	800cbee <HAL_UART_IRQHandler+0x69a>
          && (nb_rx_data > 0U))
 800ca3c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800ca40:	2b00      	cmp	r3, #0
 800ca42:	f000 80d4 	beq.w	800cbee <HAL_UART_IRQHandler+0x69a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ca46:	687b      	ldr	r3, [r7, #4]
 800ca48:	681b      	ldr	r3, [r3, #0]
 800ca4a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ca4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ca4e:	e853 3f00 	ldrex	r3, [r3]
 800ca52:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800ca54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ca56:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ca5a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800ca5e:	687b      	ldr	r3, [r7, #4]
 800ca60:	681b      	ldr	r3, [r3, #0]
 800ca62:	461a      	mov	r2, r3
 800ca64:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800ca68:	647b      	str	r3, [r7, #68]	@ 0x44
 800ca6a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ca6c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ca6e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ca70:	e841 2300 	strex	r3, r2, [r1]
 800ca74:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800ca76:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ca78:	2b00      	cmp	r3, #0
 800ca7a:	d1e4      	bne.n	800ca46 <HAL_UART_IRQHandler+0x4f2>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800ca7c:	687b      	ldr	r3, [r7, #4]
 800ca7e:	681b      	ldr	r3, [r3, #0]
 800ca80:	3308      	adds	r3, #8
 800ca82:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ca84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca86:	e853 3f00 	ldrex	r3, [r3]
 800ca8a:	623b      	str	r3, [r7, #32]
   return(result);
 800ca8c:	6a3b      	ldr	r3, [r7, #32]
 800ca8e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800ca92:	f023 0301 	bic.w	r3, r3, #1
 800ca96:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800ca9a:	687b      	ldr	r3, [r7, #4]
 800ca9c:	681b      	ldr	r3, [r3, #0]
 800ca9e:	3308      	adds	r3, #8
 800caa0:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800caa4:	633a      	str	r2, [r7, #48]	@ 0x30
 800caa6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800caa8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800caaa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800caac:	e841 2300 	strex	r3, r2, [r1]
 800cab0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800cab2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cab4:	2b00      	cmp	r3, #0
 800cab6:	d1e1      	bne.n	800ca7c <HAL_UART_IRQHandler+0x528>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800cab8:	687b      	ldr	r3, [r7, #4]
 800caba:	2220      	movs	r2, #32
 800cabc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cac0:	687b      	ldr	r3, [r7, #4]
 800cac2:	2200      	movs	r2, #0
 800cac4:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800cac6:	687b      	ldr	r3, [r7, #4]
 800cac8:	2200      	movs	r2, #0
 800caca:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cacc:	687b      	ldr	r3, [r7, #4]
 800cace:	681b      	ldr	r3, [r3, #0]
 800cad0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cad2:	693b      	ldr	r3, [r7, #16]
 800cad4:	e853 3f00 	ldrex	r3, [r3]
 800cad8:	60fb      	str	r3, [r7, #12]
   return(result);
 800cada:	68fb      	ldr	r3, [r7, #12]
 800cadc:	f023 0310 	bic.w	r3, r3, #16
 800cae0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800cae4:	687b      	ldr	r3, [r7, #4]
 800cae6:	681b      	ldr	r3, [r3, #0]
 800cae8:	461a      	mov	r2, r3
 800caea:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800caee:	61fb      	str	r3, [r7, #28]
 800caf0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800caf2:	69b9      	ldr	r1, [r7, #24]
 800caf4:	69fa      	ldr	r2, [r7, #28]
 800caf6:	e841 2300 	strex	r3, r2, [r1]
 800cafa:	617b      	str	r3, [r7, #20]
   return(result);
 800cafc:	697b      	ldr	r3, [r7, #20]
 800cafe:	2b00      	cmp	r3, #0
 800cb00:	d1e4      	bne.n	800cacc <HAL_UART_IRQHandler+0x578>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800cb02:	687b      	ldr	r3, [r7, #4]
 800cb04:	2202      	movs	r2, #2
 800cb06:	671a      	str	r2, [r3, #112]	@ 0x70

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 800cb08:	687b      	ldr	r3, [r7, #4]
 800cb0a:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800cb0e:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	@ 0xce
 800cb12:	4611      	mov	r1, r2
 800cb14:	6878      	ldr	r0, [r7, #4]
 800cb16:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800cb18:	e069      	b.n	800cbee <HAL_UART_IRQHandler+0x69a>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800cb1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cb1e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800cb22:	2b00      	cmp	r3, #0
 800cb24:	d010      	beq.n	800cb48 <HAL_UART_IRQHandler+0x5f4>
 800cb26:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800cb2a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800cb2e:	2b00      	cmp	r3, #0
 800cb30:	d00a      	beq.n	800cb48 <HAL_UART_IRQHandler+0x5f4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800cb32:	687b      	ldr	r3, [r7, #4]
 800cb34:	681b      	ldr	r3, [r3, #0]
 800cb36:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800cb3a:	621a      	str	r2, [r3, #32]
    /* UART Rx state is not reset as a reception process might be ongoing.
       If UART handle state fields need to be reset to READY, this could be done in Wakeup callback */

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
 800cb3c:	687b      	ldr	r3, [r7, #4]
 800cb3e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800cb42:	6878      	ldr	r0, [r7, #4]
 800cb44:	4798      	blx	r3
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800cb46:	e055      	b.n	800cbf4 <HAL_UART_IRQHandler+0x6a0>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800cb48:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cb4c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cb50:	2b00      	cmp	r3, #0
 800cb52:	d014      	beq.n	800cb7e <HAL_UART_IRQHandler+0x62a>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800cb54:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cb58:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cb5c:	2b00      	cmp	r3, #0
 800cb5e:	d105      	bne.n	800cb6c <HAL_UART_IRQHandler+0x618>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800cb60:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800cb64:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800cb68:	2b00      	cmp	r3, #0
 800cb6a:	d008      	beq.n	800cb7e <HAL_UART_IRQHandler+0x62a>
  {
    if (huart->TxISR != NULL)
 800cb6c:	687b      	ldr	r3, [r7, #4]
 800cb6e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800cb70:	2b00      	cmp	r3, #0
 800cb72:	d03e      	beq.n	800cbf2 <HAL_UART_IRQHandler+0x69e>
    {
      huart->TxISR(huart);
 800cb74:	687b      	ldr	r3, [r7, #4]
 800cb76:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800cb78:	6878      	ldr	r0, [r7, #4]
 800cb7a:	4798      	blx	r3
    }
    return;
 800cb7c:	e039      	b.n	800cbf2 <HAL_UART_IRQHandler+0x69e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800cb7e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cb82:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cb86:	2b00      	cmp	r3, #0
 800cb88:	d009      	beq.n	800cb9e <HAL_UART_IRQHandler+0x64a>
 800cb8a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cb8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cb92:	2b00      	cmp	r3, #0
 800cb94:	d003      	beq.n	800cb9e <HAL_UART_IRQHandler+0x64a>
  {
    UART_EndTransmit_IT(huart);
 800cb96:	6878      	ldr	r0, [r7, #4]
 800cb98:	f001 f812 	bl	800dbc0 <UART_EndTransmit_IT>
    return;
 800cb9c:	e02a      	b.n	800cbf4 <HAL_UART_IRQHandler+0x6a0>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800cb9e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cba2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800cba6:	2b00      	cmp	r3, #0
 800cba8:	d00b      	beq.n	800cbc2 <HAL_UART_IRQHandler+0x66e>
 800cbaa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cbae:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800cbb2:	2b00      	cmp	r3, #0
 800cbb4:	d005      	beq.n	800cbc2 <HAL_UART_IRQHandler+0x66e>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
 800cbb6:	687b      	ldr	r3, [r7, #4]
 800cbb8:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800cbbc:	6878      	ldr	r0, [r7, #4]
 800cbbe:	4798      	blx	r3
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800cbc0:	e018      	b.n	800cbf4 <HAL_UART_IRQHandler+0x6a0>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800cbc2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cbc6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800cbca:	2b00      	cmp	r3, #0
 800cbcc:	d012      	beq.n	800cbf4 <HAL_UART_IRQHandler+0x6a0>
 800cbce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cbd2:	2b00      	cmp	r3, #0
 800cbd4:	da0e      	bge.n	800cbf4 <HAL_UART_IRQHandler+0x6a0>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
 800cbd6:	687b      	ldr	r3, [r7, #4]
 800cbd8:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800cbdc:	6878      	ldr	r0, [r7, #4]
 800cbde:	4798      	blx	r3
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800cbe0:	e008      	b.n	800cbf4 <HAL_UART_IRQHandler+0x6a0>
      return;
 800cbe2:	bf00      	nop
 800cbe4:	e006      	b.n	800cbf4 <HAL_UART_IRQHandler+0x6a0>
    return;
 800cbe6:	bf00      	nop
 800cbe8:	e004      	b.n	800cbf4 <HAL_UART_IRQHandler+0x6a0>
      return;
 800cbea:	bf00      	nop
 800cbec:	e002      	b.n	800cbf4 <HAL_UART_IRQHandler+0x6a0>
      return;
 800cbee:	bf00      	nop
 800cbf0:	e000      	b.n	800cbf4 <HAL_UART_IRQHandler+0x6a0>
    return;
 800cbf2:	bf00      	nop
  }
}
 800cbf4:	37e8      	adds	r7, #232	@ 0xe8
 800cbf6:	46bd      	mov	sp, r7
 800cbf8:	bd80      	pop	{r7, pc}
 800cbfa:	bf00      	nop

0800cbfc <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800cbfc:	b480      	push	{r7}
 800cbfe:	b083      	sub	sp, #12
 800cc00:	af00      	add	r7, sp, #0
 800cc02:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800cc04:	bf00      	nop
 800cc06:	370c      	adds	r7, #12
 800cc08:	46bd      	mov	sp, r7
 800cc0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc0e:	4770      	bx	lr

0800cc10 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800cc10:	b480      	push	{r7}
 800cc12:	b083      	sub	sp, #12
 800cc14:	af00      	add	r7, sp, #0
 800cc16:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800cc18:	bf00      	nop
 800cc1a:	370c      	adds	r7, #12
 800cc1c:	46bd      	mov	sp, r7
 800cc1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc22:	4770      	bx	lr

0800cc24 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800cc24:	b480      	push	{r7}
 800cc26:	b083      	sub	sp, #12
 800cc28:	af00      	add	r7, sp, #0
 800cc2a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800cc2c:	bf00      	nop
 800cc2e:	370c      	adds	r7, #12
 800cc30:	46bd      	mov	sp, r7
 800cc32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc36:	4770      	bx	lr

0800cc38 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800cc38:	b480      	push	{r7}
 800cc3a:	b083      	sub	sp, #12
 800cc3c:	af00      	add	r7, sp, #0
 800cc3e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800cc40:	bf00      	nop
 800cc42:	370c      	adds	r7, #12
 800cc44:	46bd      	mov	sp, r7
 800cc46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc4a:	4770      	bx	lr

0800cc4c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800cc4c:	b480      	push	{r7}
 800cc4e:	b083      	sub	sp, #12
 800cc50:	af00      	add	r7, sp, #0
 800cc52:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800cc54:	bf00      	nop
 800cc56:	370c      	adds	r7, #12
 800cc58:	46bd      	mov	sp, r7
 800cc5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc5e:	4770      	bx	lr

0800cc60 <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 800cc60:	b480      	push	{r7}
 800cc62:	b083      	sub	sp, #12
 800cc64:	af00      	add	r7, sp, #0
 800cc66:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 800cc68:	bf00      	nop
 800cc6a:	370c      	adds	r7, #12
 800cc6c:	46bd      	mov	sp, r7
 800cc6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc72:	4770      	bx	lr

0800cc74 <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 800cc74:	b480      	push	{r7}
 800cc76:	b083      	sub	sp, #12
 800cc78:	af00      	add	r7, sp, #0
 800cc7a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 800cc7c:	bf00      	nop
 800cc7e:	370c      	adds	r7, #12
 800cc80:	46bd      	mov	sp, r7
 800cc82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc86:	4770      	bx	lr

0800cc88 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 800cc88:	b480      	push	{r7}
 800cc8a:	b083      	sub	sp, #12
 800cc8c:	af00      	add	r7, sp, #0
 800cc8e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 800cc90:	bf00      	nop
 800cc92:	370c      	adds	r7, #12
 800cc94:	46bd      	mov	sp, r7
 800cc96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc9a:	4770      	bx	lr

0800cc9c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800cc9c:	b480      	push	{r7}
 800cc9e:	b083      	sub	sp, #12
 800cca0:	af00      	add	r7, sp, #0
 800cca2:	6078      	str	r0, [r7, #4]
 800cca4:	460b      	mov	r3, r1
 800cca6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800cca8:	bf00      	nop
 800ccaa:	370c      	adds	r7, #12
 800ccac:	46bd      	mov	sp, r7
 800ccae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccb2:	4770      	bx	lr

0800ccb4 <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 800ccb4:	b480      	push	{r7}
 800ccb6:	b083      	sub	sp, #12
 800ccb8:	af00      	add	r7, sp, #0
 800ccba:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 800ccbc:	687b      	ldr	r3, [r7, #4]
 800ccbe:	4a1a      	ldr	r2, [pc, #104]	@ (800cd28 <UART_InitCallbacksToDefault+0x74>)
 800ccc0:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 800ccc4:	687b      	ldr	r3, [r7, #4]
 800ccc6:	4a19      	ldr	r2, [pc, #100]	@ (800cd2c <UART_InitCallbacksToDefault+0x78>)
 800ccc8:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 800cccc:	687b      	ldr	r3, [r7, #4]
 800ccce:	4a18      	ldr	r2, [pc, #96]	@ (800cd30 <UART_InitCallbacksToDefault+0x7c>)
 800ccd0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 800ccd4:	687b      	ldr	r3, [r7, #4]
 800ccd6:	4a17      	ldr	r2, [pc, #92]	@ (800cd34 <UART_InitCallbacksToDefault+0x80>)
 800ccd8:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 800ccdc:	687b      	ldr	r3, [r7, #4]
 800ccde:	4a16      	ldr	r2, [pc, #88]	@ (800cd38 <UART_InitCallbacksToDefault+0x84>)
 800cce0:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 800cce4:	687b      	ldr	r3, [r7, #4]
 800cce6:	4a15      	ldr	r2, [pc, #84]	@ (800cd3c <UART_InitCallbacksToDefault+0x88>)
 800cce8:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 800ccec:	687b      	ldr	r3, [r7, #4]
 800ccee:	4a14      	ldr	r2, [pc, #80]	@ (800cd40 <UART_InitCallbacksToDefault+0x8c>)
 800ccf0:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 800ccf4:	687b      	ldr	r3, [r7, #4]
 800ccf6:	4a13      	ldr	r2, [pc, #76]	@ (800cd44 <UART_InitCallbacksToDefault+0x90>)
 800ccf8:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  huart->WakeupCallback            = HAL_UARTEx_WakeupCallback;          /* Legacy weak WakeupCallback            */
 800ccfc:	687b      	ldr	r3, [r7, #4]
 800ccfe:	4a12      	ldr	r2, [pc, #72]	@ (800cd48 <UART_InitCallbacksToDefault+0x94>)
 800cd00:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
  huart->RxFifoFullCallback        = HAL_UARTEx_RxFifoFullCallback;      /* Legacy weak RxFifoFullCallback        */
 800cd04:	687b      	ldr	r3, [r7, #4]
 800cd06:	4a11      	ldr	r2, [pc, #68]	@ (800cd4c <UART_InitCallbacksToDefault+0x98>)
 800cd08:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
  huart->TxFifoEmptyCallback       = HAL_UARTEx_TxFifoEmptyCallback;     /* Legacy weak TxFifoEmptyCallback       */
 800cd0c:	687b      	ldr	r3, [r7, #4]
 800cd0e:	4a10      	ldr	r2, [pc, #64]	@ (800cd50 <UART_InitCallbacksToDefault+0x9c>)
 800cd10:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 800cd14:	687b      	ldr	r3, [r7, #4]
 800cd16:	4a0f      	ldr	r2, [pc, #60]	@ (800cd54 <UART_InitCallbacksToDefault+0xa0>)
 800cd18:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

}
 800cd1c:	bf00      	nop
 800cd1e:	370c      	adds	r7, #12
 800cd20:	46bd      	mov	sp, r7
 800cd22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd26:	4770      	bx	lr
 800cd28:	0800cc11 	.word	0x0800cc11
 800cd2c:	0800cbfd 	.word	0x0800cbfd
 800cd30:	0800cc39 	.word	0x0800cc39
 800cd34:	0800cc25 	.word	0x0800cc25
 800cd38:	0800cc4d 	.word	0x0800cc4d
 800cd3c:	0800cc61 	.word	0x0800cc61
 800cd40:	0800cc75 	.word	0x0800cc75
 800cd44:	0800cc89 	.word	0x0800cc89
 800cd48:	0800e685 	.word	0x0800e685
 800cd4c:	0800e699 	.word	0x0800e699
 800cd50:	0800e6ad 	.word	0x0800e6ad
 800cd54:	0800cc9d 	.word	0x0800cc9d

0800cd58 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800cd58:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800cd5c:	b08c      	sub	sp, #48	@ 0x30
 800cd5e:	af00      	add	r7, sp, #0
 800cd60:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800cd62:	2300      	movs	r3, #0
 800cd64:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800cd68:	697b      	ldr	r3, [r7, #20]
 800cd6a:	689a      	ldr	r2, [r3, #8]
 800cd6c:	697b      	ldr	r3, [r7, #20]
 800cd6e:	691b      	ldr	r3, [r3, #16]
 800cd70:	431a      	orrs	r2, r3
 800cd72:	697b      	ldr	r3, [r7, #20]
 800cd74:	695b      	ldr	r3, [r3, #20]
 800cd76:	431a      	orrs	r2, r3
 800cd78:	697b      	ldr	r3, [r7, #20]
 800cd7a:	69db      	ldr	r3, [r3, #28]
 800cd7c:	4313      	orrs	r3, r2
 800cd7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800cd80:	697b      	ldr	r3, [r7, #20]
 800cd82:	681b      	ldr	r3, [r3, #0]
 800cd84:	681a      	ldr	r2, [r3, #0]
 800cd86:	4baa      	ldr	r3, [pc, #680]	@ (800d030 <UART_SetConfig+0x2d8>)
 800cd88:	4013      	ands	r3, r2
 800cd8a:	697a      	ldr	r2, [r7, #20]
 800cd8c:	6812      	ldr	r2, [r2, #0]
 800cd8e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800cd90:	430b      	orrs	r3, r1
 800cd92:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800cd94:	697b      	ldr	r3, [r7, #20]
 800cd96:	681b      	ldr	r3, [r3, #0]
 800cd98:	685b      	ldr	r3, [r3, #4]
 800cd9a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800cd9e:	697b      	ldr	r3, [r7, #20]
 800cda0:	68da      	ldr	r2, [r3, #12]
 800cda2:	697b      	ldr	r3, [r7, #20]
 800cda4:	681b      	ldr	r3, [r3, #0]
 800cda6:	430a      	orrs	r2, r1
 800cda8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800cdaa:	697b      	ldr	r3, [r7, #20]
 800cdac:	699b      	ldr	r3, [r3, #24]
 800cdae:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800cdb0:	697b      	ldr	r3, [r7, #20]
 800cdb2:	681b      	ldr	r3, [r3, #0]
 800cdb4:	4a9f      	ldr	r2, [pc, #636]	@ (800d034 <UART_SetConfig+0x2dc>)
 800cdb6:	4293      	cmp	r3, r2
 800cdb8:	d004      	beq.n	800cdc4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800cdba:	697b      	ldr	r3, [r7, #20]
 800cdbc:	6a1b      	ldr	r3, [r3, #32]
 800cdbe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800cdc0:	4313      	orrs	r3, r2
 800cdc2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800cdc4:	697b      	ldr	r3, [r7, #20]
 800cdc6:	681b      	ldr	r3, [r3, #0]
 800cdc8:	689b      	ldr	r3, [r3, #8]
 800cdca:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800cdce:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800cdd2:	697a      	ldr	r2, [r7, #20]
 800cdd4:	6812      	ldr	r2, [r2, #0]
 800cdd6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800cdd8:	430b      	orrs	r3, r1
 800cdda:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800cddc:	697b      	ldr	r3, [r7, #20]
 800cdde:	681b      	ldr	r3, [r3, #0]
 800cde0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cde2:	f023 010f 	bic.w	r1, r3, #15
 800cde6:	697b      	ldr	r3, [r7, #20]
 800cde8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800cdea:	697b      	ldr	r3, [r7, #20]
 800cdec:	681b      	ldr	r3, [r3, #0]
 800cdee:	430a      	orrs	r2, r1
 800cdf0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800cdf2:	697b      	ldr	r3, [r7, #20]
 800cdf4:	681b      	ldr	r3, [r3, #0]
 800cdf6:	4a90      	ldr	r2, [pc, #576]	@ (800d038 <UART_SetConfig+0x2e0>)
 800cdf8:	4293      	cmp	r3, r2
 800cdfa:	d125      	bne.n	800ce48 <UART_SetConfig+0xf0>
 800cdfc:	4b8f      	ldr	r3, [pc, #572]	@ (800d03c <UART_SetConfig+0x2e4>)
 800cdfe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ce02:	f003 0303 	and.w	r3, r3, #3
 800ce06:	2b03      	cmp	r3, #3
 800ce08:	d81a      	bhi.n	800ce40 <UART_SetConfig+0xe8>
 800ce0a:	a201      	add	r2, pc, #4	@ (adr r2, 800ce10 <UART_SetConfig+0xb8>)
 800ce0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ce10:	0800ce21 	.word	0x0800ce21
 800ce14:	0800ce31 	.word	0x0800ce31
 800ce18:	0800ce29 	.word	0x0800ce29
 800ce1c:	0800ce39 	.word	0x0800ce39
 800ce20:	2301      	movs	r3, #1
 800ce22:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ce26:	e116      	b.n	800d056 <UART_SetConfig+0x2fe>
 800ce28:	2302      	movs	r3, #2
 800ce2a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ce2e:	e112      	b.n	800d056 <UART_SetConfig+0x2fe>
 800ce30:	2304      	movs	r3, #4
 800ce32:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ce36:	e10e      	b.n	800d056 <UART_SetConfig+0x2fe>
 800ce38:	2308      	movs	r3, #8
 800ce3a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ce3e:	e10a      	b.n	800d056 <UART_SetConfig+0x2fe>
 800ce40:	2310      	movs	r3, #16
 800ce42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ce46:	e106      	b.n	800d056 <UART_SetConfig+0x2fe>
 800ce48:	697b      	ldr	r3, [r7, #20]
 800ce4a:	681b      	ldr	r3, [r3, #0]
 800ce4c:	4a7c      	ldr	r2, [pc, #496]	@ (800d040 <UART_SetConfig+0x2e8>)
 800ce4e:	4293      	cmp	r3, r2
 800ce50:	d138      	bne.n	800cec4 <UART_SetConfig+0x16c>
 800ce52:	4b7a      	ldr	r3, [pc, #488]	@ (800d03c <UART_SetConfig+0x2e4>)
 800ce54:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ce58:	f003 030c 	and.w	r3, r3, #12
 800ce5c:	2b0c      	cmp	r3, #12
 800ce5e:	d82d      	bhi.n	800cebc <UART_SetConfig+0x164>
 800ce60:	a201      	add	r2, pc, #4	@ (adr r2, 800ce68 <UART_SetConfig+0x110>)
 800ce62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ce66:	bf00      	nop
 800ce68:	0800ce9d 	.word	0x0800ce9d
 800ce6c:	0800cebd 	.word	0x0800cebd
 800ce70:	0800cebd 	.word	0x0800cebd
 800ce74:	0800cebd 	.word	0x0800cebd
 800ce78:	0800cead 	.word	0x0800cead
 800ce7c:	0800cebd 	.word	0x0800cebd
 800ce80:	0800cebd 	.word	0x0800cebd
 800ce84:	0800cebd 	.word	0x0800cebd
 800ce88:	0800cea5 	.word	0x0800cea5
 800ce8c:	0800cebd 	.word	0x0800cebd
 800ce90:	0800cebd 	.word	0x0800cebd
 800ce94:	0800cebd 	.word	0x0800cebd
 800ce98:	0800ceb5 	.word	0x0800ceb5
 800ce9c:	2300      	movs	r3, #0
 800ce9e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cea2:	e0d8      	b.n	800d056 <UART_SetConfig+0x2fe>
 800cea4:	2302      	movs	r3, #2
 800cea6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ceaa:	e0d4      	b.n	800d056 <UART_SetConfig+0x2fe>
 800ceac:	2304      	movs	r3, #4
 800ceae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ceb2:	e0d0      	b.n	800d056 <UART_SetConfig+0x2fe>
 800ceb4:	2308      	movs	r3, #8
 800ceb6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ceba:	e0cc      	b.n	800d056 <UART_SetConfig+0x2fe>
 800cebc:	2310      	movs	r3, #16
 800cebe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cec2:	e0c8      	b.n	800d056 <UART_SetConfig+0x2fe>
 800cec4:	697b      	ldr	r3, [r7, #20]
 800cec6:	681b      	ldr	r3, [r3, #0]
 800cec8:	4a5e      	ldr	r2, [pc, #376]	@ (800d044 <UART_SetConfig+0x2ec>)
 800ceca:	4293      	cmp	r3, r2
 800cecc:	d125      	bne.n	800cf1a <UART_SetConfig+0x1c2>
 800cece:	4b5b      	ldr	r3, [pc, #364]	@ (800d03c <UART_SetConfig+0x2e4>)
 800ced0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ced4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800ced8:	2b30      	cmp	r3, #48	@ 0x30
 800ceda:	d016      	beq.n	800cf0a <UART_SetConfig+0x1b2>
 800cedc:	2b30      	cmp	r3, #48	@ 0x30
 800cede:	d818      	bhi.n	800cf12 <UART_SetConfig+0x1ba>
 800cee0:	2b20      	cmp	r3, #32
 800cee2:	d00a      	beq.n	800cefa <UART_SetConfig+0x1a2>
 800cee4:	2b20      	cmp	r3, #32
 800cee6:	d814      	bhi.n	800cf12 <UART_SetConfig+0x1ba>
 800cee8:	2b00      	cmp	r3, #0
 800ceea:	d002      	beq.n	800cef2 <UART_SetConfig+0x19a>
 800ceec:	2b10      	cmp	r3, #16
 800ceee:	d008      	beq.n	800cf02 <UART_SetConfig+0x1aa>
 800cef0:	e00f      	b.n	800cf12 <UART_SetConfig+0x1ba>
 800cef2:	2300      	movs	r3, #0
 800cef4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cef8:	e0ad      	b.n	800d056 <UART_SetConfig+0x2fe>
 800cefa:	2302      	movs	r3, #2
 800cefc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cf00:	e0a9      	b.n	800d056 <UART_SetConfig+0x2fe>
 800cf02:	2304      	movs	r3, #4
 800cf04:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cf08:	e0a5      	b.n	800d056 <UART_SetConfig+0x2fe>
 800cf0a:	2308      	movs	r3, #8
 800cf0c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cf10:	e0a1      	b.n	800d056 <UART_SetConfig+0x2fe>
 800cf12:	2310      	movs	r3, #16
 800cf14:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cf18:	e09d      	b.n	800d056 <UART_SetConfig+0x2fe>
 800cf1a:	697b      	ldr	r3, [r7, #20]
 800cf1c:	681b      	ldr	r3, [r3, #0]
 800cf1e:	4a4a      	ldr	r2, [pc, #296]	@ (800d048 <UART_SetConfig+0x2f0>)
 800cf20:	4293      	cmp	r3, r2
 800cf22:	d125      	bne.n	800cf70 <UART_SetConfig+0x218>
 800cf24:	4b45      	ldr	r3, [pc, #276]	@ (800d03c <UART_SetConfig+0x2e4>)
 800cf26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cf2a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800cf2e:	2bc0      	cmp	r3, #192	@ 0xc0
 800cf30:	d016      	beq.n	800cf60 <UART_SetConfig+0x208>
 800cf32:	2bc0      	cmp	r3, #192	@ 0xc0
 800cf34:	d818      	bhi.n	800cf68 <UART_SetConfig+0x210>
 800cf36:	2b80      	cmp	r3, #128	@ 0x80
 800cf38:	d00a      	beq.n	800cf50 <UART_SetConfig+0x1f8>
 800cf3a:	2b80      	cmp	r3, #128	@ 0x80
 800cf3c:	d814      	bhi.n	800cf68 <UART_SetConfig+0x210>
 800cf3e:	2b00      	cmp	r3, #0
 800cf40:	d002      	beq.n	800cf48 <UART_SetConfig+0x1f0>
 800cf42:	2b40      	cmp	r3, #64	@ 0x40
 800cf44:	d008      	beq.n	800cf58 <UART_SetConfig+0x200>
 800cf46:	e00f      	b.n	800cf68 <UART_SetConfig+0x210>
 800cf48:	2300      	movs	r3, #0
 800cf4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cf4e:	e082      	b.n	800d056 <UART_SetConfig+0x2fe>
 800cf50:	2302      	movs	r3, #2
 800cf52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cf56:	e07e      	b.n	800d056 <UART_SetConfig+0x2fe>
 800cf58:	2304      	movs	r3, #4
 800cf5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cf5e:	e07a      	b.n	800d056 <UART_SetConfig+0x2fe>
 800cf60:	2308      	movs	r3, #8
 800cf62:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cf66:	e076      	b.n	800d056 <UART_SetConfig+0x2fe>
 800cf68:	2310      	movs	r3, #16
 800cf6a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cf6e:	e072      	b.n	800d056 <UART_SetConfig+0x2fe>
 800cf70:	697b      	ldr	r3, [r7, #20]
 800cf72:	681b      	ldr	r3, [r3, #0]
 800cf74:	4a35      	ldr	r2, [pc, #212]	@ (800d04c <UART_SetConfig+0x2f4>)
 800cf76:	4293      	cmp	r3, r2
 800cf78:	d12a      	bne.n	800cfd0 <UART_SetConfig+0x278>
 800cf7a:	4b30      	ldr	r3, [pc, #192]	@ (800d03c <UART_SetConfig+0x2e4>)
 800cf7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cf80:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800cf84:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800cf88:	d01a      	beq.n	800cfc0 <UART_SetConfig+0x268>
 800cf8a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800cf8e:	d81b      	bhi.n	800cfc8 <UART_SetConfig+0x270>
 800cf90:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800cf94:	d00c      	beq.n	800cfb0 <UART_SetConfig+0x258>
 800cf96:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800cf9a:	d815      	bhi.n	800cfc8 <UART_SetConfig+0x270>
 800cf9c:	2b00      	cmp	r3, #0
 800cf9e:	d003      	beq.n	800cfa8 <UART_SetConfig+0x250>
 800cfa0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800cfa4:	d008      	beq.n	800cfb8 <UART_SetConfig+0x260>
 800cfa6:	e00f      	b.n	800cfc8 <UART_SetConfig+0x270>
 800cfa8:	2300      	movs	r3, #0
 800cfaa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cfae:	e052      	b.n	800d056 <UART_SetConfig+0x2fe>
 800cfb0:	2302      	movs	r3, #2
 800cfb2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cfb6:	e04e      	b.n	800d056 <UART_SetConfig+0x2fe>
 800cfb8:	2304      	movs	r3, #4
 800cfba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cfbe:	e04a      	b.n	800d056 <UART_SetConfig+0x2fe>
 800cfc0:	2308      	movs	r3, #8
 800cfc2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cfc6:	e046      	b.n	800d056 <UART_SetConfig+0x2fe>
 800cfc8:	2310      	movs	r3, #16
 800cfca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cfce:	e042      	b.n	800d056 <UART_SetConfig+0x2fe>
 800cfd0:	697b      	ldr	r3, [r7, #20]
 800cfd2:	681b      	ldr	r3, [r3, #0]
 800cfd4:	4a17      	ldr	r2, [pc, #92]	@ (800d034 <UART_SetConfig+0x2dc>)
 800cfd6:	4293      	cmp	r3, r2
 800cfd8:	d13a      	bne.n	800d050 <UART_SetConfig+0x2f8>
 800cfda:	4b18      	ldr	r3, [pc, #96]	@ (800d03c <UART_SetConfig+0x2e4>)
 800cfdc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cfe0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800cfe4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800cfe8:	d01a      	beq.n	800d020 <UART_SetConfig+0x2c8>
 800cfea:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800cfee:	d81b      	bhi.n	800d028 <UART_SetConfig+0x2d0>
 800cff0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800cff4:	d00c      	beq.n	800d010 <UART_SetConfig+0x2b8>
 800cff6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800cffa:	d815      	bhi.n	800d028 <UART_SetConfig+0x2d0>
 800cffc:	2b00      	cmp	r3, #0
 800cffe:	d003      	beq.n	800d008 <UART_SetConfig+0x2b0>
 800d000:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d004:	d008      	beq.n	800d018 <UART_SetConfig+0x2c0>
 800d006:	e00f      	b.n	800d028 <UART_SetConfig+0x2d0>
 800d008:	2300      	movs	r3, #0
 800d00a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d00e:	e022      	b.n	800d056 <UART_SetConfig+0x2fe>
 800d010:	2302      	movs	r3, #2
 800d012:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d016:	e01e      	b.n	800d056 <UART_SetConfig+0x2fe>
 800d018:	2304      	movs	r3, #4
 800d01a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d01e:	e01a      	b.n	800d056 <UART_SetConfig+0x2fe>
 800d020:	2308      	movs	r3, #8
 800d022:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d026:	e016      	b.n	800d056 <UART_SetConfig+0x2fe>
 800d028:	2310      	movs	r3, #16
 800d02a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d02e:	e012      	b.n	800d056 <UART_SetConfig+0x2fe>
 800d030:	cfff69f3 	.word	0xcfff69f3
 800d034:	40008000 	.word	0x40008000
 800d038:	40013800 	.word	0x40013800
 800d03c:	40021000 	.word	0x40021000
 800d040:	40004400 	.word	0x40004400
 800d044:	40004800 	.word	0x40004800
 800d048:	40004c00 	.word	0x40004c00
 800d04c:	40005000 	.word	0x40005000
 800d050:	2310      	movs	r3, #16
 800d052:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800d056:	697b      	ldr	r3, [r7, #20]
 800d058:	681b      	ldr	r3, [r3, #0]
 800d05a:	4aae      	ldr	r2, [pc, #696]	@ (800d314 <UART_SetConfig+0x5bc>)
 800d05c:	4293      	cmp	r3, r2
 800d05e:	f040 8097 	bne.w	800d190 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800d062:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800d066:	2b08      	cmp	r3, #8
 800d068:	d823      	bhi.n	800d0b2 <UART_SetConfig+0x35a>
 800d06a:	a201      	add	r2, pc, #4	@ (adr r2, 800d070 <UART_SetConfig+0x318>)
 800d06c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d070:	0800d095 	.word	0x0800d095
 800d074:	0800d0b3 	.word	0x0800d0b3
 800d078:	0800d09d 	.word	0x0800d09d
 800d07c:	0800d0b3 	.word	0x0800d0b3
 800d080:	0800d0a3 	.word	0x0800d0a3
 800d084:	0800d0b3 	.word	0x0800d0b3
 800d088:	0800d0b3 	.word	0x0800d0b3
 800d08c:	0800d0b3 	.word	0x0800d0b3
 800d090:	0800d0ab 	.word	0x0800d0ab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d094:	f7fb fefa 	bl	8008e8c <HAL_RCC_GetPCLK1Freq>
 800d098:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d09a:	e010      	b.n	800d0be <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800d09c:	4b9e      	ldr	r3, [pc, #632]	@ (800d318 <UART_SetConfig+0x5c0>)
 800d09e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800d0a0:	e00d      	b.n	800d0be <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d0a2:	f7fb fe85 	bl	8008db0 <HAL_RCC_GetSysClockFreq>
 800d0a6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d0a8:	e009      	b.n	800d0be <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d0aa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d0ae:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800d0b0:	e005      	b.n	800d0be <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800d0b2:	2300      	movs	r3, #0
 800d0b4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800d0b6:	2301      	movs	r3, #1
 800d0b8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800d0bc:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800d0be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d0c0:	2b00      	cmp	r3, #0
 800d0c2:	f000 8130 	beq.w	800d326 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800d0c6:	697b      	ldr	r3, [r7, #20]
 800d0c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d0ca:	4a94      	ldr	r2, [pc, #592]	@ (800d31c <UART_SetConfig+0x5c4>)
 800d0cc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d0d0:	461a      	mov	r2, r3
 800d0d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d0d4:	fbb3 f3f2 	udiv	r3, r3, r2
 800d0d8:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800d0da:	697b      	ldr	r3, [r7, #20]
 800d0dc:	685a      	ldr	r2, [r3, #4]
 800d0de:	4613      	mov	r3, r2
 800d0e0:	005b      	lsls	r3, r3, #1
 800d0e2:	4413      	add	r3, r2
 800d0e4:	69ba      	ldr	r2, [r7, #24]
 800d0e6:	429a      	cmp	r2, r3
 800d0e8:	d305      	bcc.n	800d0f6 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800d0ea:	697b      	ldr	r3, [r7, #20]
 800d0ec:	685b      	ldr	r3, [r3, #4]
 800d0ee:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800d0f0:	69ba      	ldr	r2, [r7, #24]
 800d0f2:	429a      	cmp	r2, r3
 800d0f4:	d903      	bls.n	800d0fe <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800d0f6:	2301      	movs	r3, #1
 800d0f8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800d0fc:	e113      	b.n	800d326 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d0fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d100:	2200      	movs	r2, #0
 800d102:	60bb      	str	r3, [r7, #8]
 800d104:	60fa      	str	r2, [r7, #12]
 800d106:	697b      	ldr	r3, [r7, #20]
 800d108:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d10a:	4a84      	ldr	r2, [pc, #528]	@ (800d31c <UART_SetConfig+0x5c4>)
 800d10c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d110:	b29b      	uxth	r3, r3
 800d112:	2200      	movs	r2, #0
 800d114:	603b      	str	r3, [r7, #0]
 800d116:	607a      	str	r2, [r7, #4]
 800d118:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d11c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800d120:	f7f3 fe64 	bl	8000dec <__aeabi_uldivmod>
 800d124:	4602      	mov	r2, r0
 800d126:	460b      	mov	r3, r1
 800d128:	4610      	mov	r0, r2
 800d12a:	4619      	mov	r1, r3
 800d12c:	f04f 0200 	mov.w	r2, #0
 800d130:	f04f 0300 	mov.w	r3, #0
 800d134:	020b      	lsls	r3, r1, #8
 800d136:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800d13a:	0202      	lsls	r2, r0, #8
 800d13c:	6979      	ldr	r1, [r7, #20]
 800d13e:	6849      	ldr	r1, [r1, #4]
 800d140:	0849      	lsrs	r1, r1, #1
 800d142:	2000      	movs	r0, #0
 800d144:	460c      	mov	r4, r1
 800d146:	4605      	mov	r5, r0
 800d148:	eb12 0804 	adds.w	r8, r2, r4
 800d14c:	eb43 0905 	adc.w	r9, r3, r5
 800d150:	697b      	ldr	r3, [r7, #20]
 800d152:	685b      	ldr	r3, [r3, #4]
 800d154:	2200      	movs	r2, #0
 800d156:	469a      	mov	sl, r3
 800d158:	4693      	mov	fp, r2
 800d15a:	4652      	mov	r2, sl
 800d15c:	465b      	mov	r3, fp
 800d15e:	4640      	mov	r0, r8
 800d160:	4649      	mov	r1, r9
 800d162:	f7f3 fe43 	bl	8000dec <__aeabi_uldivmod>
 800d166:	4602      	mov	r2, r0
 800d168:	460b      	mov	r3, r1
 800d16a:	4613      	mov	r3, r2
 800d16c:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800d16e:	6a3b      	ldr	r3, [r7, #32]
 800d170:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800d174:	d308      	bcc.n	800d188 <UART_SetConfig+0x430>
 800d176:	6a3b      	ldr	r3, [r7, #32]
 800d178:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d17c:	d204      	bcs.n	800d188 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800d17e:	697b      	ldr	r3, [r7, #20]
 800d180:	681b      	ldr	r3, [r3, #0]
 800d182:	6a3a      	ldr	r2, [r7, #32]
 800d184:	60da      	str	r2, [r3, #12]
 800d186:	e0ce      	b.n	800d326 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800d188:	2301      	movs	r3, #1
 800d18a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800d18e:	e0ca      	b.n	800d326 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800d190:	697b      	ldr	r3, [r7, #20]
 800d192:	69db      	ldr	r3, [r3, #28]
 800d194:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d198:	d166      	bne.n	800d268 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800d19a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800d19e:	2b08      	cmp	r3, #8
 800d1a0:	d827      	bhi.n	800d1f2 <UART_SetConfig+0x49a>
 800d1a2:	a201      	add	r2, pc, #4	@ (adr r2, 800d1a8 <UART_SetConfig+0x450>)
 800d1a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d1a8:	0800d1cd 	.word	0x0800d1cd
 800d1ac:	0800d1d5 	.word	0x0800d1d5
 800d1b0:	0800d1dd 	.word	0x0800d1dd
 800d1b4:	0800d1f3 	.word	0x0800d1f3
 800d1b8:	0800d1e3 	.word	0x0800d1e3
 800d1bc:	0800d1f3 	.word	0x0800d1f3
 800d1c0:	0800d1f3 	.word	0x0800d1f3
 800d1c4:	0800d1f3 	.word	0x0800d1f3
 800d1c8:	0800d1eb 	.word	0x0800d1eb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d1cc:	f7fb fe5e 	bl	8008e8c <HAL_RCC_GetPCLK1Freq>
 800d1d0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d1d2:	e014      	b.n	800d1fe <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800d1d4:	f7fb fe70 	bl	8008eb8 <HAL_RCC_GetPCLK2Freq>
 800d1d8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d1da:	e010      	b.n	800d1fe <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800d1dc:	4b4e      	ldr	r3, [pc, #312]	@ (800d318 <UART_SetConfig+0x5c0>)
 800d1de:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800d1e0:	e00d      	b.n	800d1fe <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d1e2:	f7fb fde5 	bl	8008db0 <HAL_RCC_GetSysClockFreq>
 800d1e6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d1e8:	e009      	b.n	800d1fe <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d1ea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d1ee:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800d1f0:	e005      	b.n	800d1fe <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800d1f2:	2300      	movs	r3, #0
 800d1f4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800d1f6:	2301      	movs	r3, #1
 800d1f8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800d1fc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800d1fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d200:	2b00      	cmp	r3, #0
 800d202:	f000 8090 	beq.w	800d326 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d206:	697b      	ldr	r3, [r7, #20]
 800d208:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d20a:	4a44      	ldr	r2, [pc, #272]	@ (800d31c <UART_SetConfig+0x5c4>)
 800d20c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d210:	461a      	mov	r2, r3
 800d212:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d214:	fbb3 f3f2 	udiv	r3, r3, r2
 800d218:	005a      	lsls	r2, r3, #1
 800d21a:	697b      	ldr	r3, [r7, #20]
 800d21c:	685b      	ldr	r3, [r3, #4]
 800d21e:	085b      	lsrs	r3, r3, #1
 800d220:	441a      	add	r2, r3
 800d222:	697b      	ldr	r3, [r7, #20]
 800d224:	685b      	ldr	r3, [r3, #4]
 800d226:	fbb2 f3f3 	udiv	r3, r2, r3
 800d22a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d22c:	6a3b      	ldr	r3, [r7, #32]
 800d22e:	2b0f      	cmp	r3, #15
 800d230:	d916      	bls.n	800d260 <UART_SetConfig+0x508>
 800d232:	6a3b      	ldr	r3, [r7, #32]
 800d234:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d238:	d212      	bcs.n	800d260 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800d23a:	6a3b      	ldr	r3, [r7, #32]
 800d23c:	b29b      	uxth	r3, r3
 800d23e:	f023 030f 	bic.w	r3, r3, #15
 800d242:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800d244:	6a3b      	ldr	r3, [r7, #32]
 800d246:	085b      	lsrs	r3, r3, #1
 800d248:	b29b      	uxth	r3, r3
 800d24a:	f003 0307 	and.w	r3, r3, #7
 800d24e:	b29a      	uxth	r2, r3
 800d250:	8bfb      	ldrh	r3, [r7, #30]
 800d252:	4313      	orrs	r3, r2
 800d254:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800d256:	697b      	ldr	r3, [r7, #20]
 800d258:	681b      	ldr	r3, [r3, #0]
 800d25a:	8bfa      	ldrh	r2, [r7, #30]
 800d25c:	60da      	str	r2, [r3, #12]
 800d25e:	e062      	b.n	800d326 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800d260:	2301      	movs	r3, #1
 800d262:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800d266:	e05e      	b.n	800d326 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800d268:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800d26c:	2b08      	cmp	r3, #8
 800d26e:	d828      	bhi.n	800d2c2 <UART_SetConfig+0x56a>
 800d270:	a201      	add	r2, pc, #4	@ (adr r2, 800d278 <UART_SetConfig+0x520>)
 800d272:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d276:	bf00      	nop
 800d278:	0800d29d 	.word	0x0800d29d
 800d27c:	0800d2a5 	.word	0x0800d2a5
 800d280:	0800d2ad 	.word	0x0800d2ad
 800d284:	0800d2c3 	.word	0x0800d2c3
 800d288:	0800d2b3 	.word	0x0800d2b3
 800d28c:	0800d2c3 	.word	0x0800d2c3
 800d290:	0800d2c3 	.word	0x0800d2c3
 800d294:	0800d2c3 	.word	0x0800d2c3
 800d298:	0800d2bb 	.word	0x0800d2bb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d29c:	f7fb fdf6 	bl	8008e8c <HAL_RCC_GetPCLK1Freq>
 800d2a0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d2a2:	e014      	b.n	800d2ce <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800d2a4:	f7fb fe08 	bl	8008eb8 <HAL_RCC_GetPCLK2Freq>
 800d2a8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d2aa:	e010      	b.n	800d2ce <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800d2ac:	4b1a      	ldr	r3, [pc, #104]	@ (800d318 <UART_SetConfig+0x5c0>)
 800d2ae:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800d2b0:	e00d      	b.n	800d2ce <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d2b2:	f7fb fd7d 	bl	8008db0 <HAL_RCC_GetSysClockFreq>
 800d2b6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d2b8:	e009      	b.n	800d2ce <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d2ba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d2be:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800d2c0:	e005      	b.n	800d2ce <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800d2c2:	2300      	movs	r3, #0
 800d2c4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800d2c6:	2301      	movs	r3, #1
 800d2c8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800d2cc:	bf00      	nop
    }

    if (pclk != 0U)
 800d2ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d2d0:	2b00      	cmp	r3, #0
 800d2d2:	d028      	beq.n	800d326 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d2d4:	697b      	ldr	r3, [r7, #20]
 800d2d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d2d8:	4a10      	ldr	r2, [pc, #64]	@ (800d31c <UART_SetConfig+0x5c4>)
 800d2da:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d2de:	461a      	mov	r2, r3
 800d2e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d2e2:	fbb3 f2f2 	udiv	r2, r3, r2
 800d2e6:	697b      	ldr	r3, [r7, #20]
 800d2e8:	685b      	ldr	r3, [r3, #4]
 800d2ea:	085b      	lsrs	r3, r3, #1
 800d2ec:	441a      	add	r2, r3
 800d2ee:	697b      	ldr	r3, [r7, #20]
 800d2f0:	685b      	ldr	r3, [r3, #4]
 800d2f2:	fbb2 f3f3 	udiv	r3, r2, r3
 800d2f6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d2f8:	6a3b      	ldr	r3, [r7, #32]
 800d2fa:	2b0f      	cmp	r3, #15
 800d2fc:	d910      	bls.n	800d320 <UART_SetConfig+0x5c8>
 800d2fe:	6a3b      	ldr	r3, [r7, #32]
 800d300:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d304:	d20c      	bcs.n	800d320 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800d306:	6a3b      	ldr	r3, [r7, #32]
 800d308:	b29a      	uxth	r2, r3
 800d30a:	697b      	ldr	r3, [r7, #20]
 800d30c:	681b      	ldr	r3, [r3, #0]
 800d30e:	60da      	str	r2, [r3, #12]
 800d310:	e009      	b.n	800d326 <UART_SetConfig+0x5ce>
 800d312:	bf00      	nop
 800d314:	40008000 	.word	0x40008000
 800d318:	00f42400 	.word	0x00f42400
 800d31c:	080112e0 	.word	0x080112e0
      }
      else
      {
        ret = HAL_ERROR;
 800d320:	2301      	movs	r3, #1
 800d322:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800d326:	697b      	ldr	r3, [r7, #20]
 800d328:	2201      	movs	r2, #1
 800d32a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800d32e:	697b      	ldr	r3, [r7, #20]
 800d330:	2201      	movs	r2, #1
 800d332:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800d336:	697b      	ldr	r3, [r7, #20]
 800d338:	2200      	movs	r2, #0
 800d33a:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800d33c:	697b      	ldr	r3, [r7, #20]
 800d33e:	2200      	movs	r2, #0
 800d340:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800d342:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800d346:	4618      	mov	r0, r3
 800d348:	3730      	adds	r7, #48	@ 0x30
 800d34a:	46bd      	mov	sp, r7
 800d34c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800d350 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800d350:	b480      	push	{r7}
 800d352:	b083      	sub	sp, #12
 800d354:	af00      	add	r7, sp, #0
 800d356:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800d358:	687b      	ldr	r3, [r7, #4]
 800d35a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d35c:	f003 0308 	and.w	r3, r3, #8
 800d360:	2b00      	cmp	r3, #0
 800d362:	d00a      	beq.n	800d37a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800d364:	687b      	ldr	r3, [r7, #4]
 800d366:	681b      	ldr	r3, [r3, #0]
 800d368:	685b      	ldr	r3, [r3, #4]
 800d36a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800d36e:	687b      	ldr	r3, [r7, #4]
 800d370:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d372:	687b      	ldr	r3, [r7, #4]
 800d374:	681b      	ldr	r3, [r3, #0]
 800d376:	430a      	orrs	r2, r1
 800d378:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800d37a:	687b      	ldr	r3, [r7, #4]
 800d37c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d37e:	f003 0301 	and.w	r3, r3, #1
 800d382:	2b00      	cmp	r3, #0
 800d384:	d00a      	beq.n	800d39c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800d386:	687b      	ldr	r3, [r7, #4]
 800d388:	681b      	ldr	r3, [r3, #0]
 800d38a:	685b      	ldr	r3, [r3, #4]
 800d38c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800d390:	687b      	ldr	r3, [r7, #4]
 800d392:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d394:	687b      	ldr	r3, [r7, #4]
 800d396:	681b      	ldr	r3, [r3, #0]
 800d398:	430a      	orrs	r2, r1
 800d39a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800d39c:	687b      	ldr	r3, [r7, #4]
 800d39e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d3a0:	f003 0302 	and.w	r3, r3, #2
 800d3a4:	2b00      	cmp	r3, #0
 800d3a6:	d00a      	beq.n	800d3be <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800d3a8:	687b      	ldr	r3, [r7, #4]
 800d3aa:	681b      	ldr	r3, [r3, #0]
 800d3ac:	685b      	ldr	r3, [r3, #4]
 800d3ae:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800d3b2:	687b      	ldr	r3, [r7, #4]
 800d3b4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800d3b6:	687b      	ldr	r3, [r7, #4]
 800d3b8:	681b      	ldr	r3, [r3, #0]
 800d3ba:	430a      	orrs	r2, r1
 800d3bc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800d3be:	687b      	ldr	r3, [r7, #4]
 800d3c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d3c2:	f003 0304 	and.w	r3, r3, #4
 800d3c6:	2b00      	cmp	r3, #0
 800d3c8:	d00a      	beq.n	800d3e0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800d3ca:	687b      	ldr	r3, [r7, #4]
 800d3cc:	681b      	ldr	r3, [r3, #0]
 800d3ce:	685b      	ldr	r3, [r3, #4]
 800d3d0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800d3d4:	687b      	ldr	r3, [r7, #4]
 800d3d6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d3d8:	687b      	ldr	r3, [r7, #4]
 800d3da:	681b      	ldr	r3, [r3, #0]
 800d3dc:	430a      	orrs	r2, r1
 800d3de:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800d3e0:	687b      	ldr	r3, [r7, #4]
 800d3e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d3e4:	f003 0310 	and.w	r3, r3, #16
 800d3e8:	2b00      	cmp	r3, #0
 800d3ea:	d00a      	beq.n	800d402 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800d3ec:	687b      	ldr	r3, [r7, #4]
 800d3ee:	681b      	ldr	r3, [r3, #0]
 800d3f0:	689b      	ldr	r3, [r3, #8]
 800d3f2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800d3f6:	687b      	ldr	r3, [r7, #4]
 800d3f8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800d3fa:	687b      	ldr	r3, [r7, #4]
 800d3fc:	681b      	ldr	r3, [r3, #0]
 800d3fe:	430a      	orrs	r2, r1
 800d400:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800d402:	687b      	ldr	r3, [r7, #4]
 800d404:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d406:	f003 0320 	and.w	r3, r3, #32
 800d40a:	2b00      	cmp	r3, #0
 800d40c:	d00a      	beq.n	800d424 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800d40e:	687b      	ldr	r3, [r7, #4]
 800d410:	681b      	ldr	r3, [r3, #0]
 800d412:	689b      	ldr	r3, [r3, #8]
 800d414:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800d418:	687b      	ldr	r3, [r7, #4]
 800d41a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800d41c:	687b      	ldr	r3, [r7, #4]
 800d41e:	681b      	ldr	r3, [r3, #0]
 800d420:	430a      	orrs	r2, r1
 800d422:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800d424:	687b      	ldr	r3, [r7, #4]
 800d426:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d428:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d42c:	2b00      	cmp	r3, #0
 800d42e:	d01a      	beq.n	800d466 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800d430:	687b      	ldr	r3, [r7, #4]
 800d432:	681b      	ldr	r3, [r3, #0]
 800d434:	685b      	ldr	r3, [r3, #4]
 800d436:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800d43a:	687b      	ldr	r3, [r7, #4]
 800d43c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d43e:	687b      	ldr	r3, [r7, #4]
 800d440:	681b      	ldr	r3, [r3, #0]
 800d442:	430a      	orrs	r2, r1
 800d444:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800d446:	687b      	ldr	r3, [r7, #4]
 800d448:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d44a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d44e:	d10a      	bne.n	800d466 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800d450:	687b      	ldr	r3, [r7, #4]
 800d452:	681b      	ldr	r3, [r3, #0]
 800d454:	685b      	ldr	r3, [r3, #4]
 800d456:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800d45a:	687b      	ldr	r3, [r7, #4]
 800d45c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800d45e:	687b      	ldr	r3, [r7, #4]
 800d460:	681b      	ldr	r3, [r3, #0]
 800d462:	430a      	orrs	r2, r1
 800d464:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800d466:	687b      	ldr	r3, [r7, #4]
 800d468:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d46a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d46e:	2b00      	cmp	r3, #0
 800d470:	d00a      	beq.n	800d488 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800d472:	687b      	ldr	r3, [r7, #4]
 800d474:	681b      	ldr	r3, [r3, #0]
 800d476:	685b      	ldr	r3, [r3, #4]
 800d478:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800d47c:	687b      	ldr	r3, [r7, #4]
 800d47e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800d480:	687b      	ldr	r3, [r7, #4]
 800d482:	681b      	ldr	r3, [r3, #0]
 800d484:	430a      	orrs	r2, r1
 800d486:	605a      	str	r2, [r3, #4]
  }
}
 800d488:	bf00      	nop
 800d48a:	370c      	adds	r7, #12
 800d48c:	46bd      	mov	sp, r7
 800d48e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d492:	4770      	bx	lr

0800d494 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800d494:	b580      	push	{r7, lr}
 800d496:	b098      	sub	sp, #96	@ 0x60
 800d498:	af02      	add	r7, sp, #8
 800d49a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d49c:	687b      	ldr	r3, [r7, #4]
 800d49e:	2200      	movs	r2, #0
 800d4a0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800d4a4:	f7f8 feb8 	bl	8006218 <HAL_GetTick>
 800d4a8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800d4aa:	687b      	ldr	r3, [r7, #4]
 800d4ac:	681b      	ldr	r3, [r3, #0]
 800d4ae:	681b      	ldr	r3, [r3, #0]
 800d4b0:	f003 0308 	and.w	r3, r3, #8
 800d4b4:	2b08      	cmp	r3, #8
 800d4b6:	d12f      	bne.n	800d518 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d4b8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800d4bc:	9300      	str	r3, [sp, #0]
 800d4be:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d4c0:	2200      	movs	r2, #0
 800d4c2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800d4c6:	6878      	ldr	r0, [r7, #4]
 800d4c8:	f000 f88e 	bl	800d5e8 <UART_WaitOnFlagUntilTimeout>
 800d4cc:	4603      	mov	r3, r0
 800d4ce:	2b00      	cmp	r3, #0
 800d4d0:	d022      	beq.n	800d518 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800d4d2:	687b      	ldr	r3, [r7, #4]
 800d4d4:	681b      	ldr	r3, [r3, #0]
 800d4d6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d4d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d4da:	e853 3f00 	ldrex	r3, [r3]
 800d4de:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800d4e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d4e2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d4e6:	653b      	str	r3, [r7, #80]	@ 0x50
 800d4e8:	687b      	ldr	r3, [r7, #4]
 800d4ea:	681b      	ldr	r3, [r3, #0]
 800d4ec:	461a      	mov	r2, r3
 800d4ee:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d4f0:	647b      	str	r3, [r7, #68]	@ 0x44
 800d4f2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d4f4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d4f6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d4f8:	e841 2300 	strex	r3, r2, [r1]
 800d4fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800d4fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d500:	2b00      	cmp	r3, #0
 800d502:	d1e6      	bne.n	800d4d2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800d504:	687b      	ldr	r3, [r7, #4]
 800d506:	2220      	movs	r2, #32
 800d508:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800d50c:	687b      	ldr	r3, [r7, #4]
 800d50e:	2200      	movs	r2, #0
 800d510:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d514:	2303      	movs	r3, #3
 800d516:	e063      	b.n	800d5e0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800d518:	687b      	ldr	r3, [r7, #4]
 800d51a:	681b      	ldr	r3, [r3, #0]
 800d51c:	681b      	ldr	r3, [r3, #0]
 800d51e:	f003 0304 	and.w	r3, r3, #4
 800d522:	2b04      	cmp	r3, #4
 800d524:	d149      	bne.n	800d5ba <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d526:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800d52a:	9300      	str	r3, [sp, #0]
 800d52c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d52e:	2200      	movs	r2, #0
 800d530:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800d534:	6878      	ldr	r0, [r7, #4]
 800d536:	f000 f857 	bl	800d5e8 <UART_WaitOnFlagUntilTimeout>
 800d53a:	4603      	mov	r3, r0
 800d53c:	2b00      	cmp	r3, #0
 800d53e:	d03c      	beq.n	800d5ba <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d540:	687b      	ldr	r3, [r7, #4]
 800d542:	681b      	ldr	r3, [r3, #0]
 800d544:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d546:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d548:	e853 3f00 	ldrex	r3, [r3]
 800d54c:	623b      	str	r3, [r7, #32]
   return(result);
 800d54e:	6a3b      	ldr	r3, [r7, #32]
 800d550:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d554:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d556:	687b      	ldr	r3, [r7, #4]
 800d558:	681b      	ldr	r3, [r3, #0]
 800d55a:	461a      	mov	r2, r3
 800d55c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d55e:	633b      	str	r3, [r7, #48]	@ 0x30
 800d560:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d562:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d564:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d566:	e841 2300 	strex	r3, r2, [r1]
 800d56a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d56c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d56e:	2b00      	cmp	r3, #0
 800d570:	d1e6      	bne.n	800d540 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d572:	687b      	ldr	r3, [r7, #4]
 800d574:	681b      	ldr	r3, [r3, #0]
 800d576:	3308      	adds	r3, #8
 800d578:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d57a:	693b      	ldr	r3, [r7, #16]
 800d57c:	e853 3f00 	ldrex	r3, [r3]
 800d580:	60fb      	str	r3, [r7, #12]
   return(result);
 800d582:	68fb      	ldr	r3, [r7, #12]
 800d584:	f023 0301 	bic.w	r3, r3, #1
 800d588:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d58a:	687b      	ldr	r3, [r7, #4]
 800d58c:	681b      	ldr	r3, [r3, #0]
 800d58e:	3308      	adds	r3, #8
 800d590:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d592:	61fa      	str	r2, [r7, #28]
 800d594:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d596:	69b9      	ldr	r1, [r7, #24]
 800d598:	69fa      	ldr	r2, [r7, #28]
 800d59a:	e841 2300 	strex	r3, r2, [r1]
 800d59e:	617b      	str	r3, [r7, #20]
   return(result);
 800d5a0:	697b      	ldr	r3, [r7, #20]
 800d5a2:	2b00      	cmp	r3, #0
 800d5a4:	d1e5      	bne.n	800d572 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800d5a6:	687b      	ldr	r3, [r7, #4]
 800d5a8:	2220      	movs	r2, #32
 800d5aa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800d5ae:	687b      	ldr	r3, [r7, #4]
 800d5b0:	2200      	movs	r2, #0
 800d5b2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d5b6:	2303      	movs	r3, #3
 800d5b8:	e012      	b.n	800d5e0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800d5ba:	687b      	ldr	r3, [r7, #4]
 800d5bc:	2220      	movs	r2, #32
 800d5be:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800d5c2:	687b      	ldr	r3, [r7, #4]
 800d5c4:	2220      	movs	r2, #32
 800d5c6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d5ca:	687b      	ldr	r3, [r7, #4]
 800d5cc:	2200      	movs	r2, #0
 800d5ce:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d5d0:	687b      	ldr	r3, [r7, #4]
 800d5d2:	2200      	movs	r2, #0
 800d5d4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800d5d6:	687b      	ldr	r3, [r7, #4]
 800d5d8:	2200      	movs	r2, #0
 800d5da:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800d5de:	2300      	movs	r3, #0
}
 800d5e0:	4618      	mov	r0, r3
 800d5e2:	3758      	adds	r7, #88	@ 0x58
 800d5e4:	46bd      	mov	sp, r7
 800d5e6:	bd80      	pop	{r7, pc}

0800d5e8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800d5e8:	b580      	push	{r7, lr}
 800d5ea:	b084      	sub	sp, #16
 800d5ec:	af00      	add	r7, sp, #0
 800d5ee:	60f8      	str	r0, [r7, #12]
 800d5f0:	60b9      	str	r1, [r7, #8]
 800d5f2:	603b      	str	r3, [r7, #0]
 800d5f4:	4613      	mov	r3, r2
 800d5f6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d5f8:	e04f      	b.n	800d69a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800d5fa:	69bb      	ldr	r3, [r7, #24]
 800d5fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d600:	d04b      	beq.n	800d69a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d602:	f7f8 fe09 	bl	8006218 <HAL_GetTick>
 800d606:	4602      	mov	r2, r0
 800d608:	683b      	ldr	r3, [r7, #0]
 800d60a:	1ad3      	subs	r3, r2, r3
 800d60c:	69ba      	ldr	r2, [r7, #24]
 800d60e:	429a      	cmp	r2, r3
 800d610:	d302      	bcc.n	800d618 <UART_WaitOnFlagUntilTimeout+0x30>
 800d612:	69bb      	ldr	r3, [r7, #24]
 800d614:	2b00      	cmp	r3, #0
 800d616:	d101      	bne.n	800d61c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800d618:	2303      	movs	r3, #3
 800d61a:	e04e      	b.n	800d6ba <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800d61c:	68fb      	ldr	r3, [r7, #12]
 800d61e:	681b      	ldr	r3, [r3, #0]
 800d620:	681b      	ldr	r3, [r3, #0]
 800d622:	f003 0304 	and.w	r3, r3, #4
 800d626:	2b00      	cmp	r3, #0
 800d628:	d037      	beq.n	800d69a <UART_WaitOnFlagUntilTimeout+0xb2>
 800d62a:	68bb      	ldr	r3, [r7, #8]
 800d62c:	2b80      	cmp	r3, #128	@ 0x80
 800d62e:	d034      	beq.n	800d69a <UART_WaitOnFlagUntilTimeout+0xb2>
 800d630:	68bb      	ldr	r3, [r7, #8]
 800d632:	2b40      	cmp	r3, #64	@ 0x40
 800d634:	d031      	beq.n	800d69a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800d636:	68fb      	ldr	r3, [r7, #12]
 800d638:	681b      	ldr	r3, [r3, #0]
 800d63a:	69db      	ldr	r3, [r3, #28]
 800d63c:	f003 0308 	and.w	r3, r3, #8
 800d640:	2b08      	cmp	r3, #8
 800d642:	d110      	bne.n	800d666 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800d644:	68fb      	ldr	r3, [r7, #12]
 800d646:	681b      	ldr	r3, [r3, #0]
 800d648:	2208      	movs	r2, #8
 800d64a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800d64c:	68f8      	ldr	r0, [r7, #12]
 800d64e:	f000 f99c 	bl	800d98a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800d652:	68fb      	ldr	r3, [r7, #12]
 800d654:	2208      	movs	r2, #8
 800d656:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d65a:	68fb      	ldr	r3, [r7, #12]
 800d65c:	2200      	movs	r2, #0
 800d65e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800d662:	2301      	movs	r3, #1
 800d664:	e029      	b.n	800d6ba <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800d666:	68fb      	ldr	r3, [r7, #12]
 800d668:	681b      	ldr	r3, [r3, #0]
 800d66a:	69db      	ldr	r3, [r3, #28]
 800d66c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800d670:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d674:	d111      	bne.n	800d69a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800d676:	68fb      	ldr	r3, [r7, #12]
 800d678:	681b      	ldr	r3, [r3, #0]
 800d67a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800d67e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800d680:	68f8      	ldr	r0, [r7, #12]
 800d682:	f000 f982 	bl	800d98a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800d686:	68fb      	ldr	r3, [r7, #12]
 800d688:	2220      	movs	r2, #32
 800d68a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d68e:	68fb      	ldr	r3, [r7, #12]
 800d690:	2200      	movs	r2, #0
 800d692:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800d696:	2303      	movs	r3, #3
 800d698:	e00f      	b.n	800d6ba <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d69a:	68fb      	ldr	r3, [r7, #12]
 800d69c:	681b      	ldr	r3, [r3, #0]
 800d69e:	69da      	ldr	r2, [r3, #28]
 800d6a0:	68bb      	ldr	r3, [r7, #8]
 800d6a2:	4013      	ands	r3, r2
 800d6a4:	68ba      	ldr	r2, [r7, #8]
 800d6a6:	429a      	cmp	r2, r3
 800d6a8:	bf0c      	ite	eq
 800d6aa:	2301      	moveq	r3, #1
 800d6ac:	2300      	movne	r3, #0
 800d6ae:	b2db      	uxtb	r3, r3
 800d6b0:	461a      	mov	r2, r3
 800d6b2:	79fb      	ldrb	r3, [r7, #7]
 800d6b4:	429a      	cmp	r2, r3
 800d6b6:	d0a0      	beq.n	800d5fa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800d6b8:	2300      	movs	r3, #0
}
 800d6ba:	4618      	mov	r0, r3
 800d6bc:	3710      	adds	r7, #16
 800d6be:	46bd      	mov	sp, r7
 800d6c0:	bd80      	pop	{r7, pc}
	...

0800d6c4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800d6c4:	b480      	push	{r7}
 800d6c6:	b0a3      	sub	sp, #140	@ 0x8c
 800d6c8:	af00      	add	r7, sp, #0
 800d6ca:	60f8      	str	r0, [r7, #12]
 800d6cc:	60b9      	str	r1, [r7, #8]
 800d6ce:	4613      	mov	r3, r2
 800d6d0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800d6d2:	68fb      	ldr	r3, [r7, #12]
 800d6d4:	68ba      	ldr	r2, [r7, #8]
 800d6d6:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 800d6d8:	68fb      	ldr	r3, [r7, #12]
 800d6da:	88fa      	ldrh	r2, [r7, #6]
 800d6dc:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 800d6e0:	68fb      	ldr	r3, [r7, #12]
 800d6e2:	88fa      	ldrh	r2, [r7, #6]
 800d6e4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 800d6e8:	68fb      	ldr	r3, [r7, #12]
 800d6ea:	2200      	movs	r2, #0
 800d6ec:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800d6ee:	68fb      	ldr	r3, [r7, #12]
 800d6f0:	689b      	ldr	r3, [r3, #8]
 800d6f2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d6f6:	d10e      	bne.n	800d716 <UART_Start_Receive_IT+0x52>
 800d6f8:	68fb      	ldr	r3, [r7, #12]
 800d6fa:	691b      	ldr	r3, [r3, #16]
 800d6fc:	2b00      	cmp	r3, #0
 800d6fe:	d105      	bne.n	800d70c <UART_Start_Receive_IT+0x48>
 800d700:	68fb      	ldr	r3, [r7, #12]
 800d702:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800d706:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800d70a:	e02d      	b.n	800d768 <UART_Start_Receive_IT+0xa4>
 800d70c:	68fb      	ldr	r3, [r7, #12]
 800d70e:	22ff      	movs	r2, #255	@ 0xff
 800d710:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800d714:	e028      	b.n	800d768 <UART_Start_Receive_IT+0xa4>
 800d716:	68fb      	ldr	r3, [r7, #12]
 800d718:	689b      	ldr	r3, [r3, #8]
 800d71a:	2b00      	cmp	r3, #0
 800d71c:	d10d      	bne.n	800d73a <UART_Start_Receive_IT+0x76>
 800d71e:	68fb      	ldr	r3, [r7, #12]
 800d720:	691b      	ldr	r3, [r3, #16]
 800d722:	2b00      	cmp	r3, #0
 800d724:	d104      	bne.n	800d730 <UART_Start_Receive_IT+0x6c>
 800d726:	68fb      	ldr	r3, [r7, #12]
 800d728:	22ff      	movs	r2, #255	@ 0xff
 800d72a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800d72e:	e01b      	b.n	800d768 <UART_Start_Receive_IT+0xa4>
 800d730:	68fb      	ldr	r3, [r7, #12]
 800d732:	227f      	movs	r2, #127	@ 0x7f
 800d734:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800d738:	e016      	b.n	800d768 <UART_Start_Receive_IT+0xa4>
 800d73a:	68fb      	ldr	r3, [r7, #12]
 800d73c:	689b      	ldr	r3, [r3, #8]
 800d73e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d742:	d10d      	bne.n	800d760 <UART_Start_Receive_IT+0x9c>
 800d744:	68fb      	ldr	r3, [r7, #12]
 800d746:	691b      	ldr	r3, [r3, #16]
 800d748:	2b00      	cmp	r3, #0
 800d74a:	d104      	bne.n	800d756 <UART_Start_Receive_IT+0x92>
 800d74c:	68fb      	ldr	r3, [r7, #12]
 800d74e:	227f      	movs	r2, #127	@ 0x7f
 800d750:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800d754:	e008      	b.n	800d768 <UART_Start_Receive_IT+0xa4>
 800d756:	68fb      	ldr	r3, [r7, #12]
 800d758:	223f      	movs	r2, #63	@ 0x3f
 800d75a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800d75e:	e003      	b.n	800d768 <UART_Start_Receive_IT+0xa4>
 800d760:	68fb      	ldr	r3, [r7, #12]
 800d762:	2200      	movs	r2, #0
 800d764:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d768:	68fb      	ldr	r3, [r7, #12]
 800d76a:	2200      	movs	r2, #0
 800d76c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800d770:	68fb      	ldr	r3, [r7, #12]
 800d772:	2222      	movs	r2, #34	@ 0x22
 800d774:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d778:	68fb      	ldr	r3, [r7, #12]
 800d77a:	681b      	ldr	r3, [r3, #0]
 800d77c:	3308      	adds	r3, #8
 800d77e:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d780:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d782:	e853 3f00 	ldrex	r3, [r3]
 800d786:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800d788:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d78a:	f043 0301 	orr.w	r3, r3, #1
 800d78e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800d792:	68fb      	ldr	r3, [r7, #12]
 800d794:	681b      	ldr	r3, [r3, #0]
 800d796:	3308      	adds	r3, #8
 800d798:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800d79c:	673a      	str	r2, [r7, #112]	@ 0x70
 800d79e:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d7a0:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800d7a2:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800d7a4:	e841 2300 	strex	r3, r2, [r1]
 800d7a8:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 800d7aa:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d7ac:	2b00      	cmp	r3, #0
 800d7ae:	d1e3      	bne.n	800d778 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800d7b0:	68fb      	ldr	r3, [r7, #12]
 800d7b2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d7b4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d7b8:	d14f      	bne.n	800d85a <UART_Start_Receive_IT+0x196>
 800d7ba:	68fb      	ldr	r3, [r7, #12]
 800d7bc:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800d7c0:	88fa      	ldrh	r2, [r7, #6]
 800d7c2:	429a      	cmp	r2, r3
 800d7c4:	d349      	bcc.n	800d85a <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d7c6:	68fb      	ldr	r3, [r7, #12]
 800d7c8:	689b      	ldr	r3, [r3, #8]
 800d7ca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d7ce:	d107      	bne.n	800d7e0 <UART_Start_Receive_IT+0x11c>
 800d7d0:	68fb      	ldr	r3, [r7, #12]
 800d7d2:	691b      	ldr	r3, [r3, #16]
 800d7d4:	2b00      	cmp	r3, #0
 800d7d6:	d103      	bne.n	800d7e0 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800d7d8:	68fb      	ldr	r3, [r7, #12]
 800d7da:	4a47      	ldr	r2, [pc, #284]	@ (800d8f8 <UART_Start_Receive_IT+0x234>)
 800d7dc:	675a      	str	r2, [r3, #116]	@ 0x74
 800d7de:	e002      	b.n	800d7e6 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800d7e0:	68fb      	ldr	r3, [r7, #12]
 800d7e2:	4a46      	ldr	r2, [pc, #280]	@ (800d8fc <UART_Start_Receive_IT+0x238>)
 800d7e4:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800d7e6:	68fb      	ldr	r3, [r7, #12]
 800d7e8:	691b      	ldr	r3, [r3, #16]
 800d7ea:	2b00      	cmp	r3, #0
 800d7ec:	d01a      	beq.n	800d824 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d7ee:	68fb      	ldr	r3, [r7, #12]
 800d7f0:	681b      	ldr	r3, [r3, #0]
 800d7f2:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d7f4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d7f6:	e853 3f00 	ldrex	r3, [r3]
 800d7fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800d7fc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d7fe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d802:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800d806:	68fb      	ldr	r3, [r7, #12]
 800d808:	681b      	ldr	r3, [r3, #0]
 800d80a:	461a      	mov	r2, r3
 800d80c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800d810:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800d812:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d814:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800d816:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800d818:	e841 2300 	strex	r3, r2, [r1]
 800d81c:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800d81e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d820:	2b00      	cmp	r3, #0
 800d822:	d1e4      	bne.n	800d7ee <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800d824:	68fb      	ldr	r3, [r7, #12]
 800d826:	681b      	ldr	r3, [r3, #0]
 800d828:	3308      	adds	r3, #8
 800d82a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d82c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d82e:	e853 3f00 	ldrex	r3, [r3]
 800d832:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800d834:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d836:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800d83a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800d83c:	68fb      	ldr	r3, [r7, #12]
 800d83e:	681b      	ldr	r3, [r3, #0]
 800d840:	3308      	adds	r3, #8
 800d842:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800d844:	64ba      	str	r2, [r7, #72]	@ 0x48
 800d846:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d848:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800d84a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d84c:	e841 2300 	strex	r3, r2, [r1]
 800d850:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800d852:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d854:	2b00      	cmp	r3, #0
 800d856:	d1e5      	bne.n	800d824 <UART_Start_Receive_IT+0x160>
 800d858:	e046      	b.n	800d8e8 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d85a:	68fb      	ldr	r3, [r7, #12]
 800d85c:	689b      	ldr	r3, [r3, #8]
 800d85e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d862:	d107      	bne.n	800d874 <UART_Start_Receive_IT+0x1b0>
 800d864:	68fb      	ldr	r3, [r7, #12]
 800d866:	691b      	ldr	r3, [r3, #16]
 800d868:	2b00      	cmp	r3, #0
 800d86a:	d103      	bne.n	800d874 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800d86c:	68fb      	ldr	r3, [r7, #12]
 800d86e:	4a24      	ldr	r2, [pc, #144]	@ (800d900 <UART_Start_Receive_IT+0x23c>)
 800d870:	675a      	str	r2, [r3, #116]	@ 0x74
 800d872:	e002      	b.n	800d87a <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800d874:	68fb      	ldr	r3, [r7, #12]
 800d876:	4a23      	ldr	r2, [pc, #140]	@ (800d904 <UART_Start_Receive_IT+0x240>)
 800d878:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800d87a:	68fb      	ldr	r3, [r7, #12]
 800d87c:	691b      	ldr	r3, [r3, #16]
 800d87e:	2b00      	cmp	r3, #0
 800d880:	d019      	beq.n	800d8b6 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800d882:	68fb      	ldr	r3, [r7, #12]
 800d884:	681b      	ldr	r3, [r3, #0]
 800d886:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d888:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d88a:	e853 3f00 	ldrex	r3, [r3]
 800d88e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d890:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d892:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800d896:	677b      	str	r3, [r7, #116]	@ 0x74
 800d898:	68fb      	ldr	r3, [r7, #12]
 800d89a:	681b      	ldr	r3, [r3, #0]
 800d89c:	461a      	mov	r2, r3
 800d89e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d8a0:	637b      	str	r3, [r7, #52]	@ 0x34
 800d8a2:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d8a4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800d8a6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d8a8:	e841 2300 	strex	r3, r2, [r1]
 800d8ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800d8ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d8b0:	2b00      	cmp	r3, #0
 800d8b2:	d1e6      	bne.n	800d882 <UART_Start_Receive_IT+0x1be>
 800d8b4:	e018      	b.n	800d8e8 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800d8b6:	68fb      	ldr	r3, [r7, #12]
 800d8b8:	681b      	ldr	r3, [r3, #0]
 800d8ba:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d8bc:	697b      	ldr	r3, [r7, #20]
 800d8be:	e853 3f00 	ldrex	r3, [r3]
 800d8c2:	613b      	str	r3, [r7, #16]
   return(result);
 800d8c4:	693b      	ldr	r3, [r7, #16]
 800d8c6:	f043 0320 	orr.w	r3, r3, #32
 800d8ca:	67bb      	str	r3, [r7, #120]	@ 0x78
 800d8cc:	68fb      	ldr	r3, [r7, #12]
 800d8ce:	681b      	ldr	r3, [r3, #0]
 800d8d0:	461a      	mov	r2, r3
 800d8d2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d8d4:	623b      	str	r3, [r7, #32]
 800d8d6:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d8d8:	69f9      	ldr	r1, [r7, #28]
 800d8da:	6a3a      	ldr	r2, [r7, #32]
 800d8dc:	e841 2300 	strex	r3, r2, [r1]
 800d8e0:	61bb      	str	r3, [r7, #24]
   return(result);
 800d8e2:	69bb      	ldr	r3, [r7, #24]
 800d8e4:	2b00      	cmp	r3, #0
 800d8e6:	d1e6      	bne.n	800d8b6 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 800d8e8:	2300      	movs	r3, #0
}
 800d8ea:	4618      	mov	r0, r3
 800d8ec:	378c      	adds	r7, #140	@ 0x8c
 800d8ee:	46bd      	mov	sp, r7
 800d8f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8f4:	4770      	bx	lr
 800d8f6:	bf00      	nop
 800d8f8:	0800e30d 	.word	0x0800e30d
 800d8fc:	0800df9d 	.word	0x0800df9d
 800d900:	0800dddd 	.word	0x0800dddd
 800d904:	0800dc1d 	.word	0x0800dc1d

0800d908 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800d908:	b480      	push	{r7}
 800d90a:	b08f      	sub	sp, #60	@ 0x3c
 800d90c:	af00      	add	r7, sp, #0
 800d90e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800d910:	687b      	ldr	r3, [r7, #4]
 800d912:	681b      	ldr	r3, [r3, #0]
 800d914:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d916:	6a3b      	ldr	r3, [r7, #32]
 800d918:	e853 3f00 	ldrex	r3, [r3]
 800d91c:	61fb      	str	r3, [r7, #28]
   return(result);
 800d91e:	69fb      	ldr	r3, [r7, #28]
 800d920:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800d924:	637b      	str	r3, [r7, #52]	@ 0x34
 800d926:	687b      	ldr	r3, [r7, #4]
 800d928:	681b      	ldr	r3, [r3, #0]
 800d92a:	461a      	mov	r2, r3
 800d92c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d92e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d930:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d932:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d934:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d936:	e841 2300 	strex	r3, r2, [r1]
 800d93a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d93c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d93e:	2b00      	cmp	r3, #0
 800d940:	d1e6      	bne.n	800d910 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800d942:	687b      	ldr	r3, [r7, #4]
 800d944:	681b      	ldr	r3, [r3, #0]
 800d946:	3308      	adds	r3, #8
 800d948:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d94a:	68fb      	ldr	r3, [r7, #12]
 800d94c:	e853 3f00 	ldrex	r3, [r3]
 800d950:	60bb      	str	r3, [r7, #8]
   return(result);
 800d952:	68bb      	ldr	r3, [r7, #8]
 800d954:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800d958:	633b      	str	r3, [r7, #48]	@ 0x30
 800d95a:	687b      	ldr	r3, [r7, #4]
 800d95c:	681b      	ldr	r3, [r3, #0]
 800d95e:	3308      	adds	r3, #8
 800d960:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d962:	61ba      	str	r2, [r7, #24]
 800d964:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d966:	6979      	ldr	r1, [r7, #20]
 800d968:	69ba      	ldr	r2, [r7, #24]
 800d96a:	e841 2300 	strex	r3, r2, [r1]
 800d96e:	613b      	str	r3, [r7, #16]
   return(result);
 800d970:	693b      	ldr	r3, [r7, #16]
 800d972:	2b00      	cmp	r3, #0
 800d974:	d1e5      	bne.n	800d942 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800d976:	687b      	ldr	r3, [r7, #4]
 800d978:	2220      	movs	r2, #32
 800d97a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800d97e:	bf00      	nop
 800d980:	373c      	adds	r7, #60	@ 0x3c
 800d982:	46bd      	mov	sp, r7
 800d984:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d988:	4770      	bx	lr

0800d98a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800d98a:	b480      	push	{r7}
 800d98c:	b095      	sub	sp, #84	@ 0x54
 800d98e:	af00      	add	r7, sp, #0
 800d990:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d992:	687b      	ldr	r3, [r7, #4]
 800d994:	681b      	ldr	r3, [r3, #0]
 800d996:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d998:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d99a:	e853 3f00 	ldrex	r3, [r3]
 800d99e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800d9a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d9a2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d9a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d9a8:	687b      	ldr	r3, [r7, #4]
 800d9aa:	681b      	ldr	r3, [r3, #0]
 800d9ac:	461a      	mov	r2, r3
 800d9ae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d9b0:	643b      	str	r3, [r7, #64]	@ 0x40
 800d9b2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d9b4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800d9b6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d9b8:	e841 2300 	strex	r3, r2, [r1]
 800d9bc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800d9be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d9c0:	2b00      	cmp	r3, #0
 800d9c2:	d1e6      	bne.n	800d992 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800d9c4:	687b      	ldr	r3, [r7, #4]
 800d9c6:	681b      	ldr	r3, [r3, #0]
 800d9c8:	3308      	adds	r3, #8
 800d9ca:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d9cc:	6a3b      	ldr	r3, [r7, #32]
 800d9ce:	e853 3f00 	ldrex	r3, [r3]
 800d9d2:	61fb      	str	r3, [r7, #28]
   return(result);
 800d9d4:	69fb      	ldr	r3, [r7, #28]
 800d9d6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800d9da:	f023 0301 	bic.w	r3, r3, #1
 800d9de:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d9e0:	687b      	ldr	r3, [r7, #4]
 800d9e2:	681b      	ldr	r3, [r3, #0]
 800d9e4:	3308      	adds	r3, #8
 800d9e6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d9e8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d9ea:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d9ec:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d9ee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d9f0:	e841 2300 	strex	r3, r2, [r1]
 800d9f4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d9f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d9f8:	2b00      	cmp	r3, #0
 800d9fa:	d1e3      	bne.n	800d9c4 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d9fc:	687b      	ldr	r3, [r7, #4]
 800d9fe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800da00:	2b01      	cmp	r3, #1
 800da02:	d118      	bne.n	800da36 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800da04:	687b      	ldr	r3, [r7, #4]
 800da06:	681b      	ldr	r3, [r3, #0]
 800da08:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800da0a:	68fb      	ldr	r3, [r7, #12]
 800da0c:	e853 3f00 	ldrex	r3, [r3]
 800da10:	60bb      	str	r3, [r7, #8]
   return(result);
 800da12:	68bb      	ldr	r3, [r7, #8]
 800da14:	f023 0310 	bic.w	r3, r3, #16
 800da18:	647b      	str	r3, [r7, #68]	@ 0x44
 800da1a:	687b      	ldr	r3, [r7, #4]
 800da1c:	681b      	ldr	r3, [r3, #0]
 800da1e:	461a      	mov	r2, r3
 800da20:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800da22:	61bb      	str	r3, [r7, #24]
 800da24:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800da26:	6979      	ldr	r1, [r7, #20]
 800da28:	69ba      	ldr	r2, [r7, #24]
 800da2a:	e841 2300 	strex	r3, r2, [r1]
 800da2e:	613b      	str	r3, [r7, #16]
   return(result);
 800da30:	693b      	ldr	r3, [r7, #16]
 800da32:	2b00      	cmp	r3, #0
 800da34:	d1e6      	bne.n	800da04 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800da36:	687b      	ldr	r3, [r7, #4]
 800da38:	2220      	movs	r2, #32
 800da3a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800da3e:	687b      	ldr	r3, [r7, #4]
 800da40:	2200      	movs	r2, #0
 800da42:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800da44:	687b      	ldr	r3, [r7, #4]
 800da46:	2200      	movs	r2, #0
 800da48:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800da4a:	bf00      	nop
 800da4c:	3754      	adds	r7, #84	@ 0x54
 800da4e:	46bd      	mov	sp, r7
 800da50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da54:	4770      	bx	lr

0800da56 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800da56:	b580      	push	{r7, lr}
 800da58:	b090      	sub	sp, #64	@ 0x40
 800da5a:	af00      	add	r7, sp, #0
 800da5c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800da5e:	687b      	ldr	r3, [r7, #4]
 800da60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800da62:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800da64:	687b      	ldr	r3, [r7, #4]
 800da66:	681b      	ldr	r3, [r3, #0]
 800da68:	681b      	ldr	r3, [r3, #0]
 800da6a:	f003 0320 	and.w	r3, r3, #32
 800da6e:	2b00      	cmp	r3, #0
 800da70:	d137      	bne.n	800dae2 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 800da72:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800da74:	2200      	movs	r2, #0
 800da76:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800da7a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800da7c:	681b      	ldr	r3, [r3, #0]
 800da7e:	3308      	adds	r3, #8
 800da80:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800da82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da84:	e853 3f00 	ldrex	r3, [r3]
 800da88:	623b      	str	r3, [r7, #32]
   return(result);
 800da8a:	6a3b      	ldr	r3, [r7, #32]
 800da8c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800da90:	63bb      	str	r3, [r7, #56]	@ 0x38
 800da92:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800da94:	681b      	ldr	r3, [r3, #0]
 800da96:	3308      	adds	r3, #8
 800da98:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800da9a:	633a      	str	r2, [r7, #48]	@ 0x30
 800da9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800da9e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800daa0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800daa2:	e841 2300 	strex	r3, r2, [r1]
 800daa6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800daa8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800daaa:	2b00      	cmp	r3, #0
 800daac:	d1e5      	bne.n	800da7a <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800daae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dab0:	681b      	ldr	r3, [r3, #0]
 800dab2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dab4:	693b      	ldr	r3, [r7, #16]
 800dab6:	e853 3f00 	ldrex	r3, [r3]
 800daba:	60fb      	str	r3, [r7, #12]
   return(result);
 800dabc:	68fb      	ldr	r3, [r7, #12]
 800dabe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800dac2:	637b      	str	r3, [r7, #52]	@ 0x34
 800dac4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dac6:	681b      	ldr	r3, [r3, #0]
 800dac8:	461a      	mov	r2, r3
 800daca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dacc:	61fb      	str	r3, [r7, #28]
 800dace:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dad0:	69b9      	ldr	r1, [r7, #24]
 800dad2:	69fa      	ldr	r2, [r7, #28]
 800dad4:	e841 2300 	strex	r3, r2, [r1]
 800dad8:	617b      	str	r3, [r7, #20]
   return(result);
 800dada:	697b      	ldr	r3, [r7, #20]
 800dadc:	2b00      	cmp	r3, #0
 800dade:	d1e6      	bne.n	800daae <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800dae0:	e004      	b.n	800daec <UART_DMATransmitCplt+0x96>
    huart->TxCpltCallback(huart);
 800dae2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dae4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800dae8:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800daea:	4798      	blx	r3
}
 800daec:	bf00      	nop
 800daee:	3740      	adds	r7, #64	@ 0x40
 800daf0:	46bd      	mov	sp, r7
 800daf2:	bd80      	pop	{r7, pc}

0800daf4 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800daf4:	b580      	push	{r7, lr}
 800daf6:	b084      	sub	sp, #16
 800daf8:	af00      	add	r7, sp, #0
 800dafa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800dafc:	687b      	ldr	r3, [r7, #4]
 800dafe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800db00:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
 800db02:	68fb      	ldr	r3, [r7, #12]
 800db04:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800db08:	68f8      	ldr	r0, [r7, #12]
 800db0a:	4798      	blx	r3
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800db0c:	bf00      	nop
 800db0e:	3710      	adds	r7, #16
 800db10:	46bd      	mov	sp, r7
 800db12:	bd80      	pop	{r7, pc}

0800db14 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800db14:	b580      	push	{r7, lr}
 800db16:	b086      	sub	sp, #24
 800db18:	af00      	add	r7, sp, #0
 800db1a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800db1c:	687b      	ldr	r3, [r7, #4]
 800db1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800db20:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800db22:	697b      	ldr	r3, [r7, #20]
 800db24:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800db28:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800db2a:	697b      	ldr	r3, [r7, #20]
 800db2c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800db30:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800db32:	697b      	ldr	r3, [r7, #20]
 800db34:	681b      	ldr	r3, [r3, #0]
 800db36:	689b      	ldr	r3, [r3, #8]
 800db38:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800db3c:	2b80      	cmp	r3, #128	@ 0x80
 800db3e:	d109      	bne.n	800db54 <UART_DMAError+0x40>
 800db40:	693b      	ldr	r3, [r7, #16]
 800db42:	2b21      	cmp	r3, #33	@ 0x21
 800db44:	d106      	bne.n	800db54 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800db46:	697b      	ldr	r3, [r7, #20]
 800db48:	2200      	movs	r2, #0
 800db4a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800db4e:	6978      	ldr	r0, [r7, #20]
 800db50:	f7ff feda 	bl	800d908 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800db54:	697b      	ldr	r3, [r7, #20]
 800db56:	681b      	ldr	r3, [r3, #0]
 800db58:	689b      	ldr	r3, [r3, #8]
 800db5a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800db5e:	2b40      	cmp	r3, #64	@ 0x40
 800db60:	d109      	bne.n	800db76 <UART_DMAError+0x62>
 800db62:	68fb      	ldr	r3, [r7, #12]
 800db64:	2b22      	cmp	r3, #34	@ 0x22
 800db66:	d106      	bne.n	800db76 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800db68:	697b      	ldr	r3, [r7, #20]
 800db6a:	2200      	movs	r2, #0
 800db6c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800db70:	6978      	ldr	r0, [r7, #20]
 800db72:	f7ff ff0a 	bl	800d98a <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800db76:	697b      	ldr	r3, [r7, #20]
 800db78:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800db7c:	f043 0210 	orr.w	r2, r3, #16
 800db80:	697b      	ldr	r3, [r7, #20]
 800db82:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 800db86:	697b      	ldr	r3, [r7, #20]
 800db88:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800db8c:	6978      	ldr	r0, [r7, #20]
 800db8e:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800db90:	bf00      	nop
 800db92:	3718      	adds	r7, #24
 800db94:	46bd      	mov	sp, r7
 800db96:	bd80      	pop	{r7, pc}

0800db98 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800db98:	b580      	push	{r7, lr}
 800db9a:	b084      	sub	sp, #16
 800db9c:	af00      	add	r7, sp, #0
 800db9e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800dba0:	687b      	ldr	r3, [r7, #4]
 800dba2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dba4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800dba6:	68fb      	ldr	r3, [r7, #12]
 800dba8:	2200      	movs	r2, #0
 800dbaa:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 800dbae:	68fb      	ldr	r3, [r7, #12]
 800dbb0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800dbb4:	68f8      	ldr	r0, [r7, #12]
 800dbb6:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800dbb8:	bf00      	nop
 800dbba:	3710      	adds	r7, #16
 800dbbc:	46bd      	mov	sp, r7
 800dbbe:	bd80      	pop	{r7, pc}

0800dbc0 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800dbc0:	b580      	push	{r7, lr}
 800dbc2:	b088      	sub	sp, #32
 800dbc4:	af00      	add	r7, sp, #0
 800dbc6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800dbc8:	687b      	ldr	r3, [r7, #4]
 800dbca:	681b      	ldr	r3, [r3, #0]
 800dbcc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dbce:	68fb      	ldr	r3, [r7, #12]
 800dbd0:	e853 3f00 	ldrex	r3, [r3]
 800dbd4:	60bb      	str	r3, [r7, #8]
   return(result);
 800dbd6:	68bb      	ldr	r3, [r7, #8]
 800dbd8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800dbdc:	61fb      	str	r3, [r7, #28]
 800dbde:	687b      	ldr	r3, [r7, #4]
 800dbe0:	681b      	ldr	r3, [r3, #0]
 800dbe2:	461a      	mov	r2, r3
 800dbe4:	69fb      	ldr	r3, [r7, #28]
 800dbe6:	61bb      	str	r3, [r7, #24]
 800dbe8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dbea:	6979      	ldr	r1, [r7, #20]
 800dbec:	69ba      	ldr	r2, [r7, #24]
 800dbee:	e841 2300 	strex	r3, r2, [r1]
 800dbf2:	613b      	str	r3, [r7, #16]
   return(result);
 800dbf4:	693b      	ldr	r3, [r7, #16]
 800dbf6:	2b00      	cmp	r3, #0
 800dbf8:	d1e6      	bne.n	800dbc8 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800dbfa:	687b      	ldr	r3, [r7, #4]
 800dbfc:	2220      	movs	r2, #32
 800dbfe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800dc02:	687b      	ldr	r3, [r7, #4]
 800dc04:	2200      	movs	r2, #0
 800dc06:	679a      	str	r2, [r3, #120]	@ 0x78

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 800dc08:	687b      	ldr	r3, [r7, #4]
 800dc0a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800dc0e:	6878      	ldr	r0, [r7, #4]
 800dc10:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800dc12:	bf00      	nop
 800dc14:	3720      	adds	r7, #32
 800dc16:	46bd      	mov	sp, r7
 800dc18:	bd80      	pop	{r7, pc}
	...

0800dc1c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800dc1c:	b580      	push	{r7, lr}
 800dc1e:	b09c      	sub	sp, #112	@ 0x70
 800dc20:	af00      	add	r7, sp, #0
 800dc22:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800dc24:	687b      	ldr	r3, [r7, #4]
 800dc26:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800dc2a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800dc2e:	687b      	ldr	r3, [r7, #4]
 800dc30:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800dc34:	2b22      	cmp	r3, #34	@ 0x22
 800dc36:	f040 80c2 	bne.w	800ddbe <UART_RxISR_8BIT+0x1a2>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800dc3a:	687b      	ldr	r3, [r7, #4]
 800dc3c:	681b      	ldr	r3, [r3, #0]
 800dc3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dc40:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800dc44:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800dc48:	b2d9      	uxtb	r1, r3
 800dc4a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800dc4e:	b2da      	uxtb	r2, r3
 800dc50:	687b      	ldr	r3, [r7, #4]
 800dc52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800dc54:	400a      	ands	r2, r1
 800dc56:	b2d2      	uxtb	r2, r2
 800dc58:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800dc5a:	687b      	ldr	r3, [r7, #4]
 800dc5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800dc5e:	1c5a      	adds	r2, r3, #1
 800dc60:	687b      	ldr	r3, [r7, #4]
 800dc62:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800dc64:	687b      	ldr	r3, [r7, #4]
 800dc66:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800dc6a:	b29b      	uxth	r3, r3
 800dc6c:	3b01      	subs	r3, #1
 800dc6e:	b29a      	uxth	r2, r3
 800dc70:	687b      	ldr	r3, [r7, #4]
 800dc72:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800dc76:	687b      	ldr	r3, [r7, #4]
 800dc78:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800dc7c:	b29b      	uxth	r3, r3
 800dc7e:	2b00      	cmp	r3, #0
 800dc80:	f040 80a5 	bne.w	800ddce <UART_RxISR_8BIT+0x1b2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800dc84:	687b      	ldr	r3, [r7, #4]
 800dc86:	681b      	ldr	r3, [r3, #0]
 800dc88:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dc8a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dc8c:	e853 3f00 	ldrex	r3, [r3]
 800dc90:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800dc92:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800dc94:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800dc98:	66bb      	str	r3, [r7, #104]	@ 0x68
 800dc9a:	687b      	ldr	r3, [r7, #4]
 800dc9c:	681b      	ldr	r3, [r3, #0]
 800dc9e:	461a      	mov	r2, r3
 800dca0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800dca2:	65bb      	str	r3, [r7, #88]	@ 0x58
 800dca4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dca6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800dca8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800dcaa:	e841 2300 	strex	r3, r2, [r1]
 800dcae:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800dcb0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800dcb2:	2b00      	cmp	r3, #0
 800dcb4:	d1e6      	bne.n	800dc84 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800dcb6:	687b      	ldr	r3, [r7, #4]
 800dcb8:	681b      	ldr	r3, [r3, #0]
 800dcba:	3308      	adds	r3, #8
 800dcbc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dcbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dcc0:	e853 3f00 	ldrex	r3, [r3]
 800dcc4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800dcc6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dcc8:	f023 0301 	bic.w	r3, r3, #1
 800dccc:	667b      	str	r3, [r7, #100]	@ 0x64
 800dcce:	687b      	ldr	r3, [r7, #4]
 800dcd0:	681b      	ldr	r3, [r3, #0]
 800dcd2:	3308      	adds	r3, #8
 800dcd4:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800dcd6:	647a      	str	r2, [r7, #68]	@ 0x44
 800dcd8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dcda:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800dcdc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800dcde:	e841 2300 	strex	r3, r2, [r1]
 800dce2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800dce4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dce6:	2b00      	cmp	r3, #0
 800dce8:	d1e5      	bne.n	800dcb6 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800dcea:	687b      	ldr	r3, [r7, #4]
 800dcec:	2220      	movs	r2, #32
 800dcee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800dcf2:	687b      	ldr	r3, [r7, #4]
 800dcf4:	2200      	movs	r2, #0
 800dcf6:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800dcf8:	687b      	ldr	r3, [r7, #4]
 800dcfa:	2200      	movs	r2, #0
 800dcfc:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800dcfe:	687b      	ldr	r3, [r7, #4]
 800dd00:	681b      	ldr	r3, [r3, #0]
 800dd02:	4a35      	ldr	r2, [pc, #212]	@ (800ddd8 <UART_RxISR_8BIT+0x1bc>)
 800dd04:	4293      	cmp	r3, r2
 800dd06:	d01f      	beq.n	800dd48 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800dd08:	687b      	ldr	r3, [r7, #4]
 800dd0a:	681b      	ldr	r3, [r3, #0]
 800dd0c:	685b      	ldr	r3, [r3, #4]
 800dd0e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800dd12:	2b00      	cmp	r3, #0
 800dd14:	d018      	beq.n	800dd48 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800dd16:	687b      	ldr	r3, [r7, #4]
 800dd18:	681b      	ldr	r3, [r3, #0]
 800dd1a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dd1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd1e:	e853 3f00 	ldrex	r3, [r3]
 800dd22:	623b      	str	r3, [r7, #32]
   return(result);
 800dd24:	6a3b      	ldr	r3, [r7, #32]
 800dd26:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800dd2a:	663b      	str	r3, [r7, #96]	@ 0x60
 800dd2c:	687b      	ldr	r3, [r7, #4]
 800dd2e:	681b      	ldr	r3, [r3, #0]
 800dd30:	461a      	mov	r2, r3
 800dd32:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800dd34:	633b      	str	r3, [r7, #48]	@ 0x30
 800dd36:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dd38:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800dd3a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800dd3c:	e841 2300 	strex	r3, r2, [r1]
 800dd40:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800dd42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dd44:	2b00      	cmp	r3, #0
 800dd46:	d1e6      	bne.n	800dd16 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800dd48:	687b      	ldr	r3, [r7, #4]
 800dd4a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800dd4c:	2b01      	cmp	r3, #1
 800dd4e:	d130      	bne.n	800ddb2 <UART_RxISR_8BIT+0x196>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dd50:	687b      	ldr	r3, [r7, #4]
 800dd52:	2200      	movs	r2, #0
 800dd54:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800dd56:	687b      	ldr	r3, [r7, #4]
 800dd58:	681b      	ldr	r3, [r3, #0]
 800dd5a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dd5c:	693b      	ldr	r3, [r7, #16]
 800dd5e:	e853 3f00 	ldrex	r3, [r3]
 800dd62:	60fb      	str	r3, [r7, #12]
   return(result);
 800dd64:	68fb      	ldr	r3, [r7, #12]
 800dd66:	f023 0310 	bic.w	r3, r3, #16
 800dd6a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800dd6c:	687b      	ldr	r3, [r7, #4]
 800dd6e:	681b      	ldr	r3, [r3, #0]
 800dd70:	461a      	mov	r2, r3
 800dd72:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800dd74:	61fb      	str	r3, [r7, #28]
 800dd76:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dd78:	69b9      	ldr	r1, [r7, #24]
 800dd7a:	69fa      	ldr	r2, [r7, #28]
 800dd7c:	e841 2300 	strex	r3, r2, [r1]
 800dd80:	617b      	str	r3, [r7, #20]
   return(result);
 800dd82:	697b      	ldr	r3, [r7, #20]
 800dd84:	2b00      	cmp	r3, #0
 800dd86:	d1e6      	bne.n	800dd56 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800dd88:	687b      	ldr	r3, [r7, #4]
 800dd8a:	681b      	ldr	r3, [r3, #0]
 800dd8c:	69db      	ldr	r3, [r3, #28]
 800dd8e:	f003 0310 	and.w	r3, r3, #16
 800dd92:	2b10      	cmp	r3, #16
 800dd94:	d103      	bne.n	800dd9e <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800dd96:	687b      	ldr	r3, [r7, #4]
 800dd98:	681b      	ldr	r3, [r3, #0]
 800dd9a:	2210      	movs	r2, #16
 800dd9c:	621a      	str	r2, [r3, #32]
        }

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
 800dd9e:	687b      	ldr	r3, [r7, #4]
 800dda0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800dda4:	687a      	ldr	r2, [r7, #4]
 800dda6:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 800ddaa:	4611      	mov	r1, r2
 800ddac:	6878      	ldr	r0, [r7, #4]
 800ddae:	4798      	blx	r3
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800ddb0:	e00d      	b.n	800ddce <UART_RxISR_8BIT+0x1b2>
        huart->RxCpltCallback(huart);
 800ddb2:	687b      	ldr	r3, [r7, #4]
 800ddb4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800ddb8:	6878      	ldr	r0, [r7, #4]
 800ddba:	4798      	blx	r3
}
 800ddbc:	e007      	b.n	800ddce <UART_RxISR_8BIT+0x1b2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800ddbe:	687b      	ldr	r3, [r7, #4]
 800ddc0:	681b      	ldr	r3, [r3, #0]
 800ddc2:	699a      	ldr	r2, [r3, #24]
 800ddc4:	687b      	ldr	r3, [r7, #4]
 800ddc6:	681b      	ldr	r3, [r3, #0]
 800ddc8:	f042 0208 	orr.w	r2, r2, #8
 800ddcc:	619a      	str	r2, [r3, #24]
}
 800ddce:	bf00      	nop
 800ddd0:	3770      	adds	r7, #112	@ 0x70
 800ddd2:	46bd      	mov	sp, r7
 800ddd4:	bd80      	pop	{r7, pc}
 800ddd6:	bf00      	nop
 800ddd8:	40008000 	.word	0x40008000

0800dddc <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800dddc:	b580      	push	{r7, lr}
 800ddde:	b09c      	sub	sp, #112	@ 0x70
 800dde0:	af00      	add	r7, sp, #0
 800dde2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800dde4:	687b      	ldr	r3, [r7, #4]
 800dde6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800ddea:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800ddee:	687b      	ldr	r3, [r7, #4]
 800ddf0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ddf4:	2b22      	cmp	r3, #34	@ 0x22
 800ddf6:	f040 80c2 	bne.w	800df7e <UART_RxISR_16BIT+0x1a2>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800ddfa:	687b      	ldr	r3, [r7, #4]
 800ddfc:	681b      	ldr	r3, [r3, #0]
 800ddfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800de00:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800de04:	687b      	ldr	r3, [r7, #4]
 800de06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800de08:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800de0a:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800de0e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800de12:	4013      	ands	r3, r2
 800de14:	b29a      	uxth	r2, r3
 800de16:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800de18:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800de1a:	687b      	ldr	r3, [r7, #4]
 800de1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800de1e:	1c9a      	adds	r2, r3, #2
 800de20:	687b      	ldr	r3, [r7, #4]
 800de22:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800de24:	687b      	ldr	r3, [r7, #4]
 800de26:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800de2a:	b29b      	uxth	r3, r3
 800de2c:	3b01      	subs	r3, #1
 800de2e:	b29a      	uxth	r2, r3
 800de30:	687b      	ldr	r3, [r7, #4]
 800de32:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800de36:	687b      	ldr	r3, [r7, #4]
 800de38:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800de3c:	b29b      	uxth	r3, r3
 800de3e:	2b00      	cmp	r3, #0
 800de40:	f040 80a5 	bne.w	800df8e <UART_RxISR_16BIT+0x1b2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800de44:	687b      	ldr	r3, [r7, #4]
 800de46:	681b      	ldr	r3, [r3, #0]
 800de48:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800de4a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800de4c:	e853 3f00 	ldrex	r3, [r3]
 800de50:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800de52:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800de54:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800de58:	667b      	str	r3, [r7, #100]	@ 0x64
 800de5a:	687b      	ldr	r3, [r7, #4]
 800de5c:	681b      	ldr	r3, [r3, #0]
 800de5e:	461a      	mov	r2, r3
 800de60:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800de62:	657b      	str	r3, [r7, #84]	@ 0x54
 800de64:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800de66:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800de68:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800de6a:	e841 2300 	strex	r3, r2, [r1]
 800de6e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800de70:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800de72:	2b00      	cmp	r3, #0
 800de74:	d1e6      	bne.n	800de44 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800de76:	687b      	ldr	r3, [r7, #4]
 800de78:	681b      	ldr	r3, [r3, #0]
 800de7a:	3308      	adds	r3, #8
 800de7c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800de7e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800de80:	e853 3f00 	ldrex	r3, [r3]
 800de84:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800de86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800de88:	f023 0301 	bic.w	r3, r3, #1
 800de8c:	663b      	str	r3, [r7, #96]	@ 0x60
 800de8e:	687b      	ldr	r3, [r7, #4]
 800de90:	681b      	ldr	r3, [r3, #0]
 800de92:	3308      	adds	r3, #8
 800de94:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800de96:	643a      	str	r2, [r7, #64]	@ 0x40
 800de98:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800de9a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800de9c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800de9e:	e841 2300 	strex	r3, r2, [r1]
 800dea2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800dea4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dea6:	2b00      	cmp	r3, #0
 800dea8:	d1e5      	bne.n	800de76 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800deaa:	687b      	ldr	r3, [r7, #4]
 800deac:	2220      	movs	r2, #32
 800deae:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800deb2:	687b      	ldr	r3, [r7, #4]
 800deb4:	2200      	movs	r2, #0
 800deb6:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800deb8:	687b      	ldr	r3, [r7, #4]
 800deba:	2200      	movs	r2, #0
 800debc:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800debe:	687b      	ldr	r3, [r7, #4]
 800dec0:	681b      	ldr	r3, [r3, #0]
 800dec2:	4a35      	ldr	r2, [pc, #212]	@ (800df98 <UART_RxISR_16BIT+0x1bc>)
 800dec4:	4293      	cmp	r3, r2
 800dec6:	d01f      	beq.n	800df08 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800dec8:	687b      	ldr	r3, [r7, #4]
 800deca:	681b      	ldr	r3, [r3, #0]
 800decc:	685b      	ldr	r3, [r3, #4]
 800dece:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ded2:	2b00      	cmp	r3, #0
 800ded4:	d018      	beq.n	800df08 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800ded6:	687b      	ldr	r3, [r7, #4]
 800ded8:	681b      	ldr	r3, [r3, #0]
 800deda:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dedc:	6a3b      	ldr	r3, [r7, #32]
 800dede:	e853 3f00 	ldrex	r3, [r3]
 800dee2:	61fb      	str	r3, [r7, #28]
   return(result);
 800dee4:	69fb      	ldr	r3, [r7, #28]
 800dee6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800deea:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800deec:	687b      	ldr	r3, [r7, #4]
 800deee:	681b      	ldr	r3, [r3, #0]
 800def0:	461a      	mov	r2, r3
 800def2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800def4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800def6:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800def8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800defa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800defc:	e841 2300 	strex	r3, r2, [r1]
 800df00:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800df02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800df04:	2b00      	cmp	r3, #0
 800df06:	d1e6      	bne.n	800ded6 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800df08:	687b      	ldr	r3, [r7, #4]
 800df0a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800df0c:	2b01      	cmp	r3, #1
 800df0e:	d130      	bne.n	800df72 <UART_RxISR_16BIT+0x196>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800df10:	687b      	ldr	r3, [r7, #4]
 800df12:	2200      	movs	r2, #0
 800df14:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800df16:	687b      	ldr	r3, [r7, #4]
 800df18:	681b      	ldr	r3, [r3, #0]
 800df1a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800df1c:	68fb      	ldr	r3, [r7, #12]
 800df1e:	e853 3f00 	ldrex	r3, [r3]
 800df22:	60bb      	str	r3, [r7, #8]
   return(result);
 800df24:	68bb      	ldr	r3, [r7, #8]
 800df26:	f023 0310 	bic.w	r3, r3, #16
 800df2a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800df2c:	687b      	ldr	r3, [r7, #4]
 800df2e:	681b      	ldr	r3, [r3, #0]
 800df30:	461a      	mov	r2, r3
 800df32:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800df34:	61bb      	str	r3, [r7, #24]
 800df36:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800df38:	6979      	ldr	r1, [r7, #20]
 800df3a:	69ba      	ldr	r2, [r7, #24]
 800df3c:	e841 2300 	strex	r3, r2, [r1]
 800df40:	613b      	str	r3, [r7, #16]
   return(result);
 800df42:	693b      	ldr	r3, [r7, #16]
 800df44:	2b00      	cmp	r3, #0
 800df46:	d1e6      	bne.n	800df16 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800df48:	687b      	ldr	r3, [r7, #4]
 800df4a:	681b      	ldr	r3, [r3, #0]
 800df4c:	69db      	ldr	r3, [r3, #28]
 800df4e:	f003 0310 	and.w	r3, r3, #16
 800df52:	2b10      	cmp	r3, #16
 800df54:	d103      	bne.n	800df5e <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800df56:	687b      	ldr	r3, [r7, #4]
 800df58:	681b      	ldr	r3, [r3, #0]
 800df5a:	2210      	movs	r2, #16
 800df5c:	621a      	str	r2, [r3, #32]
        }

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
 800df5e:	687b      	ldr	r3, [r7, #4]
 800df60:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800df64:	687a      	ldr	r2, [r7, #4]
 800df66:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 800df6a:	4611      	mov	r1, r2
 800df6c:	6878      	ldr	r0, [r7, #4]
 800df6e:	4798      	blx	r3
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800df70:	e00d      	b.n	800df8e <UART_RxISR_16BIT+0x1b2>
        huart->RxCpltCallback(huart);
 800df72:	687b      	ldr	r3, [r7, #4]
 800df74:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800df78:	6878      	ldr	r0, [r7, #4]
 800df7a:	4798      	blx	r3
}
 800df7c:	e007      	b.n	800df8e <UART_RxISR_16BIT+0x1b2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800df7e:	687b      	ldr	r3, [r7, #4]
 800df80:	681b      	ldr	r3, [r3, #0]
 800df82:	699a      	ldr	r2, [r3, #24]
 800df84:	687b      	ldr	r3, [r7, #4]
 800df86:	681b      	ldr	r3, [r3, #0]
 800df88:	f042 0208 	orr.w	r2, r2, #8
 800df8c:	619a      	str	r2, [r3, #24]
}
 800df8e:	bf00      	nop
 800df90:	3770      	adds	r7, #112	@ 0x70
 800df92:	46bd      	mov	sp, r7
 800df94:	bd80      	pop	{r7, pc}
 800df96:	bf00      	nop
 800df98:	40008000 	.word	0x40008000

0800df9c <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800df9c:	b580      	push	{r7, lr}
 800df9e:	b0ac      	sub	sp, #176	@ 0xb0
 800dfa0:	af00      	add	r7, sp, #0
 800dfa2:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800dfa4:	687b      	ldr	r3, [r7, #4]
 800dfa6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800dfaa:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800dfae:	687b      	ldr	r3, [r7, #4]
 800dfb0:	681b      	ldr	r3, [r3, #0]
 800dfb2:	69db      	ldr	r3, [r3, #28]
 800dfb4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800dfb8:	687b      	ldr	r3, [r7, #4]
 800dfba:	681b      	ldr	r3, [r3, #0]
 800dfbc:	681b      	ldr	r3, [r3, #0]
 800dfbe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800dfc2:	687b      	ldr	r3, [r7, #4]
 800dfc4:	681b      	ldr	r3, [r3, #0]
 800dfc6:	689b      	ldr	r3, [r3, #8]
 800dfc8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800dfcc:	687b      	ldr	r3, [r7, #4]
 800dfce:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800dfd2:	2b22      	cmp	r3, #34	@ 0x22
 800dfd4:	f040 8189 	bne.w	800e2ea <UART_RxISR_8BIT_FIFOEN+0x34e>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800dfd8:	687b      	ldr	r3, [r7, #4]
 800dfda:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800dfde:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800dfe2:	e12c      	b.n	800e23e <UART_RxISR_8BIT_FIFOEN+0x2a2>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800dfe4:	687b      	ldr	r3, [r7, #4]
 800dfe6:	681b      	ldr	r3, [r3, #0]
 800dfe8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dfea:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800dfee:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800dff2:	b2d9      	uxtb	r1, r3
 800dff4:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 800dff8:	b2da      	uxtb	r2, r3
 800dffa:	687b      	ldr	r3, [r7, #4]
 800dffc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800dffe:	400a      	ands	r2, r1
 800e000:	b2d2      	uxtb	r2, r2
 800e002:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800e004:	687b      	ldr	r3, [r7, #4]
 800e006:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e008:	1c5a      	adds	r2, r3, #1
 800e00a:	687b      	ldr	r3, [r7, #4]
 800e00c:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800e00e:	687b      	ldr	r3, [r7, #4]
 800e010:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e014:	b29b      	uxth	r3, r3
 800e016:	3b01      	subs	r3, #1
 800e018:	b29a      	uxth	r2, r3
 800e01a:	687b      	ldr	r3, [r7, #4]
 800e01c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800e020:	687b      	ldr	r3, [r7, #4]
 800e022:	681b      	ldr	r3, [r3, #0]
 800e024:	69db      	ldr	r3, [r3, #28]
 800e026:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800e02a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e02e:	f003 0307 	and.w	r3, r3, #7
 800e032:	2b00      	cmp	r3, #0
 800e034:	d055      	beq.n	800e0e2 <UART_RxISR_8BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800e036:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e03a:	f003 0301 	and.w	r3, r3, #1
 800e03e:	2b00      	cmp	r3, #0
 800e040:	d011      	beq.n	800e066 <UART_RxISR_8BIT_FIFOEN+0xca>
 800e042:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e046:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e04a:	2b00      	cmp	r3, #0
 800e04c:	d00b      	beq.n	800e066 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800e04e:	687b      	ldr	r3, [r7, #4]
 800e050:	681b      	ldr	r3, [r3, #0]
 800e052:	2201      	movs	r2, #1
 800e054:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800e056:	687b      	ldr	r3, [r7, #4]
 800e058:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e05c:	f043 0201 	orr.w	r2, r3, #1
 800e060:	687b      	ldr	r3, [r7, #4]
 800e062:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e066:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e06a:	f003 0302 	and.w	r3, r3, #2
 800e06e:	2b00      	cmp	r3, #0
 800e070:	d011      	beq.n	800e096 <UART_RxISR_8BIT_FIFOEN+0xfa>
 800e072:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800e076:	f003 0301 	and.w	r3, r3, #1
 800e07a:	2b00      	cmp	r3, #0
 800e07c:	d00b      	beq.n	800e096 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800e07e:	687b      	ldr	r3, [r7, #4]
 800e080:	681b      	ldr	r3, [r3, #0]
 800e082:	2202      	movs	r2, #2
 800e084:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800e086:	687b      	ldr	r3, [r7, #4]
 800e088:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e08c:	f043 0204 	orr.w	r2, r3, #4
 800e090:	687b      	ldr	r3, [r7, #4]
 800e092:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e096:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e09a:	f003 0304 	and.w	r3, r3, #4
 800e09e:	2b00      	cmp	r3, #0
 800e0a0:	d011      	beq.n	800e0c6 <UART_RxISR_8BIT_FIFOEN+0x12a>
 800e0a2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800e0a6:	f003 0301 	and.w	r3, r3, #1
 800e0aa:	2b00      	cmp	r3, #0
 800e0ac:	d00b      	beq.n	800e0c6 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800e0ae:	687b      	ldr	r3, [r7, #4]
 800e0b0:	681b      	ldr	r3, [r3, #0]
 800e0b2:	2204      	movs	r2, #4
 800e0b4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800e0b6:	687b      	ldr	r3, [r7, #4]
 800e0b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e0bc:	f043 0202 	orr.w	r2, r3, #2
 800e0c0:	687b      	ldr	r3, [r7, #4]
 800e0c2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800e0c6:	687b      	ldr	r3, [r7, #4]
 800e0c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e0cc:	2b00      	cmp	r3, #0
 800e0ce:	d008      	beq.n	800e0e2 <UART_RxISR_8BIT_FIFOEN+0x146>
        {
          /* Non Blocking error : transfer could go on.
          Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 800e0d0:	687b      	ldr	r3, [r7, #4]
 800e0d2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800e0d6:	6878      	ldr	r0, [r7, #4]
 800e0d8:	4798      	blx	r3
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e0da:	687b      	ldr	r3, [r7, #4]
 800e0dc:	2200      	movs	r2, #0
 800e0de:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800e0e2:	687b      	ldr	r3, [r7, #4]
 800e0e4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e0e8:	b29b      	uxth	r3, r3
 800e0ea:	2b00      	cmp	r3, #0
 800e0ec:	f040 80a7 	bne.w	800e23e <UART_RxISR_8BIT_FIFOEN+0x2a2>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e0f0:	687b      	ldr	r3, [r7, #4]
 800e0f2:	681b      	ldr	r3, [r3, #0]
 800e0f4:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e0f6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800e0f8:	e853 3f00 	ldrex	r3, [r3]
 800e0fc:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800e0fe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e100:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e104:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800e108:	687b      	ldr	r3, [r7, #4]
 800e10a:	681b      	ldr	r3, [r3, #0]
 800e10c:	461a      	mov	r2, r3
 800e10e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800e112:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800e114:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e116:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800e118:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800e11a:	e841 2300 	strex	r3, r2, [r1]
 800e11e:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 800e120:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800e122:	2b00      	cmp	r3, #0
 800e124:	d1e4      	bne.n	800e0f0 <UART_RxISR_8BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800e126:	687b      	ldr	r3, [r7, #4]
 800e128:	681b      	ldr	r3, [r3, #0]
 800e12a:	3308      	adds	r3, #8
 800e12c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e12e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e130:	e853 3f00 	ldrex	r3, [r3]
 800e134:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800e136:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800e138:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800e13c:	f023 0301 	bic.w	r3, r3, #1
 800e140:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800e144:	687b      	ldr	r3, [r7, #4]
 800e146:	681b      	ldr	r3, [r3, #0]
 800e148:	3308      	adds	r3, #8
 800e14a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800e14e:	66ba      	str	r2, [r7, #104]	@ 0x68
 800e150:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e152:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800e154:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800e156:	e841 2300 	strex	r3, r2, [r1]
 800e15a:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800e15c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800e15e:	2b00      	cmp	r3, #0
 800e160:	d1e1      	bne.n	800e126 <UART_RxISR_8BIT_FIFOEN+0x18a>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800e162:	687b      	ldr	r3, [r7, #4]
 800e164:	2220      	movs	r2, #32
 800e166:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800e16a:	687b      	ldr	r3, [r7, #4]
 800e16c:	2200      	movs	r2, #0
 800e16e:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800e170:	687b      	ldr	r3, [r7, #4]
 800e172:	2200      	movs	r2, #0
 800e174:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800e176:	687b      	ldr	r3, [r7, #4]
 800e178:	681b      	ldr	r3, [r3, #0]
 800e17a:	4a62      	ldr	r2, [pc, #392]	@ (800e304 <UART_RxISR_8BIT_FIFOEN+0x368>)
 800e17c:	4293      	cmp	r3, r2
 800e17e:	d021      	beq.n	800e1c4 <UART_RxISR_8BIT_FIFOEN+0x228>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800e180:	687b      	ldr	r3, [r7, #4]
 800e182:	681b      	ldr	r3, [r3, #0]
 800e184:	685b      	ldr	r3, [r3, #4]
 800e186:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800e18a:	2b00      	cmp	r3, #0
 800e18c:	d01a      	beq.n	800e1c4 <UART_RxISR_8BIT_FIFOEN+0x228>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800e18e:	687b      	ldr	r3, [r7, #4]
 800e190:	681b      	ldr	r3, [r3, #0]
 800e192:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e194:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e196:	e853 3f00 	ldrex	r3, [r3]
 800e19a:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800e19c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e19e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800e1a2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800e1a6:	687b      	ldr	r3, [r7, #4]
 800e1a8:	681b      	ldr	r3, [r3, #0]
 800e1aa:	461a      	mov	r2, r3
 800e1ac:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800e1b0:	657b      	str	r3, [r7, #84]	@ 0x54
 800e1b2:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e1b4:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800e1b6:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800e1b8:	e841 2300 	strex	r3, r2, [r1]
 800e1bc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800e1be:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e1c0:	2b00      	cmp	r3, #0
 800e1c2:	d1e4      	bne.n	800e18e <UART_RxISR_8BIT_FIFOEN+0x1f2>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e1c4:	687b      	ldr	r3, [r7, #4]
 800e1c6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e1c8:	2b01      	cmp	r3, #1
 800e1ca:	d132      	bne.n	800e232 <UART_RxISR_8BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e1cc:	687b      	ldr	r3, [r7, #4]
 800e1ce:	2200      	movs	r2, #0
 800e1d0:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e1d2:	687b      	ldr	r3, [r7, #4]
 800e1d4:	681b      	ldr	r3, [r3, #0]
 800e1d6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e1d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e1da:	e853 3f00 	ldrex	r3, [r3]
 800e1de:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800e1e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e1e2:	f023 0310 	bic.w	r3, r3, #16
 800e1e6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800e1ea:	687b      	ldr	r3, [r7, #4]
 800e1ec:	681b      	ldr	r3, [r3, #0]
 800e1ee:	461a      	mov	r2, r3
 800e1f0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e1f4:	643b      	str	r3, [r7, #64]	@ 0x40
 800e1f6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e1f8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800e1fa:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800e1fc:	e841 2300 	strex	r3, r2, [r1]
 800e200:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800e202:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e204:	2b00      	cmp	r3, #0
 800e206:	d1e4      	bne.n	800e1d2 <UART_RxISR_8BIT_FIFOEN+0x236>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800e208:	687b      	ldr	r3, [r7, #4]
 800e20a:	681b      	ldr	r3, [r3, #0]
 800e20c:	69db      	ldr	r3, [r3, #28]
 800e20e:	f003 0310 	and.w	r3, r3, #16
 800e212:	2b10      	cmp	r3, #16
 800e214:	d103      	bne.n	800e21e <UART_RxISR_8BIT_FIFOEN+0x282>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800e216:	687b      	ldr	r3, [r7, #4]
 800e218:	681b      	ldr	r3, [r3, #0]
 800e21a:	2210      	movs	r2, #16
 800e21c:	621a      	str	r2, [r3, #32]
          }

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
 800e21e:	687b      	ldr	r3, [r7, #4]
 800e220:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800e224:	687a      	ldr	r2, [r7, #4]
 800e226:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 800e22a:	4611      	mov	r1, r2
 800e22c:	6878      	ldr	r0, [r7, #4]
 800e22e:	4798      	blx	r3
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800e230:	e010      	b.n	800e254 <UART_RxISR_8BIT_FIFOEN+0x2b8>
          huart->RxCpltCallback(huart);
 800e232:	687b      	ldr	r3, [r7, #4]
 800e234:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800e238:	6878      	ldr	r0, [r7, #4]
 800e23a:	4798      	blx	r3
        break;
 800e23c:	e00a      	b.n	800e254 <UART_RxISR_8BIT_FIFOEN+0x2b8>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800e23e:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800e242:	2b00      	cmp	r3, #0
 800e244:	d006      	beq.n	800e254 <UART_RxISR_8BIT_FIFOEN+0x2b8>
 800e246:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e24a:	f003 0320 	and.w	r3, r3, #32
 800e24e:	2b00      	cmp	r3, #0
 800e250:	f47f aec8 	bne.w	800dfe4 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800e254:	687b      	ldr	r3, [r7, #4]
 800e256:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e25a:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800e25e:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800e262:	2b00      	cmp	r3, #0
 800e264:	d049      	beq.n	800e2fa <UART_RxISR_8BIT_FIFOEN+0x35e>
 800e266:	687b      	ldr	r3, [r7, #4]
 800e268:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800e26c:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800e270:	429a      	cmp	r2, r3
 800e272:	d242      	bcs.n	800e2fa <UART_RxISR_8BIT_FIFOEN+0x35e>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800e274:	687b      	ldr	r3, [r7, #4]
 800e276:	681b      	ldr	r3, [r3, #0]
 800e278:	3308      	adds	r3, #8
 800e27a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e27c:	6a3b      	ldr	r3, [r7, #32]
 800e27e:	e853 3f00 	ldrex	r3, [r3]
 800e282:	61fb      	str	r3, [r7, #28]
   return(result);
 800e284:	69fb      	ldr	r3, [r7, #28]
 800e286:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800e28a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800e28e:	687b      	ldr	r3, [r7, #4]
 800e290:	681b      	ldr	r3, [r3, #0]
 800e292:	3308      	adds	r3, #8
 800e294:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800e298:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800e29a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e29c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e29e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e2a0:	e841 2300 	strex	r3, r2, [r1]
 800e2a4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800e2a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e2a8:	2b00      	cmp	r3, #0
 800e2aa:	d1e3      	bne.n	800e274 <UART_RxISR_8BIT_FIFOEN+0x2d8>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800e2ac:	687b      	ldr	r3, [r7, #4]
 800e2ae:	4a16      	ldr	r2, [pc, #88]	@ (800e308 <UART_RxISR_8BIT_FIFOEN+0x36c>)
 800e2b0:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800e2b2:	687b      	ldr	r3, [r7, #4]
 800e2b4:	681b      	ldr	r3, [r3, #0]
 800e2b6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e2b8:	68fb      	ldr	r3, [r7, #12]
 800e2ba:	e853 3f00 	ldrex	r3, [r3]
 800e2be:	60bb      	str	r3, [r7, #8]
   return(result);
 800e2c0:	68bb      	ldr	r3, [r7, #8]
 800e2c2:	f043 0320 	orr.w	r3, r3, #32
 800e2c6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800e2ca:	687b      	ldr	r3, [r7, #4]
 800e2cc:	681b      	ldr	r3, [r3, #0]
 800e2ce:	461a      	mov	r2, r3
 800e2d0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800e2d4:	61bb      	str	r3, [r7, #24]
 800e2d6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e2d8:	6979      	ldr	r1, [r7, #20]
 800e2da:	69ba      	ldr	r2, [r7, #24]
 800e2dc:	e841 2300 	strex	r3, r2, [r1]
 800e2e0:	613b      	str	r3, [r7, #16]
   return(result);
 800e2e2:	693b      	ldr	r3, [r7, #16]
 800e2e4:	2b00      	cmp	r3, #0
 800e2e6:	d1e4      	bne.n	800e2b2 <UART_RxISR_8BIT_FIFOEN+0x316>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800e2e8:	e007      	b.n	800e2fa <UART_RxISR_8BIT_FIFOEN+0x35e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800e2ea:	687b      	ldr	r3, [r7, #4]
 800e2ec:	681b      	ldr	r3, [r3, #0]
 800e2ee:	699a      	ldr	r2, [r3, #24]
 800e2f0:	687b      	ldr	r3, [r7, #4]
 800e2f2:	681b      	ldr	r3, [r3, #0]
 800e2f4:	f042 0208 	orr.w	r2, r2, #8
 800e2f8:	619a      	str	r2, [r3, #24]
}
 800e2fa:	bf00      	nop
 800e2fc:	37b0      	adds	r7, #176	@ 0xb0
 800e2fe:	46bd      	mov	sp, r7
 800e300:	bd80      	pop	{r7, pc}
 800e302:	bf00      	nop
 800e304:	40008000 	.word	0x40008000
 800e308:	0800dc1d 	.word	0x0800dc1d

0800e30c <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800e30c:	b580      	push	{r7, lr}
 800e30e:	b0ae      	sub	sp, #184	@ 0xb8
 800e310:	af00      	add	r7, sp, #0
 800e312:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800e314:	687b      	ldr	r3, [r7, #4]
 800e316:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800e31a:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800e31e:	687b      	ldr	r3, [r7, #4]
 800e320:	681b      	ldr	r3, [r3, #0]
 800e322:	69db      	ldr	r3, [r3, #28]
 800e324:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800e328:	687b      	ldr	r3, [r7, #4]
 800e32a:	681b      	ldr	r3, [r3, #0]
 800e32c:	681b      	ldr	r3, [r3, #0]
 800e32e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800e332:	687b      	ldr	r3, [r7, #4]
 800e334:	681b      	ldr	r3, [r3, #0]
 800e336:	689b      	ldr	r3, [r3, #8]
 800e338:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800e33c:	687b      	ldr	r3, [r7, #4]
 800e33e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800e342:	2b22      	cmp	r3, #34	@ 0x22
 800e344:	f040 818d 	bne.w	800e662 <UART_RxISR_16BIT_FIFOEN+0x356>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800e348:	687b      	ldr	r3, [r7, #4]
 800e34a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800e34e:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800e352:	e130      	b.n	800e5b6 <UART_RxISR_16BIT_FIFOEN+0x2aa>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800e354:	687b      	ldr	r3, [r7, #4]
 800e356:	681b      	ldr	r3, [r3, #0]
 800e358:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e35a:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800e35e:	687b      	ldr	r3, [r7, #4]
 800e360:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e362:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800e366:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800e36a:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800e36e:	4013      	ands	r3, r2
 800e370:	b29a      	uxth	r2, r3
 800e372:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800e376:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800e378:	687b      	ldr	r3, [r7, #4]
 800e37a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e37c:	1c9a      	adds	r2, r3, #2
 800e37e:	687b      	ldr	r3, [r7, #4]
 800e380:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800e382:	687b      	ldr	r3, [r7, #4]
 800e384:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e388:	b29b      	uxth	r3, r3
 800e38a:	3b01      	subs	r3, #1
 800e38c:	b29a      	uxth	r2, r3
 800e38e:	687b      	ldr	r3, [r7, #4]
 800e390:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800e394:	687b      	ldr	r3, [r7, #4]
 800e396:	681b      	ldr	r3, [r3, #0]
 800e398:	69db      	ldr	r3, [r3, #28]
 800e39a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800e39e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800e3a2:	f003 0307 	and.w	r3, r3, #7
 800e3a6:	2b00      	cmp	r3, #0
 800e3a8:	d055      	beq.n	800e456 <UART_RxISR_16BIT_FIFOEN+0x14a>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800e3aa:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800e3ae:	f003 0301 	and.w	r3, r3, #1
 800e3b2:	2b00      	cmp	r3, #0
 800e3b4:	d011      	beq.n	800e3da <UART_RxISR_16BIT_FIFOEN+0xce>
 800e3b6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e3ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e3be:	2b00      	cmp	r3, #0
 800e3c0:	d00b      	beq.n	800e3da <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800e3c2:	687b      	ldr	r3, [r7, #4]
 800e3c4:	681b      	ldr	r3, [r3, #0]
 800e3c6:	2201      	movs	r2, #1
 800e3c8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800e3ca:	687b      	ldr	r3, [r7, #4]
 800e3cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e3d0:	f043 0201 	orr.w	r2, r3, #1
 800e3d4:	687b      	ldr	r3, [r7, #4]
 800e3d6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e3da:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800e3de:	f003 0302 	and.w	r3, r3, #2
 800e3e2:	2b00      	cmp	r3, #0
 800e3e4:	d011      	beq.n	800e40a <UART_RxISR_16BIT_FIFOEN+0xfe>
 800e3e6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e3ea:	f003 0301 	and.w	r3, r3, #1
 800e3ee:	2b00      	cmp	r3, #0
 800e3f0:	d00b      	beq.n	800e40a <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800e3f2:	687b      	ldr	r3, [r7, #4]
 800e3f4:	681b      	ldr	r3, [r3, #0]
 800e3f6:	2202      	movs	r2, #2
 800e3f8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800e3fa:	687b      	ldr	r3, [r7, #4]
 800e3fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e400:	f043 0204 	orr.w	r2, r3, #4
 800e404:	687b      	ldr	r3, [r7, #4]
 800e406:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e40a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800e40e:	f003 0304 	and.w	r3, r3, #4
 800e412:	2b00      	cmp	r3, #0
 800e414:	d011      	beq.n	800e43a <UART_RxISR_16BIT_FIFOEN+0x12e>
 800e416:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e41a:	f003 0301 	and.w	r3, r3, #1
 800e41e:	2b00      	cmp	r3, #0
 800e420:	d00b      	beq.n	800e43a <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800e422:	687b      	ldr	r3, [r7, #4]
 800e424:	681b      	ldr	r3, [r3, #0]
 800e426:	2204      	movs	r2, #4
 800e428:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800e42a:	687b      	ldr	r3, [r7, #4]
 800e42c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e430:	f043 0202 	orr.w	r2, r3, #2
 800e434:	687b      	ldr	r3, [r7, #4]
 800e436:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800e43a:	687b      	ldr	r3, [r7, #4]
 800e43c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e440:	2b00      	cmp	r3, #0
 800e442:	d008      	beq.n	800e456 <UART_RxISR_16BIT_FIFOEN+0x14a>
        {
          /* Non Blocking error : transfer could go on.
          Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 800e444:	687b      	ldr	r3, [r7, #4]
 800e446:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800e44a:	6878      	ldr	r0, [r7, #4]
 800e44c:	4798      	blx	r3
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e44e:	687b      	ldr	r3, [r7, #4]
 800e450:	2200      	movs	r2, #0
 800e452:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800e456:	687b      	ldr	r3, [r7, #4]
 800e458:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e45c:	b29b      	uxth	r3, r3
 800e45e:	2b00      	cmp	r3, #0
 800e460:	f040 80a9 	bne.w	800e5b6 <UART_RxISR_16BIT_FIFOEN+0x2aa>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e464:	687b      	ldr	r3, [r7, #4]
 800e466:	681b      	ldr	r3, [r3, #0]
 800e468:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e46a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800e46c:	e853 3f00 	ldrex	r3, [r3]
 800e470:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800e472:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800e474:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e478:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800e47c:	687b      	ldr	r3, [r7, #4]
 800e47e:	681b      	ldr	r3, [r3, #0]
 800e480:	461a      	mov	r2, r3
 800e482:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800e486:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800e48a:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e48c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800e48e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800e492:	e841 2300 	strex	r3, r2, [r1]
 800e496:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800e498:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800e49a:	2b00      	cmp	r3, #0
 800e49c:	d1e2      	bne.n	800e464 <UART_RxISR_16BIT_FIFOEN+0x158>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800e49e:	687b      	ldr	r3, [r7, #4]
 800e4a0:	681b      	ldr	r3, [r3, #0]
 800e4a2:	3308      	adds	r3, #8
 800e4a4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e4a6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800e4a8:	e853 3f00 	ldrex	r3, [r3]
 800e4ac:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800e4ae:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e4b0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800e4b4:	f023 0301 	bic.w	r3, r3, #1
 800e4b8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800e4bc:	687b      	ldr	r3, [r7, #4]
 800e4be:	681b      	ldr	r3, [r3, #0]
 800e4c0:	3308      	adds	r3, #8
 800e4c2:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800e4c6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800e4c8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e4ca:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800e4cc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800e4ce:	e841 2300 	strex	r3, r2, [r1]
 800e4d2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800e4d4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e4d6:	2b00      	cmp	r3, #0
 800e4d8:	d1e1      	bne.n	800e49e <UART_RxISR_16BIT_FIFOEN+0x192>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800e4da:	687b      	ldr	r3, [r7, #4]
 800e4dc:	2220      	movs	r2, #32
 800e4de:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800e4e2:	687b      	ldr	r3, [r7, #4]
 800e4e4:	2200      	movs	r2, #0
 800e4e6:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800e4e8:	687b      	ldr	r3, [r7, #4]
 800e4ea:	2200      	movs	r2, #0
 800e4ec:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800e4ee:	687b      	ldr	r3, [r7, #4]
 800e4f0:	681b      	ldr	r3, [r3, #0]
 800e4f2:	4a62      	ldr	r2, [pc, #392]	@ (800e67c <UART_RxISR_16BIT_FIFOEN+0x370>)
 800e4f4:	4293      	cmp	r3, r2
 800e4f6:	d021      	beq.n	800e53c <UART_RxISR_16BIT_FIFOEN+0x230>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800e4f8:	687b      	ldr	r3, [r7, #4]
 800e4fa:	681b      	ldr	r3, [r3, #0]
 800e4fc:	685b      	ldr	r3, [r3, #4]
 800e4fe:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800e502:	2b00      	cmp	r3, #0
 800e504:	d01a      	beq.n	800e53c <UART_RxISR_16BIT_FIFOEN+0x230>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800e506:	687b      	ldr	r3, [r7, #4]
 800e508:	681b      	ldr	r3, [r3, #0]
 800e50a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e50c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e50e:	e853 3f00 	ldrex	r3, [r3]
 800e512:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800e514:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e516:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800e51a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800e51e:	687b      	ldr	r3, [r7, #4]
 800e520:	681b      	ldr	r3, [r3, #0]
 800e522:	461a      	mov	r2, r3
 800e524:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800e528:	65bb      	str	r3, [r7, #88]	@ 0x58
 800e52a:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e52c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800e52e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800e530:	e841 2300 	strex	r3, r2, [r1]
 800e534:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800e536:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e538:	2b00      	cmp	r3, #0
 800e53a:	d1e4      	bne.n	800e506 <UART_RxISR_16BIT_FIFOEN+0x1fa>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e53c:	687b      	ldr	r3, [r7, #4]
 800e53e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e540:	2b01      	cmp	r3, #1
 800e542:	d132      	bne.n	800e5aa <UART_RxISR_16BIT_FIFOEN+0x29e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e544:	687b      	ldr	r3, [r7, #4]
 800e546:	2200      	movs	r2, #0
 800e548:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e54a:	687b      	ldr	r3, [r7, #4]
 800e54c:	681b      	ldr	r3, [r3, #0]
 800e54e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e550:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e552:	e853 3f00 	ldrex	r3, [r3]
 800e556:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800e558:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e55a:	f023 0310 	bic.w	r3, r3, #16
 800e55e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800e562:	687b      	ldr	r3, [r7, #4]
 800e564:	681b      	ldr	r3, [r3, #0]
 800e566:	461a      	mov	r2, r3
 800e568:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800e56c:	647b      	str	r3, [r7, #68]	@ 0x44
 800e56e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e570:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800e572:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e574:	e841 2300 	strex	r3, r2, [r1]
 800e578:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800e57a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e57c:	2b00      	cmp	r3, #0
 800e57e:	d1e4      	bne.n	800e54a <UART_RxISR_16BIT_FIFOEN+0x23e>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800e580:	687b      	ldr	r3, [r7, #4]
 800e582:	681b      	ldr	r3, [r3, #0]
 800e584:	69db      	ldr	r3, [r3, #28]
 800e586:	f003 0310 	and.w	r3, r3, #16
 800e58a:	2b10      	cmp	r3, #16
 800e58c:	d103      	bne.n	800e596 <UART_RxISR_16BIT_FIFOEN+0x28a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800e58e:	687b      	ldr	r3, [r7, #4]
 800e590:	681b      	ldr	r3, [r3, #0]
 800e592:	2210      	movs	r2, #16
 800e594:	621a      	str	r2, [r3, #32]
          }

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
 800e596:	687b      	ldr	r3, [r7, #4]
 800e598:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800e59c:	687a      	ldr	r2, [r7, #4]
 800e59e:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 800e5a2:	4611      	mov	r1, r2
 800e5a4:	6878      	ldr	r0, [r7, #4]
 800e5a6:	4798      	blx	r3
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800e5a8:	e010      	b.n	800e5cc <UART_RxISR_16BIT_FIFOEN+0x2c0>
          huart->RxCpltCallback(huart);
 800e5aa:	687b      	ldr	r3, [r7, #4]
 800e5ac:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800e5b0:	6878      	ldr	r0, [r7, #4]
 800e5b2:	4798      	blx	r3
        break;
 800e5b4:	e00a      	b.n	800e5cc <UART_RxISR_16BIT_FIFOEN+0x2c0>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800e5b6:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800e5ba:	2b00      	cmp	r3, #0
 800e5bc:	d006      	beq.n	800e5cc <UART_RxISR_16BIT_FIFOEN+0x2c0>
 800e5be:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800e5c2:	f003 0320 	and.w	r3, r3, #32
 800e5c6:	2b00      	cmp	r3, #0
 800e5c8:	f47f aec4 	bne.w	800e354 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800e5cc:	687b      	ldr	r3, [r7, #4]
 800e5ce:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e5d2:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800e5d6:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800e5da:	2b00      	cmp	r3, #0
 800e5dc:	d049      	beq.n	800e672 <UART_RxISR_16BIT_FIFOEN+0x366>
 800e5de:	687b      	ldr	r3, [r7, #4]
 800e5e0:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800e5e4:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800e5e8:	429a      	cmp	r2, r3
 800e5ea:	d242      	bcs.n	800e672 <UART_RxISR_16BIT_FIFOEN+0x366>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800e5ec:	687b      	ldr	r3, [r7, #4]
 800e5ee:	681b      	ldr	r3, [r3, #0]
 800e5f0:	3308      	adds	r3, #8
 800e5f2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e5f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e5f6:	e853 3f00 	ldrex	r3, [r3]
 800e5fa:	623b      	str	r3, [r7, #32]
   return(result);
 800e5fc:	6a3b      	ldr	r3, [r7, #32]
 800e5fe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800e602:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800e606:	687b      	ldr	r3, [r7, #4]
 800e608:	681b      	ldr	r3, [r3, #0]
 800e60a:	3308      	adds	r3, #8
 800e60c:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800e610:	633a      	str	r2, [r7, #48]	@ 0x30
 800e612:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e614:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e616:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e618:	e841 2300 	strex	r3, r2, [r1]
 800e61c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800e61e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e620:	2b00      	cmp	r3, #0
 800e622:	d1e3      	bne.n	800e5ec <UART_RxISR_16BIT_FIFOEN+0x2e0>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800e624:	687b      	ldr	r3, [r7, #4]
 800e626:	4a16      	ldr	r2, [pc, #88]	@ (800e680 <UART_RxISR_16BIT_FIFOEN+0x374>)
 800e628:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800e62a:	687b      	ldr	r3, [r7, #4]
 800e62c:	681b      	ldr	r3, [r3, #0]
 800e62e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e630:	693b      	ldr	r3, [r7, #16]
 800e632:	e853 3f00 	ldrex	r3, [r3]
 800e636:	60fb      	str	r3, [r7, #12]
   return(result);
 800e638:	68fb      	ldr	r3, [r7, #12]
 800e63a:	f043 0320 	orr.w	r3, r3, #32
 800e63e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800e642:	687b      	ldr	r3, [r7, #4]
 800e644:	681b      	ldr	r3, [r3, #0]
 800e646:	461a      	mov	r2, r3
 800e648:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800e64c:	61fb      	str	r3, [r7, #28]
 800e64e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e650:	69b9      	ldr	r1, [r7, #24]
 800e652:	69fa      	ldr	r2, [r7, #28]
 800e654:	e841 2300 	strex	r3, r2, [r1]
 800e658:	617b      	str	r3, [r7, #20]
   return(result);
 800e65a:	697b      	ldr	r3, [r7, #20]
 800e65c:	2b00      	cmp	r3, #0
 800e65e:	d1e4      	bne.n	800e62a <UART_RxISR_16BIT_FIFOEN+0x31e>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800e660:	e007      	b.n	800e672 <UART_RxISR_16BIT_FIFOEN+0x366>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800e662:	687b      	ldr	r3, [r7, #4]
 800e664:	681b      	ldr	r3, [r3, #0]
 800e666:	699a      	ldr	r2, [r3, #24]
 800e668:	687b      	ldr	r3, [r7, #4]
 800e66a:	681b      	ldr	r3, [r3, #0]
 800e66c:	f042 0208 	orr.w	r2, r2, #8
 800e670:	619a      	str	r2, [r3, #24]
}
 800e672:	bf00      	nop
 800e674:	37b8      	adds	r7, #184	@ 0xb8
 800e676:	46bd      	mov	sp, r7
 800e678:	bd80      	pop	{r7, pc}
 800e67a:	bf00      	nop
 800e67c:	40008000 	.word	0x40008000
 800e680:	0800dddd 	.word	0x0800dddd

0800e684 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800e684:	b480      	push	{r7}
 800e686:	b083      	sub	sp, #12
 800e688:	af00      	add	r7, sp, #0
 800e68a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800e68c:	bf00      	nop
 800e68e:	370c      	adds	r7, #12
 800e690:	46bd      	mov	sp, r7
 800e692:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e696:	4770      	bx	lr

0800e698 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800e698:	b480      	push	{r7}
 800e69a:	b083      	sub	sp, #12
 800e69c:	af00      	add	r7, sp, #0
 800e69e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800e6a0:	bf00      	nop
 800e6a2:	370c      	adds	r7, #12
 800e6a4:	46bd      	mov	sp, r7
 800e6a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6aa:	4770      	bx	lr

0800e6ac <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800e6ac:	b480      	push	{r7}
 800e6ae:	b083      	sub	sp, #12
 800e6b0:	af00      	add	r7, sp, #0
 800e6b2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800e6b4:	bf00      	nop
 800e6b6:	370c      	adds	r7, #12
 800e6b8:	46bd      	mov	sp, r7
 800e6ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6be:	4770      	bx	lr

0800e6c0 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800e6c0:	b480      	push	{r7}
 800e6c2:	b085      	sub	sp, #20
 800e6c4:	af00      	add	r7, sp, #0
 800e6c6:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e6c8:	687b      	ldr	r3, [r7, #4]
 800e6ca:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800e6ce:	2b01      	cmp	r3, #1
 800e6d0:	d101      	bne.n	800e6d6 <HAL_UARTEx_DisableFifoMode+0x16>
 800e6d2:	2302      	movs	r3, #2
 800e6d4:	e027      	b.n	800e726 <HAL_UARTEx_DisableFifoMode+0x66>
 800e6d6:	687b      	ldr	r3, [r7, #4]
 800e6d8:	2201      	movs	r2, #1
 800e6da:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800e6de:	687b      	ldr	r3, [r7, #4]
 800e6e0:	2224      	movs	r2, #36	@ 0x24
 800e6e2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e6e6:	687b      	ldr	r3, [r7, #4]
 800e6e8:	681b      	ldr	r3, [r3, #0]
 800e6ea:	681b      	ldr	r3, [r3, #0]
 800e6ec:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800e6ee:	687b      	ldr	r3, [r7, #4]
 800e6f0:	681b      	ldr	r3, [r3, #0]
 800e6f2:	681a      	ldr	r2, [r3, #0]
 800e6f4:	687b      	ldr	r3, [r7, #4]
 800e6f6:	681b      	ldr	r3, [r3, #0]
 800e6f8:	f022 0201 	bic.w	r2, r2, #1
 800e6fc:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800e6fe:	68fb      	ldr	r3, [r7, #12]
 800e700:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800e704:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800e706:	687b      	ldr	r3, [r7, #4]
 800e708:	2200      	movs	r2, #0
 800e70a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e70c:	687b      	ldr	r3, [r7, #4]
 800e70e:	681b      	ldr	r3, [r3, #0]
 800e710:	68fa      	ldr	r2, [r7, #12]
 800e712:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800e714:	687b      	ldr	r3, [r7, #4]
 800e716:	2220      	movs	r2, #32
 800e718:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e71c:	687b      	ldr	r3, [r7, #4]
 800e71e:	2200      	movs	r2, #0
 800e720:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800e724:	2300      	movs	r3, #0
}
 800e726:	4618      	mov	r0, r3
 800e728:	3714      	adds	r7, #20
 800e72a:	46bd      	mov	sp, r7
 800e72c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e730:	4770      	bx	lr

0800e732 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800e732:	b580      	push	{r7, lr}
 800e734:	b084      	sub	sp, #16
 800e736:	af00      	add	r7, sp, #0
 800e738:	6078      	str	r0, [r7, #4]
 800e73a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e73c:	687b      	ldr	r3, [r7, #4]
 800e73e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800e742:	2b01      	cmp	r3, #1
 800e744:	d101      	bne.n	800e74a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800e746:	2302      	movs	r3, #2
 800e748:	e02d      	b.n	800e7a6 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800e74a:	687b      	ldr	r3, [r7, #4]
 800e74c:	2201      	movs	r2, #1
 800e74e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800e752:	687b      	ldr	r3, [r7, #4]
 800e754:	2224      	movs	r2, #36	@ 0x24
 800e756:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e75a:	687b      	ldr	r3, [r7, #4]
 800e75c:	681b      	ldr	r3, [r3, #0]
 800e75e:	681b      	ldr	r3, [r3, #0]
 800e760:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800e762:	687b      	ldr	r3, [r7, #4]
 800e764:	681b      	ldr	r3, [r3, #0]
 800e766:	681a      	ldr	r2, [r3, #0]
 800e768:	687b      	ldr	r3, [r7, #4]
 800e76a:	681b      	ldr	r3, [r3, #0]
 800e76c:	f022 0201 	bic.w	r2, r2, #1
 800e770:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800e772:	687b      	ldr	r3, [r7, #4]
 800e774:	681b      	ldr	r3, [r3, #0]
 800e776:	689b      	ldr	r3, [r3, #8]
 800e778:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800e77c:	687b      	ldr	r3, [r7, #4]
 800e77e:	681b      	ldr	r3, [r3, #0]
 800e780:	683a      	ldr	r2, [r7, #0]
 800e782:	430a      	orrs	r2, r1
 800e784:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800e786:	6878      	ldr	r0, [r7, #4]
 800e788:	f000 f850 	bl	800e82c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e78c:	687b      	ldr	r3, [r7, #4]
 800e78e:	681b      	ldr	r3, [r3, #0]
 800e790:	68fa      	ldr	r2, [r7, #12]
 800e792:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800e794:	687b      	ldr	r3, [r7, #4]
 800e796:	2220      	movs	r2, #32
 800e798:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e79c:	687b      	ldr	r3, [r7, #4]
 800e79e:	2200      	movs	r2, #0
 800e7a0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800e7a4:	2300      	movs	r3, #0
}
 800e7a6:	4618      	mov	r0, r3
 800e7a8:	3710      	adds	r7, #16
 800e7aa:	46bd      	mov	sp, r7
 800e7ac:	bd80      	pop	{r7, pc}

0800e7ae <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800e7ae:	b580      	push	{r7, lr}
 800e7b0:	b084      	sub	sp, #16
 800e7b2:	af00      	add	r7, sp, #0
 800e7b4:	6078      	str	r0, [r7, #4]
 800e7b6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e7b8:	687b      	ldr	r3, [r7, #4]
 800e7ba:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800e7be:	2b01      	cmp	r3, #1
 800e7c0:	d101      	bne.n	800e7c6 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800e7c2:	2302      	movs	r3, #2
 800e7c4:	e02d      	b.n	800e822 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800e7c6:	687b      	ldr	r3, [r7, #4]
 800e7c8:	2201      	movs	r2, #1
 800e7ca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800e7ce:	687b      	ldr	r3, [r7, #4]
 800e7d0:	2224      	movs	r2, #36	@ 0x24
 800e7d2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e7d6:	687b      	ldr	r3, [r7, #4]
 800e7d8:	681b      	ldr	r3, [r3, #0]
 800e7da:	681b      	ldr	r3, [r3, #0]
 800e7dc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800e7de:	687b      	ldr	r3, [r7, #4]
 800e7e0:	681b      	ldr	r3, [r3, #0]
 800e7e2:	681a      	ldr	r2, [r3, #0]
 800e7e4:	687b      	ldr	r3, [r7, #4]
 800e7e6:	681b      	ldr	r3, [r3, #0]
 800e7e8:	f022 0201 	bic.w	r2, r2, #1
 800e7ec:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800e7ee:	687b      	ldr	r3, [r7, #4]
 800e7f0:	681b      	ldr	r3, [r3, #0]
 800e7f2:	689b      	ldr	r3, [r3, #8]
 800e7f4:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800e7f8:	687b      	ldr	r3, [r7, #4]
 800e7fa:	681b      	ldr	r3, [r3, #0]
 800e7fc:	683a      	ldr	r2, [r7, #0]
 800e7fe:	430a      	orrs	r2, r1
 800e800:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800e802:	6878      	ldr	r0, [r7, #4]
 800e804:	f000 f812 	bl	800e82c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e808:	687b      	ldr	r3, [r7, #4]
 800e80a:	681b      	ldr	r3, [r3, #0]
 800e80c:	68fa      	ldr	r2, [r7, #12]
 800e80e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800e810:	687b      	ldr	r3, [r7, #4]
 800e812:	2220      	movs	r2, #32
 800e814:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e818:	687b      	ldr	r3, [r7, #4]
 800e81a:	2200      	movs	r2, #0
 800e81c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800e820:	2300      	movs	r3, #0
}
 800e822:	4618      	mov	r0, r3
 800e824:	3710      	adds	r7, #16
 800e826:	46bd      	mov	sp, r7
 800e828:	bd80      	pop	{r7, pc}
	...

0800e82c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800e82c:	b480      	push	{r7}
 800e82e:	b085      	sub	sp, #20
 800e830:	af00      	add	r7, sp, #0
 800e832:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800e834:	687b      	ldr	r3, [r7, #4]
 800e836:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e838:	2b00      	cmp	r3, #0
 800e83a:	d108      	bne.n	800e84e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800e83c:	687b      	ldr	r3, [r7, #4]
 800e83e:	2201      	movs	r2, #1
 800e840:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800e844:	687b      	ldr	r3, [r7, #4]
 800e846:	2201      	movs	r2, #1
 800e848:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800e84c:	e031      	b.n	800e8b2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800e84e:	2308      	movs	r3, #8
 800e850:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800e852:	2308      	movs	r3, #8
 800e854:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800e856:	687b      	ldr	r3, [r7, #4]
 800e858:	681b      	ldr	r3, [r3, #0]
 800e85a:	689b      	ldr	r3, [r3, #8]
 800e85c:	0e5b      	lsrs	r3, r3, #25
 800e85e:	b2db      	uxtb	r3, r3
 800e860:	f003 0307 	and.w	r3, r3, #7
 800e864:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800e866:	687b      	ldr	r3, [r7, #4]
 800e868:	681b      	ldr	r3, [r3, #0]
 800e86a:	689b      	ldr	r3, [r3, #8]
 800e86c:	0f5b      	lsrs	r3, r3, #29
 800e86e:	b2db      	uxtb	r3, r3
 800e870:	f003 0307 	and.w	r3, r3, #7
 800e874:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800e876:	7bbb      	ldrb	r3, [r7, #14]
 800e878:	7b3a      	ldrb	r2, [r7, #12]
 800e87a:	4911      	ldr	r1, [pc, #68]	@ (800e8c0 <UARTEx_SetNbDataToProcess+0x94>)
 800e87c:	5c8a      	ldrb	r2, [r1, r2]
 800e87e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800e882:	7b3a      	ldrb	r2, [r7, #12]
 800e884:	490f      	ldr	r1, [pc, #60]	@ (800e8c4 <UARTEx_SetNbDataToProcess+0x98>)
 800e886:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800e888:	fb93 f3f2 	sdiv	r3, r3, r2
 800e88c:	b29a      	uxth	r2, r3
 800e88e:	687b      	ldr	r3, [r7, #4]
 800e890:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800e894:	7bfb      	ldrb	r3, [r7, #15]
 800e896:	7b7a      	ldrb	r2, [r7, #13]
 800e898:	4909      	ldr	r1, [pc, #36]	@ (800e8c0 <UARTEx_SetNbDataToProcess+0x94>)
 800e89a:	5c8a      	ldrb	r2, [r1, r2]
 800e89c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800e8a0:	7b7a      	ldrb	r2, [r7, #13]
 800e8a2:	4908      	ldr	r1, [pc, #32]	@ (800e8c4 <UARTEx_SetNbDataToProcess+0x98>)
 800e8a4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800e8a6:	fb93 f3f2 	sdiv	r3, r3, r2
 800e8aa:	b29a      	uxth	r2, r3
 800e8ac:	687b      	ldr	r3, [r7, #4]
 800e8ae:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800e8b2:	bf00      	nop
 800e8b4:	3714      	adds	r7, #20
 800e8b6:	46bd      	mov	sp, r7
 800e8b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8bc:	4770      	bx	lr
 800e8be:	bf00      	nop
 800e8c0:	080112f8 	.word	0x080112f8
 800e8c4:	08011300 	.word	0x08011300

0800e8c8 <arm_pid_init_f32>:
 */

void arm_pid_init_f32(
  arm_pid_instance_f32 * S,
  int32_t resetStateFlag)
{
 800e8c8:	b580      	push	{r7, lr}
 800e8ca:	b082      	sub	sp, #8
 800e8cc:	af00      	add	r7, sp, #0
 800e8ce:	6078      	str	r0, [r7, #4]
 800e8d0:	6039      	str	r1, [r7, #0]
  /* Derived coefficient A0 */
  S->A0 = S->Kp + S->Ki + S->Kd;
 800e8d2:	687b      	ldr	r3, [r7, #4]
 800e8d4:	ed93 7a06 	vldr	s14, [r3, #24]
 800e8d8:	687b      	ldr	r3, [r7, #4]
 800e8da:	edd3 7a07 	vldr	s15, [r3, #28]
 800e8de:	ee37 7a27 	vadd.f32	s14, s14, s15
 800e8e2:	687b      	ldr	r3, [r7, #4]
 800e8e4:	edd3 7a08 	vldr	s15, [r3, #32]
 800e8e8:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e8ec:	687b      	ldr	r3, [r7, #4]
 800e8ee:	edc3 7a00 	vstr	s15, [r3]

  /* Derived coefficient A1 */
  S->A1 = (-S->Kp) - ((float32_t) 2.0f * S->Kd);
 800e8f2:	687b      	ldr	r3, [r7, #4]
 800e8f4:	edd3 7a06 	vldr	s15, [r3, #24]
 800e8f8:	eeb1 7a67 	vneg.f32	s14, s15
 800e8fc:	687b      	ldr	r3, [r7, #4]
 800e8fe:	edd3 7a08 	vldr	s15, [r3, #32]
 800e902:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800e906:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e90a:	687b      	ldr	r3, [r7, #4]
 800e90c:	edc3 7a01 	vstr	s15, [r3, #4]

  /* Derived coefficient A2 */
  S->A2 = S->Kd;
 800e910:	687b      	ldr	r3, [r7, #4]
 800e912:	6a1a      	ldr	r2, [r3, #32]
 800e914:	687b      	ldr	r3, [r7, #4]
 800e916:	609a      	str	r2, [r3, #8]

  /* Check whether state needs reset or not */
  if (resetStateFlag)
 800e918:	683b      	ldr	r3, [r7, #0]
 800e91a:	2b00      	cmp	r3, #0
 800e91c:	d006      	beq.n	800e92c <arm_pid_init_f32+0x64>
  {
    /* Reset state to zero, The size will be always 3 samples */
    memset(S->state, 0, 3U * sizeof(float32_t));
 800e91e:	687b      	ldr	r3, [r7, #4]
 800e920:	330c      	adds	r3, #12
 800e922:	220c      	movs	r2, #12
 800e924:	2100      	movs	r1, #0
 800e926:	4618      	mov	r0, r3
 800e928:	f000 fcc4 	bl	800f2b4 <memset>
  }

}
 800e92c:	bf00      	nop
 800e92e:	3708      	adds	r7, #8
 800e930:	46bd      	mov	sp, r7
 800e932:	bd80      	pop	{r7, pc}

0800e934 <arm_mat_add_f32>:
#else
arm_status arm_mat_add_f32(
  const arm_matrix_instance_f32 * pSrcA,
  const arm_matrix_instance_f32 * pSrcB,
        arm_matrix_instance_f32 * pDst)
{
 800e934:	b480      	push	{r7}
 800e936:	b08b      	sub	sp, #44	@ 0x2c
 800e938:	af00      	add	r7, sp, #0
 800e93a:	60f8      	str	r0, [r7, #12]
 800e93c:	60b9      	str	r1, [r7, #8]
 800e93e:	607a      	str	r2, [r7, #4]
  float32_t *pInA = pSrcA->pData;                /* input data matrix pointer A */
 800e940:	68fb      	ldr	r3, [r7, #12]
 800e942:	685b      	ldr	r3, [r3, #4]
 800e944:	627b      	str	r3, [r7, #36]	@ 0x24
  float32_t *pInB = pSrcB->pData;                /* input data matrix pointer B */
 800e946:	68bb      	ldr	r3, [r7, #8]
 800e948:	685b      	ldr	r3, [r3, #4]
 800e94a:	623b      	str	r3, [r7, #32]
  float32_t *pOut = pDst->pData;                 /* output data matrix pointer */
 800e94c:	687b      	ldr	r3, [r7, #4]
 800e94e:	685b      	ldr	r3, [r3, #4]
 800e950:	61fb      	str	r3, [r7, #28]

#endif /* #ifdef ARM_MATH_MATRIX_CHECK */

  {
    /* Total number of samples in input matrix */
    numSamples = (uint32_t) pSrcA->numRows * pSrcA->numCols;
 800e952:	68fb      	ldr	r3, [r7, #12]
 800e954:	881b      	ldrh	r3, [r3, #0]
 800e956:	461a      	mov	r2, r3
 800e958:	68fb      	ldr	r3, [r7, #12]
 800e95a:	885b      	ldrh	r3, [r3, #2]
 800e95c:	fb02 f303 	mul.w	r3, r2, r3
 800e960:	617b      	str	r3, [r7, #20]
    blkCnt = numSamples % 0x4U;

#else

    /* Initialize blkCnt with number of samples */
    blkCnt = numSamples;
 800e962:	697b      	ldr	r3, [r7, #20]
 800e964:	61bb      	str	r3, [r7, #24]

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

    while (blkCnt > 0U)
 800e966:	e013      	b.n	800e990 <arm_mat_add_f32+0x5c>
    {
      /* C(m,n) = A(m,n) + B(m,n) */

      /* Add and store result in destination buffer. */
      *pOut++ = *pInA++ + *pInB++;
 800e968:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e96a:	1d1a      	adds	r2, r3, #4
 800e96c:	627a      	str	r2, [r7, #36]	@ 0x24
 800e96e:	ed93 7a00 	vldr	s14, [r3]
 800e972:	6a3b      	ldr	r3, [r7, #32]
 800e974:	1d1a      	adds	r2, r3, #4
 800e976:	623a      	str	r2, [r7, #32]
 800e978:	edd3 7a00 	vldr	s15, [r3]
 800e97c:	69fb      	ldr	r3, [r7, #28]
 800e97e:	1d1a      	adds	r2, r3, #4
 800e980:	61fa      	str	r2, [r7, #28]
 800e982:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e986:	edc3 7a00 	vstr	s15, [r3]

      /* Decrement loop counter */
      blkCnt--;
 800e98a:	69bb      	ldr	r3, [r7, #24]
 800e98c:	3b01      	subs	r3, #1
 800e98e:	61bb      	str	r3, [r7, #24]
    while (blkCnt > 0U)
 800e990:	69bb      	ldr	r3, [r7, #24]
 800e992:	2b00      	cmp	r3, #0
 800e994:	d1e8      	bne.n	800e968 <arm_mat_add_f32+0x34>
    }

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 800e996:	2300      	movs	r3, #0
 800e998:	74fb      	strb	r3, [r7, #19]
  }

  /* Return to application */
  return (status);
 800e99a:	f997 3013 	ldrsb.w	r3, [r7, #19]
}
 800e99e:	4618      	mov	r0, r3
 800e9a0:	372c      	adds	r7, #44	@ 0x2c
 800e9a2:	46bd      	mov	sp, r7
 800e9a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9a8:	4770      	bx	lr

0800e9aa <arm_mat_init_f32>:
void arm_mat_init_f32(
  arm_matrix_instance_f32 * S,
  uint16_t nRows,
  uint16_t nColumns,
  float32_t * pData)
{
 800e9aa:	b480      	push	{r7}
 800e9ac:	b085      	sub	sp, #20
 800e9ae:	af00      	add	r7, sp, #0
 800e9b0:	60f8      	str	r0, [r7, #12]
 800e9b2:	607b      	str	r3, [r7, #4]
 800e9b4:	460b      	mov	r3, r1
 800e9b6:	817b      	strh	r3, [r7, #10]
 800e9b8:	4613      	mov	r3, r2
 800e9ba:	813b      	strh	r3, [r7, #8]
  /* Assign Number of Rows */
  S->numRows = nRows;
 800e9bc:	68fb      	ldr	r3, [r7, #12]
 800e9be:	897a      	ldrh	r2, [r7, #10]
 800e9c0:	801a      	strh	r2, [r3, #0]

  /* Assign Number of Columns */
  S->numCols = nColumns;
 800e9c2:	68fb      	ldr	r3, [r7, #12]
 800e9c4:	893a      	ldrh	r2, [r7, #8]
 800e9c6:	805a      	strh	r2, [r3, #2]

  /* Assign Data pointer */
  S->pData = pData;
 800e9c8:	68fb      	ldr	r3, [r7, #12]
 800e9ca:	687a      	ldr	r2, [r7, #4]
 800e9cc:	605a      	str	r2, [r3, #4]
}
 800e9ce:	bf00      	nop
 800e9d0:	3714      	adds	r7, #20
 800e9d2:	46bd      	mov	sp, r7
 800e9d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9d8:	4770      	bx	lr

0800e9da <arm_mat_inverse_f32>:
                   - \ref ARM_MATH_SINGULAR      : Input matrix is found to be singular (non-invertible)
 */
arm_status arm_mat_inverse_f32(
  const arm_matrix_instance_f32 * pSrc,
        arm_matrix_instance_f32 * pDst)
{
 800e9da:	b480      	push	{r7}
 800e9dc:	b0bb      	sub	sp, #236	@ 0xec
 800e9de:	af00      	add	r7, sp, #0
 800e9e0:	6078      	str	r0, [r7, #4]
 800e9e2:	6039      	str	r1, [r7, #0]
  float32_t *pIn = pSrc->pData;                  /* input data matrix pointer */
 800e9e4:	687b      	ldr	r3, [r7, #4]
 800e9e6:	685b      	ldr	r3, [r3, #4]
 800e9e8:	667b      	str	r3, [r7, #100]	@ 0x64
  float32_t *pOut = pDst->pData;                 /* output data matrix pointer */
 800e9ea:	683b      	ldr	r3, [r7, #0]
 800e9ec:	685b      	ldr	r3, [r3, #4]
 800e9ee:	663b      	str	r3, [r7, #96]	@ 0x60
  
  float32_t *pTmp;
  uint32_t numRows = pSrc->numRows;              /* Number of rows in the matrix  */
 800e9f0:	687b      	ldr	r3, [r7, #4]
 800e9f2:	881b      	ldrh	r3, [r3, #0]
 800e9f4:	65fb      	str	r3, [r7, #92]	@ 0x5c
  uint32_t numCols = pSrc->numCols;              /* Number of Cols in the matrix  */
 800e9f6:	687b      	ldr	r3, [r7, #4]
 800e9f8:	885b      	ldrh	r3, [r3, #2]
 800e9fa:	65bb      	str	r3, [r7, #88]	@ 0x58


  float32_t pivot = 0.0f, newPivot=0.0f;                /* Temporary input values  */
 800e9fc:	f04f 0300 	mov.w	r3, #0
 800ea00:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800ea04:	f04f 0300 	mov.w	r3, #0
 800ea08:	657b      	str	r3, [r7, #84]	@ 0x54
  uint32_t selectedRow,pivotRow,i, rowNb, rowCnt, flag = 0U, j,column;      /* loop counters */
 800ea0a:	2300      	movs	r3, #0
 800ea0c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
     *      8. Now an identical matrix is formed to the left of the bar(input matrix, pSrc).
     *         Therefore, the matrix to the right of the bar is our solution(pDst matrix, pDst).
     *----------------------------------------------------------------------------------------------------------------*/

    /* Working pointer for destination matrix */
    pTmp = pOut;
 800ea10:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ea12:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4

    /* Loop over the number of rows */
    rowCnt = numRows;
 800ea16:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ea18:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0

    /* Making the destination matrix as identity matrix */
    while (rowCnt > 0U)
 800ea1c:	e03b      	b.n	800ea96 <arm_mat_inverse_f32+0xbc>
    {
      /* Writing all zeroes in lower triangle of the destination matrix */
      j = numRows - rowCnt;
 800ea1e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800ea20:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800ea24:	1ad3      	subs	r3, r2, r3
 800ea26:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
      while (j > 0U)
 800ea2a:	e00c      	b.n	800ea46 <arm_mat_inverse_f32+0x6c>
      {
        *pTmp++ = 0.0f;
 800ea2c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ea30:	1d1a      	adds	r2, r3, #4
 800ea32:	f8c7 20e4 	str.w	r2, [r7, #228]	@ 0xe4
 800ea36:	f04f 0200 	mov.w	r2, #0
 800ea3a:	601a      	str	r2, [r3, #0]
        j--;
 800ea3c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800ea40:	3b01      	subs	r3, #1
 800ea42:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
      while (j > 0U)
 800ea46:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800ea4a:	2b00      	cmp	r3, #0
 800ea4c:	d1ee      	bne.n	800ea2c <arm_mat_inverse_f32+0x52>
      }

      /* Writing all ones in the diagonal of the destination matrix */
      *pTmp++ = 1.0f;
 800ea4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ea52:	1d1a      	adds	r2, r3, #4
 800ea54:	f8c7 20e4 	str.w	r2, [r7, #228]	@ 0xe4
 800ea58:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800ea5c:	601a      	str	r2, [r3, #0]

      /* Writing all zeroes in upper triangle of the destination matrix */
      j = rowCnt - 1U;
 800ea5e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800ea62:	3b01      	subs	r3, #1
 800ea64:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
      while (j > 0U)
 800ea68:	e00c      	b.n	800ea84 <arm_mat_inverse_f32+0xaa>
      {
        *pTmp++ = 0.0f;
 800ea6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ea6e:	1d1a      	adds	r2, r3, #4
 800ea70:	f8c7 20e4 	str.w	r2, [r7, #228]	@ 0xe4
 800ea74:	f04f 0200 	mov.w	r2, #0
 800ea78:	601a      	str	r2, [r3, #0]
        j--;
 800ea7a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800ea7e:	3b01      	subs	r3, #1
 800ea80:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
      while (j > 0U)
 800ea84:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800ea88:	2b00      	cmp	r3, #0
 800ea8a:	d1ee      	bne.n	800ea6a <arm_mat_inverse_f32+0x90>
      }

      /* Decrement loop counter */
      rowCnt--;
 800ea8c:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800ea90:	3b01      	subs	r3, #1
 800ea92:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    while (rowCnt > 0U)
 800ea96:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800ea9a:	2b00      	cmp	r3, #0
 800ea9c:	d1bf      	bne.n	800ea1e <arm_mat_inverse_f32+0x44>

    /* Loop over the number of columns of the input matrix.
       All the elements in each column are processed by the row operations */

    /* Index modifier to navigate through the columns */
    for(column = 0U; column < numCols; column++)
 800ea9e:	2300      	movs	r3, #0
 800eaa0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800eaa4:	e2c7      	b.n	800f036 <arm_mat_inverse_f32+0x65c>
      /* Check if the pivot element is zero..
       * If it is zero then interchange the row with non zero row below.
       * If there is no non zero element to replace in the rows below,
       * then the matrix is Singular. */

      pivotRow = column;
 800eaa6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800eaaa:	653b      	str	r3, [r7, #80]	@ 0x50

      /* Temporary variable to hold the pivot value */
      pTmp = ELEM(pSrc,column,column) ;
 800eaac:	687b      	ldr	r3, [r7, #4]
 800eaae:	685a      	ldr	r2, [r3, #4]
 800eab0:	687b      	ldr	r3, [r7, #4]
 800eab2:	885b      	ldrh	r3, [r3, #2]
 800eab4:	3301      	adds	r3, #1
 800eab6:	f8d7 10c4 	ldr.w	r1, [r7, #196]	@ 0xc4
 800eaba:	fb01 f303 	mul.w	r3, r1, r3
 800eabe:	009b      	lsls	r3, r3, #2
 800eac0:	4413      	add	r3, r2
 800eac2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
      pivot = *pTmp;
 800eac6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800eaca:	681b      	ldr	r3, [r3, #0]
 800eacc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
      selectedRow = column;
 800ead0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800ead4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

      /* Find maximum pivot in column */
      
        /* Loop over the number rows present below */

      for (rowNb = column+1; rowNb < numRows; rowNb++)
 800ead8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800eadc:	3301      	adds	r3, #1
 800eade:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800eae2:	e02c      	b.n	800eb3e <arm_mat_inverse_f32+0x164>
      {
          /* Update the input and destination pointers */
          pTmp = ELEM(pSrc,rowNb,column);
 800eae4:	687b      	ldr	r3, [r7, #4]
 800eae6:	685a      	ldr	r2, [r3, #4]
 800eae8:	687b      	ldr	r3, [r7, #4]
 800eaea:	885b      	ldrh	r3, [r3, #2]
 800eaec:	4619      	mov	r1, r3
 800eaee:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800eaf2:	fb03 f101 	mul.w	r1, r3, r1
 800eaf6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800eafa:	440b      	add	r3, r1
 800eafc:	009b      	lsls	r3, r3, #2
 800eafe:	4413      	add	r3, r2
 800eb00:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
          newPivot = *pTmp;
 800eb04:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800eb08:	681b      	ldr	r3, [r3, #0]
 800eb0a:	657b      	str	r3, [r7, #84]	@ 0x54
          if (fabsf(newPivot) > fabsf(pivot))
 800eb0c:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 800eb10:	eeb0 7ae7 	vabs.f32	s14, s15
 800eb14:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 800eb18:	eef0 7ae7 	vabs.f32	s15, s15
 800eb1c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800eb20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eb24:	dd06      	ble.n	800eb34 <arm_mat_inverse_f32+0x15a>
          {
            selectedRow = rowNb; 
 800eb26:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800eb2a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
            pivot = newPivot;
 800eb2e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800eb30:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
      for (rowNb = column+1; rowNb < numRows; rowNb++)
 800eb34:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800eb38:	3301      	adds	r3, #1
 800eb3a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800eb3e:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 800eb42:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800eb44:	429a      	cmp	r2, r3
 800eb46:	d3cd      	bcc.n	800eae4 <arm_mat_inverse_f32+0x10a>
          }
      }
        
      /* Check if there is a non zero pivot element to
       * replace in the rows below */
      if ((pivot != 0.0f) && (selectedRow != column))
 800eb48:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 800eb4c:	eef5 7a40 	vcmp.f32	s15, #0.0
 800eb50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eb54:	f000 809b 	beq.w	800ec8e <arm_mat_inverse_f32+0x2b4>
 800eb58:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800eb5c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800eb60:	429a      	cmp	r2, r3
 800eb62:	f000 8094 	beq.w	800ec8e <arm_mat_inverse_f32+0x2b4>
      {
            
            SWAP_ROWS_F32(pSrc,column, pivotRow,selectedRow);
 800eb66:	687b      	ldr	r3, [r7, #4]
 800eb68:	685b      	ldr	r3, [r3, #4]
 800eb6a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800eb6e:	687b      	ldr	r3, [r7, #4]
 800eb70:	685b      	ldr	r3, [r3, #4]
 800eb72:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800eb76:	687b      	ldr	r3, [r7, #4]
 800eb78:	885b      	ldrh	r3, [r3, #2]
 800eb7a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800eb7c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800eb7e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800eb82:	1ad3      	subs	r3, r2, r3
 800eb84:	64bb      	str	r3, [r7, #72]	@ 0x48
 800eb86:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800eb88:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800eb8a:	fb03 f202 	mul.w	r2, r3, r2
 800eb8e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800eb92:	4413      	add	r3, r2
 800eb94:	009b      	lsls	r3, r3, #2
 800eb96:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800eb9a:	4413      	add	r3, r2
 800eb9c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800eba0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800eba2:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800eba6:	fb03 f202 	mul.w	r2, r3, r2
 800ebaa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800ebae:	4413      	add	r3, r2
 800ebb0:	009b      	lsls	r3, r3, #2
 800ebb2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800ebb6:	4413      	add	r3, r2
 800ebb8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800ebbc:	2300      	movs	r3, #0
 800ebbe:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800ebc2:	e018      	b.n	800ebf6 <arm_mat_inverse_f32+0x21c>
 800ebc4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800ebc8:	681b      	ldr	r3, [r3, #0]
 800ebca:	63bb      	str	r3, [r7, #56]	@ 0x38
 800ebcc:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800ebd0:	1d1a      	adds	r2, r3, #4
 800ebd2:	f8c7 20b8 	str.w	r2, [r7, #184]	@ 0xb8
 800ebd6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800ebda:	6812      	ldr	r2, [r2, #0]
 800ebdc:	601a      	str	r2, [r3, #0]
 800ebde:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800ebe2:	1d1a      	adds	r2, r3, #4
 800ebe4:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 800ebe8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ebea:	601a      	str	r2, [r3, #0]
 800ebec:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800ebf0:	3301      	adds	r3, #1
 800ebf2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800ebf6:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 800ebfa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ebfc:	429a      	cmp	r2, r3
 800ebfe:	dbe1      	blt.n	800ebc4 <arm_mat_inverse_f32+0x1ea>
            SWAP_ROWS_F32(pDst,0, pivotRow,selectedRow);
 800ec00:	683b      	ldr	r3, [r7, #0]
 800ec02:	685b      	ldr	r3, [r3, #4]
 800ec04:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800ec08:	683b      	ldr	r3, [r7, #0]
 800ec0a:	685b      	ldr	r3, [r3, #4]
 800ec0c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800ec10:	683b      	ldr	r3, [r7, #0]
 800ec12:	885b      	ldrh	r3, [r3, #2]
 800ec14:	647b      	str	r3, [r7, #68]	@ 0x44
 800ec16:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ec18:	643b      	str	r3, [r7, #64]	@ 0x40
 800ec1a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ec1c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800ec1e:	fb02 f303 	mul.w	r3, r2, r3
 800ec22:	009b      	lsls	r3, r3, #2
 800ec24:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800ec28:	4413      	add	r3, r2
 800ec2a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800ec2e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ec30:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800ec34:	fb02 f303 	mul.w	r3, r2, r3
 800ec38:	009b      	lsls	r3, r3, #2
 800ec3a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800ec3e:	4413      	add	r3, r2
 800ec40:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800ec44:	2300      	movs	r3, #0
 800ec46:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800ec4a:	e018      	b.n	800ec7e <arm_mat_inverse_f32+0x2a4>
 800ec4c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ec50:	681b      	ldr	r3, [r3, #0]
 800ec52:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ec54:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ec58:	1d1a      	adds	r2, r3, #4
 800ec5a:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800ec5e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800ec62:	6812      	ldr	r2, [r2, #0]
 800ec64:	601a      	str	r2, [r3, #0]
 800ec66:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800ec6a:	1d1a      	adds	r2, r3, #4
 800ec6c:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800ec70:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800ec72:	601a      	str	r2, [r3, #0]
 800ec74:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800ec78:	3301      	adds	r3, #1
 800ec7a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800ec7e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800ec82:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ec84:	429a      	cmp	r2, r3
 800ec86:	dbe1      	blt.n	800ec4c <arm_mat_inverse_f32+0x272>

    
            /* Flag to indicate whether exchange is done or not */
            flag = 1U;
 800ec88:	2301      	movs	r3, #1
 800ec8a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc

      
      

      /* Update the status if the matrix is singular */
      if ((flag != 1U) && (pivot == 0.0f))
 800ec8e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800ec92:	2b01      	cmp	r3, #1
 800ec94:	d009      	beq.n	800ecaa <arm_mat_inverse_f32+0x2d0>
 800ec96:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 800ec9a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800ec9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eca2:	d102      	bne.n	800ecaa <arm_mat_inverse_f32+0x2d0>
      {
        return ARM_MATH_SINGULAR;
 800eca4:	f06f 0304 	mvn.w	r3, #4
 800eca8:	e208      	b.n	800f0bc <arm_mat_inverse_f32+0x6e2>
      }

     
      /* Pivot element of the row */
      pivot = 1.0f / pivot;
 800ecaa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ecae:	ed97 7a38 	vldr	s14, [r7, #224]	@ 0xe0
 800ecb2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ecb6:	edc7 7a38 	vstr	s15, [r7, #224]	@ 0xe0

      SCALE_ROW_F32(pSrc,column,pivot,pivotRow);
 800ecba:	687b      	ldr	r3, [r7, #4]
 800ecbc:	685b      	ldr	r3, [r3, #4]
 800ecbe:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800ecc2:	687b      	ldr	r3, [r7, #4]
 800ecc4:	885b      	ldrh	r3, [r3, #2]
 800ecc6:	637b      	str	r3, [r7, #52]	@ 0x34
 800ecc8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ecca:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800ecce:	1ad3      	subs	r3, r2, r3
 800ecd0:	633b      	str	r3, [r7, #48]	@ 0x30
 800ecd2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ecd4:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800ecd6:	fb03 f202 	mul.w	r2, r3, r2
 800ecda:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800ecde:	4413      	add	r3, r2
 800ece0:	009b      	lsls	r3, r3, #2
 800ece2:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 800ece6:	4413      	add	r3, r2
 800ece8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800ecec:	2300      	movs	r3, #0
 800ecee:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800ecf2:	e011      	b.n	800ed18 <arm_mat_inverse_f32+0x33e>
 800ecf4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800ecf8:	1d1a      	adds	r2, r3, #4
 800ecfa:	f8c7 20a0 	str.w	r2, [r7, #160]	@ 0xa0
 800ecfe:	ed93 7a00 	vldr	s14, [r3]
 800ed02:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 800ed06:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ed0a:	edc3 7a00 	vstr	s15, [r3]
 800ed0e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800ed12:	3301      	adds	r3, #1
 800ed14:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800ed18:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 800ed1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ed1e:	429a      	cmp	r2, r3
 800ed20:	dbe8      	blt.n	800ecf4 <arm_mat_inverse_f32+0x31a>
      SCALE_ROW_F32(pDst,0,pivot,pivotRow);
 800ed22:	683b      	ldr	r3, [r7, #0]
 800ed24:	685b      	ldr	r3, [r3, #4]
 800ed26:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800ed2a:	683b      	ldr	r3, [r7, #0]
 800ed2c:	885b      	ldrh	r3, [r3, #2]
 800ed2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ed30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ed32:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ed34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ed36:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800ed38:	fb02 f303 	mul.w	r3, r2, r3
 800ed3c:	009b      	lsls	r3, r3, #2
 800ed3e:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800ed42:	4413      	add	r3, r2
 800ed44:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800ed48:	2300      	movs	r3, #0
 800ed4a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800ed4e:	e011      	b.n	800ed74 <arm_mat_inverse_f32+0x39a>
 800ed50:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800ed54:	1d1a      	adds	r2, r3, #4
 800ed56:	f8c7 2098 	str.w	r2, [r7, #152]	@ 0x98
 800ed5a:	ed93 7a00 	vldr	s14, [r3]
 800ed5e:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 800ed62:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ed66:	edc3 7a00 	vstr	s15, [r3]
 800ed6a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800ed6e:	3301      	adds	r3, #1
 800ed70:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800ed74:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 800ed78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ed7a:	429a      	cmp	r2, r3
 800ed7c:	dbe8      	blt.n	800ed50 <arm_mat_inverse_f32+0x376>

      
      /* Replace the rows with the sum of that row and a multiple of row i
       * so that each new element in column i above row i is zero.*/

      rowNb = 0;
 800ed7e:	2300      	movs	r3, #0
 800ed80:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      for (;rowNb < pivotRow; rowNb++)
 800ed84:	e0ae      	b.n	800eee4 <arm_mat_inverse_f32+0x50a>
      {
           pTmp = ELEM(pSrc,rowNb,column) ;
 800ed86:	687b      	ldr	r3, [r7, #4]
 800ed88:	685a      	ldr	r2, [r3, #4]
 800ed8a:	687b      	ldr	r3, [r7, #4]
 800ed8c:	885b      	ldrh	r3, [r3, #2]
 800ed8e:	4619      	mov	r1, r3
 800ed90:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800ed94:	fb03 f101 	mul.w	r1, r3, r1
 800ed98:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800ed9c:	440b      	add	r3, r1
 800ed9e:	009b      	lsls	r3, r3, #2
 800eda0:	4413      	add	r3, r2
 800eda2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
           pivot = *pTmp;
 800eda6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800edaa:	681b      	ldr	r3, [r3, #0]
 800edac:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0

           MAS_ROW_F32(column,pSrc,rowNb,pivot,pSrc,pivotRow);
 800edb0:	687b      	ldr	r3, [r7, #4]
 800edb2:	685b      	ldr	r3, [r3, #4]
 800edb4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800edb8:	687b      	ldr	r3, [r7, #4]
 800edba:	685b      	ldr	r3, [r3, #4]
 800edbc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800edc0:	687b      	ldr	r3, [r7, #4]
 800edc2:	885b      	ldrh	r3, [r3, #2]
 800edc4:	617b      	str	r3, [r7, #20]
 800edc6:	697a      	ldr	r2, [r7, #20]
 800edc8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800edcc:	1ad3      	subs	r3, r2, r3
 800edce:	613b      	str	r3, [r7, #16]
 800edd0:	697b      	ldr	r3, [r7, #20]
 800edd2:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 800edd6:	fb03 f202 	mul.w	r2, r3, r2
 800edda:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800edde:	4413      	add	r3, r2
 800ede0:	009b      	lsls	r3, r3, #2
 800ede2:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 800ede6:	4413      	add	r3, r2
 800ede8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800edec:	697b      	ldr	r3, [r7, #20]
 800edee:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800edf0:	fb03 f202 	mul.w	r2, r3, r2
 800edf4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800edf8:	4413      	add	r3, r2
 800edfa:	009b      	lsls	r3, r3, #2
 800edfc:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 800ee00:	4413      	add	r3, r2
 800ee02:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800ee06:	2300      	movs	r3, #0
 800ee08:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800ee0c:	e01a      	b.n	800ee44 <arm_mat_inverse_f32+0x46a>
 800ee0e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800ee12:	1d1a      	adds	r2, r3, #4
 800ee14:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800ee18:	ed93 7a00 	vldr	s14, [r3]
 800ee1c:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 800ee20:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ee24:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800ee28:	1d1a      	adds	r2, r3, #4
 800ee2a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 800ee2e:	ed93 7a00 	vldr	s14, [r3]
 800ee32:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ee36:	edc3 7a00 	vstr	s15, [r3]
 800ee3a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800ee3e:	3301      	adds	r3, #1
 800ee40:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800ee44:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800ee48:	693b      	ldr	r3, [r7, #16]
 800ee4a:	429a      	cmp	r2, r3
 800ee4c:	dbdf      	blt.n	800ee0e <arm_mat_inverse_f32+0x434>
           MAS_ROW_F32(0     ,pDst,rowNb,pivot,pDst,pivotRow);
 800ee4e:	683b      	ldr	r3, [r7, #0]
 800ee50:	685b      	ldr	r3, [r3, #4]
 800ee52:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800ee56:	683b      	ldr	r3, [r7, #0]
 800ee58:	685b      	ldr	r3, [r3, #4]
 800ee5a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800ee5e:	683b      	ldr	r3, [r7, #0]
 800ee60:	885b      	ldrh	r3, [r3, #2]
 800ee62:	60fb      	str	r3, [r7, #12]
 800ee64:	68fb      	ldr	r3, [r7, #12]
 800ee66:	60bb      	str	r3, [r7, #8]
 800ee68:	68fb      	ldr	r3, [r7, #12]
 800ee6a:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 800ee6e:	fb02 f303 	mul.w	r3, r2, r3
 800ee72:	009b      	lsls	r3, r3, #2
 800ee74:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800ee78:	4413      	add	r3, r2
 800ee7a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800ee7e:	68fb      	ldr	r3, [r7, #12]
 800ee80:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800ee82:	fb02 f303 	mul.w	r3, r2, r3
 800ee86:	009b      	lsls	r3, r3, #2
 800ee88:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800ee8c:	4413      	add	r3, r2
 800ee8e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800ee92:	2300      	movs	r3, #0
 800ee94:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800ee98:	e01a      	b.n	800eed0 <arm_mat_inverse_f32+0x4f6>
 800ee9a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800ee9e:	1d1a      	adds	r2, r3, #4
 800eea0:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800eea4:	ed93 7a00 	vldr	s14, [r3]
 800eea8:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 800eeac:	ee67 7a27 	vmul.f32	s15, s14, s15
 800eeb0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800eeb4:	1d1a      	adds	r2, r3, #4
 800eeb6:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 800eeba:	ed93 7a00 	vldr	s14, [r3]
 800eebe:	ee77 7a67 	vsub.f32	s15, s14, s15
 800eec2:	edc3 7a00 	vstr	s15, [r3]
 800eec6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800eeca:	3301      	adds	r3, #1
 800eecc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800eed0:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800eed4:	68bb      	ldr	r3, [r7, #8]
 800eed6:	429a      	cmp	r2, r3
 800eed8:	dbdf      	blt.n	800ee9a <arm_mat_inverse_f32+0x4c0>
      for (;rowNb < pivotRow; rowNb++)
 800eeda:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800eede:	3301      	adds	r3, #1
 800eee0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800eee4:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 800eee8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800eeea:	429a      	cmp	r2, r3
 800eeec:	f4ff af4b 	bcc.w	800ed86 <arm_mat_inverse_f32+0x3ac>


      }

      for (rowNb = pivotRow + 1; rowNb < numRows; rowNb++)
 800eef0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800eef2:	3301      	adds	r3, #1
 800eef4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800eef8:	e092      	b.n	800f020 <arm_mat_inverse_f32+0x646>
      {
           pTmp = ELEM(pSrc,rowNb,column) ;
 800eefa:	687b      	ldr	r3, [r7, #4]
 800eefc:	685a      	ldr	r2, [r3, #4]
 800eefe:	687b      	ldr	r3, [r7, #4]
 800ef00:	885b      	ldrh	r3, [r3, #2]
 800ef02:	4619      	mov	r1, r3
 800ef04:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800ef08:	fb03 f101 	mul.w	r1, r3, r1
 800ef0c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800ef10:	440b      	add	r3, r1
 800ef12:	009b      	lsls	r3, r3, #2
 800ef14:	4413      	add	r3, r2
 800ef16:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
           pivot = *pTmp;
 800ef1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ef1e:	681b      	ldr	r3, [r3, #0]
 800ef20:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0

           MAS_ROW_F32(column,pSrc,rowNb,pivot,pSrc,pivotRow);
 800ef24:	687b      	ldr	r3, [r7, #4]
 800ef26:	685b      	ldr	r3, [r3, #4]
 800ef28:	67bb      	str	r3, [r7, #120]	@ 0x78
 800ef2a:	687b      	ldr	r3, [r7, #4]
 800ef2c:	685b      	ldr	r3, [r3, #4]
 800ef2e:	677b      	str	r3, [r7, #116]	@ 0x74
 800ef30:	687b      	ldr	r3, [r7, #4]
 800ef32:	885b      	ldrh	r3, [r3, #2]
 800ef34:	627b      	str	r3, [r7, #36]	@ 0x24
 800ef36:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ef38:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800ef3c:	1ad3      	subs	r3, r2, r3
 800ef3e:	623b      	str	r3, [r7, #32]
 800ef40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ef42:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 800ef46:	fb03 f202 	mul.w	r2, r3, r2
 800ef4a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800ef4e:	4413      	add	r3, r2
 800ef50:	009b      	lsls	r3, r3, #2
 800ef52:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800ef54:	4413      	add	r3, r2
 800ef56:	67bb      	str	r3, [r7, #120]	@ 0x78
 800ef58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ef5a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800ef5c:	fb03 f202 	mul.w	r2, r3, r2
 800ef60:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800ef64:	4413      	add	r3, r2
 800ef66:	009b      	lsls	r3, r3, #2
 800ef68:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800ef6a:	4413      	add	r3, r2
 800ef6c:	677b      	str	r3, [r7, #116]	@ 0x74
 800ef6e:	2300      	movs	r3, #0
 800ef70:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800ef72:	e014      	b.n	800ef9e <arm_mat_inverse_f32+0x5c4>
 800ef74:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ef76:	1d1a      	adds	r2, r3, #4
 800ef78:	677a      	str	r2, [r7, #116]	@ 0x74
 800ef7a:	ed93 7a00 	vldr	s14, [r3]
 800ef7e:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 800ef82:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ef86:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ef88:	1d1a      	adds	r2, r3, #4
 800ef8a:	67ba      	str	r2, [r7, #120]	@ 0x78
 800ef8c:	ed93 7a00 	vldr	s14, [r3]
 800ef90:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ef94:	edc3 7a00 	vstr	s15, [r3]
 800ef98:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800ef9a:	3301      	adds	r3, #1
 800ef9c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800ef9e:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800efa0:	6a3b      	ldr	r3, [r7, #32]
 800efa2:	429a      	cmp	r2, r3
 800efa4:	dbe6      	blt.n	800ef74 <arm_mat_inverse_f32+0x59a>
           MAS_ROW_F32(0     ,pDst,rowNb,pivot,pDst,pivotRow);
 800efa6:	683b      	ldr	r3, [r7, #0]
 800efa8:	685b      	ldr	r3, [r3, #4]
 800efaa:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800efac:	683b      	ldr	r3, [r7, #0]
 800efae:	685b      	ldr	r3, [r3, #4]
 800efb0:	66bb      	str	r3, [r7, #104]	@ 0x68
 800efb2:	683b      	ldr	r3, [r7, #0]
 800efb4:	885b      	ldrh	r3, [r3, #2]
 800efb6:	61fb      	str	r3, [r7, #28]
 800efb8:	69fb      	ldr	r3, [r7, #28]
 800efba:	61bb      	str	r3, [r7, #24]
 800efbc:	69fb      	ldr	r3, [r7, #28]
 800efbe:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 800efc2:	fb02 f303 	mul.w	r3, r2, r3
 800efc6:	009b      	lsls	r3, r3, #2
 800efc8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800efca:	4413      	add	r3, r2
 800efcc:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800efce:	69fb      	ldr	r3, [r7, #28]
 800efd0:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800efd2:	fb02 f303 	mul.w	r3, r2, r3
 800efd6:	009b      	lsls	r3, r3, #2
 800efd8:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800efda:	4413      	add	r3, r2
 800efdc:	66bb      	str	r3, [r7, #104]	@ 0x68
 800efde:	2300      	movs	r3, #0
 800efe0:	673b      	str	r3, [r7, #112]	@ 0x70
 800efe2:	e014      	b.n	800f00e <arm_mat_inverse_f32+0x634>
 800efe4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800efe6:	1d1a      	adds	r2, r3, #4
 800efe8:	66ba      	str	r2, [r7, #104]	@ 0x68
 800efea:	ed93 7a00 	vldr	s14, [r3]
 800efee:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 800eff2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800eff6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800eff8:	1d1a      	adds	r2, r3, #4
 800effa:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800effc:	ed93 7a00 	vldr	s14, [r3]
 800f000:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f004:	edc3 7a00 	vstr	s15, [r3]
 800f008:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800f00a:	3301      	adds	r3, #1
 800f00c:	673b      	str	r3, [r7, #112]	@ 0x70
 800f00e:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800f010:	69bb      	ldr	r3, [r7, #24]
 800f012:	429a      	cmp	r2, r3
 800f014:	dbe6      	blt.n	800efe4 <arm_mat_inverse_f32+0x60a>
      for (rowNb = pivotRow + 1; rowNb < numRows; rowNb++)
 800f016:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800f01a:	3301      	adds	r3, #1
 800f01c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800f020:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 800f024:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f026:	429a      	cmp	r2, r3
 800f028:	f4ff af67 	bcc.w	800eefa <arm_mat_inverse_f32+0x520>
    for(column = 0U; column < numCols; column++)
 800f02c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800f030:	3301      	adds	r3, #1
 800f032:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800f036:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800f03a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800f03c:	429a      	cmp	r2, r3
 800f03e:	f4ff ad32 	bcc.w	800eaa6 <arm_mat_inverse_f32+0xcc>
      }

    }

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 800f042:	2300      	movs	r3, #0
 800f044:	f887 30c3 	strb.w	r3, [r7, #195]	@ 0xc3

    if ((flag != 1U) && (pivot == 0.0f))
 800f048:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800f04c:	2b01      	cmp	r3, #1
 800f04e:	d033      	beq.n	800f0b8 <arm_mat_inverse_f32+0x6de>
 800f050:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 800f054:	eef5 7a40 	vcmp.f32	s15, #0.0
 800f058:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f05c:	d12c      	bne.n	800f0b8 <arm_mat_inverse_f32+0x6de>
    {
      pIn = pSrc->pData;
 800f05e:	687b      	ldr	r3, [r7, #4]
 800f060:	685b      	ldr	r3, [r3, #4]
 800f062:	667b      	str	r3, [r7, #100]	@ 0x64
      for (i = 0; i < numRows * numCols; i++)
 800f064:	2300      	movs	r3, #0
 800f066:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800f06a:	e010      	b.n	800f08e <arm_mat_inverse_f32+0x6b4>
      {
        if (pIn[i] != 0.0f)
 800f06c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800f070:	009b      	lsls	r3, r3, #2
 800f072:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800f074:	4413      	add	r3, r2
 800f076:	edd3 7a00 	vldr	s15, [r3]
 800f07a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800f07e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f082:	d10d      	bne.n	800f0a0 <arm_mat_inverse_f32+0x6c6>
      for (i = 0; i < numRows * numCols; i++)
 800f084:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800f088:	3301      	adds	r3, #1
 800f08a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800f08e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f090:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800f092:	fb02 f303 	mul.w	r3, r2, r3
 800f096:	f8d7 20d8 	ldr.w	r2, [r7, #216]	@ 0xd8
 800f09a:	429a      	cmp	r2, r3
 800f09c:	d3e6      	bcc.n	800f06c <arm_mat_inverse_f32+0x692>
 800f09e:	e000      	b.n	800f0a2 <arm_mat_inverse_f32+0x6c8>
            break;
 800f0a0:	bf00      	nop
      }

      if (i == numRows * numCols)
 800f0a2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f0a4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800f0a6:	fb02 f303 	mul.w	r3, r2, r3
 800f0aa:	f8d7 20d8 	ldr.w	r2, [r7, #216]	@ 0xd8
 800f0ae:	429a      	cmp	r2, r3
 800f0b0:	d102      	bne.n	800f0b8 <arm_mat_inverse_f32+0x6de>
        status = ARM_MATH_SINGULAR;
 800f0b2:	23fb      	movs	r3, #251	@ 0xfb
 800f0b4:	f887 30c3 	strb.w	r3, [r7, #195]	@ 0xc3
    }
  }

  /* Return to application */
  return (status);
 800f0b8:	f997 30c3 	ldrsb.w	r3, [r7, #195]	@ 0xc3
}
 800f0bc:	4618      	mov	r0, r3
 800f0be:	37ec      	adds	r7, #236	@ 0xec
 800f0c0:	46bd      	mov	sp, r7
 800f0c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0c6:	4770      	bx	lr

0800f0c8 <arm_mat_mult_f32>:
 */
arm_status arm_mat_mult_f32(
  const arm_matrix_instance_f32 * pSrcA,
  const arm_matrix_instance_f32 * pSrcB,
        arm_matrix_instance_f32 * pDst)
{
 800f0c8:	b480      	push	{r7}
 800f0ca:	b093      	sub	sp, #76	@ 0x4c
 800f0cc:	af00      	add	r7, sp, #0
 800f0ce:	60f8      	str	r0, [r7, #12]
 800f0d0:	60b9      	str	r1, [r7, #8]
 800f0d2:	607a      	str	r2, [r7, #4]
  float32_t *pIn1 = pSrcA->pData;                /* Input data matrix pointer A */
 800f0d4:	68fb      	ldr	r3, [r7, #12]
 800f0d6:	685b      	ldr	r3, [r3, #4]
 800f0d8:	647b      	str	r3, [r7, #68]	@ 0x44
  float32_t *pIn2 = pSrcB->pData;                /* Input data matrix pointer B */
 800f0da:	68bb      	ldr	r3, [r7, #8]
 800f0dc:	685b      	ldr	r3, [r3, #4]
 800f0de:	643b      	str	r3, [r7, #64]	@ 0x40
  float32_t *pInA = pSrcA->pData;                /* Input data matrix pointer A */
 800f0e0:	68fb      	ldr	r3, [r7, #12]
 800f0e2:	685b      	ldr	r3, [r3, #4]
 800f0e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  float32_t *pInB = pSrcB->pData;                /* Input data matrix pointer B */
 800f0e6:	68bb      	ldr	r3, [r7, #8]
 800f0e8:	685b      	ldr	r3, [r3, #4]
 800f0ea:	623b      	str	r3, [r7, #32]
  float32_t *pOut = pDst->pData;                 /* Output data matrix pointer */
 800f0ec:	687b      	ldr	r3, [r7, #4]
 800f0ee:	685b      	ldr	r3, [r3, #4]
 800f0f0:	61fb      	str	r3, [r7, #28]
  float32_t *px;                                 /* Temporary output data matrix pointer */
  float32_t sum;                                 /* Accumulator */
  uint16_t numRowsA = pSrcA->numRows;            /* Number of rows of input matrix A */
 800f0f2:	68fb      	ldr	r3, [r7, #12]
 800f0f4:	881b      	ldrh	r3, [r3, #0]
 800f0f6:	837b      	strh	r3, [r7, #26]
  uint16_t numColsB = pSrcB->numCols;            /* Number of columns of input matrix B */
 800f0f8:	68bb      	ldr	r3, [r7, #8]
 800f0fa:	885b      	ldrh	r3, [r3, #2]
 800f0fc:	833b      	strh	r3, [r7, #24]
  uint16_t numColsA = pSrcA->numCols;            /* Number of columns of input matrix A */
 800f0fe:	68fb      	ldr	r3, [r7, #12]
 800f100:	885b      	ldrh	r3, [r3, #2]
 800f102:	82fb      	strh	r3, [r7, #22]
  uint32_t col, i = 0U, row = numRowsA, colCnt;  /* Loop counters */
 800f104:	2300      	movs	r3, #0
 800f106:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f108:	8b7b      	ldrh	r3, [r7, #26]
 800f10a:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* The following loop performs the dot-product of each row in pSrcA with each column in pSrcB */
    /* row loop */
    do
    {
      /* Output pointer is set to starting address of row being processed */
      px = pOut + i;
 800f10c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f10e:	009b      	lsls	r3, r3, #2
 800f110:	69fa      	ldr	r2, [r7, #28]
 800f112:	4413      	add	r3, r2
 800f114:	63bb      	str	r3, [r7, #56]	@ 0x38

      /* For every row wise process, column loop counter is to be initiated */
      col = numColsB;
 800f116:	8b3b      	ldrh	r3, [r7, #24]
 800f118:	633b      	str	r3, [r7, #48]	@ 0x30

      /* For every row wise process, pIn2 pointer is set to starting address of pSrcB data */
      pIn2 = pSrcB->pData;
 800f11a:	68bb      	ldr	r3, [r7, #8]
 800f11c:	685b      	ldr	r3, [r3, #4]
 800f11e:	643b      	str	r3, [r7, #64]	@ 0x40

      /* column loop */
      do
      {
        /* Set the variable sum, that acts as accumulator, to zero */
        sum = 0.0f;
 800f120:	f04f 0300 	mov.w	r3, #0
 800f124:	637b      	str	r3, [r7, #52]	@ 0x34

        /* Initialize pointer pIn1 to point to starting address of column being processed */
        pIn1 = pInA;
 800f126:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f128:	647b      	str	r3, [r7, #68]	@ 0x44
        colCnt = numColsA % 0x4U;

#else

        /* Initialize cntCnt with number of columns */
        colCnt = numColsA;
 800f12a:	8afb      	ldrh	r3, [r7, #22]
 800f12c:	627b      	str	r3, [r7, #36]	@ 0x24

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

        while (colCnt > 0U)
 800f12e:	e017      	b.n	800f160 <arm_mat_mult_f32+0x98>
        {
          /* c(m,p) = a(m,1) * b(1,p) + a(m,2) * b(2,p) + .... + a(m,n) * b(n,p) */

          /* Perform the multiply-accumulates */
          sum += *pIn1++ * *pIn2;
 800f130:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f132:	1d1a      	adds	r2, r3, #4
 800f134:	647a      	str	r2, [r7, #68]	@ 0x44
 800f136:	ed93 7a00 	vldr	s14, [r3]
 800f13a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f13c:	edd3 7a00 	vldr	s15, [r3]
 800f140:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f144:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 800f148:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f14c:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
          pIn2 += numColsB;
 800f150:	8b3b      	ldrh	r3, [r7, #24]
 800f152:	009b      	lsls	r3, r3, #2
 800f154:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800f156:	4413      	add	r3, r2
 800f158:	643b      	str	r3, [r7, #64]	@ 0x40

          /* Decrement loop counter */
          colCnt--;
 800f15a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f15c:	3b01      	subs	r3, #1
 800f15e:	627b      	str	r3, [r7, #36]	@ 0x24
        while (colCnt > 0U)
 800f160:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f162:	2b00      	cmp	r3, #0
 800f164:	d1e4      	bne.n	800f130 <arm_mat_mult_f32+0x68>
        }

        /* Store result in destination buffer */
        *px++ = sum;
 800f166:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f168:	1d1a      	adds	r2, r3, #4
 800f16a:	63ba      	str	r2, [r7, #56]	@ 0x38
 800f16c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f16e:	601a      	str	r2, [r3, #0]

        /* Decrement column loop counter */
        col--;
 800f170:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f172:	3b01      	subs	r3, #1
 800f174:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Update pointer pIn2 to point to starting address of next column */
        pIn2 = pInB + (numColsB - col);
 800f176:	8b3a      	ldrh	r2, [r7, #24]
 800f178:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f17a:	1ad3      	subs	r3, r2, r3
 800f17c:	009b      	lsls	r3, r3, #2
 800f17e:	6a3a      	ldr	r2, [r7, #32]
 800f180:	4413      	add	r3, r2
 800f182:	643b      	str	r3, [r7, #64]	@ 0x40

      } while (col > 0U);
 800f184:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f186:	2b00      	cmp	r3, #0
 800f188:	d1ca      	bne.n	800f120 <arm_mat_mult_f32+0x58>

      /* Update pointer pInA to point to starting address of next row */
      i = i + numColsB;
 800f18a:	8b3b      	ldrh	r3, [r7, #24]
 800f18c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f18e:	4413      	add	r3, r2
 800f190:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pInA = pInA + numColsA;
 800f192:	8afb      	ldrh	r3, [r7, #22]
 800f194:	009b      	lsls	r3, r3, #2
 800f196:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800f198:	4413      	add	r3, r2
 800f19a:	63fb      	str	r3, [r7, #60]	@ 0x3c

      /* Decrement row loop counter */
      row--;
 800f19c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f19e:	3b01      	subs	r3, #1
 800f1a0:	62bb      	str	r3, [r7, #40]	@ 0x28

    } while (row > 0U);
 800f1a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f1a4:	2b00      	cmp	r3, #0
 800f1a6:	d1b1      	bne.n	800f10c <arm_mat_mult_f32+0x44>

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 800f1a8:	2300      	movs	r3, #0
 800f1aa:	757b      	strb	r3, [r7, #21]
  }

  /* Return to application */
  return (status);
 800f1ac:	f997 3015 	ldrsb.w	r3, [r7, #21]
}
 800f1b0:	4618      	mov	r0, r3
 800f1b2:	374c      	adds	r7, #76	@ 0x4c
 800f1b4:	46bd      	mov	sp, r7
 800f1b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1ba:	4770      	bx	lr

0800f1bc <arm_mat_sub_f32>:
#else
arm_status arm_mat_sub_f32(
  const arm_matrix_instance_f32 * pSrcA,
  const arm_matrix_instance_f32 * pSrcB,
        arm_matrix_instance_f32 * pDst)
{
 800f1bc:	b480      	push	{r7}
 800f1be:	b08b      	sub	sp, #44	@ 0x2c
 800f1c0:	af00      	add	r7, sp, #0
 800f1c2:	60f8      	str	r0, [r7, #12]
 800f1c4:	60b9      	str	r1, [r7, #8]
 800f1c6:	607a      	str	r2, [r7, #4]
  float32_t *pInA = pSrcA->pData;                /* input data matrix pointer A */
 800f1c8:	68fb      	ldr	r3, [r7, #12]
 800f1ca:	685b      	ldr	r3, [r3, #4]
 800f1cc:	627b      	str	r3, [r7, #36]	@ 0x24
  float32_t *pInB = pSrcB->pData;                /* input data matrix pointer B */
 800f1ce:	68bb      	ldr	r3, [r7, #8]
 800f1d0:	685b      	ldr	r3, [r3, #4]
 800f1d2:	623b      	str	r3, [r7, #32]
  float32_t *pOut = pDst->pData;                 /* output data matrix pointer */
 800f1d4:	687b      	ldr	r3, [r7, #4]
 800f1d6:	685b      	ldr	r3, [r3, #4]
 800f1d8:	61fb      	str	r3, [r7, #28]

#endif /* #ifdef ARM_MATH_MATRIX_CHECK */

  {
    /* Total number of samples in input matrix */
    numSamples = (uint32_t) pSrcA->numRows * pSrcA->numCols;
 800f1da:	68fb      	ldr	r3, [r7, #12]
 800f1dc:	881b      	ldrh	r3, [r3, #0]
 800f1de:	461a      	mov	r2, r3
 800f1e0:	68fb      	ldr	r3, [r7, #12]
 800f1e2:	885b      	ldrh	r3, [r3, #2]
 800f1e4:	fb02 f303 	mul.w	r3, r2, r3
 800f1e8:	617b      	str	r3, [r7, #20]
    blkCnt = numSamples % 0x4U;

#else

    /* Initialize blkCnt with number of samples */
    blkCnt = numSamples;
 800f1ea:	697b      	ldr	r3, [r7, #20]
 800f1ec:	61bb      	str	r3, [r7, #24]

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

    while (blkCnt > 0U)
 800f1ee:	e013      	b.n	800f218 <arm_mat_sub_f32+0x5c>
    {
      /* C(m,n) = A(m,n) - B(m,n) */

      /* Subtract and store result in destination buffer. */
      *pOut++ = (*pInA++) - (*pInB++);
 800f1f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f1f2:	1d1a      	adds	r2, r3, #4
 800f1f4:	627a      	str	r2, [r7, #36]	@ 0x24
 800f1f6:	ed93 7a00 	vldr	s14, [r3]
 800f1fa:	6a3b      	ldr	r3, [r7, #32]
 800f1fc:	1d1a      	adds	r2, r3, #4
 800f1fe:	623a      	str	r2, [r7, #32]
 800f200:	edd3 7a00 	vldr	s15, [r3]
 800f204:	69fb      	ldr	r3, [r7, #28]
 800f206:	1d1a      	adds	r2, r3, #4
 800f208:	61fa      	str	r2, [r7, #28]
 800f20a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f20e:	edc3 7a00 	vstr	s15, [r3]

      /* Decrement loop counter */
      blkCnt--;
 800f212:	69bb      	ldr	r3, [r7, #24]
 800f214:	3b01      	subs	r3, #1
 800f216:	61bb      	str	r3, [r7, #24]
    while (blkCnt > 0U)
 800f218:	69bb      	ldr	r3, [r7, #24]
 800f21a:	2b00      	cmp	r3, #0
 800f21c:	d1e8      	bne.n	800f1f0 <arm_mat_sub_f32+0x34>
    }

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 800f21e:	2300      	movs	r3, #0
 800f220:	74fb      	strb	r3, [r7, #19]
  }

  /* Return to application */
  return (status);
 800f222:	f997 3013 	ldrsb.w	r3, [r7, #19]
}
 800f226:	4618      	mov	r0, r3
 800f228:	372c      	adds	r7, #44	@ 0x2c
 800f22a:	46bd      	mov	sp, r7
 800f22c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f230:	4770      	bx	lr

0800f232 <arm_mat_trans_f32>:
}
#else
arm_status arm_mat_trans_f32(
  const arm_matrix_instance_f32 * pSrc,
        arm_matrix_instance_f32 * pDst)
{
 800f232:	b480      	push	{r7}
 800f234:	b08b      	sub	sp, #44	@ 0x2c
 800f236:	af00      	add	r7, sp, #0
 800f238:	6078      	str	r0, [r7, #4]
 800f23a:	6039      	str	r1, [r7, #0]
  float32_t *pIn = pSrc->pData;                  /* input data matrix pointer */
 800f23c:	687b      	ldr	r3, [r7, #4]
 800f23e:	685b      	ldr	r3, [r3, #4]
 800f240:	627b      	str	r3, [r7, #36]	@ 0x24
  float32_t *pOut = pDst->pData;                 /* output data matrix pointer */
 800f242:	683b      	ldr	r3, [r7, #0]
 800f244:	685b      	ldr	r3, [r3, #4]
 800f246:	613b      	str	r3, [r7, #16]
  float32_t *px;                                 /* Temporary output data matrix pointer */
  uint16_t nRows = pSrc->numRows;                /* number of rows */
 800f248:	687b      	ldr	r3, [r7, #4]
 800f24a:	881b      	ldrh	r3, [r3, #0]
 800f24c:	81fb      	strh	r3, [r7, #14]
  uint16_t nCols = pSrc->numCols;                /* number of columns */
 800f24e:	687b      	ldr	r3, [r7, #4]
 800f250:	885b      	ldrh	r3, [r3, #2]
 800f252:	81bb      	strh	r3, [r7, #12]
  uint32_t col, row = nRows, i = 0U;             /* Loop counters */
 800f254:	89fb      	ldrh	r3, [r7, #14]
 800f256:	61bb      	str	r3, [r7, #24]
 800f258:	2300      	movs	r3, #0
 800f25a:	617b      	str	r3, [r7, #20]
    /* Matrix transpose by exchanging the rows with columns */
    /* row loop */
    do
    {
      /* Pointer px is set to starting address of column being processed */
      px = pOut + i;
 800f25c:	697b      	ldr	r3, [r7, #20]
 800f25e:	009b      	lsls	r3, r3, #2
 800f260:	693a      	ldr	r2, [r7, #16]
 800f262:	4413      	add	r3, r2
 800f264:	623b      	str	r3, [r7, #32]
      col = nCols % 0x4U;

#else

      /* Initialize col with number of samples */
      col = nCols;
 800f266:	89bb      	ldrh	r3, [r7, #12]
 800f268:	61fb      	str	r3, [r7, #28]

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

      while (col > 0U)
 800f26a:	e00d      	b.n	800f288 <arm_mat_trans_f32+0x56>
      {
        /* Read and store input element in destination */
        *px = *pIn++;
 800f26c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f26e:	1d1a      	adds	r2, r3, #4
 800f270:	627a      	str	r2, [r7, #36]	@ 0x24
 800f272:	681a      	ldr	r2, [r3, #0]
 800f274:	6a3b      	ldr	r3, [r7, #32]
 800f276:	601a      	str	r2, [r3, #0]

        /* Update pointer px to point to next row of transposed matrix */
        px += nRows;
 800f278:	89fb      	ldrh	r3, [r7, #14]
 800f27a:	009b      	lsls	r3, r3, #2
 800f27c:	6a3a      	ldr	r2, [r7, #32]
 800f27e:	4413      	add	r3, r2
 800f280:	623b      	str	r3, [r7, #32]

        /* Decrement column loop counter */
        col--;
 800f282:	69fb      	ldr	r3, [r7, #28]
 800f284:	3b01      	subs	r3, #1
 800f286:	61fb      	str	r3, [r7, #28]
      while (col > 0U)
 800f288:	69fb      	ldr	r3, [r7, #28]
 800f28a:	2b00      	cmp	r3, #0
 800f28c:	d1ee      	bne.n	800f26c <arm_mat_trans_f32+0x3a>
      }

      i++;
 800f28e:	697b      	ldr	r3, [r7, #20]
 800f290:	3301      	adds	r3, #1
 800f292:	617b      	str	r3, [r7, #20]

      /* Decrement row loop counter */
      row--;
 800f294:	69bb      	ldr	r3, [r7, #24]
 800f296:	3b01      	subs	r3, #1
 800f298:	61bb      	str	r3, [r7, #24]

    } while (row > 0U);          /* row loop end */
 800f29a:	69bb      	ldr	r3, [r7, #24]
 800f29c:	2b00      	cmp	r3, #0
 800f29e:	d1dd      	bne.n	800f25c <arm_mat_trans_f32+0x2a>

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 800f2a0:	2300      	movs	r3, #0
 800f2a2:	72fb      	strb	r3, [r7, #11]
  }

  /* Return to application */
  return (status);
 800f2a4:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 800f2a8:	4618      	mov	r0, r3
 800f2aa:	372c      	adds	r7, #44	@ 0x2c
 800f2ac:	46bd      	mov	sp, r7
 800f2ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2b2:	4770      	bx	lr

0800f2b4 <memset>:
 800f2b4:	4402      	add	r2, r0
 800f2b6:	4603      	mov	r3, r0
 800f2b8:	4293      	cmp	r3, r2
 800f2ba:	d100      	bne.n	800f2be <memset+0xa>
 800f2bc:	4770      	bx	lr
 800f2be:	f803 1b01 	strb.w	r1, [r3], #1
 800f2c2:	e7f9      	b.n	800f2b8 <memset+0x4>

0800f2c4 <__errno>:
 800f2c4:	4b01      	ldr	r3, [pc, #4]	@ (800f2cc <__errno+0x8>)
 800f2c6:	6818      	ldr	r0, [r3, #0]
 800f2c8:	4770      	bx	lr
 800f2ca:	bf00      	nop
 800f2cc:	20000270 	.word	0x20000270

0800f2d0 <__libc_init_array>:
 800f2d0:	b570      	push	{r4, r5, r6, lr}
 800f2d2:	4d0d      	ldr	r5, [pc, #52]	@ (800f308 <__libc_init_array+0x38>)
 800f2d4:	4c0d      	ldr	r4, [pc, #52]	@ (800f30c <__libc_init_array+0x3c>)
 800f2d6:	1b64      	subs	r4, r4, r5
 800f2d8:	10a4      	asrs	r4, r4, #2
 800f2da:	2600      	movs	r6, #0
 800f2dc:	42a6      	cmp	r6, r4
 800f2de:	d109      	bne.n	800f2f4 <__libc_init_array+0x24>
 800f2e0:	4d0b      	ldr	r5, [pc, #44]	@ (800f310 <__libc_init_array+0x40>)
 800f2e2:	4c0c      	ldr	r4, [pc, #48]	@ (800f314 <__libc_init_array+0x44>)
 800f2e4:	f001 ffe2 	bl	80112ac <_init>
 800f2e8:	1b64      	subs	r4, r4, r5
 800f2ea:	10a4      	asrs	r4, r4, #2
 800f2ec:	2600      	movs	r6, #0
 800f2ee:	42a6      	cmp	r6, r4
 800f2f0:	d105      	bne.n	800f2fe <__libc_init_array+0x2e>
 800f2f2:	bd70      	pop	{r4, r5, r6, pc}
 800f2f4:	f855 3b04 	ldr.w	r3, [r5], #4
 800f2f8:	4798      	blx	r3
 800f2fa:	3601      	adds	r6, #1
 800f2fc:	e7ee      	b.n	800f2dc <__libc_init_array+0xc>
 800f2fe:	f855 3b04 	ldr.w	r3, [r5], #4
 800f302:	4798      	blx	r3
 800f304:	3601      	adds	r6, #1
 800f306:	e7f2      	b.n	800f2ee <__libc_init_array+0x1e>
 800f308:	08011728 	.word	0x08011728
 800f30c:	08011728 	.word	0x08011728
 800f310:	08011728 	.word	0x08011728
 800f314:	0801172c 	.word	0x0801172c

0800f318 <memcpy>:
 800f318:	440a      	add	r2, r1
 800f31a:	4291      	cmp	r1, r2
 800f31c:	f100 33ff 	add.w	r3, r0, #4294967295
 800f320:	d100      	bne.n	800f324 <memcpy+0xc>
 800f322:	4770      	bx	lr
 800f324:	b510      	push	{r4, lr}
 800f326:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f32a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f32e:	4291      	cmp	r1, r2
 800f330:	d1f9      	bne.n	800f326 <memcpy+0xe>
 800f332:	bd10      	pop	{r4, pc}

0800f334 <acos>:
 800f334:	b538      	push	{r3, r4, r5, lr}
 800f336:	ed2d 8b02 	vpush	{d8}
 800f33a:	ec55 4b10 	vmov	r4, r5, d0
 800f33e:	f000 fa6b 	bl	800f818 <__ieee754_acos>
 800f342:	4622      	mov	r2, r4
 800f344:	462b      	mov	r3, r5
 800f346:	4620      	mov	r0, r4
 800f348:	4629      	mov	r1, r5
 800f34a:	eeb0 8a40 	vmov.f32	s16, s0
 800f34e:	eef0 8a60 	vmov.f32	s17, s1
 800f352:	f7f1 fbb7 	bl	8000ac4 <__aeabi_dcmpun>
 800f356:	b9a8      	cbnz	r0, 800f384 <acos+0x50>
 800f358:	ec45 4b10 	vmov	d0, r4, r5
 800f35c:	f000 f8ba 	bl	800f4d4 <fabs>
 800f360:	4b0c      	ldr	r3, [pc, #48]	@ (800f394 <acos+0x60>)
 800f362:	ec51 0b10 	vmov	r0, r1, d0
 800f366:	2200      	movs	r2, #0
 800f368:	f7f1 fba2 	bl	8000ab0 <__aeabi_dcmpgt>
 800f36c:	b150      	cbz	r0, 800f384 <acos+0x50>
 800f36e:	f7ff ffa9 	bl	800f2c4 <__errno>
 800f372:	ecbd 8b02 	vpop	{d8}
 800f376:	2321      	movs	r3, #33	@ 0x21
 800f378:	6003      	str	r3, [r0, #0]
 800f37a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f37e:	4806      	ldr	r0, [pc, #24]	@ (800f398 <acos+0x64>)
 800f380:	f000 b966 	b.w	800f650 <nan>
 800f384:	eeb0 0a48 	vmov.f32	s0, s16
 800f388:	eef0 0a68 	vmov.f32	s1, s17
 800f38c:	ecbd 8b02 	vpop	{d8}
 800f390:	bd38      	pop	{r3, r4, r5, pc}
 800f392:	bf00      	nop
 800f394:	3ff00000 	.word	0x3ff00000
 800f398:	08011308 	.word	0x08011308

0800f39c <pow>:
 800f39c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f39e:	ed2d 8b02 	vpush	{d8}
 800f3a2:	eeb0 8a40 	vmov.f32	s16, s0
 800f3a6:	eef0 8a60 	vmov.f32	s17, s1
 800f3aa:	ec55 4b11 	vmov	r4, r5, d1
 800f3ae:	f000 fc8f 	bl	800fcd0 <__ieee754_pow>
 800f3b2:	4622      	mov	r2, r4
 800f3b4:	462b      	mov	r3, r5
 800f3b6:	4620      	mov	r0, r4
 800f3b8:	4629      	mov	r1, r5
 800f3ba:	ec57 6b10 	vmov	r6, r7, d0
 800f3be:	f7f1 fb81 	bl	8000ac4 <__aeabi_dcmpun>
 800f3c2:	2800      	cmp	r0, #0
 800f3c4:	d13b      	bne.n	800f43e <pow+0xa2>
 800f3c6:	ec51 0b18 	vmov	r0, r1, d8
 800f3ca:	2200      	movs	r2, #0
 800f3cc:	2300      	movs	r3, #0
 800f3ce:	f7f1 fb47 	bl	8000a60 <__aeabi_dcmpeq>
 800f3d2:	b1b8      	cbz	r0, 800f404 <pow+0x68>
 800f3d4:	2200      	movs	r2, #0
 800f3d6:	2300      	movs	r3, #0
 800f3d8:	4620      	mov	r0, r4
 800f3da:	4629      	mov	r1, r5
 800f3dc:	f7f1 fb40 	bl	8000a60 <__aeabi_dcmpeq>
 800f3e0:	2800      	cmp	r0, #0
 800f3e2:	d146      	bne.n	800f472 <pow+0xd6>
 800f3e4:	ec45 4b10 	vmov	d0, r4, r5
 800f3e8:	f000 f924 	bl	800f634 <finite>
 800f3ec:	b338      	cbz	r0, 800f43e <pow+0xa2>
 800f3ee:	2200      	movs	r2, #0
 800f3f0:	2300      	movs	r3, #0
 800f3f2:	4620      	mov	r0, r4
 800f3f4:	4629      	mov	r1, r5
 800f3f6:	f7f1 fb3d 	bl	8000a74 <__aeabi_dcmplt>
 800f3fa:	b300      	cbz	r0, 800f43e <pow+0xa2>
 800f3fc:	f7ff ff62 	bl	800f2c4 <__errno>
 800f400:	2322      	movs	r3, #34	@ 0x22
 800f402:	e01b      	b.n	800f43c <pow+0xa0>
 800f404:	ec47 6b10 	vmov	d0, r6, r7
 800f408:	f000 f914 	bl	800f634 <finite>
 800f40c:	b9e0      	cbnz	r0, 800f448 <pow+0xac>
 800f40e:	eeb0 0a48 	vmov.f32	s0, s16
 800f412:	eef0 0a68 	vmov.f32	s1, s17
 800f416:	f000 f90d 	bl	800f634 <finite>
 800f41a:	b1a8      	cbz	r0, 800f448 <pow+0xac>
 800f41c:	ec45 4b10 	vmov	d0, r4, r5
 800f420:	f000 f908 	bl	800f634 <finite>
 800f424:	b180      	cbz	r0, 800f448 <pow+0xac>
 800f426:	4632      	mov	r2, r6
 800f428:	463b      	mov	r3, r7
 800f42a:	4630      	mov	r0, r6
 800f42c:	4639      	mov	r1, r7
 800f42e:	f7f1 fb49 	bl	8000ac4 <__aeabi_dcmpun>
 800f432:	2800      	cmp	r0, #0
 800f434:	d0e2      	beq.n	800f3fc <pow+0x60>
 800f436:	f7ff ff45 	bl	800f2c4 <__errno>
 800f43a:	2321      	movs	r3, #33	@ 0x21
 800f43c:	6003      	str	r3, [r0, #0]
 800f43e:	ecbd 8b02 	vpop	{d8}
 800f442:	ec47 6b10 	vmov	d0, r6, r7
 800f446:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f448:	2200      	movs	r2, #0
 800f44a:	2300      	movs	r3, #0
 800f44c:	4630      	mov	r0, r6
 800f44e:	4639      	mov	r1, r7
 800f450:	f7f1 fb06 	bl	8000a60 <__aeabi_dcmpeq>
 800f454:	2800      	cmp	r0, #0
 800f456:	d0f2      	beq.n	800f43e <pow+0xa2>
 800f458:	eeb0 0a48 	vmov.f32	s0, s16
 800f45c:	eef0 0a68 	vmov.f32	s1, s17
 800f460:	f000 f8e8 	bl	800f634 <finite>
 800f464:	2800      	cmp	r0, #0
 800f466:	d0ea      	beq.n	800f43e <pow+0xa2>
 800f468:	ec45 4b10 	vmov	d0, r4, r5
 800f46c:	f000 f8e2 	bl	800f634 <finite>
 800f470:	e7c3      	b.n	800f3fa <pow+0x5e>
 800f472:	4f01      	ldr	r7, [pc, #4]	@ (800f478 <pow+0xdc>)
 800f474:	2600      	movs	r6, #0
 800f476:	e7e2      	b.n	800f43e <pow+0xa2>
 800f478:	3ff00000 	.word	0x3ff00000

0800f47c <sqrt>:
 800f47c:	b538      	push	{r3, r4, r5, lr}
 800f47e:	ed2d 8b02 	vpush	{d8}
 800f482:	ec55 4b10 	vmov	r4, r5, d0
 800f486:	f000 f8eb 	bl	800f660 <__ieee754_sqrt>
 800f48a:	4622      	mov	r2, r4
 800f48c:	462b      	mov	r3, r5
 800f48e:	4620      	mov	r0, r4
 800f490:	4629      	mov	r1, r5
 800f492:	eeb0 8a40 	vmov.f32	s16, s0
 800f496:	eef0 8a60 	vmov.f32	s17, s1
 800f49a:	f7f1 fb13 	bl	8000ac4 <__aeabi_dcmpun>
 800f49e:	b990      	cbnz	r0, 800f4c6 <sqrt+0x4a>
 800f4a0:	2200      	movs	r2, #0
 800f4a2:	2300      	movs	r3, #0
 800f4a4:	4620      	mov	r0, r4
 800f4a6:	4629      	mov	r1, r5
 800f4a8:	f7f1 fae4 	bl	8000a74 <__aeabi_dcmplt>
 800f4ac:	b158      	cbz	r0, 800f4c6 <sqrt+0x4a>
 800f4ae:	f7ff ff09 	bl	800f2c4 <__errno>
 800f4b2:	2321      	movs	r3, #33	@ 0x21
 800f4b4:	6003      	str	r3, [r0, #0]
 800f4b6:	2200      	movs	r2, #0
 800f4b8:	2300      	movs	r3, #0
 800f4ba:	4610      	mov	r0, r2
 800f4bc:	4619      	mov	r1, r3
 800f4be:	f7f1 f991 	bl	80007e4 <__aeabi_ddiv>
 800f4c2:	ec41 0b18 	vmov	d8, r0, r1
 800f4c6:	eeb0 0a48 	vmov.f32	s0, s16
 800f4ca:	eef0 0a68 	vmov.f32	s1, s17
 800f4ce:	ecbd 8b02 	vpop	{d8}
 800f4d2:	bd38      	pop	{r3, r4, r5, pc}

0800f4d4 <fabs>:
 800f4d4:	ec51 0b10 	vmov	r0, r1, d0
 800f4d8:	4602      	mov	r2, r0
 800f4da:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800f4de:	ec43 2b10 	vmov	d0, r2, r3
 800f4e2:	4770      	bx	lr

0800f4e4 <sqrtf>:
 800f4e4:	b508      	push	{r3, lr}
 800f4e6:	ed2d 8b02 	vpush	{d8}
 800f4ea:	eeb0 8a40 	vmov.f32	s16, s0
 800f4ee:	f000 f98d 	bl	800f80c <__ieee754_sqrtf>
 800f4f2:	eeb4 8a48 	vcmp.f32	s16, s16
 800f4f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f4fa:	d60c      	bvs.n	800f516 <sqrtf+0x32>
 800f4fc:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800f51c <sqrtf+0x38>
 800f500:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800f504:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f508:	d505      	bpl.n	800f516 <sqrtf+0x32>
 800f50a:	f7ff fedb 	bl	800f2c4 <__errno>
 800f50e:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800f512:	2321      	movs	r3, #33	@ 0x21
 800f514:	6003      	str	r3, [r0, #0]
 800f516:	ecbd 8b02 	vpop	{d8}
 800f51a:	bd08      	pop	{r3, pc}
 800f51c:	00000000 	.word	0x00000000

0800f520 <cosf>:
 800f520:	ee10 3a10 	vmov	r3, s0
 800f524:	b507      	push	{r0, r1, r2, lr}
 800f526:	4a1e      	ldr	r2, [pc, #120]	@ (800f5a0 <cosf+0x80>)
 800f528:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800f52c:	4293      	cmp	r3, r2
 800f52e:	d806      	bhi.n	800f53e <cosf+0x1e>
 800f530:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 800f5a4 <cosf+0x84>
 800f534:	b003      	add	sp, #12
 800f536:	f85d eb04 	ldr.w	lr, [sp], #4
 800f53a:	f001 b913 	b.w	8010764 <__kernel_cosf>
 800f53e:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800f542:	d304      	bcc.n	800f54e <cosf+0x2e>
 800f544:	ee30 0a40 	vsub.f32	s0, s0, s0
 800f548:	b003      	add	sp, #12
 800f54a:	f85d fb04 	ldr.w	pc, [sp], #4
 800f54e:	4668      	mov	r0, sp
 800f550:	f001 f9a8 	bl	80108a4 <__ieee754_rem_pio2f>
 800f554:	f000 0003 	and.w	r0, r0, #3
 800f558:	2801      	cmp	r0, #1
 800f55a:	d009      	beq.n	800f570 <cosf+0x50>
 800f55c:	2802      	cmp	r0, #2
 800f55e:	d010      	beq.n	800f582 <cosf+0x62>
 800f560:	b9b0      	cbnz	r0, 800f590 <cosf+0x70>
 800f562:	eddd 0a01 	vldr	s1, [sp, #4]
 800f566:	ed9d 0a00 	vldr	s0, [sp]
 800f56a:	f001 f8fb 	bl	8010764 <__kernel_cosf>
 800f56e:	e7eb      	b.n	800f548 <cosf+0x28>
 800f570:	eddd 0a01 	vldr	s1, [sp, #4]
 800f574:	ed9d 0a00 	vldr	s0, [sp]
 800f578:	f001 f94c 	bl	8010814 <__kernel_sinf>
 800f57c:	eeb1 0a40 	vneg.f32	s0, s0
 800f580:	e7e2      	b.n	800f548 <cosf+0x28>
 800f582:	eddd 0a01 	vldr	s1, [sp, #4]
 800f586:	ed9d 0a00 	vldr	s0, [sp]
 800f58a:	f001 f8eb 	bl	8010764 <__kernel_cosf>
 800f58e:	e7f5      	b.n	800f57c <cosf+0x5c>
 800f590:	eddd 0a01 	vldr	s1, [sp, #4]
 800f594:	ed9d 0a00 	vldr	s0, [sp]
 800f598:	2001      	movs	r0, #1
 800f59a:	f001 f93b 	bl	8010814 <__kernel_sinf>
 800f59e:	e7d3      	b.n	800f548 <cosf+0x28>
 800f5a0:	3f490fd8 	.word	0x3f490fd8
 800f5a4:	00000000 	.word	0x00000000

0800f5a8 <sinf>:
 800f5a8:	ee10 3a10 	vmov	r3, s0
 800f5ac:	b507      	push	{r0, r1, r2, lr}
 800f5ae:	4a1f      	ldr	r2, [pc, #124]	@ (800f62c <sinf+0x84>)
 800f5b0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800f5b4:	4293      	cmp	r3, r2
 800f5b6:	d807      	bhi.n	800f5c8 <sinf+0x20>
 800f5b8:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 800f630 <sinf+0x88>
 800f5bc:	2000      	movs	r0, #0
 800f5be:	b003      	add	sp, #12
 800f5c0:	f85d eb04 	ldr.w	lr, [sp], #4
 800f5c4:	f001 b926 	b.w	8010814 <__kernel_sinf>
 800f5c8:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800f5cc:	d304      	bcc.n	800f5d8 <sinf+0x30>
 800f5ce:	ee30 0a40 	vsub.f32	s0, s0, s0
 800f5d2:	b003      	add	sp, #12
 800f5d4:	f85d fb04 	ldr.w	pc, [sp], #4
 800f5d8:	4668      	mov	r0, sp
 800f5da:	f001 f963 	bl	80108a4 <__ieee754_rem_pio2f>
 800f5de:	f000 0003 	and.w	r0, r0, #3
 800f5e2:	2801      	cmp	r0, #1
 800f5e4:	d00a      	beq.n	800f5fc <sinf+0x54>
 800f5e6:	2802      	cmp	r0, #2
 800f5e8:	d00f      	beq.n	800f60a <sinf+0x62>
 800f5ea:	b9c0      	cbnz	r0, 800f61e <sinf+0x76>
 800f5ec:	eddd 0a01 	vldr	s1, [sp, #4]
 800f5f0:	ed9d 0a00 	vldr	s0, [sp]
 800f5f4:	2001      	movs	r0, #1
 800f5f6:	f001 f90d 	bl	8010814 <__kernel_sinf>
 800f5fa:	e7ea      	b.n	800f5d2 <sinf+0x2a>
 800f5fc:	eddd 0a01 	vldr	s1, [sp, #4]
 800f600:	ed9d 0a00 	vldr	s0, [sp]
 800f604:	f001 f8ae 	bl	8010764 <__kernel_cosf>
 800f608:	e7e3      	b.n	800f5d2 <sinf+0x2a>
 800f60a:	eddd 0a01 	vldr	s1, [sp, #4]
 800f60e:	ed9d 0a00 	vldr	s0, [sp]
 800f612:	2001      	movs	r0, #1
 800f614:	f001 f8fe 	bl	8010814 <__kernel_sinf>
 800f618:	eeb1 0a40 	vneg.f32	s0, s0
 800f61c:	e7d9      	b.n	800f5d2 <sinf+0x2a>
 800f61e:	eddd 0a01 	vldr	s1, [sp, #4]
 800f622:	ed9d 0a00 	vldr	s0, [sp]
 800f626:	f001 f89d 	bl	8010764 <__kernel_cosf>
 800f62a:	e7f5      	b.n	800f618 <sinf+0x70>
 800f62c:	3f490fd8 	.word	0x3f490fd8
 800f630:	00000000 	.word	0x00000000

0800f634 <finite>:
 800f634:	b082      	sub	sp, #8
 800f636:	ed8d 0b00 	vstr	d0, [sp]
 800f63a:	9801      	ldr	r0, [sp, #4]
 800f63c:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 800f640:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 800f644:	0fc0      	lsrs	r0, r0, #31
 800f646:	b002      	add	sp, #8
 800f648:	4770      	bx	lr
 800f64a:	0000      	movs	r0, r0
 800f64c:	0000      	movs	r0, r0
	...

0800f650 <nan>:
 800f650:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800f658 <nan+0x8>
 800f654:	4770      	bx	lr
 800f656:	bf00      	nop
 800f658:	00000000 	.word	0x00000000
 800f65c:	7ff80000 	.word	0x7ff80000

0800f660 <__ieee754_sqrt>:
 800f660:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f664:	4a66      	ldr	r2, [pc, #408]	@ (800f800 <__ieee754_sqrt+0x1a0>)
 800f666:	ec55 4b10 	vmov	r4, r5, d0
 800f66a:	43aa      	bics	r2, r5
 800f66c:	462b      	mov	r3, r5
 800f66e:	4621      	mov	r1, r4
 800f670:	d110      	bne.n	800f694 <__ieee754_sqrt+0x34>
 800f672:	4622      	mov	r2, r4
 800f674:	4620      	mov	r0, r4
 800f676:	4629      	mov	r1, r5
 800f678:	f7f0 ff8a 	bl	8000590 <__aeabi_dmul>
 800f67c:	4602      	mov	r2, r0
 800f67e:	460b      	mov	r3, r1
 800f680:	4620      	mov	r0, r4
 800f682:	4629      	mov	r1, r5
 800f684:	f7f0 fdce 	bl	8000224 <__adddf3>
 800f688:	4604      	mov	r4, r0
 800f68a:	460d      	mov	r5, r1
 800f68c:	ec45 4b10 	vmov	d0, r4, r5
 800f690:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f694:	2d00      	cmp	r5, #0
 800f696:	dc0e      	bgt.n	800f6b6 <__ieee754_sqrt+0x56>
 800f698:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800f69c:	4322      	orrs	r2, r4
 800f69e:	d0f5      	beq.n	800f68c <__ieee754_sqrt+0x2c>
 800f6a0:	b19d      	cbz	r5, 800f6ca <__ieee754_sqrt+0x6a>
 800f6a2:	4622      	mov	r2, r4
 800f6a4:	4620      	mov	r0, r4
 800f6a6:	4629      	mov	r1, r5
 800f6a8:	f7f0 fdba 	bl	8000220 <__aeabi_dsub>
 800f6ac:	4602      	mov	r2, r0
 800f6ae:	460b      	mov	r3, r1
 800f6b0:	f7f1 f898 	bl	80007e4 <__aeabi_ddiv>
 800f6b4:	e7e8      	b.n	800f688 <__ieee754_sqrt+0x28>
 800f6b6:	152a      	asrs	r2, r5, #20
 800f6b8:	d115      	bne.n	800f6e6 <__ieee754_sqrt+0x86>
 800f6ba:	2000      	movs	r0, #0
 800f6bc:	e009      	b.n	800f6d2 <__ieee754_sqrt+0x72>
 800f6be:	0acb      	lsrs	r3, r1, #11
 800f6c0:	3a15      	subs	r2, #21
 800f6c2:	0549      	lsls	r1, r1, #21
 800f6c4:	2b00      	cmp	r3, #0
 800f6c6:	d0fa      	beq.n	800f6be <__ieee754_sqrt+0x5e>
 800f6c8:	e7f7      	b.n	800f6ba <__ieee754_sqrt+0x5a>
 800f6ca:	462a      	mov	r2, r5
 800f6cc:	e7fa      	b.n	800f6c4 <__ieee754_sqrt+0x64>
 800f6ce:	005b      	lsls	r3, r3, #1
 800f6d0:	3001      	adds	r0, #1
 800f6d2:	02dc      	lsls	r4, r3, #11
 800f6d4:	d5fb      	bpl.n	800f6ce <__ieee754_sqrt+0x6e>
 800f6d6:	1e44      	subs	r4, r0, #1
 800f6d8:	1b12      	subs	r2, r2, r4
 800f6da:	f1c0 0420 	rsb	r4, r0, #32
 800f6de:	fa21 f404 	lsr.w	r4, r1, r4
 800f6e2:	4323      	orrs	r3, r4
 800f6e4:	4081      	lsls	r1, r0
 800f6e6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f6ea:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 800f6ee:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800f6f2:	07d2      	lsls	r2, r2, #31
 800f6f4:	bf5c      	itt	pl
 800f6f6:	005b      	lslpl	r3, r3, #1
 800f6f8:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 800f6fc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800f700:	bf58      	it	pl
 800f702:	0049      	lslpl	r1, r1, #1
 800f704:	2600      	movs	r6, #0
 800f706:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 800f70a:	107f      	asrs	r7, r7, #1
 800f70c:	0049      	lsls	r1, r1, #1
 800f70e:	2016      	movs	r0, #22
 800f710:	4632      	mov	r2, r6
 800f712:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 800f716:	1915      	adds	r5, r2, r4
 800f718:	429d      	cmp	r5, r3
 800f71a:	bfde      	ittt	le
 800f71c:	192a      	addle	r2, r5, r4
 800f71e:	1b5b      	suble	r3, r3, r5
 800f720:	1936      	addle	r6, r6, r4
 800f722:	0fcd      	lsrs	r5, r1, #31
 800f724:	3801      	subs	r0, #1
 800f726:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 800f72a:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800f72e:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800f732:	d1f0      	bne.n	800f716 <__ieee754_sqrt+0xb6>
 800f734:	4605      	mov	r5, r0
 800f736:	2420      	movs	r4, #32
 800f738:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800f73c:	4293      	cmp	r3, r2
 800f73e:	eb0c 0e00 	add.w	lr, ip, r0
 800f742:	dc02      	bgt.n	800f74a <__ieee754_sqrt+0xea>
 800f744:	d113      	bne.n	800f76e <__ieee754_sqrt+0x10e>
 800f746:	458e      	cmp	lr, r1
 800f748:	d811      	bhi.n	800f76e <__ieee754_sqrt+0x10e>
 800f74a:	f1be 0f00 	cmp.w	lr, #0
 800f74e:	eb0e 000c 	add.w	r0, lr, ip
 800f752:	da3f      	bge.n	800f7d4 <__ieee754_sqrt+0x174>
 800f754:	2800      	cmp	r0, #0
 800f756:	db3d      	blt.n	800f7d4 <__ieee754_sqrt+0x174>
 800f758:	f102 0801 	add.w	r8, r2, #1
 800f75c:	1a9b      	subs	r3, r3, r2
 800f75e:	458e      	cmp	lr, r1
 800f760:	bf88      	it	hi
 800f762:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800f766:	eba1 010e 	sub.w	r1, r1, lr
 800f76a:	4465      	add	r5, ip
 800f76c:	4642      	mov	r2, r8
 800f76e:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800f772:	3c01      	subs	r4, #1
 800f774:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 800f778:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800f77c:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800f780:	d1dc      	bne.n	800f73c <__ieee754_sqrt+0xdc>
 800f782:	4319      	orrs	r1, r3
 800f784:	d01b      	beq.n	800f7be <__ieee754_sqrt+0x15e>
 800f786:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 800f804 <__ieee754_sqrt+0x1a4>
 800f78a:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 800f808 <__ieee754_sqrt+0x1a8>
 800f78e:	e9da 0100 	ldrd	r0, r1, [sl]
 800f792:	e9db 2300 	ldrd	r2, r3, [fp]
 800f796:	f7f0 fd43 	bl	8000220 <__aeabi_dsub>
 800f79a:	e9da 8900 	ldrd	r8, r9, [sl]
 800f79e:	4602      	mov	r2, r0
 800f7a0:	460b      	mov	r3, r1
 800f7a2:	4640      	mov	r0, r8
 800f7a4:	4649      	mov	r1, r9
 800f7a6:	f7f1 f96f 	bl	8000a88 <__aeabi_dcmple>
 800f7aa:	b140      	cbz	r0, 800f7be <__ieee754_sqrt+0x15e>
 800f7ac:	f1b5 3fff 	cmp.w	r5, #4294967295
 800f7b0:	e9da 0100 	ldrd	r0, r1, [sl]
 800f7b4:	e9db 2300 	ldrd	r2, r3, [fp]
 800f7b8:	d10e      	bne.n	800f7d8 <__ieee754_sqrt+0x178>
 800f7ba:	3601      	adds	r6, #1
 800f7bc:	4625      	mov	r5, r4
 800f7be:	1073      	asrs	r3, r6, #1
 800f7c0:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 800f7c4:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 800f7c8:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 800f7cc:	086b      	lsrs	r3, r5, #1
 800f7ce:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 800f7d2:	e759      	b.n	800f688 <__ieee754_sqrt+0x28>
 800f7d4:	4690      	mov	r8, r2
 800f7d6:	e7c1      	b.n	800f75c <__ieee754_sqrt+0xfc>
 800f7d8:	f7f0 fd24 	bl	8000224 <__adddf3>
 800f7dc:	e9da 8900 	ldrd	r8, r9, [sl]
 800f7e0:	4602      	mov	r2, r0
 800f7e2:	460b      	mov	r3, r1
 800f7e4:	4640      	mov	r0, r8
 800f7e6:	4649      	mov	r1, r9
 800f7e8:	f7f1 f944 	bl	8000a74 <__aeabi_dcmplt>
 800f7ec:	b120      	cbz	r0, 800f7f8 <__ieee754_sqrt+0x198>
 800f7ee:	1cab      	adds	r3, r5, #2
 800f7f0:	bf08      	it	eq
 800f7f2:	3601      	addeq	r6, #1
 800f7f4:	3502      	adds	r5, #2
 800f7f6:	e7e2      	b.n	800f7be <__ieee754_sqrt+0x15e>
 800f7f8:	1c6b      	adds	r3, r5, #1
 800f7fa:	f023 0501 	bic.w	r5, r3, #1
 800f7fe:	e7de      	b.n	800f7be <__ieee754_sqrt+0x15e>
 800f800:	7ff00000 	.word	0x7ff00000
 800f804:	08011318 	.word	0x08011318
 800f808:	08011310 	.word	0x08011310

0800f80c <__ieee754_sqrtf>:
 800f80c:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800f810:	4770      	bx	lr
 800f812:	0000      	movs	r0, r0
 800f814:	0000      	movs	r0, r0
	...

0800f818 <__ieee754_acos>:
 800f818:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f81c:	ec55 4b10 	vmov	r4, r5, d0
 800f820:	49b7      	ldr	r1, [pc, #732]	@ (800fb00 <__ieee754_acos+0x2e8>)
 800f822:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800f826:	428b      	cmp	r3, r1
 800f828:	d919      	bls.n	800f85e <__ieee754_acos+0x46>
 800f82a:	f103 4340 	add.w	r3, r3, #3221225472	@ 0xc0000000
 800f82e:	f503 1380 	add.w	r3, r3, #1048576	@ 0x100000
 800f832:	4323      	orrs	r3, r4
 800f834:	d106      	bne.n	800f844 <__ieee754_acos+0x2c>
 800f836:	2d00      	cmp	r5, #0
 800f838:	f340 8210 	ble.w	800fc5c <__ieee754_acos+0x444>
 800f83c:	ed9f 0b94 	vldr	d0, [pc, #592]	@ 800fa90 <__ieee754_acos+0x278>
 800f840:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f844:	4622      	mov	r2, r4
 800f846:	462b      	mov	r3, r5
 800f848:	4620      	mov	r0, r4
 800f84a:	4629      	mov	r1, r5
 800f84c:	f7f0 fce8 	bl	8000220 <__aeabi_dsub>
 800f850:	4602      	mov	r2, r0
 800f852:	460b      	mov	r3, r1
 800f854:	f7f0 ffc6 	bl	80007e4 <__aeabi_ddiv>
 800f858:	ec41 0b10 	vmov	d0, r0, r1
 800f85c:	e7f0      	b.n	800f840 <__ieee754_acos+0x28>
 800f85e:	49a9      	ldr	r1, [pc, #676]	@ (800fb04 <__ieee754_acos+0x2ec>)
 800f860:	428b      	cmp	r3, r1
 800f862:	f200 8085 	bhi.w	800f970 <__ieee754_acos+0x158>
 800f866:	4aa8      	ldr	r2, [pc, #672]	@ (800fb08 <__ieee754_acos+0x2f0>)
 800f868:	4293      	cmp	r3, r2
 800f86a:	f240 81fa 	bls.w	800fc62 <__ieee754_acos+0x44a>
 800f86e:	4622      	mov	r2, r4
 800f870:	462b      	mov	r3, r5
 800f872:	4620      	mov	r0, r4
 800f874:	4629      	mov	r1, r5
 800f876:	f7f0 fe8b 	bl	8000590 <__aeabi_dmul>
 800f87a:	a387      	add	r3, pc, #540	@ (adr r3, 800fa98 <__ieee754_acos+0x280>)
 800f87c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f880:	4606      	mov	r6, r0
 800f882:	460f      	mov	r7, r1
 800f884:	f7f0 fe84 	bl	8000590 <__aeabi_dmul>
 800f888:	a385      	add	r3, pc, #532	@ (adr r3, 800faa0 <__ieee754_acos+0x288>)
 800f88a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f88e:	f7f0 fcc9 	bl	8000224 <__adddf3>
 800f892:	4632      	mov	r2, r6
 800f894:	463b      	mov	r3, r7
 800f896:	f7f0 fe7b 	bl	8000590 <__aeabi_dmul>
 800f89a:	a383      	add	r3, pc, #524	@ (adr r3, 800faa8 <__ieee754_acos+0x290>)
 800f89c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f8a0:	f7f0 fcbe 	bl	8000220 <__aeabi_dsub>
 800f8a4:	4632      	mov	r2, r6
 800f8a6:	463b      	mov	r3, r7
 800f8a8:	f7f0 fe72 	bl	8000590 <__aeabi_dmul>
 800f8ac:	a380      	add	r3, pc, #512	@ (adr r3, 800fab0 <__ieee754_acos+0x298>)
 800f8ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f8b2:	f7f0 fcb7 	bl	8000224 <__adddf3>
 800f8b6:	4632      	mov	r2, r6
 800f8b8:	463b      	mov	r3, r7
 800f8ba:	f7f0 fe69 	bl	8000590 <__aeabi_dmul>
 800f8be:	a37e      	add	r3, pc, #504	@ (adr r3, 800fab8 <__ieee754_acos+0x2a0>)
 800f8c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f8c4:	f7f0 fcac 	bl	8000220 <__aeabi_dsub>
 800f8c8:	4632      	mov	r2, r6
 800f8ca:	463b      	mov	r3, r7
 800f8cc:	f7f0 fe60 	bl	8000590 <__aeabi_dmul>
 800f8d0:	a37b      	add	r3, pc, #492	@ (adr r3, 800fac0 <__ieee754_acos+0x2a8>)
 800f8d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f8d6:	f7f0 fca5 	bl	8000224 <__adddf3>
 800f8da:	4632      	mov	r2, r6
 800f8dc:	463b      	mov	r3, r7
 800f8de:	f7f0 fe57 	bl	8000590 <__aeabi_dmul>
 800f8e2:	a379      	add	r3, pc, #484	@ (adr r3, 800fac8 <__ieee754_acos+0x2b0>)
 800f8e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f8e8:	4680      	mov	r8, r0
 800f8ea:	4689      	mov	r9, r1
 800f8ec:	4630      	mov	r0, r6
 800f8ee:	4639      	mov	r1, r7
 800f8f0:	f7f0 fe4e 	bl	8000590 <__aeabi_dmul>
 800f8f4:	a376      	add	r3, pc, #472	@ (adr r3, 800fad0 <__ieee754_acos+0x2b8>)
 800f8f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f8fa:	f7f0 fc91 	bl	8000220 <__aeabi_dsub>
 800f8fe:	4632      	mov	r2, r6
 800f900:	463b      	mov	r3, r7
 800f902:	f7f0 fe45 	bl	8000590 <__aeabi_dmul>
 800f906:	a374      	add	r3, pc, #464	@ (adr r3, 800fad8 <__ieee754_acos+0x2c0>)
 800f908:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f90c:	f7f0 fc8a 	bl	8000224 <__adddf3>
 800f910:	4632      	mov	r2, r6
 800f912:	463b      	mov	r3, r7
 800f914:	f7f0 fe3c 	bl	8000590 <__aeabi_dmul>
 800f918:	a371      	add	r3, pc, #452	@ (adr r3, 800fae0 <__ieee754_acos+0x2c8>)
 800f91a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f91e:	f7f0 fc7f 	bl	8000220 <__aeabi_dsub>
 800f922:	4632      	mov	r2, r6
 800f924:	463b      	mov	r3, r7
 800f926:	f7f0 fe33 	bl	8000590 <__aeabi_dmul>
 800f92a:	4b78      	ldr	r3, [pc, #480]	@ (800fb0c <__ieee754_acos+0x2f4>)
 800f92c:	2200      	movs	r2, #0
 800f92e:	f7f0 fc79 	bl	8000224 <__adddf3>
 800f932:	4602      	mov	r2, r0
 800f934:	460b      	mov	r3, r1
 800f936:	4640      	mov	r0, r8
 800f938:	4649      	mov	r1, r9
 800f93a:	f7f0 ff53 	bl	80007e4 <__aeabi_ddiv>
 800f93e:	4622      	mov	r2, r4
 800f940:	462b      	mov	r3, r5
 800f942:	f7f0 fe25 	bl	8000590 <__aeabi_dmul>
 800f946:	4602      	mov	r2, r0
 800f948:	460b      	mov	r3, r1
 800f94a:	a167      	add	r1, pc, #412	@ (adr r1, 800fae8 <__ieee754_acos+0x2d0>)
 800f94c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f950:	f7f0 fc66 	bl	8000220 <__aeabi_dsub>
 800f954:	4602      	mov	r2, r0
 800f956:	460b      	mov	r3, r1
 800f958:	4620      	mov	r0, r4
 800f95a:	4629      	mov	r1, r5
 800f95c:	f7f0 fc60 	bl	8000220 <__aeabi_dsub>
 800f960:	4602      	mov	r2, r0
 800f962:	460b      	mov	r3, r1
 800f964:	a162      	add	r1, pc, #392	@ (adr r1, 800faf0 <__ieee754_acos+0x2d8>)
 800f966:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f96a:	f7f0 fc59 	bl	8000220 <__aeabi_dsub>
 800f96e:	e773      	b.n	800f858 <__ieee754_acos+0x40>
 800f970:	2d00      	cmp	r5, #0
 800f972:	f280 80cf 	bge.w	800fb14 <__ieee754_acos+0x2fc>
 800f976:	4b65      	ldr	r3, [pc, #404]	@ (800fb0c <__ieee754_acos+0x2f4>)
 800f978:	2200      	movs	r2, #0
 800f97a:	4620      	mov	r0, r4
 800f97c:	4629      	mov	r1, r5
 800f97e:	f7f0 fc51 	bl	8000224 <__adddf3>
 800f982:	4b63      	ldr	r3, [pc, #396]	@ (800fb10 <__ieee754_acos+0x2f8>)
 800f984:	2200      	movs	r2, #0
 800f986:	f7f0 fe03 	bl	8000590 <__aeabi_dmul>
 800f98a:	a343      	add	r3, pc, #268	@ (adr r3, 800fa98 <__ieee754_acos+0x280>)
 800f98c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f990:	4604      	mov	r4, r0
 800f992:	460d      	mov	r5, r1
 800f994:	f7f0 fdfc 	bl	8000590 <__aeabi_dmul>
 800f998:	a341      	add	r3, pc, #260	@ (adr r3, 800faa0 <__ieee754_acos+0x288>)
 800f99a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f99e:	f7f0 fc41 	bl	8000224 <__adddf3>
 800f9a2:	4622      	mov	r2, r4
 800f9a4:	462b      	mov	r3, r5
 800f9a6:	f7f0 fdf3 	bl	8000590 <__aeabi_dmul>
 800f9aa:	a33f      	add	r3, pc, #252	@ (adr r3, 800faa8 <__ieee754_acos+0x290>)
 800f9ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f9b0:	f7f0 fc36 	bl	8000220 <__aeabi_dsub>
 800f9b4:	4622      	mov	r2, r4
 800f9b6:	462b      	mov	r3, r5
 800f9b8:	f7f0 fdea 	bl	8000590 <__aeabi_dmul>
 800f9bc:	a33c      	add	r3, pc, #240	@ (adr r3, 800fab0 <__ieee754_acos+0x298>)
 800f9be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f9c2:	f7f0 fc2f 	bl	8000224 <__adddf3>
 800f9c6:	4622      	mov	r2, r4
 800f9c8:	462b      	mov	r3, r5
 800f9ca:	f7f0 fde1 	bl	8000590 <__aeabi_dmul>
 800f9ce:	a33a      	add	r3, pc, #232	@ (adr r3, 800fab8 <__ieee754_acos+0x2a0>)
 800f9d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f9d4:	f7f0 fc24 	bl	8000220 <__aeabi_dsub>
 800f9d8:	4622      	mov	r2, r4
 800f9da:	462b      	mov	r3, r5
 800f9dc:	f7f0 fdd8 	bl	8000590 <__aeabi_dmul>
 800f9e0:	a337      	add	r3, pc, #220	@ (adr r3, 800fac0 <__ieee754_acos+0x2a8>)
 800f9e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f9e6:	f7f0 fc1d 	bl	8000224 <__adddf3>
 800f9ea:	4622      	mov	r2, r4
 800f9ec:	462b      	mov	r3, r5
 800f9ee:	f7f0 fdcf 	bl	8000590 <__aeabi_dmul>
 800f9f2:	a335      	add	r3, pc, #212	@ (adr r3, 800fac8 <__ieee754_acos+0x2b0>)
 800f9f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f9f8:	4606      	mov	r6, r0
 800f9fa:	460f      	mov	r7, r1
 800f9fc:	4620      	mov	r0, r4
 800f9fe:	4629      	mov	r1, r5
 800fa00:	f7f0 fdc6 	bl	8000590 <__aeabi_dmul>
 800fa04:	a332      	add	r3, pc, #200	@ (adr r3, 800fad0 <__ieee754_acos+0x2b8>)
 800fa06:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa0a:	f7f0 fc09 	bl	8000220 <__aeabi_dsub>
 800fa0e:	4622      	mov	r2, r4
 800fa10:	462b      	mov	r3, r5
 800fa12:	f7f0 fdbd 	bl	8000590 <__aeabi_dmul>
 800fa16:	a330      	add	r3, pc, #192	@ (adr r3, 800fad8 <__ieee754_acos+0x2c0>)
 800fa18:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa1c:	f7f0 fc02 	bl	8000224 <__adddf3>
 800fa20:	4622      	mov	r2, r4
 800fa22:	462b      	mov	r3, r5
 800fa24:	f7f0 fdb4 	bl	8000590 <__aeabi_dmul>
 800fa28:	a32d      	add	r3, pc, #180	@ (adr r3, 800fae0 <__ieee754_acos+0x2c8>)
 800fa2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa2e:	f7f0 fbf7 	bl	8000220 <__aeabi_dsub>
 800fa32:	4622      	mov	r2, r4
 800fa34:	462b      	mov	r3, r5
 800fa36:	f7f0 fdab 	bl	8000590 <__aeabi_dmul>
 800fa3a:	4b34      	ldr	r3, [pc, #208]	@ (800fb0c <__ieee754_acos+0x2f4>)
 800fa3c:	2200      	movs	r2, #0
 800fa3e:	f7f0 fbf1 	bl	8000224 <__adddf3>
 800fa42:	ec45 4b10 	vmov	d0, r4, r5
 800fa46:	4680      	mov	r8, r0
 800fa48:	4689      	mov	r9, r1
 800fa4a:	f7ff fe09 	bl	800f660 <__ieee754_sqrt>
 800fa4e:	ec55 4b10 	vmov	r4, r5, d0
 800fa52:	4642      	mov	r2, r8
 800fa54:	464b      	mov	r3, r9
 800fa56:	4630      	mov	r0, r6
 800fa58:	4639      	mov	r1, r7
 800fa5a:	f7f0 fec3 	bl	80007e4 <__aeabi_ddiv>
 800fa5e:	4622      	mov	r2, r4
 800fa60:	462b      	mov	r3, r5
 800fa62:	f7f0 fd95 	bl	8000590 <__aeabi_dmul>
 800fa66:	a320      	add	r3, pc, #128	@ (adr r3, 800fae8 <__ieee754_acos+0x2d0>)
 800fa68:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa6c:	f7f0 fbd8 	bl	8000220 <__aeabi_dsub>
 800fa70:	4622      	mov	r2, r4
 800fa72:	462b      	mov	r3, r5
 800fa74:	f7f0 fbd6 	bl	8000224 <__adddf3>
 800fa78:	4602      	mov	r2, r0
 800fa7a:	460b      	mov	r3, r1
 800fa7c:	f7f0 fbd2 	bl	8000224 <__adddf3>
 800fa80:	4602      	mov	r2, r0
 800fa82:	460b      	mov	r3, r1
 800fa84:	a11c      	add	r1, pc, #112	@ (adr r1, 800faf8 <__ieee754_acos+0x2e0>)
 800fa86:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fa8a:	e76e      	b.n	800f96a <__ieee754_acos+0x152>
 800fa8c:	f3af 8000 	nop.w
	...
 800fa98:	0dfdf709 	.word	0x0dfdf709
 800fa9c:	3f023de1 	.word	0x3f023de1
 800faa0:	7501b288 	.word	0x7501b288
 800faa4:	3f49efe0 	.word	0x3f49efe0
 800faa8:	b5688f3b 	.word	0xb5688f3b
 800faac:	3fa48228 	.word	0x3fa48228
 800fab0:	0e884455 	.word	0x0e884455
 800fab4:	3fc9c155 	.word	0x3fc9c155
 800fab8:	03eb6f7d 	.word	0x03eb6f7d
 800fabc:	3fd4d612 	.word	0x3fd4d612
 800fac0:	55555555 	.word	0x55555555
 800fac4:	3fc55555 	.word	0x3fc55555
 800fac8:	b12e9282 	.word	0xb12e9282
 800facc:	3fb3b8c5 	.word	0x3fb3b8c5
 800fad0:	1b8d0159 	.word	0x1b8d0159
 800fad4:	3fe6066c 	.word	0x3fe6066c
 800fad8:	9c598ac8 	.word	0x9c598ac8
 800fadc:	40002ae5 	.word	0x40002ae5
 800fae0:	1c8a2d4b 	.word	0x1c8a2d4b
 800fae4:	40033a27 	.word	0x40033a27
 800fae8:	33145c07 	.word	0x33145c07
 800faec:	3c91a626 	.word	0x3c91a626
 800faf0:	54442d18 	.word	0x54442d18
 800faf4:	3ff921fb 	.word	0x3ff921fb
 800faf8:	54442d18 	.word	0x54442d18
 800fafc:	400921fb 	.word	0x400921fb
 800fb00:	3fefffff 	.word	0x3fefffff
 800fb04:	3fdfffff 	.word	0x3fdfffff
 800fb08:	3c600000 	.word	0x3c600000
 800fb0c:	3ff00000 	.word	0x3ff00000
 800fb10:	3fe00000 	.word	0x3fe00000
 800fb14:	4622      	mov	r2, r4
 800fb16:	462b      	mov	r3, r5
 800fb18:	496b      	ldr	r1, [pc, #428]	@ (800fcc8 <__ieee754_acos+0x4b0>)
 800fb1a:	2000      	movs	r0, #0
 800fb1c:	f7f0 fb80 	bl	8000220 <__aeabi_dsub>
 800fb20:	4b6a      	ldr	r3, [pc, #424]	@ (800fccc <__ieee754_acos+0x4b4>)
 800fb22:	2200      	movs	r2, #0
 800fb24:	f7f0 fd34 	bl	8000590 <__aeabi_dmul>
 800fb28:	4604      	mov	r4, r0
 800fb2a:	460d      	mov	r5, r1
 800fb2c:	ec45 4b10 	vmov	d0, r4, r5
 800fb30:	f7ff fd96 	bl	800f660 <__ieee754_sqrt>
 800fb34:	a34c      	add	r3, pc, #304	@ (adr r3, 800fc68 <__ieee754_acos+0x450>)
 800fb36:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb3a:	4620      	mov	r0, r4
 800fb3c:	4629      	mov	r1, r5
 800fb3e:	ec59 8b10 	vmov	r8, r9, d0
 800fb42:	f7f0 fd25 	bl	8000590 <__aeabi_dmul>
 800fb46:	a34a      	add	r3, pc, #296	@ (adr r3, 800fc70 <__ieee754_acos+0x458>)
 800fb48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb4c:	f7f0 fb6a 	bl	8000224 <__adddf3>
 800fb50:	4622      	mov	r2, r4
 800fb52:	462b      	mov	r3, r5
 800fb54:	f7f0 fd1c 	bl	8000590 <__aeabi_dmul>
 800fb58:	a347      	add	r3, pc, #284	@ (adr r3, 800fc78 <__ieee754_acos+0x460>)
 800fb5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb5e:	f7f0 fb5f 	bl	8000220 <__aeabi_dsub>
 800fb62:	4622      	mov	r2, r4
 800fb64:	462b      	mov	r3, r5
 800fb66:	f7f0 fd13 	bl	8000590 <__aeabi_dmul>
 800fb6a:	a345      	add	r3, pc, #276	@ (adr r3, 800fc80 <__ieee754_acos+0x468>)
 800fb6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb70:	f7f0 fb58 	bl	8000224 <__adddf3>
 800fb74:	4622      	mov	r2, r4
 800fb76:	462b      	mov	r3, r5
 800fb78:	f7f0 fd0a 	bl	8000590 <__aeabi_dmul>
 800fb7c:	a342      	add	r3, pc, #264	@ (adr r3, 800fc88 <__ieee754_acos+0x470>)
 800fb7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb82:	f7f0 fb4d 	bl	8000220 <__aeabi_dsub>
 800fb86:	4622      	mov	r2, r4
 800fb88:	462b      	mov	r3, r5
 800fb8a:	f7f0 fd01 	bl	8000590 <__aeabi_dmul>
 800fb8e:	a340      	add	r3, pc, #256	@ (adr r3, 800fc90 <__ieee754_acos+0x478>)
 800fb90:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb94:	f7f0 fb46 	bl	8000224 <__adddf3>
 800fb98:	4622      	mov	r2, r4
 800fb9a:	462b      	mov	r3, r5
 800fb9c:	f7f0 fcf8 	bl	8000590 <__aeabi_dmul>
 800fba0:	a33d      	add	r3, pc, #244	@ (adr r3, 800fc98 <__ieee754_acos+0x480>)
 800fba2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fba6:	4682      	mov	sl, r0
 800fba8:	468b      	mov	fp, r1
 800fbaa:	4620      	mov	r0, r4
 800fbac:	4629      	mov	r1, r5
 800fbae:	f7f0 fcef 	bl	8000590 <__aeabi_dmul>
 800fbb2:	a33b      	add	r3, pc, #236	@ (adr r3, 800fca0 <__ieee754_acos+0x488>)
 800fbb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fbb8:	f7f0 fb32 	bl	8000220 <__aeabi_dsub>
 800fbbc:	4622      	mov	r2, r4
 800fbbe:	462b      	mov	r3, r5
 800fbc0:	f7f0 fce6 	bl	8000590 <__aeabi_dmul>
 800fbc4:	a338      	add	r3, pc, #224	@ (adr r3, 800fca8 <__ieee754_acos+0x490>)
 800fbc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fbca:	f7f0 fb2b 	bl	8000224 <__adddf3>
 800fbce:	4622      	mov	r2, r4
 800fbd0:	462b      	mov	r3, r5
 800fbd2:	f7f0 fcdd 	bl	8000590 <__aeabi_dmul>
 800fbd6:	a336      	add	r3, pc, #216	@ (adr r3, 800fcb0 <__ieee754_acos+0x498>)
 800fbd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fbdc:	f7f0 fb20 	bl	8000220 <__aeabi_dsub>
 800fbe0:	4622      	mov	r2, r4
 800fbe2:	462b      	mov	r3, r5
 800fbe4:	f7f0 fcd4 	bl	8000590 <__aeabi_dmul>
 800fbe8:	4b37      	ldr	r3, [pc, #220]	@ (800fcc8 <__ieee754_acos+0x4b0>)
 800fbea:	2200      	movs	r2, #0
 800fbec:	f7f0 fb1a 	bl	8000224 <__adddf3>
 800fbf0:	4602      	mov	r2, r0
 800fbf2:	460b      	mov	r3, r1
 800fbf4:	4650      	mov	r0, sl
 800fbf6:	4659      	mov	r1, fp
 800fbf8:	f7f0 fdf4 	bl	80007e4 <__aeabi_ddiv>
 800fbfc:	4642      	mov	r2, r8
 800fbfe:	464b      	mov	r3, r9
 800fc00:	f7f0 fcc6 	bl	8000590 <__aeabi_dmul>
 800fc04:	2600      	movs	r6, #0
 800fc06:	4682      	mov	sl, r0
 800fc08:	468b      	mov	fp, r1
 800fc0a:	4632      	mov	r2, r6
 800fc0c:	464b      	mov	r3, r9
 800fc0e:	4630      	mov	r0, r6
 800fc10:	4649      	mov	r1, r9
 800fc12:	f7f0 fcbd 	bl	8000590 <__aeabi_dmul>
 800fc16:	4602      	mov	r2, r0
 800fc18:	460b      	mov	r3, r1
 800fc1a:	4620      	mov	r0, r4
 800fc1c:	4629      	mov	r1, r5
 800fc1e:	f7f0 faff 	bl	8000220 <__aeabi_dsub>
 800fc22:	4632      	mov	r2, r6
 800fc24:	4604      	mov	r4, r0
 800fc26:	460d      	mov	r5, r1
 800fc28:	464b      	mov	r3, r9
 800fc2a:	4640      	mov	r0, r8
 800fc2c:	4649      	mov	r1, r9
 800fc2e:	f7f0 faf9 	bl	8000224 <__adddf3>
 800fc32:	4602      	mov	r2, r0
 800fc34:	460b      	mov	r3, r1
 800fc36:	4620      	mov	r0, r4
 800fc38:	4629      	mov	r1, r5
 800fc3a:	f7f0 fdd3 	bl	80007e4 <__aeabi_ddiv>
 800fc3e:	4602      	mov	r2, r0
 800fc40:	460b      	mov	r3, r1
 800fc42:	4650      	mov	r0, sl
 800fc44:	4659      	mov	r1, fp
 800fc46:	f7f0 faed 	bl	8000224 <__adddf3>
 800fc4a:	4632      	mov	r2, r6
 800fc4c:	464b      	mov	r3, r9
 800fc4e:	f7f0 fae9 	bl	8000224 <__adddf3>
 800fc52:	4602      	mov	r2, r0
 800fc54:	460b      	mov	r3, r1
 800fc56:	f7f0 fae5 	bl	8000224 <__adddf3>
 800fc5a:	e5fd      	b.n	800f858 <__ieee754_acos+0x40>
 800fc5c:	ed9f 0b16 	vldr	d0, [pc, #88]	@ 800fcb8 <__ieee754_acos+0x4a0>
 800fc60:	e5ee      	b.n	800f840 <__ieee754_acos+0x28>
 800fc62:	ed9f 0b17 	vldr	d0, [pc, #92]	@ 800fcc0 <__ieee754_acos+0x4a8>
 800fc66:	e5eb      	b.n	800f840 <__ieee754_acos+0x28>
 800fc68:	0dfdf709 	.word	0x0dfdf709
 800fc6c:	3f023de1 	.word	0x3f023de1
 800fc70:	7501b288 	.word	0x7501b288
 800fc74:	3f49efe0 	.word	0x3f49efe0
 800fc78:	b5688f3b 	.word	0xb5688f3b
 800fc7c:	3fa48228 	.word	0x3fa48228
 800fc80:	0e884455 	.word	0x0e884455
 800fc84:	3fc9c155 	.word	0x3fc9c155
 800fc88:	03eb6f7d 	.word	0x03eb6f7d
 800fc8c:	3fd4d612 	.word	0x3fd4d612
 800fc90:	55555555 	.word	0x55555555
 800fc94:	3fc55555 	.word	0x3fc55555
 800fc98:	b12e9282 	.word	0xb12e9282
 800fc9c:	3fb3b8c5 	.word	0x3fb3b8c5
 800fca0:	1b8d0159 	.word	0x1b8d0159
 800fca4:	3fe6066c 	.word	0x3fe6066c
 800fca8:	9c598ac8 	.word	0x9c598ac8
 800fcac:	40002ae5 	.word	0x40002ae5
 800fcb0:	1c8a2d4b 	.word	0x1c8a2d4b
 800fcb4:	40033a27 	.word	0x40033a27
 800fcb8:	54442d18 	.word	0x54442d18
 800fcbc:	400921fb 	.word	0x400921fb
 800fcc0:	54442d18 	.word	0x54442d18
 800fcc4:	3ff921fb 	.word	0x3ff921fb
 800fcc8:	3ff00000 	.word	0x3ff00000
 800fccc:	3fe00000 	.word	0x3fe00000

0800fcd0 <__ieee754_pow>:
 800fcd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fcd4:	b091      	sub	sp, #68	@ 0x44
 800fcd6:	ed8d 1b00 	vstr	d1, [sp]
 800fcda:	e9dd 1900 	ldrd	r1, r9, [sp]
 800fcde:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 800fce2:	ea5a 0001 	orrs.w	r0, sl, r1
 800fce6:	ec57 6b10 	vmov	r6, r7, d0
 800fcea:	d113      	bne.n	800fd14 <__ieee754_pow+0x44>
 800fcec:	19b3      	adds	r3, r6, r6
 800fcee:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 800fcf2:	4152      	adcs	r2, r2
 800fcf4:	4298      	cmp	r0, r3
 800fcf6:	4b9a      	ldr	r3, [pc, #616]	@ (800ff60 <__ieee754_pow+0x290>)
 800fcf8:	4193      	sbcs	r3, r2
 800fcfa:	f080 84ee 	bcs.w	80106da <__ieee754_pow+0xa0a>
 800fcfe:	e9dd 2300 	ldrd	r2, r3, [sp]
 800fd02:	4630      	mov	r0, r6
 800fd04:	4639      	mov	r1, r7
 800fd06:	f7f0 fa8d 	bl	8000224 <__adddf3>
 800fd0a:	ec41 0b10 	vmov	d0, r0, r1
 800fd0e:	b011      	add	sp, #68	@ 0x44
 800fd10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fd14:	4a93      	ldr	r2, [pc, #588]	@ (800ff64 <__ieee754_pow+0x294>)
 800fd16:	f027 4500 	bic.w	r5, r7, #2147483648	@ 0x80000000
 800fd1a:	4295      	cmp	r5, r2
 800fd1c:	46b8      	mov	r8, r7
 800fd1e:	4633      	mov	r3, r6
 800fd20:	d80a      	bhi.n	800fd38 <__ieee754_pow+0x68>
 800fd22:	d104      	bne.n	800fd2e <__ieee754_pow+0x5e>
 800fd24:	2e00      	cmp	r6, #0
 800fd26:	d1ea      	bne.n	800fcfe <__ieee754_pow+0x2e>
 800fd28:	45aa      	cmp	sl, r5
 800fd2a:	d8e8      	bhi.n	800fcfe <__ieee754_pow+0x2e>
 800fd2c:	e001      	b.n	800fd32 <__ieee754_pow+0x62>
 800fd2e:	4592      	cmp	sl, r2
 800fd30:	d802      	bhi.n	800fd38 <__ieee754_pow+0x68>
 800fd32:	4592      	cmp	sl, r2
 800fd34:	d10f      	bne.n	800fd56 <__ieee754_pow+0x86>
 800fd36:	b171      	cbz	r1, 800fd56 <__ieee754_pow+0x86>
 800fd38:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 800fd3c:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 800fd40:	ea58 0803 	orrs.w	r8, r8, r3
 800fd44:	d1db      	bne.n	800fcfe <__ieee754_pow+0x2e>
 800fd46:	e9dd 3200 	ldrd	r3, r2, [sp]
 800fd4a:	18db      	adds	r3, r3, r3
 800fd4c:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 800fd50:	4152      	adcs	r2, r2
 800fd52:	4598      	cmp	r8, r3
 800fd54:	e7cf      	b.n	800fcf6 <__ieee754_pow+0x26>
 800fd56:	f1b8 0f00 	cmp.w	r8, #0
 800fd5a:	46ab      	mov	fp, r5
 800fd5c:	da43      	bge.n	800fde6 <__ieee754_pow+0x116>
 800fd5e:	4a82      	ldr	r2, [pc, #520]	@ (800ff68 <__ieee754_pow+0x298>)
 800fd60:	4592      	cmp	sl, r2
 800fd62:	d856      	bhi.n	800fe12 <__ieee754_pow+0x142>
 800fd64:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 800fd68:	4592      	cmp	sl, r2
 800fd6a:	f240 84c5 	bls.w	80106f8 <__ieee754_pow+0xa28>
 800fd6e:	ea4f 522a 	mov.w	r2, sl, asr #20
 800fd72:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 800fd76:	2a14      	cmp	r2, #20
 800fd78:	dd18      	ble.n	800fdac <__ieee754_pow+0xdc>
 800fd7a:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 800fd7e:	fa21 f402 	lsr.w	r4, r1, r2
 800fd82:	fa04 f202 	lsl.w	r2, r4, r2
 800fd86:	428a      	cmp	r2, r1
 800fd88:	f040 84b6 	bne.w	80106f8 <__ieee754_pow+0xa28>
 800fd8c:	f004 0401 	and.w	r4, r4, #1
 800fd90:	f1c4 0402 	rsb	r4, r4, #2
 800fd94:	2900      	cmp	r1, #0
 800fd96:	d159      	bne.n	800fe4c <__ieee754_pow+0x17c>
 800fd98:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 800fd9c:	d148      	bne.n	800fe30 <__ieee754_pow+0x160>
 800fd9e:	4632      	mov	r2, r6
 800fda0:	463b      	mov	r3, r7
 800fda2:	4630      	mov	r0, r6
 800fda4:	4639      	mov	r1, r7
 800fda6:	f7f0 fbf3 	bl	8000590 <__aeabi_dmul>
 800fdaa:	e7ae      	b.n	800fd0a <__ieee754_pow+0x3a>
 800fdac:	2900      	cmp	r1, #0
 800fdae:	d14c      	bne.n	800fe4a <__ieee754_pow+0x17a>
 800fdb0:	f1c2 0214 	rsb	r2, r2, #20
 800fdb4:	fa4a f402 	asr.w	r4, sl, r2
 800fdb8:	fa04 f202 	lsl.w	r2, r4, r2
 800fdbc:	4552      	cmp	r2, sl
 800fdbe:	f040 8498 	bne.w	80106f2 <__ieee754_pow+0xa22>
 800fdc2:	f004 0401 	and.w	r4, r4, #1
 800fdc6:	f1c4 0402 	rsb	r4, r4, #2
 800fdca:	4a68      	ldr	r2, [pc, #416]	@ (800ff6c <__ieee754_pow+0x29c>)
 800fdcc:	4592      	cmp	sl, r2
 800fdce:	d1e3      	bne.n	800fd98 <__ieee754_pow+0xc8>
 800fdd0:	f1b9 0f00 	cmp.w	r9, #0
 800fdd4:	f280 8489 	bge.w	80106ea <__ieee754_pow+0xa1a>
 800fdd8:	4964      	ldr	r1, [pc, #400]	@ (800ff6c <__ieee754_pow+0x29c>)
 800fdda:	4632      	mov	r2, r6
 800fddc:	463b      	mov	r3, r7
 800fdde:	2000      	movs	r0, #0
 800fde0:	f7f0 fd00 	bl	80007e4 <__aeabi_ddiv>
 800fde4:	e791      	b.n	800fd0a <__ieee754_pow+0x3a>
 800fde6:	2400      	movs	r4, #0
 800fde8:	bb81      	cbnz	r1, 800fe4c <__ieee754_pow+0x17c>
 800fdea:	4a5e      	ldr	r2, [pc, #376]	@ (800ff64 <__ieee754_pow+0x294>)
 800fdec:	4592      	cmp	sl, r2
 800fdee:	d1ec      	bne.n	800fdca <__ieee754_pow+0xfa>
 800fdf0:	f105 4240 	add.w	r2, r5, #3221225472	@ 0xc0000000
 800fdf4:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 800fdf8:	431a      	orrs	r2, r3
 800fdfa:	f000 846e 	beq.w	80106da <__ieee754_pow+0xa0a>
 800fdfe:	4b5c      	ldr	r3, [pc, #368]	@ (800ff70 <__ieee754_pow+0x2a0>)
 800fe00:	429d      	cmp	r5, r3
 800fe02:	d908      	bls.n	800fe16 <__ieee754_pow+0x146>
 800fe04:	f1b9 0f00 	cmp.w	r9, #0
 800fe08:	f280 846b 	bge.w	80106e2 <__ieee754_pow+0xa12>
 800fe0c:	2000      	movs	r0, #0
 800fe0e:	2100      	movs	r1, #0
 800fe10:	e77b      	b.n	800fd0a <__ieee754_pow+0x3a>
 800fe12:	2402      	movs	r4, #2
 800fe14:	e7e8      	b.n	800fde8 <__ieee754_pow+0x118>
 800fe16:	f1b9 0f00 	cmp.w	r9, #0
 800fe1a:	f04f 0000 	mov.w	r0, #0
 800fe1e:	f04f 0100 	mov.w	r1, #0
 800fe22:	f6bf af72 	bge.w	800fd0a <__ieee754_pow+0x3a>
 800fe26:	e9dd 0300 	ldrd	r0, r3, [sp]
 800fe2a:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800fe2e:	e76c      	b.n	800fd0a <__ieee754_pow+0x3a>
 800fe30:	4a50      	ldr	r2, [pc, #320]	@ (800ff74 <__ieee754_pow+0x2a4>)
 800fe32:	4591      	cmp	r9, r2
 800fe34:	d10a      	bne.n	800fe4c <__ieee754_pow+0x17c>
 800fe36:	f1b8 0f00 	cmp.w	r8, #0
 800fe3a:	db07      	blt.n	800fe4c <__ieee754_pow+0x17c>
 800fe3c:	ec47 6b10 	vmov	d0, r6, r7
 800fe40:	b011      	add	sp, #68	@ 0x44
 800fe42:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fe46:	f7ff bc0b 	b.w	800f660 <__ieee754_sqrt>
 800fe4a:	2400      	movs	r4, #0
 800fe4c:	ec47 6b10 	vmov	d0, r6, r7
 800fe50:	9302      	str	r3, [sp, #8]
 800fe52:	f7ff fb3f 	bl	800f4d4 <fabs>
 800fe56:	9b02      	ldr	r3, [sp, #8]
 800fe58:	ec51 0b10 	vmov	r0, r1, d0
 800fe5c:	bb43      	cbnz	r3, 800feb0 <__ieee754_pow+0x1e0>
 800fe5e:	4b43      	ldr	r3, [pc, #268]	@ (800ff6c <__ieee754_pow+0x29c>)
 800fe60:	f028 4240 	bic.w	r2, r8, #3221225472	@ 0xc0000000
 800fe64:	429a      	cmp	r2, r3
 800fe66:	d000      	beq.n	800fe6a <__ieee754_pow+0x19a>
 800fe68:	bb15      	cbnz	r5, 800feb0 <__ieee754_pow+0x1e0>
 800fe6a:	f1b9 0f00 	cmp.w	r9, #0
 800fe6e:	da05      	bge.n	800fe7c <__ieee754_pow+0x1ac>
 800fe70:	4602      	mov	r2, r0
 800fe72:	460b      	mov	r3, r1
 800fe74:	2000      	movs	r0, #0
 800fe76:	493d      	ldr	r1, [pc, #244]	@ (800ff6c <__ieee754_pow+0x29c>)
 800fe78:	f7f0 fcb4 	bl	80007e4 <__aeabi_ddiv>
 800fe7c:	f1b8 0f00 	cmp.w	r8, #0
 800fe80:	f6bf af43 	bge.w	800fd0a <__ieee754_pow+0x3a>
 800fe84:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 800fe88:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 800fe8c:	4325      	orrs	r5, r4
 800fe8e:	d108      	bne.n	800fea2 <__ieee754_pow+0x1d2>
 800fe90:	4602      	mov	r2, r0
 800fe92:	460b      	mov	r3, r1
 800fe94:	4610      	mov	r0, r2
 800fe96:	4619      	mov	r1, r3
 800fe98:	f7f0 f9c2 	bl	8000220 <__aeabi_dsub>
 800fe9c:	4602      	mov	r2, r0
 800fe9e:	460b      	mov	r3, r1
 800fea0:	e79e      	b.n	800fde0 <__ieee754_pow+0x110>
 800fea2:	2c01      	cmp	r4, #1
 800fea4:	f47f af31 	bne.w	800fd0a <__ieee754_pow+0x3a>
 800fea8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800feac:	4619      	mov	r1, r3
 800feae:	e72c      	b.n	800fd0a <__ieee754_pow+0x3a>
 800feb0:	ea4f 73d8 	mov.w	r3, r8, lsr #31
 800feb4:	3b01      	subs	r3, #1
 800feb6:	ea53 0204 	orrs.w	r2, r3, r4
 800feba:	d102      	bne.n	800fec2 <__ieee754_pow+0x1f2>
 800febc:	4632      	mov	r2, r6
 800febe:	463b      	mov	r3, r7
 800fec0:	e7e8      	b.n	800fe94 <__ieee754_pow+0x1c4>
 800fec2:	3c01      	subs	r4, #1
 800fec4:	431c      	orrs	r4, r3
 800fec6:	d016      	beq.n	800fef6 <__ieee754_pow+0x226>
 800fec8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800ff50 <__ieee754_pow+0x280>
 800fecc:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 800fed0:	ed8d 7b02 	vstr	d7, [sp, #8]
 800fed4:	f240 8110 	bls.w	80100f8 <__ieee754_pow+0x428>
 800fed8:	4b27      	ldr	r3, [pc, #156]	@ (800ff78 <__ieee754_pow+0x2a8>)
 800feda:	459a      	cmp	sl, r3
 800fedc:	4b24      	ldr	r3, [pc, #144]	@ (800ff70 <__ieee754_pow+0x2a0>)
 800fede:	d916      	bls.n	800ff0e <__ieee754_pow+0x23e>
 800fee0:	429d      	cmp	r5, r3
 800fee2:	d80b      	bhi.n	800fefc <__ieee754_pow+0x22c>
 800fee4:	f1b9 0f00 	cmp.w	r9, #0
 800fee8:	da0b      	bge.n	800ff02 <__ieee754_pow+0x232>
 800feea:	2000      	movs	r0, #0
 800feec:	b011      	add	sp, #68	@ 0x44
 800feee:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fef2:	f000 bec1 	b.w	8010c78 <__math_oflow>
 800fef6:	ed9f 7b18 	vldr	d7, [pc, #96]	@ 800ff58 <__ieee754_pow+0x288>
 800fefa:	e7e7      	b.n	800fecc <__ieee754_pow+0x1fc>
 800fefc:	f1b9 0f00 	cmp.w	r9, #0
 800ff00:	dcf3      	bgt.n	800feea <__ieee754_pow+0x21a>
 800ff02:	2000      	movs	r0, #0
 800ff04:	b011      	add	sp, #68	@ 0x44
 800ff06:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ff0a:	f000 bead 	b.w	8010c68 <__math_uflow>
 800ff0e:	429d      	cmp	r5, r3
 800ff10:	d20c      	bcs.n	800ff2c <__ieee754_pow+0x25c>
 800ff12:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ff16:	2200      	movs	r2, #0
 800ff18:	2300      	movs	r3, #0
 800ff1a:	f7f0 fdab 	bl	8000a74 <__aeabi_dcmplt>
 800ff1e:	3800      	subs	r0, #0
 800ff20:	bf18      	it	ne
 800ff22:	2001      	movne	r0, #1
 800ff24:	f1b9 0f00 	cmp.w	r9, #0
 800ff28:	daec      	bge.n	800ff04 <__ieee754_pow+0x234>
 800ff2a:	e7df      	b.n	800feec <__ieee754_pow+0x21c>
 800ff2c:	4b0f      	ldr	r3, [pc, #60]	@ (800ff6c <__ieee754_pow+0x29c>)
 800ff2e:	429d      	cmp	r5, r3
 800ff30:	f04f 0200 	mov.w	r2, #0
 800ff34:	d922      	bls.n	800ff7c <__ieee754_pow+0x2ac>
 800ff36:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ff3a:	2300      	movs	r3, #0
 800ff3c:	f7f0 fd9a 	bl	8000a74 <__aeabi_dcmplt>
 800ff40:	3800      	subs	r0, #0
 800ff42:	bf18      	it	ne
 800ff44:	2001      	movne	r0, #1
 800ff46:	f1b9 0f00 	cmp.w	r9, #0
 800ff4a:	dccf      	bgt.n	800feec <__ieee754_pow+0x21c>
 800ff4c:	e7da      	b.n	800ff04 <__ieee754_pow+0x234>
 800ff4e:	bf00      	nop
 800ff50:	00000000 	.word	0x00000000
 800ff54:	3ff00000 	.word	0x3ff00000
 800ff58:	00000000 	.word	0x00000000
 800ff5c:	bff00000 	.word	0xbff00000
 800ff60:	fff00000 	.word	0xfff00000
 800ff64:	7ff00000 	.word	0x7ff00000
 800ff68:	433fffff 	.word	0x433fffff
 800ff6c:	3ff00000 	.word	0x3ff00000
 800ff70:	3fefffff 	.word	0x3fefffff
 800ff74:	3fe00000 	.word	0x3fe00000
 800ff78:	43f00000 	.word	0x43f00000
 800ff7c:	4b5a      	ldr	r3, [pc, #360]	@ (80100e8 <__ieee754_pow+0x418>)
 800ff7e:	f7f0 f94f 	bl	8000220 <__aeabi_dsub>
 800ff82:	a351      	add	r3, pc, #324	@ (adr r3, 80100c8 <__ieee754_pow+0x3f8>)
 800ff84:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff88:	4604      	mov	r4, r0
 800ff8a:	460d      	mov	r5, r1
 800ff8c:	f7f0 fb00 	bl	8000590 <__aeabi_dmul>
 800ff90:	a34f      	add	r3, pc, #316	@ (adr r3, 80100d0 <__ieee754_pow+0x400>)
 800ff92:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff96:	4606      	mov	r6, r0
 800ff98:	460f      	mov	r7, r1
 800ff9a:	4620      	mov	r0, r4
 800ff9c:	4629      	mov	r1, r5
 800ff9e:	f7f0 faf7 	bl	8000590 <__aeabi_dmul>
 800ffa2:	4b52      	ldr	r3, [pc, #328]	@ (80100ec <__ieee754_pow+0x41c>)
 800ffa4:	4682      	mov	sl, r0
 800ffa6:	468b      	mov	fp, r1
 800ffa8:	2200      	movs	r2, #0
 800ffaa:	4620      	mov	r0, r4
 800ffac:	4629      	mov	r1, r5
 800ffae:	f7f0 faef 	bl	8000590 <__aeabi_dmul>
 800ffb2:	4602      	mov	r2, r0
 800ffb4:	460b      	mov	r3, r1
 800ffb6:	a148      	add	r1, pc, #288	@ (adr r1, 80100d8 <__ieee754_pow+0x408>)
 800ffb8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ffbc:	f7f0 f930 	bl	8000220 <__aeabi_dsub>
 800ffc0:	4622      	mov	r2, r4
 800ffc2:	462b      	mov	r3, r5
 800ffc4:	f7f0 fae4 	bl	8000590 <__aeabi_dmul>
 800ffc8:	4602      	mov	r2, r0
 800ffca:	460b      	mov	r3, r1
 800ffcc:	2000      	movs	r0, #0
 800ffce:	4948      	ldr	r1, [pc, #288]	@ (80100f0 <__ieee754_pow+0x420>)
 800ffd0:	f7f0 f926 	bl	8000220 <__aeabi_dsub>
 800ffd4:	4622      	mov	r2, r4
 800ffd6:	4680      	mov	r8, r0
 800ffd8:	4689      	mov	r9, r1
 800ffda:	462b      	mov	r3, r5
 800ffdc:	4620      	mov	r0, r4
 800ffde:	4629      	mov	r1, r5
 800ffe0:	f7f0 fad6 	bl	8000590 <__aeabi_dmul>
 800ffe4:	4602      	mov	r2, r0
 800ffe6:	460b      	mov	r3, r1
 800ffe8:	4640      	mov	r0, r8
 800ffea:	4649      	mov	r1, r9
 800ffec:	f7f0 fad0 	bl	8000590 <__aeabi_dmul>
 800fff0:	a33b      	add	r3, pc, #236	@ (adr r3, 80100e0 <__ieee754_pow+0x410>)
 800fff2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fff6:	f7f0 facb 	bl	8000590 <__aeabi_dmul>
 800fffa:	4602      	mov	r2, r0
 800fffc:	460b      	mov	r3, r1
 800fffe:	4650      	mov	r0, sl
 8010000:	4659      	mov	r1, fp
 8010002:	f7f0 f90d 	bl	8000220 <__aeabi_dsub>
 8010006:	4602      	mov	r2, r0
 8010008:	460b      	mov	r3, r1
 801000a:	4680      	mov	r8, r0
 801000c:	4689      	mov	r9, r1
 801000e:	4630      	mov	r0, r6
 8010010:	4639      	mov	r1, r7
 8010012:	f7f0 f907 	bl	8000224 <__adddf3>
 8010016:	2400      	movs	r4, #0
 8010018:	4632      	mov	r2, r6
 801001a:	463b      	mov	r3, r7
 801001c:	4620      	mov	r0, r4
 801001e:	460d      	mov	r5, r1
 8010020:	f7f0 f8fe 	bl	8000220 <__aeabi_dsub>
 8010024:	4602      	mov	r2, r0
 8010026:	460b      	mov	r3, r1
 8010028:	4640      	mov	r0, r8
 801002a:	4649      	mov	r1, r9
 801002c:	f7f0 f8f8 	bl	8000220 <__aeabi_dsub>
 8010030:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010034:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8010038:	2300      	movs	r3, #0
 801003a:	9304      	str	r3, [sp, #16]
 801003c:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8010040:	4606      	mov	r6, r0
 8010042:	460f      	mov	r7, r1
 8010044:	465b      	mov	r3, fp
 8010046:	4652      	mov	r2, sl
 8010048:	e9dd 0100 	ldrd	r0, r1, [sp]
 801004c:	f7f0 f8e8 	bl	8000220 <__aeabi_dsub>
 8010050:	4622      	mov	r2, r4
 8010052:	462b      	mov	r3, r5
 8010054:	f7f0 fa9c 	bl	8000590 <__aeabi_dmul>
 8010058:	e9dd 2300 	ldrd	r2, r3, [sp]
 801005c:	4680      	mov	r8, r0
 801005e:	4689      	mov	r9, r1
 8010060:	4630      	mov	r0, r6
 8010062:	4639      	mov	r1, r7
 8010064:	f7f0 fa94 	bl	8000590 <__aeabi_dmul>
 8010068:	4602      	mov	r2, r0
 801006a:	460b      	mov	r3, r1
 801006c:	4640      	mov	r0, r8
 801006e:	4649      	mov	r1, r9
 8010070:	f7f0 f8d8 	bl	8000224 <__adddf3>
 8010074:	465b      	mov	r3, fp
 8010076:	4606      	mov	r6, r0
 8010078:	460f      	mov	r7, r1
 801007a:	4652      	mov	r2, sl
 801007c:	4620      	mov	r0, r4
 801007e:	4629      	mov	r1, r5
 8010080:	f7f0 fa86 	bl	8000590 <__aeabi_dmul>
 8010084:	460b      	mov	r3, r1
 8010086:	4602      	mov	r2, r0
 8010088:	4680      	mov	r8, r0
 801008a:	4689      	mov	r9, r1
 801008c:	4630      	mov	r0, r6
 801008e:	4639      	mov	r1, r7
 8010090:	f7f0 f8c8 	bl	8000224 <__adddf3>
 8010094:	4b17      	ldr	r3, [pc, #92]	@ (80100f4 <__ieee754_pow+0x424>)
 8010096:	4299      	cmp	r1, r3
 8010098:	4604      	mov	r4, r0
 801009a:	460d      	mov	r5, r1
 801009c:	468b      	mov	fp, r1
 801009e:	f340 820b 	ble.w	80104b8 <__ieee754_pow+0x7e8>
 80100a2:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 80100a6:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 80100aa:	4303      	orrs	r3, r0
 80100ac:	f000 81ea 	beq.w	8010484 <__ieee754_pow+0x7b4>
 80100b0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80100b4:	2200      	movs	r2, #0
 80100b6:	2300      	movs	r3, #0
 80100b8:	f7f0 fcdc 	bl	8000a74 <__aeabi_dcmplt>
 80100bc:	3800      	subs	r0, #0
 80100be:	bf18      	it	ne
 80100c0:	2001      	movne	r0, #1
 80100c2:	e713      	b.n	800feec <__ieee754_pow+0x21c>
 80100c4:	f3af 8000 	nop.w
 80100c8:	60000000 	.word	0x60000000
 80100cc:	3ff71547 	.word	0x3ff71547
 80100d0:	f85ddf44 	.word	0xf85ddf44
 80100d4:	3e54ae0b 	.word	0x3e54ae0b
 80100d8:	55555555 	.word	0x55555555
 80100dc:	3fd55555 	.word	0x3fd55555
 80100e0:	652b82fe 	.word	0x652b82fe
 80100e4:	3ff71547 	.word	0x3ff71547
 80100e8:	3ff00000 	.word	0x3ff00000
 80100ec:	3fd00000 	.word	0x3fd00000
 80100f0:	3fe00000 	.word	0x3fe00000
 80100f4:	408fffff 	.word	0x408fffff
 80100f8:	4bd5      	ldr	r3, [pc, #852]	@ (8010450 <__ieee754_pow+0x780>)
 80100fa:	ea08 0303 	and.w	r3, r8, r3
 80100fe:	2200      	movs	r2, #0
 8010100:	b92b      	cbnz	r3, 801010e <__ieee754_pow+0x43e>
 8010102:	4bd4      	ldr	r3, [pc, #848]	@ (8010454 <__ieee754_pow+0x784>)
 8010104:	f7f0 fa44 	bl	8000590 <__aeabi_dmul>
 8010108:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 801010c:	468b      	mov	fp, r1
 801010e:	ea4f 532b 	mov.w	r3, fp, asr #20
 8010112:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 8010116:	4413      	add	r3, r2
 8010118:	930a      	str	r3, [sp, #40]	@ 0x28
 801011a:	4bcf      	ldr	r3, [pc, #828]	@ (8010458 <__ieee754_pow+0x788>)
 801011c:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 8010120:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 8010124:	459b      	cmp	fp, r3
 8010126:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 801012a:	dd08      	ble.n	801013e <__ieee754_pow+0x46e>
 801012c:	4bcb      	ldr	r3, [pc, #812]	@ (801045c <__ieee754_pow+0x78c>)
 801012e:	459b      	cmp	fp, r3
 8010130:	f340 81a5 	ble.w	801047e <__ieee754_pow+0x7ae>
 8010134:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010136:	3301      	adds	r3, #1
 8010138:	930a      	str	r3, [sp, #40]	@ 0x28
 801013a:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 801013e:	f04f 0a00 	mov.w	sl, #0
 8010142:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 8010146:	930b      	str	r3, [sp, #44]	@ 0x2c
 8010148:	4bc5      	ldr	r3, [pc, #788]	@ (8010460 <__ieee754_pow+0x790>)
 801014a:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 801014e:	ed93 7b00 	vldr	d7, [r3]
 8010152:	4629      	mov	r1, r5
 8010154:	ec53 2b17 	vmov	r2, r3, d7
 8010158:	ed8d 7b06 	vstr	d7, [sp, #24]
 801015c:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8010160:	f7f0 f85e 	bl	8000220 <__aeabi_dsub>
 8010164:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8010168:	4606      	mov	r6, r0
 801016a:	460f      	mov	r7, r1
 801016c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010170:	f7f0 f858 	bl	8000224 <__adddf3>
 8010174:	4602      	mov	r2, r0
 8010176:	460b      	mov	r3, r1
 8010178:	2000      	movs	r0, #0
 801017a:	49ba      	ldr	r1, [pc, #744]	@ (8010464 <__ieee754_pow+0x794>)
 801017c:	f7f0 fb32 	bl	80007e4 <__aeabi_ddiv>
 8010180:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 8010184:	4602      	mov	r2, r0
 8010186:	460b      	mov	r3, r1
 8010188:	4630      	mov	r0, r6
 801018a:	4639      	mov	r1, r7
 801018c:	f7f0 fa00 	bl	8000590 <__aeabi_dmul>
 8010190:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010194:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 8010198:	106d      	asrs	r5, r5, #1
 801019a:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 801019e:	f04f 0b00 	mov.w	fp, #0
 80101a2:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 80101a6:	4661      	mov	r1, ip
 80101a8:	2200      	movs	r2, #0
 80101aa:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 80101ae:	4658      	mov	r0, fp
 80101b0:	46e1      	mov	r9, ip
 80101b2:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 80101b6:	4614      	mov	r4, r2
 80101b8:	461d      	mov	r5, r3
 80101ba:	f7f0 f9e9 	bl	8000590 <__aeabi_dmul>
 80101be:	4602      	mov	r2, r0
 80101c0:	460b      	mov	r3, r1
 80101c2:	4630      	mov	r0, r6
 80101c4:	4639      	mov	r1, r7
 80101c6:	f7f0 f82b 	bl	8000220 <__aeabi_dsub>
 80101ca:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80101ce:	4606      	mov	r6, r0
 80101d0:	460f      	mov	r7, r1
 80101d2:	4620      	mov	r0, r4
 80101d4:	4629      	mov	r1, r5
 80101d6:	f7f0 f823 	bl	8000220 <__aeabi_dsub>
 80101da:	4602      	mov	r2, r0
 80101dc:	460b      	mov	r3, r1
 80101de:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80101e2:	f7f0 f81d 	bl	8000220 <__aeabi_dsub>
 80101e6:	465a      	mov	r2, fp
 80101e8:	464b      	mov	r3, r9
 80101ea:	f7f0 f9d1 	bl	8000590 <__aeabi_dmul>
 80101ee:	4602      	mov	r2, r0
 80101f0:	460b      	mov	r3, r1
 80101f2:	4630      	mov	r0, r6
 80101f4:	4639      	mov	r1, r7
 80101f6:	f7f0 f813 	bl	8000220 <__aeabi_dsub>
 80101fa:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80101fe:	f7f0 f9c7 	bl	8000590 <__aeabi_dmul>
 8010202:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010206:	e9cd 0106 	strd	r0, r1, [sp, #24]
 801020a:	4610      	mov	r0, r2
 801020c:	4619      	mov	r1, r3
 801020e:	f7f0 f9bf 	bl	8000590 <__aeabi_dmul>
 8010212:	a37d      	add	r3, pc, #500	@ (adr r3, 8010408 <__ieee754_pow+0x738>)
 8010214:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010218:	4604      	mov	r4, r0
 801021a:	460d      	mov	r5, r1
 801021c:	f7f0 f9b8 	bl	8000590 <__aeabi_dmul>
 8010220:	a37b      	add	r3, pc, #492	@ (adr r3, 8010410 <__ieee754_pow+0x740>)
 8010222:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010226:	f7ef fffd 	bl	8000224 <__adddf3>
 801022a:	4622      	mov	r2, r4
 801022c:	462b      	mov	r3, r5
 801022e:	f7f0 f9af 	bl	8000590 <__aeabi_dmul>
 8010232:	a379      	add	r3, pc, #484	@ (adr r3, 8010418 <__ieee754_pow+0x748>)
 8010234:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010238:	f7ef fff4 	bl	8000224 <__adddf3>
 801023c:	4622      	mov	r2, r4
 801023e:	462b      	mov	r3, r5
 8010240:	f7f0 f9a6 	bl	8000590 <__aeabi_dmul>
 8010244:	a376      	add	r3, pc, #472	@ (adr r3, 8010420 <__ieee754_pow+0x750>)
 8010246:	e9d3 2300 	ldrd	r2, r3, [r3]
 801024a:	f7ef ffeb 	bl	8000224 <__adddf3>
 801024e:	4622      	mov	r2, r4
 8010250:	462b      	mov	r3, r5
 8010252:	f7f0 f99d 	bl	8000590 <__aeabi_dmul>
 8010256:	a374      	add	r3, pc, #464	@ (adr r3, 8010428 <__ieee754_pow+0x758>)
 8010258:	e9d3 2300 	ldrd	r2, r3, [r3]
 801025c:	f7ef ffe2 	bl	8000224 <__adddf3>
 8010260:	4622      	mov	r2, r4
 8010262:	462b      	mov	r3, r5
 8010264:	f7f0 f994 	bl	8000590 <__aeabi_dmul>
 8010268:	a371      	add	r3, pc, #452	@ (adr r3, 8010430 <__ieee754_pow+0x760>)
 801026a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801026e:	f7ef ffd9 	bl	8000224 <__adddf3>
 8010272:	4622      	mov	r2, r4
 8010274:	4606      	mov	r6, r0
 8010276:	460f      	mov	r7, r1
 8010278:	462b      	mov	r3, r5
 801027a:	4620      	mov	r0, r4
 801027c:	4629      	mov	r1, r5
 801027e:	f7f0 f987 	bl	8000590 <__aeabi_dmul>
 8010282:	4602      	mov	r2, r0
 8010284:	460b      	mov	r3, r1
 8010286:	4630      	mov	r0, r6
 8010288:	4639      	mov	r1, r7
 801028a:	f7f0 f981 	bl	8000590 <__aeabi_dmul>
 801028e:	465a      	mov	r2, fp
 8010290:	4604      	mov	r4, r0
 8010292:	460d      	mov	r5, r1
 8010294:	464b      	mov	r3, r9
 8010296:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801029a:	f7ef ffc3 	bl	8000224 <__adddf3>
 801029e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80102a2:	f7f0 f975 	bl	8000590 <__aeabi_dmul>
 80102a6:	4622      	mov	r2, r4
 80102a8:	462b      	mov	r3, r5
 80102aa:	f7ef ffbb 	bl	8000224 <__adddf3>
 80102ae:	465a      	mov	r2, fp
 80102b0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80102b4:	464b      	mov	r3, r9
 80102b6:	4658      	mov	r0, fp
 80102b8:	4649      	mov	r1, r9
 80102ba:	f7f0 f969 	bl	8000590 <__aeabi_dmul>
 80102be:	4b6a      	ldr	r3, [pc, #424]	@ (8010468 <__ieee754_pow+0x798>)
 80102c0:	2200      	movs	r2, #0
 80102c2:	4606      	mov	r6, r0
 80102c4:	460f      	mov	r7, r1
 80102c6:	f7ef ffad 	bl	8000224 <__adddf3>
 80102ca:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80102ce:	f7ef ffa9 	bl	8000224 <__adddf3>
 80102d2:	46d8      	mov	r8, fp
 80102d4:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 80102d8:	460d      	mov	r5, r1
 80102da:	465a      	mov	r2, fp
 80102dc:	460b      	mov	r3, r1
 80102de:	4640      	mov	r0, r8
 80102e0:	4649      	mov	r1, r9
 80102e2:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 80102e6:	f7f0 f953 	bl	8000590 <__aeabi_dmul>
 80102ea:	465c      	mov	r4, fp
 80102ec:	4680      	mov	r8, r0
 80102ee:	4689      	mov	r9, r1
 80102f0:	4b5d      	ldr	r3, [pc, #372]	@ (8010468 <__ieee754_pow+0x798>)
 80102f2:	2200      	movs	r2, #0
 80102f4:	4620      	mov	r0, r4
 80102f6:	4629      	mov	r1, r5
 80102f8:	f7ef ff92 	bl	8000220 <__aeabi_dsub>
 80102fc:	4632      	mov	r2, r6
 80102fe:	463b      	mov	r3, r7
 8010300:	f7ef ff8e 	bl	8000220 <__aeabi_dsub>
 8010304:	4602      	mov	r2, r0
 8010306:	460b      	mov	r3, r1
 8010308:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 801030c:	f7ef ff88 	bl	8000220 <__aeabi_dsub>
 8010310:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010314:	f7f0 f93c 	bl	8000590 <__aeabi_dmul>
 8010318:	4622      	mov	r2, r4
 801031a:	4606      	mov	r6, r0
 801031c:	460f      	mov	r7, r1
 801031e:	462b      	mov	r3, r5
 8010320:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010324:	f7f0 f934 	bl	8000590 <__aeabi_dmul>
 8010328:	4602      	mov	r2, r0
 801032a:	460b      	mov	r3, r1
 801032c:	4630      	mov	r0, r6
 801032e:	4639      	mov	r1, r7
 8010330:	f7ef ff78 	bl	8000224 <__adddf3>
 8010334:	4606      	mov	r6, r0
 8010336:	460f      	mov	r7, r1
 8010338:	4602      	mov	r2, r0
 801033a:	460b      	mov	r3, r1
 801033c:	4640      	mov	r0, r8
 801033e:	4649      	mov	r1, r9
 8010340:	f7ef ff70 	bl	8000224 <__adddf3>
 8010344:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 8010348:	a33b      	add	r3, pc, #236	@ (adr r3, 8010438 <__ieee754_pow+0x768>)
 801034a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801034e:	4658      	mov	r0, fp
 8010350:	e9cd bc08 	strd	fp, ip, [sp, #32]
 8010354:	460d      	mov	r5, r1
 8010356:	f7f0 f91b 	bl	8000590 <__aeabi_dmul>
 801035a:	465c      	mov	r4, fp
 801035c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010360:	4642      	mov	r2, r8
 8010362:	464b      	mov	r3, r9
 8010364:	4620      	mov	r0, r4
 8010366:	4629      	mov	r1, r5
 8010368:	f7ef ff5a 	bl	8000220 <__aeabi_dsub>
 801036c:	4602      	mov	r2, r0
 801036e:	460b      	mov	r3, r1
 8010370:	4630      	mov	r0, r6
 8010372:	4639      	mov	r1, r7
 8010374:	f7ef ff54 	bl	8000220 <__aeabi_dsub>
 8010378:	a331      	add	r3, pc, #196	@ (adr r3, 8010440 <__ieee754_pow+0x770>)
 801037a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801037e:	f7f0 f907 	bl	8000590 <__aeabi_dmul>
 8010382:	a331      	add	r3, pc, #196	@ (adr r3, 8010448 <__ieee754_pow+0x778>)
 8010384:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010388:	4606      	mov	r6, r0
 801038a:	460f      	mov	r7, r1
 801038c:	4620      	mov	r0, r4
 801038e:	4629      	mov	r1, r5
 8010390:	f7f0 f8fe 	bl	8000590 <__aeabi_dmul>
 8010394:	4602      	mov	r2, r0
 8010396:	460b      	mov	r3, r1
 8010398:	4630      	mov	r0, r6
 801039a:	4639      	mov	r1, r7
 801039c:	f7ef ff42 	bl	8000224 <__adddf3>
 80103a0:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80103a2:	4b32      	ldr	r3, [pc, #200]	@ (801046c <__ieee754_pow+0x79c>)
 80103a4:	4413      	add	r3, r2
 80103a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80103aa:	f7ef ff3b 	bl	8000224 <__adddf3>
 80103ae:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80103b2:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80103b4:	f7f0 f882 	bl	80004bc <__aeabi_i2d>
 80103b8:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80103ba:	4b2d      	ldr	r3, [pc, #180]	@ (8010470 <__ieee754_pow+0x7a0>)
 80103bc:	4413      	add	r3, r2
 80103be:	e9d3 8900 	ldrd	r8, r9, [r3]
 80103c2:	4606      	mov	r6, r0
 80103c4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80103c8:	460f      	mov	r7, r1
 80103ca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80103ce:	f7ef ff29 	bl	8000224 <__adddf3>
 80103d2:	4642      	mov	r2, r8
 80103d4:	464b      	mov	r3, r9
 80103d6:	f7ef ff25 	bl	8000224 <__adddf3>
 80103da:	4632      	mov	r2, r6
 80103dc:	463b      	mov	r3, r7
 80103de:	f7ef ff21 	bl	8000224 <__adddf3>
 80103e2:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 80103e6:	4632      	mov	r2, r6
 80103e8:	463b      	mov	r3, r7
 80103ea:	4658      	mov	r0, fp
 80103ec:	460d      	mov	r5, r1
 80103ee:	f7ef ff17 	bl	8000220 <__aeabi_dsub>
 80103f2:	4642      	mov	r2, r8
 80103f4:	464b      	mov	r3, r9
 80103f6:	f7ef ff13 	bl	8000220 <__aeabi_dsub>
 80103fa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80103fe:	f7ef ff0f 	bl	8000220 <__aeabi_dsub>
 8010402:	465c      	mov	r4, fp
 8010404:	e036      	b.n	8010474 <__ieee754_pow+0x7a4>
 8010406:	bf00      	nop
 8010408:	4a454eef 	.word	0x4a454eef
 801040c:	3fca7e28 	.word	0x3fca7e28
 8010410:	93c9db65 	.word	0x93c9db65
 8010414:	3fcd864a 	.word	0x3fcd864a
 8010418:	a91d4101 	.word	0xa91d4101
 801041c:	3fd17460 	.word	0x3fd17460
 8010420:	518f264d 	.word	0x518f264d
 8010424:	3fd55555 	.word	0x3fd55555
 8010428:	db6fabff 	.word	0xdb6fabff
 801042c:	3fdb6db6 	.word	0x3fdb6db6
 8010430:	33333303 	.word	0x33333303
 8010434:	3fe33333 	.word	0x3fe33333
 8010438:	e0000000 	.word	0xe0000000
 801043c:	3feec709 	.word	0x3feec709
 8010440:	dc3a03fd 	.word	0xdc3a03fd
 8010444:	3feec709 	.word	0x3feec709
 8010448:	145b01f5 	.word	0x145b01f5
 801044c:	be3e2fe0 	.word	0xbe3e2fe0
 8010450:	7ff00000 	.word	0x7ff00000
 8010454:	43400000 	.word	0x43400000
 8010458:	0003988e 	.word	0x0003988e
 801045c:	000bb679 	.word	0x000bb679
 8010460:	08011340 	.word	0x08011340
 8010464:	3ff00000 	.word	0x3ff00000
 8010468:	40080000 	.word	0x40080000
 801046c:	08011320 	.word	0x08011320
 8010470:	08011330 	.word	0x08011330
 8010474:	4602      	mov	r2, r0
 8010476:	460b      	mov	r3, r1
 8010478:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801047c:	e5d6      	b.n	801002c <__ieee754_pow+0x35c>
 801047e:	f04f 0a01 	mov.w	sl, #1
 8010482:	e65e      	b.n	8010142 <__ieee754_pow+0x472>
 8010484:	a3b5      	add	r3, pc, #724	@ (adr r3, 801075c <__ieee754_pow+0xa8c>)
 8010486:	e9d3 2300 	ldrd	r2, r3, [r3]
 801048a:	4630      	mov	r0, r6
 801048c:	4639      	mov	r1, r7
 801048e:	f7ef fec9 	bl	8000224 <__adddf3>
 8010492:	4642      	mov	r2, r8
 8010494:	e9cd 0100 	strd	r0, r1, [sp]
 8010498:	464b      	mov	r3, r9
 801049a:	4620      	mov	r0, r4
 801049c:	4629      	mov	r1, r5
 801049e:	f7ef febf 	bl	8000220 <__aeabi_dsub>
 80104a2:	4602      	mov	r2, r0
 80104a4:	460b      	mov	r3, r1
 80104a6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80104aa:	f7f0 fb01 	bl	8000ab0 <__aeabi_dcmpgt>
 80104ae:	2800      	cmp	r0, #0
 80104b0:	f47f adfe 	bne.w	80100b0 <__ieee754_pow+0x3e0>
 80104b4:	4ba2      	ldr	r3, [pc, #648]	@ (8010740 <__ieee754_pow+0xa70>)
 80104b6:	e022      	b.n	80104fe <__ieee754_pow+0x82e>
 80104b8:	4ca2      	ldr	r4, [pc, #648]	@ (8010744 <__ieee754_pow+0xa74>)
 80104ba:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 80104be:	42a3      	cmp	r3, r4
 80104c0:	d919      	bls.n	80104f6 <__ieee754_pow+0x826>
 80104c2:	4ba1      	ldr	r3, [pc, #644]	@ (8010748 <__ieee754_pow+0xa78>)
 80104c4:	440b      	add	r3, r1
 80104c6:	4303      	orrs	r3, r0
 80104c8:	d009      	beq.n	80104de <__ieee754_pow+0x80e>
 80104ca:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80104ce:	2200      	movs	r2, #0
 80104d0:	2300      	movs	r3, #0
 80104d2:	f7f0 facf 	bl	8000a74 <__aeabi_dcmplt>
 80104d6:	3800      	subs	r0, #0
 80104d8:	bf18      	it	ne
 80104da:	2001      	movne	r0, #1
 80104dc:	e512      	b.n	800ff04 <__ieee754_pow+0x234>
 80104de:	4642      	mov	r2, r8
 80104e0:	464b      	mov	r3, r9
 80104e2:	f7ef fe9d 	bl	8000220 <__aeabi_dsub>
 80104e6:	4632      	mov	r2, r6
 80104e8:	463b      	mov	r3, r7
 80104ea:	f7f0 fad7 	bl	8000a9c <__aeabi_dcmpge>
 80104ee:	2800      	cmp	r0, #0
 80104f0:	d1eb      	bne.n	80104ca <__ieee754_pow+0x7fa>
 80104f2:	4b96      	ldr	r3, [pc, #600]	@ (801074c <__ieee754_pow+0xa7c>)
 80104f4:	e003      	b.n	80104fe <__ieee754_pow+0x82e>
 80104f6:	4a96      	ldr	r2, [pc, #600]	@ (8010750 <__ieee754_pow+0xa80>)
 80104f8:	4293      	cmp	r3, r2
 80104fa:	f240 80e7 	bls.w	80106cc <__ieee754_pow+0x9fc>
 80104fe:	151b      	asrs	r3, r3, #20
 8010500:	f2a3 33fe 	subw	r3, r3, #1022	@ 0x3fe
 8010504:	f44f 1a80 	mov.w	sl, #1048576	@ 0x100000
 8010508:	fa4a fa03 	asr.w	sl, sl, r3
 801050c:	44da      	add	sl, fp
 801050e:	f3ca 510a 	ubfx	r1, sl, #20, #11
 8010512:	4890      	ldr	r0, [pc, #576]	@ (8010754 <__ieee754_pow+0xa84>)
 8010514:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 8010518:	4108      	asrs	r0, r1
 801051a:	ea00 030a 	and.w	r3, r0, sl
 801051e:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 8010522:	f1c1 0114 	rsb	r1, r1, #20
 8010526:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 801052a:	fa4a fa01 	asr.w	sl, sl, r1
 801052e:	f1bb 0f00 	cmp.w	fp, #0
 8010532:	4640      	mov	r0, r8
 8010534:	4649      	mov	r1, r9
 8010536:	f04f 0200 	mov.w	r2, #0
 801053a:	bfb8      	it	lt
 801053c:	f1ca 0a00 	rsblt	sl, sl, #0
 8010540:	f7ef fe6e 	bl	8000220 <__aeabi_dsub>
 8010544:	4680      	mov	r8, r0
 8010546:	4689      	mov	r9, r1
 8010548:	4632      	mov	r2, r6
 801054a:	463b      	mov	r3, r7
 801054c:	4640      	mov	r0, r8
 801054e:	4649      	mov	r1, r9
 8010550:	f7ef fe68 	bl	8000224 <__adddf3>
 8010554:	2400      	movs	r4, #0
 8010556:	a36a      	add	r3, pc, #424	@ (adr r3, 8010700 <__ieee754_pow+0xa30>)
 8010558:	e9d3 2300 	ldrd	r2, r3, [r3]
 801055c:	4620      	mov	r0, r4
 801055e:	460d      	mov	r5, r1
 8010560:	f7f0 f816 	bl	8000590 <__aeabi_dmul>
 8010564:	4642      	mov	r2, r8
 8010566:	e9cd 0100 	strd	r0, r1, [sp]
 801056a:	464b      	mov	r3, r9
 801056c:	4620      	mov	r0, r4
 801056e:	4629      	mov	r1, r5
 8010570:	f7ef fe56 	bl	8000220 <__aeabi_dsub>
 8010574:	4602      	mov	r2, r0
 8010576:	460b      	mov	r3, r1
 8010578:	4630      	mov	r0, r6
 801057a:	4639      	mov	r1, r7
 801057c:	f7ef fe50 	bl	8000220 <__aeabi_dsub>
 8010580:	a361      	add	r3, pc, #388	@ (adr r3, 8010708 <__ieee754_pow+0xa38>)
 8010582:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010586:	f7f0 f803 	bl	8000590 <__aeabi_dmul>
 801058a:	a361      	add	r3, pc, #388	@ (adr r3, 8010710 <__ieee754_pow+0xa40>)
 801058c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010590:	4680      	mov	r8, r0
 8010592:	4689      	mov	r9, r1
 8010594:	4620      	mov	r0, r4
 8010596:	4629      	mov	r1, r5
 8010598:	f7ef fffa 	bl	8000590 <__aeabi_dmul>
 801059c:	4602      	mov	r2, r0
 801059e:	460b      	mov	r3, r1
 80105a0:	4640      	mov	r0, r8
 80105a2:	4649      	mov	r1, r9
 80105a4:	f7ef fe3e 	bl	8000224 <__adddf3>
 80105a8:	4604      	mov	r4, r0
 80105aa:	460d      	mov	r5, r1
 80105ac:	4602      	mov	r2, r0
 80105ae:	460b      	mov	r3, r1
 80105b0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80105b4:	f7ef fe36 	bl	8000224 <__adddf3>
 80105b8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80105bc:	4680      	mov	r8, r0
 80105be:	4689      	mov	r9, r1
 80105c0:	f7ef fe2e 	bl	8000220 <__aeabi_dsub>
 80105c4:	4602      	mov	r2, r0
 80105c6:	460b      	mov	r3, r1
 80105c8:	4620      	mov	r0, r4
 80105ca:	4629      	mov	r1, r5
 80105cc:	f7ef fe28 	bl	8000220 <__aeabi_dsub>
 80105d0:	4642      	mov	r2, r8
 80105d2:	4606      	mov	r6, r0
 80105d4:	460f      	mov	r7, r1
 80105d6:	464b      	mov	r3, r9
 80105d8:	4640      	mov	r0, r8
 80105da:	4649      	mov	r1, r9
 80105dc:	f7ef ffd8 	bl	8000590 <__aeabi_dmul>
 80105e0:	a34d      	add	r3, pc, #308	@ (adr r3, 8010718 <__ieee754_pow+0xa48>)
 80105e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80105e6:	4604      	mov	r4, r0
 80105e8:	460d      	mov	r5, r1
 80105ea:	f7ef ffd1 	bl	8000590 <__aeabi_dmul>
 80105ee:	a34c      	add	r3, pc, #304	@ (adr r3, 8010720 <__ieee754_pow+0xa50>)
 80105f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80105f4:	f7ef fe14 	bl	8000220 <__aeabi_dsub>
 80105f8:	4622      	mov	r2, r4
 80105fa:	462b      	mov	r3, r5
 80105fc:	f7ef ffc8 	bl	8000590 <__aeabi_dmul>
 8010600:	a349      	add	r3, pc, #292	@ (adr r3, 8010728 <__ieee754_pow+0xa58>)
 8010602:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010606:	f7ef fe0d 	bl	8000224 <__adddf3>
 801060a:	4622      	mov	r2, r4
 801060c:	462b      	mov	r3, r5
 801060e:	f7ef ffbf 	bl	8000590 <__aeabi_dmul>
 8010612:	a347      	add	r3, pc, #284	@ (adr r3, 8010730 <__ieee754_pow+0xa60>)
 8010614:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010618:	f7ef fe02 	bl	8000220 <__aeabi_dsub>
 801061c:	4622      	mov	r2, r4
 801061e:	462b      	mov	r3, r5
 8010620:	f7ef ffb6 	bl	8000590 <__aeabi_dmul>
 8010624:	a344      	add	r3, pc, #272	@ (adr r3, 8010738 <__ieee754_pow+0xa68>)
 8010626:	e9d3 2300 	ldrd	r2, r3, [r3]
 801062a:	f7ef fdfb 	bl	8000224 <__adddf3>
 801062e:	4622      	mov	r2, r4
 8010630:	462b      	mov	r3, r5
 8010632:	f7ef ffad 	bl	8000590 <__aeabi_dmul>
 8010636:	4602      	mov	r2, r0
 8010638:	460b      	mov	r3, r1
 801063a:	4640      	mov	r0, r8
 801063c:	4649      	mov	r1, r9
 801063e:	f7ef fdef 	bl	8000220 <__aeabi_dsub>
 8010642:	4604      	mov	r4, r0
 8010644:	460d      	mov	r5, r1
 8010646:	4602      	mov	r2, r0
 8010648:	460b      	mov	r3, r1
 801064a:	4640      	mov	r0, r8
 801064c:	4649      	mov	r1, r9
 801064e:	f7ef ff9f 	bl	8000590 <__aeabi_dmul>
 8010652:	2200      	movs	r2, #0
 8010654:	e9cd 0100 	strd	r0, r1, [sp]
 8010658:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 801065c:	4620      	mov	r0, r4
 801065e:	4629      	mov	r1, r5
 8010660:	f7ef fdde 	bl	8000220 <__aeabi_dsub>
 8010664:	4602      	mov	r2, r0
 8010666:	460b      	mov	r3, r1
 8010668:	e9dd 0100 	ldrd	r0, r1, [sp]
 801066c:	f7f0 f8ba 	bl	80007e4 <__aeabi_ddiv>
 8010670:	4632      	mov	r2, r6
 8010672:	4604      	mov	r4, r0
 8010674:	460d      	mov	r5, r1
 8010676:	463b      	mov	r3, r7
 8010678:	4640      	mov	r0, r8
 801067a:	4649      	mov	r1, r9
 801067c:	f7ef ff88 	bl	8000590 <__aeabi_dmul>
 8010680:	4632      	mov	r2, r6
 8010682:	463b      	mov	r3, r7
 8010684:	f7ef fdce 	bl	8000224 <__adddf3>
 8010688:	4602      	mov	r2, r0
 801068a:	460b      	mov	r3, r1
 801068c:	4620      	mov	r0, r4
 801068e:	4629      	mov	r1, r5
 8010690:	f7ef fdc6 	bl	8000220 <__aeabi_dsub>
 8010694:	4642      	mov	r2, r8
 8010696:	464b      	mov	r3, r9
 8010698:	f7ef fdc2 	bl	8000220 <__aeabi_dsub>
 801069c:	460b      	mov	r3, r1
 801069e:	4602      	mov	r2, r0
 80106a0:	492d      	ldr	r1, [pc, #180]	@ (8010758 <__ieee754_pow+0xa88>)
 80106a2:	2000      	movs	r0, #0
 80106a4:	f7ef fdbc 	bl	8000220 <__aeabi_dsub>
 80106a8:	ec41 0b10 	vmov	d0, r0, r1
 80106ac:	ee10 3a90 	vmov	r3, s1
 80106b0:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 80106b4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80106b8:	da0b      	bge.n	80106d2 <__ieee754_pow+0xa02>
 80106ba:	4650      	mov	r0, sl
 80106bc:	f000 fa2c 	bl	8010b18 <scalbn>
 80106c0:	ec51 0b10 	vmov	r0, r1, d0
 80106c4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80106c8:	f7ff bb6d 	b.w	800fda6 <__ieee754_pow+0xd6>
 80106cc:	f8dd a010 	ldr.w	sl, [sp, #16]
 80106d0:	e73a      	b.n	8010548 <__ieee754_pow+0x878>
 80106d2:	ec51 0b10 	vmov	r0, r1, d0
 80106d6:	4619      	mov	r1, r3
 80106d8:	e7f4      	b.n	80106c4 <__ieee754_pow+0x9f4>
 80106da:	491f      	ldr	r1, [pc, #124]	@ (8010758 <__ieee754_pow+0xa88>)
 80106dc:	2000      	movs	r0, #0
 80106de:	f7ff bb14 	b.w	800fd0a <__ieee754_pow+0x3a>
 80106e2:	e9dd 0100 	ldrd	r0, r1, [sp]
 80106e6:	f7ff bb10 	b.w	800fd0a <__ieee754_pow+0x3a>
 80106ea:	4630      	mov	r0, r6
 80106ec:	4639      	mov	r1, r7
 80106ee:	f7ff bb0c 	b.w	800fd0a <__ieee754_pow+0x3a>
 80106f2:	460c      	mov	r4, r1
 80106f4:	f7ff bb69 	b.w	800fdca <__ieee754_pow+0xfa>
 80106f8:	2400      	movs	r4, #0
 80106fa:	f7ff bb4b 	b.w	800fd94 <__ieee754_pow+0xc4>
 80106fe:	bf00      	nop
 8010700:	00000000 	.word	0x00000000
 8010704:	3fe62e43 	.word	0x3fe62e43
 8010708:	fefa39ef 	.word	0xfefa39ef
 801070c:	3fe62e42 	.word	0x3fe62e42
 8010710:	0ca86c39 	.word	0x0ca86c39
 8010714:	be205c61 	.word	0xbe205c61
 8010718:	72bea4d0 	.word	0x72bea4d0
 801071c:	3e663769 	.word	0x3e663769
 8010720:	c5d26bf1 	.word	0xc5d26bf1
 8010724:	3ebbbd41 	.word	0x3ebbbd41
 8010728:	af25de2c 	.word	0xaf25de2c
 801072c:	3f11566a 	.word	0x3f11566a
 8010730:	16bebd93 	.word	0x16bebd93
 8010734:	3f66c16c 	.word	0x3f66c16c
 8010738:	5555553e 	.word	0x5555553e
 801073c:	3fc55555 	.word	0x3fc55555
 8010740:	40900000 	.word	0x40900000
 8010744:	4090cbff 	.word	0x4090cbff
 8010748:	3f6f3400 	.word	0x3f6f3400
 801074c:	4090cc00 	.word	0x4090cc00
 8010750:	3fe00000 	.word	0x3fe00000
 8010754:	fff00000 	.word	0xfff00000
 8010758:	3ff00000 	.word	0x3ff00000
 801075c:	652b82fe 	.word	0x652b82fe
 8010760:	3c971547 	.word	0x3c971547

08010764 <__kernel_cosf>:
 8010764:	ee10 3a10 	vmov	r3, s0
 8010768:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801076c:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8010770:	eef0 6a40 	vmov.f32	s13, s0
 8010774:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8010778:	d204      	bcs.n	8010784 <__kernel_cosf+0x20>
 801077a:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 801077e:	ee17 2a90 	vmov	r2, s15
 8010782:	b342      	cbz	r2, 80107d6 <__kernel_cosf+0x72>
 8010784:	ee26 7aa6 	vmul.f32	s14, s13, s13
 8010788:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 80107f4 <__kernel_cosf+0x90>
 801078c:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 80107f8 <__kernel_cosf+0x94>
 8010790:	4a1a      	ldr	r2, [pc, #104]	@ (80107fc <__kernel_cosf+0x98>)
 8010792:	eea7 6a27 	vfma.f32	s12, s14, s15
 8010796:	4293      	cmp	r3, r2
 8010798:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8010800 <__kernel_cosf+0x9c>
 801079c:	eee6 7a07 	vfma.f32	s15, s12, s14
 80107a0:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 8010804 <__kernel_cosf+0xa0>
 80107a4:	eea7 6a87 	vfma.f32	s12, s15, s14
 80107a8:	eddf 7a17 	vldr	s15, [pc, #92]	@ 8010808 <__kernel_cosf+0xa4>
 80107ac:	eee6 7a07 	vfma.f32	s15, s12, s14
 80107b0:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 801080c <__kernel_cosf+0xa8>
 80107b4:	eea7 6a87 	vfma.f32	s12, s15, s14
 80107b8:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 80107bc:	ee26 6a07 	vmul.f32	s12, s12, s14
 80107c0:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 80107c4:	eee7 0a06 	vfma.f32	s1, s14, s12
 80107c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80107cc:	d804      	bhi.n	80107d8 <__kernel_cosf+0x74>
 80107ce:	ee77 7ae0 	vsub.f32	s15, s15, s1
 80107d2:	ee30 0a67 	vsub.f32	s0, s0, s15
 80107d6:	4770      	bx	lr
 80107d8:	4a0d      	ldr	r2, [pc, #52]	@ (8010810 <__kernel_cosf+0xac>)
 80107da:	4293      	cmp	r3, r2
 80107dc:	bf9a      	itte	ls
 80107de:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 80107e2:	ee07 3a10 	vmovls	s14, r3
 80107e6:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 80107ea:	ee30 0a47 	vsub.f32	s0, s0, s14
 80107ee:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80107f2:	e7ec      	b.n	80107ce <__kernel_cosf+0x6a>
 80107f4:	ad47d74e 	.word	0xad47d74e
 80107f8:	310f74f6 	.word	0x310f74f6
 80107fc:	3e999999 	.word	0x3e999999
 8010800:	b493f27c 	.word	0xb493f27c
 8010804:	37d00d01 	.word	0x37d00d01
 8010808:	bab60b61 	.word	0xbab60b61
 801080c:	3d2aaaab 	.word	0x3d2aaaab
 8010810:	3f480000 	.word	0x3f480000

08010814 <__kernel_sinf>:
 8010814:	ee10 3a10 	vmov	r3, s0
 8010818:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801081c:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8010820:	d204      	bcs.n	801082c <__kernel_sinf+0x18>
 8010822:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8010826:	ee17 3a90 	vmov	r3, s15
 801082a:	b35b      	cbz	r3, 8010884 <__kernel_sinf+0x70>
 801082c:	ee20 7a00 	vmul.f32	s14, s0, s0
 8010830:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8010888 <__kernel_sinf+0x74>
 8010834:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 801088c <__kernel_sinf+0x78>
 8010838:	eea7 6a27 	vfma.f32	s12, s14, s15
 801083c:	eddf 7a14 	vldr	s15, [pc, #80]	@ 8010890 <__kernel_sinf+0x7c>
 8010840:	eee6 7a07 	vfma.f32	s15, s12, s14
 8010844:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 8010894 <__kernel_sinf+0x80>
 8010848:	eea7 6a87 	vfma.f32	s12, s15, s14
 801084c:	eddf 7a12 	vldr	s15, [pc, #72]	@ 8010898 <__kernel_sinf+0x84>
 8010850:	ee60 6a07 	vmul.f32	s13, s0, s14
 8010854:	eee6 7a07 	vfma.f32	s15, s12, s14
 8010858:	b930      	cbnz	r0, 8010868 <__kernel_sinf+0x54>
 801085a:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 801089c <__kernel_sinf+0x88>
 801085e:	eea7 6a27 	vfma.f32	s12, s14, s15
 8010862:	eea6 0a26 	vfma.f32	s0, s12, s13
 8010866:	4770      	bx	lr
 8010868:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 801086c:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8010870:	eee0 7a86 	vfma.f32	s15, s1, s12
 8010874:	eed7 0a87 	vfnms.f32	s1, s15, s14
 8010878:	eddf 7a09 	vldr	s15, [pc, #36]	@ 80108a0 <__kernel_sinf+0x8c>
 801087c:	eee6 0aa7 	vfma.f32	s1, s13, s15
 8010880:	ee30 0a60 	vsub.f32	s0, s0, s1
 8010884:	4770      	bx	lr
 8010886:	bf00      	nop
 8010888:	2f2ec9d3 	.word	0x2f2ec9d3
 801088c:	b2d72f34 	.word	0xb2d72f34
 8010890:	3638ef1b 	.word	0x3638ef1b
 8010894:	b9500d01 	.word	0xb9500d01
 8010898:	3c088889 	.word	0x3c088889
 801089c:	be2aaaab 	.word	0xbe2aaaab
 80108a0:	3e2aaaab 	.word	0x3e2aaaab

080108a4 <__ieee754_rem_pio2f>:
 80108a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80108a6:	ee10 6a10 	vmov	r6, s0
 80108aa:	4b88      	ldr	r3, [pc, #544]	@ (8010acc <__ieee754_rem_pio2f+0x228>)
 80108ac:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 80108b0:	429d      	cmp	r5, r3
 80108b2:	b087      	sub	sp, #28
 80108b4:	4604      	mov	r4, r0
 80108b6:	d805      	bhi.n	80108c4 <__ieee754_rem_pio2f+0x20>
 80108b8:	2300      	movs	r3, #0
 80108ba:	ed80 0a00 	vstr	s0, [r0]
 80108be:	6043      	str	r3, [r0, #4]
 80108c0:	2000      	movs	r0, #0
 80108c2:	e022      	b.n	801090a <__ieee754_rem_pio2f+0x66>
 80108c4:	4b82      	ldr	r3, [pc, #520]	@ (8010ad0 <__ieee754_rem_pio2f+0x22c>)
 80108c6:	429d      	cmp	r5, r3
 80108c8:	d83a      	bhi.n	8010940 <__ieee754_rem_pio2f+0x9c>
 80108ca:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 80108ce:	2e00      	cmp	r6, #0
 80108d0:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 8010ad4 <__ieee754_rem_pio2f+0x230>
 80108d4:	4a80      	ldr	r2, [pc, #512]	@ (8010ad8 <__ieee754_rem_pio2f+0x234>)
 80108d6:	f023 030f 	bic.w	r3, r3, #15
 80108da:	dd18      	ble.n	801090e <__ieee754_rem_pio2f+0x6a>
 80108dc:	4293      	cmp	r3, r2
 80108de:	ee70 7a47 	vsub.f32	s15, s0, s14
 80108e2:	bf09      	itett	eq
 80108e4:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 8010adc <__ieee754_rem_pio2f+0x238>
 80108e8:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 8010ae0 <__ieee754_rem_pio2f+0x23c>
 80108ec:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 8010ae4 <__ieee754_rem_pio2f+0x240>
 80108f0:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 80108f4:	ee37 7ae6 	vsub.f32	s14, s15, s13
 80108f8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80108fc:	ed80 7a00 	vstr	s14, [r0]
 8010900:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8010904:	edc0 7a01 	vstr	s15, [r0, #4]
 8010908:	2001      	movs	r0, #1
 801090a:	b007      	add	sp, #28
 801090c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801090e:	4293      	cmp	r3, r2
 8010910:	ee70 7a07 	vadd.f32	s15, s0, s14
 8010914:	bf09      	itett	eq
 8010916:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 8010adc <__ieee754_rem_pio2f+0x238>
 801091a:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 8010ae0 <__ieee754_rem_pio2f+0x23c>
 801091e:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 8010ae4 <__ieee754_rem_pio2f+0x240>
 8010922:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 8010926:	ee37 7aa6 	vadd.f32	s14, s15, s13
 801092a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801092e:	ed80 7a00 	vstr	s14, [r0]
 8010932:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8010936:	edc0 7a01 	vstr	s15, [r0, #4]
 801093a:	f04f 30ff 	mov.w	r0, #4294967295
 801093e:	e7e4      	b.n	801090a <__ieee754_rem_pio2f+0x66>
 8010940:	4b69      	ldr	r3, [pc, #420]	@ (8010ae8 <__ieee754_rem_pio2f+0x244>)
 8010942:	429d      	cmp	r5, r3
 8010944:	d873      	bhi.n	8010a2e <__ieee754_rem_pio2f+0x18a>
 8010946:	f000 f8dd 	bl	8010b04 <fabsf>
 801094a:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 8010aec <__ieee754_rem_pio2f+0x248>
 801094e:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8010952:	eee0 7a07 	vfma.f32	s15, s0, s14
 8010956:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801095a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 801095e:	ee17 0a90 	vmov	r0, s15
 8010962:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8010ad4 <__ieee754_rem_pio2f+0x230>
 8010966:	eea7 0a67 	vfms.f32	s0, s14, s15
 801096a:	281f      	cmp	r0, #31
 801096c:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8010ae0 <__ieee754_rem_pio2f+0x23c>
 8010970:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010974:	eeb1 6a47 	vneg.f32	s12, s14
 8010978:	ee70 6a67 	vsub.f32	s13, s0, s15
 801097c:	ee16 1a90 	vmov	r1, s13
 8010980:	dc09      	bgt.n	8010996 <__ieee754_rem_pio2f+0xf2>
 8010982:	4a5b      	ldr	r2, [pc, #364]	@ (8010af0 <__ieee754_rem_pio2f+0x24c>)
 8010984:	1e47      	subs	r7, r0, #1
 8010986:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 801098a:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 801098e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8010992:	4293      	cmp	r3, r2
 8010994:	d107      	bne.n	80109a6 <__ieee754_rem_pio2f+0x102>
 8010996:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 801099a:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 801099e:	2a08      	cmp	r2, #8
 80109a0:	ea4f 53e5 	mov.w	r3, r5, asr #23
 80109a4:	dc14      	bgt.n	80109d0 <__ieee754_rem_pio2f+0x12c>
 80109a6:	6021      	str	r1, [r4, #0]
 80109a8:	ed94 7a00 	vldr	s14, [r4]
 80109ac:	ee30 0a47 	vsub.f32	s0, s0, s14
 80109b0:	2e00      	cmp	r6, #0
 80109b2:	ee30 0a67 	vsub.f32	s0, s0, s15
 80109b6:	ed84 0a01 	vstr	s0, [r4, #4]
 80109ba:	daa6      	bge.n	801090a <__ieee754_rem_pio2f+0x66>
 80109bc:	eeb1 7a47 	vneg.f32	s14, s14
 80109c0:	eeb1 0a40 	vneg.f32	s0, s0
 80109c4:	ed84 7a00 	vstr	s14, [r4]
 80109c8:	ed84 0a01 	vstr	s0, [r4, #4]
 80109cc:	4240      	negs	r0, r0
 80109ce:	e79c      	b.n	801090a <__ieee754_rem_pio2f+0x66>
 80109d0:	eddf 5a42 	vldr	s11, [pc, #264]	@ 8010adc <__ieee754_rem_pio2f+0x238>
 80109d4:	eef0 6a40 	vmov.f32	s13, s0
 80109d8:	eee6 6a25 	vfma.f32	s13, s12, s11
 80109dc:	ee70 7a66 	vsub.f32	s15, s0, s13
 80109e0:	eee6 7a25 	vfma.f32	s15, s12, s11
 80109e4:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8010ae4 <__ieee754_rem_pio2f+0x240>
 80109e8:	eed7 7a25 	vfnms.f32	s15, s14, s11
 80109ec:	ee76 5ae7 	vsub.f32	s11, s13, s15
 80109f0:	ee15 2a90 	vmov	r2, s11
 80109f4:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 80109f8:	1a5b      	subs	r3, r3, r1
 80109fa:	2b19      	cmp	r3, #25
 80109fc:	dc04      	bgt.n	8010a08 <__ieee754_rem_pio2f+0x164>
 80109fe:	edc4 5a00 	vstr	s11, [r4]
 8010a02:	eeb0 0a66 	vmov.f32	s0, s13
 8010a06:	e7cf      	b.n	80109a8 <__ieee754_rem_pio2f+0x104>
 8010a08:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 8010af4 <__ieee754_rem_pio2f+0x250>
 8010a0c:	eeb0 0a66 	vmov.f32	s0, s13
 8010a10:	eea6 0a25 	vfma.f32	s0, s12, s11
 8010a14:	ee76 7ac0 	vsub.f32	s15, s13, s0
 8010a18:	eddf 6a37 	vldr	s13, [pc, #220]	@ 8010af8 <__ieee754_rem_pio2f+0x254>
 8010a1c:	eee6 7a25 	vfma.f32	s15, s12, s11
 8010a20:	eed7 7a26 	vfnms.f32	s15, s14, s13
 8010a24:	ee30 7a67 	vsub.f32	s14, s0, s15
 8010a28:	ed84 7a00 	vstr	s14, [r4]
 8010a2c:	e7bc      	b.n	80109a8 <__ieee754_rem_pio2f+0x104>
 8010a2e:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 8010a32:	d306      	bcc.n	8010a42 <__ieee754_rem_pio2f+0x19e>
 8010a34:	ee70 7a40 	vsub.f32	s15, s0, s0
 8010a38:	edc0 7a01 	vstr	s15, [r0, #4]
 8010a3c:	edc0 7a00 	vstr	s15, [r0]
 8010a40:	e73e      	b.n	80108c0 <__ieee754_rem_pio2f+0x1c>
 8010a42:	15ea      	asrs	r2, r5, #23
 8010a44:	3a86      	subs	r2, #134	@ 0x86
 8010a46:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 8010a4a:	ee07 3a90 	vmov	s15, r3
 8010a4e:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8010a52:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 8010afc <__ieee754_rem_pio2f+0x258>
 8010a56:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8010a5a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8010a5e:	ed8d 7a03 	vstr	s14, [sp, #12]
 8010a62:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8010a66:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8010a6a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8010a6e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8010a72:	ed8d 7a04 	vstr	s14, [sp, #16]
 8010a76:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8010a7a:	eef5 7a40 	vcmp.f32	s15, #0.0
 8010a7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010a82:	edcd 7a05 	vstr	s15, [sp, #20]
 8010a86:	d11e      	bne.n	8010ac6 <__ieee754_rem_pio2f+0x222>
 8010a88:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8010a8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010a90:	bf0c      	ite	eq
 8010a92:	2301      	moveq	r3, #1
 8010a94:	2302      	movne	r3, #2
 8010a96:	491a      	ldr	r1, [pc, #104]	@ (8010b00 <__ieee754_rem_pio2f+0x25c>)
 8010a98:	9101      	str	r1, [sp, #4]
 8010a9a:	2102      	movs	r1, #2
 8010a9c:	9100      	str	r1, [sp, #0]
 8010a9e:	a803      	add	r0, sp, #12
 8010aa0:	4621      	mov	r1, r4
 8010aa2:	f000 f957 	bl	8010d54 <__kernel_rem_pio2f>
 8010aa6:	2e00      	cmp	r6, #0
 8010aa8:	f6bf af2f 	bge.w	801090a <__ieee754_rem_pio2f+0x66>
 8010aac:	edd4 7a00 	vldr	s15, [r4]
 8010ab0:	eef1 7a67 	vneg.f32	s15, s15
 8010ab4:	edc4 7a00 	vstr	s15, [r4]
 8010ab8:	edd4 7a01 	vldr	s15, [r4, #4]
 8010abc:	eef1 7a67 	vneg.f32	s15, s15
 8010ac0:	edc4 7a01 	vstr	s15, [r4, #4]
 8010ac4:	e782      	b.n	80109cc <__ieee754_rem_pio2f+0x128>
 8010ac6:	2303      	movs	r3, #3
 8010ac8:	e7e5      	b.n	8010a96 <__ieee754_rem_pio2f+0x1f2>
 8010aca:	bf00      	nop
 8010acc:	3f490fd8 	.word	0x3f490fd8
 8010ad0:	4016cbe3 	.word	0x4016cbe3
 8010ad4:	3fc90f80 	.word	0x3fc90f80
 8010ad8:	3fc90fd0 	.word	0x3fc90fd0
 8010adc:	37354400 	.word	0x37354400
 8010ae0:	37354443 	.word	0x37354443
 8010ae4:	2e85a308 	.word	0x2e85a308
 8010ae8:	43490f80 	.word	0x43490f80
 8010aec:	3f22f984 	.word	0x3f22f984
 8010af0:	08011350 	.word	0x08011350
 8010af4:	2e85a300 	.word	0x2e85a300
 8010af8:	248d3132 	.word	0x248d3132
 8010afc:	43800000 	.word	0x43800000
 8010b00:	080113d0 	.word	0x080113d0

08010b04 <fabsf>:
 8010b04:	ee10 3a10 	vmov	r3, s0
 8010b08:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8010b0c:	ee00 3a10 	vmov	s0, r3
 8010b10:	4770      	bx	lr
 8010b12:	0000      	movs	r0, r0
 8010b14:	0000      	movs	r0, r0
	...

08010b18 <scalbn>:
 8010b18:	b570      	push	{r4, r5, r6, lr}
 8010b1a:	ec55 4b10 	vmov	r4, r5, d0
 8010b1e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8010b22:	4606      	mov	r6, r0
 8010b24:	462b      	mov	r3, r5
 8010b26:	b991      	cbnz	r1, 8010b4e <scalbn+0x36>
 8010b28:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8010b2c:	4323      	orrs	r3, r4
 8010b2e:	d03b      	beq.n	8010ba8 <scalbn+0x90>
 8010b30:	4b33      	ldr	r3, [pc, #204]	@ (8010c00 <scalbn+0xe8>)
 8010b32:	4620      	mov	r0, r4
 8010b34:	4629      	mov	r1, r5
 8010b36:	2200      	movs	r2, #0
 8010b38:	f7ef fd2a 	bl	8000590 <__aeabi_dmul>
 8010b3c:	4b31      	ldr	r3, [pc, #196]	@ (8010c04 <scalbn+0xec>)
 8010b3e:	429e      	cmp	r6, r3
 8010b40:	4604      	mov	r4, r0
 8010b42:	460d      	mov	r5, r1
 8010b44:	da0f      	bge.n	8010b66 <scalbn+0x4e>
 8010b46:	a326      	add	r3, pc, #152	@ (adr r3, 8010be0 <scalbn+0xc8>)
 8010b48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010b4c:	e01e      	b.n	8010b8c <scalbn+0x74>
 8010b4e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8010b52:	4291      	cmp	r1, r2
 8010b54:	d10b      	bne.n	8010b6e <scalbn+0x56>
 8010b56:	4622      	mov	r2, r4
 8010b58:	4620      	mov	r0, r4
 8010b5a:	4629      	mov	r1, r5
 8010b5c:	f7ef fb62 	bl	8000224 <__adddf3>
 8010b60:	4604      	mov	r4, r0
 8010b62:	460d      	mov	r5, r1
 8010b64:	e020      	b.n	8010ba8 <scalbn+0x90>
 8010b66:	460b      	mov	r3, r1
 8010b68:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8010b6c:	3936      	subs	r1, #54	@ 0x36
 8010b6e:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8010b72:	4296      	cmp	r6, r2
 8010b74:	dd0d      	ble.n	8010b92 <scalbn+0x7a>
 8010b76:	2d00      	cmp	r5, #0
 8010b78:	a11b      	add	r1, pc, #108	@ (adr r1, 8010be8 <scalbn+0xd0>)
 8010b7a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010b7e:	da02      	bge.n	8010b86 <scalbn+0x6e>
 8010b80:	a11b      	add	r1, pc, #108	@ (adr r1, 8010bf0 <scalbn+0xd8>)
 8010b82:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010b86:	a318      	add	r3, pc, #96	@ (adr r3, 8010be8 <scalbn+0xd0>)
 8010b88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010b8c:	f7ef fd00 	bl	8000590 <__aeabi_dmul>
 8010b90:	e7e6      	b.n	8010b60 <scalbn+0x48>
 8010b92:	1872      	adds	r2, r6, r1
 8010b94:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8010b98:	428a      	cmp	r2, r1
 8010b9a:	dcec      	bgt.n	8010b76 <scalbn+0x5e>
 8010b9c:	2a00      	cmp	r2, #0
 8010b9e:	dd06      	ble.n	8010bae <scalbn+0x96>
 8010ba0:	f36f 531e 	bfc	r3, #20, #11
 8010ba4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8010ba8:	ec45 4b10 	vmov	d0, r4, r5
 8010bac:	bd70      	pop	{r4, r5, r6, pc}
 8010bae:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 8010bb2:	da08      	bge.n	8010bc6 <scalbn+0xae>
 8010bb4:	2d00      	cmp	r5, #0
 8010bb6:	a10a      	add	r1, pc, #40	@ (adr r1, 8010be0 <scalbn+0xc8>)
 8010bb8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010bbc:	dac3      	bge.n	8010b46 <scalbn+0x2e>
 8010bbe:	a10e      	add	r1, pc, #56	@ (adr r1, 8010bf8 <scalbn+0xe0>)
 8010bc0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010bc4:	e7bf      	b.n	8010b46 <scalbn+0x2e>
 8010bc6:	3236      	adds	r2, #54	@ 0x36
 8010bc8:	f36f 531e 	bfc	r3, #20, #11
 8010bcc:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8010bd0:	4620      	mov	r0, r4
 8010bd2:	4b0d      	ldr	r3, [pc, #52]	@ (8010c08 <scalbn+0xf0>)
 8010bd4:	4629      	mov	r1, r5
 8010bd6:	2200      	movs	r2, #0
 8010bd8:	e7d8      	b.n	8010b8c <scalbn+0x74>
 8010bda:	bf00      	nop
 8010bdc:	f3af 8000 	nop.w
 8010be0:	c2f8f359 	.word	0xc2f8f359
 8010be4:	01a56e1f 	.word	0x01a56e1f
 8010be8:	8800759c 	.word	0x8800759c
 8010bec:	7e37e43c 	.word	0x7e37e43c
 8010bf0:	8800759c 	.word	0x8800759c
 8010bf4:	fe37e43c 	.word	0xfe37e43c
 8010bf8:	c2f8f359 	.word	0xc2f8f359
 8010bfc:	81a56e1f 	.word	0x81a56e1f
 8010c00:	43500000 	.word	0x43500000
 8010c04:	ffff3cb0 	.word	0xffff3cb0
 8010c08:	3c900000 	.word	0x3c900000

08010c0c <with_errno>:
 8010c0c:	b510      	push	{r4, lr}
 8010c0e:	ed2d 8b02 	vpush	{d8}
 8010c12:	eeb0 8a40 	vmov.f32	s16, s0
 8010c16:	eef0 8a60 	vmov.f32	s17, s1
 8010c1a:	4604      	mov	r4, r0
 8010c1c:	f7fe fb52 	bl	800f2c4 <__errno>
 8010c20:	eeb0 0a48 	vmov.f32	s0, s16
 8010c24:	eef0 0a68 	vmov.f32	s1, s17
 8010c28:	ecbd 8b02 	vpop	{d8}
 8010c2c:	6004      	str	r4, [r0, #0]
 8010c2e:	bd10      	pop	{r4, pc}

08010c30 <xflow>:
 8010c30:	4603      	mov	r3, r0
 8010c32:	b507      	push	{r0, r1, r2, lr}
 8010c34:	ec51 0b10 	vmov	r0, r1, d0
 8010c38:	b183      	cbz	r3, 8010c5c <xflow+0x2c>
 8010c3a:	4602      	mov	r2, r0
 8010c3c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8010c40:	e9cd 2300 	strd	r2, r3, [sp]
 8010c44:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010c48:	f7ef fca2 	bl	8000590 <__aeabi_dmul>
 8010c4c:	ec41 0b10 	vmov	d0, r0, r1
 8010c50:	2022      	movs	r0, #34	@ 0x22
 8010c52:	b003      	add	sp, #12
 8010c54:	f85d eb04 	ldr.w	lr, [sp], #4
 8010c58:	f7ff bfd8 	b.w	8010c0c <with_errno>
 8010c5c:	4602      	mov	r2, r0
 8010c5e:	460b      	mov	r3, r1
 8010c60:	e7ee      	b.n	8010c40 <xflow+0x10>
 8010c62:	0000      	movs	r0, r0
 8010c64:	0000      	movs	r0, r0
	...

08010c68 <__math_uflow>:
 8010c68:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8010c70 <__math_uflow+0x8>
 8010c6c:	f7ff bfe0 	b.w	8010c30 <xflow>
 8010c70:	00000000 	.word	0x00000000
 8010c74:	10000000 	.word	0x10000000

08010c78 <__math_oflow>:
 8010c78:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8010c80 <__math_oflow+0x8>
 8010c7c:	f7ff bfd8 	b.w	8010c30 <xflow>
 8010c80:	00000000 	.word	0x00000000
 8010c84:	70000000 	.word	0x70000000

08010c88 <scalbnf>:
 8010c88:	ee10 3a10 	vmov	r3, s0
 8010c8c:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8010c90:	d02b      	beq.n	8010cea <scalbnf+0x62>
 8010c92:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8010c96:	d302      	bcc.n	8010c9e <scalbnf+0x16>
 8010c98:	ee30 0a00 	vadd.f32	s0, s0, s0
 8010c9c:	4770      	bx	lr
 8010c9e:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 8010ca2:	d123      	bne.n	8010cec <scalbnf+0x64>
 8010ca4:	4b24      	ldr	r3, [pc, #144]	@ (8010d38 <scalbnf+0xb0>)
 8010ca6:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8010d3c <scalbnf+0xb4>
 8010caa:	4298      	cmp	r0, r3
 8010cac:	ee20 0a27 	vmul.f32	s0, s0, s15
 8010cb0:	db17      	blt.n	8010ce2 <scalbnf+0x5a>
 8010cb2:	ee10 3a10 	vmov	r3, s0
 8010cb6:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8010cba:	3a19      	subs	r2, #25
 8010cbc:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8010cc0:	4288      	cmp	r0, r1
 8010cc2:	dd15      	ble.n	8010cf0 <scalbnf+0x68>
 8010cc4:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 8010d40 <scalbnf+0xb8>
 8010cc8:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8010d44 <scalbnf+0xbc>
 8010ccc:	ee10 3a10 	vmov	r3, s0
 8010cd0:	eeb0 7a67 	vmov.f32	s14, s15
 8010cd4:	2b00      	cmp	r3, #0
 8010cd6:	bfb8      	it	lt
 8010cd8:	eef0 7a66 	vmovlt.f32	s15, s13
 8010cdc:	ee27 0a87 	vmul.f32	s0, s15, s14
 8010ce0:	4770      	bx	lr
 8010ce2:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8010d48 <scalbnf+0xc0>
 8010ce6:	ee27 0a80 	vmul.f32	s0, s15, s0
 8010cea:	4770      	bx	lr
 8010cec:	0dd2      	lsrs	r2, r2, #23
 8010cee:	e7e5      	b.n	8010cbc <scalbnf+0x34>
 8010cf0:	4410      	add	r0, r2
 8010cf2:	28fe      	cmp	r0, #254	@ 0xfe
 8010cf4:	dce6      	bgt.n	8010cc4 <scalbnf+0x3c>
 8010cf6:	2800      	cmp	r0, #0
 8010cf8:	dd06      	ble.n	8010d08 <scalbnf+0x80>
 8010cfa:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8010cfe:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8010d02:	ee00 3a10 	vmov	s0, r3
 8010d06:	4770      	bx	lr
 8010d08:	f110 0f16 	cmn.w	r0, #22
 8010d0c:	da09      	bge.n	8010d22 <scalbnf+0x9a>
 8010d0e:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 8010d48 <scalbnf+0xc0>
 8010d12:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8010d4c <scalbnf+0xc4>
 8010d16:	ee10 3a10 	vmov	r3, s0
 8010d1a:	eeb0 7a67 	vmov.f32	s14, s15
 8010d1e:	2b00      	cmp	r3, #0
 8010d20:	e7d9      	b.n	8010cd6 <scalbnf+0x4e>
 8010d22:	3019      	adds	r0, #25
 8010d24:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8010d28:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8010d2c:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8010d50 <scalbnf+0xc8>
 8010d30:	ee07 3a90 	vmov	s15, r3
 8010d34:	e7d7      	b.n	8010ce6 <scalbnf+0x5e>
 8010d36:	bf00      	nop
 8010d38:	ffff3cb0 	.word	0xffff3cb0
 8010d3c:	4c000000 	.word	0x4c000000
 8010d40:	7149f2ca 	.word	0x7149f2ca
 8010d44:	f149f2ca 	.word	0xf149f2ca
 8010d48:	0da24260 	.word	0x0da24260
 8010d4c:	8da24260 	.word	0x8da24260
 8010d50:	33000000 	.word	0x33000000

08010d54 <__kernel_rem_pio2f>:
 8010d54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010d58:	ed2d 8b04 	vpush	{d8-d9}
 8010d5c:	b0d9      	sub	sp, #356	@ 0x164
 8010d5e:	4690      	mov	r8, r2
 8010d60:	9001      	str	r0, [sp, #4]
 8010d62:	4ab6      	ldr	r2, [pc, #728]	@ (801103c <__kernel_rem_pio2f+0x2e8>)
 8010d64:	9866      	ldr	r0, [sp, #408]	@ 0x198
 8010d66:	f118 0f04 	cmn.w	r8, #4
 8010d6a:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 8010d6e:	460f      	mov	r7, r1
 8010d70:	f103 3bff 	add.w	fp, r3, #4294967295
 8010d74:	db26      	blt.n	8010dc4 <__kernel_rem_pio2f+0x70>
 8010d76:	f1b8 0203 	subs.w	r2, r8, #3
 8010d7a:	bf48      	it	mi
 8010d7c:	f108 0204 	addmi.w	r2, r8, #4
 8010d80:	10d2      	asrs	r2, r2, #3
 8010d82:	1c55      	adds	r5, r2, #1
 8010d84:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8010d86:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 801104c <__kernel_rem_pio2f+0x2f8>
 8010d8a:	00e8      	lsls	r0, r5, #3
 8010d8c:	eba2 060b 	sub.w	r6, r2, fp
 8010d90:	9002      	str	r0, [sp, #8]
 8010d92:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 8010d96:	eb0a 0c0b 	add.w	ip, sl, fp
 8010d9a:	ac1c      	add	r4, sp, #112	@ 0x70
 8010d9c:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 8010da0:	2000      	movs	r0, #0
 8010da2:	4560      	cmp	r0, ip
 8010da4:	dd10      	ble.n	8010dc8 <__kernel_rem_pio2f+0x74>
 8010da6:	a91c      	add	r1, sp, #112	@ 0x70
 8010da8:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 8010dac:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 8010db0:	2600      	movs	r6, #0
 8010db2:	4556      	cmp	r6, sl
 8010db4:	dc24      	bgt.n	8010e00 <__kernel_rem_pio2f+0xac>
 8010db6:	f8dd e004 	ldr.w	lr, [sp, #4]
 8010dba:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 801104c <__kernel_rem_pio2f+0x2f8>
 8010dbe:	4684      	mov	ip, r0
 8010dc0:	2400      	movs	r4, #0
 8010dc2:	e016      	b.n	8010df2 <__kernel_rem_pio2f+0x9e>
 8010dc4:	2200      	movs	r2, #0
 8010dc6:	e7dc      	b.n	8010d82 <__kernel_rem_pio2f+0x2e>
 8010dc8:	42c6      	cmn	r6, r0
 8010dca:	bf5d      	ittte	pl
 8010dcc:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 8010dd0:	ee07 1a90 	vmovpl	s15, r1
 8010dd4:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 8010dd8:	eef0 7a47 	vmovmi.f32	s15, s14
 8010ddc:	ece4 7a01 	vstmia	r4!, {s15}
 8010de0:	3001      	adds	r0, #1
 8010de2:	e7de      	b.n	8010da2 <__kernel_rem_pio2f+0x4e>
 8010de4:	ecfe 6a01 	vldmia	lr!, {s13}
 8010de8:	ed3c 7a01 	vldmdb	ip!, {s14}
 8010dec:	eee6 7a87 	vfma.f32	s15, s13, s14
 8010df0:	3401      	adds	r4, #1
 8010df2:	455c      	cmp	r4, fp
 8010df4:	ddf6      	ble.n	8010de4 <__kernel_rem_pio2f+0x90>
 8010df6:	ece9 7a01 	vstmia	r9!, {s15}
 8010dfa:	3601      	adds	r6, #1
 8010dfc:	3004      	adds	r0, #4
 8010dfe:	e7d8      	b.n	8010db2 <__kernel_rem_pio2f+0x5e>
 8010e00:	a908      	add	r1, sp, #32
 8010e02:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8010e06:	9104      	str	r1, [sp, #16]
 8010e08:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8010e0a:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 8011048 <__kernel_rem_pio2f+0x2f4>
 8010e0e:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 8011044 <__kernel_rem_pio2f+0x2f0>
 8010e12:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8010e16:	9203      	str	r2, [sp, #12]
 8010e18:	4654      	mov	r4, sl
 8010e1a:	00a2      	lsls	r2, r4, #2
 8010e1c:	9205      	str	r2, [sp, #20]
 8010e1e:	aa58      	add	r2, sp, #352	@ 0x160
 8010e20:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 8010e24:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 8010e28:	a944      	add	r1, sp, #272	@ 0x110
 8010e2a:	aa08      	add	r2, sp, #32
 8010e2c:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 8010e30:	4694      	mov	ip, r2
 8010e32:	4626      	mov	r6, r4
 8010e34:	2e00      	cmp	r6, #0
 8010e36:	dc4c      	bgt.n	8010ed2 <__kernel_rem_pio2f+0x17e>
 8010e38:	4628      	mov	r0, r5
 8010e3a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8010e3e:	f7ff ff23 	bl	8010c88 <scalbnf>
 8010e42:	eeb0 8a40 	vmov.f32	s16, s0
 8010e46:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 8010e4a:	ee28 0a00 	vmul.f32	s0, s16, s0
 8010e4e:	f000 f9e9 	bl	8011224 <floorf>
 8010e52:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 8010e56:	eea0 8a67 	vfms.f32	s16, s0, s15
 8010e5a:	2d00      	cmp	r5, #0
 8010e5c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8010e60:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8010e64:	ee17 9a90 	vmov	r9, s15
 8010e68:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8010e6c:	ee38 8a67 	vsub.f32	s16, s16, s15
 8010e70:	dd41      	ble.n	8010ef6 <__kernel_rem_pio2f+0x1a2>
 8010e72:	f104 3cff 	add.w	ip, r4, #4294967295
 8010e76:	a908      	add	r1, sp, #32
 8010e78:	f1c5 0e08 	rsb	lr, r5, #8
 8010e7c:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 8010e80:	fa46 f00e 	asr.w	r0, r6, lr
 8010e84:	4481      	add	r9, r0
 8010e86:	fa00 f00e 	lsl.w	r0, r0, lr
 8010e8a:	1a36      	subs	r6, r6, r0
 8010e8c:	f1c5 0007 	rsb	r0, r5, #7
 8010e90:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 8010e94:	4106      	asrs	r6, r0
 8010e96:	2e00      	cmp	r6, #0
 8010e98:	dd3c      	ble.n	8010f14 <__kernel_rem_pio2f+0x1c0>
 8010e9a:	f04f 0e00 	mov.w	lr, #0
 8010e9e:	f109 0901 	add.w	r9, r9, #1
 8010ea2:	4670      	mov	r0, lr
 8010ea4:	4574      	cmp	r4, lr
 8010ea6:	dc68      	bgt.n	8010f7a <__kernel_rem_pio2f+0x226>
 8010ea8:	2d00      	cmp	r5, #0
 8010eaa:	dd03      	ble.n	8010eb4 <__kernel_rem_pio2f+0x160>
 8010eac:	2d01      	cmp	r5, #1
 8010eae:	d074      	beq.n	8010f9a <__kernel_rem_pio2f+0x246>
 8010eb0:	2d02      	cmp	r5, #2
 8010eb2:	d07d      	beq.n	8010fb0 <__kernel_rem_pio2f+0x25c>
 8010eb4:	2e02      	cmp	r6, #2
 8010eb6:	d12d      	bne.n	8010f14 <__kernel_rem_pio2f+0x1c0>
 8010eb8:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8010ebc:	ee30 8a48 	vsub.f32	s16, s0, s16
 8010ec0:	b340      	cbz	r0, 8010f14 <__kernel_rem_pio2f+0x1c0>
 8010ec2:	4628      	mov	r0, r5
 8010ec4:	9306      	str	r3, [sp, #24]
 8010ec6:	f7ff fedf 	bl	8010c88 <scalbnf>
 8010eca:	9b06      	ldr	r3, [sp, #24]
 8010ecc:	ee38 8a40 	vsub.f32	s16, s16, s0
 8010ed0:	e020      	b.n	8010f14 <__kernel_rem_pio2f+0x1c0>
 8010ed2:	ee60 7a28 	vmul.f32	s15, s0, s17
 8010ed6:	3e01      	subs	r6, #1
 8010ed8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8010edc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8010ee0:	eea7 0ac9 	vfms.f32	s0, s15, s18
 8010ee4:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8010ee8:	ecac 0a01 	vstmia	ip!, {s0}
 8010eec:	ed30 0a01 	vldmdb	r0!, {s0}
 8010ef0:	ee37 0a80 	vadd.f32	s0, s15, s0
 8010ef4:	e79e      	b.n	8010e34 <__kernel_rem_pio2f+0xe0>
 8010ef6:	d105      	bne.n	8010f04 <__kernel_rem_pio2f+0x1b0>
 8010ef8:	1e60      	subs	r0, r4, #1
 8010efa:	a908      	add	r1, sp, #32
 8010efc:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 8010f00:	11f6      	asrs	r6, r6, #7
 8010f02:	e7c8      	b.n	8010e96 <__kernel_rem_pio2f+0x142>
 8010f04:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8010f08:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8010f0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010f10:	da31      	bge.n	8010f76 <__kernel_rem_pio2f+0x222>
 8010f12:	2600      	movs	r6, #0
 8010f14:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8010f18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010f1c:	f040 8098 	bne.w	8011050 <__kernel_rem_pio2f+0x2fc>
 8010f20:	1e60      	subs	r0, r4, #1
 8010f22:	2200      	movs	r2, #0
 8010f24:	4550      	cmp	r0, sl
 8010f26:	da4b      	bge.n	8010fc0 <__kernel_rem_pio2f+0x26c>
 8010f28:	2a00      	cmp	r2, #0
 8010f2a:	d065      	beq.n	8010ff8 <__kernel_rem_pio2f+0x2a4>
 8010f2c:	3c01      	subs	r4, #1
 8010f2e:	ab08      	add	r3, sp, #32
 8010f30:	3d08      	subs	r5, #8
 8010f32:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8010f36:	2b00      	cmp	r3, #0
 8010f38:	d0f8      	beq.n	8010f2c <__kernel_rem_pio2f+0x1d8>
 8010f3a:	4628      	mov	r0, r5
 8010f3c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8010f40:	f7ff fea2 	bl	8010c88 <scalbnf>
 8010f44:	1c63      	adds	r3, r4, #1
 8010f46:	aa44      	add	r2, sp, #272	@ 0x110
 8010f48:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8011048 <__kernel_rem_pio2f+0x2f4>
 8010f4c:	0099      	lsls	r1, r3, #2
 8010f4e:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8010f52:	4623      	mov	r3, r4
 8010f54:	2b00      	cmp	r3, #0
 8010f56:	f280 80a9 	bge.w	80110ac <__kernel_rem_pio2f+0x358>
 8010f5a:	4623      	mov	r3, r4
 8010f5c:	2b00      	cmp	r3, #0
 8010f5e:	f2c0 80c7 	blt.w	80110f0 <__kernel_rem_pio2f+0x39c>
 8010f62:	aa44      	add	r2, sp, #272	@ 0x110
 8010f64:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 8010f68:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 8011040 <__kernel_rem_pio2f+0x2ec>
 8010f6c:	eddf 7a37 	vldr	s15, [pc, #220]	@ 801104c <__kernel_rem_pio2f+0x2f8>
 8010f70:	2000      	movs	r0, #0
 8010f72:	1ae2      	subs	r2, r4, r3
 8010f74:	e0b1      	b.n	80110da <__kernel_rem_pio2f+0x386>
 8010f76:	2602      	movs	r6, #2
 8010f78:	e78f      	b.n	8010e9a <__kernel_rem_pio2f+0x146>
 8010f7a:	f852 1b04 	ldr.w	r1, [r2], #4
 8010f7e:	b948      	cbnz	r0, 8010f94 <__kernel_rem_pio2f+0x240>
 8010f80:	b121      	cbz	r1, 8010f8c <__kernel_rem_pio2f+0x238>
 8010f82:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 8010f86:	f842 1c04 	str.w	r1, [r2, #-4]
 8010f8a:	2101      	movs	r1, #1
 8010f8c:	f10e 0e01 	add.w	lr, lr, #1
 8010f90:	4608      	mov	r0, r1
 8010f92:	e787      	b.n	8010ea4 <__kernel_rem_pio2f+0x150>
 8010f94:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 8010f98:	e7f5      	b.n	8010f86 <__kernel_rem_pio2f+0x232>
 8010f9a:	f104 3cff 	add.w	ip, r4, #4294967295
 8010f9e:	aa08      	add	r2, sp, #32
 8010fa0:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8010fa4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8010fa8:	a908      	add	r1, sp, #32
 8010faa:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 8010fae:	e781      	b.n	8010eb4 <__kernel_rem_pio2f+0x160>
 8010fb0:	f104 3cff 	add.w	ip, r4, #4294967295
 8010fb4:	aa08      	add	r2, sp, #32
 8010fb6:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8010fba:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8010fbe:	e7f3      	b.n	8010fa8 <__kernel_rem_pio2f+0x254>
 8010fc0:	a908      	add	r1, sp, #32
 8010fc2:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8010fc6:	3801      	subs	r0, #1
 8010fc8:	430a      	orrs	r2, r1
 8010fca:	e7ab      	b.n	8010f24 <__kernel_rem_pio2f+0x1d0>
 8010fcc:	3201      	adds	r2, #1
 8010fce:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 8010fd2:	2e00      	cmp	r6, #0
 8010fd4:	d0fa      	beq.n	8010fcc <__kernel_rem_pio2f+0x278>
 8010fd6:	9905      	ldr	r1, [sp, #20]
 8010fd8:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 8010fdc:	eb0d 0001 	add.w	r0, sp, r1
 8010fe0:	18e6      	adds	r6, r4, r3
 8010fe2:	a91c      	add	r1, sp, #112	@ 0x70
 8010fe4:	f104 0c01 	add.w	ip, r4, #1
 8010fe8:	384c      	subs	r0, #76	@ 0x4c
 8010fea:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 8010fee:	4422      	add	r2, r4
 8010ff0:	4562      	cmp	r2, ip
 8010ff2:	da04      	bge.n	8010ffe <__kernel_rem_pio2f+0x2aa>
 8010ff4:	4614      	mov	r4, r2
 8010ff6:	e710      	b.n	8010e1a <__kernel_rem_pio2f+0xc6>
 8010ff8:	9804      	ldr	r0, [sp, #16]
 8010ffa:	2201      	movs	r2, #1
 8010ffc:	e7e7      	b.n	8010fce <__kernel_rem_pio2f+0x27a>
 8010ffe:	9903      	ldr	r1, [sp, #12]
 8011000:	f8dd e004 	ldr.w	lr, [sp, #4]
 8011004:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 8011008:	9105      	str	r1, [sp, #20]
 801100a:	ee07 1a90 	vmov	s15, r1
 801100e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8011012:	2400      	movs	r4, #0
 8011014:	ece6 7a01 	vstmia	r6!, {s15}
 8011018:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 801104c <__kernel_rem_pio2f+0x2f8>
 801101c:	46b1      	mov	r9, r6
 801101e:	455c      	cmp	r4, fp
 8011020:	dd04      	ble.n	801102c <__kernel_rem_pio2f+0x2d8>
 8011022:	ece0 7a01 	vstmia	r0!, {s15}
 8011026:	f10c 0c01 	add.w	ip, ip, #1
 801102a:	e7e1      	b.n	8010ff0 <__kernel_rem_pio2f+0x29c>
 801102c:	ecfe 6a01 	vldmia	lr!, {s13}
 8011030:	ed39 7a01 	vldmdb	r9!, {s14}
 8011034:	3401      	adds	r4, #1
 8011036:	eee6 7a87 	vfma.f32	s15, s13, s14
 801103a:	e7f0      	b.n	801101e <__kernel_rem_pio2f+0x2ca>
 801103c:	08011714 	.word	0x08011714
 8011040:	080116e8 	.word	0x080116e8
 8011044:	43800000 	.word	0x43800000
 8011048:	3b800000 	.word	0x3b800000
 801104c:	00000000 	.word	0x00000000
 8011050:	9b02      	ldr	r3, [sp, #8]
 8011052:	eeb0 0a48 	vmov.f32	s0, s16
 8011056:	eba3 0008 	sub.w	r0, r3, r8
 801105a:	f7ff fe15 	bl	8010c88 <scalbnf>
 801105e:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 8011044 <__kernel_rem_pio2f+0x2f0>
 8011062:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8011066:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801106a:	db19      	blt.n	80110a0 <__kernel_rem_pio2f+0x34c>
 801106c:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 8011048 <__kernel_rem_pio2f+0x2f4>
 8011070:	ee60 7a27 	vmul.f32	s15, s0, s15
 8011074:	aa08      	add	r2, sp, #32
 8011076:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801107a:	3508      	adds	r5, #8
 801107c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8011080:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8011084:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8011088:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 801108c:	ee10 3a10 	vmov	r3, s0
 8011090:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8011094:	ee17 3a90 	vmov	r3, s15
 8011098:	3401      	adds	r4, #1
 801109a:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 801109e:	e74c      	b.n	8010f3a <__kernel_rem_pio2f+0x1e6>
 80110a0:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80110a4:	aa08      	add	r2, sp, #32
 80110a6:	ee10 3a10 	vmov	r3, s0
 80110aa:	e7f6      	b.n	801109a <__kernel_rem_pio2f+0x346>
 80110ac:	a808      	add	r0, sp, #32
 80110ae:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 80110b2:	9001      	str	r0, [sp, #4]
 80110b4:	ee07 0a90 	vmov	s15, r0
 80110b8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80110bc:	3b01      	subs	r3, #1
 80110be:	ee67 7a80 	vmul.f32	s15, s15, s0
 80110c2:	ee20 0a07 	vmul.f32	s0, s0, s14
 80110c6:	ed62 7a01 	vstmdb	r2!, {s15}
 80110ca:	e743      	b.n	8010f54 <__kernel_rem_pio2f+0x200>
 80110cc:	ecfc 6a01 	vldmia	ip!, {s13}
 80110d0:	ecb5 7a01 	vldmia	r5!, {s14}
 80110d4:	eee6 7a87 	vfma.f32	s15, s13, s14
 80110d8:	3001      	adds	r0, #1
 80110da:	4550      	cmp	r0, sl
 80110dc:	dc01      	bgt.n	80110e2 <__kernel_rem_pio2f+0x38e>
 80110de:	4290      	cmp	r0, r2
 80110e0:	ddf4      	ble.n	80110cc <__kernel_rem_pio2f+0x378>
 80110e2:	a858      	add	r0, sp, #352	@ 0x160
 80110e4:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80110e8:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 80110ec:	3b01      	subs	r3, #1
 80110ee:	e735      	b.n	8010f5c <__kernel_rem_pio2f+0x208>
 80110f0:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 80110f2:	2b02      	cmp	r3, #2
 80110f4:	dc09      	bgt.n	801110a <__kernel_rem_pio2f+0x3b6>
 80110f6:	2b00      	cmp	r3, #0
 80110f8:	dc27      	bgt.n	801114a <__kernel_rem_pio2f+0x3f6>
 80110fa:	d040      	beq.n	801117e <__kernel_rem_pio2f+0x42a>
 80110fc:	f009 0007 	and.w	r0, r9, #7
 8011100:	b059      	add	sp, #356	@ 0x164
 8011102:	ecbd 8b04 	vpop	{d8-d9}
 8011106:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801110a:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 801110c:	2b03      	cmp	r3, #3
 801110e:	d1f5      	bne.n	80110fc <__kernel_rem_pio2f+0x3a8>
 8011110:	aa30      	add	r2, sp, #192	@ 0xc0
 8011112:	1f0b      	subs	r3, r1, #4
 8011114:	4413      	add	r3, r2
 8011116:	461a      	mov	r2, r3
 8011118:	4620      	mov	r0, r4
 801111a:	2800      	cmp	r0, #0
 801111c:	dc50      	bgt.n	80111c0 <__kernel_rem_pio2f+0x46c>
 801111e:	4622      	mov	r2, r4
 8011120:	2a01      	cmp	r2, #1
 8011122:	dc5d      	bgt.n	80111e0 <__kernel_rem_pio2f+0x48c>
 8011124:	ab30      	add	r3, sp, #192	@ 0xc0
 8011126:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 801104c <__kernel_rem_pio2f+0x2f8>
 801112a:	440b      	add	r3, r1
 801112c:	2c01      	cmp	r4, #1
 801112e:	dc67      	bgt.n	8011200 <__kernel_rem_pio2f+0x4ac>
 8011130:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 8011134:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 8011138:	2e00      	cmp	r6, #0
 801113a:	d167      	bne.n	801120c <__kernel_rem_pio2f+0x4b8>
 801113c:	edc7 6a00 	vstr	s13, [r7]
 8011140:	ed87 7a01 	vstr	s14, [r7, #4]
 8011144:	edc7 7a02 	vstr	s15, [r7, #8]
 8011148:	e7d8      	b.n	80110fc <__kernel_rem_pio2f+0x3a8>
 801114a:	ab30      	add	r3, sp, #192	@ 0xc0
 801114c:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 801104c <__kernel_rem_pio2f+0x2f8>
 8011150:	440b      	add	r3, r1
 8011152:	4622      	mov	r2, r4
 8011154:	2a00      	cmp	r2, #0
 8011156:	da24      	bge.n	80111a2 <__kernel_rem_pio2f+0x44e>
 8011158:	b34e      	cbz	r6, 80111ae <__kernel_rem_pio2f+0x45a>
 801115a:	eef1 7a47 	vneg.f32	s15, s14
 801115e:	edc7 7a00 	vstr	s15, [r7]
 8011162:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 8011166:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801116a:	aa31      	add	r2, sp, #196	@ 0xc4
 801116c:	2301      	movs	r3, #1
 801116e:	429c      	cmp	r4, r3
 8011170:	da20      	bge.n	80111b4 <__kernel_rem_pio2f+0x460>
 8011172:	b10e      	cbz	r6, 8011178 <__kernel_rem_pio2f+0x424>
 8011174:	eef1 7a67 	vneg.f32	s15, s15
 8011178:	edc7 7a01 	vstr	s15, [r7, #4]
 801117c:	e7be      	b.n	80110fc <__kernel_rem_pio2f+0x3a8>
 801117e:	ab30      	add	r3, sp, #192	@ 0xc0
 8011180:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 801104c <__kernel_rem_pio2f+0x2f8>
 8011184:	440b      	add	r3, r1
 8011186:	2c00      	cmp	r4, #0
 8011188:	da05      	bge.n	8011196 <__kernel_rem_pio2f+0x442>
 801118a:	b10e      	cbz	r6, 8011190 <__kernel_rem_pio2f+0x43c>
 801118c:	eef1 7a67 	vneg.f32	s15, s15
 8011190:	edc7 7a00 	vstr	s15, [r7]
 8011194:	e7b2      	b.n	80110fc <__kernel_rem_pio2f+0x3a8>
 8011196:	ed33 7a01 	vldmdb	r3!, {s14}
 801119a:	3c01      	subs	r4, #1
 801119c:	ee77 7a87 	vadd.f32	s15, s15, s14
 80111a0:	e7f1      	b.n	8011186 <__kernel_rem_pio2f+0x432>
 80111a2:	ed73 7a01 	vldmdb	r3!, {s15}
 80111a6:	3a01      	subs	r2, #1
 80111a8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80111ac:	e7d2      	b.n	8011154 <__kernel_rem_pio2f+0x400>
 80111ae:	eef0 7a47 	vmov.f32	s15, s14
 80111b2:	e7d4      	b.n	801115e <__kernel_rem_pio2f+0x40a>
 80111b4:	ecb2 7a01 	vldmia	r2!, {s14}
 80111b8:	3301      	adds	r3, #1
 80111ba:	ee77 7a87 	vadd.f32	s15, s15, s14
 80111be:	e7d6      	b.n	801116e <__kernel_rem_pio2f+0x41a>
 80111c0:	ed72 7a01 	vldmdb	r2!, {s15}
 80111c4:	edd2 6a01 	vldr	s13, [r2, #4]
 80111c8:	ee37 7aa6 	vadd.f32	s14, s15, s13
 80111cc:	3801      	subs	r0, #1
 80111ce:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80111d2:	ed82 7a00 	vstr	s14, [r2]
 80111d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80111da:	edc2 7a01 	vstr	s15, [r2, #4]
 80111de:	e79c      	b.n	801111a <__kernel_rem_pio2f+0x3c6>
 80111e0:	ed73 7a01 	vldmdb	r3!, {s15}
 80111e4:	edd3 6a01 	vldr	s13, [r3, #4]
 80111e8:	ee37 7aa6 	vadd.f32	s14, s15, s13
 80111ec:	3a01      	subs	r2, #1
 80111ee:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80111f2:	ed83 7a00 	vstr	s14, [r3]
 80111f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80111fa:	edc3 7a01 	vstr	s15, [r3, #4]
 80111fe:	e78f      	b.n	8011120 <__kernel_rem_pio2f+0x3cc>
 8011200:	ed33 7a01 	vldmdb	r3!, {s14}
 8011204:	3c01      	subs	r4, #1
 8011206:	ee77 7a87 	vadd.f32	s15, s15, s14
 801120a:	e78f      	b.n	801112c <__kernel_rem_pio2f+0x3d8>
 801120c:	eef1 6a66 	vneg.f32	s13, s13
 8011210:	eeb1 7a47 	vneg.f32	s14, s14
 8011214:	edc7 6a00 	vstr	s13, [r7]
 8011218:	ed87 7a01 	vstr	s14, [r7, #4]
 801121c:	eef1 7a67 	vneg.f32	s15, s15
 8011220:	e790      	b.n	8011144 <__kernel_rem_pio2f+0x3f0>
 8011222:	bf00      	nop

08011224 <floorf>:
 8011224:	ee10 3a10 	vmov	r3, s0
 8011228:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 801122c:	3a7f      	subs	r2, #127	@ 0x7f
 801122e:	2a16      	cmp	r2, #22
 8011230:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8011234:	dc2b      	bgt.n	801128e <floorf+0x6a>
 8011236:	2a00      	cmp	r2, #0
 8011238:	da12      	bge.n	8011260 <floorf+0x3c>
 801123a:	eddf 7a19 	vldr	s15, [pc, #100]	@ 80112a0 <floorf+0x7c>
 801123e:	ee30 0a27 	vadd.f32	s0, s0, s15
 8011242:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8011246:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801124a:	dd06      	ble.n	801125a <floorf+0x36>
 801124c:	2b00      	cmp	r3, #0
 801124e:	da24      	bge.n	801129a <floorf+0x76>
 8011250:	2900      	cmp	r1, #0
 8011252:	4b14      	ldr	r3, [pc, #80]	@ (80112a4 <floorf+0x80>)
 8011254:	bf08      	it	eq
 8011256:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 801125a:	ee00 3a10 	vmov	s0, r3
 801125e:	4770      	bx	lr
 8011260:	4911      	ldr	r1, [pc, #68]	@ (80112a8 <floorf+0x84>)
 8011262:	4111      	asrs	r1, r2
 8011264:	420b      	tst	r3, r1
 8011266:	d0fa      	beq.n	801125e <floorf+0x3a>
 8011268:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 80112a0 <floorf+0x7c>
 801126c:	ee30 0a27 	vadd.f32	s0, s0, s15
 8011270:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8011274:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011278:	ddef      	ble.n	801125a <floorf+0x36>
 801127a:	2b00      	cmp	r3, #0
 801127c:	bfbe      	ittt	lt
 801127e:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 8011282:	fa40 f202 	asrlt.w	r2, r0, r2
 8011286:	189b      	addlt	r3, r3, r2
 8011288:	ea23 0301 	bic.w	r3, r3, r1
 801128c:	e7e5      	b.n	801125a <floorf+0x36>
 801128e:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8011292:	d3e4      	bcc.n	801125e <floorf+0x3a>
 8011294:	ee30 0a00 	vadd.f32	s0, s0, s0
 8011298:	4770      	bx	lr
 801129a:	2300      	movs	r3, #0
 801129c:	e7dd      	b.n	801125a <floorf+0x36>
 801129e:	bf00      	nop
 80112a0:	7149f2ca 	.word	0x7149f2ca
 80112a4:	bf800000 	.word	0xbf800000
 80112a8:	007fffff 	.word	0x007fffff

080112ac <_init>:
 80112ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80112ae:	bf00      	nop
 80112b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80112b2:	bc08      	pop	{r3}
 80112b4:	469e      	mov	lr, r3
 80112b6:	4770      	bx	lr

080112b8 <_fini>:
 80112b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80112ba:	bf00      	nop
 80112bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80112be:	bc08      	pop	{r3}
 80112c0:	469e      	mov	lr, r3
 80112c2:	4770      	bx	lr
