// Seed: 1513848197
module module_0 (
    input wand id_0,
    input uwire id_1,
    input wor id_2,
    input uwire id_3,
    input wire id_4,
    output tri1 id_5,
    input wire id_6,
    input wire id_7,
    input supply0 id_8,
    input supply1 id_9,
    output tri id_10,
    output tri id_11,
    output supply1 id_12,
    input tri0 id_13,
    input wor id_14,
    output tri1 id_15,
    input uwire id_16
);
  assign id_5 = 1;
  tri1 module_0 = 1'h0;
  tri1  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  =  1 'b0 ;
  assign id_28 = 1 + 1;
  wire id_31;
  wire id_32;
endmodule
module module_1 (
    input  wand  id_0,
    input  uwire id_1,
    input  wor   id_2,
    output tri1  id_3,
    output wire  id_4
);
  assign id_3 = id_0;
  module_0(
      id_0,
      id_2,
      id_2,
      id_0,
      id_0,
      id_3,
      id_0,
      id_0,
      id_1,
      id_2,
      id_4,
      id_4,
      id_3,
      id_0,
      id_0,
      id_4,
      id_1
  );
endmodule
