/home/user/Projects/ip/sdram_micron/avalon/testbench/mt48lc4m16a2.v {1 {vlog -work work -stats=none /home/user/Projects/ip/sdram_micron/avalon/testbench/mt48lc4m16a2.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module mt48lc4m16a2

Top level modules:
	mt48lc4m16a2

} {} {}} /home/user/Projects/ip/sdram_micron/avalon/testbench/tb_sdram.sv {1 {vlog -work work -sv -stats=none /home/user/Projects/ip/sdram_micron/avalon/testbench/tb_sdram.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module tb_sdram

Top level modules:
	tb_sdram

} {} {}} /home/user/Projects/ip/sdram_micron/avalon/test/sdram_design/synthesis/submodules/sdram.sv {1 {vlog -work work -sv -stats=none /home/user/Projects/ip/sdram_micron/avalon/test/sdram_design/synthesis/submodules/sdram.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module sdram

Top level modules:
	sdram

} {} {}}
