

        *** GPGPU-Sim Simulator Version 3.2.1  [build 15629] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_n_clusters                      14 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W,A:32:4,4 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            5 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                    0 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBBCCCC.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    1 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 600.0:1200.0:600.0:750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Defaulta714782a207f90d080ac5e1efefb9b66  /tmp/tmp.V7EHNyG4xs/bwbench__SIZE1_1
 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000f000 	high:16 low:12
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000000fff 	high:12 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
*** Initializing Memory Statistics ***
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=benchmarks/bwbench/bwbench.cu
self exe links to: /tmp/tmp.V7EHNyG4xs/bwbench__SIZE1_1
Running md5sum using "md5sum /tmp/tmp.V7EHNyG4xs/bwbench__SIZE1_1 "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /tmp/tmp.V7EHNyG4xs/bwbench__SIZE1_1 > _cuobjdump_complete_output_kVkA5I"
Parsing file _cuobjdump_complete_output_kVkA5I
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_13
Adding identifier: benchmarks/bwbench/bwbench.cu
## Adding new section ELF
Adding arch: sm_13
Adding identifier: benchmarks/bwbench/bwbench.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7bwbenchPjS_ : hostFun 0x0x400dd0, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z7bwbenchPjS_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7bwbenchPjS_'...
GPGPU-Sim PTX: Finding dominators for '_Z7bwbenchPjS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7bwbenchPjS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z7bwbenchPjS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7bwbenchPjS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7bwbenchPjS_'...
GPGPU-Sim PTX: reconvergence points for _Z7bwbenchPjS_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z7bwbenchPjS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7bwbenchPjS_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_B1thGA"
Running: cat _ptx_B1thGA | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_QsgZgs
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_QsgZgs --output-file  /dev/null 2> _ptx_B1thGAinfo"
GPGPU-Sim PTX: Kernel '_Z7bwbenchPjS_' : regs=7, lmem=0, smem=0, cmem=48
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_B1thGA _ptx2_QsgZgs _ptx_B1thGAinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x400dd0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7bwbenchPjS_' to stream 0, gridDim= (224,1,1) blockDim = (512,1,1) 
kernel '_Z7bwbenchPjS_' transfer to GPU hardware scheduler
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(19,0,0) tid=(479,0,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(23,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(6,0,0) tid=(415,0,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(27,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(2,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(13,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(12,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(34,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(24,0,0) tid=(351,0,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(38,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(24,0,0) tid=(287,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(22,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(14,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(0,0,0) tid=(351,0,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(17,0,0) tid=(415,0,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(18,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(9,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(19,0,0) tid=(287,0,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(33,0,0) tid=(415,0,0)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(28,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(13,0,0) tid=(319,0,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(20,0,0) tid=(447,0,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(39,0,0) tid=(511,0,0)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(32,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(11,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(39,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(1,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(39,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(24,0,0) tid=(511,0,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(45,0,0) tid=(479,0,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(60,0,0) tid=(415,0,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(71,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(68,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(53,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(82,0,0) tid=(479,0,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(44,0,0) tid=(415,0,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(75,0,0) tid=(287,0,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(70,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(48,0,0) tid=(479,0,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(55,0,0) tid=(511,0,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(56,0,0) tid=(415,0,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(66,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(56,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(54,0,0) tid=(287,0,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(75,0,0) tid=(415,0,0)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(51,0,0) tid=(319,0,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(48,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(49,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(56,0,0) tid=(415,0,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(58,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(79,0,0) tid=(511,0,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(68,0,0) tid=(383,0,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(62,0,0) tid=(511,0,0)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(62,0,0) tid=(447,0,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(72,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(49,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(82,0,0) tid=(383,0,0)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(64,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(85,0,0) tid=(511,0,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(93,0,0) tid=(511,0,0)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(103,0,0) tid=(415,0,0)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(111,0,0) tid=(415,0,0)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(118,0,0) tid=(479,0,0)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(85,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(96,0,0) tid=(351,0,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(96,0,0) tid=(287,0,0)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(96,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(118,0,0) tid=(447,0,0)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(120,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(88,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(95,0,0) tid=(351,0,0)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(114,0,0) tid=(351,0,0)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(106,0,0) tid=(479,0,0)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(117,0,0) tid=(319,0,0)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(123,0,0) tid=(287,0,0)
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(122,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(97,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(103,0,0) tid=(479,0,0)
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(113,0,0) tid=(287,0,0)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(124,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(125,0,0) tid=(415,0,0)
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(111,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(108,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(112,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(89,0,0) tid=(319,0,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(96,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(113,0,0) tid=(319,0,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(120,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(128,0,0) tid=(415,0,0)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(104,0,0) tid=(383,0,0)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(147,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(155,0,0) tid=(287,0,0)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(132,0,0) tid=(447,0,0)
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(161,0,0) tid=(287,0,0)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(140,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(158,0,0) tid=(383,0,0)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(161,0,0) tid=(511,0,0)
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(156,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(163,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(146,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(128,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(146,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(160,0,0) tid=(479,0,0)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(143,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(128,0,0) tid=(479,0,0)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(147,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(151,0,0) tid=(287,0,0)
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(138,0,0) tid=(479,0,0)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(139,0,0) tid=(287,0,0)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(159,0,0) tid=(479,0,0)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(154,0,0) tid=(447,0,0)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(156,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(155,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(158,0,0) tid=(511,0,0)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(138,0,0) tid=(319,0,0)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(145,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(143,0,0) tid=(383,0,0)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(155,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(172,0,0) tid=(319,0,0)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(170,0,0) tid=(351,0,0)
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(191,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(197,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(180,0,0) tid=(351,0,0)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(206,0,0) tid=(511,0,0)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(171,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(193,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(169,0,0) tid=(351,0,0)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(186,0,0) tid=(511,0,0)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(201,0,0) tid=(415,0,0)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(202,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(187,0,0) tid=(351,0,0)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(178,0,0) tid=(287,0,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(186,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(168,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(183,0,0) tid=(415,0,0)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(179,0,0) tid=(351,0,0)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(188,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(185,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(179,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(204,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(171,0,0) tid=(383,0,0)
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(208,0,0) tid=(383,0,0)
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(185,0,0) tid=(319,0,0)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(199,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(193,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(196,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(189,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(171,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(186,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(223,0,0) tid=(319,0,0)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(222,0,0) tid=(383,0,0)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(223,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(218,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(219,0,0) tid=(287,0,0)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(220,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(220,0,0) tid=(479,0,0)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(210,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(213,0,0) tid=(447,0,0)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(222,0,0) tid=(383,0,0)
kernel_name = _Z7bwbenchPjS_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 688048
gpu_sim_insn = 15941632
gpu_ipc =      23.1694
gpu_tot_sim_cycle = 688048
gpu_tot_sim_insn = 15941632
gpu_tot_ipc =      23.1694
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 2013265
gpu_stall_icnt2sh    = 285
gpu_total_sim_rate=60157
Cache L1D_000:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 15360, Miss = 15360 (1), PendingHit = 0 (0)
Cache L1D_001:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 16384, Miss = 16384 (1), PendingHit = 0 (0)
Cache L1D_002:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 16384, Miss = 16384 (1), PendingHit = 0 (0)
Cache L1D_003:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 18432, Miss = 18432 (1), PendingHit = 0 (0)
Cache L1D_004:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 18432, Miss = 18432 (1), PendingHit = 0 (0)
Cache L1D_005:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 15360, Miss = 15360 (1), PendingHit = 0 (0)
Cache L1D_006:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 15360, Miss = 15360 (1), PendingHit = 0 (0)
Cache L1D_007:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 15360, Miss = 15360 (1), PendingHit = 0 (0)
Cache L1D_008:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 16384, Miss = 16384 (1), PendingHit = 0 (0)
Cache L1D_009:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 17408, Miss = 17408 (1), PendingHit = 0 (0)
Cache L1D_010:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 17408, Miss = 17408 (1), PendingHit = 0 (0)
Cache L1D_011:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 15360, Miss = 15360 (1), PendingHit = 0 (0)
Cache L1D_012:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 15360, Miss = 15360 (1), PendingHit = 0 (0)
Cache L1D_013:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 16384, Miss = 16384 (1), PendingHit = 0 (0)
total_dl1_misses=229376
total_dl1_accesses=229376
total_dl1_miss_rate= 1.000000
Shader 0 dynamic_warp_id issue ditsribution:
dynamic_warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 
distro:
139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 
gpgpu_n_tot_thrd_icount = 15941632
gpgpu_n_tot_w_icount = 498176
gpgpu_n_icache_hits = 250880
gpgpu_n_icache_misses = 823
gpgpu_n_l1dcache_read_hits = 0
gpgpu_n_l1dcache_read_misses = 229376
gpgpu_n_l1dcache_write_accesses = 229376
gpgpu_n_l1dcache_wirte_misses = 229376
gpgpu_n_tcache_hits = 0
gpgpu_n_tcache_misses = 0
gpgpu_n_ccache_hits = 6720
gpgpu_n_ccache_misses = 448
gpgpu_n_stall_shd_mem = 7918639
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 229376
gpgpu_n_mem_write_global = 229376
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 14680064
gpgpu_n_store_insn = 14680064
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 458752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2571
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2571
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7916068
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:12442279	W0_Idle:2955233	W0_Scoreboard:2627478	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:498176
maxmrqlatency = 1563 
maxdqlatency = 0 
maxmflatency = 2431 
averagemflatency = 725 
max_icnt2mem_latency = 1230 
max_icnt2sh_latency = 688047 
mrq_lat_table:213178 	11225 	13064 	20283 	73044 	115284 	138856 	82785 	19492 	902 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	977 	56716 	371541 	29524 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:1 	2398 	5093 	1898 	9263 	70514 	92654 	46312 	146935 	83708 	116 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	203960 	25176 	254 	0 	0 	0 	0 	0 	0 	182 	619 	1376 	2727 	5581 	11286 	22124 	44558 	88758 	52165 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	35 	1340 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        38        26        24        36        52        34        34        34        48        48        32        31        30        32        38 
dram[1]:        30        38        26        26        34        44        30        22        32        44        32        32        28        30        34        34 
dram[2]:        32        36        30        28        34        52        34        36        32        24        44        32        29        32        48        34 
dram[3]:        30        40        28        28        32        54        44        30        30        50        48        30        30        32        34        36 
dram[4]:        28        40        28        26        32        52        34        26        32        52        46        32        30        32        44        34 
maximum service time to same row:
dram[0]:      1750      2656      2338      1921      2577      3970      2106      2186      3193      1804      1806      2909      2213      2048      3903      4336 
dram[1]:      2097      2782      2329      1750      2446      3605      2125      1630      3199      2135      1692      2724      3611      2171      4033      4195 
dram[2]:      2300      2223      2558      1943      2134      3911      1836      2664      2908      2072      2229      2302      2807      1860      4029      4147 
dram[3]:      2239      2576      2547      1952      2201      4016      2547      2338      2853      2328      2039      2611      2288      2094      3999      4227 
dram[4]:      2250      2302      2198      1920      2061      3844      2336      2297      3012      2140      1767      2322      3149      1954      3889      4069 
average row accesses per activate:
dram[0]:  2.204265  2.318465  2.369061  2.287234  2.204353  2.295467  2.280265  2.188104  2.199285  2.213662  2.121808  2.302772  2.288594  2.211449  2.338059  2.382222 
dram[1]:  2.219405  2.266385  2.400224  2.172771  2.232365  2.360296  2.303452  2.194239  2.219129  2.244792  2.210850  2.239502  2.271124  2.156942  2.342529  2.392190 
dram[2]:  2.247315  2.306617  2.308479  2.229075  2.220846  2.349986  2.220273  2.186436  2.307775  2.233739  2.241245  2.211415  2.296513  2.234497  2.233915  2.421231 
dram[3]:  2.239687  2.233333  2.380899  2.263089  2.219129  2.322093  2.255174  2.207180  2.249281  2.186105  2.150324  2.308926  2.358666  2.222337  2.270585  2.310967 
dram[4]:  2.241181  2.274801  2.327273  2.281093  2.223715  2.259318  2.280869  2.156313  2.232365  2.173979  2.199593  2.285110  2.308351  2.186082  2.290598  2.487961 
average row locality = 688138/304315 = 2.261269
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5731      5728      5728      5728      5728      5728      5728      5728      5728      5740      5760      5760      5754      5728      5728      5728 
dram[1]:      5730      5728      5728      5728      5728      5728      5728      5728      5728      5740      5760      5760      5754      5728      5728      5728 
dram[2]:      5730      5728      5728      5728      5728      5728      5728      5728      5728      5740      5760      5760      5754      5728      5728      5728 
dram[3]:      5730      5728      5728      5728      5728      5728      5728      5728      5728      5742      5760      5760      5754      5728      5728      5728 
dram[4]:      5729      5728      5728      5728      5728      5728      5728      5728      5728      5742      5760      5760      5752      5728      5728      5728 
total reads: 458762
bank skew: 5760/5728 = 1.01
chip skew: 91754/91751 = 1.00
number of total write accesses:
dram[0]:      2848      2848      2848      2872      2880      2880      2880      2880      2880      2880      2880      2880      2874      2848      2848      2848 
dram[1]:      2848      2848      2848      2874      2880      2880      2880      2880      2880      2880      2880      2880      2874      2848      2848      2848 
dram[2]:      2848      2848      2848      2874      2880      2880      2880      2880      2880      2880      2880      2880      2874      2848      2848      2848 
dram[3]:      2848      2848      2848      2874      2880      2880      2880      2880      2880      2880      2880      2880      2874      2848      2848      2848 
dram[4]:      2848      2848      2848      2874      2880      2880      2880      2880      2880      2880      2880      2880      2872      2848      2848      2848 
total reads: 229376
bank skew: 2880/2848 = 1.01
chip skew: 45876/45874 = 1.00
average mf latency per bank:
dram[0]:        494       487       468       493       493       468       483       494       462       469       487       474       472       498       487       478
dram[1]:        498       490       479       493       502       476       488       499       471       473       490       477       473       497       490       483
dram[2]:        495       489       470       492       496       474       485       495       467       470       489       472       470       497       488       478
dram[3]:        501       487       464       489       495       468       486       498       465       472       487       471       471       492       483       476
dram[4]:        491       486       471       493       491       468       486       497       469       474       488       473       473       491       484       479
maximum mf latency per bank:
dram[0]:       1554      1615      1627      1935      1675      1645      1535      1649      1679      1581      2258      1701      1546      1542      1446      1505
dram[1]:       1756      1607      1865      1558      1574      1575      1492      1754      1706      1760      1533      1566      1575      1582      2217      1795
dram[2]:       1709      1656      1574      1530      1511      1744      1608      1628      1660      1542      2431      1679      1410      1670      1899      1660
dram[3]:       2027      1611      1484      1636      1663      2084      1695      1637      1465      1503      2162      1608      1447      1493      1751      1483
dram[4]:       1649      1559      1562      1854      1677      1416      1533      1647      1472      1617      2261      1556      1668      1443      1668      1591

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
gpgpu_l2_write_miss = 0
gpgpu_l2_write_access = 0
gpgpu_l2_read_miss = 0
gpgpu_l2_read_access = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=860059 n_nop=463053 n_act=60884 n_pre=60868 n_req=137627 n_rd=183506 n_write=91748 bw_util=0.6401
n_activity=853101 dram_eff=0.6453
bk0: 11462a 514846i bk1: 11456a 502838i bk2: 11456a 473626i bk3: 11456a 497531i bk4: 11456a 505537i bk5: 11456a 478080i bk6: 11456a 490053i bk7: 11456a 504281i bk8: 11456a 474726i bk9: 11480a 470494i bk10: 11520a 498352i bk11: 11520a 472459i bk12: 11508a 454888i bk13: 11456a 471829i bk14: 11456a 415914i bk15: 11456a 215350i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.8599
Cache L2_bank_001:
MSHR contents
MSHR: tag=0x837ff380, atomic=0 1 entries : 0x2b980a4d6010 :  mf: uid=8868928, sid04:w39, part=1, addr=0x837ff380, load , size=128, unknown  status = IN_PARTITION_DRAM (688047), 

DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=860059 n_nop=463121 n_act=60850 n_pre=60834 n_req=137628 n_rd=183502 n_write=91752 bw_util=0.6401
n_activity=852599 dram_eff=0.6457
bk0: 11460a 514423i bk1: 11456a 505183i bk2: 11456a 474468i bk3: 11456a 500743i bk4: 11456a 507931i bk5: 11456a 477219i bk6: 11456a 491137i bk7: 11456a 506026i bk8: 11456a 475425i bk9: 11480a 471359i bk10: 11520a 498921i bk11: 11520a 471960i bk12: 11506a 454332i bk13: 11456a 472006i bk14: 11456a 417427i bk15: 11456a 214942i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.9884
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=860059 n_nop=463241 n_act=60789 n_pre=60773 n_req=137628 n_rd=183504 n_write=91752 bw_util=0.6401
n_activity=852178 dram_eff=0.646
bk0: 11460a 513882i bk1: 11456a 504255i bk2: 11456a 471665i bk3: 11456a 499605i bk4: 11456a 509269i bk5: 11456a 477312i bk6: 11456a 491594i bk7: 11456a 508456i bk8: 11456a 475222i bk9: 11480a 467824i bk10: 11520a 498638i bk11: 11520a 472610i bk12: 11508a 455225i bk13: 11456a 472522i bk14: 11456a 417515i bk15: 11456a 214997i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.9626
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=860059 n_nop=462991 n_act=60912 n_pre=60896 n_req=137630 n_rd=183508 n_write=91752 bw_util=0.6401
n_activity=851885 dram_eff=0.6462
bk0: 11460a 515105i bk1: 11456a 503834i bk2: 11456a 473717i bk3: 11456a 497260i bk4: 11456a 505844i bk5: 11456a 476113i bk6: 11456a 491178i bk7: 11456a 506008i bk8: 11456a 474404i bk9: 11484a 470728i bk10: 11520a 497270i bk11: 11520a 473501i bk12: 11508a 456331i bk13: 11456a 472039i bk14: 11456a 417866i bk15: 11456a 215828i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.9783
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=860059 n_nop=463063 n_act=60881 n_pre=60865 n_req=137625 n_rd=183502 n_write=91748 bw_util=0.6401
n_activity=851416 dram_eff=0.6466
bk0: 11458a 513148i bk1: 11456a 502448i bk2: 11456a 472480i bk3: 11456a 497520i bk4: 11456a 505771i bk5: 11456a 477121i bk6: 11456a 490937i bk7: 11456a 502591i bk8: 11456a 473207i bk9: 11484a 470942i bk10: 11520a 496563i bk11: 11520a 470215i bk12: 11504a 454163i bk13: 11456a 471257i bk14: 11456a 416981i bk15: 11456a 217997i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.8927
Cache L2_bank_000:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 91792, Miss = 91753 (1), PendingHit = 9 (9.8e-05)
Cache L2_bank_001:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 91778, Miss = 91752 (1), PendingHit = 3 (3.27e-05)
Cache L2_bank_002:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 91778, Miss = 91752 (1), PendingHit = 3 (3.27e-05)
Cache L2_bank_003:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 91780, Miss = 91754 (1), PendingHit = 0 (0)
Cache L2_bank_004:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 91764, Miss = 91751 (1), PendingHit = 0 (0)
L2 Cache Total Miss Rate = 1.000

icnt_total_pkts_mem_to_simt=1376928
icnt_total_pkts_simt_to_mem=1376396

LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Traffic 0 Stat
%=================================
% Average latency = 256.533
% Accepted packets = 0 at node 0 (avg = 0.0434878)
lat(1) = 256.533;
thru(1,:) = [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.20005 0.200046 0.200046 0.200047 0.20003 0 0 0 0 ];
% latency change    = 1
% throughput change = 1
Traffic 1 Stat
%=================================
% Average latency = 3.33741
% Accepted packets = 0 at node 14 (avg = 0.0435046)
lat(2) = 3.33741;
thru(2,:) = [ 0.067007 0.0714718 0.0714718 0.0804014 0.0804014 0.067007 0.067007 0.067007 0.0714718 0.0759366 0.0759366 0.067007 0.067007 0.0714718 0 0 0 0 0 0 0 0 0 ];
% latency change    = 75.8661
% throughput change = 0.000386367
----------------------------Interconnect-DETAILS---------------------------------=======Traffic[0]class0 ======
Traffic[0]class0Overall average latency = 256.533 (1 samples)
Traffic[0]class0Overall average accepted rate = 0.0434878 (1 samples)
Traffic[0]class0Overall min accepted rate = 0 (1 samples)
traffic_manager/latency_stat_0_freq = [ 0 784 130 72 2520 3928 695 353 429 353 298 279 329 469 724 1523 4800 5455 3373 3030 3336 4034 4300 4021 3753 3766 3990 4352 4300 4145 4118 4192 4371 4438 4349 4246 4322 4394 4380 4329 4073 4280 4210 4222 4175 4111 3993 4035 3974 3798 3678 3652 3641 3585 3479 3380 3329 3244 3169 3105 3000 2851 2784 2748 2700 2720 2592 2536 2411 2298 2302 2238 2069 2153 2050 1933 1949 1880 1820 1780 1713 1679 1611 1606 1600 1488 1438 1369 1353 1356 1276 1354 1286 1177 1218 1230 1145 1161 1055 1011 1042 960 996 937 908 813 823 843 795 850 822 767 780 745 741 685 698 690 660 624 653 645 654 605 587 609 593 598 567 529 550 590 534 511 502 556 500 516 476 496 482 474 440 494 451 486 435 426 461 435 465 471 416 437 401 393 448 432 442 428 410 440 421 439 429 368 369 407 366 403 353 366 350 378 356 387 338 299 364 370 335 329 325 363 342 336 332 358 338 327 316 323 288 318 334 332 309 325 333 306 286 275 290 291 264 274 281 305 280 278 251 245 296 298 267 249 273 270 276 305 275 275 257 281 296 251 255 268 259 317 277 254 273 273 254 262 248 289 249 273 240 250 241 292 264 254 239 263 285 248 251 261 241 241 243 250 232 261 233 230 253 231 227 233 211 223 199 191 218 221 222 199 228 232 211 223 215 226 206 212 215 220 186 186 200 193 159 184 217 207 168 182 180 193 157 198 185 190 211 174 200 201 168 192 171 199 159 188 191 185 152 165 163 150 158 182 176 181 162 161 152 160 169 174 155 162 166 159 159 164 177 156 145 181 178 174 163 159 169 164 122 169 171 153 152 134 144 152 142 158 151 126 146 135 148 142 134 134 145 149 130 140 155 136 160 138 133 143 125 140 132 136 132 134 116 123 101 129 131 140 106 136 101 155 122 157 136 106 111 143 139 130 114 138 132 134 126 130 117 146 113 110 138 128 138 125 123 107 130 103 117 114 108 140 107 108 124 125 117 109 118 135 109 115 128 138 120 130 113 116 136 113 128 112 99 102 129 108 129 95 109 97 124 130 131 122 118 119 117 121 125 117 123 116 110 131 118 119 94 116 127 124 109 106 116 96 107 131 119 126 118 124 113 113 113 124 120 97 107 133 103 123 116 114 109 108 111 107 107 121 108 118 96 112 113 107 110 121 113 114 117 97 93 103 103 121 114 117 102 111 109 110 109 141 108 121 137 126 116 137 132 142 133 110 116 130 100 142 107 137 112 114 136 128 123 109 117 143 132 124 109 126 126 119 111 134 122 114 121 151 133 143 114 137 113 133 126 121 122 121 148 125 134 150 123 111 130 124 153 136 115 115 112 127 115 122 109 131 129 134 125 131 123 131 98 130 114 134 119 119 121 129 119 134 125 99 102 124 110 141 104 127 113 118 114 124 132 133 103 107 125 123 110 138 114 147 114 117 128 132 133 132 104 111 101 109 122 138 127 115 134 129 117 135 121 120 106 132 116 143 114 133 114 137 131 134 105 130 128 135 137 138 120 128 129 127 120 148 143 140 138 145 116 123 124 130 119 132 134 125 115 138 129 137 131 141 128 120 129 140 128 136 105 129 136 126 114 132 118 124 117 154 125 116 107 127 117 129 118 121 102 133 124 122 127 112 102 139 90 106 110 130 103 126 132 119 114 162 127 131 138 134 132 110 119 132 126 128 114 145 125 158 104 136 130 154 97 136 128 139 133 155 117 143 133 152 133 165 123 125 139 139 109 133 120 136 134 140 133 142 140 137 138 146 133 158 133 137 147 136 126 170 153 134 151 139 151 160 134 142 117 147 130 152 137 152 175 149 122 154 150 128 126 164 138 151 133 138 133 154 148 154 163 154 126 152 134 141 144 147 145 174 133 148 144 126 158 143 156 148 122 139 139 154 149 156 141 151 139 145 137 165 174 164 168 133 131 160 169 168 150 154 154 165 143 164 157 164 162 157 171 164 132 175 163 176 151 143 131 157 141 181 158 143 165 167 168 177 171 175 160 161 168 170 171 175 171 173 166 157 146 139 152 159 137 158 160 166 137 166 152 156 144 154 170 165 133 165 184 169 166 159 146 165 142 158 165 183 161 152 164 161 182 177 174 166 145 153 145 156 155 173 166 166 148 135 147 149 149 157 168 158 152 148 169 170 141 143 170 174 141 173 179 151 154 159 168 151 139 153 173 155 168 190 177 153 157 157 159 164 151 172 171 174 140 169 136 163 144 168 161 180 146 156 168 165 162 159 133 147 165 161 147 173 181 145 168 162 160 171 159 173 167 161 161 157 162 163 150 26299 ];
Traffic[0]class1Average hops = 1 (458892 samples)
traffic_manager/hop_stats_freq = [ 0 458892 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
=======Traffic[1]class0 ======
Traffic[1]class0Overall average latency = 3.33741 (1 samples)
Traffic[1]class0Overall average accepted rate = 0.0435046 (1 samples)
Traffic[1]class0Overall min accepted rate = 0 (1 samples)
traffic_manager/latency_stat_0_freq = [ 0 213899 6615 1618 3599 182301 24847 3560 13847 2925 3368 903 528 445 177 106 65 26 28 14 7 3 2 4 2 1 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[1]class1Average hops = 1 (458892 samples)
traffic_manager/hop_stats_freq = [ 0 458892 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
----------------------------END-of-Interconnect-DETAILS-------------------------

gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 25 sec (265 sec)
gpgpu_simulation_rate = 60157 (inst/sec)
gpgpu_simulation_rate = 2596 (cycle/sec)
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
Execution time: 264000.000 ms 
Bandwidth: 0.000 GB/s 
