{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1748519315419 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748519315419 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 29 14:48:35 2025 " "Processing started: Thu May 29 14:48:35 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748519315419 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748519315419 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_Footsies -c FPGA_Footsies " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_Footsies -c FPGA_Footsies" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748519315419 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1748519315816 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1748519315816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file sprite_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sprite_FSM " "Found entity 1: Sprite_FSM" {  } { { "Sprite_FSM.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/Sprite_FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748519321952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748519321952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/Counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748519321954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748519321954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_Divider " "Found entity 1: Clock_Divider" {  } { { "Clock_Divider.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/Clock_Divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748519321955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748519321955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_driver " "Found entity 1: vga_driver" {  } { { "vga_driver.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/vga_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748519321957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748519321957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_footsies.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_footsies.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA_Footsies " "Found entity 1: FPGA_Footsies" {  } { { "FPGA_Footsies.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748519321958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748519321958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_renderer.v 1 1 " "Found 1 design units, including 1 entities, in source file sprite_renderer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sprite_renderer " "Found entity 1: Sprite_renderer" {  } { { "Sprite_renderer.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/Sprite_renderer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748519321960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748519321960 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_Footsies " "Elaborating entity \"FPGA_Footsies\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1748519321984 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 FPGA_Footsies.v(15) " "Output port \"HEX0\" at FPGA_Footsies.v(15) has no driver" {  } { { "FPGA_Footsies.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1748519321985 "|FPGA_Footsies"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 FPGA_Footsies.v(16) " "Output port \"HEX1\" at FPGA_Footsies.v(16) has no driver" {  } { { "FPGA_Footsies.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1748519321985 "|FPGA_Footsies"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 FPGA_Footsies.v(17) " "Output port \"HEX2\" at FPGA_Footsies.v(17) has no driver" {  } { { "FPGA_Footsies.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1748519321985 "|FPGA_Footsies"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 FPGA_Footsies.v(18) " "Output port \"HEX3\" at FPGA_Footsies.v(18) has no driver" {  } { { "FPGA_Footsies.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1748519321985 "|FPGA_Footsies"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 FPGA_Footsies.v(19) " "Output port \"HEX4\" at FPGA_Footsies.v(19) has no driver" {  } { { "FPGA_Footsies.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1748519321985 "|FPGA_Footsies"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 FPGA_Footsies.v(20) " "Output port \"HEX5\" at FPGA_Footsies.v(20) has no driver" {  } { { "FPGA_Footsies.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1748519321985 "|FPGA_Footsies"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR FPGA_Footsies.v(26) " "Output port \"LEDR\" at FPGA_Footsies.v(26) has no driver" {  } { { "FPGA_Footsies.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1748519321985 "|FPGA_Footsies"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_Divider Clock_Divider:clock_vga " "Elaborating entity \"Clock_Divider\" for hierarchy \"Clock_Divider:clock_vga\"" {  } { { "FPGA_Footsies.v" "clock_vga" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748519321986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Clock_Divider:clock_vga\|Counter:count_inst " "Elaborating entity \"Counter\" for hierarchy \"Clock_Divider:clock_vga\|Counter:count_inst\"" {  } { { "Clock_Divider.v" "count_inst" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/Clock_Divider.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748519321987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_Divider Clock_Divider:clock_fsm " "Elaborating entity \"Clock_Divider\" for hierarchy \"Clock_Divider:clock_fsm\"" {  } { { "FPGA_Footsies.v" "clock_fsm" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748519321988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sprite_FSM Sprite_FSM:sprite1 " "Elaborating entity \"Sprite_FSM\" for hierarchy \"Sprite_FSM:sprite1\"" {  } { { "FPGA_Footsies.v" "sprite1" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748519321988 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Sprite_FSM.v(72) " "Verilog HDL assignment warning at Sprite_FSM.v(72): truncated value with size 32 to match size of target (6)" {  } { { "Sprite_FSM.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/Sprite_FSM.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748519321989 "|FPGA_Footsies|Sprite_FSM:sprite1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Sprite_FSM.v(81) " "Verilog HDL assignment warning at Sprite_FSM.v(81): truncated value with size 32 to match size of target (6)" {  } { { "Sprite_FSM.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/Sprite_FSM.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748519321989 "|FPGA_Footsies|Sprite_FSM:sprite1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Sprite_FSM.v(90) " "Verilog HDL assignment warning at Sprite_FSM.v(90): truncated value with size 32 to match size of target (6)" {  } { { "Sprite_FSM.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/Sprite_FSM.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748519321989 "|FPGA_Footsies|Sprite_FSM:sprite1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Sprite_FSM.v(108) " "Verilog HDL Case Statement warning at Sprite_FSM.v(108): incomplete case statement has no default case item" {  } { { "Sprite_FSM.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/Sprite_FSM.v" 108 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1748519321990 "|FPGA_Footsies|Sprite_FSM:sprite1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sprite_renderer Sprite_renderer:render1 " "Elaborating entity \"Sprite_renderer\" for hierarchy \"Sprite_renderer:render1\"" {  } { { "FPGA_Footsies.v" "render1" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748519321996 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Sprite_renderer.v(31) " "Verilog HDL assignment warning at Sprite_renderer.v(31): truncated value with size 32 to match size of target (10)" {  } { { "Sprite_renderer.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/Sprite_renderer.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748519321997 "|FPGA_Footsies|Sprite_renderer:render1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Sprite_renderer.v(36) " "Verilog HDL assignment warning at Sprite_renderer.v(36): truncated value with size 32 to match size of target (10)" {  } { { "Sprite_renderer.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/Sprite_renderer.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748519321997 "|FPGA_Footsies|Sprite_renderer:render1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_driver vga_driver:vga " "Elaborating entity \"vga_driver\" for hierarchy \"vga_driver:vga\"" {  } { { "FPGA_Footsies.v" "vga" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748519322006 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1748519322314 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "FPGA_Footsies.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748519322388 "|FPGA_Footsies|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "FPGA_Footsies.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748519322388 "|FPGA_Footsies|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "FPGA_Footsies.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748519322388 "|FPGA_Footsies|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "FPGA_Footsies.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748519322388 "|FPGA_Footsies|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "FPGA_Footsies.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748519322388 "|FPGA_Footsies|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "FPGA_Footsies.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748519322388 "|FPGA_Footsies|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "FPGA_Footsies.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748519322388 "|FPGA_Footsies|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "FPGA_Footsies.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748519322388 "|FPGA_Footsies|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "FPGA_Footsies.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748519322388 "|FPGA_Footsies|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "FPGA_Footsies.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748519322388 "|FPGA_Footsies|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "FPGA_Footsies.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748519322388 "|FPGA_Footsies|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "FPGA_Footsies.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748519322388 "|FPGA_Footsies|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "FPGA_Footsies.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748519322388 "|FPGA_Footsies|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "FPGA_Footsies.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748519322388 "|FPGA_Footsies|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "FPGA_Footsies.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748519322388 "|FPGA_Footsies|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "FPGA_Footsies.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748519322388 "|FPGA_Footsies|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "FPGA_Footsies.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748519322388 "|FPGA_Footsies|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "FPGA_Footsies.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748519322388 "|FPGA_Footsies|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "FPGA_Footsies.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748519322388 "|FPGA_Footsies|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "FPGA_Footsies.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748519322388 "|FPGA_Footsies|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "FPGA_Footsies.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748519322388 "|FPGA_Footsies|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "FPGA_Footsies.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748519322388 "|FPGA_Footsies|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "FPGA_Footsies.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748519322388 "|FPGA_Footsies|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "FPGA_Footsies.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748519322388 "|FPGA_Footsies|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "FPGA_Footsies.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748519322388 "|FPGA_Footsies|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "FPGA_Footsies.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748519322388 "|FPGA_Footsies|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "FPGA_Footsies.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748519322388 "|FPGA_Footsies|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "FPGA_Footsies.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748519322388 "|FPGA_Footsies|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "FPGA_Footsies.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748519322388 "|FPGA_Footsies|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "FPGA_Footsies.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748519322388 "|FPGA_Footsies|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "FPGA_Footsies.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748519322388 "|FPGA_Footsies|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "FPGA_Footsies.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748519322388 "|FPGA_Footsies|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "FPGA_Footsies.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748519322388 "|FPGA_Footsies|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "FPGA_Footsies.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748519322388 "|FPGA_Footsies|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "FPGA_Footsies.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748519322388 "|FPGA_Footsies|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "FPGA_Footsies.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748519322388 "|FPGA_Footsies|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "FPGA_Footsies.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748519322388 "|FPGA_Footsies|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "FPGA_Footsies.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748519322388 "|FPGA_Footsies|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "FPGA_Footsies.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748519322388 "|FPGA_Footsies|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "FPGA_Footsies.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748519322388 "|FPGA_Footsies|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "FPGA_Footsies.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748519322388 "|FPGA_Footsies|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "FPGA_Footsies.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748519322388 "|FPGA_Footsies|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "FPGA_Footsies.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748519322388 "|FPGA_Footsies|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "FPGA_Footsies.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748519322388 "|FPGA_Footsies|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "FPGA_Footsies.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748519322388 "|FPGA_Footsies|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "FPGA_Footsies.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748519322388 "|FPGA_Footsies|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "FPGA_Footsies.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748519322388 "|FPGA_Footsies|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "FPGA_Footsies.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748519322388 "|FPGA_Footsies|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "FPGA_Footsies.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748519322388 "|FPGA_Footsies|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "FPGA_Footsies.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748519322388 "|FPGA_Footsies|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "FPGA_Footsies.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748519322388 "|FPGA_Footsies|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "FPGA_Footsies.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748519322388 "|FPGA_Footsies|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "FPGA_Footsies.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748519322388 "|FPGA_Footsies|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "FPGA_Footsies.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748519322388 "|FPGA_Footsies|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "FPGA_Footsies.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748519322388 "|FPGA_Footsies|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "FPGA_Footsies.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748519322388 "|FPGA_Footsies|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "FPGA_Footsies.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748519322388 "|FPGA_Footsies|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "FPGA_Footsies.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748519322388 "|FPGA_Footsies|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "FPGA_Footsies.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748519322388 "|FPGA_Footsies|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "FPGA_Footsies.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748519322388 "|FPGA_Footsies|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "FPGA_Footsies.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748519322388 "|FPGA_Footsies|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "FPGA_Footsies.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748519322388 "|FPGA_Footsies|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "FPGA_Footsies.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748519322388 "|FPGA_Footsies|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "FPGA_Footsies.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748519322388 "|FPGA_Footsies|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "FPGA_Footsies.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748519322388 "|FPGA_Footsies|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "FPGA_Footsies.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748519322388 "|FPGA_Footsies|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "FPGA_Footsies.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748519322388 "|FPGA_Footsies|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "FPGA_Footsies.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748519322388 "|FPGA_Footsies|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "FPGA_Footsies.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748519322388 "|FPGA_Footsies|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1748519322388 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1748519322450 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1748519322618 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1748519322735 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748519322735 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "FPGA_Footsies.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1748519322774 "|FPGA_Footsies|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "FPGA_Footsies.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1748519322774 "|FPGA_Footsies|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "FPGA_Footsies.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1748519322774 "|FPGA_Footsies|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "FPGA_Footsies.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1748519322774 "|FPGA_Footsies|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "FPGA_Footsies.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1748519322774 "|FPGA_Footsies|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "FPGA_Footsies.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1748519322774 "|FPGA_Footsies|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "FPGA_Footsies.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1748519322774 "|FPGA_Footsies|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "FPGA_Footsies.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1748519322774 "|FPGA_Footsies|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "FPGA_Footsies.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1748519322774 "|FPGA_Footsies|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "FPGA_Footsies.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1748519322774 "|FPGA_Footsies|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "FPGA_Footsies.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1748519322774 "|FPGA_Footsies|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "FPGA_Footsies.v" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1748519322774 "|FPGA_Footsies|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1748519322774 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "314 " "Implemented 314 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1748519322775 ""} { "Info" "ICUT_CUT_TM_OPINS" "81 " "Implemented 81 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1748519322775 ""} { "Info" "ICUT_CUT_TM_LCELLS" "215 " "Implemented 215 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1748519322775 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1748519322775 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 98 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 98 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4882 " "Peak virtual memory: 4882 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748519322800 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 29 14:48:42 2025 " "Processing ended: Thu May 29 14:48:42 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748519322800 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748519322800 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748519322800 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1748519322800 ""}
