Fitter Status : Successful - Mon Jan 14 12:30:44 2019
Quartus II 64-Bit Version : 14.1.0 Build 186 12/03/2014 SJ Web Edition
Revision Name : Basic_Organ_Solution
Top-level Entity Name : Clock_Divider
Family : Cyclone V
Device : 5CSEMA5F31C6
Timing Models : Final
Logic utilization (in ALMs) : 1,387 / 32,070 ( 4 % )
Total registers : 3949
Total pins : 35 / 457 ( 8 % )
Total virtual pins : 0
Total block memory bits : 37,120 / 4,065,280 ( < 1 % )
Total DSP Blocks : 0 / 87 ( 0 % )
Total HSSI RX PCSs : 0
Total HSSI PMA RX Deserializers : 0
Total HSSI TX PCSs : 0
Total HSSI PMA TX Serializers : 0
Total PLLs : 0 / 6 ( 0 % )
Total DLLs : 0 / 4 ( 0 % )
