.include "macro.inc"

# assembler directives
.set noat      # allow manual use of $at
.set noreorder # don't insert nops after branches
.set gp=64     # allow use of 64-bit general purpose registers

.section .text, "ax"

glabel func_800412B0
/* 41EB0 800412B0 40085000 */  mfc0       $t0, $10
/* 41EB4 800412B4 40840000 */  mtc0       $a0, $0
/* 41EB8 800412B8 40852800 */  mtc0       $a1, $5
/* 41EBC 800412BC 8FA90014 */  lw         $t1, 0x14($sp)
/* 41EC0 800412C0 2401FFFF */  addiu      $at, $zero, -1
/* 41EC4 800412C4 11210004 */  beq        $t1, $at, .L800412D8
/* 41EC8 800412C8 240C0001 */   addiu     $t4, $zero, 1
/* 41ECC 800412CC 240A001E */  addiu      $t2, $zero, 0x1e
/* 41ED0 800412D0 10000002 */  b          .L800412DC
/* 41ED4 800412D4 00C93025 */   or        $a2, $a2, $t1
.L800412D8:
/* 41ED8 800412D8 240A001F */  addiu      $t2, $zero, 0x1f
.L800412DC:
/* 41EDC 800412DC 40865000 */  mtc0       $a2, $10
/* 41EE0 800412E0 2401FFFF */  addiu      $at, $zero, -1
/* 41EE4 800412E4 10E10006 */  beq        $a3, $at, .L80041300
/* 41EE8 800412E8 00000000 */   nop
/* 41EEC 800412EC 00075982 */  srl        $t3, $a3, 6
/* 41EF0 800412F0 016A5825 */  or         $t3, $t3, $t2
/* 41EF4 800412F4 408B1000 */  mtc0       $t3, $2
/* 41EF8 800412F8 10000002 */  b          .L80041304
/* 41EFC 800412FC 00000000 */   nop
.L80041300:
/* 41F00 80041300 408C1000 */  mtc0       $t4, $2
.L80041304:
/* 41F04 80041304 8FAB0010 */  lw         $t3, 0x10($sp)
/* 41F08 80041308 2401FFFF */  addiu      $at, $zero, -1
/* 41F0C 8004130C 11610006 */  beq        $t3, $at, .L80041328
/* 41F10 80041310 00000000 */   nop
/* 41F14 80041314 000B5982 */  srl        $t3, $t3, 6
/* 41F18 80041318 016A5825 */  or         $t3, $t3, $t2
/* 41F1C 8004131C 408B1800 */  mtc0       $t3, $3
/* 41F20 80041320 10000007 */  b          .L80041340
/* 41F24 80041324 00000000 */   nop
.L80041328:
/* 41F28 80041328 408C1800 */  mtc0       $t4, $3
/* 41F2C 8004132C 2401FFFF */  addiu      $at, $zero, -1
/* 41F30 80041330 14E10003 */  bne        $a3, $at, .L80041340
/* 41F34 80041334 00000000 */   nop
/* 41F38 80041338 3C0B8000 */  lui        $t3, 0x8000
/* 41F3C 8004133C 408B5000 */  mtc0       $t3, $10
.L80041340:
/* 41F40 80041340 00000000 */  nop
/* 41F44 80041344 42000002 */  tlbwi
/* 41F48 80041348 00000000 */  nop
/* 41F4C 8004134C 00000000 */  nop
/* 41F50 80041350 00000000 */  nop
/* 41F54 80041354 00000000 */  nop
/* 41F58 80041358 40885000 */  mtc0       $t0, $10
/* 41F5C 8004135C 03E00008 */  jr         $ra
/* 41F60 80041360 00000000 */   nop
/* 41F64 80041364 00000000 */  nop
/* 41F68 80041368 00000000 */  nop
/* 41F6C 8004136C 00000000 */  nop
