=====
SETUP
4.110
14.357
18.467
u_sdram/ff_sdr_read_data_4_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_4_s
8.656
9.109
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s
10.053
10.424
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s
10.424
10.459
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_6_s
10.459
10.929
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s7
11.100
11.471
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4
11.650
12.021
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1
12.434
12.989
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s8
13.669
13.996
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_1_s0
14.357
=====
SETUP
4.110
14.357
18.467
u_sdram/ff_sdr_read_data_4_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_4_s
8.656
9.109
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s
10.053
10.424
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s
10.424
10.459
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_6_s
10.459
10.929
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s7
11.100
11.471
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4
11.650
12.021
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1
12.434
12.989
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s8
13.669
13.996
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_2_s0
14.357
=====
SETUP
4.110
14.357
18.467
u_sdram/ff_sdr_read_data_4_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_4_s
8.656
9.109
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s
10.053
10.424
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s
10.424
10.459
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_6_s
10.459
10.929
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s7
11.100
11.471
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4
11.650
12.021
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1
12.434
12.989
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s8
13.669
13.996
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_3_s0
14.357
=====
SETUP
4.110
14.357
18.467
u_sdram/ff_sdr_read_data_4_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_4_s
8.656
9.109
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s
10.053
10.424
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s
10.424
10.459
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_6_s
10.459
10.929
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s7
11.100
11.471
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4
11.650
12.021
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1
12.434
12.989
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s8
13.669
13.996
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_4_s0
14.357
=====
SETUP
4.142
14.325
18.467
u_sdram/ff_sdr_read_data_4_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_4_s
8.656
9.109
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s
10.053
10.424
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s
10.424
10.459
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_6_s
10.459
10.929
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s7
11.100
11.471
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4
11.650
12.021
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1
12.434
12.989
u_v9958/u_v9958_core/u_vdp_sprite/n3171_s2
13.669
13.996
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[3]_0_s0
14.325
=====
SETUP
4.142
14.325
18.467
u_sdram/ff_sdr_read_data_4_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_4_s
8.656
9.109
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s
10.053
10.424
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s
10.424
10.459
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_6_s
10.459
10.929
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s7
11.100
11.471
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4
11.650
12.021
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1
12.434
12.989
u_v9958/u_v9958_core/u_vdp_sprite/n3171_s2
13.669
13.996
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[3]_1_s0
14.325
=====
SETUP
4.142
14.325
18.467
u_sdram/ff_sdr_read_data_4_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_4_s
8.656
9.109
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s
10.053
10.424
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s
10.424
10.459
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_6_s
10.459
10.929
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s7
11.100
11.471
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4
11.650
12.021
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1
12.434
12.989
u_v9958/u_v9958_core/u_vdp_sprite/n3171_s2
13.669
13.996
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[3]_2_s0
14.325
=====
SETUP
4.142
14.325
18.467
u_sdram/ff_sdr_read_data_4_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_4_s
8.656
9.109
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s
10.053
10.424
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s
10.424
10.459
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_6_s
10.459
10.929
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s7
11.100
11.471
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4
11.650
12.021
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1
12.434
12.989
u_v9958/u_v9958_core/u_vdp_sprite/n3171_s2
13.669
13.996
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[3]_3_s0
14.325
=====
SETUP
4.142
14.325
18.467
u_sdram/ff_sdr_read_data_4_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_4_s
8.656
9.109
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s
10.053
10.424
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s
10.424
10.459
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_6_s
10.459
10.929
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s7
11.100
11.471
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4
11.650
12.021
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1
12.434
12.989
u_v9958/u_v9958_core/u_vdp_sprite/n3171_s2
13.669
13.996
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[3]_4_s0
14.325
=====
SETUP
4.142
14.325
18.467
u_sdram/ff_sdr_read_data_4_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_4_s
8.656
9.109
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s
10.053
10.424
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s
10.424
10.459
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_6_s
10.459
10.929
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s7
11.100
11.471
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4
11.650
12.021
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1
12.434
12.989
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s8
13.669
13.996
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_0_s0
14.325
=====
SETUP
4.145
14.322
18.467
u_sdram/ff_sdr_read_data_4_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_4_s
8.656
9.109
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s
10.053
10.424
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s
10.424
10.459
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_6_s
10.459
10.929
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s7
11.100
11.471
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4
11.650
12.021
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1
12.434
12.989
u_v9958/u_v9958_core/u_vdp_sprite/n3161_s1
13.411
13.960
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_0_s0
14.322
=====
SETUP
4.145
14.322
18.467
u_sdram/ff_sdr_read_data_4_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_4_s
8.656
9.109
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s
10.053
10.424
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s
10.424
10.459
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_6_s
10.459
10.929
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s7
11.100
11.471
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4
11.650
12.021
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1
12.434
12.989
u_v9958/u_v9958_core/u_vdp_sprite/n3161_s1
13.411
13.960
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_4_s0
14.322
=====
SETUP
4.176
14.291
18.467
u_sdram/ff_sdr_read_data_4_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_4_s
8.656
9.109
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s
10.053
10.424
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s
10.424
10.459
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_6_s
10.459
10.929
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s7
11.100
11.471
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4
11.650
12.021
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1
12.434
12.989
u_v9958/u_v9958_core/u_vdp_sprite/n3161_s1
13.411
13.960
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_2_s0
14.291
=====
SETUP
4.214
14.253
18.467
u_sdram/ff_sdr_read_data_4_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_4_s
8.656
9.109
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s
10.053
10.424
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s
10.424
10.459
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_6_s
10.459
10.929
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s7
11.100
11.471
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4
11.650
12.021
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1
12.434
13.004
u_v9958/u_v9958_core/u_vdp_sprite/n3153_s0
13.183
13.753
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_1_s0
14.253
=====
SETUP
4.214
14.253
18.467
u_sdram/ff_sdr_read_data_4_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_4_s
8.656
9.109
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s
10.053
10.424
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s
10.424
10.459
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_6_s
10.459
10.929
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s7
11.100
11.471
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4
11.650
12.021
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1
12.434
13.004
u_v9958/u_v9958_core/u_vdp_sprite/n3153_s0
13.183
13.753
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_2_s0
14.253
=====
SETUP
4.357
14.110
18.467
u_sdram/ff_sdr_read_data_4_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_4_s
8.656
9.109
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s
10.053
10.424
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s
10.424
10.459
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_6_s
10.459
10.929
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s7
11.100
11.471
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4
11.650
12.021
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1
12.434
13.004
u_v9958/u_v9958_core/u_vdp_sprite/n3153_s0
13.183
13.753
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_0_s0
14.110
=====
SETUP
4.357
14.110
18.467
u_sdram/ff_sdr_read_data_4_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_4_s
8.656
9.109
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s
10.053
10.424
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s
10.424
10.459
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_6_s
10.459
10.929
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s7
11.100
11.471
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4
11.650
12.021
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1
12.434
13.004
u_v9958/u_v9958_core/u_vdp_sprite/n3153_s0
13.183
13.753
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_3_s0
14.110
=====
SETUP
4.357
14.110
18.467
u_sdram/ff_sdr_read_data_4_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_4_s
8.656
9.109
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s
10.053
10.424
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s
10.424
10.459
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_6_s
10.459
10.929
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s7
11.100
11.471
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4
11.650
12.021
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1
12.434
13.004
u_v9958/u_v9958_core/u_vdp_sprite/n3153_s0
13.183
13.753
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_4_s0
14.110
=====
SETUP
4.360
14.107
18.467
u_sdram/ff_sdr_read_data_4_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_4_s
8.656
9.109
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s
10.053
10.424
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s
10.424
10.459
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_6_s
10.459
10.929
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s7
11.100
11.471
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4
11.650
12.021
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1
12.434
12.989
u_v9958/u_v9958_core/u_vdp_sprite/n3161_s1
13.411
13.960
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_1_s0
14.107
=====
SETUP
4.360
14.107
18.467
u_sdram/ff_sdr_read_data_4_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_4_s
8.656
9.109
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s
10.053
10.424
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s
10.424
10.459
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_6_s
10.459
10.929
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s7
11.100
11.471
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4
11.650
12.021
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1
12.434
12.989
u_v9958/u_v9958_core/u_vdp_sprite/n3161_s1
13.411
13.960
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_3_s0
14.107
=====
SETUP
4.477
13.990
18.467
u_sdram/ff_sdr_read_data_4_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_4_s
8.656
9.109
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s
10.053
10.424
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s
10.424
10.459
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_6_s
10.459
10.929
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s7
11.100
11.471
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4
11.650
12.021
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1
12.434
12.989
u_v9958/u_v9958_core/u_vdp_sprite/n618_s5
13.420
13.990
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_0_s2
13.990
=====
SETUP
4.585
13.882
18.467
u_sdram/ff_sdr_read_data_4_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_4_s
8.656
9.109
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s
10.053
10.424
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s
10.424
10.459
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_6_s
10.459
10.929
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s7
11.100
11.471
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4
11.650
12.021
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1
12.434
13.004
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s4
13.183
13.732
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_1_s0
13.882
=====
SETUP
4.585
13.882
18.467
u_sdram/ff_sdr_read_data_4_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_4_s
8.656
9.109
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s
10.053
10.424
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s
10.424
10.459
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_6_s
10.459
10.929
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s7
11.100
11.471
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4
11.650
12.021
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1
12.434
13.004
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s4
13.183
13.732
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_2_s0
13.882
=====
SETUP
4.585
13.882
18.467
u_sdram/ff_sdr_read_data_4_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_4_s
8.656
9.109
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s
10.053
10.424
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s
10.424
10.459
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_6_s
10.459
10.929
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s7
11.100
11.471
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4
11.650
12.021
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1
12.434
13.004
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s4
13.183
13.732
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s0
13.882
=====
SETUP
4.692
13.776
18.467
u_sdram/ff_sdr_read_data_4_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_4_s
8.656
9.109
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s
10.053
10.424
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s
10.424
10.459
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_6_s
10.459
10.929
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s7
11.100
11.471
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s5
11.650
12.021
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s3
12.511
13.081
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s2
13.082
13.631
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s0
13.776
=====
HOLD
0.060
6.369
6.309
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_we_s0
6.168
6.369
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
6.369
=====
HOLD
0.060
6.369
6.309
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_we_s0
6.168
6.369
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.369
=====
HOLD
0.205
6.491
6.286
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_address_7_s0
6.168
6.369
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
6.491
=====
HOLD
0.207
6.493
6.286
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_address_6_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
6.493
=====
HOLD
0.329
6.508
6.179
u_v9958/u_v9958_core/u_vdp_lcd/ff_lcd_clk_s1
6.168
6.370
u_v9958/u_v9958_core/u_vdp_lcd/ff_h_cnt_9_s0
6.508
=====
HOLD
0.333
6.619
6.286
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_address_0_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.619
=====
HOLD
0.344
6.631
6.286
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_address_9_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
6.631
=====
HOLD
0.344
6.631
6.286
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_address_8_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
6.631
=====
HOLD
0.344
6.631
6.286
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_address_5_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
6.631
=====
HOLD
0.344
6.631
6.286
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_address_3_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
6.631
=====
HOLD
0.344
6.631
6.286
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_address_3_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.631
=====
HOLD
0.344
6.631
6.286
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_address_2_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.631
=====
HOLD
0.344
6.631
6.286
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_address_1_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.631
=====
HOLD
0.424
6.603
6.179
u_v9958/u_v9958_core/u_vdp_wait_control/ff_wait_cnt_5_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_wait_control/n427_s
6.371
6.603
u_v9958/u_v9958_core/u_vdp_wait_control/ff_wait_cnt_5_s0
6.603
=====
HOLD
0.424
6.603
6.179
u_v9958/u_v9958_core/u_vdp_wait_control/ff_wait_cnt_9_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_wait_control/n423_s
6.371
6.603
u_v9958/u_v9958_core/u_vdp_wait_control/ff_wait_cnt_9_s0
6.603
=====
HOLD
0.424
6.603
6.179
u_v9958/u_v9958_core/u_vdp_wait_control/ff_wait_cnt_11_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_wait_control/n421_s
6.371
6.603
u_v9958/u_v9958_core/u_vdp_wait_control/ff_wait_cnt_11_s0
6.603
=====
HOLD
0.425
6.605
6.179
u_v9958/u_v9958_core/u_vdp_wait_control/ff_wait_cnt_2_s1
6.168
6.370
u_v9958/u_v9958_core/u_vdp_wait_control/n430_s3
6.373
6.605
u_v9958/u_v9958_core/u_vdp_wait_control/ff_wait_cnt_2_s1
6.605
=====
HOLD
0.425
6.605
6.179
u_v9958/u_v9958_core/u_vdp_command/ff_nx_tmp_3_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_command/n1549_s26
6.373
6.605
u_v9958/u_v9958_core/u_vdp_command/ff_nx_tmp_3_s0
6.605
=====
HOLD
0.425
6.605
6.179
u_v9958/u_v9958_core/u_vdp_command/ff_nx_tmp_9_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_command/n1543_s28
6.373
6.605
u_v9958/u_v9958_core/u_vdp_command/ff_nx_tmp_9_s0
6.605
=====
HOLD
0.425
6.605
6.179
u_v9958/u_v9958_core/u_vdp_ssg/ff_pre_y_cnt_1_s3
6.168
6.370
u_v9958/u_v9958_core/u_vdp_ssg/n1129_s3
6.373
6.605
u_v9958/u_v9958_core/u_vdp_ssg/ff_pre_y_cnt_1_s3
6.605
=====
HOLD
0.425
6.605
6.179
u_v9958/u_v9958_core/u_vdp_ssg/ff_pre_y_cnt_3_s3
6.168
6.370
u_v9958/u_v9958_core/u_vdp_ssg/n1127_s3
6.373
6.605
u_v9958/u_v9958_core/u_vdp_ssg/ff_pre_y_cnt_3_s3
6.605
=====
HOLD
0.425
6.605
6.179
u_v9958/u_v9958_core/u_vdp_ssg/ff_pre_y_cnt_4_s3
6.168
6.370
u_v9958/u_v9958_core/u_vdp_ssg/n1126_s3
6.373
6.605
u_v9958/u_v9958_core/u_vdp_ssg/ff_pre_y_cnt_4_s3
6.605
=====
HOLD
0.425
6.605
6.179
u_v9958/u_v9958_core/u_vdp_color_bus/ff_vram_access_address_16_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_color_bus/n819_s0
6.373
6.605
u_v9958/u_v9958_core/u_vdp_color_bus/ff_vram_access_address_16_s0
6.605
=====
HOLD
0.425
6.605
6.179
u_v9958/ff_enable_cnt_0_s0
6.168
6.370
u_v9958/n15_s2
6.373
6.605
u_v9958/ff_enable_cnt_0_s0
6.605
=====
HOLD
0.425
6.605
6.179
u_sdram/ff_main_timer_2_s3
6.168
6.370
u_sdram/n214_s3
6.373
6.605
u_sdram/ff_main_timer_2_s3
6.605
