Fitter report for UART_TEST
Fri Jan 03 22:03:24 2014
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Input Pins
 12. Output Pins
 13. Dual Purpose and Dedicated Pins
 14. I/O Bank Usage
 15. All Package Pins
 16. Output Pin Default Load For Reported TCO
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Interconnect Usage Summary
 24. LAB Logic Elements
 25. LAB-wide Signals
 26. LAB Signals Sourced
 27. LAB Signals Sourced Out
 28. LAB Distinct Inputs
 29. I/O Rules Summary
 30. I/O Rules Details
 31. I/O Rules Matrix
 32. Fitter Device Options
 33. Operating Settings and Conditions
 34. Estimated Delay Added for Hold Timing
 35. Advanced Data - General
 36. Advanced Data - Placement Preparation
 37. Advanced Data - Placement
 38. Advanced Data - Routing
 39. Fitter Messages
 40. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+------------------------------------+------------------------------------------+
; Fitter Status                      ; Successful - Fri Jan 03 22:03:24 2014    ;
; Quartus II Version                 ; 9.0 Build 132 02/25/2009 SJ Full Version ;
; Revision Name                      ; UART_TEST                                ;
; Top-level Entity Name              ; TEST                                     ;
; Family                             ; Cyclone III                              ;
; Device                             ; EP3C10E144C8                             ;
; Timing Models                      ; Final                                    ;
; Total logic elements               ; 145 / 10,320 ( 1 % )                     ;
;     Total combinational functions  ; 127 / 10,320 ( 1 % )                     ;
;     Dedicated logic registers      ; 89 / 10,320 ( < 1 % )                    ;
; Total registers                    ; 89                                       ;
; Total pins                         ; 39 / 95 ( 41 % )                         ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 0 / 423,936 ( 0 % )                      ;
; Embedded Multiplier 9-bit elements ; 0 / 46 ( 0 % )                           ;
; Total PLLs                         ; 0 / 2 ( 0 % )                            ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; EP3C10E144C8                          ;                                       ;
; Nominal Core Supply Voltage                                        ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Use TimeQuest Timing Analyzer                                      ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; Off                                   ; Off                                   ;
; PowerPlay Power Optimization                                       ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; On                                    ; On                                    ;
; Limit to One Fitting Attempt                                       ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Stop After Congestion Map Generation                               ; Off                                   ; Off                                   ;
; Save Intermediate Fitting Results                                  ; Off                                   ; Off                                   ;
; Synchronizer Identification                                        ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.20        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;  11.1%      ;
+----------------------------+-------------+


+---------------------------------------------+
; I/O Assignment Warnings                     ;
+-------------+-------------------------------+
; Pin Name    ; Reason                        ;
+-------------+-------------------------------+
; re1         ; Incomplete set of assignments ;
; finish1     ; Incomplete set of assignments ;
; re2         ; Incomplete set of assignments ;
; finish2     ; Incomplete set of assignments ;
; dat_out1[7] ; Incomplete set of assignments ;
; dat_out1[6] ; Incomplete set of assignments ;
; dat_out1[5] ; Incomplete set of assignments ;
; dat_out1[4] ; Incomplete set of assignments ;
; dat_out1[3] ; Incomplete set of assignments ;
; dat_out1[2] ; Incomplete set of assignments ;
; dat_out1[1] ; Incomplete set of assignments ;
; dat_out1[0] ; Incomplete set of assignments ;
; dat_out2[7] ; Incomplete set of assignments ;
; dat_out2[6] ; Incomplete set of assignments ;
; dat_out2[5] ; Incomplete set of assignments ;
; dat_out2[4] ; Incomplete set of assignments ;
; dat_out2[3] ; Incomplete set of assignments ;
; dat_out2[2] ; Incomplete set of assignments ;
; dat_out2[1] ; Incomplete set of assignments ;
; dat_out2[0] ; Incomplete set of assignments ;
; clk         ; Incomplete set of assignments ;
; we2         ; Incomplete set of assignments ;
; we1         ; Incomplete set of assignments ;
; dat_in1[7]  ; Incomplete set of assignments ;
; dat_in2[7]  ; Incomplete set of assignments ;
; dat_in1[6]  ; Incomplete set of assignments ;
; dat_in2[6]  ; Incomplete set of assignments ;
; dat_in1[5]  ; Incomplete set of assignments ;
; dat_in2[5]  ; Incomplete set of assignments ;
; dat_in1[4]  ; Incomplete set of assignments ;
; dat_in2[4]  ; Incomplete set of assignments ;
; dat_in1[3]  ; Incomplete set of assignments ;
; dat_in2[3]  ; Incomplete set of assignments ;
; dat_in1[2]  ; Incomplete set of assignments ;
; dat_in2[2]  ; Incomplete set of assignments ;
; dat_in1[1]  ; Incomplete set of assignments ;
; dat_in2[1]  ; Incomplete set of assignments ;
; dat_in1[0]  ; Incomplete set of assignments ;
; dat_in2[0]  ; Incomplete set of assignments ;
+-------------+-------------------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+-------------------------+--------------------+
; Type                    ; Value              ;
+-------------------------+--------------------+
; Placement               ;                    ;
;     -- Requested        ; 0 / 294 ( 0.00 % ) ;
;     -- Achieved         ; 0 / 294 ( 0.00 % ) ;
;                         ;                    ;
; Routing (by Connection) ;                    ;
;     -- Requested        ; 0 / 0 ( 0.00 % )   ;
;     -- Achieved         ; 0 / 0 ( 0.00 % )   ;
+-------------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                       ;
+----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+
; Partition Name ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents ;
+----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+
; Top            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;          ;
+----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+


+--------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                             ;
+----------------+---------+-------------------+-------------------------+-------------------+
; Partition Name ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+----------------+---------+-------------------+-------------------------+-------------------+
; Top            ; 294     ; 0                 ; N/A                     ; Source File       ;
+----------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.pin.


+---------------------------------------------------------------------+
; Fitter Resource Usage Summary                                       ;
+---------------------------------------------+-----------------------+
; Resource                                    ; Usage                 ;
+---------------------------------------------+-----------------------+
; Total logic elements                        ; 145 / 10,320 ( 1 % )  ;
;     -- Combinational with no register       ; 56                    ;
;     -- Register only                        ; 18                    ;
;     -- Combinational with a register        ; 71                    ;
;                                             ;                       ;
; Logic element usage by number of LUT inputs ;                       ;
;     -- 4 input functions                    ; 53                    ;
;     -- 3 input functions                    ; 42                    ;
;     -- <=2 input functions                  ; 32                    ;
;     -- Register only                        ; 18                    ;
;                                             ;                       ;
; Logic elements by mode                      ;                       ;
;     -- normal mode                          ; 127                   ;
;     -- arithmetic mode                      ; 0                     ;
;                                             ;                       ;
; Total registers*                            ; 89 / 10,744 ( < 1 % ) ;
;     -- Dedicated logic registers            ; 89 / 10,320 ( < 1 % ) ;
;     -- I/O registers                        ; 0 / 424 ( 0 % )       ;
;                                             ;                       ;
; Total LABs:  partially or completely used   ; 20 / 645 ( 3 % )      ;
; User inserted logic elements                ; 0                     ;
; Virtual pins                                ; 0                     ;
; I/O pins                                    ; 39 / 95 ( 41 % )      ;
;     -- Clock pins                           ; 1 / 4 ( 25 % )        ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )         ;
; Global signals                              ; 7                     ;
; M9Ks                                        ; 0 / 46 ( 0 % )        ;
; Total block memory bits                     ; 0 / 423,936 ( 0 % )   ;
; Total block memory implementation bits      ; 0 / 423,936 ( 0 % )   ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )        ;
; PLLs                                        ; 0 / 2 ( 0 % )         ;
; Global clocks                               ; 7 / 10 ( 70 % )       ;
; JTAGs                                       ; 0 / 1 ( 0 % )         ;
; CRC blocks                                  ; 0 / 1 ( 0 % )         ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )         ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )         ;
; Average interconnect usage (total/H/V)      ; 0% / 0% / 0%          ;
; Peak interconnect usage (total/H/V)         ; 1% / 1% / 2%          ;
; Maximum fan-out node                        ; clk~inputclkctrl      ;
; Maximum fan-out                             ; 29                    ;
; Highest non-global fan-out signal           ; UART_TEST:inst|start  ;
; Highest non-global fan-out                  ; 15                    ;
; Total fan-out                               ; 734                   ;
; Average fan-out                             ; 2.24                  ;
+---------------------------------------------+-----------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                      ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; clk        ; 22    ; 1        ; 0            ; 11           ; 0            ; 33                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; dat_in1[0] ; 53    ; 3        ; 16           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; dat_in1[1] ; 58    ; 4        ; 21           ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; dat_in1[2] ; 85    ; 5        ; 34           ; 9            ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; dat_in1[3] ; 59    ; 4        ; 23           ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; dat_in1[4] ; 68    ; 4        ; 30           ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; dat_in1[5] ; 55    ; 4        ; 18           ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; dat_in1[6] ; 66    ; 4        ; 28           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; dat_in1[7] ; 49    ; 3        ; 13           ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; dat_in2[0] ; 86    ; 5        ; 34           ; 9            ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; dat_in2[1] ; 52    ; 3        ; 16           ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; dat_in2[2] ; 67    ; 4        ; 30           ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; dat_in2[3] ; 119   ; 7        ; 23           ; 24           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; dat_in2[4] ; 79    ; 5        ; 34           ; 7            ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; dat_in2[5] ; 65    ; 4        ; 28           ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; dat_in2[6] ; 98    ; 6        ; 34           ; 17           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; dat_in2[7] ; 64    ; 4        ; 25           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; we1        ; 124   ; 7        ; 18           ; 24           ; 14           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; we2        ; 51    ; 3        ; 16           ; 0            ; 21           ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Load ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+------+
; dat_out1[0] ; 126   ; 7        ; 16           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; dat_out1[1] ; 100   ; 6        ; 34           ; 17           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; dat_out1[2] ; 115   ; 7        ; 28           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; dat_out1[3] ; 114   ; 7        ; 28           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; dat_out1[4] ; 54    ; 4        ; 18           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; dat_out1[5] ; 111   ; 7        ; 30           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; dat_out1[6] ; 120   ; 7        ; 23           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; dat_out1[7] ; 127   ; 7        ; 16           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; dat_out2[0] ; 112   ; 7        ; 28           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; dat_out2[1] ; 84    ; 5        ; 34           ; 9            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; dat_out2[2] ; 83    ; 5        ; 34           ; 9            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; dat_out2[3] ; 99    ; 6        ; 34           ; 17           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; dat_out2[4] ; 113   ; 7        ; 28           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; dat_out2[5] ; 69    ; 4        ; 30           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; dat_out2[6] ; 87    ; 5        ; 34           ; 10           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; dat_out2[7] ; 121   ; 7        ; 23           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; finish1     ; 137   ; 8        ; 7            ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; finish2     ; 125   ; 7        ; 18           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; re1         ; 110   ; 7        ; 30           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; re2         ; 60    ; 4        ; 23           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+------+


+--------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                          ;
+----------+-----------------------------+---------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As               ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+---------------------------+-------------------------+---------------------------+
; 6        ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated       ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; 8        ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated       ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; 9        ; nSTATUS                     ; -                         ; -                       ; Dedicated Programming Pin ;
; 13       ; DATA0                       ; As input tri-stated       ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; 14       ; nCONFIG                     ; -                         ; -                       ; Dedicated Programming Pin ;
; 21       ; nCE                         ; -                         ; -                       ; Dedicated Programming Pin ;
; 86       ; DIFFIO_R7n, DEV_OE          ; Use as general purpose IO ; dat_in2[0]              ; Dual Purpose Pin          ;
; 87       ; DIFFIO_R7p, DEV_CLRn        ; Use as general purpose IO ; dat_out2[6]             ; Dual Purpose Pin          ;
; 92       ; CONF_DONE                   ; -                         ; -                       ; Dedicated Programming Pin ;
; 94       ; MSEL0                       ; -                         ; -                       ; Dedicated Programming Pin ;
; 96       ; MSEL1                       ; -                         ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL2                       ; -                         ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL3                       ; -                         ; -                       ; Dedicated Programming Pin ;
; 98       ; DIFFIO_R4n, INIT_DONE       ; Use as general purpose IO ; dat_in2[6]              ; Dual Purpose Pin          ;
; 99       ; DIFFIO_R4p, CRC_ERROR       ; Use as general purpose IO ; dat_out2[3]             ; Dual Purpose Pin          ;
; 101      ; DIFFIO_R3n, nCEO            ; Use as programming pin    ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; 137      ; DATA5                       ; Use as regular IO         ; finish1                 ; Dual Purpose Pin          ;
+----------+-----------------------------+---------------------------+-------------------------+---------------------------+


+-------------------------------------------------------------+
; I/O Bank Usage                                              ;
+----------+-------------------+---------------+--------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ;
+----------+-------------------+---------------+--------------+
; 1        ; 5 / 13 ( 38 % )   ; 2.5V          ; --           ;
; 2        ; 0 / 8 ( 0 % )     ; 2.5V          ; --           ;
; 3        ; 4 / 11 ( 36 % )   ; 2.5V          ; --           ;
; 4        ; 11 / 14 ( 79 % )  ; 2.5V          ; --           ;
; 5        ; 6 / 14 ( 43 % )   ; 2.5V          ; --           ;
; 6        ; 4 / 10 ( 40 % )   ; 2.5V          ; --           ;
; 7        ; 13 / 13 ( 100 % ) ; 2.5V          ; --           ;
; 8        ; 1 / 12 ( 8 % )    ; 2.5V          ; --           ;
+----------+-------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 2        ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 3        ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 4        ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 5        ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 6        ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 7        ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 8        ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 9        ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 10       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 11       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 12       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 13       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 14       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 18         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 16       ; 19         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 17       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 18       ; 20         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 19       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 21         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; 21       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 22       ; 23         ; 1        ; clk                                                       ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 23       ; 24         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 24       ; 25         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 25       ; 26         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 26       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 27       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 28       ; 31         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 29       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 30       ; 34         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 31       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 32       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 33       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 34       ; 41         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 35       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 38       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 39       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 40       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 41       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 42       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 43       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 44       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 45       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 46       ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 47       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 48       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 49       ; 68         ; 3        ; dat_in1[7]                                                ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 50       ; 69         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 51       ; 70         ; 3        ; we2                                                       ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 52       ; 72         ; 3        ; dat_in2[1]                                                ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 53       ; 73         ; 3        ; dat_in1[0]                                                ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 54       ; 74         ; 4        ; dat_out1[4]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 55       ; 75         ; 4        ; dat_in1[5]                                                ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 56       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 57       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 58       ; 80         ; 4        ; dat_in1[1]                                                ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 59       ; 83         ; 4        ; dat_in1[3]                                                ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 60       ; 84         ; 4        ; re2                                                       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 61       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 62       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 63       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 64       ; 89         ; 4        ; dat_in2[7]                                                ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 65       ; 90         ; 4        ; dat_in2[5]                                                ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 66       ; 93         ; 4        ; dat_in1[6]                                                ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 67       ; 94         ; 4        ; dat_in2[2]                                                ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 68       ; 96         ; 4        ; dat_in1[4]                                                ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 69       ; 97         ; 4        ; dat_out2[5]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 70       ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 71       ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 72       ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 73       ; 102        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 74       ; 103        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 75       ; 104        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 76       ; 106        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 77       ; 107        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 78       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 79       ; 111        ; 5        ; dat_in2[4]                                                ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 80       ; 113        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 81       ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 82       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 83       ; 117        ; 5        ; dat_out2[2]                                               ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 84       ; 118        ; 5        ; dat_out2[1]                                               ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 85       ; 119        ; 5        ; dat_in1[2]                                                ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 86       ; 120        ; 5        ; dat_in2[0]                                                ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 87       ; 121        ; 5        ; dat_out2[6]                                               ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 88       ; 125        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 89       ; 126        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 90       ; 127        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 91       ; 128        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 92       ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 93       ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 94       ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 95       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 96       ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 98       ; 136        ; 6        ; dat_in2[6]                                                ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 99       ; 137        ; 6        ; dat_out2[3]                                               ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 100      ; 138        ; 6        ; dat_out1[1]                                               ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 101      ; 139        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 102      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 103      ; 140        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 104      ; 141        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 105      ; 142        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 106      ; 146        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 107      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 108      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 109      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 110      ; 152        ; 7        ; re1                                                       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 111      ; 154        ; 7        ; dat_out1[5]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 112      ; 155        ; 7        ; dat_out2[0]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 113      ; 156        ; 7        ; dat_out2[4]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 114      ; 157        ; 7        ; dat_out1[3]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 115      ; 158        ; 7        ; dat_out1[2]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 116      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 117      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 118      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 119      ; 163        ; 7        ; dat_in2[3]                                                ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 120      ; 164        ; 7        ; dat_out1[6]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 121      ; 165        ; 7        ; dat_out2[7]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 122      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 123      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ; 173        ; 7        ; we1                                                       ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 125      ; 174        ; 7        ; finish2                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 126      ; 175        ; 7        ; dat_out1[0]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 127      ; 176        ; 7        ; dat_out1[7]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 128      ; 177        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 129      ; 178        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 130      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 131      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 132      ; 181        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 133      ; 182        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 134      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 135      ; 185        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 136      ; 187        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 137      ; 190        ; 8        ; finish1                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 138      ; 191        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 139      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 140      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 195        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 142      ; 201        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 143      ; 202        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 144      ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; EPAD     ;            ;          ; GND                                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; 3.0-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.3-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.0-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 3.3-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 3.0-V PCI                        ; 10 pF ; 25 Ohm (Parallel)                  ;
; 3.0-V PCI-X                      ; 10 pF ; 25 Ohm (Parallel)                  ;
; 2.5 V                            ; 0 pF  ; Not Available                      ;
; 1.8 V                            ; 0 pF  ; Not Available                      ;
; 1.5 V                            ; 0 pF  ; Not Available                      ;
; 1.2 V                            ; 0 pF  ; Not Available                      ;
; SSTL-2 Class I                   ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 2.5-V SSTL Class I  ; 0 pF  ; (See SSTL-2)                       ;
; SSTL-2 Class II                  ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 2.5-V SSTL Class II ; 0 pF  ; (See SSTL-2 Class II)              ;
; SSTL-18 Class I                  ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 1.8-V SSTL Class I  ; 0 pF  ; (See 1.8-V SSTL Class I)           ;
; SSTL-18 Class II                 ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 1.8-V SSTL Class II ; 0 pF  ; (See 1.8-V SSTL Class II)          ;
; 1.8-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; 1.8-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; 1.5-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; Differential 1.5-V HSTL Class I  ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; 1.5-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; 1.2-V HSTL Class I               ; 0 pF  ; Not Available                      ;
; Differential 1.2-V HSTL Class I  ; 0 pF  ; Not Available                      ;
; 1.2-V HSTL Class II              ; 0 pF  ; Not Available                      ;
; Differential 1.2-V HSTL Class II ; 0 pF  ; Not Available                      ;
; Differential LVPECL              ; 0 pF  ; 100 Ohm (Differential)             ;
; LVDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; LVDS_E_3R                        ; 0 pF  ; Not Available                      ;
; RSDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; RSDS_E_1R                        ; 0 pF  ; Not Available                      ;
; RSDS_E_3R                        ; 0 pF  ; Not Available                      ;
; mini-LVDS                        ; 0 pF  ; 100 Ohm (Differential)             ;
; mini-LVDS_E_3R                   ; 0 pF  ; Not Available                      ;
; PPDS                             ; 0 pF  ; Not Available                      ;
; PPDS_E_3R                        ; 0 pF  ; Not Available                      ;
; Bus LVDS                         ; 0 pF  ; Not Available                      ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                             ;
+----------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------+--------------+
; Compilation Hierarchy Node ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name   ; Library Name ;
+----------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------+--------------+
; |TEST                      ; 145 (0)     ; 89 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 39   ; 0            ; 56 (0)       ; 18 (0)            ; 71 (0)           ; |TEST                 ; work         ;
;    |UART_TEST:inst1|       ; 76 (76)     ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (30)      ; 9 (9)             ; 37 (37)          ; |TEST|UART_TEST:inst1 ; work         ;
;    |UART_TEST:inst|        ; 71 (71)     ; 44 (44)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (26)      ; 9 (9)             ; 36 (36)          ; |TEST|UART_TEST:inst  ; work         ;
+----------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                         ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+
; Name        ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+
; re1         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; finish1     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; re2         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; finish2     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dat_out1[7] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dat_out1[6] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dat_out1[5] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dat_out1[4] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dat_out1[3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dat_out1[2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dat_out1[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dat_out1[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dat_out2[7] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dat_out2[6] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dat_out2[5] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dat_out2[4] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dat_out2[3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dat_out2[2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dat_out2[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dat_out2[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; clk         ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; we2         ; Input    ; 6             ; --            ; --                    ; --  ; --   ;
; we1         ; Input    ; --            ; 6             ; --                    ; --  ; --   ;
; dat_in1[7]  ; Input    ; 6             ; --            ; --                    ; --  ; --   ;
; dat_in2[7]  ; Input    ; 6             ; --            ; --                    ; --  ; --   ;
; dat_in1[6]  ; Input    ; 6             ; --            ; --                    ; --  ; --   ;
; dat_in2[6]  ; Input    ; 6             ; --            ; --                    ; --  ; --   ;
; dat_in1[5]  ; Input    ; 6             ; --            ; --                    ; --  ; --   ;
; dat_in2[5]  ; Input    ; 6             ; --            ; --                    ; --  ; --   ;
; dat_in1[4]  ; Input    ; 6             ; --            ; --                    ; --  ; --   ;
; dat_in2[4]  ; Input    ; --            ; 6             ; --                    ; --  ; --   ;
; dat_in1[3]  ; Input    ; 6             ; --            ; --                    ; --  ; --   ;
; dat_in2[3]  ; Input    ; 6             ; --            ; --                    ; --  ; --   ;
; dat_in1[2]  ; Input    ; 6             ; --            ; --                    ; --  ; --   ;
; dat_in2[2]  ; Input    ; 6             ; --            ; --                    ; --  ; --   ;
; dat_in1[1]  ; Input    ; --            ; 6             ; --                    ; --  ; --   ;
; dat_in2[1]  ; Input    ; 6             ; --            ; --                    ; --  ; --   ;
; dat_in1[0]  ; Input    ; 6             ; --            ; --                    ; --  ; --   ;
; dat_in2[0]  ; Input    ; 6             ; --            ; --                    ; --  ; --   ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+


+----------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                       ;
+----------------------------------------+-------------------+---------+
; Source Pin / Fanout                    ; Pad To Core Index ; Setting ;
+----------------------------------------+-------------------+---------+
; clk                                    ;                   ;         ;
; we2                                    ;                   ;         ;
;      - UART_TEST:inst1|Selector0~0     ; 0                 ; 6       ;
;      - UART_TEST:inst1|Selector9~1     ; 0                 ; 6       ;
;      - UART_TEST:inst1|Selector7~0     ; 0                 ; 6       ;
;      - UART_TEST:inst1|Selector5~1     ; 0                 ; 6       ;
; we1                                    ;                   ;         ;
;      - UART_TEST:inst|Selector7~0      ; 1                 ; 6       ;
;      - UART_TEST:inst|Selector2~0      ; 1                 ; 6       ;
;      - UART_TEST:inst|Selector5~1      ; 1                 ; 6       ;
; dat_in1[7]                             ;                   ;         ;
;      - UART_TEST:inst|dat[8]~head_lut  ; 0                 ; 6       ;
;      - UART_TEST:inst|dat[8]~latch     ; 0                 ; 6       ;
; dat_in2[7]                             ;                   ;         ;
;      - UART_TEST:inst1|dat[8]~head_lut ; 0                 ; 6       ;
;      - UART_TEST:inst1|dat[8]~latch    ; 0                 ; 6       ;
; dat_in1[6]                             ;                   ;         ;
;      - UART_TEST:inst|dat[7]~head_lut  ; 0                 ; 6       ;
;      - UART_TEST:inst|dat[7]~latch     ; 0                 ; 6       ;
; dat_in2[6]                             ;                   ;         ;
;      - UART_TEST:inst1|dat[7]~head_lut ; 0                 ; 6       ;
;      - UART_TEST:inst1|dat[7]~latch    ; 0                 ; 6       ;
; dat_in1[5]                             ;                   ;         ;
;      - UART_TEST:inst|dat[6]~head_lut  ; 0                 ; 6       ;
;      - UART_TEST:inst|dat[6]~latch     ; 0                 ; 6       ;
; dat_in2[5]                             ;                   ;         ;
;      - UART_TEST:inst1|dat[6]~head_lut ; 0                 ; 6       ;
;      - UART_TEST:inst1|dat[6]~latch    ; 0                 ; 6       ;
; dat_in1[4]                             ;                   ;         ;
;      - UART_TEST:inst|dat[5]~head_lut  ; 0                 ; 6       ;
;      - UART_TEST:inst|dat[5]~latch     ; 0                 ; 6       ;
; dat_in2[4]                             ;                   ;         ;
;      - UART_TEST:inst1|dat[5]~head_lut ; 1                 ; 6       ;
;      - UART_TEST:inst1|dat[5]~latch    ; 1                 ; 6       ;
; dat_in1[3]                             ;                   ;         ;
;      - UART_TEST:inst|dat[4]~head_lut  ; 0                 ; 6       ;
;      - UART_TEST:inst|dat[4]~latch     ; 0                 ; 6       ;
; dat_in2[3]                             ;                   ;         ;
;      - UART_TEST:inst1|dat[4]~head_lut ; 0                 ; 6       ;
;      - UART_TEST:inst1|dat[4]~latch    ; 0                 ; 6       ;
; dat_in1[2]                             ;                   ;         ;
;      - UART_TEST:inst|dat[3]~head_lut  ; 0                 ; 6       ;
;      - UART_TEST:inst|dat[3]~latch     ; 0                 ; 6       ;
; dat_in2[2]                             ;                   ;         ;
;      - UART_TEST:inst1|dat[3]~head_lut ; 0                 ; 6       ;
;      - UART_TEST:inst1|dat[3]~latch    ; 0                 ; 6       ;
; dat_in1[1]                             ;                   ;         ;
;      - UART_TEST:inst|dat[2]~head_lut  ; 1                 ; 6       ;
;      - UART_TEST:inst|dat[2]~latch     ; 1                 ; 6       ;
; dat_in2[1]                             ;                   ;         ;
;      - UART_TEST:inst1|dat[2]~head_lut ; 0                 ; 6       ;
;      - UART_TEST:inst1|dat[2]~latch    ; 0                 ; 6       ;
; dat_in1[0]                             ;                   ;         ;
;      - UART_TEST:inst|dat[1]~head_lut  ; 0                 ; 6       ;
;      - UART_TEST:inst|dat[1]~latch     ; 0                 ; 6       ;
; dat_in2[0]                             ;                   ;         ;
;      - UART_TEST:inst1|dat[1]~head_lut ; 0                 ; 6       ;
;      - UART_TEST:inst1|dat[1]~latch    ; 0                 ; 6       ;
+----------------------------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                   ;
+-------------------------+-------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                    ; Location          ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------+-------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; UART_TEST:inst1|clk_out ; FF_X29_Y12_N15    ; 14      ; Clock                      ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; UART_TEST:inst1|en      ; FF_X30_Y11_N13    ; 7       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; UART_TEST:inst1|start   ; FF_X30_Y11_N19    ; 15      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; UART_TEST:inst1|start2  ; FF_X28_Y11_N25    ; 22      ; Async. clear, Latch enable ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; UART_TEST:inst1|tx      ; LCCOMB_X29_Y12_N6 ; 9       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; UART_TEST:inst1|tx      ; LCCOMB_X29_Y12_N6 ; 13      ; Clock                      ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; UART_TEST:inst|clk_out  ; FF_X30_Y11_N23    ; 14      ; Clock                      ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; UART_TEST:inst|en       ; FF_X30_Y12_N13    ; 7       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; UART_TEST:inst|start    ; FF_X30_Y12_N31    ; 15      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; UART_TEST:inst|start2   ; FF_X29_Y12_N25    ; 22      ; Async. clear, Latch enable ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; UART_TEST:inst|tx       ; LCCOMB_X30_Y11_N4 ; 10      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; UART_TEST:inst|tx       ; LCCOMB_X30_Y11_N4 ; 13      ; Clock                      ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; clk                     ; PIN_22            ; 5       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; clk                     ; PIN_22            ; 29      ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
+-------------------------+-------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                        ;
+-------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                    ; Location          ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; UART_TEST:inst1|clk_out ; FF_X29_Y12_N15    ; 14      ; 0                                    ; Global Clock         ; GCLK5            ; --                        ;
; UART_TEST:inst1|start2  ; FF_X28_Y11_N25    ; 22      ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; UART_TEST:inst1|tx      ; LCCOMB_X29_Y12_N6 ; 13      ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; UART_TEST:inst|clk_out  ; FF_X30_Y11_N23    ; 14      ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; UART_TEST:inst|start2   ; FF_X29_Y12_N25    ; 22      ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
; UART_TEST:inst|tx       ; LCCOMB_X30_Y11_N4 ; 13      ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
; clk                     ; PIN_22            ; 29      ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
+-------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-----------------------------------------+
; Non-Global High Fan-Out Signals         ;
+-------------------------------+---------+
; Name                          ; Fan-Out ;
+-------------------------------+---------+
; UART_TEST:inst1|start         ; 15      ;
; UART_TEST:inst|start          ; 15      ;
; UART_TEST:inst|start2         ; 9       ;
; UART_TEST:inst|tx             ; 9       ;
; UART_TEST:inst1|start2        ; 9       ;
; UART_TEST:inst1|tx            ; 8       ;
; UART_TEST:inst1|nx_s.s2       ; 8       ;
; UART_TEST:inst1|en            ; 7       ;
; UART_TEST:inst|en             ; 7       ;
; UART_TEST:inst1|nx_s.s3       ; 7       ;
; UART_TEST:inst1|nx_s.s1       ; 7       ;
; UART_TEST:inst|nx_s.s3        ; 6       ;
; UART_TEST:inst|nx_s.s2        ; 6       ;
; UART_TEST:inst1|timed2        ; 6       ;
; UART_TEST:inst1|timed         ; 6       ;
; UART_TEST:inst|\sen:count[1]  ; 5       ;
; UART_TEST:inst|\sen:count[0]  ; 5       ;
; UART_TEST:inst1|\cdiv:cnt[0]  ; 5       ;
; UART_TEST:inst|\cdiv:cnt[0]   ; 5       ;
; UART_TEST:inst1|\sen:count[1] ; 5       ;
; UART_TEST:inst1|\sen:count[0] ; 5       ;
; UART_TEST:inst1|\rec:count[1] ; 5       ;
; UART_TEST:inst1|\rec:count[0] ; 5       ;
; UART_TEST:inst|\rec:count[1]  ; 5       ;
; UART_TEST:inst|\rec:count[0]  ; 5       ;
; UART_TEST:inst|timed          ; 5       ;
; UART_TEST:inst|nx_s.s1        ; 5       ;
; we2~input                     ; 4       ;
; clk~input                     ; 4       ;
; UART_TEST:inst|\sen:count[2]  ; 4       ;
; UART_TEST:inst1|Equal0~0      ; 4       ;
; UART_TEST:inst1|\cdiv:cnt[1]  ; 4       ;
; UART_TEST:inst1|\cdiv:cnt[3]  ; 4       ;
; UART_TEST:inst|timed2         ; 4       ;
; UART_TEST:inst|Equal0~0       ; 4       ;
; UART_TEST:inst|\cdiv:cnt[1]   ; 4       ;
; UART_TEST:inst|\cdiv:cnt[3]   ; 4       ;
; UART_TEST:inst1|\sen:count[2] ; 4       ;
; UART_TEST:inst1|\rec:count[2] ; 4       ;
; UART_TEST:inst|\rec:count[2]  ; 4       ;
; UART_TEST:inst1|nx_s.s0       ; 4       ;
; we1~input                     ; 3       ;
; UART_TEST:inst1|dat[1]~latch  ; 3       ;
; UART_TEST:inst|dat[1]~latch   ; 3       ;
; UART_TEST:inst1|dat[2]~latch  ; 3       ;
; UART_TEST:inst|dat[2]~latch   ; 3       ;
; UART_TEST:inst1|dat[3]~latch  ; 3       ;
; UART_TEST:inst|dat[3]~latch   ; 3       ;
; UART_TEST:inst1|dat[4]~latch  ; 3       ;
; UART_TEST:inst|dat[4]~latch   ; 3       ;
+-------------------------------+---------+


+-----------------------------------------------------+
; Interconnect Usage Summary                          ;
+----------------------------+------------------------+
; Interconnect Resource Type ; Usage                  ;
+----------------------------+------------------------+
; Block interconnects        ; 197 / 32,401 ( < 1 % ) ;
; C16 interconnects          ; 20 / 1,326 ( 2 % )     ;
; C4 interconnects           ; 123 / 21,816 ( < 1 % ) ;
; Direct links               ; 52 / 32,401 ( < 1 % )  ;
; Global clocks              ; 7 / 10 ( 70 % )        ;
; Local interconnects        ; 95 / 10,320 ( < 1 % )  ;
; R24 interconnects          ; 16 / 1,289 ( 1 % )     ;
; R4 interconnects           ; 92 / 28,186 ( < 1 % )  ;
+----------------------------+------------------------+


+---------------------------------------------------------------------------+
; LAB Logic Elements                                                        ;
+--------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 7.25) ; Number of LABs  (Total = 20) ;
+--------------------------------------------+------------------------------+
; 1                                          ; 5                            ;
; 2                                          ; 2                            ;
; 3                                          ; 2                            ;
; 4                                          ; 0                            ;
; 5                                          ; 0                            ;
; 6                                          ; 2                            ;
; 7                                          ; 2                            ;
; 8                                          ; 1                            ;
; 9                                          ; 0                            ;
; 10                                         ; 0                            ;
; 11                                         ; 0                            ;
; 12                                         ; 0                            ;
; 13                                         ; 0                            ;
; 14                                         ; 0                            ;
; 15                                         ; 0                            ;
; 16                                         ; 6                            ;
+--------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 1.80) ; Number of LABs  (Total = 20) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 13                           ;
; 1 Clock                            ; 15                           ;
; 1 Clock enable                     ; 3                            ;
; 2 Clocks                           ; 5                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 11.60) ; Number of LABs  (Total = 20) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 5                            ;
; 3                                            ; 1                            ;
; 4                                            ; 1                            ;
; 5                                            ; 2                            ;
; 6                                            ; 0                            ;
; 7                                            ; 0                            ;
; 8                                            ; 0                            ;
; 9                                            ; 0                            ;
; 10                                           ; 1                            ;
; 11                                           ; 2                            ;
; 12                                           ; 0                            ;
; 13                                           ; 0                            ;
; 14                                           ; 2                            ;
; 15                                           ; 0                            ;
; 16                                           ; 0                            ;
; 17                                           ; 0                            ;
; 18                                           ; 0                            ;
; 19                                           ; 0                            ;
; 20                                           ; 0                            ;
; 21                                           ; 1                            ;
; 22                                           ; 1                            ;
; 23                                           ; 1                            ;
; 24                                           ; 0                            ;
; 25                                           ; 0                            ;
; 26                                           ; 2                            ;
; 27                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 4.15) ; Number of LABs  (Total = 20) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 9                            ;
; 2                                               ; 3                            ;
; 3                                               ; 1                            ;
; 4                                               ; 0                            ;
; 5                                               ; 1                            ;
; 6                                               ; 0                            ;
; 7                                               ; 2                            ;
; 8                                               ; 1                            ;
; 9                                               ; 1                            ;
; 10                                              ; 0                            ;
; 11                                              ; 0                            ;
; 12                                              ; 0                            ;
; 13                                              ; 1                            ;
; 14                                              ; 0                            ;
; 15                                              ; 0                            ;
; 16                                              ; 1                            ;
+-------------------------------------------------+------------------------------+


+----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                        ;
+---------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 6.95) ; Number of LABs  (Total = 20) ;
+---------------------------------------------+------------------------------+
; 0                                           ; 0                            ;
; 1                                           ; 0                            ;
; 2                                           ; 2                            ;
; 3                                           ; 2                            ;
; 4                                           ; 6                            ;
; 5                                           ; 2                            ;
; 6                                           ; 3                            ;
; 7                                           ; 0                            ;
; 8                                           ; 0                            ;
; 9                                           ; 0                            ;
; 10                                          ; 0                            ;
; 11                                          ; 1                            ;
; 12                                          ; 1                            ;
; 13                                          ; 0                            ;
; 14                                          ; 0                            ;
; 15                                          ; 1                            ;
; 16                                          ; 0                            ;
; 17                                          ; 1                            ;
; 18                                          ; 0                            ;
; 19                                          ; 0                            ;
; 20                                          ; 0                            ;
; 21                                          ; 0                            ;
; 22                                          ; 1                            ;
+---------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 0            ; 0            ; 0            ; 0            ; 0            ; 39        ; 0            ; 0            ; 39        ; 39        ; 0            ; 20           ; 0            ; 0            ; 19           ; 0            ; 20           ; 19           ; 0            ; 0            ; 0            ; 20           ; 0            ; 0            ; 0            ; 0            ; 0            ; 39        ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 39           ; 39           ; 39           ; 39           ; 39           ; 0         ; 39           ; 39           ; 0         ; 0         ; 39           ; 19           ; 39           ; 39           ; 20           ; 39           ; 19           ; 20           ; 39           ; 39           ; 39           ; 19           ; 39           ; 39           ; 39           ; 39           ; 39           ; 0         ; 39           ; 39           ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; re1                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; finish1            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; re2                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; finish2            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dat_out1[7]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dat_out1[6]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dat_out1[5]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dat_out1[4]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dat_out1[3]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dat_out1[2]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dat_out1[1]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dat_out1[0]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dat_out2[7]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dat_out2[6]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dat_out2[5]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dat_out2[4]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dat_out2[3]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dat_out2[2]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dat_out2[1]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dat_out2[0]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; we2                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; we1                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dat_in1[7]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dat_in2[7]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dat_in1[6]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dat_in2[6]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dat_in1[5]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dat_in2[5]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dat_in1[4]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dat_in2[4]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dat_in1[3]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dat_in2[3]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dat_in1[2]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dat_in2[2]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dat_in1[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dat_in2[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dat_in1[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dat_in2[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+----------------------------------------------+--------------------------+
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Configuration scheme                         ; Active Serial            ;
; Error detection CRC                          ; Off                      ;
; Enable Open Drain on CRC Error pin           ; Off                      ;
; Configuration Voltage Level                  ; Auto                     ;
; Force Configuration Voltage Level            ; Off                      ;
; nCEO                                         ; As output driving ground ;
; Data[0]                                      ; As input tri-stated      ;
; Data[1]/ASDO                                 ; As input tri-stated      ;
; Data[7..2]                                   ; Unreserved               ;
; FLASH_nCE/nCSO                               ; As input tri-stated      ;
; Other Active Parallel pins                   ; Unreserved               ;
; DCLK                                         ; As output driving ground ;
; Base pin-out file on sameframe device        ; Off                      ;
+----------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing                                                                                                                  ;
+-------------------------------------------------------------------------------+----------------------------------------------------+-------------------+
; Source Clock(s)                                                               ; Destination Clock(s)                               ; Delay Added in ns ;
+-------------------------------------------------------------------------------+----------------------------------------------------+-------------------+
; I/O,UART_TEST:inst1|clk_out,clk,UART_TEST:inst|start2                         ; UART_TEST:inst1|clk_out,clk                        ; 1.77506           ;
; I/O,UART_TEST:inst|clk_out,UART_TEST:inst1|clk_out,clk,UART_TEST:inst1|start2 ; UART_TEST:inst|clk_out,UART_TEST:inst1|clk_out,clk ; 2.21654           ;
; UART_TEST:inst|clk_out,UART_TEST:inst1|clk_out,clk                            ; clk                                                ; 2.35988           ;
; UART_TEST:inst|start2                                                         ; UART_TEST:inst1|clk_out,clk                        ; 3.30335           ;
+-------------------------------------------------------------------------------+----------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+----------------------------+
; Advanced Data - General    ;
+--------------------+-------+
; Name               ; Value ;
+--------------------+-------+
; Status Code        ; 0     ;
; Desired User Slack ; 0     ;
; Fit Attempts       ; 1     ;
+--------------------+-------+


+-------------------------------------------------------------------------------------+
; Advanced Data - Placement Preparation                                               ;
+------------------------------------------------------------------+------------------+
; Name                                                             ; Value            ;
+------------------------------------------------------------------+------------------+
; Auto Fit Point 1 - Fit Attempt 1                                 ; ff               ;
; Mid Wire Use - Fit Attempt 1                                     ; 1                ;
; Mid Slack - Fit Attempt 1                                        ; -5873            ;
; Internal Atom Count - Fit Attempt 1                              ; 217              ;
; LE/ALM Count - Fit Attempt 1                                     ; 146              ;
; LAB Count - Fit Attempt 1                                        ; 21               ;
; Outputs per Lab - Fit Attempt 1                                  ; 4.000            ;
; Inputs per LAB - Fit Attempt 1                                   ; 5.333            ;
; Global Inputs per LAB - Fit Attempt 1                            ; 1.619            ;
; LAB Constraint 'non-global clock + sync load' - Fit Attempt 1    ; 0:17;1:4         ;
; LAB Constraint 'non-global controls' - Fit Attempt 1             ; 0:11;1:7;2:3     ;
; LAB Constraint 'non-global + aclr' - Fit Attempt 1               ; 0:1;1:15;2:5     ;
; LAB Constraint 'global non-clock non-aclr' - Fit Attempt 1       ; 0:16;1:5         ;
; LAB Constraint 'global controls' - Fit Attempt 1                 ; 0:2;1:4;2:10;3:5 ;
; LAB Constraint 'deterministic LABSMUXA/LABXMUXB' - Fit Attempt 1 ; 0:11;1:7;2:3     ;
; LAB Constraint 'deterministic LABSMUXC/LABXMUXD' - Fit Attempt 1 ; 0:13;1:8         ;
; LAB Constraint 'clock / ce pair constraint' - Fit Attempt 1      ; 0:1;1:14;2:6     ;
; LAB Constraint 'aclr constraint' - Fit Attempt 1                 ; 0:1;1:15;2:5     ;
; LAB Constraint 'true sload_sclear pair' - Fit Attempt 1          ; 0:19;1:2         ;
; LAB Constraint 'constant sload_sclear pair' - Fit Attempt 1      ; 0:21             ;
; LAB Constraint 'has placement constraint' - Fit Attempt 1        ; 0:21             ;
; LAB Constraint 'group hierarchy constraint' - Fit Attempt 1      ; 0:1;1:18;2:2     ;
; LEs in Chains - Fit Attempt 1                                    ; 0                ;
; LEs in Long Chains - Fit Attempt 1                               ; 0                ;
; LABs with Chains - Fit Attempt 1                                 ; 0                ;
; LABs with Multiple Chains - Fit Attempt 1                        ; 0                ;
; Time - Fit Attempt 1                                             ; 0                ;
; Time in tsm_tan.dll - Fit Attempt 1                              ; 0.016            ;
+------------------------------------------------------------------+------------------+


+---------------------------------------------+
; Advanced Data - Placement                   ;
+-------------------------------------+-------+
; Name                                ; Value ;
+-------------------------------------+-------+
; Auto Fit Point 2 - Fit Attempt 1    ; ff    ;
; Early Wire Use - Fit Attempt 1      ; 0     ;
; Early Slack - Fit Attempt 1         ; -7083 ;
; Auto Fit Point 4 - Fit Attempt 1    ; f     ;
; Auto Fit Point 4 - Fit Attempt 1    ; f     ;
; Auto Fit Point 5 - Fit Attempt 1    ; ff    ;
; Mid Wire Use - Fit Attempt 1        ; 1     ;
; Mid Slack - Fit Attempt 1           ; -4520 ;
; Auto Fit Point 6 - Fit Attempt 1    ; ff    ;
; Auto Fit Point 6 - Fit Attempt 1    ; ff    ;
; Auto Fit Point 6 - Fit Attempt 1    ; ff    ;
; Auto Fit Point 4 - Fit Attempt 1    ; f     ;
; Auto Fit Point 4 - Fit Attempt 1    ; f     ;
; Auto Fit Point 4 - Fit Attempt 1    ; f     ;
; Auto Fit Point 4 - Fit Attempt 1    ; f     ;
; Auto Fit Point 4 - Fit Attempt 1    ; f     ;
; Auto Fit Point 4 - Fit Attempt 1    ; f     ;
; Auto Fit Point 4 - Fit Attempt 1    ; f     ;
; Auto Fit Point 4 - Fit Attempt 1    ; f     ;
; Auto Fit Point 4 - Fit Attempt 1    ; f     ;
; Auto Fit Point 4 - Fit Attempt 1    ; f     ;
; Auto Fit Point 4 - Fit Attempt 1    ; f     ;
; Auto Fit Point 4 - Fit Attempt 1    ; f     ;
; Auto Fit Point 4 - Fit Attempt 1    ; f     ;
; Auto Fit Point 4 - Fit Attempt 1    ; f     ;
; Auto Fit Point 4 - Fit Attempt 1    ; f     ;
; Auto Fit Point 5 - Fit Attempt 1    ; ff    ;
; Mid Wire Use - Fit Attempt 1        ; 1     ;
; Mid Slack - Fit Attempt 1           ; -3197 ;
; Auto Fit Point 6 - Fit Attempt 1    ; ff    ;
; Auto Fit Point 6 - Fit Attempt 1    ; ff    ;
; Auto Fit Point 6 - Fit Attempt 1    ; ff    ;
; Late Wire Use - Fit Attempt 1       ; 1     ;
; Late Slack - Fit Attempt 1          ; -3197 ;
; Peak Regional Wire - Fit Attempt 1  ; 0.000 ;
; Auto Fit Point 7 - Fit Attempt 1    ; ff    ;
; Time - Fit Attempt 1                ; 1     ;
; Time in tsm_tan.dll - Fit Attempt 1 ; 0.031 ;
+-------------------------------------+-------+


+---------------------------------------------------+
; Advanced Data - Routing                           ;
+-------------------------------------+-------------+
; Name                                ; Value       ;
+-------------------------------------+-------------+
; Auto Fit Point 8 - Fit Attempt 1    ; f0          ;
; Early Slack - Fit Attempt 1         ; -2748       ;
; Early Wire Use - Fit Attempt 1      ; 1           ;
; Peak Regional Wire - Fit Attempt 1  ; 1           ;
; Mid Slack - Fit Attempt 1           ; -3558       ;
; Late Slack - Fit Attempt 1          ; -2147483648 ;
; Late Wire Use - Fit Attempt 1       ; 1           ;
; Time - Fit Attempt 1                ; 1           ;
; Time in tsm_tan.dll - Fit Attempt 1 ; 0.172       ;
+-------------------------------------+-------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Fri Jan 03 22:03:14 2014
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off UART_TEST -c UART_TEST
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Selected device EP3C10E144C8 for design "UART_TEST"
Info: Core supply voltage is 1.2V
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info: Device EP3C5E144C8 is compatible
    Info: Device EP3C16E144C8 is compatible
    Info: Device EP3C25E144C8 is compatible
Info: Fitter converted 5 user pins into dedicated programming pins
    Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6
    Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8
    Info: Pin ~ALTERA_DCLK~ is reserved at location 12
    Info: Pin ~ALTERA_DATA0~ is reserved at location 13
    Info: Pin ~ALTERA_nCEO~ is reserved at location 101
Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Warning: No exact pin location assignment(s) for 39 pins of 39 total pins
    Info: Pin re1 not assigned to an exact location on the device
    Info: Pin finish1 not assigned to an exact location on the device
    Info: Pin re2 not assigned to an exact location on the device
    Info: Pin finish2 not assigned to an exact location on the device
    Info: Pin dat_out1[7] not assigned to an exact location on the device
    Info: Pin dat_out1[6] not assigned to an exact location on the device
    Info: Pin dat_out1[5] not assigned to an exact location on the device
    Info: Pin dat_out1[4] not assigned to an exact location on the device
    Info: Pin dat_out1[3] not assigned to an exact location on the device
    Info: Pin dat_out1[2] not assigned to an exact location on the device
    Info: Pin dat_out1[1] not assigned to an exact location on the device
    Info: Pin dat_out1[0] not assigned to an exact location on the device
    Info: Pin dat_out2[7] not assigned to an exact location on the device
    Info: Pin dat_out2[6] not assigned to an exact location on the device
    Info: Pin dat_out2[5] not assigned to an exact location on the device
    Info: Pin dat_out2[4] not assigned to an exact location on the device
    Info: Pin dat_out2[3] not assigned to an exact location on the device
    Info: Pin dat_out2[2] not assigned to an exact location on the device
    Info: Pin dat_out2[1] not assigned to an exact location on the device
    Info: Pin dat_out2[0] not assigned to an exact location on the device
    Info: Pin clk not assigned to an exact location on the device
    Info: Pin we2 not assigned to an exact location on the device
    Info: Pin we1 not assigned to an exact location on the device
    Info: Pin dat_in1[7] not assigned to an exact location on the device
    Info: Pin dat_in2[7] not assigned to an exact location on the device
    Info: Pin dat_in1[6] not assigned to an exact location on the device
    Info: Pin dat_in2[6] not assigned to an exact location on the device
    Info: Pin dat_in1[5] not assigned to an exact location on the device
    Info: Pin dat_in2[5] not assigned to an exact location on the device
    Info: Pin dat_in1[4] not assigned to an exact location on the device
    Info: Pin dat_in2[4] not assigned to an exact location on the device
    Info: Pin dat_in1[3] not assigned to an exact location on the device
    Info: Pin dat_in2[3] not assigned to an exact location on the device
    Info: Pin dat_in1[2] not assigned to an exact location on the device
    Info: Pin dat_in2[2] not assigned to an exact location on the device
    Info: Pin dat_in1[1] not assigned to an exact location on the device
    Info: Pin dat_in2[1] not assigned to an exact location on the device
    Info: Pin dat_in1[0] not assigned to an exact location on the device
    Info: Pin dat_in2[0] not assigned to an exact location on the device
Info: Fitter is using the TimeQuest Timing Analyzer
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "inst1|dat[8]~latch|combout" is a latch
    Warning: Node "inst|dat[8]~latch|combout" is a latch
    Warning: Node "inst1|dat[7]~latch|combout" is a latch
    Warning: Node "inst|dat[7]~latch|combout" is a latch
    Warning: Node "inst1|dat[6]~latch|combout" is a latch
    Warning: Node "inst|dat[6]~latch|combout" is a latch
    Warning: Node "inst1|dat[5]~latch|combout" is a latch
    Warning: Node "inst|dat[5]~latch|combout" is a latch
    Warning: Node "inst1|dat[4]~latch|combout" is a latch
    Warning: Node "inst|dat[4]~latch|combout" is a latch
    Warning: Node "inst1|dat[3]~latch|combout" is a latch
    Warning: Node "inst|dat[3]~latch|combout" is a latch
    Warning: Node "inst1|dat[2]~latch|combout" is a latch
    Warning: Node "inst|dat[2]~latch|combout" is a latch
    Warning: Node "inst1|dat[1]~latch|combout" is a latch
    Warning: Node "inst|dat[1]~latch|combout" is a latch
Critical Warning: Synopsys Design Constraints File file not found: 'UART_TEST.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained base clocks found in the design.
Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning: From clk (Rise) to clk (Rise) (setup and hold)
    Critical Warning: From UART_TEST:inst|clk_out (Rise) to clk (Rise) (setup and hold)
    Critical Warning: From UART_TEST:inst|clk_out (Fall) to clk (Rise) (setup and hold)
    Critical Warning: From UART_TEST:inst1|clk_out (Rise) to clk (Rise) (setup and hold)
    Critical Warning: From UART_TEST:inst1|clk_out (Fall) to clk (Rise) (setup and hold)
    Critical Warning: From UART_TEST:inst1|start2 (Rise) to clk (Rise) (setup and hold)
    Critical Warning: From UART_TEST:inst1|start2 (Fall) to clk (Rise) (setup and hold)
    Critical Warning: From UART_TEST:inst|start2 (Rise) to clk (Rise) (setup and hold)
    Critical Warning: From UART_TEST:inst|start2 (Fall) to clk (Rise) (setup and hold)
    Critical Warning: From clk (Rise) to UART_TEST:inst|clk_out (Rise) (setup and hold)
    Critical Warning: From UART_TEST:inst|clk_out (Rise) to UART_TEST:inst|clk_out (Rise) (setup and hold)
    Critical Warning: From UART_TEST:inst|clk_out (Fall) to UART_TEST:inst|clk_out (Rise) (setup and hold)
    Critical Warning: From UART_TEST:inst1|start2 (Rise) to UART_TEST:inst|clk_out (Rise) (setup and hold)
    Critical Warning: From UART_TEST:inst1|start2 (Fall) to UART_TEST:inst|clk_out (Rise) (setup and hold)
    Critical Warning: From clk (Rise) to UART_TEST:inst|clk_out (Fall) (setup and hold)
    Critical Warning: From UART_TEST:inst|clk_out (Rise) to UART_TEST:inst|clk_out (Fall) (setup and hold)
    Critical Warning: From UART_TEST:inst|clk_out (Fall) to UART_TEST:inst|clk_out (Fall) (setup and hold)
    Critical Warning: From UART_TEST:inst1|clk_out (Rise) to UART_TEST:inst|clk_out (Fall) (setup and hold)
    Critical Warning: From UART_TEST:inst1|clk_out (Fall) to UART_TEST:inst|clk_out (Fall) (setup and hold)
    Critical Warning: From clk (Rise) to UART_TEST:inst1|clk_out (Rise) (setup and hold)
    Critical Warning: From UART_TEST:inst1|clk_out (Rise) to UART_TEST:inst1|clk_out (Rise) (setup and hold)
    Critical Warning: From UART_TEST:inst1|clk_out (Fall) to UART_TEST:inst1|clk_out (Rise) (setup and hold)
    Critical Warning: From UART_TEST:inst|start2 (Rise) to UART_TEST:inst1|clk_out (Rise) (setup and hold)
    Critical Warning: From UART_TEST:inst|start2 (Fall) to UART_TEST:inst1|clk_out (Rise) (setup and hold)
    Critical Warning: From clk (Rise) to UART_TEST:inst1|clk_out (Fall) (setup and hold)
    Critical Warning: From UART_TEST:inst|clk_out (Rise) to UART_TEST:inst1|clk_out (Fall) (setup and hold)
    Critical Warning: From UART_TEST:inst|clk_out (Fall) to UART_TEST:inst1|clk_out (Fall) (setup and hold)
    Critical Warning: From UART_TEST:inst1|clk_out (Rise) to UART_TEST:inst1|clk_out (Fall) (setup and hold)
    Critical Warning: From UART_TEST:inst1|clk_out (Fall) to UART_TEST:inst1|clk_out (Fall) (setup and hold)
    Critical Warning: From clk (Rise) to UART_TEST:inst1|start2 (Rise) (setup and hold)
    Critical Warning: From UART_TEST:inst|clk_out (Rise) to UART_TEST:inst1|start2 (Rise) (setup and hold)
    Critical Warning: From UART_TEST:inst|clk_out (Fall) to UART_TEST:inst1|start2 (Rise) (setup and hold)
    Critical Warning: From UART_TEST:inst1|clk_out (Rise) to UART_TEST:inst1|start2 (Rise) (setup and hold)
    Critical Warning: From UART_TEST:inst1|start2 (Rise) to UART_TEST:inst1|start2 (Rise) (setup and hold)
    Critical Warning: From UART_TEST:inst1|start2 (Fall) to UART_TEST:inst1|start2 (Rise) (setup and hold)
    Critical Warning: From clk (Rise) to UART_TEST:inst1|start2 (Fall) (setup and hold)
    Critical Warning: From UART_TEST:inst|clk_out (Rise) to UART_TEST:inst1|start2 (Fall) (setup and hold)
    Critical Warning: From UART_TEST:inst|clk_out (Fall) to UART_TEST:inst1|start2 (Fall) (setup and hold)
    Critical Warning: From UART_TEST:inst1|clk_out (Rise) to UART_TEST:inst1|start2 (Fall) (setup and hold)
    Critical Warning: From UART_TEST:inst1|start2 (Rise) to UART_TEST:inst1|start2 (Fall) (setup and hold)
    Critical Warning: From UART_TEST:inst1|start2 (Fall) to UART_TEST:inst1|start2 (Fall) (setup and hold)
    Critical Warning: From clk (Rise) to UART_TEST:inst|start2 (Rise) (setup and hold)
    Critical Warning: From UART_TEST:inst|clk_out (Rise) to UART_TEST:inst|start2 (Rise) (setup and hold)
    Critical Warning: From UART_TEST:inst1|clk_out (Rise) to UART_TEST:inst|start2 (Rise) (setup and hold)
    Critical Warning: From UART_TEST:inst1|clk_out (Fall) to UART_TEST:inst|start2 (Rise) (setup and hold)
    Critical Warning: From UART_TEST:inst|start2 (Rise) to UART_TEST:inst|start2 (Rise) (setup and hold)
    Critical Warning: From UART_TEST:inst|start2 (Fall) to UART_TEST:inst|start2 (Rise) (setup and hold)
    Critical Warning: From clk (Rise) to UART_TEST:inst|start2 (Fall) (setup and hold)
    Critical Warning: From UART_TEST:inst|clk_out (Rise) to UART_TEST:inst|start2 (Fall) (setup and hold)
    Critical Warning: From UART_TEST:inst1|clk_out (Rise) to UART_TEST:inst|start2 (Fall) (setup and hold)
    Critical Warning: From UART_TEST:inst1|clk_out (Fall) to UART_TEST:inst|start2 (Fall) (setup and hold)
    Critical Warning: From UART_TEST:inst|start2 (Rise) to UART_TEST:inst|start2 (Fall) (setup and hold)
    Critical Warning: From UART_TEST:inst|start2 (Fall) to UART_TEST:inst|start2 (Fall) (setup and hold)
Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info: Automatically promoted node clk~input (placed in PIN 22 (CLK0, DIFFCLK_0p))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node UART_TEST:inst|mode.send
        Info: Destination node UART_TEST:inst|mode.receive
        Info: Destination node UART_TEST:inst1|mode.send
        Info: Destination node UART_TEST:inst1|mode.receive
Info: Automatically promoted node UART_TEST:inst1|clk_out 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node UART_TEST:inst1|clk_out~0
        Info: Destination node UART_TEST:inst1|tx
Info: Automatically promoted node UART_TEST:inst|clk_out 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node UART_TEST:inst|tx
        Info: Destination node UART_TEST:inst|clk_out~0
Info: Automatically promoted node UART_TEST:inst1|tx 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node UART_TEST:inst|t
        Info: Destination node UART_TEST:inst|dat_o[0]
        Info: Destination node UART_TEST:inst|Selector8~0
        Info: Destination node UART_TEST:inst|Selector7~1
        Info: Destination node UART_TEST:inst|Selector2~0
        Info: Destination node UART_TEST:inst|mode.receive~5
        Info: Destination node UART_TEST:inst|Selector10~2
        Info: Destination node UART_TEST:inst|Selector5~1
Info: Automatically promoted node UART_TEST:inst|tx 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node UART_TEST:inst1|dat_o[0]
        Info: Destination node UART_TEST:inst1|Selector8~0
        Info: Destination node UART_TEST:inst1|Selector7~1
        Info: Destination node UART_TEST:inst1|Selector9~1
        Info: Destination node UART_TEST:inst1|Selector0~0
        Info: Destination node UART_TEST:inst1|Selector10~2
        Info: Destination node UART_TEST:inst1|t
        Info: Destination node UART_TEST:inst1|Selector5~1
        Info: Destination node UART_TEST:inst1|mode.receive~6
Info: Automatically promoted node UART_TEST:inst1|start2 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node UART_TEST:inst1|Selector5~0
        Info: Destination node UART_TEST:inst1|dat[8]~head_lut
        Info: Destination node UART_TEST:inst1|dat[7]~head_lut
        Info: Destination node UART_TEST:inst1|dat[6]~head_lut
        Info: Destination node UART_TEST:inst1|dat[5]~head_lut
        Info: Destination node UART_TEST:inst1|dat[4]~head_lut
        Info: Destination node UART_TEST:inst1|dat[3]~head_lut
        Info: Destination node UART_TEST:inst1|dat[2]~head_lut
        Info: Destination node UART_TEST:inst1|dat[1]~head_lut
Info: Automatically promoted node UART_TEST:inst|start2 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node UART_TEST:inst|dat[8]~head_lut
        Info: Destination node UART_TEST:inst|Selector5~0
        Info: Destination node UART_TEST:inst|dat[7]~head_lut
        Info: Destination node UART_TEST:inst|dat[6]~head_lut
        Info: Destination node UART_TEST:inst|dat[5]~head_lut
        Info: Destination node UART_TEST:inst|dat[4]~head_lut
        Info: Destination node UART_TEST:inst|dat[3]~head_lut
        Info: Destination node UART_TEST:inst|dat[2]~head_lut
        Info: Destination node UART_TEST:inst|dat[1]~head_lut
Info: Starting register packing
Info: Finished register packing
    Extra Info: No registers were packed into other blocks
Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info: Number of I/O pins in group: 38 (unused VREF, 2.5V VCCIO, 18 input, 20 output, 0 bidirectional)
        Info: I/O standards used: 2.5 V.
Info: I/O bank details before I/O pin placement
    Info: Statistics of I/O banks
        Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  8 pins available
        Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available
        Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available
        Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available
        Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available
        Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available
        Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available
        Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available
Info: Fitter preparation operations ending: elapsed time is 00:00:01
Info: Fitter placement preparation operations beginning
Info: Fitter placement preparation operations ending: elapsed time is 00:00:00
Info: Fitter placement operations beginning
Info: Fitter placement was successful
Info: Fitter placement operations ending: elapsed time is 00:00:01
Info: Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -2.597
    Info: -setup
    Info: -npaths 1
Info: Path #1: Setup slack is -2.597 (VIOLATED)
    Info: ===================================================================
    Info: From Node    : UART_TEST:inst1|mode.send
    Info: To Node      : UART_TEST:inst|mode.receive
    Info: Launch Clock : clk
    Info: Latch Clock  : clk
    Info: 
    Info: Data Arrival Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      0.000      0.000           launch edge time
    Info:      3.096      3.096  R        clock network delay
    Info:      3.357      0.261     uTco  UART_TEST:inst1|mode.send
    Info:      3.357      0.000 RR  CELL  inst1|mode.send|q
    Info:      3.970      0.613 RR    IC  inst1|tx~2|dataa
    Info:      4.441      0.471 RR  CELL  inst1|tx~2|combout
    Info:      4.365     -0.076 RR    IC  inst1|tx|dataa
    Info:      4.836      0.471 RR  CELL  inst1|tx|combout
    Info:      5.055      0.219 RR    IC  inst|mode.receive~5|dataa
    Info:      5.526      0.471 RR  CELL  inst|mode.receive~5|combout
    Info:      6.405      0.879 RR    IC  inst|mode.receive~6|datad
    Info:      6.582      0.177 RR  CELL  inst|mode.receive~6|combout
    Info:      6.582      0.000 RR    IC  inst|mode.receive|d
    Info:      6.681      0.099 RR  CELL  UART_TEST:inst|mode.receive
    Info: 
    Info: Data Required Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      1.000      1.000           latch edge time
    Info:      4.063      3.063  R        clock network delay
    Info:      4.084      0.021     uTsu  UART_TEST:inst|mode.receive
    Info: 
    Info: Data Arrival Time  :     6.681
    Info: Data Required Time :     4.084
    Info: Slack              :    -2.597 (VIOLATED)
    Info: ===================================================================
    Info: 
Info: Fitter routing operations beginning
Info: Average interconnect usage is 0% of the available device resources
    Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11
Info: Fitter routing operations ending: elapsed time is 00:00:01
Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info: Optimizations that may affect the design's routability were skipped
    Info: Optimizations that may affect the design's timing were skipped
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Following 1 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results
    Info: Pin finish1 has GND driving its datain port
Info: Generated suppressed messages file C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.fit.smsg
Info: Quartus II Fitter was successful. 0 errors, 75 warnings
    Info: Peak virtual memory: 316 megabytes
    Info: Processing ended: Fri Jan 03 22:03:26 2014
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:09


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.fit.smsg.


