

================================================================
== Vivado HLS Report for 'singlecycle_riscv'
================================================================
* Date:           Sun Feb 25 17:21:29 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        singlecylce_riscv
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.49|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   17|   17|   17|   17|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   15|   15|         1|          -|          -|    15|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    120|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       0|     21|
|Memory           |        0|      -|       3|      1|
|Multiplexer      |        -|      -|       -|     30|
|Register         |        -|      -|      25|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      28|    172|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+---+----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +-------------------------+----------------------+---------+-------+---+----+
    |singlecycle_riscvcud_U1  |singlecycle_riscvcud  |        0|      0|  0|  21|
    +-------------------------+----------------------+---------+-------+---+----+
    |Total                    |                      |        0|      0|  0|  21|
    +-------------------------+----------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    +------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |         Memory         |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |instSet_entryIndex_V_U  |singlecycle_riscvbkb  |        0|  3|   1|    15|    3|     1|           45|
    +------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total                   |                      |        0|  3|   1|    15|    3|     1|           45|
    +------------------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |gepindex1_fu_167_p2       |     +    |      0|  0|  15|           6|           8|
    |i_1_fu_105_p2             |     +    |      0|  0|  13|           4|           1|
    |mem_index_gep2_fu_121_p2  |     +    |      0|  0|  15|           6|           1|
    |mem_index_gep4_fu_127_p2  |     +    |      0|  0|  15|           7|           1|
    |mem_index_gep_fu_115_p2   |     +    |      0|  0|  15|           5|           1|
    |addrCmp2_fu_155_p2        |   icmp   |      0|  0|  11|           7|           5|
    |addrCmp3_fu_161_p2        |   icmp   |      0|  0|  11|           7|           6|
    |exitcond_fu_99_p2         |   icmp   |      0|  0|   9|           4|           2|
    |gepindex2_fu_173_p3       |  select  |      0|  0|   8|           1|           8|
    |gepindex3_fu_181_p3       |  select  |      0|  0|   8|           1|           8|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 120|          48|          41|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  21|          4|    1|          4|
    |i_reg_80   |   9|          2|    4|          8|
    +-----------+----+-----------+-----+-----------+
    |Total      |  30|          6|    5|         12|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+---+----+-----+-----------+
    |          Name          | FF| LUT| Bits| Const Bits|
    +------------------------+---+----+-----+-----------+
    |ap_CS_fsm               |  3|   0|    3|          0|
    |i_reg_80                |  4|   0|    4|          0|
    |pProgramCounter_entr_1  |  7|   0|    7|          0|
    |pProgramCounter_form_1  |  6|   0|    6|          0|
    |pProgramCounter_name_1  |  5|   0|    5|          0|
    +------------------------+---+----+-----+-----------+
    |Total                   | 25|   0|   25|          0|
    +------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-----------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | singlecycle_riscv | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | singlecycle_riscv | return value |
|ap_start               |  in |    1| ap_ctrl_hs | singlecycle_riscv | return value |
|ap_done                | out |    1| ap_ctrl_hs | singlecycle_riscv | return value |
|ap_idle                | out |    1| ap_ctrl_hs | singlecycle_riscv | return value |
|ap_ready               | out |    1| ap_ctrl_hs | singlecycle_riscv | return value |
|startingInst_V         |  in |   32|    ap_hs   |   startingInst_V  |    scalar    |
|startingInst_V_ap_vld  |  in |    1|    ap_hs   |   startingInst_V  |    scalar    |
|startingInst_V_ap_ack  | out |    1|    ap_hs   |   startingInst_V  |    scalar    |
|immediate_V            |  in |    6|    ap_hs   |    immediate_V    |    scalar    |
|immediate_V_ap_vld     |  in |    1|    ap_hs   |    immediate_V    |    scalar    |
|immediate_V_ap_ack     | out |    1|    ap_hs   |    immediate_V    |    scalar    |
+-----------------------+-----+-----+------------+-------------------+--------------+

