Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sat Sep 27 20:13:57 2025
| Host         : wang running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -warn_on_violation -file post_route_timing_summary.rpt
| Design       : z1top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3644)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (72)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3644)
---------------------------
 There are 48 register/latch pins with no clock driven by root clock pin: cpu/alu_register_q_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/alu_register_q_reg[10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/alu_register_q_reg[11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/alu_register_q_reg[12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/alu_register_q_reg[13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/alu_register_q_reg[14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/alu_register_q_reg[15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/alu_register_q_reg[16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/alu_register_q_reg[17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/alu_register_q_reg[18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/alu_register_q_reg[19]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: cpu/alu_register_q_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/alu_register_q_reg[20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/alu_register_q_reg[21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/alu_register_q_reg[22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/alu_register_q_reg[23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/alu_register_q_reg[24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/alu_register_q_reg[25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/alu_register_q_reg[26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/alu_register_q_reg[27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/alu_register_q_reg[28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/alu_register_q_reg[29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/alu_register_q_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/alu_register_q_reg[30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/alu_register_q_reg[31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/alu_register_q_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/alu_register_q_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/alu_register_q_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/alu_register_q_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/alu_register_q_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/alu_register_q_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/alu_register_q_reg[9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/instruction_decode_register_q_reg[10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/instruction_decode_register_q_reg[11]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: cpu/instruction_decode_register_q_reg[12]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: cpu/instruction_decode_register_q_reg[13]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu/instruction_decode_register_q_reg[14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/instruction_decode_register_q_reg[15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/instruction_decode_register_q_reg[16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/instruction_decode_register_q_reg[17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/instruction_decode_register_q_reg[18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/instruction_decode_register_q_reg[19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/instruction_decode_register_q_reg[20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/instruction_decode_register_q_reg[21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/instruction_decode_register_q_reg[22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/instruction_decode_register_q_reg[23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/instruction_decode_register_q_reg[24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/instruction_decode_register_q_reg[25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/instruction_decode_register_q_reg[26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/instruction_decode_register_q_reg[27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/instruction_decode_register_q_reg[28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/instruction_decode_register_q_reg[29]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: cpu/instruction_decode_register_q_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/instruction_decode_register_q_reg[30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/instruction_decode_register_q_reg[31]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: cpu/instruction_decode_register_q_reg[3]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: cpu/instruction_decode_register_q_reg[4]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: cpu/instruction_decode_register_q_reg[5]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: cpu/instruction_decode_register_q_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/instruction_decode_register_q_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/instruction_decode_register_q_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/instruction_decode_register_q_reg[9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/instruction_execute_register_q_reg[10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/instruction_execute_register_q_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/instruction_execute_register_q_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/instruction_execute_register_q_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/instruction_execute_register_q_reg[14]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: cpu/instruction_execute_register_q_reg[2]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: cpu/instruction_execute_register_q_reg[3]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: cpu/instruction_execute_register_q_reg[4]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: cpu/instruction_execute_register_q_reg[5]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: cpu/instruction_execute_register_q_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/instruction_execute_register_q_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/instruction_execute_register_q_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/instruction_execute_register_q_reg[9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/ldx/ldx_out_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/ldx/ldx_out_reg[10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/ldx/ldx_out_reg[11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/ldx/ldx_out_reg[12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/ldx/ldx_out_reg[13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/ldx/ldx_out_reg[14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/ldx/ldx_out_reg[15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/ldx/ldx_out_reg[16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/ldx/ldx_out_reg[17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/ldx/ldx_out_reg[18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/ldx/ldx_out_reg[19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/ldx/ldx_out_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/ldx/ldx_out_reg[20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/ldx/ldx_out_reg[21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/ldx/ldx_out_reg[22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/ldx/ldx_out_reg[23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/ldx/ldx_out_reg[24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/ldx/ldx_out_reg[25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/ldx/ldx_out_reg[26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/ldx/ldx_out_reg[27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/ldx/ldx_out_reg[28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/ldx/ldx_out_reg[29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/ldx/ldx_out_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/ldx/ldx_out_reg[30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/ldx/ldx_out_reg[31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/ldx/ldx_out_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/ldx/ldx_out_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/ldx/ldx_out_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/ldx/ldx_out_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/ldx/ldx_out_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/ldx/ldx_out_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/ldx/ldx_out_reg[9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/pc_decode_register_q_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/pc_decode_register_q_reg[10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/pc_decode_register_q_reg[11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/pc_decode_register_q_reg[12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/pc_decode_register_q_reg[13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/pc_decode_register_q_reg[14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/pc_decode_register_q_reg[15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/pc_decode_register_q_reg[16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/pc_decode_register_q_reg[17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/pc_decode_register_q_reg[18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/pc_decode_register_q_reg[19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/pc_decode_register_q_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/pc_decode_register_q_reg[20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/pc_decode_register_q_reg[21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/pc_decode_register_q_reg[22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/pc_decode_register_q_reg[23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/pc_decode_register_q_reg[24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/pc_decode_register_q_reg[25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/pc_decode_register_q_reg[26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/pc_decode_register_q_reg[27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/pc_decode_register_q_reg[28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/pc_decode_register_q_reg[29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/pc_decode_register_q_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/pc_decode_register_q_reg[30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/pc_decode_register_q_reg[31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/pc_decode_register_q_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/pc_decode_register_q_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/pc_decode_register_q_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/pc_decode_register_q_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/pc_decode_register_q_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/pc_decode_register_q_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/pc_decode_register_q_reg[9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/rs1_register_q_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/rs1_register_q_reg[10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/rs1_register_q_reg[11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/rs1_register_q_reg[12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/rs1_register_q_reg[13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/rs1_register_q_reg[14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/rs1_register_q_reg[15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/rs1_register_q_reg[16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/rs1_register_q_reg[17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/rs1_register_q_reg[18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/rs1_register_q_reg[19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/rs1_register_q_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/rs1_register_q_reg[20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/rs1_register_q_reg[21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/rs1_register_q_reg[22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/rs1_register_q_reg[23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/rs1_register_q_reg[24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/rs1_register_q_reg[25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/rs1_register_q_reg[26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/rs1_register_q_reg[27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/rs1_register_q_reg[28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/rs1_register_q_reg[29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/rs1_register_q_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/rs1_register_q_reg[30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/rs1_register_q_reg[31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/rs1_register_q_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/rs1_register_q_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/rs1_register_q_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/rs1_register_q_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/rs1_register_q_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/rs1_register_q_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/rs1_register_q_reg[9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/rs2_register_q_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/rs2_register_q_reg[10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/rs2_register_q_reg[11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/rs2_register_q_reg[12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/rs2_register_q_reg[13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/rs2_register_q_reg[14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/rs2_register_q_reg[15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/rs2_register_q_reg[16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/rs2_register_q_reg[17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/rs2_register_q_reg[18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/rs2_register_q_reg[19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/rs2_register_q_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/rs2_register_q_reg[20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/rs2_register_q_reg[21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/rs2_register_q_reg[22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/rs2_register_q_reg[23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/rs2_register_q_reg[24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/rs2_register_q_reg[25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/rs2_register_q_reg[26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/rs2_register_q_reg[27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/rs2_register_q_reg[28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/rs2_register_q_reg[29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/rs2_register_q_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/rs2_register_q_reg[30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/rs2_register_q_reg[31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/rs2_register_q_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/rs2_register_q_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/rs2_register_q_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/rs2_register_q_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/rs2_register_q_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/rs2_register_q_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/rs2_register_q_reg[9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/x_cu/alu_sel_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/x_cu/alu_sel_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/x_cu/alu_sel_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/x_cu/alu_sel_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/x_cu/b_sel_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (72)
-------------------------------------------------
 There are 72 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.187        0.000                      0                 3382        0.111        0.000                      0                 3382        2.000        0.000                       0                  1429  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
CLK_125MHZ_FPGA       {0.000 4.000}        8.000           125.000         
  cpu_clk_int         {0.000 10.000}       20.000          50.000          
  cpu_clk_pll_fb_out  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_125MHZ_FPGA                                                                                                                                                         2.000        0.000                       0                     1  
  cpu_clk_int               5.187        0.000                      0                 3382        0.111        0.000                      0                 3382        9.500        0.000                       0                  1425  
  cpu_clk_pll_fb_out                                                                                                                                                   12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_125MHZ_FPGA
  To Clock:  CLK_125MHZ_FPGA

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_125MHZ_FPGA
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK_125MHZ_FPGA }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  clk_gen/plle2_cpu_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  clk_gen/plle2_cpu_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  clk_gen/plle2_cpu_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  clk_gen/plle2_cpu_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_int
  To Clock:  cpu_clk_int

Setup :            0  Failing Endpoints,  Worst Slack        5.187ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.187ns  (required time - arrival time)
  Source:                 cpu/instruction_execute_register_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_int  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/cycle_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by cpu_clk_int  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_int rise@20.000ns - cpu_clk_int rise@0.000ns)
  Data Path Delay:        14.014ns  (logic 2.648ns (18.896%)  route 11.366ns (81.104%))
  Logic Levels:           11  (LUT3=1 LUT4=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.237ns = ( 22.237 - 20.000 ) 
    Source Clock Delay      (SCD):    2.468ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.757    clk_gen/clk_125mhz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.306    -1.549 r  clk_gen/plle2_cpu_inst/CLKOUT0
                         net (fo=1, routed)           2.200     0.651    clk_gen/cpu_clk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.752 r  clk_gen/cpu_clk_buf/O
                         net (fo=1423, routed)        1.716     2.468    cpu/cpu_clk
    SLICE_X74Y26         FDRE                                         r  cpu/instruction_execute_register_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y26         FDRE (Prop_fdre_C_Q)         0.419     2.887 r  cpu/instruction_execute_register_q_reg[7]/Q
                         net (fo=37, routed)          1.576     4.462    cpu/x_cu/mem_reg_0_0_i_70__0[5]
    SLICE_X79Y25         LUT5 (Prop_lut5_I2_O)        0.327     4.789 f  cpu/x_cu/mem_reg_0_0_i_68__0/O
                         net (fo=5, routed)           0.775     5.565    cpu/x_cu/instruction_execute_register_q_reg[11]
    SLICE_X73Y25         LUT6 (Prop_lut6_I3_O)        0.326     5.891 r  cpu/x_cu/mem_reg_0_0_i_315/O
                         net (fo=32, routed)          0.871     6.762    cpu/rs1_mux2/rs1_mux2_sel[0]
    SLICE_X75Y32         LUT5 (Prop_lut5_I3_O)        0.124     6.886 f  cpu/rs1_mux2/br_taken_reg_i_38/O
                         net (fo=6, routed)           0.724     7.610    cpu/a_mux/rs1_mux2_out[24]
    SLICE_X73Y32         LUT5 (Prop_lut5_I2_O)        0.124     7.734 f  cpu/a_mux/alu_register_q[24]_i_12/O
                         net (fo=19, routed)          1.186     8.920    cpu/ldx/a_mux_out[24]
    SLICE_X66Y30         LUT6 (Prop_lut6_I0_O)        0.124     9.044 f  cpu/ldx/alu_register_q[22]_i_8/O
                         net (fo=9, routed)           1.086    10.130    cpu/ldx/alu_register_q[22]_i_8_n_1
    SLICE_X65Y23         LUT3 (Prop_lut3_I2_O)        0.152    10.282 f  cpu/ldx/mem_reg_0_0_i_186/O
                         net (fo=1, routed)           0.577    10.859    cpu/ldx/mem_reg_0_0_i_186_n_1
    SLICE_X65Y22         LUT6 (Prop_lut6_I2_O)        0.326    11.185 f  cpu/ldx/mem_reg_0_0_i_67/O
                         net (fo=2, routed)           0.846    12.031    cpu/ldx/mem_reg_0_0_i_67_n_1
    SLICE_X65Y22         LUT5 (Prop_lut5_I2_O)        0.152    12.183 f  cpu/ldx/mem_reg_0_0_i_11/O
                         net (fo=22, routed)          1.329    13.511    cpu/x_cu/bit_counter[2]_i_3__0_0[1]
    SLICE_X59Y30         LUT4 (Prop_lut4_I2_O)        0.326    13.837 f  cpu/x_cu/bit_counter[2]_i_7/O
                         net (fo=1, routed)           0.797    14.635    cpu/x_cu/bit_counter[2]_i_7_n_1
    SLICE_X59Y31         LUT6 (Prop_lut6_I2_O)        0.124    14.759 r  cpu/x_cu/bit_counter[2]_i_3__0/O
                         net (fo=6, routed)           0.582    15.340    cpu/x_cu/bit_counter[2]_i_10
    SLICE_X58Y30         LUT6 (Prop_lut6_I0_O)        0.124    15.464 r  cpu/x_cu/cycle_counter[0]_i_1/O
                         net (fo=64, routed)          1.017    16.481    cpu/cycle_counter
    SLICE_X50Y26         FDRE                                         r  cpu/cycle_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_int rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    20.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.561    clk_gen/clk_125mhz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.890    18.671 r  clk_gen/plle2_cpu_inst/CLKOUT0
                         net (fo=1, routed)           2.007    20.678    clk_gen/cpu_clk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.769 r  clk_gen/cpu_clk_buf/O
                         net (fo=1423, routed)        1.467    22.237    cpu/cpu_clk
    SLICE_X50Y26         FDRE                                         r  cpu/cycle_counter_reg[4]/C
                         clock pessimism              0.097    22.334    
                         clock uncertainty           -0.141    22.192    
    SLICE_X50Y26         FDRE (Setup_fdre_C_R)       -0.524    21.668    cpu/cycle_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         21.668    
                         arrival time                         -16.481    
  -------------------------------------------------------------------
                         slack                                  5.187    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 cpu/on_chip_uart/uatransmit/tx_shift_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_int  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/on_chip_uart/serial_out_reg_reg/D
                            (rising edge-triggered cell FDSE clocked by cpu_clk_int  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_int rise@0.000ns - cpu_clk_int rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.141ns (31.165%)  route 0.311ns (68.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.774ns
    Source Clock Delay      (SCD):    0.531ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.659    clk_gen/clk_125mhz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415    -0.756 r  clk_gen/plle2_cpu_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -0.044    clk_gen/cpu_clk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.018 r  clk_gen/cpu_clk_buf/O
                         net (fo=1423, routed)        0.550     0.531    cpu/on_chip_uart/uatransmit/cpu_clk
    SLICE_X47Y26         FDRE                                         r  cpu/on_chip_uart/uatransmit/tx_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.141     0.672 r  cpu/on_chip_uart/uatransmit/tx_shift_reg[0]/Q
                         net (fo=1, routed)           0.311     0.984    cpu/on_chip_uart/tx_shift[0]
    SLICE_X54Y27         FDSE                                         r  cpu/on_chip_uart/serial_out_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.887    clk_gen/clk_125mhz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.747    -0.860 r  clk_gen/plle2_cpu_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -0.092    clk_gen/cpu_clk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.063 r  clk_gen/cpu_clk_buf/O
                         net (fo=1423, routed)        0.837     0.774    cpu/on_chip_uart/cpu_clk
    SLICE_X54Y27         FDSE                                         r  cpu/on_chip_uart/serial_out_reg_reg/C
                         clock pessimism              0.040     0.814    
    SLICE_X54Y27         FDSE (Hold_fdse_C_D)         0.059     0.873    cpu/on_chip_uart/serial_out_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.873    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk_int
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_gen/plle2_cpu_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X3Y2     cpu/imem/mem_reg_0_0/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  clk_gen/plle2_cpu_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X88Y46    bp/button_debouncer/sample_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X88Y46    bp/button_debouncer/sample_cnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_pll_fb_out
  To Clock:  cpu_clk_pll_fb_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk_pll_fb_out
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_gen/plle2_cpu_inst/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  clk_gen/cpu_clk_f_buf/I
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y2  clk_gen/plle2_cpu_inst/CLKFBIN



