{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1737224128258 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737224128274 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 18 18:15:27 2025 " "Processing started: Sat Jan 18 18:15:27 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737224128274 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737224128274 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_Golden_Top -c DE10_LITE_Golden_Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_Golden_Top -c DE10_LITE_Golden_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737224128275 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1737224131247 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1737224131247 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "nios_setup_v2.qsys " "Elaborating Platform Designer system entity \"nios_setup_v2.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737224151776 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.01.18.18:16:01 Progress: Loading lab2/nios_setup_v2.qsys " "2025.01.18.18:16:01 Progress: Loading lab2/nios_setup_v2.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737224161214 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.01.18.18:16:03 Progress: Reading input file " "2025.01.18.18:16:03 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737224163392 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.01.18.18:16:03 Progress: Adding button \[altera_avalon_pio 18.1\] " "2025.01.18.18:16:03 Progress: Adding button \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737224163705 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.01.18.18:16:04 Progress: Parameterizing module button " "2025.01.18.18:16:04 Progress: Parameterizing module button" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737224164140 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.01.18.18:16:04 Progress: Adding clk \[clock_source 18.1\] " "2025.01.18.18:16:04 Progress: Adding clk \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737224164144 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.01.18.18:16:06 Progress: Parameterizing module clk " "2025.01.18.18:16:06 Progress: Parameterizing module clk" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737224166209 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.01.18.18:16:06 Progress: Adding cpu \[altera_nios2_gen2 18.1\] " "2025.01.18.18:16:06 Progress: Adding cpu \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737224166212 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.01.18.18:16:06 Progress: Parameterizing module cpu " "2025.01.18.18:16:06 Progress: Parameterizing module cpu" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737224166971 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.01.18.18:16:06 Progress: Adding hex0 \[altera_avalon_pio 18.1\] " "2025.01.18.18:16:06 Progress: Adding hex0 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737224166983 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.01.18.18:16:06 Progress: Parameterizing module hex0 " "2025.01.18.18:16:06 Progress: Parameterizing module hex0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737224166985 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.01.18.18:16:06 Progress: Adding hex1 \[altera_avalon_pio 18.1\] " "2025.01.18.18:16:06 Progress: Adding hex1 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737224166986 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.01.18.18:16:06 Progress: Parameterizing module hex1 " "2025.01.18.18:16:06 Progress: Parameterizing module hex1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737224166989 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.01.18.18:16:06 Progress: Adding hex2 \[altera_avalon_pio 18.1\] " "2025.01.18.18:16:06 Progress: Adding hex2 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737224166989 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.01.18.18:16:06 Progress: Parameterizing module hex2 " "2025.01.18.18:16:06 Progress: Parameterizing module hex2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737224166989 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.01.18.18:16:06 Progress: Adding hex3 \[altera_avalon_pio 18.1\] " "2025.01.18.18:16:06 Progress: Adding hex3 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737224166990 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.01.18.18:16:06 Progress: Parameterizing module hex3 " "2025.01.18.18:16:06 Progress: Parameterizing module hex3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737224166990 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.01.18.18:16:06 Progress: Adding hex4 \[altera_avalon_pio 18.1\] " "2025.01.18.18:16:06 Progress: Adding hex4 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737224166990 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.01.18.18:16:06 Progress: Parameterizing module hex4 " "2025.01.18.18:16:06 Progress: Parameterizing module hex4" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737224166990 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.01.18.18:16:06 Progress: Adding hex5 \[altera_avalon_pio 18.1\] " "2025.01.18.18:16:06 Progress: Adding hex5 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737224166991 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.01.18.18:16:06 Progress: Parameterizing module hex5 " "2025.01.18.18:16:06 Progress: Parameterizing module hex5" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737224167008 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.01.18.18:16:07 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\] " "2025.01.18.18:16:07 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737224167009 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.01.18.18:16:07 Progress: Parameterizing module jtag_uart " "2025.01.18.18:16:07 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737224167062 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.01.18.18:16:07 Progress: Adding led \[altera_avalon_pio 18.1\] " "2025.01.18.18:16:07 Progress: Adding led \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737224167063 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.01.18.18:16:07 Progress: Parameterizing module led " "2025.01.18.18:16:07 Progress: Parameterizing module led" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737224167072 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.01.18.18:16:07 Progress: Adding onchip_memory \[altera_avalon_onchip_memory2 18.1\] " "2025.01.18.18:16:07 Progress: Adding onchip_memory \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737224167073 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.01.18.18:16:07 Progress: Parameterizing module onchip_memory " "2025.01.18.18:16:07 Progress: Parameterizing module onchip_memory" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737224167144 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.01.18.18:16:07 Progress: Adding switch \[altera_avalon_pio 18.1\] " "2025.01.18.18:16:07 Progress: Adding switch \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737224167149 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.01.18.18:16:07 Progress: Parameterizing module switch " "2025.01.18.18:16:07 Progress: Parameterizing module switch" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737224167158 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.01.18.18:16:07 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.1\] " "2025.01.18.18:16:07 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737224167160 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.01.18.18:16:07 Progress: Parameterizing module sysid_qsys_0 " "2025.01.18.18:16:07 Progress: Parameterizing module sysid_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737224167966 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.01.18.18:16:07 Progress: Building connections " "2025.01.18.18:16:07 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737224167967 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.01.18.18:16:08 Progress: Parameterizing connections " "2025.01.18.18:16:08 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737224168057 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.01.18.18:16:08 Progress: Validating " "2025.01.18.18:16:08 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737224168060 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.01.18.18:16:10 Progress: Done reading input file " "2025.01.18.18:16:10 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737224170516 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_setup_v2.button: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Nios_setup_v2.button: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737224174193 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_setup_v2.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Nios_setup_v2.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737224174195 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_setup_v2.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Nios_setup_v2.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737224174195 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_setup_v2.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Nios_setup_v2.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737224174198 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_setup_v2.sysid_qsys_0: Time stamp will be automatically updated when this component is generated. " "Nios_setup_v2.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737224174198 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_setup_v2: Generating nios_setup_v2 \"nios_setup_v2\" for QUARTUS_SYNTH " "Nios_setup_v2: Generating nios_setup_v2 \"nios_setup_v2\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737224176328 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button: Starting RTL generation for module 'nios_setup_v2_button' " "Button: Starting RTL generation for module 'nios_setup_v2_button'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737224194637 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_setup_v2_button --dir=C:/Users/Parth/AppData/Local/Temp/alt0106_5326155011132089887.dir/0002_button_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Parth/AppData/Local/Temp/alt0106_5326155011132089887.dir/0002_button_gen//nios_setup_v2_button_component_configuration.pl  --do_build_sim=0  \] " "Button:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_setup_v2_button --dir=C:/Users/Parth/AppData/Local/Temp/alt0106_5326155011132089887.dir/0002_button_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Parth/AppData/Local/Temp/alt0106_5326155011132089887.dir/0002_button_gen//nios_setup_v2_button_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737224194637 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button: Done RTL generation for module 'nios_setup_v2_button' " "Button: Done RTL generation for module 'nios_setup_v2_button'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737224195327 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button: \"nios_setup_v2\" instantiated altera_avalon_pio \"button\" " "Button: \"nios_setup_v2\" instantiated altera_avalon_pio \"button\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737224195335 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios_setup_v2\" instantiated altera_nios2_gen2 \"cpu\" " "Cpu: \"nios_setup_v2\" instantiated altera_nios2_gen2 \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737224197735 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex0: Starting RTL generation for module 'nios_setup_v2_hex0' " "Hex0: Starting RTL generation for module 'nios_setup_v2_hex0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737224197745 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_setup_v2_hex0 --dir=C:/Users/Parth/AppData/Local/Temp/alt0106_5326155011132089887.dir/0003_hex0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Parth/AppData/Local/Temp/alt0106_5326155011132089887.dir/0003_hex0_gen//nios_setup_v2_hex0_component_configuration.pl  --do_build_sim=0  \] " "Hex0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_setup_v2_hex0 --dir=C:/Users/Parth/AppData/Local/Temp/alt0106_5326155011132089887.dir/0003_hex0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Parth/AppData/Local/Temp/alt0106_5326155011132089887.dir/0003_hex0_gen//nios_setup_v2_hex0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737224197746 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex0: Done RTL generation for module 'nios_setup_v2_hex0' " "Hex0: Done RTL generation for module 'nios_setup_v2_hex0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737224198265 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex0: \"nios_setup_v2\" instantiated altera_avalon_pio \"hex0\" " "Hex0: \"nios_setup_v2\" instantiated altera_avalon_pio \"hex0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737224198270 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'nios_setup_v2_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'nios_setup_v2_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737224198280 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_setup_v2_jtag_uart --dir=C:/Users/Parth/AppData/Local/Temp/alt0106_5326155011132089887.dir/0004_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Parth/AppData/Local/Temp/alt0106_5326155011132089887.dir/0004_jtag_uart_gen//nios_setup_v2_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_setup_v2_jtag_uart --dir=C:/Users/Parth/AppData/Local/Temp/alt0106_5326155011132089887.dir/0004_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Parth/AppData/Local/Temp/alt0106_5326155011132089887.dir/0004_jtag_uart_gen//nios_setup_v2_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737224198281 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'nios_setup_v2_jtag_uart' " "Jtag_uart: Done RTL generation for module 'nios_setup_v2_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737224198887 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"nios_setup_v2\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"nios_setup_v2\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737224198894 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: Starting RTL generation for module 'nios_setup_v2_led' " "Led: Starting RTL generation for module 'nios_setup_v2_led'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737224198904 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_setup_v2_led --dir=C:/Users/Parth/AppData/Local/Temp/alt0106_5326155011132089887.dir/0005_led_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Parth/AppData/Local/Temp/alt0106_5326155011132089887.dir/0005_led_gen//nios_setup_v2_led_component_configuration.pl  --do_build_sim=0  \] " "Led:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_setup_v2_led --dir=C:/Users/Parth/AppData/Local/Temp/alt0106_5326155011132089887.dir/0005_led_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Parth/AppData/Local/Temp/alt0106_5326155011132089887.dir/0005_led_gen//nios_setup_v2_led_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737224198905 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: Done RTL generation for module 'nios_setup_v2_led' " "Led: Done RTL generation for module 'nios_setup_v2_led'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737224199384 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: \"nios_setup_v2\" instantiated altera_avalon_pio \"led\" " "Led: \"nios_setup_v2\" instantiated altera_avalon_pio \"led\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737224199387 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: Starting RTL generation for module 'nios_setup_v2_onchip_memory' " "Onchip_memory: Starting RTL generation for module 'nios_setup_v2_onchip_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737224199399 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_setup_v2_onchip_memory --dir=C:/Users/Parth/AppData/Local/Temp/alt0106_5326155011132089887.dir/0006_onchip_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Parth/AppData/Local/Temp/alt0106_5326155011132089887.dir/0006_onchip_memory_gen//nios_setup_v2_onchip_memory_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_setup_v2_onchip_memory --dir=C:/Users/Parth/AppData/Local/Temp/alt0106_5326155011132089887.dir/0006_onchip_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Parth/AppData/Local/Temp/alt0106_5326155011132089887.dir/0006_onchip_memory_gen//nios_setup_v2_onchip_memory_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737224199400 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: Done RTL generation for module 'nios_setup_v2_onchip_memory' " "Onchip_memory: Done RTL generation for module 'nios_setup_v2_onchip_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737224199822 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: \"nios_setup_v2\" instantiated altera_avalon_onchip_memory2 \"onchip_memory\" " "Onchip_memory: \"nios_setup_v2\" instantiated altera_avalon_onchip_memory2 \"onchip_memory\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737224199827 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switch: Starting RTL generation for module 'nios_setup_v2_switch' " "Switch: Starting RTL generation for module 'nios_setup_v2_switch'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737224199834 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switch:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_setup_v2_switch --dir=C:/Users/Parth/AppData/Local/Temp/alt0106_5326155011132089887.dir/0007_switch_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Parth/AppData/Local/Temp/alt0106_5326155011132089887.dir/0007_switch_gen//nios_setup_v2_switch_component_configuration.pl  --do_build_sim=0  \] " "Switch:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_setup_v2_switch --dir=C:/Users/Parth/AppData/Local/Temp/alt0106_5326155011132089887.dir/0007_switch_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Parth/AppData/Local/Temp/alt0106_5326155011132089887.dir/0007_switch_gen//nios_setup_v2_switch_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737224199834 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switch: Done RTL generation for module 'nios_setup_v2_switch' " "Switch: Done RTL generation for module 'nios_setup_v2_switch'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737224200273 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switch: \"nios_setup_v2\" instantiated altera_avalon_pio \"switch\" " "Switch: \"nios_setup_v2\" instantiated altera_avalon_pio \"switch\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737224200277 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_qsys_0: \"nios_setup_v2\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\" " "Sysid_qsys_0: \"nios_setup_v2\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737224200288 ""}
