
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: prog_reset (input port clocked by clk0)
Endpoint: sb_8__0_.mem_top_track_0.sky130_fd_sc_hd__dfrtp_1_0_
          (removal check against rising-edge clock prog_clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00 ^ input external delay
                  0.50    0.00    0.00 ^ prog_reset (in)
     2    0.01                           prog_reset (net)
                  0.50    0.00    0.00 ^ hold3/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.32    0.32 ^ hold3/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net201 (net)
                  0.05    0.00    0.32 ^ hold1/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.04    0.23    0.55 ^ hold1/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net199 (net)
                  0.04    0.00    0.55 ^ input68/A (sky130_fd_sc_hd__clkbuf_1)
                  0.12    0.13    0.68 ^ input68/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net68 (net)
                  0.12    0.00    0.68 ^ hold2/A (sky130_fd_sc_hd__clkbuf_16)
                  0.76    0.49    1.17 ^ hold2/X (sky130_fd_sc_hd__clkbuf_16)
   228    0.77                           net200 (net)
                  0.76    0.01    1.18 ^ sb_8__0_.mem_top_track_0.sky130_fd_sc_hd__dfrtp_1_0_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.18   data arrival time

                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.51    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.35    0.36 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.15                           clknet_0_prog_clk (net)
                  0.17    0.00    0.36 ^ clkbuf_4_15_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.13    0.25    0.61 ^ clkbuf_4_15_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
    28    0.07                           clknet_4_15_0_prog_clk (net)
                  0.13    0.01    0.61 ^ sb_8__0_.mem_top_track_0.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.10    0.71   clock uncertainty
                          0.00    0.71   clock reconvergence pessimism
                          0.54    1.25   library removal time
                                  1.25   data required time
-----------------------------------------------------------------------------
                                  1.25   data required time
                                 -1.18   data arrival time
-----------------------------------------------------------------------------
                                 -0.07   slack (VIOLATED)


Startpoint: prog_reset (input port clocked by clk0)
Endpoint: sb_8__0_.mem_left_track_45.sky130_fd_sc_hd__dfrtp_1_0_
          (removal check against rising-edge clock prog_clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00 ^ input external delay
                  0.50    0.00    0.00 ^ prog_reset (in)
     2    0.01                           prog_reset (net)
                  0.50    0.00    0.00 ^ hold3/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.32    0.32 ^ hold3/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net201 (net)
                  0.05    0.00    0.32 ^ hold1/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.04    0.23    0.55 ^ hold1/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net199 (net)
                  0.04    0.00    0.55 ^ input68/A (sky130_fd_sc_hd__clkbuf_1)
                  0.12    0.13    0.68 ^ input68/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net68 (net)
                  0.12    0.00    0.68 ^ hold2/A (sky130_fd_sc_hd__clkbuf_16)
                  0.76    0.49    1.17 ^ hold2/X (sky130_fd_sc_hd__clkbuf_16)
   228    0.77                           net200 (net)
                  0.77    0.06    1.23 ^ sb_8__0_.mem_left_track_45.sky130_fd_sc_hd__dfrtp_1_0_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.23   data arrival time

                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.51    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.35    0.36 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.15                           clknet_0_prog_clk (net)
                  0.17    0.00    0.36 ^ clkbuf_4_15_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.13    0.25    0.61 ^ clkbuf_4_15_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
    28    0.07                           clknet_4_15_0_prog_clk (net)
                  0.13    0.01    0.61 ^ sb_8__0_.mem_left_track_45.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.10    0.71   clock uncertainty
                          0.00    0.71   clock reconvergence pessimism
                          0.54    1.25   library removal time
                                  1.25   data required time
-----------------------------------------------------------------------------
                                  1.25   data required time
                                 -1.23   data arrival time
-----------------------------------------------------------------------------
                                 -0.02   slack (VIOLATED)


Startpoint: prog_reset (input port clocked by clk0)
Endpoint: sb_8__0_.mem_left_track_45.sky130_fd_sc_hd__dfrtp_1_1_
          (removal check against rising-edge clock prog_clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00 ^ input external delay
                  0.50    0.00    0.00 ^ prog_reset (in)
     2    0.01                           prog_reset (net)
                  0.50    0.00    0.00 ^ hold3/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.32    0.32 ^ hold3/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net201 (net)
                  0.05    0.00    0.32 ^ hold1/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.04    0.23    0.55 ^ hold1/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net199 (net)
                  0.04    0.00    0.55 ^ input68/A (sky130_fd_sc_hd__clkbuf_1)
                  0.12    0.13    0.68 ^ input68/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net68 (net)
                  0.12    0.00    0.68 ^ hold2/A (sky130_fd_sc_hd__clkbuf_16)
                  0.76    0.49    1.17 ^ hold2/X (sky130_fd_sc_hd__clkbuf_16)
   228    0.77                           net200 (net)
                  0.77    0.07    1.24 ^ sb_8__0_.mem_left_track_45.sky130_fd_sc_hd__dfrtp_1_1_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.24   data arrival time

                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.51    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.35    0.36 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.15                           clknet_0_prog_clk (net)
                  0.17    0.00    0.36 ^ clkbuf_4_15_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.13    0.25    0.61 ^ clkbuf_4_15_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
    28    0.07                           clknet_4_15_0_prog_clk (net)
                  0.13    0.01    0.61 ^ sb_8__0_.mem_left_track_45.sky130_fd_sc_hd__dfrtp_1_1_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.10    0.71   clock uncertainty
                          0.00    0.71   clock reconvergence pessimism
                          0.54    1.26   library removal time
                                  1.26   data required time
-----------------------------------------------------------------------------
                                  1.26   data required time
                                 -1.24   data arrival time
-----------------------------------------------------------------------------
                                 -0.01   slack (VIOLATED)


Startpoint: prog_reset (input port clocked by clk0)
Endpoint: sb_8__0_.mem_left_track_35.sky130_fd_sc_hd__dfrtp_1_1_
          (removal check against rising-edge clock prog_clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00 ^ input external delay
                  0.50    0.00    0.00 ^ prog_reset (in)
     2    0.01                           prog_reset (net)
                  0.50    0.00    0.00 ^ hold3/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.32    0.32 ^ hold3/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net201 (net)
                  0.05    0.00    0.32 ^ hold1/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.04    0.23    0.55 ^ hold1/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net199 (net)
                  0.04    0.00    0.55 ^ input68/A (sky130_fd_sc_hd__clkbuf_1)
                  0.12    0.13    0.68 ^ input68/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net68 (net)
                  0.12    0.00    0.68 ^ hold2/A (sky130_fd_sc_hd__clkbuf_16)
                  0.76    0.49    1.17 ^ hold2/X (sky130_fd_sc_hd__clkbuf_16)
   228    0.77                           net200 (net)
                  0.77    0.07    1.24 ^ sb_8__0_.mem_left_track_35.sky130_fd_sc_hd__dfrtp_1_1_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.24   data arrival time

                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.51    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.35    0.36 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.15                           clknet_0_prog_clk (net)
                  0.17    0.00    0.36 ^ clkbuf_4_15_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.13    0.25    0.61 ^ clkbuf_4_15_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
    28    0.07                           clknet_4_15_0_prog_clk (net)
                  0.13    0.01    0.61 ^ sb_8__0_.mem_left_track_35.sky130_fd_sc_hd__dfrtp_1_1_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.10    0.71   clock uncertainty
                          0.00    0.71   clock reconvergence pessimism
                          0.54    1.26   library removal time
                                  1.26   data required time
-----------------------------------------------------------------------------
                                  1.26   data required time
                                 -1.24   data arrival time
-----------------------------------------------------------------------------
                                 -0.01   slack (VIOLATED)


Startpoint: prog_reset (input port clocked by clk0)
Endpoint: sb_8__0_.mem_left_track_35.sky130_fd_sc_hd__dfrtp_1_0_
          (removal check against rising-edge clock prog_clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00 ^ input external delay
                  0.50    0.00    0.00 ^ prog_reset (in)
     2    0.01                           prog_reset (net)
                  0.50    0.00    0.00 ^ hold3/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.32    0.32 ^ hold3/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net201 (net)
                  0.05    0.00    0.32 ^ hold1/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.04    0.23    0.55 ^ hold1/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net199 (net)
                  0.04    0.00    0.55 ^ input68/A (sky130_fd_sc_hd__clkbuf_1)
                  0.12    0.13    0.68 ^ input68/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net68 (net)
                  0.12    0.00    0.68 ^ hold2/A (sky130_fd_sc_hd__clkbuf_16)
                  0.76    0.49    1.17 ^ hold2/X (sky130_fd_sc_hd__clkbuf_16)
   228    0.77                           net200 (net)
                  0.77    0.07    1.24 ^ sb_8__0_.mem_left_track_35.sky130_fd_sc_hd__dfrtp_1_0_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.24   data arrival time

                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.51    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.35    0.36 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.15                           clknet_0_prog_clk (net)
                  0.17    0.00    0.36 ^ clkbuf_4_15_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.13    0.25    0.61 ^ clkbuf_4_15_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
    28    0.07                           clknet_4_15_0_prog_clk (net)
                  0.13    0.01    0.61 ^ sb_8__0_.mem_left_track_35.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.10    0.71   clock uncertainty
                          0.00    0.71   clock reconvergence pessimism
                          0.54    1.26   library removal time
                                  1.26   data required time
-----------------------------------------------------------------------------
                                  1.26   data required time
                                 -1.24   data arrival time
-----------------------------------------------------------------------------
                                 -0.01   slack (VIOLATED)


Startpoint: gfpga_pad_io_soc_in[0] (input port clocked by clk0)
Endpoint: top_width_0_height_0_subtile_3__pin_inpad_0_
          (output port clocked by clk0)
Path Group: clk0
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00 v input external delay
                  0.50    0.00    0.00 v gfpga_pad_io_soc_in[0] (in)
     2    0.00                           gfpga_pad_io_soc_in[0] (net)
                  0.50    0.00    0.00 v input63/A (sky130_fd_sc_hd__clkbuf_1)
                  0.05    0.23    0.23 v input63/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net63 (net)
                  0.05    0.00    0.23 v cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/A (sky130_fd_sc_hd__ebufn_8)
                  0.00    0.32    0.55 v cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_8)
    11    0.14                           top_width_0_height_0_subtile_3__pin_inpad_0_ (net)
                  0.00    0.02    0.57 v top_width_0_height_0_subtile_3__pin_inpad_0_ (out)
                                  0.57   data arrival time

                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.10    0.10   clock uncertainty
                          0.00    0.10   clock reconvergence pessimism
                         -3.00   -2.90   output external delay
                                 -2.90   data required time
-----------------------------------------------------------------------------
                                 -2.90   data required time
                                 -0.57   data arrival time
-----------------------------------------------------------------------------
                                  3.47   slack (MET)


Startpoint: gfpga_pad_io_soc_in[1] (input port clocked by clk0)
Endpoint: top_width_0_height_0_subtile_2__pin_inpad_0_
          (output port clocked by clk0)
Path Group: clk0
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00 v input external delay
                  0.50    0.00    0.00 v gfpga_pad_io_soc_in[1] (in)
     2    0.00                           gfpga_pad_io_soc_in[1] (net)
                  0.50    0.00    0.00 v input64/A (sky130_fd_sc_hd__clkbuf_1)
                  0.06    0.23    0.23 v input64/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net64 (net)
                  0.06    0.00    0.23 v cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/A (sky130_fd_sc_hd__ebufn_8)
                  0.00    0.32    0.56 v cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_8)
    11    0.14                           top_width_0_height_0_subtile_2__pin_inpad_0_ (net)
                  0.00    0.02    0.57 v top_width_0_height_0_subtile_2__pin_inpad_0_ (out)
                                  0.57   data arrival time

                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.10    0.10   clock uncertainty
                          0.00    0.10   clock reconvergence pessimism
                         -3.00   -2.90   output external delay
                                 -2.90   data required time
-----------------------------------------------------------------------------
                                 -2.90   data required time
                                 -0.57   data arrival time
-----------------------------------------------------------------------------
                                  3.47   slack (MET)


Startpoint: gfpga_pad_io_soc_in[3] (input port clocked by clk0)
Endpoint: top_width_0_height_0_subtile_0__pin_inpad_0_
          (output port clocked by clk0)
Path Group: clk0
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00 v input external delay
                  0.50    0.00    0.00 v gfpga_pad_io_soc_in[3] (in)
     2    0.00                           gfpga_pad_io_soc_in[3] (net)
                  0.50    0.00    0.00 v input66/A (sky130_fd_sc_hd__clkbuf_1)
                  0.07    0.24    0.24 v input66/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net66 (net)
                  0.07    0.00    0.24 v cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/A (sky130_fd_sc_hd__ebufn_8)
                  0.00    0.32    0.56 v cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_8)
    11    0.14                           top_width_0_height_0_subtile_0__pin_inpad_0_ (net)
                  0.00    0.01    0.57 v top_width_0_height_0_subtile_0__pin_inpad_0_ (out)
                                  0.57   data arrival time

                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.10    0.10   clock uncertainty
                          0.00    0.10   clock reconvergence pessimism
                         -3.00   -2.90   output external delay
                                 -2.90   data required time
-----------------------------------------------------------------------------
                                 -2.90   data required time
                                 -0.57   data arrival time
-----------------------------------------------------------------------------
                                  3.47   slack (MET)


Startpoint: gfpga_pad_io_soc_in[2] (input port clocked by clk0)
Endpoint: top_width_0_height_0_subtile_1__pin_inpad_0_
          (output port clocked by clk0)
Path Group: clk0
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00 v input external delay
                  0.50    0.00    0.00 v gfpga_pad_io_soc_in[2] (in)
     2    0.00                           gfpga_pad_io_soc_in[2] (net)
                  0.50    0.00    0.00 v input65/A (sky130_fd_sc_hd__clkbuf_1)
                  0.07    0.24    0.24 v input65/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net65 (net)
                  0.07    0.00    0.24 v cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/A (sky130_fd_sc_hd__ebufn_8)
                  0.00    0.32    0.56 v cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_8)
    11    0.14                           top_width_0_height_0_subtile_1__pin_inpad_0_ (net)
                  0.00    0.01    0.58 v top_width_0_height_0_subtile_1__pin_inpad_0_ (out)
                                  0.58   data arrival time

                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.10    0.10   clock uncertainty
                          0.00    0.10   clock reconvergence pessimism
                         -3.00   -2.90   output external delay
                                 -2.90   data required time
-----------------------------------------------------------------------------
                                 -2.90   data required time
                                 -0.58   data arrival time
-----------------------------------------------------------------------------
                                  3.48   slack (MET)


Startpoint: chanx_left_in[28] (input port clocked by clk0)
Endpoint: chany_top_out[0] (output port clocked by clk0)
Path Group: clk0
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00 v input external delay
                  0.50    0.00    0.00 v chanx_left_in[28] (in)
     2    0.01                           chanx_left_in[28] (net)
                  0.50    0.00    0.00 v input23/A (sky130_fd_sc_hd__clkbuf_1)
                  0.08    0.25    0.25 v input23/X (sky130_fd_sc_hd__clkbuf_1)
     2    0.01                           net23 (net)
                  0.08    0.00    0.25 v _126_/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.11    0.20    0.45 v _126_/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.02                           net113 (net)
                  0.11    0.00    0.45 v output113/A (sky130_fd_sc_hd__buf_12)
                  0.07    0.19    0.64 v output113/X (sky130_fd_sc_hd__buf_12)
     1    0.12                           chany_top_out[0] (net)
                  0.07    0.00    0.64 v chany_top_out[0] (out)
                                  0.64   data arrival time

                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.10    0.10   clock uncertainty
                          0.00    0.10   clock reconvergence pessimism
                         -3.00   -2.90   output external delay
                                 -2.90   data required time
-----------------------------------------------------------------------------
                                 -2.90   data required time
                                 -0.64   data arrival time
-----------------------------------------------------------------------------
                                  3.54   slack (MET)


Startpoint: ccff_head_1 (input port clocked by clk0)
Endpoint: sb_8__0_.mem_top_track_0.sky130_fd_sc_hd__dfrtp_1_0_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00 ^ input external delay
                  0.50    0.00    0.00 ^ ccff_head_1 (in)
     2    0.01                           ccff_head_1 (net)
                  0.50    0.00    0.00 ^ hold4/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.33    0.33 ^ hold4/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net202 (net)
                  0.05    0.00    0.33 ^ input2/A (sky130_fd_sc_hd__clkbuf_1)
                  0.07    0.10    0.42 ^ input2/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net2 (net)
                  0.07    0.00    0.42 ^ hold5/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.09    0.27    0.69 ^ hold5/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.01                           net203 (net)
                  0.09    0.00    0.69 ^ sb_8__0_.mem_top_track_0.sky130_fd_sc_hd__dfrtp_1_0_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.69   data arrival time

                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.51    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.35    0.36 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.15                           clknet_0_prog_clk (net)
                  0.17    0.00    0.36 ^ clkbuf_4_15_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.13    0.25    0.61 ^ clkbuf_4_15_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
    28    0.07                           clknet_4_15_0_prog_clk (net)
                  0.13    0.01    0.61 ^ sb_8__0_.mem_top_track_0.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.10    0.71   clock uncertainty
                          0.00    0.71   clock reconvergence pessimism
                         -0.03    0.68   library hold time
                                  0.68   data required time
-----------------------------------------------------------------------------
                                  0.68   data required time
                                 -0.69   data arrival time
-----------------------------------------------------------------------------
                                  0.01   slack (MET)


Startpoint: ccff_head (input port clocked by clk0)
Endpoint: cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_0_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00 ^ input external delay
                  0.50    0.00    0.00 ^ ccff_head (in)
     2    0.01                           ccff_head (net)
                  0.50    0.00    0.00 ^ hold6/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.04    0.32    0.32 ^ hold6/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net204 (net)
                  0.04    0.00    0.32 ^ input1/A (sky130_fd_sc_hd__clkbuf_1)
                  0.06    0.08    0.40 ^ input1/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           net1 (net)
                  0.06    0.00    0.40 ^ hold7/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.24    0.64 ^ hold7/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net205 (net)
                  0.05    0.00    0.64 ^ cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_0_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.64   data arrival time

                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.51    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.35    0.36 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.15                           clknet_0_prog_clk (net)
                  0.17    0.01    0.37 ^ clkbuf_4_0_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.06    0.19    0.56 ^ clkbuf_4_0_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     6    0.02                           clknet_4_0_0_prog_clk (net)
                  0.06    0.00    0.56 ^ cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.10    0.66   clock uncertainty
                          0.00    0.66   clock reconvergence pessimism
                         -0.03    0.62   library hold time
                                  0.62   data required time
-----------------------------------------------------------------------------
                                  0.62   data required time
                                 -0.64   data arrival time
-----------------------------------------------------------------------------
                                  0.02   slack (MET)


Startpoint: sb_8__0_.mem_left_track_31.sky130_fd_sc_hd__dfrtp_1_0_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: sb_8__0_.mem_left_track_31.sky130_fd_sc_hd__dfrtp_1_1_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.51    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.32    0.32 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.15                           clknet_0_prog_clk (net)
                  0.17    0.00    0.33 ^ clkbuf_4_14_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.07    0.18    0.50 ^ clkbuf_4_14_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
    10    0.03                           clknet_4_14_0_prog_clk (net)
                  0.07    0.00    0.50 ^ sb_8__0_.mem_left_track_31.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.09    0.34    0.84 ^ sb_8__0_.mem_left_track_31.sky130_fd_sc_hd__dfrtp_1_0_/Q (sky130_fd_sc_hd__dfrtp_1)
     2    0.01                           sb_8__0_.mem_left_track_31.mem_out[0] (net)
                  0.09    0.00    0.84 ^ sb_8__0_.mem_left_track_31.sky130_fd_sc_hd__dfrtp_1_1_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.84   data arrival time

                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.51    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.35    0.36 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.15                           clknet_0_prog_clk (net)
                  0.17    0.00    0.36 ^ clkbuf_4_15_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.13    0.25    0.61 ^ clkbuf_4_15_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
    28    0.07                           clknet_4_15_0_prog_clk (net)
                  0.13    0.00    0.61 ^ sb_8__0_.mem_left_track_31.sky130_fd_sc_hd__dfrtp_1_1_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.10    0.71   clock uncertainty
                         -0.03    0.68   clock reconvergence pessimism
                         -0.03    0.64   library hold time
                                  0.64   data required time
-----------------------------------------------------------------------------
                                  0.64   data required time
                                 -0.84   data arrival time
-----------------------------------------------------------------------------
                                  0.20   slack (MET)


Startpoint: sb_8__0_.mem_left_track_17.sky130_fd_sc_hd__dfrtp_1_0_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: sb_8__0_.mem_left_track_17.sky130_fd_sc_hd__dfrtp_1_1_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.51    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.32    0.32 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.15                           clknet_0_prog_clk (net)
                  0.17    0.00    0.33 ^ clkbuf_4_13_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.07    0.18    0.50 ^ clkbuf_4_13_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     9    0.03                           clknet_4_13_0_prog_clk (net)
                  0.07    0.00    0.50 ^ sb_8__0_.mem_left_track_17.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.09    0.35    0.85 ^ sb_8__0_.mem_left_track_17.sky130_fd_sc_hd__dfrtp_1_0_/Q (sky130_fd_sc_hd__dfrtp_1)
     2    0.01                           sb_8__0_.mem_left_track_17.mem_out[0] (net)
                  0.09    0.00    0.85 ^ sb_8__0_.mem_left_track_17.sky130_fd_sc_hd__dfrtp_1_1_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.85   data arrival time

                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.51    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.35    0.36 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.15                           clknet_0_prog_clk (net)
                  0.17    0.00    0.36 ^ clkbuf_4_15_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.13    0.25    0.61 ^ clkbuf_4_15_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
    28    0.07                           clknet_4_15_0_prog_clk (net)
                  0.13    0.00    0.61 ^ sb_8__0_.mem_left_track_17.sky130_fd_sc_hd__dfrtp_1_1_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.10    0.71   clock uncertainty
                         -0.03    0.68   clock reconvergence pessimism
                         -0.03    0.65   library hold time
                                  0.65   data required time
-----------------------------------------------------------------------------
                                  0.65   data required time
                                 -0.85   data arrival time
-----------------------------------------------------------------------------
                                  0.21   slack (MET)


Startpoint: sb_8__0_.mem_top_track_28.sky130_fd_sc_hd__dfrtp_1_1_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: sb_8__0_.mem_top_track_30.sky130_fd_sc_hd__dfrtp_1_0_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.51    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.32    0.32 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.15                           clknet_0_prog_clk (net)
                  0.17    0.00    0.33 ^ clkbuf_4_2_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.17    0.49 ^ clkbuf_4_2_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     7    0.02                           clknet_4_2_0_prog_clk (net)
                  0.05    0.00    0.49 ^ sb_8__0_.mem_top_track_28.sky130_fd_sc_hd__dfrtp_1_1_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.09    0.34    0.83 ^ sb_8__0_.mem_top_track_28.sky130_fd_sc_hd__dfrtp_1_1_/Q (sky130_fd_sc_hd__dfrtp_1)
     2    0.01                           sb_8__0_.mem_top_track_28.ccff_tail (net)
                  0.09    0.00    0.83 ^ sb_8__0_.mem_top_track_30.sky130_fd_sc_hd__dfrtp_1_0_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.83   data arrival time

                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.51    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.35    0.36 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.15                           clknet_0_prog_clk (net)
                  0.17    0.01    0.37 ^ clkbuf_4_0_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.06    0.19    0.56 ^ clkbuf_4_0_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     6    0.02                           clknet_4_0_0_prog_clk (net)
                  0.06    0.00    0.56 ^ sb_8__0_.mem_top_track_30.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.10    0.66   clock uncertainty
                         -0.03    0.62   clock reconvergence pessimism
                         -0.04    0.58   library hold time
                                  0.58   data required time
-----------------------------------------------------------------------------
                                  0.58   data required time
                                 -0.83   data arrival time
-----------------------------------------------------------------------------
                                  0.26   slack (MET)


