## Pinout generated for U4 (XC7A100T-FTG256)
#set_property -dict { PACKAGE_PIN A10    IOSTANDARD LVCMOS33 } [get_ports { pin_FPGA_GPIO2 }];
#set_property -dict { PACKAGE_PIN A12    IOSTANDARD LVCMOS33 } [get_ports { pin_FPGA_GPIO6 }];
#set_property -dict { PACKAGE_PIN B9    IOSTANDARD LVCMOS33 } [get_ports { pin_FPGA_GPIO1 }];
#set_property -dict { PACKAGE_PIN B10    IOSTANDARD LVCMOS33 } [get_ports { pin_FPGA_GPIO3 }];
#set_property -dict { PACKAGE_PIN B11    IOSTANDARD LVCMOS33 } [get_ports { pin_FPGA_GPIO4 }];
#set_property -dict { PACKAGE_PIN B12    IOSTANDARD LVCMOS33 } [get_ports { pin_FPGA_GPIO5 }];
#set_property -dict { PACKAGE_PIN C11    IOSTANDARD LVCMOS33 } [get_ports { pin_NetNU4ANIO_L11P_T1_SRCC_15 }];
#set_property -dict { PACKAGE_PIN C12    IOSTANDARD LVCMOS33 } [get_ports { pin_NetNU4ANIO_L11N_T1_SRCC_15 }];
#set_property -dict { PACKAGE_PIN C13    IOSTANDARD LVCMOS33 } [get_ports { pin_NetNU4ANIO_L12N_T1_MRCC_15 }];
#set_property -dict { PACKAGE_PIN D5    IOSTANDARD LVCMOS33 } [get_ports { pin_NetNU4BNIO_L6N_T0_VREF_35 }];
#set_property -dict { PACKAGE_PIN D8    IOSTANDARD LVCMOS33 } [get_ports { pin_FPGA_GPIO7 }];
#set_property -dict { PACKAGE_PIN D11    IOSTANDARD LVCMOS33 } [get_ports { pin_NetNU4ANIO_L14N_T2_SRCC_15 }];
#set_property -dict { PACKAGE_PIN D13    IOSTANDARD LVCMOS33 } [get_ports { pin_NetNU4ANIO_L12P_T1_MRCC_15 }];
#set_property -dict { PACKAGE_PIN D14    IOSTANDARD LVCMOS33 } [get_ports { pin_NetNU4ANIO_L15P_T2_DQS_15 }];
#set_property -dict { PACKAGE_PIN D15    IOSTANDARD LVCMOS33 } [get_ports { pin_NetNU4ANIO_L15N_T2_DQS_ADV_B_15 }];
#set_property -dict { PACKAGE_PIN D16    IOSTANDARD LVCMOS33 } [get_ports { pin_NetNU4ANIO_L17N_T2_A25_15 }];
#set_property -dict { PACKAGE_PIN E7    IOSTANDARD LVCMOS33 } [get_ports { pin_P33V }];
#set_property -dict { PACKAGE_PIN E8    IOSTANDARD LVCMOS33 } [get_ports { pin_NetNIC1NSCK }];
#set_property -dict { PACKAGE_PIN E11    IOSTANDARD LVCMOS33 } [get_ports { pin_NetNU4ANIO_L14P_T2_SRCC_15 }];
#set_property -dict { PACKAGE_PIN E12    IOSTANDARD LVCMOS33 } [get_ports { pin_NetNU4ANIO_L13P_T2_MRCC_15 }];
#set_property -dict { PACKAGE_PIN E13    IOSTANDARD LVCMOS33 } [get_ports { pin_NetNU4ANIO_L13N_T2_MRCC_15 }];
#set_property -dict { PACKAGE_PIN E15    IOSTANDARD LVCMOS33 } [get_ports { pin_NetNU4ANIO_L18N_T2_A23_15 }];
#set_property -dict { PACKAGE_PIN E16    IOSTANDARD LVCMOS33 } [get_ports { pin_NetNU4ANIO_L17P_T2_A26_15 }];
#set_property -dict { PACKAGE_PIN F12    IOSTANDARD LVCMOS33 } [get_ports { pin_NetNU4ANIO_L16P_T2_A28_15 }];
#set_property -dict { PACKAGE_PIN F13    IOSTANDARD LVCMOS33 } [get_ports { pin_NetNU4ANIO_L16N_T2_A27_15 }];
#set_property -dict { PACKAGE_PIN F14    IOSTANDARD LVCMOS33 } [get_ports { pin_NetNU4ANIO_L21N_T3_DQS_A18_15 }];
#set_property -dict { PACKAGE_PIN F15    IOSTANDARD LVCMOS33 } [get_ports { pin_NetNU4ANIO_L18P_T2_A24_15 }];
#set_property -dict { PACKAGE_PIN G11    IOSTANDARD LVCMOS33 } [get_ports { pin_NetNU4ANIO_25_15 }];
#set_property -dict { PACKAGE_PIN G12    IOSTANDARD LVCMOS33 } [get_ports { pin_NetNU4ANIO_L19N_T3_A21_VREF_15 }];
#set_property -dict { PACKAGE_PIN G14    IOSTANDARD LVCMOS33 } [get_ports { pin_NetNU4ANIO_L21P_T3_DQS_15 }];
#set_property -dict { PACKAGE_PIN G15    IOSTANDARD LVCMOS33 } [get_ports { pin_NetNU4ANIO_L24N_T3_RS0_15 }];
#set_property -dict { PACKAGE_PIN G16    IOSTANDARD LVCMOS33 } [get_ports { pin_NetNU4ANIO_L22N_T3_A16_15 }];
#set_property -dict { PACKAGE_PIN H7    IOSTANDARD LVCMOS33 } [get_ports { pin_GND }];
#set_property -dict { PACKAGE_PIN H10    IOSTANDARD LVCMOS33 } [get_ports { pin_FPGA_done }];
#set_property -dict { PACKAGE_PIN H11    IOSTANDARD LVCMOS33 } [get_ports { pin_NetNU4ANIO_L19P_T3_A22_15 }];
#set_property -dict { PACKAGE_PIN H12    IOSTANDARD LVCMOS33 } [get_ports { pin_NetNU4ANIO_L20P_T3_A20_15 }];
#set_property -dict { PACKAGE_PIN H13    IOSTANDARD LVCMOS33 } [get_ports { pin_NetNU4ANIO_L20N_T3_A19_15 }];
#set_property -dict { PACKAGE_PIN H14    IOSTANDARD LVCMOS33 } [get_ports { pin_NetNU4ANIO_L24P_T3_RS1_15 }];
#set_property -dict { PACKAGE_PIN H16    IOSTANDARD LVCMOS33 } [get_ports { pin_NetNU4ANIO_L22P_T3_A17_15 }];
#set_property -dict { PACKAGE_PIN J13    IOSTANDARD LVCMOS33 } [get_ports { pin_NetNIC1NSI_slash_IO0 }];
#set_property -dict { PACKAGE_PIN J14    IOSTANDARD LVCMOS33 } [get_ports { pin_NetNIC1NSO_slash_IO1 }];
#set_property -dict { PACKAGE_PIN J15    IOSTANDARD LVCMOS33 } [get_ports { pin_NetNU4ANIO_L23P_T3_FOE_B_15 }];
#set_property -dict { PACKAGE_PIN J16    IOSTANDARD LVCMOS33 } [get_ports { pin_NetNU4ANIO_L23N_T3_FWE_B_15 }];
#set_property -dict { PACKAGE_PIN K10    IOSTANDARD LVCMOS33 } [get_ports { pin_NetNU4CNINIT_B_0 }];
#set_property -dict { PACKAGE_PIN K15    IOSTANDARD LVCMOS33 } [get_ports { pin_NetNIC1NWP_slash_IO2 }];
#set_property -dict { PACKAGE_PIN K16    IOSTANDARD LVCMOS33 } [get_ports { pin_NetNIC1NIO3_slash_RESET }];
#set_property -dict { PACKAGE_PIN L7    IOSTANDARD LVCMOS33 } [get_ports { pin_NetNU4CNTCK_0 }];
#set_property -dict { PACKAGE_PIN L9    IOSTANDARD LVCMOS33 } [get_ports { pin_FPGA_program_b }];
#set_property -dict { PACKAGE_PIN L12    IOSTANDARD LVCMOS33 } [get_ports { pin_NetNIC1NCS }];
#set_property -dict { PACKAGE_PIN M2    IOSTANDARD LVCMOS33 } [get_ports { pin_FPGA_RED3 }];
#set_property -dict { PACKAGE_PIN M7    IOSTANDARD LVCMOS33 } [get_ports { pin_NetNU4CNTMS_0 }];
#set_property -dict { PACKAGE_PIN N7    IOSTANDARD LVCMOS33 } [get_ports { pin_NetNU4CNTDI_0 }];
#set_property -dict { PACKAGE_PIN N8    IOSTANDARD LVCMOS33 } [get_ports { pin_NetNU4CNTDO_0 }];
#set_property -dict { PACKAGE_PIN R11    IOSTANDARD LVCMOS33 } [get_ports { pin_NetNU4ANIO_L17N_T2_A13_D29_14 }];
#set_property -dict { PACKAGE_PIN R12    IOSTANDARD LVCMOS33 } [get_ports { pin_NetNU4ANIO_L15P_T2_DQS_RDWR_B_14 }];
#set_property -dict { PACKAGE_PIN R13    IOSTANDARD LVCMOS33 } [get_ports { pin_NetNU4ANIO_L16P_T2_CSI_B_14 }];
#set_property -dict { PACKAGE_PIN R15    IOSTANDARD LVCMOS33 } [get_ports { pin_NetNU4ANIO_L9P_T1_DQS_14 }];
#set_property -dict { PACKAGE_PIN T12    IOSTANDARD LVCMOS33 } [get_ports { pin_NetNU4ANIO_L15N_T2_DQS_DOUT_CSO_B_14 }];
#set_property -dict { PACKAGE_PIN T13    IOSTANDARD LVCMOS33 } [get_ports { pin_NetNU4ANIO_L16N_T2_A15_D31_14 }];
#set_property -dict { PACKAGE_PIN T14    IOSTANDARD LVCMOS33 } [get_ports { pin_NetNU4ANIO_L10P_T1_D14_14 }];
#set_property -dict { PACKAGE_PIN T15    IOSTANDARD LVCMOS33 } [get_ports { pin_NetNU4ANIO_L10N_T1_D15_14 }];

### Clock signal ###
set_property -dict { PACKAGE_PIN N11    IOSTANDARD LVCMOS33 } [get_ports { clock }];
create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports { clock }]; 

### VGA ###

# VGA red
set_property -dict { PACKAGE_PIN L5    IOSTANDARD LVCMOS33 } [get_ports { vga_red[4] }];
set_property -dict { PACKAGE_PIN L4    IOSTANDARD LVCMOS33 } [get_ports { vga_red[3] }];
set_property -dict { PACKAGE_PIN M4    IOSTANDARD LVCMOS33 } [get_ports { vga_red[2] }];
set_property -dict { PACKAGE_PIN M2    IOSTANDARD LVCMOS33 } [get_ports { vga_red[1] }];
set_property -dict { PACKAGE_PIN M1    IOSTANDARD LVCMOS33 } [get_ports { vga_red[0] }];

# VGA green
set_property -dict { PACKAGE_PIN N3    IOSTANDARD LVCMOS33 } [get_ports { vga_green[4] }];
set_property -dict { PACKAGE_PIN N2    IOSTANDARD LVCMOS33 } [get_ports { vga_green[3] }];
set_property -dict { PACKAGE_PIN N1    IOSTANDARD LVCMOS33 } [get_ports { vga_green[2] }];
set_property -dict { PACKAGE_PIN P1    IOSTANDARD LVCMOS33 } [get_ports { vga_green[1] }];
set_property -dict { PACKAGE_PIN P4    IOSTANDARD LVCMOS33 } [get_ports { vga_green[0] }];

# VGA blue
set_property -dict { PACKAGE_PIN P3    IOSTANDARD LVCMOS33 } [get_ports { vga_blue[4] }];
set_property -dict { PACKAGE_PIN M5    IOSTANDARD LVCMOS33 } [get_ports { vga_blue[3] }];
set_property -dict { PACKAGE_PIN N4    IOSTANDARD LVCMOS33 } [get_ports { vga_blue[2] }];
set_property -dict { PACKAGE_PIN R2    IOSTANDARD LVCMOS33 } [get_ports { vga_blue[1] }];
set_property -dict { PACKAGE_PIN R1    IOSTANDARD LVCMOS33 } [get_ports { vga_blue[0] }];

# VGA syncs
set_property -dict { PACKAGE_PIN R3    IOSTANDARD LVCMOS33 } [get_ports { vga_vsync }];
set_property -dict { PACKAGE_PIN T2    IOSTANDARD LVCMOS33 } [get_ports { vga_hsync }];


### LCD ###

# LCD red
set_property -dict { PACKAGE_PIN C2    IOSTANDARD LVCMOS33 } [get_ports { lcd_red[0] }];
set_property -dict { PACKAGE_PIN B2    IOSTANDARD LVCMOS33 } [get_ports { lcd_red[1] }];
set_property -dict { PACKAGE_PIN A2    IOSTANDARD LVCMOS33 } [get_ports { lcd_red[2] }];
set_property -dict { PACKAGE_PIN C1    IOSTANDARD LVCMOS33 } [get_ports { lcd_red[3] }];
set_property -dict { PACKAGE_PIN B1    IOSTANDARD LVCMOS33 } [get_ports { lcd_red[4] }];
set_property -dict { PACKAGE_PIN E2    IOSTANDARD LVCMOS33 } [get_ports { lcd_red[5] }];
set_property -dict { PACKAGE_PIN D1    IOSTANDARD LVCMOS33 } [get_ports { lcd_red[6] }];
set_property -dict { PACKAGE_PIN E3    IOSTANDARD LVCMOS33 } [get_ports { lcd_red[7] }];

# LCD green
set_property -dict { PACKAGE_PIN D3    IOSTANDARD LVCMOS33 } [get_ports { lcd_green[0] }];
set_property -dict { PACKAGE_PIN D4    IOSTANDARD LVCMOS33 } [get_ports { lcd_green[1] }];
set_property -dict { PACKAGE_PIN C4    IOSTANDARD LVCMOS33 } [get_ports { lcd_green[2] }];
set_property -dict { PACKAGE_PIN F5    IOSTANDARD LVCMOS33 } [get_ports { lcd_green[3] }];
set_property -dict { PACKAGE_PIN E5    IOSTANDARD LVCMOS33 } [get_ports { lcd_green[4] }];
set_property -dict { PACKAGE_PIN F4    IOSTANDARD LVCMOS33 } [get_ports { lcd_green[5] }];
set_property -dict { PACKAGE_PIN F3    IOSTANDARD LVCMOS33 } [get_ports { lcd_green[6] }];
set_property -dict { PACKAGE_PIN F2    IOSTANDARD LVCMOS33 } [get_ports { lcd_green[7] }];

# LCD blue
set_property -dict { PACKAGE_PIN E1    IOSTANDARD LVCMOS33 } [get_ports { lcd_blue[0] }];
set_property -dict { PACKAGE_PIN G5    IOSTANDARD LVCMOS33 } [get_ports { lcd_blue[1] }];
set_property -dict { PACKAGE_PIN G4    IOSTANDARD LVCMOS33 } [get_ports { lcd_blue[2] }];
set_property -dict { PACKAGE_PIN G2    IOSTANDARD LVCMOS33 } [get_ports { lcd_blue[3] }];
set_property -dict { PACKAGE_PIN G1    IOSTANDARD LVCMOS33 } [get_ports { lcd_blue[4] }];
set_property -dict { PACKAGE_PIN H5    IOSTANDARD LVCMOS33 } [get_ports { lcd_blue[5] }];
set_property -dict { PACKAGE_PIN H4    IOSTANDARD LVCMOS33 } [get_ports { lcd_blue[6] }];
set_property -dict { PACKAGE_PIN J5    IOSTANDARD LVCMOS33 } [get_ports { lcd_blue[7] }];

# LCD control
set_property -dict { PACKAGE_PIN H2    IOSTANDARD LVCMOS33 } [get_ports { lcd_dot_clk }];
set_property -dict { PACKAGE_PIN H1    IOSTANDARD LVCMOS33 } [get_ports { lcd_display }];

# LCD syncs
set_property -dict { PACKAGE_PIN J3    IOSTANDARD LVCMOS33 } [get_ports { lcd_hsync }];
set_property -dict { PACKAGE_PIN H3    IOSTANDARD LVCMOS33 } [get_ports { lcd_vsync }];

# LCD data enable
set_property -dict { PACKAGE_PIN K1    IOSTANDARD LVCMOS33 } [get_ports { lcd_de }];


### SPI ###

set_property -dict { PACKAGE_PIN C8    IOSTANDARD LVCMOS33 } [get_ports { spi_cs }];
set_property -dict { PACKAGE_PIN D10   IOSTANDARD LVCMOS33 } [get_ports { spi_clk }];
set_property -dict { PACKAGE_PIN A8    IOSTANDARD LVCMOS33 } [get_ports { spi_mosi }];
#set_property -dict { PACKAGE_PIN C9    IOSTANDARD LVCMOS33 } [get_ports { spi_miso }];

set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets spi_clk_IBUF];

### GPIO ###
set_property -dict { PACKAGE_PIN A9    IOSTANDARD LVCMOS33 } [get_ports { fb_reset }];
