# TASK
Choose the minimum II for the pipeline pragma so that there's no II violation due to lack of memory ports. Synthesize the code both with the selected II and without pipeline and compare the results.

## Finished table
| Metric                        | **Without Pipelining** | **With `#pragma HLS PIPELINE`** | **Pipelined and Fixed Dependency** |
| ----------------------------- | ---------------------- | ------------------------------- | ---------------------------------- |
| **Total Latency (cycles)**    |                        |                                 |                                    |
| **LUTs Used**                 |                        |                                 |                                    |
| **FFs Used**                  |                        |                                 |                                    |
| **DSPs Used**                 |                        |                                 |                                    |
| **BRAMs Used**                |                        |                                 |                                    |