{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701182254403 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701182254403 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 28 10:37:34 2023 " "Processing started: Tue Nov 28 10:37:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701182254403 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701182254403 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off communication -c communication " "Command: quartus_map --read_settings_files=on --write_settings_files=off communication -c communication" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701182254403 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701182254756 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701182254756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "communication.v 1 1 " "Found 1 design units, including 1 entities, in source file communication.v" { { "Info" "ISGN_ENTITY_NAME" "1 communication " "Found entity 1: communication" {  } { { "communication.v" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/communication.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701182260976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701182260976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx.v 1 1 " "Found 1 design units, including 1 entities, in source file rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 RX " "Found entity 1: RX" {  } { { "RX.v" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/RX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701182260978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701182260978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx.v 1 1 " "Found 1 design units, including 1 entities, in source file tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 TX " "Found entity 1: TX" {  } { { "TX.v" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/TX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701182260979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701182260979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dpram.v 1 1 " "Found 1 design units, including 1 entities, in source file dpram.v" { { "Info" "ISGN_ENTITY_NAME" "1 DPRAM " "Found entity 1: DPRAM" {  } { { "DPRAM.v" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/DPRAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701182260981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701182260981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opram.v 1 1 " "Found 1 design units, including 1 entities, in source file opram.v" { { "Info" "ISGN_ENTITY_NAME" "1 OPRAM " "Found entity 1: OPRAM" {  } { { "OPRAM.v" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/OPRAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701182260983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701182260983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramcheck.v 1 1 " "Found 1 design units, including 1 entities, in source file ramcheck.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAMCHECK " "Found entity 1: RAMCHECK" {  } { { "RAMCHECK.v" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/RAMCHECK.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701182260985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701182260985 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "communication " "Elaborating entity \"communication\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701182261026 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "TX_DATA communication.v(15) " "Verilog HDL warning at communication.v(15): object TX_DATA used but never assigned" {  } { { "communication.v" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/communication.v" 15 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1701182261026 "|communication"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wr_addr_2 communication.v(21) " "Verilog HDL or VHDL warning at communication.v(21): object \"wr_addr_2\" assigned a value but never read" {  } { { "communication.v" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/communication.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701182261026 "|communication"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RX_STATE communication.v(27) " "Verilog HDL or VHDL warning at communication.v(27): object \"RX_STATE\" assigned a value but never read" {  } { { "communication.v" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/communication.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701182261027 "|communication"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_r communication.v(31) " "Verilog HDL or VHDL warning at communication.v(31): object \"out_r\" assigned a value but never read" {  } { { "communication.v" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/communication.v" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701182261027 "|communication"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 communication.v(124) " "Verilog HDL assignment warning at communication.v(124): truncated value with size 32 to match size of target (8)" {  } { { "communication.v" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/communication.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701182261028 "|communication"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 communication.v(125) " "Verilog HDL assignment warning at communication.v(125): truncated value with size 32 to match size of target (4)" {  } { { "communication.v" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/communication.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701182261028 "|communication"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 communication.v(128) " "Verilog HDL assignment warning at communication.v(128): truncated value with size 32 to match size of target (4)" {  } { { "communication.v" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/communication.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701182261028 "|communication"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 communication.v(131) " "Verilog HDL assignment warning at communication.v(131): truncated value with size 32 to match size of target (4)" {  } { { "communication.v" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/communication.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701182261028 "|communication"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 communication.v(135) " "Verilog HDL assignment warning at communication.v(135): truncated value with size 32 to match size of target (12)" {  } { { "communication.v" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/communication.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701182261028 "|communication"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "TX_DATA\[7..0\] 0 communication.v(15) " "Net \"TX_DATA\[7..0\]\" at communication.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "communication.v" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/communication.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701182261030 "|communication"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wr_en 0 communication.v(23) " "Net \"wr_en\" at communication.v(23) has no driver or initial value, using a default initial value '0'" {  } { { "communication.v" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/communication.v" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701182261030 "|communication"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR communication.v(7) " "Output port \"LEDR\" at communication.v(7) has no driver" {  } { { "communication.v" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/communication.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701182261030 "|communication"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG communication.v(8) " "Output port \"LEDG\" at communication.v(8) has no driver" {  } { { "communication.v" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/communication.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701182261030 "|communication"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TX TX:C1 " "Elaborating entity \"TX\" for hierarchy \"TX:C1\"" {  } { { "communication.v" "C1" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/communication.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701182261053 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 TX.v(26) " "Verilog HDL assignment warning at TX.v(26): truncated value with size 32 to match size of target (13)" {  } { { "TX.v" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/TX.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701182261054 "|communication|TX:C1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TX.v(34) " "Verilog HDL assignment warning at TX.v(34): truncated value with size 32 to match size of target (4)" {  } { { "TX.v" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/TX.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701182261054 "|communication|TX:C1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RX RX:C2 " "Elaborating entity \"RX\" for hierarchy \"RX:C2\"" {  } { { "communication.v" "C2" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/communication.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701182261071 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 RX.v(25) " "Verilog HDL assignment warning at RX.v(25): truncated value with size 32 to match size of target (13)" {  } { { "RX.v" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/RX.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701182261072 "|communication|RX:C2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RX.v(33) " "Verilog HDL assignment warning at RX.v(33): truncated value with size 32 to match size of target (4)" {  } { { "RX.v" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/RX.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701182261072 "|communication|RX:C2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DPRAM DPRAM:R1 " "Elaborating entity \"DPRAM\" for hierarchy \"DPRAM:R1\"" {  } { { "communication.v" "R1" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/communication.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701182261097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DPRAM:R1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DPRAM:R1\|altsyncram:altsyncram_component\"" {  } { { "DPRAM.v" "altsyncram_component" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/DPRAM.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701182261167 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DPRAM:R1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DPRAM:R1\|altsyncram:altsyncram_component\"" {  } { { "DPRAM.v" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/DPRAM.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701182261178 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DPRAM:R1\|altsyncram:altsyncram_component " "Instantiated megafunction \"DPRAM:R1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701182261178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701182261178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701182261178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701182261178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701182261178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701182261178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701182261178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701182261178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701182261178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701182261178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701182261178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701182261178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701182261178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701182261178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701182261178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701182261178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701182261178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701182261178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701182261178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701182261178 ""}  } { { "DPRAM.v" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/DPRAM.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701182261178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_elq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_elq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_elq1 " "Found entity 1: altsyncram_elq1" {  } { { "db/altsyncram_elq1.tdf" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/db/altsyncram_elq1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701182261222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701182261222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_elq1 DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated " "Elaborating entity \"altsyncram_elq1\" for hierarchy \"DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701182261222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OPRAM OPRAM:R2 " "Elaborating entity \"OPRAM\" for hierarchy \"OPRAM:R2\"" {  } { { "communication.v" "R2" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/communication.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701182261237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram OPRAM:R2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"OPRAM:R2\|altsyncram:altsyncram_component\"" {  } { { "OPRAM.v" "altsyncram_component" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/OPRAM.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701182261248 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "OPRAM:R2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"OPRAM:R2\|altsyncram:altsyncram_component\"" {  } { { "OPRAM.v" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/OPRAM.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701182261257 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "OPRAM:R2\|altsyncram:altsyncram_component " "Instantiated megafunction \"OPRAM:R2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701182261257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701182261257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701182261257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=0 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701182261257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701182261257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701182261257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701182261257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701182261257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701182261257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701182261257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701182261257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701182261257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701182261257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701182261257 ""}  } { { "OPRAM.v" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/OPRAM.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701182261257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m7h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m7h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m7h1 " "Found entity 1: altsyncram_m7h1" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/db/altsyncram_m7h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701182261298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701182261298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m7h1 OPRAM:R2\|altsyncram:altsyncram_component\|altsyncram_m7h1:auto_generated " "Elaborating entity \"altsyncram_m7h1\" for hierarchy \"OPRAM:R2\|altsyncram:altsyncram_component\|altsyncram_m7h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701182261298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_et72.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_et72.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_et72 " "Found entity 1: altsyncram_et72" {  } { { "db/altsyncram_et72.tdf" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/db/altsyncram_et72.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701182261343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701182261343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_et72 OPRAM:R2\|altsyncram:altsyncram_component\|altsyncram_m7h1:auto_generated\|altsyncram_et72:altsyncram1 " "Elaborating entity \"altsyncram_et72\" for hierarchy \"OPRAM:R2\|altsyncram:altsyncram_component\|altsyncram_m7h1:auto_generated\|altsyncram_et72:altsyncram1\"" {  } { { "db/altsyncram_m7h1.tdf" "altsyncram1" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/db/altsyncram_m7h1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701182261343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom OPRAM:R2\|altsyncram:altsyncram_component\|altsyncram_m7h1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"OPRAM:R2\|altsyncram:altsyncram_component\|altsyncram_m7h1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_m7h1.tdf" "mgl_prim2" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/db/altsyncram_m7h1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701182261820 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "OPRAM:R2\|altsyncram:altsyncram_component\|altsyncram_m7h1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"OPRAM:R2\|altsyncram:altsyncram_component\|altsyncram_m7h1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/db/altsyncram_m7h1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701182261849 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "OPRAM:R2\|altsyncram:altsyncram_component\|altsyncram_m7h1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"OPRAM:R2\|altsyncram:altsyncram_component\|altsyncram_m7h1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701182261849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701182261849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701182261849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 805306368 " "Parameter \"NODE_NAME\" = \"805306368\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701182261849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 2048 " "Parameter \"NUMWORDS\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701182261849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701182261849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701182261849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 11 " "Parameter \"WIDTHAD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701182261849 ""}  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/db/altsyncram_m7h1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701182261849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter OPRAM:R2\|altsyncram:altsyncram_component\|altsyncram_m7h1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"OPRAM:R2\|altsyncram:altsyncram_component\|altsyncram_m7h1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701182261952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl OPRAM:R2\|altsyncram:altsyncram_component\|altsyncram_m7h1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"OPRAM:R2\|altsyncram:altsyncram_component\|altsyncram_m7h1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701182262060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr OPRAM:R2\|altsyncram:altsyncram_component\|altsyncram_m7h1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"OPRAM:R2\|altsyncram:altsyncram_component\|altsyncram_m7h1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701182262157 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1701182262370 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.11.28.10:37:44 Progress: Loading sld68bc62a3/alt_sld_fab_wrapper_hw.tcl " "2023.11.28.10:37:44 Progress: Loading sld68bc62a3/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701182264983 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701182266498 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701182266565 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701182268031 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701182268113 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701182268191 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701182268281 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701182268286 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701182268286 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1701182268958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld68bc62a3/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld68bc62a3/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld68bc62a3/alt_sld_fab.v" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/db/ip/sld68bc62a3/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701182269133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701182269133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld68bc62a3/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld68bc62a3/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld68bc62a3/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/db/ip/sld68bc62a3/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701182269194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701182269194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld68bc62a3/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld68bc62a3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld68bc62a3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/db/ip/sld68bc62a3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701182269195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701182269195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld68bc62a3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld68bc62a3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld68bc62a3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/db/ip/sld68bc62a3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701182269242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701182269242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld68bc62a3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld68bc62a3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld68bc62a3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/db/ip/sld68bc62a3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701182269313 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld68bc62a3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/db/ip/sld68bc62a3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701182269313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701182269313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld68bc62a3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld68bc62a3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld68bc62a3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/db/ip/sld68bc62a3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701182269364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701182269364 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[0\] " "Synthesized away node \"DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_elq1.tdf" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/db/altsyncram_elq1.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DPRAM.v" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/DPRAM.v" 92 0 0 } } { "communication.v" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/communication.v" 57 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701182270043 "|communication|DPRAM:R1|altsyncram:altsyncram_component|altsyncram_elq1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[1\] " "Synthesized away node \"DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_elq1.tdf" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/db/altsyncram_elq1.tdf" 73 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DPRAM.v" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/DPRAM.v" 92 0 0 } } { "communication.v" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/communication.v" 57 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701182270043 "|communication|DPRAM:R1|altsyncram:altsyncram_component|altsyncram_elq1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[2\] " "Synthesized away node \"DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_elq1.tdf" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/db/altsyncram_elq1.tdf" 106 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DPRAM.v" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/DPRAM.v" 92 0 0 } } { "communication.v" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/communication.v" 57 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701182270043 "|communication|DPRAM:R1|altsyncram:altsyncram_component|altsyncram_elq1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[3\] " "Synthesized away node \"DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_elq1.tdf" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/db/altsyncram_elq1.tdf" 139 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DPRAM.v" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/DPRAM.v" 92 0 0 } } { "communication.v" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/communication.v" 57 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701182270043 "|communication|DPRAM:R1|altsyncram:altsyncram_component|altsyncram_elq1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[4\] " "Synthesized away node \"DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_elq1.tdf" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/db/altsyncram_elq1.tdf" 172 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DPRAM.v" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/DPRAM.v" 92 0 0 } } { "communication.v" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/communication.v" 57 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701182270043 "|communication|DPRAM:R1|altsyncram:altsyncram_component|altsyncram_elq1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[5\] " "Synthesized away node \"DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_elq1.tdf" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/db/altsyncram_elq1.tdf" 205 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DPRAM.v" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/DPRAM.v" 92 0 0 } } { "communication.v" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/communication.v" 57 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701182270043 "|communication|DPRAM:R1|altsyncram:altsyncram_component|altsyncram_elq1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[6\] " "Synthesized away node \"DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_elq1.tdf" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/db/altsyncram_elq1.tdf" 238 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DPRAM.v" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/DPRAM.v" 92 0 0 } } { "communication.v" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/communication.v" 57 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701182270043 "|communication|DPRAM:R1|altsyncram:altsyncram_component|altsyncram_elq1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[7\] " "Synthesized away node \"DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_elq1.tdf" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/db/altsyncram_elq1.tdf" 271 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DPRAM.v" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/DPRAM.v" 92 0 0 } } { "communication.v" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/communication.v" 57 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701182270043 "|communication|DPRAM:R1|altsyncram:altsyncram_component|altsyncram_elq1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[8\] " "Synthesized away node \"DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_elq1.tdf" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/db/altsyncram_elq1.tdf" 304 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DPRAM.v" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/DPRAM.v" 92 0 0 } } { "communication.v" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/communication.v" 57 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701182270043 "|communication|DPRAM:R1|altsyncram:altsyncram_component|altsyncram_elq1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[9\] " "Synthesized away node \"DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_elq1.tdf" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/db/altsyncram_elq1.tdf" 337 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DPRAM.v" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/DPRAM.v" 92 0 0 } } { "communication.v" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/communication.v" 57 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701182270043 "|communication|DPRAM:R1|altsyncram:altsyncram_component|altsyncram_elq1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[10\] " "Synthesized away node \"DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_elq1.tdf" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/db/altsyncram_elq1.tdf" 370 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DPRAM.v" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/DPRAM.v" 92 0 0 } } { "communication.v" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/communication.v" 57 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701182270043 "|communication|DPRAM:R1|altsyncram:altsyncram_component|altsyncram_elq1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[11\] " "Synthesized away node \"DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_elq1.tdf" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/db/altsyncram_elq1.tdf" 403 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DPRAM.v" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/DPRAM.v" 92 0 0 } } { "communication.v" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/communication.v" 57 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701182270043 "|communication|DPRAM:R1|altsyncram:altsyncram_component|altsyncram_elq1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[12\] " "Synthesized away node \"DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_elq1.tdf" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/db/altsyncram_elq1.tdf" 436 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DPRAM.v" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/DPRAM.v" 92 0 0 } } { "communication.v" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/communication.v" 57 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701182270043 "|communication|DPRAM:R1|altsyncram:altsyncram_component|altsyncram_elq1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[13\] " "Synthesized away node \"DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_elq1.tdf" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/db/altsyncram_elq1.tdf" 469 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DPRAM.v" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/DPRAM.v" 92 0 0 } } { "communication.v" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/communication.v" 57 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701182270043 "|communication|DPRAM:R1|altsyncram:altsyncram_component|altsyncram_elq1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[14\] " "Synthesized away node \"DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_elq1.tdf" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/db/altsyncram_elq1.tdf" 502 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DPRAM.v" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/DPRAM.v" 92 0 0 } } { "communication.v" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/communication.v" 57 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701182270043 "|communication|DPRAM:R1|altsyncram:altsyncram_component|altsyncram_elq1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[15\] " "Synthesized away node \"DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_elq1.tdf" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/db/altsyncram_elq1.tdf" 535 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DPRAM.v" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/DPRAM.v" 92 0 0 } } { "communication.v" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/communication.v" 57 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701182270043 "|communication|DPRAM:R1|altsyncram:altsyncram_component|altsyncram_elq1:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1701182270043 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1701182270043 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1701182270378 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "communication.v" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/communication.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701182270461 "|communication|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "communication.v" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/communication.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701182270461 "|communication|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "communication.v" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/communication.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701182270461 "|communication|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "communication.v" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/communication.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701182270461 "|communication|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "communication.v" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/communication.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701182270461 "|communication|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "communication.v" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/communication.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701182270461 "|communication|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "communication.v" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/communication.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701182270461 "|communication|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "communication.v" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/communication.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701182270461 "|communication|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "communication.v" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/communication.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701182270461 "|communication|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "communication.v" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/communication.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701182270461 "|communication|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "communication.v" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/communication.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701182270461 "|communication|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "communication.v" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/communication.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701182270461 "|communication|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "communication.v" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/communication.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701182270461 "|communication|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "communication.v" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/communication.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701182270461 "|communication|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "communication.v" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/communication.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701182270461 "|communication|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "communication.v" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/communication.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701182270461 "|communication|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "communication.v" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/communication.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701182270461 "|communication|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "communication.v" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/communication.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701182270461 "|communication|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "communication.v" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/communication.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701182270461 "|communication|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "communication.v" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/communication.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701182270461 "|communication|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "communication.v" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/communication.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701182270461 "|communication|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "communication.v" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/communication.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701182270461 "|communication|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "communication.v" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/communication.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701182270461 "|communication|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "communication.v" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/communication.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701182270461 "|communication|LEDG[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701182270461 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701182270522 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701182270830 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701182271547 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701182271547 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "communication.v" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/communication.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701182271674 "|communication|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "communication.v" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/communication.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701182271674 "|communication|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "communication.v" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/communication.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701182271674 "|communication|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } { { "communication.v" "" { Text "C:/Users/Abrah/OneDrive/Documents/GitHub/eced4260-beamformer-project/Communication_2/communication.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701182271674 "|communication|UART_RXD"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1701182271674 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "343 " "Implemented 343 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701182271674 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701182271674 ""} { "Info" "ICUT_CUT_TM_LCELLS" "281 " "Implemented 281 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701182271674 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1701182271674 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701182271674 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 67 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4854 " "Peak virtual memory: 4854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701182271693 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 28 10:37:51 2023 " "Processing ended: Tue Nov 28 10:37:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701182271693 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701182271693 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701182271693 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701182271693 ""}
