

================================================================
== Vitis HLS Report for 'mergeKopad_32_64_256_32_64_Pipeline_VITIS_LOOP_226_3'
================================================================
* Date:           Sat Nov  1 16:09:42 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  9.00 ns|  4.911 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |       10|       10|  90.000 ns|  90.000 ns|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_226_3  |        8|        8|         2|          1|          1|     8|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.91>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%msgHash_1 = alloca i32 1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:218]   --->   Operation 5 'alloca' 'msgHash_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:226]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %mergeKopadStrm, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mergeKopadStrm, void @empty_11, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%msgHash_read = read i256 @_ssdm_op_Read.ap_auto.i256, i256 %msgHash" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:207]   --->   Operation 9 'read' 'msgHash_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln226 = store i4 0, i4 %i" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:226]   --->   Operation 10 'store' 'store_ln226' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln218 = store i256 %msgHash_read, i256 %msgHash_1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:218]   --->   Operation 11 'store' 'store_ln218' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc13"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_2 = load i4 %i" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:226]   --->   Operation 13 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.73ns)   --->   "%icmp_ln226 = icmp_eq  i4 %i_2, i4 8" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:226]   --->   Operation 14 'icmp' 'icmp_ln226' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.73ns)   --->   "%i_3 = add i4 %i_2, i4 1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:226]   --->   Operation 15 'add' 'i_3' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln226 = br i1 %icmp_ln226, void %for.inc13.split, void %for.end15.exitStub" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:226]   --->   Operation 16 'br' 'br_ln226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln226 = store i4 %i_3, i4 %i" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:226]   --->   Operation 17 'store' 'store_ln226' <Predicate = (!icmp_ln226)> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 28 'ret' 'ret_ln0' <Predicate = (icmp_ln226)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.63>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%msgHash_1_load = load i256 %msgHash_1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:228]   --->   Operation 18 'load' 'msgHash_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln227 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:227]   --->   Operation 19 'specpipeline' 'specpipeline_ln227' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%speclooptripcount_ln218 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:218]   --->   Operation 20 'speclooptripcount' 'speclooptripcount_ln218' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln226 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:226]   --->   Operation 21 'specloopname' 'specloopname_ln226' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln228 = trunc i256 %msgHash_1_load" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:228]   --->   Operation 22 'trunc' 'trunc_ln228' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] ( I:3.63ns O:3.63ns )   --->   "%write_ln228 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mergeKopadStrm, i32 %trunc_ln228" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:228]   --->   Operation 23 'write' 'write_ln228' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_LUTRAM">   --->   Core 79 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%msgHash_2 = partselect i224 @_ssdm_op_PartSelect.i224.i256.i32.i32, i256 %msgHash_1_load, i32 32, i32 255" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:229]   --->   Operation 24 'partselect' 'msgHash_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln229 = zext i224 %msgHash_2" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:229]   --->   Operation 25 'zext' 'zext_ln229' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln218 = store i256 %zext_ln229, i256 %msgHash_1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:218]   --->   Operation 26 'store' 'store_ln218' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln226 = br void %for.inc13" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:226]   --->   Operation 27 'br' 'br_ln226' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 9.000ns, clock uncertainty: 0.900ns.

 <State 1>: 4.911ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln226', /home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:226) of constant 0 on local variable 'i', /home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:226 [8]  (1.588 ns)
	'load' operation 4 bit ('i', /home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:226) on local variable 'i', /home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:226 [12]  (0.000 ns)
	'add' operation 4 bit ('i', /home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:226) [14]  (1.735 ns)
	'store' operation 0 bit ('store_ln226', /home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:226) of variable 'i', /home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:226 on local variable 'i', /home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:226 [25]  (1.588 ns)

 <State 2>: 3.634ns
The critical path consists of the following:
	'load' operation 256 bit ('msgHash_1_load', /home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:228) on local variable 'msgHash', /home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:218 [17]  (0.000 ns)
	fifo write operation ('write_ln228', /home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:228) on port 'mergeKopadStrm' (/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:228) [22]  (3.634 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
