(* use_dsp48="no" *) (* use_dsp="no" *) module top  (y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h2f):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(3'h6):(1'h0)] wire3;
  input wire [(2'h2):(1'h0)] wire2;
  input wire [(3'h6):(1'h0)] wire1;
  input wire [(2'h3):(1'h0)] wire0;
  wire [(2'h3):(1'h0)] wire36;
  wire signed [(4'ha):(1'h0)] wire34;
  wire [(3'h6):(1'h0)] wire7;
  wire signed [(4'hb):(1'h0)] wire6;
  wire signed [(3'h7):(1'h0)] wire5;
  wire [(4'h9):(1'h0)] wire4;
  assign y = {wire36, wire34, wire7, wire6, wire5, wire4, (1'h0)};
  assign wire4 = ($unsigned(($signed((8'hae)) ?
                     wire1[(1'h1):(1'h1)] : $signed((8'ha4)))) ^ (~^$unsigned((|wire2))));
  assign wire5 = wire4[(3'h5):(3'h5)];
  assign wire6 = {wire2[(2'h2):(1'h1)]};
  assign wire7 = (~($unsigned(wire2[(2'h2):(1'h0)]) >> wire5));
  module8 #() modinst35 (wire34, clk, wire5, wire6, wire3, wire1);
  assign wire36 = (~^wire7[(3'h6):(2'h3)]);
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module8
#(parameter param33 = (!((((8'hb0) ? (8'h9f) : (8'h9e)) != ((8'ha6) < (8'h9f))) << {((8'ha1) ^ (8'h9c))})))
(y, clk, wire12, wire11, wire10, wire9);
  output wire [(32'h8d):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(3'h7):(1'h0)] wire12;
  input wire signed [(3'h5):(1'h0)] wire11;
  input wire [(3'h4):(1'h0)] wire10;
  input wire signed [(3'h4):(1'h0)] wire9;
  wire signed [(4'h9):(1'h0)] wire32;
  wire [(4'h9):(1'h0)] wire31;
  wire signed [(3'h6):(1'h0)] wire23;
  wire signed [(4'h8):(1'h0)] wire20;
  wire signed [(4'hb):(1'h0)] wire19;
  wire signed [(3'h6):(1'h0)] wire18;
  wire [(3'h7):(1'h0)] wire17;
  wire [(4'h8):(1'h0)] wire13;
  reg signed [(3'h4):(1'h0)] reg30 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg29 = (1'h0);
  reg [(4'h8):(1'h0)] reg28 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg27 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg26 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg25 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg24 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg22 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg21 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg16 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg15 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg14 = (1'h0);
  assign y = {wire32,
                 wire31,
                 wire23,
                 wire20,
                 wire19,
                 wire18,
                 wire17,
                 wire13,
                 reg30,
                 reg29,
                 reg28,
                 reg27,
                 reg26,
                 reg25,
                 reg24,
                 reg22,
                 reg21,
                 reg16,
                 reg15,
                 reg14,
                 (1'h0)};
  assign wire13 = {($signed((wire10 && (8'haf))) ?
                          wire10 : $signed((wire9 ? wire12 : wire10)))};
  always
    @(posedge clk) begin
      reg14 <= (($unsigned({(8'h9d)}) & wire12[(3'h6):(2'h3)]) <= wire12[(3'h7):(3'h6)]);
    end
  always
    @(posedge clk) begin
      reg15 <= wire10;
      reg16 <= $signed((reg15[(2'h2):(1'h1)] | $unsigned($unsigned(wire11))));
    end
  assign wire17 = $signed($signed(($unsigned(wire12) - (~wire9))));
  assign wire18 = (^~($unsigned((!wire13)) ?
                      (|wire11) : ($unsigned(reg15) ~^ $signed(wire10))));
  assign wire19 = (^(|{(wire13 || wire12)}));
  assign wire20 = $unsigned(wire13[(3'h7):(3'h6)]);
  always
    @(posedge clk) begin
      if ((8'ha2))
        begin
          reg21 <= wire9[(3'h4):(2'h3)];
        end
      else
        begin
          reg21 <= ((wire10 ?
                  $unsigned(wire20) : $unsigned((wire13 ? reg14 : wire12))) ?
              (!(8'haa)) : {$unsigned((8'ha1))});
          reg22 <= $unsigned((((wire12 && (8'h9e)) ?
                  $unsigned((8'ha8)) : wire17) ?
              wire20[(3'h5):(1'h0)] : (8'ha4)));
        end
    end
  assign wire23 = {wire17[(2'h2):(1'h0)]};
  always
    @(posedge clk) begin
      if ((wire11 ?
          (wire17[(3'h6):(1'h0)] || $signed(wire18)) : (-$unsigned((&wire23)))))
        begin
          reg24 <= (^(+$signed((reg22 ? reg15 : wire17))));
          reg25 <= $unsigned(((((8'h9e) ~^ reg14) ?
                  reg22[(1'h1):(1'h0)] : $signed(reg16)) ?
              ({wire18} == (reg14 ? wire18 : wire17)) : reg24));
        end
      else
        begin
          reg24 <= $signed({wire18[(3'h6):(2'h3)]});
          reg25 <= wire19[(4'h8):(2'h2)];
          reg26 <= {$unsigned(reg25[(3'h5):(1'h0)])};
        end
      if (wire18)
        begin
          reg27 <= (~&(reg21[(3'h7):(1'h0)] ~^ (^(wire19 != wire20))));
        end
      else
        begin
          reg27 <= {wire12[(1'h1):(1'h1)]};
          reg28 <= (wire23 ? wire12 : wire10);
          reg29 <= $signed((-wire9[(3'h4):(1'h0)]));
        end
      reg30 <= wire19[(3'h4):(2'h2)];
    end
  assign wire31 = (~(($unsigned((8'ha3)) ? (&wire20) : {wire17}) ?
                      $unsigned(wire18) : (!$signed(wire19))));
  assign wire32 = reg30;
endmodule