// Seed: 1442253168
module module_0 (
    output wor id_0,
    input tri0 id_1,
    input tri1 id_2,
    input supply1 id_3,
    input uwire id_4
);
  wire id_6;
  assign id_0 = 1;
  wire id_7;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    output tri1 id_2,
    output wire id_3,
    input wor id_4,
    input tri0 id_5,
    input wire id_6,
    input uwire id_7,
    input wire id_8,
    input tri0 id_9,
    input tri0 id_10,
    input supply0 id_11,
    output uwire id_12,
    input wand id_13,
    input tri id_14,
    output supply1 id_15,
    output supply0 id_16,
    input supply1 id_17
);
  assign id_2 = 1;
  module_0 modCall_1 (
      id_15,
      id_11,
      id_17,
      id_4,
      id_13
  );
  wire id_19;
endmodule
