/* */
/*###############################################################################*/
/*#                                                    */
/*#        Technology     : TSMC 16nm CMOS Logic FinFet (FFC) HKMG*/
/*#        Memory Type    : TSMC 16nm FFC Two Port Register File with d130 bit cell*/
/*#        Library Name   : ts6n16ffcllsvta64x32m4fw (user specify : ts6n16ffcllsvta64x32m4fw)*/
/*#        Library Version: 170a*/
/*#        Generated Time : 2025/06/18, 11:59:49*/
/*###############################################################################*/
/*# STATEMENT OF USE                                                             */
/*#                                                                              */
/*#  This information contains confidential and proprietary information of TSMC. */
/*# No part of this information may be reproduced, transmitted, transcribed,     */
/*# stored in a retrieval system, or translated into any human or computer       */
/*# language, in any form or by any means, electronic, mechanical, magnetic,     */
/*# optical, chemical, manual, or otherwise, without the prior written permission*/
/*# of TSMC. This information was prepared for informational purpose and is for  */
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the */
/*# inforrmation at any time and without notice.                                 */
/**/
/*###############################################################################*/
/*#*Template Version : S_03_44602***************************************************************/
/*#**********************************************************************************************/



library(ts6n16ffcllsvta64x32m4fw_ssgnp0p72v150c) {
    technology (cmos) ;
    delay_model         : table_lookup ;
    date                : "2025/06/18, 11:59:49" ;
    comment             : "Copyright TSMC" ;
    revision            : v1.0 ;
    simulation          : true ;
    nom_process         : 1 ;
    nom_temperature     : 150.000000 ;
    nom_voltage         : 0.720000 ;

    voltage_map(VDD, 0.720000);  
    voltage_map(VSS, 0.0);
    operating_conditions("ssgnp0p72v150c"){
        process     : 1 ;
        temperature : 150.000000 ;
        voltage     : 0.720000 ;
        tree_type   : "balanced_tree" ;
    }
    default_operating_conditions    : ssgnp0p72v150c ;
    default_fanout_load             : 1 ;
    default_inout_pin_cap           : 0.0 ;
    default_input_pin_cap           : 1.0 ;
    default_output_pin_cap          : 0.0 ;
    default_cell_leakage_power      : 0.0 ;
    default_leakage_power_density   : 0.0 ;
    
    slew_lower_threshold_pct_rise   :  10 ;
    slew_upper_threshold_pct_rise   :  90 ;
    slew_derate_from_library        : 1.00 ;
    input_threshold_pct_fall        : 50 ;
    output_threshold_pct_fall       : 50 ;
    input_threshold_pct_rise        : 50 ;
    output_threshold_pct_rise       : 50 ;
    slew_lower_threshold_pct_fall   : 10 ;
    slew_upper_threshold_pct_fall   : 90 ;
    k_volt_cell_leakage_power       : 0.0 ;
    k_temp_cell_leakage_power       : 0.0 ;
    k_process_cell_leakage_power    : 0.0 ;
    k_volt_internal_power           : 0.0 ;
    k_temp_internal_power           : 0.0 ;
    k_process_internal_power        : 0.0 ;

    capacitive_load_unit (1,pf) ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;
    pulling_resistance_unit : "1kohm" ;
    library_features(report_delay_calculation) ;
    library_features(report_power_calculation) ;
    define_cell_area (pad_drivers,pad_driver_sites) ;
    
    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    } 
    lu_table_template (clktran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (sram_load_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template (sig2sram_constraint_template) {
         variable_1 : related_pin_transition ;
         variable_2 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (sig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    } 
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    power_lut_template(sram_power_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ( "0.000000, 0.065000, 0.215835, 0.342510, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1.000000" );
    }
    /* LIBRARY_TEMPLATE */

    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ( "0.000000, 0.065000, 0.215835, 0.342510, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1.000000" );
        values ( \
              "0.000000, 0.000894, 0.002968, 0.004710, 0.006466, 0.008077, 0.010390, 0.012658, 0.012963, 0.013207, 0.013395, 0.013534, 0.013687, 0.013750",\
              "0.000000, 0.004225, 0.014029, 0.022263, 0.030568, 0.038184, 0.049119, 0.059836, 0.061281, 0.062433, 0.063319, 0.063978, 0.064704, 0.065000",\
              "0.000000, 0.008694, 0.028868, 0.045811, 0.062899, 0.078571, 0.101071, 0.123123, 0.126097, 0.128468, 0.130292, 0.131648, 0.133141, 0.133750",\
              "0.000000, 0.017631, 0.058545, 0.092906, 0.127561, 0.159345, 0.204976, 0.249698, 0.255730, 0.260537, 0.264237, 0.266987, 0.270016, 0.271250",\
              "0.000000, 0.035506, 0.117900, 0.187096, 0.256886, 0.320893, 0.412785, 0.502849, 0.514996, 0.524676, 0.532127, 0.537665, 0.543764, 0.546250"\
               );
    }



    type (AA_5_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 6 ;
        bit_from  : 5 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    type (AB_5_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 6 ;
        bit_from  : 5 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    type (D_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    type (BWEB_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }

    
    type (Q_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    
   type (RCT_1_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
   type (WCT_1_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
   type (KP_2_0) {
        base_type : array;
        data_type : bit;
        bit_width : 3;
        bit_from  : 2;
        bit_to    : 0;
        downto    : true;
    }


    
cell(TS6N16FFCLLSVTA64X32M4FW) {
    is_macro_cell : true;
    memory() {
        type            : ram ;
        address_width   : 6 ;
        word_width      : 32 ;
    }
    functional_peak_current : 50139.400000;
    interface_timing     : TRUE ;
    bus_naming_style     : "%s[%d]" ;
    area                 : 1912.749600 ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;

    pg_pin(VDD) {
        voltage_name : VDD;
        direction : input;
        pg_type : primary_power;
    }
    pg_pin(VSS) {
        voltage_name : VSS;
        direction : input;
        pg_type : primary_ground;
    }
    
    bus(RCT) {
        bus_type : RCT_1_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance : 0.007118;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.968692, 0.984041, 1.002301, 1.027234, 1.062627" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.968692, 0.984041, 1.002301, 1.027234, 1.062627" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.871823, 0.885637, 0.902071, 0.924511, 0.956365" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.871823, 0.885637, 0.902071, 0.924511, 0.956365" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.968692, 0.984041, 1.002301, 1.027234, 1.062627" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.968692, 0.984041, 1.002301, 1.027234, 1.062627" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.871823, 0.885637, 0.902071, 0.924511, 0.956365" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.871823, 0.885637, 0.902071, 0.924511, 0.956365" ) ;
            }
        }
        pin(RCT[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003664") ;
            }
            fall_power("scalar") {
                values ("0.003664") ;
            }
        }  
        }
    }
    bus(WCT) {
        bus_type : WCT_1_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance : 0.007103;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.968692, 0.984041, 1.002301, 1.027234, 1.062627" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.968692, 0.984041, 1.002301, 1.027234, 1.062627" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.871823, 0.885637, 0.902071, 0.924511, 0.956365" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.871823, 0.885637, 0.902071, 0.924511, 0.956365" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.968692, 0.984041, 1.002301, 1.027234, 1.062627" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.968692, 0.984041, 1.002301, 1.027234, 1.062627" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.871823, 0.885637, 0.902071, 0.924511, 0.956365" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.871823, 0.885637, 0.902071, 0.924511, 0.956365" ) ;
            }
        }
        pin(WCT[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003664") ;
            }
            fall_power("scalar") {
                values ("0.003664") ;
            }
        }  
        }
    }
    bus(KP) {
        bus_type : KP_2_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance : 0.001692;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.968692, 0.984041, 1.002301, 1.027234, 1.062627" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.968692, 0.984041, 1.002301, 1.027234, 1.062627" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.871823, 0.885637, 0.902071, 0.924511, 0.956365" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.871823, 0.885637, 0.902071, 0.924511, 0.956365" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.968692, 0.984041, 1.002301, 1.027234, 1.062627" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.968692, 0.984041, 1.002301, 1.027234, 1.062627" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.871823, 0.885637, 0.902071, 0.924511, 0.956365" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.871823, 0.885637, 0.902071, 0.924511, 0.956365" ) ;
            }
        }
        pin(KP[2:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003664") ;
            }
            fall_power("scalar") {
                values ("0.003664") ;
            }
        }  
        }
    }
 
 
    pin(CLKW) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.004049 ;
        clock           : true ;
        pin_func_type   : active_rising ;

       timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
       }
       timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }               
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLKW" ;
            when : "!WEB" ;
            sdf_cond : "check_web" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.162828, 0.178177, 0.196437, 0.221370, 0.256763" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.307986, 0.323334, 0.341594, 0.366527, 0.401921" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLKW" ;
            when : "!WEB" ;
            sdf_cond : "check_web" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.968692, 0.984041, 1.002301, 1.027234, 1.062627" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.968692, 0.984041, 1.002301, 1.027234, 1.062627" ) ;
            }
        }


        
        timing() {
            timing_type   : recovery_rising ;
            related_pin   : "CLKR" ;
            when          : "(!WEB & !REB)" ;
            sdf_cond      : "check_twrcc" ;
            
            rise_constraint("scalar") {
                values ("0.968692" ) ;
            }
        }

        



        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB &(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) ";
            rise_power("scalar") {
                values ("1.089259") ;
            }
            fall_power("scalar") {
                values ("0.121029") ;
            }
        }
        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB &(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) ";
            rise_power("scalar") {
                values ("1.027958") ;
            }
            fall_power("scalar") {
                values ("0.114218") ;
            }
        }
        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB & (!(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  ";
            rise_power("scalar") {
                values ("1.058609") ;
            }
            fall_power("scalar") {
                values ("0.117624") ;
            }
        }
        
        internal_power () {
            related_pg_pin : VDD;
            when : "WEB";
            rise_power("scalar") {
                values ("0.005806") ;
            }
            fall_power("scalar") {
                values ("0.000000") ;
            }
        }
        

    }   /* pin(CLKW) */
    
    pin(WEB) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001850 ;
        
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
             
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.254503, 0.268230, 0.284725, 0.317418, 0.369544",\
              "0.241772, 0.255498, 0.271993, 0.304686, 0.356812",\
              "0.228629, 0.242355, 0.258850, 0.291543, 0.343669",\
              "0.208588, 0.222314, 0.238809, 0.271502, 0.323628",\
              "0.187872, 0.201599, 0.218093, 0.250787, 0.302913"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.254503, 0.268230, 0.284725, 0.317418, 0.369544",\
              "0.241772, 0.255498, 0.271993, 0.304686, 0.356812",\
              "0.228629, 0.242355, 0.258850, 0.291543, 0.343669",\
              "0.208588, 0.222314, 0.238809, 0.271502, 0.323628",\
              "0.187872, 0.201599, 0.218093, 0.250787, 0.302913"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
             
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.135734, 0.129760, 0.121535, 0.109803, 0.093189",\
              "0.155847, 0.149874, 0.141648, 0.129917, 0.113302",\
              "0.180328, 0.174355, 0.166130, 0.154398, 0.137784",\
              "0.214755, 0.208783, 0.200556, 0.188826, 0.172211",\
              "0.262128, 0.256155, 0.247929, 0.236198, 0.219583"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) { 
                values ( \
              "0.135734, 0.129760, 0.121535, 0.109803, 0.093189",\
              "0.155847, 0.149874, 0.141648, 0.129917, 0.113302",\
              "0.180328, 0.174355, 0.166130, 0.154398, 0.137784",\
              "0.214755, 0.208783, 0.200556, 0.188826, 0.172211",\
              "0.262128, 0.256155, 0.247929, 0.236198, 0.219583"\
               ) ;
            }
        }

        
        

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003664") ;
            }
            fall_power("scalar") {
                values ("0.003664") ;
            }
        }  

        
    }   /* pin(WEB) */
    
    
    bus(AA) {
        bus_type        : AA_5_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001258 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.190461, 0.203489, 0.221120, 0.251115, 0.294947",\
              "0.175955, 0.188983, 0.206614, 0.236608, 0.280440",\
              "0.158558, 0.171587, 0.189217, 0.219212, 0.263044",\
              "0.133976, 0.147005, 0.164635, 0.194630, 0.238462",\
              "0.100198, 0.113227, 0.130857, 0.160852, 0.204684"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.190461, 0.203489, 0.221120, 0.251115, 0.294947",\
              "0.175955, 0.188983, 0.206614, 0.236608, 0.280440",\
              "0.158558, 0.171587, 0.189217, 0.219212, 0.263044",\
              "0.133976, 0.147005, 0.164635, 0.194630, 0.238462",\
              "0.100198, 0.113227, 0.130857, 0.160852, 0.204684"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.246740, 0.241030, 0.232658, 0.219937, 0.201301",\
              "0.266854, 0.261143, 0.252771, 0.240050, 0.221414",\
              "0.291335, 0.285625, 0.277252, 0.264532, 0.245896",\
              "0.325762, 0.320052, 0.311680, 0.298959, 0.280323",\
              "0.373134, 0.367424, 0.359052, 0.346331, 0.327695"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.246740, 0.241030, 0.232658, 0.219937, 0.201301",\
              "0.266854, 0.261143, 0.252771, 0.240050, 0.221414",\
              "0.291335, 0.285625, 0.277252, 0.264532, 0.245896",\
              "0.325762, 0.320052, 0.311680, 0.298959, 0.280323",\
              "0.373134, 0.367424, 0.359052, 0.346331, 0.327695"\
               ) ;
            }
        }

        
        pin(AA[5:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.028999") ;
            }
            fall_power("scalar") {
                values ("0.028999") ;
            }
        }   
        }
    }   /* bus(AA) */
    
    
    
    
    bus(D) {
        bus_type        : D_31_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001616 ;
        memory_write() {
            address     : AA ;
            clocked_on  : CLKW ;
        }
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.141356, 0.156855, 0.176447, 0.208521, 0.255153",\
              "0.126849, 0.142348, 0.161940, 0.194014, 0.240646",\
              "0.109453, 0.124952, 0.144544, 0.176618, 0.223250",\
              "0.084871, 0.100370, 0.119962, 0.152036, 0.198668",\
              "0.051093, 0.066592, 0.086184, 0.118258, 0.164890"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.141356, 0.156855, 0.176447, 0.208521, 0.255153",\
              "0.126849, 0.142348, 0.161940, 0.194014, 0.240646",\
              "0.109453, 0.124952, 0.144544, 0.176618, 0.223250",\
              "0.084871, 0.100370, 0.119962, 0.152036, 0.198668",\
              "0.051093, 0.066592, 0.086184, 0.118258, 0.164890"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.334429, 0.319011, 0.299112, 0.267248, 0.227158",\
              "0.348796, 0.333378, 0.313479, 0.281615, 0.241525",\
              "0.366283, 0.350864, 0.330966, 0.299102, 0.259012",\
              "0.390874, 0.375455, 0.355557, 0.323693, 0.283602",\
              "0.424711, 0.409292, 0.389394, 0.357530, 0.317440"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.334429, 0.319011, 0.299112, 0.267248, 0.227158",\
              "0.348796, 0.333378, 0.313479, 0.281615, 0.241525",\
              "0.366283, 0.350864, 0.330966, 0.299102, 0.259012",\
              "0.390874, 0.375455, 0.355557, 0.323693, 0.283602",\
              "0.424711, 0.409292, 0.389394, 0.357530, 0.317440"\
               ) ;
            }
        }
        
        
        pin(D[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.009857") ;
            }
            fall_power("scalar") {
                values ("0.009857") ;
            }
        }
        }

    }   /* bus(D) */
    
    

    
    
    bus(BWEB) {
        bus_type        : BWEB_31_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001698 ;
        
       timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.154968, 0.170586, 0.190396, 0.222261, 0.268765",\
              "0.142236, 0.157854, 0.177664, 0.209529, 0.256033",\
              "0.129093, 0.144711, 0.164521, 0.196386, 0.242890",\
              "0.109052, 0.124670, 0.144480, 0.176346, 0.222850",\
              "0.088337, 0.103955, 0.123765, 0.155630, 0.202134"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.154968, 0.170586, 0.190396, 0.222261, 0.268765",\
              "0.142236, 0.157854, 0.177664, 0.209529, 0.256033",\
              "0.129093, 0.144711, 0.164521, 0.196386, 0.242890",\
              "0.109052, 0.124670, 0.144480, 0.176346, 0.222850",\
              "0.088337, 0.103955, 0.123765, 0.155630, 0.202134"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.270011, 0.255020, 0.238132, 0.211572, 0.174491",\
              "0.284378, 0.269387, 0.252499, 0.225939, 0.188858",\
              "0.301865, 0.286874, 0.269986, 0.243426, 0.206344",\
              "0.326456, 0.311464, 0.294577, 0.268017, 0.230935",\
              "0.360293, 0.345302, 0.328414, 0.301854, 0.264773"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.270011, 0.255020, 0.238132, 0.211572, 0.174491",\
              "0.284378, 0.269387, 0.252499, 0.225939, 0.188858",\
              "0.301865, 0.286874, 0.269986, 0.243426, 0.206344",\
              "0.326456, 0.311464, 0.294577, 0.268017, 0.230935",\
              "0.360293, 0.345302, 0.328414, 0.301854, 0.264773"\
               ) ;
            }
        }

        
        pin(BWEB[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.006796") ;
            }
            fall_power("scalar") {
                values ("0.006796") ;
            }
        }
        }
  
    }   /* bus(BWEB) */
    
    
    
    pin(CLKR) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.004074 ;
        clock           : true ;
        pin_func_type   : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }               
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLKR" ;
            when : "!REB" ;
            sdf_cond : "check_reb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.100000, 0.100000, 0.100000, 0.100000, 0.100000" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.299857, 0.307609, 0.313586, 0.322006, 0.331490" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLKR" ;
            when : "!REB" ;
            sdf_cond : "check_reb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.713637, 0.721388, 0.727367, 0.735787, 0.874000" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.713637, 0.721388, 0.727367, 0.735787, 0.874000" ) ;
            }
        }

        timing() {
            
            timing_type   : recovery_rising ;
            related_pin   : "CLKW" ;
            when          : "(!WEB & !REB)" ;
            sdf_cond      : "check_trwcc" ;
            
            rise_constraint("scalar") {
                values ( "0.713637" ) ;
            }
        }
        
        


        internal_power () {
            related_pg_pin : VDD;
            when : "!REB";

            rise_power("scalar") {
                values ("0.612978") ;
            }
            fall_power("scalar") {
                values ("0.919469") ;
            }
        }
        
        
        internal_power () {
            related_pg_pin : VDD;
            when : "REB";
            rise_power("scalar") {
                values ("0.006780") ;
            }
            fall_power("scalar") {
                values ("0.000000") ;
            }
        }
        
    }   /* pin(CLKR) */
    
    
    pin(REB) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
         direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001849 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.280048, 0.294445, 0.311973, 0.343403, 0.396093",\
              "0.264775, 0.279172, 0.296700, 0.328130, 0.380820",\
              "0.248249, 0.262646, 0.280174, 0.311603, 0.364293",\
              "0.228539, 0.242936, 0.260464, 0.291894, 0.344584",\
              "0.204616, 0.219013, 0.236541, 0.267970, 0.320660"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.280048, 0.294445, 0.311973, 0.343403, 0.396093",\
              "0.264775, 0.279172, 0.296700, 0.328130, 0.380820",\
              "0.248249, 0.262646, 0.280174, 0.311603, 0.364293",\
              "0.228539, 0.242936, 0.260464, 0.291894, 0.344584",\
              "0.204616, 0.219013, 0.236541, 0.267970, 0.320660"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.134096, 0.128082, 0.119761, 0.107918, 0.091110",\
              "0.144466, 0.138453, 0.130132, 0.118289, 0.101481",\
              "0.153152, 0.147140, 0.138818, 0.126975, 0.110167",\
              "0.165268, 0.159255, 0.150933, 0.139091, 0.122282",\
              "0.178933, 0.172920, 0.164599, 0.152755, 0.135947"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) { 
                values ( \
              "0.134096, 0.128082, 0.119761, 0.107918, 0.091110",\
              "0.144466, 0.138453, 0.130132, 0.118289, 0.101481",\
              "0.153152, 0.147140, 0.138818, 0.126975, 0.110167",\
              "0.165268, 0.159255, 0.150933, 0.139091, 0.122282",\
              "0.178933, 0.172920, 0.164599, 0.152755, 0.135947"\
               ) ;
            }
        }       
        

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.004302") ;
            }
            fall_power("scalar") {
                values ("0.004302") ;
            }
        }  
    }   /* pin(REB) */
    
    
    bus(AB) {
        bus_type        : AB_5_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001260 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
            when            :"(!REB)" ;
            sdf_cond        :"RE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.199533, 0.209727, 0.220796, 0.237318, 0.259186",\
              "0.192095, 0.202289, 0.213358, 0.229880, 0.251748",\
              "0.185897, 0.196091, 0.207159, 0.223681, 0.245550",\
              "0.177262, 0.187456, 0.198525, 0.215047, 0.236916",\
              "0.167558, 0.177752, 0.188821, 0.205343, 0.227211"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.199533, 0.209727, 0.220796, 0.237318, 0.259186",\
              "0.192095, 0.202289, 0.213358, 0.229880, 0.251748",\
              "0.185897, 0.196091, 0.207159, 0.223681, 0.245550",\
              "0.177262, 0.187456, 0.198525, 0.215047, 0.236916",\
              "0.167558, 0.177752, 0.188821, 0.205343, 0.227211"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
            when            :"(!REB)" ;
            sdf_cond        :"RE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.172193, 0.167182, 0.161304, 0.152603, 0.140922",\
              "0.182564, 0.177553, 0.171674, 0.162973, 0.151292",\
              "0.191250, 0.186239, 0.180361, 0.171660, 0.159979",\
              "0.203365, 0.198355, 0.192476, 0.183775, 0.172094",\
              "0.217031, 0.212020, 0.206141, 0.197440, 0.185759"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.172193, 0.167182, 0.161304, 0.152603, 0.140922",\
              "0.182564, 0.177553, 0.171674, 0.162973, 0.151292",\
              "0.191250, 0.186239, 0.180361, 0.171660, 0.159979",\
              "0.203365, 0.198355, 0.192476, 0.183775, 0.172094",\
              "0.217031, 0.212020, 0.206141, 0.197440, 0.185759"\
               ) ;
            }
        }

        
        pin(AB[5:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.028999") ;
            }
            fall_power("scalar") {
                values ("0.028999") ;
            }
        }  
        }

    }   /* bus(AB) */
    
    


    
    bus(Q) {
        bus_type        : Q_31_0 ;
        direction       : output ;
        max_capacitance : 0.219700 ;
        memory_read() {
            address     : AB ;
        }
        timing() {
            related_pin   : "CLKR" ;
            timing_type   : rising_edge ;
            timing_sense  : non_unate ;

            when          : "!REB" ;
            sdf_cond      : "!REB" ;

            cell_rise(sig2sram_delay_template) {
                values ( \
              "0.344577, 0.383858, 0.421845, 0.489061, 0.621074",\
              "0.352329, 0.391609, 0.429597, 0.496812, 0.628825",\
              "0.358306, 0.397587, 0.435575, 0.502791, 0.634803",\
              "0.366726, 0.406007, 0.443995, 0.511211, 0.643223",\
              "0.376210, 0.415490, 0.453478, 0.520694, 0.652706"\
               ) ;
            }
            
            cell_fall(sig2sram_delay_template) {
                values ( \
              "0.344577, 0.383858, 0.421845, 0.489061, 0.621074",\
              "0.352329, 0.391609, 0.429597, 0.496812, 0.628825",\
              "0.358306, 0.397587, 0.435575, 0.502791, 0.634803",\
              "0.366726, 0.406007, 0.443995, 0.511211, 0.643223",\
              "0.376210, 0.415490, 0.453478, 0.520694, 0.652706"\
               ) ;
            }
            
            retaining_rise(sig2sram_delay_template) {
                values ( \
              "0.192108, 0.219190, 0.246253, 0.296988, 0.398304",\
              "0.199490, 0.226572, 0.253635, 0.304370, 0.405687",\
              "0.205183, 0.232266, 0.259329, 0.310063, 0.411380",\
              "0.213202, 0.240285, 0.267348, 0.318082, 0.419399",\
              "0.222234, 0.249316, 0.276379, 0.327114, 0.428431"\
               ) ;
            }
            
            retaining_fall(sig2sram_delay_template) {
                values ( \
              "0.192108, 0.219190, 0.246253, 0.296988, 0.398304",\
              "0.199490, 0.226572, 0.253635, 0.304370, 0.405687",\
              "0.205183, 0.232266, 0.259329, 0.310063, 0.411380",\
              "0.213202, 0.240285, 0.267348, 0.318082, 0.419399",\
              "0.222234, 0.249316, 0.276379, 0.327114, 0.428431"\
               ) ;
            }
            
            rise_transition(sram_load_template) {
                values ( "0.029289, 0.083670, 0.149447, 0.282624, 0.564554" ) ;

            }
            
            fall_transition(sram_load_template) {
                values ( "0.029289, 0.083670, 0.149447, 0.282624, 0.564554" ) ;

            }
            
            retain_rise_slew(sram_load_template) {
                values ( "0.020132, 0.064615, 0.115778, 0.221376, 0.435147" ) ;
            }
            
            retain_fall_slew(sram_load_template) {
                values ( "0.020132, 0.064615, 0.115778, 0.221376, 0.435147" ) ;
            }
        }




        pin(Q[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
            power_down_function : "!VDD + VSS";
        internal_power () {
            related_pg_pin : VDD;
            rise_power(sram_power_template) {
                values ("0.003153, 0.003153, 0.003153, 0.003153, 0.003153") ;
            }
            fall_power(sram_power_template) {
                values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000") ;
            }
        }
    }
} /* bus(Q) */
    
    
    





    



  leakage_power () {
    related_pg_pin : VDD;
    value : 48.415752;
  }
  


}   /* cell() */

}   /* library() */

