<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!-- NOTE : Page '121' is the register page.  This will ensure that the access will go through the GTI_..._REG APIs -->
<cpu HW_revision="1.0" XML_version="1.2" id="TMS320C71XX" isa="TMS320C71XX" desc="C71X" description="C71x CPU">
	<instance href="../Modules/C71/c71_CPU.xml" id="CPU Registers" xml="c71_CPU.xml" xmlpath="../Modules/C71" HW_revision="1.0" description="" requestor="TMS320C71XX" baseaddr="0" size="00" accessnumbytes="8" permissions="p" />
	<instance href="../Modules/C71/c71_hidden.xml" id="" xml="c71_hidden.xml" xmlpath="../Modules/C71" HW_revision="1.0" description="" requestor="TMS320C71XX" baseaddr="0" size="00" accessnumbytes="8" permissions="p" />
	<instance href="../Modules/C71/c71_MMA.xml" id="MMA Registers" xml="c71_MMA.xml" xmlpath="../Modules/C71" HW_revision="1.0" description="" requestor="TMS320C71XX" baseaddr="0x0" size="00" accessnumbytes="8" permissions="p"/>	
	<instance href="../Modules/C71/c71_CMMU.xml" id="CMMU Registers" xml="c71_CMMU.xml" xmlpath="../Modules/C71" HW_revision="1.0" description="" requestor="TMS320C71XX" baseaddr="0xF0000" size="00" accessnumbytes="8" permissions="p"/>	
	<instance href="../Modules/C71/c71_DMC.xml" id="L1D Registers" xml="c71_DMC.xml" xmlpath="../Modules/C71" HW_revision="1.0" description="" requestor="TMS320C71XX" baseaddr="0xF0000" size="00" accessnumbytes="8" permissions="p"/>		
	<instance href="../Modules/C71/c71_UMC.xml" id="L2 Registers" xml="c71_UMC.xml" xmlpath="../Modules/C71" HW_revision="1.0" description="" requestor="TMS320C71XX" baseaddr="0xF0000" size="00" accessnumbytes="8" permissions="p"/>			
	<instance href="../Modules/C71/c71_SE.xml" id="SE Registers" xml="c71_SE.xml" xmlpath="../Modules/C71" HW_revision="1.0" description="" requestor="TMS320C71XX" baseaddr="0xF0000" size="00" accessnumbytes="8" permissions="p"/>		
</cpu>
