<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ETISS 0.8.0: etiss::interfaces::WishboneBus&lt; BOOLSIG, VECTORSIG, instrBus, flipEndianess, bytewidth, VECTORSIGSTORAGETYPE &gt; Class Template Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ETISS 0.8.0
   </div>
   <div id="projectbrief">ExtendableTranslatingInstructionSetSimulator(version0.8.0)</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespaceetiss.html">etiss</a></li><li class="navelem"><a class="el" href="namespaceetiss_1_1interfaces.html">interfaces</a></li><li class="navelem"><a class="el" href="classetiss_1_1interfaces_1_1WishboneBus.html">WishboneBus</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="#pri-methods">Private Member Functions</a> &#124;
<a href="#pri-attribs">Private Attributes</a> &#124;
<a href="classetiss_1_1interfaces_1_1WishboneBus-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">etiss::interfaces::WishboneBus&lt; BOOLSIG, VECTORSIG, instrBus, flipEndianess, bytewidth, VECTORSIGSTORAGETYPE &gt; Class Template Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>connects a wishbone bus interface implemented with the variables of <a class="el" href="classetiss_1_1interfaces_1_1WishboneSignalMap.html">WishboneSignalMap</a> to a <a class="el" href="structETISS__System.html" title="memory access and time synchronization functions.">ETISS_System</a> structure.  
 <a href="classetiss_1_1interfaces_1_1WishboneBus.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="Wishbone_8h_source.html">Wishbone.h</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for etiss::interfaces::WishboneBus&lt; BOOLSIG, VECTORSIG, instrBus, flipEndianess, bytewidth, VECTORSIGSTORAGETYPE &gt;:</div>
<div class="dyncontent">
<div class="center"><img src="classetiss_1_1interfaces_1_1WishboneBus__inherit__graph.png" border="0" usemap="#etiss_1_1interfaces_1_1WishboneBus_3_01BOOLSIG_00_01VECTORSIG_00_01instrBus_00_01flipEndianess_00_01bytewidth_00_01VECTORSIGSTORAGETYPE_01_4_inherit__map" alt="Inheritance graph"/></div>
<map name="etiss_1_1interfaces_1_1WishboneBus_3_01BOOLSIG_00_01VECTORSIG_00_01instrBus_00_01flipEndianess_00_01bytewidth_00_01VECTORSIGSTORAGETYPE_01_4_inherit__map" id="etiss_1_1interfaces_1_1WishboneBus_3_01BOOLSIG_00_01VECTORSIG_00_01instrBus_00_01flipEndianess_00_01bytewidth_00_01VECTORSIGSTORAGETYPE_01_4_inherit__map">
<area shape="rect" title="connects a wishbone bus interface implemented with the variables of WishboneSignalMap to a ETISS_Syst..." alt="" coords="5,95,216,180"/>
<area shape="rect" href="classetiss_1_1interfaces_1_1Delegate.html" title=" " alt="" coords="43,5,178,47"/>
</map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for etiss::interfaces::WishboneBus&lt; BOOLSIG, VECTORSIG, instrBus, flipEndianess, bytewidth, VECTORSIGSTORAGETYPE &gt;:</div>
<div class="dyncontent">
<div class="center"><img src="classetiss_1_1interfaces_1_1WishboneBus__coll__graph.png" border="0" usemap="#etiss_1_1interfaces_1_1WishboneBus_3_01BOOLSIG_00_01VECTORSIG_00_01instrBus_00_01flipEndianess_00_01bytewidth_00_01VECTORSIGSTORAGETYPE_01_4_coll__map" alt="Collaboration graph"/></div>
<map name="etiss_1_1interfaces_1_1WishboneBus_3_01BOOLSIG_00_01VECTORSIG_00_01instrBus_00_01flipEndianess_00_01bytewidth_00_01VECTORSIGSTORAGETYPE_01_4_coll__map" id="etiss_1_1interfaces_1_1WishboneBus_3_01BOOLSIG_00_01VECTORSIG_00_01instrBus_00_01flipEndianess_00_01bytewidth_00_01VECTORSIGSTORAGETYPE_01_4_coll__map">
<area shape="rect" title="connects a wishbone bus interface implemented with the variables of WishboneSignalMap to a ETISS_Syst..." alt="" coords="2156,1247,2367,1333"/>
<area shape="rect" href="classetiss_1_1interfaces_1_1Delegate.html" title=" " alt="" coords="1107,1483,1242,1524"/>
<area shape="rect" href="structETISS__CPU.html" title="basic cpu state structure needed for execution of any cpu architecture." alt="" coords="660,1490,752,1517"/>
<area shape="rect" href="classetiss_1_1CPUCore.html" title="CPUCore is responsible for the simulation of a CPU core in ETISS." alt="" coords="1869,863,1988,890"/>
<area shape="rect" href="classetiss_1_1mm_1_1MMU.html" title=" " alt="" coords="1110,1119,1239,1146"/>
<area shape="rect" title=" " alt="" coords="249,1693,324,1719"/>
<area shape="rect" title=" " alt="" coords="261,1541,312,1567"/>
<area shape="rect" title=" " alt="" coords="249,1591,324,1618"/>
<area shape="rect" title=" " alt="" coords="256,1490,317,1517"/>
<area shape="rect" href="structETISS__System.html" title="memory access and time synchronization functions." alt="" coords="649,1323,763,1350"/>
<area shape="rect" title=" " alt="" coords="617,1636,795,1707"/>
<area shape="rect" title=" " alt="" coords="581,1541,831,1612"/>
<area shape="rect" title=" " alt="" coords="207,1124,366,1165"/>
<area shape="rect" title=" " alt="" coords="194,1190,379,1275"/>
<area shape="rect" title=" " alt="" coords="197,1300,377,1371"/>
<area shape="rect" title=" " alt="" coords="193,1395,380,1465"/>
<area shape="rect" title=" " alt="" coords="1880,1098,1977,1125"/>
<area shape="rect" title=" " alt="" coords="1547,1147,1586,1174"/>
<area shape="rect" title=" " alt="" coords="261,1009,312,1035"/>
<area shape="rect" href="classetiss_1_1InterruptVector.html" title="interface to set interrupt bits" alt="" coords="1487,674,1646,701"/>
<area shape="rect" href="classetiss_1_1VirtualStruct.html" title="abstract representation of an module of a simulation which could be a embedded device of the cpu of a..." alt="" coords="1103,669,1246,695"/>
<area shape="rect" href="classetiss_1_1fault_1_1Injector.html" title=" " alt="" coords="632,926,780,953"/>
<area shape="rect" href="classetiss_1_1CPUCore_1_1InterruptVectorWrapper.html" title=" " alt="" coords="2170,609,2353,651"/>
<area shape="rect" title=" " alt="" coords="2183,899,2339,940"/>
<area shape="rect" href="classetiss_1_1VirtualStructSupport.html" title=" " alt="" coords="1471,914,1663,941"/>
<area shape="rect" href="classetiss_1_1ToString.html" title="Marker interface for toString() support." alt="" coords="1510,965,1623,991"/>
<area shape="rect" title=" " alt="" coords="1839,261,2019,303"/>
<area shape="rect" href="classetiss_1_1InterruptListenerPlugin.html" title=" " alt="" coords="1482,5,1651,47"/>
<area shape="rect" title=" " alt="" coords="1281,224,1447,265"/>
<area shape="rect" href="classetiss_1_1JIT.html" title="compiler interface for just in time compilation of generated C code" alt="" coords="667,178,745,205"/>
<area shape="rect" title="STL class." alt="" coords="243,213,330,239"/>
<area shape="rect" title=" " alt="" coords="625,229,787,285"/>
<area shape="rect" title=" " alt="" coords="625,359,787,415"/>
<area shape="rect" href="classetiss_1_1CPUArch.html" title="the interface to translate instructions of and processor architecture" alt="" coords="647,77,765,103"/>
<area shape="rect" title="STL class." alt="" coords="5,205,144,247"/>
<area shape="rect" title=" " alt="" coords="1484,725,1649,767"/>
<area shape="rect" title=" " alt="" coords="605,440,807,481"/>
<area shape="rect" title=" " alt="" coords="612,505,800,576"/>
<area shape="rect" title=" " alt="" coords="681,601,731,627"/>
<area shape="rect" title=" " alt="" coords="627,651,785,707"/>
<area shape="rect" title=" " alt="" coords="623,732,789,773"/>
<area shape="rect" title=" " alt="" coords="617,797,795,839"/>
<area shape="rect" title=" " alt="" coords="1481,1016,1652,1057"/>
<area shape="rect" title=" " alt="" coords="1092,1016,1257,1057"/>
<area shape="rect" title=" " alt="" coords="2480,864,2668,905"/>
<area shape="rect" title=" " alt="" coords="1484,1081,1649,1123"/>
<area shape="rect" title=" " alt="" coords="665,1198,747,1225"/>
<area shape="rect" title="STL class." alt="" coords="1521,863,1613,890"/>
<area shape="rect" title=" " alt="" coords="1281,67,1447,108"/>
<area shape="rect" title=" " alt="" coords="1831,1407,2027,1448"/>
</map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a64a6a20334ff96f6bd0ebb0f231cd57f"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1interfaces_1_1WishboneBus.html#a64a6a20334ff96f6bd0ebb0f231cd57f">WishboneBus</a> (<a class="el" href="classetiss_1_1interfaces_1_1WishboneSignalMap.html">WishboneSignalMap</a>&lt; BOOLSIG, VECTORSIG &gt; &amp;<a class="el" href="classetiss_1_1interfaces_1_1WishboneBus.html#ac59cb7a8e0c46a918824529362643f93">sigs</a>, <a class="el" href="structETISS__System.html">ETISS_System</a> &amp;<a class="el" href="classetiss_1_1interfaces_1_1Delegate.html#a4babd9a4839d38ccbc78d0e9ec43032b">system</a>, <a class="el" href="structETISS__CPU.html">ETISS_CPU</a> &amp;<a class="el" href="classetiss_1_1interfaces_1_1Delegate.html#a569ca1636a060c104de073d436c97e91">cpu</a>, <a class="el" href="classetiss_1_1CPUCore.html">etiss::CPUCore</a> &amp;core)</td></tr>
<tr class="memdesc:a64a6a20334ff96f6bd0ebb0f231cd57f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Constructor.  <a href="classetiss_1_1interfaces_1_1WishboneBus.html#a64a6a20334ff96f6bd0ebb0f231cd57f">More...</a><br /></td></tr>
<tr class="separator:a64a6a20334ff96f6bd0ebb0f231cd57f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54bf67df95920448f942f0f11dc71830"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1interfaces_1_1WishboneBus.html#a54bf67df95920448f942f0f11dc71830">init</a> ()</td></tr>
<tr class="memdesc:a54bf67df95920448f942f0f11dc71830"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initiate all bus output signals and set pending status to "nothing pending".  <a href="classetiss_1_1interfaces_1_1WishboneBus.html#a54bf67df95920448f942f0f11dc71830">More...</a><br /></td></tr>
<tr class="separator:a54bf67df95920448f942f0f11dc71830"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5c3c1527e7d0e843725d0abf873da71"><td class="memItemLeft" align="right" valign="top"><a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1interfaces_1_1WishboneBus.html#ad5c3c1527e7d0e843725d0abf873da71">update</a> (<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a> time, <a class="el" href="tcc__stdlib_2stdbool_8h.html#abb452686968e48b67397da5f97445f5b">bool</a> premain, <a class="el" href="tcc__stdlib_2stdbool_8h.html#abb452686968e48b67397da5f97445f5b">bool</a> reset, <a class="el" href="tcc__stdlib_2stdbool_8h.html#abb452686968e48b67397da5f97445f5b">bool</a> posSimTime=<a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>)</td></tr>
<tr class="memdesc:ad5c3c1527e7d0e843725d0abf873da71"><td class="mdescLeft">&#160;</td><td class="mdescRight">Update signals to CPU or read/write from/to bus.  <a href="classetiss_1_1interfaces_1_1WishboneBus.html#ad5c3c1527e7d0e843725d0abf873da71">More...</a><br /></td></tr>
<tr class="separator:ad5c3c1527e7d0e843725d0abf873da71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classetiss_1_1interfaces_1_1Delegate"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classetiss_1_1interfaces_1_1Delegate')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classetiss_1_1interfaces_1_1Delegate.html">etiss::interfaces::Delegate</a></td></tr>
<tr class="memitem:a16993af6faaa43d45a3451f627418e03 inherit pub_methods_classetiss_1_1interfaces_1_1Delegate"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1interfaces_1_1Delegate.html#a16993af6faaa43d45a3451f627418e03">Delegate</a> (<a class="el" href="structETISS__System.html">ETISS_System</a> &amp;<a class="el" href="classetiss_1_1interfaces_1_1Delegate.html#a4babd9a4839d38ccbc78d0e9ec43032b">system</a>, <a class="el" href="structETISS__CPU.html">ETISS_CPU</a> &amp;<a class="el" href="classetiss_1_1interfaces_1_1Delegate.html#a569ca1636a060c104de073d436c97e91">cpu</a>)</td></tr>
<tr class="separator:a16993af6faaa43d45a3451f627418e03 inherit pub_methods_classetiss_1_1interfaces_1_1Delegate"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a130d0ed927fd0d1cb90dbb7ced3ff0a7 inherit pub_methods_classetiss_1_1interfaces_1_1Delegate"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1interfaces_1_1Delegate.html#a130d0ed927fd0d1cb90dbb7ced3ff0a7">syncTime</a> (<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a> time_ps)</td></tr>
<tr class="separator:a130d0ed927fd0d1cb90dbb7ced3ff0a7 inherit pub_methods_classetiss_1_1interfaces_1_1Delegate"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a60765bbc09b6c5c0d9f52a538d957f inherit pub_methods_classetiss_1_1interfaces_1_1Delegate"><td class="memItemLeft" align="right" valign="top"><a class="el" href="386-GCC_8h.html#a414f0173400e449eed05f3d8cc6e72e0">etiss::int32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1interfaces_1_1Delegate.html#a2a60765bbc09b6c5c0d9f52a538d957f">read</a> (<a class="el" href="tcc__stdlib_2stdbool_8h.html#abb452686968e48b67397da5f97445f5b">bool</a> ibus, <a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a> &amp;time_ps, <a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a> addr, <a class="el" href="tcc__stdlib_2stddef_8h.html#adbae37e9c5b46903fafd12c0345854fd">uint8_t</a> *buf, unsigned len)</td></tr>
<tr class="memdesc:a2a60765bbc09b6c5c0d9f52a538d957f inherit pub_methods_classetiss_1_1interfaces_1_1Delegate"><td class="mdescLeft">&#160;</td><td class="mdescRight">handles read operations.  <a href="classetiss_1_1interfaces_1_1Delegate.html#a2a60765bbc09b6c5c0d9f52a538d957f">More...</a><br /></td></tr>
<tr class="separator:a2a60765bbc09b6c5c0d9f52a538d957f inherit pub_methods_classetiss_1_1interfaces_1_1Delegate"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa924fc7841383f900b3c6d9f56b39bd8 inherit pub_methods_classetiss_1_1interfaces_1_1Delegate"><td class="memItemLeft" align="right" valign="top"><a class="el" href="386-GCC_8h.html#a414f0173400e449eed05f3d8cc6e72e0">etiss::int32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1interfaces_1_1Delegate.html#aa924fc7841383f900b3c6d9f56b39bd8">write</a> (<a class="el" href="tcc__stdlib_2stdbool_8h.html#abb452686968e48b67397da5f97445f5b">bool</a> ibus, <a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a> &amp;time_ps, <a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a> addr, <a class="el" href="tcc__stdlib_2stddef_8h.html#adbae37e9c5b46903fafd12c0345854fd">uint8_t</a> *buf, unsigned len)</td></tr>
<tr class="memdesc:aa924fc7841383f900b3c6d9f56b39bd8 inherit pub_methods_classetiss_1_1interfaces_1_1Delegate"><td class="mdescLeft">&#160;</td><td class="mdescRight">handles write operations.  <a href="classetiss_1_1interfaces_1_1Delegate.html#aa924fc7841383f900b3c6d9f56b39bd8">More...</a><br /></td></tr>
<tr class="separator:aa924fc7841383f900b3c6d9f56b39bd8 inherit pub_methods_classetiss_1_1interfaces_1_1Delegate"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:ac59cb7a8e0c46a918824529362643f93"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classetiss_1_1interfaces_1_1WishboneSignalMap.html">WishboneSignalMap</a>&lt; BOOLSIG, VECTORSIG &gt; &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1interfaces_1_1WishboneBus.html#ac59cb7a8e0c46a918824529362643f93">sigs</a></td></tr>
<tr class="memdesc:ac59cb7a8e0c46a918824529362643f93"><td class="mdescLeft">&#160;</td><td class="mdescRight">Signals between bus and CPU.  <a href="classetiss_1_1interfaces_1_1WishboneBus.html#ac59cb7a8e0c46a918824529362643f93">More...</a><br /></td></tr>
<tr class="separator:ac59cb7a8e0c46a918824529362643f93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_attribs_classetiss_1_1interfaces_1_1Delegate"><td colspan="2" onclick="javascript:toggleInherit('pub_attribs_classetiss_1_1interfaces_1_1Delegate')"><img src="closed.png" alt="-"/>&#160;Public Attributes inherited from <a class="el" href="classetiss_1_1interfaces_1_1Delegate.html">etiss::interfaces::Delegate</a></td></tr>
<tr class="memitem:a12ce343cba209e4ba35dbe0e5e765cb8 inherit pub_attribs_classetiss_1_1interfaces_1_1Delegate"><td class="memItemLeft" align="right" valign="top">std::function&lt; <a class="el" href="386-GCC_8h.html#a414f0173400e449eed05f3d8cc6e72e0">etiss::int32</a>(<a class="el" href="tcc__stdlib_2stdbool_8h.html#abb452686968e48b67397da5f97445f5b">bool</a>, <a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a> &amp;, <a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>, <a class="el" href="tcc__stdlib_2stddef_8h.html#adbae37e9c5b46903fafd12c0345854fd">uint8_t</a> *, unsigned, <a class="el" href="tcc__stdlib_2stdbool_8h.html#abb452686968e48b67397da5f97445f5b">bool</a> &amp;, <a class="el" href="tcc__stdlib_2stdbool_8h.html#abb452686968e48b67397da5f97445f5b">bool</a> &amp;)&gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1interfaces_1_1Delegate.html#a12ce343cba209e4ba35dbe0e5e765cb8">injectedRead</a></td></tr>
<tr class="memdesc:a12ce343cba209e4ba35dbe0e5e765cb8 inherit pub_attribs_classetiss_1_1interfaces_1_1Delegate"><td class="mdescLeft">&#160;</td><td class="mdescRight">if valid then this function will be called by <a class="el" href="classetiss_1_1interfaces_1_1Delegate.html#a2a60765bbc09b6c5c0d9f52a538d957f" title="handles read operations.">read()</a> instead of performing any action itself  <a href="classetiss_1_1interfaces_1_1Delegate.html#a12ce343cba209e4ba35dbe0e5e765cb8">More...</a><br /></td></tr>
<tr class="separator:a12ce343cba209e4ba35dbe0e5e765cb8 inherit pub_attribs_classetiss_1_1interfaces_1_1Delegate"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd9d1e2e189b16b3f8047ed3333a99b2 inherit pub_attribs_classetiss_1_1interfaces_1_1Delegate"><td class="memItemLeft" align="right" valign="top">std::function&lt; <a class="el" href="386-GCC_8h.html#a414f0173400e449eed05f3d8cc6e72e0">etiss::int32</a>(<a class="el" href="tcc__stdlib_2stdbool_8h.html#abb452686968e48b67397da5f97445f5b">bool</a>, <a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a> &amp;, <a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>, <a class="el" href="tcc__stdlib_2stddef_8h.html#adbae37e9c5b46903fafd12c0345854fd">uint8_t</a> *, unsigned, <a class="el" href="tcc__stdlib_2stdbool_8h.html#abb452686968e48b67397da5f97445f5b">bool</a> &amp;, <a class="el" href="tcc__stdlib_2stdbool_8h.html#abb452686968e48b67397da5f97445f5b">bool</a> &amp;)&gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1interfaces_1_1Delegate.html#acd9d1e2e189b16b3f8047ed3333a99b2">redirectedWrite</a></td></tr>
<tr class="separator:acd9d1e2e189b16b3f8047ed3333a99b2 inherit pub_attribs_classetiss_1_1interfaces_1_1Delegate"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3d4b899ec775b7b1d40ea1d3f345c81 inherit pub_attribs_classetiss_1_1interfaces_1_1Delegate"><td class="memItemLeft" align="right" valign="top">std::function&lt; void(<a class="el" href="tcc__stdlib_2stdbool_8h.html#abb452686968e48b67397da5f97445f5b">bool</a> injected, const <a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a> &amp;time_ps, <a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a> addr, const <a class="el" href="tcc__stdlib_2stddef_8h.html#adbae37e9c5b46903fafd12c0345854fd">uint8_t</a> *buf, unsigned len)&gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1interfaces_1_1Delegate.html#ae3d4b899ec775b7b1d40ea1d3f345c81">snoopRead</a></td></tr>
<tr class="separator:ae3d4b899ec775b7b1d40ea1d3f345c81 inherit pub_attribs_classetiss_1_1interfaces_1_1Delegate"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pri-methods"></a>
Private Member Functions</h2></td></tr>
<tr class="memitem:a6bc66efffca886e5e09621155daf174c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1interfaces_1_1WishboneBus.html#a6bc66efffca886e5e09621155daf174c">flipEndianness</a> (<a class="el" href="tcc__stdlib_2stddef_8h.html#adbae37e9c5b46903fafd12c0345854fd">uint8_t</a> *buf)</td></tr>
<tr class="memdesc:a6bc66efffca886e5e09621155daf174c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flips endianess of a VECTORSIG.  <a href="classetiss_1_1interfaces_1_1WishboneBus.html#a6bc66efffca886e5e09621155daf174c">More...</a><br /></td></tr>
<tr class="separator:a6bc66efffca886e5e09621155daf174c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace4213a96e6df1e47121285bcda44199"><td class="memItemLeft" align="right" valign="top"><a class="el" href="tcc__stdlib_2stdbool_8h.html#abb452686968e48b67397da5f97445f5b">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1interfaces_1_1WishboneBus.html#ace4213a96e6df1e47121285bcda44199">sel2Length</a> (<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a> sel, unsigned &amp;<a class="el" href="opencl-c_8h.html#a5239ad4a82703f59e38e2051506250c3">length</a>, unsigned &amp;addressOffset)</td></tr>
<tr class="memdesc:ace4213a96e6df1e47121285bcda44199"><td class="mdescLeft">&#160;</td><td class="mdescRight">Calculates length and offset out of signal sel.  <a href="classetiss_1_1interfaces_1_1WishboneBus.html#ace4213a96e6df1e47121285bcda44199">More...</a><br /></td></tr>
<tr class="separator:ace4213a96e6df1e47121285bcda44199"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pri-attribs"></a>
Private Attributes</h2></td></tr>
<tr class="memitem:ad20cf42eeec3d9fb136f20ea61cd5c01"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classetiss_1_1CPUCore.html">etiss::CPUCore</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1interfaces_1_1WishboneBus.html#ad20cf42eeec3d9fb136f20ea61cd5c01">core_</a></td></tr>
<tr class="separator:ad20cf42eeec3d9fb136f20ea61cd5c01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6af4f620bec96a4701c971419cfca3e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1interfaces_1_1WishboneBus.html#af6af4f620bec96a4701c971419cfca3e">lastutime</a></td></tr>
<tr class="memdesc:af6af4f620bec96a4701c971419cfca3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">time of last signal evaluation phase  <a href="classetiss_1_1interfaces_1_1WishboneBus.html#af6af4f620bec96a4701c971419cfca3e">More...</a><br /></td></tr>
<tr class="separator:af6af4f620bec96a4701c971419cfca3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ad8f5eabf7be37aac7e223bdf2d429d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1interfaces_1_1WishboneBus.html#a5ad8f5eabf7be37aac7e223bdf2d429d">etime</a></td></tr>
<tr class="separator:a5ad8f5eabf7be37aac7e223bdf2d429d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0699e74e5f7e892758cbb516b72b756"><td class="memItemLeft" align="right" valign="top"><a class="el" href="tcc__stdlib_2stdbool_8h.html#abb452686968e48b67397da5f97445f5b">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1interfaces_1_1WishboneBus.html#ac0699e74e5f7e892758cbb516b72b756">lastclock</a></td></tr>
<tr class="memdesc:ac0699e74e5f7e892758cbb516b72b756"><td class="mdescLeft">&#160;</td><td class="mdescRight">used for determining clock edge  <a href="classetiss_1_1interfaces_1_1WishboneBus.html#ac0699e74e5f7e892758cbb516b72b756">More...</a><br /></td></tr>
<tr class="separator:ac0699e74e5f7e892758cbb516b72b756"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06acdec91371463ce490ddcf1bbdc523"><td class="memItemLeft" align="right" valign="top"><a class="el" href="tcc__stdlib_2stdbool_8h.html#abb452686968e48b67397da5f97445f5b">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1interfaces_1_1WishboneBus.html#a06acdec91371463ce490ddcf1bbdc523">useposclkedge</a></td></tr>
<tr class="memdesc:a06acdec91371463ce490ddcf1bbdc523"><td class="mdescLeft">&#160;</td><td class="mdescRight">use positive or negative clock edge  <a href="classetiss_1_1interfaces_1_1WishboneBus.html#a06acdec91371463ce490ddcf1bbdc523">More...</a><br /></td></tr>
<tr class="separator:a06acdec91371463ce490ddcf1bbdc523"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a521f7af8ade98199f6815aa35f1ba433"><td class="memItemLeft" align="right" valign="top">VECTORSIGSTORAGETYPE&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1interfaces_1_1WishboneBus.html#a521f7af8ade98199f6815aa35f1ba433">dat_o</a></td></tr>
<tr class="memdesc:a521f7af8ade98199f6815aa35f1ba433"><td class="mdescLeft">&#160;</td><td class="mdescRight">buffer for data out to CPU  <a href="classetiss_1_1interfaces_1_1WishboneBus.html#a521f7af8ade98199f6815aa35f1ba433">More...</a><br /></td></tr>
<tr class="separator:a521f7af8ade98199f6815aa35f1ba433"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c82fb496077d81cc0e6ace53551046c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="tcc__stdlib_2stdbool_8h.html#abb452686968e48b67397da5f97445f5b">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1interfaces_1_1WishboneBus.html#a9c82fb496077d81cc0e6ace53551046c">po_err</a></td></tr>
<tr class="memdesc:a9c82fb496077d81cc0e6ace53551046c"><td class="mdescLeft">&#160;</td><td class="mdescRight">bus error arised  <a href="classetiss_1_1interfaces_1_1WishboneBus.html#a9c82fb496077d81cc0e6ace53551046c">More...</a><br /></td></tr>
<tr class="separator:a9c82fb496077d81cc0e6ace53551046c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54d0858b209ebc81af877cb1b6e31e77"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1interfaces_1_1WishboneBus.html#a54d0858b209ebc81af877cb1b6e31e77">pending</a></td></tr>
<tr class="memdesc:a54d0858b209ebc81af877cb1b6e31e77"><td class="mdescLeft">&#160;</td><td class="mdescRight">0: nothing pending; 1: Read pending; 2: Write pending  <a href="classetiss_1_1interfaces_1_1WishboneBus.html#a54d0858b209ebc81af877cb1b6e31e77">More...</a><br /></td></tr>
<tr class="separator:a54d0858b209ebc81af877cb1b6e31e77"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><h3>template&lt;typename BOOLSIG, typename VECTORSIG, bool instrBus, bool flipEndianess, unsigned bytewidth = sizeof(VECTORSIG), typename VECTORSIGSTORAGETYPE = VECTORSIG&gt;<br />
class etiss::interfaces::WishboneBus&lt; BOOLSIG, VECTORSIG, instrBus, flipEndianess, bytewidth, VECTORSIGSTORAGETYPE &gt;</h3>

<p>connects a wishbone bus interface implemented with the variables of <a class="el" href="classetiss_1_1interfaces_1_1WishboneSignalMap.html">WishboneSignalMap</a> to a <a class="el" href="structETISS__System.html" title="memory access and time synchronization functions.">ETISS_System</a> structure. </p>
<p>the template parameter instrBus defined is the iread/iwrite or dread/dwrite functions are used (-&gt; instruction bus or data bus) </p>

<p class="definition">Definition at line <a class="el" href="Wishbone_8h_source.html#l00178">178</a> of file <a class="el" href="Wishbone_8h_source.html">Wishbone.h</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="a64a6a20334ff96f6bd0ebb0f231cd57f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64a6a20334ff96f6bd0ebb0f231cd57f">&#9670;&nbsp;</a></span>WishboneBus()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename BOOLSIG , typename VECTORSIG , bool instrBus, bool flipEndianess, unsigned bytewidth = sizeof(VECTORSIG), typename VECTORSIGSTORAGETYPE  = VECTORSIG&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1interfaces_1_1WishboneBus.html">etiss::interfaces::WishboneBus</a>&lt; BOOLSIG, VECTORSIG, instrBus, flipEndianess, bytewidth, VECTORSIGSTORAGETYPE &gt;::<a class="el" href="classetiss_1_1interfaces_1_1WishboneBus.html">WishboneBus</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classetiss_1_1interfaces_1_1WishboneSignalMap.html">WishboneSignalMap</a>&lt; BOOLSIG, VECTORSIG &gt; &amp;&#160;</td>
          <td class="paramname"><em>sigs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structETISS__System.html">ETISS_System</a> &amp;&#160;</td>
          <td class="paramname"><em>system</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structETISS__CPU.html">ETISS_CPU</a> &amp;&#160;</td>
          <td class="paramname"><em>cpu</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classetiss_1_1CPUCore.html">etiss::CPUCore</a> &amp;&#160;</td>
          <td class="paramname"><em>core</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Constructor. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">sigs</td><td>Signals between bus and CPU </td></tr>
    <tr><td class="paramname">system</td><td>Underlying ETISS system for accessing external bus </td></tr>
    <tr><td class="paramname">cpu</td><td>ETISS CPU state </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="Wishbone_8h_source.html#l00189">189</a> of file <a class="el" href="Wishbone_8h_source.html">Wishbone.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a6bc66efffca886e5e09621155daf174c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6bc66efffca886e5e09621155daf174c">&#9670;&nbsp;</a></span>flipEndianness()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename BOOLSIG , typename VECTORSIG , bool instrBus, bool flipEndianess, unsigned bytewidth = sizeof(VECTORSIG), typename VECTORSIGSTORAGETYPE  = VECTORSIG&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classetiss_1_1interfaces_1_1WishboneBus.html">etiss::interfaces::WishboneBus</a>&lt; BOOLSIG, VECTORSIG, instrBus, flipEndianess, bytewidth, VECTORSIGSTORAGETYPE &gt;::flipEndianness </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="tcc__stdlib_2stddef_8h.html#adbae37e9c5b46903fafd12c0345854fd">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>buf</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Flips endianess of a VECTORSIG. </p>

<p class="definition">Definition at line <a class="el" href="Wishbone_8h_source.html#l00370">370</a> of file <a class="el" href="Wishbone_8h_source.html">Wishbone.h</a>.</p>

<p class="reference">References <a class="el" href="pugixml_8cpp_source.html#l06324">swap()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="classetiss_1_1interfaces_1_1WishboneBus_a6bc66efffca886e5e09621155daf174c_cgraph.png" border="0" usemap="#classetiss_1_1interfaces_1_1WishboneBus_a6bc66efffca886e5e09621155daf174c_cgraph" alt=""/></div>
<map name="classetiss_1_1interfaces_1_1WishboneBus_a6bc66efffca886e5e09621155daf174c_cgraph" id="classetiss_1_1interfaces_1_1WishboneBus_a6bc66efffca886e5e09621155daf174c_cgraph">
<area shape="rect" title="Flips endianess of a VECTORSIG." alt="" coords="5,5,217,47"/>
<area shape="rect" href="pugixml_8cpp.html#aab8f818e90a34b18c1da140588eca88d" title=" " alt="" coords="265,13,321,39"/>
</map>
</div>

</div>
</div>
<a id="a54bf67df95920448f942f0f11dc71830"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54bf67df95920448f942f0f11dc71830">&#9670;&nbsp;</a></span>init()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename BOOLSIG , typename VECTORSIG , bool instrBus, bool flipEndianess, unsigned bytewidth = sizeof(VECTORSIG), typename VECTORSIGSTORAGETYPE  = VECTORSIG&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classetiss_1_1interfaces_1_1WishboneBus.html">etiss::interfaces::WishboneBus</a>&lt; BOOLSIG, VECTORSIG, instrBus, flipEndianess, bytewidth, VECTORSIGSTORAGETYPE &gt;::init </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Initiate all bus output signals and set pending status to "nothing pending". </p>

<p class="definition">Definition at line <a class="el" href="Wishbone_8h_source.html#l00204">204</a> of file <a class="el" href="Wishbone_8h_source.html">Wishbone.h</a>.</p>

</div>
</div>
<a id="ace4213a96e6df1e47121285bcda44199"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace4213a96e6df1e47121285bcda44199">&#9670;&nbsp;</a></span>sel2Length()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename BOOLSIG , typename VECTORSIG , bool instrBus, bool flipEndianess, unsigned bytewidth = sizeof(VECTORSIG), typename VECTORSIGSTORAGETYPE  = VECTORSIG&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="tcc__stdlib_2stdbool_8h.html#abb452686968e48b67397da5f97445f5b">bool</a> <a class="el" href="classetiss_1_1interfaces_1_1WishboneBus.html">etiss::interfaces::WishboneBus</a>&lt; BOOLSIG, VECTORSIG, instrBus, flipEndianess, bytewidth, VECTORSIGSTORAGETYPE &gt;::sel2Length </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>&#160;</td>
          <td class="paramname"><em>sel</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned &amp;&#160;</td>
          <td class="paramname"><em>length</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned &amp;&#160;</td>
          <td class="paramname"><em>addressOffset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Calculates length and offset out of signal sel. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">sel</td><td>Select signal </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">length</td><td>Number of Bytes to read/write </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">addressOffset</td><td>Offset on the aligned address (is proved in this function) </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Select signal was valid </dd></dl>

<p class="definition">Definition at line <a class="el" href="Wishbone_8h_source.html#l00388">388</a> of file <a class="el" href="Wishbone_8h_source.html">Wishbone.h</a>.</p>

<p class="reference">References <a class="el" href="opencl-c_8h.html#a33dd08f08ca9bd0ca06b1cb16a07281e">length()</a>, <a class="el" href="Misc_8cpp_source.html#l00125">etiss::log()</a>, and <a class="el" href="Misc_8h_source.html#l00128">etiss::WARNING</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="classetiss_1_1interfaces_1_1WishboneBus_ace4213a96e6df1e47121285bcda44199_cgraph.png" border="0" usemap="#classetiss_1_1interfaces_1_1WishboneBus_ace4213a96e6df1e47121285bcda44199_cgraph" alt=""/></div>
<map name="classetiss_1_1interfaces_1_1WishboneBus_ace4213a96e6df1e47121285bcda44199_cgraph" id="classetiss_1_1interfaces_1_1WishboneBus_ace4213a96e6df1e47121285bcda44199_cgraph">
<area shape="rect" title="Calculates length and offset out of signal sel." alt="" coords="5,23,195,65"/>
<area shape="rect" href="opencl-c_8h.html#a33dd08f08ca9bd0ca06b1cb16a07281e" title="Return the length of vector p, i.e., sqrt(p.x2 + p.y 2 + ...)" alt="" coords="252,5,315,32"/>
<area shape="rect" href="namespaceetiss.html#afd320e98bf6a5e2c0d8ffde5dd28dd35" title="write log message at the given level." alt="" coords="243,56,324,83"/>
<area shape="rect" href="namespaceetiss.html#a5d23a51a17c09f1b863c601d4454f99b" title="conversion of type T to std::string." alt="" coords="372,56,484,83"/>
</map>
</div>

</div>
</div>
<a id="ad5c3c1527e7d0e843725d0abf873da71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5c3c1527e7d0e843725d0abf873da71">&#9670;&nbsp;</a></span>update()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename BOOLSIG , typename VECTORSIG , bool instrBus, bool flipEndianess, unsigned bytewidth = sizeof(VECTORSIG), typename VECTORSIGSTORAGETYPE  = VECTORSIG&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> <a class="el" href="classetiss_1_1interfaces_1_1WishboneBus.html">etiss::interfaces::WishboneBus</a>&lt; BOOLSIG, VECTORSIG, instrBus, flipEndianess, bytewidth, VECTORSIGSTORAGETYPE &gt;::update </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>&#160;</td>
          <td class="paramname"><em>time</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="tcc__stdlib_2stdbool_8h.html#abb452686968e48b67397da5f97445f5b">bool</a>&#160;</td>
          <td class="paramname"><em>premain</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="tcc__stdlib_2stdbool_8h.html#abb452686968e48b67397da5f97445f5b">bool</a>&#160;</td>
          <td class="paramname"><em>reset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="tcc__stdlib_2stdbool_8h.html#abb452686968e48b67397da5f97445f5b">bool</a>&#160;</td>
          <td class="paramname"><em>posSimTime</em> = <code><a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Update signals to CPU or read/write from/to bus. </p>
<p>Has to different tasks depending on parameter premain: In the premain phase all signals are updated on the CPU side. Otherwise the signals are evaluated for bus access and a read or write access can be fulfilled. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">time</td><td>Actual simulation time </td></tr>
    <tr><td class="paramname">premain</td><td>Determines premain phase </td></tr>
    <tr><td class="paramname">reset</td><td>Determines if CPU sends reset signal </td></tr>
    <tr><td class="paramname">posSimTime</td><td>If true, time is checked if it has elapsed </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="Wishbone_8h_source.html#l00223">223</a> of file <a class="el" href="Wishbone_8h_source.html">Wishbone.h</a>.</p>

<p class="reference">References <a class="el" href="clang__stdlib_2stdbool_8h_source.html#l00015">bool</a>, <a class="el" href="Misc_8h_source.html#l00127">etiss::ERROR</a>, <a class="el" href="Misc_8h_source.html#l00083">etiss_log</a>, <a class="el" href="Misc_8h_source.html#l00126">etiss::FATALERROR</a>, <a class="el" href="Wishbone_8h_source.html#l00095">etiss::interfaces::getAddr()</a>, <a class="el" href="Wishbone_8h_source.html#l00076">etiss::interfaces::getBool()</a>, <a class="el" href="Wishbone_8h_source.html#l00124">etiss::interfaces::getSel()</a>, <a class="el" href="ETISSPython_8cpp_source.html#l00461">etiss::py::init()</a>, <a class="el" href="Misc_8cpp_source.html#l00125">etiss::log()</a>, <a class="el" href="namespaceetiss_1_1mm.html#ae97afcab1c0c335c4b41ed82524d2ba9">etiss::mm::NOERROR</a>, and <a class="el" href="Wishbone_8h_source.html#l00086">etiss::interfaces::setBool()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="classetiss_1_1interfaces_1_1WishboneBus_ad5c3c1527e7d0e843725d0abf873da71_cgraph.png" border="0" usemap="#classetiss_1_1interfaces_1_1WishboneBus_ad5c3c1527e7d0e843725d0abf873da71_cgraph" alt=""/></div>
<map name="classetiss_1_1interfaces_1_1WishboneBus_ad5c3c1527e7d0e843725d0abf873da71_cgraph" id="classetiss_1_1interfaces_1_1WishboneBus_ad5c3c1527e7d0e843725d0abf873da71_cgraph">
<area shape="rect" title="Update signals to CPU or read/write from/to bus." alt="" coords="5,165,168,207"/>
<area shape="rect" href="namespaceetiss_1_1interfaces.html#a28f99991bbe380fbdae6d6038ea0ca88" title="general helper function to read an address; needs to be implemented as needed" alt="" coords="216,5,351,47"/>
<area shape="rect" href="namespaceetiss_1_1interfaces.html#a826928ddc3a300297181ac00bd3b047d" title="general helper function to read a signal; needs to be implemented as needed" alt="" coords="216,71,351,112"/>
<area shape="rect" href="namespaceetiss_1_1interfaces.html#ac11cbe7bb179cb0f02f1fcb40c663b22" title="general helper function to read a vector signal; needs to be implemented as needed" alt="" coords="216,136,351,177"/>
<area shape="rect" href="namespaceetiss_1_1py.html#abaa18fc45827d0fd272a058f9bf02fd6" title=" " alt="" coords="231,202,336,229"/>
<area shape="rect" href="namespaceetiss.html#afd320e98bf6a5e2c0d8ffde5dd28dd35" title="write log message at the given level." alt="" coords="243,253,324,279"/>
<area shape="rect" href="namespaceetiss_1_1interfaces.html#abd76fb5f6eb04da6b09171c90dd5dc41" title="general helper function to set a signal; needs to be implemented as needed" alt="" coords="216,304,351,345"/>
<area shape="rect" href="namespaceetiss.html#a5d23a51a17c09f1b863c601d4454f99b" title="conversion of type T to std::string." alt="" coords="399,253,511,279"/>
</map>
</div>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="ad20cf42eeec3d9fb136f20ea61cd5c01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad20cf42eeec3d9fb136f20ea61cd5c01">&#9670;&nbsp;</a></span>core_</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename BOOLSIG , typename VECTORSIG , bool instrBus, bool flipEndianess, unsigned bytewidth = sizeof(VECTORSIG), typename VECTORSIGSTORAGETYPE  = VECTORSIG&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1CPUCore.html">etiss::CPUCore</a>&amp; <a class="el" href="classetiss_1_1interfaces_1_1WishboneBus.html">etiss::interfaces::WishboneBus</a>&lt; BOOLSIG, VECTORSIG, instrBus, flipEndianess, bytewidth, VECTORSIGSTORAGETYPE &gt;::core_</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Wishbone_8h_source.html#l00440">440</a> of file <a class="el" href="Wishbone_8h_source.html">Wishbone.h</a>.</p>

</div>
</div>
<a id="a521f7af8ade98199f6815aa35f1ba433"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a521f7af8ade98199f6815aa35f1ba433">&#9670;&nbsp;</a></span>dat_o</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename BOOLSIG , typename VECTORSIG , bool instrBus, bool flipEndianess, unsigned bytewidth = sizeof(VECTORSIG), typename VECTORSIGSTORAGETYPE  = VECTORSIG&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">VECTORSIGSTORAGETYPE <a class="el" href="classetiss_1_1interfaces_1_1WishboneBus.html">etiss::interfaces::WishboneBus</a>&lt; BOOLSIG, VECTORSIG, instrBus, flipEndianess, bytewidth, VECTORSIGSTORAGETYPE &gt;::dat_o</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>buffer for data out to CPU </p>

<p class="definition">Definition at line <a class="el" href="Wishbone_8h_source.html#l00445">445</a> of file <a class="el" href="Wishbone_8h_source.html">Wishbone.h</a>.</p>

</div>
</div>
<a id="a5ad8f5eabf7be37aac7e223bdf2d429d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ad8f5eabf7be37aac7e223bdf2d429d">&#9670;&nbsp;</a></span>etime</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename BOOLSIG , typename VECTORSIG , bool instrBus, bool flipEndianess, unsigned bytewidth = sizeof(VECTORSIG), typename VECTORSIGSTORAGETYPE  = VECTORSIG&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a> <a class="el" href="classetiss_1_1interfaces_1_1WishboneBus.html">etiss::interfaces::WishboneBus</a>&lt; BOOLSIG, VECTORSIG, instrBus, flipEndianess, bytewidth, VECTORSIGSTORAGETYPE &gt;::etime</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Wishbone_8h_source.html#l00442">442</a> of file <a class="el" href="Wishbone_8h_source.html">Wishbone.h</a>.</p>

</div>
</div>
<a id="ac0699e74e5f7e892758cbb516b72b756"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0699e74e5f7e892758cbb516b72b756">&#9670;&nbsp;</a></span>lastclock</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename BOOLSIG , typename VECTORSIG , bool instrBus, bool flipEndianess, unsigned bytewidth = sizeof(VECTORSIG), typename VECTORSIGSTORAGETYPE  = VECTORSIG&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="tcc__stdlib_2stdbool_8h.html#abb452686968e48b67397da5f97445f5b">bool</a> <a class="el" href="classetiss_1_1interfaces_1_1WishboneBus.html">etiss::interfaces::WishboneBus</a>&lt; BOOLSIG, VECTORSIG, instrBus, flipEndianess, bytewidth, VECTORSIGSTORAGETYPE &gt;::lastclock</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>used for determining clock edge </p>

<p class="definition">Definition at line <a class="el" href="Wishbone_8h_source.html#l00443">443</a> of file <a class="el" href="Wishbone_8h_source.html">Wishbone.h</a>.</p>

</div>
</div>
<a id="af6af4f620bec96a4701c971419cfca3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6af4f620bec96a4701c971419cfca3e">&#9670;&nbsp;</a></span>lastutime</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename BOOLSIG , typename VECTORSIG , bool instrBus, bool flipEndianess, unsigned bytewidth = sizeof(VECTORSIG), typename VECTORSIGSTORAGETYPE  = VECTORSIG&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a> <a class="el" href="classetiss_1_1interfaces_1_1WishboneBus.html">etiss::interfaces::WishboneBus</a>&lt; BOOLSIG, VECTORSIG, instrBus, flipEndianess, bytewidth, VECTORSIGSTORAGETYPE &gt;::lastutime</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>time of last signal evaluation phase </p>

<p class="definition">Definition at line <a class="el" href="Wishbone_8h_source.html#l00441">441</a> of file <a class="el" href="Wishbone_8h_source.html">Wishbone.h</a>.</p>

</div>
</div>
<a id="a54d0858b209ebc81af877cb1b6e31e77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54d0858b209ebc81af877cb1b6e31e77">&#9670;&nbsp;</a></span>pending</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename BOOLSIG , typename VECTORSIG , bool instrBus, bool flipEndianess, unsigned bytewidth = sizeof(VECTORSIG), typename VECTORSIGSTORAGETYPE  = VECTORSIG&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned <a class="el" href="classetiss_1_1interfaces_1_1WishboneBus.html">etiss::interfaces::WishboneBus</a>&lt; BOOLSIG, VECTORSIG, instrBus, flipEndianess, bytewidth, VECTORSIGSTORAGETYPE &gt;::pending</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>0: nothing pending; 1: Read pending; 2: Write pending </p>

<p class="definition">Definition at line <a class="el" href="Wishbone_8h_source.html#l00447">447</a> of file <a class="el" href="Wishbone_8h_source.html">Wishbone.h</a>.</p>

</div>
</div>
<a id="a9c82fb496077d81cc0e6ace53551046c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c82fb496077d81cc0e6ace53551046c">&#9670;&nbsp;</a></span>po_err</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename BOOLSIG , typename VECTORSIG , bool instrBus, bool flipEndianess, unsigned bytewidth = sizeof(VECTORSIG), typename VECTORSIGSTORAGETYPE  = VECTORSIG&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="tcc__stdlib_2stdbool_8h.html#abb452686968e48b67397da5f97445f5b">bool</a> <a class="el" href="classetiss_1_1interfaces_1_1WishboneBus.html">etiss::interfaces::WishboneBus</a>&lt; BOOLSIG, VECTORSIG, instrBus, flipEndianess, bytewidth, VECTORSIGSTORAGETYPE &gt;::po_err</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>bus error arised </p>

<p class="definition">Definition at line <a class="el" href="Wishbone_8h_source.html#l00446">446</a> of file <a class="el" href="Wishbone_8h_source.html">Wishbone.h</a>.</p>

</div>
</div>
<a id="ac59cb7a8e0c46a918824529362643f93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac59cb7a8e0c46a918824529362643f93">&#9670;&nbsp;</a></span>sigs</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename BOOLSIG , typename VECTORSIG , bool instrBus, bool flipEndianess, unsigned bytewidth = sizeof(VECTORSIG), typename VECTORSIGSTORAGETYPE  = VECTORSIG&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1interfaces_1_1WishboneSignalMap.html">WishboneSignalMap</a>&lt;BOOLSIG, VECTORSIG&gt;&amp; <a class="el" href="classetiss_1_1interfaces_1_1WishboneBus.html">etiss::interfaces::WishboneBus</a>&lt; BOOLSIG, VECTORSIG, instrBus, flipEndianess, bytewidth, VECTORSIGSTORAGETYPE &gt;::sigs</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Signals between bus and CPU. </p>

<p class="definition">Definition at line <a class="el" href="Wishbone_8h_source.html#l00437">437</a> of file <a class="el" href="Wishbone_8h_source.html">Wishbone.h</a>.</p>

</div>
</div>
<a id="a06acdec91371463ce490ddcf1bbdc523"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06acdec91371463ce490ddcf1bbdc523">&#9670;&nbsp;</a></span>useposclkedge</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename BOOLSIG , typename VECTORSIG , bool instrBus, bool flipEndianess, unsigned bytewidth = sizeof(VECTORSIG), typename VECTORSIGSTORAGETYPE  = VECTORSIG&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="tcc__stdlib_2stdbool_8h.html#abb452686968e48b67397da5f97445f5b">bool</a> <a class="el" href="classetiss_1_1interfaces_1_1WishboneBus.html">etiss::interfaces::WishboneBus</a>&lt; BOOLSIG, VECTORSIG, instrBus, flipEndianess, bytewidth, VECTORSIGSTORAGETYPE &gt;::useposclkedge</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>use positive or negative clock edge </p>

<p class="definition">Definition at line <a class="el" href="Wishbone_8h_source.html#l00444">444</a> of file <a class="el" href="Wishbone_8h_source.html">Wishbone.h</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following file:<ul>
<li>/home/runner/work/etiss_test/etiss_test/include/etiss/interfaces/<a class="el" href="Wishbone_8h_source.html">Wishbone.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Aug 19 2022 12:53:25 for ETISS 0.8.0 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
