<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>msr-index.h source code [linux-4.14.y/arch/x86/include/asm/msr-index.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux-4.14.y/arch/x86/include/asm/msr-index.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>linux-4.14.y</a>/<a href='../../..'>arch</a>/<a href='../..'>x86</a>/<a href='..'>include</a>/<a href='./'>asm</a>/<a href='msr-index.h.html'>msr-index.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* SPDX-License-Identifier: GPL-2.0 */</i></td></tr>
<tr><th id="2">2</th><td><u>#<span data-ppcond="2">ifndef</span> <span class="macro" data-ref="_M/_ASM_X86_MSR_INDEX_H">_ASM_X86_MSR_INDEX_H</span></u></td></tr>
<tr><th id="3">3</th><td><u>#define <dfn class="macro" id="_M/_ASM_X86_MSR_INDEX_H" data-ref="_M/_ASM_X86_MSR_INDEX_H">_ASM_X86_MSR_INDEX_H</dfn></u></td></tr>
<tr><th id="4">4</th><td></td></tr>
<tr><th id="5">5</th><td><i>/*</i></td></tr>
<tr><th id="6">6</th><td><i> * CPU model specific register (MSR) numbers.</i></td></tr>
<tr><th id="7">7</th><td><i> *</i></td></tr>
<tr><th id="8">8</th><td><i> * Do not add new entries to this file unless the definitions are shared</i></td></tr>
<tr><th id="9">9</th><td><i> * between multiple compilation units.</i></td></tr>
<tr><th id="10">10</th><td><i> */</i></td></tr>
<tr><th id="11">11</th><td></td></tr>
<tr><th id="12">12</th><td><i>/* x86-64 specific MSRs */</i></td></tr>
<tr><th id="13">13</th><td><u>#define <dfn class="macro" id="_M/MSR_EFER" data-ref="_M/MSR_EFER">MSR_EFER</dfn>		0xc0000080 /* extended feature register */</u></td></tr>
<tr><th id="14">14</th><td><u>#define <dfn class="macro" id="_M/MSR_STAR" data-ref="_M/MSR_STAR">MSR_STAR</dfn>		0xc0000081 /* legacy mode SYSCALL target */</u></td></tr>
<tr><th id="15">15</th><td><u>#define <dfn class="macro" id="_M/MSR_LSTAR" data-ref="_M/MSR_LSTAR">MSR_LSTAR</dfn>		0xc0000082 /* long mode SYSCALL target */</u></td></tr>
<tr><th id="16">16</th><td><u>#define <dfn class="macro" id="_M/MSR_CSTAR" data-ref="_M/MSR_CSTAR">MSR_CSTAR</dfn>		0xc0000083 /* compat mode SYSCALL target */</u></td></tr>
<tr><th id="17">17</th><td><u>#define <dfn class="macro" id="_M/MSR_SYSCALL_MASK" data-ref="_M/MSR_SYSCALL_MASK">MSR_SYSCALL_MASK</dfn>	0xc0000084 /* EFLAGS mask for syscall */</u></td></tr>
<tr><th id="18">18</th><td><u>#define <dfn class="macro" id="_M/MSR_FS_BASE" data-ref="_M/MSR_FS_BASE">MSR_FS_BASE</dfn>		0xc0000100 /* 64bit FS base */</u></td></tr>
<tr><th id="19">19</th><td><u>#define <dfn class="macro" id="_M/MSR_GS_BASE" data-ref="_M/MSR_GS_BASE">MSR_GS_BASE</dfn>		0xc0000101 /* 64bit GS base */</u></td></tr>
<tr><th id="20">20</th><td><u>#define <dfn class="macro" id="_M/MSR_KERNEL_GS_BASE" data-ref="_M/MSR_KERNEL_GS_BASE">MSR_KERNEL_GS_BASE</dfn>	0xc0000102 /* SwapGS GS shadow */</u></td></tr>
<tr><th id="21">21</th><td><u>#define <dfn class="macro" id="_M/MSR_TSC_AUX" data-ref="_M/MSR_TSC_AUX">MSR_TSC_AUX</dfn>		0xc0000103 /* Auxiliary TSC */</u></td></tr>
<tr><th id="22">22</th><td></td></tr>
<tr><th id="23">23</th><td><i>/* EFER bits: */</i></td></tr>
<tr><th id="24">24</th><td><u>#define <dfn class="macro" id="_M/_EFER_SCE" data-ref="_M/_EFER_SCE">_EFER_SCE</dfn>		0  /* SYSCALL/SYSRET */</u></td></tr>
<tr><th id="25">25</th><td><u>#define <dfn class="macro" id="_M/_EFER_LME" data-ref="_M/_EFER_LME">_EFER_LME</dfn>		8  /* Long mode enable */</u></td></tr>
<tr><th id="26">26</th><td><u>#define <dfn class="macro" id="_M/_EFER_LMA" data-ref="_M/_EFER_LMA">_EFER_LMA</dfn>		10 /* Long mode active (read-only) */</u></td></tr>
<tr><th id="27">27</th><td><u>#define <dfn class="macro" id="_M/_EFER_NX" data-ref="_M/_EFER_NX">_EFER_NX</dfn>		11 /* No execute enable */</u></td></tr>
<tr><th id="28">28</th><td><u>#define <dfn class="macro" id="_M/_EFER_SVME" data-ref="_M/_EFER_SVME">_EFER_SVME</dfn>		12 /* Enable virtualization */</u></td></tr>
<tr><th id="29">29</th><td><u>#define <dfn class="macro" id="_M/_EFER_LMSLE" data-ref="_M/_EFER_LMSLE">_EFER_LMSLE</dfn>		13 /* Long Mode Segment Limit Enable */</u></td></tr>
<tr><th id="30">30</th><td><u>#define <dfn class="macro" id="_M/_EFER_FFXSR" data-ref="_M/_EFER_FFXSR">_EFER_FFXSR</dfn>		14 /* Enable Fast FXSAVE/FXRSTOR */</u></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/EFER_SCE" data-ref="_M/EFER_SCE">EFER_SCE</dfn>		(1&lt;&lt;_EFER_SCE)</u></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/EFER_LME" data-ref="_M/EFER_LME">EFER_LME</dfn>		(1&lt;&lt;_EFER_LME)</u></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/EFER_LMA" data-ref="_M/EFER_LMA">EFER_LMA</dfn>		(1&lt;&lt;_EFER_LMA)</u></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/EFER_NX" data-ref="_M/EFER_NX">EFER_NX</dfn>			(1&lt;&lt;_EFER_NX)</u></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/EFER_SVME" data-ref="_M/EFER_SVME">EFER_SVME</dfn>		(1&lt;&lt;_EFER_SVME)</u></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/EFER_LMSLE" data-ref="_M/EFER_LMSLE">EFER_LMSLE</dfn>		(1&lt;&lt;_EFER_LMSLE)</u></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/EFER_FFXSR" data-ref="_M/EFER_FFXSR">EFER_FFXSR</dfn>		(1&lt;&lt;_EFER_FFXSR)</u></td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><i>/* Intel MSRs. Some also available on other CPUs */</i></td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_SPEC_CTRL" data-ref="_M/MSR_IA32_SPEC_CTRL">MSR_IA32_SPEC_CTRL</dfn>		0x00000048 /* Speculation Control */</u></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/SPEC_CTRL_IBRS" data-ref="_M/SPEC_CTRL_IBRS">SPEC_CTRL_IBRS</dfn>			(1 &lt;&lt; 0)   /* Indirect Branch Restricted Speculation */</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/SPEC_CTRL_STIBP" data-ref="_M/SPEC_CTRL_STIBP">SPEC_CTRL_STIBP</dfn>			(1 &lt;&lt; 1)   /* Single Thread Indirect Branch Predictors */</u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/SPEC_CTRL_SSBD_SHIFT" data-ref="_M/SPEC_CTRL_SSBD_SHIFT">SPEC_CTRL_SSBD_SHIFT</dfn>		2	   /* Speculative Store Bypass Disable bit */</u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/SPEC_CTRL_SSBD" data-ref="_M/SPEC_CTRL_SSBD">SPEC_CTRL_SSBD</dfn>			(1 &lt;&lt; SPEC_CTRL_SSBD_SHIFT)   /* Speculative Store Bypass Disable */</u></td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_PRED_CMD" data-ref="_M/MSR_IA32_PRED_CMD">MSR_IA32_PRED_CMD</dfn>		0x00000049 /* Prediction Command */</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/PRED_CMD_IBPB" data-ref="_M/PRED_CMD_IBPB">PRED_CMD_IBPB</dfn>			(1 &lt;&lt; 0)   /* Indirect Branch Prediction Barrier */</u></td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/MSR_PPIN_CTL" data-ref="_M/MSR_PPIN_CTL">MSR_PPIN_CTL</dfn>			0x0000004e</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/MSR_PPIN" data-ref="_M/MSR_PPIN">MSR_PPIN</dfn>			0x0000004f</u></td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_PERFCTR0" data-ref="_M/MSR_IA32_PERFCTR0">MSR_IA32_PERFCTR0</dfn>		0x000000c1</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_PERFCTR1" data-ref="_M/MSR_IA32_PERFCTR1">MSR_IA32_PERFCTR1</dfn>		0x000000c2</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/MSR_FSB_FREQ" data-ref="_M/MSR_FSB_FREQ">MSR_FSB_FREQ</dfn>			0x000000cd</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/MSR_PLATFORM_INFO" data-ref="_M/MSR_PLATFORM_INFO">MSR_PLATFORM_INFO</dfn>		0x000000ce</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/MSR_PLATFORM_INFO_CPUID_FAULT_BIT" data-ref="_M/MSR_PLATFORM_INFO_CPUID_FAULT_BIT">MSR_PLATFORM_INFO_CPUID_FAULT_BIT</dfn>	31</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/MSR_PLATFORM_INFO_CPUID_FAULT" data-ref="_M/MSR_PLATFORM_INFO_CPUID_FAULT">MSR_PLATFORM_INFO_CPUID_FAULT</dfn>		BIT_ULL(MSR_PLATFORM_INFO_CPUID_FAULT_BIT)</u></td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/MSR_PKG_CST_CONFIG_CONTROL" data-ref="_M/MSR_PKG_CST_CONFIG_CONTROL">MSR_PKG_CST_CONFIG_CONTROL</dfn>	0x000000e2</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/NHM_C3_AUTO_DEMOTE" data-ref="_M/NHM_C3_AUTO_DEMOTE">NHM_C3_AUTO_DEMOTE</dfn>		(1UL &lt;&lt; 25)</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/NHM_C1_AUTO_DEMOTE" data-ref="_M/NHM_C1_AUTO_DEMOTE">NHM_C1_AUTO_DEMOTE</dfn>		(1UL &lt;&lt; 26)</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/ATM_LNC_C6_AUTO_DEMOTE" data-ref="_M/ATM_LNC_C6_AUTO_DEMOTE">ATM_LNC_C6_AUTO_DEMOTE</dfn>		(1UL &lt;&lt; 25)</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/SNB_C1_AUTO_UNDEMOTE" data-ref="_M/SNB_C1_AUTO_UNDEMOTE">SNB_C1_AUTO_UNDEMOTE</dfn>		(1UL &lt;&lt; 27)</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/SNB_C3_AUTO_UNDEMOTE" data-ref="_M/SNB_C3_AUTO_UNDEMOTE">SNB_C3_AUTO_UNDEMOTE</dfn>		(1UL &lt;&lt; 28)</u></td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/MSR_MTRRcap" data-ref="_M/MSR_MTRRcap">MSR_MTRRcap</dfn>			0x000000fe</u></td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_ARCH_CAPABILITIES" data-ref="_M/MSR_IA32_ARCH_CAPABILITIES">MSR_IA32_ARCH_CAPABILITIES</dfn>	0x0000010a</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/ARCH_CAP_RDCL_NO" data-ref="_M/ARCH_CAP_RDCL_NO">ARCH_CAP_RDCL_NO</dfn>		(1 &lt;&lt; 0)   /* Not susceptible to Meltdown */</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/ARCH_CAP_IBRS_ALL" data-ref="_M/ARCH_CAP_IBRS_ALL">ARCH_CAP_IBRS_ALL</dfn>		(1 &lt;&lt; 1)   /* Enhanced IBRS support */</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/ARCH_CAP_SSB_NO" data-ref="_M/ARCH_CAP_SSB_NO">ARCH_CAP_SSB_NO</dfn>			(1 &lt;&lt; 4)   /*</u></td></tr>
<tr><th id="74">74</th><td><u>						    * Not susceptible to Speculative Store Bypass</u></td></tr>
<tr><th id="75">75</th><td><u>						    * attack, so no Speculative Store Bypass</u></td></tr>
<tr><th id="76">76</th><td><u>						    * control required.</u></td></tr>
<tr><th id="77">77</th><td><u>						    */</u></td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_BBL_CR_CTL" data-ref="_M/MSR_IA32_BBL_CR_CTL">MSR_IA32_BBL_CR_CTL</dfn>		0x00000119</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_BBL_CR_CTL3" data-ref="_M/MSR_IA32_BBL_CR_CTL3">MSR_IA32_BBL_CR_CTL3</dfn>		0x0000011e</u></td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_SYSENTER_CS" data-ref="_M/MSR_IA32_SYSENTER_CS">MSR_IA32_SYSENTER_CS</dfn>		0x00000174</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_SYSENTER_ESP" data-ref="_M/MSR_IA32_SYSENTER_ESP">MSR_IA32_SYSENTER_ESP</dfn>		0x00000175</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_SYSENTER_EIP" data-ref="_M/MSR_IA32_SYSENTER_EIP">MSR_IA32_SYSENTER_EIP</dfn>		0x00000176</u></td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_MCG_CAP" data-ref="_M/MSR_IA32_MCG_CAP">MSR_IA32_MCG_CAP</dfn>		0x00000179</u></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_MCG_STATUS" data-ref="_M/MSR_IA32_MCG_STATUS">MSR_IA32_MCG_STATUS</dfn>		0x0000017a</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_MCG_CTL" data-ref="_M/MSR_IA32_MCG_CTL">MSR_IA32_MCG_CTL</dfn>		0x0000017b</u></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_MCG_EXT_CTL" data-ref="_M/MSR_IA32_MCG_EXT_CTL">MSR_IA32_MCG_EXT_CTL</dfn>		0x000004d0</u></td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/MSR_OFFCORE_RSP_0" data-ref="_M/MSR_OFFCORE_RSP_0">MSR_OFFCORE_RSP_0</dfn>		0x000001a6</u></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/MSR_OFFCORE_RSP_1" data-ref="_M/MSR_OFFCORE_RSP_1">MSR_OFFCORE_RSP_1</dfn>		0x000001a7</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/MSR_TURBO_RATIO_LIMIT" data-ref="_M/MSR_TURBO_RATIO_LIMIT">MSR_TURBO_RATIO_LIMIT</dfn>		0x000001ad</u></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/MSR_TURBO_RATIO_LIMIT1" data-ref="_M/MSR_TURBO_RATIO_LIMIT1">MSR_TURBO_RATIO_LIMIT1</dfn>		0x000001ae</u></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/MSR_TURBO_RATIO_LIMIT2" data-ref="_M/MSR_TURBO_RATIO_LIMIT2">MSR_TURBO_RATIO_LIMIT2</dfn>		0x000001af</u></td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/MSR_LBR_SELECT" data-ref="_M/MSR_LBR_SELECT">MSR_LBR_SELECT</dfn>			0x000001c8</u></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/MSR_LBR_TOS" data-ref="_M/MSR_LBR_TOS">MSR_LBR_TOS</dfn>			0x000001c9</u></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/MSR_LBR_NHM_FROM" data-ref="_M/MSR_LBR_NHM_FROM">MSR_LBR_NHM_FROM</dfn>		0x00000680</u></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/MSR_LBR_NHM_TO" data-ref="_M/MSR_LBR_NHM_TO">MSR_LBR_NHM_TO</dfn>			0x000006c0</u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/MSR_LBR_CORE_FROM" data-ref="_M/MSR_LBR_CORE_FROM">MSR_LBR_CORE_FROM</dfn>		0x00000040</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/MSR_LBR_CORE_TO" data-ref="_M/MSR_LBR_CORE_TO">MSR_LBR_CORE_TO</dfn>			0x00000060</u></td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/MSR_LBR_INFO_0" data-ref="_M/MSR_LBR_INFO_0">MSR_LBR_INFO_0</dfn>			0x00000dc0 /* ... 0xddf for _31 */</u></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/LBR_INFO_MISPRED" data-ref="_M/LBR_INFO_MISPRED">LBR_INFO_MISPRED</dfn>		BIT_ULL(63)</u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/LBR_INFO_IN_TX" data-ref="_M/LBR_INFO_IN_TX">LBR_INFO_IN_TX</dfn>			BIT_ULL(62)</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/LBR_INFO_ABORT" data-ref="_M/LBR_INFO_ABORT">LBR_INFO_ABORT</dfn>			BIT_ULL(61)</u></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/LBR_INFO_CYCLES" data-ref="_M/LBR_INFO_CYCLES">LBR_INFO_CYCLES</dfn>			0xffff</u></td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_PEBS_ENABLE" data-ref="_M/MSR_IA32_PEBS_ENABLE">MSR_IA32_PEBS_ENABLE</dfn>		0x000003f1</u></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_DS_AREA" data-ref="_M/MSR_IA32_DS_AREA">MSR_IA32_DS_AREA</dfn>		0x00000600</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_PERF_CAPABILITIES" data-ref="_M/MSR_IA32_PERF_CAPABILITIES">MSR_IA32_PERF_CAPABILITIES</dfn>	0x00000345</u></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/MSR_PEBS_LD_LAT_THRESHOLD" data-ref="_M/MSR_PEBS_LD_LAT_THRESHOLD">MSR_PEBS_LD_LAT_THRESHOLD</dfn>	0x000003f6</u></td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_RTIT_CTL" data-ref="_M/MSR_IA32_RTIT_CTL">MSR_IA32_RTIT_CTL</dfn>		0x00000570</u></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_RTIT_STATUS" data-ref="_M/MSR_IA32_RTIT_STATUS">MSR_IA32_RTIT_STATUS</dfn>		0x00000571</u></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_RTIT_ADDR0_A" data-ref="_M/MSR_IA32_RTIT_ADDR0_A">MSR_IA32_RTIT_ADDR0_A</dfn>		0x00000580</u></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_RTIT_ADDR0_B" data-ref="_M/MSR_IA32_RTIT_ADDR0_B">MSR_IA32_RTIT_ADDR0_B</dfn>		0x00000581</u></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_RTIT_ADDR1_A" data-ref="_M/MSR_IA32_RTIT_ADDR1_A">MSR_IA32_RTIT_ADDR1_A</dfn>		0x00000582</u></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_RTIT_ADDR1_B" data-ref="_M/MSR_IA32_RTIT_ADDR1_B">MSR_IA32_RTIT_ADDR1_B</dfn>		0x00000583</u></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_RTIT_ADDR2_A" data-ref="_M/MSR_IA32_RTIT_ADDR2_A">MSR_IA32_RTIT_ADDR2_A</dfn>		0x00000584</u></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_RTIT_ADDR2_B" data-ref="_M/MSR_IA32_RTIT_ADDR2_B">MSR_IA32_RTIT_ADDR2_B</dfn>		0x00000585</u></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_RTIT_ADDR3_A" data-ref="_M/MSR_IA32_RTIT_ADDR3_A">MSR_IA32_RTIT_ADDR3_A</dfn>		0x00000586</u></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_RTIT_ADDR3_B" data-ref="_M/MSR_IA32_RTIT_ADDR3_B">MSR_IA32_RTIT_ADDR3_B</dfn>		0x00000587</u></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_RTIT_CR3_MATCH" data-ref="_M/MSR_IA32_RTIT_CR3_MATCH">MSR_IA32_RTIT_CR3_MATCH</dfn>		0x00000572</u></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_RTIT_OUTPUT_BASE" data-ref="_M/MSR_IA32_RTIT_OUTPUT_BASE">MSR_IA32_RTIT_OUTPUT_BASE</dfn>	0x00000560</u></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_RTIT_OUTPUT_MASK" data-ref="_M/MSR_IA32_RTIT_OUTPUT_MASK">MSR_IA32_RTIT_OUTPUT_MASK</dfn>	0x00000561</u></td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/MSR_MTRRfix64K_00000" data-ref="_M/MSR_MTRRfix64K_00000">MSR_MTRRfix64K_00000</dfn>		0x00000250</u></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/MSR_MTRRfix16K_80000" data-ref="_M/MSR_MTRRfix16K_80000">MSR_MTRRfix16K_80000</dfn>		0x00000258</u></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/MSR_MTRRfix16K_A0000" data-ref="_M/MSR_MTRRfix16K_A0000">MSR_MTRRfix16K_A0000</dfn>		0x00000259</u></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/MSR_MTRRfix4K_C0000" data-ref="_M/MSR_MTRRfix4K_C0000">MSR_MTRRfix4K_C0000</dfn>		0x00000268</u></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/MSR_MTRRfix4K_C8000" data-ref="_M/MSR_MTRRfix4K_C8000">MSR_MTRRfix4K_C8000</dfn>		0x00000269</u></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/MSR_MTRRfix4K_D0000" data-ref="_M/MSR_MTRRfix4K_D0000">MSR_MTRRfix4K_D0000</dfn>		0x0000026a</u></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/MSR_MTRRfix4K_D8000" data-ref="_M/MSR_MTRRfix4K_D8000">MSR_MTRRfix4K_D8000</dfn>		0x0000026b</u></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/MSR_MTRRfix4K_E0000" data-ref="_M/MSR_MTRRfix4K_E0000">MSR_MTRRfix4K_E0000</dfn>		0x0000026c</u></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/MSR_MTRRfix4K_E8000" data-ref="_M/MSR_MTRRfix4K_E8000">MSR_MTRRfix4K_E8000</dfn>		0x0000026d</u></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/MSR_MTRRfix4K_F0000" data-ref="_M/MSR_MTRRfix4K_F0000">MSR_MTRRfix4K_F0000</dfn>		0x0000026e</u></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/MSR_MTRRfix4K_F8000" data-ref="_M/MSR_MTRRfix4K_F8000">MSR_MTRRfix4K_F8000</dfn>		0x0000026f</u></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/MSR_MTRRdefType" data-ref="_M/MSR_MTRRdefType">MSR_MTRRdefType</dfn>			0x000002ff</u></td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_CR_PAT" data-ref="_M/MSR_IA32_CR_PAT">MSR_IA32_CR_PAT</dfn>			0x00000277</u></td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_DEBUGCTLMSR" data-ref="_M/MSR_IA32_DEBUGCTLMSR">MSR_IA32_DEBUGCTLMSR</dfn>		0x000001d9</u></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_LASTBRANCHFROMIP" data-ref="_M/MSR_IA32_LASTBRANCHFROMIP">MSR_IA32_LASTBRANCHFROMIP</dfn>	0x000001db</u></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_LASTBRANCHTOIP" data-ref="_M/MSR_IA32_LASTBRANCHTOIP">MSR_IA32_LASTBRANCHTOIP</dfn>		0x000001dc</u></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_LASTINTFROMIP" data-ref="_M/MSR_IA32_LASTINTFROMIP">MSR_IA32_LASTINTFROMIP</dfn>		0x000001dd</u></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_LASTINTTOIP" data-ref="_M/MSR_IA32_LASTINTTOIP">MSR_IA32_LASTINTTOIP</dfn>		0x000001de</u></td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td><i>/* DEBUGCTLMSR bits (others vary by model): */</i></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/DEBUGCTLMSR_LBR" data-ref="_M/DEBUGCTLMSR_LBR">DEBUGCTLMSR_LBR</dfn>			(1UL &lt;&lt;  0) /* last branch recording */</u></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/DEBUGCTLMSR_BTF_SHIFT" data-ref="_M/DEBUGCTLMSR_BTF_SHIFT">DEBUGCTLMSR_BTF_SHIFT</dfn>		1</u></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/DEBUGCTLMSR_BTF" data-ref="_M/DEBUGCTLMSR_BTF">DEBUGCTLMSR_BTF</dfn>			(1UL &lt;&lt;  1) /* single-step on branches */</u></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/DEBUGCTLMSR_TR" data-ref="_M/DEBUGCTLMSR_TR">DEBUGCTLMSR_TR</dfn>			(1UL &lt;&lt;  6)</u></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/DEBUGCTLMSR_BTS" data-ref="_M/DEBUGCTLMSR_BTS">DEBUGCTLMSR_BTS</dfn>			(1UL &lt;&lt;  7)</u></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/DEBUGCTLMSR_BTINT" data-ref="_M/DEBUGCTLMSR_BTINT">DEBUGCTLMSR_BTINT</dfn>		(1UL &lt;&lt;  8)</u></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/DEBUGCTLMSR_BTS_OFF_OS" data-ref="_M/DEBUGCTLMSR_BTS_OFF_OS">DEBUGCTLMSR_BTS_OFF_OS</dfn>		(1UL &lt;&lt;  9)</u></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/DEBUGCTLMSR_BTS_OFF_USR" data-ref="_M/DEBUGCTLMSR_BTS_OFF_USR">DEBUGCTLMSR_BTS_OFF_USR</dfn>		(1UL &lt;&lt; 10)</u></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/DEBUGCTLMSR_FREEZE_LBRS_ON_PMI" data-ref="_M/DEBUGCTLMSR_FREEZE_LBRS_ON_PMI">DEBUGCTLMSR_FREEZE_LBRS_ON_PMI</dfn>	(1UL &lt;&lt; 11)</u></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/DEBUGCTLMSR_FREEZE_IN_SMM_BIT" data-ref="_M/DEBUGCTLMSR_FREEZE_IN_SMM_BIT">DEBUGCTLMSR_FREEZE_IN_SMM_BIT</dfn>	14</u></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/DEBUGCTLMSR_FREEZE_IN_SMM" data-ref="_M/DEBUGCTLMSR_FREEZE_IN_SMM">DEBUGCTLMSR_FREEZE_IN_SMM</dfn>	(1UL &lt;&lt; DEBUGCTLMSR_FREEZE_IN_SMM_BIT)</u></td></tr>
<tr><th id="162">162</th><td></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/MSR_PEBS_FRONTEND" data-ref="_M/MSR_PEBS_FRONTEND">MSR_PEBS_FRONTEND</dfn>		0x000003f7</u></td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_POWER_CTL" data-ref="_M/MSR_IA32_POWER_CTL">MSR_IA32_POWER_CTL</dfn>		0x000001fc</u></td></tr>
<tr><th id="166">166</th><td></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_MC0_CTL" data-ref="_M/MSR_IA32_MC0_CTL">MSR_IA32_MC0_CTL</dfn>		0x00000400</u></td></tr>
<tr><th id="168">168</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_MC0_STATUS" data-ref="_M/MSR_IA32_MC0_STATUS">MSR_IA32_MC0_STATUS</dfn>		0x00000401</u></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_MC0_ADDR" data-ref="_M/MSR_IA32_MC0_ADDR">MSR_IA32_MC0_ADDR</dfn>		0x00000402</u></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_MC0_MISC" data-ref="_M/MSR_IA32_MC0_MISC">MSR_IA32_MC0_MISC</dfn>		0x00000403</u></td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td><i>/* C-state Residency Counters */</i></td></tr>
<tr><th id="173">173</th><td><u>#define <dfn class="macro" id="_M/MSR_PKG_C3_RESIDENCY" data-ref="_M/MSR_PKG_C3_RESIDENCY">MSR_PKG_C3_RESIDENCY</dfn>		0x000003f8</u></td></tr>
<tr><th id="174">174</th><td><u>#define <dfn class="macro" id="_M/MSR_PKG_C6_RESIDENCY" data-ref="_M/MSR_PKG_C6_RESIDENCY">MSR_PKG_C6_RESIDENCY</dfn>		0x000003f9</u></td></tr>
<tr><th id="175">175</th><td><u>#define <dfn class="macro" id="_M/MSR_ATOM_PKG_C6_RESIDENCY" data-ref="_M/MSR_ATOM_PKG_C6_RESIDENCY">MSR_ATOM_PKG_C6_RESIDENCY</dfn>	0x000003fa</u></td></tr>
<tr><th id="176">176</th><td><u>#define <dfn class="macro" id="_M/MSR_PKG_C7_RESIDENCY" data-ref="_M/MSR_PKG_C7_RESIDENCY">MSR_PKG_C7_RESIDENCY</dfn>		0x000003fa</u></td></tr>
<tr><th id="177">177</th><td><u>#define <dfn class="macro" id="_M/MSR_CORE_C3_RESIDENCY" data-ref="_M/MSR_CORE_C3_RESIDENCY">MSR_CORE_C3_RESIDENCY</dfn>		0x000003fc</u></td></tr>
<tr><th id="178">178</th><td><u>#define <dfn class="macro" id="_M/MSR_CORE_C6_RESIDENCY" data-ref="_M/MSR_CORE_C6_RESIDENCY">MSR_CORE_C6_RESIDENCY</dfn>		0x000003fd</u></td></tr>
<tr><th id="179">179</th><td><u>#define <dfn class="macro" id="_M/MSR_CORE_C7_RESIDENCY" data-ref="_M/MSR_CORE_C7_RESIDENCY">MSR_CORE_C7_RESIDENCY</dfn>		0x000003fe</u></td></tr>
<tr><th id="180">180</th><td><u>#define <dfn class="macro" id="_M/MSR_KNL_CORE_C6_RESIDENCY" data-ref="_M/MSR_KNL_CORE_C6_RESIDENCY">MSR_KNL_CORE_C6_RESIDENCY</dfn>	0x000003ff</u></td></tr>
<tr><th id="181">181</th><td><u>#define <dfn class="macro" id="_M/MSR_PKG_C2_RESIDENCY" data-ref="_M/MSR_PKG_C2_RESIDENCY">MSR_PKG_C2_RESIDENCY</dfn>		0x0000060d</u></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/MSR_PKG_C8_RESIDENCY" data-ref="_M/MSR_PKG_C8_RESIDENCY">MSR_PKG_C8_RESIDENCY</dfn>		0x00000630</u></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/MSR_PKG_C9_RESIDENCY" data-ref="_M/MSR_PKG_C9_RESIDENCY">MSR_PKG_C9_RESIDENCY</dfn>		0x00000631</u></td></tr>
<tr><th id="184">184</th><td><u>#define <dfn class="macro" id="_M/MSR_PKG_C10_RESIDENCY" data-ref="_M/MSR_PKG_C10_RESIDENCY">MSR_PKG_C10_RESIDENCY</dfn>		0x00000632</u></td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td><i>/* Interrupt Response Limit */</i></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/MSR_PKGC3_IRTL" data-ref="_M/MSR_PKGC3_IRTL">MSR_PKGC3_IRTL</dfn>			0x0000060a</u></td></tr>
<tr><th id="188">188</th><td><u>#define <dfn class="macro" id="_M/MSR_PKGC6_IRTL" data-ref="_M/MSR_PKGC6_IRTL">MSR_PKGC6_IRTL</dfn>			0x0000060b</u></td></tr>
<tr><th id="189">189</th><td><u>#define <dfn class="macro" id="_M/MSR_PKGC7_IRTL" data-ref="_M/MSR_PKGC7_IRTL">MSR_PKGC7_IRTL</dfn>			0x0000060c</u></td></tr>
<tr><th id="190">190</th><td><u>#define <dfn class="macro" id="_M/MSR_PKGC8_IRTL" data-ref="_M/MSR_PKGC8_IRTL">MSR_PKGC8_IRTL</dfn>			0x00000633</u></td></tr>
<tr><th id="191">191</th><td><u>#define <dfn class="macro" id="_M/MSR_PKGC9_IRTL" data-ref="_M/MSR_PKGC9_IRTL">MSR_PKGC9_IRTL</dfn>			0x00000634</u></td></tr>
<tr><th id="192">192</th><td><u>#define <dfn class="macro" id="_M/MSR_PKGC10_IRTL" data-ref="_M/MSR_PKGC10_IRTL">MSR_PKGC10_IRTL</dfn>			0x00000635</u></td></tr>
<tr><th id="193">193</th><td></td></tr>
<tr><th id="194">194</th><td><i>/* Run Time Average Power Limiting (RAPL) Interface */</i></td></tr>
<tr><th id="195">195</th><td></td></tr>
<tr><th id="196">196</th><td><u>#define <dfn class="macro" id="_M/MSR_RAPL_POWER_UNIT" data-ref="_M/MSR_RAPL_POWER_UNIT">MSR_RAPL_POWER_UNIT</dfn>		0x00000606</u></td></tr>
<tr><th id="197">197</th><td></td></tr>
<tr><th id="198">198</th><td><u>#define <dfn class="macro" id="_M/MSR_PKG_POWER_LIMIT" data-ref="_M/MSR_PKG_POWER_LIMIT">MSR_PKG_POWER_LIMIT</dfn>		0x00000610</u></td></tr>
<tr><th id="199">199</th><td><u>#define <dfn class="macro" id="_M/MSR_PKG_ENERGY_STATUS" data-ref="_M/MSR_PKG_ENERGY_STATUS">MSR_PKG_ENERGY_STATUS</dfn>		0x00000611</u></td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/MSR_PKG_PERF_STATUS" data-ref="_M/MSR_PKG_PERF_STATUS">MSR_PKG_PERF_STATUS</dfn>		0x00000613</u></td></tr>
<tr><th id="201">201</th><td><u>#define <dfn class="macro" id="_M/MSR_PKG_POWER_INFO" data-ref="_M/MSR_PKG_POWER_INFO">MSR_PKG_POWER_INFO</dfn>		0x00000614</u></td></tr>
<tr><th id="202">202</th><td></td></tr>
<tr><th id="203">203</th><td><u>#define <dfn class="macro" id="_M/MSR_DRAM_POWER_LIMIT" data-ref="_M/MSR_DRAM_POWER_LIMIT">MSR_DRAM_POWER_LIMIT</dfn>		0x00000618</u></td></tr>
<tr><th id="204">204</th><td><u>#define <dfn class="macro" id="_M/MSR_DRAM_ENERGY_STATUS" data-ref="_M/MSR_DRAM_ENERGY_STATUS">MSR_DRAM_ENERGY_STATUS</dfn>		0x00000619</u></td></tr>
<tr><th id="205">205</th><td><u>#define <dfn class="macro" id="_M/MSR_DRAM_PERF_STATUS" data-ref="_M/MSR_DRAM_PERF_STATUS">MSR_DRAM_PERF_STATUS</dfn>		0x0000061b</u></td></tr>
<tr><th id="206">206</th><td><u>#define <dfn class="macro" id="_M/MSR_DRAM_POWER_INFO" data-ref="_M/MSR_DRAM_POWER_INFO">MSR_DRAM_POWER_INFO</dfn>		0x0000061c</u></td></tr>
<tr><th id="207">207</th><td></td></tr>
<tr><th id="208">208</th><td><u>#define <dfn class="macro" id="_M/MSR_PP0_POWER_LIMIT" data-ref="_M/MSR_PP0_POWER_LIMIT">MSR_PP0_POWER_LIMIT</dfn>		0x00000638</u></td></tr>
<tr><th id="209">209</th><td><u>#define <dfn class="macro" id="_M/MSR_PP0_ENERGY_STATUS" data-ref="_M/MSR_PP0_ENERGY_STATUS">MSR_PP0_ENERGY_STATUS</dfn>		0x00000639</u></td></tr>
<tr><th id="210">210</th><td><u>#define <dfn class="macro" id="_M/MSR_PP0_POLICY" data-ref="_M/MSR_PP0_POLICY">MSR_PP0_POLICY</dfn>			0x0000063a</u></td></tr>
<tr><th id="211">211</th><td><u>#define <dfn class="macro" id="_M/MSR_PP0_PERF_STATUS" data-ref="_M/MSR_PP0_PERF_STATUS">MSR_PP0_PERF_STATUS</dfn>		0x0000063b</u></td></tr>
<tr><th id="212">212</th><td></td></tr>
<tr><th id="213">213</th><td><u>#define <dfn class="macro" id="_M/MSR_PP1_POWER_LIMIT" data-ref="_M/MSR_PP1_POWER_LIMIT">MSR_PP1_POWER_LIMIT</dfn>		0x00000640</u></td></tr>
<tr><th id="214">214</th><td><u>#define <dfn class="macro" id="_M/MSR_PP1_ENERGY_STATUS" data-ref="_M/MSR_PP1_ENERGY_STATUS">MSR_PP1_ENERGY_STATUS</dfn>		0x00000641</u></td></tr>
<tr><th id="215">215</th><td><u>#define <dfn class="macro" id="_M/MSR_PP1_POLICY" data-ref="_M/MSR_PP1_POLICY">MSR_PP1_POLICY</dfn>			0x00000642</u></td></tr>
<tr><th id="216">216</th><td></td></tr>
<tr><th id="217">217</th><td><i>/* Config TDP MSRs */</i></td></tr>
<tr><th id="218">218</th><td><u>#define <dfn class="macro" id="_M/MSR_CONFIG_TDP_NOMINAL" data-ref="_M/MSR_CONFIG_TDP_NOMINAL">MSR_CONFIG_TDP_NOMINAL</dfn>		0x00000648</u></td></tr>
<tr><th id="219">219</th><td><u>#define <dfn class="macro" id="_M/MSR_CONFIG_TDP_LEVEL_1" data-ref="_M/MSR_CONFIG_TDP_LEVEL_1">MSR_CONFIG_TDP_LEVEL_1</dfn>		0x00000649</u></td></tr>
<tr><th id="220">220</th><td><u>#define <dfn class="macro" id="_M/MSR_CONFIG_TDP_LEVEL_2" data-ref="_M/MSR_CONFIG_TDP_LEVEL_2">MSR_CONFIG_TDP_LEVEL_2</dfn>		0x0000064A</u></td></tr>
<tr><th id="221">221</th><td><u>#define <dfn class="macro" id="_M/MSR_CONFIG_TDP_CONTROL" data-ref="_M/MSR_CONFIG_TDP_CONTROL">MSR_CONFIG_TDP_CONTROL</dfn>		0x0000064B</u></td></tr>
<tr><th id="222">222</th><td><u>#define <dfn class="macro" id="_M/MSR_TURBO_ACTIVATION_RATIO" data-ref="_M/MSR_TURBO_ACTIVATION_RATIO">MSR_TURBO_ACTIVATION_RATIO</dfn>	0x0000064C</u></td></tr>
<tr><th id="223">223</th><td></td></tr>
<tr><th id="224">224</th><td><u>#define <dfn class="macro" id="_M/MSR_PLATFORM_ENERGY_STATUS" data-ref="_M/MSR_PLATFORM_ENERGY_STATUS">MSR_PLATFORM_ENERGY_STATUS</dfn>	0x0000064D</u></td></tr>
<tr><th id="225">225</th><td></td></tr>
<tr><th id="226">226</th><td><u>#define <dfn class="macro" id="_M/MSR_PKG_WEIGHTED_CORE_C0_RES" data-ref="_M/MSR_PKG_WEIGHTED_CORE_C0_RES">MSR_PKG_WEIGHTED_CORE_C0_RES</dfn>	0x00000658</u></td></tr>
<tr><th id="227">227</th><td><u>#define <dfn class="macro" id="_M/MSR_PKG_ANY_CORE_C0_RES" data-ref="_M/MSR_PKG_ANY_CORE_C0_RES">MSR_PKG_ANY_CORE_C0_RES</dfn>		0x00000659</u></td></tr>
<tr><th id="228">228</th><td><u>#define <dfn class="macro" id="_M/MSR_PKG_ANY_GFXE_C0_RES" data-ref="_M/MSR_PKG_ANY_GFXE_C0_RES">MSR_PKG_ANY_GFXE_C0_RES</dfn>		0x0000065A</u></td></tr>
<tr><th id="229">229</th><td><u>#define <dfn class="macro" id="_M/MSR_PKG_BOTH_CORE_GFXE_C0_RES" data-ref="_M/MSR_PKG_BOTH_CORE_GFXE_C0_RES">MSR_PKG_BOTH_CORE_GFXE_C0_RES</dfn>	0x0000065B</u></td></tr>
<tr><th id="230">230</th><td></td></tr>
<tr><th id="231">231</th><td><u>#define <dfn class="macro" id="_M/MSR_CORE_C1_RES" data-ref="_M/MSR_CORE_C1_RES">MSR_CORE_C1_RES</dfn>			0x00000660</u></td></tr>
<tr><th id="232">232</th><td><u>#define <dfn class="macro" id="_M/MSR_MODULE_C6_RES_MS" data-ref="_M/MSR_MODULE_C6_RES_MS">MSR_MODULE_C6_RES_MS</dfn>		0x00000664</u></td></tr>
<tr><th id="233">233</th><td></td></tr>
<tr><th id="234">234</th><td><u>#define <dfn class="macro" id="_M/MSR_CC6_DEMOTION_POLICY_CONFIG" data-ref="_M/MSR_CC6_DEMOTION_POLICY_CONFIG">MSR_CC6_DEMOTION_POLICY_CONFIG</dfn>	0x00000668</u></td></tr>
<tr><th id="235">235</th><td><u>#define <dfn class="macro" id="_M/MSR_MC6_DEMOTION_POLICY_CONFIG" data-ref="_M/MSR_MC6_DEMOTION_POLICY_CONFIG">MSR_MC6_DEMOTION_POLICY_CONFIG</dfn>	0x00000669</u></td></tr>
<tr><th id="236">236</th><td></td></tr>
<tr><th id="237">237</th><td><u>#define <dfn class="macro" id="_M/MSR_ATOM_CORE_RATIOS" data-ref="_M/MSR_ATOM_CORE_RATIOS">MSR_ATOM_CORE_RATIOS</dfn>		0x0000066a</u></td></tr>
<tr><th id="238">238</th><td><u>#define <dfn class="macro" id="_M/MSR_ATOM_CORE_VIDS" data-ref="_M/MSR_ATOM_CORE_VIDS">MSR_ATOM_CORE_VIDS</dfn>		0x0000066b</u></td></tr>
<tr><th id="239">239</th><td><u>#define <dfn class="macro" id="_M/MSR_ATOM_CORE_TURBO_RATIOS" data-ref="_M/MSR_ATOM_CORE_TURBO_RATIOS">MSR_ATOM_CORE_TURBO_RATIOS</dfn>	0x0000066c</u></td></tr>
<tr><th id="240">240</th><td><u>#define <dfn class="macro" id="_M/MSR_ATOM_CORE_TURBO_VIDS" data-ref="_M/MSR_ATOM_CORE_TURBO_VIDS">MSR_ATOM_CORE_TURBO_VIDS</dfn>	0x0000066d</u></td></tr>
<tr><th id="241">241</th><td></td></tr>
<tr><th id="242">242</th><td></td></tr>
<tr><th id="243">243</th><td><u>#define <dfn class="macro" id="_M/MSR_CORE_PERF_LIMIT_REASONS" data-ref="_M/MSR_CORE_PERF_LIMIT_REASONS">MSR_CORE_PERF_LIMIT_REASONS</dfn>	0x00000690</u></td></tr>
<tr><th id="244">244</th><td><u>#define <dfn class="macro" id="_M/MSR_GFX_PERF_LIMIT_REASONS" data-ref="_M/MSR_GFX_PERF_LIMIT_REASONS">MSR_GFX_PERF_LIMIT_REASONS</dfn>	0x000006B0</u></td></tr>
<tr><th id="245">245</th><td><u>#define <dfn class="macro" id="_M/MSR_RING_PERF_LIMIT_REASONS" data-ref="_M/MSR_RING_PERF_LIMIT_REASONS">MSR_RING_PERF_LIMIT_REASONS</dfn>	0x000006B1</u></td></tr>
<tr><th id="246">246</th><td></td></tr>
<tr><th id="247">247</th><td><i>/* Hardware P state interface */</i></td></tr>
<tr><th id="248">248</th><td><u>#define <dfn class="macro" id="_M/MSR_PPERF" data-ref="_M/MSR_PPERF">MSR_PPERF</dfn>			0x0000064e</u></td></tr>
<tr><th id="249">249</th><td><u>#define <dfn class="macro" id="_M/MSR_PERF_LIMIT_REASONS" data-ref="_M/MSR_PERF_LIMIT_REASONS">MSR_PERF_LIMIT_REASONS</dfn>		0x0000064f</u></td></tr>
<tr><th id="250">250</th><td><u>#define <dfn class="macro" id="_M/MSR_PM_ENABLE" data-ref="_M/MSR_PM_ENABLE">MSR_PM_ENABLE</dfn>			0x00000770</u></td></tr>
<tr><th id="251">251</th><td><u>#define <dfn class="macro" id="_M/MSR_HWP_CAPABILITIES" data-ref="_M/MSR_HWP_CAPABILITIES">MSR_HWP_CAPABILITIES</dfn>		0x00000771</u></td></tr>
<tr><th id="252">252</th><td><u>#define <dfn class="macro" id="_M/MSR_HWP_REQUEST_PKG" data-ref="_M/MSR_HWP_REQUEST_PKG">MSR_HWP_REQUEST_PKG</dfn>		0x00000772</u></td></tr>
<tr><th id="253">253</th><td><u>#define <dfn class="macro" id="_M/MSR_HWP_INTERRUPT" data-ref="_M/MSR_HWP_INTERRUPT">MSR_HWP_INTERRUPT</dfn>		0x00000773</u></td></tr>
<tr><th id="254">254</th><td><u>#define <dfn class="macro" id="_M/MSR_HWP_REQUEST" data-ref="_M/MSR_HWP_REQUEST">MSR_HWP_REQUEST</dfn> 		0x00000774</u></td></tr>
<tr><th id="255">255</th><td><u>#define <dfn class="macro" id="_M/MSR_HWP_STATUS" data-ref="_M/MSR_HWP_STATUS">MSR_HWP_STATUS</dfn>			0x00000777</u></td></tr>
<tr><th id="256">256</th><td></td></tr>
<tr><th id="257">257</th><td><i>/* CPUID.6.EAX */</i></td></tr>
<tr><th id="258">258</th><td><u>#define <dfn class="macro" id="_M/HWP_BASE_BIT" data-ref="_M/HWP_BASE_BIT">HWP_BASE_BIT</dfn>			(1&lt;&lt;7)</u></td></tr>
<tr><th id="259">259</th><td><u>#define <dfn class="macro" id="_M/HWP_NOTIFICATIONS_BIT" data-ref="_M/HWP_NOTIFICATIONS_BIT">HWP_NOTIFICATIONS_BIT</dfn>		(1&lt;&lt;8)</u></td></tr>
<tr><th id="260">260</th><td><u>#define <dfn class="macro" id="_M/HWP_ACTIVITY_WINDOW_BIT" data-ref="_M/HWP_ACTIVITY_WINDOW_BIT">HWP_ACTIVITY_WINDOW_BIT</dfn>		(1&lt;&lt;9)</u></td></tr>
<tr><th id="261">261</th><td><u>#define <dfn class="macro" id="_M/HWP_ENERGY_PERF_PREFERENCE_BIT" data-ref="_M/HWP_ENERGY_PERF_PREFERENCE_BIT">HWP_ENERGY_PERF_PREFERENCE_BIT</dfn>	(1&lt;&lt;10)</u></td></tr>
<tr><th id="262">262</th><td><u>#define <dfn class="macro" id="_M/HWP_PACKAGE_LEVEL_REQUEST_BIT" data-ref="_M/HWP_PACKAGE_LEVEL_REQUEST_BIT">HWP_PACKAGE_LEVEL_REQUEST_BIT</dfn>	(1&lt;&lt;11)</u></td></tr>
<tr><th id="263">263</th><td></td></tr>
<tr><th id="264">264</th><td><i>/* IA32_HWP_CAPABILITIES */</i></td></tr>
<tr><th id="265">265</th><td><u>#define <dfn class="macro" id="_M/HWP_HIGHEST_PERF" data-ref="_M/HWP_HIGHEST_PERF">HWP_HIGHEST_PERF</dfn>(x)		(((x) &gt;&gt; 0) &amp; 0xff)</u></td></tr>
<tr><th id="266">266</th><td><u>#define <dfn class="macro" id="_M/HWP_GUARANTEED_PERF" data-ref="_M/HWP_GUARANTEED_PERF">HWP_GUARANTEED_PERF</dfn>(x)		(((x) &gt;&gt; 8) &amp; 0xff)</u></td></tr>
<tr><th id="267">267</th><td><u>#define <dfn class="macro" id="_M/HWP_MOSTEFFICIENT_PERF" data-ref="_M/HWP_MOSTEFFICIENT_PERF">HWP_MOSTEFFICIENT_PERF</dfn>(x)	(((x) &gt;&gt; 16) &amp; 0xff)</u></td></tr>
<tr><th id="268">268</th><td><u>#define <dfn class="macro" id="_M/HWP_LOWEST_PERF" data-ref="_M/HWP_LOWEST_PERF">HWP_LOWEST_PERF</dfn>(x)		(((x) &gt;&gt; 24) &amp; 0xff)</u></td></tr>
<tr><th id="269">269</th><td></td></tr>
<tr><th id="270">270</th><td><i>/* IA32_HWP_REQUEST */</i></td></tr>
<tr><th id="271">271</th><td><u>#define <dfn class="macro" id="_M/HWP_MIN_PERF" data-ref="_M/HWP_MIN_PERF">HWP_MIN_PERF</dfn>(x) 		(x &amp; 0xff)</u></td></tr>
<tr><th id="272">272</th><td><u>#define <dfn class="macro" id="_M/HWP_MAX_PERF" data-ref="_M/HWP_MAX_PERF">HWP_MAX_PERF</dfn>(x) 		((x &amp; 0xff) &lt;&lt; 8)</u></td></tr>
<tr><th id="273">273</th><td><u>#define <dfn class="macro" id="_M/HWP_DESIRED_PERF" data-ref="_M/HWP_DESIRED_PERF">HWP_DESIRED_PERF</dfn>(x)		((x &amp; 0xff) &lt;&lt; 16)</u></td></tr>
<tr><th id="274">274</th><td><u>#define <dfn class="macro" id="_M/HWP_ENERGY_PERF_PREFERENCE" data-ref="_M/HWP_ENERGY_PERF_PREFERENCE">HWP_ENERGY_PERF_PREFERENCE</dfn>(x)	(((unsigned long long) x &amp; 0xff) &lt;&lt; 24)</u></td></tr>
<tr><th id="275">275</th><td><u>#define <dfn class="macro" id="_M/HWP_EPP_PERFORMANCE" data-ref="_M/HWP_EPP_PERFORMANCE">HWP_EPP_PERFORMANCE</dfn>		0x00</u></td></tr>
<tr><th id="276">276</th><td><u>#define <dfn class="macro" id="_M/HWP_EPP_BALANCE_PERFORMANCE" data-ref="_M/HWP_EPP_BALANCE_PERFORMANCE">HWP_EPP_BALANCE_PERFORMANCE</dfn>	0x80</u></td></tr>
<tr><th id="277">277</th><td><u>#define <dfn class="macro" id="_M/HWP_EPP_BALANCE_POWERSAVE" data-ref="_M/HWP_EPP_BALANCE_POWERSAVE">HWP_EPP_BALANCE_POWERSAVE</dfn>	0xC0</u></td></tr>
<tr><th id="278">278</th><td><u>#define <dfn class="macro" id="_M/HWP_EPP_POWERSAVE" data-ref="_M/HWP_EPP_POWERSAVE">HWP_EPP_POWERSAVE</dfn>		0xFF</u></td></tr>
<tr><th id="279">279</th><td><u>#define <dfn class="macro" id="_M/HWP_ACTIVITY_WINDOW" data-ref="_M/HWP_ACTIVITY_WINDOW">HWP_ACTIVITY_WINDOW</dfn>(x)		((unsigned long long)(x &amp; 0xff3) &lt;&lt; 32)</u></td></tr>
<tr><th id="280">280</th><td><u>#define <dfn class="macro" id="_M/HWP_PACKAGE_CONTROL" data-ref="_M/HWP_PACKAGE_CONTROL">HWP_PACKAGE_CONTROL</dfn>(x)		((unsigned long long)(x &amp; 0x1) &lt;&lt; 42)</u></td></tr>
<tr><th id="281">281</th><td></td></tr>
<tr><th id="282">282</th><td><i>/* IA32_HWP_STATUS */</i></td></tr>
<tr><th id="283">283</th><td><u>#define <dfn class="macro" id="_M/HWP_GUARANTEED_CHANGE" data-ref="_M/HWP_GUARANTEED_CHANGE">HWP_GUARANTEED_CHANGE</dfn>(x)	(x &amp; 0x1)</u></td></tr>
<tr><th id="284">284</th><td><u>#define <dfn class="macro" id="_M/HWP_EXCURSION_TO_MINIMUM" data-ref="_M/HWP_EXCURSION_TO_MINIMUM">HWP_EXCURSION_TO_MINIMUM</dfn>(x)	(x &amp; 0x4)</u></td></tr>
<tr><th id="285">285</th><td></td></tr>
<tr><th id="286">286</th><td><i>/* IA32_HWP_INTERRUPT */</i></td></tr>
<tr><th id="287">287</th><td><u>#define <dfn class="macro" id="_M/HWP_CHANGE_TO_GUARANTEED_INT" data-ref="_M/HWP_CHANGE_TO_GUARANTEED_INT">HWP_CHANGE_TO_GUARANTEED_INT</dfn>(x)	(x &amp; 0x1)</u></td></tr>
<tr><th id="288">288</th><td><u>#define <dfn class="macro" id="_M/HWP_EXCURSION_TO_MINIMUM_INT" data-ref="_M/HWP_EXCURSION_TO_MINIMUM_INT">HWP_EXCURSION_TO_MINIMUM_INT</dfn>(x)	(x &amp; 0x2)</u></td></tr>
<tr><th id="289">289</th><td></td></tr>
<tr><th id="290">290</th><td><u>#define <dfn class="macro" id="_M/MSR_AMD64_MC0_MASK" data-ref="_M/MSR_AMD64_MC0_MASK">MSR_AMD64_MC0_MASK</dfn>		0xc0010044</u></td></tr>
<tr><th id="291">291</th><td></td></tr>
<tr><th id="292">292</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_MCx_CTL" data-ref="_M/MSR_IA32_MCx_CTL">MSR_IA32_MCx_CTL</dfn>(x)		(MSR_IA32_MC0_CTL + 4*(x))</u></td></tr>
<tr><th id="293">293</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_MCx_STATUS" data-ref="_M/MSR_IA32_MCx_STATUS">MSR_IA32_MCx_STATUS</dfn>(x)		(MSR_IA32_MC0_STATUS + 4*(x))</u></td></tr>
<tr><th id="294">294</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_MCx_ADDR" data-ref="_M/MSR_IA32_MCx_ADDR">MSR_IA32_MCx_ADDR</dfn>(x)		(MSR_IA32_MC0_ADDR + 4*(x))</u></td></tr>
<tr><th id="295">295</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_MCx_MISC" data-ref="_M/MSR_IA32_MCx_MISC">MSR_IA32_MCx_MISC</dfn>(x)		(MSR_IA32_MC0_MISC + 4*(x))</u></td></tr>
<tr><th id="296">296</th><td></td></tr>
<tr><th id="297">297</th><td><u>#define <dfn class="macro" id="_M/MSR_AMD64_MCx_MASK" data-ref="_M/MSR_AMD64_MCx_MASK">MSR_AMD64_MCx_MASK</dfn>(x)		(MSR_AMD64_MC0_MASK + (x))</u></td></tr>
<tr><th id="298">298</th><td></td></tr>
<tr><th id="299">299</th><td><i>/* These are consecutive and not in the normal 4er MCE bank block */</i></td></tr>
<tr><th id="300">300</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_MC0_CTL2" data-ref="_M/MSR_IA32_MC0_CTL2">MSR_IA32_MC0_CTL2</dfn>		0x00000280</u></td></tr>
<tr><th id="301">301</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_MCx_CTL2" data-ref="_M/MSR_IA32_MCx_CTL2">MSR_IA32_MCx_CTL2</dfn>(x)		(MSR_IA32_MC0_CTL2 + (x))</u></td></tr>
<tr><th id="302">302</th><td></td></tr>
<tr><th id="303">303</th><td><u>#define <dfn class="macro" id="_M/MSR_P6_PERFCTR0" data-ref="_M/MSR_P6_PERFCTR0">MSR_P6_PERFCTR0</dfn>			0x000000c1</u></td></tr>
<tr><th id="304">304</th><td><u>#define <dfn class="macro" id="_M/MSR_P6_PERFCTR1" data-ref="_M/MSR_P6_PERFCTR1">MSR_P6_PERFCTR1</dfn>			0x000000c2</u></td></tr>
<tr><th id="305">305</th><td><u>#define <dfn class="macro" id="_M/MSR_P6_EVNTSEL0" data-ref="_M/MSR_P6_EVNTSEL0">MSR_P6_EVNTSEL0</dfn>			0x00000186</u></td></tr>
<tr><th id="306">306</th><td><u>#define <dfn class="macro" id="_M/MSR_P6_EVNTSEL1" data-ref="_M/MSR_P6_EVNTSEL1">MSR_P6_EVNTSEL1</dfn>			0x00000187</u></td></tr>
<tr><th id="307">307</th><td></td></tr>
<tr><th id="308">308</th><td><u>#define <dfn class="macro" id="_M/MSR_KNC_PERFCTR0" data-ref="_M/MSR_KNC_PERFCTR0">MSR_KNC_PERFCTR0</dfn>               0x00000020</u></td></tr>
<tr><th id="309">309</th><td><u>#define <dfn class="macro" id="_M/MSR_KNC_PERFCTR1" data-ref="_M/MSR_KNC_PERFCTR1">MSR_KNC_PERFCTR1</dfn>               0x00000021</u></td></tr>
<tr><th id="310">310</th><td><u>#define <dfn class="macro" id="_M/MSR_KNC_EVNTSEL0" data-ref="_M/MSR_KNC_EVNTSEL0">MSR_KNC_EVNTSEL0</dfn>               0x00000028</u></td></tr>
<tr><th id="311">311</th><td><u>#define <dfn class="macro" id="_M/MSR_KNC_EVNTSEL1" data-ref="_M/MSR_KNC_EVNTSEL1">MSR_KNC_EVNTSEL1</dfn>               0x00000029</u></td></tr>
<tr><th id="312">312</th><td></td></tr>
<tr><th id="313">313</th><td><i>/* Alternative perfctr range with full access. */</i></td></tr>
<tr><th id="314">314</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_PMC0" data-ref="_M/MSR_IA32_PMC0">MSR_IA32_PMC0</dfn>			0x000004c1</u></td></tr>
<tr><th id="315">315</th><td></td></tr>
<tr><th id="316">316</th><td><i>/* AMD64 MSRs. Not complete. See the architecture manual for a more</i></td></tr>
<tr><th id="317">317</th><td><i>   complete list. */</i></td></tr>
<tr><th id="318">318</th><td></td></tr>
<tr><th id="319">319</th><td><u>#define <dfn class="macro" id="_M/MSR_AMD64_PATCH_LEVEL" data-ref="_M/MSR_AMD64_PATCH_LEVEL">MSR_AMD64_PATCH_LEVEL</dfn>		0x0000008b</u></td></tr>
<tr><th id="320">320</th><td><u>#define <dfn class="macro" id="_M/MSR_AMD64_TSC_RATIO" data-ref="_M/MSR_AMD64_TSC_RATIO">MSR_AMD64_TSC_RATIO</dfn>		0xc0000104</u></td></tr>
<tr><th id="321">321</th><td><u>#define <dfn class="macro" id="_M/MSR_AMD64_NB_CFG" data-ref="_M/MSR_AMD64_NB_CFG">MSR_AMD64_NB_CFG</dfn>		0xc001001f</u></td></tr>
<tr><th id="322">322</th><td><u>#define <dfn class="macro" id="_M/MSR_AMD64_PATCH_LOADER" data-ref="_M/MSR_AMD64_PATCH_LOADER">MSR_AMD64_PATCH_LOADER</dfn>		0xc0010020</u></td></tr>
<tr><th id="323">323</th><td><u>#define <dfn class="macro" id="_M/MSR_AMD64_OSVW_ID_LENGTH" data-ref="_M/MSR_AMD64_OSVW_ID_LENGTH">MSR_AMD64_OSVW_ID_LENGTH</dfn>	0xc0010140</u></td></tr>
<tr><th id="324">324</th><td><u>#define <dfn class="macro" id="_M/MSR_AMD64_OSVW_STATUS" data-ref="_M/MSR_AMD64_OSVW_STATUS">MSR_AMD64_OSVW_STATUS</dfn>		0xc0010141</u></td></tr>
<tr><th id="325">325</th><td><u>#define <dfn class="macro" id="_M/MSR_AMD64_LS_CFG" data-ref="_M/MSR_AMD64_LS_CFG">MSR_AMD64_LS_CFG</dfn>		0xc0011020</u></td></tr>
<tr><th id="326">326</th><td><u>#define <dfn class="macro" id="_M/MSR_AMD64_DC_CFG" data-ref="_M/MSR_AMD64_DC_CFG">MSR_AMD64_DC_CFG</dfn>		0xc0011022</u></td></tr>
<tr><th id="327">327</th><td><u>#define <dfn class="macro" id="_M/MSR_AMD64_BU_CFG2" data-ref="_M/MSR_AMD64_BU_CFG2">MSR_AMD64_BU_CFG2</dfn>		0xc001102a</u></td></tr>
<tr><th id="328">328</th><td><u>#define <dfn class="macro" id="_M/MSR_AMD64_IBSFETCHCTL" data-ref="_M/MSR_AMD64_IBSFETCHCTL">MSR_AMD64_IBSFETCHCTL</dfn>		0xc0011030</u></td></tr>
<tr><th id="329">329</th><td><u>#define <dfn class="macro" id="_M/MSR_AMD64_IBSFETCHLINAD" data-ref="_M/MSR_AMD64_IBSFETCHLINAD">MSR_AMD64_IBSFETCHLINAD</dfn>		0xc0011031</u></td></tr>
<tr><th id="330">330</th><td><u>#define <dfn class="macro" id="_M/MSR_AMD64_IBSFETCHPHYSAD" data-ref="_M/MSR_AMD64_IBSFETCHPHYSAD">MSR_AMD64_IBSFETCHPHYSAD</dfn>	0xc0011032</u></td></tr>
<tr><th id="331">331</th><td><u>#define <dfn class="macro" id="_M/MSR_AMD64_IBSFETCH_REG_COUNT" data-ref="_M/MSR_AMD64_IBSFETCH_REG_COUNT">MSR_AMD64_IBSFETCH_REG_COUNT</dfn>	3</u></td></tr>
<tr><th id="332">332</th><td><u>#define <dfn class="macro" id="_M/MSR_AMD64_IBSFETCH_REG_MASK" data-ref="_M/MSR_AMD64_IBSFETCH_REG_MASK">MSR_AMD64_IBSFETCH_REG_MASK</dfn>	((1UL&lt;&lt;MSR_AMD64_IBSFETCH_REG_COUNT)-1)</u></td></tr>
<tr><th id="333">333</th><td><u>#define <dfn class="macro" id="_M/MSR_AMD64_IBSOPCTL" data-ref="_M/MSR_AMD64_IBSOPCTL">MSR_AMD64_IBSOPCTL</dfn>		0xc0011033</u></td></tr>
<tr><th id="334">334</th><td><u>#define <dfn class="macro" id="_M/MSR_AMD64_IBSOPRIP" data-ref="_M/MSR_AMD64_IBSOPRIP">MSR_AMD64_IBSOPRIP</dfn>		0xc0011034</u></td></tr>
<tr><th id="335">335</th><td><u>#define <dfn class="macro" id="_M/MSR_AMD64_IBSOPDATA" data-ref="_M/MSR_AMD64_IBSOPDATA">MSR_AMD64_IBSOPDATA</dfn>		0xc0011035</u></td></tr>
<tr><th id="336">336</th><td><u>#define <dfn class="macro" id="_M/MSR_AMD64_IBSOPDATA2" data-ref="_M/MSR_AMD64_IBSOPDATA2">MSR_AMD64_IBSOPDATA2</dfn>		0xc0011036</u></td></tr>
<tr><th id="337">337</th><td><u>#define <dfn class="macro" id="_M/MSR_AMD64_IBSOPDATA3" data-ref="_M/MSR_AMD64_IBSOPDATA3">MSR_AMD64_IBSOPDATA3</dfn>		0xc0011037</u></td></tr>
<tr><th id="338">338</th><td><u>#define <dfn class="macro" id="_M/MSR_AMD64_IBSDCLINAD" data-ref="_M/MSR_AMD64_IBSDCLINAD">MSR_AMD64_IBSDCLINAD</dfn>		0xc0011038</u></td></tr>
<tr><th id="339">339</th><td><u>#define <dfn class="macro" id="_M/MSR_AMD64_IBSDCPHYSAD" data-ref="_M/MSR_AMD64_IBSDCPHYSAD">MSR_AMD64_IBSDCPHYSAD</dfn>		0xc0011039</u></td></tr>
<tr><th id="340">340</th><td><u>#define <dfn class="macro" id="_M/MSR_AMD64_IBSOP_REG_COUNT" data-ref="_M/MSR_AMD64_IBSOP_REG_COUNT">MSR_AMD64_IBSOP_REG_COUNT</dfn>	7</u></td></tr>
<tr><th id="341">341</th><td><u>#define <dfn class="macro" id="_M/MSR_AMD64_IBSOP_REG_MASK" data-ref="_M/MSR_AMD64_IBSOP_REG_MASK">MSR_AMD64_IBSOP_REG_MASK</dfn>	((1UL&lt;&lt;MSR_AMD64_IBSOP_REG_COUNT)-1)</u></td></tr>
<tr><th id="342">342</th><td><u>#define <dfn class="macro" id="_M/MSR_AMD64_IBSCTL" data-ref="_M/MSR_AMD64_IBSCTL">MSR_AMD64_IBSCTL</dfn>		0xc001103a</u></td></tr>
<tr><th id="343">343</th><td><u>#define <dfn class="macro" id="_M/MSR_AMD64_IBSBRTARGET" data-ref="_M/MSR_AMD64_IBSBRTARGET">MSR_AMD64_IBSBRTARGET</dfn>		0xc001103b</u></td></tr>
<tr><th id="344">344</th><td><u>#define <dfn class="macro" id="_M/MSR_AMD64_IBSOPDATA4" data-ref="_M/MSR_AMD64_IBSOPDATA4">MSR_AMD64_IBSOPDATA4</dfn>		0xc001103d</u></td></tr>
<tr><th id="345">345</th><td><u>#define <dfn class="macro" id="_M/MSR_AMD64_IBS_REG_COUNT_MAX" data-ref="_M/MSR_AMD64_IBS_REG_COUNT_MAX">MSR_AMD64_IBS_REG_COUNT_MAX</dfn>	8 /* includes MSR_AMD64_IBSBRTARGET */</u></td></tr>
<tr><th id="346">346</th><td></td></tr>
<tr><th id="347">347</th><td><u>#define <dfn class="macro" id="_M/MSR_AMD64_VIRT_SPEC_CTRL" data-ref="_M/MSR_AMD64_VIRT_SPEC_CTRL">MSR_AMD64_VIRT_SPEC_CTRL</dfn>	0xc001011f</u></td></tr>
<tr><th id="348">348</th><td></td></tr>
<tr><th id="349">349</th><td><i>/* Fam 17h MSRs */</i></td></tr>
<tr><th id="350">350</th><td><u>#define <dfn class="macro" id="_M/MSR_F17H_IRPERF" data-ref="_M/MSR_F17H_IRPERF">MSR_F17H_IRPERF</dfn>			0xc00000e9</u></td></tr>
<tr><th id="351">351</th><td></td></tr>
<tr><th id="352">352</th><td><i>/* Fam 16h MSRs */</i></td></tr>
<tr><th id="353">353</th><td><u>#define <dfn class="macro" id="_M/MSR_F16H_L2I_PERF_CTL" data-ref="_M/MSR_F16H_L2I_PERF_CTL">MSR_F16H_L2I_PERF_CTL</dfn>		0xc0010230</u></td></tr>
<tr><th id="354">354</th><td><u>#define <dfn class="macro" id="_M/MSR_F16H_L2I_PERF_CTR" data-ref="_M/MSR_F16H_L2I_PERF_CTR">MSR_F16H_L2I_PERF_CTR</dfn>		0xc0010231</u></td></tr>
<tr><th id="355">355</th><td><u>#define <dfn class="macro" id="_M/MSR_F16H_DR1_ADDR_MASK" data-ref="_M/MSR_F16H_DR1_ADDR_MASK">MSR_F16H_DR1_ADDR_MASK</dfn>		0xc0011019</u></td></tr>
<tr><th id="356">356</th><td><u>#define <dfn class="macro" id="_M/MSR_F16H_DR2_ADDR_MASK" data-ref="_M/MSR_F16H_DR2_ADDR_MASK">MSR_F16H_DR2_ADDR_MASK</dfn>		0xc001101a</u></td></tr>
<tr><th id="357">357</th><td><u>#define <dfn class="macro" id="_M/MSR_F16H_DR3_ADDR_MASK" data-ref="_M/MSR_F16H_DR3_ADDR_MASK">MSR_F16H_DR3_ADDR_MASK</dfn>		0xc001101b</u></td></tr>
<tr><th id="358">358</th><td><u>#define <dfn class="macro" id="_M/MSR_F16H_DR0_ADDR_MASK" data-ref="_M/MSR_F16H_DR0_ADDR_MASK">MSR_F16H_DR0_ADDR_MASK</dfn>		0xc0011027</u></td></tr>
<tr><th id="359">359</th><td></td></tr>
<tr><th id="360">360</th><td><i>/* Fam 15h MSRs */</i></td></tr>
<tr><th id="361">361</th><td><u>#define <dfn class="macro" id="_M/MSR_F15H_PERF_CTL" data-ref="_M/MSR_F15H_PERF_CTL">MSR_F15H_PERF_CTL</dfn>		0xc0010200</u></td></tr>
<tr><th id="362">362</th><td><u>#define <dfn class="macro" id="_M/MSR_F15H_PERF_CTR" data-ref="_M/MSR_F15H_PERF_CTR">MSR_F15H_PERF_CTR</dfn>		0xc0010201</u></td></tr>
<tr><th id="363">363</th><td><u>#define <dfn class="macro" id="_M/MSR_F15H_NB_PERF_CTL" data-ref="_M/MSR_F15H_NB_PERF_CTL">MSR_F15H_NB_PERF_CTL</dfn>		0xc0010240</u></td></tr>
<tr><th id="364">364</th><td><u>#define <dfn class="macro" id="_M/MSR_F15H_NB_PERF_CTR" data-ref="_M/MSR_F15H_NB_PERF_CTR">MSR_F15H_NB_PERF_CTR</dfn>		0xc0010241</u></td></tr>
<tr><th id="365">365</th><td><u>#define <dfn class="macro" id="_M/MSR_F15H_PTSC" data-ref="_M/MSR_F15H_PTSC">MSR_F15H_PTSC</dfn>			0xc0010280</u></td></tr>
<tr><th id="366">366</th><td><u>#define <dfn class="macro" id="_M/MSR_F15H_IC_CFG" data-ref="_M/MSR_F15H_IC_CFG">MSR_F15H_IC_CFG</dfn>			0xc0011021</u></td></tr>
<tr><th id="367">367</th><td></td></tr>
<tr><th id="368">368</th><td><i>/* Fam 10h MSRs */</i></td></tr>
<tr><th id="369">369</th><td><u>#define <dfn class="macro" id="_M/MSR_FAM10H_MMIO_CONF_BASE" data-ref="_M/MSR_FAM10H_MMIO_CONF_BASE">MSR_FAM10H_MMIO_CONF_BASE</dfn>	0xc0010058</u></td></tr>
<tr><th id="370">370</th><td><u>#define <dfn class="macro" id="_M/FAM10H_MMIO_CONF_ENABLE" data-ref="_M/FAM10H_MMIO_CONF_ENABLE">FAM10H_MMIO_CONF_ENABLE</dfn>		(1&lt;&lt;0)</u></td></tr>
<tr><th id="371">371</th><td><u>#define <dfn class="macro" id="_M/FAM10H_MMIO_CONF_BUSRANGE_MASK" data-ref="_M/FAM10H_MMIO_CONF_BUSRANGE_MASK">FAM10H_MMIO_CONF_BUSRANGE_MASK</dfn>	0xf</u></td></tr>
<tr><th id="372">372</th><td><u>#define <dfn class="macro" id="_M/FAM10H_MMIO_CONF_BUSRANGE_SHIFT" data-ref="_M/FAM10H_MMIO_CONF_BUSRANGE_SHIFT">FAM10H_MMIO_CONF_BUSRANGE_SHIFT</dfn> 2</u></td></tr>
<tr><th id="373">373</th><td><u>#define <dfn class="macro" id="_M/FAM10H_MMIO_CONF_BASE_MASK" data-ref="_M/FAM10H_MMIO_CONF_BASE_MASK">FAM10H_MMIO_CONF_BASE_MASK</dfn>	0xfffffffULL</u></td></tr>
<tr><th id="374">374</th><td><u>#define <dfn class="macro" id="_M/FAM10H_MMIO_CONF_BASE_SHIFT" data-ref="_M/FAM10H_MMIO_CONF_BASE_SHIFT">FAM10H_MMIO_CONF_BASE_SHIFT</dfn>	20</u></td></tr>
<tr><th id="375">375</th><td><u>#define <dfn class="macro" id="_M/MSR_FAM10H_NODE_ID" data-ref="_M/MSR_FAM10H_NODE_ID">MSR_FAM10H_NODE_ID</dfn>		0xc001100c</u></td></tr>
<tr><th id="376">376</th><td><u>#define <dfn class="macro" id="_M/MSR_F10H_DECFG" data-ref="_M/MSR_F10H_DECFG">MSR_F10H_DECFG</dfn>			0xc0011029</u></td></tr>
<tr><th id="377">377</th><td><u>#define <dfn class="macro" id="_M/MSR_F10H_DECFG_LFENCE_SERIALIZE_BIT" data-ref="_M/MSR_F10H_DECFG_LFENCE_SERIALIZE_BIT">MSR_F10H_DECFG_LFENCE_SERIALIZE_BIT</dfn>	1</u></td></tr>
<tr><th id="378">378</th><td><u>#define <dfn class="macro" id="_M/MSR_F10H_DECFG_LFENCE_SERIALIZE" data-ref="_M/MSR_F10H_DECFG_LFENCE_SERIALIZE">MSR_F10H_DECFG_LFENCE_SERIALIZE</dfn>		BIT_ULL(MSR_F10H_DECFG_LFENCE_SERIALIZE_BIT)</u></td></tr>
<tr><th id="379">379</th><td></td></tr>
<tr><th id="380">380</th><td><i>/* K8 MSRs */</i></td></tr>
<tr><th id="381">381</th><td><u>#define <dfn class="macro" id="_M/MSR_K8_TOP_MEM1" data-ref="_M/MSR_K8_TOP_MEM1">MSR_K8_TOP_MEM1</dfn>			0xc001001a</u></td></tr>
<tr><th id="382">382</th><td><u>#define <dfn class="macro" id="_M/MSR_K8_TOP_MEM2" data-ref="_M/MSR_K8_TOP_MEM2">MSR_K8_TOP_MEM2</dfn>			0xc001001d</u></td></tr>
<tr><th id="383">383</th><td><u>#define <dfn class="macro" id="_M/MSR_K8_SYSCFG" data-ref="_M/MSR_K8_SYSCFG">MSR_K8_SYSCFG</dfn>			0xc0010010</u></td></tr>
<tr><th id="384">384</th><td><u>#define <dfn class="macro" id="_M/MSR_K8_SYSCFG_MEM_ENCRYPT_BIT" data-ref="_M/MSR_K8_SYSCFG_MEM_ENCRYPT_BIT">MSR_K8_SYSCFG_MEM_ENCRYPT_BIT</dfn>	23</u></td></tr>
<tr><th id="385">385</th><td><u>#define <dfn class="macro" id="_M/MSR_K8_SYSCFG_MEM_ENCRYPT" data-ref="_M/MSR_K8_SYSCFG_MEM_ENCRYPT">MSR_K8_SYSCFG_MEM_ENCRYPT</dfn>	BIT_ULL(MSR_K8_SYSCFG_MEM_ENCRYPT_BIT)</u></td></tr>
<tr><th id="386">386</th><td><u>#define <dfn class="macro" id="_M/MSR_K8_INT_PENDING_MSG" data-ref="_M/MSR_K8_INT_PENDING_MSG">MSR_K8_INT_PENDING_MSG</dfn>		0xc0010055</u></td></tr>
<tr><th id="387">387</th><td><i>/* C1E active bits in int pending message */</i></td></tr>
<tr><th id="388">388</th><td><u>#define <dfn class="macro" id="_M/K8_INTP_C1E_ACTIVE_MASK" data-ref="_M/K8_INTP_C1E_ACTIVE_MASK">K8_INTP_C1E_ACTIVE_MASK</dfn>		0x18000000</u></td></tr>
<tr><th id="389">389</th><td><u>#define <dfn class="macro" id="_M/MSR_K8_TSEG_ADDR" data-ref="_M/MSR_K8_TSEG_ADDR">MSR_K8_TSEG_ADDR</dfn>		0xc0010112</u></td></tr>
<tr><th id="390">390</th><td><u>#define <dfn class="macro" id="_M/MSR_K8_TSEG_MASK" data-ref="_M/MSR_K8_TSEG_MASK">MSR_K8_TSEG_MASK</dfn>		0xc0010113</u></td></tr>
<tr><th id="391">391</th><td><u>#define <dfn class="macro" id="_M/K8_MTRRFIXRANGE_DRAM_ENABLE" data-ref="_M/K8_MTRRFIXRANGE_DRAM_ENABLE">K8_MTRRFIXRANGE_DRAM_ENABLE</dfn>	0x00040000 /* MtrrFixDramEn bit    */</u></td></tr>
<tr><th id="392">392</th><td><u>#define <dfn class="macro" id="_M/K8_MTRRFIXRANGE_DRAM_MODIFY" data-ref="_M/K8_MTRRFIXRANGE_DRAM_MODIFY">K8_MTRRFIXRANGE_DRAM_MODIFY</dfn>	0x00080000 /* MtrrFixDramModEn bit */</u></td></tr>
<tr><th id="393">393</th><td><u>#define <dfn class="macro" id="_M/K8_MTRR_RDMEM_WRMEM_MASK" data-ref="_M/K8_MTRR_RDMEM_WRMEM_MASK">K8_MTRR_RDMEM_WRMEM_MASK</dfn>	0x18181818 /* Mask: RdMem|WrMem    */</u></td></tr>
<tr><th id="394">394</th><td></td></tr>
<tr><th id="395">395</th><td><i>/* K7 MSRs */</i></td></tr>
<tr><th id="396">396</th><td><u>#define <dfn class="macro" id="_M/MSR_K7_EVNTSEL0" data-ref="_M/MSR_K7_EVNTSEL0">MSR_K7_EVNTSEL0</dfn>			0xc0010000</u></td></tr>
<tr><th id="397">397</th><td><u>#define <dfn class="macro" id="_M/MSR_K7_PERFCTR0" data-ref="_M/MSR_K7_PERFCTR0">MSR_K7_PERFCTR0</dfn>			0xc0010004</u></td></tr>
<tr><th id="398">398</th><td><u>#define <dfn class="macro" id="_M/MSR_K7_EVNTSEL1" data-ref="_M/MSR_K7_EVNTSEL1">MSR_K7_EVNTSEL1</dfn>			0xc0010001</u></td></tr>
<tr><th id="399">399</th><td><u>#define <dfn class="macro" id="_M/MSR_K7_PERFCTR1" data-ref="_M/MSR_K7_PERFCTR1">MSR_K7_PERFCTR1</dfn>			0xc0010005</u></td></tr>
<tr><th id="400">400</th><td><u>#define <dfn class="macro" id="_M/MSR_K7_EVNTSEL2" data-ref="_M/MSR_K7_EVNTSEL2">MSR_K7_EVNTSEL2</dfn>			0xc0010002</u></td></tr>
<tr><th id="401">401</th><td><u>#define <dfn class="macro" id="_M/MSR_K7_PERFCTR2" data-ref="_M/MSR_K7_PERFCTR2">MSR_K7_PERFCTR2</dfn>			0xc0010006</u></td></tr>
<tr><th id="402">402</th><td><u>#define <dfn class="macro" id="_M/MSR_K7_EVNTSEL3" data-ref="_M/MSR_K7_EVNTSEL3">MSR_K7_EVNTSEL3</dfn>			0xc0010003</u></td></tr>
<tr><th id="403">403</th><td><u>#define <dfn class="macro" id="_M/MSR_K7_PERFCTR3" data-ref="_M/MSR_K7_PERFCTR3">MSR_K7_PERFCTR3</dfn>			0xc0010007</u></td></tr>
<tr><th id="404">404</th><td><u>#define <dfn class="macro" id="_M/MSR_K7_CLK_CTL" data-ref="_M/MSR_K7_CLK_CTL">MSR_K7_CLK_CTL</dfn>			0xc001001b</u></td></tr>
<tr><th id="405">405</th><td><u>#define <dfn class="macro" id="_M/MSR_K7_HWCR" data-ref="_M/MSR_K7_HWCR">MSR_K7_HWCR</dfn>			0xc0010015</u></td></tr>
<tr><th id="406">406</th><td><u>#define <dfn class="macro" id="_M/MSR_K7_FID_VID_CTL" data-ref="_M/MSR_K7_FID_VID_CTL">MSR_K7_FID_VID_CTL</dfn>		0xc0010041</u></td></tr>
<tr><th id="407">407</th><td><u>#define <dfn class="macro" id="_M/MSR_K7_FID_VID_STATUS" data-ref="_M/MSR_K7_FID_VID_STATUS">MSR_K7_FID_VID_STATUS</dfn>		0xc0010042</u></td></tr>
<tr><th id="408">408</th><td></td></tr>
<tr><th id="409">409</th><td><i>/* K6 MSRs */</i></td></tr>
<tr><th id="410">410</th><td><u>#define <dfn class="macro" id="_M/MSR_K6_WHCR" data-ref="_M/MSR_K6_WHCR">MSR_K6_WHCR</dfn>			0xc0000082</u></td></tr>
<tr><th id="411">411</th><td><u>#define <dfn class="macro" id="_M/MSR_K6_UWCCR" data-ref="_M/MSR_K6_UWCCR">MSR_K6_UWCCR</dfn>			0xc0000085</u></td></tr>
<tr><th id="412">412</th><td><u>#define <dfn class="macro" id="_M/MSR_K6_EPMR" data-ref="_M/MSR_K6_EPMR">MSR_K6_EPMR</dfn>			0xc0000086</u></td></tr>
<tr><th id="413">413</th><td><u>#define <dfn class="macro" id="_M/MSR_K6_PSOR" data-ref="_M/MSR_K6_PSOR">MSR_K6_PSOR</dfn>			0xc0000087</u></td></tr>
<tr><th id="414">414</th><td><u>#define <dfn class="macro" id="_M/MSR_K6_PFIR" data-ref="_M/MSR_K6_PFIR">MSR_K6_PFIR</dfn>			0xc0000088</u></td></tr>
<tr><th id="415">415</th><td></td></tr>
<tr><th id="416">416</th><td><i>/* Centaur-Hauls/IDT defined MSRs. */</i></td></tr>
<tr><th id="417">417</th><td><u>#define <dfn class="macro" id="_M/MSR_IDT_FCR1" data-ref="_M/MSR_IDT_FCR1">MSR_IDT_FCR1</dfn>			0x00000107</u></td></tr>
<tr><th id="418">418</th><td><u>#define <dfn class="macro" id="_M/MSR_IDT_FCR2" data-ref="_M/MSR_IDT_FCR2">MSR_IDT_FCR2</dfn>			0x00000108</u></td></tr>
<tr><th id="419">419</th><td><u>#define <dfn class="macro" id="_M/MSR_IDT_FCR3" data-ref="_M/MSR_IDT_FCR3">MSR_IDT_FCR3</dfn>			0x00000109</u></td></tr>
<tr><th id="420">420</th><td><u>#define <dfn class="macro" id="_M/MSR_IDT_FCR4" data-ref="_M/MSR_IDT_FCR4">MSR_IDT_FCR4</dfn>			0x0000010a</u></td></tr>
<tr><th id="421">421</th><td></td></tr>
<tr><th id="422">422</th><td><u>#define <dfn class="macro" id="_M/MSR_IDT_MCR0" data-ref="_M/MSR_IDT_MCR0">MSR_IDT_MCR0</dfn>			0x00000110</u></td></tr>
<tr><th id="423">423</th><td><u>#define <dfn class="macro" id="_M/MSR_IDT_MCR1" data-ref="_M/MSR_IDT_MCR1">MSR_IDT_MCR1</dfn>			0x00000111</u></td></tr>
<tr><th id="424">424</th><td><u>#define <dfn class="macro" id="_M/MSR_IDT_MCR2" data-ref="_M/MSR_IDT_MCR2">MSR_IDT_MCR2</dfn>			0x00000112</u></td></tr>
<tr><th id="425">425</th><td><u>#define <dfn class="macro" id="_M/MSR_IDT_MCR3" data-ref="_M/MSR_IDT_MCR3">MSR_IDT_MCR3</dfn>			0x00000113</u></td></tr>
<tr><th id="426">426</th><td><u>#define <dfn class="macro" id="_M/MSR_IDT_MCR4" data-ref="_M/MSR_IDT_MCR4">MSR_IDT_MCR4</dfn>			0x00000114</u></td></tr>
<tr><th id="427">427</th><td><u>#define <dfn class="macro" id="_M/MSR_IDT_MCR5" data-ref="_M/MSR_IDT_MCR5">MSR_IDT_MCR5</dfn>			0x00000115</u></td></tr>
<tr><th id="428">428</th><td><u>#define <dfn class="macro" id="_M/MSR_IDT_MCR6" data-ref="_M/MSR_IDT_MCR6">MSR_IDT_MCR6</dfn>			0x00000116</u></td></tr>
<tr><th id="429">429</th><td><u>#define <dfn class="macro" id="_M/MSR_IDT_MCR7" data-ref="_M/MSR_IDT_MCR7">MSR_IDT_MCR7</dfn>			0x00000117</u></td></tr>
<tr><th id="430">430</th><td><u>#define <dfn class="macro" id="_M/MSR_IDT_MCR_CTRL" data-ref="_M/MSR_IDT_MCR_CTRL">MSR_IDT_MCR_CTRL</dfn>		0x00000120</u></td></tr>
<tr><th id="431">431</th><td></td></tr>
<tr><th id="432">432</th><td><i>/* VIA Cyrix defined MSRs*/</i></td></tr>
<tr><th id="433">433</th><td><u>#define <dfn class="macro" id="_M/MSR_VIA_FCR" data-ref="_M/MSR_VIA_FCR">MSR_VIA_FCR</dfn>			0x00001107</u></td></tr>
<tr><th id="434">434</th><td><u>#define <dfn class="macro" id="_M/MSR_VIA_LONGHAUL" data-ref="_M/MSR_VIA_LONGHAUL">MSR_VIA_LONGHAUL</dfn>		0x0000110a</u></td></tr>
<tr><th id="435">435</th><td><u>#define <dfn class="macro" id="_M/MSR_VIA_RNG" data-ref="_M/MSR_VIA_RNG">MSR_VIA_RNG</dfn>			0x0000110b</u></td></tr>
<tr><th id="436">436</th><td><u>#define <dfn class="macro" id="_M/MSR_VIA_BCR2" data-ref="_M/MSR_VIA_BCR2">MSR_VIA_BCR2</dfn>			0x00001147</u></td></tr>
<tr><th id="437">437</th><td></td></tr>
<tr><th id="438">438</th><td><i>/* Transmeta defined MSRs */</i></td></tr>
<tr><th id="439">439</th><td><u>#define <dfn class="macro" id="_M/MSR_TMTA_LONGRUN_CTRL" data-ref="_M/MSR_TMTA_LONGRUN_CTRL">MSR_TMTA_LONGRUN_CTRL</dfn>		0x80868010</u></td></tr>
<tr><th id="440">440</th><td><u>#define <dfn class="macro" id="_M/MSR_TMTA_LONGRUN_FLAGS" data-ref="_M/MSR_TMTA_LONGRUN_FLAGS">MSR_TMTA_LONGRUN_FLAGS</dfn>		0x80868011</u></td></tr>
<tr><th id="441">441</th><td><u>#define <dfn class="macro" id="_M/MSR_TMTA_LRTI_READOUT" data-ref="_M/MSR_TMTA_LRTI_READOUT">MSR_TMTA_LRTI_READOUT</dfn>		0x80868018</u></td></tr>
<tr><th id="442">442</th><td><u>#define <dfn class="macro" id="_M/MSR_TMTA_LRTI_VOLT_MHZ" data-ref="_M/MSR_TMTA_LRTI_VOLT_MHZ">MSR_TMTA_LRTI_VOLT_MHZ</dfn>		0x8086801a</u></td></tr>
<tr><th id="443">443</th><td></td></tr>
<tr><th id="444">444</th><td><i>/* Intel defined MSRs. */</i></td></tr>
<tr><th id="445">445</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_P5_MC_ADDR" data-ref="_M/MSR_IA32_P5_MC_ADDR">MSR_IA32_P5_MC_ADDR</dfn>		0x00000000</u></td></tr>
<tr><th id="446">446</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_P5_MC_TYPE" data-ref="_M/MSR_IA32_P5_MC_TYPE">MSR_IA32_P5_MC_TYPE</dfn>		0x00000001</u></td></tr>
<tr><th id="447">447</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_TSC" data-ref="_M/MSR_IA32_TSC">MSR_IA32_TSC</dfn>			0x00000010</u></td></tr>
<tr><th id="448">448</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_PLATFORM_ID" data-ref="_M/MSR_IA32_PLATFORM_ID">MSR_IA32_PLATFORM_ID</dfn>		0x00000017</u></td></tr>
<tr><th id="449">449</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_EBL_CR_POWERON" data-ref="_M/MSR_IA32_EBL_CR_POWERON">MSR_IA32_EBL_CR_POWERON</dfn>		0x0000002a</u></td></tr>
<tr><th id="450">450</th><td><u>#define <dfn class="macro" id="_M/MSR_EBC_FREQUENCY_ID" data-ref="_M/MSR_EBC_FREQUENCY_ID">MSR_EBC_FREQUENCY_ID</dfn>		0x0000002c</u></td></tr>
<tr><th id="451">451</th><td><u>#define <dfn class="macro" id="_M/MSR_SMI_COUNT" data-ref="_M/MSR_SMI_COUNT">MSR_SMI_COUNT</dfn>			0x00000034</u></td></tr>
<tr><th id="452">452</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_FEATURE_CONTROL" data-ref="_M/MSR_IA32_FEATURE_CONTROL">MSR_IA32_FEATURE_CONTROL</dfn>        0x0000003a</u></td></tr>
<tr><th id="453">453</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_TSC_ADJUST" data-ref="_M/MSR_IA32_TSC_ADJUST">MSR_IA32_TSC_ADJUST</dfn>             0x0000003b</u></td></tr>
<tr><th id="454">454</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_BNDCFGS" data-ref="_M/MSR_IA32_BNDCFGS">MSR_IA32_BNDCFGS</dfn>		0x00000d90</u></td></tr>
<tr><th id="455">455</th><td></td></tr>
<tr><th id="456">456</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_BNDCFGS_RSVD" data-ref="_M/MSR_IA32_BNDCFGS_RSVD">MSR_IA32_BNDCFGS_RSVD</dfn>		0x00000ffc</u></td></tr>
<tr><th id="457">457</th><td></td></tr>
<tr><th id="458">458</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_XSS" data-ref="_M/MSR_IA32_XSS">MSR_IA32_XSS</dfn>			0x00000da0</u></td></tr>
<tr><th id="459">459</th><td></td></tr>
<tr><th id="460">460</th><td><u>#define <dfn class="macro" id="_M/FEATURE_CONTROL_LOCKED" data-ref="_M/FEATURE_CONTROL_LOCKED">FEATURE_CONTROL_LOCKED</dfn>				(1&lt;&lt;0)</u></td></tr>
<tr><th id="461">461</th><td><u>#define <dfn class="macro" id="_M/FEATURE_CONTROL_VMXON_ENABLED_INSIDE_SMX" data-ref="_M/FEATURE_CONTROL_VMXON_ENABLED_INSIDE_SMX">FEATURE_CONTROL_VMXON_ENABLED_INSIDE_SMX</dfn>	(1&lt;&lt;1)</u></td></tr>
<tr><th id="462">462</th><td><u>#define <dfn class="macro" id="_M/FEATURE_CONTROL_VMXON_ENABLED_OUTSIDE_SMX" data-ref="_M/FEATURE_CONTROL_VMXON_ENABLED_OUTSIDE_SMX">FEATURE_CONTROL_VMXON_ENABLED_OUTSIDE_SMX</dfn>	(1&lt;&lt;2)</u></td></tr>
<tr><th id="463">463</th><td><u>#define <dfn class="macro" id="_M/FEATURE_CONTROL_LMCE" data-ref="_M/FEATURE_CONTROL_LMCE">FEATURE_CONTROL_LMCE</dfn>				(1&lt;&lt;20)</u></td></tr>
<tr><th id="464">464</th><td></td></tr>
<tr><th id="465">465</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_APICBASE" data-ref="_M/MSR_IA32_APICBASE">MSR_IA32_APICBASE</dfn>		0x0000001b</u></td></tr>
<tr><th id="466">466</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_APICBASE_BSP" data-ref="_M/MSR_IA32_APICBASE_BSP">MSR_IA32_APICBASE_BSP</dfn>		(1&lt;&lt;8)</u></td></tr>
<tr><th id="467">467</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_APICBASE_ENABLE" data-ref="_M/MSR_IA32_APICBASE_ENABLE">MSR_IA32_APICBASE_ENABLE</dfn>	(1&lt;&lt;11)</u></td></tr>
<tr><th id="468">468</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_APICBASE_BASE" data-ref="_M/MSR_IA32_APICBASE_BASE">MSR_IA32_APICBASE_BASE</dfn>		(0xfffff&lt;&lt;12)</u></td></tr>
<tr><th id="469">469</th><td></td></tr>
<tr><th id="470">470</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_TSCDEADLINE" data-ref="_M/MSR_IA32_TSCDEADLINE">MSR_IA32_TSCDEADLINE</dfn>		0x000006e0</u></td></tr>
<tr><th id="471">471</th><td></td></tr>
<tr><th id="472">472</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_UCODE_WRITE" data-ref="_M/MSR_IA32_UCODE_WRITE">MSR_IA32_UCODE_WRITE</dfn>		0x00000079</u></td></tr>
<tr><th id="473">473</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_UCODE_REV" data-ref="_M/MSR_IA32_UCODE_REV">MSR_IA32_UCODE_REV</dfn>		0x0000008b</u></td></tr>
<tr><th id="474">474</th><td></td></tr>
<tr><th id="475">475</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_SMM_MONITOR_CTL" data-ref="_M/MSR_IA32_SMM_MONITOR_CTL">MSR_IA32_SMM_MONITOR_CTL</dfn>	0x0000009b</u></td></tr>
<tr><th id="476">476</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_SMBASE" data-ref="_M/MSR_IA32_SMBASE">MSR_IA32_SMBASE</dfn>			0x0000009e</u></td></tr>
<tr><th id="477">477</th><td></td></tr>
<tr><th id="478">478</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_PERF_STATUS" data-ref="_M/MSR_IA32_PERF_STATUS">MSR_IA32_PERF_STATUS</dfn>		0x00000198</u></td></tr>
<tr><th id="479">479</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_PERF_CTL" data-ref="_M/MSR_IA32_PERF_CTL">MSR_IA32_PERF_CTL</dfn>		0x00000199</u></td></tr>
<tr><th id="480">480</th><td><u>#define <dfn class="macro" id="_M/INTEL_PERF_CTL_MASK" data-ref="_M/INTEL_PERF_CTL_MASK">INTEL_PERF_CTL_MASK</dfn>		0xffff</u></td></tr>
<tr><th id="481">481</th><td><u>#define <dfn class="macro" id="_M/MSR_AMD_PSTATE_DEF_BASE" data-ref="_M/MSR_AMD_PSTATE_DEF_BASE">MSR_AMD_PSTATE_DEF_BASE</dfn>		0xc0010064</u></td></tr>
<tr><th id="482">482</th><td><u>#define <dfn class="macro" id="_M/MSR_AMD_PERF_STATUS" data-ref="_M/MSR_AMD_PERF_STATUS">MSR_AMD_PERF_STATUS</dfn>		0xc0010063</u></td></tr>
<tr><th id="483">483</th><td><u>#define <dfn class="macro" id="_M/MSR_AMD_PERF_CTL" data-ref="_M/MSR_AMD_PERF_CTL">MSR_AMD_PERF_CTL</dfn>		0xc0010062</u></td></tr>
<tr><th id="484">484</th><td></td></tr>
<tr><th id="485">485</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_MPERF" data-ref="_M/MSR_IA32_MPERF">MSR_IA32_MPERF</dfn>			0x000000e7</u></td></tr>
<tr><th id="486">486</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_APERF" data-ref="_M/MSR_IA32_APERF">MSR_IA32_APERF</dfn>			0x000000e8</u></td></tr>
<tr><th id="487">487</th><td></td></tr>
<tr><th id="488">488</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_THERM_CONTROL" data-ref="_M/MSR_IA32_THERM_CONTROL">MSR_IA32_THERM_CONTROL</dfn>		0x0000019a</u></td></tr>
<tr><th id="489">489</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_THERM_INTERRUPT" data-ref="_M/MSR_IA32_THERM_INTERRUPT">MSR_IA32_THERM_INTERRUPT</dfn>	0x0000019b</u></td></tr>
<tr><th id="490">490</th><td></td></tr>
<tr><th id="491">491</th><td><u>#define <dfn class="macro" id="_M/THERM_INT_HIGH_ENABLE" data-ref="_M/THERM_INT_HIGH_ENABLE">THERM_INT_HIGH_ENABLE</dfn>		(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="492">492</th><td><u>#define <dfn class="macro" id="_M/THERM_INT_LOW_ENABLE" data-ref="_M/THERM_INT_LOW_ENABLE">THERM_INT_LOW_ENABLE</dfn>		(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="493">493</th><td><u>#define <dfn class="macro" id="_M/THERM_INT_PLN_ENABLE" data-ref="_M/THERM_INT_PLN_ENABLE">THERM_INT_PLN_ENABLE</dfn>		(1 &lt;&lt; 24)</u></td></tr>
<tr><th id="494">494</th><td></td></tr>
<tr><th id="495">495</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_THERM_STATUS" data-ref="_M/MSR_IA32_THERM_STATUS">MSR_IA32_THERM_STATUS</dfn>		0x0000019c</u></td></tr>
<tr><th id="496">496</th><td></td></tr>
<tr><th id="497">497</th><td><u>#define <dfn class="macro" id="_M/THERM_STATUS_PROCHOT" data-ref="_M/THERM_STATUS_PROCHOT">THERM_STATUS_PROCHOT</dfn>		(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="498">498</th><td><u>#define <dfn class="macro" id="_M/THERM_STATUS_POWER_LIMIT" data-ref="_M/THERM_STATUS_POWER_LIMIT">THERM_STATUS_POWER_LIMIT</dfn>	(1 &lt;&lt; 10)</u></td></tr>
<tr><th id="499">499</th><td></td></tr>
<tr><th id="500">500</th><td><u>#define <dfn class="macro" id="_M/MSR_THERM2_CTL" data-ref="_M/MSR_THERM2_CTL">MSR_THERM2_CTL</dfn>			0x0000019d</u></td></tr>
<tr><th id="501">501</th><td></td></tr>
<tr><th id="502">502</th><td><u>#define <dfn class="macro" id="_M/MSR_THERM2_CTL_TM_SELECT" data-ref="_M/MSR_THERM2_CTL_TM_SELECT">MSR_THERM2_CTL_TM_SELECT</dfn>	(1ULL &lt;&lt; 16)</u></td></tr>
<tr><th id="503">503</th><td></td></tr>
<tr><th id="504">504</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_MISC_ENABLE" data-ref="_M/MSR_IA32_MISC_ENABLE">MSR_IA32_MISC_ENABLE</dfn>		0x000001a0</u></td></tr>
<tr><th id="505">505</th><td></td></tr>
<tr><th id="506">506</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_TEMPERATURE_TARGET" data-ref="_M/MSR_IA32_TEMPERATURE_TARGET">MSR_IA32_TEMPERATURE_TARGET</dfn>	0x000001a2</u></td></tr>
<tr><th id="507">507</th><td></td></tr>
<tr><th id="508">508</th><td><u>#define <dfn class="macro" id="_M/MSR_MISC_FEATURE_CONTROL" data-ref="_M/MSR_MISC_FEATURE_CONTROL">MSR_MISC_FEATURE_CONTROL</dfn>	0x000001a4</u></td></tr>
<tr><th id="509">509</th><td><u>#define <dfn class="macro" id="_M/MSR_MISC_PWR_MGMT" data-ref="_M/MSR_MISC_PWR_MGMT">MSR_MISC_PWR_MGMT</dfn>		0x000001aa</u></td></tr>
<tr><th id="510">510</th><td></td></tr>
<tr><th id="511">511</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_ENERGY_PERF_BIAS" data-ref="_M/MSR_IA32_ENERGY_PERF_BIAS">MSR_IA32_ENERGY_PERF_BIAS</dfn>	0x000001b0</u></td></tr>
<tr><th id="512">512</th><td><u>#define <dfn class="macro" id="_M/ENERGY_PERF_BIAS_PERFORMANCE" data-ref="_M/ENERGY_PERF_BIAS_PERFORMANCE">ENERGY_PERF_BIAS_PERFORMANCE</dfn>		0</u></td></tr>
<tr><th id="513">513</th><td><u>#define <dfn class="macro" id="_M/ENERGY_PERF_BIAS_BALANCE_PERFORMANCE" data-ref="_M/ENERGY_PERF_BIAS_BALANCE_PERFORMANCE">ENERGY_PERF_BIAS_BALANCE_PERFORMANCE</dfn>	4</u></td></tr>
<tr><th id="514">514</th><td><u>#define <dfn class="macro" id="_M/ENERGY_PERF_BIAS_NORMAL" data-ref="_M/ENERGY_PERF_BIAS_NORMAL">ENERGY_PERF_BIAS_NORMAL</dfn>			6</u></td></tr>
<tr><th id="515">515</th><td><u>#define <dfn class="macro" id="_M/ENERGY_PERF_BIAS_BALANCE_POWERSAVE" data-ref="_M/ENERGY_PERF_BIAS_BALANCE_POWERSAVE">ENERGY_PERF_BIAS_BALANCE_POWERSAVE</dfn>	8</u></td></tr>
<tr><th id="516">516</th><td><u>#define <dfn class="macro" id="_M/ENERGY_PERF_BIAS_POWERSAVE" data-ref="_M/ENERGY_PERF_BIAS_POWERSAVE">ENERGY_PERF_BIAS_POWERSAVE</dfn>		15</u></td></tr>
<tr><th id="517">517</th><td></td></tr>
<tr><th id="518">518</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_PACKAGE_THERM_STATUS" data-ref="_M/MSR_IA32_PACKAGE_THERM_STATUS">MSR_IA32_PACKAGE_THERM_STATUS</dfn>		0x000001b1</u></td></tr>
<tr><th id="519">519</th><td></td></tr>
<tr><th id="520">520</th><td><u>#define <dfn class="macro" id="_M/PACKAGE_THERM_STATUS_PROCHOT" data-ref="_M/PACKAGE_THERM_STATUS_PROCHOT">PACKAGE_THERM_STATUS_PROCHOT</dfn>		(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="521">521</th><td><u>#define <dfn class="macro" id="_M/PACKAGE_THERM_STATUS_POWER_LIMIT" data-ref="_M/PACKAGE_THERM_STATUS_POWER_LIMIT">PACKAGE_THERM_STATUS_POWER_LIMIT</dfn>	(1 &lt;&lt; 10)</u></td></tr>
<tr><th id="522">522</th><td></td></tr>
<tr><th id="523">523</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_PACKAGE_THERM_INTERRUPT" data-ref="_M/MSR_IA32_PACKAGE_THERM_INTERRUPT">MSR_IA32_PACKAGE_THERM_INTERRUPT</dfn>	0x000001b2</u></td></tr>
<tr><th id="524">524</th><td></td></tr>
<tr><th id="525">525</th><td><u>#define <dfn class="macro" id="_M/PACKAGE_THERM_INT_HIGH_ENABLE" data-ref="_M/PACKAGE_THERM_INT_HIGH_ENABLE">PACKAGE_THERM_INT_HIGH_ENABLE</dfn>		(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="526">526</th><td><u>#define <dfn class="macro" id="_M/PACKAGE_THERM_INT_LOW_ENABLE" data-ref="_M/PACKAGE_THERM_INT_LOW_ENABLE">PACKAGE_THERM_INT_LOW_ENABLE</dfn>		(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="527">527</th><td><u>#define <dfn class="macro" id="_M/PACKAGE_THERM_INT_PLN_ENABLE" data-ref="_M/PACKAGE_THERM_INT_PLN_ENABLE">PACKAGE_THERM_INT_PLN_ENABLE</dfn>		(1 &lt;&lt; 24)</u></td></tr>
<tr><th id="528">528</th><td></td></tr>
<tr><th id="529">529</th><td><i>/* Thermal Thresholds Support */</i></td></tr>
<tr><th id="530">530</th><td><u>#define <dfn class="macro" id="_M/THERM_INT_THRESHOLD0_ENABLE" data-ref="_M/THERM_INT_THRESHOLD0_ENABLE">THERM_INT_THRESHOLD0_ENABLE</dfn>    (1 &lt;&lt; 15)</u></td></tr>
<tr><th id="531">531</th><td><u>#define <dfn class="macro" id="_M/THERM_SHIFT_THRESHOLD0" data-ref="_M/THERM_SHIFT_THRESHOLD0">THERM_SHIFT_THRESHOLD0</dfn>        8</u></td></tr>
<tr><th id="532">532</th><td><u>#define <dfn class="macro" id="_M/THERM_MASK_THRESHOLD0" data-ref="_M/THERM_MASK_THRESHOLD0">THERM_MASK_THRESHOLD0</dfn>          (0x7f &lt;&lt; THERM_SHIFT_THRESHOLD0)</u></td></tr>
<tr><th id="533">533</th><td><u>#define <dfn class="macro" id="_M/THERM_INT_THRESHOLD1_ENABLE" data-ref="_M/THERM_INT_THRESHOLD1_ENABLE">THERM_INT_THRESHOLD1_ENABLE</dfn>    (1 &lt;&lt; 23)</u></td></tr>
<tr><th id="534">534</th><td><u>#define <dfn class="macro" id="_M/THERM_SHIFT_THRESHOLD1" data-ref="_M/THERM_SHIFT_THRESHOLD1">THERM_SHIFT_THRESHOLD1</dfn>        16</u></td></tr>
<tr><th id="535">535</th><td><u>#define <dfn class="macro" id="_M/THERM_MASK_THRESHOLD1" data-ref="_M/THERM_MASK_THRESHOLD1">THERM_MASK_THRESHOLD1</dfn>          (0x7f &lt;&lt; THERM_SHIFT_THRESHOLD1)</u></td></tr>
<tr><th id="536">536</th><td><u>#define <dfn class="macro" id="_M/THERM_STATUS_THRESHOLD0" data-ref="_M/THERM_STATUS_THRESHOLD0">THERM_STATUS_THRESHOLD0</dfn>        (1 &lt;&lt; 6)</u></td></tr>
<tr><th id="537">537</th><td><u>#define <dfn class="macro" id="_M/THERM_LOG_THRESHOLD0" data-ref="_M/THERM_LOG_THRESHOLD0">THERM_LOG_THRESHOLD0</dfn>           (1 &lt;&lt; 7)</u></td></tr>
<tr><th id="538">538</th><td><u>#define <dfn class="macro" id="_M/THERM_STATUS_THRESHOLD1" data-ref="_M/THERM_STATUS_THRESHOLD1">THERM_STATUS_THRESHOLD1</dfn>        (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="539">539</th><td><u>#define <dfn class="macro" id="_M/THERM_LOG_THRESHOLD1" data-ref="_M/THERM_LOG_THRESHOLD1">THERM_LOG_THRESHOLD1</dfn>           (1 &lt;&lt; 9)</u></td></tr>
<tr><th id="540">540</th><td></td></tr>
<tr><th id="541">541</th><td><i>/* MISC_ENABLE bits: architectural */</i></td></tr>
<tr><th id="542">542</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_MISC_ENABLE_FAST_STRING_BIT" data-ref="_M/MSR_IA32_MISC_ENABLE_FAST_STRING_BIT">MSR_IA32_MISC_ENABLE_FAST_STRING_BIT</dfn>		0</u></td></tr>
<tr><th id="543">543</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_MISC_ENABLE_FAST_STRING" data-ref="_M/MSR_IA32_MISC_ENABLE_FAST_STRING">MSR_IA32_MISC_ENABLE_FAST_STRING</dfn>		(1ULL &lt;&lt; MSR_IA32_MISC_ENABLE_FAST_STRING_BIT)</u></td></tr>
<tr><th id="544">544</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_MISC_ENABLE_TCC_BIT" data-ref="_M/MSR_IA32_MISC_ENABLE_TCC_BIT">MSR_IA32_MISC_ENABLE_TCC_BIT</dfn>			1</u></td></tr>
<tr><th id="545">545</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_MISC_ENABLE_TCC" data-ref="_M/MSR_IA32_MISC_ENABLE_TCC">MSR_IA32_MISC_ENABLE_TCC</dfn>			(1ULL &lt;&lt; MSR_IA32_MISC_ENABLE_TCC_BIT)</u></td></tr>
<tr><th id="546">546</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_MISC_ENABLE_EMON_BIT" data-ref="_M/MSR_IA32_MISC_ENABLE_EMON_BIT">MSR_IA32_MISC_ENABLE_EMON_BIT</dfn>			7</u></td></tr>
<tr><th id="547">547</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_MISC_ENABLE_EMON" data-ref="_M/MSR_IA32_MISC_ENABLE_EMON">MSR_IA32_MISC_ENABLE_EMON</dfn>			(1ULL &lt;&lt; MSR_IA32_MISC_ENABLE_EMON_BIT)</u></td></tr>
<tr><th id="548">548</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_MISC_ENABLE_BTS_UNAVAIL_BIT" data-ref="_M/MSR_IA32_MISC_ENABLE_BTS_UNAVAIL_BIT">MSR_IA32_MISC_ENABLE_BTS_UNAVAIL_BIT</dfn>		11</u></td></tr>
<tr><th id="549">549</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_MISC_ENABLE_BTS_UNAVAIL" data-ref="_M/MSR_IA32_MISC_ENABLE_BTS_UNAVAIL">MSR_IA32_MISC_ENABLE_BTS_UNAVAIL</dfn>		(1ULL &lt;&lt; MSR_IA32_MISC_ENABLE_BTS_UNAVAIL_BIT)</u></td></tr>
<tr><th id="550">550</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_MISC_ENABLE_PEBS_UNAVAIL_BIT" data-ref="_M/MSR_IA32_MISC_ENABLE_PEBS_UNAVAIL_BIT">MSR_IA32_MISC_ENABLE_PEBS_UNAVAIL_BIT</dfn>		12</u></td></tr>
<tr><th id="551">551</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_MISC_ENABLE_PEBS_UNAVAIL" data-ref="_M/MSR_IA32_MISC_ENABLE_PEBS_UNAVAIL">MSR_IA32_MISC_ENABLE_PEBS_UNAVAIL</dfn>		(1ULL &lt;&lt; MSR_IA32_MISC_ENABLE_PEBS_UNAVAIL_BIT)</u></td></tr>
<tr><th id="552">552</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_MISC_ENABLE_ENHANCED_SPEEDSTEP_BIT" data-ref="_M/MSR_IA32_MISC_ENABLE_ENHANCED_SPEEDSTEP_BIT">MSR_IA32_MISC_ENABLE_ENHANCED_SPEEDSTEP_BIT</dfn>	16</u></td></tr>
<tr><th id="553">553</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_MISC_ENABLE_ENHANCED_SPEEDSTEP" data-ref="_M/MSR_IA32_MISC_ENABLE_ENHANCED_SPEEDSTEP">MSR_IA32_MISC_ENABLE_ENHANCED_SPEEDSTEP</dfn>		(1ULL &lt;&lt; MSR_IA32_MISC_ENABLE_ENHANCED_SPEEDSTEP_BIT)</u></td></tr>
<tr><th id="554">554</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_MISC_ENABLE_MWAIT_BIT" data-ref="_M/MSR_IA32_MISC_ENABLE_MWAIT_BIT">MSR_IA32_MISC_ENABLE_MWAIT_BIT</dfn>			18</u></td></tr>
<tr><th id="555">555</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_MISC_ENABLE_MWAIT" data-ref="_M/MSR_IA32_MISC_ENABLE_MWAIT">MSR_IA32_MISC_ENABLE_MWAIT</dfn>			(1ULL &lt;&lt; MSR_IA32_MISC_ENABLE_MWAIT_BIT)</u></td></tr>
<tr><th id="556">556</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_MISC_ENABLE_LIMIT_CPUID_BIT" data-ref="_M/MSR_IA32_MISC_ENABLE_LIMIT_CPUID_BIT">MSR_IA32_MISC_ENABLE_LIMIT_CPUID_BIT</dfn>		22</u></td></tr>
<tr><th id="557">557</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_MISC_ENABLE_LIMIT_CPUID" data-ref="_M/MSR_IA32_MISC_ENABLE_LIMIT_CPUID">MSR_IA32_MISC_ENABLE_LIMIT_CPUID</dfn>		(1ULL &lt;&lt; MSR_IA32_MISC_ENABLE_LIMIT_CPUID_BIT)</u></td></tr>
<tr><th id="558">558</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_MISC_ENABLE_XTPR_DISABLE_BIT" data-ref="_M/MSR_IA32_MISC_ENABLE_XTPR_DISABLE_BIT">MSR_IA32_MISC_ENABLE_XTPR_DISABLE_BIT</dfn>		23</u></td></tr>
<tr><th id="559">559</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_MISC_ENABLE_XTPR_DISABLE" data-ref="_M/MSR_IA32_MISC_ENABLE_XTPR_DISABLE">MSR_IA32_MISC_ENABLE_XTPR_DISABLE</dfn>		(1ULL &lt;&lt; MSR_IA32_MISC_ENABLE_XTPR_DISABLE_BIT)</u></td></tr>
<tr><th id="560">560</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_MISC_ENABLE_XD_DISABLE_BIT" data-ref="_M/MSR_IA32_MISC_ENABLE_XD_DISABLE_BIT">MSR_IA32_MISC_ENABLE_XD_DISABLE_BIT</dfn>		34</u></td></tr>
<tr><th id="561">561</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_MISC_ENABLE_XD_DISABLE" data-ref="_M/MSR_IA32_MISC_ENABLE_XD_DISABLE">MSR_IA32_MISC_ENABLE_XD_DISABLE</dfn>			(1ULL &lt;&lt; MSR_IA32_MISC_ENABLE_XD_DISABLE_BIT)</u></td></tr>
<tr><th id="562">562</th><td></td></tr>
<tr><th id="563">563</th><td><i>/* MISC_ENABLE bits: model-specific, meaning may vary from core to core */</i></td></tr>
<tr><th id="564">564</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_MISC_ENABLE_X87_COMPAT_BIT" data-ref="_M/MSR_IA32_MISC_ENABLE_X87_COMPAT_BIT">MSR_IA32_MISC_ENABLE_X87_COMPAT_BIT</dfn>		2</u></td></tr>
<tr><th id="565">565</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_MISC_ENABLE_X87_COMPAT" data-ref="_M/MSR_IA32_MISC_ENABLE_X87_COMPAT">MSR_IA32_MISC_ENABLE_X87_COMPAT</dfn>			(1ULL &lt;&lt; MSR_IA32_MISC_ENABLE_X87_COMPAT_BIT)</u></td></tr>
<tr><th id="566">566</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_MISC_ENABLE_TM1_BIT" data-ref="_M/MSR_IA32_MISC_ENABLE_TM1_BIT">MSR_IA32_MISC_ENABLE_TM1_BIT</dfn>			3</u></td></tr>
<tr><th id="567">567</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_MISC_ENABLE_TM1" data-ref="_M/MSR_IA32_MISC_ENABLE_TM1">MSR_IA32_MISC_ENABLE_TM1</dfn>			(1ULL &lt;&lt; MSR_IA32_MISC_ENABLE_TM1_BIT)</u></td></tr>
<tr><th id="568">568</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_MISC_ENABLE_SPLIT_LOCK_DISABLE_BIT" data-ref="_M/MSR_IA32_MISC_ENABLE_SPLIT_LOCK_DISABLE_BIT">MSR_IA32_MISC_ENABLE_SPLIT_LOCK_DISABLE_BIT</dfn>	4</u></td></tr>
<tr><th id="569">569</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_MISC_ENABLE_SPLIT_LOCK_DISABLE" data-ref="_M/MSR_IA32_MISC_ENABLE_SPLIT_LOCK_DISABLE">MSR_IA32_MISC_ENABLE_SPLIT_LOCK_DISABLE</dfn>		(1ULL &lt;&lt; MSR_IA32_MISC_ENABLE_SPLIT_LOCK_DISABLE_BIT)</u></td></tr>
<tr><th id="570">570</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_MISC_ENABLE_L3CACHE_DISABLE_BIT" data-ref="_M/MSR_IA32_MISC_ENABLE_L3CACHE_DISABLE_BIT">MSR_IA32_MISC_ENABLE_L3CACHE_DISABLE_BIT</dfn>	6</u></td></tr>
<tr><th id="571">571</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_MISC_ENABLE_L3CACHE_DISABLE" data-ref="_M/MSR_IA32_MISC_ENABLE_L3CACHE_DISABLE">MSR_IA32_MISC_ENABLE_L3CACHE_DISABLE</dfn>		(1ULL &lt;&lt; MSR_IA32_MISC_ENABLE_L3CACHE_DISABLE_BIT)</u></td></tr>
<tr><th id="572">572</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_MISC_ENABLE_SUPPRESS_LOCK_BIT" data-ref="_M/MSR_IA32_MISC_ENABLE_SUPPRESS_LOCK_BIT">MSR_IA32_MISC_ENABLE_SUPPRESS_LOCK_BIT</dfn>		8</u></td></tr>
<tr><th id="573">573</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_MISC_ENABLE_SUPPRESS_LOCK" data-ref="_M/MSR_IA32_MISC_ENABLE_SUPPRESS_LOCK">MSR_IA32_MISC_ENABLE_SUPPRESS_LOCK</dfn>		(1ULL &lt;&lt; MSR_IA32_MISC_ENABLE_SUPPRESS_LOCK_BIT)</u></td></tr>
<tr><th id="574">574</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_MISC_ENABLE_PREFETCH_DISABLE_BIT" data-ref="_M/MSR_IA32_MISC_ENABLE_PREFETCH_DISABLE_BIT">MSR_IA32_MISC_ENABLE_PREFETCH_DISABLE_BIT</dfn>	9</u></td></tr>
<tr><th id="575">575</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_MISC_ENABLE_PREFETCH_DISABLE" data-ref="_M/MSR_IA32_MISC_ENABLE_PREFETCH_DISABLE">MSR_IA32_MISC_ENABLE_PREFETCH_DISABLE</dfn>		(1ULL &lt;&lt; MSR_IA32_MISC_ENABLE_PREFETCH_DISABLE_BIT)</u></td></tr>
<tr><th id="576">576</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_MISC_ENABLE_FERR_BIT" data-ref="_M/MSR_IA32_MISC_ENABLE_FERR_BIT">MSR_IA32_MISC_ENABLE_FERR_BIT</dfn>			10</u></td></tr>
<tr><th id="577">577</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_MISC_ENABLE_FERR" data-ref="_M/MSR_IA32_MISC_ENABLE_FERR">MSR_IA32_MISC_ENABLE_FERR</dfn>			(1ULL &lt;&lt; MSR_IA32_MISC_ENABLE_FERR_BIT)</u></td></tr>
<tr><th id="578">578</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_MISC_ENABLE_FERR_MULTIPLEX_BIT" data-ref="_M/MSR_IA32_MISC_ENABLE_FERR_MULTIPLEX_BIT">MSR_IA32_MISC_ENABLE_FERR_MULTIPLEX_BIT</dfn>		10</u></td></tr>
<tr><th id="579">579</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_MISC_ENABLE_FERR_MULTIPLEX" data-ref="_M/MSR_IA32_MISC_ENABLE_FERR_MULTIPLEX">MSR_IA32_MISC_ENABLE_FERR_MULTIPLEX</dfn>		(1ULL &lt;&lt; MSR_IA32_MISC_ENABLE_FERR_MULTIPLEX_BIT)</u></td></tr>
<tr><th id="580">580</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_MISC_ENABLE_TM2_BIT" data-ref="_M/MSR_IA32_MISC_ENABLE_TM2_BIT">MSR_IA32_MISC_ENABLE_TM2_BIT</dfn>			13</u></td></tr>
<tr><th id="581">581</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_MISC_ENABLE_TM2" data-ref="_M/MSR_IA32_MISC_ENABLE_TM2">MSR_IA32_MISC_ENABLE_TM2</dfn>			(1ULL &lt;&lt; MSR_IA32_MISC_ENABLE_TM2_BIT)</u></td></tr>
<tr><th id="582">582</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_MISC_ENABLE_ADJ_PREF_DISABLE_BIT" data-ref="_M/MSR_IA32_MISC_ENABLE_ADJ_PREF_DISABLE_BIT">MSR_IA32_MISC_ENABLE_ADJ_PREF_DISABLE_BIT</dfn>	19</u></td></tr>
<tr><th id="583">583</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_MISC_ENABLE_ADJ_PREF_DISABLE" data-ref="_M/MSR_IA32_MISC_ENABLE_ADJ_PREF_DISABLE">MSR_IA32_MISC_ENABLE_ADJ_PREF_DISABLE</dfn>		(1ULL &lt;&lt; MSR_IA32_MISC_ENABLE_ADJ_PREF_DISABLE_BIT)</u></td></tr>
<tr><th id="584">584</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_MISC_ENABLE_SPEEDSTEP_LOCK_BIT" data-ref="_M/MSR_IA32_MISC_ENABLE_SPEEDSTEP_LOCK_BIT">MSR_IA32_MISC_ENABLE_SPEEDSTEP_LOCK_BIT</dfn>		20</u></td></tr>
<tr><th id="585">585</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_MISC_ENABLE_SPEEDSTEP_LOCK" data-ref="_M/MSR_IA32_MISC_ENABLE_SPEEDSTEP_LOCK">MSR_IA32_MISC_ENABLE_SPEEDSTEP_LOCK</dfn>		(1ULL &lt;&lt; MSR_IA32_MISC_ENABLE_SPEEDSTEP_LOCK_BIT)</u></td></tr>
<tr><th id="586">586</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_MISC_ENABLE_L1D_CONTEXT_BIT" data-ref="_M/MSR_IA32_MISC_ENABLE_L1D_CONTEXT_BIT">MSR_IA32_MISC_ENABLE_L1D_CONTEXT_BIT</dfn>		24</u></td></tr>
<tr><th id="587">587</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_MISC_ENABLE_L1D_CONTEXT" data-ref="_M/MSR_IA32_MISC_ENABLE_L1D_CONTEXT">MSR_IA32_MISC_ENABLE_L1D_CONTEXT</dfn>		(1ULL &lt;&lt; MSR_IA32_MISC_ENABLE_L1D_CONTEXT_BIT)</u></td></tr>
<tr><th id="588">588</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_MISC_ENABLE_DCU_PREF_DISABLE_BIT" data-ref="_M/MSR_IA32_MISC_ENABLE_DCU_PREF_DISABLE_BIT">MSR_IA32_MISC_ENABLE_DCU_PREF_DISABLE_BIT</dfn>	37</u></td></tr>
<tr><th id="589">589</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_MISC_ENABLE_DCU_PREF_DISABLE" data-ref="_M/MSR_IA32_MISC_ENABLE_DCU_PREF_DISABLE">MSR_IA32_MISC_ENABLE_DCU_PREF_DISABLE</dfn>		(1ULL &lt;&lt; MSR_IA32_MISC_ENABLE_DCU_PREF_DISABLE_BIT)</u></td></tr>
<tr><th id="590">590</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_MISC_ENABLE_TURBO_DISABLE_BIT" data-ref="_M/MSR_IA32_MISC_ENABLE_TURBO_DISABLE_BIT">MSR_IA32_MISC_ENABLE_TURBO_DISABLE_BIT</dfn>		38</u></td></tr>
<tr><th id="591">591</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_MISC_ENABLE_TURBO_DISABLE" data-ref="_M/MSR_IA32_MISC_ENABLE_TURBO_DISABLE">MSR_IA32_MISC_ENABLE_TURBO_DISABLE</dfn>		(1ULL &lt;&lt; MSR_IA32_MISC_ENABLE_TURBO_DISABLE_BIT)</u></td></tr>
<tr><th id="592">592</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_MISC_ENABLE_IP_PREF_DISABLE_BIT" data-ref="_M/MSR_IA32_MISC_ENABLE_IP_PREF_DISABLE_BIT">MSR_IA32_MISC_ENABLE_IP_PREF_DISABLE_BIT</dfn>	39</u></td></tr>
<tr><th id="593">593</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_MISC_ENABLE_IP_PREF_DISABLE" data-ref="_M/MSR_IA32_MISC_ENABLE_IP_PREF_DISABLE">MSR_IA32_MISC_ENABLE_IP_PREF_DISABLE</dfn>		(1ULL &lt;&lt; MSR_IA32_MISC_ENABLE_IP_PREF_DISABLE_BIT)</u></td></tr>
<tr><th id="594">594</th><td></td></tr>
<tr><th id="595">595</th><td><i>/* MISC_FEATURES_ENABLES non-architectural features */</i></td></tr>
<tr><th id="596">596</th><td><u>#define <dfn class="macro" id="_M/MSR_MISC_FEATURES_ENABLES" data-ref="_M/MSR_MISC_FEATURES_ENABLES">MSR_MISC_FEATURES_ENABLES</dfn>	0x00000140</u></td></tr>
<tr><th id="597">597</th><td></td></tr>
<tr><th id="598">598</th><td><u>#define <dfn class="macro" id="_M/MSR_MISC_FEATURES_ENABLES_CPUID_FAULT_BIT" data-ref="_M/MSR_MISC_FEATURES_ENABLES_CPUID_FAULT_BIT">MSR_MISC_FEATURES_ENABLES_CPUID_FAULT_BIT</dfn>	0</u></td></tr>
<tr><th id="599">599</th><td><u>#define <dfn class="macro" id="_M/MSR_MISC_FEATURES_ENABLES_CPUID_FAULT" data-ref="_M/MSR_MISC_FEATURES_ENABLES_CPUID_FAULT">MSR_MISC_FEATURES_ENABLES_CPUID_FAULT</dfn>		BIT_ULL(MSR_MISC_FEATURES_ENABLES_CPUID_FAULT_BIT)</u></td></tr>
<tr><th id="600">600</th><td><u>#define <dfn class="macro" id="_M/MSR_MISC_FEATURES_ENABLES_RING3MWAIT_BIT" data-ref="_M/MSR_MISC_FEATURES_ENABLES_RING3MWAIT_BIT">MSR_MISC_FEATURES_ENABLES_RING3MWAIT_BIT</dfn>	1</u></td></tr>
<tr><th id="601">601</th><td></td></tr>
<tr><th id="602">602</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_TSC_DEADLINE" data-ref="_M/MSR_IA32_TSC_DEADLINE">MSR_IA32_TSC_DEADLINE</dfn>		0x000006E0</u></td></tr>
<tr><th id="603">603</th><td></td></tr>
<tr><th id="604">604</th><td><i>/* P4/Xeon+ specific */</i></td></tr>
<tr><th id="605">605</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_MCG_EAX" data-ref="_M/MSR_IA32_MCG_EAX">MSR_IA32_MCG_EAX</dfn>		0x00000180</u></td></tr>
<tr><th id="606">606</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_MCG_EBX" data-ref="_M/MSR_IA32_MCG_EBX">MSR_IA32_MCG_EBX</dfn>		0x00000181</u></td></tr>
<tr><th id="607">607</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_MCG_ECX" data-ref="_M/MSR_IA32_MCG_ECX">MSR_IA32_MCG_ECX</dfn>		0x00000182</u></td></tr>
<tr><th id="608">608</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_MCG_EDX" data-ref="_M/MSR_IA32_MCG_EDX">MSR_IA32_MCG_EDX</dfn>		0x00000183</u></td></tr>
<tr><th id="609">609</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_MCG_ESI" data-ref="_M/MSR_IA32_MCG_ESI">MSR_IA32_MCG_ESI</dfn>		0x00000184</u></td></tr>
<tr><th id="610">610</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_MCG_EDI" data-ref="_M/MSR_IA32_MCG_EDI">MSR_IA32_MCG_EDI</dfn>		0x00000185</u></td></tr>
<tr><th id="611">611</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_MCG_EBP" data-ref="_M/MSR_IA32_MCG_EBP">MSR_IA32_MCG_EBP</dfn>		0x00000186</u></td></tr>
<tr><th id="612">612</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_MCG_ESP" data-ref="_M/MSR_IA32_MCG_ESP">MSR_IA32_MCG_ESP</dfn>		0x00000187</u></td></tr>
<tr><th id="613">613</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_MCG_EFLAGS" data-ref="_M/MSR_IA32_MCG_EFLAGS">MSR_IA32_MCG_EFLAGS</dfn>		0x00000188</u></td></tr>
<tr><th id="614">614</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_MCG_EIP" data-ref="_M/MSR_IA32_MCG_EIP">MSR_IA32_MCG_EIP</dfn>		0x00000189</u></td></tr>
<tr><th id="615">615</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_MCG_RESERVED" data-ref="_M/MSR_IA32_MCG_RESERVED">MSR_IA32_MCG_RESERVED</dfn>		0x0000018a</u></td></tr>
<tr><th id="616">616</th><td></td></tr>
<tr><th id="617">617</th><td><i>/* Pentium IV performance counter MSRs */</i></td></tr>
<tr><th id="618">618</th><td><u>#define <dfn class="macro" id="_M/MSR_P4_BPU_PERFCTR0" data-ref="_M/MSR_P4_BPU_PERFCTR0">MSR_P4_BPU_PERFCTR0</dfn>		0x00000300</u></td></tr>
<tr><th id="619">619</th><td><u>#define <dfn class="macro" id="_M/MSR_P4_BPU_PERFCTR1" data-ref="_M/MSR_P4_BPU_PERFCTR1">MSR_P4_BPU_PERFCTR1</dfn>		0x00000301</u></td></tr>
<tr><th id="620">620</th><td><u>#define <dfn class="macro" id="_M/MSR_P4_BPU_PERFCTR2" data-ref="_M/MSR_P4_BPU_PERFCTR2">MSR_P4_BPU_PERFCTR2</dfn>		0x00000302</u></td></tr>
<tr><th id="621">621</th><td><u>#define <dfn class="macro" id="_M/MSR_P4_BPU_PERFCTR3" data-ref="_M/MSR_P4_BPU_PERFCTR3">MSR_P4_BPU_PERFCTR3</dfn>		0x00000303</u></td></tr>
<tr><th id="622">622</th><td><u>#define <dfn class="macro" id="_M/MSR_P4_MS_PERFCTR0" data-ref="_M/MSR_P4_MS_PERFCTR0">MSR_P4_MS_PERFCTR0</dfn>		0x00000304</u></td></tr>
<tr><th id="623">623</th><td><u>#define <dfn class="macro" id="_M/MSR_P4_MS_PERFCTR1" data-ref="_M/MSR_P4_MS_PERFCTR1">MSR_P4_MS_PERFCTR1</dfn>		0x00000305</u></td></tr>
<tr><th id="624">624</th><td><u>#define <dfn class="macro" id="_M/MSR_P4_MS_PERFCTR2" data-ref="_M/MSR_P4_MS_PERFCTR2">MSR_P4_MS_PERFCTR2</dfn>		0x00000306</u></td></tr>
<tr><th id="625">625</th><td><u>#define <dfn class="macro" id="_M/MSR_P4_MS_PERFCTR3" data-ref="_M/MSR_P4_MS_PERFCTR3">MSR_P4_MS_PERFCTR3</dfn>		0x00000307</u></td></tr>
<tr><th id="626">626</th><td><u>#define <dfn class="macro" id="_M/MSR_P4_FLAME_PERFCTR0" data-ref="_M/MSR_P4_FLAME_PERFCTR0">MSR_P4_FLAME_PERFCTR0</dfn>		0x00000308</u></td></tr>
<tr><th id="627">627</th><td><u>#define <dfn class="macro" id="_M/MSR_P4_FLAME_PERFCTR1" data-ref="_M/MSR_P4_FLAME_PERFCTR1">MSR_P4_FLAME_PERFCTR1</dfn>		0x00000309</u></td></tr>
<tr><th id="628">628</th><td><u>#define <dfn class="macro" id="_M/MSR_P4_FLAME_PERFCTR2" data-ref="_M/MSR_P4_FLAME_PERFCTR2">MSR_P4_FLAME_PERFCTR2</dfn>		0x0000030a</u></td></tr>
<tr><th id="629">629</th><td><u>#define <dfn class="macro" id="_M/MSR_P4_FLAME_PERFCTR3" data-ref="_M/MSR_P4_FLAME_PERFCTR3">MSR_P4_FLAME_PERFCTR3</dfn>		0x0000030b</u></td></tr>
<tr><th id="630">630</th><td><u>#define <dfn class="macro" id="_M/MSR_P4_IQ_PERFCTR0" data-ref="_M/MSR_P4_IQ_PERFCTR0">MSR_P4_IQ_PERFCTR0</dfn>		0x0000030c</u></td></tr>
<tr><th id="631">631</th><td><u>#define <dfn class="macro" id="_M/MSR_P4_IQ_PERFCTR1" data-ref="_M/MSR_P4_IQ_PERFCTR1">MSR_P4_IQ_PERFCTR1</dfn>		0x0000030d</u></td></tr>
<tr><th id="632">632</th><td><u>#define <dfn class="macro" id="_M/MSR_P4_IQ_PERFCTR2" data-ref="_M/MSR_P4_IQ_PERFCTR2">MSR_P4_IQ_PERFCTR2</dfn>		0x0000030e</u></td></tr>
<tr><th id="633">633</th><td><u>#define <dfn class="macro" id="_M/MSR_P4_IQ_PERFCTR3" data-ref="_M/MSR_P4_IQ_PERFCTR3">MSR_P4_IQ_PERFCTR3</dfn>		0x0000030f</u></td></tr>
<tr><th id="634">634</th><td><u>#define <dfn class="macro" id="_M/MSR_P4_IQ_PERFCTR4" data-ref="_M/MSR_P4_IQ_PERFCTR4">MSR_P4_IQ_PERFCTR4</dfn>		0x00000310</u></td></tr>
<tr><th id="635">635</th><td><u>#define <dfn class="macro" id="_M/MSR_P4_IQ_PERFCTR5" data-ref="_M/MSR_P4_IQ_PERFCTR5">MSR_P4_IQ_PERFCTR5</dfn>		0x00000311</u></td></tr>
<tr><th id="636">636</th><td><u>#define <dfn class="macro" id="_M/MSR_P4_BPU_CCCR0" data-ref="_M/MSR_P4_BPU_CCCR0">MSR_P4_BPU_CCCR0</dfn>		0x00000360</u></td></tr>
<tr><th id="637">637</th><td><u>#define <dfn class="macro" id="_M/MSR_P4_BPU_CCCR1" data-ref="_M/MSR_P4_BPU_CCCR1">MSR_P4_BPU_CCCR1</dfn>		0x00000361</u></td></tr>
<tr><th id="638">638</th><td><u>#define <dfn class="macro" id="_M/MSR_P4_BPU_CCCR2" data-ref="_M/MSR_P4_BPU_CCCR2">MSR_P4_BPU_CCCR2</dfn>		0x00000362</u></td></tr>
<tr><th id="639">639</th><td><u>#define <dfn class="macro" id="_M/MSR_P4_BPU_CCCR3" data-ref="_M/MSR_P4_BPU_CCCR3">MSR_P4_BPU_CCCR3</dfn>		0x00000363</u></td></tr>
<tr><th id="640">640</th><td><u>#define <dfn class="macro" id="_M/MSR_P4_MS_CCCR0" data-ref="_M/MSR_P4_MS_CCCR0">MSR_P4_MS_CCCR0</dfn>			0x00000364</u></td></tr>
<tr><th id="641">641</th><td><u>#define <dfn class="macro" id="_M/MSR_P4_MS_CCCR1" data-ref="_M/MSR_P4_MS_CCCR1">MSR_P4_MS_CCCR1</dfn>			0x00000365</u></td></tr>
<tr><th id="642">642</th><td><u>#define <dfn class="macro" id="_M/MSR_P4_MS_CCCR2" data-ref="_M/MSR_P4_MS_CCCR2">MSR_P4_MS_CCCR2</dfn>			0x00000366</u></td></tr>
<tr><th id="643">643</th><td><u>#define <dfn class="macro" id="_M/MSR_P4_MS_CCCR3" data-ref="_M/MSR_P4_MS_CCCR3">MSR_P4_MS_CCCR3</dfn>			0x00000367</u></td></tr>
<tr><th id="644">644</th><td><u>#define <dfn class="macro" id="_M/MSR_P4_FLAME_CCCR0" data-ref="_M/MSR_P4_FLAME_CCCR0">MSR_P4_FLAME_CCCR0</dfn>		0x00000368</u></td></tr>
<tr><th id="645">645</th><td><u>#define <dfn class="macro" id="_M/MSR_P4_FLAME_CCCR1" data-ref="_M/MSR_P4_FLAME_CCCR1">MSR_P4_FLAME_CCCR1</dfn>		0x00000369</u></td></tr>
<tr><th id="646">646</th><td><u>#define <dfn class="macro" id="_M/MSR_P4_FLAME_CCCR2" data-ref="_M/MSR_P4_FLAME_CCCR2">MSR_P4_FLAME_CCCR2</dfn>		0x0000036a</u></td></tr>
<tr><th id="647">647</th><td><u>#define <dfn class="macro" id="_M/MSR_P4_FLAME_CCCR3" data-ref="_M/MSR_P4_FLAME_CCCR3">MSR_P4_FLAME_CCCR3</dfn>		0x0000036b</u></td></tr>
<tr><th id="648">648</th><td><u>#define <dfn class="macro" id="_M/MSR_P4_IQ_CCCR0" data-ref="_M/MSR_P4_IQ_CCCR0">MSR_P4_IQ_CCCR0</dfn>			0x0000036c</u></td></tr>
<tr><th id="649">649</th><td><u>#define <dfn class="macro" id="_M/MSR_P4_IQ_CCCR1" data-ref="_M/MSR_P4_IQ_CCCR1">MSR_P4_IQ_CCCR1</dfn>			0x0000036d</u></td></tr>
<tr><th id="650">650</th><td><u>#define <dfn class="macro" id="_M/MSR_P4_IQ_CCCR2" data-ref="_M/MSR_P4_IQ_CCCR2">MSR_P4_IQ_CCCR2</dfn>			0x0000036e</u></td></tr>
<tr><th id="651">651</th><td><u>#define <dfn class="macro" id="_M/MSR_P4_IQ_CCCR3" data-ref="_M/MSR_P4_IQ_CCCR3">MSR_P4_IQ_CCCR3</dfn>			0x0000036f</u></td></tr>
<tr><th id="652">652</th><td><u>#define <dfn class="macro" id="_M/MSR_P4_IQ_CCCR4" data-ref="_M/MSR_P4_IQ_CCCR4">MSR_P4_IQ_CCCR4</dfn>			0x00000370</u></td></tr>
<tr><th id="653">653</th><td><u>#define <dfn class="macro" id="_M/MSR_P4_IQ_CCCR5" data-ref="_M/MSR_P4_IQ_CCCR5">MSR_P4_IQ_CCCR5</dfn>			0x00000371</u></td></tr>
<tr><th id="654">654</th><td><u>#define <dfn class="macro" id="_M/MSR_P4_ALF_ESCR0" data-ref="_M/MSR_P4_ALF_ESCR0">MSR_P4_ALF_ESCR0</dfn>		0x000003ca</u></td></tr>
<tr><th id="655">655</th><td><u>#define <dfn class="macro" id="_M/MSR_P4_ALF_ESCR1" data-ref="_M/MSR_P4_ALF_ESCR1">MSR_P4_ALF_ESCR1</dfn>		0x000003cb</u></td></tr>
<tr><th id="656">656</th><td><u>#define <dfn class="macro" id="_M/MSR_P4_BPU_ESCR0" data-ref="_M/MSR_P4_BPU_ESCR0">MSR_P4_BPU_ESCR0</dfn>		0x000003b2</u></td></tr>
<tr><th id="657">657</th><td><u>#define <dfn class="macro" id="_M/MSR_P4_BPU_ESCR1" data-ref="_M/MSR_P4_BPU_ESCR1">MSR_P4_BPU_ESCR1</dfn>		0x000003b3</u></td></tr>
<tr><th id="658">658</th><td><u>#define <dfn class="macro" id="_M/MSR_P4_BSU_ESCR0" data-ref="_M/MSR_P4_BSU_ESCR0">MSR_P4_BSU_ESCR0</dfn>		0x000003a0</u></td></tr>
<tr><th id="659">659</th><td><u>#define <dfn class="macro" id="_M/MSR_P4_BSU_ESCR1" data-ref="_M/MSR_P4_BSU_ESCR1">MSR_P4_BSU_ESCR1</dfn>		0x000003a1</u></td></tr>
<tr><th id="660">660</th><td><u>#define <dfn class="macro" id="_M/MSR_P4_CRU_ESCR0" data-ref="_M/MSR_P4_CRU_ESCR0">MSR_P4_CRU_ESCR0</dfn>		0x000003b8</u></td></tr>
<tr><th id="661">661</th><td><u>#define <dfn class="macro" id="_M/MSR_P4_CRU_ESCR1" data-ref="_M/MSR_P4_CRU_ESCR1">MSR_P4_CRU_ESCR1</dfn>		0x000003b9</u></td></tr>
<tr><th id="662">662</th><td><u>#define <dfn class="macro" id="_M/MSR_P4_CRU_ESCR2" data-ref="_M/MSR_P4_CRU_ESCR2">MSR_P4_CRU_ESCR2</dfn>		0x000003cc</u></td></tr>
<tr><th id="663">663</th><td><u>#define <dfn class="macro" id="_M/MSR_P4_CRU_ESCR3" data-ref="_M/MSR_P4_CRU_ESCR3">MSR_P4_CRU_ESCR3</dfn>		0x000003cd</u></td></tr>
<tr><th id="664">664</th><td><u>#define <dfn class="macro" id="_M/MSR_P4_CRU_ESCR4" data-ref="_M/MSR_P4_CRU_ESCR4">MSR_P4_CRU_ESCR4</dfn>		0x000003e0</u></td></tr>
<tr><th id="665">665</th><td><u>#define <dfn class="macro" id="_M/MSR_P4_CRU_ESCR5" data-ref="_M/MSR_P4_CRU_ESCR5">MSR_P4_CRU_ESCR5</dfn>		0x000003e1</u></td></tr>
<tr><th id="666">666</th><td><u>#define <dfn class="macro" id="_M/MSR_P4_DAC_ESCR0" data-ref="_M/MSR_P4_DAC_ESCR0">MSR_P4_DAC_ESCR0</dfn>		0x000003a8</u></td></tr>
<tr><th id="667">667</th><td><u>#define <dfn class="macro" id="_M/MSR_P4_DAC_ESCR1" data-ref="_M/MSR_P4_DAC_ESCR1">MSR_P4_DAC_ESCR1</dfn>		0x000003a9</u></td></tr>
<tr><th id="668">668</th><td><u>#define <dfn class="macro" id="_M/MSR_P4_FIRM_ESCR0" data-ref="_M/MSR_P4_FIRM_ESCR0">MSR_P4_FIRM_ESCR0</dfn>		0x000003a4</u></td></tr>
<tr><th id="669">669</th><td><u>#define <dfn class="macro" id="_M/MSR_P4_FIRM_ESCR1" data-ref="_M/MSR_P4_FIRM_ESCR1">MSR_P4_FIRM_ESCR1</dfn>		0x000003a5</u></td></tr>
<tr><th id="670">670</th><td><u>#define <dfn class="macro" id="_M/MSR_P4_FLAME_ESCR0" data-ref="_M/MSR_P4_FLAME_ESCR0">MSR_P4_FLAME_ESCR0</dfn>		0x000003a6</u></td></tr>
<tr><th id="671">671</th><td><u>#define <dfn class="macro" id="_M/MSR_P4_FLAME_ESCR1" data-ref="_M/MSR_P4_FLAME_ESCR1">MSR_P4_FLAME_ESCR1</dfn>		0x000003a7</u></td></tr>
<tr><th id="672">672</th><td><u>#define <dfn class="macro" id="_M/MSR_P4_FSB_ESCR0" data-ref="_M/MSR_P4_FSB_ESCR0">MSR_P4_FSB_ESCR0</dfn>		0x000003a2</u></td></tr>
<tr><th id="673">673</th><td><u>#define <dfn class="macro" id="_M/MSR_P4_FSB_ESCR1" data-ref="_M/MSR_P4_FSB_ESCR1">MSR_P4_FSB_ESCR1</dfn>		0x000003a3</u></td></tr>
<tr><th id="674">674</th><td><u>#define <dfn class="macro" id="_M/MSR_P4_IQ_ESCR0" data-ref="_M/MSR_P4_IQ_ESCR0">MSR_P4_IQ_ESCR0</dfn>			0x000003ba</u></td></tr>
<tr><th id="675">675</th><td><u>#define <dfn class="macro" id="_M/MSR_P4_IQ_ESCR1" data-ref="_M/MSR_P4_IQ_ESCR1">MSR_P4_IQ_ESCR1</dfn>			0x000003bb</u></td></tr>
<tr><th id="676">676</th><td><u>#define <dfn class="macro" id="_M/MSR_P4_IS_ESCR0" data-ref="_M/MSR_P4_IS_ESCR0">MSR_P4_IS_ESCR0</dfn>			0x000003b4</u></td></tr>
<tr><th id="677">677</th><td><u>#define <dfn class="macro" id="_M/MSR_P4_IS_ESCR1" data-ref="_M/MSR_P4_IS_ESCR1">MSR_P4_IS_ESCR1</dfn>			0x000003b5</u></td></tr>
<tr><th id="678">678</th><td><u>#define <dfn class="macro" id="_M/MSR_P4_ITLB_ESCR0" data-ref="_M/MSR_P4_ITLB_ESCR0">MSR_P4_ITLB_ESCR0</dfn>		0x000003b6</u></td></tr>
<tr><th id="679">679</th><td><u>#define <dfn class="macro" id="_M/MSR_P4_ITLB_ESCR1" data-ref="_M/MSR_P4_ITLB_ESCR1">MSR_P4_ITLB_ESCR1</dfn>		0x000003b7</u></td></tr>
<tr><th id="680">680</th><td><u>#define <dfn class="macro" id="_M/MSR_P4_IX_ESCR0" data-ref="_M/MSR_P4_IX_ESCR0">MSR_P4_IX_ESCR0</dfn>			0x000003c8</u></td></tr>
<tr><th id="681">681</th><td><u>#define <dfn class="macro" id="_M/MSR_P4_IX_ESCR1" data-ref="_M/MSR_P4_IX_ESCR1">MSR_P4_IX_ESCR1</dfn>			0x000003c9</u></td></tr>
<tr><th id="682">682</th><td><u>#define <dfn class="macro" id="_M/MSR_P4_MOB_ESCR0" data-ref="_M/MSR_P4_MOB_ESCR0">MSR_P4_MOB_ESCR0</dfn>		0x000003aa</u></td></tr>
<tr><th id="683">683</th><td><u>#define <dfn class="macro" id="_M/MSR_P4_MOB_ESCR1" data-ref="_M/MSR_P4_MOB_ESCR1">MSR_P4_MOB_ESCR1</dfn>		0x000003ab</u></td></tr>
<tr><th id="684">684</th><td><u>#define <dfn class="macro" id="_M/MSR_P4_MS_ESCR0" data-ref="_M/MSR_P4_MS_ESCR0">MSR_P4_MS_ESCR0</dfn>			0x000003c0</u></td></tr>
<tr><th id="685">685</th><td><u>#define <dfn class="macro" id="_M/MSR_P4_MS_ESCR1" data-ref="_M/MSR_P4_MS_ESCR1">MSR_P4_MS_ESCR1</dfn>			0x000003c1</u></td></tr>
<tr><th id="686">686</th><td><u>#define <dfn class="macro" id="_M/MSR_P4_PMH_ESCR0" data-ref="_M/MSR_P4_PMH_ESCR0">MSR_P4_PMH_ESCR0</dfn>		0x000003ac</u></td></tr>
<tr><th id="687">687</th><td><u>#define <dfn class="macro" id="_M/MSR_P4_PMH_ESCR1" data-ref="_M/MSR_P4_PMH_ESCR1">MSR_P4_PMH_ESCR1</dfn>		0x000003ad</u></td></tr>
<tr><th id="688">688</th><td><u>#define <dfn class="macro" id="_M/MSR_P4_RAT_ESCR0" data-ref="_M/MSR_P4_RAT_ESCR0">MSR_P4_RAT_ESCR0</dfn>		0x000003bc</u></td></tr>
<tr><th id="689">689</th><td><u>#define <dfn class="macro" id="_M/MSR_P4_RAT_ESCR1" data-ref="_M/MSR_P4_RAT_ESCR1">MSR_P4_RAT_ESCR1</dfn>		0x000003bd</u></td></tr>
<tr><th id="690">690</th><td><u>#define <dfn class="macro" id="_M/MSR_P4_SAAT_ESCR0" data-ref="_M/MSR_P4_SAAT_ESCR0">MSR_P4_SAAT_ESCR0</dfn>		0x000003ae</u></td></tr>
<tr><th id="691">691</th><td><u>#define <dfn class="macro" id="_M/MSR_P4_SAAT_ESCR1" data-ref="_M/MSR_P4_SAAT_ESCR1">MSR_P4_SAAT_ESCR1</dfn>		0x000003af</u></td></tr>
<tr><th id="692">692</th><td><u>#define <dfn class="macro" id="_M/MSR_P4_SSU_ESCR0" data-ref="_M/MSR_P4_SSU_ESCR0">MSR_P4_SSU_ESCR0</dfn>		0x000003be</u></td></tr>
<tr><th id="693">693</th><td><u>#define <dfn class="macro" id="_M/MSR_P4_SSU_ESCR1" data-ref="_M/MSR_P4_SSU_ESCR1">MSR_P4_SSU_ESCR1</dfn>		0x000003bf /* guess: not in manual */</u></td></tr>
<tr><th id="694">694</th><td></td></tr>
<tr><th id="695">695</th><td><u>#define <dfn class="macro" id="_M/MSR_P4_TBPU_ESCR0" data-ref="_M/MSR_P4_TBPU_ESCR0">MSR_P4_TBPU_ESCR0</dfn>		0x000003c2</u></td></tr>
<tr><th id="696">696</th><td><u>#define <dfn class="macro" id="_M/MSR_P4_TBPU_ESCR1" data-ref="_M/MSR_P4_TBPU_ESCR1">MSR_P4_TBPU_ESCR1</dfn>		0x000003c3</u></td></tr>
<tr><th id="697">697</th><td><u>#define <dfn class="macro" id="_M/MSR_P4_TC_ESCR0" data-ref="_M/MSR_P4_TC_ESCR0">MSR_P4_TC_ESCR0</dfn>			0x000003c4</u></td></tr>
<tr><th id="698">698</th><td><u>#define <dfn class="macro" id="_M/MSR_P4_TC_ESCR1" data-ref="_M/MSR_P4_TC_ESCR1">MSR_P4_TC_ESCR1</dfn>			0x000003c5</u></td></tr>
<tr><th id="699">699</th><td><u>#define <dfn class="macro" id="_M/MSR_P4_U2L_ESCR0" data-ref="_M/MSR_P4_U2L_ESCR0">MSR_P4_U2L_ESCR0</dfn>		0x000003b0</u></td></tr>
<tr><th id="700">700</th><td><u>#define <dfn class="macro" id="_M/MSR_P4_U2L_ESCR1" data-ref="_M/MSR_P4_U2L_ESCR1">MSR_P4_U2L_ESCR1</dfn>		0x000003b1</u></td></tr>
<tr><th id="701">701</th><td></td></tr>
<tr><th id="702">702</th><td><u>#define <dfn class="macro" id="_M/MSR_P4_PEBS_MATRIX_VERT" data-ref="_M/MSR_P4_PEBS_MATRIX_VERT">MSR_P4_PEBS_MATRIX_VERT</dfn>		0x000003f2</u></td></tr>
<tr><th id="703">703</th><td></td></tr>
<tr><th id="704">704</th><td><i>/* Intel Core-based CPU performance counters */</i></td></tr>
<tr><th id="705">705</th><td><u>#define <dfn class="macro" id="_M/MSR_CORE_PERF_FIXED_CTR0" data-ref="_M/MSR_CORE_PERF_FIXED_CTR0">MSR_CORE_PERF_FIXED_CTR0</dfn>	0x00000309</u></td></tr>
<tr><th id="706">706</th><td><u>#define <dfn class="macro" id="_M/MSR_CORE_PERF_FIXED_CTR1" data-ref="_M/MSR_CORE_PERF_FIXED_CTR1">MSR_CORE_PERF_FIXED_CTR1</dfn>	0x0000030a</u></td></tr>
<tr><th id="707">707</th><td><u>#define <dfn class="macro" id="_M/MSR_CORE_PERF_FIXED_CTR2" data-ref="_M/MSR_CORE_PERF_FIXED_CTR2">MSR_CORE_PERF_FIXED_CTR2</dfn>	0x0000030b</u></td></tr>
<tr><th id="708">708</th><td><u>#define <dfn class="macro" id="_M/MSR_CORE_PERF_FIXED_CTR_CTRL" data-ref="_M/MSR_CORE_PERF_FIXED_CTR_CTRL">MSR_CORE_PERF_FIXED_CTR_CTRL</dfn>	0x0000038d</u></td></tr>
<tr><th id="709">709</th><td><u>#define <dfn class="macro" id="_M/MSR_CORE_PERF_GLOBAL_STATUS" data-ref="_M/MSR_CORE_PERF_GLOBAL_STATUS">MSR_CORE_PERF_GLOBAL_STATUS</dfn>	0x0000038e</u></td></tr>
<tr><th id="710">710</th><td><u>#define <dfn class="macro" id="_M/MSR_CORE_PERF_GLOBAL_CTRL" data-ref="_M/MSR_CORE_PERF_GLOBAL_CTRL">MSR_CORE_PERF_GLOBAL_CTRL</dfn>	0x0000038f</u></td></tr>
<tr><th id="711">711</th><td><u>#define <dfn class="macro" id="_M/MSR_CORE_PERF_GLOBAL_OVF_CTRL" data-ref="_M/MSR_CORE_PERF_GLOBAL_OVF_CTRL">MSR_CORE_PERF_GLOBAL_OVF_CTRL</dfn>	0x00000390</u></td></tr>
<tr><th id="712">712</th><td></td></tr>
<tr><th id="713">713</th><td><i>/* Geode defined MSRs */</i></td></tr>
<tr><th id="714">714</th><td><u>#define <dfn class="macro" id="_M/MSR_GEODE_BUSCONT_CONF0" data-ref="_M/MSR_GEODE_BUSCONT_CONF0">MSR_GEODE_BUSCONT_CONF0</dfn>		0x00001900</u></td></tr>
<tr><th id="715">715</th><td></td></tr>
<tr><th id="716">716</th><td><i>/* Intel VT MSRs */</i></td></tr>
<tr><th id="717">717</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_VMX_BASIC" data-ref="_M/MSR_IA32_VMX_BASIC">MSR_IA32_VMX_BASIC</dfn>              0x00000480</u></td></tr>
<tr><th id="718">718</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_VMX_PINBASED_CTLS" data-ref="_M/MSR_IA32_VMX_PINBASED_CTLS">MSR_IA32_VMX_PINBASED_CTLS</dfn>      0x00000481</u></td></tr>
<tr><th id="719">719</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_VMX_PROCBASED_CTLS" data-ref="_M/MSR_IA32_VMX_PROCBASED_CTLS">MSR_IA32_VMX_PROCBASED_CTLS</dfn>     0x00000482</u></td></tr>
<tr><th id="720">720</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_VMX_EXIT_CTLS" data-ref="_M/MSR_IA32_VMX_EXIT_CTLS">MSR_IA32_VMX_EXIT_CTLS</dfn>          0x00000483</u></td></tr>
<tr><th id="721">721</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_VMX_ENTRY_CTLS" data-ref="_M/MSR_IA32_VMX_ENTRY_CTLS">MSR_IA32_VMX_ENTRY_CTLS</dfn>         0x00000484</u></td></tr>
<tr><th id="722">722</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_VMX_MISC" data-ref="_M/MSR_IA32_VMX_MISC">MSR_IA32_VMX_MISC</dfn>               0x00000485</u></td></tr>
<tr><th id="723">723</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_VMX_CR0_FIXED0" data-ref="_M/MSR_IA32_VMX_CR0_FIXED0">MSR_IA32_VMX_CR0_FIXED0</dfn>         0x00000486</u></td></tr>
<tr><th id="724">724</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_VMX_CR0_FIXED1" data-ref="_M/MSR_IA32_VMX_CR0_FIXED1">MSR_IA32_VMX_CR0_FIXED1</dfn>         0x00000487</u></td></tr>
<tr><th id="725">725</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_VMX_CR4_FIXED0" data-ref="_M/MSR_IA32_VMX_CR4_FIXED0">MSR_IA32_VMX_CR4_FIXED0</dfn>         0x00000488</u></td></tr>
<tr><th id="726">726</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_VMX_CR4_FIXED1" data-ref="_M/MSR_IA32_VMX_CR4_FIXED1">MSR_IA32_VMX_CR4_FIXED1</dfn>         0x00000489</u></td></tr>
<tr><th id="727">727</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_VMX_VMCS_ENUM" data-ref="_M/MSR_IA32_VMX_VMCS_ENUM">MSR_IA32_VMX_VMCS_ENUM</dfn>          0x0000048a</u></td></tr>
<tr><th id="728">728</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_VMX_PROCBASED_CTLS2" data-ref="_M/MSR_IA32_VMX_PROCBASED_CTLS2">MSR_IA32_VMX_PROCBASED_CTLS2</dfn>    0x0000048b</u></td></tr>
<tr><th id="729">729</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_VMX_EPT_VPID_CAP" data-ref="_M/MSR_IA32_VMX_EPT_VPID_CAP">MSR_IA32_VMX_EPT_VPID_CAP</dfn>       0x0000048c</u></td></tr>
<tr><th id="730">730</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_VMX_TRUE_PINBASED_CTLS" data-ref="_M/MSR_IA32_VMX_TRUE_PINBASED_CTLS">MSR_IA32_VMX_TRUE_PINBASED_CTLS</dfn>  0x0000048d</u></td></tr>
<tr><th id="731">731</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_VMX_TRUE_PROCBASED_CTLS" data-ref="_M/MSR_IA32_VMX_TRUE_PROCBASED_CTLS">MSR_IA32_VMX_TRUE_PROCBASED_CTLS</dfn> 0x0000048e</u></td></tr>
<tr><th id="732">732</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_VMX_TRUE_EXIT_CTLS" data-ref="_M/MSR_IA32_VMX_TRUE_EXIT_CTLS">MSR_IA32_VMX_TRUE_EXIT_CTLS</dfn>      0x0000048f</u></td></tr>
<tr><th id="733">733</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_VMX_TRUE_ENTRY_CTLS" data-ref="_M/MSR_IA32_VMX_TRUE_ENTRY_CTLS">MSR_IA32_VMX_TRUE_ENTRY_CTLS</dfn>     0x00000490</u></td></tr>
<tr><th id="734">734</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_VMX_VMFUNC" data-ref="_M/MSR_IA32_VMX_VMFUNC">MSR_IA32_VMX_VMFUNC</dfn>             0x00000491</u></td></tr>
<tr><th id="735">735</th><td></td></tr>
<tr><th id="736">736</th><td><i>/* VMX_BASIC bits and bitmasks */</i></td></tr>
<tr><th id="737">737</th><td><u>#define <dfn class="macro" id="_M/VMX_BASIC_VMCS_SIZE_SHIFT" data-ref="_M/VMX_BASIC_VMCS_SIZE_SHIFT">VMX_BASIC_VMCS_SIZE_SHIFT</dfn>	32</u></td></tr>
<tr><th id="738">738</th><td><u>#define <dfn class="macro" id="_M/VMX_BASIC_TRUE_CTLS" data-ref="_M/VMX_BASIC_TRUE_CTLS">VMX_BASIC_TRUE_CTLS</dfn>		(1ULL &lt;&lt; 55)</u></td></tr>
<tr><th id="739">739</th><td><u>#define <dfn class="macro" id="_M/VMX_BASIC_64" data-ref="_M/VMX_BASIC_64">VMX_BASIC_64</dfn>		0x0001000000000000LLU</u></td></tr>
<tr><th id="740">740</th><td><u>#define <dfn class="macro" id="_M/VMX_BASIC_MEM_TYPE_SHIFT" data-ref="_M/VMX_BASIC_MEM_TYPE_SHIFT">VMX_BASIC_MEM_TYPE_SHIFT</dfn>	50</u></td></tr>
<tr><th id="741">741</th><td><u>#define <dfn class="macro" id="_M/VMX_BASIC_MEM_TYPE_MASK" data-ref="_M/VMX_BASIC_MEM_TYPE_MASK">VMX_BASIC_MEM_TYPE_MASK</dfn>	0x003c000000000000LLU</u></td></tr>
<tr><th id="742">742</th><td><u>#define <dfn class="macro" id="_M/VMX_BASIC_MEM_TYPE_WB" data-ref="_M/VMX_BASIC_MEM_TYPE_WB">VMX_BASIC_MEM_TYPE_WB</dfn>	6LLU</u></td></tr>
<tr><th id="743">743</th><td><u>#define <dfn class="macro" id="_M/VMX_BASIC_INOUT" data-ref="_M/VMX_BASIC_INOUT">VMX_BASIC_INOUT</dfn>		0x0040000000000000LLU</u></td></tr>
<tr><th id="744">744</th><td></td></tr>
<tr><th id="745">745</th><td><i>/* MSR_IA32_VMX_MISC bits */</i></td></tr>
<tr><th id="746">746</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_VMX_MISC_VMWRITE_SHADOW_RO_FIELDS" data-ref="_M/MSR_IA32_VMX_MISC_VMWRITE_SHADOW_RO_FIELDS">MSR_IA32_VMX_MISC_VMWRITE_SHADOW_RO_FIELDS</dfn> (1ULL &lt;&lt; 29)</u></td></tr>
<tr><th id="747">747</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_VMX_MISC_PREEMPTION_TIMER_SCALE" data-ref="_M/MSR_IA32_VMX_MISC_PREEMPTION_TIMER_SCALE">MSR_IA32_VMX_MISC_PREEMPTION_TIMER_SCALE</dfn>   0x1F</u></td></tr>
<tr><th id="748">748</th><td><i>/* AMD-V MSRs */</i></td></tr>
<tr><th id="749">749</th><td></td></tr>
<tr><th id="750">750</th><td><u>#define <dfn class="macro" id="_M/MSR_VM_CR" data-ref="_M/MSR_VM_CR">MSR_VM_CR</dfn>                       0xc0010114</u></td></tr>
<tr><th id="751">751</th><td><u>#define <dfn class="macro" id="_M/MSR_VM_IGNNE" data-ref="_M/MSR_VM_IGNNE">MSR_VM_IGNNE</dfn>                    0xc0010115</u></td></tr>
<tr><th id="752">752</th><td><u>#define <dfn class="macro" id="_M/MSR_VM_HSAVE_PA" data-ref="_M/MSR_VM_HSAVE_PA">MSR_VM_HSAVE_PA</dfn>                 0xc0010117</u></td></tr>
<tr><th id="753">753</th><td></td></tr>
<tr><th id="754">754</th><td><u>#<span data-ppcond="2">endif</span> /* _ASM_X86_MSR_INDEX_H */</u></td></tr>
<tr><th id="755">755</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../boot/compressed/cmdline.c.html'>linux-4.14.y/arch/x86/boot/compressed/cmdline.c</a><br/>Generated on <em>2018-Aug-03</em> from project linux-4.14.y revision <em>linux-4.14.y</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
