<!-- HTML header for doxygen 1.8.8-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<title>ChibiOS/HAL for STM32F3xx: hal_adc_lld.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="custom.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">ChibiOS/HAL for STM32F3xx
   &#160;<span id="projectnumber">6.1.0</span>
<script type="text/javascript"><!--
google_ad_client = "pub-3840594581853944";
/* Documentation, bottom, 728x90, created 9/19/10 */
google_ad_slot = "1902290615";
google_ad_width = 728;
google_ad_height = 90;
//-->
</script>
<script type="text/javascript"
src="http://pagead2.googlesyndication.com/pagead/show_ads.js">
</script>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('hal__adc__lld_8c_source.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">hal_adc_lld.c</div>  </div>
</div><!--header-->
<div class="contents">
<a href="hal__adc__lld_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">    ChibiOS - Copyright (C) 2006..2018 Giovanni Di Sirio</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">    Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">    you may not use this file except in compliance with the License.</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">    You may obtain a copy of the License at</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">        http://www.apache.org/licenses/LICENSE-2.0</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">    Unless required by applicable law or agreed to in writing, software</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">    distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">    WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">    See the License for the specific language governing permissions and</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">    limitations under the License.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * @file    ADCv3/hal_adc_lld.c</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * @brief   STM32 ADC subsystem low level driver source.</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * @addtogroup ADC</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="hal_8h.html">hal.h</a>&quot;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#if HAL_USE_ADC || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">/* Driver local definitions.                                                 */</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#define ADC1_DMA_CHANNEL                                                    \</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">  STM32_DMA_GETCHANNEL(STM32_ADC_ADC1_DMA_STREAM, STM32_ADC1_DMA_CHN)</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#define ADC2_DMA_CHANNEL                                                    \</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">  STM32_DMA_GETCHANNEL(STM32_ADC_ADC2_DMA_STREAM, STM32_ADC2_DMA_CHN)</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#define ADC3_DMA_CHANNEL                                                    \</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">  STM32_DMA_GETCHANNEL(STM32_ADC_ADC3_DMA_STREAM, STM32_ADC3_DMA_CHN)</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#define ADC4_DMA_CHANNEL                                                    \</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">  STM32_DMA_GETCHANNEL(STM32_ADC_ADC4_DMA_STREAM, STM32_ADC4_DMA_CHN)</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#if STM32_ADC_DUAL_MODE</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#if STM32_ADC_COMPACT_SAMPLES</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">/* Compact type dual mode.*/</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#define ADC_DMA_SIZE    (STM32_DMA_CR_MSIZE_HWORD | STM32_DMA_CR_PSIZE_HWORD)</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#define ADC_DMA_MDMA    ADC_CCR_MDMA_HWORD</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#else </span><span class="comment">/* !STM32_ADC_COMPACT_SAMPLES */</span><span class="preprocessor"></span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">/* Large type dual mode.*/</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define ADC_DMA_SIZE    (STM32_DMA_CR_MSIZE_WORD | STM32_DMA_CR_PSIZE_WORD)</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define ADC_DMA_MDMA    ADC_CCR_MDMA_WORD</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !STM32_ADC_COMPACT_SAMPLES */</span><span class="preprocessor"></span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#else </span><span class="comment">/* !STM32_ADC_DUAL_MODE */</span><span class="preprocessor"></span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#if STM32_ADC_COMPACT_SAMPLES</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">/* Compact type single mode.*/</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define ADC_DMA_SIZE    (STM32_DMA_CR_MSIZE_BYTE | STM32_DMA_CR_PSIZE_BYTE)</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define ADC_DMA_MDMA    ADC_CCR_MDMA_DISABLED</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#else </span><span class="comment">/* !STM32_ADC_COMPACT_SAMPLES */</span><span class="preprocessor"></span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">/* Large type single mode.*/</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define ADC_DMA_SIZE    (STM32_DMA_CR_MSIZE_HWORD | STM32_DMA_CR_PSIZE_HWORD)</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define ADC_DMA_MDMA    ADC_CCR_MDMA_DISABLED</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !STM32_ADC_COMPACT_SAMPLES */</span><span class="preprocessor"></span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !STM32_ADC_DUAL_MODE */</span><span class="preprocessor"></span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">/* Driver exported variables.                                                */</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">/** @brief ADC1 driver identifier.*/</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#if STM32_ADC_USE_ADC1 || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="group___a_d_c.html#gafc76205eb4ee605e94eec9edee44830b">   76</a></span>&#160;<a class="code" href="struct_a_d_c_driver.html">ADCDriver</a> <a class="code" href="group___a_d_c.html#gafc76205eb4ee605e94eec9edee44830b">ADCD1</a>;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">/** @brief ADC2 driver identifier.*/</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#if STM32_ADC_USE_ADC2 || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group___a_d_c.html#ga53d8359df2d5d1c5bef4e4684a63c127">   81</a></span>&#160;<a class="code" href="struct_a_d_c_driver.html">ADCDriver</a> <a class="code" href="group___a_d_c.html#ga53d8359df2d5d1c5bef4e4684a63c127">ADCD2</a>;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">/** @brief ADC3 driver identifier.*/</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#if STM32_ADC_USE_ADC3 || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="group___a_d_c.html#ga0ec0a18ac08dcfe4400456ab52b27ca9">   86</a></span>&#160;<a class="code" href="struct_a_d_c_driver.html">ADCDriver</a> <a class="code" href="group___a_d_c.html#ga0ec0a18ac08dcfe4400456ab52b27ca9">ADCD3</a>;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">/** @brief ADC4 driver identifier.*/</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#if STM32_ADC_USE_ADC4 || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group___a_d_c.html#ga3d7c4ffd3dd1d89429cf253a7c1177c9">   91</a></span>&#160;<a class="code" href="struct_a_d_c_driver.html">ADCDriver</a> <a class="code" href="group___a_d_c.html#ga3d7c4ffd3dd1d89429cf253a7c1177c9">ADCD4</a>;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">/* Driver local variables and types.                                         */</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="struct_a_d_c_config.html">ADCConfig</a> <a class="code" href="group___s_e_r_i_a_l.html#gae5613d5fc786e89c0149dd7b1d15b61b">default_config</a> = {</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;  difsel: 0</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;};</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="keyword">static</span> uint32_t clkmask;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">/* Driver local functions.                                                   */</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment"> * @brief   Enables the ADC voltage regulator.</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment"> * @param[in] adcp      pointer to the @p ADCDriver object</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group___a_d_c.html#ga7c87979019fa5a3d9508e6f0f98af66c">  113</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="group___a_d_c.html#ga7c87979019fa5a3d9508e6f0f98af66c">adc_lld_vreg_on</a>(<a class="code" href="struct_a_d_c_driver.html">ADCDriver</a> *adcp) {</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#if defined(STM32F3XX)</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;  adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a00fc709650e1daa75203c0e7efc7760a">adcm</a>-&gt;CR = 0;   <span class="comment">/* RM 12.4.3.*/</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;  adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a00fc709650e1daa75203c0e7efc7760a">adcm</a>-&gt;CR = ADC_CR_ADVREGEN_0;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#if STM32_ADC_DUAL_MODE</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;  adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a73340bdbe978dee512aa5240c36346aa">adcs</a>-&gt;CR = ADC_CR_ADVREGEN_0;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;  <a class="code" href="group___o_s_a_l.html#gaeedcc6d9e83881dad97463316d760cc2">osalSysPolledDelayX</a>(<a class="code" href="group___o_s_a_l.html#ga9470cbe411e2e902c421d907836baed1">OSAL_US2RTC</a>(<a class="code" href="group___h_a_l.html#ga918128f20df10ac68bd73605007bccf1">STM32_HCLK</a>, 10));</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#if defined(STM32L4XX)</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;  adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a00fc709650e1daa75203c0e7efc7760a">adcm</a>-&gt;CR = 0;   <span class="comment">/* RM 16.3.6.*/</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;  adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a00fc709650e1daa75203c0e7efc7760a">adcm</a>-&gt;CR = ADC_CR_ADVREGEN;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#if STM32_ADC_DUAL_MODE</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;  adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a73340bdbe978dee512aa5240c36346aa">adcs</a>-&gt;CR = ADC_CR_ADVREGEN;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;  <a class="code" href="group___o_s_a_l.html#gaeedcc6d9e83881dad97463316d760cc2">osalSysPolledDelayX</a>(<a class="code" href="group___o_s_a_l.html#ga9470cbe411e2e902c421d907836baed1">OSAL_US2RTC</a>(<a class="code" href="group___h_a_l.html#ga918128f20df10ac68bd73605007bccf1">STM32_HCLK</a>, 20));</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;}</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment"> * @brief   Disables the ADC voltage regulator.</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment"> * @param[in] adcp      pointer to the @p ADCDriver object</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group___a_d_c.html#ga7d003de8b1320b2cc52cec17ceeb9d89">  139</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="group___a_d_c.html#ga7d003de8b1320b2cc52cec17ceeb9d89">adc_lld_vreg_off</a>(<a class="code" href="struct_a_d_c_driver.html">ADCDriver</a> *adcp) {</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#if defined(STM32F3XX)</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;  adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a00fc709650e1daa75203c0e7efc7760a">adcm</a>-&gt;CR = 0;   <span class="comment">/* RM 12.4.3.*/</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;  adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a00fc709650e1daa75203c0e7efc7760a">adcm</a>-&gt;CR = ADC_CR_ADVREGEN_1;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#if STM32_ADC_DUAL_MODE</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;  adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a73340bdbe978dee512aa5240c36346aa">adcs</a>-&gt;CR = 0;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;  adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a73340bdbe978dee512aa5240c36346aa">adcs</a>-&gt;CR = ADC_CR_ADVREGEN_1;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#if defined(STM32L4XX)</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a00fc709650e1daa75203c0e7efc7760a">adcm</a>-&gt;CR = 0;   <span class="comment">/* RM 12.4.3.*/</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;  adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a00fc709650e1daa75203c0e7efc7760a">adcm</a>-&gt;CR = ADC_CR_DEEPPWD;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#if STM32_ADC_DUAL_MODE</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;  adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a73340bdbe978dee512aa5240c36346aa">adcs</a>-&gt;CR = 0;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;  adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a73340bdbe978dee512aa5240c36346aa">adcs</a>-&gt;CR = ADC_CR_DEEPPWD;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;}</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment"> * @brief   Enables the ADC analog circuit.</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment"> * @param[in] adcp      pointer to the @p ADCDriver object</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group___a_d_c.html#gadcdd811ec998f37bfbc2914abaa2631f">  165</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="group___a_d_c.html#gadcdd811ec998f37bfbc2914abaa2631f">adc_lld_analog_on</a>(<a class="code" href="struct_a_d_c_driver.html">ADCDriver</a> *adcp) {</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#if defined(STM32F3XX)</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a00fc709650e1daa75203c0e7efc7760a">adcm</a>-&gt;CR |= ADC_CR_ADEN;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;  <span class="keywordflow">while</span> ((adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a00fc709650e1daa75203c0e7efc7760a">adcm</a>-&gt;ISR &amp; ADC_ISR_ADRD) == 0)</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;    ;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#if STM32_ADC_DUAL_MODE</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a73340bdbe978dee512aa5240c36346aa">adcs</a>-&gt;CR |= ADC_CR_ADEN;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  <span class="keywordflow">while</span> ((adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a73340bdbe978dee512aa5240c36346aa">adcs</a>-&gt;ISR &amp; ADC_ISR_ADRD) == 0)</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    ;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#if defined(STM32L4XX)</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;  adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a00fc709650e1daa75203c0e7efc7760a">adcm</a>-&gt;CR |= ADC_CR_ADEN;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;  <span class="keywordflow">while</span> ((adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a00fc709650e1daa75203c0e7efc7760a">adcm</a>-&gt;ISR &amp; ADC_ISR_ADRDY) == 0)</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;    ;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">#if STM32_ADC_DUAL_MODE</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;  adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a73340bdbe978dee512aa5240c36346aa">adcs</a>-&gt;CR |= ADC_CR_ADEN;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;  <span class="keywordflow">while</span> ((adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a73340bdbe978dee512aa5240c36346aa">adcs</a>-&gt;ISR &amp; ADC_ISR_ADRDY) == 0)</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    ;</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;}</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment"> * @brief   Disables the ADC  analog circuit.</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment"> * @param[in] adcp      pointer to the @p ADCDriver object</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="group___a_d_c.html#ga32c7af33e57666675410fa3f7283f8f9">  195</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="group___a_d_c.html#ga32c7af33e57666675410fa3f7283f8f9">adc_lld_analog_off</a>(<a class="code" href="struct_a_d_c_driver.html">ADCDriver</a> *adcp) {</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;  adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a00fc709650e1daa75203c0e7efc7760a">adcm</a>-&gt;CR |= ADC_CR_ADDIS;</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;  <span class="keywordflow">while</span> ((adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a00fc709650e1daa75203c0e7efc7760a">adcm</a>-&gt;CR &amp; ADC_CR_ADDIS) != 0)</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    ;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">#if STM32_ADC_DUAL_MODE</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;  adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a73340bdbe978dee512aa5240c36346aa">adcs</a>-&gt;CR |= ADC_CR_ADDIS;</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;  <span class="keywordflow">while</span> ((adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a73340bdbe978dee512aa5240c36346aa">adcs</a>-&gt;CR &amp; ADC_CR_ADDIS) != 0)</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;    ;</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;}</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment"> * @brief   Calibrates and ADC unit.</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment"> * @param[in] adcp      pointer to the @p ADCDriver object</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="group___a_d_c.html#ga0e92e6aa85ba26daa23e70f369dbf0bd">  212</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="group___a_d_c.html#ga0e92e6aa85ba26daa23e70f369dbf0bd">adc_lld_calibrate</a>(<a class="code" href="struct_a_d_c_driver.html">ADCDriver</a> *adcp) {</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">#if defined(STM32F3XX)</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  <a class="code" href="group___o_s_a_l.html#gad2c73ec79f38fe705784c3b51426fef7">osalDbgAssert</a>(adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a00fc709650e1daa75203c0e7efc7760a">adcm</a>-&gt;CR == ADC_CR_ADVREGEN_0, <span class="stringliteral">&quot;invalid register state&quot;</span>);</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;  adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a00fc709650e1daa75203c0e7efc7760a">adcm</a>-&gt;CR |= ADC_CR_ADCAL;</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;  <span class="keywordflow">while</span> ((adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a00fc709650e1daa75203c0e7efc7760a">adcm</a>-&gt;CR &amp; ADC_CR_ADCAL) != 0)</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;    ;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">#if STM32_ADC_DUAL_MODE</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;  <a class="code" href="group___o_s_a_l.html#gad2c73ec79f38fe705784c3b51426fef7">osalDbgAssert</a>(adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a73340bdbe978dee512aa5240c36346aa">adcs</a>-&gt;CR == ADC_CR_ADVREGEN_0, <span class="stringliteral">&quot;invalid register state&quot;</span>);</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;  adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a73340bdbe978dee512aa5240c36346aa">adcs</a>-&gt;CR |= ADC_CR_ADCAL;</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;  <span class="keywordflow">while</span> ((adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a73340bdbe978dee512aa5240c36346aa">adcs</a>-&gt;CR &amp; ADC_CR_ADCAL) != 0)</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;    ;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">#if defined(STM32L4XX)</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;  <a class="code" href="group___o_s_a_l.html#gad2c73ec79f38fe705784c3b51426fef7">osalDbgAssert</a>(adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a00fc709650e1daa75203c0e7efc7760a">adcm</a>-&gt;CR == ADC_CR_ADVREGEN, <span class="stringliteral">&quot;invalid register state&quot;</span>);</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;  adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a00fc709650e1daa75203c0e7efc7760a">adcm</a>-&gt;CR |= ADC_CR_ADCAL;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;  <span class="keywordflow">while</span> ((adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a00fc709650e1daa75203c0e7efc7760a">adcm</a>-&gt;CR &amp; ADC_CR_ADCAL) != 0)</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;    ;</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#if STM32_ADC_DUAL_MODE</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;  <a class="code" href="group___o_s_a_l.html#gad2c73ec79f38fe705784c3b51426fef7">osalDbgAssert</a>(adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a73340bdbe978dee512aa5240c36346aa">adcs</a>-&gt;CR == ADC_CR_ADVREGEN, <span class="stringliteral">&quot;invalid register state&quot;</span>);</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;  adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a73340bdbe978dee512aa5240c36346aa">adcs</a>-&gt;CR |= ADC_CR_ADCAL;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  <span class="keywordflow">while</span> ((adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a73340bdbe978dee512aa5240c36346aa">adcs</a>-&gt;CR &amp; ADC_CR_ADCAL) != 0)</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;    ;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;}</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment"> * @brief   Stops an ongoing conversion, if any.</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment"> * @param[in] adcp      pointer to the @p ADCDriver object</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="group___a_d_c.html#ga14c51041403a4667ded87af0b7dd5360">  246</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="group___a_d_c.html#ga14c51041403a4667ded87af0b7dd5360">adc_lld_stop_adc</a>(<a class="code" href="struct_a_d_c_driver.html">ADCDriver</a> *adcp) {</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;  <span class="keywordflow">if</span> (adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a00fc709650e1daa75203c0e7efc7760a">adcm</a>-&gt;CR &amp; ADC_CR_ADSTART) {</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;    adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a00fc709650e1daa75203c0e7efc7760a">adcm</a>-&gt;CR |= ADC_CR_ADSTP;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;    <span class="keywordflow">while</span> (adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a00fc709650e1daa75203c0e7efc7760a">adcm</a>-&gt;CR &amp; ADC_CR_ADSTP)</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;      ;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;  }</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;}</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment"> * @brief   ADC DMA ISR service routine.</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment"> * @param[in] adcp      pointer to the @p ADCDriver object</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment"> * @param[in] flags     pre-shifted content of the ISR register</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="group___a_d_c.html#gaadf64ada1ea984d28f61a3c0687357a7">  261</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="group___a_d_c.html#gaadf64ada1ea984d28f61a3c0687357a7">adc_lld_serve_dma_interrupt</a>(<a class="code" href="struct_a_d_c_driver.html">ADCDriver</a> *adcp, uint32_t flags) {</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;  <span class="comment">/* DMA errors handling.*/</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;  <span class="keywordflow">if</span> ((flags &amp; (STM32_DMA_ISR_TEIF | STM32_DMA_ISR_DMEIF)) != 0) {</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;    <span class="comment">/* DMA, this could help only if the DMA tries to access an unmapped</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment">       address space or violates alignment rules.*/</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;    <a class="code" href="group___a_d_c.html#ga3762831d165fcd0cbc2f021d086dfb02">_adc_isr_error_code</a>(adcp, <a class="code" href="group___a_d_c.html#gga13ec955b8541fff412684213a5e24443a727e3dacbd48bd0d098a35b7e1a1faa6">ADC_ERR_DMAFAILURE</a>);</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;  }</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;  <span class="keywordflow">else</span> {</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;    <span class="comment">/* It is possible that the conversion group has already be reset by the</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment">       ADC error handler, in this case this interrupt is spurious.*/</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;    <span class="keywordflow">if</span> (adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a81aadd9f5e649c9ce043ec6ed72dc5aa">grpp</a> != NULL) {</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;      <span class="keywordflow">if</span> ((flags &amp; STM32_DMA_ISR_TCIF) != 0) {</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;        <span class="comment">/* Transfer complete processing.*/</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;        <a class="code" href="group___a_d_c.html#ga17ebe1e2b28ce85f91f706d124c3f0f0">_adc_isr_full_code</a>(adcp);</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;      }</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;      <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((flags &amp; STM32_DMA_ISR_HTIF) != 0) {</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;        <span class="comment">/* Half transfer processing.*/</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;        <a class="code" href="group___a_d_c.html#ga3b1a649f2ffb18b7fe4b898dd2184534">_adc_isr_half_code</a>(adcp);</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;      }</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;    }</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;  }</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;}</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment"> * @brief   ADC ISR service routine.</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="comment"> * @param[in] adcp      pointer to the @p ADCDriver object</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment"> * @param[in] isr       content of the ISR register</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="group___a_d_c.html#ga036a46bc7a280d847bab41361cd222e8">  291</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="group___a_d_c.html#ga036a46bc7a280d847bab41361cd222e8">adc_lld_serve_interrupt</a>(<a class="code" href="struct_a_d_c_driver.html">ADCDriver</a> *adcp, uint32_t isr) {</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;  <span class="comment">/* It could be a spurious interrupt caused by overflows after DMA disabling,</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment">     just ignore it in this case.*/</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;  <span class="keywordflow">if</span> (adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a81aadd9f5e649c9ce043ec6ed72dc5aa">grpp</a> != NULL) {</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;    <span class="comment">/* Note, an overflow may occur after the conversion ended before the driver</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment">       is able to stop the ADC, this is why the DMA channel is checked too.*/</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;    <span class="keywordflow">if</span> ((isr &amp; ADC_ISR_OVR) &amp;&amp;</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;        (<a class="code" href="group___s_t_m32___d_m_a.html#gaa82284b4479d26ae6fa4351227dcc9c7">dmaStreamGetTransactionSize</a>(adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a757e1f1c70a69e1364e61b6aeec6804c">dmastp</a>) &gt; 0)) {</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;      <span class="comment">/* ADC overflow condition, this could happen only if the DMA is unable</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment">         to read data fast enough.*/</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;      <a class="code" href="group___a_d_c.html#ga3762831d165fcd0cbc2f021d086dfb02">_adc_isr_error_code</a>(adcp, <a class="code" href="group___a_d_c.html#gga13ec955b8541fff412684213a5e24443a8ad340e1778ebae5153d0de8f3fdb301">ADC_ERR_OVERFLOW</a>);</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;    }</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;    <span class="keywordflow">if</span> (isr &amp; ADC_ISR_AWD1) {</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;      <span class="comment">/* Analog watchdog error.*/</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;      <a class="code" href="group___a_d_c.html#ga3762831d165fcd0cbc2f021d086dfb02">_adc_isr_error_code</a>(adcp, <a class="code" href="group___a_d_c.html#gga13ec955b8541fff412684213a5e24443a4a4a3b27b5ede6581a2e87eefea48776">ADC_ERR_AWD1</a>);</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;    }</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;    <span class="keywordflow">if</span> (isr &amp; ADC_ISR_AWD2) {</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;      <span class="comment">/* Analog watchdog error.*/</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;      <a class="code" href="group___a_d_c.html#ga3762831d165fcd0cbc2f021d086dfb02">_adc_isr_error_code</a>(adcp, <a class="code" href="group___a_d_c.html#gga13ec955b8541fff412684213a5e24443a317c44ec31ecbffb59de886b072ff809">ADC_ERR_AWD2</a>);</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;    }</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;    <span class="keywordflow">if</span> (isr &amp; ADC_ISR_AWD3) {</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;      <span class="comment">/* Analog watchdog error.*/</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;      <a class="code" href="group___a_d_c.html#ga3762831d165fcd0cbc2f021d086dfb02">_adc_isr_error_code</a>(adcp, <a class="code" href="group___a_d_c.html#gga13ec955b8541fff412684213a5e24443ac480567f3be966a842d595f6d77bf0e4">ADC_ERR_AWD3</a>);</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;    }</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;  }</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;}</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment">/* Driver interrupt handlers.                                                */</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor">#if STM32_ADC_USE_ADC1 || STM32_ADC_USE_ADC2 || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment"> * @brief   ADC1/ADC2 interrupt handler.</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment"> * @isr</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="group___a_d_c.html#ga59e1336f02eed2aeeb0e90ad2d6ca10d">  329</a></span>&#160;<a class="code" href="group___a_d_c.html#ga59e1336f02eed2aeeb0e90ad2d6ca10d">OSAL_IRQ_HANDLER</a>(STM32_ADC1_HANDLER) {</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;  uint32_t isr;</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;  <a class="code" href="group___o_s_a_l.html#gaa2e747522ae34aeb4fffd35ce5aae88e">OSAL_IRQ_PROLOGUE</a>();</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor">#if STM32_ADC_DUAL_MODE</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;  isr  = ADC1-&gt;ISR;</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;  isr |= ADC2-&gt;ISR;</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;  ADC1-&gt;ISR = isr;</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;  ADC2-&gt;ISR = isr;</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor">#if defined(STM32_ADC_ADC12_IRQ_HOOK)</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;  STM32_ADC_ADC12_IRQ_HOOK</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;  <a class="code" href="group___a_d_c.html#ga036a46bc7a280d847bab41361cd222e8">adc_lld_serve_interrupt</a>(&amp;ADCD1, isr);</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor">#else </span><span class="comment">/* !STM32_ADC_DUAL_MODE */</span><span class="preprocessor"></span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor">#if STM32_ADC_USE_ADC1</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;  isr  = ADC1-&gt;ISR;</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;  ADC1-&gt;ISR = isr;</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor">#if defined(STM32_ADC_ADC1_IRQ_HOOK)</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;  STM32_ADC_ADC1_IRQ_HOOK</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;  <a class="code" href="group___a_d_c.html#ga036a46bc7a280d847bab41361cd222e8">adc_lld_serve_interrupt</a>(&amp;ADCD1, isr);</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor">#if STM32_ADC_USE_ADC2</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;  isr  = ADC2-&gt;ISR;</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;  ADC2-&gt;ISR = isr;</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor">#if defined(STM32_ADC_ADC2_IRQ_HOOK)</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;  STM32_ADC_ADC2_IRQ_HOOK</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;  <a class="code" href="group___a_d_c.html#ga036a46bc7a280d847bab41361cd222e8">adc_lld_serve_interrupt</a>(&amp;ADCD2, isr);</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !STM32_ADC_DUAL_MODE */</span><span class="preprocessor"></span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;  <a class="code" href="group___o_s_a_l.html#gaf70587090fd563e3c69a296d0742f0e6">OSAL_IRQ_EPILOGUE</a>();</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;}</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32_ADC_USE_ADC1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor">#if STM32_ADC_USE_ADC3 || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="comment"> * @brief   ADC3 interrupt handler.</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="comment"> * @isr</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="group___a_d_c.html#ga89968d180f4f3dc3b6e990a4dbc18d1d">  377</a></span>&#160;<a class="code" href="group___a_d_c.html#ga59e1336f02eed2aeeb0e90ad2d6ca10d">OSAL_IRQ_HANDLER</a>(STM32_ADC3_HANDLER) {</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;  uint32_t isr;</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;  <a class="code" href="group___o_s_a_l.html#gaa2e747522ae34aeb4fffd35ce5aae88e">OSAL_IRQ_PROLOGUE</a>();</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;  isr  = ADC3-&gt;ISR;</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;  ADC3-&gt;ISR = isr;</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor">#if defined(STM32_ADC_ADC3_IRQ_HOOK)</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;  STM32_ADC_ADC3_IRQ_HOOK</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;  <a class="code" href="group___a_d_c.html#ga036a46bc7a280d847bab41361cd222e8">adc_lld_serve_interrupt</a>(&amp;ADCD3, isr);</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;  <a class="code" href="group___o_s_a_l.html#gaf70587090fd563e3c69a296d0742f0e6">OSAL_IRQ_EPILOGUE</a>();</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;}</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor">#if STM32_ADC_DUAL_MODE</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="comment"> * @brief   ADC4 interrupt handler (as ADC3 slave).</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="comment"> * @isr</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<a class="code" href="group___a_d_c.html#ga59e1336f02eed2aeeb0e90ad2d6ca10d">OSAL_IRQ_HANDLER</a>(STM32_ADC4_HANDLER) {</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;  uint32_t isr;</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;  <a class="code" href="group___o_s_a_l.html#gaa2e747522ae34aeb4fffd35ce5aae88e">OSAL_IRQ_PROLOGUE</a>();</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;  isr  = ADC4-&gt;ISR;</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;  ADC4-&gt;ISR = isr;</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;  <a class="code" href="group___a_d_c.html#ga036a46bc7a280d847bab41361cd222e8">adc_lld_serve_interrupt</a>(&amp;ADCD3, isr);</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;  <a class="code" href="group___o_s_a_l.html#gaf70587090fd563e3c69a296d0742f0e6">OSAL_IRQ_EPILOGUE</a>();</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;}</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32_ADC_DUAL_MODE */</span><span class="preprocessor"></span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32_ADC_USE_ADC3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor">#if STM32_ADC_USE_ADC4 || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="comment"> * @brief   ADC4 interrupt handler.</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="comment"> * @isr</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="group___a_d_c.html#gabf1dfdf551186c73a3c99250f896b0c6">  419</a></span>&#160;<a class="code" href="group___a_d_c.html#ga59e1336f02eed2aeeb0e90ad2d6ca10d">OSAL_IRQ_HANDLER</a>(STM32_ADC4_HANDLER) {</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;  uint32_t isr;</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;  <a class="code" href="group___o_s_a_l.html#gaa2e747522ae34aeb4fffd35ce5aae88e">OSAL_IRQ_PROLOGUE</a>();</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;  isr  = ADC4-&gt;ISR;</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;  ADC4-&gt;ISR = isr;</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;  <a class="code" href="group___a_d_c.html#ga036a46bc7a280d847bab41361cd222e8">adc_lld_serve_interrupt</a>(&amp;ADCD4, isr);</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;  <a class="code" href="group___o_s_a_l.html#gaf70587090fd563e3c69a296d0742f0e6">OSAL_IRQ_EPILOGUE</a>();</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;}</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32_ADC_USE_ADC4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment">/* Driver exported functions.                                                */</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="comment"> * @brief   Low level ADC driver initialization.</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="comment"> * @notapi</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="group___a_d_c.html#ga2bfcc655059180451273682ca7e0068c">  442</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___a_d_c.html#ga2bfcc655059180451273682ca7e0068c">adc_lld_init</a>(<span class="keywordtype">void</span>) {</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;  clkmask = 0;</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="preprocessor">#if STM32_ADC_USE_ADC1</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;  <span class="comment">/* Driver initialization.*/</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;  <a class="code" href="group___a_d_c.html#gac7f619e304c79c17f19221d05138d405">adcObjectInit</a>(&amp;ADCD1);</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="preprocessor">#if defined(ADC1_2_COMMON)</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;  ADCD1.<a class="code" href="struct_a_d_c_driver.html#a55a49f5324e4a6d0c3bcb0255409f5fb">adcc</a> = ADC1_2_COMMON;</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor">#elif defined(ADC123_COMMON)</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;  ADCD1.<a class="code" href="struct_a_d_c_driver.html#a55a49f5324e4a6d0c3bcb0255409f5fb">adcc</a> = ADC123_COMMON;</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;  ADCD1.<a class="code" href="struct_a_d_c_driver.html#a55a49f5324e4a6d0c3bcb0255409f5fb">adcc</a> = ADC1_COMMON;</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;  ADCD1.<a class="code" href="struct_a_d_c_driver.html#a00fc709650e1daa75203c0e7efc7760a">adcm</a>    = ADC1;</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="preprocessor">#if STM32_ADC_DUAL_MODE</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;  ADCD1.<a class="code" href="struct_a_d_c_driver.html#a73340bdbe978dee512aa5240c36346aa">adcs</a>    = ADC2;</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;  ADCD1.<a class="code" href="struct_a_d_c_driver.html#a757e1f1c70a69e1364e61b6aeec6804c">dmastp</a>  = <a class="code" href="group___s_t_m32___d_m_a.html#ga59f4501b9ff663ae21951824eb75b2b9">STM32_DMA_STREAM</a>(STM32_ADC_ADC1_DMA_STREAM);</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;  ADCD1.<a class="code" href="struct_a_d_c_driver.html#ac5b6e4fc971652f9d9d51bff2b48c3dd">dmamode</a> = ADC_DMA_SIZE |</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;                  STM32_DMA_CR_PL(<a class="code" href="group___a_d_c.html#gad19de93466026d8b03a895cae792bce9">STM32_ADC_ADC1_DMA_PRIORITY</a>) |</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;                  STM32_DMA_CR_DIR_P2M |</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;                  STM32_DMA_CR_MINC        | STM32_DMA_CR_TCIE        |</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;                  <a class="code" href="group___s_t_m32___d_m_a.html#ga6452a152680448d642add5202980e45d">STM32_DMA_CR_DMEIE</a>       | STM32_DMA_CR_TEIE;</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32_ADC_USE_ADC1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor">#if STM32_ADC_USE_ADC2</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;  <span class="comment">/* Driver initialization.*/</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;  <a class="code" href="group___a_d_c.html#gac7f619e304c79c17f19221d05138d405">adcObjectInit</a>(&amp;ADCD2);</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="preprocessor">#if defined(ADC1_2_COMMON)</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;  ADCD2.<a class="code" href="struct_a_d_c_driver.html#a55a49f5324e4a6d0c3bcb0255409f5fb">adcc</a> = ADC1_2_COMMON;</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="preprocessor">#elif defined(ADC123_COMMON)</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;  ADCD2.<a class="code" href="struct_a_d_c_driver.html#a55a49f5324e4a6d0c3bcb0255409f5fb">adcc</a> = ADC123_COMMON;</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;  ADCD2.<a class="code" href="struct_a_d_c_driver.html#a00fc709650e1daa75203c0e7efc7760a">adcm</a>    = ADC2;</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;  ADCD2.<a class="code" href="struct_a_d_c_driver.html#a757e1f1c70a69e1364e61b6aeec6804c">dmastp</a>  = <a class="code" href="group___s_t_m32___d_m_a.html#ga59f4501b9ff663ae21951824eb75b2b9">STM32_DMA_STREAM</a>(STM32_ADC_ADC2_DMA_STREAM);</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;  ADCD2.<a class="code" href="struct_a_d_c_driver.html#ac5b6e4fc971652f9d9d51bff2b48c3dd">dmamode</a> = ADC_DMA_SIZE |</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;                  STM32_DMA_CR_PL(<a class="code" href="group___a_d_c.html#ga65cadd46c1d4b5739f1ef3a623faf196">STM32_ADC_ADC2_DMA_PRIORITY</a>) |</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;                  STM32_DMA_CR_DIR_P2M |</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;                  STM32_DMA_CR_MINC        | STM32_DMA_CR_TCIE        |</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;                  <a class="code" href="group___s_t_m32___d_m_a.html#ga6452a152680448d642add5202980e45d">STM32_DMA_CR_DMEIE</a>       | STM32_DMA_CR_TEIE;</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32_ADC_USE_ADC2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="preprocessor">#if STM32_ADC_USE_ADC3</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;  <span class="comment">/* Driver initialization.*/</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;  <a class="code" href="group___a_d_c.html#gac7f619e304c79c17f19221d05138d405">adcObjectInit</a>(&amp;ADCD3);</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor">#if defined(ADC3_4_COMMON)</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;  ADCD3.<a class="code" href="struct_a_d_c_driver.html#a55a49f5324e4a6d0c3bcb0255409f5fb">adcc</a> = ADC3_4_COMMON;</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor">#elif defined(ADC123_COMMON)</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;  ADCD3.<a class="code" href="struct_a_d_c_driver.html#a55a49f5324e4a6d0c3bcb0255409f5fb">adcc</a> = ADC123_COMMON;</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;  ADCD3.<a class="code" href="struct_a_d_c_driver.html#a55a49f5324e4a6d0c3bcb0255409f5fb">adcc</a> = ADC3_COMMON;</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;  ADCD3.<a class="code" href="struct_a_d_c_driver.html#a00fc709650e1daa75203c0e7efc7760a">adcm</a>    = ADC3;</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="preprocessor">#if STM32_ADC_DUAL_MODE</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;  ADCD3.<a class="code" href="struct_a_d_c_driver.html#a73340bdbe978dee512aa5240c36346aa">adcs</a>    = ADC4;</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;  ADCD3.<a class="code" href="struct_a_d_c_driver.html#a757e1f1c70a69e1364e61b6aeec6804c">dmastp</a>  = <a class="code" href="group___s_t_m32___d_m_a.html#ga59f4501b9ff663ae21951824eb75b2b9">STM32_DMA_STREAM</a>(STM32_ADC_ADC3_DMA_STREAM);</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;  ADCD3.<a class="code" href="struct_a_d_c_driver.html#ac5b6e4fc971652f9d9d51bff2b48c3dd">dmamode</a> = ADC_DMA_SIZE |</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;                  STM32_DMA_CR_PL(<a class="code" href="group___a_d_c.html#gaba49d4d898766a690874ccc9e072e4e4">STM32_ADC_ADC3_DMA_PRIORITY</a>) |</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;                  STM32_DMA_CR_DIR_P2M |</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;                  STM32_DMA_CR_MINC        | STM32_DMA_CR_TCIE        |</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;                  <a class="code" href="group___s_t_m32___d_m_a.html#ga6452a152680448d642add5202980e45d">STM32_DMA_CR_DMEIE</a>       | STM32_DMA_CR_TEIE;</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32_ADC_USE_ADC3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="preprocessor">#if STM32_ADC_USE_ADC4</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;  <span class="comment">/* Driver initialization.*/</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;  <a class="code" href="group___a_d_c.html#gac7f619e304c79c17f19221d05138d405">adcObjectInit</a>(&amp;ADCD4);</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;  ADCD4.<a class="code" href="struct_a_d_c_driver.html#a55a49f5324e4a6d0c3bcb0255409f5fb">adcc</a> = ADC3_4_COMMON;</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;  ADCD4.<a class="code" href="struct_a_d_c_driver.html#a00fc709650e1daa75203c0e7efc7760a">adcm</a>    = ADC4;</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;  ADCD4.<a class="code" href="struct_a_d_c_driver.html#a757e1f1c70a69e1364e61b6aeec6804c">dmastp</a>  = <a class="code" href="group___s_t_m32___d_m_a.html#ga59f4501b9ff663ae21951824eb75b2b9">STM32_DMA_STREAM</a>(STM32_ADC_ADC4_DMA_STREAM);</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;  ADCD4.<a class="code" href="struct_a_d_c_driver.html#ac5b6e4fc971652f9d9d51bff2b48c3dd">dmamode</a> = ADC_DMA_SIZE |</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;                  STM32_DMA_CR_PL(<a class="code" href="group___a_d_c.html#ga4dec2927b1d6caf366b9c926c064d1a7">STM32_ADC_ADC4_DMA_PRIORITY</a>) |</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;                  STM32_DMA_CR_DIR_P2M |</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;                  STM32_DMA_CR_MINC        | STM32_DMA_CR_TCIE        |</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;                  <a class="code" href="group___s_t_m32___d_m_a.html#ga6452a152680448d642add5202980e45d">STM32_DMA_CR_DMEIE</a>       | STM32_DMA_CR_TEIE;</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32_ADC_USE_ADC4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;  <span class="comment">/* IRQs setup.*/</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="preprocessor">#if STM32_ADC_USE_ADC1 || STM32_ADC_USE_ADC2</span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;  nvicEnableVector(STM32_ADC1_NUMBER, <a class="code" href="group___a_d_c.html#ga2c4714636fd4d6e1397bbd93874209a7">STM32_ADC_ADC12_IRQ_PRIORITY</a>);</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="preprocessor">#if STM32_ADC_USE_ADC3</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;  nvicEnableVector(STM32_ADC3_NUMBER, <a class="code" href="group___a_d_c.html#ga0b37c60fb995e1499b3edd84f3b08d5a">STM32_ADC_ADC3_IRQ_PRIORITY</a>);</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="preprocessor">#if STM32_ADC_DUAL_MODE</span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;  nvicEnableVector(STM32_ADC4_NUMBER, <a class="code" href="group___a_d_c.html#ga0b37c60fb995e1499b3edd84f3b08d5a">STM32_ADC_ADC3_IRQ_PRIORITY</a>);</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="preprocessor">#if STM32_ADC_USE_ADC4</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;  nvicEnableVector(STM32_ADC4_NUMBER, <a class="code" href="group___a_d_c.html#ga0b37c60fb995e1499b3edd84f3b08d5a">STM32_ADC_ADC3_IRQ_PRIORITY</a>);</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;  <span class="comment">/* ADC units pre-initializations.*/</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="preprocessor">#if defined(STM32F3XX)</span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="preprocessor">#if STM32_HAS_ADC1 &amp;&amp; STM32_HAS_ADC2</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="preprocessor">#if STM32_ADC_USE_ADC1 || STM32_ADC_USE_ADC2</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;  <a class="code" href="group___s_t_m32_f3xx___r_c_c.html#ga9f6a9f31f8ffb0d9ce98e51c8596d2d5">rccEnableADC12</a>(<span class="keyword">true</span>);</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;  <a class="code" href="group___s_t_m32_f3xx___r_c_c.html#ga0f63316dc987644cbe1b4d1a406324ff">rccResetADC12</a>();</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;  ADC1_2_COMMON-&gt;CCR = <a class="code" href="group___a_d_c.html#ga0968c7cfcac38e436458339dc846291e">STM32_ADC_ADC12_CLOCK_MODE</a> | ADC_DMA_MDMA;</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;  <a class="code" href="group___s_t_m32_f3xx___r_c_c.html#ga8d34e2283879343ffadf84b098a665fa">rccDisableADC12</a>();</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="preprocessor">#if STM32_ADC_USE_ADC1</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;  <a class="code" href="group___s_t_m32_f3xx___r_c_c.html#ga9f6a9f31f8ffb0d9ce98e51c8596d2d5">rccEnableADC12</a>(<span class="keyword">true</span>);</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;  <a class="code" href="group___s_t_m32_f3xx___r_c_c.html#ga0f63316dc987644cbe1b4d1a406324ff">rccResetADC12</a>();</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;  ADC1_COMMON-&gt;CCR = <a class="code" href="group___a_d_c.html#ga0968c7cfcac38e436458339dc846291e">STM32_ADC_ADC12_CLOCK_MODE</a> | ADC_DMA_MDMA;</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;  <a class="code" href="group___s_t_m32_f3xx___r_c_c.html#ga8d34e2283879343ffadf84b098a665fa">rccDisableADC12</a>();</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="preprocessor">#if STM32_ADC_USE_ADC3 || STM32_ADC_USE_ADC4</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;  <a class="code" href="group___s_t_m32_f3xx___r_c_c.html#ga62701f73cb0c7dbd981cd4df322f78f7">rccEnableADC34</a>(<span class="keyword">true</span>);</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;  <a class="code" href="group___s_t_m32_f3xx___r_c_c.html#gae0e284373c6ab020e1a1967b159a05ba">rccResetADC34</a>();</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;  ADC3_4_COMMON-&gt;CCR = <a class="code" href="group___a_d_c.html#ga9a3b7926a68a03e1b00564e5b36f2626">STM32_ADC_ADC34_CLOCK_MODE</a> | ADC_DMA_MDMA;</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;  <a class="code" href="group___s_t_m32_f3xx___r_c_c.html#ga42368f8b8a63c23049f132c9216285d7">rccDisableADC34</a>();</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="preprocessor">#if defined(STM32L4XX)</span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;  rccEnableADC123(<span class="keyword">true</span>);</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;  rccResetADC123();</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="preprocessor">#if defined(ADC1_2_COMMON)</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;  ADC1_2_COMMON-&gt;CCR = <a class="code" href="group___a_d_c.html#ga320555dd214368bb52e0900588c7fe18">STM32_ADC_ADC123_CLOCK_MODE</a> | ADC_DMA_MDMA;</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="preprocessor">#elif defined(ADC123_COMMON)</span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;  ADC123_COMMON-&gt;CCR = <a class="code" href="group___a_d_c.html#ga320555dd214368bb52e0900588c7fe18">STM32_ADC_ADC123_CLOCK_MODE</a> | ADC_DMA_MDMA;</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;  ADC1_COMMON-&gt;CCR = <a class="code" href="group___a_d_c.html#ga320555dd214368bb52e0900588c7fe18">STM32_ADC_ADC123_CLOCK_MODE</a> | ADC_DMA_MDMA;</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;  rccDisableADC123();</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;}</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="comment"> * @brief   Configures and activates the ADC peripheral.</span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="comment"> * @param[in] adcp      pointer to the @p ADCDriver object</span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="comment"> * @notapi</span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00581"></a><span class="lineno"><a class="line" href="group___a_d_c.html#ga9114c26236516afddb6add35ee3251f3">  581</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___a_d_c.html#ga9114c26236516afddb6add35ee3251f3">adc_lld_start</a>(<a class="code" href="struct_a_d_c_driver.html">ADCDriver</a> *adcp) {</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;  <span class="comment">/* Handling the default configuration.*/</span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;  <span class="keywordflow">if</span> (adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a18fc468f61acef56d12185ac8b35dc28">config</a> == NULL) {</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;    adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a18fc468f61acef56d12185ac8b35dc28">config</a> = &amp;<a class="code" href="group___s_e_r_i_a_l.html#gae5613d5fc786e89c0149dd7b1d15b61b">default_config</a>;</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;  }</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;  <span class="comment">/* If in stopped state then enables the ADC and DMA clocks.*/</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;  <span class="keywordflow">if</span> (adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a4e1ca355fe7a3acce913c445201ec512">state</a> == <a class="code" href="group___a_d_c.html#gga4cc65f146a01d46dccf54d6f67a1ce30a3ce5b3b06ffd24b358cf65efdee69f30">ADC_STOP</a>) {</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="preprocessor">#if STM32_ADC_USE_ADC1</span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;    <span class="keywordflow">if</span> (&amp;ADCD1 == adcp) {</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;      <span class="keywordtype">bool</span> b;</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;      b = <a class="code" href="group___s_t_m32___d_m_a.html#ga2779cd46d0f5e9d7a6e549391e05cdd0">dmaStreamAllocate</a>(adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a757e1f1c70a69e1364e61b6aeec6804c">dmastp</a>,</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;                            <a class="code" href="group___a_d_c.html#ga19080c8c395ae24df995fa57a2291465">STM32_ADC_ADC1_DMA_IRQ_PRIORITY</a>,</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;                            (<a class="code" href="group___s_t_m32___d_m_a.html#ga40c8c690b645654163ea9c3ec935fd9f">stm32_dmaisr_t</a>)<a class="code" href="group___a_d_c.html#gaadf64ada1ea984d28f61a3c0687357a7">adc_lld_serve_dma_interrupt</a>,</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;                            (<span class="keywordtype">void</span> *)adcp);</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;      <a class="code" href="group___o_s_a_l.html#gad2c73ec79f38fe705784c3b51426fef7">osalDbgAssert</a>(!b, <span class="stringliteral">&quot;stream already allocated&quot;</span>);</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;      clkmask |= (1 &lt;&lt; 0);</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="preprocessor">#if defined(STM32F3XX)</span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;      <a class="code" href="group___s_t_m32_f3xx___r_c_c.html#ga9f6a9f31f8ffb0d9ce98e51c8596d2d5">rccEnableADC12</a>(<span class="keyword">true</span>);</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="preprocessor">#if defined(STM32L4XX)</span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;      rccEnableADC123(<span class="keyword">true</span>);</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;    }</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32_ADC_USE_ADC1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="preprocessor">#if STM32_ADC_USE_ADC2</span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;    <span class="keywordflow">if</span> (&amp;ADCD2 == adcp) {</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;      <span class="keywordtype">bool</span> b;</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;      b = <a class="code" href="group___s_t_m32___d_m_a.html#ga2779cd46d0f5e9d7a6e549391e05cdd0">dmaStreamAllocate</a>(adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a757e1f1c70a69e1364e61b6aeec6804c">dmastp</a>,</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;                            <a class="code" href="group___a_d_c.html#ga6d5f6197c12d2a74a041b54d6e1b80a2">STM32_ADC_ADC2_DMA_IRQ_PRIORITY</a>,</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;                            (<a class="code" href="group___s_t_m32___d_m_a.html#ga40c8c690b645654163ea9c3ec935fd9f">stm32_dmaisr_t</a>)<a class="code" href="group___a_d_c.html#gaadf64ada1ea984d28f61a3c0687357a7">adc_lld_serve_dma_interrupt</a>,</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;                            (<span class="keywordtype">void</span> *)adcp);</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;      <a class="code" href="group___o_s_a_l.html#gad2c73ec79f38fe705784c3b51426fef7">osalDbgAssert</a>(!b, <span class="stringliteral">&quot;stream already allocated&quot;</span>);</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;      clkmask |= (1 &lt;&lt; 1);</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="preprocessor">#if defined(STM32F3XX)</span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;      <a class="code" href="group___s_t_m32_f3xx___r_c_c.html#ga9f6a9f31f8ffb0d9ce98e51c8596d2d5">rccEnableADC12</a>(<span class="keyword">true</span>);</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="preprocessor">#if defined(STM32L4XX)</span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;      rccEnableADC123(<span class="keyword">true</span>);</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;    }</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32_ADC_USE_ADC2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="preprocessor">#if STM32_ADC_USE_ADC3</span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;    <span class="keywordflow">if</span> (&amp;ADCD3 == adcp) {</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;      <span class="keywordtype">bool</span> b;</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;      b = <a class="code" href="group___s_t_m32___d_m_a.html#ga2779cd46d0f5e9d7a6e549391e05cdd0">dmaStreamAllocate</a>(adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a757e1f1c70a69e1364e61b6aeec6804c">dmastp</a>,</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;                            <a class="code" href="group___a_d_c.html#ga45424a47f5a33df11692d9763b72aa48">STM32_ADC_ADC3_DMA_IRQ_PRIORITY</a>,</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;                            (<a class="code" href="group___s_t_m32___d_m_a.html#ga40c8c690b645654163ea9c3ec935fd9f">stm32_dmaisr_t</a>)<a class="code" href="group___a_d_c.html#gaadf64ada1ea984d28f61a3c0687357a7">adc_lld_serve_dma_interrupt</a>,</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;                            (<span class="keywordtype">void</span> *)adcp);</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;      <a class="code" href="group___o_s_a_l.html#gad2c73ec79f38fe705784c3b51426fef7">osalDbgAssert</a>(!b, <span class="stringliteral">&quot;stream already allocated&quot;</span>);</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;      clkmask |= (1 &lt;&lt; 2);</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="preprocessor">#if defined(STM32F3XX)</span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;      <a class="code" href="group___s_t_m32_f3xx___r_c_c.html#ga62701f73cb0c7dbd981cd4df322f78f7">rccEnableADC34</a>(<span class="keyword">true</span>);</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="preprocessor">#if defined(STM32L4XX)</span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;      rccEnableADC123(<span class="keyword">true</span>);</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;    }</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32_ADC_USE_ADC3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="preprocessor">#if STM32_ADC_USE_ADC4</span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;    <span class="keywordflow">if</span> (&amp;ADCD4 == adcp) {</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;      <span class="keywordtype">bool</span> b;</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;      b = <a class="code" href="group___s_t_m32___d_m_a.html#ga2779cd46d0f5e9d7a6e549391e05cdd0">dmaStreamAllocate</a>(adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a757e1f1c70a69e1364e61b6aeec6804c">dmastp</a>,</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;                            <a class="code" href="group___a_d_c.html#ga5416fb952ff7f394f60d8caee1a90f8a">STM32_ADC_ADC4_DMA_IRQ_PRIORITY</a>,</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;                            (<a class="code" href="group___s_t_m32___d_m_a.html#ga40c8c690b645654163ea9c3ec935fd9f">stm32_dmaisr_t</a>)<a class="code" href="group___a_d_c.html#gaadf64ada1ea984d28f61a3c0687357a7">adc_lld_serve_dma_interrupt</a>,</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;                            (<span class="keywordtype">void</span> *)adcp);</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;      <a class="code" href="group___o_s_a_l.html#gad2c73ec79f38fe705784c3b51426fef7">osalDbgAssert</a>(!b, <span class="stringliteral">&quot;stream already allocated&quot;</span>);</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;      clkmask |= (1 &lt;&lt; 3);</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="preprocessor">#if defined(STM32F3XX)</span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;      <a class="code" href="group___s_t_m32_f3xx___r_c_c.html#ga62701f73cb0c7dbd981cd4df322f78f7">rccEnableADC34</a>(<span class="keyword">true</span>);</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="preprocessor">#if defined(STM32L4XX)</span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;      rccEnableADC123(<span class="keyword">true</span>);</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;    }</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32_ADC_USE_ADC4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;    <span class="comment">/* Setting DMA peripheral-side pointer.*/</span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="preprocessor">#if STM32_ADC_DUAL_MODE</span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;    <a class="code" href="group___s_t_m32___d_m_a.html#gacdb854e2d6d37b0075af10000f6ea91b">dmaStreamSetPeripheral</a>(adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a757e1f1c70a69e1364e61b6aeec6804c">dmastp</a>, &amp;adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a55a49f5324e4a6d0c3bcb0255409f5fb">adcc</a>-&gt;CDR);</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;    <a class="code" href="group___s_t_m32___d_m_a.html#gacdb854e2d6d37b0075af10000f6ea91b">dmaStreamSetPeripheral</a>(adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a757e1f1c70a69e1364e61b6aeec6804c">dmastp</a>, &amp;adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a00fc709650e1daa75203c0e7efc7760a">adcm</a>-&gt;DR);</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;    <span class="comment">/* Differential channels setting.*/</span></div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="preprocessor">#if STM32_ADC_DUAL_MODE</span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;    adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a00fc709650e1daa75203c0e7efc7760a">adcm</a>-&gt;DIFSEL = adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a18fc468f61acef56d12185ac8b35dc28">config</a>-&gt;<a class="code" href="struct_a_d_c_config.html#ab50cb2684f9754f2aeb9653756c3fcdc">difsel</a>;</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;    adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a73340bdbe978dee512aa5240c36346aa">adcs</a>-&gt;DIFSEL = adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a18fc468f61acef56d12185ac8b35dc28">config</a>-&gt;<a class="code" href="struct_a_d_c_config.html#ab50cb2684f9754f2aeb9653756c3fcdc">difsel</a>;</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;    adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a00fc709650e1daa75203c0e7efc7760a">adcm</a>-&gt;DIFSEL = adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a18fc468f61acef56d12185ac8b35dc28">config</a>-&gt;<a class="code" href="struct_a_d_c_config.html#ab50cb2684f9754f2aeb9653756c3fcdc">difsel</a>;</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;    <span class="comment">/* Master ADC calibration.*/</span></div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;    <a class="code" href="group___a_d_c.html#ga7c87979019fa5a3d9508e6f0f98af66c">adc_lld_vreg_on</a>(adcp);</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;    <a class="code" href="group___a_d_c.html#ga0e92e6aa85ba26daa23e70f369dbf0bd">adc_lld_calibrate</a>(adcp);</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;    <span class="comment">/* Master ADC enabled here in order to reduce conversions latencies.*/</span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;    <a class="code" href="group___a_d_c.html#gadcdd811ec998f37bfbc2914abaa2631f">adc_lld_analog_on</a>(adcp);</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;  }</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;}</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="comment"> * @brief   Deactivates the ADC peripheral.</span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="comment"> * @param[in] adcp      pointer to the @p ADCDriver object</span></div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="comment"> * @notapi</span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00697"></a><span class="lineno"><a class="line" href="group___a_d_c.html#ga5f4152006602b187c745bb32f915d679">  697</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___a_d_c.html#ga5f4152006602b187c745bb32f915d679">adc_lld_stop</a>(<a class="code" href="struct_a_d_c_driver.html">ADCDriver</a> *adcp) {</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;  <span class="comment">/* If in ready state then disables the ADC clock and analog part.*/</span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;  <span class="keywordflow">if</span> (adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a4e1ca355fe7a3acce913c445201ec512">state</a> == <a class="code" href="group___a_d_c.html#gga4cc65f146a01d46dccf54d6f67a1ce30a7f2a1a2c5aece4f36847bf5cea31cd14">ADC_READY</a>) {</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;    <span class="comment">/* Releasing the associated DMA channel.*/</span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;    <a class="code" href="group___s_t_m32___d_m_a.html#ga6427d36d4aba6469fd46e53bf972211e">dmaStreamRelease</a>(adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a757e1f1c70a69e1364e61b6aeec6804c">dmastp</a>);</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;    <span class="comment">/* Stopping the ongoing conversion, if any.*/</span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;    <a class="code" href="group___a_d_c.html#ga14c51041403a4667ded87af0b7dd5360">adc_lld_stop_adc</a>(adcp);</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;    <span class="comment">/* Disabling ADC analog circuit and regulator.*/</span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;    <a class="code" href="group___a_d_c.html#ga32c7af33e57666675410fa3f7283f8f9">adc_lld_analog_off</a>(adcp);</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;    <a class="code" href="group___a_d_c.html#ga7d003de8b1320b2cc52cec17ceeb9d89">adc_lld_vreg_off</a>(adcp);</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="preprocessor">#if defined(STM32L4XX)</span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;    <span class="comment">/* Resetting CCR options except default ones.*/</span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;    adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a55a49f5324e4a6d0c3bcb0255409f5fb">adcc</a>-&gt;CCR = <a class="code" href="group___a_d_c.html#ga320555dd214368bb52e0900588c7fe18">STM32_ADC_ADC123_CLOCK_MODE</a> | ADC_DMA_MDMA;</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="preprocessor">#if STM32_ADC_USE_ADC1</span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;    <span class="keywordflow">if</span> (&amp;ADCD1 == adcp) {</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="preprocessor">#if defined(STM32F3XX)</span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;      <span class="comment">/* Resetting CCR options except default ones.*/</span></div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;      adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a55a49f5324e4a6d0c3bcb0255409f5fb">adcc</a>-&gt;CCR = <a class="code" href="group___a_d_c.html#ga0968c7cfcac38e436458339dc846291e">STM32_ADC_ADC12_CLOCK_MODE</a> | ADC_DMA_MDMA;</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;      clkmask &amp;= ~(1 &lt;&lt; 0);</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;    }</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="preprocessor">#if STM32_ADC_USE_ADC2</span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;    <span class="keywordflow">if</span> (&amp;ADCD2 == adcp) {</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="preprocessor">#if defined(STM32F3XX)</span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;      <span class="comment">/* Resetting CCR options except default ones.*/</span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;      adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a55a49f5324e4a6d0c3bcb0255409f5fb">adcc</a>-&gt;CCR = <a class="code" href="group___a_d_c.html#ga0968c7cfcac38e436458339dc846291e">STM32_ADC_ADC12_CLOCK_MODE</a> | ADC_DMA_MDMA;</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;      clkmask &amp;= ~(1 &lt;&lt; 1);</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;    }</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="preprocessor">#if STM32_ADC_USE_ADC3</span></div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;    <span class="keywordflow">if</span> (&amp;ADCD3 == adcp) {</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="preprocessor">#if defined(STM32F3XX)</span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;      <span class="comment">/* Resetting CCR options except default ones.*/</span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;      adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a55a49f5324e4a6d0c3bcb0255409f5fb">adcc</a>-&gt;CCR = <a class="code" href="group___a_d_c.html#ga9a3b7926a68a03e1b00564e5b36f2626">STM32_ADC_ADC34_CLOCK_MODE</a> | ADC_DMA_MDMA;</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;      clkmask &amp;= ~(1 &lt;&lt; 2);</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;    }</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="preprocessor">#if STM32_ADC_USE_ADC4</span></div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;    <span class="keywordflow">if</span> (&amp;ADCD4 == adcp) {</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="preprocessor">#if defined(STM32F3XX)</span></div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;      <span class="comment">/* Resetting CCR options except default ones.*/</span></div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;      adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a55a49f5324e4a6d0c3bcb0255409f5fb">adcc</a>-&gt;CCR = <a class="code" href="group___a_d_c.html#ga9a3b7926a68a03e1b00564e5b36f2626">STM32_ADC_ADC34_CLOCK_MODE</a> | ADC_DMA_MDMA;</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;      clkmask &amp;= ~(1 &lt;&lt; 3);</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;    }</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="preprocessor">#if defined(STM32F3XX)</span></div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="preprocessor">#if STM32_HAS_ADC1 || STM32_HAS_ADC2</span></div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;    <span class="keywordflow">if</span> ((clkmask &amp; 0x3) == 0) {</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;      <a class="code" href="group___s_t_m32_f3xx___r_c_c.html#ga8d34e2283879343ffadf84b098a665fa">rccDisableADC12</a>();</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;    }</div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="preprocessor">#if STM32_HAS_ADC3 || STM32_HAS_ADC4</span></div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;    <span class="keywordflow">if</span> ((clkmask &amp; 0xC) == 0) {</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;      <a class="code" href="group___s_t_m32_f3xx___r_c_c.html#ga42368f8b8a63c23049f132c9216285d7">rccDisableADC34</a>();</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;    }</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;</div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="preprocessor">#if defined(STM32L4XX)</span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;    <span class="keywordflow">if</span> ((clkmask &amp; 0x7) == 0) {</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;      rccDisableADC123();</div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;    }</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;  }</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;}</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="comment"> * @brief   Starts an ADC conversion.</span></div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="comment"> * @param[in] adcp      pointer to the @p ADCDriver object</span></div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="comment"> * @notapi</span></div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00786"></a><span class="lineno"><a class="line" href="group___a_d_c.html#ga5a23ece28ce81cc00e2ddb614d656339">  786</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___a_d_c.html#ga5a23ece28ce81cc00e2ddb614d656339">adc_lld_start_conversion</a>(<a class="code" href="struct_a_d_c_driver.html">ADCDriver</a> *adcp) {</div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;  uint32_t dmamode, cfgr;</div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;  <span class="keyword">const</span> <a class="code" href="struct_a_d_c_conversion_group.html">ADCConversionGroup</a> *grpp = adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a81aadd9f5e649c9ce043ec6ed72dc5aa">grpp</a>;</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="preprocessor">#if STM32_ADC_DUAL_MODE</span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;  uint32_t ccr = grpp-&gt;<a class="code" href="struct_a_d_c_conversion_group.html#aa3e4f4edf987df28887a396677c7435b">ccr</a> &amp; ~(ADC_CCR_CKMODE_MASK | ADC_CCR_MDMA_MASK);</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;  <a class="code" href="group___o_s_a_l.html#gad2c73ec79f38fe705784c3b51426fef7">osalDbgAssert</a>(!<a class="code" href="group___a_d_c.html#gad53d21da794b6149ea7825a9634acf02">STM32_ADC_DUAL_MODE</a> || ((grpp-&gt;<a class="code" href="struct_a_d_c_conversion_group.html#aace5ced220124134d5f9a07afad73d7e">num_channels</a> &amp; 1) == 0),</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;                <span class="stringliteral">&quot;odd number of channels in dual mode&quot;</span>);</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;  <span class="comment">/* Calculating control registers values.*/</span></div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;  dmamode = adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#ac5b6e4fc971652f9d9d51bff2b48c3dd">dmamode</a>;</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;  cfgr    = grpp-&gt;<a class="code" href="struct_a_d_c_conversion_group.html#a65bb2e3a0ccd7e9a91e78b9df56512f6">cfgr</a> | ADC_CFGR_DMAEN;</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;  <span class="keywordflow">if</span> (grpp-&gt;<a class="code" href="struct_a_d_c_conversion_group.html#aa73eb9b71f826dbf9a4a8d9f66e01ec0">circular</a>) {</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;    dmamode |= STM32_DMA_CR_CIRC;</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="preprocessor">#if STM32_ADC_DUAL_MODE</span></div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;    ccr  |= ADC_CCR_DMACFG_CIRCULAR;</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;    cfgr |= ADC_CFGR_DMACFG_CIRCULAR;</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;    <span class="keywordflow">if</span> (adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a2235a9a25f9ec5616e22589bdef96583">depth</a> &gt; 1) {</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;      <span class="comment">/* If circular buffer depth &gt; 1, then the half transfer interrupt</span></div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="comment">         is enabled in order to allow streaming processing.*/</span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;      dmamode |= STM32_DMA_CR_HTIE;</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;    }</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;  }</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;  <span class="comment">/* DMA setup.*/</span></div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;  <a class="code" href="group___s_t_m32___d_m_a.html#gaa6862a2cc69df434d4e20861b0712696">dmaStreamSetMemory0</a>(adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a757e1f1c70a69e1364e61b6aeec6804c">dmastp</a>, adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a80ae7b801b9645776e22e7dd40e8352f">samples</a>);</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="preprocessor">#if STM32_ADC_DUAL_MODE</span></div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;  <a class="code" href="group___s_t_m32___d_m_a.html#ga2ad60a96fb0f48bd276cb15af058656e">dmaStreamSetTransactionSize</a>(adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a757e1f1c70a69e1364e61b6aeec6804c">dmastp</a>, ((uint32_t)grpp-&gt;<a class="code" href="struct_a_d_c_conversion_group.html#aace5ced220124134d5f9a07afad73d7e">num_channels</a>/2) *</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;                                            (uint32_t)adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a2235a9a25f9ec5616e22589bdef96583">depth</a>);</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;  <a class="code" href="group___s_t_m32___d_m_a.html#ga2ad60a96fb0f48bd276cb15af058656e">dmaStreamSetTransactionSize</a>(adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a757e1f1c70a69e1364e61b6aeec6804c">dmastp</a>, (uint32_t)grpp-&gt;<a class="code" href="struct_a_d_c_conversion_group.html#aace5ced220124134d5f9a07afad73d7e">num_channels</a> *</div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;                                            (uint32_t)adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a2235a9a25f9ec5616e22589bdef96583">depth</a>);</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;  <a class="code" href="group___s_t_m32___d_m_a.html#ga0c328a560450555e91ccab4e90ce23d0">dmaStreamSetMode</a>(adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a757e1f1c70a69e1364e61b6aeec6804c">dmastp</a>, dmamode);</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;  <a class="code" href="group___s_t_m32___d_m_a.html#ga38612b9b7bc723229284468b9c1ae479">dmaStreamEnable</a>(adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a757e1f1c70a69e1364e61b6aeec6804c">dmastp</a>);</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;  <span class="comment">/* ADC setup, if it is defined a callback for the analog watch dog then it</span></div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="comment">     is enabled.*/</span></div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;  adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a00fc709650e1daa75203c0e7efc7760a">adcm</a>-&gt;ISR   = adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a00fc709650e1daa75203c0e7efc7760a">adcm</a>-&gt;ISR;</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;  adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a00fc709650e1daa75203c0e7efc7760a">adcm</a>-&gt;IER   = ADC_IER_OVR | ADC_IER_AWD1;</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;  adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a00fc709650e1daa75203c0e7efc7760a">adcm</a>-&gt;TR1   = grpp-&gt;<a class="code" href="struct_a_d_c_conversion_group.html#a2b55423cca188827dbfffc11c54b67d7">tr1</a>;</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="preprocessor">#if STM32_ADC_DUAL_MODE</span></div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;  <span class="comment">/* Configuring the CCR register with the user-specified settings</span></div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="comment">     in the conversion group configuration structure, static settings are</span></div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="comment">     preserved.*/</span></div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;  adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a55a49f5324e4a6d0c3bcb0255409f5fb">adcc</a>-&gt;CCR   = (adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a55a49f5324e4a6d0c3bcb0255409f5fb">adcc</a>-&gt;CCR &amp;</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;                       (ADC_CCR_CKMODE_MASK | ADC_CCR_MDMA_MASK)) | ccr;</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;  adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a00fc709650e1daa75203c0e7efc7760a">adcm</a>-&gt;SMPR1 = grpp-&gt;<a class="code" href="struct_a_d_c_conversion_group.html#ae4fd930a36859fec10e096d71f6e6efa">smpr</a>[0];</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;  adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a00fc709650e1daa75203c0e7efc7760a">adcm</a>-&gt;SMPR2 = grpp-&gt;<a class="code" href="struct_a_d_c_conversion_group.html#ae4fd930a36859fec10e096d71f6e6efa">smpr</a>[1];</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;  adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a00fc709650e1daa75203c0e7efc7760a">adcm</a>-&gt;SQR1  = grpp-&gt;<a class="code" href="struct_a_d_c_conversion_group.html#a12ef49085f300fc7aadd823a964d7fd0">sqr</a>[0] | <a class="code" href="group___a_d_c.html#gae43230823db46b374ffa8c8ad4364120">ADC_SQR1_NUM_CH</a>(grpp-&gt;<a class="code" href="struct_a_d_c_conversion_group.html#aace5ced220124134d5f9a07afad73d7e">num_channels</a> / 2);</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;  adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a00fc709650e1daa75203c0e7efc7760a">adcm</a>-&gt;SQR2  = grpp-&gt;<a class="code" href="struct_a_d_c_conversion_group.html#a12ef49085f300fc7aadd823a964d7fd0">sqr</a>[1];</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;  adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a00fc709650e1daa75203c0e7efc7760a">adcm</a>-&gt;SQR3  = grpp-&gt;<a class="code" href="struct_a_d_c_conversion_group.html#a12ef49085f300fc7aadd823a964d7fd0">sqr</a>[2];</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;  adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a00fc709650e1daa75203c0e7efc7760a">adcm</a>-&gt;SQR4  = grpp-&gt;<a class="code" href="struct_a_d_c_conversion_group.html#a12ef49085f300fc7aadd823a964d7fd0">sqr</a>[3];</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;  adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a73340bdbe978dee512aa5240c36346aa">adcs</a>-&gt;SMPR1 = grpp-&gt;<a class="code" href="struct_a_d_c_conversion_group.html#ae344277cea5d47e357ff2f7702570e7c">ssmpr</a>[0];</div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;  adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a73340bdbe978dee512aa5240c36346aa">adcs</a>-&gt;SMPR2 = grpp-&gt;<a class="code" href="struct_a_d_c_conversion_group.html#ae344277cea5d47e357ff2f7702570e7c">ssmpr</a>[1];</div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;  adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a73340bdbe978dee512aa5240c36346aa">adcs</a>-&gt;SQR1  = grpp-&gt;<a class="code" href="struct_a_d_c_conversion_group.html#a7c578c0da5d5c5d7092e477aca13dd5f">ssqr</a>[0] | <a class="code" href="group___a_d_c.html#gae43230823db46b374ffa8c8ad4364120">ADC_SQR1_NUM_CH</a>(grpp-&gt;<a class="code" href="struct_a_d_c_conversion_group.html#aace5ced220124134d5f9a07afad73d7e">num_channels</a> / 2);</div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;  adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a73340bdbe978dee512aa5240c36346aa">adcs</a>-&gt;SQR2  = grpp-&gt;<a class="code" href="struct_a_d_c_conversion_group.html#a7c578c0da5d5c5d7092e477aca13dd5f">ssqr</a>[1];</div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;  adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a73340bdbe978dee512aa5240c36346aa">adcs</a>-&gt;SQR3  = grpp-&gt;<a class="code" href="struct_a_d_c_conversion_group.html#a7c578c0da5d5c5d7092e477aca13dd5f">ssqr</a>[2];</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;  adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a73340bdbe978dee512aa5240c36346aa">adcs</a>-&gt;SQR4  = grpp-&gt;<a class="code" href="struct_a_d_c_conversion_group.html#a7c578c0da5d5c5d7092e477aca13dd5f">ssqr</a>[3];</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="preprocessor">#else </span><span class="comment">/* !STM32_ADC_DUAL_MODE */</span><span class="preprocessor"></span></div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;  adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a00fc709650e1daa75203c0e7efc7760a">adcm</a>-&gt;SMPR1 = grpp-&gt;<a class="code" href="struct_a_d_c_conversion_group.html#ae4fd930a36859fec10e096d71f6e6efa">smpr</a>[0];</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;  adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a00fc709650e1daa75203c0e7efc7760a">adcm</a>-&gt;SMPR2 = grpp-&gt;<a class="code" href="struct_a_d_c_conversion_group.html#ae4fd930a36859fec10e096d71f6e6efa">smpr</a>[1];</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;  adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a00fc709650e1daa75203c0e7efc7760a">adcm</a>-&gt;SQR1  = grpp-&gt;<a class="code" href="struct_a_d_c_conversion_group.html#a12ef49085f300fc7aadd823a964d7fd0">sqr</a>[0] | <a class="code" href="group___a_d_c.html#gae43230823db46b374ffa8c8ad4364120">ADC_SQR1_NUM_CH</a>(grpp-&gt;<a class="code" href="struct_a_d_c_conversion_group.html#aace5ced220124134d5f9a07afad73d7e">num_channels</a>);</div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;  adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a00fc709650e1daa75203c0e7efc7760a">adcm</a>-&gt;SQR2  = grpp-&gt;<a class="code" href="struct_a_d_c_conversion_group.html#a12ef49085f300fc7aadd823a964d7fd0">sqr</a>[1];</div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;  adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a00fc709650e1daa75203c0e7efc7760a">adcm</a>-&gt;SQR3  = grpp-&gt;<a class="code" href="struct_a_d_c_conversion_group.html#a12ef49085f300fc7aadd823a964d7fd0">sqr</a>[2];</div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;  adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a00fc709650e1daa75203c0e7efc7760a">adcm</a>-&gt;SQR4  = grpp-&gt;<a class="code" href="struct_a_d_c_conversion_group.html#a12ef49085f300fc7aadd823a964d7fd0">sqr</a>[3];</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !STM32_ADC_DUAL_MODE */</span><span class="preprocessor"></span></div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;</div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;  <span class="comment">/* ADC configuration.*/</span></div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;  adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a00fc709650e1daa75203c0e7efc7760a">adcm</a>-&gt;CFGR  = cfgr;</div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="preprocessor">#if (STM32_ADCV3_OVERSAMPLING == TRUE) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;  adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a00fc709650e1daa75203c0e7efc7760a">adcm</a>-&gt;CFGR2 = grpp-&gt;<a class="code" href="struct_a_d_c_conversion_group.html#af0b0f878ed0a0769df8ca74beb5094c5">cfgr2</a>;</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;  <span class="comment">/* Starting conversion.*/</span></div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;  adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a00fc709650e1daa75203c0e7efc7760a">adcm</a>-&gt;CR   |= ADC_CR_ADSTART;</div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;}</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="comment"> * @brief   Stops an ongoing conversion.</span></div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="comment"> * @param[in] adcp      pointer to the @p ADCDriver object</span></div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="comment"> * @notapi</span></div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00877"></a><span class="lineno"><a class="line" href="group___a_d_c.html#ga16ce41e3fdca5b04f046f1e9099f3e92">  877</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___a_d_c.html#ga16ce41e3fdca5b04f046f1e9099f3e92">adc_lld_stop_conversion</a>(<a class="code" href="struct_a_d_c_driver.html">ADCDriver</a> *adcp) {</div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;</div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;  <a class="code" href="group___s_t_m32___d_m_a.html#ga9c635c5c2baaf634036e4a0d71f92a53">dmaStreamDisable</a>(adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a757e1f1c70a69e1364e61b6aeec6804c">dmastp</a>);</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;  <a class="code" href="group___a_d_c.html#ga14c51041403a4667ded87af0b7dd5360">adc_lld_stop_adc</a>(adcp);</div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;}</div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="comment"> * @brief   Enables the VREFEN bit.</span></div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="comment"> * @details The VREFEN bit is required in order to sample the VREF channel.</span></div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="comment"> * @note    This is an STM32-only functionality.</span></div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="comment"> * @note    This function is meant to be called after @p adcStart().</span></div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="comment"> * @param[in] adcp      pointer to the @p ADCDriver object</span></div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="comment"> * @notapi</span></div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00893"></a><span class="lineno"><a class="line" href="group___a_d_c.html#gaa175efaa60d8a83f9f80359ef8ff3268">  893</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___a_d_c.html#gaa175efaa60d8a83f9f80359ef8ff3268">adcSTM32EnableVREF</a>(<a class="code" href="struct_a_d_c_driver.html">ADCDriver</a> *adcp) {</div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;</div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;  adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a55a49f5324e4a6d0c3bcb0255409f5fb">adcc</a>-&gt;CCR |= ADC_CCR_VREFEN;</div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;}</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="comment"> * @brief   Disables the VREFEN bit.</span></div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="comment"> * @details The VREFEN bit is required in order to sample the VREF channel.</span></div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="comment"> * @note    This is an STM32-only functionality.</span></div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="comment"> * @note    This function is meant to be called after @p adcStart().</span></div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="comment"> * @param[in] adcp      pointer to the @p ADCDriver object</span></div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="comment"> * @notapi</span></div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00908"></a><span class="lineno"><a class="line" href="group___a_d_c.html#ga6a92063e8a7ae806202405b50e37c870">  908</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___a_d_c.html#ga6a92063e8a7ae806202405b50e37c870">adcSTM32DisableVREF</a>(<a class="code" href="struct_a_d_c_driver.html">ADCDriver</a> *adcp) {</div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;</div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;  adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a55a49f5324e4a6d0c3bcb0255409f5fb">adcc</a>-&gt;CCR &amp;= ~ADC_CCR_VREFEN;</div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;}</div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="comment"> * @brief   Enables the TSEN bit.</span></div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="comment"> * @details The TSEN bit is required in order to sample the internal</span></div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="comment"> *          temperature sensor and internal reference voltage.</span></div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="comment"> * @note    This is an STM32-only functionality.</span></div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="comment"> * @param[in] adcp      pointer to the @p ADCDriver object</span></div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="comment"> * @notapi</span></div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00923"></a><span class="lineno"><a class="line" href="group___a_d_c.html#ga97d7b1b78ef8976a6e271cee4be211e2">  923</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___a_d_c.html#ga97d7b1b78ef8976a6e271cee4be211e2">adcSTM32EnableTS</a>(<a class="code" href="struct_a_d_c_driver.html">ADCDriver</a> *adcp) {</div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;</div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;  adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a55a49f5324e4a6d0c3bcb0255409f5fb">adcc</a>-&gt;CCR |= ADC_CCR_TSEN;</div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;}</div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="comment"> * @brief   Disables the TSEN bit.</span></div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="comment"> * @details The TSEN bit is required in order to sample the internal</span></div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="comment"> *          temperature sensor and internal reference voltage.</span></div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="comment"> * @note    This is an STM32-only functionality.</span></div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;<span class="comment"> * @param[in] adcp      pointer to the @p ADCDriver object</span></div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="comment"> * @notapi</span></div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00938"></a><span class="lineno"><a class="line" href="group___a_d_c.html#gad7c4466a470c012a735c6dc9a9c7e352">  938</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___a_d_c.html#gad7c4466a470c012a735c6dc9a9c7e352">adcSTM32DisableTS</a>(<a class="code" href="struct_a_d_c_driver.html">ADCDriver</a> *adcp) {</div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;</div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;  adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a55a49f5324e4a6d0c3bcb0255409f5fb">adcc</a>-&gt;CCR &amp;= ~ADC_CCR_TSEN;</div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;}</div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="comment"> * @brief   Enables the VBATEN bit.</span></div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="comment"> * @details The VBATEN bit is required in order to sample the VBAT channel.</span></div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="comment"> * @note    This is an STM32-only functionality.</span></div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="comment"> * @note    This function is meant to be called after @p adcStart().</span></div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="comment"> * @param[in] adcp      pointer to the @p ADCDriver object</span></div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="comment"> * @notapi</span></div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00953"></a><span class="lineno"><a class="line" href="group___a_d_c.html#ga2993f5161366eabe5ec8dcbec109561b">  953</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___a_d_c.html#ga2993f5161366eabe5ec8dcbec109561b">adcSTM32EnableVBAT</a>(<a class="code" href="struct_a_d_c_driver.html">ADCDriver</a> *adcp) {</div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;</div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;  adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a55a49f5324e4a6d0c3bcb0255409f5fb">adcc</a>-&gt;CCR |= ADC_CCR_VBATEN;</div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;}</div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="comment"> * @brief   Disables the VBATEN bit.</span></div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="comment"> * @details The VBATEN bit is required in order to sample the VBAT channel.</span></div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="comment"> * @note    This is an STM32-only functionality.</span></div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="comment"> * @note    This function is meant to be called after @p adcStart().</span></div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="comment"> * @param[in] adcp      pointer to the @p ADCDriver object</span></div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="comment"> * @notapi</span></div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00968"></a><span class="lineno"><a class="line" href="group___a_d_c.html#gaa9c1fde6492d5daed8ca97c7aba5670f">  968</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___a_d_c.html#gaa9c1fde6492d5daed8ca97c7aba5670f">adcSTM32DisableVBAT</a>(<a class="code" href="struct_a_d_c_driver.html">ADCDriver</a> *adcp) {</div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;</div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;  adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a55a49f5324e4a6d0c3bcb0255409f5fb">adcc</a>-&gt;CCR &amp;= ~ADC_CCR_VBATEN;</div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;}</div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;</div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* HAL_USE_ADC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;<span class="comment">/** @} */</span></div><div class="ttc" id="group___a_d_c_html_ga036a46bc7a280d847bab41361cd222e8"><div class="ttname"><a href="group___a_d_c.html#ga036a46bc7a280d847bab41361cd222e8">adc_lld_serve_interrupt</a></div><div class="ttdeci">static void adc_lld_serve_interrupt(ADCDriver *adcp, uint32_t isr)</div><div class="ttdoc">ADC ISR service routine. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8c_source.html#l00291">hal_adc_lld.c:291</a></div></div>
<div class="ttc" id="group___a_d_c_html_ga4dec2927b1d6caf366b9c926c064d1a7"><div class="ttname"><a href="group___a_d_c.html#ga4dec2927b1d6caf366b9c926c064d1a7">STM32_ADC_ADC4_DMA_PRIORITY</a></div><div class="ttdeci">#define STM32_ADC_ADC4_DMA_PRIORITY</div><div class="ttdoc">ADC4 DMA priority (0..3|lowest..highest). </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8h_source.html#l00254">hal_adc_lld.h:254</a></div></div>
<div class="ttc" id="group___a_d_c_html_gac7f619e304c79c17f19221d05138d405"><div class="ttname"><a href="group___a_d_c.html#gac7f619e304c79c17f19221d05138d405">adcObjectInit</a></div><div class="ttdeci">void adcObjectInit(ADCDriver *adcp)</div><div class="ttdoc">Initializes the standard part of a ADCDriver structure. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc_8c_source.html#l00068">hal_adc.c:68</a></div></div>
<div class="ttc" id="group___a_d_c_html_ga14c51041403a4667ded87af0b7dd5360"><div class="ttname"><a href="group___a_d_c.html#ga14c51041403a4667ded87af0b7dd5360">adc_lld_stop_adc</a></div><div class="ttdeci">static void adc_lld_stop_adc(ADCDriver *adcp)</div><div class="ttdoc">Stops an ongoing conversion, if any. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8c_source.html#l00246">hal_adc_lld.c:246</a></div></div>
<div class="ttc" id="group___s_t_m32___d_m_a_html_ga6452a152680448d642add5202980e45d"><div class="ttname"><a href="group___s_t_m32___d_m_a.html#ga6452a152680448d642add5202980e45d">STM32_DMA_CR_DMEIE</a></div><div class="ttdeci">#define STM32_DMA_CR_DMEIE</div><div class="ttdoc">Ignored by normal DMA. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8h_source.html#l00187">stm32_dma.h:187</a></div></div>
<div class="ttc" id="struct_a_d_c_conversion_group_html_a2b55423cca188827dbfffc11c54b67d7"><div class="ttname"><a href="struct_a_d_c_conversion_group.html#a2b55423cca188827dbfffc11c54b67d7">ADCConversionGroup::tr1</a></div><div class="ttdeci">uint32_t tr1</div><div class="ttdoc">ADC TR1 register initialization data. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8h_source.html#l00691">hal_adc_lld.h:691</a></div></div>
<div class="ttc" id="group___a_d_c_html_gga13ec955b8541fff412684213a5e24443a4a4a3b27b5ede6581a2e87eefea48776"><div class="ttname"><a href="group___a_d_c.html#gga13ec955b8541fff412684213a5e24443a4a4a3b27b5ede6581a2e87eefea48776">ADC_ERR_AWD1</a></div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8h_source.html#l00613">hal_adc_lld.h:613</a></div></div>
<div class="ttc" id="group___a_d_c_html_ga19080c8c395ae24df995fa57a2291465"><div class="ttname"><a href="group___a_d_c.html#ga19080c8c395ae24df995fa57a2291465">STM32_ADC_ADC1_DMA_IRQ_PRIORITY</a></div><div class="ttdeci">#define STM32_ADC_ADC1_DMA_IRQ_PRIORITY</div><div class="ttdoc">ADC1 DMA interrupt priority level setting. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8h_source.html#l00282">hal_adc_lld.h:282</a></div></div>
<div class="ttc" id="struct_a_d_c_driver_html_a81aadd9f5e649c9ce043ec6ed72dc5aa"><div class="ttname"><a href="struct_a_d_c_driver.html#a81aadd9f5e649c9ce043ec6ed72dc5aa">ADCDriver::grpp</a></div><div class="ttdeci">const ADCConversionGroup * grpp</div><div class="ttdoc">Current conversion group pointer or NULL. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8h_source.html#l00754">hal_adc_lld.h:754</a></div></div>
<div class="ttc" id="group___s_t_m32_f3xx___r_c_c_html_gae0e284373c6ab020e1a1967b159a05ba"><div class="ttname"><a href="group___s_t_m32_f3xx___r_c_c.html#gae0e284373c6ab020e1a1967b159a05ba">rccResetADC34</a></div><div class="ttdeci">#define rccResetADC34()</div><div class="ttdoc">Resets the ADC3/ADC4 peripheral. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__rcc_8h_source.html#l00238">stm32_rcc.h:238</a></div></div>
<div class="ttc" id="group___o_s_a_l_html_gaa2e747522ae34aeb4fffd35ce5aae88e"><div class="ttname"><a href="group___o_s_a_l.html#gaa2e747522ae34aeb4fffd35ce5aae88e">OSAL_IRQ_PROLOGUE</a></div><div class="ttdeci">#define OSAL_IRQ_PROLOGUE()</div><div class="ttdoc">IRQ prologue code. </div><div class="ttdef"><b>Definition:</b> <a href="osal_8h_source.html#l00315">osal.h:315</a></div></div>
<div class="ttc" id="struct_a_d_c_driver_html_ac5b6e4fc971652f9d9d51bff2b48c3dd"><div class="ttname"><a href="struct_a_d_c_driver.html#ac5b6e4fc971652f9d9d51bff2b48c3dd">ADCDriver::dmamode</a></div><div class="ttdeci">uint32_t dmamode</div><div class="ttdoc">DMA mode bit mask. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8h_source.html#l00792">hal_adc_lld.h:792</a></div></div>
<div class="ttc" id="hal_8h_html"><div class="ttname"><a href="hal_8h.html">hal.h</a></div><div class="ttdoc">HAL subsystem header. </div></div>
<div class="ttc" id="group___a_d_c_html_ga6a92063e8a7ae806202405b50e37c870"><div class="ttname"><a href="group___a_d_c.html#ga6a92063e8a7ae806202405b50e37c870">adcSTM32DisableVREF</a></div><div class="ttdeci">void adcSTM32DisableVREF(ADCDriver *adcp)</div><div class="ttdoc">Disables the VREFEN bit. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8c_source.html#l00908">hal_adc_lld.c:908</a></div></div>
<div class="ttc" id="group___a_d_c_html_ga0ec0a18ac08dcfe4400456ab52b27ca9"><div class="ttname"><a href="group___a_d_c.html#ga0ec0a18ac08dcfe4400456ab52b27ca9">ADCD3</a></div><div class="ttdeci">ADCDriver ADCD3</div><div class="ttdoc">ADC3 driver identifier. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8c_source.html#l00086">hal_adc_lld.c:86</a></div></div>
<div class="ttc" id="group___a_d_c_html_ga9114c26236516afddb6add35ee3251f3"><div class="ttname"><a href="group___a_d_c.html#ga9114c26236516afddb6add35ee3251f3">adc_lld_start</a></div><div class="ttdeci">void adc_lld_start(ADCDriver *adcp)</div><div class="ttdoc">Configures and activates the ADC peripheral. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8c_source.html#l00581">hal_adc_lld.c:581</a></div></div>
<div class="ttc" id="group___s_t_m32___d_m_a_html_ga0c328a560450555e91ccab4e90ce23d0"><div class="ttname"><a href="group___s_t_m32___d_m_a.html#ga0c328a560450555e91ccab4e90ce23d0">dmaStreamSetMode</a></div><div class="ttdeci">#define dmaStreamSetMode(dmastp, mode)</div><div class="ttdoc">Programs the stream mode settings. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8h_source.html#l00335">stm32_dma.h:335</a></div></div>
<div class="ttc" id="group___a_d_c_html_gad19de93466026d8b03a895cae792bce9"><div class="ttname"><a href="group___a_d_c.html#gad19de93466026d8b03a895cae792bce9">STM32_ADC_ADC1_DMA_PRIORITY</a></div><div class="ttdeci">#define STM32_ADC_ADC1_DMA_PRIORITY</div><div class="ttdoc">ADC1 DMA priority (0..3|lowest..highest). </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8h_source.html#l00233">hal_adc_lld.h:233</a></div></div>
<div class="ttc" id="group___a_d_c_html_gga13ec955b8541fff412684213a5e24443ac480567f3be966a842d595f6d77bf0e4"><div class="ttname"><a href="group___a_d_c.html#gga13ec955b8541fff412684213a5e24443ac480567f3be966a842d595f6d77bf0e4">ADC_ERR_AWD3</a></div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8h_source.html#l00615">hal_adc_lld.h:615</a></div></div>
<div class="ttc" id="group___a_d_c_html_ga6d5f6197c12d2a74a041b54d6e1b80a2"><div class="ttname"><a href="group___a_d_c.html#ga6d5f6197c12d2a74a041b54d6e1b80a2">STM32_ADC_ADC2_DMA_IRQ_PRIORITY</a></div><div class="ttdeci">#define STM32_ADC_ADC2_DMA_IRQ_PRIORITY</div><div class="ttdoc">ADC2 DMA interrupt priority level setting. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8h_source.html#l00289">hal_adc_lld.h:289</a></div></div>
<div class="ttc" id="group___a_d_c_html_ga59e1336f02eed2aeeb0e90ad2d6ca10d"><div class="ttname"><a href="group___a_d_c.html#ga59e1336f02eed2aeeb0e90ad2d6ca10d">OSAL_IRQ_HANDLER</a></div><div class="ttdeci">OSAL_IRQ_HANDLER(STM32_ADC1_HANDLER)</div><div class="ttdoc">ADC1/ADC2 interrupt handler. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8c_source.html#l00329">hal_adc_lld.c:329</a></div></div>
<div class="ttc" id="group___s_t_m32___d_m_a_html_ga38612b9b7bc723229284468b9c1ae479"><div class="ttname"><a href="group___s_t_m32___d_m_a.html#ga38612b9b7bc723229284468b9c1ae479">dmaStreamEnable</a></div><div class="ttdeci">#define dmaStreamEnable(dmastp)</div><div class="ttdoc">DMA stream enable. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8h_source.html#l00358">stm32_dma.h:358</a></div></div>
<div class="ttc" id="group___s_t_m32_f3xx___r_c_c_html_ga42368f8b8a63c23049f132c9216285d7"><div class="ttname"><a href="group___s_t_m32_f3xx___r_c_c.html#ga42368f8b8a63c23049f132c9216285d7">rccDisableADC34</a></div><div class="ttdeci">#define rccDisableADC34()</div><div class="ttdoc">Disables the ADC3/ADC4 peripheral clock. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__rcc_8h_source.html#l00227">stm32_rcc.h:227</a></div></div>
<div class="ttc" id="group___a_d_c_html_gga13ec955b8541fff412684213a5e24443a317c44ec31ecbffb59de886b072ff809"><div class="ttname"><a href="group___a_d_c.html#gga13ec955b8541fff412684213a5e24443a317c44ec31ecbffb59de886b072ff809">ADC_ERR_AWD2</a></div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8h_source.html#l00614">hal_adc_lld.h:614</a></div></div>
<div class="ttc" id="group___a_d_c_html_ga5416fb952ff7f394f60d8caee1a90f8a"><div class="ttname"><a href="group___a_d_c.html#ga5416fb952ff7f394f60d8caee1a90f8a">STM32_ADC_ADC4_DMA_IRQ_PRIORITY</a></div><div class="ttdeci">#define STM32_ADC_ADC4_DMA_IRQ_PRIORITY</div><div class="ttdoc">ADC4 DMA interrupt priority level setting. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8h_source.html#l00303">hal_adc_lld.h:303</a></div></div>
<div class="ttc" id="struct_a_d_c_conversion_group_html_a7c578c0da5d5c5d7092e477aca13dd5f"><div class="ttname"><a href="struct_a_d_c_conversion_group.html#a7c578c0da5d5c5d7092e477aca13dd5f">ADCConversionGroup::ssqr</a></div><div class="ttdeci">uint32_t ssqr[4]</div><div class="ttdoc">Slave ADC SQRx register initialization data. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8h_source.html#l00717">hal_adc_lld.h:717</a></div></div>
<div class="ttc" id="group___a_d_c_html_ga2993f5161366eabe5ec8dcbec109561b"><div class="ttname"><a href="group___a_d_c.html#ga2993f5161366eabe5ec8dcbec109561b">adcSTM32EnableVBAT</a></div><div class="ttdeci">void adcSTM32EnableVBAT(ADCDriver *adcp)</div><div class="ttdoc">Enables the VBATEN bit. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8c_source.html#l00953">hal_adc_lld.c:953</a></div></div>
<div class="ttc" id="struct_a_d_c_conversion_group_html"><div class="ttname"><a href="struct_a_d_c_conversion_group.html">ADCConversionGroup</a></div><div class="ttdoc">Conversion group configuration structure. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8h_source.html#l00650">hal_adc_lld.h:650</a></div></div>
<div class="ttc" id="struct_a_d_c_driver_html_a73340bdbe978dee512aa5240c36346aa"><div class="ttname"><a href="struct_a_d_c_driver.html#a73340bdbe978dee512aa5240c36346aa">ADCDriver::adcs</a></div><div class="ttdeci">ADC_TypeDef * adcs</div><div class="ttdoc">Pointer to the slave ADCx registers block. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8h_source.html#l00779">hal_adc_lld.h:779</a></div></div>
<div class="ttc" id="group___a_d_c_html_ga97d7b1b78ef8976a6e271cee4be211e2"><div class="ttname"><a href="group___a_d_c.html#ga97d7b1b78ef8976a6e271cee4be211e2">adcSTM32EnableTS</a></div><div class="ttdeci">void adcSTM32EnableTS(ADCDriver *adcp)</div><div class="ttdoc">Enables the TSEN bit. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8c_source.html#l00923">hal_adc_lld.c:923</a></div></div>
<div class="ttc" id="group___o_s_a_l_html_gaeedcc6d9e83881dad97463316d760cc2"><div class="ttname"><a href="group___o_s_a_l.html#gaeedcc6d9e83881dad97463316d760cc2">osalSysPolledDelayX</a></div><div class="ttdeci">void osalSysPolledDelayX(rtcnt_t cycles)</div><div class="ttdoc">Polled delay. </div><div class="ttdef"><b>Definition:</b> <a href="osal_8c_source.html#l00094">osal.c:94</a></div></div>
<div class="ttc" id="group___s_t_m32___d_m_a_html_ga6427d36d4aba6469fd46e53bf972211e"><div class="ttname"><a href="group___s_t_m32___d_m_a.html#ga6427d36d4aba6469fd46e53bf972211e">dmaStreamRelease</a></div><div class="ttdeci">void dmaStreamRelease(const stm32_dma_stream_t *dmastp)</div><div class="ttdoc">Releases a DMA stream. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8c_source.html#l00536">stm32_dma.c:536</a></div></div>
<div class="ttc" id="group___a_d_c_html_ga3d7c4ffd3dd1d89429cf253a7c1177c9"><div class="ttname"><a href="group___a_d_c.html#ga3d7c4ffd3dd1d89429cf253a7c1177c9">ADCD4</a></div><div class="ttdeci">ADCDriver ADCD4</div><div class="ttdoc">ADC4 driver identifier. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8c_source.html#l00091">hal_adc_lld.c:91</a></div></div>
<div class="ttc" id="struct_a_d_c_conversion_group_html_aace5ced220124134d5f9a07afad73d7e"><div class="ttname"><a href="struct_a_d_c_conversion_group.html#aace5ced220124134d5f9a07afad73d7e">ADCConversionGroup::num_channels</a></div><div class="ttdeci">adc_channels_num_t num_channels</div><div class="ttdoc">Number of the analog channels belonging to the conversion group. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8h_source.html#l00658">hal_adc_lld.h:658</a></div></div>
<div class="ttc" id="group___a_d_c_html_ga0b37c60fb995e1499b3edd84f3b08d5a"><div class="ttname"><a href="group___a_d_c.html#ga0b37c60fb995e1499b3edd84f3b08d5a">STM32_ADC_ADC3_IRQ_PRIORITY</a></div><div class="ttdeci">#define STM32_ADC_ADC3_IRQ_PRIORITY</div><div class="ttdoc">ADC3 interrupt priority level setting. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8h_source.html#l00268">hal_adc_lld.h:268</a></div></div>
<div class="ttc" id="group___a_d_c_html_ga7d003de8b1320b2cc52cec17ceeb9d89"><div class="ttname"><a href="group___a_d_c.html#ga7d003de8b1320b2cc52cec17ceeb9d89">adc_lld_vreg_off</a></div><div class="ttdeci">static void adc_lld_vreg_off(ADCDriver *adcp)</div><div class="ttdoc">Disables the ADC voltage regulator. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8c_source.html#l00139">hal_adc_lld.c:139</a></div></div>
<div class="ttc" id="group___a_d_c_html_gad53d21da794b6149ea7825a9634acf02"><div class="ttname"><a href="group___a_d_c.html#gad53d21da794b6149ea7825a9634acf02">STM32_ADC_DUAL_MODE</a></div><div class="ttdeci">#define STM32_ADC_DUAL_MODE</div><div class="ttdoc">Enables the ADC master/slave mode. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8h_source.html#l00182">hal_adc_lld.h:182</a></div></div>
<div class="ttc" id="group___a_d_c_html_gga13ec955b8541fff412684213a5e24443a8ad340e1778ebae5153d0de8f3fdb301"><div class="ttname"><a href="group___a_d_c.html#gga13ec955b8541fff412684213a5e24443a8ad340e1778ebae5153d0de8f3fdb301">ADC_ERR_OVERFLOW</a></div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8h_source.html#l00612">hal_adc_lld.h:612</a></div></div>
<div class="ttc" id="group___a_d_c_html_ga53d8359df2d5d1c5bef4e4684a63c127"><div class="ttname"><a href="group___a_d_c.html#ga53d8359df2d5d1c5bef4e4684a63c127">ADCD2</a></div><div class="ttdeci">ADCDriver ADCD2</div><div class="ttdoc">ADC2 driver identifier. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8c_source.html#l00081">hal_adc_lld.c:81</a></div></div>
<div class="ttc" id="group___s_t_m32___d_m_a_html_gacdb854e2d6d37b0075af10000f6ea91b"><div class="ttname"><a href="group___s_t_m32___d_m_a.html#gacdb854e2d6d37b0075af10000f6ea91b">dmaStreamSetPeripheral</a></div><div class="ttdeci">#define dmaStreamSetPeripheral(dmastp, addr)</div><div class="ttdoc">Associates a peripheral data register to a DMA stream. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8h_source.html#l00276">stm32_dma.h:276</a></div></div>
<div class="ttc" id="group___h_a_l_html_ga918128f20df10ac68bd73605007bccf1"><div class="ttname"><a href="group___h_a_l.html#ga918128f20df10ac68bd73605007bccf1">STM32_HCLK</a></div><div class="ttdeci">#define STM32_HCLK</div><div class="ttdoc">AHB frequency. </div><div class="ttdef"><b>Definition:</b> <a href="hal__lld_8h_source.html#l00803">hal_lld.h:803</a></div></div>
<div class="ttc" id="group___a_d_c_html_gaba49d4d898766a690874ccc9e072e4e4"><div class="ttname"><a href="group___a_d_c.html#gaba49d4d898766a690874ccc9e072e4e4">STM32_ADC_ADC3_DMA_PRIORITY</a></div><div class="ttdeci">#define STM32_ADC_ADC3_DMA_PRIORITY</div><div class="ttdoc">ADC3 DMA priority (0..3|lowest..highest). </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8h_source.html#l00247">hal_adc_lld.h:247</a></div></div>
<div class="ttc" id="group___a_d_c_html_gaadf64ada1ea984d28f61a3c0687357a7"><div class="ttname"><a href="group___a_d_c.html#gaadf64ada1ea984d28f61a3c0687357a7">adc_lld_serve_dma_interrupt</a></div><div class="ttdeci">static void adc_lld_serve_dma_interrupt(ADCDriver *adcp, uint32_t flags)</div><div class="ttdoc">ADC DMA ISR service routine. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8c_source.html#l00261">hal_adc_lld.c:261</a></div></div>
<div class="ttc" id="group___a_d_c_html_ga16ce41e3fdca5b04f046f1e9099f3e92"><div class="ttname"><a href="group___a_d_c.html#ga16ce41e3fdca5b04f046f1e9099f3e92">adc_lld_stop_conversion</a></div><div class="ttdeci">void adc_lld_stop_conversion(ADCDriver *adcp)</div><div class="ttdoc">Stops an ongoing conversion. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8c_source.html#l00877">hal_adc_lld.c:877</a></div></div>
<div class="ttc" id="struct_a_d_c_driver_html"><div class="ttname"><a href="struct_a_d_c_driver.html">ADCDriver</a></div><div class="ttdoc">Structure representing an ADC driver. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8h_source.html#l00734">hal_adc_lld.h:734</a></div></div>
<div class="ttc" id="group___a_d_c_html_gad7c4466a470c012a735c6dc9a9c7e352"><div class="ttname"><a href="group___a_d_c.html#gad7c4466a470c012a735c6dc9a9c7e352">adcSTM32DisableTS</a></div><div class="ttdeci">void adcSTM32DisableTS(ADCDriver *adcp)</div><div class="ttdoc">Disables the TSEN bit. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8c_source.html#l00938">hal_adc_lld.c:938</a></div></div>
<div class="ttc" id="struct_a_d_c_conversion_group_html_aa3e4f4edf987df28887a396677c7435b"><div class="ttname"><a href="struct_a_d_c_conversion_group.html#aa3e4f4edf987df28887a396677c7435b">ADCConversionGroup::ccr</a></div><div class="ttdeci">uint32_t ccr</div><div class="ttdoc">ADC CCR register initialization data. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8h_source.html#l00697">hal_adc_lld.h:697</a></div></div>
<div class="ttc" id="struct_a_d_c_conversion_group_html_af0b0f878ed0a0769df8ca74beb5094c5"><div class="ttname"><a href="struct_a_d_c_conversion_group.html#af0b0f878ed0a0769df8ca74beb5094c5">ADCConversionGroup::cfgr2</a></div><div class="ttdeci">uint32_t cfgr2</div><div class="ttdoc">ADC CFGR2 register initialization data. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8h_source.html#l00686">hal_adc_lld.h:686</a></div></div>
<div class="ttc" id="group___s_t_m32___d_m_a_html_ga59f4501b9ff663ae21951824eb75b2b9"><div class="ttname"><a href="group___s_t_m32___d_m_a.html#ga59f4501b9ff663ae21951824eb75b2b9">STM32_DMA_STREAM</a></div><div class="ttdeci">#define STM32_DMA_STREAM(id)</div><div class="ttdoc">Returns a pointer to a stm32_dma_stream_t structure. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8h_source.html#l00123">stm32_dma.h:123</a></div></div>
<div class="ttc" id="group___a_d_c_html_gga4cc65f146a01d46dccf54d6f67a1ce30a3ce5b3b06ffd24b358cf65efdee69f30"><div class="ttname"><a href="group___a_d_c.html#gga4cc65f146a01d46dccf54d6f67a1ce30a3ce5b3b06ffd24b358cf65efdee69f30">ADC_STOP</a></div><div class="ttdef"><b>Definition:</b> <a href="hal__adc_8h_source.html#l00072">hal_adc.h:72</a></div></div>
<div class="ttc" id="group___s_t_m32_f3xx___r_c_c_html_ga9f6a9f31f8ffb0d9ce98e51c8596d2d5"><div class="ttname"><a href="group___s_t_m32_f3xx___r_c_c.html#ga9f6a9f31f8ffb0d9ce98e51c8596d2d5">rccEnableADC12</a></div><div class="ttdeci">#define rccEnableADC12(lp)</div><div class="ttdoc">Enables the ADC1/ADC2 peripheral clock. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__rcc_8h_source.html#l00181">stm32_rcc.h:181</a></div></div>
<div class="ttc" id="group___s_t_m32___d_m_a_html_ga2779cd46d0f5e9d7a6e549391e05cdd0"><div class="ttname"><a href="group___s_t_m32___d_m_a.html#ga2779cd46d0f5e9d7a6e549391e05cdd0">dmaStreamAllocate</a></div><div class="ttdeci">bool dmaStreamAllocate(const stm32_dma_stream_t *dmastp, uint32_t priority, stm32_dmaisr_t func, void *param)</div><div class="ttdoc">Allocates a DMA stream. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8c_source.html#l00479">stm32_dma.c:479</a></div></div>
<div class="ttc" id="struct_a_d_c_conversion_group_html_aa73eb9b71f826dbf9a4a8d9f66e01ec0"><div class="ttname"><a href="struct_a_d_c_conversion_group.html#aa73eb9b71f826dbf9a4a8d9f66e01ec0">ADCConversionGroup::circular</a></div><div class="ttdeci">bool circular</div><div class="ttdoc">Enables the circular buffer mode for the group. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8h_source.html#l00654">hal_adc_lld.h:654</a></div></div>
<div class="ttc" id="group___a_d_c_html_ga9a3b7926a68a03e1b00564e5b36f2626"><div class="ttname"><a href="group___a_d_c.html#ga9a3b7926a68a03e1b00564e5b36f2626">STM32_ADC_ADC34_CLOCK_MODE</a></div><div class="ttdeci">#define STM32_ADC_ADC34_CLOCK_MODE</div><div class="ttdoc">ADC3/ADC4 clock source and mode. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8h_source.html#l00318">hal_adc_lld.h:318</a></div></div>
<div class="ttc" id="struct_a_d_c_driver_html_a4e1ca355fe7a3acce913c445201ec512"><div class="ttname"><a href="struct_a_d_c_driver.html#a4e1ca355fe7a3acce913c445201ec512">ADCDriver::state</a></div><div class="ttdeci">adcstate_t state</div><div class="ttdoc">Driver state. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8h_source.html#l00738">hal_adc_lld.h:738</a></div></div>
<div class="ttc" id="group___a_d_c_html_gaa175efaa60d8a83f9f80359ef8ff3268"><div class="ttname"><a href="group___a_d_c.html#gaa175efaa60d8a83f9f80359ef8ff3268">adcSTM32EnableVREF</a></div><div class="ttdeci">void adcSTM32EnableVREF(ADCDriver *adcp)</div><div class="ttdoc">Enables the VREFEN bit. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8c_source.html#l00893">hal_adc_lld.c:893</a></div></div>
<div class="ttc" id="group___s_t_m32_f3xx___r_c_c_html_ga0f63316dc987644cbe1b4d1a406324ff"><div class="ttname"><a href="group___s_t_m32_f3xx___r_c_c.html#ga0f63316dc987644cbe1b4d1a406324ff">rccResetADC12</a></div><div class="ttdeci">#define rccResetADC12()</div><div class="ttdoc">Resets the ADC1/ADC2 peripheral. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__rcc_8h_source.html#l00203">stm32_rcc.h:203</a></div></div>
<div class="ttc" id="group___a_d_c_html_ga45424a47f5a33df11692d9763b72aa48"><div class="ttname"><a href="group___a_d_c.html#ga45424a47f5a33df11692d9763b72aa48">STM32_ADC_ADC3_DMA_IRQ_PRIORITY</a></div><div class="ttdeci">#define STM32_ADC_ADC3_DMA_IRQ_PRIORITY</div><div class="ttdoc">ADC3 DMA interrupt priority level setting. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8h_source.html#l00296">hal_adc_lld.h:296</a></div></div>
<div class="ttc" id="group___s_t_m32___d_m_a_html_gaa6862a2cc69df434d4e20861b0712696"><div class="ttname"><a href="group___s_t_m32___d_m_a.html#gaa6862a2cc69df434d4e20861b0712696">dmaStreamSetMemory0</a></div><div class="ttdeci">#define dmaStreamSetMemory0(dmastp, addr)</div><div class="ttdoc">Associates a memory destination to a DMA stream. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8h_source.html#l00291">stm32_dma.h:291</a></div></div>
<div class="ttc" id="struct_a_d_c_conversion_group_html_ae4fd930a36859fec10e096d71f6e6efa"><div class="ttname"><a href="struct_a_d_c_conversion_group.html#ae4fd930a36859fec10e096d71f6e6efa">ADCConversionGroup::smpr</a></div><div class="ttdeci">uint32_t smpr[2]</div><div class="ttdoc">ADC SMPRx registers initialization data. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8h_source.html#l00702">hal_adc_lld.h:702</a></div></div>
<div class="ttc" id="group___a_d_c_html_gga4cc65f146a01d46dccf54d6f67a1ce30a7f2a1a2c5aece4f36847bf5cea31cd14"><div class="ttname"><a href="group___a_d_c.html#gga4cc65f146a01d46dccf54d6f67a1ce30a7f2a1a2c5aece4f36847bf5cea31cd14">ADC_READY</a></div><div class="ttdef"><b>Definition:</b> <a href="hal__adc_8h_source.html#l00073">hal_adc.h:73</a></div></div>
<div class="ttc" id="group___a_d_c_html_gadcdd811ec998f37bfbc2914abaa2631f"><div class="ttname"><a href="group___a_d_c.html#gadcdd811ec998f37bfbc2914abaa2631f">adc_lld_analog_on</a></div><div class="ttdeci">static void adc_lld_analog_on(ADCDriver *adcp)</div><div class="ttdoc">Enables the ADC analog circuit. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8c_source.html#l00165">hal_adc_lld.c:165</a></div></div>
<div class="ttc" id="struct_a_d_c_conversion_group_html_a65bb2e3a0ccd7e9a91e78b9df56512f6"><div class="ttname"><a href="struct_a_d_c_conversion_group.html#a65bb2e3a0ccd7e9a91e78b9df56512f6">ADCConversionGroup::cfgr</a></div><div class="ttdeci">uint32_t cfgr</div><div class="ttdoc">ADC CFGR register initialization data. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8h_source.html#l00676">hal_adc_lld.h:676</a></div></div>
<div class="ttc" id="group___s_t_m32___d_m_a_html_ga40c8c690b645654163ea9c3ec935fd9f"><div class="ttname"><a href="group___s_t_m32___d_m_a.html#ga40c8c690b645654163ea9c3ec935fd9f">stm32_dmaisr_t</a></div><div class="ttdeci">void(* stm32_dmaisr_t)(void *p, uint32_t flags)</div><div class="ttdoc">STM32 DMA ISR function type. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8h_source.html#l00247">stm32_dma.h:247</a></div></div>
<div class="ttc" id="group___a_d_c_html_gaa9c1fde6492d5daed8ca97c7aba5670f"><div class="ttname"><a href="group___a_d_c.html#gaa9c1fde6492d5daed8ca97c7aba5670f">adcSTM32DisableVBAT</a></div><div class="ttdeci">void adcSTM32DisableVBAT(ADCDriver *adcp)</div><div class="ttdoc">Disables the VBATEN bit. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8c_source.html#l00968">hal_adc_lld.c:968</a></div></div>
<div class="ttc" id="group___a_d_c_html_ga65cadd46c1d4b5739f1ef3a623faf196"><div class="ttname"><a href="group___a_d_c.html#ga65cadd46c1d4b5739f1ef3a623faf196">STM32_ADC_ADC2_DMA_PRIORITY</a></div><div class="ttdeci">#define STM32_ADC_ADC2_DMA_PRIORITY</div><div class="ttdoc">ADC2 DMA priority (0..3|lowest..highest). </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8h_source.html#l00240">hal_adc_lld.h:240</a></div></div>
<div class="ttc" id="group___s_t_m32___d_m_a_html_ga9c635c5c2baaf634036e4a0d71f92a53"><div class="ttname"><a href="group___s_t_m32___d_m_a.html#ga9c635c5c2baaf634036e4a0d71f92a53">dmaStreamDisable</a></div><div class="ttdeci">#define dmaStreamDisable(dmastp)</div><div class="ttdoc">DMA stream disable. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8h_source.html#l00376">stm32_dma.h:376</a></div></div>
<div class="ttc" id="group___a_d_c_html_ga5f4152006602b187c745bb32f915d679"><div class="ttname"><a href="group___a_d_c.html#ga5f4152006602b187c745bb32f915d679">adc_lld_stop</a></div><div class="ttdeci">void adc_lld_stop(ADCDriver *adcp)</div><div class="ttdoc">Deactivates the ADC peripheral. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8c_source.html#l00697">hal_adc_lld.c:697</a></div></div>
<div class="ttc" id="group___s_t_m32_f3xx___r_c_c_html_ga8d34e2283879343ffadf84b098a665fa"><div class="ttname"><a href="group___s_t_m32_f3xx___r_c_c.html#ga8d34e2283879343ffadf84b098a665fa">rccDisableADC12</a></div><div class="ttdeci">#define rccDisableADC12()</div><div class="ttdoc">Disables the ADC1/ADC2 peripheral clock. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__rcc_8h_source.html#l00192">stm32_rcc.h:192</a></div></div>
<div class="ttc" id="group___a_d_c_html_ga320555dd214368bb52e0900588c7fe18"><div class="ttname"><a href="group___a_d_c.html#ga320555dd214368bb52e0900588c7fe18">STM32_ADC_ADC123_CLOCK_MODE</a></div><div class="ttdeci">#define STM32_ADC_ADC123_CLOCK_MODE</div><div class="ttdoc">ADC1/ADC2/ADC3 clock source and mode. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8h_source.html#l00327">hal_adc_lld.h:327</a></div></div>
<div class="ttc" id="group___a_d_c_html_ga17ebe1e2b28ce85f91f706d124c3f0f0"><div class="ttname"><a href="group___a_d_c.html#ga17ebe1e2b28ce85f91f706d124c3f0f0">_adc_isr_full_code</a></div><div class="ttdeci">#define _adc_isr_full_code(adcp)</div><div class="ttdoc">Common ISR code, full buffer event. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc_8h_source.html#l00175">hal_adc.h:175</a></div></div>
<div class="ttc" id="group___a_d_c_html_gae43230823db46b374ffa8c8ad4364120"><div class="ttname"><a href="group___a_d_c.html#gae43230823db46b374ffa8c8ad4364120">ADC_SQR1_NUM_CH</a></div><div class="ttdeci">#define ADC_SQR1_NUM_CH(n)</div><div class="ttdoc">Number of channels in a conversion sequence. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8h_source.html#l00813">hal_adc_lld.h:813</a></div></div>
<div class="ttc" id="group___s_t_m32_f3xx___r_c_c_html_ga62701f73cb0c7dbd981cd4df322f78f7"><div class="ttname"><a href="group___s_t_m32_f3xx___r_c_c.html#ga62701f73cb0c7dbd981cd4df322f78f7">rccEnableADC34</a></div><div class="ttdeci">#define rccEnableADC34(lp)</div><div class="ttdoc">Enables the ADC3/ADC4 peripheral clock. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__rcc_8h_source.html#l00216">stm32_rcc.h:216</a></div></div>
<div class="ttc" id="group___a_d_c_html_gafc76205eb4ee605e94eec9edee44830b"><div class="ttname"><a href="group___a_d_c.html#gafc76205eb4ee605e94eec9edee44830b">ADCD1</a></div><div class="ttdeci">ADCDriver ADCD1</div><div class="ttdoc">ADC1 driver identifier. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8c_source.html#l00076">hal_adc_lld.c:76</a></div></div>
<div class="ttc" id="group___a_d_c_html_ga0e92e6aa85ba26daa23e70f369dbf0bd"><div class="ttname"><a href="group___a_d_c.html#ga0e92e6aa85ba26daa23e70f369dbf0bd">adc_lld_calibrate</a></div><div class="ttdeci">static void adc_lld_calibrate(ADCDriver *adcp)</div><div class="ttdoc">Calibrates and ADC unit. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8c_source.html#l00212">hal_adc_lld.c:212</a></div></div>
<div class="ttc" id="group___s_t_m32___d_m_a_html_gaa82284b4479d26ae6fa4351227dcc9c7"><div class="ttname"><a href="group___s_t_m32___d_m_a.html#gaa82284b4479d26ae6fa4351227dcc9c7">dmaStreamGetTransactionSize</a></div><div class="ttdeci">#define dmaStreamGetTransactionSize(dmastp)</div><div class="ttdoc">Returns the number of transfers to be performed. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8h_source.html#l00321">stm32_dma.h:321</a></div></div>
<div class="ttc" id="group___o_s_a_l_html_gaf70587090fd563e3c69a296d0742f0e6"><div class="ttname"><a href="group___o_s_a_l.html#gaf70587090fd563e3c69a296d0742f0e6">OSAL_IRQ_EPILOGUE</a></div><div class="ttdeci">#define OSAL_IRQ_EPILOGUE()</div><div class="ttdoc">IRQ epilogue code. </div><div class="ttdef"><b>Definition:</b> <a href="osal_8h_source.html#l00321">osal.h:321</a></div></div>
<div class="ttc" id="group___a_d_c_html_ga32c7af33e57666675410fa3f7283f8f9"><div class="ttname"><a href="group___a_d_c.html#ga32c7af33e57666675410fa3f7283f8f9">adc_lld_analog_off</a></div><div class="ttdeci">static void adc_lld_analog_off(ADCDriver *adcp)</div><div class="ttdoc">Disables the ADC analog circuit. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8c_source.html#l00195">hal_adc_lld.c:195</a></div></div>
<div class="ttc" id="group___a_d_c_html_ga3b1a649f2ffb18b7fe4b898dd2184534"><div class="ttname"><a href="group___a_d_c.html#ga3b1a649f2ffb18b7fe4b898dd2184534">_adc_isr_half_code</a></div><div class="ttdeci">#define _adc_isr_half_code(adcp)</div><div class="ttdoc">Common ISR code, half buffer event. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc_8h_source.html#l00155">hal_adc.h:155</a></div></div>
<div class="ttc" id="struct_a_d_c_driver_html_a757e1f1c70a69e1364e61b6aeec6804c"><div class="ttname"><a href="struct_a_d_c_driver.html#a757e1f1c70a69e1364e61b6aeec6804c">ADCDriver::dmastp</a></div><div class="ttdeci">const stm32_dma_stream_t * dmastp</div><div class="ttdoc">Pointer to associated DMA channel. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8h_source.html#l00788">hal_adc_lld.h:788</a></div></div>
<div class="ttc" id="group___a_d_c_html_ga2bfcc655059180451273682ca7e0068c"><div class="ttname"><a href="group___a_d_c.html#ga2bfcc655059180451273682ca7e0068c">adc_lld_init</a></div><div class="ttdeci">void adc_lld_init(void)</div><div class="ttdoc">Low level ADC driver initialization. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8c_source.html#l00442">hal_adc_lld.c:442</a></div></div>
<div class="ttc" id="group___o_s_a_l_html_gad2c73ec79f38fe705784c3b51426fef7"><div class="ttname"><a href="group___o_s_a_l.html#gad2c73ec79f38fe705784c3b51426fef7">osalDbgAssert</a></div><div class="ttdeci">#define osalDbgAssert(c, remark)</div><div class="ttdoc">Condition assertion. </div><div class="ttdef"><b>Definition:</b> <a href="osal_8h_source.html#l00258">osal.h:258</a></div></div>
<div class="ttc" id="struct_a_d_c_driver_html_a55a49f5324e4a6d0c3bcb0255409f5fb"><div class="ttname"><a href="struct_a_d_c_driver.html#a55a49f5324e4a6d0c3bcb0255409f5fb">ADCDriver::adcc</a></div><div class="ttdeci">ADC_Common_TypeDef * adcc</div><div class="ttdoc">Pointer to the common ADCx_y registers block. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8h_source.html#l00784">hal_adc_lld.h:784</a></div></div>
<div class="ttc" id="group___a_d_c_html_gga13ec955b8541fff412684213a5e24443a727e3dacbd48bd0d098a35b7e1a1faa6"><div class="ttname"><a href="group___a_d_c.html#gga13ec955b8541fff412684213a5e24443a727e3dacbd48bd0d098a35b7e1a1faa6">ADC_ERR_DMAFAILURE</a></div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8h_source.html#l00611">hal_adc_lld.h:611</a></div></div>
<div class="ttc" id="struct_a_d_c_driver_html_a2235a9a25f9ec5616e22589bdef96583"><div class="ttname"><a href="struct_a_d_c_driver.html#a2235a9a25f9ec5616e22589bdef96583">ADCDriver::depth</a></div><div class="ttdeci">size_t depth</div><div class="ttdoc">Current samples buffer depth or 0. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8h_source.html#l00750">hal_adc_lld.h:750</a></div></div>
<div class="ttc" id="struct_a_d_c_config_html"><div class="ttname"><a href="struct_a_d_c_config.html">ADCConfig</a></div><div class="ttdoc">Driver configuration structure. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8h_source.html#l00724">hal_adc_lld.h:724</a></div></div>
<div class="ttc" id="group___a_d_c_html_ga7c87979019fa5a3d9508e6f0f98af66c"><div class="ttname"><a href="group___a_d_c.html#ga7c87979019fa5a3d9508e6f0f98af66c">adc_lld_vreg_on</a></div><div class="ttdeci">static void adc_lld_vreg_on(ADCDriver *adcp)</div><div class="ttdoc">Enables the ADC voltage regulator. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8c_source.html#l00113">hal_adc_lld.c:113</a></div></div>
<div class="ttc" id="struct_a_d_c_driver_html_a00fc709650e1daa75203c0e7efc7760a"><div class="ttname"><a href="struct_a_d_c_driver.html#a00fc709650e1daa75203c0e7efc7760a">ADCDriver::adcm</a></div><div class="ttdeci">ADC_TypeDef * adcm</div><div class="ttdoc">Pointer to the master ADCx registers block. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8h_source.html#l00774">hal_adc_lld.h:774</a></div></div>
<div class="ttc" id="group___s_t_m32___d_m_a_html_ga2ad60a96fb0f48bd276cb15af058656e"><div class="ttname"><a href="group___s_t_m32___d_m_a.html#ga2ad60a96fb0f48bd276cb15af058656e">dmaStreamSetTransactionSize</a></div><div class="ttdeci">#define dmaStreamSetTransactionSize(dmastp, size)</div><div class="ttdoc">Sets the number of transfers to be performed. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8h_source.html#l00306">stm32_dma.h:306</a></div></div>
<div class="ttc" id="struct_a_d_c_driver_html_a80ae7b801b9645776e22e7dd40e8352f"><div class="ttname"><a href="struct_a_d_c_driver.html#a80ae7b801b9645776e22e7dd40e8352f">ADCDriver::samples</a></div><div class="ttdeci">adcsample_t * samples</div><div class="ttdoc">Current samples buffer pointer or NULL. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8h_source.html#l00746">hal_adc_lld.h:746</a></div></div>
<div class="ttc" id="struct_a_d_c_conversion_group_html_a12ef49085f300fc7aadd823a964d7fd0"><div class="ttname"><a href="struct_a_d_c_conversion_group.html#a12ef49085f300fc7aadd823a964d7fd0">ADCConversionGroup::sqr</a></div><div class="ttdeci">uint32_t sqr[4]</div><div class="ttdoc">ADC SQRx register initialization data. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8h_source.html#l00706">hal_adc_lld.h:706</a></div></div>
<div class="ttc" id="group___o_s_a_l_html_ga9470cbe411e2e902c421d907836baed1"><div class="ttname"><a href="group___o_s_a_l.html#ga9470cbe411e2e902c421d907836baed1">OSAL_US2RTC</a></div><div class="ttdeci">#define OSAL_US2RTC(freq, usec)</div><div class="ttdoc">Microseconds to realtime counter. </div><div class="ttdef"><b>Definition:</b> <a href="osal_8h_source.html#l00421">osal.h:421</a></div></div>
<div class="ttc" id="group___s_e_r_i_a_l_html_gae5613d5fc786e89c0149dd7b1d15b61b"><div class="ttname"><a href="group___s_e_r_i_a_l.html#gae5613d5fc786e89c0149dd7b1d15b61b">default_config</a></div><div class="ttdeci">static const SerialConfig default_config</div><div class="ttdoc">Driver default configuration. </div><div class="ttdef"><b>Definition:</b> <a href="hal__serial__lld_8c_source.html#l00124">hal_serial_lld.c:124</a></div></div>
<div class="ttc" id="struct_a_d_c_conversion_group_html_ae344277cea5d47e357ff2f7702570e7c"><div class="ttname"><a href="struct_a_d_c_conversion_group.html#ae344277cea5d47e357ff2f7702570e7c">ADCConversionGroup::ssmpr</a></div><div class="ttdeci">uint32_t ssmpr[2]</div><div class="ttdoc">Slave ADC SMPRx registers initialization data. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8h_source.html#l00712">hal_adc_lld.h:712</a></div></div>
<div class="ttc" id="struct_a_d_c_config_html_ab50cb2684f9754f2aeb9653756c3fcdc"><div class="ttname"><a href="struct_a_d_c_config.html#ab50cb2684f9754f2aeb9653756c3fcdc">ADCConfig::difsel</a></div><div class="ttdeci">uint32_t difsel</div><div class="ttdoc">ADC DIFSEL register initialization data. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8h_source.html#l00728">hal_adc_lld.h:728</a></div></div>
<div class="ttc" id="group___a_d_c_html_ga5a23ece28ce81cc00e2ddb614d656339"><div class="ttname"><a href="group___a_d_c.html#ga5a23ece28ce81cc00e2ddb614d656339">adc_lld_start_conversion</a></div><div class="ttdeci">void adc_lld_start_conversion(ADCDriver *adcp)</div><div class="ttdoc">Starts an ADC conversion. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8c_source.html#l00786">hal_adc_lld.c:786</a></div></div>
<div class="ttc" id="group___a_d_c_html_ga2c4714636fd4d6e1397bbd93874209a7"><div class="ttname"><a href="group___a_d_c.html#ga2c4714636fd4d6e1397bbd93874209a7">STM32_ADC_ADC12_IRQ_PRIORITY</a></div><div class="ttdeci">#define STM32_ADC_ADC12_IRQ_PRIORITY</div><div class="ttdoc">ADC1/ADC2 interrupt priority level setting. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8h_source.html#l00261">hal_adc_lld.h:261</a></div></div>
<div class="ttc" id="struct_a_d_c_driver_html_a18fc468f61acef56d12185ac8b35dc28"><div class="ttname"><a href="struct_a_d_c_driver.html#a18fc468f61acef56d12185ac8b35dc28">ADCDriver::config</a></div><div class="ttdeci">const ADCConfig * config</div><div class="ttdoc">Current configuration data. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8h_source.html#l00742">hal_adc_lld.h:742</a></div></div>
<div class="ttc" id="group___a_d_c_html_ga0968c7cfcac38e436458339dc846291e"><div class="ttname"><a href="group___a_d_c.html#ga0968c7cfcac38e436458339dc846291e">STM32_ADC_ADC12_CLOCK_MODE</a></div><div class="ttdeci">#define STM32_ADC_ADC12_CLOCK_MODE</div><div class="ttdoc">ADC1/ADC2 clock source and mode. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8h_source.html#l00311">hal_adc_lld.h:311</a></div></div>
<div class="ttc" id="group___a_d_c_html_ga3762831d165fcd0cbc2f021d086dfb02"><div class="ttname"><a href="group___a_d_c.html#ga3762831d165fcd0cbc2f021d086dfb02">_adc_isr_error_code</a></div><div class="ttdeci">#define _adc_isr_error_code(adcp, err)</div><div class="ttdoc">Common ISR code, error event. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc_8h_source.html#l00226">hal_adc.h:226</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.8-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_43e0a1f539e00dcfa1a6bc4d4fee4fc2.html">home</a></li><li class="navelem"><a class="el" href="dir_f80bc3dd223b72d1d49f21e0035dc5e4.html">alex</a></li><li class="navelem"><a class="el" href="dir_22cd421655961df35307445372924111.html">DEV</a></li><li class="navelem"><a class="el" href="dir_32ea984c947d1eccd2c9d12860af69d9.html">STM32</a></li><li class="navelem"><a class="el" href="dir_37edc49dec79a8e0742fe959f71b5779.html">CHIBIOS</a></li><li class="navelem"><a class="el" href="dir_4c5ba9d77de38bb2a7968a864d95c47b.html">chibios_svn_mirror</a></li><li class="navelem"><a class="el" href="dir_f4ae0a31188d25a06522f7787dfa2dbc.html">os</a></li><li class="navelem"><a class="el" href="dir_aa9517135aa479eaaafdf8df477efa31.html">hal</a></li><li class="navelem"><a class="el" href="dir_92727968ccacb9925a09d76717894883.html">ports</a></li><li class="navelem"><a class="el" href="dir_9be6a915d424124b901ffb9461a23881.html">STM32</a></li><li class="navelem"><a class="el" href="dir_a27336da34095bc1c7efd7ed187205b1.html">LLD</a></li><li class="navelem"><a class="el" href="dir_a17e45036ac56f2c5fee5a69504559cc.html">ADCv3</a></li><li class="navelem"><a class="el" href="hal__adc__lld_8c.html">hal_adc_lld.c</a></li>
    <li class="footer">Generated on Fri Mar 15 2019 10:29:42 for ChibiOS/HAL for STM32F3xx by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
