`include "define.vh"
module instruction_fetch (
    input clk,
    input cpu_en, // ä½¿èƒ½ä¿¡å· 
    input rst,

    // input is_branch, // æ˜¯å¦è¦è·³è½?
    input [`BRANCH_CONDITION_WIDTH - 1 : 0] branch_condition, // è·³è½¬æ¡ä»¶

    input [`PC_WIDTH - 1 : 0] branch_pc, // è·³è½¬åœ°å€
    input [`PC_WIDTH - 1 : 0] pc_4_MEM, // memory accessæ‰?å«æŒ‡ä»¤å¯¹åº”pc + 4ï¼Œå½“è·³è½¬æŒ‡ä»¤å¤±è´¥æ—¶ï¼Œéœ?è¦å›åˆ°è¿™é‡?

    output reg signed [`PC_WIDTH - 1 : 0] pc
);
    
    initial begin
        pc = 0;
    end
    
    always @(posedge clk or posedge rst) begin
        if (rst) begin
            pc <= 0;
        end
        else if (cpu_en) begin
            if (branch_condition == `BRANCH_CONDITION_NONE) begin
                // å¹¶éè·³è½¬æŒ‡ä»¤
                pc <= pc + 4;
            end
            else if (branch_condition == `BRANCH_CONDITION_YES) begin
                // è·³è½¬æŒ‡ä»¤ï¼Œå¹¶ä¸”è·³è½?
                pc <= branch_pc;
            end
            else if (branch_condition == `BRANCH_CONDITION_NO) begin
                // è·³è½¬æŒ‡ä»¤ï¼Œä½†æ˜¯ä¸è·³è½¬
                pc <= pc_4_MEM;
            end
        end
    end

endmodule //instruction_fetch