{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 07 12:18:32 2011 " "Info: Processing started: Mon Feb 07 12:18:32 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off key_led -c key_led " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off key_led -c key_led" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_led.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file key_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_led " "Info: Found entity 1: key_led" {  } { { "key_led.v" "" { Text "D:/fpgatest/wx/key_led/key_led.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "key_led " "Info: Elaborating entity \"key_led\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "key_led.v(11) " "Warning (10270): Verilog HDL Case Statement warning at key_led.v(11): incomplete case statement has no default case item" {  } { { "key_led.v" "" { Text "D:/fpgatest/wx/key_led/key_led.v" 11 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "led_r key_led.v(8) " "Warning (10240): Verilog HDL Always Construct warning at key_led.v(8): inferring latch(es) for variable \"led_r\", which holds its previous value in one or more paths through the always construct" {  } { { "key_led.v" "" { Text "D:/fpgatest/wx/key_led/key_led.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_r\[0\] key_led.v(8) " "Info (10041): Inferred latch for \"led_r\[0\]\" at key_led.v(8)" {  } { { "key_led.v" "" { Text "D:/fpgatest/wx/key_led/key_led.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_r\[1\] key_led.v(8) " "Info (10041): Inferred latch for \"led_r\[1\]\" at key_led.v(8)" {  } { { "key_led.v" "" { Text "D:/fpgatest/wx/key_led/key_led.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_r\[2\] key_led.v(8) " "Info (10041): Inferred latch for \"led_r\[2\]\" at key_led.v(8)" {  } { { "key_led.v" "" { Text "D:/fpgatest/wx/key_led/key_led.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_r\[3\] key_led.v(8) " "Info (10041): Inferred latch for \"led_r\[3\]\" at key_led.v(8)" {  } { { "key_led.v" "" { Text "D:/fpgatest/wx/key_led/key_led.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_r\[4\] key_led.v(8) " "Info (10041): Inferred latch for \"led_r\[4\]\" at key_led.v(8)" {  } { { "key_led.v" "" { Text "D:/fpgatest/wx/key_led/key_led.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_r\[5\] key_led.v(8) " "Info (10041): Inferred latch for \"led_r\[5\]\" at key_led.v(8)" {  } { { "key_led.v" "" { Text "D:/fpgatest/wx/key_led/key_led.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_r\[6\] key_led.v(8) " "Info (10041): Inferred latch for \"led_r\[6\]\" at key_led.v(8)" {  } { { "key_led.v" "" { Text "D:/fpgatest/wx/key_led/key_led.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_r\[7\] key_led.v(8) " "Info (10041): Inferred latch for \"led_r\[7\]\" at key_led.v(8)" {  } { { "key_led.v" "" { Text "D:/fpgatest/wx/key_led/key_led.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "led_r\[0\] " "Warning: Latch led_r\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA key\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal key\[7\]" {  } { { "key_led.v" "" { Text "D:/fpgatest/wx/key_led/key_led.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "key_led.v" "" { Text "D:/fpgatest/wx/key_led/key_led.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "led_r\[1\] " "Warning: Latch led_r\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA key\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal key\[0\]" {  } { { "key_led.v" "" { Text "D:/fpgatest/wx/key_led/key_led.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "key_led.v" "" { Text "D:/fpgatest/wx/key_led/key_led.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "led_r\[2\] " "Warning: Latch led_r\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA key\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal key\[0\]" {  } { { "key_led.v" "" { Text "D:/fpgatest/wx/key_led/key_led.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "key_led.v" "" { Text "D:/fpgatest/wx/key_led/key_led.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "led_r\[3\] " "Warning: Latch led_r\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA key\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal key\[0\]" {  } { { "key_led.v" "" { Text "D:/fpgatest/wx/key_led/key_led.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "key_led.v" "" { Text "D:/fpgatest/wx/key_led/key_led.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "led_r\[4\] " "Warning: Latch led_r\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA key\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal key\[0\]" {  } { { "key_led.v" "" { Text "D:/fpgatest/wx/key_led/key_led.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "key_led.v" "" { Text "D:/fpgatest/wx/key_led/key_led.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "led_r\[5\] " "Warning: Latch led_r\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA key\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal key\[1\]" {  } { { "key_led.v" "" { Text "D:/fpgatest/wx/key_led/key_led.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "key_led.v" "" { Text "D:/fpgatest/wx/key_led/key_led.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "led_r\[6\] " "Warning: Latch led_r\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA key\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal key\[2\]" {  } { { "key_led.v" "" { Text "D:/fpgatest/wx/key_led/key_led.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "key_led.v" "" { Text "D:/fpgatest/wx/key_led/key_led.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "led_r\[7\] " "Warning: Latch led_r\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA key\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal key\[0\]" {  } { { "key_led.v" "" { Text "D:/fpgatest/wx/key_led/key_led.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "key_led.v" "" { Text "D:/fpgatest/wx/key_led/key_led.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "57 " "Info: Implemented 57 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Info: Implemented 8 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "41 " "Info: Implemented 41 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "164 " "Info: Peak virtual memory: 164 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 07 12:18:33 2011 " "Info: Processing ended: Mon Feb 07 12:18:33 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
