/*
* INTEL CONFIDENTIAL
*
* Copyright (C) 2010 - 2017 Intel Corporation.
* All Rights Reserved.
*
* The source code contained or described herein and all documents
* related to the source code ("Material") are owned by Intel Corporation
* or licensors. Title to the Material remains with Intel
* Corporation or its licensors. The Material contains trade
* secrets and proprietary and confidential information of Intel or its
* licensors. The Material is protected by worldwide copyright
* and trade secret laws and treaty provisions. No part of the Material may
* be used, copied, reproduced, modified, published, uploaded, posted,
* transmitted, distributed, or disclosed in any way without Intel's prior
* express written permission.
*
* No License under any patent, copyright, trade secret or other intellectual
* property right is granted to or conferred upon you by disclosure or
* delivery of the Materials, either expressly, by implication, inducement,
* estoppel or otherwise. Any license under such intellectual property rights
* must be express and approved by Intel in writing.
*/
/* Generated file - please do not edit. */

#ifndef _IPU_DEVICE_DMA_PROPERTIES_DEFS_H_
#define _IPU_DEVICE_DMA_PROPERTIES_DEFS_H_
#define IPU_DEVICE_DMA_EXT0_NATIVE_CIO2D_BLOCK 0x1
#define IPU_DEVICE_DMA_EXT0_NATIVE_CIOR_ACCEPT 0x1
#define IPU_DEVICE_DMA_EXT0_NATIVE_CIOSRMD 0x1
#define IPU_DEVICE_DMA_EXT0_REQUEST_BANKS 0x6
#define IPU_DEVICE_DMA_EXT0_UNITS 0x80
#define IPU_DEVICE_DMA_EXT0_UNIT_BANKS 0x10
#define IPU_DEVICE_DMA_EXT0_SPANS 0x100
#define IPU_DEVICE_DMA_EXT0_SPAN_BANKS 0x20
#define IPU_DEVICE_DMA_EXT0_TERMINALS 0x100
#define IPU_DEVICE_DMA_EXT0_TERMINAL_BANKS 0x20
#define IPU_DEVICE_DMA_EXT0_CHANNELS 0x80
#define IPU_DEVICE_DMA_EXT0_CHANNEL_BANKS 0x10
#define IPU_DEVICE_DMA_EXT0_MAX_MACRO_SIZE 0x80
#define IPU_DEVICE_DMA_EXT0_MAX_INSTRUCTIONS_PENDING 0x10
#define IPU_DEVICE_DMA_EXT0_MAX_OPERATIONS_PENDING 0x100
#define IPU_DEVICE_DMA_EXT0_MAX_UNIT_WIDTH 0x4000
#define IPU_DEVICE_DMA_EXT0_MAX_UNIT_HEIGHT 0x80
#define IPU_DEVICE_DMA_EXT0_MAX_SPAN_WIDTH 0x200
#define IPU_DEVICE_DMA_EXT0_MAX_SPAN_HEIGHT 0x2000
#define IPU_DEVICE_DMA_EXT0_MAX_REGION_WIDTH 0x8000
#define IPU_DEVICE_DMA_EXT0_MAX_REGION_HEIGHT 0x2000
#define IPU_DEVICE_DMA_EXT0_MAX_COMPLETED_COUNT 0xF
#define IPU_DEVICE_DMA_EXT0_ELEMENT_INIT_DATA_BITS 0x1
#define IPU_DEVICE_DMA_EXT0_GLOBAL_SETS 0x2
#define IPU_DEVICE_DMA_EXT0_MAX_LINEAR_BURST_SIZE 0x4000
#define IPU_DEVICE_DMA_EXT0_MAX_BLOCK_WIDTH 0x4000
#define IPU_DEVICE_DMA_EXT0_MAX_BLOCK_HEIGHT 0x80
#define IPU_DEVICE_DMA_EXT0_MAX_PADDING_AMOUNT 0x0
#define IPU_DEVICE_DMA_EXT0_INSTRUCTION_QUEUE_DEPTH 0x2
#define IPU_DEVICE_DMA_EXT0_COMMAND_QUEUE_DEPTH 0x8
#define IPU_DEVICE_DMA_EXT0_REQUEST_QUEUE_DEPTH 0x3
#define IPU_DEVICE_DMA_EXT0_COMPLETION_QUEUE_DEPTH 0x4
#define IPU_DEVICE_DMA_EXT0_MAX_SUBSAMPLING_FACTOR 1
#define IPU_DEVICE_DMA_EXT0_SRMD_SUPPORT_M0 0
#define IPU_DEVICE_DMA_EXT0_SRMD_SUPPORT_M1 0
#define IPU_DEVICE_DMA_EXT0_BURST_SUPPORT_M0 0
#define IPU_DEVICE_DMA_EXT0_BURST_SUPPORT_M1 1
#define IPU_DEVICE_DMA_EXT0_MAX_REGION_STRIDE_M0 65536
#define IPU_DEVICE_DMA_EXT0_MAX_REGION_STRIDE_M1 65536
#define IPU_DEVICE_DMA_EXT0_ELEMENT_PRECISIONS_M0 2
#define IPU_DEVICE_DMA_EXT0_ELEMENT_PRECISIONS_M1 4
#define IPU_DEVICE_DMA_EXT0_SUBSAMPLING_FACTORS_M0 1
#define IPU_DEVICE_DMA_EXT0_SUBSAMPLING_FACTORS_M1 1
#define IPU_DEVICE_DMA_EXT0_INFO_WIDTH_M0 0
#define IPU_DEVICE_DMA_EXT0_INFO_WIDTH_M1 10
#define IPU_DEVICE_DMA_EXT0_BASE_ADDRESS 0x190000
#define IPU_DEVICE_DMA_EXT0_DATA_MASTER_DATA_WIDTH_M0 0x200
#define IPU_DEVICE_DMA_EXT0_DATA_MASTER_DATA_WIDTH_M1 0x200
#define IPU_DEVICE_DMA_EXT0_CONTROL_MASTER_DATA_WIDTH 0x20
#define IPU_DEVICE_DMA_EXT0_CONTROL_SLAVE_DATA_WIDTH 0x20
#define IPU_DEVICE_DMA_EXT0_BANK_MODE_REGISTER_AVAILABLE 1
#define IPU_DEVICE_DMA_EXT0_REGION_STRIDE_REGISTER_AVAILABLE 1
#define IPU_DEVICE_DMA_EXT1R_NATIVE_CIO2D_BLOCK 0x1
#define IPU_DEVICE_DMA_EXT1R_NATIVE_CIOR_ACCEPT 0x1
#define IPU_DEVICE_DMA_EXT1R_NATIVE_CIOSRMD 0x1
#define IPU_DEVICE_DMA_EXT1R_REQUEST_BANKS 0x6
#define IPU_DEVICE_DMA_EXT1R_UNITS 0x80
#define IPU_DEVICE_DMA_EXT1R_UNIT_BANKS 0x10
#define IPU_DEVICE_DMA_EXT1R_SPANS 0x100
#define IPU_DEVICE_DMA_EXT1R_SPAN_BANKS 0x20
#define IPU_DEVICE_DMA_EXT1R_TERMINALS 0x100
#define IPU_DEVICE_DMA_EXT1R_TERMINAL_BANKS 0x20
#define IPU_DEVICE_DMA_EXT1R_CHANNELS 0x80
#define IPU_DEVICE_DMA_EXT1R_CHANNEL_BANKS 0x10
#define IPU_DEVICE_DMA_EXT1R_MAX_MACRO_SIZE 0x80
#define IPU_DEVICE_DMA_EXT1R_MAX_INSTRUCTIONS_PENDING 0x10
#define IPU_DEVICE_DMA_EXT1R_MAX_OPERATIONS_PENDING 0x100
#define IPU_DEVICE_DMA_EXT1R_MAX_UNIT_WIDTH 0x4000
#define IPU_DEVICE_DMA_EXT1R_MAX_UNIT_HEIGHT 0x80
#define IPU_DEVICE_DMA_EXT1R_MAX_SPAN_WIDTH 0x200
#define IPU_DEVICE_DMA_EXT1R_MAX_SPAN_HEIGHT 0x2000
#define IPU_DEVICE_DMA_EXT1R_MAX_REGION_WIDTH 0x8000
#define IPU_DEVICE_DMA_EXT1R_MAX_REGION_HEIGHT 0x2000
#define IPU_DEVICE_DMA_EXT1R_MAX_COMPLETED_COUNT 0xF
#define IPU_DEVICE_DMA_EXT1R_ELEMENT_INIT_DATA_BITS 0x1
#define IPU_DEVICE_DMA_EXT1R_GLOBAL_SETS 0x2
#define IPU_DEVICE_DMA_EXT1R_MAX_LINEAR_BURST_SIZE 0x4000
#define IPU_DEVICE_DMA_EXT1R_MAX_BLOCK_WIDTH 0x4000
#define IPU_DEVICE_DMA_EXT1R_MAX_BLOCK_HEIGHT 0x80
#define IPU_DEVICE_DMA_EXT1R_MAX_PADDING_AMOUNT 0x0
#define IPU_DEVICE_DMA_EXT1R_INSTRUCTION_QUEUE_DEPTH 0x2
#define IPU_DEVICE_DMA_EXT1R_COMMAND_QUEUE_DEPTH 0x8
#define IPU_DEVICE_DMA_EXT1R_REQUEST_QUEUE_DEPTH 0x3
#define IPU_DEVICE_DMA_EXT1R_COMPLETION_QUEUE_DEPTH 0x4
#define IPU_DEVICE_DMA_EXT1R_MAX_SUBSAMPLING_FACTOR 1
#define IPU_DEVICE_DMA_EXT1R_SRMD_SUPPORT_M0 0
#define IPU_DEVICE_DMA_EXT1R_SRMD_SUPPORT_M1 0
#define IPU_DEVICE_DMA_EXT1R_BURST_SUPPORT_M0 3
#define IPU_DEVICE_DMA_EXT1R_BURST_SUPPORT_M1 3
#define IPU_DEVICE_DMA_EXT1R_MAX_REGION_STRIDE_M0 65536
#define IPU_DEVICE_DMA_EXT1R_MAX_REGION_STRIDE_M1 65536
#define IPU_DEVICE_DMA_EXT1R_ELEMENT_PRECISIONS_M0 2
#define IPU_DEVICE_DMA_EXT1R_ELEMENT_PRECISIONS_M1 4
#define IPU_DEVICE_DMA_EXT1R_SUBSAMPLING_FACTORS_M0 1
#define IPU_DEVICE_DMA_EXT1R_SUBSAMPLING_FACTORS_M1 1
#define IPU_DEVICE_DMA_EXT1R_INFO_WIDTH_M0 0
#define IPU_DEVICE_DMA_EXT1R_INFO_WIDTH_M1 16
#define IPU_DEVICE_DMA_EXT1R_BASE_ADDRESS 0x188000
#define IPU_DEVICE_DMA_EXT1R_DATA_MASTER_DATA_WIDTH_M0 0x200
#define IPU_DEVICE_DMA_EXT1R_DATA_MASTER_DATA_WIDTH_M1 0x200
#define IPU_DEVICE_DMA_EXT1R_CONTROL_MASTER_DATA_WIDTH 0x20
#define IPU_DEVICE_DMA_EXT1R_CONTROL_SLAVE_DATA_WIDTH 0x20
#define IPU_DEVICE_DMA_EXT1R_BANK_MODE_REGISTER_AVAILABLE 1
#define IPU_DEVICE_DMA_EXT1R_REGION_STRIDE_REGISTER_AVAILABLE 1
#define IPU_DEVICE_DMA_EXT1W_NATIVE_CIO2D_BLOCK 0x1
#define IPU_DEVICE_DMA_EXT1W_NATIVE_CIOR_ACCEPT 0x1
#define IPU_DEVICE_DMA_EXT1W_NATIVE_CIOSRMD 0x1
#define IPU_DEVICE_DMA_EXT1W_REQUEST_BANKS 0x8
#define IPU_DEVICE_DMA_EXT1W_UNITS 0x80
#define IPU_DEVICE_DMA_EXT1W_UNIT_BANKS 0x18
#define IPU_DEVICE_DMA_EXT1W_SPANS 0x100
#define IPU_DEVICE_DMA_EXT1W_SPAN_BANKS 0x30
#define IPU_DEVICE_DMA_EXT1W_TERMINALS 0x100
#define IPU_DEVICE_DMA_EXT1W_TERMINAL_BANKS 0x40
#define IPU_DEVICE_DMA_EXT1W_CHANNELS 0x80
#define IPU_DEVICE_DMA_EXT1W_CHANNEL_BANKS 0x18
#define IPU_DEVICE_DMA_EXT1W_MAX_MACRO_SIZE 0x80
#define IPU_DEVICE_DMA_EXT1W_MAX_INSTRUCTIONS_PENDING 0x10
#define IPU_DEVICE_DMA_EXT1W_MAX_OPERATIONS_PENDING 0x100
#define IPU_DEVICE_DMA_EXT1W_MAX_UNIT_WIDTH 0x4000
#define IPU_DEVICE_DMA_EXT1W_MAX_UNIT_HEIGHT 0x80
#define IPU_DEVICE_DMA_EXT1W_MAX_SPAN_WIDTH 0x200
#define IPU_DEVICE_DMA_EXT1W_MAX_SPAN_HEIGHT 0x2000
#define IPU_DEVICE_DMA_EXT1W_MAX_REGION_WIDTH 0x8000
#define IPU_DEVICE_DMA_EXT1W_MAX_REGION_HEIGHT 0x2000
#define IPU_DEVICE_DMA_EXT1W_MAX_COMPLETED_COUNT 0xF
#define IPU_DEVICE_DMA_EXT1W_ELEMENT_INIT_DATA_BITS 0x1
#define IPU_DEVICE_DMA_EXT1W_GLOBAL_SETS 0x4
#define IPU_DEVICE_DMA_EXT1W_MAX_LINEAR_BURST_SIZE 0x4000
#define IPU_DEVICE_DMA_EXT1W_MAX_BLOCK_WIDTH 0x4000
#define IPU_DEVICE_DMA_EXT1W_MAX_BLOCK_HEIGHT 0x80
#define IPU_DEVICE_DMA_EXT1W_MAX_PADDING_AMOUNT 0x0
#define IPU_DEVICE_DMA_EXT1W_INSTRUCTION_QUEUE_DEPTH 0x2
#define IPU_DEVICE_DMA_EXT1W_COMMAND_QUEUE_DEPTH 0x8
#define IPU_DEVICE_DMA_EXT1W_REQUEST_QUEUE_DEPTH 0x3
#define IPU_DEVICE_DMA_EXT1W_COMPLETION_QUEUE_DEPTH 0x4
#define IPU_DEVICE_DMA_EXT1W_MAX_SUBSAMPLING_FACTOR 1
#define IPU_DEVICE_DMA_EXT1W_SRMD_SUPPORT_M0 0
#define IPU_DEVICE_DMA_EXT1W_SRMD_SUPPORT_M1 0
#define IPU_DEVICE_DMA_EXT1W_BURST_SUPPORT_M0 3
#define IPU_DEVICE_DMA_EXT1W_BURST_SUPPORT_M1 3
#define IPU_DEVICE_DMA_EXT1W_MAX_REGION_STRIDE_M0 65536
#define IPU_DEVICE_DMA_EXT1W_MAX_REGION_STRIDE_M1 65536
#define IPU_DEVICE_DMA_EXT1W_ELEMENT_PRECISIONS_M0 2
#define IPU_DEVICE_DMA_EXT1W_ELEMENT_PRECISIONS_M1 4
#define IPU_DEVICE_DMA_EXT1W_SUBSAMPLING_FACTORS_M0 1
#define IPU_DEVICE_DMA_EXT1W_SUBSAMPLING_FACTORS_M1 1
#define IPU_DEVICE_DMA_EXT1W_INFO_WIDTH_M0 0
#define IPU_DEVICE_DMA_EXT1W_INFO_WIDTH_M1 16
#define IPU_DEVICE_DMA_EXT1W_BASE_ADDRESS 0x180000
#define IPU_DEVICE_DMA_EXT1W_DATA_MASTER_DATA_WIDTH_M0 0x200
#define IPU_DEVICE_DMA_EXT1W_DATA_MASTER_DATA_WIDTH_M1 0x200
#define IPU_DEVICE_DMA_EXT1W_CONTROL_MASTER_DATA_WIDTH 0x20
#define IPU_DEVICE_DMA_EXT1W_CONTROL_SLAVE_DATA_WIDTH 0x20
#define IPU_DEVICE_DMA_EXT1W_BANK_MODE_REGISTER_AVAILABLE 1
#define IPU_DEVICE_DMA_EXT1W_REGION_STRIDE_REGISTER_AVAILABLE 1
#define IPU_DEVICE_DMA_INT_NATIVE_CIO2D_BLOCK 0x1
#define IPU_DEVICE_DMA_INT_NATIVE_CIOR_ACCEPT 0x1
#define IPU_DEVICE_DMA_INT_NATIVE_CIOSRMD 0x1
#define IPU_DEVICE_DMA_INT_REQUEST_BANKS 0x4
#define IPU_DEVICE_DMA_INT_UNITS 0x80
#define IPU_DEVICE_DMA_INT_UNIT_BANKS 0x8
#define IPU_DEVICE_DMA_INT_SPANS 0x100
#define IPU_DEVICE_DMA_INT_SPAN_BANKS 0x10
#define IPU_DEVICE_DMA_INT_TERMINALS 0x100
#define IPU_DEVICE_DMA_INT_TERMINAL_BANKS 0x10
#define IPU_DEVICE_DMA_INT_CHANNELS 0x80
#define IPU_DEVICE_DMA_INT_CHANNEL_BANKS 0x8
#define IPU_DEVICE_DMA_INT_MAX_MACRO_SIZE 0x80
#define IPU_DEVICE_DMA_INT_MAX_INSTRUCTIONS_PENDING 0x10
#define IPU_DEVICE_DMA_INT_MAX_OPERATIONS_PENDING 0x100
#define IPU_DEVICE_DMA_INT_MAX_UNIT_WIDTH 0x4000
#define IPU_DEVICE_DMA_INT_MAX_UNIT_HEIGHT 0x80
#define IPU_DEVICE_DMA_INT_MAX_SPAN_WIDTH 0x200
#define IPU_DEVICE_DMA_INT_MAX_SPAN_HEIGHT 0x2000
#define IPU_DEVICE_DMA_INT_MAX_REGION_WIDTH 0x8000
#define IPU_DEVICE_DMA_INT_MAX_REGION_HEIGHT 0x2000
#define IPU_DEVICE_DMA_INT_MAX_COMPLETED_COUNT 0xF
#define IPU_DEVICE_DMA_INT_ELEMENT_INIT_DATA_BITS 0x1
#define IPU_DEVICE_DMA_INT_GLOBAL_SETS 0x2
#define IPU_DEVICE_DMA_INT_MAX_LINEAR_BURST_SIZE 0x4000
#define IPU_DEVICE_DMA_INT_MAX_BLOCK_WIDTH 0x4000
#define IPU_DEVICE_DMA_INT_MAX_BLOCK_HEIGHT 0x80
#define IPU_DEVICE_DMA_INT_MAX_PADDING_AMOUNT 0x0
#define IPU_DEVICE_DMA_INT_INSTRUCTION_QUEUE_DEPTH 0x2
#define IPU_DEVICE_DMA_INT_COMMAND_QUEUE_DEPTH 0x4
#define IPU_DEVICE_DMA_INT_REQUEST_QUEUE_DEPTH 0x3
#define IPU_DEVICE_DMA_INT_COMPLETION_QUEUE_DEPTH 0x4
#define IPU_DEVICE_DMA_INT_MAX_SUBSAMPLING_FACTOR 1
#define IPU_DEVICE_DMA_INT_SRMD_SUPPORT_M0 0
#define IPU_DEVICE_DMA_INT_SRMD_SUPPORT_M1 0
#define IPU_DEVICE_DMA_INT_BURST_SUPPORT_M0 0
#define IPU_DEVICE_DMA_INT_BURST_SUPPORT_M1 0
#define IPU_DEVICE_DMA_INT_MAX_REGION_STRIDE_M0 65536
#define IPU_DEVICE_DMA_INT_MAX_REGION_STRIDE_M1 65536
#define IPU_DEVICE_DMA_INT_ELEMENT_PRECISIONS_M0 2
#define IPU_DEVICE_DMA_INT_ELEMENT_PRECISIONS_M1 2
#define IPU_DEVICE_DMA_INT_SUBSAMPLING_FACTORS_M0 1
#define IPU_DEVICE_DMA_INT_SUBSAMPLING_FACTORS_M1 1
#define IPU_DEVICE_DMA_INT_INFO_WIDTH_M0 0
#define IPU_DEVICE_DMA_INT_INFO_WIDTH_M1 0
#define IPU_DEVICE_DMA_INT_BASE_ADDRESS 0x160000
#define IPU_DEVICE_DMA_INT_DATA_MASTER_DATA_WIDTH_M0 0x200
#define IPU_DEVICE_DMA_INT_DATA_MASTER_DATA_WIDTH_M1 0x200
#define IPU_DEVICE_DMA_INT_CONTROL_MASTER_DATA_WIDTH 0x20
#define IPU_DEVICE_DMA_INT_CONTROL_SLAVE_DATA_WIDTH 0x20
#define IPU_DEVICE_DMA_INT_BANK_MODE_REGISTER_AVAILABLE 1
#define IPU_DEVICE_DMA_INT_REGION_STRIDE_REGISTER_AVAILABLE 1
#define IPU_DEVICE_DMA_ISA_NATIVE_CIO2D_BLOCK 0x1
#define IPU_DEVICE_DMA_ISA_NATIVE_CIOR_ACCEPT 0x1
#define IPU_DEVICE_DMA_ISA_NATIVE_CIOSRMD 0x1
#define IPU_DEVICE_DMA_ISA_REQUEST_BANKS 0x2
#define IPU_DEVICE_DMA_ISA_UNITS 0x2
#define IPU_DEVICE_DMA_ISA_UNIT_BANKS 0x2
#define IPU_DEVICE_DMA_ISA_SPANS 0x4
#define IPU_DEVICE_DMA_ISA_SPAN_BANKS 0x4
#define IPU_DEVICE_DMA_ISA_TERMINALS 0x4
#define IPU_DEVICE_DMA_ISA_TERMINAL_BANKS 0x4
#define IPU_DEVICE_DMA_ISA_CHANNELS 0x2
#define IPU_DEVICE_DMA_ISA_CHANNEL_BANKS 0x2
#define IPU_DEVICE_DMA_ISA_MAX_MACRO_SIZE 0x80
#define IPU_DEVICE_DMA_ISA_MAX_INSTRUCTIONS_PENDING 0x10
#define IPU_DEVICE_DMA_ISA_MAX_OPERATIONS_PENDING 0x100
#define IPU_DEVICE_DMA_ISA_MAX_UNIT_WIDTH 0x2000
#define IPU_DEVICE_DMA_ISA_MAX_UNIT_HEIGHT 0x8
#define IPU_DEVICE_DMA_ISA_MAX_SPAN_WIDTH 0x200
#define IPU_DEVICE_DMA_ISA_MAX_SPAN_HEIGHT 0x2000
#define IPU_DEVICE_DMA_ISA_MAX_REGION_WIDTH 0x4000
#define IPU_DEVICE_DMA_ISA_MAX_REGION_HEIGHT 0x2000
#define IPU_DEVICE_DMA_ISA_MAX_COMPLETED_COUNT 0xF
#define IPU_DEVICE_DMA_ISA_ELEMENT_INIT_DATA_BITS 0x0
#define IPU_DEVICE_DMA_ISA_GLOBAL_SETS 0x2
#define IPU_DEVICE_DMA_ISA_MAX_LINEAR_BURST_SIZE 0x2000
#define IPU_DEVICE_DMA_ISA_MAX_BLOCK_WIDTH 0x2000
#define IPU_DEVICE_DMA_ISA_MAX_BLOCK_HEIGHT 0x4
#define IPU_DEVICE_DMA_ISA_MAX_PADDING_AMOUNT 0x0
#define IPU_DEVICE_DMA_ISA_INSTRUCTION_QUEUE_DEPTH 0x4
#define IPU_DEVICE_DMA_ISA_COMMAND_QUEUE_DEPTH 0x8
#define IPU_DEVICE_DMA_ISA_REQUEST_QUEUE_DEPTH 0x3
#define IPU_DEVICE_DMA_ISA_COMPLETION_QUEUE_DEPTH 0x4
#define IPU_DEVICE_DMA_ISA_MAX_SUBSAMPLING_FACTOR 1
#define IPU_DEVICE_DMA_ISA_SRMD_SUPPORT_M0 0
#define IPU_DEVICE_DMA_ISA_SRMD_SUPPORT_M1 0
#define IPU_DEVICE_DMA_ISA_BURST_SUPPORT_M0 1
#define IPU_DEVICE_DMA_ISA_BURST_SUPPORT_M1 0
#define IPU_DEVICE_DMA_ISA_MAX_REGION_STRIDE_M0 65536
#define IPU_DEVICE_DMA_ISA_MAX_REGION_STRIDE_M1 65536
#define IPU_DEVICE_DMA_ISA_ELEMENT_PRECISIONS_M0 2
#define IPU_DEVICE_DMA_ISA_ELEMENT_PRECISIONS_M1 2
#define IPU_DEVICE_DMA_ISA_SUBSAMPLING_FACTORS_M0 1
#define IPU_DEVICE_DMA_ISA_SUBSAMPLING_FACTORS_M1 1
#define IPU_DEVICE_DMA_ISA_INFO_WIDTH_M0 0
#define IPU_DEVICE_DMA_ISA_INFO_WIDTH_M1 0
#define IPU_DEVICE_DMA_ISA_BASE_ADDRESS 0x3024000
#define IPU_DEVICE_DMA_ISA_DATA_MASTER_DATA_WIDTH_M0 0x100
#define IPU_DEVICE_DMA_ISA_DATA_MASTER_DATA_WIDTH_M1 0x80
#define IPU_DEVICE_DMA_ISA_CONTROL_MASTER_DATA_WIDTH 0x20
#define IPU_DEVICE_DMA_ISA_CONTROL_SLAVE_DATA_WIDTH 0x20
#define IPU_DEVICE_DMA_ISA_BANK_MODE_REGISTER_AVAILABLE 0
#define IPU_DEVICE_DMA_ISA_REGION_STRIDE_REGISTER_AVAILABLE 1
#define IPU_DEVICE_DMA_FW_INT_BASE_ADDRESS IPU_DEVICE_DMA_FW_BASE_ADDRESS
#define IPU_DEVICE_DMA_EXT0_INT_BASE_ADDRESS IPU_DEVICE_DMA_EXT0_BASE_ADDRESS
#define IPU_DEVICE_DMA_EXT1R_INT_BASE_ADDRESS IPU_DEVICE_DMA_EXT1R_BASE_ADDRESS
#define IPU_DEVICE_DMA_EXT1W_INT_BASE_ADDRESS IPU_DEVICE_DMA_EXT1W_BASE_ADDRESS
#define IPU_DEVICE_DMA_INT_INT_BASE_ADDRESS IPU_DEVICE_DMA_INT_BASE_ADDRESS
#define IPU_DEVICE_DMA_ISA_INT_BASE_ADDRESS IPU_DEVICE_DMA_ISA_BASE_ADDRESS
#define IPU_DEVICE_DMA_EXT0_MASTER_BANKS (0x00000002)
#define IPU_DEVICE_DMA_EXT0_GLOBAL_BANKS (0x00000001)
#define IPU_DEVICE_DMA_EXT0_DATAMA_ADDR_BITS (0x00000020)
#define IPU_DEVICE_DMA_EXT0_DATAMB_ADDR_BITS (0x00000020)
#define IPU_DEVICE_DMA_EXT0_REGION_ORIGIN_BITS (0x00000020)
#define IPU_DEVICE_DMA_EXT0_REGION_WIDTH_BITS (0x0000000f)
#define IPU_DEVICE_DMA_EXT0_REGION_STRIDE_BITS (0x00000011)
#define IPU_DEVICE_DMA_EXT0_ELEMENT_SETUP_BITS (0x00000002)
#define IPU_DEVICE_DMA_EXT0_CIO_INFO_SETUP_BITS (0x0000000a)
#define IPU_DEVICE_DMA_EXT0_PORT_MODE_BITS (0x00000001)
#define IPU_DEVICE_DMA_EXT0_TERMINAL_DESC_32BIT_WORDS (0x00000004)
#define IPU_DEVICE_DMA_EXT0_X_COORDINATE_BITS (0x00000010)
#define IPU_DEVICE_DMA_EXT0_Y_COORDINATE_BITS (0x00000010)
#define IPU_DEVICE_DMA_EXT0_UNIT_LOCATION_BITS (0x00000020)
#define IPU_DEVICE_DMA_EXT0_SPAN_COLUMN_BITS (0x00000009)
#define IPU_DEVICE_DMA_EXT0_SPAN_ROW_BITS (0x0000000d)
#define IPU_DEVICE_DMA_EXT0_SPAN_WIDTH_BITS (0x00000009)
#define IPU_DEVICE_DMA_EXT0_SPAN_HEIGHT_BITS (0x0000000d)
#define IPU_DEVICE_DMA_EXT0_SPAN_MODE_BITS (0x00000002)
#define IPU_DEVICE_DMA_EXT0_SPAN_DESC_32BIT_WORDS (0x00000004)
#define IPU_DEVICE_DMA_EXT0_ELEMENT_EXTEND_MODE_BITS (0x00000001)
#define IPU_DEVICE_DMA_EXT0_PADDING_MODE_BITS (0x00000003)
#define IPU_DEVICE_DMA_EXT0_SAMPLING_SETUP_BITS (0x00000000)
#define IPU_DEVICE_DMA_EXT0_GLOBAL_SET_ID_BIT (0x00000001)
#define IPU_DEVICE_DMA_EXT0_ACK_MODE_BITS (0x00000004)
#define IPU_DEVICE_DMA_EXT0_ACK_ADDR_BITS (0x00000020)
#define IPU_DEVICE_DMA_EXT0_ACK_DATA_BITS (0x00000020)
#define IPU_DEVICE_DMA_EXT0_COMPLETED_COUNT_BITS (0x00000005)
#define IPU_DEVICE_DMA_EXT0_CHANNEL_DESC_32BIT_WORDS (0x00000004)
#define IPU_DEVICE_DMA_EXT0_UNIT_WIDTH_BITS (0x0000000e)
#define IPU_DEVICE_DMA_EXT0_UNIT_HEIGHT_BITS (0x00000007)
#define IPU_DEVICE_DMA_EXT0_UNIT_DESC_32BIT_WORDS (0x00000001)
#define IPU_DEVICE_DMA_EXT0_MACRO_SIZE_BITS (0x00000007)
#define IPU_DEVICE_DMA_EXT0_DESCRIPTOR_ID_BITS (0x00000008)
#define IPU_DEVICE_DMA_EXT0_DESCRIPTOR_ID_BIT_MASK (0x000000ff)
#define IPU_DEVICE_DMA_EXT0_TERMINAL_BITS (0x00000008)
#define IPU_DEVICE_DMA_EXT0_SPANS_BITS (0x00000008)
#define IPU_DEVICE_DMA_EXT0_CHANNELS_BITS (0x00000008)
#define IPU_DEVICE_DMA_EXT0_UNITS_BITS (0x00000008)
#define IPU_DEVICE_DMA_EXT0_BANK_ID_IDX (0x00000006)
#define IPU_DEVICE_DMA_EXT0_GROUP_ID_IDX (0x0000000c)
#define IPU_DEVICE_DMA_EXT0_NUM_OF_TERMINAL_DESC (0x000000e0)
#define IPU_DEVICE_DMA_EXT0_NUM_OF_SPAN_DESC (0x000000e0)
#define IPU_DEVICE_DMA_EXT0_NUM_OF_CHANNEL_DESC (0x00000070)
#define IPU_DEVICE_DMA_EXT0_NUM_OF_UNIT_DESC (0x00000070)
#define IPU_DEVICE_DMA_EXT0_NUM_OF_PHYSICAL_NON_CACHED_CHANNELS (0)
#define IPU_DEVICE_DMA_EXT1R_MASTER_BANKS (0x00000002)
#define IPU_DEVICE_DMA_EXT1R_GLOBAL_BANKS (0x00000001)
#define IPU_DEVICE_DMA_EXT1R_DATAMA_ADDR_BITS (0x00000020)
#define IPU_DEVICE_DMA_EXT1R_DATAMB_ADDR_BITS (0x00000020)
#define IPU_DEVICE_DMA_EXT1R_REGION_ORIGIN_BITS (0x00000020)
#define IPU_DEVICE_DMA_EXT1R_REGION_WIDTH_BITS (0x0000000f)
#define IPU_DEVICE_DMA_EXT1R_REGION_STRIDE_BITS (0x00000011)
#define IPU_DEVICE_DMA_EXT1R_ELEMENT_SETUP_BITS (0x00000002)
#define IPU_DEVICE_DMA_EXT1R_CIO_INFO_SETUP_BITS (0x00000010)
#define IPU_DEVICE_DMA_EXT1R_PORT_MODE_BITS (0x00000001)
#define IPU_DEVICE_DMA_EXT1R_TERMINAL_DESC_32BIT_WORDS (0x00000004)
#define IPU_DEVICE_DMA_EXT1R_X_COORDINATE_BITS (0x00000010)
#define IPU_DEVICE_DMA_EXT1R_Y_COORDINATE_BITS (0x00000010)
#define IPU_DEVICE_DMA_EXT1R_UNIT_LOCATION_BITS (0x00000020)
#define IPU_DEVICE_DMA_EXT1R_SPAN_COLUMN_BITS (0x00000009)
#define IPU_DEVICE_DMA_EXT1R_SPAN_ROW_BITS (0x0000000d)
#define IPU_DEVICE_DMA_EXT1R_SPAN_WIDTH_BITS (0x00000009)
#define IPU_DEVICE_DMA_EXT1R_SPAN_HEIGHT_BITS (0x0000000d)
#define IPU_DEVICE_DMA_EXT1R_SPAN_MODE_BITS (0x00000002)
#define IPU_DEVICE_DMA_EXT1R_SPAN_DESC_32BIT_WORDS (0x00000004)
#define IPU_DEVICE_DMA_EXT1R_ELEMENT_EXTEND_MODE_BITS (0x00000001)
#define IPU_DEVICE_DMA_EXT1R_PADDING_MODE_BITS (0x00000003)
#define IPU_DEVICE_DMA_EXT1R_SAMPLING_SETUP_BITS (0x00000000)
#define IPU_DEVICE_DMA_EXT1R_GLOBAL_SET_ID_BIT (0x00000001)
#define IPU_DEVICE_DMA_EXT1R_ACK_MODE_BITS (0x00000004)
#define IPU_DEVICE_DMA_EXT1R_ACK_ADDR_BITS (0x00000020)
#define IPU_DEVICE_DMA_EXT1R_ACK_DATA_BITS (0x00000020)
#define IPU_DEVICE_DMA_EXT1R_COMPLETED_COUNT_BITS (0x00000005)
#define IPU_DEVICE_DMA_EXT1R_CHANNEL_DESC_32BIT_WORDS (0x00000004)
#define IPU_DEVICE_DMA_EXT1R_UNIT_WIDTH_BITS (0x0000000e)
#define IPU_DEVICE_DMA_EXT1R_UNIT_HEIGHT_BITS (0x00000007)
#define IPU_DEVICE_DMA_EXT1R_UNIT_DESC_32BIT_WORDS (0x00000001)
#define IPU_DEVICE_DMA_EXT1R_MACRO_SIZE_BITS (0x00000007)
#define IPU_DEVICE_DMA_EXT1R_DESCRIPTOR_ID_BITS (0x00000008)
#define IPU_DEVICE_DMA_EXT1R_DESCRIPTOR_ID_BIT_MASK (0x000000ff)
#define IPU_DEVICE_DMA_EXT1R_TERMINAL_BITS (0x00000008)
#define IPU_DEVICE_DMA_EXT1R_SPANS_BITS (0x00000008)
#define IPU_DEVICE_DMA_EXT1R_CHANNELS_BITS (0x00000008)
#define IPU_DEVICE_DMA_EXT1R_UNITS_BITS (0x00000008)
#define IPU_DEVICE_DMA_EXT1R_BANK_ID_IDX (0x00000006)
#define IPU_DEVICE_DMA_EXT1R_GROUP_ID_IDX (0x0000000c)
#define IPU_DEVICE_DMA_EXT1R_NUM_OF_TERMINAL_DESC (0x000000e0)
#define IPU_DEVICE_DMA_EXT1R_NUM_OF_SPAN_DESC (0x000000e0)
#define IPU_DEVICE_DMA_EXT1R_NUM_OF_CHANNEL_DESC (0x00000070)
#define IPU_DEVICE_DMA_EXT1R_NUM_OF_UNIT_DESC (0x00000070)
#define IPU_DEVICE_DMA_EXT1R_NUM_OF_PHYSICAL_NON_CACHED_CHANNELS (0)
#define IPU_DEVICE_DMA_EXT1W_MASTER_BANKS (0x00000002)
#define IPU_DEVICE_DMA_EXT1W_GLOBAL_BANKS (0x00000001)
#define IPU_DEVICE_DMA_EXT1W_DATAMA_ADDR_BITS (0x00000020)
#define IPU_DEVICE_DMA_EXT1W_DATAMB_ADDR_BITS (0x00000020)
#define IPU_DEVICE_DMA_EXT1W_REGION_ORIGIN_BITS (0x00000020)
#define IPU_DEVICE_DMA_EXT1W_REGION_WIDTH_BITS (0x0000000f)
#define IPU_DEVICE_DMA_EXT1W_REGION_STRIDE_BITS (0x00000011)
#define IPU_DEVICE_DMA_EXT1W_ELEMENT_SETUP_BITS (0x00000002)
#define IPU_DEVICE_DMA_EXT1W_CIO_INFO_SETUP_BITS (0x00000010)
#define IPU_DEVICE_DMA_EXT1W_PORT_MODE_BITS (0x00000001)
#define IPU_DEVICE_DMA_EXT1W_TERMINAL_DESC_32BIT_WORDS (0x00000004)
#define IPU_DEVICE_DMA_EXT1W_X_COORDINATE_BITS (0x00000010)
#define IPU_DEVICE_DMA_EXT1W_Y_COORDINATE_BITS (0x00000010)
#define IPU_DEVICE_DMA_EXT1W_UNIT_LOCATION_BITS (0x00000020)
#define IPU_DEVICE_DMA_EXT1W_SPAN_COLUMN_BITS (0x00000009)
#define IPU_DEVICE_DMA_EXT1W_SPAN_ROW_BITS (0x0000000d)
#define IPU_DEVICE_DMA_EXT1W_SPAN_WIDTH_BITS (0x00000009)
#define IPU_DEVICE_DMA_EXT1W_SPAN_HEIGHT_BITS (0x0000000d)
#define IPU_DEVICE_DMA_EXT1W_SPAN_MODE_BITS (0x00000002)
#define IPU_DEVICE_DMA_EXT1W_SPAN_DESC_32BIT_WORDS (0x00000004)
#define IPU_DEVICE_DMA_EXT1W_ELEMENT_EXTEND_MODE_BITS (0x00000001)
#define IPU_DEVICE_DMA_EXT1W_PADDING_MODE_BITS (0x00000003)
#define IPU_DEVICE_DMA_EXT1W_SAMPLING_SETUP_BITS (0x00000000)
#define IPU_DEVICE_DMA_EXT1W_GLOBAL_SET_ID_BIT (0x00000002)
#define IPU_DEVICE_DMA_EXT1W_ACK_MODE_BITS (0x00000004)
#define IPU_DEVICE_DMA_EXT1W_ACK_ADDR_BITS (0x00000020)
#define IPU_DEVICE_DMA_EXT1W_ACK_DATA_BITS (0x00000020)
#define IPU_DEVICE_DMA_EXT1W_COMPLETED_COUNT_BITS (0x00000005)
#define IPU_DEVICE_DMA_EXT1W_CHANNEL_DESC_32BIT_WORDS (0x00000004)
#define IPU_DEVICE_DMA_EXT1W_UNIT_WIDTH_BITS (0x0000000e)
#define IPU_DEVICE_DMA_EXT1W_UNIT_HEIGHT_BITS (0x00000007)
#define IPU_DEVICE_DMA_EXT1W_UNIT_DESC_32BIT_WORDS (0x00000001)
#define IPU_DEVICE_DMA_EXT1W_MACRO_SIZE_BITS (0x00000007)
#define IPU_DEVICE_DMA_EXT1W_DESCRIPTOR_ID_BITS (0x00000008)
#define IPU_DEVICE_DMA_EXT1W_DESCRIPTOR_ID_BIT_MASK (0x000000ff)
#define IPU_DEVICE_DMA_EXT1W_TERMINAL_BITS (0x00000008)
#define IPU_DEVICE_DMA_EXT1W_SPANS_BITS (0x00000008)
#define IPU_DEVICE_DMA_EXT1W_CHANNELS_BITS (0x00000008)
#define IPU_DEVICE_DMA_EXT1W_UNITS_BITS (0x00000008)
#define IPU_DEVICE_DMA_EXT1W_BANK_ID_IDX (0x00000006)
#define IPU_DEVICE_DMA_EXT1W_GROUP_ID_IDX (0x0000000c)
#define IPU_DEVICE_DMA_EXT1W_NUM_OF_TERMINAL_DESC (0x000000c0)
#define IPU_DEVICE_DMA_EXT1W_NUM_OF_SPAN_DESC (0x000000d0)
#define IPU_DEVICE_DMA_EXT1W_NUM_OF_CHANNEL_DESC (0x00000068)
#define IPU_DEVICE_DMA_EXT1W_NUM_OF_UNIT_DESC (0x00000068)
#define IPU_DEVICE_DMA_EXT1W_NUM_OF_PHYSICAL_NON_CACHED_CHANNELS (0)
#define IPU_DEVICE_DMA_INT_MASTER_BANKS (0x00000002)
#define IPU_DEVICE_DMA_INT_GLOBAL_BANKS (0x00000001)
#define IPU_DEVICE_DMA_INT_DATAMA_ADDR_BITS (0x00000020)
#define IPU_DEVICE_DMA_INT_DATAMB_ADDR_BITS (0x00000020)
#define IPU_DEVICE_DMA_INT_REGION_ORIGIN_BITS (0x00000020)
#define IPU_DEVICE_DMA_INT_REGION_WIDTH_BITS (0x0000000f)
#define IPU_DEVICE_DMA_INT_REGION_STRIDE_BITS (0x00000011)
#define IPU_DEVICE_DMA_INT_ELEMENT_SETUP_BITS (0x00000001)
#define IPU_DEVICE_DMA_INT_CIO_INFO_SETUP_BITS (0x00000000)
#define IPU_DEVICE_DMA_INT_PORT_MODE_BITS (0x00000001)
#define IPU_DEVICE_DMA_INT_TERMINAL_DESC_32BIT_WORDS (0x00000004)
#define IPU_DEVICE_DMA_INT_X_COORDINATE_BITS (0x00000010)
#define IPU_DEVICE_DMA_INT_Y_COORDINATE_BITS (0x00000010)
#define IPU_DEVICE_DMA_INT_UNIT_LOCATION_BITS (0x00000020)
#define IPU_DEVICE_DMA_INT_SPAN_COLUMN_BITS (0x00000009)
#define IPU_DEVICE_DMA_INT_SPAN_ROW_BITS (0x0000000d)
#define IPU_DEVICE_DMA_INT_SPAN_WIDTH_BITS (0x00000009)
#define IPU_DEVICE_DMA_INT_SPAN_HEIGHT_BITS (0x0000000d)
#define IPU_DEVICE_DMA_INT_SPAN_MODE_BITS (0x00000002)
#define IPU_DEVICE_DMA_INT_SPAN_DESC_32BIT_WORDS (0x00000004)
#define IPU_DEVICE_DMA_INT_ELEMENT_EXTEND_MODE_BITS (0x00000001)
#define IPU_DEVICE_DMA_INT_PADDING_MODE_BITS (0x00000003)
#define IPU_DEVICE_DMA_INT_SAMPLING_SETUP_BITS (0x00000000)
#define IPU_DEVICE_DMA_INT_GLOBAL_SET_ID_BIT (0x00000001)
#define IPU_DEVICE_DMA_INT_ACK_MODE_BITS (0x00000004)
#define IPU_DEVICE_DMA_INT_ACK_ADDR_BITS (0x00000020)
#define IPU_DEVICE_DMA_INT_ACK_DATA_BITS (0x00000020)
#define IPU_DEVICE_DMA_INT_COMPLETED_COUNT_BITS (0x00000005)
#define IPU_DEVICE_DMA_INT_CHANNEL_DESC_32BIT_WORDS (0x00000004)
#define IPU_DEVICE_DMA_INT_UNIT_WIDTH_BITS (0x0000000e)
#define IPU_DEVICE_DMA_INT_UNIT_HEIGHT_BITS (0x00000007)
#define IPU_DEVICE_DMA_INT_UNIT_DESC_32BIT_WORDS (0x00000001)
#define IPU_DEVICE_DMA_INT_MACRO_SIZE_BITS (0x00000007)
#define IPU_DEVICE_DMA_INT_DESCRIPTOR_ID_BITS (0x00000008)
#define IPU_DEVICE_DMA_INT_DESCRIPTOR_ID_BIT_MASK (0x000000ff)
#define IPU_DEVICE_DMA_INT_TERMINAL_BITS (0x00000008)
#define IPU_DEVICE_DMA_INT_SPANS_BITS (0x00000008)
#define IPU_DEVICE_DMA_INT_CHANNELS_BITS (0x00000008)
#define IPU_DEVICE_DMA_INT_UNITS_BITS (0x00000008)
#define IPU_DEVICE_DMA_INT_BANK_ID_IDX (0x00000006)
#define IPU_DEVICE_DMA_INT_GROUP_ID_IDX (0x0000000c)
#define IPU_DEVICE_DMA_INT_NUM_OF_TERMINAL_DESC (0x000000f0)
#define IPU_DEVICE_DMA_INT_NUM_OF_SPAN_DESC (0x000000f0)
#define IPU_DEVICE_DMA_INT_NUM_OF_CHANNEL_DESC (0x00000078)
#define IPU_DEVICE_DMA_INT_NUM_OF_UNIT_DESC (0x00000078)
#define IPU_DEVICE_DMA_INT_NUM_OF_PHYSICAL_NON_CACHED_CHANNELS (0)
#define IPU_DEVICE_DMA_ISA_MASTER_BANKS (0x00000002)
#define IPU_DEVICE_DMA_ISA_GLOBAL_BANKS (0x00000001)
#define IPU_DEVICE_DMA_ISA_DATAMA_ADDR_BITS (0x00000020)
#define IPU_DEVICE_DMA_ISA_DATAMB_ADDR_BITS (0x00000020)
#define IPU_DEVICE_DMA_ISA_REGION_ORIGIN_BITS (0x00000020)
#define IPU_DEVICE_DMA_ISA_REGION_WIDTH_BITS (0x0000000e)
#define IPU_DEVICE_DMA_ISA_REGION_STRIDE_BITS (0x00000011)
#define IPU_DEVICE_DMA_ISA_ELEMENT_SETUP_BITS (0x00000001)
#define IPU_DEVICE_DMA_ISA_CIO_INFO_SETUP_BITS (0x00000000)
#define IPU_DEVICE_DMA_ISA_PORT_MODE_BITS (0x00000001)
#define IPU_DEVICE_DMA_ISA_TERMINAL_DESC_32BIT_WORDS (0x00000004)
#define IPU_DEVICE_DMA_ISA_X_COORDINATE_BITS (0x00000010)
#define IPU_DEVICE_DMA_ISA_Y_COORDINATE_BITS (0x00000010)
#define IPU_DEVICE_DMA_ISA_UNIT_LOCATION_BITS (0x00000020)
#define IPU_DEVICE_DMA_ISA_SPAN_COLUMN_BITS (0x00000009)
#define IPU_DEVICE_DMA_ISA_SPAN_ROW_BITS (0x0000000d)
#define IPU_DEVICE_DMA_ISA_SPAN_WIDTH_BITS (0x00000009)
#define IPU_DEVICE_DMA_ISA_SPAN_HEIGHT_BITS (0x0000000d)
#define IPU_DEVICE_DMA_ISA_SPAN_MODE_BITS (0x00000002)
#define IPU_DEVICE_DMA_ISA_SPAN_DESC_32BIT_WORDS (0x00000004)
#define IPU_DEVICE_DMA_ISA_ELEMENT_EXTEND_MODE_BITS (0x00000001)
#define IPU_DEVICE_DMA_ISA_PADDING_MODE_BITS (0x00000003)
#define IPU_DEVICE_DMA_ISA_SAMPLING_SETUP_BITS (0x00000000)
#define IPU_DEVICE_DMA_ISA_GLOBAL_SET_ID_BIT (0x00000001)
#define IPU_DEVICE_DMA_ISA_ACK_MODE_BITS (0x00000004)
#define IPU_DEVICE_DMA_ISA_ACK_ADDR_BITS (0x00000020)
#define IPU_DEVICE_DMA_ISA_ACK_DATA_BITS (0x00000020)
#define IPU_DEVICE_DMA_ISA_COMPLETED_COUNT_BITS (0x00000005)
#define IPU_DEVICE_DMA_ISA_CHANNEL_DESC_32BIT_WORDS (0x00000004)
#define IPU_DEVICE_DMA_ISA_UNIT_WIDTH_BITS (0x0000000d)
#define IPU_DEVICE_DMA_ISA_UNIT_HEIGHT_BITS (0x00000003)
#define IPU_DEVICE_DMA_ISA_UNIT_DESC_32BIT_WORDS (0x00000001)
#define IPU_DEVICE_DMA_ISA_MACRO_SIZE_BITS (0x00000007)
#define IPU_DEVICE_DMA_ISA_DESCRIPTOR_ID_BITS (0x00000008)
#define IPU_DEVICE_DMA_ISA_DESCRIPTOR_ID_BIT_MASK (0x000000ff)
#define IPU_DEVICE_DMA_ISA_TERMINAL_BITS (0x00000008)
#define IPU_DEVICE_DMA_ISA_SPANS_BITS (0x00000008)
#define IPU_DEVICE_DMA_ISA_CHANNELS_BITS (0x00000008)
#define IPU_DEVICE_DMA_ISA_UNITS_BITS (0x00000008)
#define IPU_DEVICE_DMA_ISA_BANK_ID_IDX (0x00000006)
#define IPU_DEVICE_DMA_ISA_GROUP_ID_IDX (0x0000000c)
#define IPU_DEVICE_DMA_ISA_NUM_OF_TERMINAL_DESC (0x00000000)
#define IPU_DEVICE_DMA_ISA_NUM_OF_SPAN_DESC (0x00000000)
#define IPU_DEVICE_DMA_ISA_NUM_OF_CHANNEL_DESC (0x00000000)
#define IPU_DEVICE_DMA_ISA_NUM_OF_UNIT_DESC (0x00000000)
#define IPU_DEVICE_DMA_ISA_NUM_OF_PHYSICAL_NON_CACHED_CHANNELS (0)
#endif /* _IPU_DEVICE_DMA_PROPERTIES_DEFS_H_ */

