// Seed: 748325839
module module_0 (
    input tri0 id_0,
    input tri0 id_1,
    output supply1 id_2
);
  wire id_4;
  id_5(
      id_1, 1
  );
  wire id_6;
endmodule
module module_1 (
    output tri1 id_0,
    input wire id_1,
    input tri1 id_2,
    output tri0 id_3,
    output wand id_4,
    input supply1 id_5
    , id_7
);
  wire id_8;
  or primCall (id_4, id_7, id_1, id_2, id_8);
  module_0 modCall_1 (
      id_2,
      id_5,
      id_4
  );
  assign modCall_1.type_1 = 0;
endmodule
module module_2 (
    input tri0 id_0
    , id_24,
    output wor id_1,
    output tri id_2,
    output wor id_3,
    input tri1 id_4
    , id_25,
    output tri0 id_5,
    input uwire id_6,
    output wor id_7,
    input supply1 id_8,
    input tri0 id_9,
    input uwire id_10,
    input wire id_11,
    input tri1 id_12,
    input wire id_13,
    output tri1 id_14,
    output wire id_15,
    input supply1 id_16,
    input tri1 id_17,
    input wand id_18,
    input supply1 id_19,
    input tri1 id_20,
    output uwire id_21,
    input supply1 id_22
    , id_26
);
  assign id_2 = 1;
  module_0 modCall_1 (
      id_22,
      id_10,
      id_5
  );
  wire id_27;
endmodule
