Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.3 (win64) Build 1368829 Mon Sep 28 20:06:43 MDT 2015
| Date         : Thu Oct 29 16:46:11 2015
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file SCOPE_TOP_timing_summary_routed.rpt -rpx SCOPE_TOP_timing_summary_routed.rpx
| Design       : SCOPE_TOP
| Device       : 7a35t-cpg236
| Speed File   : -3  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: FSM1/state_reg[0]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: FSM1/state_reg[1]/C (HIGH)

 There are 20464 register/latch pins with no clock driven by root clock pin: GEN_CLK_SUBSAMPLE/CLK_DIVIDED_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 30698 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.848       -3.054                      4                  448        0.098        0.000                      0                  448        3.000        0.000                       0                   256  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                 6.337        0.000                      0                  298        0.098        0.000                      0                  298        3.000        0.000                       0                   180  
  clk_out1_clk_wiz_0       -0.563       -1.666                      4                  150        0.121        0.000                      0                  150        4.130        0.000                       0                    73  
  clkfbout_clk_wiz_0                                                                                                                                                    8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin         clk_out1_clk_wiz_0       -1.848       -1.848                      1                    1        0.262        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.337ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.337ns  (required time - arrival time)
  Source:                 GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.701ns  (logic 1.665ns (44.992%)  route 2.036ns (55.008%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.922ns = ( 13.922 - 10.000 ) 
    Source Clock Delay      (SCD):    4.173ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.294     4.173    GEN_CLK_SUBSAMPLE/CLK_IBUF_BUFG
    SLICE_X64Y29         FDRE                                         r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.393     4.566 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[16]/Q
                         net (fo=2, routed)           0.707     5.273    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[16]
    SLICE_X65Y26         LUT4 (Prop_lut4_I2_O)        0.097     5.370 f  GEN_CLK_SUBSAMPLE/CLK_DIVIDED_i_8/O
                         net (fo=1, routed)           0.501     5.871    GEN_CLK_SUBSAMPLE/CLK_DIVIDED_i_8_n_0
    SLICE_X65Y29         LUT6 (Prop_lut6_I5_O)        0.097     5.968 r  GEN_CLK_SUBSAMPLE/CLK_DIVIDED_i_4/O
                         net (fo=19, routed)          0.828     6.796    GEN_CLK_SUBSAMPLE/CLK_DIVIDED_i_4_n_0
    SLICE_X64Y25         LUT5 (Prop_lut5_I1_O)        0.097     6.893 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div[0]_i_2/O
                         net (fo=1, routed)           0.000     6.893    GEN_CLK_SUBSAMPLE/counter_for_clk_div[0]_i_2_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     7.177 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.177    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[0]_i_1_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.269 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.269    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[4]_i_1_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.361 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.361    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[8]_i_1_n_0
    SLICE_X64Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.453 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.453    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[12]_i_1_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.545 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.545    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[16]_i_1_n_0
    SLICE_X64Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.637 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.637    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[20]_i_1_n_0
    SLICE_X64Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     7.874 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.874    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[24]_i_1_n_4
    SLICE_X64Y31         FDRE                                         r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.196    13.922    GEN_CLK_SUBSAMPLE/CLK_IBUF_BUFG
    SLICE_X64Y31         FDRE                                         r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[27]/C
                         clock pessimism              0.230    14.152    
                         clock uncertainty           -0.035    14.117    
    SLICE_X64Y31         FDRE (Setup_fdre_C_D)        0.094    14.211    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[27]
  -------------------------------------------------------------------
                         required time                         14.211    
                         arrival time                          -7.874    
  -------------------------------------------------------------------
                         slack                                  6.337    

Slack (MET) :             6.351ns  (required time - arrival time)
  Source:                 GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.687ns  (logic 1.651ns (44.783%)  route 2.036ns (55.217%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.922ns = ( 13.922 - 10.000 ) 
    Source Clock Delay      (SCD):    4.173ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.294     4.173    GEN_CLK_SUBSAMPLE/CLK_IBUF_BUFG
    SLICE_X64Y29         FDRE                                         r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.393     4.566 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[16]/Q
                         net (fo=2, routed)           0.707     5.273    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[16]
    SLICE_X65Y26         LUT4 (Prop_lut4_I2_O)        0.097     5.370 f  GEN_CLK_SUBSAMPLE/CLK_DIVIDED_i_8/O
                         net (fo=1, routed)           0.501     5.871    GEN_CLK_SUBSAMPLE/CLK_DIVIDED_i_8_n_0
    SLICE_X65Y29         LUT6 (Prop_lut6_I5_O)        0.097     5.968 r  GEN_CLK_SUBSAMPLE/CLK_DIVIDED_i_4/O
                         net (fo=19, routed)          0.828     6.796    GEN_CLK_SUBSAMPLE/CLK_DIVIDED_i_4_n_0
    SLICE_X64Y25         LUT5 (Prop_lut5_I1_O)        0.097     6.893 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div[0]_i_2/O
                         net (fo=1, routed)           0.000     6.893    GEN_CLK_SUBSAMPLE/counter_for_clk_div[0]_i_2_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     7.177 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.177    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[0]_i_1_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.269 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.269    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[4]_i_1_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.361 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.361    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[8]_i_1_n_0
    SLICE_X64Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.453 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.453    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[12]_i_1_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.545 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.545    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[16]_i_1_n_0
    SLICE_X64Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.637 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.637    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[20]_i_1_n_0
    SLICE_X64Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     7.860 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.860    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[24]_i_1_n_6
    SLICE_X64Y31         FDRE                                         r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.196    13.922    GEN_CLK_SUBSAMPLE/CLK_IBUF_BUFG
    SLICE_X64Y31         FDRE                                         r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[25]/C
                         clock pessimism              0.230    14.152    
                         clock uncertainty           -0.035    14.117    
    SLICE_X64Y31         FDRE (Setup_fdre_C_D)        0.094    14.211    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[25]
  -------------------------------------------------------------------
                         required time                         14.211    
                         arrival time                          -7.860    
  -------------------------------------------------------------------
                         slack                                  6.351    

Slack (MET) :             6.394ns  (required time - arrival time)
  Source:                 GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.644ns  (logic 1.608ns (44.131%)  route 2.036ns (55.869%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.922ns = ( 13.922 - 10.000 ) 
    Source Clock Delay      (SCD):    4.173ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.294     4.173    GEN_CLK_SUBSAMPLE/CLK_IBUF_BUFG
    SLICE_X64Y29         FDRE                                         r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.393     4.566 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[16]/Q
                         net (fo=2, routed)           0.707     5.273    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[16]
    SLICE_X65Y26         LUT4 (Prop_lut4_I2_O)        0.097     5.370 f  GEN_CLK_SUBSAMPLE/CLK_DIVIDED_i_8/O
                         net (fo=1, routed)           0.501     5.871    GEN_CLK_SUBSAMPLE/CLK_DIVIDED_i_8_n_0
    SLICE_X65Y29         LUT6 (Prop_lut6_I5_O)        0.097     5.968 r  GEN_CLK_SUBSAMPLE/CLK_DIVIDED_i_4/O
                         net (fo=19, routed)          0.828     6.796    GEN_CLK_SUBSAMPLE/CLK_DIVIDED_i_4_n_0
    SLICE_X64Y25         LUT5 (Prop_lut5_I1_O)        0.097     6.893 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div[0]_i_2/O
                         net (fo=1, routed)           0.000     6.893    GEN_CLK_SUBSAMPLE/counter_for_clk_div[0]_i_2_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     7.177 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.177    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[0]_i_1_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.269 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.269    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[4]_i_1_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.361 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.361    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[8]_i_1_n_0
    SLICE_X64Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.453 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.453    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[12]_i_1_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.545 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.545    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[16]_i_1_n_0
    SLICE_X64Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.637 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.637    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[20]_i_1_n_0
    SLICE_X64Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.817 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.817    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[24]_i_1_n_5
    SLICE_X64Y31         FDRE                                         r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.196    13.922    GEN_CLK_SUBSAMPLE/CLK_IBUF_BUFG
    SLICE_X64Y31         FDRE                                         r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[26]/C
                         clock pessimism              0.230    14.152    
                         clock uncertainty           -0.035    14.117    
    SLICE_X64Y31         FDRE (Setup_fdre_C_D)        0.094    14.211    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[26]
  -------------------------------------------------------------------
                         required time                         14.211    
                         arrival time                          -7.817    
  -------------------------------------------------------------------
                         slack                                  6.394    

Slack (MET) :             6.417ns  (required time - arrival time)
  Source:                 GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.621ns  (logic 1.585ns (43.776%)  route 2.036ns (56.224%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.922ns = ( 13.922 - 10.000 ) 
    Source Clock Delay      (SCD):    4.173ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.294     4.173    GEN_CLK_SUBSAMPLE/CLK_IBUF_BUFG
    SLICE_X64Y29         FDRE                                         r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.393     4.566 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[16]/Q
                         net (fo=2, routed)           0.707     5.273    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[16]
    SLICE_X65Y26         LUT4 (Prop_lut4_I2_O)        0.097     5.370 f  GEN_CLK_SUBSAMPLE/CLK_DIVIDED_i_8/O
                         net (fo=1, routed)           0.501     5.871    GEN_CLK_SUBSAMPLE/CLK_DIVIDED_i_8_n_0
    SLICE_X65Y29         LUT6 (Prop_lut6_I5_O)        0.097     5.968 r  GEN_CLK_SUBSAMPLE/CLK_DIVIDED_i_4/O
                         net (fo=19, routed)          0.828     6.796    GEN_CLK_SUBSAMPLE/CLK_DIVIDED_i_4_n_0
    SLICE_X64Y25         LUT5 (Prop_lut5_I1_O)        0.097     6.893 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div[0]_i_2/O
                         net (fo=1, routed)           0.000     6.893    GEN_CLK_SUBSAMPLE/counter_for_clk_div[0]_i_2_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     7.177 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.177    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[0]_i_1_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.269 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.269    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[4]_i_1_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.361 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.361    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[8]_i_1_n_0
    SLICE_X64Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.453 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.453    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[12]_i_1_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.545 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.545    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[16]_i_1_n_0
    SLICE_X64Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.637 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.637    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[20]_i_1_n_0
    SLICE_X64Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.794 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.794    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[24]_i_1_n_7
    SLICE_X64Y31         FDRE                                         r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.196    13.922    GEN_CLK_SUBSAMPLE/CLK_IBUF_BUFG
    SLICE_X64Y31         FDRE                                         r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[24]/C
                         clock pessimism              0.230    14.152    
                         clock uncertainty           -0.035    14.117    
    SLICE_X64Y31         FDRE (Setup_fdre_C_D)        0.094    14.211    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[24]
  -------------------------------------------------------------------
                         required time                         14.211    
                         arrival time                          -7.794    
  -------------------------------------------------------------------
                         slack                                  6.417    

Slack (MET) :             6.428ns  (required time - arrival time)
  Source:                 GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.609ns  (logic 1.573ns (43.589%)  route 2.036ns (56.411%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.921ns = ( 13.921 - 10.000 ) 
    Source Clock Delay      (SCD):    4.173ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.294     4.173    GEN_CLK_SUBSAMPLE/CLK_IBUF_BUFG
    SLICE_X64Y29         FDRE                                         r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.393     4.566 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[16]/Q
                         net (fo=2, routed)           0.707     5.273    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[16]
    SLICE_X65Y26         LUT4 (Prop_lut4_I2_O)        0.097     5.370 f  GEN_CLK_SUBSAMPLE/CLK_DIVIDED_i_8/O
                         net (fo=1, routed)           0.501     5.871    GEN_CLK_SUBSAMPLE/CLK_DIVIDED_i_8_n_0
    SLICE_X65Y29         LUT6 (Prop_lut6_I5_O)        0.097     5.968 r  GEN_CLK_SUBSAMPLE/CLK_DIVIDED_i_4/O
                         net (fo=19, routed)          0.828     6.796    GEN_CLK_SUBSAMPLE/CLK_DIVIDED_i_4_n_0
    SLICE_X64Y25         LUT5 (Prop_lut5_I1_O)        0.097     6.893 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div[0]_i_2/O
                         net (fo=1, routed)           0.000     6.893    GEN_CLK_SUBSAMPLE/counter_for_clk_div[0]_i_2_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     7.177 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.177    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[0]_i_1_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.269 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.269    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[4]_i_1_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.361 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.361    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[8]_i_1_n_0
    SLICE_X64Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.453 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.453    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[12]_i_1_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.545 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.545    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[16]_i_1_n_0
    SLICE_X64Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     7.782 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.782    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[20]_i_1_n_4
    SLICE_X64Y30         FDRE                                         r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.195    13.921    GEN_CLK_SUBSAMPLE/CLK_IBUF_BUFG
    SLICE_X64Y30         FDRE                                         r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[23]/C
                         clock pessimism              0.230    14.151    
                         clock uncertainty           -0.035    14.116    
    SLICE_X64Y30         FDRE (Setup_fdre_C_D)        0.094    14.210    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[23]
  -------------------------------------------------------------------
                         required time                         14.210    
                         arrival time                          -7.782    
  -------------------------------------------------------------------
                         slack                                  6.428    

Slack (MET) :             6.442ns  (required time - arrival time)
  Source:                 GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.595ns  (logic 1.559ns (43.370%)  route 2.036ns (56.630%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.921ns = ( 13.921 - 10.000 ) 
    Source Clock Delay      (SCD):    4.173ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.294     4.173    GEN_CLK_SUBSAMPLE/CLK_IBUF_BUFG
    SLICE_X64Y29         FDRE                                         r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.393     4.566 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[16]/Q
                         net (fo=2, routed)           0.707     5.273    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[16]
    SLICE_X65Y26         LUT4 (Prop_lut4_I2_O)        0.097     5.370 f  GEN_CLK_SUBSAMPLE/CLK_DIVIDED_i_8/O
                         net (fo=1, routed)           0.501     5.871    GEN_CLK_SUBSAMPLE/CLK_DIVIDED_i_8_n_0
    SLICE_X65Y29         LUT6 (Prop_lut6_I5_O)        0.097     5.968 r  GEN_CLK_SUBSAMPLE/CLK_DIVIDED_i_4/O
                         net (fo=19, routed)          0.828     6.796    GEN_CLK_SUBSAMPLE/CLK_DIVIDED_i_4_n_0
    SLICE_X64Y25         LUT5 (Prop_lut5_I1_O)        0.097     6.893 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div[0]_i_2/O
                         net (fo=1, routed)           0.000     6.893    GEN_CLK_SUBSAMPLE/counter_for_clk_div[0]_i_2_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     7.177 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.177    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[0]_i_1_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.269 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.269    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[4]_i_1_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.361 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.361    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[8]_i_1_n_0
    SLICE_X64Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.453 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.453    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[12]_i_1_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.545 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.545    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[16]_i_1_n_0
    SLICE_X64Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     7.768 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.768    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[20]_i_1_n_6
    SLICE_X64Y30         FDRE                                         r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.195    13.921    GEN_CLK_SUBSAMPLE/CLK_IBUF_BUFG
    SLICE_X64Y30         FDRE                                         r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[21]/C
                         clock pessimism              0.230    14.151    
                         clock uncertainty           -0.035    14.116    
    SLICE_X64Y30         FDRE (Setup_fdre_C_D)        0.094    14.210    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[21]
  -------------------------------------------------------------------
                         required time                         14.210    
                         arrival time                          -7.768    
  -------------------------------------------------------------------
                         slack                                  6.442    

Slack (MET) :             6.485ns  (required time - arrival time)
  Source:                 GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.552ns  (logic 1.516ns (42.684%)  route 2.036ns (57.316%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.921ns = ( 13.921 - 10.000 ) 
    Source Clock Delay      (SCD):    4.173ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.294     4.173    GEN_CLK_SUBSAMPLE/CLK_IBUF_BUFG
    SLICE_X64Y29         FDRE                                         r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.393     4.566 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[16]/Q
                         net (fo=2, routed)           0.707     5.273    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[16]
    SLICE_X65Y26         LUT4 (Prop_lut4_I2_O)        0.097     5.370 f  GEN_CLK_SUBSAMPLE/CLK_DIVIDED_i_8/O
                         net (fo=1, routed)           0.501     5.871    GEN_CLK_SUBSAMPLE/CLK_DIVIDED_i_8_n_0
    SLICE_X65Y29         LUT6 (Prop_lut6_I5_O)        0.097     5.968 r  GEN_CLK_SUBSAMPLE/CLK_DIVIDED_i_4/O
                         net (fo=19, routed)          0.828     6.796    GEN_CLK_SUBSAMPLE/CLK_DIVIDED_i_4_n_0
    SLICE_X64Y25         LUT5 (Prop_lut5_I1_O)        0.097     6.893 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div[0]_i_2/O
                         net (fo=1, routed)           0.000     6.893    GEN_CLK_SUBSAMPLE/counter_for_clk_div[0]_i_2_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     7.177 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.177    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[0]_i_1_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.269 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.269    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[4]_i_1_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.361 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.361    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[8]_i_1_n_0
    SLICE_X64Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.453 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.453    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[12]_i_1_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.545 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.545    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[16]_i_1_n_0
    SLICE_X64Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.725 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.725    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[20]_i_1_n_5
    SLICE_X64Y30         FDRE                                         r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.195    13.921    GEN_CLK_SUBSAMPLE/CLK_IBUF_BUFG
    SLICE_X64Y30         FDRE                                         r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[22]/C
                         clock pessimism              0.230    14.151    
                         clock uncertainty           -0.035    14.116    
    SLICE_X64Y30         FDRE (Setup_fdre_C_D)        0.094    14.210    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[22]
  -------------------------------------------------------------------
                         required time                         14.210    
                         arrival time                          -7.725    
  -------------------------------------------------------------------
                         slack                                  6.485    

Slack (MET) :             6.508ns  (required time - arrival time)
  Source:                 GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 1.493ns (42.311%)  route 2.036ns (57.689%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.921ns = ( 13.921 - 10.000 ) 
    Source Clock Delay      (SCD):    4.173ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.294     4.173    GEN_CLK_SUBSAMPLE/CLK_IBUF_BUFG
    SLICE_X64Y29         FDRE                                         r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.393     4.566 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[16]/Q
                         net (fo=2, routed)           0.707     5.273    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[16]
    SLICE_X65Y26         LUT4 (Prop_lut4_I2_O)        0.097     5.370 f  GEN_CLK_SUBSAMPLE/CLK_DIVIDED_i_8/O
                         net (fo=1, routed)           0.501     5.871    GEN_CLK_SUBSAMPLE/CLK_DIVIDED_i_8_n_0
    SLICE_X65Y29         LUT6 (Prop_lut6_I5_O)        0.097     5.968 r  GEN_CLK_SUBSAMPLE/CLK_DIVIDED_i_4/O
                         net (fo=19, routed)          0.828     6.796    GEN_CLK_SUBSAMPLE/CLK_DIVIDED_i_4_n_0
    SLICE_X64Y25         LUT5 (Prop_lut5_I1_O)        0.097     6.893 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div[0]_i_2/O
                         net (fo=1, routed)           0.000     6.893    GEN_CLK_SUBSAMPLE/counter_for_clk_div[0]_i_2_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     7.177 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.177    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[0]_i_1_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.269 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.269    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[4]_i_1_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.361 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.361    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[8]_i_1_n_0
    SLICE_X64Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.453 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.453    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[12]_i_1_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.545 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.545    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[16]_i_1_n_0
    SLICE_X64Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.702 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.702    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[20]_i_1_n_7
    SLICE_X64Y30         FDRE                                         r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.195    13.921    GEN_CLK_SUBSAMPLE/CLK_IBUF_BUFG
    SLICE_X64Y30         FDRE                                         r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[20]/C
                         clock pessimism              0.230    14.151    
                         clock uncertainty           -0.035    14.116    
    SLICE_X64Y30         FDRE (Setup_fdre_C_D)        0.094    14.210    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[20]
  -------------------------------------------------------------------
                         required time                         14.210    
                         arrival time                          -7.702    
  -------------------------------------------------------------------
                         slack                                  6.508    

Slack (MET) :             6.542ns  (required time - arrival time)
  Source:                 GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.517ns  (logic 1.481ns (42.114%)  route 2.036ns (57.886%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.920ns = ( 13.920 - 10.000 ) 
    Source Clock Delay      (SCD):    4.173ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.294     4.173    GEN_CLK_SUBSAMPLE/CLK_IBUF_BUFG
    SLICE_X64Y29         FDRE                                         r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.393     4.566 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[16]/Q
                         net (fo=2, routed)           0.707     5.273    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[16]
    SLICE_X65Y26         LUT4 (Prop_lut4_I2_O)        0.097     5.370 f  GEN_CLK_SUBSAMPLE/CLK_DIVIDED_i_8/O
                         net (fo=1, routed)           0.501     5.871    GEN_CLK_SUBSAMPLE/CLK_DIVIDED_i_8_n_0
    SLICE_X65Y29         LUT6 (Prop_lut6_I5_O)        0.097     5.968 r  GEN_CLK_SUBSAMPLE/CLK_DIVIDED_i_4/O
                         net (fo=19, routed)          0.828     6.796    GEN_CLK_SUBSAMPLE/CLK_DIVIDED_i_4_n_0
    SLICE_X64Y25         LUT5 (Prop_lut5_I1_O)        0.097     6.893 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div[0]_i_2/O
                         net (fo=1, routed)           0.000     6.893    GEN_CLK_SUBSAMPLE/counter_for_clk_div[0]_i_2_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     7.177 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.177    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[0]_i_1_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.269 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.269    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[4]_i_1_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.361 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.361    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[8]_i_1_n_0
    SLICE_X64Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.453 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.453    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[12]_i_1_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     7.690 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.690    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[16]_i_1_n_4
    SLICE_X64Y29         FDRE                                         r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.194    13.920    GEN_CLK_SUBSAMPLE/CLK_IBUF_BUFG
    SLICE_X64Y29         FDRE                                         r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[19]/C
                         clock pessimism              0.253    14.173    
                         clock uncertainty           -0.035    14.138    
    SLICE_X64Y29         FDRE (Setup_fdre_C_D)        0.094    14.232    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[19]
  -------------------------------------------------------------------
                         required time                         14.232    
                         arrival time                          -7.690    
  -------------------------------------------------------------------
                         slack                                  6.542    

Slack (MET) :             6.556ns  (required time - arrival time)
  Source:                 GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.503ns  (logic 1.467ns (41.882%)  route 2.036ns (58.118%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.920ns = ( 13.920 - 10.000 ) 
    Source Clock Delay      (SCD):    4.173ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.294     4.173    GEN_CLK_SUBSAMPLE/CLK_IBUF_BUFG
    SLICE_X64Y29         FDRE                                         r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.393     4.566 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[16]/Q
                         net (fo=2, routed)           0.707     5.273    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[16]
    SLICE_X65Y26         LUT4 (Prop_lut4_I2_O)        0.097     5.370 f  GEN_CLK_SUBSAMPLE/CLK_DIVIDED_i_8/O
                         net (fo=1, routed)           0.501     5.871    GEN_CLK_SUBSAMPLE/CLK_DIVIDED_i_8_n_0
    SLICE_X65Y29         LUT6 (Prop_lut6_I5_O)        0.097     5.968 r  GEN_CLK_SUBSAMPLE/CLK_DIVIDED_i_4/O
                         net (fo=19, routed)          0.828     6.796    GEN_CLK_SUBSAMPLE/CLK_DIVIDED_i_4_n_0
    SLICE_X64Y25         LUT5 (Prop_lut5_I1_O)        0.097     6.893 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div[0]_i_2/O
                         net (fo=1, routed)           0.000     6.893    GEN_CLK_SUBSAMPLE/counter_for_clk_div[0]_i_2_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     7.177 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.177    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[0]_i_1_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.269 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.269    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[4]_i_1_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.361 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.361    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[8]_i_1_n_0
    SLICE_X64Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.453 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.453    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[12]_i_1_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     7.676 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.676    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[16]_i_1_n_6
    SLICE_X64Y29         FDRE                                         r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.194    13.920    GEN_CLK_SUBSAMPLE/CLK_IBUF_BUFG
    SLICE_X64Y29         FDRE                                         r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[17]/C
                         clock pessimism              0.253    14.173    
                         clock uncertainty           -0.035    14.138    
    SLICE_X64Y29         FDRE (Setup_fdre_C_D)        0.094    14.232    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[17]
  -------------------------------------------------------------------
                         required time                         14.232    
                         arrival time                          -7.676    
  -------------------------------------------------------------------
                         slack                                  6.556    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 BTNU_DEBOUNCER/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTNU_DEBOUNCER/COUNT_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.355ns (75.370%)  route 0.116ns (24.630%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.564     1.447    BTNU_DEBOUNCER/CLK_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  BTNU_DEBOUNCER/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  BTNU_DEBOUNCER/COUNT_reg[15]/Q
                         net (fo=2, routed)           0.115     1.703    BTNU_DEBOUNCER/COUNT_reg_n_0_[15]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.863 r  BTNU_DEBOUNCER/COUNT_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.864    BTNU_DEBOUNCER/COUNT_reg[12]_i_1__0_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.918 r  BTNU_DEBOUNCER/COUNT_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.918    BTNU_DEBOUNCER/COUNT_reg[16]_i_1__0_n_7
    SLICE_X29Y50         FDRE                                         r  BTNU_DEBOUNCER/COUNT_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.832     1.959    BTNU_DEBOUNCER/CLK_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  BTNU_DEBOUNCER/COUNT_reg[16]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    BTNU_DEBOUNCER/COUNT_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 BTNU_DEBOUNCER/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTNU_DEBOUNCER/COUNT_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.366ns (75.932%)  route 0.116ns (24.068%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.564     1.447    BTNU_DEBOUNCER/CLK_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  BTNU_DEBOUNCER/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  BTNU_DEBOUNCER/COUNT_reg[15]/Q
                         net (fo=2, routed)           0.115     1.703    BTNU_DEBOUNCER/COUNT_reg_n_0_[15]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.863 r  BTNU_DEBOUNCER/COUNT_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.864    BTNU_DEBOUNCER/COUNT_reg[12]_i_1__0_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.929 r  BTNU_DEBOUNCER/COUNT_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.929    BTNU_DEBOUNCER/COUNT_reg[16]_i_1__0_n_5
    SLICE_X29Y50         FDRE                                         r  BTNU_DEBOUNCER/COUNT_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.832     1.959    BTNU_DEBOUNCER/CLK_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  BTNU_DEBOUNCER/COUNT_reg[18]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    BTNU_DEBOUNCER/COUNT_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 BTNU_DEBOUNCER/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTNU_DEBOUNCER/COUNT_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.391ns (77.119%)  route 0.116ns (22.881%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.564     1.447    BTNU_DEBOUNCER/CLK_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  BTNU_DEBOUNCER/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  BTNU_DEBOUNCER/COUNT_reg[15]/Q
                         net (fo=2, routed)           0.115     1.703    BTNU_DEBOUNCER/COUNT_reg_n_0_[15]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.863 r  BTNU_DEBOUNCER/COUNT_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.864    BTNU_DEBOUNCER/COUNT_reg[12]_i_1__0_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.954 r  BTNU_DEBOUNCER/COUNT_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.954    BTNU_DEBOUNCER/COUNT_reg[16]_i_1__0_n_6
    SLICE_X29Y50         FDRE                                         r  BTNU_DEBOUNCER/COUNT_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.832     1.959    BTNU_DEBOUNCER/CLK_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  BTNU_DEBOUNCER/COUNT_reg[17]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    BTNU_DEBOUNCER/COUNT_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 BTNU_DEBOUNCER/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTNU_DEBOUNCER/COUNT_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.391ns (77.119%)  route 0.116ns (22.881%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.564     1.447    BTNU_DEBOUNCER/CLK_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  BTNU_DEBOUNCER/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  BTNU_DEBOUNCER/COUNT_reg[15]/Q
                         net (fo=2, routed)           0.115     1.703    BTNU_DEBOUNCER/COUNT_reg_n_0_[15]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.863 r  BTNU_DEBOUNCER/COUNT_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.864    BTNU_DEBOUNCER/COUNT_reg[12]_i_1__0_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.954 r  BTNU_DEBOUNCER/COUNT_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.954    BTNU_DEBOUNCER/COUNT_reg[16]_i_1__0_n_4
    SLICE_X29Y50         FDRE                                         r  BTNU_DEBOUNCER/COUNT_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.832     1.959    BTNU_DEBOUNCER/CLK_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  BTNU_DEBOUNCER/COUNT_reg[19]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    BTNU_DEBOUNCER/COUNT_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 BTNU_DEBOUNCER/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTNU_DEBOUNCER/COUNT_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.394ns (77.254%)  route 0.116ns (22.746%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.564     1.447    BTNU_DEBOUNCER/CLK_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  BTNU_DEBOUNCER/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  BTNU_DEBOUNCER/COUNT_reg[15]/Q
                         net (fo=2, routed)           0.115     1.703    BTNU_DEBOUNCER/COUNT_reg_n_0_[15]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.863 r  BTNU_DEBOUNCER/COUNT_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.864    BTNU_DEBOUNCER/COUNT_reg[12]_i_1__0_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.903 r  BTNU_DEBOUNCER/COUNT_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.903    BTNU_DEBOUNCER/COUNT_reg[16]_i_1__0_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.957 r  BTNU_DEBOUNCER/COUNT_reg[20]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.957    BTNU_DEBOUNCER/COUNT_reg[20]_i_1__0_n_7
    SLICE_X29Y51         FDRE                                         r  BTNU_DEBOUNCER/COUNT_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.832     1.959    BTNU_DEBOUNCER/CLK_IBUF_BUFG
    SLICE_X29Y51         FDRE                                         r  BTNU_DEBOUNCER/COUNT_reg[20]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y51         FDRE (Hold_fdre_C_D)         0.105     1.820    BTNU_DEBOUNCER/COUNT_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 BTNU_DEBOUNCER/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTNU_DEBOUNCER/COUNT_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.405ns (77.734%)  route 0.116ns (22.266%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.564     1.447    BTNU_DEBOUNCER/CLK_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  BTNU_DEBOUNCER/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  BTNU_DEBOUNCER/COUNT_reg[15]/Q
                         net (fo=2, routed)           0.115     1.703    BTNU_DEBOUNCER/COUNT_reg_n_0_[15]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.863 r  BTNU_DEBOUNCER/COUNT_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.864    BTNU_DEBOUNCER/COUNT_reg[12]_i_1__0_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.903 r  BTNU_DEBOUNCER/COUNT_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.903    BTNU_DEBOUNCER/COUNT_reg[16]_i_1__0_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.968 r  BTNU_DEBOUNCER/COUNT_reg[20]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.968    BTNU_DEBOUNCER/COUNT_reg[20]_i_1__0_n_5
    SLICE_X29Y51         FDRE                                         r  BTNU_DEBOUNCER/COUNT_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.832     1.959    BTNU_DEBOUNCER/CLK_IBUF_BUFG
    SLICE_X29Y51         FDRE                                         r  BTNU_DEBOUNCER/COUNT_reg[22]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y51         FDRE (Hold_fdre_C_D)         0.105     1.820    BTNU_DEBOUNCER/COUNT_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 LOAD_VALUE_SUBSAMPLE_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.250ns (83.055%)  route 0.051ns (16.945%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.585     1.468    CLK_IBUF_BUFG
    SLICE_X65Y27         FDRE                                         r  LOAD_VALUE_SUBSAMPLE_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  LOAD_VALUE_SUBSAMPLE_reg[11]/Q
                         net (fo=1, routed)           0.051     1.660    GEN_CLK_SUBSAMPLE/Q[10]
    SLICE_X64Y27         LUT5 (Prop_lut5_I0_O)        0.045     1.705 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div[8]_i_2/O
                         net (fo=1, routed)           0.000     1.705    GEN_CLK_SUBSAMPLE/counter_for_clk_div[8]_i_2_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.769 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.769    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[8]_i_1_n_4
    SLICE_X64Y27         FDRE                                         r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.853     1.980    GEN_CLK_SUBSAMPLE/CLK_IBUF_BUFG
    SLICE_X64Y27         FDRE                                         r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[11]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X64Y27         FDRE (Hold_fdre_C_D)         0.134     1.615    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 BTNU_DEBOUNCER/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTNU_DEBOUNCER/COUNT_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.430ns (78.753%)  route 0.116ns (21.247%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.564     1.447    BTNU_DEBOUNCER/CLK_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  BTNU_DEBOUNCER/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  BTNU_DEBOUNCER/COUNT_reg[15]/Q
                         net (fo=2, routed)           0.115     1.703    BTNU_DEBOUNCER/COUNT_reg_n_0_[15]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.863 r  BTNU_DEBOUNCER/COUNT_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.864    BTNU_DEBOUNCER/COUNT_reg[12]_i_1__0_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.903 r  BTNU_DEBOUNCER/COUNT_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.903    BTNU_DEBOUNCER/COUNT_reg[16]_i_1__0_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.993 r  BTNU_DEBOUNCER/COUNT_reg[20]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.993    BTNU_DEBOUNCER/COUNT_reg[20]_i_1__0_n_6
    SLICE_X29Y51         FDRE                                         r  BTNU_DEBOUNCER/COUNT_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.832     1.959    BTNU_DEBOUNCER/CLK_IBUF_BUFG
    SLICE_X29Y51         FDRE                                         r  BTNU_DEBOUNCER/COUNT_reg[21]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y51         FDRE (Hold_fdre_C_D)         0.105     1.820    BTNU_DEBOUNCER/COUNT_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 BTNU_DEBOUNCER/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTNU_DEBOUNCER/COUNT_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.430ns (78.753%)  route 0.116ns (21.247%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.564     1.447    BTNU_DEBOUNCER/CLK_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  BTNU_DEBOUNCER/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  BTNU_DEBOUNCER/COUNT_reg[15]/Q
                         net (fo=2, routed)           0.115     1.703    BTNU_DEBOUNCER/COUNT_reg_n_0_[15]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.863 r  BTNU_DEBOUNCER/COUNT_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.864    BTNU_DEBOUNCER/COUNT_reg[12]_i_1__0_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.903 r  BTNU_DEBOUNCER/COUNT_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.903    BTNU_DEBOUNCER/COUNT_reg[16]_i_1__0_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.993 r  BTNU_DEBOUNCER/COUNT_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.993    BTNU_DEBOUNCER/COUNT_reg[20]_i_1__0_n_4
    SLICE_X29Y51         FDRE                                         r  BTNU_DEBOUNCER/COUNT_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.832     1.959    BTNU_DEBOUNCER/CLK_IBUF_BUFG
    SLICE_X29Y51         FDRE                                         r  BTNU_DEBOUNCER/COUNT_reg[23]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y51         FDRE (Hold_fdre_C_D)         0.105     1.820    BTNU_DEBOUNCER/COUNT_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 BTNU_DEBOUNCER/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTNU_DEBOUNCER/COUNT_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.433ns (78.870%)  route 0.116ns (21.130%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.564     1.447    BTNU_DEBOUNCER/CLK_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  BTNU_DEBOUNCER/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  BTNU_DEBOUNCER/COUNT_reg[15]/Q
                         net (fo=2, routed)           0.115     1.703    BTNU_DEBOUNCER/COUNT_reg_n_0_[15]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.863 r  BTNU_DEBOUNCER/COUNT_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.864    BTNU_DEBOUNCER/COUNT_reg[12]_i_1__0_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.903 r  BTNU_DEBOUNCER/COUNT_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.903    BTNU_DEBOUNCER/COUNT_reg[16]_i_1__0_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.942 r  BTNU_DEBOUNCER/COUNT_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.942    BTNU_DEBOUNCER/COUNT_reg[20]_i_1__0_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.996 r  BTNU_DEBOUNCER/COUNT_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.996    BTNU_DEBOUNCER/COUNT_reg[24]_i_1__0_n_7
    SLICE_X29Y52         FDRE                                         r  BTNU_DEBOUNCER/COUNT_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.832     1.959    BTNU_DEBOUNCER/CLK_IBUF_BUFG
    SLICE_X29Y52         FDRE                                         r  BTNU_DEBOUNCER/COUNT_reg[24]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y52         FDRE (Hold_fdre_C_D)         0.105     1.820    BTNU_DEBOUNCER/COUNT_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK          n/a            4.000         10.000      6.000      XADC_X0Y0        SAMPLER/XLXI_7/inst/DCLK
Min Period        n/a     BUFG/I             n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0    CLK_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X15Y56     BTND_DEBOUNCER/COUNT_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X15Y58     BTND_DEBOUNCER/COUNT_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X15Y58     BTND_DEBOUNCER/COUNT_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X15Y59     BTND_DEBOUNCER/COUNT_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X15Y59     BTND_DEBOUNCER/COUNT_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X15Y59     BTND_DEBOUNCER/COUNT_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X15Y59     BTND_DEBOUNCER/COUNT_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X64Y18     BTNL_DEBOUNCER/COUNT_reg[16]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X64Y18     BTNL_DEBOUNCER/COUNT_reg[17]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X64Y18     BTNL_DEBOUNCER/COUNT_reg[18]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X64Y18     BTNL_DEBOUNCER/COUNT_reg[19]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X64Y19     BTNL_DEBOUNCER/COUNT_reg[20]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X64Y19     BTNL_DEBOUNCER/COUNT_reg[21]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X64Y19     BTNL_DEBOUNCER/COUNT_reg[22]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X64Y19     BTNL_DEBOUNCER/COUNT_reg[23]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X64Y16     BTNL_DEBOUNCER/COUNT_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X64Y16     BTNL_DEBOUNCER/COUNT_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X64Y16     BTNL_DEBOUNCER/COUNT_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X64Y16     BTNL_DEBOUNCER/COUNT_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X64Y17     BTNL_DEBOUNCER/COUNT_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X64Y17     BTNL_DEBOUNCER/COUNT_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X64Y17     BTNL_DEBOUNCER/COUNT_reg[14]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X64Y17     BTNL_DEBOUNCER/COUNT_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            4  Failing Endpoints,  Worst Slack       -0.563ns,  Total Violation       -1.666ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.563ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/h_cntr_reg_reg[1]_rep__18/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_GREEN_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.783ns  (logic 2.564ns (26.208%)  route 7.219ns (73.792%))
  Logic Levels:           14  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.846ns = ( 13.105 - 9.259 ) 
    Source Clock Delay      (SCD):    4.094ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.276     4.156    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.622     1.534 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269     2.804    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076     2.880 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=71, routed)          1.215     4.094    VGA_CONTROLLER/CLK_VGA
    SLICE_X28Y65         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[1]_rep__18/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDRE (Prop_fdre_C_Q)         0.341     4.435 r  VGA_CONTROLLER/h_cntr_reg_reg[1]_rep__18/Q
                         net (fo=127, routed)         2.050     6.485    VGA_CONTROLLER/h_cntr_reg_reg[1]_rep__18_n_0
    SLICE_X26Y100        LUT3 (Prop_lut3_I0_O)        0.097     6.582 r  VGA_CONTROLLER/VGA_GREEN[3]_i_14292/O
                         net (fo=64, routed)          1.378     7.961    VGA_CONTROLLER/VGA_GREEN[3]_i_14292_n_0
    SLICE_X9Y110         LUT6 (Prop_lut6_I2_O)        0.097     8.058 r  VGA_CONTROLLER/VGA_GREEN[3]_i_9405/O
                         net (fo=1, routed)           0.000     8.058    VGA_CONTROLLER/VGA_GREEN[3]_i_9405_n_0
    SLICE_X9Y110         MUXF7 (Prop_muxf7_I1_O)      0.167     8.225 r  VGA_CONTROLLER/VGA_GREEN_reg[3]_i_4682/O
                         net (fo=1, routed)           0.000     8.225    VGA_CONTROLLER/VGA_GREEN_reg[3]_i_4682_n_0
    SLICE_X9Y110         MUXF8 (Prop_muxf8_I1_O)      0.072     8.297 r  VGA_CONTROLLER/VGA_GREEN_reg[3]_i_2540/O
                         net (fo=1, routed)           1.236     9.532    VGA_CONTROLLER/VGA_GREEN_reg[3]_i_2540_n_0
    SLICE_X31Y92         LUT6 (Prop_lut6_I3_O)        0.239     9.771 r  VGA_CONTROLLER/VGA_GREEN[3]_i_1028/O
                         net (fo=1, routed)           0.000     9.771    VGA_CONTROLLER/VGA_GREEN[3]_i_1028_n_0
    SLICE_X31Y92         MUXF7 (Prop_muxf7_I0_O)      0.181     9.952 r  VGA_CONTROLLER/VGA_GREEN_reg[3]_i_473/O
                         net (fo=1, routed)           0.000     9.952    VGA_CONTROLLER/VGA_GREEN_reg[3]_i_473_n_0
    SLICE_X31Y92         MUXF8 (Prop_muxf8_I0_O)      0.076    10.028 r  VGA_CONTROLLER/VGA_GREEN_reg[3]_i_207/O
                         net (fo=1, routed)           0.896    10.924    VGA_CONTROLLER/VGA_GREEN_reg[3]_i_207_n_0
    SLICE_X31Y70         LUT5 (Prop_lut5_I0_O)        0.239    11.163 r  VGA_CONTROLLER/VGA_GREEN[3]_i_95/O
                         net (fo=4, routed)           0.851    12.014    VGA_CONTROLLER/VGA_GREEN[3]_i_95_n_0
    SLICE_X32Y58         LUT4 (Prop_lut4_I2_O)        0.097    12.111 r  VGA_CONTROLLER/VGA_GREEN[3]_i_87/O
                         net (fo=1, routed)           0.000    12.111    VGA_CONTROLLER/VGA_GREEN[3]_i_87_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    12.506 r  VGA_CONTROLLER/VGA_GREEN_reg[3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.506    VGA_CONTROLLER/VGA_GREEN_reg[3]_i_27_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    12.626 r  VGA_CONTROLLER/VGA_GREEN_reg[3]_i_14/CO[1]
                         net (fo=1, routed)           0.602    13.228    VGA_CONTROLLER/VGA_GREEN_WAVEFORM80_in
    SLICE_X30Y58         LUT6 (Prop_lut6_I0_O)        0.249    13.477 r  VGA_CONTROLLER/VGA_GREEN[3]_i_5/O
                         net (fo=1, routed)           0.102    13.579    VGA_CONTROLLER/VGA_GREEN[3]_i_5_n_0
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.097    13.676 r  VGA_CONTROLLER/VGA_GREEN[3]_i_2/O
                         net (fo=2, routed)           0.104    13.781    VGA_CONTROLLER/VGA_GREEN_reg[3]
    SLICE_X30Y58         LUT6 (Prop_lut6_I1_O)        0.097    13.878 r  VGA_CONTROLLER/VGA_GREEN[2]_i_1/O
                         net (fo=1, routed)           0.000    13.878    VGA_CONTROLLER_n_20
    SLICE_X30Y58         FDRE                                         r  VGA_GREEN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    10.499 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    11.914    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    11.986 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.180    13.166    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    10.707 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    11.914    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.986 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=71, routed)          1.119    13.105    CLK_VGA
    SLICE_X30Y58         FDRE                                         r  VGA_GREEN_reg[2]/C
                         clock pessimism              0.213    13.318    
                         clock uncertainty           -0.072    13.246    
    SLICE_X30Y58         FDRE (Setup_fdre_C_D)        0.069    13.315    VGA_GREEN_reg[2]
  -------------------------------------------------------------------
                         required time                         13.315    
                         arrival time                         -13.878    
  -------------------------------------------------------------------
                         slack                                 -0.563    

Slack (VIOLATED) :        -0.460ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/h_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_RED_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.642ns  (logic 2.329ns (24.154%)  route 7.313ns (75.846%))
  Logic Levels:           12  (CARRY4=2 LUT4=2 LUT5=2 LUT6=3 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.849ns = ( 13.108 - 9.259 ) 
    Source Clock Delay      (SCD):    4.098ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.276     4.156    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.622     1.534 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269     2.804    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076     2.880 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=71, routed)          1.219     4.098    VGA_CONTROLLER/CLK_VGA
    SLICE_X35Y58         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDRE (Prop_fdre_C_Q)         0.341     4.439 r  VGA_CONTROLLER/h_cntr_reg_reg[3]/Q
                         net (fo=685, routed)         2.759     7.198    VGA_CONTROLLER/p_0_in[3]
    SLICE_X56Y7          MUXF8 (Prop_muxf8_S_O)       0.206     7.404 f  VGA_CONTROLLER/VGA_GREEN_reg[3]_i_1782/O
                         net (fo=1, routed)           0.695     8.099    VGA_CONTROLLER/VGA_GREEN_reg[3]_i_1782_n_0
    SLICE_X53Y5          LUT6 (Prop_lut6_I0_O)        0.230     8.329 f  VGA_CONTROLLER/VGA_GREEN[3]_i_762/O
                         net (fo=1, routed)           0.000     8.329    VGA_CONTROLLER/VGA_GREEN[3]_i_762_n_0
    SLICE_X53Y5          MUXF7 (Prop_muxf7_I0_O)      0.181     8.510 f  VGA_CONTROLLER/VGA_GREEN_reg[3]_i_352/O
                         net (fo=1, routed)           0.000     8.510    VGA_CONTROLLER/VGA_GREEN_reg[3]_i_352_n_0
    SLICE_X53Y5          MUXF8 (Prop_muxf8_I0_O)      0.076     8.586 f  VGA_CONTROLLER/VGA_GREEN_reg[3]_i_158/O
                         net (fo=1, routed)           1.536    10.122    VGA_CONTROLLER/VGA_GREEN_reg[3]_i_158_n_0
    SLICE_X37Y35         LUT6 (Prop_lut6_I3_O)        0.239    10.361 f  VGA_CONTROLLER/VGA_GREEN[3]_i_70/O
                         net (fo=1, routed)           0.502    10.862    VGA_CONTROLLER/VGA_GREEN[3]_i_70_n_0
    SLICE_X35Y47         LUT5 (Prop_lut5_I4_O)        0.097    10.959 f  VGA_CONTROLLER/VGA_GREEN[3]_i_23/O
                         net (fo=35, routed)          0.865    11.824    VGA_CONTROLLER/DISPLAY_MEM[5]
    SLICE_X28Y58         LUT4 (Prop_lut4_I0_O)        0.097    11.921 r  VGA_CONTROLLER/VGA_RED[2]_i_45/O
                         net (fo=2, routed)           0.282    12.203    VGA_CONTROLLER/VGA_RED[2]_i_45_n_0
    SLICE_X31Y57         LUT5 (Prop_lut5_I3_O)        0.097    12.300 r  VGA_CONTROLLER/VGA_RED[2]_i_38/O
                         net (fo=1, routed)           0.000    12.300    VGA_CONTROLLER/VGA_RED[2]_i_38_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    12.599 r  VGA_CONTROLLER/VGA_RED_reg[2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.599    VGA_CONTROLLER/VGA_RED_reg[2]_i_17_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    12.719 r  VGA_CONTROLLER/VGA_RED_reg[2]_i_7/CO[1]
                         net (fo=1, routed)           0.501    13.221    VGA_CONTROLLER/VGA_RED_reg[2]_i_7_n_2
    SLICE_X29Y54         LUT4 (Prop_lut4_I3_O)        0.249    13.470 r  VGA_CONTROLLER/VGA_RED[2]_i_2/O
                         net (fo=1, routed)           0.174    13.644    VGA_CONTROLLER/VGA_RED[2]_i_2_n_0
    SLICE_X29Y54         LUT6 (Prop_lut6_I0_O)        0.097    13.741 r  VGA_CONTROLLER/VGA_RED[2]_i_1/O
                         net (fo=1, routed)           0.000    13.741    VGA_CONTROLLER_n_21
    SLICE_X29Y54         FDRE                                         r  VGA_RED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    10.499 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    11.914    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    11.986 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.180    13.166    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    10.707 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    11.914    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.986 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=71, routed)          1.122    13.108    CLK_VGA
    SLICE_X29Y54         FDRE                                         r  VGA_RED_reg[2]/C
                         clock pessimism              0.213    13.321    
                         clock uncertainty           -0.072    13.249    
    SLICE_X29Y54         FDRE (Setup_fdre_C_D)        0.032    13.281    VGA_RED_reg[2]
  -------------------------------------------------------------------
                         required time                         13.281    
                         arrival time                         -13.741    
  -------------------------------------------------------------------
                         slack                                 -0.460    

Slack (VIOLATED) :        -0.361ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/h_cntr_reg_reg[1]_rep__18/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_GREEN_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.582ns  (logic 2.467ns (25.747%)  route 7.115ns (74.253%))
  Logic Levels:           13  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.846ns = ( 13.105 - 9.259 ) 
    Source Clock Delay      (SCD):    4.094ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.276     4.156    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.622     1.534 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269     2.804    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076     2.880 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=71, routed)          1.215     4.094    VGA_CONTROLLER/CLK_VGA
    SLICE_X28Y65         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[1]_rep__18/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDRE (Prop_fdre_C_Q)         0.341     4.435 r  VGA_CONTROLLER/h_cntr_reg_reg[1]_rep__18/Q
                         net (fo=127, routed)         2.050     6.485    VGA_CONTROLLER/h_cntr_reg_reg[1]_rep__18_n_0
    SLICE_X26Y100        LUT3 (Prop_lut3_I0_O)        0.097     6.582 r  VGA_CONTROLLER/VGA_GREEN[3]_i_14292/O
                         net (fo=64, routed)          1.378     7.961    VGA_CONTROLLER/VGA_GREEN[3]_i_14292_n_0
    SLICE_X9Y110         LUT6 (Prop_lut6_I2_O)        0.097     8.058 r  VGA_CONTROLLER/VGA_GREEN[3]_i_9405/O
                         net (fo=1, routed)           0.000     8.058    VGA_CONTROLLER/VGA_GREEN[3]_i_9405_n_0
    SLICE_X9Y110         MUXF7 (Prop_muxf7_I1_O)      0.167     8.225 r  VGA_CONTROLLER/VGA_GREEN_reg[3]_i_4682/O
                         net (fo=1, routed)           0.000     8.225    VGA_CONTROLLER/VGA_GREEN_reg[3]_i_4682_n_0
    SLICE_X9Y110         MUXF8 (Prop_muxf8_I1_O)      0.072     8.297 r  VGA_CONTROLLER/VGA_GREEN_reg[3]_i_2540/O
                         net (fo=1, routed)           1.236     9.532    VGA_CONTROLLER/VGA_GREEN_reg[3]_i_2540_n_0
    SLICE_X31Y92         LUT6 (Prop_lut6_I3_O)        0.239     9.771 r  VGA_CONTROLLER/VGA_GREEN[3]_i_1028/O
                         net (fo=1, routed)           0.000     9.771    VGA_CONTROLLER/VGA_GREEN[3]_i_1028_n_0
    SLICE_X31Y92         MUXF7 (Prop_muxf7_I0_O)      0.181     9.952 r  VGA_CONTROLLER/VGA_GREEN_reg[3]_i_473/O
                         net (fo=1, routed)           0.000     9.952    VGA_CONTROLLER/VGA_GREEN_reg[3]_i_473_n_0
    SLICE_X31Y92         MUXF8 (Prop_muxf8_I0_O)      0.076    10.028 r  VGA_CONTROLLER/VGA_GREEN_reg[3]_i_207/O
                         net (fo=1, routed)           0.896    10.924    VGA_CONTROLLER/VGA_GREEN_reg[3]_i_207_n_0
    SLICE_X31Y70         LUT5 (Prop_lut5_I0_O)        0.239    11.163 r  VGA_CONTROLLER/VGA_GREEN[3]_i_95/O
                         net (fo=4, routed)           0.851    12.014    VGA_CONTROLLER/VGA_GREEN[3]_i_95_n_0
    SLICE_X32Y58         LUT4 (Prop_lut4_I2_O)        0.097    12.111 r  VGA_CONTROLLER/VGA_GREEN[3]_i_87/O
                         net (fo=1, routed)           0.000    12.111    VGA_CONTROLLER/VGA_GREEN[3]_i_87_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    12.506 r  VGA_CONTROLLER/VGA_GREEN_reg[3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.506    VGA_CONTROLLER/VGA_GREEN_reg[3]_i_27_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    12.626 r  VGA_CONTROLLER/VGA_GREEN_reg[3]_i_14/CO[1]
                         net (fo=1, routed)           0.602    13.228    VGA_CONTROLLER/VGA_GREEN_WAVEFORM80_in
    SLICE_X30Y58         LUT6 (Prop_lut6_I0_O)        0.249    13.477 r  VGA_CONTROLLER/VGA_GREEN[3]_i_5/O
                         net (fo=1, routed)           0.102    13.579    VGA_CONTROLLER/VGA_GREEN[3]_i_5_n_0
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.097    13.676 r  VGA_CONTROLLER/VGA_GREEN[3]_i_2/O
                         net (fo=2, routed)           0.000    13.676    VGA_CONTROLLER_n_18
    SLICE_X30Y58         FDRE                                         r  VGA_GREEN_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    10.499 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    11.914    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    11.986 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.180    13.166    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    10.707 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    11.914    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.986 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=71, routed)          1.119    13.105    CLK_VGA
    SLICE_X30Y58         FDRE                                         r  VGA_GREEN_reg[3]/C
                         clock pessimism              0.213    13.318    
                         clock uncertainty           -0.072    13.246    
    SLICE_X30Y58         FDRE (Setup_fdre_C_D)        0.070    13.316    VGA_GREEN_reg[3]
  -------------------------------------------------------------------
                         required time                         13.316    
                         arrival time                         -13.676    
  -------------------------------------------------------------------
                         slack                                 -0.361    

Slack (VIOLATED) :        -0.282ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/h_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_BLUE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.462ns  (logic 2.329ns (24.614%)  route 7.133ns (75.386%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.849ns = ( 13.108 - 9.259 ) 
    Source Clock Delay      (SCD):    4.098ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.276     4.156    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.622     1.534 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269     2.804    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076     2.880 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=71, routed)          1.219     4.098    VGA_CONTROLLER/CLK_VGA
    SLICE_X35Y58         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDRE (Prop_fdre_C_Q)         0.341     4.439 r  VGA_CONTROLLER/h_cntr_reg_reg[3]/Q
                         net (fo=685, routed)         2.759     7.198    VGA_CONTROLLER/p_0_in[3]
    SLICE_X56Y7          MUXF8 (Prop_muxf8_S_O)       0.206     7.404 r  VGA_CONTROLLER/VGA_GREEN_reg[3]_i_1782/O
                         net (fo=1, routed)           0.695     8.099    VGA_CONTROLLER/VGA_GREEN_reg[3]_i_1782_n_0
    SLICE_X53Y5          LUT6 (Prop_lut6_I0_O)        0.230     8.329 r  VGA_CONTROLLER/VGA_GREEN[3]_i_762/O
                         net (fo=1, routed)           0.000     8.329    VGA_CONTROLLER/VGA_GREEN[3]_i_762_n_0
    SLICE_X53Y5          MUXF7 (Prop_muxf7_I0_O)      0.181     8.510 r  VGA_CONTROLLER/VGA_GREEN_reg[3]_i_352/O
                         net (fo=1, routed)           0.000     8.510    VGA_CONTROLLER/VGA_GREEN_reg[3]_i_352_n_0
    SLICE_X53Y5          MUXF8 (Prop_muxf8_I0_O)      0.076     8.586 r  VGA_CONTROLLER/VGA_GREEN_reg[3]_i_158/O
                         net (fo=1, routed)           1.536    10.122    VGA_CONTROLLER/VGA_GREEN_reg[3]_i_158_n_0
    SLICE_X37Y35         LUT6 (Prop_lut6_I3_O)        0.239    10.361 r  VGA_CONTROLLER/VGA_GREEN[3]_i_70/O
                         net (fo=1, routed)           0.502    10.862    VGA_CONTROLLER/VGA_GREEN[3]_i_70_n_0
    SLICE_X35Y47         LUT5 (Prop_lut5_I4_O)        0.097    10.959 r  VGA_CONTROLLER/VGA_GREEN[3]_i_23/O
                         net (fo=35, routed)          0.796    11.756    VGA_CONTROLLER/DISPLAY_MEM[5]
    SLICE_X32Y56         LUT4 (Prop_lut4_I0_O)        0.097    11.853 r  VGA_CONTROLLER/VGA_BLUE[2]_i_31/O
                         net (fo=2, routed)           0.277    12.129    VGA_CONTROLLER/VGA_BLUE[2]_i_31_n_0
    SLICE_X31Y55         LUT5 (Prop_lut5_I3_O)        0.097    12.226 r  VGA_CONTROLLER/VGA_BLUE[2]_i_18/O
                         net (fo=1, routed)           0.000    12.226    VGA_CONTROLLER/VGA_BLUE[2]_i_18_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    12.525 r  VGA_CONTROLLER/VGA_BLUE_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.525    VGA_CONTROLLER/VGA_BLUE_reg[2]_i_5_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    12.645 r  VGA_CONTROLLER/VGA_BLUE_reg[2]_i_3/CO[1]
                         net (fo=1, routed)           0.474    13.119    CONDITION_FOR_BLUE_RAINBOW2
    SLICE_X29Y55         LUT3 (Prop_lut3_I1_O)        0.249    13.368 r  VGA_BLUE[2]_i_2/O
                         net (fo=1, routed)           0.096    13.463    VGA_CONTROLLER/v_cntr_reg_reg[8]_0
    SLICE_X29Y55         LUT6 (Prop_lut6_I0_O)        0.097    13.560 r  VGA_CONTROLLER/VGA_BLUE[2]_i_1/O
                         net (fo=1, routed)           0.000    13.560    VGA_CONTROLLER_n_19
    SLICE_X29Y55         FDRE                                         r  VGA_BLUE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    10.499 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    11.914    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    11.986 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.180    13.166    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    10.707 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    11.914    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.986 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=71, routed)          1.122    13.108    CLK_VGA
    SLICE_X29Y55         FDRE                                         r  VGA_BLUE_reg[2]/C
                         clock pessimism              0.213    13.321    
                         clock uncertainty           -0.072    13.249    
    SLICE_X29Y55         FDRE (Setup_fdre_C_D)        0.030    13.279    VGA_BLUE_reg[2]
  -------------------------------------------------------------------
                         required time                         13.279    
                         arrival time                         -13.560    
  -------------------------------------------------------------------
                         slack                                 -0.282    

Slack (MET) :             2.217ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/h_cntr_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_CONTROLLER/h_cntr_reg_reg[2]_rep/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.511ns  (logic 0.535ns (8.217%)  route 5.976ns (91.783%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.858ns = ( 13.118 - 9.259 ) 
    Source Clock Delay      (SCD):    4.097ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.276     4.156    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.622     1.534 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269     2.804    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076     2.880 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=71, routed)          1.218     4.097    VGA_CONTROLLER/CLK_VGA
    SLICE_X35Y60         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y60         FDRE (Prop_fdre_C_Q)         0.341     4.438 r  VGA_CONTROLLER/h_cntr_reg_reg[9]/Q
                         net (fo=31, routed)          1.483     5.922    VGA_CONTROLLER/p_0_in[9]
    SLICE_X35Y54         LUT4 (Prop_lut4_I2_O)        0.097     6.019 f  VGA_CONTROLLER/h_cntr_reg[0]_i_3/O
                         net (fo=1, routed)           0.797     6.816    VGA_CONTROLLER/h_cntr_reg[0]_i_3_n_0
    SLICE_X38Y55         LUT6 (Prop_lut6_I4_O)        0.097     6.913 r  VGA_CONTROLLER/h_cntr_reg[0]_i_1/O
                         net (fo=64, routed)          3.696    10.609    VGA_CONTROLLER/eqOp2_in
    SLICE_X52Y29         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[2]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    10.499 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    11.914    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    11.986 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.180    13.166    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    10.707 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    11.914    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.986 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=71, routed)          1.132    13.118    VGA_CONTROLLER/CLK_VGA
    SLICE_X52Y29         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[2]_rep/C
                         clock pessimism              0.153    13.271    
                         clock uncertainty           -0.072    13.199    
    SLICE_X52Y29         FDRE (Setup_fdre_C_R)       -0.373    12.826    VGA_CONTROLLER/h_cntr_reg_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         12.826    
                         arrival time                         -10.609    
  -------------------------------------------------------------------
                         slack                                  2.217    

Slack (MET) :             2.253ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/h_cntr_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_CONTROLLER/h_cntr_reg_reg[1]_rep__1/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.528ns  (logic 0.535ns (8.196%)  route 5.993ns (91.804%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.851ns = ( 13.111 - 9.259 ) 
    Source Clock Delay      (SCD):    4.097ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.276     4.156    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.622     1.534 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269     2.804    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076     2.880 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=71, routed)          1.218     4.097    VGA_CONTROLLER/CLK_VGA
    SLICE_X35Y60         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y60         FDRE (Prop_fdre_C_Q)         0.341     4.438 r  VGA_CONTROLLER/h_cntr_reg_reg[9]/Q
                         net (fo=31, routed)          1.483     5.922    VGA_CONTROLLER/p_0_in[9]
    SLICE_X35Y54         LUT4 (Prop_lut4_I2_O)        0.097     6.019 f  VGA_CONTROLLER/h_cntr_reg[0]_i_3/O
                         net (fo=1, routed)           0.797     6.816    VGA_CONTROLLER/h_cntr_reg[0]_i_3_n_0
    SLICE_X38Y55         LUT6 (Prop_lut6_I4_O)        0.097     6.913 r  VGA_CONTROLLER/h_cntr_reg[0]_i_1/O
                         net (fo=64, routed)          3.712    10.625    VGA_CONTROLLER/eqOp2_in
    SLICE_X45Y24         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[1]_rep__1/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    10.499 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    11.914    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    11.986 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.180    13.166    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    10.707 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    11.914    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.986 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=71, routed)          1.125    13.111    VGA_CONTROLLER/CLK_VGA
    SLICE_X45Y24         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[1]_rep__1/C
                         clock pessimism              0.153    13.264    
                         clock uncertainty           -0.072    13.192    
    SLICE_X45Y24         FDRE (Setup_fdre_C_R)       -0.314    12.878    VGA_CONTROLLER/h_cntr_reg_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         12.878    
                         arrival time                         -10.625    
  -------------------------------------------------------------------
                         slack                                  2.253    

Slack (MET) :             2.594ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/h_cntr_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_CONTROLLER/h_cntr_reg_reg[2]_rep__1/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.194ns  (logic 0.535ns (8.637%)  route 5.659ns (91.363%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.859ns = ( 13.119 - 9.259 ) 
    Source Clock Delay      (SCD):    4.097ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.276     4.156    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.622     1.534 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269     2.804    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076     2.880 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=71, routed)          1.218     4.097    VGA_CONTROLLER/CLK_VGA
    SLICE_X35Y60         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y60         FDRE (Prop_fdre_C_Q)         0.341     4.438 r  VGA_CONTROLLER/h_cntr_reg_reg[9]/Q
                         net (fo=31, routed)          1.483     5.922    VGA_CONTROLLER/p_0_in[9]
    SLICE_X35Y54         LUT4 (Prop_lut4_I2_O)        0.097     6.019 f  VGA_CONTROLLER/h_cntr_reg[0]_i_3/O
                         net (fo=1, routed)           0.797     6.816    VGA_CONTROLLER/h_cntr_reg[0]_i_3_n_0
    SLICE_X38Y55         LUT6 (Prop_lut6_I4_O)        0.097     6.913 r  VGA_CONTROLLER/h_cntr_reg[0]_i_1/O
                         net (fo=64, routed)          3.379    10.292    VGA_CONTROLLER/eqOp2_in
    SLICE_X48Y19         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[2]_rep__1/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    10.499 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    11.914    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    11.986 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.180    13.166    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    10.707 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    11.914    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.986 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=71, routed)          1.133    13.119    VGA_CONTROLLER/CLK_VGA
    SLICE_X48Y19         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[2]_rep__1/C
                         clock pessimism              0.153    13.272    
                         clock uncertainty           -0.072    13.200    
    SLICE_X48Y19         FDRE (Setup_fdre_C_R)       -0.314    12.886    VGA_CONTROLLER/h_cntr_reg_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                         12.886    
                         arrival time                         -10.292    
  -------------------------------------------------------------------
                         slack                                  2.594    

Slack (MET) :             2.883ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/h_cntr_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_CONTROLLER/h_cntr_reg_reg[1]_rep__11/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.962ns  (logic 0.535ns (8.973%)  route 5.427ns (91.027%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.911ns = ( 13.170 - 9.259 ) 
    Source Clock Delay      (SCD):    4.097ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.276     4.156    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.622     1.534 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269     2.804    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076     2.880 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=71, routed)          1.218     4.097    VGA_CONTROLLER/CLK_VGA
    SLICE_X35Y60         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y60         FDRE (Prop_fdre_C_Q)         0.341     4.438 r  VGA_CONTROLLER/h_cntr_reg_reg[9]/Q
                         net (fo=31, routed)          1.483     5.922    VGA_CONTROLLER/p_0_in[9]
    SLICE_X35Y54         LUT4 (Prop_lut4_I2_O)        0.097     6.019 f  VGA_CONTROLLER/h_cntr_reg[0]_i_3/O
                         net (fo=1, routed)           0.797     6.816    VGA_CONTROLLER/h_cntr_reg[0]_i_3_n_0
    SLICE_X38Y55         LUT6 (Prop_lut6_I4_O)        0.097     6.913 r  VGA_CONTROLLER/h_cntr_reg[0]_i_1/O
                         net (fo=64, routed)          3.147    10.060    VGA_CONTROLLER/eqOp2_in
    SLICE_X59Y97         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[1]_rep__11/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    10.499 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    11.914    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    11.986 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.180    13.166    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    10.707 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    11.914    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.986 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=71, routed)          1.184    13.170    VGA_CONTROLLER/CLK_VGA
    SLICE_X59Y97         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[1]_rep__11/C
                         clock pessimism              0.159    13.329    
                         clock uncertainty           -0.072    13.257    
    SLICE_X59Y97         FDRE (Setup_fdre_C_R)       -0.314    12.943    VGA_CONTROLLER/h_cntr_reg_reg[1]_rep__11
  -------------------------------------------------------------------
                         required time                         12.943    
                         arrival time                         -10.060    
  -------------------------------------------------------------------
                         slack                                  2.883    

Slack (MET) :             2.936ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/h_cntr_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_CONTROLLER/h_cntr_reg_reg[2]_rep__7/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.993ns  (logic 0.535ns (8.927%)  route 5.458ns (91.073%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.994ns = ( 13.253 - 9.259 ) 
    Source Clock Delay      (SCD):    4.097ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.276     4.156    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.622     1.534 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269     2.804    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076     2.880 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=71, routed)          1.218     4.097    VGA_CONTROLLER/CLK_VGA
    SLICE_X35Y60         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y60         FDRE (Prop_fdre_C_Q)         0.341     4.438 r  VGA_CONTROLLER/h_cntr_reg_reg[9]/Q
                         net (fo=31, routed)          1.483     5.922    VGA_CONTROLLER/p_0_in[9]
    SLICE_X35Y54         LUT4 (Prop_lut4_I2_O)        0.097     6.019 f  VGA_CONTROLLER/h_cntr_reg[0]_i_3/O
                         net (fo=1, routed)           0.797     6.816    VGA_CONTROLLER/h_cntr_reg[0]_i_3_n_0
    SLICE_X38Y55         LUT6 (Prop_lut6_I4_O)        0.097     6.913 r  VGA_CONTROLLER/h_cntr_reg[0]_i_1/O
                         net (fo=64, routed)          3.178    10.090    VGA_CONTROLLER/eqOp2_in
    SLICE_X16Y100        FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[2]_rep__7/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    10.499 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    11.914    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    11.986 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.180    13.166    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    10.707 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    11.914    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.986 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=71, routed)          1.267    13.253    VGA_CONTROLLER/CLK_VGA
    SLICE_X16Y100        FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[2]_rep__7/C
                         clock pessimism              0.159    13.412    
                         clock uncertainty           -0.072    13.340    
    SLICE_X16Y100        FDRE (Setup_fdre_C_R)       -0.314    13.026    VGA_CONTROLLER/h_cntr_reg_reg[2]_rep__7
  -------------------------------------------------------------------
                         required time                         13.026    
                         arrival time                         -10.090    
  -------------------------------------------------------------------
                         slack                                  2.936    

Slack (MET) :             2.948ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/h_cntr_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_CONTROLLER/h_cntr_reg_reg[0]_rep/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.847ns  (logic 0.535ns (9.149%)  route 5.312ns (90.851%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.866ns = ( 13.126 - 9.259 ) 
    Source Clock Delay      (SCD):    4.097ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.276     4.156    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.622     1.534 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269     2.804    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076     2.880 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=71, routed)          1.218     4.097    VGA_CONTROLLER/CLK_VGA
    SLICE_X35Y60         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y60         FDRE (Prop_fdre_C_Q)         0.341     4.438 r  VGA_CONTROLLER/h_cntr_reg_reg[9]/Q
                         net (fo=31, routed)          1.483     5.922    VGA_CONTROLLER/p_0_in[9]
    SLICE_X35Y54         LUT4 (Prop_lut4_I2_O)        0.097     6.019 f  VGA_CONTROLLER/h_cntr_reg[0]_i_3/O
                         net (fo=1, routed)           0.797     6.816    VGA_CONTROLLER/h_cntr_reg[0]_i_3_n_0
    SLICE_X38Y55         LUT6 (Prop_lut6_I4_O)        0.097     6.913 r  VGA_CONTROLLER/h_cntr_reg[0]_i_1/O
                         net (fo=64, routed)          3.032     9.945    VGA_CONTROLLER/eqOp2_in
    SLICE_X44Y4          FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[0]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    10.499 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    11.914    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    11.986 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.180    13.166    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    10.707 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    11.914    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.986 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=71, routed)          1.140    13.126    VGA_CONTROLLER/CLK_VGA
    SLICE_X44Y4          FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[0]_rep/C
                         clock pessimism              0.153    13.279    
                         clock uncertainty           -0.072    13.207    
    SLICE_X44Y4          FDRE (Setup_fdre_C_R)       -0.314    12.893    VGA_CONTROLLER/h_cntr_reg_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         12.893    
                         arrival time                          -9.945    
  -------------------------------------------------------------------
                         slack                                  2.948    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/h_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_HS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.549     1.432    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=71, routed)          0.564     1.447    VGA_CONTROLLER/CLK_VGA
    SLICE_X31Y48         FDRE                                         r  VGA_CONTROLLER/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  VGA_CONTROLLER/h_sync_reg_reg/Q
                         net (fo=1, routed)           0.055     1.643    VGA_horzSync
    SLICE_X31Y48         FDRE                                         r  VGA_HS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.817     1.944    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=71, routed)          0.833     1.960    CLK_VGA
    SLICE_X31Y48         FDRE                                         r  VGA_HS_reg/C
                         clock pessimism             -0.513     1.447    
    SLICE_X31Y48         FDRE (Hold_fdre_C_D)         0.075     1.522    VGA_HS_reg
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.643    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/v_cntr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_CONTROLLER/v_cntr_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.077%)  route 0.117ns (31.923%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.549     1.432    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=71, routed)          0.560     1.443    VGA_CONTROLLER/CLK_VGA
    SLICE_X29Y58         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  VGA_CONTROLLER/v_cntr_reg_reg[7]/Q
                         net (fo=27, routed)          0.117     1.701    VGA_CONTROLLER/v_cntr_reg_reg_n_0_[7]
    SLICE_X29Y58         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.809 r  VGA_CONTROLLER/v_cntr_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.809    VGA_CONTROLLER/v_cntr_reg_reg[4]_i_1_n_4
    SLICE_X29Y58         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.817     1.944    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=71, routed)          0.830     1.957    VGA_CONTROLLER/CLK_VGA
    SLICE_X29Y58         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[7]/C
                         clock pessimism             -0.514     1.443    
    SLICE_X29Y58         FDRE (Hold_fdre_C_D)         0.105     1.548    VGA_CONTROLLER/v_cntr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/h_cntr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_CONTROLLER/h_cntr_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.256ns (69.822%)  route 0.111ns (30.178%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.549     1.432    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=71, routed)          0.558     1.441    VGA_CONTROLLER/CLK_VGA
    SLICE_X35Y60         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y60         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  VGA_CONTROLLER/h_cntr_reg_reg[8]/Q
                         net (fo=34, routed)          0.111     1.693    VGA_CONTROLLER/p_0_in[8]
    SLICE_X35Y60         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.808 r  VGA_CONTROLLER/h_cntr_reg_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.808    VGA_CONTROLLER/h_cntr_reg_reg[8]_i_1_n_7
    SLICE_X35Y60         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.817     1.944    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=71, routed)          0.826     1.954    VGA_CONTROLLER/CLK_VGA
    SLICE_X35Y60         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[8]/C
                         clock pessimism             -0.513     1.441    
    SLICE_X35Y60         FDRE (Hold_fdre_C_D)         0.105     1.546    VGA_CONTROLLER/h_cntr_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/v_cntr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_CONTROLLER/v_cntr_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.252%)  route 0.114ns (30.748%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.549     1.432    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=71, routed)          0.560     1.443    VGA_CONTROLLER/CLK_VGA
    SLICE_X29Y59         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y59         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  VGA_CONTROLLER/v_cntr_reg_reg[8]/Q
                         net (fo=27, routed)          0.114     1.698    VGA_CONTROLLER/v_cntr_reg_reg_n_0_[8]
    SLICE_X29Y59         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.813 r  VGA_CONTROLLER/v_cntr_reg_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.813    VGA_CONTROLLER/v_cntr_reg_reg[8]_i_1_n_7
    SLICE_X29Y59         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.817     1.944    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=71, routed)          0.830     1.957    VGA_CONTROLLER/CLK_VGA
    SLICE_X29Y59         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[8]/C
                         clock pessimism             -0.514     1.443    
    SLICE_X29Y59         FDRE (Hold_fdre_C_D)         0.105     1.548    VGA_CONTROLLER/v_cntr_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_CONTROLLER/v_cntr_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.252ns (66.334%)  route 0.128ns (33.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.549     1.432    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=71, routed)          0.560     1.443    VGA_CONTROLLER/CLK_VGA
    SLICE_X29Y57         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y57         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  VGA_CONTROLLER/v_cntr_reg_reg[2]/Q
                         net (fo=27, routed)          0.128     1.712    VGA_CONTROLLER/v_cntr_reg_reg_n_0_[2]
    SLICE_X29Y57         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.823 r  VGA_CONTROLLER/v_cntr_reg_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.823    VGA_CONTROLLER/v_cntr_reg_reg[0]_i_2_n_5
    SLICE_X29Y57         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.817     1.944    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=71, routed)          0.830     1.957    VGA_CONTROLLER/CLK_VGA
    SLICE_X29Y57         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[2]/C
                         clock pessimism             -0.514     1.443    
    SLICE_X29Y57         FDRE (Hold_fdre_C_D)         0.105     1.548    VGA_CONTROLLER/v_cntr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/h_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_CONTROLLER/h_cntr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.252ns (66.317%)  route 0.128ns (33.683%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.549     1.432    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=71, routed)          0.558     1.441    VGA_CONTROLLER/CLK_VGA
    SLICE_X35Y60         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y60         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  VGA_CONTROLLER/h_cntr_reg_reg[10]/Q
                         net (fo=26, routed)          0.128     1.710    VGA_CONTROLLER/p_0_in[10]
    SLICE_X35Y60         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.821 r  VGA_CONTROLLER/h_cntr_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.821    VGA_CONTROLLER/h_cntr_reg_reg[8]_i_1_n_5
    SLICE_X35Y60         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.817     1.944    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=71, routed)          0.826     1.954    VGA_CONTROLLER/CLK_VGA
    SLICE_X35Y60         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[10]/C
                         clock pessimism             -0.513     1.441    
    SLICE_X35Y60         FDRE (Hold_fdre_C_D)         0.105     1.546    VGA_CONTROLLER/h_cntr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/h_cntr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_CONTROLLER/h_cntr_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.249ns (63.804%)  route 0.141ns (36.196%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.549     1.432    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=71, routed)          0.559     1.442    VGA_CONTROLLER/CLK_VGA
    SLICE_X35Y59         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y59         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  VGA_CONTROLLER/h_cntr_reg_reg[7]/Q
                         net (fo=69, routed)          0.141     1.724    VGA_CONTROLLER/p_0_in[7]
    SLICE_X35Y59         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.832 r  VGA_CONTROLLER/h_cntr_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.832    VGA_CONTROLLER/h_cntr_reg_reg[4]_i_1_n_4
    SLICE_X35Y59         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.817     1.944    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=71, routed)          0.827     1.955    VGA_CONTROLLER/CLK_VGA
    SLICE_X35Y59         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[7]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X35Y59         FDRE (Hold_fdre_C_D)         0.105     1.547    VGA_CONTROLLER/h_cntr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/v_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_CONTROLLER/v_cntr_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.256ns (65.477%)  route 0.135ns (34.523%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.549     1.432    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=71, routed)          0.560     1.443    VGA_CONTROLLER/CLK_VGA
    SLICE_X29Y58         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  VGA_CONTROLLER/v_cntr_reg_reg[4]/Q
                         net (fo=27, routed)          0.135     1.719    VGA_CONTROLLER/v_cntr_reg_reg_n_0_[4]
    SLICE_X29Y58         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.834 r  VGA_CONTROLLER/v_cntr_reg_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.834    VGA_CONTROLLER/v_cntr_reg_reg[4]_i_1_n_7
    SLICE_X29Y58         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.817     1.944    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=71, routed)          0.830     1.957    VGA_CONTROLLER/CLK_VGA
    SLICE_X29Y58         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[4]/C
                         clock pessimism             -0.514     1.443    
    SLICE_X29Y58         FDRE (Hold_fdre_C_D)         0.105     1.548    VGA_CONTROLLER/v_cntr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_CONTROLLER/v_cntr_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.249ns (63.298%)  route 0.144ns (36.702%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.549     1.432    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=71, routed)          0.560     1.443    VGA_CONTROLLER/CLK_VGA
    SLICE_X29Y57         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y57         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  VGA_CONTROLLER/v_cntr_reg_reg[3]/Q
                         net (fo=27, routed)          0.144     1.729    VGA_CONTROLLER/v_cntr_reg_reg_n_0_[3]
    SLICE_X29Y57         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.837 r  VGA_CONTROLLER/v_cntr_reg_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.837    VGA_CONTROLLER/v_cntr_reg_reg[0]_i_2_n_4
    SLICE_X29Y57         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.817     1.944    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=71, routed)          0.830     1.957    VGA_CONTROLLER/CLK_VGA
    SLICE_X29Y57         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[3]/C
                         clock pessimism             -0.514     1.443    
    SLICE_X29Y57         FDRE (Hold_fdre_C_D)         0.105     1.548    VGA_CONTROLLER/v_cntr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/h_cntr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_CONTROLLER/h_cntr_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.252ns (63.873%)  route 0.143ns (36.127%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.549     1.432    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=71, routed)          0.559     1.442    VGA_CONTROLLER/CLK_VGA
    SLICE_X35Y59         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y59         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  VGA_CONTROLLER/h_cntr_reg_reg[6]/Q
                         net (fo=112, routed)         0.143     1.726    VGA_CONTROLLER/p_0_in[6]
    SLICE_X35Y59         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.837 r  VGA_CONTROLLER/h_cntr_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.837    VGA_CONTROLLER/h_cntr_reg_reg[4]_i_1_n_5
    SLICE_X35Y59         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.817     1.944    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=71, routed)          0.827     1.955    VGA_CONTROLLER/CLK_VGA
    SLICE_X35Y59         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[6]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X35Y59         FDRE (Hold_fdre_C_D)         0.105     1.547    VGA_CONTROLLER/h_cntr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         9.259       7.667      BUFGCTRL_X0Y2    PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X29Y55     VGA_BLUE_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X35Y58     VGA_CONTROLLER/h_cntr_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X44Y4      VGA_CONTROLLER/h_cntr_reg_reg[0]_rep/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X47Y65     VGA_CONTROLLER/h_cntr_reg_reg[0]_rep__0/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X43Y84     VGA_CONTROLLER/h_cntr_reg_reg[0]_rep__1/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X28Y84     VGA_CONTROLLER/h_cntr_reg_reg[0]_rep__2/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X15Y92     VGA_CONTROLLER/h_cntr_reg_reg[0]_rep__3/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X46Y73     VGA_CONTROLLER/h_cntr_reg_reg[0]_rep__4/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X47Y65     VGA_CONTROLLER/h_cntr_reg_reg[0]_rep__0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X43Y84     VGA_CONTROLLER/h_cntr_reg_reg[0]_rep__1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X28Y84     VGA_CONTROLLER/h_cntr_reg_reg[0]_rep__2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X35Y60     VGA_CONTROLLER/h_cntr_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X35Y60     VGA_CONTROLLER/h_cntr_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X28Y65     VGA_CONTROLLER/h_cntr_reg_reg[1]_rep__18/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X33Y8      VGA_CONTROLLER/h_cntr_reg_reg[1]_rep__2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X29Y6      VGA_CONTROLLER/h_cntr_reg_reg[1]_rep__3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X38Y9      VGA_CONTROLLER/h_cntr_reg_reg[1]_rep__4/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X48Y69     VGA_CONTROLLER/h_cntr_reg_reg[1]_rep__9/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X35Y58     VGA_CONTROLLER/h_cntr_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X35Y58     VGA_CONTROLLER/h_cntr_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X35Y58     VGA_CONTROLLER/h_cntr_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X46Y71     VGA_CONTROLLER/h_cntr_reg_reg[2]_rep__4/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X35Y58     VGA_CONTROLLER/h_cntr_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X35Y59     VGA_CONTROLLER/h_cntr_reg_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X35Y59     VGA_CONTROLLER/h_cntr_reg_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X35Y59     VGA_CONTROLLER/h_cntr_reg_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X35Y59     VGA_CONTROLLER/h_cntr_reg_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X29Y55     VGA_BLUE_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y3    PIXEL_CLOCK_GENERATOR/U0/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wiz_0

Setup :            1  Failing Endpoint ,  Worst Slack       -1.848ns,  Total Violation       -1.848ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.848ns  (required time - arrival time)
  Source:                 triggerLevel_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RED_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        1.980ns  (logic 1.044ns (52.724%)  route 0.936ns (47.276%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.849ns = ( 124.219 - 120.370 ) 
    Source Clock Delay      (SCD):    4.102ns = ( 124.102 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLK (IN)
                         net (fo=0)                   0.000   120.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306   121.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497   122.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076   122.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.223   124.102    CLK_IBUF_BUFG
    SLICE_X28Y53         FDRE                                         r  triggerLevel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y53         FDRE (Prop_fdre_C_Q)         0.341   124.443 r  triggerLevel_reg[3]/Q
                         net (fo=4, routed)           0.333   124.776    VGA_CONTROLLER/triggerLevel_reg[7][1]
    SLICE_X29Y53         LUT6 (Prop_lut6_I3_O)        0.097   124.873 r  VGA_CONTROLLER/VGA_RED[2]_i_11/O
                         net (fo=1, routed)           0.000   124.873    VGA_CONTROLLER/VGA_RED[2]_i_11_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412   125.285 r  VGA_CONTROLLER/VGA_RED_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.429   125.715    VGA_CONTROLLER/CONDITION_FOR_TRIGGER_LINE1
    SLICE_X29Y54         LUT4 (Prop_lut4_I0_O)        0.097   125.812 r  VGA_CONTROLLER/VGA_RED[2]_i_2/O
                         net (fo=1, routed)           0.174   125.986    VGA_CONTROLLER/VGA_RED[2]_i_2_n_0
    SLICE_X29Y54         LUT6 (Prop_lut6_I0_O)        0.097   126.083 r  VGA_CONTROLLER/VGA_RED[2]_i_1/O
                         net (fo=1, routed)           0.000   126.083    VGA_CONTROLLER_n_21
    SLICE_X29Y54         FDRE                                         r  VGA_RED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLK (IN)
                         net (fo=0)                   0.000   120.370    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240   121.610 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415   123.025    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072   123.097 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.180   124.277    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458   121.818 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206   123.025    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072   123.097 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=71, routed)          1.122   124.219    CLK_VGA
    SLICE_X29Y54         FDRE                                         r  VGA_RED_reg[2]/C
                         clock pessimism              0.153   124.372    
                         clock uncertainty           -0.170   124.202    
    SLICE_X29Y54         FDRE (Setup_fdre_C_D)        0.032   124.234    VGA_RED_reg[2]
  -------------------------------------------------------------------
                         required time                        124.234    
                         arrival time                        -126.083    
  -------------------------------------------------------------------
                         slack                                 -1.848    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 triggerLevel_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RED_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.431ns (54.273%)  route 0.363ns (45.727%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.561     1.444    CLK_IBUF_BUFG
    SLICE_X28Y53         FDRE                                         r  triggerLevel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y53         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  triggerLevel_reg[4]/Q
                         net (fo=3, routed)           0.073     1.658    VGA_CONTROLLER/triggerLevel_reg[7][2]
    SLICE_X29Y53         LUT6 (Prop_lut6_I5_O)        0.045     1.703 r  VGA_CONTROLLER/VGA_RED[2]_i_11/O
                         net (fo=1, routed)           0.000     1.703    VGA_CONTROLLER/VGA_RED[2]_i_11_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     1.858 r  VGA_CONTROLLER/VGA_RED_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.211     2.069    VGA_CONTROLLER/CONDITION_FOR_TRIGGER_LINE1
    SLICE_X29Y54         LUT4 (Prop_lut4_I0_O)        0.045     2.114 r  VGA_CONTROLLER/VGA_RED[2]_i_2/O
                         net (fo=1, routed)           0.079     2.193    VGA_CONTROLLER/VGA_RED[2]_i_2_n_0
    SLICE_X29Y54         LUT6 (Prop_lut6_I0_O)        0.045     2.238 r  VGA_CONTROLLER/VGA_RED[2]_i_1/O
                         net (fo=1, routed)           0.000     2.238    VGA_CONTROLLER_n_21
    SLICE_X29Y54         FDRE                                         r  VGA_RED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.817     1.944    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=71, routed)          0.831     1.958    CLK_VGA
    SLICE_X29Y54         FDRE                                         r  VGA_RED_reg[2]/C
                         clock pessimism             -0.244     1.714    
                         clock uncertainty            0.170     1.884    
    SLICE_X29Y54         FDRE (Hold_fdre_C_D)         0.092     1.976    VGA_RED_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.262    





