--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf
constraints.ucf -ucf constraint_clk.ucf -ucf constraint_pushbtn.ucf -ucf
constraint_led.ucf -ucf constraint_7seg.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc3s50a,tq144,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "SYS_CLK/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "SYS_CLK/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: SYS_CLK/DCM_SP_INST/CLKIN
  Logical resource: SYS_CLK/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: SYS_CLK/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 30.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: SYS_CLK/DCM_SP_INST/CLKIN
  Logical resource: SYS_CLK/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: SYS_CLK/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 36.001ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.999ns (250.063MHz) (Tdcmpc)
  Physical resource: SYS_CLK/DCM_SP_INST/CLKIN
  Logical resource: SYS_CLK/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: SYS_CLK/CLKIN_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "SYS_CLK/CLK0_BUF" derived from  NET 
"SYS_CLK/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;  duty cycle corrected to 40 nS  
HIGH 20 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2078 paths analyzed, 380 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.782ns.
--------------------------------------------------------------------------------

Paths for end point V2/curr_bitcount_0 (SLICE_X16Y23.F2), 25 paths
--------------------------------------------------------------------------------
Slack (setup path):     32.218ns (requirement - (data path - clock path skew + uncertainty))
  Source:               V2/curr_timeoutcount_9 (FF)
  Destination:          V2/curr_bitcount_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.702ns (Levels of Logic = 4)
  Clock Path Skew:      -0.080ns (0.221 - 0.301)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: V2/curr_timeoutcount_9 to V2/curr_bitcount_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y25.XQ      Tcko                  0.631   V2/curr_timeoutcount<9>
                                                       V2/curr_timeoutcount_9
    SLICE_X20Y26.G2      net (fanout=2)        0.744   V2/curr_timeoutcount<9>
    SLICE_X20Y26.Y       Tilo                  0.707   V2/curr_state_cmp_eq0000
                                                       V2/curr_state_cmp_eq00008
    SLICE_X20Y26.F1      net (fanout=1)        0.742   V2/curr_state_cmp_eq00008/O
    SLICE_X20Y26.X       Tilo                  0.692   V2/curr_state_cmp_eq0000
                                                       V2/curr_state_cmp_eq000064
    SLICE_X15Y22.G2      net (fanout=10)       1.617   V2/curr_state_cmp_eq0000
    SLICE_X15Y22.Y       Tilo                  0.648   V2/curr_bitcount<2>
                                                       V2/next_bitcount<0>1
    SLICE_X16Y23.F2      net (fanout=3)        1.119   V2/N3
    SLICE_X16Y23.CLK     Tfck                  0.802   V2/curr_bitcount<0>
                                                       V2/next_bitcount<0>2
                                                       V2/curr_bitcount_0
    -------------------------------------------------  ---------------------------
    Total                                      7.702ns (3.480ns logic, 4.222ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               V2/curr_timeoutcount_15 (FF)
  Destination:          V2/curr_bitcount_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.640ns (Levels of Logic = 4)
  Clock Path Skew:      -0.064ns (0.221 - 0.285)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: V2/curr_timeoutcount_15 to V2/curr_bitcount_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y21.YQ      Tcko                  0.580   V2/curr_timeoutcount<15>
                                                       V2/curr_timeoutcount_15
    SLICE_X20Y29.F3      net (fanout=2)        1.139   V2/curr_timeoutcount<15>
    SLICE_X20Y29.X       Tilo                  0.692   V2/curr_state_cmp_eq000017
                                                       V2/curr_state_cmp_eq000017
    SLICE_X20Y26.F2      net (fanout=1)        0.351   V2/curr_state_cmp_eq000017
    SLICE_X20Y26.X       Tilo                  0.692   V2/curr_state_cmp_eq0000
                                                       V2/curr_state_cmp_eq000064
    SLICE_X15Y22.G2      net (fanout=10)       1.617   V2/curr_state_cmp_eq0000
    SLICE_X15Y22.Y       Tilo                  0.648   V2/curr_bitcount<2>
                                                       V2/next_bitcount<0>1
    SLICE_X16Y23.F2      net (fanout=3)        1.119   V2/N3
    SLICE_X16Y23.CLK     Tfck                  0.802   V2/curr_bitcount<0>
                                                       V2/next_bitcount<0>2
                                                       V2/curr_bitcount_0
    -------------------------------------------------  ---------------------------
    Total                                      7.640ns (3.414ns logic, 4.226ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.402ns (requirement - (data path - clock path skew + uncertainty))
  Source:               V2/curr_timeoutcount_10 (FF)
  Destination:          V2/curr_bitcount_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.514ns (Levels of Logic = 4)
  Clock Path Skew:      -0.084ns (0.221 - 0.305)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: V2/curr_timeoutcount_10 to V2/curr_bitcount_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y27.YQ      Tcko                  0.676   V2/curr_timeoutcount<11>
                                                       V2/curr_timeoutcount_10
    SLICE_X20Y26.G1      net (fanout=2)        0.511   V2/curr_timeoutcount<10>
    SLICE_X20Y26.Y       Tilo                  0.707   V2/curr_state_cmp_eq0000
                                                       V2/curr_state_cmp_eq00008
    SLICE_X20Y26.F1      net (fanout=1)        0.742   V2/curr_state_cmp_eq00008/O
    SLICE_X20Y26.X       Tilo                  0.692   V2/curr_state_cmp_eq0000
                                                       V2/curr_state_cmp_eq000064
    SLICE_X15Y22.G2      net (fanout=10)       1.617   V2/curr_state_cmp_eq0000
    SLICE_X15Y22.Y       Tilo                  0.648   V2/curr_bitcount<2>
                                                       V2/next_bitcount<0>1
    SLICE_X16Y23.F2      net (fanout=3)        1.119   V2/N3
    SLICE_X16Y23.CLK     Tfck                  0.802   V2/curr_bitcount<0>
                                                       V2/next_bitcount<0>2
                                                       V2/curr_bitcount_0
    -------------------------------------------------  ---------------------------
    Total                                      7.514ns (3.525ns logic, 3.989ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------

Paths for end point V2/curr_bitcount_1 (SLICE_X18Y23.G2), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     32.226ns (requirement - (data path - clock path skew + uncertainty))
  Source:               V2/curr_bitcount_0 (FF)
  Destination:          V2/curr_bitcount_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.755ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.242 - 0.261)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: V2/curr_bitcount_0 to V2/curr_bitcount_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y23.XQ      Tcko                  0.631   V2/curr_bitcount<0>
                                                       V2/curr_bitcount_0
    SLICE_X14Y23.G1      net (fanout=6)        1.404   V2/curr_bitcount<0>
    SLICE_X14Y23.Y       Tilo                  0.707   N53
                                                       V2/curr_state_cmp_eq00011
    SLICE_X18Y6.F3       net (fanout=8)        1.938   V2/curr_state_cmp_eq0001
    SLICE_X18Y6.X        Tilo                  0.692   S2/curr_state_FSM_FFd13
                                                       V2/next_bitcount<1>211_SW0
    SLICE_X18Y23.F1      net (fanout=1)        0.753   N44
    SLICE_X18Y23.X       Tilo                  0.692   V2/curr_bitcount<1>
                                                       V2/next_bitcount<1>37_SW0
    SLICE_X18Y23.G2      net (fanout=1)        0.121   V2/next_bitcount<1>37_SW0/O
    SLICE_X18Y23.CLK     Tgck                  0.817   V2/curr_bitcount<1>
                                                       V2/next_bitcount<1>661
                                                       V2/curr_bitcount_1
    -------------------------------------------------  ---------------------------
    Total                                      7.755ns (3.539ns logic, 4.216ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.727ns (requirement - (data path - clock path skew + uncertainty))
  Source:               V2/curr_bitcount_1 (FF)
  Destination:          V2/curr_bitcount_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.273ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: V2/curr_bitcount_1 to V2/curr_bitcount_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y23.YQ      Tcko                  0.676   V2/curr_bitcount<1>
                                                       V2/curr_bitcount_1
    SLICE_X14Y23.G4      net (fanout=5)        0.877   V2/curr_bitcount<1>
    SLICE_X14Y23.Y       Tilo                  0.707   N53
                                                       V2/curr_state_cmp_eq00011
    SLICE_X18Y6.F3       net (fanout=8)        1.938   V2/curr_state_cmp_eq0001
    SLICE_X18Y6.X        Tilo                  0.692   S2/curr_state_FSM_FFd13
                                                       V2/next_bitcount<1>211_SW0
    SLICE_X18Y23.F1      net (fanout=1)        0.753   N44
    SLICE_X18Y23.X       Tilo                  0.692   V2/curr_bitcount<1>
                                                       V2/next_bitcount<1>37_SW0
    SLICE_X18Y23.G2      net (fanout=1)        0.121   V2/next_bitcount<1>37_SW0/O
    SLICE_X18Y23.CLK     Tgck                  0.817   V2/curr_bitcount<1>
                                                       V2/next_bitcount<1>661
                                                       V2/curr_bitcount_1
    -------------------------------------------------  ---------------------------
    Total                                      7.273ns (3.584ns logic, 3.689ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.811ns (requirement - (data path - clock path skew + uncertainty))
  Source:               V2/curr_bitcount_3 (FF)
  Destination:          V2/curr_bitcount_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.140ns (Levels of Logic = 4)
  Clock Path Skew:      -0.049ns (0.436 - 0.485)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: V2/curr_bitcount_3 to V2/curr_bitcount_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y23.YQ      Tcko                  0.580   V2/curr_rxbuf<6>
                                                       V2/curr_bitcount_3
    SLICE_X14Y23.G3      net (fanout=2)        0.840   V2/curr_bitcount<3>
    SLICE_X14Y23.Y       Tilo                  0.707   N53
                                                       V2/curr_state_cmp_eq00011
    SLICE_X18Y6.F3       net (fanout=8)        1.938   V2/curr_state_cmp_eq0001
    SLICE_X18Y6.X        Tilo                  0.692   S2/curr_state_FSM_FFd13
                                                       V2/next_bitcount<1>211_SW0
    SLICE_X18Y23.F1      net (fanout=1)        0.753   N44
    SLICE_X18Y23.X       Tilo                  0.692   V2/curr_bitcount<1>
                                                       V2/next_bitcount<1>37_SW0
    SLICE_X18Y23.G2      net (fanout=1)        0.121   V2/next_bitcount<1>37_SW0/O
    SLICE_X18Y23.CLK     Tgck                  0.817   V2/curr_bitcount<1>
                                                       V2/next_bitcount<1>661
                                                       V2/curr_bitcount_1
    -------------------------------------------------  ---------------------------
    Total                                      7.140ns (3.488ns logic, 3.652ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point V2/curr_rxbuf_2 (SLICE_X12Y21.G3), 23 paths
--------------------------------------------------------------------------------
Slack (setup path):     32.359ns (requirement - (data path - clock path skew + uncertainty))
  Source:               V2/curr_timeoutcount_9 (FF)
  Destination:          V2/curr_rxbuf_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.512ns (Levels of Logic = 4)
  Clock Path Skew:      -0.129ns (0.400 - 0.529)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: V2/curr_timeoutcount_9 to V2/curr_rxbuf_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y25.XQ      Tcko                  0.631   V2/curr_timeoutcount<9>
                                                       V2/curr_timeoutcount_9
    SLICE_X20Y26.G2      net (fanout=2)        0.744   V2/curr_timeoutcount<9>
    SLICE_X20Y26.Y       Tilo                  0.707   V2/curr_state_cmp_eq0000
                                                       V2/curr_state_cmp_eq00008
    SLICE_X20Y26.F1      net (fanout=1)        0.742   V2/curr_state_cmp_eq00008/O
    SLICE_X20Y26.X       Tilo                  0.692   V2/curr_state_cmp_eq0000
                                                       V2/curr_state_cmp_eq000064
    SLICE_X16Y23.G3      net (fanout=10)       0.590   V2/curr_state_cmp_eq0000
    SLICE_X16Y23.Y       Tilo                  0.707   V2/curr_bitcount<0>
                                                       V2/next_bitcount<0>21
    SLICE_X12Y21.G3      net (fanout=12)       1.882   V2/N20
    SLICE_X12Y21.CLK     Tgck                  0.817   V2/curr_rxbuf<3>
                                                       V2/next_rxbuf_2_mux00001
                                                       V2/curr_rxbuf_2
    -------------------------------------------------  ---------------------------
    Total                                      7.512ns (3.554ns logic, 3.958ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.437ns (requirement - (data path - clock path skew + uncertainty))
  Source:               V2/curr_timeoutcount_15 (FF)
  Destination:          V2/curr_rxbuf_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.450ns (Levels of Logic = 4)
  Clock Path Skew:      -0.113ns (0.400 - 0.513)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: V2/curr_timeoutcount_15 to V2/curr_rxbuf_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y21.YQ      Tcko                  0.580   V2/curr_timeoutcount<15>
                                                       V2/curr_timeoutcount_15
    SLICE_X20Y29.F3      net (fanout=2)        1.139   V2/curr_timeoutcount<15>
    SLICE_X20Y29.X       Tilo                  0.692   V2/curr_state_cmp_eq000017
                                                       V2/curr_state_cmp_eq000017
    SLICE_X20Y26.F2      net (fanout=1)        0.351   V2/curr_state_cmp_eq000017
    SLICE_X20Y26.X       Tilo                  0.692   V2/curr_state_cmp_eq0000
                                                       V2/curr_state_cmp_eq000064
    SLICE_X16Y23.G3      net (fanout=10)       0.590   V2/curr_state_cmp_eq0000
    SLICE_X16Y23.Y       Tilo                  0.707   V2/curr_bitcount<0>
                                                       V2/next_bitcount<0>21
    SLICE_X12Y21.G3      net (fanout=12)       1.882   V2/N20
    SLICE_X12Y21.CLK     Tgck                  0.817   V2/curr_rxbuf<3>
                                                       V2/next_rxbuf_2_mux00001
                                                       V2/curr_rxbuf_2
    -------------------------------------------------  ---------------------------
    Total                                      7.450ns (3.488ns logic, 3.962ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.543ns (requirement - (data path - clock path skew + uncertainty))
  Source:               V2/curr_timeoutcount_10 (FF)
  Destination:          V2/curr_rxbuf_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.324ns (Levels of Logic = 4)
  Clock Path Skew:      -0.133ns (0.400 - 0.533)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: V2/curr_timeoutcount_10 to V2/curr_rxbuf_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y27.YQ      Tcko                  0.676   V2/curr_timeoutcount<11>
                                                       V2/curr_timeoutcount_10
    SLICE_X20Y26.G1      net (fanout=2)        0.511   V2/curr_timeoutcount<10>
    SLICE_X20Y26.Y       Tilo                  0.707   V2/curr_state_cmp_eq0000
                                                       V2/curr_state_cmp_eq00008
    SLICE_X20Y26.F1      net (fanout=1)        0.742   V2/curr_state_cmp_eq00008/O
    SLICE_X20Y26.X       Tilo                  0.692   V2/curr_state_cmp_eq0000
                                                       V2/curr_state_cmp_eq000064
    SLICE_X16Y23.G3      net (fanout=10)       0.590   V2/curr_state_cmp_eq0000
    SLICE_X16Y23.Y       Tilo                  0.707   V2/curr_bitcount<0>
                                                       V2/next_bitcount<0>21
    SLICE_X12Y21.G3      net (fanout=12)       1.882   V2/N20
    SLICE_X12Y21.CLK     Tgck                  0.817   V2/curr_rxbuf<3>
                                                       V2/next_rxbuf_2_mux00001
                                                       V2/curr_rxbuf_2
    -------------------------------------------------  ---------------------------
    Total                                      7.324ns (3.599ns logic, 3.725ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "SYS_CLK/CLK0_BUF" derived from
 NET "SYS_CLK/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;
 duty cycle corrected to 40 nS  HIGH 20 nS 

--------------------------------------------------------------------------------

Paths for end point S2/curr_data_to_send_2 (SLICE_X9Y8.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.248ns (requirement - (clock path skew + uncertainty - data path))
  Source:               S2/curr_data_to_send_2 (FF)
  Destination:          S2/curr_data_to_send_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.248ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK0 rising at 40.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: S2/curr_data_to_send_2 to S2/curr_data_to_send_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y8.YQ        Tcko                  0.464   S2/curr_data_to_send<3>
                                                       S2/curr_data_to_send_2
    SLICE_X9Y8.G4        net (fanout=2)        0.314   S2/curr_data_to_send<2>
    SLICE_X9Y8.CLK       Tckg        (-Th)    -0.470   S2/curr_data_to_send<3>
                                                       S2/next_data_to_send<2>1
                                                       S2/curr_data_to_send_2
    -------------------------------------------------  ---------------------------
    Total                                      1.248ns (0.934ns logic, 0.314ns route)
                                                       (74.8% logic, 25.2% route)

--------------------------------------------------------------------------------

Paths for end point S2/curr_data_to_send_7 (SLICE_X11Y6.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.251ns (requirement - (clock path skew + uncertainty - data path))
  Source:               S2/curr_data_to_send_7 (FF)
  Destination:          S2/curr_data_to_send_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.251ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK0 rising at 40.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: S2/curr_data_to_send_7 to S2/curr_data_to_send_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y6.XQ       Tcko                  0.473   S2/curr_data_to_send<7>
                                                       S2/curr_data_to_send_7
    SLICE_X11Y6.F4       net (fanout=2)        0.312   S2/curr_data_to_send<7>
    SLICE_X11Y6.CLK      Tckf        (-Th)    -0.466   S2/curr_data_to_send<7>
                                                       S2/next_data_to_send<7>1
                                                       S2/curr_data_to_send_7
    -------------------------------------------------  ---------------------------
    Total                                      1.251ns (0.939ns logic, 0.312ns route)
                                                       (75.1% logic, 24.9% route)

--------------------------------------------------------------------------------

Paths for end point S2/curr_data_to_send_6 (SLICE_X11Y6.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.258ns (requirement - (clock path skew + uncertainty - data path))
  Source:               FSM_TEST/curr_cmd_buf_6 (FF)
  Destination:          S2/curr_data_to_send_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.314ns (Levels of Logic = 1)
  Clock Path Skew:      0.056ns (0.294 - 0.238)
  Source Clock:         CLK0 rising at 40.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: FSM_TEST/curr_cmd_buf_6 to S2/curr_data_to_send_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y6.XQ        Tcko                  0.505   FSM_TEST/curr_cmd_buf<6>
                                                       FSM_TEST/curr_cmd_buf_6
    SLICE_X11Y6.G4       net (fanout=3)        0.339   FSM_TEST/curr_cmd_buf<6>
    SLICE_X11Y6.CLK      Tckg        (-Th)    -0.470   S2/curr_data_to_send<7>
                                                       S2/next_data_to_send<6>1
                                                       S2/curr_data_to_send_6
    -------------------------------------------------  ---------------------------
    Total                                      1.314ns (0.975ns logic, 0.339ns route)
                                                       (74.2% logic, 25.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "SYS_CLK/CLK0_BUF" derived from
 NET "SYS_CLK/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;
 duty cycle corrected to 40 nS  HIGH 20 nS 

--------------------------------------------------------------------------------
Slack: 36.001ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.999ns (250.063MHz) (Tdcmpco)
  Physical resource: SYS_CLK/DCM_SP_INST/CLK0
  Logical resource: SYS_CLK/DCM_SP_INST/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: SYS_CLK/CLK0_BUF
--------------------------------------------------------------------------------
Slack: 38.398ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.801ns (Tcl)
  Physical resource: S2/curr_ps2data_en/CLK
  Logical resource: S2/curr_ps2data_en/CK
  Location pin: SLICE_X16Y4.CLK
  Clock network: CLK0
--------------------------------------------------------------------------------
Slack: 38.398ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.801ns (Tch)
  Physical resource: S2/curr_ps2data_en/CLK
  Logical resource: S2/curr_ps2data_en/CK
  Location pin: SLICE_X16Y4.CLK
  Clock network: CLK0
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for SYS_CLK/CLKIN_IBUFG
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|SYS_CLK/CLKIN_IBUFG            |     40.000ns|     10.000ns|      7.782ns|            0|            0|            0|         2078|
| SYS_CLK/CLK0_BUF              |     40.000ns|      7.782ns|          N/A|            0|            0|         2078|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.782|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2078 paths, 0 nets, and 744 connections

Design statistics:
   Minimum period:  10.000ns{1}   (Maximum frequency: 100.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Jun 23 05:02:39 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4524 MB



