-- generated by newgenasym Tue Apr 12 17:49:38 2011

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity OVETGLJ is
    port (    
	GND:       IN     STD_LOGIC;    
	\out\:     OUT    STD_LOGIC;    
	\tris/nc\: INOUT  STD_LOGIC;    
	VDD:       IN     STD_LOGIC);
end OVETGLJ;
