|DE2_tb
CLOCK_27 => ~NO_FANOUT~
CLOCK_50 => debounce:debouncecode.clk
CLOCK_50 => clk25.CLK
CLOCK_50 => slowclk:slowclkcode.clkin
EXT_CLOCK => ~NO_FANOUT~
KEY[0] => ~NO_FANOUT~
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
SW[0] => LEDR[0].DATAIN
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
SW[10] => ~NO_FANOUT~
SW[11] => ~NO_FANOUT~
SW[12] => ~NO_FANOUT~
SW[13] => ~NO_FANOUT~
SW[14] => ~NO_FANOUT~
SW[15] => ~NO_FANOUT~
SW[16] => ~NO_FANOUT~
SW[17] => debounce:debouncecode.resetsw
HEX0[0] <= hex7seg:U_HEX0.output[0]
HEX0[1] <= hex7seg:U_HEX0.output[1]
HEX0[2] <= hex7seg:U_HEX0.output[2]
HEX0[3] <= hex7seg:U_HEX0.output[3]
HEX0[4] <= hex7seg:U_HEX0.output[4]
HEX0[5] <= hex7seg:U_HEX0.output[5]
HEX0[6] <= hex7seg:U_HEX0.output[6]
HEX1[0] <= hex7seg:U_HEX1.output[0]
HEX1[1] <= hex7seg:U_HEX1.output[1]
HEX1[2] <= hex7seg:U_HEX1.output[2]
HEX1[3] <= hex7seg:U_HEX1.output[3]
HEX1[4] <= hex7seg:U_HEX1.output[4]
HEX1[5] <= hex7seg:U_HEX1.output[5]
HEX1[6] <= hex7seg:U_HEX1.output[6]
HEX2[0] <= hex7seg:U_HEX2.output[0]
HEX2[1] <= hex7seg:U_HEX2.output[1]
HEX2[2] <= hex7seg:U_HEX2.output[2]
HEX2[3] <= hex7seg:U_HEX2.output[3]
HEX2[4] <= hex7seg:U_HEX2.output[4]
HEX2[5] <= hex7seg:U_HEX2.output[5]
HEX2[6] <= hex7seg:U_HEX2.output[6]
HEX3[0] <= hex7seg:U_HEX3.output[0]
HEX3[1] <= hex7seg:U_HEX3.output[1]
HEX3[2] <= hex7seg:U_HEX3.output[2]
HEX3[3] <= hex7seg:U_HEX3.output[3]
HEX3[4] <= hex7seg:U_HEX3.output[4]
HEX3[5] <= hex7seg:U_HEX3.output[5]
HEX3[6] <= hex7seg:U_HEX3.output[6]
HEX4[0] <= hex7seg:U_HEX4.output[0]
HEX4[1] <= hex7seg:U_HEX4.output[1]
HEX4[2] <= hex7seg:U_HEX4.output[2]
HEX4[3] <= hex7seg:U_HEX4.output[3]
HEX4[4] <= hex7seg:U_HEX4.output[4]
HEX4[5] <= hex7seg:U_HEX4.output[5]
HEX4[6] <= hex7seg:U_HEX4.output[6]
HEX5[0] <= hex7seg:U_HEX5.output[0]
HEX5[1] <= hex7seg:U_HEX5.output[1]
HEX5[2] <= hex7seg:U_HEX5.output[2]
HEX5[3] <= hex7seg:U_HEX5.output[3]
HEX5[4] <= hex7seg:U_HEX5.output[4]
HEX5[5] <= hex7seg:U_HEX5.output[5]
HEX5[6] <= hex7seg:U_HEX5.output[6]
HEX6[0] <= hex7seg:U_HEX6.output[0]
HEX6[1] <= hex7seg:U_HEX6.output[1]
HEX6[2] <= hex7seg:U_HEX6.output[2]
HEX6[3] <= hex7seg:U_HEX6.output[3]
HEX6[4] <= hex7seg:U_HEX6.output[4]
HEX6[5] <= hex7seg:U_HEX6.output[5]
HEX6[6] <= hex7seg:U_HEX6.output[6]
HEX7[0] <= hex7seg:U_HEX7.output[0]
HEX7[1] <= hex7seg:U_HEX7.output[1]
HEX7[2] <= hex7seg:U_HEX7.output[2]
HEX7[3] <= hex7seg:U_HEX7.output[3]
HEX7[4] <= hex7seg:U_HEX7.output[4]
HEX7[5] <= hex7seg:U_HEX7.output[5]
HEX7[6] <= hex7seg:U_HEX7.output[6]
LEDG[0] <= <GND>
LEDG[1] <= <GND>
LEDG[2] <= <GND>
LEDG[3] <= <GND>
LEDG[4] <= <GND>
LEDG[5] <= <GND>
LEDG[6] <= <GND>
LEDG[7] <= <GND>
LEDG[8] <= <GND>
LEDR[0] <= SW[0].DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] <= <GND>
LEDR[2] <= <GND>
LEDR[3] <= <GND>
LEDR[4] <= <GND>
LEDR[5] <= <GND>
LEDR[6] <= <GND>
LEDR[7] <= <GND>
LEDR[8] <= <GND>
LEDR[9] <= <GND>
LEDR[10] <= <GND>
LEDR[11] <= <GND>
LEDR[12] <= <GND>
LEDR[13] <= <GND>
LEDR[14] <= <GND>
LEDR[15] <= <GND>
LEDR[16] <= mos_6502:CPUConnect.R_W_n
LEDR[17] <= <GND>
UART_TXD <= <GND>
UART_RXD => ~NO_FANOUT~
IRDA_TXD <= <GND>
IRDA_RXD => ~NO_FANOUT~
DRAM_DQ[0] <> DRAM_DQ[0]
DRAM_DQ[1] <> DRAM_DQ[1]
DRAM_DQ[2] <> DRAM_DQ[2]
DRAM_DQ[3] <> DRAM_DQ[3]
DRAM_DQ[4] <> DRAM_DQ[4]
DRAM_DQ[5] <> DRAM_DQ[5]
DRAM_DQ[6] <> DRAM_DQ[6]
DRAM_DQ[7] <> DRAM_DQ[7]
DRAM_DQ[8] <> DRAM_DQ[8]
DRAM_DQ[9] <> DRAM_DQ[9]
DRAM_DQ[10] <> DRAM_DQ[10]
DRAM_DQ[11] <> DRAM_DQ[11]
DRAM_DQ[12] <> DRAM_DQ[12]
DRAM_DQ[13] <> DRAM_DQ[13]
DRAM_DQ[14] <> DRAM_DQ[14]
DRAM_DQ[15] <> DRAM_DQ[15]
DRAM_ADDR[0] <= <GND>
DRAM_ADDR[1] <= <GND>
DRAM_ADDR[2] <= <GND>
DRAM_ADDR[3] <= <GND>
DRAM_ADDR[4] <= <GND>
DRAM_ADDR[5] <= <GND>
DRAM_ADDR[6] <= <GND>
DRAM_ADDR[7] <= <GND>
DRAM_ADDR[8] <= <GND>
DRAM_ADDR[9] <= <GND>
DRAM_ADDR[10] <= <GND>
DRAM_ADDR[11] <= <GND>
DRAM_LDQM <= <GND>
DRAM_UDQM <= <GND>
DRAM_WE_N <= <VCC>
DRAM_CAS_N <= <VCC>
DRAM_RAS_N <= <VCC>
DRAM_CS_N <= <VCC>
DRAM_BA_0 <= <GND>
DRAM_BA_1 <= <GND>
DRAM_CLK <= <GND>
DRAM_CKE <= <GND>
FL_DQ[0] <> FL_DQ[0]
FL_DQ[1] <> FL_DQ[1]
FL_DQ[2] <> FL_DQ[2]
FL_DQ[3] <> FL_DQ[3]
FL_DQ[4] <> FL_DQ[4]
FL_DQ[5] <> FL_DQ[5]
FL_DQ[6] <> FL_DQ[6]
FL_DQ[7] <> FL_DQ[7]
FL_ADDR[0] <= <GND>
FL_ADDR[1] <= <GND>
FL_ADDR[2] <= <GND>
FL_ADDR[3] <= <GND>
FL_ADDR[4] <= <GND>
FL_ADDR[5] <= <GND>
FL_ADDR[6] <= <GND>
FL_ADDR[7] <= <GND>
FL_ADDR[8] <= <GND>
FL_ADDR[9] <= <GND>
FL_ADDR[10] <= <GND>
FL_ADDR[11] <= <GND>
FL_ADDR[12] <= <GND>
FL_ADDR[13] <= <GND>
FL_ADDR[14] <= <GND>
FL_ADDR[15] <= <GND>
FL_ADDR[16] <= <GND>
FL_ADDR[17] <= <GND>
FL_ADDR[18] <= <GND>
FL_ADDR[19] <= <GND>
FL_ADDR[20] <= <GND>
FL_ADDR[21] <= <GND>
FL_WE_N <= <VCC>
FL_RST_N <= <GND>
FL_OE_N <= <VCC>
FL_CE_N <= <VCC>
SRAM_DQ[0] <> SRAMCtrl:MemorySRAM.SRAM_DQ[0]
SRAM_DQ[1] <> SRAMCtrl:MemorySRAM.SRAM_DQ[1]
SRAM_DQ[2] <> SRAMCtrl:MemorySRAM.SRAM_DQ[2]
SRAM_DQ[3] <> SRAMCtrl:MemorySRAM.SRAM_DQ[3]
SRAM_DQ[4] <> SRAMCtrl:MemorySRAM.SRAM_DQ[4]
SRAM_DQ[5] <> SRAMCtrl:MemorySRAM.SRAM_DQ[5]
SRAM_DQ[6] <> SRAMCtrl:MemorySRAM.SRAM_DQ[6]
SRAM_DQ[7] <> SRAMCtrl:MemorySRAM.SRAM_DQ[7]
SRAM_DQ[8] <> SRAMCtrl:MemorySRAM.SRAM_DQ[8]
SRAM_DQ[9] <> SRAMCtrl:MemorySRAM.SRAM_DQ[9]
SRAM_DQ[10] <> SRAMCtrl:MemorySRAM.SRAM_DQ[10]
SRAM_DQ[11] <> SRAMCtrl:MemorySRAM.SRAM_DQ[11]
SRAM_DQ[12] <> SRAMCtrl:MemorySRAM.SRAM_DQ[12]
SRAM_DQ[13] <> SRAMCtrl:MemorySRAM.SRAM_DQ[13]
SRAM_DQ[14] <> SRAMCtrl:MemorySRAM.SRAM_DQ[14]
SRAM_DQ[15] <> SRAMCtrl:MemorySRAM.SRAM_DQ[15]
SRAM_ADDR[0] <= SRAMCtrl:MemorySRAM.SRAM_ADDR[0]
SRAM_ADDR[1] <= SRAMCtrl:MemorySRAM.SRAM_ADDR[1]
SRAM_ADDR[2] <= SRAMCtrl:MemorySRAM.SRAM_ADDR[2]
SRAM_ADDR[3] <= SRAMCtrl:MemorySRAM.SRAM_ADDR[3]
SRAM_ADDR[4] <= SRAMCtrl:MemorySRAM.SRAM_ADDR[4]
SRAM_ADDR[5] <= SRAMCtrl:MemorySRAM.SRAM_ADDR[5]
SRAM_ADDR[6] <= SRAMCtrl:MemorySRAM.SRAM_ADDR[6]
SRAM_ADDR[7] <= SRAMCtrl:MemorySRAM.SRAM_ADDR[7]
SRAM_ADDR[8] <= SRAMCtrl:MemorySRAM.SRAM_ADDR[8]
SRAM_ADDR[9] <= SRAMCtrl:MemorySRAM.SRAM_ADDR[9]
SRAM_ADDR[10] <= SRAMCtrl:MemorySRAM.SRAM_ADDR[10]
SRAM_ADDR[11] <= SRAMCtrl:MemorySRAM.SRAM_ADDR[11]
SRAM_ADDR[12] <= SRAMCtrl:MemorySRAM.SRAM_ADDR[12]
SRAM_ADDR[13] <= SRAMCtrl:MemorySRAM.SRAM_ADDR[13]
SRAM_ADDR[14] <= SRAMCtrl:MemorySRAM.SRAM_ADDR[14]
SRAM_ADDR[15] <= SRAMCtrl:MemorySRAM.SRAM_ADDR[15]
SRAM_ADDR[16] <= SRAMCtrl:MemorySRAM.SRAM_ADDR[16]
SRAM_ADDR[17] <= SRAMCtrl:MemorySRAM.SRAM_ADDR[17]
SRAM_UB_N <= SRAMCtrl:MemorySRAM.SRAM_UB_N
SRAM_LB_N <= SRAMCtrl:MemorySRAM.SRAM_LB_N
SRAM_WE_N <= SRAMCtrl:MemorySRAM.SRAM_WE_N
SRAM_CE_N <= SRAMCtrl:MemorySRAM.SRAM_CE_N
SRAM_OE_N <= SRAMCtrl:MemorySRAM.SRAM_OE_N
OTG_DATA[0] <> OTG_DATA[0]
OTG_DATA[1] <> OTG_DATA[1]
OTG_DATA[2] <> OTG_DATA[2]
OTG_DATA[3] <> OTG_DATA[3]
OTG_DATA[4] <> OTG_DATA[4]
OTG_DATA[5] <> OTG_DATA[5]
OTG_DATA[6] <> OTG_DATA[6]
OTG_DATA[7] <> OTG_DATA[7]
OTG_DATA[8] <> OTG_DATA[8]
OTG_DATA[9] <> OTG_DATA[9]
OTG_DATA[10] <> OTG_DATA[10]
OTG_DATA[11] <> OTG_DATA[11]
OTG_DATA[12] <> OTG_DATA[12]
OTG_DATA[13] <> OTG_DATA[13]
OTG_DATA[14] <> OTG_DATA[14]
OTG_DATA[15] <> OTG_DATA[15]
OTG_ADDR[0] <= <GND>
OTG_ADDR[1] <= <GND>
OTG_CS_N <= <VCC>
OTG_RD_N <= <VCC>
OTG_WR_N <= <VCC>
OTG_RST_N <= <VCC>
OTG_FSPEED <= <VCC>
OTG_LSPEED <= <VCC>
OTG_INT0 => ~NO_FANOUT~
OTG_INT1 => ~NO_FANOUT~
OTG_DREQ0 => ~NO_FANOUT~
OTG_DREQ1 => ~NO_FANOUT~
OTG_DACK0_N <= <VCC>
OTG_DACK1_N <= <VCC>
LCD_ON <= <VCC>
LCD_BLON <= <VCC>
LCD_RW <= <VCC>
LCD_EN <= <GND>
LCD_RS <= <GND>
LCD_DATA[0] <> LCD_DATA[0]
LCD_DATA[1] <> LCD_DATA[1]
LCD_DATA[2] <> LCD_DATA[2]
LCD_DATA[3] <> LCD_DATA[3]
LCD_DATA[4] <> LCD_DATA[4]
LCD_DATA[5] <> LCD_DATA[5]
LCD_DATA[6] <> LCD_DATA[6]
LCD_DATA[7] <> LCD_DATA[7]
SD_DAT => ~NO_FANOUT~
SD_DAT3 <= <VCC>
SD_CMD <= <VCC>
SD_CLK <= <VCC>
TDI => ~NO_FANOUT~
TCK => ~NO_FANOUT~
TCS => ~NO_FANOUT~
TDO <= <GND>
I2C_SDAT <> I2C_SDAT
I2C_SCLK <= <GND>
PS2_DAT => ~NO_FANOUT~
PS2_CLK => ~NO_FANOUT~
VGA_CLK <= de2_vga_raster:VGA.VGA_CLK
VGA_HS <= de2_vga_raster:VGA.VGA_HS
VGA_VS <= de2_vga_raster:VGA.VGA_VS
VGA_BLANK <= de2_vga_raster:VGA.VGA_BLANK
VGA_SYNC <= de2_vga_raster:VGA.VGA_SYNC
VGA_R[0] <= de2_vga_raster:VGA.VGA_R[0]
VGA_R[1] <= de2_vga_raster:VGA.VGA_R[1]
VGA_R[2] <= de2_vga_raster:VGA.VGA_R[2]
VGA_R[3] <= de2_vga_raster:VGA.VGA_R[3]
VGA_R[4] <= de2_vga_raster:VGA.VGA_R[4]
VGA_R[5] <= de2_vga_raster:VGA.VGA_R[5]
VGA_R[6] <= de2_vga_raster:VGA.VGA_R[6]
VGA_R[7] <= de2_vga_raster:VGA.VGA_R[7]
VGA_R[8] <= de2_vga_raster:VGA.VGA_R[8]
VGA_R[9] <= de2_vga_raster:VGA.VGA_R[9]
VGA_G[0] <= de2_vga_raster:VGA.VGA_G[0]
VGA_G[1] <= de2_vga_raster:VGA.VGA_G[1]
VGA_G[2] <= de2_vga_raster:VGA.VGA_G[2]
VGA_G[3] <= de2_vga_raster:VGA.VGA_G[3]
VGA_G[4] <= de2_vga_raster:VGA.VGA_G[4]
VGA_G[5] <= de2_vga_raster:VGA.VGA_G[5]
VGA_G[6] <= de2_vga_raster:VGA.VGA_G[6]
VGA_G[7] <= de2_vga_raster:VGA.VGA_G[7]
VGA_G[8] <= de2_vga_raster:VGA.VGA_G[8]
VGA_G[9] <= de2_vga_raster:VGA.VGA_G[9]
VGA_B[0] <= de2_vga_raster:VGA.VGA_B[0]
VGA_B[1] <= de2_vga_raster:VGA.VGA_B[1]
VGA_B[2] <= de2_vga_raster:VGA.VGA_B[2]
VGA_B[3] <= de2_vga_raster:VGA.VGA_B[3]
VGA_B[4] <= de2_vga_raster:VGA.VGA_B[4]
VGA_B[5] <= de2_vga_raster:VGA.VGA_B[5]
VGA_B[6] <= de2_vga_raster:VGA.VGA_B[6]
VGA_B[7] <= de2_vga_raster:VGA.VGA_B[7]
VGA_B[8] <= de2_vga_raster:VGA.VGA_B[8]
VGA_B[9] <= de2_vga_raster:VGA.VGA_B[9]
ENET_DATA[0] <> ENET_DATA[0]
ENET_DATA[1] <> ENET_DATA[1]
ENET_DATA[2] <> ENET_DATA[2]
ENET_DATA[3] <> ENET_DATA[3]
ENET_DATA[4] <> ENET_DATA[4]
ENET_DATA[5] <> ENET_DATA[5]
ENET_DATA[6] <> ENET_DATA[6]
ENET_DATA[7] <> ENET_DATA[7]
ENET_DATA[8] <> ENET_DATA[8]
ENET_DATA[9] <> ENET_DATA[9]
ENET_DATA[10] <> ENET_DATA[10]
ENET_DATA[11] <> ENET_DATA[11]
ENET_DATA[12] <> ENET_DATA[12]
ENET_DATA[13] <> ENET_DATA[13]
ENET_DATA[14] <> ENET_DATA[14]
ENET_DATA[15] <> ENET_DATA[15]
ENET_CMD <= <GND>
ENET_CS_N <= <VCC>
ENET_WR_N <= <VCC>
ENET_RD_N <= <VCC>
ENET_RST_N <= <VCC>
ENET_CLK <= <GND>
ENET_INT => ~NO_FANOUT~
AUD_ADCLRCK <> AUD_ADCLRCK
AUD_ADCDAT => ~NO_FANOUT~
AUD_DACLRCK <> AUD_DACLRCK
AUD_DACDAT <= <GND>
AUD_BCLK <> AUD_BCLK
AUD_XCK <= <GND>
TD_DATA[0] => ~NO_FANOUT~
TD_DATA[1] => ~NO_FANOUT~
TD_DATA[2] => ~NO_FANOUT~
TD_DATA[3] => ~NO_FANOUT~
TD_DATA[4] => ~NO_FANOUT~
TD_DATA[5] => ~NO_FANOUT~
TD_DATA[6] => ~NO_FANOUT~
TD_DATA[7] => ~NO_FANOUT~
TD_HS => ~NO_FANOUT~
TD_VS => ~NO_FANOUT~
TD_RESET <= <GND>
GPIO_0[0] <> GPIO_0[0]
GPIO_0[1] <> GPIO_0[1]
GPIO_0[2] <> GPIO_0[2]
GPIO_0[3] <> GPIO_0[3]
GPIO_0[4] <> GPIO_0[4]
GPIO_0[5] <> GPIO_0[5]
GPIO_0[6] <> GPIO_0[6]
GPIO_0[7] <> GPIO_0[7]
GPIO_0[8] <> GPIO_0[8]
GPIO_0[9] <> GPIO_0[9]
GPIO_0[10] <> GPIO_0[10]
GPIO_0[11] <> GPIO_0[11]
GPIO_0[12] <> GPIO_0[12]
GPIO_0[13] <> GPIO_0[13]
GPIO_0[14] <> GPIO_0[14]
GPIO_0[15] <> GPIO_0[15]
GPIO_0[16] <> GPIO_0[16]
GPIO_0[17] <> GPIO_0[17]
GPIO_0[18] <> GPIO_0[18]
GPIO_0[19] <> GPIO_0[19]
GPIO_0[20] <> GPIO_0[20]
GPIO_0[21] <> GPIO_0[21]
GPIO_0[22] <> GPIO_0[22]
GPIO_0[23] <> GPIO_0[23]
GPIO_0[24] <> GPIO_0[24]
GPIO_0[25] <> GPIO_0[25]
GPIO_0[26] <> GPIO_0[26]
GPIO_0[27] <> GPIO_0[27]
GPIO_0[28] <> GPIO_0[28]
GPIO_0[29] <> GPIO_0[29]
GPIO_0[30] <> GPIO_0[30]
GPIO_0[31] <> GPIO_0[31]
GPIO_0[32] <> GPIO_0[32]
GPIO_0[33] <> GPIO_0[33]
GPIO_0[34] <> GPIO_0[34]
GPIO_0[35] <> GPIO_0[35]
GPIO_1[0] <> GPIO_1[0]
GPIO_1[1] <> GPIO_1[1]
GPIO_1[2] <> GPIO_1[2]
GPIO_1[3] <> GPIO_1[3]
GPIO_1[4] <> GPIO_1[4]
GPIO_1[5] <> GPIO_1[5]
GPIO_1[6] <> GPIO_1[6]
GPIO_1[7] <> GPIO_1[7]
GPIO_1[8] <> GPIO_1[8]
GPIO_1[9] <> GPIO_1[9]
GPIO_1[10] <> GPIO_1[10]
GPIO_1[11] <> GPIO_1[11]
GPIO_1[12] <> GPIO_1[12]
GPIO_1[13] <> GPIO_1[13]
GPIO_1[14] <> GPIO_1[14]
GPIO_1[15] <> GPIO_1[15]
GPIO_1[16] <> GPIO_1[16]
GPIO_1[17] <> GPIO_1[17]
GPIO_1[18] <> GPIO_1[18]
GPIO_1[19] <> GPIO_1[19]
GPIO_1[20] <> GPIO_1[20]
GPIO_1[21] <> GPIO_1[21]
GPIO_1[22] <> GPIO_1[22]
GPIO_1[23] <> GPIO_1[23]
GPIO_1[24] <> GPIO_1[24]
GPIO_1[25] <> GPIO_1[25]
GPIO_1[26] <> GPIO_1[26]
GPIO_1[27] <> GPIO_1[27]
GPIO_1[28] <> GPIO_1[28]
GPIO_1[29] <> GPIO_1[29]
GPIO_1[30] <> GPIO_1[30]
GPIO_1[31] <> GPIO_1[31]
GPIO_1[32] <> GPIO_1[32]
GPIO_1[33] <> GPIO_1[33]
GPIO_1[34] <> GPIO_1[34]
GPIO_1[35] <> GPIO_1[35]


|DE2_tb|mos_6502:CPUConnect
A[0] <= Mux68.DB_MAX_OUTPUT_PORT_TYPE
A[1] <= Mux67.DB_MAX_OUTPUT_PORT_TYPE
A[2] <= Mux66.DB_MAX_OUTPUT_PORT_TYPE
A[3] <= Mux65.DB_MAX_OUTPUT_PORT_TYPE
A[4] <= Mux64.DB_MAX_OUTPUT_PORT_TYPE
A[5] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
A[6] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
A[7] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
A[8] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
A[9] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
A[10] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
A[11] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
A[12] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
A[13] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
A[14] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
A[15] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
DI[0] => IR.DATAA
DI[0] => Mux7.IN3
DI[0] => DL.DATAB
DI[0] => ADD.DATAB
DI[0] => ABL.DATAB
DI[0] => ABH.DATAB
DI[0] => Mux52.IN2
DI[0] => BusB[0].DATAIN
DI[1] => IR.DATAA
DI[1] => Mux6.IN3
DI[1] => DL.DATAB
DI[1] => ADD.DATAB
DI[1] => ABL.DATAB
DI[1] => ABH.DATAB
DI[1] => Mux51.IN2
DI[1] => BusB[1].DATAIN
DI[2] => IR.DATAA
DI[2] => Mux5.IN3
DI[2] => DL.DATAB
DI[2] => ADD.DATAB
DI[2] => ABL.DATAB
DI[2] => ABH.DATAB
DI[2] => Mux50.IN2
DI[2] => BusB[2].DATAIN
DI[3] => IR.DATAA
DI[3] => Mux4.IN3
DI[3] => DL.DATAB
DI[3] => ADD.DATAB
DI[3] => ABL.DATAB
DI[3] => ABH.DATAB
DI[3] => Mux49.IN2
DI[3] => BusB[3].DATAIN
DI[4] => IR.DATAA
DI[4] => Mux3.IN3
DI[4] => DL.DATAB
DI[4] => ADD.DATAB
DI[4] => ABL.DATAB
DI[4] => ABH.DATAB
DI[4] => Mux48.IN2
DI[4] => BusB[4].DATAIN
DI[5] => IR.DATAA
DI[5] => Mux2.IN3
DI[5] => DL.DATAB
DI[5] => ADD.DATAB
DI[5] => ABL.DATAB
DI[5] => ABH.DATAB
DI[5] => Mux47.IN2
DI[5] => BusB[5].DATAIN
DI[6] => IR.DATAA
DI[6] => Mux1.IN3
DI[6] => DL.DATAB
DI[6] => ADD.DATAB
DI[6] => ABL.DATAB
DI[6] => ABH.DATAB
DI[6] => Mux46.IN2
DI[6] => BusB[6].DATAIN
DI[7] => IR.DATAA
DI[7] => Mux0.IN3
DI[7] => DL.DATAB
DI[7] => ADD.DATAB
DI[7] => ABL.DATAB
DI[7] => ABH.DATAB
DI[7] => Mux45.IN2
DI[7] => BusB[7].DATAIN
DO[0] <= Mux76.DB_MAX_OUTPUT_PORT_TYPE
DO[1] <= Mux75.DB_MAX_OUTPUT_PORT_TYPE
DO[2] <= Mux74.DB_MAX_OUTPUT_PORT_TYPE
DO[3] <= Mux73.DB_MAX_OUTPUT_PORT_TYPE
DO[4] <= Mux72.DB_MAX_OUTPUT_PORT_TYPE
DO[5] <= Mux71.DB_MAX_OUTPUT_PORT_TYPE
DO[6] <= Mux70.DB_MAX_OUTPUT_PORT_TYPE
DO[7] <= Mux69.DB_MAX_OUTPUT_PORT_TYPE
reset => R_W_n~reg0.PRESET
reset => Set_Addr_To_r[0].ACLR
reset => Set_Addr_To_r[1].ACLR
reset => Write_Data_r[0].ACLR
reset => Write_Data_r[1].ACLR
reset => Write_Data_r[2].ACLR
reset => ALU_Op_r[0].ACLR
reset => ALU_Op_r[1].ACLR
reset => ALU_Op_r[2].PRESET
reset => ALU_Op_r[3].PRESET
reset => S[0].ACLR
reset => S[1].ACLR
reset => S[2].ACLR
reset => S[3].ACLR
reset => S[4].ACLR
reset => S[5].ACLR
reset => S[6].ACLR
reset => S[7].ACLR
reset => IR[0].ACLR
reset => IR[1].ACLR
reset => IR[2].ACLR
reset => IR[3].ACLR
reset => IR[4].ACLR
reset => IR[5].ACLR
reset => IR[6].ACLR
reset => IR[7].ACLR
reset => PC[0].ACLR
reset => PC[1].ACLR
reset => PC[2].ACLR
reset => PC[3].ACLR
reset => PC[4].ACLR
reset => PC[5].ACLR
reset => PC[6].ACLR
reset => PC[7].ACLR
reset => PC[8].ACLR
reset => PC[9].ACLR
reset => PC[10].ACLR
reset => PC[11].ACLR
reset => PC[12].ACLR
reset => PC[13].ACLR
reset => PC[14].ACLR
reset => PC[15].ACLR
reset => NMIAct.ACLR
reset => NMICycle.ACLR
reset => IRQCycle.ACLR
reset => RstCycle.PRESET
reset => MCycle[0].PRESET
reset => MCycle[1].ACLR
reset => MCycle[2].ACLR
reset => DL[0].ACLR
reset => DL[1].ACLR
reset => DL[2].ACLR
reset => DL[3].ACLR
reset => DL[4].ACLR
reset => DL[5].ACLR
reset => DL[6].ACLR
reset => DL[7].ACLR
reset => ABH[0].ACLR
reset => ABH[1].ACLR
reset => ABH[2].ACLR
reset => ABH[3].ACLR
reset => ABH[4].ACLR
reset => ABH[5].ACLR
reset => ABH[6].ACLR
reset => ABH[7].ACLR
reset => ABL[0].ACLR
reset => ABL[1].ACLR
reset => ABL[2].ACLR
reset => ABL[3].ACLR
reset => ABL[4].ACLR
reset => ABL[5].ACLR
reset => ABL[6].ACLR
reset => ABL[7].ACLR
reset => ABL[8].ACLR
reset => ADD[0].ACLR
reset => ADD[1].ACLR
reset => ADD[2].ACLR
reset => ADD[3].ACLR
reset => ADD[4].ACLR
reset => ADD[5].ACLR
reset => ADD[6].ACLR
reset => ADD[7].ACLR
reset => BusB[0].ACLR
reset => BusB[1].ACLR
reset => BusB[2].ACLR
reset => BusB[3].ACLR
reset => BusB[4].ACLR
reset => BusB[5].ACLR
reset => BusB[6].ACLR
reset => BusB[7].ACLR
reset => BusA_r[0].ACLR
reset => BusA_r[1].ACLR
reset => BusA_r[2].ACLR
reset => BusA_r[3].ACLR
reset => BusA_r[4].ACLR
reset => BusA_r[5].ACLR
reset => BusA_r[6].ACLR
reset => BusA_r[7].ACLR
clk => NMIAct.CLK
clk => NMICycle.CLK
clk => IRQCycle.CLK
clk => RstCycle.CLK
clk => MCycle[0].CLK
clk => MCycle[1].CLK
clk => MCycle[2].CLK
clk => DL[0].CLK
clk => DL[1].CLK
clk => DL[2].CLK
clk => DL[3].CLK
clk => DL[4].CLK
clk => DL[5].CLK
clk => DL[6].CLK
clk => DL[7].CLK
clk => ABH[0].CLK
clk => ABH[1].CLK
clk => ABH[2].CLK
clk => ABH[3].CLK
clk => ABH[4].CLK
clk => ABH[5].CLK
clk => ABH[6].CLK
clk => ABH[7].CLK
clk => ABL[0].CLK
clk => ABL[1].CLK
clk => ABL[2].CLK
clk => ABL[3].CLK
clk => ABL[4].CLK
clk => ABL[5].CLK
clk => ABL[6].CLK
clk => ABL[7].CLK
clk => ABL[8].CLK
clk => ADD[0].CLK
clk => ADD[1].CLK
clk => ADD[2].CLK
clk => ADD[3].CLK
clk => ADD[4].CLK
clk => ADD[5].CLK
clk => ADD[6].CLK
clk => ADD[7].CLK
clk => BusB[0].CLK
clk => BusB[1].CLK
clk => BusB[2].CLK
clk => BusB[3].CLK
clk => BusB[4].CLK
clk => BusB[5].CLK
clk => BusB[6].CLK
clk => BusB[7].CLK
clk => BusA_r[0].CLK
clk => BusA_r[1].CLK
clk => BusA_r[2].CLK
clk => BusA_r[3].CLK
clk => BusA_r[4].CLK
clk => BusA_r[5].CLK
clk => BusA_r[6].CLK
clk => BusA_r[7].CLK
clk => NMI_n_o.CLK
clk => IRQ_n_o.CLK
clk => SO_n_o.CLK
clk => B_o.CLK
clk => P[0].CLK
clk => P[1].CLK
clk => P[2].CLK
clk => P[3].CLK
clk => P[4].CLK
clk => P[5].CLK
clk => P[6].CLK
clk => P[7].CLK
clk => Y[0].CLK
clk => Y[1].CLK
clk => Y[2].CLK
clk => Y[3].CLK
clk => Y[4].CLK
clk => Y[5].CLK
clk => Y[6].CLK
clk => Y[7].CLK
clk => X[0].CLK
clk => X[1].CLK
clk => X[2].CLK
clk => X[3].CLK
clk => X[4].CLK
clk => X[5].CLK
clk => X[6].CLK
clk => X[7].CLK
clk => AC[0].CLK
clk => AC[1].CLK
clk => AC[2].CLK
clk => AC[3].CLK
clk => AC[4].CLK
clk => AC[5].CLK
clk => AC[6].CLK
clk => AC[7].CLK
clk => R_W_n~reg0.CLK
clk => Set_Addr_To_r[0].CLK
clk => Set_Addr_To_r[1].CLK
clk => Write_Data_r[0].CLK
clk => Write_Data_r[1].CLK
clk => Write_Data_r[2].CLK
clk => ALU_Op_r[0].CLK
clk => ALU_Op_r[1].CLK
clk => ALU_Op_r[2].CLK
clk => ALU_Op_r[3].CLK
clk => S[0].CLK
clk => S[1].CLK
clk => S[2].CLK
clk => S[3].CLK
clk => S[4].CLK
clk => S[5].CLK
clk => S[6].CLK
clk => S[7].CLK
clk => IR[0].CLK
clk => IR[1].CLK
clk => IR[2].CLK
clk => IR[3].CLK
clk => IR[4].CLK
clk => IR[5].CLK
clk => IR[6].CLK
clk => IR[7].CLK
clk => PC[0].CLK
clk => PC[1].CLK
clk => PC[2].CLK
clk => PC[3].CLK
clk => PC[4].CLK
clk => PC[5].CLK
clk => PC[6].CLK
clk => PC[7].CLK
clk => PC[8].CLK
clk => PC[9].CLK
clk => PC[10].CLK
clk => PC[11].CLK
clk => PC[12].CLK
clk => PC[13].CLK
clk => PC[14].CLK
clk => PC[15].CLK
ready => PC[15].ENA
ready => PC[14].ENA
ready => PC[13].ENA
ready => PC[12].ENA
ready => PC[11].ENA
ready => PC[10].ENA
ready => PC[9].ENA
ready => PC[8].ENA
ready => PC[7].ENA
ready => PC[6].ENA
ready => PC[5].ENA
ready => PC[4].ENA
ready => PC[3].ENA
ready => PC[2].ENA
ready => PC[1].ENA
ready => PC[0].ENA
ready => IR[7].ENA
ready => IR[6].ENA
ready => IR[5].ENA
ready => IR[4].ENA
ready => IR[3].ENA
ready => IR[2].ENA
ready => IR[1].ENA
ready => IR[0].ENA
ready => S[7].ENA
ready => S[6].ENA
ready => S[5].ENA
ready => S[4].ENA
ready => S[3].ENA
ready => S[2].ENA
ready => S[1].ENA
ready => S[0].ENA
ready => ALU_Op_r[3].ENA
ready => ALU_Op_r[2].ENA
ready => ALU_Op_r[1].ENA
ready => ALU_Op_r[0].ENA
ready => Write_Data_r[2].ENA
ready => Write_Data_r[1].ENA
ready => Write_Data_r[0].ENA
ready => Set_Addr_To_r[1].ENA
ready => Set_Addr_To_r[0].ENA
ready => R_W_n~reg0.ENA
ready => NMI_n_o.ENA
ready => BusA_r[7].ENA
ready => BusA_r[6].ENA
ready => BusA_r[5].ENA
ready => BusA_r[4].ENA
ready => BusA_r[3].ENA
ready => BusA_r[2].ENA
ready => BusA_r[1].ENA
ready => BusA_r[0].ENA
ready => BusB[7].ENA
ready => BusB[6].ENA
ready => BusB[5].ENA
ready => BusB[4].ENA
ready => BusB[3].ENA
ready => BusB[2].ENA
ready => BusB[1].ENA
ready => BusB[0].ENA
ready => ADD[7].ENA
ready => ADD[6].ENA
ready => ADD[5].ENA
ready => ADD[4].ENA
ready => ADD[3].ENA
ready => ADD[2].ENA
ready => ADD[1].ENA
ready => ADD[0].ENA
ready => ABL[8].ENA
ready => ABL[7].ENA
ready => ABL[6].ENA
ready => ABL[5].ENA
ready => ABL[4].ENA
ready => ABL[3].ENA
ready => ABL[2].ENA
ready => ABL[1].ENA
ready => ABL[0].ENA
ready => ABH[7].ENA
ready => ABH[6].ENA
ready => ABH[5].ENA
ready => ABH[4].ENA
ready => ABH[3].ENA
ready => ABH[2].ENA
ready => ABH[1].ENA
ready => ABH[0].ENA
ready => DL[7].ENA
ready => DL[6].ENA
ready => DL[5].ENA
ready => DL[4].ENA
ready => DL[3].ENA
ready => DL[2].ENA
ready => DL[1].ENA
ready => NMIAct.ENA
ready => DL[0].ENA
ready => MCycle[2].ENA
ready => MCycle[1].ENA
ready => MCycle[0].ENA
ready => RstCycle.ENA
ready => IRQCycle.ENA
ready => NMICycle.ENA
ready => IRQ_n_o.ENA
ready => SO_n_o.ENA
ready => B_o.ENA
ready => P[0].ENA
ready => P[1].ENA
ready => P[2].ENA
ready => P[3].ENA
ready => P[4].ENA
ready => P[5].ENA
ready => P[6].ENA
ready => P[7].ENA
ready => Y[0].ENA
ready => Y[1].ENA
ready => Y[2].ENA
ready => Y[3].ENA
ready => Y[4].ENA
ready => Y[5].ENA
ready => Y[6].ENA
ready => Y[7].ENA
ready => X[0].ENA
ready => X[1].ENA
ready => X[2].ENA
ready => X[3].ENA
ready => X[4].ENA
ready => X[5].ENA
ready => X[6].ENA
ready => X[7].ENA
ready => AC[0].ENA
ready => AC[1].ENA
ready => AC[2].ENA
ready => AC[3].ENA
ready => AC[4].ENA
ready => AC[5].ENA
ready => AC[6].ENA
ready => AC[7].ENA
IRQ_n => IRQ_n_o.DATAIN
NMI_n => process_3.IN1
NMI_n => NMI_n_o.DATAIN
SO_n => process_1.IN1
SO_n => SO_n_o.DATAIN
R_W_n <= R_W_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sync <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
M_Cycle_out[0] <= MCycle[0].DB_MAX_OUTPUT_PORT_TYPE
M_Cycle_out[1] <= MCycle[1].DB_MAX_OUTPUT_PORT_TYPE
M_Cycle_out[2] <= MCycle[2].DB_MAX_OUTPUT_PORT_TYPE
L_Cycle_out[0] <= Control:C_CTL.LCycle[0]
L_Cycle_out[1] <= Control:C_CTL.LCycle[1]
L_Cycle_out[2] <= Control:C_CTL.LCycle[2]


|DE2_tb|mos_6502:CPUConnect|Control:C_CTL
IR[0] => Mux1.IN5
IR[0] => Mux2.IN5
IR[0] => Mux3.IN5
IR[0] => Mux4.IN5
IR[0] => Mux5.IN5
IR[0] => Mux6.IN5
IR[0] => Mux13.IN10
IR[0] => Mux38.IN69
IR[0] => Mux39.IN263
IR[0] => Mux40.IN263
IR[0] => Mux41.IN263
IR[0] => Mux42.IN263
IR[0] => Mux43.IN263
IR[0] => Mux44.IN263
IR[0] => Mux45.IN263
IR[0] => Mux46.IN263
IR[0] => Mux47.IN263
IR[0] => Mux48.IN263
IR[0] => Mux49.IN263
IR[0] => Mux50.IN263
IR[0] => Mux51.IN263
IR[0] => Mux52.IN263
IR[0] => Mux53.IN263
IR[0] => Mux54.IN263
IR[0] => Mux55.IN263
IR[0] => Mux56.IN263
IR[0] => Mux57.IN263
IR[0] => Mux58.IN263
IR[0] => Mux59.IN263
IR[0] => Mux60.IN263
IR[0] => Mux85.IN35
IR[0] => Mux86.IN36
IR[0] => Mux87.IN36
IR[0] => Mux88.IN36
IR[0] => Mux89.IN36
IR[0] => Mux90.IN36
IR[0] => Mux91.IN36
IR[0] => Mux92.IN36
IR[0] => Mux93.IN36
IR[0] => Mux94.IN36
IR[0] => Mux95.IN36
IR[0] => Mux96.IN36
IR[0] => Mux97.IN36
IR[0] => Mux98.IN36
IR[0] => Mux99.IN36
IR[0] => Mux100.IN36
IR[0] => Mux101.IN36
IR[0] => Mux102.IN36
IR[0] => Mux103.IN36
IR[0] => Mux104.IN36
IR[0] => Mux105.IN36
IR[0] => Mux106.IN36
IR[0] => Mux107.IN36
IR[0] => Mux108.IN36
IR[0] => Mux109.IN19
IR[0] => Mux110.IN19
IR[0] => Mux111.IN36
IR[0] => Mux112.IN36
IR[0] => Mux113.IN36
IR[0] => Mux114.IN36
IR[0] => Mux115.IN36
IR[0] => Mux116.IN19
IR[0] => Mux132.IN5
IR[0] => Mux133.IN5
IR[0] => Mux134.IN5
IR[0] => Mux135.IN5
IR[0] => Mux7.IN5
IR[0] => Mux9.IN7
IR[0] => Equal0.IN4
IR[0] => Equal2.IN2
IR[0] => Equal5.IN0
IR[1] => Mux1.IN4
IR[1] => Mux2.IN4
IR[1] => Mux3.IN4
IR[1] => Mux4.IN4
IR[1] => Mux5.IN4
IR[1] => Mux6.IN4
IR[1] => Mux38.IN68
IR[1] => Mux39.IN262
IR[1] => Mux40.IN258
IR[1] => Mux40.IN259
IR[1] => Mux40.IN260
IR[1] => Mux40.IN261
IR[1] => Mux40.IN262
IR[1] => Mux41.IN262
IR[1] => Mux42.IN262
IR[1] => Mux43.IN262
IR[1] => Mux44.IN262
IR[1] => Mux45.IN262
IR[1] => Mux46.IN262
IR[1] => Mux47.IN262
IR[1] => Mux48.IN262
IR[1] => Mux49.IN262
IR[1] => Mux50.IN262
IR[1] => Mux51.IN262
IR[1] => Mux52.IN262
IR[1] => Mux53.IN262
IR[1] => Mux54.IN262
IR[1] => Mux55.IN262
IR[1] => Mux56.IN262
IR[1] => Mux57.IN262
IR[1] => Mux58.IN262
IR[1] => Mux59.IN262
IR[1] => Mux60.IN262
IR[1] => Mux85.IN34
IR[1] => Mux86.IN35
IR[1] => Mux87.IN35
IR[1] => Mux88.IN35
IR[1] => Mux89.IN35
IR[1] => Mux90.IN35
IR[1] => Mux91.IN35
IR[1] => Mux92.IN35
IR[1] => Mux93.IN35
IR[1] => Mux94.IN35
IR[1] => Mux95.IN35
IR[1] => Mux96.IN35
IR[1] => Mux97.IN35
IR[1] => Mux98.IN35
IR[1] => Mux99.IN35
IR[1] => Mux100.IN35
IR[1] => Mux101.IN35
IR[1] => Mux102.IN35
IR[1] => Mux103.IN35
IR[1] => Mux104.IN35
IR[1] => Mux105.IN35
IR[1] => Mux106.IN35
IR[1] => Mux107.IN35
IR[1] => Mux108.IN35
IR[1] => Mux111.IN35
IR[1] => Mux112.IN35
IR[1] => Mux113.IN35
IR[1] => Mux114.IN35
IR[1] => Mux115.IN35
IR[1] => Mux132.IN4
IR[1] => Mux133.IN4
IR[1] => Mux134.IN4
IR[1] => Mux135.IN4
IR[1] => Mux39.IN248
IR[1] => Mux39.IN249
IR[1] => Mux39.IN250
IR[1] => Mux39.IN251
IR[1] => Mux39.IN252
IR[1] => Mux39.IN253
IR[1] => Mux39.IN254
IR[1] => Mux39.IN255
IR[1] => Equal0.IN7
IR[1] => Equal2.IN1
IR[1] => Equal5.IN1
IR[2] => process_0.IN0
IR[2] => Mux38.IN67
IR[2] => Mux39.IN261
IR[2] => Mux40.IN257
IR[2] => Mux41.IN261
IR[2] => Mux42.IN261
IR[2] => Mux43.IN261
IR[2] => Mux44.IN261
IR[2] => Mux45.IN261
IR[2] => Mux46.IN261
IR[2] => Mux47.IN261
IR[2] => Mux48.IN261
IR[2] => Mux49.IN261
IR[2] => Mux50.IN261
IR[2] => Mux51.IN261
IR[2] => Mux52.IN261
IR[2] => Mux53.IN261
IR[2] => Mux54.IN261
IR[2] => Mux55.IN261
IR[2] => Mux56.IN261
IR[2] => Mux57.IN261
IR[2] => Mux58.IN261
IR[2] => Mux59.IN261
IR[2] => Mux60.IN261
IR[2] => Mux85.IN33
IR[2] => Mux86.IN34
IR[2] => Mux87.IN34
IR[2] => Mux88.IN34
IR[2] => Mux89.IN34
IR[2] => Mux90.IN34
IR[2] => Mux91.IN34
IR[2] => Mux92.IN34
IR[2] => Mux93.IN34
IR[2] => Mux94.IN34
IR[2] => Mux95.IN34
IR[2] => Mux96.IN34
IR[2] => Mux97.IN34
IR[2] => Mux98.IN34
IR[2] => Mux99.IN34
IR[2] => Mux100.IN34
IR[2] => Mux101.IN34
IR[2] => Mux102.IN34
IR[2] => Mux103.IN34
IR[2] => Mux104.IN34
IR[2] => Mux105.IN34
IR[2] => Mux106.IN34
IR[2] => Mux107.IN34
IR[2] => Mux108.IN34
IR[2] => Mux109.IN18
IR[2] => Mux110.IN18
IR[2] => Mux111.IN34
IR[2] => Mux112.IN34
IR[2] => Mux113.IN34
IR[2] => Mux114.IN34
IR[2] => Mux115.IN34
IR[2] => Mux116.IN18
IR[2] => Mux121.IN10
IR[2] => Mux122.IN10
IR[2] => Mux123.IN10
IR[2] => Equal0.IN3
IR[2] => Equal2.IN4
IR[2] => Equal7.IN0
IR[2] => Equal8.IN1
IR[3] => Mux38.IN66
IR[3] => Mux39.IN260
IR[3] => Mux40.IN256
IR[3] => Mux41.IN260
IR[3] => Mux42.IN260
IR[3] => Mux43.IN260
IR[3] => Mux44.IN260
IR[3] => Mux45.IN260
IR[3] => Mux46.IN260
IR[3] => Mux47.IN260
IR[3] => Mux48.IN260
IR[3] => Mux49.IN260
IR[3] => Mux50.IN260
IR[3] => Mux51.IN260
IR[3] => Mux52.IN260
IR[3] => Mux53.IN260
IR[3] => Mux54.IN260
IR[3] => Mux55.IN260
IR[3] => Mux56.IN260
IR[3] => Mux57.IN260
IR[3] => Mux58.IN260
IR[3] => Mux59.IN260
IR[3] => Mux60.IN260
IR[3] => Mux85.IN32
IR[3] => Mux86.IN33
IR[3] => Mux87.IN33
IR[3] => Mux88.IN33
IR[3] => Mux89.IN33
IR[3] => Mux90.IN33
IR[3] => Mux91.IN33
IR[3] => Mux92.IN33
IR[3] => Mux93.IN33
IR[3] => Mux94.IN33
IR[3] => Mux95.IN33
IR[3] => Mux96.IN33
IR[3] => Mux97.IN33
IR[3] => Mux98.IN33
IR[3] => Mux99.IN33
IR[3] => Mux100.IN33
IR[3] => Mux101.IN33
IR[3] => Mux102.IN33
IR[3] => Mux103.IN33
IR[3] => Mux104.IN33
IR[3] => Mux105.IN33
IR[3] => Mux106.IN33
IR[3] => Mux107.IN33
IR[3] => Mux108.IN33
IR[3] => Mux109.IN17
IR[3] => Mux110.IN17
IR[3] => Mux111.IN33
IR[3] => Mux112.IN33
IR[3] => Mux113.IN33
IR[3] => Mux114.IN33
IR[3] => Mux115.IN33
IR[3] => Mux116.IN17
IR[3] => Mux121.IN9
IR[3] => Mux122.IN9
IR[3] => Mux123.IN9
IR[3] => Equal0.IN2
IR[3] => Equal2.IN3
IR[3] => Equal7.IN2
IR[3] => Equal8.IN2
IR[4] => Mux22.IN19
IR[4] => Mux23.IN19
IR[4] => Mux24.IN19
IR[4] => Mux28.IN19
IR[4] => Mux29.IN19
IR[4] => Mux38.IN65
IR[4] => Mux39.IN259
IR[4] => Mux40.IN255
IR[4] => Mux41.IN259
IR[4] => Mux42.IN259
IR[4] => Mux43.IN259
IR[4] => Mux44.IN259
IR[4] => Mux45.IN259
IR[4] => Mux46.IN259
IR[4] => Mux47.IN259
IR[4] => Mux48.IN259
IR[4] => Mux49.IN259
IR[4] => Mux50.IN259
IR[4] => Mux51.IN259
IR[4] => Mux52.IN259
IR[4] => Mux53.IN259
IR[4] => Mux54.IN259
IR[4] => Mux55.IN259
IR[4] => Mux56.IN259
IR[4] => Mux57.IN259
IR[4] => Mux58.IN259
IR[4] => Mux59.IN259
IR[4] => Mux60.IN259
IR[4] => Mux85.IN31
IR[4] => Mux86.IN32
IR[4] => Mux87.IN32
IR[4] => Mux88.IN32
IR[4] => Mux89.IN32
IR[4] => Mux90.IN32
IR[4] => Mux91.IN32
IR[4] => Mux92.IN32
IR[4] => Mux93.IN32
IR[4] => Mux94.IN32
IR[4] => Mux95.IN32
IR[4] => Mux96.IN32
IR[4] => Mux97.IN32
IR[4] => Mux98.IN32
IR[4] => Mux99.IN32
IR[4] => Mux100.IN32
IR[4] => Mux101.IN32
IR[4] => Mux102.IN32
IR[4] => Mux103.IN32
IR[4] => Mux104.IN32
IR[4] => Mux105.IN32
IR[4] => Mux106.IN32
IR[4] => Mux107.IN32
IR[4] => Mux108.IN32
IR[4] => Mux109.IN16
IR[4] => Mux110.IN16
IR[4] => Mux111.IN32
IR[4] => Mux112.IN32
IR[4] => Mux113.IN32
IR[4] => Mux114.IN32
IR[4] => Mux115.IN32
IR[4] => Mux116.IN16
IR[4] => Mux121.IN8
IR[4] => Mux122.IN8
IR[4] => Mux123.IN8
IR[4] => Mux4.IN3
IR[4] => process_0.IN1
IR[4] => Equal0.IN1
IR[4] => Equal2.IN0
IR[4] => Equal7.IN1
IR[4] => Equal8.IN0
IR[5] => Mux0.IN6
IR[5] => Mux7.IN10
IR[5] => Mux8.IN10
IR[5] => Mux9.IN10
IR[5] => Mux10.IN10
IR[5] => Mux11.IN10
IR[5] => Mux12.IN10
IR[5] => Mux13.IN9
IR[5] => Mux22.IN18
IR[5] => Mux23.IN18
IR[5] => Mux24.IN18
IR[5] => Mux28.IN18
IR[5] => Mux29.IN18
IR[5] => Mux39.IN258
IR[5] => Mux40.IN254
IR[5] => Mux41.IN258
IR[5] => Mux42.IN258
IR[5] => Mux43.IN258
IR[5] => Mux44.IN258
IR[5] => Mux45.IN258
IR[5] => Mux46.IN258
IR[5] => Mux47.IN258
IR[5] => Mux48.IN258
IR[5] => Mux49.IN258
IR[5] => Mux50.IN258
IR[5] => Mux51.IN258
IR[5] => Mux52.IN258
IR[5] => Mux53.IN258
IR[5] => Mux54.IN258
IR[5] => Mux55.IN258
IR[5] => Mux56.IN258
IR[5] => Mux57.IN258
IR[5] => Mux58.IN258
IR[5] => Mux59.IN258
IR[5] => Mux60.IN258
IR[5] => LCycle.DATAB
IR[5] => Mux117.IN10
IR[5] => Mux119.IN10
IR[5] => Mux120.IN10
IR[5] => ALU_Op.DATAA
IR[5] => ALU_Op.DATAA
IR[5] => Mux124.IN10
IR[5] => Mux125.IN10
IR[5] => Mux126.IN10
IR[5] => Mux127.IN5
IR[5] => Mux127.IN6
IR[5] => Mux127.IN7
IR[5] => Mux127.IN8
IR[5] => Mux127.IN9
IR[5] => Mux127.IN10
IR[5] => Mux128.IN10
IR[5] => Mux129.IN10
IR[5] => Mux130.IN10
IR[5] => Mux131.IN3
IR[5] => Mux131.IN4
IR[5] => Mux131.IN5
IR[5] => Mux131.IN6
IR[5] => Mux131.IN7
IR[5] => Mux131.IN8
IR[5] => Mux131.IN9
IR[5] => Mux131.IN10
IR[5] => Mux135.IN3
IR[5] => Equal0.IN6
IR[5] => Jump.OUTPUTSELECT
IR[5] => LDDI.OUTPUTSELECT
IR[5] => LDABL.OUTPUTSELECT
IR[5] => LDABH.OUTPUTSELECT
IR[5] => Set_Addr_To.OUTPUTSELECT
IR[5] => BAAdd.OUTPUTSELECT
IR[5] => LCycle.DATAB
IR[5] => Equal3.IN2
IR[5] => Equal6.IN1
IR[6] => Mux0.IN5
IR[6] => Mux7.IN9
IR[6] => Mux8.IN9
IR[6] => Mux9.IN9
IR[6] => Mux10.IN9
IR[6] => Mux11.IN9
IR[6] => Mux12.IN9
IR[6] => Mux13.IN8
IR[6] => Mux22.IN17
IR[6] => Mux23.IN17
IR[6] => Mux24.IN17
IR[6] => Mux28.IN17
IR[6] => Mux29.IN17
IR[6] => Mux39.IN257
IR[6] => Mux40.IN253
IR[6] => Mux41.IN257
IR[6] => Mux42.IN257
IR[6] => Mux43.IN257
IR[6] => Mux44.IN257
IR[6] => Mux45.IN257
IR[6] => Mux46.IN257
IR[6] => Mux47.IN257
IR[6] => Mux48.IN257
IR[6] => Mux49.IN257
IR[6] => Mux50.IN257
IR[6] => Mux51.IN257
IR[6] => Mux52.IN257
IR[6] => Mux53.IN257
IR[6] => Mux54.IN257
IR[6] => Mux55.IN257
IR[6] => Mux56.IN257
IR[6] => Mux57.IN257
IR[6] => Mux58.IN257
IR[6] => Mux59.IN257
IR[6] => Mux60.IN257
IR[6] => Mux117.IN9
IR[6] => Mux118.IN5
IR[6] => Mux119.IN9
IR[6] => Mux120.IN9
IR[6] => ALU_Op.DATAA
IR[6] => Mux124.IN9
IR[6] => Mux125.IN9
IR[6] => Mux126.IN4
IR[6] => Mux126.IN5
IR[6] => Mux126.IN6
IR[6] => Mux126.IN7
IR[6] => Mux126.IN8
IR[6] => Mux126.IN9
IR[6] => Mux127.IN4
IR[6] => Mux128.IN9
IR[6] => Mux129.IN9
IR[6] => Mux130.IN2
IR[6] => Mux130.IN3
IR[6] => Mux130.IN4
IR[6] => Mux130.IN5
IR[6] => Mux130.IN6
IR[6] => Mux130.IN7
IR[6] => Mux130.IN8
IR[6] => Mux130.IN9
IR[6] => Mux131.IN2
IR[6] => Mux134.IN3
IR[6] => Equal0.IN0
IR[6] => Equal1.IN1
IR[6] => Equal3.IN1
IR[6] => Equal4.IN0
IR[6] => Equal6.IN0
IR[7] => Mux0.IN4
IR[7] => Mux7.IN8
IR[7] => Mux8.IN8
IR[7] => Mux9.IN8
IR[7] => Mux10.IN8
IR[7] => Mux11.IN8
IR[7] => Mux12.IN8
IR[7] => Mux13.IN7
IR[7] => Mux22.IN16
IR[7] => Mux23.IN16
IR[7] => Mux24.IN16
IR[7] => Mux28.IN16
IR[7] => Mux29.IN16
IR[7] => Mux38.IN64
IR[7] => Mux39.IN256
IR[7] => Mux40.IN252
IR[7] => Mux41.IN256
IR[7] => Mux42.IN256
IR[7] => Mux43.IN256
IR[7] => Mux44.IN256
IR[7] => Mux45.IN256
IR[7] => Mux46.IN256
IR[7] => Mux47.IN256
IR[7] => Mux48.IN256
IR[7] => Mux49.IN256
IR[7] => Mux50.IN256
IR[7] => Mux51.IN256
IR[7] => Mux52.IN256
IR[7] => Mux53.IN256
IR[7] => Mux54.IN256
IR[7] => Mux55.IN256
IR[7] => Mux56.IN256
IR[7] => Mux57.IN256
IR[7] => Mux58.IN256
IR[7] => Mux59.IN256
IR[7] => Mux60.IN256
IR[7] => Mux117.IN8
IR[7] => Mux118.IN4
IR[7] => Mux119.IN8
IR[7] => Mux120.IN8
IR[7] => ALU_Op.DATAA
IR[7] => Mux124.IN8
IR[7] => Mux125.IN3
IR[7] => Mux125.IN4
IR[7] => Mux125.IN5
IR[7] => Mux125.IN6
IR[7] => Mux125.IN7
IR[7] => Mux125.IN8
IR[7] => Mux126.IN3
IR[7] => Mux127.IN3
IR[7] => Mux128.IN8
IR[7] => Mux129.IN1
IR[7] => Mux129.IN2
IR[7] => Mux129.IN3
IR[7] => Mux129.IN4
IR[7] => Mux129.IN5
IR[7] => Mux129.IN6
IR[7] => Mux129.IN7
IR[7] => Mux129.IN8
IR[7] => Mux130.IN1
IR[7] => Mux131.IN1
IR[7] => Mux133.IN3
IR[7] => Equal0.IN5
IR[7] => Equal1.IN0
IR[7] => Equal3.IN0
IR[7] => Equal4.IN1
IR[7] => Equal6.IN2
MCycle[0] => Mux15.IN10
MCycle[0] => Mux16.IN10
MCycle[0] => Mux17.IN10
MCycle[0] => Mux18.IN10
MCycle[0] => Mux20.IN10
MCycle[0] => Mux21.IN10
MCycle[0] => Mux25.IN10
MCycle[0] => Mux26.IN10
MCycle[0] => Mux27.IN10
MCycle[0] => Mux30.IN10
MCycle[0] => Mux31.IN10
MCycle[0] => Mux32.IN10
MCycle[0] => Mux33.IN10
MCycle[0] => Mux34.IN10
MCycle[0] => Mux35.IN10
MCycle[0] => Mux36.IN10
MCycle[0] => Mux37.IN10
MCycle[0] => Mux61.IN10
MCycle[0] => Mux62.IN10
MCycle[0] => Mux63.IN10
MCycle[0] => Mux64.IN10
MCycle[0] => Mux65.IN10
MCycle[0] => Mux66.IN10
MCycle[0] => Mux67.IN10
MCycle[0] => Mux68.IN10
MCycle[0] => Mux69.IN10
MCycle[0] => Mux70.IN10
MCycle[0] => Mux71.IN10
MCycle[0] => Mux72.IN10
MCycle[0] => Mux73.IN10
MCycle[0] => Mux74.IN10
MCycle[0] => Mux75.IN10
MCycle[0] => Mux76.IN10
MCycle[0] => Mux77.IN10
MCycle[0] => Mux78.IN10
MCycle[0] => Mux80.IN10
MCycle[0] => Mux81.IN10
MCycle[0] => Mux83.IN10
MCycle[0] => Mux84.IN10
MCycle[0] => Equal9.IN2
MCycle[1] => Mux14.IN5
MCycle[1] => Mux15.IN9
MCycle[1] => Mux16.IN9
MCycle[1] => Mux17.IN9
MCycle[1] => Mux18.IN9
MCycle[1] => Mux19.IN5
MCycle[1] => Mux20.IN9
MCycle[1] => Mux21.IN9
MCycle[1] => Mux25.IN9
MCycle[1] => Mux26.IN9
MCycle[1] => Mux27.IN9
MCycle[1] => Mux30.IN9
MCycle[1] => Mux31.IN9
MCycle[1] => Mux32.IN9
MCycle[1] => Mux33.IN9
MCycle[1] => Mux34.IN9
MCycle[1] => Mux35.IN9
MCycle[1] => Mux36.IN9
MCycle[1] => Mux37.IN9
MCycle[1] => Mux61.IN9
MCycle[1] => Mux62.IN9
MCycle[1] => Mux63.IN9
MCycle[1] => Mux64.IN9
MCycle[1] => Mux65.IN9
MCycle[1] => Mux66.IN9
MCycle[1] => Mux67.IN9
MCycle[1] => Mux68.IN9
MCycle[1] => Mux69.IN9
MCycle[1] => Mux70.IN9
MCycle[1] => Mux71.IN9
MCycle[1] => Mux72.IN9
MCycle[1] => Mux73.IN9
MCycle[1] => Mux74.IN9
MCycle[1] => Mux75.IN9
MCycle[1] => Mux76.IN9
MCycle[1] => Mux77.IN9
MCycle[1] => Mux78.IN9
MCycle[1] => Mux79.IN5
MCycle[1] => Mux80.IN9
MCycle[1] => Mux81.IN9
MCycle[1] => Mux82.IN5
MCycle[1] => Mux83.IN9
MCycle[1] => Mux84.IN9
MCycle[1] => Equal9.IN1
MCycle[2] => Mux14.IN4
MCycle[2] => Mux15.IN8
MCycle[2] => Mux16.IN8
MCycle[2] => Mux17.IN8
MCycle[2] => Mux18.IN8
MCycle[2] => Mux19.IN4
MCycle[2] => Mux20.IN8
MCycle[2] => Mux21.IN8
MCycle[2] => Mux25.IN8
MCycle[2] => Mux26.IN8
MCycle[2] => Mux27.IN8
MCycle[2] => Mux30.IN8
MCycle[2] => Mux31.IN8
MCycle[2] => Mux32.IN8
MCycle[2] => Mux33.IN8
MCycle[2] => Mux34.IN8
MCycle[2] => Mux35.IN8
MCycle[2] => Mux36.IN8
MCycle[2] => Mux37.IN8
MCycle[2] => Mux61.IN8
MCycle[2] => Mux62.IN8
MCycle[2] => Mux63.IN8
MCycle[2] => Mux64.IN8
MCycle[2] => Mux65.IN8
MCycle[2] => Mux66.IN8
MCycle[2] => Mux67.IN8
MCycle[2] => Mux68.IN8
MCycle[2] => Mux69.IN8
MCycle[2] => Mux70.IN8
MCycle[2] => Mux71.IN8
MCycle[2] => Mux72.IN8
MCycle[2] => Mux73.IN8
MCycle[2] => Mux74.IN8
MCycle[2] => Mux75.IN8
MCycle[2] => Mux76.IN8
MCycle[2] => Mux77.IN8
MCycle[2] => Mux78.IN8
MCycle[2] => Mux79.IN4
MCycle[2] => Mux80.IN8
MCycle[2] => Mux81.IN8
MCycle[2] => Mux82.IN4
MCycle[2] => Mux83.IN8
MCycle[2] => Mux84.IN8
MCycle[2] => Equal9.IN0
P[0] => Mux0.IN10
P[0] => Mux0.IN2
P[1] => Mux0.IN9
P[1] => Mux0.IN3
P[2] => ~NO_FANOUT~
P[3] => ~NO_FANOUT~
P[4] => ~NO_FANOUT~
P[5] => ~NO_FANOUT~
P[6] => Mux0.IN8
P[6] => Mux0.IN1
P[7] => Mux0.IN7
P[7] => Mux0.IN0
LCycle[0] <= Mux87.DB_MAX_OUTPUT_PORT_TYPE
LCycle[1] <= Mux86.DB_MAX_OUTPUT_PORT_TYPE
LCycle[2] <= Mux85.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op[0] <= Mux135.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op[1] <= Mux134.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op[2] <= Mux133.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op[3] <= Mux132.DB_MAX_OUTPUT_PORT_TYPE
Set_BusA_To[0] <= Mux101.DB_MAX_OUTPUT_PORT_TYPE
Set_BusA_To[1] <= Mux100.DB_MAX_OUTPUT_PORT_TYPE
Set_BusA_To[2] <= Mux99.DB_MAX_OUTPUT_PORT_TYPE
Set_Addr_To[0] <= Mux89.DB_MAX_OUTPUT_PORT_TYPE
Set_Addr_To[1] <= Mux88.DB_MAX_OUTPUT_PORT_TYPE
Write_Data[0] <= Mux92.DB_MAX_OUTPUT_PORT_TYPE
Write_Data[1] <= Mux91.DB_MAX_OUTPUT_PORT_TYPE
Write_Data[2] <= Mux90.DB_MAX_OUTPUT_PORT_TYPE
Jump[0] <= Mux97.DB_MAX_OUTPUT_PORT_TYPE
Jump[1] <= Mux96.DB_MAX_OUTPUT_PORT_TYPE
BAAdd[0] <= Mux111.DB_MAX_OUTPUT_PORT_TYPE
BAAdd[1] <= Mux110.DB_MAX_OUTPUT_PORT_TYPE
BreakAtNA <= Mux116.DB_MAX_OUTPUT_PORT_TYPE
ADDAdd <= Mux109.DB_MAX_OUTPUT_PORT_TYPE
PCAdd <= Mux115.DB_MAX_OUTPUT_PORT_TYPE
Inc_S <= Mux98.DB_MAX_OUTPUT_PORT_TYPE
Dec_S <= Mux94.DB_MAX_OUTPUT_PORT_TYPE
LDA <= Mux103.DB_MAX_OUTPUT_PORT_TYPE
LDP <= Mux102.DB_MAX_OUTPUT_PORT_TYPE
LDX <= Mux106.DB_MAX_OUTPUT_PORT_TYPE
LDY <= Mux105.DB_MAX_OUTPUT_PORT_TYPE
LDS <= Mux107.DB_MAX_OUTPUT_PORT_TYPE
LDDI <= Mux95.DB_MAX_OUTPUT_PORT_TYPE
LDALU <= Mux114.DB_MAX_OUTPUT_PORT_TYPE
LDADD <= Mux108.DB_MAX_OUTPUT_PORT_TYPE
LDABL <= Mux112.DB_MAX_OUTPUT_PORT_TYPE
LDABH <= Mux113.DB_MAX_OUTPUT_PORT_TYPE
SaveP <= Mux104.DB_MAX_OUTPUT_PORT_TYPE
Write <= Mux93.DB_MAX_OUTPUT_PORT_TYPE


|DE2_tb|mos_6502:CPUConnect|alu:C_ALU
Op[0] => Mux0.IN9
Op[0] => Mux1.IN8
Op[0] => Mux2.IN8
Op[0] => Mux3.IN8
Op[0] => Mux4.IN8
Op[0] => Mux5.IN8
Op[0] => Mux6.IN8
Op[0] => Mux7.IN9
Op[0] => Mux8.IN3
Op[0] => Mux9.IN3
Op[0] => Mux10.IN3
Op[0] => Mux11.IN15
Op[0] => \process_1:C.IN0
Op[1] => Mux0.IN8
Op[1] => Mux1.IN7
Op[1] => Mux2.IN7
Op[1] => Mux3.IN7
Op[1] => Mux4.IN7
Op[1] => Mux5.IN7
Op[1] => Mux6.IN7
Op[1] => Mux7.IN8
Op[1] => Mux8.IN2
Op[1] => Mux9.IN2
Op[1] => Mux10.IN2
Op[1] => Mux11.IN14
Op[2] => Mux0.IN7
Op[2] => Mux1.IN6
Op[2] => Mux2.IN6
Op[2] => Mux3.IN6
Op[2] => Mux4.IN6
Op[2] => Mux5.IN6
Op[2] => Mux6.IN6
Op[2] => Mux7.IN7
Op[2] => Mux8.IN1
Op[2] => Mux9.IN1
Op[2] => Mux10.IN1
Op[2] => Mux11.IN13
Op[3] => Mux0.IN6
Op[3] => Mux1.IN5
Op[3] => Mux2.IN5
Op[3] => Mux3.IN5
Op[3] => Mux4.IN5
Op[3] => Mux5.IN5
Op[3] => Mux6.IN5
Op[3] => Mux7.IN6
Op[3] => Mux8.IN0
Op[3] => Mux9.IN0
Op[3] => Mux10.IN0
Op[3] => Mux11.IN12
BusA[0] => Add0.IN5
BusA[0] => Add5.IN9
BusA[0] => Q_t.IN0
BusA[0] => Q_t.IN0
BusA[0] => Q_t.IN0
BusA[0] => Add9.IN16
BusA[0] => Add10.IN16
BusA[0] => Mux6.IN16
BusA[0] => Mux6.IN17
BusA[0] => Mux7.IN12
BusA[0] => Mux7.IN13
BusA[0] => Mux7.IN14
BusA[0] => Mux7.IN15
BusA[0] => Mux7.IN16
BusA[0] => Mux9.IN6
BusA[0] => Mux9.IN7
BusA[1] => Add0.IN4
BusA[1] => Add5.IN8
BusA[1] => Q_t.IN0
BusA[1] => Q_t.IN0
BusA[1] => Q_t.IN0
BusA[1] => Add9.IN15
BusA[1] => Add10.IN15
BusA[1] => Mux5.IN16
BusA[1] => Mux5.IN17
BusA[1] => Mux6.IN11
BusA[1] => Mux6.IN12
BusA[1] => Mux6.IN13
BusA[1] => Mux6.IN14
BusA[1] => Mux6.IN15
BusA[1] => Mux7.IN10
BusA[1] => Mux7.IN11
BusA[2] => Add0.IN3
BusA[2] => Add5.IN7
BusA[2] => Q_t.IN0
BusA[2] => Q_t.IN0
BusA[2] => Q_t.IN0
BusA[2] => Add9.IN14
BusA[2] => Add10.IN14
BusA[2] => Mux4.IN16
BusA[2] => Mux4.IN17
BusA[2] => Mux5.IN11
BusA[2] => Mux5.IN12
BusA[2] => Mux5.IN13
BusA[2] => Mux5.IN14
BusA[2] => Mux5.IN15
BusA[2] => Mux6.IN9
BusA[2] => Mux6.IN10
BusA[3] => Add0.IN2
BusA[3] => Add5.IN6
BusA[3] => Q_t.IN0
BusA[3] => Q_t.IN0
BusA[3] => Q_t.IN0
BusA[3] => Add9.IN13
BusA[3] => Add10.IN13
BusA[3] => Mux3.IN16
BusA[3] => Mux3.IN17
BusA[3] => Mux4.IN11
BusA[3] => Mux4.IN12
BusA[3] => Mux4.IN13
BusA[3] => Mux4.IN14
BusA[3] => Mux4.IN15
BusA[3] => Mux5.IN9
BusA[3] => Mux5.IN10
BusA[4] => Add1.IN6
BusA[4] => Add3.IN5
BusA[4] => Add6.IN10
BusA[4] => Q_t.IN0
BusA[4] => Q_t.IN0
BusA[4] => Q_t.IN0
BusA[4] => Add9.IN12
BusA[4] => Add10.IN12
BusA[4] => Mux2.IN16
BusA[4] => Mux2.IN17
BusA[4] => Mux3.IN11
BusA[4] => Mux3.IN12
BusA[4] => Mux3.IN13
BusA[4] => Mux3.IN14
BusA[4] => Mux3.IN15
BusA[4] => Mux4.IN9
BusA[4] => Mux4.IN10
BusA[5] => Add1.IN5
BusA[5] => Add3.IN4
BusA[5] => Add6.IN9
BusA[5] => Q_t.IN0
BusA[5] => Q_t.IN0
BusA[5] => Q_t.IN0
BusA[5] => Add9.IN11
BusA[5] => Add10.IN11
BusA[5] => Mux1.IN16
BusA[5] => Mux1.IN17
BusA[5] => Mux2.IN11
BusA[5] => Mux2.IN12
BusA[5] => Mux2.IN13
BusA[5] => Mux2.IN14
BusA[5] => Mux2.IN15
BusA[5] => Mux3.IN9
BusA[5] => Mux3.IN10
BusA[6] => Add1.IN4
BusA[6] => Add3.IN3
BusA[6] => Add6.IN8
BusA[6] => Q_t.IN0
BusA[6] => Q_t.IN0
BusA[6] => Q_t.IN0
BusA[6] => Add9.IN10
BusA[6] => Add10.IN10
BusA[6] => Mux0.IN15
BusA[6] => Mux0.IN16
BusA[6] => Mux1.IN11
BusA[6] => Mux1.IN12
BusA[6] => Mux1.IN13
BusA[6] => Mux1.IN14
BusA[6] => Mux1.IN15
BusA[6] => Mux2.IN9
BusA[6] => Mux2.IN10
BusA[7] => Add1.IN3
BusA[7] => Add3.IN2
BusA[7] => ADC_V.IN1
BusA[7] => Add6.IN7
BusA[7] => SBC_V.IN1
BusA[7] => Q_t.IN0
BusA[7] => Q_t.IN0
BusA[7] => Q_t.IN0
BusA[7] => Add9.IN9
BusA[7] => Add10.IN9
BusA[7] => Mux0.IN10
BusA[7] => Mux0.IN11
BusA[7] => Mux0.IN12
BusA[7] => Mux0.IN13
BusA[7] => Mux0.IN14
BusA[7] => Mux1.IN9
BusA[7] => Mux1.IN10
BusA[7] => Mux9.IN4
BusA[7] => Mux9.IN5
BusB[0] => Add0.IN9
BusB[0] => Q_t.IN1
BusB[0] => Q_t.IN1
BusB[0] => Q_t.IN1
BusB[0] => Add5.IN5
BusB[1] => Add0.IN8
BusB[1] => Q_t.IN1
BusB[1] => Q_t.IN1
BusB[1] => Q_t.IN1
BusB[1] => Add5.IN4
BusB[2] => Add0.IN7
BusB[2] => Q_t.IN1
BusB[2] => Q_t.IN1
BusB[2] => Q_t.IN1
BusB[2] => Add5.IN3
BusB[3] => Add0.IN6
BusB[3] => Q_t.IN1
BusB[3] => Q_t.IN1
BusB[3] => Q_t.IN1
BusB[3] => Add5.IN2
BusB[4] => Add1.IN10
BusB[4] => Add3.IN9
BusB[4] => Q_t.IN1
BusB[4] => Q_t.IN1
BusB[4] => Q_t.IN1
BusB[4] => Add6.IN6
BusB[5] => Add1.IN9
BusB[5] => Add3.IN8
BusB[5] => Q_t.IN1
BusB[5] => Q_t.IN1
BusB[5] => Q_t.IN1
BusB[5] => Add6.IN5
BusB[6] => Add1.IN8
BusB[6] => Add3.IN7
BusB[6] => Q_t.IN1
BusB[6] => Q_t.IN1
BusB[6] => Q_t.IN1
BusB[6] => Mux8.IN4
BusB[6] => Add6.IN4
BusB[7] => Add1.IN7
BusB[7] => Add3.IN6
BusB[7] => Q_t.IN1
BusB[7] => Q_t.IN1
BusB[7] => Q_t.IN1
BusB[7] => Mux10.IN4
BusB[7] => Add6.IN3
P_In[0] => Add0.IN10
P_In[0] => \process_1:C.IN1
P_In[0] => Mux0.IN17
P_In[0] => Mux7.IN17
P_In[0] => Mux9.IN8
P_In[0] => Mux9.IN9
P_In[0] => Mux9.IN10
P_In[0] => Mux9.IN11
P_In[0] => Mux9.IN12
P_In[0] => Mux9.IN13
P_In[0] => Mux9.IN14
P_In[0] => Mux9.IN15
P_In[0] => Mux9.IN16
P_In[1] => Mux11.IN16
P_In[2] => P_Out[2].DATAIN
P_In[3] => process_0.IN1
P_In[3] => process_0.IN1
P_In[3] => \process_1:AL[4].OUTPUTSELECT
P_In[3] => \process_1:AL[3].OUTPUTSELECT
P_In[3] => \process_1:AL[2].OUTPUTSELECT
P_In[3] => \process_1:AH[4].OUTPUTSELECT
P_In[3] => \process_1:AH[3].OUTPUTSELECT
P_In[3] => \process_1:AH[2].OUTPUTSELECT
P_In[3] => P_Out[3].DATAIN
P_In[4] => P_Out[4].DATAIN
P_In[5] => P_Out[5].DATAIN
P_In[6] => Mux8.IN5
P_In[6] => Mux8.IN6
P_In[6] => Mux8.IN7
P_In[6] => Mux8.IN8
P_In[6] => Mux8.IN9
P_In[6] => Mux8.IN10
P_In[6] => Mux8.IN11
P_In[6] => Mux8.IN12
P_In[6] => Mux8.IN13
P_In[6] => Mux8.IN14
P_In[6] => Mux8.IN15
P_In[6] => Mux8.IN16
P_In[6] => Mux8.IN17
P_In[7] => Mux10.IN5
P_Out[0] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
P_Out[1] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
P_Out[2] <= P_In[2].DB_MAX_OUTPUT_PORT_TYPE
P_Out[3] <= P_In[3].DB_MAX_OUTPUT_PORT_TYPE
P_Out[4] <= P_In[4].DB_MAX_OUTPUT_PORT_TYPE
P_Out[5] <= P_In[5].DB_MAX_OUTPUT_PORT_TYPE
P_Out[6] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
P_Out[7] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Q[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_tb|debounce:debouncecode
clk => resetout~reg0.CLK
clk => rout_buf.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => count[13].CLK
clk => count[14].CLK
clk => count[15].CLK
clk => count[16].CLK
clk => count[17].CLK
clk => count[18].CLK
clk => count[19].CLK
clk => count[20].CLK
clk => count[21].CLK
clk => count[22].CLK
clk => count[23].CLK
resetsw => detect.IN1
resetsw => detect.IN1
resetout <= resetout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_tb|slowclk:slowclkcode
clkin => clkout~reg0.CLK
clkin => cur.CLK
clkin => count[0].CLK
clkin => count[1].CLK
clkin => count[2].CLK
clkin => count[3].CLK
clkin => count[4].CLK
clkin => count[5].CLK
clkin => count[6].CLK
clkin => count[7].CLK
clkin => count[8].CLK
clkin => count[9].CLK
clkin => count[10].CLK
clkin => count[11].CLK
clkin => count[12].CLK
clkout <= clkout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_tb|rom:InstructionROM
addr[0] => Mux0.IN263
addr[0] => Mux1.IN263
addr[0] => Mux2.IN263
addr[0] => Mux3.IN263
addr[0] => Mux4.IN263
addr[0] => Mux5.IN263
addr[0] => Mux6.IN263
addr[0] => Mux7.IN263
addr[1] => Mux0.IN262
addr[1] => Mux1.IN262
addr[1] => Mux2.IN262
addr[1] => Mux3.IN262
addr[1] => Mux4.IN262
addr[1] => Mux5.IN262
addr[1] => Mux6.IN262
addr[1] => Mux7.IN262
addr[2] => Mux0.IN261
addr[2] => Mux1.IN261
addr[2] => Mux2.IN261
addr[2] => Mux3.IN261
addr[2] => Mux4.IN261
addr[2] => Mux5.IN261
addr[2] => Mux6.IN261
addr[2] => Mux7.IN261
addr[3] => Mux0.IN260
addr[3] => Mux1.IN260
addr[3] => Mux2.IN260
addr[3] => Mux3.IN260
addr[3] => Mux4.IN260
addr[3] => Mux5.IN260
addr[3] => Mux6.IN260
addr[3] => Mux7.IN260
addr[4] => Mux0.IN259
addr[4] => Mux1.IN259
addr[4] => Mux2.IN259
addr[4] => Mux3.IN259
addr[4] => Mux4.IN259
addr[4] => Mux5.IN259
addr[4] => Mux6.IN259
addr[4] => Mux7.IN259
addr[5] => Mux0.IN258
addr[5] => Mux1.IN258
addr[5] => Mux2.IN258
addr[5] => Mux3.IN258
addr[5] => Mux4.IN258
addr[5] => Mux5.IN258
addr[5] => Mux6.IN258
addr[5] => Mux7.IN258
addr[6] => Mux0.IN257
addr[6] => Mux1.IN257
addr[6] => Mux2.IN257
addr[6] => Mux3.IN257
addr[6] => Mux4.IN257
addr[6] => Mux5.IN257
addr[6] => Mux6.IN257
addr[6] => Mux7.IN257
addr[7] => Mux0.IN256
addr[7] => Mux1.IN256
addr[7] => Mux2.IN256
addr[7] => Mux3.IN256
addr[7] => Mux4.IN256
addr[7] => Mux5.IN256
addr[7] => Mux6.IN256
addr[7] => Mux7.IN256
addr[8] => ~NO_FANOUT~
addr[9] => ~NO_FANOUT~
addr[10] => ~NO_FANOUT~
addr[11] => ~NO_FANOUT~
addr[12] => ~NO_FANOUT~
addr[13] => ~NO_FANOUT~
addr[14] => ~NO_FANOUT~
addr[15] => ~NO_FANOUT~
data[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_tb|SRAMCtrl:MemorySRAM
reset => SRAM_WE_N.OUTPUTSELECT
reset => SRAM_OE_N.OUTPUTSELECT
reset => databus.OUTPUTSELECT
reset => databus.OUTPUTSELECT
reset => databus.OUTPUTSELECT
reset => databus.OUTPUTSELECT
reset => databus.OUTPUTSELECT
reset => databus.OUTPUTSELECT
reset => databus.OUTPUTSELECT
reset => databus.OUTPUTSELECT
reset => SRAM_ADDR.OUTPUTSELECT
reset => SRAM_ADDR.OUTPUTSELECT
reset => SRAM_ADDR.OUTPUTSELECT
reset => SRAM_ADDR.OUTPUTSELECT
reset => SRAM_ADDR.OUTPUTSELECT
reset => SRAM_ADDR.OUTPUTSELECT
reset => SRAM_ADDR.OUTPUTSELECT
reset => SRAM_ADDR.OUTPUTSELECT
reset => SRAM_ADDR.OUTPUTSELECT
reset => SRAM_ADDR.OUTPUTSELECT
reset => SRAM_ADDR.OUTPUTSELECT
reset => SRAM_ADDR.OUTPUTSELECT
reset => SRAM_ADDR.OUTPUTSELECT
reset => SRAM_ADDR.OUTPUTSELECT
reset => SRAM_ADDR.OUTPUTSELECT
reset => SRAM_ADDR.OUTPUTSELECT
reset => ROM_address.OUTPUTSELECT
reset => ROM_address.OUTPUTSELECT
reset => ROM_address.OUTPUTSELECT
reset => ROM_address.OUTPUTSELECT
reset => ROM_address.OUTPUTSELECT
reset => ROM_address.OUTPUTSELECT
reset => ROM_address.OUTPUTSELECT
reset => ROM_address.OUTPUTSELECT
reset => ROM_address.OUTPUTSELECT
reset => ROM_address.OUTPUTSELECT
reset => ROM_address.OUTPUTSELECT
reset => ROM_address.OUTPUTSELECT
reset => ROM_address.OUTPUTSELECT
reset => ROM_address.OUTPUTSELECT
reset => ROM_address.OUTPUTSELECT
reset => ROM_address.OUTPUTSELECT
reset => SRAM_DQ[0].OUTPUTSELECT
reset => SRAM_DQ[1].OUTPUTSELECT
reset => SRAM_DQ[2].OUTPUTSELECT
reset => SRAM_DQ[3].OUTPUTSELECT
reset => SRAM_DQ[4].OUTPUTSELECT
reset => SRAM_DQ[5].OUTPUTSELECT
reset => SRAM_DQ[6].OUTPUTSELECT
reset => SRAM_DQ[7].OUTPUTSELECT
reset => SRAM_DQ[7].IN0
reset => counter1[0].ENA
reset => address[0].ENA
reset => counter1[3].ENA
reset => counter1[2].ENA
reset => counter1[1].ENA
reset => address[1].ENA
reset => address[2].ENA
reset => address[3].ENA
reset => address[4].ENA
reset => address[5].ENA
reset => address[6].ENA
reset => address[7].ENA
reset => address[8].ENA
reset => address[9].ENA
reset => address[10].ENA
reset => address[11].ENA
reset => address[12].ENA
reset => address[13].ENA
reset => address[14].ENA
reset => address[15].ENA
clk => counter1[0].CLK
clk => counter1[1].CLK
clk => counter1[2].CLK
clk => counter1[3].CLK
clk => address[0].CLK
clk => address[1].CLK
clk => address[2].CLK
clk => address[3].CLK
clk => address[4].CLK
clk => address[5].CLK
clk => address[6].CLK
clk => address[7].CLK
clk => address[8].CLK
clk => address[9].CLK
clk => address[10].CLK
clk => address[11].CLK
clk => address[12].CLK
clk => address[13].CLK
clk => address[14].CLK
clk => address[15].CLK
W_R => SRAM_WE_N.DATAA
W_R => databus.OUTPUTSELECT
W_R => databus.OUTPUTSELECT
W_R => databus.OUTPUTSELECT
W_R => databus.OUTPUTSELECT
W_R => databus.OUTPUTSELECT
W_R => databus.OUTPUTSELECT
W_R => databus.OUTPUTSELECT
W_R => databus.OUTPUTSELECT
W_R => SRAM_DQ[7].IN1
W_R => SRAM_OE_N.DATAA
ROM_data[0] => SRAM_DQ.DATAB
ROM_data[1] => SRAM_DQ.DATAB
ROM_data[2] => SRAM_DQ.DATAB
ROM_data[3] => SRAM_DQ.DATAB
ROM_data[4] => SRAM_DQ.DATAB
ROM_data[5] => SRAM_DQ.DATAB
ROM_data[6] => SRAM_DQ.DATAB
ROM_data[7] => SRAM_DQ.DATAB
DOR[0] => SRAM_DQ[0].DATAA
DOR[1] => SRAM_DQ[1].DATAA
DOR[2] => SRAM_DQ[2].DATAA
DOR[3] => SRAM_DQ[3].DATAA
DOR[4] => SRAM_DQ[4].DATAA
DOR[5] => SRAM_DQ[5].DATAA
DOR[6] => SRAM_DQ[6].DATAA
DOR[7] => SRAM_DQ[7].DATAA
databus[0] <= databus.DB_MAX_OUTPUT_PORT_TYPE
databus[1] <= databus.DB_MAX_OUTPUT_PORT_TYPE
databus[2] <= databus.DB_MAX_OUTPUT_PORT_TYPE
databus[3] <= databus.DB_MAX_OUTPUT_PORT_TYPE
databus[4] <= databus.DB_MAX_OUTPUT_PORT_TYPE
databus[5] <= databus.DB_MAX_OUTPUT_PORT_TYPE
databus[6] <= databus.DB_MAX_OUTPUT_PORT_TYPE
databus[7] <= databus.DB_MAX_OUTPUT_PORT_TYPE
AddressBus[0] => SRAM_ADDR.DATAA
AddressBus[1] => SRAM_ADDR.DATAA
AddressBus[2] => SRAM_ADDR.DATAA
AddressBus[3] => SRAM_ADDR.DATAA
AddressBus[4] => SRAM_ADDR.DATAA
AddressBus[5] => SRAM_ADDR.DATAA
AddressBus[6] => SRAM_ADDR.DATAA
AddressBus[7] => SRAM_ADDR.DATAA
AddressBus[8] => SRAM_ADDR.DATAA
AddressBus[9] => SRAM_ADDR.DATAA
AddressBus[10] => SRAM_ADDR.DATAA
AddressBus[11] => SRAM_ADDR.DATAA
AddressBus[12] => SRAM_ADDR.DATAA
AddressBus[13] => SRAM_ADDR.DATAA
AddressBus[14] => SRAM_ADDR.DATAA
AddressBus[15] => SRAM_ADDR.DATAA
ROM_address[0] <= ROM_address.DB_MAX_OUTPUT_PORT_TYPE
ROM_address[1] <= ROM_address.DB_MAX_OUTPUT_PORT_TYPE
ROM_address[2] <= ROM_address.DB_MAX_OUTPUT_PORT_TYPE
ROM_address[3] <= ROM_address.DB_MAX_OUTPUT_PORT_TYPE
ROM_address[4] <= ROM_address.DB_MAX_OUTPUT_PORT_TYPE
ROM_address[5] <= ROM_address.DB_MAX_OUTPUT_PORT_TYPE
ROM_address[6] <= ROM_address.DB_MAX_OUTPUT_PORT_TYPE
ROM_address[7] <= ROM_address.DB_MAX_OUTPUT_PORT_TYPE
ROM_address[8] <= ROM_address.DB_MAX_OUTPUT_PORT_TYPE
ROM_address[9] <= ROM_address.DB_MAX_OUTPUT_PORT_TYPE
ROM_address[10] <= ROM_address.DB_MAX_OUTPUT_PORT_TYPE
ROM_address[11] <= ROM_address.DB_MAX_OUTPUT_PORT_TYPE
ROM_address[12] <= ROM_address.DB_MAX_OUTPUT_PORT_TYPE
ROM_address[13] <= ROM_address.DB_MAX_OUTPUT_PORT_TYPE
ROM_address[14] <= ROM_address.DB_MAX_OUTPUT_PORT_TYPE
ROM_address[15] <= ROM_address.DB_MAX_OUTPUT_PORT_TYPE
SRAM_DQ[0] <> SRAM_DQ[0]
SRAM_DQ[1] <> SRAM_DQ[1]
SRAM_DQ[2] <> SRAM_DQ[2]
SRAM_DQ[3] <> SRAM_DQ[3]
SRAM_DQ[4] <> SRAM_DQ[4]
SRAM_DQ[5] <> SRAM_DQ[5]
SRAM_DQ[6] <> SRAM_DQ[6]
SRAM_DQ[7] <> SRAM_DQ[7]
SRAM_DQ[8] <> <UNC>
SRAM_DQ[9] <> <UNC>
SRAM_DQ[10] <> <UNC>
SRAM_DQ[11] <> <UNC>
SRAM_DQ[12] <> <UNC>
SRAM_DQ[13] <> <UNC>
SRAM_DQ[14] <> <UNC>
SRAM_DQ[15] <> <UNC>
SRAM_ADDR[0] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[1] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[2] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[3] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[4] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[5] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[6] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[7] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[8] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[9] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[10] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[11] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[12] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[13] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[14] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[15] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[16] <= <GND>
SRAM_ADDR[17] <= <GND>
SRAM_UB_N <= <VCC>
SRAM_LB_N <= <GND>
SRAM_WE_N <= SRAM_WE_N.DB_MAX_OUTPUT_PORT_TYPE
SRAM_CE_N <= <GND>
SRAM_OE_N <= SRAM_OE_N.DB_MAX_OUTPUT_PORT_TYPE


|DE2_tb|de2_vga_raster:VGA
reset => Hcount.OUTPUTSELECT
reset => Hcount.OUTPUTSELECT
reset => Hcount.OUTPUTSELECT
reset => Hcount.OUTPUTSELECT
reset => Hcount.OUTPUTSELECT
reset => Hcount.OUTPUTSELECT
reset => Hcount.OUTPUTSELECT
reset => Hcount.OUTPUTSELECT
reset => Hcount.OUTPUTSELECT
reset => Hcount.OUTPUTSELECT
reset => Vcount.OUTPUTSELECT
reset => Vcount.OUTPUTSELECT
reset => Vcount.OUTPUTSELECT
reset => Vcount.OUTPUTSELECT
reset => Vcount.OUTPUTSELECT
reset => Vcount.OUTPUTSELECT
reset => Vcount.OUTPUTSELECT
reset => Vcount.OUTPUTSELECT
reset => Vcount.OUTPUTSELECT
reset => Vcount.OUTPUTSELECT
reset => HSyncGen.IN1
reset => vga_hblank.OUTPUTSELECT
reset => vga_vsync.OUTPUTSELECT
reset => vga_vblank.OUTPUTSELECT
reset => rectangle_v.OUTPUTSELECT
reset => VGA_B[0]~reg0.ACLR
reset => VGA_B[1]~reg0.ACLR
reset => VGA_B[2]~reg0.ACLR
reset => VGA_B[3]~reg0.ACLR
reset => VGA_B[4]~reg0.ACLR
reset => VGA_B[5]~reg0.ACLR
reset => VGA_B[6]~reg0.ACLR
reset => VGA_B[7]~reg0.ACLR
reset => VGA_B[8]~reg0.ACLR
reset => VGA_B[9]~reg0.ACLR
reset => VGA_G[0]~reg0.ACLR
reset => VGA_G[1]~reg0.ACLR
reset => VGA_G[2]~reg0.ACLR
reset => VGA_G[3]~reg0.ACLR
reset => VGA_G[4]~reg0.ACLR
reset => VGA_G[5]~reg0.ACLR
reset => VGA_G[6]~reg0.ACLR
reset => VGA_G[7]~reg0.ACLR
reset => VGA_G[8]~reg0.ACLR
reset => VGA_G[9]~reg0.ACLR
reset => VGA_R[0]~reg0.ACLR
reset => VGA_R[1]~reg0.ACLR
reset => VGA_R[2]~reg0.ACLR
reset => VGA_R[3]~reg0.ACLR
reset => VGA_R[4]~reg0.ACLR
reset => VGA_R[5]~reg0.ACLR
reset => VGA_R[6]~reg0.ACLR
reset => VGA_R[7]~reg0.ACLR
reset => VGA_R[8]~reg0.ACLR
reset => VGA_R[9]~reg0.ACLR
clk => VGA_B[0]~reg0.CLK
clk => VGA_B[1]~reg0.CLK
clk => VGA_B[2]~reg0.CLK
clk => VGA_B[3]~reg0.CLK
clk => VGA_B[4]~reg0.CLK
clk => VGA_B[5]~reg0.CLK
clk => VGA_B[6]~reg0.CLK
clk => VGA_B[7]~reg0.CLK
clk => VGA_B[8]~reg0.CLK
clk => VGA_B[9]~reg0.CLK
clk => VGA_G[0]~reg0.CLK
clk => VGA_G[1]~reg0.CLK
clk => VGA_G[2]~reg0.CLK
clk => VGA_G[3]~reg0.CLK
clk => VGA_G[4]~reg0.CLK
clk => VGA_G[5]~reg0.CLK
clk => VGA_G[6]~reg0.CLK
clk => VGA_G[7]~reg0.CLK
clk => VGA_G[8]~reg0.CLK
clk => VGA_G[9]~reg0.CLK
clk => VGA_R[0]~reg0.CLK
clk => VGA_R[1]~reg0.CLK
clk => VGA_R[2]~reg0.CLK
clk => VGA_R[3]~reg0.CLK
clk => VGA_R[4]~reg0.CLK
clk => VGA_R[5]~reg0.CLK
clk => VGA_R[6]~reg0.CLK
clk => VGA_R[7]~reg0.CLK
clk => VGA_R[8]~reg0.CLK
clk => VGA_R[9]~reg0.CLK
clk => rectangle_v.CLK
clk => rectangle_h.CLK
clk => vga_vblank.CLK
clk => vga_vsync.CLK
clk => vga_hblank.CLK
clk => vga_hsync.CLK
clk => Vcount[0].CLK
clk => Vcount[1].CLK
clk => Vcount[2].CLK
clk => Vcount[3].CLK
clk => Vcount[4].CLK
clk => Vcount[5].CLK
clk => Vcount[6].CLK
clk => Vcount[7].CLK
clk => Vcount[8].CLK
clk => Vcount[9].CLK
clk => Hcount[0].CLK
clk => Hcount[1].CLK
clk => Hcount[2].CLK
clk => Hcount[3].CLK
clk => Hcount[4].CLK
clk => Hcount[5].CLK
clk => Hcount[6].CLK
clk => Hcount[7].CLK
clk => Hcount[8].CLK
clk => Hcount[9].CLK
clk => VGA_CLK.DATAIN
center[0] => Add2.IN16
center[0] => Add3.IN10
center[1] => Add2.IN14
center[1] => Add2.IN15
center[2] => Add2.IN12
center[2] => Add2.IN13
center[3] => Add2.IN10
center[3] => Add2.IN11
center[4] => Add2.IN8
center[4] => Add2.IN9
center[5] => Add2.IN6
center[5] => Add2.IN7
center[6] => Add2.IN4
center[6] => Add2.IN5
center[7] => Add2.IN2
center[7] => Add2.IN3
center[8] => Add6.IN16
center[8] => Add7.IN10
center[9] => Add6.IN14
center[9] => Add6.IN15
center[10] => Add6.IN12
center[10] => Add6.IN13
center[11] => Add6.IN10
center[11] => Add6.IN11
center[12] => Add6.IN8
center[12] => Add6.IN9
center[13] => Add6.IN6
center[13] => Add6.IN7
center[14] => Add6.IN4
center[14] => Add6.IN5
center[15] => Add6.IN2
center[15] => Add6.IN3
VGA_CLK <= clk.DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= vga_hsync.DB_MAX_OUTPUT_PORT_TYPE
VGA_VS <= vga_vsync.DB_MAX_OUTPUT_PORT_TYPE
VGA_BLANK <= VGA_BLANK.DB_MAX_OUTPUT_PORT_TYPE
VGA_SYNC <= <GND>
VGA_R[0] <= VGA_R[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= VGA_R[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= VGA_R[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= VGA_R[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[4] <= VGA_R[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[5] <= VGA_R[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[6] <= VGA_R[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[7] <= VGA_R[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[8] <= VGA_R[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[9] <= VGA_R[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= VGA_G[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= VGA_G[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= VGA_G[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= VGA_G[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[4] <= VGA_G[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[5] <= VGA_G[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[6] <= VGA_G[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[7] <= VGA_G[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[8] <= VGA_G[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[9] <= VGA_G[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= VGA_B[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= VGA_B[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= VGA_B[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= VGA_B[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[4] <= VGA_B[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[5] <= VGA_B[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[6] <= VGA_B[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[7] <= VGA_B[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[8] <= VGA_B[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[9] <= VGA_B[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_tb|hex7seg:U_HEX0
input[0] => Mux0.IN19
input[0] => Mux1.IN19
input[0] => Mux2.IN19
input[0] => Mux3.IN19
input[0] => Mux4.IN19
input[0] => Mux5.IN19
input[0] => Mux6.IN19
input[1] => Mux0.IN18
input[1] => Mux1.IN18
input[1] => Mux2.IN18
input[1] => Mux3.IN18
input[1] => Mux4.IN18
input[1] => Mux5.IN18
input[1] => Mux6.IN18
input[2] => Mux0.IN17
input[2] => Mux1.IN17
input[2] => Mux2.IN17
input[2] => Mux3.IN17
input[2] => Mux4.IN17
input[2] => Mux5.IN17
input[2] => Mux6.IN17
input[3] => Mux0.IN16
input[3] => Mux1.IN16
input[3] => Mux2.IN16
input[3] => Mux3.IN16
input[3] => Mux4.IN16
input[3] => Mux5.IN16
input[3] => Mux6.IN16
output[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_tb|hex7seg:U_HEX1
input[0] => Mux0.IN19
input[0] => Mux1.IN19
input[0] => Mux2.IN19
input[0] => Mux3.IN19
input[0] => Mux4.IN19
input[0] => Mux5.IN19
input[0] => Mux6.IN19
input[1] => Mux0.IN18
input[1] => Mux1.IN18
input[1] => Mux2.IN18
input[1] => Mux3.IN18
input[1] => Mux4.IN18
input[1] => Mux5.IN18
input[1] => Mux6.IN18
input[2] => Mux0.IN17
input[2] => Mux1.IN17
input[2] => Mux2.IN17
input[2] => Mux3.IN17
input[2] => Mux4.IN17
input[2] => Mux5.IN17
input[2] => Mux6.IN17
input[3] => Mux0.IN16
input[3] => Mux1.IN16
input[3] => Mux2.IN16
input[3] => Mux3.IN16
input[3] => Mux4.IN16
input[3] => Mux5.IN16
input[3] => Mux6.IN16
output[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_tb|hex7seg:U_HEX2
input[0] => Mux0.IN19
input[0] => Mux1.IN19
input[0] => Mux2.IN19
input[0] => Mux3.IN19
input[0] => Mux4.IN19
input[0] => Mux5.IN19
input[0] => Mux6.IN19
input[1] => Mux0.IN18
input[1] => Mux1.IN18
input[1] => Mux2.IN18
input[1] => Mux3.IN18
input[1] => Mux4.IN18
input[1] => Mux5.IN18
input[1] => Mux6.IN18
input[2] => Mux0.IN17
input[2] => Mux1.IN17
input[2] => Mux2.IN17
input[2] => Mux3.IN17
input[2] => Mux4.IN17
input[2] => Mux5.IN17
input[2] => Mux6.IN17
input[3] => Mux0.IN16
input[3] => Mux1.IN16
input[3] => Mux2.IN16
input[3] => Mux3.IN16
input[3] => Mux4.IN16
input[3] => Mux5.IN16
input[3] => Mux6.IN16
output[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_tb|hex7seg:U_HEX3
input[0] => Mux0.IN19
input[0] => Mux1.IN19
input[0] => Mux2.IN19
input[0] => Mux3.IN19
input[0] => Mux4.IN19
input[0] => Mux5.IN19
input[0] => Mux6.IN19
input[1] => Mux0.IN18
input[1] => Mux1.IN18
input[1] => Mux2.IN18
input[1] => Mux3.IN18
input[1] => Mux4.IN18
input[1] => Mux5.IN18
input[1] => Mux6.IN18
input[2] => Mux0.IN17
input[2] => Mux1.IN17
input[2] => Mux2.IN17
input[2] => Mux3.IN17
input[2] => Mux4.IN17
input[2] => Mux5.IN17
input[2] => Mux6.IN17
input[3] => Mux0.IN16
input[3] => Mux1.IN16
input[3] => Mux2.IN16
input[3] => Mux3.IN16
input[3] => Mux4.IN16
input[3] => Mux5.IN16
input[3] => Mux6.IN16
output[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_tb|hex7seg:U_HEX4
input[0] => Mux0.IN19
input[0] => Mux1.IN19
input[0] => Mux2.IN19
input[0] => Mux3.IN19
input[0] => Mux4.IN19
input[0] => Mux5.IN19
input[0] => Mux6.IN19
input[1] => Mux0.IN18
input[1] => Mux1.IN18
input[1] => Mux2.IN18
input[1] => Mux3.IN18
input[1] => Mux4.IN18
input[1] => Mux5.IN18
input[1] => Mux6.IN18
input[2] => Mux0.IN17
input[2] => Mux1.IN17
input[2] => Mux2.IN17
input[2] => Mux3.IN17
input[2] => Mux4.IN17
input[2] => Mux5.IN17
input[2] => Mux6.IN17
input[3] => Mux0.IN16
input[3] => Mux1.IN16
input[3] => Mux2.IN16
input[3] => Mux3.IN16
input[3] => Mux4.IN16
input[3] => Mux5.IN16
input[3] => Mux6.IN16
output[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_tb|hex7seg:U_HEX5
input[0] => Mux0.IN19
input[0] => Mux1.IN19
input[0] => Mux2.IN19
input[0] => Mux3.IN19
input[0] => Mux4.IN19
input[0] => Mux5.IN19
input[0] => Mux6.IN19
input[1] => Mux0.IN18
input[1] => Mux1.IN18
input[1] => Mux2.IN18
input[1] => Mux3.IN18
input[1] => Mux4.IN18
input[1] => Mux5.IN18
input[1] => Mux6.IN18
input[2] => Mux0.IN17
input[2] => Mux1.IN17
input[2] => Mux2.IN17
input[2] => Mux3.IN17
input[2] => Mux4.IN17
input[2] => Mux5.IN17
input[2] => Mux6.IN17
input[3] => Mux0.IN16
input[3] => Mux1.IN16
input[3] => Mux2.IN16
input[3] => Mux3.IN16
input[3] => Mux4.IN16
input[3] => Mux5.IN16
input[3] => Mux6.IN16
output[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_tb|hex7seg:U_HEX6
input[0] => Mux0.IN19
input[0] => Mux1.IN19
input[0] => Mux2.IN19
input[0] => Mux3.IN19
input[0] => Mux4.IN19
input[0] => Mux5.IN19
input[0] => Mux6.IN19
input[1] => Mux0.IN18
input[1] => Mux1.IN18
input[1] => Mux2.IN18
input[1] => Mux3.IN18
input[1] => Mux4.IN18
input[1] => Mux5.IN18
input[1] => Mux6.IN18
input[2] => Mux0.IN17
input[2] => Mux1.IN17
input[2] => Mux2.IN17
input[2] => Mux3.IN17
input[2] => Mux4.IN17
input[2] => Mux5.IN17
input[2] => Mux6.IN17
input[3] => Mux0.IN16
input[3] => Mux1.IN16
input[3] => Mux2.IN16
input[3] => Mux3.IN16
input[3] => Mux4.IN16
input[3] => Mux5.IN16
input[3] => Mux6.IN16
output[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_tb|hex7seg:U_HEX7
input[0] => Mux0.IN19
input[0] => Mux1.IN19
input[0] => Mux2.IN19
input[0] => Mux3.IN19
input[0] => Mux4.IN19
input[0] => Mux5.IN19
input[0] => Mux6.IN19
input[1] => Mux0.IN18
input[1] => Mux1.IN18
input[1] => Mux2.IN18
input[1] => Mux3.IN18
input[1] => Mux4.IN18
input[1] => Mux5.IN18
input[1] => Mux6.IN18
input[2] => Mux0.IN17
input[2] => Mux1.IN17
input[2] => Mux2.IN17
input[2] => Mux3.IN17
input[2] => Mux4.IN17
input[2] => Mux5.IN17
input[2] => Mux6.IN17
input[3] => Mux0.IN16
input[3] => Mux1.IN16
input[3] => Mux2.IN16
input[3] => Mux3.IN16
input[3] => Mux4.IN16
input[3] => Mux5.IN16
input[3] => Mux6.IN16
output[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


