INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/birud/OneDrive - iitgn.ac.in/github/Digital-Systems/Lab codes/Compensation Lab/Compensation Lab.srcs/sim_1/new/mod13_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod13_tb
