Info: Generated by version: 18.1 build 222
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate E:\Z8\Z8_out_fiber20210207\src\IP\txParam_dram.ip --block-symbol-file --output-directory=E:\Z8\Z8_out_fiber20210207\src\IP\txParam_dram --family="Arria 10" --part=10AX027H4F34E3SG
: txParam_dram.ram_2port_0: Targeting device family: Arria 10.
: txParam_dram.ram_2port_0: 'q_a' output bus width will be ignored while using one read port and one write port mode.
: txParam_dram.ram_2port_0: Tab Output2 is unavailable while using one read port and one write port.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate E:\Z8\Z8_out_fiber20210207\src\IP\txParam_dram.ip --synthesis=VERILOG --output-directory=E:\Z8\Z8_out_fiber20210207\src\IP\txParam_dram --family="Arria 10" --part=10AX027H4F34E3SG
: txParam_dram.ram_2port_0: Targeting device family: Arria 10.
: txParam_dram.ram_2port_0: 'q_a' output bus width will be ignored while using one read port and one write port mode.
: txParam_dram.ram_2port_0: Tab Output2 is unavailable while using one read port and one write port.
Info: Skipping generation of txParam_dram: files already generated.
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in txParam_dram. No files generated.
Info: Finished: Generate IP Core Documentation
