{
    "filename": "ADDER/FullAdder.v",
    "coq_project": "circuits",
    "vernac_cmds": [
        [
            "Require Export HalfAdder.",
            "VernacRequire",
            "6be7a0d7ba0ea310dedd236df0a279aa1218011b"
        ],
        [
            "Definition full_adder_sum (a b c : bool) := half_adder_sum (half_adder_sum a b) c.",
            "VernacDefinition",
            "1982c79d5fac294fafb04ea5a7cd15e260cd55dc"
        ],
        [
            "Definition full_adder_carry (a b c : bool) := half_adder_carry a b || half_adder_carry (half_adder_sum a b) c.",
            "VernacDefinition",
            "5121799b36da0ce7d9c7c62f898595d90281cf8c"
        ],
        [
            "Lemma full_adder_sum_sym1 : forall a b c : bool, full_adder_sum a b c = full_adder_sum b a c.",
            "VernacStartTheoremProof",
            "3aeb393bfb7e7d9952c7049ed2e5b2b692af5385"
        ],
        [
            "simple induction a; simple induction b; auto.",
            "VernacExtend",
            "1c1150a4505d8fb5e16f2c230ac20076ce9d036d"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Hint Resolve full_adder_sum_sym1.",
            "VernacHints",
            "c0c0ad2173b6943f00d940fcf5533a1f0992d8d7"
        ],
        [
            "Lemma full_adder_sum_sym2 : forall a b c : bool, full_adder_sum a b c = full_adder_sum a c b.",
            "VernacStartTheoremProof",
            "be19d908ac9c61fb9cedde3cac740b9dbe346eac"
        ],
        [
            "simple induction b.",
            "VernacExtend",
            "aaf6cf93d76e209e75d07a1a5a9329a3219b969c"
        ],
        [
            "simple induction c.",
            "VernacExtend",
            "55a1a00a6d6a7629189492cced687c138ce2fcd8"
        ],
        [
            "auto.",
            "VernacExtend",
            "1f09da0addd069b3b65326f8c71967acc1e985af"
        ],
        [
            "unfold full_adder_sum in |- *.",
            "VernacExtend",
            "e48a1b35e905f059825061f7e2e4229716bd2f18"
        ],
        [
            "rewrite half_adder_sum_false.",
            "VernacExtend",
            "ee16fc914f453b52b0412c04e831503208dd4e06"
        ],
        [
            "rewrite half_adder_sum_false.",
            "VernacExtend",
            "ee16fc914f453b52b0412c04e831503208dd4e06"
        ],
        [
            "auto.",
            "VernacExtend",
            "1f09da0addd069b3b65326f8c71967acc1e985af"
        ],
        [
            "unfold full_adder_sum in |- *.",
            "VernacExtend",
            "e48a1b35e905f059825061f7e2e4229716bd2f18"
        ],
        [
            "rewrite half_adder_sum_false.",
            "VernacExtend",
            "ee16fc914f453b52b0412c04e831503208dd4e06"
        ],
        [
            "intro.",
            "VernacExtend",
            "3999be354c758ba0d1866e0fcc78a7288779a224"
        ],
        [
            "auto.",
            "VernacExtend",
            "1f09da0addd069b3b65326f8c71967acc1e985af"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Hint Resolve full_adder_sum_sym2.",
            "VernacHints",
            "c20e0aef7c0774209f769c73e8f375a28b613056"
        ],
        [
            "Lemma full_adder_sum_false : forall a : bool, full_adder_sum a false false = a.",
            "VernacStartTheoremProof",
            "f9765131f7bea5d33c8107e88aaa2fd6dc9d9341"
        ],
        [
            "simple induction a; auto.",
            "VernacExtend",
            "15092372d569916422e102c3f2c0c42babe81210"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Hint Resolve full_adder_sum_false.",
            "VernacHints",
            "c1865070d69d2010046df56060d8c0b9a8e67931"
        ],
        [
            "Lemma full_adder_sum_true : forall a : bool, full_adder_sum a true true = a.",
            "VernacStartTheoremProof",
            "4498bde62d885439dcf6e7c3a4530be1e36cccaa"
        ],
        [
            "simple induction a; auto.",
            "VernacExtend",
            "15092372d569916422e102c3f2c0c42babe81210"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Hint Resolve full_adder_sum_true.",
            "VernacHints",
            "533bc9df168917dba1ac68690adc068f3699d41e"
        ],
        [
            "Lemma full_adder_carry_sym1 : forall a b c : bool, full_adder_carry a b c = full_adder_carry b a c.",
            "VernacStartTheoremProof",
            "851398cfc0311c8df3458326a3326ce48e7b7dd7"
        ],
        [
            "simple induction a; simple induction b; auto.",
            "VernacExtend",
            "1c1150a4505d8fb5e16f2c230ac20076ce9d036d"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Hint Resolve full_adder_carry_sym1.",
            "VernacHints",
            "72502146640cb527fd478b8d7db8be8045383ce8"
        ],
        [
            "Lemma full_adder_carry_sym2 : forall a b c : bool, full_adder_carry a b c = full_adder_carry a c b.",
            "VernacStartTheoremProof",
            "3f5f62a76d1d4f49c381703133c6d4fc6a76d611"
        ],
        [
            "simple induction b.",
            "VernacExtend",
            "aaf6cf93d76e209e75d07a1a5a9329a3219b969c"
        ],
        [
            "simple induction c.",
            "VernacExtend",
            "55a1a00a6d6a7629189492cced687c138ce2fcd8"
        ],
        [
            "auto.",
            "VernacExtend",
            "1f09da0addd069b3b65326f8c71967acc1e985af"
        ],
        [
            "unfold full_adder_carry in |- *.",
            "VernacExtend",
            "5ce921dd82ef5172215dfb714ffdd04fdb893013"
        ],
        [
            "rewrite half_adder_sum_false.",
            "VernacExtend",
            "ee16fc914f453b52b0412c04e831503208dd4e06"
        ],
        [
            "rewrite half_adder_carry_false.",
            "VernacExtend",
            "a725d7147d010eb996064adfe1f1d949f1a9a283"
        ],
        [
            "rewrite half_adder_carry_false.",
            "VernacExtend",
            "a725d7147d010eb996064adfe1f1d949f1a9a283"
        ],
        [
            "simpl in |- *.",
            "VernacExtend",
            "1b93169f4cf876d207c1fab22a2347202ab48d85"
        ],
        [
            "elim (half_adder_carry a true); auto.",
            "VernacExtend",
            "fb9a5f16d8423e822719a5086cdcd3ac4119af27"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "unfold full_adder_carry in |- *.",
            "VernacExtend",
            "5ce921dd82ef5172215dfb714ffdd04fdb893013"
        ],
        [
            "rewrite half_adder_carry_false.",
            "VernacExtend",
            "a725d7147d010eb996064adfe1f1d949f1a9a283"
        ],
        [
            "rewrite half_adder_sum_false.",
            "VernacExtend",
            "ee16fc914f453b52b0412c04e831503208dd4e06"
        ],
        [
            "rewrite half_adder_carry_false.",
            "VernacExtend",
            "a725d7147d010eb996064adfe1f1d949f1a9a283"
        ],
        [
            "simpl in |- *.",
            "VernacExtend",
            "1b93169f4cf876d207c1fab22a2347202ab48d85"
        ],
        [
            "elim (half_adder_carry a c); auto.",
            "VernacExtend",
            "2f0b3547875b0cbe612c218dae47a7d31e517b4d"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Hint Resolve full_adder_carry_sym2.",
            "VernacHints",
            "096629243c5bcde5b463135e369f03fa7705e802"
        ],
        [
            "Lemma full_adder_carry_false : forall a : bool, full_adder_carry a false false = false.",
            "VernacStartTheoremProof",
            "502ff6d786ef946dea4a2906175d0ece36b38c83"
        ],
        [
            "simple induction a; auto.",
            "VernacExtend",
            "15092372d569916422e102c3f2c0c42babe81210"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Hint Resolve full_adder_carry_false.",
            "VernacHints",
            "7ef3c1f9822af9549d3af7e9aa51fc6d69756187"
        ],
        [
            "Lemma full_adder_carry_true : forall a : bool, full_adder_carry a true true = true.",
            "VernacStartTheoremProof",
            "efa377a0b1508035877b224b56391c7ec837164f"
        ],
        [
            "simple induction a.",
            "VernacExtend",
            "269841643f6bd0a92cfbb5871b06b50861cac12b"
        ],
        [
            "unfold full_adder_carry in |- *.",
            "VernacExtend",
            "5ce921dd82ef5172215dfb714ffdd04fdb893013"
        ],
        [
            "auto.",
            "VernacExtend",
            "1f09da0addd069b3b65326f8c71967acc1e985af"
        ],
        [
            "unfold full_adder_carry in |- *.",
            "VernacExtend",
            "5ce921dd82ef5172215dfb714ffdd04fdb893013"
        ],
        [
            "auto.",
            "VernacExtend",
            "1f09da0addd069b3b65326f8c71967acc1e985af"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Hint Resolve full_adder_carry_true.",
            "VernacHints",
            "e04b1130157b99cbf1c83fa5621acc87f6b80ffa"
        ],
        [
            "Lemma full_adder_carry_true_false : forall a : bool, full_adder_carry a true false = a.",
            "VernacStartTheoremProof",
            "aa47df5a3d953106bf1bfd57239140bb11c462d4"
        ],
        [
            "simple induction a; auto.",
            "VernacExtend",
            "15092372d569916422e102c3f2c0c42babe81210"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Hint Resolve full_adder_carry_true_false.",
            "VernacHints",
            "07c7e7797bcad15a34956b7aab45a1e640d4b396"
        ],
        [
            "Lemma full_adder_carry_neg : forall a b : bool, full_adder_carry a (negb a) b = b.",
            "VernacStartTheoremProof",
            "d3185d8a905fcc593ec0e8454978c4e1254fe533"
        ],
        [
            "simple induction a; simple induction b; simpl in |- *.",
            "VernacExtend",
            "29bc849fb5b9a69656edf083859326f5c862e608"
        ],
        [
            "rewrite full_adder_carry_sym1.",
            "VernacExtend",
            "bf861ab0f9c01d2d14cde09ff9b15b1f7816e24a"
        ],
        [
            "rewrite full_adder_carry_true.",
            "VernacExtend",
            "84e9f547d7c649e2ebe816a2714d35e59f606556"
        ],
        [
            "trivial.",
            "VernacExtend",
            "6704630005ea37c1f66f817f0d3cb83967ca08c5"
        ],
        [
            "rewrite full_adder_carry_false.",
            "VernacExtend",
            "52e76b89754d18e8ff848e1078ebaf2835799153"
        ],
        [
            "trivial.",
            "VernacExtend",
            "6704630005ea37c1f66f817f0d3cb83967ca08c5"
        ],
        [
            "rewrite full_adder_carry_true.",
            "VernacExtend",
            "84e9f547d7c649e2ebe816a2714d35e59f606556"
        ],
        [
            "trivial.",
            "VernacExtend",
            "6704630005ea37c1f66f817f0d3cb83967ca08c5"
        ],
        [
            "rewrite full_adder_carry_sym1.",
            "VernacExtend",
            "bf861ab0f9c01d2d14cde09ff9b15b1f7816e24a"
        ],
        [
            "rewrite full_adder_carry_false.",
            "VernacExtend",
            "52e76b89754d18e8ff848e1078ebaf2835799153"
        ],
        [
            "trivial.",
            "VernacExtend",
            "6704630005ea37c1f66f817f0d3cb83967ca08c5"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Theorem full_adder_ok : forall a b c : bool, bool_to_nat (full_adder_sum a b c) + (bool_to_nat (full_adder_carry a b c) + bool_to_nat (full_adder_carry a b c)) = bool_to_nat a + bool_to_nat b + bool_to_nat c.",
            "VernacStartTheoremProof",
            "00ed8cfa81ddb9aac04c23fa741924fef26705dd"
        ],
        [
            "simple induction a; simple induction b; simple induction c; auto.",
            "VernacExtend",
            "acb8b676a277fb5407808bd854d879b048c8eda2"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ]
    ],
    "proofs": [
        {
            "name": "full_adder_sum_sym1",
            "line_nb": 3,
            "steps": [
                {
                    "command": [
                        "simple induction a; simple induction b; auto.",
                        "VernacExtend",
                        "1c1150a4505d8fb5e16f2c230ac20076ce9d036d"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "full_adder_sum_sym2",
            "line_nb": 7,
            "steps": [
                {
                    "command": [
                        "simple induction b.",
                        "VernacExtend",
                        "aaf6cf93d76e209e75d07a1a5a9329a3219b969c"
                    ]
                },
                {
                    "command": [
                        "simple induction c.",
                        "VernacExtend",
                        "55a1a00a6d6a7629189492cced687c138ce2fcd8"
                    ]
                },
                {
                    "command": [
                        "auto.",
                        "VernacExtend",
                        "1f09da0addd069b3b65326f8c71967acc1e985af"
                    ]
                },
                {
                    "command": [
                        "unfold full_adder_sum in |- *.",
                        "VernacExtend",
                        "e48a1b35e905f059825061f7e2e4229716bd2f18"
                    ]
                },
                {
                    "command": [
                        "rewrite half_adder_sum_false.",
                        "VernacExtend",
                        "ee16fc914f453b52b0412c04e831503208dd4e06"
                    ]
                },
                {
                    "command": [
                        "rewrite half_adder_sum_false.",
                        "VernacExtend",
                        "ee16fc914f453b52b0412c04e831503208dd4e06"
                    ]
                },
                {
                    "command": [
                        "auto.",
                        "VernacExtend",
                        "1f09da0addd069b3b65326f8c71967acc1e985af"
                    ]
                },
                {
                    "command": [
                        "unfold full_adder_sum in |- *.",
                        "VernacExtend",
                        "e48a1b35e905f059825061f7e2e4229716bd2f18"
                    ]
                },
                {
                    "command": [
                        "rewrite half_adder_sum_false.",
                        "VernacExtend",
                        "ee16fc914f453b52b0412c04e831503208dd4e06"
                    ]
                },
                {
                    "command": [
                        "intro.",
                        "VernacExtend",
                        "3999be354c758ba0d1866e0fcc78a7288779a224"
                    ]
                },
                {
                    "command": [
                        "auto.",
                        "VernacExtend",
                        "1f09da0addd069b3b65326f8c71967acc1e985af"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "full_adder_sum_false",
            "line_nb": 21,
            "steps": [
                {
                    "command": [
                        "simple induction a; auto.",
                        "VernacExtend",
                        "15092372d569916422e102c3f2c0c42babe81210"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "full_adder_sum_true",
            "line_nb": 25,
            "steps": [
                {
                    "command": [
                        "simple induction a; auto.",
                        "VernacExtend",
                        "15092372d569916422e102c3f2c0c42babe81210"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "full_adder_carry_sym1",
            "line_nb": 29,
            "steps": [
                {
                    "command": [
                        "simple induction a; simple induction b; auto.",
                        "VernacExtend",
                        "1c1150a4505d8fb5e16f2c230ac20076ce9d036d"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "full_adder_carry_sym2",
            "line_nb": 33,
            "steps": [
                {
                    "command": [
                        "simple induction b.",
                        "VernacExtend",
                        "aaf6cf93d76e209e75d07a1a5a9329a3219b969c"
                    ]
                },
                {
                    "command": [
                        "simple induction c.",
                        "VernacExtend",
                        "55a1a00a6d6a7629189492cced687c138ce2fcd8"
                    ]
                },
                {
                    "command": [
                        "auto.",
                        "VernacExtend",
                        "1f09da0addd069b3b65326f8c71967acc1e985af"
                    ]
                },
                {
                    "command": [
                        "unfold full_adder_carry in |- *.",
                        "VernacExtend",
                        "5ce921dd82ef5172215dfb714ffdd04fdb893013"
                    ]
                },
                {
                    "command": [
                        "rewrite half_adder_sum_false.",
                        "VernacExtend",
                        "ee16fc914f453b52b0412c04e831503208dd4e06"
                    ]
                },
                {
                    "command": [
                        "rewrite half_adder_carry_false.",
                        "VernacExtend",
                        "a725d7147d010eb996064adfe1f1d949f1a9a283"
                    ]
                },
                {
                    "command": [
                        "rewrite half_adder_carry_false.",
                        "VernacExtend",
                        "a725d7147d010eb996064adfe1f1d949f1a9a283"
                    ]
                },
                {
                    "command": [
                        "simpl in |- *.",
                        "VernacExtend",
                        "1b93169f4cf876d207c1fab22a2347202ab48d85"
                    ]
                },
                {
                    "command": [
                        "elim (half_adder_carry a true); auto.",
                        "VernacExtend",
                        "fb9a5f16d8423e822719a5086cdcd3ac4119af27"
                    ]
                },
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "unfold full_adder_carry in |- *.",
                        "VernacExtend",
                        "5ce921dd82ef5172215dfb714ffdd04fdb893013"
                    ]
                },
                {
                    "command": [
                        "rewrite half_adder_carry_false.",
                        "VernacExtend",
                        "a725d7147d010eb996064adfe1f1d949f1a9a283"
                    ]
                },
                {
                    "command": [
                        "rewrite half_adder_sum_false.",
                        "VernacExtend",
                        "ee16fc914f453b52b0412c04e831503208dd4e06"
                    ]
                },
                {
                    "command": [
                        "rewrite half_adder_carry_false.",
                        "VernacExtend",
                        "a725d7147d010eb996064adfe1f1d949f1a9a283"
                    ]
                },
                {
                    "command": [
                        "simpl in |- *.",
                        "VernacExtend",
                        "1b93169f4cf876d207c1fab22a2347202ab48d85"
                    ]
                },
                {
                    "command": [
                        "elim (half_adder_carry a c); auto.",
                        "VernacExtend",
                        "2f0b3547875b0cbe612c218dae47a7d31e517b4d"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "full_adder_carry_false",
            "line_nb": 52,
            "steps": [
                {
                    "command": [
                        "simple induction a; auto.",
                        "VernacExtend",
                        "15092372d569916422e102c3f2c0c42babe81210"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "full_adder_carry_true",
            "line_nb": 56,
            "steps": [
                {
                    "command": [
                        "simple induction a.",
                        "VernacExtend",
                        "269841643f6bd0a92cfbb5871b06b50861cac12b"
                    ]
                },
                {
                    "command": [
                        "unfold full_adder_carry in |- *.",
                        "VernacExtend",
                        "5ce921dd82ef5172215dfb714ffdd04fdb893013"
                    ]
                },
                {
                    "command": [
                        "auto.",
                        "VernacExtend",
                        "1f09da0addd069b3b65326f8c71967acc1e985af"
                    ]
                },
                {
                    "command": [
                        "unfold full_adder_carry in |- *.",
                        "VernacExtend",
                        "5ce921dd82ef5172215dfb714ffdd04fdb893013"
                    ]
                },
                {
                    "command": [
                        "auto.",
                        "VernacExtend",
                        "1f09da0addd069b3b65326f8c71967acc1e985af"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "full_adder_carry_true_false",
            "line_nb": 64,
            "steps": [
                {
                    "command": [
                        "simple induction a; auto.",
                        "VernacExtend",
                        "15092372d569916422e102c3f2c0c42babe81210"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "full_adder_carry_neg",
            "line_nb": 68,
            "steps": [
                {
                    "command": [
                        "simple induction a; simple induction b; simpl in |- *.",
                        "VernacExtend",
                        "29bc849fb5b9a69656edf083859326f5c862e608"
                    ]
                },
                {
                    "command": [
                        "rewrite full_adder_carry_sym1.",
                        "VernacExtend",
                        "bf861ab0f9c01d2d14cde09ff9b15b1f7816e24a"
                    ]
                },
                {
                    "command": [
                        "rewrite full_adder_carry_true.",
                        "VernacExtend",
                        "84e9f547d7c649e2ebe816a2714d35e59f606556"
                    ]
                },
                {
                    "command": [
                        "trivial.",
                        "VernacExtend",
                        "6704630005ea37c1f66f817f0d3cb83967ca08c5"
                    ]
                },
                {
                    "command": [
                        "rewrite full_adder_carry_false.",
                        "VernacExtend",
                        "52e76b89754d18e8ff848e1078ebaf2835799153"
                    ]
                },
                {
                    "command": [
                        "trivial.",
                        "VernacExtend",
                        "6704630005ea37c1f66f817f0d3cb83967ca08c5"
                    ]
                },
                {
                    "command": [
                        "rewrite full_adder_carry_true.",
                        "VernacExtend",
                        "84e9f547d7c649e2ebe816a2714d35e59f606556"
                    ]
                },
                {
                    "command": [
                        "trivial.",
                        "VernacExtend",
                        "6704630005ea37c1f66f817f0d3cb83967ca08c5"
                    ]
                },
                {
                    "command": [
                        "rewrite full_adder_carry_sym1.",
                        "VernacExtend",
                        "bf861ab0f9c01d2d14cde09ff9b15b1f7816e24a"
                    ]
                },
                {
                    "command": [
                        "rewrite full_adder_carry_false.",
                        "VernacExtend",
                        "52e76b89754d18e8ff848e1078ebaf2835799153"
                    ]
                },
                {
                    "command": [
                        "trivial.",
                        "VernacExtend",
                        "6704630005ea37c1f66f817f0d3cb83967ca08c5"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "full_adder_ok",
            "line_nb": 81,
            "steps": [
                {
                    "command": [
                        "simple induction a; simple induction b; simple induction c; auto.",
                        "VernacExtend",
                        "acb8b676a277fb5407808bd854d879b048c8eda2"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        }
    ]
}