ENOMEM	,	V_54
data	,	V_15
channel_reg	,	V_27
ipu_dmfc_priv	,	V_3
ipu_dmfc_get	,	F_17
shift	,	V_28
dev_dbg	,	F_8
ipu_dmfc_exit	,	F_25
ipu_dmfc_disable_channel	,	F_5
DMFC_FIFO_SIZE_256	,	V_20
dev	,	V_14
u32	,	T_1
segment	,	V_10
dmfc_find_slots	,	F_13
priv	,	V_4
eot_shift	,	V_45
DMFC_BURSTSIZE_64	,	V_24
DMFC_NUM_CHANNELS	,	V_35
dmfcdata	,	V_48
val	,	V_12
ret	,	V_40
ipu_channel	,	V_16
clk	,	V_51
"dmfc: freeing %d slots starting from segment %d\n"	,	L_2
dmfc	,	V_2
ipu_dmfc_alloc_bandwidth	,	F_15
DMFC_SEGMENT	,	F_9
slotmask	,	V_29
ipu_dmfc_init_channel	,	F_16
DMFC_FIFO_SIZE_128	,	V_19
ipu	,	V_7
bandwidth_per_slot	,	V_31
ipu_dmfc_enable_channel	,	F_1
clk_get_rate	,	F_24
"dmfc: using %d slots starting from segment %d for IPU channel %d\n"	,	L_1
slots	,	V_9
field	,	V_13
channels	,	V_36
ipu_dmfc_init	,	F_20
PAGE_SIZE	,	V_55
bandwidth_pixel_per_second	,	V_39
ipu_clk	,	V_52
GFP_KERNEL	,	V_53
device	,	V_50
DMFC_BURSTSIZE_32	,	V_23
devm_kzalloc	,	F_21
ENODEV	,	V_49
ipu_dmfc_setup_channel	,	F_7
mutex	,	V_5
ipu_module_disable	,	F_6
dmfc_gen1	,	V_42
mutex_init	,	F_23
ipu_dmfc_put	,	F_19
DMFC_FIFO_SIZE_512	,	V_21
out	,	V_38
use_count	,	V_6
mutex_unlock	,	F_4
DMFC_DP_CHAN_DEF	,	V_59
dmfc_channel	,	V_1
IPU_CONF_DMFC_EN	,	V_8
EBUSY	,	V_37
"dmfc: 8 slots with %ldMpixel/s bandwidth each\n"	,	L_4
burstsize	,	V_11
dmfc_bandwidth_to_slots	,	F_12
slotmask_used	,	V_33
ipu_soc	,	V_46
max_fifo_lines	,	V_44
ipu_module_enable	,	F_3
DMFC_DP_CHAN	,	V_57
DMFC_FIFO_SIZE_64	,	V_18
readl	,	F_10
writel	,	F_11
bandwidth	,	V_30
"dmfc: trying to allocate %ldMpixel/s for IPU channel %d\n"	,	L_3
devm_ioremap	,	F_22
i	,	V_34
slotmask_need	,	V_32
EINVAL	,	V_17
DMFC_WR_CHAN	,	V_56
DMFC_BURSTSIZE_128	,	V_25
DMFC_GENERAL1	,	V_43
DMFC_WR_CHAN_DEF	,	V_58
DMFC_BURSTSIZE_16	,	V_22
mutex_lock	,	F_2
width	,	V_41
ipu_dmfc_free_bandwidth	,	F_14
dmfc_priv	,	V_47
base	,	V_26
ERR_PTR	,	F_18
