/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries.
 * Copyright (c) 2015-2021, The Linux Foundation. All rights reserved.
 */

#ifndef _SDE_HW_INTF_H
#define _SDE_HW_INTF_H

#include "sde_hw_catalog.h"
#include "sde_hw_mdss.h"
#include "sde_hw_util.h"
#include "sde_kms.h"

struct sde_hw_intf;

/* intf timing settings */
struct intf_timing_params {
	u32 width;		/* active width */
	u32 height;		/* active height */
	u32 xres;		/* Display panel width */
	u32 yres;		/* Display panel height */

	u32 h_back_porch;
	u32 h_front_porch;
	u32 v_back_porch;
	u32 v_front_porch;
	u32 hsync_pulse_width;
	u32 vsync_pulse_width;
	u32 hsync_polarity;
	u32 vsync_polarity;
	u32 border_clr;
	u32 underflow_clr;
	u32 hsync_skew;
	u32 v_front_porch_fixed;
	u32 pclk_factor;
	bool wide_bus_en;
	bool compression_en;
	u32 extra_dto_cycles;	/* for DP only */
	bool dsc_4hs_merge;	/* DSC 4HS merge */
	bool poms_align_vsync;	/* poms with vsync aligned */
	u32 dce_bytes_per_line;
	u32 vrefresh;
};

struct intf_prog_fetch {
	u8 enable;
	/* vsync counter for the front porch pixel line */
	u32 fetch_start;
};

struct intf_status {
	u8 is_en;		/* interface timing engine is enabled or not */
	bool is_prog_fetch_en;	/* interface prog fetch counter is enabled or not */
	u32 frame_count;	/* frame count since timing engine enabled */
	u32 line_count;		/* current line count including blanking */
};

struct intf_tear_status {
	u32 read_frame_count;	/* frame count for tear init value */
	u32 read_line_count;	/* line count for tear init value */
	u32 write_frame_count;	/* frame count for tear write */
	u32 write_line_count;	/* line count for tear write */
};

struct intf_panic_wakeup_cfg {
	bool enable;
	u32 panic_start;
	u32 panic_window;
	u32 wakeup_start;
	u32 wakeup_window;
};

struct intf_panic_ctrl_cfg {
	bool enable;
	u32 panic_level;
	u32 ext_vfp_start;
};

struct intf_avr_params {
	u32 default_fps;
	u32 min_fps;
	u32 avr_mode;
	u32 avr_step_lines;
	bool infinite_mode;
	bool hw_avr_trigger;
};
/**
 * struct intf_wd_jitter_params : Interface to the INTF WD Jitter params.
 * jitter : max instantaneous jitter.
 * ltj_max : max long term jitter value.
 * ltj_slope : slope of long term jitter.
 *ltj_step_dir: direction of the step in LTJ
 *ltj_initial_val: LTJ initial value
 *ltj_fractional_val:  LTJ fractional initial value
 */
struct intf_wd_jitter_params {
	u32 jitter;
	u32 ltj_max;
	u32 ltj_slope;
	u8 ltj_step_dir;
	u32 ltj_initial_val;
	u32 ltj_fractional_val;
};

/**
 * struct intf_esync_params : Interface to the INTF esync params.
 *
 * @avr_step_lines: number of lines in an AVR step
 * @emsync_pulse_width: modulated pulse width of the esync signal
 * @emsync_period_lines: period of the esync signal modulation in lines
 * @hsync_pulse_width: unmodulated pulse width of the esync signal
 * @hsync_period_cycles: period of the esync signal in esync clk cycles
 * @skew: esync signal skew relative to timing engine
 * @prog_fetch_start: programmable fetch start
 * @hw_fence_enabled: whether hardware fencing is enabled
 * @align_backup: whether this esync generator should align with its pair
 */
struct intf_esync_params {
	u32 avr_step_lines;
	u32 emsync_pulse_width;
	u32 emsync_period_lines;
	u32 hsync_pulse_width;
	u32 hsync_period_cycles;
	u32 skew;
	u32 prog_fetch_start;
	bool hw_fence_enabled;
	bool align_backup;
};

/**
 * struct sde_hw_intf_ops : Interface to the interface Hw driver functions
 *  Assumption is these functions will be called after clocks are enabled
 * @ setup_timing_gen : programs the timing engine
 * @ setup_prog_fetch : enables/disables the programmable fetch logic
 * @ setup_rot_start  : enables/disables the rotator start trigger
 * @ enable_timing: enable/disable timing engine
 * @ get_status: returns if timing engine is enabled or not
 * @ setup_misr: enables/disables MISR in HW register
 * @ collect_misr: reads and stores MISR data from HW register
 * @ get_line_count: reads current vertical line counter
 * @ get_underrun_line_count: reads current underrun pixel clock count and
 *                            converts it into line count
 * @setup_vsync_source: Configure vsync source selection for intf
 * @configure_wd_jitter: Configure WD jitter.
 * @ write_wd_ltj: Write WD long term jitter.
 * @get_wd_ltj_status: Read WD long term jitter status.
 * @bind_pingpong_blk: enable/disable the connection with pingpong which will
 *                     feed pixels to this interface
 * @setup_dpu_sync_prog_intf_offset : offset of slave DPU vsync from master DPU vsync
 * @enable_dpu_sync_ctrl : setup timing engine enablement for slave DPU
 *				when enabled in sync mode
 * @get_autorefresh_status: Check the status of autorefresh is busy or idle
 */
struct sde_hw_intf_ops {
	void (*setup_timing_gen[MSM_DISP_OP_MAX])(struct sde_hw_intf *intf,
			const struct intf_timing_params *p,
			const struct sde_format *fmt, bool align_esync, bool align_avr);

	void (*setup_prg_fetch[MSM_DISP_OP_MAX])(struct sde_hw_intf *intf,
			const struct intf_prog_fetch *fetch);

	void (*setup_prog_dynref[MSM_DISP_OP_MAX])(struct sde_hw_intf *intf,
			const u32 prog_dr_start_line);

	void (*setup_rot_start[MSM_DISP_OP_MAX])(struct sde_hw_intf *intf,
			const struct intf_prog_fetch *fetch);

	void (*enable_timing[MSM_DISP_OP_MAX])(struct sde_hw_intf *intf,
			u8 enable);

	void (*get_status[MSM_DISP_OP_MAX])(struct sde_hw_intf *intf,
			struct intf_status *status);

	void (*setup_misr[MSM_DISP_OP_MAX])(struct sde_hw_intf *intf,
			bool enable, u32 frame_count);

	int (*collect_misr[MSM_DISP_OP_MAX])(struct sde_hw_intf *intf,
			bool nonblock, u32 *misr_value);

	/**
	 * returns the current scan line count of the display
	 * video mode panels use get_line_count whereas get_vsync_info
	 * is used for command mode panels
	 */
	u32 (*get_line_count[MSM_DISP_OP_MAX])(struct sde_hw_intf *intf);
	u32 (*get_underrun_line_count[MSM_DISP_OP_MAX])(struct sde_hw_intf *intf);

	void (*setup_vsync_source[MSM_DISP_OP_MAX])(struct sde_hw_intf *intf, u32 frame_rate);
	void (*configure_wd_jitter[MSM_DISP_OP_MAX])(struct sde_hw_intf *intf,
			struct intf_wd_jitter_params *wd_jitter);
	void (*write_wd_ltj[MSM_DISP_OP_MAX])(struct sde_hw_intf *intf,
			struct intf_wd_jitter_params *wd_jitter);
	void (*get_wd_ltj_status[MSM_DISP_OP_MAX])(struct sde_hw_intf *intf,
			struct intf_wd_jitter_params *wd_jitter);

	void (*bind_pingpong_blk[MSM_DISP_OP_MAX])(struct sde_hw_intf *intf,
			bool enable,
			const enum sde_pingpong pp);
	u32 (*get_autorefresh_status[MSM_DISP_OP_MAX])(struct sde_hw_intf *intf);

	/**
	 * enables vysnc generation and sets up init value of
	 * read pointer and programs the tear check cofiguration
	 */
	int (*setup_tearcheck[MSM_DISP_OP_MAX])(struct sde_hw_intf *intf,
			struct sde_hw_tear_check *cfg);

	/**
	 * enables tear check block
	 */
	int (*enable_tearcheck[MSM_DISP_OP_MAX])(struct sde_hw_intf *intf, bool enable);

	/**
	 * updates tearcheck configuration
	 */
	void (*update_tearcheck[MSM_DISP_OP_MAX])(struct sde_hw_intf *intf,
			struct sde_hw_tear_check *cfg);

	/**
	 * read, modify, write to either set or clear listening to external TE
	 * @Return: 1 if TE was originally connected, 0 if not, or -ERROR
	 */
	int (*connect_external_te[MSM_DISP_OP_MAX])(struct sde_hw_intf *intf,
			bool enable_external_te);

	/**
	 * provides the programmed and current
	 * line_count
	 */
	int (*get_vsync_info[MSM_DISP_OP_MAX])(struct sde_hw_intf *intf,
			struct sde_hw_pp_vsync_info  *info);

	/**
	 * configure and enable the autorefresh config
	 */
	int (*setup_autorefresh[MSM_DISP_OP_MAX])(struct sde_hw_intf *intf,
			struct sde_hw_autorefresh *cfg);

	/**
	 * retrieve autorefresh config from hardware
	 */
	int (*get_autorefresh[MSM_DISP_OP_MAX])(struct sde_hw_intf *intf,
			struct sde_hw_autorefresh *cfg);

	/**
	 * poll until write pointer transmission starts
	 * @Return: 0 on success, -ETIMEDOUT on timeout
	 */
	int (*poll_timeout_wr_ptr[MSM_DISP_OP_MAX])(struct sde_hw_intf *intf, u32 timeout_us);

	/**
	 * Select vsync signal for tear-effect configuration
	 */
	void (*vsync_sel[MSM_DISP_OP_MAX])(struct sde_hw_intf *intf, u32 vsync_source);

	/**
	 * Program the AVR_TOTAL for min fps rate
	 */
	int (*avr_setup[MSM_DISP_OP_MAX])(struct sde_hw_intf *intf,
			const struct intf_timing_params *params,
			const struct intf_avr_params *avr_params);

	/**
	 * Signal the trigger on each commit for AVR
	 */
	void (*avr_trigger[MSM_DISP_OP_MAX])(struct sde_hw_intf *ctx);

	/**
	 * Program DPU RSCC panic logic to listen to TE
	 */
	void (*raw_te_setup[MSM_DISP_OP_MAX])(struct sde_hw_intf *ctx, bool enabled);

	/**
	 * Enable AVR and select the mode
	 */
	void (*avr_ctrl[MSM_DISP_OP_MAX])(struct sde_hw_intf *intf,
			const struct intf_avr_params *avr_params);

	/**
	 * Enable AVR
	 */
	void (*avr_enable[MSM_DISP_OP_MAX])(struct sde_hw_intf *intf, bool enable);

	/**
	 * Enable trigger based on TE level
	 */
	void (*enable_te_level_trigger[MSM_DISP_OP_MAX])(struct sde_hw_intf *intf, bool enable);

	/**
	 * Indicates the AVR armed status
	 *
	 * @return: false if a trigger is pending, else true while AVR is enabled
	 */
	u32 (*get_avr_status[MSM_DISP_OP_MAX])(struct sde_hw_intf *intf);

	/**
	 * Indicates the number of AVR armed
	 */
	void (*set_num_avr_step[MSM_DISP_OP_MAX])(struct sde_hw_intf *intf, u32 num_avr_step);

	/**
	 * Indicates the current AVR step number
	 */
	u32 (*get_cur_num_avr_step[MSM_DISP_OP_MAX])(struct sde_hw_intf *intf);

	/**
	 * Configure esync generator to prepare for enablement
	 */
	void (*prepare_esync[MSM_DISP_OP_MAX])(struct sde_hw_intf *intf,
		struct intf_esync_params *params);

	/**
	 * Enable esync generator
	 */
	void (*enable_esync[MSM_DISP_OP_MAX])(struct sde_hw_intf *intf, bool enable);

	/**
	 * Configure backup esync generator to prepare for enablement
	 */
	void (*prepare_backup_esync[MSM_DISP_OP_MAX])(struct sde_hw_intf *intf,
		struct intf_esync_params *params);

	/**
	 * Enable backup esync generator
	 */
	void (*enable_backup_esync[MSM_DISP_OP_MAX])(struct sde_hw_intf *intf, bool enable);

	/**
	 * Blocks until backup esync generator is enabled
	 */
	int (*wait_for_esync_src_switch[MSM_DISP_OP_MAX])(struct sde_hw_intf *intf, bool main);

	/**
	 * Allow timing generator to extend VFP infinitely
	 */
	void (*enable_infinite_vfp[MSM_DISP_OP_MAX])(struct sde_hw_intf *intf, bool enable);

	/**
	 * Get the HW esync timestamp value
	 */
	u64 (*get_esync_timestamp[MSM_DISP_OP_MAX])(struct sde_hw_intf *intf);

	/**
	 * Enable/disable 64 bit compressed data input to interface block
	 */
	void (*enable_compressed_input[MSM_DISP_OP_MAX])(struct sde_hw_intf *intf,
		bool compression_en, bool dsc_4hs_merge);

	/**
	 * Check the intf tear check status and reset it to start_pos
	 */
	int (*check_and_reset_tearcheck[MSM_DISP_OP_MAX])(struct sde_hw_intf *intf,
			struct intf_tear_status *status);

	/**
	 * Reset the interface frame & line counter
	 */
	void (*reset_counter[MSM_DISP_OP_MAX])(struct sde_hw_intf *intf);

	/**
	 * Get the HW vsync timestamp counter
	 */
	u64 (*get_vsync_timestamp[MSM_DISP_OP_MAX])(struct sde_hw_intf *intf, bool is_vid);

	/**
	 * Enable processing of 2 pixels per clock
	 */
	void (*enable_wide_bus[MSM_DISP_OP_MAX])(struct sde_hw_intf *intf, bool enable);

	/**
	 * Get the INTF interrupt status
	 */
	u32 (*get_intr_status[MSM_DISP_OP_MAX])(struct sde_hw_intf *intf);

	/**
	 * Override tear check rd_ptr_val with adjusted_linecnt
	 * when qsync is enabled.
	 */
	void (*override_tear_rd_ptr_val[MSM_DISP_OP_MAX])(struct sde_hw_intf *intf,
			u32 adjusted_linecnt);

	/**
	 * Check if intf supports 32-bit registers for TE
	 */
	bool (*is_te_32bit_supported[MSM_DISP_OP_MAX])(struct sde_hw_intf *intf);

	/**
	 * Setup the Sync programmable INTF offset between two DPU's
	 */
	void (*setup_dpu_sync_prog_intf_offset[MSM_DISP_OP_MAX])(struct sde_hw_intf *intf,
			const struct intf_prog_fetch *fetch);

	/**
	 * Setup timing engine enablement for slave DPU when enabled in sync mode
	 */
	void (*enable_dpu_sync_ctrl[MSM_DISP_OP_MAX])(struct sde_hw_intf *intf,
			u32 timing_en_mux_sel);

	/**
	 * Setup the panic & wakup window for cmd-mode CESTA HW clients.
	 */
	void (*setup_te_panic_wakeup[MSM_DISP_OP_MAX])(struct sde_hw_intf *intf,
			struct intf_panic_wakeup_cfg *cfg);

	/**
	 * Setup the panic ctrl/level for vid-mode CESTA HW clients.
	 */
	void (*setup_intf_panic_ctrl[MSM_DISP_OP_MAX])(struct sde_hw_intf *intf,
			struct intf_panic_ctrl_cfg *cfg);

	/**
	 * Update the vsync_count for interface tear check
	 */
	void (*update_tearcheck_vsync_count[MSM_DISP_OP_MAX])(struct sde_hw_intf *intf, u32 val);

	/**
	 * Setup flush snapshot value for HW flush synchronisation
	 */
	void (*setup_flush_snapshot[MSM_DISP_OP_MAX])(struct sde_hw_intf *intf, u32 snapshot_val,
		bool enable);
};

struct sde_hw_intf {
	struct sde_hw_blk_reg_map hw;

	/* intf */
	enum sde_intf idx;
	const struct sde_intf_cfg *cap;
	const struct sde_mdss_cfg *mdss;
	struct split_pipe_cfg cfg;

	/* ops */
	struct sde_hw_intf_ops ops;
};

/**
 * to_sde_hw_intf - convert base hw object to sde_hw_intf container
 * @hw: Pointer to hardware block register map object
 * return: Pointer to hardware block container
 */
static inline struct sde_hw_intf *to_sde_hw_intf(struct sde_hw_blk_reg_map *hw)
{
	return container_of(hw, struct sde_hw_intf, hw);
}

/**
 * sde_hw_intf_init(): Initializes the intf driver for the passed
 * interface idx.
 * @idx:  interface index for which driver object is required
 * @addr: mapped register io address of MDP
 * @m :   pointer to mdss catalog data
 */
struct sde_hw_blk_reg_map *sde_hw_intf_init(enum sde_intf idx,
		void __iomem *addr,
		struct sde_mdss_cfg *m);

/**
 * sde_hw_intf_destroy(): Destroys INTF driver context
 * @hw: Pointer to hardware block register map object
 */
void sde_hw_intf_destroy(struct sde_hw_blk_reg_map *hw);

#endif /*_SDE_HW_INTF_H */
