
*** Running vivado
    with args -log Top_Student.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Top_Student.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Top_Student.tcl -notrace
Command: link_design -top Top_Student -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 110 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/My-Work/NUS/Y2S1/EE2026/Project/Project/ee2026_b02_g10/project-graphing/ee2026_b02_g10/FDP.srcs/constrs_1/new/my_basys3.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [C:/My-Work/NUS/Y2S1/EE2026/Project/Project/ee2026_b02_g10/project-graphing/ee2026_b02_g10/FDP.srcs/constrs_1/new/my_basys3.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/My-Work/NUS/Y2S1/EE2026/Project/Project/ee2026_b02_g10/project-graphing/ee2026_b02_g10/FDP.srcs/constrs_1/new/my_basys3.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [C:/My-Work/NUS/Y2S1/EE2026/Project/Project/ee2026_b02_g10/project-graphing/ee2026_b02_g10/FDP.srcs/constrs_1/new/my_basys3.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/My-Work/NUS/Y2S1/EE2026/Project/Project/ee2026_b02_g10/project-graphing/ee2026_b02_g10/FDP.srcs/constrs_1/new/my_basys3.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [C:/My-Work/NUS/Y2S1/EE2026/Project/Project/ee2026_b02_g10/project-graphing/ee2026_b02_g10/FDP.srcs/constrs_1/new/my_basys3.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/My-Work/NUS/Y2S1/EE2026/Project/Project/ee2026_b02_g10/project-graphing/ee2026_b02_g10/FDP.srcs/constrs_1/new/my_basys3.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/My-Work/NUS/Y2S1/EE2026/Project/Project/ee2026_b02_g10/project-graphing/ee2026_b02_g10/FDP.srcs/constrs_1/new/my_basys3.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/My-Work/NUS/Y2S1/EE2026/Project/Project/ee2026_b02_g10/project-graphing/ee2026_b02_g10/FDP.srcs/constrs_1/new/my_basys3.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/My-Work/NUS/Y2S1/EE2026/Project/Project/ee2026_b02_g10/project-graphing/ee2026_b02_g10/FDP.srcs/constrs_1/new/my_basys3.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/My-Work/NUS/Y2S1/EE2026/Project/Project/ee2026_b02_g10/project-graphing/ee2026_b02_g10/FDP.srcs/constrs_1/new/my_basys3.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [C:/My-Work/NUS/Y2S1/EE2026/Project/Project/ee2026_b02_g10/project-graphing/ee2026_b02_g10/FDP.srcs/constrs_1/new/my_basys3.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/My-Work/NUS/Y2S1/EE2026/Project/Project/ee2026_b02_g10/project-graphing/ee2026_b02_g10/FDP.srcs/constrs_1/new/my_basys3.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [C:/My-Work/NUS/Y2S1/EE2026/Project/Project/ee2026_b02_g10/project-graphing/ee2026_b02_g10/FDP.srcs/constrs_1/new/my_basys3.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/My-Work/NUS/Y2S1/EE2026/Project/Project/ee2026_b02_g10/project-graphing/ee2026_b02_g10/FDP.srcs/constrs_1/new/my_basys3.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [C:/My-Work/NUS/Y2S1/EE2026/Project/Project/ee2026_b02_g10/project-graphing/ee2026_b02_g10/FDP.srcs/constrs_1/new/my_basys3.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/My-Work/NUS/Y2S1/EE2026/Project/Project/ee2026_b02_g10/project-graphing/ee2026_b02_g10/FDP.srcs/constrs_1/new/my_basys3.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [C:/My-Work/NUS/Y2S1/EE2026/Project/Project/ee2026_b02_g10/project-graphing/ee2026_b02_g10/FDP.srcs/constrs_1/new/my_basys3.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/My-Work/NUS/Y2S1/EE2026/Project/Project/ee2026_b02_g10/project-graphing/ee2026_b02_g10/FDP.srcs/constrs_1/new/my_basys3.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [C:/My-Work/NUS/Y2S1/EE2026/Project/Project/ee2026_b02_g10/project-graphing/ee2026_b02_g10/FDP.srcs/constrs_1/new/my_basys3.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/My-Work/NUS/Y2S1/EE2026/Project/Project/ee2026_b02_g10/project-graphing/ee2026_b02_g10/FDP.srcs/constrs_1/new/my_basys3.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [C:/My-Work/NUS/Y2S1/EE2026/Project/Project/ee2026_b02_g10/project-graphing/ee2026_b02_g10/FDP.srcs/constrs_1/new/my_basys3.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/My-Work/NUS/Y2S1/EE2026/Project/Project/ee2026_b02_g10/project-graphing/ee2026_b02_g10/FDP.srcs/constrs_1/new/my_basys3.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [C:/My-Work/NUS/Y2S1/EE2026/Project/Project/ee2026_b02_g10/project-graphing/ee2026_b02_g10/FDP.srcs/constrs_1/new/my_basys3.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/My-Work/NUS/Y2S1/EE2026/Project/Project/ee2026_b02_g10/project-graphing/ee2026_b02_g10/FDP.srcs/constrs_1/new/my_basys3.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [C:/My-Work/NUS/Y2S1/EE2026/Project/Project/ee2026_b02_g10/project-graphing/ee2026_b02_g10/FDP.srcs/constrs_1/new/my_basys3.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/My-Work/NUS/Y2S1/EE2026/Project/Project/ee2026_b02_g10/project-graphing/ee2026_b02_g10/FDP.srcs/constrs_1/new/my_basys3.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [C:/My-Work/NUS/Y2S1/EE2026/Project/Project/ee2026_b02_g10/project-graphing/ee2026_b02_g10/FDP.srcs/constrs_1/new/my_basys3.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/My-Work/NUS/Y2S1/EE2026/Project/Project/ee2026_b02_g10/project-graphing/ee2026_b02_g10/FDP.srcs/constrs_1/new/my_basys3.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [C:/My-Work/NUS/Y2S1/EE2026/Project/Project/ee2026_b02_g10/project-graphing/ee2026_b02_g10/FDP.srcs/constrs_1/new/my_basys3.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/My-Work/NUS/Y2S1/EE2026/Project/Project/ee2026_b02_g10/project-graphing/ee2026_b02_g10/FDP.srcs/constrs_1/new/my_basys3.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [C:/My-Work/NUS/Y2S1/EE2026/Project/Project/ee2026_b02_g10/project-graphing/ee2026_b02_g10/FDP.srcs/constrs_1/new/my_basys3.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/My-Work/NUS/Y2S1/EE2026/Project/Project/ee2026_b02_g10/project-graphing/ee2026_b02_g10/FDP.srcs/constrs_1/new/my_basys3.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PS2Clk'. [C:/My-Work/NUS/Y2S1/EE2026/Project/Project/ee2026_b02_g10/project-graphing/ee2026_b02_g10/FDP.srcs/constrs_1/new/my_basys3.xdc:141]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/My-Work/NUS/Y2S1/EE2026/Project/Project/ee2026_b02_g10/project-graphing/ee2026_b02_g10/FDP.srcs/constrs_1/new/my_basys3.xdc:141]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PS2Data'. [C:/My-Work/NUS/Y2S1/EE2026/Project/Project/ee2026_b02_g10/project-graphing/ee2026_b02_g10/FDP.srcs/constrs_1/new/my_basys3.xdc:142]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/My-Work/NUS/Y2S1/EE2026/Project/Project/ee2026_b02_g10/project-graphing/ee2026_b02_g10/FDP.srcs/constrs_1/new/my_basys3.xdc:142]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/My-Work/NUS/Y2S1/EE2026/Project/Project/ee2026_b02_g10/project-graphing/ee2026_b02_g10/FDP.srcs/constrs_1/new/my_basys3.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 18 Warnings, 18 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 570.621 ; gain = 321.668
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 583.656 ; gain = 13.035

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2a2928055

Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1090.453 ; gain = 506.797

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 20 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 12fdab3c0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.220 . Memory (MB): peak = 1090.453 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 141aa5232

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.284 . Memory (MB): peak = 1090.453 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1b48b0f27

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.354 . Memory (MB): peak = 1090.453 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1b48b0f27

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.434 . Memory (MB): peak = 1090.453 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 2803e6110

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.513 . Memory (MB): peak = 1090.453 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 2803e6110

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.528 . Memory (MB): peak = 1090.453 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1090.453 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 2803e6110

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.545 . Memory (MB): peak = 1090.453 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2803e6110

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1090.453 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2803e6110

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1090.453 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 18 Warnings, 18 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1090.453 ; gain = 519.832
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1090.453 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/My-Work/NUS/Y2S1/EE2026/Project/Project/ee2026_b02_g10/project-graphing/ee2026_b02_g10/FDP.runs/impl_1/Top_Student_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Top_Student_drc_opted.rpt -pb Top_Student_drc_opted.pb -rpx Top_Student_drc_opted.rpx
Command: report_drc -file Top_Student_drc_opted.rpt -pb Top_Student_drc_opted.pb -rpx Top_Student_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/My-Work/NUS/Y2S1/EE2026/Project/Project/ee2026_b02_g10/project-graphing/ee2026_b02_g10/FDP.runs/impl_1/Top_Student_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1096.035 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 195738cb1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1096.035 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1096.035 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 8ef233df

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1119.906 ; gain = 23.871

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f01102dd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1126.375 ; gain = 30.340

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f01102dd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1126.375 ; gain = 30.340
Phase 1 Placer Initialization | Checksum: f01102dd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1126.375 ; gain = 30.340

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 152b3bb51

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1126.375 ; gain = 30.340

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1126.375 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 159984f62

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1126.375 ; gain = 30.340
Phase 2 Global Placement | Checksum: 1874a7168

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1126.375 ; gain = 30.340

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1874a7168

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1126.375 ; gain = 30.340

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a3e32d49

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1126.375 ; gain = 30.340

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a75d63a6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1126.375 ; gain = 30.340

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a75d63a6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1126.375 ; gain = 30.340

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 159537278

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1126.375 ; gain = 30.340

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 15c8814eb

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1126.375 ; gain = 30.340

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 15c8814eb

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1126.375 ; gain = 30.340
Phase 3 Detail Placement | Checksum: 15c8814eb

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1126.375 ; gain = 30.340

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: f23bacff

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: f23bacff

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1137.605 ; gain = 41.570
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.242. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 188131899

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1137.605 ; gain = 41.570
Phase 4.1 Post Commit Optimization | Checksum: 188131899

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1137.605 ; gain = 41.570

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 188131899

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1137.605 ; gain = 41.570

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 188131899

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1137.605 ; gain = 41.570

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1a4c4a38a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1137.605 ; gain = 41.570
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a4c4a38a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1137.605 ; gain = 41.570
Ending Placer Task | Checksum: a7073d8b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1137.605 ; gain = 41.570
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 18 Warnings, 18 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1137.605 ; gain = 44.902
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.194 . Memory (MB): peak = 1145.188 ; gain = 7.582
INFO: [Common 17-1381] The checkpoint 'C:/My-Work/NUS/Y2S1/EE2026/Project/Project/ee2026_b02_g10/project-graphing/ee2026_b02_g10/FDP.runs/impl_1/Top_Student_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Top_Student_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1145.188 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Top_Student_utilization_placed.rpt -pb Top_Student_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1145.188 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Top_Student_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1145.188 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 30a8aca0 ConstDB: 0 ShapeSum: 765e90eb RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 19c8899af

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 1258.297 ; gain = 113.109
Post Restoration Checksum: NetGraph: b1937a39 NumContArr: eaf51f76 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 19c8899af

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 1258.301 ; gain = 113.113

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 19c8899af

Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 1264.336 ; gain = 119.148

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 19c8899af

Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 1264.336 ; gain = 119.148
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1dd6a35ae

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 1269.508 ; gain = 124.320
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.213  | TNS=0.000  | WHS=-0.119 | THS=-3.120 |

Phase 2 Router Initialization | Checksum: 1661b1111

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1276.055 ; gain = 130.867

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 22a7fa40d

Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 1276.055 ; gain = 130.867

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 261
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.239  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 141bfb54d

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1276.055 ; gain = 130.867

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.251  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1e0148159

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1276.055 ; gain = 130.867
Phase 4 Rip-up And Reroute | Checksum: 1e0148159

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1276.055 ; gain = 130.867

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1e0148159

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1276.055 ; gain = 130.867

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1e0148159

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1276.055 ; gain = 130.867
Phase 5 Delay and Skew Optimization | Checksum: 1e0148159

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1276.055 ; gain = 130.867

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 166d37d32

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1276.055 ; gain = 130.867
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.344  | TNS=0.000  | WHS=0.153  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1742b06b0

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1276.055 ; gain = 130.867
Phase 6 Post Hold Fix | Checksum: 1742b06b0

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1276.055 ; gain = 130.867

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.382763 %
  Global Horizontal Routing Utilization  = 0.397449 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 12b68bc0f

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1276.055 ; gain = 130.867

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 12b68bc0f

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1276.422 ; gain = 131.234

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 120fd2a62

Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 1276.422 ; gain = 131.234

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.344  | TNS=0.000  | WHS=0.153  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 120fd2a62

Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 1276.422 ; gain = 131.234
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 1276.422 ; gain = 131.234

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 18 Warnings, 18 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 1276.422 ; gain = 131.234
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.255 . Memory (MB): peak = 1276.422 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/My-Work/NUS/Y2S1/EE2026/Project/Project/ee2026_b02_g10/project-graphing/ee2026_b02_g10/FDP.runs/impl_1/Top_Student_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Top_Student_drc_routed.rpt -pb Top_Student_drc_routed.pb -rpx Top_Student_drc_routed.rpx
Command: report_drc -file Top_Student_drc_routed.rpt -pb Top_Student_drc_routed.pb -rpx Top_Student_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/My-Work/NUS/Y2S1/EE2026/Project/Project/ee2026_b02_g10/project-graphing/ee2026_b02_g10/FDP.runs/impl_1/Top_Student_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Top_Student_methodology_drc_routed.rpt -pb Top_Student_methodology_drc_routed.pb -rpx Top_Student_methodology_drc_routed.rpx
Command: report_methodology -file Top_Student_methodology_drc_routed.rpt -pb Top_Student_methodology_drc_routed.pb -rpx Top_Student_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/My-Work/NUS/Y2S1/EE2026/Project/Project/ee2026_b02_g10/project-graphing/ee2026_b02_g10/FDP.runs/impl_1/Top_Student_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Top_Student_power_routed.rpt -pb Top_Student_power_summary_routed.pb -rpx Top_Student_power_routed.rpx
Command: report_power -file Top_Student_power_routed.rpt -pb Top_Student_power_summary_routed.pb -rpx Top_Student_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
77 Infos, 18 Warnings, 18 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Top_Student_route_status.rpt -pb Top_Student_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file Top_Student_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file Top_Student_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Top_Student_bus_skew_routed.rpt -pb Top_Student_bus_skew_routed.pb -rpx Top_Student_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force Top_Student.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linear_inst/solver_inst/solution_type2 output linear_inst/solver_inst/solution_type2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linear_inst/solver_inst/solution_type3 output linear_inst/solver_inst/solution_type3/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linear_inst/solver_inst/solution_type3__0 output linear_inst/solver_inst/solution_type3__0/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC PDRC-153] Gated clock check: Net oled_inst/E[0] is a gated clock net sourced by a combinational pin oled_inst/char_row_reg[2]_i_2/O, cell oled_inst/char_row_reg[2]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 4 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 14185472 bits.
Writing bitstream ./Top_Student.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
95 Infos, 22 Warnings, 18 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1722.121 ; gain = 417.070
INFO: [Common 17-206] Exiting Vivado at Mon Oct 13 17:20:58 2025...
