
F767ZI.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001ece8  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00005990  0801eee8  0801eee8  0002eee8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08024878  08024878  000401f4  2**0
                  CONTENTS
  4 .ARM          00000008  08024878  08024878  00034878  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08024880  08024880  000401f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08024880  08024880  00034880  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08024884  08024884  00034884  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f4  20000000  08024888  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00007ad0  200001f4  08024a7c  000401f4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20007cc4  08024a7c  00047cc4  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000401f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00057f2a  00000000  00000000  00040222  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00008b31  00000000  00000000  0009814c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00002cd8  00000000  00000000  000a0c80  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00002ad0  00000000  00000000  000a3958  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0003b474  00000000  00000000  000a6428  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000322f0  00000000  00000000  000e189c  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0012c00d  00000000  00000000  00113b8c  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0023fb99  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000cd38  00000000  00000000  0023fc14  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001f4 	.word	0x200001f4
 800021c:	00000000 	.word	0x00000000
 8000220:	0801eed0 	.word	0x0801eed0

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001f8 	.word	0x200001f8
 800023c:	0801eed0 	.word	0x0801eed0

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b972 	b.w	80005ec <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9e08      	ldr	r6, [sp, #32]
 8000326:	4604      	mov	r4, r0
 8000328:	4688      	mov	r8, r1
 800032a:	2b00      	cmp	r3, #0
 800032c:	d14b      	bne.n	80003c6 <__udivmoddi4+0xa6>
 800032e:	428a      	cmp	r2, r1
 8000330:	4615      	mov	r5, r2
 8000332:	d967      	bls.n	8000404 <__udivmoddi4+0xe4>
 8000334:	fab2 f282 	clz	r2, r2
 8000338:	b14a      	cbz	r2, 800034e <__udivmoddi4+0x2e>
 800033a:	f1c2 0720 	rsb	r7, r2, #32
 800033e:	fa01 f302 	lsl.w	r3, r1, r2
 8000342:	fa20 f707 	lsr.w	r7, r0, r7
 8000346:	4095      	lsls	r5, r2
 8000348:	ea47 0803 	orr.w	r8, r7, r3
 800034c:	4094      	lsls	r4, r2
 800034e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000352:	0c23      	lsrs	r3, r4, #16
 8000354:	fbb8 f7fe 	udiv	r7, r8, lr
 8000358:	fa1f fc85 	uxth.w	ip, r5
 800035c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000360:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000364:	fb07 f10c 	mul.w	r1, r7, ip
 8000368:	4299      	cmp	r1, r3
 800036a:	d909      	bls.n	8000380 <__udivmoddi4+0x60>
 800036c:	18eb      	adds	r3, r5, r3
 800036e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000372:	f080 811b 	bcs.w	80005ac <__udivmoddi4+0x28c>
 8000376:	4299      	cmp	r1, r3
 8000378:	f240 8118 	bls.w	80005ac <__udivmoddi4+0x28c>
 800037c:	3f02      	subs	r7, #2
 800037e:	442b      	add	r3, r5
 8000380:	1a5b      	subs	r3, r3, r1
 8000382:	b2a4      	uxth	r4, r4
 8000384:	fbb3 f0fe 	udiv	r0, r3, lr
 8000388:	fb0e 3310 	mls	r3, lr, r0, r3
 800038c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000390:	fb00 fc0c 	mul.w	ip, r0, ip
 8000394:	45a4      	cmp	ip, r4
 8000396:	d909      	bls.n	80003ac <__udivmoddi4+0x8c>
 8000398:	192c      	adds	r4, r5, r4
 800039a:	f100 33ff 	add.w	r3, r0, #4294967295
 800039e:	f080 8107 	bcs.w	80005b0 <__udivmoddi4+0x290>
 80003a2:	45a4      	cmp	ip, r4
 80003a4:	f240 8104 	bls.w	80005b0 <__udivmoddi4+0x290>
 80003a8:	3802      	subs	r0, #2
 80003aa:	442c      	add	r4, r5
 80003ac:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80003b0:	eba4 040c 	sub.w	r4, r4, ip
 80003b4:	2700      	movs	r7, #0
 80003b6:	b11e      	cbz	r6, 80003c0 <__udivmoddi4+0xa0>
 80003b8:	40d4      	lsrs	r4, r2
 80003ba:	2300      	movs	r3, #0
 80003bc:	e9c6 4300 	strd	r4, r3, [r6]
 80003c0:	4639      	mov	r1, r7
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d909      	bls.n	80003de <__udivmoddi4+0xbe>
 80003ca:	2e00      	cmp	r6, #0
 80003cc:	f000 80eb 	beq.w	80005a6 <__udivmoddi4+0x286>
 80003d0:	2700      	movs	r7, #0
 80003d2:	e9c6 0100 	strd	r0, r1, [r6]
 80003d6:	4638      	mov	r0, r7
 80003d8:	4639      	mov	r1, r7
 80003da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003de:	fab3 f783 	clz	r7, r3
 80003e2:	2f00      	cmp	r7, #0
 80003e4:	d147      	bne.n	8000476 <__udivmoddi4+0x156>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d302      	bcc.n	80003f0 <__udivmoddi4+0xd0>
 80003ea:	4282      	cmp	r2, r0
 80003ec:	f200 80fa 	bhi.w	80005e4 <__udivmoddi4+0x2c4>
 80003f0:	1a84      	subs	r4, r0, r2
 80003f2:	eb61 0303 	sbc.w	r3, r1, r3
 80003f6:	2001      	movs	r0, #1
 80003f8:	4698      	mov	r8, r3
 80003fa:	2e00      	cmp	r6, #0
 80003fc:	d0e0      	beq.n	80003c0 <__udivmoddi4+0xa0>
 80003fe:	e9c6 4800 	strd	r4, r8, [r6]
 8000402:	e7dd      	b.n	80003c0 <__udivmoddi4+0xa0>
 8000404:	b902      	cbnz	r2, 8000408 <__udivmoddi4+0xe8>
 8000406:	deff      	udf	#255	; 0xff
 8000408:	fab2 f282 	clz	r2, r2
 800040c:	2a00      	cmp	r2, #0
 800040e:	f040 808f 	bne.w	8000530 <__udivmoddi4+0x210>
 8000412:	1b49      	subs	r1, r1, r5
 8000414:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000418:	fa1f f885 	uxth.w	r8, r5
 800041c:	2701      	movs	r7, #1
 800041e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000422:	0c23      	lsrs	r3, r4, #16
 8000424:	fb0e 111c 	mls	r1, lr, ip, r1
 8000428:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042c:	fb08 f10c 	mul.w	r1, r8, ip
 8000430:	4299      	cmp	r1, r3
 8000432:	d907      	bls.n	8000444 <__udivmoddi4+0x124>
 8000434:	18eb      	adds	r3, r5, r3
 8000436:	f10c 30ff 	add.w	r0, ip, #4294967295
 800043a:	d202      	bcs.n	8000442 <__udivmoddi4+0x122>
 800043c:	4299      	cmp	r1, r3
 800043e:	f200 80cd 	bhi.w	80005dc <__udivmoddi4+0x2bc>
 8000442:	4684      	mov	ip, r0
 8000444:	1a59      	subs	r1, r3, r1
 8000446:	b2a3      	uxth	r3, r4
 8000448:	fbb1 f0fe 	udiv	r0, r1, lr
 800044c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000450:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000454:	fb08 f800 	mul.w	r8, r8, r0
 8000458:	45a0      	cmp	r8, r4
 800045a:	d907      	bls.n	800046c <__udivmoddi4+0x14c>
 800045c:	192c      	adds	r4, r5, r4
 800045e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000462:	d202      	bcs.n	800046a <__udivmoddi4+0x14a>
 8000464:	45a0      	cmp	r8, r4
 8000466:	f200 80b6 	bhi.w	80005d6 <__udivmoddi4+0x2b6>
 800046a:	4618      	mov	r0, r3
 800046c:	eba4 0408 	sub.w	r4, r4, r8
 8000470:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000474:	e79f      	b.n	80003b6 <__udivmoddi4+0x96>
 8000476:	f1c7 0c20 	rsb	ip, r7, #32
 800047a:	40bb      	lsls	r3, r7
 800047c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000480:	ea4e 0e03 	orr.w	lr, lr, r3
 8000484:	fa01 f407 	lsl.w	r4, r1, r7
 8000488:	fa20 f50c 	lsr.w	r5, r0, ip
 800048c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000490:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000494:	4325      	orrs	r5, r4
 8000496:	fbb3 f9f8 	udiv	r9, r3, r8
 800049a:	0c2c      	lsrs	r4, r5, #16
 800049c:	fb08 3319 	mls	r3, r8, r9, r3
 80004a0:	fa1f fa8e 	uxth.w	sl, lr
 80004a4:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80004a8:	fb09 f40a 	mul.w	r4, r9, sl
 80004ac:	429c      	cmp	r4, r3
 80004ae:	fa02 f207 	lsl.w	r2, r2, r7
 80004b2:	fa00 f107 	lsl.w	r1, r0, r7
 80004b6:	d90b      	bls.n	80004d0 <__udivmoddi4+0x1b0>
 80004b8:	eb1e 0303 	adds.w	r3, lr, r3
 80004bc:	f109 30ff 	add.w	r0, r9, #4294967295
 80004c0:	f080 8087 	bcs.w	80005d2 <__udivmoddi4+0x2b2>
 80004c4:	429c      	cmp	r4, r3
 80004c6:	f240 8084 	bls.w	80005d2 <__udivmoddi4+0x2b2>
 80004ca:	f1a9 0902 	sub.w	r9, r9, #2
 80004ce:	4473      	add	r3, lr
 80004d0:	1b1b      	subs	r3, r3, r4
 80004d2:	b2ad      	uxth	r5, r5
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3310 	mls	r3, r8, r0, r3
 80004dc:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80004e0:	fb00 fa0a 	mul.w	sl, r0, sl
 80004e4:	45a2      	cmp	sl, r4
 80004e6:	d908      	bls.n	80004fa <__udivmoddi4+0x1da>
 80004e8:	eb1e 0404 	adds.w	r4, lr, r4
 80004ec:	f100 33ff 	add.w	r3, r0, #4294967295
 80004f0:	d26b      	bcs.n	80005ca <__udivmoddi4+0x2aa>
 80004f2:	45a2      	cmp	sl, r4
 80004f4:	d969      	bls.n	80005ca <__udivmoddi4+0x2aa>
 80004f6:	3802      	subs	r0, #2
 80004f8:	4474      	add	r4, lr
 80004fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004fe:	fba0 8902 	umull	r8, r9, r0, r2
 8000502:	eba4 040a 	sub.w	r4, r4, sl
 8000506:	454c      	cmp	r4, r9
 8000508:	46c2      	mov	sl, r8
 800050a:	464b      	mov	r3, r9
 800050c:	d354      	bcc.n	80005b8 <__udivmoddi4+0x298>
 800050e:	d051      	beq.n	80005b4 <__udivmoddi4+0x294>
 8000510:	2e00      	cmp	r6, #0
 8000512:	d069      	beq.n	80005e8 <__udivmoddi4+0x2c8>
 8000514:	ebb1 050a 	subs.w	r5, r1, sl
 8000518:	eb64 0403 	sbc.w	r4, r4, r3
 800051c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000520:	40fd      	lsrs	r5, r7
 8000522:	40fc      	lsrs	r4, r7
 8000524:	ea4c 0505 	orr.w	r5, ip, r5
 8000528:	e9c6 5400 	strd	r5, r4, [r6]
 800052c:	2700      	movs	r7, #0
 800052e:	e747      	b.n	80003c0 <__udivmoddi4+0xa0>
 8000530:	f1c2 0320 	rsb	r3, r2, #32
 8000534:	fa20 f703 	lsr.w	r7, r0, r3
 8000538:	4095      	lsls	r5, r2
 800053a:	fa01 f002 	lsl.w	r0, r1, r2
 800053e:	fa21 f303 	lsr.w	r3, r1, r3
 8000542:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000546:	4338      	orrs	r0, r7
 8000548:	0c01      	lsrs	r1, r0, #16
 800054a:	fbb3 f7fe 	udiv	r7, r3, lr
 800054e:	fa1f f885 	uxth.w	r8, r5
 8000552:	fb0e 3317 	mls	r3, lr, r7, r3
 8000556:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800055a:	fb07 f308 	mul.w	r3, r7, r8
 800055e:	428b      	cmp	r3, r1
 8000560:	fa04 f402 	lsl.w	r4, r4, r2
 8000564:	d907      	bls.n	8000576 <__udivmoddi4+0x256>
 8000566:	1869      	adds	r1, r5, r1
 8000568:	f107 3cff 	add.w	ip, r7, #4294967295
 800056c:	d22f      	bcs.n	80005ce <__udivmoddi4+0x2ae>
 800056e:	428b      	cmp	r3, r1
 8000570:	d92d      	bls.n	80005ce <__udivmoddi4+0x2ae>
 8000572:	3f02      	subs	r7, #2
 8000574:	4429      	add	r1, r5
 8000576:	1acb      	subs	r3, r1, r3
 8000578:	b281      	uxth	r1, r0
 800057a:	fbb3 f0fe 	udiv	r0, r3, lr
 800057e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000582:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000586:	fb00 f308 	mul.w	r3, r0, r8
 800058a:	428b      	cmp	r3, r1
 800058c:	d907      	bls.n	800059e <__udivmoddi4+0x27e>
 800058e:	1869      	adds	r1, r5, r1
 8000590:	f100 3cff 	add.w	ip, r0, #4294967295
 8000594:	d217      	bcs.n	80005c6 <__udivmoddi4+0x2a6>
 8000596:	428b      	cmp	r3, r1
 8000598:	d915      	bls.n	80005c6 <__udivmoddi4+0x2a6>
 800059a:	3802      	subs	r0, #2
 800059c:	4429      	add	r1, r5
 800059e:	1ac9      	subs	r1, r1, r3
 80005a0:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80005a4:	e73b      	b.n	800041e <__udivmoddi4+0xfe>
 80005a6:	4637      	mov	r7, r6
 80005a8:	4630      	mov	r0, r6
 80005aa:	e709      	b.n	80003c0 <__udivmoddi4+0xa0>
 80005ac:	4607      	mov	r7, r0
 80005ae:	e6e7      	b.n	8000380 <__udivmoddi4+0x60>
 80005b0:	4618      	mov	r0, r3
 80005b2:	e6fb      	b.n	80003ac <__udivmoddi4+0x8c>
 80005b4:	4541      	cmp	r1, r8
 80005b6:	d2ab      	bcs.n	8000510 <__udivmoddi4+0x1f0>
 80005b8:	ebb8 0a02 	subs.w	sl, r8, r2
 80005bc:	eb69 020e 	sbc.w	r2, r9, lr
 80005c0:	3801      	subs	r0, #1
 80005c2:	4613      	mov	r3, r2
 80005c4:	e7a4      	b.n	8000510 <__udivmoddi4+0x1f0>
 80005c6:	4660      	mov	r0, ip
 80005c8:	e7e9      	b.n	800059e <__udivmoddi4+0x27e>
 80005ca:	4618      	mov	r0, r3
 80005cc:	e795      	b.n	80004fa <__udivmoddi4+0x1da>
 80005ce:	4667      	mov	r7, ip
 80005d0:	e7d1      	b.n	8000576 <__udivmoddi4+0x256>
 80005d2:	4681      	mov	r9, r0
 80005d4:	e77c      	b.n	80004d0 <__udivmoddi4+0x1b0>
 80005d6:	3802      	subs	r0, #2
 80005d8:	442c      	add	r4, r5
 80005da:	e747      	b.n	800046c <__udivmoddi4+0x14c>
 80005dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e0:	442b      	add	r3, r5
 80005e2:	e72f      	b.n	8000444 <__udivmoddi4+0x124>
 80005e4:	4638      	mov	r0, r7
 80005e6:	e708      	b.n	80003fa <__udivmoddi4+0xda>
 80005e8:	4637      	mov	r7, r6
 80005ea:	e6e9      	b.n	80003c0 <__udivmoddi4+0xa0>

080005ec <__aeabi_idiv0>:
 80005ec:	4770      	bx	lr
 80005ee:	bf00      	nop

080005f0 <bma4_init>:
 *  Call this API before using all other APIs.
 *  This API reads the chip-id of the sensor which is the first step to
 *  verify the sensor and also it configures the read mechanism of SPI and
 *  I2C interface.
 */
int8_t bma4_init(struct bma4_dev *dev) {
 80005f0:	b580      	push	{r7, lr}
 80005f2:	b084      	sub	sp, #16
 80005f4:	af00      	add	r7, sp, #0
 80005f6:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	uint8_t data = 0;
 80005f8:	2300      	movs	r3, #0
 80005fa:	73bb      	strb	r3, [r7, #14]
	uint8_t dummy_read = 0;
 80005fc:	2300      	movs	r3, #0
 80005fe:	737b      	strb	r3, [r7, #13]

	/* NULL pointer check */
	rslt = null_pointer_check(dev);
 8000600:	6878      	ldr	r0, [r7, #4]
 8000602:	f000 ff01 	bl	8001408 <null_pointer_check>
 8000606:	4603      	mov	r3, r0
 8000608:	73fb      	strb	r3, [r7, #15]

	if (rslt == BMA4_OK) {
 800060a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800060e:	2b00      	cmp	r3, #0
 8000610:	d127      	bne.n	8000662 <bma4_init+0x72>
		if (dev->intf == BMA4_SPI_INTF) {
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	7a1b      	ldrb	r3, [r3, #8]
 8000616:	2b00      	cmp	r3, #0
 8000618:	d10c      	bne.n	8000634 <bma4_init+0x44>
			dev->dummy_byte = 1;
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	2201      	movs	r2, #1
 800061e:	72da      	strb	r2, [r3, #11]
			rslt = bma4_read_regs(BMA4_CHIP_ID_ADDR, &dummy_read, 1, dev);
 8000620:	f107 010d 	add.w	r1, r7, #13
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	2201      	movs	r2, #1
 8000628:	2000      	movs	r0, #0
 800062a:	f000 faa4 	bl	8000b76 <bma4_read_regs>
 800062e:	4603      	mov	r3, r0
 8000630:	73fb      	strb	r3, [r7, #15]
 8000632:	e002      	b.n	800063a <bma4_init+0x4a>
		} else {
			dev->dummy_byte = 0;
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	2200      	movs	r2, #0
 8000638:	72da      	strb	r2, [r3, #11]
		}

		if (rslt == BMA4_OK) {
 800063a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800063e:	2b00      	cmp	r3, #0
 8000640:	d10f      	bne.n	8000662 <bma4_init+0x72>
			rslt = bma4_read_regs(BMA4_CHIP_ID_ADDR, &data, 1, dev);
 8000642:	f107 010e 	add.w	r1, r7, #14
 8000646:	687b      	ldr	r3, [r7, #4]
 8000648:	2201      	movs	r2, #1
 800064a:	2000      	movs	r0, #0
 800064c:	f000 fa93 	bl	8000b76 <bma4_read_regs>
 8000650:	4603      	mov	r3, r0
 8000652:	73fb      	strb	r3, [r7, #15]
			if (rslt == BMA4_OK) {
 8000654:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000658:	2b00      	cmp	r3, #0
 800065a:	d102      	bne.n	8000662 <bma4_init+0x72>
				/* Assign Chip Id */
				dev->chip_id = data;
 800065c:	7bba      	ldrb	r2, [r7, #14]
 800065e:	687b      	ldr	r3, [r7, #4]
 8000660:	701a      	strb	r2, [r3, #0]
			}
		}
	}

	return rslt;
 8000662:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000666:	4618      	mov	r0, r3
 8000668:	3710      	adds	r7, #16
 800066a:	46bd      	mov	sp, r7
 800066c:	bd80      	pop	{r7, pc}

0800066e <bma4_write_config_file>:

/*!
 *  @brief This API is used to write the binary configuration in the sensor
 */
int8_t bma4_write_config_file(struct bma4_dev *dev) {
 800066e:	b580      	push	{r7, lr}
 8000670:	b084      	sub	sp, #16
 8000672:	af00      	add	r7, sp, #0
 8000674:	6078      	str	r0, [r7, #4]
	int8_t rslt;

	/* Config loading disable*/
	uint8_t config_load = 0;
 8000676:	2300      	movs	r3, #0
 8000678:	72fb      	strb	r3, [r7, #11]
	uint16_t index = 0;
 800067a:	2300      	movs	r3, #0
 800067c:	81bb      	strh	r3, [r7, #12]
	uint8_t config_stream_status = 0;
 800067e:	2300      	movs	r3, #0
 8000680:	72bb      	strb	r3, [r7, #10]

	/* Disable advanced power save */
	rslt = bma4_set_advance_power_save(BMA4_DISABLE, dev);
 8000682:	6879      	ldr	r1, [r7, #4]
 8000684:	2000      	movs	r0, #0
 8000686:	f000 fd16 	bl	80010b6 <bma4_set_advance_power_save>
 800068a:	4603      	mov	r3, r0
 800068c:	73fb      	strb	r3, [r7, #15]

	/* Wait for sensor time synchronization. Refer the data-sheet for
	 * more information
	 */
	dev->delay_us(450, dev->intf_ptr);
 800068e:	687b      	ldr	r3, [r7, #4]
 8000690:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000692:	687a      	ldr	r2, [r7, #4]
 8000694:	6852      	ldr	r2, [r2, #4]
 8000696:	4611      	mov	r1, r2
 8000698:	f44f 70e1 	mov.w	r0, #450	; 0x1c2
 800069c:	4798      	blx	r3
	if (rslt == BMA4_OK) {
 800069e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	d161      	bne.n	800076a <bma4_write_config_file+0xfc>
		/* Disable config loading*/
		rslt = bma4_write_regs(BMA4_INIT_CTRL_ADDR, &config_load, 1, dev);
 80006a6:	f107 010b 	add.w	r1, r7, #11
 80006aa:	687b      	ldr	r3, [r7, #4]
 80006ac:	2201      	movs	r2, #1
 80006ae:	2059      	movs	r0, #89	; 0x59
 80006b0:	f000 f861 	bl	8000776 <bma4_write_regs>
 80006b4:	4603      	mov	r3, r0
 80006b6:	73fb      	strb	r3, [r7, #15]

		if (rslt == BMA4_OK) {
 80006b8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80006bc:	2b00      	cmp	r3, #0
 80006be:	d154      	bne.n	800076a <bma4_write_config_file+0xfc>
			/* Write the config stream */
			//printf("TEST devconfig size %d read_write_len %d \r\n", dev->config_size, dev->read_write_len);
			for (index = 0; index < dev->config_size;
 80006c0:	2300      	movs	r3, #0
 80006c2:	81bb      	strh	r3, [r7, #12]
 80006c4:	e00f      	b.n	80006e6 <bma4_write_config_file+0x78>
					index += dev->read_write_len) {
				rslt = stream_transfer_write((dev->config_file_ptr + index),
 80006c6:	687b      	ldr	r3, [r7, #4]
 80006c8:	691a      	ldr	r2, [r3, #16]
 80006ca:	89bb      	ldrh	r3, [r7, #12]
 80006cc:	4413      	add	r3, r2
 80006ce:	89b9      	ldrh	r1, [r7, #12]
 80006d0:	687a      	ldr	r2, [r7, #4]
 80006d2:	4618      	mov	r0, r3
 80006d4:	f000 fe47 	bl	8001366 <stream_transfer_write>
 80006d8:	4603      	mov	r3, r0
 80006da:	73fb      	strb	r3, [r7, #15]
					index += dev->read_write_len) {
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	8a9a      	ldrh	r2, [r3, #20]
 80006e0:	89bb      	ldrh	r3, [r7, #12]
 80006e2:	4413      	add	r3, r2
 80006e4:	81bb      	strh	r3, [r7, #12]
			for (index = 0; index < dev->config_size;
 80006e6:	687b      	ldr	r3, [r7, #4]
 80006e8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80006ea:	89ba      	ldrh	r2, [r7, #12]
 80006ec:	429a      	cmp	r2, r3
 80006ee:	d3ea      	bcc.n	80006c6 <bma4_write_config_file+0x58>
						index, dev);
			}

			if (rslt == BMA4_OK) {
 80006f0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80006f4:	2b00      	cmp	r3, #0
 80006f6:	d138      	bne.n	800076a <bma4_write_config_file+0xfc>
				/* Enable config loading and FIFO mode */
				config_load = 0x01;
 80006f8:	2301      	movs	r3, #1
 80006fa:	72fb      	strb	r3, [r7, #11]
				rslt = bma4_write_regs(BMA4_INIT_CTRL_ADDR, &config_load, 1,
 80006fc:	f107 010b 	add.w	r1, r7, #11
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	2201      	movs	r2, #1
 8000704:	2059      	movs	r0, #89	; 0x59
 8000706:	f000 f836 	bl	8000776 <bma4_write_regs>
 800070a:	4603      	mov	r3, r0
 800070c:	73fb      	strb	r3, [r7, #15]
						dev);

				if (rslt == BMA4_OK) {
 800070e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000712:	2b00      	cmp	r3, #0
 8000714:	d129      	bne.n	800076a <bma4_write_config_file+0xfc>
					/* Wait till ASIC is initialized. Refer the data-sheet for
					 * more information
					 */
					//dev->delay_us(BMA4_MS_TO_US(150), dev->intf_ptr);
					osDelay(140);
 8000716:	208c      	movs	r0, #140	; 0x8c
 8000718:	f009 f8da 	bl	80098d0 <osDelay>
					/* Read the status of config stream operation */
					rslt = bma4_read_regs(BMA4_INTERNAL_STAT,
 800071c:	f107 010a 	add.w	r1, r7, #10
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	2201      	movs	r2, #1
 8000724:	202a      	movs	r0, #42	; 0x2a
 8000726:	f000 fa26 	bl	8000b76 <bma4_read_regs>
 800072a:	4603      	mov	r3, r0
 800072c:	73fb      	strb	r3, [r7, #15]
							&config_stream_status, 1, dev);
					config_stream_status = config_stream_status
							& BMA4_CONFIG_STREAM_MESSAGE_MSK;
 800072e:	7abb      	ldrb	r3, [r7, #10]
 8000730:	f003 030f 	and.w	r3, r3, #15
 8000734:	b2db      	uxtb	r3, r3
					config_stream_status = config_stream_status
 8000736:	72bb      	strb	r3, [r7, #10]

					if (rslt == BMA4_OK) {
 8000738:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800073c:	2b00      	cmp	r3, #0
 800073e:	d114      	bne.n	800076a <bma4_write_config_file+0xfc>
						if (config_stream_status != BMA4_ASIC_INITIALIZED) {
 8000740:	7abb      	ldrb	r3, [r7, #10]
 8000742:	2b01      	cmp	r3, #1
 8000744:	d002      	beq.n	800074c <bma4_write_config_file+0xde>
							rslt = BMA4_E_CONFIG_STREAM_ERROR;
 8000746:	23fb      	movs	r3, #251	; 0xfb
 8000748:	73fb      	strb	r3, [r7, #15]
 800074a:	e00e      	b.n	800076a <bma4_write_config_file+0xfc>
						} else {
							/* Enable advanced power save */
							rslt = bma4_set_advance_power_save(BMA4_ENABLE,
 800074c:	6879      	ldr	r1, [r7, #4]
 800074e:	2001      	movs	r0, #1
 8000750:	f000 fcb1 	bl	80010b6 <bma4_set_advance_power_save>
 8000754:	4603      	mov	r3, r0
 8000756:	73fb      	strb	r3, [r7, #15]
									dev);
							if (rslt == BMA4_OK) {
 8000758:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800075c:	2b00      	cmp	r3, #0
 800075e:	d104      	bne.n	800076a <bma4_write_config_file+0xfc>
								rslt = get_feature_config_start_addr(dev);
 8000760:	6878      	ldr	r0, [r7, #4]
 8000762:	f000 f939 	bl	80009d8 <get_feature_config_start_addr>
 8000766:	4603      	mov	r3, r0
 8000768:	73fb      	strb	r3, [r7, #15]
				}
			}
		}
	}

	return rslt;
 800076a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800076e:	4618      	mov	r0, r3
 8000770:	3710      	adds	r7, #16
 8000772:	46bd      	mov	sp, r7
 8000774:	bd80      	pop	{r7, pc}

08000776 <bma4_write_regs>:
/*!
 *  @brief This API checks whether the write operation requested is for feature
 *  config or register write and accordingly writes the data in the sensor.
 */
int8_t bma4_write_regs(uint8_t addr, const uint8_t *data, uint32_t len,
		struct bma4_dev *dev) {
 8000776:	b580      	push	{r7, lr}
 8000778:	b088      	sub	sp, #32
 800077a:	af00      	add	r7, sp, #0
 800077c:	60b9      	str	r1, [r7, #8]
 800077e:	607a      	str	r2, [r7, #4]
 8000780:	603b      	str	r3, [r7, #0]
 8000782:	4603      	mov	r3, r0
 8000784:	73fb      	strb	r3, [r7, #15]
	uint8_t i;
	uint32_t loop_count;
	uint16_t overflow;
	uint16_t index;
	int8_t rslt;
	uint8_t adv_pwr_save = 0;
 8000786:	2300      	movs	r3, #0
 8000788:	747b      	strb	r3, [r7, #17]

	/* Check the dev structure as NULL */
	rslt = null_pointer_check(dev);
 800078a:	6838      	ldr	r0, [r7, #0]
 800078c:	f000 fe3c 	bl	8001408 <null_pointer_check>
 8000790:	4603      	mov	r3, r0
 8000792:	76fb      	strb	r3, [r7, #27]

	if ((rslt == BMA4_OK) && (data != NULL)) {
 8000794:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8000798:	2b00      	cmp	r3, #0
 800079a:	f040 80c5 	bne.w	8000928 <bma4_write_regs+0x1b2>
 800079e:	68bb      	ldr	r3, [r7, #8]
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	f000 80c1 	beq.w	8000928 <bma4_write_regs+0x1b2>
		if (addr == BMA4_FEATURE_CONFIG_ADDR) {
 80007a6:	7bfb      	ldrb	r3, [r7, #15]
 80007a8:	2b5e      	cmp	r3, #94	; 0x5e
 80007aa:	f040 80b4 	bne.w	8000916 <bma4_write_regs+0x1a0>
			/* Disable APS if enabled before writing the feature
			 * config register
			 */
			rslt = bma4_get_advance_power_save(&adv_pwr_save, dev);
 80007ae:	f107 0311 	add.w	r3, r7, #17
 80007b2:	6839      	ldr	r1, [r7, #0]
 80007b4:	4618      	mov	r0, r3
 80007b6:	f000 fcb9 	bl	800112c <bma4_get_advance_power_save>
 80007ba:	4603      	mov	r3, r0
 80007bc:	76fb      	strb	r3, [r7, #27]
			if ((adv_pwr_save == BMA4_ENABLE) && (rslt == BMA4_OK)) {
 80007be:	7c7b      	ldrb	r3, [r7, #17]
 80007c0:	2b01      	cmp	r3, #1
 80007c2:	d111      	bne.n	80007e8 <bma4_write_regs+0x72>
 80007c4:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80007c8:	2b00      	cmp	r3, #0
 80007ca:	d10d      	bne.n	80007e8 <bma4_write_regs+0x72>
				rslt = bma4_set_advance_power_save(BMA4_DISABLE, dev);
 80007cc:	6839      	ldr	r1, [r7, #0]
 80007ce:	2000      	movs	r0, #0
 80007d0:	f000 fc71 	bl	80010b6 <bma4_set_advance_power_save>
 80007d4:	4603      	mov	r3, r0
 80007d6:	76fb      	strb	r3, [r7, #27]

				/* Wait for sensor time synchronization. Refer
				 * the data-sheet for more information
				 */
				dev->delay_us(450, dev->intf_ptr);
 80007d8:	683b      	ldr	r3, [r7, #0]
 80007da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80007dc:	683a      	ldr	r2, [r7, #0]
 80007de:	6852      	ldr	r2, [r2, #4]
 80007e0:	4611      	mov	r1, r2
 80007e2:	f44f 70e1 	mov.w	r0, #450	; 0x1c2
 80007e6:	4798      	blx	r3
			}

			if (((len % 2) == 0) && (len <= dev->feature_len)
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	f003 0301 	and.w	r3, r3, #1
 80007ee:	2b00      	cmp	r3, #0
 80007f0:	d177      	bne.n	80008e2 <bma4_write_regs+0x16c>
 80007f2:	683b      	ldr	r3, [r7, #0]
 80007f4:	7d9b      	ldrb	r3, [r3, #22]
 80007f6:	461a      	mov	r2, r3
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	4293      	cmp	r3, r2
 80007fc:	d871      	bhi.n	80008e2 <bma4_write_regs+0x16c>
					&& (rslt == BMA4_OK)) {
 80007fe:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8000802:	2b00      	cmp	r3, #0
 8000804:	d16d      	bne.n	80008e2 <bma4_write_regs+0x16c>
				if (dev->read_write_len < len) {
 8000806:	683b      	ldr	r3, [r7, #0]
 8000808:	8a9b      	ldrh	r3, [r3, #20]
 800080a:	461a      	mov	r2, r3
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	4293      	cmp	r3, r2
 8000810:	d95e      	bls.n	80008d0 <bma4_write_regs+0x15a>
					/* Calculate the no of writes to be
					 * performed according to the read/write
					 * length
					 */
					loop_count = len / dev->read_write_len;
 8000812:	683b      	ldr	r3, [r7, #0]
 8000814:	8a9b      	ldrh	r3, [r3, #20]
 8000816:	461a      	mov	r2, r3
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	fbb3 f3f2 	udiv	r3, r3, r2
 800081e:	617b      	str	r3, [r7, #20]
					overflow = len % dev->read_write_len;
 8000820:	683b      	ldr	r3, [r7, #0]
 8000822:	8a9b      	ldrh	r3, [r3, #20]
 8000824:	461a      	mov	r2, r3
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	fbb3 f1f2 	udiv	r1, r3, r2
 800082c:	fb02 f201 	mul.w	r2, r2, r1
 8000830:	1a9b      	subs	r3, r3, r2
 8000832:	827b      	strh	r3, [r7, #18]
					index = 0;
 8000834:	2300      	movs	r3, #0
 8000836:	83bb      	strh	r3, [r7, #28]
					rslt = set_feature_config_start_addr(dev);
 8000838:	6838      	ldr	r0, [r7, #0]
 800083a:	f000 f907 	bl	8000a4c <set_feature_config_start_addr>
 800083e:	4603      	mov	r3, r0
 8000840:	76fb      	strb	r3, [r7, #27]
					if (rslt == BMA4_OK) {
 8000842:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8000846:	2b00      	cmp	r3, #0
 8000848:	d14e      	bne.n	80008e8 <bma4_write_regs+0x172>
						for (i = 0; i < loop_count; i++) {
 800084a:	2300      	movs	r3, #0
 800084c:	77fb      	strb	r3, [r7, #31]
 800084e:	e020      	b.n	8000892 <bma4_write_regs+0x11c>
							rslt = write_regs(BMA4_FEATURE_CONFIG_ADDR,
 8000850:	8bbb      	ldrh	r3, [r7, #28]
 8000852:	68ba      	ldr	r2, [r7, #8]
 8000854:	18d1      	adds	r1, r2, r3
									data + index, dev->read_write_len, dev);
 8000856:	683b      	ldr	r3, [r7, #0]
 8000858:	8a9b      	ldrh	r3, [r3, #20]
							rslt = write_regs(BMA4_FEATURE_CONFIG_ADDR,
 800085a:	461a      	mov	r2, r3
 800085c:	683b      	ldr	r3, [r7, #0]
 800085e:	205e      	movs	r0, #94	; 0x5e
 8000860:	f000 f86c 	bl	800093c <write_regs>
 8000864:	4603      	mov	r3, r0
 8000866:	76fb      	strb	r3, [r7, #27]
							if (rslt == BMA4_OK) {
 8000868:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800086c:	2b00      	cmp	r3, #0
 800086e:	d10d      	bne.n	800088c <bma4_write_regs+0x116>
								rslt = increment_feature_config_addr(dev);
 8000870:	6838      	ldr	r0, [r7, #0]
 8000872:	f000 f916 	bl	8000aa2 <increment_feature_config_addr>
 8000876:	4603      	mov	r3, r0
 8000878:	76fb      	strb	r3, [r7, #27]
								if (rslt == BMA4_OK) {
 800087a:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800087e:	2b00      	cmp	r3, #0
 8000880:	d104      	bne.n	800088c <bma4_write_regs+0x116>
									index = index + dev->read_write_len;
 8000882:	683b      	ldr	r3, [r7, #0]
 8000884:	8a9a      	ldrh	r2, [r3, #20]
 8000886:	8bbb      	ldrh	r3, [r7, #28]
 8000888:	4413      	add	r3, r2
 800088a:	83bb      	strh	r3, [r7, #28]
						for (i = 0; i < loop_count; i++) {
 800088c:	7ffb      	ldrb	r3, [r7, #31]
 800088e:	3301      	adds	r3, #1
 8000890:	77fb      	strb	r3, [r7, #31]
 8000892:	7ffb      	ldrb	r3, [r7, #31]
 8000894:	697a      	ldr	r2, [r7, #20]
 8000896:	429a      	cmp	r2, r3
 8000898:	d8da      	bhi.n	8000850 <bma4_write_regs+0xda>
								}
							}
						}

						if ((overflow) && (rslt == BMA4_OK)) {
 800089a:	8a7b      	ldrh	r3, [r7, #18]
 800089c:	2b00      	cmp	r3, #0
 800089e:	d00d      	beq.n	80008bc <bma4_write_regs+0x146>
 80008a0:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80008a4:	2b00      	cmp	r3, #0
 80008a6:	d109      	bne.n	80008bc <bma4_write_regs+0x146>
							rslt = write_regs(BMA4_FEATURE_CONFIG_ADDR,
 80008a8:	8bbb      	ldrh	r3, [r7, #28]
 80008aa:	68ba      	ldr	r2, [r7, #8]
 80008ac:	18d1      	adds	r1, r2, r3
 80008ae:	8a7a      	ldrh	r2, [r7, #18]
 80008b0:	683b      	ldr	r3, [r7, #0]
 80008b2:	205e      	movs	r0, #94	; 0x5e
 80008b4:	f000 f842 	bl	800093c <write_regs>
 80008b8:	4603      	mov	r3, r0
 80008ba:	76fb      	strb	r3, [r7, #27]
									data + index, overflow, dev);
						}

						if (rslt == BMA4_OK) {
 80008bc:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80008c0:	2b00      	cmp	r3, #0
 80008c2:	d111      	bne.n	80008e8 <bma4_write_regs+0x172>
							rslt = set_feature_config_start_addr(dev);
 80008c4:	6838      	ldr	r0, [r7, #0]
 80008c6:	f000 f8c1 	bl	8000a4c <set_feature_config_start_addr>
 80008ca:	4603      	mov	r3, r0
 80008cc:	76fb      	strb	r3, [r7, #27]
				if (dev->read_write_len < len) {
 80008ce:	e00b      	b.n	80008e8 <bma4_write_regs+0x172>
						}
					}
				} else {
					rslt = write_regs(BMA4_FEATURE_CONFIG_ADDR, data, len, dev);
 80008d0:	683b      	ldr	r3, [r7, #0]
 80008d2:	687a      	ldr	r2, [r7, #4]
 80008d4:	68b9      	ldr	r1, [r7, #8]
 80008d6:	205e      	movs	r0, #94	; 0x5e
 80008d8:	f000 f830 	bl	800093c <write_regs>
 80008dc:	4603      	mov	r3, r0
 80008de:	76fb      	strb	r3, [r7, #27]
				if (dev->read_write_len < len) {
 80008e0:	e002      	b.n	80008e8 <bma4_write_regs+0x172>
				}
			} else {
				rslt = BMA4_E_RD_WR_LENGTH_INVALID;
 80008e2:	23f6      	movs	r3, #246	; 0xf6
 80008e4:	76fb      	strb	r3, [r7, #27]
 80008e6:	e000      	b.n	80008ea <bma4_write_regs+0x174>
				if (dev->read_write_len < len) {
 80008e8:	bf00      	nop
			}

			if (rslt == BMA4_OK) {
 80008ea:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80008ee:	2b00      	cmp	r3, #0
 80008f0:	d11d      	bne.n	800092e <bma4_write_regs+0x1b8>
				/* Enable APS if previously enabled */
				if (adv_pwr_save == BMA4_ENABLE) {
 80008f2:	7c7b      	ldrb	r3, [r7, #17]
 80008f4:	2b01      	cmp	r3, #1
 80008f6:	d11a      	bne.n	800092e <bma4_write_regs+0x1b8>
					rslt = bma4_set_advance_power_save(BMA4_ENABLE, dev);
 80008f8:	6839      	ldr	r1, [r7, #0]
 80008fa:	2001      	movs	r0, #1
 80008fc:	f000 fbdb 	bl	80010b6 <bma4_set_advance_power_save>
 8000900:	4603      	mov	r3, r0
 8000902:	76fb      	strb	r3, [r7, #27]

					/* Wait for sensor time synchronization.
					 * Refer the data-sheet for more
					 * information
					 */
					dev->delay_us(450, dev->intf_ptr);
 8000904:	683b      	ldr	r3, [r7, #0]
 8000906:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000908:	683a      	ldr	r2, [r7, #0]
 800090a:	6852      	ldr	r2, [r2, #4]
 800090c:	4611      	mov	r1, r2
 800090e:	f44f 70e1 	mov.w	r0, #450	; 0x1c2
 8000912:	4798      	blx	r3
		if (addr == BMA4_FEATURE_CONFIG_ADDR) {
 8000914:	e00b      	b.n	800092e <bma4_write_regs+0x1b8>
				}
			}
		} else {
			rslt = write_regs(addr, data, len, dev);
 8000916:	7bf8      	ldrb	r0, [r7, #15]
 8000918:	683b      	ldr	r3, [r7, #0]
 800091a:	687a      	ldr	r2, [r7, #4]
 800091c:	68b9      	ldr	r1, [r7, #8]
 800091e:	f000 f80d 	bl	800093c <write_regs>
 8000922:	4603      	mov	r3, r0
 8000924:	76fb      	strb	r3, [r7, #27]
		if (addr == BMA4_FEATURE_CONFIG_ADDR) {
 8000926:	e002      	b.n	800092e <bma4_write_regs+0x1b8>
		}
	} else {
		rslt = BMA4_E_NULL_PTR;
 8000928:	23ff      	movs	r3, #255	; 0xff
 800092a:	76fb      	strb	r3, [r7, #27]
 800092c:	e000      	b.n	8000930 <bma4_write_regs+0x1ba>
		if (addr == BMA4_FEATURE_CONFIG_ADDR) {
 800092e:	bf00      	nop
	}

	return rslt;
 8000930:	f997 301b 	ldrsb.w	r3, [r7, #27]
}
 8000934:	4618      	mov	r0, r3
 8000936:	3720      	adds	r7, #32
 8000938:	46bd      	mov	sp, r7
 800093a:	bd80      	pop	{r7, pc}

0800093c <write_regs>:
/*!
 *  @brief This API writes the 8-bit data to the given register
 *  in the sensor.
 */
static int8_t write_regs(uint8_t addr, const uint8_t *data, uint32_t len,
		struct bma4_dev *dev) {
 800093c:	b590      	push	{r4, r7, lr}
 800093e:	b087      	sub	sp, #28
 8000940:	af00      	add	r7, sp, #0
 8000942:	60b9      	str	r1, [r7, #8]
 8000944:	607a      	str	r2, [r7, #4]
 8000946:	603b      	str	r3, [r7, #0]
 8000948:	4603      	mov	r3, r0
 800094a:	73fb      	strb	r3, [r7, #15]
	int8_t rslt;

	/* NULL pointer check */
	rslt = null_pointer_check(dev);
 800094c:	6838      	ldr	r0, [r7, #0]
 800094e:	f000 fd5b 	bl	8001408 <null_pointer_check>
 8000952:	4603      	mov	r3, r0
 8000954:	75fb      	strb	r3, [r7, #23]

	if ((rslt == BMA4_OK) && (data != NULL)) {
 8000956:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800095a:	2b00      	cmp	r3, #0
 800095c:	d134      	bne.n	80009c8 <write_regs+0x8c>
 800095e:	68bb      	ldr	r3, [r7, #8]
 8000960:	2b00      	cmp	r3, #0
 8000962:	d031      	beq.n	80009c8 <write_regs+0x8c>
		if (dev->intf == BMA4_SPI_INTF) {
 8000964:	683b      	ldr	r3, [r7, #0]
 8000966:	7a1b      	ldrb	r3, [r3, #8]
 8000968:	2b00      	cmp	r3, #0
 800096a:	d103      	bne.n	8000974 <write_regs+0x38>
			addr = addr & BMA4_SPI_WR_MASK;
 800096c:	7bfb      	ldrb	r3, [r7, #15]
 800096e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000972:	73fb      	strb	r3, [r7, #15]
		}

		/* write data in the register*/
		dev->intf_rslt = dev->bus_write(addr, data, len, dev->intf_ptr);
 8000974:	683b      	ldr	r3, [r7, #0]
 8000976:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8000978:	683b      	ldr	r3, [r7, #0]
 800097a:	685b      	ldr	r3, [r3, #4]
 800097c:	7bf8      	ldrb	r0, [r7, #15]
 800097e:	687a      	ldr	r2, [r7, #4]
 8000980:	68b9      	ldr	r1, [r7, #8]
 8000982:	47a0      	blx	r4
 8000984:	4603      	mov	r3, r0
 8000986:	461a      	mov	r2, r3
 8000988:	683b      	ldr	r3, [r7, #0]
 800098a:	725a      	strb	r2, [r3, #9]

		if (dev->intf_rslt == BMA4_INTF_RET_SUCCESS) {
 800098c:	683b      	ldr	r3, [r7, #0]
 800098e:	f993 3009 	ldrsb.w	r3, [r3, #9]
 8000992:	2b00      	cmp	r3, #0
 8000994:	d115      	bne.n	80009c2 <write_regs+0x86>
			/* After write operation 2us delay is required when device operates in performance mode whereas 450us
			 * is required when the device operates in suspend and low power mode.
			 * NOTE: For more information refer datasheet section 6.6 */
			if (dev->perf_mode_status == BMA4_ENABLE) {
 8000996:	683b      	ldr	r3, [r7, #0]
 8000998:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 800099c:	2b01      	cmp	r3, #1
 800099e:	d107      	bne.n	80009b0 <write_regs+0x74>
				dev->delay_us(2, dev->intf_ptr);
 80009a0:	683b      	ldr	r3, [r7, #0]
 80009a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80009a4:	683a      	ldr	r2, [r7, #0]
 80009a6:	6852      	ldr	r2, [r2, #4]
 80009a8:	4611      	mov	r1, r2
 80009aa:	2002      	movs	r0, #2
 80009ac:	4798      	blx	r3
		if (dev->intf_rslt == BMA4_INTF_RET_SUCCESS) {
 80009ae:	e00d      	b.n	80009cc <write_regs+0x90>
			} else {
				dev->delay_us(450, dev->intf_ptr);
 80009b0:	683b      	ldr	r3, [r7, #0]
 80009b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80009b4:	683a      	ldr	r2, [r7, #0]
 80009b6:	6852      	ldr	r2, [r2, #4]
 80009b8:	4611      	mov	r1, r2
 80009ba:	f44f 70e1 	mov.w	r0, #450	; 0x1c2
 80009be:	4798      	blx	r3
		if (dev->intf_rslt == BMA4_INTF_RET_SUCCESS) {
 80009c0:	e004      	b.n	80009cc <write_regs+0x90>
			}
		} else {
			rslt = BMA4_E_COM_FAIL;
 80009c2:	23fe      	movs	r3, #254	; 0xfe
 80009c4:	75fb      	strb	r3, [r7, #23]
		if (dev->intf_rslt == BMA4_INTF_RET_SUCCESS) {
 80009c6:	e001      	b.n	80009cc <write_regs+0x90>
		}
	} else {
		rslt = BMA4_E_NULL_PTR;
 80009c8:	23ff      	movs	r3, #255	; 0xff
 80009ca:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 80009cc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80009d0:	4618      	mov	r0, r3
 80009d2:	371c      	adds	r7, #28
 80009d4:	46bd      	mov	sp, r7
 80009d6:	bd90      	pop	{r4, r7, pc}

080009d8 <get_feature_config_start_addr>:

/*!
 *  @brief This API sets the feature config. data start address in the sensor.
 */
static int8_t get_feature_config_start_addr(struct bma4_dev *dev) {
 80009d8:	b580      	push	{r7, lr}
 80009da:	b084      	sub	sp, #16
 80009dc:	af00      	add	r7, sp, #0
 80009de:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	uint8_t asic_lsb = 0;
 80009e0:	2300      	movs	r3, #0
 80009e2:	73bb      	strb	r3, [r7, #14]
	uint8_t asic_msb = 0;
 80009e4:	2300      	movs	r3, #0
 80009e6:	737b      	strb	r3, [r7, #13]

	/* NULL pointer check */
	rslt = null_pointer_check(dev);
 80009e8:	6878      	ldr	r0, [r7, #4]
 80009ea:	f000 fd0d 	bl	8001408 <null_pointer_check>
 80009ee:	4603      	mov	r3, r0
 80009f0:	73fb      	strb	r3, [r7, #15]

	if (rslt == BMA4_OK) {
 80009f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80009f6:	2b00      	cmp	r3, #0
 80009f8:	d122      	bne.n	8000a40 <get_feature_config_start_addr+0x68>
		rslt = read_regs(BMA4_RESERVED_REG_5B_ADDR, &asic_lsb, 1, dev);
 80009fa:	f107 010e 	add.w	r1, r7, #14
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	2201      	movs	r2, #1
 8000a02:	205b      	movs	r0, #91	; 0x5b
 8000a04:	f000 f992 	bl	8000d2c <read_regs>
 8000a08:	4603      	mov	r3, r0
 8000a0a:	73fb      	strb	r3, [r7, #15]
		if (rslt == BMA4_OK) {
 8000a0c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a10:	2b00      	cmp	r3, #0
 8000a12:	d108      	bne.n	8000a26 <get_feature_config_start_addr+0x4e>
			rslt = read_regs(BMA4_RESERVED_REG_5C_ADDR, &asic_msb, 1, dev);
 8000a14:	f107 010d 	add.w	r1, r7, #13
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	2201      	movs	r2, #1
 8000a1c:	205c      	movs	r0, #92	; 0x5c
 8000a1e:	f000 f985 	bl	8000d2c <read_regs>
 8000a22:	4603      	mov	r3, r0
 8000a24:	73fb      	strb	r3, [r7, #15]
		}

		if (rslt == BMA4_OK) {
 8000a26:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a2a:	2b00      	cmp	r3, #0
 8000a2c:	d108      	bne.n	8000a40 <get_feature_config_start_addr+0x68>
			/* Store asic info in dev structure */
			dev->asic_data.asic_lsb = asic_lsb & 0x0F;
 8000a2e:	7bbb      	ldrb	r3, [r7, #14]
 8000a30:	f003 030f 	and.w	r3, r3, #15
 8000a34:	b2da      	uxtb	r2, r3
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	75da      	strb	r2, [r3, #23]
			dev->asic_data.asic_msb = asic_msb;
 8000a3a:	7b7a      	ldrb	r2, [r7, #13]
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	761a      	strb	r2, [r3, #24]
		}
	}

	return rslt;
 8000a40:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000a44:	4618      	mov	r0, r3
 8000a46:	3710      	adds	r7, #16
 8000a48:	46bd      	mov	sp, r7
 8000a4a:	bd80      	pop	{r7, pc}

08000a4c <set_feature_config_start_addr>:

/*!
 *  @brief This API sets the feature config. data start address in the sensor.
 */
static int8_t set_feature_config_start_addr(struct bma4_dev *dev) {
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	b084      	sub	sp, #16
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	6078      	str	r0, [r7, #4]
	int8_t rslt;

	/* NULL pointer check */
	rslt = null_pointer_check(dev);
 8000a54:	6878      	ldr	r0, [r7, #4]
 8000a56:	f000 fcd7 	bl	8001408 <null_pointer_check>
 8000a5a:	4603      	mov	r3, r0
 8000a5c:	73fb      	strb	r3, [r7, #15]

	if (rslt == BMA4_OK) {
 8000a5e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a62:	2b00      	cmp	r3, #0
 8000a64:	d117      	bne.n	8000a96 <set_feature_config_start_addr+0x4a>
		rslt = write_regs(BMA4_RESERVED_REG_5B_ADDR, &dev->asic_data.asic_lsb,
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	f103 0117 	add.w	r1, r3, #23
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	2201      	movs	r2, #1
 8000a70:	205b      	movs	r0, #91	; 0x5b
 8000a72:	f7ff ff63 	bl	800093c <write_regs>
 8000a76:	4603      	mov	r3, r0
 8000a78:	73fb      	strb	r3, [r7, #15]
				1, dev);
		if (rslt == BMA4_OK) {
 8000a7a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	d109      	bne.n	8000a96 <set_feature_config_start_addr+0x4a>
			rslt = write_regs(BMA4_RESERVED_REG_5C_ADDR,
					&dev->asic_data.asic_msb, 1, dev);
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	f103 0118 	add.w	r1, r3, #24
			rslt = write_regs(BMA4_RESERVED_REG_5C_ADDR,
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	2201      	movs	r2, #1
 8000a8c:	205c      	movs	r0, #92	; 0x5c
 8000a8e:	f7ff ff55 	bl	800093c <write_regs>
 8000a92:	4603      	mov	r3, r0
 8000a94:	73fb      	strb	r3, [r7, #15]
		}
	}

	return rslt;
 8000a96:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000a9a:	4618      	mov	r0, r3
 8000a9c:	3710      	adds	r7, #16
 8000a9e:	46bd      	mov	sp, r7
 8000aa0:	bd80      	pop	{r7, pc}

08000aa2 <increment_feature_config_addr>:

/*!
 *  @brief This API increments the feature config. data address according to the user
 *  provided read/write length in the dev structure.
 */
static int8_t increment_feature_config_addr(struct bma4_dev *dev) {
 8000aa2:	b580      	push	{r7, lr}
 8000aa4:	b084      	sub	sp, #16
 8000aa6:	af00      	add	r7, sp, #0
 8000aa8:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	uint16_t asic_addr;
	uint8_t asic_lsb = 0;
 8000aaa:	2300      	movs	r3, #0
 8000aac:	72fb      	strb	r3, [r7, #11]
	uint8_t asic_msb = 0;
 8000aae:	2300      	movs	r3, #0
 8000ab0:	72bb      	strb	r3, [r7, #10]

	/* NULL pointer check */
	rslt = null_pointer_check(dev);
 8000ab2:	6878      	ldr	r0, [r7, #4]
 8000ab4:	f000 fca8 	bl	8001408 <null_pointer_check>
 8000ab8:	4603      	mov	r3, r0
 8000aba:	73fb      	strb	r3, [r7, #15]

	if (rslt == BMA4_OK) {
 8000abc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	d152      	bne.n	8000b6a <increment_feature_config_addr+0xc8>
		/* Read the asic address from the sensor */
		rslt = read_regs(BMA4_RESERVED_REG_5B_ADDR, &asic_lsb, 1, dev);
 8000ac4:	f107 010b 	add.w	r1, r7, #11
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	2201      	movs	r2, #1
 8000acc:	205b      	movs	r0, #91	; 0x5b
 8000ace:	f000 f92d 	bl	8000d2c <read_regs>
 8000ad2:	4603      	mov	r3, r0
 8000ad4:	73fb      	strb	r3, [r7, #15]
		if (rslt == BMA4_OK) {
 8000ad6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d109      	bne.n	8000af2 <increment_feature_config_addr+0x50>
			rslt = read_regs(BMA4_RESERVED_REG_5C_ADDR, &asic_msb, 1, dev);
 8000ade:	f107 010a 	add.w	r1, r7, #10
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	2201      	movs	r2, #1
 8000ae6:	205c      	movs	r0, #92	; 0x5c
 8000ae8:	f000 f920 	bl	8000d2c <read_regs>
 8000aec:	4603      	mov	r3, r0
 8000aee:	73fb      	strb	r3, [r7, #15]
 8000af0:	e001      	b.n	8000af6 <increment_feature_config_addr+0x54>
		} else {
			rslt = BMA4_E_COM_FAIL;
 8000af2:	23fe      	movs	r3, #254	; 0xfe
 8000af4:	73fb      	strb	r3, [r7, #15]
		}

		if (rslt == BMA4_OK) {
 8000af6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	d133      	bne.n	8000b66 <increment_feature_config_addr+0xc4>
			/* Get the asic address */
			asic_addr = (asic_msb << 4) | (asic_lsb & 0x0F);
 8000afe:	7abb      	ldrb	r3, [r7, #10]
 8000b00:	011b      	lsls	r3, r3, #4
 8000b02:	b21a      	sxth	r2, r3
 8000b04:	7afb      	ldrb	r3, [r7, #11]
 8000b06:	b21b      	sxth	r3, r3
 8000b08:	f003 030f 	and.w	r3, r3, #15
 8000b0c:	b21b      	sxth	r3, r3
 8000b0e:	4313      	orrs	r3, r2
 8000b10:	b21b      	sxth	r3, r3
 8000b12:	81bb      	strh	r3, [r7, #12]

			/* Sum the asic address with read/write length after converting from
			 * byte to word
			 */
			asic_addr = asic_addr + (dev->read_write_len / 2);
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	8a9b      	ldrh	r3, [r3, #20]
 8000b18:	085b      	lsrs	r3, r3, #1
 8000b1a:	b29a      	uxth	r2, r3
 8000b1c:	89bb      	ldrh	r3, [r7, #12]
 8000b1e:	4413      	add	r3, r2
 8000b20:	81bb      	strh	r3, [r7, #12]

			/* Split the asic address */
			asic_lsb = asic_addr & 0x0F;
 8000b22:	89bb      	ldrh	r3, [r7, #12]
 8000b24:	b2db      	uxtb	r3, r3
 8000b26:	f003 030f 	and.w	r3, r3, #15
 8000b2a:	b2db      	uxtb	r3, r3
 8000b2c:	72fb      	strb	r3, [r7, #11]
			asic_msb = (uint8_t) (asic_addr >> 4);
 8000b2e:	89bb      	ldrh	r3, [r7, #12]
 8000b30:	091b      	lsrs	r3, r3, #4
 8000b32:	b29b      	uxth	r3, r3
 8000b34:	b2db      	uxtb	r3, r3
 8000b36:	72bb      	strb	r3, [r7, #10]

			/* Write the asic address in the sensor */
			rslt = write_regs(BMA4_RESERVED_REG_5B_ADDR, &asic_lsb, 1, dev);
 8000b38:	f107 010b 	add.w	r1, r7, #11
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	2201      	movs	r2, #1
 8000b40:	205b      	movs	r0, #91	; 0x5b
 8000b42:	f7ff fefb 	bl	800093c <write_regs>
 8000b46:	4603      	mov	r3, r0
 8000b48:	73fb      	strb	r3, [r7, #15]
			if (rslt == BMA4_OK) {
 8000b4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	d10b      	bne.n	8000b6a <increment_feature_config_addr+0xc8>
				rslt = write_regs(BMA4_RESERVED_REG_5C_ADDR, &asic_msb, 1, dev);
 8000b52:	f107 010a 	add.w	r1, r7, #10
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	2201      	movs	r2, #1
 8000b5a:	205c      	movs	r0, #92	; 0x5c
 8000b5c:	f7ff feee 	bl	800093c <write_regs>
 8000b60:	4603      	mov	r3, r0
 8000b62:	73fb      	strb	r3, [r7, #15]
 8000b64:	e001      	b.n	8000b6a <increment_feature_config_addr+0xc8>
			}
		} else {
			rslt = BMA4_E_COM_FAIL;
 8000b66:	23fe      	movs	r3, #254	; 0xfe
 8000b68:	73fb      	strb	r3, [r7, #15]
		}
	}

	return rslt;
 8000b6a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000b6e:	4618      	mov	r0, r3
 8000b70:	3710      	adds	r7, #16
 8000b72:	46bd      	mov	sp, r7
 8000b74:	bd80      	pop	{r7, pc}

08000b76 <bma4_read_regs>:
/*!
 *  @brief This API checks whether the read operation requested is for feature
 *  or register read and accordingly reads the data from the sensor.
 */
int8_t bma4_read_regs(uint8_t addr, uint8_t *data, uint32_t len,
		struct bma4_dev *dev) {
 8000b76:	b580      	push	{r7, lr}
 8000b78:	b088      	sub	sp, #32
 8000b7a:	af00      	add	r7, sp, #0
 8000b7c:	60b9      	str	r1, [r7, #8]
 8000b7e:	607a      	str	r2, [r7, #4]
 8000b80:	603b      	str	r3, [r7, #0]
 8000b82:	4603      	mov	r3, r0
 8000b84:	73fb      	strb	r3, [r7, #15]
	uint8_t idx;
	uint32_t loop_count;
	uint16_t overflow;
	uint16_t index;
	int8_t rslt;
	uint8_t adv_pwr_save = 0;
 8000b86:	2300      	movs	r3, #0
 8000b88:	747b      	strb	r3, [r7, #17]

	//printf("bma4_read_regs : %x\r\n", addr);
	/* Check the dev structure as NULL */
	rslt = null_pointer_check(dev);
 8000b8a:	6838      	ldr	r0, [r7, #0]
 8000b8c:	f000 fc3c 	bl	8001408 <null_pointer_check>
 8000b90:	4603      	mov	r3, r0
 8000b92:	76fb      	strb	r3, [r7, #27]

	if ((rslt == BMA4_OK) && (data != NULL)) {
 8000b94:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	f040 80bd 	bne.w	8000d18 <bma4_read_regs+0x1a2>
 8000b9e:	68bb      	ldr	r3, [r7, #8]
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	f000 80b9 	beq.w	8000d18 <bma4_read_regs+0x1a2>
		if (addr == BMA4_FEATURE_CONFIG_ADDR) {
 8000ba6:	7bfb      	ldrb	r3, [r7, #15]
 8000ba8:	2b5e      	cmp	r3, #94	; 0x5e
 8000baa:	f040 80ac 	bne.w	8000d06 <bma4_read_regs+0x190>
			/* Disable APS if enabled before reading the feature
			 * config register
			 */
			rslt = bma4_get_advance_power_save(&adv_pwr_save, dev);
 8000bae:	f107 0311 	add.w	r3, r7, #17
 8000bb2:	6839      	ldr	r1, [r7, #0]
 8000bb4:	4618      	mov	r0, r3
 8000bb6:	f000 fab9 	bl	800112c <bma4_get_advance_power_save>
 8000bba:	4603      	mov	r3, r0
 8000bbc:	76fb      	strb	r3, [r7, #27]
			if (adv_pwr_save == BMA4_ENABLE) {
 8000bbe:	7c7b      	ldrb	r3, [r7, #17]
 8000bc0:	2b01      	cmp	r3, #1
 8000bc2:	d10d      	bne.n	8000be0 <bma4_read_regs+0x6a>
				rslt = bma4_set_advance_power_save(BMA4_DISABLE, dev);
 8000bc4:	6839      	ldr	r1, [r7, #0]
 8000bc6:	2000      	movs	r0, #0
 8000bc8:	f000 fa75 	bl	80010b6 <bma4_set_advance_power_save>
 8000bcc:	4603      	mov	r3, r0
 8000bce:	76fb      	strb	r3, [r7, #27]

				/* Wait for sensor time synchronization. Refer
				 * the data-sheet for more information
				 */
				dev->delay_us(450, dev->intf_ptr);
 8000bd0:	683b      	ldr	r3, [r7, #0]
 8000bd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000bd4:	683a      	ldr	r2, [r7, #0]
 8000bd6:	6852      	ldr	r2, [r2, #4]
 8000bd8:	4611      	mov	r1, r2
 8000bda:	f44f 70e1 	mov.w	r0, #450	; 0x1c2
 8000bde:	4798      	blx	r3
			}

			if (((len % 2) == 0) && (len <= dev->feature_len)
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	f003 0301 	and.w	r3, r3, #1
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d173      	bne.n	8000cd2 <bma4_read_regs+0x15c>
 8000bea:	683b      	ldr	r3, [r7, #0]
 8000bec:	7d9b      	ldrb	r3, [r3, #22]
 8000bee:	461a      	mov	r2, r3
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	4293      	cmp	r3, r2
 8000bf4:	d86d      	bhi.n	8000cd2 <bma4_read_regs+0x15c>
					&& (rslt == BMA4_OK)) {
 8000bf6:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d169      	bne.n	8000cd2 <bma4_read_regs+0x15c>
				if (dev->read_write_len < len) {
 8000bfe:	683b      	ldr	r3, [r7, #0]
 8000c00:	8a9b      	ldrh	r3, [r3, #20]
 8000c02:	461a      	mov	r2, r3
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	4293      	cmp	r3, r2
 8000c08:	d95a      	bls.n	8000cc0 <bma4_read_regs+0x14a>
					/* Calculate the no of writes to be
					 * performed according to the read/write
					 * length
					 */
					loop_count = len / dev->read_write_len;
 8000c0a:	683b      	ldr	r3, [r7, #0]
 8000c0c:	8a9b      	ldrh	r3, [r3, #20]
 8000c0e:	461a      	mov	r2, r3
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	fbb3 f3f2 	udiv	r3, r3, r2
 8000c16:	617b      	str	r3, [r7, #20]
					overflow = len % dev->read_write_len;
 8000c18:	683b      	ldr	r3, [r7, #0]
 8000c1a:	8a9b      	ldrh	r3, [r3, #20]
 8000c1c:	461a      	mov	r2, r3
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	fbb3 f1f2 	udiv	r1, r3, r2
 8000c24:	fb02 f201 	mul.w	r2, r2, r1
 8000c28:	1a9b      	subs	r3, r3, r2
 8000c2a:	827b      	strh	r3, [r7, #18]
					index = 0;
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	83bb      	strh	r3, [r7, #28]
					rslt = set_feature_config_start_addr(dev);
 8000c30:	6838      	ldr	r0, [r7, #0]
 8000c32:	f7ff ff0b 	bl	8000a4c <set_feature_config_start_addr>
 8000c36:	4603      	mov	r3, r0
 8000c38:	76fb      	strb	r3, [r7, #27]
					for (idx = 0; idx < loop_count; idx++) {
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	77fb      	strb	r3, [r7, #31]
 8000c3e:	e020      	b.n	8000c82 <bma4_read_regs+0x10c>
						rslt = read_regs(BMA4_FEATURE_CONFIG_ADDR, data + index,
 8000c40:	8bbb      	ldrh	r3, [r7, #28]
 8000c42:	68ba      	ldr	r2, [r7, #8]
 8000c44:	18d1      	adds	r1, r2, r3
								dev->read_write_len, dev);
 8000c46:	683b      	ldr	r3, [r7, #0]
 8000c48:	8a9b      	ldrh	r3, [r3, #20]
						rslt = read_regs(BMA4_FEATURE_CONFIG_ADDR, data + index,
 8000c4a:	461a      	mov	r2, r3
 8000c4c:	683b      	ldr	r3, [r7, #0]
 8000c4e:	205e      	movs	r0, #94	; 0x5e
 8000c50:	f000 f86c 	bl	8000d2c <read_regs>
 8000c54:	4603      	mov	r3, r0
 8000c56:	76fb      	strb	r3, [r7, #27]

						if (rslt == BMA4_OK) {
 8000c58:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d10d      	bne.n	8000c7c <bma4_read_regs+0x106>
							rslt = increment_feature_config_addr(dev);
 8000c60:	6838      	ldr	r0, [r7, #0]
 8000c62:	f7ff ff1e 	bl	8000aa2 <increment_feature_config_addr>
 8000c66:	4603      	mov	r3, r0
 8000c68:	76fb      	strb	r3, [r7, #27]

							if (rslt == BMA4_OK) {
 8000c6a:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d104      	bne.n	8000c7c <bma4_read_regs+0x106>
								index = index + dev->read_write_len;
 8000c72:	683b      	ldr	r3, [r7, #0]
 8000c74:	8a9a      	ldrh	r2, [r3, #20]
 8000c76:	8bbb      	ldrh	r3, [r7, #28]
 8000c78:	4413      	add	r3, r2
 8000c7a:	83bb      	strh	r3, [r7, #28]
					for (idx = 0; idx < loop_count; idx++) {
 8000c7c:	7ffb      	ldrb	r3, [r7, #31]
 8000c7e:	3301      	adds	r3, #1
 8000c80:	77fb      	strb	r3, [r7, #31]
 8000c82:	7ffb      	ldrb	r3, [r7, #31]
 8000c84:	697a      	ldr	r2, [r7, #20]
 8000c86:	429a      	cmp	r2, r3
 8000c88:	d8da      	bhi.n	8000c40 <bma4_read_regs+0xca>
							}
						}
					}

					if ((overflow) && (rslt == BMA4_OK)) {
 8000c8a:	8a7b      	ldrh	r3, [r7, #18]
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d00d      	beq.n	8000cac <bma4_read_regs+0x136>
 8000c90:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d109      	bne.n	8000cac <bma4_read_regs+0x136>
						rslt = read_regs(BMA4_FEATURE_CONFIG_ADDR, data + index,
 8000c98:	8bbb      	ldrh	r3, [r7, #28]
 8000c9a:	68ba      	ldr	r2, [r7, #8]
 8000c9c:	18d1      	adds	r1, r2, r3
 8000c9e:	8a7a      	ldrh	r2, [r7, #18]
 8000ca0:	683b      	ldr	r3, [r7, #0]
 8000ca2:	205e      	movs	r0, #94	; 0x5e
 8000ca4:	f000 f842 	bl	8000d2c <read_regs>
 8000ca8:	4603      	mov	r3, r0
 8000caa:	76fb      	strb	r3, [r7, #27]
								overflow, dev);
					}

					if (rslt == BMA4_OK) {
 8000cac:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	d111      	bne.n	8000cd8 <bma4_read_regs+0x162>
						rslt = set_feature_config_start_addr(dev);
 8000cb4:	6838      	ldr	r0, [r7, #0]
 8000cb6:	f7ff fec9 	bl	8000a4c <set_feature_config_start_addr>
 8000cba:	4603      	mov	r3, r0
 8000cbc:	76fb      	strb	r3, [r7, #27]
				if (dev->read_write_len < len) {
 8000cbe:	e00b      	b.n	8000cd8 <bma4_read_regs+0x162>
					}
				} else {
					rslt = read_regs(BMA4_FEATURE_CONFIG_ADDR, data, len, dev);
 8000cc0:	683b      	ldr	r3, [r7, #0]
 8000cc2:	687a      	ldr	r2, [r7, #4]
 8000cc4:	68b9      	ldr	r1, [r7, #8]
 8000cc6:	205e      	movs	r0, #94	; 0x5e
 8000cc8:	f000 f830 	bl	8000d2c <read_regs>
 8000ccc:	4603      	mov	r3, r0
 8000cce:	76fb      	strb	r3, [r7, #27]
				if (dev->read_write_len < len) {
 8000cd0:	e002      	b.n	8000cd8 <bma4_read_regs+0x162>
				}
			} else {
				rslt = BMA4_E_RD_WR_LENGTH_INVALID;
 8000cd2:	23f6      	movs	r3, #246	; 0xf6
 8000cd4:	76fb      	strb	r3, [r7, #27]
 8000cd6:	e000      	b.n	8000cda <bma4_read_regs+0x164>
				if (dev->read_write_len < len) {
 8000cd8:	bf00      	nop
			}

			if (rslt == BMA4_OK) {
 8000cda:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d11d      	bne.n	8000d1e <bma4_read_regs+0x1a8>
				/* Enable APS if previously enabled */
				if (adv_pwr_save == BMA4_ENABLE) {
 8000ce2:	7c7b      	ldrb	r3, [r7, #17]
 8000ce4:	2b01      	cmp	r3, #1
 8000ce6:	d11a      	bne.n	8000d1e <bma4_read_regs+0x1a8>
					rslt = bma4_set_advance_power_save(BMA4_ENABLE, dev);
 8000ce8:	6839      	ldr	r1, [r7, #0]
 8000cea:	2001      	movs	r0, #1
 8000cec:	f000 f9e3 	bl	80010b6 <bma4_set_advance_power_save>
 8000cf0:	4603      	mov	r3, r0
 8000cf2:	76fb      	strb	r3, [r7, #27]

					/* Wait for sensor time synchronization.
					 * Refer the data-sheet for more
					 * information
					 */
					dev->delay_us(450, dev->intf_ptr);
 8000cf4:	683b      	ldr	r3, [r7, #0]
 8000cf6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000cf8:	683a      	ldr	r2, [r7, #0]
 8000cfa:	6852      	ldr	r2, [r2, #4]
 8000cfc:	4611      	mov	r1, r2
 8000cfe:	f44f 70e1 	mov.w	r0, #450	; 0x1c2
 8000d02:	4798      	blx	r3
		if (addr == BMA4_FEATURE_CONFIG_ADDR) {
 8000d04:	e00b      	b.n	8000d1e <bma4_read_regs+0x1a8>
				}
			}
		} else {
			rslt = read_regs(addr, data, len, dev);
 8000d06:	7bf8      	ldrb	r0, [r7, #15]
 8000d08:	683b      	ldr	r3, [r7, #0]
 8000d0a:	687a      	ldr	r2, [r7, #4]
 8000d0c:	68b9      	ldr	r1, [r7, #8]
 8000d0e:	f000 f80d 	bl	8000d2c <read_regs>
 8000d12:	4603      	mov	r3, r0
 8000d14:	76fb      	strb	r3, [r7, #27]
		if (addr == BMA4_FEATURE_CONFIG_ADDR) {
 8000d16:	e002      	b.n	8000d1e <bma4_read_regs+0x1a8>
		}
	} else {
		rslt = BMA4_E_NULL_PTR;
 8000d18:	23ff      	movs	r3, #255	; 0xff
 8000d1a:	76fb      	strb	r3, [r7, #27]
 8000d1c:	e000      	b.n	8000d20 <bma4_read_regs+0x1aa>
		if (addr == BMA4_FEATURE_CONFIG_ADDR) {
 8000d1e:	bf00      	nop
	}

	return rslt;
 8000d20:	f997 301b 	ldrsb.w	r3, [r7, #27]
}
 8000d24:	4618      	mov	r0, r3
 8000d26:	3720      	adds	r7, #32
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	bd80      	pop	{r7, pc}

08000d2c <read_regs>:
/*!
 *  @brief This API reads the 8-bit data from the given register
 *  in the sensor.
 */
static int8_t read_regs(uint8_t addr, uint8_t *data, uint32_t len,
		struct bma4_dev *dev) {
 8000d2c:	b5b0      	push	{r4, r5, r7, lr}
 8000d2e:	b088      	sub	sp, #32
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	60b9      	str	r1, [r7, #8]
 8000d34:	607a      	str	r2, [r7, #4]
 8000d36:	603b      	str	r3, [r7, #0]
 8000d38:	4603      	mov	r3, r0
 8000d3a:	73fb      	strb	r3, [r7, #15]
	int8_t rslt;

	/* Check the dev structure as NULL */
	rslt = null_pointer_check(dev);
 8000d3c:	6838      	ldr	r0, [r7, #0]
 8000d3e:	f000 fb63 	bl	8001408 <null_pointer_check>
 8000d42:	4603      	mov	r3, r0
 8000d44:	77fb      	strb	r3, [r7, #31]

	if ((rslt == BMA4_OK) && (data != NULL)) {
 8000d46:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8000d4a:	2b00      	cmp	r3, #0
 8000d4c:	d15e      	bne.n	8000e0c <read_regs+0xe0>
 8000d4e:	68bb      	ldr	r3, [r7, #8]
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d05b      	beq.n	8000e0c <read_regs+0xe0>
 8000d54:	466b      	mov	r3, sp
 8000d56:	461d      	mov	r5, r3
		/* variable used to return the status of communication result*/
		uint32_t temp_len = len + dev->dummy_byte;
 8000d58:	683b      	ldr	r3, [r7, #0]
 8000d5a:	7adb      	ldrb	r3, [r3, #11]
 8000d5c:	461a      	mov	r2, r3
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	4413      	add	r3, r2
 8000d62:	61bb      	str	r3, [r7, #24]
		uint16_t indx;
		uint8_t temp_buff[temp_len];
 8000d64:	69b8      	ldr	r0, [r7, #24]
 8000d66:	4603      	mov	r3, r0
 8000d68:	3b01      	subs	r3, #1
 8000d6a:	617b      	str	r3, [r7, #20]
 8000d6c:	4601      	mov	r1, r0
 8000d6e:	f04f 0200 	mov.w	r2, #0
 8000d72:	f04f 0300 	mov.w	r3, #0
 8000d76:	f04f 0400 	mov.w	r4, #0
 8000d7a:	00d4      	lsls	r4, r2, #3
 8000d7c:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8000d80:	00cb      	lsls	r3, r1, #3
 8000d82:	4601      	mov	r1, r0
 8000d84:	f04f 0200 	mov.w	r2, #0
 8000d88:	f04f 0300 	mov.w	r3, #0
 8000d8c:	f04f 0400 	mov.w	r4, #0
 8000d90:	00d4      	lsls	r4, r2, #3
 8000d92:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8000d96:	00cb      	lsls	r3, r1, #3
 8000d98:	1dc3      	adds	r3, r0, #7
 8000d9a:	08db      	lsrs	r3, r3, #3
 8000d9c:	00db      	lsls	r3, r3, #3
 8000d9e:	ebad 0d03 	sub.w	sp, sp, r3
 8000da2:	466b      	mov	r3, sp
 8000da4:	3300      	adds	r3, #0
 8000da6:	613b      	str	r3, [r7, #16]

		if (dev->intf == BMA4_SPI_INTF) {
 8000da8:	683b      	ldr	r3, [r7, #0]
 8000daa:	7a1b      	ldrb	r3, [r3, #8]
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	d103      	bne.n	8000db8 <read_regs+0x8c>
			/* SPI mask added */
			addr = addr | BMA4_SPI_RD_MASK;
 8000db0:	7bfb      	ldrb	r3, [r7, #15]
 8000db2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000db6:	73fb      	strb	r3, [r7, #15]
		}

		/* Read the data from the register */
		dev->intf_rslt = dev->bus_read(addr, temp_buff, temp_len,
 8000db8:	683b      	ldr	r3, [r7, #0]
 8000dba:	6a1c      	ldr	r4, [r3, #32]
 8000dbc:	6939      	ldr	r1, [r7, #16]
 8000dbe:	683b      	ldr	r3, [r7, #0]
 8000dc0:	685b      	ldr	r3, [r3, #4]
 8000dc2:	7bf8      	ldrb	r0, [r7, #15]
 8000dc4:	69ba      	ldr	r2, [r7, #24]
 8000dc6:	47a0      	blx	r4
 8000dc8:	4603      	mov	r3, r0
 8000dca:	461a      	mov	r2, r3
 8000dcc:	683b      	ldr	r3, [r7, #0]
 8000dce:	725a      	strb	r2, [r3, #9]
				dev->intf_ptr);

		if (dev->intf_rslt == BMA4_INTF_RET_SUCCESS) {
 8000dd0:	683b      	ldr	r3, [r7, #0]
 8000dd2:	f993 3009 	ldrsb.w	r3, [r3, #9]
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d114      	bne.n	8000e04 <read_regs+0xd8>
			for (indx = 0; indx < len; indx++) {
 8000dda:	2300      	movs	r3, #0
 8000ddc:	83bb      	strh	r3, [r7, #28]
 8000dde:	e00c      	b.n	8000dfa <read_regs+0xce>
				/* Parsing and storing the valid data */
				data[indx] = temp_buff[indx + dev->dummy_byte];
 8000de0:	8bbb      	ldrh	r3, [r7, #28]
 8000de2:	683a      	ldr	r2, [r7, #0]
 8000de4:	7ad2      	ldrb	r2, [r2, #11]
 8000de6:	441a      	add	r2, r3
 8000de8:	8bbb      	ldrh	r3, [r7, #28]
 8000dea:	68b9      	ldr	r1, [r7, #8]
 8000dec:	440b      	add	r3, r1
 8000dee:	6939      	ldr	r1, [r7, #16]
 8000df0:	5c8a      	ldrb	r2, [r1, r2]
 8000df2:	701a      	strb	r2, [r3, #0]
			for (indx = 0; indx < len; indx++) {
 8000df4:	8bbb      	ldrh	r3, [r7, #28]
 8000df6:	3301      	adds	r3, #1
 8000df8:	83bb      	strh	r3, [r7, #28]
 8000dfa:	8bbb      	ldrh	r3, [r7, #28]
 8000dfc:	687a      	ldr	r2, [r7, #4]
 8000dfe:	429a      	cmp	r2, r3
 8000e00:	d8ee      	bhi.n	8000de0 <read_regs+0xb4>
 8000e02:	e001      	b.n	8000e08 <read_regs+0xdc>
			}
		} else {
			rslt = BMA4_E_COM_FAIL;
 8000e04:	23fe      	movs	r3, #254	; 0xfe
 8000e06:	77fb      	strb	r3, [r7, #31]
 8000e08:	46ad      	mov	sp, r5
	if ((rslt == BMA4_OK) && (data != NULL)) {
 8000e0a:	e001      	b.n	8000e10 <read_regs+0xe4>
		}
	} else {
		rslt = BMA4_E_NULL_PTR;
 8000e0c:	23ff      	movs	r3, #255	; 0xff
 8000e0e:	77fb      	strb	r3, [r7, #31]
	}

	return rslt;
 8000e10:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8000e14:	4618      	mov	r0, r3
 8000e16:	3720      	adds	r7, #32
 8000e18:	46bd      	mov	sp, r7
 8000e1a:	bdb0      	pop	{r4, r5, r7, pc}

08000e1c <bma4_read_accel_xyz>:

/*!
 *  @brief This API reads the Accel data for x,y and z axis from the sensor.
 *  The data units is in LSB format.
 */
int8_t bma4_read_accel_xyz(struct bma4_accel *accel, struct bma4_dev *dev) {
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	b086      	sub	sp, #24
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	6078      	str	r0, [r7, #4]
 8000e24:	6039      	str	r1, [r7, #0]
	int8_t rslt;
	uint16_t lsb = 0;
 8000e26:	2300      	movs	r3, #0
 8000e28:	82bb      	strh	r3, [r7, #20]
	uint16_t msb = 0;
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	827b      	strh	r3, [r7, #18]
	uint8_t data[BMA4_ACCEL_DATA_LENGTH] = { 0 };
 8000e2e:	f107 030c 	add.w	r3, r7, #12
 8000e32:	2200      	movs	r2, #0
 8000e34:	601a      	str	r2, [r3, #0]
 8000e36:	809a      	strh	r2, [r3, #4]

	/* Check the dev structure as NULL */
	rslt = null_pointer_check(dev);
 8000e38:	6838      	ldr	r0, [r7, #0]
 8000e3a:	f000 fae5 	bl	8001408 <null_pointer_check>
 8000e3e:	4603      	mov	r3, r0
 8000e40:	75fb      	strb	r3, [r7, #23]

	if ((rslt == BMA4_OK) && (accel != NULL)) {
 8000e42:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d17c      	bne.n	8000f44 <bma4_read_accel_xyz+0x128>
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d079      	beq.n	8000f44 <bma4_read_accel_xyz+0x128>
		rslt = bma4_read_regs(BMA4_DATA_8_ADDR, data, BMA4_ACCEL_DATA_LENGTH,
 8000e50:	f107 010c 	add.w	r1, r7, #12
 8000e54:	683b      	ldr	r3, [r7, #0]
 8000e56:	2206      	movs	r2, #6
 8000e58:	2012      	movs	r0, #18
 8000e5a:	f7ff fe8c 	bl	8000b76 <bma4_read_regs>
 8000e5e:	4603      	mov	r3, r0
 8000e60:	75fb      	strb	r3, [r7, #23]
				dev);
		if (rslt == BMA4_OK) {
 8000e62:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d16f      	bne.n	8000f4a <bma4_read_accel_xyz+0x12e>
			msb = data[1];
 8000e6a:	7b7b      	ldrb	r3, [r7, #13]
 8000e6c:	827b      	strh	r3, [r7, #18]
			lsb = data[0];
 8000e6e:	7b3b      	ldrb	r3, [r7, #12]
 8000e70:	82bb      	strh	r3, [r7, #20]

			/* Accel data x axis */
			accel->x = (int16_t) ((msb << 8) | lsb);
 8000e72:	8a7b      	ldrh	r3, [r7, #18]
 8000e74:	021b      	lsls	r3, r3, #8
 8000e76:	b21a      	sxth	r2, r3
 8000e78:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8000e7c:	4313      	orrs	r3, r2
 8000e7e:	b21a      	sxth	r2, r3
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	801a      	strh	r2, [r3, #0]
			msb = data[3];
 8000e84:	7bfb      	ldrb	r3, [r7, #15]
 8000e86:	827b      	strh	r3, [r7, #18]
			lsb = data[2];
 8000e88:	7bbb      	ldrb	r3, [r7, #14]
 8000e8a:	82bb      	strh	r3, [r7, #20]

			/* Accel data y axis */
			accel->y = (int16_t) ((msb << 8) | lsb);
 8000e8c:	8a7b      	ldrh	r3, [r7, #18]
 8000e8e:	021b      	lsls	r3, r3, #8
 8000e90:	b21a      	sxth	r2, r3
 8000e92:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8000e96:	4313      	orrs	r3, r2
 8000e98:	b21a      	sxth	r2, r3
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	805a      	strh	r2, [r3, #2]
			msb = data[5];
 8000e9e:	7c7b      	ldrb	r3, [r7, #17]
 8000ea0:	827b      	strh	r3, [r7, #18]
			lsb = data[4];
 8000ea2:	7c3b      	ldrb	r3, [r7, #16]
 8000ea4:	82bb      	strh	r3, [r7, #20]

			/* Accel data z axis */
			accel->z = (int16_t) ((msb << 8) | lsb);
 8000ea6:	8a7b      	ldrh	r3, [r7, #18]
 8000ea8:	021b      	lsls	r3, r3, #8
 8000eaa:	b21a      	sxth	r2, r3
 8000eac:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8000eb0:	4313      	orrs	r3, r2
 8000eb2:	b21a      	sxth	r2, r3
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	809a      	strh	r2, [r3, #4]
			if (dev->resolution == BMA4_12_BIT_RESOLUTION) {
 8000eb8:	683b      	ldr	r3, [r7, #0]
 8000eba:	7b1b      	ldrb	r3, [r3, #12]
 8000ebc:	2b0c      	cmp	r3, #12
 8000ebe:	d11e      	bne.n	8000efe <bma4_read_accel_xyz+0xe2>
				accel->x = (accel->x / 0x10);
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	da00      	bge.n	8000ecc <bma4_read_accel_xyz+0xb0>
 8000eca:	330f      	adds	r3, #15
 8000ecc:	111b      	asrs	r3, r3, #4
 8000ece:	b21a      	sxth	r2, r3
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	801a      	strh	r2, [r3, #0]
				accel->y = (accel->y / 0x10);
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	da00      	bge.n	8000ee0 <bma4_read_accel_xyz+0xc4>
 8000ede:	330f      	adds	r3, #15
 8000ee0:	111b      	asrs	r3, r3, #4
 8000ee2:	b21a      	sxth	r2, r3
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	805a      	strh	r2, [r3, #2]
				accel->z = (accel->z / 0x10);
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	da00      	bge.n	8000ef4 <bma4_read_accel_xyz+0xd8>
 8000ef2:	330f      	adds	r3, #15
 8000ef4:	111b      	asrs	r3, r3, #4
 8000ef6:	b21a      	sxth	r2, r3
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	809a      	strh	r2, [r3, #4]
		if (rslt == BMA4_OK) {
 8000efc:	e025      	b.n	8000f4a <bma4_read_accel_xyz+0x12e>
			} else if (dev->resolution == BMA4_14_BIT_RESOLUTION) {
 8000efe:	683b      	ldr	r3, [r7, #0]
 8000f00:	7b1b      	ldrb	r3, [r3, #12]
 8000f02:	2b0e      	cmp	r3, #14
 8000f04:	d121      	bne.n	8000f4a <bma4_read_accel_xyz+0x12e>
				accel->x = (accel->x / 0x04);
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	da00      	bge.n	8000f12 <bma4_read_accel_xyz+0xf6>
 8000f10:	3303      	adds	r3, #3
 8000f12:	109b      	asrs	r3, r3, #2
 8000f14:	b21a      	sxth	r2, r3
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	801a      	strh	r2, [r3, #0]
				accel->y = (accel->y / 0x04);
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000f20:	2b00      	cmp	r3, #0
 8000f22:	da00      	bge.n	8000f26 <bma4_read_accel_xyz+0x10a>
 8000f24:	3303      	adds	r3, #3
 8000f26:	109b      	asrs	r3, r3, #2
 8000f28:	b21a      	sxth	r2, r3
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	805a      	strh	r2, [r3, #2]
				accel->z = (accel->z / 0x04);
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	da00      	bge.n	8000f3a <bma4_read_accel_xyz+0x11e>
 8000f38:	3303      	adds	r3, #3
 8000f3a:	109b      	asrs	r3, r3, #2
 8000f3c:	b21a      	sxth	r2, r3
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	809a      	strh	r2, [r3, #4]
		if (rslt == BMA4_OK) {
 8000f42:	e002      	b.n	8000f4a <bma4_read_accel_xyz+0x12e>
			}
		}
	} else {
		rslt = BMA4_E_NULL_PTR;
 8000f44:	23ff      	movs	r3, #255	; 0xff
 8000f46:	75fb      	strb	r3, [r7, #23]
 8000f48:	e000      	b.n	8000f4c <bma4_read_accel_xyz+0x130>
		if (rslt == BMA4_OK) {
 8000f4a:	bf00      	nop
	}

	return rslt;
 8000f4c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8000f50:	4618      	mov	r0, r3
 8000f52:	3718      	adds	r7, #24
 8000f54:	46bd      	mov	sp, r7
 8000f56:	bd80      	pop	{r7, pc}

08000f58 <bma4_set_accel_config>:
/*!
 *  @brief This API sets the output_data_rate, bandwidth, perf_mode
 *  and range of Accel.
 */
int8_t bma4_set_accel_config(const struct bma4_accel_config *accel,
		struct bma4_dev *dev) {
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b084      	sub	sp, #16
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]
 8000f60:	6039      	str	r1, [r7, #0]
	int8_t rslt;
	uint8_t accel_config_data[2] = { 0, 0 };
 8000f62:	2300      	movs	r3, #0
 8000f64:	733b      	strb	r3, [r7, #12]
 8000f66:	2300      	movs	r3, #0
 8000f68:	737b      	strb	r3, [r7, #13]

	/* Check the dev structure as NULL */
	rslt = null_pointer_check(dev);
 8000f6a:	6838      	ldr	r0, [r7, #0]
 8000f6c:	f000 fa4c 	bl	8001408 <null_pointer_check>
 8000f70:	4603      	mov	r3, r0
 8000f72:	73fb      	strb	r3, [r7, #15]

	if ((rslt == BMA4_OK) && (accel != NULL)) {
 8000f74:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d155      	bne.n	8001028 <bma4_set_accel_config+0xd0>
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d052      	beq.n	8001028 <bma4_set_accel_config+0xd0>
		/* check whether the bandwidth and perfmode
		 * settings are valid
		 */
		rslt = validate_bandwidth_perfmode(accel->bandwidth, accel->perf_mode);
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	785a      	ldrb	r2, [r3, #1]
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	789b      	ldrb	r3, [r3, #2]
 8000f8a:	4619      	mov	r1, r3
 8000f8c:	4610      	mov	r0, r2
 8000f8e:	f000 f855 	bl	800103c <validate_bandwidth_perfmode>
 8000f92:	4603      	mov	r3, r0
 8000f94:	73fb      	strb	r3, [r7, #15]
		if (rslt == BMA4_OK) {
 8000f96:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d147      	bne.n	800102e <bma4_set_accel_config+0xd6>
			/* check ODR is valid */
			rslt = validate_odr(accel->odr);
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	781b      	ldrb	r3, [r3, #0]
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	f000 f870 	bl	8001088 <validate_odr>
 8000fa8:	4603      	mov	r3, r0
 8000faa:	73fb      	strb	r3, [r7, #15]
			if (rslt == BMA4_OK) {
 8000fac:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d13c      	bne.n	800102e <bma4_set_accel_config+0xd6>
				accel_config_data[0] = accel->odr & BMA4_ACCEL_ODR_MSK;
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	781b      	ldrb	r3, [r3, #0]
 8000fb8:	f003 030f 	and.w	r3, r3, #15
 8000fbc:	b2db      	uxtb	r3, r3
 8000fbe:	733b      	strb	r3, [r7, #12]
				accel_config_data[0] |= (uint8_t) (accel->bandwidth
 8000fc0:	7b3a      	ldrb	r2, [r7, #12]
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	785b      	ldrb	r3, [r3, #1]
 8000fc6:	011b      	lsls	r3, r3, #4
 8000fc8:	b2db      	uxtb	r3, r3
 8000fca:	4313      	orrs	r3, r2
 8000fcc:	b2db      	uxtb	r3, r3
 8000fce:	733b      	strb	r3, [r7, #12]
						<< BMA4_ACCEL_BW_POS);
				accel_config_data[0] |= (uint8_t) (accel->perf_mode
 8000fd0:	7b3a      	ldrb	r2, [r7, #12]
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	789b      	ldrb	r3, [r3, #2]
 8000fd6:	01db      	lsls	r3, r3, #7
 8000fd8:	b2db      	uxtb	r3, r3
 8000fda:	4313      	orrs	r3, r2
 8000fdc:	b2db      	uxtb	r3, r3
 8000fde:	733b      	strb	r3, [r7, #12]
						<< BMA4_ACCEL_PERFMODE_POS);
				accel_config_data[1] = accel->range & BMA4_ACCEL_RANGE_MSK;
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	78db      	ldrb	r3, [r3, #3]
 8000fe4:	f003 0303 	and.w	r3, r3, #3
 8000fe8:	b2db      	uxtb	r3, r3
 8000fea:	737b      	strb	r3, [r7, #13]

				/* Flag bit to store the performance mode status */
				dev->perf_mode_status = ((accel_config_data[0]
 8000fec:	7b3b      	ldrb	r3, [r7, #12]
						& BMA4_ACCEL_PERFMODE_MSK) >> BMA4_ACCEL_PERFMODE_POS);
 8000fee:	09db      	lsrs	r3, r3, #7
 8000ff0:	b2da      	uxtb	r2, r3
				dev->perf_mode_status = ((accel_config_data[0]
 8000ff2:	683b      	ldr	r3, [r7, #0]
 8000ff4:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e

				rslt = bma4_write_regs(BMA4_ACCEL_CONFIG_ADDR,
 8000ff8:	f107 010c 	add.w	r1, r7, #12
 8000ffc:	683b      	ldr	r3, [r7, #0]
 8000ffe:	2201      	movs	r2, #1
 8001000:	2040      	movs	r0, #64	; 0x40
 8001002:	f7ff fbb8 	bl	8000776 <bma4_write_regs>
 8001006:	4603      	mov	r3, r0
 8001008:	73fb      	strb	r3, [r7, #15]
						&accel_config_data[0], 1, dev);
				if (rslt == BMA4_OK) {
 800100a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800100e:	2b00      	cmp	r3, #0
 8001010:	d10d      	bne.n	800102e <bma4_set_accel_config+0xd6>
					rslt = bma4_write_regs((BMA4_ACCEL_CONFIG_ADDR + 1),
 8001012:	f107 030c 	add.w	r3, r7, #12
 8001016:	1c59      	adds	r1, r3, #1
 8001018:	683b      	ldr	r3, [r7, #0]
 800101a:	2201      	movs	r2, #1
 800101c:	2041      	movs	r0, #65	; 0x41
 800101e:	f7ff fbaa 	bl	8000776 <bma4_write_regs>
 8001022:	4603      	mov	r3, r0
 8001024:	73fb      	strb	r3, [r7, #15]
		if (rslt == BMA4_OK) {
 8001026:	e002      	b.n	800102e <bma4_set_accel_config+0xd6>
							&accel_config_data[1], 1, dev);
				}
			}
		}
	} else {
		rslt = BMA4_E_NULL_PTR;
 8001028:	23ff      	movs	r3, #255	; 0xff
 800102a:	73fb      	strb	r3, [r7, #15]
 800102c:	e000      	b.n	8001030 <bma4_set_accel_config+0xd8>
		if (rslt == BMA4_OK) {
 800102e:	bf00      	nop
	}

	return rslt;
 8001030:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001034:	4618      	mov	r0, r3
 8001036:	3710      	adds	r7, #16
 8001038:	46bd      	mov	sp, r7
 800103a:	bd80      	pop	{r7, pc}

0800103c <validate_bandwidth_perfmode>:

/*!
 *  @brief This API validates the bandwidth and perf_mode
 *  value set by the user.
 */
static int8_t validate_bandwidth_perfmode(uint8_t bandwidth, uint8_t perf_mode) {
 800103c:	b480      	push	{r7}
 800103e:	b085      	sub	sp, #20
 8001040:	af00      	add	r7, sp, #0
 8001042:	4603      	mov	r3, r0
 8001044:	460a      	mov	r2, r1
 8001046:	71fb      	strb	r3, [r7, #7]
 8001048:	4613      	mov	r3, r2
 800104a:	71bb      	strb	r3, [r7, #6]
	int8_t rslt = BMA4_OK;
 800104c:	2300      	movs	r3, #0
 800104e:	73fb      	strb	r3, [r7, #15]

	if (perf_mode == BMA4_CONTINUOUS_MODE) {
 8001050:	79bb      	ldrb	r3, [r7, #6]
 8001052:	2b01      	cmp	r3, #1
 8001054:	d105      	bne.n	8001062 <validate_bandwidth_perfmode+0x26>
		if (bandwidth > BMA4_ACCEL_NORMAL_AVG4) {
 8001056:	79fb      	ldrb	r3, [r7, #7]
 8001058:	2b02      	cmp	r3, #2
 800105a:	d90d      	bls.n	8001078 <validate_bandwidth_perfmode+0x3c>
			/* Invalid bandwidth error for continuous mode */
			rslt = BMA4_E_OUT_OF_RANGE;
 800105c:	23f8      	movs	r3, #248	; 0xf8
 800105e:	73fb      	strb	r3, [r7, #15]
 8001060:	e00a      	b.n	8001078 <validate_bandwidth_perfmode+0x3c>
		}
	} else if (perf_mode == BMA4_CIC_AVG_MODE) {
 8001062:	79bb      	ldrb	r3, [r7, #6]
 8001064:	2b00      	cmp	r3, #0
 8001066:	d105      	bne.n	8001074 <validate_bandwidth_perfmode+0x38>
		if (bandwidth > BMA4_ACCEL_RES_AVG128) {
 8001068:	79fb      	ldrb	r3, [r7, #7]
 800106a:	2b07      	cmp	r3, #7
 800106c:	d904      	bls.n	8001078 <validate_bandwidth_perfmode+0x3c>
			/* Invalid bandwidth error for CIC avg. mode */
			rslt = BMA4_E_OUT_OF_RANGE;
 800106e:	23f8      	movs	r3, #248	; 0xf8
 8001070:	73fb      	strb	r3, [r7, #15]
 8001072:	e001      	b.n	8001078 <validate_bandwidth_perfmode+0x3c>
		}
	} else {
		rslt = BMA4_E_OUT_OF_RANGE;
 8001074:	23f8      	movs	r3, #248	; 0xf8
 8001076:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 8001078:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800107c:	4618      	mov	r0, r3
 800107e:	3714      	adds	r7, #20
 8001080:	46bd      	mov	sp, r7
 8001082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001086:	4770      	bx	lr

08001088 <validate_odr>:

/*!
 *  @brief This API validates the ODR value set by the user.
 */
static int8_t validate_odr(uint8_t odr) {
 8001088:	b480      	push	{r7}
 800108a:	b085      	sub	sp, #20
 800108c:	af00      	add	r7, sp, #0
 800108e:	4603      	mov	r3, r0
 8001090:	71fb      	strb	r3, [r7, #7]
	int8_t rslt = BMA4_OK;
 8001092:	2300      	movs	r3, #0
 8001094:	73fb      	strb	r3, [r7, #15]

	if ((odr < BMA4_OUTPUT_DATA_RATE_0_78HZ)
 8001096:	79fb      	ldrb	r3, [r7, #7]
 8001098:	2b00      	cmp	r3, #0
 800109a:	d002      	beq.n	80010a2 <validate_odr+0x1a>
			|| (odr > BMA4_OUTPUT_DATA_RATE_1600HZ)) {
 800109c:	79fb      	ldrb	r3, [r7, #7]
 800109e:	2b0c      	cmp	r3, #12
 80010a0:	d901      	bls.n	80010a6 <validate_odr+0x1e>
		/* If odr is not valid return error */
		rslt = BMA4_E_OUT_OF_RANGE;
 80010a2:	23f8      	movs	r3, #248	; 0xf8
 80010a4:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 80010a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80010aa:	4618      	mov	r0, r3
 80010ac:	3714      	adds	r7, #20
 80010ae:	46bd      	mov	sp, r7
 80010b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b4:	4770      	bx	lr

080010b6 <bma4_set_advance_power_save>:
/*! @endcond */

/*!
 *  @brief This API sets the advance power save mode in the sensor.
 */
int8_t bma4_set_advance_power_save(uint8_t adv_pwr_save, struct bma4_dev *dev) {
 80010b6:	b580      	push	{r7, lr}
 80010b8:	b084      	sub	sp, #16
 80010ba:	af00      	add	r7, sp, #0
 80010bc:	4603      	mov	r3, r0
 80010be:	6039      	str	r1, [r7, #0]
 80010c0:	71fb      	strb	r3, [r7, #7]
	int8_t rslt;
	uint8_t data = 0;
 80010c2:	2300      	movs	r3, #0
 80010c4:	73bb      	strb	r3, [r7, #14]

	//printf("TEST Func bma4_set_advance_power_save \r\n");
	/* Check the dev structure as NULL */
	rslt = null_pointer_check(dev);
 80010c6:	6838      	ldr	r0, [r7, #0]
 80010c8:	f000 f99e 	bl	8001408 <null_pointer_check>
 80010cc:	4603      	mov	r3, r0
 80010ce:	73fb      	strb	r3, [r7, #15]

	if (rslt == BMA4_OK) {
 80010d0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d123      	bne.n	8001120 <bma4_set_advance_power_save+0x6a>
		rslt = bma4_read_regs(BMA4_POWER_CONF_ADDR, &data, 1, dev);
 80010d8:	f107 010e 	add.w	r1, r7, #14
 80010dc:	683b      	ldr	r3, [r7, #0]
 80010de:	2201      	movs	r2, #1
 80010e0:	207c      	movs	r0, #124	; 0x7c
 80010e2:	f7ff fd48 	bl	8000b76 <bma4_read_regs>
 80010e6:	4603      	mov	r3, r0
 80010e8:	73fb      	strb	r3, [r7, #15]

		if (rslt == BMA4_OK) {
 80010ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d116      	bne.n	8001120 <bma4_set_advance_power_save+0x6a>
			data = BMA4_SET_BITS_POS_0(data, BMA4_ADVANCE_POWER_SAVE,
 80010f2:	7bbb      	ldrb	r3, [r7, #14]
 80010f4:	b25b      	sxtb	r3, r3
 80010f6:	f023 0301 	bic.w	r3, r3, #1
 80010fa:	b25a      	sxtb	r2, r3
 80010fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001100:	f003 0301 	and.w	r3, r3, #1
 8001104:	b25b      	sxtb	r3, r3
 8001106:	4313      	orrs	r3, r2
 8001108:	b25b      	sxtb	r3, r3
 800110a:	b2db      	uxtb	r3, r3
 800110c:	73bb      	strb	r3, [r7, #14]
					adv_pwr_save);
			rslt = bma4_write_regs(BMA4_POWER_CONF_ADDR, &data, 1, dev);
 800110e:	f107 010e 	add.w	r1, r7, #14
 8001112:	683b      	ldr	r3, [r7, #0]
 8001114:	2201      	movs	r2, #1
 8001116:	207c      	movs	r0, #124	; 0x7c
 8001118:	f7ff fb2d 	bl	8000776 <bma4_write_regs>
 800111c:	4603      	mov	r3, r0
 800111e:	73fb      	strb	r3, [r7, #15]

		}
	}

	return rslt;
 8001120:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001124:	4618      	mov	r0, r3
 8001126:	3710      	adds	r7, #16
 8001128:	46bd      	mov	sp, r7
 800112a:	bd80      	pop	{r7, pc}

0800112c <bma4_get_advance_power_save>:

/*!
 *  @brief This API reads the status of advance power save mode
 *  from the sensor.
 */
int8_t bma4_get_advance_power_save(uint8_t *adv_pwr_save, struct bma4_dev *dev) {
 800112c:	b580      	push	{r7, lr}
 800112e:	b084      	sub	sp, #16
 8001130:	af00      	add	r7, sp, #0
 8001132:	6078      	str	r0, [r7, #4]
 8001134:	6039      	str	r1, [r7, #0]
	int8_t rslt;
	uint8_t data = 0;
 8001136:	2300      	movs	r3, #0
 8001138:	73bb      	strb	r3, [r7, #14]

	/* Check the dev structure as NULL */
	rslt = null_pointer_check(dev);
 800113a:	6838      	ldr	r0, [r7, #0]
 800113c:	f000 f964 	bl	8001408 <null_pointer_check>
 8001140:	4603      	mov	r3, r0
 8001142:	73fb      	strb	r3, [r7, #15]

	if ((rslt == BMA4_OK) && (adv_pwr_save != NULL)) {
 8001144:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001148:	2b00      	cmp	r3, #0
 800114a:	d116      	bne.n	800117a <bma4_get_advance_power_save+0x4e>
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	2b00      	cmp	r3, #0
 8001150:	d013      	beq.n	800117a <bma4_get_advance_power_save+0x4e>
		rslt = bma4_read_regs(BMA4_POWER_CONF_ADDR, &data, 1, dev);
 8001152:	f107 010e 	add.w	r1, r7, #14
 8001156:	683b      	ldr	r3, [r7, #0]
 8001158:	2201      	movs	r2, #1
 800115a:	207c      	movs	r0, #124	; 0x7c
 800115c:	f7ff fd0b 	bl	8000b76 <bma4_read_regs>
 8001160:	4603      	mov	r3, r0
 8001162:	73fb      	strb	r3, [r7, #15]
		if (rslt == BMA4_OK) {
 8001164:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001168:	2b00      	cmp	r3, #0
 800116a:	d108      	bne.n	800117e <bma4_get_advance_power_save+0x52>
			*adv_pwr_save = BMA4_GET_BITS_POS_0(data, BMA4_ADVANCE_POWER_SAVE);
 800116c:	7bbb      	ldrb	r3, [r7, #14]
 800116e:	f003 0301 	and.w	r3, r3, #1
 8001172:	b2da      	uxtb	r2, r3
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	701a      	strb	r2, [r3, #0]
		if (rslt == BMA4_OK) {
 8001178:	e001      	b.n	800117e <bma4_get_advance_power_save+0x52>
		}
	} else {
		rslt = BMA4_E_NULL_PTR;
 800117a:	23ff      	movs	r3, #255	; 0xff
 800117c:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 800117e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001182:	4618      	mov	r0, r3
 8001184:	3710      	adds	r7, #16
 8001186:	46bd      	mov	sp, r7
 8001188:	bd80      	pop	{r7, pc}

0800118a <bma4_set_accel_enable>:
}

/*!
 *  @brief This API enables or disables the Accel in the sensor.
 */
int8_t bma4_set_accel_enable(uint8_t accel_en, struct bma4_dev *dev) {
 800118a:	b580      	push	{r7, lr}
 800118c:	b084      	sub	sp, #16
 800118e:	af00      	add	r7, sp, #0
 8001190:	4603      	mov	r3, r0
 8001192:	6039      	str	r1, [r7, #0]
 8001194:	71fb      	strb	r3, [r7, #7]
	int8_t rslt;
	uint8_t data = 0;
 8001196:	2300      	movs	r3, #0
 8001198:	73bb      	strb	r3, [r7, #14]

	/* Check the dev structure as NULL */
	rslt = null_pointer_check(dev);
 800119a:	6838      	ldr	r0, [r7, #0]
 800119c:	f000 f934 	bl	8001408 <null_pointer_check>
 80011a0:	4603      	mov	r3, r0
 80011a2:	73fb      	strb	r3, [r7, #15]

	if (rslt == BMA4_OK) {
 80011a4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d124      	bne.n	80011f6 <bma4_set_accel_enable+0x6c>
		rslt = bma4_read_regs(BMA4_POWER_CTRL_ADDR, &data, 1, dev);
 80011ac:	f107 010e 	add.w	r1, r7, #14
 80011b0:	683b      	ldr	r3, [r7, #0]
 80011b2:	2201      	movs	r2, #1
 80011b4:	207d      	movs	r0, #125	; 0x7d
 80011b6:	f7ff fcde 	bl	8000b76 <bma4_read_regs>
 80011ba:	4603      	mov	r3, r0
 80011bc:	73fb      	strb	r3, [r7, #15]
		if (rslt == BMA4_OK) {
 80011be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d117      	bne.n	80011f6 <bma4_set_accel_enable+0x6c>
			data = BMA4_SET_BITSLICE(data, BMA4_ACCEL_ENABLE, accel_en);
 80011c6:	7bbb      	ldrb	r3, [r7, #14]
 80011c8:	b25b      	sxtb	r3, r3
 80011ca:	f023 0304 	bic.w	r3, r3, #4
 80011ce:	b25a      	sxtb	r2, r3
 80011d0:	79fb      	ldrb	r3, [r7, #7]
 80011d2:	009b      	lsls	r3, r3, #2
 80011d4:	b25b      	sxtb	r3, r3
 80011d6:	f003 0304 	and.w	r3, r3, #4
 80011da:	b25b      	sxtb	r3, r3
 80011dc:	4313      	orrs	r3, r2
 80011de:	b25b      	sxtb	r3, r3
 80011e0:	b2db      	uxtb	r3, r3
 80011e2:	73bb      	strb	r3, [r7, #14]
			rslt = bma4_write_regs(BMA4_POWER_CTRL_ADDR, &data, 1, dev);
 80011e4:	f107 010e 	add.w	r1, r7, #14
 80011e8:	683b      	ldr	r3, [r7, #0]
 80011ea:	2201      	movs	r2, #1
 80011ec:	207d      	movs	r0, #125	; 0x7d
 80011ee:	f7ff fac2 	bl	8000776 <bma4_write_regs>
 80011f2:	4603      	mov	r3, r0
 80011f4:	73fb      	strb	r3, [r7, #15]
		}
	}

	return rslt;
 80011f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80011fa:	4618      	mov	r0, r3
 80011fc:	3710      	adds	r7, #16
 80011fe:	46bd      	mov	sp, r7
 8001200:	bd80      	pop	{r7, pc}
	...

08001204 <bma4_map_interrupt>:
/*!
 *  @brief API sets the interrupt to either interrupt1 or
 *  interrupt2 pin in the sensor.
 */
int8_t bma4_map_interrupt(uint8_t int_line, uint16_t int_map, uint8_t enable,
		struct bma4_dev *dev) {
 8001204:	b580      	push	{r7, lr}
 8001206:	b084      	sub	sp, #16
 8001208:	af00      	add	r7, sp, #0
 800120a:	603b      	str	r3, [r7, #0]
 800120c:	4603      	mov	r3, r0
 800120e:	71fb      	strb	r3, [r7, #7]
 8001210:	460b      	mov	r3, r1
 8001212:	80bb      	strh	r3, [r7, #4]
 8001214:	4613      	mov	r3, r2
 8001216:	71bb      	strb	r3, [r7, #6]
	int8_t rslt;
	uint8_t data[3] = { 0, 0, 0 };
 8001218:	2300      	movs	r3, #0
 800121a:	733b      	strb	r3, [r7, #12]
 800121c:	2300      	movs	r3, #0
 800121e:	737b      	strb	r3, [r7, #13]
 8001220:	2300      	movs	r3, #0
 8001222:	73bb      	strb	r3, [r7, #14]
	uint8_t index[2] = { BMA4_INT_MAP_1_ADDR, BMA4_INT_MAP_2_ADDR };
 8001224:	4b36      	ldr	r3, [pc, #216]	; (8001300 <bma4_map_interrupt+0xfc>)
 8001226:	881b      	ldrh	r3, [r3, #0]
 8001228:	813b      	strh	r3, [r7, #8]

	/* Check the dev structure as NULL */
	rslt = null_pointer_check(dev);
 800122a:	6838      	ldr	r0, [r7, #0]
 800122c:	f000 f8ec 	bl	8001408 <null_pointer_check>
 8001230:	4603      	mov	r3, r0
 8001232:	73fb      	strb	r3, [r7, #15]

	if (rslt == BMA4_OK) {
 8001234:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001238:	2b00      	cmp	r3, #0
 800123a:	d15b      	bne.n	80012f4 <bma4_map_interrupt+0xf0>
		rslt = bma4_read_regs(BMA4_INT_MAP_1_ADDR, data, 3, dev);
 800123c:	f107 010c 	add.w	r1, r7, #12
 8001240:	683b      	ldr	r3, [r7, #0]
 8001242:	2203      	movs	r2, #3
 8001244:	2056      	movs	r0, #86	; 0x56
 8001246:	f7ff fc96 	bl	8000b76 <bma4_read_regs>
 800124a:	4603      	mov	r3, r0
 800124c:	73fb      	strb	r3, [r7, #15]
		if (rslt == BMA4_OK) {
 800124e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001252:	2b00      	cmp	r3, #0
 8001254:	d14e      	bne.n	80012f4 <bma4_map_interrupt+0xf0>
			if (enable == TRUE) {
 8001256:	79bb      	ldrb	r3, [r7, #6]
 8001258:	2b01      	cmp	r3, #1
 800125a:	d10d      	bne.n	8001278 <bma4_map_interrupt+0x74>
				/* Feature interrupt mapping */
				data[int_line] = (uint8_t) (int_map & (0x00FF));
 800125c:	79fb      	ldrb	r3, [r7, #7]
 800125e:	88ba      	ldrh	r2, [r7, #4]
 8001260:	b2d2      	uxtb	r2, r2
 8001262:	f107 0110 	add.w	r1, r7, #16
 8001266:	440b      	add	r3, r1
 8001268:	f803 2c04 	strb.w	r2, [r3, #-4]

				/* Hardware interrupt mapping */
				data[2] = (uint8_t) ((int_map & (0xFF00)) >> 8);
 800126c:	88bb      	ldrh	r3, [r7, #4]
 800126e:	0a1b      	lsrs	r3, r3, #8
 8001270:	b29b      	uxth	r3, r3
 8001272:	b2db      	uxtb	r3, r3
 8001274:	73bb      	strb	r3, [r7, #14]
 8001276:	e01f      	b.n	80012b8 <bma4_map_interrupt+0xb4>
			} else {
				/* Feature interrupt un-mapping */
				data[int_line] &= (~(uint8_t) (int_map & (0x00FF)));
 8001278:	79fb      	ldrb	r3, [r7, #7]
 800127a:	f107 0210 	add.w	r2, r7, #16
 800127e:	4413      	add	r3, r2
 8001280:	f813 3c04 	ldrb.w	r3, [r3, #-4]
 8001284:	b25a      	sxtb	r2, r3
 8001286:	88bb      	ldrh	r3, [r7, #4]
 8001288:	b25b      	sxtb	r3, r3
 800128a:	43db      	mvns	r3, r3
 800128c:	b25b      	sxtb	r3, r3
 800128e:	4013      	ands	r3, r2
 8001290:	b25a      	sxtb	r2, r3
 8001292:	79fb      	ldrb	r3, [r7, #7]
 8001294:	b2d2      	uxtb	r2, r2
 8001296:	f107 0110 	add.w	r1, r7, #16
 800129a:	440b      	add	r3, r1
 800129c:	f803 2c04 	strb.w	r2, [r3, #-4]

				/* Hardware interrupt un-mapping */
				data[2] &= (~(uint8_t) ((int_map & (0xFF00)) >> 8));
 80012a0:	7bbb      	ldrb	r3, [r7, #14]
 80012a2:	b25a      	sxtb	r2, r3
 80012a4:	88bb      	ldrh	r3, [r7, #4]
 80012a6:	0a1b      	lsrs	r3, r3, #8
 80012a8:	b29b      	uxth	r3, r3
 80012aa:	b25b      	sxtb	r3, r3
 80012ac:	43db      	mvns	r3, r3
 80012ae:	b25b      	sxtb	r3, r3
 80012b0:	4013      	ands	r3, r2
 80012b2:	b25b      	sxtb	r3, r3
 80012b4:	b2db      	uxtb	r3, r3
 80012b6:	73bb      	strb	r3, [r7, #14]
			}

			rslt = bma4_write_regs(index[int_line], &data[int_line], 1, dev);
 80012b8:	79fb      	ldrb	r3, [r7, #7]
 80012ba:	f107 0210 	add.w	r2, r7, #16
 80012be:	4413      	add	r3, r2
 80012c0:	f813 0c08 	ldrb.w	r0, [r3, #-8]
 80012c4:	79fb      	ldrb	r3, [r7, #7]
 80012c6:	f107 020c 	add.w	r2, r7, #12
 80012ca:	18d1      	adds	r1, r2, r3
 80012cc:	683b      	ldr	r3, [r7, #0]
 80012ce:	2201      	movs	r2, #1
 80012d0:	f7ff fa51 	bl	8000776 <bma4_write_regs>
 80012d4:	4603      	mov	r3, r0
 80012d6:	73fb      	strb	r3, [r7, #15]
			if (rslt == BMA4_OK) {
 80012d8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d109      	bne.n	80012f4 <bma4_map_interrupt+0xf0>
				rslt = bma4_write_regs(BMA4_INT_MAP_DATA_ADDR, &data[2], 1,
 80012e0:	f107 030c 	add.w	r3, r7, #12
 80012e4:	1c99      	adds	r1, r3, #2
 80012e6:	683b      	ldr	r3, [r7, #0]
 80012e8:	2201      	movs	r2, #1
 80012ea:	2058      	movs	r0, #88	; 0x58
 80012ec:	f7ff fa43 	bl	8000776 <bma4_write_regs>
 80012f0:	4603      	mov	r3, r0
 80012f2:	73fb      	strb	r3, [r7, #15]
						dev);
			}
		}
	}

	return rslt;
 80012f4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80012f8:	4618      	mov	r0, r3
 80012fa:	3710      	adds	r7, #16
 80012fc:	46bd      	mov	sp, r7
 80012fe:	bd80      	pop	{r7, pc}
 8001300:	0801eee8 	.word	0x0801eee8

08001304 <bma4_read_int_status>:
}

/*!
 *  @brief This API reads the Feature and Hardware interrupt status from the sensor.
 */
int8_t bma4_read_int_status(uint16_t *int_status, struct bma4_dev *dev) {
 8001304:	b580      	push	{r7, lr}
 8001306:	b084      	sub	sp, #16
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]
 800130c:	6039      	str	r1, [r7, #0]
	int8_t rslt;
	uint8_t data[2] = { 0 };
 800130e:	2300      	movs	r3, #0
 8001310:	81bb      	strh	r3, [r7, #12]

	/* Check the dev structure as NULL */
	rslt = null_pointer_check(dev);
 8001312:	6838      	ldr	r0, [r7, #0]
 8001314:	f000 f878 	bl	8001408 <null_pointer_check>
 8001318:	4603      	mov	r3, r0
 800131a:	73fb      	strb	r3, [r7, #15]

	if ((rslt == BMA4_OK) && (int_status != NULL)) {
 800131c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001320:	2b00      	cmp	r3, #0
 8001322:	d118      	bne.n	8001356 <bma4_read_int_status+0x52>
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	2b00      	cmp	r3, #0
 8001328:	d015      	beq.n	8001356 <bma4_read_int_status+0x52>
		rslt = bma4_read_regs(BMA4_INT_STAT_0_ADDR, data, 2, dev);
 800132a:	f107 010c 	add.w	r1, r7, #12
 800132e:	683b      	ldr	r3, [r7, #0]
 8001330:	2202      	movs	r2, #2
 8001332:	201c      	movs	r0, #28
 8001334:	f7ff fc1f 	bl	8000b76 <bma4_read_regs>
 8001338:	4603      	mov	r3, r0
 800133a:	73fb      	strb	r3, [r7, #15]
		if (rslt == BMA4_OK) {
 800133c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001340:	2b00      	cmp	r3, #0
 8001342:	d10a      	bne.n	800135a <bma4_read_int_status+0x56>
			*int_status = data[0];
 8001344:	7b3b      	ldrb	r3, [r7, #12]
 8001346:	b29a      	uxth	r2, r3
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	801a      	strh	r2, [r3, #0]
			*((uint8_t*) int_status + 1) = data[1];
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	3301      	adds	r3, #1
 8001350:	7b7a      	ldrb	r2, [r7, #13]
 8001352:	701a      	strb	r2, [r3, #0]
		if (rslt == BMA4_OK) {
 8001354:	e001      	b.n	800135a <bma4_read_int_status+0x56>
		}
	} else {
		rslt = BMA4_E_NULL_PTR;
 8001356:	23ff      	movs	r3, #255	; 0xff
 8001358:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 800135a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800135e:	4618      	mov	r0, r3
 8001360:	3710      	adds	r7, #16
 8001362:	46bd      	mov	sp, r7
 8001364:	bd80      	pop	{r7, pc}

08001366 <stream_transfer_write>:
/*!
 *  @brief This API writes the config stream data in memory using burst mode
 *  @note index value should be even number.
 */
static int8_t stream_transfer_write(const uint8_t *stream_data, uint16_t index,
		struct bma4_dev *dev) {
 8001366:	b580      	push	{r7, lr}
 8001368:	b086      	sub	sp, #24
 800136a:	af00      	add	r7, sp, #0
 800136c:	60f8      	str	r0, [r7, #12]
 800136e:	460b      	mov	r3, r1
 8001370:	607a      	str	r2, [r7, #4]
 8001372:	817b      	strh	r3, [r7, #10]
	int8_t rslt;
	uint8_t asic_msb = (uint8_t) ((index / 2) >> 4);
 8001374:	897b      	ldrh	r3, [r7, #10]
 8001376:	085b      	lsrs	r3, r3, #1
 8001378:	b29b      	uxth	r3, r3
 800137a:	091b      	lsrs	r3, r3, #4
 800137c:	b29b      	uxth	r3, r3
 800137e:	b2db      	uxtb	r3, r3
 8001380:	75bb      	strb	r3, [r7, #22]
	uint8_t asic_lsb = ((index / 2) & 0x0F);
 8001382:	897b      	ldrh	r3, [r7, #10]
 8001384:	085b      	lsrs	r3, r3, #1
 8001386:	b29b      	uxth	r3, r3
 8001388:	b2db      	uxtb	r3, r3
 800138a:	f003 030f 	and.w	r3, r3, #15
 800138e:	b2db      	uxtb	r3, r3
 8001390:	757b      	strb	r3, [r7, #21]

	/* Check the dev structure as NULL */
	rslt = null_pointer_check(dev);
 8001392:	6878      	ldr	r0, [r7, #4]
 8001394:	f000 f838 	bl	8001408 <null_pointer_check>
 8001398:	4603      	mov	r3, r0
 800139a:	75fb      	strb	r3, [r7, #23]

	if ((rslt == BMA4_OK) && (stream_data != NULL)) {
 800139c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d127      	bne.n	80013f4 <stream_transfer_write+0x8e>
 80013a4:	68fb      	ldr	r3, [r7, #12]
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d024      	beq.n	80013f4 <stream_transfer_write+0x8e>
		rslt = bma4_write_regs(BMA4_RESERVED_REG_5B_ADDR, &asic_lsb, 1, dev);
 80013aa:	f107 0115 	add.w	r1, r7, #21
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	2201      	movs	r2, #1
 80013b2:	205b      	movs	r0, #91	; 0x5b
 80013b4:	f7ff f9df 	bl	8000776 <bma4_write_regs>
 80013b8:	4603      	mov	r3, r0
 80013ba:	75fb      	strb	r3, [r7, #23]
		if (rslt == BMA4_OK) {
 80013bc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d11a      	bne.n	80013fa <stream_transfer_write+0x94>
			rslt = bma4_write_regs(BMA4_RESERVED_REG_5C_ADDR, &asic_msb, 1,
 80013c4:	f107 0116 	add.w	r1, r7, #22
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	2201      	movs	r2, #1
 80013cc:	205c      	movs	r0, #92	; 0x5c
 80013ce:	f7ff f9d2 	bl	8000776 <bma4_write_regs>
 80013d2:	4603      	mov	r3, r0
 80013d4:	75fb      	strb	r3, [r7, #23]
					dev);
			if (rslt == BMA4_OK) {
 80013d6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d10d      	bne.n	80013fa <stream_transfer_write+0x94>
				rslt = write_regs(BMA4_FEATURE_CONFIG_ADDR,
						(uint8_t*) stream_data, dev->read_write_len, dev);
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	8a9b      	ldrh	r3, [r3, #20]
				rslt = write_regs(BMA4_FEATURE_CONFIG_ADDR,
 80013e2:	461a      	mov	r2, r3
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	68f9      	ldr	r1, [r7, #12]
 80013e8:	205e      	movs	r0, #94	; 0x5e
 80013ea:	f7ff faa7 	bl	800093c <write_regs>
 80013ee:	4603      	mov	r3, r0
 80013f0:	75fb      	strb	r3, [r7, #23]
		if (rslt == BMA4_OK) {
 80013f2:	e002      	b.n	80013fa <stream_transfer_write+0x94>
			}
		}
	} else {
		rslt = BMA4_E_NULL_PTR;
 80013f4:	23ff      	movs	r3, #255	; 0xff
 80013f6:	75fb      	strb	r3, [r7, #23]
 80013f8:	e000      	b.n	80013fc <stream_transfer_write+0x96>
		if (rslt == BMA4_OK) {
 80013fa:	bf00      	nop
	}

	return rslt;
 80013fc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001400:	4618      	mov	r0, r3
 8001402:	3718      	adds	r7, #24
 8001404:	46bd      	mov	sp, r7
 8001406:	bd80      	pop	{r7, pc}

08001408 <null_pointer_check>:
}

/*!
 * @brief This internal API checks null pointer error
 */
static int8_t null_pointer_check(const struct bma4_dev *dev) {
 8001408:	b480      	push	{r7}
 800140a:	b085      	sub	sp, #20
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
	int8_t rslt = BMA4_OK;
 8001410:	2300      	movs	r3, #0
 8001412:	73fb      	strb	r3, [r7, #15]

	if ((dev == NULL) || (dev->bus_read == NULL) || (dev->bus_write == NULL)
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	2b00      	cmp	r3, #0
 8001418:	d00b      	beq.n	8001432 <null_pointer_check+0x2a>
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	6a1b      	ldr	r3, [r3, #32]
 800141e:	2b00      	cmp	r3, #0
 8001420:	d007      	beq.n	8001432 <null_pointer_check+0x2a>
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001426:	2b00      	cmp	r3, #0
 8001428:	d003      	beq.n	8001432 <null_pointer_check+0x2a>
			|| (dev->intf_ptr == NULL)) {
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	685b      	ldr	r3, [r3, #4]
 800142e:	2b00      	cmp	r3, #0
 8001430:	d102      	bne.n	8001438 <null_pointer_check+0x30>
		rslt = BMA4_E_NULL_PTR;
 8001432:	23ff      	movs	r3, #255	; 0xff
 8001434:	73fb      	strb	r3, [r7, #15]
 8001436:	e001      	b.n	800143c <null_pointer_check+0x34>
	} else {
		rslt = BMA4_OK;
 8001438:	2300      	movs	r3, #0
 800143a:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 800143c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001440:	4618      	mov	r0, r3
 8001442:	3714      	adds	r7, #20
 8001444:	46bd      	mov	sp, r7
 8001446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144a:	4770      	bx	lr

0800144c <bma456_init>:
 * @brief This API is the entry point.
 * Call this API before using all other APIs.
 * This API reads the chip-id of the sensor and sets the resolution.
 */
int8_t bma456_init(struct bma4_dev *dev)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	b084      	sub	sp, #16
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    rslt = bma4_init(dev);
 8001454:	6878      	ldr	r0, [r7, #4]
 8001456:	f7ff f8cb 	bl	80005f0 <bma4_init>
 800145a:	4603      	mov	r3, r0
 800145c:	73fb      	strb	r3, [r7, #15]
    if (rslt == BMA4_OK)
 800145e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001462:	2b00      	cmp	r3, #0
 8001464:	d113      	bne.n	800148e <bma456_init+0x42>
    {
//printf("%x CHIPID\r\n",dev->chip_id);
        if (dev->chip_id == BMA456_CHIP_ID)
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	781b      	ldrb	r3, [r3, #0]
 800146a:	2b16      	cmp	r3, #22
 800146c:	d10d      	bne.n	800148a <bma456_init+0x3e>
        {
            /* Resolution of BMA456 sensor is 16 bit */
            dev->resolution = 16;
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	2210      	movs	r2, #16
 8001472:	731a      	strb	r2, [r3, #12]
            dev->feature_len = BMA456_FEATURE_SIZE;
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	2246      	movs	r2, #70	; 0x46
 8001478:	759a      	strb	r2, [r3, #22]
            dev->variant = BMA45X_VARIANT;
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	2202      	movs	r2, #2
 800147e:	735a      	strb	r2, [r3, #13]
            //printf("config size %d \r\n", sizeof(bma456_config_file));
            dev->config_size = sizeof(bma456_config_file);
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	f44f 52c0 	mov.w	r2, #6144	; 0x1800
 8001486:	859a      	strh	r2, [r3, #44]	; 0x2c
 8001488:	e001      	b.n	800148e <bma456_init+0x42>
        }
        else
        {
            rslt = BMA4_E_INVALID_SENSOR;
 800148a:	23fc      	movs	r3, #252	; 0xfc
 800148c:	73fb      	strb	r3, [r7, #15]
        }
    }

    return rslt;
 800148e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001492:	4618      	mov	r0, r3
 8001494:	3710      	adds	r7, #16
 8001496:	46bd      	mov	sp, r7
 8001498:	bd80      	pop	{r7, pc}
	...

0800149c <bma456_write_config_file>:
/*!
 * @brief This API is used to upload the configuration file to enable the
 * features of the sensor.
 */
int8_t bma456_write_config_file(struct bma4_dev *dev)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	b084      	sub	sp, #16
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	6078      	str	r0, [r7, #4]
    int8_t rslt = BMA4_OK;
 80014a4:	2300      	movs	r3, #0
 80014a6:	73fb      	strb	r3, [r7, #15]

    if (dev != NULL)
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d028      	beq.n	8001500 <bma456_write_config_file+0x64>
    {
        if (dev->chip_id == BMA456_CHIP_ID)
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	781b      	ldrb	r3, [r3, #0]
 80014b2:	2b16      	cmp	r3, #22
 80014b4:	d121      	bne.n	80014fa <bma456_write_config_file+0x5e>
        {
            /* Configuration stream read/write length boundary
             * check
             */
            if ((dev->read_write_len >= BMA456_RD_WR_MIN_LEN) && (dev->read_write_len <= BMA456_RD_WR_MAX_LEN))
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	8a9b      	ldrh	r3, [r3, #20]
 80014ba:	2b01      	cmp	r3, #1
 80014bc:	d91a      	bls.n	80014f4 <bma456_write_config_file+0x58>
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	8a9b      	ldrh	r3, [r3, #20]
 80014c2:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 80014c6:	d815      	bhi.n	80014f4 <bma456_write_config_file+0x58>
            {

                /* Even or odd check */
                if ((dev->read_write_len % 2) != 0)
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	8a9b      	ldrh	r3, [r3, #20]
 80014cc:	f003 0301 	and.w	r3, r3, #1
 80014d0:	b29b      	uxth	r3, r3
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d005      	beq.n	80014e2 <bma456_write_config_file+0x46>
                {
                    dev->read_write_len = dev->read_write_len - 1;
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	8a9b      	ldrh	r3, [r3, #20]
 80014da:	3b01      	subs	r3, #1
 80014dc:	b29a      	uxth	r2, r3
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	829a      	strh	r2, [r3, #20]
                }

                /* Assign stream data */
                dev->config_file_ptr = bma456_config_file;
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	4a0a      	ldr	r2, [pc, #40]	; (8001510 <bma456_write_config_file+0x74>)
 80014e6:	611a      	str	r2, [r3, #16]

                rslt = bma4_write_config_file(dev);
 80014e8:	6878      	ldr	r0, [r7, #4]
 80014ea:	f7ff f8c0 	bl	800066e <bma4_write_config_file>
 80014ee:	4603      	mov	r3, r0
 80014f0:	73fb      	strb	r3, [r7, #15]
 80014f2:	e007      	b.n	8001504 <bma456_write_config_file+0x68>

            }
            else
            {

                rslt = BMA4_E_RD_WR_LENGTH_INVALID;
 80014f4:	23f6      	movs	r3, #246	; 0xf6
 80014f6:	73fb      	strb	r3, [r7, #15]
 80014f8:	e004      	b.n	8001504 <bma456_write_config_file+0x68>
            }
        }
        else
        {
            rslt = BMA4_E_INVALID_SENSOR;
 80014fa:	23fc      	movs	r3, #252	; 0xfc
 80014fc:	73fb      	strb	r3, [r7, #15]
 80014fe:	e001      	b.n	8001504 <bma456_write_config_file+0x68>
        }
    }
    else
    {
        rslt = BMA4_E_NULL_PTR;
 8001500:	23ff      	movs	r3, #255	; 0xff
 8001502:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8001504:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001508:	4618      	mov	r0, r3
 800150a:	3710      	adds	r7, #16
 800150c:	46bd      	mov	sp, r7
 800150e:	bd80      	pop	{r7, pc}
 8001510:	08022bd0 	.word	0x08022bd0

08001514 <bma456_map_interrupt>:
/*!
 * @brief This API sets/un-sets the user provided interrupt to either interrupt
 * pin1 or pin2 in the sensor.
 */
int8_t bma456_map_interrupt(uint8_t int_line, uint16_t int_map, uint8_t enable, struct bma4_dev *dev)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	b084      	sub	sp, #16
 8001518:	af00      	add	r7, sp, #0
 800151a:	603b      	str	r3, [r7, #0]
 800151c:	4603      	mov	r3, r0
 800151e:	71fb      	strb	r3, [r7, #7]
 8001520:	460b      	mov	r3, r1
 8001522:	80bb      	strh	r3, [r7, #4]
 8001524:	4613      	mov	r3, r2
 8001526:	71bb      	strb	r3, [r7, #6]
    int8_t rslt = BMA4_OK;
 8001528:	2300      	movs	r3, #0
 800152a:	73fb      	strb	r3, [r7, #15]

    if (dev != NULL)
 800152c:	683b      	ldr	r3, [r7, #0]
 800152e:	2b00      	cmp	r3, #0
 8001530:	d015      	beq.n	800155e <bma456_map_interrupt+0x4a>
    {
        if (dev->chip_id == BMA456_CHIP_ID)
 8001532:	683b      	ldr	r3, [r7, #0]
 8001534:	781b      	ldrb	r3, [r3, #0]
 8001536:	2b16      	cmp	r3, #22
 8001538:	d10e      	bne.n	8001558 <bma456_map_interrupt+0x44>
        {
            if (int_line <= 1)
 800153a:	79fb      	ldrb	r3, [r7, #7]
 800153c:	2b01      	cmp	r3, #1
 800153e:	d808      	bhi.n	8001552 <bma456_map_interrupt+0x3e>
            {
                /* Map/Unmap the interrupt */
                rslt = bma4_map_interrupt(int_line, int_map, enable, dev);
 8001540:	79ba      	ldrb	r2, [r7, #6]
 8001542:	88b9      	ldrh	r1, [r7, #4]
 8001544:	79f8      	ldrb	r0, [r7, #7]
 8001546:	683b      	ldr	r3, [r7, #0]
 8001548:	f7ff fe5c 	bl	8001204 <bma4_map_interrupt>
 800154c:	4603      	mov	r3, r0
 800154e:	73fb      	strb	r3, [r7, #15]
 8001550:	e007      	b.n	8001562 <bma456_map_interrupt+0x4e>
            }
            else
            {
                rslt = BMA4_E_INT_LINE_INVALID;
 8001552:	23f7      	movs	r3, #247	; 0xf7
 8001554:	73fb      	strb	r3, [r7, #15]
 8001556:	e004      	b.n	8001562 <bma456_map_interrupt+0x4e>
            }
        }
        else
        {
            rslt = BMA4_E_INVALID_SENSOR;
 8001558:	23fc      	movs	r3, #252	; 0xfc
 800155a:	73fb      	strb	r3, [r7, #15]
 800155c:	e001      	b.n	8001562 <bma456_map_interrupt+0x4e>
        }
    }
    else
    {
        rslt = BMA4_E_NULL_PTR;
 800155e:	23ff      	movs	r3, #255	; 0xff
 8001560:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8001562:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001566:	4618      	mov	r0, r3
 8001568:	3710      	adds	r7, #16
 800156a:	46bd      	mov	sp, r7
 800156c:	bd80      	pop	{r7, pc}

0800156e <bma456_read_int_status>:

/*!
 * @brief This API reads the bma456 interrupt status from the sensor.
 */
int8_t bma456_read_int_status(uint16_t *int_status, struct bma4_dev *dev)
{
 800156e:	b580      	push	{r7, lr}
 8001570:	b084      	sub	sp, #16
 8001572:	af00      	add	r7, sp, #0
 8001574:	6078      	str	r0, [r7, #4]
 8001576:	6039      	str	r1, [r7, #0]
    int8_t rslt = BMA4_OK;
 8001578:	2300      	movs	r3, #0
 800157a:	73fb      	strb	r3, [r7, #15]

    if ((dev != NULL) && (int_status != NULL))
 800157c:	683b      	ldr	r3, [r7, #0]
 800157e:	2b00      	cmp	r3, #0
 8001580:	d010      	beq.n	80015a4 <bma456_read_int_status+0x36>
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	2b00      	cmp	r3, #0
 8001586:	d00d      	beq.n	80015a4 <bma456_read_int_status+0x36>
    {
        if (dev->chip_id == BMA456_CHIP_ID)
 8001588:	683b      	ldr	r3, [r7, #0]
 800158a:	781b      	ldrb	r3, [r3, #0]
 800158c:	2b16      	cmp	r3, #22
 800158e:	d106      	bne.n	800159e <bma456_read_int_status+0x30>
        {
            /* Read the interrupt status */
            rslt = bma4_read_int_status(int_status, dev);
 8001590:	6839      	ldr	r1, [r7, #0]
 8001592:	6878      	ldr	r0, [r7, #4]
 8001594:	f7ff feb6 	bl	8001304 <bma4_read_int_status>
 8001598:	4603      	mov	r3, r0
 800159a:	73fb      	strb	r3, [r7, #15]
        if (dev->chip_id == BMA456_CHIP_ID)
 800159c:	e004      	b.n	80015a8 <bma456_read_int_status+0x3a>
        }
        else
        {
            rslt = BMA4_E_INVALID_SENSOR;
 800159e:	23fc      	movs	r3, #252	; 0xfc
 80015a0:	73fb      	strb	r3, [r7, #15]
        if (dev->chip_id == BMA456_CHIP_ID)
 80015a2:	e001      	b.n	80015a8 <bma456_read_int_status+0x3a>
        }
    }
    else
    {
        rslt = BMA4_E_NULL_PTR;
 80015a4:	23ff      	movs	r3, #255	; 0xff
 80015a6:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 80015a8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80015ac:	4618      	mov	r0, r3
 80015ae:	3710      	adds	r7, #16
 80015b0:	46bd      	mov	sp, r7
 80015b2:	bd80      	pop	{r7, pc}

080015b4 <user_i2c_init>:
/*!                User interface functions                                   */

/*!
 * @brief Function for initialization of I2C bus.
 */
int8_t user_i2c_init(void) {
 80015b4:	b480      	push	{r7}
 80015b6:	af00      	add	r7, sp, #0

	/* Implement I2C bus initialization according to the target machine. */
	return 0;
 80015b8:	2300      	movs	r3, #0
}
 80015ba:	4618      	mov	r0, r3
 80015bc:	46bd      	mov	sp, r7
 80015be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c2:	4770      	bx	lr

080015c4 <user_spi_init>:

/*!
 * @brief Function for initialization of SPI bus.
 */
int8_t user_spi_init(void) {
 80015c4:	b480      	push	{r7}
 80015c6:	af00      	add	r7, sp, #0

	/* Implement SPI bus initialization according to the target machine. */
	return 0;
 80015c8:	2300      	movs	r3, #0
}
 80015ca:	4618      	mov	r0, r3
 80015cc:	46bd      	mov	sp, r7
 80015ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d2:	4770      	bx	lr

080015d4 <user_spi_read>:

/*!
 * @brief Function for reading the sensor's registers through SPI bus.
 */
int8_t user_spi_read(uint8_t reg_addr, uint8_t *reg_data, uint32_t length,
		void *intf_ptr) {
 80015d4:	b480      	push	{r7}
 80015d6:	b085      	sub	sp, #20
 80015d8:	af00      	add	r7, sp, #0
 80015da:	60b9      	str	r1, [r7, #8]
 80015dc:	607a      	str	r2, [r7, #4]
 80015de:	603b      	str	r3, [r7, #0]
 80015e0:	4603      	mov	r3, r0
 80015e2:	73fb      	strb	r3, [r7, #15]

	/* Implement the SPI read routine according to the target machine. */
	return 0;
 80015e4:	2300      	movs	r3, #0
}
 80015e6:	4618      	mov	r0, r3
 80015e8:	3714      	adds	r7, #20
 80015ea:	46bd      	mov	sp, r7
 80015ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f0:	4770      	bx	lr
	...

080015f4 <user_i2c_read>:

/*!
 * @brief Function for reading the sensor's registers through I2C bus.
 */
int8_t user_i2c_read(uint8_t reg_addr, uint8_t *reg_data, uint32_t length,
		void *intf_ptr) {
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b088      	sub	sp, #32
 80015f8:	af02      	add	r7, sp, #8
 80015fa:	60b9      	str	r1, [r7, #8]
 80015fc:	607a      	str	r2, [r7, #4]
 80015fe:	603b      	str	r3, [r7, #0]
 8001600:	4603      	mov	r3, r0
 8001602:	73fb      	strb	r3, [r7, #15]
	uint8_t reg_buf[1] = { reg_addr };
 8001604:	7bfb      	ldrb	r3, [r7, #15]
 8001606:	753b      	strb	r3, [r7, #20]
	HAL_StatusTypeDef ret = HAL_I2C_Master_Transmit(&hi2c1, 0x30, reg_buf,
 8001608:	f107 0214 	add.w	r2, r7, #20
 800160c:	f04f 33ff 	mov.w	r3, #4294967295
 8001610:	9300      	str	r3, [sp, #0]
 8001612:	2301      	movs	r3, #1
 8001614:	2130      	movs	r1, #48	; 0x30
 8001616:	480b      	ldr	r0, [pc, #44]	; (8001644 <user_i2c_read+0x50>)
 8001618:	f004 fa90 	bl	8005b3c <HAL_I2C_Master_Transmit>
 800161c:	4603      	mov	r3, r0
 800161e:	75fb      	strb	r3, [r7, #23]

//	if (ret != HAL_OK) {
//		printf("#################### HAL_TRANSMIT_FAIL @@\r\n");
//	}

	ret = HAL_I2C_Master_Receive(&hi2c1, 0x30, reg_data, length, HAL_MAX_DELAY);
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	b29a      	uxth	r2, r3
 8001624:	f04f 33ff 	mov.w	r3, #4294967295
 8001628:	9300      	str	r3, [sp, #0]
 800162a:	4613      	mov	r3, r2
 800162c:	68ba      	ldr	r2, [r7, #8]
 800162e:	2130      	movs	r1, #48	; 0x30
 8001630:	4804      	ldr	r0, [pc, #16]	; (8001644 <user_i2c_read+0x50>)
 8001632:	f004 fb77 	bl	8005d24 <HAL_I2C_Master_Receive>
 8001636:	4603      	mov	r3, r0
 8001638:	75fb      	strb	r3, [r7, #23]

//	if (ret != HAL_OK) {
//		printf("#################### HAL_RECEIVE_FAIL @@\r\n");
//	}
	/* Implement the I2C read routine according to the target machine. */
	return BMA4_INTF_RET_SUCCESS;
 800163a:	2300      	movs	r3, #0
}
 800163c:	4618      	mov	r0, r3
 800163e:	3718      	adds	r7, #24
 8001640:	46bd      	mov	sp, r7
 8001642:	bd80      	pop	{r7, pc}
 8001644:	20000ad0 	.word	0x20000ad0

08001648 <user_spi_write>:

/*!
 * @brief Function for writing the sensor's registers through SPI bus.
 */
int8_t user_spi_write(uint8_t reg_addr, const uint8_t *reg_data,
		uint32_t length, void *intf_ptr) {
 8001648:	b480      	push	{r7}
 800164a:	b085      	sub	sp, #20
 800164c:	af00      	add	r7, sp, #0
 800164e:	60b9      	str	r1, [r7, #8]
 8001650:	607a      	str	r2, [r7, #4]
 8001652:	603b      	str	r3, [r7, #0]
 8001654:	4603      	mov	r3, r0
 8001656:	73fb      	strb	r3, [r7, #15]

	/* Implement the SPI write routine according to the target machine. */
	return 0;
 8001658:	2300      	movs	r3, #0
}
 800165a:	4618      	mov	r0, r3
 800165c:	3714      	adds	r7, #20
 800165e:	46bd      	mov	sp, r7
 8001660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001664:	4770      	bx	lr
	...

08001668 <user_i2c_write>:

/*!
 * @brief Function for writing the sensor's registers through I2C bus.
 */
int8_t user_i2c_write(uint8_t reg_addr, const uint8_t *reg_data,
		uint32_t length, void *intf_ptr) {
 8001668:	b5b0      	push	{r4, r5, r7, lr}
 800166a:	b08a      	sub	sp, #40	; 0x28
 800166c:	af02      	add	r7, sp, #8
 800166e:	60b9      	str	r1, [r7, #8]
 8001670:	607a      	str	r2, [r7, #4]
 8001672:	603b      	str	r3, [r7, #0]
 8001674:	4603      	mov	r3, r0
 8001676:	73fb      	strb	r3, [r7, #15]
 8001678:	466b      	mov	r3, sp
 800167a:	461d      	mov	r5, r3

	uint8_t buffer[length + 1];
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	1c58      	adds	r0, r3, #1
 8001680:	4603      	mov	r3, r0
 8001682:	3b01      	subs	r3, #1
 8001684:	61fb      	str	r3, [r7, #28]
 8001686:	4601      	mov	r1, r0
 8001688:	f04f 0200 	mov.w	r2, #0
 800168c:	f04f 0300 	mov.w	r3, #0
 8001690:	f04f 0400 	mov.w	r4, #0
 8001694:	00d4      	lsls	r4, r2, #3
 8001696:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800169a:	00cb      	lsls	r3, r1, #3
 800169c:	4601      	mov	r1, r0
 800169e:	f04f 0200 	mov.w	r2, #0
 80016a2:	f04f 0300 	mov.w	r3, #0
 80016a6:	f04f 0400 	mov.w	r4, #0
 80016aa:	00d4      	lsls	r4, r2, #3
 80016ac:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 80016b0:	00cb      	lsls	r3, r1, #3
 80016b2:	1dc3      	adds	r3, r0, #7
 80016b4:	08db      	lsrs	r3, r3, #3
 80016b6:	00db      	lsls	r3, r3, #3
 80016b8:	ebad 0d03 	sub.w	sp, sp, r3
 80016bc:	ab02      	add	r3, sp, #8
 80016be:	3300      	adds	r3, #0
 80016c0:	61bb      	str	r3, [r7, #24]

	buffer[0] = reg_addr;
 80016c2:	69bb      	ldr	r3, [r7, #24]
 80016c4:	7bfa      	ldrb	r2, [r7, #15]
 80016c6:	701a      	strb	r2, [r3, #0]
	memcpy(&buffer[1], reg_data, length);
 80016c8:	69bb      	ldr	r3, [r7, #24]
 80016ca:	3301      	adds	r3, #1
 80016cc:	687a      	ldr	r2, [r7, #4]
 80016ce:	68b9      	ldr	r1, [r7, #8]
 80016d0:	4618      	mov	r0, r3
 80016d2:	f018 fc40 	bl	8019f56 <memcpy>

	HAL_StatusTypeDef ret = HAL_I2C_Master_Transmit(&hi2c1, 0x30, buffer,
 80016d6:	69ba      	ldr	r2, [r7, #24]
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	b29b      	uxth	r3, r3
 80016dc:	3301      	adds	r3, #1
 80016de:	b299      	uxth	r1, r3
 80016e0:	f04f 33ff 	mov.w	r3, #4294967295
 80016e4:	9300      	str	r3, [sp, #0]
 80016e6:	460b      	mov	r3, r1
 80016e8:	2130      	movs	r1, #48	; 0x30
 80016ea:	4805      	ldr	r0, [pc, #20]	; (8001700 <user_i2c_write+0x98>)
 80016ec:	f004 fa26 	bl	8005b3c <HAL_I2C_Master_Transmit>
 80016f0:	4603      	mov	r3, r0
 80016f2:	75fb      	strb	r3, [r7, #23]
						length+1, HAL_MAX_DELAY);

	return BMA4_INTF_RET_SUCCESS;
 80016f4:	2300      	movs	r3, #0
 80016f6:	46ad      	mov	sp, r5
}
 80016f8:	4618      	mov	r0, r3
 80016fa:	3720      	adds	r7, #32
 80016fc:	46bd      	mov	sp, r7
 80016fe:	bdb0      	pop	{r4, r5, r7, pc}
 8001700:	20000ad0 	.word	0x20000ad0

08001704 <user_delay>:

/*!
 * @brief This function provides the delay for required time (Microseconds) as per the input provided in some of the
 * APIs.
 */
void user_delay(uint32_t period_us, void *intf_ptr) {
 8001704:	b580      	push	{r7, lr}
 8001706:	b082      	sub	sp, #8
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]
 800170c:	6039      	str	r1, [r7, #0]
	/* Implement the delay routine according to the target machine. */
	osDelay(1);
 800170e:	2001      	movs	r0, #1
 8001710:	f008 f8de 	bl	80098d0 <osDelay>
}
 8001714:	bf00      	nop
 8001716:	3708      	adds	r7, #8
 8001718:	46bd      	mov	sp, r7
 800171a:	bd80      	pop	{r7, pc}

0800171c <bma4_interface_selection>:

/*!
 *  @brief Function to select the interface between SPI and I2C.
 */
int8_t bma4_interface_selection(struct bma4_dev *bma) {
 800171c:	b580      	push	{r7, lr}
 800171e:	b084      	sub	sp, #16
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
	int8_t rslt = BMA4_OK;
 8001724:	2300      	movs	r3, #0
 8001726:	73fb      	strb	r3, [r7, #15]

	if (bma != NULL) {
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	2b00      	cmp	r3, #0
 800172c:	d02e      	beq.n	800178c <bma4_interface_selection+0x70>
		/* Select the interface for execution
		 * For I2C : BMA4_I2C_INTF
		 * For SPI : BMA4_SPI_INTF
		 */
		bma->intf = BMA4_I2C_INTF;
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	2201      	movs	r2, #1
 8001732:	721a      	strb	r2, [r3, #8]

		/* Bus configuration : I2C */
		if (bma->intf == BMA4_I2C_INTF) {
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	7a1b      	ldrb	r3, [r3, #8]
 8001738:	2b01      	cmp	r3, #1
 800173a:	d10b      	bne.n	8001754 <bma4_interface_selection+0x38>
			//printf("I2C Interface \r\n");

			/* To initialize the user I2C function */
			user_i2c_init();
 800173c:	f7ff ff3a 	bl	80015b4 <user_i2c_init>
			dev_addr = 0x30; //BMA4_I2C_ADDR_PRIMARY
 8001740:	4b16      	ldr	r3, [pc, #88]	; (800179c <bma4_interface_selection+0x80>)
 8001742:	2230      	movs	r2, #48	; 0x30
 8001744:	701a      	strb	r2, [r3, #0]
			bma->bus_read = user_i2c_read;
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	4a15      	ldr	r2, [pc, #84]	; (80017a0 <bma4_interface_selection+0x84>)
 800174a:	621a      	str	r2, [r3, #32]
			bma->bus_write = user_i2c_write;
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	4a15      	ldr	r2, [pc, #84]	; (80017a4 <bma4_interface_selection+0x88>)
 8001750:	625a      	str	r2, [r3, #36]	; 0x24
 8001752:	e011      	b.n	8001778 <bma4_interface_selection+0x5c>
		}

		/* Bus configuration : SPI */
		else if (bma->intf == BMA4_SPI_INTF) {
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	7a1b      	ldrb	r3, [r3, #8]
 8001758:	2b00      	cmp	r3, #0
 800175a:	d10d      	bne.n	8001778 <bma4_interface_selection+0x5c>
			printf("SPI Interface \r\n");
 800175c:	4812      	ldr	r0, [pc, #72]	; (80017a8 <bma4_interface_selection+0x8c>)
 800175e:	f019 fb57 	bl	801ae10 <puts>

			/* To initialize the user SPI function */
			user_spi_init();
 8001762:	f7ff ff2f 	bl	80015c4 <user_spi_init>
			dev_addr = 0;
 8001766:	4b0d      	ldr	r3, [pc, #52]	; (800179c <bma4_interface_selection+0x80>)
 8001768:	2200      	movs	r2, #0
 800176a:	701a      	strb	r2, [r3, #0]
			bma->bus_read = user_spi_read;
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	4a0f      	ldr	r2, [pc, #60]	; (80017ac <bma4_interface_selection+0x90>)
 8001770:	621a      	str	r2, [r3, #32]
			bma->bus_write = user_spi_write;
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	4a0e      	ldr	r2, [pc, #56]	; (80017b0 <bma4_interface_selection+0x94>)
 8001776:	625a      	str	r2, [r3, #36]	; 0x24
		}

		/* Assign device address to interface pointer */
		bma->intf_ptr = &dev_addr;
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	4a08      	ldr	r2, [pc, #32]	; (800179c <bma4_interface_selection+0x80>)
 800177c:	605a      	str	r2, [r3, #4]

		/* Configure delay in microseconds */
		bma->delay_us = user_delay;
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	4a0c      	ldr	r2, [pc, #48]	; (80017b4 <bma4_interface_selection+0x98>)
 8001782:	629a      	str	r2, [r3, #40]	; 0x28

		/* Configure max read/write length (in bytes) ( Supported length depends on target machine) */
		bma->read_write_len = 8;
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	2208      	movs	r2, #8
 8001788:	829a      	strh	r2, [r3, #20]
 800178a:	e001      	b.n	8001790 <bma4_interface_selection+0x74>
	} else {
		rslt = BMA4_E_NULL_PTR;
 800178c:	23ff      	movs	r3, #255	; 0xff
 800178e:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 8001790:	f997 300f 	ldrsb.w	r3, [r7, #15]

}
 8001794:	4618      	mov	r0, r3
 8001796:	3710      	adds	r7, #16
 8001798:	46bd      	mov	sp, r7
 800179a:	bd80      	pop	{r7, pc}
 800179c:	20000210 	.word	0x20000210
 80017a0:	080015f5 	.word	0x080015f5
 80017a4:	08001669 	.word	0x08001669
 80017a8:	0801eef0 	.word	0x0801eef0
 80017ac:	080015d5 	.word	0x080015d5
 80017b0:	08001649 	.word	0x08001649
 80017b4:	08001705 	.word	0x08001705

080017b8 <bma4_error_codes_print_result>:

/*!
 *  @brief Prints the execution status of the APIs.
 */
void bma4_error_codes_print_result(const char api_name[], uint16_t rslt) {
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b082      	sub	sp, #8
 80017bc:	af00      	add	r7, sp, #0
 80017be:	6078      	str	r0, [r7, #4]
 80017c0:	460b      	mov	r3, r1
 80017c2:	807b      	strh	r3, [r7, #2]
	if (rslt != BMA4_OK) {
 80017c4:	887b      	ldrh	r3, [r7, #2]
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d032      	beq.n	8001830 <bma4_error_codes_print_result+0x78>
		printf("%s\r\n", api_name);
 80017ca:	6879      	ldr	r1, [r7, #4]
 80017cc:	481a      	ldr	r0, [pc, #104]	; (8001838 <bma4_error_codes_print_result+0x80>)
 80017ce:	f019 faab 	bl	801ad28 <iprintf>
		if (rslt & BMA4_E_NULL_PTR) {
 80017d2:	887b      	ldrh	r3, [r7, #2]
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d005      	beq.n	80017e4 <bma4_error_codes_print_result+0x2c>
			printf("Error [%d] : Null pointer\r\n", rslt);
 80017d8:	887b      	ldrh	r3, [r7, #2]
 80017da:	4619      	mov	r1, r3
 80017dc:	4817      	ldr	r0, [pc, #92]	; (800183c <bma4_error_codes_print_result+0x84>)
 80017de:	f019 faa3 	bl	801ad28 <iprintf>
		} else {
			/* For more error codes refer "*_defs.h" */
			printf("Error [%d] : Unknown error code\r\n", rslt);
		}
	}
}
 80017e2:	e025      	b.n	8001830 <bma4_error_codes_print_result+0x78>
		} else if (rslt & BMA4_E_CONFIG_STREAM_ERROR) {
 80017e4:	887b      	ldrh	r3, [r7, #2]
 80017e6:	f023 0304 	bic.w	r3, r3, #4
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d005      	beq.n	80017fa <bma4_error_codes_print_result+0x42>
			printf("Error [%d] : Invalid configuration stream\r\n", rslt);
 80017ee:	887b      	ldrh	r3, [r7, #2]
 80017f0:	4619      	mov	r1, r3
 80017f2:	4813      	ldr	r0, [pc, #76]	; (8001840 <bma4_error_codes_print_result+0x88>)
 80017f4:	f019 fa98 	bl	801ad28 <iprintf>
}
 80017f8:	e01a      	b.n	8001830 <bma4_error_codes_print_result+0x78>
		} else if (rslt & BMA4_E_SELF_TEST_FAIL) {
 80017fa:	887b      	ldrh	r3, [r7, #2]
 80017fc:	f023 0305 	bic.w	r3, r3, #5
 8001800:	2b00      	cmp	r3, #0
 8001802:	d005      	beq.n	8001810 <bma4_error_codes_print_result+0x58>
			printf("Error [%d] : Self test failed\r\n", rslt);
 8001804:	887b      	ldrh	r3, [r7, #2]
 8001806:	4619      	mov	r1, r3
 8001808:	480e      	ldr	r0, [pc, #56]	; (8001844 <bma4_error_codes_print_result+0x8c>)
 800180a:	f019 fa8d 	bl	801ad28 <iprintf>
}
 800180e:	e00f      	b.n	8001830 <bma4_error_codes_print_result+0x78>
		} else if (rslt & BMA4_E_INVALID_SENSOR) {
 8001810:	887b      	ldrh	r3, [r7, #2]
 8001812:	f023 0303 	bic.w	r3, r3, #3
 8001816:	2b00      	cmp	r3, #0
 8001818:	d005      	beq.n	8001826 <bma4_error_codes_print_result+0x6e>
			printf("Error [%d] : Device not found\r\n", rslt);
 800181a:	887b      	ldrh	r3, [r7, #2]
 800181c:	4619      	mov	r1, r3
 800181e:	480a      	ldr	r0, [pc, #40]	; (8001848 <bma4_error_codes_print_result+0x90>)
 8001820:	f019 fa82 	bl	801ad28 <iprintf>
}
 8001824:	e004      	b.n	8001830 <bma4_error_codes_print_result+0x78>
			printf("Error [%d] : Unknown error code\r\n", rslt);
 8001826:	887b      	ldrh	r3, [r7, #2]
 8001828:	4619      	mov	r1, r3
 800182a:	4808      	ldr	r0, [pc, #32]	; (800184c <bma4_error_codes_print_result+0x94>)
 800182c:	f019 fa7c 	bl	801ad28 <iprintf>
}
 8001830:	bf00      	nop
 8001832:	3708      	adds	r7, #8
 8001834:	46bd      	mov	sp, r7
 8001836:	bd80      	pop	{r7, pc}
 8001838:	0801ef00 	.word	0x0801ef00
 800183c:	0801ef08 	.word	0x0801ef08
 8001840:	0801ef24 	.word	0x0801ef24
 8001844:	0801ef50 	.word	0x0801ef50
 8001848:	0801ef70 	.word	0x0801ef70
 800184c:	0801ef90 	.word	0x0801ef90

08001850 <vApplicationStackOverflowHook>:
/* Hook prototypes */
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName);

/* USER CODE BEGIN 4 */
__weak void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName)
{
 8001850:	b480      	push	{r7}
 8001852:	b083      	sub	sp, #12
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]
 8001858:	6039      	str	r1, [r7, #0]
   /* Run time stack overflow checking is performed if
   configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   called if a stack overflow is detected. */
}
 800185a:	bf00      	nop
 800185c:	370c      	adds	r7, #12
 800185e:	46bd      	mov	sp, r7
 8001860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001864:	4770      	bx	lr
	...

08001868 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];
  
void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001868:	b480      	push	{r7}
 800186a:	b085      	sub	sp, #20
 800186c:	af00      	add	r7, sp, #0
 800186e:	60f8      	str	r0, [r7, #12]
 8001870:	60b9      	str	r1, [r7, #8]
 8001872:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	4a07      	ldr	r2, [pc, #28]	; (8001894 <vApplicationGetIdleTaskMemory+0x2c>)
 8001878:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800187a:	68bb      	ldr	r3, [r7, #8]
 800187c:	4a06      	ldr	r2, [pc, #24]	; (8001898 <vApplicationGetIdleTaskMemory+0x30>)
 800187e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001886:	601a      	str	r2, [r3, #0]
  /* place for user code */
}                   
 8001888:	bf00      	nop
 800188a:	3714      	adds	r7, #20
 800188c:	46bd      	mov	sp, r7
 800188e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001892:	4770      	bx	lr
 8001894:	20000214 	.word	0x20000214
 8001898:	200002c8 	.word	0x200002c8

0800189c <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int __io_putchar(int ch) {
 800189c:	b580      	push	{r7, lr}
 800189e:	b084      	sub	sp, #16
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
	uint8_t ch8 = ch;
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	b2db      	uxtb	r3, r3
 80018a8:	73fb      	strb	r3, [r7, #15]
	HAL_UART_Transmit(&huart3, (uint8_t*) &ch8, 1, HAL_MAX_DELAY);
 80018aa:	f107 010f 	add.w	r1, r7, #15
 80018ae:	f04f 33ff 	mov.w	r3, #4294967295
 80018b2:	2201      	movs	r2, #1
 80018b4:	4803      	ldr	r0, [pc, #12]	; (80018c4 <__io_putchar+0x28>)
 80018b6:	f006 f9b5 	bl	8007c24 <HAL_UART_Transmit>
	return ch;
 80018ba:	687b      	ldr	r3, [r7, #4]
}
 80018bc:	4618      	mov	r0, r3
 80018be:	3710      	adds	r7, #16
 80018c0:	46bd      	mov	sp, r7
 80018c2:	bd80      	pop	{r7, pc}
 80018c4:	20000a00 	.word	0x20000a00

080018c8 <__io_getchar>:

int __io_getchar() {
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b082      	sub	sp, #8
 80018cc:	af00      	add	r7, sp, #0
	uint8_t ch8;
	HAL_UART_Receive(&huart3, &ch8, 1, HAL_MAX_DELAY);
 80018ce:	1df9      	adds	r1, r7, #7
 80018d0:	f04f 33ff 	mov.w	r3, #4294967295
 80018d4:	2201      	movs	r2, #1
 80018d6:	4804      	ldr	r0, [pc, #16]	; (80018e8 <__io_getchar+0x20>)
 80018d8:	f006 fa35 	bl	8007d46 <HAL_UART_Receive>
	return 0;
 80018dc:	2300      	movs	r3, #0
}
 80018de:	4618      	mov	r0, r3
 80018e0:	3708      	adds	r7, #8
 80018e2:	46bd      	mov	sp, r7
 80018e4:	bd80      	pop	{r7, pc}
 80018e6:	bf00      	nop
 80018e8:	20000a00 	.word	0x20000a00

080018ec <reset>:

void reset(){
 80018ec:	b480      	push	{r7}
 80018ee:	af00      	add	r7, sp, #0
	vibr = c_vibr;
 80018f0:	4b0a      	ldr	r3, [pc, #40]	; (800191c <reset+0x30>)
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	4a0a      	ldr	r2, [pc, #40]	; (8001920 <reset+0x34>)
 80018f6:	6013      	str	r3, [r2, #0]
	temp = c_temp;
 80018f8:	4b0a      	ldr	r3, [pc, #40]	; (8001924 <reset+0x38>)
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	4a0a      	ldr	r2, [pc, #40]	; (8001928 <reset+0x3c>)
 80018fe:	6013      	str	r3, [r2, #0]
	co = c_co;
 8001900:	4b0a      	ldr	r3, [pc, #40]	; (800192c <reset+0x40>)
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	4a0a      	ldr	r2, [pc, #40]	; (8001930 <reset+0x44>)
 8001906:	6013      	str	r3, [r2, #0]
	vocs = 0;
 8001908:	4b0a      	ldr	r3, [pc, #40]	; (8001934 <reset+0x48>)
 800190a:	f04f 0200 	mov.w	r2, #0
 800190e:	601a      	str	r2, [r3, #0]

}
 8001910:	bf00      	nop
 8001912:	46bd      	mov	sp, r7
 8001914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001918:	4770      	bx	lr
 800191a:	bf00      	nop
 800191c:	20001398 	.word	0x20001398
 8001920:	20000ce4 	.word	0x20000ce4
 8001924:	20000d74 	.word	0x20000d74
 8001928:	20000c38 	.word	0x20000c38
 800192c:	200009f8 	.word	0x200009f8
 8001930:	20001180 	.word	0x20001180
 8001934:	20000d78 	.word	0x20000d78

08001938 <print_ip>:

void print_ip(unsigned int ip, unsigned int netmask, unsigned int gw_ip) {
 8001938:	b580      	push	{r7, lr}
 800193a:	b088      	sub	sp, #32
 800193c:	af02      	add	r7, sp, #8
 800193e:	60f8      	str	r0, [r7, #12]
 8001940:	60b9      	str	r1, [r7, #8]
 8001942:	607a      	str	r2, [r7, #4]
	unsigned char bytes[4];
	bytes[0] = ip & 0xFF;
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	b2db      	uxtb	r3, r3
 8001948:	753b      	strb	r3, [r7, #20]
	bytes[1] = (ip >> 8) & 0xFF;
 800194a:	68fb      	ldr	r3, [r7, #12]
 800194c:	0a1b      	lsrs	r3, r3, #8
 800194e:	b2db      	uxtb	r3, r3
 8001950:	757b      	strb	r3, [r7, #21]
	bytes[2] = (ip >> 16) & 0xFF;
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	0c1b      	lsrs	r3, r3, #16
 8001956:	b2db      	uxtb	r3, r3
 8001958:	75bb      	strb	r3, [r7, #22]
	bytes[3] = (ip >> 24) & 0xFF;
 800195a:	68fb      	ldr	r3, [r7, #12]
 800195c:	0e1b      	lsrs	r3, r3, #24
 800195e:	b2db      	uxtb	r3, r3
 8001960:	75fb      	strb	r3, [r7, #23]
	printf("ip %d.%d.%d.%d\r\n", bytes[3], bytes[2], bytes[1], bytes[0]);
 8001962:	7dfb      	ldrb	r3, [r7, #23]
 8001964:	4619      	mov	r1, r3
 8001966:	7dbb      	ldrb	r3, [r7, #22]
 8001968:	461a      	mov	r2, r3
 800196a:	7d7b      	ldrb	r3, [r7, #21]
 800196c:	4618      	mov	r0, r3
 800196e:	7d3b      	ldrb	r3, [r7, #20]
 8001970:	9300      	str	r3, [sp, #0]
 8001972:	4603      	mov	r3, r0
 8001974:	481e      	ldr	r0, [pc, #120]	; (80019f0 <print_ip+0xb8>)
 8001976:	f019 f9d7 	bl	801ad28 <iprintf>

	bytes[0] = netmask & 0xFF;
 800197a:	68bb      	ldr	r3, [r7, #8]
 800197c:	b2db      	uxtb	r3, r3
 800197e:	753b      	strb	r3, [r7, #20]
	bytes[1] = (netmask >> 8) & 0xFF;
 8001980:	68bb      	ldr	r3, [r7, #8]
 8001982:	0a1b      	lsrs	r3, r3, #8
 8001984:	b2db      	uxtb	r3, r3
 8001986:	757b      	strb	r3, [r7, #21]
	bytes[2] = (netmask >> 16) & 0xFF;
 8001988:	68bb      	ldr	r3, [r7, #8]
 800198a:	0c1b      	lsrs	r3, r3, #16
 800198c:	b2db      	uxtb	r3, r3
 800198e:	75bb      	strb	r3, [r7, #22]
	bytes[3] = (netmask >> 24) & 0xFF;
 8001990:	68bb      	ldr	r3, [r7, #8]
 8001992:	0e1b      	lsrs	r3, r3, #24
 8001994:	b2db      	uxtb	r3, r3
 8001996:	75fb      	strb	r3, [r7, #23]
	printf("netmask %d.%d.%d.%d\r\n", bytes[3], bytes[2], bytes[1], bytes[0]);
 8001998:	7dfb      	ldrb	r3, [r7, #23]
 800199a:	4619      	mov	r1, r3
 800199c:	7dbb      	ldrb	r3, [r7, #22]
 800199e:	461a      	mov	r2, r3
 80019a0:	7d7b      	ldrb	r3, [r7, #21]
 80019a2:	4618      	mov	r0, r3
 80019a4:	7d3b      	ldrb	r3, [r7, #20]
 80019a6:	9300      	str	r3, [sp, #0]
 80019a8:	4603      	mov	r3, r0
 80019aa:	4812      	ldr	r0, [pc, #72]	; (80019f4 <print_ip+0xbc>)
 80019ac:	f019 f9bc 	bl	801ad28 <iprintf>

	bytes[0] = gw_ip & 0xFF;
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	b2db      	uxtb	r3, r3
 80019b4:	753b      	strb	r3, [r7, #20]
	bytes[1] = (gw_ip >> 8) & 0xFF;
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	0a1b      	lsrs	r3, r3, #8
 80019ba:	b2db      	uxtb	r3, r3
 80019bc:	757b      	strb	r3, [r7, #21]
	bytes[2] = (gw_ip >> 16) & 0xFF;
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	0c1b      	lsrs	r3, r3, #16
 80019c2:	b2db      	uxtb	r3, r3
 80019c4:	75bb      	strb	r3, [r7, #22]
	bytes[3] = (gw_ip >> 24) & 0xFF;
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	0e1b      	lsrs	r3, r3, #24
 80019ca:	b2db      	uxtb	r3, r3
 80019cc:	75fb      	strb	r3, [r7, #23]
	printf("gw_ip %d.%d.%d.%d\r\n", bytes[3], bytes[2], bytes[1], bytes[0]);
 80019ce:	7dfb      	ldrb	r3, [r7, #23]
 80019d0:	4619      	mov	r1, r3
 80019d2:	7dbb      	ldrb	r3, [r7, #22]
 80019d4:	461a      	mov	r2, r3
 80019d6:	7d7b      	ldrb	r3, [r7, #21]
 80019d8:	4618      	mov	r0, r3
 80019da:	7d3b      	ldrb	r3, [r7, #20]
 80019dc:	9300      	str	r3, [sp, #0]
 80019de:	4603      	mov	r3, r0
 80019e0:	4805      	ldr	r0, [pc, #20]	; (80019f8 <print_ip+0xc0>)
 80019e2:	f019 f9a1 	bl	801ad28 <iprintf>
}
 80019e6:	bf00      	nop
 80019e8:	3718      	adds	r7, #24
 80019ea:	46bd      	mov	sp, r7
 80019ec:	bd80      	pop	{r7, pc}
 80019ee:	bf00      	nop
 80019f0:	0801efb4 	.word	0x0801efb4
 80019f4:	0801efc8 	.word	0x0801efc8
 80019f8:	0801efe0 	.word	0x0801efe0

080019fc <lsb_to_ms2>:

static float lsb_to_ms2(int16_t val, float g_range, uint8_t bit_width) {
 80019fc:	b480      	push	{r7}
 80019fe:	b085      	sub	sp, #20
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	4603      	mov	r3, r0
 8001a04:	ed87 0a00 	vstr	s0, [r7]
 8001a08:	460a      	mov	r2, r1
 8001a0a:	80fb      	strh	r3, [r7, #6]
 8001a0c:	4613      	mov	r3, r2
 8001a0e:	717b      	strb	r3, [r7, #5]
	float half_scale = (1 << bit_width) / 2.0f;
 8001a10:	797b      	ldrb	r3, [r7, #5]
 8001a12:	2201      	movs	r2, #1
 8001a14:	fa02 f303 	lsl.w	r3, r2, r3
 8001a18:	ee07 3a90 	vmov	s15, r3
 8001a1c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a20:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8001a24:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a28:	edc7 7a03 	vstr	s15, [r7, #12]
	return ((float) (GRAVITY_EARTH * val * g_range)) / half_scale;
 8001a2c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001a30:	ee07 3a90 	vmov	s15, r3
 8001a34:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a38:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8001a64 <lsb_to_ms2+0x68>
 8001a3c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001a40:	edd7 7a00 	vldr	s15, [r7]
 8001a44:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001a48:	edd7 7a03 	vldr	s15, [r7, #12]
 8001a4c:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001a50:	eef0 7a66 	vmov.f32	s15, s13
}
 8001a54:	eeb0 0a67 	vmov.f32	s0, s15
 8001a58:	3714      	adds	r7, #20
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a60:	4770      	bx	lr
 8001a62:	bf00      	nop
 8001a64:	411ce80a 	.word	0x411ce80a

08001a68 <collectionTask>:

const float LM75A_DEGREES_RESOLUTION = 0.125;
void collectionTask(void const *argument) {
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	ed2d 8b02 	vpush	{d8}
 8001a6e:	b08e      	sub	sp, #56	; 0x38
 8001a70:	af02      	add	r7, sp, #8
 8001a72:	6078      	str	r0, [r7, #4]
	printf("----- StartCollectionTask ------\r\n");
 8001a74:	485a      	ldr	r0, [pc, #360]	; (8001be0 <collectionTask+0x178>)
 8001a76:	f019 f9cb 	bl	801ae10 <puts>
	uint32_t adc;
	float co_tmp;
	float V;

	//gpio
	uint8_t fext_no = HAL_GPIO_ReadPin(GPIOG, FEXT_NO_Pin); // FEXT EMPTY
 8001a7a:	2108      	movs	r1, #8
 8001a7c:	4859      	ldr	r0, [pc, #356]	; (8001be4 <collectionTask+0x17c>)
 8001a7e:	f003 ff69 	bl	8005954 <HAL_GPIO_ReadPin>
 8001a82:	4603      	mov	r3, r0
 8001a84:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	uint8_t fext_nc = HAL_GPIO_ReadPin(GPIOG, FEXT_NC_Pin); // FEXT NOT CONNECTED
 8001a88:	2110      	movs	r1, #16
 8001a8a:	4856      	ldr	r0, [pc, #344]	; (8001be4 <collectionTask+0x17c>)
 8001a8c:	f003 ff62 	bl	8005954 <HAL_GPIO_ReadPin>
 8001a90:	4603      	mov	r3, r0
 8001a92:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a

	uint8_t fire0 = HAL_GPIO_ReadPin(GPIOD, FIRE0_Pin); // temp up
 8001a96:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001a9a:	4853      	ldr	r0, [pc, #332]	; (8001be8 <collectionTask+0x180>)
 8001a9c:	f003 ff5a 	bl	8005954 <HAL_GPIO_ReadPin>
 8001aa0:	4603      	mov	r3, r0
 8001aa2:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
	uint8_t fire1 = HAL_GPIO_ReadPin(GPIOD, FIRE1_Pin); // fire up
 8001aa6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001aaa:	484f      	ldr	r0, [pc, #316]	; (8001be8 <collectionTask+0x180>)
 8001aac:	f003 ff52 	bl	8005954 <HAL_GPIO_ReadPin>
 8001ab0:	4603      	mov	r3, r0
 8001ab2:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28

	fext_stat = fext_no << 1 | fext_nc;
 8001ab6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8001aba:	005b      	lsls	r3, r3, #1
 8001abc:	b25a      	sxtb	r2, r3
 8001abe:	f997 302a 	ldrsb.w	r3, [r7, #42]	; 0x2a
 8001ac2:	4313      	orrs	r3, r2
 8001ac4:	b25b      	sxtb	r3, r3
 8001ac6:	b2da      	uxtb	r2, r3
 8001ac8:	4b48      	ldr	r3, [pc, #288]	; (8001bec <collectionTask+0x184>)
 8001aca:	701a      	strb	r2, [r3, #0]
	fire = fire1 << 1 | fire0;
 8001acc:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001ad0:	005b      	lsls	r3, r3, #1
 8001ad2:	b25a      	sxtb	r2, r3
 8001ad4:	f997 3029 	ldrsb.w	r3, [r7, #41]	; 0x29
 8001ad8:	4313      	orrs	r3, r2
 8001ada:	b25b      	sxtb	r3, r3
 8001adc:	b2da      	uxtb	r2, r3
 8001ade:	4b44      	ldr	r3, [pc, #272]	; (8001bf0 <collectionTask+0x188>)
 8001ae0:	701a      	strb	r2, [r3, #0]
	//i2c
	HAL_StatusTypeDef ret;
	int8_t rslt;

	int16_t refactored_value;
	uint8_t *ptr = (uint8_t*) &refactored_value;
 8001ae2:	f107 0314 	add.w	r3, r7, #20
 8001ae6:	627b      	str	r3, [r7, #36]	; 0x24

	uint8_t send_buf[1] = { 0x00 };
 8001ae8:	2300      	movs	r3, #0
 8001aea:	743b      	strb	r3, [r7, #16]
	uint8_t i2c_rx_buf[2] = { 0 };
 8001aec:	2300      	movs	r3, #0
 8001aee:	81bb      	strh	r3, [r7, #12]

	float real_value;

	while (1) {
		// ---------------------- START ADC ----------------------
		osDelay(200);
 8001af0:	20c8      	movs	r0, #200	; 0xc8
 8001af2:	f007 feed 	bl	80098d0 <osDelay>
		//printf("========== ADC ==========\r\n");
		//printf("       ADC    V         Value\r\n");


		// co , PC2 , SMOKE_A
		HAL_ADC_Start(&hadc2);
 8001af6:	483f      	ldr	r0, [pc, #252]	; (8001bf4 <collectionTask+0x18c>)
 8001af8:	f002 f8f6 	bl	8003ce8 <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc2, HAL_MAX_DELAY);
 8001afc:	f04f 31ff 	mov.w	r1, #4294967295
 8001b00:	483c      	ldr	r0, [pc, #240]	; (8001bf4 <collectionTask+0x18c>)
 8001b02:	f002 f9b1 	bl	8003e68 <HAL_ADC_PollForConversion>
		adc = HAL_ADC_GetValue(&hadc2);
 8001b06:	483b      	ldr	r0, [pc, #236]	; (8001bf4 <collectionTask+0x18c>)
 8001b08:	f002 fa32 	bl	8003f70 <HAL_ADC_GetValue>
 8001b0c:	6238      	str	r0, [r7, #32]
		V = adc * (3.3f / 4096.0f);
 8001b0e:	6a3b      	ldr	r3, [r7, #32]
 8001b10:	ee07 3a90 	vmov	s15, r3
 8001b14:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001b18:	ed9f 7a37 	vldr	s14, [pc, #220]	; 8001bf8 <collectionTask+0x190>
 8001b1c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b20:	edc7 7a07 	vstr	s15, [r7, #28]
		V = V * 5 / 3.3f;
 8001b24:	edd7 7a07 	vldr	s15, [r7, #28]
 8001b28:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8001b2c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001b30:	eddf 6a32 	vldr	s13, [pc, #200]	; 8001bfc <collectionTask+0x194>
 8001b34:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001b38:	edc7 7a07 	vstr	s15, [r7, #28]

		co_tmp = 113.26042 - (271.01187 * V) + (148.17739 * pow(V, 2)); // * 5/3.3
 8001b3c:	edd7 7a07 	vldr	s15, [r7, #28]
 8001b40:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001b44:	ed9f 6b20 	vldr	d6, [pc, #128]	; 8001bc8 <collectionTask+0x160>
 8001b48:	ee27 7b06 	vmul.f64	d7, d7, d6
 8001b4c:	ed9f 6b20 	vldr	d6, [pc, #128]	; 8001bd0 <collectionTask+0x168>
 8001b50:	ee36 8b47 	vsub.f64	d8, d6, d7
 8001b54:	edd7 7a07 	vldr	s15, [r7, #28]
 8001b58:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001b5c:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 8001b60:	eeb0 0b47 	vmov.f64	d0, d7
 8001b64:	f01c fb74 	bl	801e250 <pow>
 8001b68:	eeb0 6b40 	vmov.f64	d6, d0
 8001b6c:	ed9f 7b1a 	vldr	d7, [pc, #104]	; 8001bd8 <collectionTask+0x170>
 8001b70:	ee26 7b07 	vmul.f64	d7, d6, d7
 8001b74:	ee38 7b07 	vadd.f64	d7, d8, d7
 8001b78:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001b7c:	edc7 7a06 	vstr	s15, [r7, #24]

		if (V > 1.0 && co_tmp > 0) {
 8001b80:	edd7 7a07 	vldr	s15, [r7, #28]
 8001b84:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001b88:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001b8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b90:	dd3c      	ble.n	8001c0c <collectionTask+0x1a4>
 8001b92:	edd7 7a06 	vldr	s15, [r7, #24]
 8001b96:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001b9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b9e:	dd35      	ble.n	8001c0c <collectionTask+0x1a4>
			if (co_tmp > 1000) {
 8001ba0:	edd7 7a06 	vldr	s15, [r7, #24]
 8001ba4:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8001c00 <collectionTask+0x198>
 8001ba8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001bac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bb0:	dd03      	ble.n	8001bba <collectionTask+0x152>
				c_co = 1000;
 8001bb2:	4b14      	ldr	r3, [pc, #80]	; (8001c04 <collectionTask+0x19c>)
 8001bb4:	4a14      	ldr	r2, [pc, #80]	; (8001c08 <collectionTask+0x1a0>)
 8001bb6:	601a      	str	r2, [r3, #0]
			if (co_tmp > 1000) {
 8001bb8:	e02c      	b.n	8001c14 <collectionTask+0x1ac>
			} else {
				c_co = co_tmp;
 8001bba:	4a12      	ldr	r2, [pc, #72]	; (8001c04 <collectionTask+0x19c>)
 8001bbc:	69bb      	ldr	r3, [r7, #24]
 8001bbe:	6013      	str	r3, [r2, #0]
			if (co_tmp > 1000) {
 8001bc0:	e028      	b.n	8001c14 <collectionTask+0x1ac>
 8001bc2:	bf00      	nop
 8001bc4:	f3af 8000 	nop.w
 8001bc8:	9e98dcdb 	.word	0x9e98dcdb
 8001bcc:	4070f030 	.word	0x4070f030
 8001bd0:	b8a5ce5b 	.word	0xb8a5ce5b
 8001bd4:	405c50aa 	.word	0x405c50aa
 8001bd8:	2dcb1466 	.word	0x2dcb1466
 8001bdc:	406285ad 	.word	0x406285ad
 8001be0:	0801eff4 	.word	0x0801eff4
 8001be4:	40021800 	.word	0x40021800
 8001be8:	40020c00 	.word	0x40020c00
 8001bec:	20000a80 	.word	0x20000a80
 8001bf0:	200013a0 	.word	0x200013a0
 8001bf4:	20000a84 	.word	0x20000a84
 8001bf8:	3a533333 	.word	0x3a533333
 8001bfc:	40533333 	.word	0x40533333
 8001c00:	447a0000 	.word	0x447a0000
 8001c04:	200009f8 	.word	0x200009f8
 8001c08:	447a0000 	.word	0x447a0000
			}
		} else {
			c_co = 0;
 8001c0c:	4bb6      	ldr	r3, [pc, #728]	; (8001ee8 <collectionTask+0x480>)
 8001c0e:	f04f 0200 	mov.w	r2, #0
 8001c12:	601a      	str	r2, [r3, #0]
		}

		co  = fmaxf(co,c_co);
 8001c14:	4bb5      	ldr	r3, [pc, #724]	; (8001eec <collectionTask+0x484>)
 8001c16:	edd3 7a00 	vldr	s15, [r3]
 8001c1a:	4bb3      	ldr	r3, [pc, #716]	; (8001ee8 <collectionTask+0x480>)
 8001c1c:	ed93 7a00 	vldr	s14, [r3]
 8001c20:	eef0 0a47 	vmov.f32	s1, s14
 8001c24:	eeb0 0a67 	vmov.f32	s0, s15
 8001c28:	f01c fad8 	bl	801e1dc <fmaxf>
 8001c2c:	eef0 7a40 	vmov.f32	s15, s0
 8001c30:	4bae      	ldr	r3, [pc, #696]	; (8001eec <collectionTask+0x484>)
 8001c32:	edc3 7a00 	vstr	s15, [r3]

		//printf("CO  : %d , %f, %f PPM\r\n", adc, V, co);

		// voc , PF4 , VOC_A
		HAL_ADC_Start(&hadc3);
 8001c36:	48ae      	ldr	r0, [pc, #696]	; (8001ef0 <collectionTask+0x488>)
 8001c38:	f002 f856 	bl	8003ce8 <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc3, HAL_MAX_DELAY);
 8001c3c:	f04f 31ff 	mov.w	r1, #4294967295
 8001c40:	48ab      	ldr	r0, [pc, #684]	; (8001ef0 <collectionTask+0x488>)
 8001c42:	f002 f911 	bl	8003e68 <HAL_ADC_PollForConversion>
		adc = HAL_ADC_GetValue(&hadc3);
 8001c46:	48aa      	ldr	r0, [pc, #680]	; (8001ef0 <collectionTask+0x488>)
 8001c48:	f002 f992 	bl	8003f70 <HAL_ADC_GetValue>
 8001c4c:	6238      	str	r0, [r7, #32]
		V = adc * (3.3f / 4096.0f);
 8001c4e:	6a3b      	ldr	r3, [r7, #32]
 8001c50:	ee07 3a90 	vmov	s15, r3
 8001c54:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001c58:	ed9f 7aa6 	vldr	s14, [pc, #664]	; 8001ef4 <collectionTask+0x48c>
 8001c5c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c60:	edc7 7a07 	vstr	s15, [r7, #28]
		V = V * 5 / 3.3;
 8001c64:	edd7 7a07 	vldr	s15, [r7, #28]
 8001c68:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8001c6c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c70:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8001c74:	ed9f 5b8e 	vldr	d5, [pc, #568]	; 8001eb0 <collectionTask+0x448>
 8001c78:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001c7c:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001c80:	edc7 7a07 	vstr	s15, [r7, #28]

		toluene =  pow(10, (-5.237f) + 4.848f * (V) + (-0.857f) * pow(V, 2));
 8001c84:	edd7 7a07 	vldr	s15, [r7, #28]
 8001c88:	ed9f 7a9b 	vldr	s14, [pc, #620]	; 8001ef8 <collectionTask+0x490>
 8001c8c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c90:	ed9f 7a9a 	vldr	s14, [pc, #616]	; 8001efc <collectionTask+0x494>
 8001c94:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001c98:	eeb7 8ae7 	vcvt.f64.f32	d8, s15
 8001c9c:	edd7 7a07 	vldr	s15, [r7, #28]
 8001ca0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001ca4:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 8001ca8:	eeb0 0b47 	vmov.f64	d0, d7
 8001cac:	f01c fad0 	bl	801e250 <pow>
 8001cb0:	eeb0 6b40 	vmov.f64	d6, d0
 8001cb4:	ed9f 7b80 	vldr	d7, [pc, #512]	; 8001eb8 <collectionTask+0x450>
 8001cb8:	ee26 7b07 	vmul.f64	d7, d6, d7
 8001cbc:	ee38 7b07 	vadd.f64	d7, d8, d7
 8001cc0:	eeb0 1b47 	vmov.f64	d1, d7
 8001cc4:	eeb2 0b04 	vmov.f64	d0, #36	; 0x41200000  10.0
 8001cc8:	f01c fac2 	bl	801e250 <pow>
 8001ccc:	eeb0 7b40 	vmov.f64	d7, d0
 8001cd0:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001cd4:	4b8a      	ldr	r3, [pc, #552]	; (8001f00 <collectionTask+0x498>)
 8001cd6:	edc3 7a00 	vstr	s15, [r3]
		formaldehyde = pow(10,(-5.905f) + 6.996f * (V) + (-1.327f) * pow(V, 2));
 8001cda:	edd7 7a07 	vldr	s15, [r7, #28]
 8001cde:	ed9f 7a89 	vldr	s14, [pc, #548]	; 8001f04 <collectionTask+0x49c>
 8001ce2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001ce6:	ed9f 7a88 	vldr	s14, [pc, #544]	; 8001f08 <collectionTask+0x4a0>
 8001cea:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001cee:	eeb7 8ae7 	vcvt.f64.f32	d8, s15
 8001cf2:	edd7 7a07 	vldr	s15, [r7, #28]
 8001cf6:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001cfa:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 8001cfe:	eeb0 0b47 	vmov.f64	d0, d7
 8001d02:	f01c faa5 	bl	801e250 <pow>
 8001d06:	eeb0 6b40 	vmov.f64	d6, d0
 8001d0a:	ed9f 7b6d 	vldr	d7, [pc, #436]	; 8001ec0 <collectionTask+0x458>
 8001d0e:	ee26 7b07 	vmul.f64	d7, d6, d7
 8001d12:	ee38 7b07 	vadd.f64	d7, d8, d7
 8001d16:	eeb0 1b47 	vmov.f64	d1, d7
 8001d1a:	eeb2 0b04 	vmov.f64	d0, #36	; 0x41200000  10.0
 8001d1e:	f01c fa97 	bl	801e250 <pow>
 8001d22:	eeb0 7b40 	vmov.f64	d7, d0
 8001d26:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001d2a:	4b78      	ldr	r3, [pc, #480]	; (8001f0c <collectionTask+0x4a4>)
 8001d2c:	edc3 7a00 	vstr	s15, [r3]
		benzene = pow(10, (-11.207f) + 14.718f * (V) + (-3.829f) * pow(V, 2));
 8001d30:	edd7 7a07 	vldr	s15, [r7, #28]
 8001d34:	ed9f 7a76 	vldr	s14, [pc, #472]	; 8001f10 <collectionTask+0x4a8>
 8001d38:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d3c:	ed9f 7a75 	vldr	s14, [pc, #468]	; 8001f14 <collectionTask+0x4ac>
 8001d40:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001d44:	eeb7 8ae7 	vcvt.f64.f32	d8, s15
 8001d48:	edd7 7a07 	vldr	s15, [r7, #28]
 8001d4c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001d50:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 8001d54:	eeb0 0b47 	vmov.f64	d0, d7
 8001d58:	f01c fa7a 	bl	801e250 <pow>
 8001d5c:	eeb0 6b40 	vmov.f64	d6, d0
 8001d60:	ed9f 7b59 	vldr	d7, [pc, #356]	; 8001ec8 <collectionTask+0x460>
 8001d64:	ee26 7b07 	vmul.f64	d7, d6, d7
 8001d68:	ee38 7b07 	vadd.f64	d7, d8, d7
 8001d6c:	eeb0 1b47 	vmov.f64	d1, d7
 8001d70:	eeb2 0b04 	vmov.f64	d0, #36	; 0x41200000  10.0
 8001d74:	f01c fa6c 	bl	801e250 <pow>
 8001d78:	eeb0 7b40 	vmov.f64	d7, d0
 8001d7c:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001d80:	4b65      	ldr	r3, [pc, #404]	; (8001f18 <collectionTask+0x4b0>)
 8001d82:	edc3 7a00 	vstr	s15, [r3]

		if (V > 2.62) {
 8001d86:	edd7 7a07 	vldr	s15, [r7, #28]
 8001d8a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001d8e:	ed9f 6b50 	vldr	d6, [pc, #320]	; 8001ed0 <collectionTask+0x468>
 8001d92:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8001d96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d9a:	dd02      	ble.n	8001da2 <collectionTask+0x33a>
			toluene = 750;
 8001d9c:	4b58      	ldr	r3, [pc, #352]	; (8001f00 <collectionTask+0x498>)
 8001d9e:	4a5f      	ldr	r2, [pc, #380]	; (8001f1c <collectionTask+0x4b4>)
 8001da0:	601a      	str	r2, [r3, #0]
		}

		if (V > 2.08) {
 8001da2:	edd7 7a07 	vldr	s15, [r7, #28]
 8001da6:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001daa:	ed9f 6b4b 	vldr	d6, [pc, #300]	; 8001ed8 <collectionTask+0x470>
 8001dae:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8001db2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001db6:	dd02      	ble.n	8001dbe <collectionTask+0x356>
			formaldehyde = 750;
 8001db8:	4b54      	ldr	r3, [pc, #336]	; (8001f0c <collectionTask+0x4a4>)
 8001dba:	4a58      	ldr	r2, [pc, #352]	; (8001f1c <collectionTask+0x4b4>)
 8001dbc:	601a      	str	r2, [r3, #0]
		}

		if (V > 1.39) {
 8001dbe:	edd7 7a07 	vldr	s15, [r7, #28]
 8001dc2:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001dc6:	ed9f 6b46 	vldr	d6, [pc, #280]	; 8001ee0 <collectionTask+0x478>
 8001dca:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8001dce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001dd2:	dd02      	ble.n	8001dda <collectionTask+0x372>
			benzene = 70;
 8001dd4:	4b50      	ldr	r3, [pc, #320]	; (8001f18 <collectionTask+0x4b0>)
 8001dd6:	4a52      	ldr	r2, [pc, #328]	; (8001f20 <collectionTask+0x4b8>)
 8001dd8:	601a      	str	r2, [r3, #0]

		//printf("VOCS  : %d , %fV\r\n", adc, V);
		//printf("TOL  : %d , %f, %fppm \r\n", adc, toluene);
		//printf("FOR  : %d , %f, %fppm \r\n", adc, V, formaldehyde);
		//printf("BEZ  : %d , %f, %fppm \r\n", adc, V, benzene);
		c_vocs = formaldehyde;
 8001dda:	4b4c      	ldr	r3, [pc, #304]	; (8001f0c <collectionTask+0x4a4>)
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	4a51      	ldr	r2, [pc, #324]	; (8001f24 <collectionTask+0x4bc>)
 8001de0:	6013      	str	r3, [r2, #0]
		vocs = fmaxf(vocs,c_vocs);
 8001de2:	4b51      	ldr	r3, [pc, #324]	; (8001f28 <collectionTask+0x4c0>)
 8001de4:	edd3 7a00 	vldr	s15, [r3]
 8001de8:	4b4e      	ldr	r3, [pc, #312]	; (8001f24 <collectionTask+0x4bc>)
 8001dea:	ed93 7a00 	vldr	s14, [r3]
 8001dee:	eef0 0a47 	vmov.f32	s1, s14
 8001df2:	eeb0 0a67 	vmov.f32	s0, s15
 8001df6:	f01c f9f1 	bl	801e1dc <fmaxf>
 8001dfa:	eef0 7a40 	vmov.f32	s15, s0
 8001dfe:	4b4a      	ldr	r3, [pc, #296]	; (8001f28 <collectionTask+0x4c0>)
 8001e00:	edc3 7a00 	vstr	s15, [r3]
		// ---------------------- END ADC ----------------------

		// ---------------------- START I2C ----------------------
		//printf("========== I2C ==========\r\n");

		ret = HAL_I2C_Master_Transmit(&hi2c1, 0x90, send_buf, 1, HAL_MAX_DELAY);
 8001e04:	f107 0210 	add.w	r2, r7, #16
 8001e08:	f04f 33ff 	mov.w	r3, #4294967295
 8001e0c:	9300      	str	r3, [sp, #0]
 8001e0e:	2301      	movs	r3, #1
 8001e10:	2190      	movs	r1, #144	; 0x90
 8001e12:	4846      	ldr	r0, [pc, #280]	; (8001f2c <collectionTask+0x4c4>)
 8001e14:	f003 fe92 	bl	8005b3c <HAL_I2C_Master_Transmit>
 8001e18:	4603      	mov	r3, r0
 8001e1a:	75fb      	strb	r3, [r7, #23]
		if (ret != HAL_OK) {
 8001e1c:	7dfb      	ldrb	r3, [r7, #23]
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d003      	beq.n	8001e2a <collectionTask+0x3c2>
			printf("LM75AD i2s send error\r\n");
 8001e22:	4843      	ldr	r0, [pc, #268]	; (8001f30 <collectionTask+0x4c8>)
 8001e24:	f018 fff4 	bl	801ae10 <puts>
 8001e28:	e0a8      	b.n	8001f7c <collectionTask+0x514>
		} else {
			ret = HAL_I2C_Master_Receive(&hi2c1, 0x90, i2c_rx_buf, 2,
 8001e2a:	f107 020c 	add.w	r2, r7, #12
 8001e2e:	f04f 33ff 	mov.w	r3, #4294967295
 8001e32:	9300      	str	r3, [sp, #0]
 8001e34:	2302      	movs	r3, #2
 8001e36:	2190      	movs	r1, #144	; 0x90
 8001e38:	483c      	ldr	r0, [pc, #240]	; (8001f2c <collectionTask+0x4c4>)
 8001e3a:	f003 ff73 	bl	8005d24 <HAL_I2C_Master_Receive>
 8001e3e:	4603      	mov	r3, r0
 8001e40:	75fb      	strb	r3, [r7, #23]
			HAL_MAX_DELAY);

			if (ret != HAL_OK) {
 8001e42:	7dfb      	ldrb	r3, [r7, #23]
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d003      	beq.n	8001e50 <collectionTask+0x3e8>
				printf("LM75AD i2s receive error\r\n");
 8001e48:	483a      	ldr	r0, [pc, #232]	; (8001f34 <collectionTask+0x4cc>)
 8001e4a:	f018 ffe1 	bl	801ae10 <puts>
 8001e4e:	e095      	b.n	8001f7c <collectionTask+0x514>
			} else {

				// Swap bytes
				*ptr = *((uint8_t*) &i2c_rx_buf + 1);
 8001e50:	7b7a      	ldrb	r2, [r7, #13]
 8001e52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e54:	701a      	strb	r2, [r3, #0]
				*(ptr + 1) = *(uint8_t*) &i2c_rx_buf;
 8001e56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e58:	3301      	adds	r3, #1
 8001e5a:	7b3a      	ldrb	r2, [r7, #12]
 8001e5c:	701a      	strb	r2, [r3, #0]

				// Shift data (left-aligned)
				refactored_value >>= 5;
 8001e5e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001e62:	115b      	asrs	r3, r3, #5
 8001e64:	b21b      	sxth	r3, r3
 8001e66:	82bb      	strh	r3, [r7, #20]

				if (refactored_value & 0x0400) {
 8001e68:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001e6c:	b29b      	uxth	r3, r3
 8001e6e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d062      	beq.n	8001f3c <collectionTask+0x4d4>
					// When sign bit is set, set upper unused bits, then 2's complement
					refactored_value |= 0xf800;
 8001e76:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8001e7a:	4b2f      	ldr	r3, [pc, #188]	; (8001f38 <collectionTask+0x4d0>)
 8001e7c:	4313      	orrs	r3, r2
 8001e7e:	b21b      	sxth	r3, r3
 8001e80:	82bb      	strh	r3, [r7, #20]
					refactored_value = ~refactored_value + 1;
 8001e82:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001e86:	b29b      	uxth	r3, r3
 8001e88:	425b      	negs	r3, r3
 8001e8a:	b29b      	uxth	r3, r3
 8001e8c:	b21b      	sxth	r3, r3
 8001e8e:	82bb      	strh	r3, [r7, #20]
					real_value = (float) refactored_value * (-1)
 8001e90:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001e94:	ee07 3a90 	vmov	s15, r3
 8001e98:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001e9c:	eef1 7a67 	vneg.f32	s15, s15
							* LM75A_DEGREES_RESOLUTION;
 8001ea0:	eeb4 7a00 	vmov.f32	s14, #64	; 0x3e000000  0.125
					real_value = (float) refactored_value * (-1)
 8001ea4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001ea8:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
 8001eac:	e052      	b.n	8001f54 <collectionTask+0x4ec>
 8001eae:	bf00      	nop
 8001eb0:	66666666 	.word	0x66666666
 8001eb4:	400a6666 	.word	0x400a6666
 8001eb8:	40000000 	.word	0x40000000
 8001ebc:	bfeb6c8b 	.word	0xbfeb6c8b
 8001ec0:	60000000 	.word	0x60000000
 8001ec4:	bff53b64 	.word	0xbff53b64
 8001ec8:	c0000000 	.word	0xc0000000
 8001ecc:	c00ea1ca 	.word	0xc00ea1ca
 8001ed0:	8f5c28f6 	.word	0x8f5c28f6
 8001ed4:	4004f5c2 	.word	0x4004f5c2
 8001ed8:	0a3d70a4 	.word	0x0a3d70a4
 8001edc:	4000a3d7 	.word	0x4000a3d7
 8001ee0:	a3d70a3d 	.word	0xa3d70a3d
 8001ee4:	3ff63d70 	.word	0x3ff63d70
 8001ee8:	200009f8 	.word	0x200009f8
 8001eec:	20001180 	.word	0x20001180
 8001ef0:	20000c94 	.word	0x20000c94
 8001ef4:	3a533333 	.word	0x3a533333
 8001ef8:	409b22d1 	.word	0x409b22d1
 8001efc:	40a79581 	.word	0x40a79581
 8001f00:	200009e8 	.word	0x200009e8
 8001f04:	40dfdf3b 	.word	0x40dfdf3b
 8001f08:	40bcf5c3 	.word	0x40bcf5c3
 8001f0c:	20000d68 	.word	0x20000d68
 8001f10:	416b7cee 	.word	0x416b7cee
 8001f14:	41334fdf 	.word	0x41334fdf
 8001f18:	20000b2c 	.word	0x20000b2c
 8001f1c:	443b8000 	.word	0x443b8000
 8001f20:	428c0000 	.word	0x428c0000
 8001f24:	20000b24 	.word	0x20000b24
 8001f28:	20000d78 	.word	0x20000d78
 8001f2c:	20000ad0 	.word	0x20000ad0
 8001f30:	0801f018 	.word	0x0801f018
 8001f34:	0801f030 	.word	0x0801f030
 8001f38:	fffff800 	.word	0xfffff800
				} else {
					real_value = (float) refactored_value
 8001f3c:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001f40:	ee07 3a90 	vmov	s15, r3
 8001f44:	eef8 7ae7 	vcvt.f32.s32	s15, s15
							* LM75A_DEGREES_RESOLUTION;
 8001f48:	eeb4 7a00 	vmov.f32	s14, #64	; 0x3e000000  0.125
					real_value = (float) refactored_value
 8001f4c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001f50:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
				}
				c_temp = real_value;
 8001f54:	4a3f      	ldr	r2, [pc, #252]	; (8002054 <collectionTask+0x5ec>)
 8001f56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f58:	6013      	str	r3, [r2, #0]
				temp = fmaxf(temp,c_temp);
 8001f5a:	4b3f      	ldr	r3, [pc, #252]	; (8002058 <collectionTask+0x5f0>)
 8001f5c:	edd3 7a00 	vldr	s15, [r3]
 8001f60:	4b3c      	ldr	r3, [pc, #240]	; (8002054 <collectionTask+0x5ec>)
 8001f62:	ed93 7a00 	vldr	s14, [r3]
 8001f66:	eef0 0a47 	vmov.f32	s1, s14
 8001f6a:	eeb0 0a67 	vmov.f32	s0, s15
 8001f6e:	f01c f935 	bl	801e1dc <fmaxf>
 8001f72:	eef0 7a40 	vmov.f32	s15, s0
 8001f76:	4b38      	ldr	r3, [pc, #224]	; (8002058 <collectionTask+0x5f0>)
 8001f78:	edc3 7a00 	vstr	s15, [r3]
		//printf("========== GPIO ==========\r\n");

		// get Fire extinguisher status
		// 0 ->1 : GAS EMPTY , 1 -> 0 : WORKING or NOT CONNECT

		fext_no = HAL_GPIO_ReadPin(GPIOG, FEXT_NO_Pin); // FEXT EMPTY
 8001f7c:	2108      	movs	r1, #8
 8001f7e:	4837      	ldr	r0, [pc, #220]	; (800205c <collectionTask+0x5f4>)
 8001f80:	f003 fce8 	bl	8005954 <HAL_GPIO_ReadPin>
 8001f84:	4603      	mov	r3, r0
 8001f86:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
		fext_nc = HAL_GPIO_ReadPin(GPIOG, FEXT_NC_Pin); // FEXT NOT CONNECTED
 8001f8a:	2110      	movs	r1, #16
 8001f8c:	4833      	ldr	r0, [pc, #204]	; (800205c <collectionTask+0x5f4>)
 8001f8e:	f003 fce1 	bl	8005954 <HAL_GPIO_ReadPin>
 8001f92:	4603      	mov	r3, r0
 8001f94:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
		fire0 = HAL_GPIO_ReadPin(GPIOD, FIRE0_Pin); // temp up
 8001f98:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001f9c:	4830      	ldr	r0, [pc, #192]	; (8002060 <collectionTask+0x5f8>)
 8001f9e:	f003 fcd9 	bl	8005954 <HAL_GPIO_ReadPin>
 8001fa2:	4603      	mov	r3, r0
 8001fa4:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
		fire1 = HAL_GPIO_ReadPin(GPIOD, FIRE1_Pin); // fire up
 8001fa8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001fac:	482c      	ldr	r0, [pc, #176]	; (8002060 <collectionTask+0x5f8>)
 8001fae:	f003 fcd1 	bl	8005954 <HAL_GPIO_ReadPin>
 8001fb2:	4603      	mov	r3, r0
 8001fb4:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28

		fext_stat = fext_no << 1 | fext_nc;
 8001fb8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8001fbc:	005b      	lsls	r3, r3, #1
 8001fbe:	b25a      	sxtb	r2, r3
 8001fc0:	f997 302a 	ldrsb.w	r3, [r7, #42]	; 0x2a
 8001fc4:	4313      	orrs	r3, r2
 8001fc6:	b25b      	sxtb	r3, r3
 8001fc8:	b2da      	uxtb	r2, r3
 8001fca:	4b26      	ldr	r3, [pc, #152]	; (8002064 <collectionTask+0x5fc>)
 8001fcc:	701a      	strb	r2, [r3, #0]
		fire = fire1 << 1 | fire0;
 8001fce:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001fd2:	005b      	lsls	r3, r3, #1
 8001fd4:	b25a      	sxtb	r2, r3
 8001fd6:	f997 3029 	ldrsb.w	r3, [r7, #41]	; 0x29
 8001fda:	4313      	orrs	r3, r2
 8001fdc:	b25b      	sxtb	r3, r3
 8001fde:	b2da      	uxtb	r2, r3
 8001fe0:	4b21      	ldr	r3, [pc, #132]	; (8002068 <collectionTask+0x600>)
 8001fe2:	701a      	strb	r2, [r3, #0]
		//printf(" FIRE0 %d\r\n",fire0 );
		//printf(" FIRE1 %d\r\n",fire1 );
		//printf("fext_stat : %d \r\n", fext_stat);
		//printf("fire : %d \r\n", fire);

		fan_stat = HAL_GPIO_ReadPin(GPIOG, FAN_Pin);
 8001fe4:	2104      	movs	r1, #4
 8001fe6:	481d      	ldr	r0, [pc, #116]	; (800205c <collectionTask+0x5f4>)
 8001fe8:	f003 fcb4 	bl	8005954 <HAL_GPIO_ReadPin>
 8001fec:	4603      	mov	r3, r0
 8001fee:	461a      	mov	r2, r3
 8001ff0:	4b1e      	ldr	r3, [pc, #120]	; (800206c <collectionTask+0x604>)
 8001ff2:	701a      	strb	r2, [r3, #0]
		//printf("fan_stat : %d\r\n", fan_stat);

		// control fan
		if(temp >= FAN_ON_TEMP && fan_stat == 0){
 8001ff4:	4b18      	ldr	r3, [pc, #96]	; (8002058 <collectionTask+0x5f0>)
 8001ff6:	edd3 7a00 	vldr	s15, [r3]
 8001ffa:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8002070 <collectionTask+0x608>
 8001ffe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002002:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002006:	db0c      	blt.n	8002022 <collectionTask+0x5ba>
 8002008:	4b18      	ldr	r3, [pc, #96]	; (800206c <collectionTask+0x604>)
 800200a:	781b      	ldrb	r3, [r3, #0]
 800200c:	2b00      	cmp	r3, #0
 800200e:	d108      	bne.n	8002022 <collectionTask+0x5ba>
			printf(" FAN ON \r\n");
 8002010:	4818      	ldr	r0, [pc, #96]	; (8002074 <collectionTask+0x60c>)
 8002012:	f018 fefd 	bl	801ae10 <puts>
			HAL_GPIO_WritePin(GPIOG, FAN_Pin ,GPIO_PIN_SET);
 8002016:	2201      	movs	r2, #1
 8002018:	2104      	movs	r1, #4
 800201a:	4810      	ldr	r0, [pc, #64]	; (800205c <collectionTask+0x5f4>)
 800201c:	f003 fcb2 	bl	8005984 <HAL_GPIO_WritePin>
 8002020:	e016      	b.n	8002050 <collectionTask+0x5e8>
		}else if(temp < FAN_ON_TEMP && fan_stat == 1){
 8002022:	4b0d      	ldr	r3, [pc, #52]	; (8002058 <collectionTask+0x5f0>)
 8002024:	edd3 7a00 	vldr	s15, [r3]
 8002028:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8002070 <collectionTask+0x608>
 800202c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002030:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002034:	d50c      	bpl.n	8002050 <collectionTask+0x5e8>
 8002036:	4b0d      	ldr	r3, [pc, #52]	; (800206c <collectionTask+0x604>)
 8002038:	781b      	ldrb	r3, [r3, #0]
 800203a:	2b01      	cmp	r3, #1
 800203c:	f47f ad58 	bne.w	8001af0 <collectionTask+0x88>
			printf(" FAN OFF \r\n");
 8002040:	480d      	ldr	r0, [pc, #52]	; (8002078 <collectionTask+0x610>)
 8002042:	f018 fee5 	bl	801ae10 <puts>
			HAL_GPIO_WritePin(GPIOG, FAN_Pin ,GPIO_PIN_RESET);
 8002046:	2200      	movs	r2, #0
 8002048:	2104      	movs	r1, #4
 800204a:	4804      	ldr	r0, [pc, #16]	; (800205c <collectionTask+0x5f4>)
 800204c:	f003 fc9a 	bl	8005984 <HAL_GPIO_WritePin>
		osDelay(200);
 8002050:	e54e      	b.n	8001af0 <collectionTask+0x88>
 8002052:	bf00      	nop
 8002054:	20000d74 	.word	0x20000d74
 8002058:	20000c38 	.word	0x20000c38
 800205c:	40021800 	.word	0x40021800
 8002060:	40020c00 	.word	0x40020c00
 8002064:	20000a80 	.word	0x20000a80
 8002068:	200013a0 	.word	0x200013a0
 800206c:	20001194 	.word	0x20001194
 8002070:	420c0000 	.word	0x420c0000
 8002074:	0801f04c 	.word	0x0801f04c
 8002078:	0801f058 	.word	0x0801f058

0800207c <HAL_UART_RxCpltCallback>:

// lora uart data
uint8_t lora_rv_data;
uint8_t lora_rv_buf[1024];
uint32_t lora_rv_buf_pos;
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *uartHandle) {
 800207c:	b580      	push	{r7, lr}
 800207e:	b082      	sub	sp, #8
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]

	if (uartHandle->Instance == huart3.Instance) {
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681a      	ldr	r2, [r3, #0]
 8002088:	4b11      	ldr	r3, [pc, #68]	; (80020d0 <HAL_UART_RxCpltCallback+0x54>)
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	429a      	cmp	r2, r3
 800208e:	d01b      	beq.n	80020c8 <HAL_UART_RxCpltCallback+0x4c>
//			printf("%s\r\n", buf);
//			pos = 0;
//		}
//
//		HAL_UART_Receive_IT(&huart3, &lora_rv_data, 1);
	} else if (uartHandle->Instance == huart1.Instance) {
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681a      	ldr	r2, [r3, #0]
 8002094:	4b0f      	ldr	r3, [pc, #60]	; (80020d4 <HAL_UART_RxCpltCallback+0x58>)
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	429a      	cmp	r2, r3
 800209a:	d115      	bne.n	80020c8 <HAL_UART_RxCpltCallback+0x4c>

		lora_rv_buf[lora_rv_buf_pos++] = lora_rv_data;
 800209c:	4b0e      	ldr	r3, [pc, #56]	; (80020d8 <HAL_UART_RxCpltCallback+0x5c>)
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	1c5a      	adds	r2, r3, #1
 80020a2:	490d      	ldr	r1, [pc, #52]	; (80020d8 <HAL_UART_RxCpltCallback+0x5c>)
 80020a4:	600a      	str	r2, [r1, #0]
 80020a6:	4a0d      	ldr	r2, [pc, #52]	; (80020dc <HAL_UART_RxCpltCallback+0x60>)
 80020a8:	7811      	ldrb	r1, [r2, #0]
 80020aa:	4a0d      	ldr	r2, [pc, #52]	; (80020e0 <HAL_UART_RxCpltCallback+0x64>)
 80020ac:	54d1      	strb	r1, [r2, r3]

		if (lora_rv_buf_pos == sizeof(lora_rv_buf)) {
 80020ae:	4b0a      	ldr	r3, [pc, #40]	; (80020d8 <HAL_UART_RxCpltCallback+0x5c>)
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80020b6:	d102      	bne.n	80020be <HAL_UART_RxCpltCallback+0x42>
			//printf("%s", lora_rv_buf);
			lora_rv_buf_pos = 0;
 80020b8:	4b07      	ldr	r3, [pc, #28]	; (80020d8 <HAL_UART_RxCpltCallback+0x5c>)
 80020ba:	2200      	movs	r2, #0
 80020bc:	601a      	str	r2, [r3, #0]
		}

		HAL_UART_Receive_IT(&huart1, &lora_rv_data, 1);
 80020be:	2201      	movs	r2, #1
 80020c0:	4906      	ldr	r1, [pc, #24]	; (80020dc <HAL_UART_RxCpltCallback+0x60>)
 80020c2:	4804      	ldr	r0, [pc, #16]	; (80020d4 <HAL_UART_RxCpltCallback+0x58>)
 80020c4:	f005 ff68 	bl	8007f98 <HAL_UART_Receive_IT>
	}
}
 80020c8:	bf00      	nop
 80020ca:	3708      	adds	r7, #8
 80020cc:	46bd      	mov	sp, r7
 80020ce:	bd80      	pop	{r7, pc}
 80020d0:	20000a00 	.word	0x20000a00
 80020d4:	20000ce8 	.word	0x20000ce8
 80020d8:	2000139c 	.word	0x2000139c
 80020dc:	20000b28 	.word	0x20000b28
 80020e0:	20000d80 	.word	0x20000d80

080020e4 <Lora_Buf_Clear>:

void Lora_Buf_Clear() {
 80020e4:	b580      	push	{r7, lr}
 80020e6:	af00      	add	r7, sp, #0
	memset(lora_rv_buf, 0x0, sizeof(lora_rv_buf));
 80020e8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80020ec:	2100      	movs	r1, #0
 80020ee:	4808      	ldr	r0, [pc, #32]	; (8002110 <Lora_Buf_Clear+0x2c>)
 80020f0:	f017 ff55 	bl	8019f9e <memset>
	lora_rv_buf_pos = 0;
 80020f4:	4b07      	ldr	r3, [pc, #28]	; (8002114 <Lora_Buf_Clear+0x30>)
 80020f6:	2200      	movs	r2, #0
 80020f8:	601a      	str	r2, [r3, #0]
	osDelay(500);
 80020fa:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80020fe:	f007 fbe7 	bl	80098d0 <osDelay>
	HAL_UART_Receive_IT(&huart1, &lora_rv_data, 1);
 8002102:	2201      	movs	r2, #1
 8002104:	4904      	ldr	r1, [pc, #16]	; (8002118 <Lora_Buf_Clear+0x34>)
 8002106:	4805      	ldr	r0, [pc, #20]	; (800211c <Lora_Buf_Clear+0x38>)
 8002108:	f005 ff46 	bl	8007f98 <HAL_UART_Receive_IT>

}
 800210c:	bf00      	nop
 800210e:	bd80      	pop	{r7, pc}
 8002110:	20000d80 	.word	0x20000d80
 8002114:	2000139c 	.word	0x2000139c
 8002118:	20000b28 	.word	0x20000b28
 800211c:	20000ce8 	.word	0x20000ce8

08002120 <Lora_Cmd_Send>:

void Lora_Cmd_Send(UART_HandleTypeDef *huart, char *cmd) {
 8002120:	b580      	push	{r7, lr}
 8002122:	b082      	sub	sp, #8
 8002124:	af00      	add	r7, sp, #0
 8002126:	6078      	str	r0, [r7, #4]
 8002128:	6039      	str	r1, [r7, #0]
	HAL_UART_Transmit_IT(huart, cmd, strlen(cmd));
 800212a:	6838      	ldr	r0, [r7, #0]
 800212c:	f7fe f888 	bl	8000240 <strlen>
 8002130:	4603      	mov	r3, r0
 8002132:	b29b      	uxth	r3, r3
 8002134:	461a      	mov	r2, r3
 8002136:	6839      	ldr	r1, [r7, #0]
 8002138:	6878      	ldr	r0, [r7, #4]
 800213a:	f005 fed1 	bl	8007ee0 <HAL_UART_Transmit_IT>
}
 800213e:	bf00      	nop
 8002140:	3708      	adds	r7, #8
 8002142:	46bd      	mov	sp, r7
 8002144:	bd80      	pop	{r7, pc}
	...

08002148 <Lora_Str_Find>:

bool Lora_Str_Find(char *str) {
 8002148:	b580      	push	{r7, lr}
 800214a:	b082      	sub	sp, #8
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]
	return strstr((char*) lora_rv_buf, str) != NULL;
 8002150:	6879      	ldr	r1, [r7, #4]
 8002152:	4806      	ldr	r0, [pc, #24]	; (800216c <Lora_Str_Find+0x24>)
 8002154:	f018 ff7d 	bl	801b052 <strstr>
 8002158:	4603      	mov	r3, r0
 800215a:	2b00      	cmp	r3, #0
 800215c:	bf14      	ite	ne
 800215e:	2301      	movne	r3, #1
 8002160:	2300      	moveq	r3, #0
 8002162:	b2db      	uxtb	r3, r3
}
 8002164:	4618      	mov	r0, r3
 8002166:	3708      	adds	r7, #8
 8002168:	46bd      	mov	sp, r7
 800216a:	bd80      	pop	{r7, pc}
 800216c:	20000d80 	.word	0x20000d80

08002170 <Print_Lora_Buf>:

void Print_Lora_Buf() {
 8002170:	b580      	push	{r7, lr}
 8002172:	af00      	add	r7, sp, #0
	printf("%s\r\n", lora_rv_buf);
 8002174:	4902      	ldr	r1, [pc, #8]	; (8002180 <Print_Lora_Buf+0x10>)
 8002176:	4803      	ldr	r0, [pc, #12]	; (8002184 <Print_Lora_Buf+0x14>)
 8002178:	f018 fdd6 	bl	801ad28 <iprintf>
}
 800217c:	bf00      	nop
 800217e:	bd80      	pop	{r7, pc}
 8002180:	20000d80 	.word	0x20000d80
 8002184:	0801f064 	.word	0x0801f064

08002188 <Lora_INIT>:

bool Lora_INIT(UART_HandleTypeDef *huart, char *cmd) {
 8002188:	b580      	push	{r7, lr}
 800218a:	b082      	sub	sp, #8
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]
 8002190:	6039      	str	r1, [r7, #0]
	Lora_Buf_Clear();
 8002192:	f7ff ffa7 	bl	80020e4 <Lora_Buf_Clear>
	Lora_Cmd_Send(huart, cmd);
 8002196:	6839      	ldr	r1, [r7, #0]
 8002198:	6878      	ldr	r0, [r7, #4]
 800219a:	f7ff ffc1 	bl	8002120 <Lora_Cmd_Send>
	osDelay(1500);
 800219e:	f240 50dc 	movw	r0, #1500	; 0x5dc
 80021a2:	f007 fb95 	bl	80098d0 <osDelay>

	//check uart response
	//Print_Lora_Buf();
	if (Lora_Str_Find("OK")) {
 80021a6:	4806      	ldr	r0, [pc, #24]	; (80021c0 <Lora_INIT+0x38>)
 80021a8:	f7ff ffce 	bl	8002148 <Lora_Str_Find>
 80021ac:	4603      	mov	r3, r0
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d001      	beq.n	80021b6 <Lora_INIT+0x2e>
		return true;
 80021b2:	2301      	movs	r3, #1
 80021b4:	e000      	b.n	80021b8 <Lora_INIT+0x30>
	} else {
		return false;
 80021b6:	2300      	movs	r3, #0
	}

}
 80021b8:	4618      	mov	r0, r3
 80021ba:	3708      	adds	r7, #8
 80021bc:	46bd      	mov	sp, r7
 80021be:	bd80      	pop	{r7, pc}
 80021c0:	0801f06c 	.word	0x0801f06c

080021c4 <Lora_Config>:
bool c1, c2, c3, c4, c5, c6;
bool Lora_Config(UART_HandleTypeDef *huart) {
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b0a4      	sub	sp, #144	; 0x90
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]

	char cmd[128];
	bool flag = true;
 80021cc:	2301      	movs	r3, #1
 80021ce:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
	while (flag) {
 80021d2:	e0c8      	b.n	8002366 <Lora_Config+0x1a2>
		// set KR920
		if (!c1) {
 80021d4:	4b6a      	ldr	r3, [pc, #424]	; (8002380 <Lora_Config+0x1bc>)
 80021d6:	781b      	ldrb	r3, [r3, #0]
 80021d8:	f083 0301 	eor.w	r3, r3, #1
 80021dc:	b2db      	uxtb	r3, r3
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d020      	beq.n	8002224 <Lora_Config+0x60>
			sprintf(cmd, "at+set_config=lora:region:%s\r\n", REGION);
 80021e2:	f107 030c 	add.w	r3, r7, #12
 80021e6:	4a67      	ldr	r2, [pc, #412]	; (8002384 <Lora_Config+0x1c0>)
 80021e8:	4967      	ldr	r1, [pc, #412]	; (8002388 <Lora_Config+0x1c4>)
 80021ea:	4618      	mov	r0, r3
 80021ec:	f018 febc 	bl	801af68 <siprintf>
			if (Lora_INIT(huart, cmd)) {
 80021f0:	f107 030c 	add.w	r3, r7, #12
 80021f4:	4619      	mov	r1, r3
 80021f6:	6878      	ldr	r0, [r7, #4]
 80021f8:	f7ff ffc6 	bl	8002188 <Lora_INIT>
 80021fc:	4603      	mov	r3, r0
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d009      	beq.n	8002216 <Lora_Config+0x52>
				printf("Lora_INIT OK : %s", cmd);
 8002202:	f107 030c 	add.w	r3, r7, #12
 8002206:	4619      	mov	r1, r3
 8002208:	4860      	ldr	r0, [pc, #384]	; (800238c <Lora_Config+0x1c8>)
 800220a:	f018 fd8d 	bl	801ad28 <iprintf>
				c1 = true;
 800220e:	4b5c      	ldr	r3, [pc, #368]	; (8002380 <Lora_Config+0x1bc>)
 8002210:	2201      	movs	r2, #1
 8002212:	701a      	strb	r2, [r3, #0]
 8002214:	e006      	b.n	8002224 <Lora_Config+0x60>
			} else {
				printf("Lora_INIT FAIL : %s", cmd);
 8002216:	f107 030c 	add.w	r3, r7, #12
 800221a:	4619      	mov	r1, r3
 800221c:	485c      	ldr	r0, [pc, #368]	; (8002390 <Lora_Config+0x1cc>)
 800221e:	f018 fd83 	bl	801ad28 <iprintf>
				continue;
 8002222:	e0a0      	b.n	8002366 <Lora_Config+0x1a2>
//			}
//		}

		// set app_eui device_eui

		if (!c3) {
 8002224:	4b5b      	ldr	r3, [pc, #364]	; (8002394 <Lora_Config+0x1d0>)
 8002226:	781b      	ldrb	r3, [r3, #0]
 8002228:	f083 0301 	eor.w	r3, r3, #1
 800222c:	b2db      	uxtb	r3, r3
 800222e:	2b00      	cmp	r3, #0
 8002230:	d020      	beq.n	8002274 <Lora_Config+0xb0>
			sprintf(cmd, "at+set_config=lora:app_eui:%s\r\n", APP_EUI);
 8002232:	f107 030c 	add.w	r3, r7, #12
 8002236:	4a58      	ldr	r2, [pc, #352]	; (8002398 <Lora_Config+0x1d4>)
 8002238:	4958      	ldr	r1, [pc, #352]	; (800239c <Lora_Config+0x1d8>)
 800223a:	4618      	mov	r0, r3
 800223c:	f018 fe94 	bl	801af68 <siprintf>
			if (Lora_INIT(huart, cmd)) {
 8002240:	f107 030c 	add.w	r3, r7, #12
 8002244:	4619      	mov	r1, r3
 8002246:	6878      	ldr	r0, [r7, #4]
 8002248:	f7ff ff9e 	bl	8002188 <Lora_INIT>
 800224c:	4603      	mov	r3, r0
 800224e:	2b00      	cmp	r3, #0
 8002250:	d009      	beq.n	8002266 <Lora_Config+0xa2>
				printf("Lora_INIT OK : %s", cmd);
 8002252:	f107 030c 	add.w	r3, r7, #12
 8002256:	4619      	mov	r1, r3
 8002258:	484c      	ldr	r0, [pc, #304]	; (800238c <Lora_Config+0x1c8>)
 800225a:	f018 fd65 	bl	801ad28 <iprintf>
				c3 = true;
 800225e:	4b4d      	ldr	r3, [pc, #308]	; (8002394 <Lora_Config+0x1d0>)
 8002260:	2201      	movs	r2, #1
 8002262:	701a      	strb	r2, [r3, #0]
 8002264:	e006      	b.n	8002274 <Lora_Config+0xb0>
			} else {
				printf("Lora_INIT FAIL : %s", cmd);
 8002266:	f107 030c 	add.w	r3, r7, #12
 800226a:	4619      	mov	r1, r3
 800226c:	4848      	ldr	r0, [pc, #288]	; (8002390 <Lora_Config+0x1cc>)
 800226e:	f018 fd5b 	bl	801ad28 <iprintf>
				continue;
 8002272:	e078      	b.n	8002366 <Lora_Config+0x1a2>
			}
		}
		// set dev_eui

		if (!c4) {
 8002274:	4b4a      	ldr	r3, [pc, #296]	; (80023a0 <Lora_Config+0x1dc>)
 8002276:	781b      	ldrb	r3, [r3, #0]
 8002278:	f083 0301 	eor.w	r3, r3, #1
 800227c:	b2db      	uxtb	r3, r3
 800227e:	2b00      	cmp	r3, #0
 8002280:	d021      	beq.n	80022c6 <Lora_Config+0x102>
			//sprintf(cmd, "at+set_config=lora:dev_eui:%s\r\n", DEV_EUI);
			sprintf(cmd, "at+set_config=lora:dev_eui:%s\r\n", device_eui);
 8002282:	4b48      	ldr	r3, [pc, #288]	; (80023a4 <Lora_Config+0x1e0>)
 8002284:	681a      	ldr	r2, [r3, #0]
 8002286:	f107 030c 	add.w	r3, r7, #12
 800228a:	4947      	ldr	r1, [pc, #284]	; (80023a8 <Lora_Config+0x1e4>)
 800228c:	4618      	mov	r0, r3
 800228e:	f018 fe6b 	bl	801af68 <siprintf>
			if (Lora_INIT(huart, cmd)) {
 8002292:	f107 030c 	add.w	r3, r7, #12
 8002296:	4619      	mov	r1, r3
 8002298:	6878      	ldr	r0, [r7, #4]
 800229a:	f7ff ff75 	bl	8002188 <Lora_INIT>
 800229e:	4603      	mov	r3, r0
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d009      	beq.n	80022b8 <Lora_Config+0xf4>
				printf("Lora_INIT OK : %s", cmd);
 80022a4:	f107 030c 	add.w	r3, r7, #12
 80022a8:	4619      	mov	r1, r3
 80022aa:	4838      	ldr	r0, [pc, #224]	; (800238c <Lora_Config+0x1c8>)
 80022ac:	f018 fd3c 	bl	801ad28 <iprintf>
				c4 = true;
 80022b0:	4b3b      	ldr	r3, [pc, #236]	; (80023a0 <Lora_Config+0x1dc>)
 80022b2:	2201      	movs	r2, #1
 80022b4:	701a      	strb	r2, [r3, #0]
 80022b6:	e006      	b.n	80022c6 <Lora_Config+0x102>
			} else {
				printf("Lora_INIT FAIL : %s", cmd);
 80022b8:	f107 030c 	add.w	r3, r7, #12
 80022bc:	4619      	mov	r1, r3
 80022be:	4834      	ldr	r0, [pc, #208]	; (8002390 <Lora_Config+0x1cc>)
 80022c0:	f018 fd32 	bl	801ad28 <iprintf>
				continue;
 80022c4:	e04f      	b.n	8002366 <Lora_Config+0x1a2>
			}
		}

		if (!c5) {
 80022c6:	4b39      	ldr	r3, [pc, #228]	; (80023ac <Lora_Config+0x1e8>)
 80022c8:	781b      	ldrb	r3, [r3, #0]
 80022ca:	f083 0301 	eor.w	r3, r3, #1
 80022ce:	b2db      	uxtb	r3, r3
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d020      	beq.n	8002316 <Lora_Config+0x152>
			// set app_key
			sprintf(cmd, "at+set_config=lora:app_key:%s\r\n", APP_KEY);
 80022d4:	f107 030c 	add.w	r3, r7, #12
 80022d8:	4a35      	ldr	r2, [pc, #212]	; (80023b0 <Lora_Config+0x1ec>)
 80022da:	4936      	ldr	r1, [pc, #216]	; (80023b4 <Lora_Config+0x1f0>)
 80022dc:	4618      	mov	r0, r3
 80022de:	f018 fe43 	bl	801af68 <siprintf>
			if (Lora_INIT(huart, cmd)) {
 80022e2:	f107 030c 	add.w	r3, r7, #12
 80022e6:	4619      	mov	r1, r3
 80022e8:	6878      	ldr	r0, [r7, #4]
 80022ea:	f7ff ff4d 	bl	8002188 <Lora_INIT>
 80022ee:	4603      	mov	r3, r0
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d009      	beq.n	8002308 <Lora_Config+0x144>
				printf("Lora_INIT OK : %s", cmd);
 80022f4:	f107 030c 	add.w	r3, r7, #12
 80022f8:	4619      	mov	r1, r3
 80022fa:	4824      	ldr	r0, [pc, #144]	; (800238c <Lora_Config+0x1c8>)
 80022fc:	f018 fd14 	bl	801ad28 <iprintf>
				c5 = true;
 8002300:	4b2a      	ldr	r3, [pc, #168]	; (80023ac <Lora_Config+0x1e8>)
 8002302:	2201      	movs	r2, #1
 8002304:	701a      	strb	r2, [r3, #0]
 8002306:	e006      	b.n	8002316 <Lora_Config+0x152>
			} else {
				printf("Lora_INIT FAIL : %s", cmd);
 8002308:	f107 030c 	add.w	r3, r7, #12
 800230c:	4619      	mov	r1, r3
 800230e:	4820      	ldr	r0, [pc, #128]	; (8002390 <Lora_Config+0x1cc>)
 8002310:	f018 fd0a 	bl	801ad28 <iprintf>
				continue;
 8002314:	e027      	b.n	8002366 <Lora_Config+0x1a2>
			}
		}

		if (!c6) {
 8002316:	4b28      	ldr	r3, [pc, #160]	; (80023b8 <Lora_Config+0x1f4>)
 8002318:	781b      	ldrb	r3, [r3, #0]
 800231a:	f083 0301 	eor.w	r3, r3, #1
 800231e:	b2db      	uxtb	r3, r3
 8002320:	2b00      	cmp	r3, #0
 8002322:	d026      	beq.n	8002372 <Lora_Config+0x1ae>
			// set app_key
			sprintf(cmd, "at+set_config=lora:confirm:%s\r\n", CONFIRM);
 8002324:	f107 030c 	add.w	r3, r7, #12
 8002328:	4a24      	ldr	r2, [pc, #144]	; (80023bc <Lora_Config+0x1f8>)
 800232a:	4925      	ldr	r1, [pc, #148]	; (80023c0 <Lora_Config+0x1fc>)
 800232c:	4618      	mov	r0, r3
 800232e:	f018 fe1b 	bl	801af68 <siprintf>
			if (Lora_INIT(huart, cmd)) {
 8002332:	f107 030c 	add.w	r3, r7, #12
 8002336:	4619      	mov	r1, r3
 8002338:	6878      	ldr	r0, [r7, #4]
 800233a:	f7ff ff25 	bl	8002188 <Lora_INIT>
 800233e:	4603      	mov	r3, r0
 8002340:	2b00      	cmp	r3, #0
 8002342:	d009      	beq.n	8002358 <Lora_Config+0x194>
				printf("Lora_INIT OK : %s", cmd);
 8002344:	f107 030c 	add.w	r3, r7, #12
 8002348:	4619      	mov	r1, r3
 800234a:	4810      	ldr	r0, [pc, #64]	; (800238c <Lora_Config+0x1c8>)
 800234c:	f018 fcec 	bl	801ad28 <iprintf>
				c6 = true;
 8002350:	4b19      	ldr	r3, [pc, #100]	; (80023b8 <Lora_Config+0x1f4>)
 8002352:	2201      	movs	r2, #1
 8002354:	701a      	strb	r2, [r3, #0]
			} else {
				printf("Lora_INIT FAIL : %s", cmd);
				continue;
			}
		}
		break;
 8002356:	e00c      	b.n	8002372 <Lora_Config+0x1ae>
				printf("Lora_INIT FAIL : %s", cmd);
 8002358:	f107 030c 	add.w	r3, r7, #12
 800235c:	4619      	mov	r1, r3
 800235e:	480c      	ldr	r0, [pc, #48]	; (8002390 <Lora_Config+0x1cc>)
 8002360:	f018 fce2 	bl	801ad28 <iprintf>
				continue;
 8002364:	bf00      	nop
	while (flag) {
 8002366:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 800236a:	2b00      	cmp	r3, #0
 800236c:	f47f af32 	bne.w	80021d4 <Lora_Config+0x10>
 8002370:	e000      	b.n	8002374 <Lora_Config+0x1b0>
		break;
 8002372:	bf00      	nop

	}

}
 8002374:	bf00      	nop
 8002376:	4618      	mov	r0, r3
 8002378:	3790      	adds	r7, #144	; 0x90
 800237a:	46bd      	mov	sp, r7
 800237c:	bd80      	pop	{r7, pc}
 800237e:	bf00      	nop
 8002380:	20000d6c 	.word	0x20000d6c
 8002384:	0801f070 	.word	0x0801f070
 8002388:	0801f078 	.word	0x0801f078
 800238c:	0801f098 	.word	0x0801f098
 8002390:	0801f0ac 	.word	0x0801f0ac
 8002394:	2000118c 	.word	0x2000118c
 8002398:	0801f0c0 	.word	0x0801f0c0
 800239c:	0801f0d4 	.word	0x0801f0d4
 80023a0:	20000acc 	.word	0x20000acc
 80023a4:	200009fc 	.word	0x200009fc
 80023a8:	0801f0f4 	.word	0x0801f0f4
 80023ac:	20000c3e 	.word	0x20000c3e
 80023b0:	0801f114 	.word	0x0801f114
 80023b4:	0801f138 	.word	0x0801f138
 80023b8:	200009f0 	.word	0x200009f0
 80023bc:	0801f158 	.word	0x0801f158
 80023c0:	0801f15c 	.word	0x0801f15c

080023c4 <Lora_Status>:

bool Lora_Status(UART_HandleTypeDef *huart) {
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b082      	sub	sp, #8
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
	Lora_Buf_Clear();
 80023cc:	f7ff fe8a 	bl	80020e4 <Lora_Buf_Clear>
	Lora_Cmd_Send(huart, "at+get_config=lora:status\r\n");
 80023d0:	490a      	ldr	r1, [pc, #40]	; (80023fc <Lora_Status+0x38>)
 80023d2:	6878      	ldr	r0, [r7, #4]
 80023d4:	f7ff fea4 	bl	8002120 <Lora_Cmd_Send>
	osDelay(1000);
 80023d8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80023dc:	f007 fa78 	bl	80098d0 <osDelay>
	//Print_Lora_Buf();
	if (Lora_Str_Find("Joined Network:true")) {
 80023e0:	4807      	ldr	r0, [pc, #28]	; (8002400 <Lora_Status+0x3c>)
 80023e2:	f7ff feb1 	bl	8002148 <Lora_Str_Find>
 80023e6:	4603      	mov	r3, r0
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d001      	beq.n	80023f0 <Lora_Status+0x2c>
		//printf("LoRa Joined Network\r\n");
		return true;
 80023ec:	2301      	movs	r3, #1
 80023ee:	e000      	b.n	80023f2 <Lora_Status+0x2e>
	} else {
		//printf("LoRa Not Joined Network\r\n");
		return false;
 80023f0:	2300      	movs	r3, #0
	}
}
 80023f2:	4618      	mov	r0, r3
 80023f4:	3708      	adds	r7, #8
 80023f6:	46bd      	mov	sp, r7
 80023f8:	bd80      	pop	{r7, pc}
 80023fa:	bf00      	nop
 80023fc:	0801f17c 	.word	0x0801f17c
 8002400:	0801f198 	.word	0x0801f198

08002404 <Lora_Join>:

bool Lora_Join(UART_HandleTypeDef *huart) {
 8002404:	b580      	push	{r7, lr}
 8002406:	b082      	sub	sp, #8
 8002408:	af00      	add	r7, sp, #0
 800240a:	6078      	str	r0, [r7, #4]
	Lora_Buf_Clear();
 800240c:	f7ff fe6a 	bl	80020e4 <Lora_Buf_Clear>
	Lora_Cmd_Send(huart, "at+join\r\n");
 8002410:	490a      	ldr	r1, [pc, #40]	; (800243c <Lora_Join+0x38>)
 8002412:	6878      	ldr	r0, [r7, #4]
 8002414:	f7ff fe84 	bl	8002120 <Lora_Cmd_Send>
	osDelay(5000);
 8002418:	f241 3088 	movw	r0, #5000	; 0x1388
 800241c:	f007 fa58 	bl	80098d0 <osDelay>
	//Print_Lora_Buf();
	if (Lora_Str_Find("Join Success")) {
 8002420:	4807      	ldr	r0, [pc, #28]	; (8002440 <Lora_Join+0x3c>)
 8002422:	f7ff fe91 	bl	8002148 <Lora_Str_Find>
 8002426:	4603      	mov	r3, r0
 8002428:	2b00      	cmp	r3, #0
 800242a:	d001      	beq.n	8002430 <Lora_Join+0x2c>
		return true;
 800242c:	2301      	movs	r3, #1
 800242e:	e000      	b.n	8002432 <Lora_Join+0x2e>
	} else {
		return false;
 8002430:	2300      	movs	r3, #0
	}
}
 8002432:	4618      	mov	r0, r3
 8002434:	3708      	adds	r7, #8
 8002436:	46bd      	mov	sp, r7
 8002438:	bd80      	pop	{r7, pc}
 800243a:	bf00      	nop
 800243c:	0801f1ac 	.word	0x0801f1ac
 8002440:	0801f1b8 	.word	0x0801f1b8

08002444 <Lora_Send>:

char lora_send_msg[128];
char lora_send_payload[128];
uint32_t len;
struct lora_packet_t lora_packet_t;
void Lora_Send(UART_HandleTypeDef *huart) {
 8002444:	b5b0      	push	{r4, r5, r7, lr}
 8002446:	b08e      	sub	sp, #56	; 0x38
 8002448:	af0a      	add	r7, sp, #40	; 0x28
 800244a:	6078      	str	r0, [r7, #4]

	len = sprintf((char*) lora_send_msg, "at+send=lora:10:");
 800244c:	4a5e      	ldr	r2, [pc, #376]	; (80025c8 <Lora_Send+0x184>)
 800244e:	4b5f      	ldr	r3, [pc, #380]	; (80025cc <Lora_Send+0x188>)
 8002450:	4615      	mov	r5, r2
 8002452:	461c      	mov	r4, r3
 8002454:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002456:	6028      	str	r0, [r5, #0]
 8002458:	6069      	str	r1, [r5, #4]
 800245a:	60aa      	str	r2, [r5, #8]
 800245c:	60eb      	str	r3, [r5, #12]
 800245e:	7823      	ldrb	r3, [r4, #0]
 8002460:	742b      	strb	r3, [r5, #16]
 8002462:	2310      	movs	r3, #16
 8002464:	461a      	mov	r2, r3
 8002466:	4b5a      	ldr	r3, [pc, #360]	; (80025d0 <Lora_Send+0x18c>)
 8002468:	601a      	str	r2, [r3, #0]
//	uint8_t debug;
//	uint8_t fext_stat;
//	uint8_t fan_stat;
//	uint8_t i;

	lora_packet_t.device_id = device_id;
 800246a:	4b5a      	ldr	r3, [pc, #360]	; (80025d4 <Lora_Send+0x190>)
 800246c:	781a      	ldrb	r2, [r3, #0]
 800246e:	4b5a      	ldr	r3, [pc, #360]	; (80025d8 <Lora_Send+0x194>)
 8002470:	701a      	strb	r2, [r3, #0]
	lora_packet_t.temp = temp;
 8002472:	4b5a      	ldr	r3, [pc, #360]	; (80025dc <Lora_Send+0x198>)
 8002474:	681a      	ldr	r2, [r3, #0]
 8002476:	4b58      	ldr	r3, [pc, #352]	; (80025d8 <Lora_Send+0x194>)
 8002478:	3301      	adds	r3, #1
 800247a:	601a      	str	r2, [r3, #0]
	lora_packet_t.vocs = vocs;
 800247c:	4b58      	ldr	r3, [pc, #352]	; (80025e0 <Lora_Send+0x19c>)
 800247e:	681a      	ldr	r2, [r3, #0]
 8002480:	4b55      	ldr	r3, [pc, #340]	; (80025d8 <Lora_Send+0x194>)
 8002482:	3305      	adds	r3, #5
 8002484:	601a      	str	r2, [r3, #0]
	lora_packet_t.smoke = co;
 8002486:	4b57      	ldr	r3, [pc, #348]	; (80025e4 <Lora_Send+0x1a0>)
 8002488:	681a      	ldr	r2, [r3, #0]
 800248a:	4b53      	ldr	r3, [pc, #332]	; (80025d8 <Lora_Send+0x194>)
 800248c:	3309      	adds	r3, #9
 800248e:	601a      	str	r2, [r3, #0]
	lora_packet_t.vibr = vibr;
 8002490:	4b55      	ldr	r3, [pc, #340]	; (80025e8 <Lora_Send+0x1a4>)
 8002492:	681a      	ldr	r2, [r3, #0]
 8002494:	4b50      	ldr	r3, [pc, #320]	; (80025d8 <Lora_Send+0x194>)
 8002496:	330d      	adds	r3, #13
 8002498:	601a      	str	r2, [r3, #0]
	lora_packet_t.fire = fire;
 800249a:	4b54      	ldr	r3, [pc, #336]	; (80025ec <Lora_Send+0x1a8>)
 800249c:	781a      	ldrb	r2, [r3, #0]
 800249e:	4b4e      	ldr	r3, [pc, #312]	; (80025d8 <Lora_Send+0x194>)
 80024a0:	745a      	strb	r2, [r3, #17]
	lora_packet_t.fan_stat = fan_stat;
 80024a2:	4b53      	ldr	r3, [pc, #332]	; (80025f0 <Lora_Send+0x1ac>)
 80024a4:	781a      	ldrb	r2, [r3, #0]
 80024a6:	4b4c      	ldr	r3, [pc, #304]	; (80025d8 <Lora_Send+0x194>)
 80024a8:	749a      	strb	r2, [r3, #18]
	lora_packet_t.fext_stat = fext_stat;
 80024aa:	4b52      	ldr	r3, [pc, #328]	; (80025f4 <Lora_Send+0x1b0>)
 80024ac:	781a      	ldrb	r2, [r3, #0]
 80024ae:	4b4a      	ldr	r3, [pc, #296]	; (80025d8 <Lora_Send+0x194>)
 80024b0:	74da      	strb	r2, [r3, #19]

	printf(
			"#### SEND LoRa Msg : {\"device_id\":%d,\"temp\":%f,\"vocs\":%f,\"smoke\":%f,\"vibr\":%f,\"fire\":%x,\"fan\":%x,\"fext_stat\":%x}\r\n",
			lora_packet_t.device_id,
 80024b2:	4b49      	ldr	r3, [pc, #292]	; (80025d8 <Lora_Send+0x194>)
 80024b4:	781b      	ldrb	r3, [r3, #0]
	printf(
 80024b6:	4618      	mov	r0, r3
			lora_packet_t.temp, //
 80024b8:	4b47      	ldr	r3, [pc, #284]	; (80025d8 <Lora_Send+0x194>)
 80024ba:	f8d3 3001 	ldr.w	r3, [r3, #1]
	printf(
 80024be:	ee07 3a90 	vmov	s15, r3
 80024c2:	eeb7 4ae7 	vcvt.f64.f32	d4, s15
			lora_packet_t.vocs, //
 80024c6:	4b44      	ldr	r3, [pc, #272]	; (80025d8 <Lora_Send+0x194>)
 80024c8:	f8d3 3005 	ldr.w	r3, [r3, #5]
	printf(
 80024cc:	ee07 3a90 	vmov	s15, r3
 80024d0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
			lora_packet_t.smoke, lora_packet_t.vibr, lora_packet_t.fire,
 80024d4:	4b40      	ldr	r3, [pc, #256]	; (80025d8 <Lora_Send+0x194>)
 80024d6:	f8d3 3009 	ldr.w	r3, [r3, #9]
	printf(
 80024da:	ee06 3a90 	vmov	s13, r3
 80024de:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
			lora_packet_t.smoke, lora_packet_t.vibr, lora_packet_t.fire,
 80024e2:	4b3d      	ldr	r3, [pc, #244]	; (80025d8 <Lora_Send+0x194>)
 80024e4:	f8d3 300d 	ldr.w	r3, [r3, #13]
	printf(
 80024e8:	ee05 3a90 	vmov	s11, r3
 80024ec:	eeb7 5ae5 	vcvt.f64.f32	d5, s11
			lora_packet_t.smoke, lora_packet_t.vibr, lora_packet_t.fire,
 80024f0:	4b39      	ldr	r3, [pc, #228]	; (80025d8 <Lora_Send+0x194>)
 80024f2:	7c5b      	ldrb	r3, [r3, #17]
	printf(
 80024f4:	461a      	mov	r2, r3
			lora_packet_t.fan_stat, lora_packet_t.fext_stat);
 80024f6:	4b38      	ldr	r3, [pc, #224]	; (80025d8 <Lora_Send+0x194>)
 80024f8:	7c9b      	ldrb	r3, [r3, #18]
	printf(
 80024fa:	4619      	mov	r1, r3
			lora_packet_t.fan_stat, lora_packet_t.fext_stat);
 80024fc:	4b36      	ldr	r3, [pc, #216]	; (80025d8 <Lora_Send+0x194>)
 80024fe:	7cdb      	ldrb	r3, [r3, #19]
	printf(
 8002500:	9308      	str	r3, [sp, #32]
 8002502:	9107      	str	r1, [sp, #28]
 8002504:	9206      	str	r2, [sp, #24]
 8002506:	ed8d 5b04 	vstr	d5, [sp, #16]
 800250a:	ed8d 6b02 	vstr	d6, [sp, #8]
 800250e:	ed8d 7b00 	vstr	d7, [sp]
 8002512:	ec53 2b14 	vmov	r2, r3, d4
 8002516:	4601      	mov	r1, r0
 8002518:	4837      	ldr	r0, [pc, #220]	; (80025f8 <Lora_Send+0x1b4>)
 800251a:	f018 fc05 	bl	801ad28 <iprintf>

	for (uint8_t i = 0; i < sizeof(struct lora_packet_t); i++) {
 800251e:	2300      	movs	r3, #0
 8002520:	73fb      	strb	r3, [r7, #15]
 8002522:	e012      	b.n	800254a <Lora_Send+0x106>
		sprintf((char*) &lora_send_msg[len + (i * 2)], "%02X",
 8002524:	7bfb      	ldrb	r3, [r7, #15]
 8002526:	005b      	lsls	r3, r3, #1
 8002528:	461a      	mov	r2, r3
 800252a:	4b29      	ldr	r3, [pc, #164]	; (80025d0 <Lora_Send+0x18c>)
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	4413      	add	r3, r2
 8002530:	4a25      	ldr	r2, [pc, #148]	; (80025c8 <Lora_Send+0x184>)
 8002532:	1898      	adds	r0, r3, r2
				((char*) &lora_packet_t)[i]);
 8002534:	7bfb      	ldrb	r3, [r7, #15]
 8002536:	4a28      	ldr	r2, [pc, #160]	; (80025d8 <Lora_Send+0x194>)
 8002538:	4413      	add	r3, r2
 800253a:	781b      	ldrb	r3, [r3, #0]
		sprintf((char*) &lora_send_msg[len + (i * 2)], "%02X",
 800253c:	461a      	mov	r2, r3
 800253e:	492f      	ldr	r1, [pc, #188]	; (80025fc <Lora_Send+0x1b8>)
 8002540:	f018 fd12 	bl	801af68 <siprintf>
	for (uint8_t i = 0; i < sizeof(struct lora_packet_t); i++) {
 8002544:	7bfb      	ldrb	r3, [r7, #15]
 8002546:	3301      	adds	r3, #1
 8002548:	73fb      	strb	r3, [r7, #15]
 800254a:	7bfb      	ldrb	r3, [r7, #15]
 800254c:	2b13      	cmp	r3, #19
 800254e:	d9e9      	bls.n	8002524 <Lora_Send+0xe0>
	}

	len += sizeof(struct lora_packet_t) * 2;
 8002550:	4b1f      	ldr	r3, [pc, #124]	; (80025d0 <Lora_Send+0x18c>)
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	3328      	adds	r3, #40	; 0x28
 8002556:	4a1e      	ldr	r2, [pc, #120]	; (80025d0 <Lora_Send+0x18c>)
 8002558:	6013      	str	r3, [r2, #0]

	lora_send_msg[len++] = '\r';
 800255a:	4b1d      	ldr	r3, [pc, #116]	; (80025d0 <Lora_Send+0x18c>)
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	1c5a      	adds	r2, r3, #1
 8002560:	491b      	ldr	r1, [pc, #108]	; (80025d0 <Lora_Send+0x18c>)
 8002562:	600a      	str	r2, [r1, #0]
 8002564:	4a18      	ldr	r2, [pc, #96]	; (80025c8 <Lora_Send+0x184>)
 8002566:	210d      	movs	r1, #13
 8002568:	54d1      	strb	r1, [r2, r3]
	lora_send_msg[len++] = '\n';
 800256a:	4b19      	ldr	r3, [pc, #100]	; (80025d0 <Lora_Send+0x18c>)
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	1c5a      	adds	r2, r3, #1
 8002570:	4917      	ldr	r1, [pc, #92]	; (80025d0 <Lora_Send+0x18c>)
 8002572:	600a      	str	r2, [r1, #0]
 8002574:	4a14      	ldr	r2, [pc, #80]	; (80025c8 <Lora_Send+0x184>)
 8002576:	210a      	movs	r1, #10
 8002578:	54d1      	strb	r1, [r2, r3]

//printf("%s",lora_send_msg, sizeof(struct lora_packet_t));
	Lora_Buf_Clear();
 800257a:	f7ff fdb3 	bl	80020e4 <Lora_Buf_Clear>
	Lora_Cmd_Send(huart, lora_send_msg);
 800257e:	4912      	ldr	r1, [pc, #72]	; (80025c8 <Lora_Send+0x184>)
 8002580:	6878      	ldr	r0, [r7, #4]
 8002582:	f7ff fdcd 	bl	8002120 <Lora_Cmd_Send>
	//osDelay(500);
	for (uint8_t wait_cnt = 0; wait_cnt < 60; wait_cnt++) { // wait 1 minute
 8002586:	2300      	movs	r3, #0
 8002588:	73bb      	strb	r3, [r7, #14]
 800258a:	e014      	b.n	80025b6 <Lora_Send+0x172>
		osDelay(1000);
 800258c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002590:	f007 f99e 	bl	80098d0 <osDelay>
		Print_Lora_Buf();
 8002594:	f7ff fdec 	bl	8002170 <Print_Lora_Buf>
		if (Lora_Str_Find("OK") || Lora_Str_Find("ERROR")) {
 8002598:	4819      	ldr	r0, [pc, #100]	; (8002600 <Lora_Send+0x1bc>)
 800259a:	f7ff fdd5 	bl	8002148 <Lora_Str_Find>
 800259e:	4603      	mov	r3, r0
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d10b      	bne.n	80025bc <Lora_Send+0x178>
 80025a4:	4817      	ldr	r0, [pc, #92]	; (8002604 <Lora_Send+0x1c0>)
 80025a6:	f7ff fdcf 	bl	8002148 <Lora_Str_Find>
 80025aa:	4603      	mov	r3, r0
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d105      	bne.n	80025bc <Lora_Send+0x178>
	for (uint8_t wait_cnt = 0; wait_cnt < 60; wait_cnt++) { // wait 1 minute
 80025b0:	7bbb      	ldrb	r3, [r7, #14]
 80025b2:	3301      	adds	r3, #1
 80025b4:	73bb      	strb	r3, [r7, #14]
 80025b6:	7bbb      	ldrb	r3, [r7, #14]
 80025b8:	2b3b      	cmp	r3, #59	; 0x3b
 80025ba:	d9e7      	bls.n	800258c <Lora_Send+0x148>
			break;
		}
	}
	reset();
 80025bc:	f7ff f996 	bl	80018ec <reset>
}
 80025c0:	bf00      	nop
 80025c2:	3710      	adds	r7, #16
 80025c4:	46bd      	mov	sp, r7
 80025c6:	bdb0      	pop	{r4, r5, r7, pc}
 80025c8:	20000bb4 	.word	0x20000bb4
 80025cc:	0801f1c8 	.word	0x0801f1c8
 80025d0:	200013b8 	.word	0x200013b8
 80025d4:	20000c34 	.word	0x20000c34
 80025d8:	200013a4 	.word	0x200013a4
 80025dc:	20000c38 	.word	0x20000c38
 80025e0:	20000d78 	.word	0x20000d78
 80025e4:	20001180 	.word	0x20001180
 80025e8:	20000ce4 	.word	0x20000ce4
 80025ec:	200013a0 	.word	0x200013a0
 80025f0:	20001194 	.word	0x20001194
 80025f4:	20000a80 	.word	0x20000a80
 80025f8:	0801f1dc 	.word	0x0801f1dc
 80025fc:	0801f250 	.word	0x0801f250
 8002600:	0801f06c 	.word	0x0801f06c
 8002604:	0801f258 	.word	0x0801f258

08002608 <initLoRa>:
//		} else {
//
//		}
//	}

void initLoRa() {
 8002608:	b580      	push	{r7, lr}
 800260a:	af00      	add	r7, sp, #0
	osDelay(10);
 800260c:	200a      	movs	r0, #10
 800260e:	f007 f95f 	bl	80098d0 <osDelay>
	HAL_UART_Receive_IT(&huart1, &lora_rv_data, 1);
 8002612:	2201      	movs	r2, #1
 8002614:	4917      	ldr	r1, [pc, #92]	; (8002674 <initLoRa+0x6c>)
 8002616:	4818      	ldr	r0, [pc, #96]	; (8002678 <initLoRa+0x70>)
 8002618:	f005 fcbe 	bl	8007f98 <HAL_UART_Receive_IT>

// init lora config (region , tx power , app eui, dev eui, app key )
	Lora_Config(&huart1);
 800261c:	4816      	ldr	r0, [pc, #88]	; (8002678 <initLoRa+0x70>)
 800261e:	f7ff fdd1 	bl	80021c4 <Lora_Config>

	printf("LORA RAK JOIN CHECK START!\r\n");
 8002622:	4816      	ldr	r0, [pc, #88]	; (800267c <initLoRa+0x74>)
 8002624:	f018 fbf4 	bl	801ae10 <puts>

	//state = Lora_Status(&huart1);
	while (1) {
		printf("LORA RAK STATUS CHECK!\r\n");
 8002628:	4815      	ldr	r0, [pc, #84]	; (8002680 <initLoRa+0x78>)
 800262a:	f018 fbf1 	bl	801ae10 <puts>
		state = Lora_Status(&huart1);
 800262e:	4812      	ldr	r0, [pc, #72]	; (8002678 <initLoRa+0x70>)
 8002630:	f7ff fec8 	bl	80023c4 <Lora_Status>
 8002634:	4603      	mov	r3, r0
 8002636:	461a      	mov	r2, r3
 8002638:	4b12      	ldr	r3, [pc, #72]	; (8002684 <initLoRa+0x7c>)
 800263a:	701a      	strb	r2, [r3, #0]
		if (state) {
 800263c:	4b11      	ldr	r3, [pc, #68]	; (8002684 <initLoRa+0x7c>)
 800263e:	781b      	ldrb	r3, [r3, #0]
 8002640:	2b00      	cmp	r3, #0
 8002642:	d003      	beq.n	800264c <initLoRa+0x44>
			lora_init = true;
 8002644:	4b10      	ldr	r3, [pc, #64]	; (8002688 <initLoRa+0x80>)
 8002646:	2201      	movs	r2, #1
 8002648:	701a      	strb	r2, [r3, #0]
			break;
 800264a:	e00d      	b.n	8002668 <initLoRa+0x60>
		} else {
			state = Lora_Join(&huart1);
 800264c:	480a      	ldr	r0, [pc, #40]	; (8002678 <initLoRa+0x70>)
 800264e:	f7ff fed9 	bl	8002404 <Lora_Join>
 8002652:	4603      	mov	r3, r0
 8002654:	461a      	mov	r2, r3
 8002656:	4b0b      	ldr	r3, [pc, #44]	; (8002684 <initLoRa+0x7c>)
 8002658:	701a      	strb	r2, [r3, #0]
			if (state == true) {
 800265a:	4b0a      	ldr	r3, [pc, #40]	; (8002684 <initLoRa+0x7c>)
 800265c:	781b      	ldrb	r3, [r3, #0]
 800265e:	2b00      	cmp	r3, #0
 8002660:	d0e2      	beq.n	8002628 <initLoRa+0x20>
				lora_init = true;
 8002662:	4b09      	ldr	r3, [pc, #36]	; (8002688 <initLoRa+0x80>)
 8002664:	2201      	movs	r2, #1
 8002666:	701a      	strb	r2, [r3, #0]
				break;
			}
		}
	}
	printf("LORA RAK JOIN CHECK Finish!\r\n");
 8002668:	4808      	ldr	r0, [pc, #32]	; (800268c <initLoRa+0x84>)
 800266a:	f018 fbd1 	bl	801ae10 <puts>
}
 800266e:	bf00      	nop
 8002670:	bd80      	pop	{r7, pc}
 8002672:	bf00      	nop
 8002674:	20000b28 	.word	0x20000b28
 8002678:	20000ce8 	.word	0x20000ce8
 800267c:	0801f2a0 	.word	0x0801f2a0
 8002680:	0801f2bc 	.word	0x0801f2bc
 8002684:	20000c3d 	.word	0x20000c3d
 8002688:	200013bc 	.word	0x200013bc
 800268c:	0801f2d4 	.word	0x0801f2d4

08002690 <StartClientTask>:

void StartClientTask(void const *argument) {
 8002690:	b580      	push	{r7, lr}
 8002692:	b088      	sub	sp, #32
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]

	osDelay(1000);
 8002698:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800269c:	f007 f918 	bl	80098d0 <osDelay>
	printf("----- StartClientTask ------\r\n");
 80026a0:	4847      	ldr	r0, [pc, #284]	; (80027c0 <StartClientTask+0x130>)
 80026a2:	f018 fbb5 	bl	801ae10 <puts>
	u16_t nWritten; //write buffer index
	LWIP_UNUSED_ARG(argument);

	while (1) {

		if (gnetif.ip_addr.addr == 0 || gnetif.netmask.addr == 0
 80026a6:	4b47      	ldr	r3, [pc, #284]	; (80027c4 <StartClientTask+0x134>)
 80026a8:	685b      	ldr	r3, [r3, #4]
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d007      	beq.n	80026be <StartClientTask+0x2e>
 80026ae:	4b45      	ldr	r3, [pc, #276]	; (80027c4 <StartClientTask+0x134>)
 80026b0:	689b      	ldr	r3, [r3, #8]
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d003      	beq.n	80026be <StartClientTask+0x2e>
				|| gnetif.gw.addr == 0) {
 80026b6:	4b43      	ldr	r3, [pc, #268]	; (80027c4 <StartClientTask+0x134>)
 80026b8:	68db      	ldr	r3, [r3, #12]
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d107      	bne.n	80026ce <StartClientTask+0x3e>
			printf("no valid ip \r\n");
 80026be:	4842      	ldr	r0, [pc, #264]	; (80027c8 <StartClientTask+0x138>)
 80026c0:	f018 fba6 	bl	801ae10 <puts>
			osDelay(1000);
 80026c4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80026c8:	f007 f902 	bl	80098d0 <osDelay>
			continue;
 80026cc:	e076      	b.n	80027bc <StartClientTask+0x12c>
		}
		print_ip(gnetif.ip_addr.addr, gnetif.netmask.addr, gnetif.gw.addr);
 80026ce:	4b3d      	ldr	r3, [pc, #244]	; (80027c4 <StartClientTask+0x134>)
 80026d0:	6858      	ldr	r0, [r3, #4]
 80026d2:	4b3c      	ldr	r3, [pc, #240]	; (80027c4 <StartClientTask+0x134>)
 80026d4:	6899      	ldr	r1, [r3, #8]
 80026d6:	4b3b      	ldr	r3, [pc, #236]	; (80027c4 <StartClientTask+0x134>)
 80026d8:	68db      	ldr	r3, [r3, #12]
 80026da:	461a      	mov	r2, r3
 80026dc:	f7ff f92c 	bl	8001938 <print_ip>
		//printf("%"PRIu32"\r\n", gnetif.ip_addr.addr); //print time information

		nRead = 0;			//clear indexes
 80026e0:	2300      	movs	r3, #0
 80026e2:	83fb      	strh	r3, [r7, #30]
		nWritten = 0;
 80026e4:	2300      	movs	r3, #0
 80026e6:	83bb      	strh	r3, [r7, #28]

		//conn = netconn_new(NETCONN_TCP); //new tcp netconn
		conn = netconn_new(NETCONN_UDP);			//new udp netconn
 80026e8:	2200      	movs	r2, #0
 80026ea:	2100      	movs	r1, #0
 80026ec:	2020      	movs	r0, #32
 80026ee:	f00a f823 	bl	800c738 <netconn_new_with_proto_and_callback>
 80026f2:	4602      	mov	r2, r0
 80026f4:	4b35      	ldr	r3, [pc, #212]	; (80027cc <StartClientTask+0x13c>)
 80026f6:	601a      	str	r2, [r3, #0]

		if (conn != NULL) {
 80026f8:	4b34      	ldr	r3, [pc, #208]	; (80027cc <StartClientTask+0x13c>)
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d0d2      	beq.n	80026a6 <StartClientTask+0x16>

			printf("start Socket connect\r\n");
 8002700:	4833      	ldr	r0, [pc, #204]	; (80027d0 <StartClientTask+0x140>)
 8002702:	f018 fb85 	bl	801ae10 <puts>

			IP4_ADDR(&server_addr, SERVER_IP1, SERVER_IP2, SERVER_IP3,
 8002706:	4b33      	ldr	r3, [pc, #204]	; (80027d4 <StartClientTask+0x144>)
 8002708:	4a33      	ldr	r2, [pc, #204]	; (80027d8 <StartClientTask+0x148>)
 800270a:	601a      	str	r2, [r3, #0]
					SERVER_IP4);	//server ip
			err = netconn_connect(conn, &server_addr, SERVER_PORT);	//connect to the server
 800270c:	4b2f      	ldr	r3, [pc, #188]	; (80027cc <StartClientTask+0x13c>)
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8002714:	492f      	ldr	r1, [pc, #188]	; (80027d4 <StartClientTask+0x144>)
 8002716:	4618      	mov	r0, r3
 8002718:	f00a f8c8 	bl	800c8ac <netconn_connect>
 800271c:	4603      	mov	r3, r0
 800271e:	76fb      	strb	r3, [r7, #27]

			if (err != ERR_OK) {
 8002720:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8002724:	2b00      	cmp	r3, #0
 8002726:	d00f      	beq.n	8002748 <StartClientTask+0xb8>
				printf("connect ERR %d\r\n", err);
 8002728:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800272c:	4619      	mov	r1, r3
 800272e:	482b      	ldr	r0, [pc, #172]	; (80027dc <StartClientTask+0x14c>)
 8002730:	f018 fafa 	bl	801ad28 <iprintf>
				netconn_delete(conn); //free memory
 8002734:	4b25      	ldr	r3, [pc, #148]	; (80027cc <StartClientTask+0x13c>)
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	4618      	mov	r0, r3
 800273a:	f00a f89b 	bl	800c874 <netconn_delete>
				osDelay(1000);
 800273e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002742:	f007 f8c5 	bl	80098d0 <osDelay>
				continue;
 8002746:	e039      	b.n	80027bc <StartClientTask+0x12c>
			}
			printf("connected %d\r\n", conn->state);
 8002748:	4b20      	ldr	r3, [pc, #128]	; (80027cc <StartClientTask+0x13c>)
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	785b      	ldrb	r3, [r3, #1]
 800274e:	4619      	mov	r1, r3
 8002750:	4823      	ldr	r0, [pc, #140]	; (80027e0 <StartClientTask+0x150>)
 8002752:	f018 fae9 	bl	801ad28 <iprintf>
//				} else {
//					nWritten += len;
//				}
//			} while (nWritten < sizeof(struct time_packet)); //send request

			while (netconn_recv(conn, &buf) == ERR_OK)	//receive the response
 8002756:	e016      	b.n	8002786 <StartClientTask+0xf6>
			{
				do {

					netbuf_data(buf, &data, &len); //receive lora_rv_data pointer & length
 8002758:	697b      	ldr	r3, [r7, #20]
 800275a:	f107 020e 	add.w	r2, r7, #14
 800275e:	f107 0110 	add.w	r1, r7, #16
 8002762:	4618      	mov	r0, r3
 8002764:	f00b ff24 	bl	800e5b0 <netbuf_data>

					//memcpy(&packet + nRead, lora_rv_data, len);
					//printf("receive@@ %d \r\n", len);
					nRead += len;
 8002768:	89fa      	ldrh	r2, [r7, #14]
 800276a:	8bfb      	ldrh	r3, [r7, #30]
 800276c:	4413      	add	r3, r2
 800276e:	83fb      	strh	r3, [r7, #30]
				} while (netbuf_next(buf) >= 0); //check buffer empty
 8002770:	697b      	ldr	r3, [r7, #20]
 8002772:	4618      	mov	r0, r3
 8002774:	f00b ff66 	bl	800e644 <netbuf_next>
 8002778:	4603      	mov	r3, r0
 800277a:	2b00      	cmp	r3, #0
 800277c:	daec      	bge.n	8002758 <StartClientTask+0xc8>
				netbuf_delete(buf); //clear buffer
 800277e:	697b      	ldr	r3, [r7, #20]
 8002780:	4618      	mov	r0, r3
 8002782:	f00b feab 	bl	800e4dc <netbuf_delete>
			while (netconn_recv(conn, &buf) == ERR_OK)	//receive the response
 8002786:	4b11      	ldr	r3, [pc, #68]	; (80027cc <StartClientTask+0x13c>)
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f107 0214 	add.w	r2, r7, #20
 800278e:	4611      	mov	r1, r2
 8002790:	4618      	mov	r0, r3
 8002792:	f00a fa3f 	bl	800cc14 <netconn_recv>
 8002796:	4603      	mov	r3, r0
 8002798:	2b00      	cmp	r3, #0
 800279a:	d0dd      	beq.n	8002758 <StartClientTask+0xc8>
			}

			printf("end \r\n");
 800279c:	4811      	ldr	r0, [pc, #68]	; (80027e4 <StartClientTask+0x154>)
 800279e:	f018 fb37 	bl	801ae10 <puts>
			netconn_close(conn); //close session
 80027a2:	4b0a      	ldr	r3, [pc, #40]	; (80027cc <StartClientTask+0x13c>)
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	4618      	mov	r0, r3
 80027a8:	f00a fb0c 	bl	800cdc4 <netconn_close>
			netconn_delete(conn); //free memory
 80027ac:	4b07      	ldr	r3, [pc, #28]	; (80027cc <StartClientTask+0x13c>)
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	4618      	mov	r0, r3
 80027b2:	f00a f85f 	bl	800c874 <netconn_delete>
			conn = NULL;
 80027b6:	4b05      	ldr	r3, [pc, #20]	; (80027cc <StartClientTask+0x13c>)
 80027b8:	2200      	movs	r2, #0
 80027ba:	601a      	str	r2, [r3, #0]
		if (gnetif.ip_addr.addr == 0 || gnetif.netmask.addr == 0
 80027bc:	e773      	b.n	80026a6 <StartClientTask+0x16>
 80027be:	bf00      	nop
 80027c0:	0801f2f4 	.word	0x0801f2f4
 80027c4:	20001410 	.word	0x20001410
 80027c8:	0801f314 	.word	0x0801f314
 80027cc:	200009dc 	.word	0x200009dc
 80027d0:	0801f324 	.word	0x0801f324
 80027d4:	200009e4 	.word	0x200009e4
 80027d8:	8901a8c0 	.word	0x8901a8c0
 80027dc:	0801f33c 	.word	0x0801f33c
 80027e0:	0801f350 	.word	0x0801f350
 80027e4:	0801f360 	.word	0x0801f360

080027e8 <startUdpSendTask>:
		}
	}
}

uint8_t send_buf[512];
void startUdpSendTask(void const *argument) {
 80027e8:	b580      	push	{r7, lr}
 80027ea:	b090      	sub	sp, #64	; 0x40
 80027ec:	af0c      	add	r7, sp, #48	; 0x30
 80027ee:	6078      	str	r0, [r7, #4]

	printf("----- startUdpSendTask ------\r\n");
 80027f0:	482f      	ldr	r0, [pc, #188]	; (80028b0 <startUdpSendTask+0xc8>)
 80027f2:	f018 fb0d 	bl	801ae10 <puts>

	struct netbuf *netbuf;
	netbuf = netbuf_new();
 80027f6:	f00b fe5d 	bl	800e4b4 <netbuf_new>
 80027fa:	60f8      	str	r0, [r7, #12]
	while (1) {
		if (conn != NULL && conn->state == NETCONN_NONE) {
 80027fc:	4b2d      	ldr	r3, [pc, #180]	; (80028b4 <startUdpSendTask+0xcc>)
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	2b00      	cmp	r3, #0
 8002802:	d04f      	beq.n	80028a4 <startUdpSendTask+0xbc>
 8002804:	4b2b      	ldr	r3, [pc, #172]	; (80028b4 <startUdpSendTask+0xcc>)
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	785b      	ldrb	r3, [r3, #1]
 800280a:	2b00      	cmp	r3, #0
 800280c:	d14a      	bne.n	80028a4 <startUdpSendTask+0xbc>

			memset(send_buf, 0, sizeof(send_buf));
 800280e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002812:	2100      	movs	r1, #0
 8002814:	4828      	ldr	r0, [pc, #160]	; (80028b8 <startUdpSendTask+0xd0>)
 8002816:	f017 fbc2 	bl	8019f9e <memset>
			sprintf((char*) send_buf,
 800281a:	4b28      	ldr	r3, [pc, #160]	; (80028bc <startUdpSendTask+0xd4>)
 800281c:	781b      	ldrb	r3, [r3, #0]
 800281e:	4618      	mov	r0, r3
 8002820:	4b27      	ldr	r3, [pc, #156]	; (80028c0 <startUdpSendTask+0xd8>)
 8002822:	edd3 7a00 	vldr	s15, [r3]
 8002826:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800282a:	4b26      	ldr	r3, [pc, #152]	; (80028c4 <startUdpSendTask+0xdc>)
 800282c:	edd3 6a00 	vldr	s13, [r3]
 8002830:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 8002834:	4b24      	ldr	r3, [pc, #144]	; (80028c8 <startUdpSendTask+0xe0>)
 8002836:	edd3 5a00 	vldr	s11, [r3]
 800283a:	eeb7 5ae5 	vcvt.f64.f32	d5, s11
 800283e:	4b23      	ldr	r3, [pc, #140]	; (80028cc <startUdpSendTask+0xe4>)
 8002840:	edd3 4a00 	vldr	s9, [r3]
 8002844:	eeb7 4ae4 	vcvt.f64.f32	d4, s9
 8002848:	4b21      	ldr	r3, [pc, #132]	; (80028d0 <startUdpSendTask+0xe8>)
 800284a:	781b      	ldrb	r3, [r3, #0]
 800284c:	461a      	mov	r2, r3
 800284e:	4b21      	ldr	r3, [pc, #132]	; (80028d4 <startUdpSendTask+0xec>)
 8002850:	781b      	ldrb	r3, [r3, #0]
 8002852:	4619      	mov	r1, r3
 8002854:	4b20      	ldr	r3, [pc, #128]	; (80028d8 <startUdpSendTask+0xf0>)
 8002856:	781b      	ldrb	r3, [r3, #0]
 8002858:	930a      	str	r3, [sp, #40]	; 0x28
 800285a:	9109      	str	r1, [sp, #36]	; 0x24
 800285c:	9208      	str	r2, [sp, #32]
 800285e:	ed8d 4b06 	vstr	d4, [sp, #24]
 8002862:	ed8d 5b04 	vstr	d5, [sp, #16]
 8002866:	ed8d 6b02 	vstr	d6, [sp, #8]
 800286a:	ed8d 7b00 	vstr	d7, [sp]
 800286e:	4602      	mov	r2, r0
 8002870:	491a      	ldr	r1, [pc, #104]	; (80028dc <startUdpSendTask+0xf4>)
 8002872:	4811      	ldr	r0, [pc, #68]	; (80028b8 <startUdpSendTask+0xd0>)
 8002874:	f018 fb78 	bl	801af68 <siprintf>
					device_id,
					temp, // 0
					vocs, // 0
					co, vibr, fire, fan_stat,
					fext_stat);
			printf("Send UDP Msg : %s\r\n", send_buf);
 8002878:	490f      	ldr	r1, [pc, #60]	; (80028b8 <startUdpSendTask+0xd0>)
 800287a:	4819      	ldr	r0, [pc, #100]	; (80028e0 <startUdpSendTask+0xf8>)
 800287c:	f018 fa54 	bl	801ad28 <iprintf>

			//HAL_GPIO_TogglePin(GPIOF, GPIO_PIN_13); //toggle running led

			//UDP
			netbuf_ref(netbuf, send_buf, strlen(send_buf));
 8002880:	480d      	ldr	r0, [pc, #52]	; (80028b8 <startUdpSendTask+0xd0>)
 8002882:	f7fd fcdd 	bl	8000240 <strlen>
 8002886:	4603      	mov	r3, r0
 8002888:	b29b      	uxth	r3, r3
 800288a:	461a      	mov	r2, r3
 800288c:	490a      	ldr	r1, [pc, #40]	; (80028b8 <startUdpSendTask+0xd0>)
 800288e:	68f8      	ldr	r0, [r7, #12]
 8002890:	f00b fe44 	bl	800e51c <netbuf_ref>
			netconn_send(conn, netbuf);
 8002894:	4b07      	ldr	r3, [pc, #28]	; (80028b4 <startUdpSendTask+0xcc>)
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	68f9      	ldr	r1, [r7, #12]
 800289a:	4618      	mov	r0, r3
 800289c:	f00a fa34 	bl	800cd08 <netconn_send>

			reset();
 80028a0:	f7ff f824 	bl	80018ec <reset>

			//TCP
			//netconn_write(conn, send_buf, sizeof(send_buf), NETCONN_NOFLAG);

		}
		osDelay(2000);
 80028a4:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80028a8:	f007 f812 	bl	80098d0 <osDelay>
		if (conn != NULL && conn->state == NETCONN_NONE) {
 80028ac:	e7a6      	b.n	80027fc <startUdpSendTask+0x14>
 80028ae:	bf00      	nop
 80028b0:	0801f368 	.word	0x0801f368
 80028b4:	200009dc 	.word	0x200009dc
 80028b8:	20001198 	.word	0x20001198
 80028bc:	20000c34 	.word	0x20000c34
 80028c0:	20000c38 	.word	0x20000c38
 80028c4:	20000d78 	.word	0x20000d78
 80028c8:	20001180 	.word	0x20001180
 80028cc:	20000ce4 	.word	0x20000ce4
 80028d0:	200013a0 	.word	0x200013a0
 80028d4:	20001194 	.word	0x20001194
 80028d8:	20000a80 	.word	0x20000a80
 80028dc:	0801f388 	.word	0x0801f388
 80028e0:	0801f3e4 	.word	0x0801f3e4

080028e4 <startLoRaSendTask>:

	}
}

void startLoRaSendTask(void const *argument) {
 80028e4:	b580      	push	{r7, lr}
 80028e6:	b082      	sub	sp, #8
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	6078      	str	r0, [r7, #4]

	printf("----- startLoRaSendTask ------\r\n");
 80028ec:	4814      	ldr	r0, [pc, #80]	; (8002940 <startLoRaSendTask+0x5c>)
 80028ee:	f018 fa8f 	bl	801ae10 <puts>
	while (1) {
		// send LoRa message
		if (lora_init) { // lora_init
 80028f2:	4b14      	ldr	r3, [pc, #80]	; (8002944 <startLoRaSendTask+0x60>)
 80028f4:	781b      	ldrb	r3, [r3, #0]
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d01c      	beq.n	8002934 <startLoRaSendTask+0x50>
			state = Lora_Status(&huart1);
 80028fa:	4813      	ldr	r0, [pc, #76]	; (8002948 <startLoRaSendTask+0x64>)
 80028fc:	f7ff fd62 	bl	80023c4 <Lora_Status>
 8002900:	4603      	mov	r3, r0
 8002902:	461a      	mov	r2, r3
 8002904:	4b11      	ldr	r3, [pc, #68]	; (800294c <startLoRaSendTask+0x68>)
 8002906:	701a      	strb	r2, [r3, #0]
			if (state) {
 8002908:	4b10      	ldr	r3, [pc, #64]	; (800294c <startLoRaSendTask+0x68>)
 800290a:	781b      	ldrb	r3, [r3, #0]
 800290c:	2b00      	cmp	r3, #0
 800290e:	d003      	beq.n	8002918 <startLoRaSendTask+0x34>
				Lora_Send(&huart1);
 8002910:	480d      	ldr	r0, [pc, #52]	; (8002948 <startLoRaSendTask+0x64>)
 8002912:	f7ff fd97 	bl	8002444 <Lora_Send>
 8002916:	e00d      	b.n	8002934 <startLoRaSendTask+0x50>
			} else { // JOIN
				state = Lora_Join(&huart1);
 8002918:	480b      	ldr	r0, [pc, #44]	; (8002948 <startLoRaSendTask+0x64>)
 800291a:	f7ff fd73 	bl	8002404 <Lora_Join>
 800291e:	4603      	mov	r3, r0
 8002920:	461a      	mov	r2, r3
 8002922:	4b0a      	ldr	r3, [pc, #40]	; (800294c <startLoRaSendTask+0x68>)
 8002924:	701a      	strb	r2, [r3, #0]
				if (state == true)
 8002926:	4b09      	ldr	r3, [pc, #36]	; (800294c <startLoRaSendTask+0x68>)
 8002928:	781b      	ldrb	r3, [r3, #0]
 800292a:	2b00      	cmp	r3, #0
 800292c:	d002      	beq.n	8002934 <startLoRaSendTask+0x50>
					printf("Lora JOIN Success!!\r\n");
 800292e:	4808      	ldr	r0, [pc, #32]	; (8002950 <startLoRaSendTask+0x6c>)
 8002930:	f018 fa6e 	bl	801ae10 <puts>
			}
		}
		osDelay(1000);
 8002934:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002938:	f006 ffca 	bl	80098d0 <osDelay>
		if (lora_init) { // lora_init
 800293c:	e7d9      	b.n	80028f2 <startLoRaSendTask+0xe>
 800293e:	bf00      	nop
 8002940:	0801f3f8 	.word	0x0801f3f8
 8002944:	200013bc 	.word	0x200013bc
 8002948:	20000ce8 	.word	0x20000ce8
 800294c:	20000c3d 	.word	0x20000c3d
 8002950:	0801f418 	.word	0x0801f418

08002954 <startLedBlinkTask>:
	}
}

void startLedBlinkTask(void const *argument) {
 8002954:	b580      	push	{r7, lr}
 8002956:	b082      	sub	sp, #8
 8002958:	af00      	add	r7, sp, #0
 800295a:	6078      	str	r0, [r7, #4]

	printf("----- startLedBlinkTask ------\r\n");
 800295c:	4805      	ldr	r0, [pc, #20]	; (8002974 <startLedBlinkTask+0x20>)
 800295e:	f018 fa57 	bl	801ae10 <puts>
	while (1) {
		HAL_GPIO_TogglePin(GPIOB, LED2_Pin);
 8002962:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002966:	4804      	ldr	r0, [pc, #16]	; (8002978 <startLedBlinkTask+0x24>)
 8002968:	f003 f825 	bl	80059b6 <HAL_GPIO_TogglePin>
		osDelay(200);
 800296c:	20c8      	movs	r0, #200	; 0xc8
 800296e:	f006 ffaf 	bl	80098d0 <osDelay>
		HAL_GPIO_TogglePin(GPIOB, LED2_Pin);
 8002972:	e7f6      	b.n	8002962 <startLedBlinkTask+0xe>
 8002974:	0801f430 	.word	0x0801f430
 8002978:	40020400 	.word	0x40020400

0800297c <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 800297c:	b5b0      	push	{r4, r5, r7, lr}
 800297e:	b088      	sub	sp, #32
 8002980:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8002982:	f001 f91e 	bl	8003bc2 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8002986:	f000 f82d 	bl	80029e4 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800298a:	f000 fa57 	bl	8002e3c <MX_GPIO_Init>
	MX_ADC1_Init();
 800298e:	f000 f8bf 	bl	8002b10 <MX_ADC1_Init>
	MX_USART1_UART_Init();
 8002992:	f000 f9f3 	bl	8002d7c <MX_USART1_UART_Init>
	MX_USART3_UART_Init();
 8002996:	f000 fa21 	bl	8002ddc <MX_USART3_UART_Init>
	MX_ADC3_Init();
 800299a:	f000 f95d 	bl	8002c58 <MX_ADC3_Init>
	MX_ADC2_Init();
 800299e:	f000 f909 	bl	8002bb4 <MX_ADC2_Init>
	MX_I2C1_Init();
 80029a2:	f000 f9ab 	bl	8002cfc <MX_I2C1_Init>
	/* USER CODE BEGIN 2 */

	// power led
	HAL_GPIO_WritePin(GPIOB, LED1_Pin, GPIO_PIN_SET);
 80029a6:	2201      	movs	r2, #1
 80029a8:	2180      	movs	r1, #128	; 0x80
 80029aa:	480b      	ldr	r0, [pc, #44]	; (80029d8 <main+0x5c>)
 80029ac:	f002 ffea 	bl	8005984 <HAL_GPIO_WritePin>
	/* add queues, ... */
	/* USER CODE END RTOS_QUEUES */

	/* Create the thread(s) */
	/* definition and creation of defaultTask */
	osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 256);
 80029b0:	4b0a      	ldr	r3, [pc, #40]	; (80029dc <main+0x60>)
 80029b2:	1d3c      	adds	r4, r7, #4
 80029b4:	461d      	mov	r5, r3
 80029b6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80029b8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80029ba:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80029be:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80029c2:	1d3b      	adds	r3, r7, #4
 80029c4:	2100      	movs	r1, #0
 80029c6:	4618      	mov	r0, r3
 80029c8:	f006 ff2a 	bl	8009820 <osThreadCreate>
 80029cc:	4602      	mov	r2, r0
 80029ce:	4b04      	ldr	r3, [pc, #16]	; (80029e0 <main+0x64>)
 80029d0:	601a      	str	r2, [r3, #0]
	/* USER CODE BEGIN RTOS_THREADS */
	/* add threads, ... */
	/* USER CODE END RTOS_THREADS */

	/* Start scheduler */
	osKernelStart();
 80029d2:	f006 ff0e 	bl	80097f2 <osKernelStart>

	/* We should never get here as control is now taken by the scheduler */
	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
 80029d6:	e7fe      	b.n	80029d6 <main+0x5a>
 80029d8:	40020400 	.word	0x40020400
 80029dc:	0801f45c 	.word	0x0801f45c
 80029e0:	200009ec 	.word	0x200009ec

080029e4 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80029e4:	b580      	push	{r7, lr}
 80029e6:	b0b8      	sub	sp, #224	; 0xe0
 80029e8:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80029ea:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80029ee:	2234      	movs	r2, #52	; 0x34
 80029f0:	2100      	movs	r1, #0
 80029f2:	4618      	mov	r0, r3
 80029f4:	f017 fad3 	bl	8019f9e <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80029f8:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80029fc:	2200      	movs	r2, #0
 80029fe:	601a      	str	r2, [r3, #0]
 8002a00:	605a      	str	r2, [r3, #4]
 8002a02:	609a      	str	r2, [r3, #8]
 8002a04:	60da      	str	r2, [r3, #12]
 8002a06:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = { 0 };
 8002a08:	f107 0308 	add.w	r3, r7, #8
 8002a0c:	2290      	movs	r2, #144	; 0x90
 8002a0e:	2100      	movs	r1, #0
 8002a10:	4618      	mov	r0, r3
 8002a12:	f017 fac4 	bl	8019f9e <memset>

	/** Configure LSE Drive Capability
	 */
	HAL_PWR_EnableBkUpAccess();
 8002a16:	f003 fcf3 	bl	8006400 <HAL_PWR_EnableBkUpAccess>
	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8002a1a:	4b3b      	ldr	r3, [pc, #236]	; (8002b08 <SystemClock_Config+0x124>)
 8002a1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a1e:	4a3a      	ldr	r2, [pc, #232]	; (8002b08 <SystemClock_Config+0x124>)
 8002a20:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a24:	6413      	str	r3, [r2, #64]	; 0x40
 8002a26:	4b38      	ldr	r3, [pc, #224]	; (8002b08 <SystemClock_Config+0x124>)
 8002a28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a2e:	607b      	str	r3, [r7, #4]
 8002a30:	687b      	ldr	r3, [r7, #4]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8002a32:	4b36      	ldr	r3, [pc, #216]	; (8002b0c <SystemClock_Config+0x128>)
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002a3a:	4a34      	ldr	r2, [pc, #208]	; (8002b0c <SystemClock_Config+0x128>)
 8002a3c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002a40:	6013      	str	r3, [r2, #0]
 8002a42:	4b32      	ldr	r3, [pc, #200]	; (8002b0c <SystemClock_Config+0x128>)
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002a4a:	603b      	str	r3, [r7, #0]
 8002a4c:	683b      	ldr	r3, [r7, #0]
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002a4e:	2301      	movs	r3, #1
 8002a50:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
	RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8002a54:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8002a58:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002a5c:	2302      	movs	r3, #2
 8002a5e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002a62:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002a66:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
	RCC_OscInitStruct.PLL.PLLM = 4;
 8002a6a:	2304      	movs	r3, #4
 8002a6c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
	RCC_OscInitStruct.PLL.PLLN = 96;
 8002a70:	2360      	movs	r3, #96	; 0x60
 8002a72:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002a76:	2302      	movs	r3, #2
 8002a78:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
	RCC_OscInitStruct.PLL.PLLQ = 4;
 8002a7c:	2304      	movs	r3, #4
 8002a7e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8002a82:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8002a86:	4618      	mov	r0, r3
 8002a88:	f003 fd1a 	bl	80064c0 <HAL_RCC_OscConfig>
 8002a8c:	4603      	mov	r3, r0
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d001      	beq.n	8002a96 <SystemClock_Config+0xb2>
		Error_Handler();
 8002a92:	f000 fd95 	bl	80035c0 <Error_Handler>
	}
	/** Activate the Over-Drive mode
	 */
	if (HAL_PWREx_EnableOverDrive() != HAL_OK) {
 8002a96:	f003 fcc3 	bl	8006420 <HAL_PWREx_EnableOverDrive>
 8002a9a:	4603      	mov	r3, r0
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d001      	beq.n	8002aa4 <SystemClock_Config+0xc0>
		Error_Handler();
 8002aa0:	f000 fd8e 	bl	80035c0 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8002aa4:	230f      	movs	r3, #15
 8002aa6:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002aaa:	2302      	movs	r3, #2
 8002aac:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002ab0:	2300      	movs	r3, #0
 8002ab2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002ab6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002aba:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002abe:	2300      	movs	r3, #0
 8002ac0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK) {
 8002ac4:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8002ac8:	2103      	movs	r1, #3
 8002aca:	4618      	mov	r0, r3
 8002acc:	f003 ffa6 	bl	8006a1c <HAL_RCC_ClockConfig>
 8002ad0:	4603      	mov	r3, r0
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d001      	beq.n	8002ada <SystemClock_Config+0xf6>
		Error_Handler();
 8002ad6:	f000 fd73 	bl	80035c0 <Error_Handler>
	}
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1
 8002ada:	f244 1340 	movw	r3, #16704	; 0x4140
 8002ade:	60bb      	str	r3, [r7, #8]
			| RCC_PERIPHCLK_USART3 | RCC_PERIPHCLK_I2C1;
	PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002ae0:	2300      	movs	r3, #0
 8002ae2:	64fb      	str	r3, [r7, #76]	; 0x4c
	PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8002ae4:	2300      	movs	r3, #0
 8002ae6:	657b      	str	r3, [r7, #84]	; 0x54
	PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002ae8:	2300      	movs	r3, #0
 8002aea:	66fb      	str	r3, [r7, #108]	; 0x6c
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK) {
 8002aec:	f107 0308 	add.w	r3, r7, #8
 8002af0:	4618      	mov	r0, r3
 8002af2:	f004 f9bd 	bl	8006e70 <HAL_RCCEx_PeriphCLKConfig>
 8002af6:	4603      	mov	r3, r0
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d001      	beq.n	8002b00 <SystemClock_Config+0x11c>
		Error_Handler();
 8002afc:	f000 fd60 	bl	80035c0 <Error_Handler>
	}
}
 8002b00:	bf00      	nop
 8002b02:	37e0      	adds	r7, #224	; 0xe0
 8002b04:	46bd      	mov	sp, r7
 8002b06:	bd80      	pop	{r7, pc}
 8002b08:	40023800 	.word	0x40023800
 8002b0c:	40007000 	.word	0x40007000

08002b10 <MX_ADC1_Init>:
/**
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void) {
 8002b10:	b580      	push	{r7, lr}
 8002b12:	b084      	sub	sp, #16
 8002b14:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC1_Init 0 */

	/* USER CODE END ADC1_Init 0 */

	ADC_ChannelConfTypeDef sConfig = { 0 };
 8002b16:	463b      	mov	r3, r7
 8002b18:	2200      	movs	r2, #0
 8002b1a:	601a      	str	r2, [r3, #0]
 8002b1c:	605a      	str	r2, [r3, #4]
 8002b1e:	609a      	str	r2, [r3, #8]
 8002b20:	60da      	str	r2, [r3, #12]
	/* USER CODE BEGIN ADC1_Init 1 */

	/* USER CODE END ADC1_Init 1 */
	/** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	 */
	hadc1.Instance = ADC1;
 8002b22:	4b21      	ldr	r3, [pc, #132]	; (8002ba8 <MX_ADC1_Init+0x98>)
 8002b24:	4a21      	ldr	r2, [pc, #132]	; (8002bac <MX_ADC1_Init+0x9c>)
 8002b26:	601a      	str	r2, [r3, #0]
	hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002b28:	4b1f      	ldr	r3, [pc, #124]	; (8002ba8 <MX_ADC1_Init+0x98>)
 8002b2a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002b2e:	605a      	str	r2, [r3, #4]
	hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002b30:	4b1d      	ldr	r3, [pc, #116]	; (8002ba8 <MX_ADC1_Init+0x98>)
 8002b32:	2200      	movs	r2, #0
 8002b34:	609a      	str	r2, [r3, #8]
	hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002b36:	4b1c      	ldr	r3, [pc, #112]	; (8002ba8 <MX_ADC1_Init+0x98>)
 8002b38:	2200      	movs	r2, #0
 8002b3a:	611a      	str	r2, [r3, #16]
	hadc1.Init.ContinuousConvMode = DISABLE;
 8002b3c:	4b1a      	ldr	r3, [pc, #104]	; (8002ba8 <MX_ADC1_Init+0x98>)
 8002b3e:	2200      	movs	r2, #0
 8002b40:	619a      	str	r2, [r3, #24]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002b42:	4b19      	ldr	r3, [pc, #100]	; (8002ba8 <MX_ADC1_Init+0x98>)
 8002b44:	2200      	movs	r2, #0
 8002b46:	f883 2020 	strb.w	r2, [r3, #32]
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002b4a:	4b17      	ldr	r3, [pc, #92]	; (8002ba8 <MX_ADC1_Init+0x98>)
 8002b4c:	2200      	movs	r2, #0
 8002b4e:	62da      	str	r2, [r3, #44]	; 0x2c
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002b50:	4b15      	ldr	r3, [pc, #84]	; (8002ba8 <MX_ADC1_Init+0x98>)
 8002b52:	4a17      	ldr	r2, [pc, #92]	; (8002bb0 <MX_ADC1_Init+0xa0>)
 8002b54:	629a      	str	r2, [r3, #40]	; 0x28
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002b56:	4b14      	ldr	r3, [pc, #80]	; (8002ba8 <MX_ADC1_Init+0x98>)
 8002b58:	2200      	movs	r2, #0
 8002b5a:	60da      	str	r2, [r3, #12]
	hadc1.Init.NbrOfConversion = 1;
 8002b5c:	4b12      	ldr	r3, [pc, #72]	; (8002ba8 <MX_ADC1_Init+0x98>)
 8002b5e:	2201      	movs	r2, #1
 8002b60:	61da      	str	r2, [r3, #28]
	hadc1.Init.DMAContinuousRequests = DISABLE;
 8002b62:	4b11      	ldr	r3, [pc, #68]	; (8002ba8 <MX_ADC1_Init+0x98>)
 8002b64:	2200      	movs	r2, #0
 8002b66:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002b6a:	4b0f      	ldr	r3, [pc, #60]	; (8002ba8 <MX_ADC1_Init+0x98>)
 8002b6c:	2201      	movs	r2, #1
 8002b6e:	615a      	str	r2, [r3, #20]
	if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 8002b70:	480d      	ldr	r0, [pc, #52]	; (8002ba8 <MX_ADC1_Init+0x98>)
 8002b72:	f001 f875 	bl	8003c60 <HAL_ADC_Init>
 8002b76:	4603      	mov	r3, r0
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d001      	beq.n	8002b80 <MX_ADC1_Init+0x70>
		Error_Handler();
 8002b7c:	f000 fd20 	bl	80035c0 <Error_Handler>
	}
	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_9;
 8002b80:	2309      	movs	r3, #9
 8002b82:	603b      	str	r3, [r7, #0]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8002b84:	2301      	movs	r3, #1
 8002b86:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8002b88:	2300      	movs	r3, #0
 8002b8a:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8002b8c:	463b      	mov	r3, r7
 8002b8e:	4619      	mov	r1, r3
 8002b90:	4805      	ldr	r0, [pc, #20]	; (8002ba8 <MX_ADC1_Init+0x98>)
 8002b92:	f001 f9fb 	bl	8003f8c <HAL_ADC_ConfigChannel>
 8002b96:	4603      	mov	r3, r0
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d001      	beq.n	8002ba0 <MX_ADC1_Init+0x90>
		Error_Handler();
 8002b9c:	f000 fd10 	bl	80035c0 <Error_Handler>
	}
	/* USER CODE BEGIN ADC1_Init 2 */

	/* USER CODE END ADC1_Init 2 */

}
 8002ba0:	bf00      	nop
 8002ba2:	3710      	adds	r7, #16
 8002ba4:	46bd      	mov	sp, r7
 8002ba6:	bd80      	pop	{r7, pc}
 8002ba8:	20000c40 	.word	0x20000c40
 8002bac:	40012000 	.word	0x40012000
 8002bb0:	0f000001 	.word	0x0f000001

08002bb4 <MX_ADC2_Init>:
/**
 * @brief ADC2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC2_Init(void) {
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	b084      	sub	sp, #16
 8002bb8:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC2_Init 0 */

	/* USER CODE END ADC2_Init 0 */

	ADC_ChannelConfTypeDef sConfig = { 0 };
 8002bba:	463b      	mov	r3, r7
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	601a      	str	r2, [r3, #0]
 8002bc0:	605a      	str	r2, [r3, #4]
 8002bc2:	609a      	str	r2, [r3, #8]
 8002bc4:	60da      	str	r2, [r3, #12]
	/* USER CODE BEGIN ADC2_Init 1 */

	/* USER CODE END ADC2_Init 1 */
	/** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	 */
	hadc2.Instance = ADC2;
 8002bc6:	4b21      	ldr	r3, [pc, #132]	; (8002c4c <MX_ADC2_Init+0x98>)
 8002bc8:	4a21      	ldr	r2, [pc, #132]	; (8002c50 <MX_ADC2_Init+0x9c>)
 8002bca:	601a      	str	r2, [r3, #0]
	hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002bcc:	4b1f      	ldr	r3, [pc, #124]	; (8002c4c <MX_ADC2_Init+0x98>)
 8002bce:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002bd2:	605a      	str	r2, [r3, #4]
	hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8002bd4:	4b1d      	ldr	r3, [pc, #116]	; (8002c4c <MX_ADC2_Init+0x98>)
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	609a      	str	r2, [r3, #8]
	hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002bda:	4b1c      	ldr	r3, [pc, #112]	; (8002c4c <MX_ADC2_Init+0x98>)
 8002bdc:	2200      	movs	r2, #0
 8002bde:	611a      	str	r2, [r3, #16]
	hadc2.Init.ContinuousConvMode = DISABLE;
 8002be0:	4b1a      	ldr	r3, [pc, #104]	; (8002c4c <MX_ADC2_Init+0x98>)
 8002be2:	2200      	movs	r2, #0
 8002be4:	619a      	str	r2, [r3, #24]
	hadc2.Init.DiscontinuousConvMode = DISABLE;
 8002be6:	4b19      	ldr	r3, [pc, #100]	; (8002c4c <MX_ADC2_Init+0x98>)
 8002be8:	2200      	movs	r2, #0
 8002bea:	f883 2020 	strb.w	r2, [r3, #32]
	hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002bee:	4b17      	ldr	r3, [pc, #92]	; (8002c4c <MX_ADC2_Init+0x98>)
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	62da      	str	r2, [r3, #44]	; 0x2c
	hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002bf4:	4b15      	ldr	r3, [pc, #84]	; (8002c4c <MX_ADC2_Init+0x98>)
 8002bf6:	4a17      	ldr	r2, [pc, #92]	; (8002c54 <MX_ADC2_Init+0xa0>)
 8002bf8:	629a      	str	r2, [r3, #40]	; 0x28
	hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002bfa:	4b14      	ldr	r3, [pc, #80]	; (8002c4c <MX_ADC2_Init+0x98>)
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	60da      	str	r2, [r3, #12]
	hadc2.Init.NbrOfConversion = 1;
 8002c00:	4b12      	ldr	r3, [pc, #72]	; (8002c4c <MX_ADC2_Init+0x98>)
 8002c02:	2201      	movs	r2, #1
 8002c04:	61da      	str	r2, [r3, #28]
	hadc2.Init.DMAContinuousRequests = DISABLE;
 8002c06:	4b11      	ldr	r3, [pc, #68]	; (8002c4c <MX_ADC2_Init+0x98>)
 8002c08:	2200      	movs	r2, #0
 8002c0a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002c0e:	4b0f      	ldr	r3, [pc, #60]	; (8002c4c <MX_ADC2_Init+0x98>)
 8002c10:	2201      	movs	r2, #1
 8002c12:	615a      	str	r2, [r3, #20]
	if (HAL_ADC_Init(&hadc2) != HAL_OK) {
 8002c14:	480d      	ldr	r0, [pc, #52]	; (8002c4c <MX_ADC2_Init+0x98>)
 8002c16:	f001 f823 	bl	8003c60 <HAL_ADC_Init>
 8002c1a:	4603      	mov	r3, r0
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d001      	beq.n	8002c24 <MX_ADC2_Init+0x70>
		Error_Handler();
 8002c20:	f000 fcce 	bl	80035c0 <Error_Handler>
	}
	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_12;
 8002c24:	230c      	movs	r3, #12
 8002c26:	603b      	str	r3, [r7, #0]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8002c28:	2301      	movs	r3, #1
 8002c2a:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK) {
 8002c30:	463b      	mov	r3, r7
 8002c32:	4619      	mov	r1, r3
 8002c34:	4805      	ldr	r0, [pc, #20]	; (8002c4c <MX_ADC2_Init+0x98>)
 8002c36:	f001 f9a9 	bl	8003f8c <HAL_ADC_ConfigChannel>
 8002c3a:	4603      	mov	r3, r0
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d001      	beq.n	8002c44 <MX_ADC2_Init+0x90>
		Error_Handler();
 8002c40:	f000 fcbe 	bl	80035c0 <Error_Handler>
	}
	/* USER CODE BEGIN ADC2_Init 2 */

	/* USER CODE END ADC2_Init 2 */

}
 8002c44:	bf00      	nop
 8002c46:	3710      	adds	r7, #16
 8002c48:	46bd      	mov	sp, r7
 8002c4a:	bd80      	pop	{r7, pc}
 8002c4c:	20000a84 	.word	0x20000a84
 8002c50:	40012100 	.word	0x40012100
 8002c54:	0f000001 	.word	0x0f000001

08002c58 <MX_ADC3_Init>:
/**
 * @brief ADC3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC3_Init(void) {
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	b084      	sub	sp, #16
 8002c5c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC3_Init 0 */

	/* USER CODE END ADC3_Init 0 */

	ADC_ChannelConfTypeDef sConfig = { 0 };
 8002c5e:	463b      	mov	r3, r7
 8002c60:	2200      	movs	r2, #0
 8002c62:	601a      	str	r2, [r3, #0]
 8002c64:	605a      	str	r2, [r3, #4]
 8002c66:	609a      	str	r2, [r3, #8]
 8002c68:	60da      	str	r2, [r3, #12]
	/* USER CODE BEGIN ADC3_Init 1 */

	/* USER CODE END ADC3_Init 1 */
	/** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	 */
	hadc3.Instance = ADC3;
 8002c6a:	4b21      	ldr	r3, [pc, #132]	; (8002cf0 <MX_ADC3_Init+0x98>)
 8002c6c:	4a21      	ldr	r2, [pc, #132]	; (8002cf4 <MX_ADC3_Init+0x9c>)
 8002c6e:	601a      	str	r2, [r3, #0]
	hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002c70:	4b1f      	ldr	r3, [pc, #124]	; (8002cf0 <MX_ADC3_Init+0x98>)
 8002c72:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002c76:	605a      	str	r2, [r3, #4]
	hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8002c78:	4b1d      	ldr	r3, [pc, #116]	; (8002cf0 <MX_ADC3_Init+0x98>)
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	609a      	str	r2, [r3, #8]
	hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002c7e:	4b1c      	ldr	r3, [pc, #112]	; (8002cf0 <MX_ADC3_Init+0x98>)
 8002c80:	2200      	movs	r2, #0
 8002c82:	611a      	str	r2, [r3, #16]
	hadc3.Init.ContinuousConvMode = DISABLE;
 8002c84:	4b1a      	ldr	r3, [pc, #104]	; (8002cf0 <MX_ADC3_Init+0x98>)
 8002c86:	2200      	movs	r2, #0
 8002c88:	619a      	str	r2, [r3, #24]
	hadc3.Init.DiscontinuousConvMode = DISABLE;
 8002c8a:	4b19      	ldr	r3, [pc, #100]	; (8002cf0 <MX_ADC3_Init+0x98>)
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	f883 2020 	strb.w	r2, [r3, #32]
	hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002c92:	4b17      	ldr	r3, [pc, #92]	; (8002cf0 <MX_ADC3_Init+0x98>)
 8002c94:	2200      	movs	r2, #0
 8002c96:	62da      	str	r2, [r3, #44]	; 0x2c
	hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002c98:	4b15      	ldr	r3, [pc, #84]	; (8002cf0 <MX_ADC3_Init+0x98>)
 8002c9a:	4a17      	ldr	r2, [pc, #92]	; (8002cf8 <MX_ADC3_Init+0xa0>)
 8002c9c:	629a      	str	r2, [r3, #40]	; 0x28
	hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002c9e:	4b14      	ldr	r3, [pc, #80]	; (8002cf0 <MX_ADC3_Init+0x98>)
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	60da      	str	r2, [r3, #12]
	hadc3.Init.NbrOfConversion = 1;
 8002ca4:	4b12      	ldr	r3, [pc, #72]	; (8002cf0 <MX_ADC3_Init+0x98>)
 8002ca6:	2201      	movs	r2, #1
 8002ca8:	61da      	str	r2, [r3, #28]
	hadc3.Init.DMAContinuousRequests = DISABLE;
 8002caa:	4b11      	ldr	r3, [pc, #68]	; (8002cf0 <MX_ADC3_Init+0x98>)
 8002cac:	2200      	movs	r2, #0
 8002cae:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002cb2:	4b0f      	ldr	r3, [pc, #60]	; (8002cf0 <MX_ADC3_Init+0x98>)
 8002cb4:	2201      	movs	r2, #1
 8002cb6:	615a      	str	r2, [r3, #20]
	if (HAL_ADC_Init(&hadc3) != HAL_OK) {
 8002cb8:	480d      	ldr	r0, [pc, #52]	; (8002cf0 <MX_ADC3_Init+0x98>)
 8002cba:	f000 ffd1 	bl	8003c60 <HAL_ADC_Init>
 8002cbe:	4603      	mov	r3, r0
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d001      	beq.n	8002cc8 <MX_ADC3_Init+0x70>
		Error_Handler();
 8002cc4:	f000 fc7c 	bl	80035c0 <Error_Handler>
	}
	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_14;
 8002cc8:	230e      	movs	r3, #14
 8002cca:	603b      	str	r3, [r7, #0]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8002ccc:	2301      	movs	r3, #1
 8002cce:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8002cd0:	2300      	movs	r3, #0
 8002cd2:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK) {
 8002cd4:	463b      	mov	r3, r7
 8002cd6:	4619      	mov	r1, r3
 8002cd8:	4805      	ldr	r0, [pc, #20]	; (8002cf0 <MX_ADC3_Init+0x98>)
 8002cda:	f001 f957 	bl	8003f8c <HAL_ADC_ConfigChannel>
 8002cde:	4603      	mov	r3, r0
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d001      	beq.n	8002ce8 <MX_ADC3_Init+0x90>
		Error_Handler();
 8002ce4:	f000 fc6c 	bl	80035c0 <Error_Handler>
	}
	/* USER CODE BEGIN ADC3_Init 2 */

	/* USER CODE END ADC3_Init 2 */

}
 8002ce8:	bf00      	nop
 8002cea:	3710      	adds	r7, #16
 8002cec:	46bd      	mov	sp, r7
 8002cee:	bd80      	pop	{r7, pc}
 8002cf0:	20000c94 	.word	0x20000c94
 8002cf4:	40012200 	.word	0x40012200
 8002cf8:	0f000001 	.word	0x0f000001

08002cfc <MX_I2C1_Init>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 8002d00:	4b1b      	ldr	r3, [pc, #108]	; (8002d70 <MX_I2C1_Init+0x74>)
 8002d02:	4a1c      	ldr	r2, [pc, #112]	; (8002d74 <MX_I2C1_Init+0x78>)
 8002d04:	601a      	str	r2, [r3, #0]
	hi2c1.Init.Timing = 0x20303E5D;
 8002d06:	4b1a      	ldr	r3, [pc, #104]	; (8002d70 <MX_I2C1_Init+0x74>)
 8002d08:	4a1b      	ldr	r2, [pc, #108]	; (8002d78 <MX_I2C1_Init+0x7c>)
 8002d0a:	605a      	str	r2, [r3, #4]
	hi2c1.Init.OwnAddress1 = 0;
 8002d0c:	4b18      	ldr	r3, [pc, #96]	; (8002d70 <MX_I2C1_Init+0x74>)
 8002d0e:	2200      	movs	r2, #0
 8002d10:	609a      	str	r2, [r3, #8]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002d12:	4b17      	ldr	r3, [pc, #92]	; (8002d70 <MX_I2C1_Init+0x74>)
 8002d14:	2201      	movs	r2, #1
 8002d16:	60da      	str	r2, [r3, #12]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002d18:	4b15      	ldr	r3, [pc, #84]	; (8002d70 <MX_I2C1_Init+0x74>)
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	611a      	str	r2, [r3, #16]
	hi2c1.Init.OwnAddress2 = 0;
 8002d1e:	4b14      	ldr	r3, [pc, #80]	; (8002d70 <MX_I2C1_Init+0x74>)
 8002d20:	2200      	movs	r2, #0
 8002d22:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002d24:	4b12      	ldr	r3, [pc, #72]	; (8002d70 <MX_I2C1_Init+0x74>)
 8002d26:	2200      	movs	r2, #0
 8002d28:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002d2a:	4b11      	ldr	r3, [pc, #68]	; (8002d70 <MX_I2C1_Init+0x74>)
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002d30:	4b0f      	ldr	r3, [pc, #60]	; (8002d70 <MX_I2C1_Init+0x74>)
 8002d32:	2200      	movs	r2, #0
 8002d34:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 8002d36:	480e      	ldr	r0, [pc, #56]	; (8002d70 <MX_I2C1_Init+0x74>)
 8002d38:	f002 fe70 	bl	8005a1c <HAL_I2C_Init>
 8002d3c:	4603      	mov	r3, r0
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d001      	beq.n	8002d46 <MX_I2C1_Init+0x4a>
		Error_Handler();
 8002d42:	f000 fc3d 	bl	80035c0 <Error_Handler>
	}
	/** Configure Analogue filter
	 */
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE)
 8002d46:	2100      	movs	r1, #0
 8002d48:	4809      	ldr	r0, [pc, #36]	; (8002d70 <MX_I2C1_Init+0x74>)
 8002d4a:	f003 fac1 	bl	80062d0 <HAL_I2CEx_ConfigAnalogFilter>
 8002d4e:	4603      	mov	r3, r0
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d001      	beq.n	8002d58 <MX_I2C1_Init+0x5c>
			!= HAL_OK) {
		Error_Handler();
 8002d54:	f000 fc34 	bl	80035c0 <Error_Handler>
	}
	/** Configure Digital filter
	 */
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK) {
 8002d58:	2100      	movs	r1, #0
 8002d5a:	4805      	ldr	r0, [pc, #20]	; (8002d70 <MX_I2C1_Init+0x74>)
 8002d5c:	f003 fb03 	bl	8006366 <HAL_I2CEx_ConfigDigitalFilter>
 8002d60:	4603      	mov	r3, r0
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d001      	beq.n	8002d6a <MX_I2C1_Init+0x6e>
		Error_Handler();
 8002d66:	f000 fc2b 	bl	80035c0 <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 8002d6a:	bf00      	nop
 8002d6c:	bd80      	pop	{r7, pc}
 8002d6e:	bf00      	nop
 8002d70:	20000ad0 	.word	0x20000ad0
 8002d74:	40005400 	.word	0x40005400
 8002d78:	20303e5d 	.word	0x20303e5d

08002d7c <MX_USART1_UART_Init>:
/**
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void) {
 8002d7c:	b580      	push	{r7, lr}
 8002d7e:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 8002d80:	4b14      	ldr	r3, [pc, #80]	; (8002dd4 <MX_USART1_UART_Init+0x58>)
 8002d82:	4a15      	ldr	r2, [pc, #84]	; (8002dd8 <MX_USART1_UART_Init+0x5c>)
 8002d84:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 8002d86:	4b13      	ldr	r3, [pc, #76]	; (8002dd4 <MX_USART1_UART_Init+0x58>)
 8002d88:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002d8c:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002d8e:	4b11      	ldr	r3, [pc, #68]	; (8002dd4 <MX_USART1_UART_Init+0x58>)
 8002d90:	2200      	movs	r2, #0
 8002d92:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 8002d94:	4b0f      	ldr	r3, [pc, #60]	; (8002dd4 <MX_USART1_UART_Init+0x58>)
 8002d96:	2200      	movs	r2, #0
 8002d98:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 8002d9a:	4b0e      	ldr	r3, [pc, #56]	; (8002dd4 <MX_USART1_UART_Init+0x58>)
 8002d9c:	2200      	movs	r2, #0
 8002d9e:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 8002da0:	4b0c      	ldr	r3, [pc, #48]	; (8002dd4 <MX_USART1_UART_Init+0x58>)
 8002da2:	220c      	movs	r2, #12
 8002da4:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002da6:	4b0b      	ldr	r3, [pc, #44]	; (8002dd4 <MX_USART1_UART_Init+0x58>)
 8002da8:	2200      	movs	r2, #0
 8002daa:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002dac:	4b09      	ldr	r3, [pc, #36]	; (8002dd4 <MX_USART1_UART_Init+0x58>)
 8002dae:	2200      	movs	r2, #0
 8002db0:	61da      	str	r2, [r3, #28]
	huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002db2:	4b08      	ldr	r3, [pc, #32]	; (8002dd4 <MX_USART1_UART_Init+0x58>)
 8002db4:	2200      	movs	r2, #0
 8002db6:	621a      	str	r2, [r3, #32]
	huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002db8:	4b06      	ldr	r3, [pc, #24]	; (8002dd4 <MX_USART1_UART_Init+0x58>)
 8002dba:	2200      	movs	r2, #0
 8002dbc:	625a      	str	r2, [r3, #36]	; 0x24
	if (HAL_UART_Init(&huart1) != HAL_OK) {
 8002dbe:	4805      	ldr	r0, [pc, #20]	; (8002dd4 <MX_USART1_UART_Init+0x58>)
 8002dc0:	f004 fee2 	bl	8007b88 <HAL_UART_Init>
 8002dc4:	4603      	mov	r3, r0
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d001      	beq.n	8002dce <MX_USART1_UART_Init+0x52>
		Error_Handler();
 8002dca:	f000 fbf9 	bl	80035c0 <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 8002dce:	bf00      	nop
 8002dd0:	bd80      	pop	{r7, pc}
 8002dd2:	bf00      	nop
 8002dd4:	20000ce8 	.word	0x20000ce8
 8002dd8:	40011000 	.word	0x40011000

08002ddc <MX_USART3_UART_Init>:
/**
 * @brief USART3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART3_UART_Init(void) {
 8002ddc:	b580      	push	{r7, lr}
 8002dde:	af00      	add	r7, sp, #0
	/* USER CODE END USART3_Init 0 */

	/* USER CODE BEGIN USART3_Init 1 */

	/* USER CODE END USART3_Init 1 */
	huart3.Instance = USART3;
 8002de0:	4b14      	ldr	r3, [pc, #80]	; (8002e34 <MX_USART3_UART_Init+0x58>)
 8002de2:	4a15      	ldr	r2, [pc, #84]	; (8002e38 <MX_USART3_UART_Init+0x5c>)
 8002de4:	601a      	str	r2, [r3, #0]
	huart3.Init.BaudRate = 115200;
 8002de6:	4b13      	ldr	r3, [pc, #76]	; (8002e34 <MX_USART3_UART_Init+0x58>)
 8002de8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002dec:	605a      	str	r2, [r3, #4]
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002dee:	4b11      	ldr	r3, [pc, #68]	; (8002e34 <MX_USART3_UART_Init+0x58>)
 8002df0:	2200      	movs	r2, #0
 8002df2:	609a      	str	r2, [r3, #8]
	huart3.Init.StopBits = UART_STOPBITS_1;
 8002df4:	4b0f      	ldr	r3, [pc, #60]	; (8002e34 <MX_USART3_UART_Init+0x58>)
 8002df6:	2200      	movs	r2, #0
 8002df8:	60da      	str	r2, [r3, #12]
	huart3.Init.Parity = UART_PARITY_NONE;
 8002dfa:	4b0e      	ldr	r3, [pc, #56]	; (8002e34 <MX_USART3_UART_Init+0x58>)
 8002dfc:	2200      	movs	r2, #0
 8002dfe:	611a      	str	r2, [r3, #16]
	huart3.Init.Mode = UART_MODE_TX_RX;
 8002e00:	4b0c      	ldr	r3, [pc, #48]	; (8002e34 <MX_USART3_UART_Init+0x58>)
 8002e02:	220c      	movs	r2, #12
 8002e04:	615a      	str	r2, [r3, #20]
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002e06:	4b0b      	ldr	r3, [pc, #44]	; (8002e34 <MX_USART3_UART_Init+0x58>)
 8002e08:	2200      	movs	r2, #0
 8002e0a:	619a      	str	r2, [r3, #24]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002e0c:	4b09      	ldr	r3, [pc, #36]	; (8002e34 <MX_USART3_UART_Init+0x58>)
 8002e0e:	2200      	movs	r2, #0
 8002e10:	61da      	str	r2, [r3, #28]
	huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002e12:	4b08      	ldr	r3, [pc, #32]	; (8002e34 <MX_USART3_UART_Init+0x58>)
 8002e14:	2200      	movs	r2, #0
 8002e16:	621a      	str	r2, [r3, #32]
	huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002e18:	4b06      	ldr	r3, [pc, #24]	; (8002e34 <MX_USART3_UART_Init+0x58>)
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	625a      	str	r2, [r3, #36]	; 0x24
	if (HAL_UART_Init(&huart3) != HAL_OK) {
 8002e1e:	4805      	ldr	r0, [pc, #20]	; (8002e34 <MX_USART3_UART_Init+0x58>)
 8002e20:	f004 feb2 	bl	8007b88 <HAL_UART_Init>
 8002e24:	4603      	mov	r3, r0
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d001      	beq.n	8002e2e <MX_USART3_UART_Init+0x52>
		Error_Handler();
 8002e2a:	f000 fbc9 	bl	80035c0 <Error_Handler>
	}
	/* USER CODE BEGIN USART3_Init 2 */

	/* USER CODE END USART3_Init 2 */

}
 8002e2e:	bf00      	nop
 8002e30:	bd80      	pop	{r7, pc}
 8002e32:	bf00      	nop
 8002e34:	20000a00 	.word	0x20000a00
 8002e38:	40004800 	.word	0x40004800

08002e3c <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8002e3c:	b580      	push	{r7, lr}
 8002e3e:	b08e      	sub	sp, #56	; 0x38
 8002e40:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8002e42:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002e46:	2200      	movs	r2, #0
 8002e48:	601a      	str	r2, [r3, #0]
 8002e4a:	605a      	str	r2, [r3, #4]
 8002e4c:	609a      	str	r2, [r3, #8]
 8002e4e:	60da      	str	r2, [r3, #12]
 8002e50:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8002e52:	4b83      	ldr	r3, [pc, #524]	; (8003060 <MX_GPIO_Init+0x224>)
 8002e54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e56:	4a82      	ldr	r2, [pc, #520]	; (8003060 <MX_GPIO_Init+0x224>)
 8002e58:	f043 0304 	orr.w	r3, r3, #4
 8002e5c:	6313      	str	r3, [r2, #48]	; 0x30
 8002e5e:	4b80      	ldr	r3, [pc, #512]	; (8003060 <MX_GPIO_Init+0x224>)
 8002e60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e62:	f003 0304 	and.w	r3, r3, #4
 8002e66:	623b      	str	r3, [r7, #32]
 8002e68:	6a3b      	ldr	r3, [r7, #32]
	__HAL_RCC_GPIOF_CLK_ENABLE();
 8002e6a:	4b7d      	ldr	r3, [pc, #500]	; (8003060 <MX_GPIO_Init+0x224>)
 8002e6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e6e:	4a7c      	ldr	r2, [pc, #496]	; (8003060 <MX_GPIO_Init+0x224>)
 8002e70:	f043 0320 	orr.w	r3, r3, #32
 8002e74:	6313      	str	r3, [r2, #48]	; 0x30
 8002e76:	4b7a      	ldr	r3, [pc, #488]	; (8003060 <MX_GPIO_Init+0x224>)
 8002e78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e7a:	f003 0320 	and.w	r3, r3, #32
 8002e7e:	61fb      	str	r3, [r7, #28]
 8002e80:	69fb      	ldr	r3, [r7, #28]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8002e82:	4b77      	ldr	r3, [pc, #476]	; (8003060 <MX_GPIO_Init+0x224>)
 8002e84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e86:	4a76      	ldr	r2, [pc, #472]	; (8003060 <MX_GPIO_Init+0x224>)
 8002e88:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002e8c:	6313      	str	r3, [r2, #48]	; 0x30
 8002e8e:	4b74      	ldr	r3, [pc, #464]	; (8003060 <MX_GPIO_Init+0x224>)
 8002e90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e92:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e96:	61bb      	str	r3, [r7, #24]
 8002e98:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8002e9a:	4b71      	ldr	r3, [pc, #452]	; (8003060 <MX_GPIO_Init+0x224>)
 8002e9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e9e:	4a70      	ldr	r2, [pc, #448]	; (8003060 <MX_GPIO_Init+0x224>)
 8002ea0:	f043 0301 	orr.w	r3, r3, #1
 8002ea4:	6313      	str	r3, [r2, #48]	; 0x30
 8002ea6:	4b6e      	ldr	r3, [pc, #440]	; (8003060 <MX_GPIO_Init+0x224>)
 8002ea8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eaa:	f003 0301 	and.w	r3, r3, #1
 8002eae:	617b      	str	r3, [r7, #20]
 8002eb0:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8002eb2:	4b6b      	ldr	r3, [pc, #428]	; (8003060 <MX_GPIO_Init+0x224>)
 8002eb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eb6:	4a6a      	ldr	r2, [pc, #424]	; (8003060 <MX_GPIO_Init+0x224>)
 8002eb8:	f043 0302 	orr.w	r3, r3, #2
 8002ebc:	6313      	str	r3, [r2, #48]	; 0x30
 8002ebe:	4b68      	ldr	r3, [pc, #416]	; (8003060 <MX_GPIO_Init+0x224>)
 8002ec0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ec2:	f003 0302 	and.w	r3, r3, #2
 8002ec6:	613b      	str	r3, [r7, #16]
 8002ec8:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8002eca:	4b65      	ldr	r3, [pc, #404]	; (8003060 <MX_GPIO_Init+0x224>)
 8002ecc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ece:	4a64      	ldr	r2, [pc, #400]	; (8003060 <MX_GPIO_Init+0x224>)
 8002ed0:	f043 0310 	orr.w	r3, r3, #16
 8002ed4:	6313      	str	r3, [r2, #48]	; 0x30
 8002ed6:	4b62      	ldr	r3, [pc, #392]	; (8003060 <MX_GPIO_Init+0x224>)
 8002ed8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eda:	f003 0310 	and.w	r3, r3, #16
 8002ede:	60fb      	str	r3, [r7, #12]
 8002ee0:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8002ee2:	4b5f      	ldr	r3, [pc, #380]	; (8003060 <MX_GPIO_Init+0x224>)
 8002ee4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ee6:	4a5e      	ldr	r2, [pc, #376]	; (8003060 <MX_GPIO_Init+0x224>)
 8002ee8:	f043 0308 	orr.w	r3, r3, #8
 8002eec:	6313      	str	r3, [r2, #48]	; 0x30
 8002eee:	4b5c      	ldr	r3, [pc, #368]	; (8003060 <MX_GPIO_Init+0x224>)
 8002ef0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ef2:	f003 0308 	and.w	r3, r3, #8
 8002ef6:	60bb      	str	r3, [r7, #8]
 8002ef8:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOG_CLK_ENABLE();
 8002efa:	4b59      	ldr	r3, [pc, #356]	; (8003060 <MX_GPIO_Init+0x224>)
 8002efc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002efe:	4a58      	ldr	r2, [pc, #352]	; (8003060 <MX_GPIO_Init+0x224>)
 8002f00:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002f04:	6313      	str	r3, [r2, #48]	; 0x30
 8002f06:	4b56      	ldr	r3, [pc, #344]	; (8003060 <MX_GPIO_Init+0x224>)
 8002f08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f0e:	607b      	str	r3, [r7, #4]
 8002f10:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0 | LED2_Pin | LED1_Pin, GPIO_PIN_RESET);
 8002f12:	2200      	movs	r2, #0
 8002f14:	f244 0181 	movw	r1, #16513	; 0x4081
 8002f18:	4852      	ldr	r0, [pc, #328]	; (8003064 <MX_GPIO_Init+0x228>)
 8002f1a:	f002 fd33 	bl	8005984 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOG, FAN_Pin | GPIO_PIN_6, GPIO_PIN_RESET);
 8002f1e:	2200      	movs	r2, #0
 8002f20:	2144      	movs	r1, #68	; 0x44
 8002f22:	4851      	ldr	r0, [pc, #324]	; (8003068 <MX_GPIO_Init+0x22c>)
 8002f24:	f002 fd2e 	bl	8005984 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : PC13 */
	GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002f28:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002f2c:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002f2e:	4b4f      	ldr	r3, [pc, #316]	; (800306c <MX_GPIO_Init+0x230>)
 8002f30:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f32:	2300      	movs	r3, #0
 8002f34:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002f36:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002f3a:	4619      	mov	r1, r3
 8002f3c:	484c      	ldr	r0, [pc, #304]	; (8003070 <MX_GPIO_Init+0x234>)
 8002f3e:	f002 fb5f 	bl	8005600 <HAL_GPIO_Init>

	/*Configure GPIO pins : PB0 LED2_Pin LED1_Pin */
	GPIO_InitStruct.Pin = GPIO_PIN_0 | LED2_Pin | LED1_Pin;
 8002f42:	f244 0381 	movw	r3, #16513	; 0x4081
 8002f46:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002f48:	2301      	movs	r3, #1
 8002f4a:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f4c:	2300      	movs	r3, #0
 8002f4e:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f50:	2300      	movs	r3, #0
 8002f52:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f54:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002f58:	4619      	mov	r1, r3
 8002f5a:	4842      	ldr	r0, [pc, #264]	; (8003064 <MX_GPIO_Init+0x228>)
 8002f5c:	f002 fb50 	bl	8005600 <HAL_GPIO_Init>

	/*Configure GPIO pins : SW3_1_Pin SW3_2_Pin SW3_3_Pin SW3_4_Pin */
	GPIO_InitStruct.Pin = SW3_1_Pin | SW3_2_Pin | SW3_3_Pin | SW3_4_Pin;
 8002f60:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8002f64:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002f66:	2300      	movs	r3, #0
 8002f68:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f6a:	2300      	movs	r3, #0
 8002f6c:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002f6e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002f72:	4619      	mov	r1, r3
 8002f74:	483f      	ldr	r0, [pc, #252]	; (8003074 <MX_GPIO_Init+0x238>)
 8002f76:	f002 fb43 	bl	8005600 <HAL_GPIO_Init>

	/*Configure GPIO pins : FIRE0_Pin FIRE1_Pin */
	GPIO_InitStruct.Pin = FIRE0_Pin | FIRE1_Pin;
 8002f7a:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8002f7e:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002f80:	2300      	movs	r3, #0
 8002f82:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f84:	2300      	movs	r3, #0
 8002f86:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002f88:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002f8c:	4619      	mov	r1, r3
 8002f8e:	483a      	ldr	r0, [pc, #232]	; (8003078 <MX_GPIO_Init+0x23c>)
 8002f90:	f002 fb36 	bl	8005600 <HAL_GPIO_Init>

	/*Configure GPIO pins : FAN_Pin PG6 */
	GPIO_InitStruct.Pin = FAN_Pin | GPIO_PIN_6;
 8002f94:	2344      	movs	r3, #68	; 0x44
 8002f96:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002f98:	2301      	movs	r3, #1
 8002f9a:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f9c:	2300      	movs	r3, #0
 8002f9e:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fa0:	2300      	movs	r3, #0
 8002fa2:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002fa4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002fa8:	4619      	mov	r1, r3
 8002faa:	482f      	ldr	r0, [pc, #188]	; (8003068 <MX_GPIO_Init+0x22c>)
 8002fac:	f002 fb28 	bl	8005600 <HAL_GPIO_Init>

	/*Configure GPIO pins : FEXT_NO_Pin FEXT_NC_Pin PG7 */
	GPIO_InitStruct.Pin = FEXT_NO_Pin | FEXT_NC_Pin | GPIO_PIN_7;
 8002fb0:	2398      	movs	r3, #152	; 0x98
 8002fb2:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002fb4:	2300      	movs	r3, #0
 8002fb6:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fb8:	2300      	movs	r3, #0
 8002fba:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002fbc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002fc0:	4619      	mov	r1, r3
 8002fc2:	4829      	ldr	r0, [pc, #164]	; (8003068 <MX_GPIO_Init+0x22c>)
 8002fc4:	f002 fb1c 	bl	8005600 <HAL_GPIO_Init>

	/*Configure GPIO pins : PA8 PA10 PA11 PA12 */
	GPIO_InitStruct.Pin = GPIO_PIN_8 | GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12;
 8002fc8:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8002fcc:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fce:	2302      	movs	r3, #2
 8002fd0:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002fd6:	2303      	movs	r3, #3
 8002fd8:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8002fda:	230a      	movs	r3, #10
 8002fdc:	637b      	str	r3, [r7, #52]	; 0x34
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002fde:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002fe2:	4619      	mov	r1, r3
 8002fe4:	4825      	ldr	r0, [pc, #148]	; (800307c <MX_GPIO_Init+0x240>)
 8002fe6:	f002 fb0b 	bl	8005600 <HAL_GPIO_Init>

	/*Configure GPIO pin : PA9 */
	GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002fea:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002fee:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002ff0:	2300      	movs	r3, #0
 8002ff2:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ff4:	2300      	movs	r3, #0
 8002ff6:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ff8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002ffc:	4619      	mov	r1, r3
 8002ffe:	481f      	ldr	r0, [pc, #124]	; (800307c <MX_GPIO_Init+0x240>)
 8003000:	f002 fafe 	bl	8005600 <HAL_GPIO_Init>

	/*Configure GPIO pins : PD5 PD6 */
	GPIO_InitStruct.Pin = GPIO_PIN_5 | GPIO_PIN_6;
 8003004:	2360      	movs	r3, #96	; 0x60
 8003006:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003008:	2302      	movs	r3, #2
 800300a:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800300c:	2300      	movs	r3, #0
 800300e:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003010:	2303      	movs	r3, #3
 8003012:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003014:	2307      	movs	r3, #7
 8003016:	637b      	str	r3, [r7, #52]	; 0x34
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003018:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800301c:	4619      	mov	r1, r3
 800301e:	4816      	ldr	r0, [pc, #88]	; (8003078 <MX_GPIO_Init+0x23c>)
 8003020:	f002 faee 	bl	8005600 <HAL_GPIO_Init>

	/*Configure GPIO pins : PG9 PG14 */
	GPIO_InitStruct.Pin = GPIO_PIN_9 | GPIO_PIN_14;
 8003024:	f44f 4384 	mov.w	r3, #16896	; 0x4200
 8003028:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800302a:	2302      	movs	r3, #2
 800302c:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800302e:	2300      	movs	r3, #0
 8003030:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003032:	2303      	movs	r3, #3
 8003034:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8003036:	2308      	movs	r3, #8
 8003038:	637b      	str	r3, [r7, #52]	; 0x34
	HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800303a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800303e:	4619      	mov	r1, r3
 8003040:	4809      	ldr	r0, [pc, #36]	; (8003068 <MX_GPIO_Init+0x22c>)
 8003042:	f002 fadd 	bl	8005600 <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8003046:	2200      	movs	r2, #0
 8003048:	2105      	movs	r1, #5
 800304a:	2028      	movs	r0, #40	; 0x28
 800304c:	f001 fa9a 	bl	8004584 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8003050:	2028      	movs	r0, #40	; 0x28
 8003052:	f001 fab3 	bl	80045bc <HAL_NVIC_EnableIRQ>

}
 8003056:	bf00      	nop
 8003058:	3738      	adds	r7, #56	; 0x38
 800305a:	46bd      	mov	sp, r7
 800305c:	bd80      	pop	{r7, pc}
 800305e:	bf00      	nop
 8003060:	40023800 	.word	0x40023800
 8003064:	40020400 	.word	0x40020400
 8003068:	40021800 	.word	0x40021800
 800306c:	10210000 	.word	0x10210000
 8003070:	40020800 	.word	0x40020800
 8003074:	40021000 	.word	0x40021000
 8003078:	40020c00 	.word	0x40020c00
 800307c:	40020000 	.word	0x40020000

08003080 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8003080:	b480      	push	{r7}
 8003082:	b083      	sub	sp, #12
 8003084:	af00      	add	r7, sp, #0
 8003086:	4603      	mov	r3, r0
 8003088:	80fb      	strh	r3, [r7, #6]

		//uint8_t init_sw = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13);
		//HAL_GPIO_TogglePin(GPIOB, RED_LED_Pin);
		//printf("PREESED\r\n");
	}
}
 800308a:	bf00      	nop
 800308c:	370c      	adds	r7, #12
 800308e:	46bd      	mov	sp, r7
 8003090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003094:	4770      	bx	lr
	...

08003098 <initTxType>:

void initTxType(void) {
 8003098:	b580      	push	{r7, lr}
 800309a:	b082      	sub	sp, #8
 800309c:	af00      	add	r7, sp, #0

	uint8_t sw3_1 = HAL_GPIO_ReadPin(GPIOE, SW3_1_Pin);
 800309e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80030a2:	4812      	ldr	r0, [pc, #72]	; (80030ec <initTxType+0x54>)
 80030a4:	f002 fc56 	bl	8005954 <HAL_GPIO_ReadPin>
 80030a8:	4603      	mov	r3, r0
 80030aa:	71fb      	strb	r3, [r7, #7]
	uint8_t sw3_2 = HAL_GPIO_ReadPin(GPIOE, SW3_2_Pin);
 80030ac:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80030b0:	480e      	ldr	r0, [pc, #56]	; (80030ec <initTxType+0x54>)
 80030b2:	f002 fc4f 	bl	8005954 <HAL_GPIO_ReadPin>
 80030b6:	4603      	mov	r3, r0
 80030b8:	71bb      	strb	r3, [r7, #6]
	uint8_t sw3_3 = HAL_GPIO_ReadPin(GPIOE, SW3_3_Pin);
 80030ba:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80030be:	480b      	ldr	r0, [pc, #44]	; (80030ec <initTxType+0x54>)
 80030c0:	f002 fc48 	bl	8005954 <HAL_GPIO_ReadPin>
 80030c4:	4603      	mov	r3, r0
 80030c6:	717b      	strb	r3, [r7, #5]
	uint8_t sw3_4 = HAL_GPIO_ReadPin(GPIOE, SW3_4_Pin);
 80030c8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80030cc:	4807      	ldr	r0, [pc, #28]	; (80030ec <initTxType+0x54>)
 80030ce:	f002 fc41 	bl	8005954 <HAL_GPIO_ReadPin>
 80030d2:	4603      	mov	r3, r0
 80030d4:	713b      	strb	r3, [r7, #4]

	UDP = sw3_1;
 80030d6:	4a06      	ldr	r2, [pc, #24]	; (80030f0 <initTxType+0x58>)
 80030d8:	79fb      	ldrb	r3, [r7, #7]
 80030da:	7013      	strb	r3, [r2, #0]
	LORA = sw3_2;
 80030dc:	4a05      	ldr	r2, [pc, #20]	; (80030f4 <initTxType+0x5c>)
 80030de:	79bb      	ldrb	r3, [r7, #6]
 80030e0:	7013      	strb	r3, [r2, #0]

}
 80030e2:	bf00      	nop
 80030e4:	3708      	adds	r7, #8
 80030e6:	46bd      	mov	sp, r7
 80030e8:	bd80      	pop	{r7, pc}
 80030ea:	bf00      	nop
 80030ec:	40021000 	.word	0x40021000
 80030f0:	20000ce1 	.word	0x20000ce1
 80030f4:	20000c88 	.word	0x20000c88

080030f8 <initDeviceEui>:
	//device_id = sw3_4 << 3 | sw3_3 << 2 | sw3_2 << 1 | sw3_1;
	device_id = DEVICEID;
	printf("DEVICE_ID : %d\r\n", device_id);
}

void initDeviceEui(void) {
 80030f8:	b580      	push	{r7, lr}
 80030fa:	b084      	sub	sp, #16
 80030fc:	af00      	add	r7, sp, #0

	unsigned char a[] = { 0xff, 0xff, 0xff, 0xff, 0x00, 0x00, 0x00, (device_id
 80030fe:	23ff      	movs	r3, #255	; 0xff
 8003100:	703b      	strb	r3, [r7, #0]
 8003102:	23ff      	movs	r3, #255	; 0xff
 8003104:	707b      	strb	r3, [r7, #1]
 8003106:	23ff      	movs	r3, #255	; 0xff
 8003108:	70bb      	strb	r3, [r7, #2]
 800310a:	23ff      	movs	r3, #255	; 0xff
 800310c:	70fb      	strb	r3, [r7, #3]
 800310e:	2300      	movs	r3, #0
 8003110:	713b      	strb	r3, [r7, #4]
 8003112:	2300      	movs	r3, #0
 8003114:	717b      	strb	r3, [r7, #5]
 8003116:	2300      	movs	r3, #0
 8003118:	71bb      	strb	r3, [r7, #6]
 800311a:	4b14      	ldr	r3, [pc, #80]	; (800316c <initDeviceEui+0x74>)
 800311c:	781b      	ldrb	r3, [r3, #0]
 800311e:	71fb      	strb	r3, [r7, #7]
			& 0xff) };

	char *s = malloc(sizeof a * 2 + 1);
 8003120:	2011      	movs	r0, #17
 8003122:	f016 fee7 	bl	8019ef4 <malloc>
 8003126:	4603      	mov	r3, r0
 8003128:	60bb      	str	r3, [r7, #8]
	for (size_t i = 0; i < sizeof a; i++)
 800312a:	2300      	movs	r3, #0
 800312c:	60fb      	str	r3, [r7, #12]
 800312e:	e00e      	b.n	800314e <initDeviceEui+0x56>
		sprintf(s + i * 2, "%02x", a[i]);
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	005b      	lsls	r3, r3, #1
 8003134:	68ba      	ldr	r2, [r7, #8]
 8003136:	18d0      	adds	r0, r2, r3
 8003138:	463a      	mov	r2, r7
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	4413      	add	r3, r2
 800313e:	781b      	ldrb	r3, [r3, #0]
 8003140:	461a      	mov	r2, r3
 8003142:	490b      	ldr	r1, [pc, #44]	; (8003170 <initDeviceEui+0x78>)
 8003144:	f017 ff10 	bl	801af68 <siprintf>
	for (size_t i = 0; i < sizeof a; i++)
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	3301      	adds	r3, #1
 800314c:	60fb      	str	r3, [r7, #12]
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	2b07      	cmp	r3, #7
 8003152:	d9ed      	bls.n	8003130 <initDeviceEui+0x38>

	printf("deviceEUI : %s\r\n", s);
 8003154:	68b9      	ldr	r1, [r7, #8]
 8003156:	4807      	ldr	r0, [pc, #28]	; (8003174 <initDeviceEui+0x7c>)
 8003158:	f017 fde6 	bl	801ad28 <iprintf>

	device_eui = s;
 800315c:	4a06      	ldr	r2, [pc, #24]	; (8003178 <initDeviceEui+0x80>)
 800315e:	68bb      	ldr	r3, [r7, #8]
 8003160:	6013      	str	r3, [r2, #0]
	//free(s);

}
 8003162:	bf00      	nop
 8003164:	3710      	adds	r7, #16
 8003166:	46bd      	mov	sp, r7
 8003168:	bd80      	pop	{r7, pc}
 800316a:	bf00      	nop
 800316c:	20000c34 	.word	0x20000c34
 8003170:	0801f48c 	.word	0x0801f48c
 8003174:	0801f494 	.word	0x0801f494
 8003178:	200009fc 	.word	0x200009fc

0800317c <initBma456>:

uint16_t initBma456(void) {
 800317c:	b580      	push	{r7, lr}
 800317e:	b082      	sub	sp, #8
 8003180:	af00      	add	r7, sp, #0
	int8_t rslt;

	/* Sensor initialization configuration */

	/* Variable to store accel data ready interrupt status */
	uint16_t int_status = 0;
 8003182:	2300      	movs	r3, #0
 8003184:	80bb      	strh	r3, [r7, #4]

	/* Variable that holds the accelerometer sample count */
	uint8_t n_data = 100;
 8003186:	2364      	movs	r3, #100	; 0x64
 8003188:	71fb      	strb	r3, [r7, #7]

	struct bma4_accel_config accel_conf = { 0 };
 800318a:	2300      	movs	r3, #0
 800318c:	603b      	str	r3, [r7, #0]

	/* Function to select interface between SPI and I2C, according to that the device structure gets updated */
	rslt = bma4_interface_selection(&bma);
 800318e:	4834      	ldr	r0, [pc, #208]	; (8003260 <initBma456+0xe4>)
 8003190:	f7fe fac4 	bl	800171c <bma4_interface_selection>
 8003194:	4603      	mov	r3, r0
 8003196:	71bb      	strb	r3, [r7, #6]

	bma4_error_codes_print_result("bma4_interface_selection", rslt);
 8003198:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800319c:	b29b      	uxth	r3, r3
 800319e:	4619      	mov	r1, r3
 80031a0:	4830      	ldr	r0, [pc, #192]	; (8003264 <initBma456+0xe8>)
 80031a2:	f7fe fb09 	bl	80017b8 <bma4_error_codes_print_result>
	//printf("bma4_interface_selection status\r\n");

	/* Sensor initialization */
	rslt = bma456_init(&bma);
 80031a6:	482e      	ldr	r0, [pc, #184]	; (8003260 <initBma456+0xe4>)
 80031a8:	f7fe f950 	bl	800144c <bma456_init>
 80031ac:	4603      	mov	r3, r0
 80031ae:	71bb      	strb	r3, [r7, #6]
	bma4_error_codes_print_result("bma456_init", rslt);
 80031b0:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80031b4:	b29b      	uxth	r3, r3
 80031b6:	4619      	mov	r1, r3
 80031b8:	482b      	ldr	r0, [pc, #172]	; (8003268 <initBma456+0xec>)
 80031ba:	f7fe fafd 	bl	80017b8 <bma4_error_codes_print_result>
	//printf("bma456_init status\r\n");

	/* Upload the configuration file to enable the features of the sensor. */

	rslt = bma456_write_config_file(&bma);
 80031be:	4828      	ldr	r0, [pc, #160]	; (8003260 <initBma456+0xe4>)
 80031c0:	f7fe f96c 	bl	800149c <bma456_write_config_file>
 80031c4:	4603      	mov	r3, r0
 80031c6:	71bb      	strb	r3, [r7, #6]
	bma4_error_codes_print_result("bma456_write_config_file", rslt);
 80031c8:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80031cc:	b29b      	uxth	r3, r3
 80031ce:	4619      	mov	r1, r3
 80031d0:	4826      	ldr	r0, [pc, #152]	; (800326c <initBma456+0xf0>)
 80031d2:	f7fe faf1 	bl	80017b8 <bma4_error_codes_print_result>
	//printf("bma456_write_config status\r\n");

	/* Enable the accelerometer */
	rslt = bma4_set_accel_enable(BMA4_ENABLE, &bma);
 80031d6:	4922      	ldr	r1, [pc, #136]	; (8003260 <initBma456+0xe4>)
 80031d8:	2001      	movs	r0, #1
 80031da:	f7fd ffd6 	bl	800118a <bma4_set_accel_enable>
 80031de:	4603      	mov	r3, r0
 80031e0:	71bb      	strb	r3, [r7, #6]
	bma4_error_codes_print_result("bma4_set_accel_enable", rslt);
 80031e2:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80031e6:	b29b      	uxth	r3, r3
 80031e8:	4619      	mov	r1, r3
 80031ea:	4821      	ldr	r0, [pc, #132]	; (8003270 <initBma456+0xf4>)
 80031ec:	f7fe fae4 	bl	80017b8 <bma4_error_codes_print_result>
	//printf("bma4_set_accel_enable status\r\n");

	/* Accelerometer configuration settings */
	/* Output data Rate */
	accel_conf.odr = BMA4_OUTPUT_DATA_RATE_50HZ;
 80031f0:	2307      	movs	r3, #7
 80031f2:	703b      	strb	r3, [r7, #0]

	/* Gravity range of the sensor (+/- 2G, 4G, 8G, 16G) */
	accel_conf.range = BMA4_ACCEL_RANGE_2G;
 80031f4:	2300      	movs	r3, #0
 80031f6:	70fb      	strb	r3, [r7, #3]
	 * are averaged, resulting in 4 averaged samples
	 * Note1 : For more information, refer the datasheet.
	 * Note2 : A higher number of averaged samples will result in a less noisier signal, but
	 * this has an adverse effect on the power consumed.
	 */
	accel_conf.bandwidth = BMA4_ACCEL_NORMAL_AVG4;
 80031f8:	2302      	movs	r3, #2
 80031fa:	707b      	strb	r3, [r7, #1]
	 *  1 -> No averaging
	 * For more info on No Averaging mode refer datasheet.
	 */
	//accel_conf.perf_mode = BMA4_CIC_AVG_MODE;
	/* Set the accel configurations */
	rslt = bma4_set_accel_config(&accel_conf, &bma);
 80031fc:	463b      	mov	r3, r7
 80031fe:	4918      	ldr	r1, [pc, #96]	; (8003260 <initBma456+0xe4>)
 8003200:	4618      	mov	r0, r3
 8003202:	f7fd fea9 	bl	8000f58 <bma4_set_accel_config>
 8003206:	4603      	mov	r3, r0
 8003208:	71bb      	strb	r3, [r7, #6]

	//printf("bma4_set_accel_config status\r\n");

	/* Mapping data ready interrupt with interrupt pin 1 to get interrupt status once getting new accel data */
	rslt = bma456_map_interrupt(BMA4_INTR1_MAP, BMA4_DATA_RDY_INT, BMA4_ENABLE,
 800320a:	4b15      	ldr	r3, [pc, #84]	; (8003260 <initBma456+0xe4>)
 800320c:	2201      	movs	r2, #1
 800320e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003212:	2000      	movs	r0, #0
 8003214:	f7fe f97e 	bl	8001514 <bma456_map_interrupt>
 8003218:	4603      	mov	r3, r0
 800321a:	71bb      	strb	r3, [r7, #6]

	//printf("Ax[m/s2], Ay[m/s2], Az[m/s2]\r\n");

	while (1) {
		/* Read interrupt status */
		rslt = bma456_read_int_status(&int_status, &bma);
 800321c:	1d3b      	adds	r3, r7, #4
 800321e:	4910      	ldr	r1, [pc, #64]	; (8003260 <initBma456+0xe4>)
 8003220:	4618      	mov	r0, r3
 8003222:	f7fe f9a4 	bl	800156e <bma456_read_int_status>
 8003226:	4603      	mov	r3, r0
 8003228:	71bb      	strb	r3, [r7, #6]
		bma4_error_codes_print_result("bma456_read_int_status", rslt);
 800322a:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800322e:	b29b      	uxth	r3, r3
 8003230:	4619      	mov	r1, r3
 8003232:	4810      	ldr	r0, [pc, #64]	; (8003274 <initBma456+0xf8>)
 8003234:	f7fe fac0 	bl	80017b8 <bma4_error_codes_print_result>

		/* Filtering only the accel data ready interrupt */
		if ((rslt == BMA4_OK) && (int_status & BMA4_ACCEL_DATA_RDY_INT)) {
 8003238:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800323c:	2b00      	cmp	r3, #0
 800323e:	d1ed      	bne.n	800321c <initBma456+0xa0>
 8003240:	88bb      	ldrh	r3, [r7, #4]
 8003242:	b21b      	sxth	r3, r3
 8003244:	2b00      	cmp	r3, #0
 8003246:	dae9      	bge.n	800321c <initBma456+0xa0>
			bma_init = true;
 8003248:	4b0b      	ldr	r3, [pc, #44]	; (8003278 <initBma456+0xfc>)
 800324a:	2201      	movs	r2, #1
 800324c:	701a      	strb	r2, [r3, #0]

			printf("BMA456 INIT Success\r\n");
 800324e:	480b      	ldr	r0, [pc, #44]	; (800327c <initBma456+0x100>)
 8003250:	f017 fdde 	bl	801ae10 <puts>
//            if (n_data == 0)
//            {
//                printf("NData is 0 \r\n");
//            }

			return;
 8003254:	bf00      	nop
		}
	}

	return rslt;
}
 8003256:	4618      	mov	r0, r3
 8003258:	3708      	adds	r7, #8
 800325a:	46bd      	mov	sp, r7
 800325c:	bd80      	pop	{r7, pc}
 800325e:	bf00      	nop
 8003260:	200006c8 	.word	0x200006c8
 8003264:	0801f4a8 	.word	0x0801f4a8
 8003268:	0801f4c4 	.word	0x0801f4c4
 800326c:	0801f4d0 	.word	0x0801f4d0
 8003270:	0801f4ec 	.word	0x0801f4ec
 8003274:	0801f504 	.word	0x0801f504
 8003278:	20000d7c 	.word	0x20000d7c
 800327c:	0801f51c 	.word	0x0801f51c

08003280 <StartDefaultTask>:
 * @brief  Function implementing the defaultTask thread.
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const *argument) {
 8003280:	b5b0      	push	{r4, r5, r7, lr}
 8003282:	ed2d 8b02 	vpush	{d8}
 8003286:	b0a6      	sub	sp, #152	; 0x98
 8003288:	af00      	add	r7, sp, #0
 800328a:	6078      	str	r0, [r7, #4]
	/* init code for LWIP */
	MX_LWIP_Init();
 800328c:	f005 fe02 	bl	8008e94 <MX_LWIP_Init>
	/* USER CODE BEGIN 5 */

	device_id = DEVICEID;
 8003290:	4ba6      	ldr	r3, [pc, #664]	; (800352c <StartDefaultTask+0x2ac>)
 8003292:	221f      	movs	r2, #31
 8003294:	701a      	strb	r2, [r3, #0]

	printf("### DEVICE_ID : %d ### \r\n",device_id);
 8003296:	4ba5      	ldr	r3, [pc, #660]	; (800352c <StartDefaultTask+0x2ac>)
 8003298:	781b      	ldrb	r3, [r3, #0]
 800329a:	4619      	mov	r1, r3
 800329c:	48a4      	ldr	r0, [pc, #656]	; (8003530 <StartDefaultTask+0x2b0>)
 800329e:	f017 fd43 	bl	801ad28 <iprintf>


	// init status led blink start
	osThreadDef(led_blink_task, startLedBlinkTask, osPriorityNormal, 0,
 80032a2:	4ba4      	ldr	r3, [pc, #656]	; (8003534 <StartDefaultTask+0x2b4>)
 80032a4:	f107 0478 	add.w	r4, r7, #120	; 0x78
 80032a8:	461d      	mov	r5, r3
 80032aa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80032ac:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80032ae:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80032b2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
			configMINIMAL_STACK_SIZE);
	led_blink_task = osThreadCreate(osThread(led_blink_task), NULL);
 80032b6:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80032ba:	2100      	movs	r1, #0
 80032bc:	4618      	mov	r0, r3
 80032be:	f006 faaf 	bl	8009820 <osThreadCreate>
 80032c2:	4602      	mov	r2, r0
 80032c4:	4b9c      	ldr	r3, [pc, #624]	; (8003538 <StartDefaultTask+0x2b8>)
 80032c6:	601a      	str	r2, [r3, #0]

	osDelay(1000);
 80032c8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80032cc:	f006 fb00 	bl	80098d0 <osDelay>

	initTxType();
 80032d0:	f7ff fee2 	bl	8003098 <initTxType>
	//initDeviceId();
	initBma456();
 80032d4:	f7ff ff52 	bl	800317c <initBma456>


	// sensor data collection task.
	osThreadDef(collection_task, collectionTask, osPriorityNormal, 0,
 80032d8:	4b98      	ldr	r3, [pc, #608]	; (800353c <StartDefaultTask+0x2bc>)
 80032da:	f107 045c 	add.w	r4, r7, #92	; 0x5c
 80032de:	461d      	mov	r5, r3
 80032e0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80032e2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80032e4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80032e8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
			configMINIMAL_STACK_SIZE);
	collection_task = osThreadCreate(osThread(collection_task), NULL);
 80032ec:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80032f0:	2100      	movs	r1, #0
 80032f2:	4618      	mov	r0, r3
 80032f4:	f006 fa94 	bl	8009820 <osThreadCreate>
 80032f8:	4602      	mov	r2, r0
 80032fa:	4b91      	ldr	r3, [pc, #580]	; (8003540 <StartDefaultTask+0x2c0>)
 80032fc:	601a      	str	r2, [r3, #0]

	osDelay(1000);
 80032fe:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003302:	f006 fae5 	bl	80098d0 <osDelay>

	if (LORA) {
 8003306:	4b8f      	ldr	r3, [pc, #572]	; (8003544 <StartDefaultTask+0x2c4>)
 8003308:	781b      	ldrb	r3, [r3, #0]
 800330a:	2b00      	cmp	r3, #0
 800330c:	d019      	beq.n	8003342 <StartDefaultTask+0xc2>
		printf("#######  start LORA ###### \r\n");
 800330e:	488e      	ldr	r0, [pc, #568]	; (8003548 <StartDefaultTask+0x2c8>)
 8003310:	f017 fd7e 	bl	801ae10 <puts>
		initDeviceEui();
 8003314:	f7ff fef0 	bl	80030f8 <initDeviceEui>
		initLoRa();
 8003318:	f7ff f976 	bl	8002608 <initLoRa>
		osThreadDef(lora_send_task, startLoRaSendTask, osPriorityNormal, 0,
 800331c:	4b8b      	ldr	r3, [pc, #556]	; (800354c <StartDefaultTask+0x2cc>)
 800331e:	f107 0440 	add.w	r4, r7, #64	; 0x40
 8003322:	461d      	mov	r5, r3
 8003324:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003326:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003328:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800332c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
				configMINIMAL_STACK_SIZE);
		lora_send_task = osThreadCreate(osThread(lora_send_task), NULL);
 8003330:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003334:	2100      	movs	r1, #0
 8003336:	4618      	mov	r0, r3
 8003338:	f006 fa72 	bl	8009820 <osThreadCreate>
 800333c:	4602      	mov	r2, r0
 800333e:	4b84      	ldr	r3, [pc, #528]	; (8003550 <StartDefaultTask+0x2d0>)
 8003340:	601a      	str	r2, [r3, #0]
	}

	if (UDP) {
 8003342:	4b84      	ldr	r3, [pc, #528]	; (8003554 <StartDefaultTask+0x2d4>)
 8003344:	781b      	ldrb	r3, [r3, #0]
 8003346:	2b00      	cmp	r3, #0
 8003348:	d028      	beq.n	800339c <StartDefaultTask+0x11c>
		printf("#######  start UDP ###### \r\n");
 800334a:	4883      	ldr	r0, [pc, #524]	; (8003558 <StartDefaultTask+0x2d8>)
 800334c:	f017 fd60 	bl	801ae10 <puts>
		osThreadDef(tcp_task, StartClientTask, osPriorityNormal, 0,
 8003350:	4b82      	ldr	r3, [pc, #520]	; (800355c <StartDefaultTask+0x2dc>)
 8003352:	f107 0424 	add.w	r4, r7, #36	; 0x24
 8003356:	461d      	mov	r5, r3
 8003358:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800335a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800335c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003360:	e884 0007 	stmia.w	r4, {r0, r1, r2}
				configMINIMAL_STACK_SIZE);
		tcp_task = osThreadCreate(osThread(tcp_task), NULL);
 8003364:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003368:	2100      	movs	r1, #0
 800336a:	4618      	mov	r0, r3
 800336c:	f006 fa58 	bl	8009820 <osThreadCreate>
 8003370:	4602      	mov	r2, r0
 8003372:	4b7b      	ldr	r3, [pc, #492]	; (8003560 <StartDefaultTask+0x2e0>)
 8003374:	601a      	str	r2, [r3, #0]

		osThreadDef(udp_send_task, startUdpSendTask, osPriorityNormal, 0,
 8003376:	4b7b      	ldr	r3, [pc, #492]	; (8003564 <StartDefaultTask+0x2e4>)
 8003378:	f107 0408 	add.w	r4, r7, #8
 800337c:	461d      	mov	r5, r3
 800337e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003380:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003382:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003386:	e884 0007 	stmia.w	r4, {r0, r1, r2}
				configMINIMAL_STACK_SIZE);
		udp_send_task = osThreadCreate(osThread(udp_send_task), NULL);
 800338a:	f107 0308 	add.w	r3, r7, #8
 800338e:	2100      	movs	r1, #0
 8003390:	4618      	mov	r0, r3
 8003392:	f006 fa45 	bl	8009820 <osThreadCreate>
 8003396:	4602      	mov	r2, r0
 8003398:	4b73      	ldr	r3, [pc, #460]	; (8003568 <StartDefaultTask+0x2e8>)
 800339a:	601a      	str	r2, [r3, #0]
//	osThreadDef(i2c_task, StartI2CTask, osPriorityNormal, 0,
//			configMINIMAL_STACK_SIZE);
//	i2c_task = osThreadCreate(osThread(i2c_task), NULL);

	// init finish
	osThreadTerminate(led_blink_task);
 800339c:	4b66      	ldr	r3, [pc, #408]	; (8003538 <StartDefaultTask+0x2b8>)
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	4618      	mov	r0, r3
 80033a2:	f006 fa89 	bl	80098b8 <osThreadTerminate>
	HAL_GPIO_WritePin(GPIOB, LED2_Pin, GPIO_PIN_SET);
 80033a6:	2201      	movs	r2, #1
 80033a8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80033ac:	486f      	ldr	r0, [pc, #444]	; (800356c <StartDefaultTask+0x2ec>)
 80033ae:	f002 fae9 	bl	8005984 <HAL_GPIO_WritePin>

	HAL_StatusTypeDef ret;
	/* Infinite loop */
	for (;;) {
		if (bma_init) {
 80033b2:	4b6f      	ldr	r3, [pc, #444]	; (8003570 <StartDefaultTask+0x2f0>)
 80033b4:	781b      	ldrb	r3, [r3, #0]
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d0fb      	beq.n	80033b2 <StartDefaultTask+0x132>
//				}
//				printf("\r\n");
//
//			}

			int8_t rslt = bma4_read_accel_xyz(&sens_data, &bma);
 80033ba:	496e      	ldr	r1, [pc, #440]	; (8003574 <StartDefaultTask+0x2f4>)
 80033bc:	486e      	ldr	r0, [pc, #440]	; (8003578 <StartDefaultTask+0x2f8>)
 80033be:	f7fd fd2d 	bl	8000e1c <bma4_read_accel_xyz>
 80033c2:	4603      	mov	r3, r0
 80033c4:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
			bma4_error_codes_print_result("bma4_read_accel_xyz status", rslt);
 80033c8:	f997 3097 	ldrsb.w	r3, [r7, #151]	; 0x97
 80033cc:	b29b      	uxth	r3, r3
 80033ce:	4619      	mov	r1, r3
 80033d0:	486a      	ldr	r0, [pc, #424]	; (800357c <StartDefaultTask+0x2fc>)
 80033d2:	f7fe f9f1 	bl	80017b8 <bma4_error_codes_print_result>

			if (rslt == BMA4_OK) {
 80033d6:	f997 3097 	ldrsb.w	r3, [r7, #151]	; 0x97
 80033da:	2b00      	cmp	r3, #0
 80033dc:	f040 80a2 	bne.w	8003524 <StartDefaultTask+0x2a4>

				/* Converting lsb to meter per second squared for 16 bit resolution at 2G range */
				vibr_x = lsb_to_ms2(sens_data.x, 2, bma.resolution);
 80033e0:	4b65      	ldr	r3, [pc, #404]	; (8003578 <StartDefaultTask+0x2f8>)
 80033e2:	f9b3 2000 	ldrsh.w	r2, [r3]
 80033e6:	4b63      	ldr	r3, [pc, #396]	; (8003574 <StartDefaultTask+0x2f4>)
 80033e8:	7b1b      	ldrb	r3, [r3, #12]
 80033ea:	4619      	mov	r1, r3
 80033ec:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 80033f0:	4610      	mov	r0, r2
 80033f2:	f7fe fb03 	bl	80019fc <lsb_to_ms2>
 80033f6:	eef0 7a40 	vmov.f32	s15, s0
 80033fa:	4b61      	ldr	r3, [pc, #388]	; (8003580 <StartDefaultTask+0x300>)
 80033fc:	edc3 7a00 	vstr	s15, [r3]
				vibr_y = lsb_to_ms2(sens_data.y, 2, bma.resolution);
 8003400:	4b5d      	ldr	r3, [pc, #372]	; (8003578 <StartDefaultTask+0x2f8>)
 8003402:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
 8003406:	4b5b      	ldr	r3, [pc, #364]	; (8003574 <StartDefaultTask+0x2f4>)
 8003408:	7b1b      	ldrb	r3, [r3, #12]
 800340a:	4619      	mov	r1, r3
 800340c:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 8003410:	4610      	mov	r0, r2
 8003412:	f7fe faf3 	bl	80019fc <lsb_to_ms2>
 8003416:	eef0 7a40 	vmov.f32	s15, s0
 800341a:	4b5a      	ldr	r3, [pc, #360]	; (8003584 <StartDefaultTask+0x304>)
 800341c:	edc3 7a00 	vstr	s15, [r3]
				vibr_z = lsb_to_ms2(sens_data.z, 2, bma.resolution);
 8003420:	4b55      	ldr	r3, [pc, #340]	; (8003578 <StartDefaultTask+0x2f8>)
 8003422:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
 8003426:	4b53      	ldr	r3, [pc, #332]	; (8003574 <StartDefaultTask+0x2f4>)
 8003428:	7b1b      	ldrb	r3, [r3, #12]
 800342a:	4619      	mov	r1, r3
 800342c:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 8003430:	4610      	mov	r0, r2
 8003432:	f7fe fae3 	bl	80019fc <lsb_to_ms2>
 8003436:	eef0 7a40 	vmov.f32	s15, s0
 800343a:	4b53      	ldr	r3, [pc, #332]	; (8003588 <StartDefaultTask+0x308>)
 800343c:	edc3 7a00 	vstr	s15, [r3]
				vibr_abs_new = sqrt(
						pow(vibr_x, 2.0) + pow(vibr_y, 2.0) + pow(vibr_z, 2.0));
 8003440:	4b4f      	ldr	r3, [pc, #316]	; (8003580 <StartDefaultTask+0x300>)
 8003442:	edd3 7a00 	vldr	s15, [r3]
 8003446:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800344a:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 800344e:	eeb0 0b47 	vmov.f64	d0, d7
 8003452:	f01a fefd 	bl	801e250 <pow>
 8003456:	eeb0 8b40 	vmov.f64	d8, d0
 800345a:	4b4a      	ldr	r3, [pc, #296]	; (8003584 <StartDefaultTask+0x304>)
 800345c:	edd3 7a00 	vldr	s15, [r3]
 8003460:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003464:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 8003468:	eeb0 0b47 	vmov.f64	d0, d7
 800346c:	f01a fef0 	bl	801e250 <pow>
 8003470:	eeb0 7b40 	vmov.f64	d7, d0
 8003474:	ee38 8b07 	vadd.f64	d8, d8, d7
 8003478:	4b43      	ldr	r3, [pc, #268]	; (8003588 <StartDefaultTask+0x308>)
 800347a:	edd3 7a00 	vldr	s15, [r3]
 800347e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003482:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 8003486:	eeb0 0b47 	vmov.f64	d0, d7
 800348a:	f01a fee1 	bl	801e250 <pow>
 800348e:	eeb0 7b40 	vmov.f64	d7, d0
				vibr_abs_new = sqrt(
 8003492:	ee38 7b07 	vadd.f64	d7, d8, d7
 8003496:	eeb0 0b47 	vmov.f64	d0, d7
 800349a:	f01b f809 	bl	801e4b0 <sqrt>
 800349e:	eeb0 7b40 	vmov.f64	d7, d0
 80034a2:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80034a6:	4b39      	ldr	r3, [pc, #228]	; (800358c <StartDefaultTask+0x30c>)
 80034a8:	edc3 7a00 	vstr	s15, [r3]

				if (vibr_abs_old != 0) {
 80034ac:	4b38      	ldr	r3, [pc, #224]	; (8003590 <StartDefaultTask+0x310>)
 80034ae:	edd3 7a00 	vldr	s15, [r3]
 80034b2:	eef5 7a40 	vcmp.f32	s15, #0.0
 80034b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034ba:	d02f      	beq.n	800351c <StartDefaultTask+0x29c>
					//printf("####### VIBR %f , %f , %f#######\r\n",vibr,DIFF_ABS(vibr_abs_new,vibr_abs_old), fmaxf(vibr,DIFF_ABS(vibr_abs_new,vibr_abs_old)));
					c_vibr = DIFF_ABS(vibr_abs_new, vibr_abs_old);
 80034bc:	4b33      	ldr	r3, [pc, #204]	; (800358c <StartDefaultTask+0x30c>)
 80034be:	ed93 7a00 	vldr	s14, [r3]
 80034c2:	4b33      	ldr	r3, [pc, #204]	; (8003590 <StartDefaultTask+0x310>)
 80034c4:	edd3 7a00 	vldr	s15, [r3]
 80034c8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80034cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034d0:	dd08      	ble.n	80034e4 <StartDefaultTask+0x264>
 80034d2:	4b2e      	ldr	r3, [pc, #184]	; (800358c <StartDefaultTask+0x30c>)
 80034d4:	ed93 7a00 	vldr	s14, [r3]
 80034d8:	4b2d      	ldr	r3, [pc, #180]	; (8003590 <StartDefaultTask+0x310>)
 80034da:	edd3 7a00 	vldr	s15, [r3]
 80034de:	ee77 7a67 	vsub.f32	s15, s14, s15
 80034e2:	e007      	b.n	80034f4 <StartDefaultTask+0x274>
 80034e4:	4b2a      	ldr	r3, [pc, #168]	; (8003590 <StartDefaultTask+0x310>)
 80034e6:	ed93 7a00 	vldr	s14, [r3]
 80034ea:	4b28      	ldr	r3, [pc, #160]	; (800358c <StartDefaultTask+0x30c>)
 80034ec:	edd3 7a00 	vldr	s15, [r3]
 80034f0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80034f4:	4b27      	ldr	r3, [pc, #156]	; (8003594 <StartDefaultTask+0x314>)
 80034f6:	edc3 7a00 	vstr	s15, [r3]
					vibr = fmaxf(vibr, c_vibr);
 80034fa:	4b27      	ldr	r3, [pc, #156]	; (8003598 <StartDefaultTask+0x318>)
 80034fc:	edd3 7a00 	vldr	s15, [r3]
 8003500:	4b24      	ldr	r3, [pc, #144]	; (8003594 <StartDefaultTask+0x314>)
 8003502:	ed93 7a00 	vldr	s14, [r3]
 8003506:	eef0 0a47 	vmov.f32	s1, s14
 800350a:	eeb0 0a67 	vmov.f32	s0, s15
 800350e:	f01a fe65 	bl	801e1dc <fmaxf>
 8003512:	eef0 7a40 	vmov.f32	s15, s0
 8003516:	4b20      	ldr	r3, [pc, #128]	; (8003598 <StartDefaultTask+0x318>)
 8003518:	edc3 7a00 	vstr	s15, [r3]
//						!= 0 && DIFF_ABS(vibr_abs_temp,vibr_abs) > VIBR_LIMIT) {
//					printf("####### VIBR #######\r\n");
//					vibr = 0x01;
//				}

				vibr_abs_old = vibr_abs_new;
 800351c:	4b1b      	ldr	r3, [pc, #108]	; (800358c <StartDefaultTask+0x30c>)
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	4a1b      	ldr	r2, [pc, #108]	; (8003590 <StartDefaultTask+0x310>)
 8003522:	6013      	str	r3, [r2, #0]
				/* Print the data in m/s2 */
				//printf("ANGLE : x:%f, y:%f, z:%f , %f\r\n", vibr_x, vibr_y,vibr_z,vibr_abs);
			}
			osDelay(100);
 8003524:	2064      	movs	r0, #100	; 0x64
 8003526:	f006 f9d3 	bl	80098d0 <osDelay>
		if (bma_init) {
 800352a:	e742      	b.n	80033b2 <StartDefaultTask+0x132>
 800352c:	20000c34 	.word	0x20000c34
 8003530:	0801f534 	.word	0x0801f534
 8003534:	0801f5b8 	.word	0x0801f5b8
 8003538:	20000d70 	.word	0x20000d70
 800353c:	0801f5e4 	.word	0x0801f5e4
 8003540:	20000cdc 	.word	0x20000cdc
 8003544:	20000c88 	.word	0x20000c88
 8003548:	0801f550 	.word	0x0801f550
 800354c:	0801f610 	.word	0x0801f610
 8003550:	20000c90 	.word	0x20000c90
 8003554:	20000ce1 	.word	0x20000ce1
 8003558:	0801f570 	.word	0x0801f570
 800355c:	0801f638 	.word	0x0801f638
 8003560:	20001190 	.word	0x20001190
 8003564:	0801f664 	.word	0x0801f664
 8003568:	200013c0 	.word	0x200013c0
 800356c:	40020400 	.word	0x40020400
 8003570:	20000d7c 	.word	0x20000d7c
 8003574:	200006c8 	.word	0x200006c8
 8003578:	200006f8 	.word	0x200006f8
 800357c:	0801f58c 	.word	0x0801f58c
 8003580:	20000c8c 	.word	0x20000c8c
 8003584:	20001184 	.word	0x20001184
 8003588:	200009e0 	.word	0x200009e0
 800358c:	200013c4 	.word	0x200013c4
 8003590:	20000b20 	.word	0x20000b20
 8003594:	20001398 	.word	0x20001398
 8003598:	20000ce4 	.word	0x20000ce4

0800359c <HAL_TIM_PeriodElapsedCallback>:
 * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 800359c:	b580      	push	{r7, lr}
 800359e:	b082      	sub	sp, #8
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM6) {
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	4a04      	ldr	r2, [pc, #16]	; (80035bc <HAL_TIM_PeriodElapsedCallback+0x20>)
 80035aa:	4293      	cmp	r3, r2
 80035ac:	d101      	bne.n	80035b2 <HAL_TIM_PeriodElapsedCallback+0x16>
		HAL_IncTick();
 80035ae:	f000 fb15 	bl	8003bdc <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */

	/* USER CODE END Callback 1 */
}
 80035b2:	bf00      	nop
 80035b4:	3708      	adds	r7, #8
 80035b6:	46bd      	mov	sp, r7
 80035b8:	bd80      	pop	{r7, pc}
 80035ba:	bf00      	nop
 80035bc:	40001000 	.word	0x40001000

080035c0 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80035c0:	b480      	push	{r7}
 80035c2:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 80035c4:	bf00      	nop
 80035c6:	46bd      	mov	sp, r7
 80035c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035cc:	4770      	bx	lr
	...

080035d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80035d0:	b580      	push	{r7, lr}
 80035d2:	b082      	sub	sp, #8
 80035d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80035d6:	4b11      	ldr	r3, [pc, #68]	; (800361c <HAL_MspInit+0x4c>)
 80035d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035da:	4a10      	ldr	r2, [pc, #64]	; (800361c <HAL_MspInit+0x4c>)
 80035dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80035e0:	6413      	str	r3, [r2, #64]	; 0x40
 80035e2:	4b0e      	ldr	r3, [pc, #56]	; (800361c <HAL_MspInit+0x4c>)
 80035e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80035ea:	607b      	str	r3, [r7, #4]
 80035ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80035ee:	4b0b      	ldr	r3, [pc, #44]	; (800361c <HAL_MspInit+0x4c>)
 80035f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035f2:	4a0a      	ldr	r2, [pc, #40]	; (800361c <HAL_MspInit+0x4c>)
 80035f4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80035f8:	6453      	str	r3, [r2, #68]	; 0x44
 80035fa:	4b08      	ldr	r3, [pc, #32]	; (800361c <HAL_MspInit+0x4c>)
 80035fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035fe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003602:	603b      	str	r3, [r7, #0]
 8003604:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8003606:	2200      	movs	r2, #0
 8003608:	210f      	movs	r1, #15
 800360a:	f06f 0001 	mvn.w	r0, #1
 800360e:	f000 ffb9 	bl	8004584 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003612:	bf00      	nop
 8003614:	3708      	adds	r7, #8
 8003616:	46bd      	mov	sp, r7
 8003618:	bd80      	pop	{r7, pc}
 800361a:	bf00      	nop
 800361c:	40023800 	.word	0x40023800

08003620 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003620:	b580      	push	{r7, lr}
 8003622:	b08e      	sub	sp, #56	; 0x38
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003628:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800362c:	2200      	movs	r2, #0
 800362e:	601a      	str	r2, [r3, #0]
 8003630:	605a      	str	r2, [r3, #4]
 8003632:	609a      	str	r2, [r3, #8]
 8003634:	60da      	str	r2, [r3, #12]
 8003636:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	4a3f      	ldr	r2, [pc, #252]	; (800373c <HAL_ADC_MspInit+0x11c>)
 800363e:	4293      	cmp	r3, r2
 8003640:	d124      	bne.n	800368c <HAL_ADC_MspInit+0x6c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003642:	4b3f      	ldr	r3, [pc, #252]	; (8003740 <HAL_ADC_MspInit+0x120>)
 8003644:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003646:	4a3e      	ldr	r2, [pc, #248]	; (8003740 <HAL_ADC_MspInit+0x120>)
 8003648:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800364c:	6453      	str	r3, [r2, #68]	; 0x44
 800364e:	4b3c      	ldr	r3, [pc, #240]	; (8003740 <HAL_ADC_MspInit+0x120>)
 8003650:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003652:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003656:	623b      	str	r3, [r7, #32]
 8003658:	6a3b      	ldr	r3, [r7, #32]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800365a:	4b39      	ldr	r3, [pc, #228]	; (8003740 <HAL_ADC_MspInit+0x120>)
 800365c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800365e:	4a38      	ldr	r2, [pc, #224]	; (8003740 <HAL_ADC_MspInit+0x120>)
 8003660:	f043 0302 	orr.w	r3, r3, #2
 8003664:	6313      	str	r3, [r2, #48]	; 0x30
 8003666:	4b36      	ldr	r3, [pc, #216]	; (8003740 <HAL_ADC_MspInit+0x120>)
 8003668:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800366a:	f003 0302 	and.w	r3, r3, #2
 800366e:	61fb      	str	r3, [r7, #28]
 8003670:	69fb      	ldr	r3, [r7, #28]
    /**ADC1 GPIO Configuration    
    PB1     ------> ADC1_IN9 
    */
    GPIO_InitStruct.Pin = TEMP_Pin;
 8003672:	2302      	movs	r3, #2
 8003674:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003676:	2303      	movs	r3, #3
 8003678:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800367a:	2300      	movs	r3, #0
 800367c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(TEMP_GPIO_Port, &GPIO_InitStruct);
 800367e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003682:	4619      	mov	r1, r3
 8003684:	482f      	ldr	r0, [pc, #188]	; (8003744 <HAL_ADC_MspInit+0x124>)
 8003686:	f001 ffbb 	bl	8005600 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 800368a:	e052      	b.n	8003732 <HAL_ADC_MspInit+0x112>
  else if(hadc->Instance==ADC2)
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	4a2d      	ldr	r2, [pc, #180]	; (8003748 <HAL_ADC_MspInit+0x128>)
 8003692:	4293      	cmp	r3, r2
 8003694:	d124      	bne.n	80036e0 <HAL_ADC_MspInit+0xc0>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8003696:	4b2a      	ldr	r3, [pc, #168]	; (8003740 <HAL_ADC_MspInit+0x120>)
 8003698:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800369a:	4a29      	ldr	r2, [pc, #164]	; (8003740 <HAL_ADC_MspInit+0x120>)
 800369c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80036a0:	6453      	str	r3, [r2, #68]	; 0x44
 80036a2:	4b27      	ldr	r3, [pc, #156]	; (8003740 <HAL_ADC_MspInit+0x120>)
 80036a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036a6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80036aa:	61bb      	str	r3, [r7, #24]
 80036ac:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80036ae:	4b24      	ldr	r3, [pc, #144]	; (8003740 <HAL_ADC_MspInit+0x120>)
 80036b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036b2:	4a23      	ldr	r2, [pc, #140]	; (8003740 <HAL_ADC_MspInit+0x120>)
 80036b4:	f043 0304 	orr.w	r3, r3, #4
 80036b8:	6313      	str	r3, [r2, #48]	; 0x30
 80036ba:	4b21      	ldr	r3, [pc, #132]	; (8003740 <HAL_ADC_MspInit+0x120>)
 80036bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036be:	f003 0304 	and.w	r3, r3, #4
 80036c2:	617b      	str	r3, [r7, #20]
 80036c4:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80036c6:	2304      	movs	r3, #4
 80036c8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80036ca:	2303      	movs	r3, #3
 80036cc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036ce:	2300      	movs	r3, #0
 80036d0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80036d2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80036d6:	4619      	mov	r1, r3
 80036d8:	481c      	ldr	r0, [pc, #112]	; (800374c <HAL_ADC_MspInit+0x12c>)
 80036da:	f001 ff91 	bl	8005600 <HAL_GPIO_Init>
}
 80036de:	e028      	b.n	8003732 <HAL_ADC_MspInit+0x112>
  else if(hadc->Instance==ADC3)
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	4a1a      	ldr	r2, [pc, #104]	; (8003750 <HAL_ADC_MspInit+0x130>)
 80036e6:	4293      	cmp	r3, r2
 80036e8:	d123      	bne.n	8003732 <HAL_ADC_MspInit+0x112>
    __HAL_RCC_ADC3_CLK_ENABLE();
 80036ea:	4b15      	ldr	r3, [pc, #84]	; (8003740 <HAL_ADC_MspInit+0x120>)
 80036ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036ee:	4a14      	ldr	r2, [pc, #80]	; (8003740 <HAL_ADC_MspInit+0x120>)
 80036f0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80036f4:	6453      	str	r3, [r2, #68]	; 0x44
 80036f6:	4b12      	ldr	r3, [pc, #72]	; (8003740 <HAL_ADC_MspInit+0x120>)
 80036f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036fa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80036fe:	613b      	str	r3, [r7, #16]
 8003700:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8003702:	4b0f      	ldr	r3, [pc, #60]	; (8003740 <HAL_ADC_MspInit+0x120>)
 8003704:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003706:	4a0e      	ldr	r2, [pc, #56]	; (8003740 <HAL_ADC_MspInit+0x120>)
 8003708:	f043 0320 	orr.w	r3, r3, #32
 800370c:	6313      	str	r3, [r2, #48]	; 0x30
 800370e:	4b0c      	ldr	r3, [pc, #48]	; (8003740 <HAL_ADC_MspInit+0x120>)
 8003710:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003712:	f003 0320 	and.w	r3, r3, #32
 8003716:	60fb      	str	r3, [r7, #12]
 8003718:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800371a:	2310      	movs	r3, #16
 800371c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800371e:	2303      	movs	r3, #3
 8003720:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003722:	2300      	movs	r3, #0
 8003724:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003726:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800372a:	4619      	mov	r1, r3
 800372c:	4809      	ldr	r0, [pc, #36]	; (8003754 <HAL_ADC_MspInit+0x134>)
 800372e:	f001 ff67 	bl	8005600 <HAL_GPIO_Init>
}
 8003732:	bf00      	nop
 8003734:	3738      	adds	r7, #56	; 0x38
 8003736:	46bd      	mov	sp, r7
 8003738:	bd80      	pop	{r7, pc}
 800373a:	bf00      	nop
 800373c:	40012000 	.word	0x40012000
 8003740:	40023800 	.word	0x40023800
 8003744:	40020400 	.word	0x40020400
 8003748:	40012100 	.word	0x40012100
 800374c:	40020800 	.word	0x40020800
 8003750:	40012200 	.word	0x40012200
 8003754:	40021400 	.word	0x40021400

08003758 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003758:	b580      	push	{r7, lr}
 800375a:	b08a      	sub	sp, #40	; 0x28
 800375c:	af00      	add	r7, sp, #0
 800375e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003760:	f107 0314 	add.w	r3, r7, #20
 8003764:	2200      	movs	r2, #0
 8003766:	601a      	str	r2, [r3, #0]
 8003768:	605a      	str	r2, [r3, #4]
 800376a:	609a      	str	r2, [r3, #8]
 800376c:	60da      	str	r2, [r3, #12]
 800376e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	4a17      	ldr	r2, [pc, #92]	; (80037d4 <HAL_I2C_MspInit+0x7c>)
 8003776:	4293      	cmp	r3, r2
 8003778:	d128      	bne.n	80037cc <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800377a:	4b17      	ldr	r3, [pc, #92]	; (80037d8 <HAL_I2C_MspInit+0x80>)
 800377c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800377e:	4a16      	ldr	r2, [pc, #88]	; (80037d8 <HAL_I2C_MspInit+0x80>)
 8003780:	f043 0302 	orr.w	r3, r3, #2
 8003784:	6313      	str	r3, [r2, #48]	; 0x30
 8003786:	4b14      	ldr	r3, [pc, #80]	; (80037d8 <HAL_I2C_MspInit+0x80>)
 8003788:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800378a:	f003 0302 	and.w	r3, r3, #2
 800378e:	613b      	str	r3, [r7, #16]
 8003790:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration    
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003792:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003796:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003798:	2312      	movs	r3, #18
 800379a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800379c:	2301      	movs	r3, #1
 800379e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80037a0:	2303      	movs	r3, #3
 80037a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80037a4:	2304      	movs	r3, #4
 80037a6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80037a8:	f107 0314 	add.w	r3, r7, #20
 80037ac:	4619      	mov	r1, r3
 80037ae:	480b      	ldr	r0, [pc, #44]	; (80037dc <HAL_I2C_MspInit+0x84>)
 80037b0:	f001 ff26 	bl	8005600 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80037b4:	4b08      	ldr	r3, [pc, #32]	; (80037d8 <HAL_I2C_MspInit+0x80>)
 80037b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037b8:	4a07      	ldr	r2, [pc, #28]	; (80037d8 <HAL_I2C_MspInit+0x80>)
 80037ba:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80037be:	6413      	str	r3, [r2, #64]	; 0x40
 80037c0:	4b05      	ldr	r3, [pc, #20]	; (80037d8 <HAL_I2C_MspInit+0x80>)
 80037c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037c4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80037c8:	60fb      	str	r3, [r7, #12]
 80037ca:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80037cc:	bf00      	nop
 80037ce:	3728      	adds	r7, #40	; 0x28
 80037d0:	46bd      	mov	sp, r7
 80037d2:	bd80      	pop	{r7, pc}
 80037d4:	40005400 	.word	0x40005400
 80037d8:	40023800 	.word	0x40023800
 80037dc:	40020400 	.word	0x40020400

080037e0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80037e0:	b580      	push	{r7, lr}
 80037e2:	b08c      	sub	sp, #48	; 0x30
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80037e8:	f107 031c 	add.w	r3, r7, #28
 80037ec:	2200      	movs	r2, #0
 80037ee:	601a      	str	r2, [r3, #0]
 80037f0:	605a      	str	r2, [r3, #4]
 80037f2:	609a      	str	r2, [r3, #8]
 80037f4:	60da      	str	r2, [r3, #12]
 80037f6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	4a49      	ldr	r2, [pc, #292]	; (8003924 <HAL_UART_MspInit+0x144>)
 80037fe:	4293      	cmp	r3, r2
 8003800:	d141      	bne.n	8003886 <HAL_UART_MspInit+0xa6>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003802:	4b49      	ldr	r3, [pc, #292]	; (8003928 <HAL_UART_MspInit+0x148>)
 8003804:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003806:	4a48      	ldr	r2, [pc, #288]	; (8003928 <HAL_UART_MspInit+0x148>)
 8003808:	f043 0310 	orr.w	r3, r3, #16
 800380c:	6453      	str	r3, [r2, #68]	; 0x44
 800380e:	4b46      	ldr	r3, [pc, #280]	; (8003928 <HAL_UART_MspInit+0x148>)
 8003810:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003812:	f003 0310 	and.w	r3, r3, #16
 8003816:	61bb      	str	r3, [r7, #24]
 8003818:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800381a:	4b43      	ldr	r3, [pc, #268]	; (8003928 <HAL_UART_MspInit+0x148>)
 800381c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800381e:	4a42      	ldr	r2, [pc, #264]	; (8003928 <HAL_UART_MspInit+0x148>)
 8003820:	f043 0302 	orr.w	r3, r3, #2
 8003824:	6313      	str	r3, [r2, #48]	; 0x30
 8003826:	4b40      	ldr	r3, [pc, #256]	; (8003928 <HAL_UART_MspInit+0x148>)
 8003828:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800382a:	f003 0302 	and.w	r3, r3, #2
 800382e:	617b      	str	r3, [r7, #20]
 8003830:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration    
    PB15     ------> USART1_RX
    PB6     ------> USART1_TX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8003832:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003836:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003838:	2302      	movs	r3, #2
 800383a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800383c:	2300      	movs	r3, #0
 800383e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003840:	2303      	movs	r3, #3
 8003842:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8003844:	2304      	movs	r3, #4
 8003846:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003848:	f107 031c 	add.w	r3, r7, #28
 800384c:	4619      	mov	r1, r3
 800384e:	4837      	ldr	r0, [pc, #220]	; (800392c <HAL_UART_MspInit+0x14c>)
 8003850:	f001 fed6 	bl	8005600 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8003854:	2340      	movs	r3, #64	; 0x40
 8003856:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003858:	2302      	movs	r3, #2
 800385a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800385c:	2300      	movs	r3, #0
 800385e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003860:	2303      	movs	r3, #3
 8003862:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003864:	2307      	movs	r3, #7
 8003866:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003868:	f107 031c 	add.w	r3, r7, #28
 800386c:	4619      	mov	r1, r3
 800386e:	482f      	ldr	r0, [pc, #188]	; (800392c <HAL_UART_MspInit+0x14c>)
 8003870:	f001 fec6 	bl	8005600 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8003874:	2200      	movs	r2, #0
 8003876:	2105      	movs	r1, #5
 8003878:	2025      	movs	r0, #37	; 0x25
 800387a:	f000 fe83 	bl	8004584 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800387e:	2025      	movs	r0, #37	; 0x25
 8003880:	f000 fe9c 	bl	80045bc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8003884:	e04a      	b.n	800391c <HAL_UART_MspInit+0x13c>
  else if(huart->Instance==USART3)
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	4a29      	ldr	r2, [pc, #164]	; (8003930 <HAL_UART_MspInit+0x150>)
 800388c:	4293      	cmp	r3, r2
 800388e:	d145      	bne.n	800391c <HAL_UART_MspInit+0x13c>
    __HAL_RCC_USART3_CLK_ENABLE();
 8003890:	4b25      	ldr	r3, [pc, #148]	; (8003928 <HAL_UART_MspInit+0x148>)
 8003892:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003894:	4a24      	ldr	r2, [pc, #144]	; (8003928 <HAL_UART_MspInit+0x148>)
 8003896:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800389a:	6413      	str	r3, [r2, #64]	; 0x40
 800389c:	4b22      	ldr	r3, [pc, #136]	; (8003928 <HAL_UART_MspInit+0x148>)
 800389e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038a0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80038a4:	613b      	str	r3, [r7, #16]
 80038a6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80038a8:	4b1f      	ldr	r3, [pc, #124]	; (8003928 <HAL_UART_MspInit+0x148>)
 80038aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038ac:	4a1e      	ldr	r2, [pc, #120]	; (8003928 <HAL_UART_MspInit+0x148>)
 80038ae:	f043 0302 	orr.w	r3, r3, #2
 80038b2:	6313      	str	r3, [r2, #48]	; 0x30
 80038b4:	4b1c      	ldr	r3, [pc, #112]	; (8003928 <HAL_UART_MspInit+0x148>)
 80038b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038b8:	f003 0302 	and.w	r3, r3, #2
 80038bc:	60fb      	str	r3, [r7, #12]
 80038be:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80038c0:	4b19      	ldr	r3, [pc, #100]	; (8003928 <HAL_UART_MspInit+0x148>)
 80038c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038c4:	4a18      	ldr	r2, [pc, #96]	; (8003928 <HAL_UART_MspInit+0x148>)
 80038c6:	f043 0304 	orr.w	r3, r3, #4
 80038ca:	6313      	str	r3, [r2, #48]	; 0x30
 80038cc:	4b16      	ldr	r3, [pc, #88]	; (8003928 <HAL_UART_MspInit+0x148>)
 80038ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038d0:	f003 0304 	and.w	r3, r3, #4
 80038d4:	60bb      	str	r3, [r7, #8]
 80038d6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80038d8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80038dc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038de:	2302      	movs	r3, #2
 80038e0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038e2:	2300      	movs	r3, #0
 80038e4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80038e6:	2303      	movs	r3, #3
 80038e8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80038ea:	2307      	movs	r3, #7
 80038ec:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80038ee:	f107 031c 	add.w	r3, r7, #28
 80038f2:	4619      	mov	r1, r3
 80038f4:	480d      	ldr	r0, [pc, #52]	; (800392c <HAL_UART_MspInit+0x14c>)
 80038f6:	f001 fe83 	bl	8005600 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80038fa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80038fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003900:	2302      	movs	r3, #2
 8003902:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003904:	2300      	movs	r3, #0
 8003906:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003908:	2303      	movs	r3, #3
 800390a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800390c:	2307      	movs	r3, #7
 800390e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003910:	f107 031c 	add.w	r3, r7, #28
 8003914:	4619      	mov	r1, r3
 8003916:	4807      	ldr	r0, [pc, #28]	; (8003934 <HAL_UART_MspInit+0x154>)
 8003918:	f001 fe72 	bl	8005600 <HAL_GPIO_Init>
}
 800391c:	bf00      	nop
 800391e:	3730      	adds	r7, #48	; 0x30
 8003920:	46bd      	mov	sp, r7
 8003922:	bd80      	pop	{r7, pc}
 8003924:	40011000 	.word	0x40011000
 8003928:	40023800 	.word	0x40023800
 800392c:	40020400 	.word	0x40020400
 8003930:	40004800 	.word	0x40004800
 8003934:	40020800 	.word	0x40020800

08003938 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003938:	b580      	push	{r7, lr}
 800393a:	b08c      	sub	sp, #48	; 0x30
 800393c:	af00      	add	r7, sp, #0
 800393e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8003940:	2300      	movs	r3, #0
 8003942:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8003944:	2300      	movs	r3, #0
 8003946:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0); 
 8003948:	2200      	movs	r2, #0
 800394a:	6879      	ldr	r1, [r7, #4]
 800394c:	2036      	movs	r0, #54	; 0x36
 800394e:	f000 fe19 	bl	8004584 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn); 
 8003952:	2036      	movs	r0, #54	; 0x36
 8003954:	f000 fe32 	bl	80045bc <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8003958:	4b1f      	ldr	r3, [pc, #124]	; (80039d8 <HAL_InitTick+0xa0>)
 800395a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800395c:	4a1e      	ldr	r2, [pc, #120]	; (80039d8 <HAL_InitTick+0xa0>)
 800395e:	f043 0310 	orr.w	r3, r3, #16
 8003962:	6413      	str	r3, [r2, #64]	; 0x40
 8003964:	4b1c      	ldr	r3, [pc, #112]	; (80039d8 <HAL_InitTick+0xa0>)
 8003966:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003968:	f003 0310 	and.w	r3, r3, #16
 800396c:	60fb      	str	r3, [r7, #12]
 800396e:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003970:	f107 0210 	add.w	r2, r7, #16
 8003974:	f107 0314 	add.w	r3, r7, #20
 8003978:	4611      	mov	r1, r2
 800397a:	4618      	mov	r0, r3
 800397c:	f003 fa46 	bl	8006e0c <HAL_RCC_GetClockConfig>
  
  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8003980:	f003 fa1c 	bl	8006dbc <HAL_RCC_GetPCLK1Freq>
 8003984:	4603      	mov	r3, r0
 8003986:	005b      	lsls	r3, r3, #1
 8003988:	62fb      	str	r3, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 800398a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800398c:	4a13      	ldr	r2, [pc, #76]	; (80039dc <HAL_InitTick+0xa4>)
 800398e:	fba2 2303 	umull	r2, r3, r2, r3
 8003992:	0c9b      	lsrs	r3, r3, #18
 8003994:	3b01      	subs	r3, #1
 8003996:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8003998:	4b11      	ldr	r3, [pc, #68]	; (80039e0 <HAL_InitTick+0xa8>)
 800399a:	4a12      	ldr	r2, [pc, #72]	; (80039e4 <HAL_InitTick+0xac>)
 800399c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000 / 1000) - 1;
 800399e:	4b10      	ldr	r3, [pc, #64]	; (80039e0 <HAL_InitTick+0xa8>)
 80039a0:	f240 32e7 	movw	r2, #999	; 0x3e7
 80039a4:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80039a6:	4a0e      	ldr	r2, [pc, #56]	; (80039e0 <HAL_InitTick+0xa8>)
 80039a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039aa:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80039ac:	4b0c      	ldr	r3, [pc, #48]	; (80039e0 <HAL_InitTick+0xa8>)
 80039ae:	2200      	movs	r2, #0
 80039b0:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80039b2:	4b0b      	ldr	r3, [pc, #44]	; (80039e0 <HAL_InitTick+0xa8>)
 80039b4:	2200      	movs	r2, #0
 80039b6:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 80039b8:	4809      	ldr	r0, [pc, #36]	; (80039e0 <HAL_InitTick+0xa8>)
 80039ba:	f003 fe7f 	bl	80076bc <HAL_TIM_Base_Init>
 80039be:	4603      	mov	r3, r0
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d104      	bne.n	80039ce <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 80039c4:	4806      	ldr	r0, [pc, #24]	; (80039e0 <HAL_InitTick+0xa8>)
 80039c6:	f003 feaf 	bl	8007728 <HAL_TIM_Base_Start_IT>
 80039ca:	4603      	mov	r3, r0
 80039cc:	e000      	b.n	80039d0 <HAL_InitTick+0x98>
  }
  
  /* Return function status */
  return HAL_ERROR;
 80039ce:	2301      	movs	r3, #1
}
 80039d0:	4618      	mov	r0, r3
 80039d2:	3730      	adds	r7, #48	; 0x30
 80039d4:	46bd      	mov	sp, r7
 80039d6:	bd80      	pop	{r7, pc}
 80039d8:	40023800 	.word	0x40023800
 80039dc:	431bde83 	.word	0x431bde83
 80039e0:	200013c8 	.word	0x200013c8
 80039e4:	40001000 	.word	0x40001000

080039e8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80039e8:	b480      	push	{r7}
 80039ea:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80039ec:	bf00      	nop
 80039ee:	46bd      	mov	sp, r7
 80039f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f4:	4770      	bx	lr

080039f6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80039f6:	b480      	push	{r7}
 80039f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80039fa:	e7fe      	b.n	80039fa <HardFault_Handler+0x4>

080039fc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80039fc:	b480      	push	{r7}
 80039fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003a00:	e7fe      	b.n	8003a00 <MemManage_Handler+0x4>

08003a02 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003a02:	b480      	push	{r7}
 8003a04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003a06:	e7fe      	b.n	8003a06 <BusFault_Handler+0x4>

08003a08 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003a08:	b480      	push	{r7}
 8003a0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003a0c:	e7fe      	b.n	8003a0c <UsageFault_Handler+0x4>

08003a0e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003a0e:	b480      	push	{r7}
 8003a10:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003a12:	bf00      	nop
 8003a14:	46bd      	mov	sp, r7
 8003a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a1a:	4770      	bx	lr

08003a1c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8003a1c:	b580      	push	{r7, lr}
 8003a1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003a20:	4802      	ldr	r0, [pc, #8]	; (8003a2c <USART1_IRQHandler+0x10>)
 8003a22:	f004 fb5b 	bl	80080dc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003a26:	bf00      	nop
 8003a28:	bd80      	pop	{r7, pc}
 8003a2a:	bf00      	nop
 8003a2c:	20000ce8 	.word	0x20000ce8

08003a30 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003a30:	b580      	push	{r7, lr}
 8003a32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8003a34:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8003a38:	f001 ffd8 	bl	80059ec <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003a3c:	bf00      	nop
 8003a3e:	bd80      	pop	{r7, pc}

08003a40 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003a40:	b580      	push	{r7, lr}
 8003a42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003a44:	4802      	ldr	r0, [pc, #8]	; (8003a50 <TIM6_DAC_IRQHandler+0x10>)
 8003a46:	f003 fe99 	bl	800777c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8003a4a:	bf00      	nop
 8003a4c:	bd80      	pop	{r7, pc}
 8003a4e:	bf00      	nop
 8003a50:	200013c8 	.word	0x200013c8

08003a54 <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 8003a54:	b580      	push	{r7, lr}
 8003a56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 8003a58:	4802      	ldr	r0, [pc, #8]	; (8003a64 <ETH_IRQHandler+0x10>)
 8003a5a:	f001 f9c3 	bl	8004de4 <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 8003a5e:	bf00      	nop
 8003a60:	bd80      	pop	{r7, pc}
 8003a62:	bf00      	nop
 8003a64:	20002d24 	.word	0x20002d24

08003a68 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003a68:	b580      	push	{r7, lr}
 8003a6a:	b086      	sub	sp, #24
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	60f8      	str	r0, [r7, #12]
 8003a70:	60b9      	str	r1, [r7, #8]
 8003a72:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003a74:	2300      	movs	r3, #0
 8003a76:	617b      	str	r3, [r7, #20]
 8003a78:	e00a      	b.n	8003a90 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003a7a:	f7fd ff25 	bl	80018c8 <__io_getchar>
 8003a7e:	4601      	mov	r1, r0
 8003a80:	68bb      	ldr	r3, [r7, #8]
 8003a82:	1c5a      	adds	r2, r3, #1
 8003a84:	60ba      	str	r2, [r7, #8]
 8003a86:	b2ca      	uxtb	r2, r1
 8003a88:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003a8a:	697b      	ldr	r3, [r7, #20]
 8003a8c:	3301      	adds	r3, #1
 8003a8e:	617b      	str	r3, [r7, #20]
 8003a90:	697a      	ldr	r2, [r7, #20]
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	429a      	cmp	r2, r3
 8003a96:	dbf0      	blt.n	8003a7a <_read+0x12>
	}

return len;
 8003a98:	687b      	ldr	r3, [r7, #4]
}
 8003a9a:	4618      	mov	r0, r3
 8003a9c:	3718      	adds	r7, #24
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	bd80      	pop	{r7, pc}

08003aa2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003aa2:	b580      	push	{r7, lr}
 8003aa4:	b086      	sub	sp, #24
 8003aa6:	af00      	add	r7, sp, #0
 8003aa8:	60f8      	str	r0, [r7, #12]
 8003aaa:	60b9      	str	r1, [r7, #8]
 8003aac:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003aae:	2300      	movs	r3, #0
 8003ab0:	617b      	str	r3, [r7, #20]
 8003ab2:	e009      	b.n	8003ac8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8003ab4:	68bb      	ldr	r3, [r7, #8]
 8003ab6:	1c5a      	adds	r2, r3, #1
 8003ab8:	60ba      	str	r2, [r7, #8]
 8003aba:	781b      	ldrb	r3, [r3, #0]
 8003abc:	4618      	mov	r0, r3
 8003abe:	f7fd feed 	bl	800189c <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003ac2:	697b      	ldr	r3, [r7, #20]
 8003ac4:	3301      	adds	r3, #1
 8003ac6:	617b      	str	r3, [r7, #20]
 8003ac8:	697a      	ldr	r2, [r7, #20]
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	429a      	cmp	r2, r3
 8003ace:	dbf1      	blt.n	8003ab4 <_write+0x12>
	}
	return len;
 8003ad0:	687b      	ldr	r3, [r7, #4]
}
 8003ad2:	4618      	mov	r0, r3
 8003ad4:	3718      	adds	r7, #24
 8003ad6:	46bd      	mov	sp, r7
 8003ad8:	bd80      	pop	{r7, pc}

08003ada <_close>:

int _close(int file)
{
 8003ada:	b480      	push	{r7}
 8003adc:	b083      	sub	sp, #12
 8003ade:	af00      	add	r7, sp, #0
 8003ae0:	6078      	str	r0, [r7, #4]
	return -1;
 8003ae2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003ae6:	4618      	mov	r0, r3
 8003ae8:	370c      	adds	r7, #12
 8003aea:	46bd      	mov	sp, r7
 8003aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af0:	4770      	bx	lr

08003af2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003af2:	b480      	push	{r7}
 8003af4:	b083      	sub	sp, #12
 8003af6:	af00      	add	r7, sp, #0
 8003af8:	6078      	str	r0, [r7, #4]
 8003afa:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003afc:	683b      	ldr	r3, [r7, #0]
 8003afe:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003b02:	605a      	str	r2, [r3, #4]
	return 0;
 8003b04:	2300      	movs	r3, #0
}
 8003b06:	4618      	mov	r0, r3
 8003b08:	370c      	adds	r7, #12
 8003b0a:	46bd      	mov	sp, r7
 8003b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b10:	4770      	bx	lr

08003b12 <_isatty>:

int _isatty(int file)
{
 8003b12:	b480      	push	{r7}
 8003b14:	b083      	sub	sp, #12
 8003b16:	af00      	add	r7, sp, #0
 8003b18:	6078      	str	r0, [r7, #4]
	return 1;
 8003b1a:	2301      	movs	r3, #1
}
 8003b1c:	4618      	mov	r0, r3
 8003b1e:	370c      	adds	r7, #12
 8003b20:	46bd      	mov	sp, r7
 8003b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b26:	4770      	bx	lr

08003b28 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003b28:	b480      	push	{r7}
 8003b2a:	b085      	sub	sp, #20
 8003b2c:	af00      	add	r7, sp, #0
 8003b2e:	60f8      	str	r0, [r7, #12]
 8003b30:	60b9      	str	r1, [r7, #8]
 8003b32:	607a      	str	r2, [r7, #4]
	return 0;
 8003b34:	2300      	movs	r3, #0
}
 8003b36:	4618      	mov	r0, r3
 8003b38:	3714      	adds	r7, #20
 8003b3a:	46bd      	mov	sp, r7
 8003b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b40:	4770      	bx	lr
	...

08003b44 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003b44:	b480      	push	{r7}
 8003b46:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003b48:	4b08      	ldr	r3, [pc, #32]	; (8003b6c <SystemInit+0x28>)
 8003b4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b4e:	4a07      	ldr	r2, [pc, #28]	; (8003b6c <SystemInit+0x28>)
 8003b50:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003b54:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003b58:	4b04      	ldr	r3, [pc, #16]	; (8003b6c <SystemInit+0x28>)
 8003b5a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003b5e:	609a      	str	r2, [r3, #8]
#endif
}
 8003b60:	bf00      	nop
 8003b62:	46bd      	mov	sp, r7
 8003b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b68:	4770      	bx	lr
 8003b6a:	bf00      	nop
 8003b6c:	e000ed00 	.word	0xe000ed00

08003b70 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003b70:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003ba8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003b74:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003b76:	e003      	b.n	8003b80 <LoopCopyDataInit>

08003b78 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003b78:	4b0c      	ldr	r3, [pc, #48]	; (8003bac <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8003b7a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003b7c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003b7e:	3104      	adds	r1, #4

08003b80 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003b80:	480b      	ldr	r0, [pc, #44]	; (8003bb0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8003b82:	4b0c      	ldr	r3, [pc, #48]	; (8003bb4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003b84:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003b86:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003b88:	d3f6      	bcc.n	8003b78 <CopyDataInit>
  ldr  r2, =_sbss
 8003b8a:	4a0b      	ldr	r2, [pc, #44]	; (8003bb8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003b8c:	e002      	b.n	8003b94 <LoopFillZerobss>

08003b8e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8003b8e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003b90:	f842 3b04 	str.w	r3, [r2], #4

08003b94 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003b94:	4b09      	ldr	r3, [pc, #36]	; (8003bbc <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8003b96:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003b98:	d3f9      	bcc.n	8003b8e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003b9a:	f7ff ffd3 	bl	8003b44 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003b9e:	f016 f981 	bl	8019ea4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003ba2:	f7fe feeb 	bl	800297c <main>
  bx  lr    
 8003ba6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003ba8:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 8003bac:	08024888 	.word	0x08024888
  ldr  r0, =_sdata
 8003bb0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003bb4:	200001f4 	.word	0x200001f4
  ldr  r2, =_sbss
 8003bb8:	200001f4 	.word	0x200001f4
  ldr  r3, = _ebss
 8003bbc:	20007cc4 	.word	0x20007cc4

08003bc0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003bc0:	e7fe      	b.n	8003bc0 <ADC_IRQHandler>

08003bc2 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003bc2:	b580      	push	{r7, lr}
 8003bc4:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003bc6:	2003      	movs	r0, #3
 8003bc8:	f000 fcd1 	bl	800456e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003bcc:	2000      	movs	r0, #0
 8003bce:	f7ff feb3 	bl	8003938 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8003bd2:	f7ff fcfd 	bl	80035d0 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8003bd6:	2300      	movs	r3, #0
}
 8003bd8:	4618      	mov	r0, r3
 8003bda:	bd80      	pop	{r7, pc}

08003bdc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003bdc:	b480      	push	{r7}
 8003bde:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003be0:	4b06      	ldr	r3, [pc, #24]	; (8003bfc <HAL_IncTick+0x20>)
 8003be2:	781b      	ldrb	r3, [r3, #0]
 8003be4:	461a      	mov	r2, r3
 8003be6:	4b06      	ldr	r3, [pc, #24]	; (8003c00 <HAL_IncTick+0x24>)
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	4413      	add	r3, r2
 8003bec:	4a04      	ldr	r2, [pc, #16]	; (8003c00 <HAL_IncTick+0x24>)
 8003bee:	6013      	str	r3, [r2, #0]
}
 8003bf0:	bf00      	nop
 8003bf2:	46bd      	mov	sp, r7
 8003bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf8:	4770      	bx	lr
 8003bfa:	bf00      	nop
 8003bfc:	20000008 	.word	0x20000008
 8003c00:	20001408 	.word	0x20001408

08003c04 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003c04:	b480      	push	{r7}
 8003c06:	af00      	add	r7, sp, #0
  return uwTick;
 8003c08:	4b03      	ldr	r3, [pc, #12]	; (8003c18 <HAL_GetTick+0x14>)
 8003c0a:	681b      	ldr	r3, [r3, #0]
}
 8003c0c:	4618      	mov	r0, r3
 8003c0e:	46bd      	mov	sp, r7
 8003c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c14:	4770      	bx	lr
 8003c16:	bf00      	nop
 8003c18:	20001408 	.word	0x20001408

08003c1c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003c1c:	b580      	push	{r7, lr}
 8003c1e:	b084      	sub	sp, #16
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003c24:	f7ff ffee 	bl	8003c04 <HAL_GetTick>
 8003c28:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c34:	d005      	beq.n	8003c42 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003c36:	4b09      	ldr	r3, [pc, #36]	; (8003c5c <HAL_Delay+0x40>)
 8003c38:	781b      	ldrb	r3, [r3, #0]
 8003c3a:	461a      	mov	r2, r3
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	4413      	add	r3, r2
 8003c40:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003c42:	bf00      	nop
 8003c44:	f7ff ffde 	bl	8003c04 <HAL_GetTick>
 8003c48:	4602      	mov	r2, r0
 8003c4a:	68bb      	ldr	r3, [r7, #8]
 8003c4c:	1ad3      	subs	r3, r2, r3
 8003c4e:	68fa      	ldr	r2, [r7, #12]
 8003c50:	429a      	cmp	r2, r3
 8003c52:	d8f7      	bhi.n	8003c44 <HAL_Delay+0x28>
  {
  }
}
 8003c54:	bf00      	nop
 8003c56:	3710      	adds	r7, #16
 8003c58:	46bd      	mov	sp, r7
 8003c5a:	bd80      	pop	{r7, pc}
 8003c5c:	20000008 	.word	0x20000008

08003c60 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003c60:	b580      	push	{r7, lr}
 8003c62:	b084      	sub	sp, #16
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003c68:	2300      	movs	r3, #0
 8003c6a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d101      	bne.n	8003c76 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003c72:	2301      	movs	r3, #1
 8003c74:	e031      	b.n	8003cda <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d109      	bne.n	8003c92 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003c7e:	6878      	ldr	r0, [r7, #4]
 8003c80:	f7ff fcce 	bl	8003620 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	2200      	movs	r2, #0
 8003c88:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	2200      	movs	r2, #0
 8003c8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c96:	f003 0310 	and.w	r3, r3, #16
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d116      	bne.n	8003ccc <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003ca2:	4b10      	ldr	r3, [pc, #64]	; (8003ce4 <HAL_ADC_Init+0x84>)
 8003ca4:	4013      	ands	r3, r2
 8003ca6:	f043 0202 	orr.w	r2, r3, #2
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8003cae:	6878      	ldr	r0, [r7, #4]
 8003cb0:	f000 fab6 	bl	8004220 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	2200      	movs	r2, #0
 8003cb8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cbe:	f023 0303 	bic.w	r3, r3, #3
 8003cc2:	f043 0201 	orr.w	r2, r3, #1
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	641a      	str	r2, [r3, #64]	; 0x40
 8003cca:	e001      	b.n	8003cd0 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003ccc:	2301      	movs	r3, #1
 8003cce:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	2200      	movs	r2, #0
 8003cd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003cd8:	7bfb      	ldrb	r3, [r7, #15]
}
 8003cda:	4618      	mov	r0, r3
 8003cdc:	3710      	adds	r7, #16
 8003cde:	46bd      	mov	sp, r7
 8003ce0:	bd80      	pop	{r7, pc}
 8003ce2:	bf00      	nop
 8003ce4:	ffffeefd 	.word	0xffffeefd

08003ce8 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8003ce8:	b480      	push	{r7}
 8003cea:	b085      	sub	sp, #20
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0;
 8003cf0:	2300      	movs	r3, #0
 8003cf2:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003cfa:	2b01      	cmp	r3, #1
 8003cfc:	d101      	bne.n	8003d02 <HAL_ADC_Start+0x1a>
 8003cfe:	2302      	movs	r3, #2
 8003d00:	e0a0      	b.n	8003e44 <HAL_ADC_Start+0x15c>
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	2201      	movs	r2, #1
 8003d06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	689b      	ldr	r3, [r3, #8]
 8003d10:	f003 0301 	and.w	r3, r3, #1
 8003d14:	2b01      	cmp	r3, #1
 8003d16:	d018      	beq.n	8003d4a <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	689a      	ldr	r2, [r3, #8]
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	f042 0201 	orr.w	r2, r2, #1
 8003d26:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8003d28:	4b49      	ldr	r3, [pc, #292]	; (8003e50 <HAL_ADC_Start+0x168>)
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	4a49      	ldr	r2, [pc, #292]	; (8003e54 <HAL_ADC_Start+0x16c>)
 8003d2e:	fba2 2303 	umull	r2, r3, r2, r3
 8003d32:	0c9a      	lsrs	r2, r3, #18
 8003d34:	4613      	mov	r3, r2
 8003d36:	005b      	lsls	r3, r3, #1
 8003d38:	4413      	add	r3, r2
 8003d3a:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8003d3c:	e002      	b.n	8003d44 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	3b01      	subs	r3, #1
 8003d42:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d1f9      	bne.n	8003d3e <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	689b      	ldr	r3, [r3, #8]
 8003d50:	f003 0301 	and.w	r3, r3, #1
 8003d54:	2b01      	cmp	r3, #1
 8003d56:	d174      	bne.n	8003e42 <HAL_ADC_Start+0x15a>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003d5c:	4b3e      	ldr	r3, [pc, #248]	; (8003e58 <HAL_ADC_Start+0x170>)
 8003d5e:	4013      	ands	r3, r2
 8003d60:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	685b      	ldr	r3, [r3, #4]
 8003d6e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d007      	beq.n	8003d86 <HAL_ADC_Start+0x9e>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d7a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003d7e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d8a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003d8e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d92:	d106      	bne.n	8003da2 <HAL_ADC_Start+0xba>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d98:	f023 0206 	bic.w	r2, r3, #6
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	645a      	str	r2, [r3, #68]	; 0x44
 8003da0:	e002      	b.n	8003da8 <HAL_ADC_Start+0xc0>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	2200      	movs	r2, #0
 8003da6:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	2200      	movs	r2, #0
 8003dac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8003db8:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8003dba:	4b28      	ldr	r3, [pc, #160]	; (8003e5c <HAL_ADC_Start+0x174>)
 8003dbc:	685b      	ldr	r3, [r3, #4]
 8003dbe:	f003 031f 	and.w	r3, r3, #31
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d10f      	bne.n	8003de6 <HAL_ADC_Start+0xfe>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	689b      	ldr	r3, [r3, #8]
 8003dcc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d136      	bne.n	8003e42 <HAL_ADC_Start+0x15a>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	689a      	ldr	r2, [r3, #8]
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003de2:	609a      	str	r2, [r3, #8]
 8003de4:	e02d      	b.n	8003e42 <HAL_ADC_Start+0x15a>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	4a1d      	ldr	r2, [pc, #116]	; (8003e60 <HAL_ADC_Start+0x178>)
 8003dec:	4293      	cmp	r3, r2
 8003dee:	d10e      	bne.n	8003e0e <HAL_ADC_Start+0x126>
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	689b      	ldr	r3, [r3, #8]
 8003df6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d107      	bne.n	8003e0e <HAL_ADC_Start+0x126>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	689a      	ldr	r2, [r3, #8]
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003e0c:	609a      	str	r2, [r3, #8]
      }

      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8003e0e:	4b13      	ldr	r3, [pc, #76]	; (8003e5c <HAL_ADC_Start+0x174>)
 8003e10:	685b      	ldr	r3, [r3, #4]
 8003e12:	f003 0310 	and.w	r3, r3, #16
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d113      	bne.n	8003e42 <HAL_ADC_Start+0x15a>
      {
        /* if instance of handle correspond to ADC3 and no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	4a11      	ldr	r2, [pc, #68]	; (8003e64 <HAL_ADC_Start+0x17c>)
 8003e20:	4293      	cmp	r3, r2
 8003e22:	d10e      	bne.n	8003e42 <HAL_ADC_Start+0x15a>
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	689b      	ldr	r3, [r3, #8]
 8003e2a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d107      	bne.n	8003e42 <HAL_ADC_Start+0x15a>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	689a      	ldr	r2, [r3, #8]
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003e40:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8003e42:	2300      	movs	r3, #0
}
 8003e44:	4618      	mov	r0, r3
 8003e46:	3714      	adds	r7, #20
 8003e48:	46bd      	mov	sp, r7
 8003e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e4e:	4770      	bx	lr
 8003e50:	20000000 	.word	0x20000000
 8003e54:	431bde83 	.word	0x431bde83
 8003e58:	fffff8fe 	.word	0xfffff8fe
 8003e5c:	40012300 	.word	0x40012300
 8003e60:	40012000 	.word	0x40012000
 8003e64:	40012200 	.word	0x40012200

08003e68 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8003e68:	b580      	push	{r7, lr}
 8003e6a:	b084      	sub	sp, #16
 8003e6c:	af00      	add	r7, sp, #0
 8003e6e:	6078      	str	r0, [r7, #4]
 8003e70:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8003e72:	2300      	movs	r3, #0
 8003e74:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	689b      	ldr	r3, [r3, #8]
 8003e7c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e80:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003e84:	d113      	bne.n	8003eae <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	689b      	ldr	r3, [r3, #8]
 8003e8c:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8003e90:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003e94:	d10b      	bne.n	8003eae <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e9a:	f043 0220 	orr.w	r2, r3, #32
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	2200      	movs	r2, #0
 8003ea6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8003eaa:	2301      	movs	r3, #1
 8003eac:	e05c      	b.n	8003f68 <HAL_ADC_PollForConversion+0x100>
  }
 
  /* Get tick */ 
  tickstart = HAL_GetTick();
 8003eae:	f7ff fea9 	bl	8003c04 <HAL_GetTick>
 8003eb2:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003eb4:	e01a      	b.n	8003eec <HAL_ADC_PollForConversion+0x84>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8003eb6:	683b      	ldr	r3, [r7, #0]
 8003eb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ebc:	d016      	beq.n	8003eec <HAL_ADC_PollForConversion+0x84>
    {
      if((Timeout == 0) || ((HAL_GetTick() - tickstart ) > Timeout))
 8003ebe:	683b      	ldr	r3, [r7, #0]
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d007      	beq.n	8003ed4 <HAL_ADC_PollForConversion+0x6c>
 8003ec4:	f7ff fe9e 	bl	8003c04 <HAL_GetTick>
 8003ec8:	4602      	mov	r2, r0
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	1ad3      	subs	r3, r2, r3
 8003ece:	683a      	ldr	r2, [r7, #0]
 8003ed0:	429a      	cmp	r2, r3
 8003ed2:	d20b      	bcs.n	8003eec <HAL_ADC_PollForConversion+0x84>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ed8:	f043 0204 	orr.w	r2, r3, #4
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	2200      	movs	r2, #0
 8003ee4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_TIMEOUT;
 8003ee8:	2303      	movs	r3, #3
 8003eea:	e03d      	b.n	8003f68 <HAL_ADC_PollForConversion+0x100>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	f003 0302 	and.w	r3, r3, #2
 8003ef6:	2b02      	cmp	r3, #2
 8003ef8:	d1dd      	bne.n	8003eb6 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	f06f 0212 	mvn.w	r2, #18
 8003f02:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f08:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F7, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	689b      	ldr	r3, [r3, #8]
 8003f16:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d123      	bne.n	8003f66 <HAL_ADC_PollForConversion+0xfe>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	699b      	ldr	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d11f      	bne.n	8003f66 <HAL_ADC_PollForConversion+0xfe>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f2c:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d006      	beq.n	8003f42 <HAL_ADC_PollForConversion+0xda>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	689b      	ldr	r3, [r3, #8]
 8003f3a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d111      	bne.n	8003f66 <HAL_ADC_PollForConversion+0xfe>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f46:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f52:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d105      	bne.n	8003f66 <HAL_ADC_PollForConversion+0xfe>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f5e:	f043 0201 	orr.w	r2, r3, #1
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8003f66:	2300      	movs	r3, #0
}
 8003f68:	4618      	mov	r0, r3
 8003f6a:	3710      	adds	r7, #16
 8003f6c:	46bd      	mov	sp, r7
 8003f6e:	bd80      	pop	{r7, pc}

08003f70 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8003f70:	b480      	push	{r7}
 8003f72:	b083      	sub	sp, #12
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8003f7e:	4618      	mov	r0, r3
 8003f80:	370c      	adds	r7, #12
 8003f82:	46bd      	mov	sp, r7
 8003f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f88:	4770      	bx	lr
	...

08003f8c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003f8c:	b480      	push	{r7}
 8003f8e:	b085      	sub	sp, #20
 8003f90:	af00      	add	r7, sp, #0
 8003f92:	6078      	str	r0, [r7, #4]
 8003f94:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8003f96:	2300      	movs	r3, #0
 8003f98:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003fa0:	2b01      	cmp	r3, #1
 8003fa2:	d101      	bne.n	8003fa8 <HAL_ADC_ConfigChannel+0x1c>
 8003fa4:	2302      	movs	r3, #2
 8003fa6:	e12a      	b.n	80041fe <HAL_ADC_ConfigChannel+0x272>
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	2201      	movs	r2, #1
 8003fac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8003fb0:	683b      	ldr	r3, [r7, #0]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	2b09      	cmp	r3, #9
 8003fb6:	d93a      	bls.n	800402e <HAL_ADC_ConfigChannel+0xa2>
 8003fb8:	683b      	ldr	r3, [r7, #0]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003fc0:	d035      	beq.n	800402e <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	68d9      	ldr	r1, [r3, #12]
 8003fc8:	683b      	ldr	r3, [r7, #0]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	b29b      	uxth	r3, r3
 8003fce:	461a      	mov	r2, r3
 8003fd0:	4613      	mov	r3, r2
 8003fd2:	005b      	lsls	r3, r3, #1
 8003fd4:	4413      	add	r3, r2
 8003fd6:	3b1e      	subs	r3, #30
 8003fd8:	2207      	movs	r2, #7
 8003fda:	fa02 f303 	lsl.w	r3, r2, r3
 8003fde:	43da      	mvns	r2, r3
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	400a      	ands	r2, r1
 8003fe6:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003fe8:	683b      	ldr	r3, [r7, #0]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	4a87      	ldr	r2, [pc, #540]	; (800420c <HAL_ADC_ConfigChannel+0x280>)
 8003fee:	4293      	cmp	r3, r2
 8003ff0:	d10a      	bne.n	8004008 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	68d9      	ldr	r1, [r3, #12]
 8003ff8:	683b      	ldr	r3, [r7, #0]
 8003ffa:	689b      	ldr	r3, [r3, #8]
 8003ffc:	061a      	lsls	r2, r3, #24
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	430a      	orrs	r2, r1
 8004004:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004006:	e035      	b.n	8004074 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	68d9      	ldr	r1, [r3, #12]
 800400e:	683b      	ldr	r3, [r7, #0]
 8004010:	689a      	ldr	r2, [r3, #8]
 8004012:	683b      	ldr	r3, [r7, #0]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	b29b      	uxth	r3, r3
 8004018:	4618      	mov	r0, r3
 800401a:	4603      	mov	r3, r0
 800401c:	005b      	lsls	r3, r3, #1
 800401e:	4403      	add	r3, r0
 8004020:	3b1e      	subs	r3, #30
 8004022:	409a      	lsls	r2, r3
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	430a      	orrs	r2, r1
 800402a:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800402c:	e022      	b.n	8004074 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	6919      	ldr	r1, [r3, #16]
 8004034:	683b      	ldr	r3, [r7, #0]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	b29b      	uxth	r3, r3
 800403a:	461a      	mov	r2, r3
 800403c:	4613      	mov	r3, r2
 800403e:	005b      	lsls	r3, r3, #1
 8004040:	4413      	add	r3, r2
 8004042:	2207      	movs	r2, #7
 8004044:	fa02 f303 	lsl.w	r3, r2, r3
 8004048:	43da      	mvns	r2, r3
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	400a      	ands	r2, r1
 8004050:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	6919      	ldr	r1, [r3, #16]
 8004058:	683b      	ldr	r3, [r7, #0]
 800405a:	689a      	ldr	r2, [r3, #8]
 800405c:	683b      	ldr	r3, [r7, #0]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	b29b      	uxth	r3, r3
 8004062:	4618      	mov	r0, r3
 8004064:	4603      	mov	r3, r0
 8004066:	005b      	lsls	r3, r3, #1
 8004068:	4403      	add	r3, r0
 800406a:	409a      	lsls	r2, r3
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	430a      	orrs	r2, r1
 8004072:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8004074:	683b      	ldr	r3, [r7, #0]
 8004076:	685b      	ldr	r3, [r3, #4]
 8004078:	2b06      	cmp	r3, #6
 800407a:	d824      	bhi.n	80040c6 <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004082:	683b      	ldr	r3, [r7, #0]
 8004084:	685a      	ldr	r2, [r3, #4]
 8004086:	4613      	mov	r3, r2
 8004088:	009b      	lsls	r3, r3, #2
 800408a:	4413      	add	r3, r2
 800408c:	3b05      	subs	r3, #5
 800408e:	221f      	movs	r2, #31
 8004090:	fa02 f303 	lsl.w	r3, r2, r3
 8004094:	43da      	mvns	r2, r3
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	400a      	ands	r2, r1
 800409c:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80040a4:	683b      	ldr	r3, [r7, #0]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	b29b      	uxth	r3, r3
 80040aa:	4618      	mov	r0, r3
 80040ac:	683b      	ldr	r3, [r7, #0]
 80040ae:	685a      	ldr	r2, [r3, #4]
 80040b0:	4613      	mov	r3, r2
 80040b2:	009b      	lsls	r3, r3, #2
 80040b4:	4413      	add	r3, r2
 80040b6:	3b05      	subs	r3, #5
 80040b8:	fa00 f203 	lsl.w	r2, r0, r3
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	430a      	orrs	r2, r1
 80040c2:	635a      	str	r2, [r3, #52]	; 0x34
 80040c4:	e04c      	b.n	8004160 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 80040c6:	683b      	ldr	r3, [r7, #0]
 80040c8:	685b      	ldr	r3, [r3, #4]
 80040ca:	2b0c      	cmp	r3, #12
 80040cc:	d824      	bhi.n	8004118 <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80040d4:	683b      	ldr	r3, [r7, #0]
 80040d6:	685a      	ldr	r2, [r3, #4]
 80040d8:	4613      	mov	r3, r2
 80040da:	009b      	lsls	r3, r3, #2
 80040dc:	4413      	add	r3, r2
 80040de:	3b23      	subs	r3, #35	; 0x23
 80040e0:	221f      	movs	r2, #31
 80040e2:	fa02 f303 	lsl.w	r3, r2, r3
 80040e6:	43da      	mvns	r2, r3
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	400a      	ands	r2, r1
 80040ee:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80040f6:	683b      	ldr	r3, [r7, #0]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	b29b      	uxth	r3, r3
 80040fc:	4618      	mov	r0, r3
 80040fe:	683b      	ldr	r3, [r7, #0]
 8004100:	685a      	ldr	r2, [r3, #4]
 8004102:	4613      	mov	r3, r2
 8004104:	009b      	lsls	r3, r3, #2
 8004106:	4413      	add	r3, r2
 8004108:	3b23      	subs	r3, #35	; 0x23
 800410a:	fa00 f203 	lsl.w	r2, r0, r3
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	430a      	orrs	r2, r1
 8004114:	631a      	str	r2, [r3, #48]	; 0x30
 8004116:	e023      	b.n	8004160 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800411e:	683b      	ldr	r3, [r7, #0]
 8004120:	685a      	ldr	r2, [r3, #4]
 8004122:	4613      	mov	r3, r2
 8004124:	009b      	lsls	r3, r3, #2
 8004126:	4413      	add	r3, r2
 8004128:	3b41      	subs	r3, #65	; 0x41
 800412a:	221f      	movs	r2, #31
 800412c:	fa02 f303 	lsl.w	r3, r2, r3
 8004130:	43da      	mvns	r2, r3
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	400a      	ands	r2, r1
 8004138:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004140:	683b      	ldr	r3, [r7, #0]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	b29b      	uxth	r3, r3
 8004146:	4618      	mov	r0, r3
 8004148:	683b      	ldr	r3, [r7, #0]
 800414a:	685a      	ldr	r2, [r3, #4]
 800414c:	4613      	mov	r3, r2
 800414e:	009b      	lsls	r3, r3, #2
 8004150:	4413      	add	r3, r2
 8004152:	3b41      	subs	r3, #65	; 0x41
 8004154:	fa00 f203 	lsl.w	r2, r0, r3
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	430a      	orrs	r2, r1
 800415e:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	4a2a      	ldr	r2, [pc, #168]	; (8004210 <HAL_ADC_ConfigChannel+0x284>)
 8004166:	4293      	cmp	r3, r2
 8004168:	d10a      	bne.n	8004180 <HAL_ADC_ConfigChannel+0x1f4>
 800416a:	683b      	ldr	r3, [r7, #0]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004172:	d105      	bne.n	8004180 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8004174:	4b27      	ldr	r3, [pc, #156]	; (8004214 <HAL_ADC_ConfigChannel+0x288>)
 8004176:	685b      	ldr	r3, [r3, #4]
 8004178:	4a26      	ldr	r2, [pc, #152]	; (8004214 <HAL_ADC_ConfigChannel+0x288>)
 800417a:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 800417e:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	4a22      	ldr	r2, [pc, #136]	; (8004210 <HAL_ADC_ConfigChannel+0x284>)
 8004186:	4293      	cmp	r3, r2
 8004188:	d109      	bne.n	800419e <HAL_ADC_ConfigChannel+0x212>
 800418a:	683b      	ldr	r3, [r7, #0]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	2b12      	cmp	r3, #18
 8004190:	d105      	bne.n	800419e <HAL_ADC_ConfigChannel+0x212>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8004192:	4b20      	ldr	r3, [pc, #128]	; (8004214 <HAL_ADC_ConfigChannel+0x288>)
 8004194:	685b      	ldr	r3, [r3, #4]
 8004196:	4a1f      	ldr	r2, [pc, #124]	; (8004214 <HAL_ADC_ConfigChannel+0x288>)
 8004198:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800419c:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	4a1b      	ldr	r2, [pc, #108]	; (8004210 <HAL_ADC_ConfigChannel+0x284>)
 80041a4:	4293      	cmp	r3, r2
 80041a6:	d125      	bne.n	80041f4 <HAL_ADC_ConfigChannel+0x268>
 80041a8:	683b      	ldr	r3, [r7, #0]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	4a17      	ldr	r2, [pc, #92]	; (800420c <HAL_ADC_ConfigChannel+0x280>)
 80041ae:	4293      	cmp	r3, r2
 80041b0:	d003      	beq.n	80041ba <HAL_ADC_ConfigChannel+0x22e>
 80041b2:	683b      	ldr	r3, [r7, #0]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	2b11      	cmp	r3, #17
 80041b8:	d11c      	bne.n	80041f4 <HAL_ADC_ConfigChannel+0x268>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 80041ba:	4b16      	ldr	r3, [pc, #88]	; (8004214 <HAL_ADC_ConfigChannel+0x288>)
 80041bc:	685b      	ldr	r3, [r3, #4]
 80041be:	4a15      	ldr	r2, [pc, #84]	; (8004214 <HAL_ADC_ConfigChannel+0x288>)
 80041c0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80041c4:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80041c6:	683b      	ldr	r3, [r7, #0]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	4a10      	ldr	r2, [pc, #64]	; (800420c <HAL_ADC_ConfigChannel+0x280>)
 80041cc:	4293      	cmp	r3, r2
 80041ce:	d111      	bne.n	80041f4 <HAL_ADC_ConfigChannel+0x268>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 80041d0:	4b11      	ldr	r3, [pc, #68]	; (8004218 <HAL_ADC_ConfigChannel+0x28c>)
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	4a11      	ldr	r2, [pc, #68]	; (800421c <HAL_ADC_ConfigChannel+0x290>)
 80041d6:	fba2 2303 	umull	r2, r3, r2, r3
 80041da:	0c9a      	lsrs	r2, r3, #18
 80041dc:	4613      	mov	r3, r2
 80041de:	009b      	lsls	r3, r3, #2
 80041e0:	4413      	add	r3, r2
 80041e2:	005b      	lsls	r3, r3, #1
 80041e4:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80041e6:	e002      	b.n	80041ee <HAL_ADC_ConfigChannel+0x262>
      {
        counter--;
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	3b01      	subs	r3, #1
 80041ec:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d1f9      	bne.n	80041e8 <HAL_ADC_ConfigChannel+0x25c>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	2200      	movs	r2, #0
 80041f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80041fc:	2300      	movs	r3, #0
}
 80041fe:	4618      	mov	r0, r3
 8004200:	3714      	adds	r7, #20
 8004202:	46bd      	mov	sp, r7
 8004204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004208:	4770      	bx	lr
 800420a:	bf00      	nop
 800420c:	10000012 	.word	0x10000012
 8004210:	40012000 	.word	0x40012000
 8004214:	40012300 	.word	0x40012300
 8004218:	20000000 	.word	0x20000000
 800421c:	431bde83 	.word	0x431bde83

08004220 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004220:	b480      	push	{r7}
 8004222:	b083      	sub	sp, #12
 8004224:	af00      	add	r7, sp, #0
 8004226:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8004228:	4b78      	ldr	r3, [pc, #480]	; (800440c <ADC_Init+0x1ec>)
 800422a:	685b      	ldr	r3, [r3, #4]
 800422c:	4a77      	ldr	r2, [pc, #476]	; (800440c <ADC_Init+0x1ec>)
 800422e:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8004232:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8004234:	4b75      	ldr	r3, [pc, #468]	; (800440c <ADC_Init+0x1ec>)
 8004236:	685a      	ldr	r2, [r3, #4]
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	685b      	ldr	r3, [r3, #4]
 800423c:	4973      	ldr	r1, [pc, #460]	; (800440c <ADC_Init+0x1ec>)
 800423e:	4313      	orrs	r3, r2
 8004240:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	685a      	ldr	r2, [r3, #4]
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004250:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	6859      	ldr	r1, [r3, #4]
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	691b      	ldr	r3, [r3, #16]
 800425c:	021a      	lsls	r2, r3, #8
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	430a      	orrs	r2, r1
 8004264:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	685a      	ldr	r2, [r3, #4]
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8004274:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	6859      	ldr	r1, [r3, #4]
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	689a      	ldr	r2, [r3, #8]
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	430a      	orrs	r2, r1
 8004286:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	689a      	ldr	r2, [r3, #8]
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004296:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	6899      	ldr	r1, [r3, #8]
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	68da      	ldr	r2, [r3, #12]
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	430a      	orrs	r2, r1
 80042a8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042ae:	4a58      	ldr	r2, [pc, #352]	; (8004410 <ADC_Init+0x1f0>)
 80042b0:	4293      	cmp	r3, r2
 80042b2:	d022      	beq.n	80042fa <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	689a      	ldr	r2, [r3, #8]
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80042c2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	6899      	ldr	r1, [r3, #8]
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	430a      	orrs	r2, r1
 80042d4:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	689a      	ldr	r2, [r3, #8]
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80042e4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	6899      	ldr	r1, [r3, #8]
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	430a      	orrs	r2, r1
 80042f6:	609a      	str	r2, [r3, #8]
 80042f8:	e00f      	b.n	800431a <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	689a      	ldr	r2, [r3, #8]
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004308:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	689a      	ldr	r2, [r3, #8]
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004318:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	689a      	ldr	r2, [r3, #8]
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	f022 0202 	bic.w	r2, r2, #2
 8004328:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	6899      	ldr	r1, [r3, #8]
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	699b      	ldr	r3, [r3, #24]
 8004334:	005a      	lsls	r2, r3, #1
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	430a      	orrs	r2, r1
 800433c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004344:	2b00      	cmp	r3, #0
 8004346:	d01b      	beq.n	8004380 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	685a      	ldr	r2, [r3, #4]
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004356:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	685a      	ldr	r2, [r3, #4]
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8004366:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	6859      	ldr	r1, [r3, #4]
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004372:	3b01      	subs	r3, #1
 8004374:	035a      	lsls	r2, r3, #13
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	430a      	orrs	r2, r1
 800437c:	605a      	str	r2, [r3, #4]
 800437e:	e007      	b.n	8004390 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	685a      	ldr	r2, [r3, #4]
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800438e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800439e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	69db      	ldr	r3, [r3, #28]
 80043aa:	3b01      	subs	r3, #1
 80043ac:	051a      	lsls	r2, r3, #20
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	430a      	orrs	r2, r1
 80043b4:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	689a      	ldr	r2, [r3, #8]
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80043c4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	6899      	ldr	r1, [r3, #8]
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80043d2:	025a      	lsls	r2, r3, #9
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	430a      	orrs	r2, r1
 80043da:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	689a      	ldr	r2, [r3, #8]
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80043ea:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	6899      	ldr	r1, [r3, #8]
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	695b      	ldr	r3, [r3, #20]
 80043f6:	029a      	lsls	r2, r3, #10
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	430a      	orrs	r2, r1
 80043fe:	609a      	str	r2, [r3, #8]
}
 8004400:	bf00      	nop
 8004402:	370c      	adds	r7, #12
 8004404:	46bd      	mov	sp, r7
 8004406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800440a:	4770      	bx	lr
 800440c:	40012300 	.word	0x40012300
 8004410:	0f000001 	.word	0x0f000001

08004414 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004414:	b480      	push	{r7}
 8004416:	b085      	sub	sp, #20
 8004418:	af00      	add	r7, sp, #0
 800441a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	f003 0307 	and.w	r3, r3, #7
 8004422:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004424:	4b0b      	ldr	r3, [pc, #44]	; (8004454 <__NVIC_SetPriorityGrouping+0x40>)
 8004426:	68db      	ldr	r3, [r3, #12]
 8004428:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800442a:	68ba      	ldr	r2, [r7, #8]
 800442c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004430:	4013      	ands	r3, r2
 8004432:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004438:	68bb      	ldr	r3, [r7, #8]
 800443a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800443c:	4b06      	ldr	r3, [pc, #24]	; (8004458 <__NVIC_SetPriorityGrouping+0x44>)
 800443e:	4313      	orrs	r3, r2
 8004440:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004442:	4a04      	ldr	r2, [pc, #16]	; (8004454 <__NVIC_SetPriorityGrouping+0x40>)
 8004444:	68bb      	ldr	r3, [r7, #8]
 8004446:	60d3      	str	r3, [r2, #12]
}
 8004448:	bf00      	nop
 800444a:	3714      	adds	r7, #20
 800444c:	46bd      	mov	sp, r7
 800444e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004452:	4770      	bx	lr
 8004454:	e000ed00 	.word	0xe000ed00
 8004458:	05fa0000 	.word	0x05fa0000

0800445c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800445c:	b480      	push	{r7}
 800445e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004460:	4b04      	ldr	r3, [pc, #16]	; (8004474 <__NVIC_GetPriorityGrouping+0x18>)
 8004462:	68db      	ldr	r3, [r3, #12]
 8004464:	0a1b      	lsrs	r3, r3, #8
 8004466:	f003 0307 	and.w	r3, r3, #7
}
 800446a:	4618      	mov	r0, r3
 800446c:	46bd      	mov	sp, r7
 800446e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004472:	4770      	bx	lr
 8004474:	e000ed00 	.word	0xe000ed00

08004478 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004478:	b480      	push	{r7}
 800447a:	b083      	sub	sp, #12
 800447c:	af00      	add	r7, sp, #0
 800447e:	4603      	mov	r3, r0
 8004480:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004482:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004486:	2b00      	cmp	r3, #0
 8004488:	db0b      	blt.n	80044a2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800448a:	79fb      	ldrb	r3, [r7, #7]
 800448c:	f003 021f 	and.w	r2, r3, #31
 8004490:	4907      	ldr	r1, [pc, #28]	; (80044b0 <__NVIC_EnableIRQ+0x38>)
 8004492:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004496:	095b      	lsrs	r3, r3, #5
 8004498:	2001      	movs	r0, #1
 800449a:	fa00 f202 	lsl.w	r2, r0, r2
 800449e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80044a2:	bf00      	nop
 80044a4:	370c      	adds	r7, #12
 80044a6:	46bd      	mov	sp, r7
 80044a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ac:	4770      	bx	lr
 80044ae:	bf00      	nop
 80044b0:	e000e100 	.word	0xe000e100

080044b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80044b4:	b480      	push	{r7}
 80044b6:	b083      	sub	sp, #12
 80044b8:	af00      	add	r7, sp, #0
 80044ba:	4603      	mov	r3, r0
 80044bc:	6039      	str	r1, [r7, #0]
 80044be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80044c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	db0a      	blt.n	80044de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80044c8:	683b      	ldr	r3, [r7, #0]
 80044ca:	b2da      	uxtb	r2, r3
 80044cc:	490c      	ldr	r1, [pc, #48]	; (8004500 <__NVIC_SetPriority+0x4c>)
 80044ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80044d2:	0112      	lsls	r2, r2, #4
 80044d4:	b2d2      	uxtb	r2, r2
 80044d6:	440b      	add	r3, r1
 80044d8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80044dc:	e00a      	b.n	80044f4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80044de:	683b      	ldr	r3, [r7, #0]
 80044e0:	b2da      	uxtb	r2, r3
 80044e2:	4908      	ldr	r1, [pc, #32]	; (8004504 <__NVIC_SetPriority+0x50>)
 80044e4:	79fb      	ldrb	r3, [r7, #7]
 80044e6:	f003 030f 	and.w	r3, r3, #15
 80044ea:	3b04      	subs	r3, #4
 80044ec:	0112      	lsls	r2, r2, #4
 80044ee:	b2d2      	uxtb	r2, r2
 80044f0:	440b      	add	r3, r1
 80044f2:	761a      	strb	r2, [r3, #24]
}
 80044f4:	bf00      	nop
 80044f6:	370c      	adds	r7, #12
 80044f8:	46bd      	mov	sp, r7
 80044fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044fe:	4770      	bx	lr
 8004500:	e000e100 	.word	0xe000e100
 8004504:	e000ed00 	.word	0xe000ed00

08004508 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004508:	b480      	push	{r7}
 800450a:	b089      	sub	sp, #36	; 0x24
 800450c:	af00      	add	r7, sp, #0
 800450e:	60f8      	str	r0, [r7, #12]
 8004510:	60b9      	str	r1, [r7, #8]
 8004512:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	f003 0307 	and.w	r3, r3, #7
 800451a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800451c:	69fb      	ldr	r3, [r7, #28]
 800451e:	f1c3 0307 	rsb	r3, r3, #7
 8004522:	2b04      	cmp	r3, #4
 8004524:	bf28      	it	cs
 8004526:	2304      	movcs	r3, #4
 8004528:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800452a:	69fb      	ldr	r3, [r7, #28]
 800452c:	3304      	adds	r3, #4
 800452e:	2b06      	cmp	r3, #6
 8004530:	d902      	bls.n	8004538 <NVIC_EncodePriority+0x30>
 8004532:	69fb      	ldr	r3, [r7, #28]
 8004534:	3b03      	subs	r3, #3
 8004536:	e000      	b.n	800453a <NVIC_EncodePriority+0x32>
 8004538:	2300      	movs	r3, #0
 800453a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800453c:	f04f 32ff 	mov.w	r2, #4294967295
 8004540:	69bb      	ldr	r3, [r7, #24]
 8004542:	fa02 f303 	lsl.w	r3, r2, r3
 8004546:	43da      	mvns	r2, r3
 8004548:	68bb      	ldr	r3, [r7, #8]
 800454a:	401a      	ands	r2, r3
 800454c:	697b      	ldr	r3, [r7, #20]
 800454e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004550:	f04f 31ff 	mov.w	r1, #4294967295
 8004554:	697b      	ldr	r3, [r7, #20]
 8004556:	fa01 f303 	lsl.w	r3, r1, r3
 800455a:	43d9      	mvns	r1, r3
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004560:	4313      	orrs	r3, r2
         );
}
 8004562:	4618      	mov	r0, r3
 8004564:	3724      	adds	r7, #36	; 0x24
 8004566:	46bd      	mov	sp, r7
 8004568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800456c:	4770      	bx	lr

0800456e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800456e:	b580      	push	{r7, lr}
 8004570:	b082      	sub	sp, #8
 8004572:	af00      	add	r7, sp, #0
 8004574:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004576:	6878      	ldr	r0, [r7, #4]
 8004578:	f7ff ff4c 	bl	8004414 <__NVIC_SetPriorityGrouping>
}
 800457c:	bf00      	nop
 800457e:	3708      	adds	r7, #8
 8004580:	46bd      	mov	sp, r7
 8004582:	bd80      	pop	{r7, pc}

08004584 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004584:	b580      	push	{r7, lr}
 8004586:	b086      	sub	sp, #24
 8004588:	af00      	add	r7, sp, #0
 800458a:	4603      	mov	r3, r0
 800458c:	60b9      	str	r1, [r7, #8]
 800458e:	607a      	str	r2, [r7, #4]
 8004590:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8004592:	2300      	movs	r3, #0
 8004594:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004596:	f7ff ff61 	bl	800445c <__NVIC_GetPriorityGrouping>
 800459a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800459c:	687a      	ldr	r2, [r7, #4]
 800459e:	68b9      	ldr	r1, [r7, #8]
 80045a0:	6978      	ldr	r0, [r7, #20]
 80045a2:	f7ff ffb1 	bl	8004508 <NVIC_EncodePriority>
 80045a6:	4602      	mov	r2, r0
 80045a8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80045ac:	4611      	mov	r1, r2
 80045ae:	4618      	mov	r0, r3
 80045b0:	f7ff ff80 	bl	80044b4 <__NVIC_SetPriority>
}
 80045b4:	bf00      	nop
 80045b6:	3718      	adds	r7, #24
 80045b8:	46bd      	mov	sp, r7
 80045ba:	bd80      	pop	{r7, pc}

080045bc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80045bc:	b580      	push	{r7, lr}
 80045be:	b082      	sub	sp, #8
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	4603      	mov	r3, r0
 80045c4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80045c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80045ca:	4618      	mov	r0, r3
 80045cc:	f7ff ff54 	bl	8004478 <__NVIC_EnableIRQ>
}
 80045d0:	bf00      	nop
 80045d2:	3708      	adds	r7, #8
 80045d4:	46bd      	mov	sp, r7
 80045d6:	bd80      	pop	{r7, pc}

080045d8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80045d8:	b480      	push	{r7}
 80045da:	b083      	sub	sp, #12
 80045dc:	af00      	add	r7, sp, #0
 80045de:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80045e6:	b2db      	uxtb	r3, r3
 80045e8:	2b02      	cmp	r3, #2
 80045ea:	d004      	beq.n	80045f6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	2280      	movs	r2, #128	; 0x80
 80045f0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80045f2:	2301      	movs	r3, #1
 80045f4:	e00c      	b.n	8004610 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	2205      	movs	r2, #5
 80045fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	681a      	ldr	r2, [r3, #0]
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	f022 0201 	bic.w	r2, r2, #1
 800460c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800460e:	2300      	movs	r3, #0
}
 8004610:	4618      	mov	r0, r3
 8004612:	370c      	adds	r7, #12
 8004614:	46bd      	mov	sp, r7
 8004616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800461a:	4770      	bx	lr

0800461c <HAL_ETH_Init>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 800461c:	b580      	push	{r7, lr}
 800461e:	b088      	sub	sp, #32
 8004620:	af00      	add	r7, sp, #0
 8004622:	6078      	str	r0, [r7, #4]
  uint32_t tempreg = 0, phyreg = 0;
 8004624:	2300      	movs	r3, #0
 8004626:	61fb      	str	r3, [r7, #28]
 8004628:	2300      	movs	r3, #0
 800462a:	60fb      	str	r3, [r7, #12]
  uint32_t hclk = 60000000;
 800462c:	4ba9      	ldr	r3, [pc, #676]	; (80048d4 <HAL_ETH_Init+0x2b8>)
 800462e:	61bb      	str	r3, [r7, #24]
  uint32_t tickstart = 0;
 8004630:	2300      	movs	r3, #0
 8004632:	617b      	str	r3, [r7, #20]
  uint32_t err = ETH_SUCCESS;
 8004634:	2300      	movs	r3, #0
 8004636:	613b      	str	r3, [r7, #16]
  
  /* Check the ETH peripheral state */
  if(heth == NULL)
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	2b00      	cmp	r3, #0
 800463c:	d101      	bne.n	8004642 <HAL_ETH_Init+0x26>
  {
    return HAL_ERROR;
 800463e:	2301      	movs	r3, #1
 8004640:	e183      	b.n	800494a <HAL_ETH_Init+0x32e>
  assert_param(IS_ETH_AUTONEGOTIATION(heth->Init.AutoNegotiation));
  assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
  assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
  assert_param(IS_ETH_MEDIA_INTERFACE(heth->Init.MediaInterface));  
  
  if(heth->State == HAL_ETH_STATE_RESET)
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004648:	b2db      	uxtb	r3, r3
 800464a:	2b00      	cmp	r3, #0
 800464c:	d106      	bne.n	800465c <HAL_ETH_Init+0x40>
  {
    /* Allocate lock resource and initialize it */
    heth->Lock = HAL_UNLOCKED;
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	2200      	movs	r2, #0
 8004652:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    heth->MspInitCallback(heth);

#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8004656:	6878      	ldr	r0, [r7, #4]
 8004658:	f004 fd4a 	bl	80090f0 <HAL_ETH_MspInit>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
  
  /* Enable SYSCFG Clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800465c:	4b9e      	ldr	r3, [pc, #632]	; (80048d8 <HAL_ETH_Init+0x2bc>)
 800465e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004660:	4a9d      	ldr	r2, [pc, #628]	; (80048d8 <HAL_ETH_Init+0x2bc>)
 8004662:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004666:	6453      	str	r3, [r2, #68]	; 0x44
 8004668:	4b9b      	ldr	r3, [pc, #620]	; (80048d8 <HAL_ETH_Init+0x2bc>)
 800466a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800466c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004670:	60bb      	str	r3, [r7, #8]
 8004672:	68bb      	ldr	r3, [r7, #8]
  
  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8004674:	4b99      	ldr	r3, [pc, #612]	; (80048dc <HAL_ETH_Init+0x2c0>)
 8004676:	685b      	ldr	r3, [r3, #4]
 8004678:	4a98      	ldr	r2, [pc, #608]	; (80048dc <HAL_ETH_Init+0x2c0>)
 800467a:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800467e:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8004680:	4b96      	ldr	r3, [pc, #600]	; (80048dc <HAL_ETH_Init+0x2c0>)
 8004682:	685a      	ldr	r2, [r3, #4]
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	6a1b      	ldr	r3, [r3, #32]
 8004688:	4994      	ldr	r1, [pc, #592]	; (80048dc <HAL_ETH_Init+0x2c0>)
 800468a:	4313      	orrs	r3, r2
 800468c:	604b      	str	r3, [r1, #4]
  
  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004696:	681a      	ldr	r2, [r3, #0]
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	f042 0201 	orr.w	r2, r2, #1
 80046a0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80046a4:	601a      	str	r2, [r3, #0]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 80046a6:	f7ff faad 	bl	8003c04 <HAL_GetTick>
 80046aa:	6178      	str	r0, [r7, #20]
  
  /* Wait for software reset */
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 80046ac:	e011      	b.n	80046d2 <HAL_ETH_Init+0xb6>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_SWRESET)
 80046ae:	f7ff faa9 	bl	8003c04 <HAL_GetTick>
 80046b2:	4602      	mov	r2, r0
 80046b4:	697b      	ldr	r3, [r7, #20]
 80046b6:	1ad3      	subs	r3, r2, r3
 80046b8:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80046bc:	d909      	bls.n	80046d2 <HAL_ETH_Init+0xb6>
    {     
      heth->State= HAL_ETH_STATE_TIMEOUT;
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	2203      	movs	r2, #3
 80046c2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	2200      	movs	r2, #0
 80046ca:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      /* Note: The SWR is not performed if the ETH_RX_CLK or the ETH_TX_CLK are  
         not available, please check your external PHY or the IO configuration */
               
      return HAL_TIMEOUT;
 80046ce:	2303      	movs	r3, #3
 80046d0:	e13b      	b.n	800494a <HAL_ETH_Init+0x32e>
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	f003 0301 	and.w	r3, r3, #1
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d1e4      	bne.n	80046ae <HAL_ETH_Init+0x92>
    }
  }
  
  /*-------------------------------- MAC Initialization ----------------------*/
  /* Get the ETHERNET MACMIIAR value */
  tempreg = (heth->Instance)->MACMIIAR;
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	691b      	ldr	r3, [r3, #16]
 80046ea:	61fb      	str	r3, [r7, #28]
  /* Clear CSR Clock Range CR[2:0] bits */
  tempreg &= ETH_MACMIIAR_CR_MASK;
 80046ec:	69fb      	ldr	r3, [r7, #28]
 80046ee:	f023 031c 	bic.w	r3, r3, #28
 80046f2:	61fb      	str	r3, [r7, #28]
  
  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 80046f4:	f002 fb56 	bl	8006da4 <HAL_RCC_GetHCLKFreq>
 80046f8:	61b8      	str	r0, [r7, #24]
  
  /* Set CR bits depending on hclk value */
  if((hclk >= 20000000)&&(hclk < 35000000))
 80046fa:	69bb      	ldr	r3, [r7, #24]
 80046fc:	4a78      	ldr	r2, [pc, #480]	; (80048e0 <HAL_ETH_Init+0x2c4>)
 80046fe:	4293      	cmp	r3, r2
 8004700:	d908      	bls.n	8004714 <HAL_ETH_Init+0xf8>
 8004702:	69bb      	ldr	r3, [r7, #24]
 8004704:	4a77      	ldr	r2, [pc, #476]	; (80048e4 <HAL_ETH_Init+0x2c8>)
 8004706:	4293      	cmp	r3, r2
 8004708:	d804      	bhi.n	8004714 <HAL_ETH_Init+0xf8>
  {
    /* CSR Clock Range between 20-35 MHz */
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 800470a:	69fb      	ldr	r3, [r7, #28]
 800470c:	f043 0308 	orr.w	r3, r3, #8
 8004710:	61fb      	str	r3, [r7, #28]
 8004712:	e027      	b.n	8004764 <HAL_ETH_Init+0x148>
  }
  else if((hclk >= 35000000)&&(hclk < 60000000))
 8004714:	69bb      	ldr	r3, [r7, #24]
 8004716:	4a73      	ldr	r2, [pc, #460]	; (80048e4 <HAL_ETH_Init+0x2c8>)
 8004718:	4293      	cmp	r3, r2
 800471a:	d908      	bls.n	800472e <HAL_ETH_Init+0x112>
 800471c:	69bb      	ldr	r3, [r7, #24]
 800471e:	4a72      	ldr	r2, [pc, #456]	; (80048e8 <HAL_ETH_Init+0x2cc>)
 8004720:	4293      	cmp	r3, r2
 8004722:	d804      	bhi.n	800472e <HAL_ETH_Init+0x112>
  {
    /* CSR Clock Range between 35-60 MHz */ 
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 8004724:	69fb      	ldr	r3, [r7, #28]
 8004726:	f043 030c 	orr.w	r3, r3, #12
 800472a:	61fb      	str	r3, [r7, #28]
 800472c:	e01a      	b.n	8004764 <HAL_ETH_Init+0x148>
  }  
  else if((hclk >= 60000000)&&(hclk < 100000000))
 800472e:	69bb      	ldr	r3, [r7, #24]
 8004730:	4a6d      	ldr	r2, [pc, #436]	; (80048e8 <HAL_ETH_Init+0x2cc>)
 8004732:	4293      	cmp	r3, r2
 8004734:	d903      	bls.n	800473e <HAL_ETH_Init+0x122>
 8004736:	69bb      	ldr	r3, [r7, #24]
 8004738:	4a6c      	ldr	r2, [pc, #432]	; (80048ec <HAL_ETH_Init+0x2d0>)
 800473a:	4293      	cmp	r3, r2
 800473c:	d911      	bls.n	8004762 <HAL_ETH_Init+0x146>
  {
    /* CSR Clock Range between 60-100 MHz */ 
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }  
  else if((hclk >= 100000000)&&(hclk < 150000000))
 800473e:	69bb      	ldr	r3, [r7, #24]
 8004740:	4a6a      	ldr	r2, [pc, #424]	; (80048ec <HAL_ETH_Init+0x2d0>)
 8004742:	4293      	cmp	r3, r2
 8004744:	d908      	bls.n	8004758 <HAL_ETH_Init+0x13c>
 8004746:	69bb      	ldr	r3, [r7, #24]
 8004748:	4a69      	ldr	r2, [pc, #420]	; (80048f0 <HAL_ETH_Init+0x2d4>)
 800474a:	4293      	cmp	r3, r2
 800474c:	d804      	bhi.n	8004758 <HAL_ETH_Init+0x13c>
  {
    /* CSR Clock Range between 100-150 MHz */ 
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 800474e:	69fb      	ldr	r3, [r7, #28]
 8004750:	f043 0304 	orr.w	r3, r3, #4
 8004754:	61fb      	str	r3, [r7, #28]
 8004756:	e005      	b.n	8004764 <HAL_ETH_Init+0x148>
  }
  else /* ((hclk >= 150000000)&&(hclk <= 216000000)) */
  {
    /* CSR Clock Range between 150-216 MHz */ 
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div102;    
 8004758:	69fb      	ldr	r3, [r7, #28]
 800475a:	f043 0310 	orr.w	r3, r3, #16
 800475e:	61fb      	str	r3, [r7, #28]
 8004760:	e000      	b.n	8004764 <HAL_ETH_Init+0x148>
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
 8004762:	bf00      	nop
  }
  
  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tempreg;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	69fa      	ldr	r2, [r7, #28]
 800476a:	611a      	str	r2, [r3, #16]
  
  /*-------------------- PHY initialization and configuration ----------------*/
  /* Put the PHY in reset mode */
  if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 800476c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8004770:	2100      	movs	r1, #0
 8004772:	6878      	ldr	r0, [r7, #4]
 8004774:	f000 fc19 	bl	8004faa <HAL_ETH_WritePHYRegister>
 8004778:	4603      	mov	r3, r0
 800477a:	2b00      	cmp	r3, #0
 800477c:	d00b      	beq.n	8004796 <HAL_ETH_Init+0x17a>
  {
    /* In case of write timeout */
    err = ETH_ERROR;
 800477e:	2301      	movs	r3, #1
 8004780:	613b      	str	r3, [r7, #16]
    
    /* Config MAC and DMA */
    ETH_MACDMAConfig(heth, err);
 8004782:	6939      	ldr	r1, [r7, #16]
 8004784:	6878      	ldr	r0, [r7, #4]
 8004786:	f000 fca5 	bl	80050d4 <ETH_MACDMAConfig>
    
    /* Set the ETH peripheral state to READY */
    heth->State = HAL_ETH_STATE_READY;
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	2201      	movs	r2, #1
 800478e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Return HAL_ERROR */
    return HAL_ERROR;
 8004792:	2301      	movs	r3, #1
 8004794:	e0d9      	b.n	800494a <HAL_ETH_Init+0x32e>
  }
  
  /* Delay to assure PHY reset */
  HAL_Delay(PHY_RESET_DELAY);
 8004796:	20ff      	movs	r0, #255	; 0xff
 8004798:	f7ff fa40 	bl	8003c1c <HAL_Delay>
  
  if((heth->Init).AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	685b      	ldr	r3, [r3, #4]
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	f000 80a7 	beq.w	80048f4 <HAL_ETH_Init+0x2d8>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 80047a6:	f7ff fa2d 	bl	8003c04 <HAL_GetTick>
 80047aa:	6178      	str	r0, [r7, #20]
    
    /* We wait for linked status */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 80047ac:	f107 030c 	add.w	r3, r7, #12
 80047b0:	461a      	mov	r2, r3
 80047b2:	2101      	movs	r1, #1
 80047b4:	6878      	ldr	r0, [r7, #4]
 80047b6:	f000 fb90 	bl	8004eda <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_LINKED_STATE)
 80047ba:	f7ff fa23 	bl	8003c04 <HAL_GetTick>
 80047be:	4602      	mov	r2, r0
 80047c0:	697b      	ldr	r3, [r7, #20]
 80047c2:	1ad3      	subs	r3, r2, r3
 80047c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80047c8:	4293      	cmp	r3, r2
 80047ca:	d90f      	bls.n	80047ec <HAL_ETH_Init+0x1d0>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 80047cc:	2301      	movs	r3, #1
 80047ce:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 80047d0:	6939      	ldr	r1, [r7, #16]
 80047d2:	6878      	ldr	r0, [r7, #4]
 80047d4:	f000 fc7e 	bl	80050d4 <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	2201      	movs	r2, #1
 80047dc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	2200      	movs	r2, #0
 80047e4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 80047e8:	2303      	movs	r3, #3
 80047ea:	e0ae      	b.n	800494a <HAL_ETH_Init+0x32e>
      }
    } while (((phyreg & PHY_LINKED_STATUS) != PHY_LINKED_STATUS));
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	f003 0304 	and.w	r3, r3, #4
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d0da      	beq.n	80047ac <HAL_ETH_Init+0x190>

    
    /* Enable Auto-Negotiation */
    if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_AUTONEGOTIATION)) != HAL_OK)
 80047f6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80047fa:	2100      	movs	r1, #0
 80047fc:	6878      	ldr	r0, [r7, #4]
 80047fe:	f000 fbd4 	bl	8004faa <HAL_ETH_WritePHYRegister>
 8004802:	4603      	mov	r3, r0
 8004804:	2b00      	cmp	r3, #0
 8004806:	d00b      	beq.n	8004820 <HAL_ETH_Init+0x204>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8004808:	2301      	movs	r3, #1
 800480a:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 800480c:	6939      	ldr	r1, [r7, #16]
 800480e:	6878      	ldr	r0, [r7, #4]
 8004810:	f000 fc60 	bl	80050d4 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	2201      	movs	r2, #1
 8004818:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 800481c:	2301      	movs	r3, #1
 800481e:	e094      	b.n	800494a <HAL_ETH_Init+0x32e>
    }
    
    /* Get tick */
    tickstart = HAL_GetTick();
 8004820:	f7ff f9f0 	bl	8003c04 <HAL_GetTick>
 8004824:	6178      	str	r0, [r7, #20]
    
    /* Wait until the auto-negotiation will be completed */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 8004826:	f107 030c 	add.w	r3, r7, #12
 800482a:	461a      	mov	r2, r3
 800482c:	2101      	movs	r1, #1
 800482e:	6878      	ldr	r0, [r7, #4]
 8004830:	f000 fb53 	bl	8004eda <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 8004834:	f7ff f9e6 	bl	8003c04 <HAL_GetTick>
 8004838:	4602      	mov	r2, r0
 800483a:	697b      	ldr	r3, [r7, #20]
 800483c:	1ad3      	subs	r3, r2, r3
 800483e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004842:	4293      	cmp	r3, r2
 8004844:	d90f      	bls.n	8004866 <HAL_ETH_Init+0x24a>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 8004846:	2301      	movs	r3, #1
 8004848:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 800484a:	6939      	ldr	r1, [r7, #16]
 800484c:	6878      	ldr	r0, [r7, #4]
 800484e:	f000 fc41 	bl	80050d4 <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	2201      	movs	r2, #1
 8004856:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	2200      	movs	r2, #0
 800485e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 8004862:	2303      	movs	r3, #3
 8004864:	e071      	b.n	800494a <HAL_ETH_Init+0x32e>
      }
      
    } while (((phyreg & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	f003 0320 	and.w	r3, r3, #32
 800486c:	2b00      	cmp	r3, #0
 800486e:	d0da      	beq.n	8004826 <HAL_ETH_Init+0x20a>
    
    /* Read the result of the auto-negotiation */
    if((HAL_ETH_ReadPHYRegister(heth, PHY_SR, &phyreg)) != HAL_OK)
 8004870:	f107 030c 	add.w	r3, r7, #12
 8004874:	461a      	mov	r2, r3
 8004876:	211f      	movs	r1, #31
 8004878:	6878      	ldr	r0, [r7, #4]
 800487a:	f000 fb2e 	bl	8004eda <HAL_ETH_ReadPHYRegister>
 800487e:	4603      	mov	r3, r0
 8004880:	2b00      	cmp	r3, #0
 8004882:	d00b      	beq.n	800489c <HAL_ETH_Init+0x280>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8004884:	2301      	movs	r3, #1
 8004886:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8004888:	6939      	ldr	r1, [r7, #16]
 800488a:	6878      	ldr	r0, [r7, #4]
 800488c:	f000 fc22 	bl	80050d4 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	2201      	movs	r2, #1
 8004894:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 8004898:	2301      	movs	r3, #1
 800489a:	e056      	b.n	800494a <HAL_ETH_Init+0x32e>
    }
    
    /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
    if((phyreg & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	f003 0310 	and.w	r3, r3, #16
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d004      	beq.n	80048b0 <HAL_ETH_Init+0x294>
    {
      /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;  
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80048ac:	60da      	str	r2, [r3, #12]
 80048ae:	e002      	b.n	80048b6 <HAL_ETH_Init+0x29a>
    }
    else
    {
      /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_HALFDUPLEX;           
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	2200      	movs	r2, #0
 80048b4:	60da      	str	r2, [r3, #12]
    }
    /* Configure the MAC with the speed fixed by the auto-negotiation process */
    if((phyreg & PHY_SPEED_STATUS) == PHY_SPEED_STATUS)
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	f003 0304 	and.w	r3, r3, #4
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d003      	beq.n	80048c8 <HAL_ETH_Init+0x2ac>
    {  
      /* Set Ethernet speed to 10M following the auto-negotiation */
      (heth->Init).Speed = ETH_SPEED_10M; 
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	2200      	movs	r2, #0
 80048c4:	609a      	str	r2, [r3, #8]
 80048c6:	e037      	b.n	8004938 <HAL_ETH_Init+0x31c>
    }
    else
    {   
      /* Set Ethernet speed to 100M following the auto-negotiation */ 
      (heth->Init).Speed = ETH_SPEED_100M;
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80048ce:	609a      	str	r2, [r3, #8]
 80048d0:	e032      	b.n	8004938 <HAL_ETH_Init+0x31c>
 80048d2:	bf00      	nop
 80048d4:	03938700 	.word	0x03938700
 80048d8:	40023800 	.word	0x40023800
 80048dc:	40013800 	.word	0x40013800
 80048e0:	01312cff 	.word	0x01312cff
 80048e4:	02160ebf 	.word	0x02160ebf
 80048e8:	039386ff 	.word	0x039386ff
 80048ec:	05f5e0ff 	.word	0x05f5e0ff
 80048f0:	08f0d17f 	.word	0x08f0d17f
    /* Check parameters */
    assert_param(IS_ETH_SPEED(heth->Init.Speed));
    assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));
    
    /* Set MAC Speed and Duplex Mode */
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	68db      	ldr	r3, [r3, #12]
 80048f8:	08db      	lsrs	r3, r3, #3
 80048fa:	b29a      	uxth	r2, r3
                                                (uint16_t)((heth->Init).Speed >> 1))) != HAL_OK)
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	689b      	ldr	r3, [r3, #8]
 8004900:	085b      	lsrs	r3, r3, #1
 8004902:	b29b      	uxth	r3, r3
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 8004904:	4313      	orrs	r3, r2
 8004906:	b29b      	uxth	r3, r3
 8004908:	461a      	mov	r2, r3
 800490a:	2100      	movs	r1, #0
 800490c:	6878      	ldr	r0, [r7, #4]
 800490e:	f000 fb4c 	bl	8004faa <HAL_ETH_WritePHYRegister>
 8004912:	4603      	mov	r3, r0
 8004914:	2b00      	cmp	r3, #0
 8004916:	d00b      	beq.n	8004930 <HAL_ETH_Init+0x314>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8004918:	2301      	movs	r3, #1
 800491a:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 800491c:	6939      	ldr	r1, [r7, #16]
 800491e:	6878      	ldr	r0, [r7, #4]
 8004920:	f000 fbd8 	bl	80050d4 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	2201      	movs	r2, #1
 8004928:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;
 800492c:	2301      	movs	r3, #1
 800492e:	e00c      	b.n	800494a <HAL_ETH_Init+0x32e>
    }  
    
    /* Delay to assure PHY configuration */
    HAL_Delay(PHY_CONFIG_DELAY);
 8004930:	f640 70ff 	movw	r0, #4095	; 0xfff
 8004934:	f7ff f972 	bl	8003c1c <HAL_Delay>
  }
  
  /* Config MAC and DMA */
  ETH_MACDMAConfig(heth, err);
 8004938:	6939      	ldr	r1, [r7, #16]
 800493a:	6878      	ldr	r0, [r7, #4]
 800493c:	f000 fbca 	bl	80050d4 <ETH_MACDMAConfig>
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	2201      	movs	r2, #1
 8004944:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 8004948:	2300      	movs	r3, #0
}
 800494a:	4618      	mov	r0, r3
 800494c:	3720      	adds	r7, #32
 800494e:	46bd      	mov	sp, r7
 8004950:	bd80      	pop	{r7, pc}
 8004952:	bf00      	nop

08004954 <HAL_ETH_DMATxDescListInit>:
  * @param  TxBuff Pointer to the first TxBuffer list
  * @param  TxBuffCount Number of the used Tx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMATxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMATxDescTab, uint8_t *TxBuff, uint32_t TxBuffCount)
{
 8004954:	b480      	push	{r7}
 8004956:	b087      	sub	sp, #28
 8004958:	af00      	add	r7, sp, #0
 800495a:	60f8      	str	r0, [r7, #12]
 800495c:	60b9      	str	r1, [r7, #8]
 800495e:	607a      	str	r2, [r7, #4]
 8004960:	603b      	str	r3, [r7, #0]
  uint32_t i = 0;
 8004962:	2300      	movs	r3, #0
 8004964:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *dmatxdesc;
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800496c:	2b01      	cmp	r3, #1
 800496e:	d101      	bne.n	8004974 <HAL_ETH_DMATxDescListInit+0x20>
 8004970:	2302      	movs	r3, #2
 8004972:	e052      	b.n	8004a1a <HAL_ETH_DMATxDescListInit+0xc6>
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	2201      	movs	r2, #1
 8004978:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	2202      	movs	r2, #2
 8004980:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Set the DMATxDescToSet pointer with the first one of the DMATxDescTab list */
  heth->TxDesc = DMATxDescTab;
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	68ba      	ldr	r2, [r7, #8]
 8004988:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Fill each DMATxDesc descriptor with the right values */   
  for(i=0; i < TxBuffCount; i++)
 800498a:	2300      	movs	r3, #0
 800498c:	617b      	str	r3, [r7, #20]
 800498e:	e030      	b.n	80049f2 <HAL_ETH_DMATxDescListInit+0x9e>
  {
    /* Get the pointer on the ith member of the Tx Desc list */
    dmatxdesc = DMATxDescTab + i;
 8004990:	697b      	ldr	r3, [r7, #20]
 8004992:	015b      	lsls	r3, r3, #5
 8004994:	68ba      	ldr	r2, [r7, #8]
 8004996:	4413      	add	r3, r2
 8004998:	613b      	str	r3, [r7, #16]
    
    /* Set Second Address Chained bit */
    dmatxdesc->Status = ETH_DMATXDESC_TCH;  
 800499a:	693b      	ldr	r3, [r7, #16]
 800499c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80049a0:	601a      	str	r2, [r3, #0]
    
    /* Set Buffer1 address pointer */
    dmatxdesc->Buffer1Addr = (uint32_t)(&TxBuff[i*ETH_TX_BUF_SIZE]);
 80049a2:	697b      	ldr	r3, [r7, #20]
 80049a4:	f240 52f4 	movw	r2, #1524	; 0x5f4
 80049a8:	fb02 f303 	mul.w	r3, r2, r3
 80049ac:	687a      	ldr	r2, [r7, #4]
 80049ae:	4413      	add	r3, r2
 80049b0:	461a      	mov	r2, r3
 80049b2:	693b      	ldr	r3, [r7, #16]
 80049b4:	609a      	str	r2, [r3, #8]
    
    if ((heth->Init).ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	69db      	ldr	r3, [r3, #28]
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d105      	bne.n	80049ca <HAL_ETH_DMATxDescListInit+0x76>
    {
      /* Set the DMA Tx descriptors checksum insertion */
      dmatxdesc->Status |= ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL;
 80049be:	693b      	ldr	r3, [r7, #16]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 80049c6:	693b      	ldr	r3, [r7, #16]
 80049c8:	601a      	str	r2, [r3, #0]
    }
    
    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if(i < (TxBuffCount-1))
 80049ca:	683b      	ldr	r3, [r7, #0]
 80049cc:	3b01      	subs	r3, #1
 80049ce:	697a      	ldr	r2, [r7, #20]
 80049d0:	429a      	cmp	r2, r3
 80049d2:	d208      	bcs.n	80049e6 <HAL_ETH_DMATxDescListInit+0x92>
    {
      /* Set next descriptor address register with next descriptor base address */
      dmatxdesc->Buffer2NextDescAddr = (uint32_t)(DMATxDescTab+i+1);
 80049d4:	697b      	ldr	r3, [r7, #20]
 80049d6:	3301      	adds	r3, #1
 80049d8:	015b      	lsls	r3, r3, #5
 80049da:	68ba      	ldr	r2, [r7, #8]
 80049dc:	4413      	add	r3, r2
 80049de:	461a      	mov	r2, r3
 80049e0:	693b      	ldr	r3, [r7, #16]
 80049e2:	60da      	str	r2, [r3, #12]
 80049e4:	e002      	b.n	80049ec <HAL_ETH_DMATxDescListInit+0x98>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */ 
      dmatxdesc->Buffer2NextDescAddr = (uint32_t) DMATxDescTab;  
 80049e6:	68ba      	ldr	r2, [r7, #8]
 80049e8:	693b      	ldr	r3, [r7, #16]
 80049ea:	60da      	str	r2, [r3, #12]
  for(i=0; i < TxBuffCount; i++)
 80049ec:	697b      	ldr	r3, [r7, #20]
 80049ee:	3301      	adds	r3, #1
 80049f0:	617b      	str	r3, [r7, #20]
 80049f2:	697a      	ldr	r2, [r7, #20]
 80049f4:	683b      	ldr	r3, [r7, #0]
 80049f6:	429a      	cmp	r2, r3
 80049f8:	d3ca      	bcc.n	8004990 <HAL_ETH_DMATxDescListInit+0x3c>
    }
  }
  
  /* Set Transmit Descriptor List Address Register */
  (heth->Instance)->DMATDLAR = (uint32_t) DMATxDescTab;
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	6819      	ldr	r1, [r3, #0]
 80049fe:	68ba      	ldr	r2, [r7, #8]
 8004a00:	f241 0310 	movw	r3, #4112	; 0x1010
 8004a04:	440b      	add	r3, r1
 8004a06:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	2201      	movs	r2, #1
 8004a0c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	2200      	movs	r2, #0
 8004a14:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8004a18:	2300      	movs	r3, #0
}
 8004a1a:	4618      	mov	r0, r3
 8004a1c:	371c      	adds	r7, #28
 8004a1e:	46bd      	mov	sp, r7
 8004a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a24:	4770      	bx	lr

08004a26 <HAL_ETH_DMARxDescListInit>:
  * @param  RxBuff Pointer to the first RxBuffer list
  * @param  RxBuffCount Number of the used Rx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMARxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMARxDescTab, uint8_t *RxBuff, uint32_t RxBuffCount)
{
 8004a26:	b480      	push	{r7}
 8004a28:	b087      	sub	sp, #28
 8004a2a:	af00      	add	r7, sp, #0
 8004a2c:	60f8      	str	r0, [r7, #12]
 8004a2e:	60b9      	str	r1, [r7, #8]
 8004a30:	607a      	str	r2, [r7, #4]
 8004a32:	603b      	str	r3, [r7, #0]
  uint32_t i = 0;
 8004a34:	2300      	movs	r3, #0
 8004a36:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *DMARxDesc;
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004a3e:	2b01      	cmp	r3, #1
 8004a40:	d101      	bne.n	8004a46 <HAL_ETH_DMARxDescListInit+0x20>
 8004a42:	2302      	movs	r3, #2
 8004a44:	e056      	b.n	8004af4 <HAL_ETH_DMARxDescListInit+0xce>
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	2201      	movs	r2, #1
 8004a4a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	2202      	movs	r2, #2
 8004a52:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Set the Ethernet RxDesc pointer with the first one of the DMARxDescTab list */
  heth->RxDesc = DMARxDescTab; 
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	68ba      	ldr	r2, [r7, #8]
 8004a5a:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Fill each DMARxDesc descriptor with the right values */
  for(i=0; i < RxBuffCount; i++)
 8004a5c:	2300      	movs	r3, #0
 8004a5e:	617b      	str	r3, [r7, #20]
 8004a60:	e034      	b.n	8004acc <HAL_ETH_DMARxDescListInit+0xa6>
  {
    /* Get the pointer on the ith member of the Rx Desc list */
    DMARxDesc = DMARxDescTab+i;
 8004a62:	697b      	ldr	r3, [r7, #20]
 8004a64:	015b      	lsls	r3, r3, #5
 8004a66:	68ba      	ldr	r2, [r7, #8]
 8004a68:	4413      	add	r3, r2
 8004a6a:	613b      	str	r3, [r7, #16]
    
    /* Set Own bit of the Rx descriptor Status */
    DMARxDesc->Status = ETH_DMARXDESC_OWN;
 8004a6c:	693b      	ldr	r3, [r7, #16]
 8004a6e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8004a72:	601a      	str	r2, [r3, #0]
    
    /* Set Buffer1 size and Second Address Chained bit */
    DMARxDesc->ControlBufferSize = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;  
 8004a74:	693b      	ldr	r3, [r7, #16]
 8004a76:	f244 52f4 	movw	r2, #17908	; 0x45f4
 8004a7a:	605a      	str	r2, [r3, #4]
    
    /* Set Buffer1 address pointer */
    DMARxDesc->Buffer1Addr = (uint32_t)(&RxBuff[i*ETH_RX_BUF_SIZE]);
 8004a7c:	697b      	ldr	r3, [r7, #20]
 8004a7e:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8004a82:	fb02 f303 	mul.w	r3, r2, r3
 8004a86:	687a      	ldr	r2, [r7, #4]
 8004a88:	4413      	add	r3, r2
 8004a8a:	461a      	mov	r2, r3
 8004a8c:	693b      	ldr	r3, [r7, #16]
 8004a8e:	609a      	str	r2, [r3, #8]
    
    if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	699b      	ldr	r3, [r3, #24]
 8004a94:	2b01      	cmp	r3, #1
 8004a96:	d105      	bne.n	8004aa4 <HAL_ETH_DMARxDescListInit+0x7e>
    {
      /* Enable Ethernet DMA Rx Descriptor interrupt */
      DMARxDesc->ControlBufferSize &= ~ETH_DMARXDESC_DIC;
 8004a98:	693b      	ldr	r3, [r7, #16]
 8004a9a:	685b      	ldr	r3, [r3, #4]
 8004a9c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004aa0:	693b      	ldr	r3, [r7, #16]
 8004aa2:	605a      	str	r2, [r3, #4]
    }
    
    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if(i < (RxBuffCount-1))
 8004aa4:	683b      	ldr	r3, [r7, #0]
 8004aa6:	3b01      	subs	r3, #1
 8004aa8:	697a      	ldr	r2, [r7, #20]
 8004aaa:	429a      	cmp	r2, r3
 8004aac:	d208      	bcs.n	8004ac0 <HAL_ETH_DMARxDescListInit+0x9a>
    {
      /* Set next descriptor address register with next descriptor base address */
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab+i+1); 
 8004aae:	697b      	ldr	r3, [r7, #20]
 8004ab0:	3301      	adds	r3, #1
 8004ab2:	015b      	lsls	r3, r3, #5
 8004ab4:	68ba      	ldr	r2, [r7, #8]
 8004ab6:	4413      	add	r3, r2
 8004ab8:	461a      	mov	r2, r3
 8004aba:	693b      	ldr	r3, [r7, #16]
 8004abc:	60da      	str	r2, [r3, #12]
 8004abe:	e002      	b.n	8004ac6 <HAL_ETH_DMARxDescListInit+0xa0>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */ 
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab); 
 8004ac0:	68ba      	ldr	r2, [r7, #8]
 8004ac2:	693b      	ldr	r3, [r7, #16]
 8004ac4:	60da      	str	r2, [r3, #12]
  for(i=0; i < RxBuffCount; i++)
 8004ac6:	697b      	ldr	r3, [r7, #20]
 8004ac8:	3301      	adds	r3, #1
 8004aca:	617b      	str	r3, [r7, #20]
 8004acc:	697a      	ldr	r2, [r7, #20]
 8004ace:	683b      	ldr	r3, [r7, #0]
 8004ad0:	429a      	cmp	r2, r3
 8004ad2:	d3c6      	bcc.n	8004a62 <HAL_ETH_DMARxDescListInit+0x3c>
    }
  }
  
  /* Set Receive Descriptor List Address Register */
  (heth->Instance)->DMARDLAR = (uint32_t) DMARxDescTab;
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	6819      	ldr	r1, [r3, #0]
 8004ad8:	68ba      	ldr	r2, [r7, #8]
 8004ada:	f241 030c 	movw	r3, #4108	; 0x100c
 8004ade:	440b      	add	r3, r1
 8004ae0:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	2201      	movs	r2, #1
 8004ae6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	2200      	movs	r2, #0
 8004aee:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8004af2:	2300      	movs	r3, #0
}
 8004af4:	4618      	mov	r0, r3
 8004af6:	371c      	adds	r7, #28
 8004af8:	46bd      	mov	sp, r7
 8004afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004afe:	4770      	bx	lr

08004b00 <HAL_ETH_TransmitFrame>:
  *         the configuration information for ETHERNET module
  * @param  FrameLength Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_TransmitFrame(ETH_HandleTypeDef *heth, uint32_t FrameLength)
{
 8004b00:	b480      	push	{r7}
 8004b02:	b087      	sub	sp, #28
 8004b04:	af00      	add	r7, sp, #0
 8004b06:	6078      	str	r0, [r7, #4]
 8004b08:	6039      	str	r1, [r7, #0]
  uint32_t bufcount = 0, size = 0, i = 0;
 8004b0a:	2300      	movs	r3, #0
 8004b0c:	617b      	str	r3, [r7, #20]
 8004b0e:	2300      	movs	r3, #0
 8004b10:	60fb      	str	r3, [r7, #12]
 8004b12:	2300      	movs	r3, #0
 8004b14:	613b      	str	r3, [r7, #16]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004b1c:	2b01      	cmp	r3, #1
 8004b1e:	d101      	bne.n	8004b24 <HAL_ETH_TransmitFrame+0x24>
 8004b20:	2302      	movs	r3, #2
 8004b22:	e0cd      	b.n	8004cc0 <HAL_ETH_TransmitFrame+0x1c0>
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	2201      	movs	r2, #1
 8004b28:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	2202      	movs	r2, #2
 8004b30:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  if (FrameLength == 0) 
 8004b34:	683b      	ldr	r3, [r7, #0]
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d109      	bne.n	8004b4e <HAL_ETH_TransmitFrame+0x4e>
  {
    /* Set ETH HAL state to READY */
    heth->State = HAL_ETH_STATE_READY;
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	2201      	movs	r2, #1
 8004b3e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	2200      	movs	r2, #0
 8004b46:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
    return  HAL_ERROR;                                    
 8004b4a:	2301      	movs	r3, #1
 8004b4c:	e0b8      	b.n	8004cc0 <HAL_ETH_TransmitFrame+0x1c0>
  }  
  
  /* Check if the descriptor is owned by the ETHERNET DMA (when set) or CPU (when reset) */
  if(((heth->TxDesc)->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	da09      	bge.n	8004b6c <HAL_ETH_TransmitFrame+0x6c>
  {  
    /* OWN bit set */
    heth->State = HAL_ETH_STATE_BUSY_TX;
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	2212      	movs	r2, #18
 8004b5c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	2200      	movs	r2, #0
 8004b64:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
    return HAL_ERROR;
 8004b68:	2301      	movs	r3, #1
 8004b6a:	e0a9      	b.n	8004cc0 <HAL_ETH_TransmitFrame+0x1c0>
  }
  
  /* Get the number of needed Tx buffers for the current frame */
  if (FrameLength > ETH_TX_BUF_SIZE)
 8004b6c:	683b      	ldr	r3, [r7, #0]
 8004b6e:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8004b72:	4293      	cmp	r3, r2
 8004b74:	d915      	bls.n	8004ba2 <HAL_ETH_TransmitFrame+0xa2>
  {
    bufcount = FrameLength/ETH_TX_BUF_SIZE;
 8004b76:	683b      	ldr	r3, [r7, #0]
 8004b78:	4a54      	ldr	r2, [pc, #336]	; (8004ccc <HAL_ETH_TransmitFrame+0x1cc>)
 8004b7a:	fba2 2303 	umull	r2, r3, r2, r3
 8004b7e:	0a9b      	lsrs	r3, r3, #10
 8004b80:	617b      	str	r3, [r7, #20]
    if (FrameLength % ETH_TX_BUF_SIZE) 
 8004b82:	683a      	ldr	r2, [r7, #0]
 8004b84:	4b51      	ldr	r3, [pc, #324]	; (8004ccc <HAL_ETH_TransmitFrame+0x1cc>)
 8004b86:	fba3 1302 	umull	r1, r3, r3, r2
 8004b8a:	0a9b      	lsrs	r3, r3, #10
 8004b8c:	f240 51f4 	movw	r1, #1524	; 0x5f4
 8004b90:	fb01 f303 	mul.w	r3, r1, r3
 8004b94:	1ad3      	subs	r3, r2, r3
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d005      	beq.n	8004ba6 <HAL_ETH_TransmitFrame+0xa6>
    {
      bufcount++;
 8004b9a:	697b      	ldr	r3, [r7, #20]
 8004b9c:	3301      	adds	r3, #1
 8004b9e:	617b      	str	r3, [r7, #20]
 8004ba0:	e001      	b.n	8004ba6 <HAL_ETH_TransmitFrame+0xa6>
    }
  }
  else 
  {  
    bufcount = 1;
 8004ba2:	2301      	movs	r3, #1
 8004ba4:	617b      	str	r3, [r7, #20]
  }
  if (bufcount == 1)
 8004ba6:	697b      	ldr	r3, [r7, #20]
 8004ba8:	2b01      	cmp	r3, #1
 8004baa:	d11c      	bne.n	8004be6 <HAL_ETH_TransmitFrame+0xe6>
  {
    /* Set LAST and FIRST segment */
    heth->TxDesc->Status |=ETH_DMATXDESC_FS|ETH_DMATXDESC_LS;
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bb0:	681a      	ldr	r2, [r3, #0]
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bb6:	f042 5240 	orr.w	r2, r2, #805306368	; 0x30000000
 8004bba:	601a      	str	r2, [r3, #0]
    /* Set frame size */
    heth->TxDesc->ControlBufferSize = (FrameLength & ETH_DMATXDESC_TBS1);
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bc0:	683a      	ldr	r2, [r7, #0]
 8004bc2:	f3c2 020c 	ubfx	r2, r2, #0, #13
 8004bc6:	605a      	str	r2, [r3, #4]
    /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
    heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bcc:	681a      	ldr	r2, [r3, #0]
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bd2:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8004bd6:	601a      	str	r2, [r3, #0]
    /* Point to next descriptor */
    heth->TxDesc= (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bdc:	68db      	ldr	r3, [r3, #12]
 8004bde:	461a      	mov	r2, r3
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	62da      	str	r2, [r3, #44]	; 0x2c
 8004be4:	e04b      	b.n	8004c7e <HAL_ETH_TransmitFrame+0x17e>
  }
  else
  {
    for (i=0; i< bufcount; i++)
 8004be6:	2300      	movs	r3, #0
 8004be8:	613b      	str	r3, [r7, #16]
 8004bea:	e044      	b.n	8004c76 <HAL_ETH_TransmitFrame+0x176>
    {
      /* Clear FIRST and LAST segment bits */
      heth->TxDesc->Status &= ~(ETH_DMATXDESC_FS | ETH_DMATXDESC_LS);
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bf0:	681a      	ldr	r2, [r3, #0]
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bf6:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004bfa:	601a      	str	r2, [r3, #0]
      
      if (i == 0) 
 8004bfc:	693b      	ldr	r3, [r7, #16]
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d107      	bne.n	8004c12 <HAL_ETH_TransmitFrame+0x112>
      {
        /* Setting the first segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_FS;  
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c06:	681a      	ldr	r2, [r3, #0]
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c0c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8004c10:	601a      	str	r2, [r3, #0]
      }
      
      /* Program size */
      heth->TxDesc->ControlBufferSize = (ETH_TX_BUF_SIZE & ETH_DMATXDESC_TBS1);
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c16:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8004c1a:	605a      	str	r2, [r3, #4]
      
      if (i == (bufcount-1))
 8004c1c:	697b      	ldr	r3, [r7, #20]
 8004c1e:	3b01      	subs	r3, #1
 8004c20:	693a      	ldr	r2, [r7, #16]
 8004c22:	429a      	cmp	r2, r3
 8004c24:	d116      	bne.n	8004c54 <HAL_ETH_TransmitFrame+0x154>
      {
        /* Setting the last segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_LS;
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c2a:	681a      	ldr	r2, [r3, #0]
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c30:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8004c34:	601a      	str	r2, [r3, #0]
        size = FrameLength - (bufcount-1)*ETH_TX_BUF_SIZE;
 8004c36:	697b      	ldr	r3, [r7, #20]
 8004c38:	4a25      	ldr	r2, [pc, #148]	; (8004cd0 <HAL_ETH_TransmitFrame+0x1d0>)
 8004c3a:	fb02 f203 	mul.w	r2, r2, r3
 8004c3e:	683b      	ldr	r3, [r7, #0]
 8004c40:	4413      	add	r3, r2
 8004c42:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 8004c46:	60fb      	str	r3, [r7, #12]
        heth->TxDesc->ControlBufferSize = (size & ETH_DMATXDESC_TBS1);
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c4c:	68fa      	ldr	r2, [r7, #12]
 8004c4e:	f3c2 020c 	ubfx	r2, r2, #0, #13
 8004c52:	605a      	str	r2, [r3, #4]
      }
      
      /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
      heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c58:	681a      	ldr	r2, [r3, #0]
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c5e:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8004c62:	601a      	str	r2, [r3, #0]
      /* point to next descriptor */
      heth->TxDesc = (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c68:	68db      	ldr	r3, [r3, #12]
 8004c6a:	461a      	mov	r2, r3
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	62da      	str	r2, [r3, #44]	; 0x2c
    for (i=0; i< bufcount; i++)
 8004c70:	693b      	ldr	r3, [r7, #16]
 8004c72:	3301      	adds	r3, #1
 8004c74:	613b      	str	r3, [r7, #16]
 8004c76:	693a      	ldr	r2, [r7, #16]
 8004c78:	697b      	ldr	r3, [r7, #20]
 8004c7a:	429a      	cmp	r2, r3
 8004c7c:	d3b6      	bcc.n	8004bec <HAL_ETH_TransmitFrame+0xec>
    }
  }
  
  /* When Tx Buffer unavailable flag is set: clear it and resume transmission */
  if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681a      	ldr	r2, [r3, #0]
 8004c82:	f241 0314 	movw	r3, #4116	; 0x1014
 8004c86:	4413      	add	r3, r2
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	f003 0304 	and.w	r3, r3, #4
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d00d      	beq.n	8004cae <HAL_ETH_TransmitFrame+0x1ae>
  {
    /* Clear TBUS ETHERNET DMA flag */
    (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681a      	ldr	r2, [r3, #0]
 8004c96:	f241 0314 	movw	r3, #4116	; 0x1014
 8004c9a:	4413      	add	r3, r2
 8004c9c:	2204      	movs	r2, #4
 8004c9e:	601a      	str	r2, [r3, #0]
    /* Resume DMA transmission*/
    (heth->Instance)->DMATPDR = 0;
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681a      	ldr	r2, [r3, #0]
 8004ca4:	f241 0304 	movw	r3, #4100	; 0x1004
 8004ca8:	4413      	add	r3, r2
 8004caa:	2200      	movs	r2, #0
 8004cac:	601a      	str	r2, [r3, #0]
  }
  
  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	2201      	movs	r2, #1
 8004cb2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	2200      	movs	r2, #0
 8004cba:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8004cbe:	2300      	movs	r3, #0
}
 8004cc0:	4618      	mov	r0, r3
 8004cc2:	371c      	adds	r7, #28
 8004cc4:	46bd      	mov	sp, r7
 8004cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cca:	4770      	bx	lr
 8004ccc:	ac02b00b 	.word	0xac02b00b
 8004cd0:	fffffa0c 	.word	0xfffffa0c

08004cd4 <HAL_ETH_GetReceivedFrame_IT>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_GetReceivedFrame_IT(ETH_HandleTypeDef *heth)
{
 8004cd4:	b480      	push	{r7}
 8004cd6:	b085      	sub	sp, #20
 8004cd8:	af00      	add	r7, sp, #0
 8004cda:	6078      	str	r0, [r7, #4]
  uint32_t descriptorscancounter = 0;
 8004cdc:	2300      	movs	r3, #0
 8004cde:	60fb      	str	r3, [r7, #12]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004ce6:	2b01      	cmp	r3, #1
 8004ce8:	d101      	bne.n	8004cee <HAL_ETH_GetReceivedFrame_IT+0x1a>
 8004cea:	2302      	movs	r3, #2
 8004cec:	e074      	b.n	8004dd8 <HAL_ETH_GetReceivedFrame_IT+0x104>
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	2201      	movs	r2, #1
 8004cf2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set ETH HAL State to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	2202      	movs	r2, #2
 8004cfa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Scan descriptors owned by CPU */
  while (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (descriptorscancounter < ETH_RXBUFNB))
 8004cfe:	e05a      	b.n	8004db6 <HAL_ETH_GetReceivedFrame_IT+0xe2>
  {
    /* Just for security */
    descriptorscancounter++;
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	3301      	adds	r3, #1
 8004d04:	60fb      	str	r3, [r7, #12]
    
    /* Check if first segment in frame */
    /* ((heth->RxDesc->Status & ETH_DMARXDESC_FS) != (uint32_t)RESET) && ((heth->RxDesc->Status & ETH_DMARXDESC_LS) == (uint32_t)RESET)) */  
    if((heth->RxDesc->Status & (ETH_DMARXDESC_FS | ETH_DMARXDESC_LS)) == (uint32_t)ETH_DMARXDESC_FS)
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004d10:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004d14:	d10d      	bne.n	8004d32 <HAL_ETH_GetReceivedFrame_IT+0x5e>
    { 
      heth->RxFrameInfos.FSRxDesc = heth->RxDesc;
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	631a      	str	r2, [r3, #48]	; 0x30
      heth->RxFrameInfos.SegCount = 1;   
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	2201      	movs	r2, #1
 8004d22:	639a      	str	r2, [r3, #56]	; 0x38
      /* Point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d28:	68db      	ldr	r3, [r3, #12]
 8004d2a:	461a      	mov	r2, r3
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	629a      	str	r2, [r3, #40]	; 0x28
 8004d30:	e041      	b.n	8004db6 <HAL_ETH_GetReceivedFrame_IT+0xe2>
    }
    /* Check if intermediate segment */
    /* ((heth->RxDesc->Status & ETH_DMARXDESC_LS) == (uint32_t)RESET)&& ((heth->RxDesc->Status & ETH_DMARXDESC_FS) == (uint32_t)RESET)) */
    else if ((heth->RxDesc->Status & (ETH_DMARXDESC_LS | ETH_DMARXDESC_FS)) == (uint32_t)RESET)
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d10b      	bne.n	8004d58 <HAL_ETH_GetReceivedFrame_IT+0x84>
    {
      /* Increment segment count */
      (heth->RxFrameInfos.SegCount)++;
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d44:	1c5a      	adds	r2, r3, #1
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	639a      	str	r2, [r3, #56]	; 0x38
      /* Point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef*)(heth->RxDesc->Buffer2NextDescAddr);
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d4e:	68db      	ldr	r3, [r3, #12]
 8004d50:	461a      	mov	r2, r3
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	629a      	str	r2, [r3, #40]	; 0x28
 8004d56:	e02e      	b.n	8004db6 <HAL_ETH_GetReceivedFrame_IT+0xe2>
    }
    /* Should be last segment */
    else
    { 
      /* Last segment */
      heth->RxFrameInfos.LSRxDesc = heth->RxDesc;
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	635a      	str	r2, [r3, #52]	; 0x34
      
      /* Increment segment count */
      (heth->RxFrameInfos.SegCount)++;
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d64:	1c5a      	adds	r2, r3, #1
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	639a      	str	r2, [r3, #56]	; 0x38
      
      /* Check if last segment is first segment: one segment contains the frame */
      if ((heth->RxFrameInfos.SegCount) == 1)
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d6e:	2b01      	cmp	r3, #1
 8004d70:	d103      	bne.n	8004d7a <HAL_ETH_GetReceivedFrame_IT+0xa6>
      {
        heth->RxFrameInfos.FSRxDesc = heth->RxDesc;
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	631a      	str	r2, [r3, #48]	; 0x30
      }
      
      /* Get the Frame Length of the received packet: substruct 4 bytes of the CRC */
      heth->RxFrameInfos.length = (((heth->RxDesc)->Status & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT) - 4;
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	0c1b      	lsrs	r3, r3, #16
 8004d82:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8004d86:	1f1a      	subs	r2, r3, #4
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Get the address of the buffer start address */ 
      heth->RxFrameInfos.buffer =((heth->RxFrameInfos).FSRxDesc)->Buffer1Addr;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d90:	689a      	ldr	r2, [r3, #8]
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Point to next descriptor */      
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d9a:	68db      	ldr	r3, [r3, #12]
 8004d9c:	461a      	mov	r2, r3
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Set HAL State to Ready */
      heth->State = HAL_ETH_STATE_READY;
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	2201      	movs	r2, #1
 8004da6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	2200      	movs	r2, #0
 8004dae:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
      /* Return function status */
      return HAL_OK;
 8004db2:	2300      	movs	r3, #0
 8004db4:	e010      	b.n	8004dd8 <HAL_ETH_GetReceivedFrame_IT+0x104>
  while (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (descriptorscancounter < ETH_RXBUFNB))
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	db02      	blt.n	8004dc6 <HAL_ETH_GetReceivedFrame_IT+0xf2>
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	2b03      	cmp	r3, #3
 8004dc4:	d99c      	bls.n	8004d00 <HAL_ETH_GetReceivedFrame_IT+0x2c>
    }
  }

  /* Set HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	2201      	movs	r2, #1
 8004dca:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	2200      	movs	r2, #0
 8004dd2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_ERROR;
 8004dd6:	2301      	movs	r3, #1
}
 8004dd8:	4618      	mov	r0, r3
 8004dda:	3714      	adds	r7, #20
 8004ddc:	46bd      	mov	sp, r7
 8004dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de2:	4770      	bx	lr

08004de4 <HAL_ETH_IRQHandler>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 8004de4:	b580      	push	{r7, lr}
 8004de6:	b082      	sub	sp, #8
 8004de8:	af00      	add	r7, sp, #0
 8004dea:	6078      	str	r0, [r7, #4]
  /* Frame received */
  if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_R)) 
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681a      	ldr	r2, [r3, #0]
 8004df0:	f241 0314 	movw	r3, #4116	; 0x1014
 8004df4:	4413      	add	r3, r2
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004dfc:	2b40      	cmp	r3, #64	; 0x40
 8004dfe:	d112      	bne.n	8004e26 <HAL_ETH_IRQHandler+0x42>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 8004e00:	6878      	ldr	r0, [r7, #4]
 8004e02:	f004 fa35 	bl	8009270 <HAL_ETH_RxCpltCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
    
     /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_R);
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681a      	ldr	r2, [r3, #0]
 8004e0a:	f241 0314 	movw	r3, #4116	; 0x1014
 8004e0e:	4413      	add	r3, r2
 8004e10:	2240      	movs	r2, #64	; 0x40
 8004e12:	601a      	str	r2, [r3, #0]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	2201      	movs	r2, #1
 8004e18:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	2200      	movs	r2, #0
 8004e20:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004e24:	e01b      	b.n	8004e5e <HAL_ETH_IRQHandler+0x7a>

  }
  /* Frame transmitted */
  else if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_T)) 
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681a      	ldr	r2, [r3, #0]
 8004e2a:	f241 0314 	movw	r3, #4116	; 0x1014
 8004e2e:	4413      	add	r3, r2
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	f003 0301 	and.w	r3, r3, #1
 8004e36:	2b01      	cmp	r3, #1
 8004e38:	d111      	bne.n	8004e5e <HAL_ETH_IRQHandler+0x7a>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*  Call resgistered Transfer complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 8004e3a:	6878      	ldr	r0, [r7, #4]
 8004e3c:	f000 f839 	bl	8004eb2 <HAL_ETH_TxCpltCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
    
    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_T);
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681a      	ldr	r2, [r3, #0]
 8004e44:	f241 0314 	movw	r3, #4116	; 0x1014
 8004e48:	4413      	add	r3, r2
 8004e4a:	2201      	movs	r2, #1
 8004e4c:	601a      	str	r2, [r3, #0]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	2201      	movs	r2, #1
 8004e52:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	2200      	movs	r2, #0
 8004e5a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }
  
  /* Clear the interrupt flags */
  __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_NIS);
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681a      	ldr	r2, [r3, #0]
 8004e62:	f241 0314 	movw	r3, #4116	; 0x1014
 8004e66:	4413      	add	r3, r2
 8004e68:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8004e6c:	601a      	str	r2, [r3, #0]
  
  /* ETH DMA Error */
  if(__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_AIS))
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681a      	ldr	r2, [r3, #0]
 8004e72:	f241 0314 	movw	r3, #4116	; 0x1014
 8004e76:	4413      	add	r3, r2
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004e7e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004e82:	d112      	bne.n	8004eaa <HAL_ETH_IRQHandler+0xc6>
  {
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    heth->DMAErrorCallback(heth);
#else
    /* Ethernet Error callback */
    HAL_ETH_ErrorCallback(heth);
 8004e84:	6878      	ldr	r0, [r7, #4]
 8004e86:	f000 f81e 	bl	8004ec6 <HAL_ETH_ErrorCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

    /* Clear the interrupt flags */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_FLAG_AIS);
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681a      	ldr	r2, [r3, #0]
 8004e8e:	f241 0314 	movw	r3, #4116	; 0x1014
 8004e92:	4413      	add	r3, r2
 8004e94:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8004e98:	601a      	str	r2, [r3, #0]
  
    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	2201      	movs	r2, #1
 8004e9e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	2200      	movs	r2, #0
 8004ea6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }
}
 8004eaa:	bf00      	nop
 8004eac:	3708      	adds	r7, #8
 8004eae:	46bd      	mov	sp, r7
 8004eb0:	bd80      	pop	{r7, pc}

08004eb2 <HAL_ETH_TxCpltCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *heth)
{
 8004eb2:	b480      	push	{r7}
 8004eb4:	b083      	sub	sp, #12
 8004eb6:	af00      	add	r7, sp, #0
 8004eb8:	6078      	str	r0, [r7, #4]
  UNUSED(heth);
 
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */ 
}
 8004eba:	bf00      	nop
 8004ebc:	370c      	adds	r7, #12
 8004ebe:	46bd      	mov	sp, r7
 8004ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec4:	4770      	bx	lr

08004ec6 <HAL_ETH_ErrorCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *heth)
{
 8004ec6:	b480      	push	{r7}
 8004ec8:	b083      	sub	sp, #12
 8004eca:	af00      	add	r7, sp, #0
 8004ecc:	6078      	str	r0, [r7, #4]
  UNUSED(heth);
 
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_ErrorCallback could be implemented in the user file
  */ 
}
 8004ece:	bf00      	nop
 8004ed0:	370c      	adds	r7, #12
 8004ed2:	46bd      	mov	sp, r7
 8004ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed8:	4770      	bx	lr

08004eda <HAL_ETH_ReadPHYRegister>:
  *                   More PHY register could be read depending on the used PHY
  * @param RegValue PHY register value                  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t *RegValue)
{
 8004eda:	b580      	push	{r7, lr}
 8004edc:	b086      	sub	sp, #24
 8004ede:	af00      	add	r7, sp, #0
 8004ee0:	60f8      	str	r0, [r7, #12]
 8004ee2:	460b      	mov	r3, r1
 8004ee4:	607a      	str	r2, [r7, #4]
 8004ee6:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg = 0;     
 8004ee8:	2300      	movs	r3, #0
 8004eea:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0;
 8004eec:	2300      	movs	r3, #0
 8004eee:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_RD)
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004ef6:	b2db      	uxtb	r3, r3
 8004ef8:	2b82      	cmp	r3, #130	; 0x82
 8004efa:	d101      	bne.n	8004f00 <HAL_ETH_ReadPHYRegister+0x26>
  {
    return HAL_BUSY;
 8004efc:	2302      	movs	r3, #2
 8004efe:	e050      	b.n	8004fa2 <HAL_ETH_ReadPHYRegister+0xc8>
  }
  /* Set ETH HAL State to BUSY_RD */
  heth->State = HAL_ETH_STATE_BUSY_RD;
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	2282      	movs	r2, #130	; 0x82
 8004f04:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg = heth->Instance->MACMIIAR;
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	691b      	ldr	r3, [r3, #16]
 8004f0e:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg &= ~ETH_MACMIIAR_CR_MASK;
 8004f10:	697b      	ldr	r3, [r7, #20]
 8004f12:	f003 031c 	and.w	r3, r3, #28
 8004f16:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII address register value */
  tmpreg |=(((uint32_t)heth->Init.PhyAddress << 11) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	8a1b      	ldrh	r3, [r3, #16]
 8004f1c:	02db      	lsls	r3, r3, #11
 8004f1e:	b29b      	uxth	r3, r3
 8004f20:	697a      	ldr	r2, [r7, #20]
 8004f22:	4313      	orrs	r3, r2
 8004f24:	617b      	str	r3, [r7, #20]
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                   /* Set the PHY register address */
 8004f26:	897b      	ldrh	r3, [r7, #10]
 8004f28:	019b      	lsls	r3, r3, #6
 8004f2a:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 8004f2e:	697a      	ldr	r2, [r7, #20]
 8004f30:	4313      	orrs	r3, r2
 8004f32:	617b      	str	r3, [r7, #20]
  tmpreg &= ~ETH_MACMIIAR_MW;                                           /* Set the read mode            */
 8004f34:	697b      	ldr	r3, [r7, #20]
 8004f36:	f023 0302 	bic.w	r3, r3, #2
 8004f3a:	617b      	str	r3, [r7, #20]
  tmpreg |= ETH_MACMIIAR_MB;                                            /* Set the MII Busy bit         */
 8004f3c:	697b      	ldr	r3, [r7, #20]
 8004f3e:	f043 0301 	orr.w	r3, r3, #1
 8004f42:	617b      	str	r3, [r7, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg;
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	697a      	ldr	r2, [r7, #20]
 8004f4a:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8004f4c:	f7fe fe5a 	bl	8003c04 <HAL_GetTick>
 8004f50:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8004f52:	e015      	b.n	8004f80 <HAL_ETH_ReadPHYRegister+0xa6>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_READ_TO)
 8004f54:	f7fe fe56 	bl	8003c04 <HAL_GetTick>
 8004f58:	4602      	mov	r2, r0
 8004f5a:	693b      	ldr	r3, [r7, #16]
 8004f5c:	1ad3      	subs	r3, r2, r3
 8004f5e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004f62:	d309      	bcc.n	8004f78 <HAL_ETH_ReadPHYRegister+0x9e>
    {
      heth->State= HAL_ETH_STATE_READY;
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	2201      	movs	r2, #1
 8004f68:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	2200      	movs	r2, #0
 8004f70:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 8004f74:	2303      	movs	r3, #3
 8004f76:	e014      	b.n	8004fa2 <HAL_ETH_ReadPHYRegister+0xc8>
    }
    
    tmpreg = heth->Instance->MACMIIAR;
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	691b      	ldr	r3, [r3, #16]
 8004f7e:	617b      	str	r3, [r7, #20]
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8004f80:	697b      	ldr	r3, [r7, #20]
 8004f82:	f003 0301 	and.w	r3, r3, #1
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d1e4      	bne.n	8004f54 <HAL_ETH_ReadPHYRegister+0x7a>
  }
  
  /* Get MACMIIDR value */
  *RegValue = (uint16_t)(heth->Instance->MACMIIDR);
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	695b      	ldr	r3, [r3, #20]
 8004f90:	b29b      	uxth	r3, r3
 8004f92:	461a      	mov	r2, r3
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	2201      	movs	r2, #1
 8004f9c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 8004fa0:	2300      	movs	r3, #0
}
 8004fa2:	4618      	mov	r0, r3
 8004fa4:	3718      	adds	r7, #24
 8004fa6:	46bd      	mov	sp, r7
 8004fa8:	bd80      	pop	{r7, pc}

08004faa <HAL_ETH_WritePHYRegister>:
  *             More PHY register could be written depending on the used PHY
  * @param  RegValue the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t RegValue)
{
 8004faa:	b580      	push	{r7, lr}
 8004fac:	b086      	sub	sp, #24
 8004fae:	af00      	add	r7, sp, #0
 8004fb0:	60f8      	str	r0, [r7, #12]
 8004fb2:	460b      	mov	r3, r1
 8004fb4:	607a      	str	r2, [r7, #4]
 8004fb6:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg = 0;
 8004fb8:	2300      	movs	r3, #0
 8004fba:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0;
 8004fbc:	2300      	movs	r3, #0
 8004fbe:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_WR)
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004fc6:	b2db      	uxtb	r3, r3
 8004fc8:	2b42      	cmp	r3, #66	; 0x42
 8004fca:	d101      	bne.n	8004fd0 <HAL_ETH_WritePHYRegister+0x26>
  {
    return HAL_BUSY;
 8004fcc:	2302      	movs	r3, #2
 8004fce:	e04e      	b.n	800506e <HAL_ETH_WritePHYRegister+0xc4>
  }
  /* Set ETH HAL State to BUSY_WR */
  heth->State = HAL_ETH_STATE_BUSY_WR;
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	2242      	movs	r2, #66	; 0x42
 8004fd4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg = heth->Instance->MACMIIAR;
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	691b      	ldr	r3, [r3, #16]
 8004fde:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg &= ~ETH_MACMIIAR_CR_MASK;
 8004fe0:	697b      	ldr	r3, [r7, #20]
 8004fe2:	f003 031c 	and.w	r3, r3, #28
 8004fe6:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII register address value */
  tmpreg |=(((uint32_t)heth->Init.PhyAddress<<11) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	8a1b      	ldrh	r3, [r3, #16]
 8004fec:	02db      	lsls	r3, r3, #11
 8004fee:	b29b      	uxth	r3, r3
 8004ff0:	697a      	ldr	r2, [r7, #20]
 8004ff2:	4313      	orrs	r3, r2
 8004ff4:	617b      	str	r3, [r7, #20]
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                 /* Set the PHY register address */
 8004ff6:	897b      	ldrh	r3, [r7, #10]
 8004ff8:	019b      	lsls	r3, r3, #6
 8004ffa:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 8004ffe:	697a      	ldr	r2, [r7, #20]
 8005000:	4313      	orrs	r3, r2
 8005002:	617b      	str	r3, [r7, #20]
  tmpreg |= ETH_MACMIIAR_MW;                                          /* Set the write mode */
 8005004:	697b      	ldr	r3, [r7, #20]
 8005006:	f043 0302 	orr.w	r3, r3, #2
 800500a:	617b      	str	r3, [r7, #20]
  tmpreg |= ETH_MACMIIAR_MB;                                          /* Set the MII Busy bit */
 800500c:	697b      	ldr	r3, [r7, #20]
 800500e:	f043 0301 	orr.w	r3, r3, #1
 8005012:	617b      	str	r3, [r7, #20]
  
  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	b29a      	uxth	r2, r3
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	615a      	str	r2, [r3, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg;
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	697a      	ldr	r2, [r7, #20]
 8005024:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8005026:	f7fe fded 	bl	8003c04 <HAL_GetTick>
 800502a:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 800502c:	e015      	b.n	800505a <HAL_ETH_WritePHYRegister+0xb0>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_WRITE_TO)
 800502e:	f7fe fde9 	bl	8003c04 <HAL_GetTick>
 8005032:	4602      	mov	r2, r0
 8005034:	693b      	ldr	r3, [r7, #16]
 8005036:	1ad3      	subs	r3, r2, r3
 8005038:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800503c:	d309      	bcc.n	8005052 <HAL_ETH_WritePHYRegister+0xa8>
    {
      heth->State= HAL_ETH_STATE_READY;
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	2201      	movs	r2, #1
 8005042:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	2200      	movs	r2, #0
 800504a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 800504e:	2303      	movs	r3, #3
 8005050:	e00d      	b.n	800506e <HAL_ETH_WritePHYRegister+0xc4>
    }
    
    tmpreg = heth->Instance->MACMIIAR;
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	691b      	ldr	r3, [r3, #16]
 8005058:	617b      	str	r3, [r7, #20]
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 800505a:	697b      	ldr	r3, [r7, #20]
 800505c:	f003 0301 	and.w	r3, r3, #1
 8005060:	2b00      	cmp	r3, #0
 8005062:	d1e4      	bne.n	800502e <HAL_ETH_WritePHYRegister+0x84>
  }
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	2201      	movs	r2, #1
 8005068:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK; 
 800506c:	2300      	movs	r3, #0
}
 800506e:	4618      	mov	r0, r3
 8005070:	3718      	adds	r7, #24
 8005072:	46bd      	mov	sp, r7
 8005074:	bd80      	pop	{r7, pc}

08005076 <HAL_ETH_Start>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start(ETH_HandleTypeDef *heth)
{  
 8005076:	b580      	push	{r7, lr}
 8005078:	b082      	sub	sp, #8
 800507a:	af00      	add	r7, sp, #0
 800507c:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005084:	2b01      	cmp	r3, #1
 8005086:	d101      	bne.n	800508c <HAL_ETH_Start+0x16>
 8005088:	2302      	movs	r3, #2
 800508a:	e01f      	b.n	80050cc <HAL_ETH_Start+0x56>
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	2201      	movs	r2, #1
 8005090:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	2202      	movs	r2, #2
 8005098:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Enable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionEnable(heth);
 800509c:	6878      	ldr	r0, [r7, #4]
 800509e:	f000 fa1b 	bl	80054d8 <ETH_MACTransmissionEnable>
  
  /* Enable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionEnable(heth);
 80050a2:	6878      	ldr	r0, [r7, #4]
 80050a4:	f000 fa35 	bl	8005512 <ETH_MACReceptionEnable>
  
  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 80050a8:	6878      	ldr	r0, [r7, #4]
 80050aa:	f000 fa7f 	bl	80055ac <ETH_FlushTransmitFIFO>
  
  /* Start DMA transmission */
  ETH_DMATransmissionEnable(heth);
 80050ae:	6878      	ldr	r0, [r7, #4]
 80050b0:	f000 fa4c 	bl	800554c <ETH_DMATransmissionEnable>
  
  /* Start DMA reception */
  ETH_DMAReceptionEnable(heth);
 80050b4:	6878      	ldr	r0, [r7, #4]
 80050b6:	f000 fa61 	bl	800557c <ETH_DMAReceptionEnable>
  
  /* Set the ETH state to READY*/
  heth->State= HAL_ETH_STATE_READY;
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	2201      	movs	r2, #1
 80050be:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	2200      	movs	r2, #0
 80050c6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 80050ca:	2300      	movs	r3, #0
}
 80050cc:	4618      	mov	r0, r3
 80050ce:	3708      	adds	r7, #8
 80050d0:	46bd      	mov	sp, r7
 80050d2:	bd80      	pop	{r7, pc}

080050d4 <ETH_MACDMAConfig>:
  *         the configuration information for ETHERNET module
  * @param  err Ethernet Init error
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth, uint32_t err)
{
 80050d4:	b580      	push	{r7, lr}
 80050d6:	b0b0      	sub	sp, #192	; 0xc0
 80050d8:	af00      	add	r7, sp, #0
 80050da:	6078      	str	r0, [r7, #4]
 80050dc:	6039      	str	r1, [r7, #0]
  ETH_MACInitTypeDef macinit;
  ETH_DMAInitTypeDef dmainit;
  uint32_t tmpreg = 0;
 80050de:	2300      	movs	r3, #0
 80050e0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  if (err != ETH_SUCCESS) /* Auto-negotiation failed */
 80050e4:	683b      	ldr	r3, [r7, #0]
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d007      	beq.n	80050fa <ETH_MACDMAConfig+0x26>
  {
    /* Set Ethernet duplex mode to Full-duplex */
    (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80050f0:	60da      	str	r2, [r3, #12]
    
    /* Set Ethernet speed to 100M */
    (heth->Init).Speed = ETH_SPEED_100M;
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80050f8:	609a      	str	r2, [r3, #8]
  }
  
  /* Ethernet MAC default initialization **************************************/
  macinit.Watchdog = ETH_WATCHDOG_ENABLE;
 80050fa:	2300      	movs	r3, #0
 80050fc:	64bb      	str	r3, [r7, #72]	; 0x48
  macinit.Jabber = ETH_JABBER_ENABLE;
 80050fe:	2300      	movs	r3, #0
 8005100:	64fb      	str	r3, [r7, #76]	; 0x4c
  macinit.InterFrameGap = ETH_INTERFRAMEGAP_96BIT;
 8005102:	2300      	movs	r3, #0
 8005104:	653b      	str	r3, [r7, #80]	; 0x50
  macinit.CarrierSense = ETH_CARRIERSENCE_ENABLE;
 8005106:	2300      	movs	r3, #0
 8005108:	657b      	str	r3, [r7, #84]	; 0x54
  macinit.ReceiveOwn = ETH_RECEIVEOWN_ENABLE;
 800510a:	2300      	movs	r3, #0
 800510c:	65bb      	str	r3, [r7, #88]	; 0x58
  macinit.LoopbackMode = ETH_LOOPBACKMODE_DISABLE;
 800510e:	2300      	movs	r3, #0
 8005110:	65fb      	str	r3, [r7, #92]	; 0x5c
  if(heth->Init.ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	69db      	ldr	r3, [r3, #28]
 8005116:	2b00      	cmp	r3, #0
 8005118:	d103      	bne.n	8005122 <ETH_MACDMAConfig+0x4e>
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_ENABLE;
 800511a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800511e:	663b      	str	r3, [r7, #96]	; 0x60
 8005120:	e001      	b.n	8005126 <ETH_MACDMAConfig+0x52>
  }
  else
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_DISABLE;
 8005122:	2300      	movs	r3, #0
 8005124:	663b      	str	r3, [r7, #96]	; 0x60
  }
  macinit.RetryTransmission = ETH_RETRYTRANSMISSION_DISABLE;
 8005126:	f44f 7300 	mov.w	r3, #512	; 0x200
 800512a:	667b      	str	r3, [r7, #100]	; 0x64
  macinit.AutomaticPadCRCStrip = ETH_AUTOMATICPADCRCSTRIP_DISABLE;
 800512c:	2300      	movs	r3, #0
 800512e:	66bb      	str	r3, [r7, #104]	; 0x68
  macinit.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8005130:	2300      	movs	r3, #0
 8005132:	66fb      	str	r3, [r7, #108]	; 0x6c
  macinit.DeferralCheck = ETH_DEFFERRALCHECK_DISABLE;
 8005134:	2300      	movs	r3, #0
 8005136:	673b      	str	r3, [r7, #112]	; 0x70
  macinit.ReceiveAll = ETH_RECEIVEAll_DISABLE;
 8005138:	2300      	movs	r3, #0
 800513a:	677b      	str	r3, [r7, #116]	; 0x74
  macinit.SourceAddrFilter = ETH_SOURCEADDRFILTER_DISABLE;
 800513c:	2300      	movs	r3, #0
 800513e:	67bb      	str	r3, [r7, #120]	; 0x78
  macinit.PassControlFrames = ETH_PASSCONTROLFRAMES_BLOCKALL;
 8005140:	2340      	movs	r3, #64	; 0x40
 8005142:	67fb      	str	r3, [r7, #124]	; 0x7c
  macinit.BroadcastFramesReception = ETH_BROADCASTFRAMESRECEPTION_ENABLE;
 8005144:	2300      	movs	r3, #0
 8005146:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  macinit.DestinationAddrFilter = ETH_DESTINATIONADDRFILTER_NORMAL;
 800514a:	2300      	movs	r3, #0
 800514c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macinit.PromiscuousMode = ETH_PROMISCUOUS_MODE_DISABLE;
 8005150:	2300      	movs	r3, #0
 8005152:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macinit.MulticastFramesFilter = ETH_MULTICASTFRAMESFILTER_PERFECT;
 8005156:	2300      	movs	r3, #0
 8005158:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  macinit.UnicastFramesFilter = ETH_UNICASTFRAMESFILTER_PERFECT;
 800515c:	2300      	movs	r3, #0
 800515e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  macinit.HashTableHigh = 0x0;
 8005162:	2300      	movs	r3, #0
 8005164:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  macinit.HashTableLow = 0x0;
 8005168:	2300      	movs	r3, #0
 800516a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  macinit.PauseTime = 0x0;
 800516e:	2300      	movs	r3, #0
 8005170:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  macinit.ZeroQuantaPause = ETH_ZEROQUANTAPAUSE_DISABLE;
 8005174:	2380      	movs	r3, #128	; 0x80
 8005176:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  macinit.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 800517a:	2300      	movs	r3, #0
 800517c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  macinit.UnicastPauseFrameDetect = ETH_UNICASTPAUSEFRAMEDETECT_DISABLE;
 8005180:	2300      	movs	r3, #0
 8005182:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  macinit.ReceiveFlowControl = ETH_RECEIVEFLOWCONTROL_DISABLE;
 8005186:	2300      	movs	r3, #0
 8005188:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  macinit.TransmitFlowControl = ETH_TRANSMITFLOWCONTROL_DISABLE;
 800518c:	2300      	movs	r3, #0
 800518e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  macinit.VLANTagComparison = ETH_VLANTAGCOMPARISON_16BIT;
 8005192:	2300      	movs	r3, #0
 8005194:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  macinit.VLANTagIdentifier = 0x0;
 8005198:	2300      	movs	r3, #0
 800519a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  
  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg = (heth->Instance)->MACCR;
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg &= ETH_MACCR_CLEAR_MASK;
 80051a8:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80051ac:	4bab      	ldr	r3, [pc, #684]	; (800545c <ETH_MACDMAConfig+0x388>)
 80051ae:	4013      	ands	r3, r2
 80051b0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Set the IPCO bit according to ETH ChecksumOffload value */
  /* Set the DR bit according to ETH RetryTransmission value */
  /* Set the ACS bit according to ETH AutomaticPadCRCStrip value */
  /* Set the BL bit according to ETH BackOffLimit value */
  /* Set the DC bit according to ETH DeferralCheck value */
  tmpreg |= (uint32_t)(macinit.Watchdog | 
 80051b4:	6cba      	ldr	r2, [r7, #72]	; 0x48
                       macinit.Jabber | 
 80051b6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  tmpreg |= (uint32_t)(macinit.Watchdog | 
 80051b8:	431a      	orrs	r2, r3
                       macinit.InterFrameGap |
 80051ba:	6d3b      	ldr	r3, [r7, #80]	; 0x50
                       macinit.Jabber | 
 80051bc:	431a      	orrs	r2, r3
                       macinit.CarrierSense |
 80051be:	6d7b      	ldr	r3, [r7, #84]	; 0x54
                       macinit.InterFrameGap |
 80051c0:	431a      	orrs	r2, r3
                       (heth->Init).Speed | 
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	689b      	ldr	r3, [r3, #8]
                       macinit.CarrierSense |
 80051c6:	431a      	orrs	r2, r3
                       macinit.ReceiveOwn |
 80051c8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
                       (heth->Init).Speed | 
 80051ca:	431a      	orrs	r2, r3
                       macinit.LoopbackMode |
 80051cc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
                       macinit.ReceiveOwn |
 80051ce:	431a      	orrs	r2, r3
                       (heth->Init).DuplexMode | 
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	68db      	ldr	r3, [r3, #12]
                       macinit.LoopbackMode |
 80051d4:	431a      	orrs	r2, r3
                       macinit.ChecksumOffload |    
 80051d6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
                       (heth->Init).DuplexMode | 
 80051d8:	431a      	orrs	r2, r3
                       macinit.RetryTransmission | 
 80051da:	6e7b      	ldr	r3, [r7, #100]	; 0x64
                       macinit.ChecksumOffload |    
 80051dc:	431a      	orrs	r2, r3
                       macinit.AutomaticPadCRCStrip | 
 80051de:	6ebb      	ldr	r3, [r7, #104]	; 0x68
                       macinit.RetryTransmission | 
 80051e0:	431a      	orrs	r2, r3
                       macinit.BackOffLimit | 
 80051e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
                       macinit.AutomaticPadCRCStrip | 
 80051e4:	431a      	orrs	r2, r3
                       macinit.DeferralCheck);
 80051e6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
                       macinit.BackOffLimit | 
 80051e8:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(macinit.Watchdog | 
 80051ea:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80051ee:	4313      	orrs	r3, r2
 80051f0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg;
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80051fc:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->MACCR;
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8005208:	2001      	movs	r0, #1
 800520a:	f7fe fd07 	bl	8003c1c <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg; 
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005216:	601a      	str	r2, [r3, #0]
  /* Set the DAIF bit according to ETH DestinationAddrFilter value */
  /* Set the PR bit according to ETH PromiscuousMode value */
  /* Set the PM, HMC and HPF bits according to ETH MulticastFramesFilter value */
  /* Set the HUC and HPF bits according to ETH UnicastFramesFilter value */
  /* Write to ETHERNET MACFFR */  
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8005218:	6f7a      	ldr	r2, [r7, #116]	; 0x74
                                        macinit.SourceAddrFilter |
 800521a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 800521c:	431a      	orrs	r2, r3
                                        macinit.PassControlFrames |
 800521e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
                                        macinit.SourceAddrFilter |
 8005220:	431a      	orrs	r2, r3
                                        macinit.BroadcastFramesReception | 
 8005222:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
                                        macinit.PassControlFrames |
 8005226:	431a      	orrs	r2, r3
                                        macinit.DestinationAddrFilter |
 8005228:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
                                        macinit.BroadcastFramesReception | 
 800522c:	431a      	orrs	r2, r3
                                        macinit.PromiscuousMode |
 800522e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
                                        macinit.DestinationAddrFilter |
 8005232:	431a      	orrs	r2, r3
                                        macinit.MulticastFramesFilter |
 8005234:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
                                        macinit.PromiscuousMode |
 8005238:	ea42 0103 	orr.w	r1, r2, r3
                                        macinit.UnicastFramesFilter);
 800523c:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
                                        macinit.MulticastFramesFilter |
 8005244:	430a      	orrs	r2, r1
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8005246:	605a      	str	r2, [r3, #4]
   
   /* Wait until the write operation will be taken into account:
      at least four TX_CLK/RX_CLK clock cycles */
   tmpreg = (heth->Instance)->MACFFR;
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	685b      	ldr	r3, [r3, #4]
 800524e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 8005252:	2001      	movs	r0, #1
 8005254:	f7fe fce2 	bl	8003c1c <HAL_Delay>
   (heth->Instance)->MACFFR = tmpreg;
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005260:	605a      	str	r2, [r3, #4]
   
   /*--------------- ETHERNET MACHTHR and MACHTLR Configuration --------------*/
   /* Write to ETHERNET MACHTHR */
   (heth->Instance)->MACHTHR = (uint32_t)macinit.HashTableHigh;
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800526a:	609a      	str	r2, [r3, #8]
   
   /* Write to ETHERNET MACHTLR */
   (heth->Instance)->MACHTLR = (uint32_t)macinit.HashTableLow;
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8005274:	60da      	str	r2, [r3, #12]
   /*----------------------- ETHERNET MACFCR Configuration -------------------*/
   
   /* Get the ETHERNET MACFCR value */  
   tmpreg = (heth->Instance)->MACFCR;
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	699b      	ldr	r3, [r3, #24]
 800527c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Clear xx bits */
   tmpreg &= ETH_MACFCR_CLEAR_MASK;
 8005280:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005284:	f64f 7341 	movw	r3, #65345	; 0xff41
 8005288:	4013      	ands	r3, r2
 800528a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Set the DZPQ bit according to ETH ZeroQuantaPause value */
   /* Set the PLT bit according to ETH PauseLowThreshold value */
   /* Set the UP bit according to ETH UnicastPauseFrameDetect value */
   /* Set the RFE bit according to ETH ReceiveFlowControl value */
   /* Set the TFE bit according to ETH TransmitFlowControl value */ 
   tmpreg |= (uint32_t)((macinit.PauseTime << 16) | 
 800528e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005292:	041a      	lsls	r2, r3, #16
                        macinit.ZeroQuantaPause |
 8005294:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
   tmpreg |= (uint32_t)((macinit.PauseTime << 16) | 
 8005298:	431a      	orrs	r2, r3
                        macinit.PauseLowThreshold |
 800529a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
                        macinit.ZeroQuantaPause |
 800529e:	431a      	orrs	r2, r3
                        macinit.UnicastPauseFrameDetect | 
 80052a0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
                        macinit.PauseLowThreshold |
 80052a4:	431a      	orrs	r2, r3
                        macinit.ReceiveFlowControl |
 80052a6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
                        macinit.UnicastPauseFrameDetect | 
 80052aa:	431a      	orrs	r2, r3
                        macinit.TransmitFlowControl); 
 80052ac:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
                        macinit.ReceiveFlowControl |
 80052b0:	4313      	orrs	r3, r2
   tmpreg |= (uint32_t)((macinit.PauseTime << 16) | 
 80052b2:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80052b6:	4313      	orrs	r3, r2
 80052b8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   
   /* Write to ETHERNET MACFCR */
   (heth->Instance)->MACFCR = (uint32_t)tmpreg;
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80052c4:	619a      	str	r2, [r3, #24]
   
   /* Wait until the write operation will be taken into account:
   at least four TX_CLK/RX_CLK clock cycles */
   tmpreg = (heth->Instance)->MACFCR;
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	699b      	ldr	r3, [r3, #24]
 80052cc:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 80052d0:	2001      	movs	r0, #1
 80052d2:	f7fe fca3 	bl	8003c1c <HAL_Delay>
   (heth->Instance)->MACFCR = tmpreg;
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80052de:	619a      	str	r2, [r3, #24]
   
   /*----------------------- ETHERNET MACVLANTR Configuration ----------------*/
   /* Set the ETV bit according to ETH VLANTagComparison value */
   /* Set the VL bit according to ETH VLANTagIdentifier value */  
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 80052e0:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
                                            macinit.VLANTagIdentifier);
 80052e4:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	430a      	orrs	r2, r1
 80052ee:	61da      	str	r2, [r3, #28]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg = (heth->Instance)->MACVLANTR;
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	69db      	ldr	r3, [r3, #28]
 80052f6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80052fa:	2001      	movs	r0, #1
 80052fc:	f7fe fc8e 	bl	8003c1c <HAL_Delay>
    (heth->Instance)->MACVLANTR = tmpreg;
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005308:	61da      	str	r2, [r3, #28]
    
    /* Ethernet DMA default initialization ************************************/
    dmainit.DropTCPIPChecksumErrorFrame = ETH_DROPTCPIPCHECKSUMERRORFRAME_ENABLE;
 800530a:	2300      	movs	r3, #0
 800530c:	60bb      	str	r3, [r7, #8]
    dmainit.ReceiveStoreForward = ETH_RECEIVESTOREFORWARD_ENABLE;
 800530e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005312:	60fb      	str	r3, [r7, #12]
    dmainit.FlushReceivedFrame = ETH_FLUSHRECEIVEDFRAME_ENABLE;
 8005314:	2300      	movs	r3, #0
 8005316:	613b      	str	r3, [r7, #16]
    dmainit.TransmitStoreForward = ETH_TRANSMITSTOREFORWARD_ENABLE;  
 8005318:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800531c:	617b      	str	r3, [r7, #20]
    dmainit.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 800531e:	2300      	movs	r3, #0
 8005320:	61bb      	str	r3, [r7, #24]
    dmainit.ForwardErrorFrames = ETH_FORWARDERRORFRAMES_DISABLE;
 8005322:	2300      	movs	r3, #0
 8005324:	61fb      	str	r3, [r7, #28]
    dmainit.ForwardUndersizedGoodFrames = ETH_FORWARDUNDERSIZEDGOODFRAMES_DISABLE;
 8005326:	2300      	movs	r3, #0
 8005328:	623b      	str	r3, [r7, #32]
    dmainit.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 800532a:	2300      	movs	r3, #0
 800532c:	627b      	str	r3, [r7, #36]	; 0x24
    dmainit.SecondFrameOperate = ETH_SECONDFRAMEOPERARTE_ENABLE;
 800532e:	2304      	movs	r3, #4
 8005330:	62bb      	str	r3, [r7, #40]	; 0x28
    dmainit.AddressAlignedBeats = ETH_ADDRESSALIGNEDBEATS_ENABLE;
 8005332:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005336:	62fb      	str	r3, [r7, #44]	; 0x2c
    dmainit.FixedBurst = ETH_FIXEDBURST_ENABLE;
 8005338:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800533c:	633b      	str	r3, [r7, #48]	; 0x30
    dmainit.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 800533e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8005342:	637b      	str	r3, [r7, #52]	; 0x34
    dmainit.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8005344:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005348:	63bb      	str	r3, [r7, #56]	; 0x38
    dmainit.EnhancedDescriptorFormat = ETH_DMAENHANCEDDESCRIPTOR_ENABLE;
 800534a:	2380      	movs	r3, #128	; 0x80
 800534c:	63fb      	str	r3, [r7, #60]	; 0x3c
    dmainit.DescriptorSkipLength = 0x0;
 800534e:	2300      	movs	r3, #0
 8005350:	643b      	str	r3, [r7, #64]	; 0x40
    dmainit.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8005352:	2300      	movs	r3, #0
 8005354:	647b      	str	r3, [r7, #68]	; 0x44
    
    /* Get the ETHERNET DMAOMR value */
    tmpreg = (heth->Instance)->DMAOMR;
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681a      	ldr	r2, [r3, #0]
 800535a:	f241 0318 	movw	r3, #4120	; 0x1018
 800535e:	4413      	add	r3, r2
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Clear xx bits */
    tmpreg &= ETH_DMAOMR_CLEAR_MASK;
 8005366:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800536a:	4b3d      	ldr	r3, [pc, #244]	; (8005460 <ETH_MACDMAConfig+0x38c>)
 800536c:	4013      	ands	r3, r2
 800536e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Set the TTC bit according to ETH TransmitThresholdControl value */
    /* Set the FEF bit according to ETH ForwardErrorFrames value */
    /* Set the FUF bit according to ETH ForwardUndersizedGoodFrames value */
    /* Set the RTC bit according to ETH ReceiveThresholdControl value */
    /* Set the OSF bit according to ETH SecondFrameOperate value */
    tmpreg |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 8005372:	68ba      	ldr	r2, [r7, #8]
                         dmainit.ReceiveStoreForward |
 8005374:	68fb      	ldr	r3, [r7, #12]
    tmpreg |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 8005376:	431a      	orrs	r2, r3
                         dmainit.FlushReceivedFrame |
 8005378:	693b      	ldr	r3, [r7, #16]
                         dmainit.ReceiveStoreForward |
 800537a:	431a      	orrs	r2, r3
                         dmainit.TransmitStoreForward | 
 800537c:	697b      	ldr	r3, [r7, #20]
                         dmainit.FlushReceivedFrame |
 800537e:	431a      	orrs	r2, r3
                         dmainit.TransmitThresholdControl |
 8005380:	69bb      	ldr	r3, [r7, #24]
                         dmainit.TransmitStoreForward | 
 8005382:	431a      	orrs	r2, r3
                         dmainit.ForwardErrorFrames |
 8005384:	69fb      	ldr	r3, [r7, #28]
                         dmainit.TransmitThresholdControl |
 8005386:	431a      	orrs	r2, r3
                         dmainit.ForwardUndersizedGoodFrames |
 8005388:	6a3b      	ldr	r3, [r7, #32]
                         dmainit.ForwardErrorFrames |
 800538a:	431a      	orrs	r2, r3
                         dmainit.ReceiveThresholdControl |
 800538c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
                         dmainit.ForwardUndersizedGoodFrames |
 800538e:	431a      	orrs	r2, r3
                         dmainit.SecondFrameOperate);
 8005390:	6abb      	ldr	r3, [r7, #40]	; 0x28
                         dmainit.ReceiveThresholdControl |
 8005392:	4313      	orrs	r3, r2
    tmpreg |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 8005394:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005398:	4313      	orrs	r3, r2
 800539a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    
    /* Write to ETHERNET DMAOMR */
    (heth->Instance)->DMAOMR = (uint32_t)tmpreg;
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681a      	ldr	r2, [r3, #0]
 80053a2:	f241 0318 	movw	r3, #4120	; 0x1018
 80053a6:	4413      	add	r3, r2
 80053a8:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80053ac:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg = (heth->Instance)->DMAOMR;
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681a      	ldr	r2, [r3, #0]
 80053b2:	f241 0318 	movw	r3, #4120	; 0x1018
 80053b6:	4413      	add	r3, r2
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80053be:	2001      	movs	r0, #1
 80053c0:	f7fe fc2c 	bl	8003c1c <HAL_Delay>
    (heth->Instance)->DMAOMR = tmpreg;
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681a      	ldr	r2, [r3, #0]
 80053c8:	f241 0318 	movw	r3, #4120	; 0x1018
 80053cc:	4413      	add	r3, r2
 80053ce:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80053d2:	601a      	str	r2, [r3, #0]
    /* Set the RPBL and 4*PBL bits according to ETH RxDMABurstLength value */
    /* Set the PBL and 4*PBL bits according to ETH TxDMABurstLength value */
    /* Set the Enhanced DMA descriptors bit according to ETH EnhancedDescriptorFormat value*/
    /* Set the DSL bit according to ETH DesciptorSkipLength value */
    /* Set the PR and DA bits according to ETH DMAArbitration value */
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 80053d4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
                                          dmainit.FixedBurst |
 80053d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 80053d8:	431a      	orrs	r2, r3
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 80053da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                          dmainit.FixedBurst |
 80053dc:	431a      	orrs	r2, r3
                                          dmainit.TxDMABurstLength |
 80053de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 80053e0:	431a      	orrs	r2, r3
                                          dmainit.EnhancedDescriptorFormat |
 80053e2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
                                          dmainit.TxDMABurstLength |
 80053e4:	431a      	orrs	r2, r3
                                          (dmainit.DescriptorSkipLength << 2) |
 80053e6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80053e8:	009b      	lsls	r3, r3, #2
                                          dmainit.EnhancedDescriptorFormat |
 80053ea:	431a      	orrs	r2, r3
                                          dmainit.DMAArbitration |
 80053ec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
                                          (dmainit.DescriptorSkipLength << 2) |
 80053ee:	431a      	orrs	r2, r3
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80053f8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80053fc:	601a      	str	r2, [r3, #0]
                                          ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */
     
     /* Wait until the write operation will be taken into account:
        at least four TX_CLK/RX_CLK clock cycles */
     tmpreg = (heth->Instance)->DMABMR;
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
     HAL_Delay(ETH_REG_WRITE_DELAY);
 800540c:	2001      	movs	r0, #1
 800540e:	f7fe fc05 	bl	8003c1c <HAL_Delay>
     (heth->Instance)->DMABMR = tmpreg;
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800541a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800541e:	601a      	str	r2, [r3, #0]

     if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	699b      	ldr	r3, [r3, #24]
 8005424:	2b01      	cmp	r3, #1
 8005426:	d10d      	bne.n	8005444 <ETH_MACDMAConfig+0x370>
     {
       /* Enable the Ethernet Rx Interrupt */
       __HAL_ETH_DMA_ENABLE_IT((heth), ETH_DMA_IT_NIS | ETH_DMA_IT_R);
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681a      	ldr	r2, [r3, #0]
 800542c:	f241 031c 	movw	r3, #4124	; 0x101c
 8005430:	4413      	add	r3, r2
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	687a      	ldr	r2, [r7, #4]
 8005436:	6811      	ldr	r1, [r2, #0]
 8005438:	4a0a      	ldr	r2, [pc, #40]	; (8005464 <ETH_MACDMAConfig+0x390>)
 800543a:	431a      	orrs	r2, r3
 800543c:	f241 031c 	movw	r3, #4124	; 0x101c
 8005440:	440b      	add	r3, r1
 8005442:	601a      	str	r2, [r3, #0]
     }

     /* Initialize MAC address in ethernet MAC */ 
     ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	695b      	ldr	r3, [r3, #20]
 8005448:	461a      	mov	r2, r3
 800544a:	2100      	movs	r1, #0
 800544c:	6878      	ldr	r0, [r7, #4]
 800544e:	f000 f80b 	bl	8005468 <ETH_MACAddressConfig>
}
 8005452:	bf00      	nop
 8005454:	37c0      	adds	r7, #192	; 0xc0
 8005456:	46bd      	mov	sp, r7
 8005458:	bd80      	pop	{r7, pc}
 800545a:	bf00      	nop
 800545c:	ff20810f 	.word	0xff20810f
 8005460:	f8de3f23 	.word	0xf8de3f23
 8005464:	00010040 	.word	0x00010040

08005468 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8005468:	b480      	push	{r7}
 800546a:	b087      	sub	sp, #28
 800546c:	af00      	add	r7, sp, #0
 800546e:	60f8      	str	r0, [r7, #12]
 8005470:	60b9      	str	r1, [r7, #8]
 8005472:	607a      	str	r2, [r7, #4]
  
  /* Check the parameters */
  assert_param(IS_ETH_MAC_ADDRESS0123(MacAddr));
  
  /* Calculate the selected MAC address high register */
  tmpreg = ((uint32_t)Addr[5] << 8) | (uint32_t)Addr[4];
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	3305      	adds	r3, #5
 8005478:	781b      	ldrb	r3, [r3, #0]
 800547a:	021b      	lsls	r3, r3, #8
 800547c:	687a      	ldr	r2, [r7, #4]
 800547e:	3204      	adds	r2, #4
 8005480:	7812      	ldrb	r2, [r2, #0]
 8005482:	4313      	orrs	r3, r2
 8005484:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg;
 8005486:	68ba      	ldr	r2, [r7, #8]
 8005488:	4b11      	ldr	r3, [pc, #68]	; (80054d0 <ETH_MACAddressConfig+0x68>)
 800548a:	4413      	add	r3, r2
 800548c:	461a      	mov	r2, r3
 800548e:	697b      	ldr	r3, [r7, #20]
 8005490:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg = ((uint32_t)Addr[3] << 24) | ((uint32_t)Addr[2] << 16) | ((uint32_t)Addr[1] << 8) | Addr[0];
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	3303      	adds	r3, #3
 8005496:	781b      	ldrb	r3, [r3, #0]
 8005498:	061a      	lsls	r2, r3, #24
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	3302      	adds	r3, #2
 800549e:	781b      	ldrb	r3, [r3, #0]
 80054a0:	041b      	lsls	r3, r3, #16
 80054a2:	431a      	orrs	r2, r3
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	3301      	adds	r3, #1
 80054a8:	781b      	ldrb	r3, [r3, #0]
 80054aa:	021b      	lsls	r3, r3, #8
 80054ac:	4313      	orrs	r3, r2
 80054ae:	687a      	ldr	r2, [r7, #4]
 80054b0:	7812      	ldrb	r2, [r2, #0]
 80054b2:	4313      	orrs	r3, r2
 80054b4:	617b      	str	r3, [r7, #20]
  
  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg;
 80054b6:	68ba      	ldr	r2, [r7, #8]
 80054b8:	4b06      	ldr	r3, [pc, #24]	; (80054d4 <ETH_MACAddressConfig+0x6c>)
 80054ba:	4413      	add	r3, r2
 80054bc:	461a      	mov	r2, r3
 80054be:	697b      	ldr	r3, [r7, #20]
 80054c0:	6013      	str	r3, [r2, #0]
}
 80054c2:	bf00      	nop
 80054c4:	371c      	adds	r7, #28
 80054c6:	46bd      	mov	sp, r7
 80054c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054cc:	4770      	bx	lr
 80054ce:	bf00      	nop
 80054d0:	40028040 	.word	0x40028040
 80054d4:	40028044 	.word	0x40028044

080054d8 <ETH_MACTransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module  
  * @retval None
  */
static void ETH_MACTransmissionEnable(ETH_HandleTypeDef *heth)
{ 
 80054d8:	b580      	push	{r7, lr}
 80054da:	b084      	sub	sp, #16
 80054dc:	af00      	add	r7, sp, #0
 80054de:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 80054e0:	2300      	movs	r3, #0
 80054e2:	60fb      	str	r3, [r7, #12]
  
  /* Enable the MAC transmission */
  (heth->Instance)->MACCR |= ETH_MACCR_TE;
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	681a      	ldr	r2, [r3, #0]
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	f042 0208 	orr.w	r2, r2, #8
 80054f2:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->MACCR;
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80054fc:	2001      	movs	r0, #1
 80054fe:	f7fe fb8d 	bl	8003c1c <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg;
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	68fa      	ldr	r2, [r7, #12]
 8005508:	601a      	str	r2, [r3, #0]
}
 800550a:	bf00      	nop
 800550c:	3710      	adds	r7, #16
 800550e:	46bd      	mov	sp, r7
 8005510:	bd80      	pop	{r7, pc}

08005512 <ETH_MACReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_MACReceptionEnable(ETH_HandleTypeDef *heth)
{ 
 8005512:	b580      	push	{r7, lr}
 8005514:	b084      	sub	sp, #16
 8005516:	af00      	add	r7, sp, #0
 8005518:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 800551a:	2300      	movs	r3, #0
 800551c:	60fb      	str	r3, [r7, #12]
  
  /* Enable the MAC reception */
  (heth->Instance)->MACCR |= ETH_MACCR_RE;
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	681a      	ldr	r2, [r3, #0]
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	f042 0204 	orr.w	r2, r2, #4
 800552c:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->MACCR;
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8005536:	2001      	movs	r0, #1
 8005538:	f7fe fb70 	bl	8003c1c <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg;
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	68fa      	ldr	r2, [r7, #12]
 8005542:	601a      	str	r2, [r3, #0]
}
 8005544:	bf00      	nop
 8005546:	3710      	adds	r7, #16
 8005548:	46bd      	mov	sp, r7
 800554a:	bd80      	pop	{r7, pc}

0800554c <ETH_DMATransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_DMATransmissionEnable(ETH_HandleTypeDef *heth)
{
 800554c:	b480      	push	{r7}
 800554e:	b083      	sub	sp, #12
 8005550:	af00      	add	r7, sp, #0
 8005552:	6078      	str	r0, [r7, #4]
  /* Enable the DMA transmission */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_ST;  
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681a      	ldr	r2, [r3, #0]
 8005558:	f241 0318 	movw	r3, #4120	; 0x1018
 800555c:	4413      	add	r3, r2
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	687a      	ldr	r2, [r7, #4]
 8005562:	6811      	ldr	r1, [r2, #0]
 8005564:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8005568:	f241 0318 	movw	r3, #4120	; 0x1018
 800556c:	440b      	add	r3, r1
 800556e:	601a      	str	r2, [r3, #0]
}
 8005570:	bf00      	nop
 8005572:	370c      	adds	r7, #12
 8005574:	46bd      	mov	sp, r7
 8005576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800557a:	4770      	bx	lr

0800557c <ETH_DMAReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module 
  * @retval None
  */
static void ETH_DMAReceptionEnable(ETH_HandleTypeDef *heth)
{  
 800557c:	b480      	push	{r7}
 800557e:	b083      	sub	sp, #12
 8005580:	af00      	add	r7, sp, #0
 8005582:	6078      	str	r0, [r7, #4]
  /* Enable the DMA reception */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_SR;  
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681a      	ldr	r2, [r3, #0]
 8005588:	f241 0318 	movw	r3, #4120	; 0x1018
 800558c:	4413      	add	r3, r2
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	687a      	ldr	r2, [r7, #4]
 8005592:	6811      	ldr	r1, [r2, #0]
 8005594:	f043 0202 	orr.w	r2, r3, #2
 8005598:	f241 0318 	movw	r3, #4120	; 0x1018
 800559c:	440b      	add	r3, r1
 800559e:	601a      	str	r2, [r3, #0]
}
 80055a0:	bf00      	nop
 80055a2:	370c      	adds	r7, #12
 80055a4:	46bd      	mov	sp, r7
 80055a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055aa:	4770      	bx	lr

080055ac <ETH_FlushTransmitFIFO>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 80055ac:	b580      	push	{r7, lr}
 80055ae:	b084      	sub	sp, #16
 80055b0:	af00      	add	r7, sp, #0
 80055b2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 80055b4:	2300      	movs	r3, #0
 80055b6:	60fb      	str	r3, [r7, #12]
  
  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681a      	ldr	r2, [r3, #0]
 80055bc:	f241 0318 	movw	r3, #4120	; 0x1018
 80055c0:	4413      	add	r3, r2
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	687a      	ldr	r2, [r7, #4]
 80055c6:	6811      	ldr	r1, [r2, #0]
 80055c8:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80055cc:	f241 0318 	movw	r3, #4120	; 0x1018
 80055d0:	440b      	add	r3, r1
 80055d2:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->DMAOMR;
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681a      	ldr	r2, [r3, #0]
 80055d8:	f241 0318 	movw	r3, #4120	; 0x1018
 80055dc:	4413      	add	r3, r2
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80055e2:	2001      	movs	r0, #1
 80055e4:	f7fe fb1a 	bl	8003c1c <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg;
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	6819      	ldr	r1, [r3, #0]
 80055ec:	68fa      	ldr	r2, [r7, #12]
 80055ee:	f241 0318 	movw	r3, #4120	; 0x1018
 80055f2:	440b      	add	r3, r1
 80055f4:	601a      	str	r2, [r3, #0]
}
 80055f6:	bf00      	nop
 80055f8:	3710      	adds	r7, #16
 80055fa:	46bd      	mov	sp, r7
 80055fc:	bd80      	pop	{r7, pc}
	...

08005600 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005600:	b480      	push	{r7}
 8005602:	b089      	sub	sp, #36	; 0x24
 8005604:	af00      	add	r7, sp, #0
 8005606:	6078      	str	r0, [r7, #4]
 8005608:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800560a:	2300      	movs	r3, #0
 800560c:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800560e:	2300      	movs	r3, #0
 8005610:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8005612:	2300      	movs	r3, #0
 8005614:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8005616:	2300      	movs	r3, #0
 8005618:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 800561a:	2300      	movs	r3, #0
 800561c:	61fb      	str	r3, [r7, #28]
 800561e:	e175      	b.n	800590c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8005620:	2201      	movs	r2, #1
 8005622:	69fb      	ldr	r3, [r7, #28]
 8005624:	fa02 f303 	lsl.w	r3, r2, r3
 8005628:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800562a:	683b      	ldr	r3, [r7, #0]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	697a      	ldr	r2, [r7, #20]
 8005630:	4013      	ands	r3, r2
 8005632:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005634:	693a      	ldr	r2, [r7, #16]
 8005636:	697b      	ldr	r3, [r7, #20]
 8005638:	429a      	cmp	r2, r3
 800563a:	f040 8164 	bne.w	8005906 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800563e:	683b      	ldr	r3, [r7, #0]
 8005640:	685b      	ldr	r3, [r3, #4]
 8005642:	2b01      	cmp	r3, #1
 8005644:	d00b      	beq.n	800565e <HAL_GPIO_Init+0x5e>
 8005646:	683b      	ldr	r3, [r7, #0]
 8005648:	685b      	ldr	r3, [r3, #4]
 800564a:	2b02      	cmp	r3, #2
 800564c:	d007      	beq.n	800565e <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800564e:	683b      	ldr	r3, [r7, #0]
 8005650:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005652:	2b11      	cmp	r3, #17
 8005654:	d003      	beq.n	800565e <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005656:	683b      	ldr	r3, [r7, #0]
 8005658:	685b      	ldr	r3, [r3, #4]
 800565a:	2b12      	cmp	r3, #18
 800565c:	d130      	bne.n	80056c0 <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	689b      	ldr	r3, [r3, #8]
 8005662:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8005664:	69fb      	ldr	r3, [r7, #28]
 8005666:	005b      	lsls	r3, r3, #1
 8005668:	2203      	movs	r2, #3
 800566a:	fa02 f303 	lsl.w	r3, r2, r3
 800566e:	43db      	mvns	r3, r3
 8005670:	69ba      	ldr	r2, [r7, #24]
 8005672:	4013      	ands	r3, r2
 8005674:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8005676:	683b      	ldr	r3, [r7, #0]
 8005678:	68da      	ldr	r2, [r3, #12]
 800567a:	69fb      	ldr	r3, [r7, #28]
 800567c:	005b      	lsls	r3, r3, #1
 800567e:	fa02 f303 	lsl.w	r3, r2, r3
 8005682:	69ba      	ldr	r2, [r7, #24]
 8005684:	4313      	orrs	r3, r2
 8005686:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	69ba      	ldr	r2, [r7, #24]
 800568c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	685b      	ldr	r3, [r3, #4]
 8005692:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005694:	2201      	movs	r2, #1
 8005696:	69fb      	ldr	r3, [r7, #28]
 8005698:	fa02 f303 	lsl.w	r3, r2, r3
 800569c:	43db      	mvns	r3, r3
 800569e:	69ba      	ldr	r2, [r7, #24]
 80056a0:	4013      	ands	r3, r2
 80056a2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 80056a4:	683b      	ldr	r3, [r7, #0]
 80056a6:	685b      	ldr	r3, [r3, #4]
 80056a8:	091b      	lsrs	r3, r3, #4
 80056aa:	f003 0201 	and.w	r2, r3, #1
 80056ae:	69fb      	ldr	r3, [r7, #28]
 80056b0:	fa02 f303 	lsl.w	r3, r2, r3
 80056b4:	69ba      	ldr	r2, [r7, #24]
 80056b6:	4313      	orrs	r3, r2
 80056b8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	69ba      	ldr	r2, [r7, #24]
 80056be:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	68db      	ldr	r3, [r3, #12]
 80056c4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80056c6:	69fb      	ldr	r3, [r7, #28]
 80056c8:	005b      	lsls	r3, r3, #1
 80056ca:	2203      	movs	r2, #3
 80056cc:	fa02 f303 	lsl.w	r3, r2, r3
 80056d0:	43db      	mvns	r3, r3
 80056d2:	69ba      	ldr	r2, [r7, #24]
 80056d4:	4013      	ands	r3, r2
 80056d6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 80056d8:	683b      	ldr	r3, [r7, #0]
 80056da:	689a      	ldr	r2, [r3, #8]
 80056dc:	69fb      	ldr	r3, [r7, #28]
 80056de:	005b      	lsls	r3, r3, #1
 80056e0:	fa02 f303 	lsl.w	r3, r2, r3
 80056e4:	69ba      	ldr	r2, [r7, #24]
 80056e6:	4313      	orrs	r3, r2
 80056e8:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	69ba      	ldr	r2, [r7, #24]
 80056ee:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80056f0:	683b      	ldr	r3, [r7, #0]
 80056f2:	685b      	ldr	r3, [r3, #4]
 80056f4:	2b02      	cmp	r3, #2
 80056f6:	d003      	beq.n	8005700 <HAL_GPIO_Init+0x100>
 80056f8:	683b      	ldr	r3, [r7, #0]
 80056fa:	685b      	ldr	r3, [r3, #4]
 80056fc:	2b12      	cmp	r3, #18
 80056fe:	d123      	bne.n	8005748 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8005700:	69fb      	ldr	r3, [r7, #28]
 8005702:	08da      	lsrs	r2, r3, #3
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	3208      	adds	r2, #8
 8005708:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800570c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800570e:	69fb      	ldr	r3, [r7, #28]
 8005710:	f003 0307 	and.w	r3, r3, #7
 8005714:	009b      	lsls	r3, r3, #2
 8005716:	220f      	movs	r2, #15
 8005718:	fa02 f303 	lsl.w	r3, r2, r3
 800571c:	43db      	mvns	r3, r3
 800571e:	69ba      	ldr	r2, [r7, #24]
 8005720:	4013      	ands	r3, r2
 8005722:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8005724:	683b      	ldr	r3, [r7, #0]
 8005726:	691a      	ldr	r2, [r3, #16]
 8005728:	69fb      	ldr	r3, [r7, #28]
 800572a:	f003 0307 	and.w	r3, r3, #7
 800572e:	009b      	lsls	r3, r3, #2
 8005730:	fa02 f303 	lsl.w	r3, r2, r3
 8005734:	69ba      	ldr	r2, [r7, #24]
 8005736:	4313      	orrs	r3, r2
 8005738:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800573a:	69fb      	ldr	r3, [r7, #28]
 800573c:	08da      	lsrs	r2, r3, #3
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	3208      	adds	r2, #8
 8005742:	69b9      	ldr	r1, [r7, #24]
 8005744:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800574e:	69fb      	ldr	r3, [r7, #28]
 8005750:	005b      	lsls	r3, r3, #1
 8005752:	2203      	movs	r2, #3
 8005754:	fa02 f303 	lsl.w	r3, r2, r3
 8005758:	43db      	mvns	r3, r3
 800575a:	69ba      	ldr	r2, [r7, #24]
 800575c:	4013      	ands	r3, r2
 800575e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8005760:	683b      	ldr	r3, [r7, #0]
 8005762:	685b      	ldr	r3, [r3, #4]
 8005764:	f003 0203 	and.w	r2, r3, #3
 8005768:	69fb      	ldr	r3, [r7, #28]
 800576a:	005b      	lsls	r3, r3, #1
 800576c:	fa02 f303 	lsl.w	r3, r2, r3
 8005770:	69ba      	ldr	r2, [r7, #24]
 8005772:	4313      	orrs	r3, r2
 8005774:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	69ba      	ldr	r2, [r7, #24]
 800577a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800577c:	683b      	ldr	r3, [r7, #0]
 800577e:	685b      	ldr	r3, [r3, #4]
 8005780:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005784:	2b00      	cmp	r3, #0
 8005786:	f000 80be 	beq.w	8005906 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800578a:	4b65      	ldr	r3, [pc, #404]	; (8005920 <HAL_GPIO_Init+0x320>)
 800578c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800578e:	4a64      	ldr	r2, [pc, #400]	; (8005920 <HAL_GPIO_Init+0x320>)
 8005790:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005794:	6453      	str	r3, [r2, #68]	; 0x44
 8005796:	4b62      	ldr	r3, [pc, #392]	; (8005920 <HAL_GPIO_Init+0x320>)
 8005798:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800579a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800579e:	60fb      	str	r3, [r7, #12]
 80057a0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80057a2:	4a60      	ldr	r2, [pc, #384]	; (8005924 <HAL_GPIO_Init+0x324>)
 80057a4:	69fb      	ldr	r3, [r7, #28]
 80057a6:	089b      	lsrs	r3, r3, #2
 80057a8:	3302      	adds	r3, #2
 80057aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80057ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80057b0:	69fb      	ldr	r3, [r7, #28]
 80057b2:	f003 0303 	and.w	r3, r3, #3
 80057b6:	009b      	lsls	r3, r3, #2
 80057b8:	220f      	movs	r2, #15
 80057ba:	fa02 f303 	lsl.w	r3, r2, r3
 80057be:	43db      	mvns	r3, r3
 80057c0:	69ba      	ldr	r2, [r7, #24]
 80057c2:	4013      	ands	r3, r2
 80057c4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	4a57      	ldr	r2, [pc, #348]	; (8005928 <HAL_GPIO_Init+0x328>)
 80057ca:	4293      	cmp	r3, r2
 80057cc:	d037      	beq.n	800583e <HAL_GPIO_Init+0x23e>
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	4a56      	ldr	r2, [pc, #344]	; (800592c <HAL_GPIO_Init+0x32c>)
 80057d2:	4293      	cmp	r3, r2
 80057d4:	d031      	beq.n	800583a <HAL_GPIO_Init+0x23a>
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	4a55      	ldr	r2, [pc, #340]	; (8005930 <HAL_GPIO_Init+0x330>)
 80057da:	4293      	cmp	r3, r2
 80057dc:	d02b      	beq.n	8005836 <HAL_GPIO_Init+0x236>
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	4a54      	ldr	r2, [pc, #336]	; (8005934 <HAL_GPIO_Init+0x334>)
 80057e2:	4293      	cmp	r3, r2
 80057e4:	d025      	beq.n	8005832 <HAL_GPIO_Init+0x232>
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	4a53      	ldr	r2, [pc, #332]	; (8005938 <HAL_GPIO_Init+0x338>)
 80057ea:	4293      	cmp	r3, r2
 80057ec:	d01f      	beq.n	800582e <HAL_GPIO_Init+0x22e>
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	4a52      	ldr	r2, [pc, #328]	; (800593c <HAL_GPIO_Init+0x33c>)
 80057f2:	4293      	cmp	r3, r2
 80057f4:	d019      	beq.n	800582a <HAL_GPIO_Init+0x22a>
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	4a51      	ldr	r2, [pc, #324]	; (8005940 <HAL_GPIO_Init+0x340>)
 80057fa:	4293      	cmp	r3, r2
 80057fc:	d013      	beq.n	8005826 <HAL_GPIO_Init+0x226>
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	4a50      	ldr	r2, [pc, #320]	; (8005944 <HAL_GPIO_Init+0x344>)
 8005802:	4293      	cmp	r3, r2
 8005804:	d00d      	beq.n	8005822 <HAL_GPIO_Init+0x222>
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	4a4f      	ldr	r2, [pc, #316]	; (8005948 <HAL_GPIO_Init+0x348>)
 800580a:	4293      	cmp	r3, r2
 800580c:	d007      	beq.n	800581e <HAL_GPIO_Init+0x21e>
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	4a4e      	ldr	r2, [pc, #312]	; (800594c <HAL_GPIO_Init+0x34c>)
 8005812:	4293      	cmp	r3, r2
 8005814:	d101      	bne.n	800581a <HAL_GPIO_Init+0x21a>
 8005816:	2309      	movs	r3, #9
 8005818:	e012      	b.n	8005840 <HAL_GPIO_Init+0x240>
 800581a:	230a      	movs	r3, #10
 800581c:	e010      	b.n	8005840 <HAL_GPIO_Init+0x240>
 800581e:	2308      	movs	r3, #8
 8005820:	e00e      	b.n	8005840 <HAL_GPIO_Init+0x240>
 8005822:	2307      	movs	r3, #7
 8005824:	e00c      	b.n	8005840 <HAL_GPIO_Init+0x240>
 8005826:	2306      	movs	r3, #6
 8005828:	e00a      	b.n	8005840 <HAL_GPIO_Init+0x240>
 800582a:	2305      	movs	r3, #5
 800582c:	e008      	b.n	8005840 <HAL_GPIO_Init+0x240>
 800582e:	2304      	movs	r3, #4
 8005830:	e006      	b.n	8005840 <HAL_GPIO_Init+0x240>
 8005832:	2303      	movs	r3, #3
 8005834:	e004      	b.n	8005840 <HAL_GPIO_Init+0x240>
 8005836:	2302      	movs	r3, #2
 8005838:	e002      	b.n	8005840 <HAL_GPIO_Init+0x240>
 800583a:	2301      	movs	r3, #1
 800583c:	e000      	b.n	8005840 <HAL_GPIO_Init+0x240>
 800583e:	2300      	movs	r3, #0
 8005840:	69fa      	ldr	r2, [r7, #28]
 8005842:	f002 0203 	and.w	r2, r2, #3
 8005846:	0092      	lsls	r2, r2, #2
 8005848:	4093      	lsls	r3, r2
 800584a:	69ba      	ldr	r2, [r7, #24]
 800584c:	4313      	orrs	r3, r2
 800584e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8005850:	4934      	ldr	r1, [pc, #208]	; (8005924 <HAL_GPIO_Init+0x324>)
 8005852:	69fb      	ldr	r3, [r7, #28]
 8005854:	089b      	lsrs	r3, r3, #2
 8005856:	3302      	adds	r3, #2
 8005858:	69ba      	ldr	r2, [r7, #24]
 800585a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800585e:	4b3c      	ldr	r3, [pc, #240]	; (8005950 <HAL_GPIO_Init+0x350>)
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005864:	693b      	ldr	r3, [r7, #16]
 8005866:	43db      	mvns	r3, r3
 8005868:	69ba      	ldr	r2, [r7, #24]
 800586a:	4013      	ands	r3, r2
 800586c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800586e:	683b      	ldr	r3, [r7, #0]
 8005870:	685b      	ldr	r3, [r3, #4]
 8005872:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005876:	2b00      	cmp	r3, #0
 8005878:	d003      	beq.n	8005882 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800587a:	69ba      	ldr	r2, [r7, #24]
 800587c:	693b      	ldr	r3, [r7, #16]
 800587e:	4313      	orrs	r3, r2
 8005880:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005882:	4a33      	ldr	r2, [pc, #204]	; (8005950 <HAL_GPIO_Init+0x350>)
 8005884:	69bb      	ldr	r3, [r7, #24]
 8005886:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8005888:	4b31      	ldr	r3, [pc, #196]	; (8005950 <HAL_GPIO_Init+0x350>)
 800588a:	685b      	ldr	r3, [r3, #4]
 800588c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800588e:	693b      	ldr	r3, [r7, #16]
 8005890:	43db      	mvns	r3, r3
 8005892:	69ba      	ldr	r2, [r7, #24]
 8005894:	4013      	ands	r3, r2
 8005896:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005898:	683b      	ldr	r3, [r7, #0]
 800589a:	685b      	ldr	r3, [r3, #4]
 800589c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d003      	beq.n	80058ac <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80058a4:	69ba      	ldr	r2, [r7, #24]
 80058a6:	693b      	ldr	r3, [r7, #16]
 80058a8:	4313      	orrs	r3, r2
 80058aa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80058ac:	4a28      	ldr	r2, [pc, #160]	; (8005950 <HAL_GPIO_Init+0x350>)
 80058ae:	69bb      	ldr	r3, [r7, #24]
 80058b0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80058b2:	4b27      	ldr	r3, [pc, #156]	; (8005950 <HAL_GPIO_Init+0x350>)
 80058b4:	689b      	ldr	r3, [r3, #8]
 80058b6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80058b8:	693b      	ldr	r3, [r7, #16]
 80058ba:	43db      	mvns	r3, r3
 80058bc:	69ba      	ldr	r2, [r7, #24]
 80058be:	4013      	ands	r3, r2
 80058c0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80058c2:	683b      	ldr	r3, [r7, #0]
 80058c4:	685b      	ldr	r3, [r3, #4]
 80058c6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d003      	beq.n	80058d6 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80058ce:	69ba      	ldr	r2, [r7, #24]
 80058d0:	693b      	ldr	r3, [r7, #16]
 80058d2:	4313      	orrs	r3, r2
 80058d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80058d6:	4a1e      	ldr	r2, [pc, #120]	; (8005950 <HAL_GPIO_Init+0x350>)
 80058d8:	69bb      	ldr	r3, [r7, #24]
 80058da:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80058dc:	4b1c      	ldr	r3, [pc, #112]	; (8005950 <HAL_GPIO_Init+0x350>)
 80058de:	68db      	ldr	r3, [r3, #12]
 80058e0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80058e2:	693b      	ldr	r3, [r7, #16]
 80058e4:	43db      	mvns	r3, r3
 80058e6:	69ba      	ldr	r2, [r7, #24]
 80058e8:	4013      	ands	r3, r2
 80058ea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80058ec:	683b      	ldr	r3, [r7, #0]
 80058ee:	685b      	ldr	r3, [r3, #4]
 80058f0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d003      	beq.n	8005900 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80058f8:	69ba      	ldr	r2, [r7, #24]
 80058fa:	693b      	ldr	r3, [r7, #16]
 80058fc:	4313      	orrs	r3, r2
 80058fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005900:	4a13      	ldr	r2, [pc, #76]	; (8005950 <HAL_GPIO_Init+0x350>)
 8005902:	69bb      	ldr	r3, [r7, #24]
 8005904:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 8005906:	69fb      	ldr	r3, [r7, #28]
 8005908:	3301      	adds	r3, #1
 800590a:	61fb      	str	r3, [r7, #28]
 800590c:	69fb      	ldr	r3, [r7, #28]
 800590e:	2b0f      	cmp	r3, #15
 8005910:	f67f ae86 	bls.w	8005620 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8005914:	bf00      	nop
 8005916:	3724      	adds	r7, #36	; 0x24
 8005918:	46bd      	mov	sp, r7
 800591a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800591e:	4770      	bx	lr
 8005920:	40023800 	.word	0x40023800
 8005924:	40013800 	.word	0x40013800
 8005928:	40020000 	.word	0x40020000
 800592c:	40020400 	.word	0x40020400
 8005930:	40020800 	.word	0x40020800
 8005934:	40020c00 	.word	0x40020c00
 8005938:	40021000 	.word	0x40021000
 800593c:	40021400 	.word	0x40021400
 8005940:	40021800 	.word	0x40021800
 8005944:	40021c00 	.word	0x40021c00
 8005948:	40022000 	.word	0x40022000
 800594c:	40022400 	.word	0x40022400
 8005950:	40013c00 	.word	0x40013c00

08005954 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005954:	b480      	push	{r7}
 8005956:	b085      	sub	sp, #20
 8005958:	af00      	add	r7, sp, #0
 800595a:	6078      	str	r0, [r7, #4]
 800595c:	460b      	mov	r3, r1
 800595e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	691a      	ldr	r2, [r3, #16]
 8005964:	887b      	ldrh	r3, [r7, #2]
 8005966:	4013      	ands	r3, r2
 8005968:	2b00      	cmp	r3, #0
 800596a:	d002      	beq.n	8005972 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800596c:	2301      	movs	r3, #1
 800596e:	73fb      	strb	r3, [r7, #15]
 8005970:	e001      	b.n	8005976 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005972:	2300      	movs	r3, #0
 8005974:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005976:	7bfb      	ldrb	r3, [r7, #15]
}
 8005978:	4618      	mov	r0, r3
 800597a:	3714      	adds	r7, #20
 800597c:	46bd      	mov	sp, r7
 800597e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005982:	4770      	bx	lr

08005984 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005984:	b480      	push	{r7}
 8005986:	b083      	sub	sp, #12
 8005988:	af00      	add	r7, sp, #0
 800598a:	6078      	str	r0, [r7, #4]
 800598c:	460b      	mov	r3, r1
 800598e:	807b      	strh	r3, [r7, #2]
 8005990:	4613      	mov	r3, r2
 8005992:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005994:	787b      	ldrb	r3, [r7, #1]
 8005996:	2b00      	cmp	r3, #0
 8005998:	d003      	beq.n	80059a2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800599a:	887a      	ldrh	r2, [r7, #2]
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80059a0:	e003      	b.n	80059aa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80059a2:	887b      	ldrh	r3, [r7, #2]
 80059a4:	041a      	lsls	r2, r3, #16
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	619a      	str	r2, [r3, #24]
}
 80059aa:	bf00      	nop
 80059ac:	370c      	adds	r7, #12
 80059ae:	46bd      	mov	sp, r7
 80059b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b4:	4770      	bx	lr

080059b6 <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80059b6:	b480      	push	{r7}
 80059b8:	b083      	sub	sp, #12
 80059ba:	af00      	add	r7, sp, #0
 80059bc:	6078      	str	r0, [r7, #4]
 80059be:	460b      	mov	r3, r1
 80059c0:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0X00u)
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	695a      	ldr	r2, [r3, #20]
 80059c6:	887b      	ldrh	r3, [r7, #2]
 80059c8:	4013      	ands	r3, r2
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d004      	beq.n	80059d8 <HAL_GPIO_TogglePin+0x22>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80059ce:	887b      	ldrh	r3, [r7, #2]
 80059d0:	041a      	lsls	r2, r3, #16
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 80059d6:	e002      	b.n	80059de <HAL_GPIO_TogglePin+0x28>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80059d8:	887a      	ldrh	r2, [r7, #2]
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	619a      	str	r2, [r3, #24]
}
 80059de:	bf00      	nop
 80059e0:	370c      	adds	r7, #12
 80059e2:	46bd      	mov	sp, r7
 80059e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e8:	4770      	bx	lr
	...

080059ec <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80059ec:	b580      	push	{r7, lr}
 80059ee:	b082      	sub	sp, #8
 80059f0:	af00      	add	r7, sp, #0
 80059f2:	4603      	mov	r3, r0
 80059f4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80059f6:	4b08      	ldr	r3, [pc, #32]	; (8005a18 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80059f8:	695a      	ldr	r2, [r3, #20]
 80059fa:	88fb      	ldrh	r3, [r7, #6]
 80059fc:	4013      	ands	r3, r2
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d006      	beq.n	8005a10 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005a02:	4a05      	ldr	r2, [pc, #20]	; (8005a18 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005a04:	88fb      	ldrh	r3, [r7, #6]
 8005a06:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005a08:	88fb      	ldrh	r3, [r7, #6]
 8005a0a:	4618      	mov	r0, r3
 8005a0c:	f7fd fb38 	bl	8003080 <HAL_GPIO_EXTI_Callback>
  }
}
 8005a10:	bf00      	nop
 8005a12:	3708      	adds	r7, #8
 8005a14:	46bd      	mov	sp, r7
 8005a16:	bd80      	pop	{r7, pc}
 8005a18:	40013c00 	.word	0x40013c00

08005a1c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005a1c:	b580      	push	{r7, lr}
 8005a1e:	b082      	sub	sp, #8
 8005a20:	af00      	add	r7, sp, #0
 8005a22:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d101      	bne.n	8005a2e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005a2a:	2301      	movs	r3, #1
 8005a2c:	e07f      	b.n	8005b2e <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005a34:	b2db      	uxtb	r3, r3
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d106      	bne.n	8005a48 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	2200      	movs	r2, #0
 8005a3e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8005a42:	6878      	ldr	r0, [r7, #4]
 8005a44:	f7fd fe88 	bl	8003758 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	2224      	movs	r2, #36	; 0x24
 8005a4c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	681a      	ldr	r2, [r3, #0]
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	f022 0201 	bic.w	r2, r2, #1
 8005a5e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	685a      	ldr	r2, [r3, #4]
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005a6c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	689a      	ldr	r2, [r3, #8]
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005a7c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	68db      	ldr	r3, [r3, #12]
 8005a82:	2b01      	cmp	r3, #1
 8005a84:	d107      	bne.n	8005a96 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	689a      	ldr	r2, [r3, #8]
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005a92:	609a      	str	r2, [r3, #8]
 8005a94:	e006      	b.n	8005aa4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	689a      	ldr	r2, [r3, #8]
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8005aa2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	68db      	ldr	r3, [r3, #12]
 8005aa8:	2b02      	cmp	r3, #2
 8005aaa:	d104      	bne.n	8005ab6 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005ab4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	6859      	ldr	r1, [r3, #4]
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681a      	ldr	r2, [r3, #0]
 8005ac0:	4b1d      	ldr	r3, [pc, #116]	; (8005b38 <HAL_I2C_Init+0x11c>)
 8005ac2:	430b      	orrs	r3, r1
 8005ac4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	68da      	ldr	r2, [r3, #12]
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005ad4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	691a      	ldr	r2, [r3, #16]
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	695b      	ldr	r3, [r3, #20]
 8005ade:	ea42 0103 	orr.w	r1, r2, r3
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	699b      	ldr	r3, [r3, #24]
 8005ae6:	021a      	lsls	r2, r3, #8
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	430a      	orrs	r2, r1
 8005aee:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	69d9      	ldr	r1, [r3, #28]
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	6a1a      	ldr	r2, [r3, #32]
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	430a      	orrs	r2, r1
 8005afe:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	681a      	ldr	r2, [r3, #0]
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	f042 0201 	orr.w	r2, r2, #1
 8005b0e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	2200      	movs	r2, #0
 8005b14:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	2220      	movs	r2, #32
 8005b1a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	2200      	movs	r2, #0
 8005b22:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	2200      	movs	r2, #0
 8005b28:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8005b2c:	2300      	movs	r3, #0
}
 8005b2e:	4618      	mov	r0, r3
 8005b30:	3708      	adds	r7, #8
 8005b32:	46bd      	mov	sp, r7
 8005b34:	bd80      	pop	{r7, pc}
 8005b36:	bf00      	nop
 8005b38:	02008000 	.word	0x02008000

08005b3c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005b3c:	b580      	push	{r7, lr}
 8005b3e:	b088      	sub	sp, #32
 8005b40:	af02      	add	r7, sp, #8
 8005b42:	60f8      	str	r0, [r7, #12]
 8005b44:	607a      	str	r2, [r7, #4]
 8005b46:	461a      	mov	r2, r3
 8005b48:	460b      	mov	r3, r1
 8005b4a:	817b      	strh	r3, [r7, #10]
 8005b4c:	4613      	mov	r3, r2
 8005b4e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005b56:	b2db      	uxtb	r3, r3
 8005b58:	2b20      	cmp	r3, #32
 8005b5a:	f040 80da 	bne.w	8005d12 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005b64:	2b01      	cmp	r3, #1
 8005b66:	d101      	bne.n	8005b6c <HAL_I2C_Master_Transmit+0x30>
 8005b68:	2302      	movs	r3, #2
 8005b6a:	e0d3      	b.n	8005d14 <HAL_I2C_Master_Transmit+0x1d8>
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	2201      	movs	r2, #1
 8005b70:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005b74:	f7fe f846 	bl	8003c04 <HAL_GetTick>
 8005b78:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005b7a:	697b      	ldr	r3, [r7, #20]
 8005b7c:	9300      	str	r3, [sp, #0]
 8005b7e:	2319      	movs	r3, #25
 8005b80:	2201      	movs	r2, #1
 8005b82:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005b86:	68f8      	ldr	r0, [r7, #12]
 8005b88:	f000 f9e6 	bl	8005f58 <I2C_WaitOnFlagUntilTimeout>
 8005b8c:	4603      	mov	r3, r0
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d001      	beq.n	8005b96 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8005b92:	2301      	movs	r3, #1
 8005b94:	e0be      	b.n	8005d14 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	2221      	movs	r2, #33	; 0x21
 8005b9a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	2210      	movs	r2, #16
 8005ba2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	2200      	movs	r2, #0
 8005baa:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	687a      	ldr	r2, [r7, #4]
 8005bb0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	893a      	ldrh	r2, [r7, #8]
 8005bb6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	2200      	movs	r2, #0
 8005bbc:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005bc2:	b29b      	uxth	r3, r3
 8005bc4:	2bff      	cmp	r3, #255	; 0xff
 8005bc6:	d90e      	bls.n	8005be6 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	22ff      	movs	r2, #255	; 0xff
 8005bcc:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005bd2:	b2da      	uxtb	r2, r3
 8005bd4:	8979      	ldrh	r1, [r7, #10]
 8005bd6:	4b51      	ldr	r3, [pc, #324]	; (8005d1c <HAL_I2C_Master_Transmit+0x1e0>)
 8005bd8:	9300      	str	r3, [sp, #0]
 8005bda:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005bde:	68f8      	ldr	r0, [r7, #12]
 8005be0:	f000 fb48 	bl	8006274 <I2C_TransferConfig>
 8005be4:	e06c      	b.n	8005cc0 <HAL_I2C_Master_Transmit+0x184>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005bea:	b29a      	uxth	r2, r3
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005bf4:	b2da      	uxtb	r2, r3
 8005bf6:	8979      	ldrh	r1, [r7, #10]
 8005bf8:	4b48      	ldr	r3, [pc, #288]	; (8005d1c <HAL_I2C_Master_Transmit+0x1e0>)
 8005bfa:	9300      	str	r3, [sp, #0]
 8005bfc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005c00:	68f8      	ldr	r0, [r7, #12]
 8005c02:	f000 fb37 	bl	8006274 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 8005c06:	e05b      	b.n	8005cc0 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005c08:	697a      	ldr	r2, [r7, #20]
 8005c0a:	6a39      	ldr	r1, [r7, #32]
 8005c0c:	68f8      	ldr	r0, [r7, #12]
 8005c0e:	f000 f9e3 	bl	8005fd8 <I2C_WaitOnTXISFlagUntilTimeout>
 8005c12:	4603      	mov	r3, r0
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d001      	beq.n	8005c1c <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8005c18:	2301      	movs	r3, #1
 8005c1a:	e07b      	b.n	8005d14 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c20:	781a      	ldrb	r2, [r3, #0]
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c2c:	1c5a      	adds	r2, r3, #1
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c36:	b29b      	uxth	r3, r3
 8005c38:	3b01      	subs	r3, #1
 8005c3a:	b29a      	uxth	r2, r3
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005c44:	3b01      	subs	r3, #1
 8005c46:	b29a      	uxth	r2, r3
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c50:	b29b      	uxth	r3, r3
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d034      	beq.n	8005cc0 <HAL_I2C_Master_Transmit+0x184>
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d130      	bne.n	8005cc0 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005c5e:	697b      	ldr	r3, [r7, #20]
 8005c60:	9300      	str	r3, [sp, #0]
 8005c62:	6a3b      	ldr	r3, [r7, #32]
 8005c64:	2200      	movs	r2, #0
 8005c66:	2180      	movs	r1, #128	; 0x80
 8005c68:	68f8      	ldr	r0, [r7, #12]
 8005c6a:	f000 f975 	bl	8005f58 <I2C_WaitOnFlagUntilTimeout>
 8005c6e:	4603      	mov	r3, r0
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d001      	beq.n	8005c78 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8005c74:	2301      	movs	r3, #1
 8005c76:	e04d      	b.n	8005d14 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c7c:	b29b      	uxth	r3, r3
 8005c7e:	2bff      	cmp	r3, #255	; 0xff
 8005c80:	d90e      	bls.n	8005ca0 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	22ff      	movs	r2, #255	; 0xff
 8005c86:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005c8c:	b2da      	uxtb	r2, r3
 8005c8e:	8979      	ldrh	r1, [r7, #10]
 8005c90:	2300      	movs	r3, #0
 8005c92:	9300      	str	r3, [sp, #0]
 8005c94:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005c98:	68f8      	ldr	r0, [r7, #12]
 8005c9a:	f000 faeb 	bl	8006274 <I2C_TransferConfig>
 8005c9e:	e00f      	b.n	8005cc0 <HAL_I2C_Master_Transmit+0x184>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ca4:	b29a      	uxth	r2, r3
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005cae:	b2da      	uxtb	r2, r3
 8005cb0:	8979      	ldrh	r1, [r7, #10]
 8005cb2:	2300      	movs	r3, #0
 8005cb4:	9300      	str	r3, [sp, #0]
 8005cb6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005cba:	68f8      	ldr	r0, [r7, #12]
 8005cbc:	f000 fada 	bl	8006274 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005cc4:	b29b      	uxth	r3, r3
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d19e      	bne.n	8005c08 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005cca:	697a      	ldr	r2, [r7, #20]
 8005ccc:	6a39      	ldr	r1, [r7, #32]
 8005cce:	68f8      	ldr	r0, [r7, #12]
 8005cd0:	f000 f9c2 	bl	8006058 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005cd4:	4603      	mov	r3, r0
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d001      	beq.n	8005cde <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8005cda:	2301      	movs	r3, #1
 8005cdc:	e01a      	b.n	8005d14 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	2220      	movs	r2, #32
 8005ce4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	6859      	ldr	r1, [r3, #4]
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	681a      	ldr	r2, [r3, #0]
 8005cf0:	4b0b      	ldr	r3, [pc, #44]	; (8005d20 <HAL_I2C_Master_Transmit+0x1e4>)
 8005cf2:	400b      	ands	r3, r1
 8005cf4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	2220      	movs	r2, #32
 8005cfa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	2200      	movs	r2, #0
 8005d02:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	2200      	movs	r2, #0
 8005d0a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005d0e:	2300      	movs	r3, #0
 8005d10:	e000      	b.n	8005d14 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8005d12:	2302      	movs	r3, #2
  }
}
 8005d14:	4618      	mov	r0, r3
 8005d16:	3718      	adds	r7, #24
 8005d18:	46bd      	mov	sp, r7
 8005d1a:	bd80      	pop	{r7, pc}
 8005d1c:	80002000 	.word	0x80002000
 8005d20:	fe00e800 	.word	0xfe00e800

08005d24 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005d24:	b580      	push	{r7, lr}
 8005d26:	b088      	sub	sp, #32
 8005d28:	af02      	add	r7, sp, #8
 8005d2a:	60f8      	str	r0, [r7, #12]
 8005d2c:	607a      	str	r2, [r7, #4]
 8005d2e:	461a      	mov	r2, r3
 8005d30:	460b      	mov	r3, r1
 8005d32:	817b      	strh	r3, [r7, #10]
 8005d34:	4613      	mov	r3, r2
 8005d36:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005d3e:	b2db      	uxtb	r3, r3
 8005d40:	2b20      	cmp	r3, #32
 8005d42:	f040 80db 	bne.w	8005efc <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005d4c:	2b01      	cmp	r3, #1
 8005d4e:	d101      	bne.n	8005d54 <HAL_I2C_Master_Receive+0x30>
 8005d50:	2302      	movs	r3, #2
 8005d52:	e0d4      	b.n	8005efe <HAL_I2C_Master_Receive+0x1da>
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	2201      	movs	r2, #1
 8005d58:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005d5c:	f7fd ff52 	bl	8003c04 <HAL_GetTick>
 8005d60:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005d62:	697b      	ldr	r3, [r7, #20]
 8005d64:	9300      	str	r3, [sp, #0]
 8005d66:	2319      	movs	r3, #25
 8005d68:	2201      	movs	r2, #1
 8005d6a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005d6e:	68f8      	ldr	r0, [r7, #12]
 8005d70:	f000 f8f2 	bl	8005f58 <I2C_WaitOnFlagUntilTimeout>
 8005d74:	4603      	mov	r3, r0
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d001      	beq.n	8005d7e <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8005d7a:	2301      	movs	r3, #1
 8005d7c:	e0bf      	b.n	8005efe <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	2222      	movs	r2, #34	; 0x22
 8005d82:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	2210      	movs	r2, #16
 8005d8a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	2200      	movs	r2, #0
 8005d92:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	687a      	ldr	r2, [r7, #4]
 8005d98:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	893a      	ldrh	r2, [r7, #8]
 8005d9e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	2200      	movs	r2, #0
 8005da4:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005daa:	b29b      	uxth	r3, r3
 8005dac:	2bff      	cmp	r3, #255	; 0xff
 8005dae:	d90e      	bls.n	8005dce <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	22ff      	movs	r2, #255	; 0xff
 8005db4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005dba:	b2da      	uxtb	r2, r3
 8005dbc:	8979      	ldrh	r1, [r7, #10]
 8005dbe:	4b52      	ldr	r3, [pc, #328]	; (8005f08 <HAL_I2C_Master_Receive+0x1e4>)
 8005dc0:	9300      	str	r3, [sp, #0]
 8005dc2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005dc6:	68f8      	ldr	r0, [r7, #12]
 8005dc8:	f000 fa54 	bl	8006274 <I2C_TransferConfig>
 8005dcc:	e06d      	b.n	8005eaa <HAL_I2C_Master_Receive+0x186>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005dd2:	b29a      	uxth	r2, r3
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005ddc:	b2da      	uxtb	r2, r3
 8005dde:	8979      	ldrh	r1, [r7, #10]
 8005de0:	4b49      	ldr	r3, [pc, #292]	; (8005f08 <HAL_I2C_Master_Receive+0x1e4>)
 8005de2:	9300      	str	r3, [sp, #0]
 8005de4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005de8:	68f8      	ldr	r0, [r7, #12]
 8005dea:	f000 fa43 	bl	8006274 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 8005dee:	e05c      	b.n	8005eaa <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005df0:	697a      	ldr	r2, [r7, #20]
 8005df2:	6a39      	ldr	r1, [r7, #32]
 8005df4:	68f8      	ldr	r0, [r7, #12]
 8005df6:	f000 f96b 	bl	80060d0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005dfa:	4603      	mov	r3, r0
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d001      	beq.n	8005e04 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8005e00:	2301      	movs	r3, #1
 8005e02:	e07c      	b.n	8005efe <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e0e:	b2d2      	uxtb	r2, r2
 8005e10:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e16:	1c5a      	adds	r2, r3, #1
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005e20:	3b01      	subs	r3, #1
 8005e22:	b29a      	uxth	r2, r3
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e2c:	b29b      	uxth	r3, r3
 8005e2e:	3b01      	subs	r3, #1
 8005e30:	b29a      	uxth	r2, r3
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e3a:	b29b      	uxth	r3, r3
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d034      	beq.n	8005eaa <HAL_I2C_Master_Receive+0x186>
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d130      	bne.n	8005eaa <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005e48:	697b      	ldr	r3, [r7, #20]
 8005e4a:	9300      	str	r3, [sp, #0]
 8005e4c:	6a3b      	ldr	r3, [r7, #32]
 8005e4e:	2200      	movs	r2, #0
 8005e50:	2180      	movs	r1, #128	; 0x80
 8005e52:	68f8      	ldr	r0, [r7, #12]
 8005e54:	f000 f880 	bl	8005f58 <I2C_WaitOnFlagUntilTimeout>
 8005e58:	4603      	mov	r3, r0
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d001      	beq.n	8005e62 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8005e5e:	2301      	movs	r3, #1
 8005e60:	e04d      	b.n	8005efe <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e66:	b29b      	uxth	r3, r3
 8005e68:	2bff      	cmp	r3, #255	; 0xff
 8005e6a:	d90e      	bls.n	8005e8a <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	22ff      	movs	r2, #255	; 0xff
 8005e70:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005e76:	b2da      	uxtb	r2, r3
 8005e78:	8979      	ldrh	r1, [r7, #10]
 8005e7a:	2300      	movs	r3, #0
 8005e7c:	9300      	str	r3, [sp, #0]
 8005e7e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005e82:	68f8      	ldr	r0, [r7, #12]
 8005e84:	f000 f9f6 	bl	8006274 <I2C_TransferConfig>
 8005e88:	e00f      	b.n	8005eaa <HAL_I2C_Master_Receive+0x186>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e8e:	b29a      	uxth	r2, r3
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005e98:	b2da      	uxtb	r2, r3
 8005e9a:	8979      	ldrh	r1, [r7, #10]
 8005e9c:	2300      	movs	r3, #0
 8005e9e:	9300      	str	r3, [sp, #0]
 8005ea0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005ea4:	68f8      	ldr	r0, [r7, #12]
 8005ea6:	f000 f9e5 	bl	8006274 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005eae:	b29b      	uxth	r3, r3
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d19d      	bne.n	8005df0 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005eb4:	697a      	ldr	r2, [r7, #20]
 8005eb6:	6a39      	ldr	r1, [r7, #32]
 8005eb8:	68f8      	ldr	r0, [r7, #12]
 8005eba:	f000 f8cd 	bl	8006058 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005ebe:	4603      	mov	r3, r0
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d001      	beq.n	8005ec8 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8005ec4:	2301      	movs	r3, #1
 8005ec6:	e01a      	b.n	8005efe <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	2220      	movs	r2, #32
 8005ece:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	6859      	ldr	r1, [r3, #4]
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	681a      	ldr	r2, [r3, #0]
 8005eda:	4b0c      	ldr	r3, [pc, #48]	; (8005f0c <HAL_I2C_Master_Receive+0x1e8>)
 8005edc:	400b      	ands	r3, r1
 8005ede:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	2220      	movs	r2, #32
 8005ee4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	2200      	movs	r2, #0
 8005eec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	2200      	movs	r2, #0
 8005ef4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005ef8:	2300      	movs	r3, #0
 8005efa:	e000      	b.n	8005efe <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8005efc:	2302      	movs	r3, #2
  }
}
 8005efe:	4618      	mov	r0, r3
 8005f00:	3718      	adds	r7, #24
 8005f02:	46bd      	mov	sp, r7
 8005f04:	bd80      	pop	{r7, pc}
 8005f06:	bf00      	nop
 8005f08:	80002400 	.word	0x80002400
 8005f0c:	fe00e800 	.word	0xfe00e800

08005f10 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8005f10:	b480      	push	{r7}
 8005f12:	b083      	sub	sp, #12
 8005f14:	af00      	add	r7, sp, #0
 8005f16:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	699b      	ldr	r3, [r3, #24]
 8005f1e:	f003 0302 	and.w	r3, r3, #2
 8005f22:	2b02      	cmp	r3, #2
 8005f24:	d103      	bne.n	8005f2e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	2200      	movs	r2, #0
 8005f2c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	699b      	ldr	r3, [r3, #24]
 8005f34:	f003 0301 	and.w	r3, r3, #1
 8005f38:	2b01      	cmp	r3, #1
 8005f3a:	d007      	beq.n	8005f4c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	699a      	ldr	r2, [r3, #24]
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	f042 0201 	orr.w	r2, r2, #1
 8005f4a:	619a      	str	r2, [r3, #24]
  }
}
 8005f4c:	bf00      	nop
 8005f4e:	370c      	adds	r7, #12
 8005f50:	46bd      	mov	sp, r7
 8005f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f56:	4770      	bx	lr

08005f58 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005f58:	b580      	push	{r7, lr}
 8005f5a:	b084      	sub	sp, #16
 8005f5c:	af00      	add	r7, sp, #0
 8005f5e:	60f8      	str	r0, [r7, #12]
 8005f60:	60b9      	str	r1, [r7, #8]
 8005f62:	603b      	str	r3, [r7, #0]
 8005f64:	4613      	mov	r3, r2
 8005f66:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005f68:	e022      	b.n	8005fb0 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005f6a:	683b      	ldr	r3, [r7, #0]
 8005f6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f70:	d01e      	beq.n	8005fb0 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005f72:	f7fd fe47 	bl	8003c04 <HAL_GetTick>
 8005f76:	4602      	mov	r2, r0
 8005f78:	69bb      	ldr	r3, [r7, #24]
 8005f7a:	1ad3      	subs	r3, r2, r3
 8005f7c:	683a      	ldr	r2, [r7, #0]
 8005f7e:	429a      	cmp	r2, r3
 8005f80:	d302      	bcc.n	8005f88 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005f82:	683b      	ldr	r3, [r7, #0]
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d113      	bne.n	8005fb0 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f8c:	f043 0220 	orr.w	r2, r3, #32
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	2220      	movs	r2, #32
 8005f98:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	2200      	movs	r2, #0
 8005fa0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	2200      	movs	r2, #0
 8005fa8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8005fac:	2301      	movs	r3, #1
 8005fae:	e00f      	b.n	8005fd0 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	699a      	ldr	r2, [r3, #24]
 8005fb6:	68bb      	ldr	r3, [r7, #8]
 8005fb8:	4013      	ands	r3, r2
 8005fba:	68ba      	ldr	r2, [r7, #8]
 8005fbc:	429a      	cmp	r2, r3
 8005fbe:	bf0c      	ite	eq
 8005fc0:	2301      	moveq	r3, #1
 8005fc2:	2300      	movne	r3, #0
 8005fc4:	b2db      	uxtb	r3, r3
 8005fc6:	461a      	mov	r2, r3
 8005fc8:	79fb      	ldrb	r3, [r7, #7]
 8005fca:	429a      	cmp	r2, r3
 8005fcc:	d0cd      	beq.n	8005f6a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005fce:	2300      	movs	r3, #0
}
 8005fd0:	4618      	mov	r0, r3
 8005fd2:	3710      	adds	r7, #16
 8005fd4:	46bd      	mov	sp, r7
 8005fd6:	bd80      	pop	{r7, pc}

08005fd8 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005fd8:	b580      	push	{r7, lr}
 8005fda:	b084      	sub	sp, #16
 8005fdc:	af00      	add	r7, sp, #0
 8005fde:	60f8      	str	r0, [r7, #12]
 8005fe0:	60b9      	str	r1, [r7, #8]
 8005fe2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005fe4:	e02c      	b.n	8006040 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8005fe6:	687a      	ldr	r2, [r7, #4]
 8005fe8:	68b9      	ldr	r1, [r7, #8]
 8005fea:	68f8      	ldr	r0, [r7, #12]
 8005fec:	f000 f8dc 	bl	80061a8 <I2C_IsAcknowledgeFailed>
 8005ff0:	4603      	mov	r3, r0
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d001      	beq.n	8005ffa <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005ff6:	2301      	movs	r3, #1
 8005ff8:	e02a      	b.n	8006050 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005ffa:	68bb      	ldr	r3, [r7, #8]
 8005ffc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006000:	d01e      	beq.n	8006040 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006002:	f7fd fdff 	bl	8003c04 <HAL_GetTick>
 8006006:	4602      	mov	r2, r0
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	1ad3      	subs	r3, r2, r3
 800600c:	68ba      	ldr	r2, [r7, #8]
 800600e:	429a      	cmp	r2, r3
 8006010:	d302      	bcc.n	8006018 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8006012:	68bb      	ldr	r3, [r7, #8]
 8006014:	2b00      	cmp	r3, #0
 8006016:	d113      	bne.n	8006040 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800601c:	f043 0220 	orr.w	r2, r3, #32
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	2220      	movs	r2, #32
 8006028:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	2200      	movs	r2, #0
 8006030:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	2200      	movs	r2, #0
 8006038:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800603c:	2301      	movs	r3, #1
 800603e:	e007      	b.n	8006050 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	699b      	ldr	r3, [r3, #24]
 8006046:	f003 0302 	and.w	r3, r3, #2
 800604a:	2b02      	cmp	r3, #2
 800604c:	d1cb      	bne.n	8005fe6 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800604e:	2300      	movs	r3, #0
}
 8006050:	4618      	mov	r0, r3
 8006052:	3710      	adds	r7, #16
 8006054:	46bd      	mov	sp, r7
 8006056:	bd80      	pop	{r7, pc}

08006058 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006058:	b580      	push	{r7, lr}
 800605a:	b084      	sub	sp, #16
 800605c:	af00      	add	r7, sp, #0
 800605e:	60f8      	str	r0, [r7, #12]
 8006060:	60b9      	str	r1, [r7, #8]
 8006062:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006064:	e028      	b.n	80060b8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8006066:	687a      	ldr	r2, [r7, #4]
 8006068:	68b9      	ldr	r1, [r7, #8]
 800606a:	68f8      	ldr	r0, [r7, #12]
 800606c:	f000 f89c 	bl	80061a8 <I2C_IsAcknowledgeFailed>
 8006070:	4603      	mov	r3, r0
 8006072:	2b00      	cmp	r3, #0
 8006074:	d001      	beq.n	800607a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006076:	2301      	movs	r3, #1
 8006078:	e026      	b.n	80060c8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800607a:	f7fd fdc3 	bl	8003c04 <HAL_GetTick>
 800607e:	4602      	mov	r2, r0
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	1ad3      	subs	r3, r2, r3
 8006084:	68ba      	ldr	r2, [r7, #8]
 8006086:	429a      	cmp	r2, r3
 8006088:	d302      	bcc.n	8006090 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800608a:	68bb      	ldr	r3, [r7, #8]
 800608c:	2b00      	cmp	r3, #0
 800608e:	d113      	bne.n	80060b8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006094:	f043 0220 	orr.w	r2, r3, #32
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	2220      	movs	r2, #32
 80060a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	2200      	movs	r2, #0
 80060a8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	2200      	movs	r2, #0
 80060b0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80060b4:	2301      	movs	r3, #1
 80060b6:	e007      	b.n	80060c8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	699b      	ldr	r3, [r3, #24]
 80060be:	f003 0320 	and.w	r3, r3, #32
 80060c2:	2b20      	cmp	r3, #32
 80060c4:	d1cf      	bne.n	8006066 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80060c6:	2300      	movs	r3, #0
}
 80060c8:	4618      	mov	r0, r3
 80060ca:	3710      	adds	r7, #16
 80060cc:	46bd      	mov	sp, r7
 80060ce:	bd80      	pop	{r7, pc}

080060d0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80060d0:	b580      	push	{r7, lr}
 80060d2:	b084      	sub	sp, #16
 80060d4:	af00      	add	r7, sp, #0
 80060d6:	60f8      	str	r0, [r7, #12]
 80060d8:	60b9      	str	r1, [r7, #8]
 80060da:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80060dc:	e055      	b.n	800618a <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80060de:	687a      	ldr	r2, [r7, #4]
 80060e0:	68b9      	ldr	r1, [r7, #8]
 80060e2:	68f8      	ldr	r0, [r7, #12]
 80060e4:	f000 f860 	bl	80061a8 <I2C_IsAcknowledgeFailed>
 80060e8:	4603      	mov	r3, r0
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d001      	beq.n	80060f2 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80060ee:	2301      	movs	r3, #1
 80060f0:	e053      	b.n	800619a <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	699b      	ldr	r3, [r3, #24]
 80060f8:	f003 0320 	and.w	r3, r3, #32
 80060fc:	2b20      	cmp	r3, #32
 80060fe:	d129      	bne.n	8006154 <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	699b      	ldr	r3, [r3, #24]
 8006106:	f003 0304 	and.w	r3, r3, #4
 800610a:	2b04      	cmp	r3, #4
 800610c:	d105      	bne.n	800611a <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006112:	2b00      	cmp	r3, #0
 8006114:	d001      	beq.n	800611a <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8006116:	2300      	movs	r3, #0
 8006118:	e03f      	b.n	800619a <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
      else
      {
        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	2220      	movs	r2, #32
 8006120:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	6859      	ldr	r1, [r3, #4]
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	681a      	ldr	r2, [r3, #0]
 800612c:	4b1d      	ldr	r3, [pc, #116]	; (80061a4 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>)
 800612e:	400b      	ands	r3, r1
 8006130:	6053      	str	r3, [r2, #4]

        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	2200      	movs	r2, #0
 8006136:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	2220      	movs	r2, #32
 800613c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	2200      	movs	r2, #0
 8006144:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	2200      	movs	r2, #0
 800614c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8006150:	2301      	movs	r3, #1
 8006152:	e022      	b.n	800619a <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006154:	f7fd fd56 	bl	8003c04 <HAL_GetTick>
 8006158:	4602      	mov	r2, r0
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	1ad3      	subs	r3, r2, r3
 800615e:	68ba      	ldr	r2, [r7, #8]
 8006160:	429a      	cmp	r2, r3
 8006162:	d302      	bcc.n	800616a <I2C_WaitOnRXNEFlagUntilTimeout+0x9a>
 8006164:	68bb      	ldr	r3, [r7, #8]
 8006166:	2b00      	cmp	r3, #0
 8006168:	d10f      	bne.n	800618a <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800616e:	f043 0220 	orr.w	r2, r3, #32
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	2220      	movs	r2, #32
 800617a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	2200      	movs	r2, #0
 8006182:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8006186:	2301      	movs	r3, #1
 8006188:	e007      	b.n	800619a <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	699b      	ldr	r3, [r3, #24]
 8006190:	f003 0304 	and.w	r3, r3, #4
 8006194:	2b04      	cmp	r3, #4
 8006196:	d1a2      	bne.n	80060de <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8006198:	2300      	movs	r3, #0
}
 800619a:	4618      	mov	r0, r3
 800619c:	3710      	adds	r7, #16
 800619e:	46bd      	mov	sp, r7
 80061a0:	bd80      	pop	{r7, pc}
 80061a2:	bf00      	nop
 80061a4:	fe00e800 	.word	0xfe00e800

080061a8 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80061a8:	b580      	push	{r7, lr}
 80061aa:	b084      	sub	sp, #16
 80061ac:	af00      	add	r7, sp, #0
 80061ae:	60f8      	str	r0, [r7, #12]
 80061b0:	60b9      	str	r1, [r7, #8]
 80061b2:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	699b      	ldr	r3, [r3, #24]
 80061ba:	f003 0310 	and.w	r3, r3, #16
 80061be:	2b10      	cmp	r3, #16
 80061c0:	d151      	bne.n	8006266 <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80061c2:	e022      	b.n	800620a <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80061c4:	68bb      	ldr	r3, [r7, #8]
 80061c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061ca:	d01e      	beq.n	800620a <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80061cc:	f7fd fd1a 	bl	8003c04 <HAL_GetTick>
 80061d0:	4602      	mov	r2, r0
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	1ad3      	subs	r3, r2, r3
 80061d6:	68ba      	ldr	r2, [r7, #8]
 80061d8:	429a      	cmp	r2, r3
 80061da:	d302      	bcc.n	80061e2 <I2C_IsAcknowledgeFailed+0x3a>
 80061dc:	68bb      	ldr	r3, [r7, #8]
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d113      	bne.n	800620a <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80061e6:	f043 0220 	orr.w	r2, r3, #32
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	2220      	movs	r2, #32
 80061f2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	2200      	movs	r2, #0
 80061fa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	2200      	movs	r2, #0
 8006202:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8006206:	2301      	movs	r3, #1
 8006208:	e02e      	b.n	8006268 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	699b      	ldr	r3, [r3, #24]
 8006210:	f003 0320 	and.w	r3, r3, #32
 8006214:	2b20      	cmp	r3, #32
 8006216:	d1d5      	bne.n	80061c4 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	2210      	movs	r2, #16
 800621e:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	2220      	movs	r2, #32
 8006226:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8006228:	68f8      	ldr	r0, [r7, #12]
 800622a:	f7ff fe71 	bl	8005f10 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	6859      	ldr	r1, [r3, #4]
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	681a      	ldr	r2, [r3, #0]
 8006238:	4b0d      	ldr	r3, [pc, #52]	; (8006270 <I2C_IsAcknowledgeFailed+0xc8>)
 800623a:	400b      	ands	r3, r1
 800623c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006242:	f043 0204 	orr.w	r2, r3, #4
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	2220      	movs	r2, #32
 800624e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	2200      	movs	r2, #0
 8006256:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	2200      	movs	r2, #0
 800625e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8006262:	2301      	movs	r3, #1
 8006264:	e000      	b.n	8006268 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 8006266:	2300      	movs	r3, #0
}
 8006268:	4618      	mov	r0, r3
 800626a:	3710      	adds	r7, #16
 800626c:	46bd      	mov	sp, r7
 800626e:	bd80      	pop	{r7, pc}
 8006270:	fe00e800 	.word	0xfe00e800

08006274 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8006274:	b480      	push	{r7}
 8006276:	b085      	sub	sp, #20
 8006278:	af00      	add	r7, sp, #0
 800627a:	60f8      	str	r0, [r7, #12]
 800627c:	607b      	str	r3, [r7, #4]
 800627e:	460b      	mov	r3, r1
 8006280:	817b      	strh	r3, [r7, #10]
 8006282:	4613      	mov	r3, r2
 8006284:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	685a      	ldr	r2, [r3, #4]
 800628c:	69bb      	ldr	r3, [r7, #24]
 800628e:	0d5b      	lsrs	r3, r3, #21
 8006290:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8006294:	4b0d      	ldr	r3, [pc, #52]	; (80062cc <I2C_TransferConfig+0x58>)
 8006296:	430b      	orrs	r3, r1
 8006298:	43db      	mvns	r3, r3
 800629a:	ea02 0103 	and.w	r1, r2, r3
 800629e:	897b      	ldrh	r3, [r7, #10]
 80062a0:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80062a4:	7a7b      	ldrb	r3, [r7, #9]
 80062a6:	041b      	lsls	r3, r3, #16
 80062a8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80062ac:	431a      	orrs	r2, r3
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	431a      	orrs	r2, r3
 80062b2:	69bb      	ldr	r3, [r7, #24]
 80062b4:	431a      	orrs	r2, r3
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	430a      	orrs	r2, r1
 80062bc:	605a      	str	r2, [r3, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 80062be:	bf00      	nop
 80062c0:	3714      	adds	r7, #20
 80062c2:	46bd      	mov	sp, r7
 80062c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c8:	4770      	bx	lr
 80062ca:	bf00      	nop
 80062cc:	03ff63ff 	.word	0x03ff63ff

080062d0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80062d0:	b480      	push	{r7}
 80062d2:	b083      	sub	sp, #12
 80062d4:	af00      	add	r7, sp, #0
 80062d6:	6078      	str	r0, [r7, #4]
 80062d8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80062e0:	b2db      	uxtb	r3, r3
 80062e2:	2b20      	cmp	r3, #32
 80062e4:	d138      	bne.n	8006358 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80062ec:	2b01      	cmp	r3, #1
 80062ee:	d101      	bne.n	80062f4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80062f0:	2302      	movs	r3, #2
 80062f2:	e032      	b.n	800635a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	2201      	movs	r2, #1
 80062f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	2224      	movs	r2, #36	; 0x24
 8006300:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	681a      	ldr	r2, [r3, #0]
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	f022 0201 	bic.w	r2, r2, #1
 8006312:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	681a      	ldr	r2, [r3, #0]
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006322:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	6819      	ldr	r1, [r3, #0]
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	683a      	ldr	r2, [r7, #0]
 8006330:	430a      	orrs	r2, r1
 8006332:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	681a      	ldr	r2, [r3, #0]
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	f042 0201 	orr.w	r2, r2, #1
 8006342:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	2220      	movs	r2, #32
 8006348:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	2200      	movs	r2, #0
 8006350:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006354:	2300      	movs	r3, #0
 8006356:	e000      	b.n	800635a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006358:	2302      	movs	r3, #2
  }
}
 800635a:	4618      	mov	r0, r3
 800635c:	370c      	adds	r7, #12
 800635e:	46bd      	mov	sp, r7
 8006360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006364:	4770      	bx	lr

08006366 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8006366:	b480      	push	{r7}
 8006368:	b085      	sub	sp, #20
 800636a:	af00      	add	r7, sp, #0
 800636c:	6078      	str	r0, [r7, #4]
 800636e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006376:	b2db      	uxtb	r3, r3
 8006378:	2b20      	cmp	r3, #32
 800637a:	d139      	bne.n	80063f0 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006382:	2b01      	cmp	r3, #1
 8006384:	d101      	bne.n	800638a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8006386:	2302      	movs	r3, #2
 8006388:	e033      	b.n	80063f2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	2201      	movs	r2, #1
 800638e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	2224      	movs	r2, #36	; 0x24
 8006396:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	681a      	ldr	r2, [r3, #0]
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	f022 0201 	bic.w	r2, r2, #1
 80063a8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80063b8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80063ba:	683b      	ldr	r3, [r7, #0]
 80063bc:	021b      	lsls	r3, r3, #8
 80063be:	68fa      	ldr	r2, [r7, #12]
 80063c0:	4313      	orrs	r3, r2
 80063c2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	68fa      	ldr	r2, [r7, #12]
 80063ca:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	681a      	ldr	r2, [r3, #0]
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	f042 0201 	orr.w	r2, r2, #1
 80063da:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	2220      	movs	r2, #32
 80063e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	2200      	movs	r2, #0
 80063e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80063ec:	2300      	movs	r3, #0
 80063ee:	e000      	b.n	80063f2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80063f0:	2302      	movs	r3, #2
  }
}
 80063f2:	4618      	mov	r0, r3
 80063f4:	3714      	adds	r7, #20
 80063f6:	46bd      	mov	sp, r7
 80063f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063fc:	4770      	bx	lr
	...

08006400 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8006400:	b480      	push	{r7}
 8006402:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006404:	4b05      	ldr	r3, [pc, #20]	; (800641c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	4a04      	ldr	r2, [pc, #16]	; (800641c <HAL_PWR_EnableBkUpAccess+0x1c>)
 800640a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800640e:	6013      	str	r3, [r2, #0]
}
 8006410:	bf00      	nop
 8006412:	46bd      	mov	sp, r7
 8006414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006418:	4770      	bx	lr
 800641a:	bf00      	nop
 800641c:	40007000 	.word	0x40007000

08006420 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8006420:	b580      	push	{r7, lr}
 8006422:	b082      	sub	sp, #8
 8006424:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8006426:	2300      	movs	r3, #0
 8006428:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800642a:	4b23      	ldr	r3, [pc, #140]	; (80064b8 <HAL_PWREx_EnableOverDrive+0x98>)
 800642c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800642e:	4a22      	ldr	r2, [pc, #136]	; (80064b8 <HAL_PWREx_EnableOverDrive+0x98>)
 8006430:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006434:	6413      	str	r3, [r2, #64]	; 0x40
 8006436:	4b20      	ldr	r3, [pc, #128]	; (80064b8 <HAL_PWREx_EnableOverDrive+0x98>)
 8006438:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800643a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800643e:	603b      	str	r3, [r7, #0]
 8006440:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8006442:	4b1e      	ldr	r3, [pc, #120]	; (80064bc <HAL_PWREx_EnableOverDrive+0x9c>)
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	4a1d      	ldr	r2, [pc, #116]	; (80064bc <HAL_PWREx_EnableOverDrive+0x9c>)
 8006448:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800644c:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800644e:	f7fd fbd9 	bl	8003c04 <HAL_GetTick>
 8006452:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8006454:	e009      	b.n	800646a <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8006456:	f7fd fbd5 	bl	8003c04 <HAL_GetTick>
 800645a:	4602      	mov	r2, r0
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	1ad3      	subs	r3, r2, r3
 8006460:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006464:	d901      	bls.n	800646a <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8006466:	2303      	movs	r3, #3
 8006468:	e022      	b.n	80064b0 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800646a:	4b14      	ldr	r3, [pc, #80]	; (80064bc <HAL_PWREx_EnableOverDrive+0x9c>)
 800646c:	685b      	ldr	r3, [r3, #4]
 800646e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006472:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006476:	d1ee      	bne.n	8006456 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8006478:	4b10      	ldr	r3, [pc, #64]	; (80064bc <HAL_PWREx_EnableOverDrive+0x9c>)
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	4a0f      	ldr	r2, [pc, #60]	; (80064bc <HAL_PWREx_EnableOverDrive+0x9c>)
 800647e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006482:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006484:	f7fd fbbe 	bl	8003c04 <HAL_GetTick>
 8006488:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800648a:	e009      	b.n	80064a0 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800648c:	f7fd fbba 	bl	8003c04 <HAL_GetTick>
 8006490:	4602      	mov	r2, r0
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	1ad3      	subs	r3, r2, r3
 8006496:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800649a:	d901      	bls.n	80064a0 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 800649c:	2303      	movs	r3, #3
 800649e:	e007      	b.n	80064b0 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80064a0:	4b06      	ldr	r3, [pc, #24]	; (80064bc <HAL_PWREx_EnableOverDrive+0x9c>)
 80064a2:	685b      	ldr	r3, [r3, #4]
 80064a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80064a8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80064ac:	d1ee      	bne.n	800648c <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 80064ae:	2300      	movs	r3, #0
}
 80064b0:	4618      	mov	r0, r3
 80064b2:	3708      	adds	r7, #8
 80064b4:	46bd      	mov	sp, r7
 80064b6:	bd80      	pop	{r7, pc}
 80064b8:	40023800 	.word	0x40023800
 80064bc:	40007000 	.word	0x40007000

080064c0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80064c0:	b580      	push	{r7, lr}
 80064c2:	b086      	sub	sp, #24
 80064c4:	af00      	add	r7, sp, #0
 80064c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80064c8:	2300      	movs	r3, #0
 80064ca:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d101      	bne.n	80064d6 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80064d2:	2301      	movs	r3, #1
 80064d4:	e29b      	b.n	8006a0e <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	f003 0301 	and.w	r3, r3, #1
 80064de:	2b00      	cmp	r3, #0
 80064e0:	f000 8087 	beq.w	80065f2 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80064e4:	4b96      	ldr	r3, [pc, #600]	; (8006740 <HAL_RCC_OscConfig+0x280>)
 80064e6:	689b      	ldr	r3, [r3, #8]
 80064e8:	f003 030c 	and.w	r3, r3, #12
 80064ec:	2b04      	cmp	r3, #4
 80064ee:	d00c      	beq.n	800650a <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80064f0:	4b93      	ldr	r3, [pc, #588]	; (8006740 <HAL_RCC_OscConfig+0x280>)
 80064f2:	689b      	ldr	r3, [r3, #8]
 80064f4:	f003 030c 	and.w	r3, r3, #12
 80064f8:	2b08      	cmp	r3, #8
 80064fa:	d112      	bne.n	8006522 <HAL_RCC_OscConfig+0x62>
 80064fc:	4b90      	ldr	r3, [pc, #576]	; (8006740 <HAL_RCC_OscConfig+0x280>)
 80064fe:	685b      	ldr	r3, [r3, #4]
 8006500:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006504:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006508:	d10b      	bne.n	8006522 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800650a:	4b8d      	ldr	r3, [pc, #564]	; (8006740 <HAL_RCC_OscConfig+0x280>)
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006512:	2b00      	cmp	r3, #0
 8006514:	d06c      	beq.n	80065f0 <HAL_RCC_OscConfig+0x130>
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	685b      	ldr	r3, [r3, #4]
 800651a:	2b00      	cmp	r3, #0
 800651c:	d168      	bne.n	80065f0 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800651e:	2301      	movs	r3, #1
 8006520:	e275      	b.n	8006a0e <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	685b      	ldr	r3, [r3, #4]
 8006526:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800652a:	d106      	bne.n	800653a <HAL_RCC_OscConfig+0x7a>
 800652c:	4b84      	ldr	r3, [pc, #528]	; (8006740 <HAL_RCC_OscConfig+0x280>)
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	4a83      	ldr	r2, [pc, #524]	; (8006740 <HAL_RCC_OscConfig+0x280>)
 8006532:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006536:	6013      	str	r3, [r2, #0]
 8006538:	e02e      	b.n	8006598 <HAL_RCC_OscConfig+0xd8>
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	685b      	ldr	r3, [r3, #4]
 800653e:	2b00      	cmp	r3, #0
 8006540:	d10c      	bne.n	800655c <HAL_RCC_OscConfig+0x9c>
 8006542:	4b7f      	ldr	r3, [pc, #508]	; (8006740 <HAL_RCC_OscConfig+0x280>)
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	4a7e      	ldr	r2, [pc, #504]	; (8006740 <HAL_RCC_OscConfig+0x280>)
 8006548:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800654c:	6013      	str	r3, [r2, #0]
 800654e:	4b7c      	ldr	r3, [pc, #496]	; (8006740 <HAL_RCC_OscConfig+0x280>)
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	4a7b      	ldr	r2, [pc, #492]	; (8006740 <HAL_RCC_OscConfig+0x280>)
 8006554:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006558:	6013      	str	r3, [r2, #0]
 800655a:	e01d      	b.n	8006598 <HAL_RCC_OscConfig+0xd8>
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	685b      	ldr	r3, [r3, #4]
 8006560:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006564:	d10c      	bne.n	8006580 <HAL_RCC_OscConfig+0xc0>
 8006566:	4b76      	ldr	r3, [pc, #472]	; (8006740 <HAL_RCC_OscConfig+0x280>)
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	4a75      	ldr	r2, [pc, #468]	; (8006740 <HAL_RCC_OscConfig+0x280>)
 800656c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006570:	6013      	str	r3, [r2, #0]
 8006572:	4b73      	ldr	r3, [pc, #460]	; (8006740 <HAL_RCC_OscConfig+0x280>)
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	4a72      	ldr	r2, [pc, #456]	; (8006740 <HAL_RCC_OscConfig+0x280>)
 8006578:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800657c:	6013      	str	r3, [r2, #0]
 800657e:	e00b      	b.n	8006598 <HAL_RCC_OscConfig+0xd8>
 8006580:	4b6f      	ldr	r3, [pc, #444]	; (8006740 <HAL_RCC_OscConfig+0x280>)
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	4a6e      	ldr	r2, [pc, #440]	; (8006740 <HAL_RCC_OscConfig+0x280>)
 8006586:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800658a:	6013      	str	r3, [r2, #0]
 800658c:	4b6c      	ldr	r3, [pc, #432]	; (8006740 <HAL_RCC_OscConfig+0x280>)
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	4a6b      	ldr	r2, [pc, #428]	; (8006740 <HAL_RCC_OscConfig+0x280>)
 8006592:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006596:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	685b      	ldr	r3, [r3, #4]
 800659c:	2b00      	cmp	r3, #0
 800659e:	d013      	beq.n	80065c8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80065a0:	f7fd fb30 	bl	8003c04 <HAL_GetTick>
 80065a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80065a6:	e008      	b.n	80065ba <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80065a8:	f7fd fb2c 	bl	8003c04 <HAL_GetTick>
 80065ac:	4602      	mov	r2, r0
 80065ae:	693b      	ldr	r3, [r7, #16]
 80065b0:	1ad3      	subs	r3, r2, r3
 80065b2:	2b64      	cmp	r3, #100	; 0x64
 80065b4:	d901      	bls.n	80065ba <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80065b6:	2303      	movs	r3, #3
 80065b8:	e229      	b.n	8006a0e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80065ba:	4b61      	ldr	r3, [pc, #388]	; (8006740 <HAL_RCC_OscConfig+0x280>)
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d0f0      	beq.n	80065a8 <HAL_RCC_OscConfig+0xe8>
 80065c6:	e014      	b.n	80065f2 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80065c8:	f7fd fb1c 	bl	8003c04 <HAL_GetTick>
 80065cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80065ce:	e008      	b.n	80065e2 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80065d0:	f7fd fb18 	bl	8003c04 <HAL_GetTick>
 80065d4:	4602      	mov	r2, r0
 80065d6:	693b      	ldr	r3, [r7, #16]
 80065d8:	1ad3      	subs	r3, r2, r3
 80065da:	2b64      	cmp	r3, #100	; 0x64
 80065dc:	d901      	bls.n	80065e2 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80065de:	2303      	movs	r3, #3
 80065e0:	e215      	b.n	8006a0e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80065e2:	4b57      	ldr	r3, [pc, #348]	; (8006740 <HAL_RCC_OscConfig+0x280>)
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d1f0      	bne.n	80065d0 <HAL_RCC_OscConfig+0x110>
 80065ee:	e000      	b.n	80065f2 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80065f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	f003 0302 	and.w	r3, r3, #2
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d069      	beq.n	80066d2 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80065fe:	4b50      	ldr	r3, [pc, #320]	; (8006740 <HAL_RCC_OscConfig+0x280>)
 8006600:	689b      	ldr	r3, [r3, #8]
 8006602:	f003 030c 	and.w	r3, r3, #12
 8006606:	2b00      	cmp	r3, #0
 8006608:	d00b      	beq.n	8006622 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800660a:	4b4d      	ldr	r3, [pc, #308]	; (8006740 <HAL_RCC_OscConfig+0x280>)
 800660c:	689b      	ldr	r3, [r3, #8]
 800660e:	f003 030c 	and.w	r3, r3, #12
 8006612:	2b08      	cmp	r3, #8
 8006614:	d11c      	bne.n	8006650 <HAL_RCC_OscConfig+0x190>
 8006616:	4b4a      	ldr	r3, [pc, #296]	; (8006740 <HAL_RCC_OscConfig+0x280>)
 8006618:	685b      	ldr	r3, [r3, #4]
 800661a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800661e:	2b00      	cmp	r3, #0
 8006620:	d116      	bne.n	8006650 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006622:	4b47      	ldr	r3, [pc, #284]	; (8006740 <HAL_RCC_OscConfig+0x280>)
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	f003 0302 	and.w	r3, r3, #2
 800662a:	2b00      	cmp	r3, #0
 800662c:	d005      	beq.n	800663a <HAL_RCC_OscConfig+0x17a>
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	68db      	ldr	r3, [r3, #12]
 8006632:	2b01      	cmp	r3, #1
 8006634:	d001      	beq.n	800663a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8006636:	2301      	movs	r3, #1
 8006638:	e1e9      	b.n	8006a0e <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800663a:	4b41      	ldr	r3, [pc, #260]	; (8006740 <HAL_RCC_OscConfig+0x280>)
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	691b      	ldr	r3, [r3, #16]
 8006646:	00db      	lsls	r3, r3, #3
 8006648:	493d      	ldr	r1, [pc, #244]	; (8006740 <HAL_RCC_OscConfig+0x280>)
 800664a:	4313      	orrs	r3, r2
 800664c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800664e:	e040      	b.n	80066d2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	68db      	ldr	r3, [r3, #12]
 8006654:	2b00      	cmp	r3, #0
 8006656:	d023      	beq.n	80066a0 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006658:	4b39      	ldr	r3, [pc, #228]	; (8006740 <HAL_RCC_OscConfig+0x280>)
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	4a38      	ldr	r2, [pc, #224]	; (8006740 <HAL_RCC_OscConfig+0x280>)
 800665e:	f043 0301 	orr.w	r3, r3, #1
 8006662:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006664:	f7fd face 	bl	8003c04 <HAL_GetTick>
 8006668:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800666a:	e008      	b.n	800667e <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800666c:	f7fd faca 	bl	8003c04 <HAL_GetTick>
 8006670:	4602      	mov	r2, r0
 8006672:	693b      	ldr	r3, [r7, #16]
 8006674:	1ad3      	subs	r3, r2, r3
 8006676:	2b02      	cmp	r3, #2
 8006678:	d901      	bls.n	800667e <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800667a:	2303      	movs	r3, #3
 800667c:	e1c7      	b.n	8006a0e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800667e:	4b30      	ldr	r3, [pc, #192]	; (8006740 <HAL_RCC_OscConfig+0x280>)
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	f003 0302 	and.w	r3, r3, #2
 8006686:	2b00      	cmp	r3, #0
 8006688:	d0f0      	beq.n	800666c <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800668a:	4b2d      	ldr	r3, [pc, #180]	; (8006740 <HAL_RCC_OscConfig+0x280>)
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	691b      	ldr	r3, [r3, #16]
 8006696:	00db      	lsls	r3, r3, #3
 8006698:	4929      	ldr	r1, [pc, #164]	; (8006740 <HAL_RCC_OscConfig+0x280>)
 800669a:	4313      	orrs	r3, r2
 800669c:	600b      	str	r3, [r1, #0]
 800669e:	e018      	b.n	80066d2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80066a0:	4b27      	ldr	r3, [pc, #156]	; (8006740 <HAL_RCC_OscConfig+0x280>)
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	4a26      	ldr	r2, [pc, #152]	; (8006740 <HAL_RCC_OscConfig+0x280>)
 80066a6:	f023 0301 	bic.w	r3, r3, #1
 80066aa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80066ac:	f7fd faaa 	bl	8003c04 <HAL_GetTick>
 80066b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80066b2:	e008      	b.n	80066c6 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80066b4:	f7fd faa6 	bl	8003c04 <HAL_GetTick>
 80066b8:	4602      	mov	r2, r0
 80066ba:	693b      	ldr	r3, [r7, #16]
 80066bc:	1ad3      	subs	r3, r2, r3
 80066be:	2b02      	cmp	r3, #2
 80066c0:	d901      	bls.n	80066c6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80066c2:	2303      	movs	r3, #3
 80066c4:	e1a3      	b.n	8006a0e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80066c6:	4b1e      	ldr	r3, [pc, #120]	; (8006740 <HAL_RCC_OscConfig+0x280>)
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	f003 0302 	and.w	r3, r3, #2
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d1f0      	bne.n	80066b4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	f003 0308 	and.w	r3, r3, #8
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d038      	beq.n	8006750 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	695b      	ldr	r3, [r3, #20]
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d019      	beq.n	800671a <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80066e6:	4b16      	ldr	r3, [pc, #88]	; (8006740 <HAL_RCC_OscConfig+0x280>)
 80066e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80066ea:	4a15      	ldr	r2, [pc, #84]	; (8006740 <HAL_RCC_OscConfig+0x280>)
 80066ec:	f043 0301 	orr.w	r3, r3, #1
 80066f0:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80066f2:	f7fd fa87 	bl	8003c04 <HAL_GetTick>
 80066f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80066f8:	e008      	b.n	800670c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80066fa:	f7fd fa83 	bl	8003c04 <HAL_GetTick>
 80066fe:	4602      	mov	r2, r0
 8006700:	693b      	ldr	r3, [r7, #16]
 8006702:	1ad3      	subs	r3, r2, r3
 8006704:	2b02      	cmp	r3, #2
 8006706:	d901      	bls.n	800670c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006708:	2303      	movs	r3, #3
 800670a:	e180      	b.n	8006a0e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800670c:	4b0c      	ldr	r3, [pc, #48]	; (8006740 <HAL_RCC_OscConfig+0x280>)
 800670e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006710:	f003 0302 	and.w	r3, r3, #2
 8006714:	2b00      	cmp	r3, #0
 8006716:	d0f0      	beq.n	80066fa <HAL_RCC_OscConfig+0x23a>
 8006718:	e01a      	b.n	8006750 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800671a:	4b09      	ldr	r3, [pc, #36]	; (8006740 <HAL_RCC_OscConfig+0x280>)
 800671c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800671e:	4a08      	ldr	r2, [pc, #32]	; (8006740 <HAL_RCC_OscConfig+0x280>)
 8006720:	f023 0301 	bic.w	r3, r3, #1
 8006724:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006726:	f7fd fa6d 	bl	8003c04 <HAL_GetTick>
 800672a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800672c:	e00a      	b.n	8006744 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800672e:	f7fd fa69 	bl	8003c04 <HAL_GetTick>
 8006732:	4602      	mov	r2, r0
 8006734:	693b      	ldr	r3, [r7, #16]
 8006736:	1ad3      	subs	r3, r2, r3
 8006738:	2b02      	cmp	r3, #2
 800673a:	d903      	bls.n	8006744 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800673c:	2303      	movs	r3, #3
 800673e:	e166      	b.n	8006a0e <HAL_RCC_OscConfig+0x54e>
 8006740:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006744:	4b92      	ldr	r3, [pc, #584]	; (8006990 <HAL_RCC_OscConfig+0x4d0>)
 8006746:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006748:	f003 0302 	and.w	r3, r3, #2
 800674c:	2b00      	cmp	r3, #0
 800674e:	d1ee      	bne.n	800672e <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	f003 0304 	and.w	r3, r3, #4
 8006758:	2b00      	cmp	r3, #0
 800675a:	f000 80a4 	beq.w	80068a6 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800675e:	4b8c      	ldr	r3, [pc, #560]	; (8006990 <HAL_RCC_OscConfig+0x4d0>)
 8006760:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006762:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006766:	2b00      	cmp	r3, #0
 8006768:	d10d      	bne.n	8006786 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800676a:	4b89      	ldr	r3, [pc, #548]	; (8006990 <HAL_RCC_OscConfig+0x4d0>)
 800676c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800676e:	4a88      	ldr	r2, [pc, #544]	; (8006990 <HAL_RCC_OscConfig+0x4d0>)
 8006770:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006774:	6413      	str	r3, [r2, #64]	; 0x40
 8006776:	4b86      	ldr	r3, [pc, #536]	; (8006990 <HAL_RCC_OscConfig+0x4d0>)
 8006778:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800677a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800677e:	60bb      	str	r3, [r7, #8]
 8006780:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006782:	2301      	movs	r3, #1
 8006784:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006786:	4b83      	ldr	r3, [pc, #524]	; (8006994 <HAL_RCC_OscConfig+0x4d4>)
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800678e:	2b00      	cmp	r3, #0
 8006790:	d118      	bne.n	80067c4 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8006792:	4b80      	ldr	r3, [pc, #512]	; (8006994 <HAL_RCC_OscConfig+0x4d4>)
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	4a7f      	ldr	r2, [pc, #508]	; (8006994 <HAL_RCC_OscConfig+0x4d4>)
 8006798:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800679c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800679e:	f7fd fa31 	bl	8003c04 <HAL_GetTick>
 80067a2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80067a4:	e008      	b.n	80067b8 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80067a6:	f7fd fa2d 	bl	8003c04 <HAL_GetTick>
 80067aa:	4602      	mov	r2, r0
 80067ac:	693b      	ldr	r3, [r7, #16]
 80067ae:	1ad3      	subs	r3, r2, r3
 80067b0:	2b64      	cmp	r3, #100	; 0x64
 80067b2:	d901      	bls.n	80067b8 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80067b4:	2303      	movs	r3, #3
 80067b6:	e12a      	b.n	8006a0e <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80067b8:	4b76      	ldr	r3, [pc, #472]	; (8006994 <HAL_RCC_OscConfig+0x4d4>)
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d0f0      	beq.n	80067a6 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	689b      	ldr	r3, [r3, #8]
 80067c8:	2b01      	cmp	r3, #1
 80067ca:	d106      	bne.n	80067da <HAL_RCC_OscConfig+0x31a>
 80067cc:	4b70      	ldr	r3, [pc, #448]	; (8006990 <HAL_RCC_OscConfig+0x4d0>)
 80067ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80067d0:	4a6f      	ldr	r2, [pc, #444]	; (8006990 <HAL_RCC_OscConfig+0x4d0>)
 80067d2:	f043 0301 	orr.w	r3, r3, #1
 80067d6:	6713      	str	r3, [r2, #112]	; 0x70
 80067d8:	e02d      	b.n	8006836 <HAL_RCC_OscConfig+0x376>
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	689b      	ldr	r3, [r3, #8]
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d10c      	bne.n	80067fc <HAL_RCC_OscConfig+0x33c>
 80067e2:	4b6b      	ldr	r3, [pc, #428]	; (8006990 <HAL_RCC_OscConfig+0x4d0>)
 80067e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80067e6:	4a6a      	ldr	r2, [pc, #424]	; (8006990 <HAL_RCC_OscConfig+0x4d0>)
 80067e8:	f023 0301 	bic.w	r3, r3, #1
 80067ec:	6713      	str	r3, [r2, #112]	; 0x70
 80067ee:	4b68      	ldr	r3, [pc, #416]	; (8006990 <HAL_RCC_OscConfig+0x4d0>)
 80067f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80067f2:	4a67      	ldr	r2, [pc, #412]	; (8006990 <HAL_RCC_OscConfig+0x4d0>)
 80067f4:	f023 0304 	bic.w	r3, r3, #4
 80067f8:	6713      	str	r3, [r2, #112]	; 0x70
 80067fa:	e01c      	b.n	8006836 <HAL_RCC_OscConfig+0x376>
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	689b      	ldr	r3, [r3, #8]
 8006800:	2b05      	cmp	r3, #5
 8006802:	d10c      	bne.n	800681e <HAL_RCC_OscConfig+0x35e>
 8006804:	4b62      	ldr	r3, [pc, #392]	; (8006990 <HAL_RCC_OscConfig+0x4d0>)
 8006806:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006808:	4a61      	ldr	r2, [pc, #388]	; (8006990 <HAL_RCC_OscConfig+0x4d0>)
 800680a:	f043 0304 	orr.w	r3, r3, #4
 800680e:	6713      	str	r3, [r2, #112]	; 0x70
 8006810:	4b5f      	ldr	r3, [pc, #380]	; (8006990 <HAL_RCC_OscConfig+0x4d0>)
 8006812:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006814:	4a5e      	ldr	r2, [pc, #376]	; (8006990 <HAL_RCC_OscConfig+0x4d0>)
 8006816:	f043 0301 	orr.w	r3, r3, #1
 800681a:	6713      	str	r3, [r2, #112]	; 0x70
 800681c:	e00b      	b.n	8006836 <HAL_RCC_OscConfig+0x376>
 800681e:	4b5c      	ldr	r3, [pc, #368]	; (8006990 <HAL_RCC_OscConfig+0x4d0>)
 8006820:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006822:	4a5b      	ldr	r2, [pc, #364]	; (8006990 <HAL_RCC_OscConfig+0x4d0>)
 8006824:	f023 0301 	bic.w	r3, r3, #1
 8006828:	6713      	str	r3, [r2, #112]	; 0x70
 800682a:	4b59      	ldr	r3, [pc, #356]	; (8006990 <HAL_RCC_OscConfig+0x4d0>)
 800682c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800682e:	4a58      	ldr	r2, [pc, #352]	; (8006990 <HAL_RCC_OscConfig+0x4d0>)
 8006830:	f023 0304 	bic.w	r3, r3, #4
 8006834:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	689b      	ldr	r3, [r3, #8]
 800683a:	2b00      	cmp	r3, #0
 800683c:	d015      	beq.n	800686a <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800683e:	f7fd f9e1 	bl	8003c04 <HAL_GetTick>
 8006842:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006844:	e00a      	b.n	800685c <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006846:	f7fd f9dd 	bl	8003c04 <HAL_GetTick>
 800684a:	4602      	mov	r2, r0
 800684c:	693b      	ldr	r3, [r7, #16]
 800684e:	1ad3      	subs	r3, r2, r3
 8006850:	f241 3288 	movw	r2, #5000	; 0x1388
 8006854:	4293      	cmp	r3, r2
 8006856:	d901      	bls.n	800685c <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8006858:	2303      	movs	r3, #3
 800685a:	e0d8      	b.n	8006a0e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800685c:	4b4c      	ldr	r3, [pc, #304]	; (8006990 <HAL_RCC_OscConfig+0x4d0>)
 800685e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006860:	f003 0302 	and.w	r3, r3, #2
 8006864:	2b00      	cmp	r3, #0
 8006866:	d0ee      	beq.n	8006846 <HAL_RCC_OscConfig+0x386>
 8006868:	e014      	b.n	8006894 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800686a:	f7fd f9cb 	bl	8003c04 <HAL_GetTick>
 800686e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006870:	e00a      	b.n	8006888 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006872:	f7fd f9c7 	bl	8003c04 <HAL_GetTick>
 8006876:	4602      	mov	r2, r0
 8006878:	693b      	ldr	r3, [r7, #16]
 800687a:	1ad3      	subs	r3, r2, r3
 800687c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006880:	4293      	cmp	r3, r2
 8006882:	d901      	bls.n	8006888 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8006884:	2303      	movs	r3, #3
 8006886:	e0c2      	b.n	8006a0e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006888:	4b41      	ldr	r3, [pc, #260]	; (8006990 <HAL_RCC_OscConfig+0x4d0>)
 800688a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800688c:	f003 0302 	and.w	r3, r3, #2
 8006890:	2b00      	cmp	r3, #0
 8006892:	d1ee      	bne.n	8006872 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006894:	7dfb      	ldrb	r3, [r7, #23]
 8006896:	2b01      	cmp	r3, #1
 8006898:	d105      	bne.n	80068a6 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800689a:	4b3d      	ldr	r3, [pc, #244]	; (8006990 <HAL_RCC_OscConfig+0x4d0>)
 800689c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800689e:	4a3c      	ldr	r2, [pc, #240]	; (8006990 <HAL_RCC_OscConfig+0x4d0>)
 80068a0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80068a4:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	699b      	ldr	r3, [r3, #24]
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	f000 80ae 	beq.w	8006a0c <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80068b0:	4b37      	ldr	r3, [pc, #220]	; (8006990 <HAL_RCC_OscConfig+0x4d0>)
 80068b2:	689b      	ldr	r3, [r3, #8]
 80068b4:	f003 030c 	and.w	r3, r3, #12
 80068b8:	2b08      	cmp	r3, #8
 80068ba:	d06d      	beq.n	8006998 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	699b      	ldr	r3, [r3, #24]
 80068c0:	2b02      	cmp	r3, #2
 80068c2:	d14b      	bne.n	800695c <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80068c4:	4b32      	ldr	r3, [pc, #200]	; (8006990 <HAL_RCC_OscConfig+0x4d0>)
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	4a31      	ldr	r2, [pc, #196]	; (8006990 <HAL_RCC_OscConfig+0x4d0>)
 80068ca:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80068ce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80068d0:	f7fd f998 	bl	8003c04 <HAL_GetTick>
 80068d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80068d6:	e008      	b.n	80068ea <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80068d8:	f7fd f994 	bl	8003c04 <HAL_GetTick>
 80068dc:	4602      	mov	r2, r0
 80068de:	693b      	ldr	r3, [r7, #16]
 80068e0:	1ad3      	subs	r3, r2, r3
 80068e2:	2b02      	cmp	r3, #2
 80068e4:	d901      	bls.n	80068ea <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80068e6:	2303      	movs	r3, #3
 80068e8:	e091      	b.n	8006a0e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80068ea:	4b29      	ldr	r3, [pc, #164]	; (8006990 <HAL_RCC_OscConfig+0x4d0>)
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d1f0      	bne.n	80068d8 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	69da      	ldr	r2, [r3, #28]
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	6a1b      	ldr	r3, [r3, #32]
 80068fe:	431a      	orrs	r2, r3
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006904:	019b      	lsls	r3, r3, #6
 8006906:	431a      	orrs	r2, r3
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800690c:	085b      	lsrs	r3, r3, #1
 800690e:	3b01      	subs	r3, #1
 8006910:	041b      	lsls	r3, r3, #16
 8006912:	431a      	orrs	r2, r3
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006918:	061b      	lsls	r3, r3, #24
 800691a:	431a      	orrs	r2, r3
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006920:	071b      	lsls	r3, r3, #28
 8006922:	491b      	ldr	r1, [pc, #108]	; (8006990 <HAL_RCC_OscConfig+0x4d0>)
 8006924:	4313      	orrs	r3, r2
 8006926:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006928:	4b19      	ldr	r3, [pc, #100]	; (8006990 <HAL_RCC_OscConfig+0x4d0>)
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	4a18      	ldr	r2, [pc, #96]	; (8006990 <HAL_RCC_OscConfig+0x4d0>)
 800692e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006932:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006934:	f7fd f966 	bl	8003c04 <HAL_GetTick>
 8006938:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800693a:	e008      	b.n	800694e <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800693c:	f7fd f962 	bl	8003c04 <HAL_GetTick>
 8006940:	4602      	mov	r2, r0
 8006942:	693b      	ldr	r3, [r7, #16]
 8006944:	1ad3      	subs	r3, r2, r3
 8006946:	2b02      	cmp	r3, #2
 8006948:	d901      	bls.n	800694e <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 800694a:	2303      	movs	r3, #3
 800694c:	e05f      	b.n	8006a0e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800694e:	4b10      	ldr	r3, [pc, #64]	; (8006990 <HAL_RCC_OscConfig+0x4d0>)
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006956:	2b00      	cmp	r3, #0
 8006958:	d0f0      	beq.n	800693c <HAL_RCC_OscConfig+0x47c>
 800695a:	e057      	b.n	8006a0c <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800695c:	4b0c      	ldr	r3, [pc, #48]	; (8006990 <HAL_RCC_OscConfig+0x4d0>)
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	4a0b      	ldr	r2, [pc, #44]	; (8006990 <HAL_RCC_OscConfig+0x4d0>)
 8006962:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006966:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006968:	f7fd f94c 	bl	8003c04 <HAL_GetTick>
 800696c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800696e:	e008      	b.n	8006982 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006970:	f7fd f948 	bl	8003c04 <HAL_GetTick>
 8006974:	4602      	mov	r2, r0
 8006976:	693b      	ldr	r3, [r7, #16]
 8006978:	1ad3      	subs	r3, r2, r3
 800697a:	2b02      	cmp	r3, #2
 800697c:	d901      	bls.n	8006982 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 800697e:	2303      	movs	r3, #3
 8006980:	e045      	b.n	8006a0e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006982:	4b03      	ldr	r3, [pc, #12]	; (8006990 <HAL_RCC_OscConfig+0x4d0>)
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800698a:	2b00      	cmp	r3, #0
 800698c:	d1f0      	bne.n	8006970 <HAL_RCC_OscConfig+0x4b0>
 800698e:	e03d      	b.n	8006a0c <HAL_RCC_OscConfig+0x54c>
 8006990:	40023800 	.word	0x40023800
 8006994:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8006998:	4b1f      	ldr	r3, [pc, #124]	; (8006a18 <HAL_RCC_OscConfig+0x558>)
 800699a:	685b      	ldr	r3, [r3, #4]
 800699c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	699b      	ldr	r3, [r3, #24]
 80069a2:	2b01      	cmp	r3, #1
 80069a4:	d030      	beq.n	8006a08 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80069b0:	429a      	cmp	r2, r3
 80069b2:	d129      	bne.n	8006a08 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80069be:	429a      	cmp	r2, r3
 80069c0:	d122      	bne.n	8006a08 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80069c2:	68fa      	ldr	r2, [r7, #12]
 80069c4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80069c8:	4013      	ands	r3, r2
 80069ca:	687a      	ldr	r2, [r7, #4]
 80069cc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80069ce:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80069d0:	4293      	cmp	r3, r2
 80069d2:	d119      	bne.n	8006a08 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80069de:	085b      	lsrs	r3, r3, #1
 80069e0:	3b01      	subs	r3, #1
 80069e2:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80069e4:	429a      	cmp	r2, r3
 80069e6:	d10f      	bne.n	8006a08 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069f2:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80069f4:	429a      	cmp	r2, r3
 80069f6:	d107      	bne.n	8006a08 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a02:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006a04:	429a      	cmp	r2, r3
 8006a06:	d001      	beq.n	8006a0c <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8006a08:	2301      	movs	r3, #1
 8006a0a:	e000      	b.n	8006a0e <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8006a0c:	2300      	movs	r3, #0
}
 8006a0e:	4618      	mov	r0, r3
 8006a10:	3718      	adds	r7, #24
 8006a12:	46bd      	mov	sp, r7
 8006a14:	bd80      	pop	{r7, pc}
 8006a16:	bf00      	nop
 8006a18:	40023800 	.word	0x40023800

08006a1c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006a1c:	b580      	push	{r7, lr}
 8006a1e:	b084      	sub	sp, #16
 8006a20:	af00      	add	r7, sp, #0
 8006a22:	6078      	str	r0, [r7, #4]
 8006a24:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8006a26:	2300      	movs	r3, #0
 8006a28:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d101      	bne.n	8006a34 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8006a30:	2301      	movs	r3, #1
 8006a32:	e0d0      	b.n	8006bd6 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006a34:	4b6a      	ldr	r3, [pc, #424]	; (8006be0 <HAL_RCC_ClockConfig+0x1c4>)
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	f003 030f 	and.w	r3, r3, #15
 8006a3c:	683a      	ldr	r2, [r7, #0]
 8006a3e:	429a      	cmp	r2, r3
 8006a40:	d910      	bls.n	8006a64 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006a42:	4b67      	ldr	r3, [pc, #412]	; (8006be0 <HAL_RCC_ClockConfig+0x1c4>)
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	f023 020f 	bic.w	r2, r3, #15
 8006a4a:	4965      	ldr	r1, [pc, #404]	; (8006be0 <HAL_RCC_ClockConfig+0x1c4>)
 8006a4c:	683b      	ldr	r3, [r7, #0]
 8006a4e:	4313      	orrs	r3, r2
 8006a50:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006a52:	4b63      	ldr	r3, [pc, #396]	; (8006be0 <HAL_RCC_ClockConfig+0x1c4>)
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	f003 030f 	and.w	r3, r3, #15
 8006a5a:	683a      	ldr	r2, [r7, #0]
 8006a5c:	429a      	cmp	r2, r3
 8006a5e:	d001      	beq.n	8006a64 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006a60:	2301      	movs	r3, #1
 8006a62:	e0b8      	b.n	8006bd6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	f003 0302 	and.w	r3, r3, #2
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d020      	beq.n	8006ab2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	f003 0304 	and.w	r3, r3, #4
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d005      	beq.n	8006a88 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006a7c:	4b59      	ldr	r3, [pc, #356]	; (8006be4 <HAL_RCC_ClockConfig+0x1c8>)
 8006a7e:	689b      	ldr	r3, [r3, #8]
 8006a80:	4a58      	ldr	r2, [pc, #352]	; (8006be4 <HAL_RCC_ClockConfig+0x1c8>)
 8006a82:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006a86:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	f003 0308 	and.w	r3, r3, #8
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d005      	beq.n	8006aa0 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006a94:	4b53      	ldr	r3, [pc, #332]	; (8006be4 <HAL_RCC_ClockConfig+0x1c8>)
 8006a96:	689b      	ldr	r3, [r3, #8]
 8006a98:	4a52      	ldr	r2, [pc, #328]	; (8006be4 <HAL_RCC_ClockConfig+0x1c8>)
 8006a9a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006a9e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006aa0:	4b50      	ldr	r3, [pc, #320]	; (8006be4 <HAL_RCC_ClockConfig+0x1c8>)
 8006aa2:	689b      	ldr	r3, [r3, #8]
 8006aa4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	689b      	ldr	r3, [r3, #8]
 8006aac:	494d      	ldr	r1, [pc, #308]	; (8006be4 <HAL_RCC_ClockConfig+0x1c8>)
 8006aae:	4313      	orrs	r3, r2
 8006ab0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	f003 0301 	and.w	r3, r3, #1
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d040      	beq.n	8006b40 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	685b      	ldr	r3, [r3, #4]
 8006ac2:	2b01      	cmp	r3, #1
 8006ac4:	d107      	bne.n	8006ad6 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006ac6:	4b47      	ldr	r3, [pc, #284]	; (8006be4 <HAL_RCC_ClockConfig+0x1c8>)
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d115      	bne.n	8006afe <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8006ad2:	2301      	movs	r3, #1
 8006ad4:	e07f      	b.n	8006bd6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	685b      	ldr	r3, [r3, #4]
 8006ada:	2b02      	cmp	r3, #2
 8006adc:	d107      	bne.n	8006aee <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006ade:	4b41      	ldr	r3, [pc, #260]	; (8006be4 <HAL_RCC_ClockConfig+0x1c8>)
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d109      	bne.n	8006afe <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8006aea:	2301      	movs	r3, #1
 8006aec:	e073      	b.n	8006bd6 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006aee:	4b3d      	ldr	r3, [pc, #244]	; (8006be4 <HAL_RCC_ClockConfig+0x1c8>)
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	f003 0302 	and.w	r3, r3, #2
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d101      	bne.n	8006afe <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8006afa:	2301      	movs	r3, #1
 8006afc:	e06b      	b.n	8006bd6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006afe:	4b39      	ldr	r3, [pc, #228]	; (8006be4 <HAL_RCC_ClockConfig+0x1c8>)
 8006b00:	689b      	ldr	r3, [r3, #8]
 8006b02:	f023 0203 	bic.w	r2, r3, #3
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	685b      	ldr	r3, [r3, #4]
 8006b0a:	4936      	ldr	r1, [pc, #216]	; (8006be4 <HAL_RCC_ClockConfig+0x1c8>)
 8006b0c:	4313      	orrs	r3, r2
 8006b0e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006b10:	f7fd f878 	bl	8003c04 <HAL_GetTick>
 8006b14:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006b16:	e00a      	b.n	8006b2e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006b18:	f7fd f874 	bl	8003c04 <HAL_GetTick>
 8006b1c:	4602      	mov	r2, r0
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	1ad3      	subs	r3, r2, r3
 8006b22:	f241 3288 	movw	r2, #5000	; 0x1388
 8006b26:	4293      	cmp	r3, r2
 8006b28:	d901      	bls.n	8006b2e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8006b2a:	2303      	movs	r3, #3
 8006b2c:	e053      	b.n	8006bd6 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006b2e:	4b2d      	ldr	r3, [pc, #180]	; (8006be4 <HAL_RCC_ClockConfig+0x1c8>)
 8006b30:	689b      	ldr	r3, [r3, #8]
 8006b32:	f003 020c 	and.w	r2, r3, #12
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	685b      	ldr	r3, [r3, #4]
 8006b3a:	009b      	lsls	r3, r3, #2
 8006b3c:	429a      	cmp	r2, r3
 8006b3e:	d1eb      	bne.n	8006b18 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006b40:	4b27      	ldr	r3, [pc, #156]	; (8006be0 <HAL_RCC_ClockConfig+0x1c4>)
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	f003 030f 	and.w	r3, r3, #15
 8006b48:	683a      	ldr	r2, [r7, #0]
 8006b4a:	429a      	cmp	r2, r3
 8006b4c:	d210      	bcs.n	8006b70 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006b4e:	4b24      	ldr	r3, [pc, #144]	; (8006be0 <HAL_RCC_ClockConfig+0x1c4>)
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	f023 020f 	bic.w	r2, r3, #15
 8006b56:	4922      	ldr	r1, [pc, #136]	; (8006be0 <HAL_RCC_ClockConfig+0x1c4>)
 8006b58:	683b      	ldr	r3, [r7, #0]
 8006b5a:	4313      	orrs	r3, r2
 8006b5c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006b5e:	4b20      	ldr	r3, [pc, #128]	; (8006be0 <HAL_RCC_ClockConfig+0x1c4>)
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	f003 030f 	and.w	r3, r3, #15
 8006b66:	683a      	ldr	r2, [r7, #0]
 8006b68:	429a      	cmp	r2, r3
 8006b6a:	d001      	beq.n	8006b70 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8006b6c:	2301      	movs	r3, #1
 8006b6e:	e032      	b.n	8006bd6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	f003 0304 	and.w	r3, r3, #4
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d008      	beq.n	8006b8e <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006b7c:	4b19      	ldr	r3, [pc, #100]	; (8006be4 <HAL_RCC_ClockConfig+0x1c8>)
 8006b7e:	689b      	ldr	r3, [r3, #8]
 8006b80:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	68db      	ldr	r3, [r3, #12]
 8006b88:	4916      	ldr	r1, [pc, #88]	; (8006be4 <HAL_RCC_ClockConfig+0x1c8>)
 8006b8a:	4313      	orrs	r3, r2
 8006b8c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	f003 0308 	and.w	r3, r3, #8
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d009      	beq.n	8006bae <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8006b9a:	4b12      	ldr	r3, [pc, #72]	; (8006be4 <HAL_RCC_ClockConfig+0x1c8>)
 8006b9c:	689b      	ldr	r3, [r3, #8]
 8006b9e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	691b      	ldr	r3, [r3, #16]
 8006ba6:	00db      	lsls	r3, r3, #3
 8006ba8:	490e      	ldr	r1, [pc, #56]	; (8006be4 <HAL_RCC_ClockConfig+0x1c8>)
 8006baa:	4313      	orrs	r3, r2
 8006bac:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006bae:	f000 f821 	bl	8006bf4 <HAL_RCC_GetSysClockFreq>
 8006bb2:	4601      	mov	r1, r0
 8006bb4:	4b0b      	ldr	r3, [pc, #44]	; (8006be4 <HAL_RCC_ClockConfig+0x1c8>)
 8006bb6:	689b      	ldr	r3, [r3, #8]
 8006bb8:	091b      	lsrs	r3, r3, #4
 8006bba:	f003 030f 	and.w	r3, r3, #15
 8006bbe:	4a0a      	ldr	r2, [pc, #40]	; (8006be8 <HAL_RCC_ClockConfig+0x1cc>)
 8006bc0:	5cd3      	ldrb	r3, [r2, r3]
 8006bc2:	fa21 f303 	lsr.w	r3, r1, r3
 8006bc6:	4a09      	ldr	r2, [pc, #36]	; (8006bec <HAL_RCC_ClockConfig+0x1d0>)
 8006bc8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8006bca:	4b09      	ldr	r3, [pc, #36]	; (8006bf0 <HAL_RCC_ClockConfig+0x1d4>)
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	4618      	mov	r0, r3
 8006bd0:	f7fc feb2 	bl	8003938 <HAL_InitTick>

  return HAL_OK;
 8006bd4:	2300      	movs	r3, #0
}
 8006bd6:	4618      	mov	r0, r3
 8006bd8:	3710      	adds	r7, #16
 8006bda:	46bd      	mov	sp, r7
 8006bdc:	bd80      	pop	{r7, pc}
 8006bde:	bf00      	nop
 8006be0:	40023c00 	.word	0x40023c00
 8006be4:	40023800 	.word	0x40023800
 8006be8:	080243d0 	.word	0x080243d0
 8006bec:	20000000 	.word	0x20000000
 8006bf0:	20000004 	.word	0x20000004

08006bf4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006bf4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006bf6:	b085      	sub	sp, #20
 8006bf8:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8006bfa:	2300      	movs	r3, #0
 8006bfc:	607b      	str	r3, [r7, #4]
 8006bfe:	2300      	movs	r3, #0
 8006c00:	60fb      	str	r3, [r7, #12]
 8006c02:	2300      	movs	r3, #0
 8006c04:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 8006c06:	2300      	movs	r3, #0
 8006c08:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006c0a:	4b63      	ldr	r3, [pc, #396]	; (8006d98 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006c0c:	689b      	ldr	r3, [r3, #8]
 8006c0e:	f003 030c 	and.w	r3, r3, #12
 8006c12:	2b04      	cmp	r3, #4
 8006c14:	d007      	beq.n	8006c26 <HAL_RCC_GetSysClockFreq+0x32>
 8006c16:	2b08      	cmp	r3, #8
 8006c18:	d008      	beq.n	8006c2c <HAL_RCC_GetSysClockFreq+0x38>
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	f040 80b4 	bne.w	8006d88 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006c20:	4b5e      	ldr	r3, [pc, #376]	; (8006d9c <HAL_RCC_GetSysClockFreq+0x1a8>)
 8006c22:	60bb      	str	r3, [r7, #8]
      break;
 8006c24:	e0b3      	b.n	8006d8e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006c26:	4b5e      	ldr	r3, [pc, #376]	; (8006da0 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8006c28:	60bb      	str	r3, [r7, #8]
      break;
 8006c2a:	e0b0      	b.n	8006d8e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006c2c:	4b5a      	ldr	r3, [pc, #360]	; (8006d98 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006c2e:	685b      	ldr	r3, [r3, #4]
 8006c30:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006c34:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8006c36:	4b58      	ldr	r3, [pc, #352]	; (8006d98 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006c38:	685b      	ldr	r3, [r3, #4]
 8006c3a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d04a      	beq.n	8006cd8 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006c42:	4b55      	ldr	r3, [pc, #340]	; (8006d98 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006c44:	685b      	ldr	r3, [r3, #4]
 8006c46:	099b      	lsrs	r3, r3, #6
 8006c48:	f04f 0400 	mov.w	r4, #0
 8006c4c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8006c50:	f04f 0200 	mov.w	r2, #0
 8006c54:	ea03 0501 	and.w	r5, r3, r1
 8006c58:	ea04 0602 	and.w	r6, r4, r2
 8006c5c:	4629      	mov	r1, r5
 8006c5e:	4632      	mov	r2, r6
 8006c60:	f04f 0300 	mov.w	r3, #0
 8006c64:	f04f 0400 	mov.w	r4, #0
 8006c68:	0154      	lsls	r4, r2, #5
 8006c6a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8006c6e:	014b      	lsls	r3, r1, #5
 8006c70:	4619      	mov	r1, r3
 8006c72:	4622      	mov	r2, r4
 8006c74:	1b49      	subs	r1, r1, r5
 8006c76:	eb62 0206 	sbc.w	r2, r2, r6
 8006c7a:	f04f 0300 	mov.w	r3, #0
 8006c7e:	f04f 0400 	mov.w	r4, #0
 8006c82:	0194      	lsls	r4, r2, #6
 8006c84:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8006c88:	018b      	lsls	r3, r1, #6
 8006c8a:	1a5b      	subs	r3, r3, r1
 8006c8c:	eb64 0402 	sbc.w	r4, r4, r2
 8006c90:	f04f 0100 	mov.w	r1, #0
 8006c94:	f04f 0200 	mov.w	r2, #0
 8006c98:	00e2      	lsls	r2, r4, #3
 8006c9a:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8006c9e:	00d9      	lsls	r1, r3, #3
 8006ca0:	460b      	mov	r3, r1
 8006ca2:	4614      	mov	r4, r2
 8006ca4:	195b      	adds	r3, r3, r5
 8006ca6:	eb44 0406 	adc.w	r4, r4, r6
 8006caa:	f04f 0100 	mov.w	r1, #0
 8006cae:	f04f 0200 	mov.w	r2, #0
 8006cb2:	0262      	lsls	r2, r4, #9
 8006cb4:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8006cb8:	0259      	lsls	r1, r3, #9
 8006cba:	460b      	mov	r3, r1
 8006cbc:	4614      	mov	r4, r2
 8006cbe:	4618      	mov	r0, r3
 8006cc0:	4621      	mov	r1, r4
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	f04f 0400 	mov.w	r4, #0
 8006cc8:	461a      	mov	r2, r3
 8006cca:	4623      	mov	r3, r4
 8006ccc:	f7f9 fb10 	bl	80002f0 <__aeabi_uldivmod>
 8006cd0:	4603      	mov	r3, r0
 8006cd2:	460c      	mov	r4, r1
 8006cd4:	60fb      	str	r3, [r7, #12]
 8006cd6:	e049      	b.n	8006d6c <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006cd8:	4b2f      	ldr	r3, [pc, #188]	; (8006d98 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006cda:	685b      	ldr	r3, [r3, #4]
 8006cdc:	099b      	lsrs	r3, r3, #6
 8006cde:	f04f 0400 	mov.w	r4, #0
 8006ce2:	f240 11ff 	movw	r1, #511	; 0x1ff
 8006ce6:	f04f 0200 	mov.w	r2, #0
 8006cea:	ea03 0501 	and.w	r5, r3, r1
 8006cee:	ea04 0602 	and.w	r6, r4, r2
 8006cf2:	4629      	mov	r1, r5
 8006cf4:	4632      	mov	r2, r6
 8006cf6:	f04f 0300 	mov.w	r3, #0
 8006cfa:	f04f 0400 	mov.w	r4, #0
 8006cfe:	0154      	lsls	r4, r2, #5
 8006d00:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8006d04:	014b      	lsls	r3, r1, #5
 8006d06:	4619      	mov	r1, r3
 8006d08:	4622      	mov	r2, r4
 8006d0a:	1b49      	subs	r1, r1, r5
 8006d0c:	eb62 0206 	sbc.w	r2, r2, r6
 8006d10:	f04f 0300 	mov.w	r3, #0
 8006d14:	f04f 0400 	mov.w	r4, #0
 8006d18:	0194      	lsls	r4, r2, #6
 8006d1a:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8006d1e:	018b      	lsls	r3, r1, #6
 8006d20:	1a5b      	subs	r3, r3, r1
 8006d22:	eb64 0402 	sbc.w	r4, r4, r2
 8006d26:	f04f 0100 	mov.w	r1, #0
 8006d2a:	f04f 0200 	mov.w	r2, #0
 8006d2e:	00e2      	lsls	r2, r4, #3
 8006d30:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8006d34:	00d9      	lsls	r1, r3, #3
 8006d36:	460b      	mov	r3, r1
 8006d38:	4614      	mov	r4, r2
 8006d3a:	195b      	adds	r3, r3, r5
 8006d3c:	eb44 0406 	adc.w	r4, r4, r6
 8006d40:	f04f 0100 	mov.w	r1, #0
 8006d44:	f04f 0200 	mov.w	r2, #0
 8006d48:	02a2      	lsls	r2, r4, #10
 8006d4a:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8006d4e:	0299      	lsls	r1, r3, #10
 8006d50:	460b      	mov	r3, r1
 8006d52:	4614      	mov	r4, r2
 8006d54:	4618      	mov	r0, r3
 8006d56:	4621      	mov	r1, r4
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	f04f 0400 	mov.w	r4, #0
 8006d5e:	461a      	mov	r2, r3
 8006d60:	4623      	mov	r3, r4
 8006d62:	f7f9 fac5 	bl	80002f0 <__aeabi_uldivmod>
 8006d66:	4603      	mov	r3, r0
 8006d68:	460c      	mov	r4, r1
 8006d6a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8006d6c:	4b0a      	ldr	r3, [pc, #40]	; (8006d98 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006d6e:	685b      	ldr	r3, [r3, #4]
 8006d70:	0c1b      	lsrs	r3, r3, #16
 8006d72:	f003 0303 	and.w	r3, r3, #3
 8006d76:	3301      	adds	r3, #1
 8006d78:	005b      	lsls	r3, r3, #1
 8006d7a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 8006d7c:	68fa      	ldr	r2, [r7, #12]
 8006d7e:	683b      	ldr	r3, [r7, #0]
 8006d80:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d84:	60bb      	str	r3, [r7, #8]
      break;
 8006d86:	e002      	b.n	8006d8e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006d88:	4b04      	ldr	r3, [pc, #16]	; (8006d9c <HAL_RCC_GetSysClockFreq+0x1a8>)
 8006d8a:	60bb      	str	r3, [r7, #8]
      break;
 8006d8c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006d8e:	68bb      	ldr	r3, [r7, #8]
}
 8006d90:	4618      	mov	r0, r3
 8006d92:	3714      	adds	r7, #20
 8006d94:	46bd      	mov	sp, r7
 8006d96:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006d98:	40023800 	.word	0x40023800
 8006d9c:	00f42400 	.word	0x00f42400
 8006da0:	007a1200 	.word	0x007a1200

08006da4 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006da4:	b480      	push	{r7}
 8006da6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006da8:	4b03      	ldr	r3, [pc, #12]	; (8006db8 <HAL_RCC_GetHCLKFreq+0x14>)
 8006daa:	681b      	ldr	r3, [r3, #0]
}
 8006dac:	4618      	mov	r0, r3
 8006dae:	46bd      	mov	sp, r7
 8006db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006db4:	4770      	bx	lr
 8006db6:	bf00      	nop
 8006db8:	20000000 	.word	0x20000000

08006dbc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006dbc:	b580      	push	{r7, lr}
 8006dbe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006dc0:	f7ff fff0 	bl	8006da4 <HAL_RCC_GetHCLKFreq>
 8006dc4:	4601      	mov	r1, r0
 8006dc6:	4b05      	ldr	r3, [pc, #20]	; (8006ddc <HAL_RCC_GetPCLK1Freq+0x20>)
 8006dc8:	689b      	ldr	r3, [r3, #8]
 8006dca:	0a9b      	lsrs	r3, r3, #10
 8006dcc:	f003 0307 	and.w	r3, r3, #7
 8006dd0:	4a03      	ldr	r2, [pc, #12]	; (8006de0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006dd2:	5cd3      	ldrb	r3, [r2, r3]
 8006dd4:	fa21 f303 	lsr.w	r3, r1, r3
}
 8006dd8:	4618      	mov	r0, r3
 8006dda:	bd80      	pop	{r7, pc}
 8006ddc:	40023800 	.word	0x40023800
 8006de0:	080243e0 	.word	0x080243e0

08006de4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006de4:	b580      	push	{r7, lr}
 8006de6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006de8:	f7ff ffdc 	bl	8006da4 <HAL_RCC_GetHCLKFreq>
 8006dec:	4601      	mov	r1, r0
 8006dee:	4b05      	ldr	r3, [pc, #20]	; (8006e04 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006df0:	689b      	ldr	r3, [r3, #8]
 8006df2:	0b5b      	lsrs	r3, r3, #13
 8006df4:	f003 0307 	and.w	r3, r3, #7
 8006df8:	4a03      	ldr	r2, [pc, #12]	; (8006e08 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006dfa:	5cd3      	ldrb	r3, [r2, r3]
 8006dfc:	fa21 f303 	lsr.w	r3, r1, r3
}
 8006e00:	4618      	mov	r0, r3
 8006e02:	bd80      	pop	{r7, pc}
 8006e04:	40023800 	.word	0x40023800
 8006e08:	080243e0 	.word	0x080243e0

08006e0c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006e0c:	b480      	push	{r7}
 8006e0e:	b083      	sub	sp, #12
 8006e10:	af00      	add	r7, sp, #0
 8006e12:	6078      	str	r0, [r7, #4]
 8006e14:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	220f      	movs	r2, #15
 8006e1a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8006e1c:	4b12      	ldr	r3, [pc, #72]	; (8006e68 <HAL_RCC_GetClockConfig+0x5c>)
 8006e1e:	689b      	ldr	r3, [r3, #8]
 8006e20:	f003 0203 	and.w	r2, r3, #3
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8006e28:	4b0f      	ldr	r3, [pc, #60]	; (8006e68 <HAL_RCC_GetClockConfig+0x5c>)
 8006e2a:	689b      	ldr	r3, [r3, #8]
 8006e2c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8006e34:	4b0c      	ldr	r3, [pc, #48]	; (8006e68 <HAL_RCC_GetClockConfig+0x5c>)
 8006e36:	689b      	ldr	r3, [r3, #8]
 8006e38:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8006e40:	4b09      	ldr	r3, [pc, #36]	; (8006e68 <HAL_RCC_GetClockConfig+0x5c>)
 8006e42:	689b      	ldr	r3, [r3, #8]
 8006e44:	08db      	lsrs	r3, r3, #3
 8006e46:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8006e4e:	4b07      	ldr	r3, [pc, #28]	; (8006e6c <HAL_RCC_GetClockConfig+0x60>)
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	f003 020f 	and.w	r2, r3, #15
 8006e56:	683b      	ldr	r3, [r7, #0]
 8006e58:	601a      	str	r2, [r3, #0]
}
 8006e5a:	bf00      	nop
 8006e5c:	370c      	adds	r7, #12
 8006e5e:	46bd      	mov	sp, r7
 8006e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e64:	4770      	bx	lr
 8006e66:	bf00      	nop
 8006e68:	40023800 	.word	0x40023800
 8006e6c:	40023c00 	.word	0x40023c00

08006e70 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006e70:	b580      	push	{r7, lr}
 8006e72:	b088      	sub	sp, #32
 8006e74:	af00      	add	r7, sp, #0
 8006e76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8006e78:	2300      	movs	r3, #0
 8006e7a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8006e7c:	2300      	movs	r3, #0
 8006e7e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8006e80:	2300      	movs	r3, #0
 8006e82:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8006e84:	2300      	movs	r3, #0
 8006e86:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8006e88:	2300      	movs	r3, #0
 8006e8a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	f003 0301 	and.w	r3, r3, #1
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	d012      	beq.n	8006ebe <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006e98:	4b69      	ldr	r3, [pc, #420]	; (8007040 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006e9a:	689b      	ldr	r3, [r3, #8]
 8006e9c:	4a68      	ldr	r2, [pc, #416]	; (8007040 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006e9e:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8006ea2:	6093      	str	r3, [r2, #8]
 8006ea4:	4b66      	ldr	r3, [pc, #408]	; (8007040 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006ea6:	689a      	ldr	r2, [r3, #8]
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006eac:	4964      	ldr	r1, [pc, #400]	; (8007040 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006eae:	4313      	orrs	r3, r2
 8006eb0:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d101      	bne.n	8006ebe <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8006eba:	2301      	movs	r3, #1
 8006ebc:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d017      	beq.n	8006efa <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006eca:	4b5d      	ldr	r3, [pc, #372]	; (8007040 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006ecc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006ed0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006ed8:	4959      	ldr	r1, [pc, #356]	; (8007040 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006eda:	4313      	orrs	r3, r2
 8006edc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006ee4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006ee8:	d101      	bne.n	8006eee <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8006eea:	2301      	movs	r3, #1
 8006eec:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d101      	bne.n	8006efa <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8006ef6:	2301      	movs	r3, #1
 8006ef8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d017      	beq.n	8006f36 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8006f06:	4b4e      	ldr	r3, [pc, #312]	; (8007040 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006f08:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006f0c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f14:	494a      	ldr	r1, [pc, #296]	; (8007040 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006f16:	4313      	orrs	r3, r2
 8006f18:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f20:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006f24:	d101      	bne.n	8006f2a <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8006f26:	2301      	movs	r3, #1
 8006f28:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d101      	bne.n	8006f36 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8006f32:	2301      	movs	r3, #1
 8006f34:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d001      	beq.n	8006f46 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8006f42:	2301      	movs	r3, #1
 8006f44:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	f003 0320 	and.w	r3, r3, #32
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	f000 808b 	beq.w	800706a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006f54:	4b3a      	ldr	r3, [pc, #232]	; (8007040 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006f56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f58:	4a39      	ldr	r2, [pc, #228]	; (8007040 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006f5a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006f5e:	6413      	str	r3, [r2, #64]	; 0x40
 8006f60:	4b37      	ldr	r3, [pc, #220]	; (8007040 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006f62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f64:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006f68:	60bb      	str	r3, [r7, #8]
 8006f6a:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8006f6c:	4b35      	ldr	r3, [pc, #212]	; (8007044 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	4a34      	ldr	r2, [pc, #208]	; (8007044 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006f72:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006f76:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006f78:	f7fc fe44 	bl	8003c04 <HAL_GetTick>
 8006f7c:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8006f7e:	e008      	b.n	8006f92 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006f80:	f7fc fe40 	bl	8003c04 <HAL_GetTick>
 8006f84:	4602      	mov	r2, r0
 8006f86:	697b      	ldr	r3, [r7, #20]
 8006f88:	1ad3      	subs	r3, r2, r3
 8006f8a:	2b64      	cmp	r3, #100	; 0x64
 8006f8c:	d901      	bls.n	8006f92 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8006f8e:	2303      	movs	r3, #3
 8006f90:	e38d      	b.n	80076ae <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8006f92:	4b2c      	ldr	r3, [pc, #176]	; (8007044 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d0f0      	beq.n	8006f80 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006f9e:	4b28      	ldr	r3, [pc, #160]	; (8007040 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006fa0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006fa2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006fa6:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006fa8:	693b      	ldr	r3, [r7, #16]
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d035      	beq.n	800701a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006fb2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006fb6:	693a      	ldr	r2, [r7, #16]
 8006fb8:	429a      	cmp	r2, r3
 8006fba:	d02e      	beq.n	800701a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006fbc:	4b20      	ldr	r3, [pc, #128]	; (8007040 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006fbe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006fc0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006fc4:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006fc6:	4b1e      	ldr	r3, [pc, #120]	; (8007040 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006fc8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006fca:	4a1d      	ldr	r2, [pc, #116]	; (8007040 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006fcc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006fd0:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006fd2:	4b1b      	ldr	r3, [pc, #108]	; (8007040 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006fd4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006fd6:	4a1a      	ldr	r2, [pc, #104]	; (8007040 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006fd8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006fdc:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8006fde:	4a18      	ldr	r2, [pc, #96]	; (8007040 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006fe0:	693b      	ldr	r3, [r7, #16]
 8006fe2:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006fe4:	4b16      	ldr	r3, [pc, #88]	; (8007040 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006fe6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006fe8:	f003 0301 	and.w	r3, r3, #1
 8006fec:	2b01      	cmp	r3, #1
 8006fee:	d114      	bne.n	800701a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ff0:	f7fc fe08 	bl	8003c04 <HAL_GetTick>
 8006ff4:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006ff6:	e00a      	b.n	800700e <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006ff8:	f7fc fe04 	bl	8003c04 <HAL_GetTick>
 8006ffc:	4602      	mov	r2, r0
 8006ffe:	697b      	ldr	r3, [r7, #20]
 8007000:	1ad3      	subs	r3, r2, r3
 8007002:	f241 3288 	movw	r2, #5000	; 0x1388
 8007006:	4293      	cmp	r3, r2
 8007008:	d901      	bls.n	800700e <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800700a:	2303      	movs	r3, #3
 800700c:	e34f      	b.n	80076ae <HAL_RCCEx_PeriphCLKConfig+0x83e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800700e:	4b0c      	ldr	r3, [pc, #48]	; (8007040 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007010:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007012:	f003 0302 	and.w	r3, r3, #2
 8007016:	2b00      	cmp	r3, #0
 8007018:	d0ee      	beq.n	8006ff8 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800701e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007022:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007026:	d111      	bne.n	800704c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8007028:	4b05      	ldr	r3, [pc, #20]	; (8007040 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800702a:	689b      	ldr	r3, [r3, #8]
 800702c:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8007034:	4b04      	ldr	r3, [pc, #16]	; (8007048 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8007036:	400b      	ands	r3, r1
 8007038:	4901      	ldr	r1, [pc, #4]	; (8007040 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800703a:	4313      	orrs	r3, r2
 800703c:	608b      	str	r3, [r1, #8]
 800703e:	e00b      	b.n	8007058 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8007040:	40023800 	.word	0x40023800
 8007044:	40007000 	.word	0x40007000
 8007048:	0ffffcff 	.word	0x0ffffcff
 800704c:	4bb3      	ldr	r3, [pc, #716]	; (800731c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800704e:	689b      	ldr	r3, [r3, #8]
 8007050:	4ab2      	ldr	r2, [pc, #712]	; (800731c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007052:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8007056:	6093      	str	r3, [r2, #8]
 8007058:	4bb0      	ldr	r3, [pc, #704]	; (800731c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800705a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007060:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007064:	49ad      	ldr	r1, [pc, #692]	; (800731c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007066:	4313      	orrs	r3, r2
 8007068:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	f003 0310 	and.w	r3, r3, #16
 8007072:	2b00      	cmp	r3, #0
 8007074:	d010      	beq.n	8007098 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007076:	4ba9      	ldr	r3, [pc, #676]	; (800731c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007078:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800707c:	4aa7      	ldr	r2, [pc, #668]	; (800731c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800707e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007082:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8007086:	4ba5      	ldr	r3, [pc, #660]	; (800731c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007088:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007090:	49a2      	ldr	r1, [pc, #648]	; (800731c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007092:	4313      	orrs	r3, r2
 8007094:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d00a      	beq.n	80070ba <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80070a4:	4b9d      	ldr	r3, [pc, #628]	; (800731c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80070a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80070aa:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80070b2:	499a      	ldr	r1, [pc, #616]	; (800731c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80070b4:	4313      	orrs	r3, r2
 80070b6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d00a      	beq.n	80070dc <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80070c6:	4b95      	ldr	r3, [pc, #596]	; (800731c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80070c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80070cc:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80070d4:	4991      	ldr	r1, [pc, #580]	; (800731c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80070d6:	4313      	orrs	r3, r2
 80070d8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d00a      	beq.n	80070fe <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80070e8:	4b8c      	ldr	r3, [pc, #560]	; (800731c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80070ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80070ee:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80070f6:	4989      	ldr	r1, [pc, #548]	; (800731c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80070f8:	4313      	orrs	r3, r2
 80070fa:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007106:	2b00      	cmp	r3, #0
 8007108:	d00a      	beq.n	8007120 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800710a:	4b84      	ldr	r3, [pc, #528]	; (800731c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800710c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007110:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007118:	4980      	ldr	r1, [pc, #512]	; (800731c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800711a:	4313      	orrs	r3, r2
 800711c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007128:	2b00      	cmp	r3, #0
 800712a:	d00a      	beq.n	8007142 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800712c:	4b7b      	ldr	r3, [pc, #492]	; (800731c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800712e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007132:	f023 0203 	bic.w	r2, r3, #3
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800713a:	4978      	ldr	r1, [pc, #480]	; (800731c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800713c:	4313      	orrs	r3, r2
 800713e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800714a:	2b00      	cmp	r3, #0
 800714c:	d00a      	beq.n	8007164 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800714e:	4b73      	ldr	r3, [pc, #460]	; (800731c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007150:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007154:	f023 020c 	bic.w	r2, r3, #12
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800715c:	496f      	ldr	r1, [pc, #444]	; (800731c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800715e:	4313      	orrs	r3, r2
 8007160:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800716c:	2b00      	cmp	r3, #0
 800716e:	d00a      	beq.n	8007186 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8007170:	4b6a      	ldr	r3, [pc, #424]	; (800731c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007172:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007176:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800717e:	4967      	ldr	r1, [pc, #412]	; (800731c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007180:	4313      	orrs	r3, r2
 8007182:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800718e:	2b00      	cmp	r3, #0
 8007190:	d00a      	beq.n	80071a8 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007192:	4b62      	ldr	r3, [pc, #392]	; (800731c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007194:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007198:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80071a0:	495e      	ldr	r1, [pc, #376]	; (800731c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80071a2:	4313      	orrs	r3, r2
 80071a4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d00a      	beq.n	80071ca <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80071b4:	4b59      	ldr	r3, [pc, #356]	; (800731c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80071b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80071ba:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80071c2:	4956      	ldr	r1, [pc, #344]	; (800731c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80071c4:	4313      	orrs	r3, r2
 80071c6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d00a      	beq.n	80071ec <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80071d6:	4b51      	ldr	r3, [pc, #324]	; (800731c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80071d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80071dc:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80071e4:	494d      	ldr	r1, [pc, #308]	; (800731c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80071e6:	4313      	orrs	r3, r2
 80071e8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d00a      	beq.n	800720e <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80071f8:	4b48      	ldr	r3, [pc, #288]	; (800731c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80071fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80071fe:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007206:	4945      	ldr	r1, [pc, #276]	; (800731c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007208:	4313      	orrs	r3, r2
 800720a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007216:	2b00      	cmp	r3, #0
 8007218:	d00a      	beq.n	8007230 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800721a:	4b40      	ldr	r3, [pc, #256]	; (800731c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800721c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007220:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007228:	493c      	ldr	r1, [pc, #240]	; (800731c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800722a:	4313      	orrs	r3, r2
 800722c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007238:	2b00      	cmp	r3, #0
 800723a:	d00a      	beq.n	8007252 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800723c:	4b37      	ldr	r3, [pc, #220]	; (800731c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800723e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007242:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800724a:	4934      	ldr	r1, [pc, #208]	; (800731c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800724c:	4313      	orrs	r3, r2
 800724e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800725a:	2b00      	cmp	r3, #0
 800725c:	d011      	beq.n	8007282 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800725e:	4b2f      	ldr	r3, [pc, #188]	; (800731c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007260:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007264:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800726c:	492b      	ldr	r1, [pc, #172]	; (800731c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800726e:	4313      	orrs	r3, r2
 8007270:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007278:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800727c:	d101      	bne.n	8007282 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800727e:	2301      	movs	r3, #1
 8007280:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	f003 0308 	and.w	r3, r3, #8
 800728a:	2b00      	cmp	r3, #0
 800728c:	d001      	beq.n	8007292 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800728e:	2301      	movs	r3, #1
 8007290:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800729a:	2b00      	cmp	r3, #0
 800729c:	d00a      	beq.n	80072b4 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800729e:	4b1f      	ldr	r3, [pc, #124]	; (800731c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80072a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80072a4:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80072ac:	491b      	ldr	r1, [pc, #108]	; (800731c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80072ae:	4313      	orrs	r3, r2
 80072b0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d00b      	beq.n	80072d8 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80072c0:	4b16      	ldr	r3, [pc, #88]	; (800731c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80072c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80072c6:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80072d0:	4912      	ldr	r1, [pc, #72]	; (800731c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80072d2:	4313      	orrs	r3, r2
 80072d4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d00b      	beq.n	80072fc <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 80072e4:	4b0d      	ldr	r3, [pc, #52]	; (800731c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80072e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80072ea:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80072f4:	4909      	ldr	r1, [pc, #36]	; (800731c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80072f6:	4313      	orrs	r3, r2
 80072f8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007304:	2b00      	cmp	r3, #0
 8007306:	d00f      	beq.n	8007328 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8007308:	4b04      	ldr	r3, [pc, #16]	; (800731c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800730a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800730e:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007318:	e002      	b.n	8007320 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 800731a:	bf00      	nop
 800731c:	40023800 	.word	0x40023800
 8007320:	4985      	ldr	r1, [pc, #532]	; (8007538 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8007322:	4313      	orrs	r3, r2
 8007324:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007330:	2b00      	cmp	r3, #0
 8007332:	d00b      	beq.n	800734c <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8007334:	4b80      	ldr	r3, [pc, #512]	; (8007538 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8007336:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800733a:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007344:	497c      	ldr	r1, [pc, #496]	; (8007538 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8007346:	4313      	orrs	r3, r2
 8007348:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 800734c:	69fb      	ldr	r3, [r7, #28]
 800734e:	2b01      	cmp	r3, #1
 8007350:	d005      	beq.n	800735e <HAL_RCCEx_PeriphCLKConfig+0x4ee>
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800735a:	f040 80d6 	bne.w	800750a <HAL_RCCEx_PeriphCLKConfig+0x69a>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800735e:	4b76      	ldr	r3, [pc, #472]	; (8007538 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	4a75      	ldr	r2, [pc, #468]	; (8007538 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8007364:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8007368:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800736a:	f7fc fc4b 	bl	8003c04 <HAL_GetTick>
 800736e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007370:	e008      	b.n	8007384 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8007372:	f7fc fc47 	bl	8003c04 <HAL_GetTick>
 8007376:	4602      	mov	r2, r0
 8007378:	697b      	ldr	r3, [r7, #20]
 800737a:	1ad3      	subs	r3, r2, r3
 800737c:	2b64      	cmp	r3, #100	; 0x64
 800737e:	d901      	bls.n	8007384 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007380:	2303      	movs	r3, #3
 8007382:	e194      	b.n	80076ae <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007384:	4b6c      	ldr	r3, [pc, #432]	; (8007538 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800738c:	2b00      	cmp	r3, #0
 800738e:	d1f0      	bne.n	8007372 <HAL_RCCEx_PeriphCLKConfig+0x502>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	f003 0301 	and.w	r3, r3, #1
 8007398:	2b00      	cmp	r3, #0
 800739a:	d021      	beq.n	80073e0 <HAL_RCCEx_PeriphCLKConfig+0x570>
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d11d      	bne.n	80073e0 <HAL_RCCEx_PeriphCLKConfig+0x570>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80073a4:	4b64      	ldr	r3, [pc, #400]	; (8007538 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80073a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80073aa:	0c1b      	lsrs	r3, r3, #16
 80073ac:	f003 0303 	and.w	r3, r3, #3
 80073b0:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80073b2:	4b61      	ldr	r3, [pc, #388]	; (8007538 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80073b4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80073b8:	0e1b      	lsrs	r3, r3, #24
 80073ba:	f003 030f 	and.w	r3, r3, #15
 80073be:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	685b      	ldr	r3, [r3, #4]
 80073c4:	019a      	lsls	r2, r3, #6
 80073c6:	693b      	ldr	r3, [r7, #16]
 80073c8:	041b      	lsls	r3, r3, #16
 80073ca:	431a      	orrs	r2, r3
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	061b      	lsls	r3, r3, #24
 80073d0:	431a      	orrs	r2, r3
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	689b      	ldr	r3, [r3, #8]
 80073d6:	071b      	lsls	r3, r3, #28
 80073d8:	4957      	ldr	r1, [pc, #348]	; (8007538 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80073da:	4313      	orrs	r3, r2
 80073dc:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	d004      	beq.n	80073f6 <HAL_RCCEx_PeriphCLKConfig+0x586>
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80073f0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80073f4:	d00a      	beq.n	800740c <HAL_RCCEx_PeriphCLKConfig+0x59c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d02e      	beq.n	8007460 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007406:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800740a:	d129      	bne.n	8007460 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800740c:	4b4a      	ldr	r3, [pc, #296]	; (8007538 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800740e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007412:	0c1b      	lsrs	r3, r3, #16
 8007414:	f003 0303 	and.w	r3, r3, #3
 8007418:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800741a:	4b47      	ldr	r3, [pc, #284]	; (8007538 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800741c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007420:	0f1b      	lsrs	r3, r3, #28
 8007422:	f003 0307 	and.w	r3, r3, #7
 8007426:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	685b      	ldr	r3, [r3, #4]
 800742c:	019a      	lsls	r2, r3, #6
 800742e:	693b      	ldr	r3, [r7, #16]
 8007430:	041b      	lsls	r3, r3, #16
 8007432:	431a      	orrs	r2, r3
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	68db      	ldr	r3, [r3, #12]
 8007438:	061b      	lsls	r3, r3, #24
 800743a:	431a      	orrs	r2, r3
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	071b      	lsls	r3, r3, #28
 8007440:	493d      	ldr	r1, [pc, #244]	; (8007538 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8007442:	4313      	orrs	r3, r2
 8007444:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8007448:	4b3b      	ldr	r3, [pc, #236]	; (8007538 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800744a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800744e:	f023 021f 	bic.w	r2, r3, #31
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007456:	3b01      	subs	r3, #1
 8007458:	4937      	ldr	r1, [pc, #220]	; (8007538 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800745a:	4313      	orrs	r3, r2
 800745c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007468:	2b00      	cmp	r3, #0
 800746a:	d01d      	beq.n	80074a8 <HAL_RCCEx_PeriphCLKConfig+0x638>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800746c:	4b32      	ldr	r3, [pc, #200]	; (8007538 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800746e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007472:	0e1b      	lsrs	r3, r3, #24
 8007474:	f003 030f 	and.w	r3, r3, #15
 8007478:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800747a:	4b2f      	ldr	r3, [pc, #188]	; (8007538 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800747c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007480:	0f1b      	lsrs	r3, r3, #28
 8007482:	f003 0307 	and.w	r3, r3, #7
 8007486:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	685b      	ldr	r3, [r3, #4]
 800748c:	019a      	lsls	r2, r3, #6
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	691b      	ldr	r3, [r3, #16]
 8007492:	041b      	lsls	r3, r3, #16
 8007494:	431a      	orrs	r2, r3
 8007496:	693b      	ldr	r3, [r7, #16]
 8007498:	061b      	lsls	r3, r3, #24
 800749a:	431a      	orrs	r2, r3
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	071b      	lsls	r3, r3, #28
 80074a0:	4925      	ldr	r1, [pc, #148]	; (8007538 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80074a2:	4313      	orrs	r3, r2
 80074a4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d011      	beq.n	80074d8 <HAL_RCCEx_PeriphCLKConfig+0x668>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	685b      	ldr	r3, [r3, #4]
 80074b8:	019a      	lsls	r2, r3, #6
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	691b      	ldr	r3, [r3, #16]
 80074be:	041b      	lsls	r3, r3, #16
 80074c0:	431a      	orrs	r2, r3
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	68db      	ldr	r3, [r3, #12]
 80074c6:	061b      	lsls	r3, r3, #24
 80074c8:	431a      	orrs	r2, r3
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	689b      	ldr	r3, [r3, #8]
 80074ce:	071b      	lsls	r3, r3, #28
 80074d0:	4919      	ldr	r1, [pc, #100]	; (8007538 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80074d2:	4313      	orrs	r3, r2
 80074d4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80074d8:	4b17      	ldr	r3, [pc, #92]	; (8007538 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	4a16      	ldr	r2, [pc, #88]	; (8007538 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80074de:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80074e2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80074e4:	f7fc fb8e 	bl	8003c04 <HAL_GetTick>
 80074e8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80074ea:	e008      	b.n	80074fe <HAL_RCCEx_PeriphCLKConfig+0x68e>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80074ec:	f7fc fb8a 	bl	8003c04 <HAL_GetTick>
 80074f0:	4602      	mov	r2, r0
 80074f2:	697b      	ldr	r3, [r7, #20]
 80074f4:	1ad3      	subs	r3, r2, r3
 80074f6:	2b64      	cmp	r3, #100	; 0x64
 80074f8:	d901      	bls.n	80074fe <HAL_RCCEx_PeriphCLKConfig+0x68e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80074fa:	2303      	movs	r3, #3
 80074fc:	e0d7      	b.n	80076ae <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80074fe:	4b0e      	ldr	r3, [pc, #56]	; (8007538 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007506:	2b00      	cmp	r3, #0
 8007508:	d0f0      	beq.n	80074ec <HAL_RCCEx_PeriphCLKConfig+0x67c>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800750a:	69bb      	ldr	r3, [r7, #24]
 800750c:	2b01      	cmp	r3, #1
 800750e:	f040 80cd 	bne.w	80076ac <HAL_RCCEx_PeriphCLKConfig+0x83c>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8007512:	4b09      	ldr	r3, [pc, #36]	; (8007538 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	4a08      	ldr	r2, [pc, #32]	; (8007538 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8007518:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800751c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800751e:	f7fc fb71 	bl	8003c04 <HAL_GetTick>
 8007522:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007524:	e00a      	b.n	800753c <HAL_RCCEx_PeriphCLKConfig+0x6cc>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8007526:	f7fc fb6d 	bl	8003c04 <HAL_GetTick>
 800752a:	4602      	mov	r2, r0
 800752c:	697b      	ldr	r3, [r7, #20]
 800752e:	1ad3      	subs	r3, r2, r3
 8007530:	2b64      	cmp	r3, #100	; 0x64
 8007532:	d903      	bls.n	800753c <HAL_RCCEx_PeriphCLKConfig+0x6cc>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007534:	2303      	movs	r3, #3
 8007536:	e0ba      	b.n	80076ae <HAL_RCCEx_PeriphCLKConfig+0x83e>
 8007538:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800753c:	4b5e      	ldr	r3, [pc, #376]	; (80076b8 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007544:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007548:	d0ed      	beq.n	8007526 <HAL_RCCEx_PeriphCLKConfig+0x6b6>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007552:	2b00      	cmp	r3, #0
 8007554:	d003      	beq.n	800755e <HAL_RCCEx_PeriphCLKConfig+0x6ee>
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800755a:	2b00      	cmp	r3, #0
 800755c:	d009      	beq.n	8007572 <HAL_RCCEx_PeriphCLKConfig+0x702>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8007566:	2b00      	cmp	r3, #0
 8007568:	d02e      	beq.n	80075c8 <HAL_RCCEx_PeriphCLKConfig+0x758>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800756e:	2b00      	cmp	r3, #0
 8007570:	d12a      	bne.n	80075c8 <HAL_RCCEx_PeriphCLKConfig+0x758>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8007572:	4b51      	ldr	r3, [pc, #324]	; (80076b8 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8007574:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007578:	0c1b      	lsrs	r3, r3, #16
 800757a:	f003 0303 	and.w	r3, r3, #3
 800757e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8007580:	4b4d      	ldr	r3, [pc, #308]	; (80076b8 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8007582:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007586:	0f1b      	lsrs	r3, r3, #28
 8007588:	f003 0307 	and.w	r3, r3, #7
 800758c:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	695b      	ldr	r3, [r3, #20]
 8007592:	019a      	lsls	r2, r3, #6
 8007594:	693b      	ldr	r3, [r7, #16]
 8007596:	041b      	lsls	r3, r3, #16
 8007598:	431a      	orrs	r2, r3
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	699b      	ldr	r3, [r3, #24]
 800759e:	061b      	lsls	r3, r3, #24
 80075a0:	431a      	orrs	r2, r3
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	071b      	lsls	r3, r3, #28
 80075a6:	4944      	ldr	r1, [pc, #272]	; (80076b8 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80075a8:	4313      	orrs	r3, r2
 80075aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80075ae:	4b42      	ldr	r3, [pc, #264]	; (80076b8 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80075b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80075b4:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80075bc:	3b01      	subs	r3, #1
 80075be:	021b      	lsls	r3, r3, #8
 80075c0:	493d      	ldr	r1, [pc, #244]	; (80076b8 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80075c2:	4313      	orrs	r3, r2
 80075c4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d022      	beq.n	800761a <HAL_RCCEx_PeriphCLKConfig+0x7aa>
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80075d8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80075dc:	d11d      	bne.n	800761a <HAL_RCCEx_PeriphCLKConfig+0x7aa>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80075de:	4b36      	ldr	r3, [pc, #216]	; (80076b8 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80075e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80075e4:	0e1b      	lsrs	r3, r3, #24
 80075e6:	f003 030f 	and.w	r3, r3, #15
 80075ea:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80075ec:	4b32      	ldr	r3, [pc, #200]	; (80076b8 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80075ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80075f2:	0f1b      	lsrs	r3, r3, #28
 80075f4:	f003 0307 	and.w	r3, r3, #7
 80075f8:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	695b      	ldr	r3, [r3, #20]
 80075fe:	019a      	lsls	r2, r3, #6
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	6a1b      	ldr	r3, [r3, #32]
 8007604:	041b      	lsls	r3, r3, #16
 8007606:	431a      	orrs	r2, r3
 8007608:	693b      	ldr	r3, [r7, #16]
 800760a:	061b      	lsls	r3, r3, #24
 800760c:	431a      	orrs	r2, r3
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	071b      	lsls	r3, r3, #28
 8007612:	4929      	ldr	r1, [pc, #164]	; (80076b8 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8007614:	4313      	orrs	r3, r2
 8007616:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	f003 0308 	and.w	r3, r3, #8
 8007622:	2b00      	cmp	r3, #0
 8007624:	d028      	beq.n	8007678 <HAL_RCCEx_PeriphCLKConfig+0x808>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8007626:	4b24      	ldr	r3, [pc, #144]	; (80076b8 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8007628:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800762c:	0e1b      	lsrs	r3, r3, #24
 800762e:	f003 030f 	and.w	r3, r3, #15
 8007632:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8007634:	4b20      	ldr	r3, [pc, #128]	; (80076b8 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8007636:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800763a:	0c1b      	lsrs	r3, r3, #16
 800763c:	f003 0303 	and.w	r3, r3, #3
 8007640:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	695b      	ldr	r3, [r3, #20]
 8007646:	019a      	lsls	r2, r3, #6
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	041b      	lsls	r3, r3, #16
 800764c:	431a      	orrs	r2, r3
 800764e:	693b      	ldr	r3, [r7, #16]
 8007650:	061b      	lsls	r3, r3, #24
 8007652:	431a      	orrs	r2, r3
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	69db      	ldr	r3, [r3, #28]
 8007658:	071b      	lsls	r3, r3, #28
 800765a:	4917      	ldr	r1, [pc, #92]	; (80076b8 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800765c:	4313      	orrs	r3, r2
 800765e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8007662:	4b15      	ldr	r3, [pc, #84]	; (80076b8 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8007664:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007668:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007670:	4911      	ldr	r1, [pc, #68]	; (80076b8 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8007672:	4313      	orrs	r3, r2
 8007674:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8007678:	4b0f      	ldr	r3, [pc, #60]	; (80076b8 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	4a0e      	ldr	r2, [pc, #56]	; (80076b8 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800767e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007682:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007684:	f7fc fabe 	bl	8003c04 <HAL_GetTick>
 8007688:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800768a:	e008      	b.n	800769e <HAL_RCCEx_PeriphCLKConfig+0x82e>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800768c:	f7fc faba 	bl	8003c04 <HAL_GetTick>
 8007690:	4602      	mov	r2, r0
 8007692:	697b      	ldr	r3, [r7, #20]
 8007694:	1ad3      	subs	r3, r2, r3
 8007696:	2b64      	cmp	r3, #100	; 0x64
 8007698:	d901      	bls.n	800769e <HAL_RCCEx_PeriphCLKConfig+0x82e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800769a:	2303      	movs	r3, #3
 800769c:	e007      	b.n	80076ae <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800769e:	4b06      	ldr	r3, [pc, #24]	; (80076b8 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80076a6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80076aa:	d1ef      	bne.n	800768c <HAL_RCCEx_PeriphCLKConfig+0x81c>
      }
    }
  }
  return HAL_OK;
 80076ac:	2300      	movs	r3, #0
}
 80076ae:	4618      	mov	r0, r3
 80076b0:	3720      	adds	r7, #32
 80076b2:	46bd      	mov	sp, r7
 80076b4:	bd80      	pop	{r7, pc}
 80076b6:	bf00      	nop
 80076b8:	40023800 	.word	0x40023800

080076bc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80076bc:	b580      	push	{r7, lr}
 80076be:	b082      	sub	sp, #8
 80076c0:	af00      	add	r7, sp, #0
 80076c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d101      	bne.n	80076ce <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80076ca:	2301      	movs	r3, #1
 80076cc:	e01d      	b.n	800770a <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80076d4:	b2db      	uxtb	r3, r3
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d106      	bne.n	80076e8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	2200      	movs	r2, #0
 80076de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80076e2:	6878      	ldr	r0, [r7, #4]
 80076e4:	f000 f815 	bl	8007712 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	2202      	movs	r2, #2
 80076ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	681a      	ldr	r2, [r3, #0]
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	3304      	adds	r3, #4
 80076f8:	4619      	mov	r1, r3
 80076fa:	4610      	mov	r0, r2
 80076fc:	f000 f986 	bl	8007a0c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	2201      	movs	r2, #1
 8007704:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007708:	2300      	movs	r3, #0
}
 800770a:	4618      	mov	r0, r3
 800770c:	3708      	adds	r7, #8
 800770e:	46bd      	mov	sp, r7
 8007710:	bd80      	pop	{r7, pc}

08007712 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8007712:	b480      	push	{r7}
 8007714:	b083      	sub	sp, #12
 8007716:	af00      	add	r7, sp, #0
 8007718:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800771a:	bf00      	nop
 800771c:	370c      	adds	r7, #12
 800771e:	46bd      	mov	sp, r7
 8007720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007724:	4770      	bx	lr
	...

08007728 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007728:	b480      	push	{r7}
 800772a:	b085      	sub	sp, #20
 800772c:	af00      	add	r7, sp, #0
 800772e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	68da      	ldr	r2, [r3, #12]
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	f042 0201 	orr.w	r2, r2, #1
 800773e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	689a      	ldr	r2, [r3, #8]
 8007746:	4b0c      	ldr	r3, [pc, #48]	; (8007778 <HAL_TIM_Base_Start_IT+0x50>)
 8007748:	4013      	ands	r3, r2
 800774a:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	2b06      	cmp	r3, #6
 8007750:	d00b      	beq.n	800776a <HAL_TIM_Base_Start_IT+0x42>
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007758:	d007      	beq.n	800776a <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	681a      	ldr	r2, [r3, #0]
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	f042 0201 	orr.w	r2, r2, #1
 8007768:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800776a:	2300      	movs	r3, #0
}
 800776c:	4618      	mov	r0, r3
 800776e:	3714      	adds	r7, #20
 8007770:	46bd      	mov	sp, r7
 8007772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007776:	4770      	bx	lr
 8007778:	00010007 	.word	0x00010007

0800777c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800777c:	b580      	push	{r7, lr}
 800777e:	b082      	sub	sp, #8
 8007780:	af00      	add	r7, sp, #0
 8007782:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	691b      	ldr	r3, [r3, #16]
 800778a:	f003 0302 	and.w	r3, r3, #2
 800778e:	2b02      	cmp	r3, #2
 8007790:	d122      	bne.n	80077d8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	68db      	ldr	r3, [r3, #12]
 8007798:	f003 0302 	and.w	r3, r3, #2
 800779c:	2b02      	cmp	r3, #2
 800779e:	d11b      	bne.n	80077d8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	f06f 0202 	mvn.w	r2, #2
 80077a8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	2201      	movs	r2, #1
 80077ae:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	699b      	ldr	r3, [r3, #24]
 80077b6:	f003 0303 	and.w	r3, r3, #3
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d003      	beq.n	80077c6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80077be:	6878      	ldr	r0, [r7, #4]
 80077c0:	f000 f905 	bl	80079ce <HAL_TIM_IC_CaptureCallback>
 80077c4:	e005      	b.n	80077d2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80077c6:	6878      	ldr	r0, [r7, #4]
 80077c8:	f000 f8f7 	bl	80079ba <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80077cc:	6878      	ldr	r0, [r7, #4]
 80077ce:	f000 f908 	bl	80079e2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	2200      	movs	r2, #0
 80077d6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	691b      	ldr	r3, [r3, #16]
 80077de:	f003 0304 	and.w	r3, r3, #4
 80077e2:	2b04      	cmp	r3, #4
 80077e4:	d122      	bne.n	800782c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	68db      	ldr	r3, [r3, #12]
 80077ec:	f003 0304 	and.w	r3, r3, #4
 80077f0:	2b04      	cmp	r3, #4
 80077f2:	d11b      	bne.n	800782c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	f06f 0204 	mvn.w	r2, #4
 80077fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	2202      	movs	r2, #2
 8007802:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	699b      	ldr	r3, [r3, #24]
 800780a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800780e:	2b00      	cmp	r3, #0
 8007810:	d003      	beq.n	800781a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007812:	6878      	ldr	r0, [r7, #4]
 8007814:	f000 f8db 	bl	80079ce <HAL_TIM_IC_CaptureCallback>
 8007818:	e005      	b.n	8007826 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800781a:	6878      	ldr	r0, [r7, #4]
 800781c:	f000 f8cd 	bl	80079ba <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007820:	6878      	ldr	r0, [r7, #4]
 8007822:	f000 f8de 	bl	80079e2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	2200      	movs	r2, #0
 800782a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	691b      	ldr	r3, [r3, #16]
 8007832:	f003 0308 	and.w	r3, r3, #8
 8007836:	2b08      	cmp	r3, #8
 8007838:	d122      	bne.n	8007880 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	68db      	ldr	r3, [r3, #12]
 8007840:	f003 0308 	and.w	r3, r3, #8
 8007844:	2b08      	cmp	r3, #8
 8007846:	d11b      	bne.n	8007880 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	f06f 0208 	mvn.w	r2, #8
 8007850:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	2204      	movs	r2, #4
 8007856:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	69db      	ldr	r3, [r3, #28]
 800785e:	f003 0303 	and.w	r3, r3, #3
 8007862:	2b00      	cmp	r3, #0
 8007864:	d003      	beq.n	800786e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007866:	6878      	ldr	r0, [r7, #4]
 8007868:	f000 f8b1 	bl	80079ce <HAL_TIM_IC_CaptureCallback>
 800786c:	e005      	b.n	800787a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800786e:	6878      	ldr	r0, [r7, #4]
 8007870:	f000 f8a3 	bl	80079ba <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007874:	6878      	ldr	r0, [r7, #4]
 8007876:	f000 f8b4 	bl	80079e2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	2200      	movs	r2, #0
 800787e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	691b      	ldr	r3, [r3, #16]
 8007886:	f003 0310 	and.w	r3, r3, #16
 800788a:	2b10      	cmp	r3, #16
 800788c:	d122      	bne.n	80078d4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	68db      	ldr	r3, [r3, #12]
 8007894:	f003 0310 	and.w	r3, r3, #16
 8007898:	2b10      	cmp	r3, #16
 800789a:	d11b      	bne.n	80078d4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	f06f 0210 	mvn.w	r2, #16
 80078a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	2208      	movs	r2, #8
 80078aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	69db      	ldr	r3, [r3, #28]
 80078b2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d003      	beq.n	80078c2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80078ba:	6878      	ldr	r0, [r7, #4]
 80078bc:	f000 f887 	bl	80079ce <HAL_TIM_IC_CaptureCallback>
 80078c0:	e005      	b.n	80078ce <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80078c2:	6878      	ldr	r0, [r7, #4]
 80078c4:	f000 f879 	bl	80079ba <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80078c8:	6878      	ldr	r0, [r7, #4]
 80078ca:	f000 f88a 	bl	80079e2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	2200      	movs	r2, #0
 80078d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	691b      	ldr	r3, [r3, #16]
 80078da:	f003 0301 	and.w	r3, r3, #1
 80078de:	2b01      	cmp	r3, #1
 80078e0:	d10e      	bne.n	8007900 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	68db      	ldr	r3, [r3, #12]
 80078e8:	f003 0301 	and.w	r3, r3, #1
 80078ec:	2b01      	cmp	r3, #1
 80078ee:	d107      	bne.n	8007900 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	f06f 0201 	mvn.w	r2, #1
 80078f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80078fa:	6878      	ldr	r0, [r7, #4]
 80078fc:	f7fb fe4e 	bl	800359c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	691b      	ldr	r3, [r3, #16]
 8007906:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800790a:	2b80      	cmp	r3, #128	; 0x80
 800790c:	d10e      	bne.n	800792c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	68db      	ldr	r3, [r3, #12]
 8007914:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007918:	2b80      	cmp	r3, #128	; 0x80
 800791a:	d107      	bne.n	800792c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007924:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007926:	6878      	ldr	r0, [r7, #4]
 8007928:	f000 f91a 	bl	8007b60 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	691b      	ldr	r3, [r3, #16]
 8007932:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007936:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800793a:	d10e      	bne.n	800795a <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	68db      	ldr	r3, [r3, #12]
 8007942:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007946:	2b80      	cmp	r3, #128	; 0x80
 8007948:	d107      	bne.n	800795a <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8007952:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007954:	6878      	ldr	r0, [r7, #4]
 8007956:	f000 f90d 	bl	8007b74 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	691b      	ldr	r3, [r3, #16]
 8007960:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007964:	2b40      	cmp	r3, #64	; 0x40
 8007966:	d10e      	bne.n	8007986 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	68db      	ldr	r3, [r3, #12]
 800796e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007972:	2b40      	cmp	r3, #64	; 0x40
 8007974:	d107      	bne.n	8007986 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800797e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007980:	6878      	ldr	r0, [r7, #4]
 8007982:	f000 f838 	bl	80079f6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	691b      	ldr	r3, [r3, #16]
 800798c:	f003 0320 	and.w	r3, r3, #32
 8007990:	2b20      	cmp	r3, #32
 8007992:	d10e      	bne.n	80079b2 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	68db      	ldr	r3, [r3, #12]
 800799a:	f003 0320 	and.w	r3, r3, #32
 800799e:	2b20      	cmp	r3, #32
 80079a0:	d107      	bne.n	80079b2 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	f06f 0220 	mvn.w	r2, #32
 80079aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80079ac:	6878      	ldr	r0, [r7, #4]
 80079ae:	f000 f8cd 	bl	8007b4c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80079b2:	bf00      	nop
 80079b4:	3708      	adds	r7, #8
 80079b6:	46bd      	mov	sp, r7
 80079b8:	bd80      	pop	{r7, pc}

080079ba <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80079ba:	b480      	push	{r7}
 80079bc:	b083      	sub	sp, #12
 80079be:	af00      	add	r7, sp, #0
 80079c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80079c2:	bf00      	nop
 80079c4:	370c      	adds	r7, #12
 80079c6:	46bd      	mov	sp, r7
 80079c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079cc:	4770      	bx	lr

080079ce <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80079ce:	b480      	push	{r7}
 80079d0:	b083      	sub	sp, #12
 80079d2:	af00      	add	r7, sp, #0
 80079d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80079d6:	bf00      	nop
 80079d8:	370c      	adds	r7, #12
 80079da:	46bd      	mov	sp, r7
 80079dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079e0:	4770      	bx	lr

080079e2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80079e2:	b480      	push	{r7}
 80079e4:	b083      	sub	sp, #12
 80079e6:	af00      	add	r7, sp, #0
 80079e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80079ea:	bf00      	nop
 80079ec:	370c      	adds	r7, #12
 80079ee:	46bd      	mov	sp, r7
 80079f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079f4:	4770      	bx	lr

080079f6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80079f6:	b480      	push	{r7}
 80079f8:	b083      	sub	sp, #12
 80079fa:	af00      	add	r7, sp, #0
 80079fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80079fe:	bf00      	nop
 8007a00:	370c      	adds	r7, #12
 8007a02:	46bd      	mov	sp, r7
 8007a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a08:	4770      	bx	lr
	...

08007a0c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007a0c:	b480      	push	{r7}
 8007a0e:	b085      	sub	sp, #20
 8007a10:	af00      	add	r7, sp, #0
 8007a12:	6078      	str	r0, [r7, #4]
 8007a14:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	4a40      	ldr	r2, [pc, #256]	; (8007b20 <TIM_Base_SetConfig+0x114>)
 8007a20:	4293      	cmp	r3, r2
 8007a22:	d013      	beq.n	8007a4c <TIM_Base_SetConfig+0x40>
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007a2a:	d00f      	beq.n	8007a4c <TIM_Base_SetConfig+0x40>
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	4a3d      	ldr	r2, [pc, #244]	; (8007b24 <TIM_Base_SetConfig+0x118>)
 8007a30:	4293      	cmp	r3, r2
 8007a32:	d00b      	beq.n	8007a4c <TIM_Base_SetConfig+0x40>
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	4a3c      	ldr	r2, [pc, #240]	; (8007b28 <TIM_Base_SetConfig+0x11c>)
 8007a38:	4293      	cmp	r3, r2
 8007a3a:	d007      	beq.n	8007a4c <TIM_Base_SetConfig+0x40>
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	4a3b      	ldr	r2, [pc, #236]	; (8007b2c <TIM_Base_SetConfig+0x120>)
 8007a40:	4293      	cmp	r3, r2
 8007a42:	d003      	beq.n	8007a4c <TIM_Base_SetConfig+0x40>
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	4a3a      	ldr	r2, [pc, #232]	; (8007b30 <TIM_Base_SetConfig+0x124>)
 8007a48:	4293      	cmp	r3, r2
 8007a4a:	d108      	bne.n	8007a5e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007a52:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007a54:	683b      	ldr	r3, [r7, #0]
 8007a56:	685b      	ldr	r3, [r3, #4]
 8007a58:	68fa      	ldr	r2, [r7, #12]
 8007a5a:	4313      	orrs	r3, r2
 8007a5c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	4a2f      	ldr	r2, [pc, #188]	; (8007b20 <TIM_Base_SetConfig+0x114>)
 8007a62:	4293      	cmp	r3, r2
 8007a64:	d02b      	beq.n	8007abe <TIM_Base_SetConfig+0xb2>
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007a6c:	d027      	beq.n	8007abe <TIM_Base_SetConfig+0xb2>
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	4a2c      	ldr	r2, [pc, #176]	; (8007b24 <TIM_Base_SetConfig+0x118>)
 8007a72:	4293      	cmp	r3, r2
 8007a74:	d023      	beq.n	8007abe <TIM_Base_SetConfig+0xb2>
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	4a2b      	ldr	r2, [pc, #172]	; (8007b28 <TIM_Base_SetConfig+0x11c>)
 8007a7a:	4293      	cmp	r3, r2
 8007a7c:	d01f      	beq.n	8007abe <TIM_Base_SetConfig+0xb2>
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	4a2a      	ldr	r2, [pc, #168]	; (8007b2c <TIM_Base_SetConfig+0x120>)
 8007a82:	4293      	cmp	r3, r2
 8007a84:	d01b      	beq.n	8007abe <TIM_Base_SetConfig+0xb2>
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	4a29      	ldr	r2, [pc, #164]	; (8007b30 <TIM_Base_SetConfig+0x124>)
 8007a8a:	4293      	cmp	r3, r2
 8007a8c:	d017      	beq.n	8007abe <TIM_Base_SetConfig+0xb2>
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	4a28      	ldr	r2, [pc, #160]	; (8007b34 <TIM_Base_SetConfig+0x128>)
 8007a92:	4293      	cmp	r3, r2
 8007a94:	d013      	beq.n	8007abe <TIM_Base_SetConfig+0xb2>
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	4a27      	ldr	r2, [pc, #156]	; (8007b38 <TIM_Base_SetConfig+0x12c>)
 8007a9a:	4293      	cmp	r3, r2
 8007a9c:	d00f      	beq.n	8007abe <TIM_Base_SetConfig+0xb2>
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	4a26      	ldr	r2, [pc, #152]	; (8007b3c <TIM_Base_SetConfig+0x130>)
 8007aa2:	4293      	cmp	r3, r2
 8007aa4:	d00b      	beq.n	8007abe <TIM_Base_SetConfig+0xb2>
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	4a25      	ldr	r2, [pc, #148]	; (8007b40 <TIM_Base_SetConfig+0x134>)
 8007aaa:	4293      	cmp	r3, r2
 8007aac:	d007      	beq.n	8007abe <TIM_Base_SetConfig+0xb2>
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	4a24      	ldr	r2, [pc, #144]	; (8007b44 <TIM_Base_SetConfig+0x138>)
 8007ab2:	4293      	cmp	r3, r2
 8007ab4:	d003      	beq.n	8007abe <TIM_Base_SetConfig+0xb2>
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	4a23      	ldr	r2, [pc, #140]	; (8007b48 <TIM_Base_SetConfig+0x13c>)
 8007aba:	4293      	cmp	r3, r2
 8007abc:	d108      	bne.n	8007ad0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007ac4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007ac6:	683b      	ldr	r3, [r7, #0]
 8007ac8:	68db      	ldr	r3, [r3, #12]
 8007aca:	68fa      	ldr	r2, [r7, #12]
 8007acc:	4313      	orrs	r3, r2
 8007ace:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007ad6:	683b      	ldr	r3, [r7, #0]
 8007ad8:	695b      	ldr	r3, [r3, #20]
 8007ada:	4313      	orrs	r3, r2
 8007adc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	68fa      	ldr	r2, [r7, #12]
 8007ae2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007ae4:	683b      	ldr	r3, [r7, #0]
 8007ae6:	689a      	ldr	r2, [r3, #8]
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007aec:	683b      	ldr	r3, [r7, #0]
 8007aee:	681a      	ldr	r2, [r3, #0]
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	4a0a      	ldr	r2, [pc, #40]	; (8007b20 <TIM_Base_SetConfig+0x114>)
 8007af8:	4293      	cmp	r3, r2
 8007afa:	d003      	beq.n	8007b04 <TIM_Base_SetConfig+0xf8>
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	4a0c      	ldr	r2, [pc, #48]	; (8007b30 <TIM_Base_SetConfig+0x124>)
 8007b00:	4293      	cmp	r3, r2
 8007b02:	d103      	bne.n	8007b0c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007b04:	683b      	ldr	r3, [r7, #0]
 8007b06:	691a      	ldr	r2, [r3, #16]
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	2201      	movs	r2, #1
 8007b10:	615a      	str	r2, [r3, #20]
}
 8007b12:	bf00      	nop
 8007b14:	3714      	adds	r7, #20
 8007b16:	46bd      	mov	sp, r7
 8007b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b1c:	4770      	bx	lr
 8007b1e:	bf00      	nop
 8007b20:	40010000 	.word	0x40010000
 8007b24:	40000400 	.word	0x40000400
 8007b28:	40000800 	.word	0x40000800
 8007b2c:	40000c00 	.word	0x40000c00
 8007b30:	40010400 	.word	0x40010400
 8007b34:	40014000 	.word	0x40014000
 8007b38:	40014400 	.word	0x40014400
 8007b3c:	40014800 	.word	0x40014800
 8007b40:	40001800 	.word	0x40001800
 8007b44:	40001c00 	.word	0x40001c00
 8007b48:	40002000 	.word	0x40002000

08007b4c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007b4c:	b480      	push	{r7}
 8007b4e:	b083      	sub	sp, #12
 8007b50:	af00      	add	r7, sp, #0
 8007b52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007b54:	bf00      	nop
 8007b56:	370c      	adds	r7, #12
 8007b58:	46bd      	mov	sp, r7
 8007b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b5e:	4770      	bx	lr

08007b60 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007b60:	b480      	push	{r7}
 8007b62:	b083      	sub	sp, #12
 8007b64:	af00      	add	r7, sp, #0
 8007b66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007b68:	bf00      	nop
 8007b6a:	370c      	adds	r7, #12
 8007b6c:	46bd      	mov	sp, r7
 8007b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b72:	4770      	bx	lr

08007b74 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007b74:	b480      	push	{r7}
 8007b76:	b083      	sub	sp, #12
 8007b78:	af00      	add	r7, sp, #0
 8007b7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007b7c:	bf00      	nop
 8007b7e:	370c      	adds	r7, #12
 8007b80:	46bd      	mov	sp, r7
 8007b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b86:	4770      	bx	lr

08007b88 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007b88:	b580      	push	{r7, lr}
 8007b8a:	b082      	sub	sp, #8
 8007b8c:	af00      	add	r7, sp, #0
 8007b8e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	d101      	bne.n	8007b9a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007b96:	2301      	movs	r3, #1
 8007b98:	e040      	b.n	8007c1c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d106      	bne.n	8007bb0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	2200      	movs	r2, #0
 8007ba6:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007baa:	6878      	ldr	r0, [r7, #4]
 8007bac:	f7fb fe18 	bl	80037e0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	2224      	movs	r2, #36	; 0x24
 8007bb4:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	681a      	ldr	r2, [r3, #0]
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	f022 0201 	bic.w	r2, r2, #1
 8007bc4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007bc6:	6878      	ldr	r0, [r7, #4]
 8007bc8:	f000 fbec 	bl	80083a4 <UART_SetConfig>
 8007bcc:	4603      	mov	r3, r0
 8007bce:	2b01      	cmp	r3, #1
 8007bd0:	d101      	bne.n	8007bd6 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8007bd2:	2301      	movs	r3, #1
 8007bd4:	e022      	b.n	8007c1c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d002      	beq.n	8007be4 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8007bde:	6878      	ldr	r0, [r7, #4]
 8007be0:	f000 fe8a 	bl	80088f8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	685a      	ldr	r2, [r3, #4]
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007bf2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	689a      	ldr	r2, [r3, #8]
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007c02:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	681a      	ldr	r2, [r3, #0]
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	f042 0201 	orr.w	r2, r2, #1
 8007c12:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007c14:	6878      	ldr	r0, [r7, #4]
 8007c16:	f000 ff11 	bl	8008a3c <UART_CheckIdleState>
 8007c1a:	4603      	mov	r3, r0
}
 8007c1c:	4618      	mov	r0, r3
 8007c1e:	3708      	adds	r7, #8
 8007c20:	46bd      	mov	sp, r7
 8007c22:	bd80      	pop	{r7, pc}

08007c24 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007c24:	b580      	push	{r7, lr}
 8007c26:	b08a      	sub	sp, #40	; 0x28
 8007c28:	af02      	add	r7, sp, #8
 8007c2a:	60f8      	str	r0, [r7, #12]
 8007c2c:	60b9      	str	r1, [r7, #8]
 8007c2e:	603b      	str	r3, [r7, #0]
 8007c30:	4613      	mov	r3, r2
 8007c32:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007c38:	2b20      	cmp	r3, #32
 8007c3a:	d17f      	bne.n	8007d3c <HAL_UART_Transmit+0x118>
  {
    if ((pData == NULL) || (Size == 0U))
 8007c3c:	68bb      	ldr	r3, [r7, #8]
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d002      	beq.n	8007c48 <HAL_UART_Transmit+0x24>
 8007c42:	88fb      	ldrh	r3, [r7, #6]
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	d101      	bne.n	8007c4c <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8007c48:	2301      	movs	r3, #1
 8007c4a:	e078      	b.n	8007d3e <HAL_UART_Transmit+0x11a>
    }

    __HAL_LOCK(huart);
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8007c52:	2b01      	cmp	r3, #1
 8007c54:	d101      	bne.n	8007c5a <HAL_UART_Transmit+0x36>
 8007c56:	2302      	movs	r3, #2
 8007c58:	e071      	b.n	8007d3e <HAL_UART_Transmit+0x11a>
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	2201      	movs	r2, #1
 8007c5e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	2200      	movs	r2, #0
 8007c66:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	2221      	movs	r2, #33	; 0x21
 8007c6c:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8007c6e:	f7fb ffc9 	bl	8003c04 <HAL_GetTick>
 8007c72:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	88fa      	ldrh	r2, [r7, #6]
 8007c78:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	88fa      	ldrh	r2, [r7, #6]
 8007c80:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	689b      	ldr	r3, [r3, #8]
 8007c88:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007c8c:	d108      	bne.n	8007ca0 <HAL_UART_Transmit+0x7c>
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	691b      	ldr	r3, [r3, #16]
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d104      	bne.n	8007ca0 <HAL_UART_Transmit+0x7c>
    {
      pdata8bits  = NULL;
 8007c96:	2300      	movs	r3, #0
 8007c98:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8007c9a:	68bb      	ldr	r3, [r7, #8]
 8007c9c:	61bb      	str	r3, [r7, #24]
 8007c9e:	e003      	b.n	8007ca8 <HAL_UART_Transmit+0x84>
    }
    else
    {
      pdata8bits  = pData;
 8007ca0:	68bb      	ldr	r3, [r7, #8]
 8007ca2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007ca4:	2300      	movs	r3, #0
 8007ca6:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	2200      	movs	r2, #0
 8007cac:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    while (huart->TxXferCount > 0U)
 8007cb0:	e02c      	b.n	8007d0c <HAL_UART_Transmit+0xe8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007cb2:	683b      	ldr	r3, [r7, #0]
 8007cb4:	9300      	str	r3, [sp, #0]
 8007cb6:	697b      	ldr	r3, [r7, #20]
 8007cb8:	2200      	movs	r2, #0
 8007cba:	2180      	movs	r1, #128	; 0x80
 8007cbc:	68f8      	ldr	r0, [r7, #12]
 8007cbe:	f000 ff02 	bl	8008ac6 <UART_WaitOnFlagUntilTimeout>
 8007cc2:	4603      	mov	r3, r0
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d001      	beq.n	8007ccc <HAL_UART_Transmit+0xa8>
      {
        return HAL_TIMEOUT;
 8007cc8:	2303      	movs	r3, #3
 8007cca:	e038      	b.n	8007d3e <HAL_UART_Transmit+0x11a>
      }
      if (pdata8bits == NULL)
 8007ccc:	69fb      	ldr	r3, [r7, #28]
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d10b      	bne.n	8007cea <HAL_UART_Transmit+0xc6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007cd2:	69bb      	ldr	r3, [r7, #24]
 8007cd4:	881b      	ldrh	r3, [r3, #0]
 8007cd6:	461a      	mov	r2, r3
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007ce0:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8007ce2:	69bb      	ldr	r3, [r7, #24]
 8007ce4:	3302      	adds	r3, #2
 8007ce6:	61bb      	str	r3, [r7, #24]
 8007ce8:	e007      	b.n	8007cfa <HAL_UART_Transmit+0xd6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007cea:	69fb      	ldr	r3, [r7, #28]
 8007cec:	781a      	ldrb	r2, [r3, #0]
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8007cf4:	69fb      	ldr	r3, [r7, #28]
 8007cf6:	3301      	adds	r3, #1
 8007cf8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007d00:	b29b      	uxth	r3, r3
 8007d02:	3b01      	subs	r3, #1
 8007d04:	b29a      	uxth	r2, r3
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007d12:	b29b      	uxth	r3, r3
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	d1cc      	bne.n	8007cb2 <HAL_UART_Transmit+0x8e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007d18:	683b      	ldr	r3, [r7, #0]
 8007d1a:	9300      	str	r3, [sp, #0]
 8007d1c:	697b      	ldr	r3, [r7, #20]
 8007d1e:	2200      	movs	r2, #0
 8007d20:	2140      	movs	r1, #64	; 0x40
 8007d22:	68f8      	ldr	r0, [r7, #12]
 8007d24:	f000 fecf 	bl	8008ac6 <UART_WaitOnFlagUntilTimeout>
 8007d28:	4603      	mov	r3, r0
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	d001      	beq.n	8007d32 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8007d2e:	2303      	movs	r3, #3
 8007d30:	e005      	b.n	8007d3e <HAL_UART_Transmit+0x11a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	2220      	movs	r2, #32
 8007d36:	675a      	str	r2, [r3, #116]	; 0x74

    return HAL_OK;
 8007d38:	2300      	movs	r3, #0
 8007d3a:	e000      	b.n	8007d3e <HAL_UART_Transmit+0x11a>
  }
  else
  {
    return HAL_BUSY;
 8007d3c:	2302      	movs	r3, #2
  }
}
 8007d3e:	4618      	mov	r0, r3
 8007d40:	3720      	adds	r7, #32
 8007d42:	46bd      	mov	sp, r7
 8007d44:	bd80      	pop	{r7, pc}

08007d46 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007d46:	b580      	push	{r7, lr}
 8007d48:	b08a      	sub	sp, #40	; 0x28
 8007d4a:	af02      	add	r7, sp, #8
 8007d4c:	60f8      	str	r0, [r7, #12]
 8007d4e:	60b9      	str	r1, [r7, #8]
 8007d50:	603b      	str	r3, [r7, #0]
 8007d52:	4613      	mov	r3, r2
 8007d54:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007d5a:	2b20      	cmp	r3, #32
 8007d5c:	f040 80ba 	bne.w	8007ed4 <HAL_UART_Receive+0x18e>
  {
    if ((pData == NULL) || (Size == 0U))
 8007d60:	68bb      	ldr	r3, [r7, #8]
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	d002      	beq.n	8007d6c <HAL_UART_Receive+0x26>
 8007d66:	88fb      	ldrh	r3, [r7, #6]
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	d101      	bne.n	8007d70 <HAL_UART_Receive+0x2a>
    {
      return  HAL_ERROR;
 8007d6c:	2301      	movs	r3, #1
 8007d6e:	e0b2      	b.n	8007ed6 <HAL_UART_Receive+0x190>
    }

    __HAL_LOCK(huart);
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8007d76:	2b01      	cmp	r3, #1
 8007d78:	d101      	bne.n	8007d7e <HAL_UART_Receive+0x38>
 8007d7a:	2302      	movs	r3, #2
 8007d7c:	e0ab      	b.n	8007ed6 <HAL_UART_Receive+0x190>
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	2201      	movs	r2, #1
 8007d82:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d86:	68fb      	ldr	r3, [r7, #12]
 8007d88:	2200      	movs	r2, #0
 8007d8a:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	2222      	movs	r2, #34	; 0x22
 8007d90:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8007d92:	f7fb ff37 	bl	8003c04 <HAL_GetTick>
 8007d96:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	88fa      	ldrh	r2, [r7, #6]
 8007d9c:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	88fa      	ldrh	r2, [r7, #6]
 8007da4:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	689b      	ldr	r3, [r3, #8]
 8007dac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007db0:	d10e      	bne.n	8007dd0 <HAL_UART_Receive+0x8a>
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	691b      	ldr	r3, [r3, #16]
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d105      	bne.n	8007dc6 <HAL_UART_Receive+0x80>
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	f240 12ff 	movw	r2, #511	; 0x1ff
 8007dc0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007dc4:	e02d      	b.n	8007e22 <HAL_UART_Receive+0xdc>
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	22ff      	movs	r2, #255	; 0xff
 8007dca:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007dce:	e028      	b.n	8007e22 <HAL_UART_Receive+0xdc>
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	689b      	ldr	r3, [r3, #8]
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d10d      	bne.n	8007df4 <HAL_UART_Receive+0xae>
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	691b      	ldr	r3, [r3, #16]
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	d104      	bne.n	8007dea <HAL_UART_Receive+0xa4>
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	22ff      	movs	r2, #255	; 0xff
 8007de4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007de8:	e01b      	b.n	8007e22 <HAL_UART_Receive+0xdc>
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	227f      	movs	r2, #127	; 0x7f
 8007dee:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007df2:	e016      	b.n	8007e22 <HAL_UART_Receive+0xdc>
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	689b      	ldr	r3, [r3, #8]
 8007df8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007dfc:	d10d      	bne.n	8007e1a <HAL_UART_Receive+0xd4>
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	691b      	ldr	r3, [r3, #16]
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d104      	bne.n	8007e10 <HAL_UART_Receive+0xca>
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	227f      	movs	r2, #127	; 0x7f
 8007e0a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007e0e:	e008      	b.n	8007e22 <HAL_UART_Receive+0xdc>
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	223f      	movs	r2, #63	; 0x3f
 8007e14:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007e18:	e003      	b.n	8007e22 <HAL_UART_Receive+0xdc>
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	2200      	movs	r2, #0
 8007e1e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007e28:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	689b      	ldr	r3, [r3, #8]
 8007e2e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007e32:	d108      	bne.n	8007e46 <HAL_UART_Receive+0x100>
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	691b      	ldr	r3, [r3, #16]
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	d104      	bne.n	8007e46 <HAL_UART_Receive+0x100>
    {
      pdata8bits  = NULL;
 8007e3c:	2300      	movs	r3, #0
 8007e3e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8007e40:	68bb      	ldr	r3, [r7, #8]
 8007e42:	61bb      	str	r3, [r7, #24]
 8007e44:	e003      	b.n	8007e4e <HAL_UART_Receive+0x108>
    }
    else
    {
      pdata8bits  = pData;
 8007e46:	68bb      	ldr	r3, [r7, #8]
 8007e48:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007e4a:	2300      	movs	r3, #0
 8007e4c:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	2200      	movs	r2, #0
 8007e52:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8007e56:	e032      	b.n	8007ebe <HAL_UART_Receive+0x178>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8007e58:	683b      	ldr	r3, [r7, #0]
 8007e5a:	9300      	str	r3, [sp, #0]
 8007e5c:	697b      	ldr	r3, [r7, #20]
 8007e5e:	2200      	movs	r2, #0
 8007e60:	2120      	movs	r1, #32
 8007e62:	68f8      	ldr	r0, [r7, #12]
 8007e64:	f000 fe2f 	bl	8008ac6 <UART_WaitOnFlagUntilTimeout>
 8007e68:	4603      	mov	r3, r0
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d001      	beq.n	8007e72 <HAL_UART_Receive+0x12c>
      {
        return HAL_TIMEOUT;
 8007e6e:	2303      	movs	r3, #3
 8007e70:	e031      	b.n	8007ed6 <HAL_UART_Receive+0x190>
      }
      if (pdata8bits == NULL)
 8007e72:	69fb      	ldr	r3, [r7, #28]
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d10c      	bne.n	8007e92 <HAL_UART_Receive+0x14c>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e7e:	b29a      	uxth	r2, r3
 8007e80:	8a7b      	ldrh	r3, [r7, #18]
 8007e82:	4013      	ands	r3, r2
 8007e84:	b29a      	uxth	r2, r3
 8007e86:	69bb      	ldr	r3, [r7, #24]
 8007e88:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8007e8a:	69bb      	ldr	r3, [r7, #24]
 8007e8c:	3302      	adds	r3, #2
 8007e8e:	61bb      	str	r3, [r7, #24]
 8007e90:	e00c      	b.n	8007eac <HAL_UART_Receive+0x166>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e98:	b2da      	uxtb	r2, r3
 8007e9a:	8a7b      	ldrh	r3, [r7, #18]
 8007e9c:	b2db      	uxtb	r3, r3
 8007e9e:	4013      	ands	r3, r2
 8007ea0:	b2da      	uxtb	r2, r3
 8007ea2:	69fb      	ldr	r3, [r7, #28]
 8007ea4:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8007ea6:	69fb      	ldr	r3, [r7, #28]
 8007ea8:	3301      	adds	r3, #1
 8007eaa:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007eb2:	b29b      	uxth	r3, r3
 8007eb4:	3b01      	subs	r3, #1
 8007eb6:	b29a      	uxth	r2, r3
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007ec4:	b29b      	uxth	r3, r3
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d1c6      	bne.n	8007e58 <HAL_UART_Receive+0x112>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	2220      	movs	r2, #32
 8007ece:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8007ed0:	2300      	movs	r3, #0
 8007ed2:	e000      	b.n	8007ed6 <HAL_UART_Receive+0x190>
  }
  else
  {
    return HAL_BUSY;
 8007ed4:	2302      	movs	r3, #2
  }
}
 8007ed6:	4618      	mov	r0, r3
 8007ed8:	3720      	adds	r7, #32
 8007eda:	46bd      	mov	sp, r7
 8007edc:	bd80      	pop	{r7, pc}
	...

08007ee0 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007ee0:	b480      	push	{r7}
 8007ee2:	b085      	sub	sp, #20
 8007ee4:	af00      	add	r7, sp, #0
 8007ee6:	60f8      	str	r0, [r7, #12]
 8007ee8:	60b9      	str	r1, [r7, #8]
 8007eea:	4613      	mov	r3, r2
 8007eec:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007ef2:	2b20      	cmp	r3, #32
 8007ef4:	d144      	bne.n	8007f80 <HAL_UART_Transmit_IT+0xa0>
  {
    if ((pData == NULL) || (Size == 0U))
 8007ef6:	68bb      	ldr	r3, [r7, #8]
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	d002      	beq.n	8007f02 <HAL_UART_Transmit_IT+0x22>
 8007efc:	88fb      	ldrh	r3, [r7, #6]
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	d101      	bne.n	8007f06 <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 8007f02:	2301      	movs	r3, #1
 8007f04:	e03d      	b.n	8007f82 <HAL_UART_Transmit_IT+0xa2>
    }

    __HAL_LOCK(huart);
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8007f0c:	2b01      	cmp	r3, #1
 8007f0e:	d101      	bne.n	8007f14 <HAL_UART_Transmit_IT+0x34>
 8007f10:	2302      	movs	r3, #2
 8007f12:	e036      	b.n	8007f82 <HAL_UART_Transmit_IT+0xa2>
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	2201      	movs	r2, #1
 8007f18:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pTxBuffPtr  = pData;
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	68ba      	ldr	r2, [r7, #8]
 8007f20:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	88fa      	ldrh	r2, [r7, #6]
 8007f26:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	88fa      	ldrh	r2, [r7, #6]
 8007f2e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    huart->TxISR       = NULL;
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	2200      	movs	r2, #0
 8007f36:	665a      	str	r2, [r3, #100]	; 0x64

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	2200      	movs	r2, #0
 8007f3c:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	2221      	movs	r2, #33	; 0x21
 8007f42:	675a      	str	r2, [r3, #116]	; 0x74

    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	689b      	ldr	r3, [r3, #8]
 8007f48:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007f4c:	d107      	bne.n	8007f5e <HAL_UART_Transmit_IT+0x7e>
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	691b      	ldr	r3, [r3, #16]
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	d103      	bne.n	8007f5e <HAL_UART_Transmit_IT+0x7e>
    {
      huart->TxISR = UART_TxISR_16BIT;
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	4a0d      	ldr	r2, [pc, #52]	; (8007f90 <HAL_UART_Transmit_IT+0xb0>)
 8007f5a:	665a      	str	r2, [r3, #100]	; 0x64
 8007f5c:	e002      	b.n	8007f64 <HAL_UART_Transmit_IT+0x84>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	4a0c      	ldr	r2, [pc, #48]	; (8007f94 <HAL_UART_Transmit_IT+0xb4>)
 8007f62:	665a      	str	r2, [r3, #100]	; 0x64
    }

    __HAL_UNLOCK(huart);
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	2200      	movs	r2, #0
 8007f68:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the Transmit Data Register Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	681a      	ldr	r2, [r3, #0]
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007f7a:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8007f7c:	2300      	movs	r3, #0
 8007f7e:	e000      	b.n	8007f82 <HAL_UART_Transmit_IT+0xa2>
  }
  else
  {
    return HAL_BUSY;
 8007f80:	2302      	movs	r3, #2
  }
}
 8007f82:	4618      	mov	r0, r3
 8007f84:	3714      	adds	r7, #20
 8007f86:	46bd      	mov	sp, r7
 8007f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f8c:	4770      	bx	lr
 8007f8e:	bf00      	nop
 8007f90:	08008c9b 	.word	0x08008c9b
 8007f94:	08008c29 	.word	0x08008c29

08007f98 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007f98:	b480      	push	{r7}
 8007f9a:	b085      	sub	sp, #20
 8007f9c:	af00      	add	r7, sp, #0
 8007f9e:	60f8      	str	r0, [r7, #12]
 8007fa0:	60b9      	str	r1, [r7, #8]
 8007fa2:	4613      	mov	r3, r2
 8007fa4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007faa:	2b20      	cmp	r3, #32
 8007fac:	f040 808a 	bne.w	80080c4 <HAL_UART_Receive_IT+0x12c>
  {
    if ((pData == NULL) || (Size == 0U))
 8007fb0:	68bb      	ldr	r3, [r7, #8]
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	d002      	beq.n	8007fbc <HAL_UART_Receive_IT+0x24>
 8007fb6:	88fb      	ldrh	r3, [r7, #6]
 8007fb8:	2b00      	cmp	r3, #0
 8007fba:	d101      	bne.n	8007fc0 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8007fbc:	2301      	movs	r3, #1
 8007fbe:	e082      	b.n	80080c6 <HAL_UART_Receive_IT+0x12e>
    }

    __HAL_LOCK(huart);
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8007fc6:	2b01      	cmp	r3, #1
 8007fc8:	d101      	bne.n	8007fce <HAL_UART_Receive_IT+0x36>
 8007fca:	2302      	movs	r3, #2
 8007fcc:	e07b      	b.n	80080c6 <HAL_UART_Receive_IT+0x12e>
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	2201      	movs	r2, #1
 8007fd2:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pRxBuffPtr  = pData;
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	68ba      	ldr	r2, [r7, #8]
 8007fda:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize  = Size;
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	88fa      	ldrh	r2, [r7, #6]
 8007fe0:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8007fe4:	68fb      	ldr	r3, [r7, #12]
 8007fe6:	88fa      	ldrh	r2, [r7, #6]
 8007fe8:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    huart->RxISR       = NULL;
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	2200      	movs	r2, #0
 8007ff0:	661a      	str	r2, [r3, #96]	; 0x60

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	689b      	ldr	r3, [r3, #8]
 8007ff6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007ffa:	d10e      	bne.n	800801a <HAL_UART_Receive_IT+0x82>
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	691b      	ldr	r3, [r3, #16]
 8008000:	2b00      	cmp	r3, #0
 8008002:	d105      	bne.n	8008010 <HAL_UART_Receive_IT+0x78>
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	f240 12ff 	movw	r2, #511	; 0x1ff
 800800a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800800e:	e02d      	b.n	800806c <HAL_UART_Receive_IT+0xd4>
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	22ff      	movs	r2, #255	; 0xff
 8008014:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008018:	e028      	b.n	800806c <HAL_UART_Receive_IT+0xd4>
 800801a:	68fb      	ldr	r3, [r7, #12]
 800801c:	689b      	ldr	r3, [r3, #8]
 800801e:	2b00      	cmp	r3, #0
 8008020:	d10d      	bne.n	800803e <HAL_UART_Receive_IT+0xa6>
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	691b      	ldr	r3, [r3, #16]
 8008026:	2b00      	cmp	r3, #0
 8008028:	d104      	bne.n	8008034 <HAL_UART_Receive_IT+0x9c>
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	22ff      	movs	r2, #255	; 0xff
 800802e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008032:	e01b      	b.n	800806c <HAL_UART_Receive_IT+0xd4>
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	227f      	movs	r2, #127	; 0x7f
 8008038:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800803c:	e016      	b.n	800806c <HAL_UART_Receive_IT+0xd4>
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	689b      	ldr	r3, [r3, #8]
 8008042:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008046:	d10d      	bne.n	8008064 <HAL_UART_Receive_IT+0xcc>
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	691b      	ldr	r3, [r3, #16]
 800804c:	2b00      	cmp	r3, #0
 800804e:	d104      	bne.n	800805a <HAL_UART_Receive_IT+0xc2>
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	227f      	movs	r2, #127	; 0x7f
 8008054:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008058:	e008      	b.n	800806c <HAL_UART_Receive_IT+0xd4>
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	223f      	movs	r2, #63	; 0x3f
 800805e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008062:	e003      	b.n	800806c <HAL_UART_Receive_IT+0xd4>
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	2200      	movs	r2, #0
 8008068:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	2200      	movs	r2, #0
 8008070:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008072:	68fb      	ldr	r3, [r7, #12]
 8008074:	2222      	movs	r2, #34	; 0x22
 8008076:	679a      	str	r2, [r3, #120]	; 0x78

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	689a      	ldr	r2, [r3, #8]
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	f042 0201 	orr.w	r2, r2, #1
 8008086:	609a      	str	r2, [r3, #8]

    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	689b      	ldr	r3, [r3, #8]
 800808c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008090:	d107      	bne.n	80080a2 <HAL_UART_Receive_IT+0x10a>
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	691b      	ldr	r3, [r3, #16]
 8008096:	2b00      	cmp	r3, #0
 8008098:	d103      	bne.n	80080a2 <HAL_UART_Receive_IT+0x10a>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	4a0d      	ldr	r2, [pc, #52]	; (80080d4 <HAL_UART_Receive_IT+0x13c>)
 800809e:	661a      	str	r2, [r3, #96]	; 0x60
 80080a0:	e002      	b.n	80080a8 <HAL_UART_Receive_IT+0x110>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	4a0c      	ldr	r2, [pc, #48]	; (80080d8 <HAL_UART_Receive_IT+0x140>)
 80080a6:	661a      	str	r2, [r3, #96]	; 0x60
    }

    __HAL_UNLOCK(huart);
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	2200      	movs	r2, #0
 80080ac:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	681a      	ldr	r2, [r3, #0]
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 80080be:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 80080c0:	2300      	movs	r3, #0
 80080c2:	e000      	b.n	80080c6 <HAL_UART_Receive_IT+0x12e>
  }
  else
  {
    return HAL_BUSY;
 80080c4:	2302      	movs	r3, #2
  }
}
 80080c6:	4618      	mov	r0, r3
 80080c8:	3714      	adds	r7, #20
 80080ca:	46bd      	mov	sp, r7
 80080cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080d0:	4770      	bx	lr
 80080d2:	bf00      	nop
 80080d4:	08008def 	.word	0x08008def
 80080d8:	08008d49 	.word	0x08008d49

080080dc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80080dc:	b580      	push	{r7, lr}
 80080de:	b088      	sub	sp, #32
 80080e0:	af00      	add	r7, sp, #0
 80080e2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	69db      	ldr	r3, [r3, #28]
 80080ea:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	689b      	ldr	r3, [r3, #8]
 80080fa:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80080fc:	69fa      	ldr	r2, [r7, #28]
 80080fe:	f640 030f 	movw	r3, #2063	; 0x80f
 8008102:	4013      	ands	r3, r2
 8008104:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 8008106:	693b      	ldr	r3, [r7, #16]
 8008108:	2b00      	cmp	r3, #0
 800810a:	d113      	bne.n	8008134 <HAL_UART_IRQHandler+0x58>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800810c:	69fb      	ldr	r3, [r7, #28]
 800810e:	f003 0320 	and.w	r3, r3, #32
 8008112:	2b00      	cmp	r3, #0
 8008114:	d00e      	beq.n	8008134 <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8008116:	69bb      	ldr	r3, [r7, #24]
 8008118:	f003 0320 	and.w	r3, r3, #32
 800811c:	2b00      	cmp	r3, #0
 800811e:	d009      	beq.n	8008134 <HAL_UART_IRQHandler+0x58>
    {
      if (huart->RxISR != NULL)
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008124:	2b00      	cmp	r3, #0
 8008126:	f000 8114 	beq.w	8008352 <HAL_UART_IRQHandler+0x276>
      {
        huart->RxISR(huart);
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800812e:	6878      	ldr	r0, [r7, #4]
 8008130:	4798      	blx	r3
      }
      return;
 8008132:	e10e      	b.n	8008352 <HAL_UART_IRQHandler+0x276>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8008134:	693b      	ldr	r3, [r7, #16]
 8008136:	2b00      	cmp	r3, #0
 8008138:	f000 80d6 	beq.w	80082e8 <HAL_UART_IRQHandler+0x20c>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800813c:	697b      	ldr	r3, [r7, #20]
 800813e:	f003 0301 	and.w	r3, r3, #1
 8008142:	2b00      	cmp	r3, #0
 8008144:	d105      	bne.n	8008152 <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 8008146:	69bb      	ldr	r3, [r7, #24]
 8008148:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800814c:	2b00      	cmp	r3, #0
 800814e:	f000 80cb 	beq.w	80082e8 <HAL_UART_IRQHandler+0x20c>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008152:	69fb      	ldr	r3, [r7, #28]
 8008154:	f003 0301 	and.w	r3, r3, #1
 8008158:	2b00      	cmp	r3, #0
 800815a:	d00e      	beq.n	800817a <HAL_UART_IRQHandler+0x9e>
 800815c:	69bb      	ldr	r3, [r7, #24]
 800815e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008162:	2b00      	cmp	r3, #0
 8008164:	d009      	beq.n	800817a <HAL_UART_IRQHandler+0x9e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	2201      	movs	r2, #1
 800816c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008172:	f043 0201 	orr.w	r2, r3, #1
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800817a:	69fb      	ldr	r3, [r7, #28]
 800817c:	f003 0302 	and.w	r3, r3, #2
 8008180:	2b00      	cmp	r3, #0
 8008182:	d00e      	beq.n	80081a2 <HAL_UART_IRQHandler+0xc6>
 8008184:	697b      	ldr	r3, [r7, #20]
 8008186:	f003 0301 	and.w	r3, r3, #1
 800818a:	2b00      	cmp	r3, #0
 800818c:	d009      	beq.n	80081a2 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	2202      	movs	r2, #2
 8008194:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800819a:	f043 0204 	orr.w	r2, r3, #4
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80081a2:	69fb      	ldr	r3, [r7, #28]
 80081a4:	f003 0304 	and.w	r3, r3, #4
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	d00e      	beq.n	80081ca <HAL_UART_IRQHandler+0xee>
 80081ac:	697b      	ldr	r3, [r7, #20]
 80081ae:	f003 0301 	and.w	r3, r3, #1
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d009      	beq.n	80081ca <HAL_UART_IRQHandler+0xee>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	2204      	movs	r2, #4
 80081bc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80081c2:	f043 0202 	orr.w	r2, r3, #2
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80081ca:	69fb      	ldr	r3, [r7, #28]
 80081cc:	f003 0308 	and.w	r3, r3, #8
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	d013      	beq.n	80081fc <HAL_UART_IRQHandler+0x120>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80081d4:	69bb      	ldr	r3, [r7, #24]
 80081d6:	f003 0320 	and.w	r3, r3, #32
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d104      	bne.n	80081e8 <HAL_UART_IRQHandler+0x10c>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80081de:	697b      	ldr	r3, [r7, #20]
 80081e0:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	d009      	beq.n	80081fc <HAL_UART_IRQHandler+0x120>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	2208      	movs	r2, #8
 80081ee:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80081f4:	f043 0208 	orr.w	r2, r3, #8
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80081fc:	69fb      	ldr	r3, [r7, #28]
 80081fe:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008202:	2b00      	cmp	r3, #0
 8008204:	d00f      	beq.n	8008226 <HAL_UART_IRQHandler+0x14a>
 8008206:	69bb      	ldr	r3, [r7, #24]
 8008208:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800820c:	2b00      	cmp	r3, #0
 800820e:	d00a      	beq.n	8008226 <HAL_UART_IRQHandler+0x14a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008218:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800821e:	f043 0220 	orr.w	r2, r3, #32
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800822a:	2b00      	cmp	r3, #0
 800822c:	f000 8093 	beq.w	8008356 <HAL_UART_IRQHandler+0x27a>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8008230:	69fb      	ldr	r3, [r7, #28]
 8008232:	f003 0320 	and.w	r3, r3, #32
 8008236:	2b00      	cmp	r3, #0
 8008238:	d00c      	beq.n	8008254 <HAL_UART_IRQHandler+0x178>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800823a:	69bb      	ldr	r3, [r7, #24]
 800823c:	f003 0320 	and.w	r3, r3, #32
 8008240:	2b00      	cmp	r3, #0
 8008242:	d007      	beq.n	8008254 <HAL_UART_IRQHandler+0x178>
      {
        if (huart->RxISR != NULL)
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008248:	2b00      	cmp	r3, #0
 800824a:	d003      	beq.n	8008254 <HAL_UART_IRQHandler+0x178>
        {
          huart->RxISR(huart);
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008250:	6878      	ldr	r0, [r7, #4]
 8008252:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008258:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	689b      	ldr	r3, [r3, #8]
 8008260:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008264:	2b40      	cmp	r3, #64	; 0x40
 8008266:	d004      	beq.n	8008272 <HAL_UART_IRQHandler+0x196>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800826e:	2b00      	cmp	r3, #0
 8008270:	d031      	beq.n	80082d6 <HAL_UART_IRQHandler+0x1fa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008272:	6878      	ldr	r0, [r7, #4]
 8008274:	f000 fca2 	bl	8008bbc <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	689b      	ldr	r3, [r3, #8]
 800827e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008282:	2b40      	cmp	r3, #64	; 0x40
 8008284:	d123      	bne.n	80082ce <HAL_UART_IRQHandler+0x1f2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	689a      	ldr	r2, [r3, #8]
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008294:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800829a:	2b00      	cmp	r3, #0
 800829c:	d013      	beq.n	80082c6 <HAL_UART_IRQHandler+0x1ea>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80082a2:	4a30      	ldr	r2, [pc, #192]	; (8008364 <HAL_UART_IRQHandler+0x288>)
 80082a4:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80082aa:	4618      	mov	r0, r3
 80082ac:	f7fc f994 	bl	80045d8 <HAL_DMA_Abort_IT>
 80082b0:	4603      	mov	r3, r0
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d016      	beq.n	80082e4 <HAL_UART_IRQHandler+0x208>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80082ba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80082bc:	687a      	ldr	r2, [r7, #4]
 80082be:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 80082c0:	4610      	mov	r0, r2
 80082c2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80082c4:	e00e      	b.n	80082e4 <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80082c6:	6878      	ldr	r0, [r7, #4]
 80082c8:	f000 f858 	bl	800837c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80082cc:	e00a      	b.n	80082e4 <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80082ce:	6878      	ldr	r0, [r7, #4]
 80082d0:	f000 f854 	bl	800837c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80082d4:	e006      	b.n	80082e4 <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80082d6:	6878      	ldr	r0, [r7, #4]
 80082d8:	f000 f850 	bl	800837c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	2200      	movs	r2, #0
 80082e0:	67da      	str	r2, [r3, #124]	; 0x7c
      }
    }
    return;
 80082e2:	e038      	b.n	8008356 <HAL_UART_IRQHandler+0x27a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80082e4:	bf00      	nop
    return;
 80082e6:	e036      	b.n	8008356 <HAL_UART_IRQHandler+0x27a>

  } /* End if some error occurs */
#if defined(USART_CR1_UESM)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80082e8:	69fb      	ldr	r3, [r7, #28]
 80082ea:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d00d      	beq.n	800830e <HAL_UART_IRQHandler+0x232>
 80082f2:	697b      	ldr	r3, [r7, #20]
 80082f4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	d008      	beq.n	800830e <HAL_UART_IRQHandler+0x232>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8008304:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8008306:	6878      	ldr	r0, [r7, #4]
 8008308:	f000 f842 	bl	8008390 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800830c:	e026      	b.n	800835c <HAL_UART_IRQHandler+0x280>
  }
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800830e:	69fb      	ldr	r3, [r7, #28]
 8008310:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008314:	2b00      	cmp	r3, #0
 8008316:	d00d      	beq.n	8008334 <HAL_UART_IRQHandler+0x258>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8008318:	69bb      	ldr	r3, [r7, #24]
 800831a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800831e:	2b00      	cmp	r3, #0
 8008320:	d008      	beq.n	8008334 <HAL_UART_IRQHandler+0x258>
  {
    if (huart->TxISR != NULL)
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008326:	2b00      	cmp	r3, #0
 8008328:	d017      	beq.n	800835a <HAL_UART_IRQHandler+0x27e>
    {
      huart->TxISR(huart);
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800832e:	6878      	ldr	r0, [r7, #4]
 8008330:	4798      	blx	r3
    }
    return;
 8008332:	e012      	b.n	800835a <HAL_UART_IRQHandler+0x27e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008334:	69fb      	ldr	r3, [r7, #28]
 8008336:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800833a:	2b00      	cmp	r3, #0
 800833c:	d00e      	beq.n	800835c <HAL_UART_IRQHandler+0x280>
 800833e:	69bb      	ldr	r3, [r7, #24]
 8008340:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008344:	2b00      	cmp	r3, #0
 8008346:	d009      	beq.n	800835c <HAL_UART_IRQHandler+0x280>
  {
    UART_EndTransmit_IT(huart);
 8008348:	6878      	ldr	r0, [r7, #4]
 800834a:	f000 fce4 	bl	8008d16 <UART_EndTransmit_IT>
    return;
 800834e:	bf00      	nop
 8008350:	e004      	b.n	800835c <HAL_UART_IRQHandler+0x280>
      return;
 8008352:	bf00      	nop
 8008354:	e002      	b.n	800835c <HAL_UART_IRQHandler+0x280>
    return;
 8008356:	bf00      	nop
 8008358:	e000      	b.n	800835c <HAL_UART_IRQHandler+0x280>
    return;
 800835a:	bf00      	nop
  }

}
 800835c:	3720      	adds	r7, #32
 800835e:	46bd      	mov	sp, r7
 8008360:	bd80      	pop	{r7, pc}
 8008362:	bf00      	nop
 8008364:	08008bfd 	.word	0x08008bfd

08008368 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008368:	b480      	push	{r7}
 800836a:	b083      	sub	sp, #12
 800836c:	af00      	add	r7, sp, #0
 800836e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8008370:	bf00      	nop
 8008372:	370c      	adds	r7, #12
 8008374:	46bd      	mov	sp, r7
 8008376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800837a:	4770      	bx	lr

0800837c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800837c:	b480      	push	{r7}
 800837e:	b083      	sub	sp, #12
 8008380:	af00      	add	r7, sp, #0
 8008382:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8008384:	bf00      	nop
 8008386:	370c      	adds	r7, #12
 8008388:	46bd      	mov	sp, r7
 800838a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800838e:	4770      	bx	lr

08008390 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008390:	b480      	push	{r7}
 8008392:	b083      	sub	sp, #12
 8008394:	af00      	add	r7, sp, #0
 8008396:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008398:	bf00      	nop
 800839a:	370c      	adds	r7, #12
 800839c:	46bd      	mov	sp, r7
 800839e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083a2:	4770      	bx	lr

080083a4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80083a4:	b580      	push	{r7, lr}
 80083a6:	b088      	sub	sp, #32
 80083a8:	af00      	add	r7, sp, #0
 80083aa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 80083ac:	2300      	movs	r3, #0
 80083ae:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 80083b0:	2300      	movs	r3, #0
 80083b2:	75fb      	strb	r3, [r7, #23]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	689a      	ldr	r2, [r3, #8]
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	691b      	ldr	r3, [r3, #16]
 80083bc:	431a      	orrs	r2, r3
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	695b      	ldr	r3, [r3, #20]
 80083c2:	431a      	orrs	r2, r3
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	69db      	ldr	r3, [r3, #28]
 80083c8:	4313      	orrs	r3, r2
 80083ca:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	681a      	ldr	r2, [r3, #0]
 80083d2:	4bb1      	ldr	r3, [pc, #708]	; (8008698 <UART_SetConfig+0x2f4>)
 80083d4:	4013      	ands	r3, r2
 80083d6:	687a      	ldr	r2, [r7, #4]
 80083d8:	6812      	ldr	r2, [r2, #0]
 80083da:	6939      	ldr	r1, [r7, #16]
 80083dc:	430b      	orrs	r3, r1
 80083de:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	685b      	ldr	r3, [r3, #4]
 80083e6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	68da      	ldr	r2, [r3, #12]
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	430a      	orrs	r2, r1
 80083f4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	699b      	ldr	r3, [r3, #24]
 80083fa:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	6a1b      	ldr	r3, [r3, #32]
 8008400:	693a      	ldr	r2, [r7, #16]
 8008402:	4313      	orrs	r3, r2
 8008404:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	689b      	ldr	r3, [r3, #8]
 800840c:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	693a      	ldr	r2, [r7, #16]
 8008416:	430a      	orrs	r2, r1
 8008418:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	4a9f      	ldr	r2, [pc, #636]	; (800869c <UART_SetConfig+0x2f8>)
 8008420:	4293      	cmp	r3, r2
 8008422:	d121      	bne.n	8008468 <UART_SetConfig+0xc4>
 8008424:	4b9e      	ldr	r3, [pc, #632]	; (80086a0 <UART_SetConfig+0x2fc>)
 8008426:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800842a:	f003 0303 	and.w	r3, r3, #3
 800842e:	2b03      	cmp	r3, #3
 8008430:	d816      	bhi.n	8008460 <UART_SetConfig+0xbc>
 8008432:	a201      	add	r2, pc, #4	; (adr r2, 8008438 <UART_SetConfig+0x94>)
 8008434:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008438:	08008449 	.word	0x08008449
 800843c:	08008455 	.word	0x08008455
 8008440:	0800844f 	.word	0x0800844f
 8008444:	0800845b 	.word	0x0800845b
 8008448:	2301      	movs	r3, #1
 800844a:	77fb      	strb	r3, [r7, #31]
 800844c:	e151      	b.n	80086f2 <UART_SetConfig+0x34e>
 800844e:	2302      	movs	r3, #2
 8008450:	77fb      	strb	r3, [r7, #31]
 8008452:	e14e      	b.n	80086f2 <UART_SetConfig+0x34e>
 8008454:	2304      	movs	r3, #4
 8008456:	77fb      	strb	r3, [r7, #31]
 8008458:	e14b      	b.n	80086f2 <UART_SetConfig+0x34e>
 800845a:	2308      	movs	r3, #8
 800845c:	77fb      	strb	r3, [r7, #31]
 800845e:	e148      	b.n	80086f2 <UART_SetConfig+0x34e>
 8008460:	2310      	movs	r3, #16
 8008462:	77fb      	strb	r3, [r7, #31]
 8008464:	bf00      	nop
 8008466:	e144      	b.n	80086f2 <UART_SetConfig+0x34e>
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	4a8d      	ldr	r2, [pc, #564]	; (80086a4 <UART_SetConfig+0x300>)
 800846e:	4293      	cmp	r3, r2
 8008470:	d134      	bne.n	80084dc <UART_SetConfig+0x138>
 8008472:	4b8b      	ldr	r3, [pc, #556]	; (80086a0 <UART_SetConfig+0x2fc>)
 8008474:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008478:	f003 030c 	and.w	r3, r3, #12
 800847c:	2b0c      	cmp	r3, #12
 800847e:	d829      	bhi.n	80084d4 <UART_SetConfig+0x130>
 8008480:	a201      	add	r2, pc, #4	; (adr r2, 8008488 <UART_SetConfig+0xe4>)
 8008482:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008486:	bf00      	nop
 8008488:	080084bd 	.word	0x080084bd
 800848c:	080084d5 	.word	0x080084d5
 8008490:	080084d5 	.word	0x080084d5
 8008494:	080084d5 	.word	0x080084d5
 8008498:	080084c9 	.word	0x080084c9
 800849c:	080084d5 	.word	0x080084d5
 80084a0:	080084d5 	.word	0x080084d5
 80084a4:	080084d5 	.word	0x080084d5
 80084a8:	080084c3 	.word	0x080084c3
 80084ac:	080084d5 	.word	0x080084d5
 80084b0:	080084d5 	.word	0x080084d5
 80084b4:	080084d5 	.word	0x080084d5
 80084b8:	080084cf 	.word	0x080084cf
 80084bc:	2300      	movs	r3, #0
 80084be:	77fb      	strb	r3, [r7, #31]
 80084c0:	e117      	b.n	80086f2 <UART_SetConfig+0x34e>
 80084c2:	2302      	movs	r3, #2
 80084c4:	77fb      	strb	r3, [r7, #31]
 80084c6:	e114      	b.n	80086f2 <UART_SetConfig+0x34e>
 80084c8:	2304      	movs	r3, #4
 80084ca:	77fb      	strb	r3, [r7, #31]
 80084cc:	e111      	b.n	80086f2 <UART_SetConfig+0x34e>
 80084ce:	2308      	movs	r3, #8
 80084d0:	77fb      	strb	r3, [r7, #31]
 80084d2:	e10e      	b.n	80086f2 <UART_SetConfig+0x34e>
 80084d4:	2310      	movs	r3, #16
 80084d6:	77fb      	strb	r3, [r7, #31]
 80084d8:	bf00      	nop
 80084da:	e10a      	b.n	80086f2 <UART_SetConfig+0x34e>
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	4a71      	ldr	r2, [pc, #452]	; (80086a8 <UART_SetConfig+0x304>)
 80084e2:	4293      	cmp	r3, r2
 80084e4:	d120      	bne.n	8008528 <UART_SetConfig+0x184>
 80084e6:	4b6e      	ldr	r3, [pc, #440]	; (80086a0 <UART_SetConfig+0x2fc>)
 80084e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80084ec:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80084f0:	2b10      	cmp	r3, #16
 80084f2:	d00f      	beq.n	8008514 <UART_SetConfig+0x170>
 80084f4:	2b10      	cmp	r3, #16
 80084f6:	d802      	bhi.n	80084fe <UART_SetConfig+0x15a>
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	d005      	beq.n	8008508 <UART_SetConfig+0x164>
 80084fc:	e010      	b.n	8008520 <UART_SetConfig+0x17c>
 80084fe:	2b20      	cmp	r3, #32
 8008500:	d005      	beq.n	800850e <UART_SetConfig+0x16a>
 8008502:	2b30      	cmp	r3, #48	; 0x30
 8008504:	d009      	beq.n	800851a <UART_SetConfig+0x176>
 8008506:	e00b      	b.n	8008520 <UART_SetConfig+0x17c>
 8008508:	2300      	movs	r3, #0
 800850a:	77fb      	strb	r3, [r7, #31]
 800850c:	e0f1      	b.n	80086f2 <UART_SetConfig+0x34e>
 800850e:	2302      	movs	r3, #2
 8008510:	77fb      	strb	r3, [r7, #31]
 8008512:	e0ee      	b.n	80086f2 <UART_SetConfig+0x34e>
 8008514:	2304      	movs	r3, #4
 8008516:	77fb      	strb	r3, [r7, #31]
 8008518:	e0eb      	b.n	80086f2 <UART_SetConfig+0x34e>
 800851a:	2308      	movs	r3, #8
 800851c:	77fb      	strb	r3, [r7, #31]
 800851e:	e0e8      	b.n	80086f2 <UART_SetConfig+0x34e>
 8008520:	2310      	movs	r3, #16
 8008522:	77fb      	strb	r3, [r7, #31]
 8008524:	bf00      	nop
 8008526:	e0e4      	b.n	80086f2 <UART_SetConfig+0x34e>
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	4a5f      	ldr	r2, [pc, #380]	; (80086ac <UART_SetConfig+0x308>)
 800852e:	4293      	cmp	r3, r2
 8008530:	d120      	bne.n	8008574 <UART_SetConfig+0x1d0>
 8008532:	4b5b      	ldr	r3, [pc, #364]	; (80086a0 <UART_SetConfig+0x2fc>)
 8008534:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008538:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800853c:	2b40      	cmp	r3, #64	; 0x40
 800853e:	d00f      	beq.n	8008560 <UART_SetConfig+0x1bc>
 8008540:	2b40      	cmp	r3, #64	; 0x40
 8008542:	d802      	bhi.n	800854a <UART_SetConfig+0x1a6>
 8008544:	2b00      	cmp	r3, #0
 8008546:	d005      	beq.n	8008554 <UART_SetConfig+0x1b0>
 8008548:	e010      	b.n	800856c <UART_SetConfig+0x1c8>
 800854a:	2b80      	cmp	r3, #128	; 0x80
 800854c:	d005      	beq.n	800855a <UART_SetConfig+0x1b6>
 800854e:	2bc0      	cmp	r3, #192	; 0xc0
 8008550:	d009      	beq.n	8008566 <UART_SetConfig+0x1c2>
 8008552:	e00b      	b.n	800856c <UART_SetConfig+0x1c8>
 8008554:	2300      	movs	r3, #0
 8008556:	77fb      	strb	r3, [r7, #31]
 8008558:	e0cb      	b.n	80086f2 <UART_SetConfig+0x34e>
 800855a:	2302      	movs	r3, #2
 800855c:	77fb      	strb	r3, [r7, #31]
 800855e:	e0c8      	b.n	80086f2 <UART_SetConfig+0x34e>
 8008560:	2304      	movs	r3, #4
 8008562:	77fb      	strb	r3, [r7, #31]
 8008564:	e0c5      	b.n	80086f2 <UART_SetConfig+0x34e>
 8008566:	2308      	movs	r3, #8
 8008568:	77fb      	strb	r3, [r7, #31]
 800856a:	e0c2      	b.n	80086f2 <UART_SetConfig+0x34e>
 800856c:	2310      	movs	r3, #16
 800856e:	77fb      	strb	r3, [r7, #31]
 8008570:	bf00      	nop
 8008572:	e0be      	b.n	80086f2 <UART_SetConfig+0x34e>
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	4a4d      	ldr	r2, [pc, #308]	; (80086b0 <UART_SetConfig+0x30c>)
 800857a:	4293      	cmp	r3, r2
 800857c:	d124      	bne.n	80085c8 <UART_SetConfig+0x224>
 800857e:	4b48      	ldr	r3, [pc, #288]	; (80086a0 <UART_SetConfig+0x2fc>)
 8008580:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008584:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008588:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800858c:	d012      	beq.n	80085b4 <UART_SetConfig+0x210>
 800858e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008592:	d802      	bhi.n	800859a <UART_SetConfig+0x1f6>
 8008594:	2b00      	cmp	r3, #0
 8008596:	d007      	beq.n	80085a8 <UART_SetConfig+0x204>
 8008598:	e012      	b.n	80085c0 <UART_SetConfig+0x21c>
 800859a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800859e:	d006      	beq.n	80085ae <UART_SetConfig+0x20a>
 80085a0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80085a4:	d009      	beq.n	80085ba <UART_SetConfig+0x216>
 80085a6:	e00b      	b.n	80085c0 <UART_SetConfig+0x21c>
 80085a8:	2300      	movs	r3, #0
 80085aa:	77fb      	strb	r3, [r7, #31]
 80085ac:	e0a1      	b.n	80086f2 <UART_SetConfig+0x34e>
 80085ae:	2302      	movs	r3, #2
 80085b0:	77fb      	strb	r3, [r7, #31]
 80085b2:	e09e      	b.n	80086f2 <UART_SetConfig+0x34e>
 80085b4:	2304      	movs	r3, #4
 80085b6:	77fb      	strb	r3, [r7, #31]
 80085b8:	e09b      	b.n	80086f2 <UART_SetConfig+0x34e>
 80085ba:	2308      	movs	r3, #8
 80085bc:	77fb      	strb	r3, [r7, #31]
 80085be:	e098      	b.n	80086f2 <UART_SetConfig+0x34e>
 80085c0:	2310      	movs	r3, #16
 80085c2:	77fb      	strb	r3, [r7, #31]
 80085c4:	bf00      	nop
 80085c6:	e094      	b.n	80086f2 <UART_SetConfig+0x34e>
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	4a39      	ldr	r2, [pc, #228]	; (80086b4 <UART_SetConfig+0x310>)
 80085ce:	4293      	cmp	r3, r2
 80085d0:	d124      	bne.n	800861c <UART_SetConfig+0x278>
 80085d2:	4b33      	ldr	r3, [pc, #204]	; (80086a0 <UART_SetConfig+0x2fc>)
 80085d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80085d8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80085dc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80085e0:	d012      	beq.n	8008608 <UART_SetConfig+0x264>
 80085e2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80085e6:	d802      	bhi.n	80085ee <UART_SetConfig+0x24a>
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	d007      	beq.n	80085fc <UART_SetConfig+0x258>
 80085ec:	e012      	b.n	8008614 <UART_SetConfig+0x270>
 80085ee:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80085f2:	d006      	beq.n	8008602 <UART_SetConfig+0x25e>
 80085f4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80085f8:	d009      	beq.n	800860e <UART_SetConfig+0x26a>
 80085fa:	e00b      	b.n	8008614 <UART_SetConfig+0x270>
 80085fc:	2301      	movs	r3, #1
 80085fe:	77fb      	strb	r3, [r7, #31]
 8008600:	e077      	b.n	80086f2 <UART_SetConfig+0x34e>
 8008602:	2302      	movs	r3, #2
 8008604:	77fb      	strb	r3, [r7, #31]
 8008606:	e074      	b.n	80086f2 <UART_SetConfig+0x34e>
 8008608:	2304      	movs	r3, #4
 800860a:	77fb      	strb	r3, [r7, #31]
 800860c:	e071      	b.n	80086f2 <UART_SetConfig+0x34e>
 800860e:	2308      	movs	r3, #8
 8008610:	77fb      	strb	r3, [r7, #31]
 8008612:	e06e      	b.n	80086f2 <UART_SetConfig+0x34e>
 8008614:	2310      	movs	r3, #16
 8008616:	77fb      	strb	r3, [r7, #31]
 8008618:	bf00      	nop
 800861a:	e06a      	b.n	80086f2 <UART_SetConfig+0x34e>
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	4a25      	ldr	r2, [pc, #148]	; (80086b8 <UART_SetConfig+0x314>)
 8008622:	4293      	cmp	r3, r2
 8008624:	d124      	bne.n	8008670 <UART_SetConfig+0x2cc>
 8008626:	4b1e      	ldr	r3, [pc, #120]	; (80086a0 <UART_SetConfig+0x2fc>)
 8008628:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800862c:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8008630:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008634:	d012      	beq.n	800865c <UART_SetConfig+0x2b8>
 8008636:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800863a:	d802      	bhi.n	8008642 <UART_SetConfig+0x29e>
 800863c:	2b00      	cmp	r3, #0
 800863e:	d007      	beq.n	8008650 <UART_SetConfig+0x2ac>
 8008640:	e012      	b.n	8008668 <UART_SetConfig+0x2c4>
 8008642:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008646:	d006      	beq.n	8008656 <UART_SetConfig+0x2b2>
 8008648:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800864c:	d009      	beq.n	8008662 <UART_SetConfig+0x2be>
 800864e:	e00b      	b.n	8008668 <UART_SetConfig+0x2c4>
 8008650:	2300      	movs	r3, #0
 8008652:	77fb      	strb	r3, [r7, #31]
 8008654:	e04d      	b.n	80086f2 <UART_SetConfig+0x34e>
 8008656:	2302      	movs	r3, #2
 8008658:	77fb      	strb	r3, [r7, #31]
 800865a:	e04a      	b.n	80086f2 <UART_SetConfig+0x34e>
 800865c:	2304      	movs	r3, #4
 800865e:	77fb      	strb	r3, [r7, #31]
 8008660:	e047      	b.n	80086f2 <UART_SetConfig+0x34e>
 8008662:	2308      	movs	r3, #8
 8008664:	77fb      	strb	r3, [r7, #31]
 8008666:	e044      	b.n	80086f2 <UART_SetConfig+0x34e>
 8008668:	2310      	movs	r3, #16
 800866a:	77fb      	strb	r3, [r7, #31]
 800866c:	bf00      	nop
 800866e:	e040      	b.n	80086f2 <UART_SetConfig+0x34e>
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	4a11      	ldr	r2, [pc, #68]	; (80086bc <UART_SetConfig+0x318>)
 8008676:	4293      	cmp	r3, r2
 8008678:	d139      	bne.n	80086ee <UART_SetConfig+0x34a>
 800867a:	4b09      	ldr	r3, [pc, #36]	; (80086a0 <UART_SetConfig+0x2fc>)
 800867c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008680:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8008684:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008688:	d027      	beq.n	80086da <UART_SetConfig+0x336>
 800868a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800868e:	d817      	bhi.n	80086c0 <UART_SetConfig+0x31c>
 8008690:	2b00      	cmp	r3, #0
 8008692:	d01c      	beq.n	80086ce <UART_SetConfig+0x32a>
 8008694:	e027      	b.n	80086e6 <UART_SetConfig+0x342>
 8008696:	bf00      	nop
 8008698:	efff69f3 	.word	0xefff69f3
 800869c:	40011000 	.word	0x40011000
 80086a0:	40023800 	.word	0x40023800
 80086a4:	40004400 	.word	0x40004400
 80086a8:	40004800 	.word	0x40004800
 80086ac:	40004c00 	.word	0x40004c00
 80086b0:	40005000 	.word	0x40005000
 80086b4:	40011400 	.word	0x40011400
 80086b8:	40007800 	.word	0x40007800
 80086bc:	40007c00 	.word	0x40007c00
 80086c0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80086c4:	d006      	beq.n	80086d4 <UART_SetConfig+0x330>
 80086c6:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80086ca:	d009      	beq.n	80086e0 <UART_SetConfig+0x33c>
 80086cc:	e00b      	b.n	80086e6 <UART_SetConfig+0x342>
 80086ce:	2300      	movs	r3, #0
 80086d0:	77fb      	strb	r3, [r7, #31]
 80086d2:	e00e      	b.n	80086f2 <UART_SetConfig+0x34e>
 80086d4:	2302      	movs	r3, #2
 80086d6:	77fb      	strb	r3, [r7, #31]
 80086d8:	e00b      	b.n	80086f2 <UART_SetConfig+0x34e>
 80086da:	2304      	movs	r3, #4
 80086dc:	77fb      	strb	r3, [r7, #31]
 80086de:	e008      	b.n	80086f2 <UART_SetConfig+0x34e>
 80086e0:	2308      	movs	r3, #8
 80086e2:	77fb      	strb	r3, [r7, #31]
 80086e4:	e005      	b.n	80086f2 <UART_SetConfig+0x34e>
 80086e6:	2310      	movs	r3, #16
 80086e8:	77fb      	strb	r3, [r7, #31]
 80086ea:	bf00      	nop
 80086ec:	e001      	b.n	80086f2 <UART_SetConfig+0x34e>
 80086ee:	2310      	movs	r3, #16
 80086f0:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	69db      	ldr	r3, [r3, #28]
 80086f6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80086fa:	d17f      	bne.n	80087fc <UART_SetConfig+0x458>
  {
    switch (clocksource)
 80086fc:	7ffb      	ldrb	r3, [r7, #31]
 80086fe:	2b08      	cmp	r3, #8
 8008700:	d85c      	bhi.n	80087bc <UART_SetConfig+0x418>
 8008702:	a201      	add	r2, pc, #4	; (adr r2, 8008708 <UART_SetConfig+0x364>)
 8008704:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008708:	0800872d 	.word	0x0800872d
 800870c:	0800874d 	.word	0x0800874d
 8008710:	0800876d 	.word	0x0800876d
 8008714:	080087bd 	.word	0x080087bd
 8008718:	08008785 	.word	0x08008785
 800871c:	080087bd 	.word	0x080087bd
 8008720:	080087bd 	.word	0x080087bd
 8008724:	080087bd 	.word	0x080087bd
 8008728:	080087a5 	.word	0x080087a5
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800872c:	f7fe fb46 	bl	8006dbc <HAL_RCC_GetPCLK1Freq>
 8008730:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008732:	68fb      	ldr	r3, [r7, #12]
 8008734:	005a      	lsls	r2, r3, #1
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	685b      	ldr	r3, [r3, #4]
 800873a:	085b      	lsrs	r3, r3, #1
 800873c:	441a      	add	r2, r3
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	685b      	ldr	r3, [r3, #4]
 8008742:	fbb2 f3f3 	udiv	r3, r2, r3
 8008746:	b29b      	uxth	r3, r3
 8008748:	61bb      	str	r3, [r7, #24]
        break;
 800874a:	e03a      	b.n	80087c2 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800874c:	f7fe fb4a 	bl	8006de4 <HAL_RCC_GetPCLK2Freq>
 8008750:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008752:	68fb      	ldr	r3, [r7, #12]
 8008754:	005a      	lsls	r2, r3, #1
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	685b      	ldr	r3, [r3, #4]
 800875a:	085b      	lsrs	r3, r3, #1
 800875c:	441a      	add	r2, r3
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	685b      	ldr	r3, [r3, #4]
 8008762:	fbb2 f3f3 	udiv	r3, r2, r3
 8008766:	b29b      	uxth	r3, r3
 8008768:	61bb      	str	r3, [r7, #24]
        break;
 800876a:	e02a      	b.n	80087c2 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	685b      	ldr	r3, [r3, #4]
 8008770:	085a      	lsrs	r2, r3, #1
 8008772:	4b5f      	ldr	r3, [pc, #380]	; (80088f0 <UART_SetConfig+0x54c>)
 8008774:	4413      	add	r3, r2
 8008776:	687a      	ldr	r2, [r7, #4]
 8008778:	6852      	ldr	r2, [r2, #4]
 800877a:	fbb3 f3f2 	udiv	r3, r3, r2
 800877e:	b29b      	uxth	r3, r3
 8008780:	61bb      	str	r3, [r7, #24]
        break;
 8008782:	e01e      	b.n	80087c2 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008784:	f7fe fa36 	bl	8006bf4 <HAL_RCC_GetSysClockFreq>
 8008788:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800878a:	68fb      	ldr	r3, [r7, #12]
 800878c:	005a      	lsls	r2, r3, #1
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	685b      	ldr	r3, [r3, #4]
 8008792:	085b      	lsrs	r3, r3, #1
 8008794:	441a      	add	r2, r3
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	685b      	ldr	r3, [r3, #4]
 800879a:	fbb2 f3f3 	udiv	r3, r2, r3
 800879e:	b29b      	uxth	r3, r3
 80087a0:	61bb      	str	r3, [r7, #24]
        break;
 80087a2:	e00e      	b.n	80087c2 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	685b      	ldr	r3, [r3, #4]
 80087a8:	085b      	lsrs	r3, r3, #1
 80087aa:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	685b      	ldr	r3, [r3, #4]
 80087b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80087b6:	b29b      	uxth	r3, r3
 80087b8:	61bb      	str	r3, [r7, #24]
        break;
 80087ba:	e002      	b.n	80087c2 <UART_SetConfig+0x41e>
      default:
        ret = HAL_ERROR;
 80087bc:	2301      	movs	r3, #1
 80087be:	75fb      	strb	r3, [r7, #23]
        break;
 80087c0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80087c2:	69bb      	ldr	r3, [r7, #24]
 80087c4:	2b0f      	cmp	r3, #15
 80087c6:	d916      	bls.n	80087f6 <UART_SetConfig+0x452>
 80087c8:	69bb      	ldr	r3, [r7, #24]
 80087ca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80087ce:	d212      	bcs.n	80087f6 <UART_SetConfig+0x452>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80087d0:	69bb      	ldr	r3, [r7, #24]
 80087d2:	b29b      	uxth	r3, r3
 80087d4:	f023 030f 	bic.w	r3, r3, #15
 80087d8:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80087da:	69bb      	ldr	r3, [r7, #24]
 80087dc:	085b      	lsrs	r3, r3, #1
 80087de:	b29b      	uxth	r3, r3
 80087e0:	f003 0307 	and.w	r3, r3, #7
 80087e4:	b29a      	uxth	r2, r3
 80087e6:	897b      	ldrh	r3, [r7, #10]
 80087e8:	4313      	orrs	r3, r2
 80087ea:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	897a      	ldrh	r2, [r7, #10]
 80087f2:	60da      	str	r2, [r3, #12]
 80087f4:	e070      	b.n	80088d8 <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 80087f6:	2301      	movs	r3, #1
 80087f8:	75fb      	strb	r3, [r7, #23]
 80087fa:	e06d      	b.n	80088d8 <UART_SetConfig+0x534>
    }
  }
  else
  {
    switch (clocksource)
 80087fc:	7ffb      	ldrb	r3, [r7, #31]
 80087fe:	2b08      	cmp	r3, #8
 8008800:	d859      	bhi.n	80088b6 <UART_SetConfig+0x512>
 8008802:	a201      	add	r2, pc, #4	; (adr r2, 8008808 <UART_SetConfig+0x464>)
 8008804:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008808:	0800882d 	.word	0x0800882d
 800880c:	0800884b 	.word	0x0800884b
 8008810:	08008869 	.word	0x08008869
 8008814:	080088b7 	.word	0x080088b7
 8008818:	08008881 	.word	0x08008881
 800881c:	080088b7 	.word	0x080088b7
 8008820:	080088b7 	.word	0x080088b7
 8008824:	080088b7 	.word	0x080088b7
 8008828:	0800889f 	.word	0x0800889f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800882c:	f7fe fac6 	bl	8006dbc <HAL_RCC_GetPCLK1Freq>
 8008830:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	685b      	ldr	r3, [r3, #4]
 8008836:	085a      	lsrs	r2, r3, #1
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	441a      	add	r2, r3
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	685b      	ldr	r3, [r3, #4]
 8008840:	fbb2 f3f3 	udiv	r3, r2, r3
 8008844:	b29b      	uxth	r3, r3
 8008846:	61bb      	str	r3, [r7, #24]
        break;
 8008848:	e038      	b.n	80088bc <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800884a:	f7fe facb 	bl	8006de4 <HAL_RCC_GetPCLK2Freq>
 800884e:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	685b      	ldr	r3, [r3, #4]
 8008854:	085a      	lsrs	r2, r3, #1
 8008856:	68fb      	ldr	r3, [r7, #12]
 8008858:	441a      	add	r2, r3
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	685b      	ldr	r3, [r3, #4]
 800885e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008862:	b29b      	uxth	r3, r3
 8008864:	61bb      	str	r3, [r7, #24]
        break;
 8008866:	e029      	b.n	80088bc <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	685b      	ldr	r3, [r3, #4]
 800886c:	085a      	lsrs	r2, r3, #1
 800886e:	4b21      	ldr	r3, [pc, #132]	; (80088f4 <UART_SetConfig+0x550>)
 8008870:	4413      	add	r3, r2
 8008872:	687a      	ldr	r2, [r7, #4]
 8008874:	6852      	ldr	r2, [r2, #4]
 8008876:	fbb3 f3f2 	udiv	r3, r3, r2
 800887a:	b29b      	uxth	r3, r3
 800887c:	61bb      	str	r3, [r7, #24]
        break;
 800887e:	e01d      	b.n	80088bc <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008880:	f7fe f9b8 	bl	8006bf4 <HAL_RCC_GetSysClockFreq>
 8008884:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	685b      	ldr	r3, [r3, #4]
 800888a:	085a      	lsrs	r2, r3, #1
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	441a      	add	r2, r3
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	685b      	ldr	r3, [r3, #4]
 8008894:	fbb2 f3f3 	udiv	r3, r2, r3
 8008898:	b29b      	uxth	r3, r3
 800889a:	61bb      	str	r3, [r7, #24]
        break;
 800889c:	e00e      	b.n	80088bc <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	685b      	ldr	r3, [r3, #4]
 80088a2:	085b      	lsrs	r3, r3, #1
 80088a4:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	685b      	ldr	r3, [r3, #4]
 80088ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80088b0:	b29b      	uxth	r3, r3
 80088b2:	61bb      	str	r3, [r7, #24]
        break;
 80088b4:	e002      	b.n	80088bc <UART_SetConfig+0x518>
      default:
        ret = HAL_ERROR;
 80088b6:	2301      	movs	r3, #1
 80088b8:	75fb      	strb	r3, [r7, #23]
        break;
 80088ba:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80088bc:	69bb      	ldr	r3, [r7, #24]
 80088be:	2b0f      	cmp	r3, #15
 80088c0:	d908      	bls.n	80088d4 <UART_SetConfig+0x530>
 80088c2:	69bb      	ldr	r3, [r7, #24]
 80088c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80088c8:	d204      	bcs.n	80088d4 <UART_SetConfig+0x530>
    {
      huart->Instance->BRR = usartdiv;
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	69ba      	ldr	r2, [r7, #24]
 80088d0:	60da      	str	r2, [r3, #12]
 80088d2:	e001      	b.n	80088d8 <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 80088d4:	2301      	movs	r3, #1
 80088d6:	75fb      	strb	r3, [r7, #23]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	2200      	movs	r2, #0
 80088dc:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	2200      	movs	r2, #0
 80088e2:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 80088e4:	7dfb      	ldrb	r3, [r7, #23]
}
 80088e6:	4618      	mov	r0, r3
 80088e8:	3720      	adds	r7, #32
 80088ea:	46bd      	mov	sp, r7
 80088ec:	bd80      	pop	{r7, pc}
 80088ee:	bf00      	nop
 80088f0:	01e84800 	.word	0x01e84800
 80088f4:	00f42400 	.word	0x00f42400

080088f8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80088f8:	b480      	push	{r7}
 80088fa:	b083      	sub	sp, #12
 80088fc:	af00      	add	r7, sp, #0
 80088fe:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008904:	f003 0301 	and.w	r3, r3, #1
 8008908:	2b00      	cmp	r3, #0
 800890a:	d00a      	beq.n	8008922 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	685b      	ldr	r3, [r3, #4]
 8008912:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	430a      	orrs	r2, r1
 8008920:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008926:	f003 0302 	and.w	r3, r3, #2
 800892a:	2b00      	cmp	r3, #0
 800892c:	d00a      	beq.n	8008944 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	685b      	ldr	r3, [r3, #4]
 8008934:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	430a      	orrs	r2, r1
 8008942:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008948:	f003 0304 	and.w	r3, r3, #4
 800894c:	2b00      	cmp	r3, #0
 800894e:	d00a      	beq.n	8008966 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	685b      	ldr	r3, [r3, #4]
 8008956:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	430a      	orrs	r2, r1
 8008964:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800896a:	f003 0308 	and.w	r3, r3, #8
 800896e:	2b00      	cmp	r3, #0
 8008970:	d00a      	beq.n	8008988 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	685b      	ldr	r3, [r3, #4]
 8008978:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	430a      	orrs	r2, r1
 8008986:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800898c:	f003 0310 	and.w	r3, r3, #16
 8008990:	2b00      	cmp	r3, #0
 8008992:	d00a      	beq.n	80089aa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	689b      	ldr	r3, [r3, #8]
 800899a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	430a      	orrs	r2, r1
 80089a8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089ae:	f003 0320 	and.w	r3, r3, #32
 80089b2:	2b00      	cmp	r3, #0
 80089b4:	d00a      	beq.n	80089cc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	689b      	ldr	r3, [r3, #8]
 80089bc:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	430a      	orrs	r2, r1
 80089ca:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	d01a      	beq.n	8008a0e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	685b      	ldr	r3, [r3, #4]
 80089de:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	430a      	orrs	r2, r1
 80089ec:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80089f2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80089f6:	d10a      	bne.n	8008a0e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	685b      	ldr	r3, [r3, #4]
 80089fe:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	430a      	orrs	r2, r1
 8008a0c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a12:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d00a      	beq.n	8008a30 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	685b      	ldr	r3, [r3, #4]
 8008a20:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	430a      	orrs	r2, r1
 8008a2e:	605a      	str	r2, [r3, #4]
  }
}
 8008a30:	bf00      	nop
 8008a32:	370c      	adds	r7, #12
 8008a34:	46bd      	mov	sp, r7
 8008a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a3a:	4770      	bx	lr

08008a3c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008a3c:	b580      	push	{r7, lr}
 8008a3e:	b086      	sub	sp, #24
 8008a40:	af02      	add	r7, sp, #8
 8008a42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	2200      	movs	r2, #0
 8008a48:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8008a4a:	f7fb f8db 	bl	8003c04 <HAL_GetTick>
 8008a4e:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	f003 0308 	and.w	r3, r3, #8
 8008a5a:	2b08      	cmp	r3, #8
 8008a5c:	d10e      	bne.n	8008a7c <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008a5e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008a62:	9300      	str	r3, [sp, #0]
 8008a64:	68fb      	ldr	r3, [r7, #12]
 8008a66:	2200      	movs	r2, #0
 8008a68:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8008a6c:	6878      	ldr	r0, [r7, #4]
 8008a6e:	f000 f82a 	bl	8008ac6 <UART_WaitOnFlagUntilTimeout>
 8008a72:	4603      	mov	r3, r0
 8008a74:	2b00      	cmp	r3, #0
 8008a76:	d001      	beq.n	8008a7c <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008a78:	2303      	movs	r3, #3
 8008a7a:	e020      	b.n	8008abe <UART_CheckIdleState+0x82>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	f003 0304 	and.w	r3, r3, #4
 8008a86:	2b04      	cmp	r3, #4
 8008a88:	d10e      	bne.n	8008aa8 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008a8a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008a8e:	9300      	str	r3, [sp, #0]
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	2200      	movs	r2, #0
 8008a94:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8008a98:	6878      	ldr	r0, [r7, #4]
 8008a9a:	f000 f814 	bl	8008ac6 <UART_WaitOnFlagUntilTimeout>
 8008a9e:	4603      	mov	r3, r0
 8008aa0:	2b00      	cmp	r3, #0
 8008aa2:	d001      	beq.n	8008aa8 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008aa4:	2303      	movs	r3, #3
 8008aa6:	e00a      	b.n	8008abe <UART_CheckIdleState+0x82>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	2220      	movs	r2, #32
 8008aac:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	2220      	movs	r2, #32
 8008ab2:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	2200      	movs	r2, #0
 8008ab8:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8008abc:	2300      	movs	r3, #0
}
 8008abe:	4618      	mov	r0, r3
 8008ac0:	3710      	adds	r7, #16
 8008ac2:	46bd      	mov	sp, r7
 8008ac4:	bd80      	pop	{r7, pc}

08008ac6 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008ac6:	b580      	push	{r7, lr}
 8008ac8:	b084      	sub	sp, #16
 8008aca:	af00      	add	r7, sp, #0
 8008acc:	60f8      	str	r0, [r7, #12]
 8008ace:	60b9      	str	r1, [r7, #8]
 8008ad0:	603b      	str	r3, [r7, #0]
 8008ad2:	4613      	mov	r3, r2
 8008ad4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008ad6:	e05d      	b.n	8008b94 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008ad8:	69bb      	ldr	r3, [r7, #24]
 8008ada:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ade:	d059      	beq.n	8008b94 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008ae0:	f7fb f890 	bl	8003c04 <HAL_GetTick>
 8008ae4:	4602      	mov	r2, r0
 8008ae6:	683b      	ldr	r3, [r7, #0]
 8008ae8:	1ad3      	subs	r3, r2, r3
 8008aea:	69ba      	ldr	r2, [r7, #24]
 8008aec:	429a      	cmp	r2, r3
 8008aee:	d302      	bcc.n	8008af6 <UART_WaitOnFlagUntilTimeout+0x30>
 8008af0:	69bb      	ldr	r3, [r7, #24]
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d11b      	bne.n	8008b2e <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008af6:	68fb      	ldr	r3, [r7, #12]
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	681a      	ldr	r2, [r3, #0]
 8008afc:	68fb      	ldr	r3, [r7, #12]
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8008b04:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	689a      	ldr	r2, [r3, #8]
 8008b0c:	68fb      	ldr	r3, [r7, #12]
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	f022 0201 	bic.w	r2, r2, #1
 8008b14:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	2220      	movs	r2, #32
 8008b1a:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8008b1c:	68fb      	ldr	r3, [r7, #12]
 8008b1e:	2220      	movs	r2, #32
 8008b20:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8008b22:	68fb      	ldr	r3, [r7, #12]
 8008b24:	2200      	movs	r2, #0
 8008b26:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8008b2a:	2303      	movs	r3, #3
 8008b2c:	e042      	b.n	8008bb4 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8008b2e:	68fb      	ldr	r3, [r7, #12]
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	f003 0304 	and.w	r3, r3, #4
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	d02b      	beq.n	8008b94 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	69db      	ldr	r3, [r3, #28]
 8008b42:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008b46:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008b4a:	d123      	bne.n	8008b94 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008b4c:	68fb      	ldr	r3, [r7, #12]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008b54:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008b56:	68fb      	ldr	r3, [r7, #12]
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	681a      	ldr	r2, [r3, #0]
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8008b64:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008b66:	68fb      	ldr	r3, [r7, #12]
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	689a      	ldr	r2, [r3, #8]
 8008b6c:	68fb      	ldr	r3, [r7, #12]
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	f022 0201 	bic.w	r2, r2, #1
 8008b74:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8008b76:	68fb      	ldr	r3, [r7, #12]
 8008b78:	2220      	movs	r2, #32
 8008b7a:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8008b7c:	68fb      	ldr	r3, [r7, #12]
 8008b7e:	2220      	movs	r2, #32
 8008b80:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008b82:	68fb      	ldr	r3, [r7, #12]
 8008b84:	2220      	movs	r2, #32
 8008b86:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008b88:	68fb      	ldr	r3, [r7, #12]
 8008b8a:	2200      	movs	r2, #0
 8008b8c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 8008b90:	2303      	movs	r3, #3
 8008b92:	e00f      	b.n	8008bb4 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	69da      	ldr	r2, [r3, #28]
 8008b9a:	68bb      	ldr	r3, [r7, #8]
 8008b9c:	4013      	ands	r3, r2
 8008b9e:	68ba      	ldr	r2, [r7, #8]
 8008ba0:	429a      	cmp	r2, r3
 8008ba2:	bf0c      	ite	eq
 8008ba4:	2301      	moveq	r3, #1
 8008ba6:	2300      	movne	r3, #0
 8008ba8:	b2db      	uxtb	r3, r3
 8008baa:	461a      	mov	r2, r3
 8008bac:	79fb      	ldrb	r3, [r7, #7]
 8008bae:	429a      	cmp	r2, r3
 8008bb0:	d092      	beq.n	8008ad8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008bb2:	2300      	movs	r3, #0
}
 8008bb4:	4618      	mov	r0, r3
 8008bb6:	3710      	adds	r7, #16
 8008bb8:	46bd      	mov	sp, r7
 8008bba:	bd80      	pop	{r7, pc}

08008bbc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008bbc:	b480      	push	{r7}
 8008bbe:	b083      	sub	sp, #12
 8008bc0:	af00      	add	r7, sp, #0
 8008bc2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	681a      	ldr	r2, [r3, #0]
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008bd2:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	689a      	ldr	r2, [r3, #8]
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	681b      	ldr	r3, [r3, #0]
 8008bde:	f022 0201 	bic.w	r2, r2, #1
 8008be2:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	2220      	movs	r2, #32
 8008be8:	679a      	str	r2, [r3, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	2200      	movs	r2, #0
 8008bee:	661a      	str	r2, [r3, #96]	; 0x60
}
 8008bf0:	bf00      	nop
 8008bf2:	370c      	adds	r7, #12
 8008bf4:	46bd      	mov	sp, r7
 8008bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bfa:	4770      	bx	lr

08008bfc <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008bfc:	b580      	push	{r7, lr}
 8008bfe:	b084      	sub	sp, #16
 8008c00:	af00      	add	r7, sp, #0
 8008c02:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c08:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	2200      	movs	r2, #0
 8008c0e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8008c12:	68fb      	ldr	r3, [r7, #12]
 8008c14:	2200      	movs	r2, #0
 8008c16:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008c1a:	68f8      	ldr	r0, [r7, #12]
 8008c1c:	f7ff fbae 	bl	800837c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008c20:	bf00      	nop
 8008c22:	3710      	adds	r7, #16
 8008c24:	46bd      	mov	sp, r7
 8008c26:	bd80      	pop	{r7, pc}

08008c28 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008c28:	b480      	push	{r7}
 8008c2a:	b083      	sub	sp, #12
 8008c2c:	af00      	add	r7, sp, #0
 8008c2e:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008c34:	2b21      	cmp	r3, #33	; 0x21
 8008c36:	d12a      	bne.n	8008c8e <UART_TxISR_8BIT+0x66>
  {
    if (huart->TxXferCount == 0U)
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8008c3e:	b29b      	uxth	r3, r3
 8008c40:	2b00      	cmp	r3, #0
 8008c42:	d110      	bne.n	8008c66 <UART_TxISR_8BIT+0x3e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	681a      	ldr	r2, [r3, #0]
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008c52:	601a      	str	r2, [r3, #0]

      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	681a      	ldr	r2, [r3, #0]
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008c62:	601a      	str	r2, [r3, #0]
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8008c64:	e013      	b.n	8008c8e <UART_TxISR_8BIT+0x66>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008c6a:	781a      	ldrb	r2, [r3, #0]
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008c76:	1c5a      	adds	r2, r3, #1
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8008c82:	b29b      	uxth	r3, r3
 8008c84:	3b01      	subs	r3, #1
 8008c86:	b29a      	uxth	r2, r3
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 8008c8e:	bf00      	nop
 8008c90:	370c      	adds	r7, #12
 8008c92:	46bd      	mov	sp, r7
 8008c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c98:	4770      	bx	lr

08008c9a <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 8008c9a:	b480      	push	{r7}
 8008c9c:	b085      	sub	sp, #20
 8008c9e:	af00      	add	r7, sp, #0
 8008ca0:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008ca6:	2b21      	cmp	r3, #33	; 0x21
 8008ca8:	d12f      	bne.n	8008d0a <UART_TxISR_16BIT+0x70>
  {
    if (huart->TxXferCount == 0U)
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8008cb0:	b29b      	uxth	r3, r3
 8008cb2:	2b00      	cmp	r3, #0
 8008cb4:	d110      	bne.n	8008cd8 <UART_TxISR_16BIT+0x3e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	681a      	ldr	r2, [r3, #0]
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008cc4:	601a      	str	r2, [r3, #0]

      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	681a      	ldr	r2, [r3, #0]
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008cd4:	601a      	str	r2, [r3, #0]
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8008cd6:	e018      	b.n	8008d0a <UART_TxISR_16BIT+0x70>
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008cdc:	60fb      	str	r3, [r7, #12]
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8008cde:	68fb      	ldr	r3, [r7, #12]
 8008ce0:	881b      	ldrh	r3, [r3, #0]
 8008ce2:	461a      	mov	r2, r3
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008cec:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008cf2:	1c9a      	adds	r2, r3, #2
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8008cfe:	b29b      	uxth	r3, r3
 8008d00:	3b01      	subs	r3, #1
 8008d02:	b29a      	uxth	r2, r3
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 8008d0a:	bf00      	nop
 8008d0c:	3714      	adds	r7, #20
 8008d0e:	46bd      	mov	sp, r7
 8008d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d14:	4770      	bx	lr

08008d16 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008d16:	b580      	push	{r7, lr}
 8008d18:	b082      	sub	sp, #8
 8008d1a:	af00      	add	r7, sp, #0
 8008d1c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	681a      	ldr	r2, [r3, #0]
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008d2c:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	2220      	movs	r2, #32
 8008d32:	675a      	str	r2, [r3, #116]	; 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	2200      	movs	r2, #0
 8008d38:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008d3a:	6878      	ldr	r0, [r7, #4]
 8008d3c:	f7ff fb14 	bl	8008368 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008d40:	bf00      	nop
 8008d42:	3708      	adds	r7, #8
 8008d44:	46bd      	mov	sp, r7
 8008d46:	bd80      	pop	{r7, pc}

08008d48 <UART_RxISR_8BIT>:
  * @brief RX interrrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008d48:	b580      	push	{r7, lr}
 8008d4a:	b084      	sub	sp, #16
 8008d4c:	af00      	add	r7, sp, #0
 8008d4e:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008d56:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008d5c:	2b22      	cmp	r3, #34	; 0x22
 8008d5e:	d13a      	bne.n	8008dd6 <UART_RxISR_8BIT+0x8e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d66:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008d68:	89bb      	ldrh	r3, [r7, #12]
 8008d6a:	b2d9      	uxtb	r1, r3
 8008d6c:	89fb      	ldrh	r3, [r7, #14]
 8008d6e:	b2da      	uxtb	r2, r3
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008d74:	400a      	ands	r2, r1
 8008d76:	b2d2      	uxtb	r2, r2
 8008d78:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008d7e:	1c5a      	adds	r2, r3, #1
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008d8a:	b29b      	uxth	r3, r3
 8008d8c:	3b01      	subs	r3, #1
 8008d8e:	b29a      	uxth	r2, r3
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008d9c:	b29b      	uxth	r3, r3
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	d121      	bne.n	8008de6 <UART_RxISR_8BIT+0x9e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	681a      	ldr	r2, [r3, #0]
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008db0:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	689a      	ldr	r2, [r3, #8]
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	f022 0201 	bic.w	r2, r2, #1
 8008dc0:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	2220      	movs	r2, #32
 8008dc6:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	2200      	movs	r2, #0
 8008dcc:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8008dce:	6878      	ldr	r0, [r7, #4]
 8008dd0:	f7f9 f954 	bl	800207c <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008dd4:	e007      	b.n	8008de6 <UART_RxISR_8BIT+0x9e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	699a      	ldr	r2, [r3, #24]
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	f042 0208 	orr.w	r2, r2, #8
 8008de4:	619a      	str	r2, [r3, #24]
}
 8008de6:	bf00      	nop
 8008de8:	3710      	adds	r7, #16
 8008dea:	46bd      	mov	sp, r7
 8008dec:	bd80      	pop	{r7, pc}

08008dee <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8008dee:	b580      	push	{r7, lr}
 8008df0:	b084      	sub	sp, #16
 8008df2:	af00      	add	r7, sp, #0
 8008df4:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008dfc:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008e02:	2b22      	cmp	r3, #34	; 0x22
 8008e04:	d13a      	bne.n	8008e7c <UART_RxISR_16BIT+0x8e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e0c:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008e12:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 8008e14:	89ba      	ldrh	r2, [r7, #12]
 8008e16:	89fb      	ldrh	r3, [r7, #14]
 8008e18:	4013      	ands	r3, r2
 8008e1a:	b29a      	uxth	r2, r3
 8008e1c:	68bb      	ldr	r3, [r7, #8]
 8008e1e:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008e24:	1c9a      	adds	r2, r3, #2
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008e30:	b29b      	uxth	r3, r3
 8008e32:	3b01      	subs	r3, #1
 8008e34:	b29a      	uxth	r2, r3
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008e42:	b29b      	uxth	r3, r3
 8008e44:	2b00      	cmp	r3, #0
 8008e46:	d121      	bne.n	8008e8c <UART_RxISR_16BIT+0x9e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	681a      	ldr	r2, [r3, #0]
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008e56:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	681b      	ldr	r3, [r3, #0]
 8008e5c:	689a      	ldr	r2, [r3, #8]
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	f022 0201 	bic.w	r2, r2, #1
 8008e66:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	2220      	movs	r2, #32
 8008e6c:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	2200      	movs	r2, #0
 8008e72:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8008e74:	6878      	ldr	r0, [r7, #4]
 8008e76:	f7f9 f901 	bl	800207c <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008e7a:	e007      	b.n	8008e8c <UART_RxISR_16BIT+0x9e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	699a      	ldr	r2, [r3, #24]
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	f042 0208 	orr.w	r2, r2, #8
 8008e8a:	619a      	str	r2, [r3, #24]
}
 8008e8c:	bf00      	nop
 8008e8e:	3710      	adds	r7, #16
 8008e90:	46bd      	mov	sp, r7
 8008e92:	bd80      	pop	{r7, pc}

08008e94 <MX_LWIP_Init>:
/* USER CODE END 2 */

/**
 * LwIP initialization function
 */
void MX_LWIP_Init(void) {
 8008e94:	b580      	push	{r7, lr}
 8008e96:	b084      	sub	sp, #16
 8008e98:	af04      	add	r7, sp, #16
	/* IP addresses initialization */
	IP_ADDRESS[0] = 192;
 8008e9a:	4b8c      	ldr	r3, [pc, #560]	; (80090cc <MX_LWIP_Init+0x238>)
 8008e9c:	22c0      	movs	r2, #192	; 0xc0
 8008e9e:	701a      	strb	r2, [r3, #0]
	IP_ADDRESS[1] = 168;
 8008ea0:	4b8a      	ldr	r3, [pc, #552]	; (80090cc <MX_LWIP_Init+0x238>)
 8008ea2:	22a8      	movs	r2, #168	; 0xa8
 8008ea4:	705a      	strb	r2, [r3, #1]
	IP_ADDRESS[2] = 1;
 8008ea6:	4b89      	ldr	r3, [pc, #548]	; (80090cc <MX_LWIP_Init+0x238>)
 8008ea8:	2201      	movs	r2, #1
 8008eaa:	709a      	strb	r2, [r3, #2]
	IP_ADDRESS[3] = 106;
 8008eac:	4b87      	ldr	r3, [pc, #540]	; (80090cc <MX_LWIP_Init+0x238>)
 8008eae:	226a      	movs	r2, #106	; 0x6a
 8008eb0:	70da      	strb	r2, [r3, #3]
	NETMASK_ADDRESS[0] = 255;
 8008eb2:	4b87      	ldr	r3, [pc, #540]	; (80090d0 <MX_LWIP_Init+0x23c>)
 8008eb4:	22ff      	movs	r2, #255	; 0xff
 8008eb6:	701a      	strb	r2, [r3, #0]
	NETMASK_ADDRESS[1] = 255;
 8008eb8:	4b85      	ldr	r3, [pc, #532]	; (80090d0 <MX_LWIP_Init+0x23c>)
 8008eba:	22ff      	movs	r2, #255	; 0xff
 8008ebc:	705a      	strb	r2, [r3, #1]
	NETMASK_ADDRESS[2] = 255;
 8008ebe:	4b84      	ldr	r3, [pc, #528]	; (80090d0 <MX_LWIP_Init+0x23c>)
 8008ec0:	22ff      	movs	r2, #255	; 0xff
 8008ec2:	709a      	strb	r2, [r3, #2]
	NETMASK_ADDRESS[3] = 0;
 8008ec4:	4b82      	ldr	r3, [pc, #520]	; (80090d0 <MX_LWIP_Init+0x23c>)
 8008ec6:	2200      	movs	r2, #0
 8008ec8:	70da      	strb	r2, [r3, #3]
	GATEWAY_ADDRESS[0] = 192;
 8008eca:	4b82      	ldr	r3, [pc, #520]	; (80090d4 <MX_LWIP_Init+0x240>)
 8008ecc:	22c0      	movs	r2, #192	; 0xc0
 8008ece:	701a      	strb	r2, [r3, #0]
	GATEWAY_ADDRESS[1] = 168;
 8008ed0:	4b80      	ldr	r3, [pc, #512]	; (80090d4 <MX_LWIP_Init+0x240>)
 8008ed2:	22a8      	movs	r2, #168	; 0xa8
 8008ed4:	705a      	strb	r2, [r3, #1]
	GATEWAY_ADDRESS[2] = 1;
 8008ed6:	4b7f      	ldr	r3, [pc, #508]	; (80090d4 <MX_LWIP_Init+0x240>)
 8008ed8:	2201      	movs	r2, #1
 8008eda:	709a      	strb	r2, [r3, #2]
	GATEWAY_ADDRESS[3] = 1;
 8008edc:	4b7d      	ldr	r3, [pc, #500]	; (80090d4 <MX_LWIP_Init+0x240>)
 8008ede:	2201      	movs	r2, #1
 8008ee0:	70da      	strb	r2, [r3, #3]

	/* Initilialize the LwIP stack with RTOS */
	tcpip_init( NULL, NULL);
 8008ee2:	2100      	movs	r1, #0
 8008ee4:	2000      	movs	r0, #0
 8008ee6:	f005 fd47 	bl	800e978 <tcpip_init>

	/* IP addresses initialization without DHCP (IPv4) */
	IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2],
 8008eea:	4b78      	ldr	r3, [pc, #480]	; (80090cc <MX_LWIP_Init+0x238>)
 8008eec:	781b      	ldrb	r3, [r3, #0]
 8008eee:	061a      	lsls	r2, r3, #24
 8008ef0:	4b76      	ldr	r3, [pc, #472]	; (80090cc <MX_LWIP_Init+0x238>)
 8008ef2:	785b      	ldrb	r3, [r3, #1]
 8008ef4:	041b      	lsls	r3, r3, #16
 8008ef6:	431a      	orrs	r2, r3
 8008ef8:	4b74      	ldr	r3, [pc, #464]	; (80090cc <MX_LWIP_Init+0x238>)
 8008efa:	789b      	ldrb	r3, [r3, #2]
 8008efc:	021b      	lsls	r3, r3, #8
 8008efe:	4313      	orrs	r3, r2
 8008f00:	4a72      	ldr	r2, [pc, #456]	; (80090cc <MX_LWIP_Init+0x238>)
 8008f02:	78d2      	ldrb	r2, [r2, #3]
 8008f04:	4313      	orrs	r3, r2
 8008f06:	061a      	lsls	r2, r3, #24
 8008f08:	4b70      	ldr	r3, [pc, #448]	; (80090cc <MX_LWIP_Init+0x238>)
 8008f0a:	781b      	ldrb	r3, [r3, #0]
 8008f0c:	0619      	lsls	r1, r3, #24
 8008f0e:	4b6f      	ldr	r3, [pc, #444]	; (80090cc <MX_LWIP_Init+0x238>)
 8008f10:	785b      	ldrb	r3, [r3, #1]
 8008f12:	041b      	lsls	r3, r3, #16
 8008f14:	4319      	orrs	r1, r3
 8008f16:	4b6d      	ldr	r3, [pc, #436]	; (80090cc <MX_LWIP_Init+0x238>)
 8008f18:	789b      	ldrb	r3, [r3, #2]
 8008f1a:	021b      	lsls	r3, r3, #8
 8008f1c:	430b      	orrs	r3, r1
 8008f1e:	496b      	ldr	r1, [pc, #428]	; (80090cc <MX_LWIP_Init+0x238>)
 8008f20:	78c9      	ldrb	r1, [r1, #3]
 8008f22:	430b      	orrs	r3, r1
 8008f24:	021b      	lsls	r3, r3, #8
 8008f26:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8008f2a:	431a      	orrs	r2, r3
 8008f2c:	4b67      	ldr	r3, [pc, #412]	; (80090cc <MX_LWIP_Init+0x238>)
 8008f2e:	781b      	ldrb	r3, [r3, #0]
 8008f30:	0619      	lsls	r1, r3, #24
 8008f32:	4b66      	ldr	r3, [pc, #408]	; (80090cc <MX_LWIP_Init+0x238>)
 8008f34:	785b      	ldrb	r3, [r3, #1]
 8008f36:	041b      	lsls	r3, r3, #16
 8008f38:	4319      	orrs	r1, r3
 8008f3a:	4b64      	ldr	r3, [pc, #400]	; (80090cc <MX_LWIP_Init+0x238>)
 8008f3c:	789b      	ldrb	r3, [r3, #2]
 8008f3e:	021b      	lsls	r3, r3, #8
 8008f40:	430b      	orrs	r3, r1
 8008f42:	4962      	ldr	r1, [pc, #392]	; (80090cc <MX_LWIP_Init+0x238>)
 8008f44:	78c9      	ldrb	r1, [r1, #3]
 8008f46:	430b      	orrs	r3, r1
 8008f48:	0a1b      	lsrs	r3, r3, #8
 8008f4a:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8008f4e:	431a      	orrs	r2, r3
 8008f50:	4b5e      	ldr	r3, [pc, #376]	; (80090cc <MX_LWIP_Init+0x238>)
 8008f52:	781b      	ldrb	r3, [r3, #0]
 8008f54:	0619      	lsls	r1, r3, #24
 8008f56:	4b5d      	ldr	r3, [pc, #372]	; (80090cc <MX_LWIP_Init+0x238>)
 8008f58:	785b      	ldrb	r3, [r3, #1]
 8008f5a:	041b      	lsls	r3, r3, #16
 8008f5c:	4319      	orrs	r1, r3
 8008f5e:	4b5b      	ldr	r3, [pc, #364]	; (80090cc <MX_LWIP_Init+0x238>)
 8008f60:	789b      	ldrb	r3, [r3, #2]
 8008f62:	021b      	lsls	r3, r3, #8
 8008f64:	430b      	orrs	r3, r1
 8008f66:	4959      	ldr	r1, [pc, #356]	; (80090cc <MX_LWIP_Init+0x238>)
 8008f68:	78c9      	ldrb	r1, [r1, #3]
 8008f6a:	430b      	orrs	r3, r1
 8008f6c:	0e1b      	lsrs	r3, r3, #24
 8008f6e:	4313      	orrs	r3, r2
 8008f70:	4a59      	ldr	r2, [pc, #356]	; (80090d8 <MX_LWIP_Init+0x244>)
 8008f72:	6013      	str	r3, [r2, #0]
			IP_ADDRESS[3]);
	IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1],
 8008f74:	4b56      	ldr	r3, [pc, #344]	; (80090d0 <MX_LWIP_Init+0x23c>)
 8008f76:	781b      	ldrb	r3, [r3, #0]
 8008f78:	061a      	lsls	r2, r3, #24
 8008f7a:	4b55      	ldr	r3, [pc, #340]	; (80090d0 <MX_LWIP_Init+0x23c>)
 8008f7c:	785b      	ldrb	r3, [r3, #1]
 8008f7e:	041b      	lsls	r3, r3, #16
 8008f80:	431a      	orrs	r2, r3
 8008f82:	4b53      	ldr	r3, [pc, #332]	; (80090d0 <MX_LWIP_Init+0x23c>)
 8008f84:	789b      	ldrb	r3, [r3, #2]
 8008f86:	021b      	lsls	r3, r3, #8
 8008f88:	4313      	orrs	r3, r2
 8008f8a:	4a51      	ldr	r2, [pc, #324]	; (80090d0 <MX_LWIP_Init+0x23c>)
 8008f8c:	78d2      	ldrb	r2, [r2, #3]
 8008f8e:	4313      	orrs	r3, r2
 8008f90:	061a      	lsls	r2, r3, #24
 8008f92:	4b4f      	ldr	r3, [pc, #316]	; (80090d0 <MX_LWIP_Init+0x23c>)
 8008f94:	781b      	ldrb	r3, [r3, #0]
 8008f96:	0619      	lsls	r1, r3, #24
 8008f98:	4b4d      	ldr	r3, [pc, #308]	; (80090d0 <MX_LWIP_Init+0x23c>)
 8008f9a:	785b      	ldrb	r3, [r3, #1]
 8008f9c:	041b      	lsls	r3, r3, #16
 8008f9e:	4319      	orrs	r1, r3
 8008fa0:	4b4b      	ldr	r3, [pc, #300]	; (80090d0 <MX_LWIP_Init+0x23c>)
 8008fa2:	789b      	ldrb	r3, [r3, #2]
 8008fa4:	021b      	lsls	r3, r3, #8
 8008fa6:	430b      	orrs	r3, r1
 8008fa8:	4949      	ldr	r1, [pc, #292]	; (80090d0 <MX_LWIP_Init+0x23c>)
 8008faa:	78c9      	ldrb	r1, [r1, #3]
 8008fac:	430b      	orrs	r3, r1
 8008fae:	021b      	lsls	r3, r3, #8
 8008fb0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8008fb4:	431a      	orrs	r2, r3
 8008fb6:	4b46      	ldr	r3, [pc, #280]	; (80090d0 <MX_LWIP_Init+0x23c>)
 8008fb8:	781b      	ldrb	r3, [r3, #0]
 8008fba:	0619      	lsls	r1, r3, #24
 8008fbc:	4b44      	ldr	r3, [pc, #272]	; (80090d0 <MX_LWIP_Init+0x23c>)
 8008fbe:	785b      	ldrb	r3, [r3, #1]
 8008fc0:	041b      	lsls	r3, r3, #16
 8008fc2:	4319      	orrs	r1, r3
 8008fc4:	4b42      	ldr	r3, [pc, #264]	; (80090d0 <MX_LWIP_Init+0x23c>)
 8008fc6:	789b      	ldrb	r3, [r3, #2]
 8008fc8:	021b      	lsls	r3, r3, #8
 8008fca:	430b      	orrs	r3, r1
 8008fcc:	4940      	ldr	r1, [pc, #256]	; (80090d0 <MX_LWIP_Init+0x23c>)
 8008fce:	78c9      	ldrb	r1, [r1, #3]
 8008fd0:	430b      	orrs	r3, r1
 8008fd2:	0a1b      	lsrs	r3, r3, #8
 8008fd4:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8008fd8:	431a      	orrs	r2, r3
 8008fda:	4b3d      	ldr	r3, [pc, #244]	; (80090d0 <MX_LWIP_Init+0x23c>)
 8008fdc:	781b      	ldrb	r3, [r3, #0]
 8008fde:	0619      	lsls	r1, r3, #24
 8008fe0:	4b3b      	ldr	r3, [pc, #236]	; (80090d0 <MX_LWIP_Init+0x23c>)
 8008fe2:	785b      	ldrb	r3, [r3, #1]
 8008fe4:	041b      	lsls	r3, r3, #16
 8008fe6:	4319      	orrs	r1, r3
 8008fe8:	4b39      	ldr	r3, [pc, #228]	; (80090d0 <MX_LWIP_Init+0x23c>)
 8008fea:	789b      	ldrb	r3, [r3, #2]
 8008fec:	021b      	lsls	r3, r3, #8
 8008fee:	430b      	orrs	r3, r1
 8008ff0:	4937      	ldr	r1, [pc, #220]	; (80090d0 <MX_LWIP_Init+0x23c>)
 8008ff2:	78c9      	ldrb	r1, [r1, #3]
 8008ff4:	430b      	orrs	r3, r1
 8008ff6:	0e1b      	lsrs	r3, r3, #24
 8008ff8:	4313      	orrs	r3, r2
 8008ffa:	4a38      	ldr	r2, [pc, #224]	; (80090dc <MX_LWIP_Init+0x248>)
 8008ffc:	6013      	str	r3, [r2, #0]
			NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
	IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2],
 8008ffe:	4b35      	ldr	r3, [pc, #212]	; (80090d4 <MX_LWIP_Init+0x240>)
 8009000:	781b      	ldrb	r3, [r3, #0]
 8009002:	061a      	lsls	r2, r3, #24
 8009004:	4b33      	ldr	r3, [pc, #204]	; (80090d4 <MX_LWIP_Init+0x240>)
 8009006:	785b      	ldrb	r3, [r3, #1]
 8009008:	041b      	lsls	r3, r3, #16
 800900a:	431a      	orrs	r2, r3
 800900c:	4b31      	ldr	r3, [pc, #196]	; (80090d4 <MX_LWIP_Init+0x240>)
 800900e:	789b      	ldrb	r3, [r3, #2]
 8009010:	021b      	lsls	r3, r3, #8
 8009012:	4313      	orrs	r3, r2
 8009014:	4a2f      	ldr	r2, [pc, #188]	; (80090d4 <MX_LWIP_Init+0x240>)
 8009016:	78d2      	ldrb	r2, [r2, #3]
 8009018:	4313      	orrs	r3, r2
 800901a:	061a      	lsls	r2, r3, #24
 800901c:	4b2d      	ldr	r3, [pc, #180]	; (80090d4 <MX_LWIP_Init+0x240>)
 800901e:	781b      	ldrb	r3, [r3, #0]
 8009020:	0619      	lsls	r1, r3, #24
 8009022:	4b2c      	ldr	r3, [pc, #176]	; (80090d4 <MX_LWIP_Init+0x240>)
 8009024:	785b      	ldrb	r3, [r3, #1]
 8009026:	041b      	lsls	r3, r3, #16
 8009028:	4319      	orrs	r1, r3
 800902a:	4b2a      	ldr	r3, [pc, #168]	; (80090d4 <MX_LWIP_Init+0x240>)
 800902c:	789b      	ldrb	r3, [r3, #2]
 800902e:	021b      	lsls	r3, r3, #8
 8009030:	430b      	orrs	r3, r1
 8009032:	4928      	ldr	r1, [pc, #160]	; (80090d4 <MX_LWIP_Init+0x240>)
 8009034:	78c9      	ldrb	r1, [r1, #3]
 8009036:	430b      	orrs	r3, r1
 8009038:	021b      	lsls	r3, r3, #8
 800903a:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800903e:	431a      	orrs	r2, r3
 8009040:	4b24      	ldr	r3, [pc, #144]	; (80090d4 <MX_LWIP_Init+0x240>)
 8009042:	781b      	ldrb	r3, [r3, #0]
 8009044:	0619      	lsls	r1, r3, #24
 8009046:	4b23      	ldr	r3, [pc, #140]	; (80090d4 <MX_LWIP_Init+0x240>)
 8009048:	785b      	ldrb	r3, [r3, #1]
 800904a:	041b      	lsls	r3, r3, #16
 800904c:	4319      	orrs	r1, r3
 800904e:	4b21      	ldr	r3, [pc, #132]	; (80090d4 <MX_LWIP_Init+0x240>)
 8009050:	789b      	ldrb	r3, [r3, #2]
 8009052:	021b      	lsls	r3, r3, #8
 8009054:	430b      	orrs	r3, r1
 8009056:	491f      	ldr	r1, [pc, #124]	; (80090d4 <MX_LWIP_Init+0x240>)
 8009058:	78c9      	ldrb	r1, [r1, #3]
 800905a:	430b      	orrs	r3, r1
 800905c:	0a1b      	lsrs	r3, r3, #8
 800905e:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8009062:	431a      	orrs	r2, r3
 8009064:	4b1b      	ldr	r3, [pc, #108]	; (80090d4 <MX_LWIP_Init+0x240>)
 8009066:	781b      	ldrb	r3, [r3, #0]
 8009068:	0619      	lsls	r1, r3, #24
 800906a:	4b1a      	ldr	r3, [pc, #104]	; (80090d4 <MX_LWIP_Init+0x240>)
 800906c:	785b      	ldrb	r3, [r3, #1]
 800906e:	041b      	lsls	r3, r3, #16
 8009070:	4319      	orrs	r1, r3
 8009072:	4b18      	ldr	r3, [pc, #96]	; (80090d4 <MX_LWIP_Init+0x240>)
 8009074:	789b      	ldrb	r3, [r3, #2]
 8009076:	021b      	lsls	r3, r3, #8
 8009078:	430b      	orrs	r3, r1
 800907a:	4916      	ldr	r1, [pc, #88]	; (80090d4 <MX_LWIP_Init+0x240>)
 800907c:	78c9      	ldrb	r1, [r1, #3]
 800907e:	430b      	orrs	r3, r1
 8009080:	0e1b      	lsrs	r3, r3, #24
 8009082:	4313      	orrs	r3, r2
 8009084:	4a16      	ldr	r2, [pc, #88]	; (80090e0 <MX_LWIP_Init+0x24c>)
 8009086:	6013      	str	r3, [r2, #0]
			GATEWAY_ADDRESS[3]);

	/* add the network interface (IPv4/IPv6) with RTOS */
	netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init,
 8009088:	4b16      	ldr	r3, [pc, #88]	; (80090e4 <MX_LWIP_Init+0x250>)
 800908a:	9302      	str	r3, [sp, #8]
 800908c:	4b16      	ldr	r3, [pc, #88]	; (80090e8 <MX_LWIP_Init+0x254>)
 800908e:	9301      	str	r3, [sp, #4]
 8009090:	2300      	movs	r3, #0
 8009092:	9300      	str	r3, [sp, #0]
 8009094:	4b12      	ldr	r3, [pc, #72]	; (80090e0 <MX_LWIP_Init+0x24c>)
 8009096:	4a11      	ldr	r2, [pc, #68]	; (80090dc <MX_LWIP_Init+0x248>)
 8009098:	490f      	ldr	r1, [pc, #60]	; (80090d8 <MX_LWIP_Init+0x244>)
 800909a:	4814      	ldr	r0, [pc, #80]	; (80090ec <MX_LWIP_Init+0x258>)
 800909c:	f006 f9f0 	bl	800f480 <netif_add>
			&tcpip_input);

	/* Registers the default network interface */
	netif_set_default(&gnetif);
 80090a0:	4812      	ldr	r0, [pc, #72]	; (80090ec <MX_LWIP_Init+0x258>)
 80090a2:	f006 fb9d 	bl	800f7e0 <netif_set_default>

	if (netif_is_link_up(&gnetif)) {
 80090a6:	4b11      	ldr	r3, [pc, #68]	; (80090ec <MX_LWIP_Init+0x258>)
 80090a8:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 80090ac:	089b      	lsrs	r3, r3, #2
 80090ae:	f003 0301 	and.w	r3, r3, #1
 80090b2:	b2db      	uxtb	r3, r3
 80090b4:	2b00      	cmp	r3, #0
 80090b6:	d003      	beq.n	80090c0 <MX_LWIP_Init+0x22c>
		/* When the netif is fully configured this function must be called */
		netif_set_up(&gnetif);
 80090b8:	480c      	ldr	r0, [pc, #48]	; (80090ec <MX_LWIP_Init+0x258>)
 80090ba:	f006 fba1 	bl	800f800 <netif_set_up>
	}

	/* USER CODE BEGIN 3 */

	/* USER CODE END 3 */
}
 80090be:	e002      	b.n	80090c6 <MX_LWIP_Init+0x232>
		netif_set_down(&gnetif);
 80090c0:	480a      	ldr	r0, [pc, #40]	; (80090ec <MX_LWIP_Init+0x258>)
 80090c2:	f006 fc09 	bl	800f8d8 <netif_set_down>
}
 80090c6:	bf00      	nop
 80090c8:	46bd      	mov	sp, r7
 80090ca:	bd80      	pop	{r7, pc}
 80090cc:	20001448 	.word	0x20001448
 80090d0:	20001444 	.word	0x20001444
 80090d4:	2000140c 	.word	0x2000140c
 80090d8:	20001440 	.word	0x20001440
 80090dc:	2000144c 	.word	0x2000144c
 80090e0:	20001450 	.word	0x20001450
 80090e4:	0800e889 	.word	0x0800e889
 80090e8:	08009735 	.word	0x08009735
 80090ec:	20001410 	.word	0x20001410

080090f0 <HAL_ETH_MspInit>:
/* USER CODE END 3 */

/* Private functions ---------------------------------------------------------*/

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 80090f0:	b580      	push	{r7, lr}
 80090f2:	b08e      	sub	sp, #56	; 0x38
 80090f4:	af00      	add	r7, sp, #0
 80090f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80090f8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80090fc:	2200      	movs	r2, #0
 80090fe:	601a      	str	r2, [r3, #0]
 8009100:	605a      	str	r2, [r3, #4]
 8009102:	609a      	str	r2, [r3, #8]
 8009104:	60da      	str	r2, [r3, #12]
 8009106:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	4a52      	ldr	r2, [pc, #328]	; (8009258 <HAL_ETH_MspInit+0x168>)
 800910e:	4293      	cmp	r3, r2
 8009110:	f040 809e 	bne.w	8009250 <HAL_ETH_MspInit+0x160>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH_CLK_ENABLE();
 8009114:	4b51      	ldr	r3, [pc, #324]	; (800925c <HAL_ETH_MspInit+0x16c>)
 8009116:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009118:	4a50      	ldr	r2, [pc, #320]	; (800925c <HAL_ETH_MspInit+0x16c>)
 800911a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800911e:	6313      	str	r3, [r2, #48]	; 0x30
 8009120:	4b4e      	ldr	r3, [pc, #312]	; (800925c <HAL_ETH_MspInit+0x16c>)
 8009122:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009124:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009128:	623b      	str	r3, [r7, #32]
 800912a:	6a3b      	ldr	r3, [r7, #32]
 800912c:	4b4b      	ldr	r3, [pc, #300]	; (800925c <HAL_ETH_MspInit+0x16c>)
 800912e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009130:	4a4a      	ldr	r2, [pc, #296]	; (800925c <HAL_ETH_MspInit+0x16c>)
 8009132:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8009136:	6313      	str	r3, [r2, #48]	; 0x30
 8009138:	4b48      	ldr	r3, [pc, #288]	; (800925c <HAL_ETH_MspInit+0x16c>)
 800913a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800913c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8009140:	61fb      	str	r3, [r7, #28]
 8009142:	69fb      	ldr	r3, [r7, #28]
 8009144:	4b45      	ldr	r3, [pc, #276]	; (800925c <HAL_ETH_MspInit+0x16c>)
 8009146:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009148:	4a44      	ldr	r2, [pc, #272]	; (800925c <HAL_ETH_MspInit+0x16c>)
 800914a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800914e:	6313      	str	r3, [r2, #48]	; 0x30
 8009150:	4b42      	ldr	r3, [pc, #264]	; (800925c <HAL_ETH_MspInit+0x16c>)
 8009152:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009154:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009158:	61bb      	str	r3, [r7, #24]
 800915a:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800915c:	4b3f      	ldr	r3, [pc, #252]	; (800925c <HAL_ETH_MspInit+0x16c>)
 800915e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009160:	4a3e      	ldr	r2, [pc, #248]	; (800925c <HAL_ETH_MspInit+0x16c>)
 8009162:	f043 0304 	orr.w	r3, r3, #4
 8009166:	6313      	str	r3, [r2, #48]	; 0x30
 8009168:	4b3c      	ldr	r3, [pc, #240]	; (800925c <HAL_ETH_MspInit+0x16c>)
 800916a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800916c:	f003 0304 	and.w	r3, r3, #4
 8009170:	617b      	str	r3, [r7, #20]
 8009172:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009174:	4b39      	ldr	r3, [pc, #228]	; (800925c <HAL_ETH_MspInit+0x16c>)
 8009176:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009178:	4a38      	ldr	r2, [pc, #224]	; (800925c <HAL_ETH_MspInit+0x16c>)
 800917a:	f043 0301 	orr.w	r3, r3, #1
 800917e:	6313      	str	r3, [r2, #48]	; 0x30
 8009180:	4b36      	ldr	r3, [pc, #216]	; (800925c <HAL_ETH_MspInit+0x16c>)
 8009182:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009184:	f003 0301 	and.w	r3, r3, #1
 8009188:	613b      	str	r3, [r7, #16]
 800918a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800918c:	4b33      	ldr	r3, [pc, #204]	; (800925c <HAL_ETH_MspInit+0x16c>)
 800918e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009190:	4a32      	ldr	r2, [pc, #200]	; (800925c <HAL_ETH_MspInit+0x16c>)
 8009192:	f043 0302 	orr.w	r3, r3, #2
 8009196:	6313      	str	r3, [r2, #48]	; 0x30
 8009198:	4b30      	ldr	r3, [pc, #192]	; (800925c <HAL_ETH_MspInit+0x16c>)
 800919a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800919c:	f003 0302 	and.w	r3, r3, #2
 80091a0:	60fb      	str	r3, [r7, #12]
 80091a2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80091a4:	4b2d      	ldr	r3, [pc, #180]	; (800925c <HAL_ETH_MspInit+0x16c>)
 80091a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80091a8:	4a2c      	ldr	r2, [pc, #176]	; (800925c <HAL_ETH_MspInit+0x16c>)
 80091aa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80091ae:	6313      	str	r3, [r2, #48]	; 0x30
 80091b0:	4b2a      	ldr	r3, [pc, #168]	; (800925c <HAL_ETH_MspInit+0x16c>)
 80091b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80091b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80091b8:	60bb      	str	r3, [r7, #8]
 80091ba:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 80091bc:	2332      	movs	r3, #50	; 0x32
 80091be:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80091c0:	2302      	movs	r3, #2
 80091c2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80091c4:	2300      	movs	r3, #0
 80091c6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80091c8:	2303      	movs	r3, #3
 80091ca:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80091cc:	230b      	movs	r3, #11
 80091ce:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80091d0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80091d4:	4619      	mov	r1, r3
 80091d6:	4822      	ldr	r0, [pc, #136]	; (8009260 <HAL_ETH_MspInit+0x170>)
 80091d8:	f7fc fa12 	bl	8005600 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 80091dc:	2386      	movs	r3, #134	; 0x86
 80091de:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80091e0:	2302      	movs	r3, #2
 80091e2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80091e4:	2300      	movs	r3, #0
 80091e6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80091e8:	2303      	movs	r3, #3
 80091ea:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80091ec:	230b      	movs	r3, #11
 80091ee:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80091f0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80091f4:	4619      	mov	r1, r3
 80091f6:	481b      	ldr	r0, [pc, #108]	; (8009264 <HAL_ETH_MspInit+0x174>)
 80091f8:	f7fc fa02 	bl	8005600 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 80091fc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8009200:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009202:	2302      	movs	r3, #2
 8009204:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009206:	2300      	movs	r3, #0
 8009208:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800920a:	2303      	movs	r3, #3
 800920c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800920e:	230b      	movs	r3, #11
 8009210:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8009212:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009216:	4619      	mov	r1, r3
 8009218:	4813      	ldr	r0, [pc, #76]	; (8009268 <HAL_ETH_MspInit+0x178>)
 800921a:	f7fc f9f1 	bl	8005600 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 800921e:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8009222:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009224:	2302      	movs	r3, #2
 8009226:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009228:	2300      	movs	r3, #0
 800922a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800922c:	2303      	movs	r3, #3
 800922e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8009230:	230b      	movs	r3, #11
 8009232:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8009234:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009238:	4619      	mov	r1, r3
 800923a:	480c      	ldr	r0, [pc, #48]	; (800926c <HAL_ETH_MspInit+0x17c>)
 800923c:	f7fc f9e0 	bl	8005600 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ETH_IRQn, 5, 0);
 8009240:	2200      	movs	r2, #0
 8009242:	2105      	movs	r1, #5
 8009244:	203d      	movs	r0, #61	; 0x3d
 8009246:	f7fb f99d 	bl	8004584 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 800924a:	203d      	movs	r0, #61	; 0x3d
 800924c:	f7fb f9b6 	bl	80045bc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 8009250:	bf00      	nop
 8009252:	3738      	adds	r7, #56	; 0x38
 8009254:	46bd      	mov	sp, r7
 8009256:	bd80      	pop	{r7, pc}
 8009258:	40028000 	.word	0x40028000
 800925c:	40023800 	.word	0x40023800
 8009260:	40020800 	.word	0x40020800
 8009264:	40020000 	.word	0x40020000
 8009268:	40020400 	.word	0x40020400
 800926c:	40021800 	.word	0x40021800

08009270 <HAL_ETH_RxCpltCallback>:
  * @brief  Ethernet Rx Transfer completed callback
  * @param  heth: ETH handle
  * @retval None
  */
void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *heth)
{
 8009270:	b580      	push	{r7, lr}
 8009272:	b082      	sub	sp, #8
 8009274:	af00      	add	r7, sp, #0
 8009276:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(s_xSemaphore);
 8009278:	4b04      	ldr	r3, [pc, #16]	; (800928c <HAL_ETH_RxCpltCallback+0x1c>)
 800927a:	681b      	ldr	r3, [r3, #0]
 800927c:	4618      	mov	r0, r3
 800927e:	f000 fc59 	bl	8009b34 <osSemaphoreRelease>
}
 8009282:	bf00      	nop
 8009284:	3708      	adds	r7, #8
 8009286:	46bd      	mov	sp, r7
 8009288:	bd80      	pop	{r7, pc}
 800928a:	bf00      	nop
 800928c:	20000700 	.word	0x20000700

08009290 <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{ 
 8009290:	b5b0      	push	{r4, r5, r7, lr}
 8009292:	b090      	sub	sp, #64	; 0x40
 8009294:	af00      	add	r7, sp, #0
 8009296:	6078      	str	r0, [r7, #4]
  uint32_t regvalue = 0;
 8009298:	2300      	movs	r3, #0
 800929a:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_StatusTypeDef hal_eth_init_status;
  
/* Init ETH */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 800929c:	4b5c      	ldr	r3, [pc, #368]	; (8009410 <low_level_init+0x180>)
 800929e:	4a5d      	ldr	r2, [pc, #372]	; (8009414 <low_level_init+0x184>)
 80092a0:	601a      	str	r2, [r3, #0]
  heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_ENABLE;
 80092a2:	4b5b      	ldr	r3, [pc, #364]	; (8009410 <low_level_init+0x180>)
 80092a4:	2201      	movs	r2, #1
 80092a6:	605a      	str	r2, [r3, #4]
  heth.Init.PhyAddress = LAN8742A_PHY_ADDRESS;
 80092a8:	4b59      	ldr	r3, [pc, #356]	; (8009410 <low_level_init+0x180>)
 80092aa:	2200      	movs	r2, #0
 80092ac:	821a      	strh	r2, [r3, #16]
  MACAddr[0] = 0x00;
 80092ae:	2300      	movs	r3, #0
 80092b0:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  MACAddr[1] = 0x80;
 80092b4:	2380      	movs	r3, #128	; 0x80
 80092b6:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
  MACAddr[2] = 0xE1;
 80092ba:	23e1      	movs	r3, #225	; 0xe1
 80092bc:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  MACAddr[3] = 0x00;
 80092c0:	2300      	movs	r3, #0
 80092c2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  MACAddr[4] = 0x00;
 80092c6:	2300      	movs	r3, #0
 80092c8:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
  MACAddr[5] = 0x00;
 80092cc:	2300      	movs	r3, #0
 80092ce:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
  heth.Init.MACAddr = &MACAddr[0];
 80092d2:	4a4f      	ldr	r2, [pc, #316]	; (8009410 <low_level_init+0x180>)
 80092d4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80092d8:	6153      	str	r3, [r2, #20]
  heth.Init.RxMode = ETH_RXINTERRUPT_MODE;
 80092da:	4b4d      	ldr	r3, [pc, #308]	; (8009410 <low_level_init+0x180>)
 80092dc:	2201      	movs	r2, #1
 80092de:	619a      	str	r2, [r3, #24]
  heth.Init.ChecksumMode = ETH_CHECKSUM_BY_HARDWARE;
 80092e0:	4b4b      	ldr	r3, [pc, #300]	; (8009410 <low_level_init+0x180>)
 80092e2:	2200      	movs	r2, #0
 80092e4:	61da      	str	r2, [r3, #28]
  heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 80092e6:	4b4a      	ldr	r3, [pc, #296]	; (8009410 <low_level_init+0x180>)
 80092e8:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80092ec:	621a      	str	r2, [r3, #32]

  /* USER CODE BEGIN MACADDRESS */
    
  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 80092ee:	4848      	ldr	r0, [pc, #288]	; (8009410 <low_level_init+0x180>)
 80092f0:	f7fb f994 	bl	800461c <HAL_ETH_Init>
 80092f4:	4603      	mov	r3, r0
 80092f6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

  if (hal_eth_init_status == HAL_OK)
 80092fa:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80092fe:	2b00      	cmp	r3, #0
 8009300:	d108      	bne.n	8009314 <low_level_init+0x84>
  {
    /* Set netif link flag */  
    netif->flags |= NETIF_FLAG_LINK_UP;
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8009308:	f043 0304 	orr.w	r3, r3, #4
 800930c:	b2da      	uxtb	r2, r3
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  }
  /* Initialize Tx Descriptors list: Chain Mode */
  HAL_ETH_DMATxDescListInit(&heth, DMATxDscrTab, &Tx_Buff[0][0], ETH_TXBUFNB);
 8009314:	2304      	movs	r3, #4
 8009316:	4a40      	ldr	r2, [pc, #256]	; (8009418 <low_level_init+0x188>)
 8009318:	4940      	ldr	r1, [pc, #256]	; (800941c <low_level_init+0x18c>)
 800931a:	483d      	ldr	r0, [pc, #244]	; (8009410 <low_level_init+0x180>)
 800931c:	f7fb fb1a 	bl	8004954 <HAL_ETH_DMATxDescListInit>
     
  /* Initialize Rx Descriptors list: Chain Mode  */
  HAL_ETH_DMARxDescListInit(&heth, DMARxDscrTab, &Rx_Buff[0][0], ETH_RXBUFNB);
 8009320:	2304      	movs	r3, #4
 8009322:	4a3f      	ldr	r2, [pc, #252]	; (8009420 <low_level_init+0x190>)
 8009324:	493f      	ldr	r1, [pc, #252]	; (8009424 <low_level_init+0x194>)
 8009326:	483a      	ldr	r0, [pc, #232]	; (8009410 <low_level_init+0x180>)
 8009328:	f7fb fb7d 	bl	8004a26 <HAL_ETH_DMARxDescListInit>
 
#if LWIP_ARP || LWIP_ETHERNET 

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	2206      	movs	r2, #6
 8009330:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  
  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 8009334:	4b36      	ldr	r3, [pc, #216]	; (8009410 <low_level_init+0x180>)
 8009336:	695b      	ldr	r3, [r3, #20]
 8009338:	781a      	ldrb	r2, [r3, #0]
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 8009340:	4b33      	ldr	r3, [pc, #204]	; (8009410 <low_level_init+0x180>)
 8009342:	695b      	ldr	r3, [r3, #20]
 8009344:	785a      	ldrb	r2, [r3, #1]
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 800934c:	4b30      	ldr	r3, [pc, #192]	; (8009410 <low_level_init+0x180>)
 800934e:	695b      	ldr	r3, [r3, #20]
 8009350:	789a      	ldrb	r2, [r3, #2]
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 8009358:	4b2d      	ldr	r3, [pc, #180]	; (8009410 <low_level_init+0x180>)
 800935a:	695b      	ldr	r3, [r3, #20]
 800935c:	78da      	ldrb	r2, [r3, #3]
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 8009364:	4b2a      	ldr	r3, [pc, #168]	; (8009410 <low_level_init+0x180>)
 8009366:	695b      	ldr	r3, [r3, #20]
 8009368:	791a      	ldrb	r2, [r3, #4]
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 8009370:	4b27      	ldr	r3, [pc, #156]	; (8009410 <low_level_init+0x180>)
 8009372:	695b      	ldr	r3, [r3, #20]
 8009374:	795a      	ldrb	r2, [r3, #5]
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
  
  /* maximum transfer unit */
  netif->mtu = 1500;
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8009382:	841a      	strh	r2, [r3, #32]
  
  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 800938a:	f043 030a 	orr.w	r3, r3, #10
 800938e:	b2da      	uxtb	r2, r3
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  #else 
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */
  
/* create a binary semaphore used for informing ethernetif of frame reception */
  osSemaphoreDef(SEM);
 8009396:	2300      	movs	r3, #0
 8009398:	62bb      	str	r3, [r7, #40]	; 0x28
 800939a:	2300      	movs	r3, #0
 800939c:	62fb      	str	r3, [r7, #44]	; 0x2c
  s_xSemaphore = osSemaphoreCreate(osSemaphore(SEM), 1);
 800939e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80093a2:	2101      	movs	r1, #1
 80093a4:	4618      	mov	r0, r3
 80093a6:	f000 fb43 	bl	8009a30 <osSemaphoreCreate>
 80093aa:	4602      	mov	r2, r0
 80093ac:	4b1e      	ldr	r3, [pc, #120]	; (8009428 <low_level_init+0x198>)
 80093ae:	601a      	str	r2, [r3, #0]

/* create the task that handles the ETH_MAC */
/* USER CODE BEGIN OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */
  osThreadDef(EthIf, ethernetif_input, osPriorityRealtime, 0, INTERFACE_THREAD_STACK_SIZE);
 80093b0:	4b1e      	ldr	r3, [pc, #120]	; (800942c <low_level_init+0x19c>)
 80093b2:	f107 040c 	add.w	r4, r7, #12
 80093b6:	461d      	mov	r5, r3
 80093b8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80093ba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80093bc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80093c0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  osThreadCreate (osThread(EthIf), netif);
 80093c4:	f107 030c 	add.w	r3, r7, #12
 80093c8:	6879      	ldr	r1, [r7, #4]
 80093ca:	4618      	mov	r0, r3
 80093cc:	f000 fa28 	bl	8009820 <osThreadCreate>
/* USER CODE END OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */  
  /* Enable MAC and DMA transmission and reception */
  HAL_ETH_Start(&heth);
 80093d0:	480f      	ldr	r0, [pc, #60]	; (8009410 <low_level_init+0x180>)
 80093d2:	f7fb fe50 	bl	8005076 <HAL_ETH_Start>
    
/* USER CODE END PHY_PRE_CONFIG */
  

  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR, &regvalue);
 80093d6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80093da:	461a      	mov	r2, r3
 80093dc:	211d      	movs	r1, #29
 80093de:	480c      	ldr	r0, [pc, #48]	; (8009410 <low_level_init+0x180>)
 80093e0:	f7fb fd7b 	bl	8004eda <HAL_ETH_ReadPHYRegister>
  regvalue |= (PHY_ISFR_INT4);
 80093e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80093e6:	f043 030b 	orr.w	r3, r3, #11
 80093ea:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Enable Interrupt on change of link status */ 
  HAL_ETH_WritePHYRegister(&heth, PHY_ISFR , regvalue );
 80093ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80093ee:	461a      	mov	r2, r3
 80093f0:	211d      	movs	r1, #29
 80093f2:	4807      	ldr	r0, [pc, #28]	; (8009410 <low_level_init+0x180>)
 80093f4:	f7fb fdd9 	bl	8004faa <HAL_ETH_WritePHYRegister>
  
  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR , &regvalue);
 80093f8:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80093fc:	461a      	mov	r2, r3
 80093fe:	211d      	movs	r1, #29
 8009400:	4803      	ldr	r0, [pc, #12]	; (8009410 <low_level_init+0x180>)
 8009402:	f7fb fd6a 	bl	8004eda <HAL_ETH_ReadPHYRegister>
#endif /* LWIP_ARP || LWIP_ETHERNET */

/* USER CODE BEGIN LOW_LEVEL_INIT */ 
    
/* USER CODE END LOW_LEVEL_INIT */
}
 8009406:	bf00      	nop
 8009408:	3740      	adds	r7, #64	; 0x40
 800940a:	46bd      	mov	sp, r7
 800940c:	bdb0      	pop	{r4, r5, r7, pc}
 800940e:	bf00      	nop
 8009410:	20002d24 	.word	0x20002d24
 8009414:	40028000 	.word	0x40028000
 8009418:	20002d6c 	.word	0x20002d6c
 800941c:	20001454 	.word	0x20001454
 8009420:	200014d4 	.word	0x200014d4
 8009424:	20002ca4 	.word	0x20002ca4
 8009428:	20000700 	.word	0x20000700
 800942c:	0801f688 	.word	0x0801f688

08009430 <low_level_output>:
 *       to become availale since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 8009430:	b580      	push	{r7, lr}
 8009432:	b08a      	sub	sp, #40	; 0x28
 8009434:	af00      	add	r7, sp, #0
 8009436:	6078      	str	r0, [r7, #4]
 8009438:	6039      	str	r1, [r7, #0]
  err_t errval;
  struct pbuf *q;
  uint8_t *buffer = (uint8_t *)(heth.TxDesc->Buffer1Addr);
 800943a:	4b4b      	ldr	r3, [pc, #300]	; (8009568 <low_level_output+0x138>)
 800943c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800943e:	689b      	ldr	r3, [r3, #8]
 8009440:	61fb      	str	r3, [r7, #28]
  __IO ETH_DMADescTypeDef *DmaTxDesc;
  uint32_t framelength = 0;
 8009442:	2300      	movs	r3, #0
 8009444:	617b      	str	r3, [r7, #20]
  uint32_t bufferoffset = 0;
 8009446:	2300      	movs	r3, #0
 8009448:	613b      	str	r3, [r7, #16]
  uint32_t byteslefttocopy = 0;
 800944a:	2300      	movs	r3, #0
 800944c:	60fb      	str	r3, [r7, #12]
  uint32_t payloadoffset = 0;
 800944e:	2300      	movs	r3, #0
 8009450:	60bb      	str	r3, [r7, #8]
  DmaTxDesc = heth.TxDesc;
 8009452:	4b45      	ldr	r3, [pc, #276]	; (8009568 <low_level_output+0x138>)
 8009454:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009456:	61bb      	str	r3, [r7, #24]
  bufferoffset = 0;
 8009458:	2300      	movs	r3, #0
 800945a:	613b      	str	r3, [r7, #16]
  
  /* copy frame from pbufs to driver buffers */
  for(q = p; q != NULL; q = q->next)
 800945c:	683b      	ldr	r3, [r7, #0]
 800945e:	623b      	str	r3, [r7, #32]
 8009460:	e05a      	b.n	8009518 <low_level_output+0xe8>
    {
      /* Is this buffer available? If not, goto error */
      if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 8009462:	69bb      	ldr	r3, [r7, #24]
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	2b00      	cmp	r3, #0
 8009468:	da03      	bge.n	8009472 <low_level_output+0x42>
      {
        errval = ERR_USE;
 800946a:	23f8      	movs	r3, #248	; 0xf8
 800946c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        goto error;
 8009470:	e05c      	b.n	800952c <low_level_output+0xfc>
      }
    
      /* Get bytes in current lwIP buffer */
      byteslefttocopy = q->len;
 8009472:	6a3b      	ldr	r3, [r7, #32]
 8009474:	895b      	ldrh	r3, [r3, #10]
 8009476:	60fb      	str	r3, [r7, #12]
      payloadoffset = 0;
 8009478:	2300      	movs	r3, #0
 800947a:	60bb      	str	r3, [r7, #8]
    
      /* Check if the length of data to copy is bigger than Tx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 800947c:	e02f      	b.n	80094de <low_level_output+0xae>
      {
        /* Copy data to Tx buffer*/
        memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), (ETH_TX_BUF_SIZE - bufferoffset) );
 800947e:	69fa      	ldr	r2, [r7, #28]
 8009480:	693b      	ldr	r3, [r7, #16]
 8009482:	18d0      	adds	r0, r2, r3
 8009484:	6a3b      	ldr	r3, [r7, #32]
 8009486:	685a      	ldr	r2, [r3, #4]
 8009488:	68bb      	ldr	r3, [r7, #8]
 800948a:	18d1      	adds	r1, r2, r3
 800948c:	693a      	ldr	r2, [r7, #16]
 800948e:	f240 53f4 	movw	r3, #1524	; 0x5f4
 8009492:	1a9b      	subs	r3, r3, r2
 8009494:	461a      	mov	r2, r3
 8009496:	f010 fd5e 	bl	8019f56 <memcpy>
      
        /* Point to next descriptor */
        DmaTxDesc = (ETH_DMADescTypeDef *)(DmaTxDesc->Buffer2NextDescAddr);
 800949a:	69bb      	ldr	r3, [r7, #24]
 800949c:	68db      	ldr	r3, [r3, #12]
 800949e:	61bb      	str	r3, [r7, #24]
      
        /* Check if the buffer is available */
        if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 80094a0:	69bb      	ldr	r3, [r7, #24]
 80094a2:	681b      	ldr	r3, [r3, #0]
 80094a4:	2b00      	cmp	r3, #0
 80094a6:	da03      	bge.n	80094b0 <low_level_output+0x80>
        {
          errval = ERR_USE;
 80094a8:	23f8      	movs	r3, #248	; 0xf8
 80094aa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          goto error;
 80094ae:	e03d      	b.n	800952c <low_level_output+0xfc>
        }
      
        buffer = (uint8_t *)(DmaTxDesc->Buffer1Addr);
 80094b0:	69bb      	ldr	r3, [r7, #24]
 80094b2:	689b      	ldr	r3, [r3, #8]
 80094b4:	61fb      	str	r3, [r7, #28]
      
        byteslefttocopy = byteslefttocopy - (ETH_TX_BUF_SIZE - bufferoffset);
 80094b6:	693a      	ldr	r2, [r7, #16]
 80094b8:	68fb      	ldr	r3, [r7, #12]
 80094ba:	4413      	add	r3, r2
 80094bc:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 80094c0:	60fb      	str	r3, [r7, #12]
        payloadoffset = payloadoffset + (ETH_TX_BUF_SIZE - bufferoffset);
 80094c2:	68ba      	ldr	r2, [r7, #8]
 80094c4:	693b      	ldr	r3, [r7, #16]
 80094c6:	1ad3      	subs	r3, r2, r3
 80094c8:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 80094cc:	60bb      	str	r3, [r7, #8]
        framelength = framelength + (ETH_TX_BUF_SIZE - bufferoffset);
 80094ce:	697a      	ldr	r2, [r7, #20]
 80094d0:	693b      	ldr	r3, [r7, #16]
 80094d2:	1ad3      	subs	r3, r2, r3
 80094d4:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 80094d8:	617b      	str	r3, [r7, #20]
        bufferoffset = 0;
 80094da:	2300      	movs	r3, #0
 80094dc:	613b      	str	r3, [r7, #16]
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 80094de:	68fa      	ldr	r2, [r7, #12]
 80094e0:	693b      	ldr	r3, [r7, #16]
 80094e2:	4413      	add	r3, r2
 80094e4:	f240 52f4 	movw	r2, #1524	; 0x5f4
 80094e8:	4293      	cmp	r3, r2
 80094ea:	d8c8      	bhi.n	800947e <low_level_output+0x4e>
      }
    
      /* Copy the remaining bytes */
      memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), byteslefttocopy );
 80094ec:	69fa      	ldr	r2, [r7, #28]
 80094ee:	693b      	ldr	r3, [r7, #16]
 80094f0:	18d0      	adds	r0, r2, r3
 80094f2:	6a3b      	ldr	r3, [r7, #32]
 80094f4:	685a      	ldr	r2, [r3, #4]
 80094f6:	68bb      	ldr	r3, [r7, #8]
 80094f8:	4413      	add	r3, r2
 80094fa:	68fa      	ldr	r2, [r7, #12]
 80094fc:	4619      	mov	r1, r3
 80094fe:	f010 fd2a 	bl	8019f56 <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 8009502:	693a      	ldr	r2, [r7, #16]
 8009504:	68fb      	ldr	r3, [r7, #12]
 8009506:	4413      	add	r3, r2
 8009508:	613b      	str	r3, [r7, #16]
      framelength = framelength + byteslefttocopy;
 800950a:	697a      	ldr	r2, [r7, #20]
 800950c:	68fb      	ldr	r3, [r7, #12]
 800950e:	4413      	add	r3, r2
 8009510:	617b      	str	r3, [r7, #20]
  for(q = p; q != NULL; q = q->next)
 8009512:	6a3b      	ldr	r3, [r7, #32]
 8009514:	681b      	ldr	r3, [r3, #0]
 8009516:	623b      	str	r3, [r7, #32]
 8009518:	6a3b      	ldr	r3, [r7, #32]
 800951a:	2b00      	cmp	r3, #0
 800951c:	d1a1      	bne.n	8009462 <low_level_output+0x32>
    }
  
  /* Prepare transmit descriptors to give to DMA */ 
  HAL_ETH_TransmitFrame(&heth, framelength);
 800951e:	6979      	ldr	r1, [r7, #20]
 8009520:	4811      	ldr	r0, [pc, #68]	; (8009568 <low_level_output+0x138>)
 8009522:	f7fb faed 	bl	8004b00 <HAL_ETH_TransmitFrame>
  
  errval = ERR_OK;
 8009526:	2300      	movs	r3, #0
 8009528:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  
error:
  
  /* When Transmit Underflow flag is set, clear it and issue a Transmit Poll Demand to resume transmission */
  if ((heth.Instance->DMASR & ETH_DMASR_TUS) != (uint32_t)RESET)
 800952c:	4b0e      	ldr	r3, [pc, #56]	; (8009568 <low_level_output+0x138>)
 800952e:	681a      	ldr	r2, [r3, #0]
 8009530:	f241 0314 	movw	r3, #4116	; 0x1014
 8009534:	4413      	add	r3, r2
 8009536:	681b      	ldr	r3, [r3, #0]
 8009538:	f003 0320 	and.w	r3, r3, #32
 800953c:	2b00      	cmp	r3, #0
 800953e:	d00d      	beq.n	800955c <low_level_output+0x12c>
  {
    /* Clear TUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_TUS;
 8009540:	4b09      	ldr	r3, [pc, #36]	; (8009568 <low_level_output+0x138>)
 8009542:	681a      	ldr	r2, [r3, #0]
 8009544:	f241 0314 	movw	r3, #4116	; 0x1014
 8009548:	4413      	add	r3, r2
 800954a:	2220      	movs	r2, #32
 800954c:	601a      	str	r2, [r3, #0]

    /* Resume DMA transmission*/
    heth.Instance->DMATPDR = 0;
 800954e:	4b06      	ldr	r3, [pc, #24]	; (8009568 <low_level_output+0x138>)
 8009550:	681a      	ldr	r2, [r3, #0]
 8009552:	f241 0304 	movw	r3, #4100	; 0x1004
 8009556:	4413      	add	r3, r2
 8009558:	2200      	movs	r2, #0
 800955a:	601a      	str	r2, [r3, #0]
  }
  return errval;
 800955c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8009560:	4618      	mov	r0, r3
 8009562:	3728      	adds	r7, #40	; 0x28
 8009564:	46bd      	mov	sp, r7
 8009566:	bd80      	pop	{r7, pc}
 8009568:	20002d24 	.word	0x20002d24

0800956c <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 800956c:	b580      	push	{r7, lr}
 800956e:	b08c      	sub	sp, #48	; 0x30
 8009570:	af00      	add	r7, sp, #0
 8009572:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 8009574:	2300      	movs	r3, #0
 8009576:	62fb      	str	r3, [r7, #44]	; 0x2c
  struct pbuf *q = NULL;
 8009578:	2300      	movs	r3, #0
 800957a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint16_t len = 0;
 800957c:	2300      	movs	r3, #0
 800957e:	81fb      	strh	r3, [r7, #14]
  uint8_t *buffer;
  __IO ETH_DMADescTypeDef *dmarxdesc;
  uint32_t bufferoffset = 0;
 8009580:	2300      	movs	r3, #0
 8009582:	61fb      	str	r3, [r7, #28]
  uint32_t payloadoffset = 0;
 8009584:	2300      	movs	r3, #0
 8009586:	61bb      	str	r3, [r7, #24]
  uint32_t byteslefttocopy = 0;
 8009588:	2300      	movs	r3, #0
 800958a:	617b      	str	r3, [r7, #20]
  uint32_t i=0;
 800958c:	2300      	movs	r3, #0
 800958e:	613b      	str	r3, [r7, #16]
  

  /* get received frame */
  if (HAL_ETH_GetReceivedFrame_IT(&heth) != HAL_OK)
 8009590:	484f      	ldr	r0, [pc, #316]	; (80096d0 <low_level_input+0x164>)
 8009592:	f7fb fb9f 	bl	8004cd4 <HAL_ETH_GetReceivedFrame_IT>
 8009596:	4603      	mov	r3, r0
 8009598:	2b00      	cmp	r3, #0
 800959a:	d001      	beq.n	80095a0 <low_level_input+0x34>
  
    return NULL;
 800959c:	2300      	movs	r3, #0
 800959e:	e092      	b.n	80096c6 <low_level_input+0x15a>
  
  /* Obtain the size of the packet and put it into the "len" variable. */
  len = heth.RxFrameInfos.length;
 80095a0:	4b4b      	ldr	r3, [pc, #300]	; (80096d0 <low_level_input+0x164>)
 80095a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80095a4:	81fb      	strh	r3, [r7, #14]
  buffer = (uint8_t *)heth.RxFrameInfos.buffer;
 80095a6:	4b4a      	ldr	r3, [pc, #296]	; (80096d0 <low_level_input+0x164>)
 80095a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80095aa:	627b      	str	r3, [r7, #36]	; 0x24
  
  if (len > 0)
 80095ac:	89fb      	ldrh	r3, [r7, #14]
 80095ae:	2b00      	cmp	r3, #0
 80095b0:	d007      	beq.n	80095c2 <low_level_input+0x56>
  {
    /* We allocate a pbuf chain of pbufs from the Lwip buffer pool */
    p = pbuf_alloc(PBUF_RAW, len, PBUF_POOL);
 80095b2:	89fb      	ldrh	r3, [r7, #14]
 80095b4:	f44f 72c1 	mov.w	r2, #386	; 0x182
 80095b8:	4619      	mov	r1, r3
 80095ba:	2000      	movs	r0, #0
 80095bc:	f006 fa76 	bl	800faac <pbuf_alloc>
 80095c0:	62f8      	str	r0, [r7, #44]	; 0x2c
  }
  
  if (p != NULL)
 80095c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	d04b      	beq.n	8009660 <low_level_input+0xf4>
  {
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 80095c8:	4b41      	ldr	r3, [pc, #260]	; (80096d0 <low_level_input+0x164>)
 80095ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80095cc:	623b      	str	r3, [r7, #32]
    bufferoffset = 0;
 80095ce:	2300      	movs	r3, #0
 80095d0:	61fb      	str	r3, [r7, #28]
    for(q = p; q != NULL; q = q->next)
 80095d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80095d4:	62bb      	str	r3, [r7, #40]	; 0x28
 80095d6:	e040      	b.n	800965a <low_level_input+0xee>
    {
      byteslefttocopy = q->len;
 80095d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80095da:	895b      	ldrh	r3, [r3, #10]
 80095dc:	617b      	str	r3, [r7, #20]
      payloadoffset = 0;
 80095de:	2300      	movs	r3, #0
 80095e0:	61bb      	str	r3, [r7, #24]
      
      /* Check if the length of bytes to copy in current pbuf is bigger than Rx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 80095e2:	e021      	b.n	8009628 <low_level_input+0xbc>
      {
        /* Copy data to pbuf */
        memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), (ETH_RX_BUF_SIZE - bufferoffset));
 80095e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80095e6:	685a      	ldr	r2, [r3, #4]
 80095e8:	69bb      	ldr	r3, [r7, #24]
 80095ea:	18d0      	adds	r0, r2, r3
 80095ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80095ee:	69fb      	ldr	r3, [r7, #28]
 80095f0:	18d1      	adds	r1, r2, r3
 80095f2:	69fa      	ldr	r2, [r7, #28]
 80095f4:	f240 53f4 	movw	r3, #1524	; 0x5f4
 80095f8:	1a9b      	subs	r3, r3, r2
 80095fa:	461a      	mov	r2, r3
 80095fc:	f010 fcab 	bl	8019f56 <memcpy>
        
        /* Point to next descriptor */
        dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 8009600:	6a3b      	ldr	r3, [r7, #32]
 8009602:	68db      	ldr	r3, [r3, #12]
 8009604:	623b      	str	r3, [r7, #32]
        buffer = (uint8_t *)(dmarxdesc->Buffer1Addr);
 8009606:	6a3b      	ldr	r3, [r7, #32]
 8009608:	689b      	ldr	r3, [r3, #8]
 800960a:	627b      	str	r3, [r7, #36]	; 0x24
        
        byteslefttocopy = byteslefttocopy - (ETH_RX_BUF_SIZE - bufferoffset);
 800960c:	69fa      	ldr	r2, [r7, #28]
 800960e:	697b      	ldr	r3, [r7, #20]
 8009610:	4413      	add	r3, r2
 8009612:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 8009616:	617b      	str	r3, [r7, #20]
        payloadoffset = payloadoffset + (ETH_RX_BUF_SIZE - bufferoffset);
 8009618:	69ba      	ldr	r2, [r7, #24]
 800961a:	69fb      	ldr	r3, [r7, #28]
 800961c:	1ad3      	subs	r3, r2, r3
 800961e:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 8009622:	61bb      	str	r3, [r7, #24]
        bufferoffset = 0;
 8009624:	2300      	movs	r3, #0
 8009626:	61fb      	str	r3, [r7, #28]
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 8009628:	697a      	ldr	r2, [r7, #20]
 800962a:	69fb      	ldr	r3, [r7, #28]
 800962c:	4413      	add	r3, r2
 800962e:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8009632:	4293      	cmp	r3, r2
 8009634:	d8d6      	bhi.n	80095e4 <low_level_input+0x78>
      }
      /* Copy remaining data in pbuf */
      memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), byteslefttocopy);
 8009636:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009638:	685a      	ldr	r2, [r3, #4]
 800963a:	69bb      	ldr	r3, [r7, #24]
 800963c:	18d0      	adds	r0, r2, r3
 800963e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009640:	69fb      	ldr	r3, [r7, #28]
 8009642:	4413      	add	r3, r2
 8009644:	697a      	ldr	r2, [r7, #20]
 8009646:	4619      	mov	r1, r3
 8009648:	f010 fc85 	bl	8019f56 <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 800964c:	69fa      	ldr	r2, [r7, #28]
 800964e:	697b      	ldr	r3, [r7, #20]
 8009650:	4413      	add	r3, r2
 8009652:	61fb      	str	r3, [r7, #28]
    for(q = p; q != NULL; q = q->next)
 8009654:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009656:	681b      	ldr	r3, [r3, #0]
 8009658:	62bb      	str	r3, [r7, #40]	; 0x28
 800965a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800965c:	2b00      	cmp	r3, #0
 800965e:	d1bb      	bne.n	80095d8 <low_level_input+0x6c>
    }
  }  
  
    /* Release descriptors to DMA */
    /* Point to first descriptor */
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 8009660:	4b1b      	ldr	r3, [pc, #108]	; (80096d0 <low_level_input+0x164>)
 8009662:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009664:	623b      	str	r3, [r7, #32]
    /* Set Own bit in Rx descriptors: gives the buffers back to DMA */
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 8009666:	2300      	movs	r3, #0
 8009668:	613b      	str	r3, [r7, #16]
 800966a:	e00b      	b.n	8009684 <low_level_input+0x118>
    {  
      dmarxdesc->Status |= ETH_DMARXDESC_OWN;
 800966c:	6a3b      	ldr	r3, [r7, #32]
 800966e:	681b      	ldr	r3, [r3, #0]
 8009670:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8009674:	6a3b      	ldr	r3, [r7, #32]
 8009676:	601a      	str	r2, [r3, #0]
      dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 8009678:	6a3b      	ldr	r3, [r7, #32]
 800967a:	68db      	ldr	r3, [r3, #12]
 800967c:	623b      	str	r3, [r7, #32]
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 800967e:	693b      	ldr	r3, [r7, #16]
 8009680:	3301      	adds	r3, #1
 8009682:	613b      	str	r3, [r7, #16]
 8009684:	4b12      	ldr	r3, [pc, #72]	; (80096d0 <low_level_input+0x164>)
 8009686:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009688:	693a      	ldr	r2, [r7, #16]
 800968a:	429a      	cmp	r2, r3
 800968c:	d3ee      	bcc.n	800966c <low_level_input+0x100>
    }
    
    /* Clear Segment_Count */
    heth.RxFrameInfos.SegCount =0;  
 800968e:	4b10      	ldr	r3, [pc, #64]	; (80096d0 <low_level_input+0x164>)
 8009690:	2200      	movs	r2, #0
 8009692:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* When Rx Buffer unavailable flag is set: clear it and resume reception */
  if ((heth.Instance->DMASR & ETH_DMASR_RBUS) != (uint32_t)RESET)  
 8009694:	4b0e      	ldr	r3, [pc, #56]	; (80096d0 <low_level_input+0x164>)
 8009696:	681a      	ldr	r2, [r3, #0]
 8009698:	f241 0314 	movw	r3, #4116	; 0x1014
 800969c:	4413      	add	r3, r2
 800969e:	681b      	ldr	r3, [r3, #0]
 80096a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80096a4:	2b00      	cmp	r3, #0
 80096a6:	d00d      	beq.n	80096c4 <low_level_input+0x158>
  {
    /* Clear RBUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_RBUS;
 80096a8:	4b09      	ldr	r3, [pc, #36]	; (80096d0 <low_level_input+0x164>)
 80096aa:	681a      	ldr	r2, [r3, #0]
 80096ac:	f241 0314 	movw	r3, #4116	; 0x1014
 80096b0:	4413      	add	r3, r2
 80096b2:	2280      	movs	r2, #128	; 0x80
 80096b4:	601a      	str	r2, [r3, #0]
    /* Resume DMA reception */
    heth.Instance->DMARPDR = 0;
 80096b6:	4b06      	ldr	r3, [pc, #24]	; (80096d0 <low_level_input+0x164>)
 80096b8:	681a      	ldr	r2, [r3, #0]
 80096ba:	f241 0308 	movw	r3, #4104	; 0x1008
 80096be:	4413      	add	r3, r2
 80096c0:	2200      	movs	r2, #0
 80096c2:	601a      	str	r2, [r3, #0]
  }
  return p;
 80096c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 80096c6:	4618      	mov	r0, r3
 80096c8:	3730      	adds	r7, #48	; 0x30
 80096ca:	46bd      	mov	sp, r7
 80096cc:	bd80      	pop	{r7, pc}
 80096ce:	bf00      	nop
 80096d0:	20002d24 	.word	0x20002d24

080096d4 <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
void ethernetif_input(void const * argument)
{
 80096d4:	b580      	push	{r7, lr}
 80096d6:	b084      	sub	sp, #16
 80096d8:	af00      	add	r7, sp, #0
 80096da:	6078      	str	r0, [r7, #4]
  struct pbuf *p;
  struct netif *netif = (struct netif *) argument;
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	60fb      	str	r3, [r7, #12]
  
  for( ;; )
  {
    if (osSemaphoreWait(s_xSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 80096e0:	4b12      	ldr	r3, [pc, #72]	; (800972c <ethernetif_input+0x58>)
 80096e2:	681b      	ldr	r3, [r3, #0]
 80096e4:	f04f 31ff 	mov.w	r1, #4294967295
 80096e8:	4618      	mov	r0, r3
 80096ea:	f000 f9d5 	bl	8009a98 <osSemaphoreWait>
 80096ee:	4603      	mov	r3, r0
 80096f0:	2b00      	cmp	r3, #0
 80096f2:	d1f5      	bne.n	80096e0 <ethernetif_input+0xc>
    {
      do
      {   
        LOCK_TCPIP_CORE();
 80096f4:	480e      	ldr	r0, [pc, #56]	; (8009730 <ethernetif_input+0x5c>)
 80096f6:	f010 faab 	bl	8019c50 <sys_mutex_lock>
        p = low_level_input( netif );
 80096fa:	68f8      	ldr	r0, [r7, #12]
 80096fc:	f7ff ff36 	bl	800956c <low_level_input>
 8009700:	60b8      	str	r0, [r7, #8]
        if   (p != NULL)
 8009702:	68bb      	ldr	r3, [r7, #8]
 8009704:	2b00      	cmp	r3, #0
 8009706:	d00a      	beq.n	800971e <ethernetif_input+0x4a>
        {
          if (netif->input( p, netif) != ERR_OK )
 8009708:	68fb      	ldr	r3, [r7, #12]
 800970a:	691b      	ldr	r3, [r3, #16]
 800970c:	68f9      	ldr	r1, [r7, #12]
 800970e:	68b8      	ldr	r0, [r7, #8]
 8009710:	4798      	blx	r3
 8009712:	4603      	mov	r3, r0
 8009714:	2b00      	cmp	r3, #0
 8009716:	d002      	beq.n	800971e <ethernetif_input+0x4a>
          {
            pbuf_free(p);
 8009718:	68b8      	ldr	r0, [r7, #8]
 800971a:	f006 fca7 	bl	801006c <pbuf_free>
          }
        }
        UNLOCK_TCPIP_CORE();
 800971e:	4804      	ldr	r0, [pc, #16]	; (8009730 <ethernetif_input+0x5c>)
 8009720:	f010 faa5 	bl	8019c6e <sys_mutex_unlock>
      } while(p!=NULL);
 8009724:	68bb      	ldr	r3, [r7, #8]
 8009726:	2b00      	cmp	r3, #0
 8009728:	d1e4      	bne.n	80096f4 <ethernetif_input+0x20>
    if (osSemaphoreWait(s_xSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 800972a:	e7d9      	b.n	80096e0 <ethernetif_input+0xc>
 800972c:	20000700 	.word	0x20000700
 8009730:	20004588 	.word	0x20004588

08009734 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 8009734:	b580      	push	{r7, lr}
 8009736:	b082      	sub	sp, #8
 8009738:	af00      	add	r7, sp, #0
 800973a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	2b00      	cmp	r3, #0
 8009740:	d106      	bne.n	8009750 <ethernetif_init+0x1c>
 8009742:	4b0e      	ldr	r3, [pc, #56]	; (800977c <ethernetif_init+0x48>)
 8009744:	f240 2235 	movw	r2, #565	; 0x235
 8009748:	490d      	ldr	r1, [pc, #52]	; (8009780 <ethernetif_init+0x4c>)
 800974a:	480e      	ldr	r0, [pc, #56]	; (8009784 <ethernetif_init+0x50>)
 800974c:	f011 faec 	bl	801ad28 <iprintf>
#if LWIP_NETIF_HOSTNAME
  /* Initialize interface hostname */
  netif->hostname = "lwip";
#endif /* LWIP_NETIF_HOSTNAME */

  netif->name[0] = IFNAME0;
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	2273      	movs	r2, #115	; 0x73
 8009754:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  netif->name[1] = IFNAME1;
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	2274      	movs	r2, #116	; 0x74
 800975c:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	4a09      	ldr	r2, [pc, #36]	; (8009788 <ethernetif_init+0x54>)
 8009764:	615a      	str	r2, [r3, #20]
 
#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	4a08      	ldr	r2, [pc, #32]	; (800978c <ethernetif_init+0x58>)
 800976a:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 800976c:	6878      	ldr	r0, [r7, #4]
 800976e:	f7ff fd8f 	bl	8009290 <low_level_init>

  return ERR_OK;
 8009772:	2300      	movs	r3, #0
}
 8009774:	4618      	mov	r0, r3
 8009776:	3708      	adds	r7, #8
 8009778:	46bd      	mov	sp, r7
 800977a:	bd80      	pop	{r7, pc}
 800977c:	0801f6a4 	.word	0x0801f6a4
 8009780:	0801f6c0 	.word	0x0801f6c0
 8009784:	0801f6d0 	.word	0x0801f6d0
 8009788:	08017c71 	.word	0x08017c71
 800978c:	08009431 	.word	0x08009431

08009790 <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Time
*/
u32_t sys_now(void)
{
 8009790:	b580      	push	{r7, lr}
 8009792:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8009794:	f7fa fa36 	bl	8003c04 <HAL_GetTick>
 8009798:	4603      	mov	r3, r0
}
 800979a:	4618      	mov	r0, r3
 800979c:	bd80      	pop	{r7, pc}

0800979e <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800979e:	b480      	push	{r7}
 80097a0:	b085      	sub	sp, #20
 80097a2:	af00      	add	r7, sp, #0
 80097a4:	4603      	mov	r3, r0
 80097a6:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80097a8:	2300      	movs	r3, #0
 80097aa:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80097ac:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80097b0:	2b84      	cmp	r3, #132	; 0x84
 80097b2:	d005      	beq.n	80097c0 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80097b4:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80097b8:	68fb      	ldr	r3, [r7, #12]
 80097ba:	4413      	add	r3, r2
 80097bc:	3303      	adds	r3, #3
 80097be:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80097c0:	68fb      	ldr	r3, [r7, #12]
}
 80097c2:	4618      	mov	r0, r3
 80097c4:	3714      	adds	r7, #20
 80097c6:	46bd      	mov	sp, r7
 80097c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097cc:	4770      	bx	lr

080097ce <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 80097ce:	b480      	push	{r7}
 80097d0:	b083      	sub	sp, #12
 80097d2:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80097d4:	f3ef 8305 	mrs	r3, IPSR
 80097d8:	607b      	str	r3, [r7, #4]
  return(result);
 80097da:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 80097dc:	2b00      	cmp	r3, #0
 80097de:	bf14      	ite	ne
 80097e0:	2301      	movne	r3, #1
 80097e2:	2300      	moveq	r3, #0
 80097e4:	b2db      	uxtb	r3, r3
}
 80097e6:	4618      	mov	r0, r3
 80097e8:	370c      	adds	r7, #12
 80097ea:	46bd      	mov	sp, r7
 80097ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097f0:	4770      	bx	lr

080097f2 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80097f2:	b580      	push	{r7, lr}
 80097f4:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80097f6:	f001 fe0d 	bl	800b414 <vTaskStartScheduler>
  
  return osOK;
 80097fa:	2300      	movs	r3, #0
}
 80097fc:	4618      	mov	r0, r3
 80097fe:	bd80      	pop	{r7, pc}

08009800 <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 8009800:	b580      	push	{r7, lr}
 8009802:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 8009804:	f7ff ffe3 	bl	80097ce <inHandlerMode>
 8009808:	4603      	mov	r3, r0
 800980a:	2b00      	cmp	r3, #0
 800980c:	d003      	beq.n	8009816 <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 800980e:	f001 ff29 	bl	800b664 <xTaskGetTickCountFromISR>
 8009812:	4603      	mov	r3, r0
 8009814:	e002      	b.n	800981c <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 8009816:	f001 ff15 	bl	800b644 <xTaskGetTickCount>
 800981a:	4603      	mov	r3, r0
  }
}
 800981c:	4618      	mov	r0, r3
 800981e:	bd80      	pop	{r7, pc}

08009820 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8009820:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009822:	b089      	sub	sp, #36	; 0x24
 8009824:	af04      	add	r7, sp, #16
 8009826:	6078      	str	r0, [r7, #4]
 8009828:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	695b      	ldr	r3, [r3, #20]
 800982e:	2b00      	cmp	r3, #0
 8009830:	d020      	beq.n	8009874 <osThreadCreate+0x54>
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	699b      	ldr	r3, [r3, #24]
 8009836:	2b00      	cmp	r3, #0
 8009838:	d01c      	beq.n	8009874 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	685c      	ldr	r4, [r3, #4]
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	681d      	ldr	r5, [r3, #0]
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	691e      	ldr	r6, [r3, #16]
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800984c:	4618      	mov	r0, r3
 800984e:	f7ff ffa6 	bl	800979e <makeFreeRtosPriority>
 8009852:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	695b      	ldr	r3, [r3, #20]
 8009858:	687a      	ldr	r2, [r7, #4]
 800985a:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800985c:	9202      	str	r2, [sp, #8]
 800985e:	9301      	str	r3, [sp, #4]
 8009860:	9100      	str	r1, [sp, #0]
 8009862:	683b      	ldr	r3, [r7, #0]
 8009864:	4632      	mov	r2, r6
 8009866:	4629      	mov	r1, r5
 8009868:	4620      	mov	r0, r4
 800986a:	f001 fb55 	bl	800af18 <xTaskCreateStatic>
 800986e:	4603      	mov	r3, r0
 8009870:	60fb      	str	r3, [r7, #12]
 8009872:	e01c      	b.n	80098ae <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	685c      	ldr	r4, [r3, #4]
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009880:	b29e      	uxth	r6, r3
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8009888:	4618      	mov	r0, r3
 800988a:	f7ff ff88 	bl	800979e <makeFreeRtosPriority>
 800988e:	4602      	mov	r2, r0
 8009890:	f107 030c 	add.w	r3, r7, #12
 8009894:	9301      	str	r3, [sp, #4]
 8009896:	9200      	str	r2, [sp, #0]
 8009898:	683b      	ldr	r3, [r7, #0]
 800989a:	4632      	mov	r2, r6
 800989c:	4629      	mov	r1, r5
 800989e:	4620      	mov	r0, r4
 80098a0:	f001 fb9a 	bl	800afd8 <xTaskCreate>
 80098a4:	4603      	mov	r3, r0
 80098a6:	2b01      	cmp	r3, #1
 80098a8:	d001      	beq.n	80098ae <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80098aa:	2300      	movs	r3, #0
 80098ac:	e000      	b.n	80098b0 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80098ae:	68fb      	ldr	r3, [r7, #12]
}
 80098b0:	4618      	mov	r0, r3
 80098b2:	3714      	adds	r7, #20
 80098b4:	46bd      	mov	sp, r7
 80098b6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080098b8 <osThreadTerminate>:
* @param   thread_id   thread ID obtained by \ref osThreadCreate or \ref osThreadGetId.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osThreadTerminate shall be consistent in every CMSIS-RTOS.
*/
osStatus osThreadTerminate (osThreadId thread_id)
{
 80098b8:	b580      	push	{r7, lr}
 80098ba:	b082      	sub	sp, #8
 80098bc:	af00      	add	r7, sp, #0
 80098be:	6078      	str	r0, [r7, #4]
#if (INCLUDE_vTaskDelete == 1)
  vTaskDelete(thread_id);
 80098c0:	6878      	ldr	r0, [r7, #4]
 80098c2:	f001 fce1 	bl	800b288 <vTaskDelete>
  return osOK;
 80098c6:	2300      	movs	r3, #0
#else
  return osErrorOS;
#endif
}
 80098c8:	4618      	mov	r0, r3
 80098ca:	3708      	adds	r7, #8
 80098cc:	46bd      	mov	sp, r7
 80098ce:	bd80      	pop	{r7, pc}

080098d0 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80098d0:	b580      	push	{r7, lr}
 80098d2:	b084      	sub	sp, #16
 80098d4:	af00      	add	r7, sp, #0
 80098d6:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80098dc:	68fb      	ldr	r3, [r7, #12]
 80098de:	2b00      	cmp	r3, #0
 80098e0:	d001      	beq.n	80098e6 <osDelay+0x16>
 80098e2:	68fb      	ldr	r3, [r7, #12]
 80098e4:	e000      	b.n	80098e8 <osDelay+0x18>
 80098e6:	2301      	movs	r3, #1
 80098e8:	4618      	mov	r0, r3
 80098ea:	f001 fd5d 	bl	800b3a8 <vTaskDelay>
  
  return osOK;
 80098ee:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80098f0:	4618      	mov	r0, r3
 80098f2:	3710      	adds	r7, #16
 80098f4:	46bd      	mov	sp, r7
 80098f6:	bd80      	pop	{r7, pc}

080098f8 <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 80098f8:	b580      	push	{r7, lr}
 80098fa:	b082      	sub	sp, #8
 80098fc:	af00      	add	r7, sp, #0
 80098fe:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	685b      	ldr	r3, [r3, #4]
 8009904:	2b00      	cmp	r3, #0
 8009906:	d007      	beq.n	8009918 <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	685b      	ldr	r3, [r3, #4]
 800990c:	4619      	mov	r1, r3
 800990e:	2001      	movs	r0, #1
 8009910:	f000 fc8d 	bl	800a22e <xQueueCreateMutexStatic>
 8009914:	4603      	mov	r3, r0
 8009916:	e003      	b.n	8009920 <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 8009918:	2001      	movs	r0, #1
 800991a:	f000 fc70 	bl	800a1fe <xQueueCreateMutex>
 800991e:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 8009920:	4618      	mov	r0, r3
 8009922:	3708      	adds	r7, #8
 8009924:	46bd      	mov	sp, r7
 8009926:	bd80      	pop	{r7, pc}

08009928 <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 8009928:	b580      	push	{r7, lr}
 800992a:	b084      	sub	sp, #16
 800992c:	af00      	add	r7, sp, #0
 800992e:	6078      	str	r0, [r7, #4]
 8009930:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8009932:	2300      	movs	r3, #0
 8009934:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	2b00      	cmp	r3, #0
 800993a:	d101      	bne.n	8009940 <osMutexWait+0x18>
    return osErrorParameter;
 800993c:	2380      	movs	r3, #128	; 0x80
 800993e:	e03a      	b.n	80099b6 <osMutexWait+0x8e>
  }
  
  ticks = 0;
 8009940:	2300      	movs	r3, #0
 8009942:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8009944:	683b      	ldr	r3, [r7, #0]
 8009946:	f1b3 3fff 	cmp.w	r3, #4294967295
 800994a:	d103      	bne.n	8009954 <osMutexWait+0x2c>
    ticks = portMAX_DELAY;
 800994c:	f04f 33ff 	mov.w	r3, #4294967295
 8009950:	60fb      	str	r3, [r7, #12]
 8009952:	e009      	b.n	8009968 <osMutexWait+0x40>
  }
  else if (millisec != 0) {
 8009954:	683b      	ldr	r3, [r7, #0]
 8009956:	2b00      	cmp	r3, #0
 8009958:	d006      	beq.n	8009968 <osMutexWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 800995a:	683b      	ldr	r3, [r7, #0]
 800995c:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800995e:	68fb      	ldr	r3, [r7, #12]
 8009960:	2b00      	cmp	r3, #0
 8009962:	d101      	bne.n	8009968 <osMutexWait+0x40>
      ticks = 1;
 8009964:	2301      	movs	r3, #1
 8009966:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8009968:	f7ff ff31 	bl	80097ce <inHandlerMode>
 800996c:	4603      	mov	r3, r0
 800996e:	2b00      	cmp	r3, #0
 8009970:	d017      	beq.n	80099a2 <osMutexWait+0x7a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 8009972:	f107 0308 	add.w	r3, r7, #8
 8009976:	461a      	mov	r2, r3
 8009978:	2100      	movs	r1, #0
 800997a:	6878      	ldr	r0, [r7, #4]
 800997c:	f001 f894 	bl	800aaa8 <xQueueReceiveFromISR>
 8009980:	4603      	mov	r3, r0
 8009982:	2b01      	cmp	r3, #1
 8009984:	d001      	beq.n	800998a <osMutexWait+0x62>
      return osErrorOS;
 8009986:	23ff      	movs	r3, #255	; 0xff
 8009988:	e015      	b.n	80099b6 <osMutexWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 800998a:	68bb      	ldr	r3, [r7, #8]
 800998c:	2b00      	cmp	r3, #0
 800998e:	d011      	beq.n	80099b4 <osMutexWait+0x8c>
 8009990:	4b0b      	ldr	r3, [pc, #44]	; (80099c0 <osMutexWait+0x98>)
 8009992:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009996:	601a      	str	r2, [r3, #0]
 8009998:	f3bf 8f4f 	dsb	sy
 800999c:	f3bf 8f6f 	isb	sy
 80099a0:	e008      	b.n	80099b4 <osMutexWait+0x8c>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 80099a2:	68f9      	ldr	r1, [r7, #12]
 80099a4:	6878      	ldr	r0, [r7, #4]
 80099a6:	f000 ff6f 	bl	800a888 <xQueueSemaphoreTake>
 80099aa:	4603      	mov	r3, r0
 80099ac:	2b01      	cmp	r3, #1
 80099ae:	d001      	beq.n	80099b4 <osMutexWait+0x8c>
    return osErrorOS;
 80099b0:	23ff      	movs	r3, #255	; 0xff
 80099b2:	e000      	b.n	80099b6 <osMutexWait+0x8e>
  }
  
  return osOK;
 80099b4:	2300      	movs	r3, #0
}
 80099b6:	4618      	mov	r0, r3
 80099b8:	3710      	adds	r7, #16
 80099ba:	46bd      	mov	sp, r7
 80099bc:	bd80      	pop	{r7, pc}
 80099be:	bf00      	nop
 80099c0:	e000ed04 	.word	0xe000ed04

080099c4 <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 80099c4:	b580      	push	{r7, lr}
 80099c6:	b084      	sub	sp, #16
 80099c8:	af00      	add	r7, sp, #0
 80099ca:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 80099cc:	2300      	movs	r3, #0
 80099ce:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 80099d0:	2300      	movs	r3, #0
 80099d2:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 80099d4:	f7ff fefb 	bl	80097ce <inHandlerMode>
 80099d8:	4603      	mov	r3, r0
 80099da:	2b00      	cmp	r3, #0
 80099dc:	d016      	beq.n	8009a0c <osMutexRelease+0x48>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 80099de:	f107 0308 	add.w	r3, r7, #8
 80099e2:	4619      	mov	r1, r3
 80099e4:	6878      	ldr	r0, [r7, #4]
 80099e6:	f000 fddb 	bl	800a5a0 <xQueueGiveFromISR>
 80099ea:	4603      	mov	r3, r0
 80099ec:	2b01      	cmp	r3, #1
 80099ee:	d001      	beq.n	80099f4 <osMutexRelease+0x30>
      return osErrorOS;
 80099f0:	23ff      	movs	r3, #255	; 0xff
 80099f2:	e017      	b.n	8009a24 <osMutexRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 80099f4:	68bb      	ldr	r3, [r7, #8]
 80099f6:	2b00      	cmp	r3, #0
 80099f8:	d013      	beq.n	8009a22 <osMutexRelease+0x5e>
 80099fa:	4b0c      	ldr	r3, [pc, #48]	; (8009a2c <osMutexRelease+0x68>)
 80099fc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009a00:	601a      	str	r2, [r3, #0]
 8009a02:	f3bf 8f4f 	dsb	sy
 8009a06:	f3bf 8f6f 	isb	sy
 8009a0a:	e00a      	b.n	8009a22 <osMutexRelease+0x5e>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 8009a0c:	2300      	movs	r3, #0
 8009a0e:	2200      	movs	r2, #0
 8009a10:	2100      	movs	r1, #0
 8009a12:	6878      	ldr	r0, [r7, #4]
 8009a14:	f000 fc26 	bl	800a264 <xQueueGenericSend>
 8009a18:	4603      	mov	r3, r0
 8009a1a:	2b01      	cmp	r3, #1
 8009a1c:	d001      	beq.n	8009a22 <osMutexRelease+0x5e>
  {
    result = osErrorOS;
 8009a1e:	23ff      	movs	r3, #255	; 0xff
 8009a20:	60fb      	str	r3, [r7, #12]
  }
  return result;
 8009a22:	68fb      	ldr	r3, [r7, #12]
}
 8009a24:	4618      	mov	r0, r3
 8009a26:	3710      	adds	r7, #16
 8009a28:	46bd      	mov	sp, r7
 8009a2a:	bd80      	pop	{r7, pc}
 8009a2c:	e000ed04 	.word	0xe000ed04

08009a30 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 8009a30:	b580      	push	{r7, lr}
 8009a32:	b086      	sub	sp, #24
 8009a34:	af02      	add	r7, sp, #8
 8009a36:	6078      	str	r0, [r7, #4]
 8009a38:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	685b      	ldr	r3, [r3, #4]
 8009a3e:	2b00      	cmp	r3, #0
 8009a40:	d010      	beq.n	8009a64 <osSemaphoreCreate+0x34>
    if (count == 1) {
 8009a42:	683b      	ldr	r3, [r7, #0]
 8009a44:	2b01      	cmp	r3, #1
 8009a46:	d10b      	bne.n	8009a60 <osSemaphoreCreate+0x30>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	685a      	ldr	r2, [r3, #4]
 8009a4c:	2303      	movs	r3, #3
 8009a4e:	9300      	str	r3, [sp, #0]
 8009a50:	4613      	mov	r3, r2
 8009a52:	2200      	movs	r2, #0
 8009a54:	2100      	movs	r1, #0
 8009a56:	2001      	movs	r0, #1
 8009a58:	f000 fada 	bl	800a010 <xQueueGenericCreateStatic>
 8009a5c:	4603      	mov	r3, r0
 8009a5e:	e016      	b.n	8009a8e <osSemaphoreCreate+0x5e>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 8009a60:	2300      	movs	r3, #0
 8009a62:	e014      	b.n	8009a8e <osSemaphoreCreate+0x5e>
#endif
    }
  }
  else {
    if (count == 1) {
 8009a64:	683b      	ldr	r3, [r7, #0]
 8009a66:	2b01      	cmp	r3, #1
 8009a68:	d110      	bne.n	8009a8c <osSemaphoreCreate+0x5c>
      vSemaphoreCreateBinary(sema);
 8009a6a:	2203      	movs	r2, #3
 8009a6c:	2100      	movs	r1, #0
 8009a6e:	2001      	movs	r0, #1
 8009a70:	f000 fb4b 	bl	800a10a <xQueueGenericCreate>
 8009a74:	60f8      	str	r0, [r7, #12]
 8009a76:	68fb      	ldr	r3, [r7, #12]
 8009a78:	2b00      	cmp	r3, #0
 8009a7a:	d005      	beq.n	8009a88 <osSemaphoreCreate+0x58>
 8009a7c:	2300      	movs	r3, #0
 8009a7e:	2200      	movs	r2, #0
 8009a80:	2100      	movs	r1, #0
 8009a82:	68f8      	ldr	r0, [r7, #12]
 8009a84:	f000 fbee 	bl	800a264 <xQueueGenericSend>
      return sema;
 8009a88:	68fb      	ldr	r3, [r7, #12]
 8009a8a:	e000      	b.n	8009a8e <osSemaphoreCreate+0x5e>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 8009a8c:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 8009a8e:	4618      	mov	r0, r3
 8009a90:	3710      	adds	r7, #16
 8009a92:	46bd      	mov	sp, r7
 8009a94:	bd80      	pop	{r7, pc}
	...

08009a98 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 8009a98:	b580      	push	{r7, lr}
 8009a9a:	b084      	sub	sp, #16
 8009a9c:	af00      	add	r7, sp, #0
 8009a9e:	6078      	str	r0, [r7, #4]
 8009aa0:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8009aa2:	2300      	movs	r3, #0
 8009aa4:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	2b00      	cmp	r3, #0
 8009aaa:	d101      	bne.n	8009ab0 <osSemaphoreWait+0x18>
    return osErrorParameter;
 8009aac:	2380      	movs	r3, #128	; 0x80
 8009aae:	e03a      	b.n	8009b26 <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 8009ab0:	2300      	movs	r3, #0
 8009ab2:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8009ab4:	683b      	ldr	r3, [r7, #0]
 8009ab6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009aba:	d103      	bne.n	8009ac4 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 8009abc:	f04f 33ff 	mov.w	r3, #4294967295
 8009ac0:	60fb      	str	r3, [r7, #12]
 8009ac2:	e009      	b.n	8009ad8 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 8009ac4:	683b      	ldr	r3, [r7, #0]
 8009ac6:	2b00      	cmp	r3, #0
 8009ac8:	d006      	beq.n	8009ad8 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8009aca:	683b      	ldr	r3, [r7, #0]
 8009acc:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 8009ace:	68fb      	ldr	r3, [r7, #12]
 8009ad0:	2b00      	cmp	r3, #0
 8009ad2:	d101      	bne.n	8009ad8 <osSemaphoreWait+0x40>
      ticks = 1;
 8009ad4:	2301      	movs	r3, #1
 8009ad6:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8009ad8:	f7ff fe79 	bl	80097ce <inHandlerMode>
 8009adc:	4603      	mov	r3, r0
 8009ade:	2b00      	cmp	r3, #0
 8009ae0:	d017      	beq.n	8009b12 <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8009ae2:	f107 0308 	add.w	r3, r7, #8
 8009ae6:	461a      	mov	r2, r3
 8009ae8:	2100      	movs	r1, #0
 8009aea:	6878      	ldr	r0, [r7, #4]
 8009aec:	f000 ffdc 	bl	800aaa8 <xQueueReceiveFromISR>
 8009af0:	4603      	mov	r3, r0
 8009af2:	2b01      	cmp	r3, #1
 8009af4:	d001      	beq.n	8009afa <osSemaphoreWait+0x62>
      return osErrorOS;
 8009af6:	23ff      	movs	r3, #255	; 0xff
 8009af8:	e015      	b.n	8009b26 <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8009afa:	68bb      	ldr	r3, [r7, #8]
 8009afc:	2b00      	cmp	r3, #0
 8009afe:	d011      	beq.n	8009b24 <osSemaphoreWait+0x8c>
 8009b00:	4b0b      	ldr	r3, [pc, #44]	; (8009b30 <osSemaphoreWait+0x98>)
 8009b02:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009b06:	601a      	str	r2, [r3, #0]
 8009b08:	f3bf 8f4f 	dsb	sy
 8009b0c:	f3bf 8f6f 	isb	sy
 8009b10:	e008      	b.n	8009b24 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 8009b12:	68f9      	ldr	r1, [r7, #12]
 8009b14:	6878      	ldr	r0, [r7, #4]
 8009b16:	f000 feb7 	bl	800a888 <xQueueSemaphoreTake>
 8009b1a:	4603      	mov	r3, r0
 8009b1c:	2b01      	cmp	r3, #1
 8009b1e:	d001      	beq.n	8009b24 <osSemaphoreWait+0x8c>
    return osErrorOS;
 8009b20:	23ff      	movs	r3, #255	; 0xff
 8009b22:	e000      	b.n	8009b26 <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 8009b24:	2300      	movs	r3, #0
}
 8009b26:	4618      	mov	r0, r3
 8009b28:	3710      	adds	r7, #16
 8009b2a:	46bd      	mov	sp, r7
 8009b2c:	bd80      	pop	{r7, pc}
 8009b2e:	bf00      	nop
 8009b30:	e000ed04 	.word	0xe000ed04

08009b34 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 8009b34:	b580      	push	{r7, lr}
 8009b36:	b084      	sub	sp, #16
 8009b38:	af00      	add	r7, sp, #0
 8009b3a:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8009b3c:	2300      	movs	r3, #0
 8009b3e:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8009b40:	2300      	movs	r3, #0
 8009b42:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 8009b44:	f7ff fe43 	bl	80097ce <inHandlerMode>
 8009b48:	4603      	mov	r3, r0
 8009b4a:	2b00      	cmp	r3, #0
 8009b4c:	d016      	beq.n	8009b7c <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8009b4e:	f107 0308 	add.w	r3, r7, #8
 8009b52:	4619      	mov	r1, r3
 8009b54:	6878      	ldr	r0, [r7, #4]
 8009b56:	f000 fd23 	bl	800a5a0 <xQueueGiveFromISR>
 8009b5a:	4603      	mov	r3, r0
 8009b5c:	2b01      	cmp	r3, #1
 8009b5e:	d001      	beq.n	8009b64 <osSemaphoreRelease+0x30>
      return osErrorOS;
 8009b60:	23ff      	movs	r3, #255	; 0xff
 8009b62:	e017      	b.n	8009b94 <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8009b64:	68bb      	ldr	r3, [r7, #8]
 8009b66:	2b00      	cmp	r3, #0
 8009b68:	d013      	beq.n	8009b92 <osSemaphoreRelease+0x5e>
 8009b6a:	4b0c      	ldr	r3, [pc, #48]	; (8009b9c <osSemaphoreRelease+0x68>)
 8009b6c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009b70:	601a      	str	r2, [r3, #0]
 8009b72:	f3bf 8f4f 	dsb	sy
 8009b76:	f3bf 8f6f 	isb	sy
 8009b7a:	e00a      	b.n	8009b92 <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 8009b7c:	2300      	movs	r3, #0
 8009b7e:	2200      	movs	r2, #0
 8009b80:	2100      	movs	r1, #0
 8009b82:	6878      	ldr	r0, [r7, #4]
 8009b84:	f000 fb6e 	bl	800a264 <xQueueGenericSend>
 8009b88:	4603      	mov	r3, r0
 8009b8a:	2b01      	cmp	r3, #1
 8009b8c:	d001      	beq.n	8009b92 <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 8009b8e:	23ff      	movs	r3, #255	; 0xff
 8009b90:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 8009b92:	68fb      	ldr	r3, [r7, #12]
}
 8009b94:	4618      	mov	r0, r3
 8009b96:	3710      	adds	r7, #16
 8009b98:	46bd      	mov	sp, r7
 8009b9a:	bd80      	pop	{r7, pc}
 8009b9c:	e000ed04 	.word	0xe000ed04

08009ba0 <osSemaphoreDelete>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreDelete shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreDelete (osSemaphoreId semaphore_id)
{
 8009ba0:	b580      	push	{r7, lr}
 8009ba2:	b082      	sub	sp, #8
 8009ba4:	af00      	add	r7, sp, #0
 8009ba6:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 8009ba8:	f7ff fe11 	bl	80097ce <inHandlerMode>
 8009bac:	4603      	mov	r3, r0
 8009bae:	2b00      	cmp	r3, #0
 8009bb0:	d001      	beq.n	8009bb6 <osSemaphoreDelete+0x16>
    return osErrorISR;
 8009bb2:	2382      	movs	r3, #130	; 0x82
 8009bb4:	e003      	b.n	8009bbe <osSemaphoreDelete+0x1e>
  }

  vSemaphoreDelete(semaphore_id);
 8009bb6:	6878      	ldr	r0, [r7, #4]
 8009bb8:	f001 f837 	bl	800ac2a <vQueueDelete>

  return osOK; 
 8009bbc:	2300      	movs	r3, #0
}
 8009bbe:	4618      	mov	r0, r3
 8009bc0:	3708      	adds	r7, #8
 8009bc2:	46bd      	mov	sp, r7
 8009bc4:	bd80      	pop	{r7, pc}

08009bc6 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8009bc6:	b590      	push	{r4, r7, lr}
 8009bc8:	b085      	sub	sp, #20
 8009bca:	af02      	add	r7, sp, #8
 8009bcc:	6078      	str	r0, [r7, #4]
 8009bce:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	689b      	ldr	r3, [r3, #8]
 8009bd4:	2b00      	cmp	r3, #0
 8009bd6:	d012      	beq.n	8009bfe <osMessageCreate+0x38>
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	68db      	ldr	r3, [r3, #12]
 8009bdc:	2b00      	cmp	r3, #0
 8009bde:	d00e      	beq.n	8009bfe <osMessageCreate+0x38>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	6818      	ldr	r0, [r3, #0]
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	6859      	ldr	r1, [r3, #4]
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	689a      	ldr	r2, [r3, #8]
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	68dc      	ldr	r4, [r3, #12]
 8009bf0:	2300      	movs	r3, #0
 8009bf2:	9300      	str	r3, [sp, #0]
 8009bf4:	4623      	mov	r3, r4
 8009bf6:	f000 fa0b 	bl	800a010 <xQueueGenericCreateStatic>
 8009bfa:	4603      	mov	r3, r0
 8009bfc:	e008      	b.n	8009c10 <osMessageCreate+0x4a>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	6818      	ldr	r0, [r3, #0]
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	685b      	ldr	r3, [r3, #4]
 8009c06:	2200      	movs	r2, #0
 8009c08:	4619      	mov	r1, r3
 8009c0a:	f000 fa7e 	bl	800a10a <xQueueGenericCreate>
 8009c0e:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 8009c10:	4618      	mov	r0, r3
 8009c12:	370c      	adds	r7, #12
 8009c14:	46bd      	mov	sp, r7
 8009c16:	bd90      	pop	{r4, r7, pc}

08009c18 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 8009c18:	b580      	push	{r7, lr}
 8009c1a:	b086      	sub	sp, #24
 8009c1c:	af00      	add	r7, sp, #0
 8009c1e:	60f8      	str	r0, [r7, #12]
 8009c20:	60b9      	str	r1, [r7, #8]
 8009c22:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 8009c24:	2300      	movs	r3, #0
 8009c26:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 8009c2c:	697b      	ldr	r3, [r7, #20]
 8009c2e:	2b00      	cmp	r3, #0
 8009c30:	d101      	bne.n	8009c36 <osMessagePut+0x1e>
    ticks = 1;
 8009c32:	2301      	movs	r3, #1
 8009c34:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 8009c36:	f7ff fdca 	bl	80097ce <inHandlerMode>
 8009c3a:	4603      	mov	r3, r0
 8009c3c:	2b00      	cmp	r3, #0
 8009c3e:	d018      	beq.n	8009c72 <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 8009c40:	f107 0210 	add.w	r2, r7, #16
 8009c44:	f107 0108 	add.w	r1, r7, #8
 8009c48:	2300      	movs	r3, #0
 8009c4a:	68f8      	ldr	r0, [r7, #12]
 8009c4c:	f000 fc0c 	bl	800a468 <xQueueGenericSendFromISR>
 8009c50:	4603      	mov	r3, r0
 8009c52:	2b01      	cmp	r3, #1
 8009c54:	d001      	beq.n	8009c5a <osMessagePut+0x42>
      return osErrorOS;
 8009c56:	23ff      	movs	r3, #255	; 0xff
 8009c58:	e018      	b.n	8009c8c <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8009c5a:	693b      	ldr	r3, [r7, #16]
 8009c5c:	2b00      	cmp	r3, #0
 8009c5e:	d014      	beq.n	8009c8a <osMessagePut+0x72>
 8009c60:	4b0c      	ldr	r3, [pc, #48]	; (8009c94 <osMessagePut+0x7c>)
 8009c62:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009c66:	601a      	str	r2, [r3, #0]
 8009c68:	f3bf 8f4f 	dsb	sy
 8009c6c:	f3bf 8f6f 	isb	sy
 8009c70:	e00b      	b.n	8009c8a <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 8009c72:	f107 0108 	add.w	r1, r7, #8
 8009c76:	2300      	movs	r3, #0
 8009c78:	697a      	ldr	r2, [r7, #20]
 8009c7a:	68f8      	ldr	r0, [r7, #12]
 8009c7c:	f000 faf2 	bl	800a264 <xQueueGenericSend>
 8009c80:	4603      	mov	r3, r0
 8009c82:	2b01      	cmp	r3, #1
 8009c84:	d001      	beq.n	8009c8a <osMessagePut+0x72>
      return osErrorOS;
 8009c86:	23ff      	movs	r3, #255	; 0xff
 8009c88:	e000      	b.n	8009c8c <osMessagePut+0x74>
    }
  }
  
  return osOK;
 8009c8a:	2300      	movs	r3, #0
}
 8009c8c:	4618      	mov	r0, r3
 8009c8e:	3718      	adds	r7, #24
 8009c90:	46bd      	mov	sp, r7
 8009c92:	bd80      	pop	{r7, pc}
 8009c94:	e000ed04 	.word	0xe000ed04

08009c98 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 8009c98:	b590      	push	{r4, r7, lr}
 8009c9a:	b08b      	sub	sp, #44	; 0x2c
 8009c9c:	af00      	add	r7, sp, #0
 8009c9e:	60f8      	str	r0, [r7, #12]
 8009ca0:	60b9      	str	r1, [r7, #8]
 8009ca2:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 8009ca4:	68bb      	ldr	r3, [r7, #8]
 8009ca6:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 8009ca8:	2300      	movs	r3, #0
 8009caa:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 8009cac:	68bb      	ldr	r3, [r7, #8]
 8009cae:	2b00      	cmp	r3, #0
 8009cb0:	d10a      	bne.n	8009cc8 <osMessageGet+0x30>
    event.status = osErrorParameter;
 8009cb2:	2380      	movs	r3, #128	; 0x80
 8009cb4:	617b      	str	r3, [r7, #20]
    return event;
 8009cb6:	68fb      	ldr	r3, [r7, #12]
 8009cb8:	461c      	mov	r4, r3
 8009cba:	f107 0314 	add.w	r3, r7, #20
 8009cbe:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8009cc2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8009cc6:	e054      	b.n	8009d72 <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 8009cc8:	2300      	movs	r3, #0
 8009cca:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 8009ccc:	2300      	movs	r3, #0
 8009cce:	627b      	str	r3, [r7, #36]	; 0x24
  if (millisec == osWaitForever) {
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009cd6:	d103      	bne.n	8009ce0 <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 8009cd8:	f04f 33ff 	mov.w	r3, #4294967295
 8009cdc:	627b      	str	r3, [r7, #36]	; 0x24
 8009cde:	e009      	b.n	8009cf4 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	2b00      	cmp	r3, #0
 8009ce4:	d006      	beq.n	8009cf4 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	627b      	str	r3, [r7, #36]	; 0x24
    if (ticks == 0) {
 8009cea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009cec:	2b00      	cmp	r3, #0
 8009cee:	d101      	bne.n	8009cf4 <osMessageGet+0x5c>
      ticks = 1;
 8009cf0:	2301      	movs	r3, #1
 8009cf2:	627b      	str	r3, [r7, #36]	; 0x24
    }
  }
  
  if (inHandlerMode()) {
 8009cf4:	f7ff fd6b 	bl	80097ce <inHandlerMode>
 8009cf8:	4603      	mov	r3, r0
 8009cfa:	2b00      	cmp	r3, #0
 8009cfc:	d01c      	beq.n	8009d38 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 8009cfe:	f107 0220 	add.w	r2, r7, #32
 8009d02:	f107 0314 	add.w	r3, r7, #20
 8009d06:	3304      	adds	r3, #4
 8009d08:	4619      	mov	r1, r3
 8009d0a:	68b8      	ldr	r0, [r7, #8]
 8009d0c:	f000 fecc 	bl	800aaa8 <xQueueReceiveFromISR>
 8009d10:	4603      	mov	r3, r0
 8009d12:	2b01      	cmp	r3, #1
 8009d14:	d102      	bne.n	8009d1c <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 8009d16:	2310      	movs	r3, #16
 8009d18:	617b      	str	r3, [r7, #20]
 8009d1a:	e001      	b.n	8009d20 <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 8009d1c:	2300      	movs	r3, #0
 8009d1e:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 8009d20:	6a3b      	ldr	r3, [r7, #32]
 8009d22:	2b00      	cmp	r3, #0
 8009d24:	d01d      	beq.n	8009d62 <osMessageGet+0xca>
 8009d26:	4b15      	ldr	r3, [pc, #84]	; (8009d7c <osMessageGet+0xe4>)
 8009d28:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009d2c:	601a      	str	r2, [r3, #0]
 8009d2e:	f3bf 8f4f 	dsb	sy
 8009d32:	f3bf 8f6f 	isb	sy
 8009d36:	e014      	b.n	8009d62 <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 8009d38:	f107 0314 	add.w	r3, r7, #20
 8009d3c:	3304      	adds	r3, #4
 8009d3e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009d40:	4619      	mov	r1, r3
 8009d42:	68b8      	ldr	r0, [r7, #8]
 8009d44:	f000 fcbe 	bl	800a6c4 <xQueueReceive>
 8009d48:	4603      	mov	r3, r0
 8009d4a:	2b01      	cmp	r3, #1
 8009d4c:	d102      	bne.n	8009d54 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 8009d4e:	2310      	movs	r3, #16
 8009d50:	617b      	str	r3, [r7, #20]
 8009d52:	e006      	b.n	8009d62 <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8009d54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d56:	2b00      	cmp	r3, #0
 8009d58:	d101      	bne.n	8009d5e <osMessageGet+0xc6>
 8009d5a:	2300      	movs	r3, #0
 8009d5c:	e000      	b.n	8009d60 <osMessageGet+0xc8>
 8009d5e:	2340      	movs	r3, #64	; 0x40
 8009d60:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 8009d62:	68fb      	ldr	r3, [r7, #12]
 8009d64:	461c      	mov	r4, r3
 8009d66:	f107 0314 	add.w	r3, r7, #20
 8009d6a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8009d6e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8009d72:	68f8      	ldr	r0, [r7, #12]
 8009d74:	372c      	adds	r7, #44	; 0x2c
 8009d76:	46bd      	mov	sp, r7
 8009d78:	bd90      	pop	{r4, r7, pc}
 8009d7a:	bf00      	nop
 8009d7c:	e000ed04 	.word	0xe000ed04

08009d80 <osMessageWaiting>:
* @brief  Get the number of messaged stored in a queue.
* @param  queue_id  message queue ID obtained with \ref osMessageCreate.
* @retval number of messages stored in a queue.
*/
uint32_t osMessageWaiting(osMessageQId queue_id)
{
 8009d80:	b580      	push	{r7, lr}
 8009d82:	b082      	sub	sp, #8
 8009d84:	af00      	add	r7, sp, #0
 8009d86:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 8009d88:	f7ff fd21 	bl	80097ce <inHandlerMode>
 8009d8c:	4603      	mov	r3, r0
 8009d8e:	2b00      	cmp	r3, #0
 8009d90:	d004      	beq.n	8009d9c <osMessageWaiting+0x1c>
    return uxQueueMessagesWaitingFromISR(queue_id);
 8009d92:	6878      	ldr	r0, [r7, #4]
 8009d94:	f000 ff2a 	bl	800abec <uxQueueMessagesWaitingFromISR>
 8009d98:	4603      	mov	r3, r0
 8009d9a:	e003      	b.n	8009da4 <osMessageWaiting+0x24>
  }
  else
  {
    return uxQueueMessagesWaiting(queue_id);
 8009d9c:	6878      	ldr	r0, [r7, #4]
 8009d9e:	f000 ff06 	bl	800abae <uxQueueMessagesWaiting>
 8009da2:	4603      	mov	r3, r0
  }
}
 8009da4:	4618      	mov	r0, r3
 8009da6:	3708      	adds	r7, #8
 8009da8:	46bd      	mov	sp, r7
 8009daa:	bd80      	pop	{r7, pc}

08009dac <osMessageDelete>:
* @brief Delete a Message Queue
* @param  queue_id  message queue ID obtained with \ref osMessageCreate.
* @retval  status code that indicates the execution status of the function.
*/
osStatus osMessageDelete (osMessageQId queue_id)
{
 8009dac:	b580      	push	{r7, lr}
 8009dae:	b082      	sub	sp, #8
 8009db0:	af00      	add	r7, sp, #0
 8009db2:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 8009db4:	f7ff fd0b 	bl	80097ce <inHandlerMode>
 8009db8:	4603      	mov	r3, r0
 8009dba:	2b00      	cmp	r3, #0
 8009dbc:	d001      	beq.n	8009dc2 <osMessageDelete+0x16>
    return osErrorISR;
 8009dbe:	2382      	movs	r3, #130	; 0x82
 8009dc0:	e003      	b.n	8009dca <osMessageDelete+0x1e>
  }

  vQueueDelete(queue_id);
 8009dc2:	6878      	ldr	r0, [r7, #4]
 8009dc4:	f000 ff31 	bl	800ac2a <vQueueDelete>

  return osOK; 
 8009dc8:	2300      	movs	r3, #0
}
 8009dca:	4618      	mov	r0, r3
 8009dcc:	3708      	adds	r7, #8
 8009dce:	46bd      	mov	sp, r7
 8009dd0:	bd80      	pop	{r7, pc}

08009dd2 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8009dd2:	b480      	push	{r7}
 8009dd4:	b083      	sub	sp, #12
 8009dd6:	af00      	add	r7, sp, #0
 8009dd8:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	f103 0208 	add.w	r2, r3, #8
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	f04f 32ff 	mov.w	r2, #4294967295
 8009dea:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	f103 0208 	add.w	r2, r3, #8
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	f103 0208 	add.w	r2, r3, #8
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	2200      	movs	r2, #0
 8009e04:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8009e06:	bf00      	nop
 8009e08:	370c      	adds	r7, #12
 8009e0a:	46bd      	mov	sp, r7
 8009e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e10:	4770      	bx	lr

08009e12 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8009e12:	b480      	push	{r7}
 8009e14:	b083      	sub	sp, #12
 8009e16:	af00      	add	r7, sp, #0
 8009e18:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	2200      	movs	r2, #0
 8009e1e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8009e20:	bf00      	nop
 8009e22:	370c      	adds	r7, #12
 8009e24:	46bd      	mov	sp, r7
 8009e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e2a:	4770      	bx	lr

08009e2c <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009e2c:	b480      	push	{r7}
 8009e2e:	b085      	sub	sp, #20
 8009e30:	af00      	add	r7, sp, #0
 8009e32:	6078      	str	r0, [r7, #4]
 8009e34:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	685b      	ldr	r3, [r3, #4]
 8009e3a:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8009e3c:	683b      	ldr	r3, [r7, #0]
 8009e3e:	68fa      	ldr	r2, [r7, #12]
 8009e40:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8009e42:	68fb      	ldr	r3, [r7, #12]
 8009e44:	689a      	ldr	r2, [r3, #8]
 8009e46:	683b      	ldr	r3, [r7, #0]
 8009e48:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8009e4a:	68fb      	ldr	r3, [r7, #12]
 8009e4c:	689b      	ldr	r3, [r3, #8]
 8009e4e:	683a      	ldr	r2, [r7, #0]
 8009e50:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8009e52:	68fb      	ldr	r3, [r7, #12]
 8009e54:	683a      	ldr	r2, [r7, #0]
 8009e56:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8009e58:	683b      	ldr	r3, [r7, #0]
 8009e5a:	687a      	ldr	r2, [r7, #4]
 8009e5c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	681b      	ldr	r3, [r3, #0]
 8009e62:	1c5a      	adds	r2, r3, #1
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	601a      	str	r2, [r3, #0]
}
 8009e68:	bf00      	nop
 8009e6a:	3714      	adds	r7, #20
 8009e6c:	46bd      	mov	sp, r7
 8009e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e72:	4770      	bx	lr

08009e74 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009e74:	b480      	push	{r7}
 8009e76:	b085      	sub	sp, #20
 8009e78:	af00      	add	r7, sp, #0
 8009e7a:	6078      	str	r0, [r7, #4]
 8009e7c:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8009e7e:	683b      	ldr	r3, [r7, #0]
 8009e80:	681b      	ldr	r3, [r3, #0]
 8009e82:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8009e84:	68bb      	ldr	r3, [r7, #8]
 8009e86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009e8a:	d103      	bne.n	8009e94 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	691b      	ldr	r3, [r3, #16]
 8009e90:	60fb      	str	r3, [r7, #12]
 8009e92:	e00c      	b.n	8009eae <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	3308      	adds	r3, #8
 8009e98:	60fb      	str	r3, [r7, #12]
 8009e9a:	e002      	b.n	8009ea2 <vListInsert+0x2e>
 8009e9c:	68fb      	ldr	r3, [r7, #12]
 8009e9e:	685b      	ldr	r3, [r3, #4]
 8009ea0:	60fb      	str	r3, [r7, #12]
 8009ea2:	68fb      	ldr	r3, [r7, #12]
 8009ea4:	685b      	ldr	r3, [r3, #4]
 8009ea6:	681b      	ldr	r3, [r3, #0]
 8009ea8:	68ba      	ldr	r2, [r7, #8]
 8009eaa:	429a      	cmp	r2, r3
 8009eac:	d2f6      	bcs.n	8009e9c <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8009eae:	68fb      	ldr	r3, [r7, #12]
 8009eb0:	685a      	ldr	r2, [r3, #4]
 8009eb2:	683b      	ldr	r3, [r7, #0]
 8009eb4:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8009eb6:	683b      	ldr	r3, [r7, #0]
 8009eb8:	685b      	ldr	r3, [r3, #4]
 8009eba:	683a      	ldr	r2, [r7, #0]
 8009ebc:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8009ebe:	683b      	ldr	r3, [r7, #0]
 8009ec0:	68fa      	ldr	r2, [r7, #12]
 8009ec2:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8009ec4:	68fb      	ldr	r3, [r7, #12]
 8009ec6:	683a      	ldr	r2, [r7, #0]
 8009ec8:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8009eca:	683b      	ldr	r3, [r7, #0]
 8009ecc:	687a      	ldr	r2, [r7, #4]
 8009ece:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	681b      	ldr	r3, [r3, #0]
 8009ed4:	1c5a      	adds	r2, r3, #1
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	601a      	str	r2, [r3, #0]
}
 8009eda:	bf00      	nop
 8009edc:	3714      	adds	r7, #20
 8009ede:	46bd      	mov	sp, r7
 8009ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ee4:	4770      	bx	lr

08009ee6 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8009ee6:	b480      	push	{r7}
 8009ee8:	b085      	sub	sp, #20
 8009eea:	af00      	add	r7, sp, #0
 8009eec:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	691b      	ldr	r3, [r3, #16]
 8009ef2:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	685b      	ldr	r3, [r3, #4]
 8009ef8:	687a      	ldr	r2, [r7, #4]
 8009efa:	6892      	ldr	r2, [r2, #8]
 8009efc:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	689b      	ldr	r3, [r3, #8]
 8009f02:	687a      	ldr	r2, [r7, #4]
 8009f04:	6852      	ldr	r2, [r2, #4]
 8009f06:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8009f08:	68fb      	ldr	r3, [r7, #12]
 8009f0a:	685b      	ldr	r3, [r3, #4]
 8009f0c:	687a      	ldr	r2, [r7, #4]
 8009f0e:	429a      	cmp	r2, r3
 8009f10:	d103      	bne.n	8009f1a <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	689a      	ldr	r2, [r3, #8]
 8009f16:	68fb      	ldr	r3, [r7, #12]
 8009f18:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	2200      	movs	r2, #0
 8009f1e:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8009f20:	68fb      	ldr	r3, [r7, #12]
 8009f22:	681b      	ldr	r3, [r3, #0]
 8009f24:	1e5a      	subs	r2, r3, #1
 8009f26:	68fb      	ldr	r3, [r7, #12]
 8009f28:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8009f2a:	68fb      	ldr	r3, [r7, #12]
 8009f2c:	681b      	ldr	r3, [r3, #0]
}
 8009f2e:	4618      	mov	r0, r3
 8009f30:	3714      	adds	r7, #20
 8009f32:	46bd      	mov	sp, r7
 8009f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f38:	4770      	bx	lr
	...

08009f3c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8009f3c:	b580      	push	{r7, lr}
 8009f3e:	b084      	sub	sp, #16
 8009f40:	af00      	add	r7, sp, #0
 8009f42:	6078      	str	r0, [r7, #4]
 8009f44:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8009f4a:	68fb      	ldr	r3, [r7, #12]
 8009f4c:	2b00      	cmp	r3, #0
 8009f4e:	d10b      	bne.n	8009f68 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8009f50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f54:	b672      	cpsid	i
 8009f56:	f383 8811 	msr	BASEPRI, r3
 8009f5a:	f3bf 8f6f 	isb	sy
 8009f5e:	f3bf 8f4f 	dsb	sy
 8009f62:	b662      	cpsie	i
 8009f64:	60bb      	str	r3, [r7, #8]
 8009f66:	e7fe      	b.n	8009f66 <xQueueGenericReset+0x2a>

	taskENTER_CRITICAL();
 8009f68:	f002 f9fe 	bl	800c368 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009f6c:	68fb      	ldr	r3, [r7, #12]
 8009f6e:	681a      	ldr	r2, [r3, #0]
 8009f70:	68fb      	ldr	r3, [r7, #12]
 8009f72:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009f74:	68f9      	ldr	r1, [r7, #12]
 8009f76:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8009f78:	fb01 f303 	mul.w	r3, r1, r3
 8009f7c:	441a      	add	r2, r3
 8009f7e:	68fb      	ldr	r3, [r7, #12]
 8009f80:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8009f82:	68fb      	ldr	r3, [r7, #12]
 8009f84:	2200      	movs	r2, #0
 8009f86:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8009f88:	68fb      	ldr	r3, [r7, #12]
 8009f8a:	681a      	ldr	r2, [r3, #0]
 8009f8c:	68fb      	ldr	r3, [r7, #12]
 8009f8e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009f90:	68fb      	ldr	r3, [r7, #12]
 8009f92:	681a      	ldr	r2, [r3, #0]
 8009f94:	68fb      	ldr	r3, [r7, #12]
 8009f96:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009f98:	3b01      	subs	r3, #1
 8009f9a:	68f9      	ldr	r1, [r7, #12]
 8009f9c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8009f9e:	fb01 f303 	mul.w	r3, r1, r3
 8009fa2:	441a      	add	r2, r3
 8009fa4:	68fb      	ldr	r3, [r7, #12]
 8009fa6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8009fa8:	68fb      	ldr	r3, [r7, #12]
 8009faa:	22ff      	movs	r2, #255	; 0xff
 8009fac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8009fb0:	68fb      	ldr	r3, [r7, #12]
 8009fb2:	22ff      	movs	r2, #255	; 0xff
 8009fb4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8009fb8:	683b      	ldr	r3, [r7, #0]
 8009fba:	2b00      	cmp	r3, #0
 8009fbc:	d114      	bne.n	8009fe8 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009fbe:	68fb      	ldr	r3, [r7, #12]
 8009fc0:	691b      	ldr	r3, [r3, #16]
 8009fc2:	2b00      	cmp	r3, #0
 8009fc4:	d01a      	beq.n	8009ffc <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009fc6:	68fb      	ldr	r3, [r7, #12]
 8009fc8:	3310      	adds	r3, #16
 8009fca:	4618      	mov	r0, r3
 8009fcc:	f001 fcc4 	bl	800b958 <xTaskRemoveFromEventList>
 8009fd0:	4603      	mov	r3, r0
 8009fd2:	2b00      	cmp	r3, #0
 8009fd4:	d012      	beq.n	8009ffc <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8009fd6:	4b0d      	ldr	r3, [pc, #52]	; (800a00c <xQueueGenericReset+0xd0>)
 8009fd8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009fdc:	601a      	str	r2, [r3, #0]
 8009fde:	f3bf 8f4f 	dsb	sy
 8009fe2:	f3bf 8f6f 	isb	sy
 8009fe6:	e009      	b.n	8009ffc <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8009fe8:	68fb      	ldr	r3, [r7, #12]
 8009fea:	3310      	adds	r3, #16
 8009fec:	4618      	mov	r0, r3
 8009fee:	f7ff fef0 	bl	8009dd2 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8009ff2:	68fb      	ldr	r3, [r7, #12]
 8009ff4:	3324      	adds	r3, #36	; 0x24
 8009ff6:	4618      	mov	r0, r3
 8009ff8:	f7ff feeb 	bl	8009dd2 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8009ffc:	f002 f9e6 	bl	800c3cc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800a000:	2301      	movs	r3, #1
}
 800a002:	4618      	mov	r0, r3
 800a004:	3710      	adds	r7, #16
 800a006:	46bd      	mov	sp, r7
 800a008:	bd80      	pop	{r7, pc}
 800a00a:	bf00      	nop
 800a00c:	e000ed04 	.word	0xe000ed04

0800a010 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800a010:	b580      	push	{r7, lr}
 800a012:	b08e      	sub	sp, #56	; 0x38
 800a014:	af02      	add	r7, sp, #8
 800a016:	60f8      	str	r0, [r7, #12]
 800a018:	60b9      	str	r1, [r7, #8]
 800a01a:	607a      	str	r2, [r7, #4]
 800a01c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a01e:	68fb      	ldr	r3, [r7, #12]
 800a020:	2b00      	cmp	r3, #0
 800a022:	d10b      	bne.n	800a03c <xQueueGenericCreateStatic+0x2c>
 800a024:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a028:	b672      	cpsid	i
 800a02a:	f383 8811 	msr	BASEPRI, r3
 800a02e:	f3bf 8f6f 	isb	sy
 800a032:	f3bf 8f4f 	dsb	sy
 800a036:	b662      	cpsie	i
 800a038:	62bb      	str	r3, [r7, #40]	; 0x28
 800a03a:	e7fe      	b.n	800a03a <xQueueGenericCreateStatic+0x2a>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800a03c:	683b      	ldr	r3, [r7, #0]
 800a03e:	2b00      	cmp	r3, #0
 800a040:	d10b      	bne.n	800a05a <xQueueGenericCreateStatic+0x4a>
 800a042:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a046:	b672      	cpsid	i
 800a048:	f383 8811 	msr	BASEPRI, r3
 800a04c:	f3bf 8f6f 	isb	sy
 800a050:	f3bf 8f4f 	dsb	sy
 800a054:	b662      	cpsie	i
 800a056:	627b      	str	r3, [r7, #36]	; 0x24
 800a058:	e7fe      	b.n	800a058 <xQueueGenericCreateStatic+0x48>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	2b00      	cmp	r3, #0
 800a05e:	d002      	beq.n	800a066 <xQueueGenericCreateStatic+0x56>
 800a060:	68bb      	ldr	r3, [r7, #8]
 800a062:	2b00      	cmp	r3, #0
 800a064:	d001      	beq.n	800a06a <xQueueGenericCreateStatic+0x5a>
 800a066:	2301      	movs	r3, #1
 800a068:	e000      	b.n	800a06c <xQueueGenericCreateStatic+0x5c>
 800a06a:	2300      	movs	r3, #0
 800a06c:	2b00      	cmp	r3, #0
 800a06e:	d10b      	bne.n	800a088 <xQueueGenericCreateStatic+0x78>
 800a070:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a074:	b672      	cpsid	i
 800a076:	f383 8811 	msr	BASEPRI, r3
 800a07a:	f3bf 8f6f 	isb	sy
 800a07e:	f3bf 8f4f 	dsb	sy
 800a082:	b662      	cpsie	i
 800a084:	623b      	str	r3, [r7, #32]
 800a086:	e7fe      	b.n	800a086 <xQueueGenericCreateStatic+0x76>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	2b00      	cmp	r3, #0
 800a08c:	d102      	bne.n	800a094 <xQueueGenericCreateStatic+0x84>
 800a08e:	68bb      	ldr	r3, [r7, #8]
 800a090:	2b00      	cmp	r3, #0
 800a092:	d101      	bne.n	800a098 <xQueueGenericCreateStatic+0x88>
 800a094:	2301      	movs	r3, #1
 800a096:	e000      	b.n	800a09a <xQueueGenericCreateStatic+0x8a>
 800a098:	2300      	movs	r3, #0
 800a09a:	2b00      	cmp	r3, #0
 800a09c:	d10b      	bne.n	800a0b6 <xQueueGenericCreateStatic+0xa6>
 800a09e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0a2:	b672      	cpsid	i
 800a0a4:	f383 8811 	msr	BASEPRI, r3
 800a0a8:	f3bf 8f6f 	isb	sy
 800a0ac:	f3bf 8f4f 	dsb	sy
 800a0b0:	b662      	cpsie	i
 800a0b2:	61fb      	str	r3, [r7, #28]
 800a0b4:	e7fe      	b.n	800a0b4 <xQueueGenericCreateStatic+0xa4>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800a0b6:	2348      	movs	r3, #72	; 0x48
 800a0b8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800a0ba:	697b      	ldr	r3, [r7, #20]
 800a0bc:	2b48      	cmp	r3, #72	; 0x48
 800a0be:	d00b      	beq.n	800a0d8 <xQueueGenericCreateStatic+0xc8>
 800a0c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0c4:	b672      	cpsid	i
 800a0c6:	f383 8811 	msr	BASEPRI, r3
 800a0ca:	f3bf 8f6f 	isb	sy
 800a0ce:	f3bf 8f4f 	dsb	sy
 800a0d2:	b662      	cpsie	i
 800a0d4:	61bb      	str	r3, [r7, #24]
 800a0d6:	e7fe      	b.n	800a0d6 <xQueueGenericCreateStatic+0xc6>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800a0d8:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a0da:	683b      	ldr	r3, [r7, #0]
 800a0dc:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800a0de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a0e0:	2b00      	cmp	r3, #0
 800a0e2:	d00d      	beq.n	800a100 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800a0e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a0e6:	2201      	movs	r2, #1
 800a0e8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a0ec:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800a0f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a0f2:	9300      	str	r3, [sp, #0]
 800a0f4:	4613      	mov	r3, r2
 800a0f6:	687a      	ldr	r2, [r7, #4]
 800a0f8:	68b9      	ldr	r1, [r7, #8]
 800a0fa:	68f8      	ldr	r0, [r7, #12]
 800a0fc:	f000 f846 	bl	800a18c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800a100:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800a102:	4618      	mov	r0, r3
 800a104:	3730      	adds	r7, #48	; 0x30
 800a106:	46bd      	mov	sp, r7
 800a108:	bd80      	pop	{r7, pc}

0800a10a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800a10a:	b580      	push	{r7, lr}
 800a10c:	b08a      	sub	sp, #40	; 0x28
 800a10e:	af02      	add	r7, sp, #8
 800a110:	60f8      	str	r0, [r7, #12]
 800a112:	60b9      	str	r1, [r7, #8]
 800a114:	4613      	mov	r3, r2
 800a116:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a118:	68fb      	ldr	r3, [r7, #12]
 800a11a:	2b00      	cmp	r3, #0
 800a11c:	d10b      	bne.n	800a136 <xQueueGenericCreate+0x2c>
 800a11e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a122:	b672      	cpsid	i
 800a124:	f383 8811 	msr	BASEPRI, r3
 800a128:	f3bf 8f6f 	isb	sy
 800a12c:	f3bf 8f4f 	dsb	sy
 800a130:	b662      	cpsie	i
 800a132:	613b      	str	r3, [r7, #16]
 800a134:	e7fe      	b.n	800a134 <xQueueGenericCreate+0x2a>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800a136:	68bb      	ldr	r3, [r7, #8]
 800a138:	2b00      	cmp	r3, #0
 800a13a:	d102      	bne.n	800a142 <xQueueGenericCreate+0x38>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800a13c:	2300      	movs	r3, #0
 800a13e:	61fb      	str	r3, [r7, #28]
 800a140:	e004      	b.n	800a14c <xQueueGenericCreate+0x42>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a142:	68fb      	ldr	r3, [r7, #12]
 800a144:	68ba      	ldr	r2, [r7, #8]
 800a146:	fb02 f303 	mul.w	r3, r2, r3
 800a14a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800a14c:	69fb      	ldr	r3, [r7, #28]
 800a14e:	3348      	adds	r3, #72	; 0x48
 800a150:	4618      	mov	r0, r3
 800a152:	f002 fabb 	bl	800c6cc <pvPortMalloc>
 800a156:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800a158:	69bb      	ldr	r3, [r7, #24]
 800a15a:	2b00      	cmp	r3, #0
 800a15c:	d011      	beq.n	800a182 <xQueueGenericCreate+0x78>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800a15e:	69bb      	ldr	r3, [r7, #24]
 800a160:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a162:	697b      	ldr	r3, [r7, #20]
 800a164:	3348      	adds	r3, #72	; 0x48
 800a166:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800a168:	69bb      	ldr	r3, [r7, #24]
 800a16a:	2200      	movs	r2, #0
 800a16c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a170:	79fa      	ldrb	r2, [r7, #7]
 800a172:	69bb      	ldr	r3, [r7, #24]
 800a174:	9300      	str	r3, [sp, #0]
 800a176:	4613      	mov	r3, r2
 800a178:	697a      	ldr	r2, [r7, #20]
 800a17a:	68b9      	ldr	r1, [r7, #8]
 800a17c:	68f8      	ldr	r0, [r7, #12]
 800a17e:	f000 f805 	bl	800a18c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800a182:	69bb      	ldr	r3, [r7, #24]
	}
 800a184:	4618      	mov	r0, r3
 800a186:	3720      	adds	r7, #32
 800a188:	46bd      	mov	sp, r7
 800a18a:	bd80      	pop	{r7, pc}

0800a18c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800a18c:	b580      	push	{r7, lr}
 800a18e:	b084      	sub	sp, #16
 800a190:	af00      	add	r7, sp, #0
 800a192:	60f8      	str	r0, [r7, #12]
 800a194:	60b9      	str	r1, [r7, #8]
 800a196:	607a      	str	r2, [r7, #4]
 800a198:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800a19a:	68bb      	ldr	r3, [r7, #8]
 800a19c:	2b00      	cmp	r3, #0
 800a19e:	d103      	bne.n	800a1a8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800a1a0:	69bb      	ldr	r3, [r7, #24]
 800a1a2:	69ba      	ldr	r2, [r7, #24]
 800a1a4:	601a      	str	r2, [r3, #0]
 800a1a6:	e002      	b.n	800a1ae <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800a1a8:	69bb      	ldr	r3, [r7, #24]
 800a1aa:	687a      	ldr	r2, [r7, #4]
 800a1ac:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800a1ae:	69bb      	ldr	r3, [r7, #24]
 800a1b0:	68fa      	ldr	r2, [r7, #12]
 800a1b2:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800a1b4:	69bb      	ldr	r3, [r7, #24]
 800a1b6:	68ba      	ldr	r2, [r7, #8]
 800a1b8:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800a1ba:	2101      	movs	r1, #1
 800a1bc:	69b8      	ldr	r0, [r7, #24]
 800a1be:	f7ff febd 	bl	8009f3c <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800a1c2:	bf00      	nop
 800a1c4:	3710      	adds	r7, #16
 800a1c6:	46bd      	mov	sp, r7
 800a1c8:	bd80      	pop	{r7, pc}

0800a1ca <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800a1ca:	b580      	push	{r7, lr}
 800a1cc:	b082      	sub	sp, #8
 800a1ce:	af00      	add	r7, sp, #0
 800a1d0:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	2b00      	cmp	r3, #0
 800a1d6:	d00e      	beq.n	800a1f6 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	2200      	movs	r2, #0
 800a1dc:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	2200      	movs	r2, #0
 800a1e2:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	2200      	movs	r2, #0
 800a1e8:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800a1ea:	2300      	movs	r3, #0
 800a1ec:	2200      	movs	r2, #0
 800a1ee:	2100      	movs	r1, #0
 800a1f0:	6878      	ldr	r0, [r7, #4]
 800a1f2:	f000 f837 	bl	800a264 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800a1f6:	bf00      	nop
 800a1f8:	3708      	adds	r7, #8
 800a1fa:	46bd      	mov	sp, r7
 800a1fc:	bd80      	pop	{r7, pc}

0800a1fe <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800a1fe:	b580      	push	{r7, lr}
 800a200:	b086      	sub	sp, #24
 800a202:	af00      	add	r7, sp, #0
 800a204:	4603      	mov	r3, r0
 800a206:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800a208:	2301      	movs	r3, #1
 800a20a:	617b      	str	r3, [r7, #20]
 800a20c:	2300      	movs	r3, #0
 800a20e:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800a210:	79fb      	ldrb	r3, [r7, #7]
 800a212:	461a      	mov	r2, r3
 800a214:	6939      	ldr	r1, [r7, #16]
 800a216:	6978      	ldr	r0, [r7, #20]
 800a218:	f7ff ff77 	bl	800a10a <xQueueGenericCreate>
 800a21c:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800a21e:	68f8      	ldr	r0, [r7, #12]
 800a220:	f7ff ffd3 	bl	800a1ca <prvInitialiseMutex>

		return xNewQueue;
 800a224:	68fb      	ldr	r3, [r7, #12]
	}
 800a226:	4618      	mov	r0, r3
 800a228:	3718      	adds	r7, #24
 800a22a:	46bd      	mov	sp, r7
 800a22c:	bd80      	pop	{r7, pc}

0800a22e <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800a22e:	b580      	push	{r7, lr}
 800a230:	b088      	sub	sp, #32
 800a232:	af02      	add	r7, sp, #8
 800a234:	4603      	mov	r3, r0
 800a236:	6039      	str	r1, [r7, #0]
 800a238:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800a23a:	2301      	movs	r3, #1
 800a23c:	617b      	str	r3, [r7, #20]
 800a23e:	2300      	movs	r3, #0
 800a240:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800a242:	79fb      	ldrb	r3, [r7, #7]
 800a244:	9300      	str	r3, [sp, #0]
 800a246:	683b      	ldr	r3, [r7, #0]
 800a248:	2200      	movs	r2, #0
 800a24a:	6939      	ldr	r1, [r7, #16]
 800a24c:	6978      	ldr	r0, [r7, #20]
 800a24e:	f7ff fedf 	bl	800a010 <xQueueGenericCreateStatic>
 800a252:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800a254:	68f8      	ldr	r0, [r7, #12]
 800a256:	f7ff ffb8 	bl	800a1ca <prvInitialiseMutex>

		return xNewQueue;
 800a25a:	68fb      	ldr	r3, [r7, #12]
	}
 800a25c:	4618      	mov	r0, r3
 800a25e:	3718      	adds	r7, #24
 800a260:	46bd      	mov	sp, r7
 800a262:	bd80      	pop	{r7, pc}

0800a264 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800a264:	b580      	push	{r7, lr}
 800a266:	b08e      	sub	sp, #56	; 0x38
 800a268:	af00      	add	r7, sp, #0
 800a26a:	60f8      	str	r0, [r7, #12]
 800a26c:	60b9      	str	r1, [r7, #8]
 800a26e:	607a      	str	r2, [r7, #4]
 800a270:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800a272:	2300      	movs	r3, #0
 800a274:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a276:	68fb      	ldr	r3, [r7, #12]
 800a278:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800a27a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a27c:	2b00      	cmp	r3, #0
 800a27e:	d10b      	bne.n	800a298 <xQueueGenericSend+0x34>
 800a280:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a284:	b672      	cpsid	i
 800a286:	f383 8811 	msr	BASEPRI, r3
 800a28a:	f3bf 8f6f 	isb	sy
 800a28e:	f3bf 8f4f 	dsb	sy
 800a292:	b662      	cpsie	i
 800a294:	62bb      	str	r3, [r7, #40]	; 0x28
 800a296:	e7fe      	b.n	800a296 <xQueueGenericSend+0x32>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a298:	68bb      	ldr	r3, [r7, #8]
 800a29a:	2b00      	cmp	r3, #0
 800a29c:	d103      	bne.n	800a2a6 <xQueueGenericSend+0x42>
 800a29e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a2a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a2a2:	2b00      	cmp	r3, #0
 800a2a4:	d101      	bne.n	800a2aa <xQueueGenericSend+0x46>
 800a2a6:	2301      	movs	r3, #1
 800a2a8:	e000      	b.n	800a2ac <xQueueGenericSend+0x48>
 800a2aa:	2300      	movs	r3, #0
 800a2ac:	2b00      	cmp	r3, #0
 800a2ae:	d10b      	bne.n	800a2c8 <xQueueGenericSend+0x64>
 800a2b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2b4:	b672      	cpsid	i
 800a2b6:	f383 8811 	msr	BASEPRI, r3
 800a2ba:	f3bf 8f6f 	isb	sy
 800a2be:	f3bf 8f4f 	dsb	sy
 800a2c2:	b662      	cpsie	i
 800a2c4:	627b      	str	r3, [r7, #36]	; 0x24
 800a2c6:	e7fe      	b.n	800a2c6 <xQueueGenericSend+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a2c8:	683b      	ldr	r3, [r7, #0]
 800a2ca:	2b02      	cmp	r3, #2
 800a2cc:	d103      	bne.n	800a2d6 <xQueueGenericSend+0x72>
 800a2ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a2d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a2d2:	2b01      	cmp	r3, #1
 800a2d4:	d101      	bne.n	800a2da <xQueueGenericSend+0x76>
 800a2d6:	2301      	movs	r3, #1
 800a2d8:	e000      	b.n	800a2dc <xQueueGenericSend+0x78>
 800a2da:	2300      	movs	r3, #0
 800a2dc:	2b00      	cmp	r3, #0
 800a2de:	d10b      	bne.n	800a2f8 <xQueueGenericSend+0x94>
 800a2e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2e4:	b672      	cpsid	i
 800a2e6:	f383 8811 	msr	BASEPRI, r3
 800a2ea:	f3bf 8f6f 	isb	sy
 800a2ee:	f3bf 8f4f 	dsb	sy
 800a2f2:	b662      	cpsie	i
 800a2f4:	623b      	str	r3, [r7, #32]
 800a2f6:	e7fe      	b.n	800a2f6 <xQueueGenericSend+0x92>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a2f8:	f001 fcf2 	bl	800bce0 <xTaskGetSchedulerState>
 800a2fc:	4603      	mov	r3, r0
 800a2fe:	2b00      	cmp	r3, #0
 800a300:	d102      	bne.n	800a308 <xQueueGenericSend+0xa4>
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	2b00      	cmp	r3, #0
 800a306:	d101      	bne.n	800a30c <xQueueGenericSend+0xa8>
 800a308:	2301      	movs	r3, #1
 800a30a:	e000      	b.n	800a30e <xQueueGenericSend+0xaa>
 800a30c:	2300      	movs	r3, #0
 800a30e:	2b00      	cmp	r3, #0
 800a310:	d10b      	bne.n	800a32a <xQueueGenericSend+0xc6>
 800a312:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a316:	b672      	cpsid	i
 800a318:	f383 8811 	msr	BASEPRI, r3
 800a31c:	f3bf 8f6f 	isb	sy
 800a320:	f3bf 8f4f 	dsb	sy
 800a324:	b662      	cpsie	i
 800a326:	61fb      	str	r3, [r7, #28]
 800a328:	e7fe      	b.n	800a328 <xQueueGenericSend+0xc4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a32a:	f002 f81d 	bl	800c368 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a32e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a330:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a332:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a334:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a336:	429a      	cmp	r2, r3
 800a338:	d302      	bcc.n	800a340 <xQueueGenericSend+0xdc>
 800a33a:	683b      	ldr	r3, [r7, #0]
 800a33c:	2b02      	cmp	r3, #2
 800a33e:	d129      	bne.n	800a394 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a340:	683a      	ldr	r2, [r7, #0]
 800a342:	68b9      	ldr	r1, [r7, #8]
 800a344:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a346:	f000 fcac 	bl	800aca2 <prvCopyDataToQueue>
 800a34a:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a34c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a34e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a350:	2b00      	cmp	r3, #0
 800a352:	d010      	beq.n	800a376 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a354:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a356:	3324      	adds	r3, #36	; 0x24
 800a358:	4618      	mov	r0, r3
 800a35a:	f001 fafd 	bl	800b958 <xTaskRemoveFromEventList>
 800a35e:	4603      	mov	r3, r0
 800a360:	2b00      	cmp	r3, #0
 800a362:	d013      	beq.n	800a38c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800a364:	4b3f      	ldr	r3, [pc, #252]	; (800a464 <xQueueGenericSend+0x200>)
 800a366:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a36a:	601a      	str	r2, [r3, #0]
 800a36c:	f3bf 8f4f 	dsb	sy
 800a370:	f3bf 8f6f 	isb	sy
 800a374:	e00a      	b.n	800a38c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800a376:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a378:	2b00      	cmp	r3, #0
 800a37a:	d007      	beq.n	800a38c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800a37c:	4b39      	ldr	r3, [pc, #228]	; (800a464 <xQueueGenericSend+0x200>)
 800a37e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a382:	601a      	str	r2, [r3, #0]
 800a384:	f3bf 8f4f 	dsb	sy
 800a388:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800a38c:	f002 f81e 	bl	800c3cc <vPortExitCritical>
				return pdPASS;
 800a390:	2301      	movs	r3, #1
 800a392:	e063      	b.n	800a45c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	2b00      	cmp	r3, #0
 800a398:	d103      	bne.n	800a3a2 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a39a:	f002 f817 	bl	800c3cc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800a39e:	2300      	movs	r3, #0
 800a3a0:	e05c      	b.n	800a45c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a3a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a3a4:	2b00      	cmp	r3, #0
 800a3a6:	d106      	bne.n	800a3b6 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a3a8:	f107 0314 	add.w	r3, r7, #20
 800a3ac:	4618      	mov	r0, r3
 800a3ae:	f001 fb37 	bl	800ba20 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a3b2:	2301      	movs	r3, #1
 800a3b4:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a3b6:	f002 f809 	bl	800c3cc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a3ba:	f001 f897 	bl	800b4ec <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a3be:	f001 ffd3 	bl	800c368 <vPortEnterCritical>
 800a3c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a3c4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a3c8:	b25b      	sxtb	r3, r3
 800a3ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a3ce:	d103      	bne.n	800a3d8 <xQueueGenericSend+0x174>
 800a3d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a3d2:	2200      	movs	r2, #0
 800a3d4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a3d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a3da:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a3de:	b25b      	sxtb	r3, r3
 800a3e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a3e4:	d103      	bne.n	800a3ee <xQueueGenericSend+0x18a>
 800a3e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a3e8:	2200      	movs	r2, #0
 800a3ea:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a3ee:	f001 ffed 	bl	800c3cc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a3f2:	1d3a      	adds	r2, r7, #4
 800a3f4:	f107 0314 	add.w	r3, r7, #20
 800a3f8:	4611      	mov	r1, r2
 800a3fa:	4618      	mov	r0, r3
 800a3fc:	f001 fb26 	bl	800ba4c <xTaskCheckForTimeOut>
 800a400:	4603      	mov	r3, r0
 800a402:	2b00      	cmp	r3, #0
 800a404:	d124      	bne.n	800a450 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800a406:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a408:	f000 fd43 	bl	800ae92 <prvIsQueueFull>
 800a40c:	4603      	mov	r3, r0
 800a40e:	2b00      	cmp	r3, #0
 800a410:	d018      	beq.n	800a444 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800a412:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a414:	3310      	adds	r3, #16
 800a416:	687a      	ldr	r2, [r7, #4]
 800a418:	4611      	mov	r1, r2
 800a41a:	4618      	mov	r0, r3
 800a41c:	f001 fa76 	bl	800b90c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800a420:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a422:	f000 fcce 	bl	800adc2 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800a426:	f001 f86f 	bl	800b508 <xTaskResumeAll>
 800a42a:	4603      	mov	r3, r0
 800a42c:	2b00      	cmp	r3, #0
 800a42e:	f47f af7c 	bne.w	800a32a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800a432:	4b0c      	ldr	r3, [pc, #48]	; (800a464 <xQueueGenericSend+0x200>)
 800a434:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a438:	601a      	str	r2, [r3, #0]
 800a43a:	f3bf 8f4f 	dsb	sy
 800a43e:	f3bf 8f6f 	isb	sy
 800a442:	e772      	b.n	800a32a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800a444:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a446:	f000 fcbc 	bl	800adc2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a44a:	f001 f85d 	bl	800b508 <xTaskResumeAll>
 800a44e:	e76c      	b.n	800a32a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800a450:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a452:	f000 fcb6 	bl	800adc2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a456:	f001 f857 	bl	800b508 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800a45a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800a45c:	4618      	mov	r0, r3
 800a45e:	3738      	adds	r7, #56	; 0x38
 800a460:	46bd      	mov	sp, r7
 800a462:	bd80      	pop	{r7, pc}
 800a464:	e000ed04 	.word	0xe000ed04

0800a468 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800a468:	b580      	push	{r7, lr}
 800a46a:	b08e      	sub	sp, #56	; 0x38
 800a46c:	af00      	add	r7, sp, #0
 800a46e:	60f8      	str	r0, [r7, #12]
 800a470:	60b9      	str	r1, [r7, #8]
 800a472:	607a      	str	r2, [r7, #4]
 800a474:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800a476:	68fb      	ldr	r3, [r7, #12]
 800a478:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800a47a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a47c:	2b00      	cmp	r3, #0
 800a47e:	d10b      	bne.n	800a498 <xQueueGenericSendFromISR+0x30>
 800a480:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a484:	b672      	cpsid	i
 800a486:	f383 8811 	msr	BASEPRI, r3
 800a48a:	f3bf 8f6f 	isb	sy
 800a48e:	f3bf 8f4f 	dsb	sy
 800a492:	b662      	cpsie	i
 800a494:	627b      	str	r3, [r7, #36]	; 0x24
 800a496:	e7fe      	b.n	800a496 <xQueueGenericSendFromISR+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a498:	68bb      	ldr	r3, [r7, #8]
 800a49a:	2b00      	cmp	r3, #0
 800a49c:	d103      	bne.n	800a4a6 <xQueueGenericSendFromISR+0x3e>
 800a49e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a4a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a4a2:	2b00      	cmp	r3, #0
 800a4a4:	d101      	bne.n	800a4aa <xQueueGenericSendFromISR+0x42>
 800a4a6:	2301      	movs	r3, #1
 800a4a8:	e000      	b.n	800a4ac <xQueueGenericSendFromISR+0x44>
 800a4aa:	2300      	movs	r3, #0
 800a4ac:	2b00      	cmp	r3, #0
 800a4ae:	d10b      	bne.n	800a4c8 <xQueueGenericSendFromISR+0x60>
 800a4b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4b4:	b672      	cpsid	i
 800a4b6:	f383 8811 	msr	BASEPRI, r3
 800a4ba:	f3bf 8f6f 	isb	sy
 800a4be:	f3bf 8f4f 	dsb	sy
 800a4c2:	b662      	cpsie	i
 800a4c4:	623b      	str	r3, [r7, #32]
 800a4c6:	e7fe      	b.n	800a4c6 <xQueueGenericSendFromISR+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a4c8:	683b      	ldr	r3, [r7, #0]
 800a4ca:	2b02      	cmp	r3, #2
 800a4cc:	d103      	bne.n	800a4d6 <xQueueGenericSendFromISR+0x6e>
 800a4ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a4d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a4d2:	2b01      	cmp	r3, #1
 800a4d4:	d101      	bne.n	800a4da <xQueueGenericSendFromISR+0x72>
 800a4d6:	2301      	movs	r3, #1
 800a4d8:	e000      	b.n	800a4dc <xQueueGenericSendFromISR+0x74>
 800a4da:	2300      	movs	r3, #0
 800a4dc:	2b00      	cmp	r3, #0
 800a4de:	d10b      	bne.n	800a4f8 <xQueueGenericSendFromISR+0x90>
 800a4e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4e4:	b672      	cpsid	i
 800a4e6:	f383 8811 	msr	BASEPRI, r3
 800a4ea:	f3bf 8f6f 	isb	sy
 800a4ee:	f3bf 8f4f 	dsb	sy
 800a4f2:	b662      	cpsie	i
 800a4f4:	61fb      	str	r3, [r7, #28]
 800a4f6:	e7fe      	b.n	800a4f6 <xQueueGenericSendFromISR+0x8e>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a4f8:	f002 f816 	bl	800c528 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800a4fc:	f3ef 8211 	mrs	r2, BASEPRI
 800a500:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a504:	b672      	cpsid	i
 800a506:	f383 8811 	msr	BASEPRI, r3
 800a50a:	f3bf 8f6f 	isb	sy
 800a50e:	f3bf 8f4f 	dsb	sy
 800a512:	b662      	cpsie	i
 800a514:	61ba      	str	r2, [r7, #24]
 800a516:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800a518:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a51a:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a51c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a51e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a520:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a522:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a524:	429a      	cmp	r2, r3
 800a526:	d302      	bcc.n	800a52e <xQueueGenericSendFromISR+0xc6>
 800a528:	683b      	ldr	r3, [r7, #0]
 800a52a:	2b02      	cmp	r3, #2
 800a52c:	d12c      	bne.n	800a588 <xQueueGenericSendFromISR+0x120>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800a52e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a530:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a534:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a538:	683a      	ldr	r2, [r7, #0]
 800a53a:	68b9      	ldr	r1, [r7, #8]
 800a53c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a53e:	f000 fbb0 	bl	800aca2 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800a542:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800a546:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a54a:	d112      	bne.n	800a572 <xQueueGenericSendFromISR+0x10a>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a54c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a54e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a550:	2b00      	cmp	r3, #0
 800a552:	d016      	beq.n	800a582 <xQueueGenericSendFromISR+0x11a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a554:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a556:	3324      	adds	r3, #36	; 0x24
 800a558:	4618      	mov	r0, r3
 800a55a:	f001 f9fd 	bl	800b958 <xTaskRemoveFromEventList>
 800a55e:	4603      	mov	r3, r0
 800a560:	2b00      	cmp	r3, #0
 800a562:	d00e      	beq.n	800a582 <xQueueGenericSendFromISR+0x11a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	2b00      	cmp	r3, #0
 800a568:	d00b      	beq.n	800a582 <xQueueGenericSendFromISR+0x11a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	2201      	movs	r2, #1
 800a56e:	601a      	str	r2, [r3, #0]
 800a570:	e007      	b.n	800a582 <xQueueGenericSendFromISR+0x11a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800a572:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800a576:	3301      	adds	r3, #1
 800a578:	b2db      	uxtb	r3, r3
 800a57a:	b25a      	sxtb	r2, r3
 800a57c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a57e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800a582:	2301      	movs	r3, #1
 800a584:	637b      	str	r3, [r7, #52]	; 0x34
		{
 800a586:	e001      	b.n	800a58c <xQueueGenericSendFromISR+0x124>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800a588:	2300      	movs	r3, #0
 800a58a:	637b      	str	r3, [r7, #52]	; 0x34
 800a58c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a58e:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800a590:	693b      	ldr	r3, [r7, #16]
 800a592:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a596:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800a598:	4618      	mov	r0, r3
 800a59a:	3738      	adds	r7, #56	; 0x38
 800a59c:	46bd      	mov	sp, r7
 800a59e:	bd80      	pop	{r7, pc}

0800a5a0 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800a5a0:	b580      	push	{r7, lr}
 800a5a2:	b08e      	sub	sp, #56	; 0x38
 800a5a4:	af00      	add	r7, sp, #0
 800a5a6:	6078      	str	r0, [r7, #4]
 800a5a8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800a5ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a5b0:	2b00      	cmp	r3, #0
 800a5b2:	d10b      	bne.n	800a5cc <xQueueGiveFromISR+0x2c>
	__asm volatile
 800a5b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a5b8:	b672      	cpsid	i
 800a5ba:	f383 8811 	msr	BASEPRI, r3
 800a5be:	f3bf 8f6f 	isb	sy
 800a5c2:	f3bf 8f4f 	dsb	sy
 800a5c6:	b662      	cpsie	i
 800a5c8:	623b      	str	r3, [r7, #32]
 800a5ca:	e7fe      	b.n	800a5ca <xQueueGiveFromISR+0x2a>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800a5cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a5ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a5d0:	2b00      	cmp	r3, #0
 800a5d2:	d00b      	beq.n	800a5ec <xQueueGiveFromISR+0x4c>
 800a5d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a5d8:	b672      	cpsid	i
 800a5da:	f383 8811 	msr	BASEPRI, r3
 800a5de:	f3bf 8f6f 	isb	sy
 800a5e2:	f3bf 8f4f 	dsb	sy
 800a5e6:	b662      	cpsie	i
 800a5e8:	61fb      	str	r3, [r7, #28]
 800a5ea:	e7fe      	b.n	800a5ea <xQueueGiveFromISR+0x4a>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800a5ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a5ee:	681b      	ldr	r3, [r3, #0]
 800a5f0:	2b00      	cmp	r3, #0
 800a5f2:	d103      	bne.n	800a5fc <xQueueGiveFromISR+0x5c>
 800a5f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a5f6:	689b      	ldr	r3, [r3, #8]
 800a5f8:	2b00      	cmp	r3, #0
 800a5fa:	d101      	bne.n	800a600 <xQueueGiveFromISR+0x60>
 800a5fc:	2301      	movs	r3, #1
 800a5fe:	e000      	b.n	800a602 <xQueueGiveFromISR+0x62>
 800a600:	2300      	movs	r3, #0
 800a602:	2b00      	cmp	r3, #0
 800a604:	d10b      	bne.n	800a61e <xQueueGiveFromISR+0x7e>
 800a606:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a60a:	b672      	cpsid	i
 800a60c:	f383 8811 	msr	BASEPRI, r3
 800a610:	f3bf 8f6f 	isb	sy
 800a614:	f3bf 8f4f 	dsb	sy
 800a618:	b662      	cpsie	i
 800a61a:	61bb      	str	r3, [r7, #24]
 800a61c:	e7fe      	b.n	800a61c <xQueueGiveFromISR+0x7c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a61e:	f001 ff83 	bl	800c528 <vPortValidateInterruptPriority>
	__asm volatile
 800a622:	f3ef 8211 	mrs	r2, BASEPRI
 800a626:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a62a:	b672      	cpsid	i
 800a62c:	f383 8811 	msr	BASEPRI, r3
 800a630:	f3bf 8f6f 	isb	sy
 800a634:	f3bf 8f4f 	dsb	sy
 800a638:	b662      	cpsie	i
 800a63a:	617a      	str	r2, [r7, #20]
 800a63c:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800a63e:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a640:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a642:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a644:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a646:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800a648:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a64a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a64c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a64e:	429a      	cmp	r2, r3
 800a650:	d22b      	bcs.n	800a6aa <xQueueGiveFromISR+0x10a>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800a652:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a654:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a658:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800a65c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a65e:	1c5a      	adds	r2, r3, #1
 800a660:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a662:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800a664:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800a668:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a66c:	d112      	bne.n	800a694 <xQueueGiveFromISR+0xf4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a66e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a670:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a672:	2b00      	cmp	r3, #0
 800a674:	d016      	beq.n	800a6a4 <xQueueGiveFromISR+0x104>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a676:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a678:	3324      	adds	r3, #36	; 0x24
 800a67a:	4618      	mov	r0, r3
 800a67c:	f001 f96c 	bl	800b958 <xTaskRemoveFromEventList>
 800a680:	4603      	mov	r3, r0
 800a682:	2b00      	cmp	r3, #0
 800a684:	d00e      	beq.n	800a6a4 <xQueueGiveFromISR+0x104>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800a686:	683b      	ldr	r3, [r7, #0]
 800a688:	2b00      	cmp	r3, #0
 800a68a:	d00b      	beq.n	800a6a4 <xQueueGiveFromISR+0x104>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800a68c:	683b      	ldr	r3, [r7, #0]
 800a68e:	2201      	movs	r2, #1
 800a690:	601a      	str	r2, [r3, #0]
 800a692:	e007      	b.n	800a6a4 <xQueueGiveFromISR+0x104>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800a694:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a698:	3301      	adds	r3, #1
 800a69a:	b2db      	uxtb	r3, r3
 800a69c:	b25a      	sxtb	r2, r3
 800a69e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a6a0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800a6a4:	2301      	movs	r3, #1
 800a6a6:	637b      	str	r3, [r7, #52]	; 0x34
 800a6a8:	e001      	b.n	800a6ae <xQueueGiveFromISR+0x10e>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800a6aa:	2300      	movs	r3, #0
 800a6ac:	637b      	str	r3, [r7, #52]	; 0x34
 800a6ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a6b0:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800a6b2:	68fb      	ldr	r3, [r7, #12]
 800a6b4:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a6b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800a6ba:	4618      	mov	r0, r3
 800a6bc:	3738      	adds	r7, #56	; 0x38
 800a6be:	46bd      	mov	sp, r7
 800a6c0:	bd80      	pop	{r7, pc}
	...

0800a6c4 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800a6c4:	b580      	push	{r7, lr}
 800a6c6:	b08c      	sub	sp, #48	; 0x30
 800a6c8:	af00      	add	r7, sp, #0
 800a6ca:	60f8      	str	r0, [r7, #12]
 800a6cc:	60b9      	str	r1, [r7, #8]
 800a6ce:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800a6d0:	2300      	movs	r3, #0
 800a6d2:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a6d4:	68fb      	ldr	r3, [r7, #12]
 800a6d6:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800a6d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a6da:	2b00      	cmp	r3, #0
 800a6dc:	d10b      	bne.n	800a6f6 <xQueueReceive+0x32>
	__asm volatile
 800a6de:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6e2:	b672      	cpsid	i
 800a6e4:	f383 8811 	msr	BASEPRI, r3
 800a6e8:	f3bf 8f6f 	isb	sy
 800a6ec:	f3bf 8f4f 	dsb	sy
 800a6f0:	b662      	cpsie	i
 800a6f2:	623b      	str	r3, [r7, #32]
 800a6f4:	e7fe      	b.n	800a6f4 <xQueueReceive+0x30>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a6f6:	68bb      	ldr	r3, [r7, #8]
 800a6f8:	2b00      	cmp	r3, #0
 800a6fa:	d103      	bne.n	800a704 <xQueueReceive+0x40>
 800a6fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a6fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a700:	2b00      	cmp	r3, #0
 800a702:	d101      	bne.n	800a708 <xQueueReceive+0x44>
 800a704:	2301      	movs	r3, #1
 800a706:	e000      	b.n	800a70a <xQueueReceive+0x46>
 800a708:	2300      	movs	r3, #0
 800a70a:	2b00      	cmp	r3, #0
 800a70c:	d10b      	bne.n	800a726 <xQueueReceive+0x62>
 800a70e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a712:	b672      	cpsid	i
 800a714:	f383 8811 	msr	BASEPRI, r3
 800a718:	f3bf 8f6f 	isb	sy
 800a71c:	f3bf 8f4f 	dsb	sy
 800a720:	b662      	cpsie	i
 800a722:	61fb      	str	r3, [r7, #28]
 800a724:	e7fe      	b.n	800a724 <xQueueReceive+0x60>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a726:	f001 fadb 	bl	800bce0 <xTaskGetSchedulerState>
 800a72a:	4603      	mov	r3, r0
 800a72c:	2b00      	cmp	r3, #0
 800a72e:	d102      	bne.n	800a736 <xQueueReceive+0x72>
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	2b00      	cmp	r3, #0
 800a734:	d101      	bne.n	800a73a <xQueueReceive+0x76>
 800a736:	2301      	movs	r3, #1
 800a738:	e000      	b.n	800a73c <xQueueReceive+0x78>
 800a73a:	2300      	movs	r3, #0
 800a73c:	2b00      	cmp	r3, #0
 800a73e:	d10b      	bne.n	800a758 <xQueueReceive+0x94>
 800a740:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a744:	b672      	cpsid	i
 800a746:	f383 8811 	msr	BASEPRI, r3
 800a74a:	f3bf 8f6f 	isb	sy
 800a74e:	f3bf 8f4f 	dsb	sy
 800a752:	b662      	cpsie	i
 800a754:	61bb      	str	r3, [r7, #24]
 800a756:	e7fe      	b.n	800a756 <xQueueReceive+0x92>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a758:	f001 fe06 	bl	800c368 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a75c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a75e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a760:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a762:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a764:	2b00      	cmp	r3, #0
 800a766:	d01f      	beq.n	800a7a8 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800a768:	68b9      	ldr	r1, [r7, #8]
 800a76a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a76c:	f000 fb03 	bl	800ad76 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800a770:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a772:	1e5a      	subs	r2, r3, #1
 800a774:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a776:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a778:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a77a:	691b      	ldr	r3, [r3, #16]
 800a77c:	2b00      	cmp	r3, #0
 800a77e:	d00f      	beq.n	800a7a0 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a780:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a782:	3310      	adds	r3, #16
 800a784:	4618      	mov	r0, r3
 800a786:	f001 f8e7 	bl	800b958 <xTaskRemoveFromEventList>
 800a78a:	4603      	mov	r3, r0
 800a78c:	2b00      	cmp	r3, #0
 800a78e:	d007      	beq.n	800a7a0 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800a790:	4b3c      	ldr	r3, [pc, #240]	; (800a884 <xQueueReceive+0x1c0>)
 800a792:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a796:	601a      	str	r2, [r3, #0]
 800a798:	f3bf 8f4f 	dsb	sy
 800a79c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800a7a0:	f001 fe14 	bl	800c3cc <vPortExitCritical>
				return pdPASS;
 800a7a4:	2301      	movs	r3, #1
 800a7a6:	e069      	b.n	800a87c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	2b00      	cmp	r3, #0
 800a7ac:	d103      	bne.n	800a7b6 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a7ae:	f001 fe0d 	bl	800c3cc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800a7b2:	2300      	movs	r3, #0
 800a7b4:	e062      	b.n	800a87c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a7b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a7b8:	2b00      	cmp	r3, #0
 800a7ba:	d106      	bne.n	800a7ca <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a7bc:	f107 0310 	add.w	r3, r7, #16
 800a7c0:	4618      	mov	r0, r3
 800a7c2:	f001 f92d 	bl	800ba20 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a7c6:	2301      	movs	r3, #1
 800a7c8:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a7ca:	f001 fdff 	bl	800c3cc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a7ce:	f000 fe8d 	bl	800b4ec <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a7d2:	f001 fdc9 	bl	800c368 <vPortEnterCritical>
 800a7d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a7d8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a7dc:	b25b      	sxtb	r3, r3
 800a7de:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a7e2:	d103      	bne.n	800a7ec <xQueueReceive+0x128>
 800a7e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a7e6:	2200      	movs	r2, #0
 800a7e8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a7ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a7ee:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a7f2:	b25b      	sxtb	r3, r3
 800a7f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a7f8:	d103      	bne.n	800a802 <xQueueReceive+0x13e>
 800a7fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a7fc:	2200      	movs	r2, #0
 800a7fe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a802:	f001 fde3 	bl	800c3cc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a806:	1d3a      	adds	r2, r7, #4
 800a808:	f107 0310 	add.w	r3, r7, #16
 800a80c:	4611      	mov	r1, r2
 800a80e:	4618      	mov	r0, r3
 800a810:	f001 f91c 	bl	800ba4c <xTaskCheckForTimeOut>
 800a814:	4603      	mov	r3, r0
 800a816:	2b00      	cmp	r3, #0
 800a818:	d123      	bne.n	800a862 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a81a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a81c:	f000 fb23 	bl	800ae66 <prvIsQueueEmpty>
 800a820:	4603      	mov	r3, r0
 800a822:	2b00      	cmp	r3, #0
 800a824:	d017      	beq.n	800a856 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800a826:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a828:	3324      	adds	r3, #36	; 0x24
 800a82a:	687a      	ldr	r2, [r7, #4]
 800a82c:	4611      	mov	r1, r2
 800a82e:	4618      	mov	r0, r3
 800a830:	f001 f86c 	bl	800b90c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800a834:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a836:	f000 fac4 	bl	800adc2 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800a83a:	f000 fe65 	bl	800b508 <xTaskResumeAll>
 800a83e:	4603      	mov	r3, r0
 800a840:	2b00      	cmp	r3, #0
 800a842:	d189      	bne.n	800a758 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800a844:	4b0f      	ldr	r3, [pc, #60]	; (800a884 <xQueueReceive+0x1c0>)
 800a846:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a84a:	601a      	str	r2, [r3, #0]
 800a84c:	f3bf 8f4f 	dsb	sy
 800a850:	f3bf 8f6f 	isb	sy
 800a854:	e780      	b.n	800a758 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800a856:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a858:	f000 fab3 	bl	800adc2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a85c:	f000 fe54 	bl	800b508 <xTaskResumeAll>
 800a860:	e77a      	b.n	800a758 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800a862:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a864:	f000 faad 	bl	800adc2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a868:	f000 fe4e 	bl	800b508 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a86c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a86e:	f000 fafa 	bl	800ae66 <prvIsQueueEmpty>
 800a872:	4603      	mov	r3, r0
 800a874:	2b00      	cmp	r3, #0
 800a876:	f43f af6f 	beq.w	800a758 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800a87a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800a87c:	4618      	mov	r0, r3
 800a87e:	3730      	adds	r7, #48	; 0x30
 800a880:	46bd      	mov	sp, r7
 800a882:	bd80      	pop	{r7, pc}
 800a884:	e000ed04 	.word	0xe000ed04

0800a888 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800a888:	b580      	push	{r7, lr}
 800a88a:	b08e      	sub	sp, #56	; 0x38
 800a88c:	af00      	add	r7, sp, #0
 800a88e:	6078      	str	r0, [r7, #4]
 800a890:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800a892:	2300      	movs	r3, #0
 800a894:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800a89a:	2300      	movs	r3, #0
 800a89c:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800a89e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a8a0:	2b00      	cmp	r3, #0
 800a8a2:	d10b      	bne.n	800a8bc <xQueueSemaphoreTake+0x34>
 800a8a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8a8:	b672      	cpsid	i
 800a8aa:	f383 8811 	msr	BASEPRI, r3
 800a8ae:	f3bf 8f6f 	isb	sy
 800a8b2:	f3bf 8f4f 	dsb	sy
 800a8b6:	b662      	cpsie	i
 800a8b8:	623b      	str	r3, [r7, #32]
 800a8ba:	e7fe      	b.n	800a8ba <xQueueSemaphoreTake+0x32>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800a8bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a8be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a8c0:	2b00      	cmp	r3, #0
 800a8c2:	d00b      	beq.n	800a8dc <xQueueSemaphoreTake+0x54>
 800a8c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8c8:	b672      	cpsid	i
 800a8ca:	f383 8811 	msr	BASEPRI, r3
 800a8ce:	f3bf 8f6f 	isb	sy
 800a8d2:	f3bf 8f4f 	dsb	sy
 800a8d6:	b662      	cpsie	i
 800a8d8:	61fb      	str	r3, [r7, #28]
 800a8da:	e7fe      	b.n	800a8da <xQueueSemaphoreTake+0x52>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a8dc:	f001 fa00 	bl	800bce0 <xTaskGetSchedulerState>
 800a8e0:	4603      	mov	r3, r0
 800a8e2:	2b00      	cmp	r3, #0
 800a8e4:	d102      	bne.n	800a8ec <xQueueSemaphoreTake+0x64>
 800a8e6:	683b      	ldr	r3, [r7, #0]
 800a8e8:	2b00      	cmp	r3, #0
 800a8ea:	d101      	bne.n	800a8f0 <xQueueSemaphoreTake+0x68>
 800a8ec:	2301      	movs	r3, #1
 800a8ee:	e000      	b.n	800a8f2 <xQueueSemaphoreTake+0x6a>
 800a8f0:	2300      	movs	r3, #0
 800a8f2:	2b00      	cmp	r3, #0
 800a8f4:	d10b      	bne.n	800a90e <xQueueSemaphoreTake+0x86>
 800a8f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8fa:	b672      	cpsid	i
 800a8fc:	f383 8811 	msr	BASEPRI, r3
 800a900:	f3bf 8f6f 	isb	sy
 800a904:	f3bf 8f4f 	dsb	sy
 800a908:	b662      	cpsie	i
 800a90a:	61bb      	str	r3, [r7, #24]
 800a90c:	e7fe      	b.n	800a90c <xQueueSemaphoreTake+0x84>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a90e:	f001 fd2b 	bl	800c368 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800a912:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a914:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a916:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800a918:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a91a:	2b00      	cmp	r3, #0
 800a91c:	d024      	beq.n	800a968 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800a91e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a920:	1e5a      	subs	r2, r3, #1
 800a922:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a924:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a926:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a928:	681b      	ldr	r3, [r3, #0]
 800a92a:	2b00      	cmp	r3, #0
 800a92c:	d104      	bne.n	800a938 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800a92e:	f001 fb99 	bl	800c064 <pvTaskIncrementMutexHeldCount>
 800a932:	4602      	mov	r2, r0
 800a934:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a936:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a938:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a93a:	691b      	ldr	r3, [r3, #16]
 800a93c:	2b00      	cmp	r3, #0
 800a93e:	d00f      	beq.n	800a960 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a940:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a942:	3310      	adds	r3, #16
 800a944:	4618      	mov	r0, r3
 800a946:	f001 f807 	bl	800b958 <xTaskRemoveFromEventList>
 800a94a:	4603      	mov	r3, r0
 800a94c:	2b00      	cmp	r3, #0
 800a94e:	d007      	beq.n	800a960 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800a950:	4b54      	ldr	r3, [pc, #336]	; (800aaa4 <xQueueSemaphoreTake+0x21c>)
 800a952:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a956:	601a      	str	r2, [r3, #0]
 800a958:	f3bf 8f4f 	dsb	sy
 800a95c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800a960:	f001 fd34 	bl	800c3cc <vPortExitCritical>
				return pdPASS;
 800a964:	2301      	movs	r3, #1
 800a966:	e098      	b.n	800aa9a <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a968:	683b      	ldr	r3, [r7, #0]
 800a96a:	2b00      	cmp	r3, #0
 800a96c:	d112      	bne.n	800a994 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800a96e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a970:	2b00      	cmp	r3, #0
 800a972:	d00b      	beq.n	800a98c <xQueueSemaphoreTake+0x104>
 800a974:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a978:	b672      	cpsid	i
 800a97a:	f383 8811 	msr	BASEPRI, r3
 800a97e:	f3bf 8f6f 	isb	sy
 800a982:	f3bf 8f4f 	dsb	sy
 800a986:	b662      	cpsie	i
 800a988:	617b      	str	r3, [r7, #20]
 800a98a:	e7fe      	b.n	800a98a <xQueueSemaphoreTake+0x102>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800a98c:	f001 fd1e 	bl	800c3cc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800a990:	2300      	movs	r3, #0
 800a992:	e082      	b.n	800aa9a <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a994:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a996:	2b00      	cmp	r3, #0
 800a998:	d106      	bne.n	800a9a8 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a99a:	f107 030c 	add.w	r3, r7, #12
 800a99e:	4618      	mov	r0, r3
 800a9a0:	f001 f83e 	bl	800ba20 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a9a4:	2301      	movs	r3, #1
 800a9a6:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a9a8:	f001 fd10 	bl	800c3cc <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a9ac:	f000 fd9e 	bl	800b4ec <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a9b0:	f001 fcda 	bl	800c368 <vPortEnterCritical>
 800a9b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a9b6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a9ba:	b25b      	sxtb	r3, r3
 800a9bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a9c0:	d103      	bne.n	800a9ca <xQueueSemaphoreTake+0x142>
 800a9c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a9c4:	2200      	movs	r2, #0
 800a9c6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a9ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a9cc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a9d0:	b25b      	sxtb	r3, r3
 800a9d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a9d6:	d103      	bne.n	800a9e0 <xQueueSemaphoreTake+0x158>
 800a9d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a9da:	2200      	movs	r2, #0
 800a9dc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a9e0:	f001 fcf4 	bl	800c3cc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a9e4:	463a      	mov	r2, r7
 800a9e6:	f107 030c 	add.w	r3, r7, #12
 800a9ea:	4611      	mov	r1, r2
 800a9ec:	4618      	mov	r0, r3
 800a9ee:	f001 f82d 	bl	800ba4c <xTaskCheckForTimeOut>
 800a9f2:	4603      	mov	r3, r0
 800a9f4:	2b00      	cmp	r3, #0
 800a9f6:	d132      	bne.n	800aa5e <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a9f8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a9fa:	f000 fa34 	bl	800ae66 <prvIsQueueEmpty>
 800a9fe:	4603      	mov	r3, r0
 800aa00:	2b00      	cmp	r3, #0
 800aa02:	d026      	beq.n	800aa52 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800aa04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aa06:	681b      	ldr	r3, [r3, #0]
 800aa08:	2b00      	cmp	r3, #0
 800aa0a:	d109      	bne.n	800aa20 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 800aa0c:	f001 fcac 	bl	800c368 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800aa10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aa12:	689b      	ldr	r3, [r3, #8]
 800aa14:	4618      	mov	r0, r3
 800aa16:	f001 f981 	bl	800bd1c <xTaskPriorityInherit>
 800aa1a:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800aa1c:	f001 fcd6 	bl	800c3cc <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800aa20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aa22:	3324      	adds	r3, #36	; 0x24
 800aa24:	683a      	ldr	r2, [r7, #0]
 800aa26:	4611      	mov	r1, r2
 800aa28:	4618      	mov	r0, r3
 800aa2a:	f000 ff6f 	bl	800b90c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800aa2e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800aa30:	f000 f9c7 	bl	800adc2 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800aa34:	f000 fd68 	bl	800b508 <xTaskResumeAll>
 800aa38:	4603      	mov	r3, r0
 800aa3a:	2b00      	cmp	r3, #0
 800aa3c:	f47f af67 	bne.w	800a90e <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 800aa40:	4b18      	ldr	r3, [pc, #96]	; (800aaa4 <xQueueSemaphoreTake+0x21c>)
 800aa42:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aa46:	601a      	str	r2, [r3, #0]
 800aa48:	f3bf 8f4f 	dsb	sy
 800aa4c:	f3bf 8f6f 	isb	sy
 800aa50:	e75d      	b.n	800a90e <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800aa52:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800aa54:	f000 f9b5 	bl	800adc2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800aa58:	f000 fd56 	bl	800b508 <xTaskResumeAll>
 800aa5c:	e757      	b.n	800a90e <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800aa5e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800aa60:	f000 f9af 	bl	800adc2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800aa64:	f000 fd50 	bl	800b508 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800aa68:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800aa6a:	f000 f9fc 	bl	800ae66 <prvIsQueueEmpty>
 800aa6e:	4603      	mov	r3, r0
 800aa70:	2b00      	cmp	r3, #0
 800aa72:	f43f af4c 	beq.w	800a90e <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800aa76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa78:	2b00      	cmp	r3, #0
 800aa7a:	d00d      	beq.n	800aa98 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 800aa7c:	f001 fc74 	bl	800c368 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800aa80:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800aa82:	f000 f8f6 	bl	800ac72 <prvGetDisinheritPriorityAfterTimeout>
 800aa86:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800aa88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aa8a:	689b      	ldr	r3, [r3, #8]
 800aa8c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800aa8e:	4618      	mov	r0, r3
 800aa90:	f001 fa4c 	bl	800bf2c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800aa94:	f001 fc9a 	bl	800c3cc <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800aa98:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800aa9a:	4618      	mov	r0, r3
 800aa9c:	3738      	adds	r7, #56	; 0x38
 800aa9e:	46bd      	mov	sp, r7
 800aaa0:	bd80      	pop	{r7, pc}
 800aaa2:	bf00      	nop
 800aaa4:	e000ed04 	.word	0xe000ed04

0800aaa8 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800aaa8:	b580      	push	{r7, lr}
 800aaaa:	b08e      	sub	sp, #56	; 0x38
 800aaac:	af00      	add	r7, sp, #0
 800aaae:	60f8      	str	r0, [r7, #12]
 800aab0:	60b9      	str	r1, [r7, #8]
 800aab2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800aab4:	68fb      	ldr	r3, [r7, #12]
 800aab6:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800aab8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aaba:	2b00      	cmp	r3, #0
 800aabc:	d10b      	bne.n	800aad6 <xQueueReceiveFromISR+0x2e>
 800aabe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aac2:	b672      	cpsid	i
 800aac4:	f383 8811 	msr	BASEPRI, r3
 800aac8:	f3bf 8f6f 	isb	sy
 800aacc:	f3bf 8f4f 	dsb	sy
 800aad0:	b662      	cpsie	i
 800aad2:	623b      	str	r3, [r7, #32]
 800aad4:	e7fe      	b.n	800aad4 <xQueueReceiveFromISR+0x2c>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800aad6:	68bb      	ldr	r3, [r7, #8]
 800aad8:	2b00      	cmp	r3, #0
 800aada:	d103      	bne.n	800aae4 <xQueueReceiveFromISR+0x3c>
 800aadc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aade:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aae0:	2b00      	cmp	r3, #0
 800aae2:	d101      	bne.n	800aae8 <xQueueReceiveFromISR+0x40>
 800aae4:	2301      	movs	r3, #1
 800aae6:	e000      	b.n	800aaea <xQueueReceiveFromISR+0x42>
 800aae8:	2300      	movs	r3, #0
 800aaea:	2b00      	cmp	r3, #0
 800aaec:	d10b      	bne.n	800ab06 <xQueueReceiveFromISR+0x5e>
 800aaee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aaf2:	b672      	cpsid	i
 800aaf4:	f383 8811 	msr	BASEPRI, r3
 800aaf8:	f3bf 8f6f 	isb	sy
 800aafc:	f3bf 8f4f 	dsb	sy
 800ab00:	b662      	cpsie	i
 800ab02:	61fb      	str	r3, [r7, #28]
 800ab04:	e7fe      	b.n	800ab04 <xQueueReceiveFromISR+0x5c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800ab06:	f001 fd0f 	bl	800c528 <vPortValidateInterruptPriority>
	__asm volatile
 800ab0a:	f3ef 8211 	mrs	r2, BASEPRI
 800ab0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab12:	b672      	cpsid	i
 800ab14:	f383 8811 	msr	BASEPRI, r3
 800ab18:	f3bf 8f6f 	isb	sy
 800ab1c:	f3bf 8f4f 	dsb	sy
 800ab20:	b662      	cpsie	i
 800ab22:	61ba      	str	r2, [r7, #24]
 800ab24:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800ab26:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800ab28:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ab2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ab2e:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800ab30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab32:	2b00      	cmp	r3, #0
 800ab34:	d02f      	beq.n	800ab96 <xQueueReceiveFromISR+0xee>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800ab36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab38:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ab3c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800ab40:	68b9      	ldr	r1, [r7, #8]
 800ab42:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ab44:	f000 f917 	bl	800ad76 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800ab48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab4a:	1e5a      	subs	r2, r3, #1
 800ab4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab4e:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800ab50:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800ab54:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ab58:	d112      	bne.n	800ab80 <xQueueReceiveFromISR+0xd8>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ab5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab5c:	691b      	ldr	r3, [r3, #16]
 800ab5e:	2b00      	cmp	r3, #0
 800ab60:	d016      	beq.n	800ab90 <xQueueReceiveFromISR+0xe8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ab62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab64:	3310      	adds	r3, #16
 800ab66:	4618      	mov	r0, r3
 800ab68:	f000 fef6 	bl	800b958 <xTaskRemoveFromEventList>
 800ab6c:	4603      	mov	r3, r0
 800ab6e:	2b00      	cmp	r3, #0
 800ab70:	d00e      	beq.n	800ab90 <xQueueReceiveFromISR+0xe8>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	2b00      	cmp	r3, #0
 800ab76:	d00b      	beq.n	800ab90 <xQueueReceiveFromISR+0xe8>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	2201      	movs	r2, #1
 800ab7c:	601a      	str	r2, [r3, #0]
 800ab7e:	e007      	b.n	800ab90 <xQueueReceiveFromISR+0xe8>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800ab80:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ab84:	3301      	adds	r3, #1
 800ab86:	b2db      	uxtb	r3, r3
 800ab88:	b25a      	sxtb	r2, r3
 800ab8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab8c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800ab90:	2301      	movs	r3, #1
 800ab92:	637b      	str	r3, [r7, #52]	; 0x34
 800ab94:	e001      	b.n	800ab9a <xQueueReceiveFromISR+0xf2>
		}
		else
		{
			xReturn = pdFAIL;
 800ab96:	2300      	movs	r3, #0
 800ab98:	637b      	str	r3, [r7, #52]	; 0x34
 800ab9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ab9c:	613b      	str	r3, [r7, #16]
	__asm volatile
 800ab9e:	693b      	ldr	r3, [r7, #16]
 800aba0:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800aba4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800aba6:	4618      	mov	r0, r3
 800aba8:	3738      	adds	r7, #56	; 0x38
 800abaa:	46bd      	mov	sp, r7
 800abac:	bd80      	pop	{r7, pc}

0800abae <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 800abae:	b580      	push	{r7, lr}
 800abb0:	b084      	sub	sp, #16
 800abb2:	af00      	add	r7, sp, #0
 800abb4:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	2b00      	cmp	r3, #0
 800abba:	d10b      	bne.n	800abd4 <uxQueueMessagesWaiting+0x26>
	__asm volatile
 800abbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800abc0:	b672      	cpsid	i
 800abc2:	f383 8811 	msr	BASEPRI, r3
 800abc6:	f3bf 8f6f 	isb	sy
 800abca:	f3bf 8f4f 	dsb	sy
 800abce:	b662      	cpsie	i
 800abd0:	60bb      	str	r3, [r7, #8]
 800abd2:	e7fe      	b.n	800abd2 <uxQueueMessagesWaiting+0x24>

	taskENTER_CRITICAL();
 800abd4:	f001 fbc8 	bl	800c368 <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800abdc:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 800abde:	f001 fbf5 	bl	800c3cc <vPortExitCritical>

	return uxReturn;
 800abe2:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800abe4:	4618      	mov	r0, r3
 800abe6:	3710      	adds	r7, #16
 800abe8:	46bd      	mov	sp, r7
 800abea:	bd80      	pop	{r7, pc}

0800abec <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 800abec:	b480      	push	{r7}
 800abee:	b087      	sub	sp, #28
 800abf0:	af00      	add	r7, sp, #0
 800abf2:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 800abf8:	697b      	ldr	r3, [r7, #20]
 800abfa:	2b00      	cmp	r3, #0
 800abfc:	d10b      	bne.n	800ac16 <uxQueueMessagesWaitingFromISR+0x2a>
 800abfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac02:	b672      	cpsid	i
 800ac04:	f383 8811 	msr	BASEPRI, r3
 800ac08:	f3bf 8f6f 	isb	sy
 800ac0c:	f3bf 8f4f 	dsb	sy
 800ac10:	b662      	cpsie	i
 800ac12:	60fb      	str	r3, [r7, #12]
 800ac14:	e7fe      	b.n	800ac14 <uxQueueMessagesWaitingFromISR+0x28>
	uxReturn = pxQueue->uxMessagesWaiting;
 800ac16:	697b      	ldr	r3, [r7, #20]
 800ac18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac1a:	613b      	str	r3, [r7, #16]

	return uxReturn;
 800ac1c:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800ac1e:	4618      	mov	r0, r3
 800ac20:	371c      	adds	r7, #28
 800ac22:	46bd      	mov	sp, r7
 800ac24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac28:	4770      	bx	lr

0800ac2a <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800ac2a:	b580      	push	{r7, lr}
 800ac2c:	b084      	sub	sp, #16
 800ac2e:	af00      	add	r7, sp, #0
 800ac30:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800ac36:	68fb      	ldr	r3, [r7, #12]
 800ac38:	2b00      	cmp	r3, #0
 800ac3a:	d10b      	bne.n	800ac54 <vQueueDelete+0x2a>
 800ac3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac40:	b672      	cpsid	i
 800ac42:	f383 8811 	msr	BASEPRI, r3
 800ac46:	f3bf 8f6f 	isb	sy
 800ac4a:	f3bf 8f4f 	dsb	sy
 800ac4e:	b662      	cpsie	i
 800ac50:	60bb      	str	r3, [r7, #8]
 800ac52:	e7fe      	b.n	800ac52 <vQueueDelete+0x28>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800ac54:	68f8      	ldr	r0, [r7, #12]
 800ac56:	f000 f935 	bl	800aec4 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800ac5a:	68fb      	ldr	r3, [r7, #12]
 800ac5c:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800ac60:	2b00      	cmp	r3, #0
 800ac62:	d102      	bne.n	800ac6a <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 800ac64:	68f8      	ldr	r0, [r7, #12]
 800ac66:	f001 fd3f 	bl	800c6e8 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800ac6a:	bf00      	nop
 800ac6c:	3710      	adds	r7, #16
 800ac6e:	46bd      	mov	sp, r7
 800ac70:	bd80      	pop	{r7, pc}

0800ac72 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800ac72:	b480      	push	{r7}
 800ac74:	b085      	sub	sp, #20
 800ac76:	af00      	add	r7, sp, #0
 800ac78:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ac7e:	2b00      	cmp	r3, #0
 800ac80:	d006      	beq.n	800ac90 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ac86:	681b      	ldr	r3, [r3, #0]
 800ac88:	f1c3 0307 	rsb	r3, r3, #7
 800ac8c:	60fb      	str	r3, [r7, #12]
 800ac8e:	e001      	b.n	800ac94 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800ac90:	2300      	movs	r3, #0
 800ac92:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800ac94:	68fb      	ldr	r3, [r7, #12]
	}
 800ac96:	4618      	mov	r0, r3
 800ac98:	3714      	adds	r7, #20
 800ac9a:	46bd      	mov	sp, r7
 800ac9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aca0:	4770      	bx	lr

0800aca2 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800aca2:	b580      	push	{r7, lr}
 800aca4:	b086      	sub	sp, #24
 800aca6:	af00      	add	r7, sp, #0
 800aca8:	60f8      	str	r0, [r7, #12]
 800acaa:	60b9      	str	r1, [r7, #8]
 800acac:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800acae:	2300      	movs	r3, #0
 800acb0:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800acb2:	68fb      	ldr	r3, [r7, #12]
 800acb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800acb6:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800acb8:	68fb      	ldr	r3, [r7, #12]
 800acba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800acbc:	2b00      	cmp	r3, #0
 800acbe:	d10d      	bne.n	800acdc <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800acc0:	68fb      	ldr	r3, [r7, #12]
 800acc2:	681b      	ldr	r3, [r3, #0]
 800acc4:	2b00      	cmp	r3, #0
 800acc6:	d14d      	bne.n	800ad64 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800acc8:	68fb      	ldr	r3, [r7, #12]
 800acca:	689b      	ldr	r3, [r3, #8]
 800accc:	4618      	mov	r0, r3
 800acce:	f001 f8a5 	bl	800be1c <xTaskPriorityDisinherit>
 800acd2:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800acd4:	68fb      	ldr	r3, [r7, #12]
 800acd6:	2200      	movs	r2, #0
 800acd8:	609a      	str	r2, [r3, #8]
 800acda:	e043      	b.n	800ad64 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	2b00      	cmp	r3, #0
 800ace0:	d119      	bne.n	800ad16 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800ace2:	68fb      	ldr	r3, [r7, #12]
 800ace4:	6858      	ldr	r0, [r3, #4]
 800ace6:	68fb      	ldr	r3, [r7, #12]
 800ace8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800acea:	461a      	mov	r2, r3
 800acec:	68b9      	ldr	r1, [r7, #8]
 800acee:	f00f f932 	bl	8019f56 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800acf2:	68fb      	ldr	r3, [r7, #12]
 800acf4:	685a      	ldr	r2, [r3, #4]
 800acf6:	68fb      	ldr	r3, [r7, #12]
 800acf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800acfa:	441a      	add	r2, r3
 800acfc:	68fb      	ldr	r3, [r7, #12]
 800acfe:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800ad00:	68fb      	ldr	r3, [r7, #12]
 800ad02:	685a      	ldr	r2, [r3, #4]
 800ad04:	68fb      	ldr	r3, [r7, #12]
 800ad06:	689b      	ldr	r3, [r3, #8]
 800ad08:	429a      	cmp	r2, r3
 800ad0a:	d32b      	bcc.n	800ad64 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800ad0c:	68fb      	ldr	r3, [r7, #12]
 800ad0e:	681a      	ldr	r2, [r3, #0]
 800ad10:	68fb      	ldr	r3, [r7, #12]
 800ad12:	605a      	str	r2, [r3, #4]
 800ad14:	e026      	b.n	800ad64 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800ad16:	68fb      	ldr	r3, [r7, #12]
 800ad18:	68d8      	ldr	r0, [r3, #12]
 800ad1a:	68fb      	ldr	r3, [r7, #12]
 800ad1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad1e:	461a      	mov	r2, r3
 800ad20:	68b9      	ldr	r1, [r7, #8]
 800ad22:	f00f f918 	bl	8019f56 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800ad26:	68fb      	ldr	r3, [r7, #12]
 800ad28:	68da      	ldr	r2, [r3, #12]
 800ad2a:	68fb      	ldr	r3, [r7, #12]
 800ad2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad2e:	425b      	negs	r3, r3
 800ad30:	441a      	add	r2, r3
 800ad32:	68fb      	ldr	r3, [r7, #12]
 800ad34:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800ad36:	68fb      	ldr	r3, [r7, #12]
 800ad38:	68da      	ldr	r2, [r3, #12]
 800ad3a:	68fb      	ldr	r3, [r7, #12]
 800ad3c:	681b      	ldr	r3, [r3, #0]
 800ad3e:	429a      	cmp	r2, r3
 800ad40:	d207      	bcs.n	800ad52 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800ad42:	68fb      	ldr	r3, [r7, #12]
 800ad44:	689a      	ldr	r2, [r3, #8]
 800ad46:	68fb      	ldr	r3, [r7, #12]
 800ad48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad4a:	425b      	negs	r3, r3
 800ad4c:	441a      	add	r2, r3
 800ad4e:	68fb      	ldr	r3, [r7, #12]
 800ad50:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	2b02      	cmp	r3, #2
 800ad56:	d105      	bne.n	800ad64 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800ad58:	693b      	ldr	r3, [r7, #16]
 800ad5a:	2b00      	cmp	r3, #0
 800ad5c:	d002      	beq.n	800ad64 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800ad5e:	693b      	ldr	r3, [r7, #16]
 800ad60:	3b01      	subs	r3, #1
 800ad62:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800ad64:	693b      	ldr	r3, [r7, #16]
 800ad66:	1c5a      	adds	r2, r3, #1
 800ad68:	68fb      	ldr	r3, [r7, #12]
 800ad6a:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800ad6c:	697b      	ldr	r3, [r7, #20]
}
 800ad6e:	4618      	mov	r0, r3
 800ad70:	3718      	adds	r7, #24
 800ad72:	46bd      	mov	sp, r7
 800ad74:	bd80      	pop	{r7, pc}

0800ad76 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800ad76:	b580      	push	{r7, lr}
 800ad78:	b082      	sub	sp, #8
 800ad7a:	af00      	add	r7, sp, #0
 800ad7c:	6078      	str	r0, [r7, #4]
 800ad7e:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800ad80:	687b      	ldr	r3, [r7, #4]
 800ad82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad84:	2b00      	cmp	r3, #0
 800ad86:	d018      	beq.n	800adba <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	68da      	ldr	r2, [r3, #12]
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad90:	441a      	add	r2, r3
 800ad92:	687b      	ldr	r3, [r7, #4]
 800ad94:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	68da      	ldr	r2, [r3, #12]
 800ad9a:	687b      	ldr	r3, [r7, #4]
 800ad9c:	689b      	ldr	r3, [r3, #8]
 800ad9e:	429a      	cmp	r2, r3
 800ada0:	d303      	bcc.n	800adaa <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	681a      	ldr	r2, [r3, #0]
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800adaa:	687b      	ldr	r3, [r7, #4]
 800adac:	68d9      	ldr	r1, [r3, #12]
 800adae:	687b      	ldr	r3, [r7, #4]
 800adb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800adb2:	461a      	mov	r2, r3
 800adb4:	6838      	ldr	r0, [r7, #0]
 800adb6:	f00f f8ce 	bl	8019f56 <memcpy>
	}
}
 800adba:	bf00      	nop
 800adbc:	3708      	adds	r7, #8
 800adbe:	46bd      	mov	sp, r7
 800adc0:	bd80      	pop	{r7, pc}

0800adc2 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800adc2:	b580      	push	{r7, lr}
 800adc4:	b084      	sub	sp, #16
 800adc6:	af00      	add	r7, sp, #0
 800adc8:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800adca:	f001 facd 	bl	800c368 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800adce:	687b      	ldr	r3, [r7, #4]
 800add0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800add4:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800add6:	e011      	b.n	800adfc <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800addc:	2b00      	cmp	r3, #0
 800adde:	d012      	beq.n	800ae06 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	3324      	adds	r3, #36	; 0x24
 800ade4:	4618      	mov	r0, r3
 800ade6:	f000 fdb7 	bl	800b958 <xTaskRemoveFromEventList>
 800adea:	4603      	mov	r3, r0
 800adec:	2b00      	cmp	r3, #0
 800adee:	d001      	beq.n	800adf4 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800adf0:	f000 fe90 	bl	800bb14 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800adf4:	7bfb      	ldrb	r3, [r7, #15]
 800adf6:	3b01      	subs	r3, #1
 800adf8:	b2db      	uxtb	r3, r3
 800adfa:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800adfc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ae00:	2b00      	cmp	r3, #0
 800ae02:	dce9      	bgt.n	800add8 <prvUnlockQueue+0x16>
 800ae04:	e000      	b.n	800ae08 <prvUnlockQueue+0x46>
					break;
 800ae06:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	22ff      	movs	r2, #255	; 0xff
 800ae0c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800ae10:	f001 fadc 	bl	800c3cc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800ae14:	f001 faa8 	bl	800c368 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ae1e:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800ae20:	e011      	b.n	800ae46 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ae22:	687b      	ldr	r3, [r7, #4]
 800ae24:	691b      	ldr	r3, [r3, #16]
 800ae26:	2b00      	cmp	r3, #0
 800ae28:	d012      	beq.n	800ae50 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	3310      	adds	r3, #16
 800ae2e:	4618      	mov	r0, r3
 800ae30:	f000 fd92 	bl	800b958 <xTaskRemoveFromEventList>
 800ae34:	4603      	mov	r3, r0
 800ae36:	2b00      	cmp	r3, #0
 800ae38:	d001      	beq.n	800ae3e <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800ae3a:	f000 fe6b 	bl	800bb14 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800ae3e:	7bbb      	ldrb	r3, [r7, #14]
 800ae40:	3b01      	subs	r3, #1
 800ae42:	b2db      	uxtb	r3, r3
 800ae44:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800ae46:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ae4a:	2b00      	cmp	r3, #0
 800ae4c:	dce9      	bgt.n	800ae22 <prvUnlockQueue+0x60>
 800ae4e:	e000      	b.n	800ae52 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800ae50:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800ae52:	687b      	ldr	r3, [r7, #4]
 800ae54:	22ff      	movs	r2, #255	; 0xff
 800ae56:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800ae5a:	f001 fab7 	bl	800c3cc <vPortExitCritical>
}
 800ae5e:	bf00      	nop
 800ae60:	3710      	adds	r7, #16
 800ae62:	46bd      	mov	sp, r7
 800ae64:	bd80      	pop	{r7, pc}

0800ae66 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800ae66:	b580      	push	{r7, lr}
 800ae68:	b084      	sub	sp, #16
 800ae6a:	af00      	add	r7, sp, #0
 800ae6c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800ae6e:	f001 fa7b 	bl	800c368 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ae76:	2b00      	cmp	r3, #0
 800ae78:	d102      	bne.n	800ae80 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800ae7a:	2301      	movs	r3, #1
 800ae7c:	60fb      	str	r3, [r7, #12]
 800ae7e:	e001      	b.n	800ae84 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800ae80:	2300      	movs	r3, #0
 800ae82:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800ae84:	f001 faa2 	bl	800c3cc <vPortExitCritical>

	return xReturn;
 800ae88:	68fb      	ldr	r3, [r7, #12]
}
 800ae8a:	4618      	mov	r0, r3
 800ae8c:	3710      	adds	r7, #16
 800ae8e:	46bd      	mov	sp, r7
 800ae90:	bd80      	pop	{r7, pc}

0800ae92 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800ae92:	b580      	push	{r7, lr}
 800ae94:	b084      	sub	sp, #16
 800ae96:	af00      	add	r7, sp, #0
 800ae98:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800ae9a:	f001 fa65 	bl	800c368 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800aea6:	429a      	cmp	r2, r3
 800aea8:	d102      	bne.n	800aeb0 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800aeaa:	2301      	movs	r3, #1
 800aeac:	60fb      	str	r3, [r7, #12]
 800aeae:	e001      	b.n	800aeb4 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800aeb0:	2300      	movs	r3, #0
 800aeb2:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800aeb4:	f001 fa8a 	bl	800c3cc <vPortExitCritical>

	return xReturn;
 800aeb8:	68fb      	ldr	r3, [r7, #12]
}
 800aeba:	4618      	mov	r0, r3
 800aebc:	3710      	adds	r7, #16
 800aebe:	46bd      	mov	sp, r7
 800aec0:	bd80      	pop	{r7, pc}
	...

0800aec4 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800aec4:	b480      	push	{r7}
 800aec6:	b085      	sub	sp, #20
 800aec8:	af00      	add	r7, sp, #0
 800aeca:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800aecc:	2300      	movs	r3, #0
 800aece:	60fb      	str	r3, [r7, #12]
 800aed0:	e016      	b.n	800af00 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800aed2:	4a10      	ldr	r2, [pc, #64]	; (800af14 <vQueueUnregisterQueue+0x50>)
 800aed4:	68fb      	ldr	r3, [r7, #12]
 800aed6:	00db      	lsls	r3, r3, #3
 800aed8:	4413      	add	r3, r2
 800aeda:	685b      	ldr	r3, [r3, #4]
 800aedc:	687a      	ldr	r2, [r7, #4]
 800aede:	429a      	cmp	r2, r3
 800aee0:	d10b      	bne.n	800aefa <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800aee2:	4a0c      	ldr	r2, [pc, #48]	; (800af14 <vQueueUnregisterQueue+0x50>)
 800aee4:	68fb      	ldr	r3, [r7, #12]
 800aee6:	2100      	movs	r1, #0
 800aee8:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800aeec:	4a09      	ldr	r2, [pc, #36]	; (800af14 <vQueueUnregisterQueue+0x50>)
 800aeee:	68fb      	ldr	r3, [r7, #12]
 800aef0:	00db      	lsls	r3, r3, #3
 800aef2:	4413      	add	r3, r2
 800aef4:	2200      	movs	r2, #0
 800aef6:	605a      	str	r2, [r3, #4]
				break;
 800aef8:	e005      	b.n	800af06 <vQueueUnregisterQueue+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800aefa:	68fb      	ldr	r3, [r7, #12]
 800aefc:	3301      	adds	r3, #1
 800aefe:	60fb      	str	r3, [r7, #12]
 800af00:	68fb      	ldr	r3, [r7, #12]
 800af02:	2b07      	cmp	r3, #7
 800af04:	d9e5      	bls.n	800aed2 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800af06:	bf00      	nop
 800af08:	3714      	adds	r7, #20
 800af0a:	46bd      	mov	sp, r7
 800af0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af10:	4770      	bx	lr
 800af12:	bf00      	nop
 800af14:	2000453c 	.word	0x2000453c

0800af18 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800af18:	b580      	push	{r7, lr}
 800af1a:	b08e      	sub	sp, #56	; 0x38
 800af1c:	af04      	add	r7, sp, #16
 800af1e:	60f8      	str	r0, [r7, #12]
 800af20:	60b9      	str	r1, [r7, #8]
 800af22:	607a      	str	r2, [r7, #4]
 800af24:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800af26:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800af28:	2b00      	cmp	r3, #0
 800af2a:	d10b      	bne.n	800af44 <xTaskCreateStatic+0x2c>
 800af2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af30:	b672      	cpsid	i
 800af32:	f383 8811 	msr	BASEPRI, r3
 800af36:	f3bf 8f6f 	isb	sy
 800af3a:	f3bf 8f4f 	dsb	sy
 800af3e:	b662      	cpsie	i
 800af40:	623b      	str	r3, [r7, #32]
 800af42:	e7fe      	b.n	800af42 <xTaskCreateStatic+0x2a>
		configASSERT( pxTaskBuffer != NULL );
 800af44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af46:	2b00      	cmp	r3, #0
 800af48:	d10b      	bne.n	800af62 <xTaskCreateStatic+0x4a>
 800af4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af4e:	b672      	cpsid	i
 800af50:	f383 8811 	msr	BASEPRI, r3
 800af54:	f3bf 8f6f 	isb	sy
 800af58:	f3bf 8f4f 	dsb	sy
 800af5c:	b662      	cpsie	i
 800af5e:	61fb      	str	r3, [r7, #28]
 800af60:	e7fe      	b.n	800af60 <xTaskCreateStatic+0x48>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800af62:	23b4      	movs	r3, #180	; 0xb4
 800af64:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800af66:	693b      	ldr	r3, [r7, #16]
 800af68:	2bb4      	cmp	r3, #180	; 0xb4
 800af6a:	d00b      	beq.n	800af84 <xTaskCreateStatic+0x6c>
 800af6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af70:	b672      	cpsid	i
 800af72:	f383 8811 	msr	BASEPRI, r3
 800af76:	f3bf 8f6f 	isb	sy
 800af7a:	f3bf 8f4f 	dsb	sy
 800af7e:	b662      	cpsie	i
 800af80:	61bb      	str	r3, [r7, #24]
 800af82:	e7fe      	b.n	800af82 <xTaskCreateStatic+0x6a>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800af84:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800af86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af88:	2b00      	cmp	r3, #0
 800af8a:	d01e      	beq.n	800afca <xTaskCreateStatic+0xb2>
 800af8c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800af8e:	2b00      	cmp	r3, #0
 800af90:	d01b      	beq.n	800afca <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800af92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af94:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800af96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af98:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800af9a:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800af9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af9e:	2202      	movs	r2, #2
 800afa0:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800afa4:	2300      	movs	r3, #0
 800afa6:	9303      	str	r3, [sp, #12]
 800afa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800afaa:	9302      	str	r3, [sp, #8]
 800afac:	f107 0314 	add.w	r3, r7, #20
 800afb0:	9301      	str	r3, [sp, #4]
 800afb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800afb4:	9300      	str	r3, [sp, #0]
 800afb6:	683b      	ldr	r3, [r7, #0]
 800afb8:	687a      	ldr	r2, [r7, #4]
 800afba:	68b9      	ldr	r1, [r7, #8]
 800afbc:	68f8      	ldr	r0, [r7, #12]
 800afbe:	f000 f851 	bl	800b064 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800afc2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800afc4:	f000 f8f6 	bl	800b1b4 <prvAddNewTaskToReadyList>
 800afc8:	e001      	b.n	800afce <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800afca:	2300      	movs	r3, #0
 800afcc:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800afce:	697b      	ldr	r3, [r7, #20]
	}
 800afd0:	4618      	mov	r0, r3
 800afd2:	3728      	adds	r7, #40	; 0x28
 800afd4:	46bd      	mov	sp, r7
 800afd6:	bd80      	pop	{r7, pc}

0800afd8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800afd8:	b580      	push	{r7, lr}
 800afda:	b08c      	sub	sp, #48	; 0x30
 800afdc:	af04      	add	r7, sp, #16
 800afde:	60f8      	str	r0, [r7, #12]
 800afe0:	60b9      	str	r1, [r7, #8]
 800afe2:	603b      	str	r3, [r7, #0]
 800afe4:	4613      	mov	r3, r2
 800afe6:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800afe8:	88fb      	ldrh	r3, [r7, #6]
 800afea:	009b      	lsls	r3, r3, #2
 800afec:	4618      	mov	r0, r3
 800afee:	f001 fb6d 	bl	800c6cc <pvPortMalloc>
 800aff2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800aff4:	697b      	ldr	r3, [r7, #20]
 800aff6:	2b00      	cmp	r3, #0
 800aff8:	d00e      	beq.n	800b018 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800affa:	20b4      	movs	r0, #180	; 0xb4
 800affc:	f001 fb66 	bl	800c6cc <pvPortMalloc>
 800b000:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800b002:	69fb      	ldr	r3, [r7, #28]
 800b004:	2b00      	cmp	r3, #0
 800b006:	d003      	beq.n	800b010 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800b008:	69fb      	ldr	r3, [r7, #28]
 800b00a:	697a      	ldr	r2, [r7, #20]
 800b00c:	631a      	str	r2, [r3, #48]	; 0x30
 800b00e:	e005      	b.n	800b01c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800b010:	6978      	ldr	r0, [r7, #20]
 800b012:	f001 fb69 	bl	800c6e8 <vPortFree>
 800b016:	e001      	b.n	800b01c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800b018:	2300      	movs	r3, #0
 800b01a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800b01c:	69fb      	ldr	r3, [r7, #28]
 800b01e:	2b00      	cmp	r3, #0
 800b020:	d017      	beq.n	800b052 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800b022:	69fb      	ldr	r3, [r7, #28]
 800b024:	2200      	movs	r2, #0
 800b026:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800b02a:	88fa      	ldrh	r2, [r7, #6]
 800b02c:	2300      	movs	r3, #0
 800b02e:	9303      	str	r3, [sp, #12]
 800b030:	69fb      	ldr	r3, [r7, #28]
 800b032:	9302      	str	r3, [sp, #8]
 800b034:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b036:	9301      	str	r3, [sp, #4]
 800b038:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b03a:	9300      	str	r3, [sp, #0]
 800b03c:	683b      	ldr	r3, [r7, #0]
 800b03e:	68b9      	ldr	r1, [r7, #8]
 800b040:	68f8      	ldr	r0, [r7, #12]
 800b042:	f000 f80f 	bl	800b064 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b046:	69f8      	ldr	r0, [r7, #28]
 800b048:	f000 f8b4 	bl	800b1b4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800b04c:	2301      	movs	r3, #1
 800b04e:	61bb      	str	r3, [r7, #24]
 800b050:	e002      	b.n	800b058 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800b052:	f04f 33ff 	mov.w	r3, #4294967295
 800b056:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800b058:	69bb      	ldr	r3, [r7, #24]
	}
 800b05a:	4618      	mov	r0, r3
 800b05c:	3720      	adds	r7, #32
 800b05e:	46bd      	mov	sp, r7
 800b060:	bd80      	pop	{r7, pc}
	...

0800b064 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800b064:	b580      	push	{r7, lr}
 800b066:	b088      	sub	sp, #32
 800b068:	af00      	add	r7, sp, #0
 800b06a:	60f8      	str	r0, [r7, #12]
 800b06c:	60b9      	str	r1, [r7, #8]
 800b06e:	607a      	str	r2, [r7, #4]
 800b070:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800b072:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b074:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800b076:	687b      	ldr	r3, [r7, #4]
 800b078:	009b      	lsls	r3, r3, #2
 800b07a:	461a      	mov	r2, r3
 800b07c:	21a5      	movs	r1, #165	; 0xa5
 800b07e:	f00e ff8e 	bl	8019f9e <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800b082:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b084:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b086:	6879      	ldr	r1, [r7, #4]
 800b088:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 800b08c:	440b      	add	r3, r1
 800b08e:	009b      	lsls	r3, r3, #2
 800b090:	4413      	add	r3, r2
 800b092:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800b094:	69bb      	ldr	r3, [r7, #24]
 800b096:	f023 0307 	bic.w	r3, r3, #7
 800b09a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800b09c:	69bb      	ldr	r3, [r7, #24]
 800b09e:	f003 0307 	and.w	r3, r3, #7
 800b0a2:	2b00      	cmp	r3, #0
 800b0a4:	d00b      	beq.n	800b0be <prvInitialiseNewTask+0x5a>
 800b0a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b0aa:	b672      	cpsid	i
 800b0ac:	f383 8811 	msr	BASEPRI, r3
 800b0b0:	f3bf 8f6f 	isb	sy
 800b0b4:	f3bf 8f4f 	dsb	sy
 800b0b8:	b662      	cpsie	i
 800b0ba:	617b      	str	r3, [r7, #20]
 800b0bc:	e7fe      	b.n	800b0bc <prvInitialiseNewTask+0x58>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800b0be:	68bb      	ldr	r3, [r7, #8]
 800b0c0:	2b00      	cmp	r3, #0
 800b0c2:	d01f      	beq.n	800b104 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b0c4:	2300      	movs	r3, #0
 800b0c6:	61fb      	str	r3, [r7, #28]
 800b0c8:	e012      	b.n	800b0f0 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800b0ca:	68ba      	ldr	r2, [r7, #8]
 800b0cc:	69fb      	ldr	r3, [r7, #28]
 800b0ce:	4413      	add	r3, r2
 800b0d0:	7819      	ldrb	r1, [r3, #0]
 800b0d2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b0d4:	69fb      	ldr	r3, [r7, #28]
 800b0d6:	4413      	add	r3, r2
 800b0d8:	3334      	adds	r3, #52	; 0x34
 800b0da:	460a      	mov	r2, r1
 800b0dc:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800b0de:	68ba      	ldr	r2, [r7, #8]
 800b0e0:	69fb      	ldr	r3, [r7, #28]
 800b0e2:	4413      	add	r3, r2
 800b0e4:	781b      	ldrb	r3, [r3, #0]
 800b0e6:	2b00      	cmp	r3, #0
 800b0e8:	d006      	beq.n	800b0f8 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b0ea:	69fb      	ldr	r3, [r7, #28]
 800b0ec:	3301      	adds	r3, #1
 800b0ee:	61fb      	str	r3, [r7, #28]
 800b0f0:	69fb      	ldr	r3, [r7, #28]
 800b0f2:	2b0f      	cmp	r3, #15
 800b0f4:	d9e9      	bls.n	800b0ca <prvInitialiseNewTask+0x66>
 800b0f6:	e000      	b.n	800b0fa <prvInitialiseNewTask+0x96>
			{
				break;
 800b0f8:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800b0fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0fc:	2200      	movs	r2, #0
 800b0fe:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800b102:	e003      	b.n	800b10c <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800b104:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b106:	2200      	movs	r2, #0
 800b108:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800b10c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b10e:	2b06      	cmp	r3, #6
 800b110:	d901      	bls.n	800b116 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800b112:	2306      	movs	r3, #6
 800b114:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800b116:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b118:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b11a:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800b11c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b11e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b120:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800b122:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b124:	2200      	movs	r2, #0
 800b126:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800b128:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b12a:	3304      	adds	r3, #4
 800b12c:	4618      	mov	r0, r3
 800b12e:	f7fe fe70 	bl	8009e12 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800b132:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b134:	3318      	adds	r3, #24
 800b136:	4618      	mov	r0, r3
 800b138:	f7fe fe6b 	bl	8009e12 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800b13c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b13e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b140:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b142:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b144:	f1c3 0207 	rsb	r2, r3, #7
 800b148:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b14a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800b14c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b14e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b150:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800b152:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b154:	2200      	movs	r2, #0
 800b156:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800b15a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b15c:	2200      	movs	r2, #0
 800b15e:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800b162:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b164:	334c      	adds	r3, #76	; 0x4c
 800b166:	2260      	movs	r2, #96	; 0x60
 800b168:	2100      	movs	r1, #0
 800b16a:	4618      	mov	r0, r3
 800b16c:	f00e ff17 	bl	8019f9e <memset>
 800b170:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b172:	4a0d      	ldr	r2, [pc, #52]	; (800b1a8 <prvInitialiseNewTask+0x144>)
 800b174:	651a      	str	r2, [r3, #80]	; 0x50
 800b176:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b178:	4a0c      	ldr	r2, [pc, #48]	; (800b1ac <prvInitialiseNewTask+0x148>)
 800b17a:	655a      	str	r2, [r3, #84]	; 0x54
 800b17c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b17e:	4a0c      	ldr	r2, [pc, #48]	; (800b1b0 <prvInitialiseNewTask+0x14c>)
 800b180:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800b182:	683a      	ldr	r2, [r7, #0]
 800b184:	68f9      	ldr	r1, [r7, #12]
 800b186:	69b8      	ldr	r0, [r7, #24]
 800b188:	f000 ffe6 	bl	800c158 <pxPortInitialiseStack>
 800b18c:	4602      	mov	r2, r0
 800b18e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b190:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800b192:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b194:	2b00      	cmp	r3, #0
 800b196:	d002      	beq.n	800b19e <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800b198:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b19a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b19c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b19e:	bf00      	nop
 800b1a0:	3720      	adds	r7, #32
 800b1a2:	46bd      	mov	sp, r7
 800b1a4:	bd80      	pop	{r7, pc}
 800b1a6:	bf00      	nop
 800b1a8:	08024538 	.word	0x08024538
 800b1ac:	08024558 	.word	0x08024558
 800b1b0:	08024518 	.word	0x08024518

0800b1b4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800b1b4:	b580      	push	{r7, lr}
 800b1b6:	b082      	sub	sp, #8
 800b1b8:	af00      	add	r7, sp, #0
 800b1ba:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800b1bc:	f001 f8d4 	bl	800c368 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800b1c0:	4b2a      	ldr	r3, [pc, #168]	; (800b26c <prvAddNewTaskToReadyList+0xb8>)
 800b1c2:	681b      	ldr	r3, [r3, #0]
 800b1c4:	3301      	adds	r3, #1
 800b1c6:	4a29      	ldr	r2, [pc, #164]	; (800b26c <prvAddNewTaskToReadyList+0xb8>)
 800b1c8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800b1ca:	4b29      	ldr	r3, [pc, #164]	; (800b270 <prvAddNewTaskToReadyList+0xbc>)
 800b1cc:	681b      	ldr	r3, [r3, #0]
 800b1ce:	2b00      	cmp	r3, #0
 800b1d0:	d109      	bne.n	800b1e6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800b1d2:	4a27      	ldr	r2, [pc, #156]	; (800b270 <prvAddNewTaskToReadyList+0xbc>)
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800b1d8:	4b24      	ldr	r3, [pc, #144]	; (800b26c <prvAddNewTaskToReadyList+0xb8>)
 800b1da:	681b      	ldr	r3, [r3, #0]
 800b1dc:	2b01      	cmp	r3, #1
 800b1de:	d110      	bne.n	800b202 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800b1e0:	f000 fcbc 	bl	800bb5c <prvInitialiseTaskLists>
 800b1e4:	e00d      	b.n	800b202 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800b1e6:	4b23      	ldr	r3, [pc, #140]	; (800b274 <prvAddNewTaskToReadyList+0xc0>)
 800b1e8:	681b      	ldr	r3, [r3, #0]
 800b1ea:	2b00      	cmp	r3, #0
 800b1ec:	d109      	bne.n	800b202 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800b1ee:	4b20      	ldr	r3, [pc, #128]	; (800b270 <prvAddNewTaskToReadyList+0xbc>)
 800b1f0:	681b      	ldr	r3, [r3, #0]
 800b1f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b1f8:	429a      	cmp	r2, r3
 800b1fa:	d802      	bhi.n	800b202 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800b1fc:	4a1c      	ldr	r2, [pc, #112]	; (800b270 <prvAddNewTaskToReadyList+0xbc>)
 800b1fe:	687b      	ldr	r3, [r7, #4]
 800b200:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800b202:	4b1d      	ldr	r3, [pc, #116]	; (800b278 <prvAddNewTaskToReadyList+0xc4>)
 800b204:	681b      	ldr	r3, [r3, #0]
 800b206:	3301      	adds	r3, #1
 800b208:	4a1b      	ldr	r2, [pc, #108]	; (800b278 <prvAddNewTaskToReadyList+0xc4>)
 800b20a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b210:	2201      	movs	r2, #1
 800b212:	409a      	lsls	r2, r3
 800b214:	4b19      	ldr	r3, [pc, #100]	; (800b27c <prvAddNewTaskToReadyList+0xc8>)
 800b216:	681b      	ldr	r3, [r3, #0]
 800b218:	4313      	orrs	r3, r2
 800b21a:	4a18      	ldr	r2, [pc, #96]	; (800b27c <prvAddNewTaskToReadyList+0xc8>)
 800b21c:	6013      	str	r3, [r2, #0]
 800b21e:	687b      	ldr	r3, [r7, #4]
 800b220:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b222:	4613      	mov	r3, r2
 800b224:	009b      	lsls	r3, r3, #2
 800b226:	4413      	add	r3, r2
 800b228:	009b      	lsls	r3, r3, #2
 800b22a:	4a15      	ldr	r2, [pc, #84]	; (800b280 <prvAddNewTaskToReadyList+0xcc>)
 800b22c:	441a      	add	r2, r3
 800b22e:	687b      	ldr	r3, [r7, #4]
 800b230:	3304      	adds	r3, #4
 800b232:	4619      	mov	r1, r3
 800b234:	4610      	mov	r0, r2
 800b236:	f7fe fdf9 	bl	8009e2c <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800b23a:	f001 f8c7 	bl	800c3cc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800b23e:	4b0d      	ldr	r3, [pc, #52]	; (800b274 <prvAddNewTaskToReadyList+0xc0>)
 800b240:	681b      	ldr	r3, [r3, #0]
 800b242:	2b00      	cmp	r3, #0
 800b244:	d00e      	beq.n	800b264 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800b246:	4b0a      	ldr	r3, [pc, #40]	; (800b270 <prvAddNewTaskToReadyList+0xbc>)
 800b248:	681b      	ldr	r3, [r3, #0]
 800b24a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b24c:	687b      	ldr	r3, [r7, #4]
 800b24e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b250:	429a      	cmp	r2, r3
 800b252:	d207      	bcs.n	800b264 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800b254:	4b0b      	ldr	r3, [pc, #44]	; (800b284 <prvAddNewTaskToReadyList+0xd0>)
 800b256:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b25a:	601a      	str	r2, [r3, #0]
 800b25c:	f3bf 8f4f 	dsb	sy
 800b260:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b264:	bf00      	nop
 800b266:	3708      	adds	r7, #8
 800b268:	46bd      	mov	sp, r7
 800b26a:	bd80      	pop	{r7, pc}
 800b26c:	20000804 	.word	0x20000804
 800b270:	20000704 	.word	0x20000704
 800b274:	20000810 	.word	0x20000810
 800b278:	20000820 	.word	0x20000820
 800b27c:	2000080c 	.word	0x2000080c
 800b280:	20000708 	.word	0x20000708
 800b284:	e000ed04 	.word	0xe000ed04

0800b288 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 800b288:	b580      	push	{r7, lr}
 800b28a:	b084      	sub	sp, #16
 800b28c:	af00      	add	r7, sp, #0
 800b28e:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 800b290:	f001 f86a 	bl	800c368 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 800b294:	687b      	ldr	r3, [r7, #4]
 800b296:	2b00      	cmp	r3, #0
 800b298:	d102      	bne.n	800b2a0 <vTaskDelete+0x18>
 800b29a:	4b39      	ldr	r3, [pc, #228]	; (800b380 <vTaskDelete+0xf8>)
 800b29c:	681b      	ldr	r3, [r3, #0]
 800b29e:	e000      	b.n	800b2a2 <vTaskDelete+0x1a>
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b2a4:	68fb      	ldr	r3, [r7, #12]
 800b2a6:	3304      	adds	r3, #4
 800b2a8:	4618      	mov	r0, r3
 800b2aa:	f7fe fe1c 	bl	8009ee6 <uxListRemove>
 800b2ae:	4603      	mov	r3, r0
 800b2b0:	2b00      	cmp	r3, #0
 800b2b2:	d115      	bne.n	800b2e0 <vTaskDelete+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800b2b4:	68fb      	ldr	r3, [r7, #12]
 800b2b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b2b8:	4932      	ldr	r1, [pc, #200]	; (800b384 <vTaskDelete+0xfc>)
 800b2ba:	4613      	mov	r3, r2
 800b2bc:	009b      	lsls	r3, r3, #2
 800b2be:	4413      	add	r3, r2
 800b2c0:	009b      	lsls	r3, r3, #2
 800b2c2:	440b      	add	r3, r1
 800b2c4:	681b      	ldr	r3, [r3, #0]
 800b2c6:	2b00      	cmp	r3, #0
 800b2c8:	d10a      	bne.n	800b2e0 <vTaskDelete+0x58>
 800b2ca:	68fb      	ldr	r3, [r7, #12]
 800b2cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b2ce:	2201      	movs	r2, #1
 800b2d0:	fa02 f303 	lsl.w	r3, r2, r3
 800b2d4:	43da      	mvns	r2, r3
 800b2d6:	4b2c      	ldr	r3, [pc, #176]	; (800b388 <vTaskDelete+0x100>)
 800b2d8:	681b      	ldr	r3, [r3, #0]
 800b2da:	4013      	ands	r3, r2
 800b2dc:	4a2a      	ldr	r2, [pc, #168]	; (800b388 <vTaskDelete+0x100>)
 800b2de:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800b2e0:	68fb      	ldr	r3, [r7, #12]
 800b2e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b2e4:	2b00      	cmp	r3, #0
 800b2e6:	d004      	beq.n	800b2f2 <vTaskDelete+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b2e8:	68fb      	ldr	r3, [r7, #12]
 800b2ea:	3318      	adds	r3, #24
 800b2ec:	4618      	mov	r0, r3
 800b2ee:	f7fe fdfa 	bl	8009ee6 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 800b2f2:	4b26      	ldr	r3, [pc, #152]	; (800b38c <vTaskDelete+0x104>)
 800b2f4:	681b      	ldr	r3, [r3, #0]
 800b2f6:	3301      	adds	r3, #1
 800b2f8:	4a24      	ldr	r2, [pc, #144]	; (800b38c <vTaskDelete+0x104>)
 800b2fa:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 800b2fc:	4b20      	ldr	r3, [pc, #128]	; (800b380 <vTaskDelete+0xf8>)
 800b2fe:	681b      	ldr	r3, [r3, #0]
 800b300:	68fa      	ldr	r2, [r7, #12]
 800b302:	429a      	cmp	r2, r3
 800b304:	d10b      	bne.n	800b31e <vTaskDelete+0x96>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 800b306:	68fb      	ldr	r3, [r7, #12]
 800b308:	3304      	adds	r3, #4
 800b30a:	4619      	mov	r1, r3
 800b30c:	4820      	ldr	r0, [pc, #128]	; (800b390 <vTaskDelete+0x108>)
 800b30e:	f7fe fd8d 	bl	8009e2c <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 800b312:	4b20      	ldr	r3, [pc, #128]	; (800b394 <vTaskDelete+0x10c>)
 800b314:	681b      	ldr	r3, [r3, #0]
 800b316:	3301      	adds	r3, #1
 800b318:	4a1e      	ldr	r2, [pc, #120]	; (800b394 <vTaskDelete+0x10c>)
 800b31a:	6013      	str	r3, [r2, #0]
 800b31c:	e009      	b.n	800b332 <vTaskDelete+0xaa>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 800b31e:	4b1e      	ldr	r3, [pc, #120]	; (800b398 <vTaskDelete+0x110>)
 800b320:	681b      	ldr	r3, [r3, #0]
 800b322:	3b01      	subs	r3, #1
 800b324:	4a1c      	ldr	r2, [pc, #112]	; (800b398 <vTaskDelete+0x110>)
 800b326:	6013      	str	r3, [r2, #0]
				prvDeleteTCB( pxTCB );
 800b328:	68f8      	ldr	r0, [r7, #12]
 800b32a:	f000 fc83 	bl	800bc34 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 800b32e:	f000 fcb7 	bl	800bca0 <prvResetNextTaskUnblockTime>
			}

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
 800b332:	f001 f84b 	bl	800c3cc <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 800b336:	4b19      	ldr	r3, [pc, #100]	; (800b39c <vTaskDelete+0x114>)
 800b338:	681b      	ldr	r3, [r3, #0]
 800b33a:	2b00      	cmp	r3, #0
 800b33c:	d01c      	beq.n	800b378 <vTaskDelete+0xf0>
		{
			if( pxTCB == pxCurrentTCB )
 800b33e:	4b10      	ldr	r3, [pc, #64]	; (800b380 <vTaskDelete+0xf8>)
 800b340:	681b      	ldr	r3, [r3, #0]
 800b342:	68fa      	ldr	r2, [r7, #12]
 800b344:	429a      	cmp	r2, r3
 800b346:	d117      	bne.n	800b378 <vTaskDelete+0xf0>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 800b348:	4b15      	ldr	r3, [pc, #84]	; (800b3a0 <vTaskDelete+0x118>)
 800b34a:	681b      	ldr	r3, [r3, #0]
 800b34c:	2b00      	cmp	r3, #0
 800b34e:	d00b      	beq.n	800b368 <vTaskDelete+0xe0>
 800b350:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b354:	b672      	cpsid	i
 800b356:	f383 8811 	msr	BASEPRI, r3
 800b35a:	f3bf 8f6f 	isb	sy
 800b35e:	f3bf 8f4f 	dsb	sy
 800b362:	b662      	cpsie	i
 800b364:	60bb      	str	r3, [r7, #8]
 800b366:	e7fe      	b.n	800b366 <vTaskDelete+0xde>
				portYIELD_WITHIN_API();
 800b368:	4b0e      	ldr	r3, [pc, #56]	; (800b3a4 <vTaskDelete+0x11c>)
 800b36a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b36e:	601a      	str	r2, [r3, #0]
 800b370:	f3bf 8f4f 	dsb	sy
 800b374:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800b378:	bf00      	nop
 800b37a:	3710      	adds	r7, #16
 800b37c:	46bd      	mov	sp, r7
 800b37e:	bd80      	pop	{r7, pc}
 800b380:	20000704 	.word	0x20000704
 800b384:	20000708 	.word	0x20000708
 800b388:	2000080c 	.word	0x2000080c
 800b38c:	20000820 	.word	0x20000820
 800b390:	200007d8 	.word	0x200007d8
 800b394:	200007ec 	.word	0x200007ec
 800b398:	20000804 	.word	0x20000804
 800b39c:	20000810 	.word	0x20000810
 800b3a0:	2000082c 	.word	0x2000082c
 800b3a4:	e000ed04 	.word	0xe000ed04

0800b3a8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800b3a8:	b580      	push	{r7, lr}
 800b3aa:	b084      	sub	sp, #16
 800b3ac:	af00      	add	r7, sp, #0
 800b3ae:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800b3b0:	2300      	movs	r3, #0
 800b3b2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800b3b4:	687b      	ldr	r3, [r7, #4]
 800b3b6:	2b00      	cmp	r3, #0
 800b3b8:	d018      	beq.n	800b3ec <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800b3ba:	4b14      	ldr	r3, [pc, #80]	; (800b40c <vTaskDelay+0x64>)
 800b3bc:	681b      	ldr	r3, [r3, #0]
 800b3be:	2b00      	cmp	r3, #0
 800b3c0:	d00b      	beq.n	800b3da <vTaskDelay+0x32>
 800b3c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b3c6:	b672      	cpsid	i
 800b3c8:	f383 8811 	msr	BASEPRI, r3
 800b3cc:	f3bf 8f6f 	isb	sy
 800b3d0:	f3bf 8f4f 	dsb	sy
 800b3d4:	b662      	cpsie	i
 800b3d6:	60bb      	str	r3, [r7, #8]
 800b3d8:	e7fe      	b.n	800b3d8 <vTaskDelay+0x30>
			vTaskSuspendAll();
 800b3da:	f000 f887 	bl	800b4ec <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800b3de:	2100      	movs	r1, #0
 800b3e0:	6878      	ldr	r0, [r7, #4]
 800b3e2:	f000 fe53 	bl	800c08c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800b3e6:	f000 f88f 	bl	800b508 <xTaskResumeAll>
 800b3ea:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800b3ec:	68fb      	ldr	r3, [r7, #12]
 800b3ee:	2b00      	cmp	r3, #0
 800b3f0:	d107      	bne.n	800b402 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800b3f2:	4b07      	ldr	r3, [pc, #28]	; (800b410 <vTaskDelay+0x68>)
 800b3f4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b3f8:	601a      	str	r2, [r3, #0]
 800b3fa:	f3bf 8f4f 	dsb	sy
 800b3fe:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b402:	bf00      	nop
 800b404:	3710      	adds	r7, #16
 800b406:	46bd      	mov	sp, r7
 800b408:	bd80      	pop	{r7, pc}
 800b40a:	bf00      	nop
 800b40c:	2000082c 	.word	0x2000082c
 800b410:	e000ed04 	.word	0xe000ed04

0800b414 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800b414:	b580      	push	{r7, lr}
 800b416:	b08a      	sub	sp, #40	; 0x28
 800b418:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800b41a:	2300      	movs	r3, #0
 800b41c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800b41e:	2300      	movs	r3, #0
 800b420:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800b422:	463a      	mov	r2, r7
 800b424:	1d39      	adds	r1, r7, #4
 800b426:	f107 0308 	add.w	r3, r7, #8
 800b42a:	4618      	mov	r0, r3
 800b42c:	f7f6 fa1c 	bl	8001868 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800b430:	6839      	ldr	r1, [r7, #0]
 800b432:	687b      	ldr	r3, [r7, #4]
 800b434:	68ba      	ldr	r2, [r7, #8]
 800b436:	9202      	str	r2, [sp, #8]
 800b438:	9301      	str	r3, [sp, #4]
 800b43a:	2300      	movs	r3, #0
 800b43c:	9300      	str	r3, [sp, #0]
 800b43e:	2300      	movs	r3, #0
 800b440:	460a      	mov	r2, r1
 800b442:	4922      	ldr	r1, [pc, #136]	; (800b4cc <vTaskStartScheduler+0xb8>)
 800b444:	4822      	ldr	r0, [pc, #136]	; (800b4d0 <vTaskStartScheduler+0xbc>)
 800b446:	f7ff fd67 	bl	800af18 <xTaskCreateStatic>
 800b44a:	4602      	mov	r2, r0
 800b44c:	4b21      	ldr	r3, [pc, #132]	; (800b4d4 <vTaskStartScheduler+0xc0>)
 800b44e:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800b450:	4b20      	ldr	r3, [pc, #128]	; (800b4d4 <vTaskStartScheduler+0xc0>)
 800b452:	681b      	ldr	r3, [r3, #0]
 800b454:	2b00      	cmp	r3, #0
 800b456:	d002      	beq.n	800b45e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800b458:	2301      	movs	r3, #1
 800b45a:	617b      	str	r3, [r7, #20]
 800b45c:	e001      	b.n	800b462 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800b45e:	2300      	movs	r3, #0
 800b460:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800b462:	697b      	ldr	r3, [r7, #20]
 800b464:	2b01      	cmp	r3, #1
 800b466:	d11c      	bne.n	800b4a2 <vTaskStartScheduler+0x8e>
 800b468:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b46c:	b672      	cpsid	i
 800b46e:	f383 8811 	msr	BASEPRI, r3
 800b472:	f3bf 8f6f 	isb	sy
 800b476:	f3bf 8f4f 	dsb	sy
 800b47a:	b662      	cpsie	i
 800b47c:	613b      	str	r3, [r7, #16]

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800b47e:	4b16      	ldr	r3, [pc, #88]	; (800b4d8 <vTaskStartScheduler+0xc4>)
 800b480:	681b      	ldr	r3, [r3, #0]
 800b482:	334c      	adds	r3, #76	; 0x4c
 800b484:	4a15      	ldr	r2, [pc, #84]	; (800b4dc <vTaskStartScheduler+0xc8>)
 800b486:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800b488:	4b15      	ldr	r3, [pc, #84]	; (800b4e0 <vTaskStartScheduler+0xcc>)
 800b48a:	f04f 32ff 	mov.w	r2, #4294967295
 800b48e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800b490:	4b14      	ldr	r3, [pc, #80]	; (800b4e4 <vTaskStartScheduler+0xd0>)
 800b492:	2201      	movs	r2, #1
 800b494:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800b496:	4b14      	ldr	r3, [pc, #80]	; (800b4e8 <vTaskStartScheduler+0xd4>)
 800b498:	2200      	movs	r2, #0
 800b49a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800b49c:	f000 fee8 	bl	800c270 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800b4a0:	e00f      	b.n	800b4c2 <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800b4a2:	697b      	ldr	r3, [r7, #20]
 800b4a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b4a8:	d10b      	bne.n	800b4c2 <vTaskStartScheduler+0xae>
 800b4aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b4ae:	b672      	cpsid	i
 800b4b0:	f383 8811 	msr	BASEPRI, r3
 800b4b4:	f3bf 8f6f 	isb	sy
 800b4b8:	f3bf 8f4f 	dsb	sy
 800b4bc:	b662      	cpsie	i
 800b4be:	60fb      	str	r3, [r7, #12]
 800b4c0:	e7fe      	b.n	800b4c0 <vTaskStartScheduler+0xac>
}
 800b4c2:	bf00      	nop
 800b4c4:	3718      	adds	r7, #24
 800b4c6:	46bd      	mov	sp, r7
 800b4c8:	bd80      	pop	{r7, pc}
 800b4ca:	bf00      	nop
 800b4cc:	0801f6f8 	.word	0x0801f6f8
 800b4d0:	0800bb2d 	.word	0x0800bb2d
 800b4d4:	20000828 	.word	0x20000828
 800b4d8:	20000704 	.word	0x20000704
 800b4dc:	20000020 	.word	0x20000020
 800b4e0:	20000824 	.word	0x20000824
 800b4e4:	20000810 	.word	0x20000810
 800b4e8:	20000808 	.word	0x20000808

0800b4ec <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800b4ec:	b480      	push	{r7}
 800b4ee:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800b4f0:	4b04      	ldr	r3, [pc, #16]	; (800b504 <vTaskSuspendAll+0x18>)
 800b4f2:	681b      	ldr	r3, [r3, #0]
 800b4f4:	3301      	adds	r3, #1
 800b4f6:	4a03      	ldr	r2, [pc, #12]	; (800b504 <vTaskSuspendAll+0x18>)
 800b4f8:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800b4fa:	bf00      	nop
 800b4fc:	46bd      	mov	sp, r7
 800b4fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b502:	4770      	bx	lr
 800b504:	2000082c 	.word	0x2000082c

0800b508 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800b508:	b580      	push	{r7, lr}
 800b50a:	b084      	sub	sp, #16
 800b50c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800b50e:	2300      	movs	r3, #0
 800b510:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800b512:	2300      	movs	r3, #0
 800b514:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800b516:	4b42      	ldr	r3, [pc, #264]	; (800b620 <xTaskResumeAll+0x118>)
 800b518:	681b      	ldr	r3, [r3, #0]
 800b51a:	2b00      	cmp	r3, #0
 800b51c:	d10b      	bne.n	800b536 <xTaskResumeAll+0x2e>
 800b51e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b522:	b672      	cpsid	i
 800b524:	f383 8811 	msr	BASEPRI, r3
 800b528:	f3bf 8f6f 	isb	sy
 800b52c:	f3bf 8f4f 	dsb	sy
 800b530:	b662      	cpsie	i
 800b532:	603b      	str	r3, [r7, #0]
 800b534:	e7fe      	b.n	800b534 <xTaskResumeAll+0x2c>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800b536:	f000 ff17 	bl	800c368 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800b53a:	4b39      	ldr	r3, [pc, #228]	; (800b620 <xTaskResumeAll+0x118>)
 800b53c:	681b      	ldr	r3, [r3, #0]
 800b53e:	3b01      	subs	r3, #1
 800b540:	4a37      	ldr	r2, [pc, #220]	; (800b620 <xTaskResumeAll+0x118>)
 800b542:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b544:	4b36      	ldr	r3, [pc, #216]	; (800b620 <xTaskResumeAll+0x118>)
 800b546:	681b      	ldr	r3, [r3, #0]
 800b548:	2b00      	cmp	r3, #0
 800b54a:	d161      	bne.n	800b610 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800b54c:	4b35      	ldr	r3, [pc, #212]	; (800b624 <xTaskResumeAll+0x11c>)
 800b54e:	681b      	ldr	r3, [r3, #0]
 800b550:	2b00      	cmp	r3, #0
 800b552:	d05d      	beq.n	800b610 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b554:	e02e      	b.n	800b5b4 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b556:	4b34      	ldr	r3, [pc, #208]	; (800b628 <xTaskResumeAll+0x120>)
 800b558:	68db      	ldr	r3, [r3, #12]
 800b55a:	68db      	ldr	r3, [r3, #12]
 800b55c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b55e:	68fb      	ldr	r3, [r7, #12]
 800b560:	3318      	adds	r3, #24
 800b562:	4618      	mov	r0, r3
 800b564:	f7fe fcbf 	bl	8009ee6 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b568:	68fb      	ldr	r3, [r7, #12]
 800b56a:	3304      	adds	r3, #4
 800b56c:	4618      	mov	r0, r3
 800b56e:	f7fe fcba 	bl	8009ee6 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800b572:	68fb      	ldr	r3, [r7, #12]
 800b574:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b576:	2201      	movs	r2, #1
 800b578:	409a      	lsls	r2, r3
 800b57a:	4b2c      	ldr	r3, [pc, #176]	; (800b62c <xTaskResumeAll+0x124>)
 800b57c:	681b      	ldr	r3, [r3, #0]
 800b57e:	4313      	orrs	r3, r2
 800b580:	4a2a      	ldr	r2, [pc, #168]	; (800b62c <xTaskResumeAll+0x124>)
 800b582:	6013      	str	r3, [r2, #0]
 800b584:	68fb      	ldr	r3, [r7, #12]
 800b586:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b588:	4613      	mov	r3, r2
 800b58a:	009b      	lsls	r3, r3, #2
 800b58c:	4413      	add	r3, r2
 800b58e:	009b      	lsls	r3, r3, #2
 800b590:	4a27      	ldr	r2, [pc, #156]	; (800b630 <xTaskResumeAll+0x128>)
 800b592:	441a      	add	r2, r3
 800b594:	68fb      	ldr	r3, [r7, #12]
 800b596:	3304      	adds	r3, #4
 800b598:	4619      	mov	r1, r3
 800b59a:	4610      	mov	r0, r2
 800b59c:	f7fe fc46 	bl	8009e2c <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b5a0:	68fb      	ldr	r3, [r7, #12]
 800b5a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b5a4:	4b23      	ldr	r3, [pc, #140]	; (800b634 <xTaskResumeAll+0x12c>)
 800b5a6:	681b      	ldr	r3, [r3, #0]
 800b5a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b5aa:	429a      	cmp	r2, r3
 800b5ac:	d302      	bcc.n	800b5b4 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800b5ae:	4b22      	ldr	r3, [pc, #136]	; (800b638 <xTaskResumeAll+0x130>)
 800b5b0:	2201      	movs	r2, #1
 800b5b2:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b5b4:	4b1c      	ldr	r3, [pc, #112]	; (800b628 <xTaskResumeAll+0x120>)
 800b5b6:	681b      	ldr	r3, [r3, #0]
 800b5b8:	2b00      	cmp	r3, #0
 800b5ba:	d1cc      	bne.n	800b556 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800b5bc:	68fb      	ldr	r3, [r7, #12]
 800b5be:	2b00      	cmp	r3, #0
 800b5c0:	d001      	beq.n	800b5c6 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800b5c2:	f000 fb6d 	bl	800bca0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800b5c6:	4b1d      	ldr	r3, [pc, #116]	; (800b63c <xTaskResumeAll+0x134>)
 800b5c8:	681b      	ldr	r3, [r3, #0]
 800b5ca:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800b5cc:	687b      	ldr	r3, [r7, #4]
 800b5ce:	2b00      	cmp	r3, #0
 800b5d0:	d010      	beq.n	800b5f4 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800b5d2:	f000 f859 	bl	800b688 <xTaskIncrementTick>
 800b5d6:	4603      	mov	r3, r0
 800b5d8:	2b00      	cmp	r3, #0
 800b5da:	d002      	beq.n	800b5e2 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800b5dc:	4b16      	ldr	r3, [pc, #88]	; (800b638 <xTaskResumeAll+0x130>)
 800b5de:	2201      	movs	r2, #1
 800b5e0:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800b5e2:	687b      	ldr	r3, [r7, #4]
 800b5e4:	3b01      	subs	r3, #1
 800b5e6:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800b5e8:	687b      	ldr	r3, [r7, #4]
 800b5ea:	2b00      	cmp	r3, #0
 800b5ec:	d1f1      	bne.n	800b5d2 <xTaskResumeAll+0xca>

						uxPendedTicks = 0;
 800b5ee:	4b13      	ldr	r3, [pc, #76]	; (800b63c <xTaskResumeAll+0x134>)
 800b5f0:	2200      	movs	r2, #0
 800b5f2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800b5f4:	4b10      	ldr	r3, [pc, #64]	; (800b638 <xTaskResumeAll+0x130>)
 800b5f6:	681b      	ldr	r3, [r3, #0]
 800b5f8:	2b00      	cmp	r3, #0
 800b5fa:	d009      	beq.n	800b610 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800b5fc:	2301      	movs	r3, #1
 800b5fe:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800b600:	4b0f      	ldr	r3, [pc, #60]	; (800b640 <xTaskResumeAll+0x138>)
 800b602:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b606:	601a      	str	r2, [r3, #0]
 800b608:	f3bf 8f4f 	dsb	sy
 800b60c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b610:	f000 fedc 	bl	800c3cc <vPortExitCritical>

	return xAlreadyYielded;
 800b614:	68bb      	ldr	r3, [r7, #8]
}
 800b616:	4618      	mov	r0, r3
 800b618:	3710      	adds	r7, #16
 800b61a:	46bd      	mov	sp, r7
 800b61c:	bd80      	pop	{r7, pc}
 800b61e:	bf00      	nop
 800b620:	2000082c 	.word	0x2000082c
 800b624:	20000804 	.word	0x20000804
 800b628:	200007c4 	.word	0x200007c4
 800b62c:	2000080c 	.word	0x2000080c
 800b630:	20000708 	.word	0x20000708
 800b634:	20000704 	.word	0x20000704
 800b638:	20000818 	.word	0x20000818
 800b63c:	20000814 	.word	0x20000814
 800b640:	e000ed04 	.word	0xe000ed04

0800b644 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800b644:	b480      	push	{r7}
 800b646:	b083      	sub	sp, #12
 800b648:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800b64a:	4b05      	ldr	r3, [pc, #20]	; (800b660 <xTaskGetTickCount+0x1c>)
 800b64c:	681b      	ldr	r3, [r3, #0]
 800b64e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800b650:	687b      	ldr	r3, [r7, #4]
}
 800b652:	4618      	mov	r0, r3
 800b654:	370c      	adds	r7, #12
 800b656:	46bd      	mov	sp, r7
 800b658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b65c:	4770      	bx	lr
 800b65e:	bf00      	nop
 800b660:	20000808 	.word	0x20000808

0800b664 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800b664:	b580      	push	{r7, lr}
 800b666:	b082      	sub	sp, #8
 800b668:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b66a:	f000 ff5d 	bl	800c528 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800b66e:	2300      	movs	r3, #0
 800b670:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800b672:	4b04      	ldr	r3, [pc, #16]	; (800b684 <xTaskGetTickCountFromISR+0x20>)
 800b674:	681b      	ldr	r3, [r3, #0]
 800b676:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800b678:	683b      	ldr	r3, [r7, #0]
}
 800b67a:	4618      	mov	r0, r3
 800b67c:	3708      	adds	r7, #8
 800b67e:	46bd      	mov	sp, r7
 800b680:	bd80      	pop	{r7, pc}
 800b682:	bf00      	nop
 800b684:	20000808 	.word	0x20000808

0800b688 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800b688:	b580      	push	{r7, lr}
 800b68a:	b086      	sub	sp, #24
 800b68c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800b68e:	2300      	movs	r3, #0
 800b690:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b692:	4b4f      	ldr	r3, [pc, #316]	; (800b7d0 <xTaskIncrementTick+0x148>)
 800b694:	681b      	ldr	r3, [r3, #0]
 800b696:	2b00      	cmp	r3, #0
 800b698:	f040 8089 	bne.w	800b7ae <xTaskIncrementTick+0x126>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800b69c:	4b4d      	ldr	r3, [pc, #308]	; (800b7d4 <xTaskIncrementTick+0x14c>)
 800b69e:	681b      	ldr	r3, [r3, #0]
 800b6a0:	3301      	adds	r3, #1
 800b6a2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800b6a4:	4a4b      	ldr	r2, [pc, #300]	; (800b7d4 <xTaskIncrementTick+0x14c>)
 800b6a6:	693b      	ldr	r3, [r7, #16]
 800b6a8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800b6aa:	693b      	ldr	r3, [r7, #16]
 800b6ac:	2b00      	cmp	r3, #0
 800b6ae:	d121      	bne.n	800b6f4 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800b6b0:	4b49      	ldr	r3, [pc, #292]	; (800b7d8 <xTaskIncrementTick+0x150>)
 800b6b2:	681b      	ldr	r3, [r3, #0]
 800b6b4:	681b      	ldr	r3, [r3, #0]
 800b6b6:	2b00      	cmp	r3, #0
 800b6b8:	d00b      	beq.n	800b6d2 <xTaskIncrementTick+0x4a>
 800b6ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b6be:	b672      	cpsid	i
 800b6c0:	f383 8811 	msr	BASEPRI, r3
 800b6c4:	f3bf 8f6f 	isb	sy
 800b6c8:	f3bf 8f4f 	dsb	sy
 800b6cc:	b662      	cpsie	i
 800b6ce:	603b      	str	r3, [r7, #0]
 800b6d0:	e7fe      	b.n	800b6d0 <xTaskIncrementTick+0x48>
 800b6d2:	4b41      	ldr	r3, [pc, #260]	; (800b7d8 <xTaskIncrementTick+0x150>)
 800b6d4:	681b      	ldr	r3, [r3, #0]
 800b6d6:	60fb      	str	r3, [r7, #12]
 800b6d8:	4b40      	ldr	r3, [pc, #256]	; (800b7dc <xTaskIncrementTick+0x154>)
 800b6da:	681b      	ldr	r3, [r3, #0]
 800b6dc:	4a3e      	ldr	r2, [pc, #248]	; (800b7d8 <xTaskIncrementTick+0x150>)
 800b6de:	6013      	str	r3, [r2, #0]
 800b6e0:	4a3e      	ldr	r2, [pc, #248]	; (800b7dc <xTaskIncrementTick+0x154>)
 800b6e2:	68fb      	ldr	r3, [r7, #12]
 800b6e4:	6013      	str	r3, [r2, #0]
 800b6e6:	4b3e      	ldr	r3, [pc, #248]	; (800b7e0 <xTaskIncrementTick+0x158>)
 800b6e8:	681b      	ldr	r3, [r3, #0]
 800b6ea:	3301      	adds	r3, #1
 800b6ec:	4a3c      	ldr	r2, [pc, #240]	; (800b7e0 <xTaskIncrementTick+0x158>)
 800b6ee:	6013      	str	r3, [r2, #0]
 800b6f0:	f000 fad6 	bl	800bca0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800b6f4:	4b3b      	ldr	r3, [pc, #236]	; (800b7e4 <xTaskIncrementTick+0x15c>)
 800b6f6:	681b      	ldr	r3, [r3, #0]
 800b6f8:	693a      	ldr	r2, [r7, #16]
 800b6fa:	429a      	cmp	r2, r3
 800b6fc:	d348      	bcc.n	800b790 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b6fe:	4b36      	ldr	r3, [pc, #216]	; (800b7d8 <xTaskIncrementTick+0x150>)
 800b700:	681b      	ldr	r3, [r3, #0]
 800b702:	681b      	ldr	r3, [r3, #0]
 800b704:	2b00      	cmp	r3, #0
 800b706:	d104      	bne.n	800b712 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b708:	4b36      	ldr	r3, [pc, #216]	; (800b7e4 <xTaskIncrementTick+0x15c>)
 800b70a:	f04f 32ff 	mov.w	r2, #4294967295
 800b70e:	601a      	str	r2, [r3, #0]
					break;
 800b710:	e03e      	b.n	800b790 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b712:	4b31      	ldr	r3, [pc, #196]	; (800b7d8 <xTaskIncrementTick+0x150>)
 800b714:	681b      	ldr	r3, [r3, #0]
 800b716:	68db      	ldr	r3, [r3, #12]
 800b718:	68db      	ldr	r3, [r3, #12]
 800b71a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800b71c:	68bb      	ldr	r3, [r7, #8]
 800b71e:	685b      	ldr	r3, [r3, #4]
 800b720:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800b722:	693a      	ldr	r2, [r7, #16]
 800b724:	687b      	ldr	r3, [r7, #4]
 800b726:	429a      	cmp	r2, r3
 800b728:	d203      	bcs.n	800b732 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800b72a:	4a2e      	ldr	r2, [pc, #184]	; (800b7e4 <xTaskIncrementTick+0x15c>)
 800b72c:	687b      	ldr	r3, [r7, #4]
 800b72e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800b730:	e02e      	b.n	800b790 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b732:	68bb      	ldr	r3, [r7, #8]
 800b734:	3304      	adds	r3, #4
 800b736:	4618      	mov	r0, r3
 800b738:	f7fe fbd5 	bl	8009ee6 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800b73c:	68bb      	ldr	r3, [r7, #8]
 800b73e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b740:	2b00      	cmp	r3, #0
 800b742:	d004      	beq.n	800b74e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b744:	68bb      	ldr	r3, [r7, #8]
 800b746:	3318      	adds	r3, #24
 800b748:	4618      	mov	r0, r3
 800b74a:	f7fe fbcc 	bl	8009ee6 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800b74e:	68bb      	ldr	r3, [r7, #8]
 800b750:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b752:	2201      	movs	r2, #1
 800b754:	409a      	lsls	r2, r3
 800b756:	4b24      	ldr	r3, [pc, #144]	; (800b7e8 <xTaskIncrementTick+0x160>)
 800b758:	681b      	ldr	r3, [r3, #0]
 800b75a:	4313      	orrs	r3, r2
 800b75c:	4a22      	ldr	r2, [pc, #136]	; (800b7e8 <xTaskIncrementTick+0x160>)
 800b75e:	6013      	str	r3, [r2, #0]
 800b760:	68bb      	ldr	r3, [r7, #8]
 800b762:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b764:	4613      	mov	r3, r2
 800b766:	009b      	lsls	r3, r3, #2
 800b768:	4413      	add	r3, r2
 800b76a:	009b      	lsls	r3, r3, #2
 800b76c:	4a1f      	ldr	r2, [pc, #124]	; (800b7ec <xTaskIncrementTick+0x164>)
 800b76e:	441a      	add	r2, r3
 800b770:	68bb      	ldr	r3, [r7, #8]
 800b772:	3304      	adds	r3, #4
 800b774:	4619      	mov	r1, r3
 800b776:	4610      	mov	r0, r2
 800b778:	f7fe fb58 	bl	8009e2c <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b77c:	68bb      	ldr	r3, [r7, #8]
 800b77e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b780:	4b1b      	ldr	r3, [pc, #108]	; (800b7f0 <xTaskIncrementTick+0x168>)
 800b782:	681b      	ldr	r3, [r3, #0]
 800b784:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b786:	429a      	cmp	r2, r3
 800b788:	d3b9      	bcc.n	800b6fe <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800b78a:	2301      	movs	r3, #1
 800b78c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b78e:	e7b6      	b.n	800b6fe <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800b790:	4b17      	ldr	r3, [pc, #92]	; (800b7f0 <xTaskIncrementTick+0x168>)
 800b792:	681b      	ldr	r3, [r3, #0]
 800b794:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b796:	4915      	ldr	r1, [pc, #84]	; (800b7ec <xTaskIncrementTick+0x164>)
 800b798:	4613      	mov	r3, r2
 800b79a:	009b      	lsls	r3, r3, #2
 800b79c:	4413      	add	r3, r2
 800b79e:	009b      	lsls	r3, r3, #2
 800b7a0:	440b      	add	r3, r1
 800b7a2:	681b      	ldr	r3, [r3, #0]
 800b7a4:	2b01      	cmp	r3, #1
 800b7a6:	d907      	bls.n	800b7b8 <xTaskIncrementTick+0x130>
			{
				xSwitchRequired = pdTRUE;
 800b7a8:	2301      	movs	r3, #1
 800b7aa:	617b      	str	r3, [r7, #20]
 800b7ac:	e004      	b.n	800b7b8 <xTaskIncrementTick+0x130>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800b7ae:	4b11      	ldr	r3, [pc, #68]	; (800b7f4 <xTaskIncrementTick+0x16c>)
 800b7b0:	681b      	ldr	r3, [r3, #0]
 800b7b2:	3301      	adds	r3, #1
 800b7b4:	4a0f      	ldr	r2, [pc, #60]	; (800b7f4 <xTaskIncrementTick+0x16c>)
 800b7b6:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800b7b8:	4b0f      	ldr	r3, [pc, #60]	; (800b7f8 <xTaskIncrementTick+0x170>)
 800b7ba:	681b      	ldr	r3, [r3, #0]
 800b7bc:	2b00      	cmp	r3, #0
 800b7be:	d001      	beq.n	800b7c4 <xTaskIncrementTick+0x13c>
		{
			xSwitchRequired = pdTRUE;
 800b7c0:	2301      	movs	r3, #1
 800b7c2:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800b7c4:	697b      	ldr	r3, [r7, #20]
}
 800b7c6:	4618      	mov	r0, r3
 800b7c8:	3718      	adds	r7, #24
 800b7ca:	46bd      	mov	sp, r7
 800b7cc:	bd80      	pop	{r7, pc}
 800b7ce:	bf00      	nop
 800b7d0:	2000082c 	.word	0x2000082c
 800b7d4:	20000808 	.word	0x20000808
 800b7d8:	200007bc 	.word	0x200007bc
 800b7dc:	200007c0 	.word	0x200007c0
 800b7e0:	2000081c 	.word	0x2000081c
 800b7e4:	20000824 	.word	0x20000824
 800b7e8:	2000080c 	.word	0x2000080c
 800b7ec:	20000708 	.word	0x20000708
 800b7f0:	20000704 	.word	0x20000704
 800b7f4:	20000814 	.word	0x20000814
 800b7f8:	20000818 	.word	0x20000818

0800b7fc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800b7fc:	b580      	push	{r7, lr}
 800b7fe:	b088      	sub	sp, #32
 800b800:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800b802:	4b3c      	ldr	r3, [pc, #240]	; (800b8f4 <vTaskSwitchContext+0xf8>)
 800b804:	681b      	ldr	r3, [r3, #0]
 800b806:	2b00      	cmp	r3, #0
 800b808:	d003      	beq.n	800b812 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800b80a:	4b3b      	ldr	r3, [pc, #236]	; (800b8f8 <vTaskSwitchContext+0xfc>)
 800b80c:	2201      	movs	r2, #1
 800b80e:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800b810:	e06c      	b.n	800b8ec <vTaskSwitchContext+0xf0>
		xYieldPending = pdFALSE;
 800b812:	4b39      	ldr	r3, [pc, #228]	; (800b8f8 <vTaskSwitchContext+0xfc>)
 800b814:	2200      	movs	r2, #0
 800b816:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 800b818:	4b38      	ldr	r3, [pc, #224]	; (800b8fc <vTaskSwitchContext+0x100>)
 800b81a:	681b      	ldr	r3, [r3, #0]
 800b81c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b81e:	61fb      	str	r3, [r7, #28]
 800b820:	f04f 33a5 	mov.w	r3, #2779096485	; 0xa5a5a5a5
 800b824:	61bb      	str	r3, [r7, #24]
 800b826:	69fb      	ldr	r3, [r7, #28]
 800b828:	681b      	ldr	r3, [r3, #0]
 800b82a:	69ba      	ldr	r2, [r7, #24]
 800b82c:	429a      	cmp	r2, r3
 800b82e:	d111      	bne.n	800b854 <vTaskSwitchContext+0x58>
 800b830:	69fb      	ldr	r3, [r7, #28]
 800b832:	3304      	adds	r3, #4
 800b834:	681b      	ldr	r3, [r3, #0]
 800b836:	69ba      	ldr	r2, [r7, #24]
 800b838:	429a      	cmp	r2, r3
 800b83a:	d10b      	bne.n	800b854 <vTaskSwitchContext+0x58>
 800b83c:	69fb      	ldr	r3, [r7, #28]
 800b83e:	3308      	adds	r3, #8
 800b840:	681b      	ldr	r3, [r3, #0]
 800b842:	69ba      	ldr	r2, [r7, #24]
 800b844:	429a      	cmp	r2, r3
 800b846:	d105      	bne.n	800b854 <vTaskSwitchContext+0x58>
 800b848:	69fb      	ldr	r3, [r7, #28]
 800b84a:	330c      	adds	r3, #12
 800b84c:	681b      	ldr	r3, [r3, #0]
 800b84e:	69ba      	ldr	r2, [r7, #24]
 800b850:	429a      	cmp	r2, r3
 800b852:	d008      	beq.n	800b866 <vTaskSwitchContext+0x6a>
 800b854:	4b29      	ldr	r3, [pc, #164]	; (800b8fc <vTaskSwitchContext+0x100>)
 800b856:	681a      	ldr	r2, [r3, #0]
 800b858:	4b28      	ldr	r3, [pc, #160]	; (800b8fc <vTaskSwitchContext+0x100>)
 800b85a:	681b      	ldr	r3, [r3, #0]
 800b85c:	3334      	adds	r3, #52	; 0x34
 800b85e:	4619      	mov	r1, r3
 800b860:	4610      	mov	r0, r2
 800b862:	f7f5 fff5 	bl	8001850 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b866:	4b26      	ldr	r3, [pc, #152]	; (800b900 <vTaskSwitchContext+0x104>)
 800b868:	681b      	ldr	r3, [r3, #0]
 800b86a:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800b86c:	68fb      	ldr	r3, [r7, #12]
 800b86e:	fab3 f383 	clz	r3, r3
 800b872:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800b874:	7afb      	ldrb	r3, [r7, #11]
 800b876:	f1c3 031f 	rsb	r3, r3, #31
 800b87a:	617b      	str	r3, [r7, #20]
 800b87c:	4921      	ldr	r1, [pc, #132]	; (800b904 <vTaskSwitchContext+0x108>)
 800b87e:	697a      	ldr	r2, [r7, #20]
 800b880:	4613      	mov	r3, r2
 800b882:	009b      	lsls	r3, r3, #2
 800b884:	4413      	add	r3, r2
 800b886:	009b      	lsls	r3, r3, #2
 800b888:	440b      	add	r3, r1
 800b88a:	681b      	ldr	r3, [r3, #0]
 800b88c:	2b00      	cmp	r3, #0
 800b88e:	d10b      	bne.n	800b8a8 <vTaskSwitchContext+0xac>
	__asm volatile
 800b890:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b894:	b672      	cpsid	i
 800b896:	f383 8811 	msr	BASEPRI, r3
 800b89a:	f3bf 8f6f 	isb	sy
 800b89e:	f3bf 8f4f 	dsb	sy
 800b8a2:	b662      	cpsie	i
 800b8a4:	607b      	str	r3, [r7, #4]
 800b8a6:	e7fe      	b.n	800b8a6 <vTaskSwitchContext+0xaa>
 800b8a8:	697a      	ldr	r2, [r7, #20]
 800b8aa:	4613      	mov	r3, r2
 800b8ac:	009b      	lsls	r3, r3, #2
 800b8ae:	4413      	add	r3, r2
 800b8b0:	009b      	lsls	r3, r3, #2
 800b8b2:	4a14      	ldr	r2, [pc, #80]	; (800b904 <vTaskSwitchContext+0x108>)
 800b8b4:	4413      	add	r3, r2
 800b8b6:	613b      	str	r3, [r7, #16]
 800b8b8:	693b      	ldr	r3, [r7, #16]
 800b8ba:	685b      	ldr	r3, [r3, #4]
 800b8bc:	685a      	ldr	r2, [r3, #4]
 800b8be:	693b      	ldr	r3, [r7, #16]
 800b8c0:	605a      	str	r2, [r3, #4]
 800b8c2:	693b      	ldr	r3, [r7, #16]
 800b8c4:	685a      	ldr	r2, [r3, #4]
 800b8c6:	693b      	ldr	r3, [r7, #16]
 800b8c8:	3308      	adds	r3, #8
 800b8ca:	429a      	cmp	r2, r3
 800b8cc:	d104      	bne.n	800b8d8 <vTaskSwitchContext+0xdc>
 800b8ce:	693b      	ldr	r3, [r7, #16]
 800b8d0:	685b      	ldr	r3, [r3, #4]
 800b8d2:	685a      	ldr	r2, [r3, #4]
 800b8d4:	693b      	ldr	r3, [r7, #16]
 800b8d6:	605a      	str	r2, [r3, #4]
 800b8d8:	693b      	ldr	r3, [r7, #16]
 800b8da:	685b      	ldr	r3, [r3, #4]
 800b8dc:	68db      	ldr	r3, [r3, #12]
 800b8de:	4a07      	ldr	r2, [pc, #28]	; (800b8fc <vTaskSwitchContext+0x100>)
 800b8e0:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800b8e2:	4b06      	ldr	r3, [pc, #24]	; (800b8fc <vTaskSwitchContext+0x100>)
 800b8e4:	681b      	ldr	r3, [r3, #0]
 800b8e6:	334c      	adds	r3, #76	; 0x4c
 800b8e8:	4a07      	ldr	r2, [pc, #28]	; (800b908 <vTaskSwitchContext+0x10c>)
 800b8ea:	6013      	str	r3, [r2, #0]
}
 800b8ec:	bf00      	nop
 800b8ee:	3720      	adds	r7, #32
 800b8f0:	46bd      	mov	sp, r7
 800b8f2:	bd80      	pop	{r7, pc}
 800b8f4:	2000082c 	.word	0x2000082c
 800b8f8:	20000818 	.word	0x20000818
 800b8fc:	20000704 	.word	0x20000704
 800b900:	2000080c 	.word	0x2000080c
 800b904:	20000708 	.word	0x20000708
 800b908:	20000020 	.word	0x20000020

0800b90c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800b90c:	b580      	push	{r7, lr}
 800b90e:	b084      	sub	sp, #16
 800b910:	af00      	add	r7, sp, #0
 800b912:	6078      	str	r0, [r7, #4]
 800b914:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800b916:	687b      	ldr	r3, [r7, #4]
 800b918:	2b00      	cmp	r3, #0
 800b91a:	d10b      	bne.n	800b934 <vTaskPlaceOnEventList+0x28>
 800b91c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b920:	b672      	cpsid	i
 800b922:	f383 8811 	msr	BASEPRI, r3
 800b926:	f3bf 8f6f 	isb	sy
 800b92a:	f3bf 8f4f 	dsb	sy
 800b92e:	b662      	cpsie	i
 800b930:	60fb      	str	r3, [r7, #12]
 800b932:	e7fe      	b.n	800b932 <vTaskPlaceOnEventList+0x26>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b934:	4b07      	ldr	r3, [pc, #28]	; (800b954 <vTaskPlaceOnEventList+0x48>)
 800b936:	681b      	ldr	r3, [r3, #0]
 800b938:	3318      	adds	r3, #24
 800b93a:	4619      	mov	r1, r3
 800b93c:	6878      	ldr	r0, [r7, #4]
 800b93e:	f7fe fa99 	bl	8009e74 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800b942:	2101      	movs	r1, #1
 800b944:	6838      	ldr	r0, [r7, #0]
 800b946:	f000 fba1 	bl	800c08c <prvAddCurrentTaskToDelayedList>
}
 800b94a:	bf00      	nop
 800b94c:	3710      	adds	r7, #16
 800b94e:	46bd      	mov	sp, r7
 800b950:	bd80      	pop	{r7, pc}
 800b952:	bf00      	nop
 800b954:	20000704 	.word	0x20000704

0800b958 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800b958:	b580      	push	{r7, lr}
 800b95a:	b086      	sub	sp, #24
 800b95c:	af00      	add	r7, sp, #0
 800b95e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b960:	687b      	ldr	r3, [r7, #4]
 800b962:	68db      	ldr	r3, [r3, #12]
 800b964:	68db      	ldr	r3, [r3, #12]
 800b966:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800b968:	693b      	ldr	r3, [r7, #16]
 800b96a:	2b00      	cmp	r3, #0
 800b96c:	d10b      	bne.n	800b986 <xTaskRemoveFromEventList+0x2e>
 800b96e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b972:	b672      	cpsid	i
 800b974:	f383 8811 	msr	BASEPRI, r3
 800b978:	f3bf 8f6f 	isb	sy
 800b97c:	f3bf 8f4f 	dsb	sy
 800b980:	b662      	cpsie	i
 800b982:	60fb      	str	r3, [r7, #12]
 800b984:	e7fe      	b.n	800b984 <xTaskRemoveFromEventList+0x2c>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800b986:	693b      	ldr	r3, [r7, #16]
 800b988:	3318      	adds	r3, #24
 800b98a:	4618      	mov	r0, r3
 800b98c:	f7fe faab 	bl	8009ee6 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b990:	4b1d      	ldr	r3, [pc, #116]	; (800ba08 <xTaskRemoveFromEventList+0xb0>)
 800b992:	681b      	ldr	r3, [r3, #0]
 800b994:	2b00      	cmp	r3, #0
 800b996:	d11c      	bne.n	800b9d2 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800b998:	693b      	ldr	r3, [r7, #16]
 800b99a:	3304      	adds	r3, #4
 800b99c:	4618      	mov	r0, r3
 800b99e:	f7fe faa2 	bl	8009ee6 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800b9a2:	693b      	ldr	r3, [r7, #16]
 800b9a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b9a6:	2201      	movs	r2, #1
 800b9a8:	409a      	lsls	r2, r3
 800b9aa:	4b18      	ldr	r3, [pc, #96]	; (800ba0c <xTaskRemoveFromEventList+0xb4>)
 800b9ac:	681b      	ldr	r3, [r3, #0]
 800b9ae:	4313      	orrs	r3, r2
 800b9b0:	4a16      	ldr	r2, [pc, #88]	; (800ba0c <xTaskRemoveFromEventList+0xb4>)
 800b9b2:	6013      	str	r3, [r2, #0]
 800b9b4:	693b      	ldr	r3, [r7, #16]
 800b9b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b9b8:	4613      	mov	r3, r2
 800b9ba:	009b      	lsls	r3, r3, #2
 800b9bc:	4413      	add	r3, r2
 800b9be:	009b      	lsls	r3, r3, #2
 800b9c0:	4a13      	ldr	r2, [pc, #76]	; (800ba10 <xTaskRemoveFromEventList+0xb8>)
 800b9c2:	441a      	add	r2, r3
 800b9c4:	693b      	ldr	r3, [r7, #16]
 800b9c6:	3304      	adds	r3, #4
 800b9c8:	4619      	mov	r1, r3
 800b9ca:	4610      	mov	r0, r2
 800b9cc:	f7fe fa2e 	bl	8009e2c <vListInsertEnd>
 800b9d0:	e005      	b.n	800b9de <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800b9d2:	693b      	ldr	r3, [r7, #16]
 800b9d4:	3318      	adds	r3, #24
 800b9d6:	4619      	mov	r1, r3
 800b9d8:	480e      	ldr	r0, [pc, #56]	; (800ba14 <xTaskRemoveFromEventList+0xbc>)
 800b9da:	f7fe fa27 	bl	8009e2c <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800b9de:	693b      	ldr	r3, [r7, #16]
 800b9e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b9e2:	4b0d      	ldr	r3, [pc, #52]	; (800ba18 <xTaskRemoveFromEventList+0xc0>)
 800b9e4:	681b      	ldr	r3, [r3, #0]
 800b9e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b9e8:	429a      	cmp	r2, r3
 800b9ea:	d905      	bls.n	800b9f8 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800b9ec:	2301      	movs	r3, #1
 800b9ee:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800b9f0:	4b0a      	ldr	r3, [pc, #40]	; (800ba1c <xTaskRemoveFromEventList+0xc4>)
 800b9f2:	2201      	movs	r2, #1
 800b9f4:	601a      	str	r2, [r3, #0]
 800b9f6:	e001      	b.n	800b9fc <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800b9f8:	2300      	movs	r3, #0
 800b9fa:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800b9fc:	697b      	ldr	r3, [r7, #20]
}
 800b9fe:	4618      	mov	r0, r3
 800ba00:	3718      	adds	r7, #24
 800ba02:	46bd      	mov	sp, r7
 800ba04:	bd80      	pop	{r7, pc}
 800ba06:	bf00      	nop
 800ba08:	2000082c 	.word	0x2000082c
 800ba0c:	2000080c 	.word	0x2000080c
 800ba10:	20000708 	.word	0x20000708
 800ba14:	200007c4 	.word	0x200007c4
 800ba18:	20000704 	.word	0x20000704
 800ba1c:	20000818 	.word	0x20000818

0800ba20 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800ba20:	b480      	push	{r7}
 800ba22:	b083      	sub	sp, #12
 800ba24:	af00      	add	r7, sp, #0
 800ba26:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800ba28:	4b06      	ldr	r3, [pc, #24]	; (800ba44 <vTaskInternalSetTimeOutState+0x24>)
 800ba2a:	681a      	ldr	r2, [r3, #0]
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800ba30:	4b05      	ldr	r3, [pc, #20]	; (800ba48 <vTaskInternalSetTimeOutState+0x28>)
 800ba32:	681a      	ldr	r2, [r3, #0]
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	605a      	str	r2, [r3, #4]
}
 800ba38:	bf00      	nop
 800ba3a:	370c      	adds	r7, #12
 800ba3c:	46bd      	mov	sp, r7
 800ba3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba42:	4770      	bx	lr
 800ba44:	2000081c 	.word	0x2000081c
 800ba48:	20000808 	.word	0x20000808

0800ba4c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800ba4c:	b580      	push	{r7, lr}
 800ba4e:	b088      	sub	sp, #32
 800ba50:	af00      	add	r7, sp, #0
 800ba52:	6078      	str	r0, [r7, #4]
 800ba54:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800ba56:	687b      	ldr	r3, [r7, #4]
 800ba58:	2b00      	cmp	r3, #0
 800ba5a:	d10b      	bne.n	800ba74 <xTaskCheckForTimeOut+0x28>
 800ba5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba60:	b672      	cpsid	i
 800ba62:	f383 8811 	msr	BASEPRI, r3
 800ba66:	f3bf 8f6f 	isb	sy
 800ba6a:	f3bf 8f4f 	dsb	sy
 800ba6e:	b662      	cpsie	i
 800ba70:	613b      	str	r3, [r7, #16]
 800ba72:	e7fe      	b.n	800ba72 <xTaskCheckForTimeOut+0x26>
	configASSERT( pxTicksToWait );
 800ba74:	683b      	ldr	r3, [r7, #0]
 800ba76:	2b00      	cmp	r3, #0
 800ba78:	d10b      	bne.n	800ba92 <xTaskCheckForTimeOut+0x46>
 800ba7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba7e:	b672      	cpsid	i
 800ba80:	f383 8811 	msr	BASEPRI, r3
 800ba84:	f3bf 8f6f 	isb	sy
 800ba88:	f3bf 8f4f 	dsb	sy
 800ba8c:	b662      	cpsie	i
 800ba8e:	60fb      	str	r3, [r7, #12]
 800ba90:	e7fe      	b.n	800ba90 <xTaskCheckForTimeOut+0x44>

	taskENTER_CRITICAL();
 800ba92:	f000 fc69 	bl	800c368 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800ba96:	4b1d      	ldr	r3, [pc, #116]	; (800bb0c <xTaskCheckForTimeOut+0xc0>)
 800ba98:	681b      	ldr	r3, [r3, #0]
 800ba9a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800ba9c:	687b      	ldr	r3, [r7, #4]
 800ba9e:	685b      	ldr	r3, [r3, #4]
 800baa0:	69ba      	ldr	r2, [r7, #24]
 800baa2:	1ad3      	subs	r3, r2, r3
 800baa4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800baa6:	683b      	ldr	r3, [r7, #0]
 800baa8:	681b      	ldr	r3, [r3, #0]
 800baaa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800baae:	d102      	bne.n	800bab6 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800bab0:	2300      	movs	r3, #0
 800bab2:	61fb      	str	r3, [r7, #28]
 800bab4:	e023      	b.n	800bafe <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800bab6:	687b      	ldr	r3, [r7, #4]
 800bab8:	681a      	ldr	r2, [r3, #0]
 800baba:	4b15      	ldr	r3, [pc, #84]	; (800bb10 <xTaskCheckForTimeOut+0xc4>)
 800babc:	681b      	ldr	r3, [r3, #0]
 800babe:	429a      	cmp	r2, r3
 800bac0:	d007      	beq.n	800bad2 <xTaskCheckForTimeOut+0x86>
 800bac2:	687b      	ldr	r3, [r7, #4]
 800bac4:	685b      	ldr	r3, [r3, #4]
 800bac6:	69ba      	ldr	r2, [r7, #24]
 800bac8:	429a      	cmp	r2, r3
 800baca:	d302      	bcc.n	800bad2 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800bacc:	2301      	movs	r3, #1
 800bace:	61fb      	str	r3, [r7, #28]
 800bad0:	e015      	b.n	800bafe <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800bad2:	683b      	ldr	r3, [r7, #0]
 800bad4:	681b      	ldr	r3, [r3, #0]
 800bad6:	697a      	ldr	r2, [r7, #20]
 800bad8:	429a      	cmp	r2, r3
 800bada:	d20b      	bcs.n	800baf4 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800badc:	683b      	ldr	r3, [r7, #0]
 800bade:	681a      	ldr	r2, [r3, #0]
 800bae0:	697b      	ldr	r3, [r7, #20]
 800bae2:	1ad2      	subs	r2, r2, r3
 800bae4:	683b      	ldr	r3, [r7, #0]
 800bae6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800bae8:	6878      	ldr	r0, [r7, #4]
 800baea:	f7ff ff99 	bl	800ba20 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800baee:	2300      	movs	r3, #0
 800baf0:	61fb      	str	r3, [r7, #28]
 800baf2:	e004      	b.n	800bafe <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800baf4:	683b      	ldr	r3, [r7, #0]
 800baf6:	2200      	movs	r2, #0
 800baf8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800bafa:	2301      	movs	r3, #1
 800bafc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800bafe:	f000 fc65 	bl	800c3cc <vPortExitCritical>

	return xReturn;
 800bb02:	69fb      	ldr	r3, [r7, #28]
}
 800bb04:	4618      	mov	r0, r3
 800bb06:	3720      	adds	r7, #32
 800bb08:	46bd      	mov	sp, r7
 800bb0a:	bd80      	pop	{r7, pc}
 800bb0c:	20000808 	.word	0x20000808
 800bb10:	2000081c 	.word	0x2000081c

0800bb14 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800bb14:	b480      	push	{r7}
 800bb16:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800bb18:	4b03      	ldr	r3, [pc, #12]	; (800bb28 <vTaskMissedYield+0x14>)
 800bb1a:	2201      	movs	r2, #1
 800bb1c:	601a      	str	r2, [r3, #0]
}
 800bb1e:	bf00      	nop
 800bb20:	46bd      	mov	sp, r7
 800bb22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb26:	4770      	bx	lr
 800bb28:	20000818 	.word	0x20000818

0800bb2c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800bb2c:	b580      	push	{r7, lr}
 800bb2e:	b082      	sub	sp, #8
 800bb30:	af00      	add	r7, sp, #0
 800bb32:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800bb34:	f000 f852 	bl	800bbdc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800bb38:	4b06      	ldr	r3, [pc, #24]	; (800bb54 <prvIdleTask+0x28>)
 800bb3a:	681b      	ldr	r3, [r3, #0]
 800bb3c:	2b01      	cmp	r3, #1
 800bb3e:	d9f9      	bls.n	800bb34 <prvIdleTask+0x8>
			{
				taskYIELD();
 800bb40:	4b05      	ldr	r3, [pc, #20]	; (800bb58 <prvIdleTask+0x2c>)
 800bb42:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bb46:	601a      	str	r2, [r3, #0]
 800bb48:	f3bf 8f4f 	dsb	sy
 800bb4c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800bb50:	e7f0      	b.n	800bb34 <prvIdleTask+0x8>
 800bb52:	bf00      	nop
 800bb54:	20000708 	.word	0x20000708
 800bb58:	e000ed04 	.word	0xe000ed04

0800bb5c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800bb5c:	b580      	push	{r7, lr}
 800bb5e:	b082      	sub	sp, #8
 800bb60:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800bb62:	2300      	movs	r3, #0
 800bb64:	607b      	str	r3, [r7, #4]
 800bb66:	e00c      	b.n	800bb82 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800bb68:	687a      	ldr	r2, [r7, #4]
 800bb6a:	4613      	mov	r3, r2
 800bb6c:	009b      	lsls	r3, r3, #2
 800bb6e:	4413      	add	r3, r2
 800bb70:	009b      	lsls	r3, r3, #2
 800bb72:	4a12      	ldr	r2, [pc, #72]	; (800bbbc <prvInitialiseTaskLists+0x60>)
 800bb74:	4413      	add	r3, r2
 800bb76:	4618      	mov	r0, r3
 800bb78:	f7fe f92b 	bl	8009dd2 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800bb7c:	687b      	ldr	r3, [r7, #4]
 800bb7e:	3301      	adds	r3, #1
 800bb80:	607b      	str	r3, [r7, #4]
 800bb82:	687b      	ldr	r3, [r7, #4]
 800bb84:	2b06      	cmp	r3, #6
 800bb86:	d9ef      	bls.n	800bb68 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800bb88:	480d      	ldr	r0, [pc, #52]	; (800bbc0 <prvInitialiseTaskLists+0x64>)
 800bb8a:	f7fe f922 	bl	8009dd2 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800bb8e:	480d      	ldr	r0, [pc, #52]	; (800bbc4 <prvInitialiseTaskLists+0x68>)
 800bb90:	f7fe f91f 	bl	8009dd2 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800bb94:	480c      	ldr	r0, [pc, #48]	; (800bbc8 <prvInitialiseTaskLists+0x6c>)
 800bb96:	f7fe f91c 	bl	8009dd2 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800bb9a:	480c      	ldr	r0, [pc, #48]	; (800bbcc <prvInitialiseTaskLists+0x70>)
 800bb9c:	f7fe f919 	bl	8009dd2 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800bba0:	480b      	ldr	r0, [pc, #44]	; (800bbd0 <prvInitialiseTaskLists+0x74>)
 800bba2:	f7fe f916 	bl	8009dd2 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800bba6:	4b0b      	ldr	r3, [pc, #44]	; (800bbd4 <prvInitialiseTaskLists+0x78>)
 800bba8:	4a05      	ldr	r2, [pc, #20]	; (800bbc0 <prvInitialiseTaskLists+0x64>)
 800bbaa:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800bbac:	4b0a      	ldr	r3, [pc, #40]	; (800bbd8 <prvInitialiseTaskLists+0x7c>)
 800bbae:	4a05      	ldr	r2, [pc, #20]	; (800bbc4 <prvInitialiseTaskLists+0x68>)
 800bbb0:	601a      	str	r2, [r3, #0]
}
 800bbb2:	bf00      	nop
 800bbb4:	3708      	adds	r7, #8
 800bbb6:	46bd      	mov	sp, r7
 800bbb8:	bd80      	pop	{r7, pc}
 800bbba:	bf00      	nop
 800bbbc:	20000708 	.word	0x20000708
 800bbc0:	20000794 	.word	0x20000794
 800bbc4:	200007a8 	.word	0x200007a8
 800bbc8:	200007c4 	.word	0x200007c4
 800bbcc:	200007d8 	.word	0x200007d8
 800bbd0:	200007f0 	.word	0x200007f0
 800bbd4:	200007bc 	.word	0x200007bc
 800bbd8:	200007c0 	.word	0x200007c0

0800bbdc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800bbdc:	b580      	push	{r7, lr}
 800bbde:	b082      	sub	sp, #8
 800bbe0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800bbe2:	e019      	b.n	800bc18 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800bbe4:	f000 fbc0 	bl	800c368 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bbe8:	4b0f      	ldr	r3, [pc, #60]	; (800bc28 <prvCheckTasksWaitingTermination+0x4c>)
 800bbea:	68db      	ldr	r3, [r3, #12]
 800bbec:	68db      	ldr	r3, [r3, #12]
 800bbee:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bbf0:	687b      	ldr	r3, [r7, #4]
 800bbf2:	3304      	adds	r3, #4
 800bbf4:	4618      	mov	r0, r3
 800bbf6:	f7fe f976 	bl	8009ee6 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800bbfa:	4b0c      	ldr	r3, [pc, #48]	; (800bc2c <prvCheckTasksWaitingTermination+0x50>)
 800bbfc:	681b      	ldr	r3, [r3, #0]
 800bbfe:	3b01      	subs	r3, #1
 800bc00:	4a0a      	ldr	r2, [pc, #40]	; (800bc2c <prvCheckTasksWaitingTermination+0x50>)
 800bc02:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800bc04:	4b0a      	ldr	r3, [pc, #40]	; (800bc30 <prvCheckTasksWaitingTermination+0x54>)
 800bc06:	681b      	ldr	r3, [r3, #0]
 800bc08:	3b01      	subs	r3, #1
 800bc0a:	4a09      	ldr	r2, [pc, #36]	; (800bc30 <prvCheckTasksWaitingTermination+0x54>)
 800bc0c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800bc0e:	f000 fbdd 	bl	800c3cc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800bc12:	6878      	ldr	r0, [r7, #4]
 800bc14:	f000 f80e 	bl	800bc34 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800bc18:	4b05      	ldr	r3, [pc, #20]	; (800bc30 <prvCheckTasksWaitingTermination+0x54>)
 800bc1a:	681b      	ldr	r3, [r3, #0]
 800bc1c:	2b00      	cmp	r3, #0
 800bc1e:	d1e1      	bne.n	800bbe4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800bc20:	bf00      	nop
 800bc22:	3708      	adds	r7, #8
 800bc24:	46bd      	mov	sp, r7
 800bc26:	bd80      	pop	{r7, pc}
 800bc28:	200007d8 	.word	0x200007d8
 800bc2c:	20000804 	.word	0x20000804
 800bc30:	200007ec 	.word	0x200007ec

0800bc34 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800bc34:	b580      	push	{r7, lr}
 800bc36:	b084      	sub	sp, #16
 800bc38:	af00      	add	r7, sp, #0
 800bc3a:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800bc3c:	687b      	ldr	r3, [r7, #4]
 800bc3e:	334c      	adds	r3, #76	; 0x4c
 800bc40:	4618      	mov	r0, r3
 800bc42:	f00f f92f 	bl	801aea4 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800bc46:	687b      	ldr	r3, [r7, #4]
 800bc48:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 800bc4c:	2b00      	cmp	r3, #0
 800bc4e:	d108      	bne.n	800bc62 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800bc50:	687b      	ldr	r3, [r7, #4]
 800bc52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bc54:	4618      	mov	r0, r3
 800bc56:	f000 fd47 	bl	800c6e8 <vPortFree>
				vPortFree( pxTCB );
 800bc5a:	6878      	ldr	r0, [r7, #4]
 800bc5c:	f000 fd44 	bl	800c6e8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800bc60:	e019      	b.n	800bc96 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800bc62:	687b      	ldr	r3, [r7, #4]
 800bc64:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 800bc68:	2b01      	cmp	r3, #1
 800bc6a:	d103      	bne.n	800bc74 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800bc6c:	6878      	ldr	r0, [r7, #4]
 800bc6e:	f000 fd3b 	bl	800c6e8 <vPortFree>
	}
 800bc72:	e010      	b.n	800bc96 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800bc74:	687b      	ldr	r3, [r7, #4]
 800bc76:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 800bc7a:	2b02      	cmp	r3, #2
 800bc7c:	d00b      	beq.n	800bc96 <prvDeleteTCB+0x62>
 800bc7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc82:	b672      	cpsid	i
 800bc84:	f383 8811 	msr	BASEPRI, r3
 800bc88:	f3bf 8f6f 	isb	sy
 800bc8c:	f3bf 8f4f 	dsb	sy
 800bc90:	b662      	cpsie	i
 800bc92:	60fb      	str	r3, [r7, #12]
 800bc94:	e7fe      	b.n	800bc94 <prvDeleteTCB+0x60>
	}
 800bc96:	bf00      	nop
 800bc98:	3710      	adds	r7, #16
 800bc9a:	46bd      	mov	sp, r7
 800bc9c:	bd80      	pop	{r7, pc}
	...

0800bca0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800bca0:	b480      	push	{r7}
 800bca2:	b083      	sub	sp, #12
 800bca4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800bca6:	4b0c      	ldr	r3, [pc, #48]	; (800bcd8 <prvResetNextTaskUnblockTime+0x38>)
 800bca8:	681b      	ldr	r3, [r3, #0]
 800bcaa:	681b      	ldr	r3, [r3, #0]
 800bcac:	2b00      	cmp	r3, #0
 800bcae:	d104      	bne.n	800bcba <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800bcb0:	4b0a      	ldr	r3, [pc, #40]	; (800bcdc <prvResetNextTaskUnblockTime+0x3c>)
 800bcb2:	f04f 32ff 	mov.w	r2, #4294967295
 800bcb6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800bcb8:	e008      	b.n	800bccc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bcba:	4b07      	ldr	r3, [pc, #28]	; (800bcd8 <prvResetNextTaskUnblockTime+0x38>)
 800bcbc:	681b      	ldr	r3, [r3, #0]
 800bcbe:	68db      	ldr	r3, [r3, #12]
 800bcc0:	68db      	ldr	r3, [r3, #12]
 800bcc2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800bcc4:	687b      	ldr	r3, [r7, #4]
 800bcc6:	685b      	ldr	r3, [r3, #4]
 800bcc8:	4a04      	ldr	r2, [pc, #16]	; (800bcdc <prvResetNextTaskUnblockTime+0x3c>)
 800bcca:	6013      	str	r3, [r2, #0]
}
 800bccc:	bf00      	nop
 800bcce:	370c      	adds	r7, #12
 800bcd0:	46bd      	mov	sp, r7
 800bcd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcd6:	4770      	bx	lr
 800bcd8:	200007bc 	.word	0x200007bc
 800bcdc:	20000824 	.word	0x20000824

0800bce0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800bce0:	b480      	push	{r7}
 800bce2:	b083      	sub	sp, #12
 800bce4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800bce6:	4b0b      	ldr	r3, [pc, #44]	; (800bd14 <xTaskGetSchedulerState+0x34>)
 800bce8:	681b      	ldr	r3, [r3, #0]
 800bcea:	2b00      	cmp	r3, #0
 800bcec:	d102      	bne.n	800bcf4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800bcee:	2301      	movs	r3, #1
 800bcf0:	607b      	str	r3, [r7, #4]
 800bcf2:	e008      	b.n	800bd06 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bcf4:	4b08      	ldr	r3, [pc, #32]	; (800bd18 <xTaskGetSchedulerState+0x38>)
 800bcf6:	681b      	ldr	r3, [r3, #0]
 800bcf8:	2b00      	cmp	r3, #0
 800bcfa:	d102      	bne.n	800bd02 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800bcfc:	2302      	movs	r3, #2
 800bcfe:	607b      	str	r3, [r7, #4]
 800bd00:	e001      	b.n	800bd06 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800bd02:	2300      	movs	r3, #0
 800bd04:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800bd06:	687b      	ldr	r3, [r7, #4]
	}
 800bd08:	4618      	mov	r0, r3
 800bd0a:	370c      	adds	r7, #12
 800bd0c:	46bd      	mov	sp, r7
 800bd0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd12:	4770      	bx	lr
 800bd14:	20000810 	.word	0x20000810
 800bd18:	2000082c 	.word	0x2000082c

0800bd1c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800bd1c:	b580      	push	{r7, lr}
 800bd1e:	b084      	sub	sp, #16
 800bd20:	af00      	add	r7, sp, #0
 800bd22:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800bd24:	687b      	ldr	r3, [r7, #4]
 800bd26:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800bd28:	2300      	movs	r3, #0
 800bd2a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800bd2c:	687b      	ldr	r3, [r7, #4]
 800bd2e:	2b00      	cmp	r3, #0
 800bd30:	d069      	beq.n	800be06 <xTaskPriorityInherit+0xea>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800bd32:	68bb      	ldr	r3, [r7, #8]
 800bd34:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bd36:	4b36      	ldr	r3, [pc, #216]	; (800be10 <xTaskPriorityInherit+0xf4>)
 800bd38:	681b      	ldr	r3, [r3, #0]
 800bd3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bd3c:	429a      	cmp	r2, r3
 800bd3e:	d259      	bcs.n	800bdf4 <xTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800bd40:	68bb      	ldr	r3, [r7, #8]
 800bd42:	699b      	ldr	r3, [r3, #24]
 800bd44:	2b00      	cmp	r3, #0
 800bd46:	db06      	blt.n	800bd56 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bd48:	4b31      	ldr	r3, [pc, #196]	; (800be10 <xTaskPriorityInherit+0xf4>)
 800bd4a:	681b      	ldr	r3, [r3, #0]
 800bd4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bd4e:	f1c3 0207 	rsb	r2, r3, #7
 800bd52:	68bb      	ldr	r3, [r7, #8]
 800bd54:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800bd56:	68bb      	ldr	r3, [r7, #8]
 800bd58:	6959      	ldr	r1, [r3, #20]
 800bd5a:	68bb      	ldr	r3, [r7, #8]
 800bd5c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bd5e:	4613      	mov	r3, r2
 800bd60:	009b      	lsls	r3, r3, #2
 800bd62:	4413      	add	r3, r2
 800bd64:	009b      	lsls	r3, r3, #2
 800bd66:	4a2b      	ldr	r2, [pc, #172]	; (800be14 <xTaskPriorityInherit+0xf8>)
 800bd68:	4413      	add	r3, r2
 800bd6a:	4299      	cmp	r1, r3
 800bd6c:	d13a      	bne.n	800bde4 <xTaskPriorityInherit+0xc8>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800bd6e:	68bb      	ldr	r3, [r7, #8]
 800bd70:	3304      	adds	r3, #4
 800bd72:	4618      	mov	r0, r3
 800bd74:	f7fe f8b7 	bl	8009ee6 <uxListRemove>
 800bd78:	4603      	mov	r3, r0
 800bd7a:	2b00      	cmp	r3, #0
 800bd7c:	d115      	bne.n	800bdaa <xTaskPriorityInherit+0x8e>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 800bd7e:	68bb      	ldr	r3, [r7, #8]
 800bd80:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bd82:	4924      	ldr	r1, [pc, #144]	; (800be14 <xTaskPriorityInherit+0xf8>)
 800bd84:	4613      	mov	r3, r2
 800bd86:	009b      	lsls	r3, r3, #2
 800bd88:	4413      	add	r3, r2
 800bd8a:	009b      	lsls	r3, r3, #2
 800bd8c:	440b      	add	r3, r1
 800bd8e:	681b      	ldr	r3, [r3, #0]
 800bd90:	2b00      	cmp	r3, #0
 800bd92:	d10a      	bne.n	800bdaa <xTaskPriorityInherit+0x8e>
 800bd94:	68bb      	ldr	r3, [r7, #8]
 800bd96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bd98:	2201      	movs	r2, #1
 800bd9a:	fa02 f303 	lsl.w	r3, r2, r3
 800bd9e:	43da      	mvns	r2, r3
 800bda0:	4b1d      	ldr	r3, [pc, #116]	; (800be18 <xTaskPriorityInherit+0xfc>)
 800bda2:	681b      	ldr	r3, [r3, #0]
 800bda4:	4013      	ands	r3, r2
 800bda6:	4a1c      	ldr	r2, [pc, #112]	; (800be18 <xTaskPriorityInherit+0xfc>)
 800bda8:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800bdaa:	4b19      	ldr	r3, [pc, #100]	; (800be10 <xTaskPriorityInherit+0xf4>)
 800bdac:	681b      	ldr	r3, [r3, #0]
 800bdae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bdb0:	68bb      	ldr	r3, [r7, #8]
 800bdb2:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800bdb4:	68bb      	ldr	r3, [r7, #8]
 800bdb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bdb8:	2201      	movs	r2, #1
 800bdba:	409a      	lsls	r2, r3
 800bdbc:	4b16      	ldr	r3, [pc, #88]	; (800be18 <xTaskPriorityInherit+0xfc>)
 800bdbe:	681b      	ldr	r3, [r3, #0]
 800bdc0:	4313      	orrs	r3, r2
 800bdc2:	4a15      	ldr	r2, [pc, #84]	; (800be18 <xTaskPriorityInherit+0xfc>)
 800bdc4:	6013      	str	r3, [r2, #0]
 800bdc6:	68bb      	ldr	r3, [r7, #8]
 800bdc8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bdca:	4613      	mov	r3, r2
 800bdcc:	009b      	lsls	r3, r3, #2
 800bdce:	4413      	add	r3, r2
 800bdd0:	009b      	lsls	r3, r3, #2
 800bdd2:	4a10      	ldr	r2, [pc, #64]	; (800be14 <xTaskPriorityInherit+0xf8>)
 800bdd4:	441a      	add	r2, r3
 800bdd6:	68bb      	ldr	r3, [r7, #8]
 800bdd8:	3304      	adds	r3, #4
 800bdda:	4619      	mov	r1, r3
 800bddc:	4610      	mov	r0, r2
 800bdde:	f7fe f825 	bl	8009e2c <vListInsertEnd>
 800bde2:	e004      	b.n	800bdee <xTaskPriorityInherit+0xd2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800bde4:	4b0a      	ldr	r3, [pc, #40]	; (800be10 <xTaskPriorityInherit+0xf4>)
 800bde6:	681b      	ldr	r3, [r3, #0]
 800bde8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bdea:	68bb      	ldr	r3, [r7, #8]
 800bdec:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800bdee:	2301      	movs	r3, #1
 800bdf0:	60fb      	str	r3, [r7, #12]
 800bdf2:	e008      	b.n	800be06 <xTaskPriorityInherit+0xea>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800bdf4:	68bb      	ldr	r3, [r7, #8]
 800bdf6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800bdf8:	4b05      	ldr	r3, [pc, #20]	; (800be10 <xTaskPriorityInherit+0xf4>)
 800bdfa:	681b      	ldr	r3, [r3, #0]
 800bdfc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bdfe:	429a      	cmp	r2, r3
 800be00:	d201      	bcs.n	800be06 <xTaskPriorityInherit+0xea>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800be02:	2301      	movs	r3, #1
 800be04:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800be06:	68fb      	ldr	r3, [r7, #12]
	}
 800be08:	4618      	mov	r0, r3
 800be0a:	3710      	adds	r7, #16
 800be0c:	46bd      	mov	sp, r7
 800be0e:	bd80      	pop	{r7, pc}
 800be10:	20000704 	.word	0x20000704
 800be14:	20000708 	.word	0x20000708
 800be18:	2000080c 	.word	0x2000080c

0800be1c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800be1c:	b580      	push	{r7, lr}
 800be1e:	b086      	sub	sp, #24
 800be20:	af00      	add	r7, sp, #0
 800be22:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800be24:	687b      	ldr	r3, [r7, #4]
 800be26:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800be28:	2300      	movs	r3, #0
 800be2a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800be2c:	687b      	ldr	r3, [r7, #4]
 800be2e:	2b00      	cmp	r3, #0
 800be30:	d070      	beq.n	800bf14 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800be32:	4b3b      	ldr	r3, [pc, #236]	; (800bf20 <xTaskPriorityDisinherit+0x104>)
 800be34:	681b      	ldr	r3, [r3, #0]
 800be36:	693a      	ldr	r2, [r7, #16]
 800be38:	429a      	cmp	r2, r3
 800be3a:	d00b      	beq.n	800be54 <xTaskPriorityDisinherit+0x38>
 800be3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be40:	b672      	cpsid	i
 800be42:	f383 8811 	msr	BASEPRI, r3
 800be46:	f3bf 8f6f 	isb	sy
 800be4a:	f3bf 8f4f 	dsb	sy
 800be4e:	b662      	cpsie	i
 800be50:	60fb      	str	r3, [r7, #12]
 800be52:	e7fe      	b.n	800be52 <xTaskPriorityDisinherit+0x36>
			configASSERT( pxTCB->uxMutexesHeld );
 800be54:	693b      	ldr	r3, [r7, #16]
 800be56:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800be58:	2b00      	cmp	r3, #0
 800be5a:	d10b      	bne.n	800be74 <xTaskPriorityDisinherit+0x58>
 800be5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be60:	b672      	cpsid	i
 800be62:	f383 8811 	msr	BASEPRI, r3
 800be66:	f3bf 8f6f 	isb	sy
 800be6a:	f3bf 8f4f 	dsb	sy
 800be6e:	b662      	cpsie	i
 800be70:	60bb      	str	r3, [r7, #8]
 800be72:	e7fe      	b.n	800be72 <xTaskPriorityDisinherit+0x56>
			( pxTCB->uxMutexesHeld )--;
 800be74:	693b      	ldr	r3, [r7, #16]
 800be76:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800be78:	1e5a      	subs	r2, r3, #1
 800be7a:	693b      	ldr	r3, [r7, #16]
 800be7c:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800be7e:	693b      	ldr	r3, [r7, #16]
 800be80:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800be82:	693b      	ldr	r3, [r7, #16]
 800be84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800be86:	429a      	cmp	r2, r3
 800be88:	d044      	beq.n	800bf14 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800be8a:	693b      	ldr	r3, [r7, #16]
 800be8c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800be8e:	2b00      	cmp	r3, #0
 800be90:	d140      	bne.n	800bf14 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800be92:	693b      	ldr	r3, [r7, #16]
 800be94:	3304      	adds	r3, #4
 800be96:	4618      	mov	r0, r3
 800be98:	f7fe f825 	bl	8009ee6 <uxListRemove>
 800be9c:	4603      	mov	r3, r0
 800be9e:	2b00      	cmp	r3, #0
 800bea0:	d115      	bne.n	800bece <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800bea2:	693b      	ldr	r3, [r7, #16]
 800bea4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bea6:	491f      	ldr	r1, [pc, #124]	; (800bf24 <xTaskPriorityDisinherit+0x108>)
 800bea8:	4613      	mov	r3, r2
 800beaa:	009b      	lsls	r3, r3, #2
 800beac:	4413      	add	r3, r2
 800beae:	009b      	lsls	r3, r3, #2
 800beb0:	440b      	add	r3, r1
 800beb2:	681b      	ldr	r3, [r3, #0]
 800beb4:	2b00      	cmp	r3, #0
 800beb6:	d10a      	bne.n	800bece <xTaskPriorityDisinherit+0xb2>
 800beb8:	693b      	ldr	r3, [r7, #16]
 800beba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bebc:	2201      	movs	r2, #1
 800bebe:	fa02 f303 	lsl.w	r3, r2, r3
 800bec2:	43da      	mvns	r2, r3
 800bec4:	4b18      	ldr	r3, [pc, #96]	; (800bf28 <xTaskPriorityDisinherit+0x10c>)
 800bec6:	681b      	ldr	r3, [r3, #0]
 800bec8:	4013      	ands	r3, r2
 800beca:	4a17      	ldr	r2, [pc, #92]	; (800bf28 <xTaskPriorityDisinherit+0x10c>)
 800becc:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800bece:	693b      	ldr	r3, [r7, #16]
 800bed0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800bed2:	693b      	ldr	r3, [r7, #16]
 800bed4:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bed6:	693b      	ldr	r3, [r7, #16]
 800bed8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800beda:	f1c3 0207 	rsb	r2, r3, #7
 800bede:	693b      	ldr	r3, [r7, #16]
 800bee0:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800bee2:	693b      	ldr	r3, [r7, #16]
 800bee4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bee6:	2201      	movs	r2, #1
 800bee8:	409a      	lsls	r2, r3
 800beea:	4b0f      	ldr	r3, [pc, #60]	; (800bf28 <xTaskPriorityDisinherit+0x10c>)
 800beec:	681b      	ldr	r3, [r3, #0]
 800beee:	4313      	orrs	r3, r2
 800bef0:	4a0d      	ldr	r2, [pc, #52]	; (800bf28 <xTaskPriorityDisinherit+0x10c>)
 800bef2:	6013      	str	r3, [r2, #0]
 800bef4:	693b      	ldr	r3, [r7, #16]
 800bef6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bef8:	4613      	mov	r3, r2
 800befa:	009b      	lsls	r3, r3, #2
 800befc:	4413      	add	r3, r2
 800befe:	009b      	lsls	r3, r3, #2
 800bf00:	4a08      	ldr	r2, [pc, #32]	; (800bf24 <xTaskPriorityDisinherit+0x108>)
 800bf02:	441a      	add	r2, r3
 800bf04:	693b      	ldr	r3, [r7, #16]
 800bf06:	3304      	adds	r3, #4
 800bf08:	4619      	mov	r1, r3
 800bf0a:	4610      	mov	r0, r2
 800bf0c:	f7fd ff8e 	bl	8009e2c <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800bf10:	2301      	movs	r3, #1
 800bf12:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800bf14:	697b      	ldr	r3, [r7, #20]
	}
 800bf16:	4618      	mov	r0, r3
 800bf18:	3718      	adds	r7, #24
 800bf1a:	46bd      	mov	sp, r7
 800bf1c:	bd80      	pop	{r7, pc}
 800bf1e:	bf00      	nop
 800bf20:	20000704 	.word	0x20000704
 800bf24:	20000708 	.word	0x20000708
 800bf28:	2000080c 	.word	0x2000080c

0800bf2c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800bf2c:	b580      	push	{r7, lr}
 800bf2e:	b088      	sub	sp, #32
 800bf30:	af00      	add	r7, sp, #0
 800bf32:	6078      	str	r0, [r7, #4]
 800bf34:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800bf36:	687b      	ldr	r3, [r7, #4]
 800bf38:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800bf3a:	2301      	movs	r3, #1
 800bf3c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800bf3e:	687b      	ldr	r3, [r7, #4]
 800bf40:	2b00      	cmp	r3, #0
 800bf42:	f000 8085 	beq.w	800c050 <vTaskPriorityDisinheritAfterTimeout+0x124>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800bf46:	69bb      	ldr	r3, [r7, #24]
 800bf48:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bf4a:	2b00      	cmp	r3, #0
 800bf4c:	d10b      	bne.n	800bf66 <vTaskPriorityDisinheritAfterTimeout+0x3a>
 800bf4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf52:	b672      	cpsid	i
 800bf54:	f383 8811 	msr	BASEPRI, r3
 800bf58:	f3bf 8f6f 	isb	sy
 800bf5c:	f3bf 8f4f 	dsb	sy
 800bf60:	b662      	cpsie	i
 800bf62:	60fb      	str	r3, [r7, #12]
 800bf64:	e7fe      	b.n	800bf64 <vTaskPriorityDisinheritAfterTimeout+0x38>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800bf66:	69bb      	ldr	r3, [r7, #24]
 800bf68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bf6a:	683a      	ldr	r2, [r7, #0]
 800bf6c:	429a      	cmp	r2, r3
 800bf6e:	d902      	bls.n	800bf76 <vTaskPriorityDisinheritAfterTimeout+0x4a>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800bf70:	683b      	ldr	r3, [r7, #0]
 800bf72:	61fb      	str	r3, [r7, #28]
 800bf74:	e002      	b.n	800bf7c <vTaskPriorityDisinheritAfterTimeout+0x50>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800bf76:	69bb      	ldr	r3, [r7, #24]
 800bf78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bf7a:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800bf7c:	69bb      	ldr	r3, [r7, #24]
 800bf7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bf80:	69fa      	ldr	r2, [r7, #28]
 800bf82:	429a      	cmp	r2, r3
 800bf84:	d064      	beq.n	800c050 <vTaskPriorityDisinheritAfterTimeout+0x124>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800bf86:	69bb      	ldr	r3, [r7, #24]
 800bf88:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bf8a:	697a      	ldr	r2, [r7, #20]
 800bf8c:	429a      	cmp	r2, r3
 800bf8e:	d15f      	bne.n	800c050 <vTaskPriorityDisinheritAfterTimeout+0x124>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800bf90:	4b31      	ldr	r3, [pc, #196]	; (800c058 <vTaskPriorityDisinheritAfterTimeout+0x12c>)
 800bf92:	681b      	ldr	r3, [r3, #0]
 800bf94:	69ba      	ldr	r2, [r7, #24]
 800bf96:	429a      	cmp	r2, r3
 800bf98:	d10b      	bne.n	800bfb2 <vTaskPriorityDisinheritAfterTimeout+0x86>
 800bf9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf9e:	b672      	cpsid	i
 800bfa0:	f383 8811 	msr	BASEPRI, r3
 800bfa4:	f3bf 8f6f 	isb	sy
 800bfa8:	f3bf 8f4f 	dsb	sy
 800bfac:	b662      	cpsie	i
 800bfae:	60bb      	str	r3, [r7, #8]
 800bfb0:	e7fe      	b.n	800bfb0 <vTaskPriorityDisinheritAfterTimeout+0x84>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800bfb2:	69bb      	ldr	r3, [r7, #24]
 800bfb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bfb6:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800bfb8:	69bb      	ldr	r3, [r7, #24]
 800bfba:	69fa      	ldr	r2, [r7, #28]
 800bfbc:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800bfbe:	69bb      	ldr	r3, [r7, #24]
 800bfc0:	699b      	ldr	r3, [r3, #24]
 800bfc2:	2b00      	cmp	r3, #0
 800bfc4:	db04      	blt.n	800bfd0 <vTaskPriorityDisinheritAfterTimeout+0xa4>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bfc6:	69fb      	ldr	r3, [r7, #28]
 800bfc8:	f1c3 0207 	rsb	r2, r3, #7
 800bfcc:	69bb      	ldr	r3, [r7, #24]
 800bfce:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800bfd0:	69bb      	ldr	r3, [r7, #24]
 800bfd2:	6959      	ldr	r1, [r3, #20]
 800bfd4:	693a      	ldr	r2, [r7, #16]
 800bfd6:	4613      	mov	r3, r2
 800bfd8:	009b      	lsls	r3, r3, #2
 800bfda:	4413      	add	r3, r2
 800bfdc:	009b      	lsls	r3, r3, #2
 800bfde:	4a1f      	ldr	r2, [pc, #124]	; (800c05c <vTaskPriorityDisinheritAfterTimeout+0x130>)
 800bfe0:	4413      	add	r3, r2
 800bfe2:	4299      	cmp	r1, r3
 800bfe4:	d134      	bne.n	800c050 <vTaskPriorityDisinheritAfterTimeout+0x124>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800bfe6:	69bb      	ldr	r3, [r7, #24]
 800bfe8:	3304      	adds	r3, #4
 800bfea:	4618      	mov	r0, r3
 800bfec:	f7fd ff7b 	bl	8009ee6 <uxListRemove>
 800bff0:	4603      	mov	r3, r0
 800bff2:	2b00      	cmp	r3, #0
 800bff4:	d115      	bne.n	800c022 <vTaskPriorityDisinheritAfterTimeout+0xf6>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800bff6:	69bb      	ldr	r3, [r7, #24]
 800bff8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bffa:	4918      	ldr	r1, [pc, #96]	; (800c05c <vTaskPriorityDisinheritAfterTimeout+0x130>)
 800bffc:	4613      	mov	r3, r2
 800bffe:	009b      	lsls	r3, r3, #2
 800c000:	4413      	add	r3, r2
 800c002:	009b      	lsls	r3, r3, #2
 800c004:	440b      	add	r3, r1
 800c006:	681b      	ldr	r3, [r3, #0]
 800c008:	2b00      	cmp	r3, #0
 800c00a:	d10a      	bne.n	800c022 <vTaskPriorityDisinheritAfterTimeout+0xf6>
 800c00c:	69bb      	ldr	r3, [r7, #24]
 800c00e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c010:	2201      	movs	r2, #1
 800c012:	fa02 f303 	lsl.w	r3, r2, r3
 800c016:	43da      	mvns	r2, r3
 800c018:	4b11      	ldr	r3, [pc, #68]	; (800c060 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800c01a:	681b      	ldr	r3, [r3, #0]
 800c01c:	4013      	ands	r3, r2
 800c01e:	4a10      	ldr	r2, [pc, #64]	; (800c060 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800c020:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800c022:	69bb      	ldr	r3, [r7, #24]
 800c024:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c026:	2201      	movs	r2, #1
 800c028:	409a      	lsls	r2, r3
 800c02a:	4b0d      	ldr	r3, [pc, #52]	; (800c060 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800c02c:	681b      	ldr	r3, [r3, #0]
 800c02e:	4313      	orrs	r3, r2
 800c030:	4a0b      	ldr	r2, [pc, #44]	; (800c060 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800c032:	6013      	str	r3, [r2, #0]
 800c034:	69bb      	ldr	r3, [r7, #24]
 800c036:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c038:	4613      	mov	r3, r2
 800c03a:	009b      	lsls	r3, r3, #2
 800c03c:	4413      	add	r3, r2
 800c03e:	009b      	lsls	r3, r3, #2
 800c040:	4a06      	ldr	r2, [pc, #24]	; (800c05c <vTaskPriorityDisinheritAfterTimeout+0x130>)
 800c042:	441a      	add	r2, r3
 800c044:	69bb      	ldr	r3, [r7, #24]
 800c046:	3304      	adds	r3, #4
 800c048:	4619      	mov	r1, r3
 800c04a:	4610      	mov	r0, r2
 800c04c:	f7fd feee 	bl	8009e2c <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c050:	bf00      	nop
 800c052:	3720      	adds	r7, #32
 800c054:	46bd      	mov	sp, r7
 800c056:	bd80      	pop	{r7, pc}
 800c058:	20000704 	.word	0x20000704
 800c05c:	20000708 	.word	0x20000708
 800c060:	2000080c 	.word	0x2000080c

0800c064 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800c064:	b480      	push	{r7}
 800c066:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800c068:	4b07      	ldr	r3, [pc, #28]	; (800c088 <pvTaskIncrementMutexHeldCount+0x24>)
 800c06a:	681b      	ldr	r3, [r3, #0]
 800c06c:	2b00      	cmp	r3, #0
 800c06e:	d004      	beq.n	800c07a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800c070:	4b05      	ldr	r3, [pc, #20]	; (800c088 <pvTaskIncrementMutexHeldCount+0x24>)
 800c072:	681b      	ldr	r3, [r3, #0]
 800c074:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800c076:	3201      	adds	r2, #1
 800c078:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 800c07a:	4b03      	ldr	r3, [pc, #12]	; (800c088 <pvTaskIncrementMutexHeldCount+0x24>)
 800c07c:	681b      	ldr	r3, [r3, #0]
	}
 800c07e:	4618      	mov	r0, r3
 800c080:	46bd      	mov	sp, r7
 800c082:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c086:	4770      	bx	lr
 800c088:	20000704 	.word	0x20000704

0800c08c <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800c08c:	b580      	push	{r7, lr}
 800c08e:	b084      	sub	sp, #16
 800c090:	af00      	add	r7, sp, #0
 800c092:	6078      	str	r0, [r7, #4]
 800c094:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800c096:	4b29      	ldr	r3, [pc, #164]	; (800c13c <prvAddCurrentTaskToDelayedList+0xb0>)
 800c098:	681b      	ldr	r3, [r3, #0]
 800c09a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c09c:	4b28      	ldr	r3, [pc, #160]	; (800c140 <prvAddCurrentTaskToDelayedList+0xb4>)
 800c09e:	681b      	ldr	r3, [r3, #0]
 800c0a0:	3304      	adds	r3, #4
 800c0a2:	4618      	mov	r0, r3
 800c0a4:	f7fd ff1f 	bl	8009ee6 <uxListRemove>
 800c0a8:	4603      	mov	r3, r0
 800c0aa:	2b00      	cmp	r3, #0
 800c0ac:	d10b      	bne.n	800c0c6 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800c0ae:	4b24      	ldr	r3, [pc, #144]	; (800c140 <prvAddCurrentTaskToDelayedList+0xb4>)
 800c0b0:	681b      	ldr	r3, [r3, #0]
 800c0b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c0b4:	2201      	movs	r2, #1
 800c0b6:	fa02 f303 	lsl.w	r3, r2, r3
 800c0ba:	43da      	mvns	r2, r3
 800c0bc:	4b21      	ldr	r3, [pc, #132]	; (800c144 <prvAddCurrentTaskToDelayedList+0xb8>)
 800c0be:	681b      	ldr	r3, [r3, #0]
 800c0c0:	4013      	ands	r3, r2
 800c0c2:	4a20      	ldr	r2, [pc, #128]	; (800c144 <prvAddCurrentTaskToDelayedList+0xb8>)
 800c0c4:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800c0c6:	687b      	ldr	r3, [r7, #4]
 800c0c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c0cc:	d10a      	bne.n	800c0e4 <prvAddCurrentTaskToDelayedList+0x58>
 800c0ce:	683b      	ldr	r3, [r7, #0]
 800c0d0:	2b00      	cmp	r3, #0
 800c0d2:	d007      	beq.n	800c0e4 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c0d4:	4b1a      	ldr	r3, [pc, #104]	; (800c140 <prvAddCurrentTaskToDelayedList+0xb4>)
 800c0d6:	681b      	ldr	r3, [r3, #0]
 800c0d8:	3304      	adds	r3, #4
 800c0da:	4619      	mov	r1, r3
 800c0dc:	481a      	ldr	r0, [pc, #104]	; (800c148 <prvAddCurrentTaskToDelayedList+0xbc>)
 800c0de:	f7fd fea5 	bl	8009e2c <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800c0e2:	e026      	b.n	800c132 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800c0e4:	68fa      	ldr	r2, [r7, #12]
 800c0e6:	687b      	ldr	r3, [r7, #4]
 800c0e8:	4413      	add	r3, r2
 800c0ea:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800c0ec:	4b14      	ldr	r3, [pc, #80]	; (800c140 <prvAddCurrentTaskToDelayedList+0xb4>)
 800c0ee:	681b      	ldr	r3, [r3, #0]
 800c0f0:	68ba      	ldr	r2, [r7, #8]
 800c0f2:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800c0f4:	68ba      	ldr	r2, [r7, #8]
 800c0f6:	68fb      	ldr	r3, [r7, #12]
 800c0f8:	429a      	cmp	r2, r3
 800c0fa:	d209      	bcs.n	800c110 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c0fc:	4b13      	ldr	r3, [pc, #76]	; (800c14c <prvAddCurrentTaskToDelayedList+0xc0>)
 800c0fe:	681a      	ldr	r2, [r3, #0]
 800c100:	4b0f      	ldr	r3, [pc, #60]	; (800c140 <prvAddCurrentTaskToDelayedList+0xb4>)
 800c102:	681b      	ldr	r3, [r3, #0]
 800c104:	3304      	adds	r3, #4
 800c106:	4619      	mov	r1, r3
 800c108:	4610      	mov	r0, r2
 800c10a:	f7fd feb3 	bl	8009e74 <vListInsert>
}
 800c10e:	e010      	b.n	800c132 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c110:	4b0f      	ldr	r3, [pc, #60]	; (800c150 <prvAddCurrentTaskToDelayedList+0xc4>)
 800c112:	681a      	ldr	r2, [r3, #0]
 800c114:	4b0a      	ldr	r3, [pc, #40]	; (800c140 <prvAddCurrentTaskToDelayedList+0xb4>)
 800c116:	681b      	ldr	r3, [r3, #0]
 800c118:	3304      	adds	r3, #4
 800c11a:	4619      	mov	r1, r3
 800c11c:	4610      	mov	r0, r2
 800c11e:	f7fd fea9 	bl	8009e74 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800c122:	4b0c      	ldr	r3, [pc, #48]	; (800c154 <prvAddCurrentTaskToDelayedList+0xc8>)
 800c124:	681b      	ldr	r3, [r3, #0]
 800c126:	68ba      	ldr	r2, [r7, #8]
 800c128:	429a      	cmp	r2, r3
 800c12a:	d202      	bcs.n	800c132 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800c12c:	4a09      	ldr	r2, [pc, #36]	; (800c154 <prvAddCurrentTaskToDelayedList+0xc8>)
 800c12e:	68bb      	ldr	r3, [r7, #8]
 800c130:	6013      	str	r3, [r2, #0]
}
 800c132:	bf00      	nop
 800c134:	3710      	adds	r7, #16
 800c136:	46bd      	mov	sp, r7
 800c138:	bd80      	pop	{r7, pc}
 800c13a:	bf00      	nop
 800c13c:	20000808 	.word	0x20000808
 800c140:	20000704 	.word	0x20000704
 800c144:	2000080c 	.word	0x2000080c
 800c148:	200007f0 	.word	0x200007f0
 800c14c:	200007c0 	.word	0x200007c0
 800c150:	200007bc 	.word	0x200007bc
 800c154:	20000824 	.word	0x20000824

0800c158 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800c158:	b480      	push	{r7}
 800c15a:	b085      	sub	sp, #20
 800c15c:	af00      	add	r7, sp, #0
 800c15e:	60f8      	str	r0, [r7, #12]
 800c160:	60b9      	str	r1, [r7, #8]
 800c162:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800c164:	68fb      	ldr	r3, [r7, #12]
 800c166:	3b04      	subs	r3, #4
 800c168:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800c16a:	68fb      	ldr	r3, [r7, #12]
 800c16c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800c170:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c172:	68fb      	ldr	r3, [r7, #12]
 800c174:	3b04      	subs	r3, #4
 800c176:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800c178:	68bb      	ldr	r3, [r7, #8]
 800c17a:	f023 0201 	bic.w	r2, r3, #1
 800c17e:	68fb      	ldr	r3, [r7, #12]
 800c180:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c182:	68fb      	ldr	r3, [r7, #12]
 800c184:	3b04      	subs	r3, #4
 800c186:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800c188:	4a0c      	ldr	r2, [pc, #48]	; (800c1bc <pxPortInitialiseStack+0x64>)
 800c18a:	68fb      	ldr	r3, [r7, #12]
 800c18c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800c18e:	68fb      	ldr	r3, [r7, #12]
 800c190:	3b14      	subs	r3, #20
 800c192:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800c194:	687a      	ldr	r2, [r7, #4]
 800c196:	68fb      	ldr	r3, [r7, #12]
 800c198:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800c19a:	68fb      	ldr	r3, [r7, #12]
 800c19c:	3b04      	subs	r3, #4
 800c19e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800c1a0:	68fb      	ldr	r3, [r7, #12]
 800c1a2:	f06f 0202 	mvn.w	r2, #2
 800c1a6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800c1a8:	68fb      	ldr	r3, [r7, #12]
 800c1aa:	3b20      	subs	r3, #32
 800c1ac:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800c1ae:	68fb      	ldr	r3, [r7, #12]
}
 800c1b0:	4618      	mov	r0, r3
 800c1b2:	3714      	adds	r7, #20
 800c1b4:	46bd      	mov	sp, r7
 800c1b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1ba:	4770      	bx	lr
 800c1bc:	0800c1c1 	.word	0x0800c1c1

0800c1c0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800c1c0:	b480      	push	{r7}
 800c1c2:	b085      	sub	sp, #20
 800c1c4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800c1c6:	2300      	movs	r3, #0
 800c1c8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800c1ca:	4b13      	ldr	r3, [pc, #76]	; (800c218 <prvTaskExitError+0x58>)
 800c1cc:	681b      	ldr	r3, [r3, #0]
 800c1ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c1d2:	d00b      	beq.n	800c1ec <prvTaskExitError+0x2c>
 800c1d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c1d8:	b672      	cpsid	i
 800c1da:	f383 8811 	msr	BASEPRI, r3
 800c1de:	f3bf 8f6f 	isb	sy
 800c1e2:	f3bf 8f4f 	dsb	sy
 800c1e6:	b662      	cpsie	i
 800c1e8:	60fb      	str	r3, [r7, #12]
 800c1ea:	e7fe      	b.n	800c1ea <prvTaskExitError+0x2a>
 800c1ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c1f0:	b672      	cpsid	i
 800c1f2:	f383 8811 	msr	BASEPRI, r3
 800c1f6:	f3bf 8f6f 	isb	sy
 800c1fa:	f3bf 8f4f 	dsb	sy
 800c1fe:	b662      	cpsie	i
 800c200:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800c202:	bf00      	nop
 800c204:	687b      	ldr	r3, [r7, #4]
 800c206:	2b00      	cmp	r3, #0
 800c208:	d0fc      	beq.n	800c204 <prvTaskExitError+0x44>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800c20a:	bf00      	nop
 800c20c:	3714      	adds	r7, #20
 800c20e:	46bd      	mov	sp, r7
 800c210:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c214:	4770      	bx	lr
 800c216:	bf00      	nop
 800c218:	2000000c 	.word	0x2000000c
 800c21c:	00000000 	.word	0x00000000

0800c220 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800c220:	4b07      	ldr	r3, [pc, #28]	; (800c240 <pxCurrentTCBConst2>)
 800c222:	6819      	ldr	r1, [r3, #0]
 800c224:	6808      	ldr	r0, [r1, #0]
 800c226:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c22a:	f380 8809 	msr	PSP, r0
 800c22e:	f3bf 8f6f 	isb	sy
 800c232:	f04f 0000 	mov.w	r0, #0
 800c236:	f380 8811 	msr	BASEPRI, r0
 800c23a:	4770      	bx	lr
 800c23c:	f3af 8000 	nop.w

0800c240 <pxCurrentTCBConst2>:
 800c240:	20000704 	.word	0x20000704
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800c244:	bf00      	nop
 800c246:	bf00      	nop

0800c248 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800c248:	4808      	ldr	r0, [pc, #32]	; (800c26c <prvPortStartFirstTask+0x24>)
 800c24a:	6800      	ldr	r0, [r0, #0]
 800c24c:	6800      	ldr	r0, [r0, #0]
 800c24e:	f380 8808 	msr	MSP, r0
 800c252:	f04f 0000 	mov.w	r0, #0
 800c256:	f380 8814 	msr	CONTROL, r0
 800c25a:	b662      	cpsie	i
 800c25c:	b661      	cpsie	f
 800c25e:	f3bf 8f4f 	dsb	sy
 800c262:	f3bf 8f6f 	isb	sy
 800c266:	df00      	svc	0
 800c268:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800c26a:	bf00      	nop
 800c26c:	e000ed08 	.word	0xe000ed08

0800c270 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800c270:	b580      	push	{r7, lr}
 800c272:	b084      	sub	sp, #16
 800c274:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800c276:	4b36      	ldr	r3, [pc, #216]	; (800c350 <xPortStartScheduler+0xe0>)
 800c278:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800c27a:	68fb      	ldr	r3, [r7, #12]
 800c27c:	781b      	ldrb	r3, [r3, #0]
 800c27e:	b2db      	uxtb	r3, r3
 800c280:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800c282:	68fb      	ldr	r3, [r7, #12]
 800c284:	22ff      	movs	r2, #255	; 0xff
 800c286:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800c288:	68fb      	ldr	r3, [r7, #12]
 800c28a:	781b      	ldrb	r3, [r3, #0]
 800c28c:	b2db      	uxtb	r3, r3
 800c28e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800c290:	78fb      	ldrb	r3, [r7, #3]
 800c292:	b2db      	uxtb	r3, r3
 800c294:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800c298:	b2da      	uxtb	r2, r3
 800c29a:	4b2e      	ldr	r3, [pc, #184]	; (800c354 <xPortStartScheduler+0xe4>)
 800c29c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800c29e:	4b2e      	ldr	r3, [pc, #184]	; (800c358 <xPortStartScheduler+0xe8>)
 800c2a0:	2207      	movs	r2, #7
 800c2a2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c2a4:	e009      	b.n	800c2ba <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800c2a6:	4b2c      	ldr	r3, [pc, #176]	; (800c358 <xPortStartScheduler+0xe8>)
 800c2a8:	681b      	ldr	r3, [r3, #0]
 800c2aa:	3b01      	subs	r3, #1
 800c2ac:	4a2a      	ldr	r2, [pc, #168]	; (800c358 <xPortStartScheduler+0xe8>)
 800c2ae:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800c2b0:	78fb      	ldrb	r3, [r7, #3]
 800c2b2:	b2db      	uxtb	r3, r3
 800c2b4:	005b      	lsls	r3, r3, #1
 800c2b6:	b2db      	uxtb	r3, r3
 800c2b8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c2ba:	78fb      	ldrb	r3, [r7, #3]
 800c2bc:	b2db      	uxtb	r3, r3
 800c2be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c2c2:	2b80      	cmp	r3, #128	; 0x80
 800c2c4:	d0ef      	beq.n	800c2a6 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800c2c6:	4b24      	ldr	r3, [pc, #144]	; (800c358 <xPortStartScheduler+0xe8>)
 800c2c8:	681b      	ldr	r3, [r3, #0]
 800c2ca:	f1c3 0307 	rsb	r3, r3, #7
 800c2ce:	2b04      	cmp	r3, #4
 800c2d0:	d00b      	beq.n	800c2ea <xPortStartScheduler+0x7a>
 800c2d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c2d6:	b672      	cpsid	i
 800c2d8:	f383 8811 	msr	BASEPRI, r3
 800c2dc:	f3bf 8f6f 	isb	sy
 800c2e0:	f3bf 8f4f 	dsb	sy
 800c2e4:	b662      	cpsie	i
 800c2e6:	60bb      	str	r3, [r7, #8]
 800c2e8:	e7fe      	b.n	800c2e8 <xPortStartScheduler+0x78>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800c2ea:	4b1b      	ldr	r3, [pc, #108]	; (800c358 <xPortStartScheduler+0xe8>)
 800c2ec:	681b      	ldr	r3, [r3, #0]
 800c2ee:	021b      	lsls	r3, r3, #8
 800c2f0:	4a19      	ldr	r2, [pc, #100]	; (800c358 <xPortStartScheduler+0xe8>)
 800c2f2:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800c2f4:	4b18      	ldr	r3, [pc, #96]	; (800c358 <xPortStartScheduler+0xe8>)
 800c2f6:	681b      	ldr	r3, [r3, #0]
 800c2f8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800c2fc:	4a16      	ldr	r2, [pc, #88]	; (800c358 <xPortStartScheduler+0xe8>)
 800c2fe:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800c300:	687b      	ldr	r3, [r7, #4]
 800c302:	b2da      	uxtb	r2, r3
 800c304:	68fb      	ldr	r3, [r7, #12]
 800c306:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800c308:	4b14      	ldr	r3, [pc, #80]	; (800c35c <xPortStartScheduler+0xec>)
 800c30a:	681b      	ldr	r3, [r3, #0]
 800c30c:	4a13      	ldr	r2, [pc, #76]	; (800c35c <xPortStartScheduler+0xec>)
 800c30e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800c312:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800c314:	4b11      	ldr	r3, [pc, #68]	; (800c35c <xPortStartScheduler+0xec>)
 800c316:	681b      	ldr	r3, [r3, #0]
 800c318:	4a10      	ldr	r2, [pc, #64]	; (800c35c <xPortStartScheduler+0xec>)
 800c31a:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800c31e:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800c320:	f000 f8d4 	bl	800c4cc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800c324:	4b0e      	ldr	r3, [pc, #56]	; (800c360 <xPortStartScheduler+0xf0>)
 800c326:	2200      	movs	r2, #0
 800c328:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800c32a:	f000 f8f3 	bl	800c514 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800c32e:	4b0d      	ldr	r3, [pc, #52]	; (800c364 <xPortStartScheduler+0xf4>)
 800c330:	681b      	ldr	r3, [r3, #0]
 800c332:	4a0c      	ldr	r2, [pc, #48]	; (800c364 <xPortStartScheduler+0xf4>)
 800c334:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800c338:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800c33a:	f7ff ff85 	bl	800c248 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800c33e:	f7ff fa5d 	bl	800b7fc <vTaskSwitchContext>
	prvTaskExitError();
 800c342:	f7ff ff3d 	bl	800c1c0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800c346:	2300      	movs	r3, #0
}
 800c348:	4618      	mov	r0, r3
 800c34a:	3710      	adds	r7, #16
 800c34c:	46bd      	mov	sp, r7
 800c34e:	bd80      	pop	{r7, pc}
 800c350:	e000e400 	.word	0xe000e400
 800c354:	20000830 	.word	0x20000830
 800c358:	20000834 	.word	0x20000834
 800c35c:	e000ed20 	.word	0xe000ed20
 800c360:	2000000c 	.word	0x2000000c
 800c364:	e000ef34 	.word	0xe000ef34

0800c368 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800c368:	b480      	push	{r7}
 800c36a:	b083      	sub	sp, #12
 800c36c:	af00      	add	r7, sp, #0
 800c36e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c372:	b672      	cpsid	i
 800c374:	f383 8811 	msr	BASEPRI, r3
 800c378:	f3bf 8f6f 	isb	sy
 800c37c:	f3bf 8f4f 	dsb	sy
 800c380:	b662      	cpsie	i
 800c382:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800c384:	4b0f      	ldr	r3, [pc, #60]	; (800c3c4 <vPortEnterCritical+0x5c>)
 800c386:	681b      	ldr	r3, [r3, #0]
 800c388:	3301      	adds	r3, #1
 800c38a:	4a0e      	ldr	r2, [pc, #56]	; (800c3c4 <vPortEnterCritical+0x5c>)
 800c38c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800c38e:	4b0d      	ldr	r3, [pc, #52]	; (800c3c4 <vPortEnterCritical+0x5c>)
 800c390:	681b      	ldr	r3, [r3, #0]
 800c392:	2b01      	cmp	r3, #1
 800c394:	d110      	bne.n	800c3b8 <vPortEnterCritical+0x50>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800c396:	4b0c      	ldr	r3, [pc, #48]	; (800c3c8 <vPortEnterCritical+0x60>)
 800c398:	681b      	ldr	r3, [r3, #0]
 800c39a:	b2db      	uxtb	r3, r3
 800c39c:	2b00      	cmp	r3, #0
 800c39e:	d00b      	beq.n	800c3b8 <vPortEnterCritical+0x50>
 800c3a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c3a4:	b672      	cpsid	i
 800c3a6:	f383 8811 	msr	BASEPRI, r3
 800c3aa:	f3bf 8f6f 	isb	sy
 800c3ae:	f3bf 8f4f 	dsb	sy
 800c3b2:	b662      	cpsie	i
 800c3b4:	603b      	str	r3, [r7, #0]
 800c3b6:	e7fe      	b.n	800c3b6 <vPortEnterCritical+0x4e>
	}
}
 800c3b8:	bf00      	nop
 800c3ba:	370c      	adds	r7, #12
 800c3bc:	46bd      	mov	sp, r7
 800c3be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3c2:	4770      	bx	lr
 800c3c4:	2000000c 	.word	0x2000000c
 800c3c8:	e000ed04 	.word	0xe000ed04

0800c3cc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800c3cc:	b480      	push	{r7}
 800c3ce:	b083      	sub	sp, #12
 800c3d0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800c3d2:	4b12      	ldr	r3, [pc, #72]	; (800c41c <vPortExitCritical+0x50>)
 800c3d4:	681b      	ldr	r3, [r3, #0]
 800c3d6:	2b00      	cmp	r3, #0
 800c3d8:	d10b      	bne.n	800c3f2 <vPortExitCritical+0x26>
 800c3da:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c3de:	b672      	cpsid	i
 800c3e0:	f383 8811 	msr	BASEPRI, r3
 800c3e4:	f3bf 8f6f 	isb	sy
 800c3e8:	f3bf 8f4f 	dsb	sy
 800c3ec:	b662      	cpsie	i
 800c3ee:	607b      	str	r3, [r7, #4]
 800c3f0:	e7fe      	b.n	800c3f0 <vPortExitCritical+0x24>
	uxCriticalNesting--;
 800c3f2:	4b0a      	ldr	r3, [pc, #40]	; (800c41c <vPortExitCritical+0x50>)
 800c3f4:	681b      	ldr	r3, [r3, #0]
 800c3f6:	3b01      	subs	r3, #1
 800c3f8:	4a08      	ldr	r2, [pc, #32]	; (800c41c <vPortExitCritical+0x50>)
 800c3fa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800c3fc:	4b07      	ldr	r3, [pc, #28]	; (800c41c <vPortExitCritical+0x50>)
 800c3fe:	681b      	ldr	r3, [r3, #0]
 800c400:	2b00      	cmp	r3, #0
 800c402:	d104      	bne.n	800c40e <vPortExitCritical+0x42>
 800c404:	2300      	movs	r3, #0
 800c406:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c408:	683b      	ldr	r3, [r7, #0]
 800c40a:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 800c40e:	bf00      	nop
 800c410:	370c      	adds	r7, #12
 800c412:	46bd      	mov	sp, r7
 800c414:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c418:	4770      	bx	lr
 800c41a:	bf00      	nop
 800c41c:	2000000c 	.word	0x2000000c

0800c420 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800c420:	f3ef 8009 	mrs	r0, PSP
 800c424:	f3bf 8f6f 	isb	sy
 800c428:	4b15      	ldr	r3, [pc, #84]	; (800c480 <pxCurrentTCBConst>)
 800c42a:	681a      	ldr	r2, [r3, #0]
 800c42c:	f01e 0f10 	tst.w	lr, #16
 800c430:	bf08      	it	eq
 800c432:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800c436:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c43a:	6010      	str	r0, [r2, #0]
 800c43c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800c440:	f04f 0050 	mov.w	r0, #80	; 0x50
 800c444:	b672      	cpsid	i
 800c446:	f380 8811 	msr	BASEPRI, r0
 800c44a:	f3bf 8f4f 	dsb	sy
 800c44e:	f3bf 8f6f 	isb	sy
 800c452:	b662      	cpsie	i
 800c454:	f7ff f9d2 	bl	800b7fc <vTaskSwitchContext>
 800c458:	f04f 0000 	mov.w	r0, #0
 800c45c:	f380 8811 	msr	BASEPRI, r0
 800c460:	bc09      	pop	{r0, r3}
 800c462:	6819      	ldr	r1, [r3, #0]
 800c464:	6808      	ldr	r0, [r1, #0]
 800c466:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c46a:	f01e 0f10 	tst.w	lr, #16
 800c46e:	bf08      	it	eq
 800c470:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800c474:	f380 8809 	msr	PSP, r0
 800c478:	f3bf 8f6f 	isb	sy
 800c47c:	4770      	bx	lr
 800c47e:	bf00      	nop

0800c480 <pxCurrentTCBConst>:
 800c480:	20000704 	.word	0x20000704
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800c484:	bf00      	nop
 800c486:	bf00      	nop

0800c488 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800c488:	b580      	push	{r7, lr}
 800c48a:	b082      	sub	sp, #8
 800c48c:	af00      	add	r7, sp, #0
	__asm volatile
 800c48e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c492:	b672      	cpsid	i
 800c494:	f383 8811 	msr	BASEPRI, r3
 800c498:	f3bf 8f6f 	isb	sy
 800c49c:	f3bf 8f4f 	dsb	sy
 800c4a0:	b662      	cpsie	i
 800c4a2:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800c4a4:	f7ff f8f0 	bl	800b688 <xTaskIncrementTick>
 800c4a8:	4603      	mov	r3, r0
 800c4aa:	2b00      	cmp	r3, #0
 800c4ac:	d003      	beq.n	800c4b6 <SysTick_Handler+0x2e>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800c4ae:	4b06      	ldr	r3, [pc, #24]	; (800c4c8 <SysTick_Handler+0x40>)
 800c4b0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c4b4:	601a      	str	r2, [r3, #0]
 800c4b6:	2300      	movs	r3, #0
 800c4b8:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c4ba:	683b      	ldr	r3, [r7, #0]
 800c4bc:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800c4c0:	bf00      	nop
 800c4c2:	3708      	adds	r7, #8
 800c4c4:	46bd      	mov	sp, r7
 800c4c6:	bd80      	pop	{r7, pc}
 800c4c8:	e000ed04 	.word	0xe000ed04

0800c4cc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800c4cc:	b480      	push	{r7}
 800c4ce:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800c4d0:	4b0b      	ldr	r3, [pc, #44]	; (800c500 <vPortSetupTimerInterrupt+0x34>)
 800c4d2:	2200      	movs	r2, #0
 800c4d4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800c4d6:	4b0b      	ldr	r3, [pc, #44]	; (800c504 <vPortSetupTimerInterrupt+0x38>)
 800c4d8:	2200      	movs	r2, #0
 800c4da:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800c4dc:	4b0a      	ldr	r3, [pc, #40]	; (800c508 <vPortSetupTimerInterrupt+0x3c>)
 800c4de:	681b      	ldr	r3, [r3, #0]
 800c4e0:	4a0a      	ldr	r2, [pc, #40]	; (800c50c <vPortSetupTimerInterrupt+0x40>)
 800c4e2:	fba2 2303 	umull	r2, r3, r2, r3
 800c4e6:	099b      	lsrs	r3, r3, #6
 800c4e8:	4a09      	ldr	r2, [pc, #36]	; (800c510 <vPortSetupTimerInterrupt+0x44>)
 800c4ea:	3b01      	subs	r3, #1
 800c4ec:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800c4ee:	4b04      	ldr	r3, [pc, #16]	; (800c500 <vPortSetupTimerInterrupt+0x34>)
 800c4f0:	2207      	movs	r2, #7
 800c4f2:	601a      	str	r2, [r3, #0]
}
 800c4f4:	bf00      	nop
 800c4f6:	46bd      	mov	sp, r7
 800c4f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4fc:	4770      	bx	lr
 800c4fe:	bf00      	nop
 800c500:	e000e010 	.word	0xe000e010
 800c504:	e000e018 	.word	0xe000e018
 800c508:	20000000 	.word	0x20000000
 800c50c:	10624dd3 	.word	0x10624dd3
 800c510:	e000e014 	.word	0xe000e014

0800c514 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800c514:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800c524 <vPortEnableVFP+0x10>
 800c518:	6801      	ldr	r1, [r0, #0]
 800c51a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800c51e:	6001      	str	r1, [r0, #0]
 800c520:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800c522:	bf00      	nop
 800c524:	e000ed88 	.word	0xe000ed88

0800c528 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800c528:	b480      	push	{r7}
 800c52a:	b085      	sub	sp, #20
 800c52c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800c52e:	f3ef 8305 	mrs	r3, IPSR
 800c532:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800c534:	68fb      	ldr	r3, [r7, #12]
 800c536:	2b0f      	cmp	r3, #15
 800c538:	d915      	bls.n	800c566 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800c53a:	4a18      	ldr	r2, [pc, #96]	; (800c59c <vPortValidateInterruptPriority+0x74>)
 800c53c:	68fb      	ldr	r3, [r7, #12]
 800c53e:	4413      	add	r3, r2
 800c540:	781b      	ldrb	r3, [r3, #0]
 800c542:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800c544:	4b16      	ldr	r3, [pc, #88]	; (800c5a0 <vPortValidateInterruptPriority+0x78>)
 800c546:	781b      	ldrb	r3, [r3, #0]
 800c548:	7afa      	ldrb	r2, [r7, #11]
 800c54a:	429a      	cmp	r2, r3
 800c54c:	d20b      	bcs.n	800c566 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800c54e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c552:	b672      	cpsid	i
 800c554:	f383 8811 	msr	BASEPRI, r3
 800c558:	f3bf 8f6f 	isb	sy
 800c55c:	f3bf 8f4f 	dsb	sy
 800c560:	b662      	cpsie	i
 800c562:	607b      	str	r3, [r7, #4]
 800c564:	e7fe      	b.n	800c564 <vPortValidateInterruptPriority+0x3c>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800c566:	4b0f      	ldr	r3, [pc, #60]	; (800c5a4 <vPortValidateInterruptPriority+0x7c>)
 800c568:	681b      	ldr	r3, [r3, #0]
 800c56a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800c56e:	4b0e      	ldr	r3, [pc, #56]	; (800c5a8 <vPortValidateInterruptPriority+0x80>)
 800c570:	681b      	ldr	r3, [r3, #0]
 800c572:	429a      	cmp	r2, r3
 800c574:	d90b      	bls.n	800c58e <vPortValidateInterruptPriority+0x66>
 800c576:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c57a:	b672      	cpsid	i
 800c57c:	f383 8811 	msr	BASEPRI, r3
 800c580:	f3bf 8f6f 	isb	sy
 800c584:	f3bf 8f4f 	dsb	sy
 800c588:	b662      	cpsie	i
 800c58a:	603b      	str	r3, [r7, #0]
 800c58c:	e7fe      	b.n	800c58c <vPortValidateInterruptPriority+0x64>
	}
 800c58e:	bf00      	nop
 800c590:	3714      	adds	r7, #20
 800c592:	46bd      	mov	sp, r7
 800c594:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c598:	4770      	bx	lr
 800c59a:	bf00      	nop
 800c59c:	e000e3f0 	.word	0xe000e3f0
 800c5a0:	20000830 	.word	0x20000830
 800c5a4:	e000ed0c 	.word	0xe000ed0c
 800c5a8:	20000834 	.word	0x20000834

0800c5ac <_sbrk_r>:
    static int totalBytesProvidedBySBRK = 0;
#endif
extern char __HeapBase, __HeapLimit;  // make sure to define these symbols in linker LD command file

//! _sbrk_r version supporting reentrant newlib (depends upon above symbols defined by linker control file).
void * _sbrk_r(struct _reent *pReent, int incr) {
 800c5ac:	b580      	push	{r7, lr}
 800c5ae:	b084      	sub	sp, #16
 800c5b0:	af00      	add	r7, sp, #0
 800c5b2:	6078      	str	r0, [r7, #4]
 800c5b4:	6039      	str	r1, [r7, #0]
    #ifdef MALLOCS_INSIDE_ISRs // block interrupts during free-storage use
      UBaseType_t usis; // saved interrupt status
    #endif
    static char *currentHeapEnd = &__HeapBase;
    #ifdef STM_VERSION // Use STM CubeMX LD symbols for heap
      if(TotalHeapSize==0) {
 800c5b6:	4b24      	ldr	r3, [pc, #144]	; (800c648 <_sbrk_r+0x9c>)
 800c5b8:	681b      	ldr	r3, [r3, #0]
 800c5ba:	2b00      	cmp	r3, #0
 800c5bc:	d10e      	bne.n	800c5dc <_sbrk_r+0x30>
        TotalHeapSize = heapBytesRemaining = (int)((&__HeapLimit)-(&__HeapBase))-ISR_STACK_LENGTH_BYTES;
 800c5be:	4b23      	ldr	r3, [pc, #140]	; (800c64c <_sbrk_r+0xa0>)
 800c5c0:	f5a3 7300 	sub.w	r3, r3, #512	; 0x200
 800c5c4:	4a22      	ldr	r2, [pc, #136]	; (800c650 <_sbrk_r+0xa4>)
 800c5c6:	1a9b      	subs	r3, r3, r2
 800c5c8:	4a22      	ldr	r2, [pc, #136]	; (800c654 <_sbrk_r+0xa8>)
 800c5ca:	6013      	str	r3, [r2, #0]
 800c5cc:	4b1f      	ldr	r3, [pc, #124]	; (800c64c <_sbrk_r+0xa0>)
 800c5ce:	f5a3 7300 	sub.w	r3, r3, #512	; 0x200
 800c5d2:	4a1f      	ldr	r2, [pc, #124]	; (800c650 <_sbrk_r+0xa4>)
 800c5d4:	1a9b      	subs	r3, r3, r2
 800c5d6:	461a      	mov	r2, r3
 800c5d8:	4b1b      	ldr	r3, [pc, #108]	; (800c648 <_sbrk_r+0x9c>)
 800c5da:	601a      	str	r2, [r3, #0]
      };
    #endif
    char* limit = (xTaskGetSchedulerState()==taskSCHEDULER_NOT_STARTED) ?
 800c5dc:	f7ff fb80 	bl	800bce0 <xTaskGetSchedulerState>
 800c5e0:	4603      	mov	r3, r0
            stack_ptr   :  // Before scheduler is started, limit is stack pointer (risky!)
 800c5e2:	2b01      	cmp	r3, #1
 800c5e4:	d101      	bne.n	800c5ea <_sbrk_r+0x3e>
 800c5e6:	466b      	mov	r3, sp
 800c5e8:	e000      	b.n	800c5ec <_sbrk_r+0x40>
 800c5ea:	4b1b      	ldr	r3, [pc, #108]	; (800c658 <_sbrk_r+0xac>)
    char* limit = (xTaskGetSchedulerState()==taskSCHEDULER_NOT_STARTED) ?
 800c5ec:	60fb      	str	r3, [r7, #12]
            &__HeapLimit-ISR_STACK_LENGTH_BYTES;  // Once running, OK to reuse all remaining RAM except ISR stack (MSP) stack
    DRN_ENTER_CRITICAL_SECTION(usis);
 800c5ee:	f7fe ff7d 	bl	800b4ec <vTaskSuspendAll>
    char *previousHeapEnd = currentHeapEnd;
 800c5f2:	4b1a      	ldr	r3, [pc, #104]	; (800c65c <_sbrk_r+0xb0>)
 800c5f4:	681b      	ldr	r3, [r3, #0]
 800c5f6:	60bb      	str	r3, [r7, #8]
    if (currentHeapEnd + incr > limit) {
 800c5f8:	4b18      	ldr	r3, [pc, #96]	; (800c65c <_sbrk_r+0xb0>)
 800c5fa:	681a      	ldr	r2, [r3, #0]
 800c5fc:	683b      	ldr	r3, [r7, #0]
 800c5fe:	4413      	add	r3, r2
 800c600:	68fa      	ldr	r2, [r7, #12]
 800c602:	429a      	cmp	r2, r3
 800c604:	d207      	bcs.n	800c616 <_sbrk_r+0x6a>
            // If you want to alert debugger or halt...
            // WARNING: brkpt instruction may prevent watchdog operation...
            while(1) { __asm("bkpt #0"); }; // Stop in GUI as if at a breakpoint (if debugging, otherwise loop forever)
        #else
            // Default, if you prefer to believe your application will gracefully trap out-of-memory...
            pReent->_errno = ENOMEM; // newlib's thread-specific errno
 800c606:	687b      	ldr	r3, [r7, #4]
 800c608:	220c      	movs	r2, #12
 800c60a:	601a      	str	r2, [r3, #0]
            DRN_EXIT_CRITICAL_SECTION(usis);
 800c60c:	f7fe ff7c 	bl	800b508 <xTaskResumeAll>
        #endif
        return (char *)-1; // the malloc-family routine that called sbrk will return 0
 800c610:	f04f 33ff 	mov.w	r3, #4294967295
 800c614:	e014      	b.n	800c640 <_sbrk_r+0x94>
    }
    // 'incr' of memory is available: update accounting and return it.
    currentHeapEnd += incr;
 800c616:	4b11      	ldr	r3, [pc, #68]	; (800c65c <_sbrk_r+0xb0>)
 800c618:	681a      	ldr	r2, [r3, #0]
 800c61a:	683b      	ldr	r3, [r7, #0]
 800c61c:	4413      	add	r3, r2
 800c61e:	4a0f      	ldr	r2, [pc, #60]	; (800c65c <_sbrk_r+0xb0>)
 800c620:	6013      	str	r3, [r2, #0]
    heapBytesRemaining -= incr;
 800c622:	4b0c      	ldr	r3, [pc, #48]	; (800c654 <_sbrk_r+0xa8>)
 800c624:	681a      	ldr	r2, [r3, #0]
 800c626:	683b      	ldr	r3, [r7, #0]
 800c628:	1ad3      	subs	r3, r2, r3
 800c62a:	4a0a      	ldr	r2, [pc, #40]	; (800c654 <_sbrk_r+0xa8>)
 800c62c:	6013      	str	r3, [r2, #0]
    #ifndef NDEBUG
        totalBytesProvidedBySBRK += incr;
 800c62e:	4b0c      	ldr	r3, [pc, #48]	; (800c660 <_sbrk_r+0xb4>)
 800c630:	681a      	ldr	r2, [r3, #0]
 800c632:	683b      	ldr	r3, [r7, #0]
 800c634:	4413      	add	r3, r2
 800c636:	4a0a      	ldr	r2, [pc, #40]	; (800c660 <_sbrk_r+0xb4>)
 800c638:	6013      	str	r3, [r2, #0]
    #endif
    DRN_EXIT_CRITICAL_SECTION(usis);
 800c63a:	f7fe ff65 	bl	800b508 <xTaskResumeAll>
    return (char *) previousHeapEnd;
 800c63e:	68bb      	ldr	r3, [r7, #8]
}
 800c640:	4618      	mov	r0, r3
 800c642:	3710      	adds	r7, #16
 800c644:	46bd      	mov	sp, r7
 800c646:	bd80      	pop	{r7, pc}
 800c648:	20004580 	.word	0x20004580
 800c64c:	20080000 	.word	0x20080000
 800c650:	20007cc8 	.word	0x20007cc8
 800c654:	20000838 	.word	0x20000838
 800c658:	2007fe00 	.word	0x2007fe00
 800c65c:	20000010 	.word	0x20000010
 800c660:	2000083c 	.word	0x2000083c

0800c664 <__malloc_lock>:
//char * _sbrk(int incr) { return sbrk(incr); };

#ifdef MALLOCS_INSIDE_ISRs // block interrupts during free-storage use
  static UBaseType_t malLock_uxSavedInterruptStatus;
#endif
void __malloc_lock(struct _reent *r)     {
 800c664:	b580      	push	{r7, lr}
 800c666:	b086      	sub	sp, #24
 800c668:	af00      	add	r7, sp, #0
 800c66a:	6078      	str	r0, [r7, #4]
	__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800c66c:	f3ef 8305 	mrs	r3, IPSR
 800c670:	613b      	str	r3, [r7, #16]
	if( ulCurrentInterrupt == 0 )
 800c672:	693b      	ldr	r3, [r7, #16]
 800c674:	2b00      	cmp	r3, #0
 800c676:	d102      	bne.n	800c67e <__malloc_lock+0x1a>
		xReturn = pdFALSE;
 800c678:	2300      	movs	r3, #0
 800c67a:	60fb      	str	r3, [r7, #12]
 800c67c:	e001      	b.n	800c682 <__malloc_lock+0x1e>
		xReturn = pdTRUE;
 800c67e:	2301      	movs	r3, #1
 800c680:	60fb      	str	r3, [r7, #12]
	return xReturn;
 800c682:	68fb      	ldr	r3, [r7, #12]
  #if defined(MALLOCS_INSIDE_ISRs)
    DRN_ENTER_CRITICAL_SECTION(malLock_uxSavedInterruptStatus);
  #else
    bool insideAnISR = xPortIsInsideInterrupt();
 800c684:	2b00      	cmp	r3, #0
 800c686:	bf14      	ite	ne
 800c688:	2301      	movne	r3, #1
 800c68a:	2300      	moveq	r3, #0
 800c68c:	75fb      	strb	r3, [r7, #23]
    configASSERT( !insideAnISR ); // Make damn sure no more mallocs inside ISRs!!
 800c68e:	7dfb      	ldrb	r3, [r7, #23]
 800c690:	2b00      	cmp	r3, #0
 800c692:	d00b      	beq.n	800c6ac <__malloc_lock+0x48>
	__asm volatile
 800c694:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c698:	b672      	cpsid	i
 800c69a:	f383 8811 	msr	BASEPRI, r3
 800c69e:	f3bf 8f6f 	isb	sy
 800c6a2:	f3bf 8f4f 	dsb	sy
 800c6a6:	b662      	cpsie	i
 800c6a8:	60bb      	str	r3, [r7, #8]
 800c6aa:	e7fe      	b.n	800c6aa <__malloc_lock+0x46>
    vTaskSuspendAll();
 800c6ac:	f7fe ff1e 	bl	800b4ec <vTaskSuspendAll>
  #endif
};
 800c6b0:	bf00      	nop
 800c6b2:	3718      	adds	r7, #24
 800c6b4:	46bd      	mov	sp, r7
 800c6b6:	bd80      	pop	{r7, pc}

0800c6b8 <__malloc_unlock>:
void __malloc_unlock(struct _reent *r)   {
 800c6b8:	b580      	push	{r7, lr}
 800c6ba:	b082      	sub	sp, #8
 800c6bc:	af00      	add	r7, sp, #0
 800c6be:	6078      	str	r0, [r7, #4]
  #if defined(MALLOCS_INSIDE_ISRs)
    DRN_EXIT_CRITICAL_SECTION(malLock_uxSavedInterruptStatus);
  #else
    (void)xTaskResumeAll();
 800c6c0:	f7fe ff22 	bl	800b508 <xTaskResumeAll>
  #endif
};
 800c6c4:	bf00      	nop
 800c6c6:	3708      	adds	r7, #8
 800c6c8:	46bd      	mov	sp, r7
 800c6ca:	bd80      	pop	{r7, pc}

0800c6cc <pvPortMalloc>:

// ================================================================================================
// Implement FreeRTOS's memory API using newlib-provided malloc family.
// ================================================================================================

void *pvPortMalloc( size_t xSize ) PRIVILEGED_FUNCTION {
 800c6cc:	b580      	push	{r7, lr}
 800c6ce:	b084      	sub	sp, #16
 800c6d0:	af00      	add	r7, sp, #0
 800c6d2:	6078      	str	r0, [r7, #4]
    void *p = malloc(xSize);
 800c6d4:	6878      	ldr	r0, [r7, #4]
 800c6d6:	f00d fc0d 	bl	8019ef4 <malloc>
 800c6da:	4603      	mov	r3, r0
 800c6dc:	60fb      	str	r3, [r7, #12]
    return p;
 800c6de:	68fb      	ldr	r3, [r7, #12]
}
 800c6e0:	4618      	mov	r0, r3
 800c6e2:	3710      	adds	r7, #16
 800c6e4:	46bd      	mov	sp, r7
 800c6e6:	bd80      	pop	{r7, pc}

0800c6e8 <vPortFree>:
void vPortFree( void *pv ) PRIVILEGED_FUNCTION {
 800c6e8:	b580      	push	{r7, lr}
 800c6ea:	b082      	sub	sp, #8
 800c6ec:	af00      	add	r7, sp, #0
 800c6ee:	6078      	str	r0, [r7, #4]
    free(pv);
 800c6f0:	6878      	ldr	r0, [r7, #4]
 800c6f2:	f00d fc07 	bl	8019f04 <free>
};
 800c6f6:	bf00      	nop
 800c6f8:	3708      	adds	r7, #8
 800c6fa:	46bd      	mov	sp, r7
 800c6fc:	bd80      	pop	{r7, pc}

0800c6fe <netconn_apimsg>:
 * @param apimsg a struct containing the function to call and its parameters
 * @return ERR_OK if the function was called, another err_t if not
 */
static err_t
netconn_apimsg(tcpip_callback_fn fn, struct api_msg *apimsg)
{
 800c6fe:	b580      	push	{r7, lr}
 800c700:	b084      	sub	sp, #16
 800c702:	af00      	add	r7, sp, #0
 800c704:	6078      	str	r0, [r7, #4]
 800c706:	6039      	str	r1, [r7, #0]

#if LWIP_NETCONN_SEM_PER_THREAD
  apimsg->op_completed_sem = LWIP_NETCONN_THREAD_SEM_GET();
#endif /* LWIP_NETCONN_SEM_PER_THREAD */

  err = tcpip_send_msg_wait_sem(fn, apimsg, LWIP_API_MSG_SEM(apimsg));
 800c708:	683b      	ldr	r3, [r7, #0]
 800c70a:	681b      	ldr	r3, [r3, #0]
 800c70c:	330c      	adds	r3, #12
 800c70e:	461a      	mov	r2, r3
 800c710:	6839      	ldr	r1, [r7, #0]
 800c712:	6878      	ldr	r0, [r7, #4]
 800c714:	f002 f91a 	bl	800e94c <tcpip_send_msg_wait_sem>
 800c718:	4603      	mov	r3, r0
 800c71a:	73fb      	strb	r3, [r7, #15]
  if (err == ERR_OK) {
 800c71c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c720:	2b00      	cmp	r3, #0
 800c722:	d103      	bne.n	800c72c <netconn_apimsg+0x2e>
    return apimsg->err;
 800c724:	683b      	ldr	r3, [r7, #0]
 800c726:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800c72a:	e001      	b.n	800c730 <netconn_apimsg+0x32>
  }
  return err;
 800c72c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800c730:	4618      	mov	r0, r3
 800c732:	3710      	adds	r7, #16
 800c734:	46bd      	mov	sp, r7
 800c736:	bd80      	pop	{r7, pc}

0800c738 <netconn_new_with_proto_and_callback>:
 * @return a newly allocated struct netconn or
 *         NULL on memory error
 */
struct netconn *
netconn_new_with_proto_and_callback(enum netconn_type t, u8_t proto, netconn_callback callback)
{
 800c738:	b580      	push	{r7, lr}
 800c73a:	b08c      	sub	sp, #48	; 0x30
 800c73c:	af00      	add	r7, sp, #0
 800c73e:	4603      	mov	r3, r0
 800c740:	603a      	str	r2, [r7, #0]
 800c742:	71fb      	strb	r3, [r7, #7]
 800c744:	460b      	mov	r3, r1
 800c746:	71bb      	strb	r3, [r7, #6]
  struct netconn *conn;
  API_MSG_VAR_DECLARE(msg);
  API_MSG_VAR_ALLOC_RETURN_NULL(msg);

  conn = netconn_alloc(t, callback);
 800c748:	79fb      	ldrb	r3, [r7, #7]
 800c74a:	6839      	ldr	r1, [r7, #0]
 800c74c:	4618      	mov	r0, r3
 800c74e:	f000 ff07 	bl	800d560 <netconn_alloc>
 800c752:	62f8      	str	r0, [r7, #44]	; 0x2c
  if (conn != NULL) {
 800c754:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c756:	2b00      	cmp	r3, #0
 800c758:	d054      	beq.n	800c804 <netconn_new_with_proto_and_callback+0xcc>
    err_t err;

    API_MSG_VAR_REF(msg).msg.n.proto = proto;
 800c75a:	79bb      	ldrb	r3, [r7, #6]
 800c75c:	743b      	strb	r3, [r7, #16]
    API_MSG_VAR_REF(msg).conn = conn;
 800c75e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c760:	60bb      	str	r3, [r7, #8]
    err = netconn_apimsg(lwip_netconn_do_newconn, &API_MSG_VAR_REF(msg));
 800c762:	f107 0308 	add.w	r3, r7, #8
 800c766:	4619      	mov	r1, r3
 800c768:	4829      	ldr	r0, [pc, #164]	; (800c810 <netconn_new_with_proto_and_callback+0xd8>)
 800c76a:	f7ff ffc8 	bl	800c6fe <netconn_apimsg>
 800c76e:	4603      	mov	r3, r0
 800c770:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    if (err != ERR_OK) {
 800c774:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800c778:	2b00      	cmp	r3, #0
 800c77a:	d043      	beq.n	800c804 <netconn_new_with_proto_and_callback+0xcc>
      LWIP_ASSERT("freeing conn without freeing pcb", conn->pcb.tcp == NULL);
 800c77c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c77e:	685b      	ldr	r3, [r3, #4]
 800c780:	2b00      	cmp	r3, #0
 800c782:	d005      	beq.n	800c790 <netconn_new_with_proto_and_callback+0x58>
 800c784:	4b23      	ldr	r3, [pc, #140]	; (800c814 <netconn_new_with_proto_and_callback+0xdc>)
 800c786:	22a3      	movs	r2, #163	; 0xa3
 800c788:	4923      	ldr	r1, [pc, #140]	; (800c818 <netconn_new_with_proto_and_callback+0xe0>)
 800c78a:	4824      	ldr	r0, [pc, #144]	; (800c81c <netconn_new_with_proto_and_callback+0xe4>)
 800c78c:	f00e facc 	bl	801ad28 <iprintf>
      LWIP_ASSERT("conn has no recvmbox", sys_mbox_valid(&conn->recvmbox));
 800c790:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c792:	3310      	adds	r3, #16
 800c794:	4618      	mov	r0, r3
 800c796:	f00d f982 	bl	8019a9e <sys_mbox_valid>
 800c79a:	4603      	mov	r3, r0
 800c79c:	2b00      	cmp	r3, #0
 800c79e:	d105      	bne.n	800c7ac <netconn_new_with_proto_and_callback+0x74>
 800c7a0:	4b1c      	ldr	r3, [pc, #112]	; (800c814 <netconn_new_with_proto_and_callback+0xdc>)
 800c7a2:	22a4      	movs	r2, #164	; 0xa4
 800c7a4:	491e      	ldr	r1, [pc, #120]	; (800c820 <netconn_new_with_proto_and_callback+0xe8>)
 800c7a6:	481d      	ldr	r0, [pc, #116]	; (800c81c <netconn_new_with_proto_and_callback+0xe4>)
 800c7a8:	f00e fabe 	bl	801ad28 <iprintf>
#if LWIP_TCP
      LWIP_ASSERT("conn->acceptmbox shouldn't exist", !sys_mbox_valid(&conn->acceptmbox));
 800c7ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c7ae:	3314      	adds	r3, #20
 800c7b0:	4618      	mov	r0, r3
 800c7b2:	f00d f974 	bl	8019a9e <sys_mbox_valid>
 800c7b6:	4603      	mov	r3, r0
 800c7b8:	2b00      	cmp	r3, #0
 800c7ba:	d005      	beq.n	800c7c8 <netconn_new_with_proto_and_callback+0x90>
 800c7bc:	4b15      	ldr	r3, [pc, #84]	; (800c814 <netconn_new_with_proto_and_callback+0xdc>)
 800c7be:	22a6      	movs	r2, #166	; 0xa6
 800c7c0:	4918      	ldr	r1, [pc, #96]	; (800c824 <netconn_new_with_proto_and_callback+0xec>)
 800c7c2:	4816      	ldr	r0, [pc, #88]	; (800c81c <netconn_new_with_proto_and_callback+0xe4>)
 800c7c4:	f00e fab0 	bl	801ad28 <iprintf>
#endif /* LWIP_TCP */
#if !LWIP_NETCONN_SEM_PER_THREAD
      LWIP_ASSERT("conn has no op_completed", sys_sem_valid(&conn->op_completed));
 800c7c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c7ca:	330c      	adds	r3, #12
 800c7cc:	4618      	mov	r0, r3
 800c7ce:	f00d f9f7 	bl	8019bc0 <sys_sem_valid>
 800c7d2:	4603      	mov	r3, r0
 800c7d4:	2b00      	cmp	r3, #0
 800c7d6:	d105      	bne.n	800c7e4 <netconn_new_with_proto_and_callback+0xac>
 800c7d8:	4b0e      	ldr	r3, [pc, #56]	; (800c814 <netconn_new_with_proto_and_callback+0xdc>)
 800c7da:	22a9      	movs	r2, #169	; 0xa9
 800c7dc:	4912      	ldr	r1, [pc, #72]	; (800c828 <netconn_new_with_proto_and_callback+0xf0>)
 800c7de:	480f      	ldr	r0, [pc, #60]	; (800c81c <netconn_new_with_proto_and_callback+0xe4>)
 800c7e0:	f00e faa2 	bl	801ad28 <iprintf>
      sys_sem_free(&conn->op_completed);
 800c7e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c7e6:	330c      	adds	r3, #12
 800c7e8:	4618      	mov	r0, r3
 800c7ea:	f00d f9dc 	bl	8019ba6 <sys_sem_free>
#endif /* !LWIP_NETCONN_SEM_PER_THREAD */
      sys_mbox_free(&conn->recvmbox);
 800c7ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c7f0:	3310      	adds	r3, #16
 800c7f2:	4618      	mov	r0, r3
 800c7f4:	f00d f8cc 	bl	8019990 <sys_mbox_free>
      memp_free(MEMP_NETCONN, conn);
 800c7f8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800c7fa:	2007      	movs	r0, #7
 800c7fc:	f002 fe0e 	bl	800f41c <memp_free>
      API_MSG_VAR_FREE(msg);
      return NULL;
 800c800:	2300      	movs	r3, #0
 800c802:	e000      	b.n	800c806 <netconn_new_with_proto_and_callback+0xce>
    }
  }
  API_MSG_VAR_FREE(msg);
  return conn;
 800c804:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 800c806:	4618      	mov	r0, r3
 800c808:	3730      	adds	r7, #48	; 0x30
 800c80a:	46bd      	mov	sp, r7
 800c80c:	bd80      	pop	{r7, pc}
 800c80e:	bf00      	nop
 800c810:	0800d535 	.word	0x0800d535
 800c814:	0801f700 	.word	0x0801f700
 800c818:	0801f734 	.word	0x0801f734
 800c81c:	0801f758 	.word	0x0801f758
 800c820:	0801f780 	.word	0x0801f780
 800c824:	0801f798 	.word	0x0801f798
 800c828:	0801f7bc 	.word	0x0801f7bc

0800c82c <netconn_prepare_delete>:
 * @param conn the netconn to delete
 * @return ERR_OK if the connection was deleted
 */
err_t
netconn_prepare_delete(struct netconn *conn)
{
 800c82c:	b580      	push	{r7, lr}
 800c82e:	b08c      	sub	sp, #48	; 0x30
 800c830:	af00      	add	r7, sp, #0
 800c832:	6078      	str	r0, [r7, #4]
  err_t err;
  API_MSG_VAR_DECLARE(msg);

  /* No ASSERT here because possible to get a (conn == NULL) if we got an accept error */
  if (conn == NULL) {
 800c834:	687b      	ldr	r3, [r7, #4]
 800c836:	2b00      	cmp	r3, #0
 800c838:	d101      	bne.n	800c83e <netconn_prepare_delete+0x12>
    return ERR_OK;
 800c83a:	2300      	movs	r3, #0
 800c83c:	e014      	b.n	800c868 <netconn_prepare_delete+0x3c>
  }

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800c83e:	687b      	ldr	r3, [r7, #4]
 800c840:	60fb      	str	r3, [r7, #12]
  /* get the time we started, which is later compared to
     sys_now() + conn->send_timeout */
  API_MSG_VAR_REF(msg).msg.sd.time_started = sys_now();
#else /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
#if LWIP_TCP
  API_MSG_VAR_REF(msg).msg.sd.polls_left =
 800c842:	2329      	movs	r3, #41	; 0x29
 800c844:	757b      	strb	r3, [r7, #21]
    ((LWIP_TCP_CLOSE_TIMEOUT_MS_DEFAULT + TCP_SLOW_INTERVAL - 1) / TCP_SLOW_INTERVAL) + 1;
#endif /* LWIP_TCP */
#endif /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
  err = netconn_apimsg(lwip_netconn_do_delconn, &API_MSG_VAR_REF(msg));
 800c846:	f107 030c 	add.w	r3, r7, #12
 800c84a:	4619      	mov	r1, r3
 800c84c:	4808      	ldr	r0, [pc, #32]	; (800c870 <netconn_prepare_delete+0x44>)
 800c84e:	f7ff ff56 	bl	800c6fe <netconn_apimsg>
 800c852:	4603      	mov	r3, r0
 800c854:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  API_MSG_VAR_FREE(msg);

  if (err != ERR_OK) {
 800c858:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800c85c:	2b00      	cmp	r3, #0
 800c85e:	d002      	beq.n	800c866 <netconn_prepare_delete+0x3a>
    return err;
 800c860:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800c864:	e000      	b.n	800c868 <netconn_prepare_delete+0x3c>
  }
  return ERR_OK;
 800c866:	2300      	movs	r3, #0
}
 800c868:	4618      	mov	r0, r3
 800c86a:	3730      	adds	r7, #48	; 0x30
 800c86c:	46bd      	mov	sp, r7
 800c86e:	bd80      	pop	{r7, pc}
 800c870:	0800da99 	.word	0x0800da99

0800c874 <netconn_delete>:
 * @param conn the netconn to delete
 * @return ERR_OK if the connection was deleted
 */
err_t
netconn_delete(struct netconn *conn)
{
 800c874:	b580      	push	{r7, lr}
 800c876:	b084      	sub	sp, #16
 800c878:	af00      	add	r7, sp, #0
 800c87a:	6078      	str	r0, [r7, #4]
  err_t err;

  /* No ASSERT here because possible to get a (conn == NULL) if we got an accept error */
  if (conn == NULL) {
 800c87c:	687b      	ldr	r3, [r7, #4]
 800c87e:	2b00      	cmp	r3, #0
 800c880:	d101      	bne.n	800c886 <netconn_delete+0x12>
    return ERR_OK;
 800c882:	2300      	movs	r3, #0
 800c884:	e00d      	b.n	800c8a2 <netconn_delete+0x2e>
    /* Already called netconn_prepare_delete() before */
    err = ERR_OK;
  } else
#endif /* LWIP_NETCONN_FULLDUPLEX */
  {
    err = netconn_prepare_delete(conn);
 800c886:	6878      	ldr	r0, [r7, #4]
 800c888:	f7ff ffd0 	bl	800c82c <netconn_prepare_delete>
 800c88c:	4603      	mov	r3, r0
 800c88e:	73fb      	strb	r3, [r7, #15]
  }
  if (err == ERR_OK) {
 800c890:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c894:	2b00      	cmp	r3, #0
 800c896:	d102      	bne.n	800c89e <netconn_delete+0x2a>
    netconn_free(conn);
 800c898:	6878      	ldr	r0, [r7, #4]
 800c89a:	f000 fecf 	bl	800d63c <netconn_free>
  }
  return err;
 800c89e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800c8a2:	4618      	mov	r0, r3
 800c8a4:	3710      	adds	r7, #16
 800c8a6:	46bd      	mov	sp, r7
 800c8a8:	bd80      	pop	{r7, pc}
	...

0800c8ac <netconn_connect>:
 * @param port the remote port to connect to (no used for RAW)
 * @return ERR_OK if connected, return value of tcp_/udp_/raw_connect otherwise
 */
err_t
netconn_connect(struct netconn *conn, const ip_addr_t *addr, u16_t port)
{
 800c8ac:	b580      	push	{r7, lr}
 800c8ae:	b08e      	sub	sp, #56	; 0x38
 800c8b0:	af00      	add	r7, sp, #0
 800c8b2:	60f8      	str	r0, [r7, #12]
 800c8b4:	60b9      	str	r1, [r7, #8]
 800c8b6:	4613      	mov	r3, r2
 800c8b8:	80fb      	strh	r3, [r7, #6]
  API_MSG_VAR_DECLARE(msg);
  err_t err;

  LWIP_ERROR("netconn_connect: invalid conn", (conn != NULL), return ERR_ARG;);
 800c8ba:	68fb      	ldr	r3, [r7, #12]
 800c8bc:	2b00      	cmp	r3, #0
 800c8be:	d109      	bne.n	800c8d4 <netconn_connect+0x28>
 800c8c0:	4b11      	ldr	r3, [pc, #68]	; (800c908 <netconn_connect+0x5c>)
 800c8c2:	f44f 72bf 	mov.w	r2, #382	; 0x17e
 800c8c6:	4911      	ldr	r1, [pc, #68]	; (800c90c <netconn_connect+0x60>)
 800c8c8:	4811      	ldr	r0, [pc, #68]	; (800c910 <netconn_connect+0x64>)
 800c8ca:	f00e fa2d 	bl	801ad28 <iprintf>
 800c8ce:	f06f 030f 	mvn.w	r3, #15
 800c8d2:	e015      	b.n	800c900 <netconn_connect+0x54>

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IP_ADDR_ANY alias) to subsequent functions */
  if (addr == NULL) {
 800c8d4:	68bb      	ldr	r3, [r7, #8]
 800c8d6:	2b00      	cmp	r3, #0
 800c8d8:	d101      	bne.n	800c8de <netconn_connect+0x32>
    addr = IP4_ADDR_ANY;
 800c8da:	4b0e      	ldr	r3, [pc, #56]	; (800c914 <netconn_connect+0x68>)
 800c8dc:	60bb      	str	r3, [r7, #8]
  }
#endif /* LWIP_IPV4 */

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800c8de:	68fb      	ldr	r3, [r7, #12]
 800c8e0:	617b      	str	r3, [r7, #20]
  API_MSG_VAR_REF(msg).msg.bc.ipaddr = API_MSG_VAR_REF(addr);
 800c8e2:	68bb      	ldr	r3, [r7, #8]
 800c8e4:	61fb      	str	r3, [r7, #28]
  API_MSG_VAR_REF(msg).msg.bc.port = port;
 800c8e6:	88fb      	ldrh	r3, [r7, #6]
 800c8e8:	843b      	strh	r3, [r7, #32]
  err = netconn_apimsg(lwip_netconn_do_connect, &API_MSG_VAR_REF(msg));
 800c8ea:	f107 0314 	add.w	r3, r7, #20
 800c8ee:	4619      	mov	r1, r3
 800c8f0:	4809      	ldr	r0, [pc, #36]	; (800c918 <netconn_connect+0x6c>)
 800c8f2:	f7ff ff04 	bl	800c6fe <netconn_apimsg>
 800c8f6:	4603      	mov	r3, r0
 800c8f8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  API_MSG_VAR_FREE(msg);

  return err;
 800c8fc:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
}
 800c900:	4618      	mov	r0, r3
 800c902:	3738      	adds	r7, #56	; 0x38
 800c904:	46bd      	mov	sp, r7
 800c906:	bd80      	pop	{r7, pc}
 800c908:	0801f700 	.word	0x0801f700
 800c90c:	0801f874 	.word	0x0801f874
 800c910:	0801f758 	.word	0x0801f758
 800c914:	080244fc 	.word	0x080244fc
 800c918:	0800dd81 	.word	0x0800dd81

0800c91c <netconn_recv_data>:
 *         ERR_WOULDBLOCK if the netconn is nonblocking but would block to wait for data
 *         ERR_TIMEOUT if the netconn has a receive timeout and no data was received
 */
static err_t
netconn_recv_data(struct netconn *conn, void **new_buf, u8_t apiflags)
{
 800c91c:	b580      	push	{r7, lr}
 800c91e:	b088      	sub	sp, #32
 800c920:	af00      	add	r7, sp, #0
 800c922:	60f8      	str	r0, [r7, #12]
 800c924:	60b9      	str	r1, [r7, #8]
 800c926:	4613      	mov	r3, r2
 800c928:	71fb      	strb	r3, [r7, #7]
  void *buf = NULL;
 800c92a:	2300      	movs	r3, #0
 800c92c:	61bb      	str	r3, [r7, #24]
  u16_t len;

  LWIP_ERROR("netconn_recv: invalid pointer", (new_buf != NULL), return ERR_ARG;);
 800c92e:	68bb      	ldr	r3, [r7, #8]
 800c930:	2b00      	cmp	r3, #0
 800c932:	d109      	bne.n	800c948 <netconn_recv_data+0x2c>
 800c934:	4b58      	ldr	r3, [pc, #352]	; (800ca98 <netconn_recv_data+0x17c>)
 800c936:	f44f 7212 	mov.w	r2, #584	; 0x248
 800c93a:	4958      	ldr	r1, [pc, #352]	; (800ca9c <netconn_recv_data+0x180>)
 800c93c:	4858      	ldr	r0, [pc, #352]	; (800caa0 <netconn_recv_data+0x184>)
 800c93e:	f00e f9f3 	bl	801ad28 <iprintf>
 800c942:	f06f 030f 	mvn.w	r3, #15
 800c946:	e0a2      	b.n	800ca8e <netconn_recv_data+0x172>
  *new_buf = NULL;
 800c948:	68bb      	ldr	r3, [r7, #8]
 800c94a:	2200      	movs	r2, #0
 800c94c:	601a      	str	r2, [r3, #0]
  LWIP_ERROR("netconn_recv: invalid conn",    (conn != NULL),    return ERR_ARG;);
 800c94e:	68fb      	ldr	r3, [r7, #12]
 800c950:	2b00      	cmp	r3, #0
 800c952:	d109      	bne.n	800c968 <netconn_recv_data+0x4c>
 800c954:	4b50      	ldr	r3, [pc, #320]	; (800ca98 <netconn_recv_data+0x17c>)
 800c956:	f240 224a 	movw	r2, #586	; 0x24a
 800c95a:	4952      	ldr	r1, [pc, #328]	; (800caa4 <netconn_recv_data+0x188>)
 800c95c:	4850      	ldr	r0, [pc, #320]	; (800caa0 <netconn_recv_data+0x184>)
 800c95e:	f00e f9e3 	bl	801ad28 <iprintf>
 800c962:	f06f 030f 	mvn.w	r3, #15
 800c966:	e092      	b.n	800ca8e <netconn_recv_data+0x172>

  if (!NETCONN_RECVMBOX_WAITABLE(conn)) {
 800c968:	68fb      	ldr	r3, [r7, #12]
 800c96a:	3310      	adds	r3, #16
 800c96c:	4618      	mov	r0, r3
 800c96e:	f00d f896 	bl	8019a9e <sys_mbox_valid>
 800c972:	4603      	mov	r3, r0
 800c974:	2b00      	cmp	r3, #0
 800c976:	d10e      	bne.n	800c996 <netconn_recv_data+0x7a>
    err_t err = netconn_err(conn);
 800c978:	68f8      	ldr	r0, [r7, #12]
 800c97a:	f000 fa30 	bl	800cdde <netconn_err>
 800c97e:	4603      	mov	r3, r0
 800c980:	773b      	strb	r3, [r7, #28]
    if (err != ERR_OK) {
 800c982:	f997 301c 	ldrsb.w	r3, [r7, #28]
 800c986:	2b00      	cmp	r3, #0
 800c988:	d002      	beq.n	800c990 <netconn_recv_data+0x74>
      /* return pending error */
      return err;
 800c98a:	f997 301c 	ldrsb.w	r3, [r7, #28]
 800c98e:	e07e      	b.n	800ca8e <netconn_recv_data+0x172>
    }
    return ERR_CONN;
 800c990:	f06f 030a 	mvn.w	r3, #10
 800c994:	e07b      	b.n	800ca8e <netconn_recv_data+0x172>
  }

  NETCONN_MBOX_WAITING_INC(conn);
  if (netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK) ||
 800c996:	68fb      	ldr	r3, [r7, #12]
 800c998:	7f1b      	ldrb	r3, [r3, #28]
 800c99a:	f003 0302 	and.w	r3, r3, #2
 800c99e:	2b00      	cmp	r3, #0
 800c9a0:	d10f      	bne.n	800c9c2 <netconn_recv_data+0xa6>
 800c9a2:	79fb      	ldrb	r3, [r7, #7]
 800c9a4:	f003 0304 	and.w	r3, r3, #4
 800c9a8:	2b00      	cmp	r3, #0
 800c9aa:	d10a      	bne.n	800c9c2 <netconn_recv_data+0xa6>
      (conn->flags & NETCONN_FLAG_MBOXCLOSED) || (conn->pending_err != ERR_OK)) {
 800c9ac:	68fb      	ldr	r3, [r7, #12]
 800c9ae:	7f1b      	ldrb	r3, [r3, #28]
 800c9b0:	f003 0301 	and.w	r3, r3, #1
  if (netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK) ||
 800c9b4:	2b00      	cmp	r3, #0
 800c9b6:	d104      	bne.n	800c9c2 <netconn_recv_data+0xa6>
      (conn->flags & NETCONN_FLAG_MBOXCLOSED) || (conn->pending_err != ERR_OK)) {
 800c9b8:	68fb      	ldr	r3, [r7, #12]
 800c9ba:	f993 3008 	ldrsb.w	r3, [r3, #8]
 800c9be:	2b00      	cmp	r3, #0
 800c9c0:	d023      	beq.n	800ca0a <netconn_recv_data+0xee>
    if (sys_arch_mbox_tryfetch(&conn->recvmbox, &buf) == SYS_ARCH_TIMEOUT) {
 800c9c2:	68fb      	ldr	r3, [r7, #12]
 800c9c4:	3310      	adds	r3, #16
 800c9c6:	f107 0218 	add.w	r2, r7, #24
 800c9ca:	4611      	mov	r1, r2
 800c9cc:	4618      	mov	r0, r3
 800c9ce:	f00d f84a 	bl	8019a66 <sys_arch_mbox_tryfetch>
 800c9d2:	4603      	mov	r3, r0
 800c9d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c9d8:	d11f      	bne.n	800ca1a <netconn_recv_data+0xfe>
      err_t err;
      NETCONN_MBOX_WAITING_DEC(conn);
      err = netconn_err(conn);
 800c9da:	68f8      	ldr	r0, [r7, #12]
 800c9dc:	f000 f9ff 	bl	800cdde <netconn_err>
 800c9e0:	4603      	mov	r3, r0
 800c9e2:	777b      	strb	r3, [r7, #29]
      if (err != ERR_OK) {
 800c9e4:	f997 301d 	ldrsb.w	r3, [r7, #29]
 800c9e8:	2b00      	cmp	r3, #0
 800c9ea:	d002      	beq.n	800c9f2 <netconn_recv_data+0xd6>
        /* return pending error */
        return err;
 800c9ec:	f997 301d 	ldrsb.w	r3, [r7, #29]
 800c9f0:	e04d      	b.n	800ca8e <netconn_recv_data+0x172>
      }
      if (conn->flags & NETCONN_FLAG_MBOXCLOSED) {
 800c9f2:	68fb      	ldr	r3, [r7, #12]
 800c9f4:	7f1b      	ldrb	r3, [r3, #28]
 800c9f6:	f003 0301 	and.w	r3, r3, #1
 800c9fa:	2b00      	cmp	r3, #0
 800c9fc:	d002      	beq.n	800ca04 <netconn_recv_data+0xe8>
        return ERR_CONN;
 800c9fe:	f06f 030a 	mvn.w	r3, #10
 800ca02:	e044      	b.n	800ca8e <netconn_recv_data+0x172>
      }
      return ERR_WOULDBLOCK;
 800ca04:	f06f 0306 	mvn.w	r3, #6
 800ca08:	e041      	b.n	800ca8e <netconn_recv_data+0x172>
    if (sys_arch_mbox_fetch(&conn->recvmbox, &buf, conn->recv_timeout) == SYS_ARCH_TIMEOUT) {
      NETCONN_MBOX_WAITING_DEC(conn);
      return ERR_TIMEOUT;
    }
#else
    sys_arch_mbox_fetch(&conn->recvmbox, &buf, 0);
 800ca0a:	68fb      	ldr	r3, [r7, #12]
 800ca0c:	3310      	adds	r3, #16
 800ca0e:	f107 0118 	add.w	r1, r7, #24
 800ca12:	2200      	movs	r2, #0
 800ca14:	4618      	mov	r0, r3
 800ca16:	f00c ffe7 	bl	80199e8 <sys_arch_mbox_fetch>
  }
#endif

#if LWIP_TCP
#if (LWIP_UDP || LWIP_RAW)
  if (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP)
 800ca1a:	68fb      	ldr	r3, [r7, #12]
 800ca1c:	781b      	ldrb	r3, [r3, #0]
 800ca1e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800ca22:	2b10      	cmp	r3, #16
 800ca24:	d117      	bne.n	800ca56 <netconn_recv_data+0x13a>
#endif /* (LWIP_UDP || LWIP_RAW) */
  {
    err_t err;
    /* Check if this is an error message or a pbuf */
    if (lwip_netconn_is_err_msg(buf, &err)) {
 800ca26:	69bb      	ldr	r3, [r7, #24]
 800ca28:	f107 0217 	add.w	r2, r7, #23
 800ca2c:	4611      	mov	r1, r2
 800ca2e:	4618      	mov	r0, r3
 800ca30:	f000 fa22 	bl	800ce78 <lwip_netconn_is_err_msg>
 800ca34:	4603      	mov	r3, r0
 800ca36:	2b00      	cmp	r3, #0
 800ca38:	d009      	beq.n	800ca4e <netconn_recv_data+0x132>
      /* new_buf has been zeroed above already */
      if (err == ERR_CLSD) {
 800ca3a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800ca3e:	f113 0f0f 	cmn.w	r3, #15
 800ca42:	d101      	bne.n	800ca48 <netconn_recv_data+0x12c>
        /* connection closed translates to ERR_OK with *new_buf == NULL */
        return ERR_OK;
 800ca44:	2300      	movs	r3, #0
 800ca46:	e022      	b.n	800ca8e <netconn_recv_data+0x172>
      }
      return err;
 800ca48:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800ca4c:	e01f      	b.n	800ca8e <netconn_recv_data+0x172>
    }
    len = ((struct pbuf *)buf)->tot_len;
 800ca4e:	69bb      	ldr	r3, [r7, #24]
 800ca50:	891b      	ldrh	r3, [r3, #8]
 800ca52:	83fb      	strh	r3, [r7, #30]
 800ca54:	e00d      	b.n	800ca72 <netconn_recv_data+0x156>
#if LWIP_TCP && (LWIP_UDP || LWIP_RAW)
  else
#endif /* LWIP_TCP && (LWIP_UDP || LWIP_RAW) */
#if (LWIP_UDP || LWIP_RAW)
  {
    LWIP_ASSERT("buf != NULL", buf != NULL);
 800ca56:	69bb      	ldr	r3, [r7, #24]
 800ca58:	2b00      	cmp	r3, #0
 800ca5a:	d106      	bne.n	800ca6a <netconn_recv_data+0x14e>
 800ca5c:	4b0e      	ldr	r3, [pc, #56]	; (800ca98 <netconn_recv_data+0x17c>)
 800ca5e:	f240 2291 	movw	r2, #657	; 0x291
 800ca62:	4911      	ldr	r1, [pc, #68]	; (800caa8 <netconn_recv_data+0x18c>)
 800ca64:	480e      	ldr	r0, [pc, #56]	; (800caa0 <netconn_recv_data+0x184>)
 800ca66:	f00e f95f 	bl	801ad28 <iprintf>
    len = netbuf_len((struct netbuf *)buf);
 800ca6a:	69bb      	ldr	r3, [r7, #24]
 800ca6c:	681b      	ldr	r3, [r3, #0]
 800ca6e:	891b      	ldrh	r3, [r3, #8]
 800ca70:	83fb      	strh	r3, [r7, #30]

#if LWIP_SO_RCVBUF
  SYS_ARCH_DEC(conn->recv_avail, len);
#endif /* LWIP_SO_RCVBUF */
  /* Register event with callback */
  API_EVENT(conn, NETCONN_EVT_RCVMINUS, len);
 800ca72:	68fb      	ldr	r3, [r7, #12]
 800ca74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ca76:	2b00      	cmp	r3, #0
 800ca78:	d005      	beq.n	800ca86 <netconn_recv_data+0x16a>
 800ca7a:	68fb      	ldr	r3, [r7, #12]
 800ca7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ca7e:	8bfa      	ldrh	r2, [r7, #30]
 800ca80:	2101      	movs	r1, #1
 800ca82:	68f8      	ldr	r0, [r7, #12]
 800ca84:	4798      	blx	r3

  LWIP_DEBUGF(API_LIB_DEBUG, ("netconn_recv_data: received %p, len=%"U16_F"\n", buf, len));

  *new_buf = buf;
 800ca86:	69ba      	ldr	r2, [r7, #24]
 800ca88:	68bb      	ldr	r3, [r7, #8]
 800ca8a:	601a      	str	r2, [r3, #0]
  /* don't set conn->last_err: it's only ERR_OK, anyway */
  return ERR_OK;
 800ca8c:	2300      	movs	r3, #0
}
 800ca8e:	4618      	mov	r0, r3
 800ca90:	3720      	adds	r7, #32
 800ca92:	46bd      	mov	sp, r7
 800ca94:	bd80      	pop	{r7, pc}
 800ca96:	bf00      	nop
 800ca98:	0801f700 	.word	0x0801f700
 800ca9c:	0801f918 	.word	0x0801f918
 800caa0:	0801f758 	.word	0x0801f758
 800caa4:	0801f938 	.word	0x0801f938
 800caa8:	0801f954 	.word	0x0801f954

0800caac <netconn_tcp_recvd_msg>:

#if LWIP_TCP
static err_t
netconn_tcp_recvd_msg(struct netconn *conn, size_t len, struct api_msg *msg)
{
 800caac:	b580      	push	{r7, lr}
 800caae:	b084      	sub	sp, #16
 800cab0:	af00      	add	r7, sp, #0
 800cab2:	60f8      	str	r0, [r7, #12]
 800cab4:	60b9      	str	r1, [r7, #8]
 800cab6:	607a      	str	r2, [r7, #4]
  LWIP_ERROR("netconn_recv_tcp_pbuf: invalid conn", (conn != NULL) &&
 800cab8:	68fb      	ldr	r3, [r7, #12]
 800caba:	2b00      	cmp	r3, #0
 800cabc:	d005      	beq.n	800caca <netconn_tcp_recvd_msg+0x1e>
 800cabe:	68fb      	ldr	r3, [r7, #12]
 800cac0:	781b      	ldrb	r3, [r3, #0]
 800cac2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800cac6:	2b10      	cmp	r3, #16
 800cac8:	d009      	beq.n	800cade <netconn_tcp_recvd_msg+0x32>
 800caca:	4b0c      	ldr	r3, [pc, #48]	; (800cafc <netconn_tcp_recvd_msg+0x50>)
 800cacc:	f44f 722a 	mov.w	r2, #680	; 0x2a8
 800cad0:	490b      	ldr	r1, [pc, #44]	; (800cb00 <netconn_tcp_recvd_msg+0x54>)
 800cad2:	480c      	ldr	r0, [pc, #48]	; (800cb04 <netconn_tcp_recvd_msg+0x58>)
 800cad4:	f00e f928 	bl	801ad28 <iprintf>
 800cad8:	f06f 030f 	mvn.w	r3, #15
 800cadc:	e00a      	b.n	800caf4 <netconn_tcp_recvd_msg+0x48>
             NETCONNTYPE_GROUP(netconn_type(conn)) == NETCONN_TCP, return ERR_ARG;);

  msg->conn = conn;
 800cade:	687b      	ldr	r3, [r7, #4]
 800cae0:	68fa      	ldr	r2, [r7, #12]
 800cae2:	601a      	str	r2, [r3, #0]
  msg->msg.r.len = len;
 800cae4:	687b      	ldr	r3, [r7, #4]
 800cae6:	68ba      	ldr	r2, [r7, #8]
 800cae8:	609a      	str	r2, [r3, #8]

  return netconn_apimsg(lwip_netconn_do_recv, msg);
 800caea:	6879      	ldr	r1, [r7, #4]
 800caec:	4806      	ldr	r0, [pc, #24]	; (800cb08 <netconn_tcp_recvd_msg+0x5c>)
 800caee:	f7ff fe06 	bl	800c6fe <netconn_apimsg>
 800caf2:	4603      	mov	r3, r0
}
 800caf4:	4618      	mov	r0, r3
 800caf6:	3710      	adds	r7, #16
 800caf8:	46bd      	mov	sp, r7
 800cafa:	bd80      	pop	{r7, pc}
 800cafc:	0801f700 	.word	0x0801f700
 800cb00:	0801f960 	.word	0x0801f960
 800cb04:	0801f758 	.word	0x0801f758
 800cb08:	0800df99 	.word	0x0800df99

0800cb0c <netconn_recv_data_tcp>:
  return err;
}

static err_t
netconn_recv_data_tcp(struct netconn *conn, struct pbuf **new_buf, u8_t apiflags)
{
 800cb0c:	b580      	push	{r7, lr}
 800cb0e:	b090      	sub	sp, #64	; 0x40
 800cb10:	af00      	add	r7, sp, #0
 800cb12:	60f8      	str	r0, [r7, #12]
 800cb14:	60b9      	str	r1, [r7, #8]
 800cb16:	4613      	mov	r3, r2
 800cb18:	71fb      	strb	r3, [r7, #7]
  API_MSG_VAR_DECLARE(msg);
#if LWIP_MPU_COMPATIBLE
  msg = NULL;
#endif

  if (!NETCONN_RECVMBOX_WAITABLE(conn)) {
 800cb1a:	68fb      	ldr	r3, [r7, #12]
 800cb1c:	3310      	adds	r3, #16
 800cb1e:	4618      	mov	r0, r3
 800cb20:	f00c ffbd 	bl	8019a9e <sys_mbox_valid>
 800cb24:	4603      	mov	r3, r0
 800cb26:	2b00      	cmp	r3, #0
 800cb28:	d102      	bne.n	800cb30 <netconn_recv_data_tcp+0x24>
    /* This only happens when calling this function more than once *after* receiving FIN */
    return ERR_CONN;
 800cb2a:	f06f 030a 	mvn.w	r3, #10
 800cb2e:	e06d      	b.n	800cc0c <netconn_recv_data_tcp+0x100>
  }
  if (netconn_is_flag_set(conn, NETCONN_FIN_RX_PENDING)) {
 800cb30:	68fb      	ldr	r3, [r7, #12]
 800cb32:	7f1b      	ldrb	r3, [r3, #28]
 800cb34:	b25b      	sxtb	r3, r3
 800cb36:	2b00      	cmp	r3, #0
 800cb38:	da07      	bge.n	800cb4a <netconn_recv_data_tcp+0x3e>
    netconn_clear_flags(conn, NETCONN_FIN_RX_PENDING);
 800cb3a:	68fb      	ldr	r3, [r7, #12]
 800cb3c:	7f1b      	ldrb	r3, [r3, #28]
 800cb3e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cb42:	b2da      	uxtb	r2, r3
 800cb44:	68fb      	ldr	r3, [r7, #12]
 800cb46:	771a      	strb	r2, [r3, #28]
    goto handle_fin;
 800cb48:	e039      	b.n	800cbbe <netconn_recv_data_tcp+0xb2>
    /* need to allocate API message here so empty message pool does not result in event loss
      * see bug #47512: MPU_COMPATIBLE may fail on empty pool */
    API_MSG_VAR_ALLOC(msg);
  }

  err = netconn_recv_data(conn, (void **)new_buf, apiflags);
 800cb4a:	79fb      	ldrb	r3, [r7, #7]
 800cb4c:	461a      	mov	r2, r3
 800cb4e:	68b9      	ldr	r1, [r7, #8]
 800cb50:	68f8      	ldr	r0, [r7, #12]
 800cb52:	f7ff fee3 	bl	800c91c <netconn_recv_data>
 800cb56:	4603      	mov	r3, r0
 800cb58:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  if (err != ERR_OK) {
 800cb5c:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800cb60:	2b00      	cmp	r3, #0
 800cb62:	d002      	beq.n	800cb6a <netconn_recv_data_tcp+0x5e>
    if (!(apiflags & NETCONN_NOAUTORCVD)) {
      API_MSG_VAR_FREE(msg);
    }
    return err;
 800cb64:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800cb68:	e050      	b.n	800cc0c <netconn_recv_data_tcp+0x100>
  }
  buf = *new_buf;
 800cb6a:	68bb      	ldr	r3, [r7, #8]
 800cb6c:	681b      	ldr	r3, [r3, #0]
 800cb6e:	63bb      	str	r3, [r7, #56]	; 0x38
  if (!(apiflags & NETCONN_NOAUTORCVD)) {
 800cb70:	79fb      	ldrb	r3, [r7, #7]
 800cb72:	f003 0308 	and.w	r3, r3, #8
 800cb76:	2b00      	cmp	r3, #0
 800cb78:	d10e      	bne.n	800cb98 <netconn_recv_data_tcp+0x8c>
    /* Let the stack know that we have taken the data. */
    u16_t len = buf ? buf->tot_len : 1;
 800cb7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cb7c:	2b00      	cmp	r3, #0
 800cb7e:	d002      	beq.n	800cb86 <netconn_recv_data_tcp+0x7a>
 800cb80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cb82:	891b      	ldrh	r3, [r3, #8]
 800cb84:	e000      	b.n	800cb88 <netconn_recv_data_tcp+0x7c>
 800cb86:	2301      	movs	r3, #1
 800cb88:	86fb      	strh	r3, [r7, #54]	; 0x36
    /* don't care for the return value of lwip_netconn_do_recv */
    /* @todo: this should really be fixed, e.g. by retrying in poll on error */
    netconn_tcp_recvd_msg(conn, len,  &API_VAR_REF(msg));
 800cb8a:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800cb8c:	f107 0214 	add.w	r2, r7, #20
 800cb90:	4619      	mov	r1, r3
 800cb92:	68f8      	ldr	r0, [r7, #12]
 800cb94:	f7ff ff8a 	bl	800caac <netconn_tcp_recvd_msg>
    API_MSG_VAR_FREE(msg);
  }

  /* If we are closed, we indicate that we no longer wish to use the socket */
  if (buf == NULL) {
 800cb98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cb9a:	2b00      	cmp	r3, #0
 800cb9c:	d134      	bne.n	800cc08 <netconn_recv_data_tcp+0xfc>
    if (apiflags & NETCONN_NOFIN) {
 800cb9e:	79fb      	ldrb	r3, [r7, #7]
 800cba0:	f003 0310 	and.w	r3, r3, #16
 800cba4:	2b00      	cmp	r3, #0
 800cba6:	d009      	beq.n	800cbbc <netconn_recv_data_tcp+0xb0>
      /* received a FIN but the caller cannot handle it right now:
         re-enqueue it and return "no data" */
      netconn_set_flags(conn, NETCONN_FIN_RX_PENDING);
 800cba8:	68fb      	ldr	r3, [r7, #12]
 800cbaa:	7f1b      	ldrb	r3, [r3, #28]
 800cbac:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800cbb0:	b2da      	uxtb	r2, r3
 800cbb2:	68fb      	ldr	r3, [r7, #12]
 800cbb4:	771a      	strb	r2, [r3, #28]
      return ERR_WOULDBLOCK;
 800cbb6:	f06f 0306 	mvn.w	r3, #6
 800cbba:	e027      	b.n	800cc0c <netconn_recv_data_tcp+0x100>
    } else {
handle_fin:
 800cbbc:	bf00      	nop
      API_EVENT(conn, NETCONN_EVT_RCVMINUS, 0);
 800cbbe:	68fb      	ldr	r3, [r7, #12]
 800cbc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cbc2:	2b00      	cmp	r3, #0
 800cbc4:	d005      	beq.n	800cbd2 <netconn_recv_data_tcp+0xc6>
 800cbc6:	68fb      	ldr	r3, [r7, #12]
 800cbc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cbca:	2200      	movs	r2, #0
 800cbcc:	2101      	movs	r1, #1
 800cbce:	68f8      	ldr	r0, [r7, #12]
 800cbd0:	4798      	blx	r3
      if (conn->pcb.ip == NULL) {
 800cbd2:	68fb      	ldr	r3, [r7, #12]
 800cbd4:	685b      	ldr	r3, [r3, #4]
 800cbd6:	2b00      	cmp	r3, #0
 800cbd8:	d10f      	bne.n	800cbfa <netconn_recv_data_tcp+0xee>
        /* race condition: RST during recv */
        err = netconn_err(conn);
 800cbda:	68f8      	ldr	r0, [r7, #12]
 800cbdc:	f000 f8ff 	bl	800cdde <netconn_err>
 800cbe0:	4603      	mov	r3, r0
 800cbe2:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
        if (err != ERR_OK) {
 800cbe6:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800cbea:	2b00      	cmp	r3, #0
 800cbec:	d002      	beq.n	800cbf4 <netconn_recv_data_tcp+0xe8>
          return err;
 800cbee:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800cbf2:	e00b      	b.n	800cc0c <netconn_recv_data_tcp+0x100>
        }
        return ERR_RST;
 800cbf4:	f06f 030d 	mvn.w	r3, #13
 800cbf8:	e008      	b.n	800cc0c <netconn_recv_data_tcp+0x100>
      }
      /* RX side is closed, so deallocate the recvmbox */
      netconn_close_shutdown(conn, NETCONN_SHUT_RD);
 800cbfa:	2101      	movs	r1, #1
 800cbfc:	68f8      	ldr	r0, [r7, #12]
 800cbfe:	f000 f8b1 	bl	800cd64 <netconn_close_shutdown>
      /* Don' store ERR_CLSD as conn->err since we are only half-closed */
      return ERR_CLSD;
 800cc02:	f06f 030e 	mvn.w	r3, #14
 800cc06:	e001      	b.n	800cc0c <netconn_recv_data_tcp+0x100>
    }
  }
  return err;
 800cc08:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
}
 800cc0c:	4618      	mov	r0, r3
 800cc0e:	3740      	adds	r7, #64	; 0x40
 800cc10:	46bd      	mov	sp, r7
 800cc12:	bd80      	pop	{r7, pc}

0800cc14 <netconn_recv>:
 * @return ERR_OK if data has been received, an error code otherwise (timeout,
 *                memory error or another error)
 */
err_t
netconn_recv(struct netconn *conn, struct netbuf **new_buf)
{
 800cc14:	b580      	push	{r7, lr}
 800cc16:	b086      	sub	sp, #24
 800cc18:	af00      	add	r7, sp, #0
 800cc1a:	6078      	str	r0, [r7, #4]
 800cc1c:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  struct netbuf *buf = NULL;
 800cc1e:	2300      	movs	r3, #0
 800cc20:	617b      	str	r3, [r7, #20]
  err_t err;
#endif /* LWIP_TCP */

  LWIP_ERROR("netconn_recv: invalid pointer", (new_buf != NULL), return ERR_ARG;);
 800cc22:	683b      	ldr	r3, [r7, #0]
 800cc24:	2b00      	cmp	r3, #0
 800cc26:	d109      	bne.n	800cc3c <netconn_recv+0x28>
 800cc28:	4b32      	ldr	r3, [pc, #200]	; (800ccf4 <netconn_recv+0xe0>)
 800cc2a:	f240 3263 	movw	r2, #867	; 0x363
 800cc2e:	4932      	ldr	r1, [pc, #200]	; (800ccf8 <netconn_recv+0xe4>)
 800cc30:	4832      	ldr	r0, [pc, #200]	; (800ccfc <netconn_recv+0xe8>)
 800cc32:	f00e f879 	bl	801ad28 <iprintf>
 800cc36:	f06f 030f 	mvn.w	r3, #15
 800cc3a:	e056      	b.n	800ccea <netconn_recv+0xd6>
  *new_buf = NULL;
 800cc3c:	683b      	ldr	r3, [r7, #0]
 800cc3e:	2200      	movs	r2, #0
 800cc40:	601a      	str	r2, [r3, #0]
  LWIP_ERROR("netconn_recv: invalid conn",    (conn != NULL),    return ERR_ARG;);
 800cc42:	687b      	ldr	r3, [r7, #4]
 800cc44:	2b00      	cmp	r3, #0
 800cc46:	d109      	bne.n	800cc5c <netconn_recv+0x48>
 800cc48:	4b2a      	ldr	r3, [pc, #168]	; (800ccf4 <netconn_recv+0xe0>)
 800cc4a:	f240 3265 	movw	r2, #869	; 0x365
 800cc4e:	492c      	ldr	r1, [pc, #176]	; (800cd00 <netconn_recv+0xec>)
 800cc50:	482a      	ldr	r0, [pc, #168]	; (800ccfc <netconn_recv+0xe8>)
 800cc52:	f00e f869 	bl	801ad28 <iprintf>
 800cc56:	f06f 030f 	mvn.w	r3, #15
 800cc5a:	e046      	b.n	800ccea <netconn_recv+0xd6>

#if LWIP_TCP
#if (LWIP_UDP || LWIP_RAW)
  if (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP)
 800cc5c:	687b      	ldr	r3, [r7, #4]
 800cc5e:	781b      	ldrb	r3, [r3, #0]
 800cc60:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800cc64:	2b10      	cmp	r3, #16
 800cc66:	d13a      	bne.n	800ccde <netconn_recv+0xca>
#endif /* (LWIP_UDP || LWIP_RAW) */
  {
    struct pbuf *p = NULL;
 800cc68:	2300      	movs	r3, #0
 800cc6a:	60fb      	str	r3, [r7, #12]
    /* This is not a listening netconn, since recvmbox is set */

    buf = (struct netbuf *)memp_malloc(MEMP_NETBUF);
 800cc6c:	2006      	movs	r0, #6
 800cc6e:	f002 fb83 	bl	800f378 <memp_malloc>
 800cc72:	6178      	str	r0, [r7, #20]
    if (buf == NULL) {
 800cc74:	697b      	ldr	r3, [r7, #20]
 800cc76:	2b00      	cmp	r3, #0
 800cc78:	d102      	bne.n	800cc80 <netconn_recv+0x6c>
      return ERR_MEM;
 800cc7a:	f04f 33ff 	mov.w	r3, #4294967295
 800cc7e:	e034      	b.n	800ccea <netconn_recv+0xd6>
    }

    err = netconn_recv_data_tcp(conn, &p, 0);
 800cc80:	f107 030c 	add.w	r3, r7, #12
 800cc84:	2200      	movs	r2, #0
 800cc86:	4619      	mov	r1, r3
 800cc88:	6878      	ldr	r0, [r7, #4]
 800cc8a:	f7ff ff3f 	bl	800cb0c <netconn_recv_data_tcp>
 800cc8e:	4603      	mov	r3, r0
 800cc90:	74fb      	strb	r3, [r7, #19]
    if (err != ERR_OK) {
 800cc92:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800cc96:	2b00      	cmp	r3, #0
 800cc98:	d006      	beq.n	800cca8 <netconn_recv+0x94>
      memp_free(MEMP_NETBUF, buf);
 800cc9a:	6979      	ldr	r1, [r7, #20]
 800cc9c:	2006      	movs	r0, #6
 800cc9e:	f002 fbbd 	bl	800f41c <memp_free>
      return err;
 800cca2:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800cca6:	e020      	b.n	800ccea <netconn_recv+0xd6>
    }
    LWIP_ASSERT("p != NULL", p != NULL);
 800cca8:	68fb      	ldr	r3, [r7, #12]
 800ccaa:	2b00      	cmp	r3, #0
 800ccac:	d106      	bne.n	800ccbc <netconn_recv+0xa8>
 800ccae:	4b11      	ldr	r3, [pc, #68]	; (800ccf4 <netconn_recv+0xe0>)
 800ccb0:	f240 3279 	movw	r2, #889	; 0x379
 800ccb4:	4913      	ldr	r1, [pc, #76]	; (800cd04 <netconn_recv+0xf0>)
 800ccb6:	4811      	ldr	r0, [pc, #68]	; (800ccfc <netconn_recv+0xe8>)
 800ccb8:	f00e f836 	bl	801ad28 <iprintf>

    buf->p = p;
 800ccbc:	68fa      	ldr	r2, [r7, #12]
 800ccbe:	697b      	ldr	r3, [r7, #20]
 800ccc0:	601a      	str	r2, [r3, #0]
    buf->ptr = p;
 800ccc2:	68fa      	ldr	r2, [r7, #12]
 800ccc4:	697b      	ldr	r3, [r7, #20]
 800ccc6:	605a      	str	r2, [r3, #4]
    buf->port = 0;
 800ccc8:	697b      	ldr	r3, [r7, #20]
 800ccca:	2200      	movs	r2, #0
 800cccc:	819a      	strh	r2, [r3, #12]
    ip_addr_set_zero(&buf->addr);
 800ccce:	697b      	ldr	r3, [r7, #20]
 800ccd0:	2200      	movs	r2, #0
 800ccd2:	609a      	str	r2, [r3, #8]
    *new_buf = buf;
 800ccd4:	683b      	ldr	r3, [r7, #0]
 800ccd6:	697a      	ldr	r2, [r7, #20]
 800ccd8:	601a      	str	r2, [r3, #0]
    /* don't set conn->last_err: it's only ERR_OK, anyway */
    return ERR_OK;
 800ccda:	2300      	movs	r3, #0
 800ccdc:	e005      	b.n	800ccea <netconn_recv+0xd6>
#if LWIP_TCP && (LWIP_UDP || LWIP_RAW)
  else
#endif /* LWIP_TCP && (LWIP_UDP || LWIP_RAW) */
  {
#if (LWIP_UDP || LWIP_RAW)
    return netconn_recv_data(conn, (void **)new_buf, 0);
 800ccde:	2200      	movs	r2, #0
 800cce0:	6839      	ldr	r1, [r7, #0]
 800cce2:	6878      	ldr	r0, [r7, #4]
 800cce4:	f7ff fe1a 	bl	800c91c <netconn_recv_data>
 800cce8:	4603      	mov	r3, r0
#endif /* (LWIP_UDP || LWIP_RAW) */
  }
}
 800ccea:	4618      	mov	r0, r3
 800ccec:	3718      	adds	r7, #24
 800ccee:	46bd      	mov	sp, r7
 800ccf0:	bd80      	pop	{r7, pc}
 800ccf2:	bf00      	nop
 800ccf4:	0801f700 	.word	0x0801f700
 800ccf8:	0801f918 	.word	0x0801f918
 800ccfc:	0801f758 	.word	0x0801f758
 800cd00:	0801f938 	.word	0x0801f938
 800cd04:	0801f9b0 	.word	0x0801f9b0

0800cd08 <netconn_send>:
 * @param buf a netbuf containing the data to send
 * @return ERR_OK if data was sent, any other err_t on error
 */
err_t
netconn_send(struct netconn *conn, struct netbuf *buf)
{
 800cd08:	b580      	push	{r7, lr}
 800cd0a:	b08c      	sub	sp, #48	; 0x30
 800cd0c:	af00      	add	r7, sp, #0
 800cd0e:	6078      	str	r0, [r7, #4]
 800cd10:	6039      	str	r1, [r7, #0]
  API_MSG_VAR_DECLARE(msg);
  err_t err;

  LWIP_ERROR("netconn_send: invalid conn",  (conn != NULL), return ERR_ARG;);
 800cd12:	687b      	ldr	r3, [r7, #4]
 800cd14:	2b00      	cmp	r3, #0
 800cd16:	d109      	bne.n	800cd2c <netconn_send+0x24>
 800cd18:	4b0e      	ldr	r3, [pc, #56]	; (800cd54 <netconn_send+0x4c>)
 800cd1a:	f240 32b2 	movw	r2, #946	; 0x3b2
 800cd1e:	490e      	ldr	r1, [pc, #56]	; (800cd58 <netconn_send+0x50>)
 800cd20:	480e      	ldr	r0, [pc, #56]	; (800cd5c <netconn_send+0x54>)
 800cd22:	f00e f801 	bl	801ad28 <iprintf>
 800cd26:	f06f 030f 	mvn.w	r3, #15
 800cd2a:	e00e      	b.n	800cd4a <netconn_send+0x42>

  LWIP_DEBUGF(API_LIB_DEBUG, ("netconn_send: sending %"U16_F" bytes\n", buf->p->tot_len));

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800cd2c:	687b      	ldr	r3, [r7, #4]
 800cd2e:	60fb      	str	r3, [r7, #12]
  API_MSG_VAR_REF(msg).msg.b = buf;
 800cd30:	683b      	ldr	r3, [r7, #0]
 800cd32:	617b      	str	r3, [r7, #20]
  err = netconn_apimsg(lwip_netconn_do_send, &API_MSG_VAR_REF(msg));
 800cd34:	f107 030c 	add.w	r3, r7, #12
 800cd38:	4619      	mov	r1, r3
 800cd3a:	4809      	ldr	r0, [pc, #36]	; (800cd60 <netconn_send+0x58>)
 800cd3c:	f7ff fcdf 	bl	800c6fe <netconn_apimsg>
 800cd40:	4603      	mov	r3, r0
 800cd42:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  API_MSG_VAR_FREE(msg);

  return err;
 800cd46:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800cd4a:	4618      	mov	r0, r3
 800cd4c:	3730      	adds	r7, #48	; 0x30
 800cd4e:	46bd      	mov	sp, r7
 800cd50:	bd80      	pop	{r7, pc}
 800cd52:	bf00      	nop
 800cd54:	0801f700 	.word	0x0801f700
 800cd58:	0801f9bc 	.word	0x0801f9bc
 800cd5c:	0801f758 	.word	0x0801f758
 800cd60:	0800defd 	.word	0x0800defd

0800cd64 <netconn_close_shutdown>:
 * @param how fully close or only shutdown one side?
 * @return ERR_OK if the netconn was closed, any other err_t on error
 */
static err_t
netconn_close_shutdown(struct netconn *conn, u8_t how)
{
 800cd64:	b580      	push	{r7, lr}
 800cd66:	b08c      	sub	sp, #48	; 0x30
 800cd68:	af00      	add	r7, sp, #0
 800cd6a:	6078      	str	r0, [r7, #4]
 800cd6c:	460b      	mov	r3, r1
 800cd6e:	70fb      	strb	r3, [r7, #3]
  API_MSG_VAR_DECLARE(msg);
  err_t err;
  LWIP_UNUSED_ARG(how);

  LWIP_ERROR("netconn_close: invalid conn",  (conn != NULL), return ERR_ARG;);
 800cd70:	687b      	ldr	r3, [r7, #4]
 800cd72:	2b00      	cmp	r3, #0
 800cd74:	d109      	bne.n	800cd8a <netconn_close_shutdown+0x26>
 800cd76:	4b0f      	ldr	r3, [pc, #60]	; (800cdb4 <netconn_close_shutdown+0x50>)
 800cd78:	f240 4247 	movw	r2, #1095	; 0x447
 800cd7c:	490e      	ldr	r1, [pc, #56]	; (800cdb8 <netconn_close_shutdown+0x54>)
 800cd7e:	480f      	ldr	r0, [pc, #60]	; (800cdbc <netconn_close_shutdown+0x58>)
 800cd80:	f00d ffd2 	bl	801ad28 <iprintf>
 800cd84:	f06f 030f 	mvn.w	r3, #15
 800cd88:	e010      	b.n	800cdac <netconn_close_shutdown+0x48>

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800cd8a:	687b      	ldr	r3, [r7, #4]
 800cd8c:	60fb      	str	r3, [r7, #12]
#if LWIP_TCP
  /* shutting down both ends is the same as closing */
  API_MSG_VAR_REF(msg).msg.sd.shut = how;
 800cd8e:	78fb      	ldrb	r3, [r7, #3]
 800cd90:	753b      	strb	r3, [r7, #20]
#if LWIP_SO_SNDTIMEO || LWIP_SO_LINGER
  /* get the time we started, which is later compared to
     sys_now() + conn->send_timeout */
  API_MSG_VAR_REF(msg).msg.sd.time_started = sys_now();
#else /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
  API_MSG_VAR_REF(msg).msg.sd.polls_left =
 800cd92:	2329      	movs	r3, #41	; 0x29
 800cd94:	757b      	strb	r3, [r7, #21]
    ((LWIP_TCP_CLOSE_TIMEOUT_MS_DEFAULT + TCP_SLOW_INTERVAL - 1) / TCP_SLOW_INTERVAL) + 1;
#endif /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
#endif /* LWIP_TCP */
  err = netconn_apimsg(lwip_netconn_do_close, &API_MSG_VAR_REF(msg));
 800cd96:	f107 030c 	add.w	r3, r7, #12
 800cd9a:	4619      	mov	r1, r3
 800cd9c:	4808      	ldr	r0, [pc, #32]	; (800cdc0 <netconn_close_shutdown+0x5c>)
 800cd9e:	f7ff fcae 	bl	800c6fe <netconn_apimsg>
 800cda2:	4603      	mov	r3, r0
 800cda4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  API_MSG_VAR_FREE(msg);

  return err;
 800cda8:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800cdac:	4618      	mov	r0, r3
 800cdae:	3730      	adds	r7, #48	; 0x30
 800cdb0:	46bd      	mov	sp, r7
 800cdb2:	bd80      	pop	{r7, pc}
 800cdb4:	0801f700 	.word	0x0801f700
 800cdb8:	0801fa3c 	.word	0x0801fa3c
 800cdbc:	0801f758 	.word	0x0801f758
 800cdc0:	0800e39d 	.word	0x0800e39d

0800cdc4 <netconn_close>:
 * @param conn the TCP netconn to close
 * @return ERR_OK if the netconn was closed, any other err_t on error
 */
err_t
netconn_close(struct netconn *conn)
{
 800cdc4:	b580      	push	{r7, lr}
 800cdc6:	b082      	sub	sp, #8
 800cdc8:	af00      	add	r7, sp, #0
 800cdca:	6078      	str	r0, [r7, #4]
  /* shutting down both ends is the same as closing */
  return netconn_close_shutdown(conn, NETCONN_SHUT_RDWR);
 800cdcc:	2103      	movs	r1, #3
 800cdce:	6878      	ldr	r0, [r7, #4]
 800cdd0:	f7ff ffc8 	bl	800cd64 <netconn_close_shutdown>
 800cdd4:	4603      	mov	r3, r0
}
 800cdd6:	4618      	mov	r0, r3
 800cdd8:	3708      	adds	r7, #8
 800cdda:	46bd      	mov	sp, r7
 800cddc:	bd80      	pop	{r7, pc}

0800cdde <netconn_err>:
 * @param conn the netconn to get the error from
 * @return and pending error or ERR_OK if no error was pending
 */
err_t
netconn_err(struct netconn *conn)
{
 800cdde:	b580      	push	{r7, lr}
 800cde0:	b084      	sub	sp, #16
 800cde2:	af00      	add	r7, sp, #0
 800cde4:	6078      	str	r0, [r7, #4]
  err_t err;
  SYS_ARCH_DECL_PROTECT(lev);
  if (conn == NULL) {
 800cde6:	687b      	ldr	r3, [r7, #4]
 800cde8:	2b00      	cmp	r3, #0
 800cdea:	d101      	bne.n	800cdf0 <netconn_err+0x12>
    return ERR_OK;
 800cdec:	2300      	movs	r3, #0
 800cdee:	e00d      	b.n	800ce0c <netconn_err+0x2e>
  }
  SYS_ARCH_PROTECT(lev);
 800cdf0:	f00c ff70 	bl	8019cd4 <sys_arch_protect>
 800cdf4:	60f8      	str	r0, [r7, #12]
  err = conn->pending_err;
 800cdf6:	687b      	ldr	r3, [r7, #4]
 800cdf8:	7a1b      	ldrb	r3, [r3, #8]
 800cdfa:	72fb      	strb	r3, [r7, #11]
  conn->pending_err = ERR_OK;
 800cdfc:	687b      	ldr	r3, [r7, #4]
 800cdfe:	2200      	movs	r2, #0
 800ce00:	721a      	strb	r2, [r3, #8]
  SYS_ARCH_UNPROTECT(lev);
 800ce02:	68f8      	ldr	r0, [r7, #12]
 800ce04:	f00c ff74 	bl	8019cf0 <sys_arch_unprotect>
  return err;
 800ce08:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 800ce0c:	4618      	mov	r0, r3
 800ce0e:	3710      	adds	r7, #16
 800ce10:	46bd      	mov	sp, r7
 800ce12:	bd80      	pop	{r7, pc}

0800ce14 <lwip_netconn_err_to_msg>:
const u8_t netconn_closed = 0;

/** Translate an error to a unique void* passed via an mbox */
static void *
lwip_netconn_err_to_msg(err_t err)
{
 800ce14:	b580      	push	{r7, lr}
 800ce16:	b082      	sub	sp, #8
 800ce18:	af00      	add	r7, sp, #0
 800ce1a:	4603      	mov	r3, r0
 800ce1c:	71fb      	strb	r3, [r7, #7]
  switch (err) {
 800ce1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ce22:	f113 0f0e 	cmn.w	r3, #14
 800ce26:	d008      	beq.n	800ce3a <lwip_netconn_err_to_msg+0x26>
 800ce28:	f113 0f0d 	cmn.w	r3, #13
 800ce2c:	d003      	beq.n	800ce36 <lwip_netconn_err_to_msg+0x22>
 800ce2e:	f113 0f0f 	cmn.w	r3, #15
 800ce32:	d004      	beq.n	800ce3e <lwip_netconn_err_to_msg+0x2a>
 800ce34:	e005      	b.n	800ce42 <lwip_netconn_err_to_msg+0x2e>
    case ERR_ABRT:
      return LWIP_CONST_CAST(void *, &netconn_aborted);
 800ce36:	4b0a      	ldr	r3, [pc, #40]	; (800ce60 <lwip_netconn_err_to_msg+0x4c>)
 800ce38:	e00e      	b.n	800ce58 <lwip_netconn_err_to_msg+0x44>
    case ERR_RST:
      return LWIP_CONST_CAST(void *, &netconn_reset);
 800ce3a:	4b0a      	ldr	r3, [pc, #40]	; (800ce64 <lwip_netconn_err_to_msg+0x50>)
 800ce3c:	e00c      	b.n	800ce58 <lwip_netconn_err_to_msg+0x44>
    case ERR_CLSD:
      return LWIP_CONST_CAST(void *, &netconn_closed);
 800ce3e:	4b0a      	ldr	r3, [pc, #40]	; (800ce68 <lwip_netconn_err_to_msg+0x54>)
 800ce40:	e00a      	b.n	800ce58 <lwip_netconn_err_to_msg+0x44>
    default:
      LWIP_ASSERT("unhandled error", err == ERR_OK);
 800ce42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ce46:	2b00      	cmp	r3, #0
 800ce48:	d005      	beq.n	800ce56 <lwip_netconn_err_to_msg+0x42>
 800ce4a:	4b08      	ldr	r3, [pc, #32]	; (800ce6c <lwip_netconn_err_to_msg+0x58>)
 800ce4c:	227d      	movs	r2, #125	; 0x7d
 800ce4e:	4908      	ldr	r1, [pc, #32]	; (800ce70 <lwip_netconn_err_to_msg+0x5c>)
 800ce50:	4808      	ldr	r0, [pc, #32]	; (800ce74 <lwip_netconn_err_to_msg+0x60>)
 800ce52:	f00d ff69 	bl	801ad28 <iprintf>
      return NULL;
 800ce56:	2300      	movs	r3, #0
  }
}
 800ce58:	4618      	mov	r0, r3
 800ce5a:	3708      	adds	r7, #8
 800ce5c:	46bd      	mov	sp, r7
 800ce5e:	bd80      	pop	{r7, pc}
 800ce60:	080243e8 	.word	0x080243e8
 800ce64:	080243e9 	.word	0x080243e9
 800ce68:	080243ea 	.word	0x080243ea
 800ce6c:	0801fa58 	.word	0x0801fa58
 800ce70:	0801fa8c 	.word	0x0801fa8c
 800ce74:	0801fa9c 	.word	0x0801fa9c

0800ce78 <lwip_netconn_is_err_msg>:

int
lwip_netconn_is_err_msg(void *msg, err_t *err)
{
 800ce78:	b580      	push	{r7, lr}
 800ce7a:	b082      	sub	sp, #8
 800ce7c:	af00      	add	r7, sp, #0
 800ce7e:	6078      	str	r0, [r7, #4]
 800ce80:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("err != NULL", err != NULL);
 800ce82:	683b      	ldr	r3, [r7, #0]
 800ce84:	2b00      	cmp	r3, #0
 800ce86:	d105      	bne.n	800ce94 <lwip_netconn_is_err_msg+0x1c>
 800ce88:	4b12      	ldr	r3, [pc, #72]	; (800ced4 <lwip_netconn_is_err_msg+0x5c>)
 800ce8a:	2285      	movs	r2, #133	; 0x85
 800ce8c:	4912      	ldr	r1, [pc, #72]	; (800ced8 <lwip_netconn_is_err_msg+0x60>)
 800ce8e:	4813      	ldr	r0, [pc, #76]	; (800cedc <lwip_netconn_is_err_msg+0x64>)
 800ce90:	f00d ff4a 	bl	801ad28 <iprintf>

  if (msg == &netconn_aborted) {
 800ce94:	687b      	ldr	r3, [r7, #4]
 800ce96:	4a12      	ldr	r2, [pc, #72]	; (800cee0 <lwip_netconn_is_err_msg+0x68>)
 800ce98:	4293      	cmp	r3, r2
 800ce9a:	d104      	bne.n	800cea6 <lwip_netconn_is_err_msg+0x2e>
    *err = ERR_ABRT;
 800ce9c:	683b      	ldr	r3, [r7, #0]
 800ce9e:	22f3      	movs	r2, #243	; 0xf3
 800cea0:	701a      	strb	r2, [r3, #0]
    return 1;
 800cea2:	2301      	movs	r3, #1
 800cea4:	e012      	b.n	800cecc <lwip_netconn_is_err_msg+0x54>
  } else if (msg == &netconn_reset) {
 800cea6:	687b      	ldr	r3, [r7, #4]
 800cea8:	4a0e      	ldr	r2, [pc, #56]	; (800cee4 <lwip_netconn_is_err_msg+0x6c>)
 800ceaa:	4293      	cmp	r3, r2
 800ceac:	d104      	bne.n	800ceb8 <lwip_netconn_is_err_msg+0x40>
    *err = ERR_RST;
 800ceae:	683b      	ldr	r3, [r7, #0]
 800ceb0:	22f2      	movs	r2, #242	; 0xf2
 800ceb2:	701a      	strb	r2, [r3, #0]
    return 1;
 800ceb4:	2301      	movs	r3, #1
 800ceb6:	e009      	b.n	800cecc <lwip_netconn_is_err_msg+0x54>
  } else if (msg == &netconn_closed) {
 800ceb8:	687b      	ldr	r3, [r7, #4]
 800ceba:	4a0b      	ldr	r2, [pc, #44]	; (800cee8 <lwip_netconn_is_err_msg+0x70>)
 800cebc:	4293      	cmp	r3, r2
 800cebe:	d104      	bne.n	800ceca <lwip_netconn_is_err_msg+0x52>
    *err = ERR_CLSD;
 800cec0:	683b      	ldr	r3, [r7, #0]
 800cec2:	22f1      	movs	r2, #241	; 0xf1
 800cec4:	701a      	strb	r2, [r3, #0]
    return 1;
 800cec6:	2301      	movs	r3, #1
 800cec8:	e000      	b.n	800cecc <lwip_netconn_is_err_msg+0x54>
  }
  return 0;
 800ceca:	2300      	movs	r3, #0
}
 800cecc:	4618      	mov	r0, r3
 800cece:	3708      	adds	r7, #8
 800ced0:	46bd      	mov	sp, r7
 800ced2:	bd80      	pop	{r7, pc}
 800ced4:	0801fa58 	.word	0x0801fa58
 800ced8:	0801fac4 	.word	0x0801fac4
 800cedc:	0801fa9c 	.word	0x0801fa9c
 800cee0:	080243e8 	.word	0x080243e8
 800cee4:	080243e9 	.word	0x080243e9
 800cee8:	080243ea 	.word	0x080243ea

0800ceec <recv_udp>:
 * @see udp.h (struct udp_pcb.recv) for parameters
 */
static void
recv_udp(void *arg, struct udp_pcb *pcb, struct pbuf *p,
         const ip_addr_t *addr, u16_t port)
{
 800ceec:	b580      	push	{r7, lr}
 800ceee:	b088      	sub	sp, #32
 800cef0:	af00      	add	r7, sp, #0
 800cef2:	60f8      	str	r0, [r7, #12]
 800cef4:	60b9      	str	r1, [r7, #8]
 800cef6:	607a      	str	r2, [r7, #4]
 800cef8:	603b      	str	r3, [r7, #0]
#if LWIP_SO_RCVBUF
  int recv_avail;
#endif /* LWIP_SO_RCVBUF */

  LWIP_UNUSED_ARG(pcb); /* only used for asserts... */
  LWIP_ASSERT("recv_udp must have a pcb argument", pcb != NULL);
 800cefa:	68bb      	ldr	r3, [r7, #8]
 800cefc:	2b00      	cmp	r3, #0
 800cefe:	d105      	bne.n	800cf0c <recv_udp+0x20>
 800cf00:	4b34      	ldr	r3, [pc, #208]	; (800cfd4 <recv_udp+0xe8>)
 800cf02:	22e5      	movs	r2, #229	; 0xe5
 800cf04:	4934      	ldr	r1, [pc, #208]	; (800cfd8 <recv_udp+0xec>)
 800cf06:	4835      	ldr	r0, [pc, #212]	; (800cfdc <recv_udp+0xf0>)
 800cf08:	f00d ff0e 	bl	801ad28 <iprintf>
  LWIP_ASSERT("recv_udp must have an argument", arg != NULL);
 800cf0c:	68fb      	ldr	r3, [r7, #12]
 800cf0e:	2b00      	cmp	r3, #0
 800cf10:	d105      	bne.n	800cf1e <recv_udp+0x32>
 800cf12:	4b30      	ldr	r3, [pc, #192]	; (800cfd4 <recv_udp+0xe8>)
 800cf14:	22e6      	movs	r2, #230	; 0xe6
 800cf16:	4932      	ldr	r1, [pc, #200]	; (800cfe0 <recv_udp+0xf4>)
 800cf18:	4830      	ldr	r0, [pc, #192]	; (800cfdc <recv_udp+0xf0>)
 800cf1a:	f00d ff05 	bl	801ad28 <iprintf>
  conn = (struct netconn *)arg;
 800cf1e:	68fb      	ldr	r3, [r7, #12]
 800cf20:	61fb      	str	r3, [r7, #28]

  if (conn == NULL) {
 800cf22:	69fb      	ldr	r3, [r7, #28]
 800cf24:	2b00      	cmp	r3, #0
 800cf26:	d103      	bne.n	800cf30 <recv_udp+0x44>
    pbuf_free(p);
 800cf28:	6878      	ldr	r0, [r7, #4]
 800cf2a:	f003 f89f 	bl	801006c <pbuf_free>
    return;
 800cf2e:	e04d      	b.n	800cfcc <recv_udp+0xe0>
  }

  LWIP_ASSERT("recv_udp: recv for wrong pcb!", conn->pcb.udp == pcb);
 800cf30:	69fb      	ldr	r3, [r7, #28]
 800cf32:	685b      	ldr	r3, [r3, #4]
 800cf34:	68ba      	ldr	r2, [r7, #8]
 800cf36:	429a      	cmp	r2, r3
 800cf38:	d005      	beq.n	800cf46 <recv_udp+0x5a>
 800cf3a:	4b26      	ldr	r3, [pc, #152]	; (800cfd4 <recv_udp+0xe8>)
 800cf3c:	22ee      	movs	r2, #238	; 0xee
 800cf3e:	4929      	ldr	r1, [pc, #164]	; (800cfe4 <recv_udp+0xf8>)
 800cf40:	4826      	ldr	r0, [pc, #152]	; (800cfdc <recv_udp+0xf0>)
 800cf42:	f00d fef1 	bl	801ad28 <iprintf>
#if LWIP_SO_RCVBUF
  SYS_ARCH_GET(conn->recv_avail, recv_avail);
  if (!NETCONN_MBOX_VALID(conn, &conn->recvmbox) ||
      ((recv_avail + (int)(p->tot_len)) > conn->recv_bufsize)) {
#else  /* LWIP_SO_RCVBUF */
  if (!NETCONN_MBOX_VALID(conn, &conn->recvmbox)) {
 800cf46:	69fb      	ldr	r3, [r7, #28]
 800cf48:	3310      	adds	r3, #16
 800cf4a:	4618      	mov	r0, r3
 800cf4c:	f00c fda7 	bl	8019a9e <sys_mbox_valid>
 800cf50:	4603      	mov	r3, r0
 800cf52:	2b00      	cmp	r3, #0
 800cf54:	d103      	bne.n	800cf5e <recv_udp+0x72>
#endif /* LWIP_SO_RCVBUF */
    pbuf_free(p);
 800cf56:	6878      	ldr	r0, [r7, #4]
 800cf58:	f003 f888 	bl	801006c <pbuf_free>
    return;
 800cf5c:	e036      	b.n	800cfcc <recv_udp+0xe0>
  }

  buf = (struct netbuf *)memp_malloc(MEMP_NETBUF);
 800cf5e:	2006      	movs	r0, #6
 800cf60:	f002 fa0a 	bl	800f378 <memp_malloc>
 800cf64:	61b8      	str	r0, [r7, #24]
  if (buf == NULL) {
 800cf66:	69bb      	ldr	r3, [r7, #24]
 800cf68:	2b00      	cmp	r3, #0
 800cf6a:	d103      	bne.n	800cf74 <recv_udp+0x88>
    pbuf_free(p);
 800cf6c:	6878      	ldr	r0, [r7, #4]
 800cf6e:	f003 f87d 	bl	801006c <pbuf_free>
    return;
 800cf72:	e02b      	b.n	800cfcc <recv_udp+0xe0>
  } else {
    buf->p = p;
 800cf74:	69bb      	ldr	r3, [r7, #24]
 800cf76:	687a      	ldr	r2, [r7, #4]
 800cf78:	601a      	str	r2, [r3, #0]
    buf->ptr = p;
 800cf7a:	69bb      	ldr	r3, [r7, #24]
 800cf7c:	687a      	ldr	r2, [r7, #4]
 800cf7e:	605a      	str	r2, [r3, #4]
    ip_addr_set(&buf->addr, addr);
 800cf80:	683b      	ldr	r3, [r7, #0]
 800cf82:	2b00      	cmp	r3, #0
 800cf84:	d002      	beq.n	800cf8c <recv_udp+0xa0>
 800cf86:	683b      	ldr	r3, [r7, #0]
 800cf88:	681b      	ldr	r3, [r3, #0]
 800cf8a:	e000      	b.n	800cf8e <recv_udp+0xa2>
 800cf8c:	2300      	movs	r3, #0
 800cf8e:	69ba      	ldr	r2, [r7, #24]
 800cf90:	6093      	str	r3, [r2, #8]
    buf->port = port;
 800cf92:	69bb      	ldr	r3, [r7, #24]
 800cf94:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800cf96:	819a      	strh	r2, [r3, #12]
      buf->toport_chksum = udphdr->dest;
    }
#endif /* LWIP_NETBUF_RECVINFO */
  }

  len = p->tot_len;
 800cf98:	687b      	ldr	r3, [r7, #4]
 800cf9a:	891b      	ldrh	r3, [r3, #8]
 800cf9c:	82fb      	strh	r3, [r7, #22]
  if (sys_mbox_trypost(&conn->recvmbox, buf) != ERR_OK) {
 800cf9e:	69fb      	ldr	r3, [r7, #28]
 800cfa0:	3310      	adds	r3, #16
 800cfa2:	69b9      	ldr	r1, [r7, #24]
 800cfa4:	4618      	mov	r0, r3
 800cfa6:	f00c fd05 	bl	80199b4 <sys_mbox_trypost>
 800cfaa:	4603      	mov	r3, r0
 800cfac:	2b00      	cmp	r3, #0
 800cfae:	d003      	beq.n	800cfb8 <recv_udp+0xcc>
    netbuf_delete(buf);
 800cfb0:	69b8      	ldr	r0, [r7, #24]
 800cfb2:	f001 fa93 	bl	800e4dc <netbuf_delete>
    return;
 800cfb6:	e009      	b.n	800cfcc <recv_udp+0xe0>
  } else {
#if LWIP_SO_RCVBUF
    SYS_ARCH_INC(conn->recv_avail, len);
#endif /* LWIP_SO_RCVBUF */
    /* Register event with callback */
    API_EVENT(conn, NETCONN_EVT_RCVPLUS, len);
 800cfb8:	69fb      	ldr	r3, [r7, #28]
 800cfba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cfbc:	2b00      	cmp	r3, #0
 800cfbe:	d005      	beq.n	800cfcc <recv_udp+0xe0>
 800cfc0:	69fb      	ldr	r3, [r7, #28]
 800cfc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cfc4:	8afa      	ldrh	r2, [r7, #22]
 800cfc6:	2100      	movs	r1, #0
 800cfc8:	69f8      	ldr	r0, [r7, #28]
 800cfca:	4798      	blx	r3
  }
}
 800cfcc:	3720      	adds	r7, #32
 800cfce:	46bd      	mov	sp, r7
 800cfd0:	bd80      	pop	{r7, pc}
 800cfd2:	bf00      	nop
 800cfd4:	0801fa58 	.word	0x0801fa58
 800cfd8:	0801fad0 	.word	0x0801fad0
 800cfdc:	0801fa9c 	.word	0x0801fa9c
 800cfe0:	0801faf4 	.word	0x0801faf4
 800cfe4:	0801fb14 	.word	0x0801fb14

0800cfe8 <recv_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.recv) for parameters and return value
 */
static err_t
recv_tcp(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 800cfe8:	b580      	push	{r7, lr}
 800cfea:	b088      	sub	sp, #32
 800cfec:	af00      	add	r7, sp, #0
 800cfee:	60f8      	str	r0, [r7, #12]
 800cff0:	60b9      	str	r1, [r7, #8]
 800cff2:	607a      	str	r2, [r7, #4]
 800cff4:	70fb      	strb	r3, [r7, #3]
  struct netconn *conn;
  u16_t len;
  void *msg;

  LWIP_UNUSED_ARG(pcb);
  LWIP_ASSERT("recv_tcp must have a pcb argument", pcb != NULL);
 800cff6:	68bb      	ldr	r3, [r7, #8]
 800cff8:	2b00      	cmp	r3, #0
 800cffa:	d106      	bne.n	800d00a <recv_tcp+0x22>
 800cffc:	4b36      	ldr	r3, [pc, #216]	; (800d0d8 <recv_tcp+0xf0>)
 800cffe:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800d002:	4936      	ldr	r1, [pc, #216]	; (800d0dc <recv_tcp+0xf4>)
 800d004:	4836      	ldr	r0, [pc, #216]	; (800d0e0 <recv_tcp+0xf8>)
 800d006:	f00d fe8f 	bl	801ad28 <iprintf>
  LWIP_ASSERT("recv_tcp must have an argument", arg != NULL);
 800d00a:	68fb      	ldr	r3, [r7, #12]
 800d00c:	2b00      	cmp	r3, #0
 800d00e:	d106      	bne.n	800d01e <recv_tcp+0x36>
 800d010:	4b31      	ldr	r3, [pc, #196]	; (800d0d8 <recv_tcp+0xf0>)
 800d012:	f240 122d 	movw	r2, #301	; 0x12d
 800d016:	4933      	ldr	r1, [pc, #204]	; (800d0e4 <recv_tcp+0xfc>)
 800d018:	4831      	ldr	r0, [pc, #196]	; (800d0e0 <recv_tcp+0xf8>)
 800d01a:	f00d fe85 	bl	801ad28 <iprintf>
  LWIP_ASSERT("err != ERR_OK unhandled", err == ERR_OK);
 800d01e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800d022:	2b00      	cmp	r3, #0
 800d024:	d006      	beq.n	800d034 <recv_tcp+0x4c>
 800d026:	4b2c      	ldr	r3, [pc, #176]	; (800d0d8 <recv_tcp+0xf0>)
 800d028:	f44f 7297 	mov.w	r2, #302	; 0x12e
 800d02c:	492e      	ldr	r1, [pc, #184]	; (800d0e8 <recv_tcp+0x100>)
 800d02e:	482c      	ldr	r0, [pc, #176]	; (800d0e0 <recv_tcp+0xf8>)
 800d030:	f00d fe7a 	bl	801ad28 <iprintf>
  LWIP_UNUSED_ARG(err); /* for LWIP_NOASSERT */
  conn = (struct netconn *)arg;
 800d034:	68fb      	ldr	r3, [r7, #12]
 800d036:	617b      	str	r3, [r7, #20]

  if (conn == NULL) {
 800d038:	697b      	ldr	r3, [r7, #20]
 800d03a:	2b00      	cmp	r3, #0
 800d03c:	d102      	bne.n	800d044 <recv_tcp+0x5c>
    return ERR_VAL;
 800d03e:	f06f 0305 	mvn.w	r3, #5
 800d042:	e045      	b.n	800d0d0 <recv_tcp+0xe8>
  }
  LWIP_ASSERT("recv_tcp: recv for wrong pcb!", conn->pcb.tcp == pcb);
 800d044:	697b      	ldr	r3, [r7, #20]
 800d046:	685b      	ldr	r3, [r3, #4]
 800d048:	68ba      	ldr	r2, [r7, #8]
 800d04a:	429a      	cmp	r2, r3
 800d04c:	d006      	beq.n	800d05c <recv_tcp+0x74>
 800d04e:	4b22      	ldr	r3, [pc, #136]	; (800d0d8 <recv_tcp+0xf0>)
 800d050:	f240 1235 	movw	r2, #309	; 0x135
 800d054:	4925      	ldr	r1, [pc, #148]	; (800d0ec <recv_tcp+0x104>)
 800d056:	4822      	ldr	r0, [pc, #136]	; (800d0e0 <recv_tcp+0xf8>)
 800d058:	f00d fe66 	bl	801ad28 <iprintf>

  if (!NETCONN_MBOX_VALID(conn, &conn->recvmbox)) {
 800d05c:	697b      	ldr	r3, [r7, #20]
 800d05e:	3310      	adds	r3, #16
 800d060:	4618      	mov	r0, r3
 800d062:	f00c fd1c 	bl	8019a9e <sys_mbox_valid>
 800d066:	4603      	mov	r3, r0
 800d068:	2b00      	cmp	r3, #0
 800d06a:	d10d      	bne.n	800d088 <recv_tcp+0xa0>
    /* recvmbox already deleted */
    if (p != NULL) {
 800d06c:	687b      	ldr	r3, [r7, #4]
 800d06e:	2b00      	cmp	r3, #0
 800d070:	d008      	beq.n	800d084 <recv_tcp+0x9c>
      tcp_recved(pcb, p->tot_len);
 800d072:	687b      	ldr	r3, [r7, #4]
 800d074:	891b      	ldrh	r3, [r3, #8]
 800d076:	4619      	mov	r1, r3
 800d078:	68b8      	ldr	r0, [r7, #8]
 800d07a:	f003 fe53 	bl	8010d24 <tcp_recved>
      pbuf_free(p);
 800d07e:	6878      	ldr	r0, [r7, #4]
 800d080:	f002 fff4 	bl	801006c <pbuf_free>
    }
    return ERR_OK;
 800d084:	2300      	movs	r3, #0
 800d086:	e023      	b.n	800d0d0 <recv_tcp+0xe8>
  }
  /* Unlike for UDP or RAW pcbs, don't check for available space
     using recv_avail since that could break the connection
     (data is already ACKed) */

  if (p != NULL) {
 800d088:	687b      	ldr	r3, [r7, #4]
 800d08a:	2b00      	cmp	r3, #0
 800d08c:	d005      	beq.n	800d09a <recv_tcp+0xb2>
    msg = p;
 800d08e:	687b      	ldr	r3, [r7, #4]
 800d090:	61bb      	str	r3, [r7, #24]
    len = p->tot_len;
 800d092:	687b      	ldr	r3, [r7, #4]
 800d094:	891b      	ldrh	r3, [r3, #8]
 800d096:	83fb      	strh	r3, [r7, #30]
 800d098:	e003      	b.n	800d0a2 <recv_tcp+0xba>
  } else {
    msg = LWIP_CONST_CAST(void *, &netconn_closed);
 800d09a:	4b15      	ldr	r3, [pc, #84]	; (800d0f0 <recv_tcp+0x108>)
 800d09c:	61bb      	str	r3, [r7, #24]
    len = 0;
 800d09e:	2300      	movs	r3, #0
 800d0a0:	83fb      	strh	r3, [r7, #30]
  }

  if (sys_mbox_trypost(&conn->recvmbox, msg) != ERR_OK) {
 800d0a2:	697b      	ldr	r3, [r7, #20]
 800d0a4:	3310      	adds	r3, #16
 800d0a6:	69b9      	ldr	r1, [r7, #24]
 800d0a8:	4618      	mov	r0, r3
 800d0aa:	f00c fc83 	bl	80199b4 <sys_mbox_trypost>
 800d0ae:	4603      	mov	r3, r0
 800d0b0:	2b00      	cmp	r3, #0
 800d0b2:	d002      	beq.n	800d0ba <recv_tcp+0xd2>
    /* don't deallocate p: it is presented to us later again from tcp_fasttmr! */
    return ERR_MEM;
 800d0b4:	f04f 33ff 	mov.w	r3, #4294967295
 800d0b8:	e00a      	b.n	800d0d0 <recv_tcp+0xe8>
  } else {
#if LWIP_SO_RCVBUF
    SYS_ARCH_INC(conn->recv_avail, len);
#endif /* LWIP_SO_RCVBUF */
    /* Register event with callback */
    API_EVENT(conn, NETCONN_EVT_RCVPLUS, len);
 800d0ba:	697b      	ldr	r3, [r7, #20]
 800d0bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d0be:	2b00      	cmp	r3, #0
 800d0c0:	d005      	beq.n	800d0ce <recv_tcp+0xe6>
 800d0c2:	697b      	ldr	r3, [r7, #20]
 800d0c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d0c6:	8bfa      	ldrh	r2, [r7, #30]
 800d0c8:	2100      	movs	r1, #0
 800d0ca:	6978      	ldr	r0, [r7, #20]
 800d0cc:	4798      	blx	r3
  }

  return ERR_OK;
 800d0ce:	2300      	movs	r3, #0
}
 800d0d0:	4618      	mov	r0, r3
 800d0d2:	3720      	adds	r7, #32
 800d0d4:	46bd      	mov	sp, r7
 800d0d6:	bd80      	pop	{r7, pc}
 800d0d8:	0801fa58 	.word	0x0801fa58
 800d0dc:	0801fb34 	.word	0x0801fb34
 800d0e0:	0801fa9c 	.word	0x0801fa9c
 800d0e4:	0801fb58 	.word	0x0801fb58
 800d0e8:	0801fb78 	.word	0x0801fb78
 800d0ec:	0801fb90 	.word	0x0801fb90
 800d0f0:	080243ea 	.word	0x080243ea

0800d0f4 <poll_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.poll) for parameters and return value
 */
static err_t
poll_tcp(void *arg, struct tcp_pcb *pcb)
{
 800d0f4:	b580      	push	{r7, lr}
 800d0f6:	b084      	sub	sp, #16
 800d0f8:	af00      	add	r7, sp, #0
 800d0fa:	6078      	str	r0, [r7, #4]
 800d0fc:	6039      	str	r1, [r7, #0]
  struct netconn *conn = (struct netconn *)arg;
 800d0fe:	687b      	ldr	r3, [r7, #4]
 800d100:	60fb      	str	r3, [r7, #12]

  LWIP_UNUSED_ARG(pcb);
  LWIP_ASSERT("conn != NULL", (conn != NULL));
 800d102:	68fb      	ldr	r3, [r7, #12]
 800d104:	2b00      	cmp	r3, #0
 800d106:	d106      	bne.n	800d116 <poll_tcp+0x22>
 800d108:	4b29      	ldr	r3, [pc, #164]	; (800d1b0 <poll_tcp+0xbc>)
 800d10a:	f44f 72b5 	mov.w	r2, #362	; 0x16a
 800d10e:	4929      	ldr	r1, [pc, #164]	; (800d1b4 <poll_tcp+0xc0>)
 800d110:	4829      	ldr	r0, [pc, #164]	; (800d1b8 <poll_tcp+0xc4>)
 800d112:	f00d fe09 	bl	801ad28 <iprintf>

  if (conn->state == NETCONN_WRITE) {
 800d116:	68fb      	ldr	r3, [r7, #12]
 800d118:	785b      	ldrb	r3, [r3, #1]
 800d11a:	2b01      	cmp	r3, #1
 800d11c:	d104      	bne.n	800d128 <poll_tcp+0x34>
    lwip_netconn_do_writemore(conn  WRITE_DELAYED);
 800d11e:	2101      	movs	r1, #1
 800d120:	68f8      	ldr	r0, [r7, #12]
 800d122:	f000 ff6f 	bl	800e004 <lwip_netconn_do_writemore>
 800d126:	e016      	b.n	800d156 <poll_tcp+0x62>
  } else if (conn->state == NETCONN_CLOSE) {
 800d128:	68fb      	ldr	r3, [r7, #12]
 800d12a:	785b      	ldrb	r3, [r3, #1]
 800d12c:	2b04      	cmp	r3, #4
 800d12e:	d112      	bne.n	800d156 <poll_tcp+0x62>
#if !LWIP_SO_SNDTIMEO && !LWIP_SO_LINGER
    if (conn->current_msg && conn->current_msg->msg.sd.polls_left) {
 800d130:	68fb      	ldr	r3, [r7, #12]
 800d132:	6a1b      	ldr	r3, [r3, #32]
 800d134:	2b00      	cmp	r3, #0
 800d136:	d00a      	beq.n	800d14e <poll_tcp+0x5a>
 800d138:	68fb      	ldr	r3, [r7, #12]
 800d13a:	6a1b      	ldr	r3, [r3, #32]
 800d13c:	7a5b      	ldrb	r3, [r3, #9]
 800d13e:	2b00      	cmp	r3, #0
 800d140:	d005      	beq.n	800d14e <poll_tcp+0x5a>
      conn->current_msg->msg.sd.polls_left--;
 800d142:	68fb      	ldr	r3, [r7, #12]
 800d144:	6a1b      	ldr	r3, [r3, #32]
 800d146:	7a5a      	ldrb	r2, [r3, #9]
 800d148:	3a01      	subs	r2, #1
 800d14a:	b2d2      	uxtb	r2, r2
 800d14c:	725a      	strb	r2, [r3, #9]
    }
#endif /* !LWIP_SO_SNDTIMEO && !LWIP_SO_LINGER */
    lwip_netconn_do_close_internal(conn  WRITE_DELAYED);
 800d14e:	2101      	movs	r1, #1
 800d150:	68f8      	ldr	r0, [r7, #12]
 800d152:	f000 fb3b 	bl	800d7cc <lwip_netconn_do_close_internal>
  }
  /* @todo: implement connect timeout here? */

  /* Did a nonblocking write fail before? Then check available write-space. */
  if (conn->flags & NETCONN_FLAG_CHECK_WRITESPACE) {
 800d156:	68fb      	ldr	r3, [r7, #12]
 800d158:	7f1b      	ldrb	r3, [r3, #28]
 800d15a:	f003 0310 	and.w	r3, r3, #16
 800d15e:	2b00      	cmp	r3, #0
 800d160:	d021      	beq.n	800d1a6 <poll_tcp+0xb2>
    /* If the queued byte- or pbuf-count drops below the configured low-water limit,
       let select mark this pcb as writable again. */
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 800d162:	68fb      	ldr	r3, [r7, #12]
 800d164:	685b      	ldr	r3, [r3, #4]
 800d166:	2b00      	cmp	r3, #0
 800d168:	d01d      	beq.n	800d1a6 <poll_tcp+0xb2>
 800d16a:	68fb      	ldr	r3, [r7, #12]
 800d16c:	685b      	ldr	r3, [r3, #4]
 800d16e:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 800d172:	f5b3 6f86 	cmp.w	r3, #1072	; 0x430
 800d176:	d316      	bcc.n	800d1a6 <poll_tcp+0xb2>
        (tcp_sndqueuelen(conn->pcb.tcp) < TCP_SNDQUEUELOWAT)) {
 800d178:	68fb      	ldr	r3, [r7, #12]
 800d17a:	685b      	ldr	r3, [r3, #4]
 800d17c:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 800d180:	2b04      	cmp	r3, #4
 800d182:	d810      	bhi.n	800d1a6 <poll_tcp+0xb2>
      netconn_clear_flags(conn, NETCONN_FLAG_CHECK_WRITESPACE);
 800d184:	68fb      	ldr	r3, [r7, #12]
 800d186:	7f1b      	ldrb	r3, [r3, #28]
 800d188:	f023 0310 	bic.w	r3, r3, #16
 800d18c:	b2da      	uxtb	r2, r3
 800d18e:	68fb      	ldr	r3, [r7, #12]
 800d190:	771a      	strb	r2, [r3, #28]
      API_EVENT(conn, NETCONN_EVT_SENDPLUS, 0);
 800d192:	68fb      	ldr	r3, [r7, #12]
 800d194:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d196:	2b00      	cmp	r3, #0
 800d198:	d005      	beq.n	800d1a6 <poll_tcp+0xb2>
 800d19a:	68fb      	ldr	r3, [r7, #12]
 800d19c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d19e:	2200      	movs	r2, #0
 800d1a0:	2102      	movs	r1, #2
 800d1a2:	68f8      	ldr	r0, [r7, #12]
 800d1a4:	4798      	blx	r3
    }
  }

  return ERR_OK;
 800d1a6:	2300      	movs	r3, #0
}
 800d1a8:	4618      	mov	r0, r3
 800d1aa:	3710      	adds	r7, #16
 800d1ac:	46bd      	mov	sp, r7
 800d1ae:	bd80      	pop	{r7, pc}
 800d1b0:	0801fa58 	.word	0x0801fa58
 800d1b4:	0801fbb0 	.word	0x0801fbb0
 800d1b8:	0801fa9c 	.word	0x0801fa9c

0800d1bc <sent_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.sent) for parameters and return value
 */
static err_t
sent_tcp(void *arg, struct tcp_pcb *pcb, u16_t len)
{
 800d1bc:	b580      	push	{r7, lr}
 800d1be:	b086      	sub	sp, #24
 800d1c0:	af00      	add	r7, sp, #0
 800d1c2:	60f8      	str	r0, [r7, #12]
 800d1c4:	60b9      	str	r1, [r7, #8]
 800d1c6:	4613      	mov	r3, r2
 800d1c8:	80fb      	strh	r3, [r7, #6]
  struct netconn *conn = (struct netconn *)arg;
 800d1ca:	68fb      	ldr	r3, [r7, #12]
 800d1cc:	617b      	str	r3, [r7, #20]

  LWIP_UNUSED_ARG(pcb);
  LWIP_ASSERT("conn != NULL", (conn != NULL));
 800d1ce:	697b      	ldr	r3, [r7, #20]
 800d1d0:	2b00      	cmp	r3, #0
 800d1d2:	d106      	bne.n	800d1e2 <sent_tcp+0x26>
 800d1d4:	4b20      	ldr	r3, [pc, #128]	; (800d258 <sent_tcp+0x9c>)
 800d1d6:	f240 1293 	movw	r2, #403	; 0x193
 800d1da:	4920      	ldr	r1, [pc, #128]	; (800d25c <sent_tcp+0xa0>)
 800d1dc:	4820      	ldr	r0, [pc, #128]	; (800d260 <sent_tcp+0xa4>)
 800d1de:	f00d fda3 	bl	801ad28 <iprintf>

  if (conn) {
 800d1e2:	697b      	ldr	r3, [r7, #20]
 800d1e4:	2b00      	cmp	r3, #0
 800d1e6:	d032      	beq.n	800d24e <sent_tcp+0x92>
    if (conn->state == NETCONN_WRITE) {
 800d1e8:	697b      	ldr	r3, [r7, #20]
 800d1ea:	785b      	ldrb	r3, [r3, #1]
 800d1ec:	2b01      	cmp	r3, #1
 800d1ee:	d104      	bne.n	800d1fa <sent_tcp+0x3e>
      lwip_netconn_do_writemore(conn  WRITE_DELAYED);
 800d1f0:	2101      	movs	r1, #1
 800d1f2:	6978      	ldr	r0, [r7, #20]
 800d1f4:	f000 ff06 	bl	800e004 <lwip_netconn_do_writemore>
 800d1f8:	e007      	b.n	800d20a <sent_tcp+0x4e>
    } else if (conn->state == NETCONN_CLOSE) {
 800d1fa:	697b      	ldr	r3, [r7, #20]
 800d1fc:	785b      	ldrb	r3, [r3, #1]
 800d1fe:	2b04      	cmp	r3, #4
 800d200:	d103      	bne.n	800d20a <sent_tcp+0x4e>
      lwip_netconn_do_close_internal(conn  WRITE_DELAYED);
 800d202:	2101      	movs	r1, #1
 800d204:	6978      	ldr	r0, [r7, #20]
 800d206:	f000 fae1 	bl	800d7cc <lwip_netconn_do_close_internal>
    }

    /* If the queued byte- or pbuf-count drops below the configured low-water limit,
       let select mark this pcb as writable again. */
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 800d20a:	697b      	ldr	r3, [r7, #20]
 800d20c:	685b      	ldr	r3, [r3, #4]
 800d20e:	2b00      	cmp	r3, #0
 800d210:	d01d      	beq.n	800d24e <sent_tcp+0x92>
 800d212:	697b      	ldr	r3, [r7, #20]
 800d214:	685b      	ldr	r3, [r3, #4]
 800d216:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 800d21a:	f5b3 6f86 	cmp.w	r3, #1072	; 0x430
 800d21e:	d316      	bcc.n	800d24e <sent_tcp+0x92>
        (tcp_sndqueuelen(conn->pcb.tcp) < TCP_SNDQUEUELOWAT)) {
 800d220:	697b      	ldr	r3, [r7, #20]
 800d222:	685b      	ldr	r3, [r3, #4]
 800d224:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 800d228:	2b04      	cmp	r3, #4
 800d22a:	d810      	bhi.n	800d24e <sent_tcp+0x92>
      netconn_clear_flags(conn, NETCONN_FLAG_CHECK_WRITESPACE);
 800d22c:	697b      	ldr	r3, [r7, #20]
 800d22e:	7f1b      	ldrb	r3, [r3, #28]
 800d230:	f023 0310 	bic.w	r3, r3, #16
 800d234:	b2da      	uxtb	r2, r3
 800d236:	697b      	ldr	r3, [r7, #20]
 800d238:	771a      	strb	r2, [r3, #28]
      API_EVENT(conn, NETCONN_EVT_SENDPLUS, len);
 800d23a:	697b      	ldr	r3, [r7, #20]
 800d23c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d23e:	2b00      	cmp	r3, #0
 800d240:	d005      	beq.n	800d24e <sent_tcp+0x92>
 800d242:	697b      	ldr	r3, [r7, #20]
 800d244:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d246:	88fa      	ldrh	r2, [r7, #6]
 800d248:	2102      	movs	r1, #2
 800d24a:	6978      	ldr	r0, [r7, #20]
 800d24c:	4798      	blx	r3
    }
  }

  return ERR_OK;
 800d24e:	2300      	movs	r3, #0
}
 800d250:	4618      	mov	r0, r3
 800d252:	3718      	adds	r7, #24
 800d254:	46bd      	mov	sp, r7
 800d256:	bd80      	pop	{r7, pc}
 800d258:	0801fa58 	.word	0x0801fa58
 800d25c:	0801fbb0 	.word	0x0801fbb0
 800d260:	0801fa9c 	.word	0x0801fa9c

0800d264 <err_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.err) for parameters
 */
static void
err_tcp(void *arg, err_t err)
{
 800d264:	b580      	push	{r7, lr}
 800d266:	b088      	sub	sp, #32
 800d268:	af00      	add	r7, sp, #0
 800d26a:	6078      	str	r0, [r7, #4]
 800d26c:	460b      	mov	r3, r1
 800d26e:	70fb      	strb	r3, [r7, #3]
  struct netconn *conn;
  enum netconn_state old_state;
  void *mbox_msg;
  SYS_ARCH_DECL_PROTECT(lev);

  conn = (struct netconn *)arg;
 800d270:	687b      	ldr	r3, [r7, #4]
 800d272:	61fb      	str	r3, [r7, #28]
  LWIP_ASSERT("conn != NULL", (conn != NULL));
 800d274:	69fb      	ldr	r3, [r7, #28]
 800d276:	2b00      	cmp	r3, #0
 800d278:	d106      	bne.n	800d288 <err_tcp+0x24>
 800d27a:	4b5f      	ldr	r3, [pc, #380]	; (800d3f8 <err_tcp+0x194>)
 800d27c:	f44f 72dc 	mov.w	r2, #440	; 0x1b8
 800d280:	495e      	ldr	r1, [pc, #376]	; (800d3fc <err_tcp+0x198>)
 800d282:	485f      	ldr	r0, [pc, #380]	; (800d400 <err_tcp+0x19c>)
 800d284:	f00d fd50 	bl	801ad28 <iprintf>

  SYS_ARCH_PROTECT(lev);
 800d288:	f00c fd24 	bl	8019cd4 <sys_arch_protect>
 800d28c:	61b8      	str	r0, [r7, #24]

  /* when err is called, the pcb is deallocated, so delete the reference */
  conn->pcb.tcp = NULL;
 800d28e:	69fb      	ldr	r3, [r7, #28]
 800d290:	2200      	movs	r2, #0
 800d292:	605a      	str	r2, [r3, #4]
  /* store pending error */
  conn->pending_err = err;
 800d294:	69fb      	ldr	r3, [r7, #28]
 800d296:	78fa      	ldrb	r2, [r7, #3]
 800d298:	721a      	strb	r2, [r3, #8]
  /* prevent application threads from blocking on 'recvmbox'/'acceptmbox' */
  conn->flags |= NETCONN_FLAG_MBOXCLOSED;
 800d29a:	69fb      	ldr	r3, [r7, #28]
 800d29c:	7f1b      	ldrb	r3, [r3, #28]
 800d29e:	f043 0301 	orr.w	r3, r3, #1
 800d2a2:	b2da      	uxtb	r2, r3
 800d2a4:	69fb      	ldr	r3, [r7, #28]
 800d2a6:	771a      	strb	r2, [r3, #28]

  /* reset conn->state now before waking up other threads */
  old_state = conn->state;
 800d2a8:	69fb      	ldr	r3, [r7, #28]
 800d2aa:	785b      	ldrb	r3, [r3, #1]
 800d2ac:	75fb      	strb	r3, [r7, #23]
  conn->state = NETCONN_NONE;
 800d2ae:	69fb      	ldr	r3, [r7, #28]
 800d2b0:	2200      	movs	r2, #0
 800d2b2:	705a      	strb	r2, [r3, #1]

  SYS_ARCH_UNPROTECT(lev);
 800d2b4:	69b8      	ldr	r0, [r7, #24]
 800d2b6:	f00c fd1b 	bl	8019cf0 <sys_arch_unprotect>

  /* Notify the user layer about a connection error. Used to signal select. */
  API_EVENT(conn, NETCONN_EVT_ERROR, 0);
 800d2ba:	69fb      	ldr	r3, [r7, #28]
 800d2bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d2be:	2b00      	cmp	r3, #0
 800d2c0:	d005      	beq.n	800d2ce <err_tcp+0x6a>
 800d2c2:	69fb      	ldr	r3, [r7, #28]
 800d2c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d2c6:	2200      	movs	r2, #0
 800d2c8:	2104      	movs	r1, #4
 800d2ca:	69f8      	ldr	r0, [r7, #28]
 800d2cc:	4798      	blx	r3
  /* Try to release selects pending on 'read' or 'write', too.
     They will get an error if they actually try to read or write. */
  API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 800d2ce:	69fb      	ldr	r3, [r7, #28]
 800d2d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d2d2:	2b00      	cmp	r3, #0
 800d2d4:	d005      	beq.n	800d2e2 <err_tcp+0x7e>
 800d2d6:	69fb      	ldr	r3, [r7, #28]
 800d2d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d2da:	2200      	movs	r2, #0
 800d2dc:	2100      	movs	r1, #0
 800d2de:	69f8      	ldr	r0, [r7, #28]
 800d2e0:	4798      	blx	r3
  API_EVENT(conn, NETCONN_EVT_SENDPLUS, 0);
 800d2e2:	69fb      	ldr	r3, [r7, #28]
 800d2e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d2e6:	2b00      	cmp	r3, #0
 800d2e8:	d005      	beq.n	800d2f6 <err_tcp+0x92>
 800d2ea:	69fb      	ldr	r3, [r7, #28]
 800d2ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d2ee:	2200      	movs	r2, #0
 800d2f0:	2102      	movs	r1, #2
 800d2f2:	69f8      	ldr	r0, [r7, #28]
 800d2f4:	4798      	blx	r3

  mbox_msg = lwip_netconn_err_to_msg(err);
 800d2f6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800d2fa:	4618      	mov	r0, r3
 800d2fc:	f7ff fd8a 	bl	800ce14 <lwip_netconn_err_to_msg>
 800d300:	6138      	str	r0, [r7, #16]
  /* pass error message to recvmbox to wake up pending recv */
  if (NETCONN_MBOX_VALID(conn, &conn->recvmbox)) {
 800d302:	69fb      	ldr	r3, [r7, #28]
 800d304:	3310      	adds	r3, #16
 800d306:	4618      	mov	r0, r3
 800d308:	f00c fbc9 	bl	8019a9e <sys_mbox_valid>
 800d30c:	4603      	mov	r3, r0
 800d30e:	2b00      	cmp	r3, #0
 800d310:	d005      	beq.n	800d31e <err_tcp+0xba>
    /* use trypost to prevent deadlock */
    sys_mbox_trypost(&conn->recvmbox, mbox_msg);
 800d312:	69fb      	ldr	r3, [r7, #28]
 800d314:	3310      	adds	r3, #16
 800d316:	6939      	ldr	r1, [r7, #16]
 800d318:	4618      	mov	r0, r3
 800d31a:	f00c fb4b 	bl	80199b4 <sys_mbox_trypost>
  }
  /* pass error message to acceptmbox to wake up pending accept */
  if (NETCONN_MBOX_VALID(conn, &conn->acceptmbox)) {
 800d31e:	69fb      	ldr	r3, [r7, #28]
 800d320:	3314      	adds	r3, #20
 800d322:	4618      	mov	r0, r3
 800d324:	f00c fbbb 	bl	8019a9e <sys_mbox_valid>
 800d328:	4603      	mov	r3, r0
 800d32a:	2b00      	cmp	r3, #0
 800d32c:	d005      	beq.n	800d33a <err_tcp+0xd6>
    /* use trypost to preven deadlock */
    sys_mbox_trypost(&conn->acceptmbox, mbox_msg);
 800d32e:	69fb      	ldr	r3, [r7, #28]
 800d330:	3314      	adds	r3, #20
 800d332:	6939      	ldr	r1, [r7, #16]
 800d334:	4618      	mov	r0, r3
 800d336:	f00c fb3d 	bl	80199b4 <sys_mbox_trypost>
  }

  if ((old_state == NETCONN_WRITE) || (old_state == NETCONN_CLOSE) ||
 800d33a:	7dfb      	ldrb	r3, [r7, #23]
 800d33c:	2b01      	cmp	r3, #1
 800d33e:	d005      	beq.n	800d34c <err_tcp+0xe8>
 800d340:	7dfb      	ldrb	r3, [r7, #23]
 800d342:	2b04      	cmp	r3, #4
 800d344:	d002      	beq.n	800d34c <err_tcp+0xe8>
 800d346:	7dfb      	ldrb	r3, [r7, #23]
 800d348:	2b03      	cmp	r3, #3
 800d34a:	d143      	bne.n	800d3d4 <err_tcp+0x170>
      (old_state == NETCONN_CONNECT)) {
    /* calling lwip_netconn_do_writemore/lwip_netconn_do_close_internal is not necessary
       since the pcb has already been deleted! */
    int was_nonblocking_connect = IN_NONBLOCKING_CONNECT(conn);
 800d34c:	69fb      	ldr	r3, [r7, #28]
 800d34e:	7f1b      	ldrb	r3, [r3, #28]
 800d350:	f003 0304 	and.w	r3, r3, #4
 800d354:	2b00      	cmp	r3, #0
 800d356:	bf14      	ite	ne
 800d358:	2301      	movne	r3, #1
 800d35a:	2300      	moveq	r3, #0
 800d35c:	b2db      	uxtb	r3, r3
 800d35e:	60fb      	str	r3, [r7, #12]
    SET_NONBLOCKING_CONNECT(conn, 0);
 800d360:	69fb      	ldr	r3, [r7, #28]
 800d362:	7f1b      	ldrb	r3, [r3, #28]
 800d364:	f023 0304 	bic.w	r3, r3, #4
 800d368:	b2da      	uxtb	r2, r3
 800d36a:	69fb      	ldr	r3, [r7, #28]
 800d36c:	771a      	strb	r2, [r3, #28]

    if (!was_nonblocking_connect) {
 800d36e:	68fb      	ldr	r3, [r7, #12]
 800d370:	2b00      	cmp	r3, #0
 800d372:	d13b      	bne.n	800d3ec <err_tcp+0x188>
      sys_sem_t *op_completed_sem;
      /* set error return code */
      LWIP_ASSERT("conn->current_msg != NULL", conn->current_msg != NULL);
 800d374:	69fb      	ldr	r3, [r7, #28]
 800d376:	6a1b      	ldr	r3, [r3, #32]
 800d378:	2b00      	cmp	r3, #0
 800d37a:	d106      	bne.n	800d38a <err_tcp+0x126>
 800d37c:	4b1e      	ldr	r3, [pc, #120]	; (800d3f8 <err_tcp+0x194>)
 800d37e:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 800d382:	4920      	ldr	r1, [pc, #128]	; (800d404 <err_tcp+0x1a0>)
 800d384:	481e      	ldr	r0, [pc, #120]	; (800d400 <err_tcp+0x19c>)
 800d386:	f00d fccf 	bl	801ad28 <iprintf>
      if (old_state == NETCONN_CLOSE) {
 800d38a:	7dfb      	ldrb	r3, [r7, #23]
 800d38c:	2b04      	cmp	r3, #4
 800d38e:	d104      	bne.n	800d39a <err_tcp+0x136>
        /* let close succeed: the connection is closed after all... */
        conn->current_msg->err = ERR_OK;
 800d390:	69fb      	ldr	r3, [r7, #28]
 800d392:	6a1b      	ldr	r3, [r3, #32]
 800d394:	2200      	movs	r2, #0
 800d396:	711a      	strb	r2, [r3, #4]
 800d398:	e003      	b.n	800d3a2 <err_tcp+0x13e>
      } else {
        /* Write and connect fail */
        conn->current_msg->err = err;
 800d39a:	69fb      	ldr	r3, [r7, #28]
 800d39c:	6a1b      	ldr	r3, [r3, #32]
 800d39e:	78fa      	ldrb	r2, [r7, #3]
 800d3a0:	711a      	strb	r2, [r3, #4]
      }
      op_completed_sem = LWIP_API_MSG_SEM(conn->current_msg);
 800d3a2:	69fb      	ldr	r3, [r7, #28]
 800d3a4:	6a1b      	ldr	r3, [r3, #32]
 800d3a6:	681b      	ldr	r3, [r3, #0]
 800d3a8:	330c      	adds	r3, #12
 800d3aa:	60bb      	str	r3, [r7, #8]
      LWIP_ASSERT("inavlid op_completed_sem", sys_sem_valid(op_completed_sem));
 800d3ac:	68b8      	ldr	r0, [r7, #8]
 800d3ae:	f00c fc07 	bl	8019bc0 <sys_sem_valid>
 800d3b2:	4603      	mov	r3, r0
 800d3b4:	2b00      	cmp	r3, #0
 800d3b6:	d106      	bne.n	800d3c6 <err_tcp+0x162>
 800d3b8:	4b0f      	ldr	r3, [pc, #60]	; (800d3f8 <err_tcp+0x194>)
 800d3ba:	f240 12ef 	movw	r2, #495	; 0x1ef
 800d3be:	4912      	ldr	r1, [pc, #72]	; (800d408 <err_tcp+0x1a4>)
 800d3c0:	480f      	ldr	r0, [pc, #60]	; (800d400 <err_tcp+0x19c>)
 800d3c2:	f00d fcb1 	bl	801ad28 <iprintf>
      conn->current_msg = NULL;
 800d3c6:	69fb      	ldr	r3, [r7, #28]
 800d3c8:	2200      	movs	r2, #0
 800d3ca:	621a      	str	r2, [r3, #32]
      /* wake up the waiting task */
      sys_sem_signal(op_completed_sem);
 800d3cc:	68b8      	ldr	r0, [r7, #8]
 800d3ce:	f00c fbdd 	bl	8019b8c <sys_sem_signal>
      (old_state == NETCONN_CONNECT)) {
 800d3d2:	e00b      	b.n	800d3ec <err_tcp+0x188>
    } else {
      /* @todo: test what happens for error on nonblocking connect */
    }
  } else {
    LWIP_ASSERT("conn->current_msg == NULL", conn->current_msg == NULL);
 800d3d4:	69fb      	ldr	r3, [r7, #28]
 800d3d6:	6a1b      	ldr	r3, [r3, #32]
 800d3d8:	2b00      	cmp	r3, #0
 800d3da:	d008      	beq.n	800d3ee <err_tcp+0x18a>
 800d3dc:	4b06      	ldr	r3, [pc, #24]	; (800d3f8 <err_tcp+0x194>)
 800d3de:	f240 12f7 	movw	r2, #503	; 0x1f7
 800d3e2:	490a      	ldr	r1, [pc, #40]	; (800d40c <err_tcp+0x1a8>)
 800d3e4:	4806      	ldr	r0, [pc, #24]	; (800d400 <err_tcp+0x19c>)
 800d3e6:	f00d fc9f 	bl	801ad28 <iprintf>
  }
}
 800d3ea:	e000      	b.n	800d3ee <err_tcp+0x18a>
      (old_state == NETCONN_CONNECT)) {
 800d3ec:	bf00      	nop
}
 800d3ee:	bf00      	nop
 800d3f0:	3720      	adds	r7, #32
 800d3f2:	46bd      	mov	sp, r7
 800d3f4:	bd80      	pop	{r7, pc}
 800d3f6:	bf00      	nop
 800d3f8:	0801fa58 	.word	0x0801fa58
 800d3fc:	0801fbb0 	.word	0x0801fbb0
 800d400:	0801fa9c 	.word	0x0801fa9c
 800d404:	0801fbc0 	.word	0x0801fbc0
 800d408:	0801fbdc 	.word	0x0801fbdc
 800d40c:	0801fbf8 	.word	0x0801fbf8

0800d410 <setup_tcp>:
 *
 * @param conn the TCP netconn to setup
 */
static void
setup_tcp(struct netconn *conn)
{
 800d410:	b580      	push	{r7, lr}
 800d412:	b084      	sub	sp, #16
 800d414:	af00      	add	r7, sp, #0
 800d416:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *pcb;

  pcb = conn->pcb.tcp;
 800d418:	687b      	ldr	r3, [r7, #4]
 800d41a:	685b      	ldr	r3, [r3, #4]
 800d41c:	60fb      	str	r3, [r7, #12]
  tcp_arg(pcb, conn);
 800d41e:	6879      	ldr	r1, [r7, #4]
 800d420:	68f8      	ldr	r0, [r7, #12]
 800d422:	f004 fc59 	bl	8011cd8 <tcp_arg>
  tcp_recv(pcb, recv_tcp);
 800d426:	490a      	ldr	r1, [pc, #40]	; (800d450 <setup_tcp+0x40>)
 800d428:	68f8      	ldr	r0, [r7, #12]
 800d42a:	f004 fc67 	bl	8011cfc <tcp_recv>
  tcp_sent(pcb, sent_tcp);
 800d42e:	4909      	ldr	r1, [pc, #36]	; (800d454 <setup_tcp+0x44>)
 800d430:	68f8      	ldr	r0, [r7, #12]
 800d432:	f004 fc85 	bl	8011d40 <tcp_sent>
  tcp_poll(pcb, poll_tcp, NETCONN_TCP_POLL_INTERVAL);
 800d436:	2202      	movs	r2, #2
 800d438:	4907      	ldr	r1, [pc, #28]	; (800d458 <setup_tcp+0x48>)
 800d43a:	68f8      	ldr	r0, [r7, #12]
 800d43c:	f004 fcdc 	bl	8011df8 <tcp_poll>
  tcp_err(pcb, err_tcp);
 800d440:	4906      	ldr	r1, [pc, #24]	; (800d45c <setup_tcp+0x4c>)
 800d442:	68f8      	ldr	r0, [r7, #12]
 800d444:	f004 fc9e 	bl	8011d84 <tcp_err>
}
 800d448:	bf00      	nop
 800d44a:	3710      	adds	r7, #16
 800d44c:	46bd      	mov	sp, r7
 800d44e:	bd80      	pop	{r7, pc}
 800d450:	0800cfe9 	.word	0x0800cfe9
 800d454:	0800d1bd 	.word	0x0800d1bd
 800d458:	0800d0f5 	.word	0x0800d0f5
 800d45c:	0800d265 	.word	0x0800d265

0800d460 <pcb_new>:
 *
 * @param msg the api_msg describing the connection type
 */
static void
pcb_new(struct api_msg *msg)
{
 800d460:	b590      	push	{r4, r7, lr}
 800d462:	b085      	sub	sp, #20
 800d464:	af00      	add	r7, sp, #0
 800d466:	6078      	str	r0, [r7, #4]
  enum lwip_ip_addr_type iptype = IPADDR_TYPE_V4;
 800d468:	2300      	movs	r3, #0
 800d46a:	73fb      	strb	r3, [r7, #15]

  LWIP_ASSERT("pcb_new: pcb already allocated", msg->conn->pcb.tcp == NULL);
 800d46c:	687b      	ldr	r3, [r7, #4]
 800d46e:	681b      	ldr	r3, [r3, #0]
 800d470:	685b      	ldr	r3, [r3, #4]
 800d472:	2b00      	cmp	r3, #0
 800d474:	d006      	beq.n	800d484 <pcb_new+0x24>
 800d476:	4b2b      	ldr	r3, [pc, #172]	; (800d524 <pcb_new+0xc4>)
 800d478:	f240 2265 	movw	r2, #613	; 0x265
 800d47c:	492a      	ldr	r1, [pc, #168]	; (800d528 <pcb_new+0xc8>)
 800d47e:	482b      	ldr	r0, [pc, #172]	; (800d52c <pcb_new+0xcc>)
 800d480:	f00d fc52 	bl	801ad28 <iprintf>
    iptype = IPADDR_TYPE_ANY;
  }
#endif

  /* Allocate a PCB for this connection */
  switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 800d484:	687b      	ldr	r3, [r7, #4]
 800d486:	681b      	ldr	r3, [r3, #0]
 800d488:	781b      	ldrb	r3, [r3, #0]
 800d48a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800d48e:	2b10      	cmp	r3, #16
 800d490:	d022      	beq.n	800d4d8 <pcb_new+0x78>
 800d492:	2b20      	cmp	r3, #32
 800d494:	d133      	bne.n	800d4fe <pcb_new+0x9e>
      }
      break;
#endif /* LWIP_RAW */
#if LWIP_UDP
    case NETCONN_UDP:
      msg->conn->pcb.udp = udp_new_ip_type(iptype);
 800d496:	687b      	ldr	r3, [r7, #4]
 800d498:	681c      	ldr	r4, [r3, #0]
 800d49a:	7bfb      	ldrb	r3, [r7, #15]
 800d49c:	4618      	mov	r0, r3
 800d49e:	f009 ff5e 	bl	801735e <udp_new_ip_type>
 800d4a2:	4603      	mov	r3, r0
 800d4a4:	6063      	str	r3, [r4, #4]
      if (msg->conn->pcb.udp != NULL) {
 800d4a6:	687b      	ldr	r3, [r7, #4]
 800d4a8:	681b      	ldr	r3, [r3, #0]
 800d4aa:	685b      	ldr	r3, [r3, #4]
 800d4ac:	2b00      	cmp	r3, #0
 800d4ae:	d02a      	beq.n	800d506 <pcb_new+0xa6>
#if LWIP_UDPLITE
        if (NETCONNTYPE_ISUDPLITE(msg->conn->type)) {
          udp_setflags(msg->conn->pcb.udp, UDP_FLAGS_UDPLITE);
        }
#endif /* LWIP_UDPLITE */
        if (NETCONNTYPE_ISUDPNOCHKSUM(msg->conn->type)) {
 800d4b0:	687b      	ldr	r3, [r7, #4]
 800d4b2:	681b      	ldr	r3, [r3, #0]
 800d4b4:	781b      	ldrb	r3, [r3, #0]
 800d4b6:	2b22      	cmp	r3, #34	; 0x22
 800d4b8:	d104      	bne.n	800d4c4 <pcb_new+0x64>
          udp_setflags(msg->conn->pcb.udp, UDP_FLAGS_NOCHKSUM);
 800d4ba:	687b      	ldr	r3, [r7, #4]
 800d4bc:	681b      	ldr	r3, [r3, #0]
 800d4be:	685b      	ldr	r3, [r3, #4]
 800d4c0:	2201      	movs	r2, #1
 800d4c2:	741a      	strb	r2, [r3, #16]
        }
        udp_recv(msg->conn->pcb.udp, recv_udp, msg->conn);
 800d4c4:	687b      	ldr	r3, [r7, #4]
 800d4c6:	681b      	ldr	r3, [r3, #0]
 800d4c8:	6858      	ldr	r0, [r3, #4]
 800d4ca:	687b      	ldr	r3, [r7, #4]
 800d4cc:	681b      	ldr	r3, [r3, #0]
 800d4ce:	461a      	mov	r2, r3
 800d4d0:	4917      	ldr	r1, [pc, #92]	; (800d530 <pcb_new+0xd0>)
 800d4d2:	f009 fecb 	bl	801726c <udp_recv>
      }
      break;
 800d4d6:	e016      	b.n	800d506 <pcb_new+0xa6>
#endif /* LWIP_UDP */
#if LWIP_TCP
    case NETCONN_TCP:
      msg->conn->pcb.tcp = tcp_new_ip_type(iptype);
 800d4d8:	687b      	ldr	r3, [r7, #4]
 800d4da:	681c      	ldr	r4, [r3, #0]
 800d4dc:	7bfb      	ldrb	r3, [r7, #15]
 800d4de:	4618      	mov	r0, r3
 800d4e0:	f004 fbec 	bl	8011cbc <tcp_new_ip_type>
 800d4e4:	4603      	mov	r3, r0
 800d4e6:	6063      	str	r3, [r4, #4]
      if (msg->conn->pcb.tcp != NULL) {
 800d4e8:	687b      	ldr	r3, [r7, #4]
 800d4ea:	681b      	ldr	r3, [r3, #0]
 800d4ec:	685b      	ldr	r3, [r3, #4]
 800d4ee:	2b00      	cmp	r3, #0
 800d4f0:	d00b      	beq.n	800d50a <pcb_new+0xaa>
        setup_tcp(msg->conn);
 800d4f2:	687b      	ldr	r3, [r7, #4]
 800d4f4:	681b      	ldr	r3, [r3, #0]
 800d4f6:	4618      	mov	r0, r3
 800d4f8:	f7ff ff8a 	bl	800d410 <setup_tcp>
      }
      break;
 800d4fc:	e005      	b.n	800d50a <pcb_new+0xaa>
#endif /* LWIP_TCP */
    default:
      /* Unsupported netconn type, e.g. protocol disabled */
      msg->err = ERR_VAL;
 800d4fe:	687b      	ldr	r3, [r7, #4]
 800d500:	22fa      	movs	r2, #250	; 0xfa
 800d502:	711a      	strb	r2, [r3, #4]
      return;
 800d504:	e00a      	b.n	800d51c <pcb_new+0xbc>
      break;
 800d506:	bf00      	nop
 800d508:	e000      	b.n	800d50c <pcb_new+0xac>
      break;
 800d50a:	bf00      	nop
  }
  if (msg->conn->pcb.ip == NULL) {
 800d50c:	687b      	ldr	r3, [r7, #4]
 800d50e:	681b      	ldr	r3, [r3, #0]
 800d510:	685b      	ldr	r3, [r3, #4]
 800d512:	2b00      	cmp	r3, #0
 800d514:	d102      	bne.n	800d51c <pcb_new+0xbc>
    msg->err = ERR_MEM;
 800d516:	687b      	ldr	r3, [r7, #4]
 800d518:	22ff      	movs	r2, #255	; 0xff
 800d51a:	711a      	strb	r2, [r3, #4]
  }
}
 800d51c:	3714      	adds	r7, #20
 800d51e:	46bd      	mov	sp, r7
 800d520:	bd90      	pop	{r4, r7, pc}
 800d522:	bf00      	nop
 800d524:	0801fa58 	.word	0x0801fa58
 800d528:	0801fc3c 	.word	0x0801fc3c
 800d52c:	0801fa9c 	.word	0x0801fa9c
 800d530:	0800ceed 	.word	0x0800ceed

0800d534 <lwip_netconn_do_newconn>:
 *
 * @param m the api_msg describing the connection type
 */
void
lwip_netconn_do_newconn(void *m)
{
 800d534:	b580      	push	{r7, lr}
 800d536:	b084      	sub	sp, #16
 800d538:	af00      	add	r7, sp, #0
 800d53a:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800d53c:	687b      	ldr	r3, [r7, #4]
 800d53e:	60fb      	str	r3, [r7, #12]

  msg->err = ERR_OK;
 800d540:	68fb      	ldr	r3, [r7, #12]
 800d542:	2200      	movs	r2, #0
 800d544:	711a      	strb	r2, [r3, #4]
  if (msg->conn->pcb.tcp == NULL) {
 800d546:	68fb      	ldr	r3, [r7, #12]
 800d548:	681b      	ldr	r3, [r3, #0]
 800d54a:	685b      	ldr	r3, [r3, #4]
 800d54c:	2b00      	cmp	r3, #0
 800d54e:	d102      	bne.n	800d556 <lwip_netconn_do_newconn+0x22>
    pcb_new(msg);
 800d550:	68f8      	ldr	r0, [r7, #12]
 800d552:	f7ff ff85 	bl	800d460 <pcb_new>
  /* Else? This "new" connection already has a PCB allocated. */
  /* Is this an error condition? Should it be deleted? */
  /* We currently just are happy and return. */

  TCPIP_APIMSG_ACK(msg);
}
 800d556:	bf00      	nop
 800d558:	3710      	adds	r7, #16
 800d55a:	46bd      	mov	sp, r7
 800d55c:	bd80      	pop	{r7, pc}
	...

0800d560 <netconn_alloc>:
 * @return a newly allocated struct netconn or
 *         NULL on memory error
 */
struct netconn *
netconn_alloc(enum netconn_type t, netconn_callback callback)
{
 800d560:	b580      	push	{r7, lr}
 800d562:	b086      	sub	sp, #24
 800d564:	af00      	add	r7, sp, #0
 800d566:	4603      	mov	r3, r0
 800d568:	6039      	str	r1, [r7, #0]
 800d56a:	71fb      	strb	r3, [r7, #7]
  struct netconn *conn;
  int size;
  u8_t init_flags = 0;
 800d56c:	2300      	movs	r3, #0
 800d56e:	74fb      	strb	r3, [r7, #19]

  conn = (struct netconn *)memp_malloc(MEMP_NETCONN);
 800d570:	2007      	movs	r0, #7
 800d572:	f001 ff01 	bl	800f378 <memp_malloc>
 800d576:	60f8      	str	r0, [r7, #12]
  if (conn == NULL) {
 800d578:	68fb      	ldr	r3, [r7, #12]
 800d57a:	2b00      	cmp	r3, #0
 800d57c:	d101      	bne.n	800d582 <netconn_alloc+0x22>
    return NULL;
 800d57e:	2300      	movs	r3, #0
 800d580:	e052      	b.n	800d628 <netconn_alloc+0xc8>
  }

  conn->pending_err = ERR_OK;
 800d582:	68fb      	ldr	r3, [r7, #12]
 800d584:	2200      	movs	r2, #0
 800d586:	721a      	strb	r2, [r3, #8]
  conn->type = t;
 800d588:	68fb      	ldr	r3, [r7, #12]
 800d58a:	79fa      	ldrb	r2, [r7, #7]
 800d58c:	701a      	strb	r2, [r3, #0]
  conn->pcb.tcp = NULL;
 800d58e:	68fb      	ldr	r3, [r7, #12]
 800d590:	2200      	movs	r2, #0
 800d592:	605a      	str	r2, [r3, #4]

  /* If all sizes are the same, every compiler should optimize this switch to nothing */
  switch (NETCONNTYPE_GROUP(t)) {
 800d594:	79fb      	ldrb	r3, [r7, #7]
 800d596:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800d59a:	2b10      	cmp	r3, #16
 800d59c:	d004      	beq.n	800d5a8 <netconn_alloc+0x48>
 800d59e:	2b20      	cmp	r3, #32
 800d5a0:	d105      	bne.n	800d5ae <netconn_alloc+0x4e>
      size = DEFAULT_RAW_RECVMBOX_SIZE;
      break;
#endif /* LWIP_RAW */
#if LWIP_UDP
    case NETCONN_UDP:
      size = DEFAULT_UDP_RECVMBOX_SIZE;
 800d5a2:	2306      	movs	r3, #6
 800d5a4:	617b      	str	r3, [r7, #20]
#if LWIP_NETBUF_RECVINFO
      init_flags |= NETCONN_FLAG_PKTINFO;
#endif /* LWIP_NETBUF_RECVINFO */
      break;
 800d5a6:	e00a      	b.n	800d5be <netconn_alloc+0x5e>
#endif /* LWIP_UDP */
#if LWIP_TCP
    case NETCONN_TCP:
      size = DEFAULT_TCP_RECVMBOX_SIZE;
 800d5a8:	2306      	movs	r3, #6
 800d5aa:	617b      	str	r3, [r7, #20]
      break;
 800d5ac:	e007      	b.n	800d5be <netconn_alloc+0x5e>
#endif /* LWIP_TCP */
    default:
      LWIP_ASSERT("netconn_alloc: undefined netconn_type", 0);
 800d5ae:	4b20      	ldr	r3, [pc, #128]	; (800d630 <netconn_alloc+0xd0>)
 800d5b0:	f240 22e5 	movw	r2, #741	; 0x2e5
 800d5b4:	491f      	ldr	r1, [pc, #124]	; (800d634 <netconn_alloc+0xd4>)
 800d5b6:	4820      	ldr	r0, [pc, #128]	; (800d638 <netconn_alloc+0xd8>)
 800d5b8:	f00d fbb6 	bl	801ad28 <iprintf>
      goto free_and_return;
 800d5bc:	e02f      	b.n	800d61e <netconn_alloc+0xbe>
  }

  if (sys_mbox_new(&conn->recvmbox, size) != ERR_OK) {
 800d5be:	68fb      	ldr	r3, [r7, #12]
 800d5c0:	3310      	adds	r3, #16
 800d5c2:	6979      	ldr	r1, [r7, #20]
 800d5c4:	4618      	mov	r0, r3
 800d5c6:	f00c f9c1 	bl	801994c <sys_mbox_new>
 800d5ca:	4603      	mov	r3, r0
 800d5cc:	2b00      	cmp	r3, #0
 800d5ce:	d125      	bne.n	800d61c <netconn_alloc+0xbc>
    goto free_and_return;
  }
#if !LWIP_NETCONN_SEM_PER_THREAD
  if (sys_sem_new(&conn->op_completed, 0) != ERR_OK) {
 800d5d0:	68fb      	ldr	r3, [r7, #12]
 800d5d2:	330c      	adds	r3, #12
 800d5d4:	2100      	movs	r1, #0
 800d5d6:	4618      	mov	r0, r3
 800d5d8:	f00c fa7f 	bl	8019ada <sys_sem_new>
 800d5dc:	4603      	mov	r3, r0
 800d5de:	2b00      	cmp	r3, #0
 800d5e0:	d005      	beq.n	800d5ee <netconn_alloc+0x8e>
    sys_mbox_free(&conn->recvmbox);
 800d5e2:	68fb      	ldr	r3, [r7, #12]
 800d5e4:	3310      	adds	r3, #16
 800d5e6:	4618      	mov	r0, r3
 800d5e8:	f00c f9d2 	bl	8019990 <sys_mbox_free>
    goto free_and_return;
 800d5ec:	e017      	b.n	800d61e <netconn_alloc+0xbe>
  }
#endif

#if LWIP_TCP
  sys_mbox_set_invalid(&conn->acceptmbox);
 800d5ee:	68fb      	ldr	r3, [r7, #12]
 800d5f0:	3314      	adds	r3, #20
 800d5f2:	4618      	mov	r0, r3
 800d5f4:	f00c fa64 	bl	8019ac0 <sys_mbox_set_invalid>
#endif
  conn->state        = NETCONN_NONE;
 800d5f8:	68fb      	ldr	r3, [r7, #12]
 800d5fa:	2200      	movs	r2, #0
 800d5fc:	705a      	strb	r2, [r3, #1]
#if LWIP_SOCKET
  /* initialize socket to -1 since 0 is a valid socket */
  conn->socket       = -1;
 800d5fe:	68fb      	ldr	r3, [r7, #12]
 800d600:	f04f 32ff 	mov.w	r2, #4294967295
 800d604:	619a      	str	r2, [r3, #24]
#endif /* LWIP_SOCKET */
  conn->callback     = callback;
 800d606:	68fb      	ldr	r3, [r7, #12]
 800d608:	683a      	ldr	r2, [r7, #0]
 800d60a:	625a      	str	r2, [r3, #36]	; 0x24
#if LWIP_TCP
  conn->current_msg  = NULL;
 800d60c:	68fb      	ldr	r3, [r7, #12]
 800d60e:	2200      	movs	r2, #0
 800d610:	621a      	str	r2, [r3, #32]
  conn->recv_avail   = 0;
#endif /* LWIP_SO_RCVBUF */
#if LWIP_SO_LINGER
  conn->linger = -1;
#endif /* LWIP_SO_LINGER */
  conn->flags = init_flags;
 800d612:	68fb      	ldr	r3, [r7, #12]
 800d614:	7cfa      	ldrb	r2, [r7, #19]
 800d616:	771a      	strb	r2, [r3, #28]
  return conn;
 800d618:	68fb      	ldr	r3, [r7, #12]
 800d61a:	e005      	b.n	800d628 <netconn_alloc+0xc8>
    goto free_and_return;
 800d61c:	bf00      	nop
free_and_return:
  memp_free(MEMP_NETCONN, conn);
 800d61e:	68f9      	ldr	r1, [r7, #12]
 800d620:	2007      	movs	r0, #7
 800d622:	f001 fefb 	bl	800f41c <memp_free>
  return NULL;
 800d626:	2300      	movs	r3, #0
}
 800d628:	4618      	mov	r0, r3
 800d62a:	3718      	adds	r7, #24
 800d62c:	46bd      	mov	sp, r7
 800d62e:	bd80      	pop	{r7, pc}
 800d630:	0801fa58 	.word	0x0801fa58
 800d634:	0801fc5c 	.word	0x0801fc5c
 800d638:	0801fa9c 	.word	0x0801fa9c

0800d63c <netconn_free>:
 *
 * @param conn the netconn to free
 */
void
netconn_free(struct netconn *conn)
{
 800d63c:	b580      	push	{r7, lr}
 800d63e:	b082      	sub	sp, #8
 800d640:	af00      	add	r7, sp, #0
 800d642:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("PCB must be deallocated outside this function", conn->pcb.tcp == NULL);
 800d644:	687b      	ldr	r3, [r7, #4]
 800d646:	685b      	ldr	r3, [r3, #4]
 800d648:	2b00      	cmp	r3, #0
 800d64a:	d006      	beq.n	800d65a <netconn_free+0x1e>
 800d64c:	4b1b      	ldr	r3, [pc, #108]	; (800d6bc <netconn_free+0x80>)
 800d64e:	f44f 7247 	mov.w	r2, #796	; 0x31c
 800d652:	491b      	ldr	r1, [pc, #108]	; (800d6c0 <netconn_free+0x84>)
 800d654:	481b      	ldr	r0, [pc, #108]	; (800d6c4 <netconn_free+0x88>)
 800d656:	f00d fb67 	bl	801ad28 <iprintf>
#if LWIP_NETCONN_FULLDUPLEX
  /* in fullduplex, netconn is drained here */
  netconn_drain(conn);
#endif /* LWIP_NETCONN_FULLDUPLEX */

  LWIP_ASSERT("recvmbox must be deallocated before calling this function",
 800d65a:	687b      	ldr	r3, [r7, #4]
 800d65c:	3310      	adds	r3, #16
 800d65e:	4618      	mov	r0, r3
 800d660:	f00c fa1d 	bl	8019a9e <sys_mbox_valid>
 800d664:	4603      	mov	r3, r0
 800d666:	2b00      	cmp	r3, #0
 800d668:	d006      	beq.n	800d678 <netconn_free+0x3c>
 800d66a:	4b14      	ldr	r3, [pc, #80]	; (800d6bc <netconn_free+0x80>)
 800d66c:	f44f 7249 	mov.w	r2, #804	; 0x324
 800d670:	4915      	ldr	r1, [pc, #84]	; (800d6c8 <netconn_free+0x8c>)
 800d672:	4814      	ldr	r0, [pc, #80]	; (800d6c4 <netconn_free+0x88>)
 800d674:	f00d fb58 	bl	801ad28 <iprintf>
              !sys_mbox_valid(&conn->recvmbox));
#if LWIP_TCP
  LWIP_ASSERT("acceptmbox must be deallocated before calling this function",
 800d678:	687b      	ldr	r3, [r7, #4]
 800d67a:	3314      	adds	r3, #20
 800d67c:	4618      	mov	r0, r3
 800d67e:	f00c fa0e 	bl	8019a9e <sys_mbox_valid>
 800d682:	4603      	mov	r3, r0
 800d684:	2b00      	cmp	r3, #0
 800d686:	d006      	beq.n	800d696 <netconn_free+0x5a>
 800d688:	4b0c      	ldr	r3, [pc, #48]	; (800d6bc <netconn_free+0x80>)
 800d68a:	f240 3227 	movw	r2, #807	; 0x327
 800d68e:	490f      	ldr	r1, [pc, #60]	; (800d6cc <netconn_free+0x90>)
 800d690:	480c      	ldr	r0, [pc, #48]	; (800d6c4 <netconn_free+0x88>)
 800d692:	f00d fb49 	bl	801ad28 <iprintf>
              !sys_mbox_valid(&conn->acceptmbox));
#endif /* LWIP_TCP */

#if !LWIP_NETCONN_SEM_PER_THREAD
  sys_sem_free(&conn->op_completed);
 800d696:	687b      	ldr	r3, [r7, #4]
 800d698:	330c      	adds	r3, #12
 800d69a:	4618      	mov	r0, r3
 800d69c:	f00c fa83 	bl	8019ba6 <sys_sem_free>
  sys_sem_set_invalid(&conn->op_completed);
 800d6a0:	687b      	ldr	r3, [r7, #4]
 800d6a2:	330c      	adds	r3, #12
 800d6a4:	4618      	mov	r0, r3
 800d6a6:	f00c fa9c 	bl	8019be2 <sys_sem_set_invalid>
#endif

  memp_free(MEMP_NETCONN, conn);
 800d6aa:	6879      	ldr	r1, [r7, #4]
 800d6ac:	2007      	movs	r0, #7
 800d6ae:	f001 feb5 	bl	800f41c <memp_free>
}
 800d6b2:	bf00      	nop
 800d6b4:	3708      	adds	r7, #8
 800d6b6:	46bd      	mov	sp, r7
 800d6b8:	bd80      	pop	{r7, pc}
 800d6ba:	bf00      	nop
 800d6bc:	0801fa58 	.word	0x0801fa58
 800d6c0:	0801fc84 	.word	0x0801fc84
 800d6c4:	0801fa9c 	.word	0x0801fa9c
 800d6c8:	0801fcb4 	.word	0x0801fcb4
 800d6cc:	0801fcf0 	.word	0x0801fcf0

0800d6d0 <netconn_drain>:
 * @bytes_drained bytes drained from recvmbox
 * @accepts_drained pending connections drained from acceptmbox
 */
static void
netconn_drain(struct netconn *conn)
{
 800d6d0:	b580      	push	{r7, lr}
 800d6d2:	b086      	sub	sp, #24
 800d6d4:	af00      	add	r7, sp, #0
 800d6d6:	6078      	str	r0, [r7, #4]
#if LWIP_NETCONN_FULLDUPLEX
  LWIP_ASSERT("netconn marked closed", conn->flags & NETCONN_FLAG_MBOXINVALID);
#endif /* LWIP_NETCONN_FULLDUPLEX */

  /* Delete and drain the recvmbox. */
  if (sys_mbox_valid(&conn->recvmbox)) {
 800d6d8:	687b      	ldr	r3, [r7, #4]
 800d6da:	3310      	adds	r3, #16
 800d6dc:	4618      	mov	r0, r3
 800d6de:	f00c f9de 	bl	8019a9e <sys_mbox_valid>
 800d6e2:	4603      	mov	r3, r0
 800d6e4:	2b00      	cmp	r3, #0
 800d6e6:	d02f      	beq.n	800d748 <netconn_drain+0x78>
    while (sys_mbox_tryfetch(&conn->recvmbox, &mem) != SYS_MBOX_EMPTY) {
 800d6e8:	e018      	b.n	800d71c <netconn_drain+0x4c>
#if LWIP_NETCONN_FULLDUPLEX
      if (!lwip_netconn_is_deallocated_msg(mem))
#endif /* LWIP_NETCONN_FULLDUPLEX */
      {
#if LWIP_TCP
        if (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP) {
 800d6ea:	687b      	ldr	r3, [r7, #4]
 800d6ec:	781b      	ldrb	r3, [r3, #0]
 800d6ee:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800d6f2:	2b10      	cmp	r3, #16
 800d6f4:	d10e      	bne.n	800d714 <netconn_drain+0x44>
          err_t err;
          if (!lwip_netconn_is_err_msg(mem, &err)) {
 800d6f6:	693b      	ldr	r3, [r7, #16]
 800d6f8:	f107 020f 	add.w	r2, r7, #15
 800d6fc:	4611      	mov	r1, r2
 800d6fe:	4618      	mov	r0, r3
 800d700:	f7ff fbba 	bl	800ce78 <lwip_netconn_is_err_msg>
 800d704:	4603      	mov	r3, r0
 800d706:	2b00      	cmp	r3, #0
 800d708:	d108      	bne.n	800d71c <netconn_drain+0x4c>
            pbuf_free((struct pbuf *)mem);
 800d70a:	693b      	ldr	r3, [r7, #16]
 800d70c:	4618      	mov	r0, r3
 800d70e:	f002 fcad 	bl	801006c <pbuf_free>
 800d712:	e003      	b.n	800d71c <netconn_drain+0x4c>
          }
        } else
#endif /* LWIP_TCP */
        {
          netbuf_delete((struct netbuf *)mem);
 800d714:	693b      	ldr	r3, [r7, #16]
 800d716:	4618      	mov	r0, r3
 800d718:	f000 fee0 	bl	800e4dc <netbuf_delete>
    while (sys_mbox_tryfetch(&conn->recvmbox, &mem) != SYS_MBOX_EMPTY) {
 800d71c:	687b      	ldr	r3, [r7, #4]
 800d71e:	3310      	adds	r3, #16
 800d720:	f107 0210 	add.w	r2, r7, #16
 800d724:	4611      	mov	r1, r2
 800d726:	4618      	mov	r0, r3
 800d728:	f00c f99d 	bl	8019a66 <sys_arch_mbox_tryfetch>
 800d72c:	4603      	mov	r3, r0
 800d72e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d732:	d1da      	bne.n	800d6ea <netconn_drain+0x1a>
        }
      }
    }
    sys_mbox_free(&conn->recvmbox);
 800d734:	687b      	ldr	r3, [r7, #4]
 800d736:	3310      	adds	r3, #16
 800d738:	4618      	mov	r0, r3
 800d73a:	f00c f929 	bl	8019990 <sys_mbox_free>
    sys_mbox_set_invalid(&conn->recvmbox);
 800d73e:	687b      	ldr	r3, [r7, #4]
 800d740:	3310      	adds	r3, #16
 800d742:	4618      	mov	r0, r3
 800d744:	f00c f9bc 	bl	8019ac0 <sys_mbox_set_invalid>
  }

  /* Delete and drain the acceptmbox. */
#if LWIP_TCP
  if (sys_mbox_valid(&conn->acceptmbox)) {
 800d748:	687b      	ldr	r3, [r7, #4]
 800d74a:	3314      	adds	r3, #20
 800d74c:	4618      	mov	r0, r3
 800d74e:	f00c f9a6 	bl	8019a9e <sys_mbox_valid>
 800d752:	4603      	mov	r3, r0
 800d754:	2b00      	cmp	r3, #0
 800d756:	d034      	beq.n	800d7c2 <netconn_drain+0xf2>
    while (sys_mbox_tryfetch(&conn->acceptmbox, &mem) != SYS_MBOX_EMPTY) {
 800d758:	e01d      	b.n	800d796 <netconn_drain+0xc6>
#if LWIP_NETCONN_FULLDUPLEX
      if (!lwip_netconn_is_deallocated_msg(mem))
#endif /* LWIP_NETCONN_FULLDUPLEX */
      {
        err_t err;
        if (!lwip_netconn_is_err_msg(mem, &err)) {
 800d75a:	693b      	ldr	r3, [r7, #16]
 800d75c:	f107 020e 	add.w	r2, r7, #14
 800d760:	4611      	mov	r1, r2
 800d762:	4618      	mov	r0, r3
 800d764:	f7ff fb88 	bl	800ce78 <lwip_netconn_is_err_msg>
 800d768:	4603      	mov	r3, r0
 800d76a:	2b00      	cmp	r3, #0
 800d76c:	d113      	bne.n	800d796 <netconn_drain+0xc6>
          struct netconn *newconn = (struct netconn *)mem;
 800d76e:	693b      	ldr	r3, [r7, #16]
 800d770:	617b      	str	r3, [r7, #20]
          /* Only tcp pcbs have an acceptmbox, so no need to check conn->type */
          /* pcb might be set to NULL already by err_tcp() */
          /* drain recvmbox */
          netconn_drain(newconn);
 800d772:	6978      	ldr	r0, [r7, #20]
 800d774:	f7ff ffac 	bl	800d6d0 <netconn_drain>
          if (newconn->pcb.tcp != NULL) {
 800d778:	697b      	ldr	r3, [r7, #20]
 800d77a:	685b      	ldr	r3, [r3, #4]
 800d77c:	2b00      	cmp	r3, #0
 800d77e:	d007      	beq.n	800d790 <netconn_drain+0xc0>
            tcp_abort(newconn->pcb.tcp);
 800d780:	697b      	ldr	r3, [r7, #20]
 800d782:	685b      	ldr	r3, [r3, #4]
 800d784:	4618      	mov	r0, r3
 800d786:	f003 fa67 	bl	8010c58 <tcp_abort>
            newconn->pcb.tcp = NULL;
 800d78a:	697b      	ldr	r3, [r7, #20]
 800d78c:	2200      	movs	r2, #0
 800d78e:	605a      	str	r2, [r3, #4]
          }
          netconn_free(newconn);
 800d790:	6978      	ldr	r0, [r7, #20]
 800d792:	f7ff ff53 	bl	800d63c <netconn_free>
    while (sys_mbox_tryfetch(&conn->acceptmbox, &mem) != SYS_MBOX_EMPTY) {
 800d796:	687b      	ldr	r3, [r7, #4]
 800d798:	3314      	adds	r3, #20
 800d79a:	f107 0210 	add.w	r2, r7, #16
 800d79e:	4611      	mov	r1, r2
 800d7a0:	4618      	mov	r0, r3
 800d7a2:	f00c f960 	bl	8019a66 <sys_arch_mbox_tryfetch>
 800d7a6:	4603      	mov	r3, r0
 800d7a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d7ac:	d1d5      	bne.n	800d75a <netconn_drain+0x8a>
        }
      }
    }
    sys_mbox_free(&conn->acceptmbox);
 800d7ae:	687b      	ldr	r3, [r7, #4]
 800d7b0:	3314      	adds	r3, #20
 800d7b2:	4618      	mov	r0, r3
 800d7b4:	f00c f8ec 	bl	8019990 <sys_mbox_free>
    sys_mbox_set_invalid(&conn->acceptmbox);
 800d7b8:	687b      	ldr	r3, [r7, #4]
 800d7ba:	3314      	adds	r3, #20
 800d7bc:	4618      	mov	r0, r3
 800d7be:	f00c f97f 	bl	8019ac0 <sys_mbox_set_invalid>
  }
#endif /* LWIP_TCP */
}
 800d7c2:	bf00      	nop
 800d7c4:	3718      	adds	r7, #24
 800d7c6:	46bd      	mov	sp, r7
 800d7c8:	bd80      	pop	{r7, pc}
	...

0800d7cc <lwip_netconn_do_close_internal>:
 *
 * @param conn the TCP netconn to close
 */
static err_t
lwip_netconn_do_close_internal(struct netconn *conn  WRITE_DELAYED_PARAM)
{
 800d7cc:	b580      	push	{r7, lr}
 800d7ce:	b086      	sub	sp, #24
 800d7d0:	af00      	add	r7, sp, #0
 800d7d2:	6078      	str	r0, [r7, #4]
 800d7d4:	460b      	mov	r3, r1
 800d7d6:	70fb      	strb	r3, [r7, #3]
  err_t err;
  u8_t shut, shut_rx, shut_tx, shut_close;
  u8_t close_finished = 0;
 800d7d8:	2300      	movs	r3, #0
 800d7da:	757b      	strb	r3, [r7, #21]
  struct tcp_pcb *tpcb;
#if LWIP_SO_LINGER
  u8_t linger_wait_required = 0;
#endif /* LWIP_SO_LINGER */

  LWIP_ASSERT("invalid conn", (conn != NULL));
 800d7dc:	687b      	ldr	r3, [r7, #4]
 800d7de:	2b00      	cmp	r3, #0
 800d7e0:	d106      	bne.n	800d7f0 <lwip_netconn_do_close_internal+0x24>
 800d7e2:	4ba1      	ldr	r3, [pc, #644]	; (800da68 <lwip_netconn_do_close_internal+0x29c>)
 800d7e4:	f240 32a2 	movw	r2, #930	; 0x3a2
 800d7e8:	49a0      	ldr	r1, [pc, #640]	; (800da6c <lwip_netconn_do_close_internal+0x2a0>)
 800d7ea:	48a1      	ldr	r0, [pc, #644]	; (800da70 <lwip_netconn_do_close_internal+0x2a4>)
 800d7ec:	f00d fa9c 	bl	801ad28 <iprintf>
  LWIP_ASSERT("this is for tcp netconns only", (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP));
 800d7f0:	687b      	ldr	r3, [r7, #4]
 800d7f2:	781b      	ldrb	r3, [r3, #0]
 800d7f4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800d7f8:	2b10      	cmp	r3, #16
 800d7fa:	d006      	beq.n	800d80a <lwip_netconn_do_close_internal+0x3e>
 800d7fc:	4b9a      	ldr	r3, [pc, #616]	; (800da68 <lwip_netconn_do_close_internal+0x29c>)
 800d7fe:	f240 32a3 	movw	r2, #931	; 0x3a3
 800d802:	499c      	ldr	r1, [pc, #624]	; (800da74 <lwip_netconn_do_close_internal+0x2a8>)
 800d804:	489a      	ldr	r0, [pc, #616]	; (800da70 <lwip_netconn_do_close_internal+0x2a4>)
 800d806:	f00d fa8f 	bl	801ad28 <iprintf>
  LWIP_ASSERT("conn must be in state NETCONN_CLOSE", (conn->state == NETCONN_CLOSE));
 800d80a:	687b      	ldr	r3, [r7, #4]
 800d80c:	785b      	ldrb	r3, [r3, #1]
 800d80e:	2b04      	cmp	r3, #4
 800d810:	d006      	beq.n	800d820 <lwip_netconn_do_close_internal+0x54>
 800d812:	4b95      	ldr	r3, [pc, #596]	; (800da68 <lwip_netconn_do_close_internal+0x29c>)
 800d814:	f44f 7269 	mov.w	r2, #932	; 0x3a4
 800d818:	4997      	ldr	r1, [pc, #604]	; (800da78 <lwip_netconn_do_close_internal+0x2ac>)
 800d81a:	4895      	ldr	r0, [pc, #596]	; (800da70 <lwip_netconn_do_close_internal+0x2a4>)
 800d81c:	f00d fa84 	bl	801ad28 <iprintf>
  LWIP_ASSERT("pcb already closed", (conn->pcb.tcp != NULL));
 800d820:	687b      	ldr	r3, [r7, #4]
 800d822:	685b      	ldr	r3, [r3, #4]
 800d824:	2b00      	cmp	r3, #0
 800d826:	d106      	bne.n	800d836 <lwip_netconn_do_close_internal+0x6a>
 800d828:	4b8f      	ldr	r3, [pc, #572]	; (800da68 <lwip_netconn_do_close_internal+0x29c>)
 800d82a:	f240 32a5 	movw	r2, #933	; 0x3a5
 800d82e:	4993      	ldr	r1, [pc, #588]	; (800da7c <lwip_netconn_do_close_internal+0x2b0>)
 800d830:	488f      	ldr	r0, [pc, #572]	; (800da70 <lwip_netconn_do_close_internal+0x2a4>)
 800d832:	f00d fa79 	bl	801ad28 <iprintf>
  LWIP_ASSERT("conn->current_msg != NULL", conn->current_msg != NULL);
 800d836:	687b      	ldr	r3, [r7, #4]
 800d838:	6a1b      	ldr	r3, [r3, #32]
 800d83a:	2b00      	cmp	r3, #0
 800d83c:	d106      	bne.n	800d84c <lwip_netconn_do_close_internal+0x80>
 800d83e:	4b8a      	ldr	r3, [pc, #552]	; (800da68 <lwip_netconn_do_close_internal+0x29c>)
 800d840:	f240 32a6 	movw	r2, #934	; 0x3a6
 800d844:	498e      	ldr	r1, [pc, #568]	; (800da80 <lwip_netconn_do_close_internal+0x2b4>)
 800d846:	488a      	ldr	r0, [pc, #552]	; (800da70 <lwip_netconn_do_close_internal+0x2a4>)
 800d848:	f00d fa6e 	bl	801ad28 <iprintf>

  tpcb = conn->pcb.tcp;
 800d84c:	687b      	ldr	r3, [r7, #4]
 800d84e:	685b      	ldr	r3, [r3, #4]
 800d850:	613b      	str	r3, [r7, #16]
  shut = conn->current_msg->msg.sd.shut;
 800d852:	687b      	ldr	r3, [r7, #4]
 800d854:	6a1b      	ldr	r3, [r3, #32]
 800d856:	7a1b      	ldrb	r3, [r3, #8]
 800d858:	73fb      	strb	r3, [r7, #15]
  shut_rx = shut & NETCONN_SHUT_RD;
 800d85a:	7bfb      	ldrb	r3, [r7, #15]
 800d85c:	f003 0301 	and.w	r3, r3, #1
 800d860:	73bb      	strb	r3, [r7, #14]
  shut_tx = shut & NETCONN_SHUT_WR;
 800d862:	7bfb      	ldrb	r3, [r7, #15]
 800d864:	f003 0302 	and.w	r3, r3, #2
 800d868:	737b      	strb	r3, [r7, #13]
  /* shutting down both ends is the same as closing
     (also if RD or WR side was shut down before already) */
  if (shut == NETCONN_SHUT_RDWR) {
 800d86a:	7bfb      	ldrb	r3, [r7, #15]
 800d86c:	2b03      	cmp	r3, #3
 800d86e:	d102      	bne.n	800d876 <lwip_netconn_do_close_internal+0xaa>
    shut_close = 1;
 800d870:	2301      	movs	r3, #1
 800d872:	75bb      	strb	r3, [r7, #22]
 800d874:	e01f      	b.n	800d8b6 <lwip_netconn_do_close_internal+0xea>
  } else if (shut_rx &&
 800d876:	7bbb      	ldrb	r3, [r7, #14]
 800d878:	2b00      	cmp	r3, #0
 800d87a:	d00e      	beq.n	800d89a <lwip_netconn_do_close_internal+0xce>
             ((tpcb->state == FIN_WAIT_1) ||
 800d87c:	693b      	ldr	r3, [r7, #16]
 800d87e:	7d1b      	ldrb	r3, [r3, #20]
  } else if (shut_rx &&
 800d880:	2b05      	cmp	r3, #5
 800d882:	d007      	beq.n	800d894 <lwip_netconn_do_close_internal+0xc8>
              (tpcb->state == FIN_WAIT_2) ||
 800d884:	693b      	ldr	r3, [r7, #16]
 800d886:	7d1b      	ldrb	r3, [r3, #20]
             ((tpcb->state == FIN_WAIT_1) ||
 800d888:	2b06      	cmp	r3, #6
 800d88a:	d003      	beq.n	800d894 <lwip_netconn_do_close_internal+0xc8>
              (tpcb->state == CLOSING))) {
 800d88c:	693b      	ldr	r3, [r7, #16]
 800d88e:	7d1b      	ldrb	r3, [r3, #20]
              (tpcb->state == FIN_WAIT_2) ||
 800d890:	2b08      	cmp	r3, #8
 800d892:	d102      	bne.n	800d89a <lwip_netconn_do_close_internal+0xce>
    shut_close = 1;
 800d894:	2301      	movs	r3, #1
 800d896:	75bb      	strb	r3, [r7, #22]
 800d898:	e00d      	b.n	800d8b6 <lwip_netconn_do_close_internal+0xea>
  } else if (shut_tx && ((tpcb->flags & TF_RXCLOSED) != 0)) {
 800d89a:	7b7b      	ldrb	r3, [r7, #13]
 800d89c:	2b00      	cmp	r3, #0
 800d89e:	d008      	beq.n	800d8b2 <lwip_netconn_do_close_internal+0xe6>
 800d8a0:	693b      	ldr	r3, [r7, #16]
 800d8a2:	8b5b      	ldrh	r3, [r3, #26]
 800d8a4:	f003 0310 	and.w	r3, r3, #16
 800d8a8:	2b00      	cmp	r3, #0
 800d8aa:	d002      	beq.n	800d8b2 <lwip_netconn_do_close_internal+0xe6>
    shut_close = 1;
 800d8ac:	2301      	movs	r3, #1
 800d8ae:	75bb      	strb	r3, [r7, #22]
 800d8b0:	e001      	b.n	800d8b6 <lwip_netconn_do_close_internal+0xea>
  } else {
    shut_close = 0;
 800d8b2:	2300      	movs	r3, #0
 800d8b4:	75bb      	strb	r3, [r7, #22]
  }

  /* Set back some callback pointers */
  if (shut_close) {
 800d8b6:	7dbb      	ldrb	r3, [r7, #22]
 800d8b8:	2b00      	cmp	r3, #0
 800d8ba:	d003      	beq.n	800d8c4 <lwip_netconn_do_close_internal+0xf8>
    tcp_arg(tpcb, NULL);
 800d8bc:	2100      	movs	r1, #0
 800d8be:	6938      	ldr	r0, [r7, #16]
 800d8c0:	f004 fa0a 	bl	8011cd8 <tcp_arg>
  }
  if (tpcb->state == LISTEN) {
 800d8c4:	693b      	ldr	r3, [r7, #16]
 800d8c6:	7d1b      	ldrb	r3, [r3, #20]
 800d8c8:	2b01      	cmp	r3, #1
 800d8ca:	d104      	bne.n	800d8d6 <lwip_netconn_do_close_internal+0x10a>
    tcp_accept(tpcb, NULL);
 800d8cc:	2100      	movs	r1, #0
 800d8ce:	6938      	ldr	r0, [r7, #16]
 800d8d0:	f004 fa7a 	bl	8011dc8 <tcp_accept>
 800d8d4:	e01d      	b.n	800d912 <lwip_netconn_do_close_internal+0x146>
  } else {
    /* some callbacks have to be reset if tcp_close is not successful */
    if (shut_rx) {
 800d8d6:	7bbb      	ldrb	r3, [r7, #14]
 800d8d8:	2b00      	cmp	r3, #0
 800d8da:	d007      	beq.n	800d8ec <lwip_netconn_do_close_internal+0x120>
      tcp_recv(tpcb, NULL);
 800d8dc:	2100      	movs	r1, #0
 800d8de:	6938      	ldr	r0, [r7, #16]
 800d8e0:	f004 fa0c 	bl	8011cfc <tcp_recv>
      tcp_accept(tpcb, NULL);
 800d8e4:	2100      	movs	r1, #0
 800d8e6:	6938      	ldr	r0, [r7, #16]
 800d8e8:	f004 fa6e 	bl	8011dc8 <tcp_accept>
    }
    if (shut_tx) {
 800d8ec:	7b7b      	ldrb	r3, [r7, #13]
 800d8ee:	2b00      	cmp	r3, #0
 800d8f0:	d003      	beq.n	800d8fa <lwip_netconn_do_close_internal+0x12e>
      tcp_sent(tpcb, NULL);
 800d8f2:	2100      	movs	r1, #0
 800d8f4:	6938      	ldr	r0, [r7, #16]
 800d8f6:	f004 fa23 	bl	8011d40 <tcp_sent>
    }
    if (shut_close) {
 800d8fa:	7dbb      	ldrb	r3, [r7, #22]
 800d8fc:	2b00      	cmp	r3, #0
 800d8fe:	d008      	beq.n	800d912 <lwip_netconn_do_close_internal+0x146>
      tcp_poll(tpcb, NULL, 0);
 800d900:	2200      	movs	r2, #0
 800d902:	2100      	movs	r1, #0
 800d904:	6938      	ldr	r0, [r7, #16]
 800d906:	f004 fa77 	bl	8011df8 <tcp_poll>
      tcp_err(tpcb, NULL);
 800d90a:	2100      	movs	r1, #0
 800d90c:	6938      	ldr	r0, [r7, #16]
 800d90e:	f004 fa39 	bl	8011d84 <tcp_err>
    }
  }
  /* Try to close the connection */
  if (shut_close) {
 800d912:	7dbb      	ldrb	r3, [r7, #22]
 800d914:	2b00      	cmp	r3, #0
 800d916:	d005      	beq.n	800d924 <lwip_netconn_do_close_internal+0x158>
      }
    }
    if ((err == ERR_OK) && (tpcb != NULL))
#endif /* LWIP_SO_LINGER */
    {
      err = tcp_close(tpcb);
 800d918:	6938      	ldr	r0, [r7, #16]
 800d91a:	f003 f859 	bl	80109d0 <tcp_close>
 800d91e:	4603      	mov	r3, r0
 800d920:	75fb      	strb	r3, [r7, #23]
 800d922:	e007      	b.n	800d934 <lwip_netconn_do_close_internal+0x168>
    }
  } else {
    err = tcp_shutdown(tpcb, shut_rx, shut_tx);
 800d924:	7bbb      	ldrb	r3, [r7, #14]
 800d926:	7b7a      	ldrb	r2, [r7, #13]
 800d928:	4619      	mov	r1, r3
 800d92a:	6938      	ldr	r0, [r7, #16]
 800d92c:	f003 f87c 	bl	8010a28 <tcp_shutdown>
 800d930:	4603      	mov	r3, r0
 800d932:	75fb      	strb	r3, [r7, #23]
  }
  if (err == ERR_OK) {
 800d934:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d938:	2b00      	cmp	r3, #0
 800d93a:	d102      	bne.n	800d942 <lwip_netconn_do_close_internal+0x176>
    close_finished = 1;
 800d93c:	2301      	movs	r3, #1
 800d93e:	757b      	strb	r3, [r7, #21]
 800d940:	e016      	b.n	800d970 <lwip_netconn_do_close_internal+0x1a4>
      close_finished = 0;
      err = ERR_INPROGRESS;
    }
#endif /* LWIP_SO_LINGER */
  } else {
    if (err == ERR_MEM) {
 800d942:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d946:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d94a:	d10f      	bne.n	800d96c <lwip_netconn_do_close_internal+0x1a0>
        close_timeout = conn->linger * 1000U;
      }
#endif
      if ((s32_t)(sys_now() - conn->current_msg->msg.sd.time_started) >= close_timeout) {
#else /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
      if (conn->current_msg->msg.sd.polls_left == 0) {
 800d94c:	687b      	ldr	r3, [r7, #4]
 800d94e:	6a1b      	ldr	r3, [r3, #32]
 800d950:	7a5b      	ldrb	r3, [r3, #9]
 800d952:	2b00      	cmp	r3, #0
 800d954:	d10c      	bne.n	800d970 <lwip_netconn_do_close_internal+0x1a4>
#endif /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
        close_finished = 1;
 800d956:	2301      	movs	r3, #1
 800d958:	757b      	strb	r3, [r7, #21]
        if (shut_close) {
 800d95a:	7dbb      	ldrb	r3, [r7, #22]
 800d95c:	2b00      	cmp	r3, #0
 800d95e:	d007      	beq.n	800d970 <lwip_netconn_do_close_internal+0x1a4>
          /* in this case, we want to RST the connection */
          tcp_abort(tpcb);
 800d960:	6938      	ldr	r0, [r7, #16]
 800d962:	f003 f979 	bl	8010c58 <tcp_abort>
          err = ERR_OK;
 800d966:	2300      	movs	r3, #0
 800d968:	75fb      	strb	r3, [r7, #23]
 800d96a:	e001      	b.n	800d970 <lwip_netconn_do_close_internal+0x1a4>
        }
      }
    } else {
      /* Closing failed for a non-memory error: give up */
      close_finished = 1;
 800d96c:	2301      	movs	r3, #1
 800d96e:	757b      	strb	r3, [r7, #21]
    }
  }
  if (close_finished) {
 800d970:	7d7b      	ldrb	r3, [r7, #21]
 800d972:	2b00      	cmp	r3, #0
 800d974:	d044      	beq.n	800da00 <lwip_netconn_do_close_internal+0x234>
    /* Closing done (succeeded, non-memory error, nonblocking error or timeout) */
    sys_sem_t *op_completed_sem = LWIP_API_MSG_SEM(conn->current_msg);
 800d976:	687b      	ldr	r3, [r7, #4]
 800d978:	6a1b      	ldr	r3, [r3, #32]
 800d97a:	681b      	ldr	r3, [r3, #0]
 800d97c:	330c      	adds	r3, #12
 800d97e:	60bb      	str	r3, [r7, #8]
    conn->current_msg->err = err;
 800d980:	687b      	ldr	r3, [r7, #4]
 800d982:	6a1b      	ldr	r3, [r3, #32]
 800d984:	7dfa      	ldrb	r2, [r7, #23]
 800d986:	711a      	strb	r2, [r3, #4]
    conn->current_msg = NULL;
 800d988:	687b      	ldr	r3, [r7, #4]
 800d98a:	2200      	movs	r2, #0
 800d98c:	621a      	str	r2, [r3, #32]
    conn->state = NETCONN_NONE;
 800d98e:	687b      	ldr	r3, [r7, #4]
 800d990:	2200      	movs	r2, #0
 800d992:	705a      	strb	r2, [r3, #1]
    if (err == ERR_OK) {
 800d994:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d998:	2b00      	cmp	r3, #0
 800d99a:	d129      	bne.n	800d9f0 <lwip_netconn_do_close_internal+0x224>
      if (shut_close) {
 800d99c:	7dbb      	ldrb	r3, [r7, #22]
 800d99e:	2b00      	cmp	r3, #0
 800d9a0:	d00c      	beq.n	800d9bc <lwip_netconn_do_close_internal+0x1f0>
        /* Set back some callback pointers as conn is going away */
        conn->pcb.tcp = NULL;
 800d9a2:	687b      	ldr	r3, [r7, #4]
 800d9a4:	2200      	movs	r2, #0
 800d9a6:	605a      	str	r2, [r3, #4]
        /* Trigger select() in socket layer. Make sure everybody notices activity
         on the connection, error first! */
        API_EVENT(conn, NETCONN_EVT_ERROR, 0);
 800d9a8:	687b      	ldr	r3, [r7, #4]
 800d9aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d9ac:	2b00      	cmp	r3, #0
 800d9ae:	d005      	beq.n	800d9bc <lwip_netconn_do_close_internal+0x1f0>
 800d9b0:	687b      	ldr	r3, [r7, #4]
 800d9b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d9b4:	2200      	movs	r2, #0
 800d9b6:	2104      	movs	r1, #4
 800d9b8:	6878      	ldr	r0, [r7, #4]
 800d9ba:	4798      	blx	r3
      }
      if (shut_rx) {
 800d9bc:	7bbb      	ldrb	r3, [r7, #14]
 800d9be:	2b00      	cmp	r3, #0
 800d9c0:	d009      	beq.n	800d9d6 <lwip_netconn_do_close_internal+0x20a>
        API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 800d9c2:	687b      	ldr	r3, [r7, #4]
 800d9c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d9c6:	2b00      	cmp	r3, #0
 800d9c8:	d005      	beq.n	800d9d6 <lwip_netconn_do_close_internal+0x20a>
 800d9ca:	687b      	ldr	r3, [r7, #4]
 800d9cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d9ce:	2200      	movs	r2, #0
 800d9d0:	2100      	movs	r1, #0
 800d9d2:	6878      	ldr	r0, [r7, #4]
 800d9d4:	4798      	blx	r3
      }
      if (shut_tx) {
 800d9d6:	7b7b      	ldrb	r3, [r7, #13]
 800d9d8:	2b00      	cmp	r3, #0
 800d9da:	d009      	beq.n	800d9f0 <lwip_netconn_do_close_internal+0x224>
        API_EVENT(conn, NETCONN_EVT_SENDPLUS, 0);
 800d9dc:	687b      	ldr	r3, [r7, #4]
 800d9de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d9e0:	2b00      	cmp	r3, #0
 800d9e2:	d005      	beq.n	800d9f0 <lwip_netconn_do_close_internal+0x224>
 800d9e4:	687b      	ldr	r3, [r7, #4]
 800d9e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d9e8:	2200      	movs	r2, #0
 800d9ea:	2102      	movs	r1, #2
 800d9ec:	6878      	ldr	r0, [r7, #4]
 800d9ee:	4798      	blx	r3
      }
    }
#if LWIP_TCPIP_CORE_LOCKING
    if (delayed)
 800d9f0:	78fb      	ldrb	r3, [r7, #3]
 800d9f2:	2b00      	cmp	r3, #0
 800d9f4:	d002      	beq.n	800d9fc <lwip_netconn_do_close_internal+0x230>
#endif
    {
      /* wake up the application task */
      sys_sem_signal(op_completed_sem);
 800d9f6:	68b8      	ldr	r0, [r7, #8]
 800d9f8:	f00c f8c8 	bl	8019b8c <sys_sem_signal>
    }
    return ERR_OK;
 800d9fc:	2300      	movs	r3, #0
 800d9fe:	e02e      	b.n	800da5e <lwip_netconn_do_close_internal+0x292>
  }
  if (!close_finished) {
 800da00:	7d7b      	ldrb	r3, [r7, #21]
 800da02:	2b00      	cmp	r3, #0
 800da04:	d11e      	bne.n	800da44 <lwip_netconn_do_close_internal+0x278>
    /* Closing failed and we want to wait: restore some of the callbacks */
    /* Closing of listen pcb will never fail! */
    LWIP_ASSERT("Closing a listen pcb may not fail!", (tpcb->state != LISTEN));
 800da06:	693b      	ldr	r3, [r7, #16]
 800da08:	7d1b      	ldrb	r3, [r3, #20]
 800da0a:	2b01      	cmp	r3, #1
 800da0c:	d106      	bne.n	800da1c <lwip_netconn_do_close_internal+0x250>
 800da0e:	4b16      	ldr	r3, [pc, #88]	; (800da68 <lwip_netconn_do_close_internal+0x29c>)
 800da10:	f240 4241 	movw	r2, #1089	; 0x441
 800da14:	491b      	ldr	r1, [pc, #108]	; (800da84 <lwip_netconn_do_close_internal+0x2b8>)
 800da16:	4816      	ldr	r0, [pc, #88]	; (800da70 <lwip_netconn_do_close_internal+0x2a4>)
 800da18:	f00d f986 	bl	801ad28 <iprintf>
    if (shut_tx) {
 800da1c:	7b7b      	ldrb	r3, [r7, #13]
 800da1e:	2b00      	cmp	r3, #0
 800da20:	d003      	beq.n	800da2a <lwip_netconn_do_close_internal+0x25e>
      tcp_sent(tpcb, sent_tcp);
 800da22:	4919      	ldr	r1, [pc, #100]	; (800da88 <lwip_netconn_do_close_internal+0x2bc>)
 800da24:	6938      	ldr	r0, [r7, #16]
 800da26:	f004 f98b 	bl	8011d40 <tcp_sent>
    }
    /* when waiting for close, set up poll interval to 500ms */
    tcp_poll(tpcb, poll_tcp, 1);
 800da2a:	2201      	movs	r2, #1
 800da2c:	4917      	ldr	r1, [pc, #92]	; (800da8c <lwip_netconn_do_close_internal+0x2c0>)
 800da2e:	6938      	ldr	r0, [r7, #16]
 800da30:	f004 f9e2 	bl	8011df8 <tcp_poll>
    tcp_err(tpcb, err_tcp);
 800da34:	4916      	ldr	r1, [pc, #88]	; (800da90 <lwip_netconn_do_close_internal+0x2c4>)
 800da36:	6938      	ldr	r0, [r7, #16]
 800da38:	f004 f9a4 	bl	8011d84 <tcp_err>
    tcp_arg(tpcb, conn);
 800da3c:	6879      	ldr	r1, [r7, #4]
 800da3e:	6938      	ldr	r0, [r7, #16]
 800da40:	f004 f94a 	bl	8011cd8 <tcp_arg>
    /* don't restore recv callback: we don't want to receive any more data */
  }
  /* If closing didn't succeed, we get called again either
     from poll_tcp or from sent_tcp */
  LWIP_ASSERT("err != ERR_OK", err != ERR_OK);
 800da44:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800da48:	2b00      	cmp	r3, #0
 800da4a:	d106      	bne.n	800da5a <lwip_netconn_do_close_internal+0x28e>
 800da4c:	4b06      	ldr	r3, [pc, #24]	; (800da68 <lwip_netconn_do_close_internal+0x29c>)
 800da4e:	f240 424d 	movw	r2, #1101	; 0x44d
 800da52:	4910      	ldr	r1, [pc, #64]	; (800da94 <lwip_netconn_do_close_internal+0x2c8>)
 800da54:	4806      	ldr	r0, [pc, #24]	; (800da70 <lwip_netconn_do_close_internal+0x2a4>)
 800da56:	f00d f967 	bl	801ad28 <iprintf>
  return err;
 800da5a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800da5e:	4618      	mov	r0, r3
 800da60:	3718      	adds	r7, #24
 800da62:	46bd      	mov	sp, r7
 800da64:	bd80      	pop	{r7, pc}
 800da66:	bf00      	nop
 800da68:	0801fa58 	.word	0x0801fa58
 800da6c:	0801fd2c 	.word	0x0801fd2c
 800da70:	0801fa9c 	.word	0x0801fa9c
 800da74:	0801fd3c 	.word	0x0801fd3c
 800da78:	0801fd5c 	.word	0x0801fd5c
 800da7c:	0801fd80 	.word	0x0801fd80
 800da80:	0801fbc0 	.word	0x0801fbc0
 800da84:	0801fd94 	.word	0x0801fd94
 800da88:	0800d1bd 	.word	0x0800d1bd
 800da8c:	0800d0f5 	.word	0x0800d0f5
 800da90:	0800d265 	.word	0x0800d265
 800da94:	0801fdb8 	.word	0x0801fdb8

0800da98 <lwip_netconn_do_delconn>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_delconn(void *m)
{
 800da98:	b580      	push	{r7, lr}
 800da9a:	b084      	sub	sp, #16
 800da9c:	af00      	add	r7, sp, #0
 800da9e:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800daa0:	687b      	ldr	r3, [r7, #4]
 800daa2:	60fb      	str	r3, [r7, #12]

  enum netconn_state state = msg->conn->state;
 800daa4:	68fb      	ldr	r3, [r7, #12]
 800daa6:	681b      	ldr	r3, [r3, #0]
 800daa8:	785b      	ldrb	r3, [r3, #1]
 800daaa:	72fb      	strb	r3, [r7, #11]
  LWIP_ASSERT("netconn state error", /* this only happens for TCP netconns */
 800daac:	7afb      	ldrb	r3, [r7, #11]
 800daae:	2b00      	cmp	r3, #0
 800dab0:	d00d      	beq.n	800dace <lwip_netconn_do_delconn+0x36>
 800dab2:	68fb      	ldr	r3, [r7, #12]
 800dab4:	681b      	ldr	r3, [r3, #0]
 800dab6:	781b      	ldrb	r3, [r3, #0]
 800dab8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800dabc:	2b10      	cmp	r3, #16
 800dabe:	d006      	beq.n	800dace <lwip_netconn_do_delconn+0x36>
 800dac0:	4b60      	ldr	r3, [pc, #384]	; (800dc44 <lwip_netconn_do_delconn+0x1ac>)
 800dac2:	f240 425f 	movw	r2, #1119	; 0x45f
 800dac6:	4960      	ldr	r1, [pc, #384]	; (800dc48 <lwip_netconn_do_delconn+0x1b0>)
 800dac8:	4860      	ldr	r0, [pc, #384]	; (800dc4c <lwip_netconn_do_delconn+0x1b4>)
 800daca:	f00d f92d 	bl	801ad28 <iprintf>
      msg->conn->state = NETCONN_NONE;
      sys_sem_signal(op_completed_sem);
    }
  }
#else /* LWIP_NETCONN_FULLDUPLEX */
  if (((state != NETCONN_NONE) &&
 800dace:	7afb      	ldrb	r3, [r7, #11]
 800dad0:	2b00      	cmp	r3, #0
 800dad2:	d005      	beq.n	800dae0 <lwip_netconn_do_delconn+0x48>
 800dad4:	7afb      	ldrb	r3, [r7, #11]
 800dad6:	2b02      	cmp	r3, #2
 800dad8:	d002      	beq.n	800dae0 <lwip_netconn_do_delconn+0x48>
       (state != NETCONN_LISTEN) &&
 800dada:	7afb      	ldrb	r3, [r7, #11]
 800dadc:	2b03      	cmp	r3, #3
 800dade:	d109      	bne.n	800daf4 <lwip_netconn_do_delconn+0x5c>
       (state != NETCONN_CONNECT)) ||
 800dae0:	7afb      	ldrb	r3, [r7, #11]
 800dae2:	2b03      	cmp	r3, #3
 800dae4:	d10a      	bne.n	800dafc <lwip_netconn_do_delconn+0x64>
      ((state == NETCONN_CONNECT) && !IN_NONBLOCKING_CONNECT(msg->conn))) {
 800dae6:	68fb      	ldr	r3, [r7, #12]
 800dae8:	681b      	ldr	r3, [r3, #0]
 800daea:	7f1b      	ldrb	r3, [r3, #28]
 800daec:	f003 0304 	and.w	r3, r3, #4
 800daf0:	2b00      	cmp	r3, #0
 800daf2:	d103      	bne.n	800dafc <lwip_netconn_do_delconn+0x64>
    /* This means either a blocking write or blocking connect is running
       (nonblocking write returns and sets state to NONE) */
    msg->err = ERR_INPROGRESS;
 800daf4:	68fb      	ldr	r3, [r7, #12]
 800daf6:	22fb      	movs	r2, #251	; 0xfb
 800daf8:	711a      	strb	r2, [r3, #4]
 800dafa:	e097      	b.n	800dc2c <lwip_netconn_do_delconn+0x194>
  } else
#endif /* LWIP_NETCONN_FULLDUPLEX */
  {
    LWIP_ASSERT("blocking connect in progress",
 800dafc:	7afb      	ldrb	r3, [r7, #11]
 800dafe:	2b03      	cmp	r3, #3
 800db00:	d10d      	bne.n	800db1e <lwip_netconn_do_delconn+0x86>
 800db02:	68fb      	ldr	r3, [r7, #12]
 800db04:	681b      	ldr	r3, [r3, #0]
 800db06:	7f1b      	ldrb	r3, [r3, #28]
 800db08:	f003 0304 	and.w	r3, r3, #4
 800db0c:	2b00      	cmp	r3, #0
 800db0e:	d106      	bne.n	800db1e <lwip_netconn_do_delconn+0x86>
 800db10:	4b4c      	ldr	r3, [pc, #304]	; (800dc44 <lwip_netconn_do_delconn+0x1ac>)
 800db12:	f240 427b 	movw	r2, #1147	; 0x47b
 800db16:	494e      	ldr	r1, [pc, #312]	; (800dc50 <lwip_netconn_do_delconn+0x1b8>)
 800db18:	484c      	ldr	r0, [pc, #304]	; (800dc4c <lwip_netconn_do_delconn+0x1b4>)
 800db1a:	f00d f905 	bl	801ad28 <iprintf>
                (state != NETCONN_CONNECT) || IN_NONBLOCKING_CONNECT(msg->conn));
    msg->err = ERR_OK;
 800db1e:	68fb      	ldr	r3, [r7, #12]
 800db20:	2200      	movs	r2, #0
 800db22:	711a      	strb	r2, [r3, #4]
#if LWIP_NETCONN_FULLDUPLEX
    /* Mark mboxes invalid */
    netconn_mark_mbox_invalid(msg->conn);
#else /* LWIP_NETCONN_FULLDUPLEX */
    netconn_drain(msg->conn);
 800db24:	68fb      	ldr	r3, [r7, #12]
 800db26:	681b      	ldr	r3, [r3, #0]
 800db28:	4618      	mov	r0, r3
 800db2a:	f7ff fdd1 	bl	800d6d0 <netconn_drain>
#endif /* LWIP_NETCONN_FULLDUPLEX */

    if (msg->conn->pcb.tcp != NULL) {
 800db2e:	68fb      	ldr	r3, [r7, #12]
 800db30:	681b      	ldr	r3, [r3, #0]
 800db32:	685b      	ldr	r3, [r3, #4]
 800db34:	2b00      	cmp	r3, #0
 800db36:	d05f      	beq.n	800dbf8 <lwip_netconn_do_delconn+0x160>

      switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 800db38:	68fb      	ldr	r3, [r7, #12]
 800db3a:	681b      	ldr	r3, [r3, #0]
 800db3c:	781b      	ldrb	r3, [r3, #0]
 800db3e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800db42:	2b10      	cmp	r3, #16
 800db44:	d00e      	beq.n	800db64 <lwip_netconn_do_delconn+0xcc>
 800db46:	2b20      	cmp	r3, #32
 800db48:	d000      	beq.n	800db4c <lwip_netconn_do_delconn+0xb4>
          /* API_EVENT is called inside lwip_netconn_do_close_internal, before releasing
             the application thread, so we can return at this point! */
          return;
#endif /* LWIP_TCP */
        default:
          break;
 800db4a:	e051      	b.n	800dbf0 <lwip_netconn_do_delconn+0x158>
          msg->conn->pcb.udp->recv_arg = NULL;
 800db4c:	68fb      	ldr	r3, [r7, #12]
 800db4e:	681b      	ldr	r3, [r3, #0]
 800db50:	685b      	ldr	r3, [r3, #4]
 800db52:	2200      	movs	r2, #0
 800db54:	61da      	str	r2, [r3, #28]
          udp_remove(msg->conn->pcb.udp);
 800db56:	68fb      	ldr	r3, [r7, #12]
 800db58:	681b      	ldr	r3, [r3, #0]
 800db5a:	685b      	ldr	r3, [r3, #4]
 800db5c:	4618      	mov	r0, r3
 800db5e:	f009 fba5 	bl	80172ac <udp_remove>
          break;
 800db62:	e045      	b.n	800dbf0 <lwip_netconn_do_delconn+0x158>
          LWIP_ASSERT("already writing or closing", msg->conn->current_msg == NULL);
 800db64:	68fb      	ldr	r3, [r7, #12]
 800db66:	681b      	ldr	r3, [r3, #0]
 800db68:	6a1b      	ldr	r3, [r3, #32]
 800db6a:	2b00      	cmp	r3, #0
 800db6c:	d006      	beq.n	800db7c <lwip_netconn_do_delconn+0xe4>
 800db6e:	4b35      	ldr	r3, [pc, #212]	; (800dc44 <lwip_netconn_do_delconn+0x1ac>)
 800db70:	f240 4294 	movw	r2, #1172	; 0x494
 800db74:	4937      	ldr	r1, [pc, #220]	; (800dc54 <lwip_netconn_do_delconn+0x1bc>)
 800db76:	4835      	ldr	r0, [pc, #212]	; (800dc4c <lwip_netconn_do_delconn+0x1b4>)
 800db78:	f00d f8d6 	bl	801ad28 <iprintf>
          msg->conn->state = NETCONN_CLOSE;
 800db7c:	68fb      	ldr	r3, [r7, #12]
 800db7e:	681b      	ldr	r3, [r3, #0]
 800db80:	2204      	movs	r2, #4
 800db82:	705a      	strb	r2, [r3, #1]
          msg->msg.sd.shut = NETCONN_SHUT_RDWR;
 800db84:	68fb      	ldr	r3, [r7, #12]
 800db86:	2203      	movs	r2, #3
 800db88:	721a      	strb	r2, [r3, #8]
          msg->conn->current_msg = msg;
 800db8a:	68fb      	ldr	r3, [r7, #12]
 800db8c:	681b      	ldr	r3, [r3, #0]
 800db8e:	68fa      	ldr	r2, [r7, #12]
 800db90:	621a      	str	r2, [r3, #32]
          if (lwip_netconn_do_close_internal(msg->conn, 0) != ERR_OK) {
 800db92:	68fb      	ldr	r3, [r7, #12]
 800db94:	681b      	ldr	r3, [r3, #0]
 800db96:	2100      	movs	r1, #0
 800db98:	4618      	mov	r0, r3
 800db9a:	f7ff fe17 	bl	800d7cc <lwip_netconn_do_close_internal>
 800db9e:	4603      	mov	r3, r0
 800dba0:	2b00      	cmp	r3, #0
 800dba2:	d04a      	beq.n	800dc3a <lwip_netconn_do_delconn+0x1a2>
            LWIP_ASSERT("state!", msg->conn->state == NETCONN_CLOSE);
 800dba4:	68fb      	ldr	r3, [r7, #12]
 800dba6:	681b      	ldr	r3, [r3, #0]
 800dba8:	785b      	ldrb	r3, [r3, #1]
 800dbaa:	2b04      	cmp	r3, #4
 800dbac:	d006      	beq.n	800dbbc <lwip_netconn_do_delconn+0x124>
 800dbae:	4b25      	ldr	r3, [pc, #148]	; (800dc44 <lwip_netconn_do_delconn+0x1ac>)
 800dbb0:	f240 429a 	movw	r2, #1178	; 0x49a
 800dbb4:	4928      	ldr	r1, [pc, #160]	; (800dc58 <lwip_netconn_do_delconn+0x1c0>)
 800dbb6:	4825      	ldr	r0, [pc, #148]	; (800dc4c <lwip_netconn_do_delconn+0x1b4>)
 800dbb8:	f00d f8b6 	bl	801ad28 <iprintf>
            UNLOCK_TCPIP_CORE();
 800dbbc:	4827      	ldr	r0, [pc, #156]	; (800dc5c <lwip_netconn_do_delconn+0x1c4>)
 800dbbe:	f00c f856 	bl	8019c6e <sys_mutex_unlock>
            sys_arch_sem_wait(LWIP_API_MSG_SEM(msg), 0);
 800dbc2:	68fb      	ldr	r3, [r7, #12]
 800dbc4:	681b      	ldr	r3, [r3, #0]
 800dbc6:	330c      	adds	r3, #12
 800dbc8:	2100      	movs	r1, #0
 800dbca:	4618      	mov	r0, r3
 800dbcc:	f00b ffad 	bl	8019b2a <sys_arch_sem_wait>
            LOCK_TCPIP_CORE();
 800dbd0:	4822      	ldr	r0, [pc, #136]	; (800dc5c <lwip_netconn_do_delconn+0x1c4>)
 800dbd2:	f00c f83d 	bl	8019c50 <sys_mutex_lock>
            LWIP_ASSERT("state!", msg->conn->state == NETCONN_NONE);
 800dbd6:	68fb      	ldr	r3, [r7, #12]
 800dbd8:	681b      	ldr	r3, [r3, #0]
 800dbda:	785b      	ldrb	r3, [r3, #1]
 800dbdc:	2b00      	cmp	r3, #0
 800dbde:	d02c      	beq.n	800dc3a <lwip_netconn_do_delconn+0x1a2>
 800dbe0:	4b18      	ldr	r3, [pc, #96]	; (800dc44 <lwip_netconn_do_delconn+0x1ac>)
 800dbe2:	f240 429e 	movw	r2, #1182	; 0x49e
 800dbe6:	491c      	ldr	r1, [pc, #112]	; (800dc58 <lwip_netconn_do_delconn+0x1c0>)
 800dbe8:	4818      	ldr	r0, [pc, #96]	; (800dc4c <lwip_netconn_do_delconn+0x1b4>)
 800dbea:	f00d f89d 	bl	801ad28 <iprintf>
          return;
 800dbee:	e024      	b.n	800dc3a <lwip_netconn_do_delconn+0x1a2>
      }
      msg->conn->pcb.tcp = NULL;
 800dbf0:	68fb      	ldr	r3, [r7, #12]
 800dbf2:	681b      	ldr	r3, [r3, #0]
 800dbf4:	2200      	movs	r2, #0
 800dbf6:	605a      	str	r2, [r3, #4]
    }
    /* tcp netconns don't come here! */

    /* @todo: this lets select make the socket readable and writable,
       which is wrong! errfd instead? */
    API_EVENT(msg->conn, NETCONN_EVT_RCVPLUS, 0);
 800dbf8:	68fb      	ldr	r3, [r7, #12]
 800dbfa:	681b      	ldr	r3, [r3, #0]
 800dbfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dbfe:	2b00      	cmp	r3, #0
 800dc00:	d007      	beq.n	800dc12 <lwip_netconn_do_delconn+0x17a>
 800dc02:	68fb      	ldr	r3, [r7, #12]
 800dc04:	681b      	ldr	r3, [r3, #0]
 800dc06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dc08:	68fa      	ldr	r2, [r7, #12]
 800dc0a:	6810      	ldr	r0, [r2, #0]
 800dc0c:	2200      	movs	r2, #0
 800dc0e:	2100      	movs	r1, #0
 800dc10:	4798      	blx	r3
    API_EVENT(msg->conn, NETCONN_EVT_SENDPLUS, 0);
 800dc12:	68fb      	ldr	r3, [r7, #12]
 800dc14:	681b      	ldr	r3, [r3, #0]
 800dc16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dc18:	2b00      	cmp	r3, #0
 800dc1a:	d007      	beq.n	800dc2c <lwip_netconn_do_delconn+0x194>
 800dc1c:	68fb      	ldr	r3, [r7, #12]
 800dc1e:	681b      	ldr	r3, [r3, #0]
 800dc20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dc22:	68fa      	ldr	r2, [r7, #12]
 800dc24:	6810      	ldr	r0, [r2, #0]
 800dc26:	2200      	movs	r2, #0
 800dc28:	2102      	movs	r1, #2
 800dc2a:	4798      	blx	r3
  }
  if (sys_sem_valid(LWIP_API_MSG_SEM(msg))) {
 800dc2c:	68fb      	ldr	r3, [r7, #12]
 800dc2e:	681b      	ldr	r3, [r3, #0]
 800dc30:	330c      	adds	r3, #12
 800dc32:	4618      	mov	r0, r3
 800dc34:	f00b ffc4 	bl	8019bc0 <sys_sem_valid>
 800dc38:	e000      	b.n	800dc3c <lwip_netconn_do_delconn+0x1a4>
          return;
 800dc3a:	bf00      	nop
    TCPIP_APIMSG_ACK(msg);
  }
}
 800dc3c:	3710      	adds	r7, #16
 800dc3e:	46bd      	mov	sp, r7
 800dc40:	bd80      	pop	{r7, pc}
 800dc42:	bf00      	nop
 800dc44:	0801fa58 	.word	0x0801fa58
 800dc48:	0801fdc8 	.word	0x0801fdc8
 800dc4c:	0801fa9c 	.word	0x0801fa9c
 800dc50:	0801fddc 	.word	0x0801fddc
 800dc54:	0801fdfc 	.word	0x0801fdfc
 800dc58:	0801fe18 	.word	0x0801fe18
 800dc5c:	20004588 	.word	0x20004588

0800dc60 <lwip_netconn_do_connected>:
 *
 * @see tcp.h (struct tcp_pcb.connected) for parameters and return values
 */
static err_t
lwip_netconn_do_connected(void *arg, struct tcp_pcb *pcb, err_t err)
{
 800dc60:	b580      	push	{r7, lr}
 800dc62:	b088      	sub	sp, #32
 800dc64:	af00      	add	r7, sp, #0
 800dc66:	60f8      	str	r0, [r7, #12]
 800dc68:	60b9      	str	r1, [r7, #8]
 800dc6a:	4613      	mov	r3, r2
 800dc6c:	71fb      	strb	r3, [r7, #7]
  struct netconn *conn;
  int was_blocking;
  sys_sem_t *op_completed_sem = NULL;
 800dc6e:	2300      	movs	r3, #0
 800dc70:	61fb      	str	r3, [r7, #28]

  LWIP_UNUSED_ARG(pcb);

  conn = (struct netconn *)arg;
 800dc72:	68fb      	ldr	r3, [r7, #12]
 800dc74:	61bb      	str	r3, [r7, #24]

  if (conn == NULL) {
 800dc76:	69bb      	ldr	r3, [r7, #24]
 800dc78:	2b00      	cmp	r3, #0
 800dc7a:	d102      	bne.n	800dc82 <lwip_netconn_do_connected+0x22>
    return ERR_VAL;
 800dc7c:	f06f 0305 	mvn.w	r3, #5
 800dc80:	e070      	b.n	800dd64 <lwip_netconn_do_connected+0x104>
  }

  LWIP_ASSERT("conn->state == NETCONN_CONNECT", conn->state == NETCONN_CONNECT);
 800dc82:	69bb      	ldr	r3, [r7, #24]
 800dc84:	785b      	ldrb	r3, [r3, #1]
 800dc86:	2b03      	cmp	r3, #3
 800dc88:	d006      	beq.n	800dc98 <lwip_netconn_do_connected+0x38>
 800dc8a:	4b38      	ldr	r3, [pc, #224]	; (800dd6c <lwip_netconn_do_connected+0x10c>)
 800dc8c:	f240 5223 	movw	r2, #1315	; 0x523
 800dc90:	4937      	ldr	r1, [pc, #220]	; (800dd70 <lwip_netconn_do_connected+0x110>)
 800dc92:	4838      	ldr	r0, [pc, #224]	; (800dd74 <lwip_netconn_do_connected+0x114>)
 800dc94:	f00d f848 	bl	801ad28 <iprintf>
  LWIP_ASSERT("(conn->current_msg != NULL) || conn->in_non_blocking_connect",
 800dc98:	69bb      	ldr	r3, [r7, #24]
 800dc9a:	6a1b      	ldr	r3, [r3, #32]
 800dc9c:	2b00      	cmp	r3, #0
 800dc9e:	d10c      	bne.n	800dcba <lwip_netconn_do_connected+0x5a>
 800dca0:	69bb      	ldr	r3, [r7, #24]
 800dca2:	7f1b      	ldrb	r3, [r3, #28]
 800dca4:	f003 0304 	and.w	r3, r3, #4
 800dca8:	2b00      	cmp	r3, #0
 800dcaa:	d106      	bne.n	800dcba <lwip_netconn_do_connected+0x5a>
 800dcac:	4b2f      	ldr	r3, [pc, #188]	; (800dd6c <lwip_netconn_do_connected+0x10c>)
 800dcae:	f240 5225 	movw	r2, #1317	; 0x525
 800dcb2:	4931      	ldr	r1, [pc, #196]	; (800dd78 <lwip_netconn_do_connected+0x118>)
 800dcb4:	482f      	ldr	r0, [pc, #188]	; (800dd74 <lwip_netconn_do_connected+0x114>)
 800dcb6:	f00d f837 	bl	801ad28 <iprintf>
              (conn->current_msg != NULL) || IN_NONBLOCKING_CONNECT(conn));

  if (conn->current_msg != NULL) {
 800dcba:	69bb      	ldr	r3, [r7, #24]
 800dcbc:	6a1b      	ldr	r3, [r3, #32]
 800dcbe:	2b00      	cmp	r3, #0
 800dcc0:	d008      	beq.n	800dcd4 <lwip_netconn_do_connected+0x74>
    conn->current_msg->err = err;
 800dcc2:	69bb      	ldr	r3, [r7, #24]
 800dcc4:	6a1b      	ldr	r3, [r3, #32]
 800dcc6:	79fa      	ldrb	r2, [r7, #7]
 800dcc8:	711a      	strb	r2, [r3, #4]
    op_completed_sem = LWIP_API_MSG_SEM(conn->current_msg);
 800dcca:	69bb      	ldr	r3, [r7, #24]
 800dccc:	6a1b      	ldr	r3, [r3, #32]
 800dcce:	681b      	ldr	r3, [r3, #0]
 800dcd0:	330c      	adds	r3, #12
 800dcd2:	61fb      	str	r3, [r7, #28]
  }
  if ((NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP) && (err == ERR_OK)) {
 800dcd4:	69bb      	ldr	r3, [r7, #24]
 800dcd6:	781b      	ldrb	r3, [r3, #0]
 800dcd8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800dcdc:	2b10      	cmp	r3, #16
 800dcde:	d106      	bne.n	800dcee <lwip_netconn_do_connected+0x8e>
 800dce0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800dce4:	2b00      	cmp	r3, #0
 800dce6:	d102      	bne.n	800dcee <lwip_netconn_do_connected+0x8e>
    setup_tcp(conn);
 800dce8:	69b8      	ldr	r0, [r7, #24]
 800dcea:	f7ff fb91 	bl	800d410 <setup_tcp>
  }
  was_blocking = !IN_NONBLOCKING_CONNECT(conn);
 800dcee:	69bb      	ldr	r3, [r7, #24]
 800dcf0:	7f1b      	ldrb	r3, [r3, #28]
 800dcf2:	f003 0304 	and.w	r3, r3, #4
 800dcf6:	2b00      	cmp	r3, #0
 800dcf8:	bf0c      	ite	eq
 800dcfa:	2301      	moveq	r3, #1
 800dcfc:	2300      	movne	r3, #0
 800dcfe:	b2db      	uxtb	r3, r3
 800dd00:	617b      	str	r3, [r7, #20]
  SET_NONBLOCKING_CONNECT(conn, 0);
 800dd02:	69bb      	ldr	r3, [r7, #24]
 800dd04:	7f1b      	ldrb	r3, [r3, #28]
 800dd06:	f023 0304 	bic.w	r3, r3, #4
 800dd0a:	b2da      	uxtb	r2, r3
 800dd0c:	69bb      	ldr	r3, [r7, #24]
 800dd0e:	771a      	strb	r2, [r3, #28]
  LWIP_ASSERT("blocking connect state error",
 800dd10:	697b      	ldr	r3, [r7, #20]
 800dd12:	2b00      	cmp	r3, #0
 800dd14:	d002      	beq.n	800dd1c <lwip_netconn_do_connected+0xbc>
 800dd16:	69fb      	ldr	r3, [r7, #28]
 800dd18:	2b00      	cmp	r3, #0
 800dd1a:	d10c      	bne.n	800dd36 <lwip_netconn_do_connected+0xd6>
 800dd1c:	697b      	ldr	r3, [r7, #20]
 800dd1e:	2b00      	cmp	r3, #0
 800dd20:	d102      	bne.n	800dd28 <lwip_netconn_do_connected+0xc8>
 800dd22:	69fb      	ldr	r3, [r7, #28]
 800dd24:	2b00      	cmp	r3, #0
 800dd26:	d006      	beq.n	800dd36 <lwip_netconn_do_connected+0xd6>
 800dd28:	4b10      	ldr	r3, [pc, #64]	; (800dd6c <lwip_netconn_do_connected+0x10c>)
 800dd2a:	f240 5232 	movw	r2, #1330	; 0x532
 800dd2e:	4913      	ldr	r1, [pc, #76]	; (800dd7c <lwip_netconn_do_connected+0x11c>)
 800dd30:	4810      	ldr	r0, [pc, #64]	; (800dd74 <lwip_netconn_do_connected+0x114>)
 800dd32:	f00c fff9 	bl	801ad28 <iprintf>
              (was_blocking && op_completed_sem != NULL) ||
              (!was_blocking && op_completed_sem == NULL));
  conn->current_msg = NULL;
 800dd36:	69bb      	ldr	r3, [r7, #24]
 800dd38:	2200      	movs	r2, #0
 800dd3a:	621a      	str	r2, [r3, #32]
  conn->state = NETCONN_NONE;
 800dd3c:	69bb      	ldr	r3, [r7, #24]
 800dd3e:	2200      	movs	r2, #0
 800dd40:	705a      	strb	r2, [r3, #1]
  API_EVENT(conn, NETCONN_EVT_SENDPLUS, 0);
 800dd42:	69bb      	ldr	r3, [r7, #24]
 800dd44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dd46:	2b00      	cmp	r3, #0
 800dd48:	d005      	beq.n	800dd56 <lwip_netconn_do_connected+0xf6>
 800dd4a:	69bb      	ldr	r3, [r7, #24]
 800dd4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dd4e:	2200      	movs	r2, #0
 800dd50:	2102      	movs	r1, #2
 800dd52:	69b8      	ldr	r0, [r7, #24]
 800dd54:	4798      	blx	r3

  if (was_blocking) {
 800dd56:	697b      	ldr	r3, [r7, #20]
 800dd58:	2b00      	cmp	r3, #0
 800dd5a:	d002      	beq.n	800dd62 <lwip_netconn_do_connected+0x102>
    sys_sem_signal(op_completed_sem);
 800dd5c:	69f8      	ldr	r0, [r7, #28]
 800dd5e:	f00b ff15 	bl	8019b8c <sys_sem_signal>
  }
  return ERR_OK;
 800dd62:	2300      	movs	r3, #0
}
 800dd64:	4618      	mov	r0, r3
 800dd66:	3720      	adds	r7, #32
 800dd68:	46bd      	mov	sp, r7
 800dd6a:	bd80      	pop	{r7, pc}
 800dd6c:	0801fa58 	.word	0x0801fa58
 800dd70:	0801fe20 	.word	0x0801fe20
 800dd74:	0801fa9c 	.word	0x0801fa9c
 800dd78:	0801fe40 	.word	0x0801fe40
 800dd7c:	0801fe80 	.word	0x0801fe80

0800dd80 <lwip_netconn_do_connect>:
 * @param m the api_msg pointing to the connection and containing
 *          the IP address and port to connect to
 */
void
lwip_netconn_do_connect(void *m)
{
 800dd80:	b580      	push	{r7, lr}
 800dd82:	b086      	sub	sp, #24
 800dd84:	af00      	add	r7, sp, #0
 800dd86:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800dd88:	687b      	ldr	r3, [r7, #4]
 800dd8a:	613b      	str	r3, [r7, #16]
  err_t err;

  if (msg->conn->pcb.tcp == NULL) {
 800dd8c:	693b      	ldr	r3, [r7, #16]
 800dd8e:	681b      	ldr	r3, [r3, #0]
 800dd90:	685b      	ldr	r3, [r3, #4]
 800dd92:	2b00      	cmp	r3, #0
 800dd94:	d102      	bne.n	800dd9c <lwip_netconn_do_connect+0x1c>
    /* This may happen when calling netconn_connect() a second time */
    err = ERR_CLSD;
 800dd96:	23f1      	movs	r3, #241	; 0xf1
 800dd98:	75fb      	strb	r3, [r7, #23]
 800dd9a:	e09b      	b.n	800ded4 <lwip_netconn_do_connect+0x154>
  } else {
    switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 800dd9c:	693b      	ldr	r3, [r7, #16]
 800dd9e:	681b      	ldr	r3, [r3, #0]
 800dda0:	781b      	ldrb	r3, [r3, #0]
 800dda2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800dda6:	2b10      	cmp	r3, #16
 800dda8:	d00f      	beq.n	800ddca <lwip_netconn_do_connect+0x4a>
 800ddaa:	2b20      	cmp	r3, #32
 800ddac:	f040 8087 	bne.w	800debe <lwip_netconn_do_connect+0x13e>
        err = raw_connect(msg->conn->pcb.raw, API_EXPR_REF(msg->msg.bc.ipaddr));
        break;
#endif /* LWIP_RAW */
#if LWIP_UDP
      case NETCONN_UDP:
        err = udp_connect(msg->conn->pcb.udp, API_EXPR_REF(msg->msg.bc.ipaddr), msg->msg.bc.port);
 800ddb0:	693b      	ldr	r3, [r7, #16]
 800ddb2:	681b      	ldr	r3, [r3, #0]
 800ddb4:	6858      	ldr	r0, [r3, #4]
 800ddb6:	693b      	ldr	r3, [r7, #16]
 800ddb8:	6899      	ldr	r1, [r3, #8]
 800ddba:	693b      	ldr	r3, [r7, #16]
 800ddbc:	899b      	ldrh	r3, [r3, #12]
 800ddbe:	461a      	mov	r2, r3
 800ddc0:	f009 f9e6 	bl	8017190 <udp_connect>
 800ddc4:	4603      	mov	r3, r0
 800ddc6:	75fb      	strb	r3, [r7, #23]
        break;
 800ddc8:	e084      	b.n	800ded4 <lwip_netconn_do_connect+0x154>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case NETCONN_TCP:
        /* Prevent connect while doing any other action. */
        if (msg->conn->state == NETCONN_CONNECT) {
 800ddca:	693b      	ldr	r3, [r7, #16]
 800ddcc:	681b      	ldr	r3, [r3, #0]
 800ddce:	785b      	ldrb	r3, [r3, #1]
 800ddd0:	2b03      	cmp	r3, #3
 800ddd2:	d102      	bne.n	800ddda <lwip_netconn_do_connect+0x5a>
          err = ERR_ALREADY;
 800ddd4:	23f7      	movs	r3, #247	; 0xf7
 800ddd6:	75fb      	strb	r3, [r7, #23]
#endif /* LWIP_TCPIP_CORE_LOCKING */
              return;
            }
          }
        }
        break;
 800ddd8:	e07b      	b.n	800ded2 <lwip_netconn_do_connect+0x152>
        } else if (msg->conn->state != NETCONN_NONE) {
 800ddda:	693b      	ldr	r3, [r7, #16]
 800dddc:	681b      	ldr	r3, [r3, #0]
 800ddde:	785b      	ldrb	r3, [r3, #1]
 800dde0:	2b00      	cmp	r3, #0
 800dde2:	d002      	beq.n	800ddea <lwip_netconn_do_connect+0x6a>
          err = ERR_ISCONN;
 800dde4:	23f6      	movs	r3, #246	; 0xf6
 800dde6:	75fb      	strb	r3, [r7, #23]
        break;
 800dde8:	e073      	b.n	800ded2 <lwip_netconn_do_connect+0x152>
          setup_tcp(msg->conn);
 800ddea:	693b      	ldr	r3, [r7, #16]
 800ddec:	681b      	ldr	r3, [r3, #0]
 800ddee:	4618      	mov	r0, r3
 800ddf0:	f7ff fb0e 	bl	800d410 <setup_tcp>
          err = tcp_connect(msg->conn->pcb.tcp, API_EXPR_REF(msg->msg.bc.ipaddr),
 800ddf4:	693b      	ldr	r3, [r7, #16]
 800ddf6:	681b      	ldr	r3, [r3, #0]
 800ddf8:	6858      	ldr	r0, [r3, #4]
 800ddfa:	693b      	ldr	r3, [r7, #16]
 800ddfc:	6899      	ldr	r1, [r3, #8]
 800ddfe:	693b      	ldr	r3, [r7, #16]
 800de00:	899a      	ldrh	r2, [r3, #12]
 800de02:	4b38      	ldr	r3, [pc, #224]	; (800dee4 <lwip_netconn_do_connect+0x164>)
 800de04:	f003 f824 	bl	8010e50 <tcp_connect>
 800de08:	4603      	mov	r3, r0
 800de0a:	75fb      	strb	r3, [r7, #23]
          if (err == ERR_OK) {
 800de0c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800de10:	2b00      	cmp	r3, #0
 800de12:	d15e      	bne.n	800ded2 <lwip_netconn_do_connect+0x152>
            u8_t non_blocking = netconn_is_nonblocking(msg->conn);
 800de14:	693b      	ldr	r3, [r7, #16]
 800de16:	681b      	ldr	r3, [r3, #0]
 800de18:	7f1b      	ldrb	r3, [r3, #28]
 800de1a:	f003 0302 	and.w	r3, r3, #2
 800de1e:	2b00      	cmp	r3, #0
 800de20:	bf14      	ite	ne
 800de22:	2301      	movne	r3, #1
 800de24:	2300      	moveq	r3, #0
 800de26:	b2db      	uxtb	r3, r3
 800de28:	73fb      	strb	r3, [r7, #15]
            msg->conn->state = NETCONN_CONNECT;
 800de2a:	693b      	ldr	r3, [r7, #16]
 800de2c:	681b      	ldr	r3, [r3, #0]
 800de2e:	2203      	movs	r2, #3
 800de30:	705a      	strb	r2, [r3, #1]
            SET_NONBLOCKING_CONNECT(msg->conn, non_blocking);
 800de32:	7bfb      	ldrb	r3, [r7, #15]
 800de34:	2b00      	cmp	r3, #0
 800de36:	d009      	beq.n	800de4c <lwip_netconn_do_connect+0xcc>
 800de38:	693b      	ldr	r3, [r7, #16]
 800de3a:	681b      	ldr	r3, [r3, #0]
 800de3c:	7f1a      	ldrb	r2, [r3, #28]
 800de3e:	693b      	ldr	r3, [r7, #16]
 800de40:	681b      	ldr	r3, [r3, #0]
 800de42:	f042 0204 	orr.w	r2, r2, #4
 800de46:	b2d2      	uxtb	r2, r2
 800de48:	771a      	strb	r2, [r3, #28]
 800de4a:	e008      	b.n	800de5e <lwip_netconn_do_connect+0xde>
 800de4c:	693b      	ldr	r3, [r7, #16]
 800de4e:	681b      	ldr	r3, [r3, #0]
 800de50:	7f1a      	ldrb	r2, [r3, #28]
 800de52:	693b      	ldr	r3, [r7, #16]
 800de54:	681b      	ldr	r3, [r3, #0]
 800de56:	f022 0204 	bic.w	r2, r2, #4
 800de5a:	b2d2      	uxtb	r2, r2
 800de5c:	771a      	strb	r2, [r3, #28]
            if (non_blocking) {
 800de5e:	7bfb      	ldrb	r3, [r7, #15]
 800de60:	2b00      	cmp	r3, #0
 800de62:	d002      	beq.n	800de6a <lwip_netconn_do_connect+0xea>
              err = ERR_INPROGRESS;
 800de64:	23fb      	movs	r3, #251	; 0xfb
 800de66:	75fb      	strb	r3, [r7, #23]
        break;
 800de68:	e033      	b.n	800ded2 <lwip_netconn_do_connect+0x152>
              msg->conn->current_msg = msg;
 800de6a:	693b      	ldr	r3, [r7, #16]
 800de6c:	681b      	ldr	r3, [r3, #0]
 800de6e:	693a      	ldr	r2, [r7, #16]
 800de70:	621a      	str	r2, [r3, #32]
              LWIP_ASSERT("state!", msg->conn->state == NETCONN_CONNECT);
 800de72:	693b      	ldr	r3, [r7, #16]
 800de74:	681b      	ldr	r3, [r3, #0]
 800de76:	785b      	ldrb	r3, [r3, #1]
 800de78:	2b03      	cmp	r3, #3
 800de7a:	d006      	beq.n	800de8a <lwip_netconn_do_connect+0x10a>
 800de7c:	4b1a      	ldr	r3, [pc, #104]	; (800dee8 <lwip_netconn_do_connect+0x168>)
 800de7e:	f44f 62ae 	mov.w	r2, #1392	; 0x570
 800de82:	491a      	ldr	r1, [pc, #104]	; (800deec <lwip_netconn_do_connect+0x16c>)
 800de84:	481a      	ldr	r0, [pc, #104]	; (800def0 <lwip_netconn_do_connect+0x170>)
 800de86:	f00c ff4f 	bl	801ad28 <iprintf>
              UNLOCK_TCPIP_CORE();
 800de8a:	481a      	ldr	r0, [pc, #104]	; (800def4 <lwip_netconn_do_connect+0x174>)
 800de8c:	f00b feef 	bl	8019c6e <sys_mutex_unlock>
              sys_arch_sem_wait(LWIP_API_MSG_SEM(msg), 0);
 800de90:	693b      	ldr	r3, [r7, #16]
 800de92:	681b      	ldr	r3, [r3, #0]
 800de94:	330c      	adds	r3, #12
 800de96:	2100      	movs	r1, #0
 800de98:	4618      	mov	r0, r3
 800de9a:	f00b fe46 	bl	8019b2a <sys_arch_sem_wait>
              LOCK_TCPIP_CORE();
 800de9e:	4815      	ldr	r0, [pc, #84]	; (800def4 <lwip_netconn_do_connect+0x174>)
 800dea0:	f00b fed6 	bl	8019c50 <sys_mutex_lock>
              LWIP_ASSERT("state!", msg->conn->state != NETCONN_CONNECT);
 800dea4:	693b      	ldr	r3, [r7, #16]
 800dea6:	681b      	ldr	r3, [r3, #0]
 800dea8:	785b      	ldrb	r3, [r3, #1]
 800deaa:	2b03      	cmp	r3, #3
 800deac:	d116      	bne.n	800dedc <lwip_netconn_do_connect+0x15c>
 800deae:	4b0e      	ldr	r3, [pc, #56]	; (800dee8 <lwip_netconn_do_connect+0x168>)
 800deb0:	f240 5274 	movw	r2, #1396	; 0x574
 800deb4:	490d      	ldr	r1, [pc, #52]	; (800deec <lwip_netconn_do_connect+0x16c>)
 800deb6:	480e      	ldr	r0, [pc, #56]	; (800def0 <lwip_netconn_do_connect+0x170>)
 800deb8:	f00c ff36 	bl	801ad28 <iprintf>
              return;
 800debc:	e00e      	b.n	800dedc <lwip_netconn_do_connect+0x15c>
#endif /* LWIP_TCP */
      default:
        LWIP_ERROR("Invalid netconn type", 0, do {
 800debe:	4b0a      	ldr	r3, [pc, #40]	; (800dee8 <lwip_netconn_do_connect+0x168>)
 800dec0:	f240 527f 	movw	r2, #1407	; 0x57f
 800dec4:	490c      	ldr	r1, [pc, #48]	; (800def8 <lwip_netconn_do_connect+0x178>)
 800dec6:	480a      	ldr	r0, [pc, #40]	; (800def0 <lwip_netconn_do_connect+0x170>)
 800dec8:	f00c ff2e 	bl	801ad28 <iprintf>
 800decc:	23fa      	movs	r3, #250	; 0xfa
 800dece:	75fb      	strb	r3, [r7, #23]
          err = ERR_VAL;
        } while (0));
        break;
 800ded0:	e000      	b.n	800ded4 <lwip_netconn_do_connect+0x154>
        break;
 800ded2:	bf00      	nop
    }
  }
  msg->err = err;
 800ded4:	693b      	ldr	r3, [r7, #16]
 800ded6:	7dfa      	ldrb	r2, [r7, #23]
 800ded8:	711a      	strb	r2, [r3, #4]
 800deda:	e000      	b.n	800dede <lwip_netconn_do_connect+0x15e>
              return;
 800dedc:	bf00      	nop
  /* For all other protocols, netconn_connect() calls netconn_apimsg(),
     so use TCPIP_APIMSG_ACK() here. */
  TCPIP_APIMSG_ACK(msg);
}
 800dede:	3718      	adds	r7, #24
 800dee0:	46bd      	mov	sp, r7
 800dee2:	bd80      	pop	{r7, pc}
 800dee4:	0800dc61 	.word	0x0800dc61
 800dee8:	0801fa58 	.word	0x0801fa58
 800deec:	0801fe18 	.word	0x0801fe18
 800def0:	0801fa9c 	.word	0x0801fa9c
 800def4:	20004588 	.word	0x20004588
 800def8:	0801fea0 	.word	0x0801fea0

0800defc <lwip_netconn_do_send>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_send(void *m)
{
 800defc:	b580      	push	{r7, lr}
 800defe:	b084      	sub	sp, #16
 800df00:	af00      	add	r7, sp, #0
 800df02:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800df04:	687b      	ldr	r3, [r7, #4]
 800df06:	60bb      	str	r3, [r7, #8]

  err_t err = netconn_err(msg->conn);
 800df08:	68bb      	ldr	r3, [r7, #8]
 800df0a:	681b      	ldr	r3, [r3, #0]
 800df0c:	4618      	mov	r0, r3
 800df0e:	f7fe ff66 	bl	800cdde <netconn_err>
 800df12:	4603      	mov	r3, r0
 800df14:	73fb      	strb	r3, [r7, #15]
  if (err == ERR_OK) {
 800df16:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800df1a:	2b00      	cmp	r3, #0
 800df1c:	d135      	bne.n	800df8a <lwip_netconn_do_send+0x8e>
    if (msg->conn->pcb.tcp != NULL) {
 800df1e:	68bb      	ldr	r3, [r7, #8]
 800df20:	681b      	ldr	r3, [r3, #0]
 800df22:	685b      	ldr	r3, [r3, #4]
 800df24:	2b00      	cmp	r3, #0
 800df26:	d02e      	beq.n	800df86 <lwip_netconn_do_send+0x8a>
      switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 800df28:	68bb      	ldr	r3, [r7, #8]
 800df2a:	681b      	ldr	r3, [r3, #0]
 800df2c:	781b      	ldrb	r3, [r3, #0]
 800df2e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800df32:	2b20      	cmp	r3, #32
 800df34:	d123      	bne.n	800df7e <lwip_netconn_do_send+0x82>
            err = udp_sendto_chksum(msg->conn->pcb.udp, msg->msg.b->p,
                                    &msg->msg.b->addr, msg->msg.b->port,
                                    msg->msg.b->flags & NETBUF_FLAG_CHKSUM, msg->msg.b->toport_chksum);
          }
#else /* LWIP_CHECKSUM_ON_COPY */
          if (ip_addr_isany_val(msg->msg.b->addr) || IP_IS_ANY_TYPE_VAL(msg->msg.b->addr)) {
 800df36:	68bb      	ldr	r3, [r7, #8]
 800df38:	689b      	ldr	r3, [r3, #8]
 800df3a:	689b      	ldr	r3, [r3, #8]
 800df3c:	2b00      	cmp	r3, #0
 800df3e:	d10c      	bne.n	800df5a <lwip_netconn_do_send+0x5e>
            err = udp_send(msg->conn->pcb.udp, msg->msg.b->p);
 800df40:	68bb      	ldr	r3, [r7, #8]
 800df42:	681b      	ldr	r3, [r3, #0]
 800df44:	685a      	ldr	r2, [r3, #4]
 800df46:	68bb      	ldr	r3, [r7, #8]
 800df48:	689b      	ldr	r3, [r3, #8]
 800df4a:	681b      	ldr	r3, [r3, #0]
 800df4c:	4619      	mov	r1, r3
 800df4e:	4610      	mov	r0, r2
 800df50:	f008 feac 	bl	8016cac <udp_send>
 800df54:	4603      	mov	r3, r0
 800df56:	73fb      	strb	r3, [r7, #15]
          } else {
            err = udp_sendto(msg->conn->pcb.udp, msg->msg.b->p, &msg->msg.b->addr, msg->msg.b->port);
          }
#endif /* LWIP_CHECKSUM_ON_COPY */
          break;
 800df58:	e017      	b.n	800df8a <lwip_netconn_do_send+0x8e>
            err = udp_sendto(msg->conn->pcb.udp, msg->msg.b->p, &msg->msg.b->addr, msg->msg.b->port);
 800df5a:	68bb      	ldr	r3, [r7, #8]
 800df5c:	681b      	ldr	r3, [r3, #0]
 800df5e:	6858      	ldr	r0, [r3, #4]
 800df60:	68bb      	ldr	r3, [r7, #8]
 800df62:	689b      	ldr	r3, [r3, #8]
 800df64:	6819      	ldr	r1, [r3, #0]
 800df66:	68bb      	ldr	r3, [r7, #8]
 800df68:	689b      	ldr	r3, [r3, #8]
 800df6a:	f103 0208 	add.w	r2, r3, #8
 800df6e:	68bb      	ldr	r3, [r7, #8]
 800df70:	689b      	ldr	r3, [r3, #8]
 800df72:	899b      	ldrh	r3, [r3, #12]
 800df74:	f008 fece 	bl	8016d14 <udp_sendto>
 800df78:	4603      	mov	r3, r0
 800df7a:	73fb      	strb	r3, [r7, #15]
          break;
 800df7c:	e005      	b.n	800df8a <lwip_netconn_do_send+0x8e>
#endif /* LWIP_UDP */
        default:
          err = ERR_CONN;
 800df7e:	23f5      	movs	r3, #245	; 0xf5
 800df80:	73fb      	strb	r3, [r7, #15]
          break;
 800df82:	bf00      	nop
 800df84:	e001      	b.n	800df8a <lwip_netconn_do_send+0x8e>
      }
    } else {
      err = ERR_CONN;
 800df86:	23f5      	movs	r3, #245	; 0xf5
 800df88:	73fb      	strb	r3, [r7, #15]
    }
  }
  msg->err = err;
 800df8a:	68bb      	ldr	r3, [r7, #8]
 800df8c:	7bfa      	ldrb	r2, [r7, #15]
 800df8e:	711a      	strb	r2, [r3, #4]
  TCPIP_APIMSG_ACK(msg);
}
 800df90:	bf00      	nop
 800df92:	3710      	adds	r7, #16
 800df94:	46bd      	mov	sp, r7
 800df96:	bd80      	pop	{r7, pc}

0800df98 <lwip_netconn_do_recv>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_recv(void *m)
{
 800df98:	b580      	push	{r7, lr}
 800df9a:	b086      	sub	sp, #24
 800df9c:	af00      	add	r7, sp, #0
 800df9e:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800dfa0:	687b      	ldr	r3, [r7, #4]
 800dfa2:	613b      	str	r3, [r7, #16]

  msg->err = ERR_OK;
 800dfa4:	693b      	ldr	r3, [r7, #16]
 800dfa6:	2200      	movs	r2, #0
 800dfa8:	711a      	strb	r2, [r3, #4]
  if (msg->conn->pcb.tcp != NULL) {
 800dfaa:	693b      	ldr	r3, [r7, #16]
 800dfac:	681b      	ldr	r3, [r3, #0]
 800dfae:	685b      	ldr	r3, [r3, #4]
 800dfb0:	2b00      	cmp	r3, #0
 800dfb2:	d022      	beq.n	800dffa <lwip_netconn_do_recv+0x62>
    if (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) {
 800dfb4:	693b      	ldr	r3, [r7, #16]
 800dfb6:	681b      	ldr	r3, [r3, #0]
 800dfb8:	781b      	ldrb	r3, [r3, #0]
 800dfba:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800dfbe:	2b10      	cmp	r3, #16
 800dfc0:	d11b      	bne.n	800dffa <lwip_netconn_do_recv+0x62>
      size_t remaining = msg->msg.r.len;
 800dfc2:	693b      	ldr	r3, [r7, #16]
 800dfc4:	689b      	ldr	r3, [r3, #8]
 800dfc6:	617b      	str	r3, [r7, #20]
      do {
        u16_t recved = (u16_t)((remaining > 0xffff) ? 0xffff : remaining);
 800dfc8:	697b      	ldr	r3, [r7, #20]
 800dfca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800dfce:	d202      	bcs.n	800dfd6 <lwip_netconn_do_recv+0x3e>
 800dfd0:	697b      	ldr	r3, [r7, #20]
 800dfd2:	b29b      	uxth	r3, r3
 800dfd4:	e001      	b.n	800dfda <lwip_netconn_do_recv+0x42>
 800dfd6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800dfda:	81fb      	strh	r3, [r7, #14]
        tcp_recved(msg->conn->pcb.tcp, recved);
 800dfdc:	693b      	ldr	r3, [r7, #16]
 800dfde:	681b      	ldr	r3, [r3, #0]
 800dfe0:	685b      	ldr	r3, [r3, #4]
 800dfe2:	89fa      	ldrh	r2, [r7, #14]
 800dfe4:	4611      	mov	r1, r2
 800dfe6:	4618      	mov	r0, r3
 800dfe8:	f002 fe9c 	bl	8010d24 <tcp_recved>
        remaining -= recved;
 800dfec:	89fb      	ldrh	r3, [r7, #14]
 800dfee:	697a      	ldr	r2, [r7, #20]
 800dff0:	1ad3      	subs	r3, r2, r3
 800dff2:	617b      	str	r3, [r7, #20]
      } while (remaining != 0);
 800dff4:	697b      	ldr	r3, [r7, #20]
 800dff6:	2b00      	cmp	r3, #0
 800dff8:	d1e6      	bne.n	800dfc8 <lwip_netconn_do_recv+0x30>
    }
  }
  TCPIP_APIMSG_ACK(msg);
}
 800dffa:	bf00      	nop
 800dffc:	3718      	adds	r7, #24
 800dffe:	46bd      	mov	sp, r7
 800e000:	bd80      	pop	{r7, pc}
	...

0800e004 <lwip_netconn_do_writemore>:
 * @return ERR_OK
 *         ERR_MEM if LWIP_TCPIP_CORE_LOCKING=1 and sending hasn't yet finished
 */
static err_t
lwip_netconn_do_writemore(struct netconn *conn  WRITE_DELAYED_PARAM)
{
 800e004:	b580      	push	{r7, lr}
 800e006:	b088      	sub	sp, #32
 800e008:	af00      	add	r7, sp, #0
 800e00a:	6078      	str	r0, [r7, #4]
 800e00c:	460b      	mov	r3, r1
 800e00e:	70fb      	strb	r3, [r7, #3]
  err_t err;
  const void *dataptr;
  u16_t len, available;
  u8_t write_finished = 0;
 800e010:	2300      	movs	r3, #0
 800e012:	76fb      	strb	r3, [r7, #27]
  size_t diff;
  u8_t dontblock;
  u8_t apiflags;
  u8_t write_more;

  LWIP_ASSERT("conn != NULL", conn != NULL);
 800e014:	687b      	ldr	r3, [r7, #4]
 800e016:	2b00      	cmp	r3, #0
 800e018:	d106      	bne.n	800e028 <lwip_netconn_do_writemore+0x24>
 800e01a:	4b96      	ldr	r3, [pc, #600]	; (800e274 <lwip_netconn_do_writemore+0x270>)
 800e01c:	f240 6273 	movw	r2, #1651	; 0x673
 800e020:	4995      	ldr	r1, [pc, #596]	; (800e278 <lwip_netconn_do_writemore+0x274>)
 800e022:	4896      	ldr	r0, [pc, #600]	; (800e27c <lwip_netconn_do_writemore+0x278>)
 800e024:	f00c fe80 	bl	801ad28 <iprintf>
  LWIP_ASSERT("conn->state == NETCONN_WRITE", (conn->state == NETCONN_WRITE));
 800e028:	687b      	ldr	r3, [r7, #4]
 800e02a:	785b      	ldrb	r3, [r3, #1]
 800e02c:	2b01      	cmp	r3, #1
 800e02e:	d006      	beq.n	800e03e <lwip_netconn_do_writemore+0x3a>
 800e030:	4b90      	ldr	r3, [pc, #576]	; (800e274 <lwip_netconn_do_writemore+0x270>)
 800e032:	f240 6274 	movw	r2, #1652	; 0x674
 800e036:	4992      	ldr	r1, [pc, #584]	; (800e280 <lwip_netconn_do_writemore+0x27c>)
 800e038:	4890      	ldr	r0, [pc, #576]	; (800e27c <lwip_netconn_do_writemore+0x278>)
 800e03a:	f00c fe75 	bl	801ad28 <iprintf>
  LWIP_ASSERT("conn->current_msg != NULL", conn->current_msg != NULL);
 800e03e:	687b      	ldr	r3, [r7, #4]
 800e040:	6a1b      	ldr	r3, [r3, #32]
 800e042:	2b00      	cmp	r3, #0
 800e044:	d106      	bne.n	800e054 <lwip_netconn_do_writemore+0x50>
 800e046:	4b8b      	ldr	r3, [pc, #556]	; (800e274 <lwip_netconn_do_writemore+0x270>)
 800e048:	f240 6275 	movw	r2, #1653	; 0x675
 800e04c:	498d      	ldr	r1, [pc, #564]	; (800e284 <lwip_netconn_do_writemore+0x280>)
 800e04e:	488b      	ldr	r0, [pc, #556]	; (800e27c <lwip_netconn_do_writemore+0x278>)
 800e050:	f00c fe6a 	bl	801ad28 <iprintf>
  LWIP_ASSERT("conn->pcb.tcp != NULL", conn->pcb.tcp != NULL);
 800e054:	687b      	ldr	r3, [r7, #4]
 800e056:	685b      	ldr	r3, [r3, #4]
 800e058:	2b00      	cmp	r3, #0
 800e05a:	d106      	bne.n	800e06a <lwip_netconn_do_writemore+0x66>
 800e05c:	4b85      	ldr	r3, [pc, #532]	; (800e274 <lwip_netconn_do_writemore+0x270>)
 800e05e:	f240 6276 	movw	r2, #1654	; 0x676
 800e062:	4989      	ldr	r1, [pc, #548]	; (800e288 <lwip_netconn_do_writemore+0x284>)
 800e064:	4885      	ldr	r0, [pc, #532]	; (800e27c <lwip_netconn_do_writemore+0x278>)
 800e066:	f00c fe5f 	bl	801ad28 <iprintf>
  LWIP_ASSERT("conn->current_msg->msg.w.offset < conn->current_msg->msg.w.len",
 800e06a:	687b      	ldr	r3, [r7, #4]
 800e06c:	6a1b      	ldr	r3, [r3, #32]
 800e06e:	699a      	ldr	r2, [r3, #24]
 800e070:	687b      	ldr	r3, [r7, #4]
 800e072:	6a1b      	ldr	r3, [r3, #32]
 800e074:	695b      	ldr	r3, [r3, #20]
 800e076:	429a      	cmp	r2, r3
 800e078:	d306      	bcc.n	800e088 <lwip_netconn_do_writemore+0x84>
 800e07a:	4b7e      	ldr	r3, [pc, #504]	; (800e274 <lwip_netconn_do_writemore+0x270>)
 800e07c:	f44f 62cf 	mov.w	r2, #1656	; 0x678
 800e080:	4982      	ldr	r1, [pc, #520]	; (800e28c <lwip_netconn_do_writemore+0x288>)
 800e082:	487e      	ldr	r0, [pc, #504]	; (800e27c <lwip_netconn_do_writemore+0x278>)
 800e084:	f00c fe50 	bl	801ad28 <iprintf>
              conn->current_msg->msg.w.offset < conn->current_msg->msg.w.len);
  LWIP_ASSERT("conn->current_msg->msg.w.vector_cnt > 0", conn->current_msg->msg.w.vector_cnt > 0);
 800e088:	687b      	ldr	r3, [r7, #4]
 800e08a:	6a1b      	ldr	r3, [r3, #32]
 800e08c:	899b      	ldrh	r3, [r3, #12]
 800e08e:	2b00      	cmp	r3, #0
 800e090:	d106      	bne.n	800e0a0 <lwip_netconn_do_writemore+0x9c>
 800e092:	4b78      	ldr	r3, [pc, #480]	; (800e274 <lwip_netconn_do_writemore+0x270>)
 800e094:	f240 6279 	movw	r2, #1657	; 0x679
 800e098:	497d      	ldr	r1, [pc, #500]	; (800e290 <lwip_netconn_do_writemore+0x28c>)
 800e09a:	4878      	ldr	r0, [pc, #480]	; (800e27c <lwip_netconn_do_writemore+0x278>)
 800e09c:	f00c fe44 	bl	801ad28 <iprintf>

  apiflags = conn->current_msg->msg.w.apiflags;
 800e0a0:	687b      	ldr	r3, [r7, #4]
 800e0a2:	6a1b      	ldr	r3, [r3, #32]
 800e0a4:	7f1b      	ldrb	r3, [r3, #28]
 800e0a6:	76bb      	strb	r3, [r7, #26]
  dontblock = netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK);
 800e0a8:	687b      	ldr	r3, [r7, #4]
 800e0aa:	7f1b      	ldrb	r3, [r3, #28]
 800e0ac:	f003 0302 	and.w	r3, r3, #2
 800e0b0:	2b00      	cmp	r3, #0
 800e0b2:	d104      	bne.n	800e0be <lwip_netconn_do_writemore+0xba>
 800e0b4:	7ebb      	ldrb	r3, [r7, #26]
 800e0b6:	f003 0304 	and.w	r3, r3, #4
 800e0ba:	2b00      	cmp	r3, #0
 800e0bc:	d001      	beq.n	800e0c2 <lwip_netconn_do_writemore+0xbe>
 800e0be:	2301      	movs	r3, #1
 800e0c0:	e000      	b.n	800e0c4 <lwip_netconn_do_writemore+0xc0>
 800e0c2:	2300      	movs	r3, #0
 800e0c4:	763b      	strb	r3, [r7, #24]
    }
  } else
#endif /* LWIP_SO_SNDTIMEO */
  {
    do {
      dataptr = (const u8_t *)conn->current_msg->msg.w.vector->ptr + conn->current_msg->msg.w.vector_off;
 800e0c6:	687b      	ldr	r3, [r7, #4]
 800e0c8:	6a1b      	ldr	r3, [r3, #32]
 800e0ca:	689b      	ldr	r3, [r3, #8]
 800e0cc:	681a      	ldr	r2, [r3, #0]
 800e0ce:	687b      	ldr	r3, [r7, #4]
 800e0d0:	6a1b      	ldr	r3, [r3, #32]
 800e0d2:	691b      	ldr	r3, [r3, #16]
 800e0d4:	4413      	add	r3, r2
 800e0d6:	617b      	str	r3, [r7, #20]
      diff = conn->current_msg->msg.w.vector->len - conn->current_msg->msg.w.vector_off;
 800e0d8:	687b      	ldr	r3, [r7, #4]
 800e0da:	6a1b      	ldr	r3, [r3, #32]
 800e0dc:	689b      	ldr	r3, [r3, #8]
 800e0de:	685a      	ldr	r2, [r3, #4]
 800e0e0:	687b      	ldr	r3, [r7, #4]
 800e0e2:	6a1b      	ldr	r3, [r3, #32]
 800e0e4:	691b      	ldr	r3, [r3, #16]
 800e0e6:	1ad3      	subs	r3, r2, r3
 800e0e8:	613b      	str	r3, [r7, #16]
      if (diff > 0xffffUL) { /* max_u16_t */
 800e0ea:	693b      	ldr	r3, [r7, #16]
 800e0ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e0f0:	d307      	bcc.n	800e102 <lwip_netconn_do_writemore+0xfe>
        len = 0xffff;
 800e0f2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800e0f6:	83bb      	strh	r3, [r7, #28]
        apiflags |= TCP_WRITE_FLAG_MORE;
 800e0f8:	7ebb      	ldrb	r3, [r7, #26]
 800e0fa:	f043 0302 	orr.w	r3, r3, #2
 800e0fe:	76bb      	strb	r3, [r7, #26]
 800e100:	e001      	b.n	800e106 <lwip_netconn_do_writemore+0x102>
      } else {
        len = (u16_t)diff;
 800e102:	693b      	ldr	r3, [r7, #16]
 800e104:	83bb      	strh	r3, [r7, #28]
      }
      available = tcp_sndbuf(conn->pcb.tcp);
 800e106:	687b      	ldr	r3, [r7, #4]
 800e108:	685b      	ldr	r3, [r3, #4]
 800e10a:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 800e10e:	81fb      	strh	r3, [r7, #14]
      if (available < len) {
 800e110:	89fa      	ldrh	r2, [r7, #14]
 800e112:	8bbb      	ldrh	r3, [r7, #28]
 800e114:	429a      	cmp	r2, r3
 800e116:	d216      	bcs.n	800e146 <lwip_netconn_do_writemore+0x142>
        /* don't try to write more than sendbuf */
        len = available;
 800e118:	89fb      	ldrh	r3, [r7, #14]
 800e11a:	83bb      	strh	r3, [r7, #28]
        if (dontblock) {
 800e11c:	7e3b      	ldrb	r3, [r7, #24]
 800e11e:	2b00      	cmp	r3, #0
 800e120:	d00d      	beq.n	800e13e <lwip_netconn_do_writemore+0x13a>
          if (!len) {
 800e122:	8bbb      	ldrh	r3, [r7, #28]
 800e124:	2b00      	cmp	r3, #0
 800e126:	d10e      	bne.n	800e146 <lwip_netconn_do_writemore+0x142>
            /* set error according to partial write or not */
            err = (conn->current_msg->msg.w.offset == 0) ? ERR_WOULDBLOCK : ERR_OK;
 800e128:	687b      	ldr	r3, [r7, #4]
 800e12a:	6a1b      	ldr	r3, [r3, #32]
 800e12c:	699b      	ldr	r3, [r3, #24]
 800e12e:	2b00      	cmp	r3, #0
 800e130:	d102      	bne.n	800e138 <lwip_netconn_do_writemore+0x134>
 800e132:	f06f 0306 	mvn.w	r3, #6
 800e136:	e000      	b.n	800e13a <lwip_netconn_do_writemore+0x136>
 800e138:	2300      	movs	r3, #0
 800e13a:	77fb      	strb	r3, [r7, #31]
            goto err_mem;
 800e13c:	e07d      	b.n	800e23a <lwip_netconn_do_writemore+0x236>
          }
        } else {
          apiflags |= TCP_WRITE_FLAG_MORE;
 800e13e:	7ebb      	ldrb	r3, [r7, #26]
 800e140:	f043 0302 	orr.w	r3, r3, #2
 800e144:	76bb      	strb	r3, [r7, #26]
        }
      }
      LWIP_ASSERT("lwip_netconn_do_writemore: invalid length!",
 800e146:	687b      	ldr	r3, [r7, #4]
 800e148:	6a1b      	ldr	r3, [r3, #32]
 800e14a:	691a      	ldr	r2, [r3, #16]
 800e14c:	8bbb      	ldrh	r3, [r7, #28]
 800e14e:	441a      	add	r2, r3
 800e150:	687b      	ldr	r3, [r7, #4]
 800e152:	6a1b      	ldr	r3, [r3, #32]
 800e154:	689b      	ldr	r3, [r3, #8]
 800e156:	685b      	ldr	r3, [r3, #4]
 800e158:	429a      	cmp	r2, r3
 800e15a:	d906      	bls.n	800e16a <lwip_netconn_do_writemore+0x166>
 800e15c:	4b45      	ldr	r3, [pc, #276]	; (800e274 <lwip_netconn_do_writemore+0x270>)
 800e15e:	f240 62a4 	movw	r2, #1700	; 0x6a4
 800e162:	494c      	ldr	r1, [pc, #304]	; (800e294 <lwip_netconn_do_writemore+0x290>)
 800e164:	4845      	ldr	r0, [pc, #276]	; (800e27c <lwip_netconn_do_writemore+0x278>)
 800e166:	f00c fddf 	bl	801ad28 <iprintf>
                  ((conn->current_msg->msg.w.vector_off + len) <= conn->current_msg->msg.w.vector->len));
      /* we should loop around for more sending in the following cases:
           1) We couldn't finish the current vector because of 16-bit size limitations.
              tcp_write() and tcp_sndbuf() both are limited to 16-bit sizes
           2) We are sending the remainder of the current vector and have more */
      if ((len == 0xffff && diff > 0xffffUL) ||
 800e16a:	8bbb      	ldrh	r3, [r7, #28]
 800e16c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800e170:	4293      	cmp	r3, r2
 800e172:	d103      	bne.n	800e17c <lwip_netconn_do_writemore+0x178>
 800e174:	693b      	ldr	r3, [r7, #16]
 800e176:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e17a:	d209      	bcs.n	800e190 <lwip_netconn_do_writemore+0x18c>
          (len == (u16_t)diff && conn->current_msg->msg.w.vector_cnt > 1)) {
 800e17c:	693b      	ldr	r3, [r7, #16]
 800e17e:	b29b      	uxth	r3, r3
      if ((len == 0xffff && diff > 0xffffUL) ||
 800e180:	8bba      	ldrh	r2, [r7, #28]
 800e182:	429a      	cmp	r2, r3
 800e184:	d10b      	bne.n	800e19e <lwip_netconn_do_writemore+0x19a>
          (len == (u16_t)diff && conn->current_msg->msg.w.vector_cnt > 1)) {
 800e186:	687b      	ldr	r3, [r7, #4]
 800e188:	6a1b      	ldr	r3, [r3, #32]
 800e18a:	899b      	ldrh	r3, [r3, #12]
 800e18c:	2b01      	cmp	r3, #1
 800e18e:	d906      	bls.n	800e19e <lwip_netconn_do_writemore+0x19a>
        write_more = 1;
 800e190:	2301      	movs	r3, #1
 800e192:	767b      	strb	r3, [r7, #25]
        apiflags |= TCP_WRITE_FLAG_MORE;
 800e194:	7ebb      	ldrb	r3, [r7, #26]
 800e196:	f043 0302 	orr.w	r3, r3, #2
 800e19a:	76bb      	strb	r3, [r7, #26]
 800e19c:	e001      	b.n	800e1a2 <lwip_netconn_do_writemore+0x19e>
      } else {
        write_more = 0;
 800e19e:	2300      	movs	r3, #0
 800e1a0:	767b      	strb	r3, [r7, #25]
      }
      err = tcp_write(conn->pcb.tcp, dataptr, len, apiflags);
 800e1a2:	687b      	ldr	r3, [r7, #4]
 800e1a4:	6858      	ldr	r0, [r3, #4]
 800e1a6:	7ebb      	ldrb	r3, [r7, #26]
 800e1a8:	8bba      	ldrh	r2, [r7, #28]
 800e1aa:	6979      	ldr	r1, [r7, #20]
 800e1ac:	f006 fcd0 	bl	8014b50 <tcp_write>
 800e1b0:	4603      	mov	r3, r0
 800e1b2:	77fb      	strb	r3, [r7, #31]
      if (err == ERR_OK) {
 800e1b4:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800e1b8:	2b00      	cmp	r3, #0
 800e1ba:	d12c      	bne.n	800e216 <lwip_netconn_do_writemore+0x212>
        conn->current_msg->msg.w.offset += len;
 800e1bc:	687b      	ldr	r3, [r7, #4]
 800e1be:	6a1b      	ldr	r3, [r3, #32]
 800e1c0:	6999      	ldr	r1, [r3, #24]
 800e1c2:	8bba      	ldrh	r2, [r7, #28]
 800e1c4:	687b      	ldr	r3, [r7, #4]
 800e1c6:	6a1b      	ldr	r3, [r3, #32]
 800e1c8:	440a      	add	r2, r1
 800e1ca:	619a      	str	r2, [r3, #24]
        conn->current_msg->msg.w.vector_off += len;
 800e1cc:	687b      	ldr	r3, [r7, #4]
 800e1ce:	6a1b      	ldr	r3, [r3, #32]
 800e1d0:	6919      	ldr	r1, [r3, #16]
 800e1d2:	8bba      	ldrh	r2, [r7, #28]
 800e1d4:	687b      	ldr	r3, [r7, #4]
 800e1d6:	6a1b      	ldr	r3, [r3, #32]
 800e1d8:	440a      	add	r2, r1
 800e1da:	611a      	str	r2, [r3, #16]
        /* check if current vector is finished */
        if (conn->current_msg->msg.w.vector_off == conn->current_msg->msg.w.vector->len) {
 800e1dc:	687b      	ldr	r3, [r7, #4]
 800e1de:	6a1b      	ldr	r3, [r3, #32]
 800e1e0:	691a      	ldr	r2, [r3, #16]
 800e1e2:	687b      	ldr	r3, [r7, #4]
 800e1e4:	6a1b      	ldr	r3, [r3, #32]
 800e1e6:	689b      	ldr	r3, [r3, #8]
 800e1e8:	685b      	ldr	r3, [r3, #4]
 800e1ea:	429a      	cmp	r2, r3
 800e1ec:	d113      	bne.n	800e216 <lwip_netconn_do_writemore+0x212>
          conn->current_msg->msg.w.vector_cnt--;
 800e1ee:	687b      	ldr	r3, [r7, #4]
 800e1f0:	6a1b      	ldr	r3, [r3, #32]
 800e1f2:	899a      	ldrh	r2, [r3, #12]
 800e1f4:	3a01      	subs	r2, #1
 800e1f6:	b292      	uxth	r2, r2
 800e1f8:	819a      	strh	r2, [r3, #12]
          /* if we have additional vectors, move on to them */
          if (conn->current_msg->msg.w.vector_cnt > 0) {
 800e1fa:	687b      	ldr	r3, [r7, #4]
 800e1fc:	6a1b      	ldr	r3, [r3, #32]
 800e1fe:	899b      	ldrh	r3, [r3, #12]
 800e200:	2b00      	cmp	r3, #0
 800e202:	d008      	beq.n	800e216 <lwip_netconn_do_writemore+0x212>
            conn->current_msg->msg.w.vector++;
 800e204:	687b      	ldr	r3, [r7, #4]
 800e206:	6a1b      	ldr	r3, [r3, #32]
 800e208:	689a      	ldr	r2, [r3, #8]
 800e20a:	3208      	adds	r2, #8
 800e20c:	609a      	str	r2, [r3, #8]
            conn->current_msg->msg.w.vector_off = 0;
 800e20e:	687b      	ldr	r3, [r7, #4]
 800e210:	6a1b      	ldr	r3, [r3, #32]
 800e212:	2200      	movs	r2, #0
 800e214:	611a      	str	r2, [r3, #16]
          }
        }
      }
    } while (write_more && err == ERR_OK);
 800e216:	7e7b      	ldrb	r3, [r7, #25]
 800e218:	2b00      	cmp	r3, #0
 800e21a:	d004      	beq.n	800e226 <lwip_netconn_do_writemore+0x222>
 800e21c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800e220:	2b00      	cmp	r3, #0
 800e222:	f43f af50 	beq.w	800e0c6 <lwip_netconn_do_writemore+0xc2>
    /* if OK or memory error, check available space */
    if ((err == ERR_OK) || (err == ERR_MEM)) {
 800e226:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800e22a:	2b00      	cmp	r3, #0
 800e22c:	d004      	beq.n	800e238 <lwip_netconn_do_writemore+0x234>
 800e22e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800e232:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e236:	d146      	bne.n	800e2c6 <lwip_netconn_do_writemore+0x2c2>
err_mem:
 800e238:	bf00      	nop
      if (dontblock && (conn->current_msg->msg.w.offset < conn->current_msg->msg.w.len)) {
 800e23a:	7e3b      	ldrb	r3, [r7, #24]
 800e23c:	2b00      	cmp	r3, #0
 800e23e:	d02b      	beq.n	800e298 <lwip_netconn_do_writemore+0x294>
 800e240:	687b      	ldr	r3, [r7, #4]
 800e242:	6a1b      	ldr	r3, [r3, #32]
 800e244:	699a      	ldr	r2, [r3, #24]
 800e246:	687b      	ldr	r3, [r7, #4]
 800e248:	6a1b      	ldr	r3, [r3, #32]
 800e24a:	695b      	ldr	r3, [r3, #20]
 800e24c:	429a      	cmp	r2, r3
 800e24e:	d223      	bcs.n	800e298 <lwip_netconn_do_writemore+0x294>
        /* non-blocking write did not write everything: mark the pcb non-writable
           and let poll_tcp check writable space to mark the pcb writable again */
        API_EVENT(conn, NETCONN_EVT_SENDMINUS, 0);
 800e250:	687b      	ldr	r3, [r7, #4]
 800e252:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e254:	2b00      	cmp	r3, #0
 800e256:	d005      	beq.n	800e264 <lwip_netconn_do_writemore+0x260>
 800e258:	687b      	ldr	r3, [r7, #4]
 800e25a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e25c:	2200      	movs	r2, #0
 800e25e:	2103      	movs	r1, #3
 800e260:	6878      	ldr	r0, [r7, #4]
 800e262:	4798      	blx	r3
        conn->flags |= NETCONN_FLAG_CHECK_WRITESPACE;
 800e264:	687b      	ldr	r3, [r7, #4]
 800e266:	7f1b      	ldrb	r3, [r3, #28]
 800e268:	f043 0310 	orr.w	r3, r3, #16
 800e26c:	b2da      	uxtb	r2, r3
 800e26e:	687b      	ldr	r3, [r7, #4]
 800e270:	771a      	strb	r2, [r3, #28]
 800e272:	e028      	b.n	800e2c6 <lwip_netconn_do_writemore+0x2c2>
 800e274:	0801fa58 	.word	0x0801fa58
 800e278:	0801fbb0 	.word	0x0801fbb0
 800e27c:	0801fa9c 	.word	0x0801fa9c
 800e280:	0801feb8 	.word	0x0801feb8
 800e284:	0801fbc0 	.word	0x0801fbc0
 800e288:	0801fed8 	.word	0x0801fed8
 800e28c:	0801fef0 	.word	0x0801fef0
 800e290:	0801ff30 	.word	0x0801ff30
 800e294:	0801ff58 	.word	0x0801ff58
      } else if ((tcp_sndbuf(conn->pcb.tcp) <= TCP_SNDLOWAT) ||
 800e298:	687b      	ldr	r3, [r7, #4]
 800e29a:	685b      	ldr	r3, [r3, #4]
 800e29c:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 800e2a0:	f5b3 6f86 	cmp.w	r3, #1072	; 0x430
 800e2a4:	d305      	bcc.n	800e2b2 <lwip_netconn_do_writemore+0x2ae>
                 (tcp_sndqueuelen(conn->pcb.tcp) >= TCP_SNDQUEUELOWAT)) {
 800e2a6:	687b      	ldr	r3, [r7, #4]
 800e2a8:	685b      	ldr	r3, [r3, #4]
 800e2aa:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
      } else if ((tcp_sndbuf(conn->pcb.tcp) <= TCP_SNDLOWAT) ||
 800e2ae:	2b04      	cmp	r3, #4
 800e2b0:	d909      	bls.n	800e2c6 <lwip_netconn_do_writemore+0x2c2>
        /* The queued byte- or pbuf-count exceeds the configured low-water limit,
           let select mark this pcb as non-writable. */
        API_EVENT(conn, NETCONN_EVT_SENDMINUS, 0);
 800e2b2:	687b      	ldr	r3, [r7, #4]
 800e2b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e2b6:	2b00      	cmp	r3, #0
 800e2b8:	d005      	beq.n	800e2c6 <lwip_netconn_do_writemore+0x2c2>
 800e2ba:	687b      	ldr	r3, [r7, #4]
 800e2bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e2be:	2200      	movs	r2, #0
 800e2c0:	2103      	movs	r1, #3
 800e2c2:	6878      	ldr	r0, [r7, #4]
 800e2c4:	4798      	blx	r3
      }
    }

    if (err == ERR_OK) {
 800e2c6:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800e2ca:	2b00      	cmp	r3, #0
 800e2cc:	d11d      	bne.n	800e30a <lwip_netconn_do_writemore+0x306>
      err_t out_err;
      if ((conn->current_msg->msg.w.offset == conn->current_msg->msg.w.len) || dontblock) {
 800e2ce:	687b      	ldr	r3, [r7, #4]
 800e2d0:	6a1b      	ldr	r3, [r3, #32]
 800e2d2:	699a      	ldr	r2, [r3, #24]
 800e2d4:	687b      	ldr	r3, [r7, #4]
 800e2d6:	6a1b      	ldr	r3, [r3, #32]
 800e2d8:	695b      	ldr	r3, [r3, #20]
 800e2da:	429a      	cmp	r2, r3
 800e2dc:	d002      	beq.n	800e2e4 <lwip_netconn_do_writemore+0x2e0>
 800e2de:	7e3b      	ldrb	r3, [r7, #24]
 800e2e0:	2b00      	cmp	r3, #0
 800e2e2:	d001      	beq.n	800e2e8 <lwip_netconn_do_writemore+0x2e4>
        /* return sent length (caller reads length from msg.w.offset) */
        write_finished = 1;
 800e2e4:	2301      	movs	r3, #1
 800e2e6:	76fb      	strb	r3, [r7, #27]
      }
      out_err = tcp_output(conn->pcb.tcp);
 800e2e8:	687b      	ldr	r3, [r7, #4]
 800e2ea:	685b      	ldr	r3, [r3, #4]
 800e2ec:	4618      	mov	r0, r3
 800e2ee:	f007 fa1b 	bl	8015728 <tcp_output>
 800e2f2:	4603      	mov	r3, r0
 800e2f4:	733b      	strb	r3, [r7, #12]
      if (out_err == ERR_RTE) {
 800e2f6:	f997 300c 	ldrsb.w	r3, [r7, #12]
 800e2fa:	f113 0f04 	cmn.w	r3, #4
 800e2fe:	d12c      	bne.n	800e35a <lwip_netconn_do_writemore+0x356>
        /* If tcp_output fails because no route is found,
           don't try writing any more but return the error
           to the application thread. */
        err = out_err;
 800e300:	7b3b      	ldrb	r3, [r7, #12]
 800e302:	77fb      	strb	r3, [r7, #31]
        write_finished = 1;
 800e304:	2301      	movs	r3, #1
 800e306:	76fb      	strb	r3, [r7, #27]
 800e308:	e027      	b.n	800e35a <lwip_netconn_do_writemore+0x356>
      }
    } else if (err == ERR_MEM) {
 800e30a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800e30e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e312:	d120      	bne.n	800e356 <lwip_netconn_do_writemore+0x352>
         For blocking sockets, we do NOT return to the application
         thread, since ERR_MEM is only a temporary error! Non-blocking
         will remain non-writable until sent_tcp/poll_tcp is called */

      /* tcp_write returned ERR_MEM, try tcp_output anyway */
      err_t out_err = tcp_output(conn->pcb.tcp);
 800e314:	687b      	ldr	r3, [r7, #4]
 800e316:	685b      	ldr	r3, [r3, #4]
 800e318:	4618      	mov	r0, r3
 800e31a:	f007 fa05 	bl	8015728 <tcp_output>
 800e31e:	4603      	mov	r3, r0
 800e320:	737b      	strb	r3, [r7, #13]
      if (out_err == ERR_RTE) {
 800e322:	f997 300d 	ldrsb.w	r3, [r7, #13]
 800e326:	f113 0f04 	cmn.w	r3, #4
 800e32a:	d104      	bne.n	800e336 <lwip_netconn_do_writemore+0x332>
        /* If tcp_output fails because no route is found,
           don't try writing any more but return the error
           to the application thread. */
        err = out_err;
 800e32c:	7b7b      	ldrb	r3, [r7, #13]
 800e32e:	77fb      	strb	r3, [r7, #31]
        write_finished = 1;
 800e330:	2301      	movs	r3, #1
 800e332:	76fb      	strb	r3, [r7, #27]
 800e334:	e011      	b.n	800e35a <lwip_netconn_do_writemore+0x356>
      } else if (dontblock) {
 800e336:	7e3b      	ldrb	r3, [r7, #24]
 800e338:	2b00      	cmp	r3, #0
 800e33a:	d00e      	beq.n	800e35a <lwip_netconn_do_writemore+0x356>
        /* non-blocking write is done on ERR_MEM, set error according
           to partial write or not */
        err = (conn->current_msg->msg.w.offset == 0) ? ERR_WOULDBLOCK : ERR_OK;
 800e33c:	687b      	ldr	r3, [r7, #4]
 800e33e:	6a1b      	ldr	r3, [r3, #32]
 800e340:	699b      	ldr	r3, [r3, #24]
 800e342:	2b00      	cmp	r3, #0
 800e344:	d102      	bne.n	800e34c <lwip_netconn_do_writemore+0x348>
 800e346:	f06f 0306 	mvn.w	r3, #6
 800e34a:	e000      	b.n	800e34e <lwip_netconn_do_writemore+0x34a>
 800e34c:	2300      	movs	r3, #0
 800e34e:	77fb      	strb	r3, [r7, #31]
        write_finished = 1;
 800e350:	2301      	movs	r3, #1
 800e352:	76fb      	strb	r3, [r7, #27]
 800e354:	e001      	b.n	800e35a <lwip_netconn_do_writemore+0x356>
      }
    } else {
      /* On errors != ERR_MEM, we don't try writing any more but return
         the error to the application thread. */
      write_finished = 1;
 800e356:	2301      	movs	r3, #1
 800e358:	76fb      	strb	r3, [r7, #27]
    }
  }
  if (write_finished) {
 800e35a:	7efb      	ldrb	r3, [r7, #27]
 800e35c:	2b00      	cmp	r3, #0
 800e35e:	d015      	beq.n	800e38c <lwip_netconn_do_writemore+0x388>
    /* everything was written: set back connection state
       and back to application task */
    sys_sem_t *op_completed_sem = LWIP_API_MSG_SEM(conn->current_msg);
 800e360:	687b      	ldr	r3, [r7, #4]
 800e362:	6a1b      	ldr	r3, [r3, #32]
 800e364:	681b      	ldr	r3, [r3, #0]
 800e366:	330c      	adds	r3, #12
 800e368:	60bb      	str	r3, [r7, #8]
    conn->current_msg->err = err;
 800e36a:	687b      	ldr	r3, [r7, #4]
 800e36c:	6a1b      	ldr	r3, [r3, #32]
 800e36e:	7ffa      	ldrb	r2, [r7, #31]
 800e370:	711a      	strb	r2, [r3, #4]
    conn->current_msg = NULL;
 800e372:	687b      	ldr	r3, [r7, #4]
 800e374:	2200      	movs	r2, #0
 800e376:	621a      	str	r2, [r3, #32]
    conn->state = NETCONN_NONE;
 800e378:	687b      	ldr	r3, [r7, #4]
 800e37a:	2200      	movs	r2, #0
 800e37c:	705a      	strb	r2, [r3, #1]
#if LWIP_TCPIP_CORE_LOCKING
    if (delayed)
 800e37e:	78fb      	ldrb	r3, [r7, #3]
 800e380:	2b00      	cmp	r3, #0
 800e382:	d006      	beq.n	800e392 <lwip_netconn_do_writemore+0x38e>
#endif
    {
      sys_sem_signal(op_completed_sem);
 800e384:	68b8      	ldr	r0, [r7, #8]
 800e386:	f00b fc01 	bl	8019b8c <sys_sem_signal>
 800e38a:	e002      	b.n	800e392 <lwip_netconn_do_writemore+0x38e>
    }
  }
#if LWIP_TCPIP_CORE_LOCKING
  else {
    return ERR_MEM;
 800e38c:	f04f 33ff 	mov.w	r3, #4294967295
 800e390:	e000      	b.n	800e394 <lwip_netconn_do_writemore+0x390>
  }
#endif
  return ERR_OK;
 800e392:	2300      	movs	r3, #0
}
 800e394:	4618      	mov	r0, r3
 800e396:	3720      	adds	r7, #32
 800e398:	46bd      	mov	sp, r7
 800e39a:	bd80      	pop	{r7, pc}

0800e39c <lwip_netconn_do_close>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_close(void *m)
{
 800e39c:	b580      	push	{r7, lr}
 800e39e:	b084      	sub	sp, #16
 800e3a0:	af00      	add	r7, sp, #0
 800e3a2:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800e3a4:	687b      	ldr	r3, [r7, #4]
 800e3a6:	60fb      	str	r3, [r7, #12]

#if LWIP_TCP
  enum netconn_state state = msg->conn->state;
 800e3a8:	68fb      	ldr	r3, [r7, #12]
 800e3aa:	681b      	ldr	r3, [r3, #0]
 800e3ac:	785b      	ldrb	r3, [r3, #1]
 800e3ae:	72fb      	strb	r3, [r7, #11]
  /* First check if this is a TCP netconn and if it is in a correct state
      (LISTEN doesn't support half shutdown) */
  if ((msg->conn->pcb.tcp != NULL) &&
 800e3b0:	68fb      	ldr	r3, [r7, #12]
 800e3b2:	681b      	ldr	r3, [r3, #0]
 800e3b4:	685b      	ldr	r3, [r3, #4]
 800e3b6:	2b00      	cmp	r3, #0
 800e3b8:	d069      	beq.n	800e48e <lwip_netconn_do_close+0xf2>
      (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) &&
 800e3ba:	68fb      	ldr	r3, [r7, #12]
 800e3bc:	681b      	ldr	r3, [r3, #0]
 800e3be:	781b      	ldrb	r3, [r3, #0]
 800e3c0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if ((msg->conn->pcb.tcp != NULL) &&
 800e3c4:	2b10      	cmp	r3, #16
 800e3c6:	d162      	bne.n	800e48e <lwip_netconn_do_close+0xf2>
      ((msg->msg.sd.shut == NETCONN_SHUT_RDWR) || (state != NETCONN_LISTEN))) {
 800e3c8:	68fb      	ldr	r3, [r7, #12]
 800e3ca:	7a1b      	ldrb	r3, [r3, #8]
      (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) &&
 800e3cc:	2b03      	cmp	r3, #3
 800e3ce:	d002      	beq.n	800e3d6 <lwip_netconn_do_close+0x3a>
      ((msg->msg.sd.shut == NETCONN_SHUT_RDWR) || (state != NETCONN_LISTEN))) {
 800e3d0:	7afb      	ldrb	r3, [r7, #11]
 800e3d2:	2b02      	cmp	r3, #2
 800e3d4:	d05b      	beq.n	800e48e <lwip_netconn_do_close+0xf2>
    /* Check if we are in a connected state */
    if (state == NETCONN_CONNECT) {
 800e3d6:	7afb      	ldrb	r3, [r7, #11]
 800e3d8:	2b03      	cmp	r3, #3
 800e3da:	d103      	bne.n	800e3e4 <lwip_netconn_do_close+0x48>
      /* TCP connect in progress: cannot shutdown */
      msg->err = ERR_CONN;
 800e3dc:	68fb      	ldr	r3, [r7, #12]
 800e3de:	22f5      	movs	r2, #245	; 0xf5
 800e3e0:	711a      	strb	r2, [r3, #4]
    if (state == NETCONN_CONNECT) {
 800e3e2:	e059      	b.n	800e498 <lwip_netconn_do_close+0xfc>
    } else if (state == NETCONN_WRITE) {
 800e3e4:	7afb      	ldrb	r3, [r7, #11]
 800e3e6:	2b01      	cmp	r3, #1
 800e3e8:	d103      	bne.n	800e3f2 <lwip_netconn_do_close+0x56>
        msg->err = tcp_shutdown(msg->conn->pcb.tcp, 1, 0);
      }
    }
    if (state == NETCONN_NONE) {
#else /* LWIP_NETCONN_FULLDUPLEX */
      msg->err = ERR_INPROGRESS;
 800e3ea:	68fb      	ldr	r3, [r7, #12]
 800e3ec:	22fb      	movs	r2, #251	; 0xfb
 800e3ee:	711a      	strb	r2, [r3, #4]
    if (state == NETCONN_CONNECT) {
 800e3f0:	e052      	b.n	800e498 <lwip_netconn_do_close+0xfc>
    } else {
#endif /* LWIP_NETCONN_FULLDUPLEX */
      if (msg->msg.sd.shut & NETCONN_SHUT_RD) {
 800e3f2:	68fb      	ldr	r3, [r7, #12]
 800e3f4:	7a1b      	ldrb	r3, [r3, #8]
 800e3f6:	f003 0301 	and.w	r3, r3, #1
 800e3fa:	2b00      	cmp	r3, #0
 800e3fc:	d004      	beq.n	800e408 <lwip_netconn_do_close+0x6c>
#if LWIP_NETCONN_FULLDUPLEX
        /* Mark mboxes invalid */
        netconn_mark_mbox_invalid(msg->conn);
#else /* LWIP_NETCONN_FULLDUPLEX */
        netconn_drain(msg->conn);
 800e3fe:	68fb      	ldr	r3, [r7, #12]
 800e400:	681b      	ldr	r3, [r3, #0]
 800e402:	4618      	mov	r0, r3
 800e404:	f7ff f964 	bl	800d6d0 <netconn_drain>
#endif /* LWIP_NETCONN_FULLDUPLEX */
      }
      LWIP_ASSERT("already writing or closing", msg->conn->current_msg == NULL);
 800e408:	68fb      	ldr	r3, [r7, #12]
 800e40a:	681b      	ldr	r3, [r3, #0]
 800e40c:	6a1b      	ldr	r3, [r3, #32]
 800e40e:	2b00      	cmp	r3, #0
 800e410:	d006      	beq.n	800e420 <lwip_netconn_do_close+0x84>
 800e412:	4b23      	ldr	r3, [pc, #140]	; (800e4a0 <lwip_netconn_do_close+0x104>)
 800e414:	f240 72bd 	movw	r2, #1981	; 0x7bd
 800e418:	4922      	ldr	r1, [pc, #136]	; (800e4a4 <lwip_netconn_do_close+0x108>)
 800e41a:	4823      	ldr	r0, [pc, #140]	; (800e4a8 <lwip_netconn_do_close+0x10c>)
 800e41c:	f00c fc84 	bl	801ad28 <iprintf>
      msg->conn->state = NETCONN_CLOSE;
 800e420:	68fb      	ldr	r3, [r7, #12]
 800e422:	681b      	ldr	r3, [r3, #0]
 800e424:	2204      	movs	r2, #4
 800e426:	705a      	strb	r2, [r3, #1]
      msg->conn->current_msg = msg;
 800e428:	68fb      	ldr	r3, [r7, #12]
 800e42a:	681b      	ldr	r3, [r3, #0]
 800e42c:	68fa      	ldr	r2, [r7, #12]
 800e42e:	621a      	str	r2, [r3, #32]
#if LWIP_TCPIP_CORE_LOCKING
      if (lwip_netconn_do_close_internal(msg->conn, 0) != ERR_OK) {
 800e430:	68fb      	ldr	r3, [r7, #12]
 800e432:	681b      	ldr	r3, [r3, #0]
 800e434:	2100      	movs	r1, #0
 800e436:	4618      	mov	r0, r3
 800e438:	f7ff f9c8 	bl	800d7cc <lwip_netconn_do_close_internal>
 800e43c:	4603      	mov	r3, r0
 800e43e:	2b00      	cmp	r3, #0
 800e440:	d029      	beq.n	800e496 <lwip_netconn_do_close+0xfa>
        LWIP_ASSERT("state!", msg->conn->state == NETCONN_CLOSE);
 800e442:	68fb      	ldr	r3, [r7, #12]
 800e444:	681b      	ldr	r3, [r3, #0]
 800e446:	785b      	ldrb	r3, [r3, #1]
 800e448:	2b04      	cmp	r3, #4
 800e44a:	d006      	beq.n	800e45a <lwip_netconn_do_close+0xbe>
 800e44c:	4b14      	ldr	r3, [pc, #80]	; (800e4a0 <lwip_netconn_do_close+0x104>)
 800e44e:	f240 72c2 	movw	r2, #1986	; 0x7c2
 800e452:	4916      	ldr	r1, [pc, #88]	; (800e4ac <lwip_netconn_do_close+0x110>)
 800e454:	4814      	ldr	r0, [pc, #80]	; (800e4a8 <lwip_netconn_do_close+0x10c>)
 800e456:	f00c fc67 	bl	801ad28 <iprintf>
        UNLOCK_TCPIP_CORE();
 800e45a:	4815      	ldr	r0, [pc, #84]	; (800e4b0 <lwip_netconn_do_close+0x114>)
 800e45c:	f00b fc07 	bl	8019c6e <sys_mutex_unlock>
        sys_arch_sem_wait(LWIP_API_MSG_SEM(msg), 0);
 800e460:	68fb      	ldr	r3, [r7, #12]
 800e462:	681b      	ldr	r3, [r3, #0]
 800e464:	330c      	adds	r3, #12
 800e466:	2100      	movs	r1, #0
 800e468:	4618      	mov	r0, r3
 800e46a:	f00b fb5e 	bl	8019b2a <sys_arch_sem_wait>
        LOCK_TCPIP_CORE();
 800e46e:	4810      	ldr	r0, [pc, #64]	; (800e4b0 <lwip_netconn_do_close+0x114>)
 800e470:	f00b fbee 	bl	8019c50 <sys_mutex_lock>
        LWIP_ASSERT("state!", msg->conn->state == NETCONN_NONE);
 800e474:	68fb      	ldr	r3, [r7, #12]
 800e476:	681b      	ldr	r3, [r3, #0]
 800e478:	785b      	ldrb	r3, [r3, #1]
 800e47a:	2b00      	cmp	r3, #0
 800e47c:	d00b      	beq.n	800e496 <lwip_netconn_do_close+0xfa>
 800e47e:	4b08      	ldr	r3, [pc, #32]	; (800e4a0 <lwip_netconn_do_close+0x104>)
 800e480:	f240 72c6 	movw	r2, #1990	; 0x7c6
 800e484:	4909      	ldr	r1, [pc, #36]	; (800e4ac <lwip_netconn_do_close+0x110>)
 800e486:	4808      	ldr	r0, [pc, #32]	; (800e4a8 <lwip_netconn_do_close+0x10c>)
 800e488:	f00c fc4e 	bl	801ad28 <iprintf>
      }
#else /* LWIP_TCPIP_CORE_LOCKING */
      lwip_netconn_do_close_internal(msg->conn);
#endif /* LWIP_TCPIP_CORE_LOCKING */
      /* for tcp netconns, lwip_netconn_do_close_internal ACKs the message */
      return;
 800e48c:	e003      	b.n	800e496 <lwip_netconn_do_close+0xfa>
    }
  } else
#endif /* LWIP_TCP */
  {
    msg->err = ERR_CONN;
 800e48e:	68fb      	ldr	r3, [r7, #12]
 800e490:	22f5      	movs	r2, #245	; 0xf5
 800e492:	711a      	strb	r2, [r3, #4]
 800e494:	e000      	b.n	800e498 <lwip_netconn_do_close+0xfc>
      return;
 800e496:	bf00      	nop
  }
  TCPIP_APIMSG_ACK(msg);
}
 800e498:	3710      	adds	r7, #16
 800e49a:	46bd      	mov	sp, r7
 800e49c:	bd80      	pop	{r7, pc}
 800e49e:	bf00      	nop
 800e4a0:	0801fa58 	.word	0x0801fa58
 800e4a4:	0801fdfc 	.word	0x0801fdfc
 800e4a8:	0801fa9c 	.word	0x0801fa9c
 800e4ac:	0801fe18 	.word	0x0801fe18
 800e4b0:	20004588 	.word	0x20004588

0800e4b4 <netbuf_new>:
 * @return a pointer to a new netbuf
 *         NULL on lack of memory
 */
struct
netbuf *netbuf_new(void)
{
 800e4b4:	b580      	push	{r7, lr}
 800e4b6:	b082      	sub	sp, #8
 800e4b8:	af00      	add	r7, sp, #0
  struct netbuf *buf;

  buf = (struct netbuf *)memp_malloc(MEMP_NETBUF);
 800e4ba:	2006      	movs	r0, #6
 800e4bc:	f000 ff5c 	bl	800f378 <memp_malloc>
 800e4c0:	6078      	str	r0, [r7, #4]
  if (buf != NULL) {
 800e4c2:	687b      	ldr	r3, [r7, #4]
 800e4c4:	2b00      	cmp	r3, #0
 800e4c6:	d004      	beq.n	800e4d2 <netbuf_new+0x1e>
    memset(buf, 0, sizeof(struct netbuf));
 800e4c8:	2210      	movs	r2, #16
 800e4ca:	2100      	movs	r1, #0
 800e4cc:	6878      	ldr	r0, [r7, #4]
 800e4ce:	f00b fd66 	bl	8019f9e <memset>
  }
  return buf;
 800e4d2:	687b      	ldr	r3, [r7, #4]
}
 800e4d4:	4618      	mov	r0, r3
 800e4d6:	3708      	adds	r7, #8
 800e4d8:	46bd      	mov	sp, r7
 800e4da:	bd80      	pop	{r7, pc}

0800e4dc <netbuf_delete>:
 *
 * @param buf pointer to a netbuf allocated by netbuf_new()
 */
void
netbuf_delete(struct netbuf *buf)
{
 800e4dc:	b580      	push	{r7, lr}
 800e4de:	b082      	sub	sp, #8
 800e4e0:	af00      	add	r7, sp, #0
 800e4e2:	6078      	str	r0, [r7, #4]
  if (buf != NULL) {
 800e4e4:	687b      	ldr	r3, [r7, #4]
 800e4e6:	2b00      	cmp	r3, #0
 800e4e8:	d013      	beq.n	800e512 <netbuf_delete+0x36>
    if (buf->p != NULL) {
 800e4ea:	687b      	ldr	r3, [r7, #4]
 800e4ec:	681b      	ldr	r3, [r3, #0]
 800e4ee:	2b00      	cmp	r3, #0
 800e4f0:	d00b      	beq.n	800e50a <netbuf_delete+0x2e>
      pbuf_free(buf->p);
 800e4f2:	687b      	ldr	r3, [r7, #4]
 800e4f4:	681b      	ldr	r3, [r3, #0]
 800e4f6:	4618      	mov	r0, r3
 800e4f8:	f001 fdb8 	bl	801006c <pbuf_free>
      buf->p = buf->ptr = NULL;
 800e4fc:	687b      	ldr	r3, [r7, #4]
 800e4fe:	2200      	movs	r2, #0
 800e500:	605a      	str	r2, [r3, #4]
 800e502:	687b      	ldr	r3, [r7, #4]
 800e504:	685a      	ldr	r2, [r3, #4]
 800e506:	687b      	ldr	r3, [r7, #4]
 800e508:	601a      	str	r2, [r3, #0]
    }
    memp_free(MEMP_NETBUF, buf);
 800e50a:	6879      	ldr	r1, [r7, #4]
 800e50c:	2006      	movs	r0, #6
 800e50e:	f000 ff85 	bl	800f41c <memp_free>
  }
}
 800e512:	bf00      	nop
 800e514:	3708      	adds	r7, #8
 800e516:	46bd      	mov	sp, r7
 800e518:	bd80      	pop	{r7, pc}
	...

0800e51c <netbuf_ref>:
 * @return ERR_OK if data is referenced
 *         ERR_MEM if data couldn't be referenced due to lack of memory
 */
err_t
netbuf_ref(struct netbuf *buf, const void *dataptr, u16_t size)
{
 800e51c:	b580      	push	{r7, lr}
 800e51e:	b084      	sub	sp, #16
 800e520:	af00      	add	r7, sp, #0
 800e522:	60f8      	str	r0, [r7, #12]
 800e524:	60b9      	str	r1, [r7, #8]
 800e526:	4613      	mov	r3, r2
 800e528:	80fb      	strh	r3, [r7, #6]
  LWIP_ERROR("netbuf_ref: invalid buf", (buf != NULL), return ERR_ARG;);
 800e52a:	68fb      	ldr	r3, [r7, #12]
 800e52c:	2b00      	cmp	r3, #0
 800e52e:	d108      	bne.n	800e542 <netbuf_ref+0x26>
 800e530:	4b1c      	ldr	r3, [pc, #112]	; (800e5a4 <netbuf_ref+0x88>)
 800e532:	2299      	movs	r2, #153	; 0x99
 800e534:	491c      	ldr	r1, [pc, #112]	; (800e5a8 <netbuf_ref+0x8c>)
 800e536:	481d      	ldr	r0, [pc, #116]	; (800e5ac <netbuf_ref+0x90>)
 800e538:	f00c fbf6 	bl	801ad28 <iprintf>
 800e53c:	f06f 030f 	mvn.w	r3, #15
 800e540:	e02b      	b.n	800e59a <netbuf_ref+0x7e>
  if (buf->p != NULL) {
 800e542:	68fb      	ldr	r3, [r7, #12]
 800e544:	681b      	ldr	r3, [r3, #0]
 800e546:	2b00      	cmp	r3, #0
 800e548:	d004      	beq.n	800e554 <netbuf_ref+0x38>
    pbuf_free(buf->p);
 800e54a:	68fb      	ldr	r3, [r7, #12]
 800e54c:	681b      	ldr	r3, [r3, #0]
 800e54e:	4618      	mov	r0, r3
 800e550:	f001 fd8c 	bl	801006c <pbuf_free>
  }
  buf->p = pbuf_alloc(PBUF_TRANSPORT, 0, PBUF_REF);
 800e554:	2241      	movs	r2, #65	; 0x41
 800e556:	2100      	movs	r1, #0
 800e558:	2036      	movs	r0, #54	; 0x36
 800e55a:	f001 faa7 	bl	800faac <pbuf_alloc>
 800e55e:	4602      	mov	r2, r0
 800e560:	68fb      	ldr	r3, [r7, #12]
 800e562:	601a      	str	r2, [r3, #0]
  if (buf->p == NULL) {
 800e564:	68fb      	ldr	r3, [r7, #12]
 800e566:	681b      	ldr	r3, [r3, #0]
 800e568:	2b00      	cmp	r3, #0
 800e56a:	d105      	bne.n	800e578 <netbuf_ref+0x5c>
    buf->ptr = NULL;
 800e56c:	68fb      	ldr	r3, [r7, #12]
 800e56e:	2200      	movs	r2, #0
 800e570:	605a      	str	r2, [r3, #4]
    return ERR_MEM;
 800e572:	f04f 33ff 	mov.w	r3, #4294967295
 800e576:	e010      	b.n	800e59a <netbuf_ref+0x7e>
  }
  ((struct pbuf_rom *)buf->p)->payload = dataptr;
 800e578:	68fb      	ldr	r3, [r7, #12]
 800e57a:	681b      	ldr	r3, [r3, #0]
 800e57c:	68ba      	ldr	r2, [r7, #8]
 800e57e:	605a      	str	r2, [r3, #4]
  buf->p->len = buf->p->tot_len = size;
 800e580:	68fb      	ldr	r3, [r7, #12]
 800e582:	681b      	ldr	r3, [r3, #0]
 800e584:	88fa      	ldrh	r2, [r7, #6]
 800e586:	811a      	strh	r2, [r3, #8]
 800e588:	68fa      	ldr	r2, [r7, #12]
 800e58a:	6812      	ldr	r2, [r2, #0]
 800e58c:	891b      	ldrh	r3, [r3, #8]
 800e58e:	8153      	strh	r3, [r2, #10]
  buf->ptr = buf->p;
 800e590:	68fb      	ldr	r3, [r7, #12]
 800e592:	681a      	ldr	r2, [r3, #0]
 800e594:	68fb      	ldr	r3, [r7, #12]
 800e596:	605a      	str	r2, [r3, #4]
  return ERR_OK;
 800e598:	2300      	movs	r3, #0
}
 800e59a:	4618      	mov	r0, r3
 800e59c:	3710      	adds	r7, #16
 800e59e:	46bd      	mov	sp, r7
 800e5a0:	bd80      	pop	{r7, pc}
 800e5a2:	bf00      	nop
 800e5a4:	0801ffb0 	.word	0x0801ffb0
 800e5a8:	08020068 	.word	0x08020068
 800e5ac:	08020000 	.word	0x08020000

0800e5b0 <netbuf_data>:
 * @return ERR_OK if the information was retrieved,
 *         ERR_BUF on error.
 */
err_t
netbuf_data(struct netbuf *buf, void **dataptr, u16_t *len)
{
 800e5b0:	b580      	push	{r7, lr}
 800e5b2:	b084      	sub	sp, #16
 800e5b4:	af00      	add	r7, sp, #0
 800e5b6:	60f8      	str	r0, [r7, #12]
 800e5b8:	60b9      	str	r1, [r7, #8]
 800e5ba:	607a      	str	r2, [r7, #4]
  LWIP_ERROR("netbuf_data: invalid buf", (buf != NULL), return ERR_ARG;);
 800e5bc:	68fb      	ldr	r3, [r7, #12]
 800e5be:	2b00      	cmp	r3, #0
 800e5c0:	d108      	bne.n	800e5d4 <netbuf_data+0x24>
 800e5c2:	4b1b      	ldr	r3, [pc, #108]	; (800e630 <netbuf_data+0x80>)
 800e5c4:	22c6      	movs	r2, #198	; 0xc6
 800e5c6:	491b      	ldr	r1, [pc, #108]	; (800e634 <netbuf_data+0x84>)
 800e5c8:	481b      	ldr	r0, [pc, #108]	; (800e638 <netbuf_data+0x88>)
 800e5ca:	f00c fbad 	bl	801ad28 <iprintf>
 800e5ce:	f06f 030f 	mvn.w	r3, #15
 800e5d2:	e029      	b.n	800e628 <netbuf_data+0x78>
  LWIP_ERROR("netbuf_data: invalid dataptr", (dataptr != NULL), return ERR_ARG;);
 800e5d4:	68bb      	ldr	r3, [r7, #8]
 800e5d6:	2b00      	cmp	r3, #0
 800e5d8:	d108      	bne.n	800e5ec <netbuf_data+0x3c>
 800e5da:	4b15      	ldr	r3, [pc, #84]	; (800e630 <netbuf_data+0x80>)
 800e5dc:	22c7      	movs	r2, #199	; 0xc7
 800e5de:	4917      	ldr	r1, [pc, #92]	; (800e63c <netbuf_data+0x8c>)
 800e5e0:	4815      	ldr	r0, [pc, #84]	; (800e638 <netbuf_data+0x88>)
 800e5e2:	f00c fba1 	bl	801ad28 <iprintf>
 800e5e6:	f06f 030f 	mvn.w	r3, #15
 800e5ea:	e01d      	b.n	800e628 <netbuf_data+0x78>
  LWIP_ERROR("netbuf_data: invalid len", (len != NULL), return ERR_ARG;);
 800e5ec:	687b      	ldr	r3, [r7, #4]
 800e5ee:	2b00      	cmp	r3, #0
 800e5f0:	d108      	bne.n	800e604 <netbuf_data+0x54>
 800e5f2:	4b0f      	ldr	r3, [pc, #60]	; (800e630 <netbuf_data+0x80>)
 800e5f4:	22c8      	movs	r2, #200	; 0xc8
 800e5f6:	4912      	ldr	r1, [pc, #72]	; (800e640 <netbuf_data+0x90>)
 800e5f8:	480f      	ldr	r0, [pc, #60]	; (800e638 <netbuf_data+0x88>)
 800e5fa:	f00c fb95 	bl	801ad28 <iprintf>
 800e5fe:	f06f 030f 	mvn.w	r3, #15
 800e602:	e011      	b.n	800e628 <netbuf_data+0x78>

  if (buf->ptr == NULL) {
 800e604:	68fb      	ldr	r3, [r7, #12]
 800e606:	685b      	ldr	r3, [r3, #4]
 800e608:	2b00      	cmp	r3, #0
 800e60a:	d102      	bne.n	800e612 <netbuf_data+0x62>
    return ERR_BUF;
 800e60c:	f06f 0301 	mvn.w	r3, #1
 800e610:	e00a      	b.n	800e628 <netbuf_data+0x78>
  }
  *dataptr = buf->ptr->payload;
 800e612:	68fb      	ldr	r3, [r7, #12]
 800e614:	685b      	ldr	r3, [r3, #4]
 800e616:	685a      	ldr	r2, [r3, #4]
 800e618:	68bb      	ldr	r3, [r7, #8]
 800e61a:	601a      	str	r2, [r3, #0]
  *len = buf->ptr->len;
 800e61c:	68fb      	ldr	r3, [r7, #12]
 800e61e:	685b      	ldr	r3, [r3, #4]
 800e620:	895a      	ldrh	r2, [r3, #10]
 800e622:	687b      	ldr	r3, [r7, #4]
 800e624:	801a      	strh	r2, [r3, #0]
  return ERR_OK;
 800e626:	2300      	movs	r3, #0
}
 800e628:	4618      	mov	r0, r3
 800e62a:	3710      	adds	r7, #16
 800e62c:	46bd      	mov	sp, r7
 800e62e:	bd80      	pop	{r7, pc}
 800e630:	0801ffb0 	.word	0x0801ffb0
 800e634:	080200b8 	.word	0x080200b8
 800e638:	08020000 	.word	0x08020000
 800e63c:	080200d4 	.word	0x080200d4
 800e640:	080200f4 	.word	0x080200f4

0800e644 <netbuf_next>:
 *         1  if moved to the next part but now there is no next part
 *         0  if moved to the next part and there are still more parts
 */
s8_t
netbuf_next(struct netbuf *buf)
{
 800e644:	b580      	push	{r7, lr}
 800e646:	b082      	sub	sp, #8
 800e648:	af00      	add	r7, sp, #0
 800e64a:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("netbuf_next: invalid buf", (buf != NULL), return -1;);
 800e64c:	687b      	ldr	r3, [r7, #4]
 800e64e:	2b00      	cmp	r3, #0
 800e650:	d108      	bne.n	800e664 <netbuf_next+0x20>
 800e652:	4b11      	ldr	r3, [pc, #68]	; (800e698 <netbuf_next+0x54>)
 800e654:	22e0      	movs	r2, #224	; 0xe0
 800e656:	4911      	ldr	r1, [pc, #68]	; (800e69c <netbuf_next+0x58>)
 800e658:	4811      	ldr	r0, [pc, #68]	; (800e6a0 <netbuf_next+0x5c>)
 800e65a:	f00c fb65 	bl	801ad28 <iprintf>
 800e65e:	f04f 33ff 	mov.w	r3, #4294967295
 800e662:	e014      	b.n	800e68e <netbuf_next+0x4a>
  if (buf->ptr->next == NULL) {
 800e664:	687b      	ldr	r3, [r7, #4]
 800e666:	685b      	ldr	r3, [r3, #4]
 800e668:	681b      	ldr	r3, [r3, #0]
 800e66a:	2b00      	cmp	r3, #0
 800e66c:	d102      	bne.n	800e674 <netbuf_next+0x30>
    return -1;
 800e66e:	f04f 33ff 	mov.w	r3, #4294967295
 800e672:	e00c      	b.n	800e68e <netbuf_next+0x4a>
  }
  buf->ptr = buf->ptr->next;
 800e674:	687b      	ldr	r3, [r7, #4]
 800e676:	685b      	ldr	r3, [r3, #4]
 800e678:	681a      	ldr	r2, [r3, #0]
 800e67a:	687b      	ldr	r3, [r7, #4]
 800e67c:	605a      	str	r2, [r3, #4]
  if (buf->ptr->next == NULL) {
 800e67e:	687b      	ldr	r3, [r7, #4]
 800e680:	685b      	ldr	r3, [r3, #4]
 800e682:	681b      	ldr	r3, [r3, #0]
 800e684:	2b00      	cmp	r3, #0
 800e686:	d101      	bne.n	800e68c <netbuf_next+0x48>
    return 1;
 800e688:	2301      	movs	r3, #1
 800e68a:	e000      	b.n	800e68e <netbuf_next+0x4a>
  }
  return 0;
 800e68c:	2300      	movs	r3, #0
}
 800e68e:	4618      	mov	r0, r3
 800e690:	3708      	adds	r7, #8
 800e692:	46bd      	mov	sp, r7
 800e694:	bd80      	pop	{r7, pc}
 800e696:	bf00      	nop
 800e698:	0801ffb0 	.word	0x0801ffb0
 800e69c:	08020110 	.word	0x08020110
 800e6a0:	08020000 	.word	0x08020000

0800e6a4 <tcpip_timeouts_mbox_fetch>:
 * @param mbox the mbox to fetch the message from
 * @param msg the place to store the message
 */
static void
tcpip_timeouts_mbox_fetch(sys_mbox_t *mbox, void **msg)
{
 800e6a4:	b580      	push	{r7, lr}
 800e6a6:	b084      	sub	sp, #16
 800e6a8:	af00      	add	r7, sp, #0
 800e6aa:	6078      	str	r0, [r7, #4]
 800e6ac:	6039      	str	r1, [r7, #0]
  u32_t sleeptime, res;

again:
  LWIP_ASSERT_CORE_LOCKED();

  sleeptime = sys_timeouts_sleeptime();
 800e6ae:	f008 f903 	bl	80168b8 <sys_timeouts_sleeptime>
 800e6b2:	60f8      	str	r0, [r7, #12]
  if (sleeptime == SYS_TIMEOUTS_SLEEPTIME_INFINITE) {
 800e6b4:	68fb      	ldr	r3, [r7, #12]
 800e6b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e6ba:	d10b      	bne.n	800e6d4 <tcpip_timeouts_mbox_fetch+0x30>
    UNLOCK_TCPIP_CORE();
 800e6bc:	4813      	ldr	r0, [pc, #76]	; (800e70c <tcpip_timeouts_mbox_fetch+0x68>)
 800e6be:	f00b fad6 	bl	8019c6e <sys_mutex_unlock>
    sys_arch_mbox_fetch(mbox, msg, 0);
 800e6c2:	2200      	movs	r2, #0
 800e6c4:	6839      	ldr	r1, [r7, #0]
 800e6c6:	6878      	ldr	r0, [r7, #4]
 800e6c8:	f00b f98e 	bl	80199e8 <sys_arch_mbox_fetch>
    LOCK_TCPIP_CORE();
 800e6cc:	480f      	ldr	r0, [pc, #60]	; (800e70c <tcpip_timeouts_mbox_fetch+0x68>)
 800e6ce:	f00b fabf 	bl	8019c50 <sys_mutex_lock>
    return;
 800e6d2:	e018      	b.n	800e706 <tcpip_timeouts_mbox_fetch+0x62>
  } else if (sleeptime == 0) {
 800e6d4:	68fb      	ldr	r3, [r7, #12]
 800e6d6:	2b00      	cmp	r3, #0
 800e6d8:	d102      	bne.n	800e6e0 <tcpip_timeouts_mbox_fetch+0x3c>
    sys_check_timeouts();
 800e6da:	f008 f8b3 	bl	8016844 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 800e6de:	e7e6      	b.n	800e6ae <tcpip_timeouts_mbox_fetch+0xa>
  }

  UNLOCK_TCPIP_CORE();
 800e6e0:	480a      	ldr	r0, [pc, #40]	; (800e70c <tcpip_timeouts_mbox_fetch+0x68>)
 800e6e2:	f00b fac4 	bl	8019c6e <sys_mutex_unlock>
  res = sys_arch_mbox_fetch(mbox, msg, sleeptime);
 800e6e6:	68fa      	ldr	r2, [r7, #12]
 800e6e8:	6839      	ldr	r1, [r7, #0]
 800e6ea:	6878      	ldr	r0, [r7, #4]
 800e6ec:	f00b f97c 	bl	80199e8 <sys_arch_mbox_fetch>
 800e6f0:	60b8      	str	r0, [r7, #8]
  LOCK_TCPIP_CORE();
 800e6f2:	4806      	ldr	r0, [pc, #24]	; (800e70c <tcpip_timeouts_mbox_fetch+0x68>)
 800e6f4:	f00b faac 	bl	8019c50 <sys_mutex_lock>
  if (res == SYS_ARCH_TIMEOUT) {
 800e6f8:	68bb      	ldr	r3, [r7, #8]
 800e6fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e6fe:	d102      	bne.n	800e706 <tcpip_timeouts_mbox_fetch+0x62>
    /* If a SYS_ARCH_TIMEOUT value is returned, a timeout occurred
       before a message could be fetched. */
    sys_check_timeouts();
 800e700:	f008 f8a0 	bl	8016844 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 800e704:	e7d3      	b.n	800e6ae <tcpip_timeouts_mbox_fetch+0xa>
  }
}
 800e706:	3710      	adds	r7, #16
 800e708:	46bd      	mov	sp, r7
 800e70a:	bd80      	pop	{r7, pc}
 800e70c:	20004588 	.word	0x20004588

0800e710 <tcpip_thread>:
 *
 * @param arg unused argument
 */
static void
tcpip_thread(void *arg)
{
 800e710:	b580      	push	{r7, lr}
 800e712:	b084      	sub	sp, #16
 800e714:	af00      	add	r7, sp, #0
 800e716:	6078      	str	r0, [r7, #4]
  struct tcpip_msg *msg;
  LWIP_UNUSED_ARG(arg);

  LWIP_MARK_TCPIP_THREAD();

  LOCK_TCPIP_CORE();
 800e718:	4810      	ldr	r0, [pc, #64]	; (800e75c <tcpip_thread+0x4c>)
 800e71a:	f00b fa99 	bl	8019c50 <sys_mutex_lock>
  if (tcpip_init_done != NULL) {
 800e71e:	4b10      	ldr	r3, [pc, #64]	; (800e760 <tcpip_thread+0x50>)
 800e720:	681b      	ldr	r3, [r3, #0]
 800e722:	2b00      	cmp	r3, #0
 800e724:	d005      	beq.n	800e732 <tcpip_thread+0x22>
    tcpip_init_done(tcpip_init_done_arg);
 800e726:	4b0e      	ldr	r3, [pc, #56]	; (800e760 <tcpip_thread+0x50>)
 800e728:	681b      	ldr	r3, [r3, #0]
 800e72a:	4a0e      	ldr	r2, [pc, #56]	; (800e764 <tcpip_thread+0x54>)
 800e72c:	6812      	ldr	r2, [r2, #0]
 800e72e:	4610      	mov	r0, r2
 800e730:	4798      	blx	r3
  }

  while (1) {                          /* MAIN Loop */
    LWIP_TCPIP_THREAD_ALIVE();
    /* wait for a message, timeouts are processed while waiting */
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 800e732:	f107 030c 	add.w	r3, r7, #12
 800e736:	4619      	mov	r1, r3
 800e738:	480b      	ldr	r0, [pc, #44]	; (800e768 <tcpip_thread+0x58>)
 800e73a:	f7ff ffb3 	bl	800e6a4 <tcpip_timeouts_mbox_fetch>
    if (msg == NULL) {
 800e73e:	68fb      	ldr	r3, [r7, #12]
 800e740:	2b00      	cmp	r3, #0
 800e742:	d106      	bne.n	800e752 <tcpip_thread+0x42>
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: NULL\n"));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 800e744:	4b09      	ldr	r3, [pc, #36]	; (800e76c <tcpip_thread+0x5c>)
 800e746:	2291      	movs	r2, #145	; 0x91
 800e748:	4909      	ldr	r1, [pc, #36]	; (800e770 <tcpip_thread+0x60>)
 800e74a:	480a      	ldr	r0, [pc, #40]	; (800e774 <tcpip_thread+0x64>)
 800e74c:	f00c faec 	bl	801ad28 <iprintf>
      continue;
 800e750:	e003      	b.n	800e75a <tcpip_thread+0x4a>
    }
    tcpip_thread_handle_msg(msg);
 800e752:	68fb      	ldr	r3, [r7, #12]
 800e754:	4618      	mov	r0, r3
 800e756:	f000 f80f 	bl	800e778 <tcpip_thread_handle_msg>
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 800e75a:	e7ea      	b.n	800e732 <tcpip_thread+0x22>
 800e75c:	20004588 	.word	0x20004588
 800e760:	20000840 	.word	0x20000840
 800e764:	20000844 	.word	0x20000844
 800e768:	20000848 	.word	0x20000848
 800e76c:	08020148 	.word	0x08020148
 800e770:	08020178 	.word	0x08020178
 800e774:	08020198 	.word	0x08020198

0800e778 <tcpip_thread_handle_msg>:
/* Handle a single tcpip_msg
 * This is in its own function for access by tests only.
 */
static void
tcpip_thread_handle_msg(struct tcpip_msg *msg)
{
 800e778:	b580      	push	{r7, lr}
 800e77a:	b082      	sub	sp, #8
 800e77c:	af00      	add	r7, sp, #0
 800e77e:	6078      	str	r0, [r7, #4]
  switch (msg->type) {
 800e780:	687b      	ldr	r3, [r7, #4]
 800e782:	781b      	ldrb	r3, [r3, #0]
 800e784:	2b01      	cmp	r3, #1
 800e786:	d018      	beq.n	800e7ba <tcpip_thread_handle_msg+0x42>
 800e788:	2b02      	cmp	r3, #2
 800e78a:	d021      	beq.n	800e7d0 <tcpip_thread_handle_msg+0x58>
 800e78c:	2b00      	cmp	r3, #0
 800e78e:	d126      	bne.n	800e7de <tcpip_thread_handle_msg+0x66>
#endif /* !LWIP_TCPIP_CORE_LOCKING */

#if !LWIP_TCPIP_CORE_LOCKING_INPUT
    case TCPIP_MSG_INPKT:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: PACKET %p\n", (void *)msg));
      if (msg->msg.inp.input_fn(msg->msg.inp.p, msg->msg.inp.netif) != ERR_OK) {
 800e790:	687b      	ldr	r3, [r7, #4]
 800e792:	68db      	ldr	r3, [r3, #12]
 800e794:	687a      	ldr	r2, [r7, #4]
 800e796:	6850      	ldr	r0, [r2, #4]
 800e798:	687a      	ldr	r2, [r7, #4]
 800e79a:	6892      	ldr	r2, [r2, #8]
 800e79c:	4611      	mov	r1, r2
 800e79e:	4798      	blx	r3
 800e7a0:	4603      	mov	r3, r0
 800e7a2:	2b00      	cmp	r3, #0
 800e7a4:	d004      	beq.n	800e7b0 <tcpip_thread_handle_msg+0x38>
        pbuf_free(msg->msg.inp.p);
 800e7a6:	687b      	ldr	r3, [r7, #4]
 800e7a8:	685b      	ldr	r3, [r3, #4]
 800e7aa:	4618      	mov	r0, r3
 800e7ac:	f001 fc5e 	bl	801006c <pbuf_free>
      }
      memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 800e7b0:	6879      	ldr	r1, [r7, #4]
 800e7b2:	2009      	movs	r0, #9
 800e7b4:	f000 fe32 	bl	800f41c <memp_free>
      break;
 800e7b8:	e018      	b.n	800e7ec <tcpip_thread_handle_msg+0x74>
      break;
#endif /* LWIP_TCPIP_TIMEOUT && LWIP_TIMERS */

    case TCPIP_MSG_CALLBACK:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 800e7ba:	687b      	ldr	r3, [r7, #4]
 800e7bc:	685b      	ldr	r3, [r3, #4]
 800e7be:	687a      	ldr	r2, [r7, #4]
 800e7c0:	6892      	ldr	r2, [r2, #8]
 800e7c2:	4610      	mov	r0, r2
 800e7c4:	4798      	blx	r3
      memp_free(MEMP_TCPIP_MSG_API, msg);
 800e7c6:	6879      	ldr	r1, [r7, #4]
 800e7c8:	2008      	movs	r0, #8
 800e7ca:	f000 fe27 	bl	800f41c <memp_free>
      break;
 800e7ce:	e00d      	b.n	800e7ec <tcpip_thread_handle_msg+0x74>

    case TCPIP_MSG_CALLBACK_STATIC:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK_STATIC %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 800e7d0:	687b      	ldr	r3, [r7, #4]
 800e7d2:	685b      	ldr	r3, [r3, #4]
 800e7d4:	687a      	ldr	r2, [r7, #4]
 800e7d6:	6892      	ldr	r2, [r2, #8]
 800e7d8:	4610      	mov	r0, r2
 800e7da:	4798      	blx	r3
      break;
 800e7dc:	e006      	b.n	800e7ec <tcpip_thread_handle_msg+0x74>

    default:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: %d\n", msg->type));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 800e7de:	4b05      	ldr	r3, [pc, #20]	; (800e7f4 <tcpip_thread_handle_msg+0x7c>)
 800e7e0:	22cf      	movs	r2, #207	; 0xcf
 800e7e2:	4905      	ldr	r1, [pc, #20]	; (800e7f8 <tcpip_thread_handle_msg+0x80>)
 800e7e4:	4805      	ldr	r0, [pc, #20]	; (800e7fc <tcpip_thread_handle_msg+0x84>)
 800e7e6:	f00c fa9f 	bl	801ad28 <iprintf>
      break;
 800e7ea:	bf00      	nop
  }
}
 800e7ec:	bf00      	nop
 800e7ee:	3708      	adds	r7, #8
 800e7f0:	46bd      	mov	sp, r7
 800e7f2:	bd80      	pop	{r7, pc}
 800e7f4:	08020148 	.word	0x08020148
 800e7f8:	08020178 	.word	0x08020178
 800e7fc:	08020198 	.word	0x08020198

0800e800 <tcpip_inpkt>:
 * @param inp the network interface on which the packet was received
 * @param input_fn input function to call
 */
err_t
tcpip_inpkt(struct pbuf *p, struct netif *inp, netif_input_fn input_fn)
{
 800e800:	b580      	push	{r7, lr}
 800e802:	b086      	sub	sp, #24
 800e804:	af00      	add	r7, sp, #0
 800e806:	60f8      	str	r0, [r7, #12]
 800e808:	60b9      	str	r1, [r7, #8]
 800e80a:	607a      	str	r2, [r7, #4]
  UNLOCK_TCPIP_CORE();
  return ret;
#else /* LWIP_TCPIP_CORE_LOCKING_INPUT */
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 800e80c:	481a      	ldr	r0, [pc, #104]	; (800e878 <tcpip_inpkt+0x78>)
 800e80e:	f00b f946 	bl	8019a9e <sys_mbox_valid>
 800e812:	4603      	mov	r3, r0
 800e814:	2b00      	cmp	r3, #0
 800e816:	d105      	bne.n	800e824 <tcpip_inpkt+0x24>
 800e818:	4b18      	ldr	r3, [pc, #96]	; (800e87c <tcpip_inpkt+0x7c>)
 800e81a:	22fc      	movs	r2, #252	; 0xfc
 800e81c:	4918      	ldr	r1, [pc, #96]	; (800e880 <tcpip_inpkt+0x80>)
 800e81e:	4819      	ldr	r0, [pc, #100]	; (800e884 <tcpip_inpkt+0x84>)
 800e820:	f00c fa82 	bl	801ad28 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_INPKT);
 800e824:	2009      	movs	r0, #9
 800e826:	f000 fda7 	bl	800f378 <memp_malloc>
 800e82a:	6178      	str	r0, [r7, #20]
  if (msg == NULL) {
 800e82c:	697b      	ldr	r3, [r7, #20]
 800e82e:	2b00      	cmp	r3, #0
 800e830:	d102      	bne.n	800e838 <tcpip_inpkt+0x38>
    return ERR_MEM;
 800e832:	f04f 33ff 	mov.w	r3, #4294967295
 800e836:	e01a      	b.n	800e86e <tcpip_inpkt+0x6e>
  }

  msg->type = TCPIP_MSG_INPKT;
 800e838:	697b      	ldr	r3, [r7, #20]
 800e83a:	2200      	movs	r2, #0
 800e83c:	701a      	strb	r2, [r3, #0]
  msg->msg.inp.p = p;
 800e83e:	697b      	ldr	r3, [r7, #20]
 800e840:	68fa      	ldr	r2, [r7, #12]
 800e842:	605a      	str	r2, [r3, #4]
  msg->msg.inp.netif = inp;
 800e844:	697b      	ldr	r3, [r7, #20]
 800e846:	68ba      	ldr	r2, [r7, #8]
 800e848:	609a      	str	r2, [r3, #8]
  msg->msg.inp.input_fn = input_fn;
 800e84a:	697b      	ldr	r3, [r7, #20]
 800e84c:	687a      	ldr	r2, [r7, #4]
 800e84e:	60da      	str	r2, [r3, #12]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 800e850:	6979      	ldr	r1, [r7, #20]
 800e852:	4809      	ldr	r0, [pc, #36]	; (800e878 <tcpip_inpkt+0x78>)
 800e854:	f00b f8ae 	bl	80199b4 <sys_mbox_trypost>
 800e858:	4603      	mov	r3, r0
 800e85a:	2b00      	cmp	r3, #0
 800e85c:	d006      	beq.n	800e86c <tcpip_inpkt+0x6c>
    memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 800e85e:	6979      	ldr	r1, [r7, #20]
 800e860:	2009      	movs	r0, #9
 800e862:	f000 fddb 	bl	800f41c <memp_free>
    return ERR_MEM;
 800e866:	f04f 33ff 	mov.w	r3, #4294967295
 800e86a:	e000      	b.n	800e86e <tcpip_inpkt+0x6e>
  }
  return ERR_OK;
 800e86c:	2300      	movs	r3, #0
#endif /* LWIP_TCPIP_CORE_LOCKING_INPUT */
}
 800e86e:	4618      	mov	r0, r3
 800e870:	3718      	adds	r7, #24
 800e872:	46bd      	mov	sp, r7
 800e874:	bd80      	pop	{r7, pc}
 800e876:	bf00      	nop
 800e878:	20000848 	.word	0x20000848
 800e87c:	08020148 	.word	0x08020148
 800e880:	080201c0 	.word	0x080201c0
 800e884:	08020198 	.word	0x08020198

0800e888 <tcpip_input>:
 *          NETIF_FLAG_ETHERNET flags)
 * @param inp the network interface on which the packet was received
 */
err_t
tcpip_input(struct pbuf *p, struct netif *inp)
{
 800e888:	b580      	push	{r7, lr}
 800e88a:	b082      	sub	sp, #8
 800e88c:	af00      	add	r7, sp, #0
 800e88e:	6078      	str	r0, [r7, #4]
 800e890:	6039      	str	r1, [r7, #0]
#if LWIP_ETHERNET
  if (inp->flags & (NETIF_FLAG_ETHARP | NETIF_FLAG_ETHERNET)) {
 800e892:	683b      	ldr	r3, [r7, #0]
 800e894:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 800e898:	f003 0318 	and.w	r3, r3, #24
 800e89c:	2b00      	cmp	r3, #0
 800e89e:	d006      	beq.n	800e8ae <tcpip_input+0x26>
    return tcpip_inpkt(p, inp, ethernet_input);
 800e8a0:	4a08      	ldr	r2, [pc, #32]	; (800e8c4 <tcpip_input+0x3c>)
 800e8a2:	6839      	ldr	r1, [r7, #0]
 800e8a4:	6878      	ldr	r0, [r7, #4]
 800e8a6:	f7ff ffab 	bl	800e800 <tcpip_inpkt>
 800e8aa:	4603      	mov	r3, r0
 800e8ac:	e005      	b.n	800e8ba <tcpip_input+0x32>
  } else
#endif /* LWIP_ETHERNET */
    return tcpip_inpkt(p, inp, ip_input);
 800e8ae:	4a06      	ldr	r2, [pc, #24]	; (800e8c8 <tcpip_input+0x40>)
 800e8b0:	6839      	ldr	r1, [r7, #0]
 800e8b2:	6878      	ldr	r0, [r7, #4]
 800e8b4:	f7ff ffa4 	bl	800e800 <tcpip_inpkt>
 800e8b8:	4603      	mov	r3, r0
}
 800e8ba:	4618      	mov	r0, r3
 800e8bc:	3708      	adds	r7, #8
 800e8be:	46bd      	mov	sp, r7
 800e8c0:	bd80      	pop	{r7, pc}
 800e8c2:	bf00      	nop
 800e8c4:	080197a1 	.word	0x080197a1
 800e8c8:	080186c1 	.word	0x080186c1

0800e8cc <tcpip_try_callback>:
 *
 * @see tcpip_callback
 */
err_t
tcpip_try_callback(tcpip_callback_fn function, void *ctx)
{
 800e8cc:	b580      	push	{r7, lr}
 800e8ce:	b084      	sub	sp, #16
 800e8d0:	af00      	add	r7, sp, #0
 800e8d2:	6078      	str	r0, [r7, #4]
 800e8d4:	6039      	str	r1, [r7, #0]
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 800e8d6:	4819      	ldr	r0, [pc, #100]	; (800e93c <tcpip_try_callback+0x70>)
 800e8d8:	f00b f8e1 	bl	8019a9e <sys_mbox_valid>
 800e8dc:	4603      	mov	r3, r0
 800e8de:	2b00      	cmp	r3, #0
 800e8e0:	d106      	bne.n	800e8f0 <tcpip_try_callback+0x24>
 800e8e2:	4b17      	ldr	r3, [pc, #92]	; (800e940 <tcpip_try_callback+0x74>)
 800e8e4:	f240 125d 	movw	r2, #349	; 0x15d
 800e8e8:	4916      	ldr	r1, [pc, #88]	; (800e944 <tcpip_try_callback+0x78>)
 800e8ea:	4817      	ldr	r0, [pc, #92]	; (800e948 <tcpip_try_callback+0x7c>)
 800e8ec:	f00c fa1c 	bl	801ad28 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_API);
 800e8f0:	2008      	movs	r0, #8
 800e8f2:	f000 fd41 	bl	800f378 <memp_malloc>
 800e8f6:	60f8      	str	r0, [r7, #12]
  if (msg == NULL) {
 800e8f8:	68fb      	ldr	r3, [r7, #12]
 800e8fa:	2b00      	cmp	r3, #0
 800e8fc:	d102      	bne.n	800e904 <tcpip_try_callback+0x38>
    return ERR_MEM;
 800e8fe:	f04f 33ff 	mov.w	r3, #4294967295
 800e902:	e017      	b.n	800e934 <tcpip_try_callback+0x68>
  }

  msg->type = TCPIP_MSG_CALLBACK;
 800e904:	68fb      	ldr	r3, [r7, #12]
 800e906:	2201      	movs	r2, #1
 800e908:	701a      	strb	r2, [r3, #0]
  msg->msg.cb.function = function;
 800e90a:	68fb      	ldr	r3, [r7, #12]
 800e90c:	687a      	ldr	r2, [r7, #4]
 800e90e:	605a      	str	r2, [r3, #4]
  msg->msg.cb.ctx = ctx;
 800e910:	68fb      	ldr	r3, [r7, #12]
 800e912:	683a      	ldr	r2, [r7, #0]
 800e914:	609a      	str	r2, [r3, #8]

  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 800e916:	68f9      	ldr	r1, [r7, #12]
 800e918:	4808      	ldr	r0, [pc, #32]	; (800e93c <tcpip_try_callback+0x70>)
 800e91a:	f00b f84b 	bl	80199b4 <sys_mbox_trypost>
 800e91e:	4603      	mov	r3, r0
 800e920:	2b00      	cmp	r3, #0
 800e922:	d006      	beq.n	800e932 <tcpip_try_callback+0x66>
    memp_free(MEMP_TCPIP_MSG_API, msg);
 800e924:	68f9      	ldr	r1, [r7, #12]
 800e926:	2008      	movs	r0, #8
 800e928:	f000 fd78 	bl	800f41c <memp_free>
    return ERR_MEM;
 800e92c:	f04f 33ff 	mov.w	r3, #4294967295
 800e930:	e000      	b.n	800e934 <tcpip_try_callback+0x68>
  }
  return ERR_OK;
 800e932:	2300      	movs	r3, #0
}
 800e934:	4618      	mov	r0, r3
 800e936:	3710      	adds	r7, #16
 800e938:	46bd      	mov	sp, r7
 800e93a:	bd80      	pop	{r7, pc}
 800e93c:	20000848 	.word	0x20000848
 800e940:	08020148 	.word	0x08020148
 800e944:	080201c0 	.word	0x080201c0
 800e948:	08020198 	.word	0x08020198

0800e94c <tcpip_send_msg_wait_sem>:
 * @param sem semaphore to wait on
 * @return ERR_OK if the function was called, another err_t if not
 */
err_t
tcpip_send_msg_wait_sem(tcpip_callback_fn fn, void *apimsg, sys_sem_t *sem)
{
 800e94c:	b580      	push	{r7, lr}
 800e94e:	b084      	sub	sp, #16
 800e950:	af00      	add	r7, sp, #0
 800e952:	60f8      	str	r0, [r7, #12]
 800e954:	60b9      	str	r1, [r7, #8]
 800e956:	607a      	str	r2, [r7, #4]
#if LWIP_TCPIP_CORE_LOCKING
  LWIP_UNUSED_ARG(sem);
  LOCK_TCPIP_CORE();
 800e958:	4806      	ldr	r0, [pc, #24]	; (800e974 <tcpip_send_msg_wait_sem+0x28>)
 800e95a:	f00b f979 	bl	8019c50 <sys_mutex_lock>
  fn(apimsg);
 800e95e:	68fb      	ldr	r3, [r7, #12]
 800e960:	68b8      	ldr	r0, [r7, #8]
 800e962:	4798      	blx	r3
  UNLOCK_TCPIP_CORE();
 800e964:	4803      	ldr	r0, [pc, #12]	; (800e974 <tcpip_send_msg_wait_sem+0x28>)
 800e966:	f00b f982 	bl	8019c6e <sys_mutex_unlock>
  return ERR_OK;
 800e96a:	2300      	movs	r3, #0
  sys_mbox_post(&tcpip_mbox, &TCPIP_MSG_VAR_REF(msg));
  sys_arch_sem_wait(sem, 0);
  TCPIP_MSG_VAR_FREE(msg);
  return ERR_OK;
#endif /* LWIP_TCPIP_CORE_LOCKING */
}
 800e96c:	4618      	mov	r0, r3
 800e96e:	3710      	adds	r7, #16
 800e970:	46bd      	mov	sp, r7
 800e972:	bd80      	pop	{r7, pc}
 800e974:	20004588 	.word	0x20004588

0800e978 <tcpip_init>:
 * @param initfunc a function to call when tcpip_thread is running and finished initializing
 * @param arg argument to pass to initfunc
 */
void
tcpip_init(tcpip_init_done_fn initfunc, void *arg)
{
 800e978:	b580      	push	{r7, lr}
 800e97a:	b084      	sub	sp, #16
 800e97c:	af02      	add	r7, sp, #8
 800e97e:	6078      	str	r0, [r7, #4]
 800e980:	6039      	str	r1, [r7, #0]
  lwip_init();
 800e982:	f000 f871 	bl	800ea68 <lwip_init>

  tcpip_init_done = initfunc;
 800e986:	4a17      	ldr	r2, [pc, #92]	; (800e9e4 <tcpip_init+0x6c>)
 800e988:	687b      	ldr	r3, [r7, #4]
 800e98a:	6013      	str	r3, [r2, #0]
  tcpip_init_done_arg = arg;
 800e98c:	4a16      	ldr	r2, [pc, #88]	; (800e9e8 <tcpip_init+0x70>)
 800e98e:	683b      	ldr	r3, [r7, #0]
 800e990:	6013      	str	r3, [r2, #0]
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 800e992:	2106      	movs	r1, #6
 800e994:	4815      	ldr	r0, [pc, #84]	; (800e9ec <tcpip_init+0x74>)
 800e996:	f00a ffd9 	bl	801994c <sys_mbox_new>
 800e99a:	4603      	mov	r3, r0
 800e99c:	2b00      	cmp	r3, #0
 800e99e:	d006      	beq.n	800e9ae <tcpip_init+0x36>
    LWIP_ASSERT("failed to create tcpip_thread mbox", 0);
 800e9a0:	4b13      	ldr	r3, [pc, #76]	; (800e9f0 <tcpip_init+0x78>)
 800e9a2:	f240 2261 	movw	r2, #609	; 0x261
 800e9a6:	4913      	ldr	r1, [pc, #76]	; (800e9f4 <tcpip_init+0x7c>)
 800e9a8:	4813      	ldr	r0, [pc, #76]	; (800e9f8 <tcpip_init+0x80>)
 800e9aa:	f00c f9bd 	bl	801ad28 <iprintf>
  }
#if LWIP_TCPIP_CORE_LOCKING
  if (sys_mutex_new(&lock_tcpip_core) != ERR_OK) {
 800e9ae:	4813      	ldr	r0, [pc, #76]	; (800e9fc <tcpip_init+0x84>)
 800e9b0:	f00b f932 	bl	8019c18 <sys_mutex_new>
 800e9b4:	4603      	mov	r3, r0
 800e9b6:	2b00      	cmp	r3, #0
 800e9b8:	d006      	beq.n	800e9c8 <tcpip_init+0x50>
    LWIP_ASSERT("failed to create lock_tcpip_core", 0);
 800e9ba:	4b0d      	ldr	r3, [pc, #52]	; (800e9f0 <tcpip_init+0x78>)
 800e9bc:	f240 2265 	movw	r2, #613	; 0x265
 800e9c0:	490f      	ldr	r1, [pc, #60]	; (800ea00 <tcpip_init+0x88>)
 800e9c2:	480d      	ldr	r0, [pc, #52]	; (800e9f8 <tcpip_init+0x80>)
 800e9c4:	f00c f9b0 	bl	801ad28 <iprintf>
  }
#endif /* LWIP_TCPIP_CORE_LOCKING */

  sys_thread_new(TCPIP_THREAD_NAME, tcpip_thread, NULL, TCPIP_THREAD_STACKSIZE, TCPIP_THREAD_PRIO);
 800e9c8:	2300      	movs	r3, #0
 800e9ca:	9300      	str	r3, [sp, #0]
 800e9cc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e9d0:	2200      	movs	r2, #0
 800e9d2:	490c      	ldr	r1, [pc, #48]	; (800ea04 <tcpip_init+0x8c>)
 800e9d4:	480c      	ldr	r0, [pc, #48]	; (800ea08 <tcpip_init+0x90>)
 800e9d6:	f00b f957 	bl	8019c88 <sys_thread_new>
}
 800e9da:	bf00      	nop
 800e9dc:	3708      	adds	r7, #8
 800e9de:	46bd      	mov	sp, r7
 800e9e0:	bd80      	pop	{r7, pc}
 800e9e2:	bf00      	nop
 800e9e4:	20000840 	.word	0x20000840
 800e9e8:	20000844 	.word	0x20000844
 800e9ec:	20000848 	.word	0x20000848
 800e9f0:	08020148 	.word	0x08020148
 800e9f4:	080201d0 	.word	0x080201d0
 800e9f8:	08020198 	.word	0x08020198
 800e9fc:	20004588 	.word	0x20004588
 800ea00:	080201f4 	.word	0x080201f4
 800ea04:	0800e711 	.word	0x0800e711
 800ea08:	08020218 	.word	0x08020218

0800ea0c <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 800ea0c:	b480      	push	{r7}
 800ea0e:	b083      	sub	sp, #12
 800ea10:	af00      	add	r7, sp, #0
 800ea12:	4603      	mov	r3, r0
 800ea14:	80fb      	strh	r3, [r7, #6]
  return PP_HTONS(n);
 800ea16:	88fb      	ldrh	r3, [r7, #6]
 800ea18:	021b      	lsls	r3, r3, #8
 800ea1a:	b21a      	sxth	r2, r3
 800ea1c:	88fb      	ldrh	r3, [r7, #6]
 800ea1e:	0a1b      	lsrs	r3, r3, #8
 800ea20:	b29b      	uxth	r3, r3
 800ea22:	b21b      	sxth	r3, r3
 800ea24:	4313      	orrs	r3, r2
 800ea26:	b21b      	sxth	r3, r3
 800ea28:	b29b      	uxth	r3, r3
}
 800ea2a:	4618      	mov	r0, r3
 800ea2c:	370c      	adds	r7, #12
 800ea2e:	46bd      	mov	sp, r7
 800ea30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea34:	4770      	bx	lr

0800ea36 <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 800ea36:	b480      	push	{r7}
 800ea38:	b083      	sub	sp, #12
 800ea3a:	af00      	add	r7, sp, #0
 800ea3c:	6078      	str	r0, [r7, #4]
  return PP_HTONL(n);
 800ea3e:	687b      	ldr	r3, [r7, #4]
 800ea40:	061a      	lsls	r2, r3, #24
 800ea42:	687b      	ldr	r3, [r7, #4]
 800ea44:	021b      	lsls	r3, r3, #8
 800ea46:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800ea4a:	431a      	orrs	r2, r3
 800ea4c:	687b      	ldr	r3, [r7, #4]
 800ea4e:	0a1b      	lsrs	r3, r3, #8
 800ea50:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800ea54:	431a      	orrs	r2, r3
 800ea56:	687b      	ldr	r3, [r7, #4]
 800ea58:	0e1b      	lsrs	r3, r3, #24
 800ea5a:	4313      	orrs	r3, r2
}
 800ea5c:	4618      	mov	r0, r3
 800ea5e:	370c      	adds	r7, #12
 800ea60:	46bd      	mov	sp, r7
 800ea62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea66:	4770      	bx	lr

0800ea68 <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 800ea68:	b580      	push	{r7, lr}
 800ea6a:	b082      	sub	sp, #8
 800ea6c:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 800ea6e:	2300      	movs	r3, #0
 800ea70:	607b      	str	r3, [r7, #4]
#endif

  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
 800ea72:	f00b f8c3 	bl	8019bfc <sys_init>
#endif /* !NO_SYS */
  mem_init();
 800ea76:	f000 f8d5 	bl	800ec24 <mem_init>
  memp_init();
 800ea7a:	f000 fc31 	bl	800f2e0 <memp_init>
  pbuf_init();
  netif_init();
 800ea7e:	f000 fcf7 	bl	800f470 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 800ea82:	f007 ff51 	bl	8016928 <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 800ea86:	f001 fd9b 	bl	80105c0 <tcp_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 800ea8a:	f007 fe95 	bl	80167b8 <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 800ea8e:	bf00      	nop
 800ea90:	3708      	adds	r7, #8
 800ea92:	46bd      	mov	sp, r7
 800ea94:	bd80      	pop	{r7, pc}
	...

0800ea98 <ptr_to_mem>:
#define mem_overflow_check_element(mem)
#endif /* MEM_OVERFLOW_CHECK */

static struct mem *
ptr_to_mem(mem_size_t ptr)
{
 800ea98:	b480      	push	{r7}
 800ea9a:	b083      	sub	sp, #12
 800ea9c:	af00      	add	r7, sp, #0
 800ea9e:	4603      	mov	r3, r0
 800eaa0:	80fb      	strh	r3, [r7, #6]
  return (struct mem *)(void *)&ram[ptr];
 800eaa2:	4b05      	ldr	r3, [pc, #20]	; (800eab8 <ptr_to_mem+0x20>)
 800eaa4:	681a      	ldr	r2, [r3, #0]
 800eaa6:	88fb      	ldrh	r3, [r7, #6]
 800eaa8:	4413      	add	r3, r2
}
 800eaaa:	4618      	mov	r0, r3
 800eaac:	370c      	adds	r7, #12
 800eaae:	46bd      	mov	sp, r7
 800eab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eab4:	4770      	bx	lr
 800eab6:	bf00      	nop
 800eab8:	2000084c 	.word	0x2000084c

0800eabc <mem_to_ptr>:

static mem_size_t
mem_to_ptr(void *mem)
{
 800eabc:	b480      	push	{r7}
 800eabe:	b083      	sub	sp, #12
 800eac0:	af00      	add	r7, sp, #0
 800eac2:	6078      	str	r0, [r7, #4]
  return (mem_size_t)((u8_t *)mem - ram);
 800eac4:	687b      	ldr	r3, [r7, #4]
 800eac6:	4a05      	ldr	r2, [pc, #20]	; (800eadc <mem_to_ptr+0x20>)
 800eac8:	6812      	ldr	r2, [r2, #0]
 800eaca:	1a9b      	subs	r3, r3, r2
 800eacc:	b29b      	uxth	r3, r3
}
 800eace:	4618      	mov	r0, r3
 800ead0:	370c      	adds	r7, #12
 800ead2:	46bd      	mov	sp, r7
 800ead4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ead8:	4770      	bx	lr
 800eada:	bf00      	nop
 800eadc:	2000084c 	.word	0x2000084c

0800eae0 <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 800eae0:	b590      	push	{r4, r7, lr}
 800eae2:	b085      	sub	sp, #20
 800eae4:	af00      	add	r7, sp, #0
 800eae6:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 800eae8:	4b45      	ldr	r3, [pc, #276]	; (800ec00 <plug_holes+0x120>)
 800eaea:	681b      	ldr	r3, [r3, #0]
 800eaec:	687a      	ldr	r2, [r7, #4]
 800eaee:	429a      	cmp	r2, r3
 800eaf0:	d206      	bcs.n	800eb00 <plug_holes+0x20>
 800eaf2:	4b44      	ldr	r3, [pc, #272]	; (800ec04 <plug_holes+0x124>)
 800eaf4:	f240 12df 	movw	r2, #479	; 0x1df
 800eaf8:	4943      	ldr	r1, [pc, #268]	; (800ec08 <plug_holes+0x128>)
 800eafa:	4844      	ldr	r0, [pc, #272]	; (800ec0c <plug_holes+0x12c>)
 800eafc:	f00c f914 	bl	801ad28 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 800eb00:	4b43      	ldr	r3, [pc, #268]	; (800ec10 <plug_holes+0x130>)
 800eb02:	681b      	ldr	r3, [r3, #0]
 800eb04:	687a      	ldr	r2, [r7, #4]
 800eb06:	429a      	cmp	r2, r3
 800eb08:	d306      	bcc.n	800eb18 <plug_holes+0x38>
 800eb0a:	4b3e      	ldr	r3, [pc, #248]	; (800ec04 <plug_holes+0x124>)
 800eb0c:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 800eb10:	4940      	ldr	r1, [pc, #256]	; (800ec14 <plug_holes+0x134>)
 800eb12:	483e      	ldr	r0, [pc, #248]	; (800ec0c <plug_holes+0x12c>)
 800eb14:	f00c f908 	bl	801ad28 <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 800eb18:	687b      	ldr	r3, [r7, #4]
 800eb1a:	791b      	ldrb	r3, [r3, #4]
 800eb1c:	2b00      	cmp	r3, #0
 800eb1e:	d006      	beq.n	800eb2e <plug_holes+0x4e>
 800eb20:	4b38      	ldr	r3, [pc, #224]	; (800ec04 <plug_holes+0x124>)
 800eb22:	f240 12e1 	movw	r2, #481	; 0x1e1
 800eb26:	493c      	ldr	r1, [pc, #240]	; (800ec18 <plug_holes+0x138>)
 800eb28:	4838      	ldr	r0, [pc, #224]	; (800ec0c <plug_holes+0x12c>)
 800eb2a:	f00c f8fd 	bl	801ad28 <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 800eb2e:	687b      	ldr	r3, [r7, #4]
 800eb30:	881b      	ldrh	r3, [r3, #0]
 800eb32:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800eb36:	d906      	bls.n	800eb46 <plug_holes+0x66>
 800eb38:	4b32      	ldr	r3, [pc, #200]	; (800ec04 <plug_holes+0x124>)
 800eb3a:	f44f 72f2 	mov.w	r2, #484	; 0x1e4
 800eb3e:	4937      	ldr	r1, [pc, #220]	; (800ec1c <plug_holes+0x13c>)
 800eb40:	4832      	ldr	r0, [pc, #200]	; (800ec0c <plug_holes+0x12c>)
 800eb42:	f00c f8f1 	bl	801ad28 <iprintf>

  nmem = ptr_to_mem(mem->next);
 800eb46:	687b      	ldr	r3, [r7, #4]
 800eb48:	881b      	ldrh	r3, [r3, #0]
 800eb4a:	4618      	mov	r0, r3
 800eb4c:	f7ff ffa4 	bl	800ea98 <ptr_to_mem>
 800eb50:	60f8      	str	r0, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 800eb52:	687a      	ldr	r2, [r7, #4]
 800eb54:	68fb      	ldr	r3, [r7, #12]
 800eb56:	429a      	cmp	r2, r3
 800eb58:	d024      	beq.n	800eba4 <plug_holes+0xc4>
 800eb5a:	68fb      	ldr	r3, [r7, #12]
 800eb5c:	791b      	ldrb	r3, [r3, #4]
 800eb5e:	2b00      	cmp	r3, #0
 800eb60:	d120      	bne.n	800eba4 <plug_holes+0xc4>
 800eb62:	4b2b      	ldr	r3, [pc, #172]	; (800ec10 <plug_holes+0x130>)
 800eb64:	681b      	ldr	r3, [r3, #0]
 800eb66:	68fa      	ldr	r2, [r7, #12]
 800eb68:	429a      	cmp	r2, r3
 800eb6a:	d01b      	beq.n	800eba4 <plug_holes+0xc4>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 800eb6c:	4b2c      	ldr	r3, [pc, #176]	; (800ec20 <plug_holes+0x140>)
 800eb6e:	681b      	ldr	r3, [r3, #0]
 800eb70:	68fa      	ldr	r2, [r7, #12]
 800eb72:	429a      	cmp	r2, r3
 800eb74:	d102      	bne.n	800eb7c <plug_holes+0x9c>
      lfree = mem;
 800eb76:	4a2a      	ldr	r2, [pc, #168]	; (800ec20 <plug_holes+0x140>)
 800eb78:	687b      	ldr	r3, [r7, #4]
 800eb7a:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 800eb7c:	68fb      	ldr	r3, [r7, #12]
 800eb7e:	881a      	ldrh	r2, [r3, #0]
 800eb80:	687b      	ldr	r3, [r7, #4]
 800eb82:	801a      	strh	r2, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 800eb84:	68fb      	ldr	r3, [r7, #12]
 800eb86:	881b      	ldrh	r3, [r3, #0]
 800eb88:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800eb8c:	d00a      	beq.n	800eba4 <plug_holes+0xc4>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 800eb8e:	68fb      	ldr	r3, [r7, #12]
 800eb90:	881b      	ldrh	r3, [r3, #0]
 800eb92:	4618      	mov	r0, r3
 800eb94:	f7ff ff80 	bl	800ea98 <ptr_to_mem>
 800eb98:	4604      	mov	r4, r0
 800eb9a:	6878      	ldr	r0, [r7, #4]
 800eb9c:	f7ff ff8e 	bl	800eabc <mem_to_ptr>
 800eba0:	4603      	mov	r3, r0
 800eba2:	8063      	strh	r3, [r4, #2]
    }
  }

  /* plug hole backward */
  pmem = ptr_to_mem(mem->prev);
 800eba4:	687b      	ldr	r3, [r7, #4]
 800eba6:	885b      	ldrh	r3, [r3, #2]
 800eba8:	4618      	mov	r0, r3
 800ebaa:	f7ff ff75 	bl	800ea98 <ptr_to_mem>
 800ebae:	60b8      	str	r0, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 800ebb0:	68ba      	ldr	r2, [r7, #8]
 800ebb2:	687b      	ldr	r3, [r7, #4]
 800ebb4:	429a      	cmp	r2, r3
 800ebb6:	d01f      	beq.n	800ebf8 <plug_holes+0x118>
 800ebb8:	68bb      	ldr	r3, [r7, #8]
 800ebba:	791b      	ldrb	r3, [r3, #4]
 800ebbc:	2b00      	cmp	r3, #0
 800ebbe:	d11b      	bne.n	800ebf8 <plug_holes+0x118>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 800ebc0:	4b17      	ldr	r3, [pc, #92]	; (800ec20 <plug_holes+0x140>)
 800ebc2:	681b      	ldr	r3, [r3, #0]
 800ebc4:	687a      	ldr	r2, [r7, #4]
 800ebc6:	429a      	cmp	r2, r3
 800ebc8:	d102      	bne.n	800ebd0 <plug_holes+0xf0>
      lfree = pmem;
 800ebca:	4a15      	ldr	r2, [pc, #84]	; (800ec20 <plug_holes+0x140>)
 800ebcc:	68bb      	ldr	r3, [r7, #8]
 800ebce:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 800ebd0:	687b      	ldr	r3, [r7, #4]
 800ebd2:	881a      	ldrh	r2, [r3, #0]
 800ebd4:	68bb      	ldr	r3, [r7, #8]
 800ebd6:	801a      	strh	r2, [r3, #0]
    if (mem->next != MEM_SIZE_ALIGNED) {
 800ebd8:	687b      	ldr	r3, [r7, #4]
 800ebda:	881b      	ldrh	r3, [r3, #0]
 800ebdc:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800ebe0:	d00a      	beq.n	800ebf8 <plug_holes+0x118>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 800ebe2:	687b      	ldr	r3, [r7, #4]
 800ebe4:	881b      	ldrh	r3, [r3, #0]
 800ebe6:	4618      	mov	r0, r3
 800ebe8:	f7ff ff56 	bl	800ea98 <ptr_to_mem>
 800ebec:	4604      	mov	r4, r0
 800ebee:	68b8      	ldr	r0, [r7, #8]
 800ebf0:	f7ff ff64 	bl	800eabc <mem_to_ptr>
 800ebf4:	4603      	mov	r3, r0
 800ebf6:	8063      	strh	r3, [r4, #2]
    }
  }
}
 800ebf8:	bf00      	nop
 800ebfa:	3714      	adds	r7, #20
 800ebfc:	46bd      	mov	sp, r7
 800ebfe:	bd90      	pop	{r4, r7, pc}
 800ec00:	2000084c 	.word	0x2000084c
 800ec04:	08020228 	.word	0x08020228
 800ec08:	08020258 	.word	0x08020258
 800ec0c:	08020270 	.word	0x08020270
 800ec10:	20000850 	.word	0x20000850
 800ec14:	08020298 	.word	0x08020298
 800ec18:	080202b4 	.word	0x080202b4
 800ec1c:	080202d0 	.word	0x080202d0
 800ec20:	20000858 	.word	0x20000858

0800ec24 <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 800ec24:	b580      	push	{r7, lr}
 800ec26:	b082      	sub	sp, #8
 800ec28:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 800ec2a:	4b1f      	ldr	r3, [pc, #124]	; (800eca8 <mem_init+0x84>)
 800ec2c:	3303      	adds	r3, #3
 800ec2e:	f023 0303 	bic.w	r3, r3, #3
 800ec32:	461a      	mov	r2, r3
 800ec34:	4b1d      	ldr	r3, [pc, #116]	; (800ecac <mem_init+0x88>)
 800ec36:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 800ec38:	4b1c      	ldr	r3, [pc, #112]	; (800ecac <mem_init+0x88>)
 800ec3a:	681b      	ldr	r3, [r3, #0]
 800ec3c:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 800ec3e:	687b      	ldr	r3, [r7, #4]
 800ec40:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800ec44:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 800ec46:	687b      	ldr	r3, [r7, #4]
 800ec48:	2200      	movs	r2, #0
 800ec4a:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 800ec4c:	687b      	ldr	r3, [r7, #4]
 800ec4e:	2200      	movs	r2, #0
 800ec50:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 800ec52:	f44f 60c8 	mov.w	r0, #1600	; 0x640
 800ec56:	f7ff ff1f 	bl	800ea98 <ptr_to_mem>
 800ec5a:	4602      	mov	r2, r0
 800ec5c:	4b14      	ldr	r3, [pc, #80]	; (800ecb0 <mem_init+0x8c>)
 800ec5e:	601a      	str	r2, [r3, #0]
  ram_end->used = 1;
 800ec60:	4b13      	ldr	r3, [pc, #76]	; (800ecb0 <mem_init+0x8c>)
 800ec62:	681b      	ldr	r3, [r3, #0]
 800ec64:	2201      	movs	r2, #1
 800ec66:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 800ec68:	4b11      	ldr	r3, [pc, #68]	; (800ecb0 <mem_init+0x8c>)
 800ec6a:	681b      	ldr	r3, [r3, #0]
 800ec6c:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800ec70:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 800ec72:	4b0f      	ldr	r3, [pc, #60]	; (800ecb0 <mem_init+0x8c>)
 800ec74:	681b      	ldr	r3, [r3, #0]
 800ec76:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800ec7a:	805a      	strh	r2, [r3, #2]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 800ec7c:	4b0b      	ldr	r3, [pc, #44]	; (800ecac <mem_init+0x88>)
 800ec7e:	681b      	ldr	r3, [r3, #0]
 800ec80:	4a0c      	ldr	r2, [pc, #48]	; (800ecb4 <mem_init+0x90>)
 800ec82:	6013      	str	r3, [r2, #0]

  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 800ec84:	480c      	ldr	r0, [pc, #48]	; (800ecb8 <mem_init+0x94>)
 800ec86:	f00a ffc7 	bl	8019c18 <sys_mutex_new>
 800ec8a:	4603      	mov	r3, r0
 800ec8c:	2b00      	cmp	r3, #0
 800ec8e:	d006      	beq.n	800ec9e <mem_init+0x7a>
    LWIP_ASSERT("failed to create mem_mutex", 0);
 800ec90:	4b0a      	ldr	r3, [pc, #40]	; (800ecbc <mem_init+0x98>)
 800ec92:	f240 221f 	movw	r2, #543	; 0x21f
 800ec96:	490a      	ldr	r1, [pc, #40]	; (800ecc0 <mem_init+0x9c>)
 800ec98:	480a      	ldr	r0, [pc, #40]	; (800ecc4 <mem_init+0xa0>)
 800ec9a:	f00c f845 	bl	801ad28 <iprintf>
  }
}
 800ec9e:	bf00      	nop
 800eca0:	3708      	adds	r7, #8
 800eca2:	46bd      	mov	sp, r7
 800eca4:	bd80      	pop	{r7, pc}
 800eca6:	bf00      	nop
 800eca8:	200045a4 	.word	0x200045a4
 800ecac:	2000084c 	.word	0x2000084c
 800ecb0:	20000850 	.word	0x20000850
 800ecb4:	20000858 	.word	0x20000858
 800ecb8:	20000854 	.word	0x20000854
 800ecbc:	08020228 	.word	0x08020228
 800ecc0:	080202fc 	.word	0x080202fc
 800ecc4:	08020270 	.word	0x08020270

0800ecc8 <mem_link_valid>:
/* Check if a struct mem is correctly linked.
 * If not, double-free is a possible reason.
 */
static int
mem_link_valid(struct mem *mem)
{
 800ecc8:	b580      	push	{r7, lr}
 800ecca:	b086      	sub	sp, #24
 800eccc:	af00      	add	r7, sp, #0
 800ecce:	6078      	str	r0, [r7, #4]
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
 800ecd0:	6878      	ldr	r0, [r7, #4]
 800ecd2:	f7ff fef3 	bl	800eabc <mem_to_ptr>
 800ecd6:	4603      	mov	r3, r0
 800ecd8:	82fb      	strh	r3, [r7, #22]
  nmem = ptr_to_mem(mem->next);
 800ecda:	687b      	ldr	r3, [r7, #4]
 800ecdc:	881b      	ldrh	r3, [r3, #0]
 800ecde:	4618      	mov	r0, r3
 800ece0:	f7ff feda 	bl	800ea98 <ptr_to_mem>
 800ece4:	6138      	str	r0, [r7, #16]
  pmem = ptr_to_mem(mem->prev);
 800ece6:	687b      	ldr	r3, [r7, #4]
 800ece8:	885b      	ldrh	r3, [r3, #2]
 800ecea:	4618      	mov	r0, r3
 800ecec:	f7ff fed4 	bl	800ea98 <ptr_to_mem>
 800ecf0:	60f8      	str	r0, [r7, #12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800ecf2:	687b      	ldr	r3, [r7, #4]
 800ecf4:	881b      	ldrh	r3, [r3, #0]
 800ecf6:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800ecfa:	d818      	bhi.n	800ed2e <mem_link_valid+0x66>
 800ecfc:	687b      	ldr	r3, [r7, #4]
 800ecfe:	885b      	ldrh	r3, [r3, #2]
 800ed00:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800ed04:	d813      	bhi.n	800ed2e <mem_link_valid+0x66>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800ed06:	687b      	ldr	r3, [r7, #4]
 800ed08:	885b      	ldrh	r3, [r3, #2]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800ed0a:	8afa      	ldrh	r2, [r7, #22]
 800ed0c:	429a      	cmp	r2, r3
 800ed0e:	d004      	beq.n	800ed1a <mem_link_valid+0x52>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800ed10:	68fb      	ldr	r3, [r7, #12]
 800ed12:	881b      	ldrh	r3, [r3, #0]
 800ed14:	8afa      	ldrh	r2, [r7, #22]
 800ed16:	429a      	cmp	r2, r3
 800ed18:	d109      	bne.n	800ed2e <mem_link_valid+0x66>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800ed1a:	4b08      	ldr	r3, [pc, #32]	; (800ed3c <mem_link_valid+0x74>)
 800ed1c:	681b      	ldr	r3, [r3, #0]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800ed1e:	693a      	ldr	r2, [r7, #16]
 800ed20:	429a      	cmp	r2, r3
 800ed22:	d006      	beq.n	800ed32 <mem_link_valid+0x6a>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800ed24:	693b      	ldr	r3, [r7, #16]
 800ed26:	885b      	ldrh	r3, [r3, #2]
 800ed28:	8afa      	ldrh	r2, [r7, #22]
 800ed2a:	429a      	cmp	r2, r3
 800ed2c:	d001      	beq.n	800ed32 <mem_link_valid+0x6a>
    return 0;
 800ed2e:	2300      	movs	r3, #0
 800ed30:	e000      	b.n	800ed34 <mem_link_valid+0x6c>
  }
  return 1;
 800ed32:	2301      	movs	r3, #1
}
 800ed34:	4618      	mov	r0, r3
 800ed36:	3718      	adds	r7, #24
 800ed38:	46bd      	mov	sp, r7
 800ed3a:	bd80      	pop	{r7, pc}
 800ed3c:	20000850 	.word	0x20000850

0800ed40 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 800ed40:	b580      	push	{r7, lr}
 800ed42:	b088      	sub	sp, #32
 800ed44:	af00      	add	r7, sp, #0
 800ed46:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 800ed48:	687b      	ldr	r3, [r7, #4]
 800ed4a:	2b00      	cmp	r3, #0
 800ed4c:	d070      	beq.n	800ee30 <mem_free+0xf0>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 800ed4e:	687b      	ldr	r3, [r7, #4]
 800ed50:	f003 0303 	and.w	r3, r3, #3
 800ed54:	2b00      	cmp	r3, #0
 800ed56:	d00d      	beq.n	800ed74 <mem_free+0x34>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 800ed58:	4b37      	ldr	r3, [pc, #220]	; (800ee38 <mem_free+0xf8>)
 800ed5a:	f240 2273 	movw	r2, #627	; 0x273
 800ed5e:	4937      	ldr	r1, [pc, #220]	; (800ee3c <mem_free+0xfc>)
 800ed60:	4837      	ldr	r0, [pc, #220]	; (800ee40 <mem_free+0x100>)
 800ed62:	f00b ffe1 	bl	801ad28 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800ed66:	f00a ffb5 	bl	8019cd4 <sys_arch_protect>
 800ed6a:	60f8      	str	r0, [r7, #12]
 800ed6c:	68f8      	ldr	r0, [r7, #12]
 800ed6e:	f00a ffbf 	bl	8019cf0 <sys_arch_unprotect>
    return;
 800ed72:	e05e      	b.n	800ee32 <mem_free+0xf2>
  }

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800ed74:	687b      	ldr	r3, [r7, #4]
 800ed76:	3b08      	subs	r3, #8
 800ed78:	61fb      	str	r3, [r7, #28]

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 800ed7a:	4b32      	ldr	r3, [pc, #200]	; (800ee44 <mem_free+0x104>)
 800ed7c:	681b      	ldr	r3, [r3, #0]
 800ed7e:	69fa      	ldr	r2, [r7, #28]
 800ed80:	429a      	cmp	r2, r3
 800ed82:	d306      	bcc.n	800ed92 <mem_free+0x52>
 800ed84:	687b      	ldr	r3, [r7, #4]
 800ed86:	f103 020c 	add.w	r2, r3, #12
 800ed8a:	4b2f      	ldr	r3, [pc, #188]	; (800ee48 <mem_free+0x108>)
 800ed8c:	681b      	ldr	r3, [r3, #0]
 800ed8e:	429a      	cmp	r2, r3
 800ed90:	d90d      	bls.n	800edae <mem_free+0x6e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 800ed92:	4b29      	ldr	r3, [pc, #164]	; (800ee38 <mem_free+0xf8>)
 800ed94:	f240 227f 	movw	r2, #639	; 0x27f
 800ed98:	492c      	ldr	r1, [pc, #176]	; (800ee4c <mem_free+0x10c>)
 800ed9a:	4829      	ldr	r0, [pc, #164]	; (800ee40 <mem_free+0x100>)
 800ed9c:	f00b ffc4 	bl	801ad28 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800eda0:	f00a ff98 	bl	8019cd4 <sys_arch_protect>
 800eda4:	6138      	str	r0, [r7, #16]
 800eda6:	6938      	ldr	r0, [r7, #16]
 800eda8:	f00a ffa2 	bl	8019cf0 <sys_arch_unprotect>
    return;
 800edac:	e041      	b.n	800ee32 <mem_free+0xf2>
  }
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 800edae:	4828      	ldr	r0, [pc, #160]	; (800ee50 <mem_free+0x110>)
 800edb0:	f00a ff4e 	bl	8019c50 <sys_mutex_lock>
  /* mem has to be in a used state */
  if (!mem->used) {
 800edb4:	69fb      	ldr	r3, [r7, #28]
 800edb6:	791b      	ldrb	r3, [r3, #4]
 800edb8:	2b00      	cmp	r3, #0
 800edba:	d110      	bne.n	800edde <mem_free+0x9e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 800edbc:	4b1e      	ldr	r3, [pc, #120]	; (800ee38 <mem_free+0xf8>)
 800edbe:	f44f 7223 	mov.w	r2, #652	; 0x28c
 800edc2:	4924      	ldr	r1, [pc, #144]	; (800ee54 <mem_free+0x114>)
 800edc4:	481e      	ldr	r0, [pc, #120]	; (800ee40 <mem_free+0x100>)
 800edc6:	f00b ffaf 	bl	801ad28 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 800edca:	4821      	ldr	r0, [pc, #132]	; (800ee50 <mem_free+0x110>)
 800edcc:	f00a ff4f 	bl	8019c6e <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800edd0:	f00a ff80 	bl	8019cd4 <sys_arch_protect>
 800edd4:	6178      	str	r0, [r7, #20]
 800edd6:	6978      	ldr	r0, [r7, #20]
 800edd8:	f00a ff8a 	bl	8019cf0 <sys_arch_unprotect>
    return;
 800eddc:	e029      	b.n	800ee32 <mem_free+0xf2>
  }

  if (!mem_link_valid(mem)) {
 800edde:	69f8      	ldr	r0, [r7, #28]
 800ede0:	f7ff ff72 	bl	800ecc8 <mem_link_valid>
 800ede4:	4603      	mov	r3, r0
 800ede6:	2b00      	cmp	r3, #0
 800ede8:	d110      	bne.n	800ee0c <mem_free+0xcc>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 800edea:	4b13      	ldr	r3, [pc, #76]	; (800ee38 <mem_free+0xf8>)
 800edec:	f240 2295 	movw	r2, #661	; 0x295
 800edf0:	4919      	ldr	r1, [pc, #100]	; (800ee58 <mem_free+0x118>)
 800edf2:	4813      	ldr	r0, [pc, #76]	; (800ee40 <mem_free+0x100>)
 800edf4:	f00b ff98 	bl	801ad28 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 800edf8:	4815      	ldr	r0, [pc, #84]	; (800ee50 <mem_free+0x110>)
 800edfa:	f00a ff38 	bl	8019c6e <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800edfe:	f00a ff69 	bl	8019cd4 <sys_arch_protect>
 800ee02:	61b8      	str	r0, [r7, #24]
 800ee04:	69b8      	ldr	r0, [r7, #24]
 800ee06:	f00a ff73 	bl	8019cf0 <sys_arch_unprotect>
    return;
 800ee0a:	e012      	b.n	800ee32 <mem_free+0xf2>
  }

  /* mem is now unused. */
  mem->used = 0;
 800ee0c:	69fb      	ldr	r3, [r7, #28]
 800ee0e:	2200      	movs	r2, #0
 800ee10:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 800ee12:	4b12      	ldr	r3, [pc, #72]	; (800ee5c <mem_free+0x11c>)
 800ee14:	681b      	ldr	r3, [r3, #0]
 800ee16:	69fa      	ldr	r2, [r7, #28]
 800ee18:	429a      	cmp	r2, r3
 800ee1a:	d202      	bcs.n	800ee22 <mem_free+0xe2>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 800ee1c:	4a0f      	ldr	r2, [pc, #60]	; (800ee5c <mem_free+0x11c>)
 800ee1e:	69fb      	ldr	r3, [r7, #28]
 800ee20:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 800ee22:	69f8      	ldr	r0, [r7, #28]
 800ee24:	f7ff fe5c 	bl	800eae0 <plug_holes>
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 800ee28:	4809      	ldr	r0, [pc, #36]	; (800ee50 <mem_free+0x110>)
 800ee2a:	f00a ff20 	bl	8019c6e <sys_mutex_unlock>
 800ee2e:	e000      	b.n	800ee32 <mem_free+0xf2>
    return;
 800ee30:	bf00      	nop
}
 800ee32:	3720      	adds	r7, #32
 800ee34:	46bd      	mov	sp, r7
 800ee36:	bd80      	pop	{r7, pc}
 800ee38:	08020228 	.word	0x08020228
 800ee3c:	08020318 	.word	0x08020318
 800ee40:	08020270 	.word	0x08020270
 800ee44:	2000084c 	.word	0x2000084c
 800ee48:	20000850 	.word	0x20000850
 800ee4c:	0802033c 	.word	0x0802033c
 800ee50:	20000854 	.word	0x20000854
 800ee54:	08020358 	.word	0x08020358
 800ee58:	08020380 	.word	0x08020380
 800ee5c:	20000858 	.word	0x20000858

0800ee60 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 800ee60:	b580      	push	{r7, lr}
 800ee62:	b088      	sub	sp, #32
 800ee64:	af00      	add	r7, sp, #0
 800ee66:	6078      	str	r0, [r7, #4]
 800ee68:	460b      	mov	r3, r1
 800ee6a:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 800ee6c:	887b      	ldrh	r3, [r7, #2]
 800ee6e:	3303      	adds	r3, #3
 800ee70:	b29b      	uxth	r3, r3
 800ee72:	f023 0303 	bic.w	r3, r3, #3
 800ee76:	83fb      	strh	r3, [r7, #30]
  if (newsize < MIN_SIZE_ALIGNED) {
 800ee78:	8bfb      	ldrh	r3, [r7, #30]
 800ee7a:	2b0b      	cmp	r3, #11
 800ee7c:	d801      	bhi.n	800ee82 <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 800ee7e:	230c      	movs	r3, #12
 800ee80:	83fb      	strh	r3, [r7, #30]
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 800ee82:	8bfb      	ldrh	r3, [r7, #30]
 800ee84:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800ee88:	d803      	bhi.n	800ee92 <mem_trim+0x32>
 800ee8a:	8bfa      	ldrh	r2, [r7, #30]
 800ee8c:	887b      	ldrh	r3, [r7, #2]
 800ee8e:	429a      	cmp	r2, r3
 800ee90:	d201      	bcs.n	800ee96 <mem_trim+0x36>
    return NULL;
 800ee92:	2300      	movs	r3, #0
 800ee94:	e0d8      	b.n	800f048 <mem_trim+0x1e8>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 800ee96:	4b6e      	ldr	r3, [pc, #440]	; (800f050 <mem_trim+0x1f0>)
 800ee98:	681b      	ldr	r3, [r3, #0]
 800ee9a:	687a      	ldr	r2, [r7, #4]
 800ee9c:	429a      	cmp	r2, r3
 800ee9e:	d304      	bcc.n	800eeaa <mem_trim+0x4a>
 800eea0:	4b6c      	ldr	r3, [pc, #432]	; (800f054 <mem_trim+0x1f4>)
 800eea2:	681b      	ldr	r3, [r3, #0]
 800eea4:	687a      	ldr	r2, [r7, #4]
 800eea6:	429a      	cmp	r2, r3
 800eea8:	d306      	bcc.n	800eeb8 <mem_trim+0x58>
 800eeaa:	4b6b      	ldr	r3, [pc, #428]	; (800f058 <mem_trim+0x1f8>)
 800eeac:	f240 22d2 	movw	r2, #722	; 0x2d2
 800eeb0:	496a      	ldr	r1, [pc, #424]	; (800f05c <mem_trim+0x1fc>)
 800eeb2:	486b      	ldr	r0, [pc, #428]	; (800f060 <mem_trim+0x200>)
 800eeb4:	f00b ff38 	bl	801ad28 <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 800eeb8:	4b65      	ldr	r3, [pc, #404]	; (800f050 <mem_trim+0x1f0>)
 800eeba:	681b      	ldr	r3, [r3, #0]
 800eebc:	687a      	ldr	r2, [r7, #4]
 800eebe:	429a      	cmp	r2, r3
 800eec0:	d304      	bcc.n	800eecc <mem_trim+0x6c>
 800eec2:	4b64      	ldr	r3, [pc, #400]	; (800f054 <mem_trim+0x1f4>)
 800eec4:	681b      	ldr	r3, [r3, #0]
 800eec6:	687a      	ldr	r2, [r7, #4]
 800eec8:	429a      	cmp	r2, r3
 800eeca:	d307      	bcc.n	800eedc <mem_trim+0x7c>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800eecc:	f00a ff02 	bl	8019cd4 <sys_arch_protect>
 800eed0:	60b8      	str	r0, [r7, #8]
 800eed2:	68b8      	ldr	r0, [r7, #8]
 800eed4:	f00a ff0c 	bl	8019cf0 <sys_arch_unprotect>
    return rmem;
 800eed8:	687b      	ldr	r3, [r7, #4]
 800eeda:	e0b5      	b.n	800f048 <mem_trim+0x1e8>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800eedc:	687b      	ldr	r3, [r7, #4]
 800eede:	3b08      	subs	r3, #8
 800eee0:	61bb      	str	r3, [r7, #24]
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);
 800eee2:	69b8      	ldr	r0, [r7, #24]
 800eee4:	f7ff fdea 	bl	800eabc <mem_to_ptr>
 800eee8:	4603      	mov	r3, r0
 800eeea:	82fb      	strh	r3, [r7, #22]

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 800eeec:	69bb      	ldr	r3, [r7, #24]
 800eeee:	881a      	ldrh	r2, [r3, #0]
 800eef0:	8afb      	ldrh	r3, [r7, #22]
 800eef2:	1ad3      	subs	r3, r2, r3
 800eef4:	b29b      	uxth	r3, r3
 800eef6:	3b08      	subs	r3, #8
 800eef8:	82bb      	strh	r3, [r7, #20]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 800eefa:	8bfa      	ldrh	r2, [r7, #30]
 800eefc:	8abb      	ldrh	r3, [r7, #20]
 800eefe:	429a      	cmp	r2, r3
 800ef00:	d906      	bls.n	800ef10 <mem_trim+0xb0>
 800ef02:	4b55      	ldr	r3, [pc, #340]	; (800f058 <mem_trim+0x1f8>)
 800ef04:	f44f 7239 	mov.w	r2, #740	; 0x2e4
 800ef08:	4956      	ldr	r1, [pc, #344]	; (800f064 <mem_trim+0x204>)
 800ef0a:	4855      	ldr	r0, [pc, #340]	; (800f060 <mem_trim+0x200>)
 800ef0c:	f00b ff0c 	bl	801ad28 <iprintf>
  if (newsize > size) {
 800ef10:	8bfa      	ldrh	r2, [r7, #30]
 800ef12:	8abb      	ldrh	r3, [r7, #20]
 800ef14:	429a      	cmp	r2, r3
 800ef16:	d901      	bls.n	800ef1c <mem_trim+0xbc>
    /* not supported */
    return NULL;
 800ef18:	2300      	movs	r3, #0
 800ef1a:	e095      	b.n	800f048 <mem_trim+0x1e8>
  }
  if (newsize == size) {
 800ef1c:	8bfa      	ldrh	r2, [r7, #30]
 800ef1e:	8abb      	ldrh	r3, [r7, #20]
 800ef20:	429a      	cmp	r2, r3
 800ef22:	d101      	bne.n	800ef28 <mem_trim+0xc8>
    /* No change in size, simply return */
    return rmem;
 800ef24:	687b      	ldr	r3, [r7, #4]
 800ef26:	e08f      	b.n	800f048 <mem_trim+0x1e8>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 800ef28:	484f      	ldr	r0, [pc, #316]	; (800f068 <mem_trim+0x208>)
 800ef2a:	f00a fe91 	bl	8019c50 <sys_mutex_lock>

  mem2 = ptr_to_mem(mem->next);
 800ef2e:	69bb      	ldr	r3, [r7, #24]
 800ef30:	881b      	ldrh	r3, [r3, #0]
 800ef32:	4618      	mov	r0, r3
 800ef34:	f7ff fdb0 	bl	800ea98 <ptr_to_mem>
 800ef38:	6138      	str	r0, [r7, #16]
  if (mem2->used == 0) {
 800ef3a:	693b      	ldr	r3, [r7, #16]
 800ef3c:	791b      	ldrb	r3, [r3, #4]
 800ef3e:	2b00      	cmp	r3, #0
 800ef40:	d13f      	bne.n	800efc2 <mem_trim+0x162>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800ef42:	69bb      	ldr	r3, [r7, #24]
 800ef44:	881b      	ldrh	r3, [r3, #0]
 800ef46:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800ef4a:	d106      	bne.n	800ef5a <mem_trim+0xfa>
 800ef4c:	4b42      	ldr	r3, [pc, #264]	; (800f058 <mem_trim+0x1f8>)
 800ef4e:	f240 22f5 	movw	r2, #757	; 0x2f5
 800ef52:	4946      	ldr	r1, [pc, #280]	; (800f06c <mem_trim+0x20c>)
 800ef54:	4842      	ldr	r0, [pc, #264]	; (800f060 <mem_trim+0x200>)
 800ef56:	f00b fee7 	bl	801ad28 <iprintf>
    /* remember the old next pointer */
    next = mem2->next;
 800ef5a:	693b      	ldr	r3, [r7, #16]
 800ef5c:	881b      	ldrh	r3, [r3, #0]
 800ef5e:	81bb      	strh	r3, [r7, #12]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800ef60:	8afa      	ldrh	r2, [r7, #22]
 800ef62:	8bfb      	ldrh	r3, [r7, #30]
 800ef64:	4413      	add	r3, r2
 800ef66:	b29b      	uxth	r3, r3
 800ef68:	3308      	adds	r3, #8
 800ef6a:	81fb      	strh	r3, [r7, #14]
    if (lfree == mem2) {
 800ef6c:	4b40      	ldr	r3, [pc, #256]	; (800f070 <mem_trim+0x210>)
 800ef6e:	681b      	ldr	r3, [r3, #0]
 800ef70:	693a      	ldr	r2, [r7, #16]
 800ef72:	429a      	cmp	r2, r3
 800ef74:	d106      	bne.n	800ef84 <mem_trim+0x124>
      lfree = ptr_to_mem(ptr2);
 800ef76:	89fb      	ldrh	r3, [r7, #14]
 800ef78:	4618      	mov	r0, r3
 800ef7a:	f7ff fd8d 	bl	800ea98 <ptr_to_mem>
 800ef7e:	4602      	mov	r2, r0
 800ef80:	4b3b      	ldr	r3, [pc, #236]	; (800f070 <mem_trim+0x210>)
 800ef82:	601a      	str	r2, [r3, #0]
    }
    mem2 = ptr_to_mem(ptr2);
 800ef84:	89fb      	ldrh	r3, [r7, #14]
 800ef86:	4618      	mov	r0, r3
 800ef88:	f7ff fd86 	bl	800ea98 <ptr_to_mem>
 800ef8c:	6138      	str	r0, [r7, #16]
    mem2->used = 0;
 800ef8e:	693b      	ldr	r3, [r7, #16]
 800ef90:	2200      	movs	r2, #0
 800ef92:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 800ef94:	693b      	ldr	r3, [r7, #16]
 800ef96:	89ba      	ldrh	r2, [r7, #12]
 800ef98:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 800ef9a:	693b      	ldr	r3, [r7, #16]
 800ef9c:	8afa      	ldrh	r2, [r7, #22]
 800ef9e:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 800efa0:	69bb      	ldr	r3, [r7, #24]
 800efa2:	89fa      	ldrh	r2, [r7, #14]
 800efa4:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800efa6:	693b      	ldr	r3, [r7, #16]
 800efa8:	881b      	ldrh	r3, [r3, #0]
 800efaa:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800efae:	d047      	beq.n	800f040 <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800efb0:	693b      	ldr	r3, [r7, #16]
 800efb2:	881b      	ldrh	r3, [r3, #0]
 800efb4:	4618      	mov	r0, r3
 800efb6:	f7ff fd6f 	bl	800ea98 <ptr_to_mem>
 800efba:	4602      	mov	r2, r0
 800efbc:	89fb      	ldrh	r3, [r7, #14]
 800efbe:	8053      	strh	r3, [r2, #2]
 800efc0:	e03e      	b.n	800f040 <mem_trim+0x1e0>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 800efc2:	8bfb      	ldrh	r3, [r7, #30]
 800efc4:	f103 0214 	add.w	r2, r3, #20
 800efc8:	8abb      	ldrh	r3, [r7, #20]
 800efca:	429a      	cmp	r2, r3
 800efcc:	d838      	bhi.n	800f040 <mem_trim+0x1e0>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800efce:	8afa      	ldrh	r2, [r7, #22]
 800efd0:	8bfb      	ldrh	r3, [r7, #30]
 800efd2:	4413      	add	r3, r2
 800efd4:	b29b      	uxth	r3, r3
 800efd6:	3308      	adds	r3, #8
 800efd8:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800efda:	69bb      	ldr	r3, [r7, #24]
 800efdc:	881b      	ldrh	r3, [r3, #0]
 800efde:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800efe2:	d106      	bne.n	800eff2 <mem_trim+0x192>
 800efe4:	4b1c      	ldr	r3, [pc, #112]	; (800f058 <mem_trim+0x1f8>)
 800efe6:	f240 3216 	movw	r2, #790	; 0x316
 800efea:	4920      	ldr	r1, [pc, #128]	; (800f06c <mem_trim+0x20c>)
 800efec:	481c      	ldr	r0, [pc, #112]	; (800f060 <mem_trim+0x200>)
 800efee:	f00b fe9b 	bl	801ad28 <iprintf>
    mem2 = ptr_to_mem(ptr2);
 800eff2:	89fb      	ldrh	r3, [r7, #14]
 800eff4:	4618      	mov	r0, r3
 800eff6:	f7ff fd4f 	bl	800ea98 <ptr_to_mem>
 800effa:	6138      	str	r0, [r7, #16]
    if (mem2 < lfree) {
 800effc:	4b1c      	ldr	r3, [pc, #112]	; (800f070 <mem_trim+0x210>)
 800effe:	681b      	ldr	r3, [r3, #0]
 800f000:	693a      	ldr	r2, [r7, #16]
 800f002:	429a      	cmp	r2, r3
 800f004:	d202      	bcs.n	800f00c <mem_trim+0x1ac>
      lfree = mem2;
 800f006:	4a1a      	ldr	r2, [pc, #104]	; (800f070 <mem_trim+0x210>)
 800f008:	693b      	ldr	r3, [r7, #16]
 800f00a:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 800f00c:	693b      	ldr	r3, [r7, #16]
 800f00e:	2200      	movs	r2, #0
 800f010:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 800f012:	69bb      	ldr	r3, [r7, #24]
 800f014:	881a      	ldrh	r2, [r3, #0]
 800f016:	693b      	ldr	r3, [r7, #16]
 800f018:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 800f01a:	693b      	ldr	r3, [r7, #16]
 800f01c:	8afa      	ldrh	r2, [r7, #22]
 800f01e:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 800f020:	69bb      	ldr	r3, [r7, #24]
 800f022:	89fa      	ldrh	r2, [r7, #14]
 800f024:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800f026:	693b      	ldr	r3, [r7, #16]
 800f028:	881b      	ldrh	r3, [r3, #0]
 800f02a:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800f02e:	d007      	beq.n	800f040 <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800f030:	693b      	ldr	r3, [r7, #16]
 800f032:	881b      	ldrh	r3, [r3, #0]
 800f034:	4618      	mov	r0, r3
 800f036:	f7ff fd2f 	bl	800ea98 <ptr_to_mem>
 800f03a:	4602      	mov	r2, r0
 800f03c:	89fb      	ldrh	r3, [r7, #14]
 800f03e:	8053      	strh	r3, [r2, #2]
#endif
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 800f040:	4809      	ldr	r0, [pc, #36]	; (800f068 <mem_trim+0x208>)
 800f042:	f00a fe14 	bl	8019c6e <sys_mutex_unlock>
  return rmem;
 800f046:	687b      	ldr	r3, [r7, #4]
}
 800f048:	4618      	mov	r0, r3
 800f04a:	3720      	adds	r7, #32
 800f04c:	46bd      	mov	sp, r7
 800f04e:	bd80      	pop	{r7, pc}
 800f050:	2000084c 	.word	0x2000084c
 800f054:	20000850 	.word	0x20000850
 800f058:	08020228 	.word	0x08020228
 800f05c:	080203b4 	.word	0x080203b4
 800f060:	08020270 	.word	0x08020270
 800f064:	080203cc 	.word	0x080203cc
 800f068:	20000854 	.word	0x20000854
 800f06c:	080203ec 	.word	0x080203ec
 800f070:	20000858 	.word	0x20000858

0800f074 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 800f074:	b580      	push	{r7, lr}
 800f076:	b088      	sub	sp, #32
 800f078:	af00      	add	r7, sp, #0
 800f07a:	4603      	mov	r3, r0
 800f07c:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 800f07e:	88fb      	ldrh	r3, [r7, #6]
 800f080:	2b00      	cmp	r3, #0
 800f082:	d101      	bne.n	800f088 <mem_malloc+0x14>
    return NULL;
 800f084:	2300      	movs	r3, #0
 800f086:	e0e2      	b.n	800f24e <mem_malloc+0x1da>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 800f088:	88fb      	ldrh	r3, [r7, #6]
 800f08a:	3303      	adds	r3, #3
 800f08c:	b29b      	uxth	r3, r3
 800f08e:	f023 0303 	bic.w	r3, r3, #3
 800f092:	83bb      	strh	r3, [r7, #28]
  if (size < MIN_SIZE_ALIGNED) {
 800f094:	8bbb      	ldrh	r3, [r7, #28]
 800f096:	2b0b      	cmp	r3, #11
 800f098:	d801      	bhi.n	800f09e <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 800f09a:	230c      	movs	r3, #12
 800f09c:	83bb      	strh	r3, [r7, #28]
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 800f09e:	8bbb      	ldrh	r3, [r7, #28]
 800f0a0:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800f0a4:	d803      	bhi.n	800f0ae <mem_malloc+0x3a>
 800f0a6:	8bba      	ldrh	r2, [r7, #28]
 800f0a8:	88fb      	ldrh	r3, [r7, #6]
 800f0aa:	429a      	cmp	r2, r3
 800f0ac:	d201      	bcs.n	800f0b2 <mem_malloc+0x3e>
    return NULL;
 800f0ae:	2300      	movs	r3, #0
 800f0b0:	e0cd      	b.n	800f24e <mem_malloc+0x1da>
  }

  /* protect the heap from concurrent access */
  sys_mutex_lock(&mem_mutex);
 800f0b2:	4869      	ldr	r0, [pc, #420]	; (800f258 <mem_malloc+0x1e4>)
 800f0b4:	f00a fdcc 	bl	8019c50 <sys_mutex_lock>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800f0b8:	4b68      	ldr	r3, [pc, #416]	; (800f25c <mem_malloc+0x1e8>)
 800f0ba:	681b      	ldr	r3, [r3, #0]
 800f0bc:	4618      	mov	r0, r3
 800f0be:	f7ff fcfd 	bl	800eabc <mem_to_ptr>
 800f0c2:	4603      	mov	r3, r0
 800f0c4:	83fb      	strh	r3, [r7, #30]
 800f0c6:	e0b7      	b.n	800f238 <mem_malloc+0x1c4>
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
 800f0c8:	8bfb      	ldrh	r3, [r7, #30]
 800f0ca:	4618      	mov	r0, r3
 800f0cc:	f7ff fce4 	bl	800ea98 <ptr_to_mem>
 800f0d0:	6178      	str	r0, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 800f0d2:	697b      	ldr	r3, [r7, #20]
 800f0d4:	791b      	ldrb	r3, [r3, #4]
 800f0d6:	2b00      	cmp	r3, #0
 800f0d8:	f040 80a7 	bne.w	800f22a <mem_malloc+0x1b6>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 800f0dc:	697b      	ldr	r3, [r7, #20]
 800f0de:	881b      	ldrh	r3, [r3, #0]
 800f0e0:	461a      	mov	r2, r3
 800f0e2:	8bfb      	ldrh	r3, [r7, #30]
 800f0e4:	1ad3      	subs	r3, r2, r3
 800f0e6:	f1a3 0208 	sub.w	r2, r3, #8
 800f0ea:	8bbb      	ldrh	r3, [r7, #28]
      if ((!mem->used) &&
 800f0ec:	429a      	cmp	r2, r3
 800f0ee:	f0c0 809c 	bcc.w	800f22a <mem_malloc+0x1b6>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 800f0f2:	697b      	ldr	r3, [r7, #20]
 800f0f4:	881b      	ldrh	r3, [r3, #0]
 800f0f6:	461a      	mov	r2, r3
 800f0f8:	8bfb      	ldrh	r3, [r7, #30]
 800f0fa:	1ad3      	subs	r3, r2, r3
 800f0fc:	f1a3 0208 	sub.w	r2, r3, #8
 800f100:	8bbb      	ldrh	r3, [r7, #28]
 800f102:	3314      	adds	r3, #20
 800f104:	429a      	cmp	r2, r3
 800f106:	d333      	bcc.n	800f170 <mem_malloc+0xfc>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 800f108:	8bfa      	ldrh	r2, [r7, #30]
 800f10a:	8bbb      	ldrh	r3, [r7, #28]
 800f10c:	4413      	add	r3, r2
 800f10e:	b29b      	uxth	r3, r3
 800f110:	3308      	adds	r3, #8
 800f112:	827b      	strh	r3, [r7, #18]
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 800f114:	8a7b      	ldrh	r3, [r7, #18]
 800f116:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800f11a:	d106      	bne.n	800f12a <mem_malloc+0xb6>
 800f11c:	4b50      	ldr	r3, [pc, #320]	; (800f260 <mem_malloc+0x1ec>)
 800f11e:	f240 3287 	movw	r2, #903	; 0x387
 800f122:	4950      	ldr	r1, [pc, #320]	; (800f264 <mem_malloc+0x1f0>)
 800f124:	4850      	ldr	r0, [pc, #320]	; (800f268 <mem_malloc+0x1f4>)
 800f126:	f00b fdff 	bl	801ad28 <iprintf>
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
 800f12a:	8a7b      	ldrh	r3, [r7, #18]
 800f12c:	4618      	mov	r0, r3
 800f12e:	f7ff fcb3 	bl	800ea98 <ptr_to_mem>
 800f132:	60f8      	str	r0, [r7, #12]
          mem2->used = 0;
 800f134:	68fb      	ldr	r3, [r7, #12]
 800f136:	2200      	movs	r2, #0
 800f138:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 800f13a:	697b      	ldr	r3, [r7, #20]
 800f13c:	881a      	ldrh	r2, [r3, #0]
 800f13e:	68fb      	ldr	r3, [r7, #12]
 800f140:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 800f142:	68fb      	ldr	r3, [r7, #12]
 800f144:	8bfa      	ldrh	r2, [r7, #30]
 800f146:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 800f148:	697b      	ldr	r3, [r7, #20]
 800f14a:	8a7a      	ldrh	r2, [r7, #18]
 800f14c:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 800f14e:	697b      	ldr	r3, [r7, #20]
 800f150:	2201      	movs	r2, #1
 800f152:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 800f154:	68fb      	ldr	r3, [r7, #12]
 800f156:	881b      	ldrh	r3, [r3, #0]
 800f158:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800f15c:	d00b      	beq.n	800f176 <mem_malloc+0x102>
            ptr_to_mem(mem2->next)->prev = ptr2;
 800f15e:	68fb      	ldr	r3, [r7, #12]
 800f160:	881b      	ldrh	r3, [r3, #0]
 800f162:	4618      	mov	r0, r3
 800f164:	f7ff fc98 	bl	800ea98 <ptr_to_mem>
 800f168:	4602      	mov	r2, r0
 800f16a:	8a7b      	ldrh	r3, [r7, #18]
 800f16c:	8053      	strh	r3, [r2, #2]
 800f16e:	e002      	b.n	800f176 <mem_malloc+0x102>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 800f170:	697b      	ldr	r3, [r7, #20]
 800f172:	2201      	movs	r2, #1
 800f174:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 800f176:	4b39      	ldr	r3, [pc, #228]	; (800f25c <mem_malloc+0x1e8>)
 800f178:	681b      	ldr	r3, [r3, #0]
 800f17a:	697a      	ldr	r2, [r7, #20]
 800f17c:	429a      	cmp	r2, r3
 800f17e:	d127      	bne.n	800f1d0 <mem_malloc+0x15c>
          struct mem *cur = lfree;
 800f180:	4b36      	ldr	r3, [pc, #216]	; (800f25c <mem_malloc+0x1e8>)
 800f182:	681b      	ldr	r3, [r3, #0]
 800f184:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 800f186:	e005      	b.n	800f194 <mem_malloc+0x120>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
 800f188:	69bb      	ldr	r3, [r7, #24]
 800f18a:	881b      	ldrh	r3, [r3, #0]
 800f18c:	4618      	mov	r0, r3
 800f18e:	f7ff fc83 	bl	800ea98 <ptr_to_mem>
 800f192:	61b8      	str	r0, [r7, #24]
          while (cur->used && cur != ram_end) {
 800f194:	69bb      	ldr	r3, [r7, #24]
 800f196:	791b      	ldrb	r3, [r3, #4]
 800f198:	2b00      	cmp	r3, #0
 800f19a:	d004      	beq.n	800f1a6 <mem_malloc+0x132>
 800f19c:	4b33      	ldr	r3, [pc, #204]	; (800f26c <mem_malloc+0x1f8>)
 800f19e:	681b      	ldr	r3, [r3, #0]
 800f1a0:	69ba      	ldr	r2, [r7, #24]
 800f1a2:	429a      	cmp	r2, r3
 800f1a4:	d1f0      	bne.n	800f188 <mem_malloc+0x114>
          }
          lfree = cur;
 800f1a6:	4a2d      	ldr	r2, [pc, #180]	; (800f25c <mem_malloc+0x1e8>)
 800f1a8:	69bb      	ldr	r3, [r7, #24]
 800f1aa:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 800f1ac:	4b2b      	ldr	r3, [pc, #172]	; (800f25c <mem_malloc+0x1e8>)
 800f1ae:	681a      	ldr	r2, [r3, #0]
 800f1b0:	4b2e      	ldr	r3, [pc, #184]	; (800f26c <mem_malloc+0x1f8>)
 800f1b2:	681b      	ldr	r3, [r3, #0]
 800f1b4:	429a      	cmp	r2, r3
 800f1b6:	d00b      	beq.n	800f1d0 <mem_malloc+0x15c>
 800f1b8:	4b28      	ldr	r3, [pc, #160]	; (800f25c <mem_malloc+0x1e8>)
 800f1ba:	681b      	ldr	r3, [r3, #0]
 800f1bc:	791b      	ldrb	r3, [r3, #4]
 800f1be:	2b00      	cmp	r3, #0
 800f1c0:	d006      	beq.n	800f1d0 <mem_malloc+0x15c>
 800f1c2:	4b27      	ldr	r3, [pc, #156]	; (800f260 <mem_malloc+0x1ec>)
 800f1c4:	f240 32b5 	movw	r2, #949	; 0x3b5
 800f1c8:	4929      	ldr	r1, [pc, #164]	; (800f270 <mem_malloc+0x1fc>)
 800f1ca:	4827      	ldr	r0, [pc, #156]	; (800f268 <mem_malloc+0x1f4>)
 800f1cc:	f00b fdac 	bl	801ad28 <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
 800f1d0:	4821      	ldr	r0, [pc, #132]	; (800f258 <mem_malloc+0x1e4>)
 800f1d2:	f00a fd4c 	bl	8019c6e <sys_mutex_unlock>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 800f1d6:	8bba      	ldrh	r2, [r7, #28]
 800f1d8:	697b      	ldr	r3, [r7, #20]
 800f1da:	4413      	add	r3, r2
 800f1dc:	3308      	adds	r3, #8
 800f1de:	4a23      	ldr	r2, [pc, #140]	; (800f26c <mem_malloc+0x1f8>)
 800f1e0:	6812      	ldr	r2, [r2, #0]
 800f1e2:	4293      	cmp	r3, r2
 800f1e4:	d906      	bls.n	800f1f4 <mem_malloc+0x180>
 800f1e6:	4b1e      	ldr	r3, [pc, #120]	; (800f260 <mem_malloc+0x1ec>)
 800f1e8:	f240 32ba 	movw	r2, #954	; 0x3ba
 800f1ec:	4921      	ldr	r1, [pc, #132]	; (800f274 <mem_malloc+0x200>)
 800f1ee:	481e      	ldr	r0, [pc, #120]	; (800f268 <mem_malloc+0x1f4>)
 800f1f0:	f00b fd9a 	bl	801ad28 <iprintf>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 800f1f4:	697b      	ldr	r3, [r7, #20]
 800f1f6:	f003 0303 	and.w	r3, r3, #3
 800f1fa:	2b00      	cmp	r3, #0
 800f1fc:	d006      	beq.n	800f20c <mem_malloc+0x198>
 800f1fe:	4b18      	ldr	r3, [pc, #96]	; (800f260 <mem_malloc+0x1ec>)
 800f200:	f44f 726f 	mov.w	r2, #956	; 0x3bc
 800f204:	491c      	ldr	r1, [pc, #112]	; (800f278 <mem_malloc+0x204>)
 800f206:	4818      	ldr	r0, [pc, #96]	; (800f268 <mem_malloc+0x1f4>)
 800f208:	f00b fd8e 	bl	801ad28 <iprintf>
                    ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 800f20c:	697b      	ldr	r3, [r7, #20]
 800f20e:	f003 0303 	and.w	r3, r3, #3
 800f212:	2b00      	cmp	r3, #0
 800f214:	d006      	beq.n	800f224 <mem_malloc+0x1b0>
 800f216:	4b12      	ldr	r3, [pc, #72]	; (800f260 <mem_malloc+0x1ec>)
 800f218:	f240 32be 	movw	r2, #958	; 0x3be
 800f21c:	4917      	ldr	r1, [pc, #92]	; (800f27c <mem_malloc+0x208>)
 800f21e:	4812      	ldr	r0, [pc, #72]	; (800f268 <mem_malloc+0x1f4>)
 800f220:	f00b fd82 	bl	801ad28 <iprintf>

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 800f224:	697b      	ldr	r3, [r7, #20]
 800f226:	3308      	adds	r3, #8
 800f228:	e011      	b.n	800f24e <mem_malloc+0x1da>
         ptr = ptr_to_mem(ptr)->next) {
 800f22a:	8bfb      	ldrh	r3, [r7, #30]
 800f22c:	4618      	mov	r0, r3
 800f22e:	f7ff fc33 	bl	800ea98 <ptr_to_mem>
 800f232:	4603      	mov	r3, r0
 800f234:	881b      	ldrh	r3, [r3, #0]
 800f236:	83fb      	strh	r3, [r7, #30]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800f238:	8bfa      	ldrh	r2, [r7, #30]
 800f23a:	8bbb      	ldrh	r3, [r7, #28]
 800f23c:	f5c3 63c8 	rsb	r3, r3, #1600	; 0x640
 800f240:	429a      	cmp	r2, r3
 800f242:	f4ff af41 	bcc.w	800f0c8 <mem_malloc+0x54>
    /* if we got interrupted by a mem_free, try again */
  } while (local_mem_free_count != 0);
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
 800f246:	4804      	ldr	r0, [pc, #16]	; (800f258 <mem_malloc+0x1e4>)
 800f248:	f00a fd11 	bl	8019c6e <sys_mutex_unlock>
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 800f24c:	2300      	movs	r3, #0
}
 800f24e:	4618      	mov	r0, r3
 800f250:	3720      	adds	r7, #32
 800f252:	46bd      	mov	sp, r7
 800f254:	bd80      	pop	{r7, pc}
 800f256:	bf00      	nop
 800f258:	20000854 	.word	0x20000854
 800f25c:	20000858 	.word	0x20000858
 800f260:	08020228 	.word	0x08020228
 800f264:	080203ec 	.word	0x080203ec
 800f268:	08020270 	.word	0x08020270
 800f26c:	20000850 	.word	0x20000850
 800f270:	08020400 	.word	0x08020400
 800f274:	0802041c 	.word	0x0802041c
 800f278:	0802044c 	.word	0x0802044c
 800f27c:	0802047c 	.word	0x0802047c

0800f280 <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 800f280:	b480      	push	{r7}
 800f282:	b085      	sub	sp, #20
 800f284:	af00      	add	r7, sp, #0
 800f286:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 800f288:	687b      	ldr	r3, [r7, #4]
 800f28a:	689b      	ldr	r3, [r3, #8]
 800f28c:	2200      	movs	r2, #0
 800f28e:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 800f290:	687b      	ldr	r3, [r7, #4]
 800f292:	685b      	ldr	r3, [r3, #4]
 800f294:	3303      	adds	r3, #3
 800f296:	f023 0303 	bic.w	r3, r3, #3
 800f29a:	60bb      	str	r3, [r7, #8]
                                       + MEM_SANITY_REGION_AFTER_ALIGNED
#endif
                                      ));
#endif
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 800f29c:	2300      	movs	r3, #0
 800f29e:	60fb      	str	r3, [r7, #12]
 800f2a0:	e011      	b.n	800f2c6 <memp_init_pool+0x46>
    memp->next = *desc->tab;
 800f2a2:	687b      	ldr	r3, [r7, #4]
 800f2a4:	689b      	ldr	r3, [r3, #8]
 800f2a6:	681a      	ldr	r2, [r3, #0]
 800f2a8:	68bb      	ldr	r3, [r7, #8]
 800f2aa:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 800f2ac:	687b      	ldr	r3, [r7, #4]
 800f2ae:	689b      	ldr	r3, [r3, #8]
 800f2b0:	68ba      	ldr	r2, [r7, #8]
 800f2b2:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
    /* cast through void* to get rid of alignment warnings */
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 800f2b4:	687b      	ldr	r3, [r7, #4]
 800f2b6:	881b      	ldrh	r3, [r3, #0]
 800f2b8:	461a      	mov	r2, r3
 800f2ba:	68bb      	ldr	r3, [r7, #8]
 800f2bc:	4413      	add	r3, r2
 800f2be:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 800f2c0:	68fb      	ldr	r3, [r7, #12]
 800f2c2:	3301      	adds	r3, #1
 800f2c4:	60fb      	str	r3, [r7, #12]
 800f2c6:	687b      	ldr	r3, [r7, #4]
 800f2c8:	885b      	ldrh	r3, [r3, #2]
 800f2ca:	461a      	mov	r2, r3
 800f2cc:	68fb      	ldr	r3, [r7, #12]
 800f2ce:	4293      	cmp	r3, r2
 800f2d0:	dbe7      	blt.n	800f2a2 <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 800f2d2:	bf00      	nop
 800f2d4:	3714      	adds	r7, #20
 800f2d6:	46bd      	mov	sp, r7
 800f2d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2dc:	4770      	bx	lr
	...

0800f2e0 <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 800f2e0:	b580      	push	{r7, lr}
 800f2e2:	b082      	sub	sp, #8
 800f2e4:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800f2e6:	2300      	movs	r3, #0
 800f2e8:	80fb      	strh	r3, [r7, #6]
 800f2ea:	e009      	b.n	800f300 <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 800f2ec:	88fb      	ldrh	r3, [r7, #6]
 800f2ee:	4a08      	ldr	r2, [pc, #32]	; (800f310 <memp_init+0x30>)
 800f2f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f2f4:	4618      	mov	r0, r3
 800f2f6:	f7ff ffc3 	bl	800f280 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800f2fa:	88fb      	ldrh	r3, [r7, #6]
 800f2fc:	3301      	adds	r3, #1
 800f2fe:	80fb      	strh	r3, [r7, #6]
 800f300:	88fb      	ldrh	r3, [r7, #6]
 800f302:	2b0c      	cmp	r3, #12
 800f304:	d9f2      	bls.n	800f2ec <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 800f306:	bf00      	nop
 800f308:	3708      	adds	r7, #8
 800f30a:	46bd      	mov	sp, r7
 800f30c:	bd80      	pop	{r7, pc}
 800f30e:	bf00      	nop
 800f310:	08024488 	.word	0x08024488

0800f314 <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 800f314:	b580      	push	{r7, lr}
 800f316:	b084      	sub	sp, #16
 800f318:	af00      	add	r7, sp, #0
 800f31a:	6078      	str	r0, [r7, #4]

#if MEMP_MEM_MALLOC
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);
 800f31c:	f00a fcda 	bl	8019cd4 <sys_arch_protect>
 800f320:	60f8      	str	r0, [r7, #12]

  memp = *desc->tab;
 800f322:	687b      	ldr	r3, [r7, #4]
 800f324:	689b      	ldr	r3, [r3, #8]
 800f326:	681b      	ldr	r3, [r3, #0]
 800f328:	60bb      	str	r3, [r7, #8]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 800f32a:	68bb      	ldr	r3, [r7, #8]
 800f32c:	2b00      	cmp	r3, #0
 800f32e:	d015      	beq.n	800f35c <do_memp_malloc_pool+0x48>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 800f330:	687b      	ldr	r3, [r7, #4]
 800f332:	689b      	ldr	r3, [r3, #8]
 800f334:	68ba      	ldr	r2, [r7, #8]
 800f336:	6812      	ldr	r2, [r2, #0]
 800f338:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 800f33a:	68bb      	ldr	r3, [r7, #8]
 800f33c:	f003 0303 	and.w	r3, r3, #3
 800f340:	2b00      	cmp	r3, #0
 800f342:	d006      	beq.n	800f352 <do_memp_malloc_pool+0x3e>
 800f344:	4b09      	ldr	r3, [pc, #36]	; (800f36c <do_memp_malloc_pool+0x58>)
 800f346:	f240 1219 	movw	r2, #281	; 0x119
 800f34a:	4909      	ldr	r1, [pc, #36]	; (800f370 <do_memp_malloc_pool+0x5c>)
 800f34c:	4809      	ldr	r0, [pc, #36]	; (800f374 <do_memp_malloc_pool+0x60>)
 800f34e:	f00b fceb 	bl	801ad28 <iprintf>
    desc->stats->used++;
    if (desc->stats->used > desc->stats->max) {
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
 800f352:	68f8      	ldr	r0, [r7, #12]
 800f354:	f00a fccc 	bl	8019cf0 <sys_arch_unprotect>
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 800f358:	68bb      	ldr	r3, [r7, #8]
 800f35a:	e003      	b.n	800f364 <do_memp_malloc_pool+0x50>
  } else {
#if MEMP_STATS
    desc->stats->err++;
#endif
    SYS_ARCH_UNPROTECT(old_level);
 800f35c:	68f8      	ldr	r0, [r7, #12]
 800f35e:	f00a fcc7 	bl	8019cf0 <sys_arch_unprotect>
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
 800f362:	2300      	movs	r3, #0
}
 800f364:	4618      	mov	r0, r3
 800f366:	3710      	adds	r7, #16
 800f368:	46bd      	mov	sp, r7
 800f36a:	bd80      	pop	{r7, pc}
 800f36c:	080204a0 	.word	0x080204a0
 800f370:	080204d0 	.word	0x080204d0
 800f374:	080204f4 	.word	0x080204f4

0800f378 <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
 800f378:	b580      	push	{r7, lr}
 800f37a:	b084      	sub	sp, #16
 800f37c:	af00      	add	r7, sp, #0
 800f37e:	4603      	mov	r3, r0
 800f380:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 800f382:	79fb      	ldrb	r3, [r7, #7]
 800f384:	2b0c      	cmp	r3, #12
 800f386:	d908      	bls.n	800f39a <memp_malloc+0x22>
 800f388:	4b0a      	ldr	r3, [pc, #40]	; (800f3b4 <memp_malloc+0x3c>)
 800f38a:	f240 1257 	movw	r2, #343	; 0x157
 800f38e:	490a      	ldr	r1, [pc, #40]	; (800f3b8 <memp_malloc+0x40>)
 800f390:	480a      	ldr	r0, [pc, #40]	; (800f3bc <memp_malloc+0x44>)
 800f392:	f00b fcc9 	bl	801ad28 <iprintf>
 800f396:	2300      	movs	r3, #0
 800f398:	e008      	b.n	800f3ac <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 800f39a:	79fb      	ldrb	r3, [r7, #7]
 800f39c:	4a08      	ldr	r2, [pc, #32]	; (800f3c0 <memp_malloc+0x48>)
 800f39e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f3a2:	4618      	mov	r0, r3
 800f3a4:	f7ff ffb6 	bl	800f314 <do_memp_malloc_pool>
 800f3a8:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 800f3aa:	68fb      	ldr	r3, [r7, #12]
}
 800f3ac:	4618      	mov	r0, r3
 800f3ae:	3710      	adds	r7, #16
 800f3b0:	46bd      	mov	sp, r7
 800f3b2:	bd80      	pop	{r7, pc}
 800f3b4:	080204a0 	.word	0x080204a0
 800f3b8:	08020530 	.word	0x08020530
 800f3bc:	080204f4 	.word	0x080204f4
 800f3c0:	08024488 	.word	0x08024488

0800f3c4 <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 800f3c4:	b580      	push	{r7, lr}
 800f3c6:	b084      	sub	sp, #16
 800f3c8:	af00      	add	r7, sp, #0
 800f3ca:	6078      	str	r0, [r7, #4]
 800f3cc:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 800f3ce:	683b      	ldr	r3, [r7, #0]
 800f3d0:	f003 0303 	and.w	r3, r3, #3
 800f3d4:	2b00      	cmp	r3, #0
 800f3d6:	d006      	beq.n	800f3e6 <do_memp_free_pool+0x22>
 800f3d8:	4b0d      	ldr	r3, [pc, #52]	; (800f410 <do_memp_free_pool+0x4c>)
 800f3da:	f240 126d 	movw	r2, #365	; 0x16d
 800f3de:	490d      	ldr	r1, [pc, #52]	; (800f414 <do_memp_free_pool+0x50>)
 800f3e0:	480d      	ldr	r0, [pc, #52]	; (800f418 <do_memp_free_pool+0x54>)
 800f3e2:	f00b fca1 	bl	801ad28 <iprintf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 800f3e6:	683b      	ldr	r3, [r7, #0]
 800f3e8:	60fb      	str	r3, [r7, #12]

  SYS_ARCH_PROTECT(old_level);
 800f3ea:	f00a fc73 	bl	8019cd4 <sys_arch_protect>
 800f3ee:	60b8      	str	r0, [r7, #8]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 800f3f0:	687b      	ldr	r3, [r7, #4]
 800f3f2:	689b      	ldr	r3, [r3, #8]
 800f3f4:	681a      	ldr	r2, [r3, #0]
 800f3f6:	68fb      	ldr	r3, [r7, #12]
 800f3f8:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 800f3fa:	687b      	ldr	r3, [r7, #4]
 800f3fc:	689b      	ldr	r3, [r3, #8]
 800f3fe:	68fa      	ldr	r2, [r7, #12]
 800f400:	601a      	str	r2, [r3, #0]

#if MEMP_SANITY_CHECK
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
 800f402:	68b8      	ldr	r0, [r7, #8]
 800f404:	f00a fc74 	bl	8019cf0 <sys_arch_unprotect>
#endif /* !MEMP_MEM_MALLOC */
}
 800f408:	bf00      	nop
 800f40a:	3710      	adds	r7, #16
 800f40c:	46bd      	mov	sp, r7
 800f40e:	bd80      	pop	{r7, pc}
 800f410:	080204a0 	.word	0x080204a0
 800f414:	08020550 	.word	0x08020550
 800f418:	080204f4 	.word	0x080204f4

0800f41c <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 800f41c:	b580      	push	{r7, lr}
 800f41e:	b082      	sub	sp, #8
 800f420:	af00      	add	r7, sp, #0
 800f422:	4603      	mov	r3, r0
 800f424:	6039      	str	r1, [r7, #0]
 800f426:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 800f428:	79fb      	ldrb	r3, [r7, #7]
 800f42a:	2b0c      	cmp	r3, #12
 800f42c:	d907      	bls.n	800f43e <memp_free+0x22>
 800f42e:	4b0c      	ldr	r3, [pc, #48]	; (800f460 <memp_free+0x44>)
 800f430:	f44f 72d5 	mov.w	r2, #426	; 0x1aa
 800f434:	490b      	ldr	r1, [pc, #44]	; (800f464 <memp_free+0x48>)
 800f436:	480c      	ldr	r0, [pc, #48]	; (800f468 <memp_free+0x4c>)
 800f438:	f00b fc76 	bl	801ad28 <iprintf>
 800f43c:	e00c      	b.n	800f458 <memp_free+0x3c>

  if (mem == NULL) {
 800f43e:	683b      	ldr	r3, [r7, #0]
 800f440:	2b00      	cmp	r3, #0
 800f442:	d008      	beq.n	800f456 <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 800f444:	79fb      	ldrb	r3, [r7, #7]
 800f446:	4a09      	ldr	r2, [pc, #36]	; (800f46c <memp_free+0x50>)
 800f448:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f44c:	6839      	ldr	r1, [r7, #0]
 800f44e:	4618      	mov	r0, r3
 800f450:	f7ff ffb8 	bl	800f3c4 <do_memp_free_pool>
 800f454:	e000      	b.n	800f458 <memp_free+0x3c>
    return;
 800f456:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 800f458:	3708      	adds	r7, #8
 800f45a:	46bd      	mov	sp, r7
 800f45c:	bd80      	pop	{r7, pc}
 800f45e:	bf00      	nop
 800f460:	080204a0 	.word	0x080204a0
 800f464:	08020570 	.word	0x08020570
 800f468:	080204f4 	.word	0x080204f4
 800f46c:	08024488 	.word	0x08024488

0800f470 <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 800f470:	b480      	push	{r7}
 800f472:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 800f474:	bf00      	nop
 800f476:	46bd      	mov	sp, r7
 800f478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f47c:	4770      	bx	lr
	...

0800f480 <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 800f480:	b580      	push	{r7, lr}
 800f482:	b086      	sub	sp, #24
 800f484:	af00      	add	r7, sp, #0
 800f486:	60f8      	str	r0, [r7, #12]
 800f488:	60b9      	str	r1, [r7, #8]
 800f48a:	607a      	str	r2, [r7, #4]
 800f48c:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("single netif already set", 0);
    return NULL;
  }
#endif

  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 800f48e:	68fb      	ldr	r3, [r7, #12]
 800f490:	2b00      	cmp	r3, #0
 800f492:	d108      	bne.n	800f4a6 <netif_add+0x26>
 800f494:	4b56      	ldr	r3, [pc, #344]	; (800f5f0 <netif_add+0x170>)
 800f496:	f240 1227 	movw	r2, #295	; 0x127
 800f49a:	4956      	ldr	r1, [pc, #344]	; (800f5f4 <netif_add+0x174>)
 800f49c:	4856      	ldr	r0, [pc, #344]	; (800f5f8 <netif_add+0x178>)
 800f49e:	f00b fc43 	bl	801ad28 <iprintf>
 800f4a2:	2300      	movs	r3, #0
 800f4a4:	e09f      	b.n	800f5e6 <netif_add+0x166>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 800f4a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f4a8:	2b00      	cmp	r3, #0
 800f4aa:	d108      	bne.n	800f4be <netif_add+0x3e>
 800f4ac:	4b50      	ldr	r3, [pc, #320]	; (800f5f0 <netif_add+0x170>)
 800f4ae:	f44f 7294 	mov.w	r2, #296	; 0x128
 800f4b2:	4952      	ldr	r1, [pc, #328]	; (800f5fc <netif_add+0x17c>)
 800f4b4:	4850      	ldr	r0, [pc, #320]	; (800f5f8 <netif_add+0x178>)
 800f4b6:	f00b fc37 	bl	801ad28 <iprintf>
 800f4ba:	2300      	movs	r3, #0
 800f4bc:	e093      	b.n	800f5e6 <netif_add+0x166>

#if LWIP_IPV4
  if (ipaddr == NULL) {
 800f4be:	68bb      	ldr	r3, [r7, #8]
 800f4c0:	2b00      	cmp	r3, #0
 800f4c2:	d101      	bne.n	800f4c8 <netif_add+0x48>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 800f4c4:	4b4e      	ldr	r3, [pc, #312]	; (800f600 <netif_add+0x180>)
 800f4c6:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 800f4c8:	687b      	ldr	r3, [r7, #4]
 800f4ca:	2b00      	cmp	r3, #0
 800f4cc:	d101      	bne.n	800f4d2 <netif_add+0x52>
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 800f4ce:	4b4c      	ldr	r3, [pc, #304]	; (800f600 <netif_add+0x180>)
 800f4d0:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 800f4d2:	683b      	ldr	r3, [r7, #0]
 800f4d4:	2b00      	cmp	r3, #0
 800f4d6:	d101      	bne.n	800f4dc <netif_add+0x5c>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 800f4d8:	4b49      	ldr	r3, [pc, #292]	; (800f600 <netif_add+0x180>)
 800f4da:	603b      	str	r3, [r7, #0]
  }

  /* reset new interface configuration state */
  ip_addr_set_zero_ip4(&netif->ip_addr);
 800f4dc:	68fb      	ldr	r3, [r7, #12]
 800f4de:	2200      	movs	r2, #0
 800f4e0:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 800f4e2:	68fb      	ldr	r3, [r7, #12]
 800f4e4:	2200      	movs	r2, #0
 800f4e6:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 800f4e8:	68fb      	ldr	r3, [r7, #12]
 800f4ea:	2200      	movs	r2, #0
 800f4ec:	60da      	str	r2, [r3, #12]
  netif->output = netif_null_output_ip4;
 800f4ee:	68fb      	ldr	r3, [r7, #12]
 800f4f0:	4a44      	ldr	r2, [pc, #272]	; (800f604 <netif_add+0x184>)
 800f4f2:	615a      	str	r2, [r3, #20]
#endif /* LWIP_IPV6_ADDRESS_LIFETIMES */
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->mtu = 0;
 800f4f4:	68fb      	ldr	r3, [r7, #12]
 800f4f6:	2200      	movs	r2, #0
 800f4f8:	841a      	strh	r2, [r3, #32]
  netif->flags = 0;
 800f4fa:	68fb      	ldr	r3, [r7, #12]
 800f4fc:	2200      	movs	r2, #0
 800f4fe:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 800f502:	68fb      	ldr	r3, [r7, #12]
 800f504:	6a3a      	ldr	r2, [r7, #32]
 800f506:	61da      	str	r2, [r3, #28]
  netif->num = netif_num;
 800f508:	4b3f      	ldr	r3, [pc, #252]	; (800f608 <netif_add+0x188>)
 800f50a:	781a      	ldrb	r2, [r3, #0]
 800f50c:	68fb      	ldr	r3, [r7, #12]
 800f50e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  netif->input = input;
 800f512:	68fb      	ldr	r3, [r7, #12]
 800f514:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800f516:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 800f518:	683b      	ldr	r3, [r7, #0]
 800f51a:	687a      	ldr	r2, [r7, #4]
 800f51c:	68b9      	ldr	r1, [r7, #8]
 800f51e:	68f8      	ldr	r0, [r7, #12]
 800f520:	f000 f914 	bl	800f74c <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 800f524:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f526:	68f8      	ldr	r0, [r7, #12]
 800f528:	4798      	blx	r3
 800f52a:	4603      	mov	r3, r0
 800f52c:	2b00      	cmp	r3, #0
 800f52e:	d001      	beq.n	800f534 <netif_add+0xb4>
    return NULL;
 800f530:	2300      	movs	r3, #0
 800f532:	e058      	b.n	800f5e6 <netif_add+0x166>
     */
  {
    struct netif *netif2;
    int num_netifs;
    do {
      if (netif->num == 255) {
 800f534:	68fb      	ldr	r3, [r7, #12]
 800f536:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800f53a:	2bff      	cmp	r3, #255	; 0xff
 800f53c:	d103      	bne.n	800f546 <netif_add+0xc6>
        netif->num = 0;
 800f53e:	68fb      	ldr	r3, [r7, #12]
 800f540:	2200      	movs	r2, #0
 800f542:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
      }
      num_netifs = 0;
 800f546:	2300      	movs	r3, #0
 800f548:	613b      	str	r3, [r7, #16]
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 800f54a:	4b30      	ldr	r3, [pc, #192]	; (800f60c <netif_add+0x18c>)
 800f54c:	681b      	ldr	r3, [r3, #0]
 800f54e:	617b      	str	r3, [r7, #20]
 800f550:	e02b      	b.n	800f5aa <netif_add+0x12a>
        LWIP_ASSERT("netif already added", netif2 != netif);
 800f552:	697a      	ldr	r2, [r7, #20]
 800f554:	68fb      	ldr	r3, [r7, #12]
 800f556:	429a      	cmp	r2, r3
 800f558:	d106      	bne.n	800f568 <netif_add+0xe8>
 800f55a:	4b25      	ldr	r3, [pc, #148]	; (800f5f0 <netif_add+0x170>)
 800f55c:	f240 128b 	movw	r2, #395	; 0x18b
 800f560:	492b      	ldr	r1, [pc, #172]	; (800f610 <netif_add+0x190>)
 800f562:	4825      	ldr	r0, [pc, #148]	; (800f5f8 <netif_add+0x178>)
 800f564:	f00b fbe0 	bl	801ad28 <iprintf>
        num_netifs++;
 800f568:	693b      	ldr	r3, [r7, #16]
 800f56a:	3301      	adds	r3, #1
 800f56c:	613b      	str	r3, [r7, #16]
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 800f56e:	693b      	ldr	r3, [r7, #16]
 800f570:	2bff      	cmp	r3, #255	; 0xff
 800f572:	dd06      	ble.n	800f582 <netif_add+0x102>
 800f574:	4b1e      	ldr	r3, [pc, #120]	; (800f5f0 <netif_add+0x170>)
 800f576:	f240 128d 	movw	r2, #397	; 0x18d
 800f57a:	4926      	ldr	r1, [pc, #152]	; (800f614 <netif_add+0x194>)
 800f57c:	481e      	ldr	r0, [pc, #120]	; (800f5f8 <netif_add+0x178>)
 800f57e:	f00b fbd3 	bl	801ad28 <iprintf>
        if (netif2->num == netif->num) {
 800f582:	697b      	ldr	r3, [r7, #20]
 800f584:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 800f588:	68fb      	ldr	r3, [r7, #12]
 800f58a:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800f58e:	429a      	cmp	r2, r3
 800f590:	d108      	bne.n	800f5a4 <netif_add+0x124>
          netif->num++;
 800f592:	68fb      	ldr	r3, [r7, #12]
 800f594:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800f598:	3301      	adds	r3, #1
 800f59a:	b2da      	uxtb	r2, r3
 800f59c:	68fb      	ldr	r3, [r7, #12]
 800f59e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
          break;
 800f5a2:	e005      	b.n	800f5b0 <netif_add+0x130>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 800f5a4:	697b      	ldr	r3, [r7, #20]
 800f5a6:	681b      	ldr	r3, [r3, #0]
 800f5a8:	617b      	str	r3, [r7, #20]
 800f5aa:	697b      	ldr	r3, [r7, #20]
 800f5ac:	2b00      	cmp	r3, #0
 800f5ae:	d1d0      	bne.n	800f552 <netif_add+0xd2>
        }
      }
    } while (netif2 != NULL);
 800f5b0:	697b      	ldr	r3, [r7, #20]
 800f5b2:	2b00      	cmp	r3, #0
 800f5b4:	d1be      	bne.n	800f534 <netif_add+0xb4>
  }
  if (netif->num == 254) {
 800f5b6:	68fb      	ldr	r3, [r7, #12]
 800f5b8:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800f5bc:	2bfe      	cmp	r3, #254	; 0xfe
 800f5be:	d103      	bne.n	800f5c8 <netif_add+0x148>
    netif_num = 0;
 800f5c0:	4b11      	ldr	r3, [pc, #68]	; (800f608 <netif_add+0x188>)
 800f5c2:	2200      	movs	r2, #0
 800f5c4:	701a      	strb	r2, [r3, #0]
 800f5c6:	e006      	b.n	800f5d6 <netif_add+0x156>
  } else {
    netif_num = (u8_t)(netif->num + 1);
 800f5c8:	68fb      	ldr	r3, [r7, #12]
 800f5ca:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800f5ce:	3301      	adds	r3, #1
 800f5d0:	b2da      	uxtb	r2, r3
 800f5d2:	4b0d      	ldr	r3, [pc, #52]	; (800f608 <netif_add+0x188>)
 800f5d4:	701a      	strb	r2, [r3, #0]
  }

  /* add this netif to the list */
  netif->next = netif_list;
 800f5d6:	4b0d      	ldr	r3, [pc, #52]	; (800f60c <netif_add+0x18c>)
 800f5d8:	681a      	ldr	r2, [r3, #0]
 800f5da:	68fb      	ldr	r3, [r7, #12]
 800f5dc:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 800f5de:	4a0b      	ldr	r2, [pc, #44]	; (800f60c <netif_add+0x18c>)
 800f5e0:	68fb      	ldr	r3, [r7, #12]
 800f5e2:	6013      	str	r3, [r2, #0]
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));

  netif_invoke_ext_callback(netif, LWIP_NSC_NETIF_ADDED, NULL);

  return netif;
 800f5e4:	68fb      	ldr	r3, [r7, #12]
}
 800f5e6:	4618      	mov	r0, r3
 800f5e8:	3718      	adds	r7, #24
 800f5ea:	46bd      	mov	sp, r7
 800f5ec:	bd80      	pop	{r7, pc}
 800f5ee:	bf00      	nop
 800f5f0:	0802058c 	.word	0x0802058c
 800f5f4:	08020620 	.word	0x08020620
 800f5f8:	080205dc 	.word	0x080205dc
 800f5fc:	0802063c 	.word	0x0802063c
 800f600:	080244fc 	.word	0x080244fc
 800f604:	0800f93d 	.word	0x0800f93d
 800f608:	20000890 	.word	0x20000890
 800f60c:	20007c90 	.word	0x20007c90
 800f610:	08020660 	.word	0x08020660
 800f614:	08020674 	.word	0x08020674

0800f618 <netif_do_ip_addr_changed>:

static void
netif_do_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 800f618:	b580      	push	{r7, lr}
 800f61a:	b082      	sub	sp, #8
 800f61c:	af00      	add	r7, sp, #0
 800f61e:	6078      	str	r0, [r7, #4]
 800f620:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 800f622:	6839      	ldr	r1, [r7, #0]
 800f624:	6878      	ldr	r0, [r7, #4]
 800f626:	f002 fd8d 	bl	8012144 <tcp_netif_ip_addr_changed>
#endif /* LWIP_TCP */
#if LWIP_UDP
  udp_netif_ip_addr_changed(old_addr, new_addr);
 800f62a:	6839      	ldr	r1, [r7, #0]
 800f62c:	6878      	ldr	r0, [r7, #4]
 800f62e:	f007 fea3 	bl	8017378 <udp_netif_ip_addr_changed>
#endif /* LWIP_UDP */
#if LWIP_RAW
  raw_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_RAW */
}
 800f632:	bf00      	nop
 800f634:	3708      	adds	r7, #8
 800f636:	46bd      	mov	sp, r7
 800f638:	bd80      	pop	{r7, pc}
	...

0800f63c <netif_do_set_ipaddr>:

#if LWIP_IPV4
static int
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
{
 800f63c:	b580      	push	{r7, lr}
 800f63e:	b086      	sub	sp, #24
 800f640:	af00      	add	r7, sp, #0
 800f642:	60f8      	str	r0, [r7, #12]
 800f644:	60b9      	str	r1, [r7, #8]
 800f646:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 800f648:	68bb      	ldr	r3, [r7, #8]
 800f64a:	2b00      	cmp	r3, #0
 800f64c:	d106      	bne.n	800f65c <netif_do_set_ipaddr+0x20>
 800f64e:	4b1d      	ldr	r3, [pc, #116]	; (800f6c4 <netif_do_set_ipaddr+0x88>)
 800f650:	f240 12cb 	movw	r2, #459	; 0x1cb
 800f654:	491c      	ldr	r1, [pc, #112]	; (800f6c8 <netif_do_set_ipaddr+0x8c>)
 800f656:	481d      	ldr	r0, [pc, #116]	; (800f6cc <netif_do_set_ipaddr+0x90>)
 800f658:	f00b fb66 	bl	801ad28 <iprintf>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 800f65c:	687b      	ldr	r3, [r7, #4]
 800f65e:	2b00      	cmp	r3, #0
 800f660:	d106      	bne.n	800f670 <netif_do_set_ipaddr+0x34>
 800f662:	4b18      	ldr	r3, [pc, #96]	; (800f6c4 <netif_do_set_ipaddr+0x88>)
 800f664:	f44f 72e6 	mov.w	r2, #460	; 0x1cc
 800f668:	4917      	ldr	r1, [pc, #92]	; (800f6c8 <netif_do_set_ipaddr+0x8c>)
 800f66a:	4818      	ldr	r0, [pc, #96]	; (800f6cc <netif_do_set_ipaddr+0x90>)
 800f66c:	f00b fb5c 	bl	801ad28 <iprintf>

  /* address is actually being changed? */
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 800f670:	68bb      	ldr	r3, [r7, #8]
 800f672:	681a      	ldr	r2, [r3, #0]
 800f674:	68fb      	ldr	r3, [r7, #12]
 800f676:	3304      	adds	r3, #4
 800f678:	681b      	ldr	r3, [r3, #0]
 800f67a:	429a      	cmp	r2, r3
 800f67c:	d01c      	beq.n	800f6b8 <netif_do_set_ipaddr+0x7c>
    ip_addr_t new_addr;
    *ip_2_ip4(&new_addr) = *ipaddr;
 800f67e:	68bb      	ldr	r3, [r7, #8]
 800f680:	681b      	ldr	r3, [r3, #0]
 800f682:	617b      	str	r3, [r7, #20]
    IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 800f684:	68fb      	ldr	r3, [r7, #12]
 800f686:	3304      	adds	r3, #4
 800f688:	681a      	ldr	r2, [r3, #0]
 800f68a:	687b      	ldr	r3, [r7, #4]
 800f68c:	601a      	str	r2, [r3, #0]

    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
    netif_do_ip_addr_changed(old_addr, &new_addr);
 800f68e:	f107 0314 	add.w	r3, r7, #20
 800f692:	4619      	mov	r1, r3
 800f694:	6878      	ldr	r0, [r7, #4]
 800f696:	f7ff ffbf 	bl	800f618 <netif_do_ip_addr_changed>

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 800f69a:	68bb      	ldr	r3, [r7, #8]
 800f69c:	2b00      	cmp	r3, #0
 800f69e:	d002      	beq.n	800f6a6 <netif_do_set_ipaddr+0x6a>
 800f6a0:	68bb      	ldr	r3, [r7, #8]
 800f6a2:	681b      	ldr	r3, [r3, #0]
 800f6a4:	e000      	b.n	800f6a8 <netif_do_set_ipaddr+0x6c>
 800f6a6:	2300      	movs	r3, #0
 800f6a8:	68fa      	ldr	r2, [r7, #12]
 800f6aa:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 800f6ac:	2101      	movs	r1, #1
 800f6ae:	68f8      	ldr	r0, [r7, #12]
 800f6b0:	f000 f8d2 	bl	800f858 <netif_issue_reports>

    NETIF_STATUS_CALLBACK(netif);
    return 1; /* address changed */
 800f6b4:	2301      	movs	r3, #1
 800f6b6:	e000      	b.n	800f6ba <netif_do_set_ipaddr+0x7e>
  }
  return 0; /* address unchanged */
 800f6b8:	2300      	movs	r3, #0
}
 800f6ba:	4618      	mov	r0, r3
 800f6bc:	3718      	adds	r7, #24
 800f6be:	46bd      	mov	sp, r7
 800f6c0:	bd80      	pop	{r7, pc}
 800f6c2:	bf00      	nop
 800f6c4:	0802058c 	.word	0x0802058c
 800f6c8:	080206a4 	.word	0x080206a4
 800f6cc:	080205dc 	.word	0x080205dc

0800f6d0 <netif_do_set_netmask>:
  }
}

static int
netif_do_set_netmask(struct netif *netif, const ip4_addr_t *netmask, ip_addr_t *old_nm)
{
 800f6d0:	b480      	push	{r7}
 800f6d2:	b085      	sub	sp, #20
 800f6d4:	af00      	add	r7, sp, #0
 800f6d6:	60f8      	str	r0, [r7, #12]
 800f6d8:	60b9      	str	r1, [r7, #8]
 800f6da:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 800f6dc:	68bb      	ldr	r3, [r7, #8]
 800f6de:	681a      	ldr	r2, [r3, #0]
 800f6e0:	68fb      	ldr	r3, [r7, #12]
 800f6e2:	3308      	adds	r3, #8
 800f6e4:	681b      	ldr	r3, [r3, #0]
 800f6e6:	429a      	cmp	r2, r3
 800f6e8:	d00a      	beq.n	800f700 <netif_do_set_netmask+0x30>
#else
    LWIP_UNUSED_ARG(old_nm);
#endif
    mib2_remove_route_ip4(0, netif);
    /* set new netmask to netif */
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 800f6ea:	68bb      	ldr	r3, [r7, #8]
 800f6ec:	2b00      	cmp	r3, #0
 800f6ee:	d002      	beq.n	800f6f6 <netif_do_set_netmask+0x26>
 800f6f0:	68bb      	ldr	r3, [r7, #8]
 800f6f2:	681b      	ldr	r3, [r3, #0]
 800f6f4:	e000      	b.n	800f6f8 <netif_do_set_netmask+0x28>
 800f6f6:	2300      	movs	r3, #0
 800f6f8:	68fa      	ldr	r2, [r7, #12]
 800f6fa:	6093      	str	r3, [r2, #8]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_netmask(netif)),
                ip4_addr2_16(netif_ip4_netmask(netif)),
                ip4_addr3_16(netif_ip4_netmask(netif)),
                ip4_addr4_16(netif_ip4_netmask(netif))));
    return 1; /* netmask changed */
 800f6fc:	2301      	movs	r3, #1
 800f6fe:	e000      	b.n	800f702 <netif_do_set_netmask+0x32>
  }
  return 0; /* netmask unchanged */
 800f700:	2300      	movs	r3, #0
}
 800f702:	4618      	mov	r0, r3
 800f704:	3714      	adds	r7, #20
 800f706:	46bd      	mov	sp, r7
 800f708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f70c:	4770      	bx	lr

0800f70e <netif_do_set_gw>:
  }
}

static int
netif_do_set_gw(struct netif *netif, const ip4_addr_t *gw, ip_addr_t *old_gw)
{
 800f70e:	b480      	push	{r7}
 800f710:	b085      	sub	sp, #20
 800f712:	af00      	add	r7, sp, #0
 800f714:	60f8      	str	r0, [r7, #12]
 800f716:	60b9      	str	r1, [r7, #8]
 800f718:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 800f71a:	68bb      	ldr	r3, [r7, #8]
 800f71c:	681a      	ldr	r2, [r3, #0]
 800f71e:	68fb      	ldr	r3, [r7, #12]
 800f720:	330c      	adds	r3, #12
 800f722:	681b      	ldr	r3, [r3, #0]
 800f724:	429a      	cmp	r2, r3
 800f726:	d00a      	beq.n	800f73e <netif_do_set_gw+0x30>
    ip_addr_copy(*old_gw, *netif_ip_gw4(netif));
#else
    LWIP_UNUSED_ARG(old_gw);
#endif

    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 800f728:	68bb      	ldr	r3, [r7, #8]
 800f72a:	2b00      	cmp	r3, #0
 800f72c:	d002      	beq.n	800f734 <netif_do_set_gw+0x26>
 800f72e:	68bb      	ldr	r3, [r7, #8]
 800f730:	681b      	ldr	r3, [r3, #0]
 800f732:	e000      	b.n	800f736 <netif_do_set_gw+0x28>
 800f734:	2300      	movs	r3, #0
 800f736:	68fa      	ldr	r2, [r7, #12]
 800f738:	60d3      	str	r3, [r2, #12]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_gw(netif)),
                ip4_addr2_16(netif_ip4_gw(netif)),
                ip4_addr3_16(netif_ip4_gw(netif)),
                ip4_addr4_16(netif_ip4_gw(netif))));
    return 1; /* gateway changed */
 800f73a:	2301      	movs	r3, #1
 800f73c:	e000      	b.n	800f740 <netif_do_set_gw+0x32>
  }
  return 0; /* gateway unchanged */
 800f73e:	2300      	movs	r3, #0
}
 800f740:	4618      	mov	r0, r3
 800f742:	3714      	adds	r7, #20
 800f744:	46bd      	mov	sp, r7
 800f746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f74a:	4770      	bx	lr

0800f74c <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
               const ip4_addr_t *gw)
{
 800f74c:	b580      	push	{r7, lr}
 800f74e:	b088      	sub	sp, #32
 800f750:	af00      	add	r7, sp, #0
 800f752:	60f8      	str	r0, [r7, #12]
 800f754:	60b9      	str	r1, [r7, #8]
 800f756:	607a      	str	r2, [r7, #4]
 800f758:	603b      	str	r3, [r7, #0]
  ip_addr_t old_nm_val;
  ip_addr_t old_gw_val;
  ip_addr_t *old_nm = &old_nm_val;
  ip_addr_t *old_gw = &old_gw_val;
#else
  ip_addr_t *old_nm = NULL;
 800f75a:	2300      	movs	r3, #0
 800f75c:	61fb      	str	r3, [r7, #28]
  ip_addr_t *old_gw = NULL;
 800f75e:	2300      	movs	r3, #0
 800f760:	61bb      	str	r3, [r7, #24]
  int remove;

  LWIP_ASSERT_CORE_LOCKED();

  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 800f762:	68bb      	ldr	r3, [r7, #8]
 800f764:	2b00      	cmp	r3, #0
 800f766:	d101      	bne.n	800f76c <netif_set_addr+0x20>
    ipaddr = IP4_ADDR_ANY4;
 800f768:	4b1c      	ldr	r3, [pc, #112]	; (800f7dc <netif_set_addr+0x90>)
 800f76a:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 800f76c:	687b      	ldr	r3, [r7, #4]
 800f76e:	2b00      	cmp	r3, #0
 800f770:	d101      	bne.n	800f776 <netif_set_addr+0x2a>
    netmask = IP4_ADDR_ANY4;
 800f772:	4b1a      	ldr	r3, [pc, #104]	; (800f7dc <netif_set_addr+0x90>)
 800f774:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 800f776:	683b      	ldr	r3, [r7, #0]
 800f778:	2b00      	cmp	r3, #0
 800f77a:	d101      	bne.n	800f780 <netif_set_addr+0x34>
    gw = IP4_ADDR_ANY4;
 800f77c:	4b17      	ldr	r3, [pc, #92]	; (800f7dc <netif_set_addr+0x90>)
 800f77e:	603b      	str	r3, [r7, #0]
  }

  remove = ip4_addr_isany(ipaddr);
 800f780:	68bb      	ldr	r3, [r7, #8]
 800f782:	2b00      	cmp	r3, #0
 800f784:	d003      	beq.n	800f78e <netif_set_addr+0x42>
 800f786:	68bb      	ldr	r3, [r7, #8]
 800f788:	681b      	ldr	r3, [r3, #0]
 800f78a:	2b00      	cmp	r3, #0
 800f78c:	d101      	bne.n	800f792 <netif_set_addr+0x46>
 800f78e:	2301      	movs	r3, #1
 800f790:	e000      	b.n	800f794 <netif_set_addr+0x48>
 800f792:	2300      	movs	r3, #0
 800f794:	617b      	str	r3, [r7, #20]
  if (remove) {
 800f796:	697b      	ldr	r3, [r7, #20]
 800f798:	2b00      	cmp	r3, #0
 800f79a:	d006      	beq.n	800f7aa <netif_set_addr+0x5e>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 800f79c:	f107 0310 	add.w	r3, r7, #16
 800f7a0:	461a      	mov	r2, r3
 800f7a2:	68b9      	ldr	r1, [r7, #8]
 800f7a4:	68f8      	ldr	r0, [r7, #12]
 800f7a6:	f7ff ff49 	bl	800f63c <netif_do_set_ipaddr>
      change_reason |= LWIP_NSC_IPV4_ADDRESS_CHANGED;
      cb_args.ipv4_changed.old_address = &old_addr;
#endif
    }
  }
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 800f7aa:	69fa      	ldr	r2, [r7, #28]
 800f7ac:	6879      	ldr	r1, [r7, #4]
 800f7ae:	68f8      	ldr	r0, [r7, #12]
 800f7b0:	f7ff ff8e 	bl	800f6d0 <netif_do_set_netmask>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_NETMASK_CHANGED;
    cb_args.ipv4_changed.old_netmask = old_nm;
#endif
  }
  if (netif_do_set_gw(netif, gw, old_gw)) {
 800f7b4:	69ba      	ldr	r2, [r7, #24]
 800f7b6:	6839      	ldr	r1, [r7, #0]
 800f7b8:	68f8      	ldr	r0, [r7, #12]
 800f7ba:	f7ff ffa8 	bl	800f70e <netif_do_set_gw>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_GATEWAY_CHANGED;
    cb_args.ipv4_changed.old_gw = old_gw;
#endif
  }
  if (!remove) {
 800f7be:	697b      	ldr	r3, [r7, #20]
 800f7c0:	2b00      	cmp	r3, #0
 800f7c2:	d106      	bne.n	800f7d2 <netif_set_addr+0x86>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 800f7c4:	f107 0310 	add.w	r3, r7, #16
 800f7c8:	461a      	mov	r2, r3
 800f7ca:	68b9      	ldr	r1, [r7, #8]
 800f7cc:	68f8      	ldr	r0, [r7, #12]
 800f7ce:	f7ff ff35 	bl	800f63c <netif_do_set_ipaddr>
  if (change_reason != LWIP_NSC_NONE) {
    change_reason |= LWIP_NSC_IPV4_SETTINGS_CHANGED;
    netif_invoke_ext_callback(netif, change_reason, &cb_args);
  }
#endif
}
 800f7d2:	bf00      	nop
 800f7d4:	3720      	adds	r7, #32
 800f7d6:	46bd      	mov	sp, r7
 800f7d8:	bd80      	pop	{r7, pc}
 800f7da:	bf00      	nop
 800f7dc:	080244fc 	.word	0x080244fc

0800f7e0 <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 800f7e0:	b480      	push	{r7}
 800f7e2:	b083      	sub	sp, #12
 800f7e4:	af00      	add	r7, sp, #0
 800f7e6:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 800f7e8:	4a04      	ldr	r2, [pc, #16]	; (800f7fc <netif_set_default+0x1c>)
 800f7ea:	687b      	ldr	r3, [r7, #4]
 800f7ec:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
                            netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 800f7ee:	bf00      	nop
 800f7f0:	370c      	adds	r7, #12
 800f7f2:	46bd      	mov	sp, r7
 800f7f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7f8:	4770      	bx	lr
 800f7fa:	bf00      	nop
 800f7fc:	20007c94 	.word	0x20007c94

0800f800 <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 800f800:	b580      	push	{r7, lr}
 800f802:	b082      	sub	sp, #8
 800f804:	af00      	add	r7, sp, #0
 800f806:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 800f808:	687b      	ldr	r3, [r7, #4]
 800f80a:	2b00      	cmp	r3, #0
 800f80c:	d107      	bne.n	800f81e <netif_set_up+0x1e>
 800f80e:	4b0f      	ldr	r3, [pc, #60]	; (800f84c <netif_set_up+0x4c>)
 800f810:	f44f 7254 	mov.w	r2, #848	; 0x350
 800f814:	490e      	ldr	r1, [pc, #56]	; (800f850 <netif_set_up+0x50>)
 800f816:	480f      	ldr	r0, [pc, #60]	; (800f854 <netif_set_up+0x54>)
 800f818:	f00b fa86 	bl	801ad28 <iprintf>
 800f81c:	e013      	b.n	800f846 <netif_set_up+0x46>

  if (!(netif->flags & NETIF_FLAG_UP)) {
 800f81e:	687b      	ldr	r3, [r7, #4]
 800f820:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 800f824:	f003 0301 	and.w	r3, r3, #1
 800f828:	2b00      	cmp	r3, #0
 800f82a:	d10c      	bne.n	800f846 <netif_set_up+0x46>
    netif_set_flags(netif, NETIF_FLAG_UP);
 800f82c:	687b      	ldr	r3, [r7, #4]
 800f82e:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 800f832:	f043 0301 	orr.w	r3, r3, #1
 800f836:	b2da      	uxtb	r2, r3
 800f838:	687b      	ldr	r3, [r7, #4]
 800f83a:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
      args.status_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 800f83e:	2103      	movs	r1, #3
 800f840:	6878      	ldr	r0, [r7, #4]
 800f842:	f000 f809 	bl	800f858 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
  }
}
 800f846:	3708      	adds	r7, #8
 800f848:	46bd      	mov	sp, r7
 800f84a:	bd80      	pop	{r7, pc}
 800f84c:	0802058c 	.word	0x0802058c
 800f850:	08020714 	.word	0x08020714
 800f854:	080205dc 	.word	0x080205dc

0800f858 <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif *netif, u8_t report_type)
{
 800f858:	b580      	push	{r7, lr}
 800f85a:	b082      	sub	sp, #8
 800f85c:	af00      	add	r7, sp, #0
 800f85e:	6078      	str	r0, [r7, #4]
 800f860:	460b      	mov	r3, r1
 800f862:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 800f864:	687b      	ldr	r3, [r7, #4]
 800f866:	2b00      	cmp	r3, #0
 800f868:	d106      	bne.n	800f878 <netif_issue_reports+0x20>
 800f86a:	4b18      	ldr	r3, [pc, #96]	; (800f8cc <netif_issue_reports+0x74>)
 800f86c:	f240 326d 	movw	r2, #877	; 0x36d
 800f870:	4917      	ldr	r1, [pc, #92]	; (800f8d0 <netif_issue_reports+0x78>)
 800f872:	4818      	ldr	r0, [pc, #96]	; (800f8d4 <netif_issue_reports+0x7c>)
 800f874:	f00b fa58 	bl	801ad28 <iprintf>

  /* Only send reports when both link and admin states are up */
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 800f878:	687b      	ldr	r3, [r7, #4]
 800f87a:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 800f87e:	f003 0304 	and.w	r3, r3, #4
 800f882:	2b00      	cmp	r3, #0
 800f884:	d01e      	beq.n	800f8c4 <netif_issue_reports+0x6c>
      !(netif->flags & NETIF_FLAG_UP)) {
 800f886:	687b      	ldr	r3, [r7, #4]
 800f888:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 800f88c:	f003 0301 	and.w	r3, r3, #1
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 800f890:	2b00      	cmp	r3, #0
 800f892:	d017      	beq.n	800f8c4 <netif_issue_reports+0x6c>
    return;
  }

#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800f894:	78fb      	ldrb	r3, [r7, #3]
 800f896:	f003 0301 	and.w	r3, r3, #1
 800f89a:	2b00      	cmp	r3, #0
 800f89c:	d013      	beq.n	800f8c6 <netif_issue_reports+0x6e>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 800f89e:	687b      	ldr	r3, [r7, #4]
 800f8a0:	3304      	adds	r3, #4
 800f8a2:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800f8a4:	2b00      	cmp	r3, #0
 800f8a6:	d00e      	beq.n	800f8c6 <netif_issue_reports+0x6e>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 800f8a8:	687b      	ldr	r3, [r7, #4]
 800f8aa:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 800f8ae:	f003 0308 	and.w	r3, r3, #8
 800f8b2:	2b00      	cmp	r3, #0
 800f8b4:	d007      	beq.n	800f8c6 <netif_issue_reports+0x6e>
      etharp_gratuitous(netif);
 800f8b6:	687b      	ldr	r3, [r7, #4]
 800f8b8:	3304      	adds	r3, #4
 800f8ba:	4619      	mov	r1, r3
 800f8bc:	6878      	ldr	r0, [r7, #4]
 800f8be:	f008 fcc5 	bl	801824c <etharp_request>
 800f8c2:	e000      	b.n	800f8c6 <netif_issue_reports+0x6e>
    return;
 800f8c4:	bf00      	nop
    /* send mld memberships */
    mld6_report_groups(netif);
#endif /* LWIP_IPV6_MLD */
  }
#endif /* LWIP_IPV6 */
}
 800f8c6:	3708      	adds	r7, #8
 800f8c8:	46bd      	mov	sp, r7
 800f8ca:	bd80      	pop	{r7, pc}
 800f8cc:	0802058c 	.word	0x0802058c
 800f8d0:	08020730 	.word	0x08020730
 800f8d4:	080205dc 	.word	0x080205dc

0800f8d8 <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 800f8d8:	b580      	push	{r7, lr}
 800f8da:	b082      	sub	sp, #8
 800f8dc:	af00      	add	r7, sp, #0
 800f8de:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 800f8e0:	687b      	ldr	r3, [r7, #4]
 800f8e2:	2b00      	cmp	r3, #0
 800f8e4:	d107      	bne.n	800f8f6 <netif_set_down+0x1e>
 800f8e6:	4b12      	ldr	r3, [pc, #72]	; (800f930 <netif_set_down+0x58>)
 800f8e8:	f240 329b 	movw	r2, #923	; 0x39b
 800f8ec:	4911      	ldr	r1, [pc, #68]	; (800f934 <netif_set_down+0x5c>)
 800f8ee:	4812      	ldr	r0, [pc, #72]	; (800f938 <netif_set_down+0x60>)
 800f8f0:	f00b fa1a 	bl	801ad28 <iprintf>
 800f8f4:	e019      	b.n	800f92a <netif_set_down+0x52>

  if (netif->flags & NETIF_FLAG_UP) {
 800f8f6:	687b      	ldr	r3, [r7, #4]
 800f8f8:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 800f8fc:	f003 0301 	and.w	r3, r3, #1
 800f900:	2b00      	cmp	r3, #0
 800f902:	d012      	beq.n	800f92a <netif_set_down+0x52>
      args.status_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_clear_flags(netif, NETIF_FLAG_UP);
 800f904:	687b      	ldr	r3, [r7, #4]
 800f906:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 800f90a:	f023 0301 	bic.w	r3, r3, #1
 800f90e:	b2da      	uxtb	r2, r3
 800f910:	687b      	ldr	r3, [r7, #4]
 800f912:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 800f916:	687b      	ldr	r3, [r7, #4]
 800f918:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 800f91c:	f003 0308 	and.w	r3, r3, #8
 800f920:	2b00      	cmp	r3, #0
 800f922:	d002      	beq.n	800f92a <netif_set_down+0x52>
      etharp_cleanup_netif(netif);
 800f924:	6878      	ldr	r0, [r7, #4]
 800f926:	f008 f84f 	bl	80179c8 <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 800f92a:	3708      	adds	r7, #8
 800f92c:	46bd      	mov	sp, r7
 800f92e:	bd80      	pop	{r7, pc}
 800f930:	0802058c 	.word	0x0802058c
 800f934:	08020754 	.word	0x08020754
 800f938:	080205dc 	.word	0x080205dc

0800f93c <netif_null_output_ip4>:
#if LWIP_IPV4
/** Dummy IPv4 output function for netifs not supporting IPv4
 */
static err_t
netif_null_output_ip4(struct netif *netif, struct pbuf *p, const ip4_addr_t *ipaddr)
{
 800f93c:	b480      	push	{r7}
 800f93e:	b085      	sub	sp, #20
 800f940:	af00      	add	r7, sp, #0
 800f942:	60f8      	str	r0, [r7, #12]
 800f944:	60b9      	str	r1, [r7, #8]
 800f946:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
 800f948:	f06f 030b 	mvn.w	r3, #11
}
 800f94c:	4618      	mov	r0, r3
 800f94e:	3714      	adds	r7, #20
 800f950:	46bd      	mov	sp, r7
 800f952:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f956:	4770      	bx	lr

0800f958 <netif_get_by_index>:
*
* @param idx index of netif to find
*/
struct netif *
netif_get_by_index(u8_t idx)
{
 800f958:	b480      	push	{r7}
 800f95a:	b085      	sub	sp, #20
 800f95c:	af00      	add	r7, sp, #0
 800f95e:	4603      	mov	r3, r0
 800f960:	71fb      	strb	r3, [r7, #7]
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 800f962:	79fb      	ldrb	r3, [r7, #7]
 800f964:	2b00      	cmp	r3, #0
 800f966:	d013      	beq.n	800f990 <netif_get_by_index+0x38>
    NETIF_FOREACH(netif) {
 800f968:	4b0d      	ldr	r3, [pc, #52]	; (800f9a0 <netif_get_by_index+0x48>)
 800f96a:	681b      	ldr	r3, [r3, #0]
 800f96c:	60fb      	str	r3, [r7, #12]
 800f96e:	e00c      	b.n	800f98a <netif_get_by_index+0x32>
      if (idx == netif_get_index(netif)) {
 800f970:	68fb      	ldr	r3, [r7, #12]
 800f972:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800f976:	3301      	adds	r3, #1
 800f978:	b2db      	uxtb	r3, r3
 800f97a:	79fa      	ldrb	r2, [r7, #7]
 800f97c:	429a      	cmp	r2, r3
 800f97e:	d101      	bne.n	800f984 <netif_get_by_index+0x2c>
        return netif; /* found! */
 800f980:	68fb      	ldr	r3, [r7, #12]
 800f982:	e006      	b.n	800f992 <netif_get_by_index+0x3a>
    NETIF_FOREACH(netif) {
 800f984:	68fb      	ldr	r3, [r7, #12]
 800f986:	681b      	ldr	r3, [r3, #0]
 800f988:	60fb      	str	r3, [r7, #12]
 800f98a:	68fb      	ldr	r3, [r7, #12]
 800f98c:	2b00      	cmp	r3, #0
 800f98e:	d1ef      	bne.n	800f970 <netif_get_by_index+0x18>
      }
    }
  }

  return NULL;
 800f990:	2300      	movs	r3, #0
}
 800f992:	4618      	mov	r0, r3
 800f994:	3714      	adds	r7, #20
 800f996:	46bd      	mov	sp, r7
 800f998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f99c:	4770      	bx	lr
 800f99e:	bf00      	nop
 800f9a0:	20007c90 	.word	0x20007c90

0800f9a4 <pbuf_free_ooseq>:
#if !NO_SYS
static
#endif /* !NO_SYS */
void
pbuf_free_ooseq(void)
{
 800f9a4:	b580      	push	{r7, lr}
 800f9a6:	b082      	sub	sp, #8
 800f9a8:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 800f9aa:	f00a f993 	bl	8019cd4 <sys_arch_protect>
 800f9ae:	6038      	str	r0, [r7, #0]
 800f9b0:	4b0d      	ldr	r3, [pc, #52]	; (800f9e8 <pbuf_free_ooseq+0x44>)
 800f9b2:	2200      	movs	r2, #0
 800f9b4:	701a      	strb	r2, [r3, #0]
 800f9b6:	6838      	ldr	r0, [r7, #0]
 800f9b8:	f00a f99a 	bl	8019cf0 <sys_arch_unprotect>

  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 800f9bc:	4b0b      	ldr	r3, [pc, #44]	; (800f9ec <pbuf_free_ooseq+0x48>)
 800f9be:	681b      	ldr	r3, [r3, #0]
 800f9c0:	607b      	str	r3, [r7, #4]
 800f9c2:	e00a      	b.n	800f9da <pbuf_free_ooseq+0x36>
    if (pcb->ooseq != NULL) {
 800f9c4:	687b      	ldr	r3, [r7, #4]
 800f9c6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800f9c8:	2b00      	cmp	r3, #0
 800f9ca:	d003      	beq.n	800f9d4 <pbuf_free_ooseq+0x30>
      /** Free the ooseq pbufs of one PCB only */
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free_ooseq: freeing out-of-sequence pbufs\n"));
      tcp_free_ooseq(pcb);
 800f9cc:	6878      	ldr	r0, [r7, #4]
 800f9ce:	f002 fbf7 	bl	80121c0 <tcp_free_ooseq>
      return;
 800f9d2:	e005      	b.n	800f9e0 <pbuf_free_ooseq+0x3c>
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 800f9d4:	687b      	ldr	r3, [r7, #4]
 800f9d6:	68db      	ldr	r3, [r3, #12]
 800f9d8:	607b      	str	r3, [r7, #4]
 800f9da:	687b      	ldr	r3, [r7, #4]
 800f9dc:	2b00      	cmp	r3, #0
 800f9de:	d1f1      	bne.n	800f9c4 <pbuf_free_ooseq+0x20>
    }
  }
}
 800f9e0:	3708      	adds	r7, #8
 800f9e2:	46bd      	mov	sp, r7
 800f9e4:	bd80      	pop	{r7, pc}
 800f9e6:	bf00      	nop
 800f9e8:	20007c98 	.word	0x20007c98
 800f9ec:	20007ca0 	.word	0x20007ca0

0800f9f0 <pbuf_free_ooseq_callback>:
/**
 * Just a callback function for tcpip_callback() that calls pbuf_free_ooseq().
 */
static void
pbuf_free_ooseq_callback(void *arg)
{
 800f9f0:	b580      	push	{r7, lr}
 800f9f2:	b082      	sub	sp, #8
 800f9f4:	af00      	add	r7, sp, #0
 800f9f6:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);
  pbuf_free_ooseq();
 800f9f8:	f7ff ffd4 	bl	800f9a4 <pbuf_free_ooseq>
}
 800f9fc:	bf00      	nop
 800f9fe:	3708      	adds	r7, #8
 800fa00:	46bd      	mov	sp, r7
 800fa02:	bd80      	pop	{r7, pc}

0800fa04 <pbuf_pool_is_empty>:
#endif /* !NO_SYS */

/** Queue a call to pbuf_free_ooseq if not already queued. */
static void
pbuf_pool_is_empty(void)
{
 800fa04:	b580      	push	{r7, lr}
 800fa06:	b082      	sub	sp, #8
 800fa08:	af00      	add	r7, sp, #0
#ifndef PBUF_POOL_FREE_OOSEQ_QUEUE_CALL
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
#else /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
  u8_t queued;
  SYS_ARCH_DECL_PROTECT(old_level);
  SYS_ARCH_PROTECT(old_level);
 800fa0a:	f00a f963 	bl	8019cd4 <sys_arch_protect>
 800fa0e:	6078      	str	r0, [r7, #4]
  queued = pbuf_free_ooseq_pending;
 800fa10:	4b0f      	ldr	r3, [pc, #60]	; (800fa50 <pbuf_pool_is_empty+0x4c>)
 800fa12:	781b      	ldrb	r3, [r3, #0]
 800fa14:	70fb      	strb	r3, [r7, #3]
  pbuf_free_ooseq_pending = 1;
 800fa16:	4b0e      	ldr	r3, [pc, #56]	; (800fa50 <pbuf_pool_is_empty+0x4c>)
 800fa18:	2201      	movs	r2, #1
 800fa1a:	701a      	strb	r2, [r3, #0]
  SYS_ARCH_UNPROTECT(old_level);
 800fa1c:	6878      	ldr	r0, [r7, #4]
 800fa1e:	f00a f967 	bl	8019cf0 <sys_arch_unprotect>

  if (!queued) {
 800fa22:	78fb      	ldrb	r3, [r7, #3]
 800fa24:	2b00      	cmp	r3, #0
 800fa26:	d10f      	bne.n	800fa48 <pbuf_pool_is_empty+0x44>
    /* queue a call to pbuf_free_ooseq if not already queued */
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
 800fa28:	2100      	movs	r1, #0
 800fa2a:	480a      	ldr	r0, [pc, #40]	; (800fa54 <pbuf_pool_is_empty+0x50>)
 800fa2c:	f7fe ff4e 	bl	800e8cc <tcpip_try_callback>
 800fa30:	4603      	mov	r3, r0
 800fa32:	2b00      	cmp	r3, #0
 800fa34:	d008      	beq.n	800fa48 <pbuf_pool_is_empty+0x44>
 800fa36:	f00a f94d 	bl	8019cd4 <sys_arch_protect>
 800fa3a:	6078      	str	r0, [r7, #4]
 800fa3c:	4b04      	ldr	r3, [pc, #16]	; (800fa50 <pbuf_pool_is_empty+0x4c>)
 800fa3e:	2200      	movs	r2, #0
 800fa40:	701a      	strb	r2, [r3, #0]
 800fa42:	6878      	ldr	r0, [r7, #4]
 800fa44:	f00a f954 	bl	8019cf0 <sys_arch_unprotect>
  }
#endif /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
}
 800fa48:	bf00      	nop
 800fa4a:	3708      	adds	r7, #8
 800fa4c:	46bd      	mov	sp, r7
 800fa4e:	bd80      	pop	{r7, pc}
 800fa50:	20007c98 	.word	0x20007c98
 800fa54:	0800f9f1 	.word	0x0800f9f1

0800fa58 <pbuf_init_alloced_pbuf>:
#endif /* !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ */

/* Initialize members of struct pbuf after allocation */
static void
pbuf_init_alloced_pbuf(struct pbuf *p, void *payload, u16_t tot_len, u16_t len, pbuf_type type, u8_t flags)
{
 800fa58:	b480      	push	{r7}
 800fa5a:	b085      	sub	sp, #20
 800fa5c:	af00      	add	r7, sp, #0
 800fa5e:	60f8      	str	r0, [r7, #12]
 800fa60:	60b9      	str	r1, [r7, #8]
 800fa62:	4611      	mov	r1, r2
 800fa64:	461a      	mov	r2, r3
 800fa66:	460b      	mov	r3, r1
 800fa68:	80fb      	strh	r3, [r7, #6]
 800fa6a:	4613      	mov	r3, r2
 800fa6c:	80bb      	strh	r3, [r7, #4]
  p->next = NULL;
 800fa6e:	68fb      	ldr	r3, [r7, #12]
 800fa70:	2200      	movs	r2, #0
 800fa72:	601a      	str	r2, [r3, #0]
  p->payload = payload;
 800fa74:	68fb      	ldr	r3, [r7, #12]
 800fa76:	68ba      	ldr	r2, [r7, #8]
 800fa78:	605a      	str	r2, [r3, #4]
  p->tot_len = tot_len;
 800fa7a:	68fb      	ldr	r3, [r7, #12]
 800fa7c:	88fa      	ldrh	r2, [r7, #6]
 800fa7e:	811a      	strh	r2, [r3, #8]
  p->len = len;
 800fa80:	68fb      	ldr	r3, [r7, #12]
 800fa82:	88ba      	ldrh	r2, [r7, #4]
 800fa84:	815a      	strh	r2, [r3, #10]
  p->type_internal = (u8_t)type;
 800fa86:	8b3b      	ldrh	r3, [r7, #24]
 800fa88:	b2da      	uxtb	r2, r3
 800fa8a:	68fb      	ldr	r3, [r7, #12]
 800fa8c:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 800fa8e:	68fb      	ldr	r3, [r7, #12]
 800fa90:	7f3a      	ldrb	r2, [r7, #28]
 800fa92:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 800fa94:	68fb      	ldr	r3, [r7, #12]
 800fa96:	2201      	movs	r2, #1
 800fa98:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 800fa9a:	68fb      	ldr	r3, [r7, #12]
 800fa9c:	2200      	movs	r2, #0
 800fa9e:	73da      	strb	r2, [r3, #15]
}
 800faa0:	bf00      	nop
 800faa2:	3714      	adds	r7, #20
 800faa4:	46bd      	mov	sp, r7
 800faa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800faaa:	4770      	bx	lr

0800faac <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 800faac:	b580      	push	{r7, lr}
 800faae:	b08c      	sub	sp, #48	; 0x30
 800fab0:	af02      	add	r7, sp, #8
 800fab2:	4603      	mov	r3, r0
 800fab4:	71fb      	strb	r3, [r7, #7]
 800fab6:	460b      	mov	r3, r1
 800fab8:	80bb      	strh	r3, [r7, #4]
 800faba:	4613      	mov	r3, r2
 800fabc:	807b      	strh	r3, [r7, #2]
  struct pbuf *p;
  u16_t offset = (u16_t)layer;
 800fabe:	79fb      	ldrb	r3, [r7, #7]
 800fac0:	847b      	strh	r3, [r7, #34]	; 0x22
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  switch (type) {
 800fac2:	887b      	ldrh	r3, [r7, #2]
 800fac4:	2b41      	cmp	r3, #65	; 0x41
 800fac6:	d00b      	beq.n	800fae0 <pbuf_alloc+0x34>
 800fac8:	2b41      	cmp	r3, #65	; 0x41
 800faca:	dc02      	bgt.n	800fad2 <pbuf_alloc+0x26>
 800facc:	2b01      	cmp	r3, #1
 800face:	d007      	beq.n	800fae0 <pbuf_alloc+0x34>
 800fad0:	e0c2      	b.n	800fc58 <pbuf_alloc+0x1ac>
 800fad2:	f5b3 7fc1 	cmp.w	r3, #386	; 0x182
 800fad6:	d00b      	beq.n	800faf0 <pbuf_alloc+0x44>
 800fad8:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
 800fadc:	d070      	beq.n	800fbc0 <pbuf_alloc+0x114>
 800fade:	e0bb      	b.n	800fc58 <pbuf_alloc+0x1ac>
    case PBUF_REF: /* fall through */
    case PBUF_ROM:
      p = pbuf_alloc_reference(NULL, length, type);
 800fae0:	887a      	ldrh	r2, [r7, #2]
 800fae2:	88bb      	ldrh	r3, [r7, #4]
 800fae4:	4619      	mov	r1, r3
 800fae6:	2000      	movs	r0, #0
 800fae8:	f000 f8d2 	bl	800fc90 <pbuf_alloc_reference>
 800faec:	6278      	str	r0, [r7, #36]	; 0x24
      break;
 800faee:	e0bd      	b.n	800fc6c <pbuf_alloc+0x1c0>
    case PBUF_POOL: {
      struct pbuf *q, *last;
      u16_t rem_len; /* remaining length */
      p = NULL;
 800faf0:	2300      	movs	r3, #0
 800faf2:	627b      	str	r3, [r7, #36]	; 0x24
      last = NULL;
 800faf4:	2300      	movs	r3, #0
 800faf6:	61fb      	str	r3, [r7, #28]
      rem_len = length;
 800faf8:	88bb      	ldrh	r3, [r7, #4]
 800fafa:	837b      	strh	r3, [r7, #26]
      do {
        u16_t qlen;
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 800fafc:	200c      	movs	r0, #12
 800fafe:	f7ff fc3b 	bl	800f378 <memp_malloc>
 800fb02:	6138      	str	r0, [r7, #16]
        if (q == NULL) {
 800fb04:	693b      	ldr	r3, [r7, #16]
 800fb06:	2b00      	cmp	r3, #0
 800fb08:	d109      	bne.n	800fb1e <pbuf_alloc+0x72>
          PBUF_POOL_IS_EMPTY();
 800fb0a:	f7ff ff7b 	bl	800fa04 <pbuf_pool_is_empty>
          /* free chain so far allocated */
          if (p) {
 800fb0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fb10:	2b00      	cmp	r3, #0
 800fb12:	d002      	beq.n	800fb1a <pbuf_alloc+0x6e>
            pbuf_free(p);
 800fb14:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800fb16:	f000 faa9 	bl	801006c <pbuf_free>
          }
          /* bail out unsuccessfully */
          return NULL;
 800fb1a:	2300      	movs	r3, #0
 800fb1c:	e0a7      	b.n	800fc6e <pbuf_alloc+0x1c2>
        }
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 800fb1e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800fb20:	3303      	adds	r3, #3
 800fb22:	b29b      	uxth	r3, r3
 800fb24:	f023 0303 	bic.w	r3, r3, #3
 800fb28:	b29b      	uxth	r3, r3
 800fb2a:	f5c3 7314 	rsb	r3, r3, #592	; 0x250
 800fb2e:	b29b      	uxth	r3, r3
 800fb30:	8b7a      	ldrh	r2, [r7, #26]
 800fb32:	4293      	cmp	r3, r2
 800fb34:	bf28      	it	cs
 800fb36:	4613      	movcs	r3, r2
 800fb38:	81fb      	strh	r3, [r7, #14]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 800fb3a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800fb3c:	3310      	adds	r3, #16
 800fb3e:	693a      	ldr	r2, [r7, #16]
 800fb40:	4413      	add	r3, r2
 800fb42:	3303      	adds	r3, #3
 800fb44:	f023 0303 	bic.w	r3, r3, #3
 800fb48:	4618      	mov	r0, r3
 800fb4a:	89f9      	ldrh	r1, [r7, #14]
 800fb4c:	8b7a      	ldrh	r2, [r7, #26]
 800fb4e:	2300      	movs	r3, #0
 800fb50:	9301      	str	r3, [sp, #4]
 800fb52:	887b      	ldrh	r3, [r7, #2]
 800fb54:	9300      	str	r3, [sp, #0]
 800fb56:	460b      	mov	r3, r1
 800fb58:	4601      	mov	r1, r0
 800fb5a:	6938      	ldr	r0, [r7, #16]
 800fb5c:	f7ff ff7c 	bl	800fa58 <pbuf_init_alloced_pbuf>
                               rem_len, qlen, type, 0);
        LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 800fb60:	693b      	ldr	r3, [r7, #16]
 800fb62:	685b      	ldr	r3, [r3, #4]
 800fb64:	f003 0303 	and.w	r3, r3, #3
 800fb68:	2b00      	cmp	r3, #0
 800fb6a:	d006      	beq.n	800fb7a <pbuf_alloc+0xce>
 800fb6c:	4b42      	ldr	r3, [pc, #264]	; (800fc78 <pbuf_alloc+0x1cc>)
 800fb6e:	f240 1201 	movw	r2, #257	; 0x101
 800fb72:	4942      	ldr	r1, [pc, #264]	; (800fc7c <pbuf_alloc+0x1d0>)
 800fb74:	4842      	ldr	r0, [pc, #264]	; (800fc80 <pbuf_alloc+0x1d4>)
 800fb76:	f00b f8d7 	bl	801ad28 <iprintf>
                    ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
        LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 800fb7a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800fb7c:	3303      	adds	r3, #3
 800fb7e:	f023 0303 	bic.w	r3, r3, #3
 800fb82:	f5b3 7f14 	cmp.w	r3, #592	; 0x250
 800fb86:	d106      	bne.n	800fb96 <pbuf_alloc+0xea>
 800fb88:	4b3b      	ldr	r3, [pc, #236]	; (800fc78 <pbuf_alloc+0x1cc>)
 800fb8a:	f240 1203 	movw	r2, #259	; 0x103
 800fb8e:	493d      	ldr	r1, [pc, #244]	; (800fc84 <pbuf_alloc+0x1d8>)
 800fb90:	483b      	ldr	r0, [pc, #236]	; (800fc80 <pbuf_alloc+0x1d4>)
 800fb92:	f00b f8c9 	bl	801ad28 <iprintf>
                    (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
        if (p == NULL) {
 800fb96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fb98:	2b00      	cmp	r3, #0
 800fb9a:	d102      	bne.n	800fba2 <pbuf_alloc+0xf6>
          /* allocated head of pbuf chain (into p) */
          p = q;
 800fb9c:	693b      	ldr	r3, [r7, #16]
 800fb9e:	627b      	str	r3, [r7, #36]	; 0x24
 800fba0:	e002      	b.n	800fba8 <pbuf_alloc+0xfc>
        } else {
          /* make previous pbuf point to this pbuf */
          last->next = q;
 800fba2:	69fb      	ldr	r3, [r7, #28]
 800fba4:	693a      	ldr	r2, [r7, #16]
 800fba6:	601a      	str	r2, [r3, #0]
        }
        last = q;
 800fba8:	693b      	ldr	r3, [r7, #16]
 800fbaa:	61fb      	str	r3, [r7, #28]
        rem_len = (u16_t)(rem_len - qlen);
 800fbac:	8b7a      	ldrh	r2, [r7, #26]
 800fbae:	89fb      	ldrh	r3, [r7, #14]
 800fbb0:	1ad3      	subs	r3, r2, r3
 800fbb2:	837b      	strh	r3, [r7, #26]
        offset = 0;
 800fbb4:	2300      	movs	r3, #0
 800fbb6:	847b      	strh	r3, [r7, #34]	; 0x22
      } while (rem_len > 0);
 800fbb8:	8b7b      	ldrh	r3, [r7, #26]
 800fbba:	2b00      	cmp	r3, #0
 800fbbc:	d19e      	bne.n	800fafc <pbuf_alloc+0x50>
      break;
 800fbbe:	e055      	b.n	800fc6c <pbuf_alloc+0x1c0>
    }
    case PBUF_RAM: {
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 800fbc0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800fbc2:	3303      	adds	r3, #3
 800fbc4:	b29b      	uxth	r3, r3
 800fbc6:	f023 0303 	bic.w	r3, r3, #3
 800fbca:	b29a      	uxth	r2, r3
 800fbcc:	88bb      	ldrh	r3, [r7, #4]
 800fbce:	3303      	adds	r3, #3
 800fbd0:	b29b      	uxth	r3, r3
 800fbd2:	f023 0303 	bic.w	r3, r3, #3
 800fbd6:	b29b      	uxth	r3, r3
 800fbd8:	4413      	add	r3, r2
 800fbda:	833b      	strh	r3, [r7, #24]
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 800fbdc:	8b3b      	ldrh	r3, [r7, #24]
 800fbde:	3310      	adds	r3, #16
 800fbe0:	82fb      	strh	r3, [r7, #22]

      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 800fbe2:	8b3a      	ldrh	r2, [r7, #24]
 800fbe4:	88bb      	ldrh	r3, [r7, #4]
 800fbe6:	3303      	adds	r3, #3
 800fbe8:	f023 0303 	bic.w	r3, r3, #3
 800fbec:	429a      	cmp	r2, r3
 800fbee:	d306      	bcc.n	800fbfe <pbuf_alloc+0x152>
          (alloc_len < LWIP_MEM_ALIGN_SIZE(length))) {
 800fbf0:	8afa      	ldrh	r2, [r7, #22]
 800fbf2:	88bb      	ldrh	r3, [r7, #4]
 800fbf4:	3303      	adds	r3, #3
 800fbf6:	f023 0303 	bic.w	r3, r3, #3
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 800fbfa:	429a      	cmp	r2, r3
 800fbfc:	d201      	bcs.n	800fc02 <pbuf_alloc+0x156>
        return NULL;
 800fbfe:	2300      	movs	r3, #0
 800fc00:	e035      	b.n	800fc6e <pbuf_alloc+0x1c2>
      }

      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf *)mem_malloc(alloc_len);
 800fc02:	8afb      	ldrh	r3, [r7, #22]
 800fc04:	4618      	mov	r0, r3
 800fc06:	f7ff fa35 	bl	800f074 <mem_malloc>
 800fc0a:	6278      	str	r0, [r7, #36]	; 0x24
      if (p == NULL) {
 800fc0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fc0e:	2b00      	cmp	r3, #0
 800fc10:	d101      	bne.n	800fc16 <pbuf_alloc+0x16a>
        return NULL;
 800fc12:	2300      	movs	r3, #0
 800fc14:	e02b      	b.n	800fc6e <pbuf_alloc+0x1c2>
      }
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 800fc16:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800fc18:	3310      	adds	r3, #16
 800fc1a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800fc1c:	4413      	add	r3, r2
 800fc1e:	3303      	adds	r3, #3
 800fc20:	f023 0303 	bic.w	r3, r3, #3
 800fc24:	4618      	mov	r0, r3
 800fc26:	88b9      	ldrh	r1, [r7, #4]
 800fc28:	88ba      	ldrh	r2, [r7, #4]
 800fc2a:	2300      	movs	r3, #0
 800fc2c:	9301      	str	r3, [sp, #4]
 800fc2e:	887b      	ldrh	r3, [r7, #2]
 800fc30:	9300      	str	r3, [sp, #0]
 800fc32:	460b      	mov	r3, r1
 800fc34:	4601      	mov	r1, r0
 800fc36:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800fc38:	f7ff ff0e 	bl	800fa58 <pbuf_init_alloced_pbuf>
                             length, length, type, 0);
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 800fc3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fc3e:	685b      	ldr	r3, [r3, #4]
 800fc40:	f003 0303 	and.w	r3, r3, #3
 800fc44:	2b00      	cmp	r3, #0
 800fc46:	d010      	beq.n	800fc6a <pbuf_alloc+0x1be>
 800fc48:	4b0b      	ldr	r3, [pc, #44]	; (800fc78 <pbuf_alloc+0x1cc>)
 800fc4a:	f240 1223 	movw	r2, #291	; 0x123
 800fc4e:	490e      	ldr	r1, [pc, #56]	; (800fc88 <pbuf_alloc+0x1dc>)
 800fc50:	480b      	ldr	r0, [pc, #44]	; (800fc80 <pbuf_alloc+0x1d4>)
 800fc52:	f00b f869 	bl	801ad28 <iprintf>
                  ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
      break;
 800fc56:	e008      	b.n	800fc6a <pbuf_alloc+0x1be>
    }
    default:
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 800fc58:	4b07      	ldr	r3, [pc, #28]	; (800fc78 <pbuf_alloc+0x1cc>)
 800fc5a:	f240 1227 	movw	r2, #295	; 0x127
 800fc5e:	490b      	ldr	r1, [pc, #44]	; (800fc8c <pbuf_alloc+0x1e0>)
 800fc60:	4807      	ldr	r0, [pc, #28]	; (800fc80 <pbuf_alloc+0x1d4>)
 800fc62:	f00b f861 	bl	801ad28 <iprintf>
      return NULL;
 800fc66:	2300      	movs	r3, #0
 800fc68:	e001      	b.n	800fc6e <pbuf_alloc+0x1c2>
      break;
 800fc6a:	bf00      	nop
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 800fc6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800fc6e:	4618      	mov	r0, r3
 800fc70:	3728      	adds	r7, #40	; 0x28
 800fc72:	46bd      	mov	sp, r7
 800fc74:	bd80      	pop	{r7, pc}
 800fc76:	bf00      	nop
 800fc78:	080207bc 	.word	0x080207bc
 800fc7c:	080207ec 	.word	0x080207ec
 800fc80:	0802081c 	.word	0x0802081c
 800fc84:	08020844 	.word	0x08020844
 800fc88:	08020878 	.word	0x08020878
 800fc8c:	080208a4 	.word	0x080208a4

0800fc90 <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 800fc90:	b580      	push	{r7, lr}
 800fc92:	b086      	sub	sp, #24
 800fc94:	af02      	add	r7, sp, #8
 800fc96:	6078      	str	r0, [r7, #4]
 800fc98:	460b      	mov	r3, r1
 800fc9a:	807b      	strh	r3, [r7, #2]
 800fc9c:	4613      	mov	r3, r2
 800fc9e:	803b      	strh	r3, [r7, #0]
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 800fca0:	883b      	ldrh	r3, [r7, #0]
 800fca2:	2b41      	cmp	r3, #65	; 0x41
 800fca4:	d009      	beq.n	800fcba <pbuf_alloc_reference+0x2a>
 800fca6:	883b      	ldrh	r3, [r7, #0]
 800fca8:	2b01      	cmp	r3, #1
 800fcaa:	d006      	beq.n	800fcba <pbuf_alloc_reference+0x2a>
 800fcac:	4b0f      	ldr	r3, [pc, #60]	; (800fcec <pbuf_alloc_reference+0x5c>)
 800fcae:	f44f 72a5 	mov.w	r2, #330	; 0x14a
 800fcb2:	490f      	ldr	r1, [pc, #60]	; (800fcf0 <pbuf_alloc_reference+0x60>)
 800fcb4:	480f      	ldr	r0, [pc, #60]	; (800fcf4 <pbuf_alloc_reference+0x64>)
 800fcb6:	f00b f837 	bl	801ad28 <iprintf>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 800fcba:	200b      	movs	r0, #11
 800fcbc:	f7ff fb5c 	bl	800f378 <memp_malloc>
 800fcc0:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 800fcc2:	68fb      	ldr	r3, [r7, #12]
 800fcc4:	2b00      	cmp	r3, #0
 800fcc6:	d101      	bne.n	800fccc <pbuf_alloc_reference+0x3c>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_alloc_reference: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
 800fcc8:	2300      	movs	r3, #0
 800fcca:	e00b      	b.n	800fce4 <pbuf_alloc_reference+0x54>
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
 800fccc:	8879      	ldrh	r1, [r7, #2]
 800fcce:	887a      	ldrh	r2, [r7, #2]
 800fcd0:	2300      	movs	r3, #0
 800fcd2:	9301      	str	r3, [sp, #4]
 800fcd4:	883b      	ldrh	r3, [r7, #0]
 800fcd6:	9300      	str	r3, [sp, #0]
 800fcd8:	460b      	mov	r3, r1
 800fcda:	6879      	ldr	r1, [r7, #4]
 800fcdc:	68f8      	ldr	r0, [r7, #12]
 800fcde:	f7ff febb 	bl	800fa58 <pbuf_init_alloced_pbuf>
  return p;
 800fce2:	68fb      	ldr	r3, [r7, #12]
}
 800fce4:	4618      	mov	r0, r3
 800fce6:	3710      	adds	r7, #16
 800fce8:	46bd      	mov	sp, r7
 800fcea:	bd80      	pop	{r7, pc}
 800fcec:	080207bc 	.word	0x080207bc
 800fcf0:	080208c0 	.word	0x080208c0
 800fcf4:	0802081c 	.word	0x0802081c

0800fcf8 <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 800fcf8:	b580      	push	{r7, lr}
 800fcfa:	b088      	sub	sp, #32
 800fcfc:	af02      	add	r7, sp, #8
 800fcfe:	607b      	str	r3, [r7, #4]
 800fd00:	4603      	mov	r3, r0
 800fd02:	73fb      	strb	r3, [r7, #15]
 800fd04:	460b      	mov	r3, r1
 800fd06:	81bb      	strh	r3, [r7, #12]
 800fd08:	4613      	mov	r3, r2
 800fd0a:	817b      	strh	r3, [r7, #10]
  u16_t offset = (u16_t)l;
 800fd0c:	7bfb      	ldrb	r3, [r7, #15]
 800fd0e:	827b      	strh	r3, [r7, #18]
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 800fd10:	8a7b      	ldrh	r3, [r7, #18]
 800fd12:	3303      	adds	r3, #3
 800fd14:	f023 0203 	bic.w	r2, r3, #3
 800fd18:	89bb      	ldrh	r3, [r7, #12]
 800fd1a:	441a      	add	r2, r3
 800fd1c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800fd1e:	429a      	cmp	r2, r3
 800fd20:	d901      	bls.n	800fd26 <pbuf_alloced_custom+0x2e>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 800fd22:	2300      	movs	r3, #0
 800fd24:	e018      	b.n	800fd58 <pbuf_alloced_custom+0x60>
  }

  if (payload_mem != NULL) {
 800fd26:	6a3b      	ldr	r3, [r7, #32]
 800fd28:	2b00      	cmp	r3, #0
 800fd2a:	d007      	beq.n	800fd3c <pbuf_alloced_custom+0x44>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 800fd2c:	8a7b      	ldrh	r3, [r7, #18]
 800fd2e:	3303      	adds	r3, #3
 800fd30:	f023 0303 	bic.w	r3, r3, #3
 800fd34:	6a3a      	ldr	r2, [r7, #32]
 800fd36:	4413      	add	r3, r2
 800fd38:	617b      	str	r3, [r7, #20]
 800fd3a:	e001      	b.n	800fd40 <pbuf_alloced_custom+0x48>
  } else {
    payload = NULL;
 800fd3c:	2300      	movs	r3, #0
 800fd3e:	617b      	str	r3, [r7, #20]
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 800fd40:	6878      	ldr	r0, [r7, #4]
 800fd42:	89b9      	ldrh	r1, [r7, #12]
 800fd44:	89ba      	ldrh	r2, [r7, #12]
 800fd46:	2302      	movs	r3, #2
 800fd48:	9301      	str	r3, [sp, #4]
 800fd4a:	897b      	ldrh	r3, [r7, #10]
 800fd4c:	9300      	str	r3, [sp, #0]
 800fd4e:	460b      	mov	r3, r1
 800fd50:	6979      	ldr	r1, [r7, #20]
 800fd52:	f7ff fe81 	bl	800fa58 <pbuf_init_alloced_pbuf>
  return &p->pbuf;
 800fd56:	687b      	ldr	r3, [r7, #4]
}
 800fd58:	4618      	mov	r0, r3
 800fd5a:	3718      	adds	r7, #24
 800fd5c:	46bd      	mov	sp, r7
 800fd5e:	bd80      	pop	{r7, pc}

0800fd60 <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 800fd60:	b580      	push	{r7, lr}
 800fd62:	b084      	sub	sp, #16
 800fd64:	af00      	add	r7, sp, #0
 800fd66:	6078      	str	r0, [r7, #4]
 800fd68:	460b      	mov	r3, r1
 800fd6a:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  u16_t shrink;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 800fd6c:	687b      	ldr	r3, [r7, #4]
 800fd6e:	2b00      	cmp	r3, #0
 800fd70:	d106      	bne.n	800fd80 <pbuf_realloc+0x20>
 800fd72:	4b3a      	ldr	r3, [pc, #232]	; (800fe5c <pbuf_realloc+0xfc>)
 800fd74:	f44f 72cc 	mov.w	r2, #408	; 0x198
 800fd78:	4939      	ldr	r1, [pc, #228]	; (800fe60 <pbuf_realloc+0x100>)
 800fd7a:	483a      	ldr	r0, [pc, #232]	; (800fe64 <pbuf_realloc+0x104>)
 800fd7c:	f00a ffd4 	bl	801ad28 <iprintf>

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 800fd80:	687b      	ldr	r3, [r7, #4]
 800fd82:	891b      	ldrh	r3, [r3, #8]
 800fd84:	887a      	ldrh	r2, [r7, #2]
 800fd86:	429a      	cmp	r2, r3
 800fd88:	d264      	bcs.n	800fe54 <pbuf_realloc+0xf4>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  shrink = (u16_t)(p->tot_len - new_len);
 800fd8a:	687b      	ldr	r3, [r7, #4]
 800fd8c:	891a      	ldrh	r2, [r3, #8]
 800fd8e:	887b      	ldrh	r3, [r7, #2]
 800fd90:	1ad3      	subs	r3, r2, r3
 800fd92:	813b      	strh	r3, [r7, #8]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 800fd94:	887b      	ldrh	r3, [r7, #2]
 800fd96:	817b      	strh	r3, [r7, #10]
  q = p;
 800fd98:	687b      	ldr	r3, [r7, #4]
 800fd9a:	60fb      	str	r3, [r7, #12]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 800fd9c:	e018      	b.n	800fdd0 <pbuf_realloc+0x70>
    /* decrease remaining length by pbuf length */
    rem_len = (u16_t)(rem_len - q->len);
 800fd9e:	68fb      	ldr	r3, [r7, #12]
 800fda0:	895b      	ldrh	r3, [r3, #10]
 800fda2:	897a      	ldrh	r2, [r7, #10]
 800fda4:	1ad3      	subs	r3, r2, r3
 800fda6:	817b      	strh	r3, [r7, #10]
    /* decrease total length indicator */
    q->tot_len = (u16_t)(q->tot_len - shrink);
 800fda8:	68fb      	ldr	r3, [r7, #12]
 800fdaa:	891a      	ldrh	r2, [r3, #8]
 800fdac:	893b      	ldrh	r3, [r7, #8]
 800fdae:	1ad3      	subs	r3, r2, r3
 800fdb0:	b29a      	uxth	r2, r3
 800fdb2:	68fb      	ldr	r3, [r7, #12]
 800fdb4:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 800fdb6:	68fb      	ldr	r3, [r7, #12]
 800fdb8:	681b      	ldr	r3, [r3, #0]
 800fdba:	60fb      	str	r3, [r7, #12]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 800fdbc:	68fb      	ldr	r3, [r7, #12]
 800fdbe:	2b00      	cmp	r3, #0
 800fdc0:	d106      	bne.n	800fdd0 <pbuf_realloc+0x70>
 800fdc2:	4b26      	ldr	r3, [pc, #152]	; (800fe5c <pbuf_realloc+0xfc>)
 800fdc4:	f240 12af 	movw	r2, #431	; 0x1af
 800fdc8:	4927      	ldr	r1, [pc, #156]	; (800fe68 <pbuf_realloc+0x108>)
 800fdca:	4826      	ldr	r0, [pc, #152]	; (800fe64 <pbuf_realloc+0x104>)
 800fdcc:	f00a ffac 	bl	801ad28 <iprintf>
  while (rem_len > q->len) {
 800fdd0:	68fb      	ldr	r3, [r7, #12]
 800fdd2:	895b      	ldrh	r3, [r3, #10]
 800fdd4:	897a      	ldrh	r2, [r7, #10]
 800fdd6:	429a      	cmp	r2, r3
 800fdd8:	d8e1      	bhi.n	800fd9e <pbuf_realloc+0x3e>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 800fdda:	68fb      	ldr	r3, [r7, #12]
 800fddc:	7b1b      	ldrb	r3, [r3, #12]
 800fdde:	f003 030f 	and.w	r3, r3, #15
 800fde2:	2b00      	cmp	r3, #0
 800fde4:	d122      	bne.n	800fe2c <pbuf_realloc+0xcc>
 800fde6:	68fb      	ldr	r3, [r7, #12]
 800fde8:	895b      	ldrh	r3, [r3, #10]
 800fdea:	897a      	ldrh	r2, [r7, #10]
 800fdec:	429a      	cmp	r2, r3
 800fdee:	d01d      	beq.n	800fe2c <pbuf_realloc+0xcc>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 800fdf0:	68fb      	ldr	r3, [r7, #12]
 800fdf2:	7b5b      	ldrb	r3, [r3, #13]
 800fdf4:	f003 0302 	and.w	r3, r3, #2
 800fdf8:	2b00      	cmp	r3, #0
 800fdfa:	d117      	bne.n	800fe2c <pbuf_realloc+0xcc>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 800fdfc:	68fb      	ldr	r3, [r7, #12]
 800fdfe:	685b      	ldr	r3, [r3, #4]
 800fe00:	461a      	mov	r2, r3
 800fe02:	68fb      	ldr	r3, [r7, #12]
 800fe04:	1ad3      	subs	r3, r2, r3
 800fe06:	b29a      	uxth	r2, r3
 800fe08:	897b      	ldrh	r3, [r7, #10]
 800fe0a:	4413      	add	r3, r2
 800fe0c:	b29b      	uxth	r3, r3
 800fe0e:	4619      	mov	r1, r3
 800fe10:	68f8      	ldr	r0, [r7, #12]
 800fe12:	f7ff f825 	bl	800ee60 <mem_trim>
 800fe16:	60f8      	str	r0, [r7, #12]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 800fe18:	68fb      	ldr	r3, [r7, #12]
 800fe1a:	2b00      	cmp	r3, #0
 800fe1c:	d106      	bne.n	800fe2c <pbuf_realloc+0xcc>
 800fe1e:	4b0f      	ldr	r3, [pc, #60]	; (800fe5c <pbuf_realloc+0xfc>)
 800fe20:	f240 12bd 	movw	r2, #445	; 0x1bd
 800fe24:	4911      	ldr	r1, [pc, #68]	; (800fe6c <pbuf_realloc+0x10c>)
 800fe26:	480f      	ldr	r0, [pc, #60]	; (800fe64 <pbuf_realloc+0x104>)
 800fe28:	f00a ff7e 	bl	801ad28 <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 800fe2c:	68fb      	ldr	r3, [r7, #12]
 800fe2e:	897a      	ldrh	r2, [r7, #10]
 800fe30:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 800fe32:	68fb      	ldr	r3, [r7, #12]
 800fe34:	895a      	ldrh	r2, [r3, #10]
 800fe36:	68fb      	ldr	r3, [r7, #12]
 800fe38:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 800fe3a:	68fb      	ldr	r3, [r7, #12]
 800fe3c:	681b      	ldr	r3, [r3, #0]
 800fe3e:	2b00      	cmp	r3, #0
 800fe40:	d004      	beq.n	800fe4c <pbuf_realloc+0xec>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 800fe42:	68fb      	ldr	r3, [r7, #12]
 800fe44:	681b      	ldr	r3, [r3, #0]
 800fe46:	4618      	mov	r0, r3
 800fe48:	f000 f910 	bl	801006c <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 800fe4c:	68fb      	ldr	r3, [r7, #12]
 800fe4e:	2200      	movs	r2, #0
 800fe50:	601a      	str	r2, [r3, #0]
 800fe52:	e000      	b.n	800fe56 <pbuf_realloc+0xf6>
    return;
 800fe54:	bf00      	nop

}
 800fe56:	3710      	adds	r7, #16
 800fe58:	46bd      	mov	sp, r7
 800fe5a:	bd80      	pop	{r7, pc}
 800fe5c:	080207bc 	.word	0x080207bc
 800fe60:	080208d4 	.word	0x080208d4
 800fe64:	0802081c 	.word	0x0802081c
 800fe68:	080208ec 	.word	0x080208ec
 800fe6c:	08020904 	.word	0x08020904

0800fe70 <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 800fe70:	b580      	push	{r7, lr}
 800fe72:	b086      	sub	sp, #24
 800fe74:	af00      	add	r7, sp, #0
 800fe76:	60f8      	str	r0, [r7, #12]
 800fe78:	60b9      	str	r1, [r7, #8]
 800fe7a:	4613      	mov	r3, r2
 800fe7c:	71fb      	strb	r3, [r7, #7]
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 800fe7e:	68fb      	ldr	r3, [r7, #12]
 800fe80:	2b00      	cmp	r3, #0
 800fe82:	d106      	bne.n	800fe92 <pbuf_add_header_impl+0x22>
 800fe84:	4b2b      	ldr	r3, [pc, #172]	; (800ff34 <pbuf_add_header_impl+0xc4>)
 800fe86:	f240 12df 	movw	r2, #479	; 0x1df
 800fe8a:	492b      	ldr	r1, [pc, #172]	; (800ff38 <pbuf_add_header_impl+0xc8>)
 800fe8c:	482b      	ldr	r0, [pc, #172]	; (800ff3c <pbuf_add_header_impl+0xcc>)
 800fe8e:	f00a ff4b 	bl	801ad28 <iprintf>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 800fe92:	68fb      	ldr	r3, [r7, #12]
 800fe94:	2b00      	cmp	r3, #0
 800fe96:	d003      	beq.n	800fea0 <pbuf_add_header_impl+0x30>
 800fe98:	68bb      	ldr	r3, [r7, #8]
 800fe9a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800fe9e:	d301      	bcc.n	800fea4 <pbuf_add_header_impl+0x34>
    return 1;
 800fea0:	2301      	movs	r3, #1
 800fea2:	e043      	b.n	800ff2c <pbuf_add_header_impl+0xbc>
  }
  if (header_size_increment == 0) {
 800fea4:	68bb      	ldr	r3, [r7, #8]
 800fea6:	2b00      	cmp	r3, #0
 800fea8:	d101      	bne.n	800feae <pbuf_add_header_impl+0x3e>
    return 0;
 800feaa:	2300      	movs	r3, #0
 800feac:	e03e      	b.n	800ff2c <pbuf_add_header_impl+0xbc>
  }

  increment_magnitude = (u16_t)header_size_increment;
 800feae:	68bb      	ldr	r3, [r7, #8]
 800feb0:	827b      	strh	r3, [r7, #18]
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 800feb2:	68fb      	ldr	r3, [r7, #12]
 800feb4:	891a      	ldrh	r2, [r3, #8]
 800feb6:	8a7b      	ldrh	r3, [r7, #18]
 800feb8:	4413      	add	r3, r2
 800feba:	b29b      	uxth	r3, r3
 800febc:	8a7a      	ldrh	r2, [r7, #18]
 800febe:	429a      	cmp	r2, r3
 800fec0:	d901      	bls.n	800fec6 <pbuf_add_header_impl+0x56>
    return 1;
 800fec2:	2301      	movs	r3, #1
 800fec4:	e032      	b.n	800ff2c <pbuf_add_header_impl+0xbc>
  }

  type_internal = p->type_internal;
 800fec6:	68fb      	ldr	r3, [r7, #12]
 800fec8:	7b1b      	ldrb	r3, [r3, #12]
 800feca:	823b      	strh	r3, [r7, #16]

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 800fecc:	8a3b      	ldrh	r3, [r7, #16]
 800fece:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800fed2:	2b00      	cmp	r3, #0
 800fed4:	d00c      	beq.n	800fef0 <pbuf_add_header_impl+0x80>
    /* set new payload pointer */
    payload = (u8_t *)p->payload - header_size_increment;
 800fed6:	68fb      	ldr	r3, [r7, #12]
 800fed8:	685a      	ldr	r2, [r3, #4]
 800feda:	68bb      	ldr	r3, [r7, #8]
 800fedc:	425b      	negs	r3, r3
 800fede:	4413      	add	r3, r2
 800fee0:	617b      	str	r3, [r7, #20]
    /* boundary check fails? */
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 800fee2:	68fb      	ldr	r3, [r7, #12]
 800fee4:	3310      	adds	r3, #16
 800fee6:	697a      	ldr	r2, [r7, #20]
 800fee8:	429a      	cmp	r2, r3
 800feea:	d20d      	bcs.n	800ff08 <pbuf_add_header_impl+0x98>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
                   ("pbuf_add_header: failed as %p < %p (not enough space for new header size)\n",
                    (void *)payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* bail out unsuccessfully */
      return 1;
 800feec:	2301      	movs	r3, #1
 800feee:	e01d      	b.n	800ff2c <pbuf_add_header_impl+0xbc>
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 800fef0:	79fb      	ldrb	r3, [r7, #7]
 800fef2:	2b00      	cmp	r3, #0
 800fef4:	d006      	beq.n	800ff04 <pbuf_add_header_impl+0x94>
      payload = (u8_t *)p->payload - header_size_increment;
 800fef6:	68fb      	ldr	r3, [r7, #12]
 800fef8:	685a      	ldr	r2, [r3, #4]
 800fefa:	68bb      	ldr	r3, [r7, #8]
 800fefc:	425b      	negs	r3, r3
 800fefe:	4413      	add	r3, r2
 800ff00:	617b      	str	r3, [r7, #20]
 800ff02:	e001      	b.n	800ff08 <pbuf_add_header_impl+0x98>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 800ff04:	2301      	movs	r3, #1
 800ff06:	e011      	b.n	800ff2c <pbuf_add_header_impl+0xbc>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 800ff08:	68fb      	ldr	r3, [r7, #12]
 800ff0a:	697a      	ldr	r2, [r7, #20]
 800ff0c:	605a      	str	r2, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 800ff0e:	68fb      	ldr	r3, [r7, #12]
 800ff10:	895a      	ldrh	r2, [r3, #10]
 800ff12:	8a7b      	ldrh	r3, [r7, #18]
 800ff14:	4413      	add	r3, r2
 800ff16:	b29a      	uxth	r2, r3
 800ff18:	68fb      	ldr	r3, [r7, #12]
 800ff1a:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 800ff1c:	68fb      	ldr	r3, [r7, #12]
 800ff1e:	891a      	ldrh	r2, [r3, #8]
 800ff20:	8a7b      	ldrh	r3, [r7, #18]
 800ff22:	4413      	add	r3, r2
 800ff24:	b29a      	uxth	r2, r3
 800ff26:	68fb      	ldr	r3, [r7, #12]
 800ff28:	811a      	strh	r2, [r3, #8]


  return 0;
 800ff2a:	2300      	movs	r3, #0
}
 800ff2c:	4618      	mov	r0, r3
 800ff2e:	3718      	adds	r7, #24
 800ff30:	46bd      	mov	sp, r7
 800ff32:	bd80      	pop	{r7, pc}
 800ff34:	080207bc 	.word	0x080207bc
 800ff38:	08020920 	.word	0x08020920
 800ff3c:	0802081c 	.word	0x0802081c

0800ff40 <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 800ff40:	b580      	push	{r7, lr}
 800ff42:	b082      	sub	sp, #8
 800ff44:	af00      	add	r7, sp, #0
 800ff46:	6078      	str	r0, [r7, #4]
 800ff48:	6039      	str	r1, [r7, #0]
  return pbuf_add_header_impl(p, header_size_increment, 0);
 800ff4a:	2200      	movs	r2, #0
 800ff4c:	6839      	ldr	r1, [r7, #0]
 800ff4e:	6878      	ldr	r0, [r7, #4]
 800ff50:	f7ff ff8e 	bl	800fe70 <pbuf_add_header_impl>
 800ff54:	4603      	mov	r3, r0
}
 800ff56:	4618      	mov	r0, r3
 800ff58:	3708      	adds	r7, #8
 800ff5a:	46bd      	mov	sp, r7
 800ff5c:	bd80      	pop	{r7, pc}
	...

0800ff60 <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 800ff60:	b580      	push	{r7, lr}
 800ff62:	b084      	sub	sp, #16
 800ff64:	af00      	add	r7, sp, #0
 800ff66:	6078      	str	r0, [r7, #4]
 800ff68:	6039      	str	r1, [r7, #0]
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 800ff6a:	687b      	ldr	r3, [r7, #4]
 800ff6c:	2b00      	cmp	r3, #0
 800ff6e:	d106      	bne.n	800ff7e <pbuf_remove_header+0x1e>
 800ff70:	4b20      	ldr	r3, [pc, #128]	; (800fff4 <pbuf_remove_header+0x94>)
 800ff72:	f240 224b 	movw	r2, #587	; 0x24b
 800ff76:	4920      	ldr	r1, [pc, #128]	; (800fff8 <pbuf_remove_header+0x98>)
 800ff78:	4820      	ldr	r0, [pc, #128]	; (800fffc <pbuf_remove_header+0x9c>)
 800ff7a:	f00a fed5 	bl	801ad28 <iprintf>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 800ff7e:	687b      	ldr	r3, [r7, #4]
 800ff80:	2b00      	cmp	r3, #0
 800ff82:	d003      	beq.n	800ff8c <pbuf_remove_header+0x2c>
 800ff84:	683b      	ldr	r3, [r7, #0]
 800ff86:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ff8a:	d301      	bcc.n	800ff90 <pbuf_remove_header+0x30>
    return 1;
 800ff8c:	2301      	movs	r3, #1
 800ff8e:	e02c      	b.n	800ffea <pbuf_remove_header+0x8a>
  }
  if (header_size_decrement == 0) {
 800ff90:	683b      	ldr	r3, [r7, #0]
 800ff92:	2b00      	cmp	r3, #0
 800ff94:	d101      	bne.n	800ff9a <pbuf_remove_header+0x3a>
    return 0;
 800ff96:	2300      	movs	r3, #0
 800ff98:	e027      	b.n	800ffea <pbuf_remove_header+0x8a>
  }

  increment_magnitude = (u16_t)header_size_decrement;
 800ff9a:	683b      	ldr	r3, [r7, #0]
 800ff9c:	81fb      	strh	r3, [r7, #14]
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 800ff9e:	687b      	ldr	r3, [r7, #4]
 800ffa0:	895b      	ldrh	r3, [r3, #10]
 800ffa2:	89fa      	ldrh	r2, [r7, #14]
 800ffa4:	429a      	cmp	r2, r3
 800ffa6:	d908      	bls.n	800ffba <pbuf_remove_header+0x5a>
 800ffa8:	4b12      	ldr	r3, [pc, #72]	; (800fff4 <pbuf_remove_header+0x94>)
 800ffaa:	f240 2255 	movw	r2, #597	; 0x255
 800ffae:	4914      	ldr	r1, [pc, #80]	; (8010000 <pbuf_remove_header+0xa0>)
 800ffb0:	4812      	ldr	r0, [pc, #72]	; (800fffc <pbuf_remove_header+0x9c>)
 800ffb2:	f00a feb9 	bl	801ad28 <iprintf>
 800ffb6:	2301      	movs	r3, #1
 800ffb8:	e017      	b.n	800ffea <pbuf_remove_header+0x8a>

  /* remember current payload pointer */
  payload = p->payload;
 800ffba:	687b      	ldr	r3, [r7, #4]
 800ffbc:	685b      	ldr	r3, [r3, #4]
 800ffbe:	60bb      	str	r3, [r7, #8]
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 800ffc0:	687b      	ldr	r3, [r7, #4]
 800ffc2:	685a      	ldr	r2, [r3, #4]
 800ffc4:	683b      	ldr	r3, [r7, #0]
 800ffc6:	441a      	add	r2, r3
 800ffc8:	687b      	ldr	r3, [r7, #4]
 800ffca:	605a      	str	r2, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 800ffcc:	687b      	ldr	r3, [r7, #4]
 800ffce:	895a      	ldrh	r2, [r3, #10]
 800ffd0:	89fb      	ldrh	r3, [r7, #14]
 800ffd2:	1ad3      	subs	r3, r2, r3
 800ffd4:	b29a      	uxth	r2, r3
 800ffd6:	687b      	ldr	r3, [r7, #4]
 800ffd8:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 800ffda:	687b      	ldr	r3, [r7, #4]
 800ffdc:	891a      	ldrh	r2, [r3, #8]
 800ffde:	89fb      	ldrh	r3, [r7, #14]
 800ffe0:	1ad3      	subs	r3, r2, r3
 800ffe2:	b29a      	uxth	r2, r3
 800ffe4:	687b      	ldr	r3, [r7, #4]
 800ffe6:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 800ffe8:	2300      	movs	r3, #0
}
 800ffea:	4618      	mov	r0, r3
 800ffec:	3710      	adds	r7, #16
 800ffee:	46bd      	mov	sp, r7
 800fff0:	bd80      	pop	{r7, pc}
 800fff2:	bf00      	nop
 800fff4:	080207bc 	.word	0x080207bc
 800fff8:	08020920 	.word	0x08020920
 800fffc:	0802081c 	.word	0x0802081c
 8010000:	0802092c 	.word	0x0802092c

08010004 <pbuf_header_impl>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 8010004:	b580      	push	{r7, lr}
 8010006:	b082      	sub	sp, #8
 8010008:	af00      	add	r7, sp, #0
 801000a:	6078      	str	r0, [r7, #4]
 801000c:	460b      	mov	r3, r1
 801000e:	807b      	strh	r3, [r7, #2]
 8010010:	4613      	mov	r3, r2
 8010012:	707b      	strb	r3, [r7, #1]
  if (header_size_increment < 0) {
 8010014:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8010018:	2b00      	cmp	r3, #0
 801001a:	da08      	bge.n	801002e <pbuf_header_impl+0x2a>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 801001c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8010020:	425b      	negs	r3, r3
 8010022:	4619      	mov	r1, r3
 8010024:	6878      	ldr	r0, [r7, #4]
 8010026:	f7ff ff9b 	bl	800ff60 <pbuf_remove_header>
 801002a:	4603      	mov	r3, r0
 801002c:	e007      	b.n	801003e <pbuf_header_impl+0x3a>
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 801002e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8010032:	787a      	ldrb	r2, [r7, #1]
 8010034:	4619      	mov	r1, r3
 8010036:	6878      	ldr	r0, [r7, #4]
 8010038:	f7ff ff1a 	bl	800fe70 <pbuf_add_header_impl>
 801003c:	4603      	mov	r3, r0
  }
}
 801003e:	4618      	mov	r0, r3
 8010040:	3708      	adds	r7, #8
 8010042:	46bd      	mov	sp, r7
 8010044:	bd80      	pop	{r7, pc}

08010046 <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 8010046:	b580      	push	{r7, lr}
 8010048:	b082      	sub	sp, #8
 801004a:	af00      	add	r7, sp, #0
 801004c:	6078      	str	r0, [r7, #4]
 801004e:	460b      	mov	r3, r1
 8010050:	807b      	strh	r3, [r7, #2]
  return pbuf_header_impl(p, header_size_increment, 1);
 8010052:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8010056:	2201      	movs	r2, #1
 8010058:	4619      	mov	r1, r3
 801005a:	6878      	ldr	r0, [r7, #4]
 801005c:	f7ff ffd2 	bl	8010004 <pbuf_header_impl>
 8010060:	4603      	mov	r3, r0
}
 8010062:	4618      	mov	r0, r3
 8010064:	3708      	adds	r7, #8
 8010066:	46bd      	mov	sp, r7
 8010068:	bd80      	pop	{r7, pc}
	...

0801006c <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 801006c:	b580      	push	{r7, lr}
 801006e:	b088      	sub	sp, #32
 8010070:	af00      	add	r7, sp, #0
 8010072:	6078      	str	r0, [r7, #4]
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 8010074:	687b      	ldr	r3, [r7, #4]
 8010076:	2b00      	cmp	r3, #0
 8010078:	d10b      	bne.n	8010092 <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 801007a:	687b      	ldr	r3, [r7, #4]
 801007c:	2b00      	cmp	r3, #0
 801007e:	d106      	bne.n	801008e <pbuf_free+0x22>
 8010080:	4b3b      	ldr	r3, [pc, #236]	; (8010170 <pbuf_free+0x104>)
 8010082:	f44f 7237 	mov.w	r2, #732	; 0x2dc
 8010086:	493b      	ldr	r1, [pc, #236]	; (8010174 <pbuf_free+0x108>)
 8010088:	483b      	ldr	r0, [pc, #236]	; (8010178 <pbuf_free+0x10c>)
 801008a:	f00a fe4d 	bl	801ad28 <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 801008e:	2300      	movs	r3, #0
 8010090:	e069      	b.n	8010166 <pbuf_free+0xfa>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 8010092:	2300      	movs	r3, #0
 8010094:	77fb      	strb	r3, [r7, #31]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 8010096:	e062      	b.n	801015e <pbuf_free+0xf2>
    LWIP_PBUF_REF_T ref;
    SYS_ARCH_DECL_PROTECT(old_level);
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
 8010098:	f009 fe1c 	bl	8019cd4 <sys_arch_protect>
 801009c:	61b8      	str	r0, [r7, #24]
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 801009e:	687b      	ldr	r3, [r7, #4]
 80100a0:	7b9b      	ldrb	r3, [r3, #14]
 80100a2:	2b00      	cmp	r3, #0
 80100a4:	d106      	bne.n	80100b4 <pbuf_free+0x48>
 80100a6:	4b32      	ldr	r3, [pc, #200]	; (8010170 <pbuf_free+0x104>)
 80100a8:	f240 22f1 	movw	r2, #753	; 0x2f1
 80100ac:	4933      	ldr	r1, [pc, #204]	; (801017c <pbuf_free+0x110>)
 80100ae:	4832      	ldr	r0, [pc, #200]	; (8010178 <pbuf_free+0x10c>)
 80100b0:	f00a fe3a 	bl	801ad28 <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 80100b4:	687b      	ldr	r3, [r7, #4]
 80100b6:	7b9b      	ldrb	r3, [r3, #14]
 80100b8:	3b01      	subs	r3, #1
 80100ba:	b2da      	uxtb	r2, r3
 80100bc:	687b      	ldr	r3, [r7, #4]
 80100be:	739a      	strb	r2, [r3, #14]
 80100c0:	687b      	ldr	r3, [r7, #4]
 80100c2:	7b9b      	ldrb	r3, [r3, #14]
 80100c4:	75fb      	strb	r3, [r7, #23]
    SYS_ARCH_UNPROTECT(old_level);
 80100c6:	69b8      	ldr	r0, [r7, #24]
 80100c8:	f009 fe12 	bl	8019cf0 <sys_arch_unprotect>
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 80100cc:	7dfb      	ldrb	r3, [r7, #23]
 80100ce:	2b00      	cmp	r3, #0
 80100d0:	d143      	bne.n	801015a <pbuf_free+0xee>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 80100d2:	687b      	ldr	r3, [r7, #4]
 80100d4:	681b      	ldr	r3, [r3, #0]
 80100d6:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      alloc_src = pbuf_get_allocsrc(p);
 80100d8:	687b      	ldr	r3, [r7, #4]
 80100da:	7b1b      	ldrb	r3, [r3, #12]
 80100dc:	f003 030f 	and.w	r3, r3, #15
 80100e0:	73fb      	strb	r3, [r7, #15]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 80100e2:	687b      	ldr	r3, [r7, #4]
 80100e4:	7b5b      	ldrb	r3, [r3, #13]
 80100e6:	f003 0302 	and.w	r3, r3, #2
 80100ea:	2b00      	cmp	r3, #0
 80100ec:	d011      	beq.n	8010112 <pbuf_free+0xa6>
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
 80100ee:	687b      	ldr	r3, [r7, #4]
 80100f0:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 80100f2:	68bb      	ldr	r3, [r7, #8]
 80100f4:	691b      	ldr	r3, [r3, #16]
 80100f6:	2b00      	cmp	r3, #0
 80100f8:	d106      	bne.n	8010108 <pbuf_free+0x9c>
 80100fa:	4b1d      	ldr	r3, [pc, #116]	; (8010170 <pbuf_free+0x104>)
 80100fc:	f240 22ff 	movw	r2, #767	; 0x2ff
 8010100:	491f      	ldr	r1, [pc, #124]	; (8010180 <pbuf_free+0x114>)
 8010102:	481d      	ldr	r0, [pc, #116]	; (8010178 <pbuf_free+0x10c>)
 8010104:	f00a fe10 	bl	801ad28 <iprintf>
        pc->custom_free_function(p);
 8010108:	68bb      	ldr	r3, [r7, #8]
 801010a:	691b      	ldr	r3, [r3, #16]
 801010c:	6878      	ldr	r0, [r7, #4]
 801010e:	4798      	blx	r3
 8010110:	e01d      	b.n	801014e <pbuf_free+0xe2>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 8010112:	7bfb      	ldrb	r3, [r7, #15]
 8010114:	2b02      	cmp	r3, #2
 8010116:	d104      	bne.n	8010122 <pbuf_free+0xb6>
          memp_free(MEMP_PBUF_POOL, p);
 8010118:	6879      	ldr	r1, [r7, #4]
 801011a:	200c      	movs	r0, #12
 801011c:	f7ff f97e 	bl	800f41c <memp_free>
 8010120:	e015      	b.n	801014e <pbuf_free+0xe2>
          /* is this a ROM or RAM referencing pbuf? */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 8010122:	7bfb      	ldrb	r3, [r7, #15]
 8010124:	2b01      	cmp	r3, #1
 8010126:	d104      	bne.n	8010132 <pbuf_free+0xc6>
          memp_free(MEMP_PBUF, p);
 8010128:	6879      	ldr	r1, [r7, #4]
 801012a:	200b      	movs	r0, #11
 801012c:	f7ff f976 	bl	800f41c <memp_free>
 8010130:	e00d      	b.n	801014e <pbuf_free+0xe2>
          /* type == PBUF_RAM */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 8010132:	7bfb      	ldrb	r3, [r7, #15]
 8010134:	2b00      	cmp	r3, #0
 8010136:	d103      	bne.n	8010140 <pbuf_free+0xd4>
          mem_free(p);
 8010138:	6878      	ldr	r0, [r7, #4]
 801013a:	f7fe fe01 	bl	800ed40 <mem_free>
 801013e:	e006      	b.n	801014e <pbuf_free+0xe2>
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
 8010140:	4b0b      	ldr	r3, [pc, #44]	; (8010170 <pbuf_free+0x104>)
 8010142:	f240 320f 	movw	r2, #783	; 0x30f
 8010146:	490f      	ldr	r1, [pc, #60]	; (8010184 <pbuf_free+0x118>)
 8010148:	480b      	ldr	r0, [pc, #44]	; (8010178 <pbuf_free+0x10c>)
 801014a:	f00a fded 	bl	801ad28 <iprintf>
        }
      }
      count++;
 801014e:	7ffb      	ldrb	r3, [r7, #31]
 8010150:	3301      	adds	r3, #1
 8010152:	77fb      	strb	r3, [r7, #31]
      /* proceed to next pbuf */
      p = q;
 8010154:	693b      	ldr	r3, [r7, #16]
 8010156:	607b      	str	r3, [r7, #4]
 8010158:	e001      	b.n	801015e <pbuf_free+0xf2>
      /* p->ref > 0, this pbuf is still referenced to */
      /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, (u16_t)ref));
      /* stop walking through the chain */
      p = NULL;
 801015a:	2300      	movs	r3, #0
 801015c:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 801015e:	687b      	ldr	r3, [r7, #4]
 8010160:	2b00      	cmp	r3, #0
 8010162:	d199      	bne.n	8010098 <pbuf_free+0x2c>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 8010164:	7ffb      	ldrb	r3, [r7, #31]
}
 8010166:	4618      	mov	r0, r3
 8010168:	3720      	adds	r7, #32
 801016a:	46bd      	mov	sp, r7
 801016c:	bd80      	pop	{r7, pc}
 801016e:	bf00      	nop
 8010170:	080207bc 	.word	0x080207bc
 8010174:	08020920 	.word	0x08020920
 8010178:	0802081c 	.word	0x0802081c
 801017c:	0802094c 	.word	0x0802094c
 8010180:	08020964 	.word	0x08020964
 8010184:	08020988 	.word	0x08020988

08010188 <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 8010188:	b480      	push	{r7}
 801018a:	b085      	sub	sp, #20
 801018c:	af00      	add	r7, sp, #0
 801018e:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 8010190:	2300      	movs	r3, #0
 8010192:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 8010194:	e005      	b.n	80101a2 <pbuf_clen+0x1a>
    ++len;
 8010196:	89fb      	ldrh	r3, [r7, #14]
 8010198:	3301      	adds	r3, #1
 801019a:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 801019c:	687b      	ldr	r3, [r7, #4]
 801019e:	681b      	ldr	r3, [r3, #0]
 80101a0:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 80101a2:	687b      	ldr	r3, [r7, #4]
 80101a4:	2b00      	cmp	r3, #0
 80101a6:	d1f6      	bne.n	8010196 <pbuf_clen+0xe>
  }
  return len;
 80101a8:	89fb      	ldrh	r3, [r7, #14]
}
 80101aa:	4618      	mov	r0, r3
 80101ac:	3714      	adds	r7, #20
 80101ae:	46bd      	mov	sp, r7
 80101b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101b4:	4770      	bx	lr
	...

080101b8 <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 80101b8:	b580      	push	{r7, lr}
 80101ba:	b084      	sub	sp, #16
 80101bc:	af00      	add	r7, sp, #0
 80101be:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 80101c0:	687b      	ldr	r3, [r7, #4]
 80101c2:	2b00      	cmp	r3, #0
 80101c4:	d016      	beq.n	80101f4 <pbuf_ref+0x3c>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 80101c6:	f009 fd85 	bl	8019cd4 <sys_arch_protect>
 80101ca:	60f8      	str	r0, [r7, #12]
 80101cc:	687b      	ldr	r3, [r7, #4]
 80101ce:	7b9b      	ldrb	r3, [r3, #14]
 80101d0:	3301      	adds	r3, #1
 80101d2:	b2da      	uxtb	r2, r3
 80101d4:	687b      	ldr	r3, [r7, #4]
 80101d6:	739a      	strb	r2, [r3, #14]
 80101d8:	68f8      	ldr	r0, [r7, #12]
 80101da:	f009 fd89 	bl	8019cf0 <sys_arch_unprotect>
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 80101de:	687b      	ldr	r3, [r7, #4]
 80101e0:	7b9b      	ldrb	r3, [r3, #14]
 80101e2:	2b00      	cmp	r3, #0
 80101e4:	d106      	bne.n	80101f4 <pbuf_ref+0x3c>
 80101e6:	4b05      	ldr	r3, [pc, #20]	; (80101fc <pbuf_ref+0x44>)
 80101e8:	f240 3242 	movw	r2, #834	; 0x342
 80101ec:	4904      	ldr	r1, [pc, #16]	; (8010200 <pbuf_ref+0x48>)
 80101ee:	4805      	ldr	r0, [pc, #20]	; (8010204 <pbuf_ref+0x4c>)
 80101f0:	f00a fd9a 	bl	801ad28 <iprintf>
  }
}
 80101f4:	bf00      	nop
 80101f6:	3710      	adds	r7, #16
 80101f8:	46bd      	mov	sp, r7
 80101fa:	bd80      	pop	{r7, pc}
 80101fc:	080207bc 	.word	0x080207bc
 8010200:	0802099c 	.word	0x0802099c
 8010204:	0802081c 	.word	0x0802081c

08010208 <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 8010208:	b580      	push	{r7, lr}
 801020a:	b084      	sub	sp, #16
 801020c:	af00      	add	r7, sp, #0
 801020e:	6078      	str	r0, [r7, #4]
 8010210:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 8010212:	687b      	ldr	r3, [r7, #4]
 8010214:	2b00      	cmp	r3, #0
 8010216:	d002      	beq.n	801021e <pbuf_cat+0x16>
 8010218:	683b      	ldr	r3, [r7, #0]
 801021a:	2b00      	cmp	r3, #0
 801021c:	d107      	bne.n	801022e <pbuf_cat+0x26>
 801021e:	4b20      	ldr	r3, [pc, #128]	; (80102a0 <pbuf_cat+0x98>)
 8010220:	f240 325a 	movw	r2, #858	; 0x35a
 8010224:	491f      	ldr	r1, [pc, #124]	; (80102a4 <pbuf_cat+0x9c>)
 8010226:	4820      	ldr	r0, [pc, #128]	; (80102a8 <pbuf_cat+0xa0>)
 8010228:	f00a fd7e 	bl	801ad28 <iprintf>
 801022c:	e034      	b.n	8010298 <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 801022e:	687b      	ldr	r3, [r7, #4]
 8010230:	60fb      	str	r3, [r7, #12]
 8010232:	e00a      	b.n	801024a <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 8010234:	68fb      	ldr	r3, [r7, #12]
 8010236:	891a      	ldrh	r2, [r3, #8]
 8010238:	683b      	ldr	r3, [r7, #0]
 801023a:	891b      	ldrh	r3, [r3, #8]
 801023c:	4413      	add	r3, r2
 801023e:	b29a      	uxth	r2, r3
 8010240:	68fb      	ldr	r3, [r7, #12]
 8010242:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 8010244:	68fb      	ldr	r3, [r7, #12]
 8010246:	681b      	ldr	r3, [r3, #0]
 8010248:	60fb      	str	r3, [r7, #12]
 801024a:	68fb      	ldr	r3, [r7, #12]
 801024c:	681b      	ldr	r3, [r3, #0]
 801024e:	2b00      	cmp	r3, #0
 8010250:	d1f0      	bne.n	8010234 <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 8010252:	68fb      	ldr	r3, [r7, #12]
 8010254:	891a      	ldrh	r2, [r3, #8]
 8010256:	68fb      	ldr	r3, [r7, #12]
 8010258:	895b      	ldrh	r3, [r3, #10]
 801025a:	429a      	cmp	r2, r3
 801025c:	d006      	beq.n	801026c <pbuf_cat+0x64>
 801025e:	4b10      	ldr	r3, [pc, #64]	; (80102a0 <pbuf_cat+0x98>)
 8010260:	f240 3262 	movw	r2, #866	; 0x362
 8010264:	4911      	ldr	r1, [pc, #68]	; (80102ac <pbuf_cat+0xa4>)
 8010266:	4810      	ldr	r0, [pc, #64]	; (80102a8 <pbuf_cat+0xa0>)
 8010268:	f00a fd5e 	bl	801ad28 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 801026c:	68fb      	ldr	r3, [r7, #12]
 801026e:	681b      	ldr	r3, [r3, #0]
 8010270:	2b00      	cmp	r3, #0
 8010272:	d006      	beq.n	8010282 <pbuf_cat+0x7a>
 8010274:	4b0a      	ldr	r3, [pc, #40]	; (80102a0 <pbuf_cat+0x98>)
 8010276:	f240 3263 	movw	r2, #867	; 0x363
 801027a:	490d      	ldr	r1, [pc, #52]	; (80102b0 <pbuf_cat+0xa8>)
 801027c:	480a      	ldr	r0, [pc, #40]	; (80102a8 <pbuf_cat+0xa0>)
 801027e:	f00a fd53 	bl	801ad28 <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 8010282:	68fb      	ldr	r3, [r7, #12]
 8010284:	891a      	ldrh	r2, [r3, #8]
 8010286:	683b      	ldr	r3, [r7, #0]
 8010288:	891b      	ldrh	r3, [r3, #8]
 801028a:	4413      	add	r3, r2
 801028c:	b29a      	uxth	r2, r3
 801028e:	68fb      	ldr	r3, [r7, #12]
 8010290:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 8010292:	68fb      	ldr	r3, [r7, #12]
 8010294:	683a      	ldr	r2, [r7, #0]
 8010296:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 8010298:	3710      	adds	r7, #16
 801029a:	46bd      	mov	sp, r7
 801029c:	bd80      	pop	{r7, pc}
 801029e:	bf00      	nop
 80102a0:	080207bc 	.word	0x080207bc
 80102a4:	080209b0 	.word	0x080209b0
 80102a8:	0802081c 	.word	0x0802081c
 80102ac:	080209e8 	.word	0x080209e8
 80102b0:	08020a18 	.word	0x08020a18

080102b4 <pbuf_chain>:
 * The ->ref field of the first pbuf of the tail chain is adjusted.
 *
 */
void
pbuf_chain(struct pbuf *h, struct pbuf *t)
{
 80102b4:	b580      	push	{r7, lr}
 80102b6:	b082      	sub	sp, #8
 80102b8:	af00      	add	r7, sp, #0
 80102ba:	6078      	str	r0, [r7, #4]
 80102bc:	6039      	str	r1, [r7, #0]
  pbuf_cat(h, t);
 80102be:	6839      	ldr	r1, [r7, #0]
 80102c0:	6878      	ldr	r0, [r7, #4]
 80102c2:	f7ff ffa1 	bl	8010208 <pbuf_cat>
  /* t is now referenced by h */
  pbuf_ref(t);
 80102c6:	6838      	ldr	r0, [r7, #0]
 80102c8:	f7ff ff76 	bl	80101b8 <pbuf_ref>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_chain: %p references %p\n", (void *)h, (void *)t));
}
 80102cc:	bf00      	nop
 80102ce:	3708      	adds	r7, #8
 80102d0:	46bd      	mov	sp, r7
 80102d2:	bd80      	pop	{r7, pc}

080102d4 <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 80102d4:	b580      	push	{r7, lr}
 80102d6:	b086      	sub	sp, #24
 80102d8:	af00      	add	r7, sp, #0
 80102da:	6078      	str	r0, [r7, #4]
 80102dc:	6039      	str	r1, [r7, #0]
  size_t offset_to = 0, offset_from = 0, len;
 80102de:	2300      	movs	r3, #0
 80102e0:	617b      	str	r3, [r7, #20]
 80102e2:	2300      	movs	r3, #0
 80102e4:	613b      	str	r3, [r7, #16]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 80102e6:	687b      	ldr	r3, [r7, #4]
 80102e8:	2b00      	cmp	r3, #0
 80102ea:	d008      	beq.n	80102fe <pbuf_copy+0x2a>
 80102ec:	683b      	ldr	r3, [r7, #0]
 80102ee:	2b00      	cmp	r3, #0
 80102f0:	d005      	beq.n	80102fe <pbuf_copy+0x2a>
 80102f2:	687b      	ldr	r3, [r7, #4]
 80102f4:	891a      	ldrh	r2, [r3, #8]
 80102f6:	683b      	ldr	r3, [r7, #0]
 80102f8:	891b      	ldrh	r3, [r3, #8]
 80102fa:	429a      	cmp	r2, r3
 80102fc:	d209      	bcs.n	8010312 <pbuf_copy+0x3e>
 80102fe:	4b57      	ldr	r3, [pc, #348]	; (801045c <pbuf_copy+0x188>)
 8010300:	f240 32ca 	movw	r2, #970	; 0x3ca
 8010304:	4956      	ldr	r1, [pc, #344]	; (8010460 <pbuf_copy+0x18c>)
 8010306:	4857      	ldr	r0, [pc, #348]	; (8010464 <pbuf_copy+0x190>)
 8010308:	f00a fd0e 	bl	801ad28 <iprintf>
 801030c:	f06f 030f 	mvn.w	r3, #15
 8010310:	e09f      	b.n	8010452 <pbuf_copy+0x17e>
             (p_from != NULL) && (p_to->tot_len >= p_from->tot_len)), return ERR_ARG;);

  /* iterate through pbuf chain */
  do {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 8010312:	687b      	ldr	r3, [r7, #4]
 8010314:	895b      	ldrh	r3, [r3, #10]
 8010316:	461a      	mov	r2, r3
 8010318:	697b      	ldr	r3, [r7, #20]
 801031a:	1ad2      	subs	r2, r2, r3
 801031c:	683b      	ldr	r3, [r7, #0]
 801031e:	895b      	ldrh	r3, [r3, #10]
 8010320:	4619      	mov	r1, r3
 8010322:	693b      	ldr	r3, [r7, #16]
 8010324:	1acb      	subs	r3, r1, r3
 8010326:	429a      	cmp	r2, r3
 8010328:	d306      	bcc.n	8010338 <pbuf_copy+0x64>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 801032a:	683b      	ldr	r3, [r7, #0]
 801032c:	895b      	ldrh	r3, [r3, #10]
 801032e:	461a      	mov	r2, r3
 8010330:	693b      	ldr	r3, [r7, #16]
 8010332:	1ad3      	subs	r3, r2, r3
 8010334:	60fb      	str	r3, [r7, #12]
 8010336:	e005      	b.n	8010344 <pbuf_copy+0x70>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 8010338:	687b      	ldr	r3, [r7, #4]
 801033a:	895b      	ldrh	r3, [r3, #10]
 801033c:	461a      	mov	r2, r3
 801033e:	697b      	ldr	r3, [r7, #20]
 8010340:	1ad3      	subs	r3, r2, r3
 8010342:	60fb      	str	r3, [r7, #12]
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 8010344:	687b      	ldr	r3, [r7, #4]
 8010346:	685a      	ldr	r2, [r3, #4]
 8010348:	697b      	ldr	r3, [r7, #20]
 801034a:	18d0      	adds	r0, r2, r3
 801034c:	683b      	ldr	r3, [r7, #0]
 801034e:	685a      	ldr	r2, [r3, #4]
 8010350:	693b      	ldr	r3, [r7, #16]
 8010352:	4413      	add	r3, r2
 8010354:	68fa      	ldr	r2, [r7, #12]
 8010356:	4619      	mov	r1, r3
 8010358:	f009 fdfd 	bl	8019f56 <memcpy>
    offset_to += len;
 801035c:	697a      	ldr	r2, [r7, #20]
 801035e:	68fb      	ldr	r3, [r7, #12]
 8010360:	4413      	add	r3, r2
 8010362:	617b      	str	r3, [r7, #20]
    offset_from += len;
 8010364:	693a      	ldr	r2, [r7, #16]
 8010366:	68fb      	ldr	r3, [r7, #12]
 8010368:	4413      	add	r3, r2
 801036a:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 801036c:	687b      	ldr	r3, [r7, #4]
 801036e:	895b      	ldrh	r3, [r3, #10]
 8010370:	461a      	mov	r2, r3
 8010372:	697b      	ldr	r3, [r7, #20]
 8010374:	4293      	cmp	r3, r2
 8010376:	d906      	bls.n	8010386 <pbuf_copy+0xb2>
 8010378:	4b38      	ldr	r3, [pc, #224]	; (801045c <pbuf_copy+0x188>)
 801037a:	f240 32d9 	movw	r2, #985	; 0x3d9
 801037e:	493a      	ldr	r1, [pc, #232]	; (8010468 <pbuf_copy+0x194>)
 8010380:	4838      	ldr	r0, [pc, #224]	; (8010464 <pbuf_copy+0x190>)
 8010382:	f00a fcd1 	bl	801ad28 <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 8010386:	683b      	ldr	r3, [r7, #0]
 8010388:	895b      	ldrh	r3, [r3, #10]
 801038a:	461a      	mov	r2, r3
 801038c:	693b      	ldr	r3, [r7, #16]
 801038e:	4293      	cmp	r3, r2
 8010390:	d906      	bls.n	80103a0 <pbuf_copy+0xcc>
 8010392:	4b32      	ldr	r3, [pc, #200]	; (801045c <pbuf_copy+0x188>)
 8010394:	f240 32da 	movw	r2, #986	; 0x3da
 8010398:	4934      	ldr	r1, [pc, #208]	; (801046c <pbuf_copy+0x198>)
 801039a:	4832      	ldr	r0, [pc, #200]	; (8010464 <pbuf_copy+0x190>)
 801039c:	f00a fcc4 	bl	801ad28 <iprintf>
    if (offset_from >= p_from->len) {
 80103a0:	683b      	ldr	r3, [r7, #0]
 80103a2:	895b      	ldrh	r3, [r3, #10]
 80103a4:	461a      	mov	r2, r3
 80103a6:	693b      	ldr	r3, [r7, #16]
 80103a8:	4293      	cmp	r3, r2
 80103aa:	d304      	bcc.n	80103b6 <pbuf_copy+0xe2>
      /* on to next p_from (if any) */
      offset_from = 0;
 80103ac:	2300      	movs	r3, #0
 80103ae:	613b      	str	r3, [r7, #16]
      p_from = p_from->next;
 80103b0:	683b      	ldr	r3, [r7, #0]
 80103b2:	681b      	ldr	r3, [r3, #0]
 80103b4:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 80103b6:	687b      	ldr	r3, [r7, #4]
 80103b8:	895b      	ldrh	r3, [r3, #10]
 80103ba:	461a      	mov	r2, r3
 80103bc:	697b      	ldr	r3, [r7, #20]
 80103be:	4293      	cmp	r3, r2
 80103c0:	d114      	bne.n	80103ec <pbuf_copy+0x118>
      /* on to next p_to (if any) */
      offset_to = 0;
 80103c2:	2300      	movs	r3, #0
 80103c4:	617b      	str	r3, [r7, #20]
      p_to = p_to->next;
 80103c6:	687b      	ldr	r3, [r7, #4]
 80103c8:	681b      	ldr	r3, [r3, #0]
 80103ca:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 80103cc:	687b      	ldr	r3, [r7, #4]
 80103ce:	2b00      	cmp	r3, #0
 80103d0:	d10c      	bne.n	80103ec <pbuf_copy+0x118>
 80103d2:	683b      	ldr	r3, [r7, #0]
 80103d4:	2b00      	cmp	r3, #0
 80103d6:	d009      	beq.n	80103ec <pbuf_copy+0x118>
 80103d8:	4b20      	ldr	r3, [pc, #128]	; (801045c <pbuf_copy+0x188>)
 80103da:	f44f 7279 	mov.w	r2, #996	; 0x3e4
 80103de:	4924      	ldr	r1, [pc, #144]	; (8010470 <pbuf_copy+0x19c>)
 80103e0:	4820      	ldr	r0, [pc, #128]	; (8010464 <pbuf_copy+0x190>)
 80103e2:	f00a fca1 	bl	801ad28 <iprintf>
 80103e6:	f06f 030f 	mvn.w	r3, #15
 80103ea:	e032      	b.n	8010452 <pbuf_copy+0x17e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 80103ec:	683b      	ldr	r3, [r7, #0]
 80103ee:	2b00      	cmp	r3, #0
 80103f0:	d013      	beq.n	801041a <pbuf_copy+0x146>
 80103f2:	683b      	ldr	r3, [r7, #0]
 80103f4:	895a      	ldrh	r2, [r3, #10]
 80103f6:	683b      	ldr	r3, [r7, #0]
 80103f8:	891b      	ldrh	r3, [r3, #8]
 80103fa:	429a      	cmp	r2, r3
 80103fc:	d10d      	bne.n	801041a <pbuf_copy+0x146>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 80103fe:	683b      	ldr	r3, [r7, #0]
 8010400:	681b      	ldr	r3, [r3, #0]
 8010402:	2b00      	cmp	r3, #0
 8010404:	d009      	beq.n	801041a <pbuf_copy+0x146>
 8010406:	4b15      	ldr	r3, [pc, #84]	; (801045c <pbuf_copy+0x188>)
 8010408:	f240 32ea 	movw	r2, #1002	; 0x3ea
 801040c:	4919      	ldr	r1, [pc, #100]	; (8010474 <pbuf_copy+0x1a0>)
 801040e:	4815      	ldr	r0, [pc, #84]	; (8010464 <pbuf_copy+0x190>)
 8010410:	f00a fc8a 	bl	801ad28 <iprintf>
 8010414:	f06f 0305 	mvn.w	r3, #5
 8010418:	e01b      	b.n	8010452 <pbuf_copy+0x17e>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 801041a:	687b      	ldr	r3, [r7, #4]
 801041c:	2b00      	cmp	r3, #0
 801041e:	d013      	beq.n	8010448 <pbuf_copy+0x174>
 8010420:	687b      	ldr	r3, [r7, #4]
 8010422:	895a      	ldrh	r2, [r3, #10]
 8010424:	687b      	ldr	r3, [r7, #4]
 8010426:	891b      	ldrh	r3, [r3, #8]
 8010428:	429a      	cmp	r2, r3
 801042a:	d10d      	bne.n	8010448 <pbuf_copy+0x174>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 801042c:	687b      	ldr	r3, [r7, #4]
 801042e:	681b      	ldr	r3, [r3, #0]
 8010430:	2b00      	cmp	r3, #0
 8010432:	d009      	beq.n	8010448 <pbuf_copy+0x174>
 8010434:	4b09      	ldr	r3, [pc, #36]	; (801045c <pbuf_copy+0x188>)
 8010436:	f240 32ef 	movw	r2, #1007	; 0x3ef
 801043a:	490e      	ldr	r1, [pc, #56]	; (8010474 <pbuf_copy+0x1a0>)
 801043c:	4809      	ldr	r0, [pc, #36]	; (8010464 <pbuf_copy+0x190>)
 801043e:	f00a fc73 	bl	801ad28 <iprintf>
 8010442:	f06f 0305 	mvn.w	r3, #5
 8010446:	e004      	b.n	8010452 <pbuf_copy+0x17e>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 8010448:	683b      	ldr	r3, [r7, #0]
 801044a:	2b00      	cmp	r3, #0
 801044c:	f47f af61 	bne.w	8010312 <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 8010450:	2300      	movs	r3, #0
}
 8010452:	4618      	mov	r0, r3
 8010454:	3718      	adds	r7, #24
 8010456:	46bd      	mov	sp, r7
 8010458:	bd80      	pop	{r7, pc}
 801045a:	bf00      	nop
 801045c:	080207bc 	.word	0x080207bc
 8010460:	08020a64 	.word	0x08020a64
 8010464:	0802081c 	.word	0x0802081c
 8010468:	08020a94 	.word	0x08020a94
 801046c:	08020aac 	.word	0x08020aac
 8010470:	08020ac8 	.word	0x08020ac8
 8010474:	08020ad8 	.word	0x08020ad8

08010478 <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 8010478:	b580      	push	{r7, lr}
 801047a:	b088      	sub	sp, #32
 801047c:	af00      	add	r7, sp, #0
 801047e:	60f8      	str	r0, [r7, #12]
 8010480:	60b9      	str	r1, [r7, #8]
 8010482:	4611      	mov	r1, r2
 8010484:	461a      	mov	r2, r3
 8010486:	460b      	mov	r3, r1
 8010488:	80fb      	strh	r3, [r7, #6]
 801048a:	4613      	mov	r3, r2
 801048c:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left = 0;
 801048e:	2300      	movs	r3, #0
 8010490:	837b      	strh	r3, [r7, #26]
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 8010492:	2300      	movs	r3, #0
 8010494:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 8010496:	68fb      	ldr	r3, [r7, #12]
 8010498:	2b00      	cmp	r3, #0
 801049a:	d108      	bne.n	80104ae <pbuf_copy_partial+0x36>
 801049c:	4b2b      	ldr	r3, [pc, #172]	; (801054c <pbuf_copy_partial+0xd4>)
 801049e:	f240 420a 	movw	r2, #1034	; 0x40a
 80104a2:	492b      	ldr	r1, [pc, #172]	; (8010550 <pbuf_copy_partial+0xd8>)
 80104a4:	482b      	ldr	r0, [pc, #172]	; (8010554 <pbuf_copy_partial+0xdc>)
 80104a6:	f00a fc3f 	bl	801ad28 <iprintf>
 80104aa:	2300      	movs	r3, #0
 80104ac:	e04a      	b.n	8010544 <pbuf_copy_partial+0xcc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 80104ae:	68bb      	ldr	r3, [r7, #8]
 80104b0:	2b00      	cmp	r3, #0
 80104b2:	d108      	bne.n	80104c6 <pbuf_copy_partial+0x4e>
 80104b4:	4b25      	ldr	r3, [pc, #148]	; (801054c <pbuf_copy_partial+0xd4>)
 80104b6:	f240 420b 	movw	r2, #1035	; 0x40b
 80104ba:	4927      	ldr	r1, [pc, #156]	; (8010558 <pbuf_copy_partial+0xe0>)
 80104bc:	4825      	ldr	r0, [pc, #148]	; (8010554 <pbuf_copy_partial+0xdc>)
 80104be:	f00a fc33 	bl	801ad28 <iprintf>
 80104c2:	2300      	movs	r3, #0
 80104c4:	e03e      	b.n	8010544 <pbuf_copy_partial+0xcc>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 80104c6:	68fb      	ldr	r3, [r7, #12]
 80104c8:	61fb      	str	r3, [r7, #28]
 80104ca:	e034      	b.n	8010536 <pbuf_copy_partial+0xbe>
    if ((offset != 0) && (offset >= p->len)) {
 80104cc:	88bb      	ldrh	r3, [r7, #4]
 80104ce:	2b00      	cmp	r3, #0
 80104d0:	d00a      	beq.n	80104e8 <pbuf_copy_partial+0x70>
 80104d2:	69fb      	ldr	r3, [r7, #28]
 80104d4:	895b      	ldrh	r3, [r3, #10]
 80104d6:	88ba      	ldrh	r2, [r7, #4]
 80104d8:	429a      	cmp	r2, r3
 80104da:	d305      	bcc.n	80104e8 <pbuf_copy_partial+0x70>
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 80104dc:	69fb      	ldr	r3, [r7, #28]
 80104de:	895b      	ldrh	r3, [r3, #10]
 80104e0:	88ba      	ldrh	r2, [r7, #4]
 80104e2:	1ad3      	subs	r3, r2, r3
 80104e4:	80bb      	strh	r3, [r7, #4]
 80104e6:	e023      	b.n	8010530 <pbuf_copy_partial+0xb8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = (u16_t)(p->len - offset);
 80104e8:	69fb      	ldr	r3, [r7, #28]
 80104ea:	895a      	ldrh	r2, [r3, #10]
 80104ec:	88bb      	ldrh	r3, [r7, #4]
 80104ee:	1ad3      	subs	r3, r2, r3
 80104f0:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 80104f2:	8b3a      	ldrh	r2, [r7, #24]
 80104f4:	88fb      	ldrh	r3, [r7, #6]
 80104f6:	429a      	cmp	r2, r3
 80104f8:	d901      	bls.n	80104fe <pbuf_copy_partial+0x86>
        buf_copy_len = len;
 80104fa:	88fb      	ldrh	r3, [r7, #6]
 80104fc:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 80104fe:	8b7b      	ldrh	r3, [r7, #26]
 8010500:	68ba      	ldr	r2, [r7, #8]
 8010502:	18d0      	adds	r0, r2, r3
 8010504:	69fb      	ldr	r3, [r7, #28]
 8010506:	685a      	ldr	r2, [r3, #4]
 8010508:	88bb      	ldrh	r3, [r7, #4]
 801050a:	4413      	add	r3, r2
 801050c:	8b3a      	ldrh	r2, [r7, #24]
 801050e:	4619      	mov	r1, r3
 8010510:	f009 fd21 	bl	8019f56 <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 8010514:	8afa      	ldrh	r2, [r7, #22]
 8010516:	8b3b      	ldrh	r3, [r7, #24]
 8010518:	4413      	add	r3, r2
 801051a:	82fb      	strh	r3, [r7, #22]
      left = (u16_t)(left + buf_copy_len);
 801051c:	8b7a      	ldrh	r2, [r7, #26]
 801051e:	8b3b      	ldrh	r3, [r7, #24]
 8010520:	4413      	add	r3, r2
 8010522:	837b      	strh	r3, [r7, #26]
      len = (u16_t)(len - buf_copy_len);
 8010524:	88fa      	ldrh	r2, [r7, #6]
 8010526:	8b3b      	ldrh	r3, [r7, #24]
 8010528:	1ad3      	subs	r3, r2, r3
 801052a:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 801052c:	2300      	movs	r3, #0
 801052e:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 8010530:	69fb      	ldr	r3, [r7, #28]
 8010532:	681b      	ldr	r3, [r3, #0]
 8010534:	61fb      	str	r3, [r7, #28]
 8010536:	88fb      	ldrh	r3, [r7, #6]
 8010538:	2b00      	cmp	r3, #0
 801053a:	d002      	beq.n	8010542 <pbuf_copy_partial+0xca>
 801053c:	69fb      	ldr	r3, [r7, #28]
 801053e:	2b00      	cmp	r3, #0
 8010540:	d1c4      	bne.n	80104cc <pbuf_copy_partial+0x54>
    }
  }
  return copied_total;
 8010542:	8afb      	ldrh	r3, [r7, #22]
}
 8010544:	4618      	mov	r0, r3
 8010546:	3720      	adds	r7, #32
 8010548:	46bd      	mov	sp, r7
 801054a:	bd80      	pop	{r7, pc}
 801054c:	080207bc 	.word	0x080207bc
 8010550:	08020b04 	.word	0x08020b04
 8010554:	0802081c 	.word	0x0802081c
 8010558:	08020b24 	.word	0x08020b24

0801055c <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 801055c:	b580      	push	{r7, lr}
 801055e:	b084      	sub	sp, #16
 8010560:	af00      	add	r7, sp, #0
 8010562:	4603      	mov	r3, r0
 8010564:	603a      	str	r2, [r7, #0]
 8010566:	71fb      	strb	r3, [r7, #7]
 8010568:	460b      	mov	r3, r1
 801056a:	80bb      	strh	r3, [r7, #4]
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 801056c:	683b      	ldr	r3, [r7, #0]
 801056e:	8919      	ldrh	r1, [r3, #8]
 8010570:	88ba      	ldrh	r2, [r7, #4]
 8010572:	79fb      	ldrb	r3, [r7, #7]
 8010574:	4618      	mov	r0, r3
 8010576:	f7ff fa99 	bl	800faac <pbuf_alloc>
 801057a:	60f8      	str	r0, [r7, #12]
  if (q == NULL) {
 801057c:	68fb      	ldr	r3, [r7, #12]
 801057e:	2b00      	cmp	r3, #0
 8010580:	d101      	bne.n	8010586 <pbuf_clone+0x2a>
    return NULL;
 8010582:	2300      	movs	r3, #0
 8010584:	e011      	b.n	80105aa <pbuf_clone+0x4e>
  }
  err = pbuf_copy(q, p);
 8010586:	6839      	ldr	r1, [r7, #0]
 8010588:	68f8      	ldr	r0, [r7, #12]
 801058a:	f7ff fea3 	bl	80102d4 <pbuf_copy>
 801058e:	4603      	mov	r3, r0
 8010590:	72fb      	strb	r3, [r7, #11]
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 8010592:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8010596:	2b00      	cmp	r3, #0
 8010598:	d006      	beq.n	80105a8 <pbuf_clone+0x4c>
 801059a:	4b06      	ldr	r3, [pc, #24]	; (80105b4 <pbuf_clone+0x58>)
 801059c:	f240 5224 	movw	r2, #1316	; 0x524
 80105a0:	4905      	ldr	r1, [pc, #20]	; (80105b8 <pbuf_clone+0x5c>)
 80105a2:	4806      	ldr	r0, [pc, #24]	; (80105bc <pbuf_clone+0x60>)
 80105a4:	f00a fbc0 	bl	801ad28 <iprintf>
  return q;
 80105a8:	68fb      	ldr	r3, [r7, #12]
}
 80105aa:	4618      	mov	r0, r3
 80105ac:	3710      	adds	r7, #16
 80105ae:	46bd      	mov	sp, r7
 80105b0:	bd80      	pop	{r7, pc}
 80105b2:	bf00      	nop
 80105b4:	080207bc 	.word	0x080207bc
 80105b8:	08020c30 	.word	0x08020c30
 80105bc:	0802081c 	.word	0x0802081c

080105c0 <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 80105c0:	b580      	push	{r7, lr}
 80105c2:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 80105c4:	f00a fc2c 	bl	801ae20 <rand>
 80105c8:	4603      	mov	r3, r0
 80105ca:	b29b      	uxth	r3, r3
 80105cc:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80105d0:	b29b      	uxth	r3, r3
 80105d2:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 80105d6:	b29a      	uxth	r2, r3
 80105d8:	4b01      	ldr	r3, [pc, #4]	; (80105e0 <tcp_init+0x20>)
 80105da:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 80105dc:	bf00      	nop
 80105de:	bd80      	pop	{r7, pc}
 80105e0:	20000014 	.word	0x20000014

080105e4 <tcp_free>:

/** Free a tcp pcb */
void
tcp_free(struct tcp_pcb *pcb)
{
 80105e4:	b580      	push	{r7, lr}
 80105e6:	b082      	sub	sp, #8
 80105e8:	af00      	add	r7, sp, #0
 80105ea:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 80105ec:	687b      	ldr	r3, [r7, #4]
 80105ee:	7d1b      	ldrb	r3, [r3, #20]
 80105f0:	2b01      	cmp	r3, #1
 80105f2:	d105      	bne.n	8010600 <tcp_free+0x1c>
 80105f4:	4b06      	ldr	r3, [pc, #24]	; (8010610 <tcp_free+0x2c>)
 80105f6:	22d4      	movs	r2, #212	; 0xd4
 80105f8:	4906      	ldr	r1, [pc, #24]	; (8010614 <tcp_free+0x30>)
 80105fa:	4807      	ldr	r0, [pc, #28]	; (8010618 <tcp_free+0x34>)
 80105fc:	f00a fb94 	bl	801ad28 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB, pcb);
 8010600:	6879      	ldr	r1, [r7, #4]
 8010602:	2001      	movs	r0, #1
 8010604:	f7fe ff0a 	bl	800f41c <memp_free>
}
 8010608:	bf00      	nop
 801060a:	3708      	adds	r7, #8
 801060c:	46bd      	mov	sp, r7
 801060e:	bd80      	pop	{r7, pc}
 8010610:	08020cbc 	.word	0x08020cbc
 8010614:	08020cec 	.word	0x08020cec
 8010618:	08020d00 	.word	0x08020d00

0801061c <tcp_free_listen>:

/** Free a tcp listen pcb */
static void
tcp_free_listen(struct tcp_pcb *pcb)
{
 801061c:	b580      	push	{r7, lr}
 801061e:	b082      	sub	sp, #8
 8010620:	af00      	add	r7, sp, #0
 8010622:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 8010624:	687b      	ldr	r3, [r7, #4]
 8010626:	7d1b      	ldrb	r3, [r3, #20]
 8010628:	2b01      	cmp	r3, #1
 801062a:	d105      	bne.n	8010638 <tcp_free_listen+0x1c>
 801062c:	4b06      	ldr	r3, [pc, #24]	; (8010648 <tcp_free_listen+0x2c>)
 801062e:	22df      	movs	r2, #223	; 0xdf
 8010630:	4906      	ldr	r1, [pc, #24]	; (801064c <tcp_free_listen+0x30>)
 8010632:	4807      	ldr	r0, [pc, #28]	; (8010650 <tcp_free_listen+0x34>)
 8010634:	f00a fb78 	bl	801ad28 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 8010638:	6879      	ldr	r1, [r7, #4]
 801063a:	2002      	movs	r0, #2
 801063c:	f7fe feee 	bl	800f41c <memp_free>
}
 8010640:	bf00      	nop
 8010642:	3708      	adds	r7, #8
 8010644:	46bd      	mov	sp, r7
 8010646:	bd80      	pop	{r7, pc}
 8010648:	08020cbc 	.word	0x08020cbc
 801064c:	08020d28 	.word	0x08020d28
 8010650:	08020d00 	.word	0x08020d00

08010654 <tcp_tmr>:
/**
 * Called periodically to dispatch TCP timers.
 */
void
tcp_tmr(void)
{
 8010654:	b580      	push	{r7, lr}
 8010656:	af00      	add	r7, sp, #0
  /* Call tcp_fasttmr() every 250 ms */
  tcp_fasttmr();
 8010658:	f001 f850 	bl	80116fc <tcp_fasttmr>

  if (++tcp_timer & 1) {
 801065c:	4b07      	ldr	r3, [pc, #28]	; (801067c <tcp_tmr+0x28>)
 801065e:	781b      	ldrb	r3, [r3, #0]
 8010660:	3301      	adds	r3, #1
 8010662:	b2da      	uxtb	r2, r3
 8010664:	4b05      	ldr	r3, [pc, #20]	; (801067c <tcp_tmr+0x28>)
 8010666:	701a      	strb	r2, [r3, #0]
 8010668:	4b04      	ldr	r3, [pc, #16]	; (801067c <tcp_tmr+0x28>)
 801066a:	781b      	ldrb	r3, [r3, #0]
 801066c:	f003 0301 	and.w	r3, r3, #1
 8010670:	2b00      	cmp	r3, #0
 8010672:	d001      	beq.n	8010678 <tcp_tmr+0x24>
    /* Call tcp_slowtmr() every 500 ms, i.e., every other timer
       tcp_tmr() is called. */
    tcp_slowtmr();
 8010674:	f000 fd04 	bl	8011080 <tcp_slowtmr>
  }
}
 8010678:	bf00      	nop
 801067a:	bd80      	pop	{r7, pc}
 801067c:	20000891 	.word	0x20000891

08010680 <tcp_remove_listener>:
/** Called when a listen pcb is closed. Iterates one pcb list and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_remove_listener(struct tcp_pcb *list, struct tcp_pcb_listen *lpcb)
{
 8010680:	b580      	push	{r7, lr}
 8010682:	b084      	sub	sp, #16
 8010684:	af00      	add	r7, sp, #0
 8010686:	6078      	str	r0, [r7, #4]
 8010688:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;

  LWIP_ASSERT("tcp_remove_listener: invalid listener", lpcb != NULL);
 801068a:	683b      	ldr	r3, [r7, #0]
 801068c:	2b00      	cmp	r3, #0
 801068e:	d105      	bne.n	801069c <tcp_remove_listener+0x1c>
 8010690:	4b0d      	ldr	r3, [pc, #52]	; (80106c8 <tcp_remove_listener+0x48>)
 8010692:	22ff      	movs	r2, #255	; 0xff
 8010694:	490d      	ldr	r1, [pc, #52]	; (80106cc <tcp_remove_listener+0x4c>)
 8010696:	480e      	ldr	r0, [pc, #56]	; (80106d0 <tcp_remove_listener+0x50>)
 8010698:	f00a fb46 	bl	801ad28 <iprintf>

  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 801069c:	687b      	ldr	r3, [r7, #4]
 801069e:	60fb      	str	r3, [r7, #12]
 80106a0:	e00a      	b.n	80106b8 <tcp_remove_listener+0x38>
    if (pcb->listener == lpcb) {
 80106a2:	68fb      	ldr	r3, [r7, #12]
 80106a4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80106a6:	683a      	ldr	r2, [r7, #0]
 80106a8:	429a      	cmp	r2, r3
 80106aa:	d102      	bne.n	80106b2 <tcp_remove_listener+0x32>
      pcb->listener = NULL;
 80106ac:	68fb      	ldr	r3, [r7, #12]
 80106ae:	2200      	movs	r2, #0
 80106b0:	67da      	str	r2, [r3, #124]	; 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 80106b2:	68fb      	ldr	r3, [r7, #12]
 80106b4:	68db      	ldr	r3, [r3, #12]
 80106b6:	60fb      	str	r3, [r7, #12]
 80106b8:	68fb      	ldr	r3, [r7, #12]
 80106ba:	2b00      	cmp	r3, #0
 80106bc:	d1f1      	bne.n	80106a2 <tcp_remove_listener+0x22>
    }
  }
}
 80106be:	bf00      	nop
 80106c0:	3710      	adds	r7, #16
 80106c2:	46bd      	mov	sp, r7
 80106c4:	bd80      	pop	{r7, pc}
 80106c6:	bf00      	nop
 80106c8:	08020cbc 	.word	0x08020cbc
 80106cc:	08020d44 	.word	0x08020d44
 80106d0:	08020d00 	.word	0x08020d00

080106d4 <tcp_listen_closed>:
/** Called when a listen pcb is closed. Iterates all pcb lists and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_listen_closed(struct tcp_pcb *pcb)
{
 80106d4:	b580      	push	{r7, lr}
 80106d6:	b084      	sub	sp, #16
 80106d8:	af00      	add	r7, sp, #0
 80106da:	6078      	str	r0, [r7, #4]
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
  size_t i;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 80106dc:	687b      	ldr	r3, [r7, #4]
 80106de:	2b00      	cmp	r3, #0
 80106e0:	d106      	bne.n	80106f0 <tcp_listen_closed+0x1c>
 80106e2:	4b14      	ldr	r3, [pc, #80]	; (8010734 <tcp_listen_closed+0x60>)
 80106e4:	f240 1211 	movw	r2, #273	; 0x111
 80106e8:	4913      	ldr	r1, [pc, #76]	; (8010738 <tcp_listen_closed+0x64>)
 80106ea:	4814      	ldr	r0, [pc, #80]	; (801073c <tcp_listen_closed+0x68>)
 80106ec:	f00a fb1c 	bl	801ad28 <iprintf>
  LWIP_ASSERT("pcb->state == LISTEN", pcb->state == LISTEN);
 80106f0:	687b      	ldr	r3, [r7, #4]
 80106f2:	7d1b      	ldrb	r3, [r3, #20]
 80106f4:	2b01      	cmp	r3, #1
 80106f6:	d006      	beq.n	8010706 <tcp_listen_closed+0x32>
 80106f8:	4b0e      	ldr	r3, [pc, #56]	; (8010734 <tcp_listen_closed+0x60>)
 80106fa:	f44f 7289 	mov.w	r2, #274	; 0x112
 80106fe:	4910      	ldr	r1, [pc, #64]	; (8010740 <tcp_listen_closed+0x6c>)
 8010700:	480e      	ldr	r0, [pc, #56]	; (801073c <tcp_listen_closed+0x68>)
 8010702:	f00a fb11 	bl	801ad28 <iprintf>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 8010706:	2301      	movs	r3, #1
 8010708:	60fb      	str	r3, [r7, #12]
 801070a:	e00b      	b.n	8010724 <tcp_listen_closed+0x50>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 801070c:	4a0d      	ldr	r2, [pc, #52]	; (8010744 <tcp_listen_closed+0x70>)
 801070e:	68fb      	ldr	r3, [r7, #12]
 8010710:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8010714:	681b      	ldr	r3, [r3, #0]
 8010716:	6879      	ldr	r1, [r7, #4]
 8010718:	4618      	mov	r0, r3
 801071a:	f7ff ffb1 	bl	8010680 <tcp_remove_listener>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 801071e:	68fb      	ldr	r3, [r7, #12]
 8010720:	3301      	adds	r3, #1
 8010722:	60fb      	str	r3, [r7, #12]
 8010724:	68fb      	ldr	r3, [r7, #12]
 8010726:	2b03      	cmp	r3, #3
 8010728:	d9f0      	bls.n	801070c <tcp_listen_closed+0x38>
  }
#endif
  LWIP_UNUSED_ARG(pcb);
}
 801072a:	bf00      	nop
 801072c:	3710      	adds	r7, #16
 801072e:	46bd      	mov	sp, r7
 8010730:	bd80      	pop	{r7, pc}
 8010732:	bf00      	nop
 8010734:	08020cbc 	.word	0x08020cbc
 8010738:	08020d6c 	.word	0x08020d6c
 801073c:	08020d00 	.word	0x08020d00
 8010740:	08020d78 	.word	0x08020d78
 8010744:	080244d4 	.word	0x080244d4

08010748 <tcp_close_shutdown>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
static err_t
tcp_close_shutdown(struct tcp_pcb *pcb, u8_t rst_on_unacked_data)
{
 8010748:	b5b0      	push	{r4, r5, r7, lr}
 801074a:	b088      	sub	sp, #32
 801074c:	af04      	add	r7, sp, #16
 801074e:	6078      	str	r0, [r7, #4]
 8010750:	460b      	mov	r3, r1
 8010752:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 8010754:	687b      	ldr	r3, [r7, #4]
 8010756:	2b00      	cmp	r3, #0
 8010758:	d106      	bne.n	8010768 <tcp_close_shutdown+0x20>
 801075a:	4b61      	ldr	r3, [pc, #388]	; (80108e0 <tcp_close_shutdown+0x198>)
 801075c:	f44f 72af 	mov.w	r2, #350	; 0x15e
 8010760:	4960      	ldr	r1, [pc, #384]	; (80108e4 <tcp_close_shutdown+0x19c>)
 8010762:	4861      	ldr	r0, [pc, #388]	; (80108e8 <tcp_close_shutdown+0x1a0>)
 8010764:	f00a fae0 	bl	801ad28 <iprintf>

  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 8010768:	78fb      	ldrb	r3, [r7, #3]
 801076a:	2b00      	cmp	r3, #0
 801076c:	d066      	beq.n	801083c <tcp_close_shutdown+0xf4>
 801076e:	687b      	ldr	r3, [r7, #4]
 8010770:	7d1b      	ldrb	r3, [r3, #20]
 8010772:	2b04      	cmp	r3, #4
 8010774:	d003      	beq.n	801077e <tcp_close_shutdown+0x36>
 8010776:	687b      	ldr	r3, [r7, #4]
 8010778:	7d1b      	ldrb	r3, [r3, #20]
 801077a:	2b07      	cmp	r3, #7
 801077c:	d15e      	bne.n	801083c <tcp_close_shutdown+0xf4>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 801077e:	687b      	ldr	r3, [r7, #4]
 8010780:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8010782:	2b00      	cmp	r3, #0
 8010784:	d104      	bne.n	8010790 <tcp_close_shutdown+0x48>
 8010786:	687b      	ldr	r3, [r7, #4]
 8010788:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801078a:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 801078e:	d055      	beq.n	801083c <tcp_close_shutdown+0xf4>
      /* Not all data received by application, send RST to tell the remote
         side about this. */
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 8010790:	687b      	ldr	r3, [r7, #4]
 8010792:	8b5b      	ldrh	r3, [r3, #26]
 8010794:	f003 0310 	and.w	r3, r3, #16
 8010798:	2b00      	cmp	r3, #0
 801079a:	d106      	bne.n	80107aa <tcp_close_shutdown+0x62>
 801079c:	4b50      	ldr	r3, [pc, #320]	; (80108e0 <tcp_close_shutdown+0x198>)
 801079e:	f44f 72b2 	mov.w	r2, #356	; 0x164
 80107a2:	4952      	ldr	r1, [pc, #328]	; (80108ec <tcp_close_shutdown+0x1a4>)
 80107a4:	4850      	ldr	r0, [pc, #320]	; (80108e8 <tcp_close_shutdown+0x1a0>)
 80107a6:	f00a fabf 	bl	801ad28 <iprintf>

      /* don't call tcp_abort here: we must not deallocate the pcb since
         that might not be expected when calling tcp_close */
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 80107aa:	687b      	ldr	r3, [r7, #4]
 80107ac:	6d18      	ldr	r0, [r3, #80]	; 0x50
 80107ae:	687b      	ldr	r3, [r7, #4]
 80107b0:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 80107b2:	687d      	ldr	r5, [r7, #4]
 80107b4:	687b      	ldr	r3, [r7, #4]
 80107b6:	3304      	adds	r3, #4
 80107b8:	687a      	ldr	r2, [r7, #4]
 80107ba:	8ad2      	ldrh	r2, [r2, #22]
 80107bc:	6879      	ldr	r1, [r7, #4]
 80107be:	8b09      	ldrh	r1, [r1, #24]
 80107c0:	9102      	str	r1, [sp, #8]
 80107c2:	9201      	str	r2, [sp, #4]
 80107c4:	9300      	str	r3, [sp, #0]
 80107c6:	462b      	mov	r3, r5
 80107c8:	4622      	mov	r2, r4
 80107ca:	4601      	mov	r1, r0
 80107cc:	6878      	ldr	r0, [r7, #4]
 80107ce:	f005 fd71 	bl	80162b4 <tcp_rst>
              pcb->local_port, pcb->remote_port);

      tcp_pcb_purge(pcb);
 80107d2:	6878      	ldr	r0, [r7, #4]
 80107d4:	f001 fb40 	bl	8011e58 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 80107d8:	4b45      	ldr	r3, [pc, #276]	; (80108f0 <tcp_close_shutdown+0x1a8>)
 80107da:	681b      	ldr	r3, [r3, #0]
 80107dc:	687a      	ldr	r2, [r7, #4]
 80107de:	429a      	cmp	r2, r3
 80107e0:	d105      	bne.n	80107ee <tcp_close_shutdown+0xa6>
 80107e2:	4b43      	ldr	r3, [pc, #268]	; (80108f0 <tcp_close_shutdown+0x1a8>)
 80107e4:	681b      	ldr	r3, [r3, #0]
 80107e6:	68db      	ldr	r3, [r3, #12]
 80107e8:	4a41      	ldr	r2, [pc, #260]	; (80108f0 <tcp_close_shutdown+0x1a8>)
 80107ea:	6013      	str	r3, [r2, #0]
 80107ec:	e013      	b.n	8010816 <tcp_close_shutdown+0xce>
 80107ee:	4b40      	ldr	r3, [pc, #256]	; (80108f0 <tcp_close_shutdown+0x1a8>)
 80107f0:	681b      	ldr	r3, [r3, #0]
 80107f2:	60fb      	str	r3, [r7, #12]
 80107f4:	e00c      	b.n	8010810 <tcp_close_shutdown+0xc8>
 80107f6:	68fb      	ldr	r3, [r7, #12]
 80107f8:	68db      	ldr	r3, [r3, #12]
 80107fa:	687a      	ldr	r2, [r7, #4]
 80107fc:	429a      	cmp	r2, r3
 80107fe:	d104      	bne.n	801080a <tcp_close_shutdown+0xc2>
 8010800:	687b      	ldr	r3, [r7, #4]
 8010802:	68da      	ldr	r2, [r3, #12]
 8010804:	68fb      	ldr	r3, [r7, #12]
 8010806:	60da      	str	r2, [r3, #12]
 8010808:	e005      	b.n	8010816 <tcp_close_shutdown+0xce>
 801080a:	68fb      	ldr	r3, [r7, #12]
 801080c:	68db      	ldr	r3, [r3, #12]
 801080e:	60fb      	str	r3, [r7, #12]
 8010810:	68fb      	ldr	r3, [r7, #12]
 8010812:	2b00      	cmp	r3, #0
 8010814:	d1ef      	bne.n	80107f6 <tcp_close_shutdown+0xae>
 8010816:	687b      	ldr	r3, [r7, #4]
 8010818:	2200      	movs	r2, #0
 801081a:	60da      	str	r2, [r3, #12]
 801081c:	4b35      	ldr	r3, [pc, #212]	; (80108f4 <tcp_close_shutdown+0x1ac>)
 801081e:	2201      	movs	r2, #1
 8010820:	701a      	strb	r2, [r3, #0]
      /* Deallocate the pcb since we already sent a RST for it */
      if (tcp_input_pcb == pcb) {
 8010822:	4b35      	ldr	r3, [pc, #212]	; (80108f8 <tcp_close_shutdown+0x1b0>)
 8010824:	681b      	ldr	r3, [r3, #0]
 8010826:	687a      	ldr	r2, [r7, #4]
 8010828:	429a      	cmp	r2, r3
 801082a:	d102      	bne.n	8010832 <tcp_close_shutdown+0xea>
        /* prevent using a deallocated pcb: free it from tcp_input later */
        tcp_trigger_input_pcb_close();
 801082c:	f003 ffd2 	bl	80147d4 <tcp_trigger_input_pcb_close>
 8010830:	e002      	b.n	8010838 <tcp_close_shutdown+0xf0>
      } else {
        tcp_free(pcb);
 8010832:	6878      	ldr	r0, [r7, #4]
 8010834:	f7ff fed6 	bl	80105e4 <tcp_free>
      }
      return ERR_OK;
 8010838:	2300      	movs	r3, #0
 801083a:	e04d      	b.n	80108d8 <tcp_close_shutdown+0x190>
    }
  }

  /* - states which free the pcb are handled here,
     - states which send FIN and change state are handled in tcp_close_shutdown_fin() */
  switch (pcb->state) {
 801083c:	687b      	ldr	r3, [r7, #4]
 801083e:	7d1b      	ldrb	r3, [r3, #20]
 8010840:	2b01      	cmp	r3, #1
 8010842:	d02d      	beq.n	80108a0 <tcp_close_shutdown+0x158>
 8010844:	2b02      	cmp	r3, #2
 8010846:	d036      	beq.n	80108b6 <tcp_close_shutdown+0x16e>
 8010848:	2b00      	cmp	r3, #0
 801084a:	d13f      	bne.n	80108cc <tcp_close_shutdown+0x184>
       * and the user needs some way to free it should the need arise.
       * Calling tcp_close() with a pcb that has already been closed, (i.e. twice)
       * or for a pcb that has been used and then entered the CLOSED state
       * is erroneous, but this should never happen as the pcb has in those cases
       * been freed, and so any remaining handles are bogus. */
      if (pcb->local_port != 0) {
 801084c:	687b      	ldr	r3, [r7, #4]
 801084e:	8adb      	ldrh	r3, [r3, #22]
 8010850:	2b00      	cmp	r3, #0
 8010852:	d021      	beq.n	8010898 <tcp_close_shutdown+0x150>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8010854:	4b29      	ldr	r3, [pc, #164]	; (80108fc <tcp_close_shutdown+0x1b4>)
 8010856:	681b      	ldr	r3, [r3, #0]
 8010858:	687a      	ldr	r2, [r7, #4]
 801085a:	429a      	cmp	r2, r3
 801085c:	d105      	bne.n	801086a <tcp_close_shutdown+0x122>
 801085e:	4b27      	ldr	r3, [pc, #156]	; (80108fc <tcp_close_shutdown+0x1b4>)
 8010860:	681b      	ldr	r3, [r3, #0]
 8010862:	68db      	ldr	r3, [r3, #12]
 8010864:	4a25      	ldr	r2, [pc, #148]	; (80108fc <tcp_close_shutdown+0x1b4>)
 8010866:	6013      	str	r3, [r2, #0]
 8010868:	e013      	b.n	8010892 <tcp_close_shutdown+0x14a>
 801086a:	4b24      	ldr	r3, [pc, #144]	; (80108fc <tcp_close_shutdown+0x1b4>)
 801086c:	681b      	ldr	r3, [r3, #0]
 801086e:	60bb      	str	r3, [r7, #8]
 8010870:	e00c      	b.n	801088c <tcp_close_shutdown+0x144>
 8010872:	68bb      	ldr	r3, [r7, #8]
 8010874:	68db      	ldr	r3, [r3, #12]
 8010876:	687a      	ldr	r2, [r7, #4]
 8010878:	429a      	cmp	r2, r3
 801087a:	d104      	bne.n	8010886 <tcp_close_shutdown+0x13e>
 801087c:	687b      	ldr	r3, [r7, #4]
 801087e:	68da      	ldr	r2, [r3, #12]
 8010880:	68bb      	ldr	r3, [r7, #8]
 8010882:	60da      	str	r2, [r3, #12]
 8010884:	e005      	b.n	8010892 <tcp_close_shutdown+0x14a>
 8010886:	68bb      	ldr	r3, [r7, #8]
 8010888:	68db      	ldr	r3, [r3, #12]
 801088a:	60bb      	str	r3, [r7, #8]
 801088c:	68bb      	ldr	r3, [r7, #8]
 801088e:	2b00      	cmp	r3, #0
 8010890:	d1ef      	bne.n	8010872 <tcp_close_shutdown+0x12a>
 8010892:	687b      	ldr	r3, [r7, #4]
 8010894:	2200      	movs	r2, #0
 8010896:	60da      	str	r2, [r3, #12]
      }
      tcp_free(pcb);
 8010898:	6878      	ldr	r0, [r7, #4]
 801089a:	f7ff fea3 	bl	80105e4 <tcp_free>
      break;
 801089e:	e01a      	b.n	80108d6 <tcp_close_shutdown+0x18e>
    case LISTEN:
      tcp_listen_closed(pcb);
 80108a0:	6878      	ldr	r0, [r7, #4]
 80108a2:	f7ff ff17 	bl	80106d4 <tcp_listen_closed>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 80108a6:	6879      	ldr	r1, [r7, #4]
 80108a8:	4815      	ldr	r0, [pc, #84]	; (8010900 <tcp_close_shutdown+0x1b8>)
 80108aa:	f001 fb25 	bl	8011ef8 <tcp_pcb_remove>
      tcp_free_listen(pcb);
 80108ae:	6878      	ldr	r0, [r7, #4]
 80108b0:	f7ff feb4 	bl	801061c <tcp_free_listen>
      break;
 80108b4:	e00f      	b.n	80108d6 <tcp_close_shutdown+0x18e>
    case SYN_SENT:
      TCP_PCB_REMOVE_ACTIVE(pcb);
 80108b6:	6879      	ldr	r1, [r7, #4]
 80108b8:	480d      	ldr	r0, [pc, #52]	; (80108f0 <tcp_close_shutdown+0x1a8>)
 80108ba:	f001 fb1d 	bl	8011ef8 <tcp_pcb_remove>
 80108be:	4b0d      	ldr	r3, [pc, #52]	; (80108f4 <tcp_close_shutdown+0x1ac>)
 80108c0:	2201      	movs	r2, #1
 80108c2:	701a      	strb	r2, [r3, #0]
      tcp_free(pcb);
 80108c4:	6878      	ldr	r0, [r7, #4]
 80108c6:	f7ff fe8d 	bl	80105e4 <tcp_free>
      MIB2_STATS_INC(mib2.tcpattemptfails);
      break;
 80108ca:	e004      	b.n	80108d6 <tcp_close_shutdown+0x18e>
    default:
      return tcp_close_shutdown_fin(pcb);
 80108cc:	6878      	ldr	r0, [r7, #4]
 80108ce:	f000 f819 	bl	8010904 <tcp_close_shutdown_fin>
 80108d2:	4603      	mov	r3, r0
 80108d4:	e000      	b.n	80108d8 <tcp_close_shutdown+0x190>
  }
  return ERR_OK;
 80108d6:	2300      	movs	r3, #0
}
 80108d8:	4618      	mov	r0, r3
 80108da:	3710      	adds	r7, #16
 80108dc:	46bd      	mov	sp, r7
 80108de:	bdb0      	pop	{r4, r5, r7, pc}
 80108e0:	08020cbc 	.word	0x08020cbc
 80108e4:	08020d90 	.word	0x08020d90
 80108e8:	08020d00 	.word	0x08020d00
 80108ec:	08020db0 	.word	0x08020db0
 80108f0:	20007ca0 	.word	0x20007ca0
 80108f4:	20007c9c 	.word	0x20007c9c
 80108f8:	20007cb4 	.word	0x20007cb4
 80108fc:	20007cac 	.word	0x20007cac
 8010900:	20007ca8 	.word	0x20007ca8

08010904 <tcp_close_shutdown_fin>:

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 8010904:	b580      	push	{r7, lr}
 8010906:	b084      	sub	sp, #16
 8010908:	af00      	add	r7, sp, #0
 801090a:	6078      	str	r0, [r7, #4]
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 801090c:	687b      	ldr	r3, [r7, #4]
 801090e:	2b00      	cmp	r3, #0
 8010910:	d106      	bne.n	8010920 <tcp_close_shutdown_fin+0x1c>
 8010912:	4b2c      	ldr	r3, [pc, #176]	; (80109c4 <tcp_close_shutdown_fin+0xc0>)
 8010914:	f44f 72ce 	mov.w	r2, #412	; 0x19c
 8010918:	492b      	ldr	r1, [pc, #172]	; (80109c8 <tcp_close_shutdown_fin+0xc4>)
 801091a:	482c      	ldr	r0, [pc, #176]	; (80109cc <tcp_close_shutdown_fin+0xc8>)
 801091c:	f00a fa04 	bl	801ad28 <iprintf>

  switch (pcb->state) {
 8010920:	687b      	ldr	r3, [r7, #4]
 8010922:	7d1b      	ldrb	r3, [r3, #20]
 8010924:	2b04      	cmp	r3, #4
 8010926:	d010      	beq.n	801094a <tcp_close_shutdown_fin+0x46>
 8010928:	2b07      	cmp	r3, #7
 801092a:	d01b      	beq.n	8010964 <tcp_close_shutdown_fin+0x60>
 801092c:	2b03      	cmp	r3, #3
 801092e:	d126      	bne.n	801097e <tcp_close_shutdown_fin+0x7a>
    case SYN_RCVD:
      err = tcp_send_fin(pcb);
 8010930:	6878      	ldr	r0, [r7, #4]
 8010932:	f004 fdbb 	bl	80154ac <tcp_send_fin>
 8010936:	4603      	mov	r3, r0
 8010938:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 801093a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801093e:	2b00      	cmp	r3, #0
 8010940:	d11f      	bne.n	8010982 <tcp_close_shutdown_fin+0x7e>
        tcp_backlog_accepted(pcb);
        MIB2_STATS_INC(mib2.tcpattemptfails);
        pcb->state = FIN_WAIT_1;
 8010942:	687b      	ldr	r3, [r7, #4]
 8010944:	2205      	movs	r2, #5
 8010946:	751a      	strb	r2, [r3, #20]
      }
      break;
 8010948:	e01b      	b.n	8010982 <tcp_close_shutdown_fin+0x7e>
    case ESTABLISHED:
      err = tcp_send_fin(pcb);
 801094a:	6878      	ldr	r0, [r7, #4]
 801094c:	f004 fdae 	bl	80154ac <tcp_send_fin>
 8010950:	4603      	mov	r3, r0
 8010952:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8010954:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010958:	2b00      	cmp	r3, #0
 801095a:	d114      	bne.n	8010986 <tcp_close_shutdown_fin+0x82>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = FIN_WAIT_1;
 801095c:	687b      	ldr	r3, [r7, #4]
 801095e:	2205      	movs	r2, #5
 8010960:	751a      	strb	r2, [r3, #20]
      }
      break;
 8010962:	e010      	b.n	8010986 <tcp_close_shutdown_fin+0x82>
    case CLOSE_WAIT:
      err = tcp_send_fin(pcb);
 8010964:	6878      	ldr	r0, [r7, #4]
 8010966:	f004 fda1 	bl	80154ac <tcp_send_fin>
 801096a:	4603      	mov	r3, r0
 801096c:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 801096e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010972:	2b00      	cmp	r3, #0
 8010974:	d109      	bne.n	801098a <tcp_close_shutdown_fin+0x86>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = LAST_ACK;
 8010976:	687b      	ldr	r3, [r7, #4]
 8010978:	2209      	movs	r2, #9
 801097a:	751a      	strb	r2, [r3, #20]
      }
      break;
 801097c:	e005      	b.n	801098a <tcp_close_shutdown_fin+0x86>
    default:
      /* Has already been closed, do nothing. */
      return ERR_OK;
 801097e:	2300      	movs	r3, #0
 8010980:	e01c      	b.n	80109bc <tcp_close_shutdown_fin+0xb8>
      break;
 8010982:	bf00      	nop
 8010984:	e002      	b.n	801098c <tcp_close_shutdown_fin+0x88>
      break;
 8010986:	bf00      	nop
 8010988:	e000      	b.n	801098c <tcp_close_shutdown_fin+0x88>
      break;
 801098a:	bf00      	nop
  }

  if (err == ERR_OK) {
 801098c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010990:	2b00      	cmp	r3, #0
 8010992:	d103      	bne.n	801099c <tcp_close_shutdown_fin+0x98>
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 8010994:	6878      	ldr	r0, [r7, #4]
 8010996:	f004 fec7 	bl	8015728 <tcp_output>
 801099a:	e00d      	b.n	80109b8 <tcp_close_shutdown_fin+0xb4>
  } else if (err == ERR_MEM) {
 801099c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80109a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80109a4:	d108      	bne.n	80109b8 <tcp_close_shutdown_fin+0xb4>
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    tcp_set_flags(pcb, TF_CLOSEPEND);
 80109a6:	687b      	ldr	r3, [r7, #4]
 80109a8:	8b5b      	ldrh	r3, [r3, #26]
 80109aa:	f043 0308 	orr.w	r3, r3, #8
 80109ae:	b29a      	uxth	r2, r3
 80109b0:	687b      	ldr	r3, [r7, #4]
 80109b2:	835a      	strh	r2, [r3, #26]
    /* We have to return ERR_OK from here to indicate to the callers that this
       pcb should not be used any more as it will be freed soon via tcp_tmr.
       This is OK here since sending FIN does not guarantee a time frime for
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
 80109b4:	2300      	movs	r3, #0
 80109b6:	e001      	b.n	80109bc <tcp_close_shutdown_fin+0xb8>
  }
  return err;
 80109b8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80109bc:	4618      	mov	r0, r3
 80109be:	3710      	adds	r7, #16
 80109c0:	46bd      	mov	sp, r7
 80109c2:	bd80      	pop	{r7, pc}
 80109c4:	08020cbc 	.word	0x08020cbc
 80109c8:	08020d6c 	.word	0x08020d6c
 80109cc:	08020d00 	.word	0x08020d00

080109d0 <tcp_close>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
err_t
tcp_close(struct tcp_pcb *pcb)
{
 80109d0:	b580      	push	{r7, lr}
 80109d2:	b082      	sub	sp, #8
 80109d4:	af00      	add	r7, sp, #0
 80109d6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 80109d8:	687b      	ldr	r3, [r7, #4]
 80109da:	2b00      	cmp	r3, #0
 80109dc:	d109      	bne.n	80109f2 <tcp_close+0x22>
 80109de:	4b0f      	ldr	r3, [pc, #60]	; (8010a1c <tcp_close+0x4c>)
 80109e0:	f44f 72f4 	mov.w	r2, #488	; 0x1e8
 80109e4:	490e      	ldr	r1, [pc, #56]	; (8010a20 <tcp_close+0x50>)
 80109e6:	480f      	ldr	r0, [pc, #60]	; (8010a24 <tcp_close+0x54>)
 80109e8:	f00a f99e 	bl	801ad28 <iprintf>
 80109ec:	f06f 030f 	mvn.w	r3, #15
 80109f0:	e00f      	b.n	8010a12 <tcp_close+0x42>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_close: closing in "));

  tcp_debug_print_state(pcb->state);

  if (pcb->state != LISTEN) {
 80109f2:	687b      	ldr	r3, [r7, #4]
 80109f4:	7d1b      	ldrb	r3, [r3, #20]
 80109f6:	2b01      	cmp	r3, #1
 80109f8:	d006      	beq.n	8010a08 <tcp_close+0x38>
    /* Set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 80109fa:	687b      	ldr	r3, [r7, #4]
 80109fc:	8b5b      	ldrh	r3, [r3, #26]
 80109fe:	f043 0310 	orr.w	r3, r3, #16
 8010a02:	b29a      	uxth	r2, r3
 8010a04:	687b      	ldr	r3, [r7, #4]
 8010a06:	835a      	strh	r2, [r3, #26]
  }
  /* ... and close */
  return tcp_close_shutdown(pcb, 1);
 8010a08:	2101      	movs	r1, #1
 8010a0a:	6878      	ldr	r0, [r7, #4]
 8010a0c:	f7ff fe9c 	bl	8010748 <tcp_close_shutdown>
 8010a10:	4603      	mov	r3, r0
}
 8010a12:	4618      	mov	r0, r3
 8010a14:	3708      	adds	r7, #8
 8010a16:	46bd      	mov	sp, r7
 8010a18:	bd80      	pop	{r7, pc}
 8010a1a:	bf00      	nop
 8010a1c:	08020cbc 	.word	0x08020cbc
 8010a20:	08020dcc 	.word	0x08020dcc
 8010a24:	08020d00 	.word	0x08020d00

08010a28 <tcp_shutdown>:
 * @return ERR_OK if shutdown succeeded (or the PCB has already been shut down)
 *         another err_t on error.
 */
err_t
tcp_shutdown(struct tcp_pcb *pcb, int shut_rx, int shut_tx)
{
 8010a28:	b580      	push	{r7, lr}
 8010a2a:	b084      	sub	sp, #16
 8010a2c:	af00      	add	r7, sp, #0
 8010a2e:	60f8      	str	r0, [r7, #12]
 8010a30:	60b9      	str	r1, [r7, #8]
 8010a32:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_shutdown: invalid pcb", pcb != NULL, return ERR_ARG);
 8010a34:	68fb      	ldr	r3, [r7, #12]
 8010a36:	2b00      	cmp	r3, #0
 8010a38:	d109      	bne.n	8010a4e <tcp_shutdown+0x26>
 8010a3a:	4b25      	ldr	r3, [pc, #148]	; (8010ad0 <tcp_shutdown+0xa8>)
 8010a3c:	f240 2207 	movw	r2, #519	; 0x207
 8010a40:	4924      	ldr	r1, [pc, #144]	; (8010ad4 <tcp_shutdown+0xac>)
 8010a42:	4825      	ldr	r0, [pc, #148]	; (8010ad8 <tcp_shutdown+0xb0>)
 8010a44:	f00a f970 	bl	801ad28 <iprintf>
 8010a48:	f06f 030f 	mvn.w	r3, #15
 8010a4c:	e03c      	b.n	8010ac8 <tcp_shutdown+0xa0>

  if (pcb->state == LISTEN) {
 8010a4e:	68fb      	ldr	r3, [r7, #12]
 8010a50:	7d1b      	ldrb	r3, [r3, #20]
 8010a52:	2b01      	cmp	r3, #1
 8010a54:	d102      	bne.n	8010a5c <tcp_shutdown+0x34>
    return ERR_CONN;
 8010a56:	f06f 030a 	mvn.w	r3, #10
 8010a5a:	e035      	b.n	8010ac8 <tcp_shutdown+0xa0>
  }
  if (shut_rx) {
 8010a5c:	68bb      	ldr	r3, [r7, #8]
 8010a5e:	2b00      	cmp	r3, #0
 8010a60:	d01b      	beq.n	8010a9a <tcp_shutdown+0x72>
    /* shut down the receive side: set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 8010a62:	68fb      	ldr	r3, [r7, #12]
 8010a64:	8b5b      	ldrh	r3, [r3, #26]
 8010a66:	f043 0310 	orr.w	r3, r3, #16
 8010a6a:	b29a      	uxth	r2, r3
 8010a6c:	68fb      	ldr	r3, [r7, #12]
 8010a6e:	835a      	strh	r2, [r3, #26]
    if (shut_tx) {
 8010a70:	687b      	ldr	r3, [r7, #4]
 8010a72:	2b00      	cmp	r3, #0
 8010a74:	d005      	beq.n	8010a82 <tcp_shutdown+0x5a>
      /* shutting down the tx AND rx side is the same as closing for the raw API */
      return tcp_close_shutdown(pcb, 1);
 8010a76:	2101      	movs	r1, #1
 8010a78:	68f8      	ldr	r0, [r7, #12]
 8010a7a:	f7ff fe65 	bl	8010748 <tcp_close_shutdown>
 8010a7e:	4603      	mov	r3, r0
 8010a80:	e022      	b.n	8010ac8 <tcp_shutdown+0xa0>
    }
    /* ... and free buffered data */
    if (pcb->refused_data != NULL) {
 8010a82:	68fb      	ldr	r3, [r7, #12]
 8010a84:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8010a86:	2b00      	cmp	r3, #0
 8010a88:	d007      	beq.n	8010a9a <tcp_shutdown+0x72>
      pbuf_free(pcb->refused_data);
 8010a8a:	68fb      	ldr	r3, [r7, #12]
 8010a8c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8010a8e:	4618      	mov	r0, r3
 8010a90:	f7ff faec 	bl	801006c <pbuf_free>
      pcb->refused_data = NULL;
 8010a94:	68fb      	ldr	r3, [r7, #12]
 8010a96:	2200      	movs	r2, #0
 8010a98:	679a      	str	r2, [r3, #120]	; 0x78
    }
  }
  if (shut_tx) {
 8010a9a:	687b      	ldr	r3, [r7, #4]
 8010a9c:	2b00      	cmp	r3, #0
 8010a9e:	d012      	beq.n	8010ac6 <tcp_shutdown+0x9e>
    /* This can't happen twice since if it succeeds, the pcb's state is changed.
       Only close in these states as the others directly deallocate the PCB */
    switch (pcb->state) {
 8010aa0:	68fb      	ldr	r3, [r7, #12]
 8010aa2:	7d1b      	ldrb	r3, [r3, #20]
 8010aa4:	2b03      	cmp	r3, #3
 8010aa6:	db0b      	blt.n	8010ac0 <tcp_shutdown+0x98>
 8010aa8:	2b04      	cmp	r3, #4
 8010aaa:	dd01      	ble.n	8010ab0 <tcp_shutdown+0x88>
 8010aac:	2b07      	cmp	r3, #7
 8010aae:	d107      	bne.n	8010ac0 <tcp_shutdown+0x98>
      case SYN_RCVD:
      case ESTABLISHED:
      case CLOSE_WAIT:
        return tcp_close_shutdown(pcb, (u8_t)shut_rx);
 8010ab0:	68bb      	ldr	r3, [r7, #8]
 8010ab2:	b2db      	uxtb	r3, r3
 8010ab4:	4619      	mov	r1, r3
 8010ab6:	68f8      	ldr	r0, [r7, #12]
 8010ab8:	f7ff fe46 	bl	8010748 <tcp_close_shutdown>
 8010abc:	4603      	mov	r3, r0
 8010abe:	e003      	b.n	8010ac8 <tcp_shutdown+0xa0>
      default:
        /* Not (yet?) connected, cannot shutdown the TX side as that would bring us
          into CLOSED state, where the PCB is deallocated. */
        return ERR_CONN;
 8010ac0:	f06f 030a 	mvn.w	r3, #10
 8010ac4:	e000      	b.n	8010ac8 <tcp_shutdown+0xa0>
    }
  }
  return ERR_OK;
 8010ac6:	2300      	movs	r3, #0
}
 8010ac8:	4618      	mov	r0, r3
 8010aca:	3710      	adds	r7, #16
 8010acc:	46bd      	mov	sp, r7
 8010ace:	bd80      	pop	{r7, pc}
 8010ad0:	08020cbc 	.word	0x08020cbc
 8010ad4:	08020de4 	.word	0x08020de4
 8010ad8:	08020d00 	.word	0x08020d00

08010adc <tcp_abandon>:
 * @param pcb the tcp_pcb to abort
 * @param reset boolean to indicate whether a reset should be sent
 */
void
tcp_abandon(struct tcp_pcb *pcb, int reset)
{
 8010adc:	b580      	push	{r7, lr}
 8010ade:	b08e      	sub	sp, #56	; 0x38
 8010ae0:	af04      	add	r7, sp, #16
 8010ae2:	6078      	str	r0, [r7, #4]
 8010ae4:	6039      	str	r1, [r7, #0]
#endif /* LWIP_CALLBACK_API */
  void *errf_arg;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 8010ae6:	687b      	ldr	r3, [r7, #4]
 8010ae8:	2b00      	cmp	r3, #0
 8010aea:	d107      	bne.n	8010afc <tcp_abandon+0x20>
 8010aec:	4b52      	ldr	r3, [pc, #328]	; (8010c38 <tcp_abandon+0x15c>)
 8010aee:	f240 223d 	movw	r2, #573	; 0x23d
 8010af2:	4952      	ldr	r1, [pc, #328]	; (8010c3c <tcp_abandon+0x160>)
 8010af4:	4852      	ldr	r0, [pc, #328]	; (8010c40 <tcp_abandon+0x164>)
 8010af6:	f00a f917 	bl	801ad28 <iprintf>
 8010afa:	e099      	b.n	8010c30 <tcp_abandon+0x154>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 8010afc:	687b      	ldr	r3, [r7, #4]
 8010afe:	7d1b      	ldrb	r3, [r3, #20]
 8010b00:	2b01      	cmp	r3, #1
 8010b02:	d106      	bne.n	8010b12 <tcp_abandon+0x36>
 8010b04:	4b4c      	ldr	r3, [pc, #304]	; (8010c38 <tcp_abandon+0x15c>)
 8010b06:	f240 2241 	movw	r2, #577	; 0x241
 8010b0a:	494e      	ldr	r1, [pc, #312]	; (8010c44 <tcp_abandon+0x168>)
 8010b0c:	484c      	ldr	r0, [pc, #304]	; (8010c40 <tcp_abandon+0x164>)
 8010b0e:	f00a f90b 	bl	801ad28 <iprintf>
              pcb->state != LISTEN);
  /* Figure out on which TCP PCB list we are, and remove us. If we
     are in an active state, call the receive function associated with
     the PCB with a NULL argument, and send an RST to the remote end. */
  if (pcb->state == TIME_WAIT) {
 8010b12:	687b      	ldr	r3, [r7, #4]
 8010b14:	7d1b      	ldrb	r3, [r3, #20]
 8010b16:	2b0a      	cmp	r3, #10
 8010b18:	d107      	bne.n	8010b2a <tcp_abandon+0x4e>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 8010b1a:	6879      	ldr	r1, [r7, #4]
 8010b1c:	484a      	ldr	r0, [pc, #296]	; (8010c48 <tcp_abandon+0x16c>)
 8010b1e:	f001 f9eb 	bl	8011ef8 <tcp_pcb_remove>
    tcp_free(pcb);
 8010b22:	6878      	ldr	r0, [r7, #4]
 8010b24:	f7ff fd5e 	bl	80105e4 <tcp_free>
 8010b28:	e082      	b.n	8010c30 <tcp_abandon+0x154>
  } else {
    int send_rst = 0;
 8010b2a:	2300      	movs	r3, #0
 8010b2c:	627b      	str	r3, [r7, #36]	; 0x24
    u16_t local_port = 0;
 8010b2e:	2300      	movs	r3, #0
 8010b30:	847b      	strh	r3, [r7, #34]	; 0x22
    enum tcp_state last_state;
    seqno = pcb->snd_nxt;
 8010b32:	687b      	ldr	r3, [r7, #4]
 8010b34:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8010b36:	61bb      	str	r3, [r7, #24]
    ackno = pcb->rcv_nxt;
 8010b38:	687b      	ldr	r3, [r7, #4]
 8010b3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010b3c:	617b      	str	r3, [r7, #20]
#if LWIP_CALLBACK_API
    errf = pcb->errf;
 8010b3e:	687b      	ldr	r3, [r7, #4]
 8010b40:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8010b44:	613b      	str	r3, [r7, #16]
#endif /* LWIP_CALLBACK_API */
    errf_arg = pcb->callback_arg;
 8010b46:	687b      	ldr	r3, [r7, #4]
 8010b48:	691b      	ldr	r3, [r3, #16]
 8010b4a:	60fb      	str	r3, [r7, #12]
    if (pcb->state == CLOSED) {
 8010b4c:	687b      	ldr	r3, [r7, #4]
 8010b4e:	7d1b      	ldrb	r3, [r3, #20]
 8010b50:	2b00      	cmp	r3, #0
 8010b52:	d126      	bne.n	8010ba2 <tcp_abandon+0xc6>
      if (pcb->local_port != 0) {
 8010b54:	687b      	ldr	r3, [r7, #4]
 8010b56:	8adb      	ldrh	r3, [r3, #22]
 8010b58:	2b00      	cmp	r3, #0
 8010b5a:	d02e      	beq.n	8010bba <tcp_abandon+0xde>
        /* bound, not yet opened */
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8010b5c:	4b3b      	ldr	r3, [pc, #236]	; (8010c4c <tcp_abandon+0x170>)
 8010b5e:	681b      	ldr	r3, [r3, #0]
 8010b60:	687a      	ldr	r2, [r7, #4]
 8010b62:	429a      	cmp	r2, r3
 8010b64:	d105      	bne.n	8010b72 <tcp_abandon+0x96>
 8010b66:	4b39      	ldr	r3, [pc, #228]	; (8010c4c <tcp_abandon+0x170>)
 8010b68:	681b      	ldr	r3, [r3, #0]
 8010b6a:	68db      	ldr	r3, [r3, #12]
 8010b6c:	4a37      	ldr	r2, [pc, #220]	; (8010c4c <tcp_abandon+0x170>)
 8010b6e:	6013      	str	r3, [r2, #0]
 8010b70:	e013      	b.n	8010b9a <tcp_abandon+0xbe>
 8010b72:	4b36      	ldr	r3, [pc, #216]	; (8010c4c <tcp_abandon+0x170>)
 8010b74:	681b      	ldr	r3, [r3, #0]
 8010b76:	61fb      	str	r3, [r7, #28]
 8010b78:	e00c      	b.n	8010b94 <tcp_abandon+0xb8>
 8010b7a:	69fb      	ldr	r3, [r7, #28]
 8010b7c:	68db      	ldr	r3, [r3, #12]
 8010b7e:	687a      	ldr	r2, [r7, #4]
 8010b80:	429a      	cmp	r2, r3
 8010b82:	d104      	bne.n	8010b8e <tcp_abandon+0xb2>
 8010b84:	687b      	ldr	r3, [r7, #4]
 8010b86:	68da      	ldr	r2, [r3, #12]
 8010b88:	69fb      	ldr	r3, [r7, #28]
 8010b8a:	60da      	str	r2, [r3, #12]
 8010b8c:	e005      	b.n	8010b9a <tcp_abandon+0xbe>
 8010b8e:	69fb      	ldr	r3, [r7, #28]
 8010b90:	68db      	ldr	r3, [r3, #12]
 8010b92:	61fb      	str	r3, [r7, #28]
 8010b94:	69fb      	ldr	r3, [r7, #28]
 8010b96:	2b00      	cmp	r3, #0
 8010b98:	d1ef      	bne.n	8010b7a <tcp_abandon+0x9e>
 8010b9a:	687b      	ldr	r3, [r7, #4]
 8010b9c:	2200      	movs	r2, #0
 8010b9e:	60da      	str	r2, [r3, #12]
 8010ba0:	e00b      	b.n	8010bba <tcp_abandon+0xde>
      }
    } else {
      send_rst = reset;
 8010ba2:	683b      	ldr	r3, [r7, #0]
 8010ba4:	627b      	str	r3, [r7, #36]	; 0x24
      local_port = pcb->local_port;
 8010ba6:	687b      	ldr	r3, [r7, #4]
 8010ba8:	8adb      	ldrh	r3, [r3, #22]
 8010baa:	847b      	strh	r3, [r7, #34]	; 0x22
      TCP_PCB_REMOVE_ACTIVE(pcb);
 8010bac:	6879      	ldr	r1, [r7, #4]
 8010bae:	4828      	ldr	r0, [pc, #160]	; (8010c50 <tcp_abandon+0x174>)
 8010bb0:	f001 f9a2 	bl	8011ef8 <tcp_pcb_remove>
 8010bb4:	4b27      	ldr	r3, [pc, #156]	; (8010c54 <tcp_abandon+0x178>)
 8010bb6:	2201      	movs	r2, #1
 8010bb8:	701a      	strb	r2, [r3, #0]
    }
    if (pcb->unacked != NULL) {
 8010bba:	687b      	ldr	r3, [r7, #4]
 8010bbc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010bbe:	2b00      	cmp	r3, #0
 8010bc0:	d004      	beq.n	8010bcc <tcp_abandon+0xf0>
      tcp_segs_free(pcb->unacked);
 8010bc2:	687b      	ldr	r3, [r7, #4]
 8010bc4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010bc6:	4618      	mov	r0, r3
 8010bc8:	f000 fe78 	bl	80118bc <tcp_segs_free>
    }
    if (pcb->unsent != NULL) {
 8010bcc:	687b      	ldr	r3, [r7, #4]
 8010bce:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010bd0:	2b00      	cmp	r3, #0
 8010bd2:	d004      	beq.n	8010bde <tcp_abandon+0x102>
      tcp_segs_free(pcb->unsent);
 8010bd4:	687b      	ldr	r3, [r7, #4]
 8010bd6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010bd8:	4618      	mov	r0, r3
 8010bda:	f000 fe6f 	bl	80118bc <tcp_segs_free>
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 8010bde:	687b      	ldr	r3, [r7, #4]
 8010be0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8010be2:	2b00      	cmp	r3, #0
 8010be4:	d004      	beq.n	8010bf0 <tcp_abandon+0x114>
      tcp_segs_free(pcb->ooseq);
 8010be6:	687b      	ldr	r3, [r7, #4]
 8010be8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8010bea:	4618      	mov	r0, r3
 8010bec:	f000 fe66 	bl	80118bc <tcp_segs_free>
    }
#endif /* TCP_QUEUE_OOSEQ */
    tcp_backlog_accepted(pcb);
    if (send_rst) {
 8010bf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010bf2:	2b00      	cmp	r3, #0
 8010bf4:	d00e      	beq.n	8010c14 <tcp_abandon+0x138>
      LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_abandon: sending RST\n"));
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 8010bf6:	6879      	ldr	r1, [r7, #4]
 8010bf8:	687b      	ldr	r3, [r7, #4]
 8010bfa:	3304      	adds	r3, #4
 8010bfc:	687a      	ldr	r2, [r7, #4]
 8010bfe:	8b12      	ldrh	r2, [r2, #24]
 8010c00:	9202      	str	r2, [sp, #8]
 8010c02:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8010c04:	9201      	str	r2, [sp, #4]
 8010c06:	9300      	str	r3, [sp, #0]
 8010c08:	460b      	mov	r3, r1
 8010c0a:	697a      	ldr	r2, [r7, #20]
 8010c0c:	69b9      	ldr	r1, [r7, #24]
 8010c0e:	6878      	ldr	r0, [r7, #4]
 8010c10:	f005 fb50 	bl	80162b4 <tcp_rst>
    }
    last_state = pcb->state;
 8010c14:	687b      	ldr	r3, [r7, #4]
 8010c16:	7d1b      	ldrb	r3, [r3, #20]
 8010c18:	72fb      	strb	r3, [r7, #11]
    tcp_free(pcb);
 8010c1a:	6878      	ldr	r0, [r7, #4]
 8010c1c:	f7ff fce2 	bl	80105e4 <tcp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 8010c20:	693b      	ldr	r3, [r7, #16]
 8010c22:	2b00      	cmp	r3, #0
 8010c24:	d004      	beq.n	8010c30 <tcp_abandon+0x154>
 8010c26:	693b      	ldr	r3, [r7, #16]
 8010c28:	f06f 010c 	mvn.w	r1, #12
 8010c2c:	68f8      	ldr	r0, [r7, #12]
 8010c2e:	4798      	blx	r3
  }
}
 8010c30:	3728      	adds	r7, #40	; 0x28
 8010c32:	46bd      	mov	sp, r7
 8010c34:	bd80      	pop	{r7, pc}
 8010c36:	bf00      	nop
 8010c38:	08020cbc 	.word	0x08020cbc
 8010c3c:	08020e00 	.word	0x08020e00
 8010c40:	08020d00 	.word	0x08020d00
 8010c44:	08020e1c 	.word	0x08020e1c
 8010c48:	20007cb0 	.word	0x20007cb0
 8010c4c:	20007cac 	.word	0x20007cac
 8010c50:	20007ca0 	.word	0x20007ca0
 8010c54:	20007c9c 	.word	0x20007c9c

08010c58 <tcp_abort>:
 *
 * @param pcb the tcp pcb to abort
 */
void
tcp_abort(struct tcp_pcb *pcb)
{
 8010c58:	b580      	push	{r7, lr}
 8010c5a:	b082      	sub	sp, #8
 8010c5c:	af00      	add	r7, sp, #0
 8010c5e:	6078      	str	r0, [r7, #4]
  tcp_abandon(pcb, 1);
 8010c60:	2101      	movs	r1, #1
 8010c62:	6878      	ldr	r0, [r7, #4]
 8010c64:	f7ff ff3a 	bl	8010adc <tcp_abandon>
}
 8010c68:	bf00      	nop
 8010c6a:	3708      	adds	r7, #8
 8010c6c:	46bd      	mov	sp, r7
 8010c6e:	bd80      	pop	{r7, pc}

08010c70 <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 8010c70:	b580      	push	{r7, lr}
 8010c72:	b084      	sub	sp, #16
 8010c74:	af00      	add	r7, sp, #0
 8010c76:	6078      	str	r0, [r7, #4]
  u32_t new_right_edge;

  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 8010c78:	687b      	ldr	r3, [r7, #4]
 8010c7a:	2b00      	cmp	r3, #0
 8010c7c:	d106      	bne.n	8010c8c <tcp_update_rcv_ann_wnd+0x1c>
 8010c7e:	4b25      	ldr	r3, [pc, #148]	; (8010d14 <tcp_update_rcv_ann_wnd+0xa4>)
 8010c80:	f240 32a6 	movw	r2, #934	; 0x3a6
 8010c84:	4924      	ldr	r1, [pc, #144]	; (8010d18 <tcp_update_rcv_ann_wnd+0xa8>)
 8010c86:	4825      	ldr	r0, [pc, #148]	; (8010d1c <tcp_update_rcv_ann_wnd+0xac>)
 8010c88:	f00a f84e 	bl	801ad28 <iprintf>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 8010c8c:	687b      	ldr	r3, [r7, #4]
 8010c8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010c90:	687a      	ldr	r2, [r7, #4]
 8010c92:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 8010c94:	4413      	add	r3, r2
 8010c96:	60fb      	str	r3, [r7, #12]

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 8010c98:	687b      	ldr	r3, [r7, #4]
 8010c9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010c9c:	687a      	ldr	r2, [r7, #4]
 8010c9e:	8e52      	ldrh	r2, [r2, #50]	; 0x32
 8010ca0:	f5b2 6f86 	cmp.w	r2, #1072	; 0x430
 8010ca4:	bf28      	it	cs
 8010ca6:	f44f 6286 	movcs.w	r2, #1072	; 0x430
 8010caa:	b292      	uxth	r2, r2
 8010cac:	4413      	add	r3, r2
 8010cae:	68fa      	ldr	r2, [r7, #12]
 8010cb0:	1ad3      	subs	r3, r2, r3
 8010cb2:	2b00      	cmp	r3, #0
 8010cb4:	db08      	blt.n	8010cc8 <tcp_update_rcv_ann_wnd+0x58>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 8010cb6:	687b      	ldr	r3, [r7, #4]
 8010cb8:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8010cba:	687b      	ldr	r3, [r7, #4]
 8010cbc:	855a      	strh	r2, [r3, #42]	; 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 8010cbe:	687b      	ldr	r3, [r7, #4]
 8010cc0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010cc2:	68fa      	ldr	r2, [r7, #12]
 8010cc4:	1ad3      	subs	r3, r2, r3
 8010cc6:	e020      	b.n	8010d0a <tcp_update_rcv_ann_wnd+0x9a>
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 8010cc8:	687b      	ldr	r3, [r7, #4]
 8010cca:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8010ccc:	687b      	ldr	r3, [r7, #4]
 8010cce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010cd0:	1ad3      	subs	r3, r2, r3
 8010cd2:	2b00      	cmp	r3, #0
 8010cd4:	dd03      	ble.n	8010cde <tcp_update_rcv_ann_wnd+0x6e>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 8010cd6:	687b      	ldr	r3, [r7, #4]
 8010cd8:	2200      	movs	r2, #0
 8010cda:	855a      	strh	r2, [r3, #42]	; 0x2a
 8010cdc:	e014      	b.n	8010d08 <tcp_update_rcv_ann_wnd+0x98>
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 8010cde:	687b      	ldr	r3, [r7, #4]
 8010ce0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010ce2:	687b      	ldr	r3, [r7, #4]
 8010ce4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010ce6:	1ad3      	subs	r3, r2, r3
 8010ce8:	60bb      	str	r3, [r7, #8]
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 8010cea:	68bb      	ldr	r3, [r7, #8]
 8010cec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8010cf0:	d306      	bcc.n	8010d00 <tcp_update_rcv_ann_wnd+0x90>
 8010cf2:	4b08      	ldr	r3, [pc, #32]	; (8010d14 <tcp_update_rcv_ann_wnd+0xa4>)
 8010cf4:	f240 32b6 	movw	r2, #950	; 0x3b6
 8010cf8:	4909      	ldr	r1, [pc, #36]	; (8010d20 <tcp_update_rcv_ann_wnd+0xb0>)
 8010cfa:	4808      	ldr	r0, [pc, #32]	; (8010d1c <tcp_update_rcv_ann_wnd+0xac>)
 8010cfc:	f00a f814 	bl	801ad28 <iprintf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 8010d00:	68bb      	ldr	r3, [r7, #8]
 8010d02:	b29a      	uxth	r2, r3
 8010d04:	687b      	ldr	r3, [r7, #4]
 8010d06:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
    return 0;
 8010d08:	2300      	movs	r3, #0
  }
}
 8010d0a:	4618      	mov	r0, r3
 8010d0c:	3710      	adds	r7, #16
 8010d0e:	46bd      	mov	sp, r7
 8010d10:	bd80      	pop	{r7, pc}
 8010d12:	bf00      	nop
 8010d14:	08020cbc 	.word	0x08020cbc
 8010d18:	08020f18 	.word	0x08020f18
 8010d1c:	08020d00 	.word	0x08020d00
 8010d20:	08020f3c 	.word	0x08020f3c

08010d24 <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 8010d24:	b580      	push	{r7, lr}
 8010d26:	b084      	sub	sp, #16
 8010d28:	af00      	add	r7, sp, #0
 8010d2a:	6078      	str	r0, [r7, #4]
 8010d2c:	460b      	mov	r3, r1
 8010d2e:	807b      	strh	r3, [r7, #2]
  u32_t wnd_inflation;
  tcpwnd_size_t rcv_wnd;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 8010d30:	687b      	ldr	r3, [r7, #4]
 8010d32:	2b00      	cmp	r3, #0
 8010d34:	d107      	bne.n	8010d46 <tcp_recved+0x22>
 8010d36:	4b1f      	ldr	r3, [pc, #124]	; (8010db4 <tcp_recved+0x90>)
 8010d38:	f240 32cf 	movw	r2, #975	; 0x3cf
 8010d3c:	491e      	ldr	r1, [pc, #120]	; (8010db8 <tcp_recved+0x94>)
 8010d3e:	481f      	ldr	r0, [pc, #124]	; (8010dbc <tcp_recved+0x98>)
 8010d40:	f009 fff2 	bl	801ad28 <iprintf>
 8010d44:	e032      	b.n	8010dac <tcp_recved+0x88>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 8010d46:	687b      	ldr	r3, [r7, #4]
 8010d48:	7d1b      	ldrb	r3, [r3, #20]
 8010d4a:	2b01      	cmp	r3, #1
 8010d4c:	d106      	bne.n	8010d5c <tcp_recved+0x38>
 8010d4e:	4b19      	ldr	r3, [pc, #100]	; (8010db4 <tcp_recved+0x90>)
 8010d50:	f240 32d3 	movw	r2, #979	; 0x3d3
 8010d54:	491a      	ldr	r1, [pc, #104]	; (8010dc0 <tcp_recved+0x9c>)
 8010d56:	4819      	ldr	r0, [pc, #100]	; (8010dbc <tcp_recved+0x98>)
 8010d58:	f009 ffe6 	bl	801ad28 <iprintf>
              pcb->state != LISTEN);

  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 8010d5c:	687b      	ldr	r3, [r7, #4]
 8010d5e:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8010d60:	887b      	ldrh	r3, [r7, #2]
 8010d62:	4413      	add	r3, r2
 8010d64:	81fb      	strh	r3, [r7, #14]
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 8010d66:	89fb      	ldrh	r3, [r7, #14]
 8010d68:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 8010d6c:	d804      	bhi.n	8010d78 <tcp_recved+0x54>
 8010d6e:	687b      	ldr	r3, [r7, #4]
 8010d70:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8010d72:	89fa      	ldrh	r2, [r7, #14]
 8010d74:	429a      	cmp	r2, r3
 8010d76:	d204      	bcs.n	8010d82 <tcp_recved+0x5e>
    /* window got too big or tcpwnd_size_t overflow */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: window got too big or tcpwnd_size_t overflow\n"));
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 8010d78:	687b      	ldr	r3, [r7, #4]
 8010d7a:	f44f 6206 	mov.w	r2, #2144	; 0x860
 8010d7e:	851a      	strh	r2, [r3, #40]	; 0x28
 8010d80:	e002      	b.n	8010d88 <tcp_recved+0x64>
  } else  {
    pcb->rcv_wnd = rcv_wnd;
 8010d82:	687b      	ldr	r3, [r7, #4]
 8010d84:	89fa      	ldrh	r2, [r7, #14]
 8010d86:	851a      	strh	r2, [r3, #40]	; 0x28
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 8010d88:	6878      	ldr	r0, [r7, #4]
 8010d8a:	f7ff ff71 	bl	8010c70 <tcp_update_rcv_ann_wnd>
 8010d8e:	60b8      	str	r0, [r7, #8]

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 8010d90:	68bb      	ldr	r3, [r7, #8]
 8010d92:	f5b3 7f06 	cmp.w	r3, #536	; 0x218
 8010d96:	d309      	bcc.n	8010dac <tcp_recved+0x88>
    tcp_ack_now(pcb);
 8010d98:	687b      	ldr	r3, [r7, #4]
 8010d9a:	8b5b      	ldrh	r3, [r3, #26]
 8010d9c:	f043 0302 	orr.w	r3, r3, #2
 8010da0:	b29a      	uxth	r2, r3
 8010da2:	687b      	ldr	r3, [r7, #4]
 8010da4:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8010da6:	6878      	ldr	r0, [r7, #4]
 8010da8:	f004 fcbe 	bl	8015728 <tcp_output>
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
                          len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 8010dac:	3710      	adds	r7, #16
 8010dae:	46bd      	mov	sp, r7
 8010db0:	bd80      	pop	{r7, pc}
 8010db2:	bf00      	nop
 8010db4:	08020cbc 	.word	0x08020cbc
 8010db8:	08020f58 	.word	0x08020f58
 8010dbc:	08020d00 	.word	0x08020d00
 8010dc0:	08020f70 	.word	0x08020f70

08010dc4 <tcp_new_port>:
 *
 * @return a new (free) local TCP port number
 */
static u16_t
tcp_new_port(void)
{
 8010dc4:	b480      	push	{r7}
 8010dc6:	b083      	sub	sp, #12
 8010dc8:	af00      	add	r7, sp, #0
  u8_t i;
  u16_t n = 0;
 8010dca:	2300      	movs	r3, #0
 8010dcc:	80bb      	strh	r3, [r7, #4]
  struct tcp_pcb *pcb;

again:
  tcp_port++;
 8010dce:	4b1e      	ldr	r3, [pc, #120]	; (8010e48 <tcp_new_port+0x84>)
 8010dd0:	881b      	ldrh	r3, [r3, #0]
 8010dd2:	3301      	adds	r3, #1
 8010dd4:	b29a      	uxth	r2, r3
 8010dd6:	4b1c      	ldr	r3, [pc, #112]	; (8010e48 <tcp_new_port+0x84>)
 8010dd8:	801a      	strh	r2, [r3, #0]
  if (tcp_port == TCP_LOCAL_PORT_RANGE_END) {
 8010dda:	4b1b      	ldr	r3, [pc, #108]	; (8010e48 <tcp_new_port+0x84>)
 8010ddc:	881b      	ldrh	r3, [r3, #0]
 8010dde:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8010de2:	4293      	cmp	r3, r2
 8010de4:	d103      	bne.n	8010dee <tcp_new_port+0x2a>
    tcp_port = TCP_LOCAL_PORT_RANGE_START;
 8010de6:	4b18      	ldr	r3, [pc, #96]	; (8010e48 <tcp_new_port+0x84>)
 8010de8:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 8010dec:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCB lists. */
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 8010dee:	2300      	movs	r3, #0
 8010df0:	71fb      	strb	r3, [r7, #7]
 8010df2:	e01e      	b.n	8010e32 <tcp_new_port+0x6e>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 8010df4:	79fb      	ldrb	r3, [r7, #7]
 8010df6:	4a15      	ldr	r2, [pc, #84]	; (8010e4c <tcp_new_port+0x88>)
 8010df8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8010dfc:	681b      	ldr	r3, [r3, #0]
 8010dfe:	603b      	str	r3, [r7, #0]
 8010e00:	e011      	b.n	8010e26 <tcp_new_port+0x62>
      if (pcb->local_port == tcp_port) {
 8010e02:	683b      	ldr	r3, [r7, #0]
 8010e04:	8ada      	ldrh	r2, [r3, #22]
 8010e06:	4b10      	ldr	r3, [pc, #64]	; (8010e48 <tcp_new_port+0x84>)
 8010e08:	881b      	ldrh	r3, [r3, #0]
 8010e0a:	429a      	cmp	r2, r3
 8010e0c:	d108      	bne.n	8010e20 <tcp_new_port+0x5c>
        n++;
 8010e0e:	88bb      	ldrh	r3, [r7, #4]
 8010e10:	3301      	adds	r3, #1
 8010e12:	80bb      	strh	r3, [r7, #4]
        if (n > (TCP_LOCAL_PORT_RANGE_END - TCP_LOCAL_PORT_RANGE_START)) {
 8010e14:	88bb      	ldrh	r3, [r7, #4]
 8010e16:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8010e1a:	d3d8      	bcc.n	8010dce <tcp_new_port+0xa>
          return 0;
 8010e1c:	2300      	movs	r3, #0
 8010e1e:	e00d      	b.n	8010e3c <tcp_new_port+0x78>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 8010e20:	683b      	ldr	r3, [r7, #0]
 8010e22:	68db      	ldr	r3, [r3, #12]
 8010e24:	603b      	str	r3, [r7, #0]
 8010e26:	683b      	ldr	r3, [r7, #0]
 8010e28:	2b00      	cmp	r3, #0
 8010e2a:	d1ea      	bne.n	8010e02 <tcp_new_port+0x3e>
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 8010e2c:	79fb      	ldrb	r3, [r7, #7]
 8010e2e:	3301      	adds	r3, #1
 8010e30:	71fb      	strb	r3, [r7, #7]
 8010e32:	79fb      	ldrb	r3, [r7, #7]
 8010e34:	2b03      	cmp	r3, #3
 8010e36:	d9dd      	bls.n	8010df4 <tcp_new_port+0x30>
        }
        goto again;
      }
    }
  }
  return tcp_port;
 8010e38:	4b03      	ldr	r3, [pc, #12]	; (8010e48 <tcp_new_port+0x84>)
 8010e3a:	881b      	ldrh	r3, [r3, #0]
}
 8010e3c:	4618      	mov	r0, r3
 8010e3e:	370c      	adds	r7, #12
 8010e40:	46bd      	mov	sp, r7
 8010e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e46:	4770      	bx	lr
 8010e48:	20000014 	.word	0x20000014
 8010e4c:	080244d4 	.word	0x080244d4

08010e50 <tcp_connect>:
 *         other err_t values if connect request couldn't be sent
 */
err_t
tcp_connect(struct tcp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port,
            tcp_connected_fn connected)
{
 8010e50:	b580      	push	{r7, lr}
 8010e52:	b08a      	sub	sp, #40	; 0x28
 8010e54:	af00      	add	r7, sp, #0
 8010e56:	60f8      	str	r0, [r7, #12]
 8010e58:	60b9      	str	r1, [r7, #8]
 8010e5a:	603b      	str	r3, [r7, #0]
 8010e5c:	4613      	mov	r3, r2
 8010e5e:	80fb      	strh	r3, [r7, #6]
  struct netif *netif = NULL;
 8010e60:	2300      	movs	r3, #0
 8010e62:	627b      	str	r3, [r7, #36]	; 0x24
  u32_t iss;
  u16_t old_local_port;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_connect: invalid pcb", pcb != NULL, return ERR_ARG);
 8010e64:	68fb      	ldr	r3, [r7, #12]
 8010e66:	2b00      	cmp	r3, #0
 8010e68:	d109      	bne.n	8010e7e <tcp_connect+0x2e>
 8010e6a:	4b7d      	ldr	r3, [pc, #500]	; (8011060 <tcp_connect+0x210>)
 8010e6c:	f240 4235 	movw	r2, #1077	; 0x435
 8010e70:	497c      	ldr	r1, [pc, #496]	; (8011064 <tcp_connect+0x214>)
 8010e72:	487d      	ldr	r0, [pc, #500]	; (8011068 <tcp_connect+0x218>)
 8010e74:	f009 ff58 	bl	801ad28 <iprintf>
 8010e78:	f06f 030f 	mvn.w	r3, #15
 8010e7c:	e0ec      	b.n	8011058 <tcp_connect+0x208>
  LWIP_ERROR("tcp_connect: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
 8010e7e:	68bb      	ldr	r3, [r7, #8]
 8010e80:	2b00      	cmp	r3, #0
 8010e82:	d109      	bne.n	8010e98 <tcp_connect+0x48>
 8010e84:	4b76      	ldr	r3, [pc, #472]	; (8011060 <tcp_connect+0x210>)
 8010e86:	f240 4236 	movw	r2, #1078	; 0x436
 8010e8a:	4978      	ldr	r1, [pc, #480]	; (801106c <tcp_connect+0x21c>)
 8010e8c:	4876      	ldr	r0, [pc, #472]	; (8011068 <tcp_connect+0x218>)
 8010e8e:	f009 ff4b 	bl	801ad28 <iprintf>
 8010e92:	f06f 030f 	mvn.w	r3, #15
 8010e96:	e0df      	b.n	8011058 <tcp_connect+0x208>

  LWIP_ERROR("tcp_connect: can only connect from state CLOSED", pcb->state == CLOSED, return ERR_ISCONN);
 8010e98:	68fb      	ldr	r3, [r7, #12]
 8010e9a:	7d1b      	ldrb	r3, [r3, #20]
 8010e9c:	2b00      	cmp	r3, #0
 8010e9e:	d009      	beq.n	8010eb4 <tcp_connect+0x64>
 8010ea0:	4b6f      	ldr	r3, [pc, #444]	; (8011060 <tcp_connect+0x210>)
 8010ea2:	f44f 6287 	mov.w	r2, #1080	; 0x438
 8010ea6:	4972      	ldr	r1, [pc, #456]	; (8011070 <tcp_connect+0x220>)
 8010ea8:	486f      	ldr	r0, [pc, #444]	; (8011068 <tcp_connect+0x218>)
 8010eaa:	f009 ff3d 	bl	801ad28 <iprintf>
 8010eae:	f06f 0309 	mvn.w	r3, #9
 8010eb2:	e0d1      	b.n	8011058 <tcp_connect+0x208>

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_connect to port %"U16_F"\n", port));
  ip_addr_set(&pcb->remote_ip, ipaddr);
 8010eb4:	68bb      	ldr	r3, [r7, #8]
 8010eb6:	2b00      	cmp	r3, #0
 8010eb8:	d002      	beq.n	8010ec0 <tcp_connect+0x70>
 8010eba:	68bb      	ldr	r3, [r7, #8]
 8010ebc:	681b      	ldr	r3, [r3, #0]
 8010ebe:	e000      	b.n	8010ec2 <tcp_connect+0x72>
 8010ec0:	2300      	movs	r3, #0
 8010ec2:	68fa      	ldr	r2, [r7, #12]
 8010ec4:	6053      	str	r3, [r2, #4]
  pcb->remote_port = port;
 8010ec6:	68fb      	ldr	r3, [r7, #12]
 8010ec8:	88fa      	ldrh	r2, [r7, #6]
 8010eca:	831a      	strh	r2, [r3, #24]

  if (pcb->netif_idx != NETIF_NO_INDEX) {
 8010ecc:	68fb      	ldr	r3, [r7, #12]
 8010ece:	7a1b      	ldrb	r3, [r3, #8]
 8010ed0:	2b00      	cmp	r3, #0
 8010ed2:	d006      	beq.n	8010ee2 <tcp_connect+0x92>
    netif = netif_get_by_index(pcb->netif_idx);
 8010ed4:	68fb      	ldr	r3, [r7, #12]
 8010ed6:	7a1b      	ldrb	r3, [r3, #8]
 8010ed8:	4618      	mov	r0, r3
 8010eda:	f7fe fd3d 	bl	800f958 <netif_get_by_index>
 8010ede:	6278      	str	r0, [r7, #36]	; 0x24
 8010ee0:	e005      	b.n	8010eee <tcp_connect+0x9e>
  } else {
    /* check if we have a route to the remote host */
    netif = ip_route(&pcb->local_ip, &pcb->remote_ip);
 8010ee2:	68fb      	ldr	r3, [r7, #12]
 8010ee4:	3304      	adds	r3, #4
 8010ee6:	4618      	mov	r0, r3
 8010ee8:	f007 fb50 	bl	801858c <ip4_route>
 8010eec:	6278      	str	r0, [r7, #36]	; 0x24
  }
  if (netif == NULL) {
 8010eee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010ef0:	2b00      	cmp	r3, #0
 8010ef2:	d102      	bne.n	8010efa <tcp_connect+0xaa>
    /* Don't even try to send a SYN packet if we have no route since that will fail. */
    return ERR_RTE;
 8010ef4:	f06f 0303 	mvn.w	r3, #3
 8010ef8:	e0ae      	b.n	8011058 <tcp_connect+0x208>
  }

  /* check if local IP has been assigned to pcb, if not, get one */
  if (ip_addr_isany(&pcb->local_ip)) {
 8010efa:	68fb      	ldr	r3, [r7, #12]
 8010efc:	2b00      	cmp	r3, #0
 8010efe:	d003      	beq.n	8010f08 <tcp_connect+0xb8>
 8010f00:	68fb      	ldr	r3, [r7, #12]
 8010f02:	681b      	ldr	r3, [r3, #0]
 8010f04:	2b00      	cmp	r3, #0
 8010f06:	d111      	bne.n	8010f2c <tcp_connect+0xdc>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, ipaddr);
 8010f08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010f0a:	2b00      	cmp	r3, #0
 8010f0c:	d002      	beq.n	8010f14 <tcp_connect+0xc4>
 8010f0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010f10:	3304      	adds	r3, #4
 8010f12:	e000      	b.n	8010f16 <tcp_connect+0xc6>
 8010f14:	2300      	movs	r3, #0
 8010f16:	61fb      	str	r3, [r7, #28]
    if (local_ip == NULL) {
 8010f18:	69fb      	ldr	r3, [r7, #28]
 8010f1a:	2b00      	cmp	r3, #0
 8010f1c:	d102      	bne.n	8010f24 <tcp_connect+0xd4>
      return ERR_RTE;
 8010f1e:	f06f 0303 	mvn.w	r3, #3
 8010f22:	e099      	b.n	8011058 <tcp_connect+0x208>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 8010f24:	69fb      	ldr	r3, [r7, #28]
 8010f26:	681a      	ldr	r2, [r3, #0]
 8010f28:	68fb      	ldr	r3, [r7, #12]
 8010f2a:	601a      	str	r2, [r3, #0]
      ip6_addr_lacks_zone(ip_2_ip6(&pcb->remote_ip), IP6_UNICAST)) {
    ip6_addr_assign_zone(ip_2_ip6(&pcb->remote_ip), IP6_UNICAST, netif);
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  old_local_port = pcb->local_port;
 8010f2c:	68fb      	ldr	r3, [r7, #12]
 8010f2e:	8adb      	ldrh	r3, [r3, #22]
 8010f30:	837b      	strh	r3, [r7, #26]
  if (pcb->local_port == 0) {
 8010f32:	68fb      	ldr	r3, [r7, #12]
 8010f34:	8adb      	ldrh	r3, [r3, #22]
 8010f36:	2b00      	cmp	r3, #0
 8010f38:	d10c      	bne.n	8010f54 <tcp_connect+0x104>
    pcb->local_port = tcp_new_port();
 8010f3a:	f7ff ff43 	bl	8010dc4 <tcp_new_port>
 8010f3e:	4603      	mov	r3, r0
 8010f40:	461a      	mov	r2, r3
 8010f42:	68fb      	ldr	r3, [r7, #12]
 8010f44:	82da      	strh	r2, [r3, #22]
    if (pcb->local_port == 0) {
 8010f46:	68fb      	ldr	r3, [r7, #12]
 8010f48:	8adb      	ldrh	r3, [r3, #22]
 8010f4a:	2b00      	cmp	r3, #0
 8010f4c:	d102      	bne.n	8010f54 <tcp_connect+0x104>
      return ERR_BUF;
 8010f4e:	f06f 0301 	mvn.w	r3, #1
 8010f52:	e081      	b.n	8011058 <tcp_connect+0x208>
      }
    }
#endif /* SO_REUSE */
  }

  iss = tcp_next_iss(pcb);
 8010f54:	68f8      	ldr	r0, [r7, #12]
 8010f56:	f001 f863 	bl	8012020 <tcp_next_iss>
 8010f5a:	6178      	str	r0, [r7, #20]
  pcb->rcv_nxt = 0;
 8010f5c:	68fb      	ldr	r3, [r7, #12]
 8010f5e:	2200      	movs	r2, #0
 8010f60:	625a      	str	r2, [r3, #36]	; 0x24
  pcb->snd_nxt = iss;
 8010f62:	68fb      	ldr	r3, [r7, #12]
 8010f64:	697a      	ldr	r2, [r7, #20]
 8010f66:	651a      	str	r2, [r3, #80]	; 0x50
  pcb->lastack = iss - 1;
 8010f68:	697b      	ldr	r3, [r7, #20]
 8010f6a:	1e5a      	subs	r2, r3, #1
 8010f6c:	68fb      	ldr	r3, [r7, #12]
 8010f6e:	645a      	str	r2, [r3, #68]	; 0x44
  pcb->snd_wl2 = iss - 1;
 8010f70:	697b      	ldr	r3, [r7, #20]
 8010f72:	1e5a      	subs	r2, r3, #1
 8010f74:	68fb      	ldr	r3, [r7, #12]
 8010f76:	659a      	str	r2, [r3, #88]	; 0x58
  pcb->snd_lbb = iss - 1;
 8010f78:	697b      	ldr	r3, [r7, #20]
 8010f7a:	1e5a      	subs	r2, r3, #1
 8010f7c:	68fb      	ldr	r3, [r7, #12]
 8010f7e:	65da      	str	r2, [r3, #92]	; 0x5c
  /* Start with a window that does not need scaling. When window scaling is
     enabled and used, the window is enlarged when both sides agree on scaling. */
  pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 8010f80:	68fb      	ldr	r3, [r7, #12]
 8010f82:	f44f 6206 	mov.w	r2, #2144	; 0x860
 8010f86:	855a      	strh	r2, [r3, #42]	; 0x2a
 8010f88:	68fb      	ldr	r3, [r7, #12]
 8010f8a:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 8010f8c:	68fb      	ldr	r3, [r7, #12]
 8010f8e:	851a      	strh	r2, [r3, #40]	; 0x28
  pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 8010f90:	68fb      	ldr	r3, [r7, #12]
 8010f92:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8010f94:	68fb      	ldr	r3, [r7, #12]
 8010f96:	62da      	str	r2, [r3, #44]	; 0x2c
  pcb->snd_wnd = TCP_WND;
 8010f98:	68fb      	ldr	r3, [r7, #12]
 8010f9a:	f44f 6206 	mov.w	r2, #2144	; 0x860
 8010f9e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  /* As initial send MSS, we use TCP_MSS but limit it to 536.
     The send MSS is updated when an MSS option is received. */
  pcb->mss = INITIAL_MSS;
 8010fa2:	68fb      	ldr	r3, [r7, #12]
 8010fa4:	f44f 7206 	mov.w	r2, #536	; 0x218
 8010fa8:	865a      	strh	r2, [r3, #50]	; 0x32
#if TCP_CALCULATE_EFF_SEND_MSS
  pcb->mss = tcp_eff_send_mss_netif(pcb->mss, netif, &pcb->remote_ip);
 8010faa:	68fb      	ldr	r3, [r7, #12]
 8010fac:	8e58      	ldrh	r0, [r3, #50]	; 0x32
 8010fae:	68fb      	ldr	r3, [r7, #12]
 8010fb0:	3304      	adds	r3, #4
 8010fb2:	461a      	mov	r2, r3
 8010fb4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8010fb6:	f001 f859 	bl	801206c <tcp_eff_send_mss_netif>
 8010fba:	4603      	mov	r3, r0
 8010fbc:	461a      	mov	r2, r3
 8010fbe:	68fb      	ldr	r3, [r7, #12]
 8010fc0:	865a      	strh	r2, [r3, #50]	; 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
  pcb->cwnd = 1;
 8010fc2:	68fb      	ldr	r3, [r7, #12]
 8010fc4:	2201      	movs	r2, #1
 8010fc6:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
#if LWIP_CALLBACK_API
  pcb->connected = connected;
 8010fca:	68fb      	ldr	r3, [r7, #12]
 8010fcc:	683a      	ldr	r2, [r7, #0]
 8010fce:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
#else /* LWIP_CALLBACK_API */
  LWIP_UNUSED_ARG(connected);
#endif /* LWIP_CALLBACK_API */

  /* Send a SYN together with the MSS option. */
  ret = tcp_enqueue_flags(pcb, TCP_SYN);
 8010fd2:	2102      	movs	r1, #2
 8010fd4:	68f8      	ldr	r0, [r7, #12]
 8010fd6:	f004 fab9 	bl	801554c <tcp_enqueue_flags>
 8010fda:	4603      	mov	r3, r0
 8010fdc:	74fb      	strb	r3, [r7, #19]
  if (ret == ERR_OK) {
 8010fde:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8010fe2:	2b00      	cmp	r3, #0
 8010fe4:	d136      	bne.n	8011054 <tcp_connect+0x204>
    /* SYN segment was enqueued, changed the pcbs state now */
    pcb->state = SYN_SENT;
 8010fe6:	68fb      	ldr	r3, [r7, #12]
 8010fe8:	2202      	movs	r2, #2
 8010fea:	751a      	strb	r2, [r3, #20]
    if (old_local_port != 0) {
 8010fec:	8b7b      	ldrh	r3, [r7, #26]
 8010fee:	2b00      	cmp	r3, #0
 8010ff0:	d021      	beq.n	8011036 <tcp_connect+0x1e6>
      TCP_RMV(&tcp_bound_pcbs, pcb);
 8010ff2:	4b20      	ldr	r3, [pc, #128]	; (8011074 <tcp_connect+0x224>)
 8010ff4:	681b      	ldr	r3, [r3, #0]
 8010ff6:	68fa      	ldr	r2, [r7, #12]
 8010ff8:	429a      	cmp	r2, r3
 8010ffa:	d105      	bne.n	8011008 <tcp_connect+0x1b8>
 8010ffc:	4b1d      	ldr	r3, [pc, #116]	; (8011074 <tcp_connect+0x224>)
 8010ffe:	681b      	ldr	r3, [r3, #0]
 8011000:	68db      	ldr	r3, [r3, #12]
 8011002:	4a1c      	ldr	r2, [pc, #112]	; (8011074 <tcp_connect+0x224>)
 8011004:	6013      	str	r3, [r2, #0]
 8011006:	e013      	b.n	8011030 <tcp_connect+0x1e0>
 8011008:	4b1a      	ldr	r3, [pc, #104]	; (8011074 <tcp_connect+0x224>)
 801100a:	681b      	ldr	r3, [r3, #0]
 801100c:	623b      	str	r3, [r7, #32]
 801100e:	e00c      	b.n	801102a <tcp_connect+0x1da>
 8011010:	6a3b      	ldr	r3, [r7, #32]
 8011012:	68db      	ldr	r3, [r3, #12]
 8011014:	68fa      	ldr	r2, [r7, #12]
 8011016:	429a      	cmp	r2, r3
 8011018:	d104      	bne.n	8011024 <tcp_connect+0x1d4>
 801101a:	68fb      	ldr	r3, [r7, #12]
 801101c:	68da      	ldr	r2, [r3, #12]
 801101e:	6a3b      	ldr	r3, [r7, #32]
 8011020:	60da      	str	r2, [r3, #12]
 8011022:	e005      	b.n	8011030 <tcp_connect+0x1e0>
 8011024:	6a3b      	ldr	r3, [r7, #32]
 8011026:	68db      	ldr	r3, [r3, #12]
 8011028:	623b      	str	r3, [r7, #32]
 801102a:	6a3b      	ldr	r3, [r7, #32]
 801102c:	2b00      	cmp	r3, #0
 801102e:	d1ef      	bne.n	8011010 <tcp_connect+0x1c0>
 8011030:	68fb      	ldr	r3, [r7, #12]
 8011032:	2200      	movs	r2, #0
 8011034:	60da      	str	r2, [r3, #12]
    }
    TCP_REG_ACTIVE(pcb);
 8011036:	4b10      	ldr	r3, [pc, #64]	; (8011078 <tcp_connect+0x228>)
 8011038:	681a      	ldr	r2, [r3, #0]
 801103a:	68fb      	ldr	r3, [r7, #12]
 801103c:	60da      	str	r2, [r3, #12]
 801103e:	4a0e      	ldr	r2, [pc, #56]	; (8011078 <tcp_connect+0x228>)
 8011040:	68fb      	ldr	r3, [r7, #12]
 8011042:	6013      	str	r3, [r2, #0]
 8011044:	f005 faf8 	bl	8016638 <tcp_timer_needed>
 8011048:	4b0c      	ldr	r3, [pc, #48]	; (801107c <tcp_connect+0x22c>)
 801104a:	2201      	movs	r2, #1
 801104c:	701a      	strb	r2, [r3, #0]
    MIB2_STATS_INC(mib2.tcpactiveopens);

    tcp_output(pcb);
 801104e:	68f8      	ldr	r0, [r7, #12]
 8011050:	f004 fb6a 	bl	8015728 <tcp_output>
  }
  return ret;
 8011054:	f997 3013 	ldrsb.w	r3, [r7, #19]
}
 8011058:	4618      	mov	r0, r3
 801105a:	3728      	adds	r7, #40	; 0x28
 801105c:	46bd      	mov	sp, r7
 801105e:	bd80      	pop	{r7, pc}
 8011060:	08020cbc 	.word	0x08020cbc
 8011064:	08020f98 	.word	0x08020f98
 8011068:	08020d00 	.word	0x08020d00
 801106c:	08020fb4 	.word	0x08020fb4
 8011070:	08020fd0 	.word	0x08020fd0
 8011074:	20007cac 	.word	0x20007cac
 8011078:	20007ca0 	.word	0x20007ca0
 801107c:	20007c9c 	.word	0x20007c9c

08011080 <tcp_slowtmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_slowtmr(void)
{
 8011080:	b5b0      	push	{r4, r5, r7, lr}
 8011082:	b090      	sub	sp, #64	; 0x40
 8011084:	af04      	add	r7, sp, #16
  tcpwnd_size_t eff_wnd;
  u8_t pcb_remove;      /* flag if a PCB should be removed */
  u8_t pcb_reset;       /* flag if a RST should be sent when removing */
  err_t err;

  err = ERR_OK;
 8011086:	2300      	movs	r3, #0
 8011088:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

  ++tcp_ticks;
 801108c:	4b94      	ldr	r3, [pc, #592]	; (80112e0 <tcp_slowtmr+0x260>)
 801108e:	681b      	ldr	r3, [r3, #0]
 8011090:	3301      	adds	r3, #1
 8011092:	4a93      	ldr	r2, [pc, #588]	; (80112e0 <tcp_slowtmr+0x260>)
 8011094:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 8011096:	4b93      	ldr	r3, [pc, #588]	; (80112e4 <tcp_slowtmr+0x264>)
 8011098:	781b      	ldrb	r3, [r3, #0]
 801109a:	3301      	adds	r3, #1
 801109c:	b2da      	uxtb	r2, r3
 801109e:	4b91      	ldr	r3, [pc, #580]	; (80112e4 <tcp_slowtmr+0x264>)
 80110a0:	701a      	strb	r2, [r3, #0]

tcp_slowtmr_start:
  /* Steps through all of the active PCBs. */
  prev = NULL;
 80110a2:	2300      	movs	r3, #0
 80110a4:	62bb      	str	r3, [r7, #40]	; 0x28
  pcb = tcp_active_pcbs;
 80110a6:	4b90      	ldr	r3, [pc, #576]	; (80112e8 <tcp_slowtmr+0x268>)
 80110a8:	681b      	ldr	r3, [r3, #0]
 80110aa:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (pcb == NULL) {
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: no active pcbs\n"));
  }
  while (pcb != NULL) {
 80110ac:	e29d      	b.n	80115ea <tcp_slowtmr+0x56a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: processing active pcb\n"));
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 80110ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80110b0:	7d1b      	ldrb	r3, [r3, #20]
 80110b2:	2b00      	cmp	r3, #0
 80110b4:	d106      	bne.n	80110c4 <tcp_slowtmr+0x44>
 80110b6:	4b8d      	ldr	r3, [pc, #564]	; (80112ec <tcp_slowtmr+0x26c>)
 80110b8:	f240 42be 	movw	r2, #1214	; 0x4be
 80110bc:	498c      	ldr	r1, [pc, #560]	; (80112f0 <tcp_slowtmr+0x270>)
 80110be:	488d      	ldr	r0, [pc, #564]	; (80112f4 <tcp_slowtmr+0x274>)
 80110c0:	f009 fe32 	bl	801ad28 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 80110c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80110c6:	7d1b      	ldrb	r3, [r3, #20]
 80110c8:	2b01      	cmp	r3, #1
 80110ca:	d106      	bne.n	80110da <tcp_slowtmr+0x5a>
 80110cc:	4b87      	ldr	r3, [pc, #540]	; (80112ec <tcp_slowtmr+0x26c>)
 80110ce:	f240 42bf 	movw	r2, #1215	; 0x4bf
 80110d2:	4989      	ldr	r1, [pc, #548]	; (80112f8 <tcp_slowtmr+0x278>)
 80110d4:	4887      	ldr	r0, [pc, #540]	; (80112f4 <tcp_slowtmr+0x274>)
 80110d6:	f009 fe27 	bl	801ad28 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 80110da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80110dc:	7d1b      	ldrb	r3, [r3, #20]
 80110de:	2b0a      	cmp	r3, #10
 80110e0:	d106      	bne.n	80110f0 <tcp_slowtmr+0x70>
 80110e2:	4b82      	ldr	r3, [pc, #520]	; (80112ec <tcp_slowtmr+0x26c>)
 80110e4:	f44f 6298 	mov.w	r2, #1216	; 0x4c0
 80110e8:	4984      	ldr	r1, [pc, #528]	; (80112fc <tcp_slowtmr+0x27c>)
 80110ea:	4882      	ldr	r0, [pc, #520]	; (80112f4 <tcp_slowtmr+0x274>)
 80110ec:	f009 fe1c 	bl	801ad28 <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 80110f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80110f2:	7f9a      	ldrb	r2, [r3, #30]
 80110f4:	4b7b      	ldr	r3, [pc, #492]	; (80112e4 <tcp_slowtmr+0x264>)
 80110f6:	781b      	ldrb	r3, [r3, #0]
 80110f8:	429a      	cmp	r2, r3
 80110fa:	d105      	bne.n	8011108 <tcp_slowtmr+0x88>
      /* skip this pcb, we have already processed it */
      prev = pcb;
 80110fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80110fe:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 8011100:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011102:	68db      	ldr	r3, [r3, #12]
 8011104:	62fb      	str	r3, [r7, #44]	; 0x2c
      continue;
 8011106:	e270      	b.n	80115ea <tcp_slowtmr+0x56a>
    }
    pcb->last_timer = tcp_timer_ctr;
 8011108:	4b76      	ldr	r3, [pc, #472]	; (80112e4 <tcp_slowtmr+0x264>)
 801110a:	781a      	ldrb	r2, [r3, #0]
 801110c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801110e:	779a      	strb	r2, [r3, #30]

    pcb_remove = 0;
 8011110:	2300      	movs	r3, #0
 8011112:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    pcb_reset = 0;
 8011116:	2300      	movs	r3, #0
 8011118:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 801111c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801111e:	7d1b      	ldrb	r3, [r3, #20]
 8011120:	2b02      	cmp	r3, #2
 8011122:	d10a      	bne.n	801113a <tcp_slowtmr+0xba>
 8011124:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011126:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801112a:	2b05      	cmp	r3, #5
 801112c:	d905      	bls.n	801113a <tcp_slowtmr+0xba>
      ++pcb_remove;
 801112e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011132:	3301      	adds	r3, #1
 8011134:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8011138:	e11e      	b.n	8011378 <tcp_slowtmr+0x2f8>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max SYN retries reached\n"));
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 801113a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801113c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8011140:	2b0b      	cmp	r3, #11
 8011142:	d905      	bls.n	8011150 <tcp_slowtmr+0xd0>
      ++pcb_remove;
 8011144:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011148:	3301      	adds	r3, #1
 801114a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801114e:	e113      	b.n	8011378 <tcp_slowtmr+0x2f8>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max DATA retries reached\n"));
    } else {
      if (pcb->persist_backoff > 0) {
 8011150:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011152:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 8011156:	2b00      	cmp	r3, #0
 8011158:	d075      	beq.n	8011246 <tcp_slowtmr+0x1c6>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 801115a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801115c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801115e:	2b00      	cmp	r3, #0
 8011160:	d006      	beq.n	8011170 <tcp_slowtmr+0xf0>
 8011162:	4b62      	ldr	r3, [pc, #392]	; (80112ec <tcp_slowtmr+0x26c>)
 8011164:	f240 42d4 	movw	r2, #1236	; 0x4d4
 8011168:	4965      	ldr	r1, [pc, #404]	; (8011300 <tcp_slowtmr+0x280>)
 801116a:	4862      	ldr	r0, [pc, #392]	; (80112f4 <tcp_slowtmr+0x274>)
 801116c:	f009 fddc 	bl	801ad28 <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 8011170:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011172:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011174:	2b00      	cmp	r3, #0
 8011176:	d106      	bne.n	8011186 <tcp_slowtmr+0x106>
 8011178:	4b5c      	ldr	r3, [pc, #368]	; (80112ec <tcp_slowtmr+0x26c>)
 801117a:	f240 42d5 	movw	r2, #1237	; 0x4d5
 801117e:	4961      	ldr	r1, [pc, #388]	; (8011304 <tcp_slowtmr+0x284>)
 8011180:	485c      	ldr	r0, [pc, #368]	; (80112f4 <tcp_slowtmr+0x274>)
 8011182:	f009 fdd1 	bl	801ad28 <iprintf>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 8011186:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011188:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 801118c:	2b0b      	cmp	r3, #11
 801118e:	d905      	bls.n	801119c <tcp_slowtmr+0x11c>
          ++pcb_remove; /* max probes reached */
 8011190:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011194:	3301      	adds	r3, #1
 8011196:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801119a:	e0ed      	b.n	8011378 <tcp_slowtmr+0x2f8>
        } else {
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 801119c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801119e:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 80111a2:	3b01      	subs	r3, #1
 80111a4:	4a58      	ldr	r2, [pc, #352]	; (8011308 <tcp_slowtmr+0x288>)
 80111a6:	5cd3      	ldrb	r3, [r2, r3]
 80111a8:	747b      	strb	r3, [r7, #17]
          if (pcb->persist_cnt < backoff_cnt) {
 80111aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80111ac:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 80111b0:	7c7a      	ldrb	r2, [r7, #17]
 80111b2:	429a      	cmp	r2, r3
 80111b4:	d907      	bls.n	80111c6 <tcp_slowtmr+0x146>
            pcb->persist_cnt++;
 80111b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80111b8:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 80111bc:	3301      	adds	r3, #1
 80111be:	b2da      	uxtb	r2, r3
 80111c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80111c2:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
          }
          if (pcb->persist_cnt >= backoff_cnt) {
 80111c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80111c8:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 80111cc:	7c7a      	ldrb	r2, [r7, #17]
 80111ce:	429a      	cmp	r2, r3
 80111d0:	f200 80d2 	bhi.w	8011378 <tcp_slowtmr+0x2f8>
            int next_slot = 1; /* increment timer to next slot */
 80111d4:	2301      	movs	r3, #1
 80111d6:	623b      	str	r3, [r7, #32]
            /* If snd_wnd is zero, send 1 byte probes */
            if (pcb->snd_wnd == 0) {
 80111d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80111da:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80111de:	2b00      	cmp	r3, #0
 80111e0:	d108      	bne.n	80111f4 <tcp_slowtmr+0x174>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 80111e2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80111e4:	f005 f95a 	bl	801649c <tcp_zero_window_probe>
 80111e8:	4603      	mov	r3, r0
 80111ea:	2b00      	cmp	r3, #0
 80111ec:	d014      	beq.n	8011218 <tcp_slowtmr+0x198>
                next_slot = 0; /* try probe again with current slot */
 80111ee:	2300      	movs	r3, #0
 80111f0:	623b      	str	r3, [r7, #32]
 80111f2:	e011      	b.n	8011218 <tcp_slowtmr+0x198>
              }
              /* snd_wnd not fully closed, split unsent head and fill window */
            } else {
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 80111f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80111f6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80111fa:	4619      	mov	r1, r3
 80111fc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80111fe:	f004 f80d 	bl	801521c <tcp_split_unsent_seg>
 8011202:	4603      	mov	r3, r0
 8011204:	2b00      	cmp	r3, #0
 8011206:	d107      	bne.n	8011218 <tcp_slowtmr+0x198>
                if (tcp_output(pcb) == ERR_OK) {
 8011208:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801120a:	f004 fa8d 	bl	8015728 <tcp_output>
 801120e:	4603      	mov	r3, r0
 8011210:	2b00      	cmp	r3, #0
 8011212:	d101      	bne.n	8011218 <tcp_slowtmr+0x198>
                  /* sending will cancel persist timer, else retry with current slot */
                  next_slot = 0;
 8011214:	2300      	movs	r3, #0
 8011216:	623b      	str	r3, [r7, #32]
                }
              }
            }
            if (next_slot) {
 8011218:	6a3b      	ldr	r3, [r7, #32]
 801121a:	2b00      	cmp	r3, #0
 801121c:	f000 80ac 	beq.w	8011378 <tcp_slowtmr+0x2f8>
              pcb->persist_cnt = 0;
 8011220:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011222:	2200      	movs	r2, #0
 8011224:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 8011228:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801122a:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 801122e:	2b06      	cmp	r3, #6
 8011230:	f200 80a2 	bhi.w	8011378 <tcp_slowtmr+0x2f8>
                pcb->persist_backoff++;
 8011234:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011236:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 801123a:	3301      	adds	r3, #1
 801123c:	b2da      	uxtb	r2, r3
 801123e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011240:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
 8011244:	e098      	b.n	8011378 <tcp_slowtmr+0x2f8>
            }
          }
        }
      } else {
        /* Increase the retransmission timer if it is running */
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 8011246:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011248:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 801124c:	2b00      	cmp	r3, #0
 801124e:	db0f      	blt.n	8011270 <tcp_slowtmr+0x1f0>
 8011250:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011252:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8011256:	f647 72ff 	movw	r2, #32767	; 0x7fff
 801125a:	4293      	cmp	r3, r2
 801125c:	d008      	beq.n	8011270 <tcp_slowtmr+0x1f0>
          ++pcb->rtime;
 801125e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011260:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8011264:	b29b      	uxth	r3, r3
 8011266:	3301      	adds	r3, #1
 8011268:	b29b      	uxth	r3, r3
 801126a:	b21a      	sxth	r2, r3
 801126c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801126e:	861a      	strh	r2, [r3, #48]	; 0x30
        }

        if (pcb->rtime >= pcb->rto) {
 8011270:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011272:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	; 0x30
 8011276:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011278:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 801127c:	429a      	cmp	r2, r3
 801127e:	db7b      	blt.n	8011378 <tcp_slowtmr+0x2f8>
                                      " pcb->rto %"S16_F"\n",
                                      pcb->rtime, pcb->rto));
          /* If prepare phase fails but we have unsent data but no unacked data,
             still execute the backoff calculations below, as this means we somehow
             failed to send segment. */
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 8011280:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8011282:	f004 fd49 	bl	8015d18 <tcp_rexmit_rto_prepare>
 8011286:	4603      	mov	r3, r0
 8011288:	2b00      	cmp	r3, #0
 801128a:	d007      	beq.n	801129c <tcp_slowtmr+0x21c>
 801128c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801128e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011290:	2b00      	cmp	r3, #0
 8011292:	d171      	bne.n	8011378 <tcp_slowtmr+0x2f8>
 8011294:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011296:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011298:	2b00      	cmp	r3, #0
 801129a:	d06d      	beq.n	8011378 <tcp_slowtmr+0x2f8>
            /* Double retransmission time-out unless we are trying to
             * connect to somebody (i.e., we are in SYN_SENT). */
            if (pcb->state != SYN_SENT) {
 801129c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801129e:	7d1b      	ldrb	r3, [r3, #20]
 80112a0:	2b02      	cmp	r3, #2
 80112a2:	d03a      	beq.n	801131a <tcp_slowtmr+0x29a>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 80112a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80112a6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80112aa:	2b0c      	cmp	r3, #12
 80112ac:	bf28      	it	cs
 80112ae:	230c      	movcs	r3, #12
 80112b0:	76fb      	strb	r3, [r7, #27]
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 80112b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80112b4:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 80112b8:	10db      	asrs	r3, r3, #3
 80112ba:	b21b      	sxth	r3, r3
 80112bc:	461a      	mov	r2, r3
 80112be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80112c0:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 80112c4:	4413      	add	r3, r2
 80112c6:	7efa      	ldrb	r2, [r7, #27]
 80112c8:	4910      	ldr	r1, [pc, #64]	; (801130c <tcp_slowtmr+0x28c>)
 80112ca:	5c8a      	ldrb	r2, [r1, r2]
 80112cc:	4093      	lsls	r3, r2
 80112ce:	617b      	str	r3, [r7, #20]
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 80112d0:	697b      	ldr	r3, [r7, #20]
 80112d2:	f647 72fe 	movw	r2, #32766	; 0x7ffe
 80112d6:	4293      	cmp	r3, r2
 80112d8:	dc1a      	bgt.n	8011310 <tcp_slowtmr+0x290>
 80112da:	697b      	ldr	r3, [r7, #20]
 80112dc:	b21a      	sxth	r2, r3
 80112de:	e019      	b.n	8011314 <tcp_slowtmr+0x294>
 80112e0:	20007ca4 	.word	0x20007ca4
 80112e4:	20000892 	.word	0x20000892
 80112e8:	20007ca0 	.word	0x20007ca0
 80112ec:	08020cbc 	.word	0x08020cbc
 80112f0:	08021000 	.word	0x08021000
 80112f4:	08020d00 	.word	0x08020d00
 80112f8:	0802102c 	.word	0x0802102c
 80112fc:	08021058 	.word	0x08021058
 8011300:	08021088 	.word	0x08021088
 8011304:	080210bc 	.word	0x080210bc
 8011308:	080244cc 	.word	0x080244cc
 801130c:	080244bc 	.word	0x080244bc
 8011310:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8011314:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011316:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
            }

            /* Reset the retransmission timer. */
            pcb->rtime = 0;
 801131a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801131c:	2200      	movs	r2, #0
 801131e:	861a      	strh	r2, [r3, #48]	; 0x30

            /* Reduce congestion window and ssthresh. */
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 8011320:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011322:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8011326:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011328:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 801132c:	4293      	cmp	r3, r2
 801132e:	bf28      	it	cs
 8011330:	4613      	movcs	r3, r2
 8011332:	827b      	strh	r3, [r7, #18]
            pcb->ssthresh = eff_wnd >> 1;
 8011334:	8a7b      	ldrh	r3, [r7, #18]
 8011336:	085b      	lsrs	r3, r3, #1
 8011338:	b29a      	uxth	r2, r3
 801133a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801133c:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 8011340:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011342:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 8011346:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011348:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801134a:	005b      	lsls	r3, r3, #1
 801134c:	b29b      	uxth	r3, r3
 801134e:	429a      	cmp	r2, r3
 8011350:	d206      	bcs.n	8011360 <tcp_slowtmr+0x2e0>
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 8011352:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011354:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8011356:	005b      	lsls	r3, r3, #1
 8011358:	b29a      	uxth	r2, r3
 801135a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801135c:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
            }
            pcb->cwnd = pcb->mss;
 8011360:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011362:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
 8011364:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011366:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
            LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: cwnd %"TCPWNDSIZE_F
                                         " ssthresh %"TCPWNDSIZE_F"\n",
                                         pcb->cwnd, pcb->ssthresh));
            pcb->bytes_acked = 0;
 801136a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801136c:	2200      	movs	r2, #0
 801136e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

            /* The following needs to be called AFTER cwnd is set to one
               mss - STJ */
            tcp_rexmit_rto_commit(pcb);
 8011372:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8011374:	f004 fd40 	bl	8015df8 <tcp_rexmit_rto_commit>
          }
        }
      }
    }
    /* Check if this PCB has stayed too long in FIN-WAIT-2 */
    if (pcb->state == FIN_WAIT_2) {
 8011378:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801137a:	7d1b      	ldrb	r3, [r3, #20]
 801137c:	2b06      	cmp	r3, #6
 801137e:	d111      	bne.n	80113a4 <tcp_slowtmr+0x324>
      /* If this PCB is in FIN_WAIT_2 because of SHUT_WR don't let it time out. */
      if (pcb->flags & TF_RXCLOSED) {
 8011380:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011382:	8b5b      	ldrh	r3, [r3, #26]
 8011384:	f003 0310 	and.w	r3, r3, #16
 8011388:	2b00      	cmp	r3, #0
 801138a:	d00b      	beq.n	80113a4 <tcp_slowtmr+0x324>
        /* PCB was fully closed (either through close() or SHUT_RDWR):
           normal FIN-WAIT timeout handling. */
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 801138c:	4b9c      	ldr	r3, [pc, #624]	; (8011600 <tcp_slowtmr+0x580>)
 801138e:	681a      	ldr	r2, [r3, #0]
 8011390:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011392:	6a1b      	ldr	r3, [r3, #32]
 8011394:	1ad3      	subs	r3, r2, r3
 8011396:	2b28      	cmp	r3, #40	; 0x28
 8011398:	d904      	bls.n	80113a4 <tcp_slowtmr+0x324>
            TCP_FIN_WAIT_TIMEOUT / TCP_SLOW_INTERVAL) {
          ++pcb_remove;
 801139a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801139e:	3301      	adds	r3, #1
 80113a0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        }
      }
    }

    /* Check if KEEPALIVE should be sent */
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 80113a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80113a6:	7a5b      	ldrb	r3, [r3, #9]
 80113a8:	f003 0308 	and.w	r3, r3, #8
 80113ac:	2b00      	cmp	r3, #0
 80113ae:	d04a      	beq.n	8011446 <tcp_slowtmr+0x3c6>
        ((pcb->state == ESTABLISHED) ||
 80113b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80113b2:	7d1b      	ldrb	r3, [r3, #20]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 80113b4:	2b04      	cmp	r3, #4
 80113b6:	d003      	beq.n	80113c0 <tcp_slowtmr+0x340>
         (pcb->state == CLOSE_WAIT))) {
 80113b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80113ba:	7d1b      	ldrb	r3, [r3, #20]
        ((pcb->state == ESTABLISHED) ||
 80113bc:	2b07      	cmp	r3, #7
 80113be:	d142      	bne.n	8011446 <tcp_slowtmr+0x3c6>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 80113c0:	4b8f      	ldr	r3, [pc, #572]	; (8011600 <tcp_slowtmr+0x580>)
 80113c2:	681a      	ldr	r2, [r3, #0]
 80113c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80113c6:	6a1b      	ldr	r3, [r3, #32]
 80113c8:	1ad2      	subs	r2, r2, r3
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 80113ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80113cc:	f8d3 1094 	ldr.w	r1, [r3, #148]	; 0x94
 80113d0:	4b8c      	ldr	r3, [pc, #560]	; (8011604 <tcp_slowtmr+0x584>)
 80113d2:	440b      	add	r3, r1
 80113d4:	498c      	ldr	r1, [pc, #560]	; (8011608 <tcp_slowtmr+0x588>)
 80113d6:	fba1 1303 	umull	r1, r3, r1, r3
 80113da:	095b      	lsrs	r3, r3, #5
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 80113dc:	429a      	cmp	r2, r3
 80113de:	d90a      	bls.n	80113f6 <tcp_slowtmr+0x376>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: KEEPALIVE timeout. Aborting connection to "));
        ip_addr_debug_print_val(TCP_DEBUG, pcb->remote_ip);
        LWIP_DEBUGF(TCP_DEBUG, ("\n"));

        ++pcb_remove;
 80113e0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80113e4:	3301      	adds	r3, #1
 80113e6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        ++pcb_reset;
 80113ea:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80113ee:	3301      	adds	r3, #1
 80113f0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80113f4:	e027      	b.n	8011446 <tcp_slowtmr+0x3c6>
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 80113f6:	4b82      	ldr	r3, [pc, #520]	; (8011600 <tcp_slowtmr+0x580>)
 80113f8:	681a      	ldr	r2, [r3, #0]
 80113fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80113fc:	6a1b      	ldr	r3, [r3, #32]
 80113fe:	1ad2      	subs	r2, r2, r3
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 8011400:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011402:	f8d3 1094 	ldr.w	r1, [r3, #148]	; 0x94
 8011406:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011408:	f893 309b 	ldrb.w	r3, [r3, #155]	; 0x9b
 801140c:	4618      	mov	r0, r3
 801140e:	4b7f      	ldr	r3, [pc, #508]	; (801160c <tcp_slowtmr+0x58c>)
 8011410:	fb03 f300 	mul.w	r3, r3, r0
 8011414:	440b      	add	r3, r1
                 / TCP_SLOW_INTERVAL) {
 8011416:	497c      	ldr	r1, [pc, #496]	; (8011608 <tcp_slowtmr+0x588>)
 8011418:	fba1 1303 	umull	r1, r3, r1, r3
 801141c:	095b      	lsrs	r3, r3, #5
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 801141e:	429a      	cmp	r2, r3
 8011420:	d911      	bls.n	8011446 <tcp_slowtmr+0x3c6>
        err = tcp_keepalive(pcb);
 8011422:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8011424:	f004 fffa 	bl	801641c <tcp_keepalive>
 8011428:	4603      	mov	r3, r0
 801142a:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (err == ERR_OK) {
 801142e:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 8011432:	2b00      	cmp	r3, #0
 8011434:	d107      	bne.n	8011446 <tcp_slowtmr+0x3c6>
          pcb->keep_cnt_sent++;
 8011436:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011438:	f893 309b 	ldrb.w	r3, [r3, #155]	; 0x9b
 801143c:	3301      	adds	r3, #1
 801143e:	b2da      	uxtb	r2, r3
 8011440:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011442:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b

    /* If this PCB has queued out of sequence data, but has been
       inactive for too long, will drop the data (it will eventually
       be retransmitted). */
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL &&
 8011446:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011448:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801144a:	2b00      	cmp	r3, #0
 801144c:	d011      	beq.n	8011472 <tcp_slowtmr+0x3f2>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 801144e:	4b6c      	ldr	r3, [pc, #432]	; (8011600 <tcp_slowtmr+0x580>)
 8011450:	681a      	ldr	r2, [r3, #0]
 8011452:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011454:	6a1b      	ldr	r3, [r3, #32]
 8011456:	1ad2      	subs	r2, r2, r3
 8011458:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801145a:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 801145e:	4619      	mov	r1, r3
 8011460:	460b      	mov	r3, r1
 8011462:	005b      	lsls	r3, r3, #1
 8011464:	440b      	add	r3, r1
 8011466:	005b      	lsls	r3, r3, #1
    if (pcb->ooseq != NULL &&
 8011468:	429a      	cmp	r2, r3
 801146a:	d302      	bcc.n	8011472 <tcp_slowtmr+0x3f2>
      LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: dropping OOSEQ queued data\n"));
      tcp_free_ooseq(pcb);
 801146c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801146e:	f000 fea7 	bl	80121c0 <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Check if this PCB has stayed too long in SYN-RCVD */
    if (pcb->state == SYN_RCVD) {
 8011472:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011474:	7d1b      	ldrb	r3, [r3, #20]
 8011476:	2b03      	cmp	r3, #3
 8011478:	d10b      	bne.n	8011492 <tcp_slowtmr+0x412>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 801147a:	4b61      	ldr	r3, [pc, #388]	; (8011600 <tcp_slowtmr+0x580>)
 801147c:	681a      	ldr	r2, [r3, #0]
 801147e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011480:	6a1b      	ldr	r3, [r3, #32]
 8011482:	1ad3      	subs	r3, r2, r3
 8011484:	2b28      	cmp	r3, #40	; 0x28
 8011486:	d904      	bls.n	8011492 <tcp_slowtmr+0x412>
          TCP_SYN_RCVD_TIMEOUT / TCP_SLOW_INTERVAL) {
        ++pcb_remove;
 8011488:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801148c:	3301      	adds	r3, #1
 801148e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in SYN-RCVD\n"));
      }
    }

    /* Check if this PCB has stayed too long in LAST-ACK */
    if (pcb->state == LAST_ACK) {
 8011492:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011494:	7d1b      	ldrb	r3, [r3, #20]
 8011496:	2b09      	cmp	r3, #9
 8011498:	d10b      	bne.n	80114b2 <tcp_slowtmr+0x432>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 801149a:	4b59      	ldr	r3, [pc, #356]	; (8011600 <tcp_slowtmr+0x580>)
 801149c:	681a      	ldr	r2, [r3, #0]
 801149e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80114a0:	6a1b      	ldr	r3, [r3, #32]
 80114a2:	1ad3      	subs	r3, r2, r3
 80114a4:	2bf0      	cmp	r3, #240	; 0xf0
 80114a6:	d904      	bls.n	80114b2 <tcp_slowtmr+0x432>
        ++pcb_remove;
 80114a8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80114ac:	3301      	adds	r3, #1
 80114ae:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in LAST-ACK\n"));
      }
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 80114b2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80114b6:	2b00      	cmp	r3, #0
 80114b8:	d060      	beq.n	801157c <tcp_slowtmr+0x4fc>
      struct tcp_pcb *pcb2;
#if LWIP_CALLBACK_API
      tcp_err_fn err_fn = pcb->errf;
 80114ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80114bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80114c0:	60fb      	str	r3, [r7, #12]
#endif /* LWIP_CALLBACK_API */
      void *err_arg;
      enum tcp_state last_state;
      tcp_pcb_purge(pcb);
 80114c2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80114c4:	f000 fcc8 	bl	8011e58 <tcp_pcb_purge>
      /* Remove PCB from tcp_active_pcbs list. */
      if (prev != NULL) {
 80114c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80114ca:	2b00      	cmp	r3, #0
 80114cc:	d010      	beq.n	80114f0 <tcp_slowtmr+0x470>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 80114ce:	4b50      	ldr	r3, [pc, #320]	; (8011610 <tcp_slowtmr+0x590>)
 80114d0:	681b      	ldr	r3, [r3, #0]
 80114d2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80114d4:	429a      	cmp	r2, r3
 80114d6:	d106      	bne.n	80114e6 <tcp_slowtmr+0x466>
 80114d8:	4b4e      	ldr	r3, [pc, #312]	; (8011614 <tcp_slowtmr+0x594>)
 80114da:	f240 526d 	movw	r2, #1389	; 0x56d
 80114de:	494e      	ldr	r1, [pc, #312]	; (8011618 <tcp_slowtmr+0x598>)
 80114e0:	484e      	ldr	r0, [pc, #312]	; (801161c <tcp_slowtmr+0x59c>)
 80114e2:	f009 fc21 	bl	801ad28 <iprintf>
        prev->next = pcb->next;
 80114e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80114e8:	68da      	ldr	r2, [r3, #12]
 80114ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80114ec:	60da      	str	r2, [r3, #12]
 80114ee:	e00f      	b.n	8011510 <tcp_slowtmr+0x490>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 80114f0:	4b47      	ldr	r3, [pc, #284]	; (8011610 <tcp_slowtmr+0x590>)
 80114f2:	681b      	ldr	r3, [r3, #0]
 80114f4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80114f6:	429a      	cmp	r2, r3
 80114f8:	d006      	beq.n	8011508 <tcp_slowtmr+0x488>
 80114fa:	4b46      	ldr	r3, [pc, #280]	; (8011614 <tcp_slowtmr+0x594>)
 80114fc:	f240 5271 	movw	r2, #1393	; 0x571
 8011500:	4947      	ldr	r1, [pc, #284]	; (8011620 <tcp_slowtmr+0x5a0>)
 8011502:	4846      	ldr	r0, [pc, #280]	; (801161c <tcp_slowtmr+0x59c>)
 8011504:	f009 fc10 	bl	801ad28 <iprintf>
        tcp_active_pcbs = pcb->next;
 8011508:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801150a:	68db      	ldr	r3, [r3, #12]
 801150c:	4a40      	ldr	r2, [pc, #256]	; (8011610 <tcp_slowtmr+0x590>)
 801150e:	6013      	str	r3, [r2, #0]
      }

      if (pcb_reset) {
 8011510:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8011514:	2b00      	cmp	r3, #0
 8011516:	d013      	beq.n	8011540 <tcp_slowtmr+0x4c0>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 8011518:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801151a:	6d18      	ldr	r0, [r3, #80]	; 0x50
 801151c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801151e:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8011520:	6afd      	ldr	r5, [r7, #44]	; 0x2c
 8011522:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011524:	3304      	adds	r3, #4
 8011526:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011528:	8ad2      	ldrh	r2, [r2, #22]
 801152a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801152c:	8b09      	ldrh	r1, [r1, #24]
 801152e:	9102      	str	r1, [sp, #8]
 8011530:	9201      	str	r2, [sp, #4]
 8011532:	9300      	str	r3, [sp, #0]
 8011534:	462b      	mov	r3, r5
 8011536:	4622      	mov	r2, r4
 8011538:	4601      	mov	r1, r0
 801153a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801153c:	f004 feba 	bl	80162b4 <tcp_rst>
                pcb->local_port, pcb->remote_port);
      }

      err_arg = pcb->callback_arg;
 8011540:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011542:	691b      	ldr	r3, [r3, #16]
 8011544:	60bb      	str	r3, [r7, #8]
      last_state = pcb->state;
 8011546:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011548:	7d1b      	ldrb	r3, [r3, #20]
 801154a:	71fb      	strb	r3, [r7, #7]
      pcb2 = pcb;
 801154c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801154e:	603b      	str	r3, [r7, #0]
      pcb = pcb->next;
 8011550:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011552:	68db      	ldr	r3, [r3, #12]
 8011554:	62fb      	str	r3, [r7, #44]	; 0x2c
      tcp_free(pcb2);
 8011556:	6838      	ldr	r0, [r7, #0]
 8011558:	f7ff f844 	bl	80105e4 <tcp_free>

      tcp_active_pcbs_changed = 0;
 801155c:	4b31      	ldr	r3, [pc, #196]	; (8011624 <tcp_slowtmr+0x5a4>)
 801155e:	2200      	movs	r2, #0
 8011560:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 8011562:	68fb      	ldr	r3, [r7, #12]
 8011564:	2b00      	cmp	r3, #0
 8011566:	d004      	beq.n	8011572 <tcp_slowtmr+0x4f2>
 8011568:	68fb      	ldr	r3, [r7, #12]
 801156a:	f06f 010c 	mvn.w	r1, #12
 801156e:	68b8      	ldr	r0, [r7, #8]
 8011570:	4798      	blx	r3
      if (tcp_active_pcbs_changed) {
 8011572:	4b2c      	ldr	r3, [pc, #176]	; (8011624 <tcp_slowtmr+0x5a4>)
 8011574:	781b      	ldrb	r3, [r3, #0]
 8011576:	2b00      	cmp	r3, #0
 8011578:	d037      	beq.n	80115ea <tcp_slowtmr+0x56a>
        goto tcp_slowtmr_start;
 801157a:	e592      	b.n	80110a2 <tcp_slowtmr+0x22>
      }
    } else {
      /* get the 'next' element now and work with 'prev' below (in case of abort) */
      prev = pcb;
 801157c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801157e:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 8011580:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011582:	68db      	ldr	r3, [r3, #12]
 8011584:	62fb      	str	r3, [r7, #44]	; 0x2c

      /* We check if we should poll the connection. */
      ++prev->polltmr;
 8011586:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011588:	7f1b      	ldrb	r3, [r3, #28]
 801158a:	3301      	adds	r3, #1
 801158c:	b2da      	uxtb	r2, r3
 801158e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011590:	771a      	strb	r2, [r3, #28]
      if (prev->polltmr >= prev->pollinterval) {
 8011592:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011594:	7f1a      	ldrb	r2, [r3, #28]
 8011596:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011598:	7f5b      	ldrb	r3, [r3, #29]
 801159a:	429a      	cmp	r2, r3
 801159c:	d325      	bcc.n	80115ea <tcp_slowtmr+0x56a>
        prev->polltmr = 0;
 801159e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80115a0:	2200      	movs	r2, #0
 80115a2:	771a      	strb	r2, [r3, #28]
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: polling application\n"));
        tcp_active_pcbs_changed = 0;
 80115a4:	4b1f      	ldr	r3, [pc, #124]	; (8011624 <tcp_slowtmr+0x5a4>)
 80115a6:	2200      	movs	r2, #0
 80115a8:	701a      	strb	r2, [r3, #0]
        TCP_EVENT_POLL(prev, err);
 80115aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80115ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80115b0:	2b00      	cmp	r3, #0
 80115b2:	d00b      	beq.n	80115cc <tcp_slowtmr+0x54c>
 80115b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80115b6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80115ba:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80115bc:	6912      	ldr	r2, [r2, #16]
 80115be:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80115c0:	4610      	mov	r0, r2
 80115c2:	4798      	blx	r3
 80115c4:	4603      	mov	r3, r0
 80115c6:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 80115ca:	e002      	b.n	80115d2 <tcp_slowtmr+0x552>
 80115cc:	2300      	movs	r3, #0
 80115ce:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (tcp_active_pcbs_changed) {
 80115d2:	4b14      	ldr	r3, [pc, #80]	; (8011624 <tcp_slowtmr+0x5a4>)
 80115d4:	781b      	ldrb	r3, [r3, #0]
 80115d6:	2b00      	cmp	r3, #0
 80115d8:	d000      	beq.n	80115dc <tcp_slowtmr+0x55c>
          goto tcp_slowtmr_start;
 80115da:	e562      	b.n	80110a2 <tcp_slowtmr+0x22>
        }
        /* if err == ERR_ABRT, 'prev' is already deallocated */
        if (err == ERR_OK) {
 80115dc:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 80115e0:	2b00      	cmp	r3, #0
 80115e2:	d102      	bne.n	80115ea <tcp_slowtmr+0x56a>
          tcp_output(prev);
 80115e4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80115e6:	f004 f89f 	bl	8015728 <tcp_output>
  while (pcb != NULL) {
 80115ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80115ec:	2b00      	cmp	r3, #0
 80115ee:	f47f ad5e 	bne.w	80110ae <tcp_slowtmr+0x2e>
    }
  }


  /* Steps through all of the TIME-WAIT PCBs. */
  prev = NULL;
 80115f2:	2300      	movs	r3, #0
 80115f4:	62bb      	str	r3, [r7, #40]	; 0x28
  pcb = tcp_tw_pcbs;
 80115f6:	4b0c      	ldr	r3, [pc, #48]	; (8011628 <tcp_slowtmr+0x5a8>)
 80115f8:	681b      	ldr	r3, [r3, #0]
 80115fa:	62fb      	str	r3, [r7, #44]	; 0x2c
  while (pcb != NULL) {
 80115fc:	e069      	b.n	80116d2 <tcp_slowtmr+0x652>
 80115fe:	bf00      	nop
 8011600:	20007ca4 	.word	0x20007ca4
 8011604:	000a4cb8 	.word	0x000a4cb8
 8011608:	10624dd3 	.word	0x10624dd3
 801160c:	000124f8 	.word	0x000124f8
 8011610:	20007ca0 	.word	0x20007ca0
 8011614:	08020cbc 	.word	0x08020cbc
 8011618:	080210f4 	.word	0x080210f4
 801161c:	08020d00 	.word	0x08020d00
 8011620:	08021120 	.word	0x08021120
 8011624:	20007c9c 	.word	0x20007c9c
 8011628:	20007cb0 	.word	0x20007cb0
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 801162c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801162e:	7d1b      	ldrb	r3, [r3, #20]
 8011630:	2b0a      	cmp	r3, #10
 8011632:	d006      	beq.n	8011642 <tcp_slowtmr+0x5c2>
 8011634:	4b2a      	ldr	r3, [pc, #168]	; (80116e0 <tcp_slowtmr+0x660>)
 8011636:	f240 52a1 	movw	r2, #1441	; 0x5a1
 801163a:	492a      	ldr	r1, [pc, #168]	; (80116e4 <tcp_slowtmr+0x664>)
 801163c:	482a      	ldr	r0, [pc, #168]	; (80116e8 <tcp_slowtmr+0x668>)
 801163e:	f009 fb73 	bl	801ad28 <iprintf>
    pcb_remove = 0;
 8011642:	2300      	movs	r3, #0
 8011644:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    /* Check if this PCB has stayed long enough in TIME-WAIT */
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 8011648:	4b28      	ldr	r3, [pc, #160]	; (80116ec <tcp_slowtmr+0x66c>)
 801164a:	681a      	ldr	r2, [r3, #0]
 801164c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801164e:	6a1b      	ldr	r3, [r3, #32]
 8011650:	1ad3      	subs	r3, r2, r3
 8011652:	2bf0      	cmp	r3, #240	; 0xf0
 8011654:	d904      	bls.n	8011660 <tcp_slowtmr+0x5e0>
      ++pcb_remove;
 8011656:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801165a:	3301      	adds	r3, #1
 801165c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 8011660:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011664:	2b00      	cmp	r3, #0
 8011666:	d02f      	beq.n	80116c8 <tcp_slowtmr+0x648>
      struct tcp_pcb *pcb2;
      tcp_pcb_purge(pcb);
 8011668:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801166a:	f000 fbf5 	bl	8011e58 <tcp_pcb_purge>
      /* Remove PCB from tcp_tw_pcbs list. */
      if (prev != NULL) {
 801166e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011670:	2b00      	cmp	r3, #0
 8011672:	d010      	beq.n	8011696 <tcp_slowtmr+0x616>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 8011674:	4b1e      	ldr	r3, [pc, #120]	; (80116f0 <tcp_slowtmr+0x670>)
 8011676:	681b      	ldr	r3, [r3, #0]
 8011678:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801167a:	429a      	cmp	r2, r3
 801167c:	d106      	bne.n	801168c <tcp_slowtmr+0x60c>
 801167e:	4b18      	ldr	r3, [pc, #96]	; (80116e0 <tcp_slowtmr+0x660>)
 8011680:	f240 52af 	movw	r2, #1455	; 0x5af
 8011684:	491b      	ldr	r1, [pc, #108]	; (80116f4 <tcp_slowtmr+0x674>)
 8011686:	4818      	ldr	r0, [pc, #96]	; (80116e8 <tcp_slowtmr+0x668>)
 8011688:	f009 fb4e 	bl	801ad28 <iprintf>
        prev->next = pcb->next;
 801168c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801168e:	68da      	ldr	r2, [r3, #12]
 8011690:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011692:	60da      	str	r2, [r3, #12]
 8011694:	e00f      	b.n	80116b6 <tcp_slowtmr+0x636>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 8011696:	4b16      	ldr	r3, [pc, #88]	; (80116f0 <tcp_slowtmr+0x670>)
 8011698:	681b      	ldr	r3, [r3, #0]
 801169a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801169c:	429a      	cmp	r2, r3
 801169e:	d006      	beq.n	80116ae <tcp_slowtmr+0x62e>
 80116a0:	4b0f      	ldr	r3, [pc, #60]	; (80116e0 <tcp_slowtmr+0x660>)
 80116a2:	f240 52b3 	movw	r2, #1459	; 0x5b3
 80116a6:	4914      	ldr	r1, [pc, #80]	; (80116f8 <tcp_slowtmr+0x678>)
 80116a8:	480f      	ldr	r0, [pc, #60]	; (80116e8 <tcp_slowtmr+0x668>)
 80116aa:	f009 fb3d 	bl	801ad28 <iprintf>
        tcp_tw_pcbs = pcb->next;
 80116ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80116b0:	68db      	ldr	r3, [r3, #12]
 80116b2:	4a0f      	ldr	r2, [pc, #60]	; (80116f0 <tcp_slowtmr+0x670>)
 80116b4:	6013      	str	r3, [r2, #0]
      }
      pcb2 = pcb;
 80116b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80116b8:	61fb      	str	r3, [r7, #28]
      pcb = pcb->next;
 80116ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80116bc:	68db      	ldr	r3, [r3, #12]
 80116be:	62fb      	str	r3, [r7, #44]	; 0x2c
      tcp_free(pcb2);
 80116c0:	69f8      	ldr	r0, [r7, #28]
 80116c2:	f7fe ff8f 	bl	80105e4 <tcp_free>
 80116c6:	e004      	b.n	80116d2 <tcp_slowtmr+0x652>
    } else {
      prev = pcb;
 80116c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80116ca:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 80116cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80116ce:	68db      	ldr	r3, [r3, #12]
 80116d0:	62fb      	str	r3, [r7, #44]	; 0x2c
  while (pcb != NULL) {
 80116d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80116d4:	2b00      	cmp	r3, #0
 80116d6:	d1a9      	bne.n	801162c <tcp_slowtmr+0x5ac>
    }
  }
}
 80116d8:	bf00      	nop
 80116da:	3730      	adds	r7, #48	; 0x30
 80116dc:	46bd      	mov	sp, r7
 80116de:	bdb0      	pop	{r4, r5, r7, pc}
 80116e0:	08020cbc 	.word	0x08020cbc
 80116e4:	0802114c 	.word	0x0802114c
 80116e8:	08020d00 	.word	0x08020d00
 80116ec:	20007ca4 	.word	0x20007ca4
 80116f0:	20007cb0 	.word	0x20007cb0
 80116f4:	0802117c 	.word	0x0802117c
 80116f8:	080211a4 	.word	0x080211a4

080116fc <tcp_fasttmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_fasttmr(void)
{
 80116fc:	b580      	push	{r7, lr}
 80116fe:	b082      	sub	sp, #8
 8011700:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;

  ++tcp_timer_ctr;
 8011702:	4b2d      	ldr	r3, [pc, #180]	; (80117b8 <tcp_fasttmr+0xbc>)
 8011704:	781b      	ldrb	r3, [r3, #0]
 8011706:	3301      	adds	r3, #1
 8011708:	b2da      	uxtb	r2, r3
 801170a:	4b2b      	ldr	r3, [pc, #172]	; (80117b8 <tcp_fasttmr+0xbc>)
 801170c:	701a      	strb	r2, [r3, #0]

tcp_fasttmr_start:
  pcb = tcp_active_pcbs;
 801170e:	4b2b      	ldr	r3, [pc, #172]	; (80117bc <tcp_fasttmr+0xc0>)
 8011710:	681b      	ldr	r3, [r3, #0]
 8011712:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 8011714:	e048      	b.n	80117a8 <tcp_fasttmr+0xac>
    if (pcb->last_timer != tcp_timer_ctr) {
 8011716:	687b      	ldr	r3, [r7, #4]
 8011718:	7f9a      	ldrb	r2, [r3, #30]
 801171a:	4b27      	ldr	r3, [pc, #156]	; (80117b8 <tcp_fasttmr+0xbc>)
 801171c:	781b      	ldrb	r3, [r3, #0]
 801171e:	429a      	cmp	r2, r3
 8011720:	d03f      	beq.n	80117a2 <tcp_fasttmr+0xa6>
      struct tcp_pcb *next;
      pcb->last_timer = tcp_timer_ctr;
 8011722:	4b25      	ldr	r3, [pc, #148]	; (80117b8 <tcp_fasttmr+0xbc>)
 8011724:	781a      	ldrb	r2, [r3, #0]
 8011726:	687b      	ldr	r3, [r7, #4]
 8011728:	779a      	strb	r2, [r3, #30]
      /* send delayed ACKs */
      if (pcb->flags & TF_ACK_DELAY) {
 801172a:	687b      	ldr	r3, [r7, #4]
 801172c:	8b5b      	ldrh	r3, [r3, #26]
 801172e:	f003 0301 	and.w	r3, r3, #1
 8011732:	2b00      	cmp	r3, #0
 8011734:	d010      	beq.n	8011758 <tcp_fasttmr+0x5c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: delayed ACK\n"));
        tcp_ack_now(pcb);
 8011736:	687b      	ldr	r3, [r7, #4]
 8011738:	8b5b      	ldrh	r3, [r3, #26]
 801173a:	f043 0302 	orr.w	r3, r3, #2
 801173e:	b29a      	uxth	r2, r3
 8011740:	687b      	ldr	r3, [r7, #4]
 8011742:	835a      	strh	r2, [r3, #26]
        tcp_output(pcb);
 8011744:	6878      	ldr	r0, [r7, #4]
 8011746:	f003 ffef 	bl	8015728 <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801174a:	687b      	ldr	r3, [r7, #4]
 801174c:	8b5b      	ldrh	r3, [r3, #26]
 801174e:	f023 0303 	bic.w	r3, r3, #3
 8011752:	b29a      	uxth	r2, r3
 8011754:	687b      	ldr	r3, [r7, #4]
 8011756:	835a      	strh	r2, [r3, #26]
      }
      /* send pending FIN */
      if (pcb->flags & TF_CLOSEPEND) {
 8011758:	687b      	ldr	r3, [r7, #4]
 801175a:	8b5b      	ldrh	r3, [r3, #26]
 801175c:	f003 0308 	and.w	r3, r3, #8
 8011760:	2b00      	cmp	r3, #0
 8011762:	d009      	beq.n	8011778 <tcp_fasttmr+0x7c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: pending FIN\n"));
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 8011764:	687b      	ldr	r3, [r7, #4]
 8011766:	8b5b      	ldrh	r3, [r3, #26]
 8011768:	f023 0308 	bic.w	r3, r3, #8
 801176c:	b29a      	uxth	r2, r3
 801176e:	687b      	ldr	r3, [r7, #4]
 8011770:	835a      	strh	r2, [r3, #26]
        tcp_close_shutdown_fin(pcb);
 8011772:	6878      	ldr	r0, [r7, #4]
 8011774:	f7ff f8c6 	bl	8010904 <tcp_close_shutdown_fin>
      }

      next = pcb->next;
 8011778:	687b      	ldr	r3, [r7, #4]
 801177a:	68db      	ldr	r3, [r3, #12]
 801177c:	603b      	str	r3, [r7, #0]

      /* If there is data which was previously "refused" by upper layer */
      if (pcb->refused_data != NULL) {
 801177e:	687b      	ldr	r3, [r7, #4]
 8011780:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8011782:	2b00      	cmp	r3, #0
 8011784:	d00a      	beq.n	801179c <tcp_fasttmr+0xa0>
        tcp_active_pcbs_changed = 0;
 8011786:	4b0e      	ldr	r3, [pc, #56]	; (80117c0 <tcp_fasttmr+0xc4>)
 8011788:	2200      	movs	r2, #0
 801178a:	701a      	strb	r2, [r3, #0]
        tcp_process_refused_data(pcb);
 801178c:	6878      	ldr	r0, [r7, #4]
 801178e:	f000 f819 	bl	80117c4 <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 8011792:	4b0b      	ldr	r3, [pc, #44]	; (80117c0 <tcp_fasttmr+0xc4>)
 8011794:	781b      	ldrb	r3, [r3, #0]
 8011796:	2b00      	cmp	r3, #0
 8011798:	d000      	beq.n	801179c <tcp_fasttmr+0xa0>
          /* application callback has changed the pcb list: restart the loop */
          goto tcp_fasttmr_start;
 801179a:	e7b8      	b.n	801170e <tcp_fasttmr+0x12>
        }
      }
      pcb = next;
 801179c:	683b      	ldr	r3, [r7, #0]
 801179e:	607b      	str	r3, [r7, #4]
 80117a0:	e002      	b.n	80117a8 <tcp_fasttmr+0xac>
    } else {
      pcb = pcb->next;
 80117a2:	687b      	ldr	r3, [r7, #4]
 80117a4:	68db      	ldr	r3, [r3, #12]
 80117a6:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 80117a8:	687b      	ldr	r3, [r7, #4]
 80117aa:	2b00      	cmp	r3, #0
 80117ac:	d1b3      	bne.n	8011716 <tcp_fasttmr+0x1a>
    }
  }
}
 80117ae:	bf00      	nop
 80117b0:	3708      	adds	r7, #8
 80117b2:	46bd      	mov	sp, r7
 80117b4:	bd80      	pop	{r7, pc}
 80117b6:	bf00      	nop
 80117b8:	20000892 	.word	0x20000892
 80117bc:	20007ca0 	.word	0x20007ca0
 80117c0:	20007c9c 	.word	0x20007c9c

080117c4 <tcp_process_refused_data>:
}

/** Pass pcb->refused_data to the recv callback */
err_t
tcp_process_refused_data(struct tcp_pcb *pcb)
{
 80117c4:	b590      	push	{r4, r7, lr}
 80117c6:	b085      	sub	sp, #20
 80117c8:	af00      	add	r7, sp, #0
 80117ca:	6078      	str	r0, [r7, #4]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  struct pbuf *rest;
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 80117cc:	687b      	ldr	r3, [r7, #4]
 80117ce:	2b00      	cmp	r3, #0
 80117d0:	d109      	bne.n	80117e6 <tcp_process_refused_data+0x22>
 80117d2:	4b37      	ldr	r3, [pc, #220]	; (80118b0 <tcp_process_refused_data+0xec>)
 80117d4:	f240 6209 	movw	r2, #1545	; 0x609
 80117d8:	4936      	ldr	r1, [pc, #216]	; (80118b4 <tcp_process_refused_data+0xf0>)
 80117da:	4837      	ldr	r0, [pc, #220]	; (80118b8 <tcp_process_refused_data+0xf4>)
 80117dc:	f009 faa4 	bl	801ad28 <iprintf>
 80117e0:	f06f 030f 	mvn.w	r3, #15
 80117e4:	e060      	b.n	80118a8 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  while (pcb->refused_data != NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
  {
    err_t err;
    u8_t refused_flags = pcb->refused_data->flags;
 80117e6:	687b      	ldr	r3, [r7, #4]
 80117e8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80117ea:	7b5b      	ldrb	r3, [r3, #13]
 80117ec:	73bb      	strb	r3, [r7, #14]
    /* set pcb->refused_data to NULL in case the callback frees it and then
       closes the pcb */
    struct pbuf *refused_data = pcb->refused_data;
 80117ee:	687b      	ldr	r3, [r7, #4]
 80117f0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80117f2:	60bb      	str	r3, [r7, #8]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
    pbuf_split_64k(refused_data, &rest);
    pcb->refused_data = rest;
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    pcb->refused_data = NULL;
 80117f4:	687b      	ldr	r3, [r7, #4]
 80117f6:	2200      	movs	r2, #0
 80117f8:	679a      	str	r2, [r3, #120]	; 0x78
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    /* Notify again application with data previously received. */
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: notify kept packet\n"));
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 80117fa:	687b      	ldr	r3, [r7, #4]
 80117fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8011800:	2b00      	cmp	r3, #0
 8011802:	d00b      	beq.n	801181c <tcp_process_refused_data+0x58>
 8011804:	687b      	ldr	r3, [r7, #4]
 8011806:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 801180a:	687b      	ldr	r3, [r7, #4]
 801180c:	6918      	ldr	r0, [r3, #16]
 801180e:	2300      	movs	r3, #0
 8011810:	68ba      	ldr	r2, [r7, #8]
 8011812:	6879      	ldr	r1, [r7, #4]
 8011814:	47a0      	blx	r4
 8011816:	4603      	mov	r3, r0
 8011818:	73fb      	strb	r3, [r7, #15]
 801181a:	e007      	b.n	801182c <tcp_process_refused_data+0x68>
 801181c:	2300      	movs	r3, #0
 801181e:	68ba      	ldr	r2, [r7, #8]
 8011820:	6879      	ldr	r1, [r7, #4]
 8011822:	2000      	movs	r0, #0
 8011824:	f000 f8a2 	bl	801196c <tcp_recv_null>
 8011828:	4603      	mov	r3, r0
 801182a:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 801182c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011830:	2b00      	cmp	r3, #0
 8011832:	d12a      	bne.n	801188a <tcp_process_refused_data+0xc6>
      /* did refused_data include a FIN? */
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 8011834:	7bbb      	ldrb	r3, [r7, #14]
 8011836:	f003 0320 	and.w	r3, r3, #32
 801183a:	2b00      	cmp	r3, #0
 801183c:	d033      	beq.n	80118a6 <tcp_process_refused_data+0xe2>
          && (rest == NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
         ) {
        /* correct rcv_wnd as the application won't call tcp_recved()
           for the FIN's seqno */
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 801183e:	687b      	ldr	r3, [r7, #4]
 8011840:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8011842:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 8011846:	d005      	beq.n	8011854 <tcp_process_refused_data+0x90>
          pcb->rcv_wnd++;
 8011848:	687b      	ldr	r3, [r7, #4]
 801184a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801184c:	3301      	adds	r3, #1
 801184e:	b29a      	uxth	r2, r3
 8011850:	687b      	ldr	r3, [r7, #4]
 8011852:	851a      	strh	r2, [r3, #40]	; 0x28
        }
        TCP_EVENT_CLOSED(pcb, err);
 8011854:	687b      	ldr	r3, [r7, #4]
 8011856:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 801185a:	2b00      	cmp	r3, #0
 801185c:	d00b      	beq.n	8011876 <tcp_process_refused_data+0xb2>
 801185e:	687b      	ldr	r3, [r7, #4]
 8011860:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 8011864:	687b      	ldr	r3, [r7, #4]
 8011866:	6918      	ldr	r0, [r3, #16]
 8011868:	2300      	movs	r3, #0
 801186a:	2200      	movs	r2, #0
 801186c:	6879      	ldr	r1, [r7, #4]
 801186e:	47a0      	blx	r4
 8011870:	4603      	mov	r3, r0
 8011872:	73fb      	strb	r3, [r7, #15]
 8011874:	e001      	b.n	801187a <tcp_process_refused_data+0xb6>
 8011876:	2300      	movs	r3, #0
 8011878:	73fb      	strb	r3, [r7, #15]
        if (err == ERR_ABRT) {
 801187a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801187e:	f113 0f0d 	cmn.w	r3, #13
 8011882:	d110      	bne.n	80118a6 <tcp_process_refused_data+0xe2>
          return ERR_ABRT;
 8011884:	f06f 030c 	mvn.w	r3, #12
 8011888:	e00e      	b.n	80118a8 <tcp_process_refused_data+0xe4>
        }
      }
    } else if (err == ERR_ABRT) {
 801188a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801188e:	f113 0f0d 	cmn.w	r3, #13
 8011892:	d102      	bne.n	801189a <tcp_process_refused_data+0xd6>
      /* if err == ERR_ABRT, 'pcb' is already deallocated */
      /* Drop incoming packets because pcb is "full" (only if the incoming
         segment contains data). */
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: drop incoming packets, because pcb is \"full\"\n"));
      return ERR_ABRT;
 8011894:	f06f 030c 	mvn.w	r3, #12
 8011898:	e006      	b.n	80118a8 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
      if (rest != NULL) {
        pbuf_cat(refused_data, rest);
      }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
      pcb->refused_data = refused_data;
 801189a:	687b      	ldr	r3, [r7, #4]
 801189c:	68ba      	ldr	r2, [r7, #8]
 801189e:	679a      	str	r2, [r3, #120]	; 0x78
      return ERR_INPROGRESS;
 80118a0:	f06f 0304 	mvn.w	r3, #4
 80118a4:	e000      	b.n	80118a8 <tcp_process_refused_data+0xe4>
    }
  }
  return ERR_OK;
 80118a6:	2300      	movs	r3, #0
}
 80118a8:	4618      	mov	r0, r3
 80118aa:	3714      	adds	r7, #20
 80118ac:	46bd      	mov	sp, r7
 80118ae:	bd90      	pop	{r4, r7, pc}
 80118b0:	08020cbc 	.word	0x08020cbc
 80118b4:	080211cc 	.word	0x080211cc
 80118b8:	08020d00 	.word	0x08020d00

080118bc <tcp_segs_free>:
 *
 * @param seg tcp_seg list of TCP segments to free
 */
void
tcp_segs_free(struct tcp_seg *seg)
{
 80118bc:	b580      	push	{r7, lr}
 80118be:	b084      	sub	sp, #16
 80118c0:	af00      	add	r7, sp, #0
 80118c2:	6078      	str	r0, [r7, #4]
  while (seg != NULL) {
 80118c4:	e007      	b.n	80118d6 <tcp_segs_free+0x1a>
    struct tcp_seg *next = seg->next;
 80118c6:	687b      	ldr	r3, [r7, #4]
 80118c8:	681b      	ldr	r3, [r3, #0]
 80118ca:	60fb      	str	r3, [r7, #12]
    tcp_seg_free(seg);
 80118cc:	6878      	ldr	r0, [r7, #4]
 80118ce:	f000 f809 	bl	80118e4 <tcp_seg_free>
    seg = next;
 80118d2:	68fb      	ldr	r3, [r7, #12]
 80118d4:	607b      	str	r3, [r7, #4]
  while (seg != NULL) {
 80118d6:	687b      	ldr	r3, [r7, #4]
 80118d8:	2b00      	cmp	r3, #0
 80118da:	d1f4      	bne.n	80118c6 <tcp_segs_free+0xa>
  }
}
 80118dc:	bf00      	nop
 80118de:	3710      	adds	r7, #16
 80118e0:	46bd      	mov	sp, r7
 80118e2:	bd80      	pop	{r7, pc}

080118e4 <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 80118e4:	b580      	push	{r7, lr}
 80118e6:	b082      	sub	sp, #8
 80118e8:	af00      	add	r7, sp, #0
 80118ea:	6078      	str	r0, [r7, #4]
  if (seg != NULL) {
 80118ec:	687b      	ldr	r3, [r7, #4]
 80118ee:	2b00      	cmp	r3, #0
 80118f0:	d00c      	beq.n	801190c <tcp_seg_free+0x28>
    if (seg->p != NULL) {
 80118f2:	687b      	ldr	r3, [r7, #4]
 80118f4:	685b      	ldr	r3, [r3, #4]
 80118f6:	2b00      	cmp	r3, #0
 80118f8:	d004      	beq.n	8011904 <tcp_seg_free+0x20>
      pbuf_free(seg->p);
 80118fa:	687b      	ldr	r3, [r7, #4]
 80118fc:	685b      	ldr	r3, [r3, #4]
 80118fe:	4618      	mov	r0, r3
 8011900:	f7fe fbb4 	bl	801006c <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 8011904:	6879      	ldr	r1, [r7, #4]
 8011906:	2003      	movs	r0, #3
 8011908:	f7fd fd88 	bl	800f41c <memp_free>
  }
}
 801190c:	bf00      	nop
 801190e:	3708      	adds	r7, #8
 8011910:	46bd      	mov	sp, r7
 8011912:	bd80      	pop	{r7, pc}

08011914 <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 8011914:	b580      	push	{r7, lr}
 8011916:	b084      	sub	sp, #16
 8011918:	af00      	add	r7, sp, #0
 801191a:	6078      	str	r0, [r7, #4]
  struct tcp_seg *cseg;

  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 801191c:	687b      	ldr	r3, [r7, #4]
 801191e:	2b00      	cmp	r3, #0
 8011920:	d106      	bne.n	8011930 <tcp_seg_copy+0x1c>
 8011922:	4b0f      	ldr	r3, [pc, #60]	; (8011960 <tcp_seg_copy+0x4c>)
 8011924:	f240 6282 	movw	r2, #1666	; 0x682
 8011928:	490e      	ldr	r1, [pc, #56]	; (8011964 <tcp_seg_copy+0x50>)
 801192a:	480f      	ldr	r0, [pc, #60]	; (8011968 <tcp_seg_copy+0x54>)
 801192c:	f009 f9fc 	bl	801ad28 <iprintf>

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 8011930:	2003      	movs	r0, #3
 8011932:	f7fd fd21 	bl	800f378 <memp_malloc>
 8011936:	60f8      	str	r0, [r7, #12]
  if (cseg == NULL) {
 8011938:	68fb      	ldr	r3, [r7, #12]
 801193a:	2b00      	cmp	r3, #0
 801193c:	d101      	bne.n	8011942 <tcp_seg_copy+0x2e>
    return NULL;
 801193e:	2300      	movs	r3, #0
 8011940:	e00a      	b.n	8011958 <tcp_seg_copy+0x44>
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 8011942:	2210      	movs	r2, #16
 8011944:	6879      	ldr	r1, [r7, #4]
 8011946:	68f8      	ldr	r0, [r7, #12]
 8011948:	f008 fb05 	bl	8019f56 <memcpy>
  pbuf_ref(cseg->p);
 801194c:	68fb      	ldr	r3, [r7, #12]
 801194e:	685b      	ldr	r3, [r3, #4]
 8011950:	4618      	mov	r0, r3
 8011952:	f7fe fc31 	bl	80101b8 <pbuf_ref>
  return cseg;
 8011956:	68fb      	ldr	r3, [r7, #12]
}
 8011958:	4618      	mov	r0, r3
 801195a:	3710      	adds	r7, #16
 801195c:	46bd      	mov	sp, r7
 801195e:	bd80      	pop	{r7, pc}
 8011960:	08020cbc 	.word	0x08020cbc
 8011964:	08021210 	.word	0x08021210
 8011968:	08020d00 	.word	0x08020d00

0801196c <tcp_recv_null>:
 * Default receive callback that is called if the user didn't register
 * a recv callback for the pcb.
 */
err_t
tcp_recv_null(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 801196c:	b580      	push	{r7, lr}
 801196e:	b084      	sub	sp, #16
 8011970:	af00      	add	r7, sp, #0
 8011972:	60f8      	str	r0, [r7, #12]
 8011974:	60b9      	str	r1, [r7, #8]
 8011976:	607a      	str	r2, [r7, #4]
 8011978:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(arg);

  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 801197a:	68bb      	ldr	r3, [r7, #8]
 801197c:	2b00      	cmp	r3, #0
 801197e:	d109      	bne.n	8011994 <tcp_recv_null+0x28>
 8011980:	4b12      	ldr	r3, [pc, #72]	; (80119cc <tcp_recv_null+0x60>)
 8011982:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 8011986:	4912      	ldr	r1, [pc, #72]	; (80119d0 <tcp_recv_null+0x64>)
 8011988:	4812      	ldr	r0, [pc, #72]	; (80119d4 <tcp_recv_null+0x68>)
 801198a:	f009 f9cd 	bl	801ad28 <iprintf>
 801198e:	f06f 030f 	mvn.w	r3, #15
 8011992:	e016      	b.n	80119c2 <tcp_recv_null+0x56>

  if (p != NULL) {
 8011994:	687b      	ldr	r3, [r7, #4]
 8011996:	2b00      	cmp	r3, #0
 8011998:	d009      	beq.n	80119ae <tcp_recv_null+0x42>
    tcp_recved(pcb, p->tot_len);
 801199a:	687b      	ldr	r3, [r7, #4]
 801199c:	891b      	ldrh	r3, [r3, #8]
 801199e:	4619      	mov	r1, r3
 80119a0:	68b8      	ldr	r0, [r7, #8]
 80119a2:	f7ff f9bf 	bl	8010d24 <tcp_recved>
    pbuf_free(p);
 80119a6:	6878      	ldr	r0, [r7, #4]
 80119a8:	f7fe fb60 	bl	801006c <pbuf_free>
 80119ac:	e008      	b.n	80119c0 <tcp_recv_null+0x54>
  } else if (err == ERR_OK) {
 80119ae:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80119b2:	2b00      	cmp	r3, #0
 80119b4:	d104      	bne.n	80119c0 <tcp_recv_null+0x54>
    return tcp_close(pcb);
 80119b6:	68b8      	ldr	r0, [r7, #8]
 80119b8:	f7ff f80a 	bl	80109d0 <tcp_close>
 80119bc:	4603      	mov	r3, r0
 80119be:	e000      	b.n	80119c2 <tcp_recv_null+0x56>
  }
  return ERR_OK;
 80119c0:	2300      	movs	r3, #0
}
 80119c2:	4618      	mov	r0, r3
 80119c4:	3710      	adds	r7, #16
 80119c6:	46bd      	mov	sp, r7
 80119c8:	bd80      	pop	{r7, pc}
 80119ca:	bf00      	nop
 80119cc:	08020cbc 	.word	0x08020cbc
 80119d0:	0802122c 	.word	0x0802122c
 80119d4:	08020d00 	.word	0x08020d00

080119d8 <tcp_kill_prio>:
 *
 * @param prio minimum priority
 */
static void
tcp_kill_prio(u8_t prio)
{
 80119d8:	b580      	push	{r7, lr}
 80119da:	b086      	sub	sp, #24
 80119dc:	af00      	add	r7, sp, #0
 80119de:	4603      	mov	r3, r0
 80119e0:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;
  u8_t mprio;

  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 80119e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80119e6:	2b00      	cmp	r3, #0
 80119e8:	db01      	blt.n	80119ee <tcp_kill_prio+0x16>
 80119ea:	79fb      	ldrb	r3, [r7, #7]
 80119ec:	e000      	b.n	80119f0 <tcp_kill_prio+0x18>
 80119ee:	237f      	movs	r3, #127	; 0x7f
 80119f0:	72fb      	strb	r3, [r7, #11]

  /* We want to kill connections with a lower prio, so bail out if 
   * supplied prio is 0 - there can never be a lower prio
   */
  if (mprio == 0) {
 80119f2:	7afb      	ldrb	r3, [r7, #11]
 80119f4:	2b00      	cmp	r3, #0
 80119f6:	d034      	beq.n	8011a62 <tcp_kill_prio+0x8a>
  /* We only want kill connections with a lower prio, so decrement prio by one 
   * and start searching for oldest connection with same or lower priority than mprio.
   * We want to find the connections with the lowest possible prio, and among
   * these the one with the longest inactivity time.
   */
  mprio--;
 80119f8:	7afb      	ldrb	r3, [r7, #11]
 80119fa:	3b01      	subs	r3, #1
 80119fc:	72fb      	strb	r3, [r7, #11]

  inactivity = 0;
 80119fe:	2300      	movs	r3, #0
 8011a00:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 8011a02:	2300      	movs	r3, #0
 8011a04:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8011a06:	4b19      	ldr	r3, [pc, #100]	; (8011a6c <tcp_kill_prio+0x94>)
 8011a08:	681b      	ldr	r3, [r3, #0]
 8011a0a:	617b      	str	r3, [r7, #20]
 8011a0c:	e01f      	b.n	8011a4e <tcp_kill_prio+0x76>
        /* lower prio is always a kill candidate */
    if ((pcb->prio < mprio) ||
 8011a0e:	697b      	ldr	r3, [r7, #20]
 8011a10:	7d5b      	ldrb	r3, [r3, #21]
 8011a12:	7afa      	ldrb	r2, [r7, #11]
 8011a14:	429a      	cmp	r2, r3
 8011a16:	d80c      	bhi.n	8011a32 <tcp_kill_prio+0x5a>
        /* longer inactivity is also a kill candidate */
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 8011a18:	697b      	ldr	r3, [r7, #20]
 8011a1a:	7d5b      	ldrb	r3, [r3, #21]
    if ((pcb->prio < mprio) ||
 8011a1c:	7afa      	ldrb	r2, [r7, #11]
 8011a1e:	429a      	cmp	r2, r3
 8011a20:	d112      	bne.n	8011a48 <tcp_kill_prio+0x70>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 8011a22:	4b13      	ldr	r3, [pc, #76]	; (8011a70 <tcp_kill_prio+0x98>)
 8011a24:	681a      	ldr	r2, [r3, #0]
 8011a26:	697b      	ldr	r3, [r7, #20]
 8011a28:	6a1b      	ldr	r3, [r3, #32]
 8011a2a:	1ad3      	subs	r3, r2, r3
 8011a2c:	68fa      	ldr	r2, [r7, #12]
 8011a2e:	429a      	cmp	r2, r3
 8011a30:	d80a      	bhi.n	8011a48 <tcp_kill_prio+0x70>
      inactivity = tcp_ticks - pcb->tmr;
 8011a32:	4b0f      	ldr	r3, [pc, #60]	; (8011a70 <tcp_kill_prio+0x98>)
 8011a34:	681a      	ldr	r2, [r3, #0]
 8011a36:	697b      	ldr	r3, [r7, #20]
 8011a38:	6a1b      	ldr	r3, [r3, #32]
 8011a3a:	1ad3      	subs	r3, r2, r3
 8011a3c:	60fb      	str	r3, [r7, #12]
      inactive   = pcb;
 8011a3e:	697b      	ldr	r3, [r7, #20]
 8011a40:	613b      	str	r3, [r7, #16]
      mprio      = pcb->prio;
 8011a42:	697b      	ldr	r3, [r7, #20]
 8011a44:	7d5b      	ldrb	r3, [r3, #21]
 8011a46:	72fb      	strb	r3, [r7, #11]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8011a48:	697b      	ldr	r3, [r7, #20]
 8011a4a:	68db      	ldr	r3, [r3, #12]
 8011a4c:	617b      	str	r3, [r7, #20]
 8011a4e:	697b      	ldr	r3, [r7, #20]
 8011a50:	2b00      	cmp	r3, #0
 8011a52:	d1dc      	bne.n	8011a0e <tcp_kill_prio+0x36>
    }
  }
  if (inactive != NULL) {
 8011a54:	693b      	ldr	r3, [r7, #16]
 8011a56:	2b00      	cmp	r3, #0
 8011a58:	d004      	beq.n	8011a64 <tcp_kill_prio+0x8c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_prio: killing oldest PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 8011a5a:	6938      	ldr	r0, [r7, #16]
 8011a5c:	f7ff f8fc 	bl	8010c58 <tcp_abort>
 8011a60:	e000      	b.n	8011a64 <tcp_kill_prio+0x8c>
    return;
 8011a62:	bf00      	nop
  }
}
 8011a64:	3718      	adds	r7, #24
 8011a66:	46bd      	mov	sp, r7
 8011a68:	bd80      	pop	{r7, pc}
 8011a6a:	bf00      	nop
 8011a6c:	20007ca0 	.word	0x20007ca0
 8011a70:	20007ca4 	.word	0x20007ca4

08011a74 <tcp_kill_state>:
 * Kills the oldest connection that is in specific state.
 * Called from tcp_alloc() for LAST_ACK and CLOSING if no more connections are available.
 */
static void
tcp_kill_state(enum tcp_state state)
{
 8011a74:	b580      	push	{r7, lr}
 8011a76:	b086      	sub	sp, #24
 8011a78:	af00      	add	r7, sp, #0
 8011a7a:	4603      	mov	r3, r0
 8011a7c:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 8011a7e:	79fb      	ldrb	r3, [r7, #7]
 8011a80:	2b08      	cmp	r3, #8
 8011a82:	d009      	beq.n	8011a98 <tcp_kill_state+0x24>
 8011a84:	79fb      	ldrb	r3, [r7, #7]
 8011a86:	2b09      	cmp	r3, #9
 8011a88:	d006      	beq.n	8011a98 <tcp_kill_state+0x24>
 8011a8a:	4b1a      	ldr	r3, [pc, #104]	; (8011af4 <tcp_kill_state+0x80>)
 8011a8c:	f240 62dd 	movw	r2, #1757	; 0x6dd
 8011a90:	4919      	ldr	r1, [pc, #100]	; (8011af8 <tcp_kill_state+0x84>)
 8011a92:	481a      	ldr	r0, [pc, #104]	; (8011afc <tcp_kill_state+0x88>)
 8011a94:	f009 f948 	bl	801ad28 <iprintf>

  inactivity = 0;
 8011a98:	2300      	movs	r3, #0
 8011a9a:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 8011a9c:	2300      	movs	r3, #0
 8011a9e:	613b      	str	r3, [r7, #16]
  /* Go through the list of active pcbs and get the oldest pcb that is in state
     CLOSING/LAST_ACK. */
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8011aa0:	4b17      	ldr	r3, [pc, #92]	; (8011b00 <tcp_kill_state+0x8c>)
 8011aa2:	681b      	ldr	r3, [r3, #0]
 8011aa4:	617b      	str	r3, [r7, #20]
 8011aa6:	e017      	b.n	8011ad8 <tcp_kill_state+0x64>
    if (pcb->state == state) {
 8011aa8:	697b      	ldr	r3, [r7, #20]
 8011aaa:	7d1b      	ldrb	r3, [r3, #20]
 8011aac:	79fa      	ldrb	r2, [r7, #7]
 8011aae:	429a      	cmp	r2, r3
 8011ab0:	d10f      	bne.n	8011ad2 <tcp_kill_state+0x5e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8011ab2:	4b14      	ldr	r3, [pc, #80]	; (8011b04 <tcp_kill_state+0x90>)
 8011ab4:	681a      	ldr	r2, [r3, #0]
 8011ab6:	697b      	ldr	r3, [r7, #20]
 8011ab8:	6a1b      	ldr	r3, [r3, #32]
 8011aba:	1ad3      	subs	r3, r2, r3
 8011abc:	68fa      	ldr	r2, [r7, #12]
 8011abe:	429a      	cmp	r2, r3
 8011ac0:	d807      	bhi.n	8011ad2 <tcp_kill_state+0x5e>
        inactivity = tcp_ticks - pcb->tmr;
 8011ac2:	4b10      	ldr	r3, [pc, #64]	; (8011b04 <tcp_kill_state+0x90>)
 8011ac4:	681a      	ldr	r2, [r3, #0]
 8011ac6:	697b      	ldr	r3, [r7, #20]
 8011ac8:	6a1b      	ldr	r3, [r3, #32]
 8011aca:	1ad3      	subs	r3, r2, r3
 8011acc:	60fb      	str	r3, [r7, #12]
        inactive = pcb;
 8011ace:	697b      	ldr	r3, [r7, #20]
 8011ad0:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8011ad2:	697b      	ldr	r3, [r7, #20]
 8011ad4:	68db      	ldr	r3, [r3, #12]
 8011ad6:	617b      	str	r3, [r7, #20]
 8011ad8:	697b      	ldr	r3, [r7, #20]
 8011ada:	2b00      	cmp	r3, #0
 8011adc:	d1e4      	bne.n	8011aa8 <tcp_kill_state+0x34>
      }
    }
  }
  if (inactive != NULL) {
 8011ade:	693b      	ldr	r3, [r7, #16]
 8011ae0:	2b00      	cmp	r3, #0
 8011ae2:	d003      	beq.n	8011aec <tcp_kill_state+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_closing: killing oldest %s PCB %p (%"S32_F")\n",
                            tcp_state_str[state], (void *)inactive, inactivity));
    /* Don't send a RST, since no data is lost. */
    tcp_abandon(inactive, 0);
 8011ae4:	2100      	movs	r1, #0
 8011ae6:	6938      	ldr	r0, [r7, #16]
 8011ae8:	f7fe fff8 	bl	8010adc <tcp_abandon>
  }
}
 8011aec:	bf00      	nop
 8011aee:	3718      	adds	r7, #24
 8011af0:	46bd      	mov	sp, r7
 8011af2:	bd80      	pop	{r7, pc}
 8011af4:	08020cbc 	.word	0x08020cbc
 8011af8:	08021248 	.word	0x08021248
 8011afc:	08020d00 	.word	0x08020d00
 8011b00:	20007ca0 	.word	0x20007ca0
 8011b04:	20007ca4 	.word	0x20007ca4

08011b08 <tcp_kill_timewait>:
 * Kills the oldest connection that is in TIME_WAIT state.
 * Called from tcp_alloc() if no more connections are available.
 */
static void
tcp_kill_timewait(void)
{
 8011b08:	b580      	push	{r7, lr}
 8011b0a:	b084      	sub	sp, #16
 8011b0c:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  inactivity = 0;
 8011b0e:	2300      	movs	r3, #0
 8011b10:	607b      	str	r3, [r7, #4]
  inactive = NULL;
 8011b12:	2300      	movs	r3, #0
 8011b14:	60bb      	str	r3, [r7, #8]
  /* Go through the list of TIME_WAIT pcbs and get the oldest pcb. */
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8011b16:	4b12      	ldr	r3, [pc, #72]	; (8011b60 <tcp_kill_timewait+0x58>)
 8011b18:	681b      	ldr	r3, [r3, #0]
 8011b1a:	60fb      	str	r3, [r7, #12]
 8011b1c:	e012      	b.n	8011b44 <tcp_kill_timewait+0x3c>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8011b1e:	4b11      	ldr	r3, [pc, #68]	; (8011b64 <tcp_kill_timewait+0x5c>)
 8011b20:	681a      	ldr	r2, [r3, #0]
 8011b22:	68fb      	ldr	r3, [r7, #12]
 8011b24:	6a1b      	ldr	r3, [r3, #32]
 8011b26:	1ad3      	subs	r3, r2, r3
 8011b28:	687a      	ldr	r2, [r7, #4]
 8011b2a:	429a      	cmp	r2, r3
 8011b2c:	d807      	bhi.n	8011b3e <tcp_kill_timewait+0x36>
      inactivity = tcp_ticks - pcb->tmr;
 8011b2e:	4b0d      	ldr	r3, [pc, #52]	; (8011b64 <tcp_kill_timewait+0x5c>)
 8011b30:	681a      	ldr	r2, [r3, #0]
 8011b32:	68fb      	ldr	r3, [r7, #12]
 8011b34:	6a1b      	ldr	r3, [r3, #32]
 8011b36:	1ad3      	subs	r3, r2, r3
 8011b38:	607b      	str	r3, [r7, #4]
      inactive = pcb;
 8011b3a:	68fb      	ldr	r3, [r7, #12]
 8011b3c:	60bb      	str	r3, [r7, #8]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8011b3e:	68fb      	ldr	r3, [r7, #12]
 8011b40:	68db      	ldr	r3, [r3, #12]
 8011b42:	60fb      	str	r3, [r7, #12]
 8011b44:	68fb      	ldr	r3, [r7, #12]
 8011b46:	2b00      	cmp	r3, #0
 8011b48:	d1e9      	bne.n	8011b1e <tcp_kill_timewait+0x16>
    }
  }
  if (inactive != NULL) {
 8011b4a:	68bb      	ldr	r3, [r7, #8]
 8011b4c:	2b00      	cmp	r3, #0
 8011b4e:	d002      	beq.n	8011b56 <tcp_kill_timewait+0x4e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_timewait: killing oldest TIME-WAIT PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 8011b50:	68b8      	ldr	r0, [r7, #8]
 8011b52:	f7ff f881 	bl	8010c58 <tcp_abort>
  }
}
 8011b56:	bf00      	nop
 8011b58:	3710      	adds	r7, #16
 8011b5a:	46bd      	mov	sp, r7
 8011b5c:	bd80      	pop	{r7, pc}
 8011b5e:	bf00      	nop
 8011b60:	20007cb0 	.word	0x20007cb0
 8011b64:	20007ca4 	.word	0x20007ca4

08011b68 <tcp_handle_closepend>:
 * now send the FIN (which failed before), the pcb might be in a state that is
 * OK for us to now free it.
 */
static void
tcp_handle_closepend(void)
{
 8011b68:	b580      	push	{r7, lr}
 8011b6a:	b082      	sub	sp, #8
 8011b6c:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb = tcp_active_pcbs;
 8011b6e:	4b10      	ldr	r3, [pc, #64]	; (8011bb0 <tcp_handle_closepend+0x48>)
 8011b70:	681b      	ldr	r3, [r3, #0]
 8011b72:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 8011b74:	e014      	b.n	8011ba0 <tcp_handle_closepend+0x38>
    struct tcp_pcb *next = pcb->next;
 8011b76:	687b      	ldr	r3, [r7, #4]
 8011b78:	68db      	ldr	r3, [r3, #12]
 8011b7a:	603b      	str	r3, [r7, #0]
    /* send pending FIN */
    if (pcb->flags & TF_CLOSEPEND) {
 8011b7c:	687b      	ldr	r3, [r7, #4]
 8011b7e:	8b5b      	ldrh	r3, [r3, #26]
 8011b80:	f003 0308 	and.w	r3, r3, #8
 8011b84:	2b00      	cmp	r3, #0
 8011b86:	d009      	beq.n	8011b9c <tcp_handle_closepend+0x34>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_handle_closepend: pending FIN\n"));
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 8011b88:	687b      	ldr	r3, [r7, #4]
 8011b8a:	8b5b      	ldrh	r3, [r3, #26]
 8011b8c:	f023 0308 	bic.w	r3, r3, #8
 8011b90:	b29a      	uxth	r2, r3
 8011b92:	687b      	ldr	r3, [r7, #4]
 8011b94:	835a      	strh	r2, [r3, #26]
      tcp_close_shutdown_fin(pcb);
 8011b96:	6878      	ldr	r0, [r7, #4]
 8011b98:	f7fe feb4 	bl	8010904 <tcp_close_shutdown_fin>
    }
    pcb = next;
 8011b9c:	683b      	ldr	r3, [r7, #0]
 8011b9e:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 8011ba0:	687b      	ldr	r3, [r7, #4]
 8011ba2:	2b00      	cmp	r3, #0
 8011ba4:	d1e7      	bne.n	8011b76 <tcp_handle_closepend+0xe>
  }
}
 8011ba6:	bf00      	nop
 8011ba8:	3708      	adds	r7, #8
 8011baa:	46bd      	mov	sp, r7
 8011bac:	bd80      	pop	{r7, pc}
 8011bae:	bf00      	nop
 8011bb0:	20007ca0 	.word	0x20007ca0

08011bb4 <tcp_alloc>:
 * @param prio priority for the new pcb
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_alloc(u8_t prio)
{
 8011bb4:	b580      	push	{r7, lr}
 8011bb6:	b084      	sub	sp, #16
 8011bb8:	af00      	add	r7, sp, #0
 8011bba:	4603      	mov	r3, r0
 8011bbc:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8011bbe:	2001      	movs	r0, #1
 8011bc0:	f7fd fbda 	bl	800f378 <memp_malloc>
 8011bc4:	60f8      	str	r0, [r7, #12]
  if (pcb == NULL) {
 8011bc6:	68fb      	ldr	r3, [r7, #12]
 8011bc8:	2b00      	cmp	r3, #0
 8011bca:	d126      	bne.n	8011c1a <tcp_alloc+0x66>
    /* Try to send FIN for all pcbs stuck in TF_CLOSEPEND first */
    tcp_handle_closepend();
 8011bcc:	f7ff ffcc 	bl	8011b68 <tcp_handle_closepend>

    /* Try killing oldest connection in TIME-WAIT. */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest TIME-WAIT connection\n"));
    tcp_kill_timewait();
 8011bd0:	f7ff ff9a 	bl	8011b08 <tcp_kill_timewait>
    /* Try to allocate a tcp_pcb again. */
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8011bd4:	2001      	movs	r0, #1
 8011bd6:	f7fd fbcf 	bl	800f378 <memp_malloc>
 8011bda:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 8011bdc:	68fb      	ldr	r3, [r7, #12]
 8011bde:	2b00      	cmp	r3, #0
 8011be0:	d11b      	bne.n	8011c1a <tcp_alloc+0x66>
      /* Try killing oldest connection in LAST-ACK (these wouldn't go to TIME-WAIT). */
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest LAST-ACK connection\n"));
      tcp_kill_state(LAST_ACK);
 8011be2:	2009      	movs	r0, #9
 8011be4:	f7ff ff46 	bl	8011a74 <tcp_kill_state>
      /* Try to allocate a tcp_pcb again. */
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8011be8:	2001      	movs	r0, #1
 8011bea:	f7fd fbc5 	bl	800f378 <memp_malloc>
 8011bee:	60f8      	str	r0, [r7, #12]
      if (pcb == NULL) {
 8011bf0:	68fb      	ldr	r3, [r7, #12]
 8011bf2:	2b00      	cmp	r3, #0
 8011bf4:	d111      	bne.n	8011c1a <tcp_alloc+0x66>
        /* Try killing oldest connection in CLOSING. */
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest CLOSING connection\n"));
        tcp_kill_state(CLOSING);
 8011bf6:	2008      	movs	r0, #8
 8011bf8:	f7ff ff3c 	bl	8011a74 <tcp_kill_state>
        /* Try to allocate a tcp_pcb again. */
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8011bfc:	2001      	movs	r0, #1
 8011bfe:	f7fd fbbb 	bl	800f378 <memp_malloc>
 8011c02:	60f8      	str	r0, [r7, #12]
        if (pcb == NULL) {
 8011c04:	68fb      	ldr	r3, [r7, #12]
 8011c06:	2b00      	cmp	r3, #0
 8011c08:	d107      	bne.n	8011c1a <tcp_alloc+0x66>
          /* Try killing oldest active connection with lower priority than the new one. */
          LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing oldest connection with prio lower than %d\n", prio));
          tcp_kill_prio(prio);
 8011c0a:	79fb      	ldrb	r3, [r7, #7]
 8011c0c:	4618      	mov	r0, r3
 8011c0e:	f7ff fee3 	bl	80119d8 <tcp_kill_prio>
          /* Try to allocate a tcp_pcb again. */
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8011c12:	2001      	movs	r0, #1
 8011c14:	f7fd fbb0 	bl	800f378 <memp_malloc>
 8011c18:	60f8      	str	r0, [r7, #12]
    if (pcb != NULL) {
      /* adjust err stats: memp_malloc failed above */
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
    }
  }
  if (pcb != NULL) {
 8011c1a:	68fb      	ldr	r3, [r7, #12]
 8011c1c:	2b00      	cmp	r3, #0
 8011c1e:	d03f      	beq.n	8011ca0 <tcp_alloc+0xec>
    /* zero out the whole pcb, so there is no need to initialize members to zero */
    memset(pcb, 0, sizeof(struct tcp_pcb));
 8011c20:	229c      	movs	r2, #156	; 0x9c
 8011c22:	2100      	movs	r1, #0
 8011c24:	68f8      	ldr	r0, [r7, #12]
 8011c26:	f008 f9ba 	bl	8019f9e <memset>
    pcb->prio = prio;
 8011c2a:	68fb      	ldr	r3, [r7, #12]
 8011c2c:	79fa      	ldrb	r2, [r7, #7]
 8011c2e:	755a      	strb	r2, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 8011c30:	68fb      	ldr	r3, [r7, #12]
 8011c32:	f44f 6286 	mov.w	r2, #1072	; 0x430
 8011c36:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
    /* Start with a window that does not need scaling. When window scaling is
       enabled and used, the window is enlarged when both sides agree on scaling. */
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 8011c3a:	68fb      	ldr	r3, [r7, #12]
 8011c3c:	f44f 6206 	mov.w	r2, #2144	; 0x860
 8011c40:	855a      	strh	r2, [r3, #42]	; 0x2a
 8011c42:	68fb      	ldr	r3, [r7, #12]
 8011c44:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 8011c46:	68fb      	ldr	r3, [r7, #12]
 8011c48:	851a      	strh	r2, [r3, #40]	; 0x28
    pcb->ttl = TCP_TTL;
 8011c4a:	68fb      	ldr	r3, [r7, #12]
 8011c4c:	22ff      	movs	r2, #255	; 0xff
 8011c4e:	72da      	strb	r2, [r3, #11]
    /* As initial send MSS, we use TCP_MSS but limit it to 536.
       The send MSS is updated when an MSS option is received. */
    pcb->mss = INITIAL_MSS;
 8011c50:	68fb      	ldr	r3, [r7, #12]
 8011c52:	f44f 7206 	mov.w	r2, #536	; 0x218
 8011c56:	865a      	strh	r2, [r3, #50]	; 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 8011c58:	68fb      	ldr	r3, [r7, #12]
 8011c5a:	2206      	movs	r2, #6
 8011c5c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 8011c60:	68fb      	ldr	r3, [r7, #12]
 8011c62:	2206      	movs	r2, #6
 8011c64:	87da      	strh	r2, [r3, #62]	; 0x3e
    pcb->rtime = -1;
 8011c66:	68fb      	ldr	r3, [r7, #12]
 8011c68:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8011c6c:	861a      	strh	r2, [r3, #48]	; 0x30
    pcb->cwnd = 1;
 8011c6e:	68fb      	ldr	r3, [r7, #12]
 8011c70:	2201      	movs	r2, #1
 8011c72:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
    pcb->tmr = tcp_ticks;
 8011c76:	4b0d      	ldr	r3, [pc, #52]	; (8011cac <tcp_alloc+0xf8>)
 8011c78:	681a      	ldr	r2, [r3, #0]
 8011c7a:	68fb      	ldr	r3, [r7, #12]
 8011c7c:	621a      	str	r2, [r3, #32]
    pcb->last_timer = tcp_timer_ctr;
 8011c7e:	4b0c      	ldr	r3, [pc, #48]	; (8011cb0 <tcp_alloc+0xfc>)
 8011c80:	781a      	ldrb	r2, [r3, #0]
 8011c82:	68fb      	ldr	r3, [r7, #12]
 8011c84:	779a      	strb	r2, [r3, #30]
    of using the largest advertised receive window.  We've seen complications with
    receiving TCPs that use window scaling and/or window auto-tuning where the
    initial advertised window is very small and then grows rapidly once the
    connection is established. To avoid these complications, we set ssthresh to the
    largest effective cwnd (amount of in-flight data) that the sender can have. */
    pcb->ssthresh = TCP_SND_BUF;
 8011c86:	68fb      	ldr	r3, [r7, #12]
 8011c88:	f44f 6286 	mov.w	r2, #1072	; 0x430
 8011c8c:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a

#if LWIP_CALLBACK_API
    pcb->recv = tcp_recv_null;
 8011c90:	68fb      	ldr	r3, [r7, #12]
 8011c92:	4a08      	ldr	r2, [pc, #32]	; (8011cb4 <tcp_alloc+0x100>)
 8011c94:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#endif /* LWIP_CALLBACK_API */

    /* Init KEEPALIVE timer */
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 8011c98:	68fb      	ldr	r3, [r7, #12]
 8011c9a:	4a07      	ldr	r2, [pc, #28]	; (8011cb8 <tcp_alloc+0x104>)
 8011c9c:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
#if LWIP_TCP_KEEPALIVE
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
#endif /* LWIP_TCP_KEEPALIVE */
  }
  return pcb;
 8011ca0:	68fb      	ldr	r3, [r7, #12]
}
 8011ca2:	4618      	mov	r0, r3
 8011ca4:	3710      	adds	r7, #16
 8011ca6:	46bd      	mov	sp, r7
 8011ca8:	bd80      	pop	{r7, pc}
 8011caa:	bf00      	nop
 8011cac:	20007ca4 	.word	0x20007ca4
 8011cb0:	20000892 	.word	0x20000892
 8011cb4:	0801196d 	.word	0x0801196d
 8011cb8:	006ddd00 	.word	0x006ddd00

08011cbc <tcp_new_ip_type>:
 * supply @ref IPADDR_TYPE_ANY as argument and bind to @ref IP_ANY_TYPE.
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_new_ip_type(u8_t type)
{
 8011cbc:	b580      	push	{r7, lr}
 8011cbe:	b084      	sub	sp, #16
 8011cc0:	af00      	add	r7, sp, #0
 8011cc2:	4603      	mov	r3, r0
 8011cc4:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;
  pcb = tcp_alloc(TCP_PRIO_NORMAL);
 8011cc6:	2040      	movs	r0, #64	; 0x40
 8011cc8:	f7ff ff74 	bl	8011bb4 <tcp_alloc>
 8011ccc:	60f8      	str	r0, [r7, #12]
    IP_SET_TYPE_VAL(pcb->remote_ip, type);
  }
#else
  LWIP_UNUSED_ARG(type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  return pcb;
 8011cce:	68fb      	ldr	r3, [r7, #12]
}
 8011cd0:	4618      	mov	r0, r3
 8011cd2:	3710      	adds	r7, #16
 8011cd4:	46bd      	mov	sp, r7
 8011cd6:	bd80      	pop	{r7, pc}

08011cd8 <tcp_arg>:
 * @param pcb tcp_pcb to set the callback argument
 * @param arg void pointer argument to pass to callback functions
 */
void
tcp_arg(struct tcp_pcb *pcb, void *arg)
{
 8011cd8:	b480      	push	{r7}
 8011cda:	b083      	sub	sp, #12
 8011cdc:	af00      	add	r7, sp, #0
 8011cde:	6078      	str	r0, [r7, #4]
 8011ce0:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  /* This function is allowed to be called for both listen pcbs and
     connection pcbs. */
  if (pcb != NULL) {
 8011ce2:	687b      	ldr	r3, [r7, #4]
 8011ce4:	2b00      	cmp	r3, #0
 8011ce6:	d002      	beq.n	8011cee <tcp_arg+0x16>
    pcb->callback_arg = arg;
 8011ce8:	687b      	ldr	r3, [r7, #4]
 8011cea:	683a      	ldr	r2, [r7, #0]
 8011cec:	611a      	str	r2, [r3, #16]
  }
}
 8011cee:	bf00      	nop
 8011cf0:	370c      	adds	r7, #12
 8011cf2:	46bd      	mov	sp, r7
 8011cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011cf8:	4770      	bx	lr
	...

08011cfc <tcp_recv>:
 * @param pcb tcp_pcb to set the recv callback
 * @param recv callback function to call for this pcb when data is received
 */
void
tcp_recv(struct tcp_pcb *pcb, tcp_recv_fn recv)
{
 8011cfc:	b580      	push	{r7, lr}
 8011cfe:	b082      	sub	sp, #8
 8011d00:	af00      	add	r7, sp, #0
 8011d02:	6078      	str	r0, [r7, #4]
 8011d04:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 8011d06:	687b      	ldr	r3, [r7, #4]
 8011d08:	2b00      	cmp	r3, #0
 8011d0a:	d00e      	beq.n	8011d2a <tcp_recv+0x2e>
    LWIP_ASSERT("invalid socket state for recv callback", pcb->state != LISTEN);
 8011d0c:	687b      	ldr	r3, [r7, #4]
 8011d0e:	7d1b      	ldrb	r3, [r3, #20]
 8011d10:	2b01      	cmp	r3, #1
 8011d12:	d106      	bne.n	8011d22 <tcp_recv+0x26>
 8011d14:	4b07      	ldr	r3, [pc, #28]	; (8011d34 <tcp_recv+0x38>)
 8011d16:	f240 72df 	movw	r2, #2015	; 0x7df
 8011d1a:	4907      	ldr	r1, [pc, #28]	; (8011d38 <tcp_recv+0x3c>)
 8011d1c:	4807      	ldr	r0, [pc, #28]	; (8011d3c <tcp_recv+0x40>)
 8011d1e:	f009 f803 	bl	801ad28 <iprintf>
    pcb->recv = recv;
 8011d22:	687b      	ldr	r3, [r7, #4]
 8011d24:	683a      	ldr	r2, [r7, #0]
 8011d26:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }
}
 8011d2a:	bf00      	nop
 8011d2c:	3708      	adds	r7, #8
 8011d2e:	46bd      	mov	sp, r7
 8011d30:	bd80      	pop	{r7, pc}
 8011d32:	bf00      	nop
 8011d34:	08020cbc 	.word	0x08020cbc
 8011d38:	08021258 	.word	0x08021258
 8011d3c:	08020d00 	.word	0x08020d00

08011d40 <tcp_sent>:
 * @param pcb tcp_pcb to set the sent callback
 * @param sent callback function to call for this pcb when data is successfully sent
 */
void
tcp_sent(struct tcp_pcb *pcb, tcp_sent_fn sent)
{
 8011d40:	b580      	push	{r7, lr}
 8011d42:	b082      	sub	sp, #8
 8011d44:	af00      	add	r7, sp, #0
 8011d46:	6078      	str	r0, [r7, #4]
 8011d48:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 8011d4a:	687b      	ldr	r3, [r7, #4]
 8011d4c:	2b00      	cmp	r3, #0
 8011d4e:	d00e      	beq.n	8011d6e <tcp_sent+0x2e>
    LWIP_ASSERT("invalid socket state for sent callback", pcb->state != LISTEN);
 8011d50:	687b      	ldr	r3, [r7, #4]
 8011d52:	7d1b      	ldrb	r3, [r3, #20]
 8011d54:	2b01      	cmp	r3, #1
 8011d56:	d106      	bne.n	8011d66 <tcp_sent+0x26>
 8011d58:	4b07      	ldr	r3, [pc, #28]	; (8011d78 <tcp_sent+0x38>)
 8011d5a:	f240 72f3 	movw	r2, #2035	; 0x7f3
 8011d5e:	4907      	ldr	r1, [pc, #28]	; (8011d7c <tcp_sent+0x3c>)
 8011d60:	4807      	ldr	r0, [pc, #28]	; (8011d80 <tcp_sent+0x40>)
 8011d62:	f008 ffe1 	bl	801ad28 <iprintf>
    pcb->sent = sent;
 8011d66:	687b      	ldr	r3, [r7, #4]
 8011d68:	683a      	ldr	r2, [r7, #0]
 8011d6a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  }
}
 8011d6e:	bf00      	nop
 8011d70:	3708      	adds	r7, #8
 8011d72:	46bd      	mov	sp, r7
 8011d74:	bd80      	pop	{r7, pc}
 8011d76:	bf00      	nop
 8011d78:	08020cbc 	.word	0x08020cbc
 8011d7c:	08021280 	.word	0x08021280
 8011d80:	08020d00 	.word	0x08020d00

08011d84 <tcp_err>:
 * @param err callback function to call for this pcb when a fatal error
 *        has occurred on the connection
 */
void
tcp_err(struct tcp_pcb *pcb, tcp_err_fn err)
{
 8011d84:	b580      	push	{r7, lr}
 8011d86:	b082      	sub	sp, #8
 8011d88:	af00      	add	r7, sp, #0
 8011d8a:	6078      	str	r0, [r7, #4]
 8011d8c:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 8011d8e:	687b      	ldr	r3, [r7, #4]
 8011d90:	2b00      	cmp	r3, #0
 8011d92:	d00e      	beq.n	8011db2 <tcp_err+0x2e>
    LWIP_ASSERT("invalid socket state for err callback", pcb->state != LISTEN);
 8011d94:	687b      	ldr	r3, [r7, #4]
 8011d96:	7d1b      	ldrb	r3, [r3, #20]
 8011d98:	2b01      	cmp	r3, #1
 8011d9a:	d106      	bne.n	8011daa <tcp_err+0x26>
 8011d9c:	4b07      	ldr	r3, [pc, #28]	; (8011dbc <tcp_err+0x38>)
 8011d9e:	f640 020d 	movw	r2, #2061	; 0x80d
 8011da2:	4907      	ldr	r1, [pc, #28]	; (8011dc0 <tcp_err+0x3c>)
 8011da4:	4807      	ldr	r0, [pc, #28]	; (8011dc4 <tcp_err+0x40>)
 8011da6:	f008 ffbf 	bl	801ad28 <iprintf>
    pcb->errf = err;
 8011daa:	687b      	ldr	r3, [r7, #4]
 8011dac:	683a      	ldr	r2, [r7, #0]
 8011dae:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  }
}
 8011db2:	bf00      	nop
 8011db4:	3708      	adds	r7, #8
 8011db6:	46bd      	mov	sp, r7
 8011db8:	bd80      	pop	{r7, pc}
 8011dba:	bf00      	nop
 8011dbc:	08020cbc 	.word	0x08020cbc
 8011dc0:	080212a8 	.word	0x080212a8
 8011dc4:	08020d00 	.word	0x08020d00

08011dc8 <tcp_accept>:
 * @param accept callback function to call for this pcb when LISTENing
 *        connection has been connected to another host
 */
void
tcp_accept(struct tcp_pcb *pcb, tcp_accept_fn accept)
{
 8011dc8:	b480      	push	{r7}
 8011dca:	b085      	sub	sp, #20
 8011dcc:	af00      	add	r7, sp, #0
 8011dce:	6078      	str	r0, [r7, #4]
 8011dd0:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if ((pcb != NULL) && (pcb->state == LISTEN)) {
 8011dd2:	687b      	ldr	r3, [r7, #4]
 8011dd4:	2b00      	cmp	r3, #0
 8011dd6:	d008      	beq.n	8011dea <tcp_accept+0x22>
 8011dd8:	687b      	ldr	r3, [r7, #4]
 8011dda:	7d1b      	ldrb	r3, [r3, #20]
 8011ddc:	2b01      	cmp	r3, #1
 8011dde:	d104      	bne.n	8011dea <tcp_accept+0x22>
    struct tcp_pcb_listen *lpcb = (struct tcp_pcb_listen *)pcb;
 8011de0:	687b      	ldr	r3, [r7, #4]
 8011de2:	60fb      	str	r3, [r7, #12]
    lpcb->accept = accept;
 8011de4:	68fb      	ldr	r3, [r7, #12]
 8011de6:	683a      	ldr	r2, [r7, #0]
 8011de8:	619a      	str	r2, [r3, #24]
  }
}
 8011dea:	bf00      	nop
 8011dec:	3714      	adds	r7, #20
 8011dee:	46bd      	mov	sp, r7
 8011df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011df4:	4770      	bx	lr
	...

08011df8 <tcp_poll>:
 * the application may use the polling functionality to call tcp_write()
 * again when the connection has been idle for a while.
 */
void
tcp_poll(struct tcp_pcb *pcb, tcp_poll_fn poll, u8_t interval)
{
 8011df8:	b580      	push	{r7, lr}
 8011dfa:	b084      	sub	sp, #16
 8011dfc:	af00      	add	r7, sp, #0
 8011dfe:	60f8      	str	r0, [r7, #12]
 8011e00:	60b9      	str	r1, [r7, #8]
 8011e02:	4613      	mov	r3, r2
 8011e04:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_poll: invalid pcb", pcb != NULL, return);
 8011e06:	68fb      	ldr	r3, [r7, #12]
 8011e08:	2b00      	cmp	r3, #0
 8011e0a:	d107      	bne.n	8011e1c <tcp_poll+0x24>
 8011e0c:	4b0e      	ldr	r3, [pc, #56]	; (8011e48 <tcp_poll+0x50>)
 8011e0e:	f640 023d 	movw	r2, #2109	; 0x83d
 8011e12:	490e      	ldr	r1, [pc, #56]	; (8011e4c <tcp_poll+0x54>)
 8011e14:	480e      	ldr	r0, [pc, #56]	; (8011e50 <tcp_poll+0x58>)
 8011e16:	f008 ff87 	bl	801ad28 <iprintf>
 8011e1a:	e011      	b.n	8011e40 <tcp_poll+0x48>
  LWIP_ASSERT("invalid socket state for poll", pcb->state != LISTEN);
 8011e1c:	68fb      	ldr	r3, [r7, #12]
 8011e1e:	7d1b      	ldrb	r3, [r3, #20]
 8011e20:	2b01      	cmp	r3, #1
 8011e22:	d106      	bne.n	8011e32 <tcp_poll+0x3a>
 8011e24:	4b08      	ldr	r3, [pc, #32]	; (8011e48 <tcp_poll+0x50>)
 8011e26:	f640 023e 	movw	r2, #2110	; 0x83e
 8011e2a:	490a      	ldr	r1, [pc, #40]	; (8011e54 <tcp_poll+0x5c>)
 8011e2c:	4808      	ldr	r0, [pc, #32]	; (8011e50 <tcp_poll+0x58>)
 8011e2e:	f008 ff7b 	bl	801ad28 <iprintf>

#if LWIP_CALLBACK_API
  pcb->poll = poll;
 8011e32:	68fb      	ldr	r3, [r7, #12]
 8011e34:	68ba      	ldr	r2, [r7, #8]
 8011e36:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
#else /* LWIP_CALLBACK_API */
  LWIP_UNUSED_ARG(poll);
#endif /* LWIP_CALLBACK_API */
  pcb->pollinterval = interval;
 8011e3a:	68fb      	ldr	r3, [r7, #12]
 8011e3c:	79fa      	ldrb	r2, [r7, #7]
 8011e3e:	775a      	strb	r2, [r3, #29]
}
 8011e40:	3710      	adds	r7, #16
 8011e42:	46bd      	mov	sp, r7
 8011e44:	bd80      	pop	{r7, pc}
 8011e46:	bf00      	nop
 8011e48:	08020cbc 	.word	0x08020cbc
 8011e4c:	080212d0 	.word	0x080212d0
 8011e50:	08020d00 	.word	0x08020d00
 8011e54:	080212e8 	.word	0x080212e8

08011e58 <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 8011e58:	b580      	push	{r7, lr}
 8011e5a:	b082      	sub	sp, #8
 8011e5c:	af00      	add	r7, sp, #0
 8011e5e:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 8011e60:	687b      	ldr	r3, [r7, #4]
 8011e62:	2b00      	cmp	r3, #0
 8011e64:	d107      	bne.n	8011e76 <tcp_pcb_purge+0x1e>
 8011e66:	4b21      	ldr	r3, [pc, #132]	; (8011eec <tcp_pcb_purge+0x94>)
 8011e68:	f640 0251 	movw	r2, #2129	; 0x851
 8011e6c:	4920      	ldr	r1, [pc, #128]	; (8011ef0 <tcp_pcb_purge+0x98>)
 8011e6e:	4821      	ldr	r0, [pc, #132]	; (8011ef4 <tcp_pcb_purge+0x9c>)
 8011e70:	f008 ff5a 	bl	801ad28 <iprintf>
 8011e74:	e037      	b.n	8011ee6 <tcp_pcb_purge+0x8e>

  if (pcb->state != CLOSED &&
 8011e76:	687b      	ldr	r3, [r7, #4]
 8011e78:	7d1b      	ldrb	r3, [r3, #20]
 8011e7a:	2b00      	cmp	r3, #0
 8011e7c:	d033      	beq.n	8011ee6 <tcp_pcb_purge+0x8e>
      pcb->state != TIME_WAIT &&
 8011e7e:	687b      	ldr	r3, [r7, #4]
 8011e80:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != CLOSED &&
 8011e82:	2b0a      	cmp	r3, #10
 8011e84:	d02f      	beq.n	8011ee6 <tcp_pcb_purge+0x8e>
      pcb->state != LISTEN) {
 8011e86:	687b      	ldr	r3, [r7, #4]
 8011e88:	7d1b      	ldrb	r3, [r3, #20]
      pcb->state != TIME_WAIT &&
 8011e8a:	2b01      	cmp	r3, #1
 8011e8c:	d02b      	beq.n	8011ee6 <tcp_pcb_purge+0x8e>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 8011e8e:	687b      	ldr	r3, [r7, #4]
 8011e90:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8011e92:	2b00      	cmp	r3, #0
 8011e94:	d007      	beq.n	8011ea6 <tcp_pcb_purge+0x4e>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 8011e96:	687b      	ldr	r3, [r7, #4]
 8011e98:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8011e9a:	4618      	mov	r0, r3
 8011e9c:	f7fe f8e6 	bl	801006c <pbuf_free>
      pcb->refused_data = NULL;
 8011ea0:	687b      	ldr	r3, [r7, #4]
 8011ea2:	2200      	movs	r2, #0
 8011ea4:	679a      	str	r2, [r3, #120]	; 0x78
    }
    if (pcb->unacked != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->unacked\n"));
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 8011ea6:	687b      	ldr	r3, [r7, #4]
 8011ea8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8011eaa:	2b00      	cmp	r3, #0
 8011eac:	d002      	beq.n	8011eb4 <tcp_pcb_purge+0x5c>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
      tcp_free_ooseq(pcb);
 8011eae:	6878      	ldr	r0, [r7, #4]
 8011eb0:	f000 f986 	bl	80121c0 <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 8011eb4:	687b      	ldr	r3, [r7, #4]
 8011eb6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8011eba:	861a      	strh	r2, [r3, #48]	; 0x30

    tcp_segs_free(pcb->unsent);
 8011ebc:	687b      	ldr	r3, [r7, #4]
 8011ebe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011ec0:	4618      	mov	r0, r3
 8011ec2:	f7ff fcfb 	bl	80118bc <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 8011ec6:	687b      	ldr	r3, [r7, #4]
 8011ec8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011eca:	4618      	mov	r0, r3
 8011ecc:	f7ff fcf6 	bl	80118bc <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 8011ed0:	687b      	ldr	r3, [r7, #4]
 8011ed2:	2200      	movs	r2, #0
 8011ed4:	66da      	str	r2, [r3, #108]	; 0x6c
 8011ed6:	687b      	ldr	r3, [r7, #4]
 8011ed8:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8011eda:	687b      	ldr	r3, [r7, #4]
 8011edc:	671a      	str	r2, [r3, #112]	; 0x70
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 8011ede:	687b      	ldr	r3, [r7, #4]
 8011ee0:	2200      	movs	r2, #0
 8011ee2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* TCP_OVERSIZE */
  }
}
 8011ee6:	3708      	adds	r7, #8
 8011ee8:	46bd      	mov	sp, r7
 8011eea:	bd80      	pop	{r7, pc}
 8011eec:	08020cbc 	.word	0x08020cbc
 8011ef0:	08021308 	.word	0x08021308
 8011ef4:	08020d00 	.word	0x08020d00

08011ef8 <tcp_pcb_remove>:
 * @param pcblist PCB list to purge.
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
 8011ef8:	b580      	push	{r7, lr}
 8011efa:	b084      	sub	sp, #16
 8011efc:	af00      	add	r7, sp, #0
 8011efe:	6078      	str	r0, [r7, #4]
 8011f00:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 8011f02:	683b      	ldr	r3, [r7, #0]
 8011f04:	2b00      	cmp	r3, #0
 8011f06:	d106      	bne.n	8011f16 <tcp_pcb_remove+0x1e>
 8011f08:	4b3e      	ldr	r3, [pc, #248]	; (8012004 <tcp_pcb_remove+0x10c>)
 8011f0a:	f640 0283 	movw	r2, #2179	; 0x883
 8011f0e:	493e      	ldr	r1, [pc, #248]	; (8012008 <tcp_pcb_remove+0x110>)
 8011f10:	483e      	ldr	r0, [pc, #248]	; (801200c <tcp_pcb_remove+0x114>)
 8011f12:	f008 ff09 	bl	801ad28 <iprintf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 8011f16:	687b      	ldr	r3, [r7, #4]
 8011f18:	2b00      	cmp	r3, #0
 8011f1a:	d106      	bne.n	8011f2a <tcp_pcb_remove+0x32>
 8011f1c:	4b39      	ldr	r3, [pc, #228]	; (8012004 <tcp_pcb_remove+0x10c>)
 8011f1e:	f640 0284 	movw	r2, #2180	; 0x884
 8011f22:	493b      	ldr	r1, [pc, #236]	; (8012010 <tcp_pcb_remove+0x118>)
 8011f24:	4839      	ldr	r0, [pc, #228]	; (801200c <tcp_pcb_remove+0x114>)
 8011f26:	f008 feff 	bl	801ad28 <iprintf>

  TCP_RMV(pcblist, pcb);
 8011f2a:	687b      	ldr	r3, [r7, #4]
 8011f2c:	681b      	ldr	r3, [r3, #0]
 8011f2e:	683a      	ldr	r2, [r7, #0]
 8011f30:	429a      	cmp	r2, r3
 8011f32:	d105      	bne.n	8011f40 <tcp_pcb_remove+0x48>
 8011f34:	687b      	ldr	r3, [r7, #4]
 8011f36:	681b      	ldr	r3, [r3, #0]
 8011f38:	68da      	ldr	r2, [r3, #12]
 8011f3a:	687b      	ldr	r3, [r7, #4]
 8011f3c:	601a      	str	r2, [r3, #0]
 8011f3e:	e013      	b.n	8011f68 <tcp_pcb_remove+0x70>
 8011f40:	687b      	ldr	r3, [r7, #4]
 8011f42:	681b      	ldr	r3, [r3, #0]
 8011f44:	60fb      	str	r3, [r7, #12]
 8011f46:	e00c      	b.n	8011f62 <tcp_pcb_remove+0x6a>
 8011f48:	68fb      	ldr	r3, [r7, #12]
 8011f4a:	68db      	ldr	r3, [r3, #12]
 8011f4c:	683a      	ldr	r2, [r7, #0]
 8011f4e:	429a      	cmp	r2, r3
 8011f50:	d104      	bne.n	8011f5c <tcp_pcb_remove+0x64>
 8011f52:	683b      	ldr	r3, [r7, #0]
 8011f54:	68da      	ldr	r2, [r3, #12]
 8011f56:	68fb      	ldr	r3, [r7, #12]
 8011f58:	60da      	str	r2, [r3, #12]
 8011f5a:	e005      	b.n	8011f68 <tcp_pcb_remove+0x70>
 8011f5c:	68fb      	ldr	r3, [r7, #12]
 8011f5e:	68db      	ldr	r3, [r3, #12]
 8011f60:	60fb      	str	r3, [r7, #12]
 8011f62:	68fb      	ldr	r3, [r7, #12]
 8011f64:	2b00      	cmp	r3, #0
 8011f66:	d1ef      	bne.n	8011f48 <tcp_pcb_remove+0x50>
 8011f68:	683b      	ldr	r3, [r7, #0]
 8011f6a:	2200      	movs	r2, #0
 8011f6c:	60da      	str	r2, [r3, #12]

  tcp_pcb_purge(pcb);
 8011f6e:	6838      	ldr	r0, [r7, #0]
 8011f70:	f7ff ff72 	bl	8011e58 <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if ((pcb->state != TIME_WAIT) &&
 8011f74:	683b      	ldr	r3, [r7, #0]
 8011f76:	7d1b      	ldrb	r3, [r3, #20]
 8011f78:	2b0a      	cmp	r3, #10
 8011f7a:	d013      	beq.n	8011fa4 <tcp_pcb_remove+0xac>
      (pcb->state != LISTEN) &&
 8011f7c:	683b      	ldr	r3, [r7, #0]
 8011f7e:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != TIME_WAIT) &&
 8011f80:	2b01      	cmp	r3, #1
 8011f82:	d00f      	beq.n	8011fa4 <tcp_pcb_remove+0xac>
      (pcb->flags & TF_ACK_DELAY)) {
 8011f84:	683b      	ldr	r3, [r7, #0]
 8011f86:	8b5b      	ldrh	r3, [r3, #26]
 8011f88:	f003 0301 	and.w	r3, r3, #1
      (pcb->state != LISTEN) &&
 8011f8c:	2b00      	cmp	r3, #0
 8011f8e:	d009      	beq.n	8011fa4 <tcp_pcb_remove+0xac>
    tcp_ack_now(pcb);
 8011f90:	683b      	ldr	r3, [r7, #0]
 8011f92:	8b5b      	ldrh	r3, [r3, #26]
 8011f94:	f043 0302 	orr.w	r3, r3, #2
 8011f98:	b29a      	uxth	r2, r3
 8011f9a:	683b      	ldr	r3, [r7, #0]
 8011f9c:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8011f9e:	6838      	ldr	r0, [r7, #0]
 8011fa0:	f003 fbc2 	bl	8015728 <tcp_output>
  }

  if (pcb->state != LISTEN) {
 8011fa4:	683b      	ldr	r3, [r7, #0]
 8011fa6:	7d1b      	ldrb	r3, [r3, #20]
 8011fa8:	2b01      	cmp	r3, #1
 8011faa:	d020      	beq.n	8011fee <tcp_pcb_remove+0xf6>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 8011fac:	683b      	ldr	r3, [r7, #0]
 8011fae:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011fb0:	2b00      	cmp	r3, #0
 8011fb2:	d006      	beq.n	8011fc2 <tcp_pcb_remove+0xca>
 8011fb4:	4b13      	ldr	r3, [pc, #76]	; (8012004 <tcp_pcb_remove+0x10c>)
 8011fb6:	f640 0293 	movw	r2, #2195	; 0x893
 8011fba:	4916      	ldr	r1, [pc, #88]	; (8012014 <tcp_pcb_remove+0x11c>)
 8011fbc:	4813      	ldr	r0, [pc, #76]	; (801200c <tcp_pcb_remove+0x114>)
 8011fbe:	f008 feb3 	bl	801ad28 <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 8011fc2:	683b      	ldr	r3, [r7, #0]
 8011fc4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011fc6:	2b00      	cmp	r3, #0
 8011fc8:	d006      	beq.n	8011fd8 <tcp_pcb_remove+0xe0>
 8011fca:	4b0e      	ldr	r3, [pc, #56]	; (8012004 <tcp_pcb_remove+0x10c>)
 8011fcc:	f640 0294 	movw	r2, #2196	; 0x894
 8011fd0:	4911      	ldr	r1, [pc, #68]	; (8012018 <tcp_pcb_remove+0x120>)
 8011fd2:	480e      	ldr	r0, [pc, #56]	; (801200c <tcp_pcb_remove+0x114>)
 8011fd4:	f008 fea8 	bl	801ad28 <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 8011fd8:	683b      	ldr	r3, [r7, #0]
 8011fda:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8011fdc:	2b00      	cmp	r3, #0
 8011fde:	d006      	beq.n	8011fee <tcp_pcb_remove+0xf6>
 8011fe0:	4b08      	ldr	r3, [pc, #32]	; (8012004 <tcp_pcb_remove+0x10c>)
 8011fe2:	f640 0296 	movw	r2, #2198	; 0x896
 8011fe6:	490d      	ldr	r1, [pc, #52]	; (801201c <tcp_pcb_remove+0x124>)
 8011fe8:	4808      	ldr	r0, [pc, #32]	; (801200c <tcp_pcb_remove+0x114>)
 8011fea:	f008 fe9d 	bl	801ad28 <iprintf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 8011fee:	683b      	ldr	r3, [r7, #0]
 8011ff0:	2200      	movs	r2, #0
 8011ff2:	751a      	strb	r2, [r3, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 8011ff4:	683b      	ldr	r3, [r7, #0]
 8011ff6:	2200      	movs	r2, #0
 8011ff8:	82da      	strh	r2, [r3, #22]

  LWIP_ASSERT("tcp_pcb_remove: tcp_pcbs_sane()", tcp_pcbs_sane());
}
 8011ffa:	bf00      	nop
 8011ffc:	3710      	adds	r7, #16
 8011ffe:	46bd      	mov	sp, r7
 8012000:	bd80      	pop	{r7, pc}
 8012002:	bf00      	nop
 8012004:	08020cbc 	.word	0x08020cbc
 8012008:	08021324 	.word	0x08021324
 801200c:	08020d00 	.word	0x08020d00
 8012010:	08021340 	.word	0x08021340
 8012014:	08021360 	.word	0x08021360
 8012018:	08021378 	.word	0x08021378
 801201c:	08021394 	.word	0x08021394

08012020 <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 8012020:	b580      	push	{r7, lr}
 8012022:	b082      	sub	sp, #8
 8012024:	af00      	add	r7, sp, #0
 8012026:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
  return LWIP_HOOK_TCP_ISN(&pcb->local_ip, pcb->local_port, &pcb->remote_ip, pcb->remote_port);
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 8012028:	687b      	ldr	r3, [r7, #4]
 801202a:	2b00      	cmp	r3, #0
 801202c:	d106      	bne.n	801203c <tcp_next_iss+0x1c>
 801202e:	4b0a      	ldr	r3, [pc, #40]	; (8012058 <tcp_next_iss+0x38>)
 8012030:	f640 02af 	movw	r2, #2223	; 0x8af
 8012034:	4909      	ldr	r1, [pc, #36]	; (801205c <tcp_next_iss+0x3c>)
 8012036:	480a      	ldr	r0, [pc, #40]	; (8012060 <tcp_next_iss+0x40>)
 8012038:	f008 fe76 	bl	801ad28 <iprintf>
  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 801203c:	4b09      	ldr	r3, [pc, #36]	; (8012064 <tcp_next_iss+0x44>)
 801203e:	681a      	ldr	r2, [r3, #0]
 8012040:	4b09      	ldr	r3, [pc, #36]	; (8012068 <tcp_next_iss+0x48>)
 8012042:	681b      	ldr	r3, [r3, #0]
 8012044:	4413      	add	r3, r2
 8012046:	4a07      	ldr	r2, [pc, #28]	; (8012064 <tcp_next_iss+0x44>)
 8012048:	6013      	str	r3, [r2, #0]
  return iss;
 801204a:	4b06      	ldr	r3, [pc, #24]	; (8012064 <tcp_next_iss+0x44>)
 801204c:	681b      	ldr	r3, [r3, #0]
#endif /* LWIP_HOOK_TCP_ISN */
}
 801204e:	4618      	mov	r0, r3
 8012050:	3708      	adds	r7, #8
 8012052:	46bd      	mov	sp, r7
 8012054:	bd80      	pop	{r7, pc}
 8012056:	bf00      	nop
 8012058:	08020cbc 	.word	0x08020cbc
 801205c:	080213ac 	.word	0x080213ac
 8012060:	08020d00 	.word	0x08020d00
 8012064:	20000018 	.word	0x20000018
 8012068:	20007ca4 	.word	0x20007ca4

0801206c <tcp_eff_send_mss_netif>:
 * by calculating the minimum of TCP_MSS and the mtu (if set) of the target
 * netif (if not NULL).
 */
u16_t
tcp_eff_send_mss_netif(u16_t sendmss, struct netif *outif, const ip_addr_t *dest)
{
 801206c:	b580      	push	{r7, lr}
 801206e:	b086      	sub	sp, #24
 8012070:	af00      	add	r7, sp, #0
 8012072:	4603      	mov	r3, r0
 8012074:	60b9      	str	r1, [r7, #8]
 8012076:	607a      	str	r2, [r7, #4]
 8012078:	81fb      	strh	r3, [r7, #14]
  u16_t mss_s;
  u16_t mtu;

  LWIP_UNUSED_ARG(dest); /* in case IPv6 is disabled */

  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 801207a:	687b      	ldr	r3, [r7, #4]
 801207c:	2b00      	cmp	r3, #0
 801207e:	d106      	bne.n	801208e <tcp_eff_send_mss_netif+0x22>
 8012080:	4b14      	ldr	r3, [pc, #80]	; (80120d4 <tcp_eff_send_mss_netif+0x68>)
 8012082:	f640 02c5 	movw	r2, #2245	; 0x8c5
 8012086:	4914      	ldr	r1, [pc, #80]	; (80120d8 <tcp_eff_send_mss_netif+0x6c>)
 8012088:	4814      	ldr	r0, [pc, #80]	; (80120dc <tcp_eff_send_mss_netif+0x70>)
 801208a:	f008 fe4d 	bl	801ad28 <iprintf>
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 801208e:	68bb      	ldr	r3, [r7, #8]
 8012090:	2b00      	cmp	r3, #0
 8012092:	d101      	bne.n	8012098 <tcp_eff_send_mss_netif+0x2c>
      return sendmss;
 8012094:	89fb      	ldrh	r3, [r7, #14]
 8012096:	e019      	b.n	80120cc <tcp_eff_send_mss_netif+0x60>
    }
    mtu = outif->mtu;
 8012098:	68bb      	ldr	r3, [r7, #8]
 801209a:	8c1b      	ldrh	r3, [r3, #32]
 801209c:	82fb      	strh	r3, [r7, #22]
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 801209e:	8afb      	ldrh	r3, [r7, #22]
 80120a0:	2b00      	cmp	r3, #0
 80120a2:	d012      	beq.n	80120ca <tcp_eff_send_mss_netif+0x5e>
    else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    {
      offset = IP_HLEN + TCP_HLEN;
 80120a4:	2328      	movs	r3, #40	; 0x28
 80120a6:	82bb      	strh	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 80120a8:	8afa      	ldrh	r2, [r7, #22]
 80120aa:	8abb      	ldrh	r3, [r7, #20]
 80120ac:	429a      	cmp	r2, r3
 80120ae:	d904      	bls.n	80120ba <tcp_eff_send_mss_netif+0x4e>
 80120b0:	8afa      	ldrh	r2, [r7, #22]
 80120b2:	8abb      	ldrh	r3, [r7, #20]
 80120b4:	1ad3      	subs	r3, r2, r3
 80120b6:	b29b      	uxth	r3, r3
 80120b8:	e000      	b.n	80120bc <tcp_eff_send_mss_netif+0x50>
 80120ba:	2300      	movs	r3, #0
 80120bc:	827b      	strh	r3, [r7, #18]
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 80120be:	8a7a      	ldrh	r2, [r7, #18]
 80120c0:	89fb      	ldrh	r3, [r7, #14]
 80120c2:	4293      	cmp	r3, r2
 80120c4:	bf28      	it	cs
 80120c6:	4613      	movcs	r3, r2
 80120c8:	81fb      	strh	r3, [r7, #14]
  }
  return sendmss;
 80120ca:	89fb      	ldrh	r3, [r7, #14]
}
 80120cc:	4618      	mov	r0, r3
 80120ce:	3718      	adds	r7, #24
 80120d0:	46bd      	mov	sp, r7
 80120d2:	bd80      	pop	{r7, pc}
 80120d4:	08020cbc 	.word	0x08020cbc
 80120d8:	080213c8 	.word	0x080213c8
 80120dc:	08020d00 	.word	0x08020d00

080120e0 <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t *old_addr, struct tcp_pcb *pcb_list)
{
 80120e0:	b580      	push	{r7, lr}
 80120e2:	b084      	sub	sp, #16
 80120e4:	af00      	add	r7, sp, #0
 80120e6:	6078      	str	r0, [r7, #4]
 80120e8:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;
  pcb = pcb_list;
 80120ea:	683b      	ldr	r3, [r7, #0]
 80120ec:	60fb      	str	r3, [r7, #12]

  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 80120ee:	687b      	ldr	r3, [r7, #4]
 80120f0:	2b00      	cmp	r3, #0
 80120f2:	d119      	bne.n	8012128 <tcp_netif_ip_addr_changed_pcblist+0x48>
 80120f4:	4b10      	ldr	r3, [pc, #64]	; (8012138 <tcp_netif_ip_addr_changed_pcblist+0x58>)
 80120f6:	f44f 6210 	mov.w	r2, #2304	; 0x900
 80120fa:	4910      	ldr	r1, [pc, #64]	; (801213c <tcp_netif_ip_addr_changed_pcblist+0x5c>)
 80120fc:	4810      	ldr	r0, [pc, #64]	; (8012140 <tcp_netif_ip_addr_changed_pcblist+0x60>)
 80120fe:	f008 fe13 	bl	801ad28 <iprintf>

  while (pcb != NULL) {
 8012102:	e011      	b.n	8012128 <tcp_netif_ip_addr_changed_pcblist+0x48>
    /* PCB bound to current local interface address? */
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 8012104:	68fb      	ldr	r3, [r7, #12]
 8012106:	681a      	ldr	r2, [r3, #0]
 8012108:	687b      	ldr	r3, [r7, #4]
 801210a:	681b      	ldr	r3, [r3, #0]
 801210c:	429a      	cmp	r2, r3
 801210e:	d108      	bne.n	8012122 <tcp_netif_ip_addr_changed_pcblist+0x42>
        /* connections to link-local addresses must persist (RFC3927 ch. 1.9) */
        && (!IP_IS_V4_VAL(pcb->local_ip) || !ip4_addr_islinklocal(ip_2_ip4(&pcb->local_ip)))
#endif /* LWIP_AUTOIP */
       ) {
      /* this connection must be aborted */
      struct tcp_pcb *next = pcb->next;
 8012110:	68fb      	ldr	r3, [r7, #12]
 8012112:	68db      	ldr	r3, [r3, #12]
 8012114:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: aborting TCP pcb %p\n", (void *)pcb));
      tcp_abort(pcb);
 8012116:	68f8      	ldr	r0, [r7, #12]
 8012118:	f7fe fd9e 	bl	8010c58 <tcp_abort>
      pcb = next;
 801211c:	68bb      	ldr	r3, [r7, #8]
 801211e:	60fb      	str	r3, [r7, #12]
 8012120:	e002      	b.n	8012128 <tcp_netif_ip_addr_changed_pcblist+0x48>
    } else {
      pcb = pcb->next;
 8012122:	68fb      	ldr	r3, [r7, #12]
 8012124:	68db      	ldr	r3, [r3, #12]
 8012126:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 8012128:	68fb      	ldr	r3, [r7, #12]
 801212a:	2b00      	cmp	r3, #0
 801212c:	d1ea      	bne.n	8012104 <tcp_netif_ip_addr_changed_pcblist+0x24>
    }
  }
}
 801212e:	bf00      	nop
 8012130:	3710      	adds	r7, #16
 8012132:	46bd      	mov	sp, r7
 8012134:	bd80      	pop	{r7, pc}
 8012136:	bf00      	nop
 8012138:	08020cbc 	.word	0x08020cbc
 801213c:	080213f0 	.word	0x080213f0
 8012140:	08020d00 	.word	0x08020d00

08012144 <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8012144:	b580      	push	{r7, lr}
 8012146:	b084      	sub	sp, #16
 8012148:	af00      	add	r7, sp, #0
 801214a:	6078      	str	r0, [r7, #4]
 801214c:	6039      	str	r1, [r7, #0]
  struct tcp_pcb_listen *lpcb;

  if (!ip_addr_isany(old_addr)) {
 801214e:	687b      	ldr	r3, [r7, #4]
 8012150:	2b00      	cmp	r3, #0
 8012152:	d02a      	beq.n	80121aa <tcp_netif_ip_addr_changed+0x66>
 8012154:	687b      	ldr	r3, [r7, #4]
 8012156:	681b      	ldr	r3, [r3, #0]
 8012158:	2b00      	cmp	r3, #0
 801215a:	d026      	beq.n	80121aa <tcp_netif_ip_addr_changed+0x66>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 801215c:	4b15      	ldr	r3, [pc, #84]	; (80121b4 <tcp_netif_ip_addr_changed+0x70>)
 801215e:	681b      	ldr	r3, [r3, #0]
 8012160:	4619      	mov	r1, r3
 8012162:	6878      	ldr	r0, [r7, #4]
 8012164:	f7ff ffbc 	bl	80120e0 <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 8012168:	4b13      	ldr	r3, [pc, #76]	; (80121b8 <tcp_netif_ip_addr_changed+0x74>)
 801216a:	681b      	ldr	r3, [r3, #0]
 801216c:	4619      	mov	r1, r3
 801216e:	6878      	ldr	r0, [r7, #4]
 8012170:	f7ff ffb6 	bl	80120e0 <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 8012174:	683b      	ldr	r3, [r7, #0]
 8012176:	2b00      	cmp	r3, #0
 8012178:	d017      	beq.n	80121aa <tcp_netif_ip_addr_changed+0x66>
 801217a:	683b      	ldr	r3, [r7, #0]
 801217c:	681b      	ldr	r3, [r3, #0]
 801217e:	2b00      	cmp	r3, #0
 8012180:	d013      	beq.n	80121aa <tcp_netif_ip_addr_changed+0x66>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8012182:	4b0e      	ldr	r3, [pc, #56]	; (80121bc <tcp_netif_ip_addr_changed+0x78>)
 8012184:	681b      	ldr	r3, [r3, #0]
 8012186:	60fb      	str	r3, [r7, #12]
 8012188:	e00c      	b.n	80121a4 <tcp_netif_ip_addr_changed+0x60>
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 801218a:	68fb      	ldr	r3, [r7, #12]
 801218c:	681a      	ldr	r2, [r3, #0]
 801218e:	687b      	ldr	r3, [r7, #4]
 8012190:	681b      	ldr	r3, [r3, #0]
 8012192:	429a      	cmp	r2, r3
 8012194:	d103      	bne.n	801219e <tcp_netif_ip_addr_changed+0x5a>
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 8012196:	683b      	ldr	r3, [r7, #0]
 8012198:	681a      	ldr	r2, [r3, #0]
 801219a:	68fb      	ldr	r3, [r7, #12]
 801219c:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 801219e:	68fb      	ldr	r3, [r7, #12]
 80121a0:	68db      	ldr	r3, [r3, #12]
 80121a2:	60fb      	str	r3, [r7, #12]
 80121a4:	68fb      	ldr	r3, [r7, #12]
 80121a6:	2b00      	cmp	r3, #0
 80121a8:	d1ef      	bne.n	801218a <tcp_netif_ip_addr_changed+0x46>
        }
      }
    }
  }
}
 80121aa:	bf00      	nop
 80121ac:	3710      	adds	r7, #16
 80121ae:	46bd      	mov	sp, r7
 80121b0:	bd80      	pop	{r7, pc}
 80121b2:	bf00      	nop
 80121b4:	20007ca0 	.word	0x20007ca0
 80121b8:	20007cac 	.word	0x20007cac
 80121bc:	20007ca8 	.word	0x20007ca8

080121c0 <tcp_free_ooseq>:

#if TCP_QUEUE_OOSEQ
/* Free all ooseq pbufs (and possibly reset SACK state) */
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
 80121c0:	b580      	push	{r7, lr}
 80121c2:	b082      	sub	sp, #8
 80121c4:	af00      	add	r7, sp, #0
 80121c6:	6078      	str	r0, [r7, #4]
  if (pcb->ooseq) {
 80121c8:	687b      	ldr	r3, [r7, #4]
 80121ca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80121cc:	2b00      	cmp	r3, #0
 80121ce:	d007      	beq.n	80121e0 <tcp_free_ooseq+0x20>
    tcp_segs_free(pcb->ooseq);
 80121d0:	687b      	ldr	r3, [r7, #4]
 80121d2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80121d4:	4618      	mov	r0, r3
 80121d6:	f7ff fb71 	bl	80118bc <tcp_segs_free>
    pcb->ooseq = NULL;
 80121da:	687b      	ldr	r3, [r7, #4]
 80121dc:	2200      	movs	r2, #0
 80121de:	675a      	str	r2, [r3, #116]	; 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 80121e0:	bf00      	nop
 80121e2:	3708      	adds	r7, #8
 80121e4:	46bd      	mov	sp, r7
 80121e6:	bd80      	pop	{r7, pc}

080121e8 <tcp_input>:
 * @param p received TCP segment to process (p->payload pointing to the TCP header)
 * @param inp network interface on which this segment was received
 */
void
tcp_input(struct pbuf *p, struct netif *inp)
{
 80121e8:	b590      	push	{r4, r7, lr}
 80121ea:	b08d      	sub	sp, #52	; 0x34
 80121ec:	af04      	add	r7, sp, #16
 80121ee:	6078      	str	r0, [r7, #4]
 80121f0:	6039      	str	r1, [r7, #0]
  u8_t hdrlen_bytes;
  err_t err;

  LWIP_UNUSED_ARG(inp);
  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 80121f2:	687b      	ldr	r3, [r7, #4]
 80121f4:	2b00      	cmp	r3, #0
 80121f6:	d105      	bne.n	8012204 <tcp_input+0x1c>
 80121f8:	4b9b      	ldr	r3, [pc, #620]	; (8012468 <tcp_input+0x280>)
 80121fa:	2283      	movs	r2, #131	; 0x83
 80121fc:	499b      	ldr	r1, [pc, #620]	; (801246c <tcp_input+0x284>)
 80121fe:	489c      	ldr	r0, [pc, #624]	; (8012470 <tcp_input+0x288>)
 8012200:	f008 fd92 	bl	801ad28 <iprintf>
  PERF_START;

  TCP_STATS_INC(tcp.recv);
  MIB2_STATS_INC(mib2.tcpinsegs);

  tcphdr = (struct tcp_hdr *)p->payload;
 8012204:	687b      	ldr	r3, [r7, #4]
 8012206:	685b      	ldr	r3, [r3, #4]
 8012208:	4a9a      	ldr	r2, [pc, #616]	; (8012474 <tcp_input+0x28c>)
 801220a:	6013      	str	r3, [r2, #0]
#if TCP_INPUT_DEBUG
  tcp_debug_print(tcphdr);
#endif

  /* Check that TCP header fits in payload */
  if (p->len < TCP_HLEN) {
 801220c:	687b      	ldr	r3, [r7, #4]
 801220e:	895b      	ldrh	r3, [r3, #10]
 8012210:	2b13      	cmp	r3, #19
 8012212:	f240 83c4 	bls.w	801299e <tcp_input+0x7b6>
    TCP_STATS_INC(tcp.lenerr);
    goto dropped;
  }

  /* Don't even process incoming broadcasts/multicasts. */
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 8012216:	4b98      	ldr	r3, [pc, #608]	; (8012478 <tcp_input+0x290>)
 8012218:	695a      	ldr	r2, [r3, #20]
 801221a:	4b97      	ldr	r3, [pc, #604]	; (8012478 <tcp_input+0x290>)
 801221c:	681b      	ldr	r3, [r3, #0]
 801221e:	4619      	mov	r1, r3
 8012220:	4610      	mov	r0, r2
 8012222:	f006 fc47 	bl	8018ab4 <ip4_addr_isbroadcast_u32>
 8012226:	4603      	mov	r3, r0
 8012228:	2b00      	cmp	r3, #0
 801222a:	f040 83ba 	bne.w	80129a2 <tcp_input+0x7ba>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 801222e:	4b92      	ldr	r3, [pc, #584]	; (8012478 <tcp_input+0x290>)
 8012230:	695b      	ldr	r3, [r3, #20]
 8012232:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 8012236:	2be0      	cmp	r3, #224	; 0xe0
 8012238:	f000 83b3 	beq.w	80129a2 <tcp_input+0x7ba>
    }
  }
#endif /* CHECKSUM_CHECK_TCP */

  /* sanity-check header length */
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 801223c:	4b8d      	ldr	r3, [pc, #564]	; (8012474 <tcp_input+0x28c>)
 801223e:	681b      	ldr	r3, [r3, #0]
 8012240:	899b      	ldrh	r3, [r3, #12]
 8012242:	b29b      	uxth	r3, r3
 8012244:	4618      	mov	r0, r3
 8012246:	f7fc fbe1 	bl	800ea0c <lwip_htons>
 801224a:	4603      	mov	r3, r0
 801224c:	0b1b      	lsrs	r3, r3, #12
 801224e:	b29b      	uxth	r3, r3
 8012250:	b2db      	uxtb	r3, r3
 8012252:	009b      	lsls	r3, r3, #2
 8012254:	74bb      	strb	r3, [r7, #18]
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 8012256:	7cbb      	ldrb	r3, [r7, #18]
 8012258:	2b13      	cmp	r3, #19
 801225a:	f240 83a2 	bls.w	80129a2 <tcp_input+0x7ba>
 801225e:	7cbb      	ldrb	r3, [r7, #18]
 8012260:	b29a      	uxth	r2, r3
 8012262:	687b      	ldr	r3, [r7, #4]
 8012264:	891b      	ldrh	r3, [r3, #8]
 8012266:	429a      	cmp	r2, r3
 8012268:	f200 839b 	bhi.w	80129a2 <tcp_input+0x7ba>
    goto dropped;
  }

  /* Move the payload pointer in the pbuf so that it points to the
     TCP data instead of the TCP header. */
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 801226c:	7cbb      	ldrb	r3, [r7, #18]
 801226e:	b29b      	uxth	r3, r3
 8012270:	3b14      	subs	r3, #20
 8012272:	b29a      	uxth	r2, r3
 8012274:	4b81      	ldr	r3, [pc, #516]	; (801247c <tcp_input+0x294>)
 8012276:	801a      	strh	r2, [r3, #0]
  tcphdr_opt2 = NULL;
 8012278:	4b81      	ldr	r3, [pc, #516]	; (8012480 <tcp_input+0x298>)
 801227a:	2200      	movs	r2, #0
 801227c:	601a      	str	r2, [r3, #0]
  if (p->len >= hdrlen_bytes) {
 801227e:	687b      	ldr	r3, [r7, #4]
 8012280:	895a      	ldrh	r2, [r3, #10]
 8012282:	7cbb      	ldrb	r3, [r7, #18]
 8012284:	b29b      	uxth	r3, r3
 8012286:	429a      	cmp	r2, r3
 8012288:	d309      	bcc.n	801229e <tcp_input+0xb6>
    /* all options are in the first pbuf */
    tcphdr_opt1len = tcphdr_optlen;
 801228a:	4b7c      	ldr	r3, [pc, #496]	; (801247c <tcp_input+0x294>)
 801228c:	881a      	ldrh	r2, [r3, #0]
 801228e:	4b7d      	ldr	r3, [pc, #500]	; (8012484 <tcp_input+0x29c>)
 8012290:	801a      	strh	r2, [r3, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 8012292:	7cbb      	ldrb	r3, [r7, #18]
 8012294:	4619      	mov	r1, r3
 8012296:	6878      	ldr	r0, [r7, #4]
 8012298:	f7fd fe62 	bl	800ff60 <pbuf_remove_header>
 801229c:	e04e      	b.n	801233c <tcp_input+0x154>
  } else {
    u16_t opt2len;
    /* TCP header fits into first pbuf, options don't - data is in the next pbuf */
    /* there must be a next pbuf, due to hdrlen_bytes sanity check above */
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 801229e:	687b      	ldr	r3, [r7, #4]
 80122a0:	681b      	ldr	r3, [r3, #0]
 80122a2:	2b00      	cmp	r3, #0
 80122a4:	d105      	bne.n	80122b2 <tcp_input+0xca>
 80122a6:	4b70      	ldr	r3, [pc, #448]	; (8012468 <tcp_input+0x280>)
 80122a8:	22c2      	movs	r2, #194	; 0xc2
 80122aa:	4977      	ldr	r1, [pc, #476]	; (8012488 <tcp_input+0x2a0>)
 80122ac:	4870      	ldr	r0, [pc, #448]	; (8012470 <tcp_input+0x288>)
 80122ae:	f008 fd3b 	bl	801ad28 <iprintf>

    /* advance over the TCP header (cannot fail) */
    pbuf_remove_header(p, TCP_HLEN);
 80122b2:	2114      	movs	r1, #20
 80122b4:	6878      	ldr	r0, [r7, #4]
 80122b6:	f7fd fe53 	bl	800ff60 <pbuf_remove_header>

    /* determine how long the first and second parts of the options are */
    tcphdr_opt1len = p->len;
 80122ba:	687b      	ldr	r3, [r7, #4]
 80122bc:	895a      	ldrh	r2, [r3, #10]
 80122be:	4b71      	ldr	r3, [pc, #452]	; (8012484 <tcp_input+0x29c>)
 80122c0:	801a      	strh	r2, [r3, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 80122c2:	4b6e      	ldr	r3, [pc, #440]	; (801247c <tcp_input+0x294>)
 80122c4:	881a      	ldrh	r2, [r3, #0]
 80122c6:	4b6f      	ldr	r3, [pc, #444]	; (8012484 <tcp_input+0x29c>)
 80122c8:	881b      	ldrh	r3, [r3, #0]
 80122ca:	1ad3      	subs	r3, r2, r3
 80122cc:	823b      	strh	r3, [r7, #16]

    /* options continue in the next pbuf: set p to zero length and hide the
        options in the next pbuf (adjusting p->tot_len) */
    pbuf_remove_header(p, tcphdr_opt1len);
 80122ce:	4b6d      	ldr	r3, [pc, #436]	; (8012484 <tcp_input+0x29c>)
 80122d0:	881b      	ldrh	r3, [r3, #0]
 80122d2:	4619      	mov	r1, r3
 80122d4:	6878      	ldr	r0, [r7, #4]
 80122d6:	f7fd fe43 	bl	800ff60 <pbuf_remove_header>

    /* check that the options fit in the second pbuf */
    if (opt2len > p->next->len) {
 80122da:	687b      	ldr	r3, [r7, #4]
 80122dc:	681b      	ldr	r3, [r3, #0]
 80122de:	895b      	ldrh	r3, [r3, #10]
 80122e0:	8a3a      	ldrh	r2, [r7, #16]
 80122e2:	429a      	cmp	r2, r3
 80122e4:	f200 835f 	bhi.w	80129a6 <tcp_input+0x7be>
      TCP_STATS_INC(tcp.lenerr);
      goto dropped;
    }

    /* remember the pointer to the second part of the options */
    tcphdr_opt2 = (u8_t *)p->next->payload;
 80122e8:	687b      	ldr	r3, [r7, #4]
 80122ea:	681b      	ldr	r3, [r3, #0]
 80122ec:	685b      	ldr	r3, [r3, #4]
 80122ee:	4a64      	ldr	r2, [pc, #400]	; (8012480 <tcp_input+0x298>)
 80122f0:	6013      	str	r3, [r2, #0]

    /* advance p->next to point after the options, and manually
        adjust p->tot_len to keep it consistent with the changed p->next */
    pbuf_remove_header(p->next, opt2len);
 80122f2:	687b      	ldr	r3, [r7, #4]
 80122f4:	681b      	ldr	r3, [r3, #0]
 80122f6:	8a3a      	ldrh	r2, [r7, #16]
 80122f8:	4611      	mov	r1, r2
 80122fa:	4618      	mov	r0, r3
 80122fc:	f7fd fe30 	bl	800ff60 <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 8012300:	687b      	ldr	r3, [r7, #4]
 8012302:	891a      	ldrh	r2, [r3, #8]
 8012304:	8a3b      	ldrh	r3, [r7, #16]
 8012306:	1ad3      	subs	r3, r2, r3
 8012308:	b29a      	uxth	r2, r3
 801230a:	687b      	ldr	r3, [r7, #4]
 801230c:	811a      	strh	r2, [r3, #8]

    LWIP_ASSERT("p->len == 0", p->len == 0);
 801230e:	687b      	ldr	r3, [r7, #4]
 8012310:	895b      	ldrh	r3, [r3, #10]
 8012312:	2b00      	cmp	r3, #0
 8012314:	d005      	beq.n	8012322 <tcp_input+0x13a>
 8012316:	4b54      	ldr	r3, [pc, #336]	; (8012468 <tcp_input+0x280>)
 8012318:	22df      	movs	r2, #223	; 0xdf
 801231a:	495c      	ldr	r1, [pc, #368]	; (801248c <tcp_input+0x2a4>)
 801231c:	4854      	ldr	r0, [pc, #336]	; (8012470 <tcp_input+0x288>)
 801231e:	f008 fd03 	bl	801ad28 <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 8012322:	687b      	ldr	r3, [r7, #4]
 8012324:	891a      	ldrh	r2, [r3, #8]
 8012326:	687b      	ldr	r3, [r7, #4]
 8012328:	681b      	ldr	r3, [r3, #0]
 801232a:	891b      	ldrh	r3, [r3, #8]
 801232c:	429a      	cmp	r2, r3
 801232e:	d005      	beq.n	801233c <tcp_input+0x154>
 8012330:	4b4d      	ldr	r3, [pc, #308]	; (8012468 <tcp_input+0x280>)
 8012332:	22e0      	movs	r2, #224	; 0xe0
 8012334:	4956      	ldr	r1, [pc, #344]	; (8012490 <tcp_input+0x2a8>)
 8012336:	484e      	ldr	r0, [pc, #312]	; (8012470 <tcp_input+0x288>)
 8012338:	f008 fcf6 	bl	801ad28 <iprintf>
  }

  /* Convert fields in TCP header to host byte order. */
  tcphdr->src = lwip_ntohs(tcphdr->src);
 801233c:	4b4d      	ldr	r3, [pc, #308]	; (8012474 <tcp_input+0x28c>)
 801233e:	681b      	ldr	r3, [r3, #0]
 8012340:	881b      	ldrh	r3, [r3, #0]
 8012342:	b29a      	uxth	r2, r3
 8012344:	4b4b      	ldr	r3, [pc, #300]	; (8012474 <tcp_input+0x28c>)
 8012346:	681c      	ldr	r4, [r3, #0]
 8012348:	4610      	mov	r0, r2
 801234a:	f7fc fb5f 	bl	800ea0c <lwip_htons>
 801234e:	4603      	mov	r3, r0
 8012350:	8023      	strh	r3, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 8012352:	4b48      	ldr	r3, [pc, #288]	; (8012474 <tcp_input+0x28c>)
 8012354:	681b      	ldr	r3, [r3, #0]
 8012356:	885b      	ldrh	r3, [r3, #2]
 8012358:	b29a      	uxth	r2, r3
 801235a:	4b46      	ldr	r3, [pc, #280]	; (8012474 <tcp_input+0x28c>)
 801235c:	681c      	ldr	r4, [r3, #0]
 801235e:	4610      	mov	r0, r2
 8012360:	f7fc fb54 	bl	800ea0c <lwip_htons>
 8012364:	4603      	mov	r3, r0
 8012366:	8063      	strh	r3, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 8012368:	4b42      	ldr	r3, [pc, #264]	; (8012474 <tcp_input+0x28c>)
 801236a:	681b      	ldr	r3, [r3, #0]
 801236c:	685a      	ldr	r2, [r3, #4]
 801236e:	4b41      	ldr	r3, [pc, #260]	; (8012474 <tcp_input+0x28c>)
 8012370:	681c      	ldr	r4, [r3, #0]
 8012372:	4610      	mov	r0, r2
 8012374:	f7fc fb5f 	bl	800ea36 <lwip_htonl>
 8012378:	4603      	mov	r3, r0
 801237a:	6063      	str	r3, [r4, #4]
 801237c:	6863      	ldr	r3, [r4, #4]
 801237e:	4a45      	ldr	r2, [pc, #276]	; (8012494 <tcp_input+0x2ac>)
 8012380:	6013      	str	r3, [r2, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 8012382:	4b3c      	ldr	r3, [pc, #240]	; (8012474 <tcp_input+0x28c>)
 8012384:	681b      	ldr	r3, [r3, #0]
 8012386:	689a      	ldr	r2, [r3, #8]
 8012388:	4b3a      	ldr	r3, [pc, #232]	; (8012474 <tcp_input+0x28c>)
 801238a:	681c      	ldr	r4, [r3, #0]
 801238c:	4610      	mov	r0, r2
 801238e:	f7fc fb52 	bl	800ea36 <lwip_htonl>
 8012392:	4603      	mov	r3, r0
 8012394:	60a3      	str	r3, [r4, #8]
 8012396:	68a3      	ldr	r3, [r4, #8]
 8012398:	4a3f      	ldr	r2, [pc, #252]	; (8012498 <tcp_input+0x2b0>)
 801239a:	6013      	str	r3, [r2, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 801239c:	4b35      	ldr	r3, [pc, #212]	; (8012474 <tcp_input+0x28c>)
 801239e:	681b      	ldr	r3, [r3, #0]
 80123a0:	89db      	ldrh	r3, [r3, #14]
 80123a2:	b29a      	uxth	r2, r3
 80123a4:	4b33      	ldr	r3, [pc, #204]	; (8012474 <tcp_input+0x28c>)
 80123a6:	681c      	ldr	r4, [r3, #0]
 80123a8:	4610      	mov	r0, r2
 80123aa:	f7fc fb2f 	bl	800ea0c <lwip_htons>
 80123ae:	4603      	mov	r3, r0
 80123b0:	81e3      	strh	r3, [r4, #14]

  flags = TCPH_FLAGS(tcphdr);
 80123b2:	4b30      	ldr	r3, [pc, #192]	; (8012474 <tcp_input+0x28c>)
 80123b4:	681b      	ldr	r3, [r3, #0]
 80123b6:	899b      	ldrh	r3, [r3, #12]
 80123b8:	b29b      	uxth	r3, r3
 80123ba:	4618      	mov	r0, r3
 80123bc:	f7fc fb26 	bl	800ea0c <lwip_htons>
 80123c0:	4603      	mov	r3, r0
 80123c2:	b2db      	uxtb	r3, r3
 80123c4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80123c8:	b2da      	uxtb	r2, r3
 80123ca:	4b34      	ldr	r3, [pc, #208]	; (801249c <tcp_input+0x2b4>)
 80123cc:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len;
 80123ce:	687b      	ldr	r3, [r7, #4]
 80123d0:	891a      	ldrh	r2, [r3, #8]
 80123d2:	4b33      	ldr	r3, [pc, #204]	; (80124a0 <tcp_input+0x2b8>)
 80123d4:	801a      	strh	r2, [r3, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 80123d6:	4b31      	ldr	r3, [pc, #196]	; (801249c <tcp_input+0x2b4>)
 80123d8:	781b      	ldrb	r3, [r3, #0]
 80123da:	f003 0303 	and.w	r3, r3, #3
 80123de:	2b00      	cmp	r3, #0
 80123e0:	d00c      	beq.n	80123fc <tcp_input+0x214>
    tcplen++;
 80123e2:	4b2f      	ldr	r3, [pc, #188]	; (80124a0 <tcp_input+0x2b8>)
 80123e4:	881b      	ldrh	r3, [r3, #0]
 80123e6:	3301      	adds	r3, #1
 80123e8:	b29a      	uxth	r2, r3
 80123ea:	4b2d      	ldr	r3, [pc, #180]	; (80124a0 <tcp_input+0x2b8>)
 80123ec:	801a      	strh	r2, [r3, #0]
    if (tcplen < p->tot_len) {
 80123ee:	687b      	ldr	r3, [r7, #4]
 80123f0:	891a      	ldrh	r2, [r3, #8]
 80123f2:	4b2b      	ldr	r3, [pc, #172]	; (80124a0 <tcp_input+0x2b8>)
 80123f4:	881b      	ldrh	r3, [r3, #0]
 80123f6:	429a      	cmp	r2, r3
 80123f8:	f200 82d7 	bhi.w	80129aa <tcp_input+0x7c2>
    }
  }

  /* Demultiplex an incoming segment. First, we check if it is destined
     for an active connection. */
  prev = NULL;
 80123fc:	2300      	movs	r3, #0
 80123fe:	61bb      	str	r3, [r7, #24]

  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8012400:	4b28      	ldr	r3, [pc, #160]	; (80124a4 <tcp_input+0x2bc>)
 8012402:	681b      	ldr	r3, [r3, #0]
 8012404:	61fb      	str	r3, [r7, #28]
 8012406:	e09d      	b.n	8012544 <tcp_input+0x35c>
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 8012408:	69fb      	ldr	r3, [r7, #28]
 801240a:	7d1b      	ldrb	r3, [r3, #20]
 801240c:	2b00      	cmp	r3, #0
 801240e:	d105      	bne.n	801241c <tcp_input+0x234>
 8012410:	4b15      	ldr	r3, [pc, #84]	; (8012468 <tcp_input+0x280>)
 8012412:	22fb      	movs	r2, #251	; 0xfb
 8012414:	4924      	ldr	r1, [pc, #144]	; (80124a8 <tcp_input+0x2c0>)
 8012416:	4816      	ldr	r0, [pc, #88]	; (8012470 <tcp_input+0x288>)
 8012418:	f008 fc86 	bl	801ad28 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 801241c:	69fb      	ldr	r3, [r7, #28]
 801241e:	7d1b      	ldrb	r3, [r3, #20]
 8012420:	2b0a      	cmp	r3, #10
 8012422:	d105      	bne.n	8012430 <tcp_input+0x248>
 8012424:	4b10      	ldr	r3, [pc, #64]	; (8012468 <tcp_input+0x280>)
 8012426:	22fc      	movs	r2, #252	; 0xfc
 8012428:	4920      	ldr	r1, [pc, #128]	; (80124ac <tcp_input+0x2c4>)
 801242a:	4811      	ldr	r0, [pc, #68]	; (8012470 <tcp_input+0x288>)
 801242c:	f008 fc7c 	bl	801ad28 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 8012430:	69fb      	ldr	r3, [r7, #28]
 8012432:	7d1b      	ldrb	r3, [r3, #20]
 8012434:	2b01      	cmp	r3, #1
 8012436:	d105      	bne.n	8012444 <tcp_input+0x25c>
 8012438:	4b0b      	ldr	r3, [pc, #44]	; (8012468 <tcp_input+0x280>)
 801243a:	22fd      	movs	r2, #253	; 0xfd
 801243c:	491c      	ldr	r1, [pc, #112]	; (80124b0 <tcp_input+0x2c8>)
 801243e:	480c      	ldr	r0, [pc, #48]	; (8012470 <tcp_input+0x288>)
 8012440:	f008 fc72 	bl	801ad28 <iprintf>

    /* check if PCB is bound to specific netif */
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8012444:	69fb      	ldr	r3, [r7, #28]
 8012446:	7a1b      	ldrb	r3, [r3, #8]
 8012448:	2b00      	cmp	r3, #0
 801244a:	d033      	beq.n	80124b4 <tcp_input+0x2cc>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801244c:	69fb      	ldr	r3, [r7, #28]
 801244e:	7a1a      	ldrb	r2, [r3, #8]
 8012450:	4b09      	ldr	r3, [pc, #36]	; (8012478 <tcp_input+0x290>)
 8012452:	685b      	ldr	r3, [r3, #4]
 8012454:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8012458:	3301      	adds	r3, #1
 801245a:	b2db      	uxtb	r3, r3
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801245c:	429a      	cmp	r2, r3
 801245e:	d029      	beq.n	80124b4 <tcp_input+0x2cc>
      prev = pcb;
 8012460:	69fb      	ldr	r3, [r7, #28]
 8012462:	61bb      	str	r3, [r7, #24]
      continue;
 8012464:	e06b      	b.n	801253e <tcp_input+0x356>
 8012466:	bf00      	nop
 8012468:	08021424 	.word	0x08021424
 801246c:	08021458 	.word	0x08021458
 8012470:	08021470 	.word	0x08021470
 8012474:	200008a4 	.word	0x200008a4
 8012478:	2000458c 	.word	0x2000458c
 801247c:	200008a8 	.word	0x200008a8
 8012480:	200008ac 	.word	0x200008ac
 8012484:	200008aa 	.word	0x200008aa
 8012488:	08021498 	.word	0x08021498
 801248c:	080214a8 	.word	0x080214a8
 8012490:	080214b4 	.word	0x080214b4
 8012494:	200008b4 	.word	0x200008b4
 8012498:	200008b8 	.word	0x200008b8
 801249c:	200008c0 	.word	0x200008c0
 80124a0:	200008be 	.word	0x200008be
 80124a4:	20007ca0 	.word	0x20007ca0
 80124a8:	080214d4 	.word	0x080214d4
 80124ac:	080214fc 	.word	0x080214fc
 80124b0:	08021528 	.word	0x08021528
    }

    if (pcb->remote_port == tcphdr->src &&
 80124b4:	69fb      	ldr	r3, [r7, #28]
 80124b6:	8b1a      	ldrh	r2, [r3, #24]
 80124b8:	4b94      	ldr	r3, [pc, #592]	; (801270c <tcp_input+0x524>)
 80124ba:	681b      	ldr	r3, [r3, #0]
 80124bc:	881b      	ldrh	r3, [r3, #0]
 80124be:	b29b      	uxth	r3, r3
 80124c0:	429a      	cmp	r2, r3
 80124c2:	d13a      	bne.n	801253a <tcp_input+0x352>
        pcb->local_port == tcphdr->dest &&
 80124c4:	69fb      	ldr	r3, [r7, #28]
 80124c6:	8ada      	ldrh	r2, [r3, #22]
 80124c8:	4b90      	ldr	r3, [pc, #576]	; (801270c <tcp_input+0x524>)
 80124ca:	681b      	ldr	r3, [r3, #0]
 80124cc:	885b      	ldrh	r3, [r3, #2]
 80124ce:	b29b      	uxth	r3, r3
    if (pcb->remote_port == tcphdr->src &&
 80124d0:	429a      	cmp	r2, r3
 80124d2:	d132      	bne.n	801253a <tcp_input+0x352>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 80124d4:	69fb      	ldr	r3, [r7, #28]
 80124d6:	685a      	ldr	r2, [r3, #4]
 80124d8:	4b8d      	ldr	r3, [pc, #564]	; (8012710 <tcp_input+0x528>)
 80124da:	691b      	ldr	r3, [r3, #16]
        pcb->local_port == tcphdr->dest &&
 80124dc:	429a      	cmp	r2, r3
 80124de:	d12c      	bne.n	801253a <tcp_input+0x352>
        ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 80124e0:	69fb      	ldr	r3, [r7, #28]
 80124e2:	681a      	ldr	r2, [r3, #0]
 80124e4:	4b8a      	ldr	r3, [pc, #552]	; (8012710 <tcp_input+0x528>)
 80124e6:	695b      	ldr	r3, [r3, #20]
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 80124e8:	429a      	cmp	r2, r3
 80124ea:	d126      	bne.n	801253a <tcp_input+0x352>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 80124ec:	69fb      	ldr	r3, [r7, #28]
 80124ee:	68db      	ldr	r3, [r3, #12]
 80124f0:	69fa      	ldr	r2, [r7, #28]
 80124f2:	429a      	cmp	r2, r3
 80124f4:	d106      	bne.n	8012504 <tcp_input+0x31c>
 80124f6:	4b87      	ldr	r3, [pc, #540]	; (8012714 <tcp_input+0x52c>)
 80124f8:	f240 120d 	movw	r2, #269	; 0x10d
 80124fc:	4986      	ldr	r1, [pc, #536]	; (8012718 <tcp_input+0x530>)
 80124fe:	4887      	ldr	r0, [pc, #540]	; (801271c <tcp_input+0x534>)
 8012500:	f008 fc12 	bl	801ad28 <iprintf>
      if (prev != NULL) {
 8012504:	69bb      	ldr	r3, [r7, #24]
 8012506:	2b00      	cmp	r3, #0
 8012508:	d00a      	beq.n	8012520 <tcp_input+0x338>
        prev->next = pcb->next;
 801250a:	69fb      	ldr	r3, [r7, #28]
 801250c:	68da      	ldr	r2, [r3, #12]
 801250e:	69bb      	ldr	r3, [r7, #24]
 8012510:	60da      	str	r2, [r3, #12]
        pcb->next = tcp_active_pcbs;
 8012512:	4b83      	ldr	r3, [pc, #524]	; (8012720 <tcp_input+0x538>)
 8012514:	681a      	ldr	r2, [r3, #0]
 8012516:	69fb      	ldr	r3, [r7, #28]
 8012518:	60da      	str	r2, [r3, #12]
        tcp_active_pcbs = pcb;
 801251a:	4a81      	ldr	r2, [pc, #516]	; (8012720 <tcp_input+0x538>)
 801251c:	69fb      	ldr	r3, [r7, #28]
 801251e:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 8012520:	69fb      	ldr	r3, [r7, #28]
 8012522:	68db      	ldr	r3, [r3, #12]
 8012524:	69fa      	ldr	r2, [r7, #28]
 8012526:	429a      	cmp	r2, r3
 8012528:	d111      	bne.n	801254e <tcp_input+0x366>
 801252a:	4b7a      	ldr	r3, [pc, #488]	; (8012714 <tcp_input+0x52c>)
 801252c:	f240 1215 	movw	r2, #277	; 0x115
 8012530:	497c      	ldr	r1, [pc, #496]	; (8012724 <tcp_input+0x53c>)
 8012532:	487a      	ldr	r0, [pc, #488]	; (801271c <tcp_input+0x534>)
 8012534:	f008 fbf8 	bl	801ad28 <iprintf>
      break;
 8012538:	e009      	b.n	801254e <tcp_input+0x366>
    }
    prev = pcb;
 801253a:	69fb      	ldr	r3, [r7, #28]
 801253c:	61bb      	str	r3, [r7, #24]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801253e:	69fb      	ldr	r3, [r7, #28]
 8012540:	68db      	ldr	r3, [r3, #12]
 8012542:	61fb      	str	r3, [r7, #28]
 8012544:	69fb      	ldr	r3, [r7, #28]
 8012546:	2b00      	cmp	r3, #0
 8012548:	f47f af5e 	bne.w	8012408 <tcp_input+0x220>
 801254c:	e000      	b.n	8012550 <tcp_input+0x368>
      break;
 801254e:	bf00      	nop
  }

  if (pcb == NULL) {
 8012550:	69fb      	ldr	r3, [r7, #28]
 8012552:	2b00      	cmp	r3, #0
 8012554:	f040 8095 	bne.w	8012682 <tcp_input+0x49a>
    /* If it did not go to an active connection, we check the connections
       in the TIME-WAIT state. */
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8012558:	4b73      	ldr	r3, [pc, #460]	; (8012728 <tcp_input+0x540>)
 801255a:	681b      	ldr	r3, [r3, #0]
 801255c:	61fb      	str	r3, [r7, #28]
 801255e:	e03f      	b.n	80125e0 <tcp_input+0x3f8>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 8012560:	69fb      	ldr	r3, [r7, #28]
 8012562:	7d1b      	ldrb	r3, [r3, #20]
 8012564:	2b0a      	cmp	r3, #10
 8012566:	d006      	beq.n	8012576 <tcp_input+0x38e>
 8012568:	4b6a      	ldr	r3, [pc, #424]	; (8012714 <tcp_input+0x52c>)
 801256a:	f240 121f 	movw	r2, #287	; 0x11f
 801256e:	496f      	ldr	r1, [pc, #444]	; (801272c <tcp_input+0x544>)
 8012570:	486a      	ldr	r0, [pc, #424]	; (801271c <tcp_input+0x534>)
 8012572:	f008 fbd9 	bl	801ad28 <iprintf>

      /* check if PCB is bound to specific netif */
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8012576:	69fb      	ldr	r3, [r7, #28]
 8012578:	7a1b      	ldrb	r3, [r3, #8]
 801257a:	2b00      	cmp	r3, #0
 801257c:	d009      	beq.n	8012592 <tcp_input+0x3aa>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801257e:	69fb      	ldr	r3, [r7, #28]
 8012580:	7a1a      	ldrb	r2, [r3, #8]
 8012582:	4b63      	ldr	r3, [pc, #396]	; (8012710 <tcp_input+0x528>)
 8012584:	685b      	ldr	r3, [r3, #4]
 8012586:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 801258a:	3301      	adds	r3, #1
 801258c:	b2db      	uxtb	r3, r3
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801258e:	429a      	cmp	r2, r3
 8012590:	d122      	bne.n	80125d8 <tcp_input+0x3f0>
        continue;
      }

      if (pcb->remote_port == tcphdr->src &&
 8012592:	69fb      	ldr	r3, [r7, #28]
 8012594:	8b1a      	ldrh	r2, [r3, #24]
 8012596:	4b5d      	ldr	r3, [pc, #372]	; (801270c <tcp_input+0x524>)
 8012598:	681b      	ldr	r3, [r3, #0]
 801259a:	881b      	ldrh	r3, [r3, #0]
 801259c:	b29b      	uxth	r3, r3
 801259e:	429a      	cmp	r2, r3
 80125a0:	d11b      	bne.n	80125da <tcp_input+0x3f2>
          pcb->local_port == tcphdr->dest &&
 80125a2:	69fb      	ldr	r3, [r7, #28]
 80125a4:	8ada      	ldrh	r2, [r3, #22]
 80125a6:	4b59      	ldr	r3, [pc, #356]	; (801270c <tcp_input+0x524>)
 80125a8:	681b      	ldr	r3, [r3, #0]
 80125aa:	885b      	ldrh	r3, [r3, #2]
 80125ac:	b29b      	uxth	r3, r3
      if (pcb->remote_port == tcphdr->src &&
 80125ae:	429a      	cmp	r2, r3
 80125b0:	d113      	bne.n	80125da <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 80125b2:	69fb      	ldr	r3, [r7, #28]
 80125b4:	685a      	ldr	r2, [r3, #4]
 80125b6:	4b56      	ldr	r3, [pc, #344]	; (8012710 <tcp_input+0x528>)
 80125b8:	691b      	ldr	r3, [r3, #16]
          pcb->local_port == tcphdr->dest &&
 80125ba:	429a      	cmp	r2, r3
 80125bc:	d10d      	bne.n	80125da <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 80125be:	69fb      	ldr	r3, [r7, #28]
 80125c0:	681a      	ldr	r2, [r3, #0]
 80125c2:	4b53      	ldr	r3, [pc, #332]	; (8012710 <tcp_input+0x528>)
 80125c4:	695b      	ldr	r3, [r3, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 80125c6:	429a      	cmp	r2, r3
 80125c8:	d107      	bne.n	80125da <tcp_input+0x3f2>
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
        if (LWIP_HOOK_TCP_INPACKET_PCB(pcb, tcphdr, tcphdr_optlen, tcphdr_opt1len,
                                       tcphdr_opt2, p) == ERR_OK)
#endif
        {
          tcp_timewait_input(pcb);
 80125ca:	69f8      	ldr	r0, [r7, #28]
 80125cc:	f000 fb52 	bl	8012c74 <tcp_timewait_input>
        }
        pbuf_free(p);
 80125d0:	6878      	ldr	r0, [r7, #4]
 80125d2:	f7fd fd4b 	bl	801006c <pbuf_free>
        return;
 80125d6:	e1ee      	b.n	80129b6 <tcp_input+0x7ce>
        continue;
 80125d8:	bf00      	nop
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 80125da:	69fb      	ldr	r3, [r7, #28]
 80125dc:	68db      	ldr	r3, [r3, #12]
 80125de:	61fb      	str	r3, [r7, #28]
 80125e0:	69fb      	ldr	r3, [r7, #28]
 80125e2:	2b00      	cmp	r3, #0
 80125e4:	d1bc      	bne.n	8012560 <tcp_input+0x378>
      }
    }

    /* Finally, if we still did not get a match, we check all PCBs that
       are LISTENing for incoming connections. */
    prev = NULL;
 80125e6:	2300      	movs	r3, #0
 80125e8:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 80125ea:	4b51      	ldr	r3, [pc, #324]	; (8012730 <tcp_input+0x548>)
 80125ec:	681b      	ldr	r3, [r3, #0]
 80125ee:	617b      	str	r3, [r7, #20]
 80125f0:	e02a      	b.n	8012648 <tcp_input+0x460>
      /* check if PCB is bound to specific netif */
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 80125f2:	697b      	ldr	r3, [r7, #20]
 80125f4:	7a1b      	ldrb	r3, [r3, #8]
 80125f6:	2b00      	cmp	r3, #0
 80125f8:	d00c      	beq.n	8012614 <tcp_input+0x42c>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 80125fa:	697b      	ldr	r3, [r7, #20]
 80125fc:	7a1a      	ldrb	r2, [r3, #8]
 80125fe:	4b44      	ldr	r3, [pc, #272]	; (8012710 <tcp_input+0x528>)
 8012600:	685b      	ldr	r3, [r3, #4]
 8012602:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8012606:	3301      	adds	r3, #1
 8012608:	b2db      	uxtb	r3, r3
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 801260a:	429a      	cmp	r2, r3
 801260c:	d002      	beq.n	8012614 <tcp_input+0x42c>
        prev = (struct tcp_pcb *)lpcb;
 801260e:	697b      	ldr	r3, [r7, #20]
 8012610:	61bb      	str	r3, [r7, #24]
        continue;
 8012612:	e016      	b.n	8012642 <tcp_input+0x45a>
      }

      if (lpcb->local_port == tcphdr->dest) {
 8012614:	697b      	ldr	r3, [r7, #20]
 8012616:	8ada      	ldrh	r2, [r3, #22]
 8012618:	4b3c      	ldr	r3, [pc, #240]	; (801270c <tcp_input+0x524>)
 801261a:	681b      	ldr	r3, [r3, #0]
 801261c:	885b      	ldrh	r3, [r3, #2]
 801261e:	b29b      	uxth	r3, r3
 8012620:	429a      	cmp	r2, r3
 8012622:	d10c      	bne.n	801263e <tcp_input+0x456>
          lpcb_prev = prev;
#else /* SO_REUSE */
          break;
#endif /* SO_REUSE */
        } else if (IP_ADDR_PCB_VERSION_MATCH_EXACT(lpcb, ip_current_dest_addr())) {
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 8012624:	697b      	ldr	r3, [r7, #20]
 8012626:	681a      	ldr	r2, [r3, #0]
 8012628:	4b39      	ldr	r3, [pc, #228]	; (8012710 <tcp_input+0x528>)
 801262a:	695b      	ldr	r3, [r3, #20]
 801262c:	429a      	cmp	r2, r3
 801262e:	d00f      	beq.n	8012650 <tcp_input+0x468>
            /* found an exact match */
            break;
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 8012630:	697b      	ldr	r3, [r7, #20]
 8012632:	2b00      	cmp	r3, #0
 8012634:	d00d      	beq.n	8012652 <tcp_input+0x46a>
 8012636:	697b      	ldr	r3, [r7, #20]
 8012638:	681b      	ldr	r3, [r3, #0]
 801263a:	2b00      	cmp	r3, #0
 801263c:	d009      	beq.n	8012652 <tcp_input+0x46a>
            break;
#endif /* SO_REUSE */
          }
        }
      }
      prev = (struct tcp_pcb *)lpcb;
 801263e:	697b      	ldr	r3, [r7, #20]
 8012640:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8012642:	697b      	ldr	r3, [r7, #20]
 8012644:	68db      	ldr	r3, [r3, #12]
 8012646:	617b      	str	r3, [r7, #20]
 8012648:	697b      	ldr	r3, [r7, #20]
 801264a:	2b00      	cmp	r3, #0
 801264c:	d1d1      	bne.n	80125f2 <tcp_input+0x40a>
 801264e:	e000      	b.n	8012652 <tcp_input+0x46a>
            break;
 8012650:	bf00      	nop
      /* only pass to ANY if no specific local IP has been found */
      lpcb = lpcb_any;
      prev = lpcb_prev;
    }
#endif /* SO_REUSE */
    if (lpcb != NULL) {
 8012652:	697b      	ldr	r3, [r7, #20]
 8012654:	2b00      	cmp	r3, #0
 8012656:	d014      	beq.n	8012682 <tcp_input+0x49a>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      if (prev != NULL) {
 8012658:	69bb      	ldr	r3, [r7, #24]
 801265a:	2b00      	cmp	r3, #0
 801265c:	d00a      	beq.n	8012674 <tcp_input+0x48c>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 801265e:	697b      	ldr	r3, [r7, #20]
 8012660:	68da      	ldr	r2, [r3, #12]
 8012662:	69bb      	ldr	r3, [r7, #24]
 8012664:	60da      	str	r2, [r3, #12]
        /* our successor is the remainder of the listening list */
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 8012666:	4b32      	ldr	r3, [pc, #200]	; (8012730 <tcp_input+0x548>)
 8012668:	681a      	ldr	r2, [r3, #0]
 801266a:	697b      	ldr	r3, [r7, #20]
 801266c:	60da      	str	r2, [r3, #12]
        /* put this listening pcb at the head of the listening list */
        tcp_listen_pcbs.listen_pcbs = lpcb;
 801266e:	4a30      	ldr	r2, [pc, #192]	; (8012730 <tcp_input+0x548>)
 8012670:	697b      	ldr	r3, [r7, #20]
 8012672:	6013      	str	r3, [r2, #0]
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
      if (LWIP_HOOK_TCP_INPACKET_PCB((struct tcp_pcb *)lpcb, tcphdr, tcphdr_optlen,
                                     tcphdr_opt1len, tcphdr_opt2, p) == ERR_OK)
#endif
      {
        tcp_listen_input(lpcb);
 8012674:	6978      	ldr	r0, [r7, #20]
 8012676:	f000 f9ff 	bl	8012a78 <tcp_listen_input>
      }
      pbuf_free(p);
 801267a:	6878      	ldr	r0, [r7, #4]
 801267c:	f7fd fcf6 	bl	801006c <pbuf_free>
      return;
 8012680:	e199      	b.n	80129b6 <tcp_input+0x7ce>
      tcphdr_opt1len, tcphdr_opt2, p) != ERR_OK) {
    pbuf_free(p);
    return;
  }
#endif
  if (pcb != NULL) {
 8012682:	69fb      	ldr	r3, [r7, #28]
 8012684:	2b00      	cmp	r3, #0
 8012686:	f000 8160 	beq.w	801294a <tcp_input+0x762>
#if TCP_INPUT_DEBUG
    tcp_debug_print_state(pcb->state);
#endif /* TCP_INPUT_DEBUG */

    /* Set up a tcp_seg structure. */
    inseg.next = NULL;
 801268a:	4b2a      	ldr	r3, [pc, #168]	; (8012734 <tcp_input+0x54c>)
 801268c:	2200      	movs	r2, #0
 801268e:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 8012690:	687b      	ldr	r3, [r7, #4]
 8012692:	891a      	ldrh	r2, [r3, #8]
 8012694:	4b27      	ldr	r3, [pc, #156]	; (8012734 <tcp_input+0x54c>)
 8012696:	811a      	strh	r2, [r3, #8]
    inseg.p = p;
 8012698:	4a26      	ldr	r2, [pc, #152]	; (8012734 <tcp_input+0x54c>)
 801269a:	687b      	ldr	r3, [r7, #4]
 801269c:	6053      	str	r3, [r2, #4]
    inseg.tcphdr = tcphdr;
 801269e:	4b1b      	ldr	r3, [pc, #108]	; (801270c <tcp_input+0x524>)
 80126a0:	681b      	ldr	r3, [r3, #0]
 80126a2:	4a24      	ldr	r2, [pc, #144]	; (8012734 <tcp_input+0x54c>)
 80126a4:	60d3      	str	r3, [r2, #12]

    recv_data = NULL;
 80126a6:	4b24      	ldr	r3, [pc, #144]	; (8012738 <tcp_input+0x550>)
 80126a8:	2200      	movs	r2, #0
 80126aa:	601a      	str	r2, [r3, #0]
    recv_flags = 0;
 80126ac:	4b23      	ldr	r3, [pc, #140]	; (801273c <tcp_input+0x554>)
 80126ae:	2200      	movs	r2, #0
 80126b0:	701a      	strb	r2, [r3, #0]
    recv_acked = 0;
 80126b2:	4b23      	ldr	r3, [pc, #140]	; (8012740 <tcp_input+0x558>)
 80126b4:	2200      	movs	r2, #0
 80126b6:	801a      	strh	r2, [r3, #0]

    if (flags & TCP_PSH) {
 80126b8:	4b22      	ldr	r3, [pc, #136]	; (8012744 <tcp_input+0x55c>)
 80126ba:	781b      	ldrb	r3, [r3, #0]
 80126bc:	f003 0308 	and.w	r3, r3, #8
 80126c0:	2b00      	cmp	r3, #0
 80126c2:	d006      	beq.n	80126d2 <tcp_input+0x4ea>
      p->flags |= PBUF_FLAG_PUSH;
 80126c4:	687b      	ldr	r3, [r7, #4]
 80126c6:	7b5b      	ldrb	r3, [r3, #13]
 80126c8:	f043 0301 	orr.w	r3, r3, #1
 80126cc:	b2da      	uxtb	r2, r3
 80126ce:	687b      	ldr	r3, [r7, #4]
 80126d0:	735a      	strb	r2, [r3, #13]
    }

    /* If there is data which was previously "refused" by upper layer */
    if (pcb->refused_data != NULL) {
 80126d2:	69fb      	ldr	r3, [r7, #28]
 80126d4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80126d6:	2b00      	cmp	r3, #0
 80126d8:	d038      	beq.n	801274c <tcp_input+0x564>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 80126da:	69f8      	ldr	r0, [r7, #28]
 80126dc:	f7ff f872 	bl	80117c4 <tcp_process_refused_data>
 80126e0:	4603      	mov	r3, r0
 80126e2:	f113 0f0d 	cmn.w	r3, #13
 80126e6:	d007      	beq.n	80126f8 <tcp_input+0x510>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 80126e8:	69fb      	ldr	r3, [r7, #28]
 80126ea:	6f9b      	ldr	r3, [r3, #120]	; 0x78
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 80126ec:	2b00      	cmp	r3, #0
 80126ee:	d02d      	beq.n	801274c <tcp_input+0x564>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 80126f0:	4b15      	ldr	r3, [pc, #84]	; (8012748 <tcp_input+0x560>)
 80126f2:	881b      	ldrh	r3, [r3, #0]
 80126f4:	2b00      	cmp	r3, #0
 80126f6:	d029      	beq.n	801274c <tcp_input+0x564>
        /* pcb has been aborted or refused data is still refused and the new
           segment contains data */
        if (pcb->rcv_ann_wnd == 0) {
 80126f8:	69fb      	ldr	r3, [r7, #28]
 80126fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80126fc:	2b00      	cmp	r3, #0
 80126fe:	f040 8104 	bne.w	801290a <tcp_input+0x722>
          /* this is a zero-window probe, we respond to it with current RCV.NXT
          and drop the data segment */
          tcp_send_empty_ack(pcb);
 8012702:	69f8      	ldr	r0, [r7, #28]
 8012704:	f003 fe28 	bl	8016358 <tcp_send_empty_ack>
        }
        TCP_STATS_INC(tcp.drop);
        MIB2_STATS_INC(mib2.tcpinerrs);
        goto aborted;
 8012708:	e0ff      	b.n	801290a <tcp_input+0x722>
 801270a:	bf00      	nop
 801270c:	200008a4 	.word	0x200008a4
 8012710:	2000458c 	.word	0x2000458c
 8012714:	08021424 	.word	0x08021424
 8012718:	08021550 	.word	0x08021550
 801271c:	08021470 	.word	0x08021470
 8012720:	20007ca0 	.word	0x20007ca0
 8012724:	0802157c 	.word	0x0802157c
 8012728:	20007cb0 	.word	0x20007cb0
 801272c:	080215a8 	.word	0x080215a8
 8012730:	20007ca8 	.word	0x20007ca8
 8012734:	20000894 	.word	0x20000894
 8012738:	200008c4 	.word	0x200008c4
 801273c:	200008c1 	.word	0x200008c1
 8012740:	200008bc 	.word	0x200008bc
 8012744:	200008c0 	.word	0x200008c0
 8012748:	200008be 	.word	0x200008be
      }
    }
    tcp_input_pcb = pcb;
 801274c:	4a9b      	ldr	r2, [pc, #620]	; (80129bc <tcp_input+0x7d4>)
 801274e:	69fb      	ldr	r3, [r7, #28]
 8012750:	6013      	str	r3, [r2, #0]
    err = tcp_process(pcb);
 8012752:	69f8      	ldr	r0, [r7, #28]
 8012754:	f000 fb0a 	bl	8012d6c <tcp_process>
 8012758:	4603      	mov	r3, r0
 801275a:	74fb      	strb	r3, [r7, #19]
    /* A return value of ERR_ABRT means that tcp_abort() was called
       and that the pcb has been freed. If so, we don't do anything. */
    if (err != ERR_ABRT) {
 801275c:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8012760:	f113 0f0d 	cmn.w	r3, #13
 8012764:	f000 80d3 	beq.w	801290e <tcp_input+0x726>
      if (recv_flags & TF_RESET) {
 8012768:	4b95      	ldr	r3, [pc, #596]	; (80129c0 <tcp_input+0x7d8>)
 801276a:	781b      	ldrb	r3, [r3, #0]
 801276c:	f003 0308 	and.w	r3, r3, #8
 8012770:	2b00      	cmp	r3, #0
 8012772:	d015      	beq.n	80127a0 <tcp_input+0x5b8>
        /* TF_RESET means that the connection was reset by the other
           end. We then call the error callback to inform the
           application that the connection is dead before we
           deallocate the PCB. */
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 8012774:	69fb      	ldr	r3, [r7, #28]
 8012776:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801277a:	2b00      	cmp	r3, #0
 801277c:	d008      	beq.n	8012790 <tcp_input+0x5a8>
 801277e:	69fb      	ldr	r3, [r7, #28]
 8012780:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8012784:	69fa      	ldr	r2, [r7, #28]
 8012786:	6912      	ldr	r2, [r2, #16]
 8012788:	f06f 010d 	mvn.w	r1, #13
 801278c:	4610      	mov	r0, r2
 801278e:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8012790:	69f9      	ldr	r1, [r7, #28]
 8012792:	488c      	ldr	r0, [pc, #560]	; (80129c4 <tcp_input+0x7dc>)
 8012794:	f7ff fbb0 	bl	8011ef8 <tcp_pcb_remove>
        tcp_free(pcb);
 8012798:	69f8      	ldr	r0, [r7, #28]
 801279a:	f7fd ff23 	bl	80105e4 <tcp_free>
 801279e:	e0c1      	b.n	8012924 <tcp_input+0x73c>
      } else {
        err = ERR_OK;
 80127a0:	2300      	movs	r3, #0
 80127a2:	74fb      	strb	r3, [r7, #19]
        /* If the application has registered a "sent" function to be
           called when new send buffer space is available, we call it
           now. */
        if (recv_acked > 0) {
 80127a4:	4b88      	ldr	r3, [pc, #544]	; (80129c8 <tcp_input+0x7e0>)
 80127a6:	881b      	ldrh	r3, [r3, #0]
 80127a8:	2b00      	cmp	r3, #0
 80127aa:	d01d      	beq.n	80127e8 <tcp_input+0x600>
          while (acked > 0) {
            acked16 = (u16_t)LWIP_MIN(acked, 0xffffu);
            acked -= acked16;
#else
          {
            acked16 = recv_acked;
 80127ac:	4b86      	ldr	r3, [pc, #536]	; (80129c8 <tcp_input+0x7e0>)
 80127ae:	881b      	ldrh	r3, [r3, #0]
 80127b0:	81fb      	strh	r3, [r7, #14]
#endif
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 80127b2:	69fb      	ldr	r3, [r7, #28]
 80127b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80127b8:	2b00      	cmp	r3, #0
 80127ba:	d00a      	beq.n	80127d2 <tcp_input+0x5ea>
 80127bc:	69fb      	ldr	r3, [r7, #28]
 80127be:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80127c2:	69fa      	ldr	r2, [r7, #28]
 80127c4:	6910      	ldr	r0, [r2, #16]
 80127c6:	89fa      	ldrh	r2, [r7, #14]
 80127c8:	69f9      	ldr	r1, [r7, #28]
 80127ca:	4798      	blx	r3
 80127cc:	4603      	mov	r3, r0
 80127ce:	74fb      	strb	r3, [r7, #19]
 80127d0:	e001      	b.n	80127d6 <tcp_input+0x5ee>
 80127d2:	2300      	movs	r3, #0
 80127d4:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 80127d6:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80127da:	f113 0f0d 	cmn.w	r3, #13
 80127de:	f000 8098 	beq.w	8012912 <tcp_input+0x72a>
              goto aborted;
            }
          }
          recv_acked = 0;
 80127e2:	4b79      	ldr	r3, [pc, #484]	; (80129c8 <tcp_input+0x7e0>)
 80127e4:	2200      	movs	r2, #0
 80127e6:	801a      	strh	r2, [r3, #0]
        }
        if (tcp_input_delayed_close(pcb)) {
 80127e8:	69f8      	ldr	r0, [r7, #28]
 80127ea:	f000 f905 	bl	80129f8 <tcp_input_delayed_close>
 80127ee:	4603      	mov	r3, r0
 80127f0:	2b00      	cmp	r3, #0
 80127f2:	f040 8090 	bne.w	8012916 <tcp_input+0x72e>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
        while (recv_data != NULL) {
          struct pbuf *rest = NULL;
          pbuf_split_64k(recv_data, &rest);
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
        if (recv_data != NULL) {
 80127f6:	4b75      	ldr	r3, [pc, #468]	; (80129cc <tcp_input+0x7e4>)
 80127f8:	681b      	ldr	r3, [r3, #0]
 80127fa:	2b00      	cmp	r3, #0
 80127fc:	d041      	beq.n	8012882 <tcp_input+0x69a>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 80127fe:	69fb      	ldr	r3, [r7, #28]
 8012800:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8012802:	2b00      	cmp	r3, #0
 8012804:	d006      	beq.n	8012814 <tcp_input+0x62c>
 8012806:	4b72      	ldr	r3, [pc, #456]	; (80129d0 <tcp_input+0x7e8>)
 8012808:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 801280c:	4971      	ldr	r1, [pc, #452]	; (80129d4 <tcp_input+0x7ec>)
 801280e:	4872      	ldr	r0, [pc, #456]	; (80129d8 <tcp_input+0x7f0>)
 8012810:	f008 fa8a 	bl	801ad28 <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 8012814:	69fb      	ldr	r3, [r7, #28]
 8012816:	8b5b      	ldrh	r3, [r3, #26]
 8012818:	f003 0310 	and.w	r3, r3, #16
 801281c:	2b00      	cmp	r3, #0
 801281e:	d008      	beq.n	8012832 <tcp_input+0x64a>
            /* received data although already closed -> abort (send RST) to
               notify the remote host that not all data has been processed */
            pbuf_free(recv_data);
 8012820:	4b6a      	ldr	r3, [pc, #424]	; (80129cc <tcp_input+0x7e4>)
 8012822:	681b      	ldr	r3, [r3, #0]
 8012824:	4618      	mov	r0, r3
 8012826:	f7fd fc21 	bl	801006c <pbuf_free>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_free(rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            tcp_abort(pcb);
 801282a:	69f8      	ldr	r0, [r7, #28]
 801282c:	f7fe fa14 	bl	8010c58 <tcp_abort>
            goto aborted;
 8012830:	e078      	b.n	8012924 <tcp_input+0x73c>
          }

          /* Notify application that data has been received. */
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 8012832:	69fb      	ldr	r3, [r7, #28]
 8012834:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8012838:	2b00      	cmp	r3, #0
 801283a:	d00c      	beq.n	8012856 <tcp_input+0x66e>
 801283c:	69fb      	ldr	r3, [r7, #28]
 801283e:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 8012842:	69fb      	ldr	r3, [r7, #28]
 8012844:	6918      	ldr	r0, [r3, #16]
 8012846:	4b61      	ldr	r3, [pc, #388]	; (80129cc <tcp_input+0x7e4>)
 8012848:	681a      	ldr	r2, [r3, #0]
 801284a:	2300      	movs	r3, #0
 801284c:	69f9      	ldr	r1, [r7, #28]
 801284e:	47a0      	blx	r4
 8012850:	4603      	mov	r3, r0
 8012852:	74fb      	strb	r3, [r7, #19]
 8012854:	e008      	b.n	8012868 <tcp_input+0x680>
 8012856:	4b5d      	ldr	r3, [pc, #372]	; (80129cc <tcp_input+0x7e4>)
 8012858:	681a      	ldr	r2, [r3, #0]
 801285a:	2300      	movs	r3, #0
 801285c:	69f9      	ldr	r1, [r7, #28]
 801285e:	2000      	movs	r0, #0
 8012860:	f7ff f884 	bl	801196c <tcp_recv_null>
 8012864:	4603      	mov	r3, r0
 8012866:	74fb      	strb	r3, [r7, #19]
          if (err == ERR_ABRT) {
 8012868:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801286c:	f113 0f0d 	cmn.w	r3, #13
 8012870:	d053      	beq.n	801291a <tcp_input+0x732>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            goto aborted;
          }

          /* If the upper layer can't receive this data, store it */
          if (err != ERR_OK) {
 8012872:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8012876:	2b00      	cmp	r3, #0
 8012878:	d003      	beq.n	8012882 <tcp_input+0x69a>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_cat(recv_data, rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            pcb->refused_data = recv_data;
 801287a:	4b54      	ldr	r3, [pc, #336]	; (80129cc <tcp_input+0x7e4>)
 801287c:	681a      	ldr	r2, [r3, #0]
 801287e:	69fb      	ldr	r3, [r7, #28]
 8012880:	679a      	str	r2, [r3, #120]	; 0x78
          }
        }

        /* If a FIN segment was received, we call the callback
           function with a NULL buffer to indicate EOF. */
        if (recv_flags & TF_GOT_FIN) {
 8012882:	4b4f      	ldr	r3, [pc, #316]	; (80129c0 <tcp_input+0x7d8>)
 8012884:	781b      	ldrb	r3, [r3, #0]
 8012886:	f003 0320 	and.w	r3, r3, #32
 801288a:	2b00      	cmp	r3, #0
 801288c:	d030      	beq.n	80128f0 <tcp_input+0x708>
          if (pcb->refused_data != NULL) {
 801288e:	69fb      	ldr	r3, [r7, #28]
 8012890:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8012892:	2b00      	cmp	r3, #0
 8012894:	d009      	beq.n	80128aa <tcp_input+0x6c2>
            /* Delay this if we have refused data. */
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 8012896:	69fb      	ldr	r3, [r7, #28]
 8012898:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801289a:	7b5a      	ldrb	r2, [r3, #13]
 801289c:	69fb      	ldr	r3, [r7, #28]
 801289e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80128a0:	f042 0220 	orr.w	r2, r2, #32
 80128a4:	b2d2      	uxtb	r2, r2
 80128a6:	735a      	strb	r2, [r3, #13]
 80128a8:	e022      	b.n	80128f0 <tcp_input+0x708>
          } else {
            /* correct rcv_wnd as the application won't call tcp_recved()
               for the FIN's seqno */
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 80128aa:	69fb      	ldr	r3, [r7, #28]
 80128ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80128ae:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 80128b2:	d005      	beq.n	80128c0 <tcp_input+0x6d8>
              pcb->rcv_wnd++;
 80128b4:	69fb      	ldr	r3, [r7, #28]
 80128b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80128b8:	3301      	adds	r3, #1
 80128ba:	b29a      	uxth	r2, r3
 80128bc:	69fb      	ldr	r3, [r7, #28]
 80128be:	851a      	strh	r2, [r3, #40]	; 0x28
            }
            TCP_EVENT_CLOSED(pcb, err);
 80128c0:	69fb      	ldr	r3, [r7, #28]
 80128c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80128c6:	2b00      	cmp	r3, #0
 80128c8:	d00b      	beq.n	80128e2 <tcp_input+0x6fa>
 80128ca:	69fb      	ldr	r3, [r7, #28]
 80128cc:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 80128d0:	69fb      	ldr	r3, [r7, #28]
 80128d2:	6918      	ldr	r0, [r3, #16]
 80128d4:	2300      	movs	r3, #0
 80128d6:	2200      	movs	r2, #0
 80128d8:	69f9      	ldr	r1, [r7, #28]
 80128da:	47a0      	blx	r4
 80128dc:	4603      	mov	r3, r0
 80128de:	74fb      	strb	r3, [r7, #19]
 80128e0:	e001      	b.n	80128e6 <tcp_input+0x6fe>
 80128e2:	2300      	movs	r3, #0
 80128e4:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 80128e6:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80128ea:	f113 0f0d 	cmn.w	r3, #13
 80128ee:	d016      	beq.n	801291e <tcp_input+0x736>
              goto aborted;
            }
          }
        }

        tcp_input_pcb = NULL;
 80128f0:	4b32      	ldr	r3, [pc, #200]	; (80129bc <tcp_input+0x7d4>)
 80128f2:	2200      	movs	r2, #0
 80128f4:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 80128f6:	69f8      	ldr	r0, [r7, #28]
 80128f8:	f000 f87e 	bl	80129f8 <tcp_input_delayed_close>
 80128fc:	4603      	mov	r3, r0
 80128fe:	2b00      	cmp	r3, #0
 8012900:	d10f      	bne.n	8012922 <tcp_input+0x73a>
          goto aborted;
        }
        /* Try to send something out. */
        tcp_output(pcb);
 8012902:	69f8      	ldr	r0, [r7, #28]
 8012904:	f002 ff10 	bl	8015728 <tcp_output>
 8012908:	e00c      	b.n	8012924 <tcp_input+0x73c>
        goto aborted;
 801290a:	bf00      	nop
 801290c:	e00a      	b.n	8012924 <tcp_input+0x73c>
#endif /* TCP_INPUT_DEBUG */
      }
    }
    /* Jump target if pcb has been aborted in a callback (by calling tcp_abort()).
       Below this line, 'pcb' may not be dereferenced! */
aborted:
 801290e:	bf00      	nop
 8012910:	e008      	b.n	8012924 <tcp_input+0x73c>
              goto aborted;
 8012912:	bf00      	nop
 8012914:	e006      	b.n	8012924 <tcp_input+0x73c>
          goto aborted;
 8012916:	bf00      	nop
 8012918:	e004      	b.n	8012924 <tcp_input+0x73c>
            goto aborted;
 801291a:	bf00      	nop
 801291c:	e002      	b.n	8012924 <tcp_input+0x73c>
              goto aborted;
 801291e:	bf00      	nop
 8012920:	e000      	b.n	8012924 <tcp_input+0x73c>
          goto aborted;
 8012922:	bf00      	nop
    tcp_input_pcb = NULL;
 8012924:	4b25      	ldr	r3, [pc, #148]	; (80129bc <tcp_input+0x7d4>)
 8012926:	2200      	movs	r2, #0
 8012928:	601a      	str	r2, [r3, #0]
    recv_data = NULL;
 801292a:	4b28      	ldr	r3, [pc, #160]	; (80129cc <tcp_input+0x7e4>)
 801292c:	2200      	movs	r2, #0
 801292e:	601a      	str	r2, [r3, #0]

    /* give up our reference to inseg.p */
    if (inseg.p != NULL) {
 8012930:	4b2a      	ldr	r3, [pc, #168]	; (80129dc <tcp_input+0x7f4>)
 8012932:	685b      	ldr	r3, [r3, #4]
 8012934:	2b00      	cmp	r3, #0
 8012936:	d03d      	beq.n	80129b4 <tcp_input+0x7cc>
      pbuf_free(inseg.p);
 8012938:	4b28      	ldr	r3, [pc, #160]	; (80129dc <tcp_input+0x7f4>)
 801293a:	685b      	ldr	r3, [r3, #4]
 801293c:	4618      	mov	r0, r3
 801293e:	f7fd fb95 	bl	801006c <pbuf_free>
      inseg.p = NULL;
 8012942:	4b26      	ldr	r3, [pc, #152]	; (80129dc <tcp_input+0x7f4>)
 8012944:	2200      	movs	r2, #0
 8012946:	605a      	str	r2, [r3, #4]
    pbuf_free(p);
  }

  LWIP_ASSERT("tcp_input: tcp_pcbs_sane()", tcp_pcbs_sane());
  PERF_STOP("tcp_input");
  return;
 8012948:	e034      	b.n	80129b4 <tcp_input+0x7cc>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 801294a:	4b25      	ldr	r3, [pc, #148]	; (80129e0 <tcp_input+0x7f8>)
 801294c:	681b      	ldr	r3, [r3, #0]
 801294e:	899b      	ldrh	r3, [r3, #12]
 8012950:	b29b      	uxth	r3, r3
 8012952:	4618      	mov	r0, r3
 8012954:	f7fc f85a 	bl	800ea0c <lwip_htons>
 8012958:	4603      	mov	r3, r0
 801295a:	b2db      	uxtb	r3, r3
 801295c:	f003 0304 	and.w	r3, r3, #4
 8012960:	2b00      	cmp	r3, #0
 8012962:	d118      	bne.n	8012996 <tcp_input+0x7ae>
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8012964:	4b1f      	ldr	r3, [pc, #124]	; (80129e4 <tcp_input+0x7fc>)
 8012966:	6819      	ldr	r1, [r3, #0]
 8012968:	4b1f      	ldr	r3, [pc, #124]	; (80129e8 <tcp_input+0x800>)
 801296a:	881b      	ldrh	r3, [r3, #0]
 801296c:	461a      	mov	r2, r3
 801296e:	4b1f      	ldr	r3, [pc, #124]	; (80129ec <tcp_input+0x804>)
 8012970:	681b      	ldr	r3, [r3, #0]
 8012972:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8012974:	4b1a      	ldr	r3, [pc, #104]	; (80129e0 <tcp_input+0x7f8>)
 8012976:	681b      	ldr	r3, [r3, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8012978:	885b      	ldrh	r3, [r3, #2]
 801297a:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801297c:	4a18      	ldr	r2, [pc, #96]	; (80129e0 <tcp_input+0x7f8>)
 801297e:	6812      	ldr	r2, [r2, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8012980:	8812      	ldrh	r2, [r2, #0]
 8012982:	b292      	uxth	r2, r2
 8012984:	9202      	str	r2, [sp, #8]
 8012986:	9301      	str	r3, [sp, #4]
 8012988:	4b19      	ldr	r3, [pc, #100]	; (80129f0 <tcp_input+0x808>)
 801298a:	9300      	str	r3, [sp, #0]
 801298c:	4b19      	ldr	r3, [pc, #100]	; (80129f4 <tcp_input+0x80c>)
 801298e:	4602      	mov	r2, r0
 8012990:	2000      	movs	r0, #0
 8012992:	f003 fc8f 	bl	80162b4 <tcp_rst>
    pbuf_free(p);
 8012996:	6878      	ldr	r0, [r7, #4]
 8012998:	f7fd fb68 	bl	801006c <pbuf_free>
  return;
 801299c:	e00a      	b.n	80129b4 <tcp_input+0x7cc>
    goto dropped;
 801299e:	bf00      	nop
 80129a0:	e004      	b.n	80129ac <tcp_input+0x7c4>
dropped:
 80129a2:	bf00      	nop
 80129a4:	e002      	b.n	80129ac <tcp_input+0x7c4>
      goto dropped;
 80129a6:	bf00      	nop
 80129a8:	e000      	b.n	80129ac <tcp_input+0x7c4>
      goto dropped;
 80129aa:	bf00      	nop
  TCP_STATS_INC(tcp.drop);
  MIB2_STATS_INC(mib2.tcpinerrs);
  pbuf_free(p);
 80129ac:	6878      	ldr	r0, [r7, #4]
 80129ae:	f7fd fb5d 	bl	801006c <pbuf_free>
 80129b2:	e000      	b.n	80129b6 <tcp_input+0x7ce>
  return;
 80129b4:	bf00      	nop
}
 80129b6:	3724      	adds	r7, #36	; 0x24
 80129b8:	46bd      	mov	sp, r7
 80129ba:	bd90      	pop	{r4, r7, pc}
 80129bc:	20007cb4 	.word	0x20007cb4
 80129c0:	200008c1 	.word	0x200008c1
 80129c4:	20007ca0 	.word	0x20007ca0
 80129c8:	200008bc 	.word	0x200008bc
 80129cc:	200008c4 	.word	0x200008c4
 80129d0:	08021424 	.word	0x08021424
 80129d4:	080215d8 	.word	0x080215d8
 80129d8:	08021470 	.word	0x08021470
 80129dc:	20000894 	.word	0x20000894
 80129e0:	200008a4 	.word	0x200008a4
 80129e4:	200008b8 	.word	0x200008b8
 80129e8:	200008be 	.word	0x200008be
 80129ec:	200008b4 	.word	0x200008b4
 80129f0:	2000459c 	.word	0x2000459c
 80129f4:	200045a0 	.word	0x200045a0

080129f8 <tcp_input_delayed_close>:
 * any more.
 * @returns 1 if the pcb has been closed and deallocated, 0 otherwise
 */
static int
tcp_input_delayed_close(struct tcp_pcb *pcb)
{
 80129f8:	b580      	push	{r7, lr}
 80129fa:	b082      	sub	sp, #8
 80129fc:	af00      	add	r7, sp, #0
 80129fe:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 8012a00:	687b      	ldr	r3, [r7, #4]
 8012a02:	2b00      	cmp	r3, #0
 8012a04:	d106      	bne.n	8012a14 <tcp_input_delayed_close+0x1c>
 8012a06:	4b17      	ldr	r3, [pc, #92]	; (8012a64 <tcp_input_delayed_close+0x6c>)
 8012a08:	f240 225a 	movw	r2, #602	; 0x25a
 8012a0c:	4916      	ldr	r1, [pc, #88]	; (8012a68 <tcp_input_delayed_close+0x70>)
 8012a0e:	4817      	ldr	r0, [pc, #92]	; (8012a6c <tcp_input_delayed_close+0x74>)
 8012a10:	f008 f98a 	bl	801ad28 <iprintf>

  if (recv_flags & TF_CLOSED) {
 8012a14:	4b16      	ldr	r3, [pc, #88]	; (8012a70 <tcp_input_delayed_close+0x78>)
 8012a16:	781b      	ldrb	r3, [r3, #0]
 8012a18:	f003 0310 	and.w	r3, r3, #16
 8012a1c:	2b00      	cmp	r3, #0
 8012a1e:	d01c      	beq.n	8012a5a <tcp_input_delayed_close+0x62>
    /* The connection has been closed and we will deallocate the
        PCB. */
    if (!(pcb->flags & TF_RXCLOSED)) {
 8012a20:	687b      	ldr	r3, [r7, #4]
 8012a22:	8b5b      	ldrh	r3, [r3, #26]
 8012a24:	f003 0310 	and.w	r3, r3, #16
 8012a28:	2b00      	cmp	r3, #0
 8012a2a:	d10d      	bne.n	8012a48 <tcp_input_delayed_close+0x50>
      /* Connection closed although the application has only shut down the
          tx side: call the PCB's err callback and indicate the closure to
          ensure the application doesn't continue using the PCB. */
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 8012a2c:	687b      	ldr	r3, [r7, #4]
 8012a2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8012a32:	2b00      	cmp	r3, #0
 8012a34:	d008      	beq.n	8012a48 <tcp_input_delayed_close+0x50>
 8012a36:	687b      	ldr	r3, [r7, #4]
 8012a38:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8012a3c:	687a      	ldr	r2, [r7, #4]
 8012a3e:	6912      	ldr	r2, [r2, #16]
 8012a40:	f06f 010e 	mvn.w	r1, #14
 8012a44:	4610      	mov	r0, r2
 8012a46:	4798      	blx	r3
    }
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8012a48:	6879      	ldr	r1, [r7, #4]
 8012a4a:	480a      	ldr	r0, [pc, #40]	; (8012a74 <tcp_input_delayed_close+0x7c>)
 8012a4c:	f7ff fa54 	bl	8011ef8 <tcp_pcb_remove>
    tcp_free(pcb);
 8012a50:	6878      	ldr	r0, [r7, #4]
 8012a52:	f7fd fdc7 	bl	80105e4 <tcp_free>
    return 1;
 8012a56:	2301      	movs	r3, #1
 8012a58:	e000      	b.n	8012a5c <tcp_input_delayed_close+0x64>
  }
  return 0;
 8012a5a:	2300      	movs	r3, #0
}
 8012a5c:	4618      	mov	r0, r3
 8012a5e:	3708      	adds	r7, #8
 8012a60:	46bd      	mov	sp, r7
 8012a62:	bd80      	pop	{r7, pc}
 8012a64:	08021424 	.word	0x08021424
 8012a68:	080215f4 	.word	0x080215f4
 8012a6c:	08021470 	.word	0x08021470
 8012a70:	200008c1 	.word	0x200008c1
 8012a74:	20007ca0 	.word	0x20007ca0

08012a78 <tcp_listen_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_listen_input(struct tcp_pcb_listen *pcb)
{
 8012a78:	b590      	push	{r4, r7, lr}
 8012a7a:	b08b      	sub	sp, #44	; 0x2c
 8012a7c:	af04      	add	r7, sp, #16
 8012a7e:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *npcb;
  u32_t iss;
  err_t rc;

  if (flags & TCP_RST) {
 8012a80:	4b6f      	ldr	r3, [pc, #444]	; (8012c40 <tcp_listen_input+0x1c8>)
 8012a82:	781b      	ldrb	r3, [r3, #0]
 8012a84:	f003 0304 	and.w	r3, r3, #4
 8012a88:	2b00      	cmp	r3, #0
 8012a8a:	f040 80d3 	bne.w	8012c34 <tcp_listen_input+0x1bc>
    /* An incoming RST should be ignored. Return. */
    return;
  }

  LWIP_ASSERT("tcp_listen_input: invalid pcb", pcb != NULL);
 8012a8e:	687b      	ldr	r3, [r7, #4]
 8012a90:	2b00      	cmp	r3, #0
 8012a92:	d106      	bne.n	8012aa2 <tcp_listen_input+0x2a>
 8012a94:	4b6b      	ldr	r3, [pc, #428]	; (8012c44 <tcp_listen_input+0x1cc>)
 8012a96:	f240 2281 	movw	r2, #641	; 0x281
 8012a9a:	496b      	ldr	r1, [pc, #428]	; (8012c48 <tcp_listen_input+0x1d0>)
 8012a9c:	486b      	ldr	r0, [pc, #428]	; (8012c4c <tcp_listen_input+0x1d4>)
 8012a9e:	f008 f943 	bl	801ad28 <iprintf>

  /* In the LISTEN state, we check for incoming SYN segments,
     creates a new PCB, and responds with a SYN|ACK. */
  if (flags & TCP_ACK) {
 8012aa2:	4b67      	ldr	r3, [pc, #412]	; (8012c40 <tcp_listen_input+0x1c8>)
 8012aa4:	781b      	ldrb	r3, [r3, #0]
 8012aa6:	f003 0310 	and.w	r3, r3, #16
 8012aaa:	2b00      	cmp	r3, #0
 8012aac:	d019      	beq.n	8012ae2 <tcp_listen_input+0x6a>
    /* For incoming segments with the ACK flag set, respond with a
       RST. */
    LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_listen_input: ACK in LISTEN, sending reset\n"));
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8012aae:	4b68      	ldr	r3, [pc, #416]	; (8012c50 <tcp_listen_input+0x1d8>)
 8012ab0:	6819      	ldr	r1, [r3, #0]
 8012ab2:	4b68      	ldr	r3, [pc, #416]	; (8012c54 <tcp_listen_input+0x1dc>)
 8012ab4:	881b      	ldrh	r3, [r3, #0]
 8012ab6:	461a      	mov	r2, r3
 8012ab8:	4b67      	ldr	r3, [pc, #412]	; (8012c58 <tcp_listen_input+0x1e0>)
 8012aba:	681b      	ldr	r3, [r3, #0]
 8012abc:	18d0      	adds	r0, r2, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8012abe:	4b67      	ldr	r3, [pc, #412]	; (8012c5c <tcp_listen_input+0x1e4>)
 8012ac0:	681b      	ldr	r3, [r3, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8012ac2:	885b      	ldrh	r3, [r3, #2]
 8012ac4:	b29b      	uxth	r3, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8012ac6:	4a65      	ldr	r2, [pc, #404]	; (8012c5c <tcp_listen_input+0x1e4>)
 8012ac8:	6812      	ldr	r2, [r2, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8012aca:	8812      	ldrh	r2, [r2, #0]
 8012acc:	b292      	uxth	r2, r2
 8012ace:	9202      	str	r2, [sp, #8]
 8012ad0:	9301      	str	r3, [sp, #4]
 8012ad2:	4b63      	ldr	r3, [pc, #396]	; (8012c60 <tcp_listen_input+0x1e8>)
 8012ad4:	9300      	str	r3, [sp, #0]
 8012ad6:	4b63      	ldr	r3, [pc, #396]	; (8012c64 <tcp_listen_input+0x1ec>)
 8012ad8:	4602      	mov	r2, r0
 8012ada:	6878      	ldr	r0, [r7, #4]
 8012adc:	f003 fbea 	bl	80162b4 <tcp_rst>
      tcp_abandon(npcb, 0);
      return;
    }
    tcp_output(npcb);
  }
  return;
 8012ae0:	e0aa      	b.n	8012c38 <tcp_listen_input+0x1c0>
  } else if (flags & TCP_SYN) {
 8012ae2:	4b57      	ldr	r3, [pc, #348]	; (8012c40 <tcp_listen_input+0x1c8>)
 8012ae4:	781b      	ldrb	r3, [r3, #0]
 8012ae6:	f003 0302 	and.w	r3, r3, #2
 8012aea:	2b00      	cmp	r3, #0
 8012aec:	f000 80a4 	beq.w	8012c38 <tcp_listen_input+0x1c0>
    npcb = tcp_alloc(pcb->prio);
 8012af0:	687b      	ldr	r3, [r7, #4]
 8012af2:	7d5b      	ldrb	r3, [r3, #21]
 8012af4:	4618      	mov	r0, r3
 8012af6:	f7ff f85d 	bl	8011bb4 <tcp_alloc>
 8012afa:	6178      	str	r0, [r7, #20]
    if (npcb == NULL) {
 8012afc:	697b      	ldr	r3, [r7, #20]
 8012afe:	2b00      	cmp	r3, #0
 8012b00:	d111      	bne.n	8012b26 <tcp_listen_input+0xae>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8012b02:	687b      	ldr	r3, [r7, #4]
 8012b04:	699b      	ldr	r3, [r3, #24]
 8012b06:	2b00      	cmp	r3, #0
 8012b08:	d00a      	beq.n	8012b20 <tcp_listen_input+0xa8>
 8012b0a:	687b      	ldr	r3, [r7, #4]
 8012b0c:	699b      	ldr	r3, [r3, #24]
 8012b0e:	687a      	ldr	r2, [r7, #4]
 8012b10:	6910      	ldr	r0, [r2, #16]
 8012b12:	f04f 32ff 	mov.w	r2, #4294967295
 8012b16:	2100      	movs	r1, #0
 8012b18:	4798      	blx	r3
 8012b1a:	4603      	mov	r3, r0
 8012b1c:	73bb      	strb	r3, [r7, #14]
      return;
 8012b1e:	e08c      	b.n	8012c3a <tcp_listen_input+0x1c2>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8012b20:	23f0      	movs	r3, #240	; 0xf0
 8012b22:	73bb      	strb	r3, [r7, #14]
      return;
 8012b24:	e089      	b.n	8012c3a <tcp_listen_input+0x1c2>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 8012b26:	4b50      	ldr	r3, [pc, #320]	; (8012c68 <tcp_listen_input+0x1f0>)
 8012b28:	695a      	ldr	r2, [r3, #20]
 8012b2a:	697b      	ldr	r3, [r7, #20]
 8012b2c:	601a      	str	r2, [r3, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 8012b2e:	4b4e      	ldr	r3, [pc, #312]	; (8012c68 <tcp_listen_input+0x1f0>)
 8012b30:	691a      	ldr	r2, [r3, #16]
 8012b32:	697b      	ldr	r3, [r7, #20]
 8012b34:	605a      	str	r2, [r3, #4]
    npcb->local_port = pcb->local_port;
 8012b36:	687b      	ldr	r3, [r7, #4]
 8012b38:	8ada      	ldrh	r2, [r3, #22]
 8012b3a:	697b      	ldr	r3, [r7, #20]
 8012b3c:	82da      	strh	r2, [r3, #22]
    npcb->remote_port = tcphdr->src;
 8012b3e:	4b47      	ldr	r3, [pc, #284]	; (8012c5c <tcp_listen_input+0x1e4>)
 8012b40:	681b      	ldr	r3, [r3, #0]
 8012b42:	881b      	ldrh	r3, [r3, #0]
 8012b44:	b29a      	uxth	r2, r3
 8012b46:	697b      	ldr	r3, [r7, #20]
 8012b48:	831a      	strh	r2, [r3, #24]
    npcb->state = SYN_RCVD;
 8012b4a:	697b      	ldr	r3, [r7, #20]
 8012b4c:	2203      	movs	r2, #3
 8012b4e:	751a      	strb	r2, [r3, #20]
    npcb->rcv_nxt = seqno + 1;
 8012b50:	4b41      	ldr	r3, [pc, #260]	; (8012c58 <tcp_listen_input+0x1e0>)
 8012b52:	681b      	ldr	r3, [r3, #0]
 8012b54:	1c5a      	adds	r2, r3, #1
 8012b56:	697b      	ldr	r3, [r7, #20]
 8012b58:	625a      	str	r2, [r3, #36]	; 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 8012b5a:	697b      	ldr	r3, [r7, #20]
 8012b5c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8012b5e:	697b      	ldr	r3, [r7, #20]
 8012b60:	62da      	str	r2, [r3, #44]	; 0x2c
    iss = tcp_next_iss(npcb);
 8012b62:	6978      	ldr	r0, [r7, #20]
 8012b64:	f7ff fa5c 	bl	8012020 <tcp_next_iss>
 8012b68:	6138      	str	r0, [r7, #16]
    npcb->snd_wl2 = iss;
 8012b6a:	697b      	ldr	r3, [r7, #20]
 8012b6c:	693a      	ldr	r2, [r7, #16]
 8012b6e:	659a      	str	r2, [r3, #88]	; 0x58
    npcb->snd_nxt = iss;
 8012b70:	697b      	ldr	r3, [r7, #20]
 8012b72:	693a      	ldr	r2, [r7, #16]
 8012b74:	651a      	str	r2, [r3, #80]	; 0x50
    npcb->lastack = iss;
 8012b76:	697b      	ldr	r3, [r7, #20]
 8012b78:	693a      	ldr	r2, [r7, #16]
 8012b7a:	645a      	str	r2, [r3, #68]	; 0x44
    npcb->snd_lbb = iss;
 8012b7c:	697b      	ldr	r3, [r7, #20]
 8012b7e:	693a      	ldr	r2, [r7, #16]
 8012b80:	65da      	str	r2, [r3, #92]	; 0x5c
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 8012b82:	4b35      	ldr	r3, [pc, #212]	; (8012c58 <tcp_listen_input+0x1e0>)
 8012b84:	681b      	ldr	r3, [r3, #0]
 8012b86:	1e5a      	subs	r2, r3, #1
 8012b88:	697b      	ldr	r3, [r7, #20]
 8012b8a:	655a      	str	r2, [r3, #84]	; 0x54
    npcb->callback_arg = pcb->callback_arg;
 8012b8c:	687b      	ldr	r3, [r7, #4]
 8012b8e:	691a      	ldr	r2, [r3, #16]
 8012b90:	697b      	ldr	r3, [r7, #20]
 8012b92:	611a      	str	r2, [r3, #16]
    npcb->listener = pcb;
 8012b94:	697b      	ldr	r3, [r7, #20]
 8012b96:	687a      	ldr	r2, [r7, #4]
 8012b98:	67da      	str	r2, [r3, #124]	; 0x7c
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 8012b9a:	687b      	ldr	r3, [r7, #4]
 8012b9c:	7a5b      	ldrb	r3, [r3, #9]
 8012b9e:	f003 030c 	and.w	r3, r3, #12
 8012ba2:	b2da      	uxtb	r2, r3
 8012ba4:	697b      	ldr	r3, [r7, #20]
 8012ba6:	725a      	strb	r2, [r3, #9]
    npcb->netif_idx = pcb->netif_idx;
 8012ba8:	687b      	ldr	r3, [r7, #4]
 8012baa:	7a1a      	ldrb	r2, [r3, #8]
 8012bac:	697b      	ldr	r3, [r7, #20]
 8012bae:	721a      	strb	r2, [r3, #8]
    TCP_REG_ACTIVE(npcb);
 8012bb0:	4b2e      	ldr	r3, [pc, #184]	; (8012c6c <tcp_listen_input+0x1f4>)
 8012bb2:	681a      	ldr	r2, [r3, #0]
 8012bb4:	697b      	ldr	r3, [r7, #20]
 8012bb6:	60da      	str	r2, [r3, #12]
 8012bb8:	4a2c      	ldr	r2, [pc, #176]	; (8012c6c <tcp_listen_input+0x1f4>)
 8012bba:	697b      	ldr	r3, [r7, #20]
 8012bbc:	6013      	str	r3, [r2, #0]
 8012bbe:	f003 fd3b 	bl	8016638 <tcp_timer_needed>
 8012bc2:	4b2b      	ldr	r3, [pc, #172]	; (8012c70 <tcp_listen_input+0x1f8>)
 8012bc4:	2201      	movs	r2, #1
 8012bc6:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 8012bc8:	6978      	ldr	r0, [r7, #20]
 8012bca:	f001 fd8f 	bl	80146ec <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 8012bce:	4b23      	ldr	r3, [pc, #140]	; (8012c5c <tcp_listen_input+0x1e4>)
 8012bd0:	681b      	ldr	r3, [r3, #0]
 8012bd2:	89db      	ldrh	r3, [r3, #14]
 8012bd4:	b29a      	uxth	r2, r3
 8012bd6:	697b      	ldr	r3, [r7, #20]
 8012bd8:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 8012bdc:	697b      	ldr	r3, [r7, #20]
 8012bde:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8012be2:	697b      	ldr	r3, [r7, #20]
 8012be4:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 8012be8:	697b      	ldr	r3, [r7, #20]
 8012bea:	8e5c      	ldrh	r4, [r3, #50]	; 0x32
 8012bec:	697b      	ldr	r3, [r7, #20]
 8012bee:	3304      	adds	r3, #4
 8012bf0:	4618      	mov	r0, r3
 8012bf2:	f005 fccb 	bl	801858c <ip4_route>
 8012bf6:	4601      	mov	r1, r0
 8012bf8:	697b      	ldr	r3, [r7, #20]
 8012bfa:	3304      	adds	r3, #4
 8012bfc:	461a      	mov	r2, r3
 8012bfe:	4620      	mov	r0, r4
 8012c00:	f7ff fa34 	bl	801206c <tcp_eff_send_mss_netif>
 8012c04:	4603      	mov	r3, r0
 8012c06:	461a      	mov	r2, r3
 8012c08:	697b      	ldr	r3, [r7, #20]
 8012c0a:	865a      	strh	r2, [r3, #50]	; 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 8012c0c:	2112      	movs	r1, #18
 8012c0e:	6978      	ldr	r0, [r7, #20]
 8012c10:	f002 fc9c 	bl	801554c <tcp_enqueue_flags>
 8012c14:	4603      	mov	r3, r0
 8012c16:	73fb      	strb	r3, [r7, #15]
    if (rc != ERR_OK) {
 8012c18:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8012c1c:	2b00      	cmp	r3, #0
 8012c1e:	d004      	beq.n	8012c2a <tcp_listen_input+0x1b2>
      tcp_abandon(npcb, 0);
 8012c20:	2100      	movs	r1, #0
 8012c22:	6978      	ldr	r0, [r7, #20]
 8012c24:	f7fd ff5a 	bl	8010adc <tcp_abandon>
      return;
 8012c28:	e007      	b.n	8012c3a <tcp_listen_input+0x1c2>
    tcp_output(npcb);
 8012c2a:	6978      	ldr	r0, [r7, #20]
 8012c2c:	f002 fd7c 	bl	8015728 <tcp_output>
  return;
 8012c30:	bf00      	nop
 8012c32:	e001      	b.n	8012c38 <tcp_listen_input+0x1c0>
    return;
 8012c34:	bf00      	nop
 8012c36:	e000      	b.n	8012c3a <tcp_listen_input+0x1c2>
  return;
 8012c38:	bf00      	nop
}
 8012c3a:	371c      	adds	r7, #28
 8012c3c:	46bd      	mov	sp, r7
 8012c3e:	bd90      	pop	{r4, r7, pc}
 8012c40:	200008c0 	.word	0x200008c0
 8012c44:	08021424 	.word	0x08021424
 8012c48:	0802161c 	.word	0x0802161c
 8012c4c:	08021470 	.word	0x08021470
 8012c50:	200008b8 	.word	0x200008b8
 8012c54:	200008be 	.word	0x200008be
 8012c58:	200008b4 	.word	0x200008b4
 8012c5c:	200008a4 	.word	0x200008a4
 8012c60:	2000459c 	.word	0x2000459c
 8012c64:	200045a0 	.word	0x200045a0
 8012c68:	2000458c 	.word	0x2000458c
 8012c6c:	20007ca0 	.word	0x20007ca0
 8012c70:	20007c9c 	.word	0x20007c9c

08012c74 <tcp_timewait_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_timewait_input(struct tcp_pcb *pcb)
{
 8012c74:	b580      	push	{r7, lr}
 8012c76:	b086      	sub	sp, #24
 8012c78:	af04      	add	r7, sp, #16
 8012c7a:	6078      	str	r0, [r7, #4]
  /* RFC 1337: in TIME_WAIT, ignore RST and ACK FINs + any 'acceptable' segments */
  /* RFC 793 3.9 Event Processing - Segment Arrives:
   * - first check sequence number - we skip that one in TIME_WAIT (always
   *   acceptable since we only send ACKs)
   * - second check the RST bit (... return) */
  if (flags & TCP_RST) {
 8012c7c:	4b30      	ldr	r3, [pc, #192]	; (8012d40 <tcp_timewait_input+0xcc>)
 8012c7e:	781b      	ldrb	r3, [r3, #0]
 8012c80:	f003 0304 	and.w	r3, r3, #4
 8012c84:	2b00      	cmp	r3, #0
 8012c86:	d154      	bne.n	8012d32 <tcp_timewait_input+0xbe>
    return;
  }

  LWIP_ASSERT("tcp_timewait_input: invalid pcb", pcb != NULL);
 8012c88:	687b      	ldr	r3, [r7, #4]
 8012c8a:	2b00      	cmp	r3, #0
 8012c8c:	d106      	bne.n	8012c9c <tcp_timewait_input+0x28>
 8012c8e:	4b2d      	ldr	r3, [pc, #180]	; (8012d44 <tcp_timewait_input+0xd0>)
 8012c90:	f240 22ee 	movw	r2, #750	; 0x2ee
 8012c94:	492c      	ldr	r1, [pc, #176]	; (8012d48 <tcp_timewait_input+0xd4>)
 8012c96:	482d      	ldr	r0, [pc, #180]	; (8012d4c <tcp_timewait_input+0xd8>)
 8012c98:	f008 f846 	bl	801ad28 <iprintf>

  /* - fourth, check the SYN bit, */
  if (flags & TCP_SYN) {
 8012c9c:	4b28      	ldr	r3, [pc, #160]	; (8012d40 <tcp_timewait_input+0xcc>)
 8012c9e:	781b      	ldrb	r3, [r3, #0]
 8012ca0:	f003 0302 	and.w	r3, r3, #2
 8012ca4:	2b00      	cmp	r3, #0
 8012ca6:	d02a      	beq.n	8012cfe <tcp_timewait_input+0x8a>
    /* If an incoming segment is not acceptable, an acknowledgment
       should be sent in reply */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 8012ca8:	4b29      	ldr	r3, [pc, #164]	; (8012d50 <tcp_timewait_input+0xdc>)
 8012caa:	681a      	ldr	r2, [r3, #0]
 8012cac:	687b      	ldr	r3, [r7, #4]
 8012cae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012cb0:	1ad3      	subs	r3, r2, r3
 8012cb2:	2b00      	cmp	r3, #0
 8012cb4:	db2d      	blt.n	8012d12 <tcp_timewait_input+0x9e>
 8012cb6:	4b26      	ldr	r3, [pc, #152]	; (8012d50 <tcp_timewait_input+0xdc>)
 8012cb8:	681a      	ldr	r2, [r3, #0]
 8012cba:	687b      	ldr	r3, [r7, #4]
 8012cbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012cbe:	6879      	ldr	r1, [r7, #4]
 8012cc0:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8012cc2:	440b      	add	r3, r1
 8012cc4:	1ad3      	subs	r3, r2, r3
 8012cc6:	2b00      	cmp	r3, #0
 8012cc8:	dc23      	bgt.n	8012d12 <tcp_timewait_input+0x9e>
      /* If the SYN is in the window it is an error, send a reset */
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8012cca:	4b22      	ldr	r3, [pc, #136]	; (8012d54 <tcp_timewait_input+0xe0>)
 8012ccc:	6819      	ldr	r1, [r3, #0]
 8012cce:	4b22      	ldr	r3, [pc, #136]	; (8012d58 <tcp_timewait_input+0xe4>)
 8012cd0:	881b      	ldrh	r3, [r3, #0]
 8012cd2:	461a      	mov	r2, r3
 8012cd4:	4b1e      	ldr	r3, [pc, #120]	; (8012d50 <tcp_timewait_input+0xdc>)
 8012cd6:	681b      	ldr	r3, [r3, #0]
 8012cd8:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8012cda:	4b20      	ldr	r3, [pc, #128]	; (8012d5c <tcp_timewait_input+0xe8>)
 8012cdc:	681b      	ldr	r3, [r3, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8012cde:	885b      	ldrh	r3, [r3, #2]
 8012ce0:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8012ce2:	4a1e      	ldr	r2, [pc, #120]	; (8012d5c <tcp_timewait_input+0xe8>)
 8012ce4:	6812      	ldr	r2, [r2, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8012ce6:	8812      	ldrh	r2, [r2, #0]
 8012ce8:	b292      	uxth	r2, r2
 8012cea:	9202      	str	r2, [sp, #8]
 8012cec:	9301      	str	r3, [sp, #4]
 8012cee:	4b1c      	ldr	r3, [pc, #112]	; (8012d60 <tcp_timewait_input+0xec>)
 8012cf0:	9300      	str	r3, [sp, #0]
 8012cf2:	4b1c      	ldr	r3, [pc, #112]	; (8012d64 <tcp_timewait_input+0xf0>)
 8012cf4:	4602      	mov	r2, r0
 8012cf6:	6878      	ldr	r0, [r7, #4]
 8012cf8:	f003 fadc 	bl	80162b4 <tcp_rst>
      return;
 8012cfc:	e01c      	b.n	8012d38 <tcp_timewait_input+0xc4>
    }
  } else if (flags & TCP_FIN) {
 8012cfe:	4b10      	ldr	r3, [pc, #64]	; (8012d40 <tcp_timewait_input+0xcc>)
 8012d00:	781b      	ldrb	r3, [r3, #0]
 8012d02:	f003 0301 	and.w	r3, r3, #1
 8012d06:	2b00      	cmp	r3, #0
 8012d08:	d003      	beq.n	8012d12 <tcp_timewait_input+0x9e>
    /* - eighth, check the FIN bit: Remain in the TIME-WAIT state.
         Restart the 2 MSL time-wait timeout.*/
    pcb->tmr = tcp_ticks;
 8012d0a:	4b17      	ldr	r3, [pc, #92]	; (8012d68 <tcp_timewait_input+0xf4>)
 8012d0c:	681a      	ldr	r2, [r3, #0]
 8012d0e:	687b      	ldr	r3, [r7, #4]
 8012d10:	621a      	str	r2, [r3, #32]
  }

  if ((tcplen > 0)) {
 8012d12:	4b11      	ldr	r3, [pc, #68]	; (8012d58 <tcp_timewait_input+0xe4>)
 8012d14:	881b      	ldrh	r3, [r3, #0]
 8012d16:	2b00      	cmp	r3, #0
 8012d18:	d00d      	beq.n	8012d36 <tcp_timewait_input+0xc2>
    /* Acknowledge data, FIN or out-of-window SYN */
    tcp_ack_now(pcb);
 8012d1a:	687b      	ldr	r3, [r7, #4]
 8012d1c:	8b5b      	ldrh	r3, [r3, #26]
 8012d1e:	f043 0302 	orr.w	r3, r3, #2
 8012d22:	b29a      	uxth	r2, r3
 8012d24:	687b      	ldr	r3, [r7, #4]
 8012d26:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8012d28:	6878      	ldr	r0, [r7, #4]
 8012d2a:	f002 fcfd 	bl	8015728 <tcp_output>
  }
  return;
 8012d2e:	bf00      	nop
 8012d30:	e001      	b.n	8012d36 <tcp_timewait_input+0xc2>
    return;
 8012d32:	bf00      	nop
 8012d34:	e000      	b.n	8012d38 <tcp_timewait_input+0xc4>
  return;
 8012d36:	bf00      	nop
}
 8012d38:	3708      	adds	r7, #8
 8012d3a:	46bd      	mov	sp, r7
 8012d3c:	bd80      	pop	{r7, pc}
 8012d3e:	bf00      	nop
 8012d40:	200008c0 	.word	0x200008c0
 8012d44:	08021424 	.word	0x08021424
 8012d48:	0802163c 	.word	0x0802163c
 8012d4c:	08021470 	.word	0x08021470
 8012d50:	200008b4 	.word	0x200008b4
 8012d54:	200008b8 	.word	0x200008b8
 8012d58:	200008be 	.word	0x200008be
 8012d5c:	200008a4 	.word	0x200008a4
 8012d60:	2000459c 	.word	0x2000459c
 8012d64:	200045a0 	.word	0x200045a0
 8012d68:	20007ca4 	.word	0x20007ca4

08012d6c <tcp_process>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static err_t
tcp_process(struct tcp_pcb *pcb)
{
 8012d6c:	b590      	push	{r4, r7, lr}
 8012d6e:	b08d      	sub	sp, #52	; 0x34
 8012d70:	af04      	add	r7, sp, #16
 8012d72:	6078      	str	r0, [r7, #4]
  struct tcp_seg *rseg;
  u8_t acceptable = 0;
 8012d74:	2300      	movs	r3, #0
 8012d76:	76fb      	strb	r3, [r7, #27]
  err_t err;

  err = ERR_OK;
 8012d78:	2300      	movs	r3, #0
 8012d7a:	76bb      	strb	r3, [r7, #26]

  LWIP_ASSERT("tcp_process: invalid pcb", pcb != NULL);
 8012d7c:	687b      	ldr	r3, [r7, #4]
 8012d7e:	2b00      	cmp	r3, #0
 8012d80:	d106      	bne.n	8012d90 <tcp_process+0x24>
 8012d82:	4ba5      	ldr	r3, [pc, #660]	; (8013018 <tcp_process+0x2ac>)
 8012d84:	f44f 7247 	mov.w	r2, #796	; 0x31c
 8012d88:	49a4      	ldr	r1, [pc, #656]	; (801301c <tcp_process+0x2b0>)
 8012d8a:	48a5      	ldr	r0, [pc, #660]	; (8013020 <tcp_process+0x2b4>)
 8012d8c:	f007 ffcc 	bl	801ad28 <iprintf>

  /* Process incoming RST segments. */
  if (flags & TCP_RST) {
 8012d90:	4ba4      	ldr	r3, [pc, #656]	; (8013024 <tcp_process+0x2b8>)
 8012d92:	781b      	ldrb	r3, [r3, #0]
 8012d94:	f003 0304 	and.w	r3, r3, #4
 8012d98:	2b00      	cmp	r3, #0
 8012d9a:	d04e      	beq.n	8012e3a <tcp_process+0xce>
    /* First, determine if the reset is acceptable. */
    if (pcb->state == SYN_SENT) {
 8012d9c:	687b      	ldr	r3, [r7, #4]
 8012d9e:	7d1b      	ldrb	r3, [r3, #20]
 8012da0:	2b02      	cmp	r3, #2
 8012da2:	d108      	bne.n	8012db6 <tcp_process+0x4a>
      /* "In the SYN-SENT state (a RST received in response to an initial SYN),
          the RST is acceptable if the ACK field acknowledges the SYN." */
      if (ackno == pcb->snd_nxt) {
 8012da4:	687b      	ldr	r3, [r7, #4]
 8012da6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8012da8:	4b9f      	ldr	r3, [pc, #636]	; (8013028 <tcp_process+0x2bc>)
 8012daa:	681b      	ldr	r3, [r3, #0]
 8012dac:	429a      	cmp	r2, r3
 8012dae:	d123      	bne.n	8012df8 <tcp_process+0x8c>
        acceptable = 1;
 8012db0:	2301      	movs	r3, #1
 8012db2:	76fb      	strb	r3, [r7, #27]
 8012db4:	e020      	b.n	8012df8 <tcp_process+0x8c>
      }
    } else {
      /* "In all states except SYN-SENT, all reset (RST) segments are validated
          by checking their SEQ-fields." */
      if (seqno == pcb->rcv_nxt) {
 8012db6:	687b      	ldr	r3, [r7, #4]
 8012db8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8012dba:	4b9c      	ldr	r3, [pc, #624]	; (801302c <tcp_process+0x2c0>)
 8012dbc:	681b      	ldr	r3, [r3, #0]
 8012dbe:	429a      	cmp	r2, r3
 8012dc0:	d102      	bne.n	8012dc8 <tcp_process+0x5c>
        acceptable = 1;
 8012dc2:	2301      	movs	r3, #1
 8012dc4:	76fb      	strb	r3, [r7, #27]
 8012dc6:	e017      	b.n	8012df8 <tcp_process+0x8c>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8012dc8:	4b98      	ldr	r3, [pc, #608]	; (801302c <tcp_process+0x2c0>)
 8012dca:	681a      	ldr	r2, [r3, #0]
 8012dcc:	687b      	ldr	r3, [r7, #4]
 8012dce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012dd0:	1ad3      	subs	r3, r2, r3
 8012dd2:	2b00      	cmp	r3, #0
 8012dd4:	db10      	blt.n	8012df8 <tcp_process+0x8c>
 8012dd6:	4b95      	ldr	r3, [pc, #596]	; (801302c <tcp_process+0x2c0>)
 8012dd8:	681a      	ldr	r2, [r3, #0]
 8012dda:	687b      	ldr	r3, [r7, #4]
 8012ddc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012dde:	6879      	ldr	r1, [r7, #4]
 8012de0:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8012de2:	440b      	add	r3, r1
 8012de4:	1ad3      	subs	r3, r2, r3
 8012de6:	2b00      	cmp	r3, #0
 8012de8:	dc06      	bgt.n	8012df8 <tcp_process+0x8c>
                                  pcb->rcv_nxt + pcb->rcv_wnd)) {
        /* If the sequence number is inside the window, we send a challenge ACK
           and wait for a re-send with matching sequence number.
           This follows RFC 5961 section 3.2 and addresses CVE-2004-0230
           (RST spoofing attack), which is present in RFC 793 RST handling. */
        tcp_ack_now(pcb);
 8012dea:	687b      	ldr	r3, [r7, #4]
 8012dec:	8b5b      	ldrh	r3, [r3, #26]
 8012dee:	f043 0302 	orr.w	r3, r3, #2
 8012df2:	b29a      	uxth	r2, r3
 8012df4:	687b      	ldr	r3, [r7, #4]
 8012df6:	835a      	strh	r2, [r3, #26]
      }
    }

    if (acceptable) {
 8012df8:	7efb      	ldrb	r3, [r7, #27]
 8012dfa:	2b00      	cmp	r3, #0
 8012dfc:	d01b      	beq.n	8012e36 <tcp_process+0xca>
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: Connection RESET\n"));
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 8012dfe:	687b      	ldr	r3, [r7, #4]
 8012e00:	7d1b      	ldrb	r3, [r3, #20]
 8012e02:	2b00      	cmp	r3, #0
 8012e04:	d106      	bne.n	8012e14 <tcp_process+0xa8>
 8012e06:	4b84      	ldr	r3, [pc, #528]	; (8013018 <tcp_process+0x2ac>)
 8012e08:	f44f 724e 	mov.w	r2, #824	; 0x338
 8012e0c:	4988      	ldr	r1, [pc, #544]	; (8013030 <tcp_process+0x2c4>)
 8012e0e:	4884      	ldr	r0, [pc, #528]	; (8013020 <tcp_process+0x2b4>)
 8012e10:	f007 ff8a 	bl	801ad28 <iprintf>
      recv_flags |= TF_RESET;
 8012e14:	4b87      	ldr	r3, [pc, #540]	; (8013034 <tcp_process+0x2c8>)
 8012e16:	781b      	ldrb	r3, [r3, #0]
 8012e18:	f043 0308 	orr.w	r3, r3, #8
 8012e1c:	b2da      	uxtb	r2, r3
 8012e1e:	4b85      	ldr	r3, [pc, #532]	; (8013034 <tcp_process+0x2c8>)
 8012e20:	701a      	strb	r2, [r3, #0]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 8012e22:	687b      	ldr	r3, [r7, #4]
 8012e24:	8b5b      	ldrh	r3, [r3, #26]
 8012e26:	f023 0301 	bic.w	r3, r3, #1
 8012e2a:	b29a      	uxth	r2, r3
 8012e2c:	687b      	ldr	r3, [r7, #4]
 8012e2e:	835a      	strh	r2, [r3, #26]
      return ERR_RST;
 8012e30:	f06f 030d 	mvn.w	r3, #13
 8012e34:	e37a      	b.n	801352c <tcp_process+0x7c0>
    } else {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                                    seqno, pcb->rcv_nxt));
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                              seqno, pcb->rcv_nxt));
      return ERR_OK;
 8012e36:	2300      	movs	r3, #0
 8012e38:	e378      	b.n	801352c <tcp_process+0x7c0>
    }
  }

  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 8012e3a:	4b7a      	ldr	r3, [pc, #488]	; (8013024 <tcp_process+0x2b8>)
 8012e3c:	781b      	ldrb	r3, [r3, #0]
 8012e3e:	f003 0302 	and.w	r3, r3, #2
 8012e42:	2b00      	cmp	r3, #0
 8012e44:	d010      	beq.n	8012e68 <tcp_process+0xfc>
 8012e46:	687b      	ldr	r3, [r7, #4]
 8012e48:	7d1b      	ldrb	r3, [r3, #20]
 8012e4a:	2b02      	cmp	r3, #2
 8012e4c:	d00c      	beq.n	8012e68 <tcp_process+0xfc>
 8012e4e:	687b      	ldr	r3, [r7, #4]
 8012e50:	7d1b      	ldrb	r3, [r3, #20]
 8012e52:	2b03      	cmp	r3, #3
 8012e54:	d008      	beq.n	8012e68 <tcp_process+0xfc>
    /* Cope with new connection attempt after remote end crashed */
    tcp_ack_now(pcb);
 8012e56:	687b      	ldr	r3, [r7, #4]
 8012e58:	8b5b      	ldrh	r3, [r3, #26]
 8012e5a:	f043 0302 	orr.w	r3, r3, #2
 8012e5e:	b29a      	uxth	r2, r3
 8012e60:	687b      	ldr	r3, [r7, #4]
 8012e62:	835a      	strh	r2, [r3, #26]
    return ERR_OK;
 8012e64:	2300      	movs	r3, #0
 8012e66:	e361      	b.n	801352c <tcp_process+0x7c0>
  }

  if ((pcb->flags & TF_RXCLOSED) == 0) {
 8012e68:	687b      	ldr	r3, [r7, #4]
 8012e6a:	8b5b      	ldrh	r3, [r3, #26]
 8012e6c:	f003 0310 	and.w	r3, r3, #16
 8012e70:	2b00      	cmp	r3, #0
 8012e72:	d103      	bne.n	8012e7c <tcp_process+0x110>
    /* Update the PCB (in)activity timer unless rx is closed (see tcp_shutdown) */
    pcb->tmr = tcp_ticks;
 8012e74:	4b70      	ldr	r3, [pc, #448]	; (8013038 <tcp_process+0x2cc>)
 8012e76:	681a      	ldr	r2, [r3, #0]
 8012e78:	687b      	ldr	r3, [r7, #4]
 8012e7a:	621a      	str	r2, [r3, #32]
  }
  pcb->keep_cnt_sent = 0;
 8012e7c:	687b      	ldr	r3, [r7, #4]
 8012e7e:	2200      	movs	r2, #0
 8012e80:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b
  pcb->persist_probe = 0;
 8012e84:	687b      	ldr	r3, [r7, #4]
 8012e86:	2200      	movs	r2, #0
 8012e88:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a

  tcp_parseopt(pcb);
 8012e8c:	6878      	ldr	r0, [r7, #4]
 8012e8e:	f001 fc2d 	bl	80146ec <tcp_parseopt>

  /* Do different things depending on the TCP state. */
  switch (pcb->state) {
 8012e92:	687b      	ldr	r3, [r7, #4]
 8012e94:	7d1b      	ldrb	r3, [r3, #20]
 8012e96:	3b02      	subs	r3, #2
 8012e98:	2b07      	cmp	r3, #7
 8012e9a:	f200 8337 	bhi.w	801350c <tcp_process+0x7a0>
 8012e9e:	a201      	add	r2, pc, #4	; (adr r2, 8012ea4 <tcp_process+0x138>)
 8012ea0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012ea4:	08012ec5 	.word	0x08012ec5
 8012ea8:	080130f5 	.word	0x080130f5
 8012eac:	0801326d 	.word	0x0801326d
 8012eb0:	08013297 	.word	0x08013297
 8012eb4:	080133bb 	.word	0x080133bb
 8012eb8:	0801326d 	.word	0x0801326d
 8012ebc:	08013447 	.word	0x08013447
 8012ec0:	080134d7 	.word	0x080134d7
    case SYN_SENT:
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("SYN-SENT: ackno %"U32_F" pcb->snd_nxt %"U32_F" unacked %"U32_F"\n", ackno,
                                    pcb->snd_nxt, lwip_ntohl(pcb->unacked->tcphdr->seqno)));
      /* received SYN ACK with expected sequence number? */
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 8012ec4:	4b57      	ldr	r3, [pc, #348]	; (8013024 <tcp_process+0x2b8>)
 8012ec6:	781b      	ldrb	r3, [r3, #0]
 8012ec8:	f003 0310 	and.w	r3, r3, #16
 8012ecc:	2b00      	cmp	r3, #0
 8012ece:	f000 80e4 	beq.w	801309a <tcp_process+0x32e>
 8012ed2:	4b54      	ldr	r3, [pc, #336]	; (8013024 <tcp_process+0x2b8>)
 8012ed4:	781b      	ldrb	r3, [r3, #0]
 8012ed6:	f003 0302 	and.w	r3, r3, #2
 8012eda:	2b00      	cmp	r3, #0
 8012edc:	f000 80dd 	beq.w	801309a <tcp_process+0x32e>
          && (ackno == pcb->lastack + 1)) {
 8012ee0:	687b      	ldr	r3, [r7, #4]
 8012ee2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8012ee4:	1c5a      	adds	r2, r3, #1
 8012ee6:	4b50      	ldr	r3, [pc, #320]	; (8013028 <tcp_process+0x2bc>)
 8012ee8:	681b      	ldr	r3, [r3, #0]
 8012eea:	429a      	cmp	r2, r3
 8012eec:	f040 80d5 	bne.w	801309a <tcp_process+0x32e>
        pcb->rcv_nxt = seqno + 1;
 8012ef0:	4b4e      	ldr	r3, [pc, #312]	; (801302c <tcp_process+0x2c0>)
 8012ef2:	681b      	ldr	r3, [r3, #0]
 8012ef4:	1c5a      	adds	r2, r3, #1
 8012ef6:	687b      	ldr	r3, [r7, #4]
 8012ef8:	625a      	str	r2, [r3, #36]	; 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 8012efa:	687b      	ldr	r3, [r7, #4]
 8012efc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8012efe:	687b      	ldr	r3, [r7, #4]
 8012f00:	62da      	str	r2, [r3, #44]	; 0x2c
        pcb->lastack = ackno;
 8012f02:	4b49      	ldr	r3, [pc, #292]	; (8013028 <tcp_process+0x2bc>)
 8012f04:	681a      	ldr	r2, [r3, #0]
 8012f06:	687b      	ldr	r3, [r7, #4]
 8012f08:	645a      	str	r2, [r3, #68]	; 0x44
        pcb->snd_wnd = tcphdr->wnd;
 8012f0a:	4b4c      	ldr	r3, [pc, #304]	; (801303c <tcp_process+0x2d0>)
 8012f0c:	681b      	ldr	r3, [r3, #0]
 8012f0e:	89db      	ldrh	r3, [r3, #14]
 8012f10:	b29a      	uxth	r2, r3
 8012f12:	687b      	ldr	r3, [r7, #4]
 8012f14:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
        pcb->snd_wnd_max = pcb->snd_wnd;
 8012f18:	687b      	ldr	r3, [r7, #4]
 8012f1a:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8012f1e:	687b      	ldr	r3, [r7, #4]
 8012f20:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 8012f24:	4b41      	ldr	r3, [pc, #260]	; (801302c <tcp_process+0x2c0>)
 8012f26:	681b      	ldr	r3, [r3, #0]
 8012f28:	1e5a      	subs	r2, r3, #1
 8012f2a:	687b      	ldr	r3, [r7, #4]
 8012f2c:	655a      	str	r2, [r3, #84]	; 0x54
        pcb->state = ESTABLISHED;
 8012f2e:	687b      	ldr	r3, [r7, #4]
 8012f30:	2204      	movs	r2, #4
 8012f32:	751a      	strb	r2, [r3, #20]

#if TCP_CALCULATE_EFF_SEND_MSS
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 8012f34:	687b      	ldr	r3, [r7, #4]
 8012f36:	8e5c      	ldrh	r4, [r3, #50]	; 0x32
 8012f38:	687b      	ldr	r3, [r7, #4]
 8012f3a:	3304      	adds	r3, #4
 8012f3c:	4618      	mov	r0, r3
 8012f3e:	f005 fb25 	bl	801858c <ip4_route>
 8012f42:	4601      	mov	r1, r0
 8012f44:	687b      	ldr	r3, [r7, #4]
 8012f46:	3304      	adds	r3, #4
 8012f48:	461a      	mov	r2, r3
 8012f4a:	4620      	mov	r0, r4
 8012f4c:	f7ff f88e 	bl	801206c <tcp_eff_send_mss_netif>
 8012f50:	4603      	mov	r3, r0
 8012f52:	461a      	mov	r2, r3
 8012f54:	687b      	ldr	r3, [r7, #4]
 8012f56:	865a      	strh	r2, [r3, #50]	; 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8012f58:	687b      	ldr	r3, [r7, #4]
 8012f5a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8012f5c:	009a      	lsls	r2, r3, #2
 8012f5e:	687b      	ldr	r3, [r7, #4]
 8012f60:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8012f62:	005b      	lsls	r3, r3, #1
 8012f64:	f241 111c 	movw	r1, #4380	; 0x111c
 8012f68:	428b      	cmp	r3, r1
 8012f6a:	bf38      	it	cc
 8012f6c:	460b      	movcc	r3, r1
 8012f6e:	429a      	cmp	r2, r3
 8012f70:	d204      	bcs.n	8012f7c <tcp_process+0x210>
 8012f72:	687b      	ldr	r3, [r7, #4]
 8012f74:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8012f76:	009b      	lsls	r3, r3, #2
 8012f78:	b29b      	uxth	r3, r3
 8012f7a:	e00d      	b.n	8012f98 <tcp_process+0x22c>
 8012f7c:	687b      	ldr	r3, [r7, #4]
 8012f7e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8012f80:	005b      	lsls	r3, r3, #1
 8012f82:	f241 121c 	movw	r2, #4380	; 0x111c
 8012f86:	4293      	cmp	r3, r2
 8012f88:	d904      	bls.n	8012f94 <tcp_process+0x228>
 8012f8a:	687b      	ldr	r3, [r7, #4]
 8012f8c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8012f8e:	005b      	lsls	r3, r3, #1
 8012f90:	b29b      	uxth	r3, r3
 8012f92:	e001      	b.n	8012f98 <tcp_process+0x22c>
 8012f94:	f241 131c 	movw	r3, #4380	; 0x111c
 8012f98:	687a      	ldr	r2, [r7, #4]
 8012f9a:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
        LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SENT): cwnd %"TCPWNDSIZE_F
                                     " ssthresh %"TCPWNDSIZE_F"\n",
                                     pcb->cwnd, pcb->ssthresh));
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 8012f9e:	687b      	ldr	r3, [r7, #4]
 8012fa0:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8012fa4:	2b00      	cmp	r3, #0
 8012fa6:	d106      	bne.n	8012fb6 <tcp_process+0x24a>
 8012fa8:	4b1b      	ldr	r3, [pc, #108]	; (8013018 <tcp_process+0x2ac>)
 8012faa:	f44f 725b 	mov.w	r2, #876	; 0x36c
 8012fae:	4924      	ldr	r1, [pc, #144]	; (8013040 <tcp_process+0x2d4>)
 8012fb0:	481b      	ldr	r0, [pc, #108]	; (8013020 <tcp_process+0x2b4>)
 8012fb2:	f007 feb9 	bl	801ad28 <iprintf>
        --pcb->snd_queuelen;
 8012fb6:	687b      	ldr	r3, [r7, #4]
 8012fb8:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8012fbc:	3b01      	subs	r3, #1
 8012fbe:	b29a      	uxth	r2, r3
 8012fc0:	687b      	ldr	r3, [r7, #4]
 8012fc2:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_process: SYN-SENT --queuelen %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));
        rseg = pcb->unacked;
 8012fc6:	687b      	ldr	r3, [r7, #4]
 8012fc8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012fca:	61fb      	str	r3, [r7, #28]
        if (rseg == NULL) {
 8012fcc:	69fb      	ldr	r3, [r7, #28]
 8012fce:	2b00      	cmp	r3, #0
 8012fd0:	d111      	bne.n	8012ff6 <tcp_process+0x28a>
          /* might happen if tcp_output fails in tcp_rexmit_rto()
             in which case the segment is on the unsent list */
          rseg = pcb->unsent;
 8012fd2:	687b      	ldr	r3, [r7, #4]
 8012fd4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012fd6:	61fb      	str	r3, [r7, #28]
          LWIP_ASSERT("no segment to free", rseg != NULL);
 8012fd8:	69fb      	ldr	r3, [r7, #28]
 8012fda:	2b00      	cmp	r3, #0
 8012fdc:	d106      	bne.n	8012fec <tcp_process+0x280>
 8012fde:	4b0e      	ldr	r3, [pc, #56]	; (8013018 <tcp_process+0x2ac>)
 8012fe0:	f44f 725d 	mov.w	r2, #884	; 0x374
 8012fe4:	4917      	ldr	r1, [pc, #92]	; (8013044 <tcp_process+0x2d8>)
 8012fe6:	480e      	ldr	r0, [pc, #56]	; (8013020 <tcp_process+0x2b4>)
 8012fe8:	f007 fe9e 	bl	801ad28 <iprintf>
          pcb->unsent = rseg->next;
 8012fec:	69fb      	ldr	r3, [r7, #28]
 8012fee:	681a      	ldr	r2, [r3, #0]
 8012ff0:	687b      	ldr	r3, [r7, #4]
 8012ff2:	66da      	str	r2, [r3, #108]	; 0x6c
 8012ff4:	e003      	b.n	8012ffe <tcp_process+0x292>
        } else {
          pcb->unacked = rseg->next;
 8012ff6:	69fb      	ldr	r3, [r7, #28]
 8012ff8:	681a      	ldr	r2, [r3, #0]
 8012ffa:	687b      	ldr	r3, [r7, #4]
 8012ffc:	671a      	str	r2, [r3, #112]	; 0x70
        }
        tcp_seg_free(rseg);
 8012ffe:	69f8      	ldr	r0, [r7, #28]
 8013000:	f7fe fc70 	bl	80118e4 <tcp_seg_free>

        /* If there's nothing left to acknowledge, stop the retransmit
           timer, otherwise reset it to start again */
        if (pcb->unacked == NULL) {
 8013004:	687b      	ldr	r3, [r7, #4]
 8013006:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8013008:	2b00      	cmp	r3, #0
 801300a:	d11d      	bne.n	8013048 <tcp_process+0x2dc>
          pcb->rtime = -1;
 801300c:	687b      	ldr	r3, [r7, #4]
 801300e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8013012:	861a      	strh	r2, [r3, #48]	; 0x30
 8013014:	e01f      	b.n	8013056 <tcp_process+0x2ea>
 8013016:	bf00      	nop
 8013018:	08021424 	.word	0x08021424
 801301c:	0802165c 	.word	0x0802165c
 8013020:	08021470 	.word	0x08021470
 8013024:	200008c0 	.word	0x200008c0
 8013028:	200008b8 	.word	0x200008b8
 801302c:	200008b4 	.word	0x200008b4
 8013030:	08021678 	.word	0x08021678
 8013034:	200008c1 	.word	0x200008c1
 8013038:	20007ca4 	.word	0x20007ca4
 801303c:	200008a4 	.word	0x200008a4
 8013040:	08021698 	.word	0x08021698
 8013044:	080216b0 	.word	0x080216b0
        } else {
          pcb->rtime = 0;
 8013048:	687b      	ldr	r3, [r7, #4]
 801304a:	2200      	movs	r2, #0
 801304c:	861a      	strh	r2, [r3, #48]	; 0x30
          pcb->nrtx = 0;
 801304e:	687b      	ldr	r3, [r7, #4]
 8013050:	2200      	movs	r2, #0
 8013052:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        }

        /* Call the user specified function to call when successfully
         * connected. */
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 8013056:	687b      	ldr	r3, [r7, #4]
 8013058:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801305c:	2b00      	cmp	r3, #0
 801305e:	d00a      	beq.n	8013076 <tcp_process+0x30a>
 8013060:	687b      	ldr	r3, [r7, #4]
 8013062:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8013066:	687a      	ldr	r2, [r7, #4]
 8013068:	6910      	ldr	r0, [r2, #16]
 801306a:	2200      	movs	r2, #0
 801306c:	6879      	ldr	r1, [r7, #4]
 801306e:	4798      	blx	r3
 8013070:	4603      	mov	r3, r0
 8013072:	76bb      	strb	r3, [r7, #26]
 8013074:	e001      	b.n	801307a <tcp_process+0x30e>
 8013076:	2300      	movs	r3, #0
 8013078:	76bb      	strb	r3, [r7, #26]
        if (err == ERR_ABRT) {
 801307a:	f997 301a 	ldrsb.w	r3, [r7, #26]
 801307e:	f113 0f0d 	cmn.w	r3, #13
 8013082:	d102      	bne.n	801308a <tcp_process+0x31e>
          return ERR_ABRT;
 8013084:	f06f 030c 	mvn.w	r3, #12
 8013088:	e250      	b.n	801352c <tcp_process+0x7c0>
        }
        tcp_ack_now(pcb);
 801308a:	687b      	ldr	r3, [r7, #4]
 801308c:	8b5b      	ldrh	r3, [r3, #26]
 801308e:	f043 0302 	orr.w	r3, r3, #2
 8013092:	b29a      	uxth	r2, r3
 8013094:	687b      	ldr	r3, [r7, #4]
 8013096:	835a      	strh	r2, [r3, #26]
        if (pcb->nrtx < TCP_SYNMAXRTX) {
          pcb->rtime = 0;
          tcp_rexmit_rto(pcb);
        }
      }
      break;
 8013098:	e23a      	b.n	8013510 <tcp_process+0x7a4>
      else if (flags & TCP_ACK) {
 801309a:	4b9d      	ldr	r3, [pc, #628]	; (8013310 <tcp_process+0x5a4>)
 801309c:	781b      	ldrb	r3, [r3, #0]
 801309e:	f003 0310 	and.w	r3, r3, #16
 80130a2:	2b00      	cmp	r3, #0
 80130a4:	f000 8234 	beq.w	8013510 <tcp_process+0x7a4>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80130a8:	4b9a      	ldr	r3, [pc, #616]	; (8013314 <tcp_process+0x5a8>)
 80130aa:	6819      	ldr	r1, [r3, #0]
 80130ac:	4b9a      	ldr	r3, [pc, #616]	; (8013318 <tcp_process+0x5ac>)
 80130ae:	881b      	ldrh	r3, [r3, #0]
 80130b0:	461a      	mov	r2, r3
 80130b2:	4b9a      	ldr	r3, [pc, #616]	; (801331c <tcp_process+0x5b0>)
 80130b4:	681b      	ldr	r3, [r3, #0]
 80130b6:	18d0      	adds	r0, r2, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80130b8:	4b99      	ldr	r3, [pc, #612]	; (8013320 <tcp_process+0x5b4>)
 80130ba:	681b      	ldr	r3, [r3, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80130bc:	885b      	ldrh	r3, [r3, #2]
 80130be:	b29b      	uxth	r3, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80130c0:	4a97      	ldr	r2, [pc, #604]	; (8013320 <tcp_process+0x5b4>)
 80130c2:	6812      	ldr	r2, [r2, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80130c4:	8812      	ldrh	r2, [r2, #0]
 80130c6:	b292      	uxth	r2, r2
 80130c8:	9202      	str	r2, [sp, #8]
 80130ca:	9301      	str	r3, [sp, #4]
 80130cc:	4b95      	ldr	r3, [pc, #596]	; (8013324 <tcp_process+0x5b8>)
 80130ce:	9300      	str	r3, [sp, #0]
 80130d0:	4b95      	ldr	r3, [pc, #596]	; (8013328 <tcp_process+0x5bc>)
 80130d2:	4602      	mov	r2, r0
 80130d4:	6878      	ldr	r0, [r7, #4]
 80130d6:	f003 f8ed 	bl	80162b4 <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 80130da:	687b      	ldr	r3, [r7, #4]
 80130dc:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80130e0:	2b05      	cmp	r3, #5
 80130e2:	f200 8215 	bhi.w	8013510 <tcp_process+0x7a4>
          pcb->rtime = 0;
 80130e6:	687b      	ldr	r3, [r7, #4]
 80130e8:	2200      	movs	r2, #0
 80130ea:	861a      	strh	r2, [r3, #48]	; 0x30
          tcp_rexmit_rto(pcb);
 80130ec:	6878      	ldr	r0, [r7, #4]
 80130ee:	f002 feab 	bl	8015e48 <tcp_rexmit_rto>
      break;
 80130f2:	e20d      	b.n	8013510 <tcp_process+0x7a4>
    case SYN_RCVD:
      if (flags & TCP_ACK) {
 80130f4:	4b86      	ldr	r3, [pc, #536]	; (8013310 <tcp_process+0x5a4>)
 80130f6:	781b      	ldrb	r3, [r3, #0]
 80130f8:	f003 0310 	and.w	r3, r3, #16
 80130fc:	2b00      	cmp	r3, #0
 80130fe:	f000 80a1 	beq.w	8013244 <tcp_process+0x4d8>
        /* expected ACK number? */
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8013102:	4b84      	ldr	r3, [pc, #528]	; (8013314 <tcp_process+0x5a8>)
 8013104:	681a      	ldr	r2, [r3, #0]
 8013106:	687b      	ldr	r3, [r7, #4]
 8013108:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801310a:	1ad3      	subs	r3, r2, r3
 801310c:	3b01      	subs	r3, #1
 801310e:	2b00      	cmp	r3, #0
 8013110:	db7e      	blt.n	8013210 <tcp_process+0x4a4>
 8013112:	4b80      	ldr	r3, [pc, #512]	; (8013314 <tcp_process+0x5a8>)
 8013114:	681a      	ldr	r2, [r3, #0]
 8013116:	687b      	ldr	r3, [r7, #4]
 8013118:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801311a:	1ad3      	subs	r3, r2, r3
 801311c:	2b00      	cmp	r3, #0
 801311e:	dc77      	bgt.n	8013210 <tcp_process+0x4a4>
          pcb->state = ESTABLISHED;
 8013120:	687b      	ldr	r3, [r7, #4]
 8013122:	2204      	movs	r2, #4
 8013124:	751a      	strb	r2, [r3, #20]
          LWIP_DEBUGF(TCP_DEBUG, ("TCP connection established %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
          if (pcb->listener == NULL) {
 8013126:	687b      	ldr	r3, [r7, #4]
 8013128:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801312a:	2b00      	cmp	r3, #0
 801312c:	d102      	bne.n	8013134 <tcp_process+0x3c8>
            /* listen pcb might be closed by now */
            err = ERR_VAL;
 801312e:	23fa      	movs	r3, #250	; 0xfa
 8013130:	76bb      	strb	r3, [r7, #26]
 8013132:	e01d      	b.n	8013170 <tcp_process+0x404>
          } else
#endif /* LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG */
          {
#if LWIP_CALLBACK_API
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 8013134:	687b      	ldr	r3, [r7, #4]
 8013136:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8013138:	699b      	ldr	r3, [r3, #24]
 801313a:	2b00      	cmp	r3, #0
 801313c:	d106      	bne.n	801314c <tcp_process+0x3e0>
 801313e:	4b7b      	ldr	r3, [pc, #492]	; (801332c <tcp_process+0x5c0>)
 8013140:	f44f 726a 	mov.w	r2, #936	; 0x3a8
 8013144:	497a      	ldr	r1, [pc, #488]	; (8013330 <tcp_process+0x5c4>)
 8013146:	487b      	ldr	r0, [pc, #492]	; (8013334 <tcp_process+0x5c8>)
 8013148:	f007 fdee 	bl	801ad28 <iprintf>
#endif
            tcp_backlog_accepted(pcb);
            /* Call the accept function. */
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 801314c:	687b      	ldr	r3, [r7, #4]
 801314e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8013150:	699b      	ldr	r3, [r3, #24]
 8013152:	2b00      	cmp	r3, #0
 8013154:	d00a      	beq.n	801316c <tcp_process+0x400>
 8013156:	687b      	ldr	r3, [r7, #4]
 8013158:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801315a:	699b      	ldr	r3, [r3, #24]
 801315c:	687a      	ldr	r2, [r7, #4]
 801315e:	6910      	ldr	r0, [r2, #16]
 8013160:	2200      	movs	r2, #0
 8013162:	6879      	ldr	r1, [r7, #4]
 8013164:	4798      	blx	r3
 8013166:	4603      	mov	r3, r0
 8013168:	76bb      	strb	r3, [r7, #26]
 801316a:	e001      	b.n	8013170 <tcp_process+0x404>
 801316c:	23f0      	movs	r3, #240	; 0xf0
 801316e:	76bb      	strb	r3, [r7, #26]
          }
          if (err != ERR_OK) {
 8013170:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8013174:	2b00      	cmp	r3, #0
 8013176:	d00a      	beq.n	801318e <tcp_process+0x422>
            /* If the accept function returns with an error, we abort
             * the connection. */
            /* Already aborted? */
            if (err != ERR_ABRT) {
 8013178:	f997 301a 	ldrsb.w	r3, [r7, #26]
 801317c:	f113 0f0d 	cmn.w	r3, #13
 8013180:	d002      	beq.n	8013188 <tcp_process+0x41c>
              tcp_abort(pcb);
 8013182:	6878      	ldr	r0, [r7, #4]
 8013184:	f7fd fd68 	bl	8010c58 <tcp_abort>
            }
            return ERR_ABRT;
 8013188:	f06f 030c 	mvn.w	r3, #12
 801318c:	e1ce      	b.n	801352c <tcp_process+0x7c0>
          }
          /* If there was any data contained within this ACK,
           * we'd better pass it on to the application as well. */
          tcp_receive(pcb);
 801318e:	6878      	ldr	r0, [r7, #4]
 8013190:	f000 fae0 	bl	8013754 <tcp_receive>

          /* Prevent ACK for SYN to generate a sent event */
          if (recv_acked != 0) {
 8013194:	4b68      	ldr	r3, [pc, #416]	; (8013338 <tcp_process+0x5cc>)
 8013196:	881b      	ldrh	r3, [r3, #0]
 8013198:	2b00      	cmp	r3, #0
 801319a:	d005      	beq.n	80131a8 <tcp_process+0x43c>
            recv_acked--;
 801319c:	4b66      	ldr	r3, [pc, #408]	; (8013338 <tcp_process+0x5cc>)
 801319e:	881b      	ldrh	r3, [r3, #0]
 80131a0:	3b01      	subs	r3, #1
 80131a2:	b29a      	uxth	r2, r3
 80131a4:	4b64      	ldr	r3, [pc, #400]	; (8013338 <tcp_process+0x5cc>)
 80131a6:	801a      	strh	r2, [r3, #0]
          }

          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 80131a8:	687b      	ldr	r3, [r7, #4]
 80131aa:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80131ac:	009a      	lsls	r2, r3, #2
 80131ae:	687b      	ldr	r3, [r7, #4]
 80131b0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80131b2:	005b      	lsls	r3, r3, #1
 80131b4:	f241 111c 	movw	r1, #4380	; 0x111c
 80131b8:	428b      	cmp	r3, r1
 80131ba:	bf38      	it	cc
 80131bc:	460b      	movcc	r3, r1
 80131be:	429a      	cmp	r2, r3
 80131c0:	d204      	bcs.n	80131cc <tcp_process+0x460>
 80131c2:	687b      	ldr	r3, [r7, #4]
 80131c4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80131c6:	009b      	lsls	r3, r3, #2
 80131c8:	b29b      	uxth	r3, r3
 80131ca:	e00d      	b.n	80131e8 <tcp_process+0x47c>
 80131cc:	687b      	ldr	r3, [r7, #4]
 80131ce:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80131d0:	005b      	lsls	r3, r3, #1
 80131d2:	f241 121c 	movw	r2, #4380	; 0x111c
 80131d6:	4293      	cmp	r3, r2
 80131d8:	d904      	bls.n	80131e4 <tcp_process+0x478>
 80131da:	687b      	ldr	r3, [r7, #4]
 80131dc:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80131de:	005b      	lsls	r3, r3, #1
 80131e0:	b29b      	uxth	r3, r3
 80131e2:	e001      	b.n	80131e8 <tcp_process+0x47c>
 80131e4:	f241 131c 	movw	r3, #4380	; 0x111c
 80131e8:	687a      	ldr	r2, [r7, #4]
 80131ea:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SYN_RCVD): cwnd %"TCPWNDSIZE_F
                                       " ssthresh %"TCPWNDSIZE_F"\n",
                                       pcb->cwnd, pcb->ssthresh));

          if (recv_flags & TF_GOT_FIN) {
 80131ee:	4b53      	ldr	r3, [pc, #332]	; (801333c <tcp_process+0x5d0>)
 80131f0:	781b      	ldrb	r3, [r3, #0]
 80131f2:	f003 0320 	and.w	r3, r3, #32
 80131f6:	2b00      	cmp	r3, #0
 80131f8:	d037      	beq.n	801326a <tcp_process+0x4fe>
            tcp_ack_now(pcb);
 80131fa:	687b      	ldr	r3, [r7, #4]
 80131fc:	8b5b      	ldrh	r3, [r3, #26]
 80131fe:	f043 0302 	orr.w	r3, r3, #2
 8013202:	b29a      	uxth	r2, r3
 8013204:	687b      	ldr	r3, [r7, #4]
 8013206:	835a      	strh	r2, [r3, #26]
            pcb->state = CLOSE_WAIT;
 8013208:	687b      	ldr	r3, [r7, #4]
 801320a:	2207      	movs	r2, #7
 801320c:	751a      	strb	r2, [r3, #20]
          if (recv_flags & TF_GOT_FIN) {
 801320e:	e02c      	b.n	801326a <tcp_process+0x4fe>
          }
        } else {
          /* incorrect ACK number, send RST */
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013210:	4b40      	ldr	r3, [pc, #256]	; (8013314 <tcp_process+0x5a8>)
 8013212:	6819      	ldr	r1, [r3, #0]
 8013214:	4b40      	ldr	r3, [pc, #256]	; (8013318 <tcp_process+0x5ac>)
 8013216:	881b      	ldrh	r3, [r3, #0]
 8013218:	461a      	mov	r2, r3
 801321a:	4b40      	ldr	r3, [pc, #256]	; (801331c <tcp_process+0x5b0>)
 801321c:	681b      	ldr	r3, [r3, #0]
 801321e:	18d0      	adds	r0, r2, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8013220:	4b3f      	ldr	r3, [pc, #252]	; (8013320 <tcp_process+0x5b4>)
 8013222:	681b      	ldr	r3, [r3, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013224:	885b      	ldrh	r3, [r3, #2]
 8013226:	b29b      	uxth	r3, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8013228:	4a3d      	ldr	r2, [pc, #244]	; (8013320 <tcp_process+0x5b4>)
 801322a:	6812      	ldr	r2, [r2, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801322c:	8812      	ldrh	r2, [r2, #0]
 801322e:	b292      	uxth	r2, r2
 8013230:	9202      	str	r2, [sp, #8]
 8013232:	9301      	str	r3, [sp, #4]
 8013234:	4b3b      	ldr	r3, [pc, #236]	; (8013324 <tcp_process+0x5b8>)
 8013236:	9300      	str	r3, [sp, #0]
 8013238:	4b3b      	ldr	r3, [pc, #236]	; (8013328 <tcp_process+0x5bc>)
 801323a:	4602      	mov	r2, r0
 801323c:	6878      	ldr	r0, [r7, #4]
 801323e:	f003 f839 	bl	80162b4 <tcp_rst>
        }
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
        /* Looks like another copy of the SYN - retransmit our SYN-ACK */
        tcp_rexmit(pcb);
      }
      break;
 8013242:	e167      	b.n	8013514 <tcp_process+0x7a8>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 8013244:	4b32      	ldr	r3, [pc, #200]	; (8013310 <tcp_process+0x5a4>)
 8013246:	781b      	ldrb	r3, [r3, #0]
 8013248:	f003 0302 	and.w	r3, r3, #2
 801324c:	2b00      	cmp	r3, #0
 801324e:	f000 8161 	beq.w	8013514 <tcp_process+0x7a8>
 8013252:	687b      	ldr	r3, [r7, #4]
 8013254:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013256:	1e5a      	subs	r2, r3, #1
 8013258:	4b30      	ldr	r3, [pc, #192]	; (801331c <tcp_process+0x5b0>)
 801325a:	681b      	ldr	r3, [r3, #0]
 801325c:	429a      	cmp	r2, r3
 801325e:	f040 8159 	bne.w	8013514 <tcp_process+0x7a8>
        tcp_rexmit(pcb);
 8013262:	6878      	ldr	r0, [r7, #4]
 8013264:	f002 fe12 	bl	8015e8c <tcp_rexmit>
      break;
 8013268:	e154      	b.n	8013514 <tcp_process+0x7a8>
 801326a:	e153      	b.n	8013514 <tcp_process+0x7a8>
    case CLOSE_WAIT:
    /* FALLTHROUGH */
    case ESTABLISHED:
      tcp_receive(pcb);
 801326c:	6878      	ldr	r0, [r7, #4]
 801326e:	f000 fa71 	bl	8013754 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 8013272:	4b32      	ldr	r3, [pc, #200]	; (801333c <tcp_process+0x5d0>)
 8013274:	781b      	ldrb	r3, [r3, #0]
 8013276:	f003 0320 	and.w	r3, r3, #32
 801327a:	2b00      	cmp	r3, #0
 801327c:	f000 814c 	beq.w	8013518 <tcp_process+0x7ac>
        tcp_ack_now(pcb);
 8013280:	687b      	ldr	r3, [r7, #4]
 8013282:	8b5b      	ldrh	r3, [r3, #26]
 8013284:	f043 0302 	orr.w	r3, r3, #2
 8013288:	b29a      	uxth	r2, r3
 801328a:	687b      	ldr	r3, [r7, #4]
 801328c:	835a      	strh	r2, [r3, #26]
        pcb->state = CLOSE_WAIT;
 801328e:	687b      	ldr	r3, [r7, #4]
 8013290:	2207      	movs	r2, #7
 8013292:	751a      	strb	r2, [r3, #20]
      }
      break;
 8013294:	e140      	b.n	8013518 <tcp_process+0x7ac>
    case FIN_WAIT_1:
      tcp_receive(pcb);
 8013296:	6878      	ldr	r0, [r7, #4]
 8013298:	f000 fa5c 	bl	8013754 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 801329c:	4b27      	ldr	r3, [pc, #156]	; (801333c <tcp_process+0x5d0>)
 801329e:	781b      	ldrb	r3, [r3, #0]
 80132a0:	f003 0320 	and.w	r3, r3, #32
 80132a4:	2b00      	cmp	r3, #0
 80132a6:	d071      	beq.n	801338c <tcp_process+0x620>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 80132a8:	4b19      	ldr	r3, [pc, #100]	; (8013310 <tcp_process+0x5a4>)
 80132aa:	781b      	ldrb	r3, [r3, #0]
 80132ac:	f003 0310 	and.w	r3, r3, #16
 80132b0:	2b00      	cmp	r3, #0
 80132b2:	d060      	beq.n	8013376 <tcp_process+0x60a>
 80132b4:	687b      	ldr	r3, [r7, #4]
 80132b6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80132b8:	4b16      	ldr	r3, [pc, #88]	; (8013314 <tcp_process+0x5a8>)
 80132ba:	681b      	ldr	r3, [r3, #0]
 80132bc:	429a      	cmp	r2, r3
 80132be:	d15a      	bne.n	8013376 <tcp_process+0x60a>
            pcb->unsent == NULL) {
 80132c0:	687b      	ldr	r3, [r7, #4]
 80132c2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 80132c4:	2b00      	cmp	r3, #0
 80132c6:	d156      	bne.n	8013376 <tcp_process+0x60a>
          LWIP_DEBUGF(TCP_DEBUG,
                      ("TCP connection closed: FIN_WAIT_1 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
          tcp_ack_now(pcb);
 80132c8:	687b      	ldr	r3, [r7, #4]
 80132ca:	8b5b      	ldrh	r3, [r3, #26]
 80132cc:	f043 0302 	orr.w	r3, r3, #2
 80132d0:	b29a      	uxth	r2, r3
 80132d2:	687b      	ldr	r3, [r7, #4]
 80132d4:	835a      	strh	r2, [r3, #26]
          tcp_pcb_purge(pcb);
 80132d6:	6878      	ldr	r0, [r7, #4]
 80132d8:	f7fe fdbe 	bl	8011e58 <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 80132dc:	4b18      	ldr	r3, [pc, #96]	; (8013340 <tcp_process+0x5d4>)
 80132de:	681b      	ldr	r3, [r3, #0]
 80132e0:	687a      	ldr	r2, [r7, #4]
 80132e2:	429a      	cmp	r2, r3
 80132e4:	d105      	bne.n	80132f2 <tcp_process+0x586>
 80132e6:	4b16      	ldr	r3, [pc, #88]	; (8013340 <tcp_process+0x5d4>)
 80132e8:	681b      	ldr	r3, [r3, #0]
 80132ea:	68db      	ldr	r3, [r3, #12]
 80132ec:	4a14      	ldr	r2, [pc, #80]	; (8013340 <tcp_process+0x5d4>)
 80132ee:	6013      	str	r3, [r2, #0]
 80132f0:	e02e      	b.n	8013350 <tcp_process+0x5e4>
 80132f2:	4b13      	ldr	r3, [pc, #76]	; (8013340 <tcp_process+0x5d4>)
 80132f4:	681b      	ldr	r3, [r3, #0]
 80132f6:	617b      	str	r3, [r7, #20]
 80132f8:	e027      	b.n	801334a <tcp_process+0x5de>
 80132fa:	697b      	ldr	r3, [r7, #20]
 80132fc:	68db      	ldr	r3, [r3, #12]
 80132fe:	687a      	ldr	r2, [r7, #4]
 8013300:	429a      	cmp	r2, r3
 8013302:	d11f      	bne.n	8013344 <tcp_process+0x5d8>
 8013304:	687b      	ldr	r3, [r7, #4]
 8013306:	68da      	ldr	r2, [r3, #12]
 8013308:	697b      	ldr	r3, [r7, #20]
 801330a:	60da      	str	r2, [r3, #12]
 801330c:	e020      	b.n	8013350 <tcp_process+0x5e4>
 801330e:	bf00      	nop
 8013310:	200008c0 	.word	0x200008c0
 8013314:	200008b8 	.word	0x200008b8
 8013318:	200008be 	.word	0x200008be
 801331c:	200008b4 	.word	0x200008b4
 8013320:	200008a4 	.word	0x200008a4
 8013324:	2000459c 	.word	0x2000459c
 8013328:	200045a0 	.word	0x200045a0
 801332c:	08021424 	.word	0x08021424
 8013330:	080216c4 	.word	0x080216c4
 8013334:	08021470 	.word	0x08021470
 8013338:	200008bc 	.word	0x200008bc
 801333c:	200008c1 	.word	0x200008c1
 8013340:	20007ca0 	.word	0x20007ca0
 8013344:	697b      	ldr	r3, [r7, #20]
 8013346:	68db      	ldr	r3, [r3, #12]
 8013348:	617b      	str	r3, [r7, #20]
 801334a:	697b      	ldr	r3, [r7, #20]
 801334c:	2b00      	cmp	r3, #0
 801334e:	d1d4      	bne.n	80132fa <tcp_process+0x58e>
 8013350:	687b      	ldr	r3, [r7, #4]
 8013352:	2200      	movs	r2, #0
 8013354:	60da      	str	r2, [r3, #12]
 8013356:	4b77      	ldr	r3, [pc, #476]	; (8013534 <tcp_process+0x7c8>)
 8013358:	2201      	movs	r2, #1
 801335a:	701a      	strb	r2, [r3, #0]
          pcb->state = TIME_WAIT;
 801335c:	687b      	ldr	r3, [r7, #4]
 801335e:	220a      	movs	r2, #10
 8013360:	751a      	strb	r2, [r3, #20]
          TCP_REG(&tcp_tw_pcbs, pcb);
 8013362:	4b75      	ldr	r3, [pc, #468]	; (8013538 <tcp_process+0x7cc>)
 8013364:	681a      	ldr	r2, [r3, #0]
 8013366:	687b      	ldr	r3, [r7, #4]
 8013368:	60da      	str	r2, [r3, #12]
 801336a:	4a73      	ldr	r2, [pc, #460]	; (8013538 <tcp_process+0x7cc>)
 801336c:	687b      	ldr	r3, [r7, #4]
 801336e:	6013      	str	r3, [r2, #0]
 8013370:	f003 f962 	bl	8016638 <tcp_timer_needed>
        }
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
                 pcb->unsent == NULL) {
        pcb->state = FIN_WAIT_2;
      }
      break;
 8013374:	e0d2      	b.n	801351c <tcp_process+0x7b0>
          tcp_ack_now(pcb);
 8013376:	687b      	ldr	r3, [r7, #4]
 8013378:	8b5b      	ldrh	r3, [r3, #26]
 801337a:	f043 0302 	orr.w	r3, r3, #2
 801337e:	b29a      	uxth	r2, r3
 8013380:	687b      	ldr	r3, [r7, #4]
 8013382:	835a      	strh	r2, [r3, #26]
          pcb->state = CLOSING;
 8013384:	687b      	ldr	r3, [r7, #4]
 8013386:	2208      	movs	r2, #8
 8013388:	751a      	strb	r2, [r3, #20]
      break;
 801338a:	e0c7      	b.n	801351c <tcp_process+0x7b0>
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 801338c:	4b6b      	ldr	r3, [pc, #428]	; (801353c <tcp_process+0x7d0>)
 801338e:	781b      	ldrb	r3, [r3, #0]
 8013390:	f003 0310 	and.w	r3, r3, #16
 8013394:	2b00      	cmp	r3, #0
 8013396:	f000 80c1 	beq.w	801351c <tcp_process+0x7b0>
 801339a:	687b      	ldr	r3, [r7, #4]
 801339c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 801339e:	4b68      	ldr	r3, [pc, #416]	; (8013540 <tcp_process+0x7d4>)
 80133a0:	681b      	ldr	r3, [r3, #0]
 80133a2:	429a      	cmp	r2, r3
 80133a4:	f040 80ba 	bne.w	801351c <tcp_process+0x7b0>
                 pcb->unsent == NULL) {
 80133a8:	687b      	ldr	r3, [r7, #4]
 80133aa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 80133ac:	2b00      	cmp	r3, #0
 80133ae:	f040 80b5 	bne.w	801351c <tcp_process+0x7b0>
        pcb->state = FIN_WAIT_2;
 80133b2:	687b      	ldr	r3, [r7, #4]
 80133b4:	2206      	movs	r2, #6
 80133b6:	751a      	strb	r2, [r3, #20]
      break;
 80133b8:	e0b0      	b.n	801351c <tcp_process+0x7b0>
    case FIN_WAIT_2:
      tcp_receive(pcb);
 80133ba:	6878      	ldr	r0, [r7, #4]
 80133bc:	f000 f9ca 	bl	8013754 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 80133c0:	4b60      	ldr	r3, [pc, #384]	; (8013544 <tcp_process+0x7d8>)
 80133c2:	781b      	ldrb	r3, [r3, #0]
 80133c4:	f003 0320 	and.w	r3, r3, #32
 80133c8:	2b00      	cmp	r3, #0
 80133ca:	f000 80a9 	beq.w	8013520 <tcp_process+0x7b4>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: FIN_WAIT_2 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_ack_now(pcb);
 80133ce:	687b      	ldr	r3, [r7, #4]
 80133d0:	8b5b      	ldrh	r3, [r3, #26]
 80133d2:	f043 0302 	orr.w	r3, r3, #2
 80133d6:	b29a      	uxth	r2, r3
 80133d8:	687b      	ldr	r3, [r7, #4]
 80133da:	835a      	strh	r2, [r3, #26]
        tcp_pcb_purge(pcb);
 80133dc:	6878      	ldr	r0, [r7, #4]
 80133de:	f7fe fd3b 	bl	8011e58 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 80133e2:	4b59      	ldr	r3, [pc, #356]	; (8013548 <tcp_process+0x7dc>)
 80133e4:	681b      	ldr	r3, [r3, #0]
 80133e6:	687a      	ldr	r2, [r7, #4]
 80133e8:	429a      	cmp	r2, r3
 80133ea:	d105      	bne.n	80133f8 <tcp_process+0x68c>
 80133ec:	4b56      	ldr	r3, [pc, #344]	; (8013548 <tcp_process+0x7dc>)
 80133ee:	681b      	ldr	r3, [r3, #0]
 80133f0:	68db      	ldr	r3, [r3, #12]
 80133f2:	4a55      	ldr	r2, [pc, #340]	; (8013548 <tcp_process+0x7dc>)
 80133f4:	6013      	str	r3, [r2, #0]
 80133f6:	e013      	b.n	8013420 <tcp_process+0x6b4>
 80133f8:	4b53      	ldr	r3, [pc, #332]	; (8013548 <tcp_process+0x7dc>)
 80133fa:	681b      	ldr	r3, [r3, #0]
 80133fc:	613b      	str	r3, [r7, #16]
 80133fe:	e00c      	b.n	801341a <tcp_process+0x6ae>
 8013400:	693b      	ldr	r3, [r7, #16]
 8013402:	68db      	ldr	r3, [r3, #12]
 8013404:	687a      	ldr	r2, [r7, #4]
 8013406:	429a      	cmp	r2, r3
 8013408:	d104      	bne.n	8013414 <tcp_process+0x6a8>
 801340a:	687b      	ldr	r3, [r7, #4]
 801340c:	68da      	ldr	r2, [r3, #12]
 801340e:	693b      	ldr	r3, [r7, #16]
 8013410:	60da      	str	r2, [r3, #12]
 8013412:	e005      	b.n	8013420 <tcp_process+0x6b4>
 8013414:	693b      	ldr	r3, [r7, #16]
 8013416:	68db      	ldr	r3, [r3, #12]
 8013418:	613b      	str	r3, [r7, #16]
 801341a:	693b      	ldr	r3, [r7, #16]
 801341c:	2b00      	cmp	r3, #0
 801341e:	d1ef      	bne.n	8013400 <tcp_process+0x694>
 8013420:	687b      	ldr	r3, [r7, #4]
 8013422:	2200      	movs	r2, #0
 8013424:	60da      	str	r2, [r3, #12]
 8013426:	4b43      	ldr	r3, [pc, #268]	; (8013534 <tcp_process+0x7c8>)
 8013428:	2201      	movs	r2, #1
 801342a:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 801342c:	687b      	ldr	r3, [r7, #4]
 801342e:	220a      	movs	r2, #10
 8013430:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 8013432:	4b41      	ldr	r3, [pc, #260]	; (8013538 <tcp_process+0x7cc>)
 8013434:	681a      	ldr	r2, [r3, #0]
 8013436:	687b      	ldr	r3, [r7, #4]
 8013438:	60da      	str	r2, [r3, #12]
 801343a:	4a3f      	ldr	r2, [pc, #252]	; (8013538 <tcp_process+0x7cc>)
 801343c:	687b      	ldr	r3, [r7, #4]
 801343e:	6013      	str	r3, [r2, #0]
 8013440:	f003 f8fa 	bl	8016638 <tcp_timer_needed>
      }
      break;
 8013444:	e06c      	b.n	8013520 <tcp_process+0x7b4>
    case CLOSING:
      tcp_receive(pcb);
 8013446:	6878      	ldr	r0, [r7, #4]
 8013448:	f000 f984 	bl	8013754 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 801344c:	4b3b      	ldr	r3, [pc, #236]	; (801353c <tcp_process+0x7d0>)
 801344e:	781b      	ldrb	r3, [r3, #0]
 8013450:	f003 0310 	and.w	r3, r3, #16
 8013454:	2b00      	cmp	r3, #0
 8013456:	d065      	beq.n	8013524 <tcp_process+0x7b8>
 8013458:	687b      	ldr	r3, [r7, #4]
 801345a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 801345c:	4b38      	ldr	r3, [pc, #224]	; (8013540 <tcp_process+0x7d4>)
 801345e:	681b      	ldr	r3, [r3, #0]
 8013460:	429a      	cmp	r2, r3
 8013462:	d15f      	bne.n	8013524 <tcp_process+0x7b8>
 8013464:	687b      	ldr	r3, [r7, #4]
 8013466:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013468:	2b00      	cmp	r3, #0
 801346a:	d15b      	bne.n	8013524 <tcp_process+0x7b8>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: CLOSING %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_pcb_purge(pcb);
 801346c:	6878      	ldr	r0, [r7, #4]
 801346e:	f7fe fcf3 	bl	8011e58 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 8013472:	4b35      	ldr	r3, [pc, #212]	; (8013548 <tcp_process+0x7dc>)
 8013474:	681b      	ldr	r3, [r3, #0]
 8013476:	687a      	ldr	r2, [r7, #4]
 8013478:	429a      	cmp	r2, r3
 801347a:	d105      	bne.n	8013488 <tcp_process+0x71c>
 801347c:	4b32      	ldr	r3, [pc, #200]	; (8013548 <tcp_process+0x7dc>)
 801347e:	681b      	ldr	r3, [r3, #0]
 8013480:	68db      	ldr	r3, [r3, #12]
 8013482:	4a31      	ldr	r2, [pc, #196]	; (8013548 <tcp_process+0x7dc>)
 8013484:	6013      	str	r3, [r2, #0]
 8013486:	e013      	b.n	80134b0 <tcp_process+0x744>
 8013488:	4b2f      	ldr	r3, [pc, #188]	; (8013548 <tcp_process+0x7dc>)
 801348a:	681b      	ldr	r3, [r3, #0]
 801348c:	60fb      	str	r3, [r7, #12]
 801348e:	e00c      	b.n	80134aa <tcp_process+0x73e>
 8013490:	68fb      	ldr	r3, [r7, #12]
 8013492:	68db      	ldr	r3, [r3, #12]
 8013494:	687a      	ldr	r2, [r7, #4]
 8013496:	429a      	cmp	r2, r3
 8013498:	d104      	bne.n	80134a4 <tcp_process+0x738>
 801349a:	687b      	ldr	r3, [r7, #4]
 801349c:	68da      	ldr	r2, [r3, #12]
 801349e:	68fb      	ldr	r3, [r7, #12]
 80134a0:	60da      	str	r2, [r3, #12]
 80134a2:	e005      	b.n	80134b0 <tcp_process+0x744>
 80134a4:	68fb      	ldr	r3, [r7, #12]
 80134a6:	68db      	ldr	r3, [r3, #12]
 80134a8:	60fb      	str	r3, [r7, #12]
 80134aa:	68fb      	ldr	r3, [r7, #12]
 80134ac:	2b00      	cmp	r3, #0
 80134ae:	d1ef      	bne.n	8013490 <tcp_process+0x724>
 80134b0:	687b      	ldr	r3, [r7, #4]
 80134b2:	2200      	movs	r2, #0
 80134b4:	60da      	str	r2, [r3, #12]
 80134b6:	4b1f      	ldr	r3, [pc, #124]	; (8013534 <tcp_process+0x7c8>)
 80134b8:	2201      	movs	r2, #1
 80134ba:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 80134bc:	687b      	ldr	r3, [r7, #4]
 80134be:	220a      	movs	r2, #10
 80134c0:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 80134c2:	4b1d      	ldr	r3, [pc, #116]	; (8013538 <tcp_process+0x7cc>)
 80134c4:	681a      	ldr	r2, [r3, #0]
 80134c6:	687b      	ldr	r3, [r7, #4]
 80134c8:	60da      	str	r2, [r3, #12]
 80134ca:	4a1b      	ldr	r2, [pc, #108]	; (8013538 <tcp_process+0x7cc>)
 80134cc:	687b      	ldr	r3, [r7, #4]
 80134ce:	6013      	str	r3, [r2, #0]
 80134d0:	f003 f8b2 	bl	8016638 <tcp_timer_needed>
      }
      break;
 80134d4:	e026      	b.n	8013524 <tcp_process+0x7b8>
    case LAST_ACK:
      tcp_receive(pcb);
 80134d6:	6878      	ldr	r0, [r7, #4]
 80134d8:	f000 f93c 	bl	8013754 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 80134dc:	4b17      	ldr	r3, [pc, #92]	; (801353c <tcp_process+0x7d0>)
 80134de:	781b      	ldrb	r3, [r3, #0]
 80134e0:	f003 0310 	and.w	r3, r3, #16
 80134e4:	2b00      	cmp	r3, #0
 80134e6:	d01f      	beq.n	8013528 <tcp_process+0x7bc>
 80134e8:	687b      	ldr	r3, [r7, #4]
 80134ea:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80134ec:	4b14      	ldr	r3, [pc, #80]	; (8013540 <tcp_process+0x7d4>)
 80134ee:	681b      	ldr	r3, [r3, #0]
 80134f0:	429a      	cmp	r2, r3
 80134f2:	d119      	bne.n	8013528 <tcp_process+0x7bc>
 80134f4:	687b      	ldr	r3, [r7, #4]
 80134f6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80134f8:	2b00      	cmp	r3, #0
 80134fa:	d115      	bne.n	8013528 <tcp_process+0x7bc>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: LAST_ACK %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        /* bugfix #21699: don't set pcb->state to CLOSED here or we risk leaking segments */
        recv_flags |= TF_CLOSED;
 80134fc:	4b11      	ldr	r3, [pc, #68]	; (8013544 <tcp_process+0x7d8>)
 80134fe:	781b      	ldrb	r3, [r3, #0]
 8013500:	f043 0310 	orr.w	r3, r3, #16
 8013504:	b2da      	uxtb	r2, r3
 8013506:	4b0f      	ldr	r3, [pc, #60]	; (8013544 <tcp_process+0x7d8>)
 8013508:	701a      	strb	r2, [r3, #0]
      }
      break;
 801350a:	e00d      	b.n	8013528 <tcp_process+0x7bc>
    default:
      break;
 801350c:	bf00      	nop
 801350e:	e00c      	b.n	801352a <tcp_process+0x7be>
      break;
 8013510:	bf00      	nop
 8013512:	e00a      	b.n	801352a <tcp_process+0x7be>
      break;
 8013514:	bf00      	nop
 8013516:	e008      	b.n	801352a <tcp_process+0x7be>
      break;
 8013518:	bf00      	nop
 801351a:	e006      	b.n	801352a <tcp_process+0x7be>
      break;
 801351c:	bf00      	nop
 801351e:	e004      	b.n	801352a <tcp_process+0x7be>
      break;
 8013520:	bf00      	nop
 8013522:	e002      	b.n	801352a <tcp_process+0x7be>
      break;
 8013524:	bf00      	nop
 8013526:	e000      	b.n	801352a <tcp_process+0x7be>
      break;
 8013528:	bf00      	nop
  }
  return ERR_OK;
 801352a:	2300      	movs	r3, #0
}
 801352c:	4618      	mov	r0, r3
 801352e:	3724      	adds	r7, #36	; 0x24
 8013530:	46bd      	mov	sp, r7
 8013532:	bd90      	pop	{r4, r7, pc}
 8013534:	20007c9c 	.word	0x20007c9c
 8013538:	20007cb0 	.word	0x20007cb0
 801353c:	200008c0 	.word	0x200008c0
 8013540:	200008b8 	.word	0x200008b8
 8013544:	200008c1 	.word	0x200008c1
 8013548:	20007ca0 	.word	0x20007ca0

0801354c <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 801354c:	b590      	push	{r4, r7, lr}
 801354e:	b085      	sub	sp, #20
 8013550:	af00      	add	r7, sp, #0
 8013552:	6078      	str	r0, [r7, #4]
 8013554:	6039      	str	r1, [r7, #0]
  struct tcp_seg *old_seg;

  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 8013556:	687b      	ldr	r3, [r7, #4]
 8013558:	2b00      	cmp	r3, #0
 801355a:	d106      	bne.n	801356a <tcp_oos_insert_segment+0x1e>
 801355c:	4b3b      	ldr	r3, [pc, #236]	; (801364c <tcp_oos_insert_segment+0x100>)
 801355e:	f240 421f 	movw	r2, #1055	; 0x41f
 8013562:	493b      	ldr	r1, [pc, #236]	; (8013650 <tcp_oos_insert_segment+0x104>)
 8013564:	483b      	ldr	r0, [pc, #236]	; (8013654 <tcp_oos_insert_segment+0x108>)
 8013566:	f007 fbdf 	bl	801ad28 <iprintf>

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 801356a:	687b      	ldr	r3, [r7, #4]
 801356c:	68db      	ldr	r3, [r3, #12]
 801356e:	899b      	ldrh	r3, [r3, #12]
 8013570:	b29b      	uxth	r3, r3
 8013572:	4618      	mov	r0, r3
 8013574:	f7fb fa4a 	bl	800ea0c <lwip_htons>
 8013578:	4603      	mov	r3, r0
 801357a:	b2db      	uxtb	r3, r3
 801357c:	f003 0301 	and.w	r3, r3, #1
 8013580:	2b00      	cmp	r3, #0
 8013582:	d028      	beq.n	80135d6 <tcp_oos_insert_segment+0x8a>
    /* received segment overlaps all following segments */
    tcp_segs_free(next);
 8013584:	6838      	ldr	r0, [r7, #0]
 8013586:	f7fe f999 	bl	80118bc <tcp_segs_free>
    next = NULL;
 801358a:	2300      	movs	r3, #0
 801358c:	603b      	str	r3, [r7, #0]
 801358e:	e056      	b.n	801363e <tcp_oos_insert_segment+0xf2>
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
                       (next->tcphdr->seqno + next->len))) {
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8013590:	683b      	ldr	r3, [r7, #0]
 8013592:	68db      	ldr	r3, [r3, #12]
 8013594:	899b      	ldrh	r3, [r3, #12]
 8013596:	b29b      	uxth	r3, r3
 8013598:	4618      	mov	r0, r3
 801359a:	f7fb fa37 	bl	800ea0c <lwip_htons>
 801359e:	4603      	mov	r3, r0
 80135a0:	b2db      	uxtb	r3, r3
 80135a2:	f003 0301 	and.w	r3, r3, #1
 80135a6:	2b00      	cmp	r3, #0
 80135a8:	d00d      	beq.n	80135c6 <tcp_oos_insert_segment+0x7a>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 80135aa:	687b      	ldr	r3, [r7, #4]
 80135ac:	68db      	ldr	r3, [r3, #12]
 80135ae:	899b      	ldrh	r3, [r3, #12]
 80135b0:	b29c      	uxth	r4, r3
 80135b2:	2001      	movs	r0, #1
 80135b4:	f7fb fa2a 	bl	800ea0c <lwip_htons>
 80135b8:	4603      	mov	r3, r0
 80135ba:	461a      	mov	r2, r3
 80135bc:	687b      	ldr	r3, [r7, #4]
 80135be:	68db      	ldr	r3, [r3, #12]
 80135c0:	4322      	orrs	r2, r4
 80135c2:	b292      	uxth	r2, r2
 80135c4:	819a      	strh	r2, [r3, #12]
      }
      old_seg = next;
 80135c6:	683b      	ldr	r3, [r7, #0]
 80135c8:	60fb      	str	r3, [r7, #12]
      next = next->next;
 80135ca:	683b      	ldr	r3, [r7, #0]
 80135cc:	681b      	ldr	r3, [r3, #0]
 80135ce:	603b      	str	r3, [r7, #0]
      tcp_seg_free(old_seg);
 80135d0:	68f8      	ldr	r0, [r7, #12]
 80135d2:	f7fe f987 	bl	80118e4 <tcp_seg_free>
    while (next &&
 80135d6:	683b      	ldr	r3, [r7, #0]
 80135d8:	2b00      	cmp	r3, #0
 80135da:	d00e      	beq.n	80135fa <tcp_oos_insert_segment+0xae>
           TCP_SEQ_GEQ((seqno + cseg->len),
 80135dc:	687b      	ldr	r3, [r7, #4]
 80135de:	891b      	ldrh	r3, [r3, #8]
 80135e0:	461a      	mov	r2, r3
 80135e2:	4b1d      	ldr	r3, [pc, #116]	; (8013658 <tcp_oos_insert_segment+0x10c>)
 80135e4:	681b      	ldr	r3, [r3, #0]
 80135e6:	441a      	add	r2, r3
 80135e8:	683b      	ldr	r3, [r7, #0]
 80135ea:	68db      	ldr	r3, [r3, #12]
 80135ec:	685b      	ldr	r3, [r3, #4]
 80135ee:	6839      	ldr	r1, [r7, #0]
 80135f0:	8909      	ldrh	r1, [r1, #8]
 80135f2:	440b      	add	r3, r1
 80135f4:	1ad3      	subs	r3, r2, r3
    while (next &&
 80135f6:	2b00      	cmp	r3, #0
 80135f8:	daca      	bge.n	8013590 <tcp_oos_insert_segment+0x44>
    }
    if (next &&
 80135fa:	683b      	ldr	r3, [r7, #0]
 80135fc:	2b00      	cmp	r3, #0
 80135fe:	d01e      	beq.n	801363e <tcp_oos_insert_segment+0xf2>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 8013600:	687b      	ldr	r3, [r7, #4]
 8013602:	891b      	ldrh	r3, [r3, #8]
 8013604:	461a      	mov	r2, r3
 8013606:	4b14      	ldr	r3, [pc, #80]	; (8013658 <tcp_oos_insert_segment+0x10c>)
 8013608:	681b      	ldr	r3, [r3, #0]
 801360a:	441a      	add	r2, r3
 801360c:	683b      	ldr	r3, [r7, #0]
 801360e:	68db      	ldr	r3, [r3, #12]
 8013610:	685b      	ldr	r3, [r3, #4]
 8013612:	1ad3      	subs	r3, r2, r3
    if (next &&
 8013614:	2b00      	cmp	r3, #0
 8013616:	dd12      	ble.n	801363e <tcp_oos_insert_segment+0xf2>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 8013618:	683b      	ldr	r3, [r7, #0]
 801361a:	68db      	ldr	r3, [r3, #12]
 801361c:	685b      	ldr	r3, [r3, #4]
 801361e:	b29a      	uxth	r2, r3
 8013620:	4b0d      	ldr	r3, [pc, #52]	; (8013658 <tcp_oos_insert_segment+0x10c>)
 8013622:	681b      	ldr	r3, [r3, #0]
 8013624:	b29b      	uxth	r3, r3
 8013626:	1ad3      	subs	r3, r2, r3
 8013628:	b29a      	uxth	r2, r3
 801362a:	687b      	ldr	r3, [r7, #4]
 801362c:	811a      	strh	r2, [r3, #8]
      pbuf_realloc(cseg->p, cseg->len);
 801362e:	687b      	ldr	r3, [r7, #4]
 8013630:	685a      	ldr	r2, [r3, #4]
 8013632:	687b      	ldr	r3, [r7, #4]
 8013634:	891b      	ldrh	r3, [r3, #8]
 8013636:	4619      	mov	r1, r3
 8013638:	4610      	mov	r0, r2
 801363a:	f7fc fb91 	bl	800fd60 <pbuf_realloc>
    }
  }
  cseg->next = next;
 801363e:	687b      	ldr	r3, [r7, #4]
 8013640:	683a      	ldr	r2, [r7, #0]
 8013642:	601a      	str	r2, [r3, #0]
}
 8013644:	bf00      	nop
 8013646:	3714      	adds	r7, #20
 8013648:	46bd      	mov	sp, r7
 801364a:	bd90      	pop	{r4, r7, pc}
 801364c:	08021424 	.word	0x08021424
 8013650:	080216e4 	.word	0x080216e4
 8013654:	08021470 	.word	0x08021470
 8013658:	200008b4 	.word	0x200008b4

0801365c <tcp_free_acked_segments>:

/** Remove segments from a list if the incoming ACK acknowledges them */
static struct tcp_seg *
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
                        struct tcp_seg *dbg_other_seg_list)
{
 801365c:	b5b0      	push	{r4, r5, r7, lr}
 801365e:	b086      	sub	sp, #24
 8013660:	af00      	add	r7, sp, #0
 8013662:	60f8      	str	r0, [r7, #12]
 8013664:	60b9      	str	r1, [r7, #8]
 8013666:	607a      	str	r2, [r7, #4]
 8013668:	603b      	str	r3, [r7, #0]
  u16_t clen;

  LWIP_UNUSED_ARG(dbg_list_name);
  LWIP_UNUSED_ARG(dbg_other_seg_list);

  while (seg_list != NULL &&
 801366a:	e03e      	b.n	80136ea <tcp_free_acked_segments+0x8e>
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->%s\n",
                                  lwip_ntohl(seg_list->tcphdr->seqno),
                                  lwip_ntohl(seg_list->tcphdr->seqno) + TCP_TCPLEN(seg_list),
                                  dbg_list_name));

    next = seg_list;
 801366c:	68bb      	ldr	r3, [r7, #8]
 801366e:	617b      	str	r3, [r7, #20]
    seg_list = seg_list->next;
 8013670:	68bb      	ldr	r3, [r7, #8]
 8013672:	681b      	ldr	r3, [r3, #0]
 8013674:	60bb      	str	r3, [r7, #8]

    clen = pbuf_clen(next->p);
 8013676:	697b      	ldr	r3, [r7, #20]
 8013678:	685b      	ldr	r3, [r3, #4]
 801367a:	4618      	mov	r0, r3
 801367c:	f7fc fd84 	bl	8010188 <pbuf_clen>
 8013680:	4603      	mov	r3, r0
 8013682:	827b      	strh	r3, [r7, #18]
    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ",
                                 (tcpwnd_size_t)pcb->snd_queuelen));
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 8013684:	68fb      	ldr	r3, [r7, #12]
 8013686:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801368a:	8a7a      	ldrh	r2, [r7, #18]
 801368c:	429a      	cmp	r2, r3
 801368e:	d906      	bls.n	801369e <tcp_free_acked_segments+0x42>
 8013690:	4b2a      	ldr	r3, [pc, #168]	; (801373c <tcp_free_acked_segments+0xe0>)
 8013692:	f240 4257 	movw	r2, #1111	; 0x457
 8013696:	492a      	ldr	r1, [pc, #168]	; (8013740 <tcp_free_acked_segments+0xe4>)
 8013698:	482a      	ldr	r0, [pc, #168]	; (8013744 <tcp_free_acked_segments+0xe8>)
 801369a:	f007 fb45 	bl	801ad28 <iprintf>

    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 801369e:	68fb      	ldr	r3, [r7, #12]
 80136a0:	f8b3 2066 	ldrh.w	r2, [r3, #102]	; 0x66
 80136a4:	8a7b      	ldrh	r3, [r7, #18]
 80136a6:	1ad3      	subs	r3, r2, r3
 80136a8:	b29a      	uxth	r2, r3
 80136aa:	68fb      	ldr	r3, [r7, #12]
 80136ac:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 80136b0:	697b      	ldr	r3, [r7, #20]
 80136b2:	891a      	ldrh	r2, [r3, #8]
 80136b4:	4b24      	ldr	r3, [pc, #144]	; (8013748 <tcp_free_acked_segments+0xec>)
 80136b6:	881b      	ldrh	r3, [r3, #0]
 80136b8:	4413      	add	r3, r2
 80136ba:	b29a      	uxth	r2, r3
 80136bc:	4b22      	ldr	r3, [pc, #136]	; (8013748 <tcp_free_acked_segments+0xec>)
 80136be:	801a      	strh	r2, [r3, #0]
    tcp_seg_free(next);
 80136c0:	6978      	ldr	r0, [r7, #20]
 80136c2:	f7fe f90f 	bl	80118e4 <tcp_seg_free>

    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing %s)\n",
                                 (tcpwnd_size_t)pcb->snd_queuelen,
                                 dbg_list_name));
    if (pcb->snd_queuelen != 0) {
 80136c6:	68fb      	ldr	r3, [r7, #12]
 80136c8:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80136cc:	2b00      	cmp	r3, #0
 80136ce:	d00c      	beq.n	80136ea <tcp_free_acked_segments+0x8e>
      LWIP_ASSERT("tcp_receive: valid queue length",
 80136d0:	68bb      	ldr	r3, [r7, #8]
 80136d2:	2b00      	cmp	r3, #0
 80136d4:	d109      	bne.n	80136ea <tcp_free_acked_segments+0x8e>
 80136d6:	683b      	ldr	r3, [r7, #0]
 80136d8:	2b00      	cmp	r3, #0
 80136da:	d106      	bne.n	80136ea <tcp_free_acked_segments+0x8e>
 80136dc:	4b17      	ldr	r3, [pc, #92]	; (801373c <tcp_free_acked_segments+0xe0>)
 80136de:	f240 4262 	movw	r2, #1122	; 0x462
 80136e2:	491a      	ldr	r1, [pc, #104]	; (801374c <tcp_free_acked_segments+0xf0>)
 80136e4:	4817      	ldr	r0, [pc, #92]	; (8013744 <tcp_free_acked_segments+0xe8>)
 80136e6:	f007 fb1f 	bl	801ad28 <iprintf>
  while (seg_list != NULL &&
 80136ea:	68bb      	ldr	r3, [r7, #8]
 80136ec:	2b00      	cmp	r3, #0
 80136ee:	d020      	beq.n	8013732 <tcp_free_acked_segments+0xd6>
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 80136f0:	68bb      	ldr	r3, [r7, #8]
 80136f2:	68db      	ldr	r3, [r3, #12]
 80136f4:	685b      	ldr	r3, [r3, #4]
 80136f6:	4618      	mov	r0, r3
 80136f8:	f7fb f99d 	bl	800ea36 <lwip_htonl>
 80136fc:	4604      	mov	r4, r0
 80136fe:	68bb      	ldr	r3, [r7, #8]
 8013700:	891b      	ldrh	r3, [r3, #8]
 8013702:	461d      	mov	r5, r3
 8013704:	68bb      	ldr	r3, [r7, #8]
 8013706:	68db      	ldr	r3, [r3, #12]
 8013708:	899b      	ldrh	r3, [r3, #12]
 801370a:	b29b      	uxth	r3, r3
 801370c:	4618      	mov	r0, r3
 801370e:	f7fb f97d 	bl	800ea0c <lwip_htons>
 8013712:	4603      	mov	r3, r0
 8013714:	b2db      	uxtb	r3, r3
 8013716:	f003 0303 	and.w	r3, r3, #3
 801371a:	2b00      	cmp	r3, #0
 801371c:	d001      	beq.n	8013722 <tcp_free_acked_segments+0xc6>
 801371e:	2301      	movs	r3, #1
 8013720:	e000      	b.n	8013724 <tcp_free_acked_segments+0xc8>
 8013722:	2300      	movs	r3, #0
 8013724:	442b      	add	r3, r5
 8013726:	18e2      	adds	r2, r4, r3
 8013728:	4b09      	ldr	r3, [pc, #36]	; (8013750 <tcp_free_acked_segments+0xf4>)
 801372a:	681b      	ldr	r3, [r3, #0]
 801372c:	1ad3      	subs	r3, r2, r3
  while (seg_list != NULL &&
 801372e:	2b00      	cmp	r3, #0
 8013730:	dd9c      	ble.n	801366c <tcp_free_acked_segments+0x10>
                  seg_list != NULL || dbg_other_seg_list != NULL);
    }
  }
  return seg_list;
 8013732:	68bb      	ldr	r3, [r7, #8]
}
 8013734:	4618      	mov	r0, r3
 8013736:	3718      	adds	r7, #24
 8013738:	46bd      	mov	sp, r7
 801373a:	bdb0      	pop	{r4, r5, r7, pc}
 801373c:	08021424 	.word	0x08021424
 8013740:	0802170c 	.word	0x0802170c
 8013744:	08021470 	.word	0x08021470
 8013748:	200008bc 	.word	0x200008bc
 801374c:	08021734 	.word	0x08021734
 8013750:	200008b8 	.word	0x200008b8

08013754 <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 8013754:	b5b0      	push	{r4, r5, r7, lr}
 8013756:	b094      	sub	sp, #80	; 0x50
 8013758:	af00      	add	r7, sp, #0
 801375a:	6078      	str	r0, [r7, #4]
  s16_t m;
  u32_t right_wnd_edge;
  int found_dupack = 0;
 801375c:	2300      	movs	r3, #0
 801375e:	64bb      	str	r3, [r7, #72]	; 0x48

  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 8013760:	687b      	ldr	r3, [r7, #4]
 8013762:	2b00      	cmp	r3, #0
 8013764:	d106      	bne.n	8013774 <tcp_receive+0x20>
 8013766:	4ba6      	ldr	r3, [pc, #664]	; (8013a00 <tcp_receive+0x2ac>)
 8013768:	f240 427b 	movw	r2, #1147	; 0x47b
 801376c:	49a5      	ldr	r1, [pc, #660]	; (8013a04 <tcp_receive+0x2b0>)
 801376e:	48a6      	ldr	r0, [pc, #664]	; (8013a08 <tcp_receive+0x2b4>)
 8013770:	f007 fada 	bl	801ad28 <iprintf>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 8013774:	687b      	ldr	r3, [r7, #4]
 8013776:	7d1b      	ldrb	r3, [r3, #20]
 8013778:	2b03      	cmp	r3, #3
 801377a:	d806      	bhi.n	801378a <tcp_receive+0x36>
 801377c:	4ba0      	ldr	r3, [pc, #640]	; (8013a00 <tcp_receive+0x2ac>)
 801377e:	f240 427c 	movw	r2, #1148	; 0x47c
 8013782:	49a2      	ldr	r1, [pc, #648]	; (8013a0c <tcp_receive+0x2b8>)
 8013784:	48a0      	ldr	r0, [pc, #640]	; (8013a08 <tcp_receive+0x2b4>)
 8013786:	f007 facf 	bl	801ad28 <iprintf>

  if (flags & TCP_ACK) {
 801378a:	4ba1      	ldr	r3, [pc, #644]	; (8013a10 <tcp_receive+0x2bc>)
 801378c:	781b      	ldrb	r3, [r3, #0]
 801378e:	f003 0310 	and.w	r3, r3, #16
 8013792:	2b00      	cmp	r3, #0
 8013794:	f000 8263 	beq.w	8013c5e <tcp_receive+0x50a>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 8013798:	687b      	ldr	r3, [r7, #4]
 801379a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801379e:	461a      	mov	r2, r3
 80137a0:	687b      	ldr	r3, [r7, #4]
 80137a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80137a4:	4413      	add	r3, r2
 80137a6:	633b      	str	r3, [r7, #48]	; 0x30

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 80137a8:	687b      	ldr	r3, [r7, #4]
 80137aa:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80137ac:	4b99      	ldr	r3, [pc, #612]	; (8013a14 <tcp_receive+0x2c0>)
 80137ae:	681b      	ldr	r3, [r3, #0]
 80137b0:	1ad3      	subs	r3, r2, r3
 80137b2:	2b00      	cmp	r3, #0
 80137b4:	db1b      	blt.n	80137ee <tcp_receive+0x9a>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 80137b6:	687b      	ldr	r3, [r7, #4]
 80137b8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80137ba:	4b96      	ldr	r3, [pc, #600]	; (8013a14 <tcp_receive+0x2c0>)
 80137bc:	681b      	ldr	r3, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 80137be:	429a      	cmp	r2, r3
 80137c0:	d106      	bne.n	80137d0 <tcp_receive+0x7c>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 80137c2:	687b      	ldr	r3, [r7, #4]
 80137c4:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80137c6:	4b94      	ldr	r3, [pc, #592]	; (8013a18 <tcp_receive+0x2c4>)
 80137c8:	681b      	ldr	r3, [r3, #0]
 80137ca:	1ad3      	subs	r3, r2, r3
 80137cc:	2b00      	cmp	r3, #0
 80137ce:	db0e      	blt.n	80137ee <tcp_receive+0x9a>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 80137d0:	687b      	ldr	r3, [r7, #4]
 80137d2:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80137d4:	4b90      	ldr	r3, [pc, #576]	; (8013a18 <tcp_receive+0x2c4>)
 80137d6:	681b      	ldr	r3, [r3, #0]
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 80137d8:	429a      	cmp	r2, r3
 80137da:	d125      	bne.n	8013828 <tcp_receive+0xd4>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 80137dc:	4b8f      	ldr	r3, [pc, #572]	; (8013a1c <tcp_receive+0x2c8>)
 80137de:	681b      	ldr	r3, [r3, #0]
 80137e0:	89db      	ldrh	r3, [r3, #14]
 80137e2:	b29a      	uxth	r2, r3
 80137e4:	687b      	ldr	r3, [r7, #4]
 80137e6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80137ea:	429a      	cmp	r2, r3
 80137ec:	d91c      	bls.n	8013828 <tcp_receive+0xd4>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 80137ee:	4b8b      	ldr	r3, [pc, #556]	; (8013a1c <tcp_receive+0x2c8>)
 80137f0:	681b      	ldr	r3, [r3, #0]
 80137f2:	89db      	ldrh	r3, [r3, #14]
 80137f4:	b29a      	uxth	r2, r3
 80137f6:	687b      	ldr	r3, [r7, #4]
 80137f8:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 80137fc:	687b      	ldr	r3, [r7, #4]
 80137fe:	f8b3 2062 	ldrh.w	r2, [r3, #98]	; 0x62
 8013802:	687b      	ldr	r3, [r7, #4]
 8013804:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8013808:	429a      	cmp	r2, r3
 801380a:	d205      	bcs.n	8013818 <tcp_receive+0xc4>
        pcb->snd_wnd_max = pcb->snd_wnd;
 801380c:	687b      	ldr	r3, [r7, #4]
 801380e:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8013812:	687b      	ldr	r3, [r7, #4]
 8013814:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
      }
      pcb->snd_wl1 = seqno;
 8013818:	4b7e      	ldr	r3, [pc, #504]	; (8013a14 <tcp_receive+0x2c0>)
 801381a:	681a      	ldr	r2, [r3, #0]
 801381c:	687b      	ldr	r3, [r7, #4]
 801381e:	655a      	str	r2, [r3, #84]	; 0x54
      pcb->snd_wl2 = ackno;
 8013820:	4b7d      	ldr	r3, [pc, #500]	; (8013a18 <tcp_receive+0x2c4>)
 8013822:	681a      	ldr	r2, [r3, #0]
 8013824:	687b      	ldr	r3, [r7, #4]
 8013826:	659a      	str	r2, [r3, #88]	; 0x58
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 8013828:	4b7b      	ldr	r3, [pc, #492]	; (8013a18 <tcp_receive+0x2c4>)
 801382a:	681a      	ldr	r2, [r3, #0]
 801382c:	687b      	ldr	r3, [r7, #4]
 801382e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8013830:	1ad3      	subs	r3, r2, r3
 8013832:	2b00      	cmp	r3, #0
 8013834:	dc58      	bgt.n	80138e8 <tcp_receive+0x194>
      /* Clause 2 */
      if (tcplen == 0) {
 8013836:	4b7a      	ldr	r3, [pc, #488]	; (8013a20 <tcp_receive+0x2cc>)
 8013838:	881b      	ldrh	r3, [r3, #0]
 801383a:	2b00      	cmp	r3, #0
 801383c:	d14b      	bne.n	80138d6 <tcp_receive+0x182>
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 801383e:	687b      	ldr	r3, [r7, #4]
 8013840:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8013842:	687a      	ldr	r2, [r7, #4]
 8013844:	f8b2 2060 	ldrh.w	r2, [r2, #96]	; 0x60
 8013848:	4413      	add	r3, r2
 801384a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801384c:	429a      	cmp	r2, r3
 801384e:	d142      	bne.n	80138d6 <tcp_receive+0x182>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 8013850:	687b      	ldr	r3, [r7, #4]
 8013852:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8013856:	2b00      	cmp	r3, #0
 8013858:	db3d      	blt.n	80138d6 <tcp_receive+0x182>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 801385a:	687b      	ldr	r3, [r7, #4]
 801385c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 801385e:	4b6e      	ldr	r3, [pc, #440]	; (8013a18 <tcp_receive+0x2c4>)
 8013860:	681b      	ldr	r3, [r3, #0]
 8013862:	429a      	cmp	r2, r3
 8013864:	d137      	bne.n	80138d6 <tcp_receive+0x182>
              found_dupack = 1;
 8013866:	2301      	movs	r3, #1
 8013868:	64bb      	str	r3, [r7, #72]	; 0x48
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 801386a:	687b      	ldr	r3, [r7, #4]
 801386c:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8013870:	2bff      	cmp	r3, #255	; 0xff
 8013872:	d007      	beq.n	8013884 <tcp_receive+0x130>
                ++pcb->dupacks;
 8013874:	687b      	ldr	r3, [r7, #4]
 8013876:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 801387a:	3301      	adds	r3, #1
 801387c:	b2da      	uxtb	r2, r3
 801387e:	687b      	ldr	r3, [r7, #4]
 8013880:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
              }
              if (pcb->dupacks > 3) {
 8013884:	687b      	ldr	r3, [r7, #4]
 8013886:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 801388a:	2b03      	cmp	r3, #3
 801388c:	d91b      	bls.n	80138c6 <tcp_receive+0x172>
                /* Inflate the congestion window */
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 801388e:	687b      	ldr	r3, [r7, #4]
 8013890:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8013894:	687b      	ldr	r3, [r7, #4]
 8013896:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013898:	4413      	add	r3, r2
 801389a:	b29a      	uxth	r2, r3
 801389c:	687b      	ldr	r3, [r7, #4]
 801389e:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80138a2:	429a      	cmp	r2, r3
 80138a4:	d30a      	bcc.n	80138bc <tcp_receive+0x168>
 80138a6:	687b      	ldr	r3, [r7, #4]
 80138a8:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 80138ac:	687b      	ldr	r3, [r7, #4]
 80138ae:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80138b0:	4413      	add	r3, r2
 80138b2:	b29a      	uxth	r2, r3
 80138b4:	687b      	ldr	r3, [r7, #4]
 80138b6:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 80138ba:	e004      	b.n	80138c6 <tcp_receive+0x172>
 80138bc:	687b      	ldr	r3, [r7, #4]
 80138be:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80138c2:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
              }
              if (pcb->dupacks >= 3) {
 80138c6:	687b      	ldr	r3, [r7, #4]
 80138c8:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80138cc:	2b02      	cmp	r3, #2
 80138ce:	d902      	bls.n	80138d6 <tcp_receive+0x182>
                /* Do fast retransmit (checked via TF_INFR, not via dupacks count) */
                tcp_rexmit_fast(pcb);
 80138d0:	6878      	ldr	r0, [r7, #4]
 80138d2:	f002 fb47 	bl	8015f64 <tcp_rexmit_fast>
          }
        }
      }
      /* If Clause (1) or more is true, but not a duplicate ack, reset
       * count of consecutive duplicate acks */
      if (!found_dupack) {
 80138d6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80138d8:	2b00      	cmp	r3, #0
 80138da:	f040 8160 	bne.w	8013b9e <tcp_receive+0x44a>
        pcb->dupacks = 0;
 80138de:	687b      	ldr	r3, [r7, #4]
 80138e0:	2200      	movs	r2, #0
 80138e2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80138e6:	e15a      	b.n	8013b9e <tcp_receive+0x44a>
      }
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 80138e8:	4b4b      	ldr	r3, [pc, #300]	; (8013a18 <tcp_receive+0x2c4>)
 80138ea:	681a      	ldr	r2, [r3, #0]
 80138ec:	687b      	ldr	r3, [r7, #4]
 80138ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80138f0:	1ad3      	subs	r3, r2, r3
 80138f2:	3b01      	subs	r3, #1
 80138f4:	2b00      	cmp	r3, #0
 80138f6:	f2c0 814d 	blt.w	8013b94 <tcp_receive+0x440>
 80138fa:	4b47      	ldr	r3, [pc, #284]	; (8013a18 <tcp_receive+0x2c4>)
 80138fc:	681a      	ldr	r2, [r3, #0]
 80138fe:	687b      	ldr	r3, [r7, #4]
 8013900:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8013902:	1ad3      	subs	r3, r2, r3
 8013904:	2b00      	cmp	r3, #0
 8013906:	f300 8145 	bgt.w	8013b94 <tcp_receive+0x440>
      tcpwnd_size_t acked;

      /* Reset the "IN Fast Retransmit" flag, since we are no longer
         in fast retransmit. Also reset the congestion window to the
         slow start threshold. */
      if (pcb->flags & TF_INFR) {
 801390a:	687b      	ldr	r3, [r7, #4]
 801390c:	8b5b      	ldrh	r3, [r3, #26]
 801390e:	f003 0304 	and.w	r3, r3, #4
 8013912:	2b00      	cmp	r3, #0
 8013914:	d010      	beq.n	8013938 <tcp_receive+0x1e4>
        tcp_clear_flags(pcb, TF_INFR);
 8013916:	687b      	ldr	r3, [r7, #4]
 8013918:	8b5b      	ldrh	r3, [r3, #26]
 801391a:	f023 0304 	bic.w	r3, r3, #4
 801391e:	b29a      	uxth	r2, r3
 8013920:	687b      	ldr	r3, [r7, #4]
 8013922:	835a      	strh	r2, [r3, #26]
        pcb->cwnd = pcb->ssthresh;
 8013924:	687b      	ldr	r3, [r7, #4]
 8013926:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 801392a:	687b      	ldr	r3, [r7, #4]
 801392c:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
        pcb->bytes_acked = 0;
 8013930:	687b      	ldr	r3, [r7, #4]
 8013932:	2200      	movs	r2, #0
 8013934:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
      }

      /* Reset the number of retransmissions. */
      pcb->nrtx = 0;
 8013938:	687b      	ldr	r3, [r7, #4]
 801393a:	2200      	movs	r2, #0
 801393c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Reset the retransmission time-out. */
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8013940:	687b      	ldr	r3, [r7, #4]
 8013942:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8013946:	10db      	asrs	r3, r3, #3
 8013948:	b21b      	sxth	r3, r3
 801394a:	b29a      	uxth	r2, r3
 801394c:	687b      	ldr	r3, [r7, #4]
 801394e:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8013952:	b29b      	uxth	r3, r3
 8013954:	4413      	add	r3, r2
 8013956:	b29b      	uxth	r3, r3
 8013958:	b21a      	sxth	r2, r3
 801395a:	687b      	ldr	r3, [r7, #4]
 801395c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      /* Record how much data this ACK acks */
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 8013960:	4b2d      	ldr	r3, [pc, #180]	; (8013a18 <tcp_receive+0x2c4>)
 8013962:	681b      	ldr	r3, [r3, #0]
 8013964:	b29a      	uxth	r2, r3
 8013966:	687b      	ldr	r3, [r7, #4]
 8013968:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801396a:	b29b      	uxth	r3, r3
 801396c:	1ad3      	subs	r3, r2, r3
 801396e:	85fb      	strh	r3, [r7, #46]	; 0x2e

      /* Reset the fast retransmit variables. */
      pcb->dupacks = 0;
 8013970:	687b      	ldr	r3, [r7, #4]
 8013972:	2200      	movs	r2, #0
 8013974:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
      pcb->lastack = ackno;
 8013978:	4b27      	ldr	r3, [pc, #156]	; (8013a18 <tcp_receive+0x2c4>)
 801397a:	681a      	ldr	r2, [r3, #0]
 801397c:	687b      	ldr	r3, [r7, #4]
 801397e:	645a      	str	r2, [r3, #68]	; 0x44

      /* Update the congestion control variables (cwnd and
         ssthresh). */
      if (pcb->state >= ESTABLISHED) {
 8013980:	687b      	ldr	r3, [r7, #4]
 8013982:	7d1b      	ldrb	r3, [r3, #20]
 8013984:	2b03      	cmp	r3, #3
 8013986:	f240 8096 	bls.w	8013ab6 <tcp_receive+0x362>
        if (pcb->cwnd < pcb->ssthresh) {
 801398a:	687b      	ldr	r3, [r7, #4]
 801398c:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8013990:	687b      	ldr	r3, [r7, #4]
 8013992:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 8013996:	429a      	cmp	r2, r3
 8013998:	d244      	bcs.n	8013a24 <tcp_receive+0x2d0>
          tcpwnd_size_t increase;
          /* limit to 1 SMSS segment during period following RTO */
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 801399a:	687b      	ldr	r3, [r7, #4]
 801399c:	8b5b      	ldrh	r3, [r3, #26]
 801399e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80139a2:	2b00      	cmp	r3, #0
 80139a4:	d001      	beq.n	80139aa <tcp_receive+0x256>
 80139a6:	2301      	movs	r3, #1
 80139a8:	e000      	b.n	80139ac <tcp_receive+0x258>
 80139aa:	2302      	movs	r3, #2
 80139ac:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
          /* RFC 3465, section 2.2 Slow Start */
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 80139b0:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80139b4:	b29a      	uxth	r2, r3
 80139b6:	687b      	ldr	r3, [r7, #4]
 80139b8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80139ba:	fb12 f303 	smulbb	r3, r2, r3
 80139be:	b29b      	uxth	r3, r3
 80139c0:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80139c2:	4293      	cmp	r3, r2
 80139c4:	bf28      	it	cs
 80139c6:	4613      	movcs	r3, r2
 80139c8:	857b      	strh	r3, [r7, #42]	; 0x2a
          TCP_WND_INC(pcb->cwnd, increase);
 80139ca:	687b      	ldr	r3, [r7, #4]
 80139cc:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 80139d0:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80139d2:	4413      	add	r3, r2
 80139d4:	b29a      	uxth	r2, r3
 80139d6:	687b      	ldr	r3, [r7, #4]
 80139d8:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80139dc:	429a      	cmp	r2, r3
 80139de:	d309      	bcc.n	80139f4 <tcp_receive+0x2a0>
 80139e0:	687b      	ldr	r3, [r7, #4]
 80139e2:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 80139e6:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80139e8:	4413      	add	r3, r2
 80139ea:	b29a      	uxth	r2, r3
 80139ec:	687b      	ldr	r3, [r7, #4]
 80139ee:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 80139f2:	e060      	b.n	8013ab6 <tcp_receive+0x362>
 80139f4:	687b      	ldr	r3, [r7, #4]
 80139f6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80139fa:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 80139fe:	e05a      	b.n	8013ab6 <tcp_receive+0x362>
 8013a00:	08021424 	.word	0x08021424
 8013a04:	08021754 	.word	0x08021754
 8013a08:	08021470 	.word	0x08021470
 8013a0c:	08021770 	.word	0x08021770
 8013a10:	200008c0 	.word	0x200008c0
 8013a14:	200008b4 	.word	0x200008b4
 8013a18:	200008b8 	.word	0x200008b8
 8013a1c:	200008a4 	.word	0x200008a4
 8013a20:	200008be 	.word	0x200008be
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_receive: slow start cwnd %"TCPWNDSIZE_F"\n", pcb->cwnd));
        } else {
          /* RFC 3465, section 2.1 Congestion Avoidance */
          TCP_WND_INC(pcb->bytes_acked, acked);
 8013a24:	687b      	ldr	r3, [r7, #4]
 8013a26:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 8013a2a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8013a2c:	4413      	add	r3, r2
 8013a2e:	b29a      	uxth	r2, r3
 8013a30:	687b      	ldr	r3, [r7, #4]
 8013a32:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8013a36:	429a      	cmp	r2, r3
 8013a38:	d309      	bcc.n	8013a4e <tcp_receive+0x2fa>
 8013a3a:	687b      	ldr	r3, [r7, #4]
 8013a3c:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 8013a40:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8013a42:	4413      	add	r3, r2
 8013a44:	b29a      	uxth	r2, r3
 8013a46:	687b      	ldr	r3, [r7, #4]
 8013a48:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 8013a4c:	e004      	b.n	8013a58 <tcp_receive+0x304>
 8013a4e:	687b      	ldr	r3, [r7, #4]
 8013a50:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8013a54:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          if (pcb->bytes_acked >= pcb->cwnd) {
 8013a58:	687b      	ldr	r3, [r7, #4]
 8013a5a:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 8013a5e:	687b      	ldr	r3, [r7, #4]
 8013a60:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8013a64:	429a      	cmp	r2, r3
 8013a66:	d326      	bcc.n	8013ab6 <tcp_receive+0x362>
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 8013a68:	687b      	ldr	r3, [r7, #4]
 8013a6a:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 8013a6e:	687b      	ldr	r3, [r7, #4]
 8013a70:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8013a74:	1ad3      	subs	r3, r2, r3
 8013a76:	b29a      	uxth	r2, r3
 8013a78:	687b      	ldr	r3, [r7, #4]
 8013a7a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 8013a7e:	687b      	ldr	r3, [r7, #4]
 8013a80:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8013a84:	687b      	ldr	r3, [r7, #4]
 8013a86:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013a88:	4413      	add	r3, r2
 8013a8a:	b29a      	uxth	r2, r3
 8013a8c:	687b      	ldr	r3, [r7, #4]
 8013a8e:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8013a92:	429a      	cmp	r2, r3
 8013a94:	d30a      	bcc.n	8013aac <tcp_receive+0x358>
 8013a96:	687b      	ldr	r3, [r7, #4]
 8013a98:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8013a9c:	687b      	ldr	r3, [r7, #4]
 8013a9e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013aa0:	4413      	add	r3, r2
 8013aa2:	b29a      	uxth	r2, r3
 8013aa4:	687b      	ldr	r3, [r7, #4]
 8013aa6:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8013aaa:	e004      	b.n	8013ab6 <tcp_receive+0x362>
 8013aac:	687b      	ldr	r3, [r7, #4]
 8013aae:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8013ab2:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
                                    pcb->unacked != NULL ?
                                    lwip_ntohl(pcb->unacked->tcphdr->seqno) + TCP_TCPLEN(pcb->unacked) : 0));

      /* Remove segment from the unacknowledged list if the incoming
         ACK acknowledges them. */
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 8013ab6:	687b      	ldr	r3, [r7, #4]
 8013ab8:	6f19      	ldr	r1, [r3, #112]	; 0x70
 8013aba:	687b      	ldr	r3, [r7, #4]
 8013abc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013abe:	4a98      	ldr	r2, [pc, #608]	; (8013d20 <tcp_receive+0x5cc>)
 8013ac0:	6878      	ldr	r0, [r7, #4]
 8013ac2:	f7ff fdcb 	bl	801365c <tcp_free_acked_segments>
 8013ac6:	4602      	mov	r2, r0
 8013ac8:	687b      	ldr	r3, [r7, #4]
 8013aca:	671a      	str	r2, [r3, #112]	; 0x70
         on the list are acknowledged by the ACK. This may seem
         strange since an "unsent" segment shouldn't be acked. The
         rationale is that lwIP puts all outstanding segments on the
         ->unsent list after a retransmission, so these segments may
         in fact have been sent once. */
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 8013acc:	687b      	ldr	r3, [r7, #4]
 8013ace:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
 8013ad0:	687b      	ldr	r3, [r7, #4]
 8013ad2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8013ad4:	4a93      	ldr	r2, [pc, #588]	; (8013d24 <tcp_receive+0x5d0>)
 8013ad6:	6878      	ldr	r0, [r7, #4]
 8013ad8:	f7ff fdc0 	bl	801365c <tcp_free_acked_segments>
 8013adc:	4602      	mov	r2, r0
 8013ade:	687b      	ldr	r3, [r7, #4]
 8013ae0:	66da      	str	r2, [r3, #108]	; 0x6c

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 8013ae2:	687b      	ldr	r3, [r7, #4]
 8013ae4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8013ae6:	2b00      	cmp	r3, #0
 8013ae8:	d104      	bne.n	8013af4 <tcp_receive+0x3a0>
        pcb->rtime = -1;
 8013aea:	687b      	ldr	r3, [r7, #4]
 8013aec:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8013af0:	861a      	strh	r2, [r3, #48]	; 0x30
 8013af2:	e002      	b.n	8013afa <tcp_receive+0x3a6>
      } else {
        pcb->rtime = 0;
 8013af4:	687b      	ldr	r3, [r7, #4]
 8013af6:	2200      	movs	r2, #0
 8013af8:	861a      	strh	r2, [r3, #48]	; 0x30
      }

      pcb->polltmr = 0;
 8013afa:	687b      	ldr	r3, [r7, #4]
 8013afc:	2200      	movs	r2, #0
 8013afe:	771a      	strb	r2, [r3, #28]

#if TCP_OVERSIZE
      if (pcb->unsent == NULL) {
 8013b00:	687b      	ldr	r3, [r7, #4]
 8013b02:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013b04:	2b00      	cmp	r3, #0
 8013b06:	d103      	bne.n	8013b10 <tcp_receive+0x3bc>
        pcb->unsent_oversize = 0;
 8013b08:	687b      	ldr	r3, [r7, #4]
 8013b0a:	2200      	movs	r2, #0
 8013b0c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
        /* Inform neighbor reachability of forward progress. */
        nd6_reachability_hint(ip6_current_src_addr());
      }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/

      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 8013b10:	687b      	ldr	r3, [r7, #4]
 8013b12:	f8b3 2064 	ldrh.w	r2, [r3, #100]	; 0x64
 8013b16:	4b84      	ldr	r3, [pc, #528]	; (8013d28 <tcp_receive+0x5d4>)
 8013b18:	881b      	ldrh	r3, [r3, #0]
 8013b1a:	4413      	add	r3, r2
 8013b1c:	b29a      	uxth	r2, r3
 8013b1e:	687b      	ldr	r3, [r7, #4]
 8013b20:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
      /* check if this ACK ends our retransmission of in-flight data */
      if (pcb->flags & TF_RTO) {
 8013b24:	687b      	ldr	r3, [r7, #4]
 8013b26:	8b5b      	ldrh	r3, [r3, #26]
 8013b28:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8013b2c:	2b00      	cmp	r3, #0
 8013b2e:	d035      	beq.n	8013b9c <tcp_receive+0x448>
        /* RTO is done if
            1) both queues are empty or
            2) unacked is empty and unsent head contains data not part of RTO or
            3) unacked head contains data not part of RTO */
        if (pcb->unacked == NULL) {
 8013b30:	687b      	ldr	r3, [r7, #4]
 8013b32:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8013b34:	2b00      	cmp	r3, #0
 8013b36:	d118      	bne.n	8013b6a <tcp_receive+0x416>
          if ((pcb->unsent == NULL) ||
 8013b38:	687b      	ldr	r3, [r7, #4]
 8013b3a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013b3c:	2b00      	cmp	r3, #0
 8013b3e:	d00c      	beq.n	8013b5a <tcp_receive+0x406>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 8013b40:	687b      	ldr	r3, [r7, #4]
 8013b42:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 8013b44:	687b      	ldr	r3, [r7, #4]
 8013b46:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013b48:	68db      	ldr	r3, [r3, #12]
 8013b4a:	685b      	ldr	r3, [r3, #4]
 8013b4c:	4618      	mov	r0, r3
 8013b4e:	f7fa ff72 	bl	800ea36 <lwip_htonl>
 8013b52:	4603      	mov	r3, r0
 8013b54:	1ae3      	subs	r3, r4, r3
          if ((pcb->unsent == NULL) ||
 8013b56:	2b00      	cmp	r3, #0
 8013b58:	dc20      	bgt.n	8013b9c <tcp_receive+0x448>
            tcp_clear_flags(pcb, TF_RTO);
 8013b5a:	687b      	ldr	r3, [r7, #4]
 8013b5c:	8b5b      	ldrh	r3, [r3, #26]
 8013b5e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8013b62:	b29a      	uxth	r2, r3
 8013b64:	687b      	ldr	r3, [r7, #4]
 8013b66:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8013b68:	e018      	b.n	8013b9c <tcp_receive+0x448>
          }
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 8013b6a:	687b      	ldr	r3, [r7, #4]
 8013b6c:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 8013b6e:	687b      	ldr	r3, [r7, #4]
 8013b70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8013b72:	68db      	ldr	r3, [r3, #12]
 8013b74:	685b      	ldr	r3, [r3, #4]
 8013b76:	4618      	mov	r0, r3
 8013b78:	f7fa ff5d 	bl	800ea36 <lwip_htonl>
 8013b7c:	4603      	mov	r3, r0
 8013b7e:	1ae3      	subs	r3, r4, r3
 8013b80:	2b00      	cmp	r3, #0
 8013b82:	dc0b      	bgt.n	8013b9c <tcp_receive+0x448>
          tcp_clear_flags(pcb, TF_RTO);
 8013b84:	687b      	ldr	r3, [r7, #4]
 8013b86:	8b5b      	ldrh	r3, [r3, #26]
 8013b88:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8013b8c:	b29a      	uxth	r2, r3
 8013b8e:	687b      	ldr	r3, [r7, #4]
 8013b90:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8013b92:	e003      	b.n	8013b9c <tcp_receive+0x448>
        }
      }
      /* End of ACK for new data processing. */
    } else {
      /* Out of sequence ACK, didn't really ack anything */
      tcp_send_empty_ack(pcb);
 8013b94:	6878      	ldr	r0, [r7, #4]
 8013b96:	f002 fbdf 	bl	8016358 <tcp_send_empty_ack>
 8013b9a:	e000      	b.n	8013b9e <tcp_receive+0x44a>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8013b9c:	bf00      	nop
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 8013b9e:	687b      	ldr	r3, [r7, #4]
 8013ba0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013ba2:	2b00      	cmp	r3, #0
 8013ba4:	d05b      	beq.n	8013c5e <tcp_receive+0x50a>
 8013ba6:	687b      	ldr	r3, [r7, #4]
 8013ba8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8013baa:	4b60      	ldr	r3, [pc, #384]	; (8013d2c <tcp_receive+0x5d8>)
 8013bac:	681b      	ldr	r3, [r3, #0]
 8013bae:	1ad3      	subs	r3, r2, r3
 8013bb0:	2b00      	cmp	r3, #0
 8013bb2:	da54      	bge.n	8013c5e <tcp_receive+0x50a>
      /* diff between this shouldn't exceed 32K since this are tcp timer ticks
         and a round-trip shouldn't be that long... */
      m = (s16_t)(tcp_ticks - pcb->rttest);
 8013bb4:	4b5e      	ldr	r3, [pc, #376]	; (8013d30 <tcp_receive+0x5dc>)
 8013bb6:	681b      	ldr	r3, [r3, #0]
 8013bb8:	b29a      	uxth	r2, r3
 8013bba:	687b      	ldr	r3, [r7, #4]
 8013bbc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013bbe:	b29b      	uxth	r3, r3
 8013bc0:	1ad3      	subs	r3, r2, r3
 8013bc2:	b29b      	uxth	r3, r3
 8013bc4:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: experienced rtt %"U16_F" ticks (%"U16_F" msec).\n",
                                  m, (u16_t)(m * TCP_SLOW_INTERVAL)));

      /* This is taken directly from VJs original code in his paper */
      m = (s16_t)(m - (pcb->sa >> 3));
 8013bc8:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 8013bcc:	687b      	ldr	r3, [r7, #4]
 8013bce:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8013bd2:	10db      	asrs	r3, r3, #3
 8013bd4:	b21b      	sxth	r3, r3
 8013bd6:	b29b      	uxth	r3, r3
 8013bd8:	1ad3      	subs	r3, r2, r3
 8013bda:	b29b      	uxth	r3, r3
 8013bdc:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      pcb->sa = (s16_t)(pcb->sa + m);
 8013be0:	687b      	ldr	r3, [r7, #4]
 8013be2:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8013be6:	b29a      	uxth	r2, r3
 8013be8:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8013bec:	4413      	add	r3, r2
 8013bee:	b29b      	uxth	r3, r3
 8013bf0:	b21a      	sxth	r2, r3
 8013bf2:	687b      	ldr	r3, [r7, #4]
 8013bf4:	879a      	strh	r2, [r3, #60]	; 0x3c
      if (m < 0) {
 8013bf6:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	; 0x4e
 8013bfa:	2b00      	cmp	r3, #0
 8013bfc:	da05      	bge.n	8013c0a <tcp_receive+0x4b6>
        m = (s16_t) - m;
 8013bfe:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8013c02:	425b      	negs	r3, r3
 8013c04:	b29b      	uxth	r3, r3
 8013c06:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      }
      m = (s16_t)(m - (pcb->sv >> 2));
 8013c0a:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 8013c0e:	687b      	ldr	r3, [r7, #4]
 8013c10:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8013c14:	109b      	asrs	r3, r3, #2
 8013c16:	b21b      	sxth	r3, r3
 8013c18:	b29b      	uxth	r3, r3
 8013c1a:	1ad3      	subs	r3, r2, r3
 8013c1c:	b29b      	uxth	r3, r3
 8013c1e:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      pcb->sv = (s16_t)(pcb->sv + m);
 8013c22:	687b      	ldr	r3, [r7, #4]
 8013c24:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8013c28:	b29a      	uxth	r2, r3
 8013c2a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8013c2e:	4413      	add	r3, r2
 8013c30:	b29b      	uxth	r3, r3
 8013c32:	b21a      	sxth	r2, r3
 8013c34:	687b      	ldr	r3, [r7, #4]
 8013c36:	87da      	strh	r2, [r3, #62]	; 0x3e
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8013c38:	687b      	ldr	r3, [r7, #4]
 8013c3a:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8013c3e:	10db      	asrs	r3, r3, #3
 8013c40:	b21b      	sxth	r3, r3
 8013c42:	b29a      	uxth	r2, r3
 8013c44:	687b      	ldr	r3, [r7, #4]
 8013c46:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8013c4a:	b29b      	uxth	r3, r3
 8013c4c:	4413      	add	r3, r2
 8013c4e:	b29b      	uxth	r3, r3
 8013c50:	b21a      	sxth	r2, r3
 8013c52:	687b      	ldr	r3, [r7, #4]
 8013c54:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: RTO %"U16_F" (%"U16_F" milliseconds)\n",
                                  pcb->rto, (u16_t)(pcb->rto * TCP_SLOW_INTERVAL)));

      pcb->rttest = 0;
 8013c58:	687b      	ldr	r3, [r7, #4]
 8013c5a:	2200      	movs	r2, #0
 8013c5c:	635a      	str	r2, [r3, #52]	; 0x34

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 8013c5e:	4b35      	ldr	r3, [pc, #212]	; (8013d34 <tcp_receive+0x5e0>)
 8013c60:	881b      	ldrh	r3, [r3, #0]
 8013c62:	2b00      	cmp	r3, #0
 8013c64:	f000 84e1 	beq.w	801462a <tcp_receive+0xed6>
 8013c68:	687b      	ldr	r3, [r7, #4]
 8013c6a:	7d1b      	ldrb	r3, [r3, #20]
 8013c6c:	2b06      	cmp	r3, #6
 8013c6e:	f200 84dc 	bhi.w	801462a <tcp_receive+0xed6>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 8013c72:	687b      	ldr	r3, [r7, #4]
 8013c74:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8013c76:	4b30      	ldr	r3, [pc, #192]	; (8013d38 <tcp_receive+0x5e4>)
 8013c78:	681b      	ldr	r3, [r3, #0]
 8013c7a:	1ad3      	subs	r3, r2, r3
 8013c7c:	3b01      	subs	r3, #1
 8013c7e:	2b00      	cmp	r3, #0
 8013c80:	f2c0 808e 	blt.w	8013da0 <tcp_receive+0x64c>
 8013c84:	687b      	ldr	r3, [r7, #4]
 8013c86:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8013c88:	4b2a      	ldr	r3, [pc, #168]	; (8013d34 <tcp_receive+0x5e0>)
 8013c8a:	881b      	ldrh	r3, [r3, #0]
 8013c8c:	4619      	mov	r1, r3
 8013c8e:	4b2a      	ldr	r3, [pc, #168]	; (8013d38 <tcp_receive+0x5e4>)
 8013c90:	681b      	ldr	r3, [r3, #0]
 8013c92:	440b      	add	r3, r1
 8013c94:	1ad3      	subs	r3, r2, r3
 8013c96:	3301      	adds	r3, #1
 8013c98:	2b00      	cmp	r3, #0
 8013c9a:	f300 8081 	bgt.w	8013da0 <tcp_receive+0x64c>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 8013c9e:	4b27      	ldr	r3, [pc, #156]	; (8013d3c <tcp_receive+0x5e8>)
 8013ca0:	685b      	ldr	r3, [r3, #4]
 8013ca2:	647b      	str	r3, [r7, #68]	; 0x44
      u32_t off32 = pcb->rcv_nxt - seqno;
 8013ca4:	687b      	ldr	r3, [r7, #4]
 8013ca6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8013ca8:	4b23      	ldr	r3, [pc, #140]	; (8013d38 <tcp_receive+0x5e4>)
 8013caa:	681b      	ldr	r3, [r3, #0]
 8013cac:	1ad3      	subs	r3, r2, r3
 8013cae:	627b      	str	r3, [r7, #36]	; 0x24
      u16_t new_tot_len, off;
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 8013cb0:	4b22      	ldr	r3, [pc, #136]	; (8013d3c <tcp_receive+0x5e8>)
 8013cb2:	685b      	ldr	r3, [r3, #4]
 8013cb4:	2b00      	cmp	r3, #0
 8013cb6:	d106      	bne.n	8013cc6 <tcp_receive+0x572>
 8013cb8:	4b21      	ldr	r3, [pc, #132]	; (8013d40 <tcp_receive+0x5ec>)
 8013cba:	f240 5294 	movw	r2, #1428	; 0x594
 8013cbe:	4921      	ldr	r1, [pc, #132]	; (8013d44 <tcp_receive+0x5f0>)
 8013cc0:	4821      	ldr	r0, [pc, #132]	; (8013d48 <tcp_receive+0x5f4>)
 8013cc2:	f007 f831 	bl	801ad28 <iprintf>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 8013cc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013cc8:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8013ccc:	4293      	cmp	r3, r2
 8013cce:	d906      	bls.n	8013cde <tcp_receive+0x58a>
 8013cd0:	4b1b      	ldr	r3, [pc, #108]	; (8013d40 <tcp_receive+0x5ec>)
 8013cd2:	f240 5295 	movw	r2, #1429	; 0x595
 8013cd6:	491d      	ldr	r1, [pc, #116]	; (8013d4c <tcp_receive+0x5f8>)
 8013cd8:	481b      	ldr	r0, [pc, #108]	; (8013d48 <tcp_receive+0x5f4>)
 8013cda:	f007 f825 	bl	801ad28 <iprintf>
      off = (u16_t)off32;
 8013cde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013ce0:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 8013ce4:	4b15      	ldr	r3, [pc, #84]	; (8013d3c <tcp_receive+0x5e8>)
 8013ce6:	685b      	ldr	r3, [r3, #4]
 8013ce8:	891b      	ldrh	r3, [r3, #8]
 8013cea:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8013cee:	429a      	cmp	r2, r3
 8013cf0:	d906      	bls.n	8013d00 <tcp_receive+0x5ac>
 8013cf2:	4b13      	ldr	r3, [pc, #76]	; (8013d40 <tcp_receive+0x5ec>)
 8013cf4:	f240 5297 	movw	r2, #1431	; 0x597
 8013cf8:	4915      	ldr	r1, [pc, #84]	; (8013d50 <tcp_receive+0x5fc>)
 8013cfa:	4813      	ldr	r0, [pc, #76]	; (8013d48 <tcp_receive+0x5f4>)
 8013cfc:	f007 f814 	bl	801ad28 <iprintf>
      inseg.len -= off;
 8013d00:	4b0e      	ldr	r3, [pc, #56]	; (8013d3c <tcp_receive+0x5e8>)
 8013d02:	891a      	ldrh	r2, [r3, #8]
 8013d04:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8013d08:	1ad3      	subs	r3, r2, r3
 8013d0a:	b29a      	uxth	r2, r3
 8013d0c:	4b0b      	ldr	r3, [pc, #44]	; (8013d3c <tcp_receive+0x5e8>)
 8013d0e:	811a      	strh	r2, [r3, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 8013d10:	4b0a      	ldr	r3, [pc, #40]	; (8013d3c <tcp_receive+0x5e8>)
 8013d12:	685b      	ldr	r3, [r3, #4]
 8013d14:	891a      	ldrh	r2, [r3, #8]
 8013d16:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8013d1a:	1ad3      	subs	r3, r2, r3
 8013d1c:	847b      	strh	r3, [r7, #34]	; 0x22
      while (p->len < off) {
 8013d1e:	e029      	b.n	8013d74 <tcp_receive+0x620>
 8013d20:	0802178c 	.word	0x0802178c
 8013d24:	08021794 	.word	0x08021794
 8013d28:	200008bc 	.word	0x200008bc
 8013d2c:	200008b8 	.word	0x200008b8
 8013d30:	20007ca4 	.word	0x20007ca4
 8013d34:	200008be 	.word	0x200008be
 8013d38:	200008b4 	.word	0x200008b4
 8013d3c:	20000894 	.word	0x20000894
 8013d40:	08021424 	.word	0x08021424
 8013d44:	0802179c 	.word	0x0802179c
 8013d48:	08021470 	.word	0x08021470
 8013d4c:	080217ac 	.word	0x080217ac
 8013d50:	080217bc 	.word	0x080217bc
        off -= p->len;
 8013d54:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8013d56:	895b      	ldrh	r3, [r3, #10]
 8013d58:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8013d5c:	1ad3      	subs	r3, r2, r3
 8013d5e:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
        /* all pbufs up to and including this one have len==0, so tot_len is equal */
        p->tot_len = new_tot_len;
 8013d62:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8013d64:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8013d66:	811a      	strh	r2, [r3, #8]
        p->len = 0;
 8013d68:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8013d6a:	2200      	movs	r2, #0
 8013d6c:	815a      	strh	r2, [r3, #10]
        p = p->next;
 8013d6e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8013d70:	681b      	ldr	r3, [r3, #0]
 8013d72:	647b      	str	r3, [r7, #68]	; 0x44
      while (p->len < off) {
 8013d74:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8013d76:	895b      	ldrh	r3, [r3, #10]
 8013d78:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8013d7c:	429a      	cmp	r2, r3
 8013d7e:	d8e9      	bhi.n	8013d54 <tcp_receive+0x600>
      }
      /* cannot fail... */
      pbuf_remove_header(p, off);
 8013d80:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8013d84:	4619      	mov	r1, r3
 8013d86:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8013d88:	f7fc f8ea 	bl	800ff60 <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 8013d8c:	687b      	ldr	r3, [r7, #4]
 8013d8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013d90:	4a91      	ldr	r2, [pc, #580]	; (8013fd8 <tcp_receive+0x884>)
 8013d92:	6013      	str	r3, [r2, #0]
 8013d94:	4b91      	ldr	r3, [pc, #580]	; (8013fdc <tcp_receive+0x888>)
 8013d96:	68db      	ldr	r3, [r3, #12]
 8013d98:	4a8f      	ldr	r2, [pc, #572]	; (8013fd8 <tcp_receive+0x884>)
 8013d9a:	6812      	ldr	r2, [r2, #0]
 8013d9c:	605a      	str	r2, [r3, #4]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 8013d9e:	e00d      	b.n	8013dbc <tcp_receive+0x668>
    } else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 8013da0:	4b8d      	ldr	r3, [pc, #564]	; (8013fd8 <tcp_receive+0x884>)
 8013da2:	681a      	ldr	r2, [r3, #0]
 8013da4:	687b      	ldr	r3, [r7, #4]
 8013da6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013da8:	1ad3      	subs	r3, r2, r3
 8013daa:	2b00      	cmp	r3, #0
 8013dac:	da06      	bge.n	8013dbc <tcp_receive+0x668>
        /* the whole segment is < rcv_nxt */
        /* must be a duplicate of a packet that has already been correctly handled */

        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: duplicate seqno %"U32_F"\n", seqno));
        tcp_ack_now(pcb);
 8013dae:	687b      	ldr	r3, [r7, #4]
 8013db0:	8b5b      	ldrh	r3, [r3, #26]
 8013db2:	f043 0302 	orr.w	r3, r3, #2
 8013db6:	b29a      	uxth	r2, r3
 8013db8:	687b      	ldr	r3, [r7, #4]
 8013dba:	835a      	strh	r2, [r3, #26]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8013dbc:	4b86      	ldr	r3, [pc, #536]	; (8013fd8 <tcp_receive+0x884>)
 8013dbe:	681a      	ldr	r2, [r3, #0]
 8013dc0:	687b      	ldr	r3, [r7, #4]
 8013dc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013dc4:	1ad3      	subs	r3, r2, r3
 8013dc6:	2b00      	cmp	r3, #0
 8013dc8:	f2c0 842a 	blt.w	8014620 <tcp_receive+0xecc>
 8013dcc:	4b82      	ldr	r3, [pc, #520]	; (8013fd8 <tcp_receive+0x884>)
 8013dce:	681a      	ldr	r2, [r3, #0]
 8013dd0:	687b      	ldr	r3, [r7, #4]
 8013dd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013dd4:	6879      	ldr	r1, [r7, #4]
 8013dd6:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8013dd8:	440b      	add	r3, r1
 8013dda:	1ad3      	subs	r3, r2, r3
 8013ddc:	3301      	adds	r3, #1
 8013dde:	2b00      	cmp	r3, #0
 8013de0:	f300 841e 	bgt.w	8014620 <tcp_receive+0xecc>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 8013de4:	687b      	ldr	r3, [r7, #4]
 8013de6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8013de8:	4b7b      	ldr	r3, [pc, #492]	; (8013fd8 <tcp_receive+0x884>)
 8013dea:	681b      	ldr	r3, [r3, #0]
 8013dec:	429a      	cmp	r2, r3
 8013dee:	f040 829a 	bne.w	8014326 <tcp_receive+0xbd2>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 8013df2:	4b7a      	ldr	r3, [pc, #488]	; (8013fdc <tcp_receive+0x888>)
 8013df4:	891c      	ldrh	r4, [r3, #8]
 8013df6:	4b79      	ldr	r3, [pc, #484]	; (8013fdc <tcp_receive+0x888>)
 8013df8:	68db      	ldr	r3, [r3, #12]
 8013dfa:	899b      	ldrh	r3, [r3, #12]
 8013dfc:	b29b      	uxth	r3, r3
 8013dfe:	4618      	mov	r0, r3
 8013e00:	f7fa fe04 	bl	800ea0c <lwip_htons>
 8013e04:	4603      	mov	r3, r0
 8013e06:	b2db      	uxtb	r3, r3
 8013e08:	f003 0303 	and.w	r3, r3, #3
 8013e0c:	2b00      	cmp	r3, #0
 8013e0e:	d001      	beq.n	8013e14 <tcp_receive+0x6c0>
 8013e10:	2301      	movs	r3, #1
 8013e12:	e000      	b.n	8013e16 <tcp_receive+0x6c2>
 8013e14:	2300      	movs	r3, #0
 8013e16:	4423      	add	r3, r4
 8013e18:	b29a      	uxth	r2, r3
 8013e1a:	4b71      	ldr	r3, [pc, #452]	; (8013fe0 <tcp_receive+0x88c>)
 8013e1c:	801a      	strh	r2, [r3, #0]

        if (tcplen > pcb->rcv_wnd) {
 8013e1e:	687b      	ldr	r3, [r7, #4]
 8013e20:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8013e22:	4b6f      	ldr	r3, [pc, #444]	; (8013fe0 <tcp_receive+0x88c>)
 8013e24:	881b      	ldrh	r3, [r3, #0]
 8013e26:	429a      	cmp	r2, r3
 8013e28:	d275      	bcs.n	8013f16 <tcp_receive+0x7c2>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8013e2a:	4b6c      	ldr	r3, [pc, #432]	; (8013fdc <tcp_receive+0x888>)
 8013e2c:	68db      	ldr	r3, [r3, #12]
 8013e2e:	899b      	ldrh	r3, [r3, #12]
 8013e30:	b29b      	uxth	r3, r3
 8013e32:	4618      	mov	r0, r3
 8013e34:	f7fa fdea 	bl	800ea0c <lwip_htons>
 8013e38:	4603      	mov	r3, r0
 8013e3a:	b2db      	uxtb	r3, r3
 8013e3c:	f003 0301 	and.w	r3, r3, #1
 8013e40:	2b00      	cmp	r3, #0
 8013e42:	d01f      	beq.n	8013e84 <tcp_receive+0x730>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 8013e44:	4b65      	ldr	r3, [pc, #404]	; (8013fdc <tcp_receive+0x888>)
 8013e46:	68db      	ldr	r3, [r3, #12]
 8013e48:	899b      	ldrh	r3, [r3, #12]
 8013e4a:	b29b      	uxth	r3, r3
 8013e4c:	b21b      	sxth	r3, r3
 8013e4e:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8013e52:	b21c      	sxth	r4, r3
 8013e54:	4b61      	ldr	r3, [pc, #388]	; (8013fdc <tcp_receive+0x888>)
 8013e56:	68db      	ldr	r3, [r3, #12]
 8013e58:	899b      	ldrh	r3, [r3, #12]
 8013e5a:	b29b      	uxth	r3, r3
 8013e5c:	4618      	mov	r0, r3
 8013e5e:	f7fa fdd5 	bl	800ea0c <lwip_htons>
 8013e62:	4603      	mov	r3, r0
 8013e64:	b2db      	uxtb	r3, r3
 8013e66:	b29b      	uxth	r3, r3
 8013e68:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 8013e6c:	b29b      	uxth	r3, r3
 8013e6e:	4618      	mov	r0, r3
 8013e70:	f7fa fdcc 	bl	800ea0c <lwip_htons>
 8013e74:	4603      	mov	r3, r0
 8013e76:	b21b      	sxth	r3, r3
 8013e78:	4323      	orrs	r3, r4
 8013e7a:	b21a      	sxth	r2, r3
 8013e7c:	4b57      	ldr	r3, [pc, #348]	; (8013fdc <tcp_receive+0x888>)
 8013e7e:	68db      	ldr	r3, [r3, #12]
 8013e80:	b292      	uxth	r2, r2
 8013e82:	819a      	strh	r2, [r3, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 8013e84:	687b      	ldr	r3, [r7, #4]
 8013e86:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8013e88:	4b54      	ldr	r3, [pc, #336]	; (8013fdc <tcp_receive+0x888>)
 8013e8a:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8013e8c:	4b53      	ldr	r3, [pc, #332]	; (8013fdc <tcp_receive+0x888>)
 8013e8e:	68db      	ldr	r3, [r3, #12]
 8013e90:	899b      	ldrh	r3, [r3, #12]
 8013e92:	b29b      	uxth	r3, r3
 8013e94:	4618      	mov	r0, r3
 8013e96:	f7fa fdb9 	bl	800ea0c <lwip_htons>
 8013e9a:	4603      	mov	r3, r0
 8013e9c:	b2db      	uxtb	r3, r3
 8013e9e:	f003 0302 	and.w	r3, r3, #2
 8013ea2:	2b00      	cmp	r3, #0
 8013ea4:	d005      	beq.n	8013eb2 <tcp_receive+0x75e>
            inseg.len -= 1;
 8013ea6:	4b4d      	ldr	r3, [pc, #308]	; (8013fdc <tcp_receive+0x888>)
 8013ea8:	891b      	ldrh	r3, [r3, #8]
 8013eaa:	3b01      	subs	r3, #1
 8013eac:	b29a      	uxth	r2, r3
 8013eae:	4b4b      	ldr	r3, [pc, #300]	; (8013fdc <tcp_receive+0x888>)
 8013eb0:	811a      	strh	r2, [r3, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 8013eb2:	4b4a      	ldr	r3, [pc, #296]	; (8013fdc <tcp_receive+0x888>)
 8013eb4:	685a      	ldr	r2, [r3, #4]
 8013eb6:	4b49      	ldr	r3, [pc, #292]	; (8013fdc <tcp_receive+0x888>)
 8013eb8:	891b      	ldrh	r3, [r3, #8]
 8013eba:	4619      	mov	r1, r3
 8013ebc:	4610      	mov	r0, r2
 8013ebe:	f7fb ff4f 	bl	800fd60 <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 8013ec2:	4b46      	ldr	r3, [pc, #280]	; (8013fdc <tcp_receive+0x888>)
 8013ec4:	891c      	ldrh	r4, [r3, #8]
 8013ec6:	4b45      	ldr	r3, [pc, #276]	; (8013fdc <tcp_receive+0x888>)
 8013ec8:	68db      	ldr	r3, [r3, #12]
 8013eca:	899b      	ldrh	r3, [r3, #12]
 8013ecc:	b29b      	uxth	r3, r3
 8013ece:	4618      	mov	r0, r3
 8013ed0:	f7fa fd9c 	bl	800ea0c <lwip_htons>
 8013ed4:	4603      	mov	r3, r0
 8013ed6:	b2db      	uxtb	r3, r3
 8013ed8:	f003 0303 	and.w	r3, r3, #3
 8013edc:	2b00      	cmp	r3, #0
 8013ede:	d001      	beq.n	8013ee4 <tcp_receive+0x790>
 8013ee0:	2301      	movs	r3, #1
 8013ee2:	e000      	b.n	8013ee6 <tcp_receive+0x792>
 8013ee4:	2300      	movs	r3, #0
 8013ee6:	4423      	add	r3, r4
 8013ee8:	b29a      	uxth	r2, r3
 8013eea:	4b3d      	ldr	r3, [pc, #244]	; (8013fe0 <tcp_receive+0x88c>)
 8013eec:	801a      	strh	r2, [r3, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8013eee:	4b3c      	ldr	r3, [pc, #240]	; (8013fe0 <tcp_receive+0x88c>)
 8013ef0:	881b      	ldrh	r3, [r3, #0]
 8013ef2:	461a      	mov	r2, r3
 8013ef4:	4b38      	ldr	r3, [pc, #224]	; (8013fd8 <tcp_receive+0x884>)
 8013ef6:	681b      	ldr	r3, [r3, #0]
 8013ef8:	441a      	add	r2, r3
 8013efa:	687b      	ldr	r3, [r7, #4]
 8013efc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013efe:	6879      	ldr	r1, [r7, #4]
 8013f00:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8013f02:	440b      	add	r3, r1
 8013f04:	429a      	cmp	r2, r3
 8013f06:	d006      	beq.n	8013f16 <tcp_receive+0x7c2>
 8013f08:	4b36      	ldr	r3, [pc, #216]	; (8013fe4 <tcp_receive+0x890>)
 8013f0a:	f240 52cc 	movw	r2, #1484	; 0x5cc
 8013f0e:	4936      	ldr	r1, [pc, #216]	; (8013fe8 <tcp_receive+0x894>)
 8013f10:	4836      	ldr	r0, [pc, #216]	; (8013fec <tcp_receive+0x898>)
 8013f12:	f006 ff09 	bl	801ad28 <iprintf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 8013f16:	687b      	ldr	r3, [r7, #4]
 8013f18:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8013f1a:	2b00      	cmp	r3, #0
 8013f1c:	f000 80e7 	beq.w	80140ee <tcp_receive+0x99a>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8013f20:	4b2e      	ldr	r3, [pc, #184]	; (8013fdc <tcp_receive+0x888>)
 8013f22:	68db      	ldr	r3, [r3, #12]
 8013f24:	899b      	ldrh	r3, [r3, #12]
 8013f26:	b29b      	uxth	r3, r3
 8013f28:	4618      	mov	r0, r3
 8013f2a:	f7fa fd6f 	bl	800ea0c <lwip_htons>
 8013f2e:	4603      	mov	r3, r0
 8013f30:	b2db      	uxtb	r3, r3
 8013f32:	f003 0301 	and.w	r3, r3, #1
 8013f36:	2b00      	cmp	r3, #0
 8013f38:	d010      	beq.n	8013f5c <tcp_receive+0x808>
            LWIP_DEBUGF(TCP_INPUT_DEBUG,
                        ("tcp_receive: received in-order FIN, binning ooseq queue\n"));
            /* Received in-order FIN means anything that was received
             * out of order must now have been received in-order, so
             * bin the ooseq queue */
            while (pcb->ooseq != NULL) {
 8013f3a:	e00a      	b.n	8013f52 <tcp_receive+0x7fe>
              struct tcp_seg *old_ooseq = pcb->ooseq;
 8013f3c:	687b      	ldr	r3, [r7, #4]
 8013f3e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8013f40:	60fb      	str	r3, [r7, #12]
              pcb->ooseq = pcb->ooseq->next;
 8013f42:	687b      	ldr	r3, [r7, #4]
 8013f44:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8013f46:	681a      	ldr	r2, [r3, #0]
 8013f48:	687b      	ldr	r3, [r7, #4]
 8013f4a:	675a      	str	r2, [r3, #116]	; 0x74
              tcp_seg_free(old_ooseq);
 8013f4c:	68f8      	ldr	r0, [r7, #12]
 8013f4e:	f7fd fcc9 	bl	80118e4 <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 8013f52:	687b      	ldr	r3, [r7, #4]
 8013f54:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8013f56:	2b00      	cmp	r3, #0
 8013f58:	d1f0      	bne.n	8013f3c <tcp_receive+0x7e8>
 8013f5a:	e0c8      	b.n	80140ee <tcp_receive+0x99a>
            }
          } else {
            struct tcp_seg *next = pcb->ooseq;
 8013f5c:	687b      	ldr	r3, [r7, #4]
 8013f5e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8013f60:	63fb      	str	r3, [r7, #60]	; 0x3c
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 8013f62:	e052      	b.n	801400a <tcp_receive+0x8b6>
                   TCP_SEQ_GEQ(seqno + tcplen,
                               next->tcphdr->seqno + next->len)) {
              struct tcp_seg *tmp;
              /* inseg cannot have FIN here (already processed above) */
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8013f64:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8013f66:	68db      	ldr	r3, [r3, #12]
 8013f68:	899b      	ldrh	r3, [r3, #12]
 8013f6a:	b29b      	uxth	r3, r3
 8013f6c:	4618      	mov	r0, r3
 8013f6e:	f7fa fd4d 	bl	800ea0c <lwip_htons>
 8013f72:	4603      	mov	r3, r0
 8013f74:	b2db      	uxtb	r3, r3
 8013f76:	f003 0301 	and.w	r3, r3, #1
 8013f7a:	2b00      	cmp	r3, #0
 8013f7c:	d03d      	beq.n	8013ffa <tcp_receive+0x8a6>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 8013f7e:	4b17      	ldr	r3, [pc, #92]	; (8013fdc <tcp_receive+0x888>)
 8013f80:	68db      	ldr	r3, [r3, #12]
 8013f82:	899b      	ldrh	r3, [r3, #12]
 8013f84:	b29b      	uxth	r3, r3
 8013f86:	4618      	mov	r0, r3
 8013f88:	f7fa fd40 	bl	800ea0c <lwip_htons>
 8013f8c:	4603      	mov	r3, r0
 8013f8e:	b2db      	uxtb	r3, r3
 8013f90:	f003 0302 	and.w	r3, r3, #2
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8013f94:	2b00      	cmp	r3, #0
 8013f96:	d130      	bne.n	8013ffa <tcp_receive+0x8a6>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 8013f98:	4b10      	ldr	r3, [pc, #64]	; (8013fdc <tcp_receive+0x888>)
 8013f9a:	68db      	ldr	r3, [r3, #12]
 8013f9c:	899b      	ldrh	r3, [r3, #12]
 8013f9e:	b29c      	uxth	r4, r3
 8013fa0:	2001      	movs	r0, #1
 8013fa2:	f7fa fd33 	bl	800ea0c <lwip_htons>
 8013fa6:	4603      	mov	r3, r0
 8013fa8:	461a      	mov	r2, r3
 8013faa:	4b0c      	ldr	r3, [pc, #48]	; (8013fdc <tcp_receive+0x888>)
 8013fac:	68db      	ldr	r3, [r3, #12]
 8013fae:	4322      	orrs	r2, r4
 8013fb0:	b292      	uxth	r2, r2
 8013fb2:	819a      	strh	r2, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 8013fb4:	4b09      	ldr	r3, [pc, #36]	; (8013fdc <tcp_receive+0x888>)
 8013fb6:	891c      	ldrh	r4, [r3, #8]
 8013fb8:	4b08      	ldr	r3, [pc, #32]	; (8013fdc <tcp_receive+0x888>)
 8013fba:	68db      	ldr	r3, [r3, #12]
 8013fbc:	899b      	ldrh	r3, [r3, #12]
 8013fbe:	b29b      	uxth	r3, r3
 8013fc0:	4618      	mov	r0, r3
 8013fc2:	f7fa fd23 	bl	800ea0c <lwip_htons>
 8013fc6:	4603      	mov	r3, r0
 8013fc8:	b2db      	uxtb	r3, r3
 8013fca:	f003 0303 	and.w	r3, r3, #3
 8013fce:	2b00      	cmp	r3, #0
 8013fd0:	d00e      	beq.n	8013ff0 <tcp_receive+0x89c>
 8013fd2:	2301      	movs	r3, #1
 8013fd4:	e00d      	b.n	8013ff2 <tcp_receive+0x89e>
 8013fd6:	bf00      	nop
 8013fd8:	200008b4 	.word	0x200008b4
 8013fdc:	20000894 	.word	0x20000894
 8013fe0:	200008be 	.word	0x200008be
 8013fe4:	08021424 	.word	0x08021424
 8013fe8:	080217cc 	.word	0x080217cc
 8013fec:	08021470 	.word	0x08021470
 8013ff0:	2300      	movs	r3, #0
 8013ff2:	4423      	add	r3, r4
 8013ff4:	b29a      	uxth	r2, r3
 8013ff6:	4b98      	ldr	r3, [pc, #608]	; (8014258 <tcp_receive+0xb04>)
 8013ff8:	801a      	strh	r2, [r3, #0]
              }
              tmp = next;
 8013ffa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8013ffc:	613b      	str	r3, [r7, #16]
              next = next->next;
 8013ffe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8014000:	681b      	ldr	r3, [r3, #0]
 8014002:	63fb      	str	r3, [r7, #60]	; 0x3c
              tcp_seg_free(tmp);
 8014004:	6938      	ldr	r0, [r7, #16]
 8014006:	f7fd fc6d 	bl	80118e4 <tcp_seg_free>
            while (next &&
 801400a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801400c:	2b00      	cmp	r3, #0
 801400e:	d00e      	beq.n	801402e <tcp_receive+0x8da>
                   TCP_SEQ_GEQ(seqno + tcplen,
 8014010:	4b91      	ldr	r3, [pc, #580]	; (8014258 <tcp_receive+0xb04>)
 8014012:	881b      	ldrh	r3, [r3, #0]
 8014014:	461a      	mov	r2, r3
 8014016:	4b91      	ldr	r3, [pc, #580]	; (801425c <tcp_receive+0xb08>)
 8014018:	681b      	ldr	r3, [r3, #0]
 801401a:	441a      	add	r2, r3
 801401c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801401e:	68db      	ldr	r3, [r3, #12]
 8014020:	685b      	ldr	r3, [r3, #4]
 8014022:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8014024:	8909      	ldrh	r1, [r1, #8]
 8014026:	440b      	add	r3, r1
 8014028:	1ad3      	subs	r3, r2, r3
            while (next &&
 801402a:	2b00      	cmp	r3, #0
 801402c:	da9a      	bge.n	8013f64 <tcp_receive+0x810>
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
 801402e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8014030:	2b00      	cmp	r3, #0
 8014032:	d059      	beq.n	80140e8 <tcp_receive+0x994>
                TCP_SEQ_GT(seqno + tcplen,
 8014034:	4b88      	ldr	r3, [pc, #544]	; (8014258 <tcp_receive+0xb04>)
 8014036:	881b      	ldrh	r3, [r3, #0]
 8014038:	461a      	mov	r2, r3
 801403a:	4b88      	ldr	r3, [pc, #544]	; (801425c <tcp_receive+0xb08>)
 801403c:	681b      	ldr	r3, [r3, #0]
 801403e:	441a      	add	r2, r3
 8014040:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8014042:	68db      	ldr	r3, [r3, #12]
 8014044:	685b      	ldr	r3, [r3, #4]
 8014046:	1ad3      	subs	r3, r2, r3
            if (next &&
 8014048:	2b00      	cmp	r3, #0
 801404a:	dd4d      	ble.n	80140e8 <tcp_receive+0x994>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 801404c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801404e:	68db      	ldr	r3, [r3, #12]
 8014050:	685b      	ldr	r3, [r3, #4]
 8014052:	b29a      	uxth	r2, r3
 8014054:	4b81      	ldr	r3, [pc, #516]	; (801425c <tcp_receive+0xb08>)
 8014056:	681b      	ldr	r3, [r3, #0]
 8014058:	b29b      	uxth	r3, r3
 801405a:	1ad3      	subs	r3, r2, r3
 801405c:	b29a      	uxth	r2, r3
 801405e:	4b80      	ldr	r3, [pc, #512]	; (8014260 <tcp_receive+0xb0c>)
 8014060:	811a      	strh	r2, [r3, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8014062:	4b7f      	ldr	r3, [pc, #508]	; (8014260 <tcp_receive+0xb0c>)
 8014064:	68db      	ldr	r3, [r3, #12]
 8014066:	899b      	ldrh	r3, [r3, #12]
 8014068:	b29b      	uxth	r3, r3
 801406a:	4618      	mov	r0, r3
 801406c:	f7fa fcce 	bl	800ea0c <lwip_htons>
 8014070:	4603      	mov	r3, r0
 8014072:	b2db      	uxtb	r3, r3
 8014074:	f003 0302 	and.w	r3, r3, #2
 8014078:	2b00      	cmp	r3, #0
 801407a:	d005      	beq.n	8014088 <tcp_receive+0x934>
                inseg.len -= 1;
 801407c:	4b78      	ldr	r3, [pc, #480]	; (8014260 <tcp_receive+0xb0c>)
 801407e:	891b      	ldrh	r3, [r3, #8]
 8014080:	3b01      	subs	r3, #1
 8014082:	b29a      	uxth	r2, r3
 8014084:	4b76      	ldr	r3, [pc, #472]	; (8014260 <tcp_receive+0xb0c>)
 8014086:	811a      	strh	r2, [r3, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 8014088:	4b75      	ldr	r3, [pc, #468]	; (8014260 <tcp_receive+0xb0c>)
 801408a:	685a      	ldr	r2, [r3, #4]
 801408c:	4b74      	ldr	r3, [pc, #464]	; (8014260 <tcp_receive+0xb0c>)
 801408e:	891b      	ldrh	r3, [r3, #8]
 8014090:	4619      	mov	r1, r3
 8014092:	4610      	mov	r0, r2
 8014094:	f7fb fe64 	bl	800fd60 <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 8014098:	4b71      	ldr	r3, [pc, #452]	; (8014260 <tcp_receive+0xb0c>)
 801409a:	891c      	ldrh	r4, [r3, #8]
 801409c:	4b70      	ldr	r3, [pc, #448]	; (8014260 <tcp_receive+0xb0c>)
 801409e:	68db      	ldr	r3, [r3, #12]
 80140a0:	899b      	ldrh	r3, [r3, #12]
 80140a2:	b29b      	uxth	r3, r3
 80140a4:	4618      	mov	r0, r3
 80140a6:	f7fa fcb1 	bl	800ea0c <lwip_htons>
 80140aa:	4603      	mov	r3, r0
 80140ac:	b2db      	uxtb	r3, r3
 80140ae:	f003 0303 	and.w	r3, r3, #3
 80140b2:	2b00      	cmp	r3, #0
 80140b4:	d001      	beq.n	80140ba <tcp_receive+0x966>
 80140b6:	2301      	movs	r3, #1
 80140b8:	e000      	b.n	80140bc <tcp_receive+0x968>
 80140ba:	2300      	movs	r3, #0
 80140bc:	4423      	add	r3, r4
 80140be:	b29a      	uxth	r2, r3
 80140c0:	4b65      	ldr	r3, [pc, #404]	; (8014258 <tcp_receive+0xb04>)
 80140c2:	801a      	strh	r2, [r3, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 80140c4:	4b64      	ldr	r3, [pc, #400]	; (8014258 <tcp_receive+0xb04>)
 80140c6:	881b      	ldrh	r3, [r3, #0]
 80140c8:	461a      	mov	r2, r3
 80140ca:	4b64      	ldr	r3, [pc, #400]	; (801425c <tcp_receive+0xb08>)
 80140cc:	681b      	ldr	r3, [r3, #0]
 80140ce:	441a      	add	r2, r3
 80140d0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80140d2:	68db      	ldr	r3, [r3, #12]
 80140d4:	685b      	ldr	r3, [r3, #4]
 80140d6:	429a      	cmp	r2, r3
 80140d8:	d006      	beq.n	80140e8 <tcp_receive+0x994>
 80140da:	4b62      	ldr	r3, [pc, #392]	; (8014264 <tcp_receive+0xb10>)
 80140dc:	f240 52fd 	movw	r2, #1533	; 0x5fd
 80140e0:	4961      	ldr	r1, [pc, #388]	; (8014268 <tcp_receive+0xb14>)
 80140e2:	4862      	ldr	r0, [pc, #392]	; (801426c <tcp_receive+0xb18>)
 80140e4:	f006 fe20 	bl	801ad28 <iprintf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 80140e8:	687b      	ldr	r3, [r7, #4]
 80140ea:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80140ec:	675a      	str	r2, [r3, #116]	; 0x74
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 80140ee:	4b5a      	ldr	r3, [pc, #360]	; (8014258 <tcp_receive+0xb04>)
 80140f0:	881b      	ldrh	r3, [r3, #0]
 80140f2:	461a      	mov	r2, r3
 80140f4:	4b59      	ldr	r3, [pc, #356]	; (801425c <tcp_receive+0xb08>)
 80140f6:	681b      	ldr	r3, [r3, #0]
 80140f8:	441a      	add	r2, r3
 80140fa:	687b      	ldr	r3, [r7, #4]
 80140fc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 80140fe:	687b      	ldr	r3, [r7, #4]
 8014100:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8014102:	4b55      	ldr	r3, [pc, #340]	; (8014258 <tcp_receive+0xb04>)
 8014104:	881b      	ldrh	r3, [r3, #0]
 8014106:	429a      	cmp	r2, r3
 8014108:	d206      	bcs.n	8014118 <tcp_receive+0x9c4>
 801410a:	4b56      	ldr	r3, [pc, #344]	; (8014264 <tcp_receive+0xb10>)
 801410c:	f240 6207 	movw	r2, #1543	; 0x607
 8014110:	4957      	ldr	r1, [pc, #348]	; (8014270 <tcp_receive+0xb1c>)
 8014112:	4856      	ldr	r0, [pc, #344]	; (801426c <tcp_receive+0xb18>)
 8014114:	f006 fe08 	bl	801ad28 <iprintf>
        pcb->rcv_wnd -= tcplen;
 8014118:	687b      	ldr	r3, [r7, #4]
 801411a:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 801411c:	4b4e      	ldr	r3, [pc, #312]	; (8014258 <tcp_receive+0xb04>)
 801411e:	881b      	ldrh	r3, [r3, #0]
 8014120:	1ad3      	subs	r3, r2, r3
 8014122:	b29a      	uxth	r2, r3
 8014124:	687b      	ldr	r3, [r7, #4]
 8014126:	851a      	strh	r2, [r3, #40]	; 0x28

        tcp_update_rcv_ann_wnd(pcb);
 8014128:	6878      	ldr	r0, [r7, #4]
 801412a:	f7fc fda1 	bl	8010c70 <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 801412e:	4b4c      	ldr	r3, [pc, #304]	; (8014260 <tcp_receive+0xb0c>)
 8014130:	685b      	ldr	r3, [r3, #4]
 8014132:	891b      	ldrh	r3, [r3, #8]
 8014134:	2b00      	cmp	r3, #0
 8014136:	d006      	beq.n	8014146 <tcp_receive+0x9f2>
          recv_data = inseg.p;
 8014138:	4b49      	ldr	r3, [pc, #292]	; (8014260 <tcp_receive+0xb0c>)
 801413a:	685b      	ldr	r3, [r3, #4]
 801413c:	4a4d      	ldr	r2, [pc, #308]	; (8014274 <tcp_receive+0xb20>)
 801413e:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 8014140:	4b47      	ldr	r3, [pc, #284]	; (8014260 <tcp_receive+0xb0c>)
 8014142:	2200      	movs	r2, #0
 8014144:	605a      	str	r2, [r3, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8014146:	4b46      	ldr	r3, [pc, #280]	; (8014260 <tcp_receive+0xb0c>)
 8014148:	68db      	ldr	r3, [r3, #12]
 801414a:	899b      	ldrh	r3, [r3, #12]
 801414c:	b29b      	uxth	r3, r3
 801414e:	4618      	mov	r0, r3
 8014150:	f7fa fc5c 	bl	800ea0c <lwip_htons>
 8014154:	4603      	mov	r3, r0
 8014156:	b2db      	uxtb	r3, r3
 8014158:	f003 0301 	and.w	r3, r3, #1
 801415c:	2b00      	cmp	r3, #0
 801415e:	f000 80b8 	beq.w	80142d2 <tcp_receive+0xb7e>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: received FIN.\n"));
          recv_flags |= TF_GOT_FIN;
 8014162:	4b45      	ldr	r3, [pc, #276]	; (8014278 <tcp_receive+0xb24>)
 8014164:	781b      	ldrb	r3, [r3, #0]
 8014166:	f043 0320 	orr.w	r3, r3, #32
 801416a:	b2da      	uxtb	r2, r3
 801416c:	4b42      	ldr	r3, [pc, #264]	; (8014278 <tcp_receive+0xb24>)
 801416e:	701a      	strb	r2, [r3, #0]
        }

#if TCP_QUEUE_OOSEQ
        /* We now check if we have segments on the ->ooseq queue that
           are now in sequence. */
        while (pcb->ooseq != NULL &&
 8014170:	e0af      	b.n	80142d2 <tcp_receive+0xb7e>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {

          struct tcp_seg *cseg = pcb->ooseq;
 8014172:	687b      	ldr	r3, [r7, #4]
 8014174:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8014176:	60bb      	str	r3, [r7, #8]
          seqno = pcb->ooseq->tcphdr->seqno;
 8014178:	687b      	ldr	r3, [r7, #4]
 801417a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801417c:	68db      	ldr	r3, [r3, #12]
 801417e:	685b      	ldr	r3, [r3, #4]
 8014180:	4a36      	ldr	r2, [pc, #216]	; (801425c <tcp_receive+0xb08>)
 8014182:	6013      	str	r3, [r2, #0]

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 8014184:	68bb      	ldr	r3, [r7, #8]
 8014186:	891b      	ldrh	r3, [r3, #8]
 8014188:	461c      	mov	r4, r3
 801418a:	68bb      	ldr	r3, [r7, #8]
 801418c:	68db      	ldr	r3, [r3, #12]
 801418e:	899b      	ldrh	r3, [r3, #12]
 8014190:	b29b      	uxth	r3, r3
 8014192:	4618      	mov	r0, r3
 8014194:	f7fa fc3a 	bl	800ea0c <lwip_htons>
 8014198:	4603      	mov	r3, r0
 801419a:	b2db      	uxtb	r3, r3
 801419c:	f003 0303 	and.w	r3, r3, #3
 80141a0:	2b00      	cmp	r3, #0
 80141a2:	d001      	beq.n	80141a8 <tcp_receive+0xa54>
 80141a4:	2301      	movs	r3, #1
 80141a6:	e000      	b.n	80141aa <tcp_receive+0xa56>
 80141a8:	2300      	movs	r3, #0
 80141aa:	191a      	adds	r2, r3, r4
 80141ac:	687b      	ldr	r3, [r7, #4]
 80141ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80141b0:	441a      	add	r2, r3
 80141b2:	687b      	ldr	r3, [r7, #4]
 80141b4:	625a      	str	r2, [r3, #36]	; 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 80141b6:	687b      	ldr	r3, [r7, #4]
 80141b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80141ba:	461c      	mov	r4, r3
 80141bc:	68bb      	ldr	r3, [r7, #8]
 80141be:	891b      	ldrh	r3, [r3, #8]
 80141c0:	461d      	mov	r5, r3
 80141c2:	68bb      	ldr	r3, [r7, #8]
 80141c4:	68db      	ldr	r3, [r3, #12]
 80141c6:	899b      	ldrh	r3, [r3, #12]
 80141c8:	b29b      	uxth	r3, r3
 80141ca:	4618      	mov	r0, r3
 80141cc:	f7fa fc1e 	bl	800ea0c <lwip_htons>
 80141d0:	4603      	mov	r3, r0
 80141d2:	b2db      	uxtb	r3, r3
 80141d4:	f003 0303 	and.w	r3, r3, #3
 80141d8:	2b00      	cmp	r3, #0
 80141da:	d001      	beq.n	80141e0 <tcp_receive+0xa8c>
 80141dc:	2301      	movs	r3, #1
 80141de:	e000      	b.n	80141e2 <tcp_receive+0xa8e>
 80141e0:	2300      	movs	r3, #0
 80141e2:	442b      	add	r3, r5
 80141e4:	429c      	cmp	r4, r3
 80141e6:	d206      	bcs.n	80141f6 <tcp_receive+0xaa2>
 80141e8:	4b1e      	ldr	r3, [pc, #120]	; (8014264 <tcp_receive+0xb10>)
 80141ea:	f240 622c 	movw	r2, #1580	; 0x62c
 80141ee:	4923      	ldr	r1, [pc, #140]	; (801427c <tcp_receive+0xb28>)
 80141f0:	481e      	ldr	r0, [pc, #120]	; (801426c <tcp_receive+0xb18>)
 80141f2:	f006 fd99 	bl	801ad28 <iprintf>
                      pcb->rcv_wnd >= TCP_TCPLEN(cseg));
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 80141f6:	68bb      	ldr	r3, [r7, #8]
 80141f8:	891b      	ldrh	r3, [r3, #8]
 80141fa:	461c      	mov	r4, r3
 80141fc:	68bb      	ldr	r3, [r7, #8]
 80141fe:	68db      	ldr	r3, [r3, #12]
 8014200:	899b      	ldrh	r3, [r3, #12]
 8014202:	b29b      	uxth	r3, r3
 8014204:	4618      	mov	r0, r3
 8014206:	f7fa fc01 	bl	800ea0c <lwip_htons>
 801420a:	4603      	mov	r3, r0
 801420c:	b2db      	uxtb	r3, r3
 801420e:	f003 0303 	and.w	r3, r3, #3
 8014212:	2b00      	cmp	r3, #0
 8014214:	d001      	beq.n	801421a <tcp_receive+0xac6>
 8014216:	2301      	movs	r3, #1
 8014218:	e000      	b.n	801421c <tcp_receive+0xac8>
 801421a:	2300      	movs	r3, #0
 801421c:	1919      	adds	r1, r3, r4
 801421e:	687b      	ldr	r3, [r7, #4]
 8014220:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8014222:	b28b      	uxth	r3, r1
 8014224:	1ad3      	subs	r3, r2, r3
 8014226:	b29a      	uxth	r2, r3
 8014228:	687b      	ldr	r3, [r7, #4]
 801422a:	851a      	strh	r2, [r3, #40]	; 0x28

          tcp_update_rcv_ann_wnd(pcb);
 801422c:	6878      	ldr	r0, [r7, #4]
 801422e:	f7fc fd1f 	bl	8010c70 <tcp_update_rcv_ann_wnd>

          if (cseg->p->tot_len > 0) {
 8014232:	68bb      	ldr	r3, [r7, #8]
 8014234:	685b      	ldr	r3, [r3, #4]
 8014236:	891b      	ldrh	r3, [r3, #8]
 8014238:	2b00      	cmp	r3, #0
 801423a:	d028      	beq.n	801428e <tcp_receive+0xb3a>
            /* Chain this pbuf onto the pbuf that we will pass to
               the application. */
            /* With window scaling, this can overflow recv_data->tot_len, but
               that's not a problem since we explicitly fix that before passing
               recv_data to the application. */
            if (recv_data) {
 801423c:	4b0d      	ldr	r3, [pc, #52]	; (8014274 <tcp_receive+0xb20>)
 801423e:	681b      	ldr	r3, [r3, #0]
 8014240:	2b00      	cmp	r3, #0
 8014242:	d01d      	beq.n	8014280 <tcp_receive+0xb2c>
              pbuf_cat(recv_data, cseg->p);
 8014244:	4b0b      	ldr	r3, [pc, #44]	; (8014274 <tcp_receive+0xb20>)
 8014246:	681a      	ldr	r2, [r3, #0]
 8014248:	68bb      	ldr	r3, [r7, #8]
 801424a:	685b      	ldr	r3, [r3, #4]
 801424c:	4619      	mov	r1, r3
 801424e:	4610      	mov	r0, r2
 8014250:	f7fb ffda 	bl	8010208 <pbuf_cat>
 8014254:	e018      	b.n	8014288 <tcp_receive+0xb34>
 8014256:	bf00      	nop
 8014258:	200008be 	.word	0x200008be
 801425c:	200008b4 	.word	0x200008b4
 8014260:	20000894 	.word	0x20000894
 8014264:	08021424 	.word	0x08021424
 8014268:	08021804 	.word	0x08021804
 801426c:	08021470 	.word	0x08021470
 8014270:	08021840 	.word	0x08021840
 8014274:	200008c4 	.word	0x200008c4
 8014278:	200008c1 	.word	0x200008c1
 801427c:	08021860 	.word	0x08021860
            } else {
              recv_data = cseg->p;
 8014280:	68bb      	ldr	r3, [r7, #8]
 8014282:	685b      	ldr	r3, [r3, #4]
 8014284:	4a70      	ldr	r2, [pc, #448]	; (8014448 <tcp_receive+0xcf4>)
 8014286:	6013      	str	r3, [r2, #0]
            }
            cseg->p = NULL;
 8014288:	68bb      	ldr	r3, [r7, #8]
 801428a:	2200      	movs	r2, #0
 801428c:	605a      	str	r2, [r3, #4]
          }
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 801428e:	68bb      	ldr	r3, [r7, #8]
 8014290:	68db      	ldr	r3, [r3, #12]
 8014292:	899b      	ldrh	r3, [r3, #12]
 8014294:	b29b      	uxth	r3, r3
 8014296:	4618      	mov	r0, r3
 8014298:	f7fa fbb8 	bl	800ea0c <lwip_htons>
 801429c:	4603      	mov	r3, r0
 801429e:	b2db      	uxtb	r3, r3
 80142a0:	f003 0301 	and.w	r3, r3, #1
 80142a4:	2b00      	cmp	r3, #0
 80142a6:	d00d      	beq.n	80142c4 <tcp_receive+0xb70>
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: dequeued FIN.\n"));
            recv_flags |= TF_GOT_FIN;
 80142a8:	4b68      	ldr	r3, [pc, #416]	; (801444c <tcp_receive+0xcf8>)
 80142aa:	781b      	ldrb	r3, [r3, #0]
 80142ac:	f043 0320 	orr.w	r3, r3, #32
 80142b0:	b2da      	uxtb	r2, r3
 80142b2:	4b66      	ldr	r3, [pc, #408]	; (801444c <tcp_receive+0xcf8>)
 80142b4:	701a      	strb	r2, [r3, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 80142b6:	687b      	ldr	r3, [r7, #4]
 80142b8:	7d1b      	ldrb	r3, [r3, #20]
 80142ba:	2b04      	cmp	r3, #4
 80142bc:	d102      	bne.n	80142c4 <tcp_receive+0xb70>
              pcb->state = CLOSE_WAIT;
 80142be:	687b      	ldr	r3, [r7, #4]
 80142c0:	2207      	movs	r2, #7
 80142c2:	751a      	strb	r2, [r3, #20]
            }
          }

          pcb->ooseq = cseg->next;
 80142c4:	68bb      	ldr	r3, [r7, #8]
 80142c6:	681a      	ldr	r2, [r3, #0]
 80142c8:	687b      	ldr	r3, [r7, #4]
 80142ca:	675a      	str	r2, [r3, #116]	; 0x74
          tcp_seg_free(cseg);
 80142cc:	68b8      	ldr	r0, [r7, #8]
 80142ce:	f7fd fb09 	bl	80118e4 <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 80142d2:	687b      	ldr	r3, [r7, #4]
 80142d4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80142d6:	2b00      	cmp	r3, #0
 80142d8:	d008      	beq.n	80142ec <tcp_receive+0xb98>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 80142da:	687b      	ldr	r3, [r7, #4]
 80142dc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80142de:	68db      	ldr	r3, [r3, #12]
 80142e0:	685a      	ldr	r2, [r3, #4]
 80142e2:	687b      	ldr	r3, [r7, #4]
 80142e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        while (pcb->ooseq != NULL &&
 80142e6:	429a      	cmp	r2, r3
 80142e8:	f43f af43 	beq.w	8014172 <tcp_receive+0xa1e>
#endif /* LWIP_TCP_SACK_OUT */
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 80142ec:	687b      	ldr	r3, [r7, #4]
 80142ee:	8b5b      	ldrh	r3, [r3, #26]
 80142f0:	f003 0301 	and.w	r3, r3, #1
 80142f4:	2b00      	cmp	r3, #0
 80142f6:	d00e      	beq.n	8014316 <tcp_receive+0xbc2>
 80142f8:	687b      	ldr	r3, [r7, #4]
 80142fa:	8b5b      	ldrh	r3, [r3, #26]
 80142fc:	f023 0301 	bic.w	r3, r3, #1
 8014300:	b29a      	uxth	r2, r3
 8014302:	687b      	ldr	r3, [r7, #4]
 8014304:	835a      	strh	r2, [r3, #26]
 8014306:	687b      	ldr	r3, [r7, #4]
 8014308:	8b5b      	ldrh	r3, [r3, #26]
 801430a:	f043 0302 	orr.w	r3, r3, #2
 801430e:	b29a      	uxth	r2, r3
 8014310:	687b      	ldr	r3, [r7, #4]
 8014312:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 8014314:	e188      	b.n	8014628 <tcp_receive+0xed4>
        tcp_ack(pcb);
 8014316:	687b      	ldr	r3, [r7, #4]
 8014318:	8b5b      	ldrh	r3, [r3, #26]
 801431a:	f043 0301 	orr.w	r3, r3, #1
 801431e:	b29a      	uxth	r2, r3
 8014320:	687b      	ldr	r3, [r7, #4]
 8014322:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 8014324:	e180      	b.n	8014628 <tcp_receive+0xed4>
      } else {
        /* We get here if the incoming segment is out-of-sequence. */

#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 8014326:	687b      	ldr	r3, [r7, #4]
 8014328:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801432a:	2b00      	cmp	r3, #0
 801432c:	d106      	bne.n	801433c <tcp_receive+0xbe8>
          pcb->ooseq = tcp_seg_copy(&inseg);
 801432e:	4848      	ldr	r0, [pc, #288]	; (8014450 <tcp_receive+0xcfc>)
 8014330:	f7fd faf0 	bl	8011914 <tcp_seg_copy>
 8014334:	4602      	mov	r2, r0
 8014336:	687b      	ldr	r3, [r7, #4]
 8014338:	675a      	str	r2, [r3, #116]	; 0x74
 801433a:	e16d      	b.n	8014618 <tcp_receive+0xec4>
#if LWIP_TCP_SACK_OUT
          /* This is the left edge of the lowest possible SACK range.
             It may start before the newly received segment (possibly adjusted below). */
          u32_t sackbeg = TCP_SEQ_LT(seqno, pcb->ooseq->tcphdr->seqno) ? seqno : pcb->ooseq->tcphdr->seqno;
#endif /* LWIP_TCP_SACK_OUT */
          struct tcp_seg *next, *prev = NULL;
 801433c:	2300      	movs	r3, #0
 801433e:	637b      	str	r3, [r7, #52]	; 0x34
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 8014340:	687b      	ldr	r3, [r7, #4]
 8014342:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8014344:	63bb      	str	r3, [r7, #56]	; 0x38
 8014346:	e157      	b.n	80145f8 <tcp_receive+0xea4>
            if (seqno == next->tcphdr->seqno) {
 8014348:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801434a:	68db      	ldr	r3, [r3, #12]
 801434c:	685a      	ldr	r2, [r3, #4]
 801434e:	4b41      	ldr	r3, [pc, #260]	; (8014454 <tcp_receive+0xd00>)
 8014350:	681b      	ldr	r3, [r3, #0]
 8014352:	429a      	cmp	r2, r3
 8014354:	d11d      	bne.n	8014392 <tcp_receive+0xc3e>
              /* The sequence number of the incoming segment is the
                 same as the sequence number of the segment on
                 ->ooseq. We check the lengths to see which one to
                 discard. */
              if (inseg.len > next->len) {
 8014356:	4b3e      	ldr	r3, [pc, #248]	; (8014450 <tcp_receive+0xcfc>)
 8014358:	891a      	ldrh	r2, [r3, #8]
 801435a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801435c:	891b      	ldrh	r3, [r3, #8]
 801435e:	429a      	cmp	r2, r3
 8014360:	f240 814f 	bls.w	8014602 <tcp_receive+0xeae>
                /* The incoming segment is larger than the old
                   segment. We replace some segments with the new
                   one. */
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8014364:	483a      	ldr	r0, [pc, #232]	; (8014450 <tcp_receive+0xcfc>)
 8014366:	f7fd fad5 	bl	8011914 <tcp_seg_copy>
 801436a:	6178      	str	r0, [r7, #20]
                if (cseg != NULL) {
 801436c:	697b      	ldr	r3, [r7, #20]
 801436e:	2b00      	cmp	r3, #0
 8014370:	f000 8149 	beq.w	8014606 <tcp_receive+0xeb2>
                  if (prev != NULL) {
 8014374:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014376:	2b00      	cmp	r3, #0
 8014378:	d003      	beq.n	8014382 <tcp_receive+0xc2e>
                    prev->next = cseg;
 801437a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801437c:	697a      	ldr	r2, [r7, #20]
 801437e:	601a      	str	r2, [r3, #0]
 8014380:	e002      	b.n	8014388 <tcp_receive+0xc34>
                  } else {
                    pcb->ooseq = cseg;
 8014382:	687b      	ldr	r3, [r7, #4]
 8014384:	697a      	ldr	r2, [r7, #20]
 8014386:	675a      	str	r2, [r3, #116]	; 0x74
                  }
                  tcp_oos_insert_segment(cseg, next);
 8014388:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 801438a:	6978      	ldr	r0, [r7, #20]
 801438c:	f7ff f8de 	bl	801354c <tcp_oos_insert_segment>
                }
                break;
 8014390:	e139      	b.n	8014606 <tcp_receive+0xeb2>
                   segment was smaller than the old one; in either
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
 8014392:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014394:	2b00      	cmp	r3, #0
 8014396:	d117      	bne.n	80143c8 <tcp_receive+0xc74>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 8014398:	4b2e      	ldr	r3, [pc, #184]	; (8014454 <tcp_receive+0xd00>)
 801439a:	681a      	ldr	r2, [r3, #0]
 801439c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801439e:	68db      	ldr	r3, [r3, #12]
 80143a0:	685b      	ldr	r3, [r3, #4]
 80143a2:	1ad3      	subs	r3, r2, r3
 80143a4:	2b00      	cmp	r3, #0
 80143a6:	da57      	bge.n	8014458 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is lower
                     than the sequence number of the first segment on the
                     queue. We put the incoming segment first on the
                     queue. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 80143a8:	4829      	ldr	r0, [pc, #164]	; (8014450 <tcp_receive+0xcfc>)
 80143aa:	f7fd fab3 	bl	8011914 <tcp_seg_copy>
 80143ae:	61b8      	str	r0, [r7, #24]
                  if (cseg != NULL) {
 80143b0:	69bb      	ldr	r3, [r7, #24]
 80143b2:	2b00      	cmp	r3, #0
 80143b4:	f000 8129 	beq.w	801460a <tcp_receive+0xeb6>
                    pcb->ooseq = cseg;
 80143b8:	687b      	ldr	r3, [r7, #4]
 80143ba:	69ba      	ldr	r2, [r7, #24]
 80143bc:	675a      	str	r2, [r3, #116]	; 0x74
                    tcp_oos_insert_segment(cseg, next);
 80143be:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80143c0:	69b8      	ldr	r0, [r7, #24]
 80143c2:	f7ff f8c3 	bl	801354c <tcp_oos_insert_segment>
                  }
                  break;
 80143c6:	e120      	b.n	801460a <tcp_receive+0xeb6>
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 80143c8:	4b22      	ldr	r3, [pc, #136]	; (8014454 <tcp_receive+0xd00>)
 80143ca:	681a      	ldr	r2, [r3, #0]
 80143cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80143ce:	68db      	ldr	r3, [r3, #12]
 80143d0:	685b      	ldr	r3, [r3, #4]
 80143d2:	1ad3      	subs	r3, r2, r3
 80143d4:	3b01      	subs	r3, #1
 80143d6:	2b00      	cmp	r3, #0
 80143d8:	db3e      	blt.n	8014458 <tcp_receive+0xd04>
 80143da:	4b1e      	ldr	r3, [pc, #120]	; (8014454 <tcp_receive+0xd00>)
 80143dc:	681a      	ldr	r2, [r3, #0]
 80143de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80143e0:	68db      	ldr	r3, [r3, #12]
 80143e2:	685b      	ldr	r3, [r3, #4]
 80143e4:	1ad3      	subs	r3, r2, r3
 80143e6:	3301      	adds	r3, #1
 80143e8:	2b00      	cmp	r3, #0
 80143ea:	dc35      	bgt.n	8014458 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is in
                     between the sequence numbers of the previous and
                     the next segment on ->ooseq. We trim trim the previous
                     segment, delete next segments that included in received segment
                     and trim received, if needed. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 80143ec:	4818      	ldr	r0, [pc, #96]	; (8014450 <tcp_receive+0xcfc>)
 80143ee:	f7fd fa91 	bl	8011914 <tcp_seg_copy>
 80143f2:	61f8      	str	r0, [r7, #28]
                  if (cseg != NULL) {
 80143f4:	69fb      	ldr	r3, [r7, #28]
 80143f6:	2b00      	cmp	r3, #0
 80143f8:	f000 8109 	beq.w	801460e <tcp_receive+0xeba>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 80143fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80143fe:	68db      	ldr	r3, [r3, #12]
 8014400:	685b      	ldr	r3, [r3, #4]
 8014402:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8014404:	8912      	ldrh	r2, [r2, #8]
 8014406:	441a      	add	r2, r3
 8014408:	4b12      	ldr	r3, [pc, #72]	; (8014454 <tcp_receive+0xd00>)
 801440a:	681b      	ldr	r3, [r3, #0]
 801440c:	1ad3      	subs	r3, r2, r3
 801440e:	2b00      	cmp	r3, #0
 8014410:	dd12      	ble.n	8014438 <tcp_receive+0xce4>
                      /* We need to trim the prev segment. */
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 8014412:	4b10      	ldr	r3, [pc, #64]	; (8014454 <tcp_receive+0xd00>)
 8014414:	681b      	ldr	r3, [r3, #0]
 8014416:	b29a      	uxth	r2, r3
 8014418:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801441a:	68db      	ldr	r3, [r3, #12]
 801441c:	685b      	ldr	r3, [r3, #4]
 801441e:	b29b      	uxth	r3, r3
 8014420:	1ad3      	subs	r3, r2, r3
 8014422:	b29a      	uxth	r2, r3
 8014424:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014426:	811a      	strh	r2, [r3, #8]
                      pbuf_realloc(prev->p, prev->len);
 8014428:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801442a:	685a      	ldr	r2, [r3, #4]
 801442c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801442e:	891b      	ldrh	r3, [r3, #8]
 8014430:	4619      	mov	r1, r3
 8014432:	4610      	mov	r0, r2
 8014434:	f7fb fc94 	bl	800fd60 <pbuf_realloc>
                    }
                    prev->next = cseg;
 8014438:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801443a:	69fa      	ldr	r2, [r7, #28]
 801443c:	601a      	str	r2, [r3, #0]
                    tcp_oos_insert_segment(cseg, next);
 801443e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8014440:	69f8      	ldr	r0, [r7, #28]
 8014442:	f7ff f883 	bl	801354c <tcp_oos_insert_segment>
                  }
                  break;
 8014446:	e0e2      	b.n	801460e <tcp_receive+0xeba>
 8014448:	200008c4 	.word	0x200008c4
 801444c:	200008c1 	.word	0x200008c1
 8014450:	20000894 	.word	0x20000894
 8014454:	200008b4 	.word	0x200008b4
#endif /* LWIP_TCP_SACK_OUT */

              /* We don't use 'prev' below, so let's set it to current 'next'.
                 This way even if we break the loop below, 'prev' will be pointing
                 at the segment right in front of the newly added one. */
              prev = next;
 8014458:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801445a:	637b      	str	r3, [r7, #52]	; 0x34

              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 801445c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801445e:	681b      	ldr	r3, [r3, #0]
 8014460:	2b00      	cmp	r3, #0
 8014462:	f040 80c6 	bne.w	80145f2 <tcp_receive+0xe9e>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 8014466:	4b80      	ldr	r3, [pc, #512]	; (8014668 <tcp_receive+0xf14>)
 8014468:	681a      	ldr	r2, [r3, #0]
 801446a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801446c:	68db      	ldr	r3, [r3, #12]
 801446e:	685b      	ldr	r3, [r3, #4]
 8014470:	1ad3      	subs	r3, r2, r3
              if (next->next == NULL &&
 8014472:	2b00      	cmp	r3, #0
 8014474:	f340 80bd 	ble.w	80145f2 <tcp_receive+0xe9e>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8014478:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801447a:	68db      	ldr	r3, [r3, #12]
 801447c:	899b      	ldrh	r3, [r3, #12]
 801447e:	b29b      	uxth	r3, r3
 8014480:	4618      	mov	r0, r3
 8014482:	f7fa fac3 	bl	800ea0c <lwip_htons>
 8014486:	4603      	mov	r3, r0
 8014488:	b2db      	uxtb	r3, r3
 801448a:	f003 0301 	and.w	r3, r3, #1
 801448e:	2b00      	cmp	r3, #0
 8014490:	f040 80bf 	bne.w	8014612 <tcp_receive+0xebe>
                  /* segment "next" already contains all data */
                  break;
                }
                next->next = tcp_seg_copy(&inseg);
 8014494:	4875      	ldr	r0, [pc, #468]	; (801466c <tcp_receive+0xf18>)
 8014496:	f7fd fa3d 	bl	8011914 <tcp_seg_copy>
 801449a:	4602      	mov	r2, r0
 801449c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801449e:	601a      	str	r2, [r3, #0]
                if (next->next != NULL) {
 80144a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80144a2:	681b      	ldr	r3, [r3, #0]
 80144a4:	2b00      	cmp	r3, #0
 80144a6:	f000 80b6 	beq.w	8014616 <tcp_receive+0xec2>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 80144aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80144ac:	68db      	ldr	r3, [r3, #12]
 80144ae:	685b      	ldr	r3, [r3, #4]
 80144b0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80144b2:	8912      	ldrh	r2, [r2, #8]
 80144b4:	441a      	add	r2, r3
 80144b6:	4b6c      	ldr	r3, [pc, #432]	; (8014668 <tcp_receive+0xf14>)
 80144b8:	681b      	ldr	r3, [r3, #0]
 80144ba:	1ad3      	subs	r3, r2, r3
 80144bc:	2b00      	cmp	r3, #0
 80144be:	dd12      	ble.n	80144e6 <tcp_receive+0xd92>
                    /* We need to trim the last segment. */
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 80144c0:	4b69      	ldr	r3, [pc, #420]	; (8014668 <tcp_receive+0xf14>)
 80144c2:	681b      	ldr	r3, [r3, #0]
 80144c4:	b29a      	uxth	r2, r3
 80144c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80144c8:	68db      	ldr	r3, [r3, #12]
 80144ca:	685b      	ldr	r3, [r3, #4]
 80144cc:	b29b      	uxth	r3, r3
 80144ce:	1ad3      	subs	r3, r2, r3
 80144d0:	b29a      	uxth	r2, r3
 80144d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80144d4:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->p, next->len);
 80144d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80144d8:	685a      	ldr	r2, [r3, #4]
 80144da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80144dc:	891b      	ldrh	r3, [r3, #8]
 80144de:	4619      	mov	r1, r3
 80144e0:	4610      	mov	r0, r2
 80144e2:	f7fb fc3d 	bl	800fd60 <pbuf_realloc>
                  }
                  /* check if the remote side overruns our receive window */
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 80144e6:	4b62      	ldr	r3, [pc, #392]	; (8014670 <tcp_receive+0xf1c>)
 80144e8:	881b      	ldrh	r3, [r3, #0]
 80144ea:	461a      	mov	r2, r3
 80144ec:	4b5e      	ldr	r3, [pc, #376]	; (8014668 <tcp_receive+0xf14>)
 80144ee:	681b      	ldr	r3, [r3, #0]
 80144f0:	441a      	add	r2, r3
 80144f2:	687b      	ldr	r3, [r7, #4]
 80144f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80144f6:	6879      	ldr	r1, [r7, #4]
 80144f8:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 80144fa:	440b      	add	r3, r1
 80144fc:	1ad3      	subs	r3, r2, r3
 80144fe:	2b00      	cmp	r3, #0
 8014500:	f340 8089 	ble.w	8014616 <tcp_receive+0xec2>
                    LWIP_DEBUGF(TCP_INPUT_DEBUG,
                                ("tcp_receive: other end overran receive window"
                                 "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                                 seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 8014504:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014506:	681b      	ldr	r3, [r3, #0]
 8014508:	68db      	ldr	r3, [r3, #12]
 801450a:	899b      	ldrh	r3, [r3, #12]
 801450c:	b29b      	uxth	r3, r3
 801450e:	4618      	mov	r0, r3
 8014510:	f7fa fa7c 	bl	800ea0c <lwip_htons>
 8014514:	4603      	mov	r3, r0
 8014516:	b2db      	uxtb	r3, r3
 8014518:	f003 0301 	and.w	r3, r3, #1
 801451c:	2b00      	cmp	r3, #0
 801451e:	d022      	beq.n	8014566 <tcp_receive+0xe12>
                      /* Must remove the FIN from the header as we're trimming
                       * that byte of sequence-space from the packet */
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 8014520:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014522:	681b      	ldr	r3, [r3, #0]
 8014524:	68db      	ldr	r3, [r3, #12]
 8014526:	899b      	ldrh	r3, [r3, #12]
 8014528:	b29b      	uxth	r3, r3
 801452a:	b21b      	sxth	r3, r3
 801452c:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8014530:	b21c      	sxth	r4, r3
 8014532:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014534:	681b      	ldr	r3, [r3, #0]
 8014536:	68db      	ldr	r3, [r3, #12]
 8014538:	899b      	ldrh	r3, [r3, #12]
 801453a:	b29b      	uxth	r3, r3
 801453c:	4618      	mov	r0, r3
 801453e:	f7fa fa65 	bl	800ea0c <lwip_htons>
 8014542:	4603      	mov	r3, r0
 8014544:	b2db      	uxtb	r3, r3
 8014546:	b29b      	uxth	r3, r3
 8014548:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 801454c:	b29b      	uxth	r3, r3
 801454e:	4618      	mov	r0, r3
 8014550:	f7fa fa5c 	bl	800ea0c <lwip_htons>
 8014554:	4603      	mov	r3, r0
 8014556:	b21b      	sxth	r3, r3
 8014558:	4323      	orrs	r3, r4
 801455a:	b21a      	sxth	r2, r3
 801455c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801455e:	681b      	ldr	r3, [r3, #0]
 8014560:	68db      	ldr	r3, [r3, #12]
 8014562:	b292      	uxth	r2, r2
 8014564:	819a      	strh	r2, [r3, #12]
                    }
                    /* Adjust length of segment to fit in the window. */
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 8014566:	687b      	ldr	r3, [r7, #4]
 8014568:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801456a:	b29a      	uxth	r2, r3
 801456c:	687b      	ldr	r3, [r7, #4]
 801456e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8014570:	4413      	add	r3, r2
 8014572:	b299      	uxth	r1, r3
 8014574:	4b3c      	ldr	r3, [pc, #240]	; (8014668 <tcp_receive+0xf14>)
 8014576:	681b      	ldr	r3, [r3, #0]
 8014578:	b29a      	uxth	r2, r3
 801457a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801457c:	681b      	ldr	r3, [r3, #0]
 801457e:	1a8a      	subs	r2, r1, r2
 8014580:	b292      	uxth	r2, r2
 8014582:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 8014584:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014586:	681b      	ldr	r3, [r3, #0]
 8014588:	685a      	ldr	r2, [r3, #4]
 801458a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801458c:	681b      	ldr	r3, [r3, #0]
 801458e:	891b      	ldrh	r3, [r3, #8]
 8014590:	4619      	mov	r1, r3
 8014592:	4610      	mov	r0, r2
 8014594:	f7fb fbe4 	bl	800fd60 <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 8014598:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801459a:	681b      	ldr	r3, [r3, #0]
 801459c:	891c      	ldrh	r4, [r3, #8]
 801459e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80145a0:	681b      	ldr	r3, [r3, #0]
 80145a2:	68db      	ldr	r3, [r3, #12]
 80145a4:	899b      	ldrh	r3, [r3, #12]
 80145a6:	b29b      	uxth	r3, r3
 80145a8:	4618      	mov	r0, r3
 80145aa:	f7fa fa2f 	bl	800ea0c <lwip_htons>
 80145ae:	4603      	mov	r3, r0
 80145b0:	b2db      	uxtb	r3, r3
 80145b2:	f003 0303 	and.w	r3, r3, #3
 80145b6:	2b00      	cmp	r3, #0
 80145b8:	d001      	beq.n	80145be <tcp_receive+0xe6a>
 80145ba:	2301      	movs	r3, #1
 80145bc:	e000      	b.n	80145c0 <tcp_receive+0xe6c>
 80145be:	2300      	movs	r3, #0
 80145c0:	4423      	add	r3, r4
 80145c2:	b29a      	uxth	r2, r3
 80145c4:	4b2a      	ldr	r3, [pc, #168]	; (8014670 <tcp_receive+0xf1c>)
 80145c6:	801a      	strh	r2, [r3, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 80145c8:	4b29      	ldr	r3, [pc, #164]	; (8014670 <tcp_receive+0xf1c>)
 80145ca:	881b      	ldrh	r3, [r3, #0]
 80145cc:	461a      	mov	r2, r3
 80145ce:	4b26      	ldr	r3, [pc, #152]	; (8014668 <tcp_receive+0xf14>)
 80145d0:	681b      	ldr	r3, [r3, #0]
 80145d2:	441a      	add	r2, r3
 80145d4:	687b      	ldr	r3, [r7, #4]
 80145d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80145d8:	6879      	ldr	r1, [r7, #4]
 80145da:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 80145dc:	440b      	add	r3, r1
 80145de:	429a      	cmp	r2, r3
 80145e0:	d019      	beq.n	8014616 <tcp_receive+0xec2>
 80145e2:	4b24      	ldr	r3, [pc, #144]	; (8014674 <tcp_receive+0xf20>)
 80145e4:	f240 62f9 	movw	r2, #1785	; 0x6f9
 80145e8:	4923      	ldr	r1, [pc, #140]	; (8014678 <tcp_receive+0xf24>)
 80145ea:	4824      	ldr	r0, [pc, #144]	; (801467c <tcp_receive+0xf28>)
 80145ec:	f006 fb9c 	bl	801ad28 <iprintf>
                                (seqno + tcplen) == (pcb->rcv_nxt + pcb->rcv_wnd));
                  }
                }
                break;
 80145f0:	e011      	b.n	8014616 <tcp_receive+0xec2>
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 80145f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80145f4:	681b      	ldr	r3, [r3, #0]
 80145f6:	63bb      	str	r3, [r7, #56]	; 0x38
 80145f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80145fa:	2b00      	cmp	r3, #0
 80145fc:	f47f aea4 	bne.w	8014348 <tcp_receive+0xbf4>
 8014600:	e00a      	b.n	8014618 <tcp_receive+0xec4>
                break;
 8014602:	bf00      	nop
 8014604:	e008      	b.n	8014618 <tcp_receive+0xec4>
                break;
 8014606:	bf00      	nop
 8014608:	e006      	b.n	8014618 <tcp_receive+0xec4>
                  break;
 801460a:	bf00      	nop
 801460c:	e004      	b.n	8014618 <tcp_receive+0xec4>
                  break;
 801460e:	bf00      	nop
 8014610:	e002      	b.n	8014618 <tcp_receive+0xec4>
                  break;
 8014612:	bf00      	nop
 8014614:	e000      	b.n	8014618 <tcp_receive+0xec4>
                break;
 8014616:	bf00      	nop
#endif /* TCP_OOSEQ_BYTES_LIMIT || TCP_OOSEQ_PBUFS_LIMIT */
#endif /* TCP_QUEUE_OOSEQ */

        /* We send the ACK packet after we've (potentially) dealt with SACKs,
           so they can be included in the acknowledgment. */
        tcp_send_empty_ack(pcb);
 8014618:	6878      	ldr	r0, [r7, #4]
 801461a:	f001 fe9d 	bl	8016358 <tcp_send_empty_ack>
      if (pcb->rcv_nxt == seqno) {
 801461e:	e003      	b.n	8014628 <tcp_receive+0xed4>
      }
    } else {
      /* The incoming segment is not within the window. */
      tcp_send_empty_ack(pcb);
 8014620:	6878      	ldr	r0, [r7, #4]
 8014622:	f001 fe99 	bl	8016358 <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8014626:	e01a      	b.n	801465e <tcp_receive+0xf0a>
 8014628:	e019      	b.n	801465e <tcp_receive+0xf0a>
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 801462a:	4b0f      	ldr	r3, [pc, #60]	; (8014668 <tcp_receive+0xf14>)
 801462c:	681a      	ldr	r2, [r3, #0]
 801462e:	687b      	ldr	r3, [r7, #4]
 8014630:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014632:	1ad3      	subs	r3, r2, r3
 8014634:	2b00      	cmp	r3, #0
 8014636:	db0a      	blt.n	801464e <tcp_receive+0xefa>
 8014638:	4b0b      	ldr	r3, [pc, #44]	; (8014668 <tcp_receive+0xf14>)
 801463a:	681a      	ldr	r2, [r3, #0]
 801463c:	687b      	ldr	r3, [r7, #4]
 801463e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014640:	6879      	ldr	r1, [r7, #4]
 8014642:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8014644:	440b      	add	r3, r1
 8014646:	1ad3      	subs	r3, r2, r3
 8014648:	3301      	adds	r3, #1
 801464a:	2b00      	cmp	r3, #0
 801464c:	dd07      	ble.n	801465e <tcp_receive+0xf0a>
      tcp_ack_now(pcb);
 801464e:	687b      	ldr	r3, [r7, #4]
 8014650:	8b5b      	ldrh	r3, [r3, #26]
 8014652:	f043 0302 	orr.w	r3, r3, #2
 8014656:	b29a      	uxth	r2, r3
 8014658:	687b      	ldr	r3, [r7, #4]
 801465a:	835a      	strh	r2, [r3, #26]
    }
  }
}
 801465c:	e7ff      	b.n	801465e <tcp_receive+0xf0a>
 801465e:	bf00      	nop
 8014660:	3750      	adds	r7, #80	; 0x50
 8014662:	46bd      	mov	sp, r7
 8014664:	bdb0      	pop	{r4, r5, r7, pc}
 8014666:	bf00      	nop
 8014668:	200008b4 	.word	0x200008b4
 801466c:	20000894 	.word	0x20000894
 8014670:	200008be 	.word	0x200008be
 8014674:	08021424 	.word	0x08021424
 8014678:	080217cc 	.word	0x080217cc
 801467c:	08021470 	.word	0x08021470

08014680 <tcp_get_next_optbyte>:

static u8_t
tcp_get_next_optbyte(void)
{
 8014680:	b480      	push	{r7}
 8014682:	b083      	sub	sp, #12
 8014684:	af00      	add	r7, sp, #0
  u16_t optidx = tcp_optidx++;
 8014686:	4b15      	ldr	r3, [pc, #84]	; (80146dc <tcp_get_next_optbyte+0x5c>)
 8014688:	881b      	ldrh	r3, [r3, #0]
 801468a:	1c5a      	adds	r2, r3, #1
 801468c:	b291      	uxth	r1, r2
 801468e:	4a13      	ldr	r2, [pc, #76]	; (80146dc <tcp_get_next_optbyte+0x5c>)
 8014690:	8011      	strh	r1, [r2, #0]
 8014692:	80fb      	strh	r3, [r7, #6]
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 8014694:	4b12      	ldr	r3, [pc, #72]	; (80146e0 <tcp_get_next_optbyte+0x60>)
 8014696:	681b      	ldr	r3, [r3, #0]
 8014698:	2b00      	cmp	r3, #0
 801469a:	d004      	beq.n	80146a6 <tcp_get_next_optbyte+0x26>
 801469c:	4b11      	ldr	r3, [pc, #68]	; (80146e4 <tcp_get_next_optbyte+0x64>)
 801469e:	881b      	ldrh	r3, [r3, #0]
 80146a0:	88fa      	ldrh	r2, [r7, #6]
 80146a2:	429a      	cmp	r2, r3
 80146a4:	d208      	bcs.n	80146b8 <tcp_get_next_optbyte+0x38>
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 80146a6:	4b10      	ldr	r3, [pc, #64]	; (80146e8 <tcp_get_next_optbyte+0x68>)
 80146a8:	681b      	ldr	r3, [r3, #0]
 80146aa:	3314      	adds	r3, #20
 80146ac:	603b      	str	r3, [r7, #0]
    return opts[optidx];
 80146ae:	88fb      	ldrh	r3, [r7, #6]
 80146b0:	683a      	ldr	r2, [r7, #0]
 80146b2:	4413      	add	r3, r2
 80146b4:	781b      	ldrb	r3, [r3, #0]
 80146b6:	e00b      	b.n	80146d0 <tcp_get_next_optbyte+0x50>
  } else {
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 80146b8:	88fb      	ldrh	r3, [r7, #6]
 80146ba:	b2da      	uxtb	r2, r3
 80146bc:	4b09      	ldr	r3, [pc, #36]	; (80146e4 <tcp_get_next_optbyte+0x64>)
 80146be:	881b      	ldrh	r3, [r3, #0]
 80146c0:	b2db      	uxtb	r3, r3
 80146c2:	1ad3      	subs	r3, r2, r3
 80146c4:	717b      	strb	r3, [r7, #5]
    return tcphdr_opt2[idx];
 80146c6:	4b06      	ldr	r3, [pc, #24]	; (80146e0 <tcp_get_next_optbyte+0x60>)
 80146c8:	681a      	ldr	r2, [r3, #0]
 80146ca:	797b      	ldrb	r3, [r7, #5]
 80146cc:	4413      	add	r3, r2
 80146ce:	781b      	ldrb	r3, [r3, #0]
  }
}
 80146d0:	4618      	mov	r0, r3
 80146d2:	370c      	adds	r7, #12
 80146d4:	46bd      	mov	sp, r7
 80146d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80146da:	4770      	bx	lr
 80146dc:	200008b0 	.word	0x200008b0
 80146e0:	200008ac 	.word	0x200008ac
 80146e4:	200008aa 	.word	0x200008aa
 80146e8:	200008a4 	.word	0x200008a4

080146ec <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 80146ec:	b580      	push	{r7, lr}
 80146ee:	b084      	sub	sp, #16
 80146f0:	af00      	add	r7, sp, #0
 80146f2:	6078      	str	r0, [r7, #4]
  u16_t mss;
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 80146f4:	687b      	ldr	r3, [r7, #4]
 80146f6:	2b00      	cmp	r3, #0
 80146f8:	d106      	bne.n	8014708 <tcp_parseopt+0x1c>
 80146fa:	4b31      	ldr	r3, [pc, #196]	; (80147c0 <tcp_parseopt+0xd4>)
 80146fc:	f240 727d 	movw	r2, #1917	; 0x77d
 8014700:	4930      	ldr	r1, [pc, #192]	; (80147c4 <tcp_parseopt+0xd8>)
 8014702:	4831      	ldr	r0, [pc, #196]	; (80147c8 <tcp_parseopt+0xdc>)
 8014704:	f006 fb10 	bl	801ad28 <iprintf>

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 8014708:	4b30      	ldr	r3, [pc, #192]	; (80147cc <tcp_parseopt+0xe0>)
 801470a:	881b      	ldrh	r3, [r3, #0]
 801470c:	2b00      	cmp	r3, #0
 801470e:	d053      	beq.n	80147b8 <tcp_parseopt+0xcc>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8014710:	4b2f      	ldr	r3, [pc, #188]	; (80147d0 <tcp_parseopt+0xe4>)
 8014712:	2200      	movs	r2, #0
 8014714:	801a      	strh	r2, [r3, #0]
 8014716:	e043      	b.n	80147a0 <tcp_parseopt+0xb4>
      u8_t opt = tcp_get_next_optbyte();
 8014718:	f7ff ffb2 	bl	8014680 <tcp_get_next_optbyte>
 801471c:	4603      	mov	r3, r0
 801471e:	73fb      	strb	r3, [r7, #15]
      switch (opt) {
 8014720:	7bfb      	ldrb	r3, [r7, #15]
 8014722:	2b01      	cmp	r3, #1
 8014724:	d03c      	beq.n	80147a0 <tcp_parseopt+0xb4>
 8014726:	2b02      	cmp	r3, #2
 8014728:	d002      	beq.n	8014730 <tcp_parseopt+0x44>
 801472a:	2b00      	cmp	r3, #0
 801472c:	d03f      	beq.n	80147ae <tcp_parseopt+0xc2>
 801472e:	e026      	b.n	801477e <tcp_parseopt+0x92>
          /* NOP option. */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
          break;
        case LWIP_TCP_OPT_MSS:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 8014730:	f7ff ffa6 	bl	8014680 <tcp_get_next_optbyte>
 8014734:	4603      	mov	r3, r0
 8014736:	2b04      	cmp	r3, #4
 8014738:	d13b      	bne.n	80147b2 <tcp_parseopt+0xc6>
 801473a:	4b25      	ldr	r3, [pc, #148]	; (80147d0 <tcp_parseopt+0xe4>)
 801473c:	881b      	ldrh	r3, [r3, #0]
 801473e:	3302      	adds	r3, #2
 8014740:	4a22      	ldr	r2, [pc, #136]	; (80147cc <tcp_parseopt+0xe0>)
 8014742:	8812      	ldrh	r2, [r2, #0]
 8014744:	4293      	cmp	r3, r2
 8014746:	dc34      	bgt.n	80147b2 <tcp_parseopt+0xc6>
            /* Bad length */
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
            return;
          }
          /* An MSS option with the right option length. */
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 8014748:	f7ff ff9a 	bl	8014680 <tcp_get_next_optbyte>
 801474c:	4603      	mov	r3, r0
 801474e:	b29b      	uxth	r3, r3
 8014750:	021b      	lsls	r3, r3, #8
 8014752:	81bb      	strh	r3, [r7, #12]
          mss |= tcp_get_next_optbyte();
 8014754:	f7ff ff94 	bl	8014680 <tcp_get_next_optbyte>
 8014758:	4603      	mov	r3, r0
 801475a:	b29a      	uxth	r2, r3
 801475c:	89bb      	ldrh	r3, [r7, #12]
 801475e:	4313      	orrs	r3, r2
 8014760:	81bb      	strh	r3, [r7, #12]
          /* Limit the mss to the configured TCP_MSS and prevent division by zero */
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 8014762:	89bb      	ldrh	r3, [r7, #12]
 8014764:	f5b3 7f06 	cmp.w	r3, #536	; 0x218
 8014768:	d804      	bhi.n	8014774 <tcp_parseopt+0x88>
 801476a:	89bb      	ldrh	r3, [r7, #12]
 801476c:	2b00      	cmp	r3, #0
 801476e:	d001      	beq.n	8014774 <tcp_parseopt+0x88>
 8014770:	89ba      	ldrh	r2, [r7, #12]
 8014772:	e001      	b.n	8014778 <tcp_parseopt+0x8c>
 8014774:	f44f 7206 	mov.w	r2, #536	; 0x218
 8014778:	687b      	ldr	r3, [r7, #4]
 801477a:	865a      	strh	r2, [r3, #50]	; 0x32
          break;
 801477c:	e010      	b.n	80147a0 <tcp_parseopt+0xb4>
          }
          break;
#endif /* LWIP_TCP_SACK_OUT */
        default:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
          data = tcp_get_next_optbyte();
 801477e:	f7ff ff7f 	bl	8014680 <tcp_get_next_optbyte>
 8014782:	4603      	mov	r3, r0
 8014784:	72fb      	strb	r3, [r7, #11]
          if (data < 2) {
 8014786:	7afb      	ldrb	r3, [r7, #11]
 8014788:	2b01      	cmp	r3, #1
 801478a:	d914      	bls.n	80147b6 <tcp_parseopt+0xca>
               and we don't process them further. */
            return;
          }
          /* All other options have a length field, so that we easily
             can skip past them. */
          tcp_optidx += data - 2;
 801478c:	7afb      	ldrb	r3, [r7, #11]
 801478e:	b29a      	uxth	r2, r3
 8014790:	4b0f      	ldr	r3, [pc, #60]	; (80147d0 <tcp_parseopt+0xe4>)
 8014792:	881b      	ldrh	r3, [r3, #0]
 8014794:	4413      	add	r3, r2
 8014796:	b29b      	uxth	r3, r3
 8014798:	3b02      	subs	r3, #2
 801479a:	b29a      	uxth	r2, r3
 801479c:	4b0c      	ldr	r3, [pc, #48]	; (80147d0 <tcp_parseopt+0xe4>)
 801479e:	801a      	strh	r2, [r3, #0]
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 80147a0:	4b0b      	ldr	r3, [pc, #44]	; (80147d0 <tcp_parseopt+0xe4>)
 80147a2:	881a      	ldrh	r2, [r3, #0]
 80147a4:	4b09      	ldr	r3, [pc, #36]	; (80147cc <tcp_parseopt+0xe0>)
 80147a6:	881b      	ldrh	r3, [r3, #0]
 80147a8:	429a      	cmp	r2, r3
 80147aa:	d3b5      	bcc.n	8014718 <tcp_parseopt+0x2c>
 80147ac:	e004      	b.n	80147b8 <tcp_parseopt+0xcc>
          return;
 80147ae:	bf00      	nop
 80147b0:	e002      	b.n	80147b8 <tcp_parseopt+0xcc>
            return;
 80147b2:	bf00      	nop
 80147b4:	e000      	b.n	80147b8 <tcp_parseopt+0xcc>
            return;
 80147b6:	bf00      	nop
      }
    }
  }
}
 80147b8:	3710      	adds	r7, #16
 80147ba:	46bd      	mov	sp, r7
 80147bc:	bd80      	pop	{r7, pc}
 80147be:	bf00      	nop
 80147c0:	08021424 	.word	0x08021424
 80147c4:	08021888 	.word	0x08021888
 80147c8:	08021470 	.word	0x08021470
 80147cc:	200008a8 	.word	0x200008a8
 80147d0:	200008b0 	.word	0x200008b0

080147d4 <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
 80147d4:	b480      	push	{r7}
 80147d6:	af00      	add	r7, sp, #0
  recv_flags |= TF_CLOSED;
 80147d8:	4b05      	ldr	r3, [pc, #20]	; (80147f0 <tcp_trigger_input_pcb_close+0x1c>)
 80147da:	781b      	ldrb	r3, [r3, #0]
 80147dc:	f043 0310 	orr.w	r3, r3, #16
 80147e0:	b2da      	uxtb	r2, r3
 80147e2:	4b03      	ldr	r3, [pc, #12]	; (80147f0 <tcp_trigger_input_pcb_close+0x1c>)
 80147e4:	701a      	strb	r2, [r3, #0]
}
 80147e6:	bf00      	nop
 80147e8:	46bd      	mov	sp, r7
 80147ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80147ee:	4770      	bx	lr
 80147f0:	200008c1 	.word	0x200008c1

080147f4 <tcp_route>:
static err_t tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif);

/* tcp_route: common code that returns a fixed bound netif or calls ip_route */
static struct netif *
tcp_route(const struct tcp_pcb *pcb, const ip_addr_t *src, const ip_addr_t *dst)
{
 80147f4:	b580      	push	{r7, lr}
 80147f6:	b084      	sub	sp, #16
 80147f8:	af00      	add	r7, sp, #0
 80147fa:	60f8      	str	r0, [r7, #12]
 80147fc:	60b9      	str	r1, [r7, #8]
 80147fe:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(src); /* in case IPv4-only and source-based routing is disabled */

  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 8014800:	68fb      	ldr	r3, [r7, #12]
 8014802:	2b00      	cmp	r3, #0
 8014804:	d00a      	beq.n	801481c <tcp_route+0x28>
 8014806:	68fb      	ldr	r3, [r7, #12]
 8014808:	7a1b      	ldrb	r3, [r3, #8]
 801480a:	2b00      	cmp	r3, #0
 801480c:	d006      	beq.n	801481c <tcp_route+0x28>
    return netif_get_by_index(pcb->netif_idx);
 801480e:	68fb      	ldr	r3, [r7, #12]
 8014810:	7a1b      	ldrb	r3, [r3, #8]
 8014812:	4618      	mov	r0, r3
 8014814:	f7fb f8a0 	bl	800f958 <netif_get_by_index>
 8014818:	4603      	mov	r3, r0
 801481a:	e003      	b.n	8014824 <tcp_route+0x30>
  } else {
    return ip_route(src, dst);
 801481c:	6878      	ldr	r0, [r7, #4]
 801481e:	f003 feb5 	bl	801858c <ip4_route>
 8014822:	4603      	mov	r3, r0
  }
}
 8014824:	4618      	mov	r0, r3
 8014826:	3710      	adds	r7, #16
 8014828:	46bd      	mov	sp, r7
 801482a:	bd80      	pop	{r7, pc}

0801482c <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(const struct tcp_pcb *pcb, struct pbuf *p, u8_t hdrflags, u32_t seqno, u8_t optflags)
{
 801482c:	b590      	push	{r4, r7, lr}
 801482e:	b087      	sub	sp, #28
 8014830:	af00      	add	r7, sp, #0
 8014832:	60f8      	str	r0, [r7, #12]
 8014834:	60b9      	str	r1, [r7, #8]
 8014836:	603b      	str	r3, [r7, #0]
 8014838:	4613      	mov	r3, r2
 801483a:	71fb      	strb	r3, [r7, #7]
  struct tcp_seg *seg;
  u8_t optlen;

  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 801483c:	68fb      	ldr	r3, [r7, #12]
 801483e:	2b00      	cmp	r3, #0
 8014840:	d105      	bne.n	801484e <tcp_create_segment+0x22>
 8014842:	4b44      	ldr	r3, [pc, #272]	; (8014954 <tcp_create_segment+0x128>)
 8014844:	22a3      	movs	r2, #163	; 0xa3
 8014846:	4944      	ldr	r1, [pc, #272]	; (8014958 <tcp_create_segment+0x12c>)
 8014848:	4844      	ldr	r0, [pc, #272]	; (801495c <tcp_create_segment+0x130>)
 801484a:	f006 fa6d 	bl	801ad28 <iprintf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 801484e:	68bb      	ldr	r3, [r7, #8]
 8014850:	2b00      	cmp	r3, #0
 8014852:	d105      	bne.n	8014860 <tcp_create_segment+0x34>
 8014854:	4b3f      	ldr	r3, [pc, #252]	; (8014954 <tcp_create_segment+0x128>)
 8014856:	22a4      	movs	r2, #164	; 0xa4
 8014858:	4941      	ldr	r1, [pc, #260]	; (8014960 <tcp_create_segment+0x134>)
 801485a:	4840      	ldr	r0, [pc, #256]	; (801495c <tcp_create_segment+0x130>)
 801485c:	f006 fa64 	bl	801ad28 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8014860:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8014864:	009b      	lsls	r3, r3, #2
 8014866:	b2db      	uxtb	r3, r3
 8014868:	f003 0304 	and.w	r3, r3, #4
 801486c:	75fb      	strb	r3, [r7, #23]

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 801486e:	2003      	movs	r0, #3
 8014870:	f7fa fd82 	bl	800f378 <memp_malloc>
 8014874:	6138      	str	r0, [r7, #16]
 8014876:	693b      	ldr	r3, [r7, #16]
 8014878:	2b00      	cmp	r3, #0
 801487a:	d104      	bne.n	8014886 <tcp_create_segment+0x5a>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 801487c:	68b8      	ldr	r0, [r7, #8]
 801487e:	f7fb fbf5 	bl	801006c <pbuf_free>
    return NULL;
 8014882:	2300      	movs	r3, #0
 8014884:	e061      	b.n	801494a <tcp_create_segment+0x11e>
  }
  seg->flags = optflags;
 8014886:	693b      	ldr	r3, [r7, #16]
 8014888:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 801488c:	729a      	strb	r2, [r3, #10]
  seg->next = NULL;
 801488e:	693b      	ldr	r3, [r7, #16]
 8014890:	2200      	movs	r2, #0
 8014892:	601a      	str	r2, [r3, #0]
  seg->p = p;
 8014894:	693b      	ldr	r3, [r7, #16]
 8014896:	68ba      	ldr	r2, [r7, #8]
 8014898:	605a      	str	r2, [r3, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 801489a:	68bb      	ldr	r3, [r7, #8]
 801489c:	891a      	ldrh	r2, [r3, #8]
 801489e:	7dfb      	ldrb	r3, [r7, #23]
 80148a0:	b29b      	uxth	r3, r3
 80148a2:	429a      	cmp	r2, r3
 80148a4:	d205      	bcs.n	80148b2 <tcp_create_segment+0x86>
 80148a6:	4b2b      	ldr	r3, [pc, #172]	; (8014954 <tcp_create_segment+0x128>)
 80148a8:	22b0      	movs	r2, #176	; 0xb0
 80148aa:	492e      	ldr	r1, [pc, #184]	; (8014964 <tcp_create_segment+0x138>)
 80148ac:	482b      	ldr	r0, [pc, #172]	; (801495c <tcp_create_segment+0x130>)
 80148ae:	f006 fa3b 	bl	801ad28 <iprintf>
  seg->len = p->tot_len - optlen;
 80148b2:	68bb      	ldr	r3, [r7, #8]
 80148b4:	891a      	ldrh	r2, [r3, #8]
 80148b6:	7dfb      	ldrb	r3, [r7, #23]
 80148b8:	b29b      	uxth	r3, r3
 80148ba:	1ad3      	subs	r3, r2, r3
 80148bc:	b29a      	uxth	r2, r3
 80148be:	693b      	ldr	r3, [r7, #16]
 80148c0:	811a      	strh	r2, [r3, #8]
  LWIP_ASSERT("invalid optflags passed: TF_SEG_DATA_CHECKSUMMED",
              (optflags & TF_SEG_DATA_CHECKSUMMED) == 0);
#endif /* TCP_CHECKSUM_ON_COPY */

  /* build TCP header */
  if (pbuf_add_header(p, TCP_HLEN)) {
 80148c2:	2114      	movs	r1, #20
 80148c4:	68b8      	ldr	r0, [r7, #8]
 80148c6:	f7fb fb3b 	bl	800ff40 <pbuf_add_header>
 80148ca:	4603      	mov	r3, r0
 80148cc:	2b00      	cmp	r3, #0
 80148ce:	d004      	beq.n	80148da <tcp_create_segment+0xae>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no room for TCP header in pbuf.\n"));
    TCP_STATS_INC(tcp.err);
    tcp_seg_free(seg);
 80148d0:	6938      	ldr	r0, [r7, #16]
 80148d2:	f7fd f807 	bl	80118e4 <tcp_seg_free>
    return NULL;
 80148d6:	2300      	movs	r3, #0
 80148d8:	e037      	b.n	801494a <tcp_create_segment+0x11e>
  }
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 80148da:	693b      	ldr	r3, [r7, #16]
 80148dc:	685b      	ldr	r3, [r3, #4]
 80148de:	685a      	ldr	r2, [r3, #4]
 80148e0:	693b      	ldr	r3, [r7, #16]
 80148e2:	60da      	str	r2, [r3, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 80148e4:	68fb      	ldr	r3, [r7, #12]
 80148e6:	8ada      	ldrh	r2, [r3, #22]
 80148e8:	693b      	ldr	r3, [r7, #16]
 80148ea:	68dc      	ldr	r4, [r3, #12]
 80148ec:	4610      	mov	r0, r2
 80148ee:	f7fa f88d 	bl	800ea0c <lwip_htons>
 80148f2:	4603      	mov	r3, r0
 80148f4:	8023      	strh	r3, [r4, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 80148f6:	68fb      	ldr	r3, [r7, #12]
 80148f8:	8b1a      	ldrh	r2, [r3, #24]
 80148fa:	693b      	ldr	r3, [r7, #16]
 80148fc:	68dc      	ldr	r4, [r3, #12]
 80148fe:	4610      	mov	r0, r2
 8014900:	f7fa f884 	bl	800ea0c <lwip_htons>
 8014904:	4603      	mov	r3, r0
 8014906:	8063      	strh	r3, [r4, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 8014908:	693b      	ldr	r3, [r7, #16]
 801490a:	68dc      	ldr	r4, [r3, #12]
 801490c:	6838      	ldr	r0, [r7, #0]
 801490e:	f7fa f892 	bl	800ea36 <lwip_htonl>
 8014912:	4603      	mov	r3, r0
 8014914:	6063      	str	r3, [r4, #4]
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 8014916:	7dfb      	ldrb	r3, [r7, #23]
 8014918:	089b      	lsrs	r3, r3, #2
 801491a:	b2db      	uxtb	r3, r3
 801491c:	b29b      	uxth	r3, r3
 801491e:	3305      	adds	r3, #5
 8014920:	b29b      	uxth	r3, r3
 8014922:	031b      	lsls	r3, r3, #12
 8014924:	b29a      	uxth	r2, r3
 8014926:	79fb      	ldrb	r3, [r7, #7]
 8014928:	b29b      	uxth	r3, r3
 801492a:	4313      	orrs	r3, r2
 801492c:	b29a      	uxth	r2, r3
 801492e:	693b      	ldr	r3, [r7, #16]
 8014930:	68dc      	ldr	r4, [r3, #12]
 8014932:	4610      	mov	r0, r2
 8014934:	f7fa f86a 	bl	800ea0c <lwip_htons>
 8014938:	4603      	mov	r3, r0
 801493a:	81a3      	strh	r3, [r4, #12]
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
 801493c:	693b      	ldr	r3, [r7, #16]
 801493e:	68db      	ldr	r3, [r3, #12]
 8014940:	2200      	movs	r2, #0
 8014942:	749a      	strb	r2, [r3, #18]
 8014944:	2200      	movs	r2, #0
 8014946:	74da      	strb	r2, [r3, #19]
  return seg;
 8014948:	693b      	ldr	r3, [r7, #16]
}
 801494a:	4618      	mov	r0, r3
 801494c:	371c      	adds	r7, #28
 801494e:	46bd      	mov	sp, r7
 8014950:	bd90      	pop	{r4, r7, pc}
 8014952:	bf00      	nop
 8014954:	080218a4 	.word	0x080218a4
 8014958:	080218d8 	.word	0x080218d8
 801495c:	080218f8 	.word	0x080218f8
 8014960:	08021920 	.word	0x08021920
 8014964:	08021944 	.word	0x08021944

08014968 <tcp_pbuf_prealloc>:
#if TCP_OVERSIZE
static struct pbuf *
tcp_pbuf_prealloc(pbuf_layer layer, u16_t length, u16_t max_length,
                  u16_t *oversize, const struct tcp_pcb *pcb, u8_t apiflags,
                  u8_t first_seg)
{
 8014968:	b580      	push	{r7, lr}
 801496a:	b086      	sub	sp, #24
 801496c:	af00      	add	r7, sp, #0
 801496e:	607b      	str	r3, [r7, #4]
 8014970:	4603      	mov	r3, r0
 8014972:	73fb      	strb	r3, [r7, #15]
 8014974:	460b      	mov	r3, r1
 8014976:	81bb      	strh	r3, [r7, #12]
 8014978:	4613      	mov	r3, r2
 801497a:	817b      	strh	r3, [r7, #10]
  struct pbuf *p;
  u16_t alloc = length;
 801497c:	89bb      	ldrh	r3, [r7, #12]
 801497e:	82fb      	strh	r3, [r7, #22]

  LWIP_ASSERT("tcp_pbuf_prealloc: invalid oversize", oversize != NULL);
 8014980:	687b      	ldr	r3, [r7, #4]
 8014982:	2b00      	cmp	r3, #0
 8014984:	d105      	bne.n	8014992 <tcp_pbuf_prealloc+0x2a>
 8014986:	4b30      	ldr	r3, [pc, #192]	; (8014a48 <tcp_pbuf_prealloc+0xe0>)
 8014988:	22e8      	movs	r2, #232	; 0xe8
 801498a:	4930      	ldr	r1, [pc, #192]	; (8014a4c <tcp_pbuf_prealloc+0xe4>)
 801498c:	4830      	ldr	r0, [pc, #192]	; (8014a50 <tcp_pbuf_prealloc+0xe8>)
 801498e:	f006 f9cb 	bl	801ad28 <iprintf>
  LWIP_ASSERT("tcp_pbuf_prealloc: invalid pcb", pcb != NULL);
 8014992:	6a3b      	ldr	r3, [r7, #32]
 8014994:	2b00      	cmp	r3, #0
 8014996:	d105      	bne.n	80149a4 <tcp_pbuf_prealloc+0x3c>
 8014998:	4b2b      	ldr	r3, [pc, #172]	; (8014a48 <tcp_pbuf_prealloc+0xe0>)
 801499a:	22e9      	movs	r2, #233	; 0xe9
 801499c:	492d      	ldr	r1, [pc, #180]	; (8014a54 <tcp_pbuf_prealloc+0xec>)
 801499e:	482c      	ldr	r0, [pc, #176]	; (8014a50 <tcp_pbuf_prealloc+0xe8>)
 80149a0:	f006 f9c2 	bl	801ad28 <iprintf>
  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(apiflags);
  LWIP_UNUSED_ARG(first_seg);
  alloc = max_length;
#else /* LWIP_NETIF_TX_SINGLE_PBUF */
  if (length < max_length) {
 80149a4:	89ba      	ldrh	r2, [r7, #12]
 80149a6:	897b      	ldrh	r3, [r7, #10]
 80149a8:	429a      	cmp	r2, r3
 80149aa:	d221      	bcs.n	80149f0 <tcp_pbuf_prealloc+0x88>
     *
     * Did the user set TCP_WRITE_FLAG_MORE?
     *
     * Will the Nagle algorithm defer transmission of this segment?
     */
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 80149ac:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80149b0:	f003 0302 	and.w	r3, r3, #2
 80149b4:	2b00      	cmp	r3, #0
 80149b6:	d111      	bne.n	80149dc <tcp_pbuf_prealloc+0x74>
        (!(pcb->flags & TF_NODELAY) &&
 80149b8:	6a3b      	ldr	r3, [r7, #32]
 80149ba:	8b5b      	ldrh	r3, [r3, #26]
 80149bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 80149c0:	2b00      	cmp	r3, #0
 80149c2:	d115      	bne.n	80149f0 <tcp_pbuf_prealloc+0x88>
        (!(pcb->flags & TF_NODELAY) &&
 80149c4:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80149c8:	2b00      	cmp	r3, #0
 80149ca:	d007      	beq.n	80149dc <tcp_pbuf_prealloc+0x74>
         (!first_seg ||
          pcb->unsent != NULL ||
 80149cc:	6a3b      	ldr	r3, [r7, #32]
 80149ce:	6edb      	ldr	r3, [r3, #108]	; 0x6c
         (!first_seg ||
 80149d0:	2b00      	cmp	r3, #0
 80149d2:	d103      	bne.n	80149dc <tcp_pbuf_prealloc+0x74>
          pcb->unacked != NULL))) {
 80149d4:	6a3b      	ldr	r3, [r7, #32]
 80149d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
          pcb->unsent != NULL ||
 80149d8:	2b00      	cmp	r3, #0
 80149da:	d009      	beq.n	80149f0 <tcp_pbuf_prealloc+0x88>
      alloc = LWIP_MIN(max_length, LWIP_MEM_ALIGN_SIZE(TCP_OVERSIZE_CALC_LENGTH(length)));
 80149dc:	89bb      	ldrh	r3, [r7, #12]
 80149de:	f203 231b 	addw	r3, r3, #539	; 0x21b
 80149e2:	f023 0203 	bic.w	r2, r3, #3
 80149e6:	897b      	ldrh	r3, [r7, #10]
 80149e8:	4293      	cmp	r3, r2
 80149ea:	bf28      	it	cs
 80149ec:	4613      	movcs	r3, r2
 80149ee:	82fb      	strh	r3, [r7, #22]
    }
  }
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */
  p = pbuf_alloc(layer, alloc, PBUF_RAM);
 80149f0:	8af9      	ldrh	r1, [r7, #22]
 80149f2:	7bfb      	ldrb	r3, [r7, #15]
 80149f4:	f44f 7220 	mov.w	r2, #640	; 0x280
 80149f8:	4618      	mov	r0, r3
 80149fa:	f7fb f857 	bl	800faac <pbuf_alloc>
 80149fe:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8014a00:	693b      	ldr	r3, [r7, #16]
 8014a02:	2b00      	cmp	r3, #0
 8014a04:	d101      	bne.n	8014a0a <tcp_pbuf_prealloc+0xa2>
    return NULL;
 8014a06:	2300      	movs	r3, #0
 8014a08:	e019      	b.n	8014a3e <tcp_pbuf_prealloc+0xd6>
  }
  LWIP_ASSERT("need unchained pbuf", p->next == NULL);
 8014a0a:	693b      	ldr	r3, [r7, #16]
 8014a0c:	681b      	ldr	r3, [r3, #0]
 8014a0e:	2b00      	cmp	r3, #0
 8014a10:	d006      	beq.n	8014a20 <tcp_pbuf_prealloc+0xb8>
 8014a12:	4b0d      	ldr	r3, [pc, #52]	; (8014a48 <tcp_pbuf_prealloc+0xe0>)
 8014a14:	f240 120b 	movw	r2, #267	; 0x10b
 8014a18:	490f      	ldr	r1, [pc, #60]	; (8014a58 <tcp_pbuf_prealloc+0xf0>)
 8014a1a:	480d      	ldr	r0, [pc, #52]	; (8014a50 <tcp_pbuf_prealloc+0xe8>)
 8014a1c:	f006 f984 	bl	801ad28 <iprintf>
  *oversize = p->len - length;
 8014a20:	693b      	ldr	r3, [r7, #16]
 8014a22:	895a      	ldrh	r2, [r3, #10]
 8014a24:	89bb      	ldrh	r3, [r7, #12]
 8014a26:	1ad3      	subs	r3, r2, r3
 8014a28:	b29a      	uxth	r2, r3
 8014a2a:	687b      	ldr	r3, [r7, #4]
 8014a2c:	801a      	strh	r2, [r3, #0]
  /* trim p->len to the currently used size */
  p->len = p->tot_len = length;
 8014a2e:	693b      	ldr	r3, [r7, #16]
 8014a30:	89ba      	ldrh	r2, [r7, #12]
 8014a32:	811a      	strh	r2, [r3, #8]
 8014a34:	693b      	ldr	r3, [r7, #16]
 8014a36:	891a      	ldrh	r2, [r3, #8]
 8014a38:	693b      	ldr	r3, [r7, #16]
 8014a3a:	815a      	strh	r2, [r3, #10]
  return p;
 8014a3c:	693b      	ldr	r3, [r7, #16]
}
 8014a3e:	4618      	mov	r0, r3
 8014a40:	3718      	adds	r7, #24
 8014a42:	46bd      	mov	sp, r7
 8014a44:	bd80      	pop	{r7, pc}
 8014a46:	bf00      	nop
 8014a48:	080218a4 	.word	0x080218a4
 8014a4c:	0802195c 	.word	0x0802195c
 8014a50:	080218f8 	.word	0x080218f8
 8014a54:	08021980 	.word	0x08021980
 8014a58:	080219a0 	.word	0x080219a0

08014a5c <tcp_write_checks>:
 * @param len length of data to send (checked agains snd_buf)
 * @return ERR_OK if tcp_write is allowed to proceed, another err_t otherwise
 */
static err_t
tcp_write_checks(struct tcp_pcb *pcb, u16_t len)
{
 8014a5c:	b580      	push	{r7, lr}
 8014a5e:	b082      	sub	sp, #8
 8014a60:	af00      	add	r7, sp, #0
 8014a62:	6078      	str	r0, [r7, #4]
 8014a64:	460b      	mov	r3, r1
 8014a66:	807b      	strh	r3, [r7, #2]
  LWIP_ASSERT("tcp_write_checks: invalid pcb", pcb != NULL);
 8014a68:	687b      	ldr	r3, [r7, #4]
 8014a6a:	2b00      	cmp	r3, #0
 8014a6c:	d106      	bne.n	8014a7c <tcp_write_checks+0x20>
 8014a6e:	4b33      	ldr	r3, [pc, #204]	; (8014b3c <tcp_write_checks+0xe0>)
 8014a70:	f240 1233 	movw	r2, #307	; 0x133
 8014a74:	4932      	ldr	r1, [pc, #200]	; (8014b40 <tcp_write_checks+0xe4>)
 8014a76:	4833      	ldr	r0, [pc, #204]	; (8014b44 <tcp_write_checks+0xe8>)
 8014a78:	f006 f956 	bl	801ad28 <iprintf>

  /* connection is in invalid state for data transmission? */
  if ((pcb->state != ESTABLISHED) &&
 8014a7c:	687b      	ldr	r3, [r7, #4]
 8014a7e:	7d1b      	ldrb	r3, [r3, #20]
 8014a80:	2b04      	cmp	r3, #4
 8014a82:	d00e      	beq.n	8014aa2 <tcp_write_checks+0x46>
      (pcb->state != CLOSE_WAIT) &&
 8014a84:	687b      	ldr	r3, [r7, #4]
 8014a86:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != ESTABLISHED) &&
 8014a88:	2b07      	cmp	r3, #7
 8014a8a:	d00a      	beq.n	8014aa2 <tcp_write_checks+0x46>
      (pcb->state != SYN_SENT) &&
 8014a8c:	687b      	ldr	r3, [r7, #4]
 8014a8e:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != CLOSE_WAIT) &&
 8014a90:	2b02      	cmp	r3, #2
 8014a92:	d006      	beq.n	8014aa2 <tcp_write_checks+0x46>
      (pcb->state != SYN_RCVD)) {
 8014a94:	687b      	ldr	r3, [r7, #4]
 8014a96:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != SYN_SENT) &&
 8014a98:	2b03      	cmp	r3, #3
 8014a9a:	d002      	beq.n	8014aa2 <tcp_write_checks+0x46>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_STATE | LWIP_DBG_LEVEL_SEVERE, ("tcp_write() called in invalid state\n"));
    return ERR_CONN;
 8014a9c:	f06f 030a 	mvn.w	r3, #10
 8014aa0:	e048      	b.n	8014b34 <tcp_write_checks+0xd8>
  } else if (len == 0) {
 8014aa2:	887b      	ldrh	r3, [r7, #2]
 8014aa4:	2b00      	cmp	r3, #0
 8014aa6:	d101      	bne.n	8014aac <tcp_write_checks+0x50>
    return ERR_OK;
 8014aa8:	2300      	movs	r3, #0
 8014aaa:	e043      	b.n	8014b34 <tcp_write_checks+0xd8>
  }

  /* fail on too much data */
  if (len > pcb->snd_buf) {
 8014aac:	687b      	ldr	r3, [r7, #4]
 8014aae:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 8014ab2:	887a      	ldrh	r2, [r7, #2]
 8014ab4:	429a      	cmp	r2, r3
 8014ab6:	d909      	bls.n	8014acc <tcp_write_checks+0x70>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too much data (len=%"U16_F" > snd_buf=%"TCPWNDSIZE_F")\n",
                len, pcb->snd_buf));
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8014ab8:	687b      	ldr	r3, [r7, #4]
 8014aba:	8b5b      	ldrh	r3, [r3, #26]
 8014abc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8014ac0:	b29a      	uxth	r2, r3
 8014ac2:	687b      	ldr	r3, [r7, #4]
 8014ac4:	835a      	strh	r2, [r3, #26]
    return ERR_MEM;
 8014ac6:	f04f 33ff 	mov.w	r3, #4294967295
 8014aca:	e033      	b.n	8014b34 <tcp_write_checks+0xd8>
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: queuelen: %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));

  /* If total number of pbufs on the unsent/unacked queues exceeds the
   * configured maximum, return an error */
  /* check for configured max queuelen and possible overflow */
  if (pcb->snd_queuelen >= LWIP_MIN(TCP_SND_QUEUELEN, (TCP_SNDQUEUELEN_OVERFLOW + 1))) {
 8014acc:	687b      	ldr	r3, [r7, #4]
 8014ace:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8014ad2:	2b08      	cmp	r3, #8
 8014ad4:	d909      	bls.n	8014aea <tcp_write_checks+0x8e>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too long queue %"U16_F" (max %"U16_F")\n",
                pcb->snd_queuelen, (u16_t)TCP_SND_QUEUELEN));
    TCP_STATS_INC(tcp.memerr);
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8014ad6:	687b      	ldr	r3, [r7, #4]
 8014ad8:	8b5b      	ldrh	r3, [r3, #26]
 8014ada:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8014ade:	b29a      	uxth	r2, r3
 8014ae0:	687b      	ldr	r3, [r7, #4]
 8014ae2:	835a      	strh	r2, [r3, #26]
    return ERR_MEM;
 8014ae4:	f04f 33ff 	mov.w	r3, #4294967295
 8014ae8:	e024      	b.n	8014b34 <tcp_write_checks+0xd8>
  }
  if (pcb->snd_queuelen != 0) {
 8014aea:	687b      	ldr	r3, [r7, #4]
 8014aec:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8014af0:	2b00      	cmp	r3, #0
 8014af2:	d00f      	beq.n	8014b14 <tcp_write_checks+0xb8>
    LWIP_ASSERT("tcp_write: pbufs on queue => at least one queue non-empty",
 8014af4:	687b      	ldr	r3, [r7, #4]
 8014af6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8014af8:	2b00      	cmp	r3, #0
 8014afa:	d11a      	bne.n	8014b32 <tcp_write_checks+0xd6>
 8014afc:	687b      	ldr	r3, [r7, #4]
 8014afe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014b00:	2b00      	cmp	r3, #0
 8014b02:	d116      	bne.n	8014b32 <tcp_write_checks+0xd6>
 8014b04:	4b0d      	ldr	r3, [pc, #52]	; (8014b3c <tcp_write_checks+0xe0>)
 8014b06:	f44f 72ab 	mov.w	r2, #342	; 0x156
 8014b0a:	490f      	ldr	r1, [pc, #60]	; (8014b48 <tcp_write_checks+0xec>)
 8014b0c:	480d      	ldr	r0, [pc, #52]	; (8014b44 <tcp_write_checks+0xe8>)
 8014b0e:	f006 f90b 	bl	801ad28 <iprintf>
 8014b12:	e00e      	b.n	8014b32 <tcp_write_checks+0xd6>
                pcb->unacked != NULL || pcb->unsent != NULL);
  } else {
    LWIP_ASSERT("tcp_write: no pbufs on queue => both queues empty",
 8014b14:	687b      	ldr	r3, [r7, #4]
 8014b16:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8014b18:	2b00      	cmp	r3, #0
 8014b1a:	d103      	bne.n	8014b24 <tcp_write_checks+0xc8>
 8014b1c:	687b      	ldr	r3, [r7, #4]
 8014b1e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014b20:	2b00      	cmp	r3, #0
 8014b22:	d006      	beq.n	8014b32 <tcp_write_checks+0xd6>
 8014b24:	4b05      	ldr	r3, [pc, #20]	; (8014b3c <tcp_write_checks+0xe0>)
 8014b26:	f240 1259 	movw	r2, #345	; 0x159
 8014b2a:	4908      	ldr	r1, [pc, #32]	; (8014b4c <tcp_write_checks+0xf0>)
 8014b2c:	4805      	ldr	r0, [pc, #20]	; (8014b44 <tcp_write_checks+0xe8>)
 8014b2e:	f006 f8fb 	bl	801ad28 <iprintf>
                pcb->unacked == NULL && pcb->unsent == NULL);
  }
  return ERR_OK;
 8014b32:	2300      	movs	r3, #0
}
 8014b34:	4618      	mov	r0, r3
 8014b36:	3708      	adds	r7, #8
 8014b38:	46bd      	mov	sp, r7
 8014b3a:	bd80      	pop	{r7, pc}
 8014b3c:	080218a4 	.word	0x080218a4
 8014b40:	080219b4 	.word	0x080219b4
 8014b44:	080218f8 	.word	0x080218f8
 8014b48:	080219d4 	.word	0x080219d4
 8014b4c:	08021a10 	.word	0x08021a10

08014b50 <tcp_write>:
 * - TCP_WRITE_FLAG_MORE (0x02) for TCP connection, PSH flag will not be set on last segment sent,
 * @return ERR_OK if enqueued, another err_t on error
 */
err_t
tcp_write(struct tcp_pcb *pcb, const void *arg, u16_t len, u8_t apiflags)
{
 8014b50:	b590      	push	{r4, r7, lr}
 8014b52:	b09b      	sub	sp, #108	; 0x6c
 8014b54:	af04      	add	r7, sp, #16
 8014b56:	60f8      	str	r0, [r7, #12]
 8014b58:	60b9      	str	r1, [r7, #8]
 8014b5a:	4611      	mov	r1, r2
 8014b5c:	461a      	mov	r2, r3
 8014b5e:	460b      	mov	r3, r1
 8014b60:	80fb      	strh	r3, [r7, #6]
 8014b62:	4613      	mov	r3, r2
 8014b64:	717b      	strb	r3, [r7, #5]
  struct pbuf *concat_p = NULL;
 8014b66:	2300      	movs	r3, #0
 8014b68:	657b      	str	r3, [r7, #84]	; 0x54
  struct tcp_seg *last_unsent = NULL, *seg = NULL, *prev_seg = NULL, *queue = NULL;
 8014b6a:	2300      	movs	r3, #0
 8014b6c:	653b      	str	r3, [r7, #80]	; 0x50
 8014b6e:	2300      	movs	r3, #0
 8014b70:	64fb      	str	r3, [r7, #76]	; 0x4c
 8014b72:	2300      	movs	r3, #0
 8014b74:	64bb      	str	r3, [r7, #72]	; 0x48
 8014b76:	2300      	movs	r3, #0
 8014b78:	647b      	str	r3, [r7, #68]	; 0x44
  u16_t pos = 0; /* position in 'arg' data */
 8014b7a:	2300      	movs	r3, #0
 8014b7c:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
  u16_t queuelen;
  u8_t optlen;
  u8_t optflags = 0;
 8014b80:	2300      	movs	r3, #0
 8014b82:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
#if TCP_OVERSIZE
  u16_t oversize = 0;
 8014b86:	2300      	movs	r3, #0
 8014b88:	827b      	strh	r3, [r7, #18]
  u16_t oversize_used = 0;
 8014b8a:	2300      	movs	r3, #0
 8014b8c:	87fb      	strh	r3, [r7, #62]	; 0x3e
#if TCP_OVERSIZE_DBGCHECK
  u16_t oversize_add = 0;
#endif /* TCP_OVERSIZE_DBGCHECK*/
#endif /* TCP_OVERSIZE */
  u16_t extendlen = 0;
 8014b8e:	2300      	movs	r3, #0
 8014b90:	87bb      	strh	r3, [r7, #60]	; 0x3c
  u16_t concat_chksummed = 0;
#endif /* TCP_CHECKSUM_ON_COPY */
  err_t err;
  u16_t mss_local;

  LWIP_ERROR("tcp_write: invalid pcb", pcb != NULL, return ERR_ARG);
 8014b92:	68fb      	ldr	r3, [r7, #12]
 8014b94:	2b00      	cmp	r3, #0
 8014b96:	d109      	bne.n	8014bac <tcp_write+0x5c>
 8014b98:	4ba5      	ldr	r3, [pc, #660]	; (8014e30 <tcp_write+0x2e0>)
 8014b9a:	f44f 72cf 	mov.w	r2, #414	; 0x19e
 8014b9e:	49a5      	ldr	r1, [pc, #660]	; (8014e34 <tcp_write+0x2e4>)
 8014ba0:	48a5      	ldr	r0, [pc, #660]	; (8014e38 <tcp_write+0x2e8>)
 8014ba2:	f006 f8c1 	bl	801ad28 <iprintf>
 8014ba6:	f06f 030f 	mvn.w	r3, #15
 8014baa:	e32c      	b.n	8015206 <tcp_write+0x6b6>

  /* don't allocate segments bigger than half the maximum window we ever received */
  mss_local = LWIP_MIN(pcb->mss, TCPWND_MIN16(pcb->snd_wnd_max / 2));
 8014bac:	68fb      	ldr	r3, [r7, #12]
 8014bae:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8014bb2:	085b      	lsrs	r3, r3, #1
 8014bb4:	b29a      	uxth	r2, r3
 8014bb6:	68fb      	ldr	r3, [r7, #12]
 8014bb8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8014bba:	4293      	cmp	r3, r2
 8014bbc:	bf28      	it	cs
 8014bbe:	4613      	movcs	r3, r2
 8014bc0:	84bb      	strh	r3, [r7, #36]	; 0x24
  mss_local = mss_local ? mss_local : pcb->mss;
 8014bc2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8014bc4:	2b00      	cmp	r3, #0
 8014bc6:	d102      	bne.n	8014bce <tcp_write+0x7e>
 8014bc8:	68fb      	ldr	r3, [r7, #12]
 8014bca:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8014bcc:	e000      	b.n	8014bd0 <tcp_write+0x80>
 8014bce:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8014bd0:	84bb      	strh	r3, [r7, #36]	; 0x24
  apiflags |= TCP_WRITE_FLAG_COPY;
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_write(pcb=%p, data=%p, len=%"U16_F", apiflags=%"U16_F")\n",
                                 (void *)pcb, arg, len, (u16_t)apiflags));
  LWIP_ERROR("tcp_write: arg == NULL (programmer violates API)",
 8014bd2:	68bb      	ldr	r3, [r7, #8]
 8014bd4:	2b00      	cmp	r3, #0
 8014bd6:	d109      	bne.n	8014bec <tcp_write+0x9c>
 8014bd8:	4b95      	ldr	r3, [pc, #596]	; (8014e30 <tcp_write+0x2e0>)
 8014bda:	f44f 72d7 	mov.w	r2, #430	; 0x1ae
 8014bde:	4997      	ldr	r1, [pc, #604]	; (8014e3c <tcp_write+0x2ec>)
 8014be0:	4895      	ldr	r0, [pc, #596]	; (8014e38 <tcp_write+0x2e8>)
 8014be2:	f006 f8a1 	bl	801ad28 <iprintf>
 8014be6:	f06f 030f 	mvn.w	r3, #15
 8014bea:	e30c      	b.n	8015206 <tcp_write+0x6b6>
             arg != NULL, return ERR_ARG;);

  err = tcp_write_checks(pcb, len);
 8014bec:	88fb      	ldrh	r3, [r7, #6]
 8014bee:	4619      	mov	r1, r3
 8014bf0:	68f8      	ldr	r0, [r7, #12]
 8014bf2:	f7ff ff33 	bl	8014a5c <tcp_write_checks>
 8014bf6:	4603      	mov	r3, r0
 8014bf8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  if (err != ERR_OK) {
 8014bfc:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 8014c00:	2b00      	cmp	r3, #0
 8014c02:	d002      	beq.n	8014c0a <tcp_write+0xba>
    return err;
 8014c04:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 8014c08:	e2fd      	b.n	8015206 <tcp_write+0x6b6>
  }
  queuelen = pcb->snd_queuelen;
 8014c0a:	68fb      	ldr	r3, [r7, #12]
 8014c0c:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8014c10:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
    /* ensure that segments can hold at least one data byte... */
    mss_local = LWIP_MAX(mss_local, LWIP_TCP_OPT_LEN_TS + 1);
  } else
#endif /* LWIP_TCP_TIMESTAMPS */
  {
    optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8014c14:	2300      	movs	r3, #0
 8014c16:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
   *
   * pos records progress as data is segmented.
   */

  /* Find the tail of the unsent queue. */
  if (pcb->unsent != NULL) {
 8014c1a:	68fb      	ldr	r3, [r7, #12]
 8014c1c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014c1e:	2b00      	cmp	r3, #0
 8014c20:	f000 80f7 	beq.w	8014e12 <tcp_write+0x2c2>
    u16_t space;
    u16_t unsent_optlen;

    /* @todo: this could be sped up by keeping last_unsent in the pcb */
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8014c24:	68fb      	ldr	r3, [r7, #12]
 8014c26:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014c28:	653b      	str	r3, [r7, #80]	; 0x50
 8014c2a:	e002      	b.n	8014c32 <tcp_write+0xe2>
         last_unsent = last_unsent->next);
 8014c2c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014c2e:	681b      	ldr	r3, [r3, #0]
 8014c30:	653b      	str	r3, [r7, #80]	; 0x50
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8014c32:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014c34:	681b      	ldr	r3, [r3, #0]
 8014c36:	2b00      	cmp	r3, #0
 8014c38:	d1f8      	bne.n	8014c2c <tcp_write+0xdc>

    /* Usable space at the end of the last unsent segment */
    unsent_optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(last_unsent->flags, pcb);
 8014c3a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014c3c:	7a9b      	ldrb	r3, [r3, #10]
 8014c3e:	009b      	lsls	r3, r3, #2
 8014c40:	b29b      	uxth	r3, r3
 8014c42:	f003 0304 	and.w	r3, r3, #4
 8014c46:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("mss_local is too small", mss_local >= last_unsent->len + unsent_optlen);
 8014c48:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8014c4a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014c4c:	891b      	ldrh	r3, [r3, #8]
 8014c4e:	4619      	mov	r1, r3
 8014c50:	8c3b      	ldrh	r3, [r7, #32]
 8014c52:	440b      	add	r3, r1
 8014c54:	429a      	cmp	r2, r3
 8014c56:	da06      	bge.n	8014c66 <tcp_write+0x116>
 8014c58:	4b75      	ldr	r3, [pc, #468]	; (8014e30 <tcp_write+0x2e0>)
 8014c5a:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 8014c5e:	4978      	ldr	r1, [pc, #480]	; (8014e40 <tcp_write+0x2f0>)
 8014c60:	4875      	ldr	r0, [pc, #468]	; (8014e38 <tcp_write+0x2e8>)
 8014c62:	f006 f861 	bl	801ad28 <iprintf>
    space = mss_local - (last_unsent->len + unsent_optlen);
 8014c66:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014c68:	891a      	ldrh	r2, [r3, #8]
 8014c6a:	8c3b      	ldrh	r3, [r7, #32]
 8014c6c:	4413      	add	r3, r2
 8014c6e:	b29b      	uxth	r3, r3
 8014c70:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8014c72:	1ad3      	subs	r3, r2, r3
 8014c74:	877b      	strh	r3, [r7, #58]	; 0x3a
#if TCP_OVERSIZE_DBGCHECK
    /* check that pcb->unsent_oversize matches last_unsent->oversize_left */
    LWIP_ASSERT("unsent_oversize mismatch (pcb vs. last_unsent)",
                pcb->unsent_oversize == last_unsent->oversize_left);
#endif /* TCP_OVERSIZE_DBGCHECK */
    oversize = pcb->unsent_oversize;
 8014c76:	68fb      	ldr	r3, [r7, #12]
 8014c78:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8014c7c:	827b      	strh	r3, [r7, #18]
    if (oversize > 0) {
 8014c7e:	8a7b      	ldrh	r3, [r7, #18]
 8014c80:	2b00      	cmp	r3, #0
 8014c82:	d027      	beq.n	8014cd4 <tcp_write+0x184>
      LWIP_ASSERT("inconsistent oversize vs. space", oversize <= space);
 8014c84:	8a7b      	ldrh	r3, [r7, #18]
 8014c86:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8014c88:	429a      	cmp	r2, r3
 8014c8a:	d206      	bcs.n	8014c9a <tcp_write+0x14a>
 8014c8c:	4b68      	ldr	r3, [pc, #416]	; (8014e30 <tcp_write+0x2e0>)
 8014c8e:	f44f 72fc 	mov.w	r2, #504	; 0x1f8
 8014c92:	496c      	ldr	r1, [pc, #432]	; (8014e44 <tcp_write+0x2f4>)
 8014c94:	4868      	ldr	r0, [pc, #416]	; (8014e38 <tcp_write+0x2e8>)
 8014c96:	f006 f847 	bl	801ad28 <iprintf>
      seg = last_unsent;
 8014c9a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014c9c:	64fb      	str	r3, [r7, #76]	; 0x4c
      oversize_used = LWIP_MIN(space, LWIP_MIN(oversize, len));
 8014c9e:	8a7b      	ldrh	r3, [r7, #18]
 8014ca0:	88fa      	ldrh	r2, [r7, #6]
 8014ca2:	429a      	cmp	r2, r3
 8014ca4:	d901      	bls.n	8014caa <tcp_write+0x15a>
 8014ca6:	8a7b      	ldrh	r3, [r7, #18]
 8014ca8:	e000      	b.n	8014cac <tcp_write+0x15c>
 8014caa:	88fb      	ldrh	r3, [r7, #6]
 8014cac:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8014cae:	4293      	cmp	r3, r2
 8014cb0:	bfa8      	it	ge
 8014cb2:	4613      	movge	r3, r2
 8014cb4:	87fb      	strh	r3, [r7, #62]	; 0x3e
      pos += oversize_used;
 8014cb6:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8014cba:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8014cbc:	4413      	add	r3, r2
 8014cbe:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
      oversize -= oversize_used;
 8014cc2:	8a7a      	ldrh	r2, [r7, #18]
 8014cc4:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8014cc6:	1ad3      	subs	r3, r2, r3
 8014cc8:	b29b      	uxth	r3, r3
 8014cca:	827b      	strh	r3, [r7, #18]
      space -= oversize_used;
 8014ccc:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8014cce:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8014cd0:	1ad3      	subs	r3, r2, r3
 8014cd2:	877b      	strh	r3, [r7, #58]	; 0x3a
    }
    /* now we are either finished or oversize is zero */
    LWIP_ASSERT("inconsistent oversize vs. len", (oversize == 0) || (pos == len));
 8014cd4:	8a7b      	ldrh	r3, [r7, #18]
 8014cd6:	2b00      	cmp	r3, #0
 8014cd8:	d00b      	beq.n	8014cf2 <tcp_write+0x1a2>
 8014cda:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8014cde:	88fb      	ldrh	r3, [r7, #6]
 8014ce0:	429a      	cmp	r2, r3
 8014ce2:	d006      	beq.n	8014cf2 <tcp_write+0x1a2>
 8014ce4:	4b52      	ldr	r3, [pc, #328]	; (8014e30 <tcp_write+0x2e0>)
 8014ce6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8014cea:	4957      	ldr	r1, [pc, #348]	; (8014e48 <tcp_write+0x2f8>)
 8014cec:	4852      	ldr	r0, [pc, #328]	; (8014e38 <tcp_write+0x2e8>)
 8014cee:	f006 f81b 	bl	801ad28 <iprintf>
     *
     * This phase is skipped for LWIP_NETIF_TX_SINGLE_PBUF as we could only execute
     * it after rexmit puts a segment from unacked to unsent and at this point,
     * oversize info is lost.
     */
    if ((pos < len) && (space > 0) && (last_unsent->len > 0)) {
 8014cf2:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8014cf6:	88fb      	ldrh	r3, [r7, #6]
 8014cf8:	429a      	cmp	r2, r3
 8014cfa:	f080 8168 	bcs.w	8014fce <tcp_write+0x47e>
 8014cfe:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8014d00:	2b00      	cmp	r3, #0
 8014d02:	f000 8164 	beq.w	8014fce <tcp_write+0x47e>
 8014d06:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014d08:	891b      	ldrh	r3, [r3, #8]
 8014d0a:	2b00      	cmp	r3, #0
 8014d0c:	f000 815f 	beq.w	8014fce <tcp_write+0x47e>
      u16_t seglen = LWIP_MIN(space, len - pos);
 8014d10:	88fa      	ldrh	r2, [r7, #6]
 8014d12:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8014d16:	1ad2      	subs	r2, r2, r3
 8014d18:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8014d1a:	4293      	cmp	r3, r2
 8014d1c:	bfa8      	it	ge
 8014d1e:	4613      	movge	r3, r2
 8014d20:	83fb      	strh	r3, [r7, #30]
      seg = last_unsent;
 8014d22:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014d24:	64fb      	str	r3, [r7, #76]	; 0x4c

      /* Create a pbuf with a copy or reference to seglen bytes. We
       * can use PBUF_RAW here since the data appears in the middle of
       * a segment. A header will never be prepended. */
      if (apiflags & TCP_WRITE_FLAG_COPY) {
 8014d26:	797b      	ldrb	r3, [r7, #5]
 8014d28:	f003 0301 	and.w	r3, r3, #1
 8014d2c:	2b00      	cmp	r3, #0
 8014d2e:	d027      	beq.n	8014d80 <tcp_write+0x230>
        /* Data is copied */
        if ((concat_p = tcp_pbuf_prealloc(PBUF_RAW, seglen, space, &oversize, pcb, apiflags, 1)) == NULL) {
 8014d30:	f107 0012 	add.w	r0, r7, #18
 8014d34:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8014d36:	8bf9      	ldrh	r1, [r7, #30]
 8014d38:	2301      	movs	r3, #1
 8014d3a:	9302      	str	r3, [sp, #8]
 8014d3c:	797b      	ldrb	r3, [r7, #5]
 8014d3e:	9301      	str	r3, [sp, #4]
 8014d40:	68fb      	ldr	r3, [r7, #12]
 8014d42:	9300      	str	r3, [sp, #0]
 8014d44:	4603      	mov	r3, r0
 8014d46:	2000      	movs	r0, #0
 8014d48:	f7ff fe0e 	bl	8014968 <tcp_pbuf_prealloc>
 8014d4c:	6578      	str	r0, [r7, #84]	; 0x54
 8014d4e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8014d50:	2b00      	cmp	r3, #0
 8014d52:	f000 8226 	beq.w	80151a2 <tcp_write+0x652>
          goto memerr;
        }
#if TCP_OVERSIZE_DBGCHECK
        oversize_add = oversize;
#endif /* TCP_OVERSIZE_DBGCHECK */
        TCP_DATA_COPY2(concat_p->payload, (const u8_t *)arg + pos, seglen, &concat_chksum, &concat_chksum_swapped);
 8014d56:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8014d58:	6858      	ldr	r0, [r3, #4]
 8014d5a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8014d5e:	68ba      	ldr	r2, [r7, #8]
 8014d60:	4413      	add	r3, r2
 8014d62:	8bfa      	ldrh	r2, [r7, #30]
 8014d64:	4619      	mov	r1, r3
 8014d66:	f005 f8f6 	bl	8019f56 <memcpy>
#if TCP_CHECKSUM_ON_COPY
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
        queuelen += pbuf_clen(concat_p);
 8014d6a:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8014d6c:	f7fb fa0c 	bl	8010188 <pbuf_clen>
 8014d70:	4603      	mov	r3, r0
 8014d72:	461a      	mov	r2, r3
 8014d74:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8014d78:	4413      	add	r3, r2
 8014d7a:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8014d7e:	e041      	b.n	8014e04 <tcp_write+0x2b4>
      } else {
        /* Data is not copied */
        /* If the last unsent pbuf is of type PBUF_ROM, try to extend it. */
        struct pbuf *p;
        for (p = last_unsent->p; p->next != NULL; p = p->next);
 8014d80:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014d82:	685b      	ldr	r3, [r3, #4]
 8014d84:	637b      	str	r3, [r7, #52]	; 0x34
 8014d86:	e002      	b.n	8014d8e <tcp_write+0x23e>
 8014d88:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014d8a:	681b      	ldr	r3, [r3, #0]
 8014d8c:	637b      	str	r3, [r7, #52]	; 0x34
 8014d8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014d90:	681b      	ldr	r3, [r3, #0]
 8014d92:	2b00      	cmp	r3, #0
 8014d94:	d1f8      	bne.n	8014d88 <tcp_write+0x238>
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 8014d96:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014d98:	7b1b      	ldrb	r3, [r3, #12]
 8014d9a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8014d9e:	2b00      	cmp	r3, #0
 8014da0:	d115      	bne.n	8014dce <tcp_write+0x27e>
            (const u8_t *)p->payload + p->len == (const u8_t *)arg) {
 8014da2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014da4:	685b      	ldr	r3, [r3, #4]
 8014da6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8014da8:	8952      	ldrh	r2, [r2, #10]
 8014daa:	4413      	add	r3, r2
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 8014dac:	68ba      	ldr	r2, [r7, #8]
 8014dae:	429a      	cmp	r2, r3
 8014db0:	d10d      	bne.n	8014dce <tcp_write+0x27e>
          LWIP_ASSERT("tcp_write: ROM pbufs cannot be oversized", pos == 0);
 8014db2:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8014db6:	2b00      	cmp	r3, #0
 8014db8:	d006      	beq.n	8014dc8 <tcp_write+0x278>
 8014dba:	4b1d      	ldr	r3, [pc, #116]	; (8014e30 <tcp_write+0x2e0>)
 8014dbc:	f240 2231 	movw	r2, #561	; 0x231
 8014dc0:	4922      	ldr	r1, [pc, #136]	; (8014e4c <tcp_write+0x2fc>)
 8014dc2:	481d      	ldr	r0, [pc, #116]	; (8014e38 <tcp_write+0x2e8>)
 8014dc4:	f005 ffb0 	bl	801ad28 <iprintf>
          extendlen = seglen;
 8014dc8:	8bfb      	ldrh	r3, [r7, #30]
 8014dca:	87bb      	strh	r3, [r7, #60]	; 0x3c
 8014dcc:	e01a      	b.n	8014e04 <tcp_write+0x2b4>
        } else {
          if ((concat_p = pbuf_alloc(PBUF_RAW, seglen, PBUF_ROM)) == NULL) {
 8014dce:	8bfb      	ldrh	r3, [r7, #30]
 8014dd0:	2201      	movs	r2, #1
 8014dd2:	4619      	mov	r1, r3
 8014dd4:	2000      	movs	r0, #0
 8014dd6:	f7fa fe69 	bl	800faac <pbuf_alloc>
 8014dda:	6578      	str	r0, [r7, #84]	; 0x54
 8014ddc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8014dde:	2b00      	cmp	r3, #0
 8014de0:	f000 81e1 	beq.w	80151a6 <tcp_write+0x656>
            LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                        ("tcp_write: could not allocate memory for zero-copy pbuf\n"));
            goto memerr;
          }
          /* reference the non-volatile payload data */
          ((struct pbuf_rom *)concat_p)->payload = (const u8_t *)arg + pos;
 8014de4:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8014de8:	68ba      	ldr	r2, [r7, #8]
 8014dea:	441a      	add	r2, r3
 8014dec:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8014dee:	605a      	str	r2, [r3, #4]
          queuelen += pbuf_clen(concat_p);
 8014df0:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8014df2:	f7fb f9c9 	bl	8010188 <pbuf_clen>
 8014df6:	4603      	mov	r3, r0
 8014df8:	461a      	mov	r2, r3
 8014dfa:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8014dfe:	4413      	add	r3, r2
 8014e00:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
                           &concat_chksum, &concat_chksum_swapped);
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
      }

      pos += seglen;
 8014e04:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8014e08:	8bfb      	ldrh	r3, [r7, #30]
 8014e0a:	4413      	add	r3, r2
 8014e0c:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 8014e10:	e0dd      	b.n	8014fce <tcp_write+0x47e>
    }
#endif /* !LWIP_NETIF_TX_SINGLE_PBUF */
  } else {
#if TCP_OVERSIZE
    LWIP_ASSERT("unsent_oversize mismatch (pcb->unsent is NULL)",
 8014e12:	68fb      	ldr	r3, [r7, #12]
 8014e14:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8014e18:	2b00      	cmp	r3, #0
 8014e1a:	f000 80d8 	beq.w	8014fce <tcp_write+0x47e>
 8014e1e:	4b04      	ldr	r3, [pc, #16]	; (8014e30 <tcp_write+0x2e0>)
 8014e20:	f240 224b 	movw	r2, #587	; 0x24b
 8014e24:	490a      	ldr	r1, [pc, #40]	; (8014e50 <tcp_write+0x300>)
 8014e26:	4804      	ldr	r0, [pc, #16]	; (8014e38 <tcp_write+0x2e8>)
 8014e28:	f005 ff7e 	bl	801ad28 <iprintf>
   * Phase 3: Create new segments.
   *
   * The new segments are chained together in the local 'queue'
   * variable, ready to be appended to pcb->unsent.
   */
  while (pos < len) {
 8014e2c:	e0cf      	b.n	8014fce <tcp_write+0x47e>
 8014e2e:	bf00      	nop
 8014e30:	080218a4 	.word	0x080218a4
 8014e34:	08021a44 	.word	0x08021a44
 8014e38:	080218f8 	.word	0x080218f8
 8014e3c:	08021a5c 	.word	0x08021a5c
 8014e40:	08021a90 	.word	0x08021a90
 8014e44:	08021aa8 	.word	0x08021aa8
 8014e48:	08021ac8 	.word	0x08021ac8
 8014e4c:	08021ae8 	.word	0x08021ae8
 8014e50:	08021b14 	.word	0x08021b14
    struct pbuf *p;
    u16_t left = len - pos;
 8014e54:	88fa      	ldrh	r2, [r7, #6]
 8014e56:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8014e5a:	1ad3      	subs	r3, r2, r3
 8014e5c:	83bb      	strh	r3, [r7, #28]
    u16_t max_len = mss_local - optlen;
 8014e5e:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8014e62:	b29b      	uxth	r3, r3
 8014e64:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8014e66:	1ad3      	subs	r3, r2, r3
 8014e68:	837b      	strh	r3, [r7, #26]
    u16_t seglen = LWIP_MIN(left, max_len);
 8014e6a:	8b7a      	ldrh	r2, [r7, #26]
 8014e6c:	8bbb      	ldrh	r3, [r7, #28]
 8014e6e:	4293      	cmp	r3, r2
 8014e70:	bf28      	it	cs
 8014e72:	4613      	movcs	r3, r2
 8014e74:	833b      	strh	r3, [r7, #24]
#if TCP_CHECKSUM_ON_COPY
    u16_t chksum = 0;
    u8_t chksum_swapped = 0;
#endif /* TCP_CHECKSUM_ON_COPY */

    if (apiflags & TCP_WRITE_FLAG_COPY) {
 8014e76:	797b      	ldrb	r3, [r7, #5]
 8014e78:	f003 0301 	and.w	r3, r3, #1
 8014e7c:	2b00      	cmp	r3, #0
 8014e7e:	d036      	beq.n	8014eee <tcp_write+0x39e>
      /* If copy is set, memory should be allocated and data copied
       * into pbuf */
      if ((p = tcp_pbuf_prealloc(PBUF_TRANSPORT, seglen + optlen, mss_local, &oversize, pcb, apiflags, queue == NULL)) == NULL) {
 8014e80:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8014e84:	b29a      	uxth	r2, r3
 8014e86:	8b3b      	ldrh	r3, [r7, #24]
 8014e88:	4413      	add	r3, r2
 8014e8a:	b299      	uxth	r1, r3
 8014e8c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8014e8e:	2b00      	cmp	r3, #0
 8014e90:	bf0c      	ite	eq
 8014e92:	2301      	moveq	r3, #1
 8014e94:	2300      	movne	r3, #0
 8014e96:	b2db      	uxtb	r3, r3
 8014e98:	f107 0012 	add.w	r0, r7, #18
 8014e9c:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8014e9e:	9302      	str	r3, [sp, #8]
 8014ea0:	797b      	ldrb	r3, [r7, #5]
 8014ea2:	9301      	str	r3, [sp, #4]
 8014ea4:	68fb      	ldr	r3, [r7, #12]
 8014ea6:	9300      	str	r3, [sp, #0]
 8014ea8:	4603      	mov	r3, r0
 8014eaa:	2036      	movs	r0, #54	; 0x36
 8014eac:	f7ff fd5c 	bl	8014968 <tcp_pbuf_prealloc>
 8014eb0:	6338      	str	r0, [r7, #48]	; 0x30
 8014eb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014eb4:	2b00      	cmp	r3, #0
 8014eb6:	f000 8178 	beq.w	80151aa <tcp_write+0x65a>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write : could not allocate memory for pbuf copy size %"U16_F"\n", seglen));
        goto memerr;
      }
      LWIP_ASSERT("tcp_write: check that first pbuf can hold the complete seglen",
 8014eba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014ebc:	895b      	ldrh	r3, [r3, #10]
 8014ebe:	8b3a      	ldrh	r2, [r7, #24]
 8014ec0:	429a      	cmp	r2, r3
 8014ec2:	d906      	bls.n	8014ed2 <tcp_write+0x382>
 8014ec4:	4b8c      	ldr	r3, [pc, #560]	; (80150f8 <tcp_write+0x5a8>)
 8014ec6:	f240 2267 	movw	r2, #615	; 0x267
 8014eca:	498c      	ldr	r1, [pc, #560]	; (80150fc <tcp_write+0x5ac>)
 8014ecc:	488c      	ldr	r0, [pc, #560]	; (8015100 <tcp_write+0x5b0>)
 8014ece:	f005 ff2b 	bl	801ad28 <iprintf>
                  (p->len >= seglen));
      TCP_DATA_COPY2((char *)p->payload + optlen, (const u8_t *)arg + pos, seglen, &chksum, &chksum_swapped);
 8014ed2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014ed4:	685a      	ldr	r2, [r3, #4]
 8014ed6:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8014eda:	18d0      	adds	r0, r2, r3
 8014edc:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8014ee0:	68ba      	ldr	r2, [r7, #8]
 8014ee2:	4413      	add	r3, r2
 8014ee4:	8b3a      	ldrh	r2, [r7, #24]
 8014ee6:	4619      	mov	r1, r3
 8014ee8:	f005 f835 	bl	8019f56 <memcpy>
 8014eec:	e02f      	b.n	8014f4e <tcp_write+0x3fe>
       * sent out on the link (as it has to be ACKed by the remote
       * party) we can safely use PBUF_ROM instead of PBUF_REF here.
       */
      struct pbuf *p2;
#if TCP_OVERSIZE
      LWIP_ASSERT("oversize == 0", oversize == 0);
 8014eee:	8a7b      	ldrh	r3, [r7, #18]
 8014ef0:	2b00      	cmp	r3, #0
 8014ef2:	d006      	beq.n	8014f02 <tcp_write+0x3b2>
 8014ef4:	4b80      	ldr	r3, [pc, #512]	; (80150f8 <tcp_write+0x5a8>)
 8014ef6:	f240 2271 	movw	r2, #625	; 0x271
 8014efa:	4982      	ldr	r1, [pc, #520]	; (8015104 <tcp_write+0x5b4>)
 8014efc:	4880      	ldr	r0, [pc, #512]	; (8015100 <tcp_write+0x5b0>)
 8014efe:	f005 ff13 	bl	801ad28 <iprintf>
#endif /* TCP_OVERSIZE */
      if ((p2 = pbuf_alloc(PBUF_TRANSPORT, seglen, PBUF_ROM)) == NULL) {
 8014f02:	8b3b      	ldrh	r3, [r7, #24]
 8014f04:	2201      	movs	r2, #1
 8014f06:	4619      	mov	r1, r3
 8014f08:	2036      	movs	r0, #54	; 0x36
 8014f0a:	f7fa fdcf 	bl	800faac <pbuf_alloc>
 8014f0e:	6178      	str	r0, [r7, #20]
 8014f10:	697b      	ldr	r3, [r7, #20]
 8014f12:	2b00      	cmp	r3, #0
 8014f14:	f000 814b 	beq.w	80151ae <tcp_write+0x65e>
        chksum_swapped = 1;
        chksum = SWAP_BYTES_IN_WORD(chksum);
      }
#endif /* TCP_CHECKSUM_ON_COPY */
      /* reference the non-volatile payload data */
      ((struct pbuf_rom *)p2)->payload = (const u8_t *)arg + pos;
 8014f18:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8014f1c:	68ba      	ldr	r2, [r7, #8]
 8014f1e:	441a      	add	r2, r3
 8014f20:	697b      	ldr	r3, [r7, #20]
 8014f22:	605a      	str	r2, [r3, #4]

      /* Second, allocate a pbuf for the headers. */
      if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 8014f24:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8014f28:	b29b      	uxth	r3, r3
 8014f2a:	f44f 7220 	mov.w	r2, #640	; 0x280
 8014f2e:	4619      	mov	r1, r3
 8014f30:	2036      	movs	r0, #54	; 0x36
 8014f32:	f7fa fdbb 	bl	800faac <pbuf_alloc>
 8014f36:	6338      	str	r0, [r7, #48]	; 0x30
 8014f38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014f3a:	2b00      	cmp	r3, #0
 8014f3c:	d103      	bne.n	8014f46 <tcp_write+0x3f6>
        /* If allocation fails, we have to deallocate the data pbuf as
         * well. */
        pbuf_free(p2);
 8014f3e:	6978      	ldr	r0, [r7, #20]
 8014f40:	f7fb f894 	bl	801006c <pbuf_free>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: could not allocate memory for header pbuf\n"));
        goto memerr;
 8014f44:	e136      	b.n	80151b4 <tcp_write+0x664>
      }
      /* Concatenate the headers and data pbufs together. */
      pbuf_cat(p/*header*/, p2/*data*/);
 8014f46:	6979      	ldr	r1, [r7, #20]
 8014f48:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8014f4a:	f7fb f95d 	bl	8010208 <pbuf_cat>
    }

    queuelen += pbuf_clen(p);
 8014f4e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8014f50:	f7fb f91a 	bl	8010188 <pbuf_clen>
 8014f54:	4603      	mov	r3, r0
 8014f56:	461a      	mov	r2, r3
 8014f58:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8014f5c:	4413      	add	r3, r2
 8014f5e:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40

    /* Now that there are more segments queued, we check again if the
     * length of the queue exceeds the configured maximum or
     * overflows. */
    if (queuelen > LWIP_MIN(TCP_SND_QUEUELEN, TCP_SNDQUEUELEN_OVERFLOW)) {
 8014f62:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8014f66:	2b09      	cmp	r3, #9
 8014f68:	d903      	bls.n	8014f72 <tcp_write+0x422>
      LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: queue too long %"U16_F" (%d)\n",
                  queuelen, (int)TCP_SND_QUEUELEN));
      pbuf_free(p);
 8014f6a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8014f6c:	f7fb f87e 	bl	801006c <pbuf_free>
      goto memerr;
 8014f70:	e120      	b.n	80151b4 <tcp_write+0x664>
    }

    if ((seg = tcp_create_segment(pcb, p, 0, pcb->snd_lbb + pos, optflags)) == NULL) {
 8014f72:	68fb      	ldr	r3, [r7, #12]
 8014f74:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8014f76:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8014f7a:	441a      	add	r2, r3
 8014f7c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8014f80:	9300      	str	r3, [sp, #0]
 8014f82:	4613      	mov	r3, r2
 8014f84:	2200      	movs	r2, #0
 8014f86:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8014f88:	68f8      	ldr	r0, [r7, #12]
 8014f8a:	f7ff fc4f 	bl	801482c <tcp_create_segment>
 8014f8e:	64f8      	str	r0, [r7, #76]	; 0x4c
 8014f90:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8014f92:	2b00      	cmp	r3, #0
 8014f94:	f000 810d 	beq.w	80151b2 <tcp_write+0x662>
    seg->chksum_swapped = chksum_swapped;
    seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

    /* first segment of to-be-queued data? */
    if (queue == NULL) {
 8014f98:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8014f9a:	2b00      	cmp	r3, #0
 8014f9c:	d102      	bne.n	8014fa4 <tcp_write+0x454>
      queue = seg;
 8014f9e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8014fa0:	647b      	str	r3, [r7, #68]	; 0x44
 8014fa2:	e00c      	b.n	8014fbe <tcp_write+0x46e>
    } else {
      /* Attach the segment to the end of the queued segments */
      LWIP_ASSERT("prev_seg != NULL", prev_seg != NULL);
 8014fa4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8014fa6:	2b00      	cmp	r3, #0
 8014fa8:	d106      	bne.n	8014fb8 <tcp_write+0x468>
 8014faa:	4b53      	ldr	r3, [pc, #332]	; (80150f8 <tcp_write+0x5a8>)
 8014fac:	f240 22ab 	movw	r2, #683	; 0x2ab
 8014fb0:	4955      	ldr	r1, [pc, #340]	; (8015108 <tcp_write+0x5b8>)
 8014fb2:	4853      	ldr	r0, [pc, #332]	; (8015100 <tcp_write+0x5b0>)
 8014fb4:	f005 feb8 	bl	801ad28 <iprintf>
      prev_seg->next = seg;
 8014fb8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8014fba:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8014fbc:	601a      	str	r2, [r3, #0]
    }
    /* remember last segment of to-be-queued data for next iteration */
    prev_seg = seg;
 8014fbe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8014fc0:	64bb      	str	r3, [r7, #72]	; 0x48

    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_TRACE, ("tcp_write: queueing %"U32_F":%"U32_F"\n",
                lwip_ntohl(seg->tcphdr->seqno),
                lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg)));

    pos += seglen;
 8014fc2:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8014fc6:	8b3b      	ldrh	r3, [r7, #24]
 8014fc8:	4413      	add	r3, r2
 8014fca:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
  while (pos < len) {
 8014fce:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8014fd2:	88fb      	ldrh	r3, [r7, #6]
 8014fd4:	429a      	cmp	r2, r3
 8014fd6:	f4ff af3d 	bcc.w	8014e54 <tcp_write+0x304>
  /*
   * Phase 1: If data has been added to the preallocated tail of
   * last_unsent, we update the length fields of the pbuf chain.
   */
#if TCP_OVERSIZE
  if (oversize_used > 0) {
 8014fda:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8014fdc:	2b00      	cmp	r3, #0
 8014fde:	d02c      	beq.n	801503a <tcp_write+0x4ea>
    struct pbuf *p;
    /* Bump tot_len of whole chain, len of tail */
    for (p = last_unsent->p; p; p = p->next) {
 8014fe0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014fe2:	685b      	ldr	r3, [r3, #4]
 8014fe4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8014fe6:	e01e      	b.n	8015026 <tcp_write+0x4d6>
      p->tot_len += oversize_used;
 8014fe8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014fea:	891a      	ldrh	r2, [r3, #8]
 8014fec:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8014fee:	4413      	add	r3, r2
 8014ff0:	b29a      	uxth	r2, r3
 8014ff2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014ff4:	811a      	strh	r2, [r3, #8]
      if (p->next == NULL) {
 8014ff6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014ff8:	681b      	ldr	r3, [r3, #0]
 8014ffa:	2b00      	cmp	r3, #0
 8014ffc:	d110      	bne.n	8015020 <tcp_write+0x4d0>
        TCP_DATA_COPY((char *)p->payload + p->len, arg, oversize_used, last_unsent);
 8014ffe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015000:	685b      	ldr	r3, [r3, #4]
 8015002:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8015004:	8952      	ldrh	r2, [r2, #10]
 8015006:	4413      	add	r3, r2
 8015008:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 801500a:	68b9      	ldr	r1, [r7, #8]
 801500c:	4618      	mov	r0, r3
 801500e:	f004 ffa2 	bl	8019f56 <memcpy>
        p->len += oversize_used;
 8015012:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015014:	895a      	ldrh	r2, [r3, #10]
 8015016:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8015018:	4413      	add	r3, r2
 801501a:	b29a      	uxth	r2, r3
 801501c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801501e:	815a      	strh	r2, [r3, #10]
    for (p = last_unsent->p; p; p = p->next) {
 8015020:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015022:	681b      	ldr	r3, [r3, #0]
 8015024:	62fb      	str	r3, [r7, #44]	; 0x2c
 8015026:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015028:	2b00      	cmp	r3, #0
 801502a:	d1dd      	bne.n	8014fe8 <tcp_write+0x498>
      }
    }
    last_unsent->len += oversize_used;
 801502c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801502e:	891a      	ldrh	r2, [r3, #8]
 8015030:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8015032:	4413      	add	r3, r2
 8015034:	b29a      	uxth	r2, r3
 8015036:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8015038:	811a      	strh	r2, [r3, #8]
    LWIP_ASSERT("last_unsent->oversize_left >= oversize_used",
                last_unsent->oversize_left >= oversize_used);
    last_unsent->oversize_left -= oversize_used;
#endif /* TCP_OVERSIZE_DBGCHECK */
  }
  pcb->unsent_oversize = oversize;
 801503a:	8a7a      	ldrh	r2, [r7, #18]
 801503c:	68fb      	ldr	r3, [r7, #12]
 801503e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /*
   * Phase 2: concat_p can be concatenated onto last_unsent->p, unless we
   * determined that the last ROM pbuf can be extended to include the new data.
   */
  if (concat_p != NULL) {
 8015042:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8015044:	2b00      	cmp	r3, #0
 8015046:	d018      	beq.n	801507a <tcp_write+0x52a>
    LWIP_ASSERT("tcp_write: cannot concatenate when pcb->unsent is empty",
 8015048:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801504a:	2b00      	cmp	r3, #0
 801504c:	d106      	bne.n	801505c <tcp_write+0x50c>
 801504e:	4b2a      	ldr	r3, [pc, #168]	; (80150f8 <tcp_write+0x5a8>)
 8015050:	f240 22e1 	movw	r2, #737	; 0x2e1
 8015054:	492d      	ldr	r1, [pc, #180]	; (801510c <tcp_write+0x5bc>)
 8015056:	482a      	ldr	r0, [pc, #168]	; (8015100 <tcp_write+0x5b0>)
 8015058:	f005 fe66 	bl	801ad28 <iprintf>
                (last_unsent != NULL));
    pbuf_cat(last_unsent->p, concat_p);
 801505c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801505e:	685b      	ldr	r3, [r3, #4]
 8015060:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8015062:	4618      	mov	r0, r3
 8015064:	f7fb f8d0 	bl	8010208 <pbuf_cat>
    last_unsent->len += concat_p->tot_len;
 8015068:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801506a:	891a      	ldrh	r2, [r3, #8]
 801506c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801506e:	891b      	ldrh	r3, [r3, #8]
 8015070:	4413      	add	r3, r2
 8015072:	b29a      	uxth	r2, r3
 8015074:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8015076:	811a      	strh	r2, [r3, #8]
 8015078:	e037      	b.n	80150ea <tcp_write+0x59a>
  } else if (extendlen > 0) {
 801507a:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801507c:	2b00      	cmp	r3, #0
 801507e:	d034      	beq.n	80150ea <tcp_write+0x59a>
    struct pbuf *p;
    LWIP_ASSERT("tcp_write: extension of reference requires reference",
 8015080:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8015082:	2b00      	cmp	r3, #0
 8015084:	d003      	beq.n	801508e <tcp_write+0x53e>
 8015086:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8015088:	685b      	ldr	r3, [r3, #4]
 801508a:	2b00      	cmp	r3, #0
 801508c:	d106      	bne.n	801509c <tcp_write+0x54c>
 801508e:	4b1a      	ldr	r3, [pc, #104]	; (80150f8 <tcp_write+0x5a8>)
 8015090:	f240 22e7 	movw	r2, #743	; 0x2e7
 8015094:	491e      	ldr	r1, [pc, #120]	; (8015110 <tcp_write+0x5c0>)
 8015096:	481a      	ldr	r0, [pc, #104]	; (8015100 <tcp_write+0x5b0>)
 8015098:	f005 fe46 	bl	801ad28 <iprintf>
                last_unsent != NULL && last_unsent->p != NULL);
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 801509c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801509e:	685b      	ldr	r3, [r3, #4]
 80150a0:	62bb      	str	r3, [r7, #40]	; 0x28
 80150a2:	e009      	b.n	80150b8 <tcp_write+0x568>
      p->tot_len += extendlen;
 80150a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80150a6:	891a      	ldrh	r2, [r3, #8]
 80150a8:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80150aa:	4413      	add	r3, r2
 80150ac:	b29a      	uxth	r2, r3
 80150ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80150b0:	811a      	strh	r2, [r3, #8]
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 80150b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80150b4:	681b      	ldr	r3, [r3, #0]
 80150b6:	62bb      	str	r3, [r7, #40]	; 0x28
 80150b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80150ba:	681b      	ldr	r3, [r3, #0]
 80150bc:	2b00      	cmp	r3, #0
 80150be:	d1f1      	bne.n	80150a4 <tcp_write+0x554>
    }
    p->tot_len += extendlen;
 80150c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80150c2:	891a      	ldrh	r2, [r3, #8]
 80150c4:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80150c6:	4413      	add	r3, r2
 80150c8:	b29a      	uxth	r2, r3
 80150ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80150cc:	811a      	strh	r2, [r3, #8]
    p->len += extendlen;
 80150ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80150d0:	895a      	ldrh	r2, [r3, #10]
 80150d2:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80150d4:	4413      	add	r3, r2
 80150d6:	b29a      	uxth	r2, r3
 80150d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80150da:	815a      	strh	r2, [r3, #10]
    last_unsent->len += extendlen;
 80150dc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80150de:	891a      	ldrh	r2, [r3, #8]
 80150e0:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80150e2:	4413      	add	r3, r2
 80150e4:	b29a      	uxth	r2, r3
 80150e6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80150e8:	811a      	strh	r2, [r3, #8]

  /*
   * Phase 3: Append queue to pcb->unsent. Queue may be NULL, but that
   * is harmless
   */
  if (last_unsent == NULL) {
 80150ea:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80150ec:	2b00      	cmp	r3, #0
 80150ee:	d111      	bne.n	8015114 <tcp_write+0x5c4>
    pcb->unsent = queue;
 80150f0:	68fb      	ldr	r3, [r7, #12]
 80150f2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80150f4:	66da      	str	r2, [r3, #108]	; 0x6c
 80150f6:	e010      	b.n	801511a <tcp_write+0x5ca>
 80150f8:	080218a4 	.word	0x080218a4
 80150fc:	08021b44 	.word	0x08021b44
 8015100:	080218f8 	.word	0x080218f8
 8015104:	08021b84 	.word	0x08021b84
 8015108:	08021b94 	.word	0x08021b94
 801510c:	08021ba8 	.word	0x08021ba8
 8015110:	08021be0 	.word	0x08021be0
  } else {
    last_unsent->next = queue;
 8015114:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8015116:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8015118:	601a      	str	r2, [r3, #0]
  }

  /*
   * Finally update the pcb state.
   */
  pcb->snd_lbb += len;
 801511a:	68fb      	ldr	r3, [r7, #12]
 801511c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 801511e:	88fb      	ldrh	r3, [r7, #6]
 8015120:	441a      	add	r2, r3
 8015122:	68fb      	ldr	r3, [r7, #12]
 8015124:	65da      	str	r2, [r3, #92]	; 0x5c
  pcb->snd_buf -= len;
 8015126:	68fb      	ldr	r3, [r7, #12]
 8015128:	f8b3 2064 	ldrh.w	r2, [r3, #100]	; 0x64
 801512c:	88fb      	ldrh	r3, [r7, #6]
 801512e:	1ad3      	subs	r3, r2, r3
 8015130:	b29a      	uxth	r2, r3
 8015132:	68fb      	ldr	r3, [r7, #12]
 8015134:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
  pcb->snd_queuelen = queuelen;
 8015138:	68fb      	ldr	r3, [r7, #12]
 801513a:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 801513e:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: %"S16_F" (after enqueued)\n",
                               pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 8015142:	68fb      	ldr	r3, [r7, #12]
 8015144:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8015148:	2b00      	cmp	r3, #0
 801514a:	d00e      	beq.n	801516a <tcp_write+0x61a>
    LWIP_ASSERT("tcp_write: valid queue length",
 801514c:	68fb      	ldr	r3, [r7, #12]
 801514e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8015150:	2b00      	cmp	r3, #0
 8015152:	d10a      	bne.n	801516a <tcp_write+0x61a>
 8015154:	68fb      	ldr	r3, [r7, #12]
 8015156:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015158:	2b00      	cmp	r3, #0
 801515a:	d106      	bne.n	801516a <tcp_write+0x61a>
 801515c:	4b2c      	ldr	r3, [pc, #176]	; (8015210 <tcp_write+0x6c0>)
 801515e:	f240 3213 	movw	r2, #787	; 0x313
 8015162:	492c      	ldr	r1, [pc, #176]	; (8015214 <tcp_write+0x6c4>)
 8015164:	482c      	ldr	r0, [pc, #176]	; (8015218 <tcp_write+0x6c8>)
 8015166:	f005 fddf 	bl	801ad28 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  /* Set the PSH flag in the last segment that we enqueued. */
  if (seg != NULL && seg->tcphdr != NULL && ((apiflags & TCP_WRITE_FLAG_MORE) == 0)) {
 801516a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801516c:	2b00      	cmp	r3, #0
 801516e:	d016      	beq.n	801519e <tcp_write+0x64e>
 8015170:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8015172:	68db      	ldr	r3, [r3, #12]
 8015174:	2b00      	cmp	r3, #0
 8015176:	d012      	beq.n	801519e <tcp_write+0x64e>
 8015178:	797b      	ldrb	r3, [r7, #5]
 801517a:	f003 0302 	and.w	r3, r3, #2
 801517e:	2b00      	cmp	r3, #0
 8015180:	d10d      	bne.n	801519e <tcp_write+0x64e>
    TCPH_SET_FLAG(seg->tcphdr, TCP_PSH);
 8015182:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8015184:	68db      	ldr	r3, [r3, #12]
 8015186:	899b      	ldrh	r3, [r3, #12]
 8015188:	b29c      	uxth	r4, r3
 801518a:	2008      	movs	r0, #8
 801518c:	f7f9 fc3e 	bl	800ea0c <lwip_htons>
 8015190:	4603      	mov	r3, r0
 8015192:	461a      	mov	r2, r3
 8015194:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8015196:	68db      	ldr	r3, [r3, #12]
 8015198:	4322      	orrs	r2, r4
 801519a:	b292      	uxth	r2, r2
 801519c:	819a      	strh	r2, [r3, #12]
  }

  return ERR_OK;
 801519e:	2300      	movs	r3, #0
 80151a0:	e031      	b.n	8015206 <tcp_write+0x6b6>
          goto memerr;
 80151a2:	bf00      	nop
 80151a4:	e006      	b.n	80151b4 <tcp_write+0x664>
            goto memerr;
 80151a6:	bf00      	nop
 80151a8:	e004      	b.n	80151b4 <tcp_write+0x664>
        goto memerr;
 80151aa:	bf00      	nop
 80151ac:	e002      	b.n	80151b4 <tcp_write+0x664>
        goto memerr;
 80151ae:	bf00      	nop
 80151b0:	e000      	b.n	80151b4 <tcp_write+0x664>
      goto memerr;
 80151b2:	bf00      	nop
memerr:
  tcp_set_flags(pcb, TF_NAGLEMEMERR);
 80151b4:	68fb      	ldr	r3, [r7, #12]
 80151b6:	8b5b      	ldrh	r3, [r3, #26]
 80151b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80151bc:	b29a      	uxth	r2, r3
 80151be:	68fb      	ldr	r3, [r7, #12]
 80151c0:	835a      	strh	r2, [r3, #26]
  TCP_STATS_INC(tcp.memerr);

  if (concat_p != NULL) {
 80151c2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80151c4:	2b00      	cmp	r3, #0
 80151c6:	d002      	beq.n	80151ce <tcp_write+0x67e>
    pbuf_free(concat_p);
 80151c8:	6d78      	ldr	r0, [r7, #84]	; 0x54
 80151ca:	f7fa ff4f 	bl	801006c <pbuf_free>
  }
  if (queue != NULL) {
 80151ce:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80151d0:	2b00      	cmp	r3, #0
 80151d2:	d002      	beq.n	80151da <tcp_write+0x68a>
    tcp_segs_free(queue);
 80151d4:	6c78      	ldr	r0, [r7, #68]	; 0x44
 80151d6:	f7fc fb71 	bl	80118bc <tcp_segs_free>
  }
  if (pcb->snd_queuelen != 0) {
 80151da:	68fb      	ldr	r3, [r7, #12]
 80151dc:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80151e0:	2b00      	cmp	r3, #0
 80151e2:	d00e      	beq.n	8015202 <tcp_write+0x6b2>
    LWIP_ASSERT("tcp_write: valid queue length", pcb->unacked != NULL ||
 80151e4:	68fb      	ldr	r3, [r7, #12]
 80151e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80151e8:	2b00      	cmp	r3, #0
 80151ea:	d10a      	bne.n	8015202 <tcp_write+0x6b2>
 80151ec:	68fb      	ldr	r3, [r7, #12]
 80151ee:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80151f0:	2b00      	cmp	r3, #0
 80151f2:	d106      	bne.n	8015202 <tcp_write+0x6b2>
 80151f4:	4b06      	ldr	r3, [pc, #24]	; (8015210 <tcp_write+0x6c0>)
 80151f6:	f44f 724a 	mov.w	r2, #808	; 0x328
 80151fa:	4906      	ldr	r1, [pc, #24]	; (8015214 <tcp_write+0x6c4>)
 80151fc:	4806      	ldr	r0, [pc, #24]	; (8015218 <tcp_write+0x6c8>)
 80151fe:	f005 fd93 	bl	801ad28 <iprintf>
                pcb->unsent != NULL);
  }
  LWIP_DEBUGF(TCP_QLEN_DEBUG | LWIP_DBG_STATE, ("tcp_write: %"S16_F" (with mem err)\n", pcb->snd_queuelen));
  return ERR_MEM;
 8015202:	f04f 33ff 	mov.w	r3, #4294967295
}
 8015206:	4618      	mov	r0, r3
 8015208:	375c      	adds	r7, #92	; 0x5c
 801520a:	46bd      	mov	sp, r7
 801520c:	bd90      	pop	{r4, r7, pc}
 801520e:	bf00      	nop
 8015210:	080218a4 	.word	0x080218a4
 8015214:	08021c18 	.word	0x08021c18
 8015218:	080218f8 	.word	0x080218f8

0801521c <tcp_split_unsent_seg>:
 * @param pcb the tcp_pcb for which to split the unsent head
 * @param split the amount of payload to remain in the head
 */
err_t
tcp_split_unsent_seg(struct tcp_pcb *pcb, u16_t split)
{
 801521c:	b590      	push	{r4, r7, lr}
 801521e:	b08b      	sub	sp, #44	; 0x2c
 8015220:	af02      	add	r7, sp, #8
 8015222:	6078      	str	r0, [r7, #4]
 8015224:	460b      	mov	r3, r1
 8015226:	807b      	strh	r3, [r7, #2]
  struct tcp_seg *seg = NULL, *useg = NULL;
 8015228:	2300      	movs	r3, #0
 801522a:	61fb      	str	r3, [r7, #28]
 801522c:	2300      	movs	r3, #0
 801522e:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 8015230:	2300      	movs	r3, #0
 8015232:	613b      	str	r3, [r7, #16]
  u16_t chksum = 0;
  u8_t chksum_swapped = 0;
  struct pbuf *q;
#endif /* TCP_CHECKSUM_ON_COPY */

  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 8015234:	687b      	ldr	r3, [r7, #4]
 8015236:	2b00      	cmp	r3, #0
 8015238:	d106      	bne.n	8015248 <tcp_split_unsent_seg+0x2c>
 801523a:	4b95      	ldr	r3, [pc, #596]	; (8015490 <tcp_split_unsent_seg+0x274>)
 801523c:	f240 324b 	movw	r2, #843	; 0x34b
 8015240:	4994      	ldr	r1, [pc, #592]	; (8015494 <tcp_split_unsent_seg+0x278>)
 8015242:	4895      	ldr	r0, [pc, #596]	; (8015498 <tcp_split_unsent_seg+0x27c>)
 8015244:	f005 fd70 	bl	801ad28 <iprintf>

  useg = pcb->unsent;
 8015248:	687b      	ldr	r3, [r7, #4]
 801524a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801524c:	617b      	str	r3, [r7, #20]
  if (useg == NULL) {
 801524e:	697b      	ldr	r3, [r7, #20]
 8015250:	2b00      	cmp	r3, #0
 8015252:	d102      	bne.n	801525a <tcp_split_unsent_seg+0x3e>
    return ERR_MEM;
 8015254:	f04f 33ff 	mov.w	r3, #4294967295
 8015258:	e116      	b.n	8015488 <tcp_split_unsent_seg+0x26c>
  }

  if (split == 0) {
 801525a:	887b      	ldrh	r3, [r7, #2]
 801525c:	2b00      	cmp	r3, #0
 801525e:	d109      	bne.n	8015274 <tcp_split_unsent_seg+0x58>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 8015260:	4b8b      	ldr	r3, [pc, #556]	; (8015490 <tcp_split_unsent_seg+0x274>)
 8015262:	f240 3253 	movw	r2, #851	; 0x353
 8015266:	498d      	ldr	r1, [pc, #564]	; (801549c <tcp_split_unsent_seg+0x280>)
 8015268:	488b      	ldr	r0, [pc, #556]	; (8015498 <tcp_split_unsent_seg+0x27c>)
 801526a:	f005 fd5d 	bl	801ad28 <iprintf>
    return ERR_VAL;
 801526e:	f06f 0305 	mvn.w	r3, #5
 8015272:	e109      	b.n	8015488 <tcp_split_unsent_seg+0x26c>
  }

  if (useg->len <= split) {
 8015274:	697b      	ldr	r3, [r7, #20]
 8015276:	891b      	ldrh	r3, [r3, #8]
 8015278:	887a      	ldrh	r2, [r7, #2]
 801527a:	429a      	cmp	r2, r3
 801527c:	d301      	bcc.n	8015282 <tcp_split_unsent_seg+0x66>
    return ERR_OK;
 801527e:	2300      	movs	r3, #0
 8015280:	e102      	b.n	8015488 <tcp_split_unsent_seg+0x26c>
  }

  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 8015282:	687b      	ldr	r3, [r7, #4]
 8015284:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8015286:	887a      	ldrh	r2, [r7, #2]
 8015288:	429a      	cmp	r2, r3
 801528a:	d906      	bls.n	801529a <tcp_split_unsent_seg+0x7e>
 801528c:	4b80      	ldr	r3, [pc, #512]	; (8015490 <tcp_split_unsent_seg+0x274>)
 801528e:	f240 325b 	movw	r2, #859	; 0x35b
 8015292:	4983      	ldr	r1, [pc, #524]	; (80154a0 <tcp_split_unsent_seg+0x284>)
 8015294:	4880      	ldr	r0, [pc, #512]	; (8015498 <tcp_split_unsent_seg+0x27c>)
 8015296:	f005 fd47 	bl	801ad28 <iprintf>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 801529a:	697b      	ldr	r3, [r7, #20]
 801529c:	891b      	ldrh	r3, [r3, #8]
 801529e:	2b00      	cmp	r3, #0
 80152a0:	d106      	bne.n	80152b0 <tcp_split_unsent_seg+0x94>
 80152a2:	4b7b      	ldr	r3, [pc, #492]	; (8015490 <tcp_split_unsent_seg+0x274>)
 80152a4:	f44f 7257 	mov.w	r2, #860	; 0x35c
 80152a8:	497e      	ldr	r1, [pc, #504]	; (80154a4 <tcp_split_unsent_seg+0x288>)
 80152aa:	487b      	ldr	r0, [pc, #492]	; (8015498 <tcp_split_unsent_seg+0x27c>)
 80152ac:	f005 fd3c 	bl	801ad28 <iprintf>
   * to split this packet so we may actually exceed the max value by
   * one!
   */
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue: split_unsent_seg: %u\n", (unsigned int)pcb->snd_queuelen));

  optflags = useg->flags;
 80152b0:	697b      	ldr	r3, [r7, #20]
 80152b2:	7a9b      	ldrb	r3, [r3, #10]
 80152b4:	73fb      	strb	r3, [r7, #15]
#if TCP_CHECKSUM_ON_COPY
  /* Remove since checksum is not stored until after tcp_create_segment() */
  optflags &= ~TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 80152b6:	7bfb      	ldrb	r3, [r7, #15]
 80152b8:	009b      	lsls	r3, r3, #2
 80152ba:	b2db      	uxtb	r3, r3
 80152bc:	f003 0304 	and.w	r3, r3, #4
 80152c0:	73bb      	strb	r3, [r7, #14]
  remainder = useg->len - split;
 80152c2:	697b      	ldr	r3, [r7, #20]
 80152c4:	891a      	ldrh	r2, [r3, #8]
 80152c6:	887b      	ldrh	r3, [r7, #2]
 80152c8:	1ad3      	subs	r3, r2, r3
 80152ca:	81bb      	strh	r3, [r7, #12]

  /* Create new pbuf for the remainder of the split */
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 80152cc:	7bbb      	ldrb	r3, [r7, #14]
 80152ce:	b29a      	uxth	r2, r3
 80152d0:	89bb      	ldrh	r3, [r7, #12]
 80152d2:	4413      	add	r3, r2
 80152d4:	b29b      	uxth	r3, r3
 80152d6:	f44f 7220 	mov.w	r2, #640	; 0x280
 80152da:	4619      	mov	r1, r3
 80152dc:	2036      	movs	r0, #54	; 0x36
 80152de:	f7fa fbe5 	bl	800faac <pbuf_alloc>
 80152e2:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 80152e4:	693b      	ldr	r3, [r7, #16]
 80152e6:	2b00      	cmp	r3, #0
 80152e8:	f000 80b7 	beq.w	801545a <tcp_split_unsent_seg+0x23e>
                ("tcp_split_unsent_seg: could not allocate memory for pbuf remainder %u\n", remainder));
    goto memerr;
  }

  /* Offset into the original pbuf is past TCP/IP headers, options, and split amount */
  offset = useg->p->tot_len - useg->len + split;
 80152ec:	697b      	ldr	r3, [r7, #20]
 80152ee:	685b      	ldr	r3, [r3, #4]
 80152f0:	891a      	ldrh	r2, [r3, #8]
 80152f2:	697b      	ldr	r3, [r7, #20]
 80152f4:	891b      	ldrh	r3, [r3, #8]
 80152f6:	1ad3      	subs	r3, r2, r3
 80152f8:	b29a      	uxth	r2, r3
 80152fa:	887b      	ldrh	r3, [r7, #2]
 80152fc:	4413      	add	r3, r2
 80152fe:	817b      	strh	r3, [r7, #10]
  /* Copy remainder into new pbuf, headers and options will not be filled out */
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 8015300:	697b      	ldr	r3, [r7, #20]
 8015302:	6858      	ldr	r0, [r3, #4]
 8015304:	693b      	ldr	r3, [r7, #16]
 8015306:	685a      	ldr	r2, [r3, #4]
 8015308:	7bbb      	ldrb	r3, [r7, #14]
 801530a:	18d1      	adds	r1, r2, r3
 801530c:	897b      	ldrh	r3, [r7, #10]
 801530e:	89ba      	ldrh	r2, [r7, #12]
 8015310:	f7fb f8b2 	bl	8010478 <pbuf_copy_partial>
 8015314:	4603      	mov	r3, r0
 8015316:	461a      	mov	r2, r3
 8015318:	89bb      	ldrh	r3, [r7, #12]
 801531a:	4293      	cmp	r3, r2
 801531c:	f040 809f 	bne.w	801545e <tcp_split_unsent_seg+0x242>
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Options are created when calling tcp_output() */

  /* Migrate flags from original segment */
  split_flags = TCPH_FLAGS(useg->tcphdr);
 8015320:	697b      	ldr	r3, [r7, #20]
 8015322:	68db      	ldr	r3, [r3, #12]
 8015324:	899b      	ldrh	r3, [r3, #12]
 8015326:	b29b      	uxth	r3, r3
 8015328:	4618      	mov	r0, r3
 801532a:	f7f9 fb6f 	bl	800ea0c <lwip_htons>
 801532e:	4603      	mov	r3, r0
 8015330:	b2db      	uxtb	r3, r3
 8015332:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8015336:	76fb      	strb	r3, [r7, #27]
  remainder_flags = 0; /* ACK added in tcp_output() */
 8015338:	2300      	movs	r3, #0
 801533a:	76bb      	strb	r3, [r7, #26]

  if (split_flags & TCP_PSH) {
 801533c:	7efb      	ldrb	r3, [r7, #27]
 801533e:	f003 0308 	and.w	r3, r3, #8
 8015342:	2b00      	cmp	r3, #0
 8015344:	d007      	beq.n	8015356 <tcp_split_unsent_seg+0x13a>
    split_flags &= ~TCP_PSH;
 8015346:	7efb      	ldrb	r3, [r7, #27]
 8015348:	f023 0308 	bic.w	r3, r3, #8
 801534c:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_PSH;
 801534e:	7ebb      	ldrb	r3, [r7, #26]
 8015350:	f043 0308 	orr.w	r3, r3, #8
 8015354:	76bb      	strb	r3, [r7, #26]
  }
  if (split_flags & TCP_FIN) {
 8015356:	7efb      	ldrb	r3, [r7, #27]
 8015358:	f003 0301 	and.w	r3, r3, #1
 801535c:	2b00      	cmp	r3, #0
 801535e:	d007      	beq.n	8015370 <tcp_split_unsent_seg+0x154>
    split_flags &= ~TCP_FIN;
 8015360:	7efb      	ldrb	r3, [r7, #27]
 8015362:	f023 0301 	bic.w	r3, r3, #1
 8015366:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_FIN;
 8015368:	7ebb      	ldrb	r3, [r7, #26]
 801536a:	f043 0301 	orr.w	r3, r3, #1
 801536e:	76bb      	strb	r3, [r7, #26]
  }
  /* SYN should be left on split, RST should not be present with data */

  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 8015370:	697b      	ldr	r3, [r7, #20]
 8015372:	68db      	ldr	r3, [r3, #12]
 8015374:	685b      	ldr	r3, [r3, #4]
 8015376:	4618      	mov	r0, r3
 8015378:	f7f9 fb5d 	bl	800ea36 <lwip_htonl>
 801537c:	4602      	mov	r2, r0
 801537e:	887b      	ldrh	r3, [r7, #2]
 8015380:	18d1      	adds	r1, r2, r3
 8015382:	7eba      	ldrb	r2, [r7, #26]
 8015384:	7bfb      	ldrb	r3, [r7, #15]
 8015386:	9300      	str	r3, [sp, #0]
 8015388:	460b      	mov	r3, r1
 801538a:	6939      	ldr	r1, [r7, #16]
 801538c:	6878      	ldr	r0, [r7, #4]
 801538e:	f7ff fa4d 	bl	801482c <tcp_create_segment>
 8015392:	61f8      	str	r0, [r7, #28]
  if (seg == NULL) {
 8015394:	69fb      	ldr	r3, [r7, #28]
 8015396:	2b00      	cmp	r3, #0
 8015398:	d063      	beq.n	8015462 <tcp_split_unsent_seg+0x246>
  seg->chksum_swapped = chksum_swapped;
  seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Remove this segment from the queue since trimming it may free pbufs */
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 801539a:	697b      	ldr	r3, [r7, #20]
 801539c:	685b      	ldr	r3, [r3, #4]
 801539e:	4618      	mov	r0, r3
 80153a0:	f7fa fef2 	bl	8010188 <pbuf_clen>
 80153a4:	4603      	mov	r3, r0
 80153a6:	461a      	mov	r2, r3
 80153a8:	687b      	ldr	r3, [r7, #4]
 80153aa:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80153ae:	1a9b      	subs	r3, r3, r2
 80153b0:	b29a      	uxth	r2, r3
 80153b2:	687b      	ldr	r3, [r7, #4]
 80153b4:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  /* Trim the original pbuf into our split size.  At this point our remainder segment must be setup
  successfully because we are modifying the original segment */
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 80153b8:	697b      	ldr	r3, [r7, #20]
 80153ba:	6858      	ldr	r0, [r3, #4]
 80153bc:	697b      	ldr	r3, [r7, #20]
 80153be:	685b      	ldr	r3, [r3, #4]
 80153c0:	891a      	ldrh	r2, [r3, #8]
 80153c2:	89bb      	ldrh	r3, [r7, #12]
 80153c4:	1ad3      	subs	r3, r2, r3
 80153c6:	b29b      	uxth	r3, r3
 80153c8:	4619      	mov	r1, r3
 80153ca:	f7fa fcc9 	bl	800fd60 <pbuf_realloc>
  useg->len -= remainder;
 80153ce:	697b      	ldr	r3, [r7, #20]
 80153d0:	891a      	ldrh	r2, [r3, #8]
 80153d2:	89bb      	ldrh	r3, [r7, #12]
 80153d4:	1ad3      	subs	r3, r2, r3
 80153d6:	b29a      	uxth	r2, r3
 80153d8:	697b      	ldr	r3, [r7, #20]
 80153da:	811a      	strh	r2, [r3, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 80153dc:	697b      	ldr	r3, [r7, #20]
 80153de:	68db      	ldr	r3, [r3, #12]
 80153e0:	899b      	ldrh	r3, [r3, #12]
 80153e2:	b29c      	uxth	r4, r3
 80153e4:	7efb      	ldrb	r3, [r7, #27]
 80153e6:	b29b      	uxth	r3, r3
 80153e8:	4618      	mov	r0, r3
 80153ea:	f7f9 fb0f 	bl	800ea0c <lwip_htons>
 80153ee:	4603      	mov	r3, r0
 80153f0:	461a      	mov	r2, r3
 80153f2:	697b      	ldr	r3, [r7, #20]
 80153f4:	68db      	ldr	r3, [r3, #12]
 80153f6:	4322      	orrs	r2, r4
 80153f8:	b292      	uxth	r2, r2
 80153fa:	819a      	strh	r2, [r3, #12]
  /* By trimming, realloc may have actually shrunk the pbuf, so clear oversize_left */
  useg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */

  /* Add back to the queue with new trimmed pbuf */
  pcb->snd_queuelen += pbuf_clen(useg->p);
 80153fc:	697b      	ldr	r3, [r7, #20]
 80153fe:	685b      	ldr	r3, [r3, #4]
 8015400:	4618      	mov	r0, r3
 8015402:	f7fa fec1 	bl	8010188 <pbuf_clen>
 8015406:	4603      	mov	r3, r0
 8015408:	461a      	mov	r2, r3
 801540a:	687b      	ldr	r3, [r7, #4]
 801540c:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8015410:	4413      	add	r3, r2
 8015412:	b29a      	uxth	r2, r3
 8015414:	687b      	ldr	r3, [r7, #4]
 8015416:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Update number of segments on the queues. Note that length now may
   * exceed TCP_SND_QUEUELEN! We don't have to touch pcb->snd_buf
   * because the total amount of data is constant when packet is split */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 801541a:	69fb      	ldr	r3, [r7, #28]
 801541c:	685b      	ldr	r3, [r3, #4]
 801541e:	4618      	mov	r0, r3
 8015420:	f7fa feb2 	bl	8010188 <pbuf_clen>
 8015424:	4603      	mov	r3, r0
 8015426:	461a      	mov	r2, r3
 8015428:	687b      	ldr	r3, [r7, #4]
 801542a:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801542e:	4413      	add	r3, r2
 8015430:	b29a      	uxth	r2, r3
 8015432:	687b      	ldr	r3, [r7, #4]
 8015434:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  /* Finally insert remainder into queue after split (which stays head) */
  seg->next = useg->next;
 8015438:	697b      	ldr	r3, [r7, #20]
 801543a:	681a      	ldr	r2, [r3, #0]
 801543c:	69fb      	ldr	r3, [r7, #28]
 801543e:	601a      	str	r2, [r3, #0]
  useg->next = seg;
 8015440:	697b      	ldr	r3, [r7, #20]
 8015442:	69fa      	ldr	r2, [r7, #28]
 8015444:	601a      	str	r2, [r3, #0]

#if TCP_OVERSIZE
  /* If remainder is last segment on the unsent, ensure we clear the oversize amount
   * because the remainder is always sized to the exact remaining amount */
  if (seg->next == NULL) {
 8015446:	69fb      	ldr	r3, [r7, #28]
 8015448:	681b      	ldr	r3, [r3, #0]
 801544a:	2b00      	cmp	r3, #0
 801544c:	d103      	bne.n	8015456 <tcp_split_unsent_seg+0x23a>
    pcb->unsent_oversize = 0;
 801544e:	687b      	ldr	r3, [r7, #4]
 8015450:	2200      	movs	r2, #0
 8015452:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  }
#endif /* TCP_OVERSIZE */

  return ERR_OK;
 8015456:	2300      	movs	r3, #0
 8015458:	e016      	b.n	8015488 <tcp_split_unsent_seg+0x26c>
    goto memerr;
 801545a:	bf00      	nop
 801545c:	e002      	b.n	8015464 <tcp_split_unsent_seg+0x248>
    goto memerr;
 801545e:	bf00      	nop
 8015460:	e000      	b.n	8015464 <tcp_split_unsent_seg+0x248>
    goto memerr;
 8015462:	bf00      	nop
memerr:
  TCP_STATS_INC(tcp.memerr);

  LWIP_ASSERT("seg == NULL", seg == NULL);
 8015464:	69fb      	ldr	r3, [r7, #28]
 8015466:	2b00      	cmp	r3, #0
 8015468:	d006      	beq.n	8015478 <tcp_split_unsent_seg+0x25c>
 801546a:	4b09      	ldr	r3, [pc, #36]	; (8015490 <tcp_split_unsent_seg+0x274>)
 801546c:	f44f 7276 	mov.w	r2, #984	; 0x3d8
 8015470:	490d      	ldr	r1, [pc, #52]	; (80154a8 <tcp_split_unsent_seg+0x28c>)
 8015472:	4809      	ldr	r0, [pc, #36]	; (8015498 <tcp_split_unsent_seg+0x27c>)
 8015474:	f005 fc58 	bl	801ad28 <iprintf>
  if (p != NULL) {
 8015478:	693b      	ldr	r3, [r7, #16]
 801547a:	2b00      	cmp	r3, #0
 801547c:	d002      	beq.n	8015484 <tcp_split_unsent_seg+0x268>
    pbuf_free(p);
 801547e:	6938      	ldr	r0, [r7, #16]
 8015480:	f7fa fdf4 	bl	801006c <pbuf_free>
  }

  return ERR_MEM;
 8015484:	f04f 33ff 	mov.w	r3, #4294967295
}
 8015488:	4618      	mov	r0, r3
 801548a:	3724      	adds	r7, #36	; 0x24
 801548c:	46bd      	mov	sp, r7
 801548e:	bd90      	pop	{r4, r7, pc}
 8015490:	080218a4 	.word	0x080218a4
 8015494:	08021c38 	.word	0x08021c38
 8015498:	080218f8 	.word	0x080218f8
 801549c:	08021c5c 	.word	0x08021c5c
 80154a0:	08021c80 	.word	0x08021c80
 80154a4:	08021c90 	.word	0x08021c90
 80154a8:	08021ca0 	.word	0x08021ca0

080154ac <tcp_send_fin>:
 * @param pcb the tcp_pcb over which to send a segment
 * @return ERR_OK if sent, another err_t otherwise
 */
err_t
tcp_send_fin(struct tcp_pcb *pcb)
{
 80154ac:	b590      	push	{r4, r7, lr}
 80154ae:	b085      	sub	sp, #20
 80154b0:	af00      	add	r7, sp, #0
 80154b2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 80154b4:	687b      	ldr	r3, [r7, #4]
 80154b6:	2b00      	cmp	r3, #0
 80154b8:	d106      	bne.n	80154c8 <tcp_send_fin+0x1c>
 80154ba:	4b21      	ldr	r3, [pc, #132]	; (8015540 <tcp_send_fin+0x94>)
 80154bc:	f240 32eb 	movw	r2, #1003	; 0x3eb
 80154c0:	4920      	ldr	r1, [pc, #128]	; (8015544 <tcp_send_fin+0x98>)
 80154c2:	4821      	ldr	r0, [pc, #132]	; (8015548 <tcp_send_fin+0x9c>)
 80154c4:	f005 fc30 	bl	801ad28 <iprintf>

  /* first, try to add the fin to the last unsent segment */
  if (pcb->unsent != NULL) {
 80154c8:	687b      	ldr	r3, [r7, #4]
 80154ca:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80154cc:	2b00      	cmp	r3, #0
 80154ce:	d02e      	beq.n	801552e <tcp_send_fin+0x82>
    struct tcp_seg *last_unsent;
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 80154d0:	687b      	ldr	r3, [r7, #4]
 80154d2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80154d4:	60fb      	str	r3, [r7, #12]
 80154d6:	e002      	b.n	80154de <tcp_send_fin+0x32>
         last_unsent = last_unsent->next);
 80154d8:	68fb      	ldr	r3, [r7, #12]
 80154da:	681b      	ldr	r3, [r3, #0]
 80154dc:	60fb      	str	r3, [r7, #12]
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 80154de:	68fb      	ldr	r3, [r7, #12]
 80154e0:	681b      	ldr	r3, [r3, #0]
 80154e2:	2b00      	cmp	r3, #0
 80154e4:	d1f8      	bne.n	80154d8 <tcp_send_fin+0x2c>

    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 80154e6:	68fb      	ldr	r3, [r7, #12]
 80154e8:	68db      	ldr	r3, [r3, #12]
 80154ea:	899b      	ldrh	r3, [r3, #12]
 80154ec:	b29b      	uxth	r3, r3
 80154ee:	4618      	mov	r0, r3
 80154f0:	f7f9 fa8c 	bl	800ea0c <lwip_htons>
 80154f4:	4603      	mov	r3, r0
 80154f6:	b2db      	uxtb	r3, r3
 80154f8:	f003 0307 	and.w	r3, r3, #7
 80154fc:	2b00      	cmp	r3, #0
 80154fe:	d116      	bne.n	801552e <tcp_send_fin+0x82>
      /* no SYN/FIN/RST flag in the header, we can add the FIN flag */
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 8015500:	68fb      	ldr	r3, [r7, #12]
 8015502:	68db      	ldr	r3, [r3, #12]
 8015504:	899b      	ldrh	r3, [r3, #12]
 8015506:	b29c      	uxth	r4, r3
 8015508:	2001      	movs	r0, #1
 801550a:	f7f9 fa7f 	bl	800ea0c <lwip_htons>
 801550e:	4603      	mov	r3, r0
 8015510:	461a      	mov	r2, r3
 8015512:	68fb      	ldr	r3, [r7, #12]
 8015514:	68db      	ldr	r3, [r3, #12]
 8015516:	4322      	orrs	r2, r4
 8015518:	b292      	uxth	r2, r2
 801551a:	819a      	strh	r2, [r3, #12]
      tcp_set_flags(pcb, TF_FIN);
 801551c:	687b      	ldr	r3, [r7, #4]
 801551e:	8b5b      	ldrh	r3, [r3, #26]
 8015520:	f043 0320 	orr.w	r3, r3, #32
 8015524:	b29a      	uxth	r2, r3
 8015526:	687b      	ldr	r3, [r7, #4]
 8015528:	835a      	strh	r2, [r3, #26]
      return ERR_OK;
 801552a:	2300      	movs	r3, #0
 801552c:	e004      	b.n	8015538 <tcp_send_fin+0x8c>
    }
  }
  /* no data, no length, flags, copy=1, no optdata */
  return tcp_enqueue_flags(pcb, TCP_FIN);
 801552e:	2101      	movs	r1, #1
 8015530:	6878      	ldr	r0, [r7, #4]
 8015532:	f000 f80b 	bl	801554c <tcp_enqueue_flags>
 8015536:	4603      	mov	r3, r0
}
 8015538:	4618      	mov	r0, r3
 801553a:	3714      	adds	r7, #20
 801553c:	46bd      	mov	sp, r7
 801553e:	bd90      	pop	{r4, r7, pc}
 8015540:	080218a4 	.word	0x080218a4
 8015544:	08021cac 	.word	0x08021cac
 8015548:	080218f8 	.word	0x080218f8

0801554c <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 801554c:	b580      	push	{r7, lr}
 801554e:	b08a      	sub	sp, #40	; 0x28
 8015550:	af02      	add	r7, sp, #8
 8015552:	6078      	str	r0, [r7, #4]
 8015554:	460b      	mov	r3, r1
 8015556:	70fb      	strb	r3, [r7, #3]
  struct pbuf *p;
  struct tcp_seg *seg;
  u8_t optflags = 0;
 8015558:	2300      	movs	r3, #0
 801555a:	77fb      	strb	r3, [r7, #31]
  u8_t optlen = 0;
 801555c:	2300      	movs	r3, #0
 801555e:	75fb      	strb	r3, [r7, #23]

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 8015560:	78fb      	ldrb	r3, [r7, #3]
 8015562:	f003 0303 	and.w	r3, r3, #3
 8015566:	2b00      	cmp	r3, #0
 8015568:	d106      	bne.n	8015578 <tcp_enqueue_flags+0x2c>
 801556a:	4b67      	ldr	r3, [pc, #412]	; (8015708 <tcp_enqueue_flags+0x1bc>)
 801556c:	f240 4212 	movw	r2, #1042	; 0x412
 8015570:	4966      	ldr	r1, [pc, #408]	; (801570c <tcp_enqueue_flags+0x1c0>)
 8015572:	4867      	ldr	r0, [pc, #412]	; (8015710 <tcp_enqueue_flags+0x1c4>)
 8015574:	f005 fbd8 	bl	801ad28 <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 8015578:	687b      	ldr	r3, [r7, #4]
 801557a:	2b00      	cmp	r3, #0
 801557c:	d106      	bne.n	801558c <tcp_enqueue_flags+0x40>
 801557e:	4b62      	ldr	r3, [pc, #392]	; (8015708 <tcp_enqueue_flags+0x1bc>)
 8015580:	f240 4213 	movw	r2, #1043	; 0x413
 8015584:	4963      	ldr	r1, [pc, #396]	; (8015714 <tcp_enqueue_flags+0x1c8>)
 8015586:	4862      	ldr	r0, [pc, #392]	; (8015710 <tcp_enqueue_flags+0x1c4>)
 8015588:	f005 fbce 	bl	801ad28 <iprintf>

  /* No need to check pcb->snd_queuelen if only SYN or FIN are allowed! */

  /* Get options for this segment. This is a special case since this is the
     only place where a SYN can be sent. */
  if (flags & TCP_SYN) {
 801558c:	78fb      	ldrb	r3, [r7, #3]
 801558e:	f003 0302 	and.w	r3, r3, #2
 8015592:	2b00      	cmp	r3, #0
 8015594:	d001      	beq.n	801559a <tcp_enqueue_flags+0x4e>
    optflags = TF_SEG_OPTS_MSS;
 8015596:	2301      	movs	r3, #1
 8015598:	77fb      	strb	r3, [r7, #31]
    /* Make sure the timestamp option is only included in data segments if we
       agreed about it with the remote host (and in active open SYN segments). */
    optflags |= TF_SEG_OPTS_TS;
  }
#endif /* LWIP_TCP_TIMESTAMPS */
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 801559a:	7ffb      	ldrb	r3, [r7, #31]
 801559c:	009b      	lsls	r3, r3, #2
 801559e:	b2db      	uxtb	r3, r3
 80155a0:	f003 0304 	and.w	r3, r3, #4
 80155a4:	75fb      	strb	r3, [r7, #23]

  /* Allocate pbuf with room for TCP header + options */
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 80155a6:	7dfb      	ldrb	r3, [r7, #23]
 80155a8:	b29b      	uxth	r3, r3
 80155aa:	f44f 7220 	mov.w	r2, #640	; 0x280
 80155ae:	4619      	mov	r1, r3
 80155b0:	2036      	movs	r0, #54	; 0x36
 80155b2:	f7fa fa7b 	bl	800faac <pbuf_alloc>
 80155b6:	6138      	str	r0, [r7, #16]
 80155b8:	693b      	ldr	r3, [r7, #16]
 80155ba:	2b00      	cmp	r3, #0
 80155bc:	d109      	bne.n	80155d2 <tcp_enqueue_flags+0x86>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 80155be:	687b      	ldr	r3, [r7, #4]
 80155c0:	8b5b      	ldrh	r3, [r3, #26]
 80155c2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80155c6:	b29a      	uxth	r2, r3
 80155c8:	687b      	ldr	r3, [r7, #4]
 80155ca:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 80155cc:	f04f 33ff 	mov.w	r3, #4294967295
 80155d0:	e095      	b.n	80156fe <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 80155d2:	693b      	ldr	r3, [r7, #16]
 80155d4:	895a      	ldrh	r2, [r3, #10]
 80155d6:	7dfb      	ldrb	r3, [r7, #23]
 80155d8:	b29b      	uxth	r3, r3
 80155da:	429a      	cmp	r2, r3
 80155dc:	d206      	bcs.n	80155ec <tcp_enqueue_flags+0xa0>
 80155de:	4b4a      	ldr	r3, [pc, #296]	; (8015708 <tcp_enqueue_flags+0x1bc>)
 80155e0:	f240 423a 	movw	r2, #1082	; 0x43a
 80155e4:	494c      	ldr	r1, [pc, #304]	; (8015718 <tcp_enqueue_flags+0x1cc>)
 80155e6:	484a      	ldr	r0, [pc, #296]	; (8015710 <tcp_enqueue_flags+0x1c4>)
 80155e8:	f005 fb9e 	bl	801ad28 <iprintf>
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 80155ec:	687b      	ldr	r3, [r7, #4]
 80155ee:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 80155f0:	78fa      	ldrb	r2, [r7, #3]
 80155f2:	7ffb      	ldrb	r3, [r7, #31]
 80155f4:	9300      	str	r3, [sp, #0]
 80155f6:	460b      	mov	r3, r1
 80155f8:	6939      	ldr	r1, [r7, #16]
 80155fa:	6878      	ldr	r0, [r7, #4]
 80155fc:	f7ff f916 	bl	801482c <tcp_create_segment>
 8015600:	60f8      	str	r0, [r7, #12]
 8015602:	68fb      	ldr	r3, [r7, #12]
 8015604:	2b00      	cmp	r3, #0
 8015606:	d109      	bne.n	801561c <tcp_enqueue_flags+0xd0>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8015608:	687b      	ldr	r3, [r7, #4]
 801560a:	8b5b      	ldrh	r3, [r3, #26]
 801560c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8015610:	b29a      	uxth	r2, r3
 8015612:	687b      	ldr	r3, [r7, #4]
 8015614:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 8015616:	f04f 33ff 	mov.w	r3, #4294967295
 801561a:	e070      	b.n	80156fe <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 801561c:	68fb      	ldr	r3, [r7, #12]
 801561e:	68db      	ldr	r3, [r3, #12]
 8015620:	f003 0303 	and.w	r3, r3, #3
 8015624:	2b00      	cmp	r3, #0
 8015626:	d006      	beq.n	8015636 <tcp_enqueue_flags+0xea>
 8015628:	4b37      	ldr	r3, [pc, #220]	; (8015708 <tcp_enqueue_flags+0x1bc>)
 801562a:	f240 4242 	movw	r2, #1090	; 0x442
 801562e:	493b      	ldr	r1, [pc, #236]	; (801571c <tcp_enqueue_flags+0x1d0>)
 8015630:	4837      	ldr	r0, [pc, #220]	; (8015710 <tcp_enqueue_flags+0x1c4>)
 8015632:	f005 fb79 	bl	801ad28 <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 8015636:	68fb      	ldr	r3, [r7, #12]
 8015638:	891b      	ldrh	r3, [r3, #8]
 801563a:	2b00      	cmp	r3, #0
 801563c:	d006      	beq.n	801564c <tcp_enqueue_flags+0x100>
 801563e:	4b32      	ldr	r3, [pc, #200]	; (8015708 <tcp_enqueue_flags+0x1bc>)
 8015640:	f240 4243 	movw	r2, #1091	; 0x443
 8015644:	4936      	ldr	r1, [pc, #216]	; (8015720 <tcp_enqueue_flags+0x1d4>)
 8015646:	4832      	ldr	r0, [pc, #200]	; (8015710 <tcp_enqueue_flags+0x1c4>)
 8015648:	f005 fb6e 	bl	801ad28 <iprintf>
               lwip_ntohl(seg->tcphdr->seqno),
               lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg),
               (u16_t)flags));

  /* Now append seg to pcb->unsent queue */
  if (pcb->unsent == NULL) {
 801564c:	687b      	ldr	r3, [r7, #4]
 801564e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015650:	2b00      	cmp	r3, #0
 8015652:	d103      	bne.n	801565c <tcp_enqueue_flags+0x110>
    pcb->unsent = seg;
 8015654:	687b      	ldr	r3, [r7, #4]
 8015656:	68fa      	ldr	r2, [r7, #12]
 8015658:	66da      	str	r2, [r3, #108]	; 0x6c
 801565a:	e00d      	b.n	8015678 <tcp_enqueue_flags+0x12c>
  } else {
    struct tcp_seg *useg;
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 801565c:	687b      	ldr	r3, [r7, #4]
 801565e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015660:	61bb      	str	r3, [r7, #24]
 8015662:	e002      	b.n	801566a <tcp_enqueue_flags+0x11e>
 8015664:	69bb      	ldr	r3, [r7, #24]
 8015666:	681b      	ldr	r3, [r3, #0]
 8015668:	61bb      	str	r3, [r7, #24]
 801566a:	69bb      	ldr	r3, [r7, #24]
 801566c:	681b      	ldr	r3, [r3, #0]
 801566e:	2b00      	cmp	r3, #0
 8015670:	d1f8      	bne.n	8015664 <tcp_enqueue_flags+0x118>
    useg->next = seg;
 8015672:	69bb      	ldr	r3, [r7, #24]
 8015674:	68fa      	ldr	r2, [r7, #12]
 8015676:	601a      	str	r2, [r3, #0]
  }
#if TCP_OVERSIZE
  /* The new unsent tail has no space */
  pcb->unsent_oversize = 0;
 8015678:	687b      	ldr	r3, [r7, #4]
 801567a:	2200      	movs	r2, #0
 801567c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* TCP_OVERSIZE */

  /* SYN and FIN bump the sequence number */
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 8015680:	78fb      	ldrb	r3, [r7, #3]
 8015682:	f003 0302 	and.w	r3, r3, #2
 8015686:	2b00      	cmp	r3, #0
 8015688:	d104      	bne.n	8015694 <tcp_enqueue_flags+0x148>
 801568a:	78fb      	ldrb	r3, [r7, #3]
 801568c:	f003 0301 	and.w	r3, r3, #1
 8015690:	2b00      	cmp	r3, #0
 8015692:	d004      	beq.n	801569e <tcp_enqueue_flags+0x152>
    pcb->snd_lbb++;
 8015694:	687b      	ldr	r3, [r7, #4]
 8015696:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8015698:	1c5a      	adds	r2, r3, #1
 801569a:	687b      	ldr	r3, [r7, #4]
 801569c:	65da      	str	r2, [r3, #92]	; 0x5c
    /* optlen does not influence snd_buf */
  }
  if (flags & TCP_FIN) {
 801569e:	78fb      	ldrb	r3, [r7, #3]
 80156a0:	f003 0301 	and.w	r3, r3, #1
 80156a4:	2b00      	cmp	r3, #0
 80156a6:	d006      	beq.n	80156b6 <tcp_enqueue_flags+0x16a>
    tcp_set_flags(pcb, TF_FIN);
 80156a8:	687b      	ldr	r3, [r7, #4]
 80156aa:	8b5b      	ldrh	r3, [r3, #26]
 80156ac:	f043 0320 	orr.w	r3, r3, #32
 80156b0:	b29a      	uxth	r2, r3
 80156b2:	687b      	ldr	r3, [r7, #4]
 80156b4:	835a      	strh	r2, [r3, #26]
  }

  /* update number of segments on the queues */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 80156b6:	68fb      	ldr	r3, [r7, #12]
 80156b8:	685b      	ldr	r3, [r3, #4]
 80156ba:	4618      	mov	r0, r3
 80156bc:	f7fa fd64 	bl	8010188 <pbuf_clen>
 80156c0:	4603      	mov	r3, r0
 80156c2:	461a      	mov	r2, r3
 80156c4:	687b      	ldr	r3, [r7, #4]
 80156c6:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80156ca:	4413      	add	r3, r2
 80156cc:	b29a      	uxth	r2, r3
 80156ce:	687b      	ldr	r3, [r7, #4]
 80156d0:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: %"S16_F" (after enqueued)\n", pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 80156d4:	687b      	ldr	r3, [r7, #4]
 80156d6:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80156da:	2b00      	cmp	r3, #0
 80156dc:	d00e      	beq.n	80156fc <tcp_enqueue_flags+0x1b0>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 80156de:	687b      	ldr	r3, [r7, #4]
 80156e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80156e2:	2b00      	cmp	r3, #0
 80156e4:	d10a      	bne.n	80156fc <tcp_enqueue_flags+0x1b0>
 80156e6:	687b      	ldr	r3, [r7, #4]
 80156e8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80156ea:	2b00      	cmp	r3, #0
 80156ec:	d106      	bne.n	80156fc <tcp_enqueue_flags+0x1b0>
 80156ee:	4b06      	ldr	r3, [pc, #24]	; (8015708 <tcp_enqueue_flags+0x1bc>)
 80156f0:	f240 4266 	movw	r2, #1126	; 0x466
 80156f4:	490b      	ldr	r1, [pc, #44]	; (8015724 <tcp_enqueue_flags+0x1d8>)
 80156f6:	4806      	ldr	r0, [pc, #24]	; (8015710 <tcp_enqueue_flags+0x1c4>)
 80156f8:	f005 fb16 	bl	801ad28 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
 80156fc:	2300      	movs	r3, #0
}
 80156fe:	4618      	mov	r0, r3
 8015700:	3720      	adds	r7, #32
 8015702:	46bd      	mov	sp, r7
 8015704:	bd80      	pop	{r7, pc}
 8015706:	bf00      	nop
 8015708:	080218a4 	.word	0x080218a4
 801570c:	08021cc8 	.word	0x08021cc8
 8015710:	080218f8 	.word	0x080218f8
 8015714:	08021d20 	.word	0x08021d20
 8015718:	08021d40 	.word	0x08021d40
 801571c:	08021d7c 	.word	0x08021d7c
 8015720:	08021d94 	.word	0x08021d94
 8015724:	08021dc0 	.word	0x08021dc0

08015728 <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 8015728:	b5b0      	push	{r4, r5, r7, lr}
 801572a:	b08a      	sub	sp, #40	; 0x28
 801572c:	af00      	add	r7, sp, #0
 801572e:	6078      	str	r0, [r7, #4]
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 8015730:	687b      	ldr	r3, [r7, #4]
 8015732:	2b00      	cmp	r3, #0
 8015734:	d106      	bne.n	8015744 <tcp_output+0x1c>
 8015736:	4ba0      	ldr	r3, [pc, #640]	; (80159b8 <tcp_output+0x290>)
 8015738:	f240 42e1 	movw	r2, #1249	; 0x4e1
 801573c:	499f      	ldr	r1, [pc, #636]	; (80159bc <tcp_output+0x294>)
 801573e:	48a0      	ldr	r0, [pc, #640]	; (80159c0 <tcp_output+0x298>)
 8015740:	f005 faf2 	bl	801ad28 <iprintf>
  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 8015744:	687b      	ldr	r3, [r7, #4]
 8015746:	7d1b      	ldrb	r3, [r3, #20]
 8015748:	2b01      	cmp	r3, #1
 801574a:	d106      	bne.n	801575a <tcp_output+0x32>
 801574c:	4b9a      	ldr	r3, [pc, #616]	; (80159b8 <tcp_output+0x290>)
 801574e:	f240 42e4 	movw	r2, #1252	; 0x4e4
 8015752:	499c      	ldr	r1, [pc, #624]	; (80159c4 <tcp_output+0x29c>)
 8015754:	489a      	ldr	r0, [pc, #616]	; (80159c0 <tcp_output+0x298>)
 8015756:	f005 fae7 	bl	801ad28 <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 801575a:	4b9b      	ldr	r3, [pc, #620]	; (80159c8 <tcp_output+0x2a0>)
 801575c:	681b      	ldr	r3, [r3, #0]
 801575e:	687a      	ldr	r2, [r7, #4]
 8015760:	429a      	cmp	r2, r3
 8015762:	d101      	bne.n	8015768 <tcp_output+0x40>
    return ERR_OK;
 8015764:	2300      	movs	r3, #0
 8015766:	e1d2      	b.n	8015b0e <tcp_output+0x3e6>
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 8015768:	687b      	ldr	r3, [r7, #4]
 801576a:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 801576e:	687b      	ldr	r3, [r7, #4]
 8015770:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8015774:	429a      	cmp	r2, r3
 8015776:	d203      	bcs.n	8015780 <tcp_output+0x58>
 8015778:	687b      	ldr	r3, [r7, #4]
 801577a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801577e:	e002      	b.n	8015786 <tcp_output+0x5e>
 8015780:	687b      	ldr	r3, [r7, #4]
 8015782:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8015786:	61bb      	str	r3, [r7, #24]

  seg = pcb->unsent;
 8015788:	687b      	ldr	r3, [r7, #4]
 801578a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801578c:	627b      	str	r3, [r7, #36]	; 0x24

  if (seg == NULL) {
 801578e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015790:	2b00      	cmp	r3, #0
 8015792:	d10b      	bne.n	80157ac <tcp_output+0x84>
                                 ", seg == NULL, ack %"U32_F"\n",
                                 pcb->snd_wnd, pcb->cwnd, wnd, pcb->lastack));

    /* If the TF_ACK_NOW flag is set and the ->unsent queue is empty, construct
     * an empty ACK segment and send it. */
    if (pcb->flags & TF_ACK_NOW) {
 8015794:	687b      	ldr	r3, [r7, #4]
 8015796:	8b5b      	ldrh	r3, [r3, #26]
 8015798:	f003 0302 	and.w	r3, r3, #2
 801579c:	2b00      	cmp	r3, #0
 801579e:	f000 81a9 	beq.w	8015af4 <tcp_output+0x3cc>
      return tcp_send_empty_ack(pcb);
 80157a2:	6878      	ldr	r0, [r7, #4]
 80157a4:	f000 fdd8 	bl	8016358 <tcp_send_empty_ack>
 80157a8:	4603      	mov	r3, r0
 80157aa:	e1b0      	b.n	8015b0e <tcp_output+0x3e6>
                 pcb->snd_wnd, pcb->cwnd, wnd,
                 lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len,
                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack));
  }

  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 80157ac:	6879      	ldr	r1, [r7, #4]
 80157ae:	687b      	ldr	r3, [r7, #4]
 80157b0:	3304      	adds	r3, #4
 80157b2:	461a      	mov	r2, r3
 80157b4:	6878      	ldr	r0, [r7, #4]
 80157b6:	f7ff f81d 	bl	80147f4 <tcp_route>
 80157ba:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 80157bc:	697b      	ldr	r3, [r7, #20]
 80157be:	2b00      	cmp	r3, #0
 80157c0:	d102      	bne.n	80157c8 <tcp_output+0xa0>
    return ERR_RTE;
 80157c2:	f06f 0303 	mvn.w	r3, #3
 80157c6:	e1a2      	b.n	8015b0e <tcp_output+0x3e6>
  }

  /* If we don't have a local IP address, we get one from netif */
  if (ip_addr_isany(&pcb->local_ip)) {
 80157c8:	687b      	ldr	r3, [r7, #4]
 80157ca:	2b00      	cmp	r3, #0
 80157cc:	d003      	beq.n	80157d6 <tcp_output+0xae>
 80157ce:	687b      	ldr	r3, [r7, #4]
 80157d0:	681b      	ldr	r3, [r3, #0]
 80157d2:	2b00      	cmp	r3, #0
 80157d4:	d111      	bne.n	80157fa <tcp_output+0xd2>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, &pcb->remote_ip);
 80157d6:	697b      	ldr	r3, [r7, #20]
 80157d8:	2b00      	cmp	r3, #0
 80157da:	d002      	beq.n	80157e2 <tcp_output+0xba>
 80157dc:	697b      	ldr	r3, [r7, #20]
 80157de:	3304      	adds	r3, #4
 80157e0:	e000      	b.n	80157e4 <tcp_output+0xbc>
 80157e2:	2300      	movs	r3, #0
 80157e4:	613b      	str	r3, [r7, #16]
    if (local_ip == NULL) {
 80157e6:	693b      	ldr	r3, [r7, #16]
 80157e8:	2b00      	cmp	r3, #0
 80157ea:	d102      	bne.n	80157f2 <tcp_output+0xca>
      return ERR_RTE;
 80157ec:	f06f 0303 	mvn.w	r3, #3
 80157f0:	e18d      	b.n	8015b0e <tcp_output+0x3e6>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 80157f2:	693b      	ldr	r3, [r7, #16]
 80157f4:	681a      	ldr	r2, [r3, #0]
 80157f6:	687b      	ldr	r3, [r7, #4]
 80157f8:	601a      	str	r2, [r3, #0]
  }

  /* Handle the current segment not fitting within the window */
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 80157fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80157fc:	68db      	ldr	r3, [r3, #12]
 80157fe:	685b      	ldr	r3, [r3, #4]
 8015800:	4618      	mov	r0, r3
 8015802:	f7f9 f918 	bl	800ea36 <lwip_htonl>
 8015806:	4602      	mov	r2, r0
 8015808:	687b      	ldr	r3, [r7, #4]
 801580a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801580c:	1ad3      	subs	r3, r2, r3
 801580e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015810:	8912      	ldrh	r2, [r2, #8]
 8015812:	4413      	add	r3, r2
 8015814:	69ba      	ldr	r2, [r7, #24]
 8015816:	429a      	cmp	r2, r3
 8015818:	d227      	bcs.n	801586a <tcp_output+0x142>
     * within the remaining (could be 0) send window and RTO timer is not running (we
     * have no in-flight data). If window is still too small after persist timer fires,
     * then we split the segment. We don't consider the congestion window since a cwnd
     * smaller than 1 SMSS implies in-flight data
     */
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 801581a:	687b      	ldr	r3, [r7, #4]
 801581c:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8015820:	461a      	mov	r2, r3
 8015822:	69bb      	ldr	r3, [r7, #24]
 8015824:	4293      	cmp	r3, r2
 8015826:	d114      	bne.n	8015852 <tcp_output+0x12a>
 8015828:	687b      	ldr	r3, [r7, #4]
 801582a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801582c:	2b00      	cmp	r3, #0
 801582e:	d110      	bne.n	8015852 <tcp_output+0x12a>
 8015830:	687b      	ldr	r3, [r7, #4]
 8015832:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 8015836:	2b00      	cmp	r3, #0
 8015838:	d10b      	bne.n	8015852 <tcp_output+0x12a>
      pcb->persist_cnt = 0;
 801583a:	687b      	ldr	r3, [r7, #4]
 801583c:	2200      	movs	r2, #0
 801583e:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
      pcb->persist_backoff = 1;
 8015842:	687b      	ldr	r3, [r7, #4]
 8015844:	2201      	movs	r2, #1
 8015846:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
      pcb->persist_probe = 0;
 801584a:	687b      	ldr	r3, [r7, #4]
 801584c:	2200      	movs	r2, #0
 801584e:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
    }
    /* We need an ACK, but can't send data now, so send an empty ACK */
    if (pcb->flags & TF_ACK_NOW) {
 8015852:	687b      	ldr	r3, [r7, #4]
 8015854:	8b5b      	ldrh	r3, [r3, #26]
 8015856:	f003 0302 	and.w	r3, r3, #2
 801585a:	2b00      	cmp	r3, #0
 801585c:	f000 814c 	beq.w	8015af8 <tcp_output+0x3d0>
      return tcp_send_empty_ack(pcb);
 8015860:	6878      	ldr	r0, [r7, #4]
 8015862:	f000 fd79 	bl	8016358 <tcp_send_empty_ack>
 8015866:	4603      	mov	r3, r0
 8015868:	e151      	b.n	8015b0e <tcp_output+0x3e6>
    }
    goto output_done;
  }
  /* Stop persist timer, above conditions are not active */
  pcb->persist_backoff = 0;
 801586a:	687b      	ldr	r3, [r7, #4]
 801586c:	2200      	movs	r2, #0
 801586e:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99

  /* useg should point to last segment on unacked queue */
  useg = pcb->unacked;
 8015872:	687b      	ldr	r3, [r7, #4]
 8015874:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8015876:	623b      	str	r3, [r7, #32]
  if (useg != NULL) {
 8015878:	6a3b      	ldr	r3, [r7, #32]
 801587a:	2b00      	cmp	r3, #0
 801587c:	f000 811b 	beq.w	8015ab6 <tcp_output+0x38e>
    for (; useg->next != NULL; useg = useg->next);
 8015880:	e002      	b.n	8015888 <tcp_output+0x160>
 8015882:	6a3b      	ldr	r3, [r7, #32]
 8015884:	681b      	ldr	r3, [r3, #0]
 8015886:	623b      	str	r3, [r7, #32]
 8015888:	6a3b      	ldr	r3, [r7, #32]
 801588a:	681b      	ldr	r3, [r3, #0]
 801588c:	2b00      	cmp	r3, #0
 801588e:	d1f8      	bne.n	8015882 <tcp_output+0x15a>
  }
  /* data available and window allows it to be sent? */
  while (seg != NULL &&
 8015890:	e111      	b.n	8015ab6 <tcp_output+0x38e>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
    LWIP_ASSERT("RST not expected here!",
 8015892:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015894:	68db      	ldr	r3, [r3, #12]
 8015896:	899b      	ldrh	r3, [r3, #12]
 8015898:	b29b      	uxth	r3, r3
 801589a:	4618      	mov	r0, r3
 801589c:	f7f9 f8b6 	bl	800ea0c <lwip_htons>
 80158a0:	4603      	mov	r3, r0
 80158a2:	b2db      	uxtb	r3, r3
 80158a4:	f003 0304 	and.w	r3, r3, #4
 80158a8:	2b00      	cmp	r3, #0
 80158aa:	d006      	beq.n	80158ba <tcp_output+0x192>
 80158ac:	4b42      	ldr	r3, [pc, #264]	; (80159b8 <tcp_output+0x290>)
 80158ae:	f240 5237 	movw	r2, #1335	; 0x537
 80158b2:	4946      	ldr	r1, [pc, #280]	; (80159cc <tcp_output+0x2a4>)
 80158b4:	4842      	ldr	r0, [pc, #264]	; (80159c0 <tcp_output+0x298>)
 80158b6:	f005 fa37 	bl	801ad28 <iprintf>
     * - if tcp_write had a memory error before (prevent delayed ACK timeout) or
     * - if FIN was already enqueued for this PCB (SYN is always alone in a segment -
     *   either seg->next != NULL or pcb->unacked == NULL;
     *   RST is no sent using tcp_write/tcp_output.
     */
    if ((tcp_do_output_nagle(pcb) == 0) &&
 80158ba:	687b      	ldr	r3, [r7, #4]
 80158bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80158be:	2b00      	cmp	r3, #0
 80158c0:	d01f      	beq.n	8015902 <tcp_output+0x1da>
 80158c2:	687b      	ldr	r3, [r7, #4]
 80158c4:	8b5b      	ldrh	r3, [r3, #26]
 80158c6:	f003 0344 	and.w	r3, r3, #68	; 0x44
 80158ca:	2b00      	cmp	r3, #0
 80158cc:	d119      	bne.n	8015902 <tcp_output+0x1da>
 80158ce:	687b      	ldr	r3, [r7, #4]
 80158d0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80158d2:	2b00      	cmp	r3, #0
 80158d4:	d00b      	beq.n	80158ee <tcp_output+0x1c6>
 80158d6:	687b      	ldr	r3, [r7, #4]
 80158d8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80158da:	681b      	ldr	r3, [r3, #0]
 80158dc:	2b00      	cmp	r3, #0
 80158de:	d110      	bne.n	8015902 <tcp_output+0x1da>
 80158e0:	687b      	ldr	r3, [r7, #4]
 80158e2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80158e4:	891a      	ldrh	r2, [r3, #8]
 80158e6:	687b      	ldr	r3, [r7, #4]
 80158e8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80158ea:	429a      	cmp	r2, r3
 80158ec:	d209      	bcs.n	8015902 <tcp_output+0x1da>
 80158ee:	687b      	ldr	r3, [r7, #4]
 80158f0:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 80158f4:	2b00      	cmp	r3, #0
 80158f6:	d004      	beq.n	8015902 <tcp_output+0x1da>
 80158f8:	687b      	ldr	r3, [r7, #4]
 80158fa:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80158fe:	2b08      	cmp	r3, #8
 8015900:	d901      	bls.n	8015906 <tcp_output+0x1de>
 8015902:	2301      	movs	r3, #1
 8015904:	e000      	b.n	8015908 <tcp_output+0x1e0>
 8015906:	2300      	movs	r3, #0
 8015908:	2b00      	cmp	r3, #0
 801590a:	d106      	bne.n	801591a <tcp_output+0x1f2>
        ((pcb->flags & (TF_NAGLEMEMERR | TF_FIN)) == 0)) {
 801590c:	687b      	ldr	r3, [r7, #4]
 801590e:	8b5b      	ldrh	r3, [r3, #26]
 8015910:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
    if ((tcp_do_output_nagle(pcb) == 0) &&
 8015914:	2b00      	cmp	r3, #0
 8015916:	f000 80e3 	beq.w	8015ae0 <tcp_output+0x3b8>
                                 pcb->lastack,
                                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack, i));
    ++i;
#endif /* TCP_CWND_DEBUG */

    if (pcb->state != SYN_SENT) {
 801591a:	687b      	ldr	r3, [r7, #4]
 801591c:	7d1b      	ldrb	r3, [r3, #20]
 801591e:	2b02      	cmp	r3, #2
 8015920:	d00d      	beq.n	801593e <tcp_output+0x216>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 8015922:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015924:	68db      	ldr	r3, [r3, #12]
 8015926:	899b      	ldrh	r3, [r3, #12]
 8015928:	b29c      	uxth	r4, r3
 801592a:	2010      	movs	r0, #16
 801592c:	f7f9 f86e 	bl	800ea0c <lwip_htons>
 8015930:	4603      	mov	r3, r0
 8015932:	461a      	mov	r2, r3
 8015934:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015936:	68db      	ldr	r3, [r3, #12]
 8015938:	4322      	orrs	r2, r4
 801593a:	b292      	uxth	r2, r2
 801593c:	819a      	strh	r2, [r3, #12]
    }

    err = tcp_output_segment(seg, pcb, netif);
 801593e:	697a      	ldr	r2, [r7, #20]
 8015940:	6879      	ldr	r1, [r7, #4]
 8015942:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8015944:	f000 f908 	bl	8015b58 <tcp_output_segment>
 8015948:	4603      	mov	r3, r0
 801594a:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 801594c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015950:	2b00      	cmp	r3, #0
 8015952:	d009      	beq.n	8015968 <tcp_output+0x240>
      /* segment could not be sent, for whatever reason */
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8015954:	687b      	ldr	r3, [r7, #4]
 8015956:	8b5b      	ldrh	r3, [r3, #26]
 8015958:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801595c:	b29a      	uxth	r2, r3
 801595e:	687b      	ldr	r3, [r7, #4]
 8015960:	835a      	strh	r2, [r3, #26]
      return err;
 8015962:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015966:	e0d2      	b.n	8015b0e <tcp_output+0x3e6>
    }
#if TCP_OVERSIZE_DBGCHECK
    seg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */
    pcb->unsent = seg->next;
 8015968:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801596a:	681a      	ldr	r2, [r3, #0]
 801596c:	687b      	ldr	r3, [r7, #4]
 801596e:	66da      	str	r2, [r3, #108]	; 0x6c
    if (pcb->state != SYN_SENT) {
 8015970:	687b      	ldr	r3, [r7, #4]
 8015972:	7d1b      	ldrb	r3, [r3, #20]
 8015974:	2b02      	cmp	r3, #2
 8015976:	d006      	beq.n	8015986 <tcp_output+0x25e>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8015978:	687b      	ldr	r3, [r7, #4]
 801597a:	8b5b      	ldrh	r3, [r3, #26]
 801597c:	f023 0303 	bic.w	r3, r3, #3
 8015980:	b29a      	uxth	r2, r3
 8015982:	687b      	ldr	r3, [r7, #4]
 8015984:	835a      	strh	r2, [r3, #26]
    }
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8015986:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015988:	68db      	ldr	r3, [r3, #12]
 801598a:	685b      	ldr	r3, [r3, #4]
 801598c:	4618      	mov	r0, r3
 801598e:	f7f9 f852 	bl	800ea36 <lwip_htonl>
 8015992:	4604      	mov	r4, r0
 8015994:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015996:	891b      	ldrh	r3, [r3, #8]
 8015998:	461d      	mov	r5, r3
 801599a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801599c:	68db      	ldr	r3, [r3, #12]
 801599e:	899b      	ldrh	r3, [r3, #12]
 80159a0:	b29b      	uxth	r3, r3
 80159a2:	4618      	mov	r0, r3
 80159a4:	f7f9 f832 	bl	800ea0c <lwip_htons>
 80159a8:	4603      	mov	r3, r0
 80159aa:	b2db      	uxtb	r3, r3
 80159ac:	f003 0303 	and.w	r3, r3, #3
 80159b0:	2b00      	cmp	r3, #0
 80159b2:	d00d      	beq.n	80159d0 <tcp_output+0x2a8>
 80159b4:	2301      	movs	r3, #1
 80159b6:	e00c      	b.n	80159d2 <tcp_output+0x2aa>
 80159b8:	080218a4 	.word	0x080218a4
 80159bc:	08021de8 	.word	0x08021de8
 80159c0:	080218f8 	.word	0x080218f8
 80159c4:	08021e00 	.word	0x08021e00
 80159c8:	20007cb4 	.word	0x20007cb4
 80159cc:	08021e28 	.word	0x08021e28
 80159d0:	2300      	movs	r3, #0
 80159d2:	442b      	add	r3, r5
 80159d4:	4423      	add	r3, r4
 80159d6:	60bb      	str	r3, [r7, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 80159d8:	687b      	ldr	r3, [r7, #4]
 80159da:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80159dc:	68bb      	ldr	r3, [r7, #8]
 80159de:	1ad3      	subs	r3, r2, r3
 80159e0:	2b00      	cmp	r3, #0
 80159e2:	da02      	bge.n	80159ea <tcp_output+0x2c2>
      pcb->snd_nxt = snd_nxt;
 80159e4:	687b      	ldr	r3, [r7, #4]
 80159e6:	68ba      	ldr	r2, [r7, #8]
 80159e8:	651a      	str	r2, [r3, #80]	; 0x50
    }
    /* put segment on unacknowledged list if length > 0 */
    if (TCP_TCPLEN(seg) > 0) {
 80159ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80159ec:	891b      	ldrh	r3, [r3, #8]
 80159ee:	461c      	mov	r4, r3
 80159f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80159f2:	68db      	ldr	r3, [r3, #12]
 80159f4:	899b      	ldrh	r3, [r3, #12]
 80159f6:	b29b      	uxth	r3, r3
 80159f8:	4618      	mov	r0, r3
 80159fa:	f7f9 f807 	bl	800ea0c <lwip_htons>
 80159fe:	4603      	mov	r3, r0
 8015a00:	b2db      	uxtb	r3, r3
 8015a02:	f003 0303 	and.w	r3, r3, #3
 8015a06:	2b00      	cmp	r3, #0
 8015a08:	d001      	beq.n	8015a0e <tcp_output+0x2e6>
 8015a0a:	2301      	movs	r3, #1
 8015a0c:	e000      	b.n	8015a10 <tcp_output+0x2e8>
 8015a0e:	2300      	movs	r3, #0
 8015a10:	4423      	add	r3, r4
 8015a12:	2b00      	cmp	r3, #0
 8015a14:	d049      	beq.n	8015aaa <tcp_output+0x382>
      seg->next = NULL;
 8015a16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015a18:	2200      	movs	r2, #0
 8015a1a:	601a      	str	r2, [r3, #0]
      /* unacked list is empty? */
      if (pcb->unacked == NULL) {
 8015a1c:	687b      	ldr	r3, [r7, #4]
 8015a1e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8015a20:	2b00      	cmp	r3, #0
 8015a22:	d105      	bne.n	8015a30 <tcp_output+0x308>
        pcb->unacked = seg;
 8015a24:	687b      	ldr	r3, [r7, #4]
 8015a26:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015a28:	671a      	str	r2, [r3, #112]	; 0x70
        useg = seg;
 8015a2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015a2c:	623b      	str	r3, [r7, #32]
 8015a2e:	e03f      	b.n	8015ab0 <tcp_output+0x388>
        /* unacked list is not empty? */
      } else {
        /* In the case of fast retransmit, the packet should not go to the tail
         * of the unacked queue, but rather somewhere before it. We need to check for
         * this case. -STJ Jul 27, 2004 */
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 8015a30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015a32:	68db      	ldr	r3, [r3, #12]
 8015a34:	685b      	ldr	r3, [r3, #4]
 8015a36:	4618      	mov	r0, r3
 8015a38:	f7f8 fffd 	bl	800ea36 <lwip_htonl>
 8015a3c:	4604      	mov	r4, r0
 8015a3e:	6a3b      	ldr	r3, [r7, #32]
 8015a40:	68db      	ldr	r3, [r3, #12]
 8015a42:	685b      	ldr	r3, [r3, #4]
 8015a44:	4618      	mov	r0, r3
 8015a46:	f7f8 fff6 	bl	800ea36 <lwip_htonl>
 8015a4a:	4603      	mov	r3, r0
 8015a4c:	1ae3      	subs	r3, r4, r3
 8015a4e:	2b00      	cmp	r3, #0
 8015a50:	da24      	bge.n	8015a9c <tcp_output+0x374>
          /* add segment to before tail of unacked list, keeping the list sorted */
          struct tcp_seg **cur_seg = &(pcb->unacked);
 8015a52:	687b      	ldr	r3, [r7, #4]
 8015a54:	3370      	adds	r3, #112	; 0x70
 8015a56:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 8015a58:	e002      	b.n	8015a60 <tcp_output+0x338>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
            cur_seg = &((*cur_seg)->next );
 8015a5a:	69fb      	ldr	r3, [r7, #28]
 8015a5c:	681b      	ldr	r3, [r3, #0]
 8015a5e:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 8015a60:	69fb      	ldr	r3, [r7, #28]
 8015a62:	681b      	ldr	r3, [r3, #0]
 8015a64:	2b00      	cmp	r3, #0
 8015a66:	d011      	beq.n	8015a8c <tcp_output+0x364>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8015a68:	69fb      	ldr	r3, [r7, #28]
 8015a6a:	681b      	ldr	r3, [r3, #0]
 8015a6c:	68db      	ldr	r3, [r3, #12]
 8015a6e:	685b      	ldr	r3, [r3, #4]
 8015a70:	4618      	mov	r0, r3
 8015a72:	f7f8 ffe0 	bl	800ea36 <lwip_htonl>
 8015a76:	4604      	mov	r4, r0
 8015a78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015a7a:	68db      	ldr	r3, [r3, #12]
 8015a7c:	685b      	ldr	r3, [r3, #4]
 8015a7e:	4618      	mov	r0, r3
 8015a80:	f7f8 ffd9 	bl	800ea36 <lwip_htonl>
 8015a84:	4603      	mov	r3, r0
 8015a86:	1ae3      	subs	r3, r4, r3
          while (*cur_seg &&
 8015a88:	2b00      	cmp	r3, #0
 8015a8a:	dbe6      	blt.n	8015a5a <tcp_output+0x332>
          }
          seg->next = (*cur_seg);
 8015a8c:	69fb      	ldr	r3, [r7, #28]
 8015a8e:	681a      	ldr	r2, [r3, #0]
 8015a90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015a92:	601a      	str	r2, [r3, #0]
          (*cur_seg) = seg;
 8015a94:	69fb      	ldr	r3, [r7, #28]
 8015a96:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015a98:	601a      	str	r2, [r3, #0]
 8015a9a:	e009      	b.n	8015ab0 <tcp_output+0x388>
        } else {
          /* add segment to tail of unacked list */
          useg->next = seg;
 8015a9c:	6a3b      	ldr	r3, [r7, #32]
 8015a9e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015aa0:	601a      	str	r2, [r3, #0]
          useg = useg->next;
 8015aa2:	6a3b      	ldr	r3, [r7, #32]
 8015aa4:	681b      	ldr	r3, [r3, #0]
 8015aa6:	623b      	str	r3, [r7, #32]
 8015aa8:	e002      	b.n	8015ab0 <tcp_output+0x388>
        }
      }
      /* do not queue empty segments on the unacked list */
    } else {
      tcp_seg_free(seg);
 8015aaa:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8015aac:	f7fb ff1a 	bl	80118e4 <tcp_seg_free>
    }
    seg = pcb->unsent;
 8015ab0:	687b      	ldr	r3, [r7, #4]
 8015ab2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015ab4:	627b      	str	r3, [r7, #36]	; 0x24
  while (seg != NULL &&
 8015ab6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015ab8:	2b00      	cmp	r3, #0
 8015aba:	d012      	beq.n	8015ae2 <tcp_output+0x3ba>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 8015abc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015abe:	68db      	ldr	r3, [r3, #12]
 8015ac0:	685b      	ldr	r3, [r3, #4]
 8015ac2:	4618      	mov	r0, r3
 8015ac4:	f7f8 ffb7 	bl	800ea36 <lwip_htonl>
 8015ac8:	4602      	mov	r2, r0
 8015aca:	687b      	ldr	r3, [r7, #4]
 8015acc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8015ace:	1ad3      	subs	r3, r2, r3
 8015ad0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015ad2:	8912      	ldrh	r2, [r2, #8]
 8015ad4:	4413      	add	r3, r2
  while (seg != NULL &&
 8015ad6:	69ba      	ldr	r2, [r7, #24]
 8015ad8:	429a      	cmp	r2, r3
 8015ada:	f4bf aeda 	bcs.w	8015892 <tcp_output+0x16a>
 8015ade:	e000      	b.n	8015ae2 <tcp_output+0x3ba>
      break;
 8015ae0:	bf00      	nop
  }
#if TCP_OVERSIZE
  if (pcb->unsent == NULL) {
 8015ae2:	687b      	ldr	r3, [r7, #4]
 8015ae4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015ae6:	2b00      	cmp	r3, #0
 8015ae8:	d108      	bne.n	8015afc <tcp_output+0x3d4>
    /* last unsent has been removed, reset unsent_oversize */
    pcb->unsent_oversize = 0;
 8015aea:	687b      	ldr	r3, [r7, #4]
 8015aec:	2200      	movs	r2, #0
 8015aee:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
 8015af2:	e004      	b.n	8015afe <tcp_output+0x3d6>
    goto output_done;
 8015af4:	bf00      	nop
 8015af6:	e002      	b.n	8015afe <tcp_output+0x3d6>
    goto output_done;
 8015af8:	bf00      	nop
 8015afa:	e000      	b.n	8015afe <tcp_output+0x3d6>
  }
#endif /* TCP_OVERSIZE */

output_done:
 8015afc:	bf00      	nop
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 8015afe:	687b      	ldr	r3, [r7, #4]
 8015b00:	8b5b      	ldrh	r3, [r3, #26]
 8015b02:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8015b06:	b29a      	uxth	r2, r3
 8015b08:	687b      	ldr	r3, [r7, #4]
 8015b0a:	835a      	strh	r2, [r3, #26]
  return ERR_OK;
 8015b0c:	2300      	movs	r3, #0
}
 8015b0e:	4618      	mov	r0, r3
 8015b10:	3728      	adds	r7, #40	; 0x28
 8015b12:	46bd      	mov	sp, r7
 8015b14:	bdb0      	pop	{r4, r5, r7, pc}
 8015b16:	bf00      	nop

08015b18 <tcp_output_segment_busy>:
 * @arg seg the tcp segment to check
 * @return 1 if ref != 1, 0 if ref == 1
 */
static int
tcp_output_segment_busy(const struct tcp_seg *seg)
{
 8015b18:	b580      	push	{r7, lr}
 8015b1a:	b082      	sub	sp, #8
 8015b1c:	af00      	add	r7, sp, #0
 8015b1e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 8015b20:	687b      	ldr	r3, [r7, #4]
 8015b22:	2b00      	cmp	r3, #0
 8015b24:	d106      	bne.n	8015b34 <tcp_output_segment_busy+0x1c>
 8015b26:	4b09      	ldr	r3, [pc, #36]	; (8015b4c <tcp_output_segment_busy+0x34>)
 8015b28:	f240 529a 	movw	r2, #1434	; 0x59a
 8015b2c:	4908      	ldr	r1, [pc, #32]	; (8015b50 <tcp_output_segment_busy+0x38>)
 8015b2e:	4809      	ldr	r0, [pc, #36]	; (8015b54 <tcp_output_segment_busy+0x3c>)
 8015b30:	f005 f8fa 	bl	801ad28 <iprintf>

  /* We only need to check the first pbuf here:
     If a pbuf is queued for transmission, a driver calls pbuf_ref(),
     which only changes the ref count of the first pbuf */
  if (seg->p->ref != 1) {
 8015b34:	687b      	ldr	r3, [r7, #4]
 8015b36:	685b      	ldr	r3, [r3, #4]
 8015b38:	7b9b      	ldrb	r3, [r3, #14]
 8015b3a:	2b01      	cmp	r3, #1
 8015b3c:	d001      	beq.n	8015b42 <tcp_output_segment_busy+0x2a>
    /* other reference found */
    return 1;
 8015b3e:	2301      	movs	r3, #1
 8015b40:	e000      	b.n	8015b44 <tcp_output_segment_busy+0x2c>
  }
  /* no other references found */
  return 0;
 8015b42:	2300      	movs	r3, #0
}
 8015b44:	4618      	mov	r0, r3
 8015b46:	3708      	adds	r7, #8
 8015b48:	46bd      	mov	sp, r7
 8015b4a:	bd80      	pop	{r7, pc}
 8015b4c:	080218a4 	.word	0x080218a4
 8015b50:	08021e40 	.word	0x08021e40
 8015b54:	080218f8 	.word	0x080218f8

08015b58 <tcp_output_segment>:
 * @param pcb the tcp_pcb for the TCP connection used to send the segment
 * @param netif the netif used to send the segment
 */
static err_t
tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif)
{
 8015b58:	b5b0      	push	{r4, r5, r7, lr}
 8015b5a:	b08c      	sub	sp, #48	; 0x30
 8015b5c:	af04      	add	r7, sp, #16
 8015b5e:	60f8      	str	r0, [r7, #12]
 8015b60:	60b9      	str	r1, [r7, #8]
 8015b62:	607a      	str	r2, [r7, #4]
  u32_t *opts;
#if TCP_CHECKSUM_ON_COPY
  int seg_chksum_was_swapped = 0;
#endif

  LWIP_ASSERT("tcp_output_segment: invalid seg", seg != NULL);
 8015b64:	68fb      	ldr	r3, [r7, #12]
 8015b66:	2b00      	cmp	r3, #0
 8015b68:	d106      	bne.n	8015b78 <tcp_output_segment+0x20>
 8015b6a:	4b64      	ldr	r3, [pc, #400]	; (8015cfc <tcp_output_segment+0x1a4>)
 8015b6c:	f44f 62b7 	mov.w	r2, #1464	; 0x5b8
 8015b70:	4963      	ldr	r1, [pc, #396]	; (8015d00 <tcp_output_segment+0x1a8>)
 8015b72:	4864      	ldr	r0, [pc, #400]	; (8015d04 <tcp_output_segment+0x1ac>)
 8015b74:	f005 f8d8 	bl	801ad28 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid pcb", pcb != NULL);
 8015b78:	68bb      	ldr	r3, [r7, #8]
 8015b7a:	2b00      	cmp	r3, #0
 8015b7c:	d106      	bne.n	8015b8c <tcp_output_segment+0x34>
 8015b7e:	4b5f      	ldr	r3, [pc, #380]	; (8015cfc <tcp_output_segment+0x1a4>)
 8015b80:	f240 52b9 	movw	r2, #1465	; 0x5b9
 8015b84:	4960      	ldr	r1, [pc, #384]	; (8015d08 <tcp_output_segment+0x1b0>)
 8015b86:	485f      	ldr	r0, [pc, #380]	; (8015d04 <tcp_output_segment+0x1ac>)
 8015b88:	f005 f8ce 	bl	801ad28 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid netif", netif != NULL);
 8015b8c:	687b      	ldr	r3, [r7, #4]
 8015b8e:	2b00      	cmp	r3, #0
 8015b90:	d106      	bne.n	8015ba0 <tcp_output_segment+0x48>
 8015b92:	4b5a      	ldr	r3, [pc, #360]	; (8015cfc <tcp_output_segment+0x1a4>)
 8015b94:	f240 52ba 	movw	r2, #1466	; 0x5ba
 8015b98:	495c      	ldr	r1, [pc, #368]	; (8015d0c <tcp_output_segment+0x1b4>)
 8015b9a:	485a      	ldr	r0, [pc, #360]	; (8015d04 <tcp_output_segment+0x1ac>)
 8015b9c:	f005 f8c4 	bl	801ad28 <iprintf>

  if (tcp_output_segment_busy(seg)) {
 8015ba0:	68f8      	ldr	r0, [r7, #12]
 8015ba2:	f7ff ffb9 	bl	8015b18 <tcp_output_segment_busy>
 8015ba6:	4603      	mov	r3, r0
 8015ba8:	2b00      	cmp	r3, #0
 8015baa:	d001      	beq.n	8015bb0 <tcp_output_segment+0x58>
    /* This should not happen: rexmit functions should have checked this.
       However, since this function modifies p->len, we must not continue in this case. */
    LWIP_DEBUGF(TCP_RTO_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_output_segment: segment busy\n"));
    return ERR_OK;
 8015bac:	2300      	movs	r3, #0
 8015bae:	e0a0      	b.n	8015cf2 <tcp_output_segment+0x19a>
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 8015bb0:	68bb      	ldr	r3, [r7, #8]
 8015bb2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8015bb4:	68fb      	ldr	r3, [r7, #12]
 8015bb6:	68dc      	ldr	r4, [r3, #12]
 8015bb8:	4610      	mov	r0, r2
 8015bba:	f7f8 ff3c 	bl	800ea36 <lwip_htonl>
 8015bbe:	4603      	mov	r3, r0
 8015bc0:	60a3      	str	r3, [r4, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 8015bc2:	68bb      	ldr	r3, [r7, #8]
 8015bc4:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 8015bc6:	68fb      	ldr	r3, [r7, #12]
 8015bc8:	68dc      	ldr	r4, [r3, #12]
 8015bca:	4610      	mov	r0, r2
 8015bcc:	f7f8 ff1e 	bl	800ea0c <lwip_htons>
 8015bd0:	4603      	mov	r3, r0
 8015bd2:	81e3      	strh	r3, [r4, #14]
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 8015bd4:	68bb      	ldr	r3, [r7, #8]
 8015bd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015bd8:	68ba      	ldr	r2, [r7, #8]
 8015bda:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 8015bdc:	441a      	add	r2, r3
 8015bde:	68bb      	ldr	r3, [r7, #8]
 8015be0:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 8015be2:	68fb      	ldr	r3, [r7, #12]
 8015be4:	68db      	ldr	r3, [r3, #12]
 8015be6:	3314      	adds	r3, #20
 8015be8:	61fb      	str	r3, [r7, #28]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 8015bea:	68fb      	ldr	r3, [r7, #12]
 8015bec:	7a9b      	ldrb	r3, [r3, #10]
 8015bee:	f003 0301 	and.w	r3, r3, #1
 8015bf2:	2b00      	cmp	r3, #0
 8015bf4:	d015      	beq.n	8015c22 <tcp_output_segment+0xca>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 8015bf6:	68bb      	ldr	r3, [r7, #8]
 8015bf8:	3304      	adds	r3, #4
 8015bfa:	461a      	mov	r2, r3
 8015bfc:	6879      	ldr	r1, [r7, #4]
 8015bfe:	f44f 7006 	mov.w	r0, #536	; 0x218
 8015c02:	f7fc fa33 	bl	801206c <tcp_eff_send_mss_netif>
 8015c06:	4603      	mov	r3, r0
 8015c08:	837b      	strh	r3, [r7, #26]
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 8015c0a:	8b7b      	ldrh	r3, [r7, #26]
 8015c0c:	f043 7301 	orr.w	r3, r3, #33816576	; 0x2040000
 8015c10:	4618      	mov	r0, r3
 8015c12:	f7f8 ff10 	bl	800ea36 <lwip_htonl>
 8015c16:	4602      	mov	r2, r0
 8015c18:	69fb      	ldr	r3, [r7, #28]
 8015c1a:	601a      	str	r2, [r3, #0]
    opts += 1;
 8015c1c:	69fb      	ldr	r3, [r7, #28]
 8015c1e:	3304      	adds	r3, #4
 8015c20:	61fb      	str	r3, [r7, #28]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 8015c22:	68bb      	ldr	r3, [r7, #8]
 8015c24:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8015c28:	2b00      	cmp	r3, #0
 8015c2a:	da02      	bge.n	8015c32 <tcp_output_segment+0xda>
    pcb->rtime = 0;
 8015c2c:	68bb      	ldr	r3, [r7, #8]
 8015c2e:	2200      	movs	r2, #0
 8015c30:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  if (pcb->rttest == 0) {
 8015c32:	68bb      	ldr	r3, [r7, #8]
 8015c34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8015c36:	2b00      	cmp	r3, #0
 8015c38:	d10c      	bne.n	8015c54 <tcp_output_segment+0xfc>
    pcb->rttest = tcp_ticks;
 8015c3a:	4b35      	ldr	r3, [pc, #212]	; (8015d10 <tcp_output_segment+0x1b8>)
 8015c3c:	681a      	ldr	r2, [r3, #0]
 8015c3e:	68bb      	ldr	r3, [r7, #8]
 8015c40:	635a      	str	r2, [r3, #52]	; 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 8015c42:	68fb      	ldr	r3, [r7, #12]
 8015c44:	68db      	ldr	r3, [r3, #12]
 8015c46:	685b      	ldr	r3, [r3, #4]
 8015c48:	4618      	mov	r0, r3
 8015c4a:	f7f8 fef4 	bl	800ea36 <lwip_htonl>
 8015c4e:	4602      	mov	r2, r0
 8015c50:	68bb      	ldr	r3, [r7, #8]
 8015c52:	639a      	str	r2, [r3, #56]	; 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
                                 lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
                                 seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 8015c54:	68fb      	ldr	r3, [r7, #12]
 8015c56:	68db      	ldr	r3, [r3, #12]
 8015c58:	461a      	mov	r2, r3
 8015c5a:	68fb      	ldr	r3, [r7, #12]
 8015c5c:	685b      	ldr	r3, [r3, #4]
 8015c5e:	685b      	ldr	r3, [r3, #4]
 8015c60:	1ad3      	subs	r3, r2, r3
 8015c62:	833b      	strh	r3, [r7, #24]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 8015c64:	68fb      	ldr	r3, [r7, #12]
 8015c66:	685b      	ldr	r3, [r3, #4]
 8015c68:	8959      	ldrh	r1, [r3, #10]
 8015c6a:	68fb      	ldr	r3, [r7, #12]
 8015c6c:	685b      	ldr	r3, [r3, #4]
 8015c6e:	8b3a      	ldrh	r2, [r7, #24]
 8015c70:	1a8a      	subs	r2, r1, r2
 8015c72:	b292      	uxth	r2, r2
 8015c74:	815a      	strh	r2, [r3, #10]
  seg->p->tot_len -= len;
 8015c76:	68fb      	ldr	r3, [r7, #12]
 8015c78:	685b      	ldr	r3, [r3, #4]
 8015c7a:	8919      	ldrh	r1, [r3, #8]
 8015c7c:	68fb      	ldr	r3, [r7, #12]
 8015c7e:	685b      	ldr	r3, [r3, #4]
 8015c80:	8b3a      	ldrh	r2, [r7, #24]
 8015c82:	1a8a      	subs	r2, r1, r2
 8015c84:	b292      	uxth	r2, r2
 8015c86:	811a      	strh	r2, [r3, #8]

  seg->p->payload = seg->tcphdr;
 8015c88:	68fb      	ldr	r3, [r7, #12]
 8015c8a:	685b      	ldr	r3, [r3, #4]
 8015c8c:	68fa      	ldr	r2, [r7, #12]
 8015c8e:	68d2      	ldr	r2, [r2, #12]
 8015c90:	605a      	str	r2, [r3, #4]

  seg->tcphdr->chksum = 0;
 8015c92:	68fb      	ldr	r3, [r7, #12]
 8015c94:	68db      	ldr	r3, [r3, #12]
 8015c96:	2200      	movs	r2, #0
 8015c98:	741a      	strb	r2, [r3, #16]
 8015c9a:	2200      	movs	r2, #0
 8015c9c:	745a      	strb	r2, [r3, #17]

#ifdef LWIP_HOOK_TCP_OUT_ADD_TCPOPTS
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(seg->p, seg->tcphdr, pcb, opts);
#endif
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 8015c9e:	68fb      	ldr	r3, [r7, #12]
 8015ca0:	68db      	ldr	r3, [r3, #12]
 8015ca2:	f103 0214 	add.w	r2, r3, #20
 8015ca6:	68fb      	ldr	r3, [r7, #12]
 8015ca8:	7a9b      	ldrb	r3, [r3, #10]
 8015caa:	009b      	lsls	r3, r3, #2
 8015cac:	f003 0304 	and.w	r3, r3, #4
 8015cb0:	4413      	add	r3, r2
 8015cb2:	69fa      	ldr	r2, [r7, #28]
 8015cb4:	429a      	cmp	r2, r3
 8015cb6:	d006      	beq.n	8015cc6 <tcp_output_segment+0x16e>
 8015cb8:	4b10      	ldr	r3, [pc, #64]	; (8015cfc <tcp_output_segment+0x1a4>)
 8015cba:	f240 621c 	movw	r2, #1564	; 0x61c
 8015cbe:	4915      	ldr	r1, [pc, #84]	; (8015d14 <tcp_output_segment+0x1bc>)
 8015cc0:	4810      	ldr	r0, [pc, #64]	; (8015d04 <tcp_output_segment+0x1ac>)
 8015cc2:	f005 f831 	bl	801ad28 <iprintf>
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 8015cc6:	68fb      	ldr	r3, [r7, #12]
 8015cc8:	6858      	ldr	r0, [r3, #4]
 8015cca:	68b9      	ldr	r1, [r7, #8]
 8015ccc:	68bb      	ldr	r3, [r7, #8]
 8015cce:	1d1c      	adds	r4, r3, #4
 8015cd0:	68bb      	ldr	r3, [r7, #8]
 8015cd2:	7add      	ldrb	r5, [r3, #11]
 8015cd4:	68bb      	ldr	r3, [r7, #8]
 8015cd6:	7a9b      	ldrb	r3, [r3, #10]
 8015cd8:	687a      	ldr	r2, [r7, #4]
 8015cda:	9202      	str	r2, [sp, #8]
 8015cdc:	2206      	movs	r2, #6
 8015cde:	9201      	str	r2, [sp, #4]
 8015ce0:	9300      	str	r3, [sp, #0]
 8015ce2:	462b      	mov	r3, r5
 8015ce4:	4622      	mov	r2, r4
 8015ce6:	f002 fe0d 	bl	8018904 <ip4_output_if>
 8015cea:	4603      	mov	r3, r0
 8015cec:	75fb      	strb	r3, [r7, #23]
    seg->chksum = SWAP_BYTES_IN_WORD(seg->chksum);
    seg->chksum_swapped = 1;
  }
#endif

  return err;
 8015cee:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8015cf2:	4618      	mov	r0, r3
 8015cf4:	3720      	adds	r7, #32
 8015cf6:	46bd      	mov	sp, r7
 8015cf8:	bdb0      	pop	{r4, r5, r7, pc}
 8015cfa:	bf00      	nop
 8015cfc:	080218a4 	.word	0x080218a4
 8015d00:	08021e68 	.word	0x08021e68
 8015d04:	080218f8 	.word	0x080218f8
 8015d08:	08021e88 	.word	0x08021e88
 8015d0c:	08021ea8 	.word	0x08021ea8
 8015d10:	20007ca4 	.word	0x20007ca4
 8015d14:	08021ecc 	.word	0x08021ecc

08015d18 <tcp_rexmit_rto_prepare>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
err_t
tcp_rexmit_rto_prepare(struct tcp_pcb *pcb)
{
 8015d18:	b5b0      	push	{r4, r5, r7, lr}
 8015d1a:	b084      	sub	sp, #16
 8015d1c:	af00      	add	r7, sp, #0
 8015d1e:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;

  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 8015d20:	687b      	ldr	r3, [r7, #4]
 8015d22:	2b00      	cmp	r3, #0
 8015d24:	d106      	bne.n	8015d34 <tcp_rexmit_rto_prepare+0x1c>
 8015d26:	4b31      	ldr	r3, [pc, #196]	; (8015dec <tcp_rexmit_rto_prepare+0xd4>)
 8015d28:	f240 6263 	movw	r2, #1635	; 0x663
 8015d2c:	4930      	ldr	r1, [pc, #192]	; (8015df0 <tcp_rexmit_rto_prepare+0xd8>)
 8015d2e:	4831      	ldr	r0, [pc, #196]	; (8015df4 <tcp_rexmit_rto_prepare+0xdc>)
 8015d30:	f004 fffa 	bl	801ad28 <iprintf>

  if (pcb->unacked == NULL) {
 8015d34:	687b      	ldr	r3, [r7, #4]
 8015d36:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8015d38:	2b00      	cmp	r3, #0
 8015d3a:	d102      	bne.n	8015d42 <tcp_rexmit_rto_prepare+0x2a>
    return ERR_VAL;
 8015d3c:	f06f 0305 	mvn.w	r3, #5
 8015d40:	e050      	b.n	8015de4 <tcp_rexmit_rto_prepare+0xcc>

  /* Move all unacked segments to the head of the unsent queue.
     However, give up if any of the unsent pbufs are still referenced by the
     netif driver due to deferred transmission. No point loading the link further
     if it is struggling to flush its buffered writes. */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 8015d42:	687b      	ldr	r3, [r7, #4]
 8015d44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8015d46:	60fb      	str	r3, [r7, #12]
 8015d48:	e00b      	b.n	8015d62 <tcp_rexmit_rto_prepare+0x4a>
    if (tcp_output_segment_busy(seg)) {
 8015d4a:	68f8      	ldr	r0, [r7, #12]
 8015d4c:	f7ff fee4 	bl	8015b18 <tcp_output_segment_busy>
 8015d50:	4603      	mov	r3, r0
 8015d52:	2b00      	cmp	r3, #0
 8015d54:	d002      	beq.n	8015d5c <tcp_rexmit_rto_prepare+0x44>
      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
      return ERR_VAL;
 8015d56:	f06f 0305 	mvn.w	r3, #5
 8015d5a:	e043      	b.n	8015de4 <tcp_rexmit_rto_prepare+0xcc>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 8015d5c:	68fb      	ldr	r3, [r7, #12]
 8015d5e:	681b      	ldr	r3, [r3, #0]
 8015d60:	60fb      	str	r3, [r7, #12]
 8015d62:	68fb      	ldr	r3, [r7, #12]
 8015d64:	681b      	ldr	r3, [r3, #0]
 8015d66:	2b00      	cmp	r3, #0
 8015d68:	d1ef      	bne.n	8015d4a <tcp_rexmit_rto_prepare+0x32>
    }
  }
  if (tcp_output_segment_busy(seg)) {
 8015d6a:	68f8      	ldr	r0, [r7, #12]
 8015d6c:	f7ff fed4 	bl	8015b18 <tcp_output_segment_busy>
 8015d70:	4603      	mov	r3, r0
 8015d72:	2b00      	cmp	r3, #0
 8015d74:	d002      	beq.n	8015d7c <tcp_rexmit_rto_prepare+0x64>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
    return ERR_VAL;
 8015d76:	f06f 0305 	mvn.w	r3, #5
 8015d7a:	e033      	b.n	8015de4 <tcp_rexmit_rto_prepare+0xcc>
  }
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 8015d7c:	687b      	ldr	r3, [r7, #4]
 8015d7e:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8015d80:	68fb      	ldr	r3, [r7, #12]
 8015d82:	601a      	str	r2, [r3, #0]
  if (pcb->unsent == NULL) {
    pcb->unsent_oversize = seg->oversize_left;
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
 8015d84:	687b      	ldr	r3, [r7, #4]
 8015d86:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8015d88:	687b      	ldr	r3, [r7, #4]
 8015d8a:	66da      	str	r2, [r3, #108]	; 0x6c
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 8015d8c:	687b      	ldr	r3, [r7, #4]
 8015d8e:	2200      	movs	r2, #0
 8015d90:	671a      	str	r2, [r3, #112]	; 0x70

  /* Mark RTO in-progress */
  tcp_set_flags(pcb, TF_RTO);
 8015d92:	687b      	ldr	r3, [r7, #4]
 8015d94:	8b5b      	ldrh	r3, [r3, #26]
 8015d96:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8015d9a:	b29a      	uxth	r2, r3
 8015d9c:	687b      	ldr	r3, [r7, #4]
 8015d9e:	835a      	strh	r2, [r3, #26]
  /* Record the next byte following retransmit */
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8015da0:	68fb      	ldr	r3, [r7, #12]
 8015da2:	68db      	ldr	r3, [r3, #12]
 8015da4:	685b      	ldr	r3, [r3, #4]
 8015da6:	4618      	mov	r0, r3
 8015da8:	f7f8 fe45 	bl	800ea36 <lwip_htonl>
 8015dac:	4604      	mov	r4, r0
 8015dae:	68fb      	ldr	r3, [r7, #12]
 8015db0:	891b      	ldrh	r3, [r3, #8]
 8015db2:	461d      	mov	r5, r3
 8015db4:	68fb      	ldr	r3, [r7, #12]
 8015db6:	68db      	ldr	r3, [r3, #12]
 8015db8:	899b      	ldrh	r3, [r3, #12]
 8015dba:	b29b      	uxth	r3, r3
 8015dbc:	4618      	mov	r0, r3
 8015dbe:	f7f8 fe25 	bl	800ea0c <lwip_htons>
 8015dc2:	4603      	mov	r3, r0
 8015dc4:	b2db      	uxtb	r3, r3
 8015dc6:	f003 0303 	and.w	r3, r3, #3
 8015dca:	2b00      	cmp	r3, #0
 8015dcc:	d001      	beq.n	8015dd2 <tcp_rexmit_rto_prepare+0xba>
 8015dce:	2301      	movs	r3, #1
 8015dd0:	e000      	b.n	8015dd4 <tcp_rexmit_rto_prepare+0xbc>
 8015dd2:	2300      	movs	r3, #0
 8015dd4:	442b      	add	r3, r5
 8015dd6:	18e2      	adds	r2, r4, r3
 8015dd8:	687b      	ldr	r3, [r7, #4]
 8015dda:	64da      	str	r2, [r3, #76]	; 0x4c
  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 8015ddc:	687b      	ldr	r3, [r7, #4]
 8015dde:	2200      	movs	r2, #0
 8015de0:	635a      	str	r2, [r3, #52]	; 0x34

  return ERR_OK;
 8015de2:	2300      	movs	r3, #0
}
 8015de4:	4618      	mov	r0, r3
 8015de6:	3710      	adds	r7, #16
 8015de8:	46bd      	mov	sp, r7
 8015dea:	bdb0      	pop	{r4, r5, r7, pc}
 8015dec:	080218a4 	.word	0x080218a4
 8015df0:	08021ee0 	.word	0x08021ee0
 8015df4:	080218f8 	.word	0x080218f8

08015df8 <tcp_rexmit_rto_commit>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto_commit(struct tcp_pcb *pcb)
{
 8015df8:	b580      	push	{r7, lr}
 8015dfa:	b082      	sub	sp, #8
 8015dfc:	af00      	add	r7, sp, #0
 8015dfe:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 8015e00:	687b      	ldr	r3, [r7, #4]
 8015e02:	2b00      	cmp	r3, #0
 8015e04:	d106      	bne.n	8015e14 <tcp_rexmit_rto_commit+0x1c>
 8015e06:	4b0d      	ldr	r3, [pc, #52]	; (8015e3c <tcp_rexmit_rto_commit+0x44>)
 8015e08:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 8015e0c:	490c      	ldr	r1, [pc, #48]	; (8015e40 <tcp_rexmit_rto_commit+0x48>)
 8015e0e:	480d      	ldr	r0, [pc, #52]	; (8015e44 <tcp_rexmit_rto_commit+0x4c>)
 8015e10:	f004 ff8a 	bl	801ad28 <iprintf>

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 8015e14:	687b      	ldr	r3, [r7, #4]
 8015e16:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8015e1a:	2bff      	cmp	r3, #255	; 0xff
 8015e1c:	d007      	beq.n	8015e2e <tcp_rexmit_rto_commit+0x36>
    ++pcb->nrtx;
 8015e1e:	687b      	ldr	r3, [r7, #4]
 8015e20:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8015e24:	3301      	adds	r3, #1
 8015e26:	b2da      	uxtb	r2, r3
 8015e28:	687b      	ldr	r3, [r7, #4]
 8015e2a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }
  /* Do the actual retransmission */
  tcp_output(pcb);
 8015e2e:	6878      	ldr	r0, [r7, #4]
 8015e30:	f7ff fc7a 	bl	8015728 <tcp_output>
}
 8015e34:	bf00      	nop
 8015e36:	3708      	adds	r7, #8
 8015e38:	46bd      	mov	sp, r7
 8015e3a:	bd80      	pop	{r7, pc}
 8015e3c:	080218a4 	.word	0x080218a4
 8015e40:	08021f04 	.word	0x08021f04
 8015e44:	080218f8 	.word	0x080218f8

08015e48 <tcp_rexmit_rto>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
 8015e48:	b580      	push	{r7, lr}
 8015e4a:	b082      	sub	sp, #8
 8015e4c:	af00      	add	r7, sp, #0
 8015e4e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 8015e50:	687b      	ldr	r3, [r7, #4]
 8015e52:	2b00      	cmp	r3, #0
 8015e54:	d106      	bne.n	8015e64 <tcp_rexmit_rto+0x1c>
 8015e56:	4b0a      	ldr	r3, [pc, #40]	; (8015e80 <tcp_rexmit_rto+0x38>)
 8015e58:	f240 62ad 	movw	r2, #1709	; 0x6ad
 8015e5c:	4909      	ldr	r1, [pc, #36]	; (8015e84 <tcp_rexmit_rto+0x3c>)
 8015e5e:	480a      	ldr	r0, [pc, #40]	; (8015e88 <tcp_rexmit_rto+0x40>)
 8015e60:	f004 ff62 	bl	801ad28 <iprintf>

  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 8015e64:	6878      	ldr	r0, [r7, #4]
 8015e66:	f7ff ff57 	bl	8015d18 <tcp_rexmit_rto_prepare>
 8015e6a:	4603      	mov	r3, r0
 8015e6c:	2b00      	cmp	r3, #0
 8015e6e:	d102      	bne.n	8015e76 <tcp_rexmit_rto+0x2e>
    tcp_rexmit_rto_commit(pcb);
 8015e70:	6878      	ldr	r0, [r7, #4]
 8015e72:	f7ff ffc1 	bl	8015df8 <tcp_rexmit_rto_commit>
  }
}
 8015e76:	bf00      	nop
 8015e78:	3708      	adds	r7, #8
 8015e7a:	46bd      	mov	sp, r7
 8015e7c:	bd80      	pop	{r7, pc}
 8015e7e:	bf00      	nop
 8015e80:	080218a4 	.word	0x080218a4
 8015e84:	08021f28 	.word	0x08021f28
 8015e88:	080218f8 	.word	0x080218f8

08015e8c <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
err_t
tcp_rexmit(struct tcp_pcb *pcb)
{
 8015e8c:	b590      	push	{r4, r7, lr}
 8015e8e:	b085      	sub	sp, #20
 8015e90:	af00      	add	r7, sp, #0
 8015e92:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 8015e94:	687b      	ldr	r3, [r7, #4]
 8015e96:	2b00      	cmp	r3, #0
 8015e98:	d106      	bne.n	8015ea8 <tcp_rexmit+0x1c>
 8015e9a:	4b2f      	ldr	r3, [pc, #188]	; (8015f58 <tcp_rexmit+0xcc>)
 8015e9c:	f240 62c1 	movw	r2, #1729	; 0x6c1
 8015ea0:	492e      	ldr	r1, [pc, #184]	; (8015f5c <tcp_rexmit+0xd0>)
 8015ea2:	482f      	ldr	r0, [pc, #188]	; (8015f60 <tcp_rexmit+0xd4>)
 8015ea4:	f004 ff40 	bl	801ad28 <iprintf>

  if (pcb->unacked == NULL) {
 8015ea8:	687b      	ldr	r3, [r7, #4]
 8015eaa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8015eac:	2b00      	cmp	r3, #0
 8015eae:	d102      	bne.n	8015eb6 <tcp_rexmit+0x2a>
    return ERR_VAL;
 8015eb0:	f06f 0305 	mvn.w	r3, #5
 8015eb4:	e04c      	b.n	8015f50 <tcp_rexmit+0xc4>
  }

  seg = pcb->unacked;
 8015eb6:	687b      	ldr	r3, [r7, #4]
 8015eb8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8015eba:	60bb      	str	r3, [r7, #8]

  /* Give up if the segment is still referenced by the netif driver
     due to deferred transmission. */
  if (tcp_output_segment_busy(seg)) {
 8015ebc:	68b8      	ldr	r0, [r7, #8]
 8015ebe:	f7ff fe2b 	bl	8015b18 <tcp_output_segment_busy>
 8015ec2:	4603      	mov	r3, r0
 8015ec4:	2b00      	cmp	r3, #0
 8015ec6:	d002      	beq.n	8015ece <tcp_rexmit+0x42>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit busy\n"));
    return ERR_VAL;
 8015ec8:	f06f 0305 	mvn.w	r3, #5
 8015ecc:	e040      	b.n	8015f50 <tcp_rexmit+0xc4>
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  pcb->unacked = seg->next;
 8015ece:	68bb      	ldr	r3, [r7, #8]
 8015ed0:	681a      	ldr	r2, [r3, #0]
 8015ed2:	687b      	ldr	r3, [r7, #4]
 8015ed4:	671a      	str	r2, [r3, #112]	; 0x70

  cur_seg = &(pcb->unsent);
 8015ed6:	687b      	ldr	r3, [r7, #4]
 8015ed8:	336c      	adds	r3, #108	; 0x6c
 8015eda:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 8015edc:	e002      	b.n	8015ee4 <tcp_rexmit+0x58>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
    cur_seg = &((*cur_seg)->next );
 8015ede:	68fb      	ldr	r3, [r7, #12]
 8015ee0:	681b      	ldr	r3, [r3, #0]
 8015ee2:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 8015ee4:	68fb      	ldr	r3, [r7, #12]
 8015ee6:	681b      	ldr	r3, [r3, #0]
 8015ee8:	2b00      	cmp	r3, #0
 8015eea:	d011      	beq.n	8015f10 <tcp_rexmit+0x84>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8015eec:	68fb      	ldr	r3, [r7, #12]
 8015eee:	681b      	ldr	r3, [r3, #0]
 8015ef0:	68db      	ldr	r3, [r3, #12]
 8015ef2:	685b      	ldr	r3, [r3, #4]
 8015ef4:	4618      	mov	r0, r3
 8015ef6:	f7f8 fd9e 	bl	800ea36 <lwip_htonl>
 8015efa:	4604      	mov	r4, r0
 8015efc:	68bb      	ldr	r3, [r7, #8]
 8015efe:	68db      	ldr	r3, [r3, #12]
 8015f00:	685b      	ldr	r3, [r3, #4]
 8015f02:	4618      	mov	r0, r3
 8015f04:	f7f8 fd97 	bl	800ea36 <lwip_htonl>
 8015f08:	4603      	mov	r3, r0
 8015f0a:	1ae3      	subs	r3, r4, r3
  while (*cur_seg &&
 8015f0c:	2b00      	cmp	r3, #0
 8015f0e:	dbe6      	blt.n	8015ede <tcp_rexmit+0x52>
  }
  seg->next = *cur_seg;
 8015f10:	68fb      	ldr	r3, [r7, #12]
 8015f12:	681a      	ldr	r2, [r3, #0]
 8015f14:	68bb      	ldr	r3, [r7, #8]
 8015f16:	601a      	str	r2, [r3, #0]
  *cur_seg = seg;
 8015f18:	68fb      	ldr	r3, [r7, #12]
 8015f1a:	68ba      	ldr	r2, [r7, #8]
 8015f1c:	601a      	str	r2, [r3, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 8015f1e:	68bb      	ldr	r3, [r7, #8]
 8015f20:	681b      	ldr	r3, [r3, #0]
 8015f22:	2b00      	cmp	r3, #0
 8015f24:	d103      	bne.n	8015f2e <tcp_rexmit+0xa2>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 8015f26:	687b      	ldr	r3, [r7, #4]
 8015f28:	2200      	movs	r2, #0
 8015f2a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 8015f2e:	687b      	ldr	r3, [r7, #4]
 8015f30:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8015f34:	2bff      	cmp	r3, #255	; 0xff
 8015f36:	d007      	beq.n	8015f48 <tcp_rexmit+0xbc>
    ++pcb->nrtx;
 8015f38:	687b      	ldr	r3, [r7, #4]
 8015f3a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8015f3e:	3301      	adds	r3, #1
 8015f40:	b2da      	uxtb	r2, r3
 8015f42:	687b      	ldr	r3, [r7, #4]
 8015f44:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 8015f48:	687b      	ldr	r3, [r7, #4]
 8015f4a:	2200      	movs	r2, #0
 8015f4c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Do the actual retransmission. */
  MIB2_STATS_INC(mib2.tcpretranssegs);
  /* No need to call tcp_output: we are always called from tcp_input()
     and thus tcp_output directly returns. */
  return ERR_OK;
 8015f4e:	2300      	movs	r3, #0
}
 8015f50:	4618      	mov	r0, r3
 8015f52:	3714      	adds	r7, #20
 8015f54:	46bd      	mov	sp, r7
 8015f56:	bd90      	pop	{r4, r7, pc}
 8015f58:	080218a4 	.word	0x080218a4
 8015f5c:	08021f44 	.word	0x08021f44
 8015f60:	080218f8 	.word	0x080218f8

08015f64 <tcp_rexmit_fast>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
 8015f64:	b580      	push	{r7, lr}
 8015f66:	b082      	sub	sp, #8
 8015f68:	af00      	add	r7, sp, #0
 8015f6a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 8015f6c:	687b      	ldr	r3, [r7, #4]
 8015f6e:	2b00      	cmp	r3, #0
 8015f70:	d106      	bne.n	8015f80 <tcp_rexmit_fast+0x1c>
 8015f72:	4b2f      	ldr	r3, [pc, #188]	; (8016030 <tcp_rexmit_fast+0xcc>)
 8015f74:	f240 62f9 	movw	r2, #1785	; 0x6f9
 8015f78:	492e      	ldr	r1, [pc, #184]	; (8016034 <tcp_rexmit_fast+0xd0>)
 8015f7a:	482f      	ldr	r0, [pc, #188]	; (8016038 <tcp_rexmit_fast+0xd4>)
 8015f7c:	f004 fed4 	bl	801ad28 <iprintf>

  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 8015f80:	687b      	ldr	r3, [r7, #4]
 8015f82:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8015f84:	2b00      	cmp	r3, #0
 8015f86:	d04f      	beq.n	8016028 <tcp_rexmit_fast+0xc4>
 8015f88:	687b      	ldr	r3, [r7, #4]
 8015f8a:	8b5b      	ldrh	r3, [r3, #26]
 8015f8c:	f003 0304 	and.w	r3, r3, #4
 8015f90:	2b00      	cmp	r3, #0
 8015f92:	d149      	bne.n	8016028 <tcp_rexmit_fast+0xc4>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    if (tcp_rexmit(pcb) == ERR_OK) {
 8015f94:	6878      	ldr	r0, [r7, #4]
 8015f96:	f7ff ff79 	bl	8015e8c <tcp_rexmit>
 8015f9a:	4603      	mov	r3, r0
 8015f9c:	2b00      	cmp	r3, #0
 8015f9e:	d143      	bne.n	8016028 <tcp_rexmit_fast+0xc4>
      /* Set ssthresh to half of the minimum of the current
       * cwnd and the advertised window */
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 8015fa0:	687b      	ldr	r3, [r7, #4]
 8015fa2:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8015fa6:	687b      	ldr	r3, [r7, #4]
 8015fa8:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8015fac:	429a      	cmp	r2, r3
 8015fae:	d208      	bcs.n	8015fc2 <tcp_rexmit_fast+0x5e>
 8015fb0:	687b      	ldr	r3, [r7, #4]
 8015fb2:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8015fb6:	2b00      	cmp	r3, #0
 8015fb8:	da00      	bge.n	8015fbc <tcp_rexmit_fast+0x58>
 8015fba:	3301      	adds	r3, #1
 8015fbc:	105b      	asrs	r3, r3, #1
 8015fbe:	b29b      	uxth	r3, r3
 8015fc0:	e007      	b.n	8015fd2 <tcp_rexmit_fast+0x6e>
 8015fc2:	687b      	ldr	r3, [r7, #4]
 8015fc4:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8015fc8:	2b00      	cmp	r3, #0
 8015fca:	da00      	bge.n	8015fce <tcp_rexmit_fast+0x6a>
 8015fcc:	3301      	adds	r3, #1
 8015fce:	105b      	asrs	r3, r3, #1
 8015fd0:	b29b      	uxth	r3, r3
 8015fd2:	687a      	ldr	r2, [r7, #4]
 8015fd4:	f8a2 304a 	strh.w	r3, [r2, #74]	; 0x4a

      /* The minimum value for ssthresh should be 2 MSS */
      if (pcb->ssthresh < (2U * pcb->mss)) {
 8015fd8:	687b      	ldr	r3, [r7, #4]
 8015fda:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 8015fde:	461a      	mov	r2, r3
 8015fe0:	687b      	ldr	r3, [r7, #4]
 8015fe2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8015fe4:	005b      	lsls	r3, r3, #1
 8015fe6:	429a      	cmp	r2, r3
 8015fe8:	d206      	bcs.n	8015ff8 <tcp_rexmit_fast+0x94>
        LWIP_DEBUGF(TCP_FR_DEBUG,
                    ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                     " should be min 2 mss %"U16_F"...\n",
                     pcb->ssthresh, (u16_t)(2 * pcb->mss)));
        pcb->ssthresh = 2 * pcb->mss;
 8015fea:	687b      	ldr	r3, [r7, #4]
 8015fec:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8015fee:	005b      	lsls	r3, r3, #1
 8015ff0:	b29a      	uxth	r2, r3
 8015ff2:	687b      	ldr	r3, [r7, #4]
 8015ff4:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
      }

      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 8015ff8:	687b      	ldr	r3, [r7, #4]
 8015ffa:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 8015ffe:	687b      	ldr	r3, [r7, #4]
 8016000:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8016002:	4619      	mov	r1, r3
 8016004:	0049      	lsls	r1, r1, #1
 8016006:	440b      	add	r3, r1
 8016008:	b29b      	uxth	r3, r3
 801600a:	4413      	add	r3, r2
 801600c:	b29a      	uxth	r2, r3
 801600e:	687b      	ldr	r3, [r7, #4]
 8016010:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
      tcp_set_flags(pcb, TF_INFR);
 8016014:	687b      	ldr	r3, [r7, #4]
 8016016:	8b5b      	ldrh	r3, [r3, #26]
 8016018:	f043 0304 	orr.w	r3, r3, #4
 801601c:	b29a      	uxth	r2, r3
 801601e:	687b      	ldr	r3, [r7, #4]
 8016020:	835a      	strh	r2, [r3, #26]

      /* Reset the retransmission timer to prevent immediate rto retransmissions */
      pcb->rtime = 0;
 8016022:	687b      	ldr	r3, [r7, #4]
 8016024:	2200      	movs	r2, #0
 8016026:	861a      	strh	r2, [r3, #48]	; 0x30
    }
  }
}
 8016028:	bf00      	nop
 801602a:	3708      	adds	r7, #8
 801602c:	46bd      	mov	sp, r7
 801602e:	bd80      	pop	{r7, pc}
 8016030:	080218a4 	.word	0x080218a4
 8016034:	08021f5c 	.word	0x08021f5c
 8016038:	080218f8 	.word	0x080218f8

0801603c <tcp_output_alloc_header_common>:

static struct pbuf *
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */,
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
 801603c:	b580      	push	{r7, lr}
 801603e:	b086      	sub	sp, #24
 8016040:	af00      	add	r7, sp, #0
 8016042:	60f8      	str	r0, [r7, #12]
 8016044:	607b      	str	r3, [r7, #4]
 8016046:	460b      	mov	r3, r1
 8016048:	817b      	strh	r3, [r7, #10]
 801604a:	4613      	mov	r3, r2
 801604c:	813b      	strh	r3, [r7, #8]
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 801604e:	897a      	ldrh	r2, [r7, #10]
 8016050:	893b      	ldrh	r3, [r7, #8]
 8016052:	4413      	add	r3, r2
 8016054:	b29b      	uxth	r3, r3
 8016056:	3314      	adds	r3, #20
 8016058:	b29b      	uxth	r3, r3
 801605a:	f44f 7220 	mov.w	r2, #640	; 0x280
 801605e:	4619      	mov	r1, r3
 8016060:	2022      	movs	r0, #34	; 0x22
 8016062:	f7f9 fd23 	bl	800faac <pbuf_alloc>
 8016066:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 8016068:	697b      	ldr	r3, [r7, #20]
 801606a:	2b00      	cmp	r3, #0
 801606c:	d04e      	beq.n	801610c <tcp_output_alloc_header_common+0xd0>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 801606e:	697b      	ldr	r3, [r7, #20]
 8016070:	895b      	ldrh	r3, [r3, #10]
 8016072:	461a      	mov	r2, r3
 8016074:	897b      	ldrh	r3, [r7, #10]
 8016076:	3314      	adds	r3, #20
 8016078:	429a      	cmp	r2, r3
 801607a:	da06      	bge.n	801608a <tcp_output_alloc_header_common+0x4e>
 801607c:	4b26      	ldr	r3, [pc, #152]	; (8016118 <tcp_output_alloc_header_common+0xdc>)
 801607e:	f240 7224 	movw	r2, #1828	; 0x724
 8016082:	4926      	ldr	r1, [pc, #152]	; (801611c <tcp_output_alloc_header_common+0xe0>)
 8016084:	4826      	ldr	r0, [pc, #152]	; (8016120 <tcp_output_alloc_header_common+0xe4>)
 8016086:	f004 fe4f 	bl	801ad28 <iprintf>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 801608a:	697b      	ldr	r3, [r7, #20]
 801608c:	685b      	ldr	r3, [r3, #4]
 801608e:	613b      	str	r3, [r7, #16]
    tcphdr->src = lwip_htons(src_port);
 8016090:	8c3b      	ldrh	r3, [r7, #32]
 8016092:	4618      	mov	r0, r3
 8016094:	f7f8 fcba 	bl	800ea0c <lwip_htons>
 8016098:	4603      	mov	r3, r0
 801609a:	461a      	mov	r2, r3
 801609c:	693b      	ldr	r3, [r7, #16]
 801609e:	801a      	strh	r2, [r3, #0]
    tcphdr->dest = lwip_htons(dst_port);
 80160a0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80160a2:	4618      	mov	r0, r3
 80160a4:	f7f8 fcb2 	bl	800ea0c <lwip_htons>
 80160a8:	4603      	mov	r3, r0
 80160aa:	461a      	mov	r2, r3
 80160ac:	693b      	ldr	r3, [r7, #16]
 80160ae:	805a      	strh	r2, [r3, #2]
    tcphdr->seqno = seqno_be;
 80160b0:	693b      	ldr	r3, [r7, #16]
 80160b2:	687a      	ldr	r2, [r7, #4]
 80160b4:	605a      	str	r2, [r3, #4]
    tcphdr->ackno = lwip_htonl(ackno);
 80160b6:	68f8      	ldr	r0, [r7, #12]
 80160b8:	f7f8 fcbd 	bl	800ea36 <lwip_htonl>
 80160bc:	4602      	mov	r2, r0
 80160be:	693b      	ldr	r3, [r7, #16]
 80160c0:	609a      	str	r2, [r3, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 80160c2:	897b      	ldrh	r3, [r7, #10]
 80160c4:	089b      	lsrs	r3, r3, #2
 80160c6:	b29b      	uxth	r3, r3
 80160c8:	3305      	adds	r3, #5
 80160ca:	b29b      	uxth	r3, r3
 80160cc:	031b      	lsls	r3, r3, #12
 80160ce:	b29a      	uxth	r2, r3
 80160d0:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80160d4:	b29b      	uxth	r3, r3
 80160d6:	4313      	orrs	r3, r2
 80160d8:	b29b      	uxth	r3, r3
 80160da:	4618      	mov	r0, r3
 80160dc:	f7f8 fc96 	bl	800ea0c <lwip_htons>
 80160e0:	4603      	mov	r3, r0
 80160e2:	461a      	mov	r2, r3
 80160e4:	693b      	ldr	r3, [r7, #16]
 80160e6:	819a      	strh	r2, [r3, #12]
    tcphdr->wnd = lwip_htons(wnd);
 80160e8:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80160ea:	4618      	mov	r0, r3
 80160ec:	f7f8 fc8e 	bl	800ea0c <lwip_htons>
 80160f0:	4603      	mov	r3, r0
 80160f2:	461a      	mov	r2, r3
 80160f4:	693b      	ldr	r3, [r7, #16]
 80160f6:	81da      	strh	r2, [r3, #14]
    tcphdr->chksum = 0;
 80160f8:	693b      	ldr	r3, [r7, #16]
 80160fa:	2200      	movs	r2, #0
 80160fc:	741a      	strb	r2, [r3, #16]
 80160fe:	2200      	movs	r2, #0
 8016100:	745a      	strb	r2, [r3, #17]
    tcphdr->urgp = 0;
 8016102:	693b      	ldr	r3, [r7, #16]
 8016104:	2200      	movs	r2, #0
 8016106:	749a      	strb	r2, [r3, #18]
 8016108:	2200      	movs	r2, #0
 801610a:	74da      	strb	r2, [r3, #19]
  }
  return p;
 801610c:	697b      	ldr	r3, [r7, #20]
}
 801610e:	4618      	mov	r0, r3
 8016110:	3718      	adds	r7, #24
 8016112:	46bd      	mov	sp, r7
 8016114:	bd80      	pop	{r7, pc}
 8016116:	bf00      	nop
 8016118:	080218a4 	.word	0x080218a4
 801611c:	08021f7c 	.word	0x08021f7c
 8016120:	080218f8 	.word	0x080218f8

08016124 <tcp_output_alloc_header>:
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */)
{
 8016124:	b5b0      	push	{r4, r5, r7, lr}
 8016126:	b08a      	sub	sp, #40	; 0x28
 8016128:	af04      	add	r7, sp, #16
 801612a:	60f8      	str	r0, [r7, #12]
 801612c:	607b      	str	r3, [r7, #4]
 801612e:	460b      	mov	r3, r1
 8016130:	817b      	strh	r3, [r7, #10]
 8016132:	4613      	mov	r3, r2
 8016134:	813b      	strh	r3, [r7, #8]
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 8016136:	68fb      	ldr	r3, [r7, #12]
 8016138:	2b00      	cmp	r3, #0
 801613a:	d106      	bne.n	801614a <tcp_output_alloc_header+0x26>
 801613c:	4b15      	ldr	r3, [pc, #84]	; (8016194 <tcp_output_alloc_header+0x70>)
 801613e:	f240 7242 	movw	r2, #1858	; 0x742
 8016142:	4915      	ldr	r1, [pc, #84]	; (8016198 <tcp_output_alloc_header+0x74>)
 8016144:	4815      	ldr	r0, [pc, #84]	; (801619c <tcp_output_alloc_header+0x78>)
 8016146:	f004 fdef 	bl	801ad28 <iprintf>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 801614a:	68fb      	ldr	r3, [r7, #12]
 801614c:	6a58      	ldr	r0, [r3, #36]	; 0x24
 801614e:	68fb      	ldr	r3, [r7, #12]
 8016150:	8adb      	ldrh	r3, [r3, #22]
 8016152:	68fa      	ldr	r2, [r7, #12]
 8016154:	8b12      	ldrh	r2, [r2, #24]
 8016156:	68f9      	ldr	r1, [r7, #12]
 8016158:	8d49      	ldrh	r1, [r1, #42]	; 0x2a
 801615a:	893d      	ldrh	r5, [r7, #8]
 801615c:	897c      	ldrh	r4, [r7, #10]
 801615e:	9103      	str	r1, [sp, #12]
 8016160:	2110      	movs	r1, #16
 8016162:	9102      	str	r1, [sp, #8]
 8016164:	9201      	str	r2, [sp, #4]
 8016166:	9300      	str	r3, [sp, #0]
 8016168:	687b      	ldr	r3, [r7, #4]
 801616a:	462a      	mov	r2, r5
 801616c:	4621      	mov	r1, r4
 801616e:	f7ff ff65 	bl	801603c <tcp_output_alloc_header_common>
 8016172:	6178      	str	r0, [r7, #20]
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 8016174:	697b      	ldr	r3, [r7, #20]
 8016176:	2b00      	cmp	r3, #0
 8016178:	d006      	beq.n	8016188 <tcp_output_alloc_header+0x64>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 801617a:	68fb      	ldr	r3, [r7, #12]
 801617c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801617e:	68fa      	ldr	r2, [r7, #12]
 8016180:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 8016182:	441a      	add	r2, r3
 8016184:	68fb      	ldr	r3, [r7, #12]
 8016186:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  return p;
 8016188:	697b      	ldr	r3, [r7, #20]
}
 801618a:	4618      	mov	r0, r3
 801618c:	3718      	adds	r7, #24
 801618e:	46bd      	mov	sp, r7
 8016190:	bdb0      	pop	{r4, r5, r7, pc}
 8016192:	bf00      	nop
 8016194:	080218a4 	.word	0x080218a4
 8016198:	08021fac 	.word	0x08021fac
 801619c:	080218f8 	.word	0x080218f8

080161a0 <tcp_output_fill_options>:

/* Fill in options for control segments */
static void
tcp_output_fill_options(const struct tcp_pcb *pcb, struct pbuf *p, u8_t optflags, u8_t num_sacks)
{
 80161a0:	b580      	push	{r7, lr}
 80161a2:	b088      	sub	sp, #32
 80161a4:	af00      	add	r7, sp, #0
 80161a6:	60f8      	str	r0, [r7, #12]
 80161a8:	60b9      	str	r1, [r7, #8]
 80161aa:	4611      	mov	r1, r2
 80161ac:	461a      	mov	r2, r3
 80161ae:	460b      	mov	r3, r1
 80161b0:	71fb      	strb	r3, [r7, #7]
 80161b2:	4613      	mov	r3, r2
 80161b4:	71bb      	strb	r3, [r7, #6]
  struct tcp_hdr *tcphdr;
  u32_t *opts;
  u16_t sacks_len = 0;
 80161b6:	2300      	movs	r3, #0
 80161b8:	83fb      	strh	r3, [r7, #30]

  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 80161ba:	68bb      	ldr	r3, [r7, #8]
 80161bc:	2b00      	cmp	r3, #0
 80161be:	d106      	bne.n	80161ce <tcp_output_fill_options+0x2e>
 80161c0:	4b13      	ldr	r3, [pc, #76]	; (8016210 <tcp_output_fill_options+0x70>)
 80161c2:	f240 7256 	movw	r2, #1878	; 0x756
 80161c6:	4913      	ldr	r1, [pc, #76]	; (8016214 <tcp_output_fill_options+0x74>)
 80161c8:	4813      	ldr	r0, [pc, #76]	; (8016218 <tcp_output_fill_options+0x78>)
 80161ca:	f004 fdad 	bl	801ad28 <iprintf>

  tcphdr = (struct tcp_hdr *)p->payload;
 80161ce:	68bb      	ldr	r3, [r7, #8]
 80161d0:	685b      	ldr	r3, [r3, #4]
 80161d2:	61bb      	str	r3, [r7, #24]
  opts = (u32_t *)(void *)(tcphdr + 1);
 80161d4:	69bb      	ldr	r3, [r7, #24]
 80161d6:	3314      	adds	r3, #20
 80161d8:	617b      	str	r3, [r7, #20]
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(p, tcphdr, pcb, opts);
#endif

  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(sacks_len);
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(tcphdr + 1)) + sacks_len * 4 + LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb));
 80161da:	69bb      	ldr	r3, [r7, #24]
 80161dc:	f103 0214 	add.w	r2, r3, #20
 80161e0:	8bfb      	ldrh	r3, [r7, #30]
 80161e2:	009b      	lsls	r3, r3, #2
 80161e4:	4619      	mov	r1, r3
 80161e6:	79fb      	ldrb	r3, [r7, #7]
 80161e8:	009b      	lsls	r3, r3, #2
 80161ea:	f003 0304 	and.w	r3, r3, #4
 80161ee:	440b      	add	r3, r1
 80161f0:	4413      	add	r3, r2
 80161f2:	697a      	ldr	r2, [r7, #20]
 80161f4:	429a      	cmp	r2, r3
 80161f6:	d006      	beq.n	8016206 <tcp_output_fill_options+0x66>
 80161f8:	4b05      	ldr	r3, [pc, #20]	; (8016210 <tcp_output_fill_options+0x70>)
 80161fa:	f240 7275 	movw	r2, #1909	; 0x775
 80161fe:	4907      	ldr	r1, [pc, #28]	; (801621c <tcp_output_fill_options+0x7c>)
 8016200:	4805      	ldr	r0, [pc, #20]	; (8016218 <tcp_output_fill_options+0x78>)
 8016202:	f004 fd91 	bl	801ad28 <iprintf>
  LWIP_UNUSED_ARG(optflags); /* for LWIP_NOASSERT */
  LWIP_UNUSED_ARG(opts); /* for LWIP_NOASSERT */
}
 8016206:	bf00      	nop
 8016208:	3720      	adds	r7, #32
 801620a:	46bd      	mov	sp, r7
 801620c:	bd80      	pop	{r7, pc}
 801620e:	bf00      	nop
 8016210:	080218a4 	.word	0x080218a4
 8016214:	08021fd4 	.word	0x08021fd4
 8016218:	080218f8 	.word	0x080218f8
 801621c:	08021ecc 	.word	0x08021ecc

08016220 <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 8016220:	b580      	push	{r7, lr}
 8016222:	b08a      	sub	sp, #40	; 0x28
 8016224:	af04      	add	r7, sp, #16
 8016226:	60f8      	str	r0, [r7, #12]
 8016228:	60b9      	str	r1, [r7, #8]
 801622a:	607a      	str	r2, [r7, #4]
 801622c:	603b      	str	r3, [r7, #0]
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 801622e:	68bb      	ldr	r3, [r7, #8]
 8016230:	2b00      	cmp	r3, #0
 8016232:	d106      	bne.n	8016242 <tcp_output_control_segment+0x22>
 8016234:	4b1c      	ldr	r3, [pc, #112]	; (80162a8 <tcp_output_control_segment+0x88>)
 8016236:	f240 7287 	movw	r2, #1927	; 0x787
 801623a:	491c      	ldr	r1, [pc, #112]	; (80162ac <tcp_output_control_segment+0x8c>)
 801623c:	481c      	ldr	r0, [pc, #112]	; (80162b0 <tcp_output_control_segment+0x90>)
 801623e:	f004 fd73 	bl	801ad28 <iprintf>

  netif = tcp_route(pcb, src, dst);
 8016242:	683a      	ldr	r2, [r7, #0]
 8016244:	6879      	ldr	r1, [r7, #4]
 8016246:	68f8      	ldr	r0, [r7, #12]
 8016248:	f7fe fad4 	bl	80147f4 <tcp_route>
 801624c:	6138      	str	r0, [r7, #16]
  if (netif == NULL) {
 801624e:	693b      	ldr	r3, [r7, #16]
 8016250:	2b00      	cmp	r3, #0
 8016252:	d102      	bne.n	801625a <tcp_output_control_segment+0x3a>
    err = ERR_RTE;
 8016254:	23fc      	movs	r3, #252	; 0xfc
 8016256:	75fb      	strb	r3, [r7, #23]
 8016258:	e01c      	b.n	8016294 <tcp_output_control_segment+0x74>
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
 801625a:	68fb      	ldr	r3, [r7, #12]
 801625c:	2b00      	cmp	r3, #0
 801625e:	d006      	beq.n	801626e <tcp_output_control_segment+0x4e>
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 8016260:	68fb      	ldr	r3, [r7, #12]
 8016262:	7adb      	ldrb	r3, [r3, #11]
 8016264:	75bb      	strb	r3, [r7, #22]
      tos = pcb->tos;
 8016266:	68fb      	ldr	r3, [r7, #12]
 8016268:	7a9b      	ldrb	r3, [r3, #10]
 801626a:	757b      	strb	r3, [r7, #21]
 801626c:	e003      	b.n	8016276 <tcp_output_control_segment+0x56>
    } else {
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
 801626e:	23ff      	movs	r3, #255	; 0xff
 8016270:	75bb      	strb	r3, [r7, #22]
      tos = 0;
 8016272:	2300      	movs	r3, #0
 8016274:	757b      	strb	r3, [r7, #21]
    }
    TCP_STATS_INC(tcp.xmit);
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 8016276:	7dba      	ldrb	r2, [r7, #22]
 8016278:	693b      	ldr	r3, [r7, #16]
 801627a:	9302      	str	r3, [sp, #8]
 801627c:	2306      	movs	r3, #6
 801627e:	9301      	str	r3, [sp, #4]
 8016280:	7d7b      	ldrb	r3, [r7, #21]
 8016282:	9300      	str	r3, [sp, #0]
 8016284:	4613      	mov	r3, r2
 8016286:	683a      	ldr	r2, [r7, #0]
 8016288:	6879      	ldr	r1, [r7, #4]
 801628a:	68b8      	ldr	r0, [r7, #8]
 801628c:	f002 fb3a 	bl	8018904 <ip4_output_if>
 8016290:	4603      	mov	r3, r0
 8016292:	75fb      	strb	r3, [r7, #23]
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 8016294:	68b8      	ldr	r0, [r7, #8]
 8016296:	f7f9 fee9 	bl	801006c <pbuf_free>
  return err;
 801629a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801629e:	4618      	mov	r0, r3
 80162a0:	3718      	adds	r7, #24
 80162a2:	46bd      	mov	sp, r7
 80162a4:	bd80      	pop	{r7, pc}
 80162a6:	bf00      	nop
 80162a8:	080218a4 	.word	0x080218a4
 80162ac:	08021ffc 	.word	0x08021ffc
 80162b0:	080218f8 	.word	0x080218f8

080162b4 <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 80162b4:	b590      	push	{r4, r7, lr}
 80162b6:	b08b      	sub	sp, #44	; 0x2c
 80162b8:	af04      	add	r7, sp, #16
 80162ba:	60f8      	str	r0, [r7, #12]
 80162bc:	60b9      	str	r1, [r7, #8]
 80162be:	607a      	str	r2, [r7, #4]
 80162c0:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 80162c2:	683b      	ldr	r3, [r7, #0]
 80162c4:	2b00      	cmp	r3, #0
 80162c6:	d106      	bne.n	80162d6 <tcp_rst+0x22>
 80162c8:	4b1f      	ldr	r3, [pc, #124]	; (8016348 <tcp_rst+0x94>)
 80162ca:	f240 72c4 	movw	r2, #1988	; 0x7c4
 80162ce:	491f      	ldr	r1, [pc, #124]	; (801634c <tcp_rst+0x98>)
 80162d0:	481f      	ldr	r0, [pc, #124]	; (8016350 <tcp_rst+0x9c>)
 80162d2:	f004 fd29 	bl	801ad28 <iprintf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 80162d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80162d8:	2b00      	cmp	r3, #0
 80162da:	d106      	bne.n	80162ea <tcp_rst+0x36>
 80162dc:	4b1a      	ldr	r3, [pc, #104]	; (8016348 <tcp_rst+0x94>)
 80162de:	f240 72c5 	movw	r2, #1989	; 0x7c5
 80162e2:	491c      	ldr	r1, [pc, #112]	; (8016354 <tcp_rst+0xa0>)
 80162e4:	481a      	ldr	r0, [pc, #104]	; (8016350 <tcp_rst+0x9c>)
 80162e6:	f004 fd1f 	bl	801ad28 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 80162ea:	2300      	movs	r3, #0
 80162ec:	75fb      	strb	r3, [r7, #23]

#if LWIP_WND_SCALE
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
 80162ee:	f246 0308 	movw	r3, #24584	; 0x6008
 80162f2:	82bb      	strh	r3, [r7, #20]
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 80162f4:	7dfb      	ldrb	r3, [r7, #23]
 80162f6:	b29c      	uxth	r4, r3
 80162f8:	68b8      	ldr	r0, [r7, #8]
 80162fa:	f7f8 fb9c 	bl	800ea36 <lwip_htonl>
 80162fe:	4602      	mov	r2, r0
 8016300:	8abb      	ldrh	r3, [r7, #20]
 8016302:	9303      	str	r3, [sp, #12]
 8016304:	2314      	movs	r3, #20
 8016306:	9302      	str	r3, [sp, #8]
 8016308:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 801630a:	9301      	str	r3, [sp, #4]
 801630c:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 801630e:	9300      	str	r3, [sp, #0]
 8016310:	4613      	mov	r3, r2
 8016312:	2200      	movs	r2, #0
 8016314:	4621      	mov	r1, r4
 8016316:	6878      	ldr	r0, [r7, #4]
 8016318:	f7ff fe90 	bl	801603c <tcp_output_alloc_header_common>
 801631c:	6138      	str	r0, [r7, #16]
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 801631e:	693b      	ldr	r3, [r7, #16]
 8016320:	2b00      	cmp	r3, #0
 8016322:	d00c      	beq.n	801633e <tcp_rst+0x8a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8016324:	7dfb      	ldrb	r3, [r7, #23]
 8016326:	2200      	movs	r2, #0
 8016328:	6939      	ldr	r1, [r7, #16]
 801632a:	68f8      	ldr	r0, [r7, #12]
 801632c:	f7ff ff38 	bl	80161a0 <tcp_output_fill_options>

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 8016330:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016332:	683a      	ldr	r2, [r7, #0]
 8016334:	6939      	ldr	r1, [r7, #16]
 8016336:	68f8      	ldr	r0, [r7, #12]
 8016338:	f7ff ff72 	bl	8016220 <tcp_output_control_segment>
 801633c:	e000      	b.n	8016340 <tcp_rst+0x8c>
    return;
 801633e:	bf00      	nop
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 8016340:	371c      	adds	r7, #28
 8016342:	46bd      	mov	sp, r7
 8016344:	bd90      	pop	{r4, r7, pc}
 8016346:	bf00      	nop
 8016348:	080218a4 	.word	0x080218a4
 801634c:	08022028 	.word	0x08022028
 8016350:	080218f8 	.word	0x080218f8
 8016354:	08022044 	.word	0x08022044

08016358 <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 8016358:	b590      	push	{r4, r7, lr}
 801635a:	b087      	sub	sp, #28
 801635c:	af00      	add	r7, sp, #0
 801635e:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
 8016360:	2300      	movs	r3, #0
 8016362:	75fb      	strb	r3, [r7, #23]
  u8_t num_sacks = 0;
 8016364:	2300      	movs	r3, #0
 8016366:	75bb      	strb	r3, [r7, #22]

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 8016368:	687b      	ldr	r3, [r7, #4]
 801636a:	2b00      	cmp	r3, #0
 801636c:	d106      	bne.n	801637c <tcp_send_empty_ack+0x24>
 801636e:	4b28      	ldr	r3, [pc, #160]	; (8016410 <tcp_send_empty_ack+0xb8>)
 8016370:	f240 72ea 	movw	r2, #2026	; 0x7ea
 8016374:	4927      	ldr	r1, [pc, #156]	; (8016414 <tcp_send_empty_ack+0xbc>)
 8016376:	4828      	ldr	r0, [pc, #160]	; (8016418 <tcp_send_empty_ack+0xc0>)
 8016378:	f004 fcd6 	bl	801ad28 <iprintf>
#if LWIP_TCP_TIMESTAMPS
  if (pcb->flags & TF_TIMESTAMP) {
    optflags = TF_SEG_OPTS_TS;
  }
#endif
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 801637c:	7dfb      	ldrb	r3, [r7, #23]
 801637e:	009b      	lsls	r3, r3, #2
 8016380:	b2db      	uxtb	r3, r3
 8016382:	f003 0304 	and.w	r3, r3, #4
 8016386:	757b      	strb	r3, [r7, #21]
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 8016388:	7d7b      	ldrb	r3, [r7, #21]
 801638a:	b29c      	uxth	r4, r3
 801638c:	687b      	ldr	r3, [r7, #4]
 801638e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8016390:	4618      	mov	r0, r3
 8016392:	f7f8 fb50 	bl	800ea36 <lwip_htonl>
 8016396:	4603      	mov	r3, r0
 8016398:	2200      	movs	r2, #0
 801639a:	4621      	mov	r1, r4
 801639c:	6878      	ldr	r0, [r7, #4]
 801639e:	f7ff fec1 	bl	8016124 <tcp_output_alloc_header>
 80163a2:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 80163a4:	693b      	ldr	r3, [r7, #16]
 80163a6:	2b00      	cmp	r3, #0
 80163a8:	d109      	bne.n	80163be <tcp_send_empty_ack+0x66>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 80163aa:	687b      	ldr	r3, [r7, #4]
 80163ac:	8b5b      	ldrh	r3, [r3, #26]
 80163ae:	f043 0303 	orr.w	r3, r3, #3
 80163b2:	b29a      	uxth	r2, r3
 80163b4:	687b      	ldr	r3, [r7, #4]
 80163b6:	835a      	strh	r2, [r3, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 80163b8:	f06f 0301 	mvn.w	r3, #1
 80163bc:	e023      	b.n	8016406 <tcp_send_empty_ack+0xae>
  }
  tcp_output_fill_options(pcb, p, optflags, num_sacks);
 80163be:	7dbb      	ldrb	r3, [r7, #22]
 80163c0:	7dfa      	ldrb	r2, [r7, #23]
 80163c2:	6939      	ldr	r1, [r7, #16]
 80163c4:	6878      	ldr	r0, [r7, #4]
 80163c6:	f7ff feeb 	bl	80161a0 <tcp_output_fill_options>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 80163ca:	687a      	ldr	r2, [r7, #4]
 80163cc:	687b      	ldr	r3, [r7, #4]
 80163ce:	3304      	adds	r3, #4
 80163d0:	6939      	ldr	r1, [r7, #16]
 80163d2:	6878      	ldr	r0, [r7, #4]
 80163d4:	f7ff ff24 	bl	8016220 <tcp_output_control_segment>
 80163d8:	4603      	mov	r3, r0
 80163da:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 80163dc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80163e0:	2b00      	cmp	r3, #0
 80163e2:	d007      	beq.n	80163f4 <tcp_send_empty_ack+0x9c>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 80163e4:	687b      	ldr	r3, [r7, #4]
 80163e6:	8b5b      	ldrh	r3, [r3, #26]
 80163e8:	f043 0303 	orr.w	r3, r3, #3
 80163ec:	b29a      	uxth	r2, r3
 80163ee:	687b      	ldr	r3, [r7, #4]
 80163f0:	835a      	strh	r2, [r3, #26]
 80163f2:	e006      	b.n	8016402 <tcp_send_empty_ack+0xaa>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 80163f4:	687b      	ldr	r3, [r7, #4]
 80163f6:	8b5b      	ldrh	r3, [r3, #26]
 80163f8:	f023 0303 	bic.w	r3, r3, #3
 80163fc:	b29a      	uxth	r2, r3
 80163fe:	687b      	ldr	r3, [r7, #4]
 8016400:	835a      	strh	r2, [r3, #26]
  }

  return err;
 8016402:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8016406:	4618      	mov	r0, r3
 8016408:	371c      	adds	r7, #28
 801640a:	46bd      	mov	sp, r7
 801640c:	bd90      	pop	{r4, r7, pc}
 801640e:	bf00      	nop
 8016410:	080218a4 	.word	0x080218a4
 8016414:	08022060 	.word	0x08022060
 8016418:	080218f8 	.word	0x080218f8

0801641c <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 801641c:	b590      	push	{r4, r7, lr}
 801641e:	b087      	sub	sp, #28
 8016420:	af00      	add	r7, sp, #0
 8016422:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8016424:	2300      	movs	r3, #0
 8016426:	75fb      	strb	r3, [r7, #23]

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 8016428:	687b      	ldr	r3, [r7, #4]
 801642a:	2b00      	cmp	r3, #0
 801642c:	d106      	bne.n	801643c <tcp_keepalive+0x20>
 801642e:	4b18      	ldr	r3, [pc, #96]	; (8016490 <tcp_keepalive+0x74>)
 8016430:	f640 0224 	movw	r2, #2084	; 0x824
 8016434:	4917      	ldr	r1, [pc, #92]	; (8016494 <tcp_keepalive+0x78>)
 8016436:	4818      	ldr	r0, [pc, #96]	; (8016498 <tcp_keepalive+0x7c>)
 8016438:	f004 fc76 	bl	801ad28 <iprintf>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 801643c:	7dfb      	ldrb	r3, [r7, #23]
 801643e:	b29c      	uxth	r4, r3
 8016440:	687b      	ldr	r3, [r7, #4]
 8016442:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8016444:	3b01      	subs	r3, #1
 8016446:	4618      	mov	r0, r3
 8016448:	f7f8 faf5 	bl	800ea36 <lwip_htonl>
 801644c:	4603      	mov	r3, r0
 801644e:	2200      	movs	r2, #0
 8016450:	4621      	mov	r1, r4
 8016452:	6878      	ldr	r0, [r7, #4]
 8016454:	f7ff fe66 	bl	8016124 <tcp_output_alloc_header>
 8016458:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 801645a:	693b      	ldr	r3, [r7, #16]
 801645c:	2b00      	cmp	r3, #0
 801645e:	d102      	bne.n	8016466 <tcp_keepalive+0x4a>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
 8016460:	f04f 33ff 	mov.w	r3, #4294967295
 8016464:	e010      	b.n	8016488 <tcp_keepalive+0x6c>
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8016466:	7dfb      	ldrb	r3, [r7, #23]
 8016468:	2200      	movs	r2, #0
 801646a:	6939      	ldr	r1, [r7, #16]
 801646c:	6878      	ldr	r0, [r7, #4]
 801646e:	f7ff fe97 	bl	80161a0 <tcp_output_fill_options>
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8016472:	687a      	ldr	r2, [r7, #4]
 8016474:	687b      	ldr	r3, [r7, #4]
 8016476:	3304      	adds	r3, #4
 8016478:	6939      	ldr	r1, [r7, #16]
 801647a:	6878      	ldr	r0, [r7, #4]
 801647c:	f7ff fed0 	bl	8016220 <tcp_output_control_segment>
 8016480:	4603      	mov	r3, r0
 8016482:	73fb      	strb	r3, [r7, #15]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8016484:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8016488:	4618      	mov	r0, r3
 801648a:	371c      	adds	r7, #28
 801648c:	46bd      	mov	sp, r7
 801648e:	bd90      	pop	{r4, r7, pc}
 8016490:	080218a4 	.word	0x080218a4
 8016494:	08022080 	.word	0x08022080
 8016498:	080218f8 	.word	0x080218f8

0801649c <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 801649c:	b590      	push	{r4, r7, lr}
 801649e:	b08b      	sub	sp, #44	; 0x2c
 80164a0:	af00      	add	r7, sp, #0
 80164a2:	6078      	str	r0, [r7, #4]
  struct tcp_hdr *tcphdr;
  struct tcp_seg *seg;
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 80164a4:	2300      	movs	r3, #0
 80164a6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 80164aa:	687b      	ldr	r3, [r7, #4]
 80164ac:	2b00      	cmp	r3, #0
 80164ae:	d106      	bne.n	80164be <tcp_zero_window_probe+0x22>
 80164b0:	4b4c      	ldr	r3, [pc, #304]	; (80165e4 <tcp_zero_window_probe+0x148>)
 80164b2:	f640 024f 	movw	r2, #2127	; 0x84f
 80164b6:	494c      	ldr	r1, [pc, #304]	; (80165e8 <tcp_zero_window_probe+0x14c>)
 80164b8:	484c      	ldr	r0, [pc, #304]	; (80165ec <tcp_zero_window_probe+0x150>)
 80164ba:	f004 fc35 	bl	801ad28 <iprintf>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 80164be:	687b      	ldr	r3, [r7, #4]
 80164c0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80164c2:	623b      	str	r3, [r7, #32]
  if (seg == NULL) {
 80164c4:	6a3b      	ldr	r3, [r7, #32]
 80164c6:	2b00      	cmp	r3, #0
 80164c8:	d101      	bne.n	80164ce <tcp_zero_window_probe+0x32>
    /* Not expected, persist timer should be off when the send buffer is empty */
    return ERR_OK;
 80164ca:	2300      	movs	r3, #0
 80164cc:	e086      	b.n	80165dc <tcp_zero_window_probe+0x140>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 80164ce:	687b      	ldr	r3, [r7, #4]
 80164d0:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 80164d4:	2bff      	cmp	r3, #255	; 0xff
 80164d6:	d007      	beq.n	80164e8 <tcp_zero_window_probe+0x4c>
    ++pcb->persist_probe;
 80164d8:	687b      	ldr	r3, [r7, #4]
 80164da:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 80164de:	3301      	adds	r3, #1
 80164e0:	b2da      	uxtb	r2, r3
 80164e2:	687b      	ldr	r3, [r7, #4]
 80164e4:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 80164e8:	6a3b      	ldr	r3, [r7, #32]
 80164ea:	68db      	ldr	r3, [r3, #12]
 80164ec:	899b      	ldrh	r3, [r3, #12]
 80164ee:	b29b      	uxth	r3, r3
 80164f0:	4618      	mov	r0, r3
 80164f2:	f7f8 fa8b 	bl	800ea0c <lwip_htons>
 80164f6:	4603      	mov	r3, r0
 80164f8:	b2db      	uxtb	r3, r3
 80164fa:	f003 0301 	and.w	r3, r3, #1
 80164fe:	2b00      	cmp	r3, #0
 8016500:	d005      	beq.n	801650e <tcp_zero_window_probe+0x72>
 8016502:	6a3b      	ldr	r3, [r7, #32]
 8016504:	891b      	ldrh	r3, [r3, #8]
 8016506:	2b00      	cmp	r3, #0
 8016508:	d101      	bne.n	801650e <tcp_zero_window_probe+0x72>
 801650a:	2301      	movs	r3, #1
 801650c:	e000      	b.n	8016510 <tcp_zero_window_probe+0x74>
 801650e:	2300      	movs	r3, #0
 8016510:	77fb      	strb	r3, [r7, #31]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;
 8016512:	7ffb      	ldrb	r3, [r7, #31]
 8016514:	2b00      	cmp	r3, #0
 8016516:	bf0c      	ite	eq
 8016518:	2301      	moveq	r3, #1
 801651a:	2300      	movne	r3, #0
 801651c:	b2db      	uxtb	r3, r3
 801651e:	83bb      	strh	r3, [r7, #28]

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 8016520:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8016524:	b299      	uxth	r1, r3
 8016526:	6a3b      	ldr	r3, [r7, #32]
 8016528:	68db      	ldr	r3, [r3, #12]
 801652a:	685b      	ldr	r3, [r3, #4]
 801652c:	8bba      	ldrh	r2, [r7, #28]
 801652e:	6878      	ldr	r0, [r7, #4]
 8016530:	f7ff fdf8 	bl	8016124 <tcp_output_alloc_header>
 8016534:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 8016536:	69bb      	ldr	r3, [r7, #24]
 8016538:	2b00      	cmp	r3, #0
 801653a:	d102      	bne.n	8016542 <tcp_zero_window_probe+0xa6>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
 801653c:	f04f 33ff 	mov.w	r3, #4294967295
 8016540:	e04c      	b.n	80165dc <tcp_zero_window_probe+0x140>
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 8016542:	69bb      	ldr	r3, [r7, #24]
 8016544:	685b      	ldr	r3, [r3, #4]
 8016546:	617b      	str	r3, [r7, #20]

  if (is_fin) {
 8016548:	7ffb      	ldrb	r3, [r7, #31]
 801654a:	2b00      	cmp	r3, #0
 801654c:	d011      	beq.n	8016572 <tcp_zero_window_probe+0xd6>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 801654e:	697b      	ldr	r3, [r7, #20]
 8016550:	899b      	ldrh	r3, [r3, #12]
 8016552:	b29b      	uxth	r3, r3
 8016554:	b21b      	sxth	r3, r3
 8016556:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 801655a:	b21c      	sxth	r4, r3
 801655c:	2011      	movs	r0, #17
 801655e:	f7f8 fa55 	bl	800ea0c <lwip_htons>
 8016562:	4603      	mov	r3, r0
 8016564:	b21b      	sxth	r3, r3
 8016566:	4323      	orrs	r3, r4
 8016568:	b21b      	sxth	r3, r3
 801656a:	b29a      	uxth	r2, r3
 801656c:	697b      	ldr	r3, [r7, #20]
 801656e:	819a      	strh	r2, [r3, #12]
 8016570:	e010      	b.n	8016594 <tcp_zero_window_probe+0xf8>
  } else {
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
 8016572:	69bb      	ldr	r3, [r7, #24]
 8016574:	685b      	ldr	r3, [r3, #4]
 8016576:	3314      	adds	r3, #20
 8016578:	613b      	str	r3, [r7, #16]
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 801657a:	6a3b      	ldr	r3, [r7, #32]
 801657c:	6858      	ldr	r0, [r3, #4]
 801657e:	6a3b      	ldr	r3, [r7, #32]
 8016580:	685b      	ldr	r3, [r3, #4]
 8016582:	891a      	ldrh	r2, [r3, #8]
 8016584:	6a3b      	ldr	r3, [r7, #32]
 8016586:	891b      	ldrh	r3, [r3, #8]
 8016588:	1ad3      	subs	r3, r2, r3
 801658a:	b29b      	uxth	r3, r3
 801658c:	2201      	movs	r2, #1
 801658e:	6939      	ldr	r1, [r7, #16]
 8016590:	f7f9 ff72 	bl	8010478 <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 8016594:	6a3b      	ldr	r3, [r7, #32]
 8016596:	68db      	ldr	r3, [r3, #12]
 8016598:	685b      	ldr	r3, [r3, #4]
 801659a:	4618      	mov	r0, r3
 801659c:	f7f8 fa4b 	bl	800ea36 <lwip_htonl>
 80165a0:	4603      	mov	r3, r0
 80165a2:	3301      	adds	r3, #1
 80165a4:	60fb      	str	r3, [r7, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 80165a6:	687b      	ldr	r3, [r7, #4]
 80165a8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80165aa:	68fb      	ldr	r3, [r7, #12]
 80165ac:	1ad3      	subs	r3, r2, r3
 80165ae:	2b00      	cmp	r3, #0
 80165b0:	da02      	bge.n	80165b8 <tcp_zero_window_probe+0x11c>
    pcb->snd_nxt = snd_nxt;
 80165b2:	687b      	ldr	r3, [r7, #4]
 80165b4:	68fa      	ldr	r2, [r7, #12]
 80165b6:	651a      	str	r2, [r3, #80]	; 0x50
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 80165b8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80165bc:	2200      	movs	r2, #0
 80165be:	69b9      	ldr	r1, [r7, #24]
 80165c0:	6878      	ldr	r0, [r7, #4]
 80165c2:	f7ff fded 	bl	80161a0 <tcp_output_fill_options>

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 80165c6:	687a      	ldr	r2, [r7, #4]
 80165c8:	687b      	ldr	r3, [r7, #4]
 80165ca:	3304      	adds	r3, #4
 80165cc:	69b9      	ldr	r1, [r7, #24]
 80165ce:	6878      	ldr	r0, [r7, #4]
 80165d0:	f7ff fe26 	bl	8016220 <tcp_output_control_segment>
 80165d4:	4603      	mov	r3, r0
 80165d6:	72fb      	strb	r3, [r7, #11]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 80165d8:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 80165dc:	4618      	mov	r0, r3
 80165de:	372c      	adds	r7, #44	; 0x2c
 80165e0:	46bd      	mov	sp, r7
 80165e2:	bd90      	pop	{r4, r7, pc}
 80165e4:	080218a4 	.word	0x080218a4
 80165e8:	0802209c 	.word	0x0802209c
 80165ec:	080218f8 	.word	0x080218f8

080165f0 <tcpip_tcp_timer>:
 *
 * @param arg unused argument
 */
static void
tcpip_tcp_timer(void *arg)
{
 80165f0:	b580      	push	{r7, lr}
 80165f2:	b082      	sub	sp, #8
 80165f4:	af00      	add	r7, sp, #0
 80165f6:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);

  /* call TCP timer handler */
  tcp_tmr();
 80165f8:	f7fa f82c 	bl	8010654 <tcp_tmr>
  /* timer still needed? */
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 80165fc:	4b0a      	ldr	r3, [pc, #40]	; (8016628 <tcpip_tcp_timer+0x38>)
 80165fe:	681b      	ldr	r3, [r3, #0]
 8016600:	2b00      	cmp	r3, #0
 8016602:	d103      	bne.n	801660c <tcpip_tcp_timer+0x1c>
 8016604:	4b09      	ldr	r3, [pc, #36]	; (801662c <tcpip_tcp_timer+0x3c>)
 8016606:	681b      	ldr	r3, [r3, #0]
 8016608:	2b00      	cmp	r3, #0
 801660a:	d005      	beq.n	8016618 <tcpip_tcp_timer+0x28>
    /* restart timer */
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 801660c:	2200      	movs	r2, #0
 801660e:	4908      	ldr	r1, [pc, #32]	; (8016630 <tcpip_tcp_timer+0x40>)
 8016610:	20fa      	movs	r0, #250	; 0xfa
 8016612:	f000 f8f1 	bl	80167f8 <sys_timeout>
 8016616:	e002      	b.n	801661e <tcpip_tcp_timer+0x2e>
  } else {
    /* disable timer */
    tcpip_tcp_timer_active = 0;
 8016618:	4b06      	ldr	r3, [pc, #24]	; (8016634 <tcpip_tcp_timer+0x44>)
 801661a:	2200      	movs	r2, #0
 801661c:	601a      	str	r2, [r3, #0]
  }
}
 801661e:	bf00      	nop
 8016620:	3708      	adds	r7, #8
 8016622:	46bd      	mov	sp, r7
 8016624:	bd80      	pop	{r7, pc}
 8016626:	bf00      	nop
 8016628:	20007ca0 	.word	0x20007ca0
 801662c:	20007cb0 	.word	0x20007cb0
 8016630:	080165f1 	.word	0x080165f1
 8016634:	200008d0 	.word	0x200008d0

08016638 <tcp_timer_needed>:
 * the reason is to have the TCP timer only running when
 * there are active (or time-wait) PCBs.
 */
void
tcp_timer_needed(void)
{
 8016638:	b580      	push	{r7, lr}
 801663a:	af00      	add	r7, sp, #0
  LWIP_ASSERT_CORE_LOCKED();

  /* timer is off but needed again? */
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 801663c:	4b0a      	ldr	r3, [pc, #40]	; (8016668 <tcp_timer_needed+0x30>)
 801663e:	681b      	ldr	r3, [r3, #0]
 8016640:	2b00      	cmp	r3, #0
 8016642:	d10f      	bne.n	8016664 <tcp_timer_needed+0x2c>
 8016644:	4b09      	ldr	r3, [pc, #36]	; (801666c <tcp_timer_needed+0x34>)
 8016646:	681b      	ldr	r3, [r3, #0]
 8016648:	2b00      	cmp	r3, #0
 801664a:	d103      	bne.n	8016654 <tcp_timer_needed+0x1c>
 801664c:	4b08      	ldr	r3, [pc, #32]	; (8016670 <tcp_timer_needed+0x38>)
 801664e:	681b      	ldr	r3, [r3, #0]
 8016650:	2b00      	cmp	r3, #0
 8016652:	d007      	beq.n	8016664 <tcp_timer_needed+0x2c>
    /* enable and start timer */
    tcpip_tcp_timer_active = 1;
 8016654:	4b04      	ldr	r3, [pc, #16]	; (8016668 <tcp_timer_needed+0x30>)
 8016656:	2201      	movs	r2, #1
 8016658:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 801665a:	2200      	movs	r2, #0
 801665c:	4905      	ldr	r1, [pc, #20]	; (8016674 <tcp_timer_needed+0x3c>)
 801665e:	20fa      	movs	r0, #250	; 0xfa
 8016660:	f000 f8ca 	bl	80167f8 <sys_timeout>
  }
}
 8016664:	bf00      	nop
 8016666:	bd80      	pop	{r7, pc}
 8016668:	200008d0 	.word	0x200008d0
 801666c:	20007ca0 	.word	0x20007ca0
 8016670:	20007cb0 	.word	0x20007cb0
 8016674:	080165f1 	.word	0x080165f1

08016678 <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 8016678:	b580      	push	{r7, lr}
 801667a:	b086      	sub	sp, #24
 801667c:	af00      	add	r7, sp, #0
 801667e:	60f8      	str	r0, [r7, #12]
 8016680:	60b9      	str	r1, [r7, #8]
 8016682:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 8016684:	200a      	movs	r0, #10
 8016686:	f7f8 fe77 	bl	800f378 <memp_malloc>
 801668a:	6138      	str	r0, [r7, #16]
  if (timeout == NULL) {
 801668c:	693b      	ldr	r3, [r7, #16]
 801668e:	2b00      	cmp	r3, #0
 8016690:	d109      	bne.n	80166a6 <sys_timeout_abs+0x2e>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 8016692:	693b      	ldr	r3, [r7, #16]
 8016694:	2b00      	cmp	r3, #0
 8016696:	d151      	bne.n	801673c <sys_timeout_abs+0xc4>
 8016698:	4b2a      	ldr	r3, [pc, #168]	; (8016744 <sys_timeout_abs+0xcc>)
 801669a:	22be      	movs	r2, #190	; 0xbe
 801669c:	492a      	ldr	r1, [pc, #168]	; (8016748 <sys_timeout_abs+0xd0>)
 801669e:	482b      	ldr	r0, [pc, #172]	; (801674c <sys_timeout_abs+0xd4>)
 80166a0:	f004 fb42 	bl	801ad28 <iprintf>
    return;
 80166a4:	e04a      	b.n	801673c <sys_timeout_abs+0xc4>
  }

  timeout->next = NULL;
 80166a6:	693b      	ldr	r3, [r7, #16]
 80166a8:	2200      	movs	r2, #0
 80166aa:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 80166ac:	693b      	ldr	r3, [r7, #16]
 80166ae:	68ba      	ldr	r2, [r7, #8]
 80166b0:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 80166b2:	693b      	ldr	r3, [r7, #16]
 80166b4:	687a      	ldr	r2, [r7, #4]
 80166b6:	60da      	str	r2, [r3, #12]
  timeout->time = abs_time;
 80166b8:	693b      	ldr	r3, [r7, #16]
 80166ba:	68fa      	ldr	r2, [r7, #12]
 80166bc:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 80166be:	4b24      	ldr	r3, [pc, #144]	; (8016750 <sys_timeout_abs+0xd8>)
 80166c0:	681b      	ldr	r3, [r3, #0]
 80166c2:	2b00      	cmp	r3, #0
 80166c4:	d103      	bne.n	80166ce <sys_timeout_abs+0x56>
    next_timeout = timeout;
 80166c6:	4a22      	ldr	r2, [pc, #136]	; (8016750 <sys_timeout_abs+0xd8>)
 80166c8:	693b      	ldr	r3, [r7, #16]
 80166ca:	6013      	str	r3, [r2, #0]
    return;
 80166cc:	e037      	b.n	801673e <sys_timeout_abs+0xc6>
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 80166ce:	693b      	ldr	r3, [r7, #16]
 80166d0:	685a      	ldr	r2, [r3, #4]
 80166d2:	4b1f      	ldr	r3, [pc, #124]	; (8016750 <sys_timeout_abs+0xd8>)
 80166d4:	681b      	ldr	r3, [r3, #0]
 80166d6:	685b      	ldr	r3, [r3, #4]
 80166d8:	1ad3      	subs	r3, r2, r3
 80166da:	0fdb      	lsrs	r3, r3, #31
 80166dc:	f003 0301 	and.w	r3, r3, #1
 80166e0:	b2db      	uxtb	r3, r3
 80166e2:	2b00      	cmp	r3, #0
 80166e4:	d007      	beq.n	80166f6 <sys_timeout_abs+0x7e>
    timeout->next = next_timeout;
 80166e6:	4b1a      	ldr	r3, [pc, #104]	; (8016750 <sys_timeout_abs+0xd8>)
 80166e8:	681a      	ldr	r2, [r3, #0]
 80166ea:	693b      	ldr	r3, [r7, #16]
 80166ec:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 80166ee:	4a18      	ldr	r2, [pc, #96]	; (8016750 <sys_timeout_abs+0xd8>)
 80166f0:	693b      	ldr	r3, [r7, #16]
 80166f2:	6013      	str	r3, [r2, #0]
 80166f4:	e023      	b.n	801673e <sys_timeout_abs+0xc6>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 80166f6:	4b16      	ldr	r3, [pc, #88]	; (8016750 <sys_timeout_abs+0xd8>)
 80166f8:	681b      	ldr	r3, [r3, #0]
 80166fa:	617b      	str	r3, [r7, #20]
 80166fc:	e01a      	b.n	8016734 <sys_timeout_abs+0xbc>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 80166fe:	697b      	ldr	r3, [r7, #20]
 8016700:	681b      	ldr	r3, [r3, #0]
 8016702:	2b00      	cmp	r3, #0
 8016704:	d00b      	beq.n	801671e <sys_timeout_abs+0xa6>
 8016706:	693b      	ldr	r3, [r7, #16]
 8016708:	685a      	ldr	r2, [r3, #4]
 801670a:	697b      	ldr	r3, [r7, #20]
 801670c:	681b      	ldr	r3, [r3, #0]
 801670e:	685b      	ldr	r3, [r3, #4]
 8016710:	1ad3      	subs	r3, r2, r3
 8016712:	0fdb      	lsrs	r3, r3, #31
 8016714:	f003 0301 	and.w	r3, r3, #1
 8016718:	b2db      	uxtb	r3, r3
 801671a:	2b00      	cmp	r3, #0
 801671c:	d007      	beq.n	801672e <sys_timeout_abs+0xb6>
        timeout->next = t->next;
 801671e:	697b      	ldr	r3, [r7, #20]
 8016720:	681a      	ldr	r2, [r3, #0]
 8016722:	693b      	ldr	r3, [r7, #16]
 8016724:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 8016726:	697b      	ldr	r3, [r7, #20]
 8016728:	693a      	ldr	r2, [r7, #16]
 801672a:	601a      	str	r2, [r3, #0]
        break;
 801672c:	e007      	b.n	801673e <sys_timeout_abs+0xc6>
    for (t = next_timeout; t != NULL; t = t->next) {
 801672e:	697b      	ldr	r3, [r7, #20]
 8016730:	681b      	ldr	r3, [r3, #0]
 8016732:	617b      	str	r3, [r7, #20]
 8016734:	697b      	ldr	r3, [r7, #20]
 8016736:	2b00      	cmp	r3, #0
 8016738:	d1e1      	bne.n	80166fe <sys_timeout_abs+0x86>
 801673a:	e000      	b.n	801673e <sys_timeout_abs+0xc6>
    return;
 801673c:	bf00      	nop
      }
    }
  }
}
 801673e:	3718      	adds	r7, #24
 8016740:	46bd      	mov	sp, r7
 8016742:	bd80      	pop	{r7, pc}
 8016744:	080220c0 	.word	0x080220c0
 8016748:	080220f4 	.word	0x080220f4
 801674c:	08022134 	.word	0x08022134
 8016750:	200008c8 	.word	0x200008c8

08016754 <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 8016754:	b580      	push	{r7, lr}
 8016756:	b086      	sub	sp, #24
 8016758:	af00      	add	r7, sp, #0
 801675a:	6078      	str	r0, [r7, #4]
  u32_t now;
  u32_t next_timeout_time;
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;
 801675c:	687b      	ldr	r3, [r7, #4]
 801675e:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 8016760:	697b      	ldr	r3, [r7, #20]
 8016762:	685b      	ldr	r3, [r3, #4]
 8016764:	4798      	blx	r3

  now = sys_now();
 8016766:	f7f3 f813 	bl	8009790 <sys_now>
 801676a:	6138      	str	r0, [r7, #16]
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 801676c:	697b      	ldr	r3, [r7, #20]
 801676e:	681a      	ldr	r2, [r3, #0]
 8016770:	4b0f      	ldr	r3, [pc, #60]	; (80167b0 <lwip_cyclic_timer+0x5c>)
 8016772:	681b      	ldr	r3, [r3, #0]
 8016774:	4413      	add	r3, r2
 8016776:	60fb      	str	r3, [r7, #12]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 8016778:	68fa      	ldr	r2, [r7, #12]
 801677a:	693b      	ldr	r3, [r7, #16]
 801677c:	1ad3      	subs	r3, r2, r3
 801677e:	0fdb      	lsrs	r3, r3, #31
 8016780:	f003 0301 	and.w	r3, r3, #1
 8016784:	b2db      	uxtb	r3, r3
 8016786:	2b00      	cmp	r3, #0
 8016788:	d009      	beq.n	801679e <lwip_cyclic_timer+0x4a>
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 801678a:	697b      	ldr	r3, [r7, #20]
 801678c:	681a      	ldr	r2, [r3, #0]
 801678e:	693b      	ldr	r3, [r7, #16]
 8016790:	4413      	add	r3, r2
 8016792:	687a      	ldr	r2, [r7, #4]
 8016794:	4907      	ldr	r1, [pc, #28]	; (80167b4 <lwip_cyclic_timer+0x60>)
 8016796:	4618      	mov	r0, r3
 8016798:	f7ff ff6e 	bl	8016678 <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 801679c:	e004      	b.n	80167a8 <lwip_cyclic_timer+0x54>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 801679e:	687a      	ldr	r2, [r7, #4]
 80167a0:	4904      	ldr	r1, [pc, #16]	; (80167b4 <lwip_cyclic_timer+0x60>)
 80167a2:	68f8      	ldr	r0, [r7, #12]
 80167a4:	f7ff ff68 	bl	8016678 <sys_timeout_abs>
}
 80167a8:	bf00      	nop
 80167aa:	3718      	adds	r7, #24
 80167ac:	46bd      	mov	sp, r7
 80167ae:	bd80      	pop	{r7, pc}
 80167b0:	200008cc 	.word	0x200008cc
 80167b4:	08016755 	.word	0x08016755

080167b8 <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 80167b8:	b580      	push	{r7, lr}
 80167ba:	b082      	sub	sp, #8
 80167bc:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 80167be:	2301      	movs	r3, #1
 80167c0:	607b      	str	r3, [r7, #4]
 80167c2:	e00e      	b.n	80167e2 <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 80167c4:	4a0a      	ldr	r2, [pc, #40]	; (80167f0 <sys_timeouts_init+0x38>)
 80167c6:	687b      	ldr	r3, [r7, #4]
 80167c8:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 80167cc:	687b      	ldr	r3, [r7, #4]
 80167ce:	00db      	lsls	r3, r3, #3
 80167d0:	4a07      	ldr	r2, [pc, #28]	; (80167f0 <sys_timeouts_init+0x38>)
 80167d2:	4413      	add	r3, r2
 80167d4:	461a      	mov	r2, r3
 80167d6:	4907      	ldr	r1, [pc, #28]	; (80167f4 <sys_timeouts_init+0x3c>)
 80167d8:	f000 f80e 	bl	80167f8 <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 80167dc:	687b      	ldr	r3, [r7, #4]
 80167de:	3301      	adds	r3, #1
 80167e0:	607b      	str	r3, [r7, #4]
 80167e2:	687b      	ldr	r3, [r7, #4]
 80167e4:	2b02      	cmp	r3, #2
 80167e6:	d9ed      	bls.n	80167c4 <sys_timeouts_init+0xc>
  }
}
 80167e8:	bf00      	nop
 80167ea:	3708      	adds	r7, #8
 80167ec:	46bd      	mov	sp, r7
 80167ee:	bd80      	pop	{r7, pc}
 80167f0:	080244e4 	.word	0x080244e4
 80167f4:	08016755 	.word	0x08016755

080167f8 <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 80167f8:	b580      	push	{r7, lr}
 80167fa:	b086      	sub	sp, #24
 80167fc:	af00      	add	r7, sp, #0
 80167fe:	60f8      	str	r0, [r7, #12]
 8016800:	60b9      	str	r1, [r7, #8]
 8016802:	607a      	str	r2, [r7, #4]
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 8016804:	68fb      	ldr	r3, [r7, #12]
 8016806:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 801680a:	d306      	bcc.n	801681a <sys_timeout+0x22>
 801680c:	4b0a      	ldr	r3, [pc, #40]	; (8016838 <sys_timeout+0x40>)
 801680e:	f240 1229 	movw	r2, #297	; 0x129
 8016812:	490a      	ldr	r1, [pc, #40]	; (801683c <sys_timeout+0x44>)
 8016814:	480a      	ldr	r0, [pc, #40]	; (8016840 <sys_timeout+0x48>)
 8016816:	f004 fa87 	bl	801ad28 <iprintf>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 801681a:	f7f2 ffb9 	bl	8009790 <sys_now>
 801681e:	4602      	mov	r2, r0
 8016820:	68fb      	ldr	r3, [r7, #12]
 8016822:	4413      	add	r3, r2
 8016824:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 8016826:	687a      	ldr	r2, [r7, #4]
 8016828:	68b9      	ldr	r1, [r7, #8]
 801682a:	6978      	ldr	r0, [r7, #20]
 801682c:	f7ff ff24 	bl	8016678 <sys_timeout_abs>
#endif
}
 8016830:	bf00      	nop
 8016832:	3718      	adds	r7, #24
 8016834:	46bd      	mov	sp, r7
 8016836:	bd80      	pop	{r7, pc}
 8016838:	080220c0 	.word	0x080220c0
 801683c:	0802215c 	.word	0x0802215c
 8016840:	08022134 	.word	0x08022134

08016844 <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 8016844:	b580      	push	{r7, lr}
 8016846:	b084      	sub	sp, #16
 8016848:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 801684a:	f7f2 ffa1 	bl	8009790 <sys_now>
 801684e:	60f8      	str	r0, [r7, #12]
    sys_timeout_handler handler;
    void *arg;

    PBUF_CHECK_FREE_OOSEQ();

    tmptimeout = next_timeout;
 8016850:	4b17      	ldr	r3, [pc, #92]	; (80168b0 <sys_check_timeouts+0x6c>)
 8016852:	681b      	ldr	r3, [r3, #0]
 8016854:	60bb      	str	r3, [r7, #8]
    if (tmptimeout == NULL) {
 8016856:	68bb      	ldr	r3, [r7, #8]
 8016858:	2b00      	cmp	r3, #0
 801685a:	d022      	beq.n	80168a2 <sys_check_timeouts+0x5e>
      return;
    }

    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 801685c:	68bb      	ldr	r3, [r7, #8]
 801685e:	685b      	ldr	r3, [r3, #4]
 8016860:	68fa      	ldr	r2, [r7, #12]
 8016862:	1ad3      	subs	r3, r2, r3
 8016864:	0fdb      	lsrs	r3, r3, #31
 8016866:	f003 0301 	and.w	r3, r3, #1
 801686a:	b2db      	uxtb	r3, r3
 801686c:	2b00      	cmp	r3, #0
 801686e:	d11a      	bne.n	80168a6 <sys_check_timeouts+0x62>
      return;
    }

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
 8016870:	68bb      	ldr	r3, [r7, #8]
 8016872:	681b      	ldr	r3, [r3, #0]
 8016874:	4a0e      	ldr	r2, [pc, #56]	; (80168b0 <sys_check_timeouts+0x6c>)
 8016876:	6013      	str	r3, [r2, #0]
    handler = tmptimeout->h;
 8016878:	68bb      	ldr	r3, [r7, #8]
 801687a:	689b      	ldr	r3, [r3, #8]
 801687c:	607b      	str	r3, [r7, #4]
    arg = tmptimeout->arg;
 801687e:	68bb      	ldr	r3, [r7, #8]
 8016880:	68db      	ldr	r3, [r3, #12]
 8016882:	603b      	str	r3, [r7, #0]
    current_timeout_due_time = tmptimeout->time;
 8016884:	68bb      	ldr	r3, [r7, #8]
 8016886:	685b      	ldr	r3, [r3, #4]
 8016888:	4a0a      	ldr	r2, [pc, #40]	; (80168b4 <sys_check_timeouts+0x70>)
 801688a:	6013      	str	r3, [r2, #0]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 801688c:	68b9      	ldr	r1, [r7, #8]
 801688e:	200a      	movs	r0, #10
 8016890:	f7f8 fdc4 	bl	800f41c <memp_free>
    if (handler != NULL) {
 8016894:	687b      	ldr	r3, [r7, #4]
 8016896:	2b00      	cmp	r3, #0
 8016898:	d0da      	beq.n	8016850 <sys_check_timeouts+0xc>
      handler(arg);
 801689a:	687b      	ldr	r3, [r7, #4]
 801689c:	6838      	ldr	r0, [r7, #0]
 801689e:	4798      	blx	r3
  do {
 80168a0:	e7d6      	b.n	8016850 <sys_check_timeouts+0xc>
      return;
 80168a2:	bf00      	nop
 80168a4:	e000      	b.n	80168a8 <sys_check_timeouts+0x64>
      return;
 80168a6:	bf00      	nop
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 80168a8:	3710      	adds	r7, #16
 80168aa:	46bd      	mov	sp, r7
 80168ac:	bd80      	pop	{r7, pc}
 80168ae:	bf00      	nop
 80168b0:	200008c8 	.word	0x200008c8
 80168b4:	200008cc 	.word	0x200008cc

080168b8 <sys_timeouts_sleeptime>:
/** Return the time left before the next timeout is due. If no timeouts are
 * enqueued, returns 0xffffffff
 */
u32_t
sys_timeouts_sleeptime(void)
{
 80168b8:	b580      	push	{r7, lr}
 80168ba:	b082      	sub	sp, #8
 80168bc:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  if (next_timeout == NULL) {
 80168be:	4b16      	ldr	r3, [pc, #88]	; (8016918 <sys_timeouts_sleeptime+0x60>)
 80168c0:	681b      	ldr	r3, [r3, #0]
 80168c2:	2b00      	cmp	r3, #0
 80168c4:	d102      	bne.n	80168cc <sys_timeouts_sleeptime+0x14>
    return SYS_TIMEOUTS_SLEEPTIME_INFINITE;
 80168c6:	f04f 33ff 	mov.w	r3, #4294967295
 80168ca:	e020      	b.n	801690e <sys_timeouts_sleeptime+0x56>
  }
  now = sys_now();
 80168cc:	f7f2 ff60 	bl	8009790 <sys_now>
 80168d0:	6078      	str	r0, [r7, #4]
  if (TIME_LESS_THAN(next_timeout->time, now)) {
 80168d2:	4b11      	ldr	r3, [pc, #68]	; (8016918 <sys_timeouts_sleeptime+0x60>)
 80168d4:	681b      	ldr	r3, [r3, #0]
 80168d6:	685a      	ldr	r2, [r3, #4]
 80168d8:	687b      	ldr	r3, [r7, #4]
 80168da:	1ad3      	subs	r3, r2, r3
 80168dc:	0fdb      	lsrs	r3, r3, #31
 80168de:	f003 0301 	and.w	r3, r3, #1
 80168e2:	b2db      	uxtb	r3, r3
 80168e4:	2b00      	cmp	r3, #0
 80168e6:	d001      	beq.n	80168ec <sys_timeouts_sleeptime+0x34>
    return 0;
 80168e8:	2300      	movs	r3, #0
 80168ea:	e010      	b.n	801690e <sys_timeouts_sleeptime+0x56>
  } else {
    u32_t ret = (u32_t)(next_timeout->time - now);
 80168ec:	4b0a      	ldr	r3, [pc, #40]	; (8016918 <sys_timeouts_sleeptime+0x60>)
 80168ee:	681b      	ldr	r3, [r3, #0]
 80168f0:	685a      	ldr	r2, [r3, #4]
 80168f2:	687b      	ldr	r3, [r7, #4]
 80168f4:	1ad3      	subs	r3, r2, r3
 80168f6:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("invalid sleeptime", ret <= LWIP_MAX_TIMEOUT);
 80168f8:	683b      	ldr	r3, [r7, #0]
 80168fa:	2b00      	cmp	r3, #0
 80168fc:	da06      	bge.n	801690c <sys_timeouts_sleeptime+0x54>
 80168fe:	4b07      	ldr	r3, [pc, #28]	; (801691c <sys_timeouts_sleeptime+0x64>)
 8016900:	f44f 72dc 	mov.w	r2, #440	; 0x1b8
 8016904:	4906      	ldr	r1, [pc, #24]	; (8016920 <sys_timeouts_sleeptime+0x68>)
 8016906:	4807      	ldr	r0, [pc, #28]	; (8016924 <sys_timeouts_sleeptime+0x6c>)
 8016908:	f004 fa0e 	bl	801ad28 <iprintf>
    return ret;
 801690c:	683b      	ldr	r3, [r7, #0]
  }
}
 801690e:	4618      	mov	r0, r3
 8016910:	3708      	adds	r7, #8
 8016912:	46bd      	mov	sp, r7
 8016914:	bd80      	pop	{r7, pc}
 8016916:	bf00      	nop
 8016918:	200008c8 	.word	0x200008c8
 801691c:	080220c0 	.word	0x080220c0
 8016920:	08022194 	.word	0x08022194
 8016924:	08022134 	.word	0x08022134

08016928 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 8016928:	b580      	push	{r7, lr}
 801692a:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 801692c:	f004 fa78 	bl	801ae20 <rand>
 8016930:	4603      	mov	r3, r0
 8016932:	b29b      	uxth	r3, r3
 8016934:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8016938:	b29b      	uxth	r3, r3
 801693a:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 801693e:	b29a      	uxth	r2, r3
 8016940:	4b01      	ldr	r3, [pc, #4]	; (8016948 <udp_init+0x20>)
 8016942:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 8016944:	bf00      	nop
 8016946:	bd80      	pop	{r7, pc}
 8016948:	2000001c 	.word	0x2000001c

0801694c <udp_new_port>:
 *
 * @return a new (free) local UDP port number
 */
static u16_t
udp_new_port(void)
{
 801694c:	b480      	push	{r7}
 801694e:	b083      	sub	sp, #12
 8016950:	af00      	add	r7, sp, #0
  u16_t n = 0;
 8016952:	2300      	movs	r3, #0
 8016954:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *pcb;

again:
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 8016956:	4b17      	ldr	r3, [pc, #92]	; (80169b4 <udp_new_port+0x68>)
 8016958:	881b      	ldrh	r3, [r3, #0]
 801695a:	1c5a      	adds	r2, r3, #1
 801695c:	b291      	uxth	r1, r2
 801695e:	4a15      	ldr	r2, [pc, #84]	; (80169b4 <udp_new_port+0x68>)
 8016960:	8011      	strh	r1, [r2, #0]
 8016962:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8016966:	4293      	cmp	r3, r2
 8016968:	d103      	bne.n	8016972 <udp_new_port+0x26>
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 801696a:	4b12      	ldr	r3, [pc, #72]	; (80169b4 <udp_new_port+0x68>)
 801696c:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 8016970:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCBs. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8016972:	4b11      	ldr	r3, [pc, #68]	; (80169b8 <udp_new_port+0x6c>)
 8016974:	681b      	ldr	r3, [r3, #0]
 8016976:	603b      	str	r3, [r7, #0]
 8016978:	e011      	b.n	801699e <udp_new_port+0x52>
    if (pcb->local_port == udp_port) {
 801697a:	683b      	ldr	r3, [r7, #0]
 801697c:	8a5a      	ldrh	r2, [r3, #18]
 801697e:	4b0d      	ldr	r3, [pc, #52]	; (80169b4 <udp_new_port+0x68>)
 8016980:	881b      	ldrh	r3, [r3, #0]
 8016982:	429a      	cmp	r2, r3
 8016984:	d108      	bne.n	8016998 <udp_new_port+0x4c>
      if (++n > (UDP_LOCAL_PORT_RANGE_END - UDP_LOCAL_PORT_RANGE_START)) {
 8016986:	88fb      	ldrh	r3, [r7, #6]
 8016988:	3301      	adds	r3, #1
 801698a:	80fb      	strh	r3, [r7, #6]
 801698c:	88fb      	ldrh	r3, [r7, #6]
 801698e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8016992:	d3e0      	bcc.n	8016956 <udp_new_port+0xa>
        return 0;
 8016994:	2300      	movs	r3, #0
 8016996:	e007      	b.n	80169a8 <udp_new_port+0x5c>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8016998:	683b      	ldr	r3, [r7, #0]
 801699a:	68db      	ldr	r3, [r3, #12]
 801699c:	603b      	str	r3, [r7, #0]
 801699e:	683b      	ldr	r3, [r7, #0]
 80169a0:	2b00      	cmp	r3, #0
 80169a2:	d1ea      	bne.n	801697a <udp_new_port+0x2e>
      }
      goto again;
    }
  }
  return udp_port;
 80169a4:	4b03      	ldr	r3, [pc, #12]	; (80169b4 <udp_new_port+0x68>)
 80169a6:	881b      	ldrh	r3, [r3, #0]
}
 80169a8:	4618      	mov	r0, r3
 80169aa:	370c      	adds	r7, #12
 80169ac:	46bd      	mov	sp, r7
 80169ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80169b2:	4770      	bx	lr
 80169b4:	2000001c 	.word	0x2000001c
 80169b8:	20007cb8 	.word	0x20007cb8

080169bc <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 80169bc:	b580      	push	{r7, lr}
 80169be:	b084      	sub	sp, #16
 80169c0:	af00      	add	r7, sp, #0
 80169c2:	60f8      	str	r0, [r7, #12]
 80169c4:	60b9      	str	r1, [r7, #8]
 80169c6:	4613      	mov	r3, r2
 80169c8:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(inp);       /* in IPv6 only case */
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  LWIP_ASSERT("udp_input_local_match: invalid pcb", pcb != NULL);
 80169ca:	68fb      	ldr	r3, [r7, #12]
 80169cc:	2b00      	cmp	r3, #0
 80169ce:	d105      	bne.n	80169dc <udp_input_local_match+0x20>
 80169d0:	4b27      	ldr	r3, [pc, #156]	; (8016a70 <udp_input_local_match+0xb4>)
 80169d2:	2287      	movs	r2, #135	; 0x87
 80169d4:	4927      	ldr	r1, [pc, #156]	; (8016a74 <udp_input_local_match+0xb8>)
 80169d6:	4828      	ldr	r0, [pc, #160]	; (8016a78 <udp_input_local_match+0xbc>)
 80169d8:	f004 f9a6 	bl	801ad28 <iprintf>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 80169dc:	68bb      	ldr	r3, [r7, #8]
 80169de:	2b00      	cmp	r3, #0
 80169e0:	d105      	bne.n	80169ee <udp_input_local_match+0x32>
 80169e2:	4b23      	ldr	r3, [pc, #140]	; (8016a70 <udp_input_local_match+0xb4>)
 80169e4:	2288      	movs	r2, #136	; 0x88
 80169e6:	4925      	ldr	r1, [pc, #148]	; (8016a7c <udp_input_local_match+0xc0>)
 80169e8:	4823      	ldr	r0, [pc, #140]	; (8016a78 <udp_input_local_match+0xbc>)
 80169ea:	f004 f99d 	bl	801ad28 <iprintf>

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80169ee:	68fb      	ldr	r3, [r7, #12]
 80169f0:	7a1b      	ldrb	r3, [r3, #8]
 80169f2:	2b00      	cmp	r3, #0
 80169f4:	d00b      	beq.n	8016a0e <udp_input_local_match+0x52>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 80169f6:	68fb      	ldr	r3, [r7, #12]
 80169f8:	7a1a      	ldrb	r2, [r3, #8]
 80169fa:	4b21      	ldr	r3, [pc, #132]	; (8016a80 <udp_input_local_match+0xc4>)
 80169fc:	685b      	ldr	r3, [r3, #4]
 80169fe:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8016a02:	3301      	adds	r3, #1
 8016a04:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8016a06:	429a      	cmp	r2, r3
 8016a08:	d001      	beq.n	8016a0e <udp_input_local_match+0x52>
    return 0;
 8016a0a:	2300      	movs	r3, #0
 8016a0c:	e02b      	b.n	8016a66 <udp_input_local_match+0xaa>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 8016a0e:	79fb      	ldrb	r3, [r7, #7]
 8016a10:	2b00      	cmp	r3, #0
 8016a12:	d018      	beq.n	8016a46 <udp_input_local_match+0x8a>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8016a14:	68fb      	ldr	r3, [r7, #12]
 8016a16:	2b00      	cmp	r3, #0
 8016a18:	d013      	beq.n	8016a42 <udp_input_local_match+0x86>
 8016a1a:	68fb      	ldr	r3, [r7, #12]
 8016a1c:	681b      	ldr	r3, [r3, #0]
 8016a1e:	2b00      	cmp	r3, #0
 8016a20:	d00f      	beq.n	8016a42 <udp_input_local_match+0x86>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 8016a22:	4b17      	ldr	r3, [pc, #92]	; (8016a80 <udp_input_local_match+0xc4>)
 8016a24:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8016a26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016a2a:	d00a      	beq.n	8016a42 <udp_input_local_match+0x86>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 8016a2c:	68fb      	ldr	r3, [r7, #12]
 8016a2e:	681a      	ldr	r2, [r3, #0]
 8016a30:	4b13      	ldr	r3, [pc, #76]	; (8016a80 <udp_input_local_match+0xc4>)
 8016a32:	695b      	ldr	r3, [r3, #20]
 8016a34:	405a      	eors	r2, r3
 8016a36:	68bb      	ldr	r3, [r7, #8]
 8016a38:	3308      	adds	r3, #8
 8016a3a:	681b      	ldr	r3, [r3, #0]
 8016a3c:	4013      	ands	r3, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 8016a3e:	2b00      	cmp	r3, #0
 8016a40:	d110      	bne.n	8016a64 <udp_input_local_match+0xa8>
          return 1;
 8016a42:	2301      	movs	r3, #1
 8016a44:	e00f      	b.n	8016a66 <udp_input_local_match+0xaa>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: all or exact match */
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8016a46:	68fb      	ldr	r3, [r7, #12]
 8016a48:	2b00      	cmp	r3, #0
 8016a4a:	d009      	beq.n	8016a60 <udp_input_local_match+0xa4>
 8016a4c:	68fb      	ldr	r3, [r7, #12]
 8016a4e:	681b      	ldr	r3, [r3, #0]
 8016a50:	2b00      	cmp	r3, #0
 8016a52:	d005      	beq.n	8016a60 <udp_input_local_match+0xa4>
 8016a54:	68fb      	ldr	r3, [r7, #12]
 8016a56:	681a      	ldr	r2, [r3, #0]
 8016a58:	4b09      	ldr	r3, [pc, #36]	; (8016a80 <udp_input_local_match+0xc4>)
 8016a5a:	695b      	ldr	r3, [r3, #20]
 8016a5c:	429a      	cmp	r2, r3
 8016a5e:	d101      	bne.n	8016a64 <udp_input_local_match+0xa8>
        return 1;
 8016a60:	2301      	movs	r3, #1
 8016a62:	e000      	b.n	8016a66 <udp_input_local_match+0xaa>
      }
  }

  return 0;
 8016a64:	2300      	movs	r3, #0
}
 8016a66:	4618      	mov	r0, r3
 8016a68:	3710      	adds	r7, #16
 8016a6a:	46bd      	mov	sp, r7
 8016a6c:	bd80      	pop	{r7, pc}
 8016a6e:	bf00      	nop
 8016a70:	080221a8 	.word	0x080221a8
 8016a74:	080221d8 	.word	0x080221d8
 8016a78:	080221fc 	.word	0x080221fc
 8016a7c:	08022224 	.word	0x08022224
 8016a80:	2000458c 	.word	0x2000458c

08016a84 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 8016a84:	b590      	push	{r4, r7, lr}
 8016a86:	b08d      	sub	sp, #52	; 0x34
 8016a88:	af02      	add	r7, sp, #8
 8016a8a:	6078      	str	r0, [r7, #4]
 8016a8c:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 8016a8e:	2300      	movs	r3, #0
 8016a90:	76fb      	strb	r3, [r7, #27]

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 8016a92:	687b      	ldr	r3, [r7, #4]
 8016a94:	2b00      	cmp	r3, #0
 8016a96:	d105      	bne.n	8016aa4 <udp_input+0x20>
 8016a98:	4b7c      	ldr	r3, [pc, #496]	; (8016c8c <udp_input+0x208>)
 8016a9a:	22cf      	movs	r2, #207	; 0xcf
 8016a9c:	497c      	ldr	r1, [pc, #496]	; (8016c90 <udp_input+0x20c>)
 8016a9e:	487d      	ldr	r0, [pc, #500]	; (8016c94 <udp_input+0x210>)
 8016aa0:	f004 f942 	bl	801ad28 <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 8016aa4:	683b      	ldr	r3, [r7, #0]
 8016aa6:	2b00      	cmp	r3, #0
 8016aa8:	d105      	bne.n	8016ab6 <udp_input+0x32>
 8016aaa:	4b78      	ldr	r3, [pc, #480]	; (8016c8c <udp_input+0x208>)
 8016aac:	22d0      	movs	r2, #208	; 0xd0
 8016aae:	497a      	ldr	r1, [pc, #488]	; (8016c98 <udp_input+0x214>)
 8016ab0:	4878      	ldr	r0, [pc, #480]	; (8016c94 <udp_input+0x210>)
 8016ab2:	f004 f939 	bl	801ad28 <iprintf>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 8016ab6:	687b      	ldr	r3, [r7, #4]
 8016ab8:	895b      	ldrh	r3, [r3, #10]
 8016aba:	2b07      	cmp	r3, #7
 8016abc:	d803      	bhi.n	8016ac6 <udp_input+0x42>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 8016abe:	6878      	ldr	r0, [r7, #4]
 8016ac0:	f7f9 fad4 	bl	801006c <pbuf_free>
    goto end;
 8016ac4:	e0de      	b.n	8016c84 <udp_input+0x200>
  }

  udphdr = (struct udp_hdr *)p->payload;
 8016ac6:	687b      	ldr	r3, [r7, #4]
 8016ac8:	685b      	ldr	r3, [r3, #4]
 8016aca:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 8016acc:	4b73      	ldr	r3, [pc, #460]	; (8016c9c <udp_input+0x218>)
 8016ace:	695a      	ldr	r2, [r3, #20]
 8016ad0:	4b72      	ldr	r3, [pc, #456]	; (8016c9c <udp_input+0x218>)
 8016ad2:	681b      	ldr	r3, [r3, #0]
 8016ad4:	4619      	mov	r1, r3
 8016ad6:	4610      	mov	r0, r2
 8016ad8:	f001 ffec 	bl	8018ab4 <ip4_addr_isbroadcast_u32>
 8016adc:	4603      	mov	r3, r0
 8016ade:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 8016ae0:	697b      	ldr	r3, [r7, #20]
 8016ae2:	881b      	ldrh	r3, [r3, #0]
 8016ae4:	b29b      	uxth	r3, r3
 8016ae6:	4618      	mov	r0, r3
 8016ae8:	f7f7 ff90 	bl	800ea0c <lwip_htons>
 8016aec:	4603      	mov	r3, r0
 8016aee:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 8016af0:	697b      	ldr	r3, [r7, #20]
 8016af2:	885b      	ldrh	r3, [r3, #2]
 8016af4:	b29b      	uxth	r3, r3
 8016af6:	4618      	mov	r0, r3
 8016af8:	f7f7 ff88 	bl	800ea0c <lwip_htons>
 8016afc:	4603      	mov	r3, r0
 8016afe:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 8016b00:	2300      	movs	r3, #0
 8016b02:	627b      	str	r3, [r7, #36]	; 0x24
  prev = NULL;
 8016b04:	2300      	movs	r3, #0
 8016b06:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 8016b08:	2300      	movs	r3, #0
 8016b0a:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8016b0c:	4b64      	ldr	r3, [pc, #400]	; (8016ca0 <udp_input+0x21c>)
 8016b0e:	681b      	ldr	r3, [r3, #0]
 8016b10:	627b      	str	r3, [r7, #36]	; 0x24
 8016b12:	e054      	b.n	8016bbe <udp_input+0x13a>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 8016b14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016b16:	8a5b      	ldrh	r3, [r3, #18]
 8016b18:	89fa      	ldrh	r2, [r7, #14]
 8016b1a:	429a      	cmp	r2, r3
 8016b1c:	d14a      	bne.n	8016bb4 <udp_input+0x130>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 8016b1e:	7cfb      	ldrb	r3, [r7, #19]
 8016b20:	461a      	mov	r2, r3
 8016b22:	6839      	ldr	r1, [r7, #0]
 8016b24:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8016b26:	f7ff ff49 	bl	80169bc <udp_input_local_match>
 8016b2a:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 8016b2c:	2b00      	cmp	r3, #0
 8016b2e:	d041      	beq.n	8016bb4 <udp_input+0x130>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 8016b30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016b32:	7c1b      	ldrb	r3, [r3, #16]
 8016b34:	f003 0304 	and.w	r3, r3, #4
 8016b38:	2b00      	cmp	r3, #0
 8016b3a:	d11d      	bne.n	8016b78 <udp_input+0xf4>
        if (uncon_pcb == NULL) {
 8016b3c:	69fb      	ldr	r3, [r7, #28]
 8016b3e:	2b00      	cmp	r3, #0
 8016b40:	d102      	bne.n	8016b48 <udp_input+0xc4>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
 8016b42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016b44:	61fb      	str	r3, [r7, #28]
 8016b46:	e017      	b.n	8016b78 <udp_input+0xf4>
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 8016b48:	7cfb      	ldrb	r3, [r7, #19]
 8016b4a:	2b00      	cmp	r3, #0
 8016b4c:	d014      	beq.n	8016b78 <udp_input+0xf4>
 8016b4e:	4b53      	ldr	r3, [pc, #332]	; (8016c9c <udp_input+0x218>)
 8016b50:	695b      	ldr	r3, [r3, #20]
 8016b52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016b56:	d10f      	bne.n	8016b78 <udp_input+0xf4>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 8016b58:	69fb      	ldr	r3, [r7, #28]
 8016b5a:	681a      	ldr	r2, [r3, #0]
 8016b5c:	683b      	ldr	r3, [r7, #0]
 8016b5e:	3304      	adds	r3, #4
 8016b60:	681b      	ldr	r3, [r3, #0]
 8016b62:	429a      	cmp	r2, r3
 8016b64:	d008      	beq.n	8016b78 <udp_input+0xf4>
            /* uncon_pcb does not match the input netif, check this pcb */
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 8016b66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016b68:	681a      	ldr	r2, [r3, #0]
 8016b6a:	683b      	ldr	r3, [r7, #0]
 8016b6c:	3304      	adds	r3, #4
 8016b6e:	681b      	ldr	r3, [r3, #0]
 8016b70:	429a      	cmp	r2, r3
 8016b72:	d101      	bne.n	8016b78 <udp_input+0xf4>
              /* better match */
              uncon_pcb = pcb;
 8016b74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016b76:	61fb      	str	r3, [r7, #28]
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 8016b78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016b7a:	8a9b      	ldrh	r3, [r3, #20]
 8016b7c:	8a3a      	ldrh	r2, [r7, #16]
 8016b7e:	429a      	cmp	r2, r3
 8016b80:	d118      	bne.n	8016bb4 <udp_input+0x130>
          (ip_addr_isany_val(pcb->remote_ip) ||
 8016b82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016b84:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 8016b86:	2b00      	cmp	r3, #0
 8016b88:	d005      	beq.n	8016b96 <udp_input+0x112>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 8016b8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016b8c:	685a      	ldr	r2, [r3, #4]
 8016b8e:	4b43      	ldr	r3, [pc, #268]	; (8016c9c <udp_input+0x218>)
 8016b90:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 8016b92:	429a      	cmp	r2, r3
 8016b94:	d10e      	bne.n	8016bb4 <udp_input+0x130>
        /* the first fully matching PCB */
        if (prev != NULL) {
 8016b96:	6a3b      	ldr	r3, [r7, #32]
 8016b98:	2b00      	cmp	r3, #0
 8016b9a:	d014      	beq.n	8016bc6 <udp_input+0x142>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 8016b9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016b9e:	68da      	ldr	r2, [r3, #12]
 8016ba0:	6a3b      	ldr	r3, [r7, #32]
 8016ba2:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 8016ba4:	4b3e      	ldr	r3, [pc, #248]	; (8016ca0 <udp_input+0x21c>)
 8016ba6:	681a      	ldr	r2, [r3, #0]
 8016ba8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016baa:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 8016bac:	4a3c      	ldr	r2, [pc, #240]	; (8016ca0 <udp_input+0x21c>)
 8016bae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016bb0:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 8016bb2:	e008      	b.n	8016bc6 <udp_input+0x142>
      }
    }

    prev = pcb;
 8016bb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016bb6:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8016bb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016bba:	68db      	ldr	r3, [r3, #12]
 8016bbc:	627b      	str	r3, [r7, #36]	; 0x24
 8016bbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016bc0:	2b00      	cmp	r3, #0
 8016bc2:	d1a7      	bne.n	8016b14 <udp_input+0x90>
 8016bc4:	e000      	b.n	8016bc8 <udp_input+0x144>
        break;
 8016bc6:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 8016bc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016bca:	2b00      	cmp	r3, #0
 8016bcc:	d101      	bne.n	8016bd2 <udp_input+0x14e>
    pcb = uncon_pcb;
 8016bce:	69fb      	ldr	r3, [r7, #28]
 8016bd0:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 8016bd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016bd4:	2b00      	cmp	r3, #0
 8016bd6:	d002      	beq.n	8016bde <udp_input+0x15a>
    for_us = 1;
 8016bd8:	2301      	movs	r3, #1
 8016bda:	76fb      	strb	r3, [r7, #27]
 8016bdc:	e00a      	b.n	8016bf4 <udp_input+0x170>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 8016bde:	683b      	ldr	r3, [r7, #0]
 8016be0:	3304      	adds	r3, #4
 8016be2:	681a      	ldr	r2, [r3, #0]
 8016be4:	4b2d      	ldr	r3, [pc, #180]	; (8016c9c <udp_input+0x218>)
 8016be6:	695b      	ldr	r3, [r3, #20]
 8016be8:	429a      	cmp	r2, r3
 8016bea:	bf0c      	ite	eq
 8016bec:	2301      	moveq	r3, #1
 8016bee:	2300      	movne	r3, #0
 8016bf0:	b2db      	uxtb	r3, r3
 8016bf2:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 8016bf4:	7efb      	ldrb	r3, [r7, #27]
 8016bf6:	2b00      	cmp	r3, #0
 8016bf8:	d041      	beq.n	8016c7e <udp_input+0x1fa>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 8016bfa:	2108      	movs	r1, #8
 8016bfc:	6878      	ldr	r0, [r7, #4]
 8016bfe:	f7f9 f9af 	bl	800ff60 <pbuf_remove_header>
 8016c02:	4603      	mov	r3, r0
 8016c04:	2b00      	cmp	r3, #0
 8016c06:	d00a      	beq.n	8016c1e <udp_input+0x19a>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 8016c08:	4b20      	ldr	r3, [pc, #128]	; (8016c8c <udp_input+0x208>)
 8016c0a:	f44f 72b8 	mov.w	r2, #368	; 0x170
 8016c0e:	4925      	ldr	r1, [pc, #148]	; (8016ca4 <udp_input+0x220>)
 8016c10:	4820      	ldr	r0, [pc, #128]	; (8016c94 <udp_input+0x210>)
 8016c12:	f004 f889 	bl	801ad28 <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 8016c16:	6878      	ldr	r0, [r7, #4]
 8016c18:	f7f9 fa28 	bl	801006c <pbuf_free>
      goto end;
 8016c1c:	e032      	b.n	8016c84 <udp_input+0x200>
    }

    if (pcb != NULL) {
 8016c1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016c20:	2b00      	cmp	r3, #0
 8016c22:	d012      	beq.n	8016c4a <udp_input+0x1c6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 8016c24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016c26:	699b      	ldr	r3, [r3, #24]
 8016c28:	2b00      	cmp	r3, #0
 8016c2a:	d00a      	beq.n	8016c42 <udp_input+0x1be>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 8016c2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016c2e:	699c      	ldr	r4, [r3, #24]
 8016c30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016c32:	69d8      	ldr	r0, [r3, #28]
 8016c34:	8a3b      	ldrh	r3, [r7, #16]
 8016c36:	9300      	str	r3, [sp, #0]
 8016c38:	4b1b      	ldr	r3, [pc, #108]	; (8016ca8 <udp_input+0x224>)
 8016c3a:	687a      	ldr	r2, [r7, #4]
 8016c3c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8016c3e:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 8016c40:	e021      	b.n	8016c86 <udp_input+0x202>
        pbuf_free(p);
 8016c42:	6878      	ldr	r0, [r7, #4]
 8016c44:	f7f9 fa12 	bl	801006c <pbuf_free>
        goto end;
 8016c48:	e01c      	b.n	8016c84 <udp_input+0x200>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 8016c4a:	7cfb      	ldrb	r3, [r7, #19]
 8016c4c:	2b00      	cmp	r3, #0
 8016c4e:	d112      	bne.n	8016c76 <udp_input+0x1f2>
 8016c50:	4b12      	ldr	r3, [pc, #72]	; (8016c9c <udp_input+0x218>)
 8016c52:	695b      	ldr	r3, [r3, #20]
 8016c54:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8016c58:	2be0      	cmp	r3, #224	; 0xe0
 8016c5a:	d00c      	beq.n	8016c76 <udp_input+0x1f2>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 8016c5c:	4b0f      	ldr	r3, [pc, #60]	; (8016c9c <udp_input+0x218>)
 8016c5e:	899b      	ldrh	r3, [r3, #12]
 8016c60:	3308      	adds	r3, #8
 8016c62:	b29b      	uxth	r3, r3
 8016c64:	b21b      	sxth	r3, r3
 8016c66:	4619      	mov	r1, r3
 8016c68:	6878      	ldr	r0, [r7, #4]
 8016c6a:	f7f9 f9ec 	bl	8010046 <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 8016c6e:	2103      	movs	r1, #3
 8016c70:	6878      	ldr	r0, [r7, #4]
 8016c72:	f001 fc01 	bl	8018478 <icmp_dest_unreach>
      pbuf_free(p);
 8016c76:	6878      	ldr	r0, [r7, #4]
 8016c78:	f7f9 f9f8 	bl	801006c <pbuf_free>
  return;
 8016c7c:	e003      	b.n	8016c86 <udp_input+0x202>
    pbuf_free(p);
 8016c7e:	6878      	ldr	r0, [r7, #4]
 8016c80:	f7f9 f9f4 	bl	801006c <pbuf_free>
  return;
 8016c84:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 8016c86:	372c      	adds	r7, #44	; 0x2c
 8016c88:	46bd      	mov	sp, r7
 8016c8a:	bd90      	pop	{r4, r7, pc}
 8016c8c:	080221a8 	.word	0x080221a8
 8016c90:	0802224c 	.word	0x0802224c
 8016c94:	080221fc 	.word	0x080221fc
 8016c98:	08022264 	.word	0x08022264
 8016c9c:	2000458c 	.word	0x2000458c
 8016ca0:	20007cb8 	.word	0x20007cb8
 8016ca4:	08022280 	.word	0x08022280
 8016ca8:	2000459c 	.word	0x2000459c

08016cac <udp_send>:
 *
 * @see udp_disconnect() udp_sendto()
 */
err_t
udp_send(struct udp_pcb *pcb, struct pbuf *p)
{
 8016cac:	b580      	push	{r7, lr}
 8016cae:	b082      	sub	sp, #8
 8016cb0:	af00      	add	r7, sp, #0
 8016cb2:	6078      	str	r0, [r7, #4]
 8016cb4:	6039      	str	r1, [r7, #0]
  LWIP_ERROR("udp_send: invalid pcb", pcb != NULL, return ERR_ARG);
 8016cb6:	687b      	ldr	r3, [r7, #4]
 8016cb8:	2b00      	cmp	r3, #0
 8016cba:	d109      	bne.n	8016cd0 <udp_send+0x24>
 8016cbc:	4b11      	ldr	r3, [pc, #68]	; (8016d04 <udp_send+0x58>)
 8016cbe:	f240 12d5 	movw	r2, #469	; 0x1d5
 8016cc2:	4911      	ldr	r1, [pc, #68]	; (8016d08 <udp_send+0x5c>)
 8016cc4:	4811      	ldr	r0, [pc, #68]	; (8016d0c <udp_send+0x60>)
 8016cc6:	f004 f82f 	bl	801ad28 <iprintf>
 8016cca:	f06f 030f 	mvn.w	r3, #15
 8016cce:	e015      	b.n	8016cfc <udp_send+0x50>
  LWIP_ERROR("udp_send: invalid pbuf", p != NULL, return ERR_ARG);
 8016cd0:	683b      	ldr	r3, [r7, #0]
 8016cd2:	2b00      	cmp	r3, #0
 8016cd4:	d109      	bne.n	8016cea <udp_send+0x3e>
 8016cd6:	4b0b      	ldr	r3, [pc, #44]	; (8016d04 <udp_send+0x58>)
 8016cd8:	f44f 72eb 	mov.w	r2, #470	; 0x1d6
 8016cdc:	490c      	ldr	r1, [pc, #48]	; (8016d10 <udp_send+0x64>)
 8016cde:	480b      	ldr	r0, [pc, #44]	; (8016d0c <udp_send+0x60>)
 8016ce0:	f004 f822 	bl	801ad28 <iprintf>
 8016ce4:	f06f 030f 	mvn.w	r3, #15
 8016ce8:	e008      	b.n	8016cfc <udp_send+0x50>
  if (IP_IS_ANY_TYPE_VAL(pcb->remote_ip)) {
    return ERR_VAL;
  }

  /* send to the packet using remote ip and port stored in the pcb */
  return udp_sendto(pcb, p, &pcb->remote_ip, pcb->remote_port);
 8016cea:	687b      	ldr	r3, [r7, #4]
 8016cec:	1d1a      	adds	r2, r3, #4
 8016cee:	687b      	ldr	r3, [r7, #4]
 8016cf0:	8a9b      	ldrh	r3, [r3, #20]
 8016cf2:	6839      	ldr	r1, [r7, #0]
 8016cf4:	6878      	ldr	r0, [r7, #4]
 8016cf6:	f000 f80d 	bl	8016d14 <udp_sendto>
 8016cfa:	4603      	mov	r3, r0
}
 8016cfc:	4618      	mov	r0, r3
 8016cfe:	3708      	adds	r7, #8
 8016d00:	46bd      	mov	sp, r7
 8016d02:	bd80      	pop	{r7, pc}
 8016d04:	080221a8 	.word	0x080221a8
 8016d08:	0802229c 	.word	0x0802229c
 8016d0c:	080221fc 	.word	0x080221fc
 8016d10:	080222b4 	.word	0x080222b4

08016d14 <udp_sendto>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto(struct udp_pcb *pcb, struct pbuf *p,
           const ip_addr_t *dst_ip, u16_t dst_port)
{
 8016d14:	b580      	push	{r7, lr}
 8016d16:	b088      	sub	sp, #32
 8016d18:	af02      	add	r7, sp, #8
 8016d1a:	60f8      	str	r0, [r7, #12]
 8016d1c:	60b9      	str	r1, [r7, #8]
 8016d1e:	607a      	str	r2, [r7, #4]
 8016d20:	807b      	strh	r3, [r7, #2]
                  u16_t dst_port, u8_t have_chksum, u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  struct netif *netif;

  LWIP_ERROR("udp_sendto: invalid pcb", pcb != NULL, return ERR_ARG);
 8016d22:	68fb      	ldr	r3, [r7, #12]
 8016d24:	2b00      	cmp	r3, #0
 8016d26:	d109      	bne.n	8016d3c <udp_sendto+0x28>
 8016d28:	4b23      	ldr	r3, [pc, #140]	; (8016db8 <udp_sendto+0xa4>)
 8016d2a:	f44f 7206 	mov.w	r2, #536	; 0x218
 8016d2e:	4923      	ldr	r1, [pc, #140]	; (8016dbc <udp_sendto+0xa8>)
 8016d30:	4823      	ldr	r0, [pc, #140]	; (8016dc0 <udp_sendto+0xac>)
 8016d32:	f003 fff9 	bl	801ad28 <iprintf>
 8016d36:	f06f 030f 	mvn.w	r3, #15
 8016d3a:	e038      	b.n	8016dae <udp_sendto+0x9a>
  LWIP_ERROR("udp_sendto: invalid pbuf", p != NULL, return ERR_ARG);
 8016d3c:	68bb      	ldr	r3, [r7, #8]
 8016d3e:	2b00      	cmp	r3, #0
 8016d40:	d109      	bne.n	8016d56 <udp_sendto+0x42>
 8016d42:	4b1d      	ldr	r3, [pc, #116]	; (8016db8 <udp_sendto+0xa4>)
 8016d44:	f240 2219 	movw	r2, #537	; 0x219
 8016d48:	491e      	ldr	r1, [pc, #120]	; (8016dc4 <udp_sendto+0xb0>)
 8016d4a:	481d      	ldr	r0, [pc, #116]	; (8016dc0 <udp_sendto+0xac>)
 8016d4c:	f003 ffec 	bl	801ad28 <iprintf>
 8016d50:	f06f 030f 	mvn.w	r3, #15
 8016d54:	e02b      	b.n	8016dae <udp_sendto+0x9a>
  LWIP_ERROR("udp_sendto: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 8016d56:	687b      	ldr	r3, [r7, #4]
 8016d58:	2b00      	cmp	r3, #0
 8016d5a:	d109      	bne.n	8016d70 <udp_sendto+0x5c>
 8016d5c:	4b16      	ldr	r3, [pc, #88]	; (8016db8 <udp_sendto+0xa4>)
 8016d5e:	f240 221a 	movw	r2, #538	; 0x21a
 8016d62:	4919      	ldr	r1, [pc, #100]	; (8016dc8 <udp_sendto+0xb4>)
 8016d64:	4816      	ldr	r0, [pc, #88]	; (8016dc0 <udp_sendto+0xac>)
 8016d66:	f003 ffdf 	bl	801ad28 <iprintf>
 8016d6a:	f06f 030f 	mvn.w	r3, #15
 8016d6e:	e01e      	b.n	8016dae <udp_sendto+0x9a>
    return ERR_VAL;
  }

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send\n"));

  if (pcb->netif_idx != NETIF_NO_INDEX) {
 8016d70:	68fb      	ldr	r3, [r7, #12]
 8016d72:	7a1b      	ldrb	r3, [r3, #8]
 8016d74:	2b00      	cmp	r3, #0
 8016d76:	d006      	beq.n	8016d86 <udp_sendto+0x72>
    netif = netif_get_by_index(pcb->netif_idx);
 8016d78:	68fb      	ldr	r3, [r7, #12]
 8016d7a:	7a1b      	ldrb	r3, [r3, #8]
 8016d7c:	4618      	mov	r0, r3
 8016d7e:	f7f8 fdeb 	bl	800f958 <netif_get_by_index>
 8016d82:	6178      	str	r0, [r7, #20]
 8016d84:	e003      	b.n	8016d8e <udp_sendto+0x7a>

    if (netif == NULL)
#endif /* LWIP_MULTICAST_TX_OPTIONS */
    {
      /* find the outgoing network interface for this packet */
      netif = ip_route(&pcb->local_ip, dst_ip);
 8016d86:	6878      	ldr	r0, [r7, #4]
 8016d88:	f001 fc00 	bl	801858c <ip4_route>
 8016d8c:	6178      	str	r0, [r7, #20]
    }
  }

  /* no outgoing network interface could be found? */
  if (netif == NULL) {
 8016d8e:	697b      	ldr	r3, [r7, #20]
 8016d90:	2b00      	cmp	r3, #0
 8016d92:	d102      	bne.n	8016d9a <udp_sendto+0x86>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: No route to "));
    ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, dst_ip);
    LWIP_DEBUGF(UDP_DEBUG, ("\n"));
    UDP_STATS_INC(udp.rterr);
    return ERR_RTE;
 8016d94:	f06f 0303 	mvn.w	r3, #3
 8016d98:	e009      	b.n	8016dae <udp_sendto+0x9a>
  }
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if(pcb, p, dst_ip, dst_port, netif);
 8016d9a:	887a      	ldrh	r2, [r7, #2]
 8016d9c:	697b      	ldr	r3, [r7, #20]
 8016d9e:	9300      	str	r3, [sp, #0]
 8016da0:	4613      	mov	r3, r2
 8016da2:	687a      	ldr	r2, [r7, #4]
 8016da4:	68b9      	ldr	r1, [r7, #8]
 8016da6:	68f8      	ldr	r0, [r7, #12]
 8016da8:	f000 f810 	bl	8016dcc <udp_sendto_if>
 8016dac:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 8016dae:	4618      	mov	r0, r3
 8016db0:	3718      	adds	r7, #24
 8016db2:	46bd      	mov	sp, r7
 8016db4:	bd80      	pop	{r7, pc}
 8016db6:	bf00      	nop
 8016db8:	080221a8 	.word	0x080221a8
 8016dbc:	080222cc 	.word	0x080222cc
 8016dc0:	080221fc 	.word	0x080221fc
 8016dc4:	080222e4 	.word	0x080222e4
 8016dc8:	08022300 	.word	0x08022300

08016dcc <udp_sendto_if>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto_if(struct udp_pcb *pcb, struct pbuf *p,
              const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif)
{
 8016dcc:	b580      	push	{r7, lr}
 8016dce:	b088      	sub	sp, #32
 8016dd0:	af02      	add	r7, sp, #8
 8016dd2:	60f8      	str	r0, [r7, #12]
 8016dd4:	60b9      	str	r1, [r7, #8]
 8016dd6:	607a      	str	r2, [r7, #4]
 8016dd8:	807b      	strh	r3, [r7, #2]
                     u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  const ip_addr_t *src_ip;

  LWIP_ERROR("udp_sendto_if: invalid pcb", pcb != NULL, return ERR_ARG);
 8016dda:	68fb      	ldr	r3, [r7, #12]
 8016ddc:	2b00      	cmp	r3, #0
 8016dde:	d109      	bne.n	8016df4 <udp_sendto_if+0x28>
 8016de0:	4b2e      	ldr	r3, [pc, #184]	; (8016e9c <udp_sendto_if+0xd0>)
 8016de2:	f44f 7220 	mov.w	r2, #640	; 0x280
 8016de6:	492e      	ldr	r1, [pc, #184]	; (8016ea0 <udp_sendto_if+0xd4>)
 8016de8:	482e      	ldr	r0, [pc, #184]	; (8016ea4 <udp_sendto_if+0xd8>)
 8016dea:	f003 ff9d 	bl	801ad28 <iprintf>
 8016dee:	f06f 030f 	mvn.w	r3, #15
 8016df2:	e04f      	b.n	8016e94 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid pbuf", p != NULL, return ERR_ARG);
 8016df4:	68bb      	ldr	r3, [r7, #8]
 8016df6:	2b00      	cmp	r3, #0
 8016df8:	d109      	bne.n	8016e0e <udp_sendto_if+0x42>
 8016dfa:	4b28      	ldr	r3, [pc, #160]	; (8016e9c <udp_sendto_if+0xd0>)
 8016dfc:	f240 2281 	movw	r2, #641	; 0x281
 8016e00:	4929      	ldr	r1, [pc, #164]	; (8016ea8 <udp_sendto_if+0xdc>)
 8016e02:	4828      	ldr	r0, [pc, #160]	; (8016ea4 <udp_sendto_if+0xd8>)
 8016e04:	f003 ff90 	bl	801ad28 <iprintf>
 8016e08:	f06f 030f 	mvn.w	r3, #15
 8016e0c:	e042      	b.n	8016e94 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 8016e0e:	687b      	ldr	r3, [r7, #4]
 8016e10:	2b00      	cmp	r3, #0
 8016e12:	d109      	bne.n	8016e28 <udp_sendto_if+0x5c>
 8016e14:	4b21      	ldr	r3, [pc, #132]	; (8016e9c <udp_sendto_if+0xd0>)
 8016e16:	f240 2282 	movw	r2, #642	; 0x282
 8016e1a:	4924      	ldr	r1, [pc, #144]	; (8016eac <udp_sendto_if+0xe0>)
 8016e1c:	4821      	ldr	r0, [pc, #132]	; (8016ea4 <udp_sendto_if+0xd8>)
 8016e1e:	f003 ff83 	bl	801ad28 <iprintf>
 8016e22:	f06f 030f 	mvn.w	r3, #15
 8016e26:	e035      	b.n	8016e94 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid netif", netif != NULL, return ERR_ARG);
 8016e28:	6a3b      	ldr	r3, [r7, #32]
 8016e2a:	2b00      	cmp	r3, #0
 8016e2c:	d109      	bne.n	8016e42 <udp_sendto_if+0x76>
 8016e2e:	4b1b      	ldr	r3, [pc, #108]	; (8016e9c <udp_sendto_if+0xd0>)
 8016e30:	f240 2283 	movw	r2, #643	; 0x283
 8016e34:	491e      	ldr	r1, [pc, #120]	; (8016eb0 <udp_sendto_if+0xe4>)
 8016e36:	481b      	ldr	r0, [pc, #108]	; (8016ea4 <udp_sendto_if+0xd8>)
 8016e38:	f003 ff76 	bl	801ad28 <iprintf>
 8016e3c:	f06f 030f 	mvn.w	r3, #15
 8016e40:	e028      	b.n	8016e94 <udp_sendto_if+0xc8>
#endif /* LWIP_IPV6 */
#if LWIP_IPV4 && LWIP_IPV6
  else
#endif /* LWIP_IPV4 && LWIP_IPV6 */
#if LWIP_IPV4
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8016e42:	68fb      	ldr	r3, [r7, #12]
 8016e44:	2b00      	cmp	r3, #0
 8016e46:	d009      	beq.n	8016e5c <udp_sendto_if+0x90>
 8016e48:	68fb      	ldr	r3, [r7, #12]
 8016e4a:	681b      	ldr	r3, [r3, #0]
 8016e4c:	2b00      	cmp	r3, #0
 8016e4e:	d005      	beq.n	8016e5c <udp_sendto_if+0x90>
        ip4_addr_ismulticast(ip_2_ip4(&pcb->local_ip))) {
 8016e50:	68fb      	ldr	r3, [r7, #12]
 8016e52:	681b      	ldr	r3, [r3, #0]
 8016e54:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8016e58:	2be0      	cmp	r3, #224	; 0xe0
 8016e5a:	d103      	bne.n	8016e64 <udp_sendto_if+0x98>
      /* if the local_ip is any or multicast
       * use the outgoing network interface IP address as source address */
      src_ip = netif_ip_addr4(netif);
 8016e5c:	6a3b      	ldr	r3, [r7, #32]
 8016e5e:	3304      	adds	r3, #4
 8016e60:	617b      	str	r3, [r7, #20]
 8016e62:	e00b      	b.n	8016e7c <udp_sendto_if+0xb0>
    } else {
      /* check if UDP PCB local IP address is correct
       * this could be an old address if netif->ip_addr has changed */
      if (!ip4_addr_cmp(ip_2_ip4(&(pcb->local_ip)), netif_ip4_addr(netif))) {
 8016e64:	68fb      	ldr	r3, [r7, #12]
 8016e66:	681a      	ldr	r2, [r3, #0]
 8016e68:	6a3b      	ldr	r3, [r7, #32]
 8016e6a:	3304      	adds	r3, #4
 8016e6c:	681b      	ldr	r3, [r3, #0]
 8016e6e:	429a      	cmp	r2, r3
 8016e70:	d002      	beq.n	8016e78 <udp_sendto_if+0xac>
        /* local_ip doesn't match, drop the packet */
        return ERR_RTE;
 8016e72:	f06f 0303 	mvn.w	r3, #3
 8016e76:	e00d      	b.n	8016e94 <udp_sendto_if+0xc8>
      }
      /* use UDP PCB local IP address as source address */
      src_ip = &pcb->local_ip;
 8016e78:	68fb      	ldr	r3, [r7, #12]
 8016e7a:	617b      	str	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_src_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum, src_ip);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if_src(pcb, p, dst_ip, dst_port, netif, src_ip);
 8016e7c:	887a      	ldrh	r2, [r7, #2]
 8016e7e:	697b      	ldr	r3, [r7, #20]
 8016e80:	9301      	str	r3, [sp, #4]
 8016e82:	6a3b      	ldr	r3, [r7, #32]
 8016e84:	9300      	str	r3, [sp, #0]
 8016e86:	4613      	mov	r3, r2
 8016e88:	687a      	ldr	r2, [r7, #4]
 8016e8a:	68b9      	ldr	r1, [r7, #8]
 8016e8c:	68f8      	ldr	r0, [r7, #12]
 8016e8e:	f000 f811 	bl	8016eb4 <udp_sendto_if_src>
 8016e92:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 8016e94:	4618      	mov	r0, r3
 8016e96:	3718      	adds	r7, #24
 8016e98:	46bd      	mov	sp, r7
 8016e9a:	bd80      	pop	{r7, pc}
 8016e9c:	080221a8 	.word	0x080221a8
 8016ea0:	0802231c 	.word	0x0802231c
 8016ea4:	080221fc 	.word	0x080221fc
 8016ea8:	08022338 	.word	0x08022338
 8016eac:	08022354 	.word	0x08022354
 8016eb0:	08022374 	.word	0x08022374

08016eb4 <udp_sendto_if_src>:
/** @ingroup udp_raw
 * Same as @ref udp_sendto_if, but with source address */
err_t
udp_sendto_if_src(struct udp_pcb *pcb, struct pbuf *p,
                  const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif, const ip_addr_t *src_ip)
{
 8016eb4:	b580      	push	{r7, lr}
 8016eb6:	b08c      	sub	sp, #48	; 0x30
 8016eb8:	af04      	add	r7, sp, #16
 8016eba:	60f8      	str	r0, [r7, #12]
 8016ebc:	60b9      	str	r1, [r7, #8]
 8016ebe:	607a      	str	r2, [r7, #4]
 8016ec0:	807b      	strh	r3, [r7, #2]
  u8_t ip_proto;
  u8_t ttl;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_sendto_if_src: invalid pcb", pcb != NULL, return ERR_ARG);
 8016ec2:	68fb      	ldr	r3, [r7, #12]
 8016ec4:	2b00      	cmp	r3, #0
 8016ec6:	d109      	bne.n	8016edc <udp_sendto_if_src+0x28>
 8016ec8:	4b65      	ldr	r3, [pc, #404]	; (8017060 <udp_sendto_if_src+0x1ac>)
 8016eca:	f240 22d1 	movw	r2, #721	; 0x2d1
 8016ece:	4965      	ldr	r1, [pc, #404]	; (8017064 <udp_sendto_if_src+0x1b0>)
 8016ed0:	4865      	ldr	r0, [pc, #404]	; (8017068 <udp_sendto_if_src+0x1b4>)
 8016ed2:	f003 ff29 	bl	801ad28 <iprintf>
 8016ed6:	f06f 030f 	mvn.w	r3, #15
 8016eda:	e0bc      	b.n	8017056 <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid pbuf", p != NULL, return ERR_ARG);
 8016edc:	68bb      	ldr	r3, [r7, #8]
 8016ede:	2b00      	cmp	r3, #0
 8016ee0:	d109      	bne.n	8016ef6 <udp_sendto_if_src+0x42>
 8016ee2:	4b5f      	ldr	r3, [pc, #380]	; (8017060 <udp_sendto_if_src+0x1ac>)
 8016ee4:	f240 22d2 	movw	r2, #722	; 0x2d2
 8016ee8:	4960      	ldr	r1, [pc, #384]	; (801706c <udp_sendto_if_src+0x1b8>)
 8016eea:	485f      	ldr	r0, [pc, #380]	; (8017068 <udp_sendto_if_src+0x1b4>)
 8016eec:	f003 ff1c 	bl	801ad28 <iprintf>
 8016ef0:	f06f 030f 	mvn.w	r3, #15
 8016ef4:	e0af      	b.n	8017056 <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 8016ef6:	687b      	ldr	r3, [r7, #4]
 8016ef8:	2b00      	cmp	r3, #0
 8016efa:	d109      	bne.n	8016f10 <udp_sendto_if_src+0x5c>
 8016efc:	4b58      	ldr	r3, [pc, #352]	; (8017060 <udp_sendto_if_src+0x1ac>)
 8016efe:	f240 22d3 	movw	r2, #723	; 0x2d3
 8016f02:	495b      	ldr	r1, [pc, #364]	; (8017070 <udp_sendto_if_src+0x1bc>)
 8016f04:	4858      	ldr	r0, [pc, #352]	; (8017068 <udp_sendto_if_src+0x1b4>)
 8016f06:	f003 ff0f 	bl	801ad28 <iprintf>
 8016f0a:	f06f 030f 	mvn.w	r3, #15
 8016f0e:	e0a2      	b.n	8017056 <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid src_ip", src_ip != NULL, return ERR_ARG);
 8016f10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016f12:	2b00      	cmp	r3, #0
 8016f14:	d109      	bne.n	8016f2a <udp_sendto_if_src+0x76>
 8016f16:	4b52      	ldr	r3, [pc, #328]	; (8017060 <udp_sendto_if_src+0x1ac>)
 8016f18:	f44f 7235 	mov.w	r2, #724	; 0x2d4
 8016f1c:	4955      	ldr	r1, [pc, #340]	; (8017074 <udp_sendto_if_src+0x1c0>)
 8016f1e:	4852      	ldr	r0, [pc, #328]	; (8017068 <udp_sendto_if_src+0x1b4>)
 8016f20:	f003 ff02 	bl	801ad28 <iprintf>
 8016f24:	f06f 030f 	mvn.w	r3, #15
 8016f28:	e095      	b.n	8017056 <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid netif", netif != NULL, return ERR_ARG);
 8016f2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016f2c:	2b00      	cmp	r3, #0
 8016f2e:	d109      	bne.n	8016f44 <udp_sendto_if_src+0x90>
 8016f30:	4b4b      	ldr	r3, [pc, #300]	; (8017060 <udp_sendto_if_src+0x1ac>)
 8016f32:	f240 22d5 	movw	r2, #725	; 0x2d5
 8016f36:	4950      	ldr	r1, [pc, #320]	; (8017078 <udp_sendto_if_src+0x1c4>)
 8016f38:	484b      	ldr	r0, [pc, #300]	; (8017068 <udp_sendto_if_src+0x1b4>)
 8016f3a:	f003 fef5 	bl	801ad28 <iprintf>
 8016f3e:	f06f 030f 	mvn.w	r3, #15
 8016f42:	e088      	b.n	8017056 <udp_sendto_if_src+0x1a2>
    return ERR_VAL;
  }
#endif /* LWIP_IPV4 && IP_SOF_BROADCAST */

  /* if the PCB is not yet bound to a port, bind it here */
  if (pcb->local_port == 0) {
 8016f44:	68fb      	ldr	r3, [r7, #12]
 8016f46:	8a5b      	ldrh	r3, [r3, #18]
 8016f48:	2b00      	cmp	r3, #0
 8016f4a:	d10f      	bne.n	8016f6c <udp_sendto_if_src+0xb8>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send: not yet bound to a port, binding now\n"));
    err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 8016f4c:	68f9      	ldr	r1, [r7, #12]
 8016f4e:	68fb      	ldr	r3, [r7, #12]
 8016f50:	8a5b      	ldrh	r3, [r3, #18]
 8016f52:	461a      	mov	r2, r3
 8016f54:	68f8      	ldr	r0, [r7, #12]
 8016f56:	f000 f893 	bl	8017080 <udp_bind>
 8016f5a:	4603      	mov	r3, r0
 8016f5c:	76fb      	strb	r3, [r7, #27]
    if (err != ERR_OK) {
 8016f5e:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8016f62:	2b00      	cmp	r3, #0
 8016f64:	d002      	beq.n	8016f6c <udp_sendto_if_src+0xb8>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: forced port bind failed\n"));
      return err;
 8016f66:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8016f6a:	e074      	b.n	8017056 <udp_sendto_if_src+0x1a2>
    }
  }

  /* packet too large to add a UDP header without causing an overflow? */
  if ((u16_t)(p->tot_len + UDP_HLEN) < p->tot_len) {
 8016f6c:	68bb      	ldr	r3, [r7, #8]
 8016f6e:	891b      	ldrh	r3, [r3, #8]
 8016f70:	f64f 72f7 	movw	r2, #65527	; 0xfff7
 8016f74:	4293      	cmp	r3, r2
 8016f76:	d902      	bls.n	8016f7e <udp_sendto_if_src+0xca>
    return ERR_MEM;
 8016f78:	f04f 33ff 	mov.w	r3, #4294967295
 8016f7c:	e06b      	b.n	8017056 <udp_sendto_if_src+0x1a2>
  }
  /* not enough space to add an UDP header to first pbuf in given p chain? */
  if (pbuf_add_header(p, UDP_HLEN)) {
 8016f7e:	2108      	movs	r1, #8
 8016f80:	68b8      	ldr	r0, [r7, #8]
 8016f82:	f7f8 ffdd 	bl	800ff40 <pbuf_add_header>
 8016f86:	4603      	mov	r3, r0
 8016f88:	2b00      	cmp	r3, #0
 8016f8a:	d015      	beq.n	8016fb8 <udp_sendto_if_src+0x104>
    /* allocate header in a separate new pbuf */
    q = pbuf_alloc(PBUF_IP, UDP_HLEN, PBUF_RAM);
 8016f8c:	f44f 7220 	mov.w	r2, #640	; 0x280
 8016f90:	2108      	movs	r1, #8
 8016f92:	2022      	movs	r0, #34	; 0x22
 8016f94:	f7f8 fd8a 	bl	800faac <pbuf_alloc>
 8016f98:	61f8      	str	r0, [r7, #28]
    /* new header pbuf could not be allocated? */
    if (q == NULL) {
 8016f9a:	69fb      	ldr	r3, [r7, #28]
 8016f9c:	2b00      	cmp	r3, #0
 8016f9e:	d102      	bne.n	8016fa6 <udp_sendto_if_src+0xf2>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: could not allocate header\n"));
      return ERR_MEM;
 8016fa0:	f04f 33ff 	mov.w	r3, #4294967295
 8016fa4:	e057      	b.n	8017056 <udp_sendto_if_src+0x1a2>
    }
    if (p->tot_len != 0) {
 8016fa6:	68bb      	ldr	r3, [r7, #8]
 8016fa8:	891b      	ldrh	r3, [r3, #8]
 8016faa:	2b00      	cmp	r3, #0
 8016fac:	d006      	beq.n	8016fbc <udp_sendto_if_src+0x108>
      /* chain header q in front of given pbuf p (only if p contains data) */
      pbuf_chain(q, p);
 8016fae:	68b9      	ldr	r1, [r7, #8]
 8016fb0:	69f8      	ldr	r0, [r7, #28]
 8016fb2:	f7f9 f97f 	bl	80102b4 <pbuf_chain>
 8016fb6:	e001      	b.n	8016fbc <udp_sendto_if_src+0x108>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_send: added header pbuf %p before given pbuf %p\n", (void *)q, (void *)p));
  } else {
    /* adding space for header within p succeeded */
    /* first pbuf q equals given pbuf */
    q = p;
 8016fb8:	68bb      	ldr	r3, [r7, #8]
 8016fba:	61fb      	str	r3, [r7, #28]
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: added header in given pbuf %p\n", (void *)p));
  }
  LWIP_ASSERT("check that first pbuf can hold struct udp_hdr",
 8016fbc:	69fb      	ldr	r3, [r7, #28]
 8016fbe:	895b      	ldrh	r3, [r3, #10]
 8016fc0:	2b07      	cmp	r3, #7
 8016fc2:	d806      	bhi.n	8016fd2 <udp_sendto_if_src+0x11e>
 8016fc4:	4b26      	ldr	r3, [pc, #152]	; (8017060 <udp_sendto_if_src+0x1ac>)
 8016fc6:	f240 320e 	movw	r2, #782	; 0x30e
 8016fca:	492c      	ldr	r1, [pc, #176]	; (801707c <udp_sendto_if_src+0x1c8>)
 8016fcc:	4826      	ldr	r0, [pc, #152]	; (8017068 <udp_sendto_if_src+0x1b4>)
 8016fce:	f003 feab 	bl	801ad28 <iprintf>
              (q->len >= sizeof(struct udp_hdr)));
  /* q now represents the packet to be sent */
  udphdr = (struct udp_hdr *)q->payload;
 8016fd2:	69fb      	ldr	r3, [r7, #28]
 8016fd4:	685b      	ldr	r3, [r3, #4]
 8016fd6:	617b      	str	r3, [r7, #20]
  udphdr->src = lwip_htons(pcb->local_port);
 8016fd8:	68fb      	ldr	r3, [r7, #12]
 8016fda:	8a5b      	ldrh	r3, [r3, #18]
 8016fdc:	4618      	mov	r0, r3
 8016fde:	f7f7 fd15 	bl	800ea0c <lwip_htons>
 8016fe2:	4603      	mov	r3, r0
 8016fe4:	461a      	mov	r2, r3
 8016fe6:	697b      	ldr	r3, [r7, #20]
 8016fe8:	801a      	strh	r2, [r3, #0]
  udphdr->dest = lwip_htons(dst_port);
 8016fea:	887b      	ldrh	r3, [r7, #2]
 8016fec:	4618      	mov	r0, r3
 8016fee:	f7f7 fd0d 	bl	800ea0c <lwip_htons>
 8016ff2:	4603      	mov	r3, r0
 8016ff4:	461a      	mov	r2, r3
 8016ff6:	697b      	ldr	r3, [r7, #20]
 8016ff8:	805a      	strh	r2, [r3, #2]
  /* in UDP, 0 checksum means 'no checksum' */
  udphdr->chksum = 0x0000;
 8016ffa:	697b      	ldr	r3, [r7, #20]
 8016ffc:	2200      	movs	r2, #0
 8016ffe:	719a      	strb	r2, [r3, #6]
 8017000:	2200      	movs	r2, #0
 8017002:	71da      	strb	r2, [r3, #7]
    ip_proto = IP_PROTO_UDPLITE;
  } else
#endif /* LWIP_UDPLITE */
  {      /* UDP */
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP packet length %"U16_F"\n", q->tot_len));
    udphdr->len = lwip_htons(q->tot_len);
 8017004:	69fb      	ldr	r3, [r7, #28]
 8017006:	891b      	ldrh	r3, [r3, #8]
 8017008:	4618      	mov	r0, r3
 801700a:	f7f7 fcff 	bl	800ea0c <lwip_htons>
 801700e:	4603      	mov	r3, r0
 8017010:	461a      	mov	r2, r3
 8017012:	697b      	ldr	r3, [r7, #20]
 8017014:	809a      	strh	r2, [r3, #4]
        }
        udphdr->chksum = udpchksum;
      }
    }
#endif /* CHECKSUM_GEN_UDP */
    ip_proto = IP_PROTO_UDP;
 8017016:	2311      	movs	r3, #17
 8017018:	74fb      	strb	r3, [r7, #19]

  /* Determine TTL to use */
#if LWIP_MULTICAST_TX_OPTIONS
  ttl = (ip_addr_ismulticast(dst_ip) ? udp_get_multicast_ttl(pcb) : pcb->ttl);
#else /* LWIP_MULTICAST_TX_OPTIONS */
  ttl = pcb->ttl;
 801701a:	68fb      	ldr	r3, [r7, #12]
 801701c:	7adb      	ldrb	r3, [r3, #11]
 801701e:	74bb      	strb	r3, [r7, #18]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP checksum 0x%04"X16_F"\n", udphdr->chksum));
  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: ip_output_if (,,,,0x%02"X16_F",)\n", (u16_t)ip_proto));
  /* output to IP */
  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 8017020:	68fb      	ldr	r3, [r7, #12]
 8017022:	7a9b      	ldrb	r3, [r3, #10]
 8017024:	7cb9      	ldrb	r1, [r7, #18]
 8017026:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8017028:	9202      	str	r2, [sp, #8]
 801702a:	7cfa      	ldrb	r2, [r7, #19]
 801702c:	9201      	str	r2, [sp, #4]
 801702e:	9300      	str	r3, [sp, #0]
 8017030:	460b      	mov	r3, r1
 8017032:	687a      	ldr	r2, [r7, #4]
 8017034:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8017036:	69f8      	ldr	r0, [r7, #28]
 8017038:	f001 fc8e 	bl	8018958 <ip4_output_if_src>
 801703c:	4603      	mov	r3, r0
 801703e:	76fb      	strb	r3, [r7, #27]

  /* @todo: must this be increased even if error occurred? */
  MIB2_STATS_INC(mib2.udpoutdatagrams);

  /* did we chain a separate header pbuf earlier? */
  if (q != p) {
 8017040:	69fa      	ldr	r2, [r7, #28]
 8017042:	68bb      	ldr	r3, [r7, #8]
 8017044:	429a      	cmp	r2, r3
 8017046:	d004      	beq.n	8017052 <udp_sendto_if_src+0x19e>
    /* free the header pbuf */
    pbuf_free(q);
 8017048:	69f8      	ldr	r0, [r7, #28]
 801704a:	f7f9 f80f 	bl	801006c <pbuf_free>
    q = NULL;
 801704e:	2300      	movs	r3, #0
 8017050:	61fb      	str	r3, [r7, #28]
    /* p is still referenced by the caller, and will live on */
  }

  UDP_STATS_INC(udp.xmit);
  return err;
 8017052:	f997 301b 	ldrsb.w	r3, [r7, #27]
}
 8017056:	4618      	mov	r0, r3
 8017058:	3720      	adds	r7, #32
 801705a:	46bd      	mov	sp, r7
 801705c:	bd80      	pop	{r7, pc}
 801705e:	bf00      	nop
 8017060:	080221a8 	.word	0x080221a8
 8017064:	08022394 	.word	0x08022394
 8017068:	080221fc 	.word	0x080221fc
 801706c:	080223b4 	.word	0x080223b4
 8017070:	080223d4 	.word	0x080223d4
 8017074:	080223f8 	.word	0x080223f8
 8017078:	0802241c 	.word	0x0802241c
 801707c:	08022440 	.word	0x08022440

08017080 <udp_bind>:
 *
 * @see udp_disconnect()
 */
err_t
udp_bind(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 8017080:	b580      	push	{r7, lr}
 8017082:	b086      	sub	sp, #24
 8017084:	af00      	add	r7, sp, #0
 8017086:	60f8      	str	r0, [r7, #12]
 8017088:	60b9      	str	r1, [r7, #8]
 801708a:	4613      	mov	r3, r2
 801708c:	80fb      	strh	r3, [r7, #6]

  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 801708e:	68bb      	ldr	r3, [r7, #8]
 8017090:	2b00      	cmp	r3, #0
 8017092:	d101      	bne.n	8017098 <udp_bind+0x18>
    ipaddr = IP4_ADDR_ANY;
 8017094:	4b39      	ldr	r3, [pc, #228]	; (801717c <udp_bind+0xfc>)
 8017096:	60bb      	str	r3, [r7, #8]
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("udp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("udp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 8017098:	68fb      	ldr	r3, [r7, #12]
 801709a:	2b00      	cmp	r3, #0
 801709c:	d109      	bne.n	80170b2 <udp_bind+0x32>
 801709e:	4b38      	ldr	r3, [pc, #224]	; (8017180 <udp_bind+0x100>)
 80170a0:	f240 32b7 	movw	r2, #951	; 0x3b7
 80170a4:	4937      	ldr	r1, [pc, #220]	; (8017184 <udp_bind+0x104>)
 80170a6:	4838      	ldr	r0, [pc, #224]	; (8017188 <udp_bind+0x108>)
 80170a8:	f003 fe3e 	bl	801ad28 <iprintf>
 80170ac:	f06f 030f 	mvn.w	r3, #15
 80170b0:	e060      	b.n	8017174 <udp_bind+0xf4>

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_bind(ipaddr = "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE, ipaddr);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, (", port = %"U16_F")\n", port));

  rebind = 0;
 80170b2:	2300      	movs	r3, #0
 80170b4:	74fb      	strb	r3, [r7, #19]
  /* Check for double bind and rebind of the same pcb */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 80170b6:	4b35      	ldr	r3, [pc, #212]	; (801718c <udp_bind+0x10c>)
 80170b8:	681b      	ldr	r3, [r3, #0]
 80170ba:	617b      	str	r3, [r7, #20]
 80170bc:	e009      	b.n	80170d2 <udp_bind+0x52>
    /* is this UDP PCB already on active list? */
    if (pcb == ipcb) {
 80170be:	68fa      	ldr	r2, [r7, #12]
 80170c0:	697b      	ldr	r3, [r7, #20]
 80170c2:	429a      	cmp	r2, r3
 80170c4:	d102      	bne.n	80170cc <udp_bind+0x4c>
      rebind = 1;
 80170c6:	2301      	movs	r3, #1
 80170c8:	74fb      	strb	r3, [r7, #19]
      break;
 80170ca:	e005      	b.n	80170d8 <udp_bind+0x58>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 80170cc:	697b      	ldr	r3, [r7, #20]
 80170ce:	68db      	ldr	r3, [r3, #12]
 80170d0:	617b      	str	r3, [r7, #20]
 80170d2:	697b      	ldr	r3, [r7, #20]
 80170d4:	2b00      	cmp	r3, #0
 80170d6:	d1f2      	bne.n	80170be <udp_bind+0x3e>
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  /* no port specified? */
  if (port == 0) {
 80170d8:	88fb      	ldrh	r3, [r7, #6]
 80170da:	2b00      	cmp	r3, #0
 80170dc:	d109      	bne.n	80170f2 <udp_bind+0x72>
    port = udp_new_port();
 80170de:	f7ff fc35 	bl	801694c <udp_new_port>
 80170e2:	4603      	mov	r3, r0
 80170e4:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 80170e6:	88fb      	ldrh	r3, [r7, #6]
 80170e8:	2b00      	cmp	r3, #0
 80170ea:	d12c      	bne.n	8017146 <udp_bind+0xc6>
      /* no more ports available in local range */
      LWIP_DEBUGF(UDP_DEBUG, ("udp_bind: out of free UDP ports\n"));
      return ERR_USE;
 80170ec:	f06f 0307 	mvn.w	r3, #7
 80170f0:	e040      	b.n	8017174 <udp_bind+0xf4>
    }
  } else {
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 80170f2:	4b26      	ldr	r3, [pc, #152]	; (801718c <udp_bind+0x10c>)
 80170f4:	681b      	ldr	r3, [r3, #0]
 80170f6:	617b      	str	r3, [r7, #20]
 80170f8:	e022      	b.n	8017140 <udp_bind+0xc0>
      if (pcb != ipcb) {
 80170fa:	68fa      	ldr	r2, [r7, #12]
 80170fc:	697b      	ldr	r3, [r7, #20]
 80170fe:	429a      	cmp	r2, r3
 8017100:	d01b      	beq.n	801713a <udp_bind+0xba>
        if (!ip_get_option(pcb, SOF_REUSEADDR) ||
            !ip_get_option(ipcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
        {
          /* port matches that of PCB in list and REUSEADDR not set -> reject */
          if ((ipcb->local_port == port) &&
 8017102:	697b      	ldr	r3, [r7, #20]
 8017104:	8a5b      	ldrh	r3, [r3, #18]
 8017106:	88fa      	ldrh	r2, [r7, #6]
 8017108:	429a      	cmp	r2, r3
 801710a:	d116      	bne.n	801713a <udp_bind+0xba>
              /* IP address matches or any IP used? */
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 801710c:	697b      	ldr	r3, [r7, #20]
 801710e:	681a      	ldr	r2, [r3, #0]
 8017110:	68bb      	ldr	r3, [r7, #8]
 8017112:	681b      	ldr	r3, [r3, #0]
          if ((ipcb->local_port == port) &&
 8017114:	429a      	cmp	r2, r3
 8017116:	d00d      	beq.n	8017134 <udp_bind+0xb4>
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 8017118:	68bb      	ldr	r3, [r7, #8]
 801711a:	2b00      	cmp	r3, #0
 801711c:	d00a      	beq.n	8017134 <udp_bind+0xb4>
 801711e:	68bb      	ldr	r3, [r7, #8]
 8017120:	681b      	ldr	r3, [r3, #0]
 8017122:	2b00      	cmp	r3, #0
 8017124:	d006      	beq.n	8017134 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 8017126:	697b      	ldr	r3, [r7, #20]
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 8017128:	2b00      	cmp	r3, #0
 801712a:	d003      	beq.n	8017134 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 801712c:	697b      	ldr	r3, [r7, #20]
 801712e:	681b      	ldr	r3, [r3, #0]
 8017130:	2b00      	cmp	r3, #0
 8017132:	d102      	bne.n	801713a <udp_bind+0xba>
            /* other PCB already binds to this local IP and port */
            LWIP_DEBUGF(UDP_DEBUG,
                        ("udp_bind: local port %"U16_F" already bound by another pcb\n", port));
            return ERR_USE;
 8017134:	f06f 0307 	mvn.w	r3, #7
 8017138:	e01c      	b.n	8017174 <udp_bind+0xf4>
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801713a:	697b      	ldr	r3, [r7, #20]
 801713c:	68db      	ldr	r3, [r3, #12]
 801713e:	617b      	str	r3, [r7, #20]
 8017140:	697b      	ldr	r3, [r7, #20]
 8017142:	2b00      	cmp	r3, #0
 8017144:	d1d9      	bne.n	80170fa <udp_bind+0x7a>
        }
      }
    }
  }

  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 8017146:	68bb      	ldr	r3, [r7, #8]
 8017148:	2b00      	cmp	r3, #0
 801714a:	d002      	beq.n	8017152 <udp_bind+0xd2>
 801714c:	68bb      	ldr	r3, [r7, #8]
 801714e:	681b      	ldr	r3, [r3, #0]
 8017150:	e000      	b.n	8017154 <udp_bind+0xd4>
 8017152:	2300      	movs	r3, #0
 8017154:	68fa      	ldr	r2, [r7, #12]
 8017156:	6013      	str	r3, [r2, #0]

  pcb->local_port = port;
 8017158:	68fb      	ldr	r3, [r7, #12]
 801715a:	88fa      	ldrh	r2, [r7, #6]
 801715c:	825a      	strh	r2, [r3, #18]
  mib2_udp_bind(pcb);
  /* pcb not active yet? */
  if (rebind == 0) {
 801715e:	7cfb      	ldrb	r3, [r7, #19]
 8017160:	2b00      	cmp	r3, #0
 8017162:	d106      	bne.n	8017172 <udp_bind+0xf2>
    /* place the PCB on the active list if not already there */
    pcb->next = udp_pcbs;
 8017164:	4b09      	ldr	r3, [pc, #36]	; (801718c <udp_bind+0x10c>)
 8017166:	681a      	ldr	r2, [r3, #0]
 8017168:	68fb      	ldr	r3, [r7, #12]
 801716a:	60da      	str	r2, [r3, #12]
    udp_pcbs = pcb;
 801716c:	4a07      	ldr	r2, [pc, #28]	; (801718c <udp_bind+0x10c>)
 801716e:	68fb      	ldr	r3, [r7, #12]
 8017170:	6013      	str	r3, [r2, #0]
  }
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("udp_bind: bound to "));
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, pcb->local_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->local_port));
  return ERR_OK;
 8017172:	2300      	movs	r3, #0
}
 8017174:	4618      	mov	r0, r3
 8017176:	3718      	adds	r7, #24
 8017178:	46bd      	mov	sp, r7
 801717a:	bd80      	pop	{r7, pc}
 801717c:	080244fc 	.word	0x080244fc
 8017180:	080221a8 	.word	0x080221a8
 8017184:	08022470 	.word	0x08022470
 8017188:	080221fc 	.word	0x080221fc
 801718c:	20007cb8 	.word	0x20007cb8

08017190 <udp_connect>:
 *
 * @see udp_disconnect()
 */
err_t
udp_connect(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 8017190:	b580      	push	{r7, lr}
 8017192:	b086      	sub	sp, #24
 8017194:	af00      	add	r7, sp, #0
 8017196:	60f8      	str	r0, [r7, #12]
 8017198:	60b9      	str	r1, [r7, #8]
 801719a:	4613      	mov	r3, r2
 801719c:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *ipcb;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_connect: invalid pcb", pcb != NULL, return ERR_ARG);
 801719e:	68fb      	ldr	r3, [r7, #12]
 80171a0:	2b00      	cmp	r3, #0
 80171a2:	d109      	bne.n	80171b8 <udp_connect+0x28>
 80171a4:	4b2c      	ldr	r3, [pc, #176]	; (8017258 <udp_connect+0xc8>)
 80171a6:	f240 4235 	movw	r2, #1077	; 0x435
 80171aa:	492c      	ldr	r1, [pc, #176]	; (801725c <udp_connect+0xcc>)
 80171ac:	482c      	ldr	r0, [pc, #176]	; (8017260 <udp_connect+0xd0>)
 80171ae:	f003 fdbb 	bl	801ad28 <iprintf>
 80171b2:	f06f 030f 	mvn.w	r3, #15
 80171b6:	e04b      	b.n	8017250 <udp_connect+0xc0>
  LWIP_ERROR("udp_connect: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
 80171b8:	68bb      	ldr	r3, [r7, #8]
 80171ba:	2b00      	cmp	r3, #0
 80171bc:	d109      	bne.n	80171d2 <udp_connect+0x42>
 80171be:	4b26      	ldr	r3, [pc, #152]	; (8017258 <udp_connect+0xc8>)
 80171c0:	f240 4236 	movw	r2, #1078	; 0x436
 80171c4:	4927      	ldr	r1, [pc, #156]	; (8017264 <udp_connect+0xd4>)
 80171c6:	4826      	ldr	r0, [pc, #152]	; (8017260 <udp_connect+0xd0>)
 80171c8:	f003 fdae 	bl	801ad28 <iprintf>
 80171cc:	f06f 030f 	mvn.w	r3, #15
 80171d0:	e03e      	b.n	8017250 <udp_connect+0xc0>

  if (pcb->local_port == 0) {
 80171d2:	68fb      	ldr	r3, [r7, #12]
 80171d4:	8a5b      	ldrh	r3, [r3, #18]
 80171d6:	2b00      	cmp	r3, #0
 80171d8:	d10f      	bne.n	80171fa <udp_connect+0x6a>
    err_t err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 80171da:	68f9      	ldr	r1, [r7, #12]
 80171dc:	68fb      	ldr	r3, [r7, #12]
 80171de:	8a5b      	ldrh	r3, [r3, #18]
 80171e0:	461a      	mov	r2, r3
 80171e2:	68f8      	ldr	r0, [r7, #12]
 80171e4:	f7ff ff4c 	bl	8017080 <udp_bind>
 80171e8:	4603      	mov	r3, r0
 80171ea:	74fb      	strb	r3, [r7, #19]
    if (err != ERR_OK) {
 80171ec:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80171f0:	2b00      	cmp	r3, #0
 80171f2:	d002      	beq.n	80171fa <udp_connect+0x6a>
      return err;
 80171f4:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80171f8:	e02a      	b.n	8017250 <udp_connect+0xc0>
    }
  }

  ip_addr_set_ipaddr(&pcb->remote_ip, ipaddr);
 80171fa:	68bb      	ldr	r3, [r7, #8]
 80171fc:	2b00      	cmp	r3, #0
 80171fe:	d002      	beq.n	8017206 <udp_connect+0x76>
 8017200:	68bb      	ldr	r3, [r7, #8]
 8017202:	681b      	ldr	r3, [r3, #0]
 8017204:	e000      	b.n	8017208 <udp_connect+0x78>
 8017206:	2300      	movs	r3, #0
 8017208:	68fa      	ldr	r2, [r7, #12]
 801720a:	6053      	str	r3, [r2, #4]
      ip6_addr_lacks_zone(ip_2_ip6(&pcb->remote_ip), IP6_UNKNOWN)) {
    ip6_addr_select_zone(ip_2_ip6(&pcb->remote_ip), ip_2_ip6(&pcb->local_ip));
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  pcb->remote_port = port;
 801720c:	68fb      	ldr	r3, [r7, #12]
 801720e:	88fa      	ldrh	r2, [r7, #6]
 8017210:	829a      	strh	r2, [r3, #20]
  pcb->flags |= UDP_FLAGS_CONNECTED;
 8017212:	68fb      	ldr	r3, [r7, #12]
 8017214:	7c1b      	ldrb	r3, [r3, #16]
 8017216:	f043 0304 	orr.w	r3, r3, #4
 801721a:	b2da      	uxtb	r2, r3
 801721c:	68fb      	ldr	r3, [r7, #12]
 801721e:	741a      	strb	r2, [r3, #16]
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE,
                          pcb->remote_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->remote_port));

  /* Insert UDP PCB into the list of active UDP PCBs. */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8017220:	4b11      	ldr	r3, [pc, #68]	; (8017268 <udp_connect+0xd8>)
 8017222:	681b      	ldr	r3, [r3, #0]
 8017224:	617b      	str	r3, [r7, #20]
 8017226:	e008      	b.n	801723a <udp_connect+0xaa>
    if (pcb == ipcb) {
 8017228:	68fa      	ldr	r2, [r7, #12]
 801722a:	697b      	ldr	r3, [r7, #20]
 801722c:	429a      	cmp	r2, r3
 801722e:	d101      	bne.n	8017234 <udp_connect+0xa4>
      /* already on the list, just return */
      return ERR_OK;
 8017230:	2300      	movs	r3, #0
 8017232:	e00d      	b.n	8017250 <udp_connect+0xc0>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8017234:	697b      	ldr	r3, [r7, #20]
 8017236:	68db      	ldr	r3, [r3, #12]
 8017238:	617b      	str	r3, [r7, #20]
 801723a:	697b      	ldr	r3, [r7, #20]
 801723c:	2b00      	cmp	r3, #0
 801723e:	d1f3      	bne.n	8017228 <udp_connect+0x98>
    }
  }
  /* PCB not yet on the list, add PCB now */
  pcb->next = udp_pcbs;
 8017240:	4b09      	ldr	r3, [pc, #36]	; (8017268 <udp_connect+0xd8>)
 8017242:	681a      	ldr	r2, [r3, #0]
 8017244:	68fb      	ldr	r3, [r7, #12]
 8017246:	60da      	str	r2, [r3, #12]
  udp_pcbs = pcb;
 8017248:	4a07      	ldr	r2, [pc, #28]	; (8017268 <udp_connect+0xd8>)
 801724a:	68fb      	ldr	r3, [r7, #12]
 801724c:	6013      	str	r3, [r2, #0]
  return ERR_OK;
 801724e:	2300      	movs	r3, #0
}
 8017250:	4618      	mov	r0, r3
 8017252:	3718      	adds	r7, #24
 8017254:	46bd      	mov	sp, r7
 8017256:	bd80      	pop	{r7, pc}
 8017258:	080221a8 	.word	0x080221a8
 801725c:	08022488 	.word	0x08022488
 8017260:	080221fc 	.word	0x080221fc
 8017264:	080224a4 	.word	0x080224a4
 8017268:	20007cb8 	.word	0x20007cb8

0801726c <udp_recv>:
 * @param recv function pointer of the callback function
 * @param recv_arg additional argument to pass to the callback function
 */
void
udp_recv(struct udp_pcb *pcb, udp_recv_fn recv, void *recv_arg)
{
 801726c:	b580      	push	{r7, lr}
 801726e:	b084      	sub	sp, #16
 8017270:	af00      	add	r7, sp, #0
 8017272:	60f8      	str	r0, [r7, #12]
 8017274:	60b9      	str	r1, [r7, #8]
 8017276:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_recv: invalid pcb", pcb != NULL, return);
 8017278:	68fb      	ldr	r3, [r7, #12]
 801727a:	2b00      	cmp	r3, #0
 801727c:	d107      	bne.n	801728e <udp_recv+0x22>
 801727e:	4b08      	ldr	r3, [pc, #32]	; (80172a0 <udp_recv+0x34>)
 8017280:	f240 428a 	movw	r2, #1162	; 0x48a
 8017284:	4907      	ldr	r1, [pc, #28]	; (80172a4 <udp_recv+0x38>)
 8017286:	4808      	ldr	r0, [pc, #32]	; (80172a8 <udp_recv+0x3c>)
 8017288:	f003 fd4e 	bl	801ad28 <iprintf>
 801728c:	e005      	b.n	801729a <udp_recv+0x2e>

  /* remember recv() callback and user data */
  pcb->recv = recv;
 801728e:	68fb      	ldr	r3, [r7, #12]
 8017290:	68ba      	ldr	r2, [r7, #8]
 8017292:	619a      	str	r2, [r3, #24]
  pcb->recv_arg = recv_arg;
 8017294:	68fb      	ldr	r3, [r7, #12]
 8017296:	687a      	ldr	r2, [r7, #4]
 8017298:	61da      	str	r2, [r3, #28]
}
 801729a:	3710      	adds	r7, #16
 801729c:	46bd      	mov	sp, r7
 801729e:	bd80      	pop	{r7, pc}
 80172a0:	080221a8 	.word	0x080221a8
 80172a4:	080224dc 	.word	0x080224dc
 80172a8:	080221fc 	.word	0x080221fc

080172ac <udp_remove>:
 *
 * @see udp_new()
 */
void
udp_remove(struct udp_pcb *pcb)
{
 80172ac:	b580      	push	{r7, lr}
 80172ae:	b084      	sub	sp, #16
 80172b0:	af00      	add	r7, sp, #0
 80172b2:	6078      	str	r0, [r7, #4]
  struct udp_pcb *pcb2;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_remove: invalid pcb", pcb != NULL, return);
 80172b4:	687b      	ldr	r3, [r7, #4]
 80172b6:	2b00      	cmp	r3, #0
 80172b8:	d107      	bne.n	80172ca <udp_remove+0x1e>
 80172ba:	4b19      	ldr	r3, [pc, #100]	; (8017320 <udp_remove+0x74>)
 80172bc:	f240 42a1 	movw	r2, #1185	; 0x4a1
 80172c0:	4918      	ldr	r1, [pc, #96]	; (8017324 <udp_remove+0x78>)
 80172c2:	4819      	ldr	r0, [pc, #100]	; (8017328 <udp_remove+0x7c>)
 80172c4:	f003 fd30 	bl	801ad28 <iprintf>
 80172c8:	e026      	b.n	8017318 <udp_remove+0x6c>

  mib2_udp_unbind(pcb);
  /* pcb to be removed is first in list? */
  if (udp_pcbs == pcb) {
 80172ca:	4b18      	ldr	r3, [pc, #96]	; (801732c <udp_remove+0x80>)
 80172cc:	681b      	ldr	r3, [r3, #0]
 80172ce:	687a      	ldr	r2, [r7, #4]
 80172d0:	429a      	cmp	r2, r3
 80172d2:	d105      	bne.n	80172e0 <udp_remove+0x34>
    /* make list start at 2nd pcb */
    udp_pcbs = udp_pcbs->next;
 80172d4:	4b15      	ldr	r3, [pc, #84]	; (801732c <udp_remove+0x80>)
 80172d6:	681b      	ldr	r3, [r3, #0]
 80172d8:	68db      	ldr	r3, [r3, #12]
 80172da:	4a14      	ldr	r2, [pc, #80]	; (801732c <udp_remove+0x80>)
 80172dc:	6013      	str	r3, [r2, #0]
 80172de:	e017      	b.n	8017310 <udp_remove+0x64>
    /* pcb not 1st in list */
  } else {
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 80172e0:	4b12      	ldr	r3, [pc, #72]	; (801732c <udp_remove+0x80>)
 80172e2:	681b      	ldr	r3, [r3, #0]
 80172e4:	60fb      	str	r3, [r7, #12]
 80172e6:	e010      	b.n	801730a <udp_remove+0x5e>
      /* find pcb in udp_pcbs list */
      if (pcb2->next != NULL && pcb2->next == pcb) {
 80172e8:	68fb      	ldr	r3, [r7, #12]
 80172ea:	68db      	ldr	r3, [r3, #12]
 80172ec:	2b00      	cmp	r3, #0
 80172ee:	d009      	beq.n	8017304 <udp_remove+0x58>
 80172f0:	68fb      	ldr	r3, [r7, #12]
 80172f2:	68db      	ldr	r3, [r3, #12]
 80172f4:	687a      	ldr	r2, [r7, #4]
 80172f6:	429a      	cmp	r2, r3
 80172f8:	d104      	bne.n	8017304 <udp_remove+0x58>
        /* remove pcb from list */
        pcb2->next = pcb->next;
 80172fa:	687b      	ldr	r3, [r7, #4]
 80172fc:	68da      	ldr	r2, [r3, #12]
 80172fe:	68fb      	ldr	r3, [r7, #12]
 8017300:	60da      	str	r2, [r3, #12]
        break;
 8017302:	e005      	b.n	8017310 <udp_remove+0x64>
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 8017304:	68fb      	ldr	r3, [r7, #12]
 8017306:	68db      	ldr	r3, [r3, #12]
 8017308:	60fb      	str	r3, [r7, #12]
 801730a:	68fb      	ldr	r3, [r7, #12]
 801730c:	2b00      	cmp	r3, #0
 801730e:	d1eb      	bne.n	80172e8 <udp_remove+0x3c>
      }
    }
  }
  memp_free(MEMP_UDP_PCB, pcb);
 8017310:	6879      	ldr	r1, [r7, #4]
 8017312:	2000      	movs	r0, #0
 8017314:	f7f8 f882 	bl	800f41c <memp_free>
}
 8017318:	3710      	adds	r7, #16
 801731a:	46bd      	mov	sp, r7
 801731c:	bd80      	pop	{r7, pc}
 801731e:	bf00      	nop
 8017320:	080221a8 	.word	0x080221a8
 8017324:	080224f4 	.word	0x080224f4
 8017328:	080221fc 	.word	0x080221fc
 801732c:	20007cb8 	.word	0x20007cb8

08017330 <udp_new>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new(void)
{
 8017330:	b580      	push	{r7, lr}
 8017332:	b082      	sub	sp, #8
 8017334:	af00      	add	r7, sp, #0
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct udp_pcb *)memp_malloc(MEMP_UDP_PCB);
 8017336:	2000      	movs	r0, #0
 8017338:	f7f8 f81e 	bl	800f378 <memp_malloc>
 801733c:	6078      	str	r0, [r7, #4]
  /* could allocate UDP PCB? */
  if (pcb != NULL) {
 801733e:	687b      	ldr	r3, [r7, #4]
 8017340:	2b00      	cmp	r3, #0
 8017342:	d007      	beq.n	8017354 <udp_new+0x24>
    /* UDP Lite: by initializing to all zeroes, chksum_len is set to 0
     * which means checksum is generated over the whole datagram per default
     * (recommended as default by RFC 3828). */
    /* initialize PCB to all zeroes */
    memset(pcb, 0, sizeof(struct udp_pcb));
 8017344:	2220      	movs	r2, #32
 8017346:	2100      	movs	r1, #0
 8017348:	6878      	ldr	r0, [r7, #4]
 801734a:	f002 fe28 	bl	8019f9e <memset>
    pcb->ttl = UDP_TTL;
 801734e:	687b      	ldr	r3, [r7, #4]
 8017350:	22ff      	movs	r2, #255	; 0xff
 8017352:	72da      	strb	r2, [r3, #11]
#if LWIP_MULTICAST_TX_OPTIONS
    udp_set_multicast_ttl(pcb, UDP_TTL);
#endif /* LWIP_MULTICAST_TX_OPTIONS */
  }
  return pcb;
 8017354:	687b      	ldr	r3, [r7, #4]
}
 8017356:	4618      	mov	r0, r3
 8017358:	3708      	adds	r7, #8
 801735a:	46bd      	mov	sp, r7
 801735c:	bd80      	pop	{r7, pc}

0801735e <udp_new_ip_type>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new_ip_type(u8_t type)
{
 801735e:	b580      	push	{r7, lr}
 8017360:	b084      	sub	sp, #16
 8017362:	af00      	add	r7, sp, #0
 8017364:	4603      	mov	r3, r0
 8017366:	71fb      	strb	r3, [r7, #7]
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = udp_new();
 8017368:	f7ff ffe2 	bl	8017330 <udp_new>
 801736c:	60f8      	str	r0, [r7, #12]
    IP_SET_TYPE_VAL(pcb->remote_ip, type);
  }
#else
  LWIP_UNUSED_ARG(type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  return pcb;
 801736e:	68fb      	ldr	r3, [r7, #12]
}
 8017370:	4618      	mov	r0, r3
 8017372:	3710      	adds	r7, #16
 8017374:	46bd      	mov	sp, r7
 8017376:	bd80      	pop	{r7, pc}

08017378 <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8017378:	b480      	push	{r7}
 801737a:	b085      	sub	sp, #20
 801737c:	af00      	add	r7, sp, #0
 801737e:	6078      	str	r0, [r7, #4]
 8017380:	6039      	str	r1, [r7, #0]
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 8017382:	687b      	ldr	r3, [r7, #4]
 8017384:	2b00      	cmp	r3, #0
 8017386:	d01e      	beq.n	80173c6 <udp_netif_ip_addr_changed+0x4e>
 8017388:	687b      	ldr	r3, [r7, #4]
 801738a:	681b      	ldr	r3, [r3, #0]
 801738c:	2b00      	cmp	r3, #0
 801738e:	d01a      	beq.n	80173c6 <udp_netif_ip_addr_changed+0x4e>
 8017390:	683b      	ldr	r3, [r7, #0]
 8017392:	2b00      	cmp	r3, #0
 8017394:	d017      	beq.n	80173c6 <udp_netif_ip_addr_changed+0x4e>
 8017396:	683b      	ldr	r3, [r7, #0]
 8017398:	681b      	ldr	r3, [r3, #0]
 801739a:	2b00      	cmp	r3, #0
 801739c:	d013      	beq.n	80173c6 <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801739e:	4b0d      	ldr	r3, [pc, #52]	; (80173d4 <udp_netif_ip_addr_changed+0x5c>)
 80173a0:	681b      	ldr	r3, [r3, #0]
 80173a2:	60fb      	str	r3, [r7, #12]
 80173a4:	e00c      	b.n	80173c0 <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 80173a6:	68fb      	ldr	r3, [r7, #12]
 80173a8:	681a      	ldr	r2, [r3, #0]
 80173aa:	687b      	ldr	r3, [r7, #4]
 80173ac:	681b      	ldr	r3, [r3, #0]
 80173ae:	429a      	cmp	r2, r3
 80173b0:	d103      	bne.n	80173ba <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 80173b2:	683b      	ldr	r3, [r7, #0]
 80173b4:	681a      	ldr	r2, [r3, #0]
 80173b6:	68fb      	ldr	r3, [r7, #12]
 80173b8:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 80173ba:	68fb      	ldr	r3, [r7, #12]
 80173bc:	68db      	ldr	r3, [r3, #12]
 80173be:	60fb      	str	r3, [r7, #12]
 80173c0:	68fb      	ldr	r3, [r7, #12]
 80173c2:	2b00      	cmp	r3, #0
 80173c4:	d1ef      	bne.n	80173a6 <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 80173c6:	bf00      	nop
 80173c8:	3714      	adds	r7, #20
 80173ca:	46bd      	mov	sp, r7
 80173cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80173d0:	4770      	bx	lr
 80173d2:	bf00      	nop
 80173d4:	20007cb8 	.word	0x20007cb8

080173d8 <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 80173d8:	b580      	push	{r7, lr}
 80173da:	b082      	sub	sp, #8
 80173dc:	af00      	add	r7, sp, #0
 80173de:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 80173e0:	4915      	ldr	r1, [pc, #84]	; (8017438 <etharp_free_entry+0x60>)
 80173e2:	687a      	ldr	r2, [r7, #4]
 80173e4:	4613      	mov	r3, r2
 80173e6:	005b      	lsls	r3, r3, #1
 80173e8:	4413      	add	r3, r2
 80173ea:	00db      	lsls	r3, r3, #3
 80173ec:	440b      	add	r3, r1
 80173ee:	681b      	ldr	r3, [r3, #0]
 80173f0:	2b00      	cmp	r3, #0
 80173f2:	d013      	beq.n	801741c <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 80173f4:	4910      	ldr	r1, [pc, #64]	; (8017438 <etharp_free_entry+0x60>)
 80173f6:	687a      	ldr	r2, [r7, #4]
 80173f8:	4613      	mov	r3, r2
 80173fa:	005b      	lsls	r3, r3, #1
 80173fc:	4413      	add	r3, r2
 80173fe:	00db      	lsls	r3, r3, #3
 8017400:	440b      	add	r3, r1
 8017402:	681b      	ldr	r3, [r3, #0]
 8017404:	4618      	mov	r0, r3
 8017406:	f7f8 fe31 	bl	801006c <pbuf_free>
    arp_table[i].q = NULL;
 801740a:	490b      	ldr	r1, [pc, #44]	; (8017438 <etharp_free_entry+0x60>)
 801740c:	687a      	ldr	r2, [r7, #4]
 801740e:	4613      	mov	r3, r2
 8017410:	005b      	lsls	r3, r3, #1
 8017412:	4413      	add	r3, r2
 8017414:	00db      	lsls	r3, r3, #3
 8017416:	440b      	add	r3, r1
 8017418:	2200      	movs	r2, #0
 801741a:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 801741c:	4906      	ldr	r1, [pc, #24]	; (8017438 <etharp_free_entry+0x60>)
 801741e:	687a      	ldr	r2, [r7, #4]
 8017420:	4613      	mov	r3, r2
 8017422:	005b      	lsls	r3, r3, #1
 8017424:	4413      	add	r3, r2
 8017426:	00db      	lsls	r3, r3, #3
 8017428:	440b      	add	r3, r1
 801742a:	3314      	adds	r3, #20
 801742c:	2200      	movs	r2, #0
 801742e:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 8017430:	bf00      	nop
 8017432:	3708      	adds	r7, #8
 8017434:	46bd      	mov	sp, r7
 8017436:	bd80      	pop	{r7, pc}
 8017438:	200008d4 	.word	0x200008d4

0801743c <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 801743c:	b580      	push	{r7, lr}
 801743e:	b082      	sub	sp, #8
 8017440:	af00      	add	r7, sp, #0
  int i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8017442:	2300      	movs	r3, #0
 8017444:	607b      	str	r3, [r7, #4]
 8017446:	e096      	b.n	8017576 <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 8017448:	494f      	ldr	r1, [pc, #316]	; (8017588 <etharp_tmr+0x14c>)
 801744a:	687a      	ldr	r2, [r7, #4]
 801744c:	4613      	mov	r3, r2
 801744e:	005b      	lsls	r3, r3, #1
 8017450:	4413      	add	r3, r2
 8017452:	00db      	lsls	r3, r3, #3
 8017454:	440b      	add	r3, r1
 8017456:	3314      	adds	r3, #20
 8017458:	781b      	ldrb	r3, [r3, #0]
 801745a:	70fb      	strb	r3, [r7, #3]
    if (state != ETHARP_STATE_EMPTY
 801745c:	78fb      	ldrb	r3, [r7, #3]
 801745e:	2b00      	cmp	r3, #0
 8017460:	f000 8086 	beq.w	8017570 <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
       ) {
      arp_table[i].ctime++;
 8017464:	4948      	ldr	r1, [pc, #288]	; (8017588 <etharp_tmr+0x14c>)
 8017466:	687a      	ldr	r2, [r7, #4]
 8017468:	4613      	mov	r3, r2
 801746a:	005b      	lsls	r3, r3, #1
 801746c:	4413      	add	r3, r2
 801746e:	00db      	lsls	r3, r3, #3
 8017470:	440b      	add	r3, r1
 8017472:	3312      	adds	r3, #18
 8017474:	881b      	ldrh	r3, [r3, #0]
 8017476:	3301      	adds	r3, #1
 8017478:	b298      	uxth	r0, r3
 801747a:	4943      	ldr	r1, [pc, #268]	; (8017588 <etharp_tmr+0x14c>)
 801747c:	687a      	ldr	r2, [r7, #4]
 801747e:	4613      	mov	r3, r2
 8017480:	005b      	lsls	r3, r3, #1
 8017482:	4413      	add	r3, r2
 8017484:	00db      	lsls	r3, r3, #3
 8017486:	440b      	add	r3, r1
 8017488:	3312      	adds	r3, #18
 801748a:	4602      	mov	r2, r0
 801748c:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 801748e:	493e      	ldr	r1, [pc, #248]	; (8017588 <etharp_tmr+0x14c>)
 8017490:	687a      	ldr	r2, [r7, #4]
 8017492:	4613      	mov	r3, r2
 8017494:	005b      	lsls	r3, r3, #1
 8017496:	4413      	add	r3, r2
 8017498:	00db      	lsls	r3, r3, #3
 801749a:	440b      	add	r3, r1
 801749c:	3312      	adds	r3, #18
 801749e:	881b      	ldrh	r3, [r3, #0]
 80174a0:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 80174a4:	d215      	bcs.n	80174d2 <etharp_tmr+0x96>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 80174a6:	4938      	ldr	r1, [pc, #224]	; (8017588 <etharp_tmr+0x14c>)
 80174a8:	687a      	ldr	r2, [r7, #4]
 80174aa:	4613      	mov	r3, r2
 80174ac:	005b      	lsls	r3, r3, #1
 80174ae:	4413      	add	r3, r2
 80174b0:	00db      	lsls	r3, r3, #3
 80174b2:	440b      	add	r3, r1
 80174b4:	3314      	adds	r3, #20
 80174b6:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 80174b8:	2b01      	cmp	r3, #1
 80174ba:	d10e      	bne.n	80174da <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 80174bc:	4932      	ldr	r1, [pc, #200]	; (8017588 <etharp_tmr+0x14c>)
 80174be:	687a      	ldr	r2, [r7, #4]
 80174c0:	4613      	mov	r3, r2
 80174c2:	005b      	lsls	r3, r3, #1
 80174c4:	4413      	add	r3, r2
 80174c6:	00db      	lsls	r3, r3, #3
 80174c8:	440b      	add	r3, r1
 80174ca:	3312      	adds	r3, #18
 80174cc:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 80174ce:	2b04      	cmp	r3, #4
 80174d0:	d903      	bls.n	80174da <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %d.\n",
                                   arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 80174d2:	6878      	ldr	r0, [r7, #4]
 80174d4:	f7ff ff80 	bl	80173d8 <etharp_free_entry>
 80174d8:	e04a      	b.n	8017570 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 80174da:	492b      	ldr	r1, [pc, #172]	; (8017588 <etharp_tmr+0x14c>)
 80174dc:	687a      	ldr	r2, [r7, #4]
 80174de:	4613      	mov	r3, r2
 80174e0:	005b      	lsls	r3, r3, #1
 80174e2:	4413      	add	r3, r2
 80174e4:	00db      	lsls	r3, r3, #3
 80174e6:	440b      	add	r3, r1
 80174e8:	3314      	adds	r3, #20
 80174ea:	781b      	ldrb	r3, [r3, #0]
 80174ec:	2b03      	cmp	r3, #3
 80174ee:	d10a      	bne.n	8017506 <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 80174f0:	4925      	ldr	r1, [pc, #148]	; (8017588 <etharp_tmr+0x14c>)
 80174f2:	687a      	ldr	r2, [r7, #4]
 80174f4:	4613      	mov	r3, r2
 80174f6:	005b      	lsls	r3, r3, #1
 80174f8:	4413      	add	r3, r2
 80174fa:	00db      	lsls	r3, r3, #3
 80174fc:	440b      	add	r3, r1
 80174fe:	3314      	adds	r3, #20
 8017500:	2204      	movs	r2, #4
 8017502:	701a      	strb	r2, [r3, #0]
 8017504:	e034      	b.n	8017570 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 8017506:	4920      	ldr	r1, [pc, #128]	; (8017588 <etharp_tmr+0x14c>)
 8017508:	687a      	ldr	r2, [r7, #4]
 801750a:	4613      	mov	r3, r2
 801750c:	005b      	lsls	r3, r3, #1
 801750e:	4413      	add	r3, r2
 8017510:	00db      	lsls	r3, r3, #3
 8017512:	440b      	add	r3, r1
 8017514:	3314      	adds	r3, #20
 8017516:	781b      	ldrb	r3, [r3, #0]
 8017518:	2b04      	cmp	r3, #4
 801751a:	d10a      	bne.n	8017532 <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 801751c:	491a      	ldr	r1, [pc, #104]	; (8017588 <etharp_tmr+0x14c>)
 801751e:	687a      	ldr	r2, [r7, #4]
 8017520:	4613      	mov	r3, r2
 8017522:	005b      	lsls	r3, r3, #1
 8017524:	4413      	add	r3, r2
 8017526:	00db      	lsls	r3, r3, #3
 8017528:	440b      	add	r3, r1
 801752a:	3314      	adds	r3, #20
 801752c:	2202      	movs	r2, #2
 801752e:	701a      	strb	r2, [r3, #0]
 8017530:	e01e      	b.n	8017570 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 8017532:	4915      	ldr	r1, [pc, #84]	; (8017588 <etharp_tmr+0x14c>)
 8017534:	687a      	ldr	r2, [r7, #4]
 8017536:	4613      	mov	r3, r2
 8017538:	005b      	lsls	r3, r3, #1
 801753a:	4413      	add	r3, r2
 801753c:	00db      	lsls	r3, r3, #3
 801753e:	440b      	add	r3, r1
 8017540:	3314      	adds	r3, #20
 8017542:	781b      	ldrb	r3, [r3, #0]
 8017544:	2b01      	cmp	r3, #1
 8017546:	d113      	bne.n	8017570 <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 8017548:	490f      	ldr	r1, [pc, #60]	; (8017588 <etharp_tmr+0x14c>)
 801754a:	687a      	ldr	r2, [r7, #4]
 801754c:	4613      	mov	r3, r2
 801754e:	005b      	lsls	r3, r3, #1
 8017550:	4413      	add	r3, r2
 8017552:	00db      	lsls	r3, r3, #3
 8017554:	440b      	add	r3, r1
 8017556:	3308      	adds	r3, #8
 8017558:	6818      	ldr	r0, [r3, #0]
 801755a:	687a      	ldr	r2, [r7, #4]
 801755c:	4613      	mov	r3, r2
 801755e:	005b      	lsls	r3, r3, #1
 8017560:	4413      	add	r3, r2
 8017562:	00db      	lsls	r3, r3, #3
 8017564:	4a08      	ldr	r2, [pc, #32]	; (8017588 <etharp_tmr+0x14c>)
 8017566:	4413      	add	r3, r2
 8017568:	3304      	adds	r3, #4
 801756a:	4619      	mov	r1, r3
 801756c:	f000 fe6e 	bl	801824c <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8017570:	687b      	ldr	r3, [r7, #4]
 8017572:	3301      	adds	r3, #1
 8017574:	607b      	str	r3, [r7, #4]
 8017576:	687b      	ldr	r3, [r7, #4]
 8017578:	2b09      	cmp	r3, #9
 801757a:	f77f af65 	ble.w	8017448 <etharp_tmr+0xc>
      }
    }
  }
}
 801757e:	bf00      	nop
 8017580:	3708      	adds	r7, #8
 8017582:	46bd      	mov	sp, r7
 8017584:	bd80      	pop	{r7, pc}
 8017586:	bf00      	nop
 8017588:	200008d4 	.word	0x200008d4

0801758c <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 801758c:	b580      	push	{r7, lr}
 801758e:	b08a      	sub	sp, #40	; 0x28
 8017590:	af00      	add	r7, sp, #0
 8017592:	60f8      	str	r0, [r7, #12]
 8017594:	460b      	mov	r3, r1
 8017596:	607a      	str	r2, [r7, #4]
 8017598:	72fb      	strb	r3, [r7, #11]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 801759a:	230a      	movs	r3, #10
 801759c:	84fb      	strh	r3, [r7, #38]	; 0x26
 801759e:	230a      	movs	r3, #10
 80175a0:	84bb      	strh	r3, [r7, #36]	; 0x24
  s16_t empty = ARP_TABLE_SIZE;
 80175a2:	230a      	movs	r3, #10
 80175a4:	847b      	strh	r3, [r7, #34]	; 0x22
  s16_t i = 0;
 80175a6:	2300      	movs	r3, #0
 80175a8:	843b      	strh	r3, [r7, #32]
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 80175aa:	230a      	movs	r3, #10
 80175ac:	83fb      	strh	r3, [r7, #30]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 80175ae:	2300      	movs	r3, #0
 80175b0:	83bb      	strh	r3, [r7, #28]
 80175b2:	2300      	movs	r3, #0
 80175b4:	837b      	strh	r3, [r7, #26]
 80175b6:	2300      	movs	r3, #0
 80175b8:	833b      	strh	r3, [r7, #24]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80175ba:	2300      	movs	r3, #0
 80175bc:	843b      	strh	r3, [r7, #32]
 80175be:	e0ae      	b.n	801771e <etharp_find_entry+0x192>
    u8_t state = arp_table[i].state;
 80175c0:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80175c4:	49a6      	ldr	r1, [pc, #664]	; (8017860 <etharp_find_entry+0x2d4>)
 80175c6:	4613      	mov	r3, r2
 80175c8:	005b      	lsls	r3, r3, #1
 80175ca:	4413      	add	r3, r2
 80175cc:	00db      	lsls	r3, r3, #3
 80175ce:	440b      	add	r3, r1
 80175d0:	3314      	adds	r3, #20
 80175d2:	781b      	ldrb	r3, [r3, #0]
 80175d4:	75fb      	strb	r3, [r7, #23]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 80175d6:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 80175da:	2b0a      	cmp	r3, #10
 80175dc:	d105      	bne.n	80175ea <etharp_find_entry+0x5e>
 80175de:	7dfb      	ldrb	r3, [r7, #23]
 80175e0:	2b00      	cmp	r3, #0
 80175e2:	d102      	bne.n	80175ea <etharp_find_entry+0x5e>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
 80175e4:	8c3b      	ldrh	r3, [r7, #32]
 80175e6:	847b      	strh	r3, [r7, #34]	; 0x22
 80175e8:	e095      	b.n	8017716 <etharp_find_entry+0x18a>
    } else if (state != ETHARP_STATE_EMPTY) {
 80175ea:	7dfb      	ldrb	r3, [r7, #23]
 80175ec:	2b00      	cmp	r3, #0
 80175ee:	f000 8092 	beq.w	8017716 <etharp_find_entry+0x18a>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 80175f2:	7dfb      	ldrb	r3, [r7, #23]
 80175f4:	2b01      	cmp	r3, #1
 80175f6:	d009      	beq.n	801760c <etharp_find_entry+0x80>
 80175f8:	7dfb      	ldrb	r3, [r7, #23]
 80175fa:	2b01      	cmp	r3, #1
 80175fc:	d806      	bhi.n	801760c <etharp_find_entry+0x80>
 80175fe:	4b99      	ldr	r3, [pc, #612]	; (8017864 <etharp_find_entry+0x2d8>)
 8017600:	f44f 7292 	mov.w	r2, #292	; 0x124
 8017604:	4998      	ldr	r1, [pc, #608]	; (8017868 <etharp_find_entry+0x2dc>)
 8017606:	4899      	ldr	r0, [pc, #612]	; (801786c <etharp_find_entry+0x2e0>)
 8017608:	f003 fb8e 	bl	801ad28 <iprintf>
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 801760c:	68fb      	ldr	r3, [r7, #12]
 801760e:	2b00      	cmp	r3, #0
 8017610:	d020      	beq.n	8017654 <etharp_find_entry+0xc8>
 8017612:	68fb      	ldr	r3, [r7, #12]
 8017614:	6819      	ldr	r1, [r3, #0]
 8017616:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801761a:	4891      	ldr	r0, [pc, #580]	; (8017860 <etharp_find_entry+0x2d4>)
 801761c:	4613      	mov	r3, r2
 801761e:	005b      	lsls	r3, r3, #1
 8017620:	4413      	add	r3, r2
 8017622:	00db      	lsls	r3, r3, #3
 8017624:	4403      	add	r3, r0
 8017626:	3304      	adds	r3, #4
 8017628:	681b      	ldr	r3, [r3, #0]
 801762a:	4299      	cmp	r1, r3
 801762c:	d112      	bne.n	8017654 <etharp_find_entry+0xc8>
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 801762e:	687b      	ldr	r3, [r7, #4]
 8017630:	2b00      	cmp	r3, #0
 8017632:	d00c      	beq.n	801764e <etharp_find_entry+0xc2>
 8017634:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8017638:	4989      	ldr	r1, [pc, #548]	; (8017860 <etharp_find_entry+0x2d4>)
 801763a:	4613      	mov	r3, r2
 801763c:	005b      	lsls	r3, r3, #1
 801763e:	4413      	add	r3, r2
 8017640:	00db      	lsls	r3, r3, #3
 8017642:	440b      	add	r3, r1
 8017644:	3308      	adds	r3, #8
 8017646:	681b      	ldr	r3, [r3, #0]
 8017648:	687a      	ldr	r2, [r7, #4]
 801764a:	429a      	cmp	r2, r3
 801764c:	d102      	bne.n	8017654 <etharp_find_entry+0xc8>
#endif /* ETHARP_TABLE_MATCH_NETIF */
         ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
 801764e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8017652:	e100      	b.n	8017856 <etharp_find_entry+0x2ca>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 8017654:	7dfb      	ldrb	r3, [r7, #23]
 8017656:	2b01      	cmp	r3, #1
 8017658:	d140      	bne.n	80176dc <etharp_find_entry+0x150>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 801765a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801765e:	4980      	ldr	r1, [pc, #512]	; (8017860 <etharp_find_entry+0x2d4>)
 8017660:	4613      	mov	r3, r2
 8017662:	005b      	lsls	r3, r3, #1
 8017664:	4413      	add	r3, r2
 8017666:	00db      	lsls	r3, r3, #3
 8017668:	440b      	add	r3, r1
 801766a:	681b      	ldr	r3, [r3, #0]
 801766c:	2b00      	cmp	r3, #0
 801766e:	d01a      	beq.n	80176a6 <etharp_find_entry+0x11a>
          if (arp_table[i].ctime >= age_queue) {
 8017670:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8017674:	497a      	ldr	r1, [pc, #488]	; (8017860 <etharp_find_entry+0x2d4>)
 8017676:	4613      	mov	r3, r2
 8017678:	005b      	lsls	r3, r3, #1
 801767a:	4413      	add	r3, r2
 801767c:	00db      	lsls	r3, r3, #3
 801767e:	440b      	add	r3, r1
 8017680:	3312      	adds	r3, #18
 8017682:	881b      	ldrh	r3, [r3, #0]
 8017684:	8bba      	ldrh	r2, [r7, #28]
 8017686:	429a      	cmp	r2, r3
 8017688:	d845      	bhi.n	8017716 <etharp_find_entry+0x18a>
            old_queue = i;
 801768a:	8c3b      	ldrh	r3, [r7, #32]
 801768c:	83fb      	strh	r3, [r7, #30]
            age_queue = arp_table[i].ctime;
 801768e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8017692:	4973      	ldr	r1, [pc, #460]	; (8017860 <etharp_find_entry+0x2d4>)
 8017694:	4613      	mov	r3, r2
 8017696:	005b      	lsls	r3, r3, #1
 8017698:	4413      	add	r3, r2
 801769a:	00db      	lsls	r3, r3, #3
 801769c:	440b      	add	r3, r1
 801769e:	3312      	adds	r3, #18
 80176a0:	881b      	ldrh	r3, [r3, #0]
 80176a2:	83bb      	strh	r3, [r7, #28]
 80176a4:	e037      	b.n	8017716 <etharp_find_entry+0x18a>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 80176a6:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80176aa:	496d      	ldr	r1, [pc, #436]	; (8017860 <etharp_find_entry+0x2d4>)
 80176ac:	4613      	mov	r3, r2
 80176ae:	005b      	lsls	r3, r3, #1
 80176b0:	4413      	add	r3, r2
 80176b2:	00db      	lsls	r3, r3, #3
 80176b4:	440b      	add	r3, r1
 80176b6:	3312      	adds	r3, #18
 80176b8:	881b      	ldrh	r3, [r3, #0]
 80176ba:	8b7a      	ldrh	r2, [r7, #26]
 80176bc:	429a      	cmp	r2, r3
 80176be:	d82a      	bhi.n	8017716 <etharp_find_entry+0x18a>
            old_pending = i;
 80176c0:	8c3b      	ldrh	r3, [r7, #32]
 80176c2:	84fb      	strh	r3, [r7, #38]	; 0x26
            age_pending = arp_table[i].ctime;
 80176c4:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80176c8:	4965      	ldr	r1, [pc, #404]	; (8017860 <etharp_find_entry+0x2d4>)
 80176ca:	4613      	mov	r3, r2
 80176cc:	005b      	lsls	r3, r3, #1
 80176ce:	4413      	add	r3, r2
 80176d0:	00db      	lsls	r3, r3, #3
 80176d2:	440b      	add	r3, r1
 80176d4:	3312      	adds	r3, #18
 80176d6:	881b      	ldrh	r3, [r3, #0]
 80176d8:	837b      	strh	r3, [r7, #26]
 80176da:	e01c      	b.n	8017716 <etharp_find_entry+0x18a>
          }
        }
        /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 80176dc:	7dfb      	ldrb	r3, [r7, #23]
 80176de:	2b01      	cmp	r3, #1
 80176e0:	d919      	bls.n	8017716 <etharp_find_entry+0x18a>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 80176e2:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80176e6:	495e      	ldr	r1, [pc, #376]	; (8017860 <etharp_find_entry+0x2d4>)
 80176e8:	4613      	mov	r3, r2
 80176ea:	005b      	lsls	r3, r3, #1
 80176ec:	4413      	add	r3, r2
 80176ee:	00db      	lsls	r3, r3, #3
 80176f0:	440b      	add	r3, r1
 80176f2:	3312      	adds	r3, #18
 80176f4:	881b      	ldrh	r3, [r3, #0]
 80176f6:	8b3a      	ldrh	r2, [r7, #24]
 80176f8:	429a      	cmp	r2, r3
 80176fa:	d80c      	bhi.n	8017716 <etharp_find_entry+0x18a>
            old_stable = i;
 80176fc:	8c3b      	ldrh	r3, [r7, #32]
 80176fe:	84bb      	strh	r3, [r7, #36]	; 0x24
            age_stable = arp_table[i].ctime;
 8017700:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8017704:	4956      	ldr	r1, [pc, #344]	; (8017860 <etharp_find_entry+0x2d4>)
 8017706:	4613      	mov	r3, r2
 8017708:	005b      	lsls	r3, r3, #1
 801770a:	4413      	add	r3, r2
 801770c:	00db      	lsls	r3, r3, #3
 801770e:	440b      	add	r3, r1
 8017710:	3312      	adds	r3, #18
 8017712:	881b      	ldrh	r3, [r3, #0]
 8017714:	833b      	strh	r3, [r7, #24]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8017716:	8c3b      	ldrh	r3, [r7, #32]
 8017718:	3301      	adds	r3, #1
 801771a:	b29b      	uxth	r3, r3
 801771c:	843b      	strh	r3, [r7, #32]
 801771e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8017722:	2b09      	cmp	r3, #9
 8017724:	f77f af4c 	ble.w	80175c0 <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 8017728:	7afb      	ldrb	r3, [r7, #11]
 801772a:	f003 0302 	and.w	r3, r3, #2
 801772e:	2b00      	cmp	r3, #0
 8017730:	d108      	bne.n	8017744 <etharp_find_entry+0x1b8>
 8017732:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8017736:	2b0a      	cmp	r3, #10
 8017738:	d107      	bne.n	801774a <etharp_find_entry+0x1be>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 801773a:	7afb      	ldrb	r3, [r7, #11]
 801773c:	f003 0301 	and.w	r3, r3, #1
 8017740:	2b00      	cmp	r3, #0
 8017742:	d102      	bne.n	801774a <etharp_find_entry+0x1be>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s16_t)ERR_MEM;
 8017744:	f04f 33ff 	mov.w	r3, #4294967295
 8017748:	e085      	b.n	8017856 <etharp_find_entry+0x2ca>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 801774a:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 801774e:	2b09      	cmp	r3, #9
 8017750:	dc02      	bgt.n	8017758 <etharp_find_entry+0x1cc>
    i = empty;
 8017752:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8017754:	843b      	strh	r3, [r7, #32]
 8017756:	e039      	b.n	80177cc <etharp_find_entry+0x240>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %d\n", (int)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 8017758:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 801775c:	2b09      	cmp	r3, #9
 801775e:	dc14      	bgt.n	801778a <etharp_find_entry+0x1fe>
      /* recycle oldest stable*/
      i = old_stable;
 8017760:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8017762:	843b      	strh	r3, [r7, #32]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %d\n", (int)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 8017764:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8017768:	493d      	ldr	r1, [pc, #244]	; (8017860 <etharp_find_entry+0x2d4>)
 801776a:	4613      	mov	r3, r2
 801776c:	005b      	lsls	r3, r3, #1
 801776e:	4413      	add	r3, r2
 8017770:	00db      	lsls	r3, r3, #3
 8017772:	440b      	add	r3, r1
 8017774:	681b      	ldr	r3, [r3, #0]
 8017776:	2b00      	cmp	r3, #0
 8017778:	d018      	beq.n	80177ac <etharp_find_entry+0x220>
 801777a:	4b3a      	ldr	r3, [pc, #232]	; (8017864 <etharp_find_entry+0x2d8>)
 801777c:	f240 126d 	movw	r2, #365	; 0x16d
 8017780:	493b      	ldr	r1, [pc, #236]	; (8017870 <etharp_find_entry+0x2e4>)
 8017782:	483a      	ldr	r0, [pc, #232]	; (801786c <etharp_find_entry+0x2e0>)
 8017784:	f003 fad0 	bl	801ad28 <iprintf>
 8017788:	e010      	b.n	80177ac <etharp_find_entry+0x220>
      /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 801778a:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 801778e:	2b09      	cmp	r3, #9
 8017790:	dc02      	bgt.n	8017798 <etharp_find_entry+0x20c>
      /* recycle oldest pending */
      i = old_pending;
 8017792:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8017794:	843b      	strh	r3, [r7, #32]
 8017796:	e009      	b.n	80177ac <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d (without queue)\n", (int)i));
      /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 8017798:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 801779c:	2b09      	cmp	r3, #9
 801779e:	dc02      	bgt.n	80177a6 <etharp_find_entry+0x21a>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 80177a0:	8bfb      	ldrh	r3, [r7, #30]
 80177a2:	843b      	strh	r3, [r7, #32]
 80177a4:	e002      	b.n	80177ac <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d, freeing packet queue %p\n", (int)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s16_t)ERR_MEM;
 80177a6:	f04f 33ff 	mov.w	r3, #4294967295
 80177aa:	e054      	b.n	8017856 <etharp_find_entry+0x2ca>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 80177ac:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 80177b0:	2b09      	cmp	r3, #9
 80177b2:	dd06      	ble.n	80177c2 <etharp_find_entry+0x236>
 80177b4:	4b2b      	ldr	r3, [pc, #172]	; (8017864 <etharp_find_entry+0x2d8>)
 80177b6:	f240 127f 	movw	r2, #383	; 0x17f
 80177ba:	492e      	ldr	r1, [pc, #184]	; (8017874 <etharp_find_entry+0x2e8>)
 80177bc:	482b      	ldr	r0, [pc, #172]	; (801786c <etharp_find_entry+0x2e0>)
 80177be:	f003 fab3 	bl	801ad28 <iprintf>
    etharp_free_entry(i);
 80177c2:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 80177c6:	4618      	mov	r0, r3
 80177c8:	f7ff fe06 	bl	80173d8 <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 80177cc:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 80177d0:	2b09      	cmp	r3, #9
 80177d2:	dd06      	ble.n	80177e2 <etharp_find_entry+0x256>
 80177d4:	4b23      	ldr	r3, [pc, #140]	; (8017864 <etharp_find_entry+0x2d8>)
 80177d6:	f240 1283 	movw	r2, #387	; 0x183
 80177da:	4926      	ldr	r1, [pc, #152]	; (8017874 <etharp_find_entry+0x2e8>)
 80177dc:	4823      	ldr	r0, [pc, #140]	; (801786c <etharp_find_entry+0x2e0>)
 80177de:	f003 faa3 	bl	801ad28 <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 80177e2:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80177e6:	491e      	ldr	r1, [pc, #120]	; (8017860 <etharp_find_entry+0x2d4>)
 80177e8:	4613      	mov	r3, r2
 80177ea:	005b      	lsls	r3, r3, #1
 80177ec:	4413      	add	r3, r2
 80177ee:	00db      	lsls	r3, r3, #3
 80177f0:	440b      	add	r3, r1
 80177f2:	3314      	adds	r3, #20
 80177f4:	781b      	ldrb	r3, [r3, #0]
 80177f6:	2b00      	cmp	r3, #0
 80177f8:	d006      	beq.n	8017808 <etharp_find_entry+0x27c>
 80177fa:	4b1a      	ldr	r3, [pc, #104]	; (8017864 <etharp_find_entry+0x2d8>)
 80177fc:	f240 1285 	movw	r2, #389	; 0x185
 8017800:	491d      	ldr	r1, [pc, #116]	; (8017878 <etharp_find_entry+0x2ec>)
 8017802:	481a      	ldr	r0, [pc, #104]	; (801786c <etharp_find_entry+0x2e0>)
 8017804:	f003 fa90 	bl	801ad28 <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 8017808:	68fb      	ldr	r3, [r7, #12]
 801780a:	2b00      	cmp	r3, #0
 801780c:	d00b      	beq.n	8017826 <etharp_find_entry+0x29a>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 801780e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8017812:	68fb      	ldr	r3, [r7, #12]
 8017814:	6819      	ldr	r1, [r3, #0]
 8017816:	4812      	ldr	r0, [pc, #72]	; (8017860 <etharp_find_entry+0x2d4>)
 8017818:	4613      	mov	r3, r2
 801781a:	005b      	lsls	r3, r3, #1
 801781c:	4413      	add	r3, r2
 801781e:	00db      	lsls	r3, r3, #3
 8017820:	4403      	add	r3, r0
 8017822:	3304      	adds	r3, #4
 8017824:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 8017826:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801782a:	490d      	ldr	r1, [pc, #52]	; (8017860 <etharp_find_entry+0x2d4>)
 801782c:	4613      	mov	r3, r2
 801782e:	005b      	lsls	r3, r3, #1
 8017830:	4413      	add	r3, r2
 8017832:	00db      	lsls	r3, r3, #3
 8017834:	440b      	add	r3, r1
 8017836:	3312      	adds	r3, #18
 8017838:	2200      	movs	r2, #0
 801783a:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 801783c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8017840:	4907      	ldr	r1, [pc, #28]	; (8017860 <etharp_find_entry+0x2d4>)
 8017842:	4613      	mov	r3, r2
 8017844:	005b      	lsls	r3, r3, #1
 8017846:	4413      	add	r3, r2
 8017848:	00db      	lsls	r3, r3, #3
 801784a:	440b      	add	r3, r1
 801784c:	3308      	adds	r3, #8
 801784e:	687a      	ldr	r2, [r7, #4]
 8017850:	601a      	str	r2, [r3, #0]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
 8017852:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
}
 8017856:	4618      	mov	r0, r3
 8017858:	3728      	adds	r7, #40	; 0x28
 801785a:	46bd      	mov	sp, r7
 801785c:	bd80      	pop	{r7, pc}
 801785e:	bf00      	nop
 8017860:	200008d4 	.word	0x200008d4
 8017864:	0802250c 	.word	0x0802250c
 8017868:	08022544 	.word	0x08022544
 801786c:	08022584 	.word	0x08022584
 8017870:	080225ac 	.word	0x080225ac
 8017874:	080225c4 	.word	0x080225c4
 8017878:	080225d8 	.word	0x080225d8

0801787c <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 801787c:	b580      	push	{r7, lr}
 801787e:	b088      	sub	sp, #32
 8017880:	af02      	add	r7, sp, #8
 8017882:	60f8      	str	r0, [r7, #12]
 8017884:	60b9      	str	r1, [r7, #8]
 8017886:	607a      	str	r2, [r7, #4]
 8017888:	70fb      	strb	r3, [r7, #3]
  s16_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 801788a:	68fb      	ldr	r3, [r7, #12]
 801788c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8017890:	2b06      	cmp	r3, #6
 8017892:	d006      	beq.n	80178a2 <etharp_update_arp_entry+0x26>
 8017894:	4b48      	ldr	r3, [pc, #288]	; (80179b8 <etharp_update_arp_entry+0x13c>)
 8017896:	f240 12a9 	movw	r2, #425	; 0x1a9
 801789a:	4948      	ldr	r1, [pc, #288]	; (80179bc <etharp_update_arp_entry+0x140>)
 801789c:	4848      	ldr	r0, [pc, #288]	; (80179c0 <etharp_update_arp_entry+0x144>)
 801789e:	f003 fa43 	bl	801ad28 <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
              ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
              (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
              (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 80178a2:	68bb      	ldr	r3, [r7, #8]
 80178a4:	2b00      	cmp	r3, #0
 80178a6:	d012      	beq.n	80178ce <etharp_update_arp_entry+0x52>
 80178a8:	68bb      	ldr	r3, [r7, #8]
 80178aa:	681b      	ldr	r3, [r3, #0]
 80178ac:	2b00      	cmp	r3, #0
 80178ae:	d00e      	beq.n	80178ce <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 80178b0:	68bb      	ldr	r3, [r7, #8]
 80178b2:	681b      	ldr	r3, [r3, #0]
 80178b4:	68f9      	ldr	r1, [r7, #12]
 80178b6:	4618      	mov	r0, r3
 80178b8:	f001 f8fc 	bl	8018ab4 <ip4_addr_isbroadcast_u32>
 80178bc:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 80178be:	2b00      	cmp	r3, #0
 80178c0:	d105      	bne.n	80178ce <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 80178c2:	68bb      	ldr	r3, [r7, #8]
 80178c4:	681b      	ldr	r3, [r3, #0]
 80178c6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 80178ca:	2be0      	cmp	r3, #224	; 0xe0
 80178cc:	d102      	bne.n	80178d4 <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 80178ce:	f06f 030f 	mvn.w	r3, #15
 80178d2:	e06c      	b.n	80179ae <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 80178d4:	78fb      	ldrb	r3, [r7, #3]
 80178d6:	68fa      	ldr	r2, [r7, #12]
 80178d8:	4619      	mov	r1, r3
 80178da:	68b8      	ldr	r0, [r7, #8]
 80178dc:	f7ff fe56 	bl	801758c <etharp_find_entry>
 80178e0:	4603      	mov	r3, r0
 80178e2:	82fb      	strh	r3, [r7, #22]
  /* bail out if no entry could be found */
  if (i < 0) {
 80178e4:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80178e8:	2b00      	cmp	r3, #0
 80178ea:	da02      	bge.n	80178f2 <etharp_update_arp_entry+0x76>
    return (err_t)i;
 80178ec:	8afb      	ldrh	r3, [r7, #22]
 80178ee:	b25b      	sxtb	r3, r3
 80178f0:	e05d      	b.n	80179ae <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 80178f2:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80178f6:	4933      	ldr	r1, [pc, #204]	; (80179c4 <etharp_update_arp_entry+0x148>)
 80178f8:	4613      	mov	r3, r2
 80178fa:	005b      	lsls	r3, r3, #1
 80178fc:	4413      	add	r3, r2
 80178fe:	00db      	lsls	r3, r3, #3
 8017900:	440b      	add	r3, r1
 8017902:	3314      	adds	r3, #20
 8017904:	2202      	movs	r2, #2
 8017906:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 8017908:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801790c:	492d      	ldr	r1, [pc, #180]	; (80179c4 <etharp_update_arp_entry+0x148>)
 801790e:	4613      	mov	r3, r2
 8017910:	005b      	lsls	r3, r3, #1
 8017912:	4413      	add	r3, r2
 8017914:	00db      	lsls	r3, r3, #3
 8017916:	440b      	add	r3, r1
 8017918:	3308      	adds	r3, #8
 801791a:	68fa      	ldr	r2, [r7, #12]
 801791c:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", i));
  /* update address */
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 801791e:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8017922:	4613      	mov	r3, r2
 8017924:	005b      	lsls	r3, r3, #1
 8017926:	4413      	add	r3, r2
 8017928:	00db      	lsls	r3, r3, #3
 801792a:	3308      	adds	r3, #8
 801792c:	4a25      	ldr	r2, [pc, #148]	; (80179c4 <etharp_update_arp_entry+0x148>)
 801792e:	4413      	add	r3, r2
 8017930:	3304      	adds	r3, #4
 8017932:	2206      	movs	r2, #6
 8017934:	6879      	ldr	r1, [r7, #4]
 8017936:	4618      	mov	r0, r3
 8017938:	f002 fb0d 	bl	8019f56 <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 801793c:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8017940:	4920      	ldr	r1, [pc, #128]	; (80179c4 <etharp_update_arp_entry+0x148>)
 8017942:	4613      	mov	r3, r2
 8017944:	005b      	lsls	r3, r3, #1
 8017946:	4413      	add	r3, r2
 8017948:	00db      	lsls	r3, r3, #3
 801794a:	440b      	add	r3, r1
 801794c:	3312      	adds	r3, #18
 801794e:	2200      	movs	r2, #0
 8017950:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 8017952:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8017956:	491b      	ldr	r1, [pc, #108]	; (80179c4 <etharp_update_arp_entry+0x148>)
 8017958:	4613      	mov	r3, r2
 801795a:	005b      	lsls	r3, r3, #1
 801795c:	4413      	add	r3, r2
 801795e:	00db      	lsls	r3, r3, #3
 8017960:	440b      	add	r3, r1
 8017962:	681b      	ldr	r3, [r3, #0]
 8017964:	2b00      	cmp	r3, #0
 8017966:	d021      	beq.n	80179ac <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 8017968:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801796c:	4915      	ldr	r1, [pc, #84]	; (80179c4 <etharp_update_arp_entry+0x148>)
 801796e:	4613      	mov	r3, r2
 8017970:	005b      	lsls	r3, r3, #1
 8017972:	4413      	add	r3, r2
 8017974:	00db      	lsls	r3, r3, #3
 8017976:	440b      	add	r3, r1
 8017978:	681b      	ldr	r3, [r3, #0]
 801797a:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 801797c:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8017980:	4910      	ldr	r1, [pc, #64]	; (80179c4 <etharp_update_arp_entry+0x148>)
 8017982:	4613      	mov	r3, r2
 8017984:	005b      	lsls	r3, r3, #1
 8017986:	4413      	add	r3, r2
 8017988:	00db      	lsls	r3, r3, #3
 801798a:	440b      	add	r3, r1
 801798c:	2200      	movs	r2, #0
 801798e:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 8017990:	68fb      	ldr	r3, [r7, #12]
 8017992:	f103 0222 	add.w	r2, r3, #34	; 0x22
 8017996:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801799a:	9300      	str	r3, [sp, #0]
 801799c:	687b      	ldr	r3, [r7, #4]
 801799e:	6939      	ldr	r1, [r7, #16]
 80179a0:	68f8      	ldr	r0, [r7, #12]
 80179a2:	f001 ff8b 	bl	80198bc <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 80179a6:	6938      	ldr	r0, [r7, #16]
 80179a8:	f7f8 fb60 	bl	801006c <pbuf_free>
  }
  return ERR_OK;
 80179ac:	2300      	movs	r3, #0
}
 80179ae:	4618      	mov	r0, r3
 80179b0:	3718      	adds	r7, #24
 80179b2:	46bd      	mov	sp, r7
 80179b4:	bd80      	pop	{r7, pc}
 80179b6:	bf00      	nop
 80179b8:	0802250c 	.word	0x0802250c
 80179bc:	08022604 	.word	0x08022604
 80179c0:	08022584 	.word	0x08022584
 80179c4:	200008d4 	.word	0x200008d4

080179c8 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 80179c8:	b580      	push	{r7, lr}
 80179ca:	b084      	sub	sp, #16
 80179cc:	af00      	add	r7, sp, #0
 80179ce:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80179d0:	2300      	movs	r3, #0
 80179d2:	60fb      	str	r3, [r7, #12]
 80179d4:	e01e      	b.n	8017a14 <etharp_cleanup_netif+0x4c>
    u8_t state = arp_table[i].state;
 80179d6:	4913      	ldr	r1, [pc, #76]	; (8017a24 <etharp_cleanup_netif+0x5c>)
 80179d8:	68fa      	ldr	r2, [r7, #12]
 80179da:	4613      	mov	r3, r2
 80179dc:	005b      	lsls	r3, r3, #1
 80179de:	4413      	add	r3, r2
 80179e0:	00db      	lsls	r3, r3, #3
 80179e2:	440b      	add	r3, r1
 80179e4:	3314      	adds	r3, #20
 80179e6:	781b      	ldrb	r3, [r3, #0]
 80179e8:	72fb      	strb	r3, [r7, #11]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 80179ea:	7afb      	ldrb	r3, [r7, #11]
 80179ec:	2b00      	cmp	r3, #0
 80179ee:	d00e      	beq.n	8017a0e <etharp_cleanup_netif+0x46>
 80179f0:	490c      	ldr	r1, [pc, #48]	; (8017a24 <etharp_cleanup_netif+0x5c>)
 80179f2:	68fa      	ldr	r2, [r7, #12]
 80179f4:	4613      	mov	r3, r2
 80179f6:	005b      	lsls	r3, r3, #1
 80179f8:	4413      	add	r3, r2
 80179fa:	00db      	lsls	r3, r3, #3
 80179fc:	440b      	add	r3, r1
 80179fe:	3308      	adds	r3, #8
 8017a00:	681b      	ldr	r3, [r3, #0]
 8017a02:	687a      	ldr	r2, [r7, #4]
 8017a04:	429a      	cmp	r2, r3
 8017a06:	d102      	bne.n	8017a0e <etharp_cleanup_netif+0x46>
      etharp_free_entry(i);
 8017a08:	68f8      	ldr	r0, [r7, #12]
 8017a0a:	f7ff fce5 	bl	80173d8 <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8017a0e:	68fb      	ldr	r3, [r7, #12]
 8017a10:	3301      	adds	r3, #1
 8017a12:	60fb      	str	r3, [r7, #12]
 8017a14:	68fb      	ldr	r3, [r7, #12]
 8017a16:	2b09      	cmp	r3, #9
 8017a18:	dddd      	ble.n	80179d6 <etharp_cleanup_netif+0xe>
    }
  }
}
 8017a1a:	bf00      	nop
 8017a1c:	3710      	adds	r7, #16
 8017a1e:	46bd      	mov	sp, r7
 8017a20:	bd80      	pop	{r7, pc}
 8017a22:	bf00      	nop
 8017a24:	200008d4 	.word	0x200008d4

08017a28 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 8017a28:	b5b0      	push	{r4, r5, r7, lr}
 8017a2a:	b08a      	sub	sp, #40	; 0x28
 8017a2c:	af04      	add	r7, sp, #16
 8017a2e:	6078      	str	r0, [r7, #4]
 8017a30:	6039      	str	r1, [r7, #0]
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 8017a32:	683b      	ldr	r3, [r7, #0]
 8017a34:	2b00      	cmp	r3, #0
 8017a36:	d107      	bne.n	8017a48 <etharp_input+0x20>
 8017a38:	4b3d      	ldr	r3, [pc, #244]	; (8017b30 <etharp_input+0x108>)
 8017a3a:	f240 228a 	movw	r2, #650	; 0x28a
 8017a3e:	493d      	ldr	r1, [pc, #244]	; (8017b34 <etharp_input+0x10c>)
 8017a40:	483d      	ldr	r0, [pc, #244]	; (8017b38 <etharp_input+0x110>)
 8017a42:	f003 f971 	bl	801ad28 <iprintf>
 8017a46:	e06f      	b.n	8017b28 <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 8017a48:	687b      	ldr	r3, [r7, #4]
 8017a4a:	685b      	ldr	r3, [r3, #4]
 8017a4c:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 8017a4e:	693b      	ldr	r3, [r7, #16]
 8017a50:	881b      	ldrh	r3, [r3, #0]
 8017a52:	b29b      	uxth	r3, r3
 8017a54:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8017a58:	d10c      	bne.n	8017a74 <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8017a5a:	693b      	ldr	r3, [r7, #16]
 8017a5c:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 8017a5e:	2b06      	cmp	r3, #6
 8017a60:	d108      	bne.n	8017a74 <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8017a62:	693b      	ldr	r3, [r7, #16]
 8017a64:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8017a66:	2b04      	cmp	r3, #4
 8017a68:	d104      	bne.n	8017a74 <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 8017a6a:	693b      	ldr	r3, [r7, #16]
 8017a6c:	885b      	ldrh	r3, [r3, #2]
 8017a6e:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8017a70:	2b08      	cmp	r3, #8
 8017a72:	d003      	beq.n	8017a7c <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
                 hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 8017a74:	6878      	ldr	r0, [r7, #4]
 8017a76:	f7f8 faf9 	bl	801006c <pbuf_free>
    return;
 8017a7a:	e055      	b.n	8017b28 <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 8017a7c:	693b      	ldr	r3, [r7, #16]
 8017a7e:	330e      	adds	r3, #14
 8017a80:	681b      	ldr	r3, [r3, #0]
 8017a82:	60fb      	str	r3, [r7, #12]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 8017a84:	693b      	ldr	r3, [r7, #16]
 8017a86:	3318      	adds	r3, #24
 8017a88:	681b      	ldr	r3, [r3, #0]
 8017a8a:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8017a8c:	683b      	ldr	r3, [r7, #0]
 8017a8e:	3304      	adds	r3, #4
 8017a90:	681b      	ldr	r3, [r3, #0]
 8017a92:	2b00      	cmp	r3, #0
 8017a94:	d102      	bne.n	8017a9c <etharp_input+0x74>
    for_us = 0;
 8017a96:	2300      	movs	r3, #0
 8017a98:	75fb      	strb	r3, [r7, #23]
 8017a9a:	e009      	b.n	8017ab0 <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 8017a9c:	68ba      	ldr	r2, [r7, #8]
 8017a9e:	683b      	ldr	r3, [r7, #0]
 8017aa0:	3304      	adds	r3, #4
 8017aa2:	681b      	ldr	r3, [r3, #0]
 8017aa4:	429a      	cmp	r2, r3
 8017aa6:	bf0c      	ite	eq
 8017aa8:	2301      	moveq	r3, #1
 8017aaa:	2300      	movne	r3, #0
 8017aac:	b2db      	uxtb	r3, r3
 8017aae:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 8017ab0:	693b      	ldr	r3, [r7, #16]
 8017ab2:	f103 0208 	add.w	r2, r3, #8
 8017ab6:	7dfb      	ldrb	r3, [r7, #23]
 8017ab8:	2b00      	cmp	r3, #0
 8017aba:	d001      	beq.n	8017ac0 <etharp_input+0x98>
 8017abc:	2301      	movs	r3, #1
 8017abe:	e000      	b.n	8017ac2 <etharp_input+0x9a>
 8017ac0:	2302      	movs	r3, #2
 8017ac2:	f107 010c 	add.w	r1, r7, #12
 8017ac6:	6838      	ldr	r0, [r7, #0]
 8017ac8:	f7ff fed8 	bl	801787c <etharp_update_arp_entry>
                          for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 8017acc:	693b      	ldr	r3, [r7, #16]
 8017ace:	88db      	ldrh	r3, [r3, #6]
 8017ad0:	b29b      	uxth	r3, r3
 8017ad2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8017ad6:	d003      	beq.n	8017ae0 <etharp_input+0xb8>
 8017ad8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8017adc:	d01e      	beq.n	8017b1c <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
      break;
    default:
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
      ETHARP_STATS_INC(etharp.err);
      break;
 8017ade:	e020      	b.n	8017b22 <etharp_input+0xfa>
      if (for_us) {
 8017ae0:	7dfb      	ldrb	r3, [r7, #23]
 8017ae2:	2b00      	cmp	r3, #0
 8017ae4:	d01c      	beq.n	8017b20 <etharp_input+0xf8>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 8017ae6:	683b      	ldr	r3, [r7, #0]
 8017ae8:	f103 0022 	add.w	r0, r3, #34	; 0x22
 8017aec:	693b      	ldr	r3, [r7, #16]
 8017aee:	f103 0408 	add.w	r4, r3, #8
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 8017af2:	683b      	ldr	r3, [r7, #0]
 8017af4:	f103 0522 	add.w	r5, r3, #34	; 0x22
 8017af8:	683b      	ldr	r3, [r7, #0]
 8017afa:	3304      	adds	r3, #4
                   &hdr->shwaddr, &sipaddr,
 8017afc:	693a      	ldr	r2, [r7, #16]
 8017afe:	3208      	adds	r2, #8
        etharp_raw(netif,
 8017b00:	2102      	movs	r1, #2
 8017b02:	9103      	str	r1, [sp, #12]
 8017b04:	f107 010c 	add.w	r1, r7, #12
 8017b08:	9102      	str	r1, [sp, #8]
 8017b0a:	9201      	str	r2, [sp, #4]
 8017b0c:	9300      	str	r3, [sp, #0]
 8017b0e:	462b      	mov	r3, r5
 8017b10:	4622      	mov	r2, r4
 8017b12:	4601      	mov	r1, r0
 8017b14:	6838      	ldr	r0, [r7, #0]
 8017b16:	f000 faeb 	bl	80180f0 <etharp_raw>
      break;
 8017b1a:	e001      	b.n	8017b20 <etharp_input+0xf8>
      break;
 8017b1c:	bf00      	nop
 8017b1e:	e000      	b.n	8017b22 <etharp_input+0xfa>
      break;
 8017b20:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 8017b22:	6878      	ldr	r0, [r7, #4]
 8017b24:	f7f8 faa2 	bl	801006c <pbuf_free>
}
 8017b28:	3718      	adds	r7, #24
 8017b2a:	46bd      	mov	sp, r7
 8017b2c:	bdb0      	pop	{r4, r5, r7, pc}
 8017b2e:	bf00      	nop
 8017b30:	0802250c 	.word	0x0802250c
 8017b34:	0802265c 	.word	0x0802265c
 8017b38:	08022584 	.word	0x08022584

08017b3c <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, netif_addr_idx_t arp_idx)
{
 8017b3c:	b580      	push	{r7, lr}
 8017b3e:	b086      	sub	sp, #24
 8017b40:	af02      	add	r7, sp, #8
 8017b42:	60f8      	str	r0, [r7, #12]
 8017b44:	60b9      	str	r1, [r7, #8]
 8017b46:	4613      	mov	r3, r2
 8017b48:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 8017b4a:	79fa      	ldrb	r2, [r7, #7]
 8017b4c:	4944      	ldr	r1, [pc, #272]	; (8017c60 <etharp_output_to_arp_index+0x124>)
 8017b4e:	4613      	mov	r3, r2
 8017b50:	005b      	lsls	r3, r3, #1
 8017b52:	4413      	add	r3, r2
 8017b54:	00db      	lsls	r3, r3, #3
 8017b56:	440b      	add	r3, r1
 8017b58:	3314      	adds	r3, #20
 8017b5a:	781b      	ldrb	r3, [r3, #0]
 8017b5c:	2b01      	cmp	r3, #1
 8017b5e:	d806      	bhi.n	8017b6e <etharp_output_to_arp_index+0x32>
 8017b60:	4b40      	ldr	r3, [pc, #256]	; (8017c64 <etharp_output_to_arp_index+0x128>)
 8017b62:	f240 22ef 	movw	r2, #751	; 0x2ef
 8017b66:	4940      	ldr	r1, [pc, #256]	; (8017c68 <etharp_output_to_arp_index+0x12c>)
 8017b68:	4840      	ldr	r0, [pc, #256]	; (8017c6c <etharp_output_to_arp_index+0x130>)
 8017b6a:	f003 f8dd 	bl	801ad28 <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 8017b6e:	79fa      	ldrb	r2, [r7, #7]
 8017b70:	493b      	ldr	r1, [pc, #236]	; (8017c60 <etharp_output_to_arp_index+0x124>)
 8017b72:	4613      	mov	r3, r2
 8017b74:	005b      	lsls	r3, r3, #1
 8017b76:	4413      	add	r3, r2
 8017b78:	00db      	lsls	r3, r3, #3
 8017b7a:	440b      	add	r3, r1
 8017b7c:	3314      	adds	r3, #20
 8017b7e:	781b      	ldrb	r3, [r3, #0]
 8017b80:	2b02      	cmp	r3, #2
 8017b82:	d153      	bne.n	8017c2c <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 8017b84:	79fa      	ldrb	r2, [r7, #7]
 8017b86:	4936      	ldr	r1, [pc, #216]	; (8017c60 <etharp_output_to_arp_index+0x124>)
 8017b88:	4613      	mov	r3, r2
 8017b8a:	005b      	lsls	r3, r3, #1
 8017b8c:	4413      	add	r3, r2
 8017b8e:	00db      	lsls	r3, r3, #3
 8017b90:	440b      	add	r3, r1
 8017b92:	3312      	adds	r3, #18
 8017b94:	881b      	ldrh	r3, [r3, #0]
 8017b96:	f5b3 7f8e 	cmp.w	r3, #284	; 0x11c
 8017b9a:	d919      	bls.n	8017bd0 <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 8017b9c:	79fa      	ldrb	r2, [r7, #7]
 8017b9e:	4613      	mov	r3, r2
 8017ba0:	005b      	lsls	r3, r3, #1
 8017ba2:	4413      	add	r3, r2
 8017ba4:	00db      	lsls	r3, r3, #3
 8017ba6:	4a2e      	ldr	r2, [pc, #184]	; (8017c60 <etharp_output_to_arp_index+0x124>)
 8017ba8:	4413      	add	r3, r2
 8017baa:	3304      	adds	r3, #4
 8017bac:	4619      	mov	r1, r3
 8017bae:	68f8      	ldr	r0, [r7, #12]
 8017bb0:	f000 fb4c 	bl	801824c <etharp_request>
 8017bb4:	4603      	mov	r3, r0
 8017bb6:	2b00      	cmp	r3, #0
 8017bb8:	d138      	bne.n	8017c2c <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8017bba:	79fa      	ldrb	r2, [r7, #7]
 8017bbc:	4928      	ldr	r1, [pc, #160]	; (8017c60 <etharp_output_to_arp_index+0x124>)
 8017bbe:	4613      	mov	r3, r2
 8017bc0:	005b      	lsls	r3, r3, #1
 8017bc2:	4413      	add	r3, r2
 8017bc4:	00db      	lsls	r3, r3, #3
 8017bc6:	440b      	add	r3, r1
 8017bc8:	3314      	adds	r3, #20
 8017bca:	2203      	movs	r2, #3
 8017bcc:	701a      	strb	r2, [r3, #0]
 8017bce:	e02d      	b.n	8017c2c <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 8017bd0:	79fa      	ldrb	r2, [r7, #7]
 8017bd2:	4923      	ldr	r1, [pc, #140]	; (8017c60 <etharp_output_to_arp_index+0x124>)
 8017bd4:	4613      	mov	r3, r2
 8017bd6:	005b      	lsls	r3, r3, #1
 8017bd8:	4413      	add	r3, r2
 8017bda:	00db      	lsls	r3, r3, #3
 8017bdc:	440b      	add	r3, r1
 8017bde:	3312      	adds	r3, #18
 8017be0:	881b      	ldrh	r3, [r3, #0]
 8017be2:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 8017be6:	d321      	bcc.n	8017c2c <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 8017be8:	79fa      	ldrb	r2, [r7, #7]
 8017bea:	4613      	mov	r3, r2
 8017bec:	005b      	lsls	r3, r3, #1
 8017bee:	4413      	add	r3, r2
 8017bf0:	00db      	lsls	r3, r3, #3
 8017bf2:	4a1b      	ldr	r2, [pc, #108]	; (8017c60 <etharp_output_to_arp_index+0x124>)
 8017bf4:	4413      	add	r3, r2
 8017bf6:	1d19      	adds	r1, r3, #4
 8017bf8:	79fa      	ldrb	r2, [r7, #7]
 8017bfa:	4613      	mov	r3, r2
 8017bfc:	005b      	lsls	r3, r3, #1
 8017bfe:	4413      	add	r3, r2
 8017c00:	00db      	lsls	r3, r3, #3
 8017c02:	3308      	adds	r3, #8
 8017c04:	4a16      	ldr	r2, [pc, #88]	; (8017c60 <etharp_output_to_arp_index+0x124>)
 8017c06:	4413      	add	r3, r2
 8017c08:	3304      	adds	r3, #4
 8017c0a:	461a      	mov	r2, r3
 8017c0c:	68f8      	ldr	r0, [r7, #12]
 8017c0e:	f000 fafb 	bl	8018208 <etharp_request_dst>
 8017c12:	4603      	mov	r3, r0
 8017c14:	2b00      	cmp	r3, #0
 8017c16:	d109      	bne.n	8017c2c <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8017c18:	79fa      	ldrb	r2, [r7, #7]
 8017c1a:	4911      	ldr	r1, [pc, #68]	; (8017c60 <etharp_output_to_arp_index+0x124>)
 8017c1c:	4613      	mov	r3, r2
 8017c1e:	005b      	lsls	r3, r3, #1
 8017c20:	4413      	add	r3, r2
 8017c22:	00db      	lsls	r3, r3, #3
 8017c24:	440b      	add	r3, r1
 8017c26:	3314      	adds	r3, #20
 8017c28:	2203      	movs	r2, #3
 8017c2a:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 8017c2c:	68fb      	ldr	r3, [r7, #12]
 8017c2e:	f103 0122 	add.w	r1, r3, #34	; 0x22
 8017c32:	79fa      	ldrb	r2, [r7, #7]
 8017c34:	4613      	mov	r3, r2
 8017c36:	005b      	lsls	r3, r3, #1
 8017c38:	4413      	add	r3, r2
 8017c3a:	00db      	lsls	r3, r3, #3
 8017c3c:	3308      	adds	r3, #8
 8017c3e:	4a08      	ldr	r2, [pc, #32]	; (8017c60 <etharp_output_to_arp_index+0x124>)
 8017c40:	4413      	add	r3, r2
 8017c42:	1d1a      	adds	r2, r3, #4
 8017c44:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8017c48:	9300      	str	r3, [sp, #0]
 8017c4a:	4613      	mov	r3, r2
 8017c4c:	460a      	mov	r2, r1
 8017c4e:	68b9      	ldr	r1, [r7, #8]
 8017c50:	68f8      	ldr	r0, [r7, #12]
 8017c52:	f001 fe33 	bl	80198bc <ethernet_output>
 8017c56:	4603      	mov	r3, r0
}
 8017c58:	4618      	mov	r0, r3
 8017c5a:	3710      	adds	r7, #16
 8017c5c:	46bd      	mov	sp, r7
 8017c5e:	bd80      	pop	{r7, pc}
 8017c60:	200008d4 	.word	0x200008d4
 8017c64:	0802250c 	.word	0x0802250c
 8017c68:	0802267c 	.word	0x0802267c
 8017c6c:	08022584 	.word	0x08022584

08017c70 <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 8017c70:	b580      	push	{r7, lr}
 8017c72:	b08a      	sub	sp, #40	; 0x28
 8017c74:	af02      	add	r7, sp, #8
 8017c76:	60f8      	str	r0, [r7, #12]
 8017c78:	60b9      	str	r1, [r7, #8]
 8017c7a:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 8017c7c:	687b      	ldr	r3, [r7, #4]
 8017c7e:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("netif != NULL", netif != NULL);
 8017c80:	68fb      	ldr	r3, [r7, #12]
 8017c82:	2b00      	cmp	r3, #0
 8017c84:	d106      	bne.n	8017c94 <etharp_output+0x24>
 8017c86:	4b73      	ldr	r3, [pc, #460]	; (8017e54 <etharp_output+0x1e4>)
 8017c88:	f240 321e 	movw	r2, #798	; 0x31e
 8017c8c:	4972      	ldr	r1, [pc, #456]	; (8017e58 <etharp_output+0x1e8>)
 8017c8e:	4873      	ldr	r0, [pc, #460]	; (8017e5c <etharp_output+0x1ec>)
 8017c90:	f003 f84a 	bl	801ad28 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 8017c94:	68bb      	ldr	r3, [r7, #8]
 8017c96:	2b00      	cmp	r3, #0
 8017c98:	d106      	bne.n	8017ca8 <etharp_output+0x38>
 8017c9a:	4b6e      	ldr	r3, [pc, #440]	; (8017e54 <etharp_output+0x1e4>)
 8017c9c:	f240 321f 	movw	r2, #799	; 0x31f
 8017ca0:	496f      	ldr	r1, [pc, #444]	; (8017e60 <etharp_output+0x1f0>)
 8017ca2:	486e      	ldr	r0, [pc, #440]	; (8017e5c <etharp_output+0x1ec>)
 8017ca4:	f003 f840 	bl	801ad28 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 8017ca8:	687b      	ldr	r3, [r7, #4]
 8017caa:	2b00      	cmp	r3, #0
 8017cac:	d106      	bne.n	8017cbc <etharp_output+0x4c>
 8017cae:	4b69      	ldr	r3, [pc, #420]	; (8017e54 <etharp_output+0x1e4>)
 8017cb0:	f44f 7248 	mov.w	r2, #800	; 0x320
 8017cb4:	496b      	ldr	r1, [pc, #428]	; (8017e64 <etharp_output+0x1f4>)
 8017cb6:	4869      	ldr	r0, [pc, #420]	; (8017e5c <etharp_output+0x1ec>)
 8017cb8:	f003 f836 	bl	801ad28 <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 8017cbc:	687b      	ldr	r3, [r7, #4]
 8017cbe:	681b      	ldr	r3, [r3, #0]
 8017cc0:	68f9      	ldr	r1, [r7, #12]
 8017cc2:	4618      	mov	r0, r3
 8017cc4:	f000 fef6 	bl	8018ab4 <ip4_addr_isbroadcast_u32>
 8017cc8:	4603      	mov	r3, r0
 8017cca:	2b00      	cmp	r3, #0
 8017ccc:	d002      	beq.n	8017cd4 <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 8017cce:	4b66      	ldr	r3, [pc, #408]	; (8017e68 <etharp_output+0x1f8>)
 8017cd0:	61fb      	str	r3, [r7, #28]
 8017cd2:	e0af      	b.n	8017e34 <etharp_output+0x1c4>
    /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 8017cd4:	687b      	ldr	r3, [r7, #4]
 8017cd6:	681b      	ldr	r3, [r3, #0]
 8017cd8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8017cdc:	2be0      	cmp	r3, #224	; 0xe0
 8017cde:	d118      	bne.n	8017d12 <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 8017ce0:	2301      	movs	r3, #1
 8017ce2:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 8017ce4:	2300      	movs	r3, #0
 8017ce6:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 8017ce8:	235e      	movs	r3, #94	; 0x5e
 8017cea:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 8017cec:	687b      	ldr	r3, [r7, #4]
 8017cee:	3301      	adds	r3, #1
 8017cf0:	781b      	ldrb	r3, [r3, #0]
 8017cf2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8017cf6:	b2db      	uxtb	r3, r3
 8017cf8:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 8017cfa:	687b      	ldr	r3, [r7, #4]
 8017cfc:	3302      	adds	r3, #2
 8017cfe:	781b      	ldrb	r3, [r3, #0]
 8017d00:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 8017d02:	687b      	ldr	r3, [r7, #4]
 8017d04:	3303      	adds	r3, #3
 8017d06:	781b      	ldrb	r3, [r3, #0]
 8017d08:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 8017d0a:	f107 0310 	add.w	r3, r7, #16
 8017d0e:	61fb      	str	r3, [r7, #28]
 8017d10:	e090      	b.n	8017e34 <etharp_output+0x1c4>
    /* unicast destination IP address? */
  } else {
    netif_addr_idx_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8017d12:	687b      	ldr	r3, [r7, #4]
 8017d14:	681a      	ldr	r2, [r3, #0]
 8017d16:	68fb      	ldr	r3, [r7, #12]
 8017d18:	3304      	adds	r3, #4
 8017d1a:	681b      	ldr	r3, [r3, #0]
 8017d1c:	405a      	eors	r2, r3
 8017d1e:	68fb      	ldr	r3, [r7, #12]
 8017d20:	3308      	adds	r3, #8
 8017d22:	681b      	ldr	r3, [r3, #0]
 8017d24:	4013      	ands	r3, r2
 8017d26:	2b00      	cmp	r3, #0
 8017d28:	d012      	beq.n	8017d50 <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 8017d2a:	687b      	ldr	r3, [r7, #4]
 8017d2c:	681b      	ldr	r3, [r3, #0]
 8017d2e:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8017d30:	f64f 62a9 	movw	r2, #65193	; 0xfea9
 8017d34:	4293      	cmp	r3, r2
 8017d36:	d00b      	beq.n	8017d50 <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 8017d38:	68fb      	ldr	r3, [r7, #12]
 8017d3a:	330c      	adds	r3, #12
 8017d3c:	681b      	ldr	r3, [r3, #0]
 8017d3e:	2b00      	cmp	r3, #0
 8017d40:	d003      	beq.n	8017d4a <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 8017d42:	68fb      	ldr	r3, [r7, #12]
 8017d44:	330c      	adds	r3, #12
 8017d46:	61bb      	str	r3, [r7, #24]
 8017d48:	e002      	b.n	8017d50 <etharp_output+0xe0>
            /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 8017d4a:	f06f 0303 	mvn.w	r3, #3
 8017d4e:	e07d      	b.n	8017e4c <etharp_output+0x1dc>
    if (netif->hints != NULL) {
      /* per-pcb cached entry was given */
      netif_addr_idx_t etharp_cached_entry = netif->hints->addr_hint;
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8017d50:	4b46      	ldr	r3, [pc, #280]	; (8017e6c <etharp_output+0x1fc>)
 8017d52:	781b      	ldrb	r3, [r3, #0]
 8017d54:	4619      	mov	r1, r3
 8017d56:	4a46      	ldr	r2, [pc, #280]	; (8017e70 <etharp_output+0x200>)
 8017d58:	460b      	mov	r3, r1
 8017d5a:	005b      	lsls	r3, r3, #1
 8017d5c:	440b      	add	r3, r1
 8017d5e:	00db      	lsls	r3, r3, #3
 8017d60:	4413      	add	r3, r2
 8017d62:	3314      	adds	r3, #20
 8017d64:	781b      	ldrb	r3, [r3, #0]
 8017d66:	2b01      	cmp	r3, #1
 8017d68:	d925      	bls.n	8017db6 <etharp_output+0x146>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
 8017d6a:	4b40      	ldr	r3, [pc, #256]	; (8017e6c <etharp_output+0x1fc>)
 8017d6c:	781b      	ldrb	r3, [r3, #0]
 8017d6e:	4619      	mov	r1, r3
 8017d70:	4a3f      	ldr	r2, [pc, #252]	; (8017e70 <etharp_output+0x200>)
 8017d72:	460b      	mov	r3, r1
 8017d74:	005b      	lsls	r3, r3, #1
 8017d76:	440b      	add	r3, r1
 8017d78:	00db      	lsls	r3, r3, #3
 8017d7a:	4413      	add	r3, r2
 8017d7c:	3308      	adds	r3, #8
 8017d7e:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8017d80:	68fa      	ldr	r2, [r7, #12]
 8017d82:	429a      	cmp	r2, r3
 8017d84:	d117      	bne.n	8017db6 <etharp_output+0x146>
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 8017d86:	69bb      	ldr	r3, [r7, #24]
 8017d88:	681a      	ldr	r2, [r3, #0]
 8017d8a:	4b38      	ldr	r3, [pc, #224]	; (8017e6c <etharp_output+0x1fc>)
 8017d8c:	781b      	ldrb	r3, [r3, #0]
 8017d8e:	4618      	mov	r0, r3
 8017d90:	4937      	ldr	r1, [pc, #220]	; (8017e70 <etharp_output+0x200>)
 8017d92:	4603      	mov	r3, r0
 8017d94:	005b      	lsls	r3, r3, #1
 8017d96:	4403      	add	r3, r0
 8017d98:	00db      	lsls	r3, r3, #3
 8017d9a:	440b      	add	r3, r1
 8017d9c:	3304      	adds	r3, #4
 8017d9e:	681b      	ldr	r3, [r3, #0]
            (arp_table[etharp_cached_entry].netif == netif) &&
 8017da0:	429a      	cmp	r2, r3
 8017da2:	d108      	bne.n	8017db6 <etharp_output+0x146>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 8017da4:	4b31      	ldr	r3, [pc, #196]	; (8017e6c <etharp_output+0x1fc>)
 8017da6:	781b      	ldrb	r3, [r3, #0]
 8017da8:	461a      	mov	r2, r3
 8017daa:	68b9      	ldr	r1, [r7, #8]
 8017dac:	68f8      	ldr	r0, [r7, #12]
 8017dae:	f7ff fec5 	bl	8017b3c <etharp_output_to_arp_index>
 8017db2:	4603      	mov	r3, r0
 8017db4:	e04a      	b.n	8017e4c <etharp_output+0x1dc>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 8017db6:	2300      	movs	r3, #0
 8017db8:	75fb      	strb	r3, [r7, #23]
 8017dba:	e031      	b.n	8017e20 <etharp_output+0x1b0>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 8017dbc:	7dfa      	ldrb	r2, [r7, #23]
 8017dbe:	492c      	ldr	r1, [pc, #176]	; (8017e70 <etharp_output+0x200>)
 8017dc0:	4613      	mov	r3, r2
 8017dc2:	005b      	lsls	r3, r3, #1
 8017dc4:	4413      	add	r3, r2
 8017dc6:	00db      	lsls	r3, r3, #3
 8017dc8:	440b      	add	r3, r1
 8017dca:	3314      	adds	r3, #20
 8017dcc:	781b      	ldrb	r3, [r3, #0]
 8017dce:	2b01      	cmp	r3, #1
 8017dd0:	d923      	bls.n	8017e1a <etharp_output+0x1aa>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
 8017dd2:	7dfa      	ldrb	r2, [r7, #23]
 8017dd4:	4926      	ldr	r1, [pc, #152]	; (8017e70 <etharp_output+0x200>)
 8017dd6:	4613      	mov	r3, r2
 8017dd8:	005b      	lsls	r3, r3, #1
 8017dda:	4413      	add	r3, r2
 8017ddc:	00db      	lsls	r3, r3, #3
 8017dde:	440b      	add	r3, r1
 8017de0:	3308      	adds	r3, #8
 8017de2:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 8017de4:	68fa      	ldr	r2, [r7, #12]
 8017de6:	429a      	cmp	r2, r3
 8017de8:	d117      	bne.n	8017e1a <etharp_output+0x1aa>
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 8017dea:	69bb      	ldr	r3, [r7, #24]
 8017dec:	6819      	ldr	r1, [r3, #0]
 8017dee:	7dfa      	ldrb	r2, [r7, #23]
 8017df0:	481f      	ldr	r0, [pc, #124]	; (8017e70 <etharp_output+0x200>)
 8017df2:	4613      	mov	r3, r2
 8017df4:	005b      	lsls	r3, r3, #1
 8017df6:	4413      	add	r3, r2
 8017df8:	00db      	lsls	r3, r3, #3
 8017dfa:	4403      	add	r3, r0
 8017dfc:	3304      	adds	r3, #4
 8017dfe:	681b      	ldr	r3, [r3, #0]
          (arp_table[i].netif == netif) &&
 8017e00:	4299      	cmp	r1, r3
 8017e02:	d10a      	bne.n	8017e1a <etharp_output+0x1aa>
        /* found an existing, stable entry */
        ETHARP_SET_ADDRHINT(netif, i);
 8017e04:	4a19      	ldr	r2, [pc, #100]	; (8017e6c <etharp_output+0x1fc>)
 8017e06:	7dfb      	ldrb	r3, [r7, #23]
 8017e08:	7013      	strb	r3, [r2, #0]
        return etharp_output_to_arp_index(netif, q, i);
 8017e0a:	7dfb      	ldrb	r3, [r7, #23]
 8017e0c:	461a      	mov	r2, r3
 8017e0e:	68b9      	ldr	r1, [r7, #8]
 8017e10:	68f8      	ldr	r0, [r7, #12]
 8017e12:	f7ff fe93 	bl	8017b3c <etharp_output_to_arp_index>
 8017e16:	4603      	mov	r3, r0
 8017e18:	e018      	b.n	8017e4c <etharp_output+0x1dc>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 8017e1a:	7dfb      	ldrb	r3, [r7, #23]
 8017e1c:	3301      	adds	r3, #1
 8017e1e:	75fb      	strb	r3, [r7, #23]
 8017e20:	7dfb      	ldrb	r3, [r7, #23]
 8017e22:	2b09      	cmp	r3, #9
 8017e24:	d9ca      	bls.n	8017dbc <etharp_output+0x14c>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 8017e26:	68ba      	ldr	r2, [r7, #8]
 8017e28:	69b9      	ldr	r1, [r7, #24]
 8017e2a:	68f8      	ldr	r0, [r7, #12]
 8017e2c:	f000 f822 	bl	8017e74 <etharp_query>
 8017e30:	4603      	mov	r3, r0
 8017e32:	e00b      	b.n	8017e4c <etharp_output+0x1dc>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 8017e34:	68fb      	ldr	r3, [r7, #12]
 8017e36:	f103 0222 	add.w	r2, r3, #34	; 0x22
 8017e3a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8017e3e:	9300      	str	r3, [sp, #0]
 8017e40:	69fb      	ldr	r3, [r7, #28]
 8017e42:	68b9      	ldr	r1, [r7, #8]
 8017e44:	68f8      	ldr	r0, [r7, #12]
 8017e46:	f001 fd39 	bl	80198bc <ethernet_output>
 8017e4a:	4603      	mov	r3, r0
}
 8017e4c:	4618      	mov	r0, r3
 8017e4e:	3720      	adds	r7, #32
 8017e50:	46bd      	mov	sp, r7
 8017e52:	bd80      	pop	{r7, pc}
 8017e54:	0802250c 	.word	0x0802250c
 8017e58:	0802265c 	.word	0x0802265c
 8017e5c:	08022584 	.word	0x08022584
 8017e60:	080226ac 	.word	0x080226ac
 8017e64:	0802264c 	.word	0x0802264c
 8017e68:	08024500 	.word	0x08024500
 8017e6c:	200009c4 	.word	0x200009c4
 8017e70:	200008d4 	.word	0x200008d4

08017e74 <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 8017e74:	b580      	push	{r7, lr}
 8017e76:	b08c      	sub	sp, #48	; 0x30
 8017e78:	af02      	add	r7, sp, #8
 8017e7a:	60f8      	str	r0, [r7, #12]
 8017e7c:	60b9      	str	r1, [r7, #8]
 8017e7e:	607a      	str	r2, [r7, #4]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 8017e80:	68fb      	ldr	r3, [r7, #12]
 8017e82:	3322      	adds	r3, #34	; 0x22
 8017e84:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 8017e86:	23ff      	movs	r3, #255	; 0xff
 8017e88:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  int is_new_entry = 0;
 8017e8c:	2300      	movs	r3, #0
 8017e8e:	623b      	str	r3, [r7, #32]
  s16_t i_err;
  netif_addr_idx_t i;

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8017e90:	68bb      	ldr	r3, [r7, #8]
 8017e92:	681b      	ldr	r3, [r3, #0]
 8017e94:	68f9      	ldr	r1, [r7, #12]
 8017e96:	4618      	mov	r0, r3
 8017e98:	f000 fe0c 	bl	8018ab4 <ip4_addr_isbroadcast_u32>
 8017e9c:	4603      	mov	r3, r0
 8017e9e:	2b00      	cmp	r3, #0
 8017ea0:	d10c      	bne.n	8017ebc <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 8017ea2:	68bb      	ldr	r3, [r7, #8]
 8017ea4:	681b      	ldr	r3, [r3, #0]
 8017ea6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8017eaa:	2be0      	cmp	r3, #224	; 0xe0
 8017eac:	d006      	beq.n	8017ebc <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 8017eae:	68bb      	ldr	r3, [r7, #8]
 8017eb0:	2b00      	cmp	r3, #0
 8017eb2:	d003      	beq.n	8017ebc <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 8017eb4:	68bb      	ldr	r3, [r7, #8]
 8017eb6:	681b      	ldr	r3, [r3, #0]
 8017eb8:	2b00      	cmp	r3, #0
 8017eba:	d102      	bne.n	8017ec2 <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 8017ebc:	f06f 030f 	mvn.w	r3, #15
 8017ec0:	e102      	b.n	80180c8 <etharp_query+0x254>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 8017ec2:	68fa      	ldr	r2, [r7, #12]
 8017ec4:	2101      	movs	r1, #1
 8017ec6:	68b8      	ldr	r0, [r7, #8]
 8017ec8:	f7ff fb60 	bl	801758c <etharp_find_entry>
 8017ecc:	4603      	mov	r3, r0
 8017ece:	827b      	strh	r3, [r7, #18]

  /* could not find or create entry? */
  if (i_err < 0) {
 8017ed0:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8017ed4:	2b00      	cmp	r3, #0
 8017ed6:	da02      	bge.n	8017ede <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i_err;
 8017ed8:	8a7b      	ldrh	r3, [r7, #18]
 8017eda:	b25b      	sxtb	r3, r3
 8017edc:	e0f4      	b.n	80180c8 <etharp_query+0x254>
  }
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 8017ede:	8a7b      	ldrh	r3, [r7, #18]
 8017ee0:	2b7e      	cmp	r3, #126	; 0x7e
 8017ee2:	d906      	bls.n	8017ef2 <etharp_query+0x7e>
 8017ee4:	4b7a      	ldr	r3, [pc, #488]	; (80180d0 <etharp_query+0x25c>)
 8017ee6:	f240 32c1 	movw	r2, #961	; 0x3c1
 8017eea:	497a      	ldr	r1, [pc, #488]	; (80180d4 <etharp_query+0x260>)
 8017eec:	487a      	ldr	r0, [pc, #488]	; (80180d8 <etharp_query+0x264>)
 8017eee:	f002 ff1b 	bl	801ad28 <iprintf>
  i = (netif_addr_idx_t)i_err;
 8017ef2:	8a7b      	ldrh	r3, [r7, #18]
 8017ef4:	747b      	strb	r3, [r7, #17]

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 8017ef6:	7c7a      	ldrb	r2, [r7, #17]
 8017ef8:	4978      	ldr	r1, [pc, #480]	; (80180dc <etharp_query+0x268>)
 8017efa:	4613      	mov	r3, r2
 8017efc:	005b      	lsls	r3, r3, #1
 8017efe:	4413      	add	r3, r2
 8017f00:	00db      	lsls	r3, r3, #3
 8017f02:	440b      	add	r3, r1
 8017f04:	3314      	adds	r3, #20
 8017f06:	781b      	ldrb	r3, [r3, #0]
 8017f08:	2b00      	cmp	r3, #0
 8017f0a:	d115      	bne.n	8017f38 <etharp_query+0xc4>
    is_new_entry = 1;
 8017f0c:	2301      	movs	r3, #1
 8017f0e:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 8017f10:	7c7a      	ldrb	r2, [r7, #17]
 8017f12:	4972      	ldr	r1, [pc, #456]	; (80180dc <etharp_query+0x268>)
 8017f14:	4613      	mov	r3, r2
 8017f16:	005b      	lsls	r3, r3, #1
 8017f18:	4413      	add	r3, r2
 8017f1a:	00db      	lsls	r3, r3, #3
 8017f1c:	440b      	add	r3, r1
 8017f1e:	3314      	adds	r3, #20
 8017f20:	2201      	movs	r2, #1
 8017f22:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 8017f24:	7c7a      	ldrb	r2, [r7, #17]
 8017f26:	496d      	ldr	r1, [pc, #436]	; (80180dc <etharp_query+0x268>)
 8017f28:	4613      	mov	r3, r2
 8017f2a:	005b      	lsls	r3, r3, #1
 8017f2c:	4413      	add	r3, r2
 8017f2e:	00db      	lsls	r3, r3, #3
 8017f30:	440b      	add	r3, r1
 8017f32:	3308      	adds	r3, #8
 8017f34:	68fa      	ldr	r2, [r7, #12]
 8017f36:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 8017f38:	7c7a      	ldrb	r2, [r7, #17]
 8017f3a:	4968      	ldr	r1, [pc, #416]	; (80180dc <etharp_query+0x268>)
 8017f3c:	4613      	mov	r3, r2
 8017f3e:	005b      	lsls	r3, r3, #1
 8017f40:	4413      	add	r3, r2
 8017f42:	00db      	lsls	r3, r3, #3
 8017f44:	440b      	add	r3, r1
 8017f46:	3314      	adds	r3, #20
 8017f48:	781b      	ldrb	r3, [r3, #0]
 8017f4a:	2b01      	cmp	r3, #1
 8017f4c:	d011      	beq.n	8017f72 <etharp_query+0xfe>
 8017f4e:	7c7a      	ldrb	r2, [r7, #17]
 8017f50:	4962      	ldr	r1, [pc, #392]	; (80180dc <etharp_query+0x268>)
 8017f52:	4613      	mov	r3, r2
 8017f54:	005b      	lsls	r3, r3, #1
 8017f56:	4413      	add	r3, r2
 8017f58:	00db      	lsls	r3, r3, #3
 8017f5a:	440b      	add	r3, r1
 8017f5c:	3314      	adds	r3, #20
 8017f5e:	781b      	ldrb	r3, [r3, #0]
 8017f60:	2b01      	cmp	r3, #1
 8017f62:	d806      	bhi.n	8017f72 <etharp_query+0xfe>
 8017f64:	4b5a      	ldr	r3, [pc, #360]	; (80180d0 <etharp_query+0x25c>)
 8017f66:	f240 32cf 	movw	r2, #975	; 0x3cf
 8017f6a:	495d      	ldr	r1, [pc, #372]	; (80180e0 <etharp_query+0x26c>)
 8017f6c:	485a      	ldr	r0, [pc, #360]	; (80180d8 <etharp_query+0x264>)
 8017f6e:	f002 fedb 	bl	801ad28 <iprintf>
              ((arp_table[i].state == ETHARP_STATE_PENDING) ||
               (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 8017f72:	6a3b      	ldr	r3, [r7, #32]
 8017f74:	2b00      	cmp	r3, #0
 8017f76:	d102      	bne.n	8017f7e <etharp_query+0x10a>
 8017f78:	687b      	ldr	r3, [r7, #4]
 8017f7a:	2b00      	cmp	r3, #0
 8017f7c:	d10c      	bne.n	8017f98 <etharp_query+0x124>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 8017f7e:	68b9      	ldr	r1, [r7, #8]
 8017f80:	68f8      	ldr	r0, [r7, #12]
 8017f82:	f000 f963 	bl	801824c <etharp_request>
 8017f86:	4603      	mov	r3, r0
 8017f88:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 8017f8c:	687b      	ldr	r3, [r7, #4]
 8017f8e:	2b00      	cmp	r3, #0
 8017f90:	d102      	bne.n	8017f98 <etharp_query+0x124>
      return result;
 8017f92:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8017f96:	e097      	b.n	80180c8 <etharp_query+0x254>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 8017f98:	687b      	ldr	r3, [r7, #4]
 8017f9a:	2b00      	cmp	r3, #0
 8017f9c:	d106      	bne.n	8017fac <etharp_query+0x138>
 8017f9e:	4b4c      	ldr	r3, [pc, #304]	; (80180d0 <etharp_query+0x25c>)
 8017fa0:	f240 32e1 	movw	r2, #993	; 0x3e1
 8017fa4:	494f      	ldr	r1, [pc, #316]	; (80180e4 <etharp_query+0x270>)
 8017fa6:	484c      	ldr	r0, [pc, #304]	; (80180d8 <etharp_query+0x264>)
 8017fa8:	f002 febe 	bl	801ad28 <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 8017fac:	7c7a      	ldrb	r2, [r7, #17]
 8017fae:	494b      	ldr	r1, [pc, #300]	; (80180dc <etharp_query+0x268>)
 8017fb0:	4613      	mov	r3, r2
 8017fb2:	005b      	lsls	r3, r3, #1
 8017fb4:	4413      	add	r3, r2
 8017fb6:	00db      	lsls	r3, r3, #3
 8017fb8:	440b      	add	r3, r1
 8017fba:	3314      	adds	r3, #20
 8017fbc:	781b      	ldrb	r3, [r3, #0]
 8017fbe:	2b01      	cmp	r3, #1
 8017fc0:	d918      	bls.n	8017ff4 <etharp_query+0x180>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_ADDRHINT(netif, i);
 8017fc2:	4a49      	ldr	r2, [pc, #292]	; (80180e8 <etharp_query+0x274>)
 8017fc4:	7c7b      	ldrb	r3, [r7, #17]
 8017fc6:	7013      	strb	r3, [r2, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 8017fc8:	7c7a      	ldrb	r2, [r7, #17]
 8017fca:	4613      	mov	r3, r2
 8017fcc:	005b      	lsls	r3, r3, #1
 8017fce:	4413      	add	r3, r2
 8017fd0:	00db      	lsls	r3, r3, #3
 8017fd2:	3308      	adds	r3, #8
 8017fd4:	4a41      	ldr	r2, [pc, #260]	; (80180dc <etharp_query+0x268>)
 8017fd6:	4413      	add	r3, r2
 8017fd8:	1d1a      	adds	r2, r3, #4
 8017fda:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8017fde:	9300      	str	r3, [sp, #0]
 8017fe0:	4613      	mov	r3, r2
 8017fe2:	697a      	ldr	r2, [r7, #20]
 8017fe4:	6879      	ldr	r1, [r7, #4]
 8017fe6:	68f8      	ldr	r0, [r7, #12]
 8017fe8:	f001 fc68 	bl	80198bc <ethernet_output>
 8017fec:	4603      	mov	r3, r0
 8017fee:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8017ff2:	e067      	b.n	80180c4 <etharp_query+0x250>
    /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 8017ff4:	7c7a      	ldrb	r2, [r7, #17]
 8017ff6:	4939      	ldr	r1, [pc, #228]	; (80180dc <etharp_query+0x268>)
 8017ff8:	4613      	mov	r3, r2
 8017ffa:	005b      	lsls	r3, r3, #1
 8017ffc:	4413      	add	r3, r2
 8017ffe:	00db      	lsls	r3, r3, #3
 8018000:	440b      	add	r3, r1
 8018002:	3314      	adds	r3, #20
 8018004:	781b      	ldrb	r3, [r3, #0]
 8018006:	2b01      	cmp	r3, #1
 8018008:	d15c      	bne.n	80180c4 <etharp_query+0x250>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 801800a:	2300      	movs	r3, #0
 801800c:	61bb      	str	r3, [r7, #24]
    /* IF q includes a pbuf that must be copied, copy the whole chain into a
     * new PBUF_RAM. See the definition of PBUF_NEEDS_COPY for details. */
    p = q;
 801800e:	687b      	ldr	r3, [r7, #4]
 8018010:	61fb      	str	r3, [r7, #28]
    while (p) {
 8018012:	e01c      	b.n	801804e <etharp_query+0x1da>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 8018014:	69fb      	ldr	r3, [r7, #28]
 8018016:	895a      	ldrh	r2, [r3, #10]
 8018018:	69fb      	ldr	r3, [r7, #28]
 801801a:	891b      	ldrh	r3, [r3, #8]
 801801c:	429a      	cmp	r2, r3
 801801e:	d10a      	bne.n	8018036 <etharp_query+0x1c2>
 8018020:	69fb      	ldr	r3, [r7, #28]
 8018022:	681b      	ldr	r3, [r3, #0]
 8018024:	2b00      	cmp	r3, #0
 8018026:	d006      	beq.n	8018036 <etharp_query+0x1c2>
 8018028:	4b29      	ldr	r3, [pc, #164]	; (80180d0 <etharp_query+0x25c>)
 801802a:	f240 32f1 	movw	r2, #1009	; 0x3f1
 801802e:	492f      	ldr	r1, [pc, #188]	; (80180ec <etharp_query+0x278>)
 8018030:	4829      	ldr	r0, [pc, #164]	; (80180d8 <etharp_query+0x264>)
 8018032:	f002 fe79 	bl	801ad28 <iprintf>
      if (PBUF_NEEDS_COPY(p)) {
 8018036:	69fb      	ldr	r3, [r7, #28]
 8018038:	7b1b      	ldrb	r3, [r3, #12]
 801803a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801803e:	2b00      	cmp	r3, #0
 8018040:	d002      	beq.n	8018048 <etharp_query+0x1d4>
        copy_needed = 1;
 8018042:	2301      	movs	r3, #1
 8018044:	61bb      	str	r3, [r7, #24]
        break;
 8018046:	e005      	b.n	8018054 <etharp_query+0x1e0>
      }
      p = p->next;
 8018048:	69fb      	ldr	r3, [r7, #28]
 801804a:	681b      	ldr	r3, [r3, #0]
 801804c:	61fb      	str	r3, [r7, #28]
    while (p) {
 801804e:	69fb      	ldr	r3, [r7, #28]
 8018050:	2b00      	cmp	r3, #0
 8018052:	d1df      	bne.n	8018014 <etharp_query+0x1a0>
    }
    if (copy_needed) {
 8018054:	69bb      	ldr	r3, [r7, #24]
 8018056:	2b00      	cmp	r3, #0
 8018058:	d007      	beq.n	801806a <etharp_query+0x1f6>
      /* copy the whole packet into new pbufs */
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 801805a:	687a      	ldr	r2, [r7, #4]
 801805c:	f44f 7120 	mov.w	r1, #640	; 0x280
 8018060:	200e      	movs	r0, #14
 8018062:	f7f8 fa7b 	bl	801055c <pbuf_clone>
 8018066:	61f8      	str	r0, [r7, #28]
 8018068:	e004      	b.n	8018074 <etharp_query+0x200>
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 801806a:	687b      	ldr	r3, [r7, #4]
 801806c:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 801806e:	69f8      	ldr	r0, [r7, #28]
 8018070:	f7f8 f8a2 	bl	80101b8 <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 8018074:	69fb      	ldr	r3, [r7, #28]
 8018076:	2b00      	cmp	r3, #0
 8018078:	d021      	beq.n	80180be <etharp_query+0x24a>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 801807a:	7c7a      	ldrb	r2, [r7, #17]
 801807c:	4917      	ldr	r1, [pc, #92]	; (80180dc <etharp_query+0x268>)
 801807e:	4613      	mov	r3, r2
 8018080:	005b      	lsls	r3, r3, #1
 8018082:	4413      	add	r3, r2
 8018084:	00db      	lsls	r3, r3, #3
 8018086:	440b      	add	r3, r1
 8018088:	681b      	ldr	r3, [r3, #0]
 801808a:	2b00      	cmp	r3, #0
 801808c:	d00a      	beq.n	80180a4 <etharp_query+0x230>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
        pbuf_free(arp_table[i].q);
 801808e:	7c7a      	ldrb	r2, [r7, #17]
 8018090:	4912      	ldr	r1, [pc, #72]	; (80180dc <etharp_query+0x268>)
 8018092:	4613      	mov	r3, r2
 8018094:	005b      	lsls	r3, r3, #1
 8018096:	4413      	add	r3, r2
 8018098:	00db      	lsls	r3, r3, #3
 801809a:	440b      	add	r3, r1
 801809c:	681b      	ldr	r3, [r3, #0]
 801809e:	4618      	mov	r0, r3
 80180a0:	f7f7 ffe4 	bl	801006c <pbuf_free>
      }
      arp_table[i].q = p;
 80180a4:	7c7a      	ldrb	r2, [r7, #17]
 80180a6:	490d      	ldr	r1, [pc, #52]	; (80180dc <etharp_query+0x268>)
 80180a8:	4613      	mov	r3, r2
 80180aa:	005b      	lsls	r3, r3, #1
 80180ac:	4413      	add	r3, r2
 80180ae:	00db      	lsls	r3, r3, #3
 80180b0:	440b      	add	r3, r1
 80180b2:	69fa      	ldr	r2, [r7, #28]
 80180b4:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 80180b6:	2300      	movs	r3, #0
 80180b8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80180bc:	e002      	b.n	80180c4 <etharp_query+0x250>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 80180be:	23ff      	movs	r3, #255	; 0xff
 80180c0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }
  return result;
 80180c4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 80180c8:	4618      	mov	r0, r3
 80180ca:	3728      	adds	r7, #40	; 0x28
 80180cc:	46bd      	mov	sp, r7
 80180ce:	bd80      	pop	{r7, pc}
 80180d0:	0802250c 	.word	0x0802250c
 80180d4:	080226b8 	.word	0x080226b8
 80180d8:	08022584 	.word	0x08022584
 80180dc:	200008d4 	.word	0x200008d4
 80180e0:	080226c8 	.word	0x080226c8
 80180e4:	080226ac 	.word	0x080226ac
 80180e8:	200009c4 	.word	0x200009c4
 80180ec:	080226f0 	.word	0x080226f0

080180f0 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 80180f0:	b580      	push	{r7, lr}
 80180f2:	b08a      	sub	sp, #40	; 0x28
 80180f4:	af02      	add	r7, sp, #8
 80180f6:	60f8      	str	r0, [r7, #12]
 80180f8:	60b9      	str	r1, [r7, #8]
 80180fa:	607a      	str	r2, [r7, #4]
 80180fc:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 80180fe:	2300      	movs	r3, #0
 8018100:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 8018102:	68fb      	ldr	r3, [r7, #12]
 8018104:	2b00      	cmp	r3, #0
 8018106:	d106      	bne.n	8018116 <etharp_raw+0x26>
 8018108:	4b3a      	ldr	r3, [pc, #232]	; (80181f4 <etharp_raw+0x104>)
 801810a:	f240 4257 	movw	r2, #1111	; 0x457
 801810e:	493a      	ldr	r1, [pc, #232]	; (80181f8 <etharp_raw+0x108>)
 8018110:	483a      	ldr	r0, [pc, #232]	; (80181fc <etharp_raw+0x10c>)
 8018112:	f002 fe09 	bl	801ad28 <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 8018116:	f44f 7220 	mov.w	r2, #640	; 0x280
 801811a:	211c      	movs	r1, #28
 801811c:	200e      	movs	r0, #14
 801811e:	f7f7 fcc5 	bl	800faac <pbuf_alloc>
 8018122:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 8018124:	69bb      	ldr	r3, [r7, #24]
 8018126:	2b00      	cmp	r3, #0
 8018128:	d102      	bne.n	8018130 <etharp_raw+0x40>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 801812a:	f04f 33ff 	mov.w	r3, #4294967295
 801812e:	e05d      	b.n	80181ec <etharp_raw+0xfc>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 8018130:	69bb      	ldr	r3, [r7, #24]
 8018132:	895b      	ldrh	r3, [r3, #10]
 8018134:	2b1b      	cmp	r3, #27
 8018136:	d806      	bhi.n	8018146 <etharp_raw+0x56>
 8018138:	4b2e      	ldr	r3, [pc, #184]	; (80181f4 <etharp_raw+0x104>)
 801813a:	f240 4263 	movw	r2, #1123	; 0x463
 801813e:	4930      	ldr	r1, [pc, #192]	; (8018200 <etharp_raw+0x110>)
 8018140:	482e      	ldr	r0, [pc, #184]	; (80181fc <etharp_raw+0x10c>)
 8018142:	f002 fdf1 	bl	801ad28 <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 8018146:	69bb      	ldr	r3, [r7, #24]
 8018148:	685b      	ldr	r3, [r3, #4]
 801814a:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 801814c:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801814e:	4618      	mov	r0, r3
 8018150:	f7f6 fc5c 	bl	800ea0c <lwip_htons>
 8018154:	4603      	mov	r3, r0
 8018156:	461a      	mov	r2, r3
 8018158:	697b      	ldr	r3, [r7, #20]
 801815a:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 801815c:	68fb      	ldr	r3, [r7, #12]
 801815e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8018162:	2b06      	cmp	r3, #6
 8018164:	d006      	beq.n	8018174 <etharp_raw+0x84>
 8018166:	4b23      	ldr	r3, [pc, #140]	; (80181f4 <etharp_raw+0x104>)
 8018168:	f240 426a 	movw	r2, #1130	; 0x46a
 801816c:	4925      	ldr	r1, [pc, #148]	; (8018204 <etharp_raw+0x114>)
 801816e:	4823      	ldr	r0, [pc, #140]	; (80181fc <etharp_raw+0x10c>)
 8018170:	f002 fdda 	bl	801ad28 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 8018174:	697b      	ldr	r3, [r7, #20]
 8018176:	3308      	adds	r3, #8
 8018178:	2206      	movs	r2, #6
 801817a:	6839      	ldr	r1, [r7, #0]
 801817c:	4618      	mov	r0, r3
 801817e:	f001 feea 	bl	8019f56 <memcpy>
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 8018182:	697b      	ldr	r3, [r7, #20]
 8018184:	3312      	adds	r3, #18
 8018186:	2206      	movs	r2, #6
 8018188:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801818a:	4618      	mov	r0, r3
 801818c:	f001 fee3 	bl	8019f56 <memcpy>
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 8018190:	697b      	ldr	r3, [r7, #20]
 8018192:	330e      	adds	r3, #14
 8018194:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8018196:	6812      	ldr	r2, [r2, #0]
 8018198:	601a      	str	r2, [r3, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 801819a:	697b      	ldr	r3, [r7, #20]
 801819c:	3318      	adds	r3, #24
 801819e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80181a0:	6812      	ldr	r2, [r2, #0]
 80181a2:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 80181a4:	697b      	ldr	r3, [r7, #20]
 80181a6:	2200      	movs	r2, #0
 80181a8:	701a      	strb	r2, [r3, #0]
 80181aa:	2200      	movs	r2, #0
 80181ac:	f042 0201 	orr.w	r2, r2, #1
 80181b0:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 80181b2:	697b      	ldr	r3, [r7, #20]
 80181b4:	2200      	movs	r2, #0
 80181b6:	f042 0208 	orr.w	r2, r2, #8
 80181ba:	709a      	strb	r2, [r3, #2]
 80181bc:	2200      	movs	r2, #0
 80181be:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 80181c0:	697b      	ldr	r3, [r7, #20]
 80181c2:	2206      	movs	r2, #6
 80181c4:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 80181c6:	697b      	ldr	r3, [r7, #20]
 80181c8:	2204      	movs	r2, #4
 80181ca:	715a      	strb	r2, [r3, #5]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 80181cc:	f640 0306 	movw	r3, #2054	; 0x806
 80181d0:	9300      	str	r3, [sp, #0]
 80181d2:	687b      	ldr	r3, [r7, #4]
 80181d4:	68ba      	ldr	r2, [r7, #8]
 80181d6:	69b9      	ldr	r1, [r7, #24]
 80181d8:	68f8      	ldr	r0, [r7, #12]
 80181da:	f001 fb6f 	bl	80198bc <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 80181de:	69b8      	ldr	r0, [r7, #24]
 80181e0:	f7f7 ff44 	bl	801006c <pbuf_free>
  p = NULL;
 80181e4:	2300      	movs	r3, #0
 80181e6:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 80181e8:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 80181ec:	4618      	mov	r0, r3
 80181ee:	3720      	adds	r7, #32
 80181f0:	46bd      	mov	sp, r7
 80181f2:	bd80      	pop	{r7, pc}
 80181f4:	0802250c 	.word	0x0802250c
 80181f8:	0802265c 	.word	0x0802265c
 80181fc:	08022584 	.word	0x08022584
 8018200:	0802270c 	.word	0x0802270c
 8018204:	08022740 	.word	0x08022740

08018208 <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
 8018208:	b580      	push	{r7, lr}
 801820a:	b088      	sub	sp, #32
 801820c:	af04      	add	r7, sp, #16
 801820e:	60f8      	str	r0, [r7, #12]
 8018210:	60b9      	str	r1, [r7, #8]
 8018212:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8018214:	68fb      	ldr	r3, [r7, #12]
 8018216:	f103 0122 	add.w	r1, r3, #34	; 0x22
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 801821a:	68fb      	ldr	r3, [r7, #12]
 801821c:	f103 0022 	add.w	r0, r3, #34	; 0x22
 8018220:	68fb      	ldr	r3, [r7, #12]
 8018222:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8018224:	2201      	movs	r2, #1
 8018226:	9203      	str	r2, [sp, #12]
 8018228:	68ba      	ldr	r2, [r7, #8]
 801822a:	9202      	str	r2, [sp, #8]
 801822c:	4a06      	ldr	r2, [pc, #24]	; (8018248 <etharp_request_dst+0x40>)
 801822e:	9201      	str	r2, [sp, #4]
 8018230:	9300      	str	r3, [sp, #0]
 8018232:	4603      	mov	r3, r0
 8018234:	687a      	ldr	r2, [r7, #4]
 8018236:	68f8      	ldr	r0, [r7, #12]
 8018238:	f7ff ff5a 	bl	80180f0 <etharp_raw>
 801823c:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 801823e:	4618      	mov	r0, r3
 8018240:	3710      	adds	r7, #16
 8018242:	46bd      	mov	sp, r7
 8018244:	bd80      	pop	{r7, pc}
 8018246:	bf00      	nop
 8018248:	08024508 	.word	0x08024508

0801824c <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 801824c:	b580      	push	{r7, lr}
 801824e:	b082      	sub	sp, #8
 8018250:	af00      	add	r7, sp, #0
 8018252:	6078      	str	r0, [r7, #4]
 8018254:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 8018256:	4a05      	ldr	r2, [pc, #20]	; (801826c <etharp_request+0x20>)
 8018258:	6839      	ldr	r1, [r7, #0]
 801825a:	6878      	ldr	r0, [r7, #4]
 801825c:	f7ff ffd4 	bl	8018208 <etharp_request_dst>
 8018260:	4603      	mov	r3, r0
}
 8018262:	4618      	mov	r0, r3
 8018264:	3708      	adds	r7, #8
 8018266:	46bd      	mov	sp, r7
 8018268:	bd80      	pop	{r7, pc}
 801826a:	bf00      	nop
 801826c:	08024500 	.word	0x08024500

08018270 <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 8018270:	b580      	push	{r7, lr}
 8018272:	b08e      	sub	sp, #56	; 0x38
 8018274:	af04      	add	r7, sp, #16
 8018276:	6078      	str	r0, [r7, #4]
 8018278:	6039      	str	r1, [r7, #0]
  const ip4_addr_t *src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 801827a:	4b79      	ldr	r3, [pc, #484]	; (8018460 <icmp_input+0x1f0>)
 801827c:	689b      	ldr	r3, [r3, #8]
 801827e:	627b      	str	r3, [r7, #36]	; 0x24
  hlen = IPH_HL_BYTES(iphdr_in);
 8018280:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018282:	781b      	ldrb	r3, [r3, #0]
 8018284:	f003 030f 	and.w	r3, r3, #15
 8018288:	b2db      	uxtb	r3, r3
 801828a:	009b      	lsls	r3, r3, #2
 801828c:	b2db      	uxtb	r3, r3
 801828e:	847b      	strh	r3, [r7, #34]	; 0x22
  if (hlen < IP_HLEN) {
 8018290:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8018292:	2b13      	cmp	r3, #19
 8018294:	f240 80cd 	bls.w	8018432 <icmp_input+0x1c2>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t) * 2) {
 8018298:	687b      	ldr	r3, [r7, #4]
 801829a:	895b      	ldrh	r3, [r3, #10]
 801829c:	2b03      	cmp	r3, #3
 801829e:	f240 80ca 	bls.w	8018436 <icmp_input+0x1c6>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 80182a2:	687b      	ldr	r3, [r7, #4]
 80182a4:	685b      	ldr	r3, [r3, #4]
 80182a6:	781b      	ldrb	r3, [r3, #0]
 80182a8:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload) + 1);
  /* if debug is enabled but debug statement below is somehow disabled: */
  LWIP_UNUSED_ARG(code);
#endif /* LWIP_DEBUG */
  switch (type) {
 80182ac:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 80182b0:	2b00      	cmp	r3, #0
 80182b2:	f000 80b7 	beq.w	8018424 <icmp_input+0x1b4>
 80182b6:	2b08      	cmp	r3, #8
 80182b8:	f040 80b7 	bne.w	801842a <icmp_input+0x1ba>
         (as obviously, an echo request has been sent, too). */
      MIB2_STATS_INC(mib2.icmpinechoreps);
      break;
    case ICMP_ECHO:
      MIB2_STATS_INC(mib2.icmpinechos);
      src = ip4_current_dest_addr();
 80182bc:	4b69      	ldr	r3, [pc, #420]	; (8018464 <icmp_input+0x1f4>)
 80182be:	61fb      	str	r3, [r7, #28]
      /* multicast destination address? */
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 80182c0:	4b67      	ldr	r3, [pc, #412]	; (8018460 <icmp_input+0x1f0>)
 80182c2:	695b      	ldr	r3, [r3, #20]
 80182c4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80182c8:	2be0      	cmp	r3, #224	; 0xe0
 80182ca:	f000 80bb 	beq.w	8018444 <icmp_input+0x1d4>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
        goto icmperr;
#endif /* LWIP_MULTICAST_PING */
      }
      /* broadcast destination address? */
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 80182ce:	4b64      	ldr	r3, [pc, #400]	; (8018460 <icmp_input+0x1f0>)
 80182d0:	695a      	ldr	r2, [r3, #20]
 80182d2:	4b63      	ldr	r3, [pc, #396]	; (8018460 <icmp_input+0x1f0>)
 80182d4:	681b      	ldr	r3, [r3, #0]
 80182d6:	4619      	mov	r1, r3
 80182d8:	4610      	mov	r0, r2
 80182da:	f000 fbeb 	bl	8018ab4 <ip4_addr_isbroadcast_u32>
 80182de:	4603      	mov	r3, r0
 80182e0:	2b00      	cmp	r3, #0
 80182e2:	f040 80b1 	bne.w	8018448 <icmp_input+0x1d8>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
        goto icmperr;
#endif /* LWIP_BROADCAST_PING */
      }
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 80182e6:	687b      	ldr	r3, [r7, #4]
 80182e8:	891b      	ldrh	r3, [r3, #8]
 80182ea:	2b07      	cmp	r3, #7
 80182ec:	f240 80a5 	bls.w	801843a <icmp_input+0x1ca>
          return;
        }
      }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 80182f0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80182f2:	330e      	adds	r3, #14
 80182f4:	4619      	mov	r1, r3
 80182f6:	6878      	ldr	r0, [r7, #4]
 80182f8:	f7f7 fe22 	bl	800ff40 <pbuf_add_header>
 80182fc:	4603      	mov	r3, r0
 80182fe:	2b00      	cmp	r3, #0
 8018300:	d04b      	beq.n	801839a <icmp_input+0x12a>
        /* p is not big enough to contain link headers
         * allocate a new one and copy p into it
         */
        struct pbuf *r;
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 8018302:	687b      	ldr	r3, [r7, #4]
 8018304:	891a      	ldrh	r2, [r3, #8]
 8018306:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8018308:	4413      	add	r3, r2
 801830a:	837b      	strh	r3, [r7, #26]
        if (alloc_len < p->tot_len) {
 801830c:	687b      	ldr	r3, [r7, #4]
 801830e:	891b      	ldrh	r3, [r3, #8]
 8018310:	8b7a      	ldrh	r2, [r7, #26]
 8018312:	429a      	cmp	r2, r3
 8018314:	f0c0 809a 	bcc.w	801844c <icmp_input+0x1dc>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed (tot_len overflow)\n"));
          goto icmperr;
        }
        /* allocate new packet buffer with space for link headers */
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 8018318:	8b7b      	ldrh	r3, [r7, #26]
 801831a:	f44f 7220 	mov.w	r2, #640	; 0x280
 801831e:	4619      	mov	r1, r3
 8018320:	200e      	movs	r0, #14
 8018322:	f7f7 fbc3 	bl	800faac <pbuf_alloc>
 8018326:	6178      	str	r0, [r7, #20]
        if (r == NULL) {
 8018328:	697b      	ldr	r3, [r7, #20]
 801832a:	2b00      	cmp	r3, #0
 801832c:	f000 8090 	beq.w	8018450 <icmp_input+0x1e0>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
          goto icmperr;
        }
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 8018330:	697b      	ldr	r3, [r7, #20]
 8018332:	895b      	ldrh	r3, [r3, #10]
 8018334:	461a      	mov	r2, r3
 8018336:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8018338:	3308      	adds	r3, #8
 801833a:	429a      	cmp	r2, r3
 801833c:	d203      	bcs.n	8018346 <icmp_input+0xd6>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
          pbuf_free(r);
 801833e:	6978      	ldr	r0, [r7, #20]
 8018340:	f7f7 fe94 	bl	801006c <pbuf_free>
          goto icmperr;
 8018344:	e085      	b.n	8018452 <icmp_input+0x1e2>
        }
        /* copy the ip header */
        MEMCPY(r->payload, iphdr_in, hlen);
 8018346:	697b      	ldr	r3, [r7, #20]
 8018348:	685b      	ldr	r3, [r3, #4]
 801834a:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 801834c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801834e:	4618      	mov	r0, r3
 8018350:	f001 fe01 	bl	8019f56 <memcpy>
        /* switch r->payload back to icmp header (cannot fail) */
        if (pbuf_remove_header(r, hlen)) {
 8018354:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8018356:	4619      	mov	r1, r3
 8018358:	6978      	ldr	r0, [r7, #20]
 801835a:	f7f7 fe01 	bl	800ff60 <pbuf_remove_header>
 801835e:	4603      	mov	r3, r0
 8018360:	2b00      	cmp	r3, #0
 8018362:	d009      	beq.n	8018378 <icmp_input+0x108>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 8018364:	4b40      	ldr	r3, [pc, #256]	; (8018468 <icmp_input+0x1f8>)
 8018366:	22b6      	movs	r2, #182	; 0xb6
 8018368:	4940      	ldr	r1, [pc, #256]	; (801846c <icmp_input+0x1fc>)
 801836a:	4841      	ldr	r0, [pc, #260]	; (8018470 <icmp_input+0x200>)
 801836c:	f002 fcdc 	bl	801ad28 <iprintf>
          pbuf_free(r);
 8018370:	6978      	ldr	r0, [r7, #20]
 8018372:	f7f7 fe7b 	bl	801006c <pbuf_free>
          goto icmperr;
 8018376:	e06c      	b.n	8018452 <icmp_input+0x1e2>
        }
        /* copy the rest of the packet without ip header */
        if (pbuf_copy(r, p) != ERR_OK) {
 8018378:	6879      	ldr	r1, [r7, #4]
 801837a:	6978      	ldr	r0, [r7, #20]
 801837c:	f7f7 ffaa 	bl	80102d4 <pbuf_copy>
 8018380:	4603      	mov	r3, r0
 8018382:	2b00      	cmp	r3, #0
 8018384:	d003      	beq.n	801838e <icmp_input+0x11e>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
          pbuf_free(r);
 8018386:	6978      	ldr	r0, [r7, #20]
 8018388:	f7f7 fe70 	bl	801006c <pbuf_free>
          goto icmperr;
 801838c:	e061      	b.n	8018452 <icmp_input+0x1e2>
        }
        /* free the original p */
        pbuf_free(p);
 801838e:	6878      	ldr	r0, [r7, #4]
 8018390:	f7f7 fe6c 	bl	801006c <pbuf_free>
        /* we now have an identical copy of p that has room for link headers */
        p = r;
 8018394:	697b      	ldr	r3, [r7, #20]
 8018396:	607b      	str	r3, [r7, #4]
 8018398:	e00f      	b.n	80183ba <icmp_input+0x14a>
      } else {
        /* restore p->payload to point to icmp header (cannot fail) */
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801839a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801839c:	330e      	adds	r3, #14
 801839e:	4619      	mov	r1, r3
 80183a0:	6878      	ldr	r0, [r7, #4]
 80183a2:	f7f7 fddd 	bl	800ff60 <pbuf_remove_header>
 80183a6:	4603      	mov	r3, r0
 80183a8:	2b00      	cmp	r3, #0
 80183aa:	d006      	beq.n	80183ba <icmp_input+0x14a>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 80183ac:	4b2e      	ldr	r3, [pc, #184]	; (8018468 <icmp_input+0x1f8>)
 80183ae:	22c7      	movs	r2, #199	; 0xc7
 80183b0:	4930      	ldr	r1, [pc, #192]	; (8018474 <icmp_input+0x204>)
 80183b2:	482f      	ldr	r0, [pc, #188]	; (8018470 <icmp_input+0x200>)
 80183b4:	f002 fcb8 	bl	801ad28 <iprintf>
          goto icmperr;
 80183b8:	e04b      	b.n	8018452 <icmp_input+0x1e2>
      }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
      /* At this point, all checks are OK. */
      /* We generate an answer by switching the dest and src ip addresses,
       * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
      iecho = (struct icmp_echo_hdr *)p->payload;
 80183ba:	687b      	ldr	r3, [r7, #4]
 80183bc:	685b      	ldr	r3, [r3, #4]
 80183be:	613b      	str	r3, [r7, #16]
      if (pbuf_add_header(p, hlen)) {
 80183c0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80183c2:	4619      	mov	r1, r3
 80183c4:	6878      	ldr	r0, [r7, #4]
 80183c6:	f7f7 fdbb 	bl	800ff40 <pbuf_add_header>
 80183ca:	4603      	mov	r3, r0
 80183cc:	2b00      	cmp	r3, #0
 80183ce:	d12b      	bne.n	8018428 <icmp_input+0x1b8>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
      } else {
        err_t ret;
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 80183d0:	687b      	ldr	r3, [r7, #4]
 80183d2:	685b      	ldr	r3, [r3, #4]
 80183d4:	60fb      	str	r3, [r7, #12]
        ip4_addr_copy(iphdr->src, *src);
 80183d6:	69fb      	ldr	r3, [r7, #28]
 80183d8:	681a      	ldr	r2, [r3, #0]
 80183da:	68fb      	ldr	r3, [r7, #12]
 80183dc:	60da      	str	r2, [r3, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 80183de:	4b20      	ldr	r3, [pc, #128]	; (8018460 <icmp_input+0x1f0>)
 80183e0:	691a      	ldr	r2, [r3, #16]
 80183e2:	68fb      	ldr	r3, [r7, #12]
 80183e4:	611a      	str	r2, [r3, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 80183e6:	693b      	ldr	r3, [r7, #16]
 80183e8:	2200      	movs	r2, #0
 80183ea:	701a      	strb	r2, [r3, #0]
        else {
          iecho->chksum = 0;
        }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF */
#else /* CHECKSUM_GEN_ICMP */
        iecho->chksum = 0;
 80183ec:	693b      	ldr	r3, [r7, #16]
 80183ee:	2200      	movs	r2, #0
 80183f0:	709a      	strb	r2, [r3, #2]
 80183f2:	2200      	movs	r2, #0
 80183f4:	70da      	strb	r2, [r3, #3]
#endif /* CHECKSUM_GEN_ICMP */

        /* Set the correct TTL and recalculate the header checksum. */
        IPH_TTL_SET(iphdr, ICMP_TTL);
 80183f6:	68fb      	ldr	r3, [r7, #12]
 80183f8:	22ff      	movs	r2, #255	; 0xff
 80183fa:	721a      	strb	r2, [r3, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 80183fc:	68fb      	ldr	r3, [r7, #12]
 80183fe:	2200      	movs	r2, #0
 8018400:	729a      	strb	r2, [r3, #10]
 8018402:	2200      	movs	r2, #0
 8018404:	72da      	strb	r2, [r3, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
        /* increase number of echo replies attempted to send */
        MIB2_STATS_INC(mib2.icmpoutechoreps);

        /* send an ICMP packet */
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 8018406:	683b      	ldr	r3, [r7, #0]
 8018408:	9302      	str	r3, [sp, #8]
 801840a:	2301      	movs	r3, #1
 801840c:	9301      	str	r3, [sp, #4]
 801840e:	2300      	movs	r3, #0
 8018410:	9300      	str	r3, [sp, #0]
 8018412:	23ff      	movs	r3, #255	; 0xff
 8018414:	2200      	movs	r2, #0
 8018416:	69f9      	ldr	r1, [r7, #28]
 8018418:	6878      	ldr	r0, [r7, #4]
 801841a:	f000 fa73 	bl	8018904 <ip4_output_if>
 801841e:	4603      	mov	r3, r0
 8018420:	72fb      	strb	r3, [r7, #11]
                            ICMP_TTL, 0, IP_PROTO_ICMP, inp);
        if (ret != ERR_OK) {
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
        }
      }
      break;
 8018422:	e001      	b.n	8018428 <icmp_input+0x1b8>
      break;
 8018424:	bf00      	nop
 8018426:	e000      	b.n	801842a <icmp_input+0x1ba>
      break;
 8018428:	bf00      	nop
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                               (s16_t)type, (s16_t)code));
      ICMP_STATS_INC(icmp.proterr);
      ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 801842a:	6878      	ldr	r0, [r7, #4]
 801842c:	f7f7 fe1e 	bl	801006c <pbuf_free>
  return;
 8018430:	e013      	b.n	801845a <icmp_input+0x1ea>
    goto lenerr;
 8018432:	bf00      	nop
 8018434:	e002      	b.n	801843c <icmp_input+0x1cc>
    goto lenerr;
 8018436:	bf00      	nop
 8018438:	e000      	b.n	801843c <icmp_input+0x1cc>
        goto lenerr;
 801843a:	bf00      	nop
lenerr:
  pbuf_free(p);
 801843c:	6878      	ldr	r0, [r7, #4]
 801843e:	f7f7 fe15 	bl	801006c <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 8018442:	e00a      	b.n	801845a <icmp_input+0x1ea>
        goto icmperr;
 8018444:	bf00      	nop
 8018446:	e004      	b.n	8018452 <icmp_input+0x1e2>
        goto icmperr;
 8018448:	bf00      	nop
 801844a:	e002      	b.n	8018452 <icmp_input+0x1e2>
          goto icmperr;
 801844c:	bf00      	nop
 801844e:	e000      	b.n	8018452 <icmp_input+0x1e2>
          goto icmperr;
 8018450:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 8018452:	6878      	ldr	r0, [r7, #4]
 8018454:	f7f7 fe0a 	bl	801006c <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 8018458:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 801845a:	3728      	adds	r7, #40	; 0x28
 801845c:	46bd      	mov	sp, r7
 801845e:	bd80      	pop	{r7, pc}
 8018460:	2000458c 	.word	0x2000458c
 8018464:	200045a0 	.word	0x200045a0
 8018468:	08022784 	.word	0x08022784
 801846c:	080227bc 	.word	0x080227bc
 8018470:	080227f4 	.word	0x080227f4
 8018474:	0802281c 	.word	0x0802281c

08018478 <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 8018478:	b580      	push	{r7, lr}
 801847a:	b082      	sub	sp, #8
 801847c:	af00      	add	r7, sp, #0
 801847e:	6078      	str	r0, [r7, #4]
 8018480:	460b      	mov	r3, r1
 8018482:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 8018484:	78fb      	ldrb	r3, [r7, #3]
 8018486:	461a      	mov	r2, r3
 8018488:	2103      	movs	r1, #3
 801848a:	6878      	ldr	r0, [r7, #4]
 801848c:	f000 f814 	bl	80184b8 <icmp_send_response>
}
 8018490:	bf00      	nop
 8018492:	3708      	adds	r7, #8
 8018494:	46bd      	mov	sp, r7
 8018496:	bd80      	pop	{r7, pc}

08018498 <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 8018498:	b580      	push	{r7, lr}
 801849a:	b082      	sub	sp, #8
 801849c:	af00      	add	r7, sp, #0
 801849e:	6078      	str	r0, [r7, #4]
 80184a0:	460b      	mov	r3, r1
 80184a2:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 80184a4:	78fb      	ldrb	r3, [r7, #3]
 80184a6:	461a      	mov	r2, r3
 80184a8:	210b      	movs	r1, #11
 80184aa:	6878      	ldr	r0, [r7, #4]
 80184ac:	f000 f804 	bl	80184b8 <icmp_send_response>
}
 80184b0:	bf00      	nop
 80184b2:	3708      	adds	r7, #8
 80184b4:	46bd      	mov	sp, r7
 80184b6:	bd80      	pop	{r7, pc}

080184b8 <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 80184b8:	b580      	push	{r7, lr}
 80184ba:	b08c      	sub	sp, #48	; 0x30
 80184bc:	af04      	add	r7, sp, #16
 80184be:	6078      	str	r0, [r7, #4]
 80184c0:	460b      	mov	r3, r1
 80184c2:	70fb      	strb	r3, [r7, #3]
 80184c4:	4613      	mov	r3, r2
 80184c6:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 80184c8:	f44f 7220 	mov.w	r2, #640	; 0x280
 80184cc:	2124      	movs	r1, #36	; 0x24
 80184ce:	2022      	movs	r0, #34	; 0x22
 80184d0:	f7f7 faec 	bl	800faac <pbuf_alloc>
 80184d4:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 80184d6:	69fb      	ldr	r3, [r7, #28]
 80184d8:	2b00      	cmp	r3, #0
 80184da:	d04c      	beq.n	8018576 <icmp_send_response+0xbe>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 80184dc:	69fb      	ldr	r3, [r7, #28]
 80184de:	895b      	ldrh	r3, [r3, #10]
 80184e0:	2b23      	cmp	r3, #35	; 0x23
 80184e2:	d806      	bhi.n	80184f2 <icmp_send_response+0x3a>
 80184e4:	4b26      	ldr	r3, [pc, #152]	; (8018580 <icmp_send_response+0xc8>)
 80184e6:	f240 1269 	movw	r2, #361	; 0x169
 80184ea:	4926      	ldr	r1, [pc, #152]	; (8018584 <icmp_send_response+0xcc>)
 80184ec:	4826      	ldr	r0, [pc, #152]	; (8018588 <icmp_send_response+0xd0>)
 80184ee:	f002 fc1b 	bl	801ad28 <iprintf>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 80184f2:	687b      	ldr	r3, [r7, #4]
 80184f4:	685b      	ldr	r3, [r3, #4]
 80184f6:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 80184f8:	69fb      	ldr	r3, [r7, #28]
 80184fa:	685b      	ldr	r3, [r3, #4]
 80184fc:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 80184fe:	697b      	ldr	r3, [r7, #20]
 8018500:	78fa      	ldrb	r2, [r7, #3]
 8018502:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 8018504:	697b      	ldr	r3, [r7, #20]
 8018506:	78ba      	ldrb	r2, [r7, #2]
 8018508:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 801850a:	697b      	ldr	r3, [r7, #20]
 801850c:	2200      	movs	r2, #0
 801850e:	711a      	strb	r2, [r3, #4]
 8018510:	2200      	movs	r2, #0
 8018512:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 8018514:	697b      	ldr	r3, [r7, #20]
 8018516:	2200      	movs	r2, #0
 8018518:	719a      	strb	r2, [r3, #6]
 801851a:	2200      	movs	r2, #0
 801851c:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 801851e:	69fb      	ldr	r3, [r7, #28]
 8018520:	685b      	ldr	r3, [r3, #4]
 8018522:	f103 0008 	add.w	r0, r3, #8
 8018526:	687b      	ldr	r3, [r7, #4]
 8018528:	685b      	ldr	r3, [r3, #4]
 801852a:	221c      	movs	r2, #28
 801852c:	4619      	mov	r1, r3
 801852e:	f001 fd12 	bl	8019f56 <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 8018532:	69bb      	ldr	r3, [r7, #24]
 8018534:	68db      	ldr	r3, [r3, #12]
 8018536:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 8018538:	f107 030c 	add.w	r3, r7, #12
 801853c:	4618      	mov	r0, r3
 801853e:	f000 f825 	bl	801858c <ip4_route>
 8018542:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 8018544:	693b      	ldr	r3, [r7, #16]
 8018546:	2b00      	cmp	r3, #0
 8018548:	d011      	beq.n	801856e <icmp_send_response+0xb6>
    /* calculate checksum */
    icmphdr->chksum = 0;
 801854a:	697b      	ldr	r3, [r7, #20]
 801854c:	2200      	movs	r2, #0
 801854e:	709a      	strb	r2, [r3, #2]
 8018550:	2200      	movs	r2, #0
 8018552:	70da      	strb	r2, [r3, #3]
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 8018554:	f107 020c 	add.w	r2, r7, #12
 8018558:	693b      	ldr	r3, [r7, #16]
 801855a:	9302      	str	r3, [sp, #8]
 801855c:	2301      	movs	r3, #1
 801855e:	9301      	str	r3, [sp, #4]
 8018560:	2300      	movs	r3, #0
 8018562:	9300      	str	r3, [sp, #0]
 8018564:	23ff      	movs	r3, #255	; 0xff
 8018566:	2100      	movs	r1, #0
 8018568:	69f8      	ldr	r0, [r7, #28]
 801856a:	f000 f9cb 	bl	8018904 <ip4_output_if>
  }
  pbuf_free(q);
 801856e:	69f8      	ldr	r0, [r7, #28]
 8018570:	f7f7 fd7c 	bl	801006c <pbuf_free>
 8018574:	e000      	b.n	8018578 <icmp_send_response+0xc0>
    return;
 8018576:	bf00      	nop
}
 8018578:	3720      	adds	r7, #32
 801857a:	46bd      	mov	sp, r7
 801857c:	bd80      	pop	{r7, pc}
 801857e:	bf00      	nop
 8018580:	08022784 	.word	0x08022784
 8018584:	08022850 	.word	0x08022850
 8018588:	080227f4 	.word	0x080227f4

0801858c <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 801858c:	b480      	push	{r7}
 801858e:	b085      	sub	sp, #20
 8018590:	af00      	add	r7, sp, #0
 8018592:	6078      	str	r0, [r7, #4]

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 8018594:	4b33      	ldr	r3, [pc, #204]	; (8018664 <ip4_route+0xd8>)
 8018596:	681b      	ldr	r3, [r3, #0]
 8018598:	60fb      	str	r3, [r7, #12]
 801859a:	e036      	b.n	801860a <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801859c:	68fb      	ldr	r3, [r7, #12]
 801859e:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 80185a2:	f003 0301 	and.w	r3, r3, #1
 80185a6:	b2db      	uxtb	r3, r3
 80185a8:	2b00      	cmp	r3, #0
 80185aa:	d02b      	beq.n	8018604 <ip4_route+0x78>
 80185ac:	68fb      	ldr	r3, [r7, #12]
 80185ae:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 80185b2:	089b      	lsrs	r3, r3, #2
 80185b4:	f003 0301 	and.w	r3, r3, #1
 80185b8:	b2db      	uxtb	r3, r3
 80185ba:	2b00      	cmp	r3, #0
 80185bc:	d022      	beq.n	8018604 <ip4_route+0x78>
 80185be:	68fb      	ldr	r3, [r7, #12]
 80185c0:	3304      	adds	r3, #4
 80185c2:	681b      	ldr	r3, [r3, #0]
 80185c4:	2b00      	cmp	r3, #0
 80185c6:	d01d      	beq.n	8018604 <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 80185c8:	687b      	ldr	r3, [r7, #4]
 80185ca:	681a      	ldr	r2, [r3, #0]
 80185cc:	68fb      	ldr	r3, [r7, #12]
 80185ce:	3304      	adds	r3, #4
 80185d0:	681b      	ldr	r3, [r3, #0]
 80185d2:	405a      	eors	r2, r3
 80185d4:	68fb      	ldr	r3, [r7, #12]
 80185d6:	3308      	adds	r3, #8
 80185d8:	681b      	ldr	r3, [r3, #0]
 80185da:	4013      	ands	r3, r2
 80185dc:	2b00      	cmp	r3, #0
 80185de:	d101      	bne.n	80185e4 <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 80185e0:	68fb      	ldr	r3, [r7, #12]
 80185e2:	e038      	b.n	8018656 <ip4_route+0xca>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 80185e4:	68fb      	ldr	r3, [r7, #12]
 80185e6:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 80185ea:	f003 0302 	and.w	r3, r3, #2
 80185ee:	2b00      	cmp	r3, #0
 80185f0:	d108      	bne.n	8018604 <ip4_route+0x78>
 80185f2:	687b      	ldr	r3, [r7, #4]
 80185f4:	681a      	ldr	r2, [r3, #0]
 80185f6:	68fb      	ldr	r3, [r7, #12]
 80185f8:	330c      	adds	r3, #12
 80185fa:	681b      	ldr	r3, [r3, #0]
 80185fc:	429a      	cmp	r2, r3
 80185fe:	d101      	bne.n	8018604 <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 8018600:	68fb      	ldr	r3, [r7, #12]
 8018602:	e028      	b.n	8018656 <ip4_route+0xca>
  NETIF_FOREACH(netif) {
 8018604:	68fb      	ldr	r3, [r7, #12]
 8018606:	681b      	ldr	r3, [r3, #0]
 8018608:	60fb      	str	r3, [r7, #12]
 801860a:	68fb      	ldr	r3, [r7, #12]
 801860c:	2b00      	cmp	r3, #0
 801860e:	d1c5      	bne.n	801859c <ip4_route+0x10>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 8018610:	4b15      	ldr	r3, [pc, #84]	; (8018668 <ip4_route+0xdc>)
 8018612:	681b      	ldr	r3, [r3, #0]
 8018614:	2b00      	cmp	r3, #0
 8018616:	d01a      	beq.n	801864e <ip4_route+0xc2>
 8018618:	4b13      	ldr	r3, [pc, #76]	; (8018668 <ip4_route+0xdc>)
 801861a:	681b      	ldr	r3, [r3, #0]
 801861c:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8018620:	f003 0301 	and.w	r3, r3, #1
 8018624:	2b00      	cmp	r3, #0
 8018626:	d012      	beq.n	801864e <ip4_route+0xc2>
 8018628:	4b0f      	ldr	r3, [pc, #60]	; (8018668 <ip4_route+0xdc>)
 801862a:	681b      	ldr	r3, [r3, #0]
 801862c:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8018630:	f003 0304 	and.w	r3, r3, #4
 8018634:	2b00      	cmp	r3, #0
 8018636:	d00a      	beq.n	801864e <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 8018638:	4b0b      	ldr	r3, [pc, #44]	; (8018668 <ip4_route+0xdc>)
 801863a:	681b      	ldr	r3, [r3, #0]
 801863c:	3304      	adds	r3, #4
 801863e:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 8018640:	2b00      	cmp	r3, #0
 8018642:	d004      	beq.n	801864e <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 8018644:	687b      	ldr	r3, [r7, #4]
 8018646:	681b      	ldr	r3, [r3, #0]
 8018648:	b2db      	uxtb	r3, r3
 801864a:	2b7f      	cmp	r3, #127	; 0x7f
 801864c:	d101      	bne.n	8018652 <ip4_route+0xc6>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 801864e:	2300      	movs	r3, #0
 8018650:	e001      	b.n	8018656 <ip4_route+0xca>
  }

  return netif_default;
 8018652:	4b05      	ldr	r3, [pc, #20]	; (8018668 <ip4_route+0xdc>)
 8018654:	681b      	ldr	r3, [r3, #0]
}
 8018656:	4618      	mov	r0, r3
 8018658:	3714      	adds	r7, #20
 801865a:	46bd      	mov	sp, r7
 801865c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018660:	4770      	bx	lr
 8018662:	bf00      	nop
 8018664:	20007c90 	.word	0x20007c90
 8018668:	20007c94 	.word	0x20007c94

0801866c <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 801866c:	b580      	push	{r7, lr}
 801866e:	b082      	sub	sp, #8
 8018670:	af00      	add	r7, sp, #0
 8018672:	6078      	str	r0, [r7, #4]
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 8018674:	687b      	ldr	r3, [r7, #4]
 8018676:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 801867a:	f003 0301 	and.w	r3, r3, #1
 801867e:	b2db      	uxtb	r3, r3
 8018680:	2b00      	cmp	r3, #0
 8018682:	d016      	beq.n	80186b2 <ip4_input_accept+0x46>
 8018684:	687b      	ldr	r3, [r7, #4]
 8018686:	3304      	adds	r3, #4
 8018688:	681b      	ldr	r3, [r3, #0]
 801868a:	2b00      	cmp	r3, #0
 801868c:	d011      	beq.n	80186b2 <ip4_input_accept+0x46>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801868e:	4b0b      	ldr	r3, [pc, #44]	; (80186bc <ip4_input_accept+0x50>)
 8018690:	695a      	ldr	r2, [r3, #20]
 8018692:	687b      	ldr	r3, [r7, #4]
 8018694:	3304      	adds	r3, #4
 8018696:	681b      	ldr	r3, [r3, #0]
 8018698:	429a      	cmp	r2, r3
 801869a:	d008      	beq.n	80186ae <ip4_input_accept+0x42>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 801869c:	4b07      	ldr	r3, [pc, #28]	; (80186bc <ip4_input_accept+0x50>)
 801869e:	695b      	ldr	r3, [r3, #20]
 80186a0:	6879      	ldr	r1, [r7, #4]
 80186a2:	4618      	mov	r0, r3
 80186a4:	f000 fa06 	bl	8018ab4 <ip4_addr_isbroadcast_u32>
 80186a8:	4603      	mov	r3, r0
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 80186aa:	2b00      	cmp	r3, #0
 80186ac:	d001      	beq.n	80186b2 <ip4_input_accept+0x46>
#endif /* LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF */
       ) {
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 80186ae:	2301      	movs	r3, #1
 80186b0:	e000      	b.n	80186b4 <ip4_input_accept+0x48>
      /* accept on this netif */
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 80186b2:	2300      	movs	r3, #0
}
 80186b4:	4618      	mov	r0, r3
 80186b6:	3708      	adds	r7, #8
 80186b8:	46bd      	mov	sp, r7
 80186ba:	bd80      	pop	{r7, pc}
 80186bc:	2000458c 	.word	0x2000458c

080186c0 <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 80186c0:	b580      	push	{r7, lr}
 80186c2:	b086      	sub	sp, #24
 80186c4:	af00      	add	r7, sp, #0
 80186c6:	6078      	str	r0, [r7, #4]
 80186c8:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 80186ca:	687b      	ldr	r3, [r7, #4]
 80186cc:	685b      	ldr	r3, [r3, #4]
 80186ce:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 80186d0:	697b      	ldr	r3, [r7, #20]
 80186d2:	781b      	ldrb	r3, [r3, #0]
 80186d4:	091b      	lsrs	r3, r3, #4
 80186d6:	b2db      	uxtb	r3, r3
 80186d8:	2b04      	cmp	r3, #4
 80186da:	d004      	beq.n	80186e6 <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 80186dc:	6878      	ldr	r0, [r7, #4]
 80186de:	f7f7 fcc5 	bl	801006c <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 80186e2:	2300      	movs	r3, #0
 80186e4:	e105      	b.n	80188f2 <ip4_input+0x232>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 80186e6:	697b      	ldr	r3, [r7, #20]
 80186e8:	781b      	ldrb	r3, [r3, #0]
 80186ea:	f003 030f 	and.w	r3, r3, #15
 80186ee:	b2db      	uxtb	r3, r3
 80186f0:	009b      	lsls	r3, r3, #2
 80186f2:	b2db      	uxtb	r3, r3
 80186f4:	81fb      	strh	r3, [r7, #14]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 80186f6:	697b      	ldr	r3, [r7, #20]
 80186f8:	885b      	ldrh	r3, [r3, #2]
 80186fa:	b29b      	uxth	r3, r3
 80186fc:	4618      	mov	r0, r3
 80186fe:	f7f6 f985 	bl	800ea0c <lwip_htons>
 8018702:	4603      	mov	r3, r0
 8018704:	81bb      	strh	r3, [r7, #12]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 8018706:	687b      	ldr	r3, [r7, #4]
 8018708:	891b      	ldrh	r3, [r3, #8]
 801870a:	89ba      	ldrh	r2, [r7, #12]
 801870c:	429a      	cmp	r2, r3
 801870e:	d204      	bcs.n	801871a <ip4_input+0x5a>
    pbuf_realloc(p, iphdr_len);
 8018710:	89bb      	ldrh	r3, [r7, #12]
 8018712:	4619      	mov	r1, r3
 8018714:	6878      	ldr	r0, [r7, #4]
 8018716:	f7f7 fb23 	bl	800fd60 <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 801871a:	687b      	ldr	r3, [r7, #4]
 801871c:	895b      	ldrh	r3, [r3, #10]
 801871e:	89fa      	ldrh	r2, [r7, #14]
 8018720:	429a      	cmp	r2, r3
 8018722:	d807      	bhi.n	8018734 <ip4_input+0x74>
 8018724:	687b      	ldr	r3, [r7, #4]
 8018726:	891b      	ldrh	r3, [r3, #8]
 8018728:	89ba      	ldrh	r2, [r7, #12]
 801872a:	429a      	cmp	r2, r3
 801872c:	d802      	bhi.n	8018734 <ip4_input+0x74>
 801872e:	89fb      	ldrh	r3, [r7, #14]
 8018730:	2b13      	cmp	r3, #19
 8018732:	d804      	bhi.n	801873e <ip4_input+0x7e>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
                   iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 8018734:	6878      	ldr	r0, [r7, #4]
 8018736:	f7f7 fc99 	bl	801006c <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 801873a:	2300      	movs	r3, #0
 801873c:	e0d9      	b.n	80188f2 <ip4_input+0x232>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 801873e:	697b      	ldr	r3, [r7, #20]
 8018740:	691b      	ldr	r3, [r3, #16]
 8018742:	4a6e      	ldr	r2, [pc, #440]	; (80188fc <ip4_input+0x23c>)
 8018744:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 8018746:	697b      	ldr	r3, [r7, #20]
 8018748:	68db      	ldr	r3, [r3, #12]
 801874a:	4a6c      	ldr	r2, [pc, #432]	; (80188fc <ip4_input+0x23c>)
 801874c:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801874e:	4b6b      	ldr	r3, [pc, #428]	; (80188fc <ip4_input+0x23c>)
 8018750:	695b      	ldr	r3, [r3, #20]
 8018752:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8018756:	2be0      	cmp	r3, #224	; 0xe0
 8018758:	d112      	bne.n	8018780 <ip4_input+0xc0>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 801875a:	683b      	ldr	r3, [r7, #0]
 801875c:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8018760:	f003 0301 	and.w	r3, r3, #1
 8018764:	b2db      	uxtb	r3, r3
 8018766:	2b00      	cmp	r3, #0
 8018768:	d007      	beq.n	801877a <ip4_input+0xba>
 801876a:	683b      	ldr	r3, [r7, #0]
 801876c:	3304      	adds	r3, #4
 801876e:	681b      	ldr	r3, [r3, #0]
 8018770:	2b00      	cmp	r3, #0
 8018772:	d002      	beq.n	801877a <ip4_input+0xba>
      netif = inp;
 8018774:	683b      	ldr	r3, [r7, #0]
 8018776:	613b      	str	r3, [r7, #16]
 8018778:	e02a      	b.n	80187d0 <ip4_input+0x110>
    } else {
      netif = NULL;
 801877a:	2300      	movs	r3, #0
 801877c:	613b      	str	r3, [r7, #16]
 801877e:	e027      	b.n	80187d0 <ip4_input+0x110>
    }
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs. */
    if (ip4_input_accept(inp)) {
 8018780:	6838      	ldr	r0, [r7, #0]
 8018782:	f7ff ff73 	bl	801866c <ip4_input_accept>
 8018786:	4603      	mov	r3, r0
 8018788:	2b00      	cmp	r3, #0
 801878a:	d002      	beq.n	8018792 <ip4_input+0xd2>
      netif = inp;
 801878c:	683b      	ldr	r3, [r7, #0]
 801878e:	613b      	str	r3, [r7, #16]
 8018790:	e01e      	b.n	80187d0 <ip4_input+0x110>
    } else {
      netif = NULL;
 8018792:	2300      	movs	r3, #0
 8018794:	613b      	str	r3, [r7, #16]
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 8018796:	4b59      	ldr	r3, [pc, #356]	; (80188fc <ip4_input+0x23c>)
 8018798:	695b      	ldr	r3, [r3, #20]
 801879a:	b2db      	uxtb	r3, r3
 801879c:	2b7f      	cmp	r3, #127	; 0x7f
 801879e:	d017      	beq.n	80187d0 <ip4_input+0x110>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 80187a0:	4b57      	ldr	r3, [pc, #348]	; (8018900 <ip4_input+0x240>)
 80187a2:	681b      	ldr	r3, [r3, #0]
 80187a4:	613b      	str	r3, [r7, #16]
 80187a6:	e00e      	b.n	80187c6 <ip4_input+0x106>
          if (netif == inp) {
 80187a8:	693a      	ldr	r2, [r7, #16]
 80187aa:	683b      	ldr	r3, [r7, #0]
 80187ac:	429a      	cmp	r2, r3
 80187ae:	d006      	beq.n	80187be <ip4_input+0xfe>
            /* we checked that before already */
            continue;
          }
          if (ip4_input_accept(netif)) {
 80187b0:	6938      	ldr	r0, [r7, #16]
 80187b2:	f7ff ff5b 	bl	801866c <ip4_input_accept>
 80187b6:	4603      	mov	r3, r0
 80187b8:	2b00      	cmp	r3, #0
 80187ba:	d108      	bne.n	80187ce <ip4_input+0x10e>
 80187bc:	e000      	b.n	80187c0 <ip4_input+0x100>
            continue;
 80187be:	bf00      	nop
        NETIF_FOREACH(netif) {
 80187c0:	693b      	ldr	r3, [r7, #16]
 80187c2:	681b      	ldr	r3, [r3, #0]
 80187c4:	613b      	str	r3, [r7, #16]
 80187c6:	693b      	ldr	r3, [r7, #16]
 80187c8:	2b00      	cmp	r3, #0
 80187ca:	d1ed      	bne.n	80187a8 <ip4_input+0xe8>
 80187cc:	e000      	b.n	80187d0 <ip4_input+0x110>
            break;
 80187ce:	bf00      	nop
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 80187d0:	4b4a      	ldr	r3, [pc, #296]	; (80188fc <ip4_input+0x23c>)
 80187d2:	691b      	ldr	r3, [r3, #16]
 80187d4:	6839      	ldr	r1, [r7, #0]
 80187d6:	4618      	mov	r0, r3
 80187d8:	f000 f96c 	bl	8018ab4 <ip4_addr_isbroadcast_u32>
 80187dc:	4603      	mov	r3, r0
 80187de:	2b00      	cmp	r3, #0
 80187e0:	d105      	bne.n	80187ee <ip4_input+0x12e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 80187e2:	4b46      	ldr	r3, [pc, #280]	; (80188fc <ip4_input+0x23c>)
 80187e4:	691b      	ldr	r3, [r3, #16]
 80187e6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 80187ea:	2be0      	cmp	r3, #224	; 0xe0
 80187ec:	d104      	bne.n	80187f8 <ip4_input+0x138>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 80187ee:	6878      	ldr	r0, [r7, #4]
 80187f0:	f7f7 fc3c 	bl	801006c <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 80187f4:	2300      	movs	r3, #0
 80187f6:	e07c      	b.n	80188f2 <ip4_input+0x232>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 80187f8:	693b      	ldr	r3, [r7, #16]
 80187fa:	2b00      	cmp	r3, #0
 80187fc:	d104      	bne.n	8018808 <ip4_input+0x148>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 80187fe:	6878      	ldr	r0, [r7, #4]
 8018800:	f7f7 fc34 	bl	801006c <pbuf_free>
    return ERR_OK;
 8018804:	2300      	movs	r3, #0
 8018806:	e074      	b.n	80188f2 <ip4_input+0x232>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 8018808:	697b      	ldr	r3, [r7, #20]
 801880a:	88db      	ldrh	r3, [r3, #6]
 801880c:	b29b      	uxth	r3, r3
 801880e:	461a      	mov	r2, r3
 8018810:	f64f 733f 	movw	r3, #65343	; 0xff3f
 8018814:	4013      	ands	r3, r2
 8018816:	2b00      	cmp	r3, #0
 8018818:	d00b      	beq.n	8018832 <ip4_input+0x172>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 801881a:	6878      	ldr	r0, [r7, #4]
 801881c:	f000 fc90 	bl	8019140 <ip4_reass>
 8018820:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 8018822:	687b      	ldr	r3, [r7, #4]
 8018824:	2b00      	cmp	r3, #0
 8018826:	d101      	bne.n	801882c <ip4_input+0x16c>
      return ERR_OK;
 8018828:	2300      	movs	r3, #0
 801882a:	e062      	b.n	80188f2 <ip4_input+0x232>
    }
    iphdr = (const struct ip_hdr *)p->payload;
 801882c:	687b      	ldr	r3, [r7, #4]
 801882e:	685b      	ldr	r3, [r3, #4]
 8018830:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 8018832:	4a32      	ldr	r2, [pc, #200]	; (80188fc <ip4_input+0x23c>)
 8018834:	693b      	ldr	r3, [r7, #16]
 8018836:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 8018838:	4a30      	ldr	r2, [pc, #192]	; (80188fc <ip4_input+0x23c>)
 801883a:	683b      	ldr	r3, [r7, #0]
 801883c:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 801883e:	4a2f      	ldr	r2, [pc, #188]	; (80188fc <ip4_input+0x23c>)
 8018840:	697b      	ldr	r3, [r7, #20]
 8018842:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 8018844:	697b      	ldr	r3, [r7, #20]
 8018846:	781b      	ldrb	r3, [r3, #0]
 8018848:	f003 030f 	and.w	r3, r3, #15
 801884c:	b2db      	uxtb	r3, r3
 801884e:	009b      	lsls	r3, r3, #2
 8018850:	b2db      	uxtb	r3, r3
 8018852:	b29a      	uxth	r2, r3
 8018854:	4b29      	ldr	r3, [pc, #164]	; (80188fc <ip4_input+0x23c>)
 8018856:	819a      	strh	r2, [r3, #12]
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
  if (raw_status != RAW_INPUT_EATEN)
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 8018858:	89fb      	ldrh	r3, [r7, #14]
 801885a:	4619      	mov	r1, r3
 801885c:	6878      	ldr	r0, [r7, #4]
 801885e:	f7f7 fb7f 	bl	800ff60 <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 8018862:	697b      	ldr	r3, [r7, #20]
 8018864:	7a5b      	ldrb	r3, [r3, #9]
 8018866:	2b06      	cmp	r3, #6
 8018868:	d009      	beq.n	801887e <ip4_input+0x1be>
 801886a:	2b11      	cmp	r3, #17
 801886c:	d002      	beq.n	8018874 <ip4_input+0x1b4>
 801886e:	2b01      	cmp	r3, #1
 8018870:	d00a      	beq.n	8018888 <ip4_input+0x1c8>
 8018872:	e00e      	b.n	8018892 <ip4_input+0x1d2>
      case IP_PROTO_UDP:
#if LWIP_UDPLITE
      case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
        MIB2_STATS_INC(mib2.ipindelivers);
        udp_input(p, inp);
 8018874:	6839      	ldr	r1, [r7, #0]
 8018876:	6878      	ldr	r0, [r7, #4]
 8018878:	f7fe f904 	bl	8016a84 <udp_input>
        break;
 801887c:	e026      	b.n	80188cc <ip4_input+0x20c>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case IP_PROTO_TCP:
        MIB2_STATS_INC(mib2.ipindelivers);
        tcp_input(p, inp);
 801887e:	6839      	ldr	r1, [r7, #0]
 8018880:	6878      	ldr	r0, [r7, #4]
 8018882:	f7f9 fcb1 	bl	80121e8 <tcp_input>
        break;
 8018886:	e021      	b.n	80188cc <ip4_input+0x20c>
#endif /* LWIP_TCP */
#if LWIP_ICMP
      case IP_PROTO_ICMP:
        MIB2_STATS_INC(mib2.ipindelivers);
        icmp_input(p, inp);
 8018888:	6839      	ldr	r1, [r7, #0]
 801888a:	6878      	ldr	r0, [r7, #4]
 801888c:	f7ff fcf0 	bl	8018270 <icmp_input>
        break;
 8018890:	e01c      	b.n	80188cc <ip4_input+0x20c>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8018892:	4b1a      	ldr	r3, [pc, #104]	; (80188fc <ip4_input+0x23c>)
 8018894:	695b      	ldr	r3, [r3, #20]
 8018896:	6939      	ldr	r1, [r7, #16]
 8018898:	4618      	mov	r0, r3
 801889a:	f000 f90b 	bl	8018ab4 <ip4_addr_isbroadcast_u32>
 801889e:	4603      	mov	r3, r0
 80188a0:	2b00      	cmp	r3, #0
 80188a2:	d10f      	bne.n	80188c4 <ip4_input+0x204>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 80188a4:	4b15      	ldr	r3, [pc, #84]	; (80188fc <ip4_input+0x23c>)
 80188a6:	695b      	ldr	r3, [r3, #20]
 80188a8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 80188ac:	2be0      	cmp	r3, #224	; 0xe0
 80188ae:	d009      	beq.n	80188c4 <ip4_input+0x204>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 80188b0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80188b4:	4619      	mov	r1, r3
 80188b6:	6878      	ldr	r0, [r7, #4]
 80188b8:	f7f7 fbc5 	bl	8010046 <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 80188bc:	2102      	movs	r1, #2
 80188be:	6878      	ldr	r0, [r7, #4]
 80188c0:	f7ff fdda 	bl	8018478 <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 80188c4:	6878      	ldr	r0, [r7, #4]
 80188c6:	f7f7 fbd1 	bl	801006c <pbuf_free>
        break;
 80188ca:	bf00      	nop
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 80188cc:	4b0b      	ldr	r3, [pc, #44]	; (80188fc <ip4_input+0x23c>)
 80188ce:	2200      	movs	r2, #0
 80188d0:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 80188d2:	4b0a      	ldr	r3, [pc, #40]	; (80188fc <ip4_input+0x23c>)
 80188d4:	2200      	movs	r2, #0
 80188d6:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 80188d8:	4b08      	ldr	r3, [pc, #32]	; (80188fc <ip4_input+0x23c>)
 80188da:	2200      	movs	r2, #0
 80188dc:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 80188de:	4b07      	ldr	r3, [pc, #28]	; (80188fc <ip4_input+0x23c>)
 80188e0:	2200      	movs	r2, #0
 80188e2:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 80188e4:	4b05      	ldr	r3, [pc, #20]	; (80188fc <ip4_input+0x23c>)
 80188e6:	2200      	movs	r2, #0
 80188e8:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 80188ea:	4b04      	ldr	r3, [pc, #16]	; (80188fc <ip4_input+0x23c>)
 80188ec:	2200      	movs	r2, #0
 80188ee:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 80188f0:	2300      	movs	r3, #0
}
 80188f2:	4618      	mov	r0, r3
 80188f4:	3718      	adds	r7, #24
 80188f6:	46bd      	mov	sp, r7
 80188f8:	bd80      	pop	{r7, pc}
 80188fa:	bf00      	nop
 80188fc:	2000458c 	.word	0x2000458c
 8018900:	20007c90 	.word	0x20007c90

08018904 <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
              u8_t ttl, u8_t tos,
              u8_t proto, struct netif *netif)
{
 8018904:	b580      	push	{r7, lr}
 8018906:	b08a      	sub	sp, #40	; 0x28
 8018908:	af04      	add	r7, sp, #16
 801890a:	60f8      	str	r0, [r7, #12]
 801890c:	60b9      	str	r1, [r7, #8]
 801890e:	607a      	str	r2, [r7, #4]
 8018910:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                  u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 8018912:	68bb      	ldr	r3, [r7, #8]
 8018914:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 8018916:	687b      	ldr	r3, [r7, #4]
 8018918:	2b00      	cmp	r3, #0
 801891a:	d009      	beq.n	8018930 <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 801891c:	68bb      	ldr	r3, [r7, #8]
 801891e:	2b00      	cmp	r3, #0
 8018920:	d003      	beq.n	801892a <ip4_output_if+0x26>
 8018922:	68bb      	ldr	r3, [r7, #8]
 8018924:	681b      	ldr	r3, [r3, #0]
 8018926:	2b00      	cmp	r3, #0
 8018928:	d102      	bne.n	8018930 <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 801892a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801892c:	3304      	adds	r3, #4
 801892e:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
                               ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 8018930:	78fa      	ldrb	r2, [r7, #3]
 8018932:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018934:	9302      	str	r3, [sp, #8]
 8018936:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 801893a:	9301      	str	r3, [sp, #4]
 801893c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8018940:	9300      	str	r3, [sp, #0]
 8018942:	4613      	mov	r3, r2
 8018944:	687a      	ldr	r2, [r7, #4]
 8018946:	6979      	ldr	r1, [r7, #20]
 8018948:	68f8      	ldr	r0, [r7, #12]
 801894a:	f000 f805 	bl	8018958 <ip4_output_if_src>
 801894e:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 8018950:	4618      	mov	r0, r3
 8018952:	3718      	adds	r7, #24
 8018954:	46bd      	mov	sp, r7
 8018956:	bd80      	pop	{r7, pc}

08018958 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 8018958:	b580      	push	{r7, lr}
 801895a:	b088      	sub	sp, #32
 801895c:	af00      	add	r7, sp, #0
 801895e:	60f8      	str	r0, [r7, #12]
 8018960:	60b9      	str	r1, [r7, #8]
 8018962:	607a      	str	r2, [r7, #4]
 8018964:	70fb      	strb	r3, [r7, #3]
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 8018966:	68fb      	ldr	r3, [r7, #12]
 8018968:	7b9b      	ldrb	r3, [r3, #14]
 801896a:	2b01      	cmp	r3, #1
 801896c:	d006      	beq.n	801897c <ip4_output_if_src+0x24>
 801896e:	4b4b      	ldr	r3, [pc, #300]	; (8018a9c <ip4_output_if_src+0x144>)
 8018970:	f44f 7255 	mov.w	r2, #852	; 0x354
 8018974:	494a      	ldr	r1, [pc, #296]	; (8018aa0 <ip4_output_if_src+0x148>)
 8018976:	484b      	ldr	r0, [pc, #300]	; (8018aa4 <ip4_output_if_src+0x14c>)
 8018978:	f002 f9d6 	bl	801ad28 <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 801897c:	687b      	ldr	r3, [r7, #4]
 801897e:	2b00      	cmp	r3, #0
 8018980:	d060      	beq.n	8018a44 <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 8018982:	2314      	movs	r3, #20
 8018984:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 8018986:	2114      	movs	r1, #20
 8018988:	68f8      	ldr	r0, [r7, #12]
 801898a:	f7f7 fad9 	bl	800ff40 <pbuf_add_header>
 801898e:	4603      	mov	r3, r0
 8018990:	2b00      	cmp	r3, #0
 8018992:	d002      	beq.n	801899a <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 8018994:	f06f 0301 	mvn.w	r3, #1
 8018998:	e07c      	b.n	8018a94 <ip4_output_if_src+0x13c>
    }

    iphdr = (struct ip_hdr *)p->payload;
 801899a:	68fb      	ldr	r3, [r7, #12]
 801899c:	685b      	ldr	r3, [r3, #4]
 801899e:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 80189a0:	68fb      	ldr	r3, [r7, #12]
 80189a2:	895b      	ldrh	r3, [r3, #10]
 80189a4:	2b13      	cmp	r3, #19
 80189a6:	d806      	bhi.n	80189b6 <ip4_output_if_src+0x5e>
 80189a8:	4b3c      	ldr	r3, [pc, #240]	; (8018a9c <ip4_output_if_src+0x144>)
 80189aa:	f240 3289 	movw	r2, #905	; 0x389
 80189ae:	493e      	ldr	r1, [pc, #248]	; (8018aa8 <ip4_output_if_src+0x150>)
 80189b0:	483c      	ldr	r0, [pc, #240]	; (8018aa4 <ip4_output_if_src+0x14c>)
 80189b2:	f002 f9b9 	bl	801ad28 <iprintf>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 80189b6:	69fb      	ldr	r3, [r7, #28]
 80189b8:	78fa      	ldrb	r2, [r7, #3]
 80189ba:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 80189bc:	69fb      	ldr	r3, [r7, #28]
 80189be:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 80189c2:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 80189c4:	687b      	ldr	r3, [r7, #4]
 80189c6:	681a      	ldr	r2, [r3, #0]
 80189c8:	69fb      	ldr	r3, [r7, #28]
 80189ca:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 80189cc:	8b7b      	ldrh	r3, [r7, #26]
 80189ce:	089b      	lsrs	r3, r3, #2
 80189d0:	b29b      	uxth	r3, r3
 80189d2:	b2db      	uxtb	r3, r3
 80189d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80189d8:	b2da      	uxtb	r2, r3
 80189da:	69fb      	ldr	r3, [r7, #28]
 80189dc:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 80189de:	69fb      	ldr	r3, [r7, #28]
 80189e0:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 80189e4:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 80189e6:	68fb      	ldr	r3, [r7, #12]
 80189e8:	891b      	ldrh	r3, [r3, #8]
 80189ea:	4618      	mov	r0, r3
 80189ec:	f7f6 f80e 	bl	800ea0c <lwip_htons>
 80189f0:	4603      	mov	r3, r0
 80189f2:	461a      	mov	r2, r3
 80189f4:	69fb      	ldr	r3, [r7, #28]
 80189f6:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 80189f8:	69fb      	ldr	r3, [r7, #28]
 80189fa:	2200      	movs	r2, #0
 80189fc:	719a      	strb	r2, [r3, #6]
 80189fe:	2200      	movs	r2, #0
 8018a00:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 8018a02:	4b2a      	ldr	r3, [pc, #168]	; (8018aac <ip4_output_if_src+0x154>)
 8018a04:	881b      	ldrh	r3, [r3, #0]
 8018a06:	4618      	mov	r0, r3
 8018a08:	f7f6 f800 	bl	800ea0c <lwip_htons>
 8018a0c:	4603      	mov	r3, r0
 8018a0e:	461a      	mov	r2, r3
 8018a10:	69fb      	ldr	r3, [r7, #28]
 8018a12:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 8018a14:	4b25      	ldr	r3, [pc, #148]	; (8018aac <ip4_output_if_src+0x154>)
 8018a16:	881b      	ldrh	r3, [r3, #0]
 8018a18:	3301      	adds	r3, #1
 8018a1a:	b29a      	uxth	r2, r3
 8018a1c:	4b23      	ldr	r3, [pc, #140]	; (8018aac <ip4_output_if_src+0x154>)
 8018a1e:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 8018a20:	68bb      	ldr	r3, [r7, #8]
 8018a22:	2b00      	cmp	r3, #0
 8018a24:	d104      	bne.n	8018a30 <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 8018a26:	4b22      	ldr	r3, [pc, #136]	; (8018ab0 <ip4_output_if_src+0x158>)
 8018a28:	681a      	ldr	r2, [r3, #0]
 8018a2a:	69fb      	ldr	r3, [r7, #28]
 8018a2c:	60da      	str	r2, [r3, #12]
 8018a2e:	e003      	b.n	8018a38 <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 8018a30:	68bb      	ldr	r3, [r7, #8]
 8018a32:	681a      	ldr	r2, [r3, #0]
 8018a34:	69fb      	ldr	r3, [r7, #28]
 8018a36:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 8018a38:	69fb      	ldr	r3, [r7, #28]
 8018a3a:	2200      	movs	r2, #0
 8018a3c:	729a      	strb	r2, [r3, #10]
 8018a3e:	2200      	movs	r2, #0
 8018a40:	72da      	strb	r2, [r3, #11]
 8018a42:	e00f      	b.n	8018a64 <ip4_output_if_src+0x10c>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    if (p->len < IP_HLEN) {
 8018a44:	68fb      	ldr	r3, [r7, #12]
 8018a46:	895b      	ldrh	r3, [r3, #10]
 8018a48:	2b13      	cmp	r3, #19
 8018a4a:	d802      	bhi.n	8018a52 <ip4_output_if_src+0xfa>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: LWIP_IP_HDRINCL but pbuf is too short\n"));
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 8018a4c:	f06f 0301 	mvn.w	r3, #1
 8018a50:	e020      	b.n	8018a94 <ip4_output_if_src+0x13c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 8018a52:	68fb      	ldr	r3, [r7, #12]
 8018a54:	685b      	ldr	r3, [r3, #4]
 8018a56:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 8018a58:	69fb      	ldr	r3, [r7, #28]
 8018a5a:	691b      	ldr	r3, [r3, #16]
 8018a5c:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 8018a5e:	f107 0314 	add.w	r3, r7, #20
 8018a62:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 8018a64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018a66:	8c1b      	ldrh	r3, [r3, #32]
 8018a68:	2b00      	cmp	r3, #0
 8018a6a:	d00c      	beq.n	8018a86 <ip4_output_if_src+0x12e>
 8018a6c:	68fb      	ldr	r3, [r7, #12]
 8018a6e:	891a      	ldrh	r2, [r3, #8]
 8018a70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018a72:	8c1b      	ldrh	r3, [r3, #32]
 8018a74:	429a      	cmp	r2, r3
 8018a76:	d906      	bls.n	8018a86 <ip4_output_if_src+0x12e>
    return ip4_frag(p, netif, dest);
 8018a78:	687a      	ldr	r2, [r7, #4]
 8018a7a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8018a7c:	68f8      	ldr	r0, [r7, #12]
 8018a7e:	f000 fd4b 	bl	8019518 <ip4_frag>
 8018a82:	4603      	mov	r3, r0
 8018a84:	e006      	b.n	8018a94 <ip4_output_if_src+0x13c>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 8018a86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018a88:	695b      	ldr	r3, [r3, #20]
 8018a8a:	687a      	ldr	r2, [r7, #4]
 8018a8c:	68f9      	ldr	r1, [r7, #12]
 8018a8e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8018a90:	4798      	blx	r3
 8018a92:	4603      	mov	r3, r0
}
 8018a94:	4618      	mov	r0, r3
 8018a96:	3720      	adds	r7, #32
 8018a98:	46bd      	mov	sp, r7
 8018a9a:	bd80      	pop	{r7, pc}
 8018a9c:	0802287c 	.word	0x0802287c
 8018aa0:	080228b0 	.word	0x080228b0
 8018aa4:	080228bc 	.word	0x080228bc
 8018aa8:	080228e4 	.word	0x080228e4
 8018aac:	200009c6 	.word	0x200009c6
 8018ab0:	080244fc 	.word	0x080244fc

08018ab4 <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 8018ab4:	b480      	push	{r7}
 8018ab6:	b085      	sub	sp, #20
 8018ab8:	af00      	add	r7, sp, #0
 8018aba:	6078      	str	r0, [r7, #4]
 8018abc:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 8018abe:	687b      	ldr	r3, [r7, #4]
 8018ac0:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 8018ac2:	687b      	ldr	r3, [r7, #4]
 8018ac4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8018ac8:	d002      	beq.n	8018ad0 <ip4_addr_isbroadcast_u32+0x1c>
 8018aca:	687b      	ldr	r3, [r7, #4]
 8018acc:	2b00      	cmp	r3, #0
 8018ace:	d101      	bne.n	8018ad4 <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 8018ad0:	2301      	movs	r3, #1
 8018ad2:	e02a      	b.n	8018b2a <ip4_addr_isbroadcast_u32+0x76>
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 8018ad4:	683b      	ldr	r3, [r7, #0]
 8018ad6:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8018ada:	f003 0302 	and.w	r3, r3, #2
 8018ade:	2b00      	cmp	r3, #0
 8018ae0:	d101      	bne.n	8018ae6 <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 8018ae2:	2300      	movs	r3, #0
 8018ae4:	e021      	b.n	8018b2a <ip4_addr_isbroadcast_u32+0x76>
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 8018ae6:	683b      	ldr	r3, [r7, #0]
 8018ae8:	3304      	adds	r3, #4
 8018aea:	681b      	ldr	r3, [r3, #0]
 8018aec:	687a      	ldr	r2, [r7, #4]
 8018aee:	429a      	cmp	r2, r3
 8018af0:	d101      	bne.n	8018af6 <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 8018af2:	2300      	movs	r3, #0
 8018af4:	e019      	b.n	8018b2a <ip4_addr_isbroadcast_u32+0x76>
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 8018af6:	68fa      	ldr	r2, [r7, #12]
 8018af8:	683b      	ldr	r3, [r7, #0]
 8018afa:	3304      	adds	r3, #4
 8018afc:	681b      	ldr	r3, [r3, #0]
 8018afe:	405a      	eors	r2, r3
 8018b00:	683b      	ldr	r3, [r7, #0]
 8018b02:	3308      	adds	r3, #8
 8018b04:	681b      	ldr	r3, [r3, #0]
 8018b06:	4013      	ands	r3, r2
 8018b08:	2b00      	cmp	r3, #0
 8018b0a:	d10d      	bne.n	8018b28 <ip4_addr_isbroadcast_u32+0x74>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8018b0c:	683b      	ldr	r3, [r7, #0]
 8018b0e:	3308      	adds	r3, #8
 8018b10:	681b      	ldr	r3, [r3, #0]
 8018b12:	43da      	mvns	r2, r3
 8018b14:	687b      	ldr	r3, [r7, #4]
 8018b16:	401a      	ands	r2, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 8018b18:	683b      	ldr	r3, [r7, #0]
 8018b1a:	3308      	adds	r3, #8
 8018b1c:	681b      	ldr	r3, [r3, #0]
 8018b1e:	43db      	mvns	r3, r3
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8018b20:	429a      	cmp	r2, r3
 8018b22:	d101      	bne.n	8018b28 <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 8018b24:	2301      	movs	r3, #1
 8018b26:	e000      	b.n	8018b2a <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 8018b28:	2300      	movs	r3, #0
  }
}
 8018b2a:	4618      	mov	r0, r3
 8018b2c:	3714      	adds	r7, #20
 8018b2e:	46bd      	mov	sp, r7
 8018b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018b34:	4770      	bx	lr
	...

08018b38 <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 8018b38:	b580      	push	{r7, lr}
 8018b3a:	b084      	sub	sp, #16
 8018b3c:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 8018b3e:	2300      	movs	r3, #0
 8018b40:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 8018b42:	4b12      	ldr	r3, [pc, #72]	; (8018b8c <ip_reass_tmr+0x54>)
 8018b44:	681b      	ldr	r3, [r3, #0]
 8018b46:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 8018b48:	e018      	b.n	8018b7c <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 8018b4a:	68fb      	ldr	r3, [r7, #12]
 8018b4c:	7fdb      	ldrb	r3, [r3, #31]
 8018b4e:	2b00      	cmp	r3, #0
 8018b50:	d00b      	beq.n	8018b6a <ip_reass_tmr+0x32>
      r->timer--;
 8018b52:	68fb      	ldr	r3, [r7, #12]
 8018b54:	7fdb      	ldrb	r3, [r3, #31]
 8018b56:	3b01      	subs	r3, #1
 8018b58:	b2da      	uxtb	r2, r3
 8018b5a:	68fb      	ldr	r3, [r7, #12]
 8018b5c:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n", (u16_t)r->timer));
      prev = r;
 8018b5e:	68fb      	ldr	r3, [r7, #12]
 8018b60:	60bb      	str	r3, [r7, #8]
      r = r->next;
 8018b62:	68fb      	ldr	r3, [r7, #12]
 8018b64:	681b      	ldr	r3, [r3, #0]
 8018b66:	60fb      	str	r3, [r7, #12]
 8018b68:	e008      	b.n	8018b7c <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 8018b6a:	68fb      	ldr	r3, [r7, #12]
 8018b6c:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 8018b6e:	68fb      	ldr	r3, [r7, #12]
 8018b70:	681b      	ldr	r3, [r3, #0]
 8018b72:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 8018b74:	68b9      	ldr	r1, [r7, #8]
 8018b76:	6878      	ldr	r0, [r7, #4]
 8018b78:	f000 f80a 	bl	8018b90 <ip_reass_free_complete_datagram>
  while (r != NULL) {
 8018b7c:	68fb      	ldr	r3, [r7, #12]
 8018b7e:	2b00      	cmp	r3, #0
 8018b80:	d1e3      	bne.n	8018b4a <ip_reass_tmr+0x12>
    }
  }
}
 8018b82:	bf00      	nop
 8018b84:	3710      	adds	r7, #16
 8018b86:	46bd      	mov	sp, r7
 8018b88:	bd80      	pop	{r7, pc}
 8018b8a:	bf00      	nop
 8018b8c:	200009c8 	.word	0x200009c8

08018b90 <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 8018b90:	b580      	push	{r7, lr}
 8018b92:	b088      	sub	sp, #32
 8018b94:	af00      	add	r7, sp, #0
 8018b96:	6078      	str	r0, [r7, #4]
 8018b98:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 8018b9a:	2300      	movs	r3, #0
 8018b9c:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 8018b9e:	683a      	ldr	r2, [r7, #0]
 8018ba0:	687b      	ldr	r3, [r7, #4]
 8018ba2:	429a      	cmp	r2, r3
 8018ba4:	d105      	bne.n	8018bb2 <ip_reass_free_complete_datagram+0x22>
 8018ba6:	4b45      	ldr	r3, [pc, #276]	; (8018cbc <ip_reass_free_complete_datagram+0x12c>)
 8018ba8:	22ab      	movs	r2, #171	; 0xab
 8018baa:	4945      	ldr	r1, [pc, #276]	; (8018cc0 <ip_reass_free_complete_datagram+0x130>)
 8018bac:	4845      	ldr	r0, [pc, #276]	; (8018cc4 <ip_reass_free_complete_datagram+0x134>)
 8018bae:	f002 f8bb 	bl	801ad28 <iprintf>
  if (prev != NULL) {
 8018bb2:	683b      	ldr	r3, [r7, #0]
 8018bb4:	2b00      	cmp	r3, #0
 8018bb6:	d00a      	beq.n	8018bce <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 8018bb8:	683b      	ldr	r3, [r7, #0]
 8018bba:	681b      	ldr	r3, [r3, #0]
 8018bbc:	687a      	ldr	r2, [r7, #4]
 8018bbe:	429a      	cmp	r2, r3
 8018bc0:	d005      	beq.n	8018bce <ip_reass_free_complete_datagram+0x3e>
 8018bc2:	4b3e      	ldr	r3, [pc, #248]	; (8018cbc <ip_reass_free_complete_datagram+0x12c>)
 8018bc4:	22ad      	movs	r2, #173	; 0xad
 8018bc6:	4940      	ldr	r1, [pc, #256]	; (8018cc8 <ip_reass_free_complete_datagram+0x138>)
 8018bc8:	483e      	ldr	r0, [pc, #248]	; (8018cc4 <ip_reass_free_complete_datagram+0x134>)
 8018bca:	f002 f8ad 	bl	801ad28 <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 8018bce:	687b      	ldr	r3, [r7, #4]
 8018bd0:	685b      	ldr	r3, [r3, #4]
 8018bd2:	685b      	ldr	r3, [r3, #4]
 8018bd4:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 8018bd6:	697b      	ldr	r3, [r7, #20]
 8018bd8:	889b      	ldrh	r3, [r3, #4]
 8018bda:	b29b      	uxth	r3, r3
 8018bdc:	2b00      	cmp	r3, #0
 8018bde:	d12a      	bne.n	8018c36 <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 8018be0:	687b      	ldr	r3, [r7, #4]
 8018be2:	685b      	ldr	r3, [r3, #4]
 8018be4:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 8018be6:	697b      	ldr	r3, [r7, #20]
 8018be8:	681a      	ldr	r2, [r3, #0]
 8018bea:	687b      	ldr	r3, [r7, #4]
 8018bec:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 8018bee:	69bb      	ldr	r3, [r7, #24]
 8018bf0:	6858      	ldr	r0, [r3, #4]
 8018bf2:	687b      	ldr	r3, [r7, #4]
 8018bf4:	3308      	adds	r3, #8
 8018bf6:	2214      	movs	r2, #20
 8018bf8:	4619      	mov	r1, r3
 8018bfa:	f001 f9ac 	bl	8019f56 <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 8018bfe:	2101      	movs	r1, #1
 8018c00:	69b8      	ldr	r0, [r7, #24]
 8018c02:	f7ff fc49 	bl	8018498 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 8018c06:	69b8      	ldr	r0, [r7, #24]
 8018c08:	f7f7 fabe 	bl	8010188 <pbuf_clen>
 8018c0c:	4603      	mov	r3, r0
 8018c0e:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8018c10:	8bfa      	ldrh	r2, [r7, #30]
 8018c12:	8a7b      	ldrh	r3, [r7, #18]
 8018c14:	4413      	add	r3, r2
 8018c16:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8018c1a:	db05      	blt.n	8018c28 <ip_reass_free_complete_datagram+0x98>
 8018c1c:	4b27      	ldr	r3, [pc, #156]	; (8018cbc <ip_reass_free_complete_datagram+0x12c>)
 8018c1e:	22bc      	movs	r2, #188	; 0xbc
 8018c20:	492a      	ldr	r1, [pc, #168]	; (8018ccc <ip_reass_free_complete_datagram+0x13c>)
 8018c22:	4828      	ldr	r0, [pc, #160]	; (8018cc4 <ip_reass_free_complete_datagram+0x134>)
 8018c24:	f002 f880 	bl	801ad28 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 8018c28:	8bfa      	ldrh	r2, [r7, #30]
 8018c2a:	8a7b      	ldrh	r3, [r7, #18]
 8018c2c:	4413      	add	r3, r2
 8018c2e:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 8018c30:	69b8      	ldr	r0, [r7, #24]
 8018c32:	f7f7 fa1b 	bl	801006c <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 8018c36:	687b      	ldr	r3, [r7, #4]
 8018c38:	685b      	ldr	r3, [r3, #4]
 8018c3a:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 8018c3c:	e01f      	b.n	8018c7e <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 8018c3e:	69bb      	ldr	r3, [r7, #24]
 8018c40:	685b      	ldr	r3, [r3, #4]
 8018c42:	617b      	str	r3, [r7, #20]
    pcur = p;
 8018c44:	69bb      	ldr	r3, [r7, #24]
 8018c46:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 8018c48:	697b      	ldr	r3, [r7, #20]
 8018c4a:	681b      	ldr	r3, [r3, #0]
 8018c4c:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 8018c4e:	68f8      	ldr	r0, [r7, #12]
 8018c50:	f7f7 fa9a 	bl	8010188 <pbuf_clen>
 8018c54:	4603      	mov	r3, r0
 8018c56:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8018c58:	8bfa      	ldrh	r2, [r7, #30]
 8018c5a:	8a7b      	ldrh	r3, [r7, #18]
 8018c5c:	4413      	add	r3, r2
 8018c5e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8018c62:	db05      	blt.n	8018c70 <ip_reass_free_complete_datagram+0xe0>
 8018c64:	4b15      	ldr	r3, [pc, #84]	; (8018cbc <ip_reass_free_complete_datagram+0x12c>)
 8018c66:	22cc      	movs	r2, #204	; 0xcc
 8018c68:	4918      	ldr	r1, [pc, #96]	; (8018ccc <ip_reass_free_complete_datagram+0x13c>)
 8018c6a:	4816      	ldr	r0, [pc, #88]	; (8018cc4 <ip_reass_free_complete_datagram+0x134>)
 8018c6c:	f002 f85c 	bl	801ad28 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 8018c70:	8bfa      	ldrh	r2, [r7, #30]
 8018c72:	8a7b      	ldrh	r3, [r7, #18]
 8018c74:	4413      	add	r3, r2
 8018c76:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 8018c78:	68f8      	ldr	r0, [r7, #12]
 8018c7a:	f7f7 f9f7 	bl	801006c <pbuf_free>
  while (p != NULL) {
 8018c7e:	69bb      	ldr	r3, [r7, #24]
 8018c80:	2b00      	cmp	r3, #0
 8018c82:	d1dc      	bne.n	8018c3e <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 8018c84:	6839      	ldr	r1, [r7, #0]
 8018c86:	6878      	ldr	r0, [r7, #4]
 8018c88:	f000 f8c2 	bl	8018e10 <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 8018c8c:	4b10      	ldr	r3, [pc, #64]	; (8018cd0 <ip_reass_free_complete_datagram+0x140>)
 8018c8e:	881b      	ldrh	r3, [r3, #0]
 8018c90:	8bfa      	ldrh	r2, [r7, #30]
 8018c92:	429a      	cmp	r2, r3
 8018c94:	d905      	bls.n	8018ca2 <ip_reass_free_complete_datagram+0x112>
 8018c96:	4b09      	ldr	r3, [pc, #36]	; (8018cbc <ip_reass_free_complete_datagram+0x12c>)
 8018c98:	22d2      	movs	r2, #210	; 0xd2
 8018c9a:	490e      	ldr	r1, [pc, #56]	; (8018cd4 <ip_reass_free_complete_datagram+0x144>)
 8018c9c:	4809      	ldr	r0, [pc, #36]	; (8018cc4 <ip_reass_free_complete_datagram+0x134>)
 8018c9e:	f002 f843 	bl	801ad28 <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 8018ca2:	4b0b      	ldr	r3, [pc, #44]	; (8018cd0 <ip_reass_free_complete_datagram+0x140>)
 8018ca4:	881a      	ldrh	r2, [r3, #0]
 8018ca6:	8bfb      	ldrh	r3, [r7, #30]
 8018ca8:	1ad3      	subs	r3, r2, r3
 8018caa:	b29a      	uxth	r2, r3
 8018cac:	4b08      	ldr	r3, [pc, #32]	; (8018cd0 <ip_reass_free_complete_datagram+0x140>)
 8018cae:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 8018cb0:	8bfb      	ldrh	r3, [r7, #30]
}
 8018cb2:	4618      	mov	r0, r3
 8018cb4:	3720      	adds	r7, #32
 8018cb6:	46bd      	mov	sp, r7
 8018cb8:	bd80      	pop	{r7, pc}
 8018cba:	bf00      	nop
 8018cbc:	08022914 	.word	0x08022914
 8018cc0:	08022950 	.word	0x08022950
 8018cc4:	0802295c 	.word	0x0802295c
 8018cc8:	08022984 	.word	0x08022984
 8018ccc:	08022998 	.word	0x08022998
 8018cd0:	200009cc 	.word	0x200009cc
 8018cd4:	080229b8 	.word	0x080229b8

08018cd8 <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 8018cd8:	b580      	push	{r7, lr}
 8018cda:	b08a      	sub	sp, #40	; 0x28
 8018cdc:	af00      	add	r7, sp, #0
 8018cde:	6078      	str	r0, [r7, #4]
 8018ce0:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 8018ce2:	2300      	movs	r3, #0
 8018ce4:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 8018ce6:	2300      	movs	r3, #0
 8018ce8:	623b      	str	r3, [r7, #32]
    prev = NULL;
 8018cea:	2300      	movs	r3, #0
 8018cec:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 8018cee:	2300      	movs	r3, #0
 8018cf0:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 8018cf2:	2300      	movs	r3, #0
 8018cf4:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 8018cf6:	4b28      	ldr	r3, [pc, #160]	; (8018d98 <ip_reass_remove_oldest_datagram+0xc0>)
 8018cf8:	681b      	ldr	r3, [r3, #0]
 8018cfa:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 8018cfc:	e030      	b.n	8018d60 <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 8018cfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018d00:	695a      	ldr	r2, [r3, #20]
 8018d02:	687b      	ldr	r3, [r7, #4]
 8018d04:	68db      	ldr	r3, [r3, #12]
 8018d06:	429a      	cmp	r2, r3
 8018d08:	d10c      	bne.n	8018d24 <ip_reass_remove_oldest_datagram+0x4c>
 8018d0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018d0c:	699a      	ldr	r2, [r3, #24]
 8018d0e:	687b      	ldr	r3, [r7, #4]
 8018d10:	691b      	ldr	r3, [r3, #16]
 8018d12:	429a      	cmp	r2, r3
 8018d14:	d106      	bne.n	8018d24 <ip_reass_remove_oldest_datagram+0x4c>
 8018d16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018d18:	899a      	ldrh	r2, [r3, #12]
 8018d1a:	687b      	ldr	r3, [r7, #4]
 8018d1c:	889b      	ldrh	r3, [r3, #4]
 8018d1e:	b29b      	uxth	r3, r3
 8018d20:	429a      	cmp	r2, r3
 8018d22:	d014      	beq.n	8018d4e <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 8018d24:	693b      	ldr	r3, [r7, #16]
 8018d26:	3301      	adds	r3, #1
 8018d28:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 8018d2a:	6a3b      	ldr	r3, [r7, #32]
 8018d2c:	2b00      	cmp	r3, #0
 8018d2e:	d104      	bne.n	8018d3a <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 8018d30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018d32:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 8018d34:	69fb      	ldr	r3, [r7, #28]
 8018d36:	61bb      	str	r3, [r7, #24]
 8018d38:	e009      	b.n	8018d4e <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 8018d3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018d3c:	7fda      	ldrb	r2, [r3, #31]
 8018d3e:	6a3b      	ldr	r3, [r7, #32]
 8018d40:	7fdb      	ldrb	r3, [r3, #31]
 8018d42:	429a      	cmp	r2, r3
 8018d44:	d803      	bhi.n	8018d4e <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 8018d46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018d48:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 8018d4a:	69fb      	ldr	r3, [r7, #28]
 8018d4c:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 8018d4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018d50:	681b      	ldr	r3, [r3, #0]
 8018d52:	2b00      	cmp	r3, #0
 8018d54:	d001      	beq.n	8018d5a <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 8018d56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018d58:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 8018d5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018d5c:	681b      	ldr	r3, [r3, #0]
 8018d5e:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 8018d60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018d62:	2b00      	cmp	r3, #0
 8018d64:	d1cb      	bne.n	8018cfe <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 8018d66:	6a3b      	ldr	r3, [r7, #32]
 8018d68:	2b00      	cmp	r3, #0
 8018d6a:	d008      	beq.n	8018d7e <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 8018d6c:	69b9      	ldr	r1, [r7, #24]
 8018d6e:	6a38      	ldr	r0, [r7, #32]
 8018d70:	f7ff ff0e 	bl	8018b90 <ip_reass_free_complete_datagram>
 8018d74:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 8018d76:	697a      	ldr	r2, [r7, #20]
 8018d78:	68fb      	ldr	r3, [r7, #12]
 8018d7a:	4413      	add	r3, r2
 8018d7c:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 8018d7e:	697a      	ldr	r2, [r7, #20]
 8018d80:	683b      	ldr	r3, [r7, #0]
 8018d82:	429a      	cmp	r2, r3
 8018d84:	da02      	bge.n	8018d8c <ip_reass_remove_oldest_datagram+0xb4>
 8018d86:	693b      	ldr	r3, [r7, #16]
 8018d88:	2b01      	cmp	r3, #1
 8018d8a:	dcac      	bgt.n	8018ce6 <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 8018d8c:	697b      	ldr	r3, [r7, #20]
}
 8018d8e:	4618      	mov	r0, r3
 8018d90:	3728      	adds	r7, #40	; 0x28
 8018d92:	46bd      	mov	sp, r7
 8018d94:	bd80      	pop	{r7, pc}
 8018d96:	bf00      	nop
 8018d98:	200009c8 	.word	0x200009c8

08018d9c <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata *
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 8018d9c:	b580      	push	{r7, lr}
 8018d9e:	b084      	sub	sp, #16
 8018da0:	af00      	add	r7, sp, #0
 8018da2:	6078      	str	r0, [r7, #4]
 8018da4:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 8018da6:	2004      	movs	r0, #4
 8018da8:	f7f6 fae6 	bl	800f378 <memp_malloc>
 8018dac:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 8018dae:	68fb      	ldr	r3, [r7, #12]
 8018db0:	2b00      	cmp	r3, #0
 8018db2:	d110      	bne.n	8018dd6 <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 8018db4:	6839      	ldr	r1, [r7, #0]
 8018db6:	6878      	ldr	r0, [r7, #4]
 8018db8:	f7ff ff8e 	bl	8018cd8 <ip_reass_remove_oldest_datagram>
 8018dbc:	4602      	mov	r2, r0
 8018dbe:	683b      	ldr	r3, [r7, #0]
 8018dc0:	4293      	cmp	r3, r2
 8018dc2:	dc03      	bgt.n	8018dcc <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 8018dc4:	2004      	movs	r0, #4
 8018dc6:	f7f6 fad7 	bl	800f378 <memp_malloc>
 8018dca:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 8018dcc:	68fb      	ldr	r3, [r7, #12]
 8018dce:	2b00      	cmp	r3, #0
 8018dd0:	d101      	bne.n	8018dd6 <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG, ("Failed to alloc reassdata struct\n"));
      return NULL;
 8018dd2:	2300      	movs	r3, #0
 8018dd4:	e016      	b.n	8018e04 <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 8018dd6:	2220      	movs	r2, #32
 8018dd8:	2100      	movs	r1, #0
 8018dda:	68f8      	ldr	r0, [r7, #12]
 8018ddc:	f001 f8df 	bl	8019f9e <memset>
  ipr->timer = IP_REASS_MAXAGE;
 8018de0:	68fb      	ldr	r3, [r7, #12]
 8018de2:	220f      	movs	r2, #15
 8018de4:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 8018de6:	4b09      	ldr	r3, [pc, #36]	; (8018e0c <ip_reass_enqueue_new_datagram+0x70>)
 8018de8:	681a      	ldr	r2, [r3, #0]
 8018dea:	68fb      	ldr	r3, [r7, #12]
 8018dec:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 8018dee:	4a07      	ldr	r2, [pc, #28]	; (8018e0c <ip_reass_enqueue_new_datagram+0x70>)
 8018df0:	68fb      	ldr	r3, [r7, #12]
 8018df2:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 8018df4:	68fb      	ldr	r3, [r7, #12]
 8018df6:	3308      	adds	r3, #8
 8018df8:	2214      	movs	r2, #20
 8018dfa:	6879      	ldr	r1, [r7, #4]
 8018dfc:	4618      	mov	r0, r3
 8018dfe:	f001 f8aa 	bl	8019f56 <memcpy>
  return ipr;
 8018e02:	68fb      	ldr	r3, [r7, #12]
}
 8018e04:	4618      	mov	r0, r3
 8018e06:	3710      	adds	r7, #16
 8018e08:	46bd      	mov	sp, r7
 8018e0a:	bd80      	pop	{r7, pc}
 8018e0c:	200009c8 	.word	0x200009c8

08018e10 <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 8018e10:	b580      	push	{r7, lr}
 8018e12:	b082      	sub	sp, #8
 8018e14:	af00      	add	r7, sp, #0
 8018e16:	6078      	str	r0, [r7, #4]
 8018e18:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 8018e1a:	4b10      	ldr	r3, [pc, #64]	; (8018e5c <ip_reass_dequeue_datagram+0x4c>)
 8018e1c:	681b      	ldr	r3, [r3, #0]
 8018e1e:	687a      	ldr	r2, [r7, #4]
 8018e20:	429a      	cmp	r2, r3
 8018e22:	d104      	bne.n	8018e2e <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 8018e24:	687b      	ldr	r3, [r7, #4]
 8018e26:	681b      	ldr	r3, [r3, #0]
 8018e28:	4a0c      	ldr	r2, [pc, #48]	; (8018e5c <ip_reass_dequeue_datagram+0x4c>)
 8018e2a:	6013      	str	r3, [r2, #0]
 8018e2c:	e00d      	b.n	8018e4a <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 8018e2e:	683b      	ldr	r3, [r7, #0]
 8018e30:	2b00      	cmp	r3, #0
 8018e32:	d106      	bne.n	8018e42 <ip_reass_dequeue_datagram+0x32>
 8018e34:	4b0a      	ldr	r3, [pc, #40]	; (8018e60 <ip_reass_dequeue_datagram+0x50>)
 8018e36:	f240 1245 	movw	r2, #325	; 0x145
 8018e3a:	490a      	ldr	r1, [pc, #40]	; (8018e64 <ip_reass_dequeue_datagram+0x54>)
 8018e3c:	480a      	ldr	r0, [pc, #40]	; (8018e68 <ip_reass_dequeue_datagram+0x58>)
 8018e3e:	f001 ff73 	bl	801ad28 <iprintf>
    prev->next = ipr->next;
 8018e42:	687b      	ldr	r3, [r7, #4]
 8018e44:	681a      	ldr	r2, [r3, #0]
 8018e46:	683b      	ldr	r3, [r7, #0]
 8018e48:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 8018e4a:	6879      	ldr	r1, [r7, #4]
 8018e4c:	2004      	movs	r0, #4
 8018e4e:	f7f6 fae5 	bl	800f41c <memp_free>
}
 8018e52:	bf00      	nop
 8018e54:	3708      	adds	r7, #8
 8018e56:	46bd      	mov	sp, r7
 8018e58:	bd80      	pop	{r7, pc}
 8018e5a:	bf00      	nop
 8018e5c:	200009c8 	.word	0x200009c8
 8018e60:	08022914 	.word	0x08022914
 8018e64:	080229dc 	.word	0x080229dc
 8018e68:	0802295c 	.word	0x0802295c

08018e6c <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 8018e6c:	b580      	push	{r7, lr}
 8018e6e:	b08c      	sub	sp, #48	; 0x30
 8018e70:	af00      	add	r7, sp, #0
 8018e72:	60f8      	str	r0, [r7, #12]
 8018e74:	60b9      	str	r1, [r7, #8]
 8018e76:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 8018e78:	2300      	movs	r3, #0
 8018e7a:	62bb      	str	r3, [r7, #40]	; 0x28
  struct pbuf *q;
  u16_t offset, len;
  u8_t hlen;
  struct ip_hdr *fraghdr;
  int valid = 1;
 8018e7c:	2301      	movs	r3, #1
 8018e7e:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr *)new_p->payload;
 8018e80:	68bb      	ldr	r3, [r7, #8]
 8018e82:	685b      	ldr	r3, [r3, #4]
 8018e84:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 8018e86:	69fb      	ldr	r3, [r7, #28]
 8018e88:	885b      	ldrh	r3, [r3, #2]
 8018e8a:	b29b      	uxth	r3, r3
 8018e8c:	4618      	mov	r0, r3
 8018e8e:	f7f5 fdbd 	bl	800ea0c <lwip_htons>
 8018e92:	4603      	mov	r3, r0
 8018e94:	837b      	strh	r3, [r7, #26]
  hlen = IPH_HL_BYTES(fraghdr);
 8018e96:	69fb      	ldr	r3, [r7, #28]
 8018e98:	781b      	ldrb	r3, [r3, #0]
 8018e9a:	f003 030f 	and.w	r3, r3, #15
 8018e9e:	b2db      	uxtb	r3, r3
 8018ea0:	009b      	lsls	r3, r3, #2
 8018ea2:	767b      	strb	r3, [r7, #25]
  if (hlen > len) {
 8018ea4:	7e7b      	ldrb	r3, [r7, #25]
 8018ea6:	b29b      	uxth	r3, r3
 8018ea8:	8b7a      	ldrh	r2, [r7, #26]
 8018eaa:	429a      	cmp	r2, r3
 8018eac:	d202      	bcs.n	8018eb4 <ip_reass_chain_frag_into_datagram_and_validate+0x48>
    /* invalid datagram */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 8018eae:	f04f 33ff 	mov.w	r3, #4294967295
 8018eb2:	e135      	b.n	8019120 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  len = (u16_t)(len - hlen);
 8018eb4:	7e7b      	ldrb	r3, [r7, #25]
 8018eb6:	b29b      	uxth	r3, r3
 8018eb8:	8b7a      	ldrh	r2, [r7, #26]
 8018eba:	1ad3      	subs	r3, r2, r3
 8018ebc:	837b      	strh	r3, [r7, #26]
  offset = IPH_OFFSET_BYTES(fraghdr);
 8018ebe:	69fb      	ldr	r3, [r7, #28]
 8018ec0:	88db      	ldrh	r3, [r3, #6]
 8018ec2:	b29b      	uxth	r3, r3
 8018ec4:	4618      	mov	r0, r3
 8018ec6:	f7f5 fda1 	bl	800ea0c <lwip_htons>
 8018eca:	4603      	mov	r3, r0
 8018ecc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8018ed0:	b29b      	uxth	r3, r3
 8018ed2:	00db      	lsls	r3, r3, #3
 8018ed4:	82fb      	strh	r3, [r7, #22]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper *)new_p->payload;
 8018ed6:	68bb      	ldr	r3, [r7, #8]
 8018ed8:	685b      	ldr	r3, [r3, #4]
 8018eda:	62fb      	str	r3, [r7, #44]	; 0x2c
  iprh->next_pbuf = NULL;
 8018edc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018ede:	2200      	movs	r2, #0
 8018ee0:	701a      	strb	r2, [r3, #0]
 8018ee2:	2200      	movs	r2, #0
 8018ee4:	705a      	strb	r2, [r3, #1]
 8018ee6:	2200      	movs	r2, #0
 8018ee8:	709a      	strb	r2, [r3, #2]
 8018eea:	2200      	movs	r2, #0
 8018eec:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 8018eee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018ef0:	8afa      	ldrh	r2, [r7, #22]
 8018ef2:	809a      	strh	r2, [r3, #4]
  iprh->end = (u16_t)(offset + len);
 8018ef4:	8afa      	ldrh	r2, [r7, #22]
 8018ef6:	8b7b      	ldrh	r3, [r7, #26]
 8018ef8:	4413      	add	r3, r2
 8018efa:	b29a      	uxth	r2, r3
 8018efc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018efe:	80da      	strh	r2, [r3, #6]
  if (iprh->end < offset) {
 8018f00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018f02:	88db      	ldrh	r3, [r3, #6]
 8018f04:	b29b      	uxth	r3, r3
 8018f06:	8afa      	ldrh	r2, [r7, #22]
 8018f08:	429a      	cmp	r2, r3
 8018f0a:	d902      	bls.n	8018f12 <ip_reass_chain_frag_into_datagram_and_validate+0xa6>
    /* u16_t overflow, cannot handle this */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 8018f0c:	f04f 33ff 	mov.w	r3, #4294967295
 8018f10:	e106      	b.n	8019120 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 8018f12:	68fb      	ldr	r3, [r7, #12]
 8018f14:	685b      	ldr	r3, [r3, #4]
 8018f16:	627b      	str	r3, [r7, #36]	; 0x24
 8018f18:	e068      	b.n	8018fec <ip_reass_chain_frag_into_datagram_and_validate+0x180>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 8018f1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018f1c:	685b      	ldr	r3, [r3, #4]
 8018f1e:	613b      	str	r3, [r7, #16]
    if (iprh->start < iprh_tmp->start) {
 8018f20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018f22:	889b      	ldrh	r3, [r3, #4]
 8018f24:	b29a      	uxth	r2, r3
 8018f26:	693b      	ldr	r3, [r7, #16]
 8018f28:	889b      	ldrh	r3, [r3, #4]
 8018f2a:	b29b      	uxth	r3, r3
 8018f2c:	429a      	cmp	r2, r3
 8018f2e:	d235      	bcs.n	8018f9c <ip_reass_chain_frag_into_datagram_and_validate+0x130>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 8018f30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018f32:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8018f34:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 8018f36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018f38:	2b00      	cmp	r3, #0
 8018f3a:	d020      	beq.n	8018f7e <ip_reass_chain_frag_into_datagram_and_validate+0x112>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 8018f3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018f3e:	889b      	ldrh	r3, [r3, #4]
 8018f40:	b29a      	uxth	r2, r3
 8018f42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018f44:	88db      	ldrh	r3, [r3, #6]
 8018f46:	b29b      	uxth	r3, r3
 8018f48:	429a      	cmp	r2, r3
 8018f4a:	d307      	bcc.n	8018f5c <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
 8018f4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018f4e:	88db      	ldrh	r3, [r3, #6]
 8018f50:	b29a      	uxth	r2, r3
 8018f52:	693b      	ldr	r3, [r7, #16]
 8018f54:	889b      	ldrh	r3, [r3, #4]
 8018f56:	b29b      	uxth	r3, r3
 8018f58:	429a      	cmp	r2, r3
 8018f5a:	d902      	bls.n	8018f62 <ip_reass_chain_frag_into_datagram_and_validate+0xf6>
          /* fragment overlaps with previous or following, throw away */
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 8018f5c:	f04f 33ff 	mov.w	r3, #4294967295
 8018f60:	e0de      	b.n	8019120 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 8018f62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018f64:	68ba      	ldr	r2, [r7, #8]
 8018f66:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 8018f68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018f6a:	88db      	ldrh	r3, [r3, #6]
 8018f6c:	b29a      	uxth	r2, r3
 8018f6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018f70:	889b      	ldrh	r3, [r3, #4]
 8018f72:	b29b      	uxth	r3, r3
 8018f74:	429a      	cmp	r2, r3
 8018f76:	d03d      	beq.n	8018ff4 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 8018f78:	2300      	movs	r3, #0
 8018f7a:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 8018f7c:	e03a      	b.n	8018ff4 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
        if (iprh->end > iprh_tmp->start) {
 8018f7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018f80:	88db      	ldrh	r3, [r3, #6]
 8018f82:	b29a      	uxth	r2, r3
 8018f84:	693b      	ldr	r3, [r7, #16]
 8018f86:	889b      	ldrh	r3, [r3, #4]
 8018f88:	b29b      	uxth	r3, r3
 8018f8a:	429a      	cmp	r2, r3
 8018f8c:	d902      	bls.n	8018f94 <ip_reass_chain_frag_into_datagram_and_validate+0x128>
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 8018f8e:	f04f 33ff 	mov.w	r3, #4294967295
 8018f92:	e0c5      	b.n	8019120 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        ipr->p = new_p;
 8018f94:	68fb      	ldr	r3, [r7, #12]
 8018f96:	68ba      	ldr	r2, [r7, #8]
 8018f98:	605a      	str	r2, [r3, #4]
      break;
 8018f9a:	e02b      	b.n	8018ff4 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
    } else if (iprh->start == iprh_tmp->start) {
 8018f9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018f9e:	889b      	ldrh	r3, [r3, #4]
 8018fa0:	b29a      	uxth	r2, r3
 8018fa2:	693b      	ldr	r3, [r7, #16]
 8018fa4:	889b      	ldrh	r3, [r3, #4]
 8018fa6:	b29b      	uxth	r3, r3
 8018fa8:	429a      	cmp	r2, r3
 8018faa:	d102      	bne.n	8018fb2 <ip_reass_chain_frag_into_datagram_and_validate+0x146>
      /* received the same datagram twice: no need to keep the datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 8018fac:	f04f 33ff 	mov.w	r3, #4294967295
 8018fb0:	e0b6      	b.n	8019120 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 8018fb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018fb4:	889b      	ldrh	r3, [r3, #4]
 8018fb6:	b29a      	uxth	r2, r3
 8018fb8:	693b      	ldr	r3, [r7, #16]
 8018fba:	88db      	ldrh	r3, [r3, #6]
 8018fbc:	b29b      	uxth	r3, r3
 8018fbe:	429a      	cmp	r2, r3
 8018fc0:	d202      	bcs.n	8018fc8 <ip_reass_chain_frag_into_datagram_and_validate+0x15c>
      /* overlap: no need to keep the new datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 8018fc2:	f04f 33ff 	mov.w	r3, #4294967295
 8018fc6:	e0ab      	b.n	8019120 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 8018fc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018fca:	2b00      	cmp	r3, #0
 8018fcc:	d009      	beq.n	8018fe2 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
        if (iprh_prev->end != iprh_tmp->start) {
 8018fce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018fd0:	88db      	ldrh	r3, [r3, #6]
 8018fd2:	b29a      	uxth	r2, r3
 8018fd4:	693b      	ldr	r3, [r7, #16]
 8018fd6:	889b      	ldrh	r3, [r3, #4]
 8018fd8:	b29b      	uxth	r3, r3
 8018fda:	429a      	cmp	r2, r3
 8018fdc:	d001      	beq.n	8018fe2 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 8018fde:	2300      	movs	r3, #0
 8018fe0:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 8018fe2:	693b      	ldr	r3, [r7, #16]
 8018fe4:	681b      	ldr	r3, [r3, #0]
 8018fe6:	627b      	str	r3, [r7, #36]	; 0x24
    iprh_prev = iprh_tmp;
 8018fe8:	693b      	ldr	r3, [r7, #16]
 8018fea:	62bb      	str	r3, [r7, #40]	; 0x28
  for (q = ipr->p; q != NULL;) {
 8018fec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018fee:	2b00      	cmp	r3, #0
 8018ff0:	d193      	bne.n	8018f1a <ip_reass_chain_frag_into_datagram_and_validate+0xae>
 8018ff2:	e000      	b.n	8018ff6 <ip_reass_chain_frag_into_datagram_and_validate+0x18a>
      break;
 8018ff4:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 8018ff6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018ff8:	2b00      	cmp	r3, #0
 8018ffa:	d12d      	bne.n	8019058 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
    if (iprh_prev != NULL) {
 8018ffc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018ffe:	2b00      	cmp	r3, #0
 8019000:	d01c      	beq.n	801903c <ip_reass_chain_frag_into_datagram_and_validate+0x1d0>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 8019002:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019004:	88db      	ldrh	r3, [r3, #6]
 8019006:	b29a      	uxth	r2, r3
 8019008:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801900a:	889b      	ldrh	r3, [r3, #4]
 801900c:	b29b      	uxth	r3, r3
 801900e:	429a      	cmp	r2, r3
 8019010:	d906      	bls.n	8019020 <ip_reass_chain_frag_into_datagram_and_validate+0x1b4>
 8019012:	4b45      	ldr	r3, [pc, #276]	; (8019128 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8019014:	f44f 72db 	mov.w	r2, #438	; 0x1b6
 8019018:	4944      	ldr	r1, [pc, #272]	; (801912c <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 801901a:	4845      	ldr	r0, [pc, #276]	; (8019130 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801901c:	f001 fe84 	bl	801ad28 <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 8019020:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019022:	68ba      	ldr	r2, [r7, #8]
 8019024:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 8019026:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019028:	88db      	ldrh	r3, [r3, #6]
 801902a:	b29a      	uxth	r2, r3
 801902c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801902e:	889b      	ldrh	r3, [r3, #4]
 8019030:	b29b      	uxth	r3, r3
 8019032:	429a      	cmp	r2, r3
 8019034:	d010      	beq.n	8019058 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 8019036:	2300      	movs	r3, #0
 8019038:	623b      	str	r3, [r7, #32]
 801903a:	e00d      	b.n	8019058 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 801903c:	68fb      	ldr	r3, [r7, #12]
 801903e:	685b      	ldr	r3, [r3, #4]
 8019040:	2b00      	cmp	r3, #0
 8019042:	d006      	beq.n	8019052 <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 8019044:	4b38      	ldr	r3, [pc, #224]	; (8019128 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8019046:	f240 12bf 	movw	r2, #447	; 0x1bf
 801904a:	493a      	ldr	r1, [pc, #232]	; (8019134 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 801904c:	4838      	ldr	r0, [pc, #224]	; (8019130 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801904e:	f001 fe6b 	bl	801ad28 <iprintf>
                  ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 8019052:	68fb      	ldr	r3, [r7, #12]
 8019054:	68ba      	ldr	r2, [r7, #8]
 8019056:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 8019058:	687b      	ldr	r3, [r7, #4]
 801905a:	2b00      	cmp	r3, #0
 801905c:	d105      	bne.n	801906a <ip_reass_chain_frag_into_datagram_and_validate+0x1fe>
 801905e:	68fb      	ldr	r3, [r7, #12]
 8019060:	7f9b      	ldrb	r3, [r3, #30]
 8019062:	f003 0301 	and.w	r3, r3, #1
 8019066:	2b00      	cmp	r3, #0
 8019068:	d059      	beq.n	801911e <ip_reass_chain_frag_into_datagram_and_validate+0x2b2>
    /* and had no holes so far */
    if (valid) {
 801906a:	6a3b      	ldr	r3, [r7, #32]
 801906c:	2b00      	cmp	r3, #0
 801906e:	d04f      	beq.n	8019110 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 8019070:	68fb      	ldr	r3, [r7, #12]
 8019072:	685b      	ldr	r3, [r3, #4]
 8019074:	2b00      	cmp	r3, #0
 8019076:	d006      	beq.n	8019086 <ip_reass_chain_frag_into_datagram_and_validate+0x21a>
 8019078:	68fb      	ldr	r3, [r7, #12]
 801907a:	685b      	ldr	r3, [r3, #4]
 801907c:	685b      	ldr	r3, [r3, #4]
 801907e:	889b      	ldrh	r3, [r3, #4]
 8019080:	b29b      	uxth	r3, r3
 8019082:	2b00      	cmp	r3, #0
 8019084:	d002      	beq.n	801908c <ip_reass_chain_frag_into_datagram_and_validate+0x220>
        valid = 0;
 8019086:	2300      	movs	r3, #0
 8019088:	623b      	str	r3, [r7, #32]
 801908a:	e041      	b.n	8019110 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 801908c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801908e:	62bb      	str	r3, [r7, #40]	; 0x28
        q = iprh->next_pbuf;
 8019090:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019092:	681b      	ldr	r3, [r3, #0]
 8019094:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 8019096:	e012      	b.n	80190be <ip_reass_chain_frag_into_datagram_and_validate+0x252>
          iprh = (struct ip_reass_helper *)q->payload;
 8019098:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801909a:	685b      	ldr	r3, [r3, #4]
 801909c:	62fb      	str	r3, [r7, #44]	; 0x2c
          if (iprh_prev->end != iprh->start) {
 801909e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80190a0:	88db      	ldrh	r3, [r3, #6]
 80190a2:	b29a      	uxth	r2, r3
 80190a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80190a6:	889b      	ldrh	r3, [r3, #4]
 80190a8:	b29b      	uxth	r3, r3
 80190aa:	429a      	cmp	r2, r3
 80190ac:	d002      	beq.n	80190b4 <ip_reass_chain_frag_into_datagram_and_validate+0x248>
            valid = 0;
 80190ae:	2300      	movs	r3, #0
 80190b0:	623b      	str	r3, [r7, #32]
            break;
 80190b2:	e007      	b.n	80190c4 <ip_reass_chain_frag_into_datagram_and_validate+0x258>
          }
          iprh_prev = iprh;
 80190b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80190b6:	62bb      	str	r3, [r7, #40]	; 0x28
          q = iprh->next_pbuf;
 80190b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80190ba:	681b      	ldr	r3, [r3, #0]
 80190bc:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 80190be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80190c0:	2b00      	cmp	r3, #0
 80190c2:	d1e9      	bne.n	8019098 <ip_reass_chain_frag_into_datagram_and_validate+0x22c>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 80190c4:	6a3b      	ldr	r3, [r7, #32]
 80190c6:	2b00      	cmp	r3, #0
 80190c8:	d022      	beq.n	8019110 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 80190ca:	68fb      	ldr	r3, [r7, #12]
 80190cc:	685b      	ldr	r3, [r3, #4]
 80190ce:	2b00      	cmp	r3, #0
 80190d0:	d106      	bne.n	80190e0 <ip_reass_chain_frag_into_datagram_and_validate+0x274>
 80190d2:	4b15      	ldr	r3, [pc, #84]	; (8019128 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 80190d4:	f240 12df 	movw	r2, #479	; 0x1df
 80190d8:	4917      	ldr	r1, [pc, #92]	; (8019138 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 80190da:	4815      	ldr	r0, [pc, #84]	; (8019130 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 80190dc:	f001 fe24 	bl	801ad28 <iprintf>
          LWIP_ASSERT("sanity check",
 80190e0:	68fb      	ldr	r3, [r7, #12]
 80190e2:	685b      	ldr	r3, [r3, #4]
 80190e4:	685b      	ldr	r3, [r3, #4]
 80190e6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80190e8:	429a      	cmp	r2, r3
 80190ea:	d106      	bne.n	80190fa <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
 80190ec:	4b0e      	ldr	r3, [pc, #56]	; (8019128 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 80190ee:	f240 12e1 	movw	r2, #481	; 0x1e1
 80190f2:	4911      	ldr	r1, [pc, #68]	; (8019138 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 80190f4:	480e      	ldr	r0, [pc, #56]	; (8019130 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 80190f6:	f001 fe17 	bl	801ad28 <iprintf>
                      ((struct ip_reass_helper *)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 80190fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80190fc:	681b      	ldr	r3, [r3, #0]
 80190fe:	2b00      	cmp	r3, #0
 8019100:	d006      	beq.n	8019110 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
 8019102:	4b09      	ldr	r3, [pc, #36]	; (8019128 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8019104:	f240 12e3 	movw	r2, #483	; 0x1e3
 8019108:	490c      	ldr	r1, [pc, #48]	; (801913c <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 801910a:	4809      	ldr	r0, [pc, #36]	; (8019130 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801910c:	f001 fe0c 	bl	801ad28 <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 8019110:	6a3b      	ldr	r3, [r7, #32]
 8019112:	2b00      	cmp	r3, #0
 8019114:	bf14      	ite	ne
 8019116:	2301      	movne	r3, #1
 8019118:	2300      	moveq	r3, #0
 801911a:	b2db      	uxtb	r3, r3
 801911c:	e000      	b.n	8019120 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 801911e:	2300      	movs	r3, #0
}
 8019120:	4618      	mov	r0, r3
 8019122:	3730      	adds	r7, #48	; 0x30
 8019124:	46bd      	mov	sp, r7
 8019126:	bd80      	pop	{r7, pc}
 8019128:	08022914 	.word	0x08022914
 801912c:	080229f8 	.word	0x080229f8
 8019130:	0802295c 	.word	0x0802295c
 8019134:	08022a18 	.word	0x08022a18
 8019138:	08022a50 	.word	0x08022a50
 801913c:	08022a60 	.word	0x08022a60

08019140 <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 8019140:	b580      	push	{r7, lr}
 8019142:	b08e      	sub	sp, #56	; 0x38
 8019144:	af00      	add	r7, sp, #0
 8019146:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr *)p->payload;
 8019148:	687b      	ldr	r3, [r7, #4]
 801914a:	685b      	ldr	r3, [r3, #4]
 801914c:	62bb      	str	r3, [r7, #40]	; 0x28

  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 801914e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019150:	781b      	ldrb	r3, [r3, #0]
 8019152:	f003 030f 	and.w	r3, r3, #15
 8019156:	b2db      	uxtb	r3, r3
 8019158:	009b      	lsls	r3, r3, #2
 801915a:	b2db      	uxtb	r3, r3
 801915c:	2b14      	cmp	r3, #20
 801915e:	f040 8167 	bne.w	8019430 <ip4_reass+0x2f0>
    LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = IPH_OFFSET_BYTES(fraghdr);
 8019162:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019164:	88db      	ldrh	r3, [r3, #6]
 8019166:	b29b      	uxth	r3, r3
 8019168:	4618      	mov	r0, r3
 801916a:	f7f5 fc4f 	bl	800ea0c <lwip_htons>
 801916e:	4603      	mov	r3, r0
 8019170:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8019174:	b29b      	uxth	r3, r3
 8019176:	00db      	lsls	r3, r3, #3
 8019178:	84fb      	strh	r3, [r7, #38]	; 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801917a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801917c:	885b      	ldrh	r3, [r3, #2]
 801917e:	b29b      	uxth	r3, r3
 8019180:	4618      	mov	r0, r3
 8019182:	f7f5 fc43 	bl	800ea0c <lwip_htons>
 8019186:	4603      	mov	r3, r0
 8019188:	84bb      	strh	r3, [r7, #36]	; 0x24
  hlen = IPH_HL_BYTES(fraghdr);
 801918a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801918c:	781b      	ldrb	r3, [r3, #0]
 801918e:	f003 030f 	and.w	r3, r3, #15
 8019192:	b2db      	uxtb	r3, r3
 8019194:	009b      	lsls	r3, r3, #2
 8019196:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  if (hlen > len) {
 801919a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 801919e:	b29b      	uxth	r3, r3
 80191a0:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80191a2:	429a      	cmp	r2, r3
 80191a4:	f0c0 8146 	bcc.w	8019434 <ip4_reass+0x2f4>
    /* invalid datagram */
    goto nullreturn;
  }
  len = (u16_t)(len - hlen);
 80191a8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80191ac:	b29b      	uxth	r3, r3
 80191ae:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80191b0:	1ad3      	subs	r3, r2, r3
 80191b2:	84bb      	strh	r3, [r7, #36]	; 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 80191b4:	6878      	ldr	r0, [r7, #4]
 80191b6:	f7f6 ffe7 	bl	8010188 <pbuf_clen>
 80191ba:	4603      	mov	r3, r0
 80191bc:	843b      	strh	r3, [r7, #32]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 80191be:	4ba3      	ldr	r3, [pc, #652]	; (801944c <ip4_reass+0x30c>)
 80191c0:	881b      	ldrh	r3, [r3, #0]
 80191c2:	461a      	mov	r2, r3
 80191c4:	8c3b      	ldrh	r3, [r7, #32]
 80191c6:	4413      	add	r3, r2
 80191c8:	2b0a      	cmp	r3, #10
 80191ca:	dd10      	ble.n	80191ee <ip4_reass+0xae>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 80191cc:	8c3b      	ldrh	r3, [r7, #32]
 80191ce:	4619      	mov	r1, r3
 80191d0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80191d2:	f7ff fd81 	bl	8018cd8 <ip_reass_remove_oldest_datagram>
 80191d6:	4603      	mov	r3, r0
 80191d8:	2b00      	cmp	r3, #0
 80191da:	f000 812d 	beq.w	8019438 <ip4_reass+0x2f8>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 80191de:	4b9b      	ldr	r3, [pc, #620]	; (801944c <ip4_reass+0x30c>)
 80191e0:	881b      	ldrh	r3, [r3, #0]
 80191e2:	461a      	mov	r2, r3
 80191e4:	8c3b      	ldrh	r3, [r7, #32]
 80191e6:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 80191e8:	2b0a      	cmp	r3, #10
 80191ea:	f300 8125 	bgt.w	8019438 <ip4_reass+0x2f8>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 80191ee:	4b98      	ldr	r3, [pc, #608]	; (8019450 <ip4_reass+0x310>)
 80191f0:	681b      	ldr	r3, [r3, #0]
 80191f2:	633b      	str	r3, [r7, #48]	; 0x30
 80191f4:	e015      	b.n	8019222 <ip4_reass+0xe2>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 80191f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80191f8:	695a      	ldr	r2, [r3, #20]
 80191fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80191fc:	68db      	ldr	r3, [r3, #12]
 80191fe:	429a      	cmp	r2, r3
 8019200:	d10c      	bne.n	801921c <ip4_reass+0xdc>
 8019202:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019204:	699a      	ldr	r2, [r3, #24]
 8019206:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019208:	691b      	ldr	r3, [r3, #16]
 801920a:	429a      	cmp	r2, r3
 801920c:	d106      	bne.n	801921c <ip4_reass+0xdc>
 801920e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019210:	899a      	ldrh	r2, [r3, #12]
 8019212:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019214:	889b      	ldrh	r3, [r3, #4]
 8019216:	b29b      	uxth	r3, r3
 8019218:	429a      	cmp	r2, r3
 801921a:	d006      	beq.n	801922a <ip4_reass+0xea>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801921c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801921e:	681b      	ldr	r3, [r3, #0]
 8019220:	633b      	str	r3, [r7, #48]	; 0x30
 8019222:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019224:	2b00      	cmp	r3, #0
 8019226:	d1e6      	bne.n	80191f6 <ip4_reass+0xb6>
 8019228:	e000      	b.n	801922c <ip4_reass+0xec>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
                                   lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 801922a:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 801922c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801922e:	2b00      	cmp	r3, #0
 8019230:	d109      	bne.n	8019246 <ip4_reass+0x106>
    /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 8019232:	8c3b      	ldrh	r3, [r7, #32]
 8019234:	4619      	mov	r1, r3
 8019236:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8019238:	f7ff fdb0 	bl	8018d9c <ip_reass_enqueue_new_datagram>
 801923c:	6338      	str	r0, [r7, #48]	; 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 801923e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019240:	2b00      	cmp	r3, #0
 8019242:	d11c      	bne.n	801927e <ip4_reass+0x13e>
      goto nullreturn;
 8019244:	e0f9      	b.n	801943a <ip4_reass+0x2fa>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 8019246:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019248:	88db      	ldrh	r3, [r3, #6]
 801924a:	b29b      	uxth	r3, r3
 801924c:	4618      	mov	r0, r3
 801924e:	f7f5 fbdd 	bl	800ea0c <lwip_htons>
 8019252:	4603      	mov	r3, r0
 8019254:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8019258:	2b00      	cmp	r3, #0
 801925a:	d110      	bne.n	801927e <ip4_reass+0x13e>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 801925c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801925e:	89db      	ldrh	r3, [r3, #14]
 8019260:	4618      	mov	r0, r3
 8019262:	f7f5 fbd3 	bl	800ea0c <lwip_htons>
 8019266:	4603      	mov	r3, r0
 8019268:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801926c:	2b00      	cmp	r3, #0
 801926e:	d006      	beq.n	801927e <ip4_reass+0x13e>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 8019270:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019272:	3308      	adds	r3, #8
 8019274:	2214      	movs	r2, #20
 8019276:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8019278:	4618      	mov	r0, r3
 801927a:	f000 fe6c 	bl	8019f56 <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 801927e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019280:	88db      	ldrh	r3, [r3, #6]
 8019282:	b29b      	uxth	r3, r3
 8019284:	f003 0320 	and.w	r3, r3, #32
 8019288:	2b00      	cmp	r3, #0
 801928a:	bf0c      	ite	eq
 801928c:	2301      	moveq	r3, #1
 801928e:	2300      	movne	r3, #0
 8019290:	b2db      	uxtb	r3, r3
 8019292:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 8019294:	69fb      	ldr	r3, [r7, #28]
 8019296:	2b00      	cmp	r3, #0
 8019298:	d00e      	beq.n	80192b8 <ip4_reass+0x178>
    u16_t datagram_len = (u16_t)(offset + len);
 801929a:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 801929c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801929e:	4413      	add	r3, r2
 80192a0:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 80192a2:	8b7a      	ldrh	r2, [r7, #26]
 80192a4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80192a6:	429a      	cmp	r2, r3
 80192a8:	f0c0 80a0 	bcc.w	80193ec <ip4_reass+0x2ac>
 80192ac:	8b7b      	ldrh	r3, [r7, #26]
 80192ae:	f64f 72eb 	movw	r2, #65515	; 0xffeb
 80192b2:	4293      	cmp	r3, r2
 80192b4:	f200 809a 	bhi.w	80193ec <ip4_reass+0x2ac>
      goto nullreturn_ipr;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 80192b8:	69fa      	ldr	r2, [r7, #28]
 80192ba:	6879      	ldr	r1, [r7, #4]
 80192bc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80192be:	f7ff fdd5 	bl	8018e6c <ip_reass_chain_frag_into_datagram_and_validate>
 80192c2:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 80192c4:	697b      	ldr	r3, [r7, #20]
 80192c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80192ca:	f000 8091 	beq.w	80193f0 <ip4_reass+0x2b0>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 80192ce:	4b5f      	ldr	r3, [pc, #380]	; (801944c <ip4_reass+0x30c>)
 80192d0:	881a      	ldrh	r2, [r3, #0]
 80192d2:	8c3b      	ldrh	r3, [r7, #32]
 80192d4:	4413      	add	r3, r2
 80192d6:	b29a      	uxth	r2, r3
 80192d8:	4b5c      	ldr	r3, [pc, #368]	; (801944c <ip4_reass+0x30c>)
 80192da:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 80192dc:	69fb      	ldr	r3, [r7, #28]
 80192de:	2b00      	cmp	r3, #0
 80192e0:	d00d      	beq.n	80192fe <ip4_reass+0x1be>
    u16_t datagram_len = (u16_t)(offset + len);
 80192e2:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80192e4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80192e6:	4413      	add	r3, r2
 80192e8:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 80192ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80192ec:	8a7a      	ldrh	r2, [r7, #18]
 80192ee:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 80192f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80192f2:	7f9b      	ldrb	r3, [r3, #30]
 80192f4:	f043 0301 	orr.w	r3, r3, #1
 80192f8:	b2da      	uxtb	r2, r3
 80192fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80192fc:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
                ("ip4_reass: last fragment seen, total len %"S16_F"\n",
                 ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 80192fe:	697b      	ldr	r3, [r7, #20]
 8019300:	2b01      	cmp	r3, #1
 8019302:	d171      	bne.n	80193e8 <ip4_reass+0x2a8>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 8019304:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019306:	8b9b      	ldrh	r3, [r3, #28]
 8019308:	3314      	adds	r3, #20
 801930a:	823b      	strh	r3, [r7, #16]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 801930c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801930e:	685b      	ldr	r3, [r3, #4]
 8019310:	685b      	ldr	r3, [r3, #4]
 8019312:	681b      	ldr	r3, [r3, #0]
 8019314:	637b      	str	r3, [r7, #52]	; 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr *)(ipr->p->payload);
 8019316:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019318:	685b      	ldr	r3, [r3, #4]
 801931a:	685b      	ldr	r3, [r3, #4]
 801931c:	62bb      	str	r3, [r7, #40]	; 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 801931e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019320:	3308      	adds	r3, #8
 8019322:	2214      	movs	r2, #20
 8019324:	4619      	mov	r1, r3
 8019326:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8019328:	f000 fe15 	bl	8019f56 <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 801932c:	8a3b      	ldrh	r3, [r7, #16]
 801932e:	4618      	mov	r0, r3
 8019330:	f7f5 fb6c 	bl	800ea0c <lwip_htons>
 8019334:	4603      	mov	r3, r0
 8019336:	461a      	mov	r2, r3
 8019338:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801933a:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 801933c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801933e:	2200      	movs	r2, #0
 8019340:	719a      	strb	r2, [r3, #6]
 8019342:	2200      	movs	r2, #0
 8019344:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 8019346:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019348:	2200      	movs	r2, #0
 801934a:	729a      	strb	r2, [r3, #10]
 801934c:	2200      	movs	r2, #0
 801934e:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 8019350:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019352:	685b      	ldr	r3, [r3, #4]
 8019354:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 8019356:	e00d      	b.n	8019374 <ip4_reass+0x234>
      iprh = (struct ip_reass_helper *)r->payload;
 8019358:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801935a:	685b      	ldr	r3, [r3, #4]
 801935c:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_remove_header(r, IP_HLEN);
 801935e:	2114      	movs	r1, #20
 8019360:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8019362:	f7f6 fdfd 	bl	800ff60 <pbuf_remove_header>
      pbuf_cat(p, r);
 8019366:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8019368:	6878      	ldr	r0, [r7, #4]
 801936a:	f7f6 ff4d 	bl	8010208 <pbuf_cat>
      r = iprh->next_pbuf;
 801936e:	68fb      	ldr	r3, [r7, #12]
 8019370:	681b      	ldr	r3, [r3, #0]
 8019372:	637b      	str	r3, [r7, #52]	; 0x34
    while (r != NULL) {
 8019374:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8019376:	2b00      	cmp	r3, #0
 8019378:	d1ee      	bne.n	8019358 <ip4_reass+0x218>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 801937a:	4b35      	ldr	r3, [pc, #212]	; (8019450 <ip4_reass+0x310>)
 801937c:	681b      	ldr	r3, [r3, #0]
 801937e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8019380:	429a      	cmp	r2, r3
 8019382:	d102      	bne.n	801938a <ip4_reass+0x24a>
      ipr_prev = NULL;
 8019384:	2300      	movs	r3, #0
 8019386:	62fb      	str	r3, [r7, #44]	; 0x2c
 8019388:	e010      	b.n	80193ac <ip4_reass+0x26c>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801938a:	4b31      	ldr	r3, [pc, #196]	; (8019450 <ip4_reass+0x310>)
 801938c:	681b      	ldr	r3, [r3, #0]
 801938e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8019390:	e007      	b.n	80193a2 <ip4_reass+0x262>
        if (ipr_prev->next == ipr) {
 8019392:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019394:	681b      	ldr	r3, [r3, #0]
 8019396:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8019398:	429a      	cmp	r2, r3
 801939a:	d006      	beq.n	80193aa <ip4_reass+0x26a>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801939c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801939e:	681b      	ldr	r3, [r3, #0]
 80193a0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80193a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80193a4:	2b00      	cmp	r3, #0
 80193a6:	d1f4      	bne.n	8019392 <ip4_reass+0x252>
 80193a8:	e000      	b.n	80193ac <ip4_reass+0x26c>
          break;
 80193aa:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 80193ac:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80193ae:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80193b0:	f7ff fd2e 	bl	8018e10 <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    clen = pbuf_clen(p);
 80193b4:	6878      	ldr	r0, [r7, #4]
 80193b6:	f7f6 fee7 	bl	8010188 <pbuf_clen>
 80193ba:	4603      	mov	r3, r0
 80193bc:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 80193be:	4b23      	ldr	r3, [pc, #140]	; (801944c <ip4_reass+0x30c>)
 80193c0:	881b      	ldrh	r3, [r3, #0]
 80193c2:	8c3a      	ldrh	r2, [r7, #32]
 80193c4:	429a      	cmp	r2, r3
 80193c6:	d906      	bls.n	80193d6 <ip4_reass+0x296>
 80193c8:	4b22      	ldr	r3, [pc, #136]	; (8019454 <ip4_reass+0x314>)
 80193ca:	f240 229b 	movw	r2, #667	; 0x29b
 80193ce:	4922      	ldr	r1, [pc, #136]	; (8019458 <ip4_reass+0x318>)
 80193d0:	4822      	ldr	r0, [pc, #136]	; (801945c <ip4_reass+0x31c>)
 80193d2:	f001 fca9 	bl	801ad28 <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 80193d6:	4b1d      	ldr	r3, [pc, #116]	; (801944c <ip4_reass+0x30c>)
 80193d8:	881a      	ldrh	r2, [r3, #0]
 80193da:	8c3b      	ldrh	r3, [r7, #32]
 80193dc:	1ad3      	subs	r3, r2, r3
 80193de:	b29a      	uxth	r2, r3
 80193e0:	4b1a      	ldr	r3, [pc, #104]	; (801944c <ip4_reass+0x30c>)
 80193e2:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 80193e4:	687b      	ldr	r3, [r7, #4]
 80193e6:	e02c      	b.n	8019442 <ip4_reass+0x302>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 80193e8:	2300      	movs	r3, #0
 80193ea:	e02a      	b.n	8019442 <ip4_reass+0x302>

nullreturn_ipr:
 80193ec:	bf00      	nop
 80193ee:	e000      	b.n	80193f2 <ip4_reass+0x2b2>
    goto nullreturn_ipr;
 80193f0:	bf00      	nop
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 80193f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80193f4:	2b00      	cmp	r3, #0
 80193f6:	d106      	bne.n	8019406 <ip4_reass+0x2c6>
 80193f8:	4b16      	ldr	r3, [pc, #88]	; (8019454 <ip4_reass+0x314>)
 80193fa:	f44f 722a 	mov.w	r2, #680	; 0x2a8
 80193fe:	4918      	ldr	r1, [pc, #96]	; (8019460 <ip4_reass+0x320>)
 8019400:	4816      	ldr	r0, [pc, #88]	; (801945c <ip4_reass+0x31c>)
 8019402:	f001 fc91 	bl	801ad28 <iprintf>
  if (ipr->p == NULL) {
 8019406:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019408:	685b      	ldr	r3, [r3, #4]
 801940a:	2b00      	cmp	r3, #0
 801940c:	d114      	bne.n	8019438 <ip4_reass+0x2f8>
    /* dropped pbuf after creating a new datagram entry: remove the entry, too */
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 801940e:	4b10      	ldr	r3, [pc, #64]	; (8019450 <ip4_reass+0x310>)
 8019410:	681b      	ldr	r3, [r3, #0]
 8019412:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8019414:	429a      	cmp	r2, r3
 8019416:	d006      	beq.n	8019426 <ip4_reass+0x2e6>
 8019418:	4b0e      	ldr	r3, [pc, #56]	; (8019454 <ip4_reass+0x314>)
 801941a:	f240 22ab 	movw	r2, #683	; 0x2ab
 801941e:	4911      	ldr	r1, [pc, #68]	; (8019464 <ip4_reass+0x324>)
 8019420:	480e      	ldr	r0, [pc, #56]	; (801945c <ip4_reass+0x31c>)
 8019422:	f001 fc81 	bl	801ad28 <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 8019426:	2100      	movs	r1, #0
 8019428:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801942a:	f7ff fcf1 	bl	8018e10 <ip_reass_dequeue_datagram>
 801942e:	e004      	b.n	801943a <ip4_reass+0x2fa>
    goto nullreturn;
 8019430:	bf00      	nop
 8019432:	e002      	b.n	801943a <ip4_reass+0x2fa>
    goto nullreturn;
 8019434:	bf00      	nop
 8019436:	e000      	b.n	801943a <ip4_reass+0x2fa>
  }

nullreturn:
 8019438:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 801943a:	6878      	ldr	r0, [r7, #4]
 801943c:	f7f6 fe16 	bl	801006c <pbuf_free>
  return NULL;
 8019440:	2300      	movs	r3, #0
}
 8019442:	4618      	mov	r0, r3
 8019444:	3738      	adds	r7, #56	; 0x38
 8019446:	46bd      	mov	sp, r7
 8019448:	bd80      	pop	{r7, pc}
 801944a:	bf00      	nop
 801944c:	200009cc 	.word	0x200009cc
 8019450:	200009c8 	.word	0x200009c8
 8019454:	08022914 	.word	0x08022914
 8019458:	08022a84 	.word	0x08022a84
 801945c:	0802295c 	.word	0x0802295c
 8019460:	08022aa0 	.word	0x08022aa0
 8019464:	08022aac 	.word	0x08022aac

08019468 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref *
ip_frag_alloc_pbuf_custom_ref(void)
{
 8019468:	b580      	push	{r7, lr}
 801946a:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 801946c:	2005      	movs	r0, #5
 801946e:	f7f5 ff83 	bl	800f378 <memp_malloc>
 8019472:	4603      	mov	r3, r0
}
 8019474:	4618      	mov	r0, r3
 8019476:	bd80      	pop	{r7, pc}

08019478 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 8019478:	b580      	push	{r7, lr}
 801947a:	b082      	sub	sp, #8
 801947c:	af00      	add	r7, sp, #0
 801947e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 8019480:	687b      	ldr	r3, [r7, #4]
 8019482:	2b00      	cmp	r3, #0
 8019484:	d106      	bne.n	8019494 <ip_frag_free_pbuf_custom_ref+0x1c>
 8019486:	4b07      	ldr	r3, [pc, #28]	; (80194a4 <ip_frag_free_pbuf_custom_ref+0x2c>)
 8019488:	f44f 7231 	mov.w	r2, #708	; 0x2c4
 801948c:	4906      	ldr	r1, [pc, #24]	; (80194a8 <ip_frag_free_pbuf_custom_ref+0x30>)
 801948e:	4807      	ldr	r0, [pc, #28]	; (80194ac <ip_frag_free_pbuf_custom_ref+0x34>)
 8019490:	f001 fc4a 	bl	801ad28 <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 8019494:	6879      	ldr	r1, [r7, #4]
 8019496:	2005      	movs	r0, #5
 8019498:	f7f5 ffc0 	bl	800f41c <memp_free>
}
 801949c:	bf00      	nop
 801949e:	3708      	adds	r7, #8
 80194a0:	46bd      	mov	sp, r7
 80194a2:	bd80      	pop	{r7, pc}
 80194a4:	08022914 	.word	0x08022914
 80194a8:	08022acc 	.word	0x08022acc
 80194ac:	0802295c 	.word	0x0802295c

080194b0 <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 80194b0:	b580      	push	{r7, lr}
 80194b2:	b084      	sub	sp, #16
 80194b4:	af00      	add	r7, sp, #0
 80194b6:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
 80194b8:	687b      	ldr	r3, [r7, #4]
 80194ba:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 80194bc:	68fb      	ldr	r3, [r7, #12]
 80194be:	2b00      	cmp	r3, #0
 80194c0:	d106      	bne.n	80194d0 <ipfrag_free_pbuf_custom+0x20>
 80194c2:	4b11      	ldr	r3, [pc, #68]	; (8019508 <ipfrag_free_pbuf_custom+0x58>)
 80194c4:	f240 22ce 	movw	r2, #718	; 0x2ce
 80194c8:	4910      	ldr	r1, [pc, #64]	; (801950c <ipfrag_free_pbuf_custom+0x5c>)
 80194ca:	4811      	ldr	r0, [pc, #68]	; (8019510 <ipfrag_free_pbuf_custom+0x60>)
 80194cc:	f001 fc2c 	bl	801ad28 <iprintf>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
 80194d0:	68fa      	ldr	r2, [r7, #12]
 80194d2:	687b      	ldr	r3, [r7, #4]
 80194d4:	429a      	cmp	r2, r3
 80194d6:	d006      	beq.n	80194e6 <ipfrag_free_pbuf_custom+0x36>
 80194d8:	4b0b      	ldr	r3, [pc, #44]	; (8019508 <ipfrag_free_pbuf_custom+0x58>)
 80194da:	f240 22cf 	movw	r2, #719	; 0x2cf
 80194de:	490d      	ldr	r1, [pc, #52]	; (8019514 <ipfrag_free_pbuf_custom+0x64>)
 80194e0:	480b      	ldr	r0, [pc, #44]	; (8019510 <ipfrag_free_pbuf_custom+0x60>)
 80194e2:	f001 fc21 	bl	801ad28 <iprintf>
  if (pcr->original != NULL) {
 80194e6:	68fb      	ldr	r3, [r7, #12]
 80194e8:	695b      	ldr	r3, [r3, #20]
 80194ea:	2b00      	cmp	r3, #0
 80194ec:	d004      	beq.n	80194f8 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 80194ee:	68fb      	ldr	r3, [r7, #12]
 80194f0:	695b      	ldr	r3, [r3, #20]
 80194f2:	4618      	mov	r0, r3
 80194f4:	f7f6 fdba 	bl	801006c <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 80194f8:	68f8      	ldr	r0, [r7, #12]
 80194fa:	f7ff ffbd 	bl	8019478 <ip_frag_free_pbuf_custom_ref>
}
 80194fe:	bf00      	nop
 8019500:	3710      	adds	r7, #16
 8019502:	46bd      	mov	sp, r7
 8019504:	bd80      	pop	{r7, pc}
 8019506:	bf00      	nop
 8019508:	08022914 	.word	0x08022914
 801950c:	08022ad8 	.word	0x08022ad8
 8019510:	0802295c 	.word	0x0802295c
 8019514:	08022ae4 	.word	0x08022ae4

08019518 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 8019518:	b580      	push	{r7, lr}
 801951a:	b094      	sub	sp, #80	; 0x50
 801951c:	af02      	add	r7, sp, #8
 801951e:	60f8      	str	r0, [r7, #12]
 8019520:	60b9      	str	r1, [r7, #8]
 8019522:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 8019524:	2300      	movs	r3, #0
 8019526:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 801952a:	68bb      	ldr	r3, [r7, #8]
 801952c:	8c1b      	ldrh	r3, [r3, #32]
 801952e:	3b14      	subs	r3, #20
 8019530:	2b00      	cmp	r3, #0
 8019532:	da00      	bge.n	8019536 <ip4_frag+0x1e>
 8019534:	3307      	adds	r3, #7
 8019536:	10db      	asrs	r3, r3, #3
 8019538:	877b      	strh	r3, [r7, #58]	; 0x3a
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 801953a:	2314      	movs	r3, #20
 801953c:	87fb      	strh	r3, [r7, #62]	; 0x3e
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 801953e:	68fb      	ldr	r3, [r7, #12]
 8019540:	685b      	ldr	r3, [r3, #4]
 8019542:	637b      	str	r3, [r7, #52]	; 0x34
  iphdr = original_iphdr;
 8019544:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8019546:	633b      	str	r3, [r7, #48]	; 0x30
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 8019548:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801954a:	781b      	ldrb	r3, [r3, #0]
 801954c:	f003 030f 	and.w	r3, r3, #15
 8019550:	b2db      	uxtb	r3, r3
 8019552:	009b      	lsls	r3, r3, #2
 8019554:	b2db      	uxtb	r3, r3
 8019556:	2b14      	cmp	r3, #20
 8019558:	d002      	beq.n	8019560 <ip4_frag+0x48>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
 801955a:	f06f 0305 	mvn.w	r3, #5
 801955e:	e10f      	b.n	8019780 <ip4_frag+0x268>
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 8019560:	68fb      	ldr	r3, [r7, #12]
 8019562:	895b      	ldrh	r3, [r3, #10]
 8019564:	2b13      	cmp	r3, #19
 8019566:	d809      	bhi.n	801957c <ip4_frag+0x64>
 8019568:	4b87      	ldr	r3, [pc, #540]	; (8019788 <ip4_frag+0x270>)
 801956a:	f44f 723f 	mov.w	r2, #764	; 0x2fc
 801956e:	4987      	ldr	r1, [pc, #540]	; (801978c <ip4_frag+0x274>)
 8019570:	4887      	ldr	r0, [pc, #540]	; (8019790 <ip4_frag+0x278>)
 8019572:	f001 fbd9 	bl	801ad28 <iprintf>
 8019576:	f06f 0305 	mvn.w	r3, #5
 801957a:	e101      	b.n	8019780 <ip4_frag+0x268>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 801957c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801957e:	88db      	ldrh	r3, [r3, #6]
 8019580:	b29b      	uxth	r3, r3
 8019582:	4618      	mov	r0, r3
 8019584:	f7f5 fa42 	bl	800ea0c <lwip_htons>
 8019588:	4603      	mov	r3, r0
 801958a:	87bb      	strh	r3, [r7, #60]	; 0x3c
  ofo = tmp & IP_OFFMASK;
 801958c:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801958e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8019592:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 8019596:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8019598:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 801959c:	62fb      	str	r3, [r7, #44]	; 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 801959e:	68fb      	ldr	r3, [r7, #12]
 80195a0:	891b      	ldrh	r3, [r3, #8]
 80195a2:	3b14      	subs	r3, #20
 80195a4:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42

  while (left) {
 80195a8:	e0e0      	b.n	801976c <ip4_frag+0x254>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 80195aa:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80195ac:	00db      	lsls	r3, r3, #3
 80195ae:	b29b      	uxth	r3, r3
 80195b0:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80195b4:	4293      	cmp	r3, r2
 80195b6:	bf28      	it	cs
 80195b8:	4613      	movcs	r3, r2
 80195ba:	857b      	strh	r3, [r7, #42]	; 0x2a
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 80195bc:	f44f 7220 	mov.w	r2, #640	; 0x280
 80195c0:	2114      	movs	r1, #20
 80195c2:	200e      	movs	r0, #14
 80195c4:	f7f6 fa72 	bl	800faac <pbuf_alloc>
 80195c8:	6278      	str	r0, [r7, #36]	; 0x24
    if (rambuf == NULL) {
 80195ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80195cc:	2b00      	cmp	r3, #0
 80195ce:	f000 80d4 	beq.w	801977a <ip4_frag+0x262>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 80195d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80195d4:	895b      	ldrh	r3, [r3, #10]
 80195d6:	2b13      	cmp	r3, #19
 80195d8:	d806      	bhi.n	80195e8 <ip4_frag+0xd0>
 80195da:	4b6b      	ldr	r3, [pc, #428]	; (8019788 <ip4_frag+0x270>)
 80195dc:	f240 3225 	movw	r2, #805	; 0x325
 80195e0:	496c      	ldr	r1, [pc, #432]	; (8019794 <ip4_frag+0x27c>)
 80195e2:	486b      	ldr	r0, [pc, #428]	; (8019790 <ip4_frag+0x278>)
 80195e4:	f001 fba0 	bl	801ad28 <iprintf>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 80195e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80195ea:	685b      	ldr	r3, [r3, #4]
 80195ec:	2214      	movs	r2, #20
 80195ee:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80195f0:	4618      	mov	r0, r3
 80195f2:	f000 fcb0 	bl	8019f56 <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 80195f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80195f8:	685b      	ldr	r3, [r3, #4]
 80195fa:	633b      	str	r3, [r7, #48]	; 0x30

    left_to_copy = fragsize;
 80195fc:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80195fe:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
    while (left_to_copy) {
 8019602:	e064      	b.n	80196ce <ip4_frag+0x1b6>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 8019604:	68fb      	ldr	r3, [r7, #12]
 8019606:	895a      	ldrh	r2, [r3, #10]
 8019608:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801960a:	1ad3      	subs	r3, r2, r3
 801960c:	83fb      	strh	r3, [r7, #30]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 801960e:	68fb      	ldr	r3, [r7, #12]
 8019610:	895b      	ldrh	r3, [r3, #10]
 8019612:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 8019614:	429a      	cmp	r2, r3
 8019616:	d906      	bls.n	8019626 <ip4_frag+0x10e>
 8019618:	4b5b      	ldr	r3, [pc, #364]	; (8019788 <ip4_frag+0x270>)
 801961a:	f240 322d 	movw	r2, #813	; 0x32d
 801961e:	495e      	ldr	r1, [pc, #376]	; (8019798 <ip4_frag+0x280>)
 8019620:	485b      	ldr	r0, [pc, #364]	; (8019790 <ip4_frag+0x278>)
 8019622:	f001 fb81 	bl	801ad28 <iprintf>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 8019626:	8bfa      	ldrh	r2, [r7, #30]
 8019628:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 801962c:	4293      	cmp	r3, r2
 801962e:	bf28      	it	cs
 8019630:	4613      	movcs	r3, r2
 8019632:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 8019636:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 801963a:	2b00      	cmp	r3, #0
 801963c:	d105      	bne.n	801964a <ip4_frag+0x132>
        poff = 0;
 801963e:	2300      	movs	r3, #0
 8019640:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 8019642:	68fb      	ldr	r3, [r7, #12]
 8019644:	681b      	ldr	r3, [r3, #0]
 8019646:	60fb      	str	r3, [r7, #12]
        continue;
 8019648:	e041      	b.n	80196ce <ip4_frag+0x1b6>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 801964a:	f7ff ff0d 	bl	8019468 <ip_frag_alloc_pbuf_custom_ref>
 801964e:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 8019650:	69bb      	ldr	r3, [r7, #24]
 8019652:	2b00      	cmp	r3, #0
 8019654:	d103      	bne.n	801965e <ip4_frag+0x146>
        pbuf_free(rambuf);
 8019656:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8019658:	f7f6 fd08 	bl	801006c <pbuf_free>
        goto memerr;
 801965c:	e08e      	b.n	801977c <ip4_frag+0x264>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801965e:	69b8      	ldr	r0, [r7, #24]
                                    (u8_t *)p->payload + poff, newpbuflen);
 8019660:	68fb      	ldr	r3, [r7, #12]
 8019662:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 8019664:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8019666:	4413      	add	r3, r2
 8019668:	f8b7 1046 	ldrh.w	r1, [r7, #70]	; 0x46
 801966c:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 8019670:	9201      	str	r2, [sp, #4]
 8019672:	9300      	str	r3, [sp, #0]
 8019674:	4603      	mov	r3, r0
 8019676:	2241      	movs	r2, #65	; 0x41
 8019678:	2000      	movs	r0, #0
 801967a:	f7f6 fb3d 	bl	800fcf8 <pbuf_alloced_custom>
 801967e:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 8019680:	697b      	ldr	r3, [r7, #20]
 8019682:	2b00      	cmp	r3, #0
 8019684:	d106      	bne.n	8019694 <ip4_frag+0x17c>
        ip_frag_free_pbuf_custom_ref(pcr);
 8019686:	69b8      	ldr	r0, [r7, #24]
 8019688:	f7ff fef6 	bl	8019478 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 801968c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801968e:	f7f6 fced 	bl	801006c <pbuf_free>
        goto memerr;
 8019692:	e073      	b.n	801977c <ip4_frag+0x264>
      }
      pbuf_ref(p);
 8019694:	68f8      	ldr	r0, [r7, #12]
 8019696:	f7f6 fd8f 	bl	80101b8 <pbuf_ref>
      pcr->original = p;
 801969a:	69bb      	ldr	r3, [r7, #24]
 801969c:	68fa      	ldr	r2, [r7, #12]
 801969e:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 80196a0:	69bb      	ldr	r3, [r7, #24]
 80196a2:	4a3e      	ldr	r2, [pc, #248]	; (801979c <ip4_frag+0x284>)
 80196a4:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 80196a6:	6979      	ldr	r1, [r7, #20]
 80196a8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80196aa:	f7f6 fdad 	bl	8010208 <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 80196ae:	f8b7 2044 	ldrh.w	r2, [r7, #68]	; 0x44
 80196b2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 80196b6:	1ad3      	subs	r3, r2, r3
 80196b8:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
      if (left_to_copy) {
 80196bc:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 80196c0:	2b00      	cmp	r3, #0
 80196c2:	d004      	beq.n	80196ce <ip4_frag+0x1b6>
        poff = 0;
 80196c4:	2300      	movs	r3, #0
 80196c6:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 80196c8:	68fb      	ldr	r3, [r7, #12]
 80196ca:	681b      	ldr	r3, [r3, #0]
 80196cc:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 80196ce:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 80196d2:	2b00      	cmp	r3, #0
 80196d4:	d196      	bne.n	8019604 <ip4_frag+0xec>
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 80196d6:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 80196d8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 80196dc:	4413      	add	r3, r2
 80196de:	87fb      	strh	r3, [r7, #62]	; 0x3e
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 80196e0:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80196e4:	68bb      	ldr	r3, [r7, #8]
 80196e6:	8c1b      	ldrh	r3, [r3, #32]
 80196e8:	3b14      	subs	r3, #20
 80196ea:	429a      	cmp	r2, r3
 80196ec:	bfd4      	ite	le
 80196ee:	2301      	movle	r3, #1
 80196f0:	2300      	movgt	r3, #0
 80196f2:	b2db      	uxtb	r3, r3
 80196f4:	623b      	str	r3, [r7, #32]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 80196f6:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80196fa:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80196fe:	87bb      	strh	r3, [r7, #60]	; 0x3c
    if (!last || mf_set) {
 8019700:	6a3b      	ldr	r3, [r7, #32]
 8019702:	2b00      	cmp	r3, #0
 8019704:	d002      	beq.n	801970c <ip4_frag+0x1f4>
 8019706:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019708:	2b00      	cmp	r3, #0
 801970a:	d003      	beq.n	8019714 <ip4_frag+0x1fc>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
 801970c:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801970e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8019712:	87bb      	strh	r3, [r7, #60]	; 0x3c
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 8019714:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8019716:	4618      	mov	r0, r3
 8019718:	f7f5 f978 	bl	800ea0c <lwip_htons>
 801971c:	4603      	mov	r3, r0
 801971e:	461a      	mov	r2, r3
 8019720:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019722:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 8019724:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8019726:	3314      	adds	r3, #20
 8019728:	b29b      	uxth	r3, r3
 801972a:	4618      	mov	r0, r3
 801972c:	f7f5 f96e 	bl	800ea0c <lwip_htons>
 8019730:	4603      	mov	r3, r0
 8019732:	461a      	mov	r2, r3
 8019734:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019736:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 8019738:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801973a:	2200      	movs	r2, #0
 801973c:	729a      	strb	r2, [r3, #10]
 801973e:	2200      	movs	r2, #0
 8019740:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 8019742:	68bb      	ldr	r3, [r7, #8]
 8019744:	695b      	ldr	r3, [r3, #20]
 8019746:	687a      	ldr	r2, [r7, #4]
 8019748:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801974a:	68b8      	ldr	r0, [r7, #8]
 801974c:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 801974e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8019750:	f7f6 fc8c 	bl	801006c <pbuf_free>
    left = (u16_t)(left - fragsize);
 8019754:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8019758:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 801975a:	1ad3      	subs	r3, r2, r3
 801975c:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
    ofo = (u16_t)(ofo + nfb);
 8019760:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8019764:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8019766:	4413      	add	r3, r2
 8019768:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  while (left) {
 801976c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8019770:	2b00      	cmp	r3, #0
 8019772:	f47f af1a 	bne.w	80195aa <ip4_frag+0x92>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 8019776:	2300      	movs	r3, #0
 8019778:	e002      	b.n	8019780 <ip4_frag+0x268>
      goto memerr;
 801977a:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 801977c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8019780:	4618      	mov	r0, r3
 8019782:	3748      	adds	r7, #72	; 0x48
 8019784:	46bd      	mov	sp, r7
 8019786:	bd80      	pop	{r7, pc}
 8019788:	08022914 	.word	0x08022914
 801978c:	08022af0 	.word	0x08022af0
 8019790:	0802295c 	.word	0x0802295c
 8019794:	08022b0c 	.word	0x08022b0c
 8019798:	08022b2c 	.word	0x08022b2c
 801979c:	080194b1 	.word	0x080194b1

080197a0 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 80197a0:	b580      	push	{r7, lr}
 80197a2:	b086      	sub	sp, #24
 80197a4:	af00      	add	r7, sp, #0
 80197a6:	6078      	str	r0, [r7, #4]
 80197a8:	6039      	str	r1, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
 80197aa:	230e      	movs	r3, #14
 80197ac:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 80197ae:	687b      	ldr	r3, [r7, #4]
 80197b0:	895b      	ldrh	r3, [r3, #10]
 80197b2:	2b0e      	cmp	r3, #14
 80197b4:	d96e      	bls.n	8019894 <ethernet_input+0xf4>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 80197b6:	687b      	ldr	r3, [r7, #4]
 80197b8:	7bdb      	ldrb	r3, [r3, #15]
 80197ba:	2b00      	cmp	r3, #0
 80197bc:	d106      	bne.n	80197cc <ethernet_input+0x2c>
    p->if_idx = netif_get_index(netif);
 80197be:	683b      	ldr	r3, [r7, #0]
 80197c0:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80197c4:	3301      	adds	r3, #1
 80197c6:	b2da      	uxtb	r2, r3
 80197c8:	687b      	ldr	r3, [r7, #4]
 80197ca:	73da      	strb	r2, [r3, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 80197cc:	687b      	ldr	r3, [r7, #4]
 80197ce:	685b      	ldr	r3, [r3, #4]
 80197d0:	613b      	str	r3, [r7, #16]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 80197d2:	693b      	ldr	r3, [r7, #16]
 80197d4:	7b1a      	ldrb	r2, [r3, #12]
 80197d6:	7b5b      	ldrb	r3, [r3, #13]
 80197d8:	021b      	lsls	r3, r3, #8
 80197da:	4313      	orrs	r3, r2
 80197dc:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 80197de:	693b      	ldr	r3, [r7, #16]
 80197e0:	781b      	ldrb	r3, [r3, #0]
 80197e2:	f003 0301 	and.w	r3, r3, #1
 80197e6:	2b00      	cmp	r3, #0
 80197e8:	d023      	beq.n	8019832 <ethernet_input+0x92>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 80197ea:	693b      	ldr	r3, [r7, #16]
 80197ec:	781b      	ldrb	r3, [r3, #0]
 80197ee:	2b01      	cmp	r3, #1
 80197f0:	d10f      	bne.n	8019812 <ethernet_input+0x72>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 80197f2:	693b      	ldr	r3, [r7, #16]
 80197f4:	785b      	ldrb	r3, [r3, #1]
 80197f6:	2b00      	cmp	r3, #0
 80197f8:	d11b      	bne.n	8019832 <ethernet_input+0x92>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 80197fa:	693b      	ldr	r3, [r7, #16]
 80197fc:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 80197fe:	2b5e      	cmp	r3, #94	; 0x5e
 8019800:	d117      	bne.n	8019832 <ethernet_input+0x92>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 8019802:	687b      	ldr	r3, [r7, #4]
 8019804:	7b5b      	ldrb	r3, [r3, #13]
 8019806:	f043 0310 	orr.w	r3, r3, #16
 801980a:	b2da      	uxtb	r2, r3
 801980c:	687b      	ldr	r3, [r7, #4]
 801980e:	735a      	strb	r2, [r3, #13]
 8019810:	e00f      	b.n	8019832 <ethernet_input+0x92>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 8019812:	693b      	ldr	r3, [r7, #16]
 8019814:	2206      	movs	r2, #6
 8019816:	4928      	ldr	r1, [pc, #160]	; (80198b8 <ethernet_input+0x118>)
 8019818:	4618      	mov	r0, r3
 801981a:	f000 fb8d 	bl	8019f38 <memcmp>
 801981e:	4603      	mov	r3, r0
 8019820:	2b00      	cmp	r3, #0
 8019822:	d106      	bne.n	8019832 <ethernet_input+0x92>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 8019824:	687b      	ldr	r3, [r7, #4]
 8019826:	7b5b      	ldrb	r3, [r3, #13]
 8019828:	f043 0308 	orr.w	r3, r3, #8
 801982c:	b2da      	uxtb	r2, r3
 801982e:	687b      	ldr	r3, [r7, #4]
 8019830:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 8019832:	89fb      	ldrh	r3, [r7, #14]
 8019834:	2b08      	cmp	r3, #8
 8019836:	d003      	beq.n	8019840 <ethernet_input+0xa0>
 8019838:	f5b3 6fc1 	cmp.w	r3, #1544	; 0x608
 801983c:	d014      	beq.n	8019868 <ethernet_input+0xc8>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 801983e:	e032      	b.n	80198a6 <ethernet_input+0x106>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8019840:	683b      	ldr	r3, [r7, #0]
 8019842:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8019846:	f003 0308 	and.w	r3, r3, #8
 801984a:	2b00      	cmp	r3, #0
 801984c:	d024      	beq.n	8019898 <ethernet_input+0xf8>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 801984e:	8afb      	ldrh	r3, [r7, #22]
 8019850:	4619      	mov	r1, r3
 8019852:	6878      	ldr	r0, [r7, #4]
 8019854:	f7f6 fb84 	bl	800ff60 <pbuf_remove_header>
 8019858:	4603      	mov	r3, r0
 801985a:	2b00      	cmp	r3, #0
 801985c:	d11e      	bne.n	801989c <ethernet_input+0xfc>
        ip4_input(p, netif);
 801985e:	6839      	ldr	r1, [r7, #0]
 8019860:	6878      	ldr	r0, [r7, #4]
 8019862:	f7fe ff2d 	bl	80186c0 <ip4_input>
      break;
 8019866:	e013      	b.n	8019890 <ethernet_input+0xf0>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8019868:	683b      	ldr	r3, [r7, #0]
 801986a:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 801986e:	f003 0308 	and.w	r3, r3, #8
 8019872:	2b00      	cmp	r3, #0
 8019874:	d014      	beq.n	80198a0 <ethernet_input+0x100>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 8019876:	8afb      	ldrh	r3, [r7, #22]
 8019878:	4619      	mov	r1, r3
 801987a:	6878      	ldr	r0, [r7, #4]
 801987c:	f7f6 fb70 	bl	800ff60 <pbuf_remove_header>
 8019880:	4603      	mov	r3, r0
 8019882:	2b00      	cmp	r3, #0
 8019884:	d10e      	bne.n	80198a4 <ethernet_input+0x104>
        etharp_input(p, netif);
 8019886:	6839      	ldr	r1, [r7, #0]
 8019888:	6878      	ldr	r0, [r7, #4]
 801988a:	f7fe f8cd 	bl	8017a28 <etharp_input>
      break;
 801988e:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 8019890:	2300      	movs	r3, #0
 8019892:	e00c      	b.n	80198ae <ethernet_input+0x10e>
    goto free_and_return;
 8019894:	bf00      	nop
 8019896:	e006      	b.n	80198a6 <ethernet_input+0x106>
        goto free_and_return;
 8019898:	bf00      	nop
 801989a:	e004      	b.n	80198a6 <ethernet_input+0x106>
        goto free_and_return;
 801989c:	bf00      	nop
 801989e:	e002      	b.n	80198a6 <ethernet_input+0x106>
        goto free_and_return;
 80198a0:	bf00      	nop
 80198a2:	e000      	b.n	80198a6 <ethernet_input+0x106>
        goto free_and_return;
 80198a4:	bf00      	nop

free_and_return:
  pbuf_free(p);
 80198a6:	6878      	ldr	r0, [r7, #4]
 80198a8:	f7f6 fbe0 	bl	801006c <pbuf_free>
  return ERR_OK;
 80198ac:	2300      	movs	r3, #0
}
 80198ae:	4618      	mov	r0, r3
 80198b0:	3718      	adds	r7, #24
 80198b2:	46bd      	mov	sp, r7
 80198b4:	bd80      	pop	{r7, pc}
 80198b6:	bf00      	nop
 80198b8:	08024500 	.word	0x08024500

080198bc <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 80198bc:	b580      	push	{r7, lr}
 80198be:	b086      	sub	sp, #24
 80198c0:	af00      	add	r7, sp, #0
 80198c2:	60f8      	str	r0, [r7, #12]
 80198c4:	60b9      	str	r1, [r7, #8]
 80198c6:	607a      	str	r2, [r7, #4]
 80198c8:	603b      	str	r3, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 80198ca:	8c3b      	ldrh	r3, [r7, #32]
 80198cc:	4618      	mov	r0, r3
 80198ce:	f7f5 f89d 	bl	800ea0c <lwip_htons>
 80198d2:	4603      	mov	r3, r0
 80198d4:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 80198d6:	210e      	movs	r1, #14
 80198d8:	68b8      	ldr	r0, [r7, #8]
 80198da:	f7f6 fb31 	bl	800ff40 <pbuf_add_header>
 80198de:	4603      	mov	r3, r0
 80198e0:	2b00      	cmp	r3, #0
 80198e2:	d125      	bne.n	8019930 <ethernet_output+0x74>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 80198e4:	68bb      	ldr	r3, [r7, #8]
 80198e6:	685b      	ldr	r3, [r3, #4]
 80198e8:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 80198ea:	693b      	ldr	r3, [r7, #16]
 80198ec:	8afa      	ldrh	r2, [r7, #22]
 80198ee:	819a      	strh	r2, [r3, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 80198f0:	693b      	ldr	r3, [r7, #16]
 80198f2:	2206      	movs	r2, #6
 80198f4:	6839      	ldr	r1, [r7, #0]
 80198f6:	4618      	mov	r0, r3
 80198f8:	f000 fb2d 	bl	8019f56 <memcpy>
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 80198fc:	693b      	ldr	r3, [r7, #16]
 80198fe:	3306      	adds	r3, #6
 8019900:	2206      	movs	r2, #6
 8019902:	6879      	ldr	r1, [r7, #4]
 8019904:	4618      	mov	r0, r3
 8019906:	f000 fb26 	bl	8019f56 <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 801990a:	68fb      	ldr	r3, [r7, #12]
 801990c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8019910:	2b06      	cmp	r3, #6
 8019912:	d006      	beq.n	8019922 <ethernet_output+0x66>
 8019914:	4b0a      	ldr	r3, [pc, #40]	; (8019940 <ethernet_output+0x84>)
 8019916:	f240 1233 	movw	r2, #307	; 0x133
 801991a:	490a      	ldr	r1, [pc, #40]	; (8019944 <ethernet_output+0x88>)
 801991c:	480a      	ldr	r0, [pc, #40]	; (8019948 <ethernet_output+0x8c>)
 801991e:	f001 fa03 	bl	801ad28 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 8019922:	68fb      	ldr	r3, [r7, #12]
 8019924:	699b      	ldr	r3, [r3, #24]
 8019926:	68b9      	ldr	r1, [r7, #8]
 8019928:	68f8      	ldr	r0, [r7, #12]
 801992a:	4798      	blx	r3
 801992c:	4603      	mov	r3, r0
 801992e:	e002      	b.n	8019936 <ethernet_output+0x7a>
      goto pbuf_header_failed;
 8019930:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 8019932:	f06f 0301 	mvn.w	r3, #1
}
 8019936:	4618      	mov	r0, r3
 8019938:	3718      	adds	r7, #24
 801993a:	46bd      	mov	sp, r7
 801993c:	bd80      	pop	{r7, pc}
 801993e:	bf00      	nop
 8019940:	08022b3c 	.word	0x08022b3c
 8019944:	08022b74 	.word	0x08022b74
 8019948:	08022ba8 	.word	0x08022ba8

0801994c <sys_mbox_new>:
#endif

/*-----------------------------------------------------------------------------------*/
//  Creates an empty mailbox.
err_t sys_mbox_new(sys_mbox_t *mbox, int size)
{
 801994c:	b580      	push	{r7, lr}
 801994e:	b086      	sub	sp, #24
 8019950:	af00      	add	r7, sp, #0
 8019952:	6078      	str	r0, [r7, #4]
 8019954:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  osMessageQDef(QUEUE, size, void *);
 8019956:	683b      	ldr	r3, [r7, #0]
 8019958:	60bb      	str	r3, [r7, #8]
 801995a:	2304      	movs	r3, #4
 801995c:	60fb      	str	r3, [r7, #12]
 801995e:	2300      	movs	r3, #0
 8019960:	613b      	str	r3, [r7, #16]
 8019962:	2300      	movs	r3, #0
 8019964:	617b      	str	r3, [r7, #20]
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
 8019966:	f107 0308 	add.w	r3, r7, #8
 801996a:	2100      	movs	r1, #0
 801996c:	4618      	mov	r0, r3
 801996e:	f7f0 f92a 	bl	8009bc6 <osMessageCreate>
 8019972:	4602      	mov	r2, r0
 8019974:	687b      	ldr	r3, [r7, #4]
 8019976:	601a      	str	r2, [r3, #0]
  if(lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used)
  {
    lwip_stats.sys.mbox.max = lwip_stats.sys.mbox.used;
  }
#endif /* SYS_STATS */
  if(*mbox == NULL)
 8019978:	687b      	ldr	r3, [r7, #4]
 801997a:	681b      	ldr	r3, [r3, #0]
 801997c:	2b00      	cmp	r3, #0
 801997e:	d102      	bne.n	8019986 <sys_mbox_new+0x3a>
    return ERR_MEM;
 8019980:	f04f 33ff 	mov.w	r3, #4294967295
 8019984:	e000      	b.n	8019988 <sys_mbox_new+0x3c>

  return ERR_OK;
 8019986:	2300      	movs	r3, #0
}
 8019988:	4618      	mov	r0, r3
 801998a:	3718      	adds	r7, #24
 801998c:	46bd      	mov	sp, r7
 801998e:	bd80      	pop	{r7, pc}

08019990 <sys_mbox_free>:
  Deallocates a mailbox. If there are messages still present in the
  mailbox when the mailbox is deallocated, it is an indication of a
  programming error in lwIP and the developer should be notified.
*/
void sys_mbox_free(sys_mbox_t *mbox)
{
 8019990:	b580      	push	{r7, lr}
 8019992:	b082      	sub	sp, #8
 8019994:	af00      	add	r7, sp, #0
 8019996:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  if(osMessageWaiting(*mbox))
 8019998:	687b      	ldr	r3, [r7, #4]
 801999a:	681b      	ldr	r3, [r3, #0]
 801999c:	4618      	mov	r0, r3
 801999e:	f7f0 f9ef 	bl	8009d80 <osMessageWaiting>
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */

  }
#if (osCMSIS < 0x20000U)
  osMessageDelete(*mbox);
 80199a2:	687b      	ldr	r3, [r7, #4]
 80199a4:	681b      	ldr	r3, [r3, #0]
 80199a6:	4618      	mov	r0, r3
 80199a8:	f7f0 fa00 	bl	8009dac <osMessageDelete>
  osMessageQueueDelete(*mbox);
#endif
#if SYS_STATS
  --lwip_stats.sys.mbox.used;
#endif /* SYS_STATS */
}
 80199ac:	bf00      	nop
 80199ae:	3708      	adds	r7, #8
 80199b0:	46bd      	mov	sp, r7
 80199b2:	bd80      	pop	{r7, pc}

080199b4 <sys_mbox_trypost>:


/*-----------------------------------------------------------------------------------*/
//   Try to post the "msg" to the mailbox.
err_t sys_mbox_trypost(sys_mbox_t *mbox, void *msg)
{
 80199b4:	b580      	push	{r7, lr}
 80199b6:	b084      	sub	sp, #16
 80199b8:	af00      	add	r7, sp, #0
 80199ba:	6078      	str	r0, [r7, #4]
 80199bc:	6039      	str	r1, [r7, #0]
  err_t result;
#if (osCMSIS < 0x20000U)
  if(osMessagePut(*mbox, (uint32_t)msg, 0) == osOK)
 80199be:	687b      	ldr	r3, [r7, #4]
 80199c0:	681b      	ldr	r3, [r3, #0]
 80199c2:	6839      	ldr	r1, [r7, #0]
 80199c4:	2200      	movs	r2, #0
 80199c6:	4618      	mov	r0, r3
 80199c8:	f7f0 f926 	bl	8009c18 <osMessagePut>
 80199cc:	4603      	mov	r3, r0
 80199ce:	2b00      	cmp	r3, #0
 80199d0:	d102      	bne.n	80199d8 <sys_mbox_trypost+0x24>
#else
  if(osMessageQueuePut(*mbox, &msg, 0, 0) == osOK)
#endif
  {
    result = ERR_OK;
 80199d2:	2300      	movs	r3, #0
 80199d4:	73fb      	strb	r3, [r7, #15]
 80199d6:	e001      	b.n	80199dc <sys_mbox_trypost+0x28>
  }
  else
  {
    // could not post, queue must be full
    result = ERR_MEM;
 80199d8:	23ff      	movs	r3, #255	; 0xff
 80199da:	73fb      	strb	r3, [r7, #15]
#if SYS_STATS
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */
  }

  return result;
 80199dc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80199e0:	4618      	mov	r0, r3
 80199e2:	3710      	adds	r7, #16
 80199e4:	46bd      	mov	sp, r7
 80199e6:	bd80      	pop	{r7, pc}

080199e8 <sys_arch_mbox_fetch>:

  Note that a function with a similar name, sys_mbox_fetch(), is
  implemented by lwIP.
*/
u32_t sys_arch_mbox_fetch(sys_mbox_t *mbox, void **msg, u32_t timeout)
{
 80199e8:	b580      	push	{r7, lr}
 80199ea:	b08c      	sub	sp, #48	; 0x30
 80199ec:	af00      	add	r7, sp, #0
 80199ee:	61f8      	str	r0, [r7, #28]
 80199f0:	61b9      	str	r1, [r7, #24]
 80199f2:	617a      	str	r2, [r7, #20]
#if (osCMSIS < 0x20000U)
  osEvent event;
  uint32_t starttime = osKernelSysTick();
 80199f4:	f7ef ff04 	bl	8009800 <osKernelSysTick>
 80199f8:	62f8      	str	r0, [r7, #44]	; 0x2c
#else
  osStatus_t status;
  uint32_t starttime = osKernelGetTickCount();
#endif
  if(timeout != 0)
 80199fa:	697b      	ldr	r3, [r7, #20]
 80199fc:	2b00      	cmp	r3, #0
 80199fe:	d017      	beq.n	8019a30 <sys_arch_mbox_fetch+0x48>
  {
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, timeout);
 8019a00:	69fb      	ldr	r3, [r7, #28]
 8019a02:	6819      	ldr	r1, [r3, #0]
 8019a04:	f107 0320 	add.w	r3, r7, #32
 8019a08:	697a      	ldr	r2, [r7, #20]
 8019a0a:	4618      	mov	r0, r3
 8019a0c:	f7f0 f944 	bl	8009c98 <osMessageGet>

    if(event.status == osEventMessage)
 8019a10:	6a3b      	ldr	r3, [r7, #32]
 8019a12:	2b10      	cmp	r3, #16
 8019a14:	d109      	bne.n	8019a2a <sys_arch_mbox_fetch+0x42>
    {
      *msg = (void *)event.value.v;
 8019a16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019a18:	461a      	mov	r2, r3
 8019a1a:	69bb      	ldr	r3, [r7, #24]
 8019a1c:	601a      	str	r2, [r3, #0]
      return (osKernelSysTick() - starttime);
 8019a1e:	f7ef feef 	bl	8009800 <osKernelSysTick>
 8019a22:	4602      	mov	r2, r0
 8019a24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019a26:	1ad3      	subs	r3, r2, r3
 8019a28:	e019      	b.n	8019a5e <sys_arch_mbox_fetch+0x76>
      return (osKernelGetTickCount() - starttime);
    }
#endif
    else
    {
      return SYS_ARCH_TIMEOUT;
 8019a2a:	f04f 33ff 	mov.w	r3, #4294967295
 8019a2e:	e016      	b.n	8019a5e <sys_arch_mbox_fetch+0x76>
    }
  }
  else
  {
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, osWaitForever);
 8019a30:	69fb      	ldr	r3, [r7, #28]
 8019a32:	6819      	ldr	r1, [r3, #0]
 8019a34:	463b      	mov	r3, r7
 8019a36:	f04f 32ff 	mov.w	r2, #4294967295
 8019a3a:	4618      	mov	r0, r3
 8019a3c:	f7f0 f92c 	bl	8009c98 <osMessageGet>
 8019a40:	f107 0320 	add.w	r3, r7, #32
 8019a44:	463a      	mov	r2, r7
 8019a46:	ca07      	ldmia	r2, {r0, r1, r2}
 8019a48:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    *msg = (void *)event.value.v;
 8019a4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019a4e:	461a      	mov	r2, r3
 8019a50:	69bb      	ldr	r3, [r7, #24]
 8019a52:	601a      	str	r2, [r3, #0]
    return (osKernelSysTick() - starttime);
 8019a54:	f7ef fed4 	bl	8009800 <osKernelSysTick>
 8019a58:	4602      	mov	r2, r0
 8019a5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019a5c:	1ad3      	subs	r3, r2, r3
#else
    osMessageQueueGet(*mbox, msg, 0, osWaitForever );
    return (osKernelGetTickCount() - starttime);
#endif
  }
}
 8019a5e:	4618      	mov	r0, r3
 8019a60:	3730      	adds	r7, #48	; 0x30
 8019a62:	46bd      	mov	sp, r7
 8019a64:	bd80      	pop	{r7, pc}

08019a66 <sys_arch_mbox_tryfetch>:
/*
  Similar to sys_arch_mbox_fetch, but if message is not ready immediately, we'll
  return with SYS_MBOX_EMPTY.  On success, 0 is returned.
*/
u32_t sys_arch_mbox_tryfetch(sys_mbox_t *mbox, void **msg)
{
 8019a66:	b580      	push	{r7, lr}
 8019a68:	b086      	sub	sp, #24
 8019a6a:	af00      	add	r7, sp, #0
 8019a6c:	6078      	str	r0, [r7, #4]
 8019a6e:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  osEvent event;

  event = osMessageGet (*mbox, 0);
 8019a70:	687b      	ldr	r3, [r7, #4]
 8019a72:	6819      	ldr	r1, [r3, #0]
 8019a74:	f107 030c 	add.w	r3, r7, #12
 8019a78:	2200      	movs	r2, #0
 8019a7a:	4618      	mov	r0, r3
 8019a7c:	f7f0 f90c 	bl	8009c98 <osMessageGet>

  if(event.status == osEventMessage)
 8019a80:	68fb      	ldr	r3, [r7, #12]
 8019a82:	2b10      	cmp	r3, #16
 8019a84:	d105      	bne.n	8019a92 <sys_arch_mbox_tryfetch+0x2c>
  {
    *msg = (void *)event.value.v;
 8019a86:	693b      	ldr	r3, [r7, #16]
 8019a88:	461a      	mov	r2, r3
 8019a8a:	683b      	ldr	r3, [r7, #0]
 8019a8c:	601a      	str	r2, [r3, #0]
#else
  if (osMessageQueueGet(*mbox, msg, 0, 0) == osOK)
  {
#endif
    return ERR_OK;
 8019a8e:	2300      	movs	r3, #0
 8019a90:	e001      	b.n	8019a96 <sys_arch_mbox_tryfetch+0x30>
  }
  else
  {
    return SYS_MBOX_EMPTY;
 8019a92:	f04f 33ff 	mov.w	r3, #4294967295
  }
}
 8019a96:	4618      	mov	r0, r3
 8019a98:	3718      	adds	r7, #24
 8019a9a:	46bd      	mov	sp, r7
 8019a9c:	bd80      	pop	{r7, pc}

08019a9e <sys_mbox_valid>:
/*----------------------------------------------------------------------------------*/
int sys_mbox_valid(sys_mbox_t *mbox)
{
 8019a9e:	b480      	push	{r7}
 8019aa0:	b083      	sub	sp, #12
 8019aa2:	af00      	add	r7, sp, #0
 8019aa4:	6078      	str	r0, [r7, #4]
  if (*mbox == SYS_MBOX_NULL)
 8019aa6:	687b      	ldr	r3, [r7, #4]
 8019aa8:	681b      	ldr	r3, [r3, #0]
 8019aaa:	2b00      	cmp	r3, #0
 8019aac:	d101      	bne.n	8019ab2 <sys_mbox_valid+0x14>
    return 0;
 8019aae:	2300      	movs	r3, #0
 8019ab0:	e000      	b.n	8019ab4 <sys_mbox_valid+0x16>
  else
    return 1;
 8019ab2:	2301      	movs	r3, #1
}
 8019ab4:	4618      	mov	r0, r3
 8019ab6:	370c      	adds	r7, #12
 8019ab8:	46bd      	mov	sp, r7
 8019aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019abe:	4770      	bx	lr

08019ac0 <sys_mbox_set_invalid>:
/*-----------------------------------------------------------------------------------*/
void sys_mbox_set_invalid(sys_mbox_t *mbox)
{
 8019ac0:	b480      	push	{r7}
 8019ac2:	b083      	sub	sp, #12
 8019ac4:	af00      	add	r7, sp, #0
 8019ac6:	6078      	str	r0, [r7, #4]
  *mbox = SYS_MBOX_NULL;
 8019ac8:	687b      	ldr	r3, [r7, #4]
 8019aca:	2200      	movs	r2, #0
 8019acc:	601a      	str	r2, [r3, #0]
}
 8019ace:	bf00      	nop
 8019ad0:	370c      	adds	r7, #12
 8019ad2:	46bd      	mov	sp, r7
 8019ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019ad8:	4770      	bx	lr

08019ada <sys_sem_new>:

/*-----------------------------------------------------------------------------------*/
//  Creates a new semaphore. The "count" argument specifies
//  the initial state of the semaphore.
err_t sys_sem_new(sys_sem_t *sem, u8_t count)
{
 8019ada:	b580      	push	{r7, lr}
 8019adc:	b084      	sub	sp, #16
 8019ade:	af00      	add	r7, sp, #0
 8019ae0:	6078      	str	r0, [r7, #4]
 8019ae2:	460b      	mov	r3, r1
 8019ae4:	70fb      	strb	r3, [r7, #3]
#if (osCMSIS < 0x20000U)
  osSemaphoreDef(SEM);
 8019ae6:	2300      	movs	r3, #0
 8019ae8:	60bb      	str	r3, [r7, #8]
 8019aea:	2300      	movs	r3, #0
 8019aec:	60fb      	str	r3, [r7, #12]
  *sem = osSemaphoreCreate (osSemaphore(SEM), 1);
 8019aee:	f107 0308 	add.w	r3, r7, #8
 8019af2:	2101      	movs	r1, #1
 8019af4:	4618      	mov	r0, r3
 8019af6:	f7ef ff9b 	bl	8009a30 <osSemaphoreCreate>
 8019afa:	4602      	mov	r2, r0
 8019afc:	687b      	ldr	r3, [r7, #4]
 8019afe:	601a      	str	r2, [r3, #0]
#else
  *sem = osSemaphoreNew(UINT16_MAX, count, NULL);
#endif

  if(*sem == NULL)
 8019b00:	687b      	ldr	r3, [r7, #4]
 8019b02:	681b      	ldr	r3, [r3, #0]
 8019b04:	2b00      	cmp	r3, #0
 8019b06:	d102      	bne.n	8019b0e <sys_sem_new+0x34>
  {
#if SYS_STATS
    ++lwip_stats.sys.sem.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 8019b08:	f04f 33ff 	mov.w	r3, #4294967295
 8019b0c:	e009      	b.n	8019b22 <sys_sem_new+0x48>
  }

  if(count == 0)	// Means it can't be taken
 8019b0e:	78fb      	ldrb	r3, [r7, #3]
 8019b10:	2b00      	cmp	r3, #0
 8019b12:	d105      	bne.n	8019b20 <sys_sem_new+0x46>
  {
#if (osCMSIS < 0x20000U)
    osSemaphoreWait(*sem, 0);
 8019b14:	687b      	ldr	r3, [r7, #4]
 8019b16:	681b      	ldr	r3, [r3, #0]
 8019b18:	2100      	movs	r1, #0
 8019b1a:	4618      	mov	r0, r3
 8019b1c:	f7ef ffbc 	bl	8009a98 <osSemaphoreWait>
  if (lwip_stats.sys.sem.max < lwip_stats.sys.sem.used) {
    lwip_stats.sys.sem.max = lwip_stats.sys.sem.used;
  }
#endif /* SYS_STATS */

  return ERR_OK;
 8019b20:	2300      	movs	r3, #0
}
 8019b22:	4618      	mov	r0, r3
 8019b24:	3710      	adds	r7, #16
 8019b26:	46bd      	mov	sp, r7
 8019b28:	bd80      	pop	{r7, pc}

08019b2a <sys_arch_sem_wait>:

  Notice that lwIP implements a function with a similar name,
  sys_sem_wait(), that uses the sys_arch_sem_wait() function.
*/
u32_t sys_arch_sem_wait(sys_sem_t *sem, u32_t timeout)
{
 8019b2a:	b580      	push	{r7, lr}
 8019b2c:	b084      	sub	sp, #16
 8019b2e:	af00      	add	r7, sp, #0
 8019b30:	6078      	str	r0, [r7, #4]
 8019b32:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  uint32_t starttime = osKernelSysTick();
 8019b34:	f7ef fe64 	bl	8009800 <osKernelSysTick>
 8019b38:	60f8      	str	r0, [r7, #12]
#else
  uint32_t starttime = osKernelGetTickCount();
#endif
  if(timeout != 0)
 8019b3a:	683b      	ldr	r3, [r7, #0]
 8019b3c:	2b00      	cmp	r3, #0
 8019b3e:	d011      	beq.n	8019b64 <sys_arch_sem_wait+0x3a>
  {
#if (osCMSIS < 0x20000U)
    if(osSemaphoreWait (*sem, timeout) == osOK)
 8019b40:	687b      	ldr	r3, [r7, #4]
 8019b42:	681b      	ldr	r3, [r3, #0]
 8019b44:	6839      	ldr	r1, [r7, #0]
 8019b46:	4618      	mov	r0, r3
 8019b48:	f7ef ffa6 	bl	8009a98 <osSemaphoreWait>
 8019b4c:	4603      	mov	r3, r0
 8019b4e:	2b00      	cmp	r3, #0
 8019b50:	d105      	bne.n	8019b5e <sys_arch_sem_wait+0x34>
    {
      return (osKernelSysTick() - starttime);
 8019b52:	f7ef fe55 	bl	8009800 <osKernelSysTick>
 8019b56:	4602      	mov	r2, r0
 8019b58:	68fb      	ldr	r3, [r7, #12]
 8019b5a:	1ad3      	subs	r3, r2, r3
 8019b5c:	e012      	b.n	8019b84 <sys_arch_sem_wait+0x5a>
        return (osKernelGetTickCount() - starttime);
#endif
    }
    else
    {
      return SYS_ARCH_TIMEOUT;
 8019b5e:	f04f 33ff 	mov.w	r3, #4294967295
 8019b62:	e00f      	b.n	8019b84 <sys_arch_sem_wait+0x5a>
    }
  }
  else
  {
#if (osCMSIS < 0x20000U)
    while(osSemaphoreWait (*sem, osWaitForever) != osOK);
 8019b64:	bf00      	nop
 8019b66:	687b      	ldr	r3, [r7, #4]
 8019b68:	681b      	ldr	r3, [r3, #0]
 8019b6a:	f04f 31ff 	mov.w	r1, #4294967295
 8019b6e:	4618      	mov	r0, r3
 8019b70:	f7ef ff92 	bl	8009a98 <osSemaphoreWait>
 8019b74:	4603      	mov	r3, r0
 8019b76:	2b00      	cmp	r3, #0
 8019b78:	d1f5      	bne.n	8019b66 <sys_arch_sem_wait+0x3c>
    return (osKernelSysTick() - starttime);
 8019b7a:	f7ef fe41 	bl	8009800 <osKernelSysTick>
 8019b7e:	4602      	mov	r2, r0
 8019b80:	68fb      	ldr	r3, [r7, #12]
 8019b82:	1ad3      	subs	r3, r2, r3
#else
    while(osSemaphoreAcquire(*sem, osWaitForever) != osOK);
    return (osKernelGetTickCount() - starttime);
#endif
  }
}
 8019b84:	4618      	mov	r0, r3
 8019b86:	3710      	adds	r7, #16
 8019b88:	46bd      	mov	sp, r7
 8019b8a:	bd80      	pop	{r7, pc}

08019b8c <sys_sem_signal>:

/*-----------------------------------------------------------------------------------*/
// Signals a semaphore
void sys_sem_signal(sys_sem_t *sem)
{
 8019b8c:	b580      	push	{r7, lr}
 8019b8e:	b082      	sub	sp, #8
 8019b90:	af00      	add	r7, sp, #0
 8019b92:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(*sem);
 8019b94:	687b      	ldr	r3, [r7, #4]
 8019b96:	681b      	ldr	r3, [r3, #0]
 8019b98:	4618      	mov	r0, r3
 8019b9a:	f7ef ffcb 	bl	8009b34 <osSemaphoreRelease>
}
 8019b9e:	bf00      	nop
 8019ba0:	3708      	adds	r7, #8
 8019ba2:	46bd      	mov	sp, r7
 8019ba4:	bd80      	pop	{r7, pc}

08019ba6 <sys_sem_free>:

/*-----------------------------------------------------------------------------------*/
// Deallocates a semaphore
void sys_sem_free(sys_sem_t *sem)
{
 8019ba6:	b580      	push	{r7, lr}
 8019ba8:	b082      	sub	sp, #8
 8019baa:	af00      	add	r7, sp, #0
 8019bac:	6078      	str	r0, [r7, #4]
#if SYS_STATS
  --lwip_stats.sys.sem.used;
#endif /* SYS_STATS */

  osSemaphoreDelete(*sem);
 8019bae:	687b      	ldr	r3, [r7, #4]
 8019bb0:	681b      	ldr	r3, [r3, #0]
 8019bb2:	4618      	mov	r0, r3
 8019bb4:	f7ef fff4 	bl	8009ba0 <osSemaphoreDelete>
}
 8019bb8:	bf00      	nop
 8019bba:	3708      	adds	r7, #8
 8019bbc:	46bd      	mov	sp, r7
 8019bbe:	bd80      	pop	{r7, pc}

08019bc0 <sys_sem_valid>:
/*-----------------------------------------------------------------------------------*/
int sys_sem_valid(sys_sem_t *sem)
{
 8019bc0:	b480      	push	{r7}
 8019bc2:	b083      	sub	sp, #12
 8019bc4:	af00      	add	r7, sp, #0
 8019bc6:	6078      	str	r0, [r7, #4]
  if (*sem == SYS_SEM_NULL)
 8019bc8:	687b      	ldr	r3, [r7, #4]
 8019bca:	681b      	ldr	r3, [r3, #0]
 8019bcc:	2b00      	cmp	r3, #0
 8019bce:	d101      	bne.n	8019bd4 <sys_sem_valid+0x14>
    return 0;
 8019bd0:	2300      	movs	r3, #0
 8019bd2:	e000      	b.n	8019bd6 <sys_sem_valid+0x16>
  else
    return 1;
 8019bd4:	2301      	movs	r3, #1
}
 8019bd6:	4618      	mov	r0, r3
 8019bd8:	370c      	adds	r7, #12
 8019bda:	46bd      	mov	sp, r7
 8019bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019be0:	4770      	bx	lr

08019be2 <sys_sem_set_invalid>:

/*-----------------------------------------------------------------------------------*/
void sys_sem_set_invalid(sys_sem_t *sem)
{
 8019be2:	b480      	push	{r7}
 8019be4:	b083      	sub	sp, #12
 8019be6:	af00      	add	r7, sp, #0
 8019be8:	6078      	str	r0, [r7, #4]
  *sem = SYS_SEM_NULL;
 8019bea:	687b      	ldr	r3, [r7, #4]
 8019bec:	2200      	movs	r2, #0
 8019bee:	601a      	str	r2, [r3, #0]
}
 8019bf0:	bf00      	nop
 8019bf2:	370c      	adds	r7, #12
 8019bf4:	46bd      	mov	sp, r7
 8019bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019bfa:	4770      	bx	lr

08019bfc <sys_init>:
#else
osMutexId_t lwip_sys_mutex;
#endif
// Initialize sys arch
void sys_init(void)
{
 8019bfc:	b580      	push	{r7, lr}
 8019bfe:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  lwip_sys_mutex = osMutexCreate(osMutex(lwip_sys_mutex));
 8019c00:	4803      	ldr	r0, [pc, #12]	; (8019c10 <sys_init+0x14>)
 8019c02:	f7ef fe79 	bl	80098f8 <osMutexCreate>
 8019c06:	4602      	mov	r2, r0
 8019c08:	4b02      	ldr	r3, [pc, #8]	; (8019c14 <sys_init+0x18>)
 8019c0a:	601a      	str	r2, [r3, #0]
#else
  lwip_sys_mutex = osMutexNew(NULL);
#endif
}
 8019c0c:	bf00      	nop
 8019c0e:	bd80      	pop	{r7, pc}
 8019c10:	08024510 	.word	0x08024510
 8019c14:	20007cc0 	.word	0x20007cc0

08019c18 <sys_mutex_new>:
                                      /* Mutexes*/
/*-----------------------------------------------------------------------------------*/
/*-----------------------------------------------------------------------------------*/
#if LWIP_COMPAT_MUTEX == 0
/* Create a new mutex*/
err_t sys_mutex_new(sys_mutex_t *mutex) {
 8019c18:	b580      	push	{r7, lr}
 8019c1a:	b084      	sub	sp, #16
 8019c1c:	af00      	add	r7, sp, #0
 8019c1e:	6078      	str	r0, [r7, #4]

#if (osCMSIS < 0x20000U)
  osMutexDef(MUTEX);
 8019c20:	2300      	movs	r3, #0
 8019c22:	60bb      	str	r3, [r7, #8]
 8019c24:	2300      	movs	r3, #0
 8019c26:	60fb      	str	r3, [r7, #12]
  *mutex = osMutexCreate(osMutex(MUTEX));
 8019c28:	f107 0308 	add.w	r3, r7, #8
 8019c2c:	4618      	mov	r0, r3
 8019c2e:	f7ef fe63 	bl	80098f8 <osMutexCreate>
 8019c32:	4602      	mov	r2, r0
 8019c34:	687b      	ldr	r3, [r7, #4]
 8019c36:	601a      	str	r2, [r3, #0]
#else
  *mutex = osMutexNew(NULL);
#endif

  if(*mutex == NULL)
 8019c38:	687b      	ldr	r3, [r7, #4]
 8019c3a:	681b      	ldr	r3, [r3, #0]
 8019c3c:	2b00      	cmp	r3, #0
 8019c3e:	d102      	bne.n	8019c46 <sys_mutex_new+0x2e>
  {
#if SYS_STATS
    ++lwip_stats.sys.mutex.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 8019c40:	f04f 33ff 	mov.w	r3, #4294967295
 8019c44:	e000      	b.n	8019c48 <sys_mutex_new+0x30>
  ++lwip_stats.sys.mutex.used;
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
    lwip_stats.sys.mutex.max = lwip_stats.sys.mutex.used;
  }
#endif /* SYS_STATS */
  return ERR_OK;
 8019c46:	2300      	movs	r3, #0
}
 8019c48:	4618      	mov	r0, r3
 8019c4a:	3710      	adds	r7, #16
 8019c4c:	46bd      	mov	sp, r7
 8019c4e:	bd80      	pop	{r7, pc}

08019c50 <sys_mutex_lock>:
  osMutexDelete(*mutex);
}
/*-----------------------------------------------------------------------------------*/
/* Lock a mutex*/
void sys_mutex_lock(sys_mutex_t *mutex)
{
 8019c50:	b580      	push	{r7, lr}
 8019c52:	b082      	sub	sp, #8
 8019c54:	af00      	add	r7, sp, #0
 8019c56:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  osMutexWait(*mutex, osWaitForever);
 8019c58:	687b      	ldr	r3, [r7, #4]
 8019c5a:	681b      	ldr	r3, [r3, #0]
 8019c5c:	f04f 31ff 	mov.w	r1, #4294967295
 8019c60:	4618      	mov	r0, r3
 8019c62:	f7ef fe61 	bl	8009928 <osMutexWait>
#else
  osMutexAcquire(*mutex, osWaitForever);
#endif
}
 8019c66:	bf00      	nop
 8019c68:	3708      	adds	r7, #8
 8019c6a:	46bd      	mov	sp, r7
 8019c6c:	bd80      	pop	{r7, pc}

08019c6e <sys_mutex_unlock>:

/*-----------------------------------------------------------------------------------*/
/* Unlock a mutex*/
void sys_mutex_unlock(sys_mutex_t *mutex)
{
 8019c6e:	b580      	push	{r7, lr}
 8019c70:	b082      	sub	sp, #8
 8019c72:	af00      	add	r7, sp, #0
 8019c74:	6078      	str	r0, [r7, #4]
  osMutexRelease(*mutex);
 8019c76:	687b      	ldr	r3, [r7, #4]
 8019c78:	681b      	ldr	r3, [r3, #0]
 8019c7a:	4618      	mov	r0, r3
 8019c7c:	f7ef fea2 	bl	80099c4 <osMutexRelease>
}
 8019c80:	bf00      	nop
 8019c82:	3708      	adds	r7, #8
 8019c84:	46bd      	mov	sp, r7
 8019c86:	bd80      	pop	{r7, pc}

08019c88 <sys_thread_new>:
  function "thread()". The "arg" argument will be passed as an argument to the
  thread() function. The id of the new thread is returned. Both the id and
  the priority are system dependent.
*/
sys_thread_t sys_thread_new(const char *name, lwip_thread_fn thread , void *arg, int stacksize, int prio)
{
 8019c88:	b580      	push	{r7, lr}
 8019c8a:	b08c      	sub	sp, #48	; 0x30
 8019c8c:	af00      	add	r7, sp, #0
 8019c8e:	60f8      	str	r0, [r7, #12]
 8019c90:	60b9      	str	r1, [r7, #8]
 8019c92:	607a      	str	r2, [r7, #4]
 8019c94:	603b      	str	r3, [r7, #0]
#if (osCMSIS < 0x20000U)
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
 8019c96:	f107 0314 	add.w	r3, r7, #20
 8019c9a:	2200      	movs	r2, #0
 8019c9c:	601a      	str	r2, [r3, #0]
 8019c9e:	605a      	str	r2, [r3, #4]
 8019ca0:	609a      	str	r2, [r3, #8]
 8019ca2:	60da      	str	r2, [r3, #12]
 8019ca4:	611a      	str	r2, [r3, #16]
 8019ca6:	615a      	str	r2, [r3, #20]
 8019ca8:	619a      	str	r2, [r3, #24]
 8019caa:	68fb      	ldr	r3, [r7, #12]
 8019cac:	617b      	str	r3, [r7, #20]
 8019cae:	68bb      	ldr	r3, [r7, #8]
 8019cb0:	61bb      	str	r3, [r7, #24]
 8019cb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019cb4:	b21b      	sxth	r3, r3
 8019cb6:	83bb      	strh	r3, [r7, #28]
 8019cb8:	683b      	ldr	r3, [r7, #0]
 8019cba:	627b      	str	r3, [r7, #36]	; 0x24
  return osThreadCreate(&os_thread_def, arg);
 8019cbc:	f107 0314 	add.w	r3, r7, #20
 8019cc0:	6879      	ldr	r1, [r7, #4]
 8019cc2:	4618      	mov	r0, r3
 8019cc4:	f7ef fdac 	bl	8009820 <osThreadCreate>
 8019cc8:	4603      	mov	r3, r0
                        .stack_size = stacksize,
                        .priority = (osPriority_t)prio,
                      };
  return osThreadNew(thread, arg, &attributes);
#endif
}
 8019cca:	4618      	mov	r0, r3
 8019ccc:	3730      	adds	r7, #48	; 0x30
 8019cce:	46bd      	mov	sp, r7
 8019cd0:	bd80      	pop	{r7, pc}
	...

08019cd4 <sys_arch_protect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
sys_prot_t sys_arch_protect(void)
{
 8019cd4:	b580      	push	{r7, lr}
 8019cd6:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  osMutexWait(lwip_sys_mutex, osWaitForever);
 8019cd8:	4b04      	ldr	r3, [pc, #16]	; (8019cec <sys_arch_protect+0x18>)
 8019cda:	681b      	ldr	r3, [r3, #0]
 8019cdc:	f04f 31ff 	mov.w	r1, #4294967295
 8019ce0:	4618      	mov	r0, r3
 8019ce2:	f7ef fe21 	bl	8009928 <osMutexWait>
#else
  osMutexAcquire(lwip_sys_mutex, osWaitForever);
#endif
  return (sys_prot_t)1;
 8019ce6:	2301      	movs	r3, #1
}
 8019ce8:	4618      	mov	r0, r3
 8019cea:	bd80      	pop	{r7, pc}
 8019cec:	20007cc0 	.word	0x20007cc0

08019cf0 <sys_arch_unprotect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
void sys_arch_unprotect(sys_prot_t pval)
{
 8019cf0:	b580      	push	{r7, lr}
 8019cf2:	b082      	sub	sp, #8
 8019cf4:	af00      	add	r7, sp, #0
 8019cf6:	6078      	str	r0, [r7, #4]
  ( void ) pval;
  osMutexRelease(lwip_sys_mutex);
 8019cf8:	4b04      	ldr	r3, [pc, #16]	; (8019d0c <sys_arch_unprotect+0x1c>)
 8019cfa:	681b      	ldr	r3, [r3, #0]
 8019cfc:	4618      	mov	r0, r3
 8019cfe:	f7ef fe61 	bl	80099c4 <osMutexRelease>
}
 8019d02:	bf00      	nop
 8019d04:	3708      	adds	r7, #8
 8019d06:	46bd      	mov	sp, r7
 8019d08:	bd80      	pop	{r7, pc}
 8019d0a:	bf00      	nop
 8019d0c:	20007cc0 	.word	0x20007cc0

08019d10 <std>:
 8019d10:	2300      	movs	r3, #0
 8019d12:	b510      	push	{r4, lr}
 8019d14:	4604      	mov	r4, r0
 8019d16:	e9c0 3300 	strd	r3, r3, [r0]
 8019d1a:	6083      	str	r3, [r0, #8]
 8019d1c:	8181      	strh	r1, [r0, #12]
 8019d1e:	6643      	str	r3, [r0, #100]	; 0x64
 8019d20:	81c2      	strh	r2, [r0, #14]
 8019d22:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8019d26:	6183      	str	r3, [r0, #24]
 8019d28:	4619      	mov	r1, r3
 8019d2a:	2208      	movs	r2, #8
 8019d2c:	305c      	adds	r0, #92	; 0x5c
 8019d2e:	f000 f936 	bl	8019f9e <memset>
 8019d32:	4b05      	ldr	r3, [pc, #20]	; (8019d48 <std+0x38>)
 8019d34:	6263      	str	r3, [r4, #36]	; 0x24
 8019d36:	4b05      	ldr	r3, [pc, #20]	; (8019d4c <std+0x3c>)
 8019d38:	62a3      	str	r3, [r4, #40]	; 0x28
 8019d3a:	4b05      	ldr	r3, [pc, #20]	; (8019d50 <std+0x40>)
 8019d3c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8019d3e:	4b05      	ldr	r3, [pc, #20]	; (8019d54 <std+0x44>)
 8019d40:	6224      	str	r4, [r4, #32]
 8019d42:	6323      	str	r3, [r4, #48]	; 0x30
 8019d44:	bd10      	pop	{r4, pc}
 8019d46:	bf00      	nop
 8019d48:	0801afa9 	.word	0x0801afa9
 8019d4c:	0801afcb 	.word	0x0801afcb
 8019d50:	0801b003 	.word	0x0801b003
 8019d54:	0801b027 	.word	0x0801b027

08019d58 <_cleanup_r>:
 8019d58:	4901      	ldr	r1, [pc, #4]	; (8019d60 <_cleanup_r+0x8>)
 8019d5a:	f000 b885 	b.w	8019e68 <_fwalk_reent>
 8019d5e:	bf00      	nop
 8019d60:	0801cc2d 	.word	0x0801cc2d

08019d64 <__sfmoreglue>:
 8019d64:	b570      	push	{r4, r5, r6, lr}
 8019d66:	1e4a      	subs	r2, r1, #1
 8019d68:	2568      	movs	r5, #104	; 0x68
 8019d6a:	4355      	muls	r5, r2
 8019d6c:	460e      	mov	r6, r1
 8019d6e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8019d72:	f000 f96b 	bl	801a04c <_malloc_r>
 8019d76:	4604      	mov	r4, r0
 8019d78:	b140      	cbz	r0, 8019d8c <__sfmoreglue+0x28>
 8019d7a:	2100      	movs	r1, #0
 8019d7c:	e9c0 1600 	strd	r1, r6, [r0]
 8019d80:	300c      	adds	r0, #12
 8019d82:	60a0      	str	r0, [r4, #8]
 8019d84:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8019d88:	f000 f909 	bl	8019f9e <memset>
 8019d8c:	4620      	mov	r0, r4
 8019d8e:	bd70      	pop	{r4, r5, r6, pc}

08019d90 <__sinit>:
 8019d90:	6983      	ldr	r3, [r0, #24]
 8019d92:	b510      	push	{r4, lr}
 8019d94:	4604      	mov	r4, r0
 8019d96:	bb33      	cbnz	r3, 8019de6 <__sinit+0x56>
 8019d98:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8019d9c:	6503      	str	r3, [r0, #80]	; 0x50
 8019d9e:	4b12      	ldr	r3, [pc, #72]	; (8019de8 <__sinit+0x58>)
 8019da0:	4a12      	ldr	r2, [pc, #72]	; (8019dec <__sinit+0x5c>)
 8019da2:	681b      	ldr	r3, [r3, #0]
 8019da4:	6282      	str	r2, [r0, #40]	; 0x28
 8019da6:	4298      	cmp	r0, r3
 8019da8:	bf04      	itt	eq
 8019daa:	2301      	moveq	r3, #1
 8019dac:	6183      	streq	r3, [r0, #24]
 8019dae:	f000 f81f 	bl	8019df0 <__sfp>
 8019db2:	6060      	str	r0, [r4, #4]
 8019db4:	4620      	mov	r0, r4
 8019db6:	f000 f81b 	bl	8019df0 <__sfp>
 8019dba:	60a0      	str	r0, [r4, #8]
 8019dbc:	4620      	mov	r0, r4
 8019dbe:	f000 f817 	bl	8019df0 <__sfp>
 8019dc2:	2200      	movs	r2, #0
 8019dc4:	60e0      	str	r0, [r4, #12]
 8019dc6:	2104      	movs	r1, #4
 8019dc8:	6860      	ldr	r0, [r4, #4]
 8019dca:	f7ff ffa1 	bl	8019d10 <std>
 8019dce:	2201      	movs	r2, #1
 8019dd0:	2109      	movs	r1, #9
 8019dd2:	68a0      	ldr	r0, [r4, #8]
 8019dd4:	f7ff ff9c 	bl	8019d10 <std>
 8019dd8:	2202      	movs	r2, #2
 8019dda:	2112      	movs	r1, #18
 8019ddc:	68e0      	ldr	r0, [r4, #12]
 8019dde:	f7ff ff97 	bl	8019d10 <std>
 8019de2:	2301      	movs	r3, #1
 8019de4:	61a3      	str	r3, [r4, #24]
 8019de6:	bd10      	pop	{r4, pc}
 8019de8:	08024578 	.word	0x08024578
 8019dec:	08019d59 	.word	0x08019d59

08019df0 <__sfp>:
 8019df0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019df2:	4b1b      	ldr	r3, [pc, #108]	; (8019e60 <__sfp+0x70>)
 8019df4:	681e      	ldr	r6, [r3, #0]
 8019df6:	69b3      	ldr	r3, [r6, #24]
 8019df8:	4607      	mov	r7, r0
 8019dfa:	b913      	cbnz	r3, 8019e02 <__sfp+0x12>
 8019dfc:	4630      	mov	r0, r6
 8019dfe:	f7ff ffc7 	bl	8019d90 <__sinit>
 8019e02:	3648      	adds	r6, #72	; 0x48
 8019e04:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8019e08:	3b01      	subs	r3, #1
 8019e0a:	d503      	bpl.n	8019e14 <__sfp+0x24>
 8019e0c:	6833      	ldr	r3, [r6, #0]
 8019e0e:	b133      	cbz	r3, 8019e1e <__sfp+0x2e>
 8019e10:	6836      	ldr	r6, [r6, #0]
 8019e12:	e7f7      	b.n	8019e04 <__sfp+0x14>
 8019e14:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8019e18:	b16d      	cbz	r5, 8019e36 <__sfp+0x46>
 8019e1a:	3468      	adds	r4, #104	; 0x68
 8019e1c:	e7f4      	b.n	8019e08 <__sfp+0x18>
 8019e1e:	2104      	movs	r1, #4
 8019e20:	4638      	mov	r0, r7
 8019e22:	f7ff ff9f 	bl	8019d64 <__sfmoreglue>
 8019e26:	6030      	str	r0, [r6, #0]
 8019e28:	2800      	cmp	r0, #0
 8019e2a:	d1f1      	bne.n	8019e10 <__sfp+0x20>
 8019e2c:	230c      	movs	r3, #12
 8019e2e:	603b      	str	r3, [r7, #0]
 8019e30:	4604      	mov	r4, r0
 8019e32:	4620      	mov	r0, r4
 8019e34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8019e36:	4b0b      	ldr	r3, [pc, #44]	; (8019e64 <__sfp+0x74>)
 8019e38:	6665      	str	r5, [r4, #100]	; 0x64
 8019e3a:	e9c4 5500 	strd	r5, r5, [r4]
 8019e3e:	60a5      	str	r5, [r4, #8]
 8019e40:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8019e44:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8019e48:	2208      	movs	r2, #8
 8019e4a:	4629      	mov	r1, r5
 8019e4c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8019e50:	f000 f8a5 	bl	8019f9e <memset>
 8019e54:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8019e58:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8019e5c:	e7e9      	b.n	8019e32 <__sfp+0x42>
 8019e5e:	bf00      	nop
 8019e60:	08024578 	.word	0x08024578
 8019e64:	ffff0001 	.word	0xffff0001

08019e68 <_fwalk_reent>:
 8019e68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8019e6c:	4680      	mov	r8, r0
 8019e6e:	4689      	mov	r9, r1
 8019e70:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8019e74:	2600      	movs	r6, #0
 8019e76:	b914      	cbnz	r4, 8019e7e <_fwalk_reent+0x16>
 8019e78:	4630      	mov	r0, r6
 8019e7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8019e7e:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8019e82:	3f01      	subs	r7, #1
 8019e84:	d501      	bpl.n	8019e8a <_fwalk_reent+0x22>
 8019e86:	6824      	ldr	r4, [r4, #0]
 8019e88:	e7f5      	b.n	8019e76 <_fwalk_reent+0xe>
 8019e8a:	89ab      	ldrh	r3, [r5, #12]
 8019e8c:	2b01      	cmp	r3, #1
 8019e8e:	d907      	bls.n	8019ea0 <_fwalk_reent+0x38>
 8019e90:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8019e94:	3301      	adds	r3, #1
 8019e96:	d003      	beq.n	8019ea0 <_fwalk_reent+0x38>
 8019e98:	4629      	mov	r1, r5
 8019e9a:	4640      	mov	r0, r8
 8019e9c:	47c8      	blx	r9
 8019e9e:	4306      	orrs	r6, r0
 8019ea0:	3568      	adds	r5, #104	; 0x68
 8019ea2:	e7ee      	b.n	8019e82 <_fwalk_reent+0x1a>

08019ea4 <__libc_init_array>:
 8019ea4:	b570      	push	{r4, r5, r6, lr}
 8019ea6:	4e0d      	ldr	r6, [pc, #52]	; (8019edc <__libc_init_array+0x38>)
 8019ea8:	4c0d      	ldr	r4, [pc, #52]	; (8019ee0 <__libc_init_array+0x3c>)
 8019eaa:	1ba4      	subs	r4, r4, r6
 8019eac:	10a4      	asrs	r4, r4, #2
 8019eae:	2500      	movs	r5, #0
 8019eb0:	42a5      	cmp	r5, r4
 8019eb2:	d109      	bne.n	8019ec8 <__libc_init_array+0x24>
 8019eb4:	4e0b      	ldr	r6, [pc, #44]	; (8019ee4 <__libc_init_array+0x40>)
 8019eb6:	4c0c      	ldr	r4, [pc, #48]	; (8019ee8 <__libc_init_array+0x44>)
 8019eb8:	f005 f80a 	bl	801eed0 <_init>
 8019ebc:	1ba4      	subs	r4, r4, r6
 8019ebe:	10a4      	asrs	r4, r4, #2
 8019ec0:	2500      	movs	r5, #0
 8019ec2:	42a5      	cmp	r5, r4
 8019ec4:	d105      	bne.n	8019ed2 <__libc_init_array+0x2e>
 8019ec6:	bd70      	pop	{r4, r5, r6, pc}
 8019ec8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8019ecc:	4798      	blx	r3
 8019ece:	3501      	adds	r5, #1
 8019ed0:	e7ee      	b.n	8019eb0 <__libc_init_array+0xc>
 8019ed2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8019ed6:	4798      	blx	r3
 8019ed8:	3501      	adds	r5, #1
 8019eda:	e7f2      	b.n	8019ec2 <__libc_init_array+0x1e>
 8019edc:	08024880 	.word	0x08024880
 8019ee0:	08024880 	.word	0x08024880
 8019ee4:	08024880 	.word	0x08024880
 8019ee8:	08024884 	.word	0x08024884

08019eec <__locale_ctype_ptr_l>:
 8019eec:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8019ef0:	4770      	bx	lr
	...

08019ef4 <malloc>:
 8019ef4:	4b02      	ldr	r3, [pc, #8]	; (8019f00 <malloc+0xc>)
 8019ef6:	4601      	mov	r1, r0
 8019ef8:	6818      	ldr	r0, [r3, #0]
 8019efa:	f000 b8a7 	b.w	801a04c <_malloc_r>
 8019efe:	bf00      	nop
 8019f00:	20000020 	.word	0x20000020

08019f04 <free>:
 8019f04:	4b02      	ldr	r3, [pc, #8]	; (8019f10 <free+0xc>)
 8019f06:	4601      	mov	r1, r0
 8019f08:	6818      	ldr	r0, [r3, #0]
 8019f0a:	f000 b851 	b.w	8019fb0 <_free_r>
 8019f0e:	bf00      	nop
 8019f10:	20000020 	.word	0x20000020

08019f14 <__ascii_mbtowc>:
 8019f14:	b082      	sub	sp, #8
 8019f16:	b901      	cbnz	r1, 8019f1a <__ascii_mbtowc+0x6>
 8019f18:	a901      	add	r1, sp, #4
 8019f1a:	b142      	cbz	r2, 8019f2e <__ascii_mbtowc+0x1a>
 8019f1c:	b14b      	cbz	r3, 8019f32 <__ascii_mbtowc+0x1e>
 8019f1e:	7813      	ldrb	r3, [r2, #0]
 8019f20:	600b      	str	r3, [r1, #0]
 8019f22:	7812      	ldrb	r2, [r2, #0]
 8019f24:	1c10      	adds	r0, r2, #0
 8019f26:	bf18      	it	ne
 8019f28:	2001      	movne	r0, #1
 8019f2a:	b002      	add	sp, #8
 8019f2c:	4770      	bx	lr
 8019f2e:	4610      	mov	r0, r2
 8019f30:	e7fb      	b.n	8019f2a <__ascii_mbtowc+0x16>
 8019f32:	f06f 0001 	mvn.w	r0, #1
 8019f36:	e7f8      	b.n	8019f2a <__ascii_mbtowc+0x16>

08019f38 <memcmp>:
 8019f38:	b530      	push	{r4, r5, lr}
 8019f3a:	2400      	movs	r4, #0
 8019f3c:	42a2      	cmp	r2, r4
 8019f3e:	d101      	bne.n	8019f44 <memcmp+0xc>
 8019f40:	2000      	movs	r0, #0
 8019f42:	e007      	b.n	8019f54 <memcmp+0x1c>
 8019f44:	5d03      	ldrb	r3, [r0, r4]
 8019f46:	3401      	adds	r4, #1
 8019f48:	190d      	adds	r5, r1, r4
 8019f4a:	f815 5c01 	ldrb.w	r5, [r5, #-1]
 8019f4e:	42ab      	cmp	r3, r5
 8019f50:	d0f4      	beq.n	8019f3c <memcmp+0x4>
 8019f52:	1b58      	subs	r0, r3, r5
 8019f54:	bd30      	pop	{r4, r5, pc}

08019f56 <memcpy>:
 8019f56:	b510      	push	{r4, lr}
 8019f58:	1e43      	subs	r3, r0, #1
 8019f5a:	440a      	add	r2, r1
 8019f5c:	4291      	cmp	r1, r2
 8019f5e:	d100      	bne.n	8019f62 <memcpy+0xc>
 8019f60:	bd10      	pop	{r4, pc}
 8019f62:	f811 4b01 	ldrb.w	r4, [r1], #1
 8019f66:	f803 4f01 	strb.w	r4, [r3, #1]!
 8019f6a:	e7f7      	b.n	8019f5c <memcpy+0x6>

08019f6c <memmove>:
 8019f6c:	4288      	cmp	r0, r1
 8019f6e:	b510      	push	{r4, lr}
 8019f70:	eb01 0302 	add.w	r3, r1, r2
 8019f74:	d807      	bhi.n	8019f86 <memmove+0x1a>
 8019f76:	1e42      	subs	r2, r0, #1
 8019f78:	4299      	cmp	r1, r3
 8019f7a:	d00a      	beq.n	8019f92 <memmove+0x26>
 8019f7c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8019f80:	f802 4f01 	strb.w	r4, [r2, #1]!
 8019f84:	e7f8      	b.n	8019f78 <memmove+0xc>
 8019f86:	4283      	cmp	r3, r0
 8019f88:	d9f5      	bls.n	8019f76 <memmove+0xa>
 8019f8a:	1881      	adds	r1, r0, r2
 8019f8c:	1ad2      	subs	r2, r2, r3
 8019f8e:	42d3      	cmn	r3, r2
 8019f90:	d100      	bne.n	8019f94 <memmove+0x28>
 8019f92:	bd10      	pop	{r4, pc}
 8019f94:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8019f98:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8019f9c:	e7f7      	b.n	8019f8e <memmove+0x22>

08019f9e <memset>:
 8019f9e:	4402      	add	r2, r0
 8019fa0:	4603      	mov	r3, r0
 8019fa2:	4293      	cmp	r3, r2
 8019fa4:	d100      	bne.n	8019fa8 <memset+0xa>
 8019fa6:	4770      	bx	lr
 8019fa8:	f803 1b01 	strb.w	r1, [r3], #1
 8019fac:	e7f9      	b.n	8019fa2 <memset+0x4>
	...

08019fb0 <_free_r>:
 8019fb0:	b538      	push	{r3, r4, r5, lr}
 8019fb2:	4605      	mov	r5, r0
 8019fb4:	2900      	cmp	r1, #0
 8019fb6:	d045      	beq.n	801a044 <_free_r+0x94>
 8019fb8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8019fbc:	1f0c      	subs	r4, r1, #4
 8019fbe:	2b00      	cmp	r3, #0
 8019fc0:	bfb8      	it	lt
 8019fc2:	18e4      	addlt	r4, r4, r3
 8019fc4:	f7f2 fb4e 	bl	800c664 <__malloc_lock>
 8019fc8:	4a1f      	ldr	r2, [pc, #124]	; (801a048 <_free_r+0x98>)
 8019fca:	6813      	ldr	r3, [r2, #0]
 8019fcc:	4610      	mov	r0, r2
 8019fce:	b933      	cbnz	r3, 8019fde <_free_r+0x2e>
 8019fd0:	6063      	str	r3, [r4, #4]
 8019fd2:	6014      	str	r4, [r2, #0]
 8019fd4:	4628      	mov	r0, r5
 8019fd6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8019fda:	f7f2 bb6d 	b.w	800c6b8 <__malloc_unlock>
 8019fde:	42a3      	cmp	r3, r4
 8019fe0:	d90c      	bls.n	8019ffc <_free_r+0x4c>
 8019fe2:	6821      	ldr	r1, [r4, #0]
 8019fe4:	1862      	adds	r2, r4, r1
 8019fe6:	4293      	cmp	r3, r2
 8019fe8:	bf04      	itt	eq
 8019fea:	681a      	ldreq	r2, [r3, #0]
 8019fec:	685b      	ldreq	r3, [r3, #4]
 8019fee:	6063      	str	r3, [r4, #4]
 8019ff0:	bf04      	itt	eq
 8019ff2:	1852      	addeq	r2, r2, r1
 8019ff4:	6022      	streq	r2, [r4, #0]
 8019ff6:	6004      	str	r4, [r0, #0]
 8019ff8:	e7ec      	b.n	8019fd4 <_free_r+0x24>
 8019ffa:	4613      	mov	r3, r2
 8019ffc:	685a      	ldr	r2, [r3, #4]
 8019ffe:	b10a      	cbz	r2, 801a004 <_free_r+0x54>
 801a000:	42a2      	cmp	r2, r4
 801a002:	d9fa      	bls.n	8019ffa <_free_r+0x4a>
 801a004:	6819      	ldr	r1, [r3, #0]
 801a006:	1858      	adds	r0, r3, r1
 801a008:	42a0      	cmp	r0, r4
 801a00a:	d10b      	bne.n	801a024 <_free_r+0x74>
 801a00c:	6820      	ldr	r0, [r4, #0]
 801a00e:	4401      	add	r1, r0
 801a010:	1858      	adds	r0, r3, r1
 801a012:	4282      	cmp	r2, r0
 801a014:	6019      	str	r1, [r3, #0]
 801a016:	d1dd      	bne.n	8019fd4 <_free_r+0x24>
 801a018:	6810      	ldr	r0, [r2, #0]
 801a01a:	6852      	ldr	r2, [r2, #4]
 801a01c:	605a      	str	r2, [r3, #4]
 801a01e:	4401      	add	r1, r0
 801a020:	6019      	str	r1, [r3, #0]
 801a022:	e7d7      	b.n	8019fd4 <_free_r+0x24>
 801a024:	d902      	bls.n	801a02c <_free_r+0x7c>
 801a026:	230c      	movs	r3, #12
 801a028:	602b      	str	r3, [r5, #0]
 801a02a:	e7d3      	b.n	8019fd4 <_free_r+0x24>
 801a02c:	6820      	ldr	r0, [r4, #0]
 801a02e:	1821      	adds	r1, r4, r0
 801a030:	428a      	cmp	r2, r1
 801a032:	bf04      	itt	eq
 801a034:	6811      	ldreq	r1, [r2, #0]
 801a036:	6852      	ldreq	r2, [r2, #4]
 801a038:	6062      	str	r2, [r4, #4]
 801a03a:	bf04      	itt	eq
 801a03c:	1809      	addeq	r1, r1, r0
 801a03e:	6021      	streq	r1, [r4, #0]
 801a040:	605c      	str	r4, [r3, #4]
 801a042:	e7c7      	b.n	8019fd4 <_free_r+0x24>
 801a044:	bd38      	pop	{r3, r4, r5, pc}
 801a046:	bf00      	nop
 801a048:	200009d0 	.word	0x200009d0

0801a04c <_malloc_r>:
 801a04c:	b570      	push	{r4, r5, r6, lr}
 801a04e:	1ccd      	adds	r5, r1, #3
 801a050:	f025 0503 	bic.w	r5, r5, #3
 801a054:	3508      	adds	r5, #8
 801a056:	2d0c      	cmp	r5, #12
 801a058:	bf38      	it	cc
 801a05a:	250c      	movcc	r5, #12
 801a05c:	2d00      	cmp	r5, #0
 801a05e:	4606      	mov	r6, r0
 801a060:	db01      	blt.n	801a066 <_malloc_r+0x1a>
 801a062:	42a9      	cmp	r1, r5
 801a064:	d903      	bls.n	801a06e <_malloc_r+0x22>
 801a066:	230c      	movs	r3, #12
 801a068:	6033      	str	r3, [r6, #0]
 801a06a:	2000      	movs	r0, #0
 801a06c:	bd70      	pop	{r4, r5, r6, pc}
 801a06e:	f7f2 faf9 	bl	800c664 <__malloc_lock>
 801a072:	4a21      	ldr	r2, [pc, #132]	; (801a0f8 <_malloc_r+0xac>)
 801a074:	6814      	ldr	r4, [r2, #0]
 801a076:	4621      	mov	r1, r4
 801a078:	b991      	cbnz	r1, 801a0a0 <_malloc_r+0x54>
 801a07a:	4c20      	ldr	r4, [pc, #128]	; (801a0fc <_malloc_r+0xb0>)
 801a07c:	6823      	ldr	r3, [r4, #0]
 801a07e:	b91b      	cbnz	r3, 801a088 <_malloc_r+0x3c>
 801a080:	4630      	mov	r0, r6
 801a082:	f7f2 fa93 	bl	800c5ac <_sbrk_r>
 801a086:	6020      	str	r0, [r4, #0]
 801a088:	4629      	mov	r1, r5
 801a08a:	4630      	mov	r0, r6
 801a08c:	f7f2 fa8e 	bl	800c5ac <_sbrk_r>
 801a090:	1c43      	adds	r3, r0, #1
 801a092:	d124      	bne.n	801a0de <_malloc_r+0x92>
 801a094:	230c      	movs	r3, #12
 801a096:	6033      	str	r3, [r6, #0]
 801a098:	4630      	mov	r0, r6
 801a09a:	f7f2 fb0d 	bl	800c6b8 <__malloc_unlock>
 801a09e:	e7e4      	b.n	801a06a <_malloc_r+0x1e>
 801a0a0:	680b      	ldr	r3, [r1, #0]
 801a0a2:	1b5b      	subs	r3, r3, r5
 801a0a4:	d418      	bmi.n	801a0d8 <_malloc_r+0x8c>
 801a0a6:	2b0b      	cmp	r3, #11
 801a0a8:	d90f      	bls.n	801a0ca <_malloc_r+0x7e>
 801a0aa:	600b      	str	r3, [r1, #0]
 801a0ac:	50cd      	str	r5, [r1, r3]
 801a0ae:	18cc      	adds	r4, r1, r3
 801a0b0:	4630      	mov	r0, r6
 801a0b2:	f7f2 fb01 	bl	800c6b8 <__malloc_unlock>
 801a0b6:	f104 000b 	add.w	r0, r4, #11
 801a0ba:	1d23      	adds	r3, r4, #4
 801a0bc:	f020 0007 	bic.w	r0, r0, #7
 801a0c0:	1ac3      	subs	r3, r0, r3
 801a0c2:	d0d3      	beq.n	801a06c <_malloc_r+0x20>
 801a0c4:	425a      	negs	r2, r3
 801a0c6:	50e2      	str	r2, [r4, r3]
 801a0c8:	e7d0      	b.n	801a06c <_malloc_r+0x20>
 801a0ca:	428c      	cmp	r4, r1
 801a0cc:	684b      	ldr	r3, [r1, #4]
 801a0ce:	bf16      	itet	ne
 801a0d0:	6063      	strne	r3, [r4, #4]
 801a0d2:	6013      	streq	r3, [r2, #0]
 801a0d4:	460c      	movne	r4, r1
 801a0d6:	e7eb      	b.n	801a0b0 <_malloc_r+0x64>
 801a0d8:	460c      	mov	r4, r1
 801a0da:	6849      	ldr	r1, [r1, #4]
 801a0dc:	e7cc      	b.n	801a078 <_malloc_r+0x2c>
 801a0de:	1cc4      	adds	r4, r0, #3
 801a0e0:	f024 0403 	bic.w	r4, r4, #3
 801a0e4:	42a0      	cmp	r0, r4
 801a0e6:	d005      	beq.n	801a0f4 <_malloc_r+0xa8>
 801a0e8:	1a21      	subs	r1, r4, r0
 801a0ea:	4630      	mov	r0, r6
 801a0ec:	f7f2 fa5e 	bl	800c5ac <_sbrk_r>
 801a0f0:	3001      	adds	r0, #1
 801a0f2:	d0cf      	beq.n	801a094 <_malloc_r+0x48>
 801a0f4:	6025      	str	r5, [r4, #0]
 801a0f6:	e7db      	b.n	801a0b0 <_malloc_r+0x64>
 801a0f8:	200009d0 	.word	0x200009d0
 801a0fc:	200009d4 	.word	0x200009d4

0801a100 <__cvt>:
 801a100:	b5f0      	push	{r4, r5, r6, r7, lr}
 801a102:	ed2d 8b02 	vpush	{d8}
 801a106:	eeb0 8b40 	vmov.f64	d8, d0
 801a10a:	b085      	sub	sp, #20
 801a10c:	4617      	mov	r7, r2
 801a10e:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 801a110:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 801a112:	ee18 2a90 	vmov	r2, s17
 801a116:	f025 0520 	bic.w	r5, r5, #32
 801a11a:	2a00      	cmp	r2, #0
 801a11c:	bfb6      	itet	lt
 801a11e:	222d      	movlt	r2, #45	; 0x2d
 801a120:	2200      	movge	r2, #0
 801a122:	eeb1 8b40 	vneglt.f64	d8, d0
 801a126:	2d46      	cmp	r5, #70	; 0x46
 801a128:	460c      	mov	r4, r1
 801a12a:	701a      	strb	r2, [r3, #0]
 801a12c:	d004      	beq.n	801a138 <__cvt+0x38>
 801a12e:	2d45      	cmp	r5, #69	; 0x45
 801a130:	d100      	bne.n	801a134 <__cvt+0x34>
 801a132:	3401      	adds	r4, #1
 801a134:	2102      	movs	r1, #2
 801a136:	e000      	b.n	801a13a <__cvt+0x3a>
 801a138:	2103      	movs	r1, #3
 801a13a:	ab03      	add	r3, sp, #12
 801a13c:	9301      	str	r3, [sp, #4]
 801a13e:	ab02      	add	r3, sp, #8
 801a140:	9300      	str	r3, [sp, #0]
 801a142:	4622      	mov	r2, r4
 801a144:	4633      	mov	r3, r6
 801a146:	eeb0 0b48 	vmov.f64	d0, d8
 801a14a:	f001 ff9d 	bl	801c088 <_dtoa_r>
 801a14e:	2d47      	cmp	r5, #71	; 0x47
 801a150:	d101      	bne.n	801a156 <__cvt+0x56>
 801a152:	07fb      	lsls	r3, r7, #31
 801a154:	d51e      	bpl.n	801a194 <__cvt+0x94>
 801a156:	2d46      	cmp	r5, #70	; 0x46
 801a158:	eb00 0304 	add.w	r3, r0, r4
 801a15c:	d10c      	bne.n	801a178 <__cvt+0x78>
 801a15e:	7802      	ldrb	r2, [r0, #0]
 801a160:	2a30      	cmp	r2, #48	; 0x30
 801a162:	d107      	bne.n	801a174 <__cvt+0x74>
 801a164:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801a168:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a16c:	bf1c      	itt	ne
 801a16e:	f1c4 0401 	rsbne	r4, r4, #1
 801a172:	6034      	strne	r4, [r6, #0]
 801a174:	6832      	ldr	r2, [r6, #0]
 801a176:	4413      	add	r3, r2
 801a178:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801a17c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a180:	d007      	beq.n	801a192 <__cvt+0x92>
 801a182:	2130      	movs	r1, #48	; 0x30
 801a184:	9a03      	ldr	r2, [sp, #12]
 801a186:	429a      	cmp	r2, r3
 801a188:	d204      	bcs.n	801a194 <__cvt+0x94>
 801a18a:	1c54      	adds	r4, r2, #1
 801a18c:	9403      	str	r4, [sp, #12]
 801a18e:	7011      	strb	r1, [r2, #0]
 801a190:	e7f8      	b.n	801a184 <__cvt+0x84>
 801a192:	9303      	str	r3, [sp, #12]
 801a194:	9b03      	ldr	r3, [sp, #12]
 801a196:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801a198:	1a1b      	subs	r3, r3, r0
 801a19a:	6013      	str	r3, [r2, #0]
 801a19c:	b005      	add	sp, #20
 801a19e:	ecbd 8b02 	vpop	{d8}
 801a1a2:	bdf0      	pop	{r4, r5, r6, r7, pc}

0801a1a4 <__exponent>:
 801a1a4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801a1a6:	2900      	cmp	r1, #0
 801a1a8:	4604      	mov	r4, r0
 801a1aa:	bfba      	itte	lt
 801a1ac:	4249      	neglt	r1, r1
 801a1ae:	232d      	movlt	r3, #45	; 0x2d
 801a1b0:	232b      	movge	r3, #43	; 0x2b
 801a1b2:	2909      	cmp	r1, #9
 801a1b4:	f804 2b02 	strb.w	r2, [r4], #2
 801a1b8:	7043      	strb	r3, [r0, #1]
 801a1ba:	dd20      	ble.n	801a1fe <__exponent+0x5a>
 801a1bc:	f10d 0307 	add.w	r3, sp, #7
 801a1c0:	461f      	mov	r7, r3
 801a1c2:	260a      	movs	r6, #10
 801a1c4:	fb91 f5f6 	sdiv	r5, r1, r6
 801a1c8:	fb06 1115 	mls	r1, r6, r5, r1
 801a1cc:	3130      	adds	r1, #48	; 0x30
 801a1ce:	2d09      	cmp	r5, #9
 801a1d0:	f803 1c01 	strb.w	r1, [r3, #-1]
 801a1d4:	f103 32ff 	add.w	r2, r3, #4294967295
 801a1d8:	4629      	mov	r1, r5
 801a1da:	dc09      	bgt.n	801a1f0 <__exponent+0x4c>
 801a1dc:	3130      	adds	r1, #48	; 0x30
 801a1de:	3b02      	subs	r3, #2
 801a1e0:	f802 1c01 	strb.w	r1, [r2, #-1]
 801a1e4:	42bb      	cmp	r3, r7
 801a1e6:	4622      	mov	r2, r4
 801a1e8:	d304      	bcc.n	801a1f4 <__exponent+0x50>
 801a1ea:	1a10      	subs	r0, r2, r0
 801a1ec:	b003      	add	sp, #12
 801a1ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801a1f0:	4613      	mov	r3, r2
 801a1f2:	e7e7      	b.n	801a1c4 <__exponent+0x20>
 801a1f4:	f813 2b01 	ldrb.w	r2, [r3], #1
 801a1f8:	f804 2b01 	strb.w	r2, [r4], #1
 801a1fc:	e7f2      	b.n	801a1e4 <__exponent+0x40>
 801a1fe:	2330      	movs	r3, #48	; 0x30
 801a200:	4419      	add	r1, r3
 801a202:	7083      	strb	r3, [r0, #2]
 801a204:	1d02      	adds	r2, r0, #4
 801a206:	70c1      	strb	r1, [r0, #3]
 801a208:	e7ef      	b.n	801a1ea <__exponent+0x46>
 801a20a:	0000      	movs	r0, r0
 801a20c:	0000      	movs	r0, r0
	...

0801a210 <_printf_float>:
 801a210:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a214:	b08d      	sub	sp, #52	; 0x34
 801a216:	460c      	mov	r4, r1
 801a218:	4616      	mov	r6, r2
 801a21a:	461f      	mov	r7, r3
 801a21c:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 801a220:	4605      	mov	r5, r0
 801a222:	f003 f855 	bl	801d2d0 <_localeconv_r>
 801a226:	f8d0 b000 	ldr.w	fp, [r0]
 801a22a:	4658      	mov	r0, fp
 801a22c:	f7e6 f808 	bl	8000240 <strlen>
 801a230:	2300      	movs	r3, #0
 801a232:	930a      	str	r3, [sp, #40]	; 0x28
 801a234:	f8d8 3000 	ldr.w	r3, [r8]
 801a238:	9005      	str	r0, [sp, #20]
 801a23a:	3307      	adds	r3, #7
 801a23c:	f023 0307 	bic.w	r3, r3, #7
 801a240:	f103 0108 	add.w	r1, r3, #8
 801a244:	f894 9018 	ldrb.w	r9, [r4, #24]
 801a248:	6822      	ldr	r2, [r4, #0]
 801a24a:	f8c8 1000 	str.w	r1, [r8]
 801a24e:	e9d3 0100 	ldrd	r0, r1, [r3]
 801a252:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 801a256:	ed9f 7ba2 	vldr	d7, [pc, #648]	; 801a4e0 <_printf_float+0x2d0>
 801a25a:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 801a25e:	eeb0 6bc0 	vabs.f64	d6, d0
 801a262:	eeb4 6b47 	vcmp.f64	d6, d7
 801a266:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a26a:	dd24      	ble.n	801a2b6 <_printf_float+0xa6>
 801a26c:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 801a270:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a274:	d502      	bpl.n	801a27c <_printf_float+0x6c>
 801a276:	232d      	movs	r3, #45	; 0x2d
 801a278:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801a27c:	499a      	ldr	r1, [pc, #616]	; (801a4e8 <_printf_float+0x2d8>)
 801a27e:	4b9b      	ldr	r3, [pc, #620]	; (801a4ec <_printf_float+0x2dc>)
 801a280:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 801a284:	bf8c      	ite	hi
 801a286:	4688      	movhi	r8, r1
 801a288:	4698      	movls	r8, r3
 801a28a:	f022 0204 	bic.w	r2, r2, #4
 801a28e:	2303      	movs	r3, #3
 801a290:	6123      	str	r3, [r4, #16]
 801a292:	6022      	str	r2, [r4, #0]
 801a294:	f04f 0a00 	mov.w	sl, #0
 801a298:	9700      	str	r7, [sp, #0]
 801a29a:	4633      	mov	r3, r6
 801a29c:	aa0b      	add	r2, sp, #44	; 0x2c
 801a29e:	4621      	mov	r1, r4
 801a2a0:	4628      	mov	r0, r5
 801a2a2:	f000 f9e1 	bl	801a668 <_printf_common>
 801a2a6:	3001      	adds	r0, #1
 801a2a8:	f040 8089 	bne.w	801a3be <_printf_float+0x1ae>
 801a2ac:	f04f 30ff 	mov.w	r0, #4294967295
 801a2b0:	b00d      	add	sp, #52	; 0x34
 801a2b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a2b6:	eeb4 0b40 	vcmp.f64	d0, d0
 801a2ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a2be:	d702      	bvc.n	801a2c6 <_printf_float+0xb6>
 801a2c0:	498b      	ldr	r1, [pc, #556]	; (801a4f0 <_printf_float+0x2e0>)
 801a2c2:	4b8c      	ldr	r3, [pc, #560]	; (801a4f4 <_printf_float+0x2e4>)
 801a2c4:	e7dc      	b.n	801a280 <_printf_float+0x70>
 801a2c6:	6861      	ldr	r1, [r4, #4]
 801a2c8:	1c4b      	adds	r3, r1, #1
 801a2ca:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 801a2ce:	ab0a      	add	r3, sp, #40	; 0x28
 801a2d0:	a809      	add	r0, sp, #36	; 0x24
 801a2d2:	d13b      	bne.n	801a34c <_printf_float+0x13c>
 801a2d4:	2106      	movs	r1, #6
 801a2d6:	6061      	str	r1, [r4, #4]
 801a2d8:	f04f 0c00 	mov.w	ip, #0
 801a2dc:	e9cd 3c02 	strd	r3, ip, [sp, #8]
 801a2e0:	e9cd 0900 	strd	r0, r9, [sp]
 801a2e4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 801a2e8:	6022      	str	r2, [r4, #0]
 801a2ea:	6861      	ldr	r1, [r4, #4]
 801a2ec:	4628      	mov	r0, r5
 801a2ee:	f7ff ff07 	bl	801a100 <__cvt>
 801a2f2:	f009 03df 	and.w	r3, r9, #223	; 0xdf
 801a2f6:	2b47      	cmp	r3, #71	; 0x47
 801a2f8:	4680      	mov	r8, r0
 801a2fa:	d109      	bne.n	801a310 <_printf_float+0x100>
 801a2fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a2fe:	1cd8      	adds	r0, r3, #3
 801a300:	db02      	blt.n	801a308 <_printf_float+0xf8>
 801a302:	6862      	ldr	r2, [r4, #4]
 801a304:	4293      	cmp	r3, r2
 801a306:	dd47      	ble.n	801a398 <_printf_float+0x188>
 801a308:	f1a9 0902 	sub.w	r9, r9, #2
 801a30c:	fa5f f989 	uxtb.w	r9, r9
 801a310:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 801a314:	9909      	ldr	r1, [sp, #36]	; 0x24
 801a316:	d824      	bhi.n	801a362 <_printf_float+0x152>
 801a318:	3901      	subs	r1, #1
 801a31a:	464a      	mov	r2, r9
 801a31c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 801a320:	9109      	str	r1, [sp, #36]	; 0x24
 801a322:	f7ff ff3f 	bl	801a1a4 <__exponent>
 801a326:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801a328:	1813      	adds	r3, r2, r0
 801a32a:	2a01      	cmp	r2, #1
 801a32c:	4682      	mov	sl, r0
 801a32e:	6123      	str	r3, [r4, #16]
 801a330:	dc02      	bgt.n	801a338 <_printf_float+0x128>
 801a332:	6822      	ldr	r2, [r4, #0]
 801a334:	07d1      	lsls	r1, r2, #31
 801a336:	d501      	bpl.n	801a33c <_printf_float+0x12c>
 801a338:	3301      	adds	r3, #1
 801a33a:	6123      	str	r3, [r4, #16]
 801a33c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 801a340:	2b00      	cmp	r3, #0
 801a342:	d0a9      	beq.n	801a298 <_printf_float+0x88>
 801a344:	232d      	movs	r3, #45	; 0x2d
 801a346:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801a34a:	e7a5      	b.n	801a298 <_printf_float+0x88>
 801a34c:	f1b9 0f67 	cmp.w	r9, #103	; 0x67
 801a350:	f000 8178 	beq.w	801a644 <_printf_float+0x434>
 801a354:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 801a358:	d1be      	bne.n	801a2d8 <_printf_float+0xc8>
 801a35a:	2900      	cmp	r1, #0
 801a35c:	d1bc      	bne.n	801a2d8 <_printf_float+0xc8>
 801a35e:	2101      	movs	r1, #1
 801a360:	e7b9      	b.n	801a2d6 <_printf_float+0xc6>
 801a362:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 801a366:	d119      	bne.n	801a39c <_printf_float+0x18c>
 801a368:	2900      	cmp	r1, #0
 801a36a:	6863      	ldr	r3, [r4, #4]
 801a36c:	dd0c      	ble.n	801a388 <_printf_float+0x178>
 801a36e:	6121      	str	r1, [r4, #16]
 801a370:	b913      	cbnz	r3, 801a378 <_printf_float+0x168>
 801a372:	6822      	ldr	r2, [r4, #0]
 801a374:	07d2      	lsls	r2, r2, #31
 801a376:	d502      	bpl.n	801a37e <_printf_float+0x16e>
 801a378:	3301      	adds	r3, #1
 801a37a:	440b      	add	r3, r1
 801a37c:	6123      	str	r3, [r4, #16]
 801a37e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a380:	65a3      	str	r3, [r4, #88]	; 0x58
 801a382:	f04f 0a00 	mov.w	sl, #0
 801a386:	e7d9      	b.n	801a33c <_printf_float+0x12c>
 801a388:	b913      	cbnz	r3, 801a390 <_printf_float+0x180>
 801a38a:	6822      	ldr	r2, [r4, #0]
 801a38c:	07d0      	lsls	r0, r2, #31
 801a38e:	d501      	bpl.n	801a394 <_printf_float+0x184>
 801a390:	3302      	adds	r3, #2
 801a392:	e7f3      	b.n	801a37c <_printf_float+0x16c>
 801a394:	2301      	movs	r3, #1
 801a396:	e7f1      	b.n	801a37c <_printf_float+0x16c>
 801a398:	f04f 0967 	mov.w	r9, #103	; 0x67
 801a39c:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 801a3a0:	4293      	cmp	r3, r2
 801a3a2:	db05      	blt.n	801a3b0 <_printf_float+0x1a0>
 801a3a4:	6822      	ldr	r2, [r4, #0]
 801a3a6:	6123      	str	r3, [r4, #16]
 801a3a8:	07d1      	lsls	r1, r2, #31
 801a3aa:	d5e8      	bpl.n	801a37e <_printf_float+0x16e>
 801a3ac:	3301      	adds	r3, #1
 801a3ae:	e7e5      	b.n	801a37c <_printf_float+0x16c>
 801a3b0:	2b00      	cmp	r3, #0
 801a3b2:	bfd4      	ite	le
 801a3b4:	f1c3 0302 	rsble	r3, r3, #2
 801a3b8:	2301      	movgt	r3, #1
 801a3ba:	4413      	add	r3, r2
 801a3bc:	e7de      	b.n	801a37c <_printf_float+0x16c>
 801a3be:	6823      	ldr	r3, [r4, #0]
 801a3c0:	055a      	lsls	r2, r3, #21
 801a3c2:	d407      	bmi.n	801a3d4 <_printf_float+0x1c4>
 801a3c4:	6923      	ldr	r3, [r4, #16]
 801a3c6:	4642      	mov	r2, r8
 801a3c8:	4631      	mov	r1, r6
 801a3ca:	4628      	mov	r0, r5
 801a3cc:	47b8      	blx	r7
 801a3ce:	3001      	adds	r0, #1
 801a3d0:	d12a      	bne.n	801a428 <_printf_float+0x218>
 801a3d2:	e76b      	b.n	801a2ac <_printf_float+0x9c>
 801a3d4:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 801a3d8:	f240 80de 	bls.w	801a598 <_printf_float+0x388>
 801a3dc:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 801a3e0:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801a3e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a3e8:	d133      	bne.n	801a452 <_printf_float+0x242>
 801a3ea:	2301      	movs	r3, #1
 801a3ec:	4a42      	ldr	r2, [pc, #264]	; (801a4f8 <_printf_float+0x2e8>)
 801a3ee:	4631      	mov	r1, r6
 801a3f0:	4628      	mov	r0, r5
 801a3f2:	47b8      	blx	r7
 801a3f4:	3001      	adds	r0, #1
 801a3f6:	f43f af59 	beq.w	801a2ac <_printf_float+0x9c>
 801a3fa:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801a3fe:	429a      	cmp	r2, r3
 801a400:	db02      	blt.n	801a408 <_printf_float+0x1f8>
 801a402:	6823      	ldr	r3, [r4, #0]
 801a404:	07d8      	lsls	r0, r3, #31
 801a406:	d50f      	bpl.n	801a428 <_printf_float+0x218>
 801a408:	9b05      	ldr	r3, [sp, #20]
 801a40a:	465a      	mov	r2, fp
 801a40c:	4631      	mov	r1, r6
 801a40e:	4628      	mov	r0, r5
 801a410:	47b8      	blx	r7
 801a412:	3001      	adds	r0, #1
 801a414:	f43f af4a 	beq.w	801a2ac <_printf_float+0x9c>
 801a418:	f04f 0800 	mov.w	r8, #0
 801a41c:	f104 091a 	add.w	r9, r4, #26
 801a420:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a422:	3b01      	subs	r3, #1
 801a424:	4543      	cmp	r3, r8
 801a426:	dc09      	bgt.n	801a43c <_printf_float+0x22c>
 801a428:	6823      	ldr	r3, [r4, #0]
 801a42a:	079b      	lsls	r3, r3, #30
 801a42c:	f100 8105 	bmi.w	801a63a <_printf_float+0x42a>
 801a430:	68e0      	ldr	r0, [r4, #12]
 801a432:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801a434:	4298      	cmp	r0, r3
 801a436:	bfb8      	it	lt
 801a438:	4618      	movlt	r0, r3
 801a43a:	e739      	b.n	801a2b0 <_printf_float+0xa0>
 801a43c:	2301      	movs	r3, #1
 801a43e:	464a      	mov	r2, r9
 801a440:	4631      	mov	r1, r6
 801a442:	4628      	mov	r0, r5
 801a444:	47b8      	blx	r7
 801a446:	3001      	adds	r0, #1
 801a448:	f43f af30 	beq.w	801a2ac <_printf_float+0x9c>
 801a44c:	f108 0801 	add.w	r8, r8, #1
 801a450:	e7e6      	b.n	801a420 <_printf_float+0x210>
 801a452:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a454:	2b00      	cmp	r3, #0
 801a456:	dc2b      	bgt.n	801a4b0 <_printf_float+0x2a0>
 801a458:	2301      	movs	r3, #1
 801a45a:	4a27      	ldr	r2, [pc, #156]	; (801a4f8 <_printf_float+0x2e8>)
 801a45c:	4631      	mov	r1, r6
 801a45e:	4628      	mov	r0, r5
 801a460:	47b8      	blx	r7
 801a462:	3001      	adds	r0, #1
 801a464:	f43f af22 	beq.w	801a2ac <_printf_float+0x9c>
 801a468:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a46a:	b923      	cbnz	r3, 801a476 <_printf_float+0x266>
 801a46c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a46e:	b913      	cbnz	r3, 801a476 <_printf_float+0x266>
 801a470:	6823      	ldr	r3, [r4, #0]
 801a472:	07d9      	lsls	r1, r3, #31
 801a474:	d5d8      	bpl.n	801a428 <_printf_float+0x218>
 801a476:	9b05      	ldr	r3, [sp, #20]
 801a478:	465a      	mov	r2, fp
 801a47a:	4631      	mov	r1, r6
 801a47c:	4628      	mov	r0, r5
 801a47e:	47b8      	blx	r7
 801a480:	3001      	adds	r0, #1
 801a482:	f43f af13 	beq.w	801a2ac <_printf_float+0x9c>
 801a486:	f04f 0900 	mov.w	r9, #0
 801a48a:	f104 0a1a 	add.w	sl, r4, #26
 801a48e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a490:	425b      	negs	r3, r3
 801a492:	454b      	cmp	r3, r9
 801a494:	dc01      	bgt.n	801a49a <_printf_float+0x28a>
 801a496:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a498:	e795      	b.n	801a3c6 <_printf_float+0x1b6>
 801a49a:	2301      	movs	r3, #1
 801a49c:	4652      	mov	r2, sl
 801a49e:	4631      	mov	r1, r6
 801a4a0:	4628      	mov	r0, r5
 801a4a2:	47b8      	blx	r7
 801a4a4:	3001      	adds	r0, #1
 801a4a6:	f43f af01 	beq.w	801a2ac <_printf_float+0x9c>
 801a4aa:	f109 0901 	add.w	r9, r9, #1
 801a4ae:	e7ee      	b.n	801a48e <_printf_float+0x27e>
 801a4b0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801a4b2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801a4b4:	429a      	cmp	r2, r3
 801a4b6:	bfa8      	it	ge
 801a4b8:	461a      	movge	r2, r3
 801a4ba:	2a00      	cmp	r2, #0
 801a4bc:	4691      	mov	r9, r2
 801a4be:	dd07      	ble.n	801a4d0 <_printf_float+0x2c0>
 801a4c0:	4613      	mov	r3, r2
 801a4c2:	4631      	mov	r1, r6
 801a4c4:	4642      	mov	r2, r8
 801a4c6:	4628      	mov	r0, r5
 801a4c8:	47b8      	blx	r7
 801a4ca:	3001      	adds	r0, #1
 801a4cc:	f43f aeee 	beq.w	801a2ac <_printf_float+0x9c>
 801a4d0:	f104 031a 	add.w	r3, r4, #26
 801a4d4:	f04f 0a00 	mov.w	sl, #0
 801a4d8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801a4dc:	9307      	str	r3, [sp, #28]
 801a4de:	e017      	b.n	801a510 <_printf_float+0x300>
 801a4e0:	ffffffff 	.word	0xffffffff
 801a4e4:	7fefffff 	.word	0x7fefffff
 801a4e8:	0802458a 	.word	0x0802458a
 801a4ec:	08024586 	.word	0x08024586
 801a4f0:	08024592 	.word	0x08024592
 801a4f4:	0802458e 	.word	0x0802458e
 801a4f8:	08024596 	.word	0x08024596
 801a4fc:	2301      	movs	r3, #1
 801a4fe:	9a07      	ldr	r2, [sp, #28]
 801a500:	4631      	mov	r1, r6
 801a502:	4628      	mov	r0, r5
 801a504:	47b8      	blx	r7
 801a506:	3001      	adds	r0, #1
 801a508:	f43f aed0 	beq.w	801a2ac <_printf_float+0x9c>
 801a50c:	f10a 0a01 	add.w	sl, sl, #1
 801a510:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801a512:	9306      	str	r3, [sp, #24]
 801a514:	eba3 0309 	sub.w	r3, r3, r9
 801a518:	4553      	cmp	r3, sl
 801a51a:	dcef      	bgt.n	801a4fc <_printf_float+0x2ec>
 801a51c:	9b06      	ldr	r3, [sp, #24]
 801a51e:	4498      	add	r8, r3
 801a520:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801a524:	429a      	cmp	r2, r3
 801a526:	db15      	blt.n	801a554 <_printf_float+0x344>
 801a528:	6823      	ldr	r3, [r4, #0]
 801a52a:	07da      	lsls	r2, r3, #31
 801a52c:	d412      	bmi.n	801a554 <_printf_float+0x344>
 801a52e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a530:	9a06      	ldr	r2, [sp, #24]
 801a532:	9909      	ldr	r1, [sp, #36]	; 0x24
 801a534:	1a9a      	subs	r2, r3, r2
 801a536:	eba3 0a01 	sub.w	sl, r3, r1
 801a53a:	4592      	cmp	sl, r2
 801a53c:	bfa8      	it	ge
 801a53e:	4692      	movge	sl, r2
 801a540:	f1ba 0f00 	cmp.w	sl, #0
 801a544:	dc0e      	bgt.n	801a564 <_printf_float+0x354>
 801a546:	f04f 0800 	mov.w	r8, #0
 801a54a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801a54e:	f104 091a 	add.w	r9, r4, #26
 801a552:	e019      	b.n	801a588 <_printf_float+0x378>
 801a554:	9b05      	ldr	r3, [sp, #20]
 801a556:	465a      	mov	r2, fp
 801a558:	4631      	mov	r1, r6
 801a55a:	4628      	mov	r0, r5
 801a55c:	47b8      	blx	r7
 801a55e:	3001      	adds	r0, #1
 801a560:	d1e5      	bne.n	801a52e <_printf_float+0x31e>
 801a562:	e6a3      	b.n	801a2ac <_printf_float+0x9c>
 801a564:	4653      	mov	r3, sl
 801a566:	4642      	mov	r2, r8
 801a568:	4631      	mov	r1, r6
 801a56a:	4628      	mov	r0, r5
 801a56c:	47b8      	blx	r7
 801a56e:	3001      	adds	r0, #1
 801a570:	d1e9      	bne.n	801a546 <_printf_float+0x336>
 801a572:	e69b      	b.n	801a2ac <_printf_float+0x9c>
 801a574:	2301      	movs	r3, #1
 801a576:	464a      	mov	r2, r9
 801a578:	4631      	mov	r1, r6
 801a57a:	4628      	mov	r0, r5
 801a57c:	47b8      	blx	r7
 801a57e:	3001      	adds	r0, #1
 801a580:	f43f ae94 	beq.w	801a2ac <_printf_float+0x9c>
 801a584:	f108 0801 	add.w	r8, r8, #1
 801a588:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801a58c:	1a9b      	subs	r3, r3, r2
 801a58e:	eba3 030a 	sub.w	r3, r3, sl
 801a592:	4543      	cmp	r3, r8
 801a594:	dcee      	bgt.n	801a574 <_printf_float+0x364>
 801a596:	e747      	b.n	801a428 <_printf_float+0x218>
 801a598:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801a59a:	2a01      	cmp	r2, #1
 801a59c:	dc01      	bgt.n	801a5a2 <_printf_float+0x392>
 801a59e:	07db      	lsls	r3, r3, #31
 801a5a0:	d539      	bpl.n	801a616 <_printf_float+0x406>
 801a5a2:	2301      	movs	r3, #1
 801a5a4:	4642      	mov	r2, r8
 801a5a6:	4631      	mov	r1, r6
 801a5a8:	4628      	mov	r0, r5
 801a5aa:	47b8      	blx	r7
 801a5ac:	3001      	adds	r0, #1
 801a5ae:	f43f ae7d 	beq.w	801a2ac <_printf_float+0x9c>
 801a5b2:	9b05      	ldr	r3, [sp, #20]
 801a5b4:	465a      	mov	r2, fp
 801a5b6:	4631      	mov	r1, r6
 801a5b8:	4628      	mov	r0, r5
 801a5ba:	47b8      	blx	r7
 801a5bc:	3001      	adds	r0, #1
 801a5be:	f108 0801 	add.w	r8, r8, #1
 801a5c2:	f43f ae73 	beq.w	801a2ac <_printf_float+0x9c>
 801a5c6:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 801a5ca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a5cc:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801a5d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a5d4:	f103 33ff 	add.w	r3, r3, #4294967295
 801a5d8:	d018      	beq.n	801a60c <_printf_float+0x3fc>
 801a5da:	4642      	mov	r2, r8
 801a5dc:	4631      	mov	r1, r6
 801a5de:	4628      	mov	r0, r5
 801a5e0:	47b8      	blx	r7
 801a5e2:	3001      	adds	r0, #1
 801a5e4:	d10e      	bne.n	801a604 <_printf_float+0x3f4>
 801a5e6:	e661      	b.n	801a2ac <_printf_float+0x9c>
 801a5e8:	2301      	movs	r3, #1
 801a5ea:	464a      	mov	r2, r9
 801a5ec:	4631      	mov	r1, r6
 801a5ee:	4628      	mov	r0, r5
 801a5f0:	47b8      	blx	r7
 801a5f2:	3001      	adds	r0, #1
 801a5f4:	f43f ae5a 	beq.w	801a2ac <_printf_float+0x9c>
 801a5f8:	f108 0801 	add.w	r8, r8, #1
 801a5fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a5fe:	3b01      	subs	r3, #1
 801a600:	4543      	cmp	r3, r8
 801a602:	dcf1      	bgt.n	801a5e8 <_printf_float+0x3d8>
 801a604:	4653      	mov	r3, sl
 801a606:	f104 0250 	add.w	r2, r4, #80	; 0x50
 801a60a:	e6dd      	b.n	801a3c8 <_printf_float+0x1b8>
 801a60c:	f04f 0800 	mov.w	r8, #0
 801a610:	f104 091a 	add.w	r9, r4, #26
 801a614:	e7f2      	b.n	801a5fc <_printf_float+0x3ec>
 801a616:	2301      	movs	r3, #1
 801a618:	e7df      	b.n	801a5da <_printf_float+0x3ca>
 801a61a:	2301      	movs	r3, #1
 801a61c:	464a      	mov	r2, r9
 801a61e:	4631      	mov	r1, r6
 801a620:	4628      	mov	r0, r5
 801a622:	47b8      	blx	r7
 801a624:	3001      	adds	r0, #1
 801a626:	f43f ae41 	beq.w	801a2ac <_printf_float+0x9c>
 801a62a:	f108 0801 	add.w	r8, r8, #1
 801a62e:	68e3      	ldr	r3, [r4, #12]
 801a630:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801a632:	1a9b      	subs	r3, r3, r2
 801a634:	4543      	cmp	r3, r8
 801a636:	dcf0      	bgt.n	801a61a <_printf_float+0x40a>
 801a638:	e6fa      	b.n	801a430 <_printf_float+0x220>
 801a63a:	f04f 0800 	mov.w	r8, #0
 801a63e:	f104 0919 	add.w	r9, r4, #25
 801a642:	e7f4      	b.n	801a62e <_printf_float+0x41e>
 801a644:	2900      	cmp	r1, #0
 801a646:	f43f ae8a 	beq.w	801a35e <_printf_float+0x14e>
 801a64a:	f04f 0c00 	mov.w	ip, #0
 801a64e:	e9cd 3c02 	strd	r3, ip, [sp, #8]
 801a652:	e9cd 0900 	strd	r0, r9, [sp]
 801a656:	6022      	str	r2, [r4, #0]
 801a658:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 801a65c:	4628      	mov	r0, r5
 801a65e:	f7ff fd4f 	bl	801a100 <__cvt>
 801a662:	4680      	mov	r8, r0
 801a664:	e64a      	b.n	801a2fc <_printf_float+0xec>
 801a666:	bf00      	nop

0801a668 <_printf_common>:
 801a668:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801a66c:	4691      	mov	r9, r2
 801a66e:	461f      	mov	r7, r3
 801a670:	688a      	ldr	r2, [r1, #8]
 801a672:	690b      	ldr	r3, [r1, #16]
 801a674:	f8dd 8020 	ldr.w	r8, [sp, #32]
 801a678:	4293      	cmp	r3, r2
 801a67a:	bfb8      	it	lt
 801a67c:	4613      	movlt	r3, r2
 801a67e:	f8c9 3000 	str.w	r3, [r9]
 801a682:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 801a686:	4606      	mov	r6, r0
 801a688:	460c      	mov	r4, r1
 801a68a:	b112      	cbz	r2, 801a692 <_printf_common+0x2a>
 801a68c:	3301      	adds	r3, #1
 801a68e:	f8c9 3000 	str.w	r3, [r9]
 801a692:	6823      	ldr	r3, [r4, #0]
 801a694:	0699      	lsls	r1, r3, #26
 801a696:	bf42      	ittt	mi
 801a698:	f8d9 3000 	ldrmi.w	r3, [r9]
 801a69c:	3302      	addmi	r3, #2
 801a69e:	f8c9 3000 	strmi.w	r3, [r9]
 801a6a2:	6825      	ldr	r5, [r4, #0]
 801a6a4:	f015 0506 	ands.w	r5, r5, #6
 801a6a8:	d107      	bne.n	801a6ba <_printf_common+0x52>
 801a6aa:	f104 0a19 	add.w	sl, r4, #25
 801a6ae:	68e3      	ldr	r3, [r4, #12]
 801a6b0:	f8d9 2000 	ldr.w	r2, [r9]
 801a6b4:	1a9b      	subs	r3, r3, r2
 801a6b6:	42ab      	cmp	r3, r5
 801a6b8:	dc28      	bgt.n	801a70c <_printf_common+0xa4>
 801a6ba:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 801a6be:	6822      	ldr	r2, [r4, #0]
 801a6c0:	3300      	adds	r3, #0
 801a6c2:	bf18      	it	ne
 801a6c4:	2301      	movne	r3, #1
 801a6c6:	0692      	lsls	r2, r2, #26
 801a6c8:	d42d      	bmi.n	801a726 <_printf_common+0xbe>
 801a6ca:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801a6ce:	4639      	mov	r1, r7
 801a6d0:	4630      	mov	r0, r6
 801a6d2:	47c0      	blx	r8
 801a6d4:	3001      	adds	r0, #1
 801a6d6:	d020      	beq.n	801a71a <_printf_common+0xb2>
 801a6d8:	6823      	ldr	r3, [r4, #0]
 801a6da:	68e5      	ldr	r5, [r4, #12]
 801a6dc:	f8d9 2000 	ldr.w	r2, [r9]
 801a6e0:	f003 0306 	and.w	r3, r3, #6
 801a6e4:	2b04      	cmp	r3, #4
 801a6e6:	bf08      	it	eq
 801a6e8:	1aad      	subeq	r5, r5, r2
 801a6ea:	68a3      	ldr	r3, [r4, #8]
 801a6ec:	6922      	ldr	r2, [r4, #16]
 801a6ee:	bf0c      	ite	eq
 801a6f0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801a6f4:	2500      	movne	r5, #0
 801a6f6:	4293      	cmp	r3, r2
 801a6f8:	bfc4      	itt	gt
 801a6fa:	1a9b      	subgt	r3, r3, r2
 801a6fc:	18ed      	addgt	r5, r5, r3
 801a6fe:	f04f 0900 	mov.w	r9, #0
 801a702:	341a      	adds	r4, #26
 801a704:	454d      	cmp	r5, r9
 801a706:	d11a      	bne.n	801a73e <_printf_common+0xd6>
 801a708:	2000      	movs	r0, #0
 801a70a:	e008      	b.n	801a71e <_printf_common+0xb6>
 801a70c:	2301      	movs	r3, #1
 801a70e:	4652      	mov	r2, sl
 801a710:	4639      	mov	r1, r7
 801a712:	4630      	mov	r0, r6
 801a714:	47c0      	blx	r8
 801a716:	3001      	adds	r0, #1
 801a718:	d103      	bne.n	801a722 <_printf_common+0xba>
 801a71a:	f04f 30ff 	mov.w	r0, #4294967295
 801a71e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801a722:	3501      	adds	r5, #1
 801a724:	e7c3      	b.n	801a6ae <_printf_common+0x46>
 801a726:	18e1      	adds	r1, r4, r3
 801a728:	1c5a      	adds	r2, r3, #1
 801a72a:	2030      	movs	r0, #48	; 0x30
 801a72c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801a730:	4422      	add	r2, r4
 801a732:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 801a736:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 801a73a:	3302      	adds	r3, #2
 801a73c:	e7c5      	b.n	801a6ca <_printf_common+0x62>
 801a73e:	2301      	movs	r3, #1
 801a740:	4622      	mov	r2, r4
 801a742:	4639      	mov	r1, r7
 801a744:	4630      	mov	r0, r6
 801a746:	47c0      	blx	r8
 801a748:	3001      	adds	r0, #1
 801a74a:	d0e6      	beq.n	801a71a <_printf_common+0xb2>
 801a74c:	f109 0901 	add.w	r9, r9, #1
 801a750:	e7d8      	b.n	801a704 <_printf_common+0x9c>
	...

0801a754 <_printf_i>:
 801a754:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801a758:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 801a75c:	460c      	mov	r4, r1
 801a75e:	7e09      	ldrb	r1, [r1, #24]
 801a760:	b085      	sub	sp, #20
 801a762:	296e      	cmp	r1, #110	; 0x6e
 801a764:	4617      	mov	r7, r2
 801a766:	4606      	mov	r6, r0
 801a768:	4698      	mov	r8, r3
 801a76a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801a76c:	f000 80b3 	beq.w	801a8d6 <_printf_i+0x182>
 801a770:	d822      	bhi.n	801a7b8 <_printf_i+0x64>
 801a772:	2963      	cmp	r1, #99	; 0x63
 801a774:	d036      	beq.n	801a7e4 <_printf_i+0x90>
 801a776:	d80a      	bhi.n	801a78e <_printf_i+0x3a>
 801a778:	2900      	cmp	r1, #0
 801a77a:	f000 80b9 	beq.w	801a8f0 <_printf_i+0x19c>
 801a77e:	2958      	cmp	r1, #88	; 0x58
 801a780:	f000 8083 	beq.w	801a88a <_printf_i+0x136>
 801a784:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801a788:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 801a78c:	e032      	b.n	801a7f4 <_printf_i+0xa0>
 801a78e:	2964      	cmp	r1, #100	; 0x64
 801a790:	d001      	beq.n	801a796 <_printf_i+0x42>
 801a792:	2969      	cmp	r1, #105	; 0x69
 801a794:	d1f6      	bne.n	801a784 <_printf_i+0x30>
 801a796:	6820      	ldr	r0, [r4, #0]
 801a798:	6813      	ldr	r3, [r2, #0]
 801a79a:	0605      	lsls	r5, r0, #24
 801a79c:	f103 0104 	add.w	r1, r3, #4
 801a7a0:	d52a      	bpl.n	801a7f8 <_printf_i+0xa4>
 801a7a2:	681b      	ldr	r3, [r3, #0]
 801a7a4:	6011      	str	r1, [r2, #0]
 801a7a6:	2b00      	cmp	r3, #0
 801a7a8:	da03      	bge.n	801a7b2 <_printf_i+0x5e>
 801a7aa:	222d      	movs	r2, #45	; 0x2d
 801a7ac:	425b      	negs	r3, r3
 801a7ae:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 801a7b2:	486f      	ldr	r0, [pc, #444]	; (801a970 <_printf_i+0x21c>)
 801a7b4:	220a      	movs	r2, #10
 801a7b6:	e039      	b.n	801a82c <_printf_i+0xd8>
 801a7b8:	2973      	cmp	r1, #115	; 0x73
 801a7ba:	f000 809d 	beq.w	801a8f8 <_printf_i+0x1a4>
 801a7be:	d808      	bhi.n	801a7d2 <_printf_i+0x7e>
 801a7c0:	296f      	cmp	r1, #111	; 0x6f
 801a7c2:	d020      	beq.n	801a806 <_printf_i+0xb2>
 801a7c4:	2970      	cmp	r1, #112	; 0x70
 801a7c6:	d1dd      	bne.n	801a784 <_printf_i+0x30>
 801a7c8:	6823      	ldr	r3, [r4, #0]
 801a7ca:	f043 0320 	orr.w	r3, r3, #32
 801a7ce:	6023      	str	r3, [r4, #0]
 801a7d0:	e003      	b.n	801a7da <_printf_i+0x86>
 801a7d2:	2975      	cmp	r1, #117	; 0x75
 801a7d4:	d017      	beq.n	801a806 <_printf_i+0xb2>
 801a7d6:	2978      	cmp	r1, #120	; 0x78
 801a7d8:	d1d4      	bne.n	801a784 <_printf_i+0x30>
 801a7da:	2378      	movs	r3, #120	; 0x78
 801a7dc:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 801a7e0:	4864      	ldr	r0, [pc, #400]	; (801a974 <_printf_i+0x220>)
 801a7e2:	e055      	b.n	801a890 <_printf_i+0x13c>
 801a7e4:	6813      	ldr	r3, [r2, #0]
 801a7e6:	1d19      	adds	r1, r3, #4
 801a7e8:	681b      	ldr	r3, [r3, #0]
 801a7ea:	6011      	str	r1, [r2, #0]
 801a7ec:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801a7f0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801a7f4:	2301      	movs	r3, #1
 801a7f6:	e08c      	b.n	801a912 <_printf_i+0x1be>
 801a7f8:	681b      	ldr	r3, [r3, #0]
 801a7fa:	6011      	str	r1, [r2, #0]
 801a7fc:	f010 0f40 	tst.w	r0, #64	; 0x40
 801a800:	bf18      	it	ne
 801a802:	b21b      	sxthne	r3, r3
 801a804:	e7cf      	b.n	801a7a6 <_printf_i+0x52>
 801a806:	6813      	ldr	r3, [r2, #0]
 801a808:	6825      	ldr	r5, [r4, #0]
 801a80a:	1d18      	adds	r0, r3, #4
 801a80c:	6010      	str	r0, [r2, #0]
 801a80e:	0628      	lsls	r0, r5, #24
 801a810:	d501      	bpl.n	801a816 <_printf_i+0xc2>
 801a812:	681b      	ldr	r3, [r3, #0]
 801a814:	e002      	b.n	801a81c <_printf_i+0xc8>
 801a816:	0668      	lsls	r0, r5, #25
 801a818:	d5fb      	bpl.n	801a812 <_printf_i+0xbe>
 801a81a:	881b      	ldrh	r3, [r3, #0]
 801a81c:	4854      	ldr	r0, [pc, #336]	; (801a970 <_printf_i+0x21c>)
 801a81e:	296f      	cmp	r1, #111	; 0x6f
 801a820:	bf14      	ite	ne
 801a822:	220a      	movne	r2, #10
 801a824:	2208      	moveq	r2, #8
 801a826:	2100      	movs	r1, #0
 801a828:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801a82c:	6865      	ldr	r5, [r4, #4]
 801a82e:	60a5      	str	r5, [r4, #8]
 801a830:	2d00      	cmp	r5, #0
 801a832:	f2c0 8095 	blt.w	801a960 <_printf_i+0x20c>
 801a836:	6821      	ldr	r1, [r4, #0]
 801a838:	f021 0104 	bic.w	r1, r1, #4
 801a83c:	6021      	str	r1, [r4, #0]
 801a83e:	2b00      	cmp	r3, #0
 801a840:	d13d      	bne.n	801a8be <_printf_i+0x16a>
 801a842:	2d00      	cmp	r5, #0
 801a844:	f040 808e 	bne.w	801a964 <_printf_i+0x210>
 801a848:	4665      	mov	r5, ip
 801a84a:	2a08      	cmp	r2, #8
 801a84c:	d10b      	bne.n	801a866 <_printf_i+0x112>
 801a84e:	6823      	ldr	r3, [r4, #0]
 801a850:	07db      	lsls	r3, r3, #31
 801a852:	d508      	bpl.n	801a866 <_printf_i+0x112>
 801a854:	6923      	ldr	r3, [r4, #16]
 801a856:	6862      	ldr	r2, [r4, #4]
 801a858:	429a      	cmp	r2, r3
 801a85a:	bfde      	ittt	le
 801a85c:	2330      	movle	r3, #48	; 0x30
 801a85e:	f805 3c01 	strble.w	r3, [r5, #-1]
 801a862:	f105 35ff 	addle.w	r5, r5, #4294967295
 801a866:	ebac 0305 	sub.w	r3, ip, r5
 801a86a:	6123      	str	r3, [r4, #16]
 801a86c:	f8cd 8000 	str.w	r8, [sp]
 801a870:	463b      	mov	r3, r7
 801a872:	aa03      	add	r2, sp, #12
 801a874:	4621      	mov	r1, r4
 801a876:	4630      	mov	r0, r6
 801a878:	f7ff fef6 	bl	801a668 <_printf_common>
 801a87c:	3001      	adds	r0, #1
 801a87e:	d14d      	bne.n	801a91c <_printf_i+0x1c8>
 801a880:	f04f 30ff 	mov.w	r0, #4294967295
 801a884:	b005      	add	sp, #20
 801a886:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801a88a:	4839      	ldr	r0, [pc, #228]	; (801a970 <_printf_i+0x21c>)
 801a88c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 801a890:	6813      	ldr	r3, [r2, #0]
 801a892:	6821      	ldr	r1, [r4, #0]
 801a894:	1d1d      	adds	r5, r3, #4
 801a896:	681b      	ldr	r3, [r3, #0]
 801a898:	6015      	str	r5, [r2, #0]
 801a89a:	060a      	lsls	r2, r1, #24
 801a89c:	d50b      	bpl.n	801a8b6 <_printf_i+0x162>
 801a89e:	07ca      	lsls	r2, r1, #31
 801a8a0:	bf44      	itt	mi
 801a8a2:	f041 0120 	orrmi.w	r1, r1, #32
 801a8a6:	6021      	strmi	r1, [r4, #0]
 801a8a8:	b91b      	cbnz	r3, 801a8b2 <_printf_i+0x15e>
 801a8aa:	6822      	ldr	r2, [r4, #0]
 801a8ac:	f022 0220 	bic.w	r2, r2, #32
 801a8b0:	6022      	str	r2, [r4, #0]
 801a8b2:	2210      	movs	r2, #16
 801a8b4:	e7b7      	b.n	801a826 <_printf_i+0xd2>
 801a8b6:	064d      	lsls	r5, r1, #25
 801a8b8:	bf48      	it	mi
 801a8ba:	b29b      	uxthmi	r3, r3
 801a8bc:	e7ef      	b.n	801a89e <_printf_i+0x14a>
 801a8be:	4665      	mov	r5, ip
 801a8c0:	fbb3 f1f2 	udiv	r1, r3, r2
 801a8c4:	fb02 3311 	mls	r3, r2, r1, r3
 801a8c8:	5cc3      	ldrb	r3, [r0, r3]
 801a8ca:	f805 3d01 	strb.w	r3, [r5, #-1]!
 801a8ce:	460b      	mov	r3, r1
 801a8d0:	2900      	cmp	r1, #0
 801a8d2:	d1f5      	bne.n	801a8c0 <_printf_i+0x16c>
 801a8d4:	e7b9      	b.n	801a84a <_printf_i+0xf6>
 801a8d6:	6813      	ldr	r3, [r2, #0]
 801a8d8:	6825      	ldr	r5, [r4, #0]
 801a8da:	6961      	ldr	r1, [r4, #20]
 801a8dc:	1d18      	adds	r0, r3, #4
 801a8de:	6010      	str	r0, [r2, #0]
 801a8e0:	0628      	lsls	r0, r5, #24
 801a8e2:	681b      	ldr	r3, [r3, #0]
 801a8e4:	d501      	bpl.n	801a8ea <_printf_i+0x196>
 801a8e6:	6019      	str	r1, [r3, #0]
 801a8e8:	e002      	b.n	801a8f0 <_printf_i+0x19c>
 801a8ea:	066a      	lsls	r2, r5, #25
 801a8ec:	d5fb      	bpl.n	801a8e6 <_printf_i+0x192>
 801a8ee:	8019      	strh	r1, [r3, #0]
 801a8f0:	2300      	movs	r3, #0
 801a8f2:	6123      	str	r3, [r4, #16]
 801a8f4:	4665      	mov	r5, ip
 801a8f6:	e7b9      	b.n	801a86c <_printf_i+0x118>
 801a8f8:	6813      	ldr	r3, [r2, #0]
 801a8fa:	1d19      	adds	r1, r3, #4
 801a8fc:	6011      	str	r1, [r2, #0]
 801a8fe:	681d      	ldr	r5, [r3, #0]
 801a900:	6862      	ldr	r2, [r4, #4]
 801a902:	2100      	movs	r1, #0
 801a904:	4628      	mov	r0, r5
 801a906:	f7e5 fca3 	bl	8000250 <memchr>
 801a90a:	b108      	cbz	r0, 801a910 <_printf_i+0x1bc>
 801a90c:	1b40      	subs	r0, r0, r5
 801a90e:	6060      	str	r0, [r4, #4]
 801a910:	6863      	ldr	r3, [r4, #4]
 801a912:	6123      	str	r3, [r4, #16]
 801a914:	2300      	movs	r3, #0
 801a916:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801a91a:	e7a7      	b.n	801a86c <_printf_i+0x118>
 801a91c:	6923      	ldr	r3, [r4, #16]
 801a91e:	462a      	mov	r2, r5
 801a920:	4639      	mov	r1, r7
 801a922:	4630      	mov	r0, r6
 801a924:	47c0      	blx	r8
 801a926:	3001      	adds	r0, #1
 801a928:	d0aa      	beq.n	801a880 <_printf_i+0x12c>
 801a92a:	6823      	ldr	r3, [r4, #0]
 801a92c:	079b      	lsls	r3, r3, #30
 801a92e:	d413      	bmi.n	801a958 <_printf_i+0x204>
 801a930:	68e0      	ldr	r0, [r4, #12]
 801a932:	9b03      	ldr	r3, [sp, #12]
 801a934:	4298      	cmp	r0, r3
 801a936:	bfb8      	it	lt
 801a938:	4618      	movlt	r0, r3
 801a93a:	e7a3      	b.n	801a884 <_printf_i+0x130>
 801a93c:	2301      	movs	r3, #1
 801a93e:	464a      	mov	r2, r9
 801a940:	4639      	mov	r1, r7
 801a942:	4630      	mov	r0, r6
 801a944:	47c0      	blx	r8
 801a946:	3001      	adds	r0, #1
 801a948:	d09a      	beq.n	801a880 <_printf_i+0x12c>
 801a94a:	3501      	adds	r5, #1
 801a94c:	68e3      	ldr	r3, [r4, #12]
 801a94e:	9a03      	ldr	r2, [sp, #12]
 801a950:	1a9b      	subs	r3, r3, r2
 801a952:	42ab      	cmp	r3, r5
 801a954:	dcf2      	bgt.n	801a93c <_printf_i+0x1e8>
 801a956:	e7eb      	b.n	801a930 <_printf_i+0x1dc>
 801a958:	2500      	movs	r5, #0
 801a95a:	f104 0919 	add.w	r9, r4, #25
 801a95e:	e7f5      	b.n	801a94c <_printf_i+0x1f8>
 801a960:	2b00      	cmp	r3, #0
 801a962:	d1ac      	bne.n	801a8be <_printf_i+0x16a>
 801a964:	7803      	ldrb	r3, [r0, #0]
 801a966:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801a96a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801a96e:	e76c      	b.n	801a84a <_printf_i+0xf6>
 801a970:	08024598 	.word	0x08024598
 801a974:	080245a9 	.word	0x080245a9

0801a978 <_scanf_float>:
 801a978:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a97c:	469a      	mov	sl, r3
 801a97e:	688b      	ldr	r3, [r1, #8]
 801a980:	4616      	mov	r6, r2
 801a982:	1e5a      	subs	r2, r3, #1
 801a984:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 801a988:	b087      	sub	sp, #28
 801a98a:	bf83      	ittte	hi
 801a98c:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 801a990:	189b      	addhi	r3, r3, r2
 801a992:	9301      	strhi	r3, [sp, #4]
 801a994:	2300      	movls	r3, #0
 801a996:	bf86      	itte	hi
 801a998:	f240 135d 	movwhi	r3, #349	; 0x15d
 801a99c:	608b      	strhi	r3, [r1, #8]
 801a99e:	9301      	strls	r3, [sp, #4]
 801a9a0:	680b      	ldr	r3, [r1, #0]
 801a9a2:	4688      	mov	r8, r1
 801a9a4:	f04f 0b00 	mov.w	fp, #0
 801a9a8:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 801a9ac:	f848 3b1c 	str.w	r3, [r8], #28
 801a9b0:	e9cd bb03 	strd	fp, fp, [sp, #12]
 801a9b4:	4607      	mov	r7, r0
 801a9b6:	460c      	mov	r4, r1
 801a9b8:	4645      	mov	r5, r8
 801a9ba:	465a      	mov	r2, fp
 801a9bc:	46d9      	mov	r9, fp
 801a9be:	f8cd b008 	str.w	fp, [sp, #8]
 801a9c2:	68a1      	ldr	r1, [r4, #8]
 801a9c4:	b181      	cbz	r1, 801a9e8 <_scanf_float+0x70>
 801a9c6:	6833      	ldr	r3, [r6, #0]
 801a9c8:	781b      	ldrb	r3, [r3, #0]
 801a9ca:	2b49      	cmp	r3, #73	; 0x49
 801a9cc:	d071      	beq.n	801aab2 <_scanf_float+0x13a>
 801a9ce:	d84d      	bhi.n	801aa6c <_scanf_float+0xf4>
 801a9d0:	2b39      	cmp	r3, #57	; 0x39
 801a9d2:	d840      	bhi.n	801aa56 <_scanf_float+0xde>
 801a9d4:	2b31      	cmp	r3, #49	; 0x31
 801a9d6:	f080 8088 	bcs.w	801aaea <_scanf_float+0x172>
 801a9da:	2b2d      	cmp	r3, #45	; 0x2d
 801a9dc:	f000 8090 	beq.w	801ab00 <_scanf_float+0x188>
 801a9e0:	d815      	bhi.n	801aa0e <_scanf_float+0x96>
 801a9e2:	2b2b      	cmp	r3, #43	; 0x2b
 801a9e4:	f000 808c 	beq.w	801ab00 <_scanf_float+0x188>
 801a9e8:	f1b9 0f00 	cmp.w	r9, #0
 801a9ec:	d003      	beq.n	801a9f6 <_scanf_float+0x7e>
 801a9ee:	6823      	ldr	r3, [r4, #0]
 801a9f0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 801a9f4:	6023      	str	r3, [r4, #0]
 801a9f6:	3a01      	subs	r2, #1
 801a9f8:	2a01      	cmp	r2, #1
 801a9fa:	f200 80ea 	bhi.w	801abd2 <_scanf_float+0x25a>
 801a9fe:	4545      	cmp	r5, r8
 801aa00:	f200 80dc 	bhi.w	801abbc <_scanf_float+0x244>
 801aa04:	2601      	movs	r6, #1
 801aa06:	4630      	mov	r0, r6
 801aa08:	b007      	add	sp, #28
 801aa0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801aa0e:	2b2e      	cmp	r3, #46	; 0x2e
 801aa10:	f000 809f 	beq.w	801ab52 <_scanf_float+0x1da>
 801aa14:	2b30      	cmp	r3, #48	; 0x30
 801aa16:	d1e7      	bne.n	801a9e8 <_scanf_float+0x70>
 801aa18:	6820      	ldr	r0, [r4, #0]
 801aa1a:	f410 7f80 	tst.w	r0, #256	; 0x100
 801aa1e:	d064      	beq.n	801aaea <_scanf_float+0x172>
 801aa20:	9b01      	ldr	r3, [sp, #4]
 801aa22:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 801aa26:	6020      	str	r0, [r4, #0]
 801aa28:	f109 0901 	add.w	r9, r9, #1
 801aa2c:	b11b      	cbz	r3, 801aa36 <_scanf_float+0xbe>
 801aa2e:	3b01      	subs	r3, #1
 801aa30:	3101      	adds	r1, #1
 801aa32:	9301      	str	r3, [sp, #4]
 801aa34:	60a1      	str	r1, [r4, #8]
 801aa36:	68a3      	ldr	r3, [r4, #8]
 801aa38:	3b01      	subs	r3, #1
 801aa3a:	60a3      	str	r3, [r4, #8]
 801aa3c:	6923      	ldr	r3, [r4, #16]
 801aa3e:	3301      	adds	r3, #1
 801aa40:	6123      	str	r3, [r4, #16]
 801aa42:	6873      	ldr	r3, [r6, #4]
 801aa44:	3b01      	subs	r3, #1
 801aa46:	2b00      	cmp	r3, #0
 801aa48:	6073      	str	r3, [r6, #4]
 801aa4a:	f340 80ac 	ble.w	801aba6 <_scanf_float+0x22e>
 801aa4e:	6833      	ldr	r3, [r6, #0]
 801aa50:	3301      	adds	r3, #1
 801aa52:	6033      	str	r3, [r6, #0]
 801aa54:	e7b5      	b.n	801a9c2 <_scanf_float+0x4a>
 801aa56:	2b45      	cmp	r3, #69	; 0x45
 801aa58:	f000 8085 	beq.w	801ab66 <_scanf_float+0x1ee>
 801aa5c:	2b46      	cmp	r3, #70	; 0x46
 801aa5e:	d06a      	beq.n	801ab36 <_scanf_float+0x1be>
 801aa60:	2b41      	cmp	r3, #65	; 0x41
 801aa62:	d1c1      	bne.n	801a9e8 <_scanf_float+0x70>
 801aa64:	2a01      	cmp	r2, #1
 801aa66:	d1bf      	bne.n	801a9e8 <_scanf_float+0x70>
 801aa68:	2202      	movs	r2, #2
 801aa6a:	e046      	b.n	801aafa <_scanf_float+0x182>
 801aa6c:	2b65      	cmp	r3, #101	; 0x65
 801aa6e:	d07a      	beq.n	801ab66 <_scanf_float+0x1ee>
 801aa70:	d818      	bhi.n	801aaa4 <_scanf_float+0x12c>
 801aa72:	2b54      	cmp	r3, #84	; 0x54
 801aa74:	d066      	beq.n	801ab44 <_scanf_float+0x1cc>
 801aa76:	d811      	bhi.n	801aa9c <_scanf_float+0x124>
 801aa78:	2b4e      	cmp	r3, #78	; 0x4e
 801aa7a:	d1b5      	bne.n	801a9e8 <_scanf_float+0x70>
 801aa7c:	2a00      	cmp	r2, #0
 801aa7e:	d146      	bne.n	801ab0e <_scanf_float+0x196>
 801aa80:	f1b9 0f00 	cmp.w	r9, #0
 801aa84:	d145      	bne.n	801ab12 <_scanf_float+0x19a>
 801aa86:	6821      	ldr	r1, [r4, #0]
 801aa88:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 801aa8c:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 801aa90:	d13f      	bne.n	801ab12 <_scanf_float+0x19a>
 801aa92:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 801aa96:	6021      	str	r1, [r4, #0]
 801aa98:	2201      	movs	r2, #1
 801aa9a:	e02e      	b.n	801aafa <_scanf_float+0x182>
 801aa9c:	2b59      	cmp	r3, #89	; 0x59
 801aa9e:	d01e      	beq.n	801aade <_scanf_float+0x166>
 801aaa0:	2b61      	cmp	r3, #97	; 0x61
 801aaa2:	e7de      	b.n	801aa62 <_scanf_float+0xea>
 801aaa4:	2b6e      	cmp	r3, #110	; 0x6e
 801aaa6:	d0e9      	beq.n	801aa7c <_scanf_float+0x104>
 801aaa8:	d815      	bhi.n	801aad6 <_scanf_float+0x15e>
 801aaaa:	2b66      	cmp	r3, #102	; 0x66
 801aaac:	d043      	beq.n	801ab36 <_scanf_float+0x1be>
 801aaae:	2b69      	cmp	r3, #105	; 0x69
 801aab0:	d19a      	bne.n	801a9e8 <_scanf_float+0x70>
 801aab2:	f1bb 0f00 	cmp.w	fp, #0
 801aab6:	d138      	bne.n	801ab2a <_scanf_float+0x1b2>
 801aab8:	f1b9 0f00 	cmp.w	r9, #0
 801aabc:	d197      	bne.n	801a9ee <_scanf_float+0x76>
 801aabe:	6821      	ldr	r1, [r4, #0]
 801aac0:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 801aac4:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 801aac8:	d195      	bne.n	801a9f6 <_scanf_float+0x7e>
 801aaca:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 801aace:	6021      	str	r1, [r4, #0]
 801aad0:	f04f 0b01 	mov.w	fp, #1
 801aad4:	e011      	b.n	801aafa <_scanf_float+0x182>
 801aad6:	2b74      	cmp	r3, #116	; 0x74
 801aad8:	d034      	beq.n	801ab44 <_scanf_float+0x1cc>
 801aada:	2b79      	cmp	r3, #121	; 0x79
 801aadc:	d184      	bne.n	801a9e8 <_scanf_float+0x70>
 801aade:	f1bb 0f07 	cmp.w	fp, #7
 801aae2:	d181      	bne.n	801a9e8 <_scanf_float+0x70>
 801aae4:	f04f 0b08 	mov.w	fp, #8
 801aae8:	e007      	b.n	801aafa <_scanf_float+0x182>
 801aaea:	eb12 0f0b 	cmn.w	r2, fp
 801aaee:	f47f af7b 	bne.w	801a9e8 <_scanf_float+0x70>
 801aaf2:	6821      	ldr	r1, [r4, #0]
 801aaf4:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 801aaf8:	6021      	str	r1, [r4, #0]
 801aafa:	702b      	strb	r3, [r5, #0]
 801aafc:	3501      	adds	r5, #1
 801aafe:	e79a      	b.n	801aa36 <_scanf_float+0xbe>
 801ab00:	6821      	ldr	r1, [r4, #0]
 801ab02:	0608      	lsls	r0, r1, #24
 801ab04:	f57f af70 	bpl.w	801a9e8 <_scanf_float+0x70>
 801ab08:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 801ab0c:	e7f4      	b.n	801aaf8 <_scanf_float+0x180>
 801ab0e:	2a02      	cmp	r2, #2
 801ab10:	d047      	beq.n	801aba2 <_scanf_float+0x22a>
 801ab12:	f1bb 0f01 	cmp.w	fp, #1
 801ab16:	d003      	beq.n	801ab20 <_scanf_float+0x1a8>
 801ab18:	f1bb 0f04 	cmp.w	fp, #4
 801ab1c:	f47f af64 	bne.w	801a9e8 <_scanf_float+0x70>
 801ab20:	f10b 0b01 	add.w	fp, fp, #1
 801ab24:	fa5f fb8b 	uxtb.w	fp, fp
 801ab28:	e7e7      	b.n	801aafa <_scanf_float+0x182>
 801ab2a:	f1bb 0f03 	cmp.w	fp, #3
 801ab2e:	d0f7      	beq.n	801ab20 <_scanf_float+0x1a8>
 801ab30:	f1bb 0f05 	cmp.w	fp, #5
 801ab34:	e7f2      	b.n	801ab1c <_scanf_float+0x1a4>
 801ab36:	f1bb 0f02 	cmp.w	fp, #2
 801ab3a:	f47f af55 	bne.w	801a9e8 <_scanf_float+0x70>
 801ab3e:	f04f 0b03 	mov.w	fp, #3
 801ab42:	e7da      	b.n	801aafa <_scanf_float+0x182>
 801ab44:	f1bb 0f06 	cmp.w	fp, #6
 801ab48:	f47f af4e 	bne.w	801a9e8 <_scanf_float+0x70>
 801ab4c:	f04f 0b07 	mov.w	fp, #7
 801ab50:	e7d3      	b.n	801aafa <_scanf_float+0x182>
 801ab52:	6821      	ldr	r1, [r4, #0]
 801ab54:	0588      	lsls	r0, r1, #22
 801ab56:	f57f af47 	bpl.w	801a9e8 <_scanf_float+0x70>
 801ab5a:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 801ab5e:	6021      	str	r1, [r4, #0]
 801ab60:	f8cd 9008 	str.w	r9, [sp, #8]
 801ab64:	e7c9      	b.n	801aafa <_scanf_float+0x182>
 801ab66:	6821      	ldr	r1, [r4, #0]
 801ab68:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 801ab6c:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 801ab70:	d006      	beq.n	801ab80 <_scanf_float+0x208>
 801ab72:	0548      	lsls	r0, r1, #21
 801ab74:	f57f af38 	bpl.w	801a9e8 <_scanf_float+0x70>
 801ab78:	f1b9 0f00 	cmp.w	r9, #0
 801ab7c:	f43f af3b 	beq.w	801a9f6 <_scanf_float+0x7e>
 801ab80:	0588      	lsls	r0, r1, #22
 801ab82:	bf58      	it	pl
 801ab84:	9802      	ldrpl	r0, [sp, #8]
 801ab86:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 801ab8a:	bf58      	it	pl
 801ab8c:	eba9 0000 	subpl.w	r0, r9, r0
 801ab90:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 801ab94:	bf58      	it	pl
 801ab96:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 801ab9a:	6021      	str	r1, [r4, #0]
 801ab9c:	f04f 0900 	mov.w	r9, #0
 801aba0:	e7ab      	b.n	801aafa <_scanf_float+0x182>
 801aba2:	2203      	movs	r2, #3
 801aba4:	e7a9      	b.n	801aafa <_scanf_float+0x182>
 801aba6:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 801abaa:	9205      	str	r2, [sp, #20]
 801abac:	4631      	mov	r1, r6
 801abae:	4638      	mov	r0, r7
 801abb0:	4798      	blx	r3
 801abb2:	9a05      	ldr	r2, [sp, #20]
 801abb4:	2800      	cmp	r0, #0
 801abb6:	f43f af04 	beq.w	801a9c2 <_scanf_float+0x4a>
 801abba:	e715      	b.n	801a9e8 <_scanf_float+0x70>
 801abbc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801abc0:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 801abc4:	4632      	mov	r2, r6
 801abc6:	4638      	mov	r0, r7
 801abc8:	4798      	blx	r3
 801abca:	6923      	ldr	r3, [r4, #16]
 801abcc:	3b01      	subs	r3, #1
 801abce:	6123      	str	r3, [r4, #16]
 801abd0:	e715      	b.n	801a9fe <_scanf_float+0x86>
 801abd2:	f10b 33ff 	add.w	r3, fp, #4294967295
 801abd6:	2b06      	cmp	r3, #6
 801abd8:	d80a      	bhi.n	801abf0 <_scanf_float+0x278>
 801abda:	f1bb 0f02 	cmp.w	fp, #2
 801abde:	d966      	bls.n	801acae <_scanf_float+0x336>
 801abe0:	f1ab 0b03 	sub.w	fp, fp, #3
 801abe4:	fa5f fb8b 	uxtb.w	fp, fp
 801abe8:	eba5 0b0b 	sub.w	fp, r5, fp
 801abec:	455d      	cmp	r5, fp
 801abee:	d149      	bne.n	801ac84 <_scanf_float+0x30c>
 801abf0:	6823      	ldr	r3, [r4, #0]
 801abf2:	05da      	lsls	r2, r3, #23
 801abf4:	d51f      	bpl.n	801ac36 <_scanf_float+0x2be>
 801abf6:	055b      	lsls	r3, r3, #21
 801abf8:	d466      	bmi.n	801acc8 <_scanf_float+0x350>
 801abfa:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 801abfe:	6923      	ldr	r3, [r4, #16]
 801ac00:	2965      	cmp	r1, #101	; 0x65
 801ac02:	f103 33ff 	add.w	r3, r3, #4294967295
 801ac06:	f105 3bff 	add.w	fp, r5, #4294967295
 801ac0a:	6123      	str	r3, [r4, #16]
 801ac0c:	d00d      	beq.n	801ac2a <_scanf_float+0x2b2>
 801ac0e:	2945      	cmp	r1, #69	; 0x45
 801ac10:	d00b      	beq.n	801ac2a <_scanf_float+0x2b2>
 801ac12:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801ac16:	4632      	mov	r2, r6
 801ac18:	4638      	mov	r0, r7
 801ac1a:	4798      	blx	r3
 801ac1c:	6923      	ldr	r3, [r4, #16]
 801ac1e:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 801ac22:	3b01      	subs	r3, #1
 801ac24:	f1a5 0b02 	sub.w	fp, r5, #2
 801ac28:	6123      	str	r3, [r4, #16]
 801ac2a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801ac2e:	4632      	mov	r2, r6
 801ac30:	4638      	mov	r0, r7
 801ac32:	4798      	blx	r3
 801ac34:	465d      	mov	r5, fp
 801ac36:	6826      	ldr	r6, [r4, #0]
 801ac38:	f016 0610 	ands.w	r6, r6, #16
 801ac3c:	d170      	bne.n	801ad20 <_scanf_float+0x3a8>
 801ac3e:	702e      	strb	r6, [r5, #0]
 801ac40:	6823      	ldr	r3, [r4, #0]
 801ac42:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 801ac46:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 801ac4a:	d140      	bne.n	801acce <_scanf_float+0x356>
 801ac4c:	9b02      	ldr	r3, [sp, #8]
 801ac4e:	eba9 0303 	sub.w	r3, r9, r3
 801ac52:	425a      	negs	r2, r3
 801ac54:	2b00      	cmp	r3, #0
 801ac56:	d147      	bne.n	801ace8 <_scanf_float+0x370>
 801ac58:	2200      	movs	r2, #0
 801ac5a:	4638      	mov	r0, r7
 801ac5c:	4641      	mov	r1, r8
 801ac5e:	f000 fff7 	bl	801bc50 <_strtod_r>
 801ac62:	6820      	ldr	r0, [r4, #0]
 801ac64:	f8da 3000 	ldr.w	r3, [sl]
 801ac68:	f010 0f02 	tst.w	r0, #2
 801ac6c:	f103 0204 	add.w	r2, r3, #4
 801ac70:	f8ca 2000 	str.w	r2, [sl]
 801ac74:	d043      	beq.n	801acfe <_scanf_float+0x386>
 801ac76:	681b      	ldr	r3, [r3, #0]
 801ac78:	ed83 0b00 	vstr	d0, [r3]
 801ac7c:	68e3      	ldr	r3, [r4, #12]
 801ac7e:	3301      	adds	r3, #1
 801ac80:	60e3      	str	r3, [r4, #12]
 801ac82:	e6c0      	b.n	801aa06 <_scanf_float+0x8e>
 801ac84:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801ac88:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 801ac8c:	4632      	mov	r2, r6
 801ac8e:	4638      	mov	r0, r7
 801ac90:	4798      	blx	r3
 801ac92:	6923      	ldr	r3, [r4, #16]
 801ac94:	3b01      	subs	r3, #1
 801ac96:	6123      	str	r3, [r4, #16]
 801ac98:	e7a8      	b.n	801abec <_scanf_float+0x274>
 801ac9a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801ac9e:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 801aca2:	4632      	mov	r2, r6
 801aca4:	4638      	mov	r0, r7
 801aca6:	4798      	blx	r3
 801aca8:	6923      	ldr	r3, [r4, #16]
 801acaa:	3b01      	subs	r3, #1
 801acac:	6123      	str	r3, [r4, #16]
 801acae:	4545      	cmp	r5, r8
 801acb0:	d8f3      	bhi.n	801ac9a <_scanf_float+0x322>
 801acb2:	e6a7      	b.n	801aa04 <_scanf_float+0x8c>
 801acb4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801acb8:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 801acbc:	4632      	mov	r2, r6
 801acbe:	4638      	mov	r0, r7
 801acc0:	4798      	blx	r3
 801acc2:	6923      	ldr	r3, [r4, #16]
 801acc4:	3b01      	subs	r3, #1
 801acc6:	6123      	str	r3, [r4, #16]
 801acc8:	4545      	cmp	r5, r8
 801acca:	d8f3      	bhi.n	801acb4 <_scanf_float+0x33c>
 801accc:	e69a      	b.n	801aa04 <_scanf_float+0x8c>
 801acce:	9b03      	ldr	r3, [sp, #12]
 801acd0:	2b00      	cmp	r3, #0
 801acd2:	d0c1      	beq.n	801ac58 <_scanf_float+0x2e0>
 801acd4:	9904      	ldr	r1, [sp, #16]
 801acd6:	230a      	movs	r3, #10
 801acd8:	4632      	mov	r2, r6
 801acda:	3101      	adds	r1, #1
 801acdc:	4638      	mov	r0, r7
 801acde:	f001 f843 	bl	801bd68 <_strtol_r>
 801ace2:	9b03      	ldr	r3, [sp, #12]
 801ace4:	9d04      	ldr	r5, [sp, #16]
 801ace6:	1ac2      	subs	r2, r0, r3
 801ace8:	f204 136f 	addw	r3, r4, #367	; 0x16f
 801acec:	429d      	cmp	r5, r3
 801acee:	bf28      	it	cs
 801acf0:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 801acf4:	490b      	ldr	r1, [pc, #44]	; (801ad24 <_scanf_float+0x3ac>)
 801acf6:	4628      	mov	r0, r5
 801acf8:	f000 f936 	bl	801af68 <siprintf>
 801acfc:	e7ac      	b.n	801ac58 <_scanf_float+0x2e0>
 801acfe:	f010 0004 	ands.w	r0, r0, #4
 801ad02:	d1b8      	bne.n	801ac76 <_scanf_float+0x2fe>
 801ad04:	eeb4 0b40 	vcmp.f64	d0, d0
 801ad08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801ad0c:	681d      	ldr	r5, [r3, #0]
 801ad0e:	d704      	bvc.n	801ad1a <_scanf_float+0x3a2>
 801ad10:	f000 f924 	bl	801af5c <nanf>
 801ad14:	ed85 0a00 	vstr	s0, [r5]
 801ad18:	e7b0      	b.n	801ac7c <_scanf_float+0x304>
 801ad1a:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 801ad1e:	e7f9      	b.n	801ad14 <_scanf_float+0x39c>
 801ad20:	2600      	movs	r6, #0
 801ad22:	e670      	b.n	801aa06 <_scanf_float+0x8e>
 801ad24:	080245ba 	.word	0x080245ba

0801ad28 <iprintf>:
 801ad28:	b40f      	push	{r0, r1, r2, r3}
 801ad2a:	4b0a      	ldr	r3, [pc, #40]	; (801ad54 <iprintf+0x2c>)
 801ad2c:	b513      	push	{r0, r1, r4, lr}
 801ad2e:	681c      	ldr	r4, [r3, #0]
 801ad30:	b124      	cbz	r4, 801ad3c <iprintf+0x14>
 801ad32:	69a3      	ldr	r3, [r4, #24]
 801ad34:	b913      	cbnz	r3, 801ad3c <iprintf+0x14>
 801ad36:	4620      	mov	r0, r4
 801ad38:	f7ff f82a 	bl	8019d90 <__sinit>
 801ad3c:	ab05      	add	r3, sp, #20
 801ad3e:	9a04      	ldr	r2, [sp, #16]
 801ad40:	68a1      	ldr	r1, [r4, #8]
 801ad42:	9301      	str	r3, [sp, #4]
 801ad44:	4620      	mov	r0, r4
 801ad46:	f003 f8d1 	bl	801deec <_vfiprintf_r>
 801ad4a:	b002      	add	sp, #8
 801ad4c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801ad50:	b004      	add	sp, #16
 801ad52:	4770      	bx	lr
 801ad54:	20000020 	.word	0x20000020

0801ad58 <_puts_r>:
 801ad58:	b570      	push	{r4, r5, r6, lr}
 801ad5a:	460e      	mov	r6, r1
 801ad5c:	4605      	mov	r5, r0
 801ad5e:	b118      	cbz	r0, 801ad68 <_puts_r+0x10>
 801ad60:	6983      	ldr	r3, [r0, #24]
 801ad62:	b90b      	cbnz	r3, 801ad68 <_puts_r+0x10>
 801ad64:	f7ff f814 	bl	8019d90 <__sinit>
 801ad68:	69ab      	ldr	r3, [r5, #24]
 801ad6a:	68ac      	ldr	r4, [r5, #8]
 801ad6c:	b913      	cbnz	r3, 801ad74 <_puts_r+0x1c>
 801ad6e:	4628      	mov	r0, r5
 801ad70:	f7ff f80e 	bl	8019d90 <__sinit>
 801ad74:	4b23      	ldr	r3, [pc, #140]	; (801ae04 <_puts_r+0xac>)
 801ad76:	429c      	cmp	r4, r3
 801ad78:	d117      	bne.n	801adaa <_puts_r+0x52>
 801ad7a:	686c      	ldr	r4, [r5, #4]
 801ad7c:	89a3      	ldrh	r3, [r4, #12]
 801ad7e:	071b      	lsls	r3, r3, #28
 801ad80:	d51d      	bpl.n	801adbe <_puts_r+0x66>
 801ad82:	6923      	ldr	r3, [r4, #16]
 801ad84:	b1db      	cbz	r3, 801adbe <_puts_r+0x66>
 801ad86:	3e01      	subs	r6, #1
 801ad88:	68a3      	ldr	r3, [r4, #8]
 801ad8a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801ad8e:	3b01      	subs	r3, #1
 801ad90:	60a3      	str	r3, [r4, #8]
 801ad92:	b9e9      	cbnz	r1, 801add0 <_puts_r+0x78>
 801ad94:	2b00      	cmp	r3, #0
 801ad96:	da2e      	bge.n	801adf6 <_puts_r+0x9e>
 801ad98:	4622      	mov	r2, r4
 801ad9a:	210a      	movs	r1, #10
 801ad9c:	4628      	mov	r0, r5
 801ad9e:	f000 fff5 	bl	801bd8c <__swbuf_r>
 801ada2:	3001      	adds	r0, #1
 801ada4:	d011      	beq.n	801adca <_puts_r+0x72>
 801ada6:	200a      	movs	r0, #10
 801ada8:	e011      	b.n	801adce <_puts_r+0x76>
 801adaa:	4b17      	ldr	r3, [pc, #92]	; (801ae08 <_puts_r+0xb0>)
 801adac:	429c      	cmp	r4, r3
 801adae:	d101      	bne.n	801adb4 <_puts_r+0x5c>
 801adb0:	68ac      	ldr	r4, [r5, #8]
 801adb2:	e7e3      	b.n	801ad7c <_puts_r+0x24>
 801adb4:	4b15      	ldr	r3, [pc, #84]	; (801ae0c <_puts_r+0xb4>)
 801adb6:	429c      	cmp	r4, r3
 801adb8:	bf08      	it	eq
 801adba:	68ec      	ldreq	r4, [r5, #12]
 801adbc:	e7de      	b.n	801ad7c <_puts_r+0x24>
 801adbe:	4621      	mov	r1, r4
 801adc0:	4628      	mov	r0, r5
 801adc2:	f001 f855 	bl	801be70 <__swsetup_r>
 801adc6:	2800      	cmp	r0, #0
 801adc8:	d0dd      	beq.n	801ad86 <_puts_r+0x2e>
 801adca:	f04f 30ff 	mov.w	r0, #4294967295
 801adce:	bd70      	pop	{r4, r5, r6, pc}
 801add0:	2b00      	cmp	r3, #0
 801add2:	da04      	bge.n	801adde <_puts_r+0x86>
 801add4:	69a2      	ldr	r2, [r4, #24]
 801add6:	429a      	cmp	r2, r3
 801add8:	dc06      	bgt.n	801ade8 <_puts_r+0x90>
 801adda:	290a      	cmp	r1, #10
 801addc:	d004      	beq.n	801ade8 <_puts_r+0x90>
 801adde:	6823      	ldr	r3, [r4, #0]
 801ade0:	1c5a      	adds	r2, r3, #1
 801ade2:	6022      	str	r2, [r4, #0]
 801ade4:	7019      	strb	r1, [r3, #0]
 801ade6:	e7cf      	b.n	801ad88 <_puts_r+0x30>
 801ade8:	4622      	mov	r2, r4
 801adea:	4628      	mov	r0, r5
 801adec:	f000 ffce 	bl	801bd8c <__swbuf_r>
 801adf0:	3001      	adds	r0, #1
 801adf2:	d1c9      	bne.n	801ad88 <_puts_r+0x30>
 801adf4:	e7e9      	b.n	801adca <_puts_r+0x72>
 801adf6:	6823      	ldr	r3, [r4, #0]
 801adf8:	200a      	movs	r0, #10
 801adfa:	1c5a      	adds	r2, r3, #1
 801adfc:	6022      	str	r2, [r4, #0]
 801adfe:	7018      	strb	r0, [r3, #0]
 801ae00:	e7e5      	b.n	801adce <_puts_r+0x76>
 801ae02:	bf00      	nop
 801ae04:	08024538 	.word	0x08024538
 801ae08:	08024558 	.word	0x08024558
 801ae0c:	08024518 	.word	0x08024518

0801ae10 <puts>:
 801ae10:	4b02      	ldr	r3, [pc, #8]	; (801ae1c <puts+0xc>)
 801ae12:	4601      	mov	r1, r0
 801ae14:	6818      	ldr	r0, [r3, #0]
 801ae16:	f7ff bf9f 	b.w	801ad58 <_puts_r>
 801ae1a:	bf00      	nop
 801ae1c:	20000020 	.word	0x20000020

0801ae20 <rand>:
 801ae20:	b538      	push	{r3, r4, r5, lr}
 801ae22:	4b13      	ldr	r3, [pc, #76]	; (801ae70 <rand+0x50>)
 801ae24:	681c      	ldr	r4, [r3, #0]
 801ae26:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 801ae28:	b97b      	cbnz	r3, 801ae4a <rand+0x2a>
 801ae2a:	2018      	movs	r0, #24
 801ae2c:	f7ff f862 	bl	8019ef4 <malloc>
 801ae30:	4a10      	ldr	r2, [pc, #64]	; (801ae74 <rand+0x54>)
 801ae32:	4b11      	ldr	r3, [pc, #68]	; (801ae78 <rand+0x58>)
 801ae34:	63a0      	str	r0, [r4, #56]	; 0x38
 801ae36:	e9c0 2300 	strd	r2, r3, [r0]
 801ae3a:	4b10      	ldr	r3, [pc, #64]	; (801ae7c <rand+0x5c>)
 801ae3c:	6083      	str	r3, [r0, #8]
 801ae3e:	230b      	movs	r3, #11
 801ae40:	8183      	strh	r3, [r0, #12]
 801ae42:	2201      	movs	r2, #1
 801ae44:	2300      	movs	r3, #0
 801ae46:	e9c0 2304 	strd	r2, r3, [r0, #16]
 801ae4a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 801ae4c:	480c      	ldr	r0, [pc, #48]	; (801ae80 <rand+0x60>)
 801ae4e:	690a      	ldr	r2, [r1, #16]
 801ae50:	694b      	ldr	r3, [r1, #20]
 801ae52:	4c0c      	ldr	r4, [pc, #48]	; (801ae84 <rand+0x64>)
 801ae54:	4350      	muls	r0, r2
 801ae56:	fb04 0003 	mla	r0, r4, r3, r0
 801ae5a:	fba2 2304 	umull	r2, r3, r2, r4
 801ae5e:	4403      	add	r3, r0
 801ae60:	1c54      	adds	r4, r2, #1
 801ae62:	f143 0500 	adc.w	r5, r3, #0
 801ae66:	e9c1 4504 	strd	r4, r5, [r1, #16]
 801ae6a:	f025 4000 	bic.w	r0, r5, #2147483648	; 0x80000000
 801ae6e:	bd38      	pop	{r3, r4, r5, pc}
 801ae70:	20000020 	.word	0x20000020
 801ae74:	abcd330e 	.word	0xabcd330e
 801ae78:	e66d1234 	.word	0xe66d1234
 801ae7c:	0005deec 	.word	0x0005deec
 801ae80:	5851f42d 	.word	0x5851f42d
 801ae84:	4c957f2d 	.word	0x4c957f2d

0801ae88 <cleanup_glue>:
 801ae88:	b538      	push	{r3, r4, r5, lr}
 801ae8a:	460c      	mov	r4, r1
 801ae8c:	6809      	ldr	r1, [r1, #0]
 801ae8e:	4605      	mov	r5, r0
 801ae90:	b109      	cbz	r1, 801ae96 <cleanup_glue+0xe>
 801ae92:	f7ff fff9 	bl	801ae88 <cleanup_glue>
 801ae96:	4621      	mov	r1, r4
 801ae98:	4628      	mov	r0, r5
 801ae9a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801ae9e:	f7ff b887 	b.w	8019fb0 <_free_r>
	...

0801aea4 <_reclaim_reent>:
 801aea4:	4b2c      	ldr	r3, [pc, #176]	; (801af58 <_reclaim_reent+0xb4>)
 801aea6:	681b      	ldr	r3, [r3, #0]
 801aea8:	4283      	cmp	r3, r0
 801aeaa:	b570      	push	{r4, r5, r6, lr}
 801aeac:	4604      	mov	r4, r0
 801aeae:	d051      	beq.n	801af54 <_reclaim_reent+0xb0>
 801aeb0:	6a43      	ldr	r3, [r0, #36]	; 0x24
 801aeb2:	b143      	cbz	r3, 801aec6 <_reclaim_reent+0x22>
 801aeb4:	68db      	ldr	r3, [r3, #12]
 801aeb6:	2b00      	cmp	r3, #0
 801aeb8:	d14a      	bne.n	801af50 <_reclaim_reent+0xac>
 801aeba:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801aebc:	6819      	ldr	r1, [r3, #0]
 801aebe:	b111      	cbz	r1, 801aec6 <_reclaim_reent+0x22>
 801aec0:	4620      	mov	r0, r4
 801aec2:	f7ff f875 	bl	8019fb0 <_free_r>
 801aec6:	6961      	ldr	r1, [r4, #20]
 801aec8:	b111      	cbz	r1, 801aed0 <_reclaim_reent+0x2c>
 801aeca:	4620      	mov	r0, r4
 801aecc:	f7ff f870 	bl	8019fb0 <_free_r>
 801aed0:	6a61      	ldr	r1, [r4, #36]	; 0x24
 801aed2:	b111      	cbz	r1, 801aeda <_reclaim_reent+0x36>
 801aed4:	4620      	mov	r0, r4
 801aed6:	f7ff f86b 	bl	8019fb0 <_free_r>
 801aeda:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 801aedc:	b111      	cbz	r1, 801aee4 <_reclaim_reent+0x40>
 801aede:	4620      	mov	r0, r4
 801aee0:	f7ff f866 	bl	8019fb0 <_free_r>
 801aee4:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 801aee6:	b111      	cbz	r1, 801aeee <_reclaim_reent+0x4a>
 801aee8:	4620      	mov	r0, r4
 801aeea:	f7ff f861 	bl	8019fb0 <_free_r>
 801aeee:	6c21      	ldr	r1, [r4, #64]	; 0x40
 801aef0:	b111      	cbz	r1, 801aef8 <_reclaim_reent+0x54>
 801aef2:	4620      	mov	r0, r4
 801aef4:	f7ff f85c 	bl	8019fb0 <_free_r>
 801aef8:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 801aefa:	b111      	cbz	r1, 801af02 <_reclaim_reent+0x5e>
 801aefc:	4620      	mov	r0, r4
 801aefe:	f7ff f857 	bl	8019fb0 <_free_r>
 801af02:	6da1      	ldr	r1, [r4, #88]	; 0x58
 801af04:	b111      	cbz	r1, 801af0c <_reclaim_reent+0x68>
 801af06:	4620      	mov	r0, r4
 801af08:	f7ff f852 	bl	8019fb0 <_free_r>
 801af0c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801af0e:	b111      	cbz	r1, 801af16 <_reclaim_reent+0x72>
 801af10:	4620      	mov	r0, r4
 801af12:	f7ff f84d 	bl	8019fb0 <_free_r>
 801af16:	69a3      	ldr	r3, [r4, #24]
 801af18:	b1e3      	cbz	r3, 801af54 <_reclaim_reent+0xb0>
 801af1a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 801af1c:	4620      	mov	r0, r4
 801af1e:	4798      	blx	r3
 801af20:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 801af22:	b1b9      	cbz	r1, 801af54 <_reclaim_reent+0xb0>
 801af24:	4620      	mov	r0, r4
 801af26:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801af2a:	f7ff bfad 	b.w	801ae88 <cleanup_glue>
 801af2e:	5949      	ldr	r1, [r1, r5]
 801af30:	b941      	cbnz	r1, 801af44 <_reclaim_reent+0xa0>
 801af32:	3504      	adds	r5, #4
 801af34:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801af36:	2d80      	cmp	r5, #128	; 0x80
 801af38:	68d9      	ldr	r1, [r3, #12]
 801af3a:	d1f8      	bne.n	801af2e <_reclaim_reent+0x8a>
 801af3c:	4620      	mov	r0, r4
 801af3e:	f7ff f837 	bl	8019fb0 <_free_r>
 801af42:	e7ba      	b.n	801aeba <_reclaim_reent+0x16>
 801af44:	680e      	ldr	r6, [r1, #0]
 801af46:	4620      	mov	r0, r4
 801af48:	f7ff f832 	bl	8019fb0 <_free_r>
 801af4c:	4631      	mov	r1, r6
 801af4e:	e7ef      	b.n	801af30 <_reclaim_reent+0x8c>
 801af50:	2500      	movs	r5, #0
 801af52:	e7ef      	b.n	801af34 <_reclaim_reent+0x90>
 801af54:	bd70      	pop	{r4, r5, r6, pc}
 801af56:	bf00      	nop
 801af58:	20000020 	.word	0x20000020

0801af5c <nanf>:
 801af5c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 801af64 <nanf+0x8>
 801af60:	4770      	bx	lr
 801af62:	bf00      	nop
 801af64:	7fc00000 	.word	0x7fc00000

0801af68 <siprintf>:
 801af68:	b40e      	push	{r1, r2, r3}
 801af6a:	b500      	push	{lr}
 801af6c:	b09c      	sub	sp, #112	; 0x70
 801af6e:	ab1d      	add	r3, sp, #116	; 0x74
 801af70:	9002      	str	r0, [sp, #8]
 801af72:	9006      	str	r0, [sp, #24]
 801af74:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 801af78:	4809      	ldr	r0, [pc, #36]	; (801afa0 <siprintf+0x38>)
 801af7a:	9107      	str	r1, [sp, #28]
 801af7c:	9104      	str	r1, [sp, #16]
 801af7e:	4909      	ldr	r1, [pc, #36]	; (801afa4 <siprintf+0x3c>)
 801af80:	f853 2b04 	ldr.w	r2, [r3], #4
 801af84:	9105      	str	r1, [sp, #20]
 801af86:	6800      	ldr	r0, [r0, #0]
 801af88:	9301      	str	r3, [sp, #4]
 801af8a:	a902      	add	r1, sp, #8
 801af8c:	f002 fe8c 	bl	801dca8 <_svfiprintf_r>
 801af90:	9b02      	ldr	r3, [sp, #8]
 801af92:	2200      	movs	r2, #0
 801af94:	701a      	strb	r2, [r3, #0]
 801af96:	b01c      	add	sp, #112	; 0x70
 801af98:	f85d eb04 	ldr.w	lr, [sp], #4
 801af9c:	b003      	add	sp, #12
 801af9e:	4770      	bx	lr
 801afa0:	20000020 	.word	0x20000020
 801afa4:	ffff0208 	.word	0xffff0208

0801afa8 <__sread>:
 801afa8:	b510      	push	{r4, lr}
 801afaa:	460c      	mov	r4, r1
 801afac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801afb0:	f003 f8b2 	bl	801e118 <_read_r>
 801afb4:	2800      	cmp	r0, #0
 801afb6:	bfab      	itete	ge
 801afb8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801afba:	89a3      	ldrhlt	r3, [r4, #12]
 801afbc:	181b      	addge	r3, r3, r0
 801afbe:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801afc2:	bfac      	ite	ge
 801afc4:	6563      	strge	r3, [r4, #84]	; 0x54
 801afc6:	81a3      	strhlt	r3, [r4, #12]
 801afc8:	bd10      	pop	{r4, pc}

0801afca <__swrite>:
 801afca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801afce:	461f      	mov	r7, r3
 801afd0:	898b      	ldrh	r3, [r1, #12]
 801afd2:	05db      	lsls	r3, r3, #23
 801afd4:	4605      	mov	r5, r0
 801afd6:	460c      	mov	r4, r1
 801afd8:	4616      	mov	r6, r2
 801afda:	d505      	bpl.n	801afe8 <__swrite+0x1e>
 801afdc:	2302      	movs	r3, #2
 801afde:	2200      	movs	r2, #0
 801afe0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801afe4:	f002 f982 	bl	801d2ec <_lseek_r>
 801afe8:	89a3      	ldrh	r3, [r4, #12]
 801afea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801afee:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801aff2:	81a3      	strh	r3, [r4, #12]
 801aff4:	4632      	mov	r2, r6
 801aff6:	463b      	mov	r3, r7
 801aff8:	4628      	mov	r0, r5
 801affa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801affe:	f000 bf25 	b.w	801be4c <_write_r>

0801b002 <__sseek>:
 801b002:	b510      	push	{r4, lr}
 801b004:	460c      	mov	r4, r1
 801b006:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801b00a:	f002 f96f 	bl	801d2ec <_lseek_r>
 801b00e:	1c43      	adds	r3, r0, #1
 801b010:	89a3      	ldrh	r3, [r4, #12]
 801b012:	bf15      	itete	ne
 801b014:	6560      	strne	r0, [r4, #84]	; 0x54
 801b016:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801b01a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801b01e:	81a3      	strheq	r3, [r4, #12]
 801b020:	bf18      	it	ne
 801b022:	81a3      	strhne	r3, [r4, #12]
 801b024:	bd10      	pop	{r4, pc}

0801b026 <__sclose>:
 801b026:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801b02a:	f000 bf8f 	b.w	801bf4c <_close_r>

0801b02e <strncmp>:
 801b02e:	b510      	push	{r4, lr}
 801b030:	b16a      	cbz	r2, 801b04e <strncmp+0x20>
 801b032:	3901      	subs	r1, #1
 801b034:	1884      	adds	r4, r0, r2
 801b036:	f810 3b01 	ldrb.w	r3, [r0], #1
 801b03a:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 801b03e:	4293      	cmp	r3, r2
 801b040:	d103      	bne.n	801b04a <strncmp+0x1c>
 801b042:	42a0      	cmp	r0, r4
 801b044:	d001      	beq.n	801b04a <strncmp+0x1c>
 801b046:	2b00      	cmp	r3, #0
 801b048:	d1f5      	bne.n	801b036 <strncmp+0x8>
 801b04a:	1a98      	subs	r0, r3, r2
 801b04c:	bd10      	pop	{r4, pc}
 801b04e:	4610      	mov	r0, r2
 801b050:	e7fc      	b.n	801b04c <strncmp+0x1e>

0801b052 <strstr>:
 801b052:	b5f0      	push	{r4, r5, r6, r7, lr}
 801b054:	7803      	ldrb	r3, [r0, #0]
 801b056:	b17b      	cbz	r3, 801b078 <strstr+0x26>
 801b058:	4604      	mov	r4, r0
 801b05a:	7823      	ldrb	r3, [r4, #0]
 801b05c:	4620      	mov	r0, r4
 801b05e:	1c66      	adds	r6, r4, #1
 801b060:	b17b      	cbz	r3, 801b082 <strstr+0x30>
 801b062:	1e4a      	subs	r2, r1, #1
 801b064:	1e63      	subs	r3, r4, #1
 801b066:	f812 5f01 	ldrb.w	r5, [r2, #1]!
 801b06a:	b14d      	cbz	r5, 801b080 <strstr+0x2e>
 801b06c:	f813 7f01 	ldrb.w	r7, [r3, #1]!
 801b070:	42af      	cmp	r7, r5
 801b072:	4634      	mov	r4, r6
 801b074:	d0f7      	beq.n	801b066 <strstr+0x14>
 801b076:	e7f0      	b.n	801b05a <strstr+0x8>
 801b078:	780b      	ldrb	r3, [r1, #0]
 801b07a:	2b00      	cmp	r3, #0
 801b07c:	bf18      	it	ne
 801b07e:	2000      	movne	r0, #0
 801b080:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801b082:	4618      	mov	r0, r3
 801b084:	e7fc      	b.n	801b080 <strstr+0x2e>

0801b086 <sulp>:
 801b086:	b570      	push	{r4, r5, r6, lr}
 801b088:	4604      	mov	r4, r0
 801b08a:	460d      	mov	r5, r1
 801b08c:	4616      	mov	r6, r2
 801b08e:	ec45 4b10 	vmov	d0, r4, r5
 801b092:	f002 fc6d 	bl	801d970 <__ulp>
 801b096:	b17e      	cbz	r6, 801b0b8 <sulp+0x32>
 801b098:	f3c5 530a 	ubfx	r3, r5, #20, #11
 801b09c:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 801b0a0:	2b00      	cmp	r3, #0
 801b0a2:	dd09      	ble.n	801b0b8 <sulp+0x32>
 801b0a4:	051b      	lsls	r3, r3, #20
 801b0a6:	f103 517f 	add.w	r1, r3, #1069547520	; 0x3fc00000
 801b0aa:	2000      	movs	r0, #0
 801b0ac:	f501 1140 	add.w	r1, r1, #3145728	; 0x300000
 801b0b0:	ec41 0b17 	vmov	d7, r0, r1
 801b0b4:	ee20 0b07 	vmul.f64	d0, d0, d7
 801b0b8:	bd70      	pop	{r4, r5, r6, pc}
 801b0ba:	0000      	movs	r0, r0
 801b0bc:	0000      	movs	r0, r0
	...

0801b0c0 <_strtod_l>:
 801b0c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b0c4:	ed2d 8b0c 	vpush	{d8-d13}
 801b0c8:	4698      	mov	r8, r3
 801b0ca:	b09d      	sub	sp, #116	; 0x74
 801b0cc:	2300      	movs	r3, #0
 801b0ce:	4604      	mov	r4, r0
 801b0d0:	4640      	mov	r0, r8
 801b0d2:	460e      	mov	r6, r1
 801b0d4:	9214      	str	r2, [sp, #80]	; 0x50
 801b0d6:	9318      	str	r3, [sp, #96]	; 0x60
 801b0d8:	f002 f8f8 	bl	801d2cc <__localeconv_l>
 801b0dc:	4681      	mov	r9, r0
 801b0de:	6800      	ldr	r0, [r0, #0]
 801b0e0:	f7e5 f8ae 	bl	8000240 <strlen>
 801b0e4:	f04f 0a00 	mov.w	sl, #0
 801b0e8:	4607      	mov	r7, r0
 801b0ea:	f04f 0b00 	mov.w	fp, #0
 801b0ee:	9617      	str	r6, [sp, #92]	; 0x5c
 801b0f0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801b0f2:	781a      	ldrb	r2, [r3, #0]
 801b0f4:	2a0d      	cmp	r2, #13
 801b0f6:	d834      	bhi.n	801b162 <_strtod_l+0xa2>
 801b0f8:	2a09      	cmp	r2, #9
 801b0fa:	d238      	bcs.n	801b16e <_strtod_l+0xae>
 801b0fc:	2a00      	cmp	r2, #0
 801b0fe:	d040      	beq.n	801b182 <_strtod_l+0xc2>
 801b100:	2300      	movs	r3, #0
 801b102:	930d      	str	r3, [sp, #52]	; 0x34
 801b104:	9d17      	ldr	r5, [sp, #92]	; 0x5c
 801b106:	782b      	ldrb	r3, [r5, #0]
 801b108:	2b30      	cmp	r3, #48	; 0x30
 801b10a:	f040 80b3 	bne.w	801b274 <_strtod_l+0x1b4>
 801b10e:	786b      	ldrb	r3, [r5, #1]
 801b110:	2b58      	cmp	r3, #88	; 0x58
 801b112:	d001      	beq.n	801b118 <_strtod_l+0x58>
 801b114:	2b78      	cmp	r3, #120	; 0x78
 801b116:	d169      	bne.n	801b1ec <_strtod_l+0x12c>
 801b118:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801b11a:	9301      	str	r3, [sp, #4]
 801b11c:	ab18      	add	r3, sp, #96	; 0x60
 801b11e:	9300      	str	r3, [sp, #0]
 801b120:	f8cd 8008 	str.w	r8, [sp, #8]
 801b124:	ab19      	add	r3, sp, #100	; 0x64
 801b126:	4a8f      	ldr	r2, [pc, #572]	; (801b364 <_strtod_l+0x2a4>)
 801b128:	a917      	add	r1, sp, #92	; 0x5c
 801b12a:	4620      	mov	r0, r4
 801b12c:	f001 fdf7 	bl	801cd1e <__gethex>
 801b130:	f010 0607 	ands.w	r6, r0, #7
 801b134:	4607      	mov	r7, r0
 801b136:	d005      	beq.n	801b144 <_strtod_l+0x84>
 801b138:	2e06      	cmp	r6, #6
 801b13a:	d12c      	bne.n	801b196 <_strtod_l+0xd6>
 801b13c:	3501      	adds	r5, #1
 801b13e:	2300      	movs	r3, #0
 801b140:	9517      	str	r5, [sp, #92]	; 0x5c
 801b142:	930d      	str	r3, [sp, #52]	; 0x34
 801b144:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801b146:	2b00      	cmp	r3, #0
 801b148:	f040 855e 	bne.w	801bc08 <_strtod_l+0xb48>
 801b14c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801b14e:	b1eb      	cbz	r3, 801b18c <_strtod_l+0xcc>
 801b150:	ec4b ab17 	vmov	d7, sl, fp
 801b154:	eeb1 0b47 	vneg.f64	d0, d7
 801b158:	b01d      	add	sp, #116	; 0x74
 801b15a:	ecbd 8b0c 	vpop	{d8-d13}
 801b15e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b162:	2a2b      	cmp	r2, #43	; 0x2b
 801b164:	d015      	beq.n	801b192 <_strtod_l+0xd2>
 801b166:	2a2d      	cmp	r2, #45	; 0x2d
 801b168:	d004      	beq.n	801b174 <_strtod_l+0xb4>
 801b16a:	2a20      	cmp	r2, #32
 801b16c:	d1c8      	bne.n	801b100 <_strtod_l+0x40>
 801b16e:	3301      	adds	r3, #1
 801b170:	9317      	str	r3, [sp, #92]	; 0x5c
 801b172:	e7bd      	b.n	801b0f0 <_strtod_l+0x30>
 801b174:	2201      	movs	r2, #1
 801b176:	920d      	str	r2, [sp, #52]	; 0x34
 801b178:	1c5a      	adds	r2, r3, #1
 801b17a:	9217      	str	r2, [sp, #92]	; 0x5c
 801b17c:	785b      	ldrb	r3, [r3, #1]
 801b17e:	2b00      	cmp	r3, #0
 801b180:	d1c0      	bne.n	801b104 <_strtod_l+0x44>
 801b182:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801b184:	9617      	str	r6, [sp, #92]	; 0x5c
 801b186:	2b00      	cmp	r3, #0
 801b188:	f040 853c 	bne.w	801bc04 <_strtod_l+0xb44>
 801b18c:	ec4b ab10 	vmov	d0, sl, fp
 801b190:	e7e2      	b.n	801b158 <_strtod_l+0x98>
 801b192:	2200      	movs	r2, #0
 801b194:	e7ef      	b.n	801b176 <_strtod_l+0xb6>
 801b196:	9a18      	ldr	r2, [sp, #96]	; 0x60
 801b198:	b13a      	cbz	r2, 801b1aa <_strtod_l+0xea>
 801b19a:	2135      	movs	r1, #53	; 0x35
 801b19c:	a81a      	add	r0, sp, #104	; 0x68
 801b19e:	f002 fce0 	bl	801db62 <__copybits>
 801b1a2:	9918      	ldr	r1, [sp, #96]	; 0x60
 801b1a4:	4620      	mov	r0, r4
 801b1a6:	f002 f94b 	bl	801d440 <_Bfree>
 801b1aa:	3e01      	subs	r6, #1
 801b1ac:	2e04      	cmp	r6, #4
 801b1ae:	d806      	bhi.n	801b1be <_strtod_l+0xfe>
 801b1b0:	e8df f006 	tbb	[pc, r6]
 801b1b4:	1714030a 	.word	0x1714030a
 801b1b8:	0a          	.byte	0x0a
 801b1b9:	00          	.byte	0x00
 801b1ba:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 801b1be:	073b      	lsls	r3, r7, #28
 801b1c0:	d5c0      	bpl.n	801b144 <_strtod_l+0x84>
 801b1c2:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 801b1c6:	e7bd      	b.n	801b144 <_strtod_l+0x84>
 801b1c8:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 801b1cc:	9a19      	ldr	r2, [sp, #100]	; 0x64
 801b1ce:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 801b1d2:	f202 4233 	addw	r2, r2, #1075	; 0x433
 801b1d6:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 801b1da:	e7f0      	b.n	801b1be <_strtod_l+0xfe>
 801b1dc:	f8df b188 	ldr.w	fp, [pc, #392]	; 801b368 <_strtod_l+0x2a8>
 801b1e0:	e7ed      	b.n	801b1be <_strtod_l+0xfe>
 801b1e2:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 801b1e6:	f04f 3aff 	mov.w	sl, #4294967295
 801b1ea:	e7e8      	b.n	801b1be <_strtod_l+0xfe>
 801b1ec:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801b1ee:	1c5a      	adds	r2, r3, #1
 801b1f0:	9217      	str	r2, [sp, #92]	; 0x5c
 801b1f2:	785b      	ldrb	r3, [r3, #1]
 801b1f4:	2b30      	cmp	r3, #48	; 0x30
 801b1f6:	d0f9      	beq.n	801b1ec <_strtod_l+0x12c>
 801b1f8:	2b00      	cmp	r3, #0
 801b1fa:	d0a3      	beq.n	801b144 <_strtod_l+0x84>
 801b1fc:	2301      	movs	r3, #1
 801b1fe:	930a      	str	r3, [sp, #40]	; 0x28
 801b200:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801b202:	930c      	str	r3, [sp, #48]	; 0x30
 801b204:	2300      	movs	r3, #0
 801b206:	9306      	str	r3, [sp, #24]
 801b208:	9308      	str	r3, [sp, #32]
 801b20a:	461d      	mov	r5, r3
 801b20c:	220a      	movs	r2, #10
 801b20e:	9817      	ldr	r0, [sp, #92]	; 0x5c
 801b210:	f890 8000 	ldrb.w	r8, [r0]
 801b214:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
 801b218:	b2d9      	uxtb	r1, r3
 801b21a:	2909      	cmp	r1, #9
 801b21c:	d92c      	bls.n	801b278 <_strtod_l+0x1b8>
 801b21e:	463a      	mov	r2, r7
 801b220:	f8d9 1000 	ldr.w	r1, [r9]
 801b224:	f7ff ff03 	bl	801b02e <strncmp>
 801b228:	2800      	cmp	r0, #0
 801b22a:	d035      	beq.n	801b298 <_strtod_l+0x1d8>
 801b22c:	2000      	movs	r0, #0
 801b22e:	4642      	mov	r2, r8
 801b230:	462b      	mov	r3, r5
 801b232:	4601      	mov	r1, r0
 801b234:	9004      	str	r0, [sp, #16]
 801b236:	2a65      	cmp	r2, #101	; 0x65
 801b238:	d001      	beq.n	801b23e <_strtod_l+0x17e>
 801b23a:	2a45      	cmp	r2, #69	; 0x45
 801b23c:	d117      	bne.n	801b26e <_strtod_l+0x1ae>
 801b23e:	b923      	cbnz	r3, 801b24a <_strtod_l+0x18a>
 801b240:	b910      	cbnz	r0, 801b248 <_strtod_l+0x188>
 801b242:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801b244:	2b00      	cmp	r3, #0
 801b246:	d09c      	beq.n	801b182 <_strtod_l+0xc2>
 801b248:	2300      	movs	r3, #0
 801b24a:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 801b24c:	1c72      	adds	r2, r6, #1
 801b24e:	9217      	str	r2, [sp, #92]	; 0x5c
 801b250:	7872      	ldrb	r2, [r6, #1]
 801b252:	2a2b      	cmp	r2, #43	; 0x2b
 801b254:	f000 8082 	beq.w	801b35c <_strtod_l+0x29c>
 801b258:	2a2d      	cmp	r2, #45	; 0x2d
 801b25a:	d079      	beq.n	801b350 <_strtod_l+0x290>
 801b25c:	f04f 0e00 	mov.w	lr, #0
 801b260:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 801b264:	f1bc 0f09 	cmp.w	ip, #9
 801b268:	f240 8086 	bls.w	801b378 <_strtod_l+0x2b8>
 801b26c:	9617      	str	r6, [sp, #92]	; 0x5c
 801b26e:	f04f 0800 	mov.w	r8, #0
 801b272:	e0a8      	b.n	801b3c6 <_strtod_l+0x306>
 801b274:	2300      	movs	r3, #0
 801b276:	e7c2      	b.n	801b1fe <_strtod_l+0x13e>
 801b278:	2d08      	cmp	r5, #8
 801b27a:	bfd5      	itete	le
 801b27c:	9908      	ldrle	r1, [sp, #32]
 801b27e:	9906      	ldrgt	r1, [sp, #24]
 801b280:	fb02 3301 	mlale	r3, r2, r1, r3
 801b284:	fb02 3301 	mlagt	r3, r2, r1, r3
 801b288:	f100 0001 	add.w	r0, r0, #1
 801b28c:	bfd4      	ite	le
 801b28e:	9308      	strle	r3, [sp, #32]
 801b290:	9306      	strgt	r3, [sp, #24]
 801b292:	3501      	adds	r5, #1
 801b294:	9017      	str	r0, [sp, #92]	; 0x5c
 801b296:	e7ba      	b.n	801b20e <_strtod_l+0x14e>
 801b298:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801b29a:	19da      	adds	r2, r3, r7
 801b29c:	9217      	str	r2, [sp, #92]	; 0x5c
 801b29e:	5dda      	ldrb	r2, [r3, r7]
 801b2a0:	2d00      	cmp	r5, #0
 801b2a2:	d038      	beq.n	801b316 <_strtod_l+0x256>
 801b2a4:	4601      	mov	r1, r0
 801b2a6:	462b      	mov	r3, r5
 801b2a8:	f1a2 0730 	sub.w	r7, r2, #48	; 0x30
 801b2ac:	2f09      	cmp	r7, #9
 801b2ae:	d913      	bls.n	801b2d8 <_strtod_l+0x218>
 801b2b0:	2701      	movs	r7, #1
 801b2b2:	9704      	str	r7, [sp, #16]
 801b2b4:	e7bf      	b.n	801b236 <_strtod_l+0x176>
 801b2b6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801b2b8:	1c5a      	adds	r2, r3, #1
 801b2ba:	9217      	str	r2, [sp, #92]	; 0x5c
 801b2bc:	785a      	ldrb	r2, [r3, #1]
 801b2be:	3001      	adds	r0, #1
 801b2c0:	2a30      	cmp	r2, #48	; 0x30
 801b2c2:	d0f8      	beq.n	801b2b6 <_strtod_l+0x1f6>
 801b2c4:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 801b2c8:	2b08      	cmp	r3, #8
 801b2ca:	f200 84a2 	bhi.w	801bc12 <_strtod_l+0xb52>
 801b2ce:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801b2d0:	930c      	str	r3, [sp, #48]	; 0x30
 801b2d2:	4601      	mov	r1, r0
 801b2d4:	2000      	movs	r0, #0
 801b2d6:	4603      	mov	r3, r0
 801b2d8:	f1b2 0830 	subs.w	r8, r2, #48	; 0x30
 801b2dc:	f100 0701 	add.w	r7, r0, #1
 801b2e0:	d013      	beq.n	801b30a <_strtod_l+0x24a>
 801b2e2:	4439      	add	r1, r7
 801b2e4:	eb00 0e03 	add.w	lr, r0, r3
 801b2e8:	461f      	mov	r7, r3
 801b2ea:	f04f 0c0a 	mov.w	ip, #10
 801b2ee:	45be      	cmp	lr, r7
 801b2f0:	d113      	bne.n	801b31a <_strtod_l+0x25a>
 801b2f2:	181f      	adds	r7, r3, r0
 801b2f4:	2f08      	cmp	r7, #8
 801b2f6:	f103 0301 	add.w	r3, r3, #1
 801b2fa:	4403      	add	r3, r0
 801b2fc:	dc1d      	bgt.n	801b33a <_strtod_l+0x27a>
 801b2fe:	9a08      	ldr	r2, [sp, #32]
 801b300:	200a      	movs	r0, #10
 801b302:	fb00 8202 	mla	r2, r0, r2, r8
 801b306:	9208      	str	r2, [sp, #32]
 801b308:	2700      	movs	r7, #0
 801b30a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 801b30c:	1c50      	adds	r0, r2, #1
 801b30e:	9017      	str	r0, [sp, #92]	; 0x5c
 801b310:	7852      	ldrb	r2, [r2, #1]
 801b312:	4638      	mov	r0, r7
 801b314:	e7c8      	b.n	801b2a8 <_strtod_l+0x1e8>
 801b316:	4628      	mov	r0, r5
 801b318:	e7d2      	b.n	801b2c0 <_strtod_l+0x200>
 801b31a:	2f08      	cmp	r7, #8
 801b31c:	f107 0701 	add.w	r7, r7, #1
 801b320:	dc04      	bgt.n	801b32c <_strtod_l+0x26c>
 801b322:	9a08      	ldr	r2, [sp, #32]
 801b324:	fb0c f202 	mul.w	r2, ip, r2
 801b328:	9208      	str	r2, [sp, #32]
 801b32a:	e7e0      	b.n	801b2ee <_strtod_l+0x22e>
 801b32c:	2f10      	cmp	r7, #16
 801b32e:	bfde      	ittt	le
 801b330:	9a06      	ldrle	r2, [sp, #24]
 801b332:	fb0c f202 	mulle.w	r2, ip, r2
 801b336:	9206      	strle	r2, [sp, #24]
 801b338:	e7d9      	b.n	801b2ee <_strtod_l+0x22e>
 801b33a:	2b10      	cmp	r3, #16
 801b33c:	bfdf      	itttt	le
 801b33e:	9a06      	ldrle	r2, [sp, #24]
 801b340:	200a      	movle	r0, #10
 801b342:	fb00 8202 	mlale	r2, r0, r2, r8
 801b346:	9206      	strle	r2, [sp, #24]
 801b348:	e7de      	b.n	801b308 <_strtod_l+0x248>
 801b34a:	2301      	movs	r3, #1
 801b34c:	9304      	str	r3, [sp, #16]
 801b34e:	e777      	b.n	801b240 <_strtod_l+0x180>
 801b350:	f04f 0e01 	mov.w	lr, #1
 801b354:	1cb2      	adds	r2, r6, #2
 801b356:	9217      	str	r2, [sp, #92]	; 0x5c
 801b358:	78b2      	ldrb	r2, [r6, #2]
 801b35a:	e781      	b.n	801b260 <_strtod_l+0x1a0>
 801b35c:	f04f 0e00 	mov.w	lr, #0
 801b360:	e7f8      	b.n	801b354 <_strtod_l+0x294>
 801b362:	bf00      	nop
 801b364:	080245c0 	.word	0x080245c0
 801b368:	7ff00000 	.word	0x7ff00000
 801b36c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 801b36e:	f102 0c01 	add.w	ip, r2, #1
 801b372:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
 801b376:	7852      	ldrb	r2, [r2, #1]
 801b378:	2a30      	cmp	r2, #48	; 0x30
 801b37a:	d0f7      	beq.n	801b36c <_strtod_l+0x2ac>
 801b37c:	f1a2 0c31 	sub.w	ip, r2, #49	; 0x31
 801b380:	f1bc 0f08 	cmp.w	ip, #8
 801b384:	f63f af73 	bhi.w	801b26e <_strtod_l+0x1ae>
 801b388:	f1a2 0830 	sub.w	r8, r2, #48	; 0x30
 801b38c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 801b38e:	920e      	str	r2, [sp, #56]	; 0x38
 801b390:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 801b392:	f102 0c01 	add.w	ip, r2, #1
 801b396:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
 801b39a:	7852      	ldrb	r2, [r2, #1]
 801b39c:	f1a2 0930 	sub.w	r9, r2, #48	; 0x30
 801b3a0:	f1b9 0f09 	cmp.w	r9, #9
 801b3a4:	d939      	bls.n	801b41a <_strtod_l+0x35a>
 801b3a6:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 801b3a8:	ebac 0c07 	sub.w	ip, ip, r7
 801b3ac:	f1bc 0f08 	cmp.w	ip, #8
 801b3b0:	f644 6c1f 	movw	ip, #19999	; 0x4e1f
 801b3b4:	dc37      	bgt.n	801b426 <_strtod_l+0x366>
 801b3b6:	45e0      	cmp	r8, ip
 801b3b8:	bfa8      	it	ge
 801b3ba:	46e0      	movge	r8, ip
 801b3bc:	f1be 0f00 	cmp.w	lr, #0
 801b3c0:	d001      	beq.n	801b3c6 <_strtod_l+0x306>
 801b3c2:	f1c8 0800 	rsb	r8, r8, #0
 801b3c6:	2b00      	cmp	r3, #0
 801b3c8:	d151      	bne.n	801b46e <_strtod_l+0x3ae>
 801b3ca:	2800      	cmp	r0, #0
 801b3cc:	f47f aeba 	bne.w	801b144 <_strtod_l+0x84>
 801b3d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801b3d2:	2b00      	cmp	r3, #0
 801b3d4:	f47f aeb6 	bne.w	801b144 <_strtod_l+0x84>
 801b3d8:	9b04      	ldr	r3, [sp, #16]
 801b3da:	2b00      	cmp	r3, #0
 801b3dc:	f47f aed1 	bne.w	801b182 <_strtod_l+0xc2>
 801b3e0:	2a4e      	cmp	r2, #78	; 0x4e
 801b3e2:	d027      	beq.n	801b434 <_strtod_l+0x374>
 801b3e4:	dc21      	bgt.n	801b42a <_strtod_l+0x36a>
 801b3e6:	2a49      	cmp	r2, #73	; 0x49
 801b3e8:	f47f aecb 	bne.w	801b182 <_strtod_l+0xc2>
 801b3ec:	499a      	ldr	r1, [pc, #616]	; (801b658 <_strtod_l+0x598>)
 801b3ee:	a817      	add	r0, sp, #92	; 0x5c
 801b3f0:	f001 fec8 	bl	801d184 <__match>
 801b3f4:	2800      	cmp	r0, #0
 801b3f6:	f43f aec4 	beq.w	801b182 <_strtod_l+0xc2>
 801b3fa:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801b3fc:	4997      	ldr	r1, [pc, #604]	; (801b65c <_strtod_l+0x59c>)
 801b3fe:	3b01      	subs	r3, #1
 801b400:	a817      	add	r0, sp, #92	; 0x5c
 801b402:	9317      	str	r3, [sp, #92]	; 0x5c
 801b404:	f001 febe 	bl	801d184 <__match>
 801b408:	b910      	cbnz	r0, 801b410 <_strtod_l+0x350>
 801b40a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801b40c:	3301      	adds	r3, #1
 801b40e:	9317      	str	r3, [sp, #92]	; 0x5c
 801b410:	f8df b260 	ldr.w	fp, [pc, #608]	; 801b674 <_strtod_l+0x5b4>
 801b414:	f04f 0a00 	mov.w	sl, #0
 801b418:	e694      	b.n	801b144 <_strtod_l+0x84>
 801b41a:	270a      	movs	r7, #10
 801b41c:	fb07 2808 	mla	r8, r7, r8, r2
 801b420:	f1a8 0830 	sub.w	r8, r8, #48	; 0x30
 801b424:	e7b4      	b.n	801b390 <_strtod_l+0x2d0>
 801b426:	46e0      	mov	r8, ip
 801b428:	e7c8      	b.n	801b3bc <_strtod_l+0x2fc>
 801b42a:	2a69      	cmp	r2, #105	; 0x69
 801b42c:	d0de      	beq.n	801b3ec <_strtod_l+0x32c>
 801b42e:	2a6e      	cmp	r2, #110	; 0x6e
 801b430:	f47f aea7 	bne.w	801b182 <_strtod_l+0xc2>
 801b434:	498a      	ldr	r1, [pc, #552]	; (801b660 <_strtod_l+0x5a0>)
 801b436:	a817      	add	r0, sp, #92	; 0x5c
 801b438:	f001 fea4 	bl	801d184 <__match>
 801b43c:	2800      	cmp	r0, #0
 801b43e:	f43f aea0 	beq.w	801b182 <_strtod_l+0xc2>
 801b442:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801b444:	781b      	ldrb	r3, [r3, #0]
 801b446:	2b28      	cmp	r3, #40	; 0x28
 801b448:	d10e      	bne.n	801b468 <_strtod_l+0x3a8>
 801b44a:	aa1a      	add	r2, sp, #104	; 0x68
 801b44c:	4985      	ldr	r1, [pc, #532]	; (801b664 <_strtod_l+0x5a4>)
 801b44e:	a817      	add	r0, sp, #92	; 0x5c
 801b450:	f001 feac 	bl	801d1ac <__hexnan>
 801b454:	2805      	cmp	r0, #5
 801b456:	d107      	bne.n	801b468 <_strtod_l+0x3a8>
 801b458:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801b45a:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 801b45e:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 801b462:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 801b466:	e66d      	b.n	801b144 <_strtod_l+0x84>
 801b468:	f8df b20c 	ldr.w	fp, [pc, #524]	; 801b678 <_strtod_l+0x5b8>
 801b46c:	e7d2      	b.n	801b414 <_strtod_l+0x354>
 801b46e:	eddd 7a08 	vldr	s15, [sp, #32]
 801b472:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 801b476:	eba8 0201 	sub.w	r2, r8, r1
 801b47a:	2d00      	cmp	r5, #0
 801b47c:	bf08      	it	eq
 801b47e:	461d      	moveq	r5, r3
 801b480:	2b10      	cmp	r3, #16
 801b482:	9204      	str	r2, [sp, #16]
 801b484:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 801b488:	461a      	mov	r2, r3
 801b48a:	bfa8      	it	ge
 801b48c:	2210      	movge	r2, #16
 801b48e:	2b09      	cmp	r3, #9
 801b490:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 801b494:	dc14      	bgt.n	801b4c0 <_strtod_l+0x400>
 801b496:	9904      	ldr	r1, [sp, #16]
 801b498:	2900      	cmp	r1, #0
 801b49a:	f43f ae53 	beq.w	801b144 <_strtod_l+0x84>
 801b49e:	9904      	ldr	r1, [sp, #16]
 801b4a0:	dd72      	ble.n	801b588 <_strtod_l+0x4c8>
 801b4a2:	2916      	cmp	r1, #22
 801b4a4:	dc5a      	bgt.n	801b55c <_strtod_l+0x49c>
 801b4a6:	4970      	ldr	r1, [pc, #448]	; (801b668 <_strtod_l+0x5a8>)
 801b4a8:	9b04      	ldr	r3, [sp, #16]
 801b4aa:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 801b4ae:	ed91 7b00 	vldr	d7, [r1]
 801b4b2:	ec4b ab16 	vmov	d6, sl, fp
 801b4b6:	ee27 7b06 	vmul.f64	d7, d7, d6
 801b4ba:	ec5b ab17 	vmov	sl, fp, d7
 801b4be:	e641      	b.n	801b144 <_strtod_l+0x84>
 801b4c0:	4969      	ldr	r1, [pc, #420]	; (801b668 <_strtod_l+0x5a8>)
 801b4c2:	eddd 7a06 	vldr	s15, [sp, #24]
 801b4c6:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 801b4ca:	ed11 6b12 	vldr	d6, [r1, #-72]	; 0xffffffb8
 801b4ce:	ed9d 5b0a 	vldr	d5, [sp, #40]	; 0x28
 801b4d2:	2b0f      	cmp	r3, #15
 801b4d4:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 801b4d8:	eea5 7b06 	vfma.f64	d7, d5, d6
 801b4dc:	ec5b ab17 	vmov	sl, fp, d7
 801b4e0:	ddd9      	ble.n	801b496 <_strtod_l+0x3d6>
 801b4e2:	9904      	ldr	r1, [sp, #16]
 801b4e4:	1a9a      	subs	r2, r3, r2
 801b4e6:	440a      	add	r2, r1
 801b4e8:	2a00      	cmp	r2, #0
 801b4ea:	f340 8096 	ble.w	801b61a <_strtod_l+0x55a>
 801b4ee:	f012 000f 	ands.w	r0, r2, #15
 801b4f2:	d00a      	beq.n	801b50a <_strtod_l+0x44a>
 801b4f4:	495c      	ldr	r1, [pc, #368]	; (801b668 <_strtod_l+0x5a8>)
 801b4f6:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 801b4fa:	ed91 7b00 	vldr	d7, [r1]
 801b4fe:	ec4b ab16 	vmov	d6, sl, fp
 801b502:	ee27 7b06 	vmul.f64	d7, d7, d6
 801b506:	ec5b ab17 	vmov	sl, fp, d7
 801b50a:	f032 020f 	bics.w	r2, r2, #15
 801b50e:	d072      	beq.n	801b5f6 <_strtod_l+0x536>
 801b510:	f5b2 7f9a 	cmp.w	r2, #308	; 0x134
 801b514:	dd45      	ble.n	801b5a2 <_strtod_l+0x4e2>
 801b516:	2500      	movs	r5, #0
 801b518:	46a8      	mov	r8, r5
 801b51a:	9506      	str	r5, [sp, #24]
 801b51c:	46a9      	mov	r9, r5
 801b51e:	2322      	movs	r3, #34	; 0x22
 801b520:	f8df b150 	ldr.w	fp, [pc, #336]	; 801b674 <_strtod_l+0x5b4>
 801b524:	6023      	str	r3, [r4, #0]
 801b526:	f04f 0a00 	mov.w	sl, #0
 801b52a:	9b06      	ldr	r3, [sp, #24]
 801b52c:	2b00      	cmp	r3, #0
 801b52e:	f43f ae09 	beq.w	801b144 <_strtod_l+0x84>
 801b532:	9918      	ldr	r1, [sp, #96]	; 0x60
 801b534:	4620      	mov	r0, r4
 801b536:	f001 ff83 	bl	801d440 <_Bfree>
 801b53a:	4649      	mov	r1, r9
 801b53c:	4620      	mov	r0, r4
 801b53e:	f001 ff7f 	bl	801d440 <_Bfree>
 801b542:	4641      	mov	r1, r8
 801b544:	4620      	mov	r0, r4
 801b546:	f001 ff7b 	bl	801d440 <_Bfree>
 801b54a:	9906      	ldr	r1, [sp, #24]
 801b54c:	4620      	mov	r0, r4
 801b54e:	f001 ff77 	bl	801d440 <_Bfree>
 801b552:	4629      	mov	r1, r5
 801b554:	4620      	mov	r0, r4
 801b556:	f001 ff73 	bl	801d440 <_Bfree>
 801b55a:	e5f3      	b.n	801b144 <_strtod_l+0x84>
 801b55c:	9804      	ldr	r0, [sp, #16]
 801b55e:	f1c3 0125 	rsb	r1, r3, #37	; 0x25
 801b562:	4281      	cmp	r1, r0
 801b564:	dbbd      	blt.n	801b4e2 <_strtod_l+0x422>
 801b566:	4a40      	ldr	r2, [pc, #256]	; (801b668 <_strtod_l+0x5a8>)
 801b568:	f1c3 030f 	rsb	r3, r3, #15
 801b56c:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 801b570:	ed91 7b00 	vldr	d7, [r1]
 801b574:	ec4b ab16 	vmov	d6, sl, fp
 801b578:	1ac3      	subs	r3, r0, r3
 801b57a:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 801b57e:	ee27 7b06 	vmul.f64	d7, d7, d6
 801b582:	ed92 6b00 	vldr	d6, [r2]
 801b586:	e796      	b.n	801b4b6 <_strtod_l+0x3f6>
 801b588:	3116      	adds	r1, #22
 801b58a:	dbaa      	blt.n	801b4e2 <_strtod_l+0x422>
 801b58c:	4936      	ldr	r1, [pc, #216]	; (801b668 <_strtod_l+0x5a8>)
 801b58e:	9b04      	ldr	r3, [sp, #16]
 801b590:	eba1 01c3 	sub.w	r1, r1, r3, lsl #3
 801b594:	ed91 7b00 	vldr	d7, [r1]
 801b598:	ec4b ab16 	vmov	d6, sl, fp
 801b59c:	ee86 7b07 	vdiv.f64	d7, d6, d7
 801b5a0:	e78b      	b.n	801b4ba <_strtod_l+0x3fa>
 801b5a2:	e9cd ab06 	strd	sl, fp, [sp, #24]
 801b5a6:	2000      	movs	r0, #0
 801b5a8:	4e30      	ldr	r6, [pc, #192]	; (801b66c <_strtod_l+0x5ac>)
 801b5aa:	1112      	asrs	r2, r2, #4
 801b5ac:	4601      	mov	r1, r0
 801b5ae:	2a01      	cmp	r2, #1
 801b5b0:	dc23      	bgt.n	801b5fa <_strtod_l+0x53a>
 801b5b2:	b108      	cbz	r0, 801b5b8 <_strtod_l+0x4f8>
 801b5b4:	e9dd ab06 	ldrd	sl, fp, [sp, #24]
 801b5b8:	4a2c      	ldr	r2, [pc, #176]	; (801b66c <_strtod_l+0x5ac>)
 801b5ba:	482d      	ldr	r0, [pc, #180]	; (801b670 <_strtod_l+0x5b0>)
 801b5bc:	eb02 01c1 	add.w	r1, r2, r1, lsl #3
 801b5c0:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 801b5c4:	ed91 7b00 	vldr	d7, [r1]
 801b5c8:	ec4b ab16 	vmov	d6, sl, fp
 801b5cc:	ee27 7b06 	vmul.f64	d7, d7, d6
 801b5d0:	ed8d 7b06 	vstr	d7, [sp, #24]
 801b5d4:	9907      	ldr	r1, [sp, #28]
 801b5d6:	4a27      	ldr	r2, [pc, #156]	; (801b674 <_strtod_l+0x5b4>)
 801b5d8:	400a      	ands	r2, r1
 801b5da:	4282      	cmp	r2, r0
 801b5dc:	e9dd ab06 	ldrd	sl, fp, [sp, #24]
 801b5e0:	d899      	bhi.n	801b516 <_strtod_l+0x456>
 801b5e2:	f5a0 1080 	sub.w	r0, r0, #1048576	; 0x100000
 801b5e6:	4282      	cmp	r2, r0
 801b5e8:	bf86      	itte	hi
 801b5ea:	f8df b090 	ldrhi.w	fp, [pc, #144]	; 801b67c <_strtod_l+0x5bc>
 801b5ee:	f04f 3aff 	movhi.w	sl, #4294967295
 801b5f2:	f101 7b54 	addls.w	fp, r1, #55574528	; 0x3500000
 801b5f6:	2700      	movs	r7, #0
 801b5f8:	e070      	b.n	801b6dc <_strtod_l+0x61c>
 801b5fa:	07d7      	lsls	r7, r2, #31
 801b5fc:	d50a      	bpl.n	801b614 <_strtod_l+0x554>
 801b5fe:	eb06 00c1 	add.w	r0, r6, r1, lsl #3
 801b602:	ed90 7b00 	vldr	d7, [r0]
 801b606:	ed9d 6b06 	vldr	d6, [sp, #24]
 801b60a:	ee26 7b07 	vmul.f64	d7, d6, d7
 801b60e:	ed8d 7b06 	vstr	d7, [sp, #24]
 801b612:	2001      	movs	r0, #1
 801b614:	3101      	adds	r1, #1
 801b616:	1052      	asrs	r2, r2, #1
 801b618:	e7c9      	b.n	801b5ae <_strtod_l+0x4ee>
 801b61a:	d0ec      	beq.n	801b5f6 <_strtod_l+0x536>
 801b61c:	4252      	negs	r2, r2
 801b61e:	f012 000f 	ands.w	r0, r2, #15
 801b622:	d00a      	beq.n	801b63a <_strtod_l+0x57a>
 801b624:	4910      	ldr	r1, [pc, #64]	; (801b668 <_strtod_l+0x5a8>)
 801b626:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 801b62a:	ed91 7b00 	vldr	d7, [r1]
 801b62e:	ec4b ab16 	vmov	d6, sl, fp
 801b632:	ee86 7b07 	vdiv.f64	d7, d6, d7
 801b636:	ec5b ab17 	vmov	sl, fp, d7
 801b63a:	1112      	asrs	r2, r2, #4
 801b63c:	d0db      	beq.n	801b5f6 <_strtod_l+0x536>
 801b63e:	2a1f      	cmp	r2, #31
 801b640:	dd1e      	ble.n	801b680 <_strtod_l+0x5c0>
 801b642:	2500      	movs	r5, #0
 801b644:	46a8      	mov	r8, r5
 801b646:	9506      	str	r5, [sp, #24]
 801b648:	46a9      	mov	r9, r5
 801b64a:	2322      	movs	r3, #34	; 0x22
 801b64c:	f04f 0a00 	mov.w	sl, #0
 801b650:	f04f 0b00 	mov.w	fp, #0
 801b654:	6023      	str	r3, [r4, #0]
 801b656:	e768      	b.n	801b52a <_strtod_l+0x46a>
 801b658:	0802458b 	.word	0x0802458b
 801b65c:	08024714 	.word	0x08024714
 801b660:	08024593 	.word	0x08024593
 801b664:	080245d4 	.word	0x080245d4
 801b668:	08024748 	.word	0x08024748
 801b66c:	08024720 	.word	0x08024720
 801b670:	7ca00000 	.word	0x7ca00000
 801b674:	7ff00000 	.word	0x7ff00000
 801b678:	fff80000 	.word	0xfff80000
 801b67c:	7fefffff 	.word	0x7fefffff
 801b680:	e9cd ab06 	strd	sl, fp, [sp, #24]
 801b684:	f012 0710 	ands.w	r7, r2, #16
 801b688:	49ab      	ldr	r1, [pc, #684]	; (801b938 <_strtod_l+0x878>)
 801b68a:	bf18      	it	ne
 801b68c:	276a      	movne	r7, #106	; 0x6a
 801b68e:	2000      	movs	r0, #0
 801b690:	2a00      	cmp	r2, #0
 801b692:	f300 8113 	bgt.w	801b8bc <_strtod_l+0x7fc>
 801b696:	b108      	cbz	r0, 801b69c <_strtod_l+0x5dc>
 801b698:	e9dd ab06 	ldrd	sl, fp, [sp, #24]
 801b69c:	b1bf      	cbz	r7, 801b6ce <_strtod_l+0x60e>
 801b69e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 801b6a2:	f1c2 026b 	rsb	r2, r2, #107	; 0x6b
 801b6a6:	2a00      	cmp	r2, #0
 801b6a8:	4659      	mov	r1, fp
 801b6aa:	dd10      	ble.n	801b6ce <_strtod_l+0x60e>
 801b6ac:	2a1f      	cmp	r2, #31
 801b6ae:	f340 8113 	ble.w	801b8d8 <_strtod_l+0x818>
 801b6b2:	2a34      	cmp	r2, #52	; 0x34
 801b6b4:	bfde      	ittt	le
 801b6b6:	3a20      	suble	r2, #32
 801b6b8:	f04f 30ff 	movle.w	r0, #4294967295
 801b6bc:	fa00 f202 	lslle.w	r2, r0, r2
 801b6c0:	f04f 0a00 	mov.w	sl, #0
 801b6c4:	bfcc      	ite	gt
 801b6c6:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 801b6ca:	ea02 0b01 	andle.w	fp, r2, r1
 801b6ce:	ec4b ab17 	vmov	d7, sl, fp
 801b6d2:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801b6d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b6da:	d0b2      	beq.n	801b642 <_strtod_l+0x582>
 801b6dc:	9a08      	ldr	r2, [sp, #32]
 801b6de:	9200      	str	r2, [sp, #0]
 801b6e0:	990c      	ldr	r1, [sp, #48]	; 0x30
 801b6e2:	462a      	mov	r2, r5
 801b6e4:	4620      	mov	r0, r4
 801b6e6:	f001 fefd 	bl	801d4e4 <__s2b>
 801b6ea:	9006      	str	r0, [sp, #24]
 801b6ec:	2800      	cmp	r0, #0
 801b6ee:	f43f af12 	beq.w	801b516 <_strtod_l+0x456>
 801b6f2:	9a04      	ldr	r2, [sp, #16]
 801b6f4:	9b04      	ldr	r3, [sp, #16]
 801b6f6:	2a00      	cmp	r2, #0
 801b6f8:	f1c3 0300 	rsb	r3, r3, #0
 801b6fc:	ed9f 9b88 	vldr	d9, [pc, #544]	; 801b920 <_strtod_l+0x860>
 801b700:	bfa8      	it	ge
 801b702:	2300      	movge	r3, #0
 801b704:	ed9f ab88 	vldr	d10, [pc, #544]	; 801b928 <_strtod_l+0x868>
 801b708:	ed9f bb89 	vldr	d11, [pc, #548]	; 801b930 <_strtod_l+0x870>
 801b70c:	930e      	str	r3, [sp, #56]	; 0x38
 801b70e:	2500      	movs	r5, #0
 801b710:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 801b714:	9310      	str	r3, [sp, #64]	; 0x40
 801b716:	46a8      	mov	r8, r5
 801b718:	9b06      	ldr	r3, [sp, #24]
 801b71a:	4620      	mov	r0, r4
 801b71c:	6859      	ldr	r1, [r3, #4]
 801b71e:	f001 fe5b 	bl	801d3d8 <_Balloc>
 801b722:	4681      	mov	r9, r0
 801b724:	2800      	cmp	r0, #0
 801b726:	f43f aefa 	beq.w	801b51e <_strtod_l+0x45e>
 801b72a:	9b06      	ldr	r3, [sp, #24]
 801b72c:	691a      	ldr	r2, [r3, #16]
 801b72e:	3202      	adds	r2, #2
 801b730:	f103 010c 	add.w	r1, r3, #12
 801b734:	0092      	lsls	r2, r2, #2
 801b736:	300c      	adds	r0, #12
 801b738:	f7fe fc0d 	bl	8019f56 <memcpy>
 801b73c:	aa1a      	add	r2, sp, #104	; 0x68
 801b73e:	a919      	add	r1, sp, #100	; 0x64
 801b740:	ec4b ab10 	vmov	d0, sl, fp
 801b744:	4620      	mov	r0, r4
 801b746:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 801b74a:	f002 f987 	bl	801da5c <__d2b>
 801b74e:	9018      	str	r0, [sp, #96]	; 0x60
 801b750:	2800      	cmp	r0, #0
 801b752:	f43f aee4 	beq.w	801b51e <_strtod_l+0x45e>
 801b756:	2101      	movs	r1, #1
 801b758:	4620      	mov	r0, r4
 801b75a:	f001 ff4f 	bl	801d5fc <__i2b>
 801b75e:	4680      	mov	r8, r0
 801b760:	2800      	cmp	r0, #0
 801b762:	f43f aedc 	beq.w	801b51e <_strtod_l+0x45e>
 801b766:	9e19      	ldr	r6, [sp, #100]	; 0x64
 801b768:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 801b76a:	2e00      	cmp	r6, #0
 801b76c:	bfb1      	iteee	lt
 801b76e:	9b10      	ldrlt	r3, [sp, #64]	; 0x40
 801b770:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 801b772:	9810      	ldrge	r0, [sp, #64]	; 0x40
 801b774:	18f3      	addge	r3, r6, r3
 801b776:	bfba      	itte	lt
 801b778:	1b98      	sublt	r0, r3, r6
 801b77a:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 801b77c:	9308      	strge	r3, [sp, #32]
 801b77e:	eba6 0607 	sub.w	r6, r6, r7
 801b782:	bfb8      	it	lt
 801b784:	9308      	strlt	r3, [sp, #32]
 801b786:	4416      	add	r6, r2
 801b788:	4b6c      	ldr	r3, [pc, #432]	; (801b93c <_strtod_l+0x87c>)
 801b78a:	3e01      	subs	r6, #1
 801b78c:	429e      	cmp	r6, r3
 801b78e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 801b792:	f280 80b4 	bge.w	801b8fe <_strtod_l+0x83e>
 801b796:	1b9b      	subs	r3, r3, r6
 801b798:	2b1f      	cmp	r3, #31
 801b79a:	eba2 0203 	sub.w	r2, r2, r3
 801b79e:	f04f 0101 	mov.w	r1, #1
 801b7a2:	f300 80a0 	bgt.w	801b8e6 <_strtod_l+0x826>
 801b7a6:	fa01 f303 	lsl.w	r3, r1, r3
 801b7aa:	9311      	str	r3, [sp, #68]	; 0x44
 801b7ac:	2300      	movs	r3, #0
 801b7ae:	930f      	str	r3, [sp, #60]	; 0x3c
 801b7b0:	9b08      	ldr	r3, [sp, #32]
 801b7b2:	4413      	add	r3, r2
 801b7b4:	4402      	add	r2, r0
 801b7b6:	18be      	adds	r6, r7, r2
 801b7b8:	9a08      	ldr	r2, [sp, #32]
 801b7ba:	429a      	cmp	r2, r3
 801b7bc:	bfa8      	it	ge
 801b7be:	461a      	movge	r2, r3
 801b7c0:	42b2      	cmp	r2, r6
 801b7c2:	bfa8      	it	ge
 801b7c4:	4632      	movge	r2, r6
 801b7c6:	2a00      	cmp	r2, #0
 801b7c8:	dd04      	ble.n	801b7d4 <_strtod_l+0x714>
 801b7ca:	9908      	ldr	r1, [sp, #32]
 801b7cc:	1a9b      	subs	r3, r3, r2
 801b7ce:	1ab6      	subs	r6, r6, r2
 801b7d0:	1a8a      	subs	r2, r1, r2
 801b7d2:	9208      	str	r2, [sp, #32]
 801b7d4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801b7d6:	b1c2      	cbz	r2, 801b80a <_strtod_l+0x74a>
 801b7d8:	4641      	mov	r1, r8
 801b7da:	4620      	mov	r0, r4
 801b7dc:	9315      	str	r3, [sp, #84]	; 0x54
 801b7de:	f001 ffad 	bl	801d73c <__pow5mult>
 801b7e2:	4680      	mov	r8, r0
 801b7e4:	2800      	cmp	r0, #0
 801b7e6:	f43f ae9a 	beq.w	801b51e <_strtod_l+0x45e>
 801b7ea:	4601      	mov	r1, r0
 801b7ec:	9a18      	ldr	r2, [sp, #96]	; 0x60
 801b7ee:	4620      	mov	r0, r4
 801b7f0:	f001 ff0d 	bl	801d60e <__multiply>
 801b7f4:	900c      	str	r0, [sp, #48]	; 0x30
 801b7f6:	2800      	cmp	r0, #0
 801b7f8:	f43f ae91 	beq.w	801b51e <_strtod_l+0x45e>
 801b7fc:	9918      	ldr	r1, [sp, #96]	; 0x60
 801b7fe:	4620      	mov	r0, r4
 801b800:	f001 fe1e 	bl	801d440 <_Bfree>
 801b804:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801b806:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801b808:	9218      	str	r2, [sp, #96]	; 0x60
 801b80a:	2b00      	cmp	r3, #0
 801b80c:	dc7c      	bgt.n	801b908 <_strtod_l+0x848>
 801b80e:	9b04      	ldr	r3, [sp, #16]
 801b810:	2b00      	cmp	r3, #0
 801b812:	dd08      	ble.n	801b826 <_strtod_l+0x766>
 801b814:	4649      	mov	r1, r9
 801b816:	9a10      	ldr	r2, [sp, #64]	; 0x40
 801b818:	4620      	mov	r0, r4
 801b81a:	f001 ff8f 	bl	801d73c <__pow5mult>
 801b81e:	4681      	mov	r9, r0
 801b820:	2800      	cmp	r0, #0
 801b822:	f43f ae7c 	beq.w	801b51e <_strtod_l+0x45e>
 801b826:	2e00      	cmp	r6, #0
 801b828:	dd08      	ble.n	801b83c <_strtod_l+0x77c>
 801b82a:	4649      	mov	r1, r9
 801b82c:	4632      	mov	r2, r6
 801b82e:	4620      	mov	r0, r4
 801b830:	f001 ffd2 	bl	801d7d8 <__lshift>
 801b834:	4681      	mov	r9, r0
 801b836:	2800      	cmp	r0, #0
 801b838:	f43f ae71 	beq.w	801b51e <_strtod_l+0x45e>
 801b83c:	9b08      	ldr	r3, [sp, #32]
 801b83e:	2b00      	cmp	r3, #0
 801b840:	dd08      	ble.n	801b854 <_strtod_l+0x794>
 801b842:	4641      	mov	r1, r8
 801b844:	461a      	mov	r2, r3
 801b846:	4620      	mov	r0, r4
 801b848:	f001 ffc6 	bl	801d7d8 <__lshift>
 801b84c:	4680      	mov	r8, r0
 801b84e:	2800      	cmp	r0, #0
 801b850:	f43f ae65 	beq.w	801b51e <_strtod_l+0x45e>
 801b854:	464a      	mov	r2, r9
 801b856:	9918      	ldr	r1, [sp, #96]	; 0x60
 801b858:	4620      	mov	r0, r4
 801b85a:	f002 f82b 	bl	801d8b4 <__mdiff>
 801b85e:	4605      	mov	r5, r0
 801b860:	2800      	cmp	r0, #0
 801b862:	f43f ae5c 	beq.w	801b51e <_strtod_l+0x45e>
 801b866:	68c3      	ldr	r3, [r0, #12]
 801b868:	930c      	str	r3, [sp, #48]	; 0x30
 801b86a:	2300      	movs	r3, #0
 801b86c:	60c3      	str	r3, [r0, #12]
 801b86e:	4641      	mov	r1, r8
 801b870:	f002 f806 	bl	801d880 <__mcmp>
 801b874:	2800      	cmp	r0, #0
 801b876:	da63      	bge.n	801b940 <_strtod_l+0x880>
 801b878:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801b87a:	b9e3      	cbnz	r3, 801b8b6 <_strtod_l+0x7f6>
 801b87c:	f1ba 0f00 	cmp.w	sl, #0
 801b880:	d119      	bne.n	801b8b6 <_strtod_l+0x7f6>
 801b882:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801b886:	b9b3      	cbnz	r3, 801b8b6 <_strtod_l+0x7f6>
 801b888:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 801b88c:	0d1b      	lsrs	r3, r3, #20
 801b88e:	051b      	lsls	r3, r3, #20
 801b890:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 801b894:	d90f      	bls.n	801b8b6 <_strtod_l+0x7f6>
 801b896:	696b      	ldr	r3, [r5, #20]
 801b898:	b913      	cbnz	r3, 801b8a0 <_strtod_l+0x7e0>
 801b89a:	692b      	ldr	r3, [r5, #16]
 801b89c:	2b01      	cmp	r3, #1
 801b89e:	dd0a      	ble.n	801b8b6 <_strtod_l+0x7f6>
 801b8a0:	4629      	mov	r1, r5
 801b8a2:	2201      	movs	r2, #1
 801b8a4:	4620      	mov	r0, r4
 801b8a6:	f001 ff97 	bl	801d7d8 <__lshift>
 801b8aa:	4641      	mov	r1, r8
 801b8ac:	4605      	mov	r5, r0
 801b8ae:	f001 ffe7 	bl	801d880 <__mcmp>
 801b8b2:	2800      	cmp	r0, #0
 801b8b4:	dc75      	bgt.n	801b9a2 <_strtod_l+0x8e2>
 801b8b6:	2f00      	cmp	r7, #0
 801b8b8:	d17f      	bne.n	801b9ba <_strtod_l+0x8fa>
 801b8ba:	e63a      	b.n	801b532 <_strtod_l+0x472>
 801b8bc:	07d6      	lsls	r6, r2, #31
 801b8be:	d508      	bpl.n	801b8d2 <_strtod_l+0x812>
 801b8c0:	ed9d 6b06 	vldr	d6, [sp, #24]
 801b8c4:	ed91 7b00 	vldr	d7, [r1]
 801b8c8:	ee26 7b07 	vmul.f64	d7, d6, d7
 801b8cc:	ed8d 7b06 	vstr	d7, [sp, #24]
 801b8d0:	2001      	movs	r0, #1
 801b8d2:	1052      	asrs	r2, r2, #1
 801b8d4:	3108      	adds	r1, #8
 801b8d6:	e6db      	b.n	801b690 <_strtod_l+0x5d0>
 801b8d8:	f04f 31ff 	mov.w	r1, #4294967295
 801b8dc:	fa01 f202 	lsl.w	r2, r1, r2
 801b8e0:	ea02 0a0a 	and.w	sl, r2, sl
 801b8e4:	e6f3      	b.n	801b6ce <_strtod_l+0x60e>
 801b8e6:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 801b8ea:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 801b8ee:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 801b8f2:	36e2      	adds	r6, #226	; 0xe2
 801b8f4:	fa01 f306 	lsl.w	r3, r1, r6
 801b8f8:	930f      	str	r3, [sp, #60]	; 0x3c
 801b8fa:	9111      	str	r1, [sp, #68]	; 0x44
 801b8fc:	e758      	b.n	801b7b0 <_strtod_l+0x6f0>
 801b8fe:	2300      	movs	r3, #0
 801b900:	930f      	str	r3, [sp, #60]	; 0x3c
 801b902:	2301      	movs	r3, #1
 801b904:	9311      	str	r3, [sp, #68]	; 0x44
 801b906:	e753      	b.n	801b7b0 <_strtod_l+0x6f0>
 801b908:	461a      	mov	r2, r3
 801b90a:	9918      	ldr	r1, [sp, #96]	; 0x60
 801b90c:	4620      	mov	r0, r4
 801b90e:	f001 ff63 	bl	801d7d8 <__lshift>
 801b912:	9018      	str	r0, [sp, #96]	; 0x60
 801b914:	2800      	cmp	r0, #0
 801b916:	f47f af7a 	bne.w	801b80e <_strtod_l+0x74e>
 801b91a:	e600      	b.n	801b51e <_strtod_l+0x45e>
 801b91c:	f3af 8000 	nop.w
 801b920:	94a03595 	.word	0x94a03595
 801b924:	3fdfffff 	.word	0x3fdfffff
 801b928:	35afe535 	.word	0x35afe535
 801b92c:	3fe00000 	.word	0x3fe00000
 801b930:	94a03595 	.word	0x94a03595
 801b934:	3fcfffff 	.word	0x3fcfffff
 801b938:	080245e8 	.word	0x080245e8
 801b93c:	fffffc02 	.word	0xfffffc02
 801b940:	f8cd b020 	str.w	fp, [sp, #32]
 801b944:	f040 8085 	bne.w	801ba52 <_strtod_l+0x992>
 801b948:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801b94a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801b94e:	b322      	cbz	r2, 801b99a <_strtod_l+0x8da>
 801b950:	4ab7      	ldr	r2, [pc, #732]	; (801bc30 <_strtod_l+0xb70>)
 801b952:	4293      	cmp	r3, r2
 801b954:	d154      	bne.n	801ba00 <_strtod_l+0x940>
 801b956:	4651      	mov	r1, sl
 801b958:	b1e7      	cbz	r7, 801b994 <_strtod_l+0x8d4>
 801b95a:	4bb6      	ldr	r3, [pc, #728]	; (801bc34 <_strtod_l+0xb74>)
 801b95c:	465a      	mov	r2, fp
 801b95e:	4013      	ands	r3, r2
 801b960:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 801b964:	f04f 32ff 	mov.w	r2, #4294967295
 801b968:	d803      	bhi.n	801b972 <_strtod_l+0x8b2>
 801b96a:	0d1b      	lsrs	r3, r3, #20
 801b96c:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 801b970:	409a      	lsls	r2, r3
 801b972:	4291      	cmp	r1, r2
 801b974:	d144      	bne.n	801ba00 <_strtod_l+0x940>
 801b976:	4bb0      	ldr	r3, [pc, #704]	; (801bc38 <_strtod_l+0xb78>)
 801b978:	9a08      	ldr	r2, [sp, #32]
 801b97a:	429a      	cmp	r2, r3
 801b97c:	d102      	bne.n	801b984 <_strtod_l+0x8c4>
 801b97e:	3101      	adds	r1, #1
 801b980:	f43f adcd 	beq.w	801b51e <_strtod_l+0x45e>
 801b984:	4bab      	ldr	r3, [pc, #684]	; (801bc34 <_strtod_l+0xb74>)
 801b986:	9a08      	ldr	r2, [sp, #32]
 801b988:	401a      	ands	r2, r3
 801b98a:	f502 1b80 	add.w	fp, r2, #1048576	; 0x100000
 801b98e:	f04f 0a00 	mov.w	sl, #0
 801b992:	e790      	b.n	801b8b6 <_strtod_l+0x7f6>
 801b994:	f04f 32ff 	mov.w	r2, #4294967295
 801b998:	e7eb      	b.n	801b972 <_strtod_l+0x8b2>
 801b99a:	bb8b      	cbnz	r3, 801ba00 <_strtod_l+0x940>
 801b99c:	f1ba 0f00 	cmp.w	sl, #0
 801b9a0:	d12e      	bne.n	801ba00 <_strtod_l+0x940>
 801b9a2:	465b      	mov	r3, fp
 801b9a4:	4aa3      	ldr	r2, [pc, #652]	; (801bc34 <_strtod_l+0xb74>)
 801b9a6:	b30f      	cbz	r7, 801b9ec <_strtod_l+0x92c>
 801b9a8:	ea02 010b 	and.w	r1, r2, fp
 801b9ac:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 801b9b0:	dc1c      	bgt.n	801b9ec <_strtod_l+0x92c>
 801b9b2:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 801b9b6:	f77f ae48 	ble.w	801b64a <_strtod_l+0x58a>
 801b9ba:	4aa0      	ldr	r2, [pc, #640]	; (801bc3c <_strtod_l+0xb7c>)
 801b9bc:	2300      	movs	r3, #0
 801b9be:	e9cd 3212 	strd	r3, r2, [sp, #72]	; 0x48
 801b9c2:	ed9d 6b12 	vldr	d6, [sp, #72]	; 0x48
 801b9c6:	ec4b ab17 	vmov	d7, sl, fp
 801b9ca:	ee27 7b06 	vmul.f64	d7, d7, d6
 801b9ce:	ed8d 7b04 	vstr	d7, [sp, #16]
 801b9d2:	9b05      	ldr	r3, [sp, #20]
 801b9d4:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 801b9d8:	2b00      	cmp	r3, #0
 801b9da:	f47f adaa 	bne.w	801b532 <_strtod_l+0x472>
 801b9de:	9b04      	ldr	r3, [sp, #16]
 801b9e0:	2b00      	cmp	r3, #0
 801b9e2:	f47f ada6 	bne.w	801b532 <_strtod_l+0x472>
 801b9e6:	2322      	movs	r3, #34	; 0x22
 801b9e8:	6023      	str	r3, [r4, #0]
 801b9ea:	e5a2      	b.n	801b532 <_strtod_l+0x472>
 801b9ec:	4013      	ands	r3, r2
 801b9ee:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 801b9f2:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 801b9f6:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 801b9fa:	f04f 3aff 	mov.w	sl, #4294967295
 801b9fe:	e75a      	b.n	801b8b6 <_strtod_l+0x7f6>
 801ba00:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801ba02:	b18b      	cbz	r3, 801ba28 <_strtod_l+0x968>
 801ba04:	9a08      	ldr	r2, [sp, #32]
 801ba06:	4213      	tst	r3, r2
 801ba08:	f43f af55 	beq.w	801b8b6 <_strtod_l+0x7f6>
 801ba0c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801ba0e:	463a      	mov	r2, r7
 801ba10:	4650      	mov	r0, sl
 801ba12:	4659      	mov	r1, fp
 801ba14:	b163      	cbz	r3, 801ba30 <_strtod_l+0x970>
 801ba16:	f7ff fb36 	bl	801b086 <sulp>
 801ba1a:	ed9d 7b0a 	vldr	d7, [sp, #40]	; 0x28
 801ba1e:	ee37 7b00 	vadd.f64	d7, d7, d0
 801ba22:	ec5b ab17 	vmov	sl, fp, d7
 801ba26:	e746      	b.n	801b8b6 <_strtod_l+0x7f6>
 801ba28:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801ba2a:	ea13 0f0a 	tst.w	r3, sl
 801ba2e:	e7eb      	b.n	801ba08 <_strtod_l+0x948>
 801ba30:	f7ff fb29 	bl	801b086 <sulp>
 801ba34:	ed9d 7b0a 	vldr	d7, [sp, #40]	; 0x28
 801ba38:	ee37 7b40 	vsub.f64	d7, d7, d0
 801ba3c:	ed8d 7b04 	vstr	d7, [sp, #16]
 801ba40:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801ba44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801ba48:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 801ba4c:	f43f adfd 	beq.w	801b64a <_strtod_l+0x58a>
 801ba50:	e731      	b.n	801b8b6 <_strtod_l+0x7f6>
 801ba52:	4641      	mov	r1, r8
 801ba54:	4628      	mov	r0, r5
 801ba56:	f002 f850 	bl	801dafa <__ratio>
 801ba5a:	eeb0 7b00 	vmov.f64	d7, #0	; 0x40000000  2.0
 801ba5e:	eeb4 0bc7 	vcmpe.f64	d0, d7
 801ba62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801ba66:	d869      	bhi.n	801bb3c <_strtod_l+0xa7c>
 801ba68:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801ba6a:	2b00      	cmp	r3, #0
 801ba6c:	d045      	beq.n	801bafa <_strtod_l+0xa3a>
 801ba6e:	4b74      	ldr	r3, [pc, #464]	; (801bc40 <_strtod_l+0xb80>)
 801ba70:	2200      	movs	r2, #0
 801ba72:	eeb7 8b00 	vmov.f64	d8, #112	; 0x3f800000  1.0
 801ba76:	9808      	ldr	r0, [sp, #32]
 801ba78:	496e      	ldr	r1, [pc, #440]	; (801bc34 <_strtod_l+0xb74>)
 801ba7a:	ea00 0601 	and.w	r6, r0, r1
 801ba7e:	4871      	ldr	r0, [pc, #452]	; (801bc44 <_strtod_l+0xb84>)
 801ba80:	4286      	cmp	r6, r0
 801ba82:	f040 8089 	bne.w	801bb98 <_strtod_l+0xad8>
 801ba86:	910f      	str	r1, [sp, #60]	; 0x3c
 801ba88:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 801ba8c:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
 801ba90:	9908      	ldr	r1, [sp, #32]
 801ba92:	f1a1 7b54 	sub.w	fp, r1, #55574528	; 0x3500000
 801ba96:	ec4b ab10 	vmov	d0, sl, fp
 801ba9a:	ec43 2b1c 	vmov	d12, r2, r3
 801ba9e:	f001 ff67 	bl	801d970 <__ulp>
 801baa2:	ec4b ab1d 	vmov	d13, sl, fp
 801baa6:	eeac db00 	vfma.f64	d13, d12, d0
 801baaa:	ed8d db08 	vstr	d13, [sp, #32]
 801baae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801bab0:	990f      	ldr	r1, [sp, #60]	; 0x3c
 801bab2:	4a65      	ldr	r2, [pc, #404]	; (801bc48 <_strtod_l+0xb88>)
 801bab4:	4019      	ands	r1, r3
 801bab6:	4291      	cmp	r1, r2
 801bab8:	e9dd ab08 	ldrd	sl, fp, [sp, #32]
 801babc:	d948      	bls.n	801bb50 <_strtod_l+0xa90>
 801babe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801bac0:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 801bac4:	4293      	cmp	r3, r2
 801bac6:	d103      	bne.n	801bad0 <_strtod_l+0xa10>
 801bac8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801baca:	3301      	adds	r3, #1
 801bacc:	f43f ad27 	beq.w	801b51e <_strtod_l+0x45e>
 801bad0:	f8df b164 	ldr.w	fp, [pc, #356]	; 801bc38 <_strtod_l+0xb78>
 801bad4:	f04f 3aff 	mov.w	sl, #4294967295
 801bad8:	9918      	ldr	r1, [sp, #96]	; 0x60
 801bada:	4620      	mov	r0, r4
 801badc:	f001 fcb0 	bl	801d440 <_Bfree>
 801bae0:	4649      	mov	r1, r9
 801bae2:	4620      	mov	r0, r4
 801bae4:	f001 fcac 	bl	801d440 <_Bfree>
 801bae8:	4641      	mov	r1, r8
 801baea:	4620      	mov	r0, r4
 801baec:	f001 fca8 	bl	801d440 <_Bfree>
 801baf0:	4629      	mov	r1, r5
 801baf2:	4620      	mov	r0, r4
 801baf4:	f001 fca4 	bl	801d440 <_Bfree>
 801baf8:	e60e      	b.n	801b718 <_strtod_l+0x658>
 801bafa:	f1ba 0f00 	cmp.w	sl, #0
 801bafe:	d113      	bne.n	801bb28 <_strtod_l+0xa68>
 801bb00:	9b08      	ldr	r3, [sp, #32]
 801bb02:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801bb06:	b9b3      	cbnz	r3, 801bb36 <_strtod_l+0xa76>
 801bb08:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 801bb0c:	eeb4 0bc7 	vcmpe.f64	d0, d7
 801bb10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801bb14:	eeb6 8b00 	vmov.f64	d8, #96	; 0x3f000000  0.5
 801bb18:	d401      	bmi.n	801bb1e <_strtod_l+0xa5e>
 801bb1a:	ee20 8b08 	vmul.f64	d8, d0, d8
 801bb1e:	eeb1 7b48 	vneg.f64	d7, d8
 801bb22:	ec53 2b17 	vmov	r2, r3, d7
 801bb26:	e7a6      	b.n	801ba76 <_strtod_l+0x9b6>
 801bb28:	f1ba 0f01 	cmp.w	sl, #1
 801bb2c:	d103      	bne.n	801bb36 <_strtod_l+0xa76>
 801bb2e:	9b08      	ldr	r3, [sp, #32]
 801bb30:	2b00      	cmp	r3, #0
 801bb32:	f43f ad8a 	beq.w	801b64a <_strtod_l+0x58a>
 801bb36:	2200      	movs	r2, #0
 801bb38:	4b44      	ldr	r3, [pc, #272]	; (801bc4c <_strtod_l+0xb8c>)
 801bb3a:	e79a      	b.n	801ba72 <_strtod_l+0x9b2>
 801bb3c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801bb3e:	eeb6 8b00 	vmov.f64	d8, #96	; 0x3f000000  0.5
 801bb42:	ee20 8b08 	vmul.f64	d8, d0, d8
 801bb46:	2b00      	cmp	r3, #0
 801bb48:	d0e9      	beq.n	801bb1e <_strtod_l+0xa5e>
 801bb4a:	ec53 2b18 	vmov	r2, r3, d8
 801bb4e:	e792      	b.n	801ba76 <_strtod_l+0x9b6>
 801bb50:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 801bb54:	2f00      	cmp	r7, #0
 801bb56:	d1bf      	bne.n	801bad8 <_strtod_l+0xa18>
 801bb58:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 801bb5c:	0d1b      	lsrs	r3, r3, #20
 801bb5e:	051b      	lsls	r3, r3, #20
 801bb60:	429e      	cmp	r6, r3
 801bb62:	d1b9      	bne.n	801bad8 <_strtod_l+0xa18>
 801bb64:	eebd 0bc8 	vcvt.s32.f64	s0, d8
 801bb68:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801bb6a:	eeb8 0bc0 	vcvt.f64.s32	d0, s0
 801bb6e:	ee38 8b40 	vsub.f64	d8, d8, d0
 801bb72:	b92b      	cbnz	r3, 801bb80 <_strtod_l+0xac0>
 801bb74:	f1ba 0f00 	cmp.w	sl, #0
 801bb78:	d102      	bne.n	801bb80 <_strtod_l+0xac0>
 801bb7a:	f3cb 0213 	ubfx	r2, fp, #0, #20
 801bb7e:	b3d2      	cbz	r2, 801bbf6 <_strtod_l+0xb36>
 801bb80:	eeb4 8bc9 	vcmpe.f64	d8, d9
 801bb84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801bb88:	f53f acd3 	bmi.w	801b532 <_strtod_l+0x472>
 801bb8c:	eeb4 8bca 	vcmpe.f64	d8, d10
 801bb90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801bb94:	dda0      	ble.n	801bad8 <_strtod_l+0xa18>
 801bb96:	e4cc      	b.n	801b532 <_strtod_l+0x472>
 801bb98:	b1ef      	cbz	r7, 801bbd6 <_strtod_l+0xb16>
 801bb9a:	f1b6 6fd4 	cmp.w	r6, #111149056	; 0x6a00000
 801bb9e:	d81a      	bhi.n	801bbd6 <_strtod_l+0xb16>
 801bba0:	ed9f 7b21 	vldr	d7, [pc, #132]	; 801bc28 <_strtod_l+0xb68>
 801bba4:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801bba8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801bbac:	d810      	bhi.n	801bbd0 <_strtod_l+0xb10>
 801bbae:	eefc 7bc8 	vcvt.u32.f64	s15, d8
 801bbb2:	ee17 3a90 	vmov	r3, s15
 801bbb6:	2b00      	cmp	r3, #0
 801bbb8:	bf08      	it	eq
 801bbba:	2301      	moveq	r3, #1
 801bbbc:	ee07 3a90 	vmov	s15, r3
 801bbc0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801bbc2:	eeb8 8b67 	vcvt.f64.u32	d8, s15
 801bbc6:	b99b      	cbnz	r3, 801bbf0 <_strtod_l+0xb30>
 801bbc8:	eeb1 7b48 	vneg.f64	d7, d8
 801bbcc:	ec53 2b17 	vmov	r2, r3, d7
 801bbd0:	f103 61d6 	add.w	r1, r3, #112197632	; 0x6b00000
 801bbd4:	1b8b      	subs	r3, r1, r6
 801bbd6:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 801bbda:	ec43 2b1c 	vmov	d12, r2, r3
 801bbde:	f001 fec7 	bl	801d970 <__ulp>
 801bbe2:	ed9d 7b0a 	vldr	d7, [sp, #40]	; 0x28
 801bbe6:	eeac 7b00 	vfma.f64	d7, d12, d0
 801bbea:	ec5b ab17 	vmov	sl, fp, d7
 801bbee:	e7b1      	b.n	801bb54 <_strtod_l+0xa94>
 801bbf0:	ec53 2b18 	vmov	r2, r3, d8
 801bbf4:	e7ec      	b.n	801bbd0 <_strtod_l+0xb10>
 801bbf6:	eeb4 8bcb 	vcmpe.f64	d8, d11
 801bbfa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801bbfe:	f57f af6b 	bpl.w	801bad8 <_strtod_l+0xa18>
 801bc02:	e496      	b.n	801b532 <_strtod_l+0x472>
 801bc04:	2300      	movs	r3, #0
 801bc06:	930d      	str	r3, [sp, #52]	; 0x34
 801bc08:	9a14      	ldr	r2, [sp, #80]	; 0x50
 801bc0a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801bc0c:	6013      	str	r3, [r2, #0]
 801bc0e:	f7ff ba9d 	b.w	801b14c <_strtod_l+0x8c>
 801bc12:	2a65      	cmp	r2, #101	; 0x65
 801bc14:	f04f 0100 	mov.w	r1, #0
 801bc18:	f43f ab97 	beq.w	801b34a <_strtod_l+0x28a>
 801bc1c:	2701      	movs	r7, #1
 801bc1e:	460b      	mov	r3, r1
 801bc20:	9704      	str	r7, [sp, #16]
 801bc22:	f7ff bb0a 	b.w	801b23a <_strtod_l+0x17a>
 801bc26:	bf00      	nop
 801bc28:	ffc00000 	.word	0xffc00000
 801bc2c:	41dfffff 	.word	0x41dfffff
 801bc30:	000fffff 	.word	0x000fffff
 801bc34:	7ff00000 	.word	0x7ff00000
 801bc38:	7fefffff 	.word	0x7fefffff
 801bc3c:	39500000 	.word	0x39500000
 801bc40:	3ff00000 	.word	0x3ff00000
 801bc44:	7fe00000 	.word	0x7fe00000
 801bc48:	7c9fffff 	.word	0x7c9fffff
 801bc4c:	bff00000 	.word	0xbff00000

0801bc50 <_strtod_r>:
 801bc50:	4b05      	ldr	r3, [pc, #20]	; (801bc68 <_strtod_r+0x18>)
 801bc52:	681b      	ldr	r3, [r3, #0]
 801bc54:	b410      	push	{r4}
 801bc56:	6a1b      	ldr	r3, [r3, #32]
 801bc58:	4c04      	ldr	r4, [pc, #16]	; (801bc6c <_strtod_r+0x1c>)
 801bc5a:	2b00      	cmp	r3, #0
 801bc5c:	bf08      	it	eq
 801bc5e:	4623      	moveq	r3, r4
 801bc60:	f85d 4b04 	ldr.w	r4, [sp], #4
 801bc64:	f7ff ba2c 	b.w	801b0c0 <_strtod_l>
 801bc68:	20000020 	.word	0x20000020
 801bc6c:	20000084 	.word	0x20000084

0801bc70 <_strtol_l.isra.0>:
 801bc70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801bc74:	4680      	mov	r8, r0
 801bc76:	4689      	mov	r9, r1
 801bc78:	4692      	mov	sl, r2
 801bc7a:	461e      	mov	r6, r3
 801bc7c:	460f      	mov	r7, r1
 801bc7e:	463d      	mov	r5, r7
 801bc80:	9808      	ldr	r0, [sp, #32]
 801bc82:	f815 4b01 	ldrb.w	r4, [r5], #1
 801bc86:	f7fe f931 	bl	8019eec <__locale_ctype_ptr_l>
 801bc8a:	4420      	add	r0, r4
 801bc8c:	7843      	ldrb	r3, [r0, #1]
 801bc8e:	f013 0308 	ands.w	r3, r3, #8
 801bc92:	d132      	bne.n	801bcfa <_strtol_l.isra.0+0x8a>
 801bc94:	2c2d      	cmp	r4, #45	; 0x2d
 801bc96:	d132      	bne.n	801bcfe <_strtol_l.isra.0+0x8e>
 801bc98:	787c      	ldrb	r4, [r7, #1]
 801bc9a:	1cbd      	adds	r5, r7, #2
 801bc9c:	2201      	movs	r2, #1
 801bc9e:	2e00      	cmp	r6, #0
 801bca0:	d05d      	beq.n	801bd5e <_strtol_l.isra.0+0xee>
 801bca2:	2e10      	cmp	r6, #16
 801bca4:	d109      	bne.n	801bcba <_strtol_l.isra.0+0x4a>
 801bca6:	2c30      	cmp	r4, #48	; 0x30
 801bca8:	d107      	bne.n	801bcba <_strtol_l.isra.0+0x4a>
 801bcaa:	782b      	ldrb	r3, [r5, #0]
 801bcac:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 801bcb0:	2b58      	cmp	r3, #88	; 0x58
 801bcb2:	d14f      	bne.n	801bd54 <_strtol_l.isra.0+0xe4>
 801bcb4:	786c      	ldrb	r4, [r5, #1]
 801bcb6:	2610      	movs	r6, #16
 801bcb8:	3502      	adds	r5, #2
 801bcba:	2a00      	cmp	r2, #0
 801bcbc:	bf14      	ite	ne
 801bcbe:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 801bcc2:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 801bcc6:	2700      	movs	r7, #0
 801bcc8:	fbb1 fcf6 	udiv	ip, r1, r6
 801bccc:	4638      	mov	r0, r7
 801bcce:	fb06 1e1c 	mls	lr, r6, ip, r1
 801bcd2:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 801bcd6:	2b09      	cmp	r3, #9
 801bcd8:	d817      	bhi.n	801bd0a <_strtol_l.isra.0+0x9a>
 801bcda:	461c      	mov	r4, r3
 801bcdc:	42a6      	cmp	r6, r4
 801bcde:	dd23      	ble.n	801bd28 <_strtol_l.isra.0+0xb8>
 801bce0:	1c7b      	adds	r3, r7, #1
 801bce2:	d007      	beq.n	801bcf4 <_strtol_l.isra.0+0x84>
 801bce4:	4584      	cmp	ip, r0
 801bce6:	d31c      	bcc.n	801bd22 <_strtol_l.isra.0+0xb2>
 801bce8:	d101      	bne.n	801bcee <_strtol_l.isra.0+0x7e>
 801bcea:	45a6      	cmp	lr, r4
 801bcec:	db19      	blt.n	801bd22 <_strtol_l.isra.0+0xb2>
 801bcee:	fb00 4006 	mla	r0, r0, r6, r4
 801bcf2:	2701      	movs	r7, #1
 801bcf4:	f815 4b01 	ldrb.w	r4, [r5], #1
 801bcf8:	e7eb      	b.n	801bcd2 <_strtol_l.isra.0+0x62>
 801bcfa:	462f      	mov	r7, r5
 801bcfc:	e7bf      	b.n	801bc7e <_strtol_l.isra.0+0xe>
 801bcfe:	2c2b      	cmp	r4, #43	; 0x2b
 801bd00:	bf04      	itt	eq
 801bd02:	1cbd      	addeq	r5, r7, #2
 801bd04:	787c      	ldrbeq	r4, [r7, #1]
 801bd06:	461a      	mov	r2, r3
 801bd08:	e7c9      	b.n	801bc9e <_strtol_l.isra.0+0x2e>
 801bd0a:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 801bd0e:	2b19      	cmp	r3, #25
 801bd10:	d801      	bhi.n	801bd16 <_strtol_l.isra.0+0xa6>
 801bd12:	3c37      	subs	r4, #55	; 0x37
 801bd14:	e7e2      	b.n	801bcdc <_strtol_l.isra.0+0x6c>
 801bd16:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 801bd1a:	2b19      	cmp	r3, #25
 801bd1c:	d804      	bhi.n	801bd28 <_strtol_l.isra.0+0xb8>
 801bd1e:	3c57      	subs	r4, #87	; 0x57
 801bd20:	e7dc      	b.n	801bcdc <_strtol_l.isra.0+0x6c>
 801bd22:	f04f 37ff 	mov.w	r7, #4294967295
 801bd26:	e7e5      	b.n	801bcf4 <_strtol_l.isra.0+0x84>
 801bd28:	1c7b      	adds	r3, r7, #1
 801bd2a:	d108      	bne.n	801bd3e <_strtol_l.isra.0+0xce>
 801bd2c:	2322      	movs	r3, #34	; 0x22
 801bd2e:	f8c8 3000 	str.w	r3, [r8]
 801bd32:	4608      	mov	r0, r1
 801bd34:	f1ba 0f00 	cmp.w	sl, #0
 801bd38:	d107      	bne.n	801bd4a <_strtol_l.isra.0+0xda>
 801bd3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801bd3e:	b102      	cbz	r2, 801bd42 <_strtol_l.isra.0+0xd2>
 801bd40:	4240      	negs	r0, r0
 801bd42:	f1ba 0f00 	cmp.w	sl, #0
 801bd46:	d0f8      	beq.n	801bd3a <_strtol_l.isra.0+0xca>
 801bd48:	b10f      	cbz	r7, 801bd4e <_strtol_l.isra.0+0xde>
 801bd4a:	f105 39ff 	add.w	r9, r5, #4294967295
 801bd4e:	f8ca 9000 	str.w	r9, [sl]
 801bd52:	e7f2      	b.n	801bd3a <_strtol_l.isra.0+0xca>
 801bd54:	2430      	movs	r4, #48	; 0x30
 801bd56:	2e00      	cmp	r6, #0
 801bd58:	d1af      	bne.n	801bcba <_strtol_l.isra.0+0x4a>
 801bd5a:	2608      	movs	r6, #8
 801bd5c:	e7ad      	b.n	801bcba <_strtol_l.isra.0+0x4a>
 801bd5e:	2c30      	cmp	r4, #48	; 0x30
 801bd60:	d0a3      	beq.n	801bcaa <_strtol_l.isra.0+0x3a>
 801bd62:	260a      	movs	r6, #10
 801bd64:	e7a9      	b.n	801bcba <_strtol_l.isra.0+0x4a>
	...

0801bd68 <_strtol_r>:
 801bd68:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801bd6a:	4c06      	ldr	r4, [pc, #24]	; (801bd84 <_strtol_r+0x1c>)
 801bd6c:	4d06      	ldr	r5, [pc, #24]	; (801bd88 <_strtol_r+0x20>)
 801bd6e:	6824      	ldr	r4, [r4, #0]
 801bd70:	6a24      	ldr	r4, [r4, #32]
 801bd72:	2c00      	cmp	r4, #0
 801bd74:	bf08      	it	eq
 801bd76:	462c      	moveq	r4, r5
 801bd78:	9400      	str	r4, [sp, #0]
 801bd7a:	f7ff ff79 	bl	801bc70 <_strtol_l.isra.0>
 801bd7e:	b003      	add	sp, #12
 801bd80:	bd30      	pop	{r4, r5, pc}
 801bd82:	bf00      	nop
 801bd84:	20000020 	.word	0x20000020
 801bd88:	20000084 	.word	0x20000084

0801bd8c <__swbuf_r>:
 801bd8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801bd8e:	460e      	mov	r6, r1
 801bd90:	4614      	mov	r4, r2
 801bd92:	4605      	mov	r5, r0
 801bd94:	b118      	cbz	r0, 801bd9e <__swbuf_r+0x12>
 801bd96:	6983      	ldr	r3, [r0, #24]
 801bd98:	b90b      	cbnz	r3, 801bd9e <__swbuf_r+0x12>
 801bd9a:	f7fd fff9 	bl	8019d90 <__sinit>
 801bd9e:	4b21      	ldr	r3, [pc, #132]	; (801be24 <__swbuf_r+0x98>)
 801bda0:	429c      	cmp	r4, r3
 801bda2:	d12a      	bne.n	801bdfa <__swbuf_r+0x6e>
 801bda4:	686c      	ldr	r4, [r5, #4]
 801bda6:	69a3      	ldr	r3, [r4, #24]
 801bda8:	60a3      	str	r3, [r4, #8]
 801bdaa:	89a3      	ldrh	r3, [r4, #12]
 801bdac:	071a      	lsls	r2, r3, #28
 801bdae:	d52e      	bpl.n	801be0e <__swbuf_r+0x82>
 801bdb0:	6923      	ldr	r3, [r4, #16]
 801bdb2:	b363      	cbz	r3, 801be0e <__swbuf_r+0x82>
 801bdb4:	6923      	ldr	r3, [r4, #16]
 801bdb6:	6820      	ldr	r0, [r4, #0]
 801bdb8:	1ac0      	subs	r0, r0, r3
 801bdba:	6963      	ldr	r3, [r4, #20]
 801bdbc:	b2f6      	uxtb	r6, r6
 801bdbe:	4283      	cmp	r3, r0
 801bdc0:	4637      	mov	r7, r6
 801bdc2:	dc04      	bgt.n	801bdce <__swbuf_r+0x42>
 801bdc4:	4621      	mov	r1, r4
 801bdc6:	4628      	mov	r0, r5
 801bdc8:	f000 ff30 	bl	801cc2c <_fflush_r>
 801bdcc:	bb28      	cbnz	r0, 801be1a <__swbuf_r+0x8e>
 801bdce:	68a3      	ldr	r3, [r4, #8]
 801bdd0:	3b01      	subs	r3, #1
 801bdd2:	60a3      	str	r3, [r4, #8]
 801bdd4:	6823      	ldr	r3, [r4, #0]
 801bdd6:	1c5a      	adds	r2, r3, #1
 801bdd8:	6022      	str	r2, [r4, #0]
 801bdda:	701e      	strb	r6, [r3, #0]
 801bddc:	6963      	ldr	r3, [r4, #20]
 801bdde:	3001      	adds	r0, #1
 801bde0:	4283      	cmp	r3, r0
 801bde2:	d004      	beq.n	801bdee <__swbuf_r+0x62>
 801bde4:	89a3      	ldrh	r3, [r4, #12]
 801bde6:	07db      	lsls	r3, r3, #31
 801bde8:	d519      	bpl.n	801be1e <__swbuf_r+0x92>
 801bdea:	2e0a      	cmp	r6, #10
 801bdec:	d117      	bne.n	801be1e <__swbuf_r+0x92>
 801bdee:	4621      	mov	r1, r4
 801bdf0:	4628      	mov	r0, r5
 801bdf2:	f000 ff1b 	bl	801cc2c <_fflush_r>
 801bdf6:	b190      	cbz	r0, 801be1e <__swbuf_r+0x92>
 801bdf8:	e00f      	b.n	801be1a <__swbuf_r+0x8e>
 801bdfa:	4b0b      	ldr	r3, [pc, #44]	; (801be28 <__swbuf_r+0x9c>)
 801bdfc:	429c      	cmp	r4, r3
 801bdfe:	d101      	bne.n	801be04 <__swbuf_r+0x78>
 801be00:	68ac      	ldr	r4, [r5, #8]
 801be02:	e7d0      	b.n	801bda6 <__swbuf_r+0x1a>
 801be04:	4b09      	ldr	r3, [pc, #36]	; (801be2c <__swbuf_r+0xa0>)
 801be06:	429c      	cmp	r4, r3
 801be08:	bf08      	it	eq
 801be0a:	68ec      	ldreq	r4, [r5, #12]
 801be0c:	e7cb      	b.n	801bda6 <__swbuf_r+0x1a>
 801be0e:	4621      	mov	r1, r4
 801be10:	4628      	mov	r0, r5
 801be12:	f000 f82d 	bl	801be70 <__swsetup_r>
 801be16:	2800      	cmp	r0, #0
 801be18:	d0cc      	beq.n	801bdb4 <__swbuf_r+0x28>
 801be1a:	f04f 37ff 	mov.w	r7, #4294967295
 801be1e:	4638      	mov	r0, r7
 801be20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801be22:	bf00      	nop
 801be24:	08024538 	.word	0x08024538
 801be28:	08024558 	.word	0x08024558
 801be2c:	08024518 	.word	0x08024518

0801be30 <__ascii_wctomb>:
 801be30:	b149      	cbz	r1, 801be46 <__ascii_wctomb+0x16>
 801be32:	2aff      	cmp	r2, #255	; 0xff
 801be34:	bf85      	ittet	hi
 801be36:	238a      	movhi	r3, #138	; 0x8a
 801be38:	6003      	strhi	r3, [r0, #0]
 801be3a:	700a      	strbls	r2, [r1, #0]
 801be3c:	f04f 30ff 	movhi.w	r0, #4294967295
 801be40:	bf98      	it	ls
 801be42:	2001      	movls	r0, #1
 801be44:	4770      	bx	lr
 801be46:	4608      	mov	r0, r1
 801be48:	4770      	bx	lr
	...

0801be4c <_write_r>:
 801be4c:	b538      	push	{r3, r4, r5, lr}
 801be4e:	4c07      	ldr	r4, [pc, #28]	; (801be6c <_write_r+0x20>)
 801be50:	4605      	mov	r5, r0
 801be52:	4608      	mov	r0, r1
 801be54:	4611      	mov	r1, r2
 801be56:	2200      	movs	r2, #0
 801be58:	6022      	str	r2, [r4, #0]
 801be5a:	461a      	mov	r2, r3
 801be5c:	f7e7 fe21 	bl	8003aa2 <_write>
 801be60:	1c43      	adds	r3, r0, #1
 801be62:	d102      	bne.n	801be6a <_write_r+0x1e>
 801be64:	6823      	ldr	r3, [r4, #0]
 801be66:	b103      	cbz	r3, 801be6a <_write_r+0x1e>
 801be68:	602b      	str	r3, [r5, #0]
 801be6a:	bd38      	pop	{r3, r4, r5, pc}
 801be6c:	20007cbc 	.word	0x20007cbc

0801be70 <__swsetup_r>:
 801be70:	4b32      	ldr	r3, [pc, #200]	; (801bf3c <__swsetup_r+0xcc>)
 801be72:	b570      	push	{r4, r5, r6, lr}
 801be74:	681d      	ldr	r5, [r3, #0]
 801be76:	4606      	mov	r6, r0
 801be78:	460c      	mov	r4, r1
 801be7a:	b125      	cbz	r5, 801be86 <__swsetup_r+0x16>
 801be7c:	69ab      	ldr	r3, [r5, #24]
 801be7e:	b913      	cbnz	r3, 801be86 <__swsetup_r+0x16>
 801be80:	4628      	mov	r0, r5
 801be82:	f7fd ff85 	bl	8019d90 <__sinit>
 801be86:	4b2e      	ldr	r3, [pc, #184]	; (801bf40 <__swsetup_r+0xd0>)
 801be88:	429c      	cmp	r4, r3
 801be8a:	d10f      	bne.n	801beac <__swsetup_r+0x3c>
 801be8c:	686c      	ldr	r4, [r5, #4]
 801be8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801be92:	b29a      	uxth	r2, r3
 801be94:	0715      	lsls	r5, r2, #28
 801be96:	d42c      	bmi.n	801bef2 <__swsetup_r+0x82>
 801be98:	06d0      	lsls	r0, r2, #27
 801be9a:	d411      	bmi.n	801bec0 <__swsetup_r+0x50>
 801be9c:	2209      	movs	r2, #9
 801be9e:	6032      	str	r2, [r6, #0]
 801bea0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801bea4:	81a3      	strh	r3, [r4, #12]
 801bea6:	f04f 30ff 	mov.w	r0, #4294967295
 801beaa:	e03e      	b.n	801bf2a <__swsetup_r+0xba>
 801beac:	4b25      	ldr	r3, [pc, #148]	; (801bf44 <__swsetup_r+0xd4>)
 801beae:	429c      	cmp	r4, r3
 801beb0:	d101      	bne.n	801beb6 <__swsetup_r+0x46>
 801beb2:	68ac      	ldr	r4, [r5, #8]
 801beb4:	e7eb      	b.n	801be8e <__swsetup_r+0x1e>
 801beb6:	4b24      	ldr	r3, [pc, #144]	; (801bf48 <__swsetup_r+0xd8>)
 801beb8:	429c      	cmp	r4, r3
 801beba:	bf08      	it	eq
 801bebc:	68ec      	ldreq	r4, [r5, #12]
 801bebe:	e7e6      	b.n	801be8e <__swsetup_r+0x1e>
 801bec0:	0751      	lsls	r1, r2, #29
 801bec2:	d512      	bpl.n	801beea <__swsetup_r+0x7a>
 801bec4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801bec6:	b141      	cbz	r1, 801beda <__swsetup_r+0x6a>
 801bec8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801becc:	4299      	cmp	r1, r3
 801bece:	d002      	beq.n	801bed6 <__swsetup_r+0x66>
 801bed0:	4630      	mov	r0, r6
 801bed2:	f7fe f86d 	bl	8019fb0 <_free_r>
 801bed6:	2300      	movs	r3, #0
 801bed8:	6363      	str	r3, [r4, #52]	; 0x34
 801beda:	89a3      	ldrh	r3, [r4, #12]
 801bedc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801bee0:	81a3      	strh	r3, [r4, #12]
 801bee2:	2300      	movs	r3, #0
 801bee4:	6063      	str	r3, [r4, #4]
 801bee6:	6923      	ldr	r3, [r4, #16]
 801bee8:	6023      	str	r3, [r4, #0]
 801beea:	89a3      	ldrh	r3, [r4, #12]
 801beec:	f043 0308 	orr.w	r3, r3, #8
 801bef0:	81a3      	strh	r3, [r4, #12]
 801bef2:	6923      	ldr	r3, [r4, #16]
 801bef4:	b94b      	cbnz	r3, 801bf0a <__swsetup_r+0x9a>
 801bef6:	89a3      	ldrh	r3, [r4, #12]
 801bef8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 801befc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801bf00:	d003      	beq.n	801bf0a <__swsetup_r+0x9a>
 801bf02:	4621      	mov	r1, r4
 801bf04:	4630      	mov	r0, r6
 801bf06:	f001 fa27 	bl	801d358 <__smakebuf_r>
 801bf0a:	89a2      	ldrh	r2, [r4, #12]
 801bf0c:	f012 0301 	ands.w	r3, r2, #1
 801bf10:	d00c      	beq.n	801bf2c <__swsetup_r+0xbc>
 801bf12:	2300      	movs	r3, #0
 801bf14:	60a3      	str	r3, [r4, #8]
 801bf16:	6963      	ldr	r3, [r4, #20]
 801bf18:	425b      	negs	r3, r3
 801bf1a:	61a3      	str	r3, [r4, #24]
 801bf1c:	6923      	ldr	r3, [r4, #16]
 801bf1e:	b953      	cbnz	r3, 801bf36 <__swsetup_r+0xc6>
 801bf20:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801bf24:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 801bf28:	d1ba      	bne.n	801bea0 <__swsetup_r+0x30>
 801bf2a:	bd70      	pop	{r4, r5, r6, pc}
 801bf2c:	0792      	lsls	r2, r2, #30
 801bf2e:	bf58      	it	pl
 801bf30:	6963      	ldrpl	r3, [r4, #20]
 801bf32:	60a3      	str	r3, [r4, #8]
 801bf34:	e7f2      	b.n	801bf1c <__swsetup_r+0xac>
 801bf36:	2000      	movs	r0, #0
 801bf38:	e7f7      	b.n	801bf2a <__swsetup_r+0xba>
 801bf3a:	bf00      	nop
 801bf3c:	20000020 	.word	0x20000020
 801bf40:	08024538 	.word	0x08024538
 801bf44:	08024558 	.word	0x08024558
 801bf48:	08024518 	.word	0x08024518

0801bf4c <_close_r>:
 801bf4c:	b538      	push	{r3, r4, r5, lr}
 801bf4e:	4c06      	ldr	r4, [pc, #24]	; (801bf68 <_close_r+0x1c>)
 801bf50:	2300      	movs	r3, #0
 801bf52:	4605      	mov	r5, r0
 801bf54:	4608      	mov	r0, r1
 801bf56:	6023      	str	r3, [r4, #0]
 801bf58:	f7e7 fdbf 	bl	8003ada <_close>
 801bf5c:	1c43      	adds	r3, r0, #1
 801bf5e:	d102      	bne.n	801bf66 <_close_r+0x1a>
 801bf60:	6823      	ldr	r3, [r4, #0]
 801bf62:	b103      	cbz	r3, 801bf66 <_close_r+0x1a>
 801bf64:	602b      	str	r3, [r5, #0]
 801bf66:	bd38      	pop	{r3, r4, r5, pc}
 801bf68:	20007cbc 	.word	0x20007cbc

0801bf6c <quorem>:
 801bf6c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801bf70:	6903      	ldr	r3, [r0, #16]
 801bf72:	690c      	ldr	r4, [r1, #16]
 801bf74:	42a3      	cmp	r3, r4
 801bf76:	4680      	mov	r8, r0
 801bf78:	f2c0 8082 	blt.w	801c080 <quorem+0x114>
 801bf7c:	3c01      	subs	r4, #1
 801bf7e:	f101 0714 	add.w	r7, r1, #20
 801bf82:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 801bf86:	f100 0614 	add.w	r6, r0, #20
 801bf8a:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 801bf8e:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 801bf92:	eb06 030c 	add.w	r3, r6, ip
 801bf96:	3501      	adds	r5, #1
 801bf98:	eb07 090c 	add.w	r9, r7, ip
 801bf9c:	9301      	str	r3, [sp, #4]
 801bf9e:	fbb0 f5f5 	udiv	r5, r0, r5
 801bfa2:	b395      	cbz	r5, 801c00a <quorem+0x9e>
 801bfa4:	f04f 0a00 	mov.w	sl, #0
 801bfa8:	4638      	mov	r0, r7
 801bfaa:	46b6      	mov	lr, r6
 801bfac:	46d3      	mov	fp, sl
 801bfae:	f850 2b04 	ldr.w	r2, [r0], #4
 801bfb2:	b293      	uxth	r3, r2
 801bfb4:	fb05 a303 	mla	r3, r5, r3, sl
 801bfb8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801bfbc:	b29b      	uxth	r3, r3
 801bfbe:	ebab 0303 	sub.w	r3, fp, r3
 801bfc2:	0c12      	lsrs	r2, r2, #16
 801bfc4:	f8de b000 	ldr.w	fp, [lr]
 801bfc8:	fb05 a202 	mla	r2, r5, r2, sl
 801bfcc:	fa13 f38b 	uxtah	r3, r3, fp
 801bfd0:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 801bfd4:	fa1f fb82 	uxth.w	fp, r2
 801bfd8:	f8de 2000 	ldr.w	r2, [lr]
 801bfdc:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 801bfe0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801bfe4:	b29b      	uxth	r3, r3
 801bfe6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801bfea:	4581      	cmp	r9, r0
 801bfec:	ea4f 4b22 	mov.w	fp, r2, asr #16
 801bff0:	f84e 3b04 	str.w	r3, [lr], #4
 801bff4:	d2db      	bcs.n	801bfae <quorem+0x42>
 801bff6:	f856 300c 	ldr.w	r3, [r6, ip]
 801bffa:	b933      	cbnz	r3, 801c00a <quorem+0x9e>
 801bffc:	9b01      	ldr	r3, [sp, #4]
 801bffe:	3b04      	subs	r3, #4
 801c000:	429e      	cmp	r6, r3
 801c002:	461a      	mov	r2, r3
 801c004:	d330      	bcc.n	801c068 <quorem+0xfc>
 801c006:	f8c8 4010 	str.w	r4, [r8, #16]
 801c00a:	4640      	mov	r0, r8
 801c00c:	f001 fc38 	bl	801d880 <__mcmp>
 801c010:	2800      	cmp	r0, #0
 801c012:	db25      	blt.n	801c060 <quorem+0xf4>
 801c014:	3501      	adds	r5, #1
 801c016:	4630      	mov	r0, r6
 801c018:	f04f 0c00 	mov.w	ip, #0
 801c01c:	f857 2b04 	ldr.w	r2, [r7], #4
 801c020:	f8d0 e000 	ldr.w	lr, [r0]
 801c024:	b293      	uxth	r3, r2
 801c026:	ebac 0303 	sub.w	r3, ip, r3
 801c02a:	0c12      	lsrs	r2, r2, #16
 801c02c:	fa13 f38e 	uxtah	r3, r3, lr
 801c030:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 801c034:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801c038:	b29b      	uxth	r3, r3
 801c03a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801c03e:	45b9      	cmp	r9, r7
 801c040:	ea4f 4c22 	mov.w	ip, r2, asr #16
 801c044:	f840 3b04 	str.w	r3, [r0], #4
 801c048:	d2e8      	bcs.n	801c01c <quorem+0xb0>
 801c04a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 801c04e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 801c052:	b92a      	cbnz	r2, 801c060 <quorem+0xf4>
 801c054:	3b04      	subs	r3, #4
 801c056:	429e      	cmp	r6, r3
 801c058:	461a      	mov	r2, r3
 801c05a:	d30b      	bcc.n	801c074 <quorem+0x108>
 801c05c:	f8c8 4010 	str.w	r4, [r8, #16]
 801c060:	4628      	mov	r0, r5
 801c062:	b003      	add	sp, #12
 801c064:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c068:	6812      	ldr	r2, [r2, #0]
 801c06a:	3b04      	subs	r3, #4
 801c06c:	2a00      	cmp	r2, #0
 801c06e:	d1ca      	bne.n	801c006 <quorem+0x9a>
 801c070:	3c01      	subs	r4, #1
 801c072:	e7c5      	b.n	801c000 <quorem+0x94>
 801c074:	6812      	ldr	r2, [r2, #0]
 801c076:	3b04      	subs	r3, #4
 801c078:	2a00      	cmp	r2, #0
 801c07a:	d1ef      	bne.n	801c05c <quorem+0xf0>
 801c07c:	3c01      	subs	r4, #1
 801c07e:	e7ea      	b.n	801c056 <quorem+0xea>
 801c080:	2000      	movs	r0, #0
 801c082:	e7ee      	b.n	801c062 <quorem+0xf6>
 801c084:	0000      	movs	r0, r0
	...

0801c088 <_dtoa_r>:
 801c088:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c08c:	ec57 6b10 	vmov	r6, r7, d0
 801c090:	b095      	sub	sp, #84	; 0x54
 801c092:	6a45      	ldr	r5, [r0, #36]	; 0x24
 801c094:	9108      	str	r1, [sp, #32]
 801c096:	4604      	mov	r4, r0
 801c098:	920a      	str	r2, [sp, #40]	; 0x28
 801c09a:	9311      	str	r3, [sp, #68]	; 0x44
 801c09c:	f8dd 8078 	ldr.w	r8, [sp, #120]	; 0x78
 801c0a0:	e9cd 6702 	strd	r6, r7, [sp, #8]
 801c0a4:	b93d      	cbnz	r5, 801c0b6 <_dtoa_r+0x2e>
 801c0a6:	2010      	movs	r0, #16
 801c0a8:	f7fd ff24 	bl	8019ef4 <malloc>
 801c0ac:	6260      	str	r0, [r4, #36]	; 0x24
 801c0ae:	e9c0 5501 	strd	r5, r5, [r0, #4]
 801c0b2:	6005      	str	r5, [r0, #0]
 801c0b4:	60c5      	str	r5, [r0, #12]
 801c0b6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801c0b8:	6819      	ldr	r1, [r3, #0]
 801c0ba:	b151      	cbz	r1, 801c0d2 <_dtoa_r+0x4a>
 801c0bc:	685a      	ldr	r2, [r3, #4]
 801c0be:	604a      	str	r2, [r1, #4]
 801c0c0:	2301      	movs	r3, #1
 801c0c2:	4093      	lsls	r3, r2
 801c0c4:	608b      	str	r3, [r1, #8]
 801c0c6:	4620      	mov	r0, r4
 801c0c8:	f001 f9ba 	bl	801d440 <_Bfree>
 801c0cc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801c0ce:	2200      	movs	r2, #0
 801c0d0:	601a      	str	r2, [r3, #0]
 801c0d2:	1e3b      	subs	r3, r7, #0
 801c0d4:	bfb9      	ittee	lt
 801c0d6:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 801c0da:	9303      	strlt	r3, [sp, #12]
 801c0dc:	2300      	movge	r3, #0
 801c0de:	f8c8 3000 	strge.w	r3, [r8]
 801c0e2:	9d03      	ldr	r5, [sp, #12]
 801c0e4:	4bac      	ldr	r3, [pc, #688]	; (801c398 <_dtoa_r+0x310>)
 801c0e6:	bfbc      	itt	lt
 801c0e8:	2201      	movlt	r2, #1
 801c0ea:	f8c8 2000 	strlt.w	r2, [r8]
 801c0ee:	43ab      	bics	r3, r5
 801c0f0:	d11b      	bne.n	801c12a <_dtoa_r+0xa2>
 801c0f2:	9a11      	ldr	r2, [sp, #68]	; 0x44
 801c0f4:	f242 730f 	movw	r3, #9999	; 0x270f
 801c0f8:	6013      	str	r3, [r2, #0]
 801c0fa:	9b02      	ldr	r3, [sp, #8]
 801c0fc:	b923      	cbnz	r3, 801c108 <_dtoa_r+0x80>
 801c0fe:	f3c5 0513 	ubfx	r5, r5, #0, #20
 801c102:	2d00      	cmp	r5, #0
 801c104:	f000 84dd 	beq.w	801cac2 <_dtoa_r+0xa3a>
 801c108:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 801c10a:	b953      	cbnz	r3, 801c122 <_dtoa_r+0x9a>
 801c10c:	4ba3      	ldr	r3, [pc, #652]	; (801c39c <_dtoa_r+0x314>)
 801c10e:	e020      	b.n	801c152 <_dtoa_r+0xca>
 801c110:	4ba3      	ldr	r3, [pc, #652]	; (801c3a0 <_dtoa_r+0x318>)
 801c112:	9304      	str	r3, [sp, #16]
 801c114:	3308      	adds	r3, #8
 801c116:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 801c118:	6013      	str	r3, [r2, #0]
 801c11a:	9804      	ldr	r0, [sp, #16]
 801c11c:	b015      	add	sp, #84	; 0x54
 801c11e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c122:	4b9e      	ldr	r3, [pc, #632]	; (801c39c <_dtoa_r+0x314>)
 801c124:	9304      	str	r3, [sp, #16]
 801c126:	3303      	adds	r3, #3
 801c128:	e7f5      	b.n	801c116 <_dtoa_r+0x8e>
 801c12a:	ed9d 7b02 	vldr	d7, [sp, #8]
 801c12e:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801c132:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c136:	ed8d 7b04 	vstr	d7, [sp, #16]
 801c13a:	d10c      	bne.n	801c156 <_dtoa_r+0xce>
 801c13c:	9a11      	ldr	r2, [sp, #68]	; 0x44
 801c13e:	2301      	movs	r3, #1
 801c140:	6013      	str	r3, [r2, #0]
 801c142:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 801c144:	2b00      	cmp	r3, #0
 801c146:	f000 84b9 	beq.w	801cabc <_dtoa_r+0xa34>
 801c14a:	4b96      	ldr	r3, [pc, #600]	; (801c3a4 <_dtoa_r+0x31c>)
 801c14c:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 801c14e:	6013      	str	r3, [r2, #0]
 801c150:	3b01      	subs	r3, #1
 801c152:	9304      	str	r3, [sp, #16]
 801c154:	e7e1      	b.n	801c11a <_dtoa_r+0x92>
 801c156:	a913      	add	r1, sp, #76	; 0x4c
 801c158:	aa12      	add	r2, sp, #72	; 0x48
 801c15a:	ed9d 0b04 	vldr	d0, [sp, #16]
 801c15e:	4620      	mov	r0, r4
 801c160:	f001 fc7c 	bl	801da5c <__d2b>
 801c164:	f3c5 560a 	ubfx	r6, r5, #20, #11
 801c168:	9001      	str	r0, [sp, #4]
 801c16a:	9912      	ldr	r1, [sp, #72]	; 0x48
 801c16c:	2e00      	cmp	r6, #0
 801c16e:	d046      	beq.n	801c1fe <_dtoa_r+0x176>
 801c170:	9805      	ldr	r0, [sp, #20]
 801c172:	f3c0 0013 	ubfx	r0, r0, #0, #20
 801c176:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801c17a:	f040 537f 	orr.w	r3, r0, #1069547520	; 0x3fc00000
 801c17e:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 801c182:	f2a6 3aff 	subw	sl, r6, #1023	; 0x3ff
 801c186:	2700      	movs	r7, #0
 801c188:	ee07 aa90 	vmov	s15, sl
 801c18c:	ec43 2b16 	vmov	d6, r2, r3
 801c190:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 801c194:	ed9f 4b7a 	vldr	d4, [pc, #488]	; 801c380 <_dtoa_r+0x2f8>
 801c198:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 801c19c:	ee36 7b47 	vsub.f64	d7, d6, d7
 801c1a0:	ed9f 6b79 	vldr	d6, [pc, #484]	; 801c388 <_dtoa_r+0x300>
 801c1a4:	eea7 6b04 	vfma.f64	d6, d7, d4
 801c1a8:	eeb0 7b46 	vmov.f64	d7, d6
 801c1ac:	ed9f 6b78 	vldr	d6, [pc, #480]	; 801c390 <_dtoa_r+0x308>
 801c1b0:	eea5 7b06 	vfma.f64	d7, d5, d6
 801c1b4:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 801c1b8:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 801c1bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c1c0:	ee16 ba90 	vmov	fp, s13
 801c1c4:	d508      	bpl.n	801c1d8 <_dtoa_r+0x150>
 801c1c6:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 801c1ca:	eeb4 6b47 	vcmp.f64	d6, d7
 801c1ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c1d2:	bf18      	it	ne
 801c1d4:	f10b 3bff 	addne.w	fp, fp, #4294967295
 801c1d8:	f1bb 0f16 	cmp.w	fp, #22
 801c1dc:	d834      	bhi.n	801c248 <_dtoa_r+0x1c0>
 801c1de:	4b72      	ldr	r3, [pc, #456]	; (801c3a8 <_dtoa_r+0x320>)
 801c1e0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 801c1e4:	ed93 7b00 	vldr	d7, [r3]
 801c1e8:	ed9d 6b02 	vldr	d6, [sp, #8]
 801c1ec:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801c1f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c1f4:	dd01      	ble.n	801c1fa <_dtoa_r+0x172>
 801c1f6:	f10b 3bff 	add.w	fp, fp, #4294967295
 801c1fa:	2300      	movs	r3, #0
 801c1fc:	e025      	b.n	801c24a <_dtoa_r+0x1c2>
 801c1fe:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 801c200:	eb01 0a03 	add.w	sl, r1, r3
 801c204:	f20a 4332 	addw	r3, sl, #1074	; 0x432
 801c208:	2b20      	cmp	r3, #32
 801c20a:	dd17      	ble.n	801c23c <_dtoa_r+0x1b4>
 801c20c:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 801c210:	9a02      	ldr	r2, [sp, #8]
 801c212:	409d      	lsls	r5, r3
 801c214:	f20a 4312 	addw	r3, sl, #1042	; 0x412
 801c218:	fa22 f303 	lsr.w	r3, r2, r3
 801c21c:	432b      	orrs	r3, r5
 801c21e:	ee07 3a90 	vmov	s15, r3
 801c222:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 801c226:	f10a 3aff 	add.w	sl, sl, #4294967295
 801c22a:	ed8d 7b04 	vstr	d7, [sp, #16]
 801c22e:	9805      	ldr	r0, [sp, #20]
 801c230:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801c234:	2701      	movs	r7, #1
 801c236:	f1a0 73f8 	sub.w	r3, r0, #32505856	; 0x1f00000
 801c23a:	e7a5      	b.n	801c188 <_dtoa_r+0x100>
 801c23c:	9a02      	ldr	r2, [sp, #8]
 801c23e:	f1c3 0320 	rsb	r3, r3, #32
 801c242:	fa02 f303 	lsl.w	r3, r2, r3
 801c246:	e7ea      	b.n	801c21e <_dtoa_r+0x196>
 801c248:	2301      	movs	r3, #1
 801c24a:	eba1 0a0a 	sub.w	sl, r1, sl
 801c24e:	9310      	str	r3, [sp, #64]	; 0x40
 801c250:	f1ba 0301 	subs.w	r3, sl, #1
 801c254:	9307      	str	r3, [sp, #28]
 801c256:	bf43      	ittte	mi
 801c258:	2300      	movmi	r3, #0
 801c25a:	f1ca 0a01 	rsbmi	sl, sl, #1
 801c25e:	9307      	strmi	r3, [sp, #28]
 801c260:	f04f 0a00 	movpl.w	sl, #0
 801c264:	f1bb 0f00 	cmp.w	fp, #0
 801c268:	db19      	blt.n	801c29e <_dtoa_r+0x216>
 801c26a:	9b07      	ldr	r3, [sp, #28]
 801c26c:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 801c270:	445b      	add	r3, fp
 801c272:	9307      	str	r3, [sp, #28]
 801c274:	f04f 0800 	mov.w	r8, #0
 801c278:	9b08      	ldr	r3, [sp, #32]
 801c27a:	2b09      	cmp	r3, #9
 801c27c:	d866      	bhi.n	801c34c <_dtoa_r+0x2c4>
 801c27e:	2b05      	cmp	r3, #5
 801c280:	bfc4      	itt	gt
 801c282:	3b04      	subgt	r3, #4
 801c284:	9308      	strgt	r3, [sp, #32]
 801c286:	9b08      	ldr	r3, [sp, #32]
 801c288:	f1a3 0302 	sub.w	r3, r3, #2
 801c28c:	bfcc      	ite	gt
 801c28e:	2500      	movgt	r5, #0
 801c290:	2501      	movle	r5, #1
 801c292:	2b03      	cmp	r3, #3
 801c294:	d866      	bhi.n	801c364 <_dtoa_r+0x2dc>
 801c296:	e8df f003 	tbb	[pc, r3]
 801c29a:	5755      	.short	0x5755
 801c29c:	4909      	.short	0x4909
 801c29e:	2300      	movs	r3, #0
 801c2a0:	ebaa 0a0b 	sub.w	sl, sl, fp
 801c2a4:	f1cb 0800 	rsb	r8, fp, #0
 801c2a8:	930b      	str	r3, [sp, #44]	; 0x2c
 801c2aa:	e7e5      	b.n	801c278 <_dtoa_r+0x1f0>
 801c2ac:	2301      	movs	r3, #1
 801c2ae:	9309      	str	r3, [sp, #36]	; 0x24
 801c2b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801c2b2:	2b00      	cmp	r3, #0
 801c2b4:	dd59      	ble.n	801c36a <_dtoa_r+0x2e2>
 801c2b6:	9306      	str	r3, [sp, #24]
 801c2b8:	4699      	mov	r9, r3
 801c2ba:	6a66      	ldr	r6, [r4, #36]	; 0x24
 801c2bc:	2200      	movs	r2, #0
 801c2be:	6072      	str	r2, [r6, #4]
 801c2c0:	2204      	movs	r2, #4
 801c2c2:	f102 0014 	add.w	r0, r2, #20
 801c2c6:	4298      	cmp	r0, r3
 801c2c8:	6871      	ldr	r1, [r6, #4]
 801c2ca:	d953      	bls.n	801c374 <_dtoa_r+0x2ec>
 801c2cc:	4620      	mov	r0, r4
 801c2ce:	f001 f883 	bl	801d3d8 <_Balloc>
 801c2d2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801c2d4:	6030      	str	r0, [r6, #0]
 801c2d6:	681b      	ldr	r3, [r3, #0]
 801c2d8:	9304      	str	r3, [sp, #16]
 801c2da:	f1b9 0f0e 	cmp.w	r9, #14
 801c2de:	f200 80c2 	bhi.w	801c466 <_dtoa_r+0x3de>
 801c2e2:	2d00      	cmp	r5, #0
 801c2e4:	f000 80bf 	beq.w	801c466 <_dtoa_r+0x3de>
 801c2e8:	ed9d 7b02 	vldr	d7, [sp, #8]
 801c2ec:	f1bb 0f00 	cmp.w	fp, #0
 801c2f0:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 801c2f4:	f340 80e6 	ble.w	801c4c4 <_dtoa_r+0x43c>
 801c2f8:	4a2b      	ldr	r2, [pc, #172]	; (801c3a8 <_dtoa_r+0x320>)
 801c2fa:	f00b 030f 	and.w	r3, fp, #15
 801c2fe:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 801c302:	ed93 7b00 	vldr	d7, [r3]
 801c306:	ea4f 132b 	mov.w	r3, fp, asr #4
 801c30a:	06da      	lsls	r2, r3, #27
 801c30c:	f140 80d8 	bpl.w	801c4c0 <_dtoa_r+0x438>
 801c310:	4a26      	ldr	r2, [pc, #152]	; (801c3ac <_dtoa_r+0x324>)
 801c312:	ed9d 5b0e 	vldr	d5, [sp, #56]	; 0x38
 801c316:	ed92 6b08 	vldr	d6, [r2, #32]
 801c31a:	ee85 6b06 	vdiv.f64	d6, d5, d6
 801c31e:	ed8d 6b02 	vstr	d6, [sp, #8]
 801c322:	f003 030f 	and.w	r3, r3, #15
 801c326:	2203      	movs	r2, #3
 801c328:	4920      	ldr	r1, [pc, #128]	; (801c3ac <_dtoa_r+0x324>)
 801c32a:	e04a      	b.n	801c3c2 <_dtoa_r+0x33a>
 801c32c:	2301      	movs	r3, #1
 801c32e:	9309      	str	r3, [sp, #36]	; 0x24
 801c330:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801c332:	445b      	add	r3, fp
 801c334:	f103 0901 	add.w	r9, r3, #1
 801c338:	9306      	str	r3, [sp, #24]
 801c33a:	464b      	mov	r3, r9
 801c33c:	2b01      	cmp	r3, #1
 801c33e:	bfb8      	it	lt
 801c340:	2301      	movlt	r3, #1
 801c342:	e7ba      	b.n	801c2ba <_dtoa_r+0x232>
 801c344:	2300      	movs	r3, #0
 801c346:	e7b2      	b.n	801c2ae <_dtoa_r+0x226>
 801c348:	2300      	movs	r3, #0
 801c34a:	e7f0      	b.n	801c32e <_dtoa_r+0x2a6>
 801c34c:	2501      	movs	r5, #1
 801c34e:	2300      	movs	r3, #0
 801c350:	e9cd 3508 	strd	r3, r5, [sp, #32]
 801c354:	f04f 33ff 	mov.w	r3, #4294967295
 801c358:	9306      	str	r3, [sp, #24]
 801c35a:	4699      	mov	r9, r3
 801c35c:	2200      	movs	r2, #0
 801c35e:	2312      	movs	r3, #18
 801c360:	920a      	str	r2, [sp, #40]	; 0x28
 801c362:	e7aa      	b.n	801c2ba <_dtoa_r+0x232>
 801c364:	2301      	movs	r3, #1
 801c366:	9309      	str	r3, [sp, #36]	; 0x24
 801c368:	e7f4      	b.n	801c354 <_dtoa_r+0x2cc>
 801c36a:	2301      	movs	r3, #1
 801c36c:	9306      	str	r3, [sp, #24]
 801c36e:	4699      	mov	r9, r3
 801c370:	461a      	mov	r2, r3
 801c372:	e7f5      	b.n	801c360 <_dtoa_r+0x2d8>
 801c374:	3101      	adds	r1, #1
 801c376:	6071      	str	r1, [r6, #4]
 801c378:	0052      	lsls	r2, r2, #1
 801c37a:	e7a2      	b.n	801c2c2 <_dtoa_r+0x23a>
 801c37c:	f3af 8000 	nop.w
 801c380:	636f4361 	.word	0x636f4361
 801c384:	3fd287a7 	.word	0x3fd287a7
 801c388:	8b60c8b3 	.word	0x8b60c8b3
 801c38c:	3fc68a28 	.word	0x3fc68a28
 801c390:	509f79fb 	.word	0x509f79fb
 801c394:	3fd34413 	.word	0x3fd34413
 801c398:	7ff00000 	.word	0x7ff00000
 801c39c:	0802471a 	.word	0x0802471a
 801c3a0:	08024711 	.word	0x08024711
 801c3a4:	08024597 	.word	0x08024597
 801c3a8:	08024748 	.word	0x08024748
 801c3ac:	08024720 	.word	0x08024720
 801c3b0:	07de      	lsls	r6, r3, #31
 801c3b2:	d504      	bpl.n	801c3be <_dtoa_r+0x336>
 801c3b4:	ed91 6b00 	vldr	d6, [r1]
 801c3b8:	3201      	adds	r2, #1
 801c3ba:	ee27 7b06 	vmul.f64	d7, d7, d6
 801c3be:	105b      	asrs	r3, r3, #1
 801c3c0:	3108      	adds	r1, #8
 801c3c2:	2b00      	cmp	r3, #0
 801c3c4:	d1f4      	bne.n	801c3b0 <_dtoa_r+0x328>
 801c3c6:	ed9d 6b02 	vldr	d6, [sp, #8]
 801c3ca:	ee86 7b07 	vdiv.f64	d7, d6, d7
 801c3ce:	ed8d 7b02 	vstr	d7, [sp, #8]
 801c3d2:	9b10      	ldr	r3, [sp, #64]	; 0x40
 801c3d4:	2b00      	cmp	r3, #0
 801c3d6:	f000 80a7 	beq.w	801c528 <_dtoa_r+0x4a0>
 801c3da:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 801c3de:	ed9d 7b02 	vldr	d7, [sp, #8]
 801c3e2:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801c3e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c3ea:	f140 809d 	bpl.w	801c528 <_dtoa_r+0x4a0>
 801c3ee:	f1b9 0f00 	cmp.w	r9, #0
 801c3f2:	f000 8099 	beq.w	801c528 <_dtoa_r+0x4a0>
 801c3f6:	9b06      	ldr	r3, [sp, #24]
 801c3f8:	2b00      	cmp	r3, #0
 801c3fa:	dd30      	ble.n	801c45e <_dtoa_r+0x3d6>
 801c3fc:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 801c400:	ee27 7b06 	vmul.f64	d7, d7, d6
 801c404:	ed8d 7b02 	vstr	d7, [sp, #8]
 801c408:	9d06      	ldr	r5, [sp, #24]
 801c40a:	f10b 33ff 	add.w	r3, fp, #4294967295
 801c40e:	3201      	adds	r2, #1
 801c410:	ed9d 6b02 	vldr	d6, [sp, #8]
 801c414:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 801c418:	ee07 2a90 	vmov	s15, r2
 801c41c:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801c420:	eea7 5b06 	vfma.f64	d5, d7, d6
 801c424:	ed8d 5b02 	vstr	d5, [sp, #8]
 801c428:	9a03      	ldr	r2, [sp, #12]
 801c42a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801c42e:	f1a2 7150 	sub.w	r1, r2, #54525952	; 0x3400000
 801c432:	2d00      	cmp	r5, #0
 801c434:	d17b      	bne.n	801c52e <_dtoa_r+0x4a6>
 801c436:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 801c43a:	ee36 6b47 	vsub.f64	d6, d6, d7
 801c43e:	ec41 0b17 	vmov	d7, r0, r1
 801c442:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801c446:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c44a:	f300 8253 	bgt.w	801c8f4 <_dtoa_r+0x86c>
 801c44e:	eeb1 7b47 	vneg.f64	d7, d7
 801c452:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801c456:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c45a:	f100 8249 	bmi.w	801c8f0 <_dtoa_r+0x868>
 801c45e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 801c462:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801c466:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 801c468:	2b00      	cmp	r3, #0
 801c46a:	f2c0 8119 	blt.w	801c6a0 <_dtoa_r+0x618>
 801c46e:	f1bb 0f0e 	cmp.w	fp, #14
 801c472:	f300 8115 	bgt.w	801c6a0 <_dtoa_r+0x618>
 801c476:	4bc3      	ldr	r3, [pc, #780]	; (801c784 <_dtoa_r+0x6fc>)
 801c478:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 801c47c:	ed93 6b00 	vldr	d6, [r3]
 801c480:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801c482:	2b00      	cmp	r3, #0
 801c484:	f280 80ba 	bge.w	801c5fc <_dtoa_r+0x574>
 801c488:	f1b9 0f00 	cmp.w	r9, #0
 801c48c:	f300 80b6 	bgt.w	801c5fc <_dtoa_r+0x574>
 801c490:	f040 822d 	bne.w	801c8ee <_dtoa_r+0x866>
 801c494:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 801c498:	ee26 6b07 	vmul.f64	d6, d6, d7
 801c49c:	ed9d 7b02 	vldr	d7, [sp, #8]
 801c4a0:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801c4a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c4a8:	464d      	mov	r5, r9
 801c4aa:	464f      	mov	r7, r9
 801c4ac:	f280 8204 	bge.w	801c8b8 <_dtoa_r+0x830>
 801c4b0:	9b04      	ldr	r3, [sp, #16]
 801c4b2:	9a04      	ldr	r2, [sp, #16]
 801c4b4:	1c5e      	adds	r6, r3, #1
 801c4b6:	2331      	movs	r3, #49	; 0x31
 801c4b8:	7013      	strb	r3, [r2, #0]
 801c4ba:	f10b 0b01 	add.w	fp, fp, #1
 801c4be:	e1ff      	b.n	801c8c0 <_dtoa_r+0x838>
 801c4c0:	2202      	movs	r2, #2
 801c4c2:	e731      	b.n	801c328 <_dtoa_r+0x2a0>
 801c4c4:	d02e      	beq.n	801c524 <_dtoa_r+0x49c>
 801c4c6:	f1cb 0300 	rsb	r3, fp, #0
 801c4ca:	4aae      	ldr	r2, [pc, #696]	; (801c784 <_dtoa_r+0x6fc>)
 801c4cc:	f003 010f 	and.w	r1, r3, #15
 801c4d0:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 801c4d4:	ed92 7b00 	vldr	d7, [r2]
 801c4d8:	ed9d 6b0e 	vldr	d6, [sp, #56]	; 0x38
 801c4dc:	ee26 7b07 	vmul.f64	d7, d6, d7
 801c4e0:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 801c4e4:	e9dd 120c 	ldrd	r1, r2, [sp, #48]	; 0x30
 801c4e8:	e9cd 1202 	strd	r1, r2, [sp, #8]
 801c4ec:	49a6      	ldr	r1, [pc, #664]	; (801c788 <_dtoa_r+0x700>)
 801c4ee:	111b      	asrs	r3, r3, #4
 801c4f0:	2000      	movs	r0, #0
 801c4f2:	2202      	movs	r2, #2
 801c4f4:	b93b      	cbnz	r3, 801c506 <_dtoa_r+0x47e>
 801c4f6:	2800      	cmp	r0, #0
 801c4f8:	f43f af6b 	beq.w	801c3d2 <_dtoa_r+0x34a>
 801c4fc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 801c500:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801c504:	e765      	b.n	801c3d2 <_dtoa_r+0x34a>
 801c506:	07dd      	lsls	r5, r3, #31
 801c508:	d509      	bpl.n	801c51e <_dtoa_r+0x496>
 801c50a:	ed9d 6b0c 	vldr	d6, [sp, #48]	; 0x30
 801c50e:	ed91 7b00 	vldr	d7, [r1]
 801c512:	ee26 7b07 	vmul.f64	d7, d6, d7
 801c516:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 801c51a:	3201      	adds	r2, #1
 801c51c:	2001      	movs	r0, #1
 801c51e:	105b      	asrs	r3, r3, #1
 801c520:	3108      	adds	r1, #8
 801c522:	e7e7      	b.n	801c4f4 <_dtoa_r+0x46c>
 801c524:	2202      	movs	r2, #2
 801c526:	e754      	b.n	801c3d2 <_dtoa_r+0x34a>
 801c528:	465b      	mov	r3, fp
 801c52a:	464d      	mov	r5, r9
 801c52c:	e770      	b.n	801c410 <_dtoa_r+0x388>
 801c52e:	4a95      	ldr	r2, [pc, #596]	; (801c784 <_dtoa_r+0x6fc>)
 801c530:	eb02 02c5 	add.w	r2, r2, r5, lsl #3
 801c534:	ed12 4b02 	vldr	d4, [r2, #-8]
 801c538:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801c53a:	ec41 0b17 	vmov	d7, r0, r1
 801c53e:	b35a      	cbz	r2, 801c598 <_dtoa_r+0x510>
 801c540:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 801c544:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 801c548:	9e04      	ldr	r6, [sp, #16]
 801c54a:	ee83 5b04 	vdiv.f64	d5, d3, d4
 801c54e:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 801c552:	ee35 7b47 	vsub.f64	d7, d5, d7
 801c556:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 801c55a:	ee14 2a90 	vmov	r2, s9
 801c55e:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 801c562:	3230      	adds	r2, #48	; 0x30
 801c564:	ee36 6b45 	vsub.f64	d6, d6, d5
 801c568:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801c56c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c570:	f806 2b01 	strb.w	r2, [r6], #1
 801c574:	d43b      	bmi.n	801c5ee <_dtoa_r+0x566>
 801c576:	ee32 5b46 	vsub.f64	d5, d2, d6
 801c57a:	eeb4 5bc7 	vcmpe.f64	d5, d7
 801c57e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c582:	d472      	bmi.n	801c66a <_dtoa_r+0x5e2>
 801c584:	9a04      	ldr	r2, [sp, #16]
 801c586:	1ab2      	subs	r2, r6, r2
 801c588:	4295      	cmp	r5, r2
 801c58a:	f77f af68 	ble.w	801c45e <_dtoa_r+0x3d6>
 801c58e:	ee27 7b03 	vmul.f64	d7, d7, d3
 801c592:	ee26 6b03 	vmul.f64	d6, d6, d3
 801c596:	e7de      	b.n	801c556 <_dtoa_r+0x4ce>
 801c598:	9a04      	ldr	r2, [sp, #16]
 801c59a:	ee24 7b07 	vmul.f64	d7, d4, d7
 801c59e:	1956      	adds	r6, r2, r5
 801c5a0:	4611      	mov	r1, r2
 801c5a2:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 801c5a6:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 801c5aa:	ee14 2a90 	vmov	r2, s9
 801c5ae:	3230      	adds	r2, #48	; 0x30
 801c5b0:	f801 2b01 	strb.w	r2, [r1], #1
 801c5b4:	42b1      	cmp	r1, r6
 801c5b6:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 801c5ba:	ee36 6b45 	vsub.f64	d6, d6, d5
 801c5be:	d11a      	bne.n	801c5f6 <_dtoa_r+0x56e>
 801c5c0:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 801c5c4:	ee37 4b05 	vadd.f64	d4, d7, d5
 801c5c8:	eeb4 6bc4 	vcmpe.f64	d6, d4
 801c5cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c5d0:	dc4b      	bgt.n	801c66a <_dtoa_r+0x5e2>
 801c5d2:	ee35 7b47 	vsub.f64	d7, d5, d7
 801c5d6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801c5da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c5de:	f57f af3e 	bpl.w	801c45e <_dtoa_r+0x3d6>
 801c5e2:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 801c5e6:	2a30      	cmp	r2, #48	; 0x30
 801c5e8:	f106 31ff 	add.w	r1, r6, #4294967295
 801c5ec:	d001      	beq.n	801c5f2 <_dtoa_r+0x56a>
 801c5ee:	469b      	mov	fp, r3
 801c5f0:	e02a      	b.n	801c648 <_dtoa_r+0x5c0>
 801c5f2:	460e      	mov	r6, r1
 801c5f4:	e7f5      	b.n	801c5e2 <_dtoa_r+0x55a>
 801c5f6:	ee26 6b03 	vmul.f64	d6, d6, d3
 801c5fa:	e7d4      	b.n	801c5a6 <_dtoa_r+0x51e>
 801c5fc:	ed9d 7b02 	vldr	d7, [sp, #8]
 801c600:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 801c604:	9e04      	ldr	r6, [sp, #16]
 801c606:	ee87 5b06 	vdiv.f64	d5, d7, d6
 801c60a:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 801c60e:	ee15 3a10 	vmov	r3, s10
 801c612:	3330      	adds	r3, #48	; 0x30
 801c614:	f806 3b01 	strb.w	r3, [r6], #1
 801c618:	9b04      	ldr	r3, [sp, #16]
 801c61a:	1af3      	subs	r3, r6, r3
 801c61c:	4599      	cmp	r9, r3
 801c61e:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 801c622:	eea3 7b46 	vfms.f64	d7, d3, d6
 801c626:	d133      	bne.n	801c690 <_dtoa_r+0x608>
 801c628:	ee37 7b07 	vadd.f64	d7, d7, d7
 801c62c:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801c630:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c634:	dc18      	bgt.n	801c668 <_dtoa_r+0x5e0>
 801c636:	eeb4 7b46 	vcmp.f64	d7, d6
 801c63a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c63e:	d103      	bne.n	801c648 <_dtoa_r+0x5c0>
 801c640:	ee15 3a10 	vmov	r3, s10
 801c644:	07db      	lsls	r3, r3, #31
 801c646:	d40f      	bmi.n	801c668 <_dtoa_r+0x5e0>
 801c648:	9901      	ldr	r1, [sp, #4]
 801c64a:	4620      	mov	r0, r4
 801c64c:	f000 fef8 	bl	801d440 <_Bfree>
 801c650:	2300      	movs	r3, #0
 801c652:	9a11      	ldr	r2, [sp, #68]	; 0x44
 801c654:	7033      	strb	r3, [r6, #0]
 801c656:	f10b 0301 	add.w	r3, fp, #1
 801c65a:	6013      	str	r3, [r2, #0]
 801c65c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 801c65e:	2b00      	cmp	r3, #0
 801c660:	f43f ad5b 	beq.w	801c11a <_dtoa_r+0x92>
 801c664:	601e      	str	r6, [r3, #0]
 801c666:	e558      	b.n	801c11a <_dtoa_r+0x92>
 801c668:	465b      	mov	r3, fp
 801c66a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 801c66e:	2939      	cmp	r1, #57	; 0x39
 801c670:	f106 32ff 	add.w	r2, r6, #4294967295
 801c674:	d106      	bne.n	801c684 <_dtoa_r+0x5fc>
 801c676:	9904      	ldr	r1, [sp, #16]
 801c678:	4291      	cmp	r1, r2
 801c67a:	d107      	bne.n	801c68c <_dtoa_r+0x604>
 801c67c:	2230      	movs	r2, #48	; 0x30
 801c67e:	700a      	strb	r2, [r1, #0]
 801c680:	3301      	adds	r3, #1
 801c682:	460a      	mov	r2, r1
 801c684:	7811      	ldrb	r1, [r2, #0]
 801c686:	3101      	adds	r1, #1
 801c688:	7011      	strb	r1, [r2, #0]
 801c68a:	e7b0      	b.n	801c5ee <_dtoa_r+0x566>
 801c68c:	4616      	mov	r6, r2
 801c68e:	e7ec      	b.n	801c66a <_dtoa_r+0x5e2>
 801c690:	ee27 7b04 	vmul.f64	d7, d7, d4
 801c694:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801c698:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c69c:	d1b3      	bne.n	801c606 <_dtoa_r+0x57e>
 801c69e:	e7d3      	b.n	801c648 <_dtoa_r+0x5c0>
 801c6a0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801c6a2:	2a00      	cmp	r2, #0
 801c6a4:	f000 808d 	beq.w	801c7c2 <_dtoa_r+0x73a>
 801c6a8:	9a08      	ldr	r2, [sp, #32]
 801c6aa:	2a01      	cmp	r2, #1
 801c6ac:	dc72      	bgt.n	801c794 <_dtoa_r+0x70c>
 801c6ae:	2f00      	cmp	r7, #0
 801c6b0:	d06c      	beq.n	801c78c <_dtoa_r+0x704>
 801c6b2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 801c6b6:	4645      	mov	r5, r8
 801c6b8:	4656      	mov	r6, sl
 801c6ba:	9a07      	ldr	r2, [sp, #28]
 801c6bc:	2101      	movs	r1, #1
 801c6be:	441a      	add	r2, r3
 801c6c0:	4620      	mov	r0, r4
 801c6c2:	449a      	add	sl, r3
 801c6c4:	9207      	str	r2, [sp, #28]
 801c6c6:	f000 ff99 	bl	801d5fc <__i2b>
 801c6ca:	4607      	mov	r7, r0
 801c6cc:	2e00      	cmp	r6, #0
 801c6ce:	dd0b      	ble.n	801c6e8 <_dtoa_r+0x660>
 801c6d0:	9b07      	ldr	r3, [sp, #28]
 801c6d2:	2b00      	cmp	r3, #0
 801c6d4:	dd08      	ble.n	801c6e8 <_dtoa_r+0x660>
 801c6d6:	42b3      	cmp	r3, r6
 801c6d8:	9a07      	ldr	r2, [sp, #28]
 801c6da:	bfa8      	it	ge
 801c6dc:	4633      	movge	r3, r6
 801c6de:	ebaa 0a03 	sub.w	sl, sl, r3
 801c6e2:	1af6      	subs	r6, r6, r3
 801c6e4:	1ad3      	subs	r3, r2, r3
 801c6e6:	9307      	str	r3, [sp, #28]
 801c6e8:	f1b8 0f00 	cmp.w	r8, #0
 801c6ec:	d01d      	beq.n	801c72a <_dtoa_r+0x6a2>
 801c6ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801c6f0:	2b00      	cmp	r3, #0
 801c6f2:	d06a      	beq.n	801c7ca <_dtoa_r+0x742>
 801c6f4:	b18d      	cbz	r5, 801c71a <_dtoa_r+0x692>
 801c6f6:	4639      	mov	r1, r7
 801c6f8:	462a      	mov	r2, r5
 801c6fa:	4620      	mov	r0, r4
 801c6fc:	f001 f81e 	bl	801d73c <__pow5mult>
 801c700:	9a01      	ldr	r2, [sp, #4]
 801c702:	4601      	mov	r1, r0
 801c704:	4607      	mov	r7, r0
 801c706:	4620      	mov	r0, r4
 801c708:	f000 ff81 	bl	801d60e <__multiply>
 801c70c:	9901      	ldr	r1, [sp, #4]
 801c70e:	900c      	str	r0, [sp, #48]	; 0x30
 801c710:	4620      	mov	r0, r4
 801c712:	f000 fe95 	bl	801d440 <_Bfree>
 801c716:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801c718:	9301      	str	r3, [sp, #4]
 801c71a:	ebb8 0205 	subs.w	r2, r8, r5
 801c71e:	d004      	beq.n	801c72a <_dtoa_r+0x6a2>
 801c720:	9901      	ldr	r1, [sp, #4]
 801c722:	4620      	mov	r0, r4
 801c724:	f001 f80a 	bl	801d73c <__pow5mult>
 801c728:	9001      	str	r0, [sp, #4]
 801c72a:	2101      	movs	r1, #1
 801c72c:	4620      	mov	r0, r4
 801c72e:	f000 ff65 	bl	801d5fc <__i2b>
 801c732:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801c734:	4605      	mov	r5, r0
 801c736:	2b00      	cmp	r3, #0
 801c738:	f000 81ca 	beq.w	801cad0 <_dtoa_r+0xa48>
 801c73c:	461a      	mov	r2, r3
 801c73e:	4601      	mov	r1, r0
 801c740:	4620      	mov	r0, r4
 801c742:	f000 fffb 	bl	801d73c <__pow5mult>
 801c746:	9b08      	ldr	r3, [sp, #32]
 801c748:	2b01      	cmp	r3, #1
 801c74a:	4605      	mov	r5, r0
 801c74c:	dc44      	bgt.n	801c7d8 <_dtoa_r+0x750>
 801c74e:	9b02      	ldr	r3, [sp, #8]
 801c750:	2b00      	cmp	r3, #0
 801c752:	d13c      	bne.n	801c7ce <_dtoa_r+0x746>
 801c754:	9b03      	ldr	r3, [sp, #12]
 801c756:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801c75a:	2b00      	cmp	r3, #0
 801c75c:	d137      	bne.n	801c7ce <_dtoa_r+0x746>
 801c75e:	9b03      	ldr	r3, [sp, #12]
 801c760:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801c764:	0d1b      	lsrs	r3, r3, #20
 801c766:	051b      	lsls	r3, r3, #20
 801c768:	2b00      	cmp	r3, #0
 801c76a:	d033      	beq.n	801c7d4 <_dtoa_r+0x74c>
 801c76c:	9b07      	ldr	r3, [sp, #28]
 801c76e:	3301      	adds	r3, #1
 801c770:	f10a 0a01 	add.w	sl, sl, #1
 801c774:	9307      	str	r3, [sp, #28]
 801c776:	f04f 0801 	mov.w	r8, #1
 801c77a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801c77c:	bb73      	cbnz	r3, 801c7dc <_dtoa_r+0x754>
 801c77e:	2001      	movs	r0, #1
 801c780:	e034      	b.n	801c7ec <_dtoa_r+0x764>
 801c782:	bf00      	nop
 801c784:	08024748 	.word	0x08024748
 801c788:	08024720 	.word	0x08024720
 801c78c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801c78e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 801c792:	e790      	b.n	801c6b6 <_dtoa_r+0x62e>
 801c794:	f109 35ff 	add.w	r5, r9, #4294967295
 801c798:	45a8      	cmp	r8, r5
 801c79a:	bfbf      	itttt	lt
 801c79c:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 801c79e:	eba5 0808 	sublt.w	r8, r5, r8
 801c7a2:	4443      	addlt	r3, r8
 801c7a4:	930b      	strlt	r3, [sp, #44]	; 0x2c
 801c7a6:	bfb6      	itet	lt
 801c7a8:	46a8      	movlt	r8, r5
 801c7aa:	eba8 0505 	subge.w	r5, r8, r5
 801c7ae:	2500      	movlt	r5, #0
 801c7b0:	f1b9 0f00 	cmp.w	r9, #0
 801c7b4:	bfb9      	ittee	lt
 801c7b6:	ebaa 0609 	sublt.w	r6, sl, r9
 801c7ba:	2300      	movlt	r3, #0
 801c7bc:	4656      	movge	r6, sl
 801c7be:	464b      	movge	r3, r9
 801c7c0:	e77b      	b.n	801c6ba <_dtoa_r+0x632>
 801c7c2:	4645      	mov	r5, r8
 801c7c4:	4656      	mov	r6, sl
 801c7c6:	9f09      	ldr	r7, [sp, #36]	; 0x24
 801c7c8:	e780      	b.n	801c6cc <_dtoa_r+0x644>
 801c7ca:	4642      	mov	r2, r8
 801c7cc:	e7a8      	b.n	801c720 <_dtoa_r+0x698>
 801c7ce:	f04f 0800 	mov.w	r8, #0
 801c7d2:	e7d2      	b.n	801c77a <_dtoa_r+0x6f2>
 801c7d4:	4698      	mov	r8, r3
 801c7d6:	e7d0      	b.n	801c77a <_dtoa_r+0x6f2>
 801c7d8:	f04f 0800 	mov.w	r8, #0
 801c7dc:	692b      	ldr	r3, [r5, #16]
 801c7de:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 801c7e2:	6918      	ldr	r0, [r3, #16]
 801c7e4:	f000 febc 	bl	801d560 <__hi0bits>
 801c7e8:	f1c0 0020 	rsb	r0, r0, #32
 801c7ec:	9b07      	ldr	r3, [sp, #28]
 801c7ee:	4418      	add	r0, r3
 801c7f0:	f010 001f 	ands.w	r0, r0, #31
 801c7f4:	d047      	beq.n	801c886 <_dtoa_r+0x7fe>
 801c7f6:	f1c0 0320 	rsb	r3, r0, #32
 801c7fa:	2b04      	cmp	r3, #4
 801c7fc:	dd3b      	ble.n	801c876 <_dtoa_r+0x7ee>
 801c7fe:	9b07      	ldr	r3, [sp, #28]
 801c800:	f1c0 001c 	rsb	r0, r0, #28
 801c804:	4482      	add	sl, r0
 801c806:	4406      	add	r6, r0
 801c808:	4403      	add	r3, r0
 801c80a:	9307      	str	r3, [sp, #28]
 801c80c:	f1ba 0f00 	cmp.w	sl, #0
 801c810:	dd05      	ble.n	801c81e <_dtoa_r+0x796>
 801c812:	4652      	mov	r2, sl
 801c814:	9901      	ldr	r1, [sp, #4]
 801c816:	4620      	mov	r0, r4
 801c818:	f000 ffde 	bl	801d7d8 <__lshift>
 801c81c:	9001      	str	r0, [sp, #4]
 801c81e:	9b07      	ldr	r3, [sp, #28]
 801c820:	2b00      	cmp	r3, #0
 801c822:	dd05      	ble.n	801c830 <_dtoa_r+0x7a8>
 801c824:	4629      	mov	r1, r5
 801c826:	461a      	mov	r2, r3
 801c828:	4620      	mov	r0, r4
 801c82a:	f000 ffd5 	bl	801d7d8 <__lshift>
 801c82e:	4605      	mov	r5, r0
 801c830:	9b10      	ldr	r3, [sp, #64]	; 0x40
 801c832:	b353      	cbz	r3, 801c88a <_dtoa_r+0x802>
 801c834:	4629      	mov	r1, r5
 801c836:	9801      	ldr	r0, [sp, #4]
 801c838:	f001 f822 	bl	801d880 <__mcmp>
 801c83c:	2800      	cmp	r0, #0
 801c83e:	da24      	bge.n	801c88a <_dtoa_r+0x802>
 801c840:	2300      	movs	r3, #0
 801c842:	220a      	movs	r2, #10
 801c844:	9901      	ldr	r1, [sp, #4]
 801c846:	4620      	mov	r0, r4
 801c848:	f000 fe11 	bl	801d46e <__multadd>
 801c84c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801c84e:	9001      	str	r0, [sp, #4]
 801c850:	f10b 3bff 	add.w	fp, fp, #4294967295
 801c854:	2b00      	cmp	r3, #0
 801c856:	f000 8142 	beq.w	801cade <_dtoa_r+0xa56>
 801c85a:	2300      	movs	r3, #0
 801c85c:	4639      	mov	r1, r7
 801c85e:	220a      	movs	r2, #10
 801c860:	4620      	mov	r0, r4
 801c862:	f000 fe04 	bl	801d46e <__multadd>
 801c866:	9b06      	ldr	r3, [sp, #24]
 801c868:	2b00      	cmp	r3, #0
 801c86a:	4607      	mov	r7, r0
 801c86c:	dc4b      	bgt.n	801c906 <_dtoa_r+0x87e>
 801c86e:	9b08      	ldr	r3, [sp, #32]
 801c870:	2b02      	cmp	r3, #2
 801c872:	dd48      	ble.n	801c906 <_dtoa_r+0x87e>
 801c874:	e011      	b.n	801c89a <_dtoa_r+0x812>
 801c876:	d0c9      	beq.n	801c80c <_dtoa_r+0x784>
 801c878:	9a07      	ldr	r2, [sp, #28]
 801c87a:	331c      	adds	r3, #28
 801c87c:	441a      	add	r2, r3
 801c87e:	449a      	add	sl, r3
 801c880:	441e      	add	r6, r3
 801c882:	4613      	mov	r3, r2
 801c884:	e7c1      	b.n	801c80a <_dtoa_r+0x782>
 801c886:	4603      	mov	r3, r0
 801c888:	e7f6      	b.n	801c878 <_dtoa_r+0x7f0>
 801c88a:	f1b9 0f00 	cmp.w	r9, #0
 801c88e:	dc34      	bgt.n	801c8fa <_dtoa_r+0x872>
 801c890:	9b08      	ldr	r3, [sp, #32]
 801c892:	2b02      	cmp	r3, #2
 801c894:	dd31      	ble.n	801c8fa <_dtoa_r+0x872>
 801c896:	f8cd 9018 	str.w	r9, [sp, #24]
 801c89a:	9b06      	ldr	r3, [sp, #24]
 801c89c:	b963      	cbnz	r3, 801c8b8 <_dtoa_r+0x830>
 801c89e:	4629      	mov	r1, r5
 801c8a0:	2205      	movs	r2, #5
 801c8a2:	4620      	mov	r0, r4
 801c8a4:	f000 fde3 	bl	801d46e <__multadd>
 801c8a8:	4601      	mov	r1, r0
 801c8aa:	4605      	mov	r5, r0
 801c8ac:	9801      	ldr	r0, [sp, #4]
 801c8ae:	f000 ffe7 	bl	801d880 <__mcmp>
 801c8b2:	2800      	cmp	r0, #0
 801c8b4:	f73f adfc 	bgt.w	801c4b0 <_dtoa_r+0x428>
 801c8b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801c8ba:	9e04      	ldr	r6, [sp, #16]
 801c8bc:	ea6f 0b03 	mvn.w	fp, r3
 801c8c0:	f04f 0900 	mov.w	r9, #0
 801c8c4:	4629      	mov	r1, r5
 801c8c6:	4620      	mov	r0, r4
 801c8c8:	f000 fdba 	bl	801d440 <_Bfree>
 801c8cc:	2f00      	cmp	r7, #0
 801c8ce:	f43f aebb 	beq.w	801c648 <_dtoa_r+0x5c0>
 801c8d2:	f1b9 0f00 	cmp.w	r9, #0
 801c8d6:	d005      	beq.n	801c8e4 <_dtoa_r+0x85c>
 801c8d8:	45b9      	cmp	r9, r7
 801c8da:	d003      	beq.n	801c8e4 <_dtoa_r+0x85c>
 801c8dc:	4649      	mov	r1, r9
 801c8de:	4620      	mov	r0, r4
 801c8e0:	f000 fdae 	bl	801d440 <_Bfree>
 801c8e4:	4639      	mov	r1, r7
 801c8e6:	4620      	mov	r0, r4
 801c8e8:	f000 fdaa 	bl	801d440 <_Bfree>
 801c8ec:	e6ac      	b.n	801c648 <_dtoa_r+0x5c0>
 801c8ee:	2500      	movs	r5, #0
 801c8f0:	462f      	mov	r7, r5
 801c8f2:	e7e1      	b.n	801c8b8 <_dtoa_r+0x830>
 801c8f4:	469b      	mov	fp, r3
 801c8f6:	462f      	mov	r7, r5
 801c8f8:	e5da      	b.n	801c4b0 <_dtoa_r+0x428>
 801c8fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801c8fc:	f8cd 9018 	str.w	r9, [sp, #24]
 801c900:	2b00      	cmp	r3, #0
 801c902:	f000 80f3 	beq.w	801caec <_dtoa_r+0xa64>
 801c906:	2e00      	cmp	r6, #0
 801c908:	dd05      	ble.n	801c916 <_dtoa_r+0x88e>
 801c90a:	4639      	mov	r1, r7
 801c90c:	4632      	mov	r2, r6
 801c90e:	4620      	mov	r0, r4
 801c910:	f000 ff62 	bl	801d7d8 <__lshift>
 801c914:	4607      	mov	r7, r0
 801c916:	f1b8 0f00 	cmp.w	r8, #0
 801c91a:	d04c      	beq.n	801c9b6 <_dtoa_r+0x92e>
 801c91c:	6879      	ldr	r1, [r7, #4]
 801c91e:	4620      	mov	r0, r4
 801c920:	f000 fd5a 	bl	801d3d8 <_Balloc>
 801c924:	693a      	ldr	r2, [r7, #16]
 801c926:	3202      	adds	r2, #2
 801c928:	4606      	mov	r6, r0
 801c92a:	0092      	lsls	r2, r2, #2
 801c92c:	f107 010c 	add.w	r1, r7, #12
 801c930:	300c      	adds	r0, #12
 801c932:	f7fd fb10 	bl	8019f56 <memcpy>
 801c936:	2201      	movs	r2, #1
 801c938:	4631      	mov	r1, r6
 801c93a:	4620      	mov	r0, r4
 801c93c:	f000 ff4c 	bl	801d7d8 <__lshift>
 801c940:	9b02      	ldr	r3, [sp, #8]
 801c942:	f8dd a010 	ldr.w	sl, [sp, #16]
 801c946:	f003 0301 	and.w	r3, r3, #1
 801c94a:	46b9      	mov	r9, r7
 801c94c:	9307      	str	r3, [sp, #28]
 801c94e:	4607      	mov	r7, r0
 801c950:	4629      	mov	r1, r5
 801c952:	9801      	ldr	r0, [sp, #4]
 801c954:	f7ff fb0a 	bl	801bf6c <quorem>
 801c958:	4649      	mov	r1, r9
 801c95a:	4606      	mov	r6, r0
 801c95c:	f100 0830 	add.w	r8, r0, #48	; 0x30
 801c960:	9801      	ldr	r0, [sp, #4]
 801c962:	f000 ff8d 	bl	801d880 <__mcmp>
 801c966:	463a      	mov	r2, r7
 801c968:	9002      	str	r0, [sp, #8]
 801c96a:	4629      	mov	r1, r5
 801c96c:	4620      	mov	r0, r4
 801c96e:	f000 ffa1 	bl	801d8b4 <__mdiff>
 801c972:	68c3      	ldr	r3, [r0, #12]
 801c974:	4602      	mov	r2, r0
 801c976:	bb03      	cbnz	r3, 801c9ba <_dtoa_r+0x932>
 801c978:	4601      	mov	r1, r0
 801c97a:	9009      	str	r0, [sp, #36]	; 0x24
 801c97c:	9801      	ldr	r0, [sp, #4]
 801c97e:	f000 ff7f 	bl	801d880 <__mcmp>
 801c982:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801c984:	4603      	mov	r3, r0
 801c986:	4611      	mov	r1, r2
 801c988:	4620      	mov	r0, r4
 801c98a:	9309      	str	r3, [sp, #36]	; 0x24
 801c98c:	f000 fd58 	bl	801d440 <_Bfree>
 801c990:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801c992:	b9a3      	cbnz	r3, 801c9be <_dtoa_r+0x936>
 801c994:	9a08      	ldr	r2, [sp, #32]
 801c996:	b992      	cbnz	r2, 801c9be <_dtoa_r+0x936>
 801c998:	9a07      	ldr	r2, [sp, #28]
 801c99a:	b982      	cbnz	r2, 801c9be <_dtoa_r+0x936>
 801c99c:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 801c9a0:	d029      	beq.n	801c9f6 <_dtoa_r+0x96e>
 801c9a2:	9b02      	ldr	r3, [sp, #8]
 801c9a4:	2b00      	cmp	r3, #0
 801c9a6:	dd01      	ble.n	801c9ac <_dtoa_r+0x924>
 801c9a8:	f106 0831 	add.w	r8, r6, #49	; 0x31
 801c9ac:	f10a 0601 	add.w	r6, sl, #1
 801c9b0:	f88a 8000 	strb.w	r8, [sl]
 801c9b4:	e786      	b.n	801c8c4 <_dtoa_r+0x83c>
 801c9b6:	4638      	mov	r0, r7
 801c9b8:	e7c2      	b.n	801c940 <_dtoa_r+0x8b8>
 801c9ba:	2301      	movs	r3, #1
 801c9bc:	e7e3      	b.n	801c986 <_dtoa_r+0x8fe>
 801c9be:	9a02      	ldr	r2, [sp, #8]
 801c9c0:	2a00      	cmp	r2, #0
 801c9c2:	db04      	blt.n	801c9ce <_dtoa_r+0x946>
 801c9c4:	d124      	bne.n	801ca10 <_dtoa_r+0x988>
 801c9c6:	9a08      	ldr	r2, [sp, #32]
 801c9c8:	bb12      	cbnz	r2, 801ca10 <_dtoa_r+0x988>
 801c9ca:	9a07      	ldr	r2, [sp, #28]
 801c9cc:	bb02      	cbnz	r2, 801ca10 <_dtoa_r+0x988>
 801c9ce:	2b00      	cmp	r3, #0
 801c9d0:	ddec      	ble.n	801c9ac <_dtoa_r+0x924>
 801c9d2:	2201      	movs	r2, #1
 801c9d4:	9901      	ldr	r1, [sp, #4]
 801c9d6:	4620      	mov	r0, r4
 801c9d8:	f000 fefe 	bl	801d7d8 <__lshift>
 801c9dc:	4629      	mov	r1, r5
 801c9de:	9001      	str	r0, [sp, #4]
 801c9e0:	f000 ff4e 	bl	801d880 <__mcmp>
 801c9e4:	2800      	cmp	r0, #0
 801c9e6:	dc03      	bgt.n	801c9f0 <_dtoa_r+0x968>
 801c9e8:	d1e0      	bne.n	801c9ac <_dtoa_r+0x924>
 801c9ea:	f018 0f01 	tst.w	r8, #1
 801c9ee:	d0dd      	beq.n	801c9ac <_dtoa_r+0x924>
 801c9f0:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 801c9f4:	d1d8      	bne.n	801c9a8 <_dtoa_r+0x920>
 801c9f6:	2339      	movs	r3, #57	; 0x39
 801c9f8:	f10a 0601 	add.w	r6, sl, #1
 801c9fc:	f88a 3000 	strb.w	r3, [sl]
 801ca00:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801ca04:	2b39      	cmp	r3, #57	; 0x39
 801ca06:	f106 32ff 	add.w	r2, r6, #4294967295
 801ca0a:	d04c      	beq.n	801caa6 <_dtoa_r+0xa1e>
 801ca0c:	3301      	adds	r3, #1
 801ca0e:	e051      	b.n	801cab4 <_dtoa_r+0xa2c>
 801ca10:	2b00      	cmp	r3, #0
 801ca12:	f10a 0601 	add.w	r6, sl, #1
 801ca16:	dd05      	ble.n	801ca24 <_dtoa_r+0x99c>
 801ca18:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 801ca1c:	d0eb      	beq.n	801c9f6 <_dtoa_r+0x96e>
 801ca1e:	f108 0801 	add.w	r8, r8, #1
 801ca22:	e7c5      	b.n	801c9b0 <_dtoa_r+0x928>
 801ca24:	9b04      	ldr	r3, [sp, #16]
 801ca26:	9a06      	ldr	r2, [sp, #24]
 801ca28:	f806 8c01 	strb.w	r8, [r6, #-1]
 801ca2c:	1af3      	subs	r3, r6, r3
 801ca2e:	4293      	cmp	r3, r2
 801ca30:	d021      	beq.n	801ca76 <_dtoa_r+0x9ee>
 801ca32:	2300      	movs	r3, #0
 801ca34:	220a      	movs	r2, #10
 801ca36:	9901      	ldr	r1, [sp, #4]
 801ca38:	4620      	mov	r0, r4
 801ca3a:	f000 fd18 	bl	801d46e <__multadd>
 801ca3e:	45b9      	cmp	r9, r7
 801ca40:	9001      	str	r0, [sp, #4]
 801ca42:	f04f 0300 	mov.w	r3, #0
 801ca46:	f04f 020a 	mov.w	r2, #10
 801ca4a:	4649      	mov	r1, r9
 801ca4c:	4620      	mov	r0, r4
 801ca4e:	d105      	bne.n	801ca5c <_dtoa_r+0x9d4>
 801ca50:	f000 fd0d 	bl	801d46e <__multadd>
 801ca54:	4681      	mov	r9, r0
 801ca56:	4607      	mov	r7, r0
 801ca58:	46b2      	mov	sl, r6
 801ca5a:	e779      	b.n	801c950 <_dtoa_r+0x8c8>
 801ca5c:	f000 fd07 	bl	801d46e <__multadd>
 801ca60:	4639      	mov	r1, r7
 801ca62:	4681      	mov	r9, r0
 801ca64:	2300      	movs	r3, #0
 801ca66:	220a      	movs	r2, #10
 801ca68:	4620      	mov	r0, r4
 801ca6a:	f000 fd00 	bl	801d46e <__multadd>
 801ca6e:	4607      	mov	r7, r0
 801ca70:	e7f2      	b.n	801ca58 <_dtoa_r+0x9d0>
 801ca72:	f04f 0900 	mov.w	r9, #0
 801ca76:	2201      	movs	r2, #1
 801ca78:	9901      	ldr	r1, [sp, #4]
 801ca7a:	4620      	mov	r0, r4
 801ca7c:	f000 feac 	bl	801d7d8 <__lshift>
 801ca80:	4629      	mov	r1, r5
 801ca82:	9001      	str	r0, [sp, #4]
 801ca84:	f000 fefc 	bl	801d880 <__mcmp>
 801ca88:	2800      	cmp	r0, #0
 801ca8a:	dcb9      	bgt.n	801ca00 <_dtoa_r+0x978>
 801ca8c:	d102      	bne.n	801ca94 <_dtoa_r+0xa0c>
 801ca8e:	f018 0f01 	tst.w	r8, #1
 801ca92:	d1b5      	bne.n	801ca00 <_dtoa_r+0x978>
 801ca94:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801ca98:	2b30      	cmp	r3, #48	; 0x30
 801ca9a:	f106 32ff 	add.w	r2, r6, #4294967295
 801ca9e:	f47f af11 	bne.w	801c8c4 <_dtoa_r+0x83c>
 801caa2:	4616      	mov	r6, r2
 801caa4:	e7f6      	b.n	801ca94 <_dtoa_r+0xa0c>
 801caa6:	9b04      	ldr	r3, [sp, #16]
 801caa8:	4293      	cmp	r3, r2
 801caaa:	d105      	bne.n	801cab8 <_dtoa_r+0xa30>
 801caac:	9a04      	ldr	r2, [sp, #16]
 801caae:	f10b 0b01 	add.w	fp, fp, #1
 801cab2:	2331      	movs	r3, #49	; 0x31
 801cab4:	7013      	strb	r3, [r2, #0]
 801cab6:	e705      	b.n	801c8c4 <_dtoa_r+0x83c>
 801cab8:	4616      	mov	r6, r2
 801caba:	e7a1      	b.n	801ca00 <_dtoa_r+0x978>
 801cabc:	4b16      	ldr	r3, [pc, #88]	; (801cb18 <_dtoa_r+0xa90>)
 801cabe:	f7ff bb48 	b.w	801c152 <_dtoa_r+0xca>
 801cac2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 801cac4:	2b00      	cmp	r3, #0
 801cac6:	f47f ab23 	bne.w	801c110 <_dtoa_r+0x88>
 801caca:	4b14      	ldr	r3, [pc, #80]	; (801cb1c <_dtoa_r+0xa94>)
 801cacc:	f7ff bb41 	b.w	801c152 <_dtoa_r+0xca>
 801cad0:	9b08      	ldr	r3, [sp, #32]
 801cad2:	2b01      	cmp	r3, #1
 801cad4:	f77f ae3b 	ble.w	801c74e <_dtoa_r+0x6c6>
 801cad8:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 801cadc:	e64f      	b.n	801c77e <_dtoa_r+0x6f6>
 801cade:	9b06      	ldr	r3, [sp, #24]
 801cae0:	2b00      	cmp	r3, #0
 801cae2:	dc03      	bgt.n	801caec <_dtoa_r+0xa64>
 801cae4:	9b08      	ldr	r3, [sp, #32]
 801cae6:	2b02      	cmp	r3, #2
 801cae8:	f73f aed7 	bgt.w	801c89a <_dtoa_r+0x812>
 801caec:	9e04      	ldr	r6, [sp, #16]
 801caee:	9801      	ldr	r0, [sp, #4]
 801caf0:	4629      	mov	r1, r5
 801caf2:	f7ff fa3b 	bl	801bf6c <quorem>
 801caf6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 801cafa:	f806 8b01 	strb.w	r8, [r6], #1
 801cafe:	9b04      	ldr	r3, [sp, #16]
 801cb00:	9a06      	ldr	r2, [sp, #24]
 801cb02:	1af3      	subs	r3, r6, r3
 801cb04:	429a      	cmp	r2, r3
 801cb06:	ddb4      	ble.n	801ca72 <_dtoa_r+0x9ea>
 801cb08:	2300      	movs	r3, #0
 801cb0a:	220a      	movs	r2, #10
 801cb0c:	9901      	ldr	r1, [sp, #4]
 801cb0e:	4620      	mov	r0, r4
 801cb10:	f000 fcad 	bl	801d46e <__multadd>
 801cb14:	9001      	str	r0, [sp, #4]
 801cb16:	e7ea      	b.n	801caee <_dtoa_r+0xa66>
 801cb18:	08024596 	.word	0x08024596
 801cb1c:	08024711 	.word	0x08024711

0801cb20 <__sflush_r>:
 801cb20:	898a      	ldrh	r2, [r1, #12]
 801cb22:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801cb26:	4605      	mov	r5, r0
 801cb28:	0710      	lsls	r0, r2, #28
 801cb2a:	460c      	mov	r4, r1
 801cb2c:	d458      	bmi.n	801cbe0 <__sflush_r+0xc0>
 801cb2e:	684b      	ldr	r3, [r1, #4]
 801cb30:	2b00      	cmp	r3, #0
 801cb32:	dc05      	bgt.n	801cb40 <__sflush_r+0x20>
 801cb34:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801cb36:	2b00      	cmp	r3, #0
 801cb38:	dc02      	bgt.n	801cb40 <__sflush_r+0x20>
 801cb3a:	2000      	movs	r0, #0
 801cb3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801cb40:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801cb42:	2e00      	cmp	r6, #0
 801cb44:	d0f9      	beq.n	801cb3a <__sflush_r+0x1a>
 801cb46:	2300      	movs	r3, #0
 801cb48:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801cb4c:	682f      	ldr	r7, [r5, #0]
 801cb4e:	6a21      	ldr	r1, [r4, #32]
 801cb50:	602b      	str	r3, [r5, #0]
 801cb52:	d032      	beq.n	801cbba <__sflush_r+0x9a>
 801cb54:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801cb56:	89a3      	ldrh	r3, [r4, #12]
 801cb58:	075a      	lsls	r2, r3, #29
 801cb5a:	d505      	bpl.n	801cb68 <__sflush_r+0x48>
 801cb5c:	6863      	ldr	r3, [r4, #4]
 801cb5e:	1ac0      	subs	r0, r0, r3
 801cb60:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801cb62:	b10b      	cbz	r3, 801cb68 <__sflush_r+0x48>
 801cb64:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801cb66:	1ac0      	subs	r0, r0, r3
 801cb68:	2300      	movs	r3, #0
 801cb6a:	4602      	mov	r2, r0
 801cb6c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801cb6e:	6a21      	ldr	r1, [r4, #32]
 801cb70:	4628      	mov	r0, r5
 801cb72:	47b0      	blx	r6
 801cb74:	1c43      	adds	r3, r0, #1
 801cb76:	89a3      	ldrh	r3, [r4, #12]
 801cb78:	d106      	bne.n	801cb88 <__sflush_r+0x68>
 801cb7a:	6829      	ldr	r1, [r5, #0]
 801cb7c:	291d      	cmp	r1, #29
 801cb7e:	d848      	bhi.n	801cc12 <__sflush_r+0xf2>
 801cb80:	4a29      	ldr	r2, [pc, #164]	; (801cc28 <__sflush_r+0x108>)
 801cb82:	40ca      	lsrs	r2, r1
 801cb84:	07d6      	lsls	r6, r2, #31
 801cb86:	d544      	bpl.n	801cc12 <__sflush_r+0xf2>
 801cb88:	2200      	movs	r2, #0
 801cb8a:	6062      	str	r2, [r4, #4]
 801cb8c:	04d9      	lsls	r1, r3, #19
 801cb8e:	6922      	ldr	r2, [r4, #16]
 801cb90:	6022      	str	r2, [r4, #0]
 801cb92:	d504      	bpl.n	801cb9e <__sflush_r+0x7e>
 801cb94:	1c42      	adds	r2, r0, #1
 801cb96:	d101      	bne.n	801cb9c <__sflush_r+0x7c>
 801cb98:	682b      	ldr	r3, [r5, #0]
 801cb9a:	b903      	cbnz	r3, 801cb9e <__sflush_r+0x7e>
 801cb9c:	6560      	str	r0, [r4, #84]	; 0x54
 801cb9e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801cba0:	602f      	str	r7, [r5, #0]
 801cba2:	2900      	cmp	r1, #0
 801cba4:	d0c9      	beq.n	801cb3a <__sflush_r+0x1a>
 801cba6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801cbaa:	4299      	cmp	r1, r3
 801cbac:	d002      	beq.n	801cbb4 <__sflush_r+0x94>
 801cbae:	4628      	mov	r0, r5
 801cbb0:	f7fd f9fe 	bl	8019fb0 <_free_r>
 801cbb4:	2000      	movs	r0, #0
 801cbb6:	6360      	str	r0, [r4, #52]	; 0x34
 801cbb8:	e7c0      	b.n	801cb3c <__sflush_r+0x1c>
 801cbba:	2301      	movs	r3, #1
 801cbbc:	4628      	mov	r0, r5
 801cbbe:	47b0      	blx	r6
 801cbc0:	1c41      	adds	r1, r0, #1
 801cbc2:	d1c8      	bne.n	801cb56 <__sflush_r+0x36>
 801cbc4:	682b      	ldr	r3, [r5, #0]
 801cbc6:	2b00      	cmp	r3, #0
 801cbc8:	d0c5      	beq.n	801cb56 <__sflush_r+0x36>
 801cbca:	2b1d      	cmp	r3, #29
 801cbcc:	d001      	beq.n	801cbd2 <__sflush_r+0xb2>
 801cbce:	2b16      	cmp	r3, #22
 801cbd0:	d101      	bne.n	801cbd6 <__sflush_r+0xb6>
 801cbd2:	602f      	str	r7, [r5, #0]
 801cbd4:	e7b1      	b.n	801cb3a <__sflush_r+0x1a>
 801cbd6:	89a3      	ldrh	r3, [r4, #12]
 801cbd8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801cbdc:	81a3      	strh	r3, [r4, #12]
 801cbde:	e7ad      	b.n	801cb3c <__sflush_r+0x1c>
 801cbe0:	690f      	ldr	r7, [r1, #16]
 801cbe2:	2f00      	cmp	r7, #0
 801cbe4:	d0a9      	beq.n	801cb3a <__sflush_r+0x1a>
 801cbe6:	0793      	lsls	r3, r2, #30
 801cbe8:	680e      	ldr	r6, [r1, #0]
 801cbea:	bf08      	it	eq
 801cbec:	694b      	ldreq	r3, [r1, #20]
 801cbee:	600f      	str	r7, [r1, #0]
 801cbf0:	bf18      	it	ne
 801cbf2:	2300      	movne	r3, #0
 801cbf4:	eba6 0807 	sub.w	r8, r6, r7
 801cbf8:	608b      	str	r3, [r1, #8]
 801cbfa:	f1b8 0f00 	cmp.w	r8, #0
 801cbfe:	dd9c      	ble.n	801cb3a <__sflush_r+0x1a>
 801cc00:	4643      	mov	r3, r8
 801cc02:	463a      	mov	r2, r7
 801cc04:	6a21      	ldr	r1, [r4, #32]
 801cc06:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801cc08:	4628      	mov	r0, r5
 801cc0a:	47b0      	blx	r6
 801cc0c:	2800      	cmp	r0, #0
 801cc0e:	dc06      	bgt.n	801cc1e <__sflush_r+0xfe>
 801cc10:	89a3      	ldrh	r3, [r4, #12]
 801cc12:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801cc16:	81a3      	strh	r3, [r4, #12]
 801cc18:	f04f 30ff 	mov.w	r0, #4294967295
 801cc1c:	e78e      	b.n	801cb3c <__sflush_r+0x1c>
 801cc1e:	4407      	add	r7, r0
 801cc20:	eba8 0800 	sub.w	r8, r8, r0
 801cc24:	e7e9      	b.n	801cbfa <__sflush_r+0xda>
 801cc26:	bf00      	nop
 801cc28:	20400001 	.word	0x20400001

0801cc2c <_fflush_r>:
 801cc2c:	b538      	push	{r3, r4, r5, lr}
 801cc2e:	690b      	ldr	r3, [r1, #16]
 801cc30:	4605      	mov	r5, r0
 801cc32:	460c      	mov	r4, r1
 801cc34:	b1db      	cbz	r3, 801cc6e <_fflush_r+0x42>
 801cc36:	b118      	cbz	r0, 801cc40 <_fflush_r+0x14>
 801cc38:	6983      	ldr	r3, [r0, #24]
 801cc3a:	b90b      	cbnz	r3, 801cc40 <_fflush_r+0x14>
 801cc3c:	f7fd f8a8 	bl	8019d90 <__sinit>
 801cc40:	4b0c      	ldr	r3, [pc, #48]	; (801cc74 <_fflush_r+0x48>)
 801cc42:	429c      	cmp	r4, r3
 801cc44:	d109      	bne.n	801cc5a <_fflush_r+0x2e>
 801cc46:	686c      	ldr	r4, [r5, #4]
 801cc48:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801cc4c:	b17b      	cbz	r3, 801cc6e <_fflush_r+0x42>
 801cc4e:	4621      	mov	r1, r4
 801cc50:	4628      	mov	r0, r5
 801cc52:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801cc56:	f7ff bf63 	b.w	801cb20 <__sflush_r>
 801cc5a:	4b07      	ldr	r3, [pc, #28]	; (801cc78 <_fflush_r+0x4c>)
 801cc5c:	429c      	cmp	r4, r3
 801cc5e:	d101      	bne.n	801cc64 <_fflush_r+0x38>
 801cc60:	68ac      	ldr	r4, [r5, #8]
 801cc62:	e7f1      	b.n	801cc48 <_fflush_r+0x1c>
 801cc64:	4b05      	ldr	r3, [pc, #20]	; (801cc7c <_fflush_r+0x50>)
 801cc66:	429c      	cmp	r4, r3
 801cc68:	bf08      	it	eq
 801cc6a:	68ec      	ldreq	r4, [r5, #12]
 801cc6c:	e7ec      	b.n	801cc48 <_fflush_r+0x1c>
 801cc6e:	2000      	movs	r0, #0
 801cc70:	bd38      	pop	{r3, r4, r5, pc}
 801cc72:	bf00      	nop
 801cc74:	08024538 	.word	0x08024538
 801cc78:	08024558 	.word	0x08024558
 801cc7c:	08024518 	.word	0x08024518

0801cc80 <rshift>:
 801cc80:	b5f0      	push	{r4, r5, r6, r7, lr}
 801cc82:	6906      	ldr	r6, [r0, #16]
 801cc84:	114b      	asrs	r3, r1, #5
 801cc86:	429e      	cmp	r6, r3
 801cc88:	f100 0414 	add.w	r4, r0, #20
 801cc8c:	dd30      	ble.n	801ccf0 <rshift+0x70>
 801cc8e:	f011 011f 	ands.w	r1, r1, #31
 801cc92:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 801cc96:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 801cc9a:	d108      	bne.n	801ccae <rshift+0x2e>
 801cc9c:	4621      	mov	r1, r4
 801cc9e:	42b2      	cmp	r2, r6
 801cca0:	460b      	mov	r3, r1
 801cca2:	d211      	bcs.n	801ccc8 <rshift+0x48>
 801cca4:	f852 3b04 	ldr.w	r3, [r2], #4
 801cca8:	f841 3b04 	str.w	r3, [r1], #4
 801ccac:	e7f7      	b.n	801cc9e <rshift+0x1e>
 801ccae:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 801ccb2:	f1c1 0c20 	rsb	ip, r1, #32
 801ccb6:	40cd      	lsrs	r5, r1
 801ccb8:	3204      	adds	r2, #4
 801ccba:	4623      	mov	r3, r4
 801ccbc:	42b2      	cmp	r2, r6
 801ccbe:	4617      	mov	r7, r2
 801ccc0:	d30c      	bcc.n	801ccdc <rshift+0x5c>
 801ccc2:	601d      	str	r5, [r3, #0]
 801ccc4:	b105      	cbz	r5, 801ccc8 <rshift+0x48>
 801ccc6:	3304      	adds	r3, #4
 801ccc8:	1b1a      	subs	r2, r3, r4
 801ccca:	42a3      	cmp	r3, r4
 801cccc:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801ccd0:	bf08      	it	eq
 801ccd2:	2300      	moveq	r3, #0
 801ccd4:	6102      	str	r2, [r0, #16]
 801ccd6:	bf08      	it	eq
 801ccd8:	6143      	streq	r3, [r0, #20]
 801ccda:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801ccdc:	683f      	ldr	r7, [r7, #0]
 801ccde:	fa07 f70c 	lsl.w	r7, r7, ip
 801cce2:	433d      	orrs	r5, r7
 801cce4:	f843 5b04 	str.w	r5, [r3], #4
 801cce8:	f852 5b04 	ldr.w	r5, [r2], #4
 801ccec:	40cd      	lsrs	r5, r1
 801ccee:	e7e5      	b.n	801ccbc <rshift+0x3c>
 801ccf0:	4623      	mov	r3, r4
 801ccf2:	e7e9      	b.n	801ccc8 <rshift+0x48>

0801ccf4 <__hexdig_fun>:
 801ccf4:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 801ccf8:	2b09      	cmp	r3, #9
 801ccfa:	d802      	bhi.n	801cd02 <__hexdig_fun+0xe>
 801ccfc:	3820      	subs	r0, #32
 801ccfe:	b2c0      	uxtb	r0, r0
 801cd00:	4770      	bx	lr
 801cd02:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 801cd06:	2b05      	cmp	r3, #5
 801cd08:	d801      	bhi.n	801cd0e <__hexdig_fun+0x1a>
 801cd0a:	3847      	subs	r0, #71	; 0x47
 801cd0c:	e7f7      	b.n	801ccfe <__hexdig_fun+0xa>
 801cd0e:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 801cd12:	2b05      	cmp	r3, #5
 801cd14:	d801      	bhi.n	801cd1a <__hexdig_fun+0x26>
 801cd16:	3827      	subs	r0, #39	; 0x27
 801cd18:	e7f1      	b.n	801ccfe <__hexdig_fun+0xa>
 801cd1a:	2000      	movs	r0, #0
 801cd1c:	4770      	bx	lr

0801cd1e <__gethex>:
 801cd1e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801cd22:	b08b      	sub	sp, #44	; 0x2c
 801cd24:	468a      	mov	sl, r1
 801cd26:	9002      	str	r0, [sp, #8]
 801cd28:	9816      	ldr	r0, [sp, #88]	; 0x58
 801cd2a:	9306      	str	r3, [sp, #24]
 801cd2c:	4690      	mov	r8, r2
 801cd2e:	f000 facd 	bl	801d2cc <__localeconv_l>
 801cd32:	6803      	ldr	r3, [r0, #0]
 801cd34:	9303      	str	r3, [sp, #12]
 801cd36:	4618      	mov	r0, r3
 801cd38:	f7e3 fa82 	bl	8000240 <strlen>
 801cd3c:	9b03      	ldr	r3, [sp, #12]
 801cd3e:	9001      	str	r0, [sp, #4]
 801cd40:	4403      	add	r3, r0
 801cd42:	f04f 0b00 	mov.w	fp, #0
 801cd46:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 801cd4a:	9307      	str	r3, [sp, #28]
 801cd4c:	f8da 3000 	ldr.w	r3, [sl]
 801cd50:	3302      	adds	r3, #2
 801cd52:	461f      	mov	r7, r3
 801cd54:	f813 0b01 	ldrb.w	r0, [r3], #1
 801cd58:	2830      	cmp	r0, #48	; 0x30
 801cd5a:	d06c      	beq.n	801ce36 <__gethex+0x118>
 801cd5c:	f7ff ffca 	bl	801ccf4 <__hexdig_fun>
 801cd60:	4604      	mov	r4, r0
 801cd62:	2800      	cmp	r0, #0
 801cd64:	d16a      	bne.n	801ce3c <__gethex+0x11e>
 801cd66:	9a01      	ldr	r2, [sp, #4]
 801cd68:	9903      	ldr	r1, [sp, #12]
 801cd6a:	4638      	mov	r0, r7
 801cd6c:	f7fe f95f 	bl	801b02e <strncmp>
 801cd70:	2800      	cmp	r0, #0
 801cd72:	d166      	bne.n	801ce42 <__gethex+0x124>
 801cd74:	9b01      	ldr	r3, [sp, #4]
 801cd76:	5cf8      	ldrb	r0, [r7, r3]
 801cd78:	18fe      	adds	r6, r7, r3
 801cd7a:	f7ff ffbb 	bl	801ccf4 <__hexdig_fun>
 801cd7e:	2800      	cmp	r0, #0
 801cd80:	d062      	beq.n	801ce48 <__gethex+0x12a>
 801cd82:	4633      	mov	r3, r6
 801cd84:	7818      	ldrb	r0, [r3, #0]
 801cd86:	2830      	cmp	r0, #48	; 0x30
 801cd88:	461f      	mov	r7, r3
 801cd8a:	f103 0301 	add.w	r3, r3, #1
 801cd8e:	d0f9      	beq.n	801cd84 <__gethex+0x66>
 801cd90:	f7ff ffb0 	bl	801ccf4 <__hexdig_fun>
 801cd94:	fab0 f580 	clz	r5, r0
 801cd98:	096d      	lsrs	r5, r5, #5
 801cd9a:	4634      	mov	r4, r6
 801cd9c:	f04f 0b01 	mov.w	fp, #1
 801cda0:	463a      	mov	r2, r7
 801cda2:	4616      	mov	r6, r2
 801cda4:	3201      	adds	r2, #1
 801cda6:	7830      	ldrb	r0, [r6, #0]
 801cda8:	f7ff ffa4 	bl	801ccf4 <__hexdig_fun>
 801cdac:	2800      	cmp	r0, #0
 801cdae:	d1f8      	bne.n	801cda2 <__gethex+0x84>
 801cdb0:	9a01      	ldr	r2, [sp, #4]
 801cdb2:	9903      	ldr	r1, [sp, #12]
 801cdb4:	4630      	mov	r0, r6
 801cdb6:	f7fe f93a 	bl	801b02e <strncmp>
 801cdba:	b950      	cbnz	r0, 801cdd2 <__gethex+0xb4>
 801cdbc:	b954      	cbnz	r4, 801cdd4 <__gethex+0xb6>
 801cdbe:	9b01      	ldr	r3, [sp, #4]
 801cdc0:	18f4      	adds	r4, r6, r3
 801cdc2:	4622      	mov	r2, r4
 801cdc4:	4616      	mov	r6, r2
 801cdc6:	3201      	adds	r2, #1
 801cdc8:	7830      	ldrb	r0, [r6, #0]
 801cdca:	f7ff ff93 	bl	801ccf4 <__hexdig_fun>
 801cdce:	2800      	cmp	r0, #0
 801cdd0:	d1f8      	bne.n	801cdc4 <__gethex+0xa6>
 801cdd2:	b10c      	cbz	r4, 801cdd8 <__gethex+0xba>
 801cdd4:	1ba4      	subs	r4, r4, r6
 801cdd6:	00a4      	lsls	r4, r4, #2
 801cdd8:	7833      	ldrb	r3, [r6, #0]
 801cdda:	2b50      	cmp	r3, #80	; 0x50
 801cddc:	d001      	beq.n	801cde2 <__gethex+0xc4>
 801cdde:	2b70      	cmp	r3, #112	; 0x70
 801cde0:	d140      	bne.n	801ce64 <__gethex+0x146>
 801cde2:	7873      	ldrb	r3, [r6, #1]
 801cde4:	2b2b      	cmp	r3, #43	; 0x2b
 801cde6:	d031      	beq.n	801ce4c <__gethex+0x12e>
 801cde8:	2b2d      	cmp	r3, #45	; 0x2d
 801cdea:	d033      	beq.n	801ce54 <__gethex+0x136>
 801cdec:	1c71      	adds	r1, r6, #1
 801cdee:	f04f 0900 	mov.w	r9, #0
 801cdf2:	7808      	ldrb	r0, [r1, #0]
 801cdf4:	f7ff ff7e 	bl	801ccf4 <__hexdig_fun>
 801cdf8:	1e43      	subs	r3, r0, #1
 801cdfa:	b2db      	uxtb	r3, r3
 801cdfc:	2b18      	cmp	r3, #24
 801cdfe:	d831      	bhi.n	801ce64 <__gethex+0x146>
 801ce00:	f1a0 0210 	sub.w	r2, r0, #16
 801ce04:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 801ce08:	f7ff ff74 	bl	801ccf4 <__hexdig_fun>
 801ce0c:	1e43      	subs	r3, r0, #1
 801ce0e:	b2db      	uxtb	r3, r3
 801ce10:	2b18      	cmp	r3, #24
 801ce12:	d922      	bls.n	801ce5a <__gethex+0x13c>
 801ce14:	f1b9 0f00 	cmp.w	r9, #0
 801ce18:	d000      	beq.n	801ce1c <__gethex+0xfe>
 801ce1a:	4252      	negs	r2, r2
 801ce1c:	4414      	add	r4, r2
 801ce1e:	f8ca 1000 	str.w	r1, [sl]
 801ce22:	b30d      	cbz	r5, 801ce68 <__gethex+0x14a>
 801ce24:	f1bb 0f00 	cmp.w	fp, #0
 801ce28:	bf0c      	ite	eq
 801ce2a:	2706      	moveq	r7, #6
 801ce2c:	2700      	movne	r7, #0
 801ce2e:	4638      	mov	r0, r7
 801ce30:	b00b      	add	sp, #44	; 0x2c
 801ce32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ce36:	f10b 0b01 	add.w	fp, fp, #1
 801ce3a:	e78a      	b.n	801cd52 <__gethex+0x34>
 801ce3c:	2500      	movs	r5, #0
 801ce3e:	462c      	mov	r4, r5
 801ce40:	e7ae      	b.n	801cda0 <__gethex+0x82>
 801ce42:	463e      	mov	r6, r7
 801ce44:	2501      	movs	r5, #1
 801ce46:	e7c7      	b.n	801cdd8 <__gethex+0xba>
 801ce48:	4604      	mov	r4, r0
 801ce4a:	e7fb      	b.n	801ce44 <__gethex+0x126>
 801ce4c:	f04f 0900 	mov.w	r9, #0
 801ce50:	1cb1      	adds	r1, r6, #2
 801ce52:	e7ce      	b.n	801cdf2 <__gethex+0xd4>
 801ce54:	f04f 0901 	mov.w	r9, #1
 801ce58:	e7fa      	b.n	801ce50 <__gethex+0x132>
 801ce5a:	230a      	movs	r3, #10
 801ce5c:	fb03 0202 	mla	r2, r3, r2, r0
 801ce60:	3a10      	subs	r2, #16
 801ce62:	e7cf      	b.n	801ce04 <__gethex+0xe6>
 801ce64:	4631      	mov	r1, r6
 801ce66:	e7da      	b.n	801ce1e <__gethex+0x100>
 801ce68:	1bf3      	subs	r3, r6, r7
 801ce6a:	3b01      	subs	r3, #1
 801ce6c:	4629      	mov	r1, r5
 801ce6e:	2b07      	cmp	r3, #7
 801ce70:	dc49      	bgt.n	801cf06 <__gethex+0x1e8>
 801ce72:	9802      	ldr	r0, [sp, #8]
 801ce74:	f000 fab0 	bl	801d3d8 <_Balloc>
 801ce78:	9b01      	ldr	r3, [sp, #4]
 801ce7a:	f100 0914 	add.w	r9, r0, #20
 801ce7e:	f04f 0b00 	mov.w	fp, #0
 801ce82:	f1c3 0301 	rsb	r3, r3, #1
 801ce86:	4605      	mov	r5, r0
 801ce88:	f8cd 9010 	str.w	r9, [sp, #16]
 801ce8c:	46da      	mov	sl, fp
 801ce8e:	9308      	str	r3, [sp, #32]
 801ce90:	42b7      	cmp	r7, r6
 801ce92:	d33b      	bcc.n	801cf0c <__gethex+0x1ee>
 801ce94:	9804      	ldr	r0, [sp, #16]
 801ce96:	f840 ab04 	str.w	sl, [r0], #4
 801ce9a:	eba0 0009 	sub.w	r0, r0, r9
 801ce9e:	1080      	asrs	r0, r0, #2
 801cea0:	6128      	str	r0, [r5, #16]
 801cea2:	0147      	lsls	r7, r0, #5
 801cea4:	4650      	mov	r0, sl
 801cea6:	f000 fb5b 	bl	801d560 <__hi0bits>
 801ceaa:	f8d8 6000 	ldr.w	r6, [r8]
 801ceae:	1a3f      	subs	r7, r7, r0
 801ceb0:	42b7      	cmp	r7, r6
 801ceb2:	dd64      	ble.n	801cf7e <__gethex+0x260>
 801ceb4:	1bbf      	subs	r7, r7, r6
 801ceb6:	4639      	mov	r1, r7
 801ceb8:	4628      	mov	r0, r5
 801ceba:	f000 fe6c 	bl	801db96 <__any_on>
 801cebe:	4682      	mov	sl, r0
 801cec0:	b178      	cbz	r0, 801cee2 <__gethex+0x1c4>
 801cec2:	1e7b      	subs	r3, r7, #1
 801cec4:	1159      	asrs	r1, r3, #5
 801cec6:	f003 021f 	and.w	r2, r3, #31
 801ceca:	f04f 0a01 	mov.w	sl, #1
 801cece:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 801ced2:	fa0a f202 	lsl.w	r2, sl, r2
 801ced6:	420a      	tst	r2, r1
 801ced8:	d003      	beq.n	801cee2 <__gethex+0x1c4>
 801ceda:	4553      	cmp	r3, sl
 801cedc:	dc46      	bgt.n	801cf6c <__gethex+0x24e>
 801cede:	f04f 0a02 	mov.w	sl, #2
 801cee2:	4639      	mov	r1, r7
 801cee4:	4628      	mov	r0, r5
 801cee6:	f7ff fecb 	bl	801cc80 <rshift>
 801ceea:	443c      	add	r4, r7
 801ceec:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801cef0:	42a3      	cmp	r3, r4
 801cef2:	da52      	bge.n	801cf9a <__gethex+0x27c>
 801cef4:	4629      	mov	r1, r5
 801cef6:	9802      	ldr	r0, [sp, #8]
 801cef8:	f000 faa2 	bl	801d440 <_Bfree>
 801cefc:	9a14      	ldr	r2, [sp, #80]	; 0x50
 801cefe:	2300      	movs	r3, #0
 801cf00:	6013      	str	r3, [r2, #0]
 801cf02:	27a3      	movs	r7, #163	; 0xa3
 801cf04:	e793      	b.n	801ce2e <__gethex+0x110>
 801cf06:	3101      	adds	r1, #1
 801cf08:	105b      	asrs	r3, r3, #1
 801cf0a:	e7b0      	b.n	801ce6e <__gethex+0x150>
 801cf0c:	1e73      	subs	r3, r6, #1
 801cf0e:	9305      	str	r3, [sp, #20]
 801cf10:	9a07      	ldr	r2, [sp, #28]
 801cf12:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801cf16:	4293      	cmp	r3, r2
 801cf18:	d018      	beq.n	801cf4c <__gethex+0x22e>
 801cf1a:	f1bb 0f20 	cmp.w	fp, #32
 801cf1e:	d107      	bne.n	801cf30 <__gethex+0x212>
 801cf20:	9b04      	ldr	r3, [sp, #16]
 801cf22:	f8c3 a000 	str.w	sl, [r3]
 801cf26:	3304      	adds	r3, #4
 801cf28:	f04f 0a00 	mov.w	sl, #0
 801cf2c:	9304      	str	r3, [sp, #16]
 801cf2e:	46d3      	mov	fp, sl
 801cf30:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 801cf34:	f7ff fede 	bl	801ccf4 <__hexdig_fun>
 801cf38:	f000 000f 	and.w	r0, r0, #15
 801cf3c:	fa00 f00b 	lsl.w	r0, r0, fp
 801cf40:	ea4a 0a00 	orr.w	sl, sl, r0
 801cf44:	f10b 0b04 	add.w	fp, fp, #4
 801cf48:	9b05      	ldr	r3, [sp, #20]
 801cf4a:	e00d      	b.n	801cf68 <__gethex+0x24a>
 801cf4c:	9b05      	ldr	r3, [sp, #20]
 801cf4e:	9a08      	ldr	r2, [sp, #32]
 801cf50:	4413      	add	r3, r2
 801cf52:	42bb      	cmp	r3, r7
 801cf54:	d3e1      	bcc.n	801cf1a <__gethex+0x1fc>
 801cf56:	4618      	mov	r0, r3
 801cf58:	9a01      	ldr	r2, [sp, #4]
 801cf5a:	9903      	ldr	r1, [sp, #12]
 801cf5c:	9309      	str	r3, [sp, #36]	; 0x24
 801cf5e:	f7fe f866 	bl	801b02e <strncmp>
 801cf62:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801cf64:	2800      	cmp	r0, #0
 801cf66:	d1d8      	bne.n	801cf1a <__gethex+0x1fc>
 801cf68:	461e      	mov	r6, r3
 801cf6a:	e791      	b.n	801ce90 <__gethex+0x172>
 801cf6c:	1eb9      	subs	r1, r7, #2
 801cf6e:	4628      	mov	r0, r5
 801cf70:	f000 fe11 	bl	801db96 <__any_on>
 801cf74:	2800      	cmp	r0, #0
 801cf76:	d0b2      	beq.n	801cede <__gethex+0x1c0>
 801cf78:	f04f 0a03 	mov.w	sl, #3
 801cf7c:	e7b1      	b.n	801cee2 <__gethex+0x1c4>
 801cf7e:	da09      	bge.n	801cf94 <__gethex+0x276>
 801cf80:	1bf7      	subs	r7, r6, r7
 801cf82:	4629      	mov	r1, r5
 801cf84:	463a      	mov	r2, r7
 801cf86:	9802      	ldr	r0, [sp, #8]
 801cf88:	f000 fc26 	bl	801d7d8 <__lshift>
 801cf8c:	1be4      	subs	r4, r4, r7
 801cf8e:	4605      	mov	r5, r0
 801cf90:	f100 0914 	add.w	r9, r0, #20
 801cf94:	f04f 0a00 	mov.w	sl, #0
 801cf98:	e7a8      	b.n	801ceec <__gethex+0x1ce>
 801cf9a:	f8d8 0004 	ldr.w	r0, [r8, #4]
 801cf9e:	42a0      	cmp	r0, r4
 801cfa0:	dd6a      	ble.n	801d078 <__gethex+0x35a>
 801cfa2:	1b04      	subs	r4, r0, r4
 801cfa4:	42a6      	cmp	r6, r4
 801cfa6:	dc2e      	bgt.n	801d006 <__gethex+0x2e8>
 801cfa8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801cfac:	2b02      	cmp	r3, #2
 801cfae:	d022      	beq.n	801cff6 <__gethex+0x2d8>
 801cfb0:	2b03      	cmp	r3, #3
 801cfb2:	d024      	beq.n	801cffe <__gethex+0x2e0>
 801cfb4:	2b01      	cmp	r3, #1
 801cfb6:	d115      	bne.n	801cfe4 <__gethex+0x2c6>
 801cfb8:	42a6      	cmp	r6, r4
 801cfba:	d113      	bne.n	801cfe4 <__gethex+0x2c6>
 801cfbc:	2e01      	cmp	r6, #1
 801cfbe:	dc0b      	bgt.n	801cfd8 <__gethex+0x2ba>
 801cfc0:	9a06      	ldr	r2, [sp, #24]
 801cfc2:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801cfc6:	6013      	str	r3, [r2, #0]
 801cfc8:	2301      	movs	r3, #1
 801cfca:	612b      	str	r3, [r5, #16]
 801cfcc:	f8c9 3000 	str.w	r3, [r9]
 801cfd0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801cfd2:	2762      	movs	r7, #98	; 0x62
 801cfd4:	601d      	str	r5, [r3, #0]
 801cfd6:	e72a      	b.n	801ce2e <__gethex+0x110>
 801cfd8:	1e71      	subs	r1, r6, #1
 801cfda:	4628      	mov	r0, r5
 801cfdc:	f000 fddb 	bl	801db96 <__any_on>
 801cfe0:	2800      	cmp	r0, #0
 801cfe2:	d1ed      	bne.n	801cfc0 <__gethex+0x2a2>
 801cfe4:	4629      	mov	r1, r5
 801cfe6:	9802      	ldr	r0, [sp, #8]
 801cfe8:	f000 fa2a 	bl	801d440 <_Bfree>
 801cfec:	9a14      	ldr	r2, [sp, #80]	; 0x50
 801cfee:	2300      	movs	r3, #0
 801cff0:	6013      	str	r3, [r2, #0]
 801cff2:	2750      	movs	r7, #80	; 0x50
 801cff4:	e71b      	b.n	801ce2e <__gethex+0x110>
 801cff6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801cff8:	2b00      	cmp	r3, #0
 801cffa:	d0e1      	beq.n	801cfc0 <__gethex+0x2a2>
 801cffc:	e7f2      	b.n	801cfe4 <__gethex+0x2c6>
 801cffe:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801d000:	2b00      	cmp	r3, #0
 801d002:	d1dd      	bne.n	801cfc0 <__gethex+0x2a2>
 801d004:	e7ee      	b.n	801cfe4 <__gethex+0x2c6>
 801d006:	1e67      	subs	r7, r4, #1
 801d008:	f1ba 0f00 	cmp.w	sl, #0
 801d00c:	d131      	bne.n	801d072 <__gethex+0x354>
 801d00e:	b127      	cbz	r7, 801d01a <__gethex+0x2fc>
 801d010:	4639      	mov	r1, r7
 801d012:	4628      	mov	r0, r5
 801d014:	f000 fdbf 	bl	801db96 <__any_on>
 801d018:	4682      	mov	sl, r0
 801d01a:	117a      	asrs	r2, r7, #5
 801d01c:	2301      	movs	r3, #1
 801d01e:	f007 071f 	and.w	r7, r7, #31
 801d022:	fa03 f707 	lsl.w	r7, r3, r7
 801d026:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 801d02a:	4621      	mov	r1, r4
 801d02c:	421f      	tst	r7, r3
 801d02e:	4628      	mov	r0, r5
 801d030:	bf18      	it	ne
 801d032:	f04a 0a02 	orrne.w	sl, sl, #2
 801d036:	1b36      	subs	r6, r6, r4
 801d038:	f7ff fe22 	bl	801cc80 <rshift>
 801d03c:	f8d8 4004 	ldr.w	r4, [r8, #4]
 801d040:	2702      	movs	r7, #2
 801d042:	f1ba 0f00 	cmp.w	sl, #0
 801d046:	d048      	beq.n	801d0da <__gethex+0x3bc>
 801d048:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801d04c:	2b02      	cmp	r3, #2
 801d04e:	d015      	beq.n	801d07c <__gethex+0x35e>
 801d050:	2b03      	cmp	r3, #3
 801d052:	d017      	beq.n	801d084 <__gethex+0x366>
 801d054:	2b01      	cmp	r3, #1
 801d056:	d109      	bne.n	801d06c <__gethex+0x34e>
 801d058:	f01a 0f02 	tst.w	sl, #2
 801d05c:	d006      	beq.n	801d06c <__gethex+0x34e>
 801d05e:	f8d9 3000 	ldr.w	r3, [r9]
 801d062:	ea4a 0a03 	orr.w	sl, sl, r3
 801d066:	f01a 0f01 	tst.w	sl, #1
 801d06a:	d10e      	bne.n	801d08a <__gethex+0x36c>
 801d06c:	f047 0710 	orr.w	r7, r7, #16
 801d070:	e033      	b.n	801d0da <__gethex+0x3bc>
 801d072:	f04f 0a01 	mov.w	sl, #1
 801d076:	e7d0      	b.n	801d01a <__gethex+0x2fc>
 801d078:	2701      	movs	r7, #1
 801d07a:	e7e2      	b.n	801d042 <__gethex+0x324>
 801d07c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801d07e:	f1c3 0301 	rsb	r3, r3, #1
 801d082:	9315      	str	r3, [sp, #84]	; 0x54
 801d084:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801d086:	2b00      	cmp	r3, #0
 801d088:	d0f0      	beq.n	801d06c <__gethex+0x34e>
 801d08a:	f8d5 9010 	ldr.w	r9, [r5, #16]
 801d08e:	f105 0314 	add.w	r3, r5, #20
 801d092:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 801d096:	eb03 010a 	add.w	r1, r3, sl
 801d09a:	f04f 0c00 	mov.w	ip, #0
 801d09e:	4618      	mov	r0, r3
 801d0a0:	f853 2b04 	ldr.w	r2, [r3], #4
 801d0a4:	f1b2 3fff 	cmp.w	r2, #4294967295
 801d0a8:	d01c      	beq.n	801d0e4 <__gethex+0x3c6>
 801d0aa:	3201      	adds	r2, #1
 801d0ac:	6002      	str	r2, [r0, #0]
 801d0ae:	2f02      	cmp	r7, #2
 801d0b0:	f105 0314 	add.w	r3, r5, #20
 801d0b4:	d138      	bne.n	801d128 <__gethex+0x40a>
 801d0b6:	f8d8 2000 	ldr.w	r2, [r8]
 801d0ba:	3a01      	subs	r2, #1
 801d0bc:	42b2      	cmp	r2, r6
 801d0be:	d10a      	bne.n	801d0d6 <__gethex+0x3b8>
 801d0c0:	1171      	asrs	r1, r6, #5
 801d0c2:	2201      	movs	r2, #1
 801d0c4:	f006 061f 	and.w	r6, r6, #31
 801d0c8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801d0cc:	fa02 f606 	lsl.w	r6, r2, r6
 801d0d0:	421e      	tst	r6, r3
 801d0d2:	bf18      	it	ne
 801d0d4:	4617      	movne	r7, r2
 801d0d6:	f047 0720 	orr.w	r7, r7, #32
 801d0da:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801d0dc:	601d      	str	r5, [r3, #0]
 801d0de:	9b06      	ldr	r3, [sp, #24]
 801d0e0:	601c      	str	r4, [r3, #0]
 801d0e2:	e6a4      	b.n	801ce2e <__gethex+0x110>
 801d0e4:	4299      	cmp	r1, r3
 801d0e6:	f843 cc04 	str.w	ip, [r3, #-4]
 801d0ea:	d8d8      	bhi.n	801d09e <__gethex+0x380>
 801d0ec:	68ab      	ldr	r3, [r5, #8]
 801d0ee:	4599      	cmp	r9, r3
 801d0f0:	db12      	blt.n	801d118 <__gethex+0x3fa>
 801d0f2:	6869      	ldr	r1, [r5, #4]
 801d0f4:	9802      	ldr	r0, [sp, #8]
 801d0f6:	3101      	adds	r1, #1
 801d0f8:	f000 f96e 	bl	801d3d8 <_Balloc>
 801d0fc:	692a      	ldr	r2, [r5, #16]
 801d0fe:	3202      	adds	r2, #2
 801d100:	f105 010c 	add.w	r1, r5, #12
 801d104:	4683      	mov	fp, r0
 801d106:	0092      	lsls	r2, r2, #2
 801d108:	300c      	adds	r0, #12
 801d10a:	f7fc ff24 	bl	8019f56 <memcpy>
 801d10e:	4629      	mov	r1, r5
 801d110:	9802      	ldr	r0, [sp, #8]
 801d112:	f000 f995 	bl	801d440 <_Bfree>
 801d116:	465d      	mov	r5, fp
 801d118:	692b      	ldr	r3, [r5, #16]
 801d11a:	1c5a      	adds	r2, r3, #1
 801d11c:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 801d120:	612a      	str	r2, [r5, #16]
 801d122:	2201      	movs	r2, #1
 801d124:	615a      	str	r2, [r3, #20]
 801d126:	e7c2      	b.n	801d0ae <__gethex+0x390>
 801d128:	692a      	ldr	r2, [r5, #16]
 801d12a:	454a      	cmp	r2, r9
 801d12c:	dd0b      	ble.n	801d146 <__gethex+0x428>
 801d12e:	2101      	movs	r1, #1
 801d130:	4628      	mov	r0, r5
 801d132:	f7ff fda5 	bl	801cc80 <rshift>
 801d136:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801d13a:	3401      	adds	r4, #1
 801d13c:	42a3      	cmp	r3, r4
 801d13e:	f6ff aed9 	blt.w	801cef4 <__gethex+0x1d6>
 801d142:	2701      	movs	r7, #1
 801d144:	e7c7      	b.n	801d0d6 <__gethex+0x3b8>
 801d146:	f016 061f 	ands.w	r6, r6, #31
 801d14a:	d0fa      	beq.n	801d142 <__gethex+0x424>
 801d14c:	449a      	add	sl, r3
 801d14e:	f1c6 0620 	rsb	r6, r6, #32
 801d152:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 801d156:	f000 fa03 	bl	801d560 <__hi0bits>
 801d15a:	42b0      	cmp	r0, r6
 801d15c:	dbe7      	blt.n	801d12e <__gethex+0x410>
 801d15e:	e7f0      	b.n	801d142 <__gethex+0x424>

0801d160 <L_shift>:
 801d160:	f1c2 0208 	rsb	r2, r2, #8
 801d164:	0092      	lsls	r2, r2, #2
 801d166:	b570      	push	{r4, r5, r6, lr}
 801d168:	f1c2 0620 	rsb	r6, r2, #32
 801d16c:	6843      	ldr	r3, [r0, #4]
 801d16e:	6804      	ldr	r4, [r0, #0]
 801d170:	fa03 f506 	lsl.w	r5, r3, r6
 801d174:	432c      	orrs	r4, r5
 801d176:	40d3      	lsrs	r3, r2
 801d178:	6004      	str	r4, [r0, #0]
 801d17a:	f840 3f04 	str.w	r3, [r0, #4]!
 801d17e:	4288      	cmp	r0, r1
 801d180:	d3f4      	bcc.n	801d16c <L_shift+0xc>
 801d182:	bd70      	pop	{r4, r5, r6, pc}

0801d184 <__match>:
 801d184:	b530      	push	{r4, r5, lr}
 801d186:	6803      	ldr	r3, [r0, #0]
 801d188:	3301      	adds	r3, #1
 801d18a:	f811 4b01 	ldrb.w	r4, [r1], #1
 801d18e:	b914      	cbnz	r4, 801d196 <__match+0x12>
 801d190:	6003      	str	r3, [r0, #0]
 801d192:	2001      	movs	r0, #1
 801d194:	bd30      	pop	{r4, r5, pc}
 801d196:	f813 2b01 	ldrb.w	r2, [r3], #1
 801d19a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 801d19e:	2d19      	cmp	r5, #25
 801d1a0:	bf98      	it	ls
 801d1a2:	3220      	addls	r2, #32
 801d1a4:	42a2      	cmp	r2, r4
 801d1a6:	d0f0      	beq.n	801d18a <__match+0x6>
 801d1a8:	2000      	movs	r0, #0
 801d1aa:	e7f3      	b.n	801d194 <__match+0x10>

0801d1ac <__hexnan>:
 801d1ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d1b0:	680b      	ldr	r3, [r1, #0]
 801d1b2:	6801      	ldr	r1, [r0, #0]
 801d1b4:	115f      	asrs	r7, r3, #5
 801d1b6:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 801d1ba:	f013 031f 	ands.w	r3, r3, #31
 801d1be:	b087      	sub	sp, #28
 801d1c0:	bf18      	it	ne
 801d1c2:	3704      	addne	r7, #4
 801d1c4:	2500      	movs	r5, #0
 801d1c6:	1f3e      	subs	r6, r7, #4
 801d1c8:	4682      	mov	sl, r0
 801d1ca:	4690      	mov	r8, r2
 801d1cc:	9301      	str	r3, [sp, #4]
 801d1ce:	f847 5c04 	str.w	r5, [r7, #-4]
 801d1d2:	46b1      	mov	r9, r6
 801d1d4:	4634      	mov	r4, r6
 801d1d6:	9502      	str	r5, [sp, #8]
 801d1d8:	46ab      	mov	fp, r5
 801d1da:	784a      	ldrb	r2, [r1, #1]
 801d1dc:	1c4b      	adds	r3, r1, #1
 801d1de:	9303      	str	r3, [sp, #12]
 801d1e0:	b342      	cbz	r2, 801d234 <__hexnan+0x88>
 801d1e2:	4610      	mov	r0, r2
 801d1e4:	9105      	str	r1, [sp, #20]
 801d1e6:	9204      	str	r2, [sp, #16]
 801d1e8:	f7ff fd84 	bl	801ccf4 <__hexdig_fun>
 801d1ec:	2800      	cmp	r0, #0
 801d1ee:	d143      	bne.n	801d278 <__hexnan+0xcc>
 801d1f0:	9a04      	ldr	r2, [sp, #16]
 801d1f2:	9905      	ldr	r1, [sp, #20]
 801d1f4:	2a20      	cmp	r2, #32
 801d1f6:	d818      	bhi.n	801d22a <__hexnan+0x7e>
 801d1f8:	9b02      	ldr	r3, [sp, #8]
 801d1fa:	459b      	cmp	fp, r3
 801d1fc:	dd13      	ble.n	801d226 <__hexnan+0x7a>
 801d1fe:	454c      	cmp	r4, r9
 801d200:	d206      	bcs.n	801d210 <__hexnan+0x64>
 801d202:	2d07      	cmp	r5, #7
 801d204:	dc04      	bgt.n	801d210 <__hexnan+0x64>
 801d206:	462a      	mov	r2, r5
 801d208:	4649      	mov	r1, r9
 801d20a:	4620      	mov	r0, r4
 801d20c:	f7ff ffa8 	bl	801d160 <L_shift>
 801d210:	4544      	cmp	r4, r8
 801d212:	d944      	bls.n	801d29e <__hexnan+0xf2>
 801d214:	2300      	movs	r3, #0
 801d216:	f1a4 0904 	sub.w	r9, r4, #4
 801d21a:	f844 3c04 	str.w	r3, [r4, #-4]
 801d21e:	f8cd b008 	str.w	fp, [sp, #8]
 801d222:	464c      	mov	r4, r9
 801d224:	461d      	mov	r5, r3
 801d226:	9903      	ldr	r1, [sp, #12]
 801d228:	e7d7      	b.n	801d1da <__hexnan+0x2e>
 801d22a:	2a29      	cmp	r2, #41	; 0x29
 801d22c:	d14a      	bne.n	801d2c4 <__hexnan+0x118>
 801d22e:	3102      	adds	r1, #2
 801d230:	f8ca 1000 	str.w	r1, [sl]
 801d234:	f1bb 0f00 	cmp.w	fp, #0
 801d238:	d044      	beq.n	801d2c4 <__hexnan+0x118>
 801d23a:	454c      	cmp	r4, r9
 801d23c:	d206      	bcs.n	801d24c <__hexnan+0xa0>
 801d23e:	2d07      	cmp	r5, #7
 801d240:	dc04      	bgt.n	801d24c <__hexnan+0xa0>
 801d242:	462a      	mov	r2, r5
 801d244:	4649      	mov	r1, r9
 801d246:	4620      	mov	r0, r4
 801d248:	f7ff ff8a 	bl	801d160 <L_shift>
 801d24c:	4544      	cmp	r4, r8
 801d24e:	d928      	bls.n	801d2a2 <__hexnan+0xf6>
 801d250:	4643      	mov	r3, r8
 801d252:	f854 2b04 	ldr.w	r2, [r4], #4
 801d256:	f843 2b04 	str.w	r2, [r3], #4
 801d25a:	42a6      	cmp	r6, r4
 801d25c:	d2f9      	bcs.n	801d252 <__hexnan+0xa6>
 801d25e:	2200      	movs	r2, #0
 801d260:	f843 2b04 	str.w	r2, [r3], #4
 801d264:	429e      	cmp	r6, r3
 801d266:	d2fb      	bcs.n	801d260 <__hexnan+0xb4>
 801d268:	6833      	ldr	r3, [r6, #0]
 801d26a:	b91b      	cbnz	r3, 801d274 <__hexnan+0xc8>
 801d26c:	4546      	cmp	r6, r8
 801d26e:	d127      	bne.n	801d2c0 <__hexnan+0x114>
 801d270:	2301      	movs	r3, #1
 801d272:	6033      	str	r3, [r6, #0]
 801d274:	2005      	movs	r0, #5
 801d276:	e026      	b.n	801d2c6 <__hexnan+0x11a>
 801d278:	3501      	adds	r5, #1
 801d27a:	2d08      	cmp	r5, #8
 801d27c:	f10b 0b01 	add.w	fp, fp, #1
 801d280:	dd06      	ble.n	801d290 <__hexnan+0xe4>
 801d282:	4544      	cmp	r4, r8
 801d284:	d9cf      	bls.n	801d226 <__hexnan+0x7a>
 801d286:	2300      	movs	r3, #0
 801d288:	f844 3c04 	str.w	r3, [r4, #-4]
 801d28c:	2501      	movs	r5, #1
 801d28e:	3c04      	subs	r4, #4
 801d290:	6822      	ldr	r2, [r4, #0]
 801d292:	f000 000f 	and.w	r0, r0, #15
 801d296:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 801d29a:	6020      	str	r0, [r4, #0]
 801d29c:	e7c3      	b.n	801d226 <__hexnan+0x7a>
 801d29e:	2508      	movs	r5, #8
 801d2a0:	e7c1      	b.n	801d226 <__hexnan+0x7a>
 801d2a2:	9b01      	ldr	r3, [sp, #4]
 801d2a4:	2b00      	cmp	r3, #0
 801d2a6:	d0df      	beq.n	801d268 <__hexnan+0xbc>
 801d2a8:	f04f 32ff 	mov.w	r2, #4294967295
 801d2ac:	f1c3 0320 	rsb	r3, r3, #32
 801d2b0:	fa22 f303 	lsr.w	r3, r2, r3
 801d2b4:	f857 2c04 	ldr.w	r2, [r7, #-4]
 801d2b8:	401a      	ands	r2, r3
 801d2ba:	f847 2c04 	str.w	r2, [r7, #-4]
 801d2be:	e7d3      	b.n	801d268 <__hexnan+0xbc>
 801d2c0:	3e04      	subs	r6, #4
 801d2c2:	e7d1      	b.n	801d268 <__hexnan+0xbc>
 801d2c4:	2004      	movs	r0, #4
 801d2c6:	b007      	add	sp, #28
 801d2c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801d2cc <__localeconv_l>:
 801d2cc:	30f0      	adds	r0, #240	; 0xf0
 801d2ce:	4770      	bx	lr

0801d2d0 <_localeconv_r>:
 801d2d0:	4b04      	ldr	r3, [pc, #16]	; (801d2e4 <_localeconv_r+0x14>)
 801d2d2:	681b      	ldr	r3, [r3, #0]
 801d2d4:	6a18      	ldr	r0, [r3, #32]
 801d2d6:	4b04      	ldr	r3, [pc, #16]	; (801d2e8 <_localeconv_r+0x18>)
 801d2d8:	2800      	cmp	r0, #0
 801d2da:	bf08      	it	eq
 801d2dc:	4618      	moveq	r0, r3
 801d2de:	30f0      	adds	r0, #240	; 0xf0
 801d2e0:	4770      	bx	lr
 801d2e2:	bf00      	nop
 801d2e4:	20000020 	.word	0x20000020
 801d2e8:	20000084 	.word	0x20000084

0801d2ec <_lseek_r>:
 801d2ec:	b538      	push	{r3, r4, r5, lr}
 801d2ee:	4c07      	ldr	r4, [pc, #28]	; (801d30c <_lseek_r+0x20>)
 801d2f0:	4605      	mov	r5, r0
 801d2f2:	4608      	mov	r0, r1
 801d2f4:	4611      	mov	r1, r2
 801d2f6:	2200      	movs	r2, #0
 801d2f8:	6022      	str	r2, [r4, #0]
 801d2fa:	461a      	mov	r2, r3
 801d2fc:	f7e6 fc14 	bl	8003b28 <_lseek>
 801d300:	1c43      	adds	r3, r0, #1
 801d302:	d102      	bne.n	801d30a <_lseek_r+0x1e>
 801d304:	6823      	ldr	r3, [r4, #0]
 801d306:	b103      	cbz	r3, 801d30a <_lseek_r+0x1e>
 801d308:	602b      	str	r3, [r5, #0]
 801d30a:	bd38      	pop	{r3, r4, r5, pc}
 801d30c:	20007cbc 	.word	0x20007cbc

0801d310 <__swhatbuf_r>:
 801d310:	b570      	push	{r4, r5, r6, lr}
 801d312:	460e      	mov	r6, r1
 801d314:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801d318:	2900      	cmp	r1, #0
 801d31a:	b096      	sub	sp, #88	; 0x58
 801d31c:	4614      	mov	r4, r2
 801d31e:	461d      	mov	r5, r3
 801d320:	da07      	bge.n	801d332 <__swhatbuf_r+0x22>
 801d322:	2300      	movs	r3, #0
 801d324:	602b      	str	r3, [r5, #0]
 801d326:	89b3      	ldrh	r3, [r6, #12]
 801d328:	061a      	lsls	r2, r3, #24
 801d32a:	d410      	bmi.n	801d34e <__swhatbuf_r+0x3e>
 801d32c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801d330:	e00e      	b.n	801d350 <__swhatbuf_r+0x40>
 801d332:	466a      	mov	r2, sp
 801d334:	f000 ff02 	bl	801e13c <_fstat_r>
 801d338:	2800      	cmp	r0, #0
 801d33a:	dbf2      	blt.n	801d322 <__swhatbuf_r+0x12>
 801d33c:	9a01      	ldr	r2, [sp, #4]
 801d33e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801d342:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801d346:	425a      	negs	r2, r3
 801d348:	415a      	adcs	r2, r3
 801d34a:	602a      	str	r2, [r5, #0]
 801d34c:	e7ee      	b.n	801d32c <__swhatbuf_r+0x1c>
 801d34e:	2340      	movs	r3, #64	; 0x40
 801d350:	2000      	movs	r0, #0
 801d352:	6023      	str	r3, [r4, #0]
 801d354:	b016      	add	sp, #88	; 0x58
 801d356:	bd70      	pop	{r4, r5, r6, pc}

0801d358 <__smakebuf_r>:
 801d358:	898b      	ldrh	r3, [r1, #12]
 801d35a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801d35c:	079d      	lsls	r5, r3, #30
 801d35e:	4606      	mov	r6, r0
 801d360:	460c      	mov	r4, r1
 801d362:	d507      	bpl.n	801d374 <__smakebuf_r+0x1c>
 801d364:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801d368:	6023      	str	r3, [r4, #0]
 801d36a:	6123      	str	r3, [r4, #16]
 801d36c:	2301      	movs	r3, #1
 801d36e:	6163      	str	r3, [r4, #20]
 801d370:	b002      	add	sp, #8
 801d372:	bd70      	pop	{r4, r5, r6, pc}
 801d374:	ab01      	add	r3, sp, #4
 801d376:	466a      	mov	r2, sp
 801d378:	f7ff ffca 	bl	801d310 <__swhatbuf_r>
 801d37c:	9900      	ldr	r1, [sp, #0]
 801d37e:	4605      	mov	r5, r0
 801d380:	4630      	mov	r0, r6
 801d382:	f7fc fe63 	bl	801a04c <_malloc_r>
 801d386:	b948      	cbnz	r0, 801d39c <__smakebuf_r+0x44>
 801d388:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801d38c:	059a      	lsls	r2, r3, #22
 801d38e:	d4ef      	bmi.n	801d370 <__smakebuf_r+0x18>
 801d390:	f023 0303 	bic.w	r3, r3, #3
 801d394:	f043 0302 	orr.w	r3, r3, #2
 801d398:	81a3      	strh	r3, [r4, #12]
 801d39a:	e7e3      	b.n	801d364 <__smakebuf_r+0xc>
 801d39c:	4b0d      	ldr	r3, [pc, #52]	; (801d3d4 <__smakebuf_r+0x7c>)
 801d39e:	62b3      	str	r3, [r6, #40]	; 0x28
 801d3a0:	89a3      	ldrh	r3, [r4, #12]
 801d3a2:	6020      	str	r0, [r4, #0]
 801d3a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801d3a8:	81a3      	strh	r3, [r4, #12]
 801d3aa:	9b00      	ldr	r3, [sp, #0]
 801d3ac:	6163      	str	r3, [r4, #20]
 801d3ae:	9b01      	ldr	r3, [sp, #4]
 801d3b0:	6120      	str	r0, [r4, #16]
 801d3b2:	b15b      	cbz	r3, 801d3cc <__smakebuf_r+0x74>
 801d3b4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801d3b8:	4630      	mov	r0, r6
 801d3ba:	f000 fed1 	bl	801e160 <_isatty_r>
 801d3be:	b128      	cbz	r0, 801d3cc <__smakebuf_r+0x74>
 801d3c0:	89a3      	ldrh	r3, [r4, #12]
 801d3c2:	f023 0303 	bic.w	r3, r3, #3
 801d3c6:	f043 0301 	orr.w	r3, r3, #1
 801d3ca:	81a3      	strh	r3, [r4, #12]
 801d3cc:	89a3      	ldrh	r3, [r4, #12]
 801d3ce:	431d      	orrs	r5, r3
 801d3d0:	81a5      	strh	r5, [r4, #12]
 801d3d2:	e7cd      	b.n	801d370 <__smakebuf_r+0x18>
 801d3d4:	08019d59 	.word	0x08019d59

0801d3d8 <_Balloc>:
 801d3d8:	b570      	push	{r4, r5, r6, lr}
 801d3da:	6a45      	ldr	r5, [r0, #36]	; 0x24
 801d3dc:	4604      	mov	r4, r0
 801d3de:	460e      	mov	r6, r1
 801d3e0:	b93d      	cbnz	r5, 801d3f2 <_Balloc+0x1a>
 801d3e2:	2010      	movs	r0, #16
 801d3e4:	f7fc fd86 	bl	8019ef4 <malloc>
 801d3e8:	6260      	str	r0, [r4, #36]	; 0x24
 801d3ea:	e9c0 5501 	strd	r5, r5, [r0, #4]
 801d3ee:	6005      	str	r5, [r0, #0]
 801d3f0:	60c5      	str	r5, [r0, #12]
 801d3f2:	6a65      	ldr	r5, [r4, #36]	; 0x24
 801d3f4:	68eb      	ldr	r3, [r5, #12]
 801d3f6:	b183      	cbz	r3, 801d41a <_Balloc+0x42>
 801d3f8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801d3fa:	68db      	ldr	r3, [r3, #12]
 801d3fc:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 801d400:	b9b8      	cbnz	r0, 801d432 <_Balloc+0x5a>
 801d402:	2101      	movs	r1, #1
 801d404:	fa01 f506 	lsl.w	r5, r1, r6
 801d408:	1d6a      	adds	r2, r5, #5
 801d40a:	0092      	lsls	r2, r2, #2
 801d40c:	4620      	mov	r0, r4
 801d40e:	f000 fbe3 	bl	801dbd8 <_calloc_r>
 801d412:	b160      	cbz	r0, 801d42e <_Balloc+0x56>
 801d414:	e9c0 6501 	strd	r6, r5, [r0, #4]
 801d418:	e00e      	b.n	801d438 <_Balloc+0x60>
 801d41a:	2221      	movs	r2, #33	; 0x21
 801d41c:	2104      	movs	r1, #4
 801d41e:	4620      	mov	r0, r4
 801d420:	f000 fbda 	bl	801dbd8 <_calloc_r>
 801d424:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801d426:	60e8      	str	r0, [r5, #12]
 801d428:	68db      	ldr	r3, [r3, #12]
 801d42a:	2b00      	cmp	r3, #0
 801d42c:	d1e4      	bne.n	801d3f8 <_Balloc+0x20>
 801d42e:	2000      	movs	r0, #0
 801d430:	bd70      	pop	{r4, r5, r6, pc}
 801d432:	6802      	ldr	r2, [r0, #0]
 801d434:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 801d438:	2300      	movs	r3, #0
 801d43a:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801d43e:	e7f7      	b.n	801d430 <_Balloc+0x58>

0801d440 <_Bfree>:
 801d440:	b570      	push	{r4, r5, r6, lr}
 801d442:	6a44      	ldr	r4, [r0, #36]	; 0x24
 801d444:	4606      	mov	r6, r0
 801d446:	460d      	mov	r5, r1
 801d448:	b93c      	cbnz	r4, 801d45a <_Bfree+0x1a>
 801d44a:	2010      	movs	r0, #16
 801d44c:	f7fc fd52 	bl	8019ef4 <malloc>
 801d450:	6270      	str	r0, [r6, #36]	; 0x24
 801d452:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801d456:	6004      	str	r4, [r0, #0]
 801d458:	60c4      	str	r4, [r0, #12]
 801d45a:	b13d      	cbz	r5, 801d46c <_Bfree+0x2c>
 801d45c:	6a73      	ldr	r3, [r6, #36]	; 0x24
 801d45e:	686a      	ldr	r2, [r5, #4]
 801d460:	68db      	ldr	r3, [r3, #12]
 801d462:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801d466:	6029      	str	r1, [r5, #0]
 801d468:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 801d46c:	bd70      	pop	{r4, r5, r6, pc}

0801d46e <__multadd>:
 801d46e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801d472:	690d      	ldr	r5, [r1, #16]
 801d474:	461f      	mov	r7, r3
 801d476:	4606      	mov	r6, r0
 801d478:	460c      	mov	r4, r1
 801d47a:	f101 0c14 	add.w	ip, r1, #20
 801d47e:	2300      	movs	r3, #0
 801d480:	f8dc 0000 	ldr.w	r0, [ip]
 801d484:	b281      	uxth	r1, r0
 801d486:	fb02 7101 	mla	r1, r2, r1, r7
 801d48a:	0c0f      	lsrs	r7, r1, #16
 801d48c:	0c00      	lsrs	r0, r0, #16
 801d48e:	fb02 7000 	mla	r0, r2, r0, r7
 801d492:	b289      	uxth	r1, r1
 801d494:	3301      	adds	r3, #1
 801d496:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 801d49a:	429d      	cmp	r5, r3
 801d49c:	ea4f 4710 	mov.w	r7, r0, lsr #16
 801d4a0:	f84c 1b04 	str.w	r1, [ip], #4
 801d4a4:	dcec      	bgt.n	801d480 <__multadd+0x12>
 801d4a6:	b1d7      	cbz	r7, 801d4de <__multadd+0x70>
 801d4a8:	68a3      	ldr	r3, [r4, #8]
 801d4aa:	42ab      	cmp	r3, r5
 801d4ac:	dc12      	bgt.n	801d4d4 <__multadd+0x66>
 801d4ae:	6861      	ldr	r1, [r4, #4]
 801d4b0:	4630      	mov	r0, r6
 801d4b2:	3101      	adds	r1, #1
 801d4b4:	f7ff ff90 	bl	801d3d8 <_Balloc>
 801d4b8:	6922      	ldr	r2, [r4, #16]
 801d4ba:	3202      	adds	r2, #2
 801d4bc:	f104 010c 	add.w	r1, r4, #12
 801d4c0:	4680      	mov	r8, r0
 801d4c2:	0092      	lsls	r2, r2, #2
 801d4c4:	300c      	adds	r0, #12
 801d4c6:	f7fc fd46 	bl	8019f56 <memcpy>
 801d4ca:	4621      	mov	r1, r4
 801d4cc:	4630      	mov	r0, r6
 801d4ce:	f7ff ffb7 	bl	801d440 <_Bfree>
 801d4d2:	4644      	mov	r4, r8
 801d4d4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801d4d8:	3501      	adds	r5, #1
 801d4da:	615f      	str	r7, [r3, #20]
 801d4dc:	6125      	str	r5, [r4, #16]
 801d4de:	4620      	mov	r0, r4
 801d4e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801d4e4 <__s2b>:
 801d4e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801d4e8:	460c      	mov	r4, r1
 801d4ea:	4615      	mov	r5, r2
 801d4ec:	461f      	mov	r7, r3
 801d4ee:	2209      	movs	r2, #9
 801d4f0:	3308      	adds	r3, #8
 801d4f2:	4606      	mov	r6, r0
 801d4f4:	fb93 f3f2 	sdiv	r3, r3, r2
 801d4f8:	2100      	movs	r1, #0
 801d4fa:	2201      	movs	r2, #1
 801d4fc:	429a      	cmp	r2, r3
 801d4fe:	db20      	blt.n	801d542 <__s2b+0x5e>
 801d500:	4630      	mov	r0, r6
 801d502:	f7ff ff69 	bl	801d3d8 <_Balloc>
 801d506:	9b08      	ldr	r3, [sp, #32]
 801d508:	6143      	str	r3, [r0, #20]
 801d50a:	2d09      	cmp	r5, #9
 801d50c:	f04f 0301 	mov.w	r3, #1
 801d510:	6103      	str	r3, [r0, #16]
 801d512:	dd19      	ble.n	801d548 <__s2b+0x64>
 801d514:	f104 0809 	add.w	r8, r4, #9
 801d518:	46c1      	mov	r9, r8
 801d51a:	442c      	add	r4, r5
 801d51c:	f819 3b01 	ldrb.w	r3, [r9], #1
 801d520:	4601      	mov	r1, r0
 801d522:	3b30      	subs	r3, #48	; 0x30
 801d524:	220a      	movs	r2, #10
 801d526:	4630      	mov	r0, r6
 801d528:	f7ff ffa1 	bl	801d46e <__multadd>
 801d52c:	45a1      	cmp	r9, r4
 801d52e:	d1f5      	bne.n	801d51c <__s2b+0x38>
 801d530:	eb08 0405 	add.w	r4, r8, r5
 801d534:	3c08      	subs	r4, #8
 801d536:	1b2d      	subs	r5, r5, r4
 801d538:	1963      	adds	r3, r4, r5
 801d53a:	42bb      	cmp	r3, r7
 801d53c:	db07      	blt.n	801d54e <__s2b+0x6a>
 801d53e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801d542:	0052      	lsls	r2, r2, #1
 801d544:	3101      	adds	r1, #1
 801d546:	e7d9      	b.n	801d4fc <__s2b+0x18>
 801d548:	340a      	adds	r4, #10
 801d54a:	2509      	movs	r5, #9
 801d54c:	e7f3      	b.n	801d536 <__s2b+0x52>
 801d54e:	f814 3b01 	ldrb.w	r3, [r4], #1
 801d552:	4601      	mov	r1, r0
 801d554:	3b30      	subs	r3, #48	; 0x30
 801d556:	220a      	movs	r2, #10
 801d558:	4630      	mov	r0, r6
 801d55a:	f7ff ff88 	bl	801d46e <__multadd>
 801d55e:	e7eb      	b.n	801d538 <__s2b+0x54>

0801d560 <__hi0bits>:
 801d560:	0c02      	lsrs	r2, r0, #16
 801d562:	0412      	lsls	r2, r2, #16
 801d564:	4603      	mov	r3, r0
 801d566:	b9b2      	cbnz	r2, 801d596 <__hi0bits+0x36>
 801d568:	0403      	lsls	r3, r0, #16
 801d56a:	2010      	movs	r0, #16
 801d56c:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 801d570:	bf04      	itt	eq
 801d572:	021b      	lsleq	r3, r3, #8
 801d574:	3008      	addeq	r0, #8
 801d576:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 801d57a:	bf04      	itt	eq
 801d57c:	011b      	lsleq	r3, r3, #4
 801d57e:	3004      	addeq	r0, #4
 801d580:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 801d584:	bf04      	itt	eq
 801d586:	009b      	lsleq	r3, r3, #2
 801d588:	3002      	addeq	r0, #2
 801d58a:	2b00      	cmp	r3, #0
 801d58c:	db06      	blt.n	801d59c <__hi0bits+0x3c>
 801d58e:	005b      	lsls	r3, r3, #1
 801d590:	d503      	bpl.n	801d59a <__hi0bits+0x3a>
 801d592:	3001      	adds	r0, #1
 801d594:	4770      	bx	lr
 801d596:	2000      	movs	r0, #0
 801d598:	e7e8      	b.n	801d56c <__hi0bits+0xc>
 801d59a:	2020      	movs	r0, #32
 801d59c:	4770      	bx	lr

0801d59e <__lo0bits>:
 801d59e:	6803      	ldr	r3, [r0, #0]
 801d5a0:	f013 0207 	ands.w	r2, r3, #7
 801d5a4:	4601      	mov	r1, r0
 801d5a6:	d00b      	beq.n	801d5c0 <__lo0bits+0x22>
 801d5a8:	07da      	lsls	r2, r3, #31
 801d5aa:	d423      	bmi.n	801d5f4 <__lo0bits+0x56>
 801d5ac:	0798      	lsls	r0, r3, #30
 801d5ae:	bf49      	itett	mi
 801d5b0:	085b      	lsrmi	r3, r3, #1
 801d5b2:	089b      	lsrpl	r3, r3, #2
 801d5b4:	2001      	movmi	r0, #1
 801d5b6:	600b      	strmi	r3, [r1, #0]
 801d5b8:	bf5c      	itt	pl
 801d5ba:	600b      	strpl	r3, [r1, #0]
 801d5bc:	2002      	movpl	r0, #2
 801d5be:	4770      	bx	lr
 801d5c0:	b298      	uxth	r0, r3
 801d5c2:	b9a8      	cbnz	r0, 801d5f0 <__lo0bits+0x52>
 801d5c4:	0c1b      	lsrs	r3, r3, #16
 801d5c6:	2010      	movs	r0, #16
 801d5c8:	f013 0fff 	tst.w	r3, #255	; 0xff
 801d5cc:	bf04      	itt	eq
 801d5ce:	0a1b      	lsreq	r3, r3, #8
 801d5d0:	3008      	addeq	r0, #8
 801d5d2:	071a      	lsls	r2, r3, #28
 801d5d4:	bf04      	itt	eq
 801d5d6:	091b      	lsreq	r3, r3, #4
 801d5d8:	3004      	addeq	r0, #4
 801d5da:	079a      	lsls	r2, r3, #30
 801d5dc:	bf04      	itt	eq
 801d5de:	089b      	lsreq	r3, r3, #2
 801d5e0:	3002      	addeq	r0, #2
 801d5e2:	07da      	lsls	r2, r3, #31
 801d5e4:	d402      	bmi.n	801d5ec <__lo0bits+0x4e>
 801d5e6:	085b      	lsrs	r3, r3, #1
 801d5e8:	d006      	beq.n	801d5f8 <__lo0bits+0x5a>
 801d5ea:	3001      	adds	r0, #1
 801d5ec:	600b      	str	r3, [r1, #0]
 801d5ee:	4770      	bx	lr
 801d5f0:	4610      	mov	r0, r2
 801d5f2:	e7e9      	b.n	801d5c8 <__lo0bits+0x2a>
 801d5f4:	2000      	movs	r0, #0
 801d5f6:	4770      	bx	lr
 801d5f8:	2020      	movs	r0, #32
 801d5fa:	4770      	bx	lr

0801d5fc <__i2b>:
 801d5fc:	b510      	push	{r4, lr}
 801d5fe:	460c      	mov	r4, r1
 801d600:	2101      	movs	r1, #1
 801d602:	f7ff fee9 	bl	801d3d8 <_Balloc>
 801d606:	2201      	movs	r2, #1
 801d608:	6144      	str	r4, [r0, #20]
 801d60a:	6102      	str	r2, [r0, #16]
 801d60c:	bd10      	pop	{r4, pc}

0801d60e <__multiply>:
 801d60e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d612:	4614      	mov	r4, r2
 801d614:	690a      	ldr	r2, [r1, #16]
 801d616:	6923      	ldr	r3, [r4, #16]
 801d618:	429a      	cmp	r2, r3
 801d61a:	bfb8      	it	lt
 801d61c:	460b      	movlt	r3, r1
 801d61e:	4688      	mov	r8, r1
 801d620:	bfbc      	itt	lt
 801d622:	46a0      	movlt	r8, r4
 801d624:	461c      	movlt	r4, r3
 801d626:	f8d8 7010 	ldr.w	r7, [r8, #16]
 801d62a:	f8d4 9010 	ldr.w	r9, [r4, #16]
 801d62e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801d632:	f8d8 1004 	ldr.w	r1, [r8, #4]
 801d636:	eb07 0609 	add.w	r6, r7, r9
 801d63a:	42b3      	cmp	r3, r6
 801d63c:	bfb8      	it	lt
 801d63e:	3101      	addlt	r1, #1
 801d640:	f7ff feca 	bl	801d3d8 <_Balloc>
 801d644:	f100 0514 	add.w	r5, r0, #20
 801d648:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 801d64c:	462b      	mov	r3, r5
 801d64e:	2200      	movs	r2, #0
 801d650:	4573      	cmp	r3, lr
 801d652:	d316      	bcc.n	801d682 <__multiply+0x74>
 801d654:	f104 0214 	add.w	r2, r4, #20
 801d658:	f108 0114 	add.w	r1, r8, #20
 801d65c:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 801d660:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 801d664:	9300      	str	r3, [sp, #0]
 801d666:	9b00      	ldr	r3, [sp, #0]
 801d668:	9201      	str	r2, [sp, #4]
 801d66a:	4293      	cmp	r3, r2
 801d66c:	d80c      	bhi.n	801d688 <__multiply+0x7a>
 801d66e:	2e00      	cmp	r6, #0
 801d670:	dd03      	ble.n	801d67a <__multiply+0x6c>
 801d672:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 801d676:	2b00      	cmp	r3, #0
 801d678:	d05d      	beq.n	801d736 <__multiply+0x128>
 801d67a:	6106      	str	r6, [r0, #16]
 801d67c:	b003      	add	sp, #12
 801d67e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d682:	f843 2b04 	str.w	r2, [r3], #4
 801d686:	e7e3      	b.n	801d650 <__multiply+0x42>
 801d688:	f8b2 b000 	ldrh.w	fp, [r2]
 801d68c:	f1bb 0f00 	cmp.w	fp, #0
 801d690:	d023      	beq.n	801d6da <__multiply+0xcc>
 801d692:	4689      	mov	r9, r1
 801d694:	46ac      	mov	ip, r5
 801d696:	f04f 0800 	mov.w	r8, #0
 801d69a:	f859 4b04 	ldr.w	r4, [r9], #4
 801d69e:	f8dc a000 	ldr.w	sl, [ip]
 801d6a2:	b2a3      	uxth	r3, r4
 801d6a4:	fa1f fa8a 	uxth.w	sl, sl
 801d6a8:	fb0b a303 	mla	r3, fp, r3, sl
 801d6ac:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 801d6b0:	f8dc 4000 	ldr.w	r4, [ip]
 801d6b4:	4443      	add	r3, r8
 801d6b6:	ea4f 4814 	mov.w	r8, r4, lsr #16
 801d6ba:	fb0b 840a 	mla	r4, fp, sl, r8
 801d6be:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 801d6c2:	46e2      	mov	sl, ip
 801d6c4:	b29b      	uxth	r3, r3
 801d6c6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 801d6ca:	454f      	cmp	r7, r9
 801d6cc:	ea4f 4814 	mov.w	r8, r4, lsr #16
 801d6d0:	f84a 3b04 	str.w	r3, [sl], #4
 801d6d4:	d82b      	bhi.n	801d72e <__multiply+0x120>
 801d6d6:	f8cc 8004 	str.w	r8, [ip, #4]
 801d6da:	9b01      	ldr	r3, [sp, #4]
 801d6dc:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 801d6e0:	3204      	adds	r2, #4
 801d6e2:	f1ba 0f00 	cmp.w	sl, #0
 801d6e6:	d020      	beq.n	801d72a <__multiply+0x11c>
 801d6e8:	682b      	ldr	r3, [r5, #0]
 801d6ea:	4689      	mov	r9, r1
 801d6ec:	46a8      	mov	r8, r5
 801d6ee:	f04f 0b00 	mov.w	fp, #0
 801d6f2:	f8b9 c000 	ldrh.w	ip, [r9]
 801d6f6:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 801d6fa:	fb0a 440c 	mla	r4, sl, ip, r4
 801d6fe:	445c      	add	r4, fp
 801d700:	46c4      	mov	ip, r8
 801d702:	b29b      	uxth	r3, r3
 801d704:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 801d708:	f84c 3b04 	str.w	r3, [ip], #4
 801d70c:	f859 3b04 	ldr.w	r3, [r9], #4
 801d710:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 801d714:	0c1b      	lsrs	r3, r3, #16
 801d716:	fb0a b303 	mla	r3, sl, r3, fp
 801d71a:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 801d71e:	454f      	cmp	r7, r9
 801d720:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 801d724:	d805      	bhi.n	801d732 <__multiply+0x124>
 801d726:	f8c8 3004 	str.w	r3, [r8, #4]
 801d72a:	3504      	adds	r5, #4
 801d72c:	e79b      	b.n	801d666 <__multiply+0x58>
 801d72e:	46d4      	mov	ip, sl
 801d730:	e7b3      	b.n	801d69a <__multiply+0x8c>
 801d732:	46e0      	mov	r8, ip
 801d734:	e7dd      	b.n	801d6f2 <__multiply+0xe4>
 801d736:	3e01      	subs	r6, #1
 801d738:	e799      	b.n	801d66e <__multiply+0x60>
	...

0801d73c <__pow5mult>:
 801d73c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801d740:	4615      	mov	r5, r2
 801d742:	f012 0203 	ands.w	r2, r2, #3
 801d746:	4606      	mov	r6, r0
 801d748:	460f      	mov	r7, r1
 801d74a:	d007      	beq.n	801d75c <__pow5mult+0x20>
 801d74c:	3a01      	subs	r2, #1
 801d74e:	4c21      	ldr	r4, [pc, #132]	; (801d7d4 <__pow5mult+0x98>)
 801d750:	2300      	movs	r3, #0
 801d752:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801d756:	f7ff fe8a 	bl	801d46e <__multadd>
 801d75a:	4607      	mov	r7, r0
 801d75c:	10ad      	asrs	r5, r5, #2
 801d75e:	d035      	beq.n	801d7cc <__pow5mult+0x90>
 801d760:	6a74      	ldr	r4, [r6, #36]	; 0x24
 801d762:	b93c      	cbnz	r4, 801d774 <__pow5mult+0x38>
 801d764:	2010      	movs	r0, #16
 801d766:	f7fc fbc5 	bl	8019ef4 <malloc>
 801d76a:	6270      	str	r0, [r6, #36]	; 0x24
 801d76c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801d770:	6004      	str	r4, [r0, #0]
 801d772:	60c4      	str	r4, [r0, #12]
 801d774:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 801d778:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801d77c:	b94c      	cbnz	r4, 801d792 <__pow5mult+0x56>
 801d77e:	f240 2171 	movw	r1, #625	; 0x271
 801d782:	4630      	mov	r0, r6
 801d784:	f7ff ff3a 	bl	801d5fc <__i2b>
 801d788:	2300      	movs	r3, #0
 801d78a:	f8c8 0008 	str.w	r0, [r8, #8]
 801d78e:	4604      	mov	r4, r0
 801d790:	6003      	str	r3, [r0, #0]
 801d792:	f04f 0800 	mov.w	r8, #0
 801d796:	07eb      	lsls	r3, r5, #31
 801d798:	d50a      	bpl.n	801d7b0 <__pow5mult+0x74>
 801d79a:	4639      	mov	r1, r7
 801d79c:	4622      	mov	r2, r4
 801d79e:	4630      	mov	r0, r6
 801d7a0:	f7ff ff35 	bl	801d60e <__multiply>
 801d7a4:	4639      	mov	r1, r7
 801d7a6:	4681      	mov	r9, r0
 801d7a8:	4630      	mov	r0, r6
 801d7aa:	f7ff fe49 	bl	801d440 <_Bfree>
 801d7ae:	464f      	mov	r7, r9
 801d7b0:	106d      	asrs	r5, r5, #1
 801d7b2:	d00b      	beq.n	801d7cc <__pow5mult+0x90>
 801d7b4:	6820      	ldr	r0, [r4, #0]
 801d7b6:	b938      	cbnz	r0, 801d7c8 <__pow5mult+0x8c>
 801d7b8:	4622      	mov	r2, r4
 801d7ba:	4621      	mov	r1, r4
 801d7bc:	4630      	mov	r0, r6
 801d7be:	f7ff ff26 	bl	801d60e <__multiply>
 801d7c2:	6020      	str	r0, [r4, #0]
 801d7c4:	f8c0 8000 	str.w	r8, [r0]
 801d7c8:	4604      	mov	r4, r0
 801d7ca:	e7e4      	b.n	801d796 <__pow5mult+0x5a>
 801d7cc:	4638      	mov	r0, r7
 801d7ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801d7d2:	bf00      	nop
 801d7d4:	08024810 	.word	0x08024810

0801d7d8 <__lshift>:
 801d7d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801d7dc:	460c      	mov	r4, r1
 801d7de:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801d7e2:	6923      	ldr	r3, [r4, #16]
 801d7e4:	6849      	ldr	r1, [r1, #4]
 801d7e6:	eb0a 0903 	add.w	r9, sl, r3
 801d7ea:	68a3      	ldr	r3, [r4, #8]
 801d7ec:	4607      	mov	r7, r0
 801d7ee:	4616      	mov	r6, r2
 801d7f0:	f109 0501 	add.w	r5, r9, #1
 801d7f4:	42ab      	cmp	r3, r5
 801d7f6:	db32      	blt.n	801d85e <__lshift+0x86>
 801d7f8:	4638      	mov	r0, r7
 801d7fa:	f7ff fded 	bl	801d3d8 <_Balloc>
 801d7fe:	2300      	movs	r3, #0
 801d800:	4680      	mov	r8, r0
 801d802:	f100 0114 	add.w	r1, r0, #20
 801d806:	461a      	mov	r2, r3
 801d808:	4553      	cmp	r3, sl
 801d80a:	db2b      	blt.n	801d864 <__lshift+0x8c>
 801d80c:	6920      	ldr	r0, [r4, #16]
 801d80e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801d812:	f104 0314 	add.w	r3, r4, #20
 801d816:	f016 021f 	ands.w	r2, r6, #31
 801d81a:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801d81e:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801d822:	d025      	beq.n	801d870 <__lshift+0x98>
 801d824:	f1c2 0e20 	rsb	lr, r2, #32
 801d828:	2000      	movs	r0, #0
 801d82a:	681e      	ldr	r6, [r3, #0]
 801d82c:	468a      	mov	sl, r1
 801d82e:	4096      	lsls	r6, r2
 801d830:	4330      	orrs	r0, r6
 801d832:	f84a 0b04 	str.w	r0, [sl], #4
 801d836:	f853 0b04 	ldr.w	r0, [r3], #4
 801d83a:	459c      	cmp	ip, r3
 801d83c:	fa20 f00e 	lsr.w	r0, r0, lr
 801d840:	d814      	bhi.n	801d86c <__lshift+0x94>
 801d842:	6048      	str	r0, [r1, #4]
 801d844:	b108      	cbz	r0, 801d84a <__lshift+0x72>
 801d846:	f109 0502 	add.w	r5, r9, #2
 801d84a:	3d01      	subs	r5, #1
 801d84c:	4638      	mov	r0, r7
 801d84e:	f8c8 5010 	str.w	r5, [r8, #16]
 801d852:	4621      	mov	r1, r4
 801d854:	f7ff fdf4 	bl	801d440 <_Bfree>
 801d858:	4640      	mov	r0, r8
 801d85a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801d85e:	3101      	adds	r1, #1
 801d860:	005b      	lsls	r3, r3, #1
 801d862:	e7c7      	b.n	801d7f4 <__lshift+0x1c>
 801d864:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 801d868:	3301      	adds	r3, #1
 801d86a:	e7cd      	b.n	801d808 <__lshift+0x30>
 801d86c:	4651      	mov	r1, sl
 801d86e:	e7dc      	b.n	801d82a <__lshift+0x52>
 801d870:	3904      	subs	r1, #4
 801d872:	f853 2b04 	ldr.w	r2, [r3], #4
 801d876:	f841 2f04 	str.w	r2, [r1, #4]!
 801d87a:	459c      	cmp	ip, r3
 801d87c:	d8f9      	bhi.n	801d872 <__lshift+0x9a>
 801d87e:	e7e4      	b.n	801d84a <__lshift+0x72>

0801d880 <__mcmp>:
 801d880:	6903      	ldr	r3, [r0, #16]
 801d882:	690a      	ldr	r2, [r1, #16]
 801d884:	1a9b      	subs	r3, r3, r2
 801d886:	b530      	push	{r4, r5, lr}
 801d888:	d10c      	bne.n	801d8a4 <__mcmp+0x24>
 801d88a:	0092      	lsls	r2, r2, #2
 801d88c:	3014      	adds	r0, #20
 801d88e:	3114      	adds	r1, #20
 801d890:	1884      	adds	r4, r0, r2
 801d892:	4411      	add	r1, r2
 801d894:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801d898:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801d89c:	4295      	cmp	r5, r2
 801d89e:	d003      	beq.n	801d8a8 <__mcmp+0x28>
 801d8a0:	d305      	bcc.n	801d8ae <__mcmp+0x2e>
 801d8a2:	2301      	movs	r3, #1
 801d8a4:	4618      	mov	r0, r3
 801d8a6:	bd30      	pop	{r4, r5, pc}
 801d8a8:	42a0      	cmp	r0, r4
 801d8aa:	d3f3      	bcc.n	801d894 <__mcmp+0x14>
 801d8ac:	e7fa      	b.n	801d8a4 <__mcmp+0x24>
 801d8ae:	f04f 33ff 	mov.w	r3, #4294967295
 801d8b2:	e7f7      	b.n	801d8a4 <__mcmp+0x24>

0801d8b4 <__mdiff>:
 801d8b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801d8b8:	460d      	mov	r5, r1
 801d8ba:	4607      	mov	r7, r0
 801d8bc:	4611      	mov	r1, r2
 801d8be:	4628      	mov	r0, r5
 801d8c0:	4614      	mov	r4, r2
 801d8c2:	f7ff ffdd 	bl	801d880 <__mcmp>
 801d8c6:	1e06      	subs	r6, r0, #0
 801d8c8:	d108      	bne.n	801d8dc <__mdiff+0x28>
 801d8ca:	4631      	mov	r1, r6
 801d8cc:	4638      	mov	r0, r7
 801d8ce:	f7ff fd83 	bl	801d3d8 <_Balloc>
 801d8d2:	2301      	movs	r3, #1
 801d8d4:	e9c0 3604 	strd	r3, r6, [r0, #16]
 801d8d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801d8dc:	bfa4      	itt	ge
 801d8de:	4623      	movge	r3, r4
 801d8e0:	462c      	movge	r4, r5
 801d8e2:	4638      	mov	r0, r7
 801d8e4:	6861      	ldr	r1, [r4, #4]
 801d8e6:	bfa6      	itte	ge
 801d8e8:	461d      	movge	r5, r3
 801d8ea:	2600      	movge	r6, #0
 801d8ec:	2601      	movlt	r6, #1
 801d8ee:	f7ff fd73 	bl	801d3d8 <_Balloc>
 801d8f2:	692b      	ldr	r3, [r5, #16]
 801d8f4:	60c6      	str	r6, [r0, #12]
 801d8f6:	6926      	ldr	r6, [r4, #16]
 801d8f8:	f105 0914 	add.w	r9, r5, #20
 801d8fc:	f104 0214 	add.w	r2, r4, #20
 801d900:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 801d904:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 801d908:	f100 0514 	add.w	r5, r0, #20
 801d90c:	f04f 0e00 	mov.w	lr, #0
 801d910:	f852 ab04 	ldr.w	sl, [r2], #4
 801d914:	f859 4b04 	ldr.w	r4, [r9], #4
 801d918:	fa1e f18a 	uxtah	r1, lr, sl
 801d91c:	b2a3      	uxth	r3, r4
 801d91e:	1ac9      	subs	r1, r1, r3
 801d920:	0c23      	lsrs	r3, r4, #16
 801d922:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 801d926:	eb03 4321 	add.w	r3, r3, r1, asr #16
 801d92a:	b289      	uxth	r1, r1
 801d92c:	ea4f 4e23 	mov.w	lr, r3, asr #16
 801d930:	45c8      	cmp	r8, r9
 801d932:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 801d936:	4694      	mov	ip, r2
 801d938:	f845 3b04 	str.w	r3, [r5], #4
 801d93c:	d8e8      	bhi.n	801d910 <__mdiff+0x5c>
 801d93e:	45bc      	cmp	ip, r7
 801d940:	d304      	bcc.n	801d94c <__mdiff+0x98>
 801d942:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 801d946:	b183      	cbz	r3, 801d96a <__mdiff+0xb6>
 801d948:	6106      	str	r6, [r0, #16]
 801d94a:	e7c5      	b.n	801d8d8 <__mdiff+0x24>
 801d94c:	f85c 1b04 	ldr.w	r1, [ip], #4
 801d950:	fa1e f381 	uxtah	r3, lr, r1
 801d954:	141a      	asrs	r2, r3, #16
 801d956:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 801d95a:	b29b      	uxth	r3, r3
 801d95c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801d960:	ea4f 4e22 	mov.w	lr, r2, asr #16
 801d964:	f845 3b04 	str.w	r3, [r5], #4
 801d968:	e7e9      	b.n	801d93e <__mdiff+0x8a>
 801d96a:	3e01      	subs	r6, #1
 801d96c:	e7e9      	b.n	801d942 <__mdiff+0x8e>
	...

0801d970 <__ulp>:
 801d970:	4b12      	ldr	r3, [pc, #72]	; (801d9bc <__ulp+0x4c>)
 801d972:	ee10 2a90 	vmov	r2, s1
 801d976:	401a      	ands	r2, r3
 801d978:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 801d97c:	2b00      	cmp	r3, #0
 801d97e:	dd04      	ble.n	801d98a <__ulp+0x1a>
 801d980:	2000      	movs	r0, #0
 801d982:	4619      	mov	r1, r3
 801d984:	ec41 0b10 	vmov	d0, r0, r1
 801d988:	4770      	bx	lr
 801d98a:	425b      	negs	r3, r3
 801d98c:	151b      	asrs	r3, r3, #20
 801d98e:	2b13      	cmp	r3, #19
 801d990:	f04f 0000 	mov.w	r0, #0
 801d994:	f04f 0100 	mov.w	r1, #0
 801d998:	dc04      	bgt.n	801d9a4 <__ulp+0x34>
 801d99a:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 801d99e:	fa42 f103 	asr.w	r1, r2, r3
 801d9a2:	e7ef      	b.n	801d984 <__ulp+0x14>
 801d9a4:	3b14      	subs	r3, #20
 801d9a6:	2b1e      	cmp	r3, #30
 801d9a8:	f04f 0201 	mov.w	r2, #1
 801d9ac:	bfda      	itte	le
 801d9ae:	f1c3 031f 	rsble	r3, r3, #31
 801d9b2:	fa02 f303 	lslle.w	r3, r2, r3
 801d9b6:	4613      	movgt	r3, r2
 801d9b8:	4618      	mov	r0, r3
 801d9ba:	e7e3      	b.n	801d984 <__ulp+0x14>
 801d9bc:	7ff00000 	.word	0x7ff00000

0801d9c0 <__b2d>:
 801d9c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801d9c2:	6905      	ldr	r5, [r0, #16]
 801d9c4:	f100 0714 	add.w	r7, r0, #20
 801d9c8:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 801d9cc:	1f2e      	subs	r6, r5, #4
 801d9ce:	f855 4c04 	ldr.w	r4, [r5, #-4]
 801d9d2:	4620      	mov	r0, r4
 801d9d4:	f7ff fdc4 	bl	801d560 <__hi0bits>
 801d9d8:	f1c0 0320 	rsb	r3, r0, #32
 801d9dc:	280a      	cmp	r0, #10
 801d9de:	600b      	str	r3, [r1, #0]
 801d9e0:	f8df c074 	ldr.w	ip, [pc, #116]	; 801da58 <__b2d+0x98>
 801d9e4:	dc14      	bgt.n	801da10 <__b2d+0x50>
 801d9e6:	f1c0 0e0b 	rsb	lr, r0, #11
 801d9ea:	fa24 f10e 	lsr.w	r1, r4, lr
 801d9ee:	42b7      	cmp	r7, r6
 801d9f0:	ea41 030c 	orr.w	r3, r1, ip
 801d9f4:	bf34      	ite	cc
 801d9f6:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 801d9fa:	2100      	movcs	r1, #0
 801d9fc:	3015      	adds	r0, #21
 801d9fe:	fa04 f000 	lsl.w	r0, r4, r0
 801da02:	fa21 f10e 	lsr.w	r1, r1, lr
 801da06:	ea40 0201 	orr.w	r2, r0, r1
 801da0a:	ec43 2b10 	vmov	d0, r2, r3
 801da0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801da10:	42b7      	cmp	r7, r6
 801da12:	bf3a      	itte	cc
 801da14:	f1a5 0608 	subcc.w	r6, r5, #8
 801da18:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 801da1c:	2100      	movcs	r1, #0
 801da1e:	380b      	subs	r0, #11
 801da20:	d015      	beq.n	801da4e <__b2d+0x8e>
 801da22:	4084      	lsls	r4, r0
 801da24:	f1c0 0520 	rsb	r5, r0, #32
 801da28:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 801da2c:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 801da30:	42be      	cmp	r6, r7
 801da32:	fa21 fc05 	lsr.w	ip, r1, r5
 801da36:	ea44 030c 	orr.w	r3, r4, ip
 801da3a:	bf8c      	ite	hi
 801da3c:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 801da40:	2400      	movls	r4, #0
 801da42:	fa01 f000 	lsl.w	r0, r1, r0
 801da46:	40ec      	lsrs	r4, r5
 801da48:	ea40 0204 	orr.w	r2, r0, r4
 801da4c:	e7dd      	b.n	801da0a <__b2d+0x4a>
 801da4e:	ea44 030c 	orr.w	r3, r4, ip
 801da52:	460a      	mov	r2, r1
 801da54:	e7d9      	b.n	801da0a <__b2d+0x4a>
 801da56:	bf00      	nop
 801da58:	3ff00000 	.word	0x3ff00000

0801da5c <__d2b>:
 801da5c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801da60:	460e      	mov	r6, r1
 801da62:	2101      	movs	r1, #1
 801da64:	ec59 8b10 	vmov	r8, r9, d0
 801da68:	4615      	mov	r5, r2
 801da6a:	f7ff fcb5 	bl	801d3d8 <_Balloc>
 801da6e:	f3c9 540a 	ubfx	r4, r9, #20, #11
 801da72:	4607      	mov	r7, r0
 801da74:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801da78:	bb34      	cbnz	r4, 801dac8 <__d2b+0x6c>
 801da7a:	9301      	str	r3, [sp, #4]
 801da7c:	f1b8 0300 	subs.w	r3, r8, #0
 801da80:	d027      	beq.n	801dad2 <__d2b+0x76>
 801da82:	a802      	add	r0, sp, #8
 801da84:	f840 3d08 	str.w	r3, [r0, #-8]!
 801da88:	f7ff fd89 	bl	801d59e <__lo0bits>
 801da8c:	9900      	ldr	r1, [sp, #0]
 801da8e:	b1f0      	cbz	r0, 801dace <__d2b+0x72>
 801da90:	9a01      	ldr	r2, [sp, #4]
 801da92:	f1c0 0320 	rsb	r3, r0, #32
 801da96:	fa02 f303 	lsl.w	r3, r2, r3
 801da9a:	430b      	orrs	r3, r1
 801da9c:	40c2      	lsrs	r2, r0
 801da9e:	617b      	str	r3, [r7, #20]
 801daa0:	9201      	str	r2, [sp, #4]
 801daa2:	9b01      	ldr	r3, [sp, #4]
 801daa4:	61bb      	str	r3, [r7, #24]
 801daa6:	2b00      	cmp	r3, #0
 801daa8:	bf14      	ite	ne
 801daaa:	2102      	movne	r1, #2
 801daac:	2101      	moveq	r1, #1
 801daae:	6139      	str	r1, [r7, #16]
 801dab0:	b1c4      	cbz	r4, 801dae4 <__d2b+0x88>
 801dab2:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 801dab6:	4404      	add	r4, r0
 801dab8:	6034      	str	r4, [r6, #0]
 801daba:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 801dabe:	6028      	str	r0, [r5, #0]
 801dac0:	4638      	mov	r0, r7
 801dac2:	b003      	add	sp, #12
 801dac4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801dac8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801dacc:	e7d5      	b.n	801da7a <__d2b+0x1e>
 801dace:	6179      	str	r1, [r7, #20]
 801dad0:	e7e7      	b.n	801daa2 <__d2b+0x46>
 801dad2:	a801      	add	r0, sp, #4
 801dad4:	f7ff fd63 	bl	801d59e <__lo0bits>
 801dad8:	9b01      	ldr	r3, [sp, #4]
 801dada:	617b      	str	r3, [r7, #20]
 801dadc:	2101      	movs	r1, #1
 801dade:	6139      	str	r1, [r7, #16]
 801dae0:	3020      	adds	r0, #32
 801dae2:	e7e5      	b.n	801dab0 <__d2b+0x54>
 801dae4:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 801dae8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 801daec:	6030      	str	r0, [r6, #0]
 801daee:	6918      	ldr	r0, [r3, #16]
 801daf0:	f7ff fd36 	bl	801d560 <__hi0bits>
 801daf4:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 801daf8:	e7e1      	b.n	801dabe <__d2b+0x62>

0801dafa <__ratio>:
 801dafa:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801dafe:	4688      	mov	r8, r1
 801db00:	4669      	mov	r1, sp
 801db02:	4681      	mov	r9, r0
 801db04:	f7ff ff5c 	bl	801d9c0 <__b2d>
 801db08:	a901      	add	r1, sp, #4
 801db0a:	4640      	mov	r0, r8
 801db0c:	ec57 6b10 	vmov	r6, r7, d0
 801db10:	ee10 4a10 	vmov	r4, s0
 801db14:	f7ff ff54 	bl	801d9c0 <__b2d>
 801db18:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801db1c:	f8d8 2010 	ldr.w	r2, [r8, #16]
 801db20:	eba3 0c02 	sub.w	ip, r3, r2
 801db24:	e9dd 3200 	ldrd	r3, r2, [sp]
 801db28:	1a9b      	subs	r3, r3, r2
 801db2a:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 801db2e:	ec51 0b10 	vmov	r0, r1, d0
 801db32:	2b00      	cmp	r3, #0
 801db34:	ee10 aa10 	vmov	sl, s0
 801db38:	bfce      	itee	gt
 801db3a:	463a      	movgt	r2, r7
 801db3c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801db40:	460a      	movle	r2, r1
 801db42:	463d      	mov	r5, r7
 801db44:	468b      	mov	fp, r1
 801db46:	bfcc      	ite	gt
 801db48:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 801db4c:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 801db50:	ec45 4b17 	vmov	d7, r4, r5
 801db54:	ec4b ab16 	vmov	d6, sl, fp
 801db58:	ee87 0b06 	vdiv.f64	d0, d7, d6
 801db5c:	b003      	add	sp, #12
 801db5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801db62 <__copybits>:
 801db62:	3901      	subs	r1, #1
 801db64:	b510      	push	{r4, lr}
 801db66:	1149      	asrs	r1, r1, #5
 801db68:	6914      	ldr	r4, [r2, #16]
 801db6a:	3101      	adds	r1, #1
 801db6c:	f102 0314 	add.w	r3, r2, #20
 801db70:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 801db74:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801db78:	42a3      	cmp	r3, r4
 801db7a:	4602      	mov	r2, r0
 801db7c:	d303      	bcc.n	801db86 <__copybits+0x24>
 801db7e:	2300      	movs	r3, #0
 801db80:	428a      	cmp	r2, r1
 801db82:	d305      	bcc.n	801db90 <__copybits+0x2e>
 801db84:	bd10      	pop	{r4, pc}
 801db86:	f853 2b04 	ldr.w	r2, [r3], #4
 801db8a:	f840 2b04 	str.w	r2, [r0], #4
 801db8e:	e7f3      	b.n	801db78 <__copybits+0x16>
 801db90:	f842 3b04 	str.w	r3, [r2], #4
 801db94:	e7f4      	b.n	801db80 <__copybits+0x1e>

0801db96 <__any_on>:
 801db96:	f100 0214 	add.w	r2, r0, #20
 801db9a:	6900      	ldr	r0, [r0, #16]
 801db9c:	114b      	asrs	r3, r1, #5
 801db9e:	4298      	cmp	r0, r3
 801dba0:	b510      	push	{r4, lr}
 801dba2:	db11      	blt.n	801dbc8 <__any_on+0x32>
 801dba4:	dd0a      	ble.n	801dbbc <__any_on+0x26>
 801dba6:	f011 011f 	ands.w	r1, r1, #31
 801dbaa:	d007      	beq.n	801dbbc <__any_on+0x26>
 801dbac:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 801dbb0:	fa24 f001 	lsr.w	r0, r4, r1
 801dbb4:	fa00 f101 	lsl.w	r1, r0, r1
 801dbb8:	428c      	cmp	r4, r1
 801dbba:	d10b      	bne.n	801dbd4 <__any_on+0x3e>
 801dbbc:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801dbc0:	4293      	cmp	r3, r2
 801dbc2:	d803      	bhi.n	801dbcc <__any_on+0x36>
 801dbc4:	2000      	movs	r0, #0
 801dbc6:	bd10      	pop	{r4, pc}
 801dbc8:	4603      	mov	r3, r0
 801dbca:	e7f7      	b.n	801dbbc <__any_on+0x26>
 801dbcc:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801dbd0:	2900      	cmp	r1, #0
 801dbd2:	d0f5      	beq.n	801dbc0 <__any_on+0x2a>
 801dbd4:	2001      	movs	r0, #1
 801dbd6:	e7f6      	b.n	801dbc6 <__any_on+0x30>

0801dbd8 <_calloc_r>:
 801dbd8:	b538      	push	{r3, r4, r5, lr}
 801dbda:	fb02 f401 	mul.w	r4, r2, r1
 801dbde:	4621      	mov	r1, r4
 801dbe0:	f7fc fa34 	bl	801a04c <_malloc_r>
 801dbe4:	4605      	mov	r5, r0
 801dbe6:	b118      	cbz	r0, 801dbf0 <_calloc_r+0x18>
 801dbe8:	4622      	mov	r2, r4
 801dbea:	2100      	movs	r1, #0
 801dbec:	f7fc f9d7 	bl	8019f9e <memset>
 801dbf0:	4628      	mov	r0, r5
 801dbf2:	bd38      	pop	{r3, r4, r5, pc}

0801dbf4 <__ssputs_r>:
 801dbf4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801dbf8:	688e      	ldr	r6, [r1, #8]
 801dbfa:	429e      	cmp	r6, r3
 801dbfc:	4682      	mov	sl, r0
 801dbfe:	460c      	mov	r4, r1
 801dc00:	4690      	mov	r8, r2
 801dc02:	4699      	mov	r9, r3
 801dc04:	d837      	bhi.n	801dc76 <__ssputs_r+0x82>
 801dc06:	898a      	ldrh	r2, [r1, #12]
 801dc08:	f412 6f90 	tst.w	r2, #1152	; 0x480
 801dc0c:	d031      	beq.n	801dc72 <__ssputs_r+0x7e>
 801dc0e:	6825      	ldr	r5, [r4, #0]
 801dc10:	6909      	ldr	r1, [r1, #16]
 801dc12:	1a6f      	subs	r7, r5, r1
 801dc14:	6965      	ldr	r5, [r4, #20]
 801dc16:	2302      	movs	r3, #2
 801dc18:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801dc1c:	fb95 f5f3 	sdiv	r5, r5, r3
 801dc20:	f109 0301 	add.w	r3, r9, #1
 801dc24:	443b      	add	r3, r7
 801dc26:	429d      	cmp	r5, r3
 801dc28:	bf38      	it	cc
 801dc2a:	461d      	movcc	r5, r3
 801dc2c:	0553      	lsls	r3, r2, #21
 801dc2e:	d530      	bpl.n	801dc92 <__ssputs_r+0x9e>
 801dc30:	4629      	mov	r1, r5
 801dc32:	f7fc fa0b 	bl	801a04c <_malloc_r>
 801dc36:	4606      	mov	r6, r0
 801dc38:	b950      	cbnz	r0, 801dc50 <__ssputs_r+0x5c>
 801dc3a:	230c      	movs	r3, #12
 801dc3c:	f8ca 3000 	str.w	r3, [sl]
 801dc40:	89a3      	ldrh	r3, [r4, #12]
 801dc42:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801dc46:	81a3      	strh	r3, [r4, #12]
 801dc48:	f04f 30ff 	mov.w	r0, #4294967295
 801dc4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801dc50:	463a      	mov	r2, r7
 801dc52:	6921      	ldr	r1, [r4, #16]
 801dc54:	f7fc f97f 	bl	8019f56 <memcpy>
 801dc58:	89a3      	ldrh	r3, [r4, #12]
 801dc5a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 801dc5e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801dc62:	81a3      	strh	r3, [r4, #12]
 801dc64:	6126      	str	r6, [r4, #16]
 801dc66:	6165      	str	r5, [r4, #20]
 801dc68:	443e      	add	r6, r7
 801dc6a:	1bed      	subs	r5, r5, r7
 801dc6c:	6026      	str	r6, [r4, #0]
 801dc6e:	60a5      	str	r5, [r4, #8]
 801dc70:	464e      	mov	r6, r9
 801dc72:	454e      	cmp	r6, r9
 801dc74:	d900      	bls.n	801dc78 <__ssputs_r+0x84>
 801dc76:	464e      	mov	r6, r9
 801dc78:	4632      	mov	r2, r6
 801dc7a:	4641      	mov	r1, r8
 801dc7c:	6820      	ldr	r0, [r4, #0]
 801dc7e:	f7fc f975 	bl	8019f6c <memmove>
 801dc82:	68a3      	ldr	r3, [r4, #8]
 801dc84:	1b9b      	subs	r3, r3, r6
 801dc86:	60a3      	str	r3, [r4, #8]
 801dc88:	6823      	ldr	r3, [r4, #0]
 801dc8a:	441e      	add	r6, r3
 801dc8c:	6026      	str	r6, [r4, #0]
 801dc8e:	2000      	movs	r0, #0
 801dc90:	e7dc      	b.n	801dc4c <__ssputs_r+0x58>
 801dc92:	462a      	mov	r2, r5
 801dc94:	f000 fa74 	bl	801e180 <_realloc_r>
 801dc98:	4606      	mov	r6, r0
 801dc9a:	2800      	cmp	r0, #0
 801dc9c:	d1e2      	bne.n	801dc64 <__ssputs_r+0x70>
 801dc9e:	6921      	ldr	r1, [r4, #16]
 801dca0:	4650      	mov	r0, sl
 801dca2:	f7fc f985 	bl	8019fb0 <_free_r>
 801dca6:	e7c8      	b.n	801dc3a <__ssputs_r+0x46>

0801dca8 <_svfiprintf_r>:
 801dca8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801dcac:	461d      	mov	r5, r3
 801dcae:	898b      	ldrh	r3, [r1, #12]
 801dcb0:	061f      	lsls	r7, r3, #24
 801dcb2:	b09d      	sub	sp, #116	; 0x74
 801dcb4:	4680      	mov	r8, r0
 801dcb6:	460c      	mov	r4, r1
 801dcb8:	4616      	mov	r6, r2
 801dcba:	d50f      	bpl.n	801dcdc <_svfiprintf_r+0x34>
 801dcbc:	690b      	ldr	r3, [r1, #16]
 801dcbe:	b96b      	cbnz	r3, 801dcdc <_svfiprintf_r+0x34>
 801dcc0:	2140      	movs	r1, #64	; 0x40
 801dcc2:	f7fc f9c3 	bl	801a04c <_malloc_r>
 801dcc6:	6020      	str	r0, [r4, #0]
 801dcc8:	6120      	str	r0, [r4, #16]
 801dcca:	b928      	cbnz	r0, 801dcd8 <_svfiprintf_r+0x30>
 801dccc:	230c      	movs	r3, #12
 801dcce:	f8c8 3000 	str.w	r3, [r8]
 801dcd2:	f04f 30ff 	mov.w	r0, #4294967295
 801dcd6:	e0c8      	b.n	801de6a <_svfiprintf_r+0x1c2>
 801dcd8:	2340      	movs	r3, #64	; 0x40
 801dcda:	6163      	str	r3, [r4, #20]
 801dcdc:	2300      	movs	r3, #0
 801dcde:	9309      	str	r3, [sp, #36]	; 0x24
 801dce0:	2320      	movs	r3, #32
 801dce2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801dce6:	2330      	movs	r3, #48	; 0x30
 801dce8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801dcec:	9503      	str	r5, [sp, #12]
 801dcee:	f04f 0b01 	mov.w	fp, #1
 801dcf2:	4637      	mov	r7, r6
 801dcf4:	463d      	mov	r5, r7
 801dcf6:	f815 3b01 	ldrb.w	r3, [r5], #1
 801dcfa:	b10b      	cbz	r3, 801dd00 <_svfiprintf_r+0x58>
 801dcfc:	2b25      	cmp	r3, #37	; 0x25
 801dcfe:	d13e      	bne.n	801dd7e <_svfiprintf_r+0xd6>
 801dd00:	ebb7 0a06 	subs.w	sl, r7, r6
 801dd04:	d00b      	beq.n	801dd1e <_svfiprintf_r+0x76>
 801dd06:	4653      	mov	r3, sl
 801dd08:	4632      	mov	r2, r6
 801dd0a:	4621      	mov	r1, r4
 801dd0c:	4640      	mov	r0, r8
 801dd0e:	f7ff ff71 	bl	801dbf4 <__ssputs_r>
 801dd12:	3001      	adds	r0, #1
 801dd14:	f000 80a4 	beq.w	801de60 <_svfiprintf_r+0x1b8>
 801dd18:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801dd1a:	4453      	add	r3, sl
 801dd1c:	9309      	str	r3, [sp, #36]	; 0x24
 801dd1e:	783b      	ldrb	r3, [r7, #0]
 801dd20:	2b00      	cmp	r3, #0
 801dd22:	f000 809d 	beq.w	801de60 <_svfiprintf_r+0x1b8>
 801dd26:	2300      	movs	r3, #0
 801dd28:	f04f 32ff 	mov.w	r2, #4294967295
 801dd2c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801dd30:	9304      	str	r3, [sp, #16]
 801dd32:	9307      	str	r3, [sp, #28]
 801dd34:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801dd38:	931a      	str	r3, [sp, #104]	; 0x68
 801dd3a:	462f      	mov	r7, r5
 801dd3c:	2205      	movs	r2, #5
 801dd3e:	f817 1b01 	ldrb.w	r1, [r7], #1
 801dd42:	4850      	ldr	r0, [pc, #320]	; (801de84 <_svfiprintf_r+0x1dc>)
 801dd44:	f7e2 fa84 	bl	8000250 <memchr>
 801dd48:	9b04      	ldr	r3, [sp, #16]
 801dd4a:	b9d0      	cbnz	r0, 801dd82 <_svfiprintf_r+0xda>
 801dd4c:	06d9      	lsls	r1, r3, #27
 801dd4e:	bf44      	itt	mi
 801dd50:	2220      	movmi	r2, #32
 801dd52:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801dd56:	071a      	lsls	r2, r3, #28
 801dd58:	bf44      	itt	mi
 801dd5a:	222b      	movmi	r2, #43	; 0x2b
 801dd5c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801dd60:	782a      	ldrb	r2, [r5, #0]
 801dd62:	2a2a      	cmp	r2, #42	; 0x2a
 801dd64:	d015      	beq.n	801dd92 <_svfiprintf_r+0xea>
 801dd66:	9a07      	ldr	r2, [sp, #28]
 801dd68:	462f      	mov	r7, r5
 801dd6a:	2000      	movs	r0, #0
 801dd6c:	250a      	movs	r5, #10
 801dd6e:	4639      	mov	r1, r7
 801dd70:	f811 3b01 	ldrb.w	r3, [r1], #1
 801dd74:	3b30      	subs	r3, #48	; 0x30
 801dd76:	2b09      	cmp	r3, #9
 801dd78:	d94d      	bls.n	801de16 <_svfiprintf_r+0x16e>
 801dd7a:	b1b8      	cbz	r0, 801ddac <_svfiprintf_r+0x104>
 801dd7c:	e00f      	b.n	801dd9e <_svfiprintf_r+0xf6>
 801dd7e:	462f      	mov	r7, r5
 801dd80:	e7b8      	b.n	801dcf4 <_svfiprintf_r+0x4c>
 801dd82:	4a40      	ldr	r2, [pc, #256]	; (801de84 <_svfiprintf_r+0x1dc>)
 801dd84:	1a80      	subs	r0, r0, r2
 801dd86:	fa0b f000 	lsl.w	r0, fp, r0
 801dd8a:	4318      	orrs	r0, r3
 801dd8c:	9004      	str	r0, [sp, #16]
 801dd8e:	463d      	mov	r5, r7
 801dd90:	e7d3      	b.n	801dd3a <_svfiprintf_r+0x92>
 801dd92:	9a03      	ldr	r2, [sp, #12]
 801dd94:	1d11      	adds	r1, r2, #4
 801dd96:	6812      	ldr	r2, [r2, #0]
 801dd98:	9103      	str	r1, [sp, #12]
 801dd9a:	2a00      	cmp	r2, #0
 801dd9c:	db01      	blt.n	801dda2 <_svfiprintf_r+0xfa>
 801dd9e:	9207      	str	r2, [sp, #28]
 801dda0:	e004      	b.n	801ddac <_svfiprintf_r+0x104>
 801dda2:	4252      	negs	r2, r2
 801dda4:	f043 0302 	orr.w	r3, r3, #2
 801dda8:	9207      	str	r2, [sp, #28]
 801ddaa:	9304      	str	r3, [sp, #16]
 801ddac:	783b      	ldrb	r3, [r7, #0]
 801ddae:	2b2e      	cmp	r3, #46	; 0x2e
 801ddb0:	d10c      	bne.n	801ddcc <_svfiprintf_r+0x124>
 801ddb2:	787b      	ldrb	r3, [r7, #1]
 801ddb4:	2b2a      	cmp	r3, #42	; 0x2a
 801ddb6:	d133      	bne.n	801de20 <_svfiprintf_r+0x178>
 801ddb8:	9b03      	ldr	r3, [sp, #12]
 801ddba:	1d1a      	adds	r2, r3, #4
 801ddbc:	681b      	ldr	r3, [r3, #0]
 801ddbe:	9203      	str	r2, [sp, #12]
 801ddc0:	2b00      	cmp	r3, #0
 801ddc2:	bfb8      	it	lt
 801ddc4:	f04f 33ff 	movlt.w	r3, #4294967295
 801ddc8:	3702      	adds	r7, #2
 801ddca:	9305      	str	r3, [sp, #20]
 801ddcc:	4d2e      	ldr	r5, [pc, #184]	; (801de88 <_svfiprintf_r+0x1e0>)
 801ddce:	7839      	ldrb	r1, [r7, #0]
 801ddd0:	2203      	movs	r2, #3
 801ddd2:	4628      	mov	r0, r5
 801ddd4:	f7e2 fa3c 	bl	8000250 <memchr>
 801ddd8:	b138      	cbz	r0, 801ddea <_svfiprintf_r+0x142>
 801ddda:	2340      	movs	r3, #64	; 0x40
 801dddc:	1b40      	subs	r0, r0, r5
 801ddde:	fa03 f000 	lsl.w	r0, r3, r0
 801dde2:	9b04      	ldr	r3, [sp, #16]
 801dde4:	4303      	orrs	r3, r0
 801dde6:	3701      	adds	r7, #1
 801dde8:	9304      	str	r3, [sp, #16]
 801ddea:	7839      	ldrb	r1, [r7, #0]
 801ddec:	4827      	ldr	r0, [pc, #156]	; (801de8c <_svfiprintf_r+0x1e4>)
 801ddee:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801ddf2:	2206      	movs	r2, #6
 801ddf4:	1c7e      	adds	r6, r7, #1
 801ddf6:	f7e2 fa2b 	bl	8000250 <memchr>
 801ddfa:	2800      	cmp	r0, #0
 801ddfc:	d038      	beq.n	801de70 <_svfiprintf_r+0x1c8>
 801ddfe:	4b24      	ldr	r3, [pc, #144]	; (801de90 <_svfiprintf_r+0x1e8>)
 801de00:	bb13      	cbnz	r3, 801de48 <_svfiprintf_r+0x1a0>
 801de02:	9b03      	ldr	r3, [sp, #12]
 801de04:	3307      	adds	r3, #7
 801de06:	f023 0307 	bic.w	r3, r3, #7
 801de0a:	3308      	adds	r3, #8
 801de0c:	9303      	str	r3, [sp, #12]
 801de0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801de10:	444b      	add	r3, r9
 801de12:	9309      	str	r3, [sp, #36]	; 0x24
 801de14:	e76d      	b.n	801dcf2 <_svfiprintf_r+0x4a>
 801de16:	fb05 3202 	mla	r2, r5, r2, r3
 801de1a:	2001      	movs	r0, #1
 801de1c:	460f      	mov	r7, r1
 801de1e:	e7a6      	b.n	801dd6e <_svfiprintf_r+0xc6>
 801de20:	2300      	movs	r3, #0
 801de22:	3701      	adds	r7, #1
 801de24:	9305      	str	r3, [sp, #20]
 801de26:	4619      	mov	r1, r3
 801de28:	250a      	movs	r5, #10
 801de2a:	4638      	mov	r0, r7
 801de2c:	f810 2b01 	ldrb.w	r2, [r0], #1
 801de30:	3a30      	subs	r2, #48	; 0x30
 801de32:	2a09      	cmp	r2, #9
 801de34:	d903      	bls.n	801de3e <_svfiprintf_r+0x196>
 801de36:	2b00      	cmp	r3, #0
 801de38:	d0c8      	beq.n	801ddcc <_svfiprintf_r+0x124>
 801de3a:	9105      	str	r1, [sp, #20]
 801de3c:	e7c6      	b.n	801ddcc <_svfiprintf_r+0x124>
 801de3e:	fb05 2101 	mla	r1, r5, r1, r2
 801de42:	2301      	movs	r3, #1
 801de44:	4607      	mov	r7, r0
 801de46:	e7f0      	b.n	801de2a <_svfiprintf_r+0x182>
 801de48:	ab03      	add	r3, sp, #12
 801de4a:	9300      	str	r3, [sp, #0]
 801de4c:	4622      	mov	r2, r4
 801de4e:	4b11      	ldr	r3, [pc, #68]	; (801de94 <_svfiprintf_r+0x1ec>)
 801de50:	a904      	add	r1, sp, #16
 801de52:	4640      	mov	r0, r8
 801de54:	f7fc f9dc 	bl	801a210 <_printf_float>
 801de58:	f1b0 3fff 	cmp.w	r0, #4294967295
 801de5c:	4681      	mov	r9, r0
 801de5e:	d1d6      	bne.n	801de0e <_svfiprintf_r+0x166>
 801de60:	89a3      	ldrh	r3, [r4, #12]
 801de62:	065b      	lsls	r3, r3, #25
 801de64:	f53f af35 	bmi.w	801dcd2 <_svfiprintf_r+0x2a>
 801de68:	9809      	ldr	r0, [sp, #36]	; 0x24
 801de6a:	b01d      	add	sp, #116	; 0x74
 801de6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801de70:	ab03      	add	r3, sp, #12
 801de72:	9300      	str	r3, [sp, #0]
 801de74:	4622      	mov	r2, r4
 801de76:	4b07      	ldr	r3, [pc, #28]	; (801de94 <_svfiprintf_r+0x1ec>)
 801de78:	a904      	add	r1, sp, #16
 801de7a:	4640      	mov	r0, r8
 801de7c:	f7fc fc6a 	bl	801a754 <_printf_i>
 801de80:	e7ea      	b.n	801de58 <_svfiprintf_r+0x1b0>
 801de82:	bf00      	nop
 801de84:	0802481c 	.word	0x0802481c
 801de88:	08024822 	.word	0x08024822
 801de8c:	08024826 	.word	0x08024826
 801de90:	0801a211 	.word	0x0801a211
 801de94:	0801dbf5 	.word	0x0801dbf5

0801de98 <__sfputc_r>:
 801de98:	6893      	ldr	r3, [r2, #8]
 801de9a:	3b01      	subs	r3, #1
 801de9c:	2b00      	cmp	r3, #0
 801de9e:	b410      	push	{r4}
 801dea0:	6093      	str	r3, [r2, #8]
 801dea2:	da08      	bge.n	801deb6 <__sfputc_r+0x1e>
 801dea4:	6994      	ldr	r4, [r2, #24]
 801dea6:	42a3      	cmp	r3, r4
 801dea8:	db01      	blt.n	801deae <__sfputc_r+0x16>
 801deaa:	290a      	cmp	r1, #10
 801deac:	d103      	bne.n	801deb6 <__sfputc_r+0x1e>
 801deae:	f85d 4b04 	ldr.w	r4, [sp], #4
 801deb2:	f7fd bf6b 	b.w	801bd8c <__swbuf_r>
 801deb6:	6813      	ldr	r3, [r2, #0]
 801deb8:	1c58      	adds	r0, r3, #1
 801deba:	6010      	str	r0, [r2, #0]
 801debc:	7019      	strb	r1, [r3, #0]
 801debe:	4608      	mov	r0, r1
 801dec0:	f85d 4b04 	ldr.w	r4, [sp], #4
 801dec4:	4770      	bx	lr

0801dec6 <__sfputs_r>:
 801dec6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801dec8:	4606      	mov	r6, r0
 801deca:	460f      	mov	r7, r1
 801decc:	4614      	mov	r4, r2
 801dece:	18d5      	adds	r5, r2, r3
 801ded0:	42ac      	cmp	r4, r5
 801ded2:	d101      	bne.n	801ded8 <__sfputs_r+0x12>
 801ded4:	2000      	movs	r0, #0
 801ded6:	e007      	b.n	801dee8 <__sfputs_r+0x22>
 801ded8:	463a      	mov	r2, r7
 801deda:	f814 1b01 	ldrb.w	r1, [r4], #1
 801dede:	4630      	mov	r0, r6
 801dee0:	f7ff ffda 	bl	801de98 <__sfputc_r>
 801dee4:	1c43      	adds	r3, r0, #1
 801dee6:	d1f3      	bne.n	801ded0 <__sfputs_r+0xa>
 801dee8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801deec <_vfiprintf_r>:
 801deec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801def0:	460c      	mov	r4, r1
 801def2:	b09d      	sub	sp, #116	; 0x74
 801def4:	4617      	mov	r7, r2
 801def6:	461d      	mov	r5, r3
 801def8:	4606      	mov	r6, r0
 801defa:	b118      	cbz	r0, 801df04 <_vfiprintf_r+0x18>
 801defc:	6983      	ldr	r3, [r0, #24]
 801defe:	b90b      	cbnz	r3, 801df04 <_vfiprintf_r+0x18>
 801df00:	f7fb ff46 	bl	8019d90 <__sinit>
 801df04:	4b7c      	ldr	r3, [pc, #496]	; (801e0f8 <_vfiprintf_r+0x20c>)
 801df06:	429c      	cmp	r4, r3
 801df08:	d158      	bne.n	801dfbc <_vfiprintf_r+0xd0>
 801df0a:	6874      	ldr	r4, [r6, #4]
 801df0c:	89a3      	ldrh	r3, [r4, #12]
 801df0e:	0718      	lsls	r0, r3, #28
 801df10:	d55e      	bpl.n	801dfd0 <_vfiprintf_r+0xe4>
 801df12:	6923      	ldr	r3, [r4, #16]
 801df14:	2b00      	cmp	r3, #0
 801df16:	d05b      	beq.n	801dfd0 <_vfiprintf_r+0xe4>
 801df18:	2300      	movs	r3, #0
 801df1a:	9309      	str	r3, [sp, #36]	; 0x24
 801df1c:	2320      	movs	r3, #32
 801df1e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801df22:	2330      	movs	r3, #48	; 0x30
 801df24:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801df28:	9503      	str	r5, [sp, #12]
 801df2a:	f04f 0b01 	mov.w	fp, #1
 801df2e:	46b8      	mov	r8, r7
 801df30:	4645      	mov	r5, r8
 801df32:	f815 3b01 	ldrb.w	r3, [r5], #1
 801df36:	b10b      	cbz	r3, 801df3c <_vfiprintf_r+0x50>
 801df38:	2b25      	cmp	r3, #37	; 0x25
 801df3a:	d154      	bne.n	801dfe6 <_vfiprintf_r+0xfa>
 801df3c:	ebb8 0a07 	subs.w	sl, r8, r7
 801df40:	d00b      	beq.n	801df5a <_vfiprintf_r+0x6e>
 801df42:	4653      	mov	r3, sl
 801df44:	463a      	mov	r2, r7
 801df46:	4621      	mov	r1, r4
 801df48:	4630      	mov	r0, r6
 801df4a:	f7ff ffbc 	bl	801dec6 <__sfputs_r>
 801df4e:	3001      	adds	r0, #1
 801df50:	f000 80c2 	beq.w	801e0d8 <_vfiprintf_r+0x1ec>
 801df54:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801df56:	4453      	add	r3, sl
 801df58:	9309      	str	r3, [sp, #36]	; 0x24
 801df5a:	f898 3000 	ldrb.w	r3, [r8]
 801df5e:	2b00      	cmp	r3, #0
 801df60:	f000 80ba 	beq.w	801e0d8 <_vfiprintf_r+0x1ec>
 801df64:	2300      	movs	r3, #0
 801df66:	f04f 32ff 	mov.w	r2, #4294967295
 801df6a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801df6e:	9304      	str	r3, [sp, #16]
 801df70:	9307      	str	r3, [sp, #28]
 801df72:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801df76:	931a      	str	r3, [sp, #104]	; 0x68
 801df78:	46a8      	mov	r8, r5
 801df7a:	2205      	movs	r2, #5
 801df7c:	f818 1b01 	ldrb.w	r1, [r8], #1
 801df80:	485e      	ldr	r0, [pc, #376]	; (801e0fc <_vfiprintf_r+0x210>)
 801df82:	f7e2 f965 	bl	8000250 <memchr>
 801df86:	9b04      	ldr	r3, [sp, #16]
 801df88:	bb78      	cbnz	r0, 801dfea <_vfiprintf_r+0xfe>
 801df8a:	06d9      	lsls	r1, r3, #27
 801df8c:	bf44      	itt	mi
 801df8e:	2220      	movmi	r2, #32
 801df90:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801df94:	071a      	lsls	r2, r3, #28
 801df96:	bf44      	itt	mi
 801df98:	222b      	movmi	r2, #43	; 0x2b
 801df9a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801df9e:	782a      	ldrb	r2, [r5, #0]
 801dfa0:	2a2a      	cmp	r2, #42	; 0x2a
 801dfa2:	d02a      	beq.n	801dffa <_vfiprintf_r+0x10e>
 801dfa4:	9a07      	ldr	r2, [sp, #28]
 801dfa6:	46a8      	mov	r8, r5
 801dfa8:	2000      	movs	r0, #0
 801dfaa:	250a      	movs	r5, #10
 801dfac:	4641      	mov	r1, r8
 801dfae:	f811 3b01 	ldrb.w	r3, [r1], #1
 801dfb2:	3b30      	subs	r3, #48	; 0x30
 801dfb4:	2b09      	cmp	r3, #9
 801dfb6:	d969      	bls.n	801e08c <_vfiprintf_r+0x1a0>
 801dfb8:	b360      	cbz	r0, 801e014 <_vfiprintf_r+0x128>
 801dfba:	e024      	b.n	801e006 <_vfiprintf_r+0x11a>
 801dfbc:	4b50      	ldr	r3, [pc, #320]	; (801e100 <_vfiprintf_r+0x214>)
 801dfbe:	429c      	cmp	r4, r3
 801dfc0:	d101      	bne.n	801dfc6 <_vfiprintf_r+0xda>
 801dfc2:	68b4      	ldr	r4, [r6, #8]
 801dfc4:	e7a2      	b.n	801df0c <_vfiprintf_r+0x20>
 801dfc6:	4b4f      	ldr	r3, [pc, #316]	; (801e104 <_vfiprintf_r+0x218>)
 801dfc8:	429c      	cmp	r4, r3
 801dfca:	bf08      	it	eq
 801dfcc:	68f4      	ldreq	r4, [r6, #12]
 801dfce:	e79d      	b.n	801df0c <_vfiprintf_r+0x20>
 801dfd0:	4621      	mov	r1, r4
 801dfd2:	4630      	mov	r0, r6
 801dfd4:	f7fd ff4c 	bl	801be70 <__swsetup_r>
 801dfd8:	2800      	cmp	r0, #0
 801dfda:	d09d      	beq.n	801df18 <_vfiprintf_r+0x2c>
 801dfdc:	f04f 30ff 	mov.w	r0, #4294967295
 801dfe0:	b01d      	add	sp, #116	; 0x74
 801dfe2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801dfe6:	46a8      	mov	r8, r5
 801dfe8:	e7a2      	b.n	801df30 <_vfiprintf_r+0x44>
 801dfea:	4a44      	ldr	r2, [pc, #272]	; (801e0fc <_vfiprintf_r+0x210>)
 801dfec:	1a80      	subs	r0, r0, r2
 801dfee:	fa0b f000 	lsl.w	r0, fp, r0
 801dff2:	4318      	orrs	r0, r3
 801dff4:	9004      	str	r0, [sp, #16]
 801dff6:	4645      	mov	r5, r8
 801dff8:	e7be      	b.n	801df78 <_vfiprintf_r+0x8c>
 801dffa:	9a03      	ldr	r2, [sp, #12]
 801dffc:	1d11      	adds	r1, r2, #4
 801dffe:	6812      	ldr	r2, [r2, #0]
 801e000:	9103      	str	r1, [sp, #12]
 801e002:	2a00      	cmp	r2, #0
 801e004:	db01      	blt.n	801e00a <_vfiprintf_r+0x11e>
 801e006:	9207      	str	r2, [sp, #28]
 801e008:	e004      	b.n	801e014 <_vfiprintf_r+0x128>
 801e00a:	4252      	negs	r2, r2
 801e00c:	f043 0302 	orr.w	r3, r3, #2
 801e010:	9207      	str	r2, [sp, #28]
 801e012:	9304      	str	r3, [sp, #16]
 801e014:	f898 3000 	ldrb.w	r3, [r8]
 801e018:	2b2e      	cmp	r3, #46	; 0x2e
 801e01a:	d10e      	bne.n	801e03a <_vfiprintf_r+0x14e>
 801e01c:	f898 3001 	ldrb.w	r3, [r8, #1]
 801e020:	2b2a      	cmp	r3, #42	; 0x2a
 801e022:	d138      	bne.n	801e096 <_vfiprintf_r+0x1aa>
 801e024:	9b03      	ldr	r3, [sp, #12]
 801e026:	1d1a      	adds	r2, r3, #4
 801e028:	681b      	ldr	r3, [r3, #0]
 801e02a:	9203      	str	r2, [sp, #12]
 801e02c:	2b00      	cmp	r3, #0
 801e02e:	bfb8      	it	lt
 801e030:	f04f 33ff 	movlt.w	r3, #4294967295
 801e034:	f108 0802 	add.w	r8, r8, #2
 801e038:	9305      	str	r3, [sp, #20]
 801e03a:	4d33      	ldr	r5, [pc, #204]	; (801e108 <_vfiprintf_r+0x21c>)
 801e03c:	f898 1000 	ldrb.w	r1, [r8]
 801e040:	2203      	movs	r2, #3
 801e042:	4628      	mov	r0, r5
 801e044:	f7e2 f904 	bl	8000250 <memchr>
 801e048:	b140      	cbz	r0, 801e05c <_vfiprintf_r+0x170>
 801e04a:	2340      	movs	r3, #64	; 0x40
 801e04c:	1b40      	subs	r0, r0, r5
 801e04e:	fa03 f000 	lsl.w	r0, r3, r0
 801e052:	9b04      	ldr	r3, [sp, #16]
 801e054:	4303      	orrs	r3, r0
 801e056:	f108 0801 	add.w	r8, r8, #1
 801e05a:	9304      	str	r3, [sp, #16]
 801e05c:	f898 1000 	ldrb.w	r1, [r8]
 801e060:	482a      	ldr	r0, [pc, #168]	; (801e10c <_vfiprintf_r+0x220>)
 801e062:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801e066:	2206      	movs	r2, #6
 801e068:	f108 0701 	add.w	r7, r8, #1
 801e06c:	f7e2 f8f0 	bl	8000250 <memchr>
 801e070:	2800      	cmp	r0, #0
 801e072:	d037      	beq.n	801e0e4 <_vfiprintf_r+0x1f8>
 801e074:	4b26      	ldr	r3, [pc, #152]	; (801e110 <_vfiprintf_r+0x224>)
 801e076:	bb1b      	cbnz	r3, 801e0c0 <_vfiprintf_r+0x1d4>
 801e078:	9b03      	ldr	r3, [sp, #12]
 801e07a:	3307      	adds	r3, #7
 801e07c:	f023 0307 	bic.w	r3, r3, #7
 801e080:	3308      	adds	r3, #8
 801e082:	9303      	str	r3, [sp, #12]
 801e084:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801e086:	444b      	add	r3, r9
 801e088:	9309      	str	r3, [sp, #36]	; 0x24
 801e08a:	e750      	b.n	801df2e <_vfiprintf_r+0x42>
 801e08c:	fb05 3202 	mla	r2, r5, r2, r3
 801e090:	2001      	movs	r0, #1
 801e092:	4688      	mov	r8, r1
 801e094:	e78a      	b.n	801dfac <_vfiprintf_r+0xc0>
 801e096:	2300      	movs	r3, #0
 801e098:	f108 0801 	add.w	r8, r8, #1
 801e09c:	9305      	str	r3, [sp, #20]
 801e09e:	4619      	mov	r1, r3
 801e0a0:	250a      	movs	r5, #10
 801e0a2:	4640      	mov	r0, r8
 801e0a4:	f810 2b01 	ldrb.w	r2, [r0], #1
 801e0a8:	3a30      	subs	r2, #48	; 0x30
 801e0aa:	2a09      	cmp	r2, #9
 801e0ac:	d903      	bls.n	801e0b6 <_vfiprintf_r+0x1ca>
 801e0ae:	2b00      	cmp	r3, #0
 801e0b0:	d0c3      	beq.n	801e03a <_vfiprintf_r+0x14e>
 801e0b2:	9105      	str	r1, [sp, #20]
 801e0b4:	e7c1      	b.n	801e03a <_vfiprintf_r+0x14e>
 801e0b6:	fb05 2101 	mla	r1, r5, r1, r2
 801e0ba:	2301      	movs	r3, #1
 801e0bc:	4680      	mov	r8, r0
 801e0be:	e7f0      	b.n	801e0a2 <_vfiprintf_r+0x1b6>
 801e0c0:	ab03      	add	r3, sp, #12
 801e0c2:	9300      	str	r3, [sp, #0]
 801e0c4:	4622      	mov	r2, r4
 801e0c6:	4b13      	ldr	r3, [pc, #76]	; (801e114 <_vfiprintf_r+0x228>)
 801e0c8:	a904      	add	r1, sp, #16
 801e0ca:	4630      	mov	r0, r6
 801e0cc:	f7fc f8a0 	bl	801a210 <_printf_float>
 801e0d0:	f1b0 3fff 	cmp.w	r0, #4294967295
 801e0d4:	4681      	mov	r9, r0
 801e0d6:	d1d5      	bne.n	801e084 <_vfiprintf_r+0x198>
 801e0d8:	89a3      	ldrh	r3, [r4, #12]
 801e0da:	065b      	lsls	r3, r3, #25
 801e0dc:	f53f af7e 	bmi.w	801dfdc <_vfiprintf_r+0xf0>
 801e0e0:	9809      	ldr	r0, [sp, #36]	; 0x24
 801e0e2:	e77d      	b.n	801dfe0 <_vfiprintf_r+0xf4>
 801e0e4:	ab03      	add	r3, sp, #12
 801e0e6:	9300      	str	r3, [sp, #0]
 801e0e8:	4622      	mov	r2, r4
 801e0ea:	4b0a      	ldr	r3, [pc, #40]	; (801e114 <_vfiprintf_r+0x228>)
 801e0ec:	a904      	add	r1, sp, #16
 801e0ee:	4630      	mov	r0, r6
 801e0f0:	f7fc fb30 	bl	801a754 <_printf_i>
 801e0f4:	e7ec      	b.n	801e0d0 <_vfiprintf_r+0x1e4>
 801e0f6:	bf00      	nop
 801e0f8:	08024538 	.word	0x08024538
 801e0fc:	0802481c 	.word	0x0802481c
 801e100:	08024558 	.word	0x08024558
 801e104:	08024518 	.word	0x08024518
 801e108:	08024822 	.word	0x08024822
 801e10c:	08024826 	.word	0x08024826
 801e110:	0801a211 	.word	0x0801a211
 801e114:	0801dec7 	.word	0x0801dec7

0801e118 <_read_r>:
 801e118:	b538      	push	{r3, r4, r5, lr}
 801e11a:	4c07      	ldr	r4, [pc, #28]	; (801e138 <_read_r+0x20>)
 801e11c:	4605      	mov	r5, r0
 801e11e:	4608      	mov	r0, r1
 801e120:	4611      	mov	r1, r2
 801e122:	2200      	movs	r2, #0
 801e124:	6022      	str	r2, [r4, #0]
 801e126:	461a      	mov	r2, r3
 801e128:	f7e5 fc9e 	bl	8003a68 <_read>
 801e12c:	1c43      	adds	r3, r0, #1
 801e12e:	d102      	bne.n	801e136 <_read_r+0x1e>
 801e130:	6823      	ldr	r3, [r4, #0]
 801e132:	b103      	cbz	r3, 801e136 <_read_r+0x1e>
 801e134:	602b      	str	r3, [r5, #0]
 801e136:	bd38      	pop	{r3, r4, r5, pc}
 801e138:	20007cbc 	.word	0x20007cbc

0801e13c <_fstat_r>:
 801e13c:	b538      	push	{r3, r4, r5, lr}
 801e13e:	4c07      	ldr	r4, [pc, #28]	; (801e15c <_fstat_r+0x20>)
 801e140:	2300      	movs	r3, #0
 801e142:	4605      	mov	r5, r0
 801e144:	4608      	mov	r0, r1
 801e146:	4611      	mov	r1, r2
 801e148:	6023      	str	r3, [r4, #0]
 801e14a:	f7e5 fcd2 	bl	8003af2 <_fstat>
 801e14e:	1c43      	adds	r3, r0, #1
 801e150:	d102      	bne.n	801e158 <_fstat_r+0x1c>
 801e152:	6823      	ldr	r3, [r4, #0]
 801e154:	b103      	cbz	r3, 801e158 <_fstat_r+0x1c>
 801e156:	602b      	str	r3, [r5, #0]
 801e158:	bd38      	pop	{r3, r4, r5, pc}
 801e15a:	bf00      	nop
 801e15c:	20007cbc 	.word	0x20007cbc

0801e160 <_isatty_r>:
 801e160:	b538      	push	{r3, r4, r5, lr}
 801e162:	4c06      	ldr	r4, [pc, #24]	; (801e17c <_isatty_r+0x1c>)
 801e164:	2300      	movs	r3, #0
 801e166:	4605      	mov	r5, r0
 801e168:	4608      	mov	r0, r1
 801e16a:	6023      	str	r3, [r4, #0]
 801e16c:	f7e5 fcd1 	bl	8003b12 <_isatty>
 801e170:	1c43      	adds	r3, r0, #1
 801e172:	d102      	bne.n	801e17a <_isatty_r+0x1a>
 801e174:	6823      	ldr	r3, [r4, #0]
 801e176:	b103      	cbz	r3, 801e17a <_isatty_r+0x1a>
 801e178:	602b      	str	r3, [r5, #0]
 801e17a:	bd38      	pop	{r3, r4, r5, pc}
 801e17c:	20007cbc 	.word	0x20007cbc

0801e180 <_realloc_r>:
 801e180:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801e182:	4607      	mov	r7, r0
 801e184:	4614      	mov	r4, r2
 801e186:	460e      	mov	r6, r1
 801e188:	b921      	cbnz	r1, 801e194 <_realloc_r+0x14>
 801e18a:	4611      	mov	r1, r2
 801e18c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 801e190:	f7fb bf5c 	b.w	801a04c <_malloc_r>
 801e194:	b922      	cbnz	r2, 801e1a0 <_realloc_r+0x20>
 801e196:	f7fb ff0b 	bl	8019fb0 <_free_r>
 801e19a:	4625      	mov	r5, r4
 801e19c:	4628      	mov	r0, r5
 801e19e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801e1a0:	f000 f814 	bl	801e1cc <_malloc_usable_size_r>
 801e1a4:	42a0      	cmp	r0, r4
 801e1a6:	d20f      	bcs.n	801e1c8 <_realloc_r+0x48>
 801e1a8:	4621      	mov	r1, r4
 801e1aa:	4638      	mov	r0, r7
 801e1ac:	f7fb ff4e 	bl	801a04c <_malloc_r>
 801e1b0:	4605      	mov	r5, r0
 801e1b2:	2800      	cmp	r0, #0
 801e1b4:	d0f2      	beq.n	801e19c <_realloc_r+0x1c>
 801e1b6:	4631      	mov	r1, r6
 801e1b8:	4622      	mov	r2, r4
 801e1ba:	f7fb fecc 	bl	8019f56 <memcpy>
 801e1be:	4631      	mov	r1, r6
 801e1c0:	4638      	mov	r0, r7
 801e1c2:	f7fb fef5 	bl	8019fb0 <_free_r>
 801e1c6:	e7e9      	b.n	801e19c <_realloc_r+0x1c>
 801e1c8:	4635      	mov	r5, r6
 801e1ca:	e7e7      	b.n	801e19c <_realloc_r+0x1c>

0801e1cc <_malloc_usable_size_r>:
 801e1cc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801e1d0:	1f18      	subs	r0, r3, #4
 801e1d2:	2b00      	cmp	r3, #0
 801e1d4:	bfbc      	itt	lt
 801e1d6:	580b      	ldrlt	r3, [r1, r0]
 801e1d8:	18c0      	addlt	r0, r0, r3
 801e1da:	4770      	bx	lr

0801e1dc <fmaxf>:
 801e1dc:	b508      	push	{r3, lr}
 801e1de:	ed2d 8b02 	vpush	{d8}
 801e1e2:	eeb0 8a40 	vmov.f32	s16, s0
 801e1e6:	eef0 8a60 	vmov.f32	s17, s1
 801e1ea:	f000 f813 	bl	801e214 <__fpclassifyf>
 801e1ee:	b148      	cbz	r0, 801e204 <fmaxf+0x28>
 801e1f0:	eeb0 0a68 	vmov.f32	s0, s17
 801e1f4:	f000 f80e 	bl	801e214 <__fpclassifyf>
 801e1f8:	b130      	cbz	r0, 801e208 <fmaxf+0x2c>
 801e1fa:	eeb4 8ae8 	vcmpe.f32	s16, s17
 801e1fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e202:	dc01      	bgt.n	801e208 <fmaxf+0x2c>
 801e204:	eeb0 8a68 	vmov.f32	s16, s17
 801e208:	eeb0 0a48 	vmov.f32	s0, s16
 801e20c:	ecbd 8b02 	vpop	{d8}
 801e210:	bd08      	pop	{r3, pc}
	...

0801e214 <__fpclassifyf>:
 801e214:	ee10 3a10 	vmov	r3, s0
 801e218:	f033 4000 	bics.w	r0, r3, #2147483648	; 0x80000000
 801e21c:	d00d      	beq.n	801e23a <__fpclassifyf+0x26>
 801e21e:	f5a0 0300 	sub.w	r3, r0, #8388608	; 0x800000
 801e222:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
 801e226:	d30a      	bcc.n	801e23e <__fpclassifyf+0x2a>
 801e228:	4b07      	ldr	r3, [pc, #28]	; (801e248 <__fpclassifyf+0x34>)
 801e22a:	1e42      	subs	r2, r0, #1
 801e22c:	429a      	cmp	r2, r3
 801e22e:	d908      	bls.n	801e242 <__fpclassifyf+0x2e>
 801e230:	f1a0 43ff 	sub.w	r3, r0, #2139095040	; 0x7f800000
 801e234:	4258      	negs	r0, r3
 801e236:	4158      	adcs	r0, r3
 801e238:	4770      	bx	lr
 801e23a:	2002      	movs	r0, #2
 801e23c:	4770      	bx	lr
 801e23e:	2004      	movs	r0, #4
 801e240:	4770      	bx	lr
 801e242:	2003      	movs	r0, #3
 801e244:	4770      	bx	lr
 801e246:	bf00      	nop
 801e248:	007ffffe 	.word	0x007ffffe
 801e24c:	00000000 	.word	0x00000000

0801e250 <pow>:
 801e250:	b570      	push	{r4, r5, r6, lr}
 801e252:	ed2d 8b0a 	vpush	{d8-d12}
 801e256:	eeb0 9b40 	vmov.f64	d9, d0
 801e25a:	eeb0 8b41 	vmov.f64	d8, d1
 801e25e:	4c8c      	ldr	r4, [pc, #560]	; (801e490 <pow+0x240>)
 801e260:	b08a      	sub	sp, #40	; 0x28
 801e262:	f000 f971 	bl	801e548 <__ieee754_pow>
 801e266:	f994 3000 	ldrsb.w	r3, [r4]
 801e26a:	eeb0 ab40 	vmov.f64	d10, d0
 801e26e:	1c5a      	adds	r2, r3, #1
 801e270:	4626      	mov	r6, r4
 801e272:	d04b      	beq.n	801e30c <pow+0xbc>
 801e274:	eeb4 8b48 	vcmp.f64	d8, d8
 801e278:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e27c:	d646      	bvs.n	801e30c <pow+0xbc>
 801e27e:	eeb4 9b49 	vcmp.f64	d9, d9
 801e282:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e286:	d719      	bvc.n	801e2bc <pow+0x6c>
 801e288:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801e28c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e290:	d13c      	bne.n	801e30c <pow+0xbc>
 801e292:	2201      	movs	r2, #1
 801e294:	9200      	str	r2, [sp, #0]
 801e296:	497f      	ldr	r1, [pc, #508]	; (801e494 <pow+0x244>)
 801e298:	4a7f      	ldr	r2, [pc, #508]	; (801e498 <pow+0x248>)
 801e29a:	9201      	str	r2, [sp, #4]
 801e29c:	2000      	movs	r0, #0
 801e29e:	2200      	movs	r2, #0
 801e2a0:	2b02      	cmp	r3, #2
 801e2a2:	9208      	str	r2, [sp, #32]
 801e2a4:	ed8d 9b02 	vstr	d9, [sp, #8]
 801e2a8:	ed8d 8b04 	vstr	d8, [sp, #16]
 801e2ac:	e9cd 0106 	strd	r0, r1, [sp, #24]
 801e2b0:	d02a      	beq.n	801e308 <pow+0xb8>
 801e2b2:	4668      	mov	r0, sp
 801e2b4:	f000 fce2 	bl	801ec7c <matherr>
 801e2b8:	bb00      	cbnz	r0, 801e2fc <pow+0xac>
 801e2ba:	e04e      	b.n	801e35a <pow+0x10a>
 801e2bc:	ed9f bb72 	vldr	d11, [pc, #456]	; 801e488 <pow+0x238>
 801e2c0:	eeb4 9b4b 	vcmp.f64	d9, d11
 801e2c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e2c8:	eeb0 cb4b 	vmov.f64	d12, d11
 801e2cc:	d14a      	bne.n	801e364 <pow+0x114>
 801e2ce:	eeb4 8b4b 	vcmp.f64	d8, d11
 801e2d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e2d6:	d11f      	bne.n	801e318 <pow+0xc8>
 801e2d8:	2201      	movs	r2, #1
 801e2da:	9200      	str	r2, [sp, #0]
 801e2dc:	4a6e      	ldr	r2, [pc, #440]	; (801e498 <pow+0x248>)
 801e2de:	9201      	str	r2, [sp, #4]
 801e2e0:	2200      	movs	r2, #0
 801e2e2:	9208      	str	r2, [sp, #32]
 801e2e4:	ed8d 9b02 	vstr	d9, [sp, #8]
 801e2e8:	ed8d 8b04 	vstr	d8, [sp, #16]
 801e2ec:	ed8d bb06 	vstr	d11, [sp, #24]
 801e2f0:	2b00      	cmp	r3, #0
 801e2f2:	d0de      	beq.n	801e2b2 <pow+0x62>
 801e2f4:	4b67      	ldr	r3, [pc, #412]	; (801e494 <pow+0x244>)
 801e2f6:	2200      	movs	r2, #0
 801e2f8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801e2fc:	9b08      	ldr	r3, [sp, #32]
 801e2fe:	b11b      	cbz	r3, 801e308 <pow+0xb8>
 801e300:	f000 fde0 	bl	801eec4 <__errno>
 801e304:	9b08      	ldr	r3, [sp, #32]
 801e306:	6003      	str	r3, [r0, #0]
 801e308:	ed9d ab06 	vldr	d10, [sp, #24]
 801e30c:	eeb0 0b4a 	vmov.f64	d0, d10
 801e310:	b00a      	add	sp, #40	; 0x28
 801e312:	ecbd 8b0a 	vpop	{d8-d12}
 801e316:	bd70      	pop	{r4, r5, r6, pc}
 801e318:	eeb0 0b48 	vmov.f64	d0, d8
 801e31c:	f000 fca6 	bl	801ec6c <finite>
 801e320:	2800      	cmp	r0, #0
 801e322:	d0f3      	beq.n	801e30c <pow+0xbc>
 801e324:	eeb5 8bc0 	vcmpe.f64	d8, #0.0
 801e328:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e32c:	d5ee      	bpl.n	801e30c <pow+0xbc>
 801e32e:	2301      	movs	r3, #1
 801e330:	9300      	str	r3, [sp, #0]
 801e332:	4b59      	ldr	r3, [pc, #356]	; (801e498 <pow+0x248>)
 801e334:	9301      	str	r3, [sp, #4]
 801e336:	2300      	movs	r3, #0
 801e338:	9308      	str	r3, [sp, #32]
 801e33a:	f994 3000 	ldrsb.w	r3, [r4]
 801e33e:	ed8d 9b02 	vstr	d9, [sp, #8]
 801e342:	ed8d 8b04 	vstr	d8, [sp, #16]
 801e346:	b913      	cbnz	r3, 801e34e <pow+0xfe>
 801e348:	ed8d bb06 	vstr	d11, [sp, #24]
 801e34c:	e7b1      	b.n	801e2b2 <pow+0x62>
 801e34e:	4953      	ldr	r1, [pc, #332]	; (801e49c <pow+0x24c>)
 801e350:	2000      	movs	r0, #0
 801e352:	e9cd 0106 	strd	r0, r1, [sp, #24]
 801e356:	2b02      	cmp	r3, #2
 801e358:	d1ab      	bne.n	801e2b2 <pow+0x62>
 801e35a:	f000 fdb3 	bl	801eec4 <__errno>
 801e35e:	2321      	movs	r3, #33	; 0x21
 801e360:	6003      	str	r3, [r0, #0]
 801e362:	e7cb      	b.n	801e2fc <pow+0xac>
 801e364:	f000 fc82 	bl	801ec6c <finite>
 801e368:	4605      	mov	r5, r0
 801e36a:	2800      	cmp	r0, #0
 801e36c:	d164      	bne.n	801e438 <pow+0x1e8>
 801e36e:	eeb0 0b49 	vmov.f64	d0, d9
 801e372:	f000 fc7b 	bl	801ec6c <finite>
 801e376:	2800      	cmp	r0, #0
 801e378:	d05e      	beq.n	801e438 <pow+0x1e8>
 801e37a:	eeb0 0b48 	vmov.f64	d0, d8
 801e37e:	f000 fc75 	bl	801ec6c <finite>
 801e382:	2800      	cmp	r0, #0
 801e384:	d058      	beq.n	801e438 <pow+0x1e8>
 801e386:	eeb4 ab4a 	vcmp.f64	d10, d10
 801e38a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e38e:	f994 3000 	ldrsb.w	r3, [r4]
 801e392:	4a41      	ldr	r2, [pc, #260]	; (801e498 <pow+0x248>)
 801e394:	d70e      	bvc.n	801e3b4 <pow+0x164>
 801e396:	2101      	movs	r1, #1
 801e398:	e9cd 1200 	strd	r1, r2, [sp]
 801e39c:	9508      	str	r5, [sp, #32]
 801e39e:	ed8d 9b02 	vstr	d9, [sp, #8]
 801e3a2:	ed8d 8b04 	vstr	d8, [sp, #16]
 801e3a6:	2b00      	cmp	r3, #0
 801e3a8:	d0ce      	beq.n	801e348 <pow+0xf8>
 801e3aa:	ee8b 7b0b 	vdiv.f64	d7, d11, d11
 801e3ae:	ed8d 7b06 	vstr	d7, [sp, #24]
 801e3b2:	e7d0      	b.n	801e356 <pow+0x106>
 801e3b4:	2103      	movs	r1, #3
 801e3b6:	ed8d 8b04 	vstr	d8, [sp, #16]
 801e3ba:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 801e3be:	ee28 8b07 	vmul.f64	d8, d8, d7
 801e3c2:	e9cd 1200 	strd	r1, r2, [sp]
 801e3c6:	9508      	str	r5, [sp, #32]
 801e3c8:	ed8d 9b02 	vstr	d9, [sp, #8]
 801e3cc:	b9fb      	cbnz	r3, 801e40e <pow+0x1be>
 801e3ce:	eeb5 9bc0 	vcmpe.f64	d9, #0.0
 801e3d2:	4b33      	ldr	r3, [pc, #204]	; (801e4a0 <pow+0x250>)
 801e3d4:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 801e3d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e3dc:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801e3e0:	d54b      	bpl.n	801e47a <pow+0x22a>
 801e3e2:	eeb0 0b48 	vmov.f64	d0, d8
 801e3e6:	f000 fc53 	bl	801ec90 <rint>
 801e3ea:	eeb4 0b48 	vcmp.f64	d0, d8
 801e3ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e3f2:	d004      	beq.n	801e3fe <pow+0x1ae>
 801e3f4:	4b2b      	ldr	r3, [pc, #172]	; (801e4a4 <pow+0x254>)
 801e3f6:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 801e3fa:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801e3fe:	f996 3000 	ldrsb.w	r3, [r6]
 801e402:	2b02      	cmp	r3, #2
 801e404:	d139      	bne.n	801e47a <pow+0x22a>
 801e406:	f000 fd5d 	bl	801eec4 <__errno>
 801e40a:	2322      	movs	r3, #34	; 0x22
 801e40c:	e7a8      	b.n	801e360 <pow+0x110>
 801e40e:	4b26      	ldr	r3, [pc, #152]	; (801e4a8 <pow+0x258>)
 801e410:	eeb5 9bc0 	vcmpe.f64	d9, #0.0
 801e414:	2200      	movs	r2, #0
 801e416:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e41a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801e41e:	d5ee      	bpl.n	801e3fe <pow+0x1ae>
 801e420:	eeb0 0b48 	vmov.f64	d0, d8
 801e424:	f000 fc34 	bl	801ec90 <rint>
 801e428:	eeb4 0b48 	vcmp.f64	d0, d8
 801e42c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e430:	d0e5      	beq.n	801e3fe <pow+0x1ae>
 801e432:	2200      	movs	r2, #0
 801e434:	4b19      	ldr	r3, [pc, #100]	; (801e49c <pow+0x24c>)
 801e436:	e7e0      	b.n	801e3fa <pow+0x1aa>
 801e438:	eeb5 ab40 	vcmp.f64	d10, #0.0
 801e43c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e440:	f47f af64 	bne.w	801e30c <pow+0xbc>
 801e444:	eeb0 0b49 	vmov.f64	d0, d9
 801e448:	f000 fc10 	bl	801ec6c <finite>
 801e44c:	2800      	cmp	r0, #0
 801e44e:	f43f af5d 	beq.w	801e30c <pow+0xbc>
 801e452:	eeb0 0b48 	vmov.f64	d0, d8
 801e456:	f000 fc09 	bl	801ec6c <finite>
 801e45a:	2800      	cmp	r0, #0
 801e45c:	f43f af56 	beq.w	801e30c <pow+0xbc>
 801e460:	2304      	movs	r3, #4
 801e462:	9300      	str	r3, [sp, #0]
 801e464:	4b0c      	ldr	r3, [pc, #48]	; (801e498 <pow+0x248>)
 801e466:	9301      	str	r3, [sp, #4]
 801e468:	2300      	movs	r3, #0
 801e46a:	9308      	str	r3, [sp, #32]
 801e46c:	ed8d 9b02 	vstr	d9, [sp, #8]
 801e470:	ed8d 8b04 	vstr	d8, [sp, #16]
 801e474:	ed8d cb06 	vstr	d12, [sp, #24]
 801e478:	e7c1      	b.n	801e3fe <pow+0x1ae>
 801e47a:	4668      	mov	r0, sp
 801e47c:	f000 fbfe 	bl	801ec7c <matherr>
 801e480:	2800      	cmp	r0, #0
 801e482:	f47f af3b 	bne.w	801e2fc <pow+0xac>
 801e486:	e7be      	b.n	801e406 <pow+0x1b6>
	...
 801e490:	200001f0 	.word	0x200001f0
 801e494:	3ff00000 	.word	0x3ff00000
 801e498:	0802482d 	.word	0x0802482d
 801e49c:	fff00000 	.word	0xfff00000
 801e4a0:	47efffff 	.word	0x47efffff
 801e4a4:	c7efffff 	.word	0xc7efffff
 801e4a8:	7ff00000 	.word	0x7ff00000
 801e4ac:	00000000 	.word	0x00000000

0801e4b0 <sqrt>:
 801e4b0:	b500      	push	{lr}
 801e4b2:	ed2d 8b02 	vpush	{d8}
 801e4b6:	eeb0 8b40 	vmov.f64	d8, d0
 801e4ba:	b08b      	sub	sp, #44	; 0x2c
 801e4bc:	f000 fbca 	bl	801ec54 <__ieee754_sqrt>
 801e4c0:	4b1f      	ldr	r3, [pc, #124]	; (801e540 <sqrt+0x90>)
 801e4c2:	f993 3000 	ldrsb.w	r3, [r3]
 801e4c6:	1c5a      	adds	r2, r3, #1
 801e4c8:	d024      	beq.n	801e514 <sqrt+0x64>
 801e4ca:	eeb4 8b48 	vcmp.f64	d8, d8
 801e4ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e4d2:	d61f      	bvs.n	801e514 <sqrt+0x64>
 801e4d4:	ed9f 7b18 	vldr	d7, [pc, #96]	; 801e538 <sqrt+0x88>
 801e4d8:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801e4dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e4e0:	d518      	bpl.n	801e514 <sqrt+0x64>
 801e4e2:	2201      	movs	r2, #1
 801e4e4:	9200      	str	r2, [sp, #0]
 801e4e6:	4a17      	ldr	r2, [pc, #92]	; (801e544 <sqrt+0x94>)
 801e4e8:	9201      	str	r2, [sp, #4]
 801e4ea:	2200      	movs	r2, #0
 801e4ec:	9208      	str	r2, [sp, #32]
 801e4ee:	ed8d 8b04 	vstr	d8, [sp, #16]
 801e4f2:	ed8d 8b02 	vstr	d8, [sp, #8]
 801e4f6:	b993      	cbnz	r3, 801e51e <sqrt+0x6e>
 801e4f8:	ed8d 7b06 	vstr	d7, [sp, #24]
 801e4fc:	4668      	mov	r0, sp
 801e4fe:	f000 fbbd 	bl	801ec7c <matherr>
 801e502:	b190      	cbz	r0, 801e52a <sqrt+0x7a>
 801e504:	9b08      	ldr	r3, [sp, #32]
 801e506:	b11b      	cbz	r3, 801e510 <sqrt+0x60>
 801e508:	f000 fcdc 	bl	801eec4 <__errno>
 801e50c:	9b08      	ldr	r3, [sp, #32]
 801e50e:	6003      	str	r3, [r0, #0]
 801e510:	ed9d 0b06 	vldr	d0, [sp, #24]
 801e514:	b00b      	add	sp, #44	; 0x2c
 801e516:	ecbd 8b02 	vpop	{d8}
 801e51a:	f85d fb04 	ldr.w	pc, [sp], #4
 801e51e:	2b02      	cmp	r3, #2
 801e520:	ee87 6b07 	vdiv.f64	d6, d7, d7
 801e524:	ed8d 6b06 	vstr	d6, [sp, #24]
 801e528:	d1e8      	bne.n	801e4fc <sqrt+0x4c>
 801e52a:	f000 fccb 	bl	801eec4 <__errno>
 801e52e:	2321      	movs	r3, #33	; 0x21
 801e530:	6003      	str	r3, [r0, #0]
 801e532:	e7e7      	b.n	801e504 <sqrt+0x54>
 801e534:	f3af 8000 	nop.w
	...
 801e540:	200001f0 	.word	0x200001f0
 801e544:	08024831 	.word	0x08024831

0801e548 <__ieee754_pow>:
 801e548:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e54c:	ec57 6b11 	vmov	r6, r7, d1
 801e550:	ed2d 8b02 	vpush	{d8}
 801e554:	eeb0 8b40 	vmov.f64	d8, d0
 801e558:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 801e55c:	ea58 0306 	orrs.w	r3, r8, r6
 801e560:	b085      	sub	sp, #20
 801e562:	46b9      	mov	r9, r7
 801e564:	ee11 2a10 	vmov	r2, s2
 801e568:	f000 8306 	beq.w	801eb78 <__ieee754_pow+0x630>
 801e56c:	ee18 aa90 	vmov	sl, s17
 801e570:	4bb9      	ldr	r3, [pc, #740]	; (801e858 <__ieee754_pow+0x310>)
 801e572:	f02a 4400 	bic.w	r4, sl, #2147483648	; 0x80000000
 801e576:	429c      	cmp	r4, r3
 801e578:	ee10 ba10 	vmov	fp, s0
 801e57c:	dc0b      	bgt.n	801e596 <__ieee754_pow+0x4e>
 801e57e:	d105      	bne.n	801e58c <__ieee754_pow+0x44>
 801e580:	f1bb 0f00 	cmp.w	fp, #0
 801e584:	d107      	bne.n	801e596 <__ieee754_pow+0x4e>
 801e586:	45a0      	cmp	r8, r4
 801e588:	dc0d      	bgt.n	801e5a6 <__ieee754_pow+0x5e>
 801e58a:	e001      	b.n	801e590 <__ieee754_pow+0x48>
 801e58c:	4598      	cmp	r8, r3
 801e58e:	dc02      	bgt.n	801e596 <__ieee754_pow+0x4e>
 801e590:	4598      	cmp	r8, r3
 801e592:	d110      	bne.n	801e5b6 <__ieee754_pow+0x6e>
 801e594:	b17a      	cbz	r2, 801e5b6 <__ieee754_pow+0x6e>
 801e596:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 801e59a:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 801e59e:	ea54 030b 	orrs.w	r3, r4, fp
 801e5a2:	f000 82e9 	beq.w	801eb78 <__ieee754_pow+0x630>
 801e5a6:	48ad      	ldr	r0, [pc, #692]	; (801e85c <__ieee754_pow+0x314>)
 801e5a8:	b005      	add	sp, #20
 801e5aa:	ecbd 8b02 	vpop	{d8}
 801e5ae:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e5b2:	f000 bb65 	b.w	801ec80 <nan>
 801e5b6:	f1ba 0f00 	cmp.w	sl, #0
 801e5ba:	da4e      	bge.n	801e65a <__ieee754_pow+0x112>
 801e5bc:	4ba8      	ldr	r3, [pc, #672]	; (801e860 <__ieee754_pow+0x318>)
 801e5be:	4598      	cmp	r8, r3
 801e5c0:	dc49      	bgt.n	801e656 <__ieee754_pow+0x10e>
 801e5c2:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 801e5c6:	4598      	cmp	r8, r3
 801e5c8:	dd47      	ble.n	801e65a <__ieee754_pow+0x112>
 801e5ca:	ea4f 5328 	mov.w	r3, r8, asr #20
 801e5ce:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 801e5d2:	2b14      	cmp	r3, #20
 801e5d4:	dd24      	ble.n	801e620 <__ieee754_pow+0xd8>
 801e5d6:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 801e5da:	fa22 f503 	lsr.w	r5, r2, r3
 801e5de:	fa05 f303 	lsl.w	r3, r5, r3
 801e5e2:	4293      	cmp	r3, r2
 801e5e4:	d139      	bne.n	801e65a <__ieee754_pow+0x112>
 801e5e6:	f005 0501 	and.w	r5, r5, #1
 801e5ea:	f1c5 0502 	rsb	r5, r5, #2
 801e5ee:	2a00      	cmp	r2, #0
 801e5f0:	d15a      	bne.n	801e6a8 <__ieee754_pow+0x160>
 801e5f2:	4b99      	ldr	r3, [pc, #612]	; (801e858 <__ieee754_pow+0x310>)
 801e5f4:	4598      	cmp	r8, r3
 801e5f6:	d122      	bne.n	801e63e <__ieee754_pow+0xf6>
 801e5f8:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 801e5fc:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 801e600:	ea53 030b 	orrs.w	r3, r3, fp
 801e604:	f000 82b8 	beq.w	801eb78 <__ieee754_pow+0x630>
 801e608:	4b96      	ldr	r3, [pc, #600]	; (801e864 <__ieee754_pow+0x31c>)
 801e60a:	429c      	cmp	r4, r3
 801e60c:	dd27      	ble.n	801e65e <__ieee754_pow+0x116>
 801e60e:	f1b9 0f00 	cmp.w	r9, #0
 801e612:	f280 82b4 	bge.w	801eb7e <__ieee754_pow+0x636>
 801e616:	ed9f 7b84 	vldr	d7, [pc, #528]	; 801e828 <__ieee754_pow+0x2e0>
 801e61a:	ed8d 7b00 	vstr	d7, [sp]
 801e61e:	e026      	b.n	801e66e <__ieee754_pow+0x126>
 801e620:	2a00      	cmp	r2, #0
 801e622:	d140      	bne.n	801e6a6 <__ieee754_pow+0x15e>
 801e624:	f1c3 0314 	rsb	r3, r3, #20
 801e628:	fa48 f503 	asr.w	r5, r8, r3
 801e62c:	fa05 f303 	lsl.w	r3, r5, r3
 801e630:	4543      	cmp	r3, r8
 801e632:	f040 82aa 	bne.w	801eb8a <__ieee754_pow+0x642>
 801e636:	f005 0501 	and.w	r5, r5, #1
 801e63a:	f1c5 0502 	rsb	r5, r5, #2
 801e63e:	4b8a      	ldr	r3, [pc, #552]	; (801e868 <__ieee754_pow+0x320>)
 801e640:	4598      	cmp	r8, r3
 801e642:	d11b      	bne.n	801e67c <__ieee754_pow+0x134>
 801e644:	f1b9 0f00 	cmp.w	r9, #0
 801e648:	f280 829c 	bge.w	801eb84 <__ieee754_pow+0x63c>
 801e64c:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 801e650:	ee87 7b08 	vdiv.f64	d7, d7, d8
 801e654:	e7e1      	b.n	801e61a <__ieee754_pow+0xd2>
 801e656:	2502      	movs	r5, #2
 801e658:	e7c9      	b.n	801e5ee <__ieee754_pow+0xa6>
 801e65a:	2500      	movs	r5, #0
 801e65c:	e7c7      	b.n	801e5ee <__ieee754_pow+0xa6>
 801e65e:	f1b9 0f00 	cmp.w	r9, #0
 801e662:	dad8      	bge.n	801e616 <__ieee754_pow+0xce>
 801e664:	f087 4400 	eor.w	r4, r7, #2147483648	; 0x80000000
 801e668:	4633      	mov	r3, r6
 801e66a:	e9cd 3400 	strd	r3, r4, [sp]
 801e66e:	ed9d 0b00 	vldr	d0, [sp]
 801e672:	b005      	add	sp, #20
 801e674:	ecbd 8b02 	vpop	{d8}
 801e678:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e67c:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 801e680:	d102      	bne.n	801e688 <__ieee754_pow+0x140>
 801e682:	ee28 7b08 	vmul.f64	d7, d8, d8
 801e686:	e7c8      	b.n	801e61a <__ieee754_pow+0xd2>
 801e688:	4b78      	ldr	r3, [pc, #480]	; (801e86c <__ieee754_pow+0x324>)
 801e68a:	4599      	cmp	r9, r3
 801e68c:	d10c      	bne.n	801e6a8 <__ieee754_pow+0x160>
 801e68e:	f1ba 0f00 	cmp.w	sl, #0
 801e692:	db09      	blt.n	801e6a8 <__ieee754_pow+0x160>
 801e694:	eeb0 0b48 	vmov.f64	d0, d8
 801e698:	b005      	add	sp, #20
 801e69a:	ecbd 8b02 	vpop	{d8}
 801e69e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e6a2:	f000 bad7 	b.w	801ec54 <__ieee754_sqrt>
 801e6a6:	2500      	movs	r5, #0
 801e6a8:	eeb0 0b48 	vmov.f64	d0, d8
 801e6ac:	f000 fad5 	bl	801ec5a <fabs>
 801e6b0:	ed8d 0b00 	vstr	d0, [sp]
 801e6b4:	f1bb 0f00 	cmp.w	fp, #0
 801e6b8:	d128      	bne.n	801e70c <__ieee754_pow+0x1c4>
 801e6ba:	b124      	cbz	r4, 801e6c6 <__ieee754_pow+0x17e>
 801e6bc:	4b6a      	ldr	r3, [pc, #424]	; (801e868 <__ieee754_pow+0x320>)
 801e6be:	f02a 4240 	bic.w	r2, sl, #3221225472	; 0xc0000000
 801e6c2:	429a      	cmp	r2, r3
 801e6c4:	d122      	bne.n	801e70c <__ieee754_pow+0x1c4>
 801e6c6:	f1b9 0f00 	cmp.w	r9, #0
 801e6ca:	da07      	bge.n	801e6dc <__ieee754_pow+0x194>
 801e6cc:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 801e6d0:	ed9d 6b00 	vldr	d6, [sp]
 801e6d4:	ee87 7b06 	vdiv.f64	d7, d7, d6
 801e6d8:	ed8d 7b00 	vstr	d7, [sp]
 801e6dc:	f1ba 0f00 	cmp.w	sl, #0
 801e6e0:	dac5      	bge.n	801e66e <__ieee754_pow+0x126>
 801e6e2:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 801e6e6:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 801e6ea:	ea54 0305 	orrs.w	r3, r4, r5
 801e6ee:	d106      	bne.n	801e6fe <__ieee754_pow+0x1b6>
 801e6f0:	ed9d 7b00 	vldr	d7, [sp]
 801e6f4:	ee37 7b47 	vsub.f64	d7, d7, d7
 801e6f8:	ee87 7b07 	vdiv.f64	d7, d7, d7
 801e6fc:	e78d      	b.n	801e61a <__ieee754_pow+0xd2>
 801e6fe:	2d01      	cmp	r5, #1
 801e700:	d1b5      	bne.n	801e66e <__ieee754_pow+0x126>
 801e702:	ed9d 7b00 	vldr	d7, [sp]
 801e706:	eeb1 7b47 	vneg.f64	d7, d7
 801e70a:	e786      	b.n	801e61a <__ieee754_pow+0xd2>
 801e70c:	ea4f 7ada 	mov.w	sl, sl, lsr #31
 801e710:	f10a 3aff 	add.w	sl, sl, #4294967295
 801e714:	ea55 030a 	orrs.w	r3, r5, sl
 801e718:	d104      	bne.n	801e724 <__ieee754_pow+0x1dc>
 801e71a:	ee38 8b48 	vsub.f64	d8, d8, d8
 801e71e:	ee88 7b08 	vdiv.f64	d7, d8, d8
 801e722:	e77a      	b.n	801e61a <__ieee754_pow+0xd2>
 801e724:	4b52      	ldr	r3, [pc, #328]	; (801e870 <__ieee754_pow+0x328>)
 801e726:	4598      	cmp	r8, r3
 801e728:	f340 80a8 	ble.w	801e87c <__ieee754_pow+0x334>
 801e72c:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 801e730:	4598      	cmp	r8, r3
 801e732:	dd0b      	ble.n	801e74c <__ieee754_pow+0x204>
 801e734:	4b4b      	ldr	r3, [pc, #300]	; (801e864 <__ieee754_pow+0x31c>)
 801e736:	429c      	cmp	r4, r3
 801e738:	dc0e      	bgt.n	801e758 <__ieee754_pow+0x210>
 801e73a:	f1b9 0f00 	cmp.w	r9, #0
 801e73e:	f6bf af6a 	bge.w	801e616 <__ieee754_pow+0xce>
 801e742:	ed9f 7b3b 	vldr	d7, [pc, #236]	; 801e830 <__ieee754_pow+0x2e8>
 801e746:	ee27 7b07 	vmul.f64	d7, d7, d7
 801e74a:	e766      	b.n	801e61a <__ieee754_pow+0xd2>
 801e74c:	4b49      	ldr	r3, [pc, #292]	; (801e874 <__ieee754_pow+0x32c>)
 801e74e:	429c      	cmp	r4, r3
 801e750:	ddf3      	ble.n	801e73a <__ieee754_pow+0x1f2>
 801e752:	4b45      	ldr	r3, [pc, #276]	; (801e868 <__ieee754_pow+0x320>)
 801e754:	429c      	cmp	r4, r3
 801e756:	dd03      	ble.n	801e760 <__ieee754_pow+0x218>
 801e758:	f1b9 0f00 	cmp.w	r9, #0
 801e75c:	dcf1      	bgt.n	801e742 <__ieee754_pow+0x1fa>
 801e75e:	e75a      	b.n	801e616 <__ieee754_pow+0xce>
 801e760:	ed9d 7b00 	vldr	d7, [sp]
 801e764:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 801e768:	ed9f 5b33 	vldr	d5, [pc, #204]	; 801e838 <__ieee754_pow+0x2f0>
 801e76c:	ee37 6b46 	vsub.f64	d6, d7, d6
 801e770:	eeb5 7b00 	vmov.f64	d7, #80	; 0x3e800000  0.250
 801e774:	eeb1 3b46 	vneg.f64	d3, d6
 801e778:	eea3 5b07 	vfma.f64	d5, d3, d7
 801e77c:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 801e780:	eea5 7b46 	vfms.f64	d7, d5, d6
 801e784:	ee26 5b06 	vmul.f64	d5, d6, d6
 801e788:	ee27 5b05 	vmul.f64	d5, d7, d5
 801e78c:	ed9f 7b2c 	vldr	d7, [pc, #176]	; 801e840 <__ieee754_pow+0x2f8>
 801e790:	ee27 7b45 	vnmul.f64	d7, d7, d5
 801e794:	ed9f 5b2c 	vldr	d5, [pc, #176]	; 801e848 <__ieee754_pow+0x300>
 801e798:	eea6 7b05 	vfma.f64	d7, d6, d5
 801e79c:	ed9f 5b2c 	vldr	d5, [pc, #176]	; 801e850 <__ieee754_pow+0x308>
 801e7a0:	eeb0 4b47 	vmov.f64	d4, d7
 801e7a4:	eea6 4b05 	vfma.f64	d4, d6, d5
 801e7a8:	ec53 2b14 	vmov	r2, r3, d4
 801e7ac:	2200      	movs	r2, #0
 801e7ae:	ec43 2b14 	vmov	d4, r2, r3
 801e7b2:	eeb0 6b44 	vmov.f64	d6, d4
 801e7b6:	eea3 6b05 	vfma.f64	d6, d3, d5
 801e7ba:	ee37 7b46 	vsub.f64	d7, d7, d6
 801e7be:	3d01      	subs	r5, #1
 801e7c0:	ea55 030a 	orrs.w	r3, r5, sl
 801e7c4:	f04f 0200 	mov.w	r2, #0
 801e7c8:	463b      	mov	r3, r7
 801e7ca:	eebf 6b00 	vmov.f64	d6, #240	; 0xbf800000 -1.0
 801e7ce:	eeb7 8b00 	vmov.f64	d8, #112	; 0x3f800000  1.0
 801e7d2:	ec47 6b15 	vmov	d5, r6, r7
 801e7d6:	fe06 8b08 	vseleq.f64	d8, d6, d8
 801e7da:	ec47 6b13 	vmov	d3, r6, r7
 801e7de:	ec43 2b16 	vmov	d6, r2, r3
 801e7e2:	ee27 7b03 	vmul.f64	d7, d7, d3
 801e7e6:	ee35 5b46 	vsub.f64	d5, d5, d6
 801e7ea:	4b23      	ldr	r3, [pc, #140]	; (801e878 <__ieee754_pow+0x330>)
 801e7ec:	eea5 7b04 	vfma.f64	d7, d5, d4
 801e7f0:	ee24 6b06 	vmul.f64	d6, d4, d6
 801e7f4:	ee37 5b06 	vadd.f64	d5, d7, d6
 801e7f8:	ee15 1a90 	vmov	r1, s11
 801e7fc:	4299      	cmp	r1, r3
 801e7fe:	ee15 2a10 	vmov	r2, s10
 801e802:	f340 819b 	ble.w	801eb3c <__ieee754_pow+0x5f4>
 801e806:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 801e80a:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 801e80e:	4313      	orrs	r3, r2
 801e810:	f000 810a 	beq.w	801ea28 <__ieee754_pow+0x4e0>
 801e814:	ed9f 7b06 	vldr	d7, [pc, #24]	; 801e830 <__ieee754_pow+0x2e8>
 801e818:	ee28 8b07 	vmul.f64	d8, d8, d7
 801e81c:	ee28 7b07 	vmul.f64	d7, d8, d7
 801e820:	e6fb      	b.n	801e61a <__ieee754_pow+0xd2>
 801e822:	bf00      	nop
 801e824:	f3af 8000 	nop.w
	...
 801e830:	8800759c 	.word	0x8800759c
 801e834:	7e37e43c 	.word	0x7e37e43c
 801e838:	55555555 	.word	0x55555555
 801e83c:	3fd55555 	.word	0x3fd55555
 801e840:	652b82fe 	.word	0x652b82fe
 801e844:	3ff71547 	.word	0x3ff71547
 801e848:	f85ddf44 	.word	0xf85ddf44
 801e84c:	3e54ae0b 	.word	0x3e54ae0b
 801e850:	60000000 	.word	0x60000000
 801e854:	3ff71547 	.word	0x3ff71547
 801e858:	7ff00000 	.word	0x7ff00000
 801e85c:	08024821 	.word	0x08024821
 801e860:	433fffff 	.word	0x433fffff
 801e864:	3fefffff 	.word	0x3fefffff
 801e868:	3ff00000 	.word	0x3ff00000
 801e86c:	3fe00000 	.word	0x3fe00000
 801e870:	41e00000 	.word	0x41e00000
 801e874:	3feffffe 	.word	0x3feffffe
 801e878:	408fffff 	.word	0x408fffff
 801e87c:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 801e880:	f280 80ce 	bge.w	801ea20 <__ieee754_pow+0x4d8>
 801e884:	ed9d 6b00 	vldr	d6, [sp]
 801e888:	ed9f 7bc1 	vldr	d7, [pc, #772]	; 801eb90 <__ieee754_pow+0x648>
 801e88c:	ee26 7b07 	vmul.f64	d7, d6, d7
 801e890:	ed8d 7b00 	vstr	d7, [sp]
 801e894:	9c01      	ldr	r4, [sp, #4]
 801e896:	f06f 0334 	mvn.w	r3, #52	; 0x34
 801e89a:	1521      	asrs	r1, r4, #20
 801e89c:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 801e8a0:	4419      	add	r1, r3
 801e8a2:	4be3      	ldr	r3, [pc, #908]	; (801ec30 <__ieee754_pow+0x6e8>)
 801e8a4:	f3c4 0413 	ubfx	r4, r4, #0, #20
 801e8a8:	f044 507f 	orr.w	r0, r4, #1069547520	; 0x3fc00000
 801e8ac:	429c      	cmp	r4, r3
 801e8ae:	f440 1040 	orr.w	r0, r0, #3145728	; 0x300000
 801e8b2:	dd06      	ble.n	801e8c2 <__ieee754_pow+0x37a>
 801e8b4:	4bdf      	ldr	r3, [pc, #892]	; (801ec34 <__ieee754_pow+0x6ec>)
 801e8b6:	429c      	cmp	r4, r3
 801e8b8:	f340 80b4 	ble.w	801ea24 <__ieee754_pow+0x4dc>
 801e8bc:	3101      	adds	r1, #1
 801e8be:	f5a0 1080 	sub.w	r0, r0, #1048576	; 0x100000
 801e8c2:	2400      	movs	r4, #0
 801e8c4:	e9dd 2300 	ldrd	r2, r3, [sp]
 801e8c8:	eeb7 4b00 	vmov.f64	d4, #112	; 0x3f800000  1.0
 801e8cc:	4603      	mov	r3, r0
 801e8ce:	ec43 2b17 	vmov	d7, r2, r3
 801e8d2:	4bd9      	ldr	r3, [pc, #868]	; (801ec38 <__ieee754_pow+0x6f0>)
 801e8d4:	ea4f 0cc4 	mov.w	ip, r4, lsl #3
 801e8d8:	4463      	add	r3, ip
 801e8da:	ed93 5b00 	vldr	d5, [r3]
 801e8de:	1040      	asrs	r0, r0, #1
 801e8e0:	ee37 2b45 	vsub.f64	d2, d7, d5
 801e8e4:	ee35 6b07 	vadd.f64	d6, d5, d7
 801e8e8:	ee84 1b06 	vdiv.f64	d1, d4, d6
 801e8ec:	ee22 6b01 	vmul.f64	d6, d2, d1
 801e8f0:	ed8d 6b00 	vstr	d6, [sp]
 801e8f4:	e9dd 8900 	ldrd	r8, r9, [sp]
 801e8f8:	f040 5000 	orr.w	r0, r0, #536870912	; 0x20000000
 801e8fc:	f500 2000 	add.w	r0, r0, #524288	; 0x80000
 801e900:	f04f 0800 	mov.w	r8, #0
 801e904:	eb00 4384 	add.w	r3, r0, r4, lsl #18
 801e908:	2200      	movs	r2, #0
 801e90a:	ec49 8b14 	vmov	d4, r8, r9
 801e90e:	ec43 2b16 	vmov	d6, r2, r3
 801e912:	eeb1 3b44 	vneg.f64	d3, d4
 801e916:	eea3 2b06 	vfma.f64	d2, d3, d6
 801e91a:	ee36 6b45 	vsub.f64	d6, d6, d5
 801e91e:	ee37 7b46 	vsub.f64	d7, d7, d6
 801e922:	eea3 2b07 	vfma.f64	d2, d3, d7
 801e926:	ed9d 7b00 	vldr	d7, [sp]
 801e92a:	ee22 2b01 	vmul.f64	d2, d2, d1
 801e92e:	ee27 5b07 	vmul.f64	d5, d7, d7
 801e932:	ee37 6b04 	vadd.f64	d6, d7, d4
 801e936:	ed9f 1b98 	vldr	d1, [pc, #608]	; 801eb98 <__ieee754_pow+0x650>
 801e93a:	ee25 0b05 	vmul.f64	d0, d5, d5
 801e93e:	ee26 6b02 	vmul.f64	d6, d6, d2
 801e942:	ed9f 7b97 	vldr	d7, [pc, #604]	; 801eba0 <__ieee754_pow+0x658>
 801e946:	eea5 7b01 	vfma.f64	d7, d5, d1
 801e94a:	ed9f 1b97 	vldr	d1, [pc, #604]	; 801eba8 <__ieee754_pow+0x660>
 801e94e:	eea7 1b05 	vfma.f64	d1, d7, d5
 801e952:	ed9f 7b97 	vldr	d7, [pc, #604]	; 801ebb0 <__ieee754_pow+0x668>
 801e956:	eea1 7b05 	vfma.f64	d7, d1, d5
 801e95a:	ed9f 1b97 	vldr	d1, [pc, #604]	; 801ebb8 <__ieee754_pow+0x670>
 801e95e:	eea7 1b05 	vfma.f64	d1, d7, d5
 801e962:	ed9f 7b97 	vldr	d7, [pc, #604]	; 801ebc0 <__ieee754_pow+0x678>
 801e966:	eea1 7b05 	vfma.f64	d7, d1, d5
 801e96a:	eea0 6b07 	vfma.f64	d6, d0, d7
 801e96e:	eeb0 7b08 	vmov.f64	d7, #8	; 0x40400000  3.0
 801e972:	eeb0 5b47 	vmov.f64	d5, d7
 801e976:	eea4 5b04 	vfma.f64	d5, d4, d4
 801e97a:	ee35 5b06 	vadd.f64	d5, d5, d6
 801e97e:	ed8d 5b02 	vstr	d5, [sp, #8]
 801e982:	f8cd 8008 	str.w	r8, [sp, #8]
 801e986:	ed9d 5b02 	vldr	d5, [sp, #8]
 801e98a:	ee35 7b47 	vsub.f64	d7, d5, d7
 801e98e:	eea3 7b04 	vfma.f64	d7, d3, d4
 801e992:	ee36 7b47 	vsub.f64	d7, d6, d7
 801e996:	ed9d 6b00 	vldr	d6, [sp]
 801e99a:	ee27 7b06 	vmul.f64	d7, d7, d6
 801e99e:	eea2 7b05 	vfma.f64	d7, d2, d5
 801e9a2:	eeb0 6b47 	vmov.f64	d6, d7
 801e9a6:	eea4 6b05 	vfma.f64	d6, d4, d5
 801e9aa:	ed8d 6b00 	vstr	d6, [sp]
 801e9ae:	f8cd 8000 	str.w	r8, [sp]
 801e9b2:	ed9d 2b00 	vldr	d2, [sp]
 801e9b6:	eeb0 6b42 	vmov.f64	d6, d2
 801e9ba:	eea3 6b05 	vfma.f64	d6, d3, d5
 801e9be:	ee37 7b46 	vsub.f64	d7, d7, d6
 801e9c2:	ed9f 6b81 	vldr	d6, [pc, #516]	; 801ebc8 <__ieee754_pow+0x680>
 801e9c6:	4b9d      	ldr	r3, [pc, #628]	; (801ec3c <__ieee754_pow+0x6f4>)
 801e9c8:	ee27 7b06 	vmul.f64	d7, d7, d6
 801e9cc:	ed9f 6b80 	vldr	d6, [pc, #512]	; 801ebd0 <__ieee754_pow+0x688>
 801e9d0:	4463      	add	r3, ip
 801e9d2:	eea2 7b06 	vfma.f64	d7, d2, d6
 801e9d6:	ed93 6b00 	vldr	d6, [r3]
 801e9da:	4b99      	ldr	r3, [pc, #612]	; (801ec40 <__ieee754_pow+0x6f8>)
 801e9dc:	ee37 6b06 	vadd.f64	d6, d7, d6
 801e9e0:	449c      	add	ip, r3
 801e9e2:	ed9c 1b00 	vldr	d1, [ip]
 801e9e6:	eeb0 4b46 	vmov.f64	d4, d6
 801e9ea:	ed9f 3b7b 	vldr	d3, [pc, #492]	; 801ebd8 <__ieee754_pow+0x690>
 801e9ee:	ee07 1a90 	vmov	s15, r1
 801e9f2:	eea2 4b03 	vfma.f64	d4, d2, d3
 801e9f6:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801e9fa:	ee34 4b01 	vadd.f64	d4, d4, d1
 801e9fe:	ee34 5b07 	vadd.f64	d5, d4, d7
 801ea02:	ed8d 5b00 	vstr	d5, [sp]
 801ea06:	f8cd 8000 	str.w	r8, [sp]
 801ea0a:	ed9d 4b00 	vldr	d4, [sp]
 801ea0e:	ee34 7b47 	vsub.f64	d7, d4, d7
 801ea12:	ee37 7b41 	vsub.f64	d7, d7, d1
 801ea16:	eea2 7b43 	vfms.f64	d7, d2, d3
 801ea1a:	ee36 7b47 	vsub.f64	d7, d6, d7
 801ea1e:	e6ce      	b.n	801e7be <__ieee754_pow+0x276>
 801ea20:	2300      	movs	r3, #0
 801ea22:	e73a      	b.n	801e89a <__ieee754_pow+0x352>
 801ea24:	2401      	movs	r4, #1
 801ea26:	e74d      	b.n	801e8c4 <__ieee754_pow+0x37c>
 801ea28:	ed9f 4b6d 	vldr	d4, [pc, #436]	; 801ebe0 <__ieee754_pow+0x698>
 801ea2c:	ee35 5b46 	vsub.f64	d5, d5, d6
 801ea30:	ee37 4b04 	vadd.f64	d4, d7, d4
 801ea34:	eeb4 4bc5 	vcmpe.f64	d4, d5
 801ea38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801ea3c:	f73f aeea 	bgt.w	801e814 <__ieee754_pow+0x2cc>
 801ea40:	4a80      	ldr	r2, [pc, #512]	; (801ec44 <__ieee754_pow+0x6fc>)
 801ea42:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801ea46:	4293      	cmp	r3, r2
 801ea48:	f340 808e 	ble.w	801eb68 <__ieee754_pow+0x620>
 801ea4c:	151b      	asrs	r3, r3, #20
 801ea4e:	f2a3 30fe 	subw	r0, r3, #1022	; 0x3fe
 801ea52:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 801ea56:	4103      	asrs	r3, r0
 801ea58:	440b      	add	r3, r1
 801ea5a:	f3c3 520a 	ubfx	r2, r3, #20, #11
 801ea5e:	487a      	ldr	r0, [pc, #488]	; (801ec48 <__ieee754_pow+0x700>)
 801ea60:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 801ea64:	4110      	asrs	r0, r2
 801ea66:	ea23 0500 	bic.w	r5, r3, r0
 801ea6a:	f3c3 0013 	ubfx	r0, r3, #0, #20
 801ea6e:	2400      	movs	r4, #0
 801ea70:	f440 1080 	orr.w	r0, r0, #1048576	; 0x100000
 801ea74:	f1c2 0214 	rsb	r2, r2, #20
 801ea78:	ec45 4b15 	vmov	d5, r4, r5
 801ea7c:	4110      	asrs	r0, r2
 801ea7e:	2900      	cmp	r1, #0
 801ea80:	bfb8      	it	lt
 801ea82:	4240      	neglt	r0, r0
 801ea84:	ee36 6b45 	vsub.f64	d6, d6, d5
 801ea88:	ee36 5b07 	vadd.f64	d5, d6, d7
 801ea8c:	ec53 2b15 	vmov	r2, r3, d5
 801ea90:	2200      	movs	r2, #0
 801ea92:	ec43 2b15 	vmov	d5, r2, r3
 801ea96:	ed9f 4b54 	vldr	d4, [pc, #336]	; 801ebe8 <__ieee754_pow+0x6a0>
 801ea9a:	ee35 6b46 	vsub.f64	d6, d5, d6
 801ea9e:	ee37 6b46 	vsub.f64	d6, d7, d6
 801eaa2:	ed9f 7b53 	vldr	d7, [pc, #332]	; 801ebf0 <__ieee754_pow+0x6a8>
 801eaa6:	ee25 7b07 	vmul.f64	d7, d5, d7
 801eaaa:	eea6 7b04 	vfma.f64	d7, d6, d4
 801eaae:	ed9f 6b52 	vldr	d6, [pc, #328]	; 801ebf8 <__ieee754_pow+0x6b0>
 801eab2:	eeb0 4b47 	vmov.f64	d4, d7
 801eab6:	eea5 4b06 	vfma.f64	d4, d5, d6
 801eaba:	eeb0 3b44 	vmov.f64	d3, d4
 801eabe:	eea5 3b46 	vfms.f64	d3, d5, d6
 801eac2:	ed9f 5b4f 	vldr	d5, [pc, #316]	; 801ec00 <__ieee754_pow+0x6b8>
 801eac6:	ee37 7b43 	vsub.f64	d7, d7, d3
 801eaca:	ee24 6b04 	vmul.f64	d6, d4, d4
 801eace:	ed9f 3b4e 	vldr	d3, [pc, #312]	; 801ec08 <__ieee754_pow+0x6c0>
 801ead2:	eea4 7b07 	vfma.f64	d7, d4, d7
 801ead6:	eea6 3b05 	vfma.f64	d3, d6, d5
 801eada:	ed9f 5b4d 	vldr	d5, [pc, #308]	; 801ec10 <__ieee754_pow+0x6c8>
 801eade:	eea3 5b06 	vfma.f64	d5, d3, d6
 801eae2:	ed9f 3b4d 	vldr	d3, [pc, #308]	; 801ec18 <__ieee754_pow+0x6d0>
 801eae6:	eea5 3b06 	vfma.f64	d3, d5, d6
 801eaea:	ed9f 5b4d 	vldr	d5, [pc, #308]	; 801ec20 <__ieee754_pow+0x6d8>
 801eaee:	eea3 5b06 	vfma.f64	d5, d3, d6
 801eaf2:	eeb0 3b44 	vmov.f64	d3, d4
 801eaf6:	eea5 3b46 	vfms.f64	d3, d5, d6
 801eafa:	eeb0 5b00 	vmov.f64	d5, #0	; 0x40000000  2.0
 801eafe:	eeb0 6b43 	vmov.f64	d6, d3
 801eb02:	ee24 3b03 	vmul.f64	d3, d4, d3
 801eb06:	ee36 5b45 	vsub.f64	d5, d6, d5
 801eb0a:	ee83 6b05 	vdiv.f64	d6, d3, d5
 801eb0e:	ee36 7b47 	vsub.f64	d7, d6, d7
 801eb12:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 801eb16:	ee37 7b44 	vsub.f64	d7, d7, d4
 801eb1a:	ee36 7b47 	vsub.f64	d7, d6, d7
 801eb1e:	ed8d 7b00 	vstr	d7, [sp]
 801eb22:	9901      	ldr	r1, [sp, #4]
 801eb24:	eb01 5100 	add.w	r1, r1, r0, lsl #20
 801eb28:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 801eb2c:	da1e      	bge.n	801eb6c <__ieee754_pow+0x624>
 801eb2e:	eeb0 0b47 	vmov.f64	d0, d7
 801eb32:	f000 f939 	bl	801eda8 <scalbn>
 801eb36:	ee20 7b08 	vmul.f64	d7, d0, d8
 801eb3a:	e56e      	b.n	801e61a <__ieee754_pow+0xd2>
 801eb3c:	4b43      	ldr	r3, [pc, #268]	; (801ec4c <__ieee754_pow+0x704>)
 801eb3e:	f021 4000 	bic.w	r0, r1, #2147483648	; 0x80000000
 801eb42:	4298      	cmp	r0, r3
 801eb44:	f77f af7c 	ble.w	801ea40 <__ieee754_pow+0x4f8>
 801eb48:	4b41      	ldr	r3, [pc, #260]	; (801ec50 <__ieee754_pow+0x708>)
 801eb4a:	440b      	add	r3, r1
 801eb4c:	4313      	orrs	r3, r2
 801eb4e:	d002      	beq.n	801eb56 <__ieee754_pow+0x60e>
 801eb50:	ed9f 7b35 	vldr	d7, [pc, #212]	; 801ec28 <__ieee754_pow+0x6e0>
 801eb54:	e660      	b.n	801e818 <__ieee754_pow+0x2d0>
 801eb56:	ee35 5b46 	vsub.f64	d5, d5, d6
 801eb5a:	eeb4 5bc7 	vcmpe.f64	d5, d7
 801eb5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801eb62:	f6ff af6d 	blt.w	801ea40 <__ieee754_pow+0x4f8>
 801eb66:	e7f3      	b.n	801eb50 <__ieee754_pow+0x608>
 801eb68:	2000      	movs	r0, #0
 801eb6a:	e78d      	b.n	801ea88 <__ieee754_pow+0x540>
 801eb6c:	e9dd 2300 	ldrd	r2, r3, [sp]
 801eb70:	460b      	mov	r3, r1
 801eb72:	ec43 2b10 	vmov	d0, r2, r3
 801eb76:	e7de      	b.n	801eb36 <__ieee754_pow+0x5ee>
 801eb78:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 801eb7c:	e54d      	b.n	801e61a <__ieee754_pow+0xd2>
 801eb7e:	e9cd 6700 	strd	r6, r7, [sp]
 801eb82:	e574      	b.n	801e66e <__ieee754_pow+0x126>
 801eb84:	ed8d 8b00 	vstr	d8, [sp]
 801eb88:	e571      	b.n	801e66e <__ieee754_pow+0x126>
 801eb8a:	4615      	mov	r5, r2
 801eb8c:	e557      	b.n	801e63e <__ieee754_pow+0xf6>
 801eb8e:	bf00      	nop
 801eb90:	00000000 	.word	0x00000000
 801eb94:	43400000 	.word	0x43400000
 801eb98:	4a454eef 	.word	0x4a454eef
 801eb9c:	3fca7e28 	.word	0x3fca7e28
 801eba0:	93c9db65 	.word	0x93c9db65
 801eba4:	3fcd864a 	.word	0x3fcd864a
 801eba8:	a91d4101 	.word	0xa91d4101
 801ebac:	3fd17460 	.word	0x3fd17460
 801ebb0:	518f264d 	.word	0x518f264d
 801ebb4:	3fd55555 	.word	0x3fd55555
 801ebb8:	db6fabff 	.word	0xdb6fabff
 801ebbc:	3fdb6db6 	.word	0x3fdb6db6
 801ebc0:	33333303 	.word	0x33333303
 801ebc4:	3fe33333 	.word	0x3fe33333
 801ebc8:	dc3a03fd 	.word	0xdc3a03fd
 801ebcc:	3feec709 	.word	0x3feec709
 801ebd0:	145b01f5 	.word	0x145b01f5
 801ebd4:	be3e2fe0 	.word	0xbe3e2fe0
 801ebd8:	e0000000 	.word	0xe0000000
 801ebdc:	3feec709 	.word	0x3feec709
 801ebe0:	652b82fe 	.word	0x652b82fe
 801ebe4:	3c971547 	.word	0x3c971547
 801ebe8:	fefa39ef 	.word	0xfefa39ef
 801ebec:	3fe62e42 	.word	0x3fe62e42
 801ebf0:	0ca86c39 	.word	0x0ca86c39
 801ebf4:	be205c61 	.word	0xbe205c61
 801ebf8:	00000000 	.word	0x00000000
 801ebfc:	3fe62e43 	.word	0x3fe62e43
 801ec00:	72bea4d0 	.word	0x72bea4d0
 801ec04:	3e663769 	.word	0x3e663769
 801ec08:	c5d26bf1 	.word	0xc5d26bf1
 801ec0c:	bebbbd41 	.word	0xbebbbd41
 801ec10:	af25de2c 	.word	0xaf25de2c
 801ec14:	3f11566a 	.word	0x3f11566a
 801ec18:	16bebd93 	.word	0x16bebd93
 801ec1c:	bf66c16c 	.word	0xbf66c16c
 801ec20:	5555553e 	.word	0x5555553e
 801ec24:	3fc55555 	.word	0x3fc55555
 801ec28:	c2f8f359 	.word	0xc2f8f359
 801ec2c:	01a56e1f 	.word	0x01a56e1f
 801ec30:	0003988e 	.word	0x0003988e
 801ec34:	000bb679 	.word	0x000bb679
 801ec38:	08024838 	.word	0x08024838
 801ec3c:	08024858 	.word	0x08024858
 801ec40:	08024848 	.word	0x08024848
 801ec44:	3fe00000 	.word	0x3fe00000
 801ec48:	000fffff 	.word	0x000fffff
 801ec4c:	4090cbff 	.word	0x4090cbff
 801ec50:	3f6f3400 	.word	0x3f6f3400

0801ec54 <__ieee754_sqrt>:
 801ec54:	eeb1 0bc0 	vsqrt.f64	d0, d0
 801ec58:	4770      	bx	lr

0801ec5a <fabs>:
 801ec5a:	ec51 0b10 	vmov	r0, r1, d0
 801ec5e:	ee10 2a10 	vmov	r2, s0
 801ec62:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801ec66:	ec43 2b10 	vmov	d0, r2, r3
 801ec6a:	4770      	bx	lr

0801ec6c <finite>:
 801ec6c:	ee10 3a90 	vmov	r3, s1
 801ec70:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 801ec74:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 801ec78:	0fc0      	lsrs	r0, r0, #31
 801ec7a:	4770      	bx	lr

0801ec7c <matherr>:
 801ec7c:	2000      	movs	r0, #0
 801ec7e:	4770      	bx	lr

0801ec80 <nan>:
 801ec80:	ed9f 0b01 	vldr	d0, [pc, #4]	; 801ec88 <nan+0x8>
 801ec84:	4770      	bx	lr
 801ec86:	bf00      	nop
 801ec88:	00000000 	.word	0x00000000
 801ec8c:	7ff80000 	.word	0x7ff80000

0801ec90 <rint>:
 801ec90:	b530      	push	{r4, r5, lr}
 801ec92:	b085      	sub	sp, #20
 801ec94:	ed8d 0b00 	vstr	d0, [sp]
 801ec98:	e9dd 2300 	ldrd	r2, r3, [sp]
 801ec9c:	f3c3 510a 	ubfx	r1, r3, #20, #11
 801eca0:	f2a1 30ff 	subw	r0, r1, #1023	; 0x3ff
 801eca4:	2813      	cmp	r0, #19
 801eca6:	ea4f 74d3 	mov.w	r4, r3, lsr #31
 801ecaa:	dc5a      	bgt.n	801ed62 <rint+0xd2>
 801ecac:	2800      	cmp	r0, #0
 801ecae:	da2f      	bge.n	801ed10 <rint+0x80>
 801ecb0:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 801ecb4:	4311      	orrs	r1, r2
 801ecb6:	d027      	beq.n	801ed08 <rint+0x78>
 801ecb8:	f3c3 0513 	ubfx	r5, r3, #0, #20
 801ecbc:	4315      	orrs	r5, r2
 801ecbe:	426a      	negs	r2, r5
 801ecc0:	432a      	orrs	r2, r5
 801ecc2:	0b12      	lsrs	r2, r2, #12
 801ecc4:	0c5b      	lsrs	r3, r3, #17
 801ecc6:	045b      	lsls	r3, r3, #17
 801ecc8:	f402 2200 	and.w	r2, r2, #524288	; 0x80000
 801eccc:	e9dd 0100 	ldrd	r0, r1, [sp]
 801ecd0:	ea42 0103 	orr.w	r1, r2, r3
 801ecd4:	4b31      	ldr	r3, [pc, #196]	; (801ed9c <rint+0x10c>)
 801ecd6:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801ecda:	ed93 6b00 	vldr	d6, [r3]
 801ecde:	ec41 0b17 	vmov	d7, r0, r1
 801ece2:	ee36 7b07 	vadd.f64	d7, d6, d7
 801ece6:	ed8d 7b02 	vstr	d7, [sp, #8]
 801ecea:	ed9d 7b02 	vldr	d7, [sp, #8]
 801ecee:	ee37 7b46 	vsub.f64	d7, d7, d6
 801ecf2:	ed8d 7b00 	vstr	d7, [sp]
 801ecf6:	9b01      	ldr	r3, [sp, #4]
 801ecf8:	e9dd 0100 	ldrd	r0, r1, [sp]
 801ecfc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801ed00:	ea43 71c4 	orr.w	r1, r3, r4, lsl #31
 801ed04:	e9cd 0100 	strd	r0, r1, [sp]
 801ed08:	ed9d 0b00 	vldr	d0, [sp]
 801ed0c:	b005      	add	sp, #20
 801ed0e:	bd30      	pop	{r4, r5, pc}
 801ed10:	4923      	ldr	r1, [pc, #140]	; (801eda0 <rint+0x110>)
 801ed12:	4101      	asrs	r1, r0
 801ed14:	ea03 0501 	and.w	r5, r3, r1
 801ed18:	4315      	orrs	r5, r2
 801ed1a:	d0f5      	beq.n	801ed08 <rint+0x78>
 801ed1c:	0849      	lsrs	r1, r1, #1
 801ed1e:	ea03 0501 	and.w	r5, r3, r1
 801ed22:	432a      	orrs	r2, r5
 801ed24:	d00b      	beq.n	801ed3e <rint+0xae>
 801ed26:	ea23 0101 	bic.w	r1, r3, r1
 801ed2a:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 801ed2e:	2813      	cmp	r0, #19
 801ed30:	fa43 f300 	asr.w	r3, r3, r0
 801ed34:	bf0c      	ite	eq
 801ed36:	f04f 4200 	moveq.w	r2, #2147483648	; 0x80000000
 801ed3a:	2200      	movne	r2, #0
 801ed3c:	430b      	orrs	r3, r1
 801ed3e:	4619      	mov	r1, r3
 801ed40:	4b16      	ldr	r3, [pc, #88]	; (801ed9c <rint+0x10c>)
 801ed42:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 801ed46:	ed94 6b00 	vldr	d6, [r4]
 801ed4a:	4610      	mov	r0, r2
 801ed4c:	ec41 0b17 	vmov	d7, r0, r1
 801ed50:	ee36 7b07 	vadd.f64	d7, d6, d7
 801ed54:	ed8d 7b02 	vstr	d7, [sp, #8]
 801ed58:	ed9d 7b02 	vldr	d7, [sp, #8]
 801ed5c:	ee37 7b46 	vsub.f64	d7, d7, d6
 801ed60:	e008      	b.n	801ed74 <rint+0xe4>
 801ed62:	2833      	cmp	r0, #51	; 0x33
 801ed64:	dd09      	ble.n	801ed7a <rint+0xea>
 801ed66:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 801ed6a:	d1cd      	bne.n	801ed08 <rint+0x78>
 801ed6c:	ed9d 7b00 	vldr	d7, [sp]
 801ed70:	ee37 7b07 	vadd.f64	d7, d7, d7
 801ed74:	ed8d 7b00 	vstr	d7, [sp]
 801ed78:	e7c6      	b.n	801ed08 <rint+0x78>
 801ed7a:	f2a1 4013 	subw	r0, r1, #1043	; 0x413
 801ed7e:	f04f 31ff 	mov.w	r1, #4294967295
 801ed82:	40c1      	lsrs	r1, r0
 801ed84:	420a      	tst	r2, r1
 801ed86:	d0bf      	beq.n	801ed08 <rint+0x78>
 801ed88:	0849      	lsrs	r1, r1, #1
 801ed8a:	420a      	tst	r2, r1
 801ed8c:	bf1f      	itttt	ne
 801ed8e:	ea22 0101 	bicne.w	r1, r2, r1
 801ed92:	f04f 4280 	movne.w	r2, #1073741824	; 0x40000000
 801ed96:	4102      	asrne	r2, r0
 801ed98:	430a      	orrne	r2, r1
 801ed9a:	e7d0      	b.n	801ed3e <rint+0xae>
 801ed9c:	08024868 	.word	0x08024868
 801eda0:	000fffff 	.word	0x000fffff
 801eda4:	00000000 	.word	0x00000000

0801eda8 <scalbn>:
 801eda8:	b500      	push	{lr}
 801edaa:	ed2d 8b02 	vpush	{d8}
 801edae:	b083      	sub	sp, #12
 801edb0:	ed8d 0b00 	vstr	d0, [sp]
 801edb4:	9b01      	ldr	r3, [sp, #4]
 801edb6:	f3c3 520a 	ubfx	r2, r3, #20, #11
 801edba:	b9a2      	cbnz	r2, 801ede6 <scalbn+0x3e>
 801edbc:	9a00      	ldr	r2, [sp, #0]
 801edbe:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801edc2:	4313      	orrs	r3, r2
 801edc4:	d03a      	beq.n	801ee3c <scalbn+0x94>
 801edc6:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 801ee80 <scalbn+0xd8>
 801edca:	4b35      	ldr	r3, [pc, #212]	; (801eea0 <scalbn+0xf8>)
 801edcc:	ee20 7b07 	vmul.f64	d7, d0, d7
 801edd0:	4298      	cmp	r0, r3
 801edd2:	ed8d 7b00 	vstr	d7, [sp]
 801edd6:	da11      	bge.n	801edfc <scalbn+0x54>
 801edd8:	ed9f 7b2b 	vldr	d7, [pc, #172]	; 801ee88 <scalbn+0xe0>
 801eddc:	ed9d 6b00 	vldr	d6, [sp]
 801ede0:	ee27 7b06 	vmul.f64	d7, d7, d6
 801ede4:	e007      	b.n	801edf6 <scalbn+0x4e>
 801ede6:	f240 71ff 	movw	r1, #2047	; 0x7ff
 801edea:	428a      	cmp	r2, r1
 801edec:	d10a      	bne.n	801ee04 <scalbn+0x5c>
 801edee:	ed9d 7b00 	vldr	d7, [sp]
 801edf2:	ee37 7b07 	vadd.f64	d7, d7, d7
 801edf6:	ed8d 7b00 	vstr	d7, [sp]
 801edfa:	e01f      	b.n	801ee3c <scalbn+0x94>
 801edfc:	9b01      	ldr	r3, [sp, #4]
 801edfe:	f3c3 520a 	ubfx	r2, r3, #20, #11
 801ee02:	3a36      	subs	r2, #54	; 0x36
 801ee04:	4402      	add	r2, r0
 801ee06:	f240 71fe 	movw	r1, #2046	; 0x7fe
 801ee0a:	428a      	cmp	r2, r1
 801ee0c:	dd0a      	ble.n	801ee24 <scalbn+0x7c>
 801ee0e:	ed9f 8b20 	vldr	d8, [pc, #128]	; 801ee90 <scalbn+0xe8>
 801ee12:	eeb0 0b48 	vmov.f64	d0, d8
 801ee16:	ed9d 1b00 	vldr	d1, [sp]
 801ee1a:	f000 f843 	bl	801eea4 <copysign>
 801ee1e:	ee20 7b08 	vmul.f64	d7, d0, d8
 801ee22:	e7e8      	b.n	801edf6 <scalbn+0x4e>
 801ee24:	2a00      	cmp	r2, #0
 801ee26:	dd10      	ble.n	801ee4a <scalbn+0xa2>
 801ee28:	e9dd 0100 	ldrd	r0, r1, [sp]
 801ee2c:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801ee30:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 801ee34:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 801ee38:	e9cd 0100 	strd	r0, r1, [sp]
 801ee3c:	ed9d 0b00 	vldr	d0, [sp]
 801ee40:	b003      	add	sp, #12
 801ee42:	ecbd 8b02 	vpop	{d8}
 801ee46:	f85d fb04 	ldr.w	pc, [sp], #4
 801ee4a:	f112 0f35 	cmn.w	r2, #53	; 0x35
 801ee4e:	da06      	bge.n	801ee5e <scalbn+0xb6>
 801ee50:	f24c 3350 	movw	r3, #50000	; 0xc350
 801ee54:	4298      	cmp	r0, r3
 801ee56:	dcda      	bgt.n	801ee0e <scalbn+0x66>
 801ee58:	ed9f 8b0b 	vldr	d8, [pc, #44]	; 801ee88 <scalbn+0xe0>
 801ee5c:	e7d9      	b.n	801ee12 <scalbn+0x6a>
 801ee5e:	e9dd 0100 	ldrd	r0, r1, [sp]
 801ee62:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801ee66:	3236      	adds	r2, #54	; 0x36
 801ee68:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 801ee6c:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 801ee70:	ec41 0b17 	vmov	d7, r0, r1
 801ee74:	ed9f 6b08 	vldr	d6, [pc, #32]	; 801ee98 <scalbn+0xf0>
 801ee78:	e7b2      	b.n	801ede0 <scalbn+0x38>
 801ee7a:	bf00      	nop
 801ee7c:	f3af 8000 	nop.w
 801ee80:	00000000 	.word	0x00000000
 801ee84:	43500000 	.word	0x43500000
 801ee88:	c2f8f359 	.word	0xc2f8f359
 801ee8c:	01a56e1f 	.word	0x01a56e1f
 801ee90:	8800759c 	.word	0x8800759c
 801ee94:	7e37e43c 	.word	0x7e37e43c
 801ee98:	00000000 	.word	0x00000000
 801ee9c:	3c900000 	.word	0x3c900000
 801eea0:	ffff3cb0 	.word	0xffff3cb0

0801eea4 <copysign>:
 801eea4:	ec51 0b10 	vmov	r0, r1, d0
 801eea8:	ee11 0a90 	vmov	r0, s3
 801eeac:	ee10 2a10 	vmov	r2, s0
 801eeb0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 801eeb4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 801eeb8:	ea41 0300 	orr.w	r3, r1, r0
 801eebc:	ec43 2b10 	vmov	d0, r2, r3
 801eec0:	4770      	bx	lr
	...

0801eec4 <__errno>:
 801eec4:	4b01      	ldr	r3, [pc, #4]	; (801eecc <__errno+0x8>)
 801eec6:	6818      	ldr	r0, [r3, #0]
 801eec8:	4770      	bx	lr
 801eeca:	bf00      	nop
 801eecc:	20000020 	.word	0x20000020

0801eed0 <_init>:
 801eed0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801eed2:	bf00      	nop
 801eed4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801eed6:	bc08      	pop	{r3}
 801eed8:	469e      	mov	lr, r3
 801eeda:	4770      	bx	lr

0801eedc <_fini>:
 801eedc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801eede:	bf00      	nop
 801eee0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801eee2:	bc08      	pop	{r3}
 801eee4:	469e      	mov	lr, r3
 801eee6:	4770      	bx	lr
