"C:/Users/sojayaweera/E155/lab1/fpga/sevensegdisp/source/impl_1/lab1_sj_v1.sv=verilog,work,System Verilog"
