12:52:48 INFO  : Registering command handlers for SDK TCF services
12:52:50 INFO  : Launching XSCT server: xsct.bat -interactive C:\vivado_proj\Embedded_Lab\lab_7\lab_7.sdk\temp_xsdb_launch_script.tcl
12:52:53 INFO  : XSCT server has started successfully.
12:52:54 INFO  : Successfully done setting XSCT server connection channel  
12:52:54 INFO  : Successfully done setting SDK workspace  
12:52:54 INFO  : Processing command line option -hwspec C:/vivado_proj/Embedded_Lab/lab_7/lab_7.sdk/design_1_wrapper.hdf.
10:01:06 INFO  : Registering command handlers for SDK TCF services
10:01:07 INFO  : Launching XSCT server: xsct.bat -interactive C:\vivado_proj\Embedded_Lab\lab_7\lab_7.sdk\temp_xsdb_launch_script.tcl
10:01:10 INFO  : XSCT server has started successfully.
10:01:11 INFO  : Successfully done setting XSCT server connection channel  
10:01:11 INFO  : Successfully done setting SDK workspace  
10:01:11 INFO  : Processing command line option -hwspec C:/vivado_proj/Embedded_Lab/lab_7/lab_7.sdk/design_1_wrapper.hdf.
10:01:11 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
22:13:40 INFO  : Registering command handlers for SDK TCF services
22:13:41 INFO  : Launching XSCT server: xsct.bat -interactive D:\vivado_proj\Embedded_Lab\lab_7\lab_7.sdk\temp_xsdb_launch_script.tcl
22:13:45 INFO  : XSCT server has started successfully.
22:13:48 INFO  : Successfully done setting XSCT server connection channel  
22:13:48 INFO  : Successfully done setting SDK workspace  
22:13:48 INFO  : Processing command line option -hwspec D:/vivado_proj/Embedded_Lab/lab_7/lab_7.sdk/design_1_wrapper.hdf.
15:17:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:17:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
15:17:50 INFO  : FPGA configured successfully with bitstream "D:/vivado_proj/Embedded_Lab/lab_7/lab_7.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:35:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:35:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
15:35:37 INFO  : FPGA configured successfully with bitstream "D:/vivado_proj/Embedded_Lab/lab_7/lab_7.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:43:14 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1554320494282,  Project:1554257494374
15:43:14 INFO  : Project design_1_wrapper_hw_platform_1's source hardware specification located at D:/vivado_proj/Embedded_Lab/lab_7/lab_7.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:43:31 INFO  : Copied contents of D:/vivado_proj/Embedded_Lab/lab_7/lab_7.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_1\system.hdf.
15:43:35 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:43:35 INFO  : Clearing existing target manager status.
15:43:35 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:43:35 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:43:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:43:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
15:43:45 INFO  : FPGA configured successfully with bitstream "D:/vivado_proj/Embedded_Lab/lab_7/lab_7.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
15:49:34 ERROR : Failed to call write_mss 
Reason: ERROR: [Common 17-176] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [D:/vivado_proj/Embedded_Lab/lab_7/lab_7.sdk/lab_7_bsp/system.mss]

15:49:50 ERROR : The Hardware Project referenced by this BSP (lab_7_bsp) was not found in this workspace. As a result, this BSP will not build properly. To fix this error, please import the associated hardware project or recreate a new BSP targeting an existing hardware platform.
15:54:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:54:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
15:54:08 INFO  : FPGA configured successfully with bitstream "D:/vivado_proj/Embedded_Lab/lab_7/lab_7.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
15:54:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
15:54:13 INFO  : 'fpga -state' command is executed.
15:54:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:54:13 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
15:54:13 INFO  : 'jtag frequency' command is executed.
15:54:13 INFO  : Sourcing of 'D:/vivado_proj/Embedded_Lab/lab_7/lab_7.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
15:54:13 INFO  : Context for 'APU' is selected.
15:54:13 INFO  : Hardware design information is loaded from 'D:/vivado_proj/Embedded_Lab/lab_7/lab_7.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
15:54:13 INFO  : 'configparams force-mem-access 1' command is executed.
15:54:13 INFO  : Context for 'APU' is selected.
15:54:13 INFO  : 'stop' command is executed.
15:54:14 INFO  : 'ps7_init' command is executed.
15:54:14 INFO  : 'ps7_post_config' command is executed.
15:54:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:54:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:14 INFO  : The application 'D:/vivado_proj/Embedded_Lab/lab_7/lab_7.sdk/lab_7_updated/Debug/lab_7_updated.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:54:14 INFO  : 'configparams force-mem-access 0' command is executed.
15:54:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/vivado_proj/Embedded_Lab/lab_7/lab_7.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw D:/vivado_proj/Embedded_Lab/lab_7/lab_7.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow D:/vivado_proj/Embedded_Lab/lab_7/lab_7.sdk/lab_7_updated/Debug/lab_7_updated.elf
configparams force-mem-access 0
----------------End of Script----------------

15:54:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:14 INFO  : 'con' command is executed.
15:54:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

15:54:14 INFO  : Disconnected from the channel tcfchan#1.
15:54:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:54:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
15:54:43 INFO  : FPGA configured successfully with bitstream "D:/vivado_proj/Embedded_Lab/lab_7/lab_7.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
15:54:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
15:54:48 INFO  : 'fpga -state' command is executed.
15:54:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:54:49 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
15:54:49 INFO  : 'jtag frequency' command is executed.
15:54:49 INFO  : Sourcing of 'D:/vivado_proj/Embedded_Lab/lab_7/lab_7.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
15:54:49 INFO  : Context for 'APU' is selected.
15:54:49 INFO  : Hardware design information is loaded from 'D:/vivado_proj/Embedded_Lab/lab_7/lab_7.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
15:54:49 INFO  : 'configparams force-mem-access 1' command is executed.
15:54:49 INFO  : Context for 'APU' is selected.
15:54:49 INFO  : 'stop' command is executed.
15:54:50 INFO  : 'ps7_init' command is executed.
15:54:50 INFO  : 'ps7_post_config' command is executed.
15:54:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:54:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:50 INFO  : The application 'D:/vivado_proj/Embedded_Lab/lab_7/lab_7.sdk/lab_7_updated/Debug/lab_7_updated.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:54:50 INFO  : 'configparams force-mem-access 0' command is executed.
15:54:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/vivado_proj/Embedded_Lab/lab_7/lab_7.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw D:/vivado_proj/Embedded_Lab/lab_7/lab_7.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow D:/vivado_proj/Embedded_Lab/lab_7/lab_7.sdk/lab_7_updated/Debug/lab_7_updated.elf
configparams force-mem-access 0
----------------End of Script----------------

15:54:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:51 INFO  : 'con' command is executed.
15:54:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

15:54:51 INFO  : Disconnected from the channel tcfchan#2.
