Analysis & Synthesis report for DE10_LITE_SDRAM_RTL_Test
Sat Jul 29 20:10:32 2023
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |DE10_LITE_SDRAM_RTL_Test|testState
 11. Registers Protected by Synthesis
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component
 18. Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated
 19. Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_rh6:rdptr_g1p
 20. Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_nvb:wrptr_g1p
 21. Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|altsyncram_b681:fifo_ram
 22. Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:rs_brp
 23. Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:rs_bwp
 24. Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp
 25. Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13
 26. Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:ws_brp
 27. Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:ws_bwp
 28. Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp
 29. Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16
 30. Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component
 31. Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated
 32. Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_rh6:rdptr_g1p
 33. Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_nvb:wrptr_g1p
 34. Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|altsyncram_b681:fifo_ram
 35. Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:rs_brp
 36. Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:rs_bwp
 37. Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp
 38. Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13
 39. Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:ws_brp
 40. Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:ws_bwp
 41. Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp
 42. Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16
 43. Parameter Settings for User Entity Instance: Sdram_Control:u1
 44. Parameter Settings for User Entity Instance: Sdram_Control:u1|sdram_pll0:sdram_pll0_inst|altpll:altpll_component
 45. Parameter Settings for User Entity Instance: Sdram_Control:u1|control_interface:control1
 46. Parameter Settings for User Entity Instance: Sdram_Control:u1|command:command1
 47. Parameter Settings for User Entity Instance: Sdram_Control:u1|sdr_data_path:data_path1
 48. Parameter Settings for User Entity Instance: Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component
 49. Parameter Settings for User Entity Instance: Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component
 50. altpll Parameter Settings by Entity Instance
 51. dcfifo Parameter Settings by Entity Instance
 52. Port Connectivity Checks: "Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1"
 53. Port Connectivity Checks: "Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1"
 54. Port Connectivity Checks: "Sdram_Control:u1|sdr_data_path:data_path1"
 55. Port Connectivity Checks: "Sdram_Control:u1|control_interface:control1"
 56. Port Connectivity Checks: "Sdram_Control:u1|sdram_pll0:sdram_pll0_inst"
 57. Port Connectivity Checks: "Sdram_Control:u1"
 58. Post-Synthesis Netlist Statistics for Top Partition
 59. Elapsed Time Per Partition
 60. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Jul 29 20:10:32 2023       ;
; Quartus Prime Version              ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                      ; DE10_LITE_SDRAM_RTL_Test                    ;
; Top-level Entity Name              ; DE10_LITE_SDRAM_RTL_Test                    ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 753                                         ;
;     Total combinational functions  ; 574                                         ;
;     Dedicated logic registers      ; 533                                         ;
; Total registers                    ; 533                                         ;
; Total pins                         ; 149                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 16,384                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                          ;
+------------------------------------------------------------------+--------------------------+--------------------------+
; Option                                                           ; Setting                  ; Default Value            ;
+------------------------------------------------------------------+--------------------------+--------------------------+
; Device                                                           ; 10M50DAF484C7G           ;                          ;
; Top-level entity name                                            ; DE10_LITE_SDRAM_RTL_Test ; DE10_LITE_SDRAM_RTL_Test ;
; Family name                                                      ; MAX 10 FPGA              ; Cyclone V                ;
; Use smart compilation                                            ; Off                      ; Off                      ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                       ; On                       ;
; Enable compact report table                                      ; Off                      ; Off                      ;
; Restructure Multiplexers                                         ; Auto                     ; Auto                     ;
; Create Debugging Nodes for IP Cores                              ; Off                      ; Off                      ;
; Preserve fewer node names                                        ; On                       ; On                       ;
; Intel FPGA IP Evaluation Mode                                    ; Enable                   ; Enable                   ;
; Verilog Version                                                  ; Verilog_2001             ; Verilog_2001             ;
; VHDL Version                                                     ; VHDL_1993                ; VHDL_1993                ;
; State Machine Processing                                         ; Auto                     ; Auto                     ;
; Safe State Machine                                               ; Off                      ; Off                      ;
; Extract Verilog State Machines                                   ; On                       ; On                       ;
; Extract VHDL State Machines                                      ; On                       ; On                       ;
; Ignore Verilog initial constructs                                ; Off                      ; Off                      ;
; Iteration limit for constant Verilog loops                       ; 5000                     ; 5000                     ;
; Iteration limit for non-constant Verilog loops                   ; 250                      ; 250                      ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                       ; On                       ;
; Infer RAMs from Raw Logic                                        ; On                       ; On                       ;
; Parallel Synthesis                                               ; On                       ; On                       ;
; DSP Block Balancing                                              ; Auto                     ; Auto                     ;
; NOT Gate Push-Back                                               ; On                       ; On                       ;
; Power-Up Don't Care                                              ; On                       ; On                       ;
; Remove Redundant Logic Cells                                     ; Off                      ; Off                      ;
; Remove Duplicate Registers                                       ; On                       ; On                       ;
; Ignore CARRY Buffers                                             ; Off                      ; Off                      ;
; Ignore CASCADE Buffers                                           ; Off                      ; Off                      ;
; Ignore GLOBAL Buffers                                            ; Off                      ; Off                      ;
; Ignore ROW GLOBAL Buffers                                        ; Off                      ; Off                      ;
; Ignore LCELL Buffers                                             ; Off                      ; Off                      ;
; Ignore SOFT Buffers                                              ; On                       ; On                       ;
; Limit AHDL Integers to 32 Bits                                   ; Off                      ; Off                      ;
; Optimization Technique                                           ; Balanced                 ; Balanced                 ;
; Carry Chain Length                                               ; 70                       ; 70                       ;
; Auto Carry Chains                                                ; On                       ; On                       ;
; Auto Open-Drain Pins                                             ; On                       ; On                       ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                      ; Off                      ;
; Auto ROM Replacement                                             ; On                       ; On                       ;
; Auto RAM Replacement                                             ; On                       ; On                       ;
; Auto DSP Block Replacement                                       ; On                       ; On                       ;
; Auto Shift Register Replacement                                  ; Auto                     ; Auto                     ;
; Allow Shift Register Merging across Hierarchies                  ; Auto                     ; Auto                     ;
; Auto Clock Enable Replacement                                    ; On                       ; On                       ;
; Strict RAM Replacement                                           ; Off                      ; Off                      ;
; Allow Synchronous Control Signals                                ; On                       ; On                       ;
; Force Use of Synchronous Clear Signals                           ; Off                      ; Off                      ;
; Auto RAM Block Balancing                                         ; On                       ; On                       ;
; Auto RAM to Logic Cell Conversion                                ; Off                      ; Off                      ;
; Auto Resource Sharing                                            ; Off                      ; Off                      ;
; Allow Any RAM Size For Recognition                               ; Off                      ; Off                      ;
; Allow Any ROM Size For Recognition                               ; Off                      ; Off                      ;
; Allow Any Shift Register Size For Recognition                    ; Off                      ; Off                      ;
; Use LogicLock Constraints during Resource Balancing              ; On                       ; On                       ;
; Ignore translate_off and synthesis_off directives                ; Off                      ; Off                      ;
; Timing-Driven Synthesis                                          ; On                       ; On                       ;
; Report Parameter Settings                                        ; On                       ; On                       ;
; Report Source Assignments                                        ; On                       ; On                       ;
; Report Connectivity Checks                                       ; On                       ; On                       ;
; Ignore Maximum Fan-Out Assignments                               ; Off                      ; Off                      ;
; Synchronization Register Chain Length                            ; 2                        ; 2                        ;
; Power Optimization During Synthesis                              ; Normal compilation       ; Normal compilation       ;
; HDL message level                                                ; Level2                   ; Level2                   ;
; Suppress Register Optimization Related Messages                  ; Off                      ; Off                      ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000                     ; 5000                     ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000                     ; 5000                     ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                      ; 100                      ;
; Clock MUX Protection                                             ; On                       ; On                       ;
; Auto Gated Clock Conversion                                      ; Off                      ; Off                      ;
; Block Design Naming                                              ; Auto                     ; Auto                     ;
; SDC constraint protection                                        ; Off                      ; Off                      ;
; Synthesis Effort                                                 ; Auto                     ; Auto                     ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                       ; On                       ;
; Pre-Mapping Resynthesis Optimization                             ; Off                      ; Off                      ;
; Analysis & Synthesis Message Level                               ; Medium                   ; Medium                   ;
; Disable Register Merging Across Hierarchies                      ; Auto                     ; Auto                     ;
; Resource Aware Inference For Block RAM                           ; On                       ; On                       ;
+------------------------------------------------------------------+--------------------------+--------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                            ;
+-------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path    ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                     ; Library ;
+-------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------+---------+
; v/Sdram_Control/Sdram_WR_FIFO.v     ; yes             ; User Wizard-Generated File   ; C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/v/Sdram_Control/Sdram_WR_FIFO.v     ;         ;
; v/Sdram_Control/Sdram_RD_FIFO.v     ; yes             ; User Wizard-Generated File   ; C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/v/Sdram_Control/Sdram_RD_FIFO.v     ;         ;
; v/Sdram_Control/Sdram_Params.h      ; yes             ; User File                    ; C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/v/Sdram_Control/Sdram_Params.h      ;         ;
; v/Sdram_Control/Sdram_Control.v     ; yes             ; User Verilog HDL File        ; C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/v/Sdram_Control/Sdram_Control.v     ;         ;
; v/Sdram_Control/sdr_data_path.v     ; yes             ; User Verilog HDL File        ; C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/v/Sdram_Control/sdr_data_path.v     ;         ;
; v/Sdram_Control/control_interface.v ; yes             ; User Verilog HDL File        ; C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/v/Sdram_Control/control_interface.v ;         ;
; v/Sdram_Control/command.v           ; yes             ; User Verilog HDL File        ; C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/v/Sdram_Control/command.v           ;         ;
; v/sdram_pll0.v                      ; yes             ; User Wizard-Generated File   ; C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/v/sdram_pll0.v                      ;         ;
; de10_lite_sdram_rtl_test.v          ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v          ;         ;
; altpll.tdf                          ; yes             ; Megafunction                 ; d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altpll.tdf                                                                ;         ;
; aglobal191.inc                      ; yes             ; Megafunction                 ; d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/aglobal191.inc                                                            ;         ;
; stratix_pll.inc                     ; yes             ; Megafunction                 ; d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/stratix_pll.inc                                                           ;         ;
; stratixii_pll.inc                   ; yes             ; Megafunction                 ; d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                         ;         ;
; cycloneii_pll.inc                   ; yes             ; Megafunction                 ; d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                         ;         ;
; db/sdram_pll0_altpll.v              ; yes             ; Auto-Generated Megafunction  ; C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/db/sdram_pll0_altpll.v              ;         ;
; dcfifo.tdf                          ; yes             ; Megafunction                 ; d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/dcfifo.tdf                                                                ;         ;
; lpm_counter.inc                     ; yes             ; Megafunction                 ; d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_counter.inc                                                           ;         ;
; lpm_add_sub.inc                     ; yes             ; Megafunction                 ; d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                           ;         ;
; altdpram.inc                        ; yes             ; Megafunction                 ; d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altdpram.inc                                                              ;         ;
; a_graycounter.inc                   ; yes             ; Megafunction                 ; d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_graycounter.inc                                                         ;         ;
; a_fefifo.inc                        ; yes             ; Megafunction                 ; d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_fefifo.inc                                                              ;         ;
; a_gray2bin.inc                      ; yes             ; Megafunction                 ; d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_gray2bin.inc                                                            ;         ;
; dffpipe.inc                         ; yes             ; Megafunction                 ; d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/dffpipe.inc                                                               ;         ;
; alt_sync_fifo.inc                   ; yes             ; Megafunction                 ; d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                         ;         ;
; lpm_compare.inc                     ; yes             ; Megafunction                 ; d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_compare.inc                                                           ;         ;
; altsyncram_fifo.inc                 ; yes             ; Megafunction                 ; d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                       ;         ;
; db/dcfifo_54p1.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/db/dcfifo_54p1.tdf                  ;         ;
; db/a_gray2bin_ssa.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/db/a_gray2bin_ssa.tdf               ;         ;
; db/a_graycounter_rh6.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/db/a_graycounter_rh6.tdf            ;         ;
; db/a_graycounter_nvb.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/db/a_graycounter_nvb.tdf            ;         ;
; db/altsyncram_b681.tdf              ; yes             ; Auto-Generated Megafunction  ; C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/db/altsyncram_b681.tdf              ;         ;
; db/dffpipe_oe9.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/db/dffpipe_oe9.tdf                  ;         ;
; db/alt_synch_pipe_8pl.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/db/alt_synch_pipe_8pl.tdf           ;         ;
; db/dffpipe_pe9.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/db/dffpipe_pe9.tdf                  ;         ;
; db/alt_synch_pipe_9pl.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/db/alt_synch_pipe_9pl.tdf           ;         ;
; db/dffpipe_qe9.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/db/dffpipe_qe9.tdf                  ;         ;
; db/cmpr_di5.tdf                     ; yes             ; Auto-Generated Megafunction  ; C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/db/cmpr_di5.tdf                     ;         ;
+-------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                         ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                 ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 753                                                                                                                   ;
;                                             ;                                                                                                                       ;
; Total combinational functions               ; 574                                                                                                                   ;
; Logic element usage by number of LUT inputs ;                                                                                                                       ;
;     -- 4 input functions                    ; 270                                                                                                                   ;
;     -- 3 input functions                    ; 101                                                                                                                   ;
;     -- <=2 input functions                  ; 203                                                                                                                   ;
;                                             ;                                                                                                                       ;
; Logic elements by mode                      ;                                                                                                                       ;
;     -- normal mode                          ; 429                                                                                                                   ;
;     -- arithmetic mode                      ; 145                                                                                                                   ;
;                                             ;                                                                                                                       ;
; Total registers                             ; 533                                                                                                                   ;
;     -- Dedicated logic registers            ; 533                                                                                                                   ;
;     -- I/O registers                        ; 0                                                                                                                     ;
;                                             ;                                                                                                                       ;
; I/O pins                                    ; 149                                                                                                                   ;
; Total memory bits                           ; 16384                                                                                                                 ;
;                                             ;                                                                                                                       ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                                                     ;
;                                             ;                                                                                                                       ;
; Total PLLs                                  ; 1                                                                                                                     ;
;     -- PLLs                                 ; 1                                                                                                                     ;
;                                             ;                                                                                                                       ;
; Maximum fan-out node                        ; Sdram_Control:u1|sdram_pll0:sdram_pll0_inst|altpll:altpll_component|sdram_pll0_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 395                                                                                                                   ;
; Total fan-out                               ; 4256                                                                                                                  ;
; Average fan-out                             ; 2.89                                                                                                                  ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
; Compilation Hierarchy Node                       ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                      ; Entity Name              ; Library Name ;
+--------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
; |DE10_LITE_SDRAM_RTL_Test                        ; 574 (108)           ; 533 (74)                  ; 16384       ; 0          ; 0            ; 0       ; 0         ; 149  ; 0            ; 0          ; |DE10_LITE_SDRAM_RTL_Test                                                                                                                                                ; DE10_LITE_SDRAM_RTL_Test ; work         ;
;    |Sdram_Control:u1|                            ; 466 (174)           ; 459 (119)                 ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_RTL_Test|Sdram_Control:u1                                                                                                                               ; Sdram_Control            ; work         ;
;       |Sdram_RD_FIFO:read_fifo1|                 ; 82 (0)              ; 116 (0)                   ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1                                                                                                      ; Sdram_RD_FIFO            ; work         ;
;          |dcfifo:dcfifo_component|               ; 82 (0)              ; 116 (0)                   ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component                                                                              ; dcfifo                   ; work         ;
;             |dcfifo_54p1:auto_generated|         ; 82 (15)             ; 116 (30)                  ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated                                                   ; dcfifo_54p1              ; work         ;
;                |a_gray2bin_ssa:wrptr_g_gray2bin| ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_gray2bin_ssa:wrptr_g_gray2bin                   ; a_gray2bin_ssa           ; work         ;
;                |a_gray2bin_ssa:ws_dgrp_gray2bin| ; 9 (9)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_gray2bin_ssa:ws_dgrp_gray2bin                   ; a_gray2bin_ssa           ; work         ;
;                |a_graycounter_nvb:wrptr_g1p|     ; 19 (19)             ; 14 (14)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_nvb:wrptr_g1p                       ; a_graycounter_nvb        ; work         ;
;                |a_graycounter_rh6:rdptr_g1p|     ; 19 (19)             ; 14 (14)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_rh6:rdptr_g1p                       ; a_graycounter_rh6        ; work         ;
;                |alt_synch_pipe_8pl:rs_dgwp|      ; 0 (0)               ; 20 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp                        ; alt_synch_pipe_8pl       ; work         ;
;                   |dffpipe_pe9:dffpipe13|        ; 0 (0)               ; 20 (20)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13  ; dffpipe_pe9              ; work         ;
;                |alt_synch_pipe_9pl:ws_dgrp|      ; 0 (0)               ; 20 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp                        ; alt_synch_pipe_9pl       ; work         ;
;                   |dffpipe_qe9:dffpipe16|        ; 0 (0)               ; 20 (20)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16  ; dffpipe_qe9              ; work         ;
;                |altsyncram_b681:fifo_ram|        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|altsyncram_b681:fifo_ram                          ; altsyncram_b681          ; work         ;
;                |cmpr_di5:rdempty_eq_comp|        ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|cmpr_di5:rdempty_eq_comp                          ; cmpr_di5                 ; work         ;
;                |cmpr_di5:wrfull_eq_comp|         ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|cmpr_di5:wrfull_eq_comp                           ; cmpr_di5                 ; work         ;
;                |dffpipe_oe9:ws_brp|              ; 0 (0)               ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:ws_brp                                ; dffpipe_oe9              ; work         ;
;                |dffpipe_oe9:ws_bwp|              ; 0 (0)               ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:ws_bwp                                ; dffpipe_oe9              ; work         ;
;       |Sdram_WR_FIFO:write_fifo1|                ; 83 (0)              ; 116 (0)                   ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1                                                                                                     ; Sdram_WR_FIFO            ; work         ;
;          |dcfifo:dcfifo_component|               ; 83 (0)              ; 116 (0)                   ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component                                                                             ; dcfifo                   ; work         ;
;             |dcfifo_54p1:auto_generated|         ; 83 (15)             ; 116 (30)                  ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated                                                  ; dcfifo_54p1              ; work         ;
;                |a_gray2bin_ssa:rdptr_g_gray2bin| ; 9 (9)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_gray2bin_ssa:rdptr_g_gray2bin                  ; a_gray2bin_ssa           ; work         ;
;                |a_gray2bin_ssa:rs_dgwp_gray2bin| ; 9 (9)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_gray2bin_ssa:rs_dgwp_gray2bin                  ; a_gray2bin_ssa           ; work         ;
;                |a_graycounter_nvb:wrptr_g1p|     ; 19 (19)             ; 14 (14)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_nvb:wrptr_g1p                      ; a_graycounter_nvb        ; work         ;
;                |a_graycounter_rh6:rdptr_g1p|     ; 19 (19)             ; 14 (14)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_rh6:rdptr_g1p                      ; a_graycounter_rh6        ; work         ;
;                |alt_synch_pipe_8pl:rs_dgwp|      ; 0 (0)               ; 20 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp                       ; alt_synch_pipe_8pl       ; work         ;
;                   |dffpipe_pe9:dffpipe13|        ; 0 (0)               ; 20 (20)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13 ; dffpipe_pe9              ; work         ;
;                |alt_synch_pipe_9pl:ws_dgrp|      ; 0 (0)               ; 20 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp                       ; alt_synch_pipe_9pl       ; work         ;
;                   |dffpipe_qe9:dffpipe16|        ; 0 (0)               ; 20 (20)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16 ; dffpipe_qe9              ; work         ;
;                |altsyncram_b681:fifo_ram|        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|altsyncram_b681:fifo_ram                         ; altsyncram_b681          ; work         ;
;                |cmpr_di5:rdempty_eq_comp|        ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|cmpr_di5:rdempty_eq_comp                         ; cmpr_di5                 ; work         ;
;                |cmpr_di5:wrfull_eq_comp|         ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|cmpr_di5:wrfull_eq_comp                          ; cmpr_di5                 ; work         ;
;                |dffpipe_oe9:rs_brp|              ; 0 (0)               ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:rs_brp                               ; dffpipe_oe9              ; work         ;
;                |dffpipe_oe9:rs_bwp|              ; 0 (0)               ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:rs_bwp                               ; dffpipe_oe9              ; work         ;
;       |command:command1|                         ; 63 (63)             ; 49 (49)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_RTL_Test|Sdram_Control:u1|command:command1                                                                                                              ; command                  ; work         ;
;       |control_interface:control1|               ; 64 (64)             ; 59 (59)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_RTL_Test|Sdram_Control:u1|control_interface:control1                                                                                                    ; control_interface        ; work         ;
;       |sdram_pll0:sdram_pll0_inst|               ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_RTL_Test|Sdram_Control:u1|sdram_pll0:sdram_pll0_inst                                                                                                    ; sdram_pll0               ; work         ;
;          |altpll:altpll_component|               ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_RTL_Test|Sdram_Control:u1|sdram_pll0:sdram_pll0_inst|altpll:altpll_component                                                                            ; altpll                   ; work         ;
;             |sdram_pll0_altpll:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_RTL_Test|Sdram_Control:u1|sdram_pll0:sdram_pll0_inst|altpll:altpll_component|sdram_pll0_altpll:auto_generated                                           ; sdram_pll0_altpll        ; work         ;
+--------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|altsyncram_b681:fifo_ram|ALTSYNCRAM  ; M9K  ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192 ; None ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|altsyncram_b681:fifo_ram|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192 ; None ;
+-----------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                   ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------+---------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                       ; IP Include File                 ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------+---------------------------------+
; Altera ; FIFO         ; 16.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1   ; v/Sdram_Control/Sdram_RD_FIFO.v ;
; Altera ; ALTPLL       ; 16.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_RTL_Test|Sdram_Control:u1|sdram_pll0:sdram_pll0_inst ; v/sdram_pll0.v                  ;
; Altera ; FIFO         ; 16.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1  ; v/Sdram_Control/Sdram_WR_FIFO.v ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------+---------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_LITE_SDRAM_RTL_Test|testState                                                                         ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; Name            ; testState.00101 ; testState.00100 ; testState.00011 ; testState.00010 ; testState.00001 ; testState.00000 ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; testState.00000 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ;
; testState.00001 ; 0               ; 0               ; 0               ; 0               ; 1               ; 1               ;
; testState.00010 ; 0               ; 0               ; 0               ; 1               ; 0               ; 1               ;
; testState.00011 ; 0               ; 0               ; 1               ; 0               ; 0               ; 1               ;
; testState.00100 ; 0               ; 1               ; 0               ; 0               ; 0               ; 1               ;
; testState.00101 ; 1               ; 0               ; 0               ; 0               ; 0               ; 1               ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                             ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1]  ; yes                                                              ; yes                                        ;
; Total number of protected registers is 80                                                                                                                 ;                                                                  ;                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+
; Register name                                                                                                               ; Reason for Removal                                               ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+
; writedata[0,2..5,7,8,10..13,15]                                                                                             ; Stuck at GND due to stuck port data_in                           ;
; readAddress[0,1,3,6..8,10,11,13..24]                                                                                        ; Stuck at GND due to stuck port data_in                           ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[9]  ; Lost fanout                                                      ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[9]  ; Lost fanout                                                      ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[9] ; Lost fanout                                                      ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[9] ; Lost fanout                                                      ;
; Sdram_Control:u1|mRD                                                                                                        ; Merged with Sdram_Control:u1|RD_MASK                             ;
; Sdram_Control:u1|rWR_ADDR[0..5]                                                                                             ; Merged with Sdram_Control:u1|rWR_ADDR[6]                         ;
; Sdram_Control:u1|rRD_ADDR[0,1,3]                                                                                            ; Merged with Sdram_Control:u1|rRD_ADDR[6]                         ;
; Sdram_Control:u1|WR_MASK                                                                                                    ; Merged with Sdram_Control:u1|mWR                                 ;
; Sdram_Control:u1|mLENGTH[0..6]                                                                                              ; Merged with Sdram_Control:u1|mLENGTH[8]                          ;
; Sdram_Control:u1|command:command1|CKE                                                                                       ; Merged with Sdram_Control:u1|command:command1|CS_N[0]            ;
; Sdram_Control:u1|mADDR[0,1,3]                                                                                               ; Merged with Sdram_Control:u1|mADDR[6]                            ;
; Sdram_Control:u1|control_interface:control1|SADDR[0,1,3]                                                                    ; Merged with Sdram_Control:u1|control_interface:control1|SADDR[6] ;
; Sdram_Control:u1|control_interface:control1|SADDR[4,5]                                                                      ; Merged with Sdram_Control:u1|control_interface:control1|SADDR[2] ;
; Sdram_Control:u1|mADDR[4,5]                                                                                                 ; Merged with Sdram_Control:u1|mADDR[2]                            ;
; writedata[1,6,9]                                                                                                            ; Merged with writedata[14]                                        ;
; Sdram_Control:u1|rRD_ADDR[4,5]                                                                                              ; Merged with Sdram_Control:u1|rRD_ADDR[2]                         ;
; readAddress[2,4,5,9]                                                                                                        ; Merged with readAddress[12]                                      ;
; Sdram_Control:u1|rWR_ADDR[6]                                                                                                ; Stuck at GND due to stuck port data_in                           ;
; Sdram_Control:u1|mLENGTH[8]                                                                                                 ; Stuck at GND due to stuck port data_in                           ;
; Sdram_Control:u1|rRD_ADDR[6]                                                                                                ; Stuck at GND due to stuck port data_in                           ;
; Sdram_Control:u1|mADDR[6]                                                                                                   ; Stuck at GND due to stuck port data_in                           ;
; Sdram_Control:u1|control_interface:control1|SADDR[6]                                                                        ; Stuck at GND due to stuck port data_in                           ;
; testState~8                                                                                                                 ; Lost fanout                                                      ;
; testState~9                                                                                                                 ; Lost fanout                                                      ;
; testState~10                                                                                                                ; Lost fanout                                                      ;
; testState~11                                                                                                                ; Lost fanout                                                      ;
; testState~12                                                                                                                ; Lost fanout                                                      ;
; selectedValue[3]                                                                                                            ; Lost fanout                                                      ;
; Total Number of Removed Registers = 85                                                                                      ;                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                ;
+------------------------------+---------------------------+---------------------------------------------------------------------------------+
; Register name                ; Reason for Removal        ; Registers Removed due to This Register                                          ;
+------------------------------+---------------------------+---------------------------------------------------------------------------------+
; Sdram_Control:u1|rWR_ADDR[6] ; Stuck at GND              ; Sdram_Control:u1|mADDR[6], Sdram_Control:u1|control_interface:control1|SADDR[6] ;
;                              ; due to stuck port data_in ;                                                                                 ;
; readAddress[6]               ; Stuck at GND              ; Sdram_Control:u1|rRD_ADDR[6]                                                    ;
;                              ; due to stuck port data_in ;                                                                                 ;
+------------------------------+---------------------------+---------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 533   ;
; Number of registers using Synchronous Clear  ; 59    ;
; Number of registers using Synchronous Load   ; 22    ;
; Number of registers using Asynchronous Clear ; 168   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 141   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                    ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------+---------+
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_rh6:rdptr_g1p|counter5a0 ; 7       ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_nvb:wrptr_g1p|counter8a0  ; 6       ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_nvb:wrptr_g1p|counter8a0 ; 6       ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_rh6:rdptr_g1p|parity6    ; 4       ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_rh6:rdptr_g1p|counter5a0  ; 7       ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_nvb:wrptr_g1p|parity9     ; 4       ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_nvb:wrptr_g1p|parity9    ; 4       ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_rh6:rdptr_g1p|parity6     ; 4       ;
; Total number of inverted registers = 8                                                                                               ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_SDRAM_RTL_Test|Sdram_Control:u1|command:command1|BA[0]              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_SDRAM_RTL_Test|Sdram_Control:u1|control_interface:control1|timer[6] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_SDRAM_RTL_Test|Sdram_Control:u1|command:command1|command_done       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_SDRAM_RTL_Test|Sdram_Control:u1|mADDR[6]                            ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |DE10_LITE_SDRAM_RTL_Test|Sdram_Control:u1|mADDR[21]                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_SDRAM_RTL_Test|Sdram_Control:u1|command:command1|SA[12]             ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_SDRAM_RTL_Test|Sdram_Control:u1|command:command1|SA[2]              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE10_LITE_SDRAM_RTL_Test|Sdram_Control:u1|command:command1|rp_done            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE10_LITE_SDRAM_RTL_Test|Sdram_Control:u1|CMD[0]                              ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE10_LITE_SDRAM_RTL_Test|Sdram_Control:u1|ST[4]                               ;
; 9:1                ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |DE10_LITE_SDRAM_RTL_Test|testState                                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |DE10_LITE_SDRAM_RTL_Test|testState                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------------------------+
; Assignment                      ; Value ; From ; To                                       ;
+---------------------------------+-------+------+------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                        ;
+---------------------------------+-------+------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated ;
+---------------------------------------+-------+------+---------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                            ;
+---------------------------------------+-------+------+---------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                             ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                       ;
+---------------------------------------+-------+------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_rh6:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                               ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                          ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_nvb:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                               ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                          ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|altsyncram_b681:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                     ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                      ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                     ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                      ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                     ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                      ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                     ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                      ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------+
; Assignment                      ; Value ; From ; To                                      ;
+---------------------------------+-------+------+-----------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                       ;
+---------------------------------+-------+------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                           ;
+---------------------------------------+-------+------+--------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                            ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                            ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                            ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                            ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                      ;
+---------------------------------------+-------+------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_rh6:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                              ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                         ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_nvb:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                              ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                         ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|altsyncram_b681:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                    ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                     ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                    ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                     ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                    ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                     ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                    ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                     ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u1 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                       ;
; REF_PER        ; 1024  ; Signed Integer                       ;
; SC_CL          ; 3     ; Signed Integer                       ;
; SC_RCD         ; 3     ; Signed Integer                       ;
; SC_RRD         ; 7     ; Signed Integer                       ;
; SC_PM          ; 1     ; Signed Integer                       ;
; SC_BL          ; 1     ; Signed Integer                       ;
; SDR_BL         ; 111   ; Unsigned Binary                      ;
; SDR_BT         ; 0     ; Unsigned Binary                      ;
; SDR_CL         ; 011   ; Unsigned Binary                      ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u1|sdram_pll0:sdram_pll0_inst|altpll:altpll_component ;
+-------------------------------+------------------------------+---------------------------------------------------+
; Parameter Name                ; Value                        ; Type                                              ;
+-------------------------------+------------------------------+---------------------------------------------------+
; OPERATION_MODE                ; NORMAL                       ; Untyped                                           ;
; PLL_TYPE                      ; AUTO                         ; Untyped                                           ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=sdram_pll0 ; Untyped                                           ;
; QUALIFY_CONF_DONE             ; OFF                          ; Untyped                                           ;
; COMPENSATE_CLOCK              ; CLK0                         ; Untyped                                           ;
; SCAN_CHAIN                    ; LONG                         ; Untyped                                           ;
; PRIMARY_CLOCK                 ; INCLK0                       ; Untyped                                           ;
; INCLK0_INPUT_FREQUENCY        ; 20000                        ; Signed Integer                                    ;
; INCLK1_INPUT_FREQUENCY        ; 0                            ; Untyped                                           ;
; GATE_LOCK_SIGNAL              ; NO                           ; Untyped                                           ;
; GATE_LOCK_COUNTER             ; 0                            ; Untyped                                           ;
; LOCK_HIGH                     ; 1                            ; Untyped                                           ;
; LOCK_LOW                      ; 1                            ; Untyped                                           ;
; VALID_LOCK_MULTIPLIER         ; 1                            ; Untyped                                           ;
; INVALID_LOCK_MULTIPLIER       ; 5                            ; Untyped                                           ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                          ; Untyped                                           ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                          ; Untyped                                           ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                          ; Untyped                                           ;
; SKIP_VCO                      ; OFF                          ; Untyped                                           ;
; SWITCH_OVER_COUNTER           ; 0                            ; Untyped                                           ;
; SWITCH_OVER_TYPE              ; AUTO                         ; Untyped                                           ;
; FEEDBACK_SOURCE               ; EXTCLK0                      ; Untyped                                           ;
; BANDWIDTH                     ; 0                            ; Untyped                                           ;
; BANDWIDTH_TYPE                ; AUTO                         ; Untyped                                           ;
; SPREAD_FREQUENCY              ; 0                            ; Untyped                                           ;
; DOWN_SPREAD                   ; 0                            ; Untyped                                           ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                          ; Untyped                                           ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                          ; Untyped                                           ;
; CLK9_MULTIPLY_BY              ; 0                            ; Untyped                                           ;
; CLK8_MULTIPLY_BY              ; 0                            ; Untyped                                           ;
; CLK7_MULTIPLY_BY              ; 0                            ; Untyped                                           ;
; CLK6_MULTIPLY_BY              ; 0                            ; Untyped                                           ;
; CLK5_MULTIPLY_BY              ; 1                            ; Untyped                                           ;
; CLK4_MULTIPLY_BY              ; 1                            ; Untyped                                           ;
; CLK3_MULTIPLY_BY              ; 1                            ; Untyped                                           ;
; CLK2_MULTIPLY_BY              ; 1                            ; Untyped                                           ;
; CLK1_MULTIPLY_BY              ; 2                            ; Signed Integer                                    ;
; CLK0_MULTIPLY_BY              ; 2                            ; Signed Integer                                    ;
; CLK9_DIVIDE_BY                ; 0                            ; Untyped                                           ;
; CLK8_DIVIDE_BY                ; 0                            ; Untyped                                           ;
; CLK7_DIVIDE_BY                ; 0                            ; Untyped                                           ;
; CLK6_DIVIDE_BY                ; 0                            ; Untyped                                           ;
; CLK5_DIVIDE_BY                ; 1                            ; Untyped                                           ;
; CLK4_DIVIDE_BY                ; 1                            ; Untyped                                           ;
; CLK3_DIVIDE_BY                ; 1                            ; Untyped                                           ;
; CLK2_DIVIDE_BY                ; 1                            ; Untyped                                           ;
; CLK1_DIVIDE_BY                ; 1                            ; Signed Integer                                    ;
; CLK0_DIVIDE_BY                ; 1                            ; Signed Integer                                    ;
; CLK9_PHASE_SHIFT              ; 0                            ; Untyped                                           ;
; CLK8_PHASE_SHIFT              ; 0                            ; Untyped                                           ;
; CLK7_PHASE_SHIFT              ; 0                            ; Untyped                                           ;
; CLK6_PHASE_SHIFT              ; 0                            ; Untyped                                           ;
; CLK5_PHASE_SHIFT              ; 0                            ; Untyped                                           ;
; CLK4_PHASE_SHIFT              ; 0                            ; Untyped                                           ;
; CLK3_PHASE_SHIFT              ; 0                            ; Untyped                                           ;
; CLK2_PHASE_SHIFT              ; 0                            ; Untyped                                           ;
; CLK1_PHASE_SHIFT              ; -3000                        ; Untyped                                           ;
; CLK0_PHASE_SHIFT              ; 0                            ; Untyped                                           ;
; CLK5_TIME_DELAY               ; 0                            ; Untyped                                           ;
; CLK4_TIME_DELAY               ; 0                            ; Untyped                                           ;
; CLK3_TIME_DELAY               ; 0                            ; Untyped                                           ;
; CLK2_TIME_DELAY               ; 0                            ; Untyped                                           ;
; CLK1_TIME_DELAY               ; 0                            ; Untyped                                           ;
; CLK0_TIME_DELAY               ; 0                            ; Untyped                                           ;
; CLK9_DUTY_CYCLE               ; 50                           ; Untyped                                           ;
; CLK8_DUTY_CYCLE               ; 50                           ; Untyped                                           ;
; CLK7_DUTY_CYCLE               ; 50                           ; Untyped                                           ;
; CLK6_DUTY_CYCLE               ; 50                           ; Untyped                                           ;
; CLK5_DUTY_CYCLE               ; 50                           ; Untyped                                           ;
; CLK4_DUTY_CYCLE               ; 50                           ; Untyped                                           ;
; CLK3_DUTY_CYCLE               ; 50                           ; Untyped                                           ;
; CLK2_DUTY_CYCLE               ; 50                           ; Untyped                                           ;
; CLK1_DUTY_CYCLE               ; 50                           ; Signed Integer                                    ;
; CLK0_DUTY_CYCLE               ; 50                           ; Signed Integer                                    ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                           ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                           ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                           ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                           ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                           ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                           ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                           ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                           ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                           ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                           ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                           ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                           ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                           ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                           ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                           ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                           ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                           ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                           ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                           ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                           ;
; LOCK_WINDOW_UI                ;  0.05                        ; Untyped                                           ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                       ; Untyped                                           ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                       ; Untyped                                           ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                       ; Untyped                                           ;
; DPA_MULTIPLY_BY               ; 0                            ; Untyped                                           ;
; DPA_DIVIDE_BY                 ; 1                            ; Untyped                                           ;
; DPA_DIVIDER                   ; 0                            ; Untyped                                           ;
; EXTCLK3_MULTIPLY_BY           ; 1                            ; Untyped                                           ;
; EXTCLK2_MULTIPLY_BY           ; 1                            ; Untyped                                           ;
; EXTCLK1_MULTIPLY_BY           ; 1                            ; Untyped                                           ;
; EXTCLK0_MULTIPLY_BY           ; 1                            ; Untyped                                           ;
; EXTCLK3_DIVIDE_BY             ; 1                            ; Untyped                                           ;
; EXTCLK2_DIVIDE_BY             ; 1                            ; Untyped                                           ;
; EXTCLK1_DIVIDE_BY             ; 1                            ; Untyped                                           ;
; EXTCLK0_DIVIDE_BY             ; 1                            ; Untyped                                           ;
; EXTCLK3_PHASE_SHIFT           ; 0                            ; Untyped                                           ;
; EXTCLK2_PHASE_SHIFT           ; 0                            ; Untyped                                           ;
; EXTCLK1_PHASE_SHIFT           ; 0                            ; Untyped                                           ;
; EXTCLK0_PHASE_SHIFT           ; 0                            ; Untyped                                           ;
; EXTCLK3_TIME_DELAY            ; 0                            ; Untyped                                           ;
; EXTCLK2_TIME_DELAY            ; 0                            ; Untyped                                           ;
; EXTCLK1_TIME_DELAY            ; 0                            ; Untyped                                           ;
; EXTCLK0_TIME_DELAY            ; 0                            ; Untyped                                           ;
; EXTCLK3_DUTY_CYCLE            ; 50                           ; Untyped                                           ;
; EXTCLK2_DUTY_CYCLE            ; 50                           ; Untyped                                           ;
; EXTCLK1_DUTY_CYCLE            ; 50                           ; Untyped                                           ;
; EXTCLK0_DUTY_CYCLE            ; 50                           ; Untyped                                           ;
; VCO_MULTIPLY_BY               ; 0                            ; Untyped                                           ;
; VCO_DIVIDE_BY                 ; 0                            ; Untyped                                           ;
; SCLKOUT0_PHASE_SHIFT          ; 0                            ; Untyped                                           ;
; SCLKOUT1_PHASE_SHIFT          ; 0                            ; Untyped                                           ;
; VCO_MIN                       ; 0                            ; Untyped                                           ;
; VCO_MAX                       ; 0                            ; Untyped                                           ;
; VCO_CENTER                    ; 0                            ; Untyped                                           ;
; PFD_MIN                       ; 0                            ; Untyped                                           ;
; PFD_MAX                       ; 0                            ; Untyped                                           ;
; M_INITIAL                     ; 0                            ; Untyped                                           ;
; M                             ; 0                            ; Untyped                                           ;
; N                             ; 1                            ; Untyped                                           ;
; M2                            ; 1                            ; Untyped                                           ;
; N2                            ; 1                            ; Untyped                                           ;
; SS                            ; 1                            ; Untyped                                           ;
; C0_HIGH                       ; 0                            ; Untyped                                           ;
; C1_HIGH                       ; 0                            ; Untyped                                           ;
; C2_HIGH                       ; 0                            ; Untyped                                           ;
; C3_HIGH                       ; 0                            ; Untyped                                           ;
; C4_HIGH                       ; 0                            ; Untyped                                           ;
; C5_HIGH                       ; 0                            ; Untyped                                           ;
; C6_HIGH                       ; 0                            ; Untyped                                           ;
; C7_HIGH                       ; 0                            ; Untyped                                           ;
; C8_HIGH                       ; 0                            ; Untyped                                           ;
; C9_HIGH                       ; 0                            ; Untyped                                           ;
; C0_LOW                        ; 0                            ; Untyped                                           ;
; C1_LOW                        ; 0                            ; Untyped                                           ;
; C2_LOW                        ; 0                            ; Untyped                                           ;
; C3_LOW                        ; 0                            ; Untyped                                           ;
; C4_LOW                        ; 0                            ; Untyped                                           ;
; C5_LOW                        ; 0                            ; Untyped                                           ;
; C6_LOW                        ; 0                            ; Untyped                                           ;
; C7_LOW                        ; 0                            ; Untyped                                           ;
; C8_LOW                        ; 0                            ; Untyped                                           ;
; C9_LOW                        ; 0                            ; Untyped                                           ;
; C0_INITIAL                    ; 0                            ; Untyped                                           ;
; C1_INITIAL                    ; 0                            ; Untyped                                           ;
; C2_INITIAL                    ; 0                            ; Untyped                                           ;
; C3_INITIAL                    ; 0                            ; Untyped                                           ;
; C4_INITIAL                    ; 0                            ; Untyped                                           ;
; C5_INITIAL                    ; 0                            ; Untyped                                           ;
; C6_INITIAL                    ; 0                            ; Untyped                                           ;
; C7_INITIAL                    ; 0                            ; Untyped                                           ;
; C8_INITIAL                    ; 0                            ; Untyped                                           ;
; C9_INITIAL                    ; 0                            ; Untyped                                           ;
; C0_MODE                       ; BYPASS                       ; Untyped                                           ;
; C1_MODE                       ; BYPASS                       ; Untyped                                           ;
; C2_MODE                       ; BYPASS                       ; Untyped                                           ;
; C3_MODE                       ; BYPASS                       ; Untyped                                           ;
; C4_MODE                       ; BYPASS                       ; Untyped                                           ;
; C5_MODE                       ; BYPASS                       ; Untyped                                           ;
; C6_MODE                       ; BYPASS                       ; Untyped                                           ;
; C7_MODE                       ; BYPASS                       ; Untyped                                           ;
; C8_MODE                       ; BYPASS                       ; Untyped                                           ;
; C9_MODE                       ; BYPASS                       ; Untyped                                           ;
; C0_PH                         ; 0                            ; Untyped                                           ;
; C1_PH                         ; 0                            ; Untyped                                           ;
; C2_PH                         ; 0                            ; Untyped                                           ;
; C3_PH                         ; 0                            ; Untyped                                           ;
; C4_PH                         ; 0                            ; Untyped                                           ;
; C5_PH                         ; 0                            ; Untyped                                           ;
; C6_PH                         ; 0                            ; Untyped                                           ;
; C7_PH                         ; 0                            ; Untyped                                           ;
; C8_PH                         ; 0                            ; Untyped                                           ;
; C9_PH                         ; 0                            ; Untyped                                           ;
; L0_HIGH                       ; 1                            ; Untyped                                           ;
; L1_HIGH                       ; 1                            ; Untyped                                           ;
; G0_HIGH                       ; 1                            ; Untyped                                           ;
; G1_HIGH                       ; 1                            ; Untyped                                           ;
; G2_HIGH                       ; 1                            ; Untyped                                           ;
; G3_HIGH                       ; 1                            ; Untyped                                           ;
; E0_HIGH                       ; 1                            ; Untyped                                           ;
; E1_HIGH                       ; 1                            ; Untyped                                           ;
; E2_HIGH                       ; 1                            ; Untyped                                           ;
; E3_HIGH                       ; 1                            ; Untyped                                           ;
; L0_LOW                        ; 1                            ; Untyped                                           ;
; L1_LOW                        ; 1                            ; Untyped                                           ;
; G0_LOW                        ; 1                            ; Untyped                                           ;
; G1_LOW                        ; 1                            ; Untyped                                           ;
; G2_LOW                        ; 1                            ; Untyped                                           ;
; G3_LOW                        ; 1                            ; Untyped                                           ;
; E0_LOW                        ; 1                            ; Untyped                                           ;
; E1_LOW                        ; 1                            ; Untyped                                           ;
; E2_LOW                        ; 1                            ; Untyped                                           ;
; E3_LOW                        ; 1                            ; Untyped                                           ;
; L0_INITIAL                    ; 1                            ; Untyped                                           ;
; L1_INITIAL                    ; 1                            ; Untyped                                           ;
; G0_INITIAL                    ; 1                            ; Untyped                                           ;
; G1_INITIAL                    ; 1                            ; Untyped                                           ;
; G2_INITIAL                    ; 1                            ; Untyped                                           ;
; G3_INITIAL                    ; 1                            ; Untyped                                           ;
; E0_INITIAL                    ; 1                            ; Untyped                                           ;
; E1_INITIAL                    ; 1                            ; Untyped                                           ;
; E2_INITIAL                    ; 1                            ; Untyped                                           ;
; E3_INITIAL                    ; 1                            ; Untyped                                           ;
; L0_MODE                       ; BYPASS                       ; Untyped                                           ;
; L1_MODE                       ; BYPASS                       ; Untyped                                           ;
; G0_MODE                       ; BYPASS                       ; Untyped                                           ;
; G1_MODE                       ; BYPASS                       ; Untyped                                           ;
; G2_MODE                       ; BYPASS                       ; Untyped                                           ;
; G3_MODE                       ; BYPASS                       ; Untyped                                           ;
; E0_MODE                       ; BYPASS                       ; Untyped                                           ;
; E1_MODE                       ; BYPASS                       ; Untyped                                           ;
; E2_MODE                       ; BYPASS                       ; Untyped                                           ;
; E3_MODE                       ; BYPASS                       ; Untyped                                           ;
; L0_PH                         ; 0                            ; Untyped                                           ;
; L1_PH                         ; 0                            ; Untyped                                           ;
; G0_PH                         ; 0                            ; Untyped                                           ;
; G1_PH                         ; 0                            ; Untyped                                           ;
; G2_PH                         ; 0                            ; Untyped                                           ;
; G3_PH                         ; 0                            ; Untyped                                           ;
; E0_PH                         ; 0                            ; Untyped                                           ;
; E1_PH                         ; 0                            ; Untyped                                           ;
; E2_PH                         ; 0                            ; Untyped                                           ;
; E3_PH                         ; 0                            ; Untyped                                           ;
; M_PH                          ; 0                            ; Untyped                                           ;
; C1_USE_CASC_IN                ; OFF                          ; Untyped                                           ;
; C2_USE_CASC_IN                ; OFF                          ; Untyped                                           ;
; C3_USE_CASC_IN                ; OFF                          ; Untyped                                           ;
; C4_USE_CASC_IN                ; OFF                          ; Untyped                                           ;
; C5_USE_CASC_IN                ; OFF                          ; Untyped                                           ;
; C6_USE_CASC_IN                ; OFF                          ; Untyped                                           ;
; C7_USE_CASC_IN                ; OFF                          ; Untyped                                           ;
; C8_USE_CASC_IN                ; OFF                          ; Untyped                                           ;
; C9_USE_CASC_IN                ; OFF                          ; Untyped                                           ;
; CLK0_COUNTER                  ; G0                           ; Untyped                                           ;
; CLK1_COUNTER                  ; G0                           ; Untyped                                           ;
; CLK2_COUNTER                  ; G0                           ; Untyped                                           ;
; CLK3_COUNTER                  ; G0                           ; Untyped                                           ;
; CLK4_COUNTER                  ; G0                           ; Untyped                                           ;
; CLK5_COUNTER                  ; G0                           ; Untyped                                           ;
; CLK6_COUNTER                  ; E0                           ; Untyped                                           ;
; CLK7_COUNTER                  ; E1                           ; Untyped                                           ;
; CLK8_COUNTER                  ; E2                           ; Untyped                                           ;
; CLK9_COUNTER                  ; E3                           ; Untyped                                           ;
; L0_TIME_DELAY                 ; 0                            ; Untyped                                           ;
; L1_TIME_DELAY                 ; 0                            ; Untyped                                           ;
; G0_TIME_DELAY                 ; 0                            ; Untyped                                           ;
; G1_TIME_DELAY                 ; 0                            ; Untyped                                           ;
; G2_TIME_DELAY                 ; 0                            ; Untyped                                           ;
; G3_TIME_DELAY                 ; 0                            ; Untyped                                           ;
; E0_TIME_DELAY                 ; 0                            ; Untyped                                           ;
; E1_TIME_DELAY                 ; 0                            ; Untyped                                           ;
; E2_TIME_DELAY                 ; 0                            ; Untyped                                           ;
; E3_TIME_DELAY                 ; 0                            ; Untyped                                           ;
; M_TIME_DELAY                  ; 0                            ; Untyped                                           ;
; N_TIME_DELAY                  ; 0                            ; Untyped                                           ;
; EXTCLK3_COUNTER               ; E3                           ; Untyped                                           ;
; EXTCLK2_COUNTER               ; E2                           ; Untyped                                           ;
; EXTCLK1_COUNTER               ; E1                           ; Untyped                                           ;
; EXTCLK0_COUNTER               ; E0                           ; Untyped                                           ;
; ENABLE0_COUNTER               ; L0                           ; Untyped                                           ;
; ENABLE1_COUNTER               ; L0                           ; Untyped                                           ;
; CHARGE_PUMP_CURRENT           ; 2                            ; Untyped                                           ;
; LOOP_FILTER_R                 ;  1.000000                    ; Untyped                                           ;
; LOOP_FILTER_C                 ; 5                            ; Untyped                                           ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                         ; Untyped                                           ;
; LOOP_FILTER_R_BITS            ; 9999                         ; Untyped                                           ;
; LOOP_FILTER_C_BITS            ; 9999                         ; Untyped                                           ;
; VCO_POST_SCALE                ; 0                            ; Untyped                                           ;
; CLK2_OUTPUT_FREQUENCY         ; 0                            ; Untyped                                           ;
; CLK1_OUTPUT_FREQUENCY         ; 0                            ; Untyped                                           ;
; CLK0_OUTPUT_FREQUENCY         ; 0                            ; Untyped                                           ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                       ; Untyped                                           ;
; PORT_CLKENA0                  ; PORT_UNUSED                  ; Untyped                                           ;
; PORT_CLKENA1                  ; PORT_UNUSED                  ; Untyped                                           ;
; PORT_CLKENA2                  ; PORT_UNUSED                  ; Untyped                                           ;
; PORT_CLKENA3                  ; PORT_UNUSED                  ; Untyped                                           ;
; PORT_CLKENA4                  ; PORT_UNUSED                  ; Untyped                                           ;
; PORT_CLKENA5                  ; PORT_UNUSED                  ; Untyped                                           ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY            ; Untyped                                           ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY            ; Untyped                                           ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY            ; Untyped                                           ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY            ; Untyped                                           ;
; PORT_EXTCLK0                  ; PORT_UNUSED                  ; Untyped                                           ;
; PORT_EXTCLK1                  ; PORT_UNUSED                  ; Untyped                                           ;
; PORT_EXTCLK2                  ; PORT_UNUSED                  ; Untyped                                           ;
; PORT_EXTCLK3                  ; PORT_UNUSED                  ; Untyped                                           ;
; PORT_CLKBAD0                  ; PORT_UNUSED                  ; Untyped                                           ;
; PORT_CLKBAD1                  ; PORT_UNUSED                  ; Untyped                                           ;
; PORT_CLK0                     ; PORT_USED                    ; Untyped                                           ;
; PORT_CLK1                     ; PORT_USED                    ; Untyped                                           ;
; PORT_CLK2                     ; PORT_UNUSED                  ; Untyped                                           ;
; PORT_CLK3                     ; PORT_UNUSED                  ; Untyped                                           ;
; PORT_CLK4                     ; PORT_UNUSED                  ; Untyped                                           ;
; PORT_CLK5                     ; PORT_UNUSED                  ; Untyped                                           ;
; PORT_CLK6                     ; PORT_UNUSED                  ; Untyped                                           ;
; PORT_CLK7                     ; PORT_UNUSED                  ; Untyped                                           ;
; PORT_CLK8                     ; PORT_UNUSED                  ; Untyped                                           ;
; PORT_CLK9                     ; PORT_UNUSED                  ; Untyped                                           ;
; PORT_SCANDATA                 ; PORT_UNUSED                  ; Untyped                                           ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                  ; Untyped                                           ;
; PORT_SCANDONE                 ; PORT_UNUSED                  ; Untyped                                           ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY            ; Untyped                                           ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY            ; Untyped                                           ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                  ; Untyped                                           ;
; PORT_CLKLOSS                  ; PORT_UNUSED                  ; Untyped                                           ;
; PORT_INCLK1                   ; PORT_UNUSED                  ; Untyped                                           ;
; PORT_INCLK0                   ; PORT_USED                    ; Untyped                                           ;
; PORT_FBIN                     ; PORT_UNUSED                  ; Untyped                                           ;
; PORT_PLLENA                   ; PORT_UNUSED                  ; Untyped                                           ;
; PORT_CLKSWITCH                ; PORT_UNUSED                  ; Untyped                                           ;
; PORT_ARESET                   ; PORT_USED                    ; Untyped                                           ;
; PORT_PFDENA                   ; PORT_UNUSED                  ; Untyped                                           ;
; PORT_SCANCLK                  ; PORT_UNUSED                  ; Untyped                                           ;
; PORT_SCANACLR                 ; PORT_UNUSED                  ; Untyped                                           ;
; PORT_SCANREAD                 ; PORT_UNUSED                  ; Untyped                                           ;
; PORT_SCANWRITE                ; PORT_UNUSED                  ; Untyped                                           ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY            ; Untyped                                           ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY            ; Untyped                                           ;
; PORT_LOCKED                   ; PORT_USED                    ; Untyped                                           ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                  ; Untyped                                           ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY            ; Untyped                                           ;
; PORT_PHASEDONE                ; PORT_UNUSED                  ; Untyped                                           ;
; PORT_PHASESTEP                ; PORT_UNUSED                  ; Untyped                                           ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                  ; Untyped                                           ;
; PORT_SCANCLKENA               ; PORT_UNUSED                  ; Untyped                                           ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                  ; Untyped                                           ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY            ; Untyped                                           ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY            ; Untyped                                           ;
; M_TEST_SOURCE                 ; 5                            ; Untyped                                           ;
; C0_TEST_SOURCE                ; 5                            ; Untyped                                           ;
; C1_TEST_SOURCE                ; 5                            ; Untyped                                           ;
; C2_TEST_SOURCE                ; 5                            ; Untyped                                           ;
; C3_TEST_SOURCE                ; 5                            ; Untyped                                           ;
; C4_TEST_SOURCE                ; 5                            ; Untyped                                           ;
; C5_TEST_SOURCE                ; 5                            ; Untyped                                           ;
; C6_TEST_SOURCE                ; 5                            ; Untyped                                           ;
; C7_TEST_SOURCE                ; 5                            ; Untyped                                           ;
; C8_TEST_SOURCE                ; 5                            ; Untyped                                           ;
; C9_TEST_SOURCE                ; 5                            ; Untyped                                           ;
; CBXI_PARAMETER                ; sdram_pll0_altpll            ; Untyped                                           ;
; VCO_FREQUENCY_CONTROL         ; AUTO                         ; Untyped                                           ;
; VCO_PHASE_SHIFT_STEP          ; 0                            ; Untyped                                           ;
; WIDTH_CLOCK                   ; 5                            ; Signed Integer                                    ;
; WIDTH_PHASECOUNTERSELECT      ; 4                            ; Untyped                                           ;
; USING_FBMIMICBIDIR_PORT       ; OFF                          ; Untyped                                           ;
; DEVICE_FAMILY                 ; MAX 10                       ; Untyped                                           ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                       ; Untyped                                           ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                          ; Untyped                                           ;
; AUTO_CARRY_CHAINS             ; ON                           ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS          ; OFF                          ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS           ; ON                           ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS        ; OFF                          ; IGNORE_CASCADE                                    ;
+-------------------------------+------------------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u1|control_interface:control1 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                  ;
; REF_PER        ; 1024  ; Signed Integer                                                  ;
; SC_CL          ; 3     ; Signed Integer                                                  ;
; SC_RCD         ; 3     ; Signed Integer                                                  ;
; SC_RRD         ; 7     ; Signed Integer                                                  ;
; SC_PM          ; 1     ; Signed Integer                                                  ;
; SC_BL          ; 1     ; Signed Integer                                                  ;
; SDR_BL         ; 111   ; Unsigned Binary                                                 ;
; SDR_BT         ; 0     ; Unsigned Binary                                                 ;
; SDR_CL         ; 011   ; Unsigned Binary                                                 ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u1|command:command1 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                        ;
; REF_PER        ; 1024  ; Signed Integer                                        ;
; SC_CL          ; 3     ; Signed Integer                                        ;
; SC_RCD         ; 3     ; Signed Integer                                        ;
; SC_RRD         ; 7     ; Signed Integer                                        ;
; SC_PM          ; 1     ; Signed Integer                                        ;
; SC_BL          ; 1     ; Signed Integer                                        ;
; SDR_BL         ; 111   ; Unsigned Binary                                       ;
; SDR_BT         ; 0     ; Unsigned Binary                                       ;
; SDR_CL         ; 011   ; Unsigned Binary                                       ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u1|sdr_data_path:data_path1 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                ;
; REF_PER        ; 1024  ; Signed Integer                                                ;
; SC_CL          ; 3     ; Signed Integer                                                ;
; SC_RCD         ; 3     ; Signed Integer                                                ;
; SC_RRD         ; 7     ; Signed Integer                                                ;
; SC_PM          ; 1     ; Signed Integer                                                ;
; SC_BL          ; 1     ; Signed Integer                                                ;
; SDR_BL         ; 111   ; Unsigned Binary                                               ;
; SDR_BT         ; 0     ; Unsigned Binary                                               ;
; SDR_CL         ; 011   ; Unsigned Binary                                               ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                    ;
+-------------------------+-------------+-------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                          ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                          ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                          ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                          ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                 ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                 ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                 ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                 ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                 ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                 ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                          ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                          ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                 ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                 ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                 ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                 ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                 ;
; CBXI_PARAMETER          ; dcfifo_54p1 ; Untyped                                                                 ;
+-------------------------+-------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component ;
+-------------------------+-------------+------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                   ;
+-------------------------+-------------+------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                         ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                         ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                         ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                         ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                         ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                ;
; CBXI_PARAMETER          ; dcfifo_54p1 ; Untyped                                                                ;
+-------------------------+-------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                        ;
+-------------------------------+---------------------------------------------------------------------+
; Name                          ; Value                                                               ;
+-------------------------------+---------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                   ;
; Entity Instance               ; Sdram_Control:u1|sdram_pll0:sdram_pll0_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                              ;
;     -- PLL_TYPE               ; AUTO                                                                ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                              ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                               ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                   ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                   ;
;     -- VCO_DIVIDE_BY          ; 0                                                                   ;
+-------------------------------+---------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                    ;
+----------------------------+--------------------------------------------------------------------+
; Name                       ; Value                                                              ;
+----------------------------+--------------------------------------------------------------------+
; Number of entity instances ; 2                                                                  ;
; Entity Instance            ; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                         ;
;     -- LPM_WIDTH           ; 16                                                                 ;
;     -- LPM_NUMWORDS        ; 512                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                ;
;     -- USE_EAB             ; ON                                                                 ;
; Entity Instance            ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                         ;
;     -- LPM_WIDTH           ; 16                                                                 ;
;     -- LPM_NUMWORDS        ; 512                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                ;
;     -- USE_EAB             ; ON                                                                 ;
+----------------------------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1"                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; wrfull  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1"                                                                                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u1|sdr_data_path:data_path1"                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; DM   ; Input  ; Info     ; Stuck at GND                                                                        ;
; DQM  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u1|control_interface:control1"                                                                                                    ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; CMD      ; Input ; Warning  ; Input port expression (2 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "CMD[2..2]" will be connected to GND.  ;
; INIT_ACK ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u1|sdram_pll0:sdram_pll0_inst" ;
+--------+--------+----------+--------------------------------------------+
; Port   ; Type   ; Severity ; Details                                    ;
+--------+--------+----------+--------------------------------------------+
; areset ; Input  ; Info     ; Explicitly unconnected                     ;
; locked ; Output ; Info     ; Explicitly unconnected                     ;
+--------+--------+----------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u1"                                                                                                                                                                             ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WR_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (25 bits) it drives.  The 7 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR_ADDR[24..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR_MAX_ADDR     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR_LENGTH[6..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR_LENGTH[8]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR_LENGTH[7]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR_LOAD         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR_LOAD[-1]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD_MAX_ADDR     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD_LENGTH[6..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD_LENGTH[8]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD_LENGTH[7]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD_LOAD         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD_LOAD[-1]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; CS_N            ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "CS_N[1..1]" have no fanouts                                                            ;
; CLK             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WR_FULL         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WR_USE          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD_EMPTY        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD_USE          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 149                         ;
; cycloneiii_ff         ; 533                         ;
;     CLR               ; 69                          ;
;     CLR SCLR          ; 7                           ;
;     CLR SLD           ; 16                          ;
;     ENA               ; 65                          ;
;     ENA CLR           ; 58                          ;
;     ENA CLR SCLR      ; 18                          ;
;     SCLR              ; 34                          ;
;     SLD               ; 6                           ;
;     plain             ; 260                         ;
; cycloneiii_io_obuf    ; 35                          ;
; cycloneiii_lcell_comb ; 580                         ;
;     arith             ; 145                         ;
;         2 data inputs ; 127                         ;
;         3 data inputs ; 18                          ;
;     normal            ; 435                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 23                          ;
;         2 data inputs ; 57                          ;
;         3 data inputs ; 83                          ;
;         4 data inputs ; 270                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 3.10                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Sat Jul 29 20:10:22 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_SDRAM_RTL_Test -c DE10_LITE_SDRAM_RTL_Test
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file v/sdram_control/sdram_wr_fifo.v
    Info (12023): Found entity 1: Sdram_WR_FIFO File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/v/Sdram_Control/Sdram_WR_FIFO.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file v/sdram_control/sdram_rd_fifo.v
    Info (12023): Found entity 1: Sdram_RD_FIFO File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/v/Sdram_Control/Sdram_RD_FIFO.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file v/sdram_control/sdram_control.v
    Info (12023): Found entity 1: Sdram_Control File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/v/Sdram_Control/Sdram_Control.v Line: 1
Warning (10229): Verilog HDL Expression warning at sdr_data_path.v(26): truncated literal to match 1 bits File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/v/Sdram_Control/sdr_data_path.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file v/sdram_control/sdr_data_path.v
    Info (12023): Found entity 1: sdr_data_path File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/v/Sdram_Control/sdr_data_path.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/sdram_control/control_interface.v
    Info (12023): Found entity 1: control_interface File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/v/Sdram_Control/control_interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/sdram_control/command.v
    Info (12023): Found entity 1: command File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/v/Sdram_Control/command.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/rw_test.v
    Info (12023): Found entity 1: RW_Test File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/v/RW_Test.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/pll_test.v
    Info (12023): Found entity 1: pll_test File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/v/pll_test.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file v/sdram_pll0.v
    Info (12023): Found entity 1: sdram_pll0 File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/v/sdram_pll0.v Line: 40
Warning (12125): Using design file de10_lite_sdram_rtl_test.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DE10_LITE_SDRAM_RTL_Test File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v Line: 6
Info (12127): Elaborating entity "DE10_LITE_SDRAM_RTL_Test" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at de10_lite_sdram_rtl_test.v(75): object "writeAddress" assigned a value but never read File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v Line: 75
Warning (10036): Verilog HDL or VHDL warning at de10_lite_sdram_rtl_test.v(127): object "writeButton" assigned a value but never read File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v Line: 127
Warning (10036): Verilog HDL or VHDL warning at de10_lite_sdram_rtl_test.v(248): object "hexNibbles" assigned a value but never read File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v Line: 248
Warning (10036): Verilog HDL or VHDL warning at de10_lite_sdram_rtl_test.v(258): object "segmentOutputs" assigned a value but never read File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v Line: 258
Warning (10230): Verilog HDL assignment warning at de10_lite_sdram_rtl_test.v(222): truncated value with size 33 to match size of target (24) File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v Line: 222
Warning (10230): Verilog HDL assignment warning at de10_lite_sdram_rtl_test.v(238): truncated value with size 33 to match size of target (24) File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v Line: 238
Warning (10230): Verilog HDL assignment warning at de10_lite_sdram_rtl_test.v(308): truncated value with size 32 to match size of target (27) File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v Line: 308
Warning (10230): Verilog HDL assignment warning at de10_lite_sdram_rtl_test.v(313): truncated value with size 32 to match size of target (4) File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v Line: 313
Warning (10034): Output port "LEDR" at de10_lite_sdram_rtl_test.v(38) has no driver File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v Line: 38
Warning (10034): Output port "VGA_B" at de10_lite_sdram_rtl_test.v(44) has no driver File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v Line: 44
Warning (10034): Output port "VGA_G" at de10_lite_sdram_rtl_test.v(45) has no driver File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v Line: 45
Warning (10034): Output port "VGA_R" at de10_lite_sdram_rtl_test.v(47) has no driver File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v Line: 47
Warning (10034): Output port "VGA_HS" at de10_lite_sdram_rtl_test.v(46) has no driver File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v Line: 46
Warning (10034): Output port "VGA_VS" at de10_lite_sdram_rtl_test.v(48) has no driver File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v Line: 48
Warning (10034): Output port "GSENSOR_CS_N" at de10_lite_sdram_rtl_test.v(51) has no driver File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v Line: 51
Warning (10034): Output port "GSENSOR_SCLK" at de10_lite_sdram_rtl_test.v(53) has no driver File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v Line: 53
Info (12128): Elaborating entity "Sdram_Control" for hierarchy "Sdram_Control:u1" File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v Line: 113
Warning (10230): Verilog HDL assignment warning at Sdram_Control.v(313): truncated value with size 32 to match size of target (10) File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/v/Sdram_Control/Sdram_Control.v Line: 313
Info (12128): Elaborating entity "sdram_pll0" for hierarchy "Sdram_Control:u1|sdram_pll0:sdram_pll0_inst" File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/v/Sdram_Control/Sdram_Control.v Line: 153
Info (12128): Elaborating entity "altpll" for hierarchy "Sdram_Control:u1|sdram_pll0:sdram_pll0_inst|altpll:altpll_component" File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/v/sdram_pll0.v Line: 108
Info (12130): Elaborated megafunction instantiation "Sdram_Control:u1|sdram_pll0:sdram_pll0_inst|altpll:altpll_component" File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/v/sdram_pll0.v Line: 108
Info (12133): Instantiated megafunction "Sdram_Control:u1|sdram_pll0:sdram_pll0_inst|altpll:altpll_component" with the following parameter: File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/v/sdram_pll0.v Line: 108
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "-3000"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=sdram_pll0"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/sdram_pll0_altpll.v
    Info (12023): Found entity 1: sdram_pll0_altpll File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/db/sdram_pll0_altpll.v Line: 31
Info (12128): Elaborating entity "sdram_pll0_altpll" for hierarchy "Sdram_Control:u1|sdram_pll0:sdram_pll0_inst|altpll:altpll_component|sdram_pll0_altpll:auto_generated" File: d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "control_interface" for hierarchy "Sdram_Control:u1|control_interface:control1" File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/v/Sdram_Control/Sdram_Control.v Line: 172
Warning (10230): Verilog HDL assignment warning at control_interface.v(120): truncated value with size 32 to match size of target (16) File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/v/Sdram_Control/control_interface.v Line: 120
Warning (10230): Verilog HDL assignment warning at control_interface.v(125): truncated value with size 32 to match size of target (16) File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/v/Sdram_Control/control_interface.v Line: 125
Warning (10230): Verilog HDL assignment warning at control_interface.v(150): truncated value with size 32 to match size of target (16) File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/v/Sdram_Control/control_interface.v Line: 150
Info (12128): Elaborating entity "command" for hierarchy "Sdram_Control:u1|command:command1" File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/v/Sdram_Control/Sdram_Control.v Line: 198
Warning (10240): Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable "oe_shift", which holds its previous value in one or more paths through the always construct File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/v/Sdram_Control/command.v Line: 239
Warning (10240): Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable "oe1", which holds its previous value in one or more paths through the always construct File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/v/Sdram_Control/command.v Line: 239
Warning (10240): Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable "oe2", which holds its previous value in one or more paths through the always construct File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/v/Sdram_Control/command.v Line: 239
Info (12128): Elaborating entity "sdr_data_path" for hierarchy "Sdram_Control:u1|sdr_data_path:data_path1" File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/v/Sdram_Control/Sdram_Control.v Line: 207
Warning (10230): Verilog HDL assignment warning at sdr_data_path.v(26): truncated value with size 32 to match size of target (2) File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/v/Sdram_Control/sdr_data_path.v Line: 26
Info (12128): Elaborating entity "Sdram_WR_FIFO" for hierarchy "Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1" File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/v/Sdram_Control/Sdram_Control.v Line: 220
Info (12128): Elaborating entity "dcfifo" for hierarchy "Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component" File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/v/Sdram_Control/Sdram_WR_FIFO.v Line: 97
Info (12130): Elaborated megafunction instantiation "Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component" File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/v/Sdram_Control/Sdram_WR_FIFO.v Line: 97
Info (12133): Instantiated megafunction "Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component" with the following parameter: File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/v/Sdram_Control/Sdram_WR_FIFO.v Line: 97
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_54p1.tdf
    Info (12023): Found entity 1: dcfifo_54p1 File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/db/dcfifo_54p1.tdf Line: 41
Info (12128): Elaborating entity "dcfifo_54p1" for hierarchy "Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated" File: d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_ssa.tdf
    Info (12023): Found entity 1: a_gray2bin_ssa File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/db/a_gray2bin_ssa.tdf Line: 23
Info (12128): Elaborating entity "a_gray2bin_ssa" for hierarchy "Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_gray2bin_ssa:rdptr_g_gray2bin" File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/db/dcfifo_54p1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_rh6.tdf
    Info (12023): Found entity 1: a_graycounter_rh6 File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/db/a_graycounter_rh6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_rh6" for hierarchy "Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_rh6:rdptr_g1p" File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/db/dcfifo_54p1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_nvb.tdf
    Info (12023): Found entity 1: a_graycounter_nvb File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/db/a_graycounter_nvb.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_nvb" for hierarchy "Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_nvb:wrptr_g1p" File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/db/dcfifo_54p1.tdf Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b681.tdf
    Info (12023): Found entity 1: altsyncram_b681 File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/db/altsyncram_b681.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_b681" for hierarchy "Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|altsyncram_b681:fifo_ram" File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/db/dcfifo_54p1.tdf Line: 62
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf
    Info (12023): Found entity 1: dffpipe_oe9 File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/db/dffpipe_oe9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_oe9" for hierarchy "Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:rs_brp" File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/db/dcfifo_54p1.tdf Line: 69
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8pl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_8pl File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/db/alt_synch_pipe_8pl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_8pl" for hierarchy "Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp" File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/db/dcfifo_54p1.tdf Line: 71
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9 File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/db/dffpipe_pe9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13" File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/db/alt_synch_pipe_8pl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_9pl File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/db/alt_synch_pipe_9pl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_9pl" for hierarchy "Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp" File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/db/dcfifo_54p1.tdf Line: 74
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9 File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/db/dffpipe_qe9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16" File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/db/alt_synch_pipe_9pl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_di5.tdf
    Info (12023): Found entity 1: cmpr_di5 File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/db/cmpr_di5.tdf Line: 23
Info (12128): Elaborating entity "cmpr_di5" for hierarchy "Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|cmpr_di5:rdempty_eq_comp" File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/db/dcfifo_54p1.tdf Line: 81
Info (12128): Elaborating entity "Sdram_RD_FIFO" for hierarchy "Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1" File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/v/Sdram_Control/Sdram_Control.v Line: 246
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GSENSOR_SDI" has no driver File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v Line: 54
    Warning (13040): bidirectional pin "GSENSOR_SDO" has no driver File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v Line: 55
    Warning (13040): bidirectional pin "ARDUINO_IO[0]" has no driver File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v Line: 58
    Warning (13040): bidirectional pin "ARDUINO_IO[1]" has no driver File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v Line: 58
    Warning (13040): bidirectional pin "ARDUINO_IO[2]" has no driver File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v Line: 58
    Warning (13040): bidirectional pin "ARDUINO_IO[3]" has no driver File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v Line: 58
    Warning (13040): bidirectional pin "ARDUINO_IO[4]" has no driver File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v Line: 58
    Warning (13040): bidirectional pin "ARDUINO_IO[5]" has no driver File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v Line: 58
    Warning (13040): bidirectional pin "ARDUINO_IO[6]" has no driver File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v Line: 58
    Warning (13040): bidirectional pin "ARDUINO_IO[7]" has no driver File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v Line: 58
    Warning (13040): bidirectional pin "ARDUINO_IO[8]" has no driver File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v Line: 58
    Warning (13040): bidirectional pin "ARDUINO_IO[9]" has no driver File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v Line: 58
    Warning (13040): bidirectional pin "ARDUINO_IO[10]" has no driver File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v Line: 58
    Warning (13040): bidirectional pin "ARDUINO_IO[11]" has no driver File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v Line: 58
    Warning (13040): bidirectional pin "ARDUINO_IO[12]" has no driver File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v Line: 58
    Warning (13040): bidirectional pin "ARDUINO_IO[13]" has no driver File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v Line: 58
    Warning (13040): bidirectional pin "ARDUINO_IO[14]" has no driver File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v Line: 58
    Warning (13040): bidirectional pin "ARDUINO_IO[15]" has no driver File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v Line: 58
    Warning (13040): bidirectional pin "ARDUINO_RESET_N" has no driver File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v Line: 60
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "Sdram_Control:u1|rRD_ADDR[2]" is converted into an equivalent circuit using register "Sdram_Control:u1|rRD_ADDR[2]~_emulated" and latch "Sdram_Control:u1|rRD_ADDR[2]~1" File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/v/Sdram_Control/Sdram_Control.v Line: 361
    Warning (13310): Register "Sdram_Control:u1|rRD_ADDR[12]" is converted into an equivalent circuit using register "Sdram_Control:u1|rRD_ADDR[12]~_emulated" and latch "Sdram_Control:u1|rRD_ADDR[2]~1" File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/v/Sdram_Control/Sdram_Control.v Line: 361
    Warning (13310): Register "Sdram_Control:u1|rRD_ADDR[9]" is converted into an equivalent circuit using register "Sdram_Control:u1|rRD_ADDR[9]~_emulated" and latch "Sdram_Control:u1|rRD_ADDR[2]~1" File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/v/Sdram_Control/Sdram_Control.v Line: 361
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[5]" is stuck at VCC File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v Line: 27
    Warning (13410): Pin "HEX0[7]" is stuck at GND File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v Line: 27
    Warning (13410): Pin "HEX1[5]" is stuck at VCC File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v Line: 28
    Warning (13410): Pin "HEX1[7]" is stuck at GND File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v Line: 28
    Warning (13410): Pin "HEX2[5]" is stuck at VCC File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v Line: 29
    Warning (13410): Pin "HEX2[7]" is stuck at GND File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v Line: 29
    Warning (13410): Pin "HEX3[5]" is stuck at VCC File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v Line: 30
    Warning (13410): Pin "HEX3[7]" is stuck at GND File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v Line: 30
    Warning (13410): Pin "HEX4[5]" is stuck at VCC File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v Line: 31
    Warning (13410): Pin "HEX4[7]" is stuck at GND File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v Line: 31
    Warning (13410): Pin "HEX5[5]" is stuck at VCC File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v Line: 32
    Warning (13410): Pin "HEX5[7]" is stuck at GND File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v Line: 32
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v Line: 38
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v Line: 38
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v Line: 38
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v Line: 38
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v Line: 38
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v Line: 38
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v Line: 38
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v Line: 38
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v Line: 38
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v Line: 38
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v Line: 44
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v Line: 44
    Warning (13410): Pin "VGA_B[2]" is stuck at GND File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v Line: 44
    Warning (13410): Pin "VGA_B[3]" is stuck at GND File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v Line: 44
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v Line: 45
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v Line: 45
    Warning (13410): Pin "VGA_G[2]" is stuck at GND File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v Line: 45
    Warning (13410): Pin "VGA_G[3]" is stuck at GND File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v Line: 45
    Warning (13410): Pin "VGA_HS" is stuck at GND File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v Line: 46
    Warning (13410): Pin "VGA_R[0]" is stuck at GND File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v Line: 47
    Warning (13410): Pin "VGA_R[1]" is stuck at GND File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v Line: 47
    Warning (13410): Pin "VGA_R[2]" is stuck at GND File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v Line: 47
    Warning (13410): Pin "VGA_R[3]" is stuck at GND File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v Line: 47
    Warning (13410): Pin "VGA_VS" is stuck at GND File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v Line: 48
    Warning (13410): Pin "GSENSOR_CS_N" is stuck at GND File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v Line: 51
    Warning (13410): Pin "GSENSOR_SCLK" is stuck at GND File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v Line: 53
Info (286030): Timing-Driven Synthesis is running
Info (17049): 10 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 15 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_CLK_10" File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v Line: 9
    Warning (15610): No output dependent on input pin "MAX10_CLK2_50" File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v Line: 11
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v Line: 35
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v Line: 41
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v Line: 41
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v Line: 41
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v Line: 41
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v Line: 41
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v Line: 41
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v Line: 41
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v Line: 41
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v Line: 41
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v Line: 41
    Warning (15610): No output dependent on input pin "GSENSOR_INT[1]" File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v Line: 52
    Warning (15610): No output dependent on input pin "GSENSOR_INT[2]" File: C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v Line: 52
Info (21057): Implemented 950 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 17 input pins
    Info (21059): Implemented 97 output pins
    Info (21060): Implemented 35 bidirectional pins
    Info (21061): Implemented 768 logic cells
    Info (21064): Implemented 32 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 107 warnings
    Info: Peak virtual memory: 4828 megabytes
    Info: Processing ended: Sat Jul 29 20:10:32 2023
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:25


