<p>Meeting Attendies</p><p><a class="confluence-userlink user-mention" data-account-id="624b36cc45ece00069cca815" href="https://arterisip.atlassian.net/wiki/people/624b36cc45ece00069cca815?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Aniket Ponkshe (Deactivated)</a></p><p><a class="confluence-userlink user-mention" data-account-id="624b370cf6a26900695fd0c3" href="https://arterisip.atlassian.net/wiki/people/624b370cf6a26900695fd0c3?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Michael Wang (Deactivated)</a></p><p><a class="confluence-userlink user-mention" data-account-id="624b3806258562006fa69302" href="https://arterisip.atlassian.net/wiki/people/624b3806258562006fa69302?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Chirag Gandhi (Deactivated)</a></p><p> </p><p>1) wSfiUrgency = 0 not covered</p><p>2) wByteOffset &lt; 2 not covered: Not possible in v1.5</p><p>3) DMI has a memory initialization. Do we even need this?</p><p>4) !SECDED for both RTT and HTT</p><p>5) <a class="confluence-userlink user-mention" data-account-id="624b370cf6a26900695fd0c3" href="https://arterisip.atlassian.net/wiki/people/624b370cf6a26900695fd0c3?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Michael Wang (Deactivated)</a>: Add an assertion for when useMemRspIntlv = true and no RTT are present. This is an illegal configuration.</p><p>6) nHTTCtrlEntries = 1</p><p>7) RTTEntries and HTTEntries do not have SECDED64 or SECDED128</p><p> </p>