

================================================================
== Vitis HLS Report for 'fp_conv'
================================================================
* Date:           Fri Dec 13 13:11:57 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.608 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+-----------+-----------+-----------+-----+-----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |     Interval    | Pipeline|
    |   min   |    max    |    min    |    max    | min |    max    |   Type  |
    +---------+-----------+-----------+-----------+-----+-----------+---------+
    |        1|  222491326|  10.000 ns|  2.225 sec|    1|  222491326|       no|
    +---------+-----------+-----------+-----------+-----+-----------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                                |                                                     |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                            Instance                            |                        Module                       |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285  |fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS  |       98|       98|   0.980 us|   0.980 us|    98|    98|       no|
        |grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291                       |fp_conv_Pipeline_LOOP_LOAD_WTS                       |        5|        5|  50.000 ns|  50.000 ns|     5|     5|       no|
        |grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303       |fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS       |     3271|     3271|  32.710 us|  32.710 us|  3271|  3271|       no|
        |grp_fp_conv_Pipeline_LOOP_OUTPUT_fu_368                         |fp_conv_Pipeline_LOOP_OUTPUT                         |       18|       18|   0.180 us|   0.180 us|    18|    18|       no|
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +------------------+---------+-----------+----------+-----------+-----------+-----------+----------+
        |                  |   Latency (cycles)  | Iteration|  Initiation Interval  |    Trip   |          |
        |     Loop Name    |   min   |    max    |  Latency |  achieved |   target  |   Count   | Pipelined|
        +------------------+---------+-----------+----------+-----------+-----------+-----------+----------+
        |- LOOP_FP_CONV_O  |        0|  222491325|      3395|          -|          -|  0 ~ 65535|        no|
        +------------------+---------+-----------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      153|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|      771|     3722|    -|
|Memory               |        0|     -|      128|      195|    0|
|Multiplexer          |        -|     -|        -|      305|    -|
|Register             |        -|     -|      779|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     1678|     4375|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+-----+------+-----+
    |                            Instance                            |                        Module                       | BRAM_18K| DSP|  FF |  LUT | URAM|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+-----+------+-----+
    |grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303       |fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS       |        0|   0|  703|  2856|    0|
    |grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291                       |fp_conv_Pipeline_LOOP_LOAD_WTS                       |        0|   0|   31|   635|    0|
    |grp_fp_conv_Pipeline_LOOP_OUTPUT_fu_368                         |fp_conv_Pipeline_LOOP_OUTPUT                         |        0|   0|   12|    79|    0|
    |grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285  |fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS  |        0|   0|   25|   152|    0|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                           |                                                     |        0|   0|  771|  3722|    0|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------+----------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory    |              Module              | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+----------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |lbuf_V_0_U    |fp_conv_lbuf_V_0_RAM_AUTO_1R1W    |        0|  32|  65|    0|    96|   20|     1|         1920|
    |lbuf_V_1_U    |fp_conv_lbuf_V_0_RAM_AUTO_1R1W    |        0|  32|  65|    0|    96|   20|     1|         1920|
    |outwords_V_U  |fp_conv_outwords_V_RAM_AUTO_1R1W  |        0|  64|  65|    0|    16|   64|     1|         1024|
    +--------------+----------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total         |                                  |        0| 128| 195|    0|   208|  104|     3|         4864|
    +--------------+----------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln499_fu_442_p2              |         +|   0|  0|  19|          12|          12|
    |idx_V_fu_461_p2                  |         +|   0|  0|  15|           8|           8|
    |img_idx_V_fu_771_p2              |         +|   0|  0|  16|           9|           9|
    |n_V_2_fu_406_p2                  |         +|   0|  0|  17|          10|           1|
    |off_fu_476_p2                    |         +|   0|  0|   9|           2|           2|
    |icmp_ln1027_fu_401_p2            |      icmp|   0|  0|  13|          16|          16|
    |ap_block_state4_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |select_ln499_fu_420_p3           |    select|   0|  0|  12|           1|          12|
    |ret_V_22_fu_775_p2               |       xor|   0|  0|   2|           1|           1|
    |xor_ln779_10_fu_877_p2           |       xor|   0|  0|   2|           1|           2|
    |xor_ln779_11_fu_883_p2           |       xor|   0|  0|   2|           1|           2|
    |xor_ln779_12_fu_889_p2           |       xor|   0|  0|   2|           1|           2|
    |xor_ln779_13_fu_895_p2           |       xor|   0|  0|   2|           1|           2|
    |xor_ln779_14_fu_901_p2           |       xor|   0|  0|   2|           1|           2|
    |xor_ln779_15_fu_907_p2           |       xor|   0|  0|   2|           1|           2|
    |xor_ln779_16_fu_913_p2           |       xor|   0|  0|   2|           1|           2|
    |xor_ln779_17_fu_919_p2           |       xor|   0|  0|   2|           1|           2|
    |xor_ln779_18_fu_925_p2           |       xor|   0|  0|   2|           1|           2|
    |xor_ln779_19_fu_931_p2           |       xor|   0|  0|   2|           1|           2|
    |xor_ln779_1_fu_823_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln779_20_fu_937_p2           |       xor|   0|  0|   2|           1|           2|
    |xor_ln779_21_fu_943_p2           |       xor|   0|  0|   2|           1|           2|
    |xor_ln779_22_fu_949_p2           |       xor|   0|  0|   2|           1|           2|
    |xor_ln779_23_fu_955_p2           |       xor|   0|  0|   2|           1|           2|
    |xor_ln779_2_fu_829_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln779_3_fu_835_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln779_4_fu_841_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln779_5_fu_847_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln779_6_fu_853_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln779_7_fu_859_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln779_8_fu_865_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln779_9_fu_871_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln779_fu_817_p2              |       xor|   0|  0|   2|           1|           2|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 153|          84|         110|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  54|         10|    1|         10|
    |dmem_V_address0      |  14|          3|   12|         36|
    |dmem_V_ce0           |  14|          3|    1|          3|
    |dmem_V_we0           |   9|          2|    1|          2|
    |lbuf_V_0_address0    |  14|          3|    7|         21|
    |lbuf_V_0_ce0         |  14|          3|    1|          3|
    |lbuf_V_0_ce1         |   9|          2|    1|          2|
    |lbuf_V_0_d0          |  14|          3|   20|         60|
    |lbuf_V_0_we0         |  14|          3|    1|          3|
    |lbuf_V_0_we1         |   9|          2|    1|          2|
    |lbuf_V_1_address0    |  14|          3|    7|         21|
    |lbuf_V_1_ce0         |  14|          3|    1|          3|
    |lbuf_V_1_ce1         |   9|          2|    1|          2|
    |lbuf_V_1_d0          |  14|          3|   20|         60|
    |lbuf_V_1_we0         |  14|          3|    1|          3|
    |lbuf_V_1_we1         |   9|          2|    1|          2|
    |n_V_fu_104           |   9|          2|   10|         20|
    |nc_V_8_reg_272       |  20|          4|   16|         64|
    |outwords_V_address0  |  14|          3|    4|         12|
    |outwords_V_ce0       |  14|          3|    1|          3|
    |outwords_V_we0       |   9|          2|    1|          2|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 305|         64|  109|        334|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |                                     Name                                    | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                    |   9|   0|    9|          0|
    |empty_81_reg_1198                                                            |   1|   0|    1|          0|
    |empty_82_reg_1203                                                            |   1|   0|    1|          0|
    |empty_83_reg_1208                                                            |   1|   0|    1|          0|
    |empty_reg_1142                                                               |   1|   0|    1|          0|
    |grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303_ap_start_reg       |   1|   0|    1|          0|
    |grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291_ap_start_reg                       |   1|   0|    1|          0|
    |grp_fp_conv_Pipeline_LOOP_OUTPUT_fu_368_ap_start_reg                         |   1|   0|    1|          0|
    |grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285_ap_start_reg  |   1|   0|    1|          0|
    |kh_index_cast_reg_1132                                                       |   1|   0|    8|          7|
    |n_V_2_reg_1150                                                               |  10|   0|   10|          0|
    |n_V_fu_104                                                                   |  10|   0|   10|          0|
    |nc_V_8_reg_272                                                               |  16|   0|   16|          0|
    |off_reg_1175                                                                 |   2|   0|    2|          0|
    |ret_V_22_reg_1398                                                            |   1|   0|    1|          0|
    |ret_V_8_reg_1170                                                             |   6|   0|    6|          0|
    |ret_V_9_reg_1403                                                             |   8|   0|    8|          0|
    |ret_V_reg_1155                                                               |   1|   0|    1|          0|
    |shl_i_i_i_reg_1408                                                           |  16|   0|   22|          6|
    |tmp_31_reg_1283                                                              |   1|   0|    1|          0|
    |tmp_32_reg_1288                                                              |   1|   0|    1|          0|
    |tmp_33_reg_1293                                                              |   1|   0|    1|          0|
    |tmp_34_reg_1298                                                              |   1|   0|    1|          0|
    |tmp_35_reg_1303                                                              |   1|   0|    1|          0|
    |tmp_36_reg_1308                                                              |   1|   0|    1|          0|
    |tmp_37_reg_1313                                                              |   1|   0|    1|          0|
    |tmp_38_reg_1318                                                              |   1|   0|    1|          0|
    |tmp_39_reg_1323                                                              |   1|   0|    1|          0|
    |tmp_40_reg_1328                                                              |   1|   0|    1|          0|
    |tmp_41_reg_1333                                                              |   1|   0|    1|          0|
    |tmp_42_reg_1338                                                              |   1|   0|    1|          0|
    |tmp_43_reg_1343                                                              |   1|   0|    1|          0|
    |tmp_44_reg_1348                                                              |   1|   0|    1|          0|
    |tmp_45_reg_1353                                                              |   1|   0|    1|          0|
    |tmp_46_reg_1358                                                              |   1|   0|    1|          0|
    |tmp_47_reg_1363                                                              |   1|   0|    1|          0|
    |tmp_48_reg_1368                                                              |   1|   0|    1|          0|
    |tmp_49_reg_1373                                                              |   1|   0|    1|          0|
    |tmp_50_reg_1378                                                              |   1|   0|    1|          0|
    |tmp_51_reg_1383                                                              |   1|   0|    1|          0|
    |tmp_52_reg_1388                                                              |   1|   0|    1|          0|
    |tmp_53_reg_1393                                                              |   1|   0|    1|          0|
    |tmp_reg_1278                                                                 |   1|   0|    1|          0|
    |tmp_s_reg_1533                                                               |   2|   0|   12|         10|
    |trunc_ln186_reg_1165                                                         |   9|   0|    9|          0|
    |win_V_0_0_1_0113_fu_108                                                      |  20|   0|   20|          0|
    |win_V_0_0_2_0_fu_112                                                         |  20|   0|   20|          0|
    |win_V_0_0_2_0_load_reg_1233                                                  |  20|   0|   20|          0|
    |win_V_0_1_1_0114_fu_116                                                      |  20|   0|   20|          0|
    |win_V_0_1_2_0115_fu_120                                                      |  20|   0|   20|          0|
    |win_V_0_1_2_0115_load_reg_1238                                               |  20|   0|   20|          0|
    |win_V_0_2_1_0116_fu_124                                                      |  20|   0|   20|          0|
    |win_V_0_2_2_0117_fu_128                                                      |  20|   0|   20|          0|
    |win_V_0_2_2_0117_load_reg_1243                                               |  20|   0|   20|          0|
    |win_V_1_0_1_0118_fu_132                                                      |  20|   0|   20|          0|
    |win_V_1_0_2_0_fu_136                                                         |  20|   0|   20|          0|
    |win_V_1_0_2_0_load_reg_1248                                                  |  20|   0|   20|          0|
    |win_V_1_1_1_0119_fu_140                                                      |  20|   0|   20|          0|
    |win_V_1_1_2_0120_fu_144                                                      |  20|   0|   20|          0|
    |win_V_1_1_2_0120_load_reg_1253                                               |  20|   0|   20|          0|
    |win_V_1_2_1_0121_fu_148                                                      |  20|   0|   20|          0|
    |win_V_1_2_2_0122_fu_152                                                      |  20|   0|   20|          0|
    |win_V_1_2_2_0122_load_reg_1258                                               |  20|   0|   20|          0|
    |win_V_2_0_1_0123_fu_156                                                      |  20|   0|   20|          0|
    |win_V_2_0_2_0_fu_160                                                         |  20|   0|   20|          0|
    |win_V_2_0_2_0_load_reg_1263                                                  |  20|   0|   20|          0|
    |win_V_2_1_1_0124_fu_164                                                      |  20|   0|   20|          0|
    |win_V_2_1_2_0125_fu_168                                                      |  20|   0|   20|          0|
    |win_V_2_1_2_0125_load_reg_1268                                               |  20|   0|   20|          0|
    |win_V_2_2_1_0126_fu_172                                                      |  20|   0|   20|          0|
    |win_V_2_2_2_0127_fu_176                                                      |  20|   0|   20|          0|
    |win_V_2_2_2_0127_load_reg_1273                                               |  20|   0|   20|          0|
    |wt_word_V_reg_1188                                                           |  64|   0|   64|          0|
    |wtbuf_V_0_0143_fu_180                                                        |   9|   0|    9|          0|
    |wtbuf_V_1_0144_fu_184                                                        |   9|   0|    9|          0|
    |wtbuf_V_2_0145_fu_188                                                        |   9|   0|    9|          0|
    |xor_ln779_10_reg_1463                                                        |   1|   0|    1|          0|
    |xor_ln779_11_reg_1468                                                        |   1|   0|    1|          0|
    |xor_ln779_12_reg_1473                                                        |   1|   0|    1|          0|
    |xor_ln779_13_reg_1478                                                        |   1|   0|    1|          0|
    |xor_ln779_14_reg_1483                                                        |   1|   0|    1|          0|
    |xor_ln779_15_reg_1488                                                        |   1|   0|    1|          0|
    |xor_ln779_16_reg_1493                                                        |   1|   0|    1|          0|
    |xor_ln779_17_reg_1498                                                        |   1|   0|    1|          0|
    |xor_ln779_18_reg_1503                                                        |   1|   0|    1|          0|
    |xor_ln779_19_reg_1508                                                        |   1|   0|    1|          0|
    |xor_ln779_1_reg_1418                                                         |   1|   0|    1|          0|
    |xor_ln779_20_reg_1513                                                        |   1|   0|    1|          0|
    |xor_ln779_21_reg_1518                                                        |   1|   0|    1|          0|
    |xor_ln779_22_reg_1523                                                        |   1|   0|    1|          0|
    |xor_ln779_23_reg_1528                                                        |   1|   0|    1|          0|
    |xor_ln779_2_reg_1423                                                         |   1|   0|    1|          0|
    |xor_ln779_3_reg_1428                                                         |   1|   0|    1|          0|
    |xor_ln779_4_reg_1433                                                         |   1|   0|    1|          0|
    |xor_ln779_5_reg_1438                                                         |   1|   0|    1|          0|
    |xor_ln779_6_reg_1443                                                         |   1|   0|    1|          0|
    |xor_ln779_7_reg_1448                                                         |   1|   0|    1|          0|
    |xor_ln779_8_reg_1453                                                         |   1|   0|    1|          0|
    |xor_ln779_9_reg_1458                                                         |   1|   0|    1|          0|
    |xor_ln779_reg_1413                                                           |   1|   0|    1|          0|
    |zext_ln482_reg_1137                                                          |   1|   0|    2|          1|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                        | 779|   0|  803|         24|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|       fp_conv|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|       fp_conv|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|       fp_conv|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|       fp_conv|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|       fp_conv|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|       fp_conv|  return value|
|d_i_idx            |   in|    1|     ap_none|       d_i_idx|        scalar|
|d_o_idx            |   in|    1|     ap_none|       d_o_idx|        scalar|
|kh_index           |   in|    1|     ap_none|      kh_index|        scalar|
|o_index            |   in|    9|     ap_none|       o_index|        scalar|
|N                  |   in|   16|     ap_none|             N|        scalar|
|wt_mem_V_address0  |  out|   13|   ap_memory|      wt_mem_V|         array|
|wt_mem_V_ce0       |  out|    1|   ap_memory|      wt_mem_V|         array|
|wt_mem_V_q0        |   in|   64|   ap_memory|      wt_mem_V|         array|
|kh_mem_V_address0  |  out|    6|   ap_memory|      kh_mem_V|         array|
|kh_mem_V_ce0       |  out|    1|   ap_memory|      kh_mem_V|         array|
|kh_mem_V_q0        |   in|   64|   ap_memory|      kh_mem_V|         array|
|dmem_V_address0    |  out|   12|   ap_memory|        dmem_V|         array|
|dmem_V_ce0         |  out|    1|   ap_memory|        dmem_V|         array|
|dmem_V_we0         |  out|    1|   ap_memory|        dmem_V|         array|
|dmem_V_d0          |  out|   64|   ap_memory|        dmem_V|         array|
|dmem_V_q0          |   in|   64|   ap_memory|        dmem_V|         array|
+-------------------+-----+-----+------------+--------------+--------------+

