// Seed: 2304615455
module module_0 #(
    parameter id_19 = 32'd26
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  reg
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      _id_19,
      id_20;
  wire [id_19 : ""] id_21;
  always_latch id_14 = id_18;
endmodule
module module_1 (
    id_1
);
  input wire id_1;
  logic id_2 = id_1;
  assign id_2 = -1;
  assign id_2 = 1;
  parameter id_3 = 1 - -1;
  assign id_2 = id_1;
  logic id_4;
  ;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1,
      id_3,
      id_3,
      id_2
  );
  assign modCall_1.id_9 = 0;
  initial id_4 <= id_4;
  assign id_2 = -1;
endmodule
