{"Source Block": ["zipcpu/rtl/core/memops.v@210:222@HdlStmProcess", "\t\to_wb_data <= 32'h0;\n\t\to_wb_sel  <= 4'h0;\n\tend\n\n\tinitial\to_valid = 1'b0;\n\talways @(posedge i_clk)\n\t\to_valid <= (!i_reset)&&((o_wb_cyc_gbl)||(o_wb_cyc_lcl))\n\t\t\t\t&&(i_wb_ack)&&(!o_wb_we);\n\tinitial\to_err = 1'b0;\n\talways @(posedge i_clk)\n\t\tif (i_reset)\n\t\t\to_err <= 1'b0;\n\t\telse if ((o_wb_cyc_gbl)||(o_wb_cyc_lcl))\n"], "Clone Blocks": [["zipcpu/rtl/core/memops.v@213:223", "\n\tinitial\to_valid = 1'b0;\n\talways @(posedge i_clk)\n\t\to_valid <= (!i_reset)&&((o_wb_cyc_gbl)||(o_wb_cyc_lcl))\n\t\t\t\t&&(i_wb_ack)&&(!o_wb_we);\n\tinitial\to_err = 1'b0;\n\talways @(posedge i_clk)\n\t\tif (i_reset)\n\t\t\to_err <= 1'b0;\n\t\telse if ((o_wb_cyc_gbl)||(o_wb_cyc_lcl))\n\t\t\to_err <= i_wb_err;\n"], ["zipcpu/rtl/core/memops.v@209:219", "\t\to_wb_addr <= 0;\n\t\to_wb_data <= 32'h0;\n\t\to_wb_sel  <= 4'h0;\n\tend\n\n\tinitial\to_valid = 1'b0;\n\talways @(posedge i_clk)\n\t\to_valid <= (!i_reset)&&((o_wb_cyc_gbl)||(o_wb_cyc_lcl))\n\t\t\t\t&&(i_wb_ack)&&(!o_wb_we);\n\tinitial\to_err = 1'b0;\n\talways @(posedge i_clk)\n"]], "Diff Content": {"Delete": [[216, "\t\to_valid <= (!i_reset)&&((o_wb_cyc_gbl)||(o_wb_cyc_lcl))\n"], [217, "\t\t\t\t&&(i_wb_ack)&&(!o_wb_we);\n"]], "Add": [[217, "\tif (i_reset)\n"], [217, "\t\to_valid <= 1'b0;\n"], [217, "\telse\n"], [217, "\t\to_valid <= (((o_wb_cyc_gbl)||(o_wb_cyc_lcl))\n"], [217, "\t\t\t\t&&(i_wb_ack)&&(!o_wb_we));\n"]]}}