This project is associated with Western Semiconductor

Modified TileLink based bus architecture connecting a CPU with 2 hardware accelerators and a GPIO.

Linted the RTL code in verilator and ran the simulation in verilator to check if the reqs from the masters are being arbited to the slave.
