# SETTINGS ../simusched tareas.tsk 4 1 2 SchedRR 4 3 6 7 8
LOAD 0 0
LOAD 0 1
LOAD 0 2
LOAD 0 3
LOAD 0 4
LOAD 0 5
LOAD 0 6
LOAD 0 7
LOAD 0 8
LOAD 0 9
LOAD 0 10
LOAD 0 11
LOAD 0 12
LOAD 0 13
LOAD 0 14
# CONTEXT CPU 0 0
# CONTEXT CPU 1 0
# CONTEXT CPU 2 0
# CONTEXT CPU 3 0
CPU 1 0 0
CPU 1 1 1
CPU 1 2 2
CPU 1 3 3
CPU 2 0 0
CPU 2 1 1
CPU 2 2 2
CPU 2 3 3
CPU 3 0 0
CPU 3 1 1
CPU 3 2 2
CPU 3 3 3
BLOCK 4 0
BLOCK 4 1
BLOCK 4 3
# CONTEXT CPU 0 4
# CONTEXT CPU 1 4
CPU 4 2 2
# CONTEXT CPU 3 4
BLOCK 5 2
UNBLOCK 5 0
UNBLOCK 5 1
UNBLOCK 5 3
CPU 5 4 0
CPU 5 5 1
# CONTEXT CPU 2 5
CPU 5 6 3
UNBLOCK 6 2
CPU 6 4 0
CPU 6 5 1
CPU 6 7 2
CPU 6 6 3
CPU 7 4 0
# CONTEXT CPU 1 7
CPU 7 7 2
CPU 7 6 3
# CONTEXT CPU 0 8
CPU 8 8 1
CPU 8 7 2
CPU 8 6 3
BLOCK 9 8
CPU 9 9 0
# CONTEXT CPU 1 9
CPU 9 7 2
CPU 9 6 3
BLOCK 10 7
UNBLOCK 10 8
CPU 10 9 0
CPU 10 10 1
# CONTEXT CPU 2 10
CPU 10 6 3
UNBLOCK 11 7
CPU 11 9 0
CPU 11 10 1
CPU 11 11 2
# CONTEXT CPU 3 11
BLOCK 12 9
BLOCK 12 10
# CONTEXT CPU 0 12
# CONTEXT CPU 1 12
# CONTEXT CPU 2 12
CPU 12 12 3
UNBLOCK 13 9
UNBLOCK 13 10
CPU 13 13 0
CPU 13 14 1
# CONTEXT CPU 2 13
CPU 13 12 3
BLOCK 14 14
BLOCK 14 12
CPU 14 13 0
# CONTEXT CPU 1 14
# CONTEXT CPU 2 14
# CONTEXT CPU 3 14
UNBLOCK 15 12
UNBLOCK 15 14
CPU 15 13 0
CPU 15 1 1
CPU 15 0 2
CPU 15 3 3
BLOCK 16 13
# CONTEXT CPU 0 16
CPU 16 1 1
CPU 16 0 2
CPU 16 3 3
UNBLOCK 17 13
# CONTEXT CPU 0 17
CPU 17 1 1
CPU 17 0 2
CPU 17 3 3
# CONTEXT CPU 0 18
# CONTEXT CPU 1 18
CPU 18 0 2
CPU 18 3 3
CPU 19 2 0
CPU 19 5 1
CPU 19 0 2
CPU 19 3 3
# CONTEXT CPU 0 20
CPU 20 5 1
CPU 20 0 2
CPU 20 3 3
EXIT 21 0 2
EXIT 21 3 3
CPU 21 4 0
CPU 21 5 1
# CONTEXT CPU 2 21
# CONTEXT CPU 3 21
BLOCK 22 4
# CONTEXT CPU 0 22
CPU 22 5 1
# CONTEXT CPU 2 22
# CONTEXT CPU 3 22
BLOCK 23 5
UNBLOCK 23 4
# CONTEXT CPU 0 23
# CONTEXT CPU 1 23
# CONTEXT CPU 2 23
# CONTEXT CPU 3 23
UNBLOCK 24 5
# CONTEXT CPU 0 24
# CONTEXT CPU 1 24
CPU 24 8 2
CPU 24 7 3
CPU 25 6 0
# CONTEXT CPU 1 25
CPU 25 8 2
CPU 25 7 3
CPU 26 6 0
CPU 26 11 1
CPU 26 8 2
CPU 26 7 3
BLOCK 27 6
# CONTEXT CPU 0 27
# CONTEXT CPU 1 27
CPU 27 8 2
CPU 27 7 3
UNBLOCK 28 6
CPU 28 9 0
CPU 28 10 1
CPU 28 8 2
CPU 28 7 3
EXIT 29 7 3
CPU 29 9 0
CPU 29 10 1
CPU 29 8 2
# CONTEXT CPU 3 29
BLOCK 30 10
CPU 30 9 0
# CONTEXT CPU 1 30
CPU 30 8 2
CPU 30 12 3
BLOCK 31 8
UNBLOCK 31 10
CPU 31 9 0
CPU 31 14 1
# CONTEXT CPU 2 31
CPU 31 12 3
BLOCK 32 9
BLOCK 32 14
BLOCK 32 12
UNBLOCK 32 8
# CONTEXT CPU 0 32
# CONTEXT CPU 1 32
# CONTEXT CPU 2 32
# CONTEXT CPU 3 32
UNBLOCK 33 9
UNBLOCK 33 12
UNBLOCK 33 14
# CONTEXT CPU 0 33
# CONTEXT CPU 1 33
# CONTEXT CPU 2 33
# CONTEXT CPU 3 33
# CONTEXT CPU 0 34
# CONTEXT CPU 1 34
CPU 34 13 2
# CONTEXT CPU 3 34
BLOCK 35 13
CPU 35 1 0
CPU 35 2 1
# CONTEXT CPU 2 35
CPU 35 4 3
UNBLOCK 36 13
# CONTEXT CPU 0 36
CPU 36 2 1
# CONTEXT CPU 2 36
CPU 36 4 3
# CONTEXT CPU 0 37
CPU 37 2 1
# CONTEXT CPU 2 37
CPU 37 4 3
# CONTEXT CPU 0 38
# CONTEXT CPU 1 38
CPU 38 5 2
CPU 38 4 3
CPU 39 11 0
# CONTEXT CPU 1 39
# CONTEXT CPU 2 39
CPU 39 4 3
EXIT 40 4 3
CPU 40 11 0
# CONTEXT CPU 1 40
# CONTEXT CPU 2 40
# CONTEXT CPU 3 40
BLOCK 41 11
# CONTEXT CPU 0 41
CPU 41 6 1
# CONTEXT CPU 2 41
# CONTEXT CPU 3 41
EXIT 42 6 1
UNBLOCK 42 11
CPU 42 9 0
# CONTEXT CPU 1 42
CPU 42 10 2
# CONTEXT CPU 3 42
CPU 43 9 0
# CONTEXT CPU 1 43
CPU 43 10 2
CPU 43 8 3
EXIT 44 9 0
EXIT 44 8 3
# CONTEXT CPU 0 44
# CONTEXT CPU 1 44
CPU 44 10 2
# CONTEXT CPU 3 44
# CONTEXT CPU 0 45
CPU 45 12 1
CPU 45 10 2
# CONTEXT CPU 3 45
BLOCK 46 12
# CONTEXT CPU 0 46
# CONTEXT CPU 1 46
CPU 46 10 2
# CONTEXT CPU 3 46
EXIT 47 10 2
UNBLOCK 47 12
CPU 47 14 0
# CONTEXT CPU 1 47
# CONTEXT CPU 2 47
CPU 47 13 3
BLOCK 48 14
BLOCK 48 13
# CONTEXT CPU 0 48
# CONTEXT CPU 1 48
# CONTEXT CPU 2 48
# CONTEXT CPU 3 48
UNBLOCK 49 13
UNBLOCK 49 14
# CONTEXT CPU 0 49
CPU 49 1 1
# CONTEXT CPU 2 49
# CONTEXT CPU 3 49
# CONTEXT CPU 0 50
CPU 50 1 1
CPU 50 2 2
# CONTEXT CPU 3 50
EXIT 51 1 1
EXIT 51 2 2
CPU 51 5 0
# CONTEXT CPU 1 51
# CONTEXT CPU 2 51
CPU 51 11 3
CPU 52 5 0
CPU 52 12 1
# CONTEXT CPU 2 52
CPU 52 11 3
EXIT 53 5 0
BLOCK 53 12
# CONTEXT CPU 0 53
CPU 53 -1 1
# CONTEXT CPU 2 53
CPU 53 11 3
UNBLOCK 54 12
CPU 54 14 0
# CONTEXT CPU 1 54
CPU 54 13 2
CPU 54 11 3
BLOCK 55 14
BLOCK 55 11
CPU 55 -1 0
CPU 55 12 1
CPU 55 13 2
CPU 55 -1 3
UNBLOCK 56 11
UNBLOCK 56 14
# CONTEXT CPU 0 56
CPU 56 12 1
CPU 56 13 2
# CONTEXT CPU 3 56
BLOCK 57 13
# CONTEXT CPU 0 57
CPU 57 12 1
CPU 57 -1 2
# CONTEXT CPU 3 57
EXIT 58 12 1
UNBLOCK 58 13
# CONTEXT CPU 0 58
# CONTEXT CPU 1 58
CPU 58 -1 2
# CONTEXT CPU 3 58
CPU 59 11 0
# CONTEXT CPU 1 59
CPU 59 -1 2
CPU 59 14 3
EXIT 60 11 0
BLOCK 60 14
CPU 60 -1 0
# CONTEXT CPU 1 60
CPU 60 -1 2
CPU 60 -1 3
UNBLOCK 61 14
# CONTEXT CPU 0 61
CPU 61 13 1
CPU 61 -1 2
CPU 61 -1 3
EXIT 62 13 1
# CONTEXT CPU 0 62
CPU 62 -1 1
CPU 62 -1 2
CPU 62 -1 3
# CONTEXT CPU 0 63
CPU 63 -1 1
CPU 63 -1 2
CPU 63 -1 3
CPU 64 14 0
CPU 64 -1 1
CPU 64 -1 2
CPU 64 -1 3
BLOCK 65 14
CPU 65 -1 0
CPU 65 -1 1
CPU 65 -1 2
CPU 65 -1 3
UNBLOCK 66 14
# CONTEXT CPU 0 66
CPU 66 -1 1
CPU 66 -1 2
CPU 66 -1 3
CPU 67 14 0
CPU 67 -1 1
CPU 67 -1 2
CPU 67 -1 3
BLOCK 68 14
CPU 68 -1 0
CPU 68 -1 1
CPU 68 -1 2
CPU 68 -1 3
UNBLOCK 69 14
# CONTEXT CPU 0 69
CPU 69 -1 1
CPU 69 -1 2
CPU 69 -1 3
CPU 70 14 0
CPU 70 -1 1
CPU 70 -1 2
CPU 70 -1 3
BLOCK 71 14
CPU 71 -1 0
CPU 71 -1 1
CPU 71 -1 2
CPU 71 -1 3
UNBLOCK 72 14
# CONTEXT CPU 0 72
CPU 72 -1 1
CPU 72 -1 2
CPU 72 -1 3
CPU 73 14 0
CPU 73 -1 1
CPU 73 -1 2
CPU 73 -1 3
EXIT 74 14 0
CPU 74 -1 0
CPU 74 -1 1
CPU 74 -1 2
CPU 74 -1 3
