#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000021177df80b0 .scope module, "nand_gate_tb" "nand_gate_tb" 2 1;
 .timescale 0 0;
v0000021177e44b30_0 .var "t_a", 0 0;
v0000021177e44bd0_0 .var "t_b", 0 0;
v0000021177e44c70_0 .net "t_x", 0 0, L_0000021177e13220;  1 drivers
v0000021177e44d10_0 .net "t_y", 0 0, L_0000021177e46380;  1 drivers
v0000021177e44db0_0 .net "t_z", 0 0, L_0000021177e12e50;  1 drivers
S_0000021177e35790 .scope module, "gate1" "nand_gate" 2 4, 3 1 0, S_0000021177df80b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o1";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0000021177e46380 .functor NAND 1, v0000021177e44b30_0, v0000021177e44b30_0, C4<1>, C4<1>;
v0000021177df8240_0 .net "i1", 0 0, v0000021177e44b30_0;  1 drivers
v0000021177e35920_0 .net "i2", 0 0, v0000021177e44b30_0;  alias, 1 drivers
v0000021177e359c0_0 .net "o1", 0 0, L_0000021177e46380;  alias, 1 drivers
S_0000021177e12a40 .scope module, "gate2" "nand_gate" 2 5, 3 1 0, S_0000021177df80b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o1";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0000021177e13220 .functor NAND 1, v0000021177e44bd0_0, v0000021177e44bd0_0, C4<1>, C4<1>;
v0000021177e12bd0_0 .net "i1", 0 0, v0000021177e44bd0_0;  1 drivers
v0000021177e12c70_0 .net "i2", 0 0, v0000021177e44bd0_0;  alias, 1 drivers
v0000021177e12d10_0 .net "o1", 0 0, L_0000021177e13220;  alias, 1 drivers
S_0000021177e44860 .scope module, "gate3" "nand_gate" 2 6, 3 1 0, S_0000021177df80b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o1";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0000021177e12e50 .functor NAND 1, L_0000021177e13220, L_0000021177e46380, C4<1>, C4<1>;
v0000021177e12db0_0 .net "i1", 0 0, L_0000021177e13220;  alias, 1 drivers
v0000021177e449f0_0 .net "i2", 0 0, L_0000021177e46380;  alias, 1 drivers
v0000021177e44a90_0 .net "o1", 0 0, L_0000021177e12e50;  alias, 1 drivers
    .scope S_0000021177df80b0;
T_0 ;
    %vpi_call 2 9 "$display", "NAND gate implementation" {0 0 0};
    %vpi_call 2 10 "$display", "Input | output" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021177e44b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021177e44bd0_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 13 "$display", "%d %d %d", v0000021177e44b30_0, v0000021177e44bd0_0, v0000021177e44db0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021177e44b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021177e44bd0_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 16 "$display", "%d %d %d", v0000021177e44b30_0, v0000021177e44bd0_0, v0000021177e44db0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021177e44b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021177e44bd0_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 19 "$display", "%d %d %d", v0000021177e44b30_0, v0000021177e44bd0_0, v0000021177e44db0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021177e44b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021177e44bd0_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 22 "$display", "%d %d %d", v0000021177e44b30_0, v0000021177e44bd0_0, v0000021177e44db0_0 {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "nandasor_tb.v";
    "nand.v";
