0.4
2016.2
F:/FPGA/turorial_ms/task/task.sim/sim_1/behav/glbl.v,1464879896,verilog,,,,,,,,,,,
F:/FPGA/turorial_ms/task/task.srcs/sources_1/new/task_max.v,1596543736,verilog,,,,,,,,,,,
F:/FPGA/turorial_ms/task/task.srcs/sources_1/new/task_max_top.v,1596543988,verilog,,,F:/FPGA/turorial_ms/task/task.srcs/sources_1/new/task_max.v,,,,,,,,
