

================================================================
== Vitis HLS Report for 'im_pros'
================================================================
* Date:           Fri Nov  3 14:47:08 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        image_processor
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.928 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    59225|    59225|  0.592 ms|  0.592 ms|  59226|  59226|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_17_1_VITIS_LOOP_18_2  |    59223|    59223|         9|          5|          1|  11844|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 5, D = 9, States = { 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 11 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 2 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6"   --->   Operation 12 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty = specmemcore i32 @_ssdm_op_SpecMemCore, i8 %imageIn, i32 666, i32 17, i32 1"   --->   Operation 13 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %imageIn, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %imageIn, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %imageIn"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty_14 = specmemcore i32 @_ssdm_op_SpecMemCore, i8 %imageOut, i32 666, i32 17, i32 1"   --->   Operation 17 'specmemcore' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %imageOut, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %imageOut, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %imageOut"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_5, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.48ns)   --->   "%br_ln17 = br void" [image_processor.cpp:17]   --->   Operation 22 'br' 'br_ln17' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 2.66>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i14 0, void, i14 %add_ln17, void %.split2" [image_processor.cpp:17]   --->   Operation 23 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%i = phi i7 1, void, i7 %select_ln17_1, void %.split2" [image_processor.cpp:17]   --->   Operation 24 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%j = phi i7 1, void, i7 %add_ln22, void %.split2" [image_processor.cpp:22]   --->   Operation 25 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.98ns)   --->   "%add_ln17 = add i14 %indvar_flatten, i14 1" [image_processor.cpp:17]   --->   Operation 26 'add' 'add_ln17' <Predicate = true> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.86ns)   --->   "%icmp_ln17 = icmp_eq  i14 %indvar_flatten, i14 11844" [image_processor.cpp:17]   --->   Operation 27 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %icmp_ln17, void %.split2, void" [image_processor.cpp:17]   --->   Operation 28 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.86ns)   --->   "%icmp_ln18 = icmp_eq  i7 %j, i7 127" [image_processor.cpp:18]   --->   Operation 29 'icmp' 'icmp_ln18' <Predicate = (!icmp_ln17)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.42ns)   --->   "%select_ln17 = select i1 %icmp_ln18, i7 1, i7 %j" [image_processor.cpp:17]   --->   Operation 30 'select' 'select_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.89ns)   --->   "%indvars_iv_next763 = add i7 %i, i7 1" [image_processor.cpp:17]   --->   Operation 31 'add' 'indvars_iv_next763' <Predicate = (!icmp_ln17)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.42ns)   --->   "%select_ln17_1 = select i1 %icmp_ln18, i7 %indvars_iv_next763, i7 %i" [image_processor.cpp:17]   --->   Operation 32 'select' 'select_ln17_1' <Predicate = (!icmp_ln17)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.89ns)   --->   "%indvars_iv_next76_mid1 = add i7 %i, i7 2" [image_processor.cpp:17]   --->   Operation 33 'add' 'indvars_iv_next76_mid1' <Predicate = (!icmp_ln17)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.42ns)   --->   "%select_ln17_2 = select i1 %icmp_ln18, i7 %indvars_iv_next76_mid1, i7 %indvars_iv_next763" [image_processor.cpp:17]   --->   Operation 34 'select' 'select_ln17_2' <Predicate = (!icmp_ln17)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %select_ln17_1, i7 %select_ln17" [image_processor.cpp:22]   --->   Operation 35 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i14 %tmp_5" [image_processor.cpp:22]   --->   Operation 36 'zext' 'zext_ln22' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%imageIn_addr = getelementptr i8 %imageIn, i64 0, i64 %zext_ln22"   --->   Operation 37 'getelementptr' 'imageIn_addr' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (1.35ns)   --->   "%lhs = load i14 %imageIn_addr"   --->   Operation 38 'load' 'lhs' <Predicate = (!icmp_ln17)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 12288> <RAM>

State 3 <SV = 2> <Delay = 2.34>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%shl_ln215_mid2 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %select_ln17_1, i7 0" [image_processor.cpp:17]   --->   Operation 39 'bitconcatenate' 'shl_ln215_mid2' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 40 [1/2] (1.35ns)   --->   "%lhs = load i14 %imageIn_addr"   --->   Operation 40 'load' 'lhs' <Predicate = (!icmp_ln17)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 12288> <RAM>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %select_ln17"   --->   Operation 41 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln215 = sext i8 %or_ln"   --->   Operation 42 'sext' 'sext_ln215' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.98ns)   --->   "%add_ln215 = add i14 %sext_ln215, i14 %shl_ln215_mid2"   --->   Operation 43 'add' 'add_ln215' <Predicate = (!icmp_ln17)> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i7 @_ssdm_op_PartSelect.i7.i14.i32.i32, i14 %add_ln215, i32 7, i32 13"   --->   Operation 44 'partselect' 'lshr_ln' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %lshr_ln, i7 %select_ln17"   --->   Operation 45 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln215_1 = zext i14 %tmp_1"   --->   Operation 46 'zext' 'zext_ln215_1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%imageIn_addr_1 = getelementptr i8 %imageIn, i64 0, i64 %zext_ln215_1"   --->   Operation 47 'getelementptr' 'imageIn_addr_1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 48 [2/2] (1.35ns)   --->   "%rhs = load i14 %imageIn_addr_1"   --->   Operation 48 'load' 'rhs' <Predicate = (!icmp_ln17)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 12288> <RAM>

State 4 <SV = 3> <Delay = 2.25>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i8 %lhs"   --->   Operation 49 'zext' 'zext_ln215' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 50 [1/2] (1.35ns)   --->   "%rhs = load i14 %imageIn_addr_1"   --->   Operation 50 'load' 'rhs' <Predicate = (!icmp_ln17)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 12288> <RAM>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln215_2 = zext i8 %rhs"   --->   Operation 51 'zext' 'zext_ln215_2' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.90ns)   --->   "%ret_4 = add i9 %zext_ln215_2, i9 %zext_ln215"   --->   Operation 52 'add' 'ret_4' <Predicate = (!icmp_ln17)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %select_ln17_2, i7 %select_ln17"   --->   Operation 53 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln215_5 = zext i14 %tmp"   --->   Operation 54 'zext' 'zext_ln215_5' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%imageIn_addr_2 = getelementptr i8 %imageIn, i64 0, i64 %zext_ln215_5"   --->   Operation 55 'getelementptr' 'imageIn_addr_2' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 56 [2/2] (1.35ns)   --->   "%rhs_1 = load i14 %imageIn_addr_2"   --->   Operation 56 'load' 'rhs_1' <Predicate = (!icmp_ln17)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 12288> <RAM>

State 5 <SV = 4> <Delay = 2.24>
ST_5 : Operation 57 [1/2] (1.35ns)   --->   "%rhs_1 = load i14 %imageIn_addr_2"   --->   Operation 57 'load' 'rhs_1' <Predicate = (!icmp_ln17)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 12288> <RAM>
ST_5 : Operation 58 [1/1] (0.89ns)   --->   "%add_ln215_1 = add i7 %select_ln17, i7 127"   --->   Operation 58 'add' 'add_ln215_1' <Predicate = (!icmp_ln17)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %select_ln17_1, i7 %add_ln215_1"   --->   Operation 59 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln215_6 = zext i14 %tmp_6"   --->   Operation 60 'zext' 'zext_ln215_6' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%imageIn_addr_3 = getelementptr i8 %imageIn, i64 0, i64 %zext_ln215_6"   --->   Operation 61 'getelementptr' 'imageIn_addr_3' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_5 : Operation 62 [2/2] (1.35ns)   --->   "%rhs_2 = load i14 %imageIn_addr_3"   --->   Operation 62 'load' 'rhs_2' <Predicate = (!icmp_ln17)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 12288> <RAM>

State 6 <SV = 5> <Delay = 2.47>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln215_3 = zext i9 %ret_4"   --->   Operation 63 'zext' 'zext_ln215_3' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln215_4 = zext i8 %rhs_1"   --->   Operation 64 'zext' 'zext_ln215_4' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_5 = add i10 %zext_ln215_3, i10 %zext_ln215_4"   --->   Operation 65 'add' 'ret_5' <Predicate = (!icmp_ln17)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 66 [1/2] (1.35ns)   --->   "%rhs_2 = load i14 %imageIn_addr_3"   --->   Operation 66 'load' 'rhs_2' <Predicate = (!icmp_ln17)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 12288> <RAM>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln1346 = zext i8 %rhs_2"   --->   Operation 67 'zext' 'zext_ln1346' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (1.12ns) (root node of TernaryAdder)   --->   "%ret_6 = add i10 %ret_5, i10 %zext_ln1346"   --->   Operation 68 'add' 'ret_6' <Predicate = (!icmp_ln17)> <Delay = 1.12> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 69 [1/1] (0.89ns)   --->   "%add_ln22 = add i7 %select_ln17, i7 1" [image_processor.cpp:22]   --->   Operation 69 'add' 'add_ln22' <Predicate = (!icmp_ln17)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %select_ln17_1, i7 %add_ln22"   --->   Operation 70 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln215_7 = zext i14 %tmp_7"   --->   Operation 71 'zext' 'zext_ln215_7' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%imageIn_addr_4 = getelementptr i8 %imageIn, i64 0, i64 %zext_ln215_7"   --->   Operation 72 'getelementptr' 'imageIn_addr_4' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_6 : Operation 73 [2/2] (1.35ns)   --->   "%rhs_3 = load i14 %imageIn_addr_4"   --->   Operation 73 'load' 'rhs_3' <Predicate = (!icmp_ln17)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 12288> <RAM>

State 7 <SV = 6> <Delay = 4.92>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln1346_1 = zext i10 %ret_6"   --->   Operation 74 'zext' 'zext_ln1346_1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_7 : Operation 75 [1/2] (1.35ns)   --->   "%rhs_3 = load i14 %imageIn_addr_4"   --->   Operation 75 'load' 'rhs_3' <Predicate = (!icmp_ln17)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 12288> <RAM>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln1346_2 = zext i8 %rhs_3"   --->   Operation 76 'zext' 'zext_ln1346_2' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (2.48ns) (grouped into DSP with root node mul_ln1364)   --->   "%ret = add i11 %zext_ln1346_1, i11 %zext_ln1346_2"   --->   Operation 77 'add' 'ret' <Predicate = (!icmp_ln17)> <Delay = 2.48> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 78 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1364)   --->   "%zext_ln1364 = zext i11 %ret"   --->   Operation 78 'zext' 'zext_ln1364' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_7 : Operation 79 [4/4] (1.08ns) (root node of the DSP)   --->   "%mul_ln1364 = mul i23 %zext_ln1364, i23 3277"   --->   Operation 79 'mul' 'mul_ln1364' <Predicate = (!icmp_ln17)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 1.08>
ST_8 : Operation 80 [3/4] (1.08ns) (root node of the DSP)   --->   "%mul_ln1364 = mul i23 %zext_ln1364, i23 3277"   --->   Operation 80 'mul' 'mul_ln1364' <Predicate = (!icmp_ln17)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 1.08>
ST_9 : Operation 81 [2/4] (1.08ns) (root node of the DSP)   --->   "%mul_ln1364 = mul i23 %zext_ln1364, i23 3277"   --->   Operation 81 'mul' 'mul_ln1364' <Predicate = (!icmp_ln17)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 1.35>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_17_1_VITIS_LOOP_18_2_str"   --->   Operation 82 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%empty_15 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 11844, i64 11844, i64 11844"   --->   Operation 83 'speclooptripcount' 'empty_15' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%imageOut_addr = getelementptr i8 %imageOut, i64 0, i64 %zext_ln22" [image_processor.cpp:22]   --->   Operation 84 'getelementptr' 'imageOut_addr' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%specpipeline_ln18 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [image_processor.cpp:18]   --->   Operation 85 'specpipeline' 'specpipeline_ln18' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [image_processor.cpp:18]   --->   Operation 86 'specloopname' 'specloopname_ln18' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_10 : Operation 87 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1364 = mul i23 %zext_ln1364, i23 3277"   --->   Operation 87 'mul' 'mul_ln1364' <Predicate = (!icmp_ln17)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i23.i32.i32, i23 %mul_ln1364, i32 14, i32 21"   --->   Operation 88 'partselect' 'trunc_ln' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_10 : Operation 89 [1/1] (1.35ns)   --->   "%store_ln22 = store i8 %trunc_ln, i14 %imageOut_addr" [image_processor.cpp:22]   --->   Operation 89 'store' 'store_ln22' <Predicate = (!icmp_ln17)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 12288> <RAM>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 90 'br' 'br_ln0' <Predicate = (!icmp_ln17)> <Delay = 0.00>

State 11 <SV = 2> <Delay = 0.00>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "%ret_ln25 = ret" [image_processor.cpp:25]   --->   Operation 91 'ret' 'ret_ln25' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ imageIn]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ imageOut]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln0      (spectopmodule    ) [ 000000000000]
empty                  (specmemcore      ) [ 000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000]
empty_14               (specmemcore      ) [ 000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000]
br_ln17                (br               ) [ 011111111110]
indvar_flatten         (phi              ) [ 001000000000]
i                      (phi              ) [ 001000000000]
j                      (phi              ) [ 001000000000]
add_ln17               (add              ) [ 011111111110]
icmp_ln17              (icmp             ) [ 001111111110]
br_ln17                (br               ) [ 000000000000]
icmp_ln18              (icmp             ) [ 000000000000]
select_ln17            (select           ) [ 000111100000]
indvars_iv_next763     (add              ) [ 000000000000]
select_ln17_1          (select           ) [ 011111111110]
indvars_iv_next76_mid1 (add              ) [ 000000000000]
select_ln17_2          (select           ) [ 000110000000]
tmp_5                  (bitconcatenate   ) [ 000000000000]
zext_ln22              (zext             ) [ 001111111110]
imageIn_addr           (getelementptr    ) [ 000100000000]
shl_ln215_mid2         (bitconcatenate   ) [ 000000000000]
lhs                    (load             ) [ 000010000000]
or_ln                  (bitconcatenate   ) [ 000000000000]
sext_ln215             (sext             ) [ 000000000000]
add_ln215              (add              ) [ 000000000000]
lshr_ln                (partselect       ) [ 000000000000]
tmp_1                  (bitconcatenate   ) [ 000000000000]
zext_ln215_1           (zext             ) [ 000000000000]
imageIn_addr_1         (getelementptr    ) [ 000010000000]
zext_ln215             (zext             ) [ 000000000000]
rhs                    (load             ) [ 000000000000]
zext_ln215_2           (zext             ) [ 000000000000]
ret_4                  (add              ) [ 000001100000]
tmp                    (bitconcatenate   ) [ 000000000000]
zext_ln215_5           (zext             ) [ 000000000000]
imageIn_addr_2         (getelementptr    ) [ 000001000000]
rhs_1                  (load             ) [ 000000100000]
add_ln215_1            (add              ) [ 000000000000]
tmp_6                  (bitconcatenate   ) [ 000000000000]
zext_ln215_6           (zext             ) [ 000000000000]
imageIn_addr_3         (getelementptr    ) [ 000000100000]
zext_ln215_3           (zext             ) [ 000000000000]
zext_ln215_4           (zext             ) [ 000000000000]
ret_5                  (add              ) [ 000000000000]
rhs_2                  (load             ) [ 000000000000]
zext_ln1346            (zext             ) [ 000000000000]
ret_6                  (add              ) [ 001000010000]
add_ln22               (add              ) [ 011111011110]
tmp_7                  (bitconcatenate   ) [ 000000000000]
zext_ln215_7           (zext             ) [ 000000000000]
imageIn_addr_4         (getelementptr    ) [ 001000010000]
zext_ln1346_1          (zext             ) [ 000000000000]
rhs_3                  (load             ) [ 000000000000]
zext_ln1346_2          (zext             ) [ 000000000000]
ret                    (add              ) [ 000000000000]
zext_ln1364            (zext             ) [ 000111001110]
specloopname_ln0       (specloopname     ) [ 000000000000]
empty_15               (speclooptripcount) [ 000000000000]
imageOut_addr          (getelementptr    ) [ 000000000000]
specpipeline_ln18      (specpipeline     ) [ 000000000000]
specloopname_ln18      (specloopname     ) [ 000000000000]
mul_ln1364             (mul              ) [ 000000000000]
trunc_ln               (partselect       ) [ 000000000000]
store_ln22             (store            ) [ 000000000000]
br_ln0                 (br               ) [ 011111111110]
ret_ln25               (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="imageIn">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imageIn"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="imageOut">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imageOut"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i7.i7"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i1.i7"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i14.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_17_1_VITIS_LOOP_18_2_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i23.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="imageIn_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="8" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="14" slack="0"/>
<pin id="90" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imageIn_addr/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="14" slack="0"/>
<pin id="95" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="96" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs/2 rhs/3 rhs_1/4 rhs_2/5 rhs_3/6 "/>
</bind>
</comp>

<comp id="99" class="1004" name="imageIn_addr_1_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="8" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="14" slack="0"/>
<pin id="103" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imageIn_addr_1/3 "/>
</bind>
</comp>

<comp id="107" class="1004" name="imageIn_addr_2_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="8" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="14" slack="0"/>
<pin id="111" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imageIn_addr_2/4 "/>
</bind>
</comp>

<comp id="115" class="1004" name="imageIn_addr_3_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="8" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="14" slack="0"/>
<pin id="119" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imageIn_addr_3/5 "/>
</bind>
</comp>

<comp id="123" class="1004" name="imageIn_addr_4_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="8" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="14" slack="0"/>
<pin id="127" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imageIn_addr_4/6 "/>
</bind>
</comp>

<comp id="131" class="1004" name="imageOut_addr_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="8" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="14" slack="8"/>
<pin id="135" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imageOut_addr/10 "/>
</bind>
</comp>

<comp id="138" class="1004" name="store_ln22_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="14" slack="0"/>
<pin id="140" dir="0" index="1" bw="8" slack="0"/>
<pin id="141" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/10 "/>
</bind>
</comp>

<comp id="144" class="1005" name="indvar_flatten_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="14" slack="1"/>
<pin id="146" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="148" class="1004" name="indvar_flatten_phi_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="1"/>
<pin id="150" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="14" slack="0"/>
<pin id="152" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="155" class="1005" name="i_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="7" slack="1"/>
<pin id="157" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="159" class="1004" name="i_phi_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="1"/>
<pin id="161" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="7" slack="0"/>
<pin id="163" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="166" class="1005" name="j_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="7" slack="1"/>
<pin id="168" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="170" class="1004" name="j_phi_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="1"/>
<pin id="172" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="7" slack="1"/>
<pin id="174" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="177" class="1005" name="reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="1"/>
<pin id="179" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="lhs rhs_1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="add_ln17_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="14" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="icmp_ln17_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="14" slack="0"/>
<pin id="189" dir="0" index="1" bw="14" slack="0"/>
<pin id="190" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="icmp_ln18_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="7" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="select_ln17_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="7" slack="0"/>
<pin id="203" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="indvars_iv_next763_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="7" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next763/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="select_ln17_1_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="0"/>
<pin id="215" dir="0" index="1" bw="7" slack="0"/>
<pin id="216" dir="0" index="2" bw="7" slack="0"/>
<pin id="217" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17_1/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="indvars_iv_next76_mid1_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="7" slack="0"/>
<pin id="223" dir="0" index="1" bw="3" slack="0"/>
<pin id="224" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next76_mid1/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="select_ln17_2_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="0" index="1" bw="7" slack="0"/>
<pin id="230" dir="0" index="2" bw="7" slack="0"/>
<pin id="231" dir="1" index="3" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17_2/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="tmp_5_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="14" slack="0"/>
<pin id="237" dir="0" index="1" bw="7" slack="0"/>
<pin id="238" dir="0" index="2" bw="7" slack="0"/>
<pin id="239" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="zext_ln22_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="14" slack="0"/>
<pin id="245" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="shl_ln215_mid2_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="14" slack="0"/>
<pin id="250" dir="0" index="1" bw="7" slack="1"/>
<pin id="251" dir="0" index="2" bw="1" slack="0"/>
<pin id="252" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln215_mid2/3 "/>
</bind>
</comp>

<comp id="255" class="1004" name="or_ln_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="8" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="0" index="2" bw="7" slack="1"/>
<pin id="259" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/3 "/>
</bind>
</comp>

<comp id="262" class="1004" name="sext_ln215_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="8" slack="0"/>
<pin id="264" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="add_ln215_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="8" slack="0"/>
<pin id="268" dir="0" index="1" bw="14" slack="0"/>
<pin id="269" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln215/3 "/>
</bind>
</comp>

<comp id="272" class="1004" name="lshr_ln_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="7" slack="0"/>
<pin id="274" dir="0" index="1" bw="14" slack="0"/>
<pin id="275" dir="0" index="2" bw="4" slack="0"/>
<pin id="276" dir="0" index="3" bw="5" slack="0"/>
<pin id="277" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="tmp_1_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="14" slack="0"/>
<pin id="284" dir="0" index="1" bw="7" slack="0"/>
<pin id="285" dir="0" index="2" bw="7" slack="1"/>
<pin id="286" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="zext_ln215_1_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="14" slack="0"/>
<pin id="291" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_1/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="zext_ln215_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="8" slack="1"/>
<pin id="296" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215/4 "/>
</bind>
</comp>

<comp id="298" class="1004" name="zext_ln215_2_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="8" slack="0"/>
<pin id="300" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_2/4 "/>
</bind>
</comp>

<comp id="302" class="1004" name="ret_4_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="8" slack="0"/>
<pin id="304" dir="0" index="1" bw="8" slack="0"/>
<pin id="305" dir="1" index="2" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_4/4 "/>
</bind>
</comp>

<comp id="308" class="1004" name="tmp_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="14" slack="0"/>
<pin id="310" dir="0" index="1" bw="7" slack="2"/>
<pin id="311" dir="0" index="2" bw="7" slack="2"/>
<pin id="312" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="314" class="1004" name="zext_ln215_5_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="14" slack="0"/>
<pin id="316" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_5/4 "/>
</bind>
</comp>

<comp id="319" class="1004" name="add_ln215_1_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="7" slack="3"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln215_1/5 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_6_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="14" slack="0"/>
<pin id="326" dir="0" index="1" bw="7" slack="3"/>
<pin id="327" dir="0" index="2" bw="7" slack="0"/>
<pin id="328" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="331" class="1004" name="zext_ln215_6_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="14" slack="0"/>
<pin id="333" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_6/5 "/>
</bind>
</comp>

<comp id="336" class="1004" name="zext_ln215_3_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="9" slack="2"/>
<pin id="338" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_3/6 "/>
</bind>
</comp>

<comp id="339" class="1004" name="zext_ln215_4_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="8" slack="1"/>
<pin id="341" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_4/6 "/>
</bind>
</comp>

<comp id="343" class="1004" name="ret_5_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="9" slack="0"/>
<pin id="345" dir="0" index="1" bw="8" slack="0"/>
<pin id="346" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_5/6 "/>
</bind>
</comp>

<comp id="349" class="1004" name="zext_ln1346_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="8" slack="0"/>
<pin id="351" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1346/6 "/>
</bind>
</comp>

<comp id="353" class="1004" name="ret_6_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="10" slack="0"/>
<pin id="355" dir="0" index="1" bw="8" slack="0"/>
<pin id="356" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_6/6 "/>
</bind>
</comp>

<comp id="359" class="1004" name="add_ln22_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="7" slack="4"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22/6 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_7_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="14" slack="0"/>
<pin id="366" dir="0" index="1" bw="7" slack="4"/>
<pin id="367" dir="0" index="2" bw="7" slack="0"/>
<pin id="368" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/6 "/>
</bind>
</comp>

<comp id="371" class="1004" name="zext_ln215_7_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="14" slack="0"/>
<pin id="373" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_7/6 "/>
</bind>
</comp>

<comp id="376" class="1004" name="zext_ln1346_1_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="10" slack="1"/>
<pin id="378" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1346_1/7 "/>
</bind>
</comp>

<comp id="379" class="1004" name="zext_ln1346_2_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="8" slack="0"/>
<pin id="381" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1346_2/7 "/>
</bind>
</comp>

<comp id="383" class="1004" name="trunc_ln_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="8" slack="0"/>
<pin id="385" dir="0" index="1" bw="23" slack="0"/>
<pin id="386" dir="0" index="2" bw="5" slack="0"/>
<pin id="387" dir="0" index="3" bw="6" slack="0"/>
<pin id="388" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/10 "/>
</bind>
</comp>

<comp id="393" class="1007" name="grp_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="10" slack="0"/>
<pin id="395" dir="0" index="1" bw="8" slack="0"/>
<pin id="396" dir="0" index="2" bw="23" slack="0"/>
<pin id="397" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="ret/7 zext_ln1364/7 mul_ln1364/7 "/>
</bind>
</comp>

<comp id="402" class="1005" name="add_ln17_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="14" slack="0"/>
<pin id="404" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="add_ln17 "/>
</bind>
</comp>

<comp id="407" class="1005" name="icmp_ln17_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="1"/>
<pin id="409" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln17 "/>
</bind>
</comp>

<comp id="411" class="1005" name="select_ln17_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="7" slack="1"/>
<pin id="413" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="select_ln17 "/>
</bind>
</comp>

<comp id="420" class="1005" name="select_ln17_1_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="7" slack="0"/>
<pin id="422" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="select_ln17_1 "/>
</bind>
</comp>

<comp id="428" class="1005" name="select_ln17_2_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="7" slack="2"/>
<pin id="430" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="select_ln17_2 "/>
</bind>
</comp>

<comp id="433" class="1005" name="zext_ln22_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="64" slack="8"/>
<pin id="435" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="zext_ln22 "/>
</bind>
</comp>

<comp id="438" class="1005" name="imageIn_addr_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="14" slack="1"/>
<pin id="440" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="imageIn_addr "/>
</bind>
</comp>

<comp id="443" class="1005" name="imageIn_addr_1_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="14" slack="1"/>
<pin id="445" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="imageIn_addr_1 "/>
</bind>
</comp>

<comp id="448" class="1005" name="ret_4_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="9" slack="2"/>
<pin id="450" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="ret_4 "/>
</bind>
</comp>

<comp id="453" class="1005" name="imageIn_addr_2_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="14" slack="1"/>
<pin id="455" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="imageIn_addr_2 "/>
</bind>
</comp>

<comp id="458" class="1005" name="imageIn_addr_3_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="14" slack="1"/>
<pin id="460" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="imageIn_addr_3 "/>
</bind>
</comp>

<comp id="463" class="1005" name="ret_6_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="10" slack="1"/>
<pin id="465" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ret_6 "/>
</bind>
</comp>

<comp id="468" class="1005" name="add_ln22_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="7" slack="1"/>
<pin id="470" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln22 "/>
</bind>
</comp>

<comp id="473" class="1005" name="imageIn_addr_4_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="14" slack="1"/>
<pin id="475" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="imageIn_addr_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="52" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="86" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="104"><net_src comp="0" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="52" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="106"><net_src comp="99" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="112"><net_src comp="0" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="52" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="114"><net_src comp="107" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="120"><net_src comp="0" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="52" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="122"><net_src comp="115" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="128"><net_src comp="0" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="52" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="130"><net_src comp="123" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="136"><net_src comp="2" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="52" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="131" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="147"><net_src comp="38" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="144" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="40" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="165"><net_src comp="155" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="169"><net_src comp="40" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="176"><net_src comp="166" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="180"><net_src comp="93" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="185"><net_src comp="148" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="42" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="148" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="44" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="170" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="46" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="204"><net_src comp="193" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="40" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="206"><net_src comp="170" pin="4"/><net_sink comp="199" pin=2"/></net>

<net id="211"><net_src comp="159" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="40" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="218"><net_src comp="193" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="207" pin="2"/><net_sink comp="213" pin=1"/></net>

<net id="220"><net_src comp="159" pin="4"/><net_sink comp="213" pin=2"/></net>

<net id="225"><net_src comp="159" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="48" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="232"><net_src comp="193" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="221" pin="2"/><net_sink comp="227" pin=1"/></net>

<net id="234"><net_src comp="207" pin="2"/><net_sink comp="227" pin=2"/></net>

<net id="240"><net_src comp="50" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="213" pin="3"/><net_sink comp="235" pin=1"/></net>

<net id="242"><net_src comp="199" pin="3"/><net_sink comp="235" pin=2"/></net>

<net id="246"><net_src comp="235" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="253"><net_src comp="50" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="54" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="260"><net_src comp="56" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="58" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="265"><net_src comp="255" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="270"><net_src comp="262" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="248" pin="3"/><net_sink comp="266" pin=1"/></net>

<net id="278"><net_src comp="60" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="266" pin="2"/><net_sink comp="272" pin=1"/></net>

<net id="280"><net_src comp="62" pin="0"/><net_sink comp="272" pin=2"/></net>

<net id="281"><net_src comp="64" pin="0"/><net_sink comp="272" pin=3"/></net>

<net id="287"><net_src comp="50" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="272" pin="4"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="282" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="297"><net_src comp="177" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="93" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="306"><net_src comp="298" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="294" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="313"><net_src comp="50" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="317"><net_src comp="308" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="323"><net_src comp="46" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="329"><net_src comp="50" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="319" pin="2"/><net_sink comp="324" pin=2"/></net>

<net id="334"><net_src comp="324" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="342"><net_src comp="177" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="347"><net_src comp="336" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="339" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="352"><net_src comp="93" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="357"><net_src comp="343" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="349" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="363"><net_src comp="40" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="369"><net_src comp="50" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="370"><net_src comp="359" pin="2"/><net_sink comp="364" pin=2"/></net>

<net id="374"><net_src comp="364" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="382"><net_src comp="93" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="389"><net_src comp="80" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="390"><net_src comp="82" pin="0"/><net_sink comp="383" pin=2"/></net>

<net id="391"><net_src comp="84" pin="0"/><net_sink comp="383" pin=3"/></net>

<net id="392"><net_src comp="383" pin="4"/><net_sink comp="138" pin=1"/></net>

<net id="398"><net_src comp="376" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="399"><net_src comp="379" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="400"><net_src comp="66" pin="0"/><net_sink comp="393" pin=2"/></net>

<net id="401"><net_src comp="393" pin="3"/><net_sink comp="383" pin=1"/></net>

<net id="405"><net_src comp="181" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="410"><net_src comp="187" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="414"><net_src comp="199" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="416"><net_src comp="411" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="417"><net_src comp="411" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="418"><net_src comp="411" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="419"><net_src comp="411" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="423"><net_src comp="213" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="425"><net_src comp="420" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="426"><net_src comp="420" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="427"><net_src comp="420" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="431"><net_src comp="227" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="436"><net_src comp="243" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="441"><net_src comp="86" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="446"><net_src comp="99" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="451"><net_src comp="302" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="456"><net_src comp="107" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="461"><net_src comp="115" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="466"><net_src comp="353" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="471"><net_src comp="359" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="476"><net_src comp="123" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="93" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: imageOut | {10 }
 - Input state : 
	Port: im_pros : imageIn | {2 3 4 5 6 7 }
  - Chain level:
	State 1
	State 2
		add_ln17 : 1
		icmp_ln17 : 1
		br_ln17 : 2
		icmp_ln18 : 1
		select_ln17 : 2
		indvars_iv_next763 : 1
		select_ln17_1 : 2
		indvars_iv_next76_mid1 : 1
		select_ln17_2 : 2
		tmp_5 : 3
		zext_ln22 : 4
		imageIn_addr : 5
		lhs : 6
	State 3
		sext_ln215 : 1
		add_ln215 : 2
		lshr_ln : 3
		tmp_1 : 4
		zext_ln215_1 : 5
		imageIn_addr_1 : 6
		rhs : 7
	State 4
		zext_ln215_2 : 1
		ret_4 : 2
		zext_ln215_5 : 1
		imageIn_addr_2 : 2
		rhs_1 : 3
	State 5
		tmp_6 : 1
		zext_ln215_6 : 2
		imageIn_addr_3 : 3
		rhs_2 : 4
	State 6
		ret_5 : 1
		zext_ln1346 : 1
		ret_6 : 2
		tmp_7 : 1
		zext_ln215_7 : 2
		imageIn_addr_4 : 3
		rhs_3 : 4
	State 7
		zext_ln1346_2 : 1
		ret : 2
		zext_ln1364 : 3
		mul_ln1364 : 4
	State 8
	State 9
	State 10
		trunc_ln : 1
		store_ln22 : 2
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |        add_ln17_fu_181        |    0    |    0    |    21   |
|          |   indvars_iv_next763_fu_207   |    0    |    0    |    14   |
|          | indvars_iv_next76_mid1_fu_221 |    0    |    0    |    14   |
|          |        add_ln215_fu_266       |    0    |    0    |    21   |
|    add   |          ret_4_fu_302         |    0    |    0    |    15   |
|          |       add_ln215_1_fu_319      |    0    |    0    |    14   |
|          |          ret_5_fu_343         |    0    |    0    |    18   |
|          |          ret_6_fu_353         |    0    |    0    |    18   |
|          |        add_ln22_fu_359        |    0    |    0    |    14   |
|----------|-------------------------------|---------|---------|---------|
|   icmp   |        icmp_ln17_fu_187       |    0    |    0    |    12   |
|          |        icmp_ln18_fu_193       |    0    |    0    |    10   |
|----------|-------------------------------|---------|---------|---------|
|          |       select_ln17_fu_199      |    0    |    0    |    7    |
|  select  |      select_ln17_1_fu_213     |    0    |    0    |    7    |
|          |      select_ln17_2_fu_227     |    0    |    0    |    7    |
|----------|-------------------------------|---------|---------|---------|
|  addmul  |           grp_fu_393          |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          tmp_5_fu_235         |    0    |    0    |    0    |
|          |     shl_ln215_mid2_fu_248     |    0    |    0    |    0    |
|          |          or_ln_fu_255         |    0    |    0    |    0    |
|bitconcatenate|          tmp_1_fu_282         |    0    |    0    |    0    |
|          |           tmp_fu_308          |    0    |    0    |    0    |
|          |          tmp_6_fu_324         |    0    |    0    |    0    |
|          |          tmp_7_fu_364         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        zext_ln22_fu_243       |    0    |    0    |    0    |
|          |      zext_ln215_1_fu_289      |    0    |    0    |    0    |
|          |       zext_ln215_fu_294       |    0    |    0    |    0    |
|          |      zext_ln215_2_fu_298      |    0    |    0    |    0    |
|          |      zext_ln215_5_fu_314      |    0    |    0    |    0    |
|   zext   |      zext_ln215_6_fu_331      |    0    |    0    |    0    |
|          |      zext_ln215_3_fu_336      |    0    |    0    |    0    |
|          |      zext_ln215_4_fu_339      |    0    |    0    |    0    |
|          |       zext_ln1346_fu_349      |    0    |    0    |    0    |
|          |      zext_ln215_7_fu_371      |    0    |    0    |    0    |
|          |      zext_ln1346_1_fu_376     |    0    |    0    |    0    |
|          |      zext_ln1346_2_fu_379     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   sext   |       sext_ln215_fu_262       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|partselect|         lshr_ln_fu_272        |    0    |    0    |    0    |
|          |        trunc_ln_fu_383        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    1    |    0    |   192   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln17_reg_402   |   14   |
|   add_ln22_reg_468   |    7   |
|       i_reg_155      |    7   |
|   icmp_ln17_reg_407  |    1   |
|imageIn_addr_1_reg_443|   14   |
|imageIn_addr_2_reg_453|   14   |
|imageIn_addr_3_reg_458|   14   |
|imageIn_addr_4_reg_473|   14   |
| imageIn_addr_reg_438 |   14   |
|indvar_flatten_reg_144|   14   |
|       j_reg_166      |    7   |
|        reg_177       |    8   |
|     ret_4_reg_448    |    9   |
|     ret_6_reg_463    |   10   |
| select_ln17_1_reg_420|    7   |
| select_ln17_2_reg_428|    7   |
|  select_ln17_reg_411 |    7   |
|   zext_ln22_reg_433  |   64   |
+----------------------+--------+
|         Total        |   232  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_93 |  p0  |  10  |  14  |   140  ||    54   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   140  ||  0.895  ||    54   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   192  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   54   |
|  Register |    -   |    -   |   232  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    0   |   232  |   246  |
+-----------+--------+--------+--------+--------+
