-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
-- Version: 2021.2
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity TOP_QRD_Pipeline_CHANNEL2REAL is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    H_real_spl1_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    H_real_spl1_empty_n : IN STD_LOGIC;
    H_real_spl1_read : OUT STD_LOGIC;
    H_imag_spl1_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    H_imag_spl1_empty_n : IN STD_LOGIC;
    H_imag_spl1_read : OUT STD_LOGIC;
    Y_V_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    Y_V_1_ce0 : OUT STD_LOGIC;
    Y_V_1_we0 : OUT STD_LOGIC;
    Y_V_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Y_V_1_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    Y_V_1_ce1 : OUT STD_LOGIC;
    Y_V_1_we1 : OUT STD_LOGIC;
    Y_V_1_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Y_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    Y_V_ce0 : OUT STD_LOGIC;
    Y_V_we0 : OUT STD_LOGIC;
    Y_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Y_V_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    Y_V_ce1 : OUT STD_LOGIC;
    Y_V_we1 : OUT STD_LOGIC;
    Y_V_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Y_V_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    Y_V_2_ce0 : OUT STD_LOGIC;
    Y_V_2_we0 : OUT STD_LOGIC;
    Y_V_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Y_V_2_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    Y_V_2_ce1 : OUT STD_LOGIC;
    Y_V_2_we1 : OUT STD_LOGIC;
    Y_V_2_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Y_V_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    Y_V_4_ce0 : OUT STD_LOGIC;
    Y_V_4_we0 : OUT STD_LOGIC;
    Y_V_4_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Y_V_4_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    Y_V_4_ce1 : OUT STD_LOGIC;
    Y_V_4_we1 : OUT STD_LOGIC;
    Y_V_4_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Y_V_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    Y_V_6_ce0 : OUT STD_LOGIC;
    Y_V_6_we0 : OUT STD_LOGIC;
    Y_V_6_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Y_V_6_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    Y_V_6_ce1 : OUT STD_LOGIC;
    Y_V_6_we1 : OUT STD_LOGIC;
    Y_V_6_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Y_V_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    Y_V_3_ce0 : OUT STD_LOGIC;
    Y_V_3_we0 : OUT STD_LOGIC;
    Y_V_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Y_V_3_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    Y_V_3_ce1 : OUT STD_LOGIC;
    Y_V_3_we1 : OUT STD_LOGIC;
    Y_V_3_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Y_V_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    Y_V_5_ce0 : OUT STD_LOGIC;
    Y_V_5_we0 : OUT STD_LOGIC;
    Y_V_5_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Y_V_5_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    Y_V_5_ce1 : OUT STD_LOGIC;
    Y_V_5_we1 : OUT STD_LOGIC;
    Y_V_5_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Y_V_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    Y_V_7_ce0 : OUT STD_LOGIC;
    Y_V_7_we0 : OUT STD_LOGIC;
    Y_V_7_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Y_V_7_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    Y_V_7_ce1 : OUT STD_LOGIC;
    Y_V_7_we1 : OUT STD_LOGIC;
    Y_V_7_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_0_0_036012404_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_0_0_036012404_out_ap_vld : OUT STD_LOGIC;
    p_0_0_036012400_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_0_0_036012400_out_ap_vld : OUT STD_LOGIC;
    p_0_0_036012396_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_0_0_036012396_out_ap_vld : OUT STD_LOGIC;
    p_0_0_036012392_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_0_0_036012392_out_ap_vld : OUT STD_LOGIC;
    p_0_0_036012386_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_0_0_036012386_out_ap_vld : OUT STD_LOGIC;
    p_0_0_036012382_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_0_0_036012382_out_ap_vld : OUT STD_LOGIC;
    p_0_0_036012378_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_0_0_036012378_out_ap_vld : OUT STD_LOGIC;
    p_0_0_036012374_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_0_0_036012374_out_ap_vld : OUT STD_LOGIC;
    p_0_0_036012372_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_0_0_036012372_out_ap_vld : OUT STD_LOGIC;
    p_0_0_036012368_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_0_0_036012368_out_ap_vld : OUT STD_LOGIC;
    p_0_0_036012364_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_0_0_036012364_out_ap_vld : OUT STD_LOGIC;
    p_0_0_036012360_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_0_0_036012360_out_ap_vld : OUT STD_LOGIC;
    p_0_0_036012356_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_0_0_036012356_out_ap_vld : OUT STD_LOGIC;
    p_0_0_036012352_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_0_0_036012352_out_ap_vld : OUT STD_LOGIC;
    p_0_0_036012348_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_0_0_036012348_out_ap_vld : OUT STD_LOGIC;
    p_0_0_036012344_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_0_0_036012344_out_ap_vld : OUT STD_LOGIC;
    p_0_0_036002340_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_0_0_036002340_out_ap_vld : OUT STD_LOGIC;
    p_0_0_036002336_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_0_0_036002336_out_ap_vld : OUT STD_LOGIC;
    p_0_0_036002332_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_0_0_036002332_out_ap_vld : OUT STD_LOGIC;
    p_0_0_036002328_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_0_0_036002328_out_ap_vld : OUT STD_LOGIC;
    p_0_0_036002322_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_0_0_036002322_out_ap_vld : OUT STD_LOGIC;
    p_0_0_036002318_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_0_0_036002318_out_ap_vld : OUT STD_LOGIC;
    p_0_0_036002314_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_0_0_036002314_out_ap_vld : OUT STD_LOGIC;
    p_0_0_036002310_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_0_0_036002310_out_ap_vld : OUT STD_LOGIC;
    p_0_0_036002308_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_0_0_036002308_out_ap_vld : OUT STD_LOGIC;
    p_0_0_036002304_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_0_0_036002304_out_ap_vld : OUT STD_LOGIC;
    p_0_0_036002300_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_0_0_036002300_out_ap_vld : OUT STD_LOGIC;
    p_0_0_036002296_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_0_0_036002296_out_ap_vld : OUT STD_LOGIC;
    p_0_0_036002292_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_0_0_036002292_out_ap_vld : OUT STD_LOGIC;
    p_0_0_036002288_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_0_0_036002288_out_ap_vld : OUT STD_LOGIC;
    p_0_0_036002284_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_0_0_036002284_out_ap_vld : OUT STD_LOGIC;
    p_0_0_036002280_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_0_0_036002280_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of TOP_QRD_Pipeline_CHANNEL2REAL is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln124_fu_596_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal H_real_spl1_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal H_imag_spl1_blk_n : STD_LOGIC;
    signal empty_400_fu_608_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_400_reg_920 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal and_ln_fu_622_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal and_ln_reg_925 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln127_fu_642_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln128_fu_660_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal i_fu_148 : STD_LOGIC_VECTOR (4 downto 0);
    signal i_18_fu_602_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_sig_allocacmp_i_17 : STD_LOGIC_VECTOR (4 downto 0);
    signal HH_V_fu_152 : STD_LOGIC_VECTOR (15 downto 0);
    signal HH_V_1_fu_156 : STD_LOGIC_VECTOR (15 downto 0);
    signal HH_V_2_fu_160 : STD_LOGIC_VECTOR (15 downto 0);
    signal HH_V_3_fu_164 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal sub_ln712_fu_672_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_s_fu_612_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal shl_ln_fu_635_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln128_fu_654_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_450 : BOOLEAN;
    signal ap_condition_453 : BOOLEAN;
    signal ap_condition_456 : BOOLEAN;
    signal ap_condition_460 : BOOLEAN;
    signal ap_condition_463 : BOOLEAN;
    signal ap_condition_466 : BOOLEAN;
    signal ap_condition_470 : BOOLEAN;
    signal ap_condition_473 : BOOLEAN;
    signal ap_condition_476 : BOOLEAN;
    signal ap_condition_480 : BOOLEAN;
    signal ap_condition_483 : BOOLEAN;
    signal ap_condition_486 : BOOLEAN;
    signal ap_condition_489 : BOOLEAN;
    signal ap_condition_492 : BOOLEAN;
    signal ap_condition_495 : BOOLEAN;
    signal ap_condition_498 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component TOP_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component TOP_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    i_fu_148_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln124_fu_596_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    i_fu_148 <= i_18_fu_602_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_148 <= ap_const_lv5_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv3_2 = and_ln_reg_925) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (empty_400_reg_920 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                HH_V_1_fu_156 <= H_real_spl1_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv3_0 = and_ln_reg_925) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (empty_400_reg_920 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                HH_V_2_fu_160 <= H_real_spl1_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv3_0 = and_ln_reg_925)) and not((ap_const_lv3_2 = and_ln_reg_925)) and not((ap_const_lv3_4 = and_ln_reg_925)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (empty_400_reg_920 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                HH_V_3_fu_164 <= H_real_spl1_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv3_4 = and_ln_reg_925) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (empty_400_reg_920 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                HH_V_fu_152 <= H_real_spl1_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln124_fu_596_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    and_ln_reg_925(2 downto 1) <= and_ln_fu_622_p3(2 downto 1);
                empty_400_reg_920 <= empty_400_fu_608_p1;
            end if;
        end if;
    end process;
    and_ln_reg_925(0) <= '0';

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;

    H_imag_spl1_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, H_imag_spl1_empty_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            H_imag_spl1_blk_n <= H_imag_spl1_empty_n;
        else 
            H_imag_spl1_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    H_imag_spl1_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            H_imag_spl1_read <= ap_const_logic_1;
        else 
            H_imag_spl1_read <= ap_const_logic_0;
        end if; 
    end process;


    H_real_spl1_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, H_real_spl1_empty_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            H_real_spl1_blk_n <= H_real_spl1_empty_n;
        else 
            H_real_spl1_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    H_real_spl1_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            H_real_spl1_read <= ap_const_logic_1;
        else 
            H_real_spl1_read <= ap_const_logic_0;
        end if; 
    end process;

    Y_V_1_address0 <= zext_ln127_fu_642_p1(3 - 1 downto 0);
    Y_V_1_address1 <= zext_ln128_fu_660_p1(3 - 1 downto 0);

    Y_V_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            Y_V_1_ce0 <= ap_const_logic_1;
        else 
            Y_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_V_1_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            Y_V_1_ce1 <= ap_const_logic_1;
        else 
            Y_V_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    Y_V_1_d0 <= H_imag_spl1_dout;
    Y_V_1_d1 <= H_real_spl1_dout;

    Y_V_1_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, and_ln_reg_925)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv3_0 = and_ln_reg_925) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            Y_V_1_we0 <= ap_const_logic_1;
        else 
            Y_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_V_1_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, and_ln_reg_925)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv3_0 = and_ln_reg_925) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            Y_V_1_we1 <= ap_const_logic_1;
        else 
            Y_V_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    Y_V_2_address0 <= zext_ln128_fu_660_p1(3 - 1 downto 0);
    Y_V_2_address1 <= zext_ln127_fu_642_p1(3 - 1 downto 0);

    Y_V_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            Y_V_2_ce0 <= ap_const_logic_1;
        else 
            Y_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_V_2_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            Y_V_2_ce1 <= ap_const_logic_1;
        else 
            Y_V_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    Y_V_2_d0 <= sub_ln712_fu_672_p2;
    Y_V_2_d1 <= H_real_spl1_dout;

    Y_V_2_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, and_ln_reg_925)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv3_2 = and_ln_reg_925) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            Y_V_2_we0 <= ap_const_logic_1;
        else 
            Y_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_V_2_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, and_ln_reg_925)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv3_2 = and_ln_reg_925) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            Y_V_2_we1 <= ap_const_logic_1;
        else 
            Y_V_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    Y_V_3_address0 <= zext_ln127_fu_642_p1(3 - 1 downto 0);
    Y_V_3_address1 <= zext_ln128_fu_660_p1(3 - 1 downto 0);

    Y_V_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            Y_V_3_ce0 <= ap_const_logic_1;
        else 
            Y_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_V_3_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            Y_V_3_ce1 <= ap_const_logic_1;
        else 
            Y_V_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    Y_V_3_d0 <= H_imag_spl1_dout;
    Y_V_3_d1 <= H_real_spl1_dout;

    Y_V_3_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, and_ln_reg_925)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv3_2 = and_ln_reg_925) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            Y_V_3_we0 <= ap_const_logic_1;
        else 
            Y_V_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_V_3_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, and_ln_reg_925)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv3_2 = and_ln_reg_925) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            Y_V_3_we1 <= ap_const_logic_1;
        else 
            Y_V_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    Y_V_4_address0 <= zext_ln128_fu_660_p1(3 - 1 downto 0);
    Y_V_4_address1 <= zext_ln127_fu_642_p1(3 - 1 downto 0);

    Y_V_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            Y_V_4_ce0 <= ap_const_logic_1;
        else 
            Y_V_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_V_4_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            Y_V_4_ce1 <= ap_const_logic_1;
        else 
            Y_V_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    Y_V_4_d0 <= sub_ln712_fu_672_p2;
    Y_V_4_d1 <= H_real_spl1_dout;

    Y_V_4_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, and_ln_reg_925)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv3_4 = and_ln_reg_925) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            Y_V_4_we0 <= ap_const_logic_1;
        else 
            Y_V_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_V_4_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, and_ln_reg_925)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv3_4 = and_ln_reg_925) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            Y_V_4_we1 <= ap_const_logic_1;
        else 
            Y_V_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    Y_V_5_address0 <= zext_ln127_fu_642_p1(3 - 1 downto 0);
    Y_V_5_address1 <= zext_ln128_fu_660_p1(3 - 1 downto 0);

    Y_V_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            Y_V_5_ce0 <= ap_const_logic_1;
        else 
            Y_V_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_V_5_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            Y_V_5_ce1 <= ap_const_logic_1;
        else 
            Y_V_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    Y_V_5_d0 <= H_imag_spl1_dout;
    Y_V_5_d1 <= H_real_spl1_dout;

    Y_V_5_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, and_ln_reg_925)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv3_4 = and_ln_reg_925) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            Y_V_5_we0 <= ap_const_logic_1;
        else 
            Y_V_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_V_5_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, and_ln_reg_925)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv3_4 = and_ln_reg_925) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            Y_V_5_we1 <= ap_const_logic_1;
        else 
            Y_V_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    Y_V_6_address0 <= zext_ln128_fu_660_p1(3 - 1 downto 0);
    Y_V_6_address1 <= zext_ln127_fu_642_p1(3 - 1 downto 0);

    Y_V_6_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            Y_V_6_ce0 <= ap_const_logic_1;
        else 
            Y_V_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_V_6_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            Y_V_6_ce1 <= ap_const_logic_1;
        else 
            Y_V_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    Y_V_6_d0 <= sub_ln712_fu_672_p2;
    Y_V_6_d1 <= H_real_spl1_dout;

    Y_V_6_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, and_ln_reg_925)
    begin
        if ((not((ap_const_lv3_0 = and_ln_reg_925)) and not((ap_const_lv3_2 = and_ln_reg_925)) and not((ap_const_lv3_4 = and_ln_reg_925)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            Y_V_6_we0 <= ap_const_logic_1;
        else 
            Y_V_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_V_6_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, and_ln_reg_925)
    begin
        if ((not((ap_const_lv3_0 = and_ln_reg_925)) and not((ap_const_lv3_2 = and_ln_reg_925)) and not((ap_const_lv3_4 = and_ln_reg_925)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            Y_V_6_we1 <= ap_const_logic_1;
        else 
            Y_V_6_we1 <= ap_const_logic_0;
        end if; 
    end process;

    Y_V_7_address0 <= zext_ln127_fu_642_p1(3 - 1 downto 0);
    Y_V_7_address1 <= zext_ln128_fu_660_p1(3 - 1 downto 0);

    Y_V_7_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            Y_V_7_ce0 <= ap_const_logic_1;
        else 
            Y_V_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_V_7_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            Y_V_7_ce1 <= ap_const_logic_1;
        else 
            Y_V_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    Y_V_7_d0 <= H_imag_spl1_dout;
    Y_V_7_d1 <= H_real_spl1_dout;

    Y_V_7_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, and_ln_reg_925)
    begin
        if ((not((ap_const_lv3_0 = and_ln_reg_925)) and not((ap_const_lv3_2 = and_ln_reg_925)) and not((ap_const_lv3_4 = and_ln_reg_925)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            Y_V_7_we0 <= ap_const_logic_1;
        else 
            Y_V_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_V_7_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, and_ln_reg_925)
    begin
        if ((not((ap_const_lv3_0 = and_ln_reg_925)) and not((ap_const_lv3_2 = and_ln_reg_925)) and not((ap_const_lv3_4 = and_ln_reg_925)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            Y_V_7_we1 <= ap_const_logic_1;
        else 
            Y_V_7_we1 <= ap_const_logic_0;
        end if; 
    end process;

    Y_V_address0 <= zext_ln128_fu_660_p1(3 - 1 downto 0);
    Y_V_address1 <= zext_ln127_fu_642_p1(3 - 1 downto 0);

    Y_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            Y_V_ce0 <= ap_const_logic_1;
        else 
            Y_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            Y_V_ce1 <= ap_const_logic_1;
        else 
            Y_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    Y_V_d0 <= sub_ln712_fu_672_p2;
    Y_V_d1 <= H_real_spl1_dout;

    Y_V_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, and_ln_reg_925)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv3_0 = and_ln_reg_925) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            Y_V_we0 <= ap_const_logic_1;
        else 
            Y_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_V_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, and_ln_reg_925)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv3_0 = and_ln_reg_925) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            Y_V_we1 <= ap_const_logic_1;
        else 
            Y_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    and_ln_fu_622_p3 <= (tmp_s_fu_612_p4 & ap_const_lv1_0);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter1, H_real_spl1_empty_n, H_imag_spl1_empty_n)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((ap_const_logic_0 = H_imag_spl1_empty_n) or (ap_const_logic_0 = H_real_spl1_empty_n)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, H_real_spl1_empty_n, H_imag_spl1_empty_n)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((ap_const_logic_0 = H_imag_spl1_empty_n) or (ap_const_logic_0 = H_real_spl1_empty_n)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, H_real_spl1_empty_n, H_imag_spl1_empty_n)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((ap_const_logic_0 = H_imag_spl1_empty_n) or (ap_const_logic_0 = H_real_spl1_empty_n)));
    end process;

        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state2_pp0_stage0_iter1_assign_proc : process(H_real_spl1_empty_n, H_imag_spl1_empty_n)
    begin
                ap_block_state2_pp0_stage0_iter1 <= ((ap_const_logic_0 = H_imag_spl1_empty_n) or (ap_const_logic_0 = H_real_spl1_empty_n));
    end process;


    ap_condition_450_assign_proc : process(ap_enable_reg_pp0_iter1, empty_400_reg_920, and_ln_reg_925)
    begin
                ap_condition_450 <= ((ap_const_lv3_4 = and_ln_reg_925) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (empty_400_reg_920 = ap_const_lv2_2));
    end process;


    ap_condition_453_assign_proc : process(ap_enable_reg_pp0_iter1, empty_400_reg_920, and_ln_reg_925)
    begin
                ap_condition_453 <= ((ap_const_lv3_4 = and_ln_reg_925) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (empty_400_reg_920 = ap_const_lv2_1));
    end process;


    ap_condition_456_assign_proc : process(ap_enable_reg_pp0_iter1, empty_400_reg_920, and_ln_reg_925)
    begin
                ap_condition_456 <= ((ap_const_lv3_4 = and_ln_reg_925) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (empty_400_reg_920 = ap_const_lv2_3));
    end process;


    ap_condition_460_assign_proc : process(ap_enable_reg_pp0_iter1, empty_400_reg_920, and_ln_reg_925)
    begin
                ap_condition_460 <= ((ap_const_lv3_2 = and_ln_reg_925) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (empty_400_reg_920 = ap_const_lv2_2));
    end process;


    ap_condition_463_assign_proc : process(ap_enable_reg_pp0_iter1, empty_400_reg_920, and_ln_reg_925)
    begin
                ap_condition_463 <= ((ap_const_lv3_2 = and_ln_reg_925) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (empty_400_reg_920 = ap_const_lv2_1));
    end process;


    ap_condition_466_assign_proc : process(ap_enable_reg_pp0_iter1, empty_400_reg_920, and_ln_reg_925)
    begin
                ap_condition_466 <= ((ap_const_lv3_2 = and_ln_reg_925) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (empty_400_reg_920 = ap_const_lv2_3));
    end process;


    ap_condition_470_assign_proc : process(ap_enable_reg_pp0_iter1, empty_400_reg_920, and_ln_reg_925)
    begin
                ap_condition_470 <= ((ap_const_lv3_0 = and_ln_reg_925) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (empty_400_reg_920 = ap_const_lv2_2));
    end process;


    ap_condition_473_assign_proc : process(ap_enable_reg_pp0_iter1, empty_400_reg_920, and_ln_reg_925)
    begin
                ap_condition_473 <= ((ap_const_lv3_0 = and_ln_reg_925) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (empty_400_reg_920 = ap_const_lv2_1));
    end process;


    ap_condition_476_assign_proc : process(ap_enable_reg_pp0_iter1, empty_400_reg_920, and_ln_reg_925)
    begin
                ap_condition_476 <= ((ap_const_lv3_0 = and_ln_reg_925) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (empty_400_reg_920 = ap_const_lv2_3));
    end process;


    ap_condition_480_assign_proc : process(ap_enable_reg_pp0_iter1, empty_400_reg_920, and_ln_reg_925)
    begin
                ap_condition_480 <= (not((ap_const_lv3_0 = and_ln_reg_925)) and not((ap_const_lv3_2 = and_ln_reg_925)) and not((ap_const_lv3_4 = and_ln_reg_925)) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (empty_400_reg_920 = ap_const_lv2_2));
    end process;


    ap_condition_483_assign_proc : process(ap_enable_reg_pp0_iter1, empty_400_reg_920, and_ln_reg_925)
    begin
                ap_condition_483 <= (not((ap_const_lv3_0 = and_ln_reg_925)) and not((ap_const_lv3_2 = and_ln_reg_925)) and not((ap_const_lv3_4 = and_ln_reg_925)) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (empty_400_reg_920 = ap_const_lv2_1));
    end process;


    ap_condition_486_assign_proc : process(ap_enable_reg_pp0_iter1, empty_400_reg_920, and_ln_reg_925)
    begin
                ap_condition_486 <= (not((ap_const_lv3_0 = and_ln_reg_925)) and not((ap_const_lv3_2 = and_ln_reg_925)) and not((ap_const_lv3_4 = and_ln_reg_925)) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (empty_400_reg_920 = ap_const_lv2_3));
    end process;


    ap_condition_489_assign_proc : process(ap_enable_reg_pp0_iter1, empty_400_reg_920, and_ln_reg_925)
    begin
                ap_condition_489 <= ((ap_const_lv3_4 = and_ln_reg_925) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (empty_400_reg_920 = ap_const_lv2_0));
    end process;


    ap_condition_492_assign_proc : process(ap_enable_reg_pp0_iter1, empty_400_reg_920, and_ln_reg_925)
    begin
                ap_condition_492 <= ((ap_const_lv3_2 = and_ln_reg_925) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (empty_400_reg_920 = ap_const_lv2_0));
    end process;


    ap_condition_495_assign_proc : process(ap_enable_reg_pp0_iter1, empty_400_reg_920, and_ln_reg_925)
    begin
                ap_condition_495 <= ((ap_const_lv3_0 = and_ln_reg_925) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (empty_400_reg_920 = ap_const_lv2_0));
    end process;


    ap_condition_498_assign_proc : process(ap_enable_reg_pp0_iter1, empty_400_reg_920, and_ln_reg_925)
    begin
                ap_condition_498 <= (not((ap_const_lv3_0 = and_ln_reg_925)) and not((ap_const_lv3_2 = and_ln_reg_925)) and not((ap_const_lv3_4 = and_ln_reg_925)) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (empty_400_reg_920 = ap_const_lv2_0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln124_fu_596_p2)
    begin
        if (((icmp_ln124_fu_596_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_17_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, i_fu_148)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_i_17 <= ap_const_lv5_0;
        else 
            ap_sig_allocacmp_i_17 <= i_fu_148;
        end if; 
    end process;

    empty_400_fu_608_p1 <= ap_sig_allocacmp_i_17(2 - 1 downto 0);
    i_18_fu_602_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_17) + unsigned(ap_const_lv5_1));
    icmp_ln124_fu_596_p2 <= "1" when (ap_sig_allocacmp_i_17 = ap_const_lv5_10) else "0";
    or_ln128_fu_654_p2 <= (shl_ln_fu_635_p3 or ap_const_lv3_1);

    p_0_0_036002280_out_assign_proc : process(ap_CS_fsm_pp0_stage0, H_real_spl1_dout, ap_block_pp0_stage0, ap_loop_init, ap_condition_450)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
            if ((ap_loop_init = ap_const_logic_1)) then 
                p_0_0_036002280_out <= ap_const_lv16_0;
            elsif ((ap_const_boolean_1 = ap_condition_450)) then 
                p_0_0_036002280_out <= H_real_spl1_dout;
            else 
                p_0_0_036002280_out <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_0_0_036002280_out <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_0_0_036002280_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, empty_400_reg_920, ap_block_pp0_stage0_11001, and_ln_reg_925, ap_loop_init)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv3_4 = and_ln_reg_925) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (empty_400_reg_920 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            p_0_0_036002280_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_036002280_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_0_0_036002284_out_assign_proc : process(ap_CS_fsm_pp0_stage0, H_real_spl1_dout, ap_block_pp0_stage0, ap_loop_init, ap_condition_453)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
            if ((ap_loop_init = ap_const_logic_1)) then 
                p_0_0_036002284_out <= ap_const_lv16_0;
            elsif ((ap_const_boolean_1 = ap_condition_453)) then 
                p_0_0_036002284_out <= H_real_spl1_dout;
            else 
                p_0_0_036002284_out <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_0_0_036002284_out <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_0_0_036002284_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, empty_400_reg_920, ap_block_pp0_stage0_11001, and_ln_reg_925, ap_loop_init)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv3_4 = and_ln_reg_925) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (empty_400_reg_920 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            p_0_0_036002284_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_036002284_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_0_036002288_out <= HH_V_fu_152;

    p_0_0_036002288_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln124_fu_596_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln124_fu_596_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_0_0_036002288_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_036002288_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_0_0_036002292_out_assign_proc : process(ap_CS_fsm_pp0_stage0, H_real_spl1_dout, ap_block_pp0_stage0, ap_loop_init, ap_condition_456)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
            if ((ap_loop_init = ap_const_logic_1)) then 
                p_0_0_036002292_out <= ap_const_lv16_0;
            elsif ((ap_const_boolean_1 = ap_condition_456)) then 
                p_0_0_036002292_out <= H_real_spl1_dout;
            else 
                p_0_0_036002292_out <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_0_0_036002292_out <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_0_0_036002292_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, empty_400_reg_920, ap_block_pp0_stage0_11001, and_ln_reg_925, ap_loop_init)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv3_4 = and_ln_reg_925) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (empty_400_reg_920 = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            p_0_0_036002292_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_036002292_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_0_0_036002296_out_assign_proc : process(ap_CS_fsm_pp0_stage0, H_real_spl1_dout, ap_block_pp0_stage0, ap_loop_init, ap_condition_460)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
            if ((ap_loop_init = ap_const_logic_1)) then 
                p_0_0_036002296_out <= ap_const_lv16_0;
            elsif ((ap_const_boolean_1 = ap_condition_460)) then 
                p_0_0_036002296_out <= H_real_spl1_dout;
            else 
                p_0_0_036002296_out <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_0_0_036002296_out <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_0_0_036002296_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, empty_400_reg_920, ap_block_pp0_stage0_11001, and_ln_reg_925, ap_loop_init)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv3_2 = and_ln_reg_925) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (empty_400_reg_920 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            p_0_0_036002296_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_036002296_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_0_0_036002300_out_assign_proc : process(ap_CS_fsm_pp0_stage0, H_real_spl1_dout, ap_block_pp0_stage0, ap_loop_init, ap_condition_463)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
            if ((ap_loop_init = ap_const_logic_1)) then 
                p_0_0_036002300_out <= ap_const_lv16_0;
            elsif ((ap_const_boolean_1 = ap_condition_463)) then 
                p_0_0_036002300_out <= H_real_spl1_dout;
            else 
                p_0_0_036002300_out <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_0_0_036002300_out <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_0_0_036002300_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, empty_400_reg_920, ap_block_pp0_stage0_11001, and_ln_reg_925, ap_loop_init)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv3_2 = and_ln_reg_925) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (empty_400_reg_920 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            p_0_0_036002300_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_036002300_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_0_036002304_out <= HH_V_1_fu_156;

    p_0_0_036002304_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln124_fu_596_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln124_fu_596_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_0_0_036002304_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_036002304_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_0_0_036002308_out_assign_proc : process(ap_CS_fsm_pp0_stage0, H_real_spl1_dout, ap_block_pp0_stage0, ap_loop_init, ap_condition_466)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
            if ((ap_loop_init = ap_const_logic_1)) then 
                p_0_0_036002308_out <= ap_const_lv16_0;
            elsif ((ap_const_boolean_1 = ap_condition_466)) then 
                p_0_0_036002308_out <= H_real_spl1_dout;
            else 
                p_0_0_036002308_out <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_0_0_036002308_out <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_0_0_036002308_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, empty_400_reg_920, ap_block_pp0_stage0_11001, and_ln_reg_925, ap_loop_init)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv3_2 = and_ln_reg_925) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (empty_400_reg_920 = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            p_0_0_036002308_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_036002308_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_0_0_036002310_out_assign_proc : process(ap_CS_fsm_pp0_stage0, H_real_spl1_dout, ap_block_pp0_stage0, ap_loop_init, ap_condition_470)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
            if ((ap_loop_init = ap_const_logic_1)) then 
                p_0_0_036002310_out <= ap_const_lv16_0;
            elsif ((ap_const_boolean_1 = ap_condition_470)) then 
                p_0_0_036002310_out <= H_real_spl1_dout;
            else 
                p_0_0_036002310_out <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_0_0_036002310_out <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_0_0_036002310_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, empty_400_reg_920, ap_block_pp0_stage0_11001, and_ln_reg_925, ap_loop_init)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv3_0 = and_ln_reg_925) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (empty_400_reg_920 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            p_0_0_036002310_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_036002310_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_0_0_036002314_out_assign_proc : process(ap_CS_fsm_pp0_stage0, H_real_spl1_dout, ap_block_pp0_stage0, ap_loop_init, ap_condition_473)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
            if ((ap_loop_init = ap_const_logic_1)) then 
                p_0_0_036002314_out <= ap_const_lv16_0;
            elsif ((ap_const_boolean_1 = ap_condition_473)) then 
                p_0_0_036002314_out <= H_real_spl1_dout;
            else 
                p_0_0_036002314_out <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_0_0_036002314_out <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_0_0_036002314_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, empty_400_reg_920, ap_block_pp0_stage0_11001, and_ln_reg_925, ap_loop_init)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv3_0 = and_ln_reg_925) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (empty_400_reg_920 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            p_0_0_036002314_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_036002314_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_0_036002318_out <= HH_V_2_fu_160;

    p_0_0_036002318_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln124_fu_596_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln124_fu_596_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_0_0_036002318_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_036002318_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_0_0_036002322_out_assign_proc : process(ap_CS_fsm_pp0_stage0, H_real_spl1_dout, ap_block_pp0_stage0, ap_loop_init, ap_condition_476)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
            if ((ap_loop_init = ap_const_logic_1)) then 
                p_0_0_036002322_out <= ap_const_lv16_0;
            elsif ((ap_const_boolean_1 = ap_condition_476)) then 
                p_0_0_036002322_out <= H_real_spl1_dout;
            else 
                p_0_0_036002322_out <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_0_0_036002322_out <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_0_0_036002322_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, empty_400_reg_920, ap_block_pp0_stage0_11001, and_ln_reg_925, ap_loop_init)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv3_0 = and_ln_reg_925) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (empty_400_reg_920 = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            p_0_0_036002322_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_036002322_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_0_0_036002328_out_assign_proc : process(ap_CS_fsm_pp0_stage0, H_real_spl1_dout, ap_block_pp0_stage0, ap_loop_init, ap_condition_480)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
            if ((ap_loop_init = ap_const_logic_1)) then 
                p_0_0_036002328_out <= ap_const_lv16_0;
            elsif ((ap_const_boolean_1 = ap_condition_480)) then 
                p_0_0_036002328_out <= H_real_spl1_dout;
            else 
                p_0_0_036002328_out <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_0_0_036002328_out <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_0_0_036002328_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, empty_400_reg_920, ap_block_pp0_stage0_11001, and_ln_reg_925, ap_loop_init)
    begin
        if (((not((ap_const_lv3_0 = and_ln_reg_925)) and not((ap_const_lv3_2 = and_ln_reg_925)) and not((ap_const_lv3_4 = and_ln_reg_925)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (empty_400_reg_920 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            p_0_0_036002328_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_036002328_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_0_0_036002332_out_assign_proc : process(ap_CS_fsm_pp0_stage0, H_real_spl1_dout, ap_block_pp0_stage0, ap_loop_init, ap_condition_483)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
            if ((ap_loop_init = ap_const_logic_1)) then 
                p_0_0_036002332_out <= ap_const_lv16_0;
            elsif ((ap_const_boolean_1 = ap_condition_483)) then 
                p_0_0_036002332_out <= H_real_spl1_dout;
            else 
                p_0_0_036002332_out <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_0_0_036002332_out <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_0_0_036002332_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, empty_400_reg_920, ap_block_pp0_stage0_11001, and_ln_reg_925, ap_loop_init)
    begin
        if (((not((ap_const_lv3_0 = and_ln_reg_925)) and not((ap_const_lv3_2 = and_ln_reg_925)) and not((ap_const_lv3_4 = and_ln_reg_925)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (empty_400_reg_920 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            p_0_0_036002332_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_036002332_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_0_036002336_out <= HH_V_3_fu_164;

    p_0_0_036002336_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln124_fu_596_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln124_fu_596_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_0_0_036002336_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_036002336_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_0_0_036002340_out_assign_proc : process(ap_CS_fsm_pp0_stage0, H_real_spl1_dout, ap_block_pp0_stage0, ap_loop_init, ap_condition_486)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
            if ((ap_loop_init = ap_const_logic_1)) then 
                p_0_0_036002340_out <= ap_const_lv16_0;
            elsif ((ap_const_boolean_1 = ap_condition_486)) then 
                p_0_0_036002340_out <= H_real_spl1_dout;
            else 
                p_0_0_036002340_out <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_0_0_036002340_out <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_0_0_036002340_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, empty_400_reg_920, ap_block_pp0_stage0_11001, and_ln_reg_925, ap_loop_init)
    begin
        if (((not((ap_const_lv3_0 = and_ln_reg_925)) and not((ap_const_lv3_2 = and_ln_reg_925)) and not((ap_const_lv3_4 = and_ln_reg_925)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (empty_400_reg_920 = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            p_0_0_036002340_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_036002340_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_0_0_036012344_out_assign_proc : process(ap_CS_fsm_pp0_stage0, H_imag_spl1_dout, ap_block_pp0_stage0, ap_loop_init, ap_condition_450)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
            if ((ap_loop_init = ap_const_logic_1)) then 
                p_0_0_036012344_out <= ap_const_lv16_0;
            elsif ((ap_const_boolean_1 = ap_condition_450)) then 
                p_0_0_036012344_out <= H_imag_spl1_dout;
            else 
                p_0_0_036012344_out <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_0_0_036012344_out <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_0_0_036012344_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, empty_400_reg_920, ap_block_pp0_stage0_11001, and_ln_reg_925, ap_loop_init)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv3_4 = and_ln_reg_925) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (empty_400_reg_920 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            p_0_0_036012344_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_036012344_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_0_0_036012348_out_assign_proc : process(ap_CS_fsm_pp0_stage0, H_imag_spl1_dout, ap_block_pp0_stage0, ap_loop_init, ap_condition_453)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
            if ((ap_loop_init = ap_const_logic_1)) then 
                p_0_0_036012348_out <= ap_const_lv16_0;
            elsif ((ap_const_boolean_1 = ap_condition_453)) then 
                p_0_0_036012348_out <= H_imag_spl1_dout;
            else 
                p_0_0_036012348_out <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_0_0_036012348_out <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_0_0_036012348_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, empty_400_reg_920, ap_block_pp0_stage0_11001, and_ln_reg_925, ap_loop_init)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv3_4 = and_ln_reg_925) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (empty_400_reg_920 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            p_0_0_036012348_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_036012348_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_0_0_036012352_out_assign_proc : process(ap_CS_fsm_pp0_stage0, H_imag_spl1_dout, ap_block_pp0_stage0, ap_loop_init, ap_condition_489)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
            if ((ap_loop_init = ap_const_logic_1)) then 
                p_0_0_036012352_out <= ap_const_lv16_0;
            elsif ((ap_const_boolean_1 = ap_condition_489)) then 
                p_0_0_036012352_out <= H_imag_spl1_dout;
            else 
                p_0_0_036012352_out <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_0_0_036012352_out <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_0_0_036012352_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, empty_400_reg_920, ap_block_pp0_stage0_11001, and_ln_reg_925, ap_loop_init)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv3_4 = and_ln_reg_925) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (empty_400_reg_920 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            p_0_0_036012352_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_036012352_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_0_0_036012356_out_assign_proc : process(ap_CS_fsm_pp0_stage0, H_imag_spl1_dout, ap_block_pp0_stage0, ap_loop_init, ap_condition_456)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
            if ((ap_loop_init = ap_const_logic_1)) then 
                p_0_0_036012356_out <= ap_const_lv16_0;
            elsif ((ap_const_boolean_1 = ap_condition_456)) then 
                p_0_0_036012356_out <= H_imag_spl1_dout;
            else 
                p_0_0_036012356_out <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_0_0_036012356_out <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_0_0_036012356_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, empty_400_reg_920, ap_block_pp0_stage0_11001, and_ln_reg_925, ap_loop_init)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv3_4 = and_ln_reg_925) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (empty_400_reg_920 = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            p_0_0_036012356_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_036012356_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_0_0_036012360_out_assign_proc : process(ap_CS_fsm_pp0_stage0, H_imag_spl1_dout, ap_block_pp0_stage0, ap_loop_init, ap_condition_460)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
            if ((ap_loop_init = ap_const_logic_1)) then 
                p_0_0_036012360_out <= ap_const_lv16_0;
            elsif ((ap_const_boolean_1 = ap_condition_460)) then 
                p_0_0_036012360_out <= H_imag_spl1_dout;
            else 
                p_0_0_036012360_out <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_0_0_036012360_out <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_0_0_036012360_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, empty_400_reg_920, ap_block_pp0_stage0_11001, and_ln_reg_925, ap_loop_init)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv3_2 = and_ln_reg_925) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (empty_400_reg_920 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            p_0_0_036012360_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_036012360_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_0_0_036012364_out_assign_proc : process(ap_CS_fsm_pp0_stage0, H_imag_spl1_dout, ap_block_pp0_stage0, ap_loop_init, ap_condition_463)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
            if ((ap_loop_init = ap_const_logic_1)) then 
                p_0_0_036012364_out <= ap_const_lv16_0;
            elsif ((ap_const_boolean_1 = ap_condition_463)) then 
                p_0_0_036012364_out <= H_imag_spl1_dout;
            else 
                p_0_0_036012364_out <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_0_0_036012364_out <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_0_0_036012364_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, empty_400_reg_920, ap_block_pp0_stage0_11001, and_ln_reg_925, ap_loop_init)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv3_2 = and_ln_reg_925) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (empty_400_reg_920 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            p_0_0_036012364_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_036012364_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_0_0_036012368_out_assign_proc : process(ap_CS_fsm_pp0_stage0, H_imag_spl1_dout, ap_block_pp0_stage0, ap_loop_init, ap_condition_492)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
            if ((ap_loop_init = ap_const_logic_1)) then 
                p_0_0_036012368_out <= ap_const_lv16_0;
            elsif ((ap_const_boolean_1 = ap_condition_492)) then 
                p_0_0_036012368_out <= H_imag_spl1_dout;
            else 
                p_0_0_036012368_out <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_0_0_036012368_out <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_0_0_036012368_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, empty_400_reg_920, ap_block_pp0_stage0_11001, and_ln_reg_925, ap_loop_init)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv3_2 = and_ln_reg_925) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (empty_400_reg_920 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            p_0_0_036012368_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_036012368_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_0_0_036012372_out_assign_proc : process(ap_CS_fsm_pp0_stage0, H_imag_spl1_dout, ap_block_pp0_stage0, ap_loop_init, ap_condition_466)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
            if ((ap_loop_init = ap_const_logic_1)) then 
                p_0_0_036012372_out <= ap_const_lv16_0;
            elsif ((ap_const_boolean_1 = ap_condition_466)) then 
                p_0_0_036012372_out <= H_imag_spl1_dout;
            else 
                p_0_0_036012372_out <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_0_0_036012372_out <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_0_0_036012372_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, empty_400_reg_920, ap_block_pp0_stage0_11001, and_ln_reg_925, ap_loop_init)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv3_2 = and_ln_reg_925) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (empty_400_reg_920 = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            p_0_0_036012372_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_036012372_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_0_0_036012374_out_assign_proc : process(ap_CS_fsm_pp0_stage0, H_imag_spl1_dout, ap_block_pp0_stage0, ap_loop_init, ap_condition_470)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
            if ((ap_loop_init = ap_const_logic_1)) then 
                p_0_0_036012374_out <= ap_const_lv16_0;
            elsif ((ap_const_boolean_1 = ap_condition_470)) then 
                p_0_0_036012374_out <= H_imag_spl1_dout;
            else 
                p_0_0_036012374_out <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_0_0_036012374_out <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_0_0_036012374_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, empty_400_reg_920, ap_block_pp0_stage0_11001, and_ln_reg_925, ap_loop_init)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv3_0 = and_ln_reg_925) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (empty_400_reg_920 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            p_0_0_036012374_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_036012374_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_0_0_036012378_out_assign_proc : process(ap_CS_fsm_pp0_stage0, H_imag_spl1_dout, ap_block_pp0_stage0, ap_loop_init, ap_condition_473)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
            if ((ap_loop_init = ap_const_logic_1)) then 
                p_0_0_036012378_out <= ap_const_lv16_0;
            elsif ((ap_const_boolean_1 = ap_condition_473)) then 
                p_0_0_036012378_out <= H_imag_spl1_dout;
            else 
                p_0_0_036012378_out <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_0_0_036012378_out <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_0_0_036012378_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, empty_400_reg_920, ap_block_pp0_stage0_11001, and_ln_reg_925, ap_loop_init)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv3_0 = and_ln_reg_925) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (empty_400_reg_920 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            p_0_0_036012378_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_036012378_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_0_0_036012382_out_assign_proc : process(ap_CS_fsm_pp0_stage0, H_imag_spl1_dout, ap_block_pp0_stage0, ap_loop_init, ap_condition_495)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
            if ((ap_loop_init = ap_const_logic_1)) then 
                p_0_0_036012382_out <= ap_const_lv16_0;
            elsif ((ap_const_boolean_1 = ap_condition_495)) then 
                p_0_0_036012382_out <= H_imag_spl1_dout;
            else 
                p_0_0_036012382_out <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_0_0_036012382_out <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_0_0_036012382_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, empty_400_reg_920, ap_block_pp0_stage0_11001, and_ln_reg_925, ap_loop_init)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv3_0 = and_ln_reg_925) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (empty_400_reg_920 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            p_0_0_036012382_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_036012382_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_0_0_036012386_out_assign_proc : process(ap_CS_fsm_pp0_stage0, H_imag_spl1_dout, ap_block_pp0_stage0, ap_loop_init, ap_condition_476)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
            if ((ap_loop_init = ap_const_logic_1)) then 
                p_0_0_036012386_out <= ap_const_lv16_0;
            elsif ((ap_const_boolean_1 = ap_condition_476)) then 
                p_0_0_036012386_out <= H_imag_spl1_dout;
            else 
                p_0_0_036012386_out <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_0_0_036012386_out <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_0_0_036012386_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, empty_400_reg_920, ap_block_pp0_stage0_11001, and_ln_reg_925, ap_loop_init)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv3_0 = and_ln_reg_925) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (empty_400_reg_920 = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            p_0_0_036012386_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_036012386_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_0_0_036012392_out_assign_proc : process(ap_CS_fsm_pp0_stage0, H_imag_spl1_dout, ap_block_pp0_stage0, ap_loop_init, ap_condition_480)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
            if ((ap_loop_init = ap_const_logic_1)) then 
                p_0_0_036012392_out <= ap_const_lv16_0;
            elsif ((ap_const_boolean_1 = ap_condition_480)) then 
                p_0_0_036012392_out <= H_imag_spl1_dout;
            else 
                p_0_0_036012392_out <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_0_0_036012392_out <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_0_0_036012392_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, empty_400_reg_920, ap_block_pp0_stage0_11001, and_ln_reg_925, ap_loop_init)
    begin
        if (((not((ap_const_lv3_0 = and_ln_reg_925)) and not((ap_const_lv3_2 = and_ln_reg_925)) and not((ap_const_lv3_4 = and_ln_reg_925)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (empty_400_reg_920 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            p_0_0_036012392_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_036012392_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_0_0_036012396_out_assign_proc : process(ap_CS_fsm_pp0_stage0, H_imag_spl1_dout, ap_block_pp0_stage0, ap_loop_init, ap_condition_483)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
            if ((ap_loop_init = ap_const_logic_1)) then 
                p_0_0_036012396_out <= ap_const_lv16_0;
            elsif ((ap_const_boolean_1 = ap_condition_483)) then 
                p_0_0_036012396_out <= H_imag_spl1_dout;
            else 
                p_0_0_036012396_out <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_0_0_036012396_out <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_0_0_036012396_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, empty_400_reg_920, ap_block_pp0_stage0_11001, and_ln_reg_925, ap_loop_init)
    begin
        if (((not((ap_const_lv3_0 = and_ln_reg_925)) and not((ap_const_lv3_2 = and_ln_reg_925)) and not((ap_const_lv3_4 = and_ln_reg_925)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (empty_400_reg_920 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            p_0_0_036012396_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_036012396_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_0_0_036012400_out_assign_proc : process(ap_CS_fsm_pp0_stage0, H_imag_spl1_dout, ap_block_pp0_stage0, ap_loop_init, ap_condition_498)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
            if ((ap_loop_init = ap_const_logic_1)) then 
                p_0_0_036012400_out <= ap_const_lv16_0;
            elsif ((ap_const_boolean_1 = ap_condition_498)) then 
                p_0_0_036012400_out <= H_imag_spl1_dout;
            else 
                p_0_0_036012400_out <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_0_0_036012400_out <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_0_0_036012400_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, empty_400_reg_920, ap_block_pp0_stage0_11001, and_ln_reg_925, ap_loop_init)
    begin
        if (((not((ap_const_lv3_0 = and_ln_reg_925)) and not((ap_const_lv3_2 = and_ln_reg_925)) and not((ap_const_lv3_4 = and_ln_reg_925)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (empty_400_reg_920 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            p_0_0_036012400_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_036012400_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_0_0_036012404_out_assign_proc : process(ap_CS_fsm_pp0_stage0, H_imag_spl1_dout, ap_block_pp0_stage0, ap_loop_init, ap_condition_486)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
            if ((ap_loop_init = ap_const_logic_1)) then 
                p_0_0_036012404_out <= ap_const_lv16_0;
            elsif ((ap_const_boolean_1 = ap_condition_486)) then 
                p_0_0_036012404_out <= H_imag_spl1_dout;
            else 
                p_0_0_036012404_out <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_0_0_036012404_out <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_0_0_036012404_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, empty_400_reg_920, ap_block_pp0_stage0_11001, and_ln_reg_925, ap_loop_init)
    begin
        if (((not((ap_const_lv3_0 = and_ln_reg_925)) and not((ap_const_lv3_2 = and_ln_reg_925)) and not((ap_const_lv3_4 = and_ln_reg_925)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (empty_400_reg_920 = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            p_0_0_036012404_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_036012404_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    shl_ln_fu_635_p3 <= (empty_400_reg_920 & ap_const_lv1_0);
    sub_ln712_fu_672_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(H_imag_spl1_dout));
    tmp_s_fu_612_p4 <= ap_sig_allocacmp_i_17(3 downto 2);
    zext_ln127_fu_642_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_635_p3),64));
    zext_ln128_fu_660_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln128_fu_654_p2),64));
end behav;
