
*** Running vivado
    with args -log ILA_Dual_MCP3313_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ILA_Dual_MCP3313_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source ILA_Dual_MCP3313_0_0.tcl -notrace
Command: synth_design -top ILA_Dual_MCP3313_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21372 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 344.336 ; gain = 133.867
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ILA_Dual_MCP3313_0_0' [c:/Users/Arjun/Dual_MCP3313/Dual_MCP3313.srcs/sources_1/bd/ILA/ip/ILA_Dual_MCP3313_0_0/synth/ILA_Dual_MCP3313_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'Dual_MCP3313' [C:/Users/Arjun/Dual_MCP3313/Dual_MCP3313.srcs/sources_1/new/Dual_MCP3313.v:15]
	Parameter CLKS_PER_HALF_BIT bound to: 4 - type: integer 
	Parameter SPI_MODE bound to: 0 - type: integer 
	Parameter MAX_BYTES bound to: 2 - type: integer 
	Parameter CS_INACTIVE_CLKS bound to: 2 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter WAIT_FOR_DONE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SPI_Master_With_Single_CS' [C:/Users/Arjun/Dual_MCP3313/Dual_MCP3313.srcs/sources_1/new/SPI_Master_With_Single_CS.v:35]
	Parameter SPI_MODE bound to: 0 - type: integer 
	Parameter CLKS_PER_HALF_BIT bound to: 4 - type: integer 
	Parameter MAX_BYTES_PER_CS bound to: 2 - type: integer 
	Parameter CS_INACTIVE_CLKS bound to: 2 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter TRANSFER bound to: 2'b01 
	Parameter CS_INACTIVE bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'SPI_Master' [C:/Users/Arjun/SPI_MCP3313/SPI_MCP3313.srcs/sources_1/new/SPI_Master.v:33]
	Parameter SPI_MODE bound to: 0 - type: integer 
	Parameter CLKS_PER_HALF_BIT bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SPI_Master' (1#1) [C:/Users/Arjun/SPI_MCP3313/SPI_MCP3313.srcs/sources_1/new/SPI_Master.v:33]
INFO: [Synth 8-256] done synthesizing module 'SPI_Master_With_Single_CS' (2#1) [C:/Users/Arjun/Dual_MCP3313/Dual_MCP3313.srcs/sources_1/new/SPI_Master_With_Single_CS.v:35]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Arjun/Dual_MCP3313/Dual_MCP3313.srcs/sources_1/new/Dual_MCP3313.v:167]
INFO: [Synth 8-256] done synthesizing module 'Dual_MCP3313' (3#1) [C:/Users/Arjun/Dual_MCP3313/Dual_MCP3313.srcs/sources_1/new/Dual_MCP3313.v:15]
INFO: [Synth 8-256] done synthesizing module 'ILA_Dual_MCP3313_0_0' (4#1) [c:/Users/Arjun/Dual_MCP3313/Dual_MCP3313.srcs/sources_1/bd/ILA/ip/ILA_Dual_MCP3313_0_0/synth/ILA_Dual_MCP3313_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 381.605 ; gain = 171.137
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 381.605 ; gain = 171.137
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.175 . Memory (MB): peak = 671.824 ; gain = 0.078
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 671.824 ; gain = 461.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 671.824 ; gain = 461.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 671.824 ; gain = 461.355
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "r_SPI_Clk_Edges" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_Trailing_Edge" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "o_RX_DV" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "o_RX_Count" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_ADC1_Shift" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_ADC2_Shift" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 671.824 ; gain = 461.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 6     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 38    
	   4 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module SPI_Master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 14    
Module SPI_Master_With_Single_CS 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 3     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
Module Dual_MCP3313 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'inst/SPI_Shadow/SPI_Master_Inst/r_TX_DV_reg' into 'inst/SPI_Primary/SPI_Master_Inst/r_TX_DV_reg' [C:/Users/Arjun/SPI_MCP3313/SPI_MCP3313.srcs/sources_1/new/SPI_Master.v:149]
INFO: [Synth 8-4471] merging register 'inst/SPI_Shadow/SPI_Master_Inst/r_TX_Byte_reg[7:0]' into 'inst/SPI_Primary/SPI_Master_Inst/r_TX_Byte_reg[7:0]' [C:/Users/Arjun/SPI_MCP3313/SPI_MCP3313.srcs/sources_1/new/SPI_Master.v:148]
INFO: [Synth 8-5544] ROM "inst/r_ADC1_Shift" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/r_ADC2_Shift" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-3886] merging instance 'inst/SPI_Primary/SPI_Master_Inst/r_TX_Byte_reg[7]' (FDCE) to 'inst/SPI_Primary/SPI_Master_Inst/r_TX_Byte_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/SPI_Primary/SPI_Master_Inst/r_TX_Byte_reg[6]' (FDCE) to 'inst/SPI_Primary/SPI_Master_Inst/r_TX_Byte_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/SPI_Primary/SPI_Master_Inst/r_TX_Byte_reg[5]' (FDCE) to 'inst/SPI_Primary/SPI_Master_Inst/r_TX_Byte_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/SPI_Primary/SPI_Master_Inst/r_TX_Byte_reg[4]' (FDCE) to 'inst/SPI_Primary/SPI_Master_Inst/r_TX_Byte_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/SPI_Primary/SPI_Master_Inst/r_TX_Byte_reg[3]' (FDCE) to 'inst/SPI_Primary/SPI_Master_Inst/r_TX_Byte_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/SPI_Primary/SPI_Master_Inst/r_TX_Byte_reg[2]' (FDCE) to 'inst/SPI_Primary/SPI_Master_Inst/r_TX_Byte_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/SPI_Primary/SPI_Master_Inst/r_TX_Byte_reg[1]' (FDCE) to 'inst/SPI_Primary/SPI_Master_Inst/r_TX_Byte_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SPI_Primary/SPI_Master_Inst/r_TX_Byte_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/r_SM_Main_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/SPI_Primary/SPI_Master_Inst/r_TX_DV_reg) is unused and will be removed from module ILA_Dual_MCP3313_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SPI_Primary/SPI_Master_Inst/r_Trailing_Edge_reg) is unused and will be removed from module ILA_Dual_MCP3313_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SPI_Primary/SPI_Master_Inst/r_TX_Bit_Count_reg[2]) is unused and will be removed from module ILA_Dual_MCP3313_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SPI_Primary/SPI_Master_Inst/r_TX_Bit_Count_reg[1]) is unused and will be removed from module ILA_Dual_MCP3313_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SPI_Primary/SPI_Master_Inst/r_TX_Bit_Count_reg[0]) is unused and will be removed from module ILA_Dual_MCP3313_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SPI_Primary/SPI_Master_Inst/r_TX_Byte_reg[0]) is unused and will be removed from module ILA_Dual_MCP3313_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SPI_Primary/SPI_Master_Inst/o_SPI_MOSI_reg) is unused and will be removed from module ILA_Dual_MCP3313_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SPI_Shadow/SPI_Master_Inst/r_Trailing_Edge_reg) is unused and will be removed from module ILA_Dual_MCP3313_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SPI_Shadow/SPI_Master_Inst/r_TX_Bit_Count_reg[2]) is unused and will be removed from module ILA_Dual_MCP3313_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SPI_Shadow/SPI_Master_Inst/r_TX_Bit_Count_reg[1]) is unused and will be removed from module ILA_Dual_MCP3313_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SPI_Shadow/SPI_Master_Inst/r_TX_Bit_Count_reg[0]) is unused and will be removed from module ILA_Dual_MCP3313_0_0.
INFO: [Synth 8-3332] Sequential element (inst/r_SM_Main_reg[1]) is unused and will be removed from module ILA_Dual_MCP3313_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 671.824 ; gain = 461.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 671.824 ; gain = 461.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 671.824 ; gain = 461.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 671.824 ; gain = 461.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 671.824 ; gain = 461.355
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 671.824 ; gain = 461.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 671.824 ; gain = 461.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 671.824 ; gain = 461.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 671.824 ; gain = 461.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 671.824 ; gain = 461.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |    12|
|3     |LUT3 |    13|
|4     |LUT4 |    12|
|5     |LUT5 |    18|
|6     |LUT6 |    33|
|7     |FDCE |    85|
|8     |FDPE |     8|
|9     |FDRE |    36|
+------+-----+------+

Report Instance Areas: 
+------+----------------------+----------------------------+------+
|      |Instance              |Module                      |Cells |
+------+----------------------+----------------------------+------+
|1     |top                   |                            |   218|
|2     |  inst                |Dual_MCP3313                |   218|
|3     |    SPI_Primary       |SPI_Master_With_Single_CS   |    77|
|4     |      SPI_Master_Inst |SPI_Master_1                |    63|
|5     |    SPI_Shadow        |SPI_Master_With_Single_CS_0 |    70|
|6     |      SPI_Master_Inst |SPI_Master                  |    55|
+------+----------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 671.824 ; gain = 461.355
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 671.824 ; gain = 117.211
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 671.824 ; gain = 461.355
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
57 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 671.824 ; gain = 409.789
INFO: [Common 17-1381] The checkpoint 'C:/Users/Arjun/Dual_MCP3313/Dual_MCP3313.runs/ILA_Dual_MCP3313_0_0_synth_1/ILA_Dual_MCP3313_0_0.dcp' has been generated.
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Arjun/Dual_MCP3313/Dual_MCP3313.runs/ILA_Dual_MCP3313_0_0_synth_1/ILA_Dual_MCP3313_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 671.824 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Nov 29 12:36:16 2025...
