// Seed: 299199383
module module_0;
  wire id_2;
  assign id_1 = 1;
  module_2(
      id_2, id_1, id_1, id_2, id_2, id_1, id_2
  );
  wire id_3;
endmodule
module module_1 (
    input supply0 id_0,
    input uwire id_1,
    output logic id_2,
    output tri0 id_3
);
  always @(negedge id_1 == 1) begin
    id_2 <= 1;
    id_2 = 1;
  end
  module_0();
  wire id_5;
  id_6 :
  assert property (@(posedge id_6) id_1)
  else $display(1);
  wire id_7;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  tri1 id_8 = 1;
endmodule
