$date
	Sun Nov 14 14:26:25 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var reg 1 ! clk $end
$upscope $end
$scope module test $end
$var reg 32 " x1 [31:0] $end
$upscope $end
$scope module test $end
$var reg 32 # x2 [31:0] $end
$upscope $end
$scope module test $end
$var wire 32 $ y [31:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $
bx #
bx "
0!
$end
#5
1!
#10
0!
#15
1!
#20
0!
#25
1!
#30
0!
#35
1!
#40
0!
#45
1!
#50
0!
#55
1!
#60
0!
#65
1!
#70
0!
#75
1!
#80
0!
#85
1!
#90
0!
#95
1!
#100
0!
b1000000000000000000000000000000 #
b1000000010000000000000000000000 "
#105
1!
#110
0!
b0 #
b0 "
#115
1!
#120
0!
b11000011011111110000000000000000 #
b1000011011111110000000000000000 "
#125
1!
#130
0!
b1000000000000000000000000000000 #
b1000000010010001111010111000011 "
#135
1!
#140
0!
b111111100011001100110011001101 #
b111111100000000000000000000000 "
#145
1!
#150
0!
b1000000000000000000000000000000 #
b1000000001000000000000000000000 "
#155
1!
#160
0!
b1111110100110011001100110011010 #
b1111111000011001100110011001101 "
#165
b111111101111111111111111111110 $
1!
#170
0!
#175
b111111011111111111111111111110 $
1!
#180
0!
#185
b10111111100000000000000000000001 $
1!
#190
0!
#195
b111111110010001111010111000000 $
1!
#200
0!
#205
b111111011010001011101000110000 $
1!
#210
0!
#215
b111111100111111111111111111110 $
1!
#220
0!
#225
b111111111010101010101010101100 $
1!
#230
0!
#235
1!
#240
0!
#245
1!
#250
0!
#255
1!
#260
0!
#265
1!
#270
0!
#275
1!
#280
0!
#285
1!
#290
0!
#295
1!
#300
0!
