// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module unet_pvm_top_pvm_merge_and_project_config_enc5_Pipeline_VITIS_LOOP_139_8 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        merged_reload,
        merged_1_reload,
        merged_2_reload,
        merged_3_reload,
        merged_4_reload,
        merged_5_reload,
        merged_6_reload,
        merged_7_reload,
        merged_8_reload,
        merged_9_reload,
        merged_10_reload,
        merged_11_reload,
        merged_12_reload,
        merged_13_reload,
        merged_14_reload,
        merged_15_reload,
        merged_16_reload,
        merged_17_reload,
        merged_18_reload,
        merged_19_reload,
        merged_20_reload,
        merged_21_reload,
        merged_22_reload,
        merged_23_reload,
        merged_24_reload,
        merged_25_reload,
        merged_26_reload,
        merged_27_reload,
        merged_28_reload,
        merged_29_reload,
        merged_30_reload,
        merged_31_reload,
        conv_i_i16_i739,
        conv7_i69,
        norm_merged_31_out,
        norm_merged_31_out_ap_vld,
        norm_merged_30_out,
        norm_merged_30_out_ap_vld,
        norm_merged_29_out,
        norm_merged_29_out_ap_vld,
        norm_merged_28_out,
        norm_merged_28_out_ap_vld,
        norm_merged_27_out,
        norm_merged_27_out_ap_vld,
        norm_merged_26_out,
        norm_merged_26_out_ap_vld,
        norm_merged_25_out,
        norm_merged_25_out_ap_vld,
        norm_merged_24_out,
        norm_merged_24_out_ap_vld,
        norm_merged_23_out,
        norm_merged_23_out_ap_vld,
        norm_merged_22_out,
        norm_merged_22_out_ap_vld,
        norm_merged_21_out,
        norm_merged_21_out_ap_vld,
        norm_merged_20_out,
        norm_merged_20_out_ap_vld,
        norm_merged_19_out,
        norm_merged_19_out_ap_vld,
        norm_merged_18_out,
        norm_merged_18_out_ap_vld,
        norm_merged_17_out,
        norm_merged_17_out_ap_vld,
        norm_merged_16_out,
        norm_merged_16_out_ap_vld,
        norm_merged_15_out,
        norm_merged_15_out_ap_vld,
        norm_merged_14_out,
        norm_merged_14_out_ap_vld,
        norm_merged_13_out,
        norm_merged_13_out_ap_vld,
        norm_merged_12_out,
        norm_merged_12_out_ap_vld,
        norm_merged_11_out,
        norm_merged_11_out_ap_vld,
        norm_merged_10_out,
        norm_merged_10_out_ap_vld,
        norm_merged_9_out,
        norm_merged_9_out_ap_vld,
        norm_merged_8_out,
        norm_merged_8_out_ap_vld,
        norm_merged_7_out,
        norm_merged_7_out_ap_vld,
        norm_merged_6_out,
        norm_merged_6_out_ap_vld,
        norm_merged_5_out,
        norm_merged_5_out_ap_vld,
        norm_merged_4_out,
        norm_merged_4_out_ap_vld,
        norm_merged_3_out,
        norm_merged_3_out_ap_vld,
        norm_merged_2_out,
        norm_merged_2_out_ap_vld,
        norm_merged_1_out,
        norm_merged_1_out_ap_vld,
        norm_merged_out,
        norm_merged_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [17:0] merged_reload;
input  [17:0] merged_1_reload;
input  [17:0] merged_2_reload;
input  [17:0] merged_3_reload;
input  [17:0] merged_4_reload;
input  [17:0] merged_5_reload;
input  [17:0] merged_6_reload;
input  [17:0] merged_7_reload;
input  [17:0] merged_8_reload;
input  [17:0] merged_9_reload;
input  [17:0] merged_10_reload;
input  [17:0] merged_11_reload;
input  [17:0] merged_12_reload;
input  [17:0] merged_13_reload;
input  [17:0] merged_14_reload;
input  [17:0] merged_15_reload;
input  [17:0] merged_16_reload;
input  [17:0] merged_17_reload;
input  [17:0] merged_18_reload;
input  [17:0] merged_19_reload;
input  [17:0] merged_20_reload;
input  [17:0] merged_21_reload;
input  [17:0] merged_22_reload;
input  [17:0] merged_23_reload;
input  [17:0] merged_24_reload;
input  [17:0] merged_25_reload;
input  [17:0] merged_26_reload;
input  [17:0] merged_27_reload;
input  [17:0] merged_28_reload;
input  [17:0] merged_29_reload;
input  [17:0] merged_30_reload;
input  [17:0] merged_31_reload;
input  [17:0] conv_i_i16_i739;
input  [17:0] conv7_i69;
output  [17:0] norm_merged_31_out;
output   norm_merged_31_out_ap_vld;
output  [17:0] norm_merged_30_out;
output   norm_merged_30_out_ap_vld;
output  [17:0] norm_merged_29_out;
output   norm_merged_29_out_ap_vld;
output  [17:0] norm_merged_28_out;
output   norm_merged_28_out_ap_vld;
output  [17:0] norm_merged_27_out;
output   norm_merged_27_out_ap_vld;
output  [17:0] norm_merged_26_out;
output   norm_merged_26_out_ap_vld;
output  [17:0] norm_merged_25_out;
output   norm_merged_25_out_ap_vld;
output  [17:0] norm_merged_24_out;
output   norm_merged_24_out_ap_vld;
output  [17:0] norm_merged_23_out;
output   norm_merged_23_out_ap_vld;
output  [17:0] norm_merged_22_out;
output   norm_merged_22_out_ap_vld;
output  [17:0] norm_merged_21_out;
output   norm_merged_21_out_ap_vld;
output  [17:0] norm_merged_20_out;
output   norm_merged_20_out_ap_vld;
output  [17:0] norm_merged_19_out;
output   norm_merged_19_out_ap_vld;
output  [17:0] norm_merged_18_out;
output   norm_merged_18_out_ap_vld;
output  [17:0] norm_merged_17_out;
output   norm_merged_17_out_ap_vld;
output  [17:0] norm_merged_16_out;
output   norm_merged_16_out_ap_vld;
output  [17:0] norm_merged_15_out;
output   norm_merged_15_out_ap_vld;
output  [17:0] norm_merged_14_out;
output   norm_merged_14_out_ap_vld;
output  [17:0] norm_merged_13_out;
output   norm_merged_13_out_ap_vld;
output  [17:0] norm_merged_12_out;
output   norm_merged_12_out_ap_vld;
output  [17:0] norm_merged_11_out;
output   norm_merged_11_out_ap_vld;
output  [17:0] norm_merged_10_out;
output   norm_merged_10_out_ap_vld;
output  [17:0] norm_merged_9_out;
output   norm_merged_9_out_ap_vld;
output  [17:0] norm_merged_8_out;
output   norm_merged_8_out_ap_vld;
output  [17:0] norm_merged_7_out;
output   norm_merged_7_out_ap_vld;
output  [17:0] norm_merged_6_out;
output   norm_merged_6_out_ap_vld;
output  [17:0] norm_merged_5_out;
output   norm_merged_5_out_ap_vld;
output  [17:0] norm_merged_4_out;
output   norm_merged_4_out_ap_vld;
output  [17:0] norm_merged_3_out;
output   norm_merged_3_out_ap_vld;
output  [17:0] norm_merged_2_out;
output   norm_merged_2_out_ap_vld;
output  [17:0] norm_merged_1_out;
output   norm_merged_1_out_ap_vld;
output  [17:0] norm_merged_out;
output   norm_merged_out_ap_vld;

reg ap_idle;
reg norm_merged_31_out_ap_vld;
reg norm_merged_30_out_ap_vld;
reg norm_merged_29_out_ap_vld;
reg norm_merged_28_out_ap_vld;
reg norm_merged_27_out_ap_vld;
reg norm_merged_26_out_ap_vld;
reg norm_merged_25_out_ap_vld;
reg norm_merged_24_out_ap_vld;
reg norm_merged_23_out_ap_vld;
reg norm_merged_22_out_ap_vld;
reg norm_merged_21_out_ap_vld;
reg norm_merged_20_out_ap_vld;
reg norm_merged_19_out_ap_vld;
reg norm_merged_18_out_ap_vld;
reg norm_merged_17_out_ap_vld;
reg norm_merged_16_out_ap_vld;
reg norm_merged_15_out_ap_vld;
reg norm_merged_14_out_ap_vld;
reg norm_merged_13_out_ap_vld;
reg norm_merged_12_out_ap_vld;
reg norm_merged_11_out_ap_vld;
reg norm_merged_10_out_ap_vld;
reg norm_merged_9_out_ap_vld;
reg norm_merged_8_out_ap_vld;
reg norm_merged_7_out_ap_vld;
reg norm_merged_6_out_ap_vld;
reg norm_merged_5_out_ap_vld;
reg norm_merged_4_out_ap_vld;
reg norm_merged_3_out_ap_vld;
reg norm_merged_2_out_ap_vld;
reg norm_merged_1_out_ap_vld;
reg norm_merged_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln139_fu_838_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire  signed [36:0] conv7_i69_cast_fu_822_p1;
reg  signed [36:0] conv7_i69_cast_reg_1767;
wire  signed [18:0] conv_i_i16_i739_cast_fu_826_p1;
reg  signed [18:0] conv_i_i16_i739_cast_reg_1772;
reg   [0:0] icmp_ln139_reg_1777;
reg   [0:0] icmp_ln139_reg_1777_pp0_iter1_reg;
reg   [0:0] icmp_ln139_reg_1777_pp0_iter2_reg;
wire   [4:0] trunc_ln139_fu_850_p1;
reg   [4:0] trunc_ln139_reg_1781;
reg   [4:0] trunc_ln139_reg_1781_pp0_iter1_reg;
reg   [4:0] trunc_ln139_reg_1781_pp0_iter2_reg;
wire   [17:0] tmp_138_fu_854_p67;
reg  signed [17:0] tmp_138_reg_1785;
reg   [5:0] c_fu_262;
wire   [5:0] add_ln139_fu_844_p2;
wire    ap_loop_init;
reg   [5:0] ap_sig_allocacmp_c_3;
wire    ap_block_pp0_stage0;
reg   [17:0] norm_merged_fu_266;
wire   [17:0] norm_merged_32_fu_1259_p3;
reg    ap_predicate_pred357_state5;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg   [17:0] norm_merged_1_fu_270;
reg    ap_predicate_pred374_state5;
reg   [17:0] norm_merged_2_fu_274;
reg    ap_predicate_pred383_state5;
reg   [17:0] norm_merged_3_fu_278;
reg    ap_predicate_pred392_state5;
reg   [17:0] norm_merged_4_fu_282;
reg    ap_predicate_pred401_state5;
reg   [17:0] norm_merged_5_fu_286;
reg    ap_predicate_pred410_state5;
reg   [17:0] norm_merged_6_fu_290;
reg    ap_predicate_pred419_state5;
reg   [17:0] norm_merged_7_fu_294;
reg    ap_predicate_pred428_state5;
reg   [17:0] norm_merged_8_fu_298;
reg    ap_predicate_pred437_state5;
reg   [17:0] norm_merged_9_fu_302;
reg    ap_predicate_pred446_state5;
reg   [17:0] norm_merged_10_fu_306;
reg    ap_predicate_pred455_state5;
reg   [17:0] norm_merged_11_fu_310;
reg    ap_predicate_pred464_state5;
reg   [17:0] norm_merged_12_fu_314;
reg    ap_predicate_pred473_state5;
reg   [17:0] norm_merged_13_fu_318;
reg    ap_predicate_pred482_state5;
reg   [17:0] norm_merged_14_fu_322;
reg    ap_predicate_pred491_state5;
reg   [17:0] norm_merged_15_fu_326;
reg    ap_predicate_pred500_state5;
reg   [17:0] norm_merged_16_fu_330;
reg    ap_predicate_pred509_state5;
reg   [17:0] norm_merged_17_fu_334;
reg    ap_predicate_pred518_state5;
reg   [17:0] norm_merged_18_fu_338;
reg    ap_predicate_pred527_state5;
reg   [17:0] norm_merged_19_fu_342;
reg    ap_predicate_pred536_state5;
reg   [17:0] norm_merged_20_fu_346;
reg    ap_predicate_pred545_state5;
reg   [17:0] norm_merged_21_fu_350;
reg    ap_predicate_pred554_state5;
reg   [17:0] norm_merged_22_fu_354;
reg    ap_predicate_pred563_state5;
reg   [17:0] norm_merged_23_fu_358;
reg    ap_predicate_pred572_state5;
reg   [17:0] norm_merged_24_fu_362;
reg    ap_predicate_pred581_state5;
reg   [17:0] norm_merged_25_fu_366;
reg    ap_predicate_pred590_state5;
reg   [17:0] norm_merged_26_fu_370;
reg    ap_predicate_pred599_state5;
reg   [17:0] norm_merged_27_fu_374;
reg    ap_predicate_pred608_state5;
reg   [17:0] norm_merged_28_fu_378;
reg    ap_predicate_pred617_state5;
reg   [17:0] norm_merged_29_fu_382;
reg    ap_predicate_pred626_state5;
reg   [17:0] norm_merged_30_fu_386;
reg    ap_predicate_pred635_state5;
reg   [17:0] norm_merged_31_fu_390;
reg    ap_predicate_pred644_state5;
wire    ap_block_pp0_stage0_01001;
wire   [17:0] tmp_138_fu_854_p65;
wire   [4:0] tmp_138_fu_854_p66;
wire  signed [36:0] grp_fu_1555_p3;
wire   [0:0] tmp_283_fu_1080_p3;
wire   [17:0] trunc_ln_fu_1071_p4;
wire   [17:0] zext_ln141_fu_1094_p1;
wire   [17:0] add_ln141_fu_1098_p2;
wire   [0:0] tmp_285_fu_1104_p3;
wire   [0:0] tmp_284_fu_1087_p3;
wire   [0:0] xor_ln141_fu_1112_p2;
wire   [7:0] tmp_144_fu_1131_p3;
wire   [8:0] tmp_145_fu_1144_p3;
wire   [0:0] and_ln141_fu_1118_p2;
wire   [0:0] icmp_ln141_1_fu_1151_p2;
wire   [0:0] icmp_ln141_2_fu_1157_p2;
wire   [0:0] tmp_286_fu_1124_p3;
wire   [0:0] icmp_ln141_fu_1138_p2;
wire   [0:0] xor_ln141_1_fu_1171_p2;
wire   [0:0] and_ln141_1_fu_1177_p2;
wire   [0:0] select_ln141_fu_1163_p3;
wire   [0:0] xor_ln141_2_fu_1197_p2;
wire   [0:0] tmp_fu_1064_p3;
wire   [0:0] or_ln141_fu_1203_p2;
wire   [0:0] xor_ln141_3_fu_1209_p2;
wire   [0:0] select_ln141_1_fu_1183_p3;
wire   [0:0] and_ln141_2_fu_1191_p2;
wire   [0:0] and_ln141_4_fu_1221_p2;
wire   [0:0] or_ln141_2_fu_1227_p2;
wire   [0:0] xor_ln141_4_fu_1233_p2;
wire   [0:0] and_ln141_3_fu_1215_p2;
wire   [0:0] and_ln141_5_fu_1239_p2;
wire   [0:0] or_ln141_1_fu_1253_p2;
wire   [17:0] select_ln141_2_fu_1245_p3;
wire  signed [17:0] grp_fu_1555_p1;
wire  signed [17:0] grp_fu_1555_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [4:0] tmp_138_fu_854_p1;
wire   [4:0] tmp_138_fu_854_p3;
wire   [4:0] tmp_138_fu_854_p5;
wire   [4:0] tmp_138_fu_854_p7;
wire   [4:0] tmp_138_fu_854_p9;
wire   [4:0] tmp_138_fu_854_p11;
wire   [4:0] tmp_138_fu_854_p13;
wire   [4:0] tmp_138_fu_854_p15;
wire   [4:0] tmp_138_fu_854_p17;
wire   [4:0] tmp_138_fu_854_p19;
wire   [4:0] tmp_138_fu_854_p21;
wire   [4:0] tmp_138_fu_854_p23;
wire   [4:0] tmp_138_fu_854_p25;
wire   [4:0] tmp_138_fu_854_p27;
wire   [4:0] tmp_138_fu_854_p29;
wire   [4:0] tmp_138_fu_854_p31;
wire  signed [4:0] tmp_138_fu_854_p33;
wire  signed [4:0] tmp_138_fu_854_p35;
wire  signed [4:0] tmp_138_fu_854_p37;
wire  signed [4:0] tmp_138_fu_854_p39;
wire  signed [4:0] tmp_138_fu_854_p41;
wire  signed [4:0] tmp_138_fu_854_p43;
wire  signed [4:0] tmp_138_fu_854_p45;
wire  signed [4:0] tmp_138_fu_854_p47;
wire  signed [4:0] tmp_138_fu_854_p49;
wire  signed [4:0] tmp_138_fu_854_p51;
wire  signed [4:0] tmp_138_fu_854_p53;
wire  signed [4:0] tmp_138_fu_854_p55;
wire  signed [4:0] tmp_138_fu_854_p57;
wire  signed [4:0] tmp_138_fu_854_p59;
wire  signed [4:0] tmp_138_fu_854_p61;
wire  signed [4:0] tmp_138_fu_854_p63;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 c_fu_262 = 6'd0;
#0 norm_merged_fu_266 = 18'd0;
#0 norm_merged_1_fu_270 = 18'd0;
#0 norm_merged_2_fu_274 = 18'd0;
#0 norm_merged_3_fu_278 = 18'd0;
#0 norm_merged_4_fu_282 = 18'd0;
#0 norm_merged_5_fu_286 = 18'd0;
#0 norm_merged_6_fu_290 = 18'd0;
#0 norm_merged_7_fu_294 = 18'd0;
#0 norm_merged_8_fu_298 = 18'd0;
#0 norm_merged_9_fu_302 = 18'd0;
#0 norm_merged_10_fu_306 = 18'd0;
#0 norm_merged_11_fu_310 = 18'd0;
#0 norm_merged_12_fu_314 = 18'd0;
#0 norm_merged_13_fu_318 = 18'd0;
#0 norm_merged_14_fu_322 = 18'd0;
#0 norm_merged_15_fu_326 = 18'd0;
#0 norm_merged_16_fu_330 = 18'd0;
#0 norm_merged_17_fu_334 = 18'd0;
#0 norm_merged_18_fu_338 = 18'd0;
#0 norm_merged_19_fu_342 = 18'd0;
#0 norm_merged_20_fu_346 = 18'd0;
#0 norm_merged_21_fu_350 = 18'd0;
#0 norm_merged_22_fu_354 = 18'd0;
#0 norm_merged_23_fu_358 = 18'd0;
#0 norm_merged_24_fu_362 = 18'd0;
#0 norm_merged_25_fu_366 = 18'd0;
#0 norm_merged_26_fu_370 = 18'd0;
#0 norm_merged_27_fu_374 = 18'd0;
#0 norm_merged_28_fu_378 = 18'd0;
#0 norm_merged_29_fu_382 = 18'd0;
#0 norm_merged_30_fu_386 = 18'd0;
#0 norm_merged_31_fu_390 = 18'd0;
#0 ap_done_reg = 1'b0;
end

(* dissolve_hierarchy = "yes" *) unet_pvm_top_sparsemux_65_5_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 18 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 18 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 18 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 18 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 18 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 18 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 18 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 18 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 18 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 18 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 18 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 18 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 18 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 18 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 18 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 18 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 18 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 18 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 18 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 18 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 18 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 18 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 18 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 18 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 18 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 18 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 18 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 18 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 18 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 18 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 18 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 18 ),
    .def_WIDTH( 18 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 18 ))
sparsemux_65_5_18_1_1_U927(
    .din0(merged_reload),
    .din1(merged_1_reload),
    .din2(merged_2_reload),
    .din3(merged_3_reload),
    .din4(merged_4_reload),
    .din5(merged_5_reload),
    .din6(merged_6_reload),
    .din7(merged_7_reload),
    .din8(merged_8_reload),
    .din9(merged_9_reload),
    .din10(merged_10_reload),
    .din11(merged_11_reload),
    .din12(merged_12_reload),
    .din13(merged_13_reload),
    .din14(merged_14_reload),
    .din15(merged_15_reload),
    .din16(merged_16_reload),
    .din17(merged_17_reload),
    .din18(merged_18_reload),
    .din19(merged_19_reload),
    .din20(merged_20_reload),
    .din21(merged_21_reload),
    .din22(merged_22_reload),
    .din23(merged_23_reload),
    .din24(merged_24_reload),
    .din25(merged_25_reload),
    .din26(merged_26_reload),
    .din27(merged_27_reload),
    .din28(merged_28_reload),
    .din29(merged_29_reload),
    .din30(merged_30_reload),
    .din31(merged_31_reload),
    .def(tmp_138_fu_854_p65),
    .sel(tmp_138_fu_854_p66),
    .dout(tmp_138_fu_854_p67)
);

unet_pvm_top_am_submul_18s_18s_18s_37_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 37 ))
am_submul_18s_18s_18s_37_4_1_U928(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_138_reg_1785),
    .din1(grp_fu_1555_p1),
    .din2(grp_fu_1555_p2),
    .ce(1'b1),
    .dout(grp_fu_1555_p3)
);

unet_pvm_top_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln139_fu_838_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            c_fu_262 <= add_ln139_fu_844_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            c_fu_262 <= 6'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        conv7_i69_cast_reg_1767 <= conv7_i69_cast_fu_822_p1;
        conv_i_i16_i739_cast_reg_1772 <= conv_i_i16_i739_cast_fu_826_p1;
        icmp_ln139_reg_1777 <= icmp_ln139_fu_838_p2;
        icmp_ln139_reg_1777_pp0_iter1_reg <= icmp_ln139_reg_1777;
        tmp_138_reg_1785 <= tmp_138_fu_854_p67;
        trunc_ln139_reg_1781 <= trunc_ln139_fu_850_p1;
        trunc_ln139_reg_1781_pp0_iter1_reg <= trunc_ln139_reg_1781;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_predicate_pred357_state5 <= (trunc_ln139_reg_1781_pp0_iter2_reg == 5'd0);
        ap_predicate_pred374_state5 <= (trunc_ln139_reg_1781_pp0_iter2_reg == 5'd1);
        ap_predicate_pred383_state5 <= (trunc_ln139_reg_1781_pp0_iter2_reg == 5'd2);
        ap_predicate_pred392_state5 <= (trunc_ln139_reg_1781_pp0_iter2_reg == 5'd3);
        ap_predicate_pred401_state5 <= (trunc_ln139_reg_1781_pp0_iter2_reg == 5'd4);
        ap_predicate_pred410_state5 <= (trunc_ln139_reg_1781_pp0_iter2_reg == 5'd5);
        ap_predicate_pred419_state5 <= (trunc_ln139_reg_1781_pp0_iter2_reg == 5'd6);
        ap_predicate_pred428_state5 <= (trunc_ln139_reg_1781_pp0_iter2_reg == 5'd7);
        ap_predicate_pred437_state5 <= (trunc_ln139_reg_1781_pp0_iter2_reg == 5'd8);
        ap_predicate_pred446_state5 <= (trunc_ln139_reg_1781_pp0_iter2_reg == 5'd9);
        ap_predicate_pred455_state5 <= (trunc_ln139_reg_1781_pp0_iter2_reg == 5'd10);
        ap_predicate_pred464_state5 <= (trunc_ln139_reg_1781_pp0_iter2_reg == 5'd11);
        ap_predicate_pred473_state5 <= (trunc_ln139_reg_1781_pp0_iter2_reg == 5'd12);
        ap_predicate_pred482_state5 <= (trunc_ln139_reg_1781_pp0_iter2_reg == 5'd13);
        ap_predicate_pred491_state5 <= (trunc_ln139_reg_1781_pp0_iter2_reg == 5'd14);
        ap_predicate_pred500_state5 <= (trunc_ln139_reg_1781_pp0_iter2_reg == 5'd15);
        ap_predicate_pred509_state5 <= (trunc_ln139_reg_1781_pp0_iter2_reg == 5'd16);
        ap_predicate_pred518_state5 <= (trunc_ln139_reg_1781_pp0_iter2_reg == 5'd17);
        ap_predicate_pred527_state5 <= (trunc_ln139_reg_1781_pp0_iter2_reg == 5'd18);
        ap_predicate_pred536_state5 <= (trunc_ln139_reg_1781_pp0_iter2_reg == 5'd19);
        ap_predicate_pred545_state5 <= (trunc_ln139_reg_1781_pp0_iter2_reg == 5'd20);
        ap_predicate_pred554_state5 <= (trunc_ln139_reg_1781_pp0_iter2_reg == 5'd21);
        ap_predicate_pred563_state5 <= (trunc_ln139_reg_1781_pp0_iter2_reg == 5'd22);
        ap_predicate_pred572_state5 <= (trunc_ln139_reg_1781_pp0_iter2_reg == 5'd23);
        ap_predicate_pred581_state5 <= (trunc_ln139_reg_1781_pp0_iter2_reg == 5'd24);
        ap_predicate_pred590_state5 <= (trunc_ln139_reg_1781_pp0_iter2_reg == 5'd25);
        ap_predicate_pred599_state5 <= (trunc_ln139_reg_1781_pp0_iter2_reg == 5'd26);
        ap_predicate_pred608_state5 <= (trunc_ln139_reg_1781_pp0_iter2_reg == 5'd27);
        ap_predicate_pred617_state5 <= (trunc_ln139_reg_1781_pp0_iter2_reg == 5'd28);
        ap_predicate_pred626_state5 <= (trunc_ln139_reg_1781_pp0_iter2_reg == 5'd29);
        ap_predicate_pred635_state5 <= (trunc_ln139_reg_1781_pp0_iter2_reg == 5'd30);
        ap_predicate_pred644_state5 <= (trunc_ln139_reg_1781_pp0_iter2_reg == 5'd31);
        icmp_ln139_reg_1777_pp0_iter2_reg <= icmp_ln139_reg_1777_pp0_iter1_reg;
        trunc_ln139_reg_1781_pp0_iter2_reg <= trunc_ln139_reg_1781_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_pred455_state5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        norm_merged_10_fu_306 <= norm_merged_32_fu_1259_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_pred464_state5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        norm_merged_11_fu_310 <= norm_merged_32_fu_1259_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_pred473_state5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        norm_merged_12_fu_314 <= norm_merged_32_fu_1259_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_pred482_state5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        norm_merged_13_fu_318 <= norm_merged_32_fu_1259_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_pred491_state5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        norm_merged_14_fu_322 <= norm_merged_32_fu_1259_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_pred500_state5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        norm_merged_15_fu_326 <= norm_merged_32_fu_1259_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_pred509_state5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        norm_merged_16_fu_330 <= norm_merged_32_fu_1259_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_pred518_state5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        norm_merged_17_fu_334 <= norm_merged_32_fu_1259_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_pred527_state5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        norm_merged_18_fu_338 <= norm_merged_32_fu_1259_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_pred536_state5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        norm_merged_19_fu_342 <= norm_merged_32_fu_1259_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred374_state5 == 1'b1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        norm_merged_1_fu_270 <= norm_merged_32_fu_1259_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_pred545_state5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        norm_merged_20_fu_346 <= norm_merged_32_fu_1259_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_pred554_state5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        norm_merged_21_fu_350 <= norm_merged_32_fu_1259_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_pred563_state5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        norm_merged_22_fu_354 <= norm_merged_32_fu_1259_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_pred572_state5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        norm_merged_23_fu_358 <= norm_merged_32_fu_1259_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_pred581_state5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        norm_merged_24_fu_362 <= norm_merged_32_fu_1259_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_pred590_state5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        norm_merged_25_fu_366 <= norm_merged_32_fu_1259_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_pred599_state5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        norm_merged_26_fu_370 <= norm_merged_32_fu_1259_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_pred608_state5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        norm_merged_27_fu_374 <= norm_merged_32_fu_1259_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_pred617_state5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        norm_merged_28_fu_378 <= norm_merged_32_fu_1259_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_pred626_state5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        norm_merged_29_fu_382 <= norm_merged_32_fu_1259_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred383_state5 == 1'b1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        norm_merged_2_fu_274 <= norm_merged_32_fu_1259_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_pred635_state5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        norm_merged_30_fu_386 <= norm_merged_32_fu_1259_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_pred644_state5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        norm_merged_31_fu_390 <= norm_merged_32_fu_1259_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred392_state5 == 1'b1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        norm_merged_3_fu_278 <= norm_merged_32_fu_1259_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred401_state5 == 1'b1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        norm_merged_4_fu_282 <= norm_merged_32_fu_1259_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_pred410_state5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        norm_merged_5_fu_286 <= norm_merged_32_fu_1259_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_pred419_state5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        norm_merged_6_fu_290 <= norm_merged_32_fu_1259_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_pred428_state5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        norm_merged_7_fu_294 <= norm_merged_32_fu_1259_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_pred437_state5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        norm_merged_8_fu_298 <= norm_merged_32_fu_1259_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_pred446_state5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        norm_merged_9_fu_302 <= norm_merged_32_fu_1259_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred357_state5 == 1'b1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        norm_merged_fu_266 <= norm_merged_32_fu_1259_p3;
    end
end

always @ (*) begin
    if (((icmp_ln139_fu_838_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_c_3 = 6'd0;
    end else begin
        ap_sig_allocacmp_c_3 = c_fu_262;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln139_reg_1777_pp0_iter2_reg == 1'd1))) begin
        norm_merged_10_out_ap_vld = 1'b1;
    end else begin
        norm_merged_10_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln139_reg_1777_pp0_iter2_reg == 1'd1))) begin
        norm_merged_11_out_ap_vld = 1'b1;
    end else begin
        norm_merged_11_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln139_reg_1777_pp0_iter2_reg == 1'd1))) begin
        norm_merged_12_out_ap_vld = 1'b1;
    end else begin
        norm_merged_12_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln139_reg_1777_pp0_iter2_reg == 1'd1))) begin
        norm_merged_13_out_ap_vld = 1'b1;
    end else begin
        norm_merged_13_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln139_reg_1777_pp0_iter2_reg == 1'd1))) begin
        norm_merged_14_out_ap_vld = 1'b1;
    end else begin
        norm_merged_14_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln139_reg_1777_pp0_iter2_reg == 1'd1))) begin
        norm_merged_15_out_ap_vld = 1'b1;
    end else begin
        norm_merged_15_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln139_reg_1777_pp0_iter2_reg == 1'd1))) begin
        norm_merged_16_out_ap_vld = 1'b1;
    end else begin
        norm_merged_16_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln139_reg_1777_pp0_iter2_reg == 1'd1))) begin
        norm_merged_17_out_ap_vld = 1'b1;
    end else begin
        norm_merged_17_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln139_reg_1777_pp0_iter2_reg == 1'd1))) begin
        norm_merged_18_out_ap_vld = 1'b1;
    end else begin
        norm_merged_18_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln139_reg_1777_pp0_iter2_reg == 1'd1))) begin
        norm_merged_19_out_ap_vld = 1'b1;
    end else begin
        norm_merged_19_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln139_reg_1777_pp0_iter2_reg == 1'd1))) begin
        norm_merged_1_out_ap_vld = 1'b1;
    end else begin
        norm_merged_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln139_reg_1777_pp0_iter2_reg == 1'd1))) begin
        norm_merged_20_out_ap_vld = 1'b1;
    end else begin
        norm_merged_20_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln139_reg_1777_pp0_iter2_reg == 1'd1))) begin
        norm_merged_21_out_ap_vld = 1'b1;
    end else begin
        norm_merged_21_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln139_reg_1777_pp0_iter2_reg == 1'd1))) begin
        norm_merged_22_out_ap_vld = 1'b1;
    end else begin
        norm_merged_22_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln139_reg_1777_pp0_iter2_reg == 1'd1))) begin
        norm_merged_23_out_ap_vld = 1'b1;
    end else begin
        norm_merged_23_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln139_reg_1777_pp0_iter2_reg == 1'd1))) begin
        norm_merged_24_out_ap_vld = 1'b1;
    end else begin
        norm_merged_24_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln139_reg_1777_pp0_iter2_reg == 1'd1))) begin
        norm_merged_25_out_ap_vld = 1'b1;
    end else begin
        norm_merged_25_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln139_reg_1777_pp0_iter2_reg == 1'd1))) begin
        norm_merged_26_out_ap_vld = 1'b1;
    end else begin
        norm_merged_26_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln139_reg_1777_pp0_iter2_reg == 1'd1))) begin
        norm_merged_27_out_ap_vld = 1'b1;
    end else begin
        norm_merged_27_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln139_reg_1777_pp0_iter2_reg == 1'd1))) begin
        norm_merged_28_out_ap_vld = 1'b1;
    end else begin
        norm_merged_28_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln139_reg_1777_pp0_iter2_reg == 1'd1))) begin
        norm_merged_29_out_ap_vld = 1'b1;
    end else begin
        norm_merged_29_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln139_reg_1777_pp0_iter2_reg == 1'd1))) begin
        norm_merged_2_out_ap_vld = 1'b1;
    end else begin
        norm_merged_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln139_reg_1777_pp0_iter2_reg == 1'd1))) begin
        norm_merged_30_out_ap_vld = 1'b1;
    end else begin
        norm_merged_30_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln139_reg_1777_pp0_iter2_reg == 1'd1))) begin
        norm_merged_31_out_ap_vld = 1'b1;
    end else begin
        norm_merged_31_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln139_reg_1777_pp0_iter2_reg == 1'd1))) begin
        norm_merged_3_out_ap_vld = 1'b1;
    end else begin
        norm_merged_3_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln139_reg_1777_pp0_iter2_reg == 1'd1))) begin
        norm_merged_4_out_ap_vld = 1'b1;
    end else begin
        norm_merged_4_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln139_reg_1777_pp0_iter2_reg == 1'd1))) begin
        norm_merged_5_out_ap_vld = 1'b1;
    end else begin
        norm_merged_5_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln139_reg_1777_pp0_iter2_reg == 1'd1))) begin
        norm_merged_6_out_ap_vld = 1'b1;
    end else begin
        norm_merged_6_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln139_reg_1777_pp0_iter2_reg == 1'd1))) begin
        norm_merged_7_out_ap_vld = 1'b1;
    end else begin
        norm_merged_7_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln139_reg_1777_pp0_iter2_reg == 1'd1))) begin
        norm_merged_8_out_ap_vld = 1'b1;
    end else begin
        norm_merged_8_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln139_reg_1777_pp0_iter2_reg == 1'd1))) begin
        norm_merged_9_out_ap_vld = 1'b1;
    end else begin
        norm_merged_9_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln139_reg_1777_pp0_iter2_reg == 1'd1))) begin
        norm_merged_out_ap_vld = 1'b1;
    end else begin
        norm_merged_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln139_fu_844_p2 = (ap_sig_allocacmp_c_3 + 6'd1);

assign add_ln141_fu_1098_p2 = (trunc_ln_fu_1071_p4 + zext_ln141_fu_1094_p1);

assign and_ln141_1_fu_1177_p2 = (xor_ln141_1_fu_1171_p2 & icmp_ln141_fu_1138_p2);

assign and_ln141_2_fu_1191_p2 = (icmp_ln141_1_fu_1151_p2 & and_ln141_fu_1118_p2);

assign and_ln141_3_fu_1215_p2 = (xor_ln141_3_fu_1209_p2 & or_ln141_fu_1203_p2);

assign and_ln141_4_fu_1221_p2 = (tmp_285_fu_1104_p3 & select_ln141_1_fu_1183_p3);

assign and_ln141_5_fu_1239_p2 = (xor_ln141_4_fu_1233_p2 & tmp_fu_1064_p3);

assign and_ln141_fu_1118_p2 = (xor_ln141_fu_1112_p2 & tmp_284_fu_1087_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign conv7_i69_cast_fu_822_p1 = $signed(conv7_i69);

assign conv_i_i16_i739_cast_fu_826_p1 = $signed(conv_i_i16_i739);

assign grp_fu_1555_p1 = conv_i_i16_i739_cast_reg_1772;

assign grp_fu_1555_p2 = conv7_i69_cast_reg_1767;

assign icmp_ln139_fu_838_p2 = ((ap_sig_allocacmp_c_3 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln141_1_fu_1151_p2 = ((tmp_145_fu_1144_p3 == 9'd511) ? 1'b1 : 1'b0);

assign icmp_ln141_2_fu_1157_p2 = ((tmp_145_fu_1144_p3 == 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln141_fu_1138_p2 = ((tmp_144_fu_1131_p3 == 8'd255) ? 1'b1 : 1'b0);

assign norm_merged_10_out = norm_merged_10_fu_306;

assign norm_merged_11_out = norm_merged_11_fu_310;

assign norm_merged_12_out = norm_merged_12_fu_314;

assign norm_merged_13_out = norm_merged_13_fu_318;

assign norm_merged_14_out = norm_merged_14_fu_322;

assign norm_merged_15_out = norm_merged_15_fu_326;

assign norm_merged_16_out = norm_merged_16_fu_330;

assign norm_merged_17_out = norm_merged_17_fu_334;

assign norm_merged_18_out = norm_merged_18_fu_338;

assign norm_merged_19_out = norm_merged_19_fu_342;

assign norm_merged_1_out = norm_merged_1_fu_270;

assign norm_merged_20_out = norm_merged_20_fu_346;

assign norm_merged_21_out = norm_merged_21_fu_350;

assign norm_merged_22_out = norm_merged_22_fu_354;

assign norm_merged_23_out = norm_merged_23_fu_358;

assign norm_merged_24_out = norm_merged_24_fu_362;

assign norm_merged_25_out = norm_merged_25_fu_366;

assign norm_merged_26_out = norm_merged_26_fu_370;

assign norm_merged_27_out = norm_merged_27_fu_374;

assign norm_merged_28_out = norm_merged_28_fu_378;

assign norm_merged_29_out = norm_merged_29_fu_382;

assign norm_merged_2_out = norm_merged_2_fu_274;

assign norm_merged_30_out = norm_merged_30_fu_386;

assign norm_merged_31_out = norm_merged_31_fu_390;

assign norm_merged_32_fu_1259_p3 = ((or_ln141_1_fu_1253_p2[0:0] == 1'b1) ? select_ln141_2_fu_1245_p3 : add_ln141_fu_1098_p2);

assign norm_merged_3_out = norm_merged_3_fu_278;

assign norm_merged_4_out = norm_merged_4_fu_282;

assign norm_merged_5_out = norm_merged_5_fu_286;

assign norm_merged_6_out = norm_merged_6_fu_290;

assign norm_merged_7_out = norm_merged_7_fu_294;

assign norm_merged_8_out = norm_merged_8_fu_298;

assign norm_merged_9_out = norm_merged_9_fu_302;

assign norm_merged_out = norm_merged_fu_266;

assign or_ln141_1_fu_1253_p2 = (and_ln141_5_fu_1239_p2 | and_ln141_3_fu_1215_p2);

assign or_ln141_2_fu_1227_p2 = (and_ln141_4_fu_1221_p2 | and_ln141_2_fu_1191_p2);

assign or_ln141_fu_1203_p2 = (xor_ln141_2_fu_1197_p2 | tmp_285_fu_1104_p3);

assign select_ln141_1_fu_1183_p3 = ((and_ln141_fu_1118_p2[0:0] == 1'b1) ? and_ln141_1_fu_1177_p2 : icmp_ln141_1_fu_1151_p2);

assign select_ln141_2_fu_1245_p3 = ((and_ln141_3_fu_1215_p2[0:0] == 1'b1) ? 18'd131071 : 18'd131072);

assign select_ln141_fu_1163_p3 = ((and_ln141_fu_1118_p2[0:0] == 1'b1) ? icmp_ln141_1_fu_1151_p2 : icmp_ln141_2_fu_1157_p2);

assign tmp_138_fu_854_p65 = 'bx;

assign tmp_138_fu_854_p66 = ap_sig_allocacmp_c_3[4:0];

assign tmp_144_fu_1131_p3 = {{grp_fu_1555_p3[36:29]}};

assign tmp_145_fu_1144_p3 = {{grp_fu_1555_p3[36:28]}};

assign tmp_283_fu_1080_p3 = grp_fu_1555_p3[32'd9];

assign tmp_284_fu_1087_p3 = grp_fu_1555_p3[32'd27];

assign tmp_285_fu_1104_p3 = add_ln141_fu_1098_p2[32'd17];

assign tmp_286_fu_1124_p3 = grp_fu_1555_p3[32'd28];

assign tmp_fu_1064_p3 = grp_fu_1555_p3[32'd36];

assign trunc_ln139_fu_850_p1 = ap_sig_allocacmp_c_3[4:0];

assign trunc_ln_fu_1071_p4 = {{grp_fu_1555_p3[27:10]}};

assign xor_ln141_1_fu_1171_p2 = (tmp_286_fu_1124_p3 ^ 1'd1);

assign xor_ln141_2_fu_1197_p2 = (select_ln141_fu_1163_p3 ^ 1'd1);

assign xor_ln141_3_fu_1209_p2 = (tmp_fu_1064_p3 ^ 1'd1);

assign xor_ln141_4_fu_1233_p2 = (or_ln141_2_fu_1227_p2 ^ 1'd1);

assign xor_ln141_fu_1112_p2 = (tmp_285_fu_1104_p3 ^ 1'd1);

assign zext_ln141_fu_1094_p1 = tmp_283_fu_1080_p3;

endmodule //unet_pvm_top_pvm_merge_and_project_config_enc5_Pipeline_VITIS_LOOP_139_8
