 
****************************************
Report : area
Design : ChipTop
Version: N-2017.09-SP3
Date   : Mon Jun 26 15:30:07 2023
****************************************

Library(s) Used:

    tcbn28hpcplusbwp40p140ssg0p81vm40c_ccs (File: /work/TECH_LIB/DATA/STD/tcbn28hpcplusbwp40p140_180b/Front_End/timing_power_noise/CCS/tcbn28hpcplusbwp40p140_180a/tcbn28hpcplusbwp40p140ssg0p81vm40c_ccs.db)
    sad2lsph4s1p1024x44m4b1w0c0p0d0t0s10_lib (File: /work/SOC/zhulixin-soc/memory/pro_mem_20230619_wuan_db0625/compout/views/sad2lsph4s1p1024x44m4b1w0c0p0d0t0s10/tt0p9v25c/sad2lsph4s1p1024x44m4b1w0c0p0d0t0s10.db)
    sad2lsph4s1p512x32m4b1w1c0p0d0t0s10_lib (File: /work/SOC/zhulixin-soc/memory/pro_mem_20230619_wuan_db0625/compout/views/sad2lsph4s1p512x32m4b1w1c0p0d0t0s10/tt0p9v25c/sad2lsph4s1p512x32m4b1w1c0p0d0t0s10.db)
    sad2lsph4s1p64x21m4b1w1c0p0d0t0s10_lib (File: /work/SOC/zhulixin-soc/memory/pro_mem_20230619_wuan_db0625/compout/views/sad2lsph4s1p64x21m4b1w1c0p0d0t0s10/tt0p9v25c/sad2lsph4s1p64x21m4b1w1c0p0d0t0s10.db)
    sad2lsph4s1p512x8m8b1w1c0p0d0t0s10_lib (File: /work/SOC/zhulixin-soc/memory/pro_mem_20230619_wuan_db0625/compout/views/sad2lsph4s1p512x8m8b1w1c0p0d0t0s10/tt0p9v25c/sad2lsph4s1p512x8m8b1w1c0p0d0t0s10.db)
    sad2lsph4s1p64x22m4b1w1c0p0d0t0s10_lib (File: /work/SOC/zhulixin-soc/memory/pro_mem_20230619_wuan_db0625/compout/views/sad2lsph4s1p64x22m4b1w1c0p0d0t0s10/tt0p9v25c/sad2lsph4s1p64x22m4b1w1c0p0d0t0s10.db)
    sad2lsph4s1p16384x64m16b4w0c1p0d0t0s10_lib (File: /work/SOC/zhulixin-soc/memory/pro_mem_20230619_wuan_db0625/compout/views/sad2lsph4s1p16384x64m16b4w0c1p0d0t0s10/tt0p9v25c/sad2lsph4s1p16384x64m16b4w0c1p0d0t0s10.db)
    sad2lsph4s1p1024x17m8b1w1c0p0d0t0s10_lib (File: /work/SOC/zhulixin-soc/memory/pro_mem_20230619_wuan_db0625/compout/views/sad2lsph4s1p1024x17m8b1w1c0p0d0t0s10/tt0p9v25c/sad2lsph4s1p1024x17m8b1w1c0p0d0t0s10.db)

Number of ports:                        97645
Number of nets:                        338444
Number of cells:                       240044
Number of combinational cells:         188966
Number of sequential cells:             48634
Number of macros/black boxes:              61
Number of buf/inv:                      30684
Number of references:                      89

Combinational area:             126175.517879
Buf/Inv area:                     9323.117979
Noncombinational area:          104402.090087
Macro/Black Box area:          1013548.387207
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:               1244125.995173
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area                  Local cell area
                                  ---------------------  -------------------------------------- 
Hierarchical cell                 Absolute      Percent  Combi-       Noncombi-    Black-
                                  Total         Total    national     national     boxes         Design
--------------------------------  ------------  -------  -----------  -----------  ------------  ---------------------------------------------------------
ChipTop                           1244125.9952    100.0      29.8620       2.8980        0.0000  ChipTop
debug_reset_syncd_debug_reset_sync
                                        9.4500      0.0       0.0000       0.0000        0.0000  ChipTop_AsyncResetSynchronizerShiftReg_w1_d3_i0_1
debug_reset_syncd_debug_reset_sync/output_chain
                                        9.4500      0.0       0.7560       8.6940        0.0000  ChipTop_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_5
dividerOnlyClockGen                     0.0000      0.0       0.0000       0.0000        0.0000  ChipTop_DividerOnlyClockGenerator_0
dmactiveAck_dmactiveAck                 9.1980      0.0       0.0000       0.0000        0.0000  ChipTop_ResetSynchronizerShiftReg_w1_d3_i0_0
dmactiveAck_dmactiveAck/output_chain
                                        9.1980      0.0       0.5040       8.6940        0.0000  ChipTop_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_16
gated_clock_debug_clock_gate            2.5200      0.0       0.0000       0.0000        0.0000  ChipTop_EICG_wrapper_0
gated_clock_debug_clock_gate/u_icg
                                        2.5200      0.0       0.2520       2.2680        0.0000  ChipTop_snps_cglatch_0_0
iocell_custom_boot                      0.3780      0.0       0.3780       0.0000        0.0000  ChipTop_GenericDigitalInIOCell_7
iocell_jtag_TDI                         0.3780      0.0       0.3780       0.0000        0.0000  ChipTop_GenericDigitalInIOCell_1
iocell_jtag_TDO                         0.6300      0.0       0.6300       0.0000        0.0000  ChipTop_GenericDigitalOutIOCell_0
iocell_jtag_TMS                         0.3780      0.0       0.3780       0.0000        0.0000  ChipTop_GenericDigitalInIOCell_4
iocell_serial_tl_bits_in_bits           0.3780      0.0       0.3780       0.0000        0.0000  ChipTop_GenericDigitalInIOCell_40
iocell_serial_tl_bits_in_bits_1         0.3780      0.0       0.3780       0.0000        0.0000  ChipTop_GenericDigitalInIOCell_39
iocell_serial_tl_bits_in_bits_10        0.3780      0.0       0.3780       0.0000        0.0000  ChipTop_GenericDigitalInIOCell_30
iocell_serial_tl_bits_in_bits_11        0.3780      0.0       0.3780       0.0000        0.0000  ChipTop_GenericDigitalInIOCell_29
iocell_serial_tl_bits_in_bits_12        0.3780      0.0       0.3780       0.0000        0.0000  ChipTop_GenericDigitalInIOCell_28
iocell_serial_tl_bits_in_bits_13        0.3780      0.0       0.3780       0.0000        0.0000  ChipTop_GenericDigitalInIOCell_27
iocell_serial_tl_bits_in_bits_14        0.3780      0.0       0.3780       0.0000        0.0000  ChipTop_GenericDigitalInIOCell_26
iocell_serial_tl_bits_in_bits_15        0.3780      0.0       0.3780       0.0000        0.0000  ChipTop_GenericDigitalInIOCell_25
iocell_serial_tl_bits_in_bits_16        0.3780      0.0       0.3780       0.0000        0.0000  ChipTop_GenericDigitalInIOCell_24
iocell_serial_tl_bits_in_bits_17        0.3780      0.0       0.3780       0.0000        0.0000  ChipTop_GenericDigitalInIOCell_23
iocell_serial_tl_bits_in_bits_18        0.3780      0.0       0.3780       0.0000        0.0000  ChipTop_GenericDigitalInIOCell_22
iocell_serial_tl_bits_in_bits_19        0.3780      0.0       0.3780       0.0000        0.0000  ChipTop_GenericDigitalInIOCell_21
iocell_serial_tl_bits_in_bits_2         0.3780      0.0       0.3780       0.0000        0.0000  ChipTop_GenericDigitalInIOCell_38
iocell_serial_tl_bits_in_bits_20        0.3780      0.0       0.3780       0.0000        0.0000  ChipTop_GenericDigitalInIOCell_20
iocell_serial_tl_bits_in_bits_21        0.3780      0.0       0.3780       0.0000        0.0000  ChipTop_GenericDigitalInIOCell_19
iocell_serial_tl_bits_in_bits_22        0.3780      0.0       0.3780       0.0000        0.0000  ChipTop_GenericDigitalInIOCell_18
iocell_serial_tl_bits_in_bits_23        0.3780      0.0       0.3780       0.0000        0.0000  ChipTop_GenericDigitalInIOCell_17
iocell_serial_tl_bits_in_bits_24        0.3780      0.0       0.3780       0.0000        0.0000  ChipTop_GenericDigitalInIOCell_16
iocell_serial_tl_bits_in_bits_25        0.3780      0.0       0.3780       0.0000        0.0000  ChipTop_GenericDigitalInIOCell_15
iocell_serial_tl_bits_in_bits_26        0.3780      0.0       0.3780       0.0000        0.0000  ChipTop_GenericDigitalInIOCell_14
iocell_serial_tl_bits_in_bits_27        0.3780      0.0       0.3780       0.0000        0.0000  ChipTop_GenericDigitalInIOCell_13
iocell_serial_tl_bits_in_bits_28        0.3780      0.0       0.3780       0.0000        0.0000  ChipTop_GenericDigitalInIOCell_12
iocell_serial_tl_bits_in_bits_29        0.3780      0.0       0.3780       0.0000        0.0000  ChipTop_GenericDigitalInIOCell_11
iocell_serial_tl_bits_in_bits_3         0.3780      0.0       0.3780       0.0000        0.0000  ChipTop_GenericDigitalInIOCell_37
iocell_serial_tl_bits_in_bits_30        0.3780      0.0       0.3780       0.0000        0.0000  ChipTop_GenericDigitalInIOCell_10
iocell_serial_tl_bits_in_bits_31        0.3780      0.0       0.3780       0.0000        0.0000  ChipTop_GenericDigitalInIOCell_9
iocell_serial_tl_bits_in_bits_4         0.3780      0.0       0.3780       0.0000        0.0000  ChipTop_GenericDigitalInIOCell_36
iocell_serial_tl_bits_in_bits_5         0.3780      0.0       0.3780       0.0000        0.0000  ChipTop_GenericDigitalInIOCell_35
iocell_serial_tl_bits_in_bits_6         0.3780      0.0       0.3780       0.0000        0.0000  ChipTop_GenericDigitalInIOCell_34
iocell_serial_tl_bits_in_bits_7         0.3780      0.0       0.3780       0.0000        0.0000  ChipTop_GenericDigitalInIOCell_33
iocell_serial_tl_bits_in_bits_8         0.3780      0.0       0.3780       0.0000        0.0000  ChipTop_GenericDigitalInIOCell_32
iocell_serial_tl_bits_in_bits_9         0.3780      0.0       0.3780       0.0000        0.0000  ChipTop_GenericDigitalInIOCell_31
iocell_serial_tl_bits_in_ready          0.6300      0.0       0.6300       0.0000        0.0000  ChipTop_GenericDigitalOutIOCell_4
iocell_serial_tl_bits_in_valid          0.3780      0.0       0.3780       0.0000        0.0000  ChipTop_GenericDigitalInIOCell_8
iocell_serial_tl_bits_out_bits          0.6300      0.0       0.6300       0.0000        0.0000  ChipTop_GenericDigitalOutIOCell_1
iocell_serial_tl_bits_out_bits_1        0.6300      0.0       0.6300       0.0000        0.0000  ChipTop_GenericDigitalOutIOCell_36
iocell_serial_tl_bits_out_bits_10       0.6300      0.0       0.6300       0.0000        0.0000  ChipTop_GenericDigitalOutIOCell_27
iocell_serial_tl_bits_out_bits_11       0.6300      0.0       0.6300       0.0000        0.0000  ChipTop_GenericDigitalOutIOCell_26
iocell_serial_tl_bits_out_bits_12       0.6300      0.0       0.6300       0.0000        0.0000  ChipTop_GenericDigitalOutIOCell_25
iocell_serial_tl_bits_out_bits_13       0.6300      0.0       0.6300       0.0000        0.0000  ChipTop_GenericDigitalOutIOCell_24
iocell_serial_tl_bits_out_bits_14       0.6300      0.0       0.6300       0.0000        0.0000  ChipTop_GenericDigitalOutIOCell_23
iocell_serial_tl_bits_out_bits_15       0.6300      0.0       0.6300       0.0000        0.0000  ChipTop_GenericDigitalOutIOCell_22
iocell_serial_tl_bits_out_bits_16       0.6300      0.0       0.6300       0.0000        0.0000  ChipTop_GenericDigitalOutIOCell_21
iocell_serial_tl_bits_out_bits_17       0.6300      0.0       0.6300       0.0000        0.0000  ChipTop_GenericDigitalOutIOCell_20
iocell_serial_tl_bits_out_bits_18       0.6300      0.0       0.6300       0.0000        0.0000  ChipTop_GenericDigitalOutIOCell_19
iocell_serial_tl_bits_out_bits_19       0.6300      0.0       0.6300       0.0000        0.0000  ChipTop_GenericDigitalOutIOCell_18
iocell_serial_tl_bits_out_bits_2        0.6300      0.0       0.6300       0.0000        0.0000  ChipTop_GenericDigitalOutIOCell_35
iocell_serial_tl_bits_out_bits_20       0.6300      0.0       0.6300       0.0000        0.0000  ChipTop_GenericDigitalOutIOCell_17
iocell_serial_tl_bits_out_bits_21       0.6300      0.0       0.6300       0.0000        0.0000  ChipTop_GenericDigitalOutIOCell_16
iocell_serial_tl_bits_out_bits_22       0.6300      0.0       0.6300       0.0000        0.0000  ChipTop_GenericDigitalOutIOCell_15
iocell_serial_tl_bits_out_bits_23       0.6300      0.0       0.6300       0.0000        0.0000  ChipTop_GenericDigitalOutIOCell_14
iocell_serial_tl_bits_out_bits_24       0.6300      0.0       0.6300       0.0000        0.0000  ChipTop_GenericDigitalOutIOCell_13
iocell_serial_tl_bits_out_bits_25       0.6300      0.0       0.6300       0.0000        0.0000  ChipTop_GenericDigitalOutIOCell_12
iocell_serial_tl_bits_out_bits_26       0.6300      0.0       0.6300       0.0000        0.0000  ChipTop_GenericDigitalOutIOCell_11
iocell_serial_tl_bits_out_bits_27       0.6300      0.0       0.6300       0.0000        0.0000  ChipTop_GenericDigitalOutIOCell_10
iocell_serial_tl_bits_out_bits_28       0.6300      0.0       0.6300       0.0000        0.0000  ChipTop_GenericDigitalOutIOCell_9
iocell_serial_tl_bits_out_bits_29       0.6300      0.0       0.6300       0.0000        0.0000  ChipTop_GenericDigitalOutIOCell_8
iocell_serial_tl_bits_out_bits_3        0.6300      0.0       0.6300       0.0000        0.0000  ChipTop_GenericDigitalOutIOCell_34
iocell_serial_tl_bits_out_bits_30       0.6300      0.0       0.6300       0.0000        0.0000  ChipTop_GenericDigitalOutIOCell_7
iocell_serial_tl_bits_out_bits_31       0.6300      0.0       0.6300       0.0000        0.0000  ChipTop_GenericDigitalOutIOCell_6
iocell_serial_tl_bits_out_bits_4        0.6300      0.0       0.6300       0.0000        0.0000  ChipTop_GenericDigitalOutIOCell_33
iocell_serial_tl_bits_out_bits_5        0.6300      0.0       0.6300       0.0000        0.0000  ChipTop_GenericDigitalOutIOCell_32
iocell_serial_tl_bits_out_bits_6        0.6300      0.0       0.6300       0.0000        0.0000  ChipTop_GenericDigitalOutIOCell_31
iocell_serial_tl_bits_out_bits_7        0.6300      0.0       0.6300       0.0000        0.0000  ChipTop_GenericDigitalOutIOCell_30
iocell_serial_tl_bits_out_bits_8        0.6300      0.0       0.6300       0.0000        0.0000  ChipTop_GenericDigitalOutIOCell_29
iocell_serial_tl_bits_out_bits_9        0.6300      0.0       0.6300       0.0000        0.0000  ChipTop_GenericDigitalOutIOCell_28
iocell_serial_tl_bits_out_ready         0.3780      0.0       0.3780       0.0000        0.0000  ChipTop_GenericDigitalInIOCell_3
iocell_serial_tl_bits_out_valid         0.6300      0.0       0.6300       0.0000        0.0000  ChipTop_GenericDigitalOutIOCell_5
iocell_uart_0_rxd                       0.3780      0.0       0.3780       0.0000        0.0000  ChipTop_GenericDigitalInIOCell_6
iocell_uart_0_txd                       0.6300      0.0       0.6300       0.0000        0.0000  ChipTop_GenericDigitalOutIOCell_3
system                            1244025.3212    100.0      15.2460      22.8060        0.0000  ChipTop_DigitalTop_0
system/aggregator                       2.6460      0.0       2.6460       0.0000        0.0000  ChipTop_ClockGroupAggregator_6_0
system/bootROMDomainWrapper          1042.9020      0.1       0.0000       0.0000        0.0000  ChipTop_ClockSinkDomain_1_0
system/bootROMDomainWrapper/bootrom
                                     1042.9020      0.1    1042.9020       0.0000        0.0000  ChipTop_TLROM_0
system/clint                          694.8900      0.1     365.1480     312.7320        0.0000  ChipTop_CLINT_0
system/clint/clk_gate_time_reg          1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_CLINT_0
system/clint/clk_gate_timecmp_0_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_CLINT_2
system/clint/clk_gate_timecmp_0_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_CLINT_3
system/clint/clk_gate_timecmp_0_reg_1
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_CLINT_4
system/clint/clk_gate_timecmp_0_reg_2
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_CLINT_5
system/clint/clk_gate_timecmp_0_reg_3
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_CLINT_6
system/clint/clk_gate_timecmp_0_reg_4
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_CLINT_7
system/clint/clk_gate_timecmp_0_reg_5
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_CLINT_8
system/clint/clk_gate_timecmp_0_reg_6
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_CLINT_1
system/clockGroupCombiner               1.8900      0.0       1.8900       0.0000        0.0000  ChipTop_ClockGroupCombiner_0
system/clockNamePrefixer                2.2680      0.0       2.2680       0.0000        0.0000  ChipTop_ClockGroupParameterModifier_0
system/debug_1                       3938.7600      0.3       0.0000       0.0000        0.0000  ChipTop_TLDebugModule_0
system/debug_1/dmInner               3365.0820      0.3       0.0000       0.0000        0.0000  ChipTop_TLDebugModuleInnerAsync_0
system/debug_1/dmInner/dmInner       2980.1520      0.2    1254.0780    1575.1260        0.0000  ChipTop_TLDebugModuleInner_0
system/debug_1/dmInner/dmInner/clk_gate_ABSTRACTAUTOReg_autoexecprogbuf_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_0_52_0
system/debug_1/dmInner/dmInner/clk_gate_COMMANDRdData_cmdtype_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_0
system/debug_1/dmInner/dmInner/clk_gate_abstractDataMem_0_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_1
system/debug_1/dmInner/dmInner/clk_gate_abstractDataMem_1_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_73
system/debug_1/dmInner/dmInner/clk_gate_abstractDataMem_2_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_72
system/debug_1/dmInner/dmInner/clk_gate_abstractDataMem_3_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_71
system/debug_1/dmInner/dmInner/clk_gate_abstractDataMem_4_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_70
system/debug_1/dmInner/dmInner/clk_gate_abstractDataMem_5_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_69
system/debug_1/dmInner/dmInner/clk_gate_abstractDataMem_6_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_68
system/debug_1/dmInner/dmInner/clk_gate_abstractDataMem_7_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_67
system/debug_1/dmInner/dmInner/clk_gate_abstractGeneratedMem_1_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_2
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_0_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_66
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_10_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_56
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_11_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_55
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_12_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_54
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_13_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_53
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_14_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_52
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_15_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_51
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_16_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_50
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_17_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_49
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_18_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_48
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_19_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_47
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_1_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_65
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_20_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_46
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_21_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_45
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_22_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_44
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_23_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_43
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_24_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_42
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_25_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_41
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_26_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_40
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_27_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_39
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_28_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_38
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_29_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_37
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_2_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_64
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_30_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_36
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_31_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_35
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_32_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_34
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_33_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_33
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_34_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_32
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_35_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_31
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_36_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_30
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_37_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_29
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_38_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_28
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_39_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_27
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_3_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_63
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_40_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_26
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_41_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_25
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_42_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_24
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_43_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_23
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_44_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_22
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_45_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_21
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_46_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_20
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_47_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_19
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_48_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_18
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_49_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_17
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_4_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_62
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_50_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_16
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_51_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_15
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_52_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_14
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_53_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_13
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_54_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_12
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_55_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_11
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_56_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_10
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_57_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_9
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_58_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_8
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_59_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_7
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_5_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_61
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_60_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_6
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_61_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_5
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_62_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_4
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_63_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_3
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_6_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_60
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_7_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_59
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_8_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_58
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_9_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_57
system/debug_1/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0
                                        9.1980      0.0       0.0000       0.0000        0.0000  ChipTop_AsyncResetSynchronizerShiftReg_w1_d3_i0_5
system/debug_1/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain
                                        9.1980      0.0       0.5040       8.6940        0.0000  ChipTop_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_38
system/debug_1/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink
                                       73.2060      0.0       6.0480      10.4580        0.0000  ChipTop_AsyncQueueSink_2_0
system/debug_1/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/io_deq_bits_deq_bits_reg
                                       10.4580      0.0       0.2520      10.2060        0.0000  ChipTop_ClockCrossingReg_w15_0
system/debug_1/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/sink_valid_0
                                        9.4500      0.0       0.0000       0.0000        0.0000  ChipTop_AsyncValidSync_11
system/debug_1/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/sink_valid_0/io_out_source_valid_0
                                        9.4500      0.0       0.0000       0.0000        0.0000  ChipTop_AsyncResetSynchronizerShiftReg_w1_d3_i0_1_11
system/debug_1/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/sink_valid_0/io_out_source_valid_0/output_chain
                                        9.4500      0.0       0.7560       8.6940        0.0000  ChipTop_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_39
system/debug_1/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/sink_valid_1
                                        9.1980      0.0       0.0000       0.0000        0.0000  ChipTop_AsyncValidSync_6
system/debug_1/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/sink_valid_1/io_out_source_valid_0
                                        9.1980      0.0       0.0000       0.0000        0.0000  ChipTop_AsyncResetSynchronizerShiftReg_w1_d3_i0_1_6
system/debug_1/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/sink_valid_1/io_out_source_valid_0/output_chain
                                        9.1980      0.0       0.5040       8.6940        0.0000  ChipTop_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_1
system/debug_1/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/source_extend
                                        9.1980      0.0       0.0000       0.0000        0.0000  ChipTop_AsyncValidSync_5
system/debug_1/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/source_extend/io_out_source_valid_0
                                        9.1980      0.0       0.0000       0.0000        0.0000  ChipTop_AsyncResetSynchronizerShiftReg_w1_d3_i0_1_5
system/debug_1/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/source_extend/io_out_source_valid_0/output_chain
                                        9.1980      0.0       0.5040       8.6940        0.0000  ChipTop_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_12
system/debug_1/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/source_valid
                                        9.1980      0.0       0.0000       0.0000        0.0000  ChipTop_AsyncValidSync_4
system/debug_1/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/source_valid/io_out_source_valid_0
                                        9.1980      0.0       0.0000       0.0000        0.0000  ChipTop_AsyncResetSynchronizerShiftReg_w1_d3_i0_1_4
system/debug_1/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/source_valid/io_out_source_valid_0/output_chain
                                        9.1980      0.0       0.5040       8.6940        0.0000  ChipTop_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_8
system/debug_1/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/widx_widx_gray
                                        9.1980      0.0       0.0000       0.0000        0.0000  ChipTop_AsyncResetSynchronizerShiftReg_w1_d3_i0_4
system/debug_1/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/widx_widx_gray/output_chain
                                        9.1980      0.0       0.5040       8.6940        0.0000  ChipTop_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_0
system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync
                                        9.1980      0.0       0.0000       0.0000        0.0000  ChipTop_AsyncResetSynchronizerShiftReg_w1_d3_i0_6
system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain
                                        9.1980      0.0       0.5040       8.6940        0.0000  ChipTop_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_6
system/debug_1/dmInner/dmiXing        302.5260      0.0       0.0000       0.0000        0.0000  ChipTop_TLAsyncCrossingSink_0
system/debug_1/dmInner/dmiXing/bundleIn_0_d_source
                                      141.1200      0.0       5.9220      87.0660        0.0000  ChipTop_AsyncQueueSource_2_0
system/debug_1/dmInner/dmiXing/bundleIn_0_d_source/clk_gate_mem_0_data_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_AsyncQueueSource_2_0
system/debug_1/dmInner/dmiXing/bundleIn_0_d_source/ridx_ridx_gray
                                        9.1980      0.0       0.0000       0.0000        0.0000  ChipTop_AsyncResetSynchronizerShiftReg_w1_d3_i0_16
system/debug_1/dmInner/dmiXing/bundleIn_0_d_source/ridx_ridx_gray/output_chain
                                        9.1980      0.0       0.5040       8.6940        0.0000  ChipTop_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_2
system/debug_1/dmInner/dmiXing/bundleIn_0_d_source/sink_extend
                                        9.1980      0.0       0.0000       0.0000        0.0000  ChipTop_AsyncValidSync_19
system/debug_1/dmInner/dmiXing/bundleIn_0_d_source/sink_extend/io_out_source_valid_0
                                        9.1980      0.0       0.0000       0.0000        0.0000  ChipTop_AsyncResetSynchronizerShiftReg_w1_d3_i0_1_19
system/debug_1/dmInner/dmiXing/bundleIn_0_d_source/sink_extend/io_out_source_valid_0/output_chain
                                        9.1980      0.0       0.5040       8.6940        0.0000  ChipTop_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_14
system/debug_1/dmInner/dmiXing/bundleIn_0_d_source/sink_valid
                                        9.1980      0.0       0.0000       0.0000        0.0000  ChipTop_AsyncValidSync_2
system/debug_1/dmInner/dmiXing/bundleIn_0_d_source/sink_valid/io_out_source_valid_0
                                        9.1980      0.0       0.0000       0.0000        0.0000  ChipTop_AsyncResetSynchronizerShiftReg_w1_d3_i0_1_2
system/debug_1/dmInner/dmiXing/bundleIn_0_d_source/sink_valid/io_out_source_valid_0/output_chain
                                        9.1980      0.0       0.5040       8.6940        0.0000  ChipTop_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_40
system/debug_1/dmInner/dmiXing/bundleIn_0_d_source/source_valid_0
                                        9.4500      0.0       0.0000       0.0000        0.0000  ChipTop_AsyncValidSync_7
system/debug_1/dmInner/dmiXing/bundleIn_0_d_source/source_valid_0/io_out_source_valid_0
                                        9.4500      0.0       0.0000       0.0000        0.0000  ChipTop_AsyncResetSynchronizerShiftReg_w1_d3_i0_1_7
system/debug_1/dmInner/dmiXing/bundleIn_0_d_source/source_valid_0/io_out_source_valid_0/output_chain
                                        9.4500      0.0       0.7560       8.6940        0.0000  ChipTop_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_41
system/debug_1/dmInner/dmiXing/bundleIn_0_d_source/source_valid_1
                                        9.1980      0.0       0.0000       0.0000        0.0000  ChipTop_AsyncValidSync_17
system/debug_1/dmInner/dmiXing/bundleIn_0_d_source/source_valid_1/io_out_source_valid_0
                                        9.1980      0.0       0.0000       0.0000        0.0000  ChipTop_AsyncResetSynchronizerShiftReg_w1_d3_i0_1_17
system/debug_1/dmInner/dmiXing/bundleIn_0_d_source/source_valid_1/io_out_source_valid_0/output_chain
                                        9.1980      0.0       0.5040       8.6940        0.0000  ChipTop_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_9
system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink
                                      161.4060      0.0       6.8040      10.4580        0.0000  ChipTop_AsyncQueueSink_1_0
system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/io_deq_bits_deq_bits_reg
                                       97.9020      0.0       0.2520      95.7600        0.0000  ChipTop_ClockCrossingReg_w55_0
system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/io_deq_bits_deq_bits_reg/clk_gate_cdc_reg_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ClockCrossingReg_w55_0
system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/sink_valid_0
                                        9.4500      0.0       0.0000       0.0000        0.0000  ChipTop_AsyncValidSync_8
system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/sink_valid_0/io_out_source_valid_0
                                        9.4500      0.0       0.0000       0.0000        0.0000  ChipTop_AsyncResetSynchronizerShiftReg_w1_d3_i0_1_8
system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/sink_valid_0/io_out_source_valid_0/output_chain
                                        9.4500      0.0       0.7560       8.6940        0.0000  ChipTop_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_29
system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/sink_valid_1
                                        9.1980      0.0       0.0000       0.0000        0.0000  ChipTop_AsyncValidSync_3
system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/sink_valid_1/io_out_source_valid_0
                                        9.1980      0.0       0.0000       0.0000        0.0000  ChipTop_AsyncResetSynchronizerShiftReg_w1_d3_i0_1_3
system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/sink_valid_1/io_out_source_valid_0/output_chain
                                        9.1980      0.0       0.5040       8.6940        0.0000  ChipTop_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_34
system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/source_extend
                                        9.1980      0.0       0.0000       0.0000        0.0000  ChipTop_AsyncValidSync_20
system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/source_extend/io_out_source_valid_0
                                        9.1980      0.0       0.0000       0.0000        0.0000  ChipTop_AsyncResetSynchronizerShiftReg_w1_d3_i0_1_20
system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/source_extend/io_out_source_valid_0/output_chain
                                        9.1980      0.0       0.5040       8.6940        0.0000  ChipTop_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_10
system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/source_valid
                                        9.1980      0.0       0.0000       0.0000        0.0000  ChipTop_AsyncValidSync_18
system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/source_valid/io_out_source_valid_0
                                        9.1980      0.0       0.0000       0.0000        0.0000  ChipTop_AsyncResetSynchronizerShiftReg_w1_d3_i0_1_18
system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/source_valid/io_out_source_valid_0/output_chain
                                        9.1980      0.0       0.5040       8.6940        0.0000  ChipTop_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_3
system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/widx_widx_gray
                                        9.1980      0.0       0.0000       0.0000        0.0000  ChipTop_AsyncResetSynchronizerShiftReg_w1_d3_i0_17
system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/widx_widx_gray/output_chain
                                        9.1980      0.0       0.5040       8.6940        0.0000  ChipTop_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_13
system/debug_1/dmOuter                573.6780      0.0       0.3780       0.0000        0.0000  ChipTop_TLDebugModuleOuterAsync_0
system/debug_1/dmOuter/asource        302.5260      0.0       0.0000       0.0000        0.0000  ChipTop_TLAsyncCrossingSource_0
system/debug_1/dmOuter/asource/bundleIn_0_d_sink
                                      142.2540      0.0       6.8040      10.4580        0.0000  ChipTop_AsyncQueueSink_0
system/debug_1/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg
                                       78.7500      0.0       0.2520      76.6080        0.0000  ChipTop_ClockCrossingReg_w43_0
system/debug_1/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/clk_gate_cdc_reg_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ClockCrossingReg_w43_0
system/debug_1/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0
                                        9.4500      0.0       0.0000       0.0000        0.0000  ChipTop_AsyncValidSync_9
system/debug_1/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_source_valid_0
                                        9.4500      0.0       0.0000       0.0000        0.0000  ChipTop_AsyncResetSynchronizerShiftReg_w1_d3_i0_1_9
system/debug_1/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_source_valid_0/output_chain
                                        9.4500      0.0       0.7560       8.6940        0.0000  ChipTop_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_42
system/debug_1/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1
                                        9.1980      0.0       0.0000       0.0000        0.0000  ChipTop_AsyncValidSync_23
system/debug_1/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1/io_out_source_valid_0
                                        9.1980      0.0       0.0000       0.0000        0.0000  ChipTop_AsyncResetSynchronizerShiftReg_w1_d3_i0_1_23
system/debug_1/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1/io_out_source_valid_0/output_chain
                                        9.1980      0.0       0.5040       8.6940        0.0000  ChipTop_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_31
system/debug_1/dmOuter/asource/bundleIn_0_d_sink/source_extend
                                        9.1980      0.0       0.0000       0.0000        0.0000  ChipTop_AsyncValidSync_21
system/debug_1/dmOuter/asource/bundleIn_0_d_sink/source_extend/io_out_source_valid_0
                                        9.1980      0.0       0.0000       0.0000        0.0000  ChipTop_AsyncResetSynchronizerShiftReg_w1_d3_i0_1_21
system/debug_1/dmOuter/asource/bundleIn_0_d_sink/source_extend/io_out_source_valid_0/output_chain
                                        9.1980      0.0       0.5040       8.6940        0.0000  ChipTop_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_20
system/debug_1/dmOuter/asource/bundleIn_0_d_sink/source_valid
                                        9.1980      0.0       0.0000       0.0000        0.0000  ChipTop_AsyncValidSync_12
system/debug_1/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_source_valid_0
                                        9.1980      0.0       0.0000       0.0000        0.0000  ChipTop_AsyncResetSynchronizerShiftReg_w1_d3_i0_1_12
system/debug_1/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_source_valid_0/output_chain
                                        9.1980      0.0       0.5040       8.6940        0.0000  ChipTop_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_24
system/debug_1/dmOuter/asource/bundleIn_0_d_sink/widx_widx_gray
                                        9.1980      0.0       0.0000       0.0000        0.0000  ChipTop_AsyncResetSynchronizerShiftReg_w1_d3_i0_2
system/debug_1/dmOuter/asource/bundleIn_0_d_sink/widx_widx_gray/output_chain
                                        9.1980      0.0       0.5040       8.6940        0.0000  ChipTop_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_7
system/debug_1/dmOuter/asource/bundleOut_0_a_source
                                      160.2720      0.0       5.9220     106.2180        0.0000  ChipTop_AsyncQueueSource_0
system/debug_1/dmOuter/asource/bundleOut_0_a_source/clk_gate_mem_0_data_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_AsyncQueueSource_0
system/debug_1/dmOuter/asource/bundleOut_0_a_source/ridx_ridx_gray
                                        9.1980      0.0       0.0000       0.0000        0.0000  ChipTop_AsyncResetSynchronizerShiftReg_w1_d3_i0_3
system/debug_1/dmOuter/asource/bundleOut_0_a_source/ridx_ridx_gray/output_chain
                                        9.1980      0.0       0.5040       8.6940        0.0000  ChipTop_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_11
system/debug_1/dmOuter/asource/bundleOut_0_a_source/sink_extend
                                        9.1980      0.0       0.0000       0.0000        0.0000  ChipTop_AsyncValidSync_22
system/debug_1/dmOuter/asource/bundleOut_0_a_source/sink_extend/io_out_source_valid_0
                                        9.1980      0.0       0.0000       0.0000        0.0000  ChipTop_AsyncResetSynchronizerShiftReg_w1_d3_i0_1_22
system/debug_1/dmOuter/asource/bundleOut_0_a_source/sink_extend/io_out_source_valid_0/output_chain
                                        9.1980      0.0       0.5040       8.6940        0.0000  ChipTop_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_26
system/debug_1/dmOuter/asource/bundleOut_0_a_source/sink_valid
                                        9.1980      0.0       0.0000       0.0000        0.0000  ChipTop_AsyncValidSync_15
system/debug_1/dmOuter/asource/bundleOut_0_a_source/sink_valid/io_out_source_valid_0
                                        9.1980      0.0       0.0000       0.0000        0.0000  ChipTop_AsyncResetSynchronizerShiftReg_w1_d3_i0_1_15
system/debug_1/dmOuter/asource/bundleOut_0_a_source/sink_valid/io_out_source_valid_0/output_chain
                                        9.1980      0.0       0.5040       8.6940        0.0000  ChipTop_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_18
system/debug_1/dmOuter/asource/bundleOut_0_a_source/source_valid_0
                                        9.4500      0.0       0.0000       0.0000        0.0000  ChipTop_AsyncValidSync_10
system/debug_1/dmOuter/asource/bundleOut_0_a_source/source_valid_0/io_out_source_valid_0
                                        9.4500      0.0       0.0000       0.0000        0.0000  ChipTop_AsyncResetSynchronizerShiftReg_w1_d3_i0_1_10
system/debug_1/dmOuter/asource/bundleOut_0_a_source/source_valid_0/io_out_source_valid_0/output_chain
                                        9.4500      0.0       0.7560       8.6940        0.0000  ChipTop_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_4
system/debug_1/dmOuter/asource/bundleOut_0_a_source/source_valid_1
                                        9.1980      0.0       0.0000       0.0000        0.0000  ChipTop_AsyncValidSync_14
system/debug_1/dmOuter/asource/bundleOut_0_a_source/source_valid_1/io_out_source_valid_0
                                        9.1980      0.0       0.0000       0.0000        0.0000  ChipTop_AsyncResetSynchronizerShiftReg_w1_d3_i0_1_14
system/debug_1/dmOuter/asource/bundleOut_0_a_source/source_valid_1/io_out_source_valid_0/output_chain
                                        9.1980      0.0       0.5040       8.6940        0.0000  ChipTop_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_36
system/debug_1/dmOuter/dmOuter         37.0440      0.0      12.2220      22.9320        0.0000  ChipTop_TLDebugModuleOuter_0
system/debug_1/dmOuter/dmOuter/clk_gate_hrmaskReg_0_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleOuter_0
system/debug_1/dmOuter/dmactiveAck_dmactiveAckSync
                                        9.1980      0.0       0.0000       0.0000        0.0000  ChipTop_AsyncResetSynchronizerShiftReg_w1_d3_i0_0
system/debug_1/dmOuter/dmactiveAck_dmactiveAckSync/output_chain
                                        9.1980      0.0       0.5040       8.6940        0.0000  ChipTop_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_37
system/debug_1/dmOuter/dmi2tl          35.0280      0.0      35.0280       0.0000        0.0000  ChipTop_DMIToTL_0
system/debug_1/dmOuter/dmiBypass       61.6140      0.0       0.0000       0.0000        0.0000  ChipTop_TLBusBypass_0
system/debug_1/dmOuter/dmiBypass/bar
                                       60.7320      0.0      48.1320      12.6000        0.0000  ChipTop_TLBusBypassBar_0
system/debug_1/dmOuter/dmiBypass/error
                                        0.8820      0.0       0.8820       0.0000        0.0000  ChipTop_TLError_1_0
system/debug_1/dmOuter/dmiXbar         54.9360      0.0      48.1320       6.8040        0.0000  ChipTop_TLXbar_9_0
system/debug_1/dmOuter/intsource        0.3780      0.0       0.3780       0.0000        0.0000  ChipTop_IntSyncCrossingSource_4_0
system/debug_1/dmOuter/io_innerCtrl_source
                                       72.5760      0.0       5.6700      20.6640        0.0000  ChipTop_AsyncQueueSource_1_0
system/debug_1/dmOuter/io_innerCtrl_source/ridx_ridx_gray
                                        9.1980      0.0       0.0000       0.0000        0.0000  ChipTop_AsyncResetSynchronizerShiftReg_w1_d3_i0_15
system/debug_1/dmOuter/io_innerCtrl_source/ridx_ridx_gray/output_chain
                                        9.1980      0.0       0.5040       8.6940        0.0000  ChipTop_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_15
system/debug_1/dmOuter/io_innerCtrl_source/sink_extend
                                        9.1980      0.0       0.0000       0.0000        0.0000  ChipTop_AsyncValidSync_13
system/debug_1/dmOuter/io_innerCtrl_source/sink_extend/io_out_source_valid_0
                                        9.1980      0.0       0.0000       0.0000        0.0000  ChipTop_AsyncResetSynchronizerShiftReg_w1_d3_i0_1_13
system/debug_1/dmOuter/io_innerCtrl_source/sink_extend/io_out_source_valid_0/output_chain
                                        9.1980      0.0       0.5040       8.6940        0.0000  ChipTop_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_28
system/debug_1/dmOuter/io_innerCtrl_source/sink_valid
                                        9.1980      0.0       0.0000       0.0000        0.0000  ChipTop_AsyncValidSync_16
system/debug_1/dmOuter/io_innerCtrl_source/sink_valid/io_out_source_valid_0
                                        9.1980      0.0       0.0000       0.0000        0.0000  ChipTop_AsyncResetSynchronizerShiftReg_w1_d3_i0_1_16
system/debug_1/dmOuter/io_innerCtrl_source/sink_valid/io_out_source_valid_0/output_chain
                                        9.1980      0.0       0.5040       8.6940        0.0000  ChipTop_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_33
system/debug_1/dmOuter/io_innerCtrl_source/source_valid_0
                                        9.4500      0.0       0.0000       0.0000        0.0000  ChipTop_AsyncValidSync_1
system/debug_1/dmOuter/io_innerCtrl_source/source_valid_0/io_out_source_valid_0
                                        9.4500      0.0       0.0000       0.0000        0.0000  ChipTop_AsyncResetSynchronizerShiftReg_w1_d3_i0_1_1
system/debug_1/dmOuter/io_innerCtrl_source/source_valid_0/io_out_source_valid_0/output_chain
                                        9.4500      0.0       0.7560       8.6940        0.0000  ChipTop_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_17
system/debug_1/dmOuter/io_innerCtrl_source/source_valid_1
                                        9.1980      0.0       0.0000       0.0000        0.0000  ChipTop_AsyncValidSync_0
system/debug_1/dmOuter/io_innerCtrl_source/source_valid_1/io_out_source_valid_0
                                        9.1980      0.0       0.0000       0.0000        0.0000  ChipTop_AsyncResetSynchronizerShiftReg_w1_d3_i0_1_0
system/debug_1/dmOuter/io_innerCtrl_source/source_valid_1/io_out_source_valid_0/output_chain
                                        9.1980      0.0       0.5040       8.6940        0.0000  ChipTop_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_23
system/domain                        1963.7100      0.2       0.0000       0.0000        0.0000  ChipTop_ClockSinkDomain_2_0
system/domain/buffer                 1067.4720      0.1       0.0000       0.0000        0.0000  ChipTop_TLBuffer_21_0
system/domain/buffer/bundleIn_0_d_q
                                      462.9240      0.0      77.7420     377.6220        0.0000  ChipTop_Queue_1_2
system/domain/buffer/bundleIn_0_d_q/clk_gate_ram_data_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_1_0_0
system/domain/buffer/bundleIn_0_d_q/clk_gate_ram_data_reg_1
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_1_0_3
system/domain/buffer/bundleIn_0_d_q/clk_gate_ram_opcode_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_1_0_1
system/domain/buffer/bundleIn_0_d_q/clk_gate_ram_opcode_reg_1
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_1_0_2
system/domain/buffer/bundleOut_0_a_q
                                      604.5480      0.0      98.4060     498.5820        0.0000  ChipTop_Queue_42_0
system/domain/buffer/bundleOut_0_a_q/clk_gate_ram_data_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_42_1
system/domain/buffer/bundleOut_0_a_q/clk_gate_ram_data_reg_0_1
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_42_0
system/domain/buffer/bundleOut_0_a_q/clk_gate_ram_data_reg_1
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_42_2
system/domain/buffer/bundleOut_0_a_q/clk_gate_ram_data_reg_1_1
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_42_3
system/domain/serdesser               896.2380      0.1      68.1660      35.9100        0.0000  ChipTop_TLSerdesser_0
system/domain/serdesser/clk_gate_merged_bits_last_counter_1_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLSerdesser_0
system/domain/serdesser/clk_gate_merged_bits_last_counter_4_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLSerdesser_1
system/domain/serdesser/inDes         311.9760      0.0       6.9300     297.4860        0.0000  ChipTop_GenericDeserializer_0
system/domain/serdesser/inDes/clk_gate_data_0_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_GenericDeserializer_0
system/domain/serdesser/inDes/clk_gate_data_1_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_GenericDeserializer_1
system/domain/serdesser/inDes/clk_gate_data_2_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_GenericDeserializer_3
system/domain/serdesser/inDes/clk_gate_data_3_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_GenericDeserializer_2
system/domain/serdesser/outArb         96.7680      0.0      86.5620      10.2060        0.0000  ChipTop_HellaPeekingArbiter_0
system/domain/serdesser/outSer        379.6380      0.0      85.5540     290.3040        0.0000  ChipTop_GenericSerializer_0
system/domain/serdesser/outSer/clk_gate_data_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_GenericSerializer_1
system/domain/serdesser/outSer/clk_gate_data_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_GenericSerializer_0
system/dtm                            585.5220      0.0      63.7560     117.0540        0.0000  ChipTop_DebugTransportModuleJTAG_0
system/dtm/clk_gate_dmiReqReg_op_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_DebugTransportModuleJTAG_0
system/dtm/dmiAccessChain             132.9300      0.0      32.8860      98.1540        0.0000  ChipTop_CaptureUpdateChain_1_0
system/dtm/dmiAccessChain/clk_gate_regs_40_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_CaptureUpdateChain_1_0
system/dtm/dtmInfoChain                97.6500      0.0      18.7740      76.9860        0.0000  ChipTop_CaptureUpdateChain_0
system/dtm/dtmInfoChain/clk_gate_regs_31_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_CaptureUpdateChain_0
system/dtm/tapIO_bypassChain            4.5360      0.0       2.1420       2.3940        0.0000  ChipTop_JtagBypassChain_0
system/dtm/tapIO_controllerInternal
                                       71.6940      0.0      10.4580      17.3880        0.0000  ChipTop_JtagTapController_0
system/dtm/tapIO_controllerInternal/clk_gate_activeInstruction_reg
                                        2.7720      0.0       1.2600       1.5120        0.0000  ChipTop_SNPS_CLOCK_GATE_LOW_JtagTapController_0
system/dtm/tapIO_controllerInternal/irChain
                                       17.7660      0.0       3.5280      12.3480        0.0000  ChipTop_CaptureUpdateChain_2_0
system/dtm/tapIO_controllerInternal/irChain/clk_gate_regs_4_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_CaptureUpdateChain_2_0
system/dtm/tapIO_controllerInternal/stateMachine
                                       23.3100      0.0      11.2140      12.0960        0.0000  ChipTop_JtagStateMachine_0
system/dtm/tapIO_idcodeChain           96.0120      0.0      17.5140      76.6080        0.0000  ChipTop_CaptureChain_0
system/dtm/tapIO_idcodeChain/clk_gate_regs_31_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_CaptureChain_0
system/frequencySpecifier               2.6460      0.0       2.6460       0.0000        0.0000  ChipTop_ClockGroupParameterModifier_1_0
system/ibus                             0.3780      0.0       0.0000       0.0000        0.0000  ChipTop_InterruptBusWrapper_0
system/ibus/int_bus                     0.3780      0.0       0.3780       0.0000        0.0000  ChipTop_IntXbar_0
system/implicitClockGrouper             0.3780      0.0       0.3780       0.0000        0.0000  ChipTop_ClockGroup_6_0
system/intsink_4                        0.3780      0.0       0.3780       0.0000        0.0000  ChipTop_IntSyncSyncCrossingSink_1_0
system/intsource                        6.0480      0.0       0.0000       0.0000        0.0000  ChipTop_IntSyncCrossingSource_5_0
system/intsource/reg0                   6.0480      0.0       0.2520       5.7960        0.0000  ChipTop_AsyncResetRegVec_w2_i0_0
system/intsource_1                      3.1500      0.0       0.0000       0.0000        0.0000  ChipTop_IntSyncCrossingSource_1_0
system/intsource_1/reg0                 3.1500      0.0       0.2520       2.8980        0.0000  ChipTop_AsyncResetRegVec_w1_i0_0
system/intsource_2                      3.1500      0.0       0.0000       0.0000        0.0000  ChipTop_IntSyncCrossingSource_1_2
system/intsource_2/reg0                 3.1500      0.0       0.2520       2.8980        0.0000  ChipTop_AsyncResetRegVec_w1_i0_2
system/plicDomainWrapper              166.5720      0.0       0.0000       0.0000        0.0000  ChipTop_ClockSinkDomain_0
system/plicDomainWrapper/plic         166.5720      0.0      23.8140      29.9880        0.0000  ChipTop_TLPLIC_0
system/plicDomainWrapper/plic/fanin
                                        0.8820      0.0       0.8820       0.0000        0.0000  ChipTop_PLICFanIn_0
system/plicDomainWrapper/plic/fanin_1
                                        0.8820      0.0       0.8820       0.0000        0.0000  ChipTop_PLICFanIn_1
system/plicDomainWrapper/plic/gateways_gateway
                                        5.1660      0.0       1.7640       3.4020        0.0000  ChipTop_LevelGateway_0
system/plicDomainWrapper/plic/out_back
                                      105.8400      0.0       2.3940     101.5560        0.0000  ChipTop_Queue_41_0
system/plicDomainWrapper/plic/out_back/clk_gate_ram_extra_tlrr_extra_size_reg_0_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_41_0
system/prci_ctrl_domain                53.6760      0.0       0.0000       0.0000        0.0000  ChipTop_ClockSinkDomain_4_0
system/prci_ctrl_domain/tileClockGater
                                       48.8880      0.0      16.2540       0.0000        0.0000  ChipTop_TileClockGater_0
system/prci_ctrl_domain/tileClockGater/regs_0
                                        4.6620      0.0       1.7640       2.8980        0.0000  ChipTop_AsyncResetRegVec_w1_i1_0
system/prci_ctrl_domain/tileClockGater/regs_1
                                        4.6620      0.0       1.7640       2.8980        0.0000  ChipTop_AsyncResetRegVec_w1_i1_2
system/prci_ctrl_domain/tileClockGater/regs_2
                                        4.6620      0.0       1.7640       2.8980        0.0000  ChipTop_AsyncResetRegVec_w1_i1_5
system/prci_ctrl_domain/tileClockGater/regs_3
                                        4.6620      0.0       1.7640       2.8980        0.0000  ChipTop_AsyncResetRegVec_w1_i1_4
system/prci_ctrl_domain/tileClockGater/regs_4
                                        4.6620      0.0       1.7640       2.8980        0.0000  ChipTop_AsyncResetRegVec_w1_i1_3
system/prci_ctrl_domain/tileClockGater/regs_5
                                        4.6620      0.0       1.7640       2.8980        0.0000  ChipTop_AsyncResetRegVec_w1_i1_6
system/prci_ctrl_domain/tileClockGater/regs_6
                                        4.6620      0.0       1.7640       2.8980        0.0000  ChipTop_AsyncResetRegVec_w1_i1_1
system/prci_ctrl_domain/tileResetSetter
                                        4.7880      0.0       4.7880       0.0000        0.0000  ChipTop_TileResetSetter_0
system/resetSynchronizer               66.1500      0.0       0.0000       0.0000        0.0000  ChipTop_ClockGroupResetSynchronizer_0
system/resetSynchronizer/bundleOut_0_member_allClocks_implicit_clock_reset_catcher
                                        9.4500      0.0       0.0000       0.0000        0.0000  ChipTop_ResetCatchAndSync_d3_1
system/resetSynchronizer/bundleOut_0_member_allClocks_implicit_clock_reset_catcher/io_sync_reset_chain
                                        9.4500      0.0       0.0000       0.0000        0.0000  ChipTop_AsyncResetSynchronizerShiftReg_w1_d3_i0_7
system/resetSynchronizer/bundleOut_0_member_allClocks_implicit_clock_reset_catcher/io_sync_reset_chain/output_chain
                                        9.4500      0.0       0.7560       8.6940        0.0000  ChipTop_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_32
system/resetSynchronizer/bundleOut_0_member_allClocks_subsystem_cbus_0_reset_catcher
                                        9.4500      0.0       0.0000       0.0000        0.0000  ChipTop_ResetCatchAndSync_d3_2
system/resetSynchronizer/bundleOut_0_member_allClocks_subsystem_cbus_0_reset_catcher/io_sync_reset_chain
                                        9.4500      0.0       0.0000       0.0000        0.0000  ChipTop_AsyncResetSynchronizerShiftReg_w1_d3_i0_8
system/resetSynchronizer/bundleOut_0_member_allClocks_subsystem_cbus_0_reset_catcher/io_sync_reset_chain/output_chain
                                        9.4500      0.0       0.7560       8.6940        0.0000  ChipTop_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_19
system/resetSynchronizer/bundleOut_0_member_allClocks_subsystem_fbus_0_reset_catcher
                                        9.4500      0.0       0.0000       0.0000        0.0000  ChipTop_ResetCatchAndSync_d3_4
system/resetSynchronizer/bundleOut_0_member_allClocks_subsystem_fbus_0_reset_catcher/io_sync_reset_chain
                                        9.4500      0.0       0.0000       0.0000        0.0000  ChipTop_AsyncResetSynchronizerShiftReg_w1_d3_i0_10
system/resetSynchronizer/bundleOut_0_member_allClocks_subsystem_fbus_0_reset_catcher/io_sync_reset_chain/output_chain
                                        9.4500      0.0       0.7560       8.6940        0.0000  ChipTop_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_30
system/resetSynchronizer/bundleOut_0_member_allClocks_subsystem_mbus_0_reset_catcher
                                        9.4500      0.0       0.0000       0.0000        0.0000  ChipTop_ResetCatchAndSync_d3_3
system/resetSynchronizer/bundleOut_0_member_allClocks_subsystem_mbus_0_reset_catcher/io_sync_reset_chain
                                        9.4500      0.0       0.0000       0.0000        0.0000  ChipTop_AsyncResetSynchronizerShiftReg_w1_d3_i0_9
system/resetSynchronizer/bundleOut_0_member_allClocks_subsystem_mbus_0_reset_catcher/io_sync_reset_chain/output_chain
                                        9.4500      0.0       0.7560       8.6940        0.0000  ChipTop_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_25
system/resetSynchronizer/bundleOut_0_member_allClocks_subsystem_pbus_0_reset_catcher
                                        9.4500      0.0       0.0000       0.0000        0.0000  ChipTop_ResetCatchAndSync_d3_5
system/resetSynchronizer/bundleOut_0_member_allClocks_subsystem_pbus_0_reset_catcher/io_sync_reset_chain
                                        9.4500      0.0       0.0000       0.0000        0.0000  ChipTop_AsyncResetSynchronizerShiftReg_w1_d3_i0_11
system/resetSynchronizer/bundleOut_0_member_allClocks_subsystem_pbus_0_reset_catcher/io_sync_reset_chain/output_chain
                                        9.4500      0.0       0.7560       8.6940        0.0000  ChipTop_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_35
system/resetSynchronizer/bundleOut_0_member_allClocks_subsystem_sbus_0_reset_catcher
                                        9.4500      0.0       0.0000       0.0000        0.0000  ChipTop_ResetCatchAndSync_d3_7
system/resetSynchronizer/bundleOut_0_member_allClocks_subsystem_sbus_0_reset_catcher/io_sync_reset_chain
                                        9.4500      0.0       0.0000       0.0000        0.0000  ChipTop_AsyncResetSynchronizerShiftReg_w1_d3_i0_13
system/resetSynchronizer/bundleOut_0_member_allClocks_subsystem_sbus_0_reset_catcher/io_sync_reset_chain/output_chain
                                        9.4500      0.0       0.7560       8.6940        0.0000  ChipTop_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_22
system/resetSynchronizer/bundleOut_0_member_allClocks_subsystem_sbus_1_reset_catcher
                                        9.4500      0.0       0.0000       0.0000        0.0000  ChipTop_ResetCatchAndSync_d3_6
system/resetSynchronizer/bundleOut_0_member_allClocks_subsystem_sbus_1_reset_catcher/io_sync_reset_chain
                                        9.4500      0.0       0.0000       0.0000        0.0000  ChipTop_AsyncResetSynchronizerShiftReg_w1_d3_i0_12
system/resetSynchronizer/bundleOut_0_member_allClocks_subsystem_sbus_1_reset_catcher/io_sync_reset_chain/output_chain
                                        9.4500      0.0       0.7560       8.6940        0.0000  ChipTop_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_27
system/subsystem_cbus                5456.5560      0.4       9.4500      10.2060        0.0000  ChipTop_PeripheryBus_1_0
system/subsystem_cbus/atomics        1261.7640      0.1     752.5980     497.8260        0.0000  ChipTop_TLAtomicAutomata_1_0
system/subsystem_cbus/atomics/clk_gate_beatsLeft_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLAtomicAutomata_1_5_1_0
system/subsystem_cbus/atomics/clk_gate_cam_a_0_bits_data_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLAtomicAutomata_1_1
system/subsystem_cbus/atomics/clk_gate_cam_a_0_bits_mask_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLAtomicAutomata_1_0
system/subsystem_cbus/atomics/clk_gate_cam_d_0_corrupt_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLAtomicAutomata_1_3
system/subsystem_cbus/atomics/clk_gate_cam_d_0_data_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLAtomicAutomata_1_4
system/subsystem_cbus/atomics/clk_gate_d_first_counter_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLAtomicAutomata_1_2
system/subsystem_cbus/buffer         1135.6380      0.1       0.0000       0.0000        0.0000  ChipTop_TLBuffer_5_0
system/subsystem_cbus/buffer/bundleIn_0_d_q
                                      462.7980      0.0      76.3560     378.8820        0.0000  ChipTop_Queue_9_1
system/subsystem_cbus/buffer/bundleIn_0_d_q/clk_gate_ram_corrupt_reg_1
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_9_1_3
system/subsystem_cbus/buffer/bundleIn_0_d_q/clk_gate_ram_corrupt_reg_2
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_9_1_0
system/subsystem_cbus/buffer/bundleIn_0_d_q/clk_gate_ram_data_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_9_1_1
system/subsystem_cbus/buffer/bundleIn_0_d_q/clk_gate_ram_data_reg_1
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_9_1_2
system/subsystem_cbus/buffer/bundleOut_0_a_q
                                      672.8400      0.1     109.2420     556.0380        0.0000  ChipTop_Queue_8_0
system/subsystem_cbus/buffer/bundleOut_0_a_q/clk_gate_ram_data_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_8_1
system/subsystem_cbus/buffer/bundleOut_0_a_q/clk_gate_ram_data_reg_0_2
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_8_0
system/subsystem_cbus/buffer/bundleOut_0_a_q/clk_gate_ram_data_reg_1
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_8_2
system/subsystem_cbus/buffer/bundleOut_0_a_q/clk_gate_ram_data_reg_1_2
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_8_3
system/subsystem_cbus/buffer_1         72.9540      0.0      72.9540       0.0000        0.0000  ChipTop_TLBuffer_8_0
system/subsystem_cbus/clockGroup        0.3780      0.0       0.3780       0.0000        0.0000  ChipTop_ClockGroup_3_0
system/subsystem_cbus/coupler_from_port_named_custom_boot_pin
                                        1.5120      0.0       1.5120       0.0000        0.0000  ChipTop_TLInterconnectCoupler_14_0
system/subsystem_cbus/coupler_to_bootrom
                                      151.0740      0.0       0.0000       0.0000        0.0000  ChipTop_TLInterconnectCoupler_13_0
system/subsystem_cbus/coupler_to_bootrom/fragmenter
                                      151.0740      0.0      50.0220      24.5700        0.0000  ChipTop_TLFragmenter_6_0
system/subsystem_cbus/coupler_to_bootrom/fragmenter/clk_gate_dOrig_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLFragmenter_6_1_0
system/subsystem_cbus/coupler_to_bootrom/fragmenter/repeater
                                       74.5920      0.0      21.4200      51.2820        0.0000  ChipTop_Repeater_6_0
system/subsystem_cbus/coupler_to_bootrom/fragmenter/repeater/clk_gate_saved_address_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Repeater_6_0
system/subsystem_cbus/coupler_to_bus_named_subsystem_pbus
                                       65.7720      0.0       0.0000       0.0000        0.0000  ChipTop_TLInterconnectCoupler_8_0
system/subsystem_cbus/coupler_to_bus_named_subsystem_pbus/widget
                                       65.7720      0.0      65.7720       0.0000        0.0000  ChipTop_TLWidthWidget_3_0
system/subsystem_cbus/coupler_to_clint
                                      202.6080      0.0       0.0000       0.0000        0.0000  ChipTop_TLInterconnectCoupler_10_0
system/subsystem_cbus/coupler_to_clint/fragmenter
                                      202.6080      0.0      87.5700      30.6180        0.0000  ChipTop_TLFragmenter_4_0
system/subsystem_cbus/coupler_to_clint/fragmenter/repeater
                                       84.4200      0.0      24.0660      58.4640        0.0000  ChipTop_Repeater_2_0
system/subsystem_cbus/coupler_to_clint/fragmenter/repeater/clk_gate_saved_address_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Repeater_2_0_0
system/subsystem_cbus/coupler_to_debug
                                      190.3860      0.0       0.0000       0.0000        0.0000  ChipTop_TLInterconnectCoupler_11_0
system/subsystem_cbus/coupler_to_debug/fragmenter
                                      190.3860      0.0      88.3260      30.6180        0.0000  ChipTop_TLFragmenter_5_0
system/subsystem_cbus/coupler_to_debug/fragmenter/repeater
                                       71.4420      0.0      20.6640      48.8880        0.0000  ChipTop_Repeater_5_0
system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/clk_gate_saved_address_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Repeater_5_0
system/subsystem_cbus/coupler_to_l2_ctrl
                                      437.2200      0.0       0.0000       0.0000        0.0000  ChipTop_TLInterconnectCoupler_7_0
system/subsystem_cbus/coupler_to_l2_ctrl/buffer
                                      273.4200      0.0       0.0000       0.0000        0.0000  ChipTop_TLBuffer_7_0
system/subsystem_cbus/coupler_to_l2_ctrl/buffer/bundleIn_0_d_q
                                       45.9900      0.0       2.3940      41.7060        0.0000  ChipTop_Queue_14_0
system/subsystem_cbus/coupler_to_l2_ctrl/buffer/bundleIn_0_d_q/clk_gate_ram_source_reg_0_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_14_0
system/subsystem_cbus/coupler_to_l2_ctrl/buffer/bundleOut_0_a_q
                                      227.4300      0.0       2.3940     221.2560        0.0000  ChipTop_Queue_13_0
system/subsystem_cbus/coupler_to_l2_ctrl/buffer/bundleOut_0_a_q/clk_gate_ram_data_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_13_0
system/subsystem_cbus/coupler_to_l2_ctrl/buffer/bundleOut_0_a_q/clk_gate_ram_opcode_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_13_1
system/subsystem_cbus/coupler_to_l2_ctrl/fragmenter
                                      163.8000      0.0      61.8660      30.6180        0.0000  ChipTop_TLFragmenter_2_0
system/subsystem_cbus/coupler_to_l2_ctrl/fragmenter/repeater
                                       71.3160      0.0      20.5380      48.8880        0.0000  ChipTop_Repeater_2_1
system/subsystem_cbus/coupler_to_l2_ctrl/fragmenter/repeater/clk_gate_saved_address_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Repeater_2_1_0
system/subsystem_cbus/coupler_to_plic
                                      184.4640      0.0       0.0000       0.0000        0.0000  ChipTop_TLInterconnectCoupler_9_0
system/subsystem_cbus/coupler_to_plic/fragmenter
                                      184.4640      0.0      36.6660      30.6180        0.0000  ChipTop_TLFragmenter_3_0
system/subsystem_cbus/coupler_to_plic/fragmenter/repeater
                                      117.1800      0.0      32.8860      82.4040        0.0000  ChipTop_Repeater_3_0
system/subsystem_cbus/coupler_to_plic/fragmenter/repeater/clk_gate_saved_address_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Repeater_3_0
system/subsystem_cbus/coupler_to_slave_named_clockgater
                                      404.7120      0.0       0.0000       0.0000        0.0000  ChipTop_TLInterconnectCoupler_15_0
system/subsystem_cbus/coupler_to_slave_named_clockgater/buffer
                                      254.1420      0.0       0.0000       0.0000        0.0000  ChipTop_TLBuffer_9_0
system/subsystem_cbus/coupler_to_slave_named_clockgater/buffer/bundleIn_0_d_q
                                       90.2160      0.0      18.7740      67.6620        0.0000  ChipTop_Queue_16_0
system/subsystem_cbus/coupler_to_slave_named_clockgater/buffer/bundleIn_0_d_q/clk_gate_ram_source_reg_0_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_16_1_0
system/subsystem_cbus/coupler_to_slave_named_clockgater/buffer/bundleIn_0_d_q/clk_gate_ram_source_reg_1_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_16_1_1
system/subsystem_cbus/coupler_to_slave_named_clockgater/buffer/bundleOut_0_a_q
                                      163.9260      0.0      30.2400     129.9060        0.0000  ChipTop_Queue_15_0
system/subsystem_cbus/coupler_to_slave_named_clockgater/buffer/bundleOut_0_a_q/clk_gate_ram_data_reg_0_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_15_1_0
system/subsystem_cbus/coupler_to_slave_named_clockgater/buffer/bundleOut_0_a_q/clk_gate_ram_data_reg_1_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_15_1_1
system/subsystem_cbus/coupler_to_slave_named_clockgater/buffer_1
                                       13.9860      0.0      13.9860       0.0000        0.0000  ChipTop_TLBuffer_10_1
system/subsystem_cbus/coupler_to_slave_named_clockgater/fragmenter
                                      136.5840      0.0      34.6500      30.6180        0.0000  ChipTop_TLFragmenter_7_0
system/subsystem_cbus/coupler_to_slave_named_clockgater/fragmenter/repeater
                                       71.3160      0.0      20.5380      48.8880        0.0000  ChipTop_Repeater_7_0
system/subsystem_cbus/coupler_to_slave_named_clockgater/fragmenter/repeater/clk_gate_saved_address_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Repeater_7_0_0
system/subsystem_cbus/coupler_to_slave_named_tileresetsetter
                                      279.7200      0.0       0.0000       0.0000        0.0000  ChipTop_TLInterconnectCoupler_16_0
system/subsystem_cbus/coupler_to_slave_named_tileresetsetter/buffer
                                      169.0920      0.0       0.0000       0.0000        0.0000  ChipTop_TLBuffer_11_0
system/subsystem_cbus/coupler_to_slave_named_tileresetsetter/buffer/bundleIn_0_d_q
                                       78.8760      0.0      17.0100      58.0860        0.0000  ChipTop_Queue_16_1
system/subsystem_cbus/coupler_to_slave_named_tileresetsetter/buffer/bundleIn_0_d_q/clk_gate_ram_source_reg_0_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_16_0_0
system/subsystem_cbus/coupler_to_slave_named_tileresetsetter/buffer/bundleIn_0_d_q/clk_gate_ram_source_reg_1_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_16_0_1
system/subsystem_cbus/coupler_to_slave_named_tileresetsetter/buffer/bundleOut_0_a_q
                                       90.2160      0.0      18.7740      67.6620        0.0000  ChipTop_Queue_15_1
system/subsystem_cbus/coupler_to_slave_named_tileresetsetter/buffer/bundleOut_0_a_q/clk_gate_ram_source_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_15_0_0
system/subsystem_cbus/coupler_to_slave_named_tileresetsetter/buffer/bundleOut_0_a_q/clk_gate_ram_source_reg_1
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_15_0_1
system/subsystem_cbus/coupler_to_slave_named_tileresetsetter/buffer_1
                                        8.3160      0.0       8.3160       0.0000        0.0000  ChipTop_TLBuffer_10_0
system/subsystem_cbus/coupler_to_slave_named_tileresetsetter/fragmenter
                                      102.3120      0.0      29.8620      30.6180        0.0000  ChipTop_TLFragmenter_8_0
system/subsystem_cbus/coupler_to_slave_named_tileresetsetter/fragmenter/repeater
                                       41.8320      0.0      12.6000      27.3420        0.0000  ChipTop_Repeater_7_1
system/subsystem_cbus/coupler_to_slave_named_tileresetsetter/fragmenter/repeater/clk_gate_saved_source_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Repeater_7_0_1
system/subsystem_cbus/fixedClockNode
                                        1.1340      0.0       1.1340       0.0000        0.0000  ChipTop_FixedClockBroadcast_3_0
system/subsystem_cbus/fixer            73.7100      0.0      73.7100       0.0000        0.0000  ChipTop_TLFIFOFixer_2_0
system/subsystem_cbus/in_xbar         160.1460      0.0     123.1020      35.1540        0.0000  ChipTop_TLXbar_4_0
system/subsystem_cbus/in_xbar/clk_gate_readys_mask_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLXbar_4_2_0
system/subsystem_cbus/out_xbar        510.6780      0.0     440.3700      64.6380        0.0000  ChipTop_TLXbar_5_0
system/subsystem_cbus/out_xbar/clk_gate_beatsLeft_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLXbar_5_0_8_0
system/subsystem_cbus/out_xbar/clk_gate_readys_mask_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLXbar_5_0
system/subsystem_cbus/out_xbar/clk_gate_state_8_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLXbar_5_1
system/subsystem_cbus/subsystem_cbus_clock_groups
                                        0.3780      0.0       0.3780       0.0000        0.0000  ChipTop_ClockGroupAggregator_3_0
system/subsystem_cbus/wrapped_error_device
                                      302.6520      0.0       0.0000       0.0000        0.0000  ChipTop_ErrorDeviceWrapper_0
system/subsystem_cbus/wrapped_error_device/buffer
                                      174.7620      0.0       0.0000       0.0000        0.0000  ChipTop_TLBuffer_6_0
system/subsystem_cbus/wrapped_error_device/buffer/bundleIn_0_d_q
                                       90.2160      0.0      18.7740      67.6620        0.0000  ChipTop_Queue_9_0
system/subsystem_cbus/wrapped_error_device/buffer/bundleIn_0_d_q/clk_gate_ram_source_reg_0_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_9_0_0
system/subsystem_cbus/wrapped_error_device/buffer/bundleIn_0_d_q/clk_gate_ram_source_reg_1_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_9_0_1
system/subsystem_cbus/wrapped_error_device/buffer/bundleOut_0_a_q
                                       84.5460      0.0      17.8920      62.8740        0.0000  ChipTop_Queue_11_0
system/subsystem_cbus/wrapped_error_device/buffer/bundleOut_0_a_q/clk_gate_ram_source_reg_0_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_11_0
system/subsystem_cbus/wrapped_error_device/buffer/bundleOut_0_a_q/clk_gate_ram_source_reg_1_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_11_1
system/subsystem_cbus/wrapped_error_device/error
                                      127.8900      0.0      46.9980      43.0920        0.0000  ChipTop_TLError_0
system/subsystem_cbus/wrapped_error_device/error/a
                                       34.0200      0.0       2.3940      29.7360        0.0000  ChipTop_Queue_10_0
system/subsystem_cbus/wrapped_error_device/error/a/clk_gate_ram_source_reg_0_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_10_0
system/subsystem_cbus/wrapped_error_device/error/clk_gate_a_last_counter_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLError_0
system/subsystem_cbus/wrapped_error_device/error/clk_gate_counter_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLError_1
system/subsystem_fbus                2347.2540      0.2       0.0000       0.0000        0.0000  ChipTop_FrontBus_0
system/subsystem_fbus/buffer         1136.6460      0.1       0.0000       0.0000        0.0000  ChipTop_TLBuffer_3_0
system/subsystem_fbus/buffer/bundleIn_0_d_q
                                      462.7980      0.0      76.3560     378.8820        0.0000  ChipTop_Queue_5_0
system/subsystem_fbus/buffer/bundleIn_0_d_q/clk_gate_ram_corrupt_reg_1
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_5_1_2
system/subsystem_fbus/buffer/bundleIn_0_d_q/clk_gate_ram_corrupt_reg_2
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_5_1_1
system/subsystem_fbus/buffer/bundleIn_0_d_q/clk_gate_ram_data_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_5_1_0
system/subsystem_fbus/buffer/bundleIn_0_d_q/clk_gate_ram_data_reg_1
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_5_1_3
system/subsystem_fbus/buffer/bundleOut_0_a_q
                                      673.8480      0.1     110.1240     556.1640        0.0000  ChipTop_Queue_4_1
system/subsystem_fbus/buffer/bundleOut_0_a_q/clk_gate_ram_data_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_4_0_1
system/subsystem_fbus/buffer/bundleOut_0_a_q/clk_gate_ram_data_reg_0_2
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_4_0_0
system/subsystem_fbus/buffer/bundleOut_0_a_q/clk_gate_ram_data_reg_1
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_4_0_6
system/subsystem_fbus/buffer/bundleOut_0_a_q/clk_gate_ram_data_reg_1_2
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_4_0_7
system/subsystem_fbus/clockGroup        0.3780      0.0       0.3780       0.0000        0.0000  ChipTop_ClockGroup_2_0
system/subsystem_fbus/coupler_from_port_named_serial_tl_ctrl
                                     1135.3860      0.1       0.0000       0.0000        0.0000  ChipTop_TLInterconnectCoupler_6_0
system/subsystem_fbus/coupler_from_port_named_serial_tl_ctrl/buffer
                                     1135.3860      0.1       0.0000       0.0000        0.0000  ChipTop_TLBuffer_4_0
system/subsystem_fbus/coupler_from_port_named_serial_tl_ctrl/buffer/bundleIn_0_d_q
                                      462.7980      0.0      76.3560     378.8820        0.0000  ChipTop_Queue_5_1
system/subsystem_fbus/coupler_from_port_named_serial_tl_ctrl/buffer/bundleIn_0_d_q/clk_gate_ram_corrupt_reg_1
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_5_0_2
system/subsystem_fbus/coupler_from_port_named_serial_tl_ctrl/buffer/bundleIn_0_d_q/clk_gate_ram_corrupt_reg_2
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_5_0_1
system/subsystem_fbus/coupler_from_port_named_serial_tl_ctrl/buffer/bundleIn_0_d_q/clk_gate_ram_data_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_5_0_0
system/subsystem_fbus/coupler_from_port_named_serial_tl_ctrl/buffer/bundleIn_0_d_q/clk_gate_ram_data_reg_1
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_5_0_3
system/subsystem_fbus/coupler_from_port_named_serial_tl_ctrl/buffer/bundleOut_0_a_q
                                      672.5880      0.1     108.9900     556.0380        0.0000  ChipTop_Queue_4_0
system/subsystem_fbus/coupler_from_port_named_serial_tl_ctrl/buffer/bundleOut_0_a_q/clk_gate_ram_data_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_4_0_4
system/subsystem_fbus/coupler_from_port_named_serial_tl_ctrl/buffer/bundleOut_0_a_q/clk_gate_ram_data_reg_0_2
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_4_0_5
system/subsystem_fbus/coupler_from_port_named_serial_tl_ctrl/buffer/bundleOut_0_a_q/clk_gate_ram_data_reg_1
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_4_0_2
system/subsystem_fbus/coupler_from_port_named_serial_tl_ctrl/buffer/bundleOut_0_a_q/clk_gate_ram_data_reg_1_2
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_4_0_3
system/subsystem_fbus/fixedClockNode
                                        0.7560      0.0       0.7560       0.0000        0.0000  ChipTop_FixedClockBroadcast_1_2
system/subsystem_fbus/subsystem_fbus_clock_groups
                                        0.3780      0.0       0.3780       0.0000        0.0000  ChipTop_ClockGroupAggregator_2_0
system/subsystem_fbus/subsystem_fbus_xbar
                                       73.7100      0.0      73.7100       0.0000        0.0000  ChipTop_TLXbar_3_0
system/subsystem_l2_wrapper        918675.3600     73.8       0.0000       0.0000        0.0000  ChipTop_CoherenceManagerWrapper_0
system/subsystem_l2_wrapper/InclusiveCache_inner_TLBuffer
                                      697.9140      0.1      48.3840       0.0000        0.0000  ChipTop_TLBuffer_15_0
system/subsystem_l2_wrapper/InclusiveCache_inner_TLBuffer/bundleIn_0_d_q
                                      268.7580      0.0      72.4500     192.5280        0.0000  ChipTop_Queue_31_0
system/subsystem_l2_wrapper/InclusiveCache_inner_TLBuffer/bundleIn_0_d_q/clk_gate_ram_corrupt_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_31_1
system/subsystem_l2_wrapper/InclusiveCache_inner_TLBuffer/bundleIn_0_d_q/clk_gate_ram_data_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_31_0
system/subsystem_l2_wrapper/InclusiveCache_inner_TLBuffer/bundleOut_0_a_q
                                      380.7720      0.0     103.0680     273.9240        0.0000  ChipTop_Queue_30_0
system/subsystem_l2_wrapper/InclusiveCache_inner_TLBuffer/bundleOut_0_a_q/clk_gate_ram_data_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_30_1
system/subsystem_l2_wrapper/InclusiveCache_inner_TLBuffer/bundleOut_0_a_q/clk_gate_ram_data_reg_0_2
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_30_0
system/subsystem_l2_wrapper/InclusiveCache_outer_TLBuffer
                                       80.5140      0.0      80.5140       0.0000        0.0000  ChipTop_TLBuffer_16_0
system/subsystem_l2_wrapper/binder
                                       70.3080      0.0      70.3080       0.0000        0.0000  ChipTop_BankBinder_0
system/subsystem_l2_wrapper/clockGroup
                                        0.3780      0.0       0.3780       0.0000        0.0000  ChipTop_ClockGroup_5_0
system/subsystem_l2_wrapper/coherent_jbar
                                      122.4720      0.0     122.4720       0.0000        0.0000  ChipTop_TLJbar_0
system/subsystem_l2_wrapper/cork      419.2020      0.0     187.1100      73.2060        0.0000  ChipTop_TLCacheCork_0
system/subsystem_l2_wrapper/cork/clk_gate_dWHeld_r_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLCacheCork_0
system/subsystem_l2_wrapper/cork/clk_gate_ram_source_reg_1
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLCacheCork_1
system/subsystem_l2_wrapper/cork/pool
                                       72.3240      0.0      34.7760      35.6580        0.0000  ChipTop_IDPool_0
system/subsystem_l2_wrapper/cork/pool/clk_gate_select_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_IDPool_0
system/subsystem_l2_wrapper/cork/q
                                       41.3280      0.0      10.5840      30.7440        0.0000  ChipTop_Queue_27_2
system/subsystem_l2_wrapper/cork/q_1
                                       41.4540      0.0      11.4660      29.9880        0.0000  ChipTop_Queue_27_1
system/subsystem_l2_wrapper/coupler_to_bus_named_subsystem_mbus
                                       69.4260      0.0       0.0000       0.0000        0.0000  ChipTop_TLInterconnectCoupler_20_0
system/subsystem_l2_wrapper/coupler_to_bus_named_subsystem_mbus/widget
                                       69.4260      0.0      69.4260       0.0000        0.0000  ChipTop_TLWidthWidget_6_1
system/subsystem_l2_wrapper/filter
                                      122.4720      0.0     122.4720       0.0000        0.0000  ChipTop_TLFilter_0
system/subsystem_l2_wrapper/fixedClockNode
                                        0.3780      0.0       0.3780       0.0000        0.0000  ChipTop_FixedClockBroadcast_5_0
system/subsystem_l2_wrapper/l2     917091.9180     73.7      72.0720     145.6560        0.0000  ChipTop_InclusiveCache_0
system/subsystem_l2_wrapper/l2/clk_gate_flushInAddress_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_InclusiveCache_0
system/subsystem_l2_wrapper/l2/mods_0
                                   916800.2280     73.7    1548.7920      31.1220        0.0000  ChipTop_Scheduler_0
system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_0
                                      453.8520      0.0     180.5580     267.6240        0.0000  ChipTop_MSHR_4
system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_0/clk_gate_meta_way_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_MSHR_2_1
system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_0/clk_gate_request_set_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_MSHR_2_0
system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_0/clk_gate_s_rprobe_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_MSHR_2_14
system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_1
                                      458.0100      0.0     187.6140     264.7260        0.0000  ChipTop_MSHR_5
system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_1/clk_gate_meta_way_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_MSHR_2_12
system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_1/clk_gate_request_set_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_MSHR_2_13
system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_1/clk_gate_s_rprobe_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_MSHR_2_11
system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_2
                                      440.1180      0.0     178.0380     256.4100        0.0000  ChipTop_MSHR_3
system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_2/clk_gate_meta_way_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_MSHR_2_9
system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_2/clk_gate_request_set_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_MSHR_2_10
system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_2/clk_gate_s_release_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_MSHR_2_8
system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_3
                                      453.8520      0.0     184.9680     263.2140        0.0000  ChipTop_MSHR_2
system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_3/clk_gate_meta_way_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_MSHR_2_6
system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_3/clk_gate_request_set_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_MSHR_2_7
system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_3/clk_gate_s_acquire_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_MSHR_2_5
system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_4
                                      464.9400      0.0     186.4800     272.7900        0.0000  ChipTop_MSHR_1
system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_4/clk_gate_meta_way_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_MSHR_2_3
system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_4/clk_gate_request_set_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_MSHR_2_4
system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_4/clk_gate_s_acquire_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_MSHR_2_2
system/subsystem_l2_wrapper/l2/mods_0/bankedStore
                                   838542.3710     67.4     730.9260     660.7440        0.0000  ChipTop_BankedStore_0
system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_0
                                   209285.7853     16.8       0.0000       0.0000        0.0000  ChipTop_cc_banks_0_0
system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_0/cc_banks_0_ext
                                   209285.7853     16.8       0.0000       0.0000        0.0000  ChipTop_cc_banks_0_ext_0
system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_0/cc_banks_0_ext/mem_0_0
                                   209285.7853     16.8       0.5040       0.0000   209285.2812  ChipTop_split_cc_banks_0_ext_0
system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_1
                                   209285.7853     16.8       0.0000       0.0000        0.0000  ChipTop_cc_banks_0_1
system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_1/cc_banks_0_ext
                                   209285.7853     16.8       0.0000       0.0000        0.0000  ChipTop_cc_banks_0_ext_1
system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_1/cc_banks_0_ext/mem_0_0
                                   209285.7853     16.8       0.5040       0.0000   209285.2812  ChipTop_split_cc_banks_0_ext_1
system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_2
                                   209285.7853     16.8       0.0000       0.0000        0.0000  ChipTop_cc_banks_0_3
system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_2/cc_banks_0_ext
                                   209285.7853     16.8       0.0000       0.0000        0.0000  ChipTop_cc_banks_0_ext_3
system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_2/cc_banks_0_ext/mem_0_0
                                   209285.7853     16.8       0.5040       0.0000   209285.2812  ChipTop_split_cc_banks_0_ext_3
system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_3
                                   209285.7853     16.8       0.0000       0.0000        0.0000  ChipTop_cc_banks_0_2
system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_3/cc_banks_0_ext
                                   209285.7853     16.8       0.0000       0.0000        0.0000  ChipTop_cc_banks_0_ext_2
system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_3/cc_banks_0_ext/mem_0_0
                                   209285.7853     16.8       0.5040       0.0000   209285.2812  ChipTop_split_cc_banks_0_ext_2
system/subsystem_l2_wrapper/l2/mods_0/bankedStore/clk_gate_regout_r_1_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_BankedStore_1
system/subsystem_l2_wrapper/l2/mods_0/bankedStore/clk_gate_regout_r_2_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_BankedStore_3
system/subsystem_l2_wrapper/l2/mods_0/bankedStore/clk_gate_regout_r_3_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_BankedStore_2
system/subsystem_l2_wrapper/l2/mods_0/bankedStore/clk_gate_regout_r_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_BankedStore_0
system/subsystem_l2_wrapper/l2/mods_0/bc_mshr
                                      455.4900      0.0     186.9840     262.8360        0.0000  ChipTop_MSHR_0
system/subsystem_l2_wrapper/l2/mods_0/bc_mshr/clk_gate_meta_way_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_MSHR_1_1
system/subsystem_l2_wrapper/l2/mods_0/bc_mshr/clk_gate_request_set_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_MSHR_1_0
system/subsystem_l2_wrapper/l2/mods_0/bc_mshr/clk_gate_s_acquire_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_MSHR_1_2
system/subsystem_l2_wrapper/l2/mods_0/c_mshr
                                      455.3640      0.0     182.8260     266.8680        0.0000  ChipTop_MSHR_6
system/subsystem_l2_wrapper/l2/mods_0/c_mshr/clk_gate_meta_way_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_MSHR_0_1
system/subsystem_l2_wrapper/l2/mods_0/c_mshr/clk_gate_request_set_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_MSHR_0_0
system/subsystem_l2_wrapper/l2/mods_0/c_mshr/clk_gate_s_rprobe_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_MSHR_0_2
system/subsystem_l2_wrapper/l2/mods_0/clk_gate_robin_filter_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Scheduler_0
system/subsystem_l2_wrapper/l2/mods_0/clk_gate_sink_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Scheduler_1
system/subsystem_l2_wrapper/l2/mods_0/directory
                                    43583.2865      3.5     303.4080      83.7900        0.0000  ChipTop_Directory_0
system/subsystem_l2_wrapper/l2/mods_0/directory/cc_dir
                                    43060.5125      3.5       0.0000       0.0000        0.0000  ChipTop_cc_dir_0
system/subsystem_l2_wrapper/l2/mods_0/directory/cc_dir/cc_dir_ext
                                    43060.5125      3.5       0.0000       0.0000        0.0000  ChipTop_cc_dir_ext_0
system/subsystem_l2_wrapper/l2/mods_0/directory/cc_dir/cc_dir_ext/mem_0_0
                                     5382.5641      0.4       0.5040       0.0000     5382.0601  ChipTop_split_cc_dir_ext_0
system/subsystem_l2_wrapper/l2/mods_0/directory/cc_dir/cc_dir_ext/mem_0_1
                                     5382.5641      0.4       0.5040       0.0000     5382.0601  ChipTop_split_cc_dir_ext_1
system/subsystem_l2_wrapper/l2/mods_0/directory/cc_dir/cc_dir_ext/mem_0_2
                                     5382.5641      0.4       0.5040       0.0000     5382.0601  ChipTop_split_cc_dir_ext_7
system/subsystem_l2_wrapper/l2/mods_0/directory/cc_dir/cc_dir_ext/mem_0_3
                                     5382.5641      0.4       0.5040       0.0000     5382.0601  ChipTop_split_cc_dir_ext_6
system/subsystem_l2_wrapper/l2/mods_0/directory/cc_dir/cc_dir_ext/mem_0_4
                                     5382.5641      0.4       0.5040       0.0000     5382.0601  ChipTop_split_cc_dir_ext_5
system/subsystem_l2_wrapper/l2/mods_0/directory/cc_dir/cc_dir_ext/mem_0_5
                                     5382.5641      0.4       0.5040       0.0000     5382.0601  ChipTop_split_cc_dir_ext_4
system/subsystem_l2_wrapper/l2/mods_0/directory/cc_dir/cc_dir_ext/mem_0_6
                                     5382.5641      0.4       0.5040       0.0000     5382.0601  ChipTop_split_cc_dir_ext_3
system/subsystem_l2_wrapper/l2/mods_0/directory/cc_dir/cc_dir_ext/mem_0_7
                                     5382.5641      0.4       0.5040       0.0000     5382.0601  ChipTop_split_cc_dir_ext_2
system/subsystem_l2_wrapper/l2/mods_0/directory/clk_gate_set_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Directory_1
system/subsystem_l2_wrapper/l2/mods_0/directory/clk_gate_wipeCount_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Directory_0
system/subsystem_l2_wrapper/l2/mods_0/directory/victimLFSR_prng
                                       51.9120      0.0      11.7180      38.3040        0.0000  ChipTop_MaxPeriodFibonacciLFSR_0
system/subsystem_l2_wrapper/l2/mods_0/directory/victimLFSR_prng/clk_gate_state_14_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_MaxPeriodFibonacciLFSR_0
system/subsystem_l2_wrapper/l2/mods_0/directory/write
                                       79.8840      0.0       2.7720      75.2220        0.0000  ChipTop_Queue_29_0
system/subsystem_l2_wrapper/l2/mods_0/directory/write/clk_gate_ram_data_tag_reg_0_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_29_0
system/subsystem_l2_wrapper/l2/mods_0/requests
                                     5863.1581      0.5    1290.4920    4366.6561        0.0000  ChipTop_ListBuffer_2_0
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_data_put_reg_0_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_35
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_data_put_reg_10_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_25
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_data_put_reg_11_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_24
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_data_put_reg_12_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_23
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_data_put_reg_13_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_22
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_data_put_reg_14_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_21
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_data_put_reg_15_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_20
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_data_put_reg_16_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_19
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_data_put_reg_17_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_18
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_data_put_reg_18_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_17
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_data_put_reg_19_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_16
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_data_put_reg_1_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_34
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_data_put_reg_20_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_15
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_data_put_reg_21_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_14
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_data_put_reg_22_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_13
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_data_put_reg_23_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_12
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_data_put_reg_24_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_11
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_data_put_reg_25_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_10
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_data_put_reg_26_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_9
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_data_put_reg_27_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_8
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_data_put_reg_28_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_7
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_data_put_reg_29_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_6
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_data_put_reg_2_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_33
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_data_put_reg_30_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_5
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_data_put_reg_31_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_4
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_data_put_reg_32_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_3
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_data_put_reg_3_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_32
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_data_put_reg_4_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_31
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_data_put_reg_5_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_30
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_data_put_reg_6_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_29
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_data_put_reg_7_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_28
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_data_put_reg_8_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_27
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_data_put_reg_9_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_26
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_head_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_0
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_head_reg_1
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_1
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_head_reg_10
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_100
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_head_reg_11
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_99
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_head_reg_12
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_98
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_head_reg_13
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_97
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_head_reg_14
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_96
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_head_reg_15
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_95
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_head_reg_16
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_94
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_head_reg_17
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_93
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_head_reg_18
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_92
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_head_reg_19
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_91
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_head_reg_2
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_108
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_head_reg_20
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_90
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_head_reg_3
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_107
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_head_reg_4
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_106
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_head_reg_5
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_105
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_head_reg_6
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_104
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_head_reg_7
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_103
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_head_reg_8
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_102
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_head_reg_9
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_101
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_next_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_68
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_next_reg_1
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_67
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_next_reg_10
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_58
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_next_reg_11
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_57
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_next_reg_12
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_56
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_next_reg_13
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_55
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_next_reg_14
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_54
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_next_reg_15
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_53
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_next_reg_16
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_52
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_next_reg_17
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_51
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_next_reg_18
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_50
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_next_reg_19
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_49
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_next_reg_2
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_66
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_next_reg_20
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_48
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_next_reg_21
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_47
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_next_reg_22
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_46
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_next_reg_23
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_45
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_next_reg_24
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_44
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_next_reg_25
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_43
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_next_reg_26
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_42
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_next_reg_27
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_41
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_next_reg_28
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_40
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_next_reg_29
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_39
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_next_reg_3
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_65
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_next_reg_30
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_38
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_next_reg_31
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_37
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_next_reg_32
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_36
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_next_reg_4
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_64
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_next_reg_5
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_63
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_next_reg_6
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_62
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_next_reg_7
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_61
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_next_reg_8
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_60
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_next_reg_9
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_59
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_tail_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_89
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_tail_reg_1
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_88
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_tail_reg_10
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_79
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_tail_reg_11
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_78
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_tail_reg_12
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_77
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_tail_reg_13
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_76
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_tail_reg_14
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_75
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_tail_reg_15
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_74
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_tail_reg_16
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_73
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_tail_reg_17
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_72
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_tail_reg_18
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_71
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_tail_reg_19
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_70
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_tail_reg_2
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_87
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_tail_reg_20
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_69
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_tail_reg_3
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_86
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_tail_reg_4
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_85
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_tail_reg_5
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_84
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_tail_reg_6
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_83
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_tail_reg_7
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_82
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_tail_reg_8
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_81
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_tail_reg_9
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_80
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_valid_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_2
system/subsystem_l2_wrapper/l2/mods_0/sinkA
                                    11730.3482      0.9     177.7860     120.3300        0.0000  ChipTop_SinkA_0
system/subsystem_l2_wrapper/l2/mods_0/sinkA/clk_gate_lists_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_SinkA_1
system/subsystem_l2_wrapper/l2/mods_0/sinkA/clk_gate_put_r_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_SinkA_0
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer
                                    11428.4522      0.9    2236.7520    8809.9202        0.0000  ChipTop_ListBuffer_0
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_data_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_83
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_data_reg_1
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_81
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_data_reg_10
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_63
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_data_reg_11
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_61
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_data_reg_12
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_59
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_data_reg_13
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_57
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_data_reg_14
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_55
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_data_reg_15
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_53
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_data_reg_16
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_51
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_data_reg_17
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_49
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_data_reg_18
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_47
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_data_reg_19
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_45
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_data_reg_2
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_79
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_data_reg_20
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_43
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_data_reg_21
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_41
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_data_reg_22
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_39
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_data_reg_23
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_37
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_data_reg_24
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_35
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_data_reg_25
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_33
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_data_reg_26
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_31
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_data_reg_27
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_29
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_data_reg_28
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_27
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_data_reg_29
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_25
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_data_reg_3
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_77
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_data_reg_30
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_23
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_data_reg_31
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_21
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_data_reg_32
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_19
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_data_reg_33
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_17
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_data_reg_34
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_15
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_data_reg_35
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_13
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_data_reg_36
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_11
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_data_reg_37
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_9
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_data_reg_38
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_7
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_data_reg_39
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_5
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_data_reg_4
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_75
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_data_reg_5
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_73
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_data_reg_6
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_71
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_data_reg_7
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_69
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_data_reg_8
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_67
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_data_reg_9
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_65
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_mask_reg_0_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_82
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_mask_reg_10_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_62
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_mask_reg_11_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_60
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_mask_reg_12_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_58
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_mask_reg_13_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_56
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_mask_reg_14_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_54
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_mask_reg_15_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_52
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_mask_reg_16_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_50
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_mask_reg_17_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_48
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_mask_reg_18_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_46
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_mask_reg_19_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_44
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_mask_reg_1_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_80
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_mask_reg_20_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_42
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_mask_reg_21_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_40
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_mask_reg_22_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_38
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_mask_reg_23_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_36
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_mask_reg_24_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_34
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_mask_reg_25_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_32
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_mask_reg_26_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_30
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_mask_reg_27_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_28
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_mask_reg_28_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_26
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_mask_reg_29_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_24
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_mask_reg_2_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_78
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_mask_reg_30_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_22
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_mask_reg_31_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_20
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_mask_reg_32_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_18
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_mask_reg_33_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_16
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_mask_reg_34_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_14
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_mask_reg_35_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_12
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_mask_reg_36_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_10
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_mask_reg_37_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_8
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_mask_reg_38_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_6
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_mask_reg_39_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_4
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_mask_reg_3_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_76
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_mask_reg_4_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_74
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_mask_reg_5_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_72
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_mask_reg_6_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_70
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_mask_reg_7_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_68
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_mask_reg_8_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_66
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_mask_reg_9_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_64
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_head_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_0
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_head_reg_1
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_1
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_head_reg_10
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_193
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_head_reg_11
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_192
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_head_reg_12
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_191
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_head_reg_13
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_190
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_head_reg_14
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_189
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_head_reg_15
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_188
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_head_reg_16
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_187
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_head_reg_17
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_186
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_head_reg_18
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_185
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_head_reg_19
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_184
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_head_reg_2
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_201
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_head_reg_20
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_183
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_head_reg_21
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_182
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_head_reg_22
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_181
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_head_reg_23
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_180
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_head_reg_24
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_179
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_head_reg_25
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_178
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_head_reg_26
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_177
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_head_reg_27
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_176
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_head_reg_28
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_175
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_head_reg_29
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_174
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_head_reg_3
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_200
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_head_reg_30
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_173
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_head_reg_31
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_172
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_head_reg_32
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_171
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_head_reg_33
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_170
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_head_reg_34
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_169
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_head_reg_35
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_168
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_head_reg_36
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_167
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_head_reg_37
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_166
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_head_reg_38
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_165
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_head_reg_39
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_164
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_head_reg_4
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_199
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_head_reg_5
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_198
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_head_reg_6
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_197
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_head_reg_7
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_196
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_head_reg_8
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_195
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_head_reg_9
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_194
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_next_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_123
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_next_reg_1
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_122
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_next_reg_10
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_113
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_next_reg_11
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_112
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_next_reg_12
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_111
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_next_reg_13
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_110
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_next_reg_14
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_109
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_next_reg_15
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_108
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_next_reg_16
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_107
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_next_reg_17
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_106
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_next_reg_18
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_105
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_next_reg_19
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_104
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_next_reg_2
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_121
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_next_reg_20
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_103
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_next_reg_21
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_102
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_next_reg_22
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_101
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_next_reg_23
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_100
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_next_reg_24
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_99
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_next_reg_25
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_98
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_next_reg_26
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_97
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_next_reg_27
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_96
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_next_reg_28
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_95
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_next_reg_29
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_94
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_next_reg_3
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_120
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_next_reg_30
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_93
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_next_reg_31
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_92
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_next_reg_32
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_91
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_next_reg_33
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_90
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_next_reg_34
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_89
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_next_reg_35
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_88
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_next_reg_36
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_87
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_next_reg_37
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_86
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_next_reg_38
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_85
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_next_reg_39
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_84
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_next_reg_4
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_119
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_next_reg_5
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_118
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_next_reg_6
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_117
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_next_reg_7
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_116
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_next_reg_8
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_115
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_next_reg_9
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_114
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_tail_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_163
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_tail_reg_1
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_162
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_tail_reg_10
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_153
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_tail_reg_11
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_152
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_tail_reg_12
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_151
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_tail_reg_13
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_150
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_tail_reg_14
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_149
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_tail_reg_15
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_148
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_tail_reg_16
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_147
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_tail_reg_17
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_146
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_tail_reg_18
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_145
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_tail_reg_19
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_144
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_tail_reg_2
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_161
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_tail_reg_20
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_143
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_tail_reg_21
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_142
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_tail_reg_22
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_141
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_tail_reg_23
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_140
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_tail_reg_24
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_139
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_tail_reg_25
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_138
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_tail_reg_26
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_137
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_tail_reg_27
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_136
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_tail_reg_28
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_135
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_tail_reg_29
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_134
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_tail_reg_3
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_160
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_tail_reg_30
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_133
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_tail_reg_31
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_132
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_tail_reg_32
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_131
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_tail_reg_33
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_130
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_tail_reg_34
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_129
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_tail_reg_35
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_128
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_tail_reg_36
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_127
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_tail_reg_37
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_126
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_tail_reg_38
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_125
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_tail_reg_39
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_124
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_tail_reg_4
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_159
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_tail_reg_5
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_158
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_tail_reg_6
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_157
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_tail_reg_7
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_156
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_tail_reg_8
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_155
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_tail_reg_9
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_154
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_used_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_valid_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_3
system/subsystem_l2_wrapper/l2/mods_0/sinkC
                                     4204.3681      0.3      46.4940     207.1440        0.0000  ChipTop_SinkC_0
system/subsystem_l2_wrapper/l2/mods_0/sinkC/c
                                      559.3140      0.0      91.4760     460.2780        0.0000  ChipTop_Queue_25_0
system/subsystem_l2_wrapper/l2/mods_0/sinkC/c/clk_gate_ram_data_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_25_1
system/subsystem_l2_wrapper/l2/mods_0/sinkC/c/clk_gate_ram_data_reg_0_2
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_25_0
system/subsystem_l2_wrapper/l2/mods_0/sinkC/c/clk_gate_ram_data_reg_1
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_25_2
system/subsystem_l2_wrapper/l2/mods_0/sinkC/c/clk_gate_ram_data_reg_1_2
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_25_3
system/subsystem_l2_wrapper/l2/mods_0/sinkC/clk_gate_bs_adr_bits_beat_r_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_SinkC_0
system/subsystem_l2_wrapper/l2/mods_0/sinkC/clk_gate_io_bs_dat_data_r_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_SinkC_1
system/subsystem_l2_wrapper/l2/mods_0/sinkC/clk_gate_ram_beat_reg_0_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_SinkC_2
system/subsystem_l2_wrapper/l2/mods_0/sinkC/io_bs_adr_q
                                       43.9740      0.0       0.5040      43.4700        0.0000  ChipTop_Queue_26_0
system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer
                                     3341.7721      0.3     585.7740    2686.0681        0.0000  ChipTop_ListBuffer_1_0
system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/clk_gate_data_data_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_1_18
system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/clk_gate_data_data_reg_1
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_1_17
system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/clk_gate_data_data_reg_10
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_1_8
system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/clk_gate_data_data_reg_11
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_1_7
system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/clk_gate_data_data_reg_12
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_1_6
system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/clk_gate_data_data_reg_13
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_1_5
system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/clk_gate_data_data_reg_14
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_1_4
system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/clk_gate_data_data_reg_15
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_1_3
system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/clk_gate_data_data_reg_2
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_1_16
system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/clk_gate_data_data_reg_3
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_1_15
system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/clk_gate_data_data_reg_4
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_1_14
system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/clk_gate_data_data_reg_5
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_1_13
system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/clk_gate_data_data_reg_6
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_1_12
system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/clk_gate_data_data_reg_7
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_1_11
system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/clk_gate_data_data_reg_8
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_1_10
system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/clk_gate_data_data_reg_9
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_1_9
system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/clk_gate_head_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_1_0
system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/clk_gate_head_reg_1
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_1_1
system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/clk_gate_next_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_1_34
system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/clk_gate_next_reg_1
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_1_33
system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/clk_gate_next_reg_10
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_1_24
system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/clk_gate_next_reg_11
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_1_23
system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/clk_gate_next_reg_12
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_1_22
system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/clk_gate_next_reg_13
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_1_21
system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/clk_gate_next_reg_14
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_1_20
system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/clk_gate_next_reg_15
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_1_19
system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/clk_gate_next_reg_2
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_1_32
system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/clk_gate_next_reg_3
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_1_31
system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/clk_gate_next_reg_4
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_1_30
system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/clk_gate_next_reg_5
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_1_29
system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/clk_gate_next_reg_6
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_1_28
system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/clk_gate_next_reg_7
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_1_27
system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/clk_gate_next_reg_8
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_1_26
system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/clk_gate_next_reg_9
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_1_25
system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/clk_gate_tail_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_1_36
system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/clk_gate_tail_reg_1
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_1_35
system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/clk_gate_valid_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_1_2
system/subsystem_l2_wrapper/l2/mods_0/sinkD
                                      533.1060      0.0      32.2560      24.5700        0.0000  ChipTop_SinkD_0
system/subsystem_l2_wrapper/l2/mods_0/sinkD/clk_gate_io_bs_adr_bits_beat_r_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_SinkD_0
system/subsystem_l2_wrapper/l2/mods_0/sinkD/d
                                      474.3900      0.0      78.2460     388.5840        0.0000  ChipTop_Queue_27_0
system/subsystem_l2_wrapper/l2/mods_0/sinkD/d/clk_gate_ram_data_reg_1
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_27_0_2
system/subsystem_l2_wrapper/l2/mods_0/sinkD/d/clk_gate_ram_opcode_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_27_0_1
system/subsystem_l2_wrapper/l2/mods_0/sinkD/d/clk_gate_ram_param_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_27_0_0
system/subsystem_l2_wrapper/l2/mods_0/sinkD/d/clk_gate_ram_param_reg_1
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_27_0_3
system/subsystem_l2_wrapper/l2/mods_0/sinkE
                                        1.5120      0.0       1.5120       0.0000        0.0000  ChipTop_SinkE_0
system/subsystem_l2_wrapper/l2/mods_0/sinkX
                                       62.7480      0.0       0.0000       0.0000        0.0000  ChipTop_SinkX_0
system/subsystem_l2_wrapper/l2/mods_0/sinkX/x
                                       62.7480      0.0       2.3940      58.4640        0.0000  ChipTop_Queue_28_0
system/subsystem_l2_wrapper/l2/mods_0/sinkX/x/clk_gate_ram_address_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_28_0
system/subsystem_l2_wrapper/l2/mods_0/sourceA
                                      189.6300      0.0       0.2520       0.0000        0.0000  ChipTop_SourceA_0
system/subsystem_l2_wrapper/l2/mods_0/sourceA/io_a_q
                                      189.3780      0.0      35.9100     149.6880        0.0000  ChipTop_Queue_22_0
system/subsystem_l2_wrapper/l2/mods_0/sourceA/io_a_q/clk_gate_ram_address_reg_0_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_22_0
system/subsystem_l2_wrapper/l2/mods_0/sourceA/io_a_q/clk_gate_ram_address_reg_1_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_22_1
system/subsystem_l2_wrapper/l2/mods_0/sourceB
                                       89.8380      0.0      24.6960      63.2520        0.0000  ChipTop_SourceB_0
system/subsystem_l2_wrapper/l2/mods_0/sourceB/clk_gate_param_r_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_SourceB_0
system/subsystem_l2_wrapper/l2/mods_0/sourceC
                                     3588.8581      0.3      55.9440     248.5980        0.0000  ChipTop_SourceC_0
system/subsystem_l2_wrapper/l2/mods_0/sourceC/clk_gate_req_r_way_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_SourceC_1
system/subsystem_l2_wrapper/l2/mods_0/sourceC/clk_gate_room_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_SourceC_0
system/subsystem_l2_wrapper/l2/mods_0/sourceC/clk_gate_s2_req_set_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_SourceC_3
system/subsystem_l2_wrapper/l2/mods_0/sourceC/clk_gate_s3_req_set_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_SourceC_2
system/subsystem_l2_wrapper/l2/mods_0/sourceC/queue
                                     3276.7561      0.3     517.7340    2709.8821        0.0000  ChipTop_QueueCompatibility_20_0
system/subsystem_l2_wrapper/l2/mods_0/sourceC/queue/clk_gate_deq_ptr_value_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_20_2
system/subsystem_l2_wrapper/l2/mods_0/sourceC/queue/clk_gate_enq_ptr_value_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_20_3
system/subsystem_l2_wrapper/l2/mods_0/sourceC/queue/clk_gate_ram_data_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_20_1
system/subsystem_l2_wrapper/l2/mods_0/sourceC/queue/clk_gate_ram_data_reg_0_2
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_20_0
system/subsystem_l2_wrapper/l2/mods_0/sourceC/queue/clk_gate_ram_data_reg_1
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_20_24
system/subsystem_l2_wrapper/l2/mods_0/sourceC/queue/clk_gate_ram_data_reg_10
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_20_6
system/subsystem_l2_wrapper/l2/mods_0/sourceC/queue/clk_gate_ram_data_reg_10_2
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_20_7
system/subsystem_l2_wrapper/l2/mods_0/sourceC/queue/clk_gate_ram_data_reg_11
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_20_4
system/subsystem_l2_wrapper/l2/mods_0/sourceC/queue/clk_gate_ram_data_reg_11_2
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_20_5
system/subsystem_l2_wrapper/l2/mods_0/sourceC/queue/clk_gate_ram_data_reg_1_2
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_20_25
system/subsystem_l2_wrapper/l2/mods_0/sourceC/queue/clk_gate_ram_data_reg_2
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_20_22
system/subsystem_l2_wrapper/l2/mods_0/sourceC/queue/clk_gate_ram_data_reg_2_2
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_20_23
system/subsystem_l2_wrapper/l2/mods_0/sourceC/queue/clk_gate_ram_data_reg_3
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_20_20
system/subsystem_l2_wrapper/l2/mods_0/sourceC/queue/clk_gate_ram_data_reg_3_2
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_20_21
system/subsystem_l2_wrapper/l2/mods_0/sourceC/queue/clk_gate_ram_data_reg_4
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_20_18
system/subsystem_l2_wrapper/l2/mods_0/sourceC/queue/clk_gate_ram_data_reg_4_2
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_20_19
system/subsystem_l2_wrapper/l2/mods_0/sourceC/queue/clk_gate_ram_data_reg_5
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_20_16
system/subsystem_l2_wrapper/l2/mods_0/sourceC/queue/clk_gate_ram_data_reg_5_2
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_20_17
system/subsystem_l2_wrapper/l2/mods_0/sourceC/queue/clk_gate_ram_data_reg_6
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_20_14
system/subsystem_l2_wrapper/l2/mods_0/sourceC/queue/clk_gate_ram_data_reg_6_2
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_20_15
system/subsystem_l2_wrapper/l2/mods_0/sourceC/queue/clk_gate_ram_data_reg_7
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_20_12
system/subsystem_l2_wrapper/l2/mods_0/sourceC/queue/clk_gate_ram_data_reg_7_2
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_20_13
system/subsystem_l2_wrapper/l2/mods_0/sourceC/queue/clk_gate_ram_data_reg_8
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_20_10
system/subsystem_l2_wrapper/l2/mods_0/sourceC/queue/clk_gate_ram_data_reg_8_2
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_20_11
system/subsystem_l2_wrapper/l2/mods_0/sourceC/queue/clk_gate_ram_data_reg_9
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_20_8
system/subsystem_l2_wrapper/l2/mods_0/sourceC/queue/clk_gate_ram_data_reg_9_2
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_20_9
system/subsystem_l2_wrapper/l2/mods_0/sourceD
                                     3598.6861      0.3     661.5000    1766.3940        0.0000  ChipTop_SourceD_0
system/subsystem_l2_wrapper/l2/mods_0/sourceD/atomics
                                      537.6420      0.0     537.6420       0.0000        0.0000  ChipTop_Atomics_0
system/subsystem_l2_wrapper/l2/mods_0/sourceD/clk_gate_s1_req_reg_bad_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_SourceD_0
system/subsystem_l2_wrapper/l2/mods_0/sourceD/clk_gate_s2_beat_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_SourceD_8
system/subsystem_l2_wrapper/l2/mods_0/sourceD/clk_gate_s2_pdata_r_data_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_SourceD_7
system/subsystem_l2_wrapper/l2/mods_0/sourceD/clk_gate_s2_pdata_r_mask_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_SourceD_6
system/subsystem_l2_wrapper/l2/mods_0/sourceD/clk_gate_s3_need_r_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_SourceD_12
system/subsystem_l2_wrapper/l2/mods_0/sourceD/clk_gate_s3_pdata_data_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_SourceD_1
system/subsystem_l2_wrapper/l2/mods_0/sourceD/clk_gate_s4_pdata_mask_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_SourceD_10
system/subsystem_l2_wrapper/l2/mods_0/sourceD/clk_gate_s4_rdata_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_SourceD_9
system/subsystem_l2_wrapper/l2/mods_0/sourceD/clk_gate_s4_req_param_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_SourceD_11
system/subsystem_l2_wrapper/l2/mods_0/sourceD/clk_gate_s5_dat_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_SourceD_5
system/subsystem_l2_wrapper/l2/mods_0/sourceD/clk_gate_s6_dat_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_SourceD_4
system/subsystem_l2_wrapper/l2/mods_0/sourceD/clk_gate_s7_dat_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_SourceD_2
system/subsystem_l2_wrapper/l2/mods_0/sourceD/clk_gate_s7_dat_reg_2
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_SourceD_3
system/subsystem_l2_wrapper/l2/mods_0/sourceD/queue
                                      608.5800      0.0     126.2520     476.6580        0.0000  ChipTop_QueueCompatibility_21_0
system/subsystem_l2_wrapper/l2/mods_0/sourceD/queue/clk_gate_ram_data_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_21_0
system/subsystem_l2_wrapper/l2/mods_0/sourceD/queue/clk_gate_ram_data_reg_1
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_21_1
system/subsystem_l2_wrapper/l2/mods_0/sourceD/queue/clk_gate_ram_data_reg_2
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_21_2
system/subsystem_l2_wrapper/l2/mods_0/sourceE
                                       41.7060      0.0       0.0000       0.0000        0.0000  ChipTop_SourceE_0
system/subsystem_l2_wrapper/l2/mods_0/sourceE/io_e_q
                                       41.7060      0.0      10.9620      30.7440        0.0000  ChipTop_Queue_23_1
system/subsystem_l2_wrapper/l2/mods_0/sourceX
                                        5.2920      0.0       0.0000       0.0000        0.0000  ChipTop_SourceX_0
system/subsystem_l2_wrapper/l2/mods_0/sourceX/io_x_q
                                        5.2920      0.0       1.8900       3.4020        0.0000  ChipTop_Queue_24_0
system/subsystem_l2_wrapper/l2/out_back
                                       72.0720      0.0       2.1420      68.0400        0.0000  ChipTop_Queue_21_0
system/subsystem_l2_wrapper/l2/out_back/clk_gate_ram_extra_tlrr_extra_size_reg_0_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_21_0
system/subsystem_l2_wrapper/subsystem_l2_clock_groups
                                        0.3780      0.0       0.3780       0.0000        0.0000  ChipTop_ClockGroupAggregator_5_0
system/subsystem_mbus                2084.9220      0.2       0.0000       0.0000        0.0000  ChipTop_MemoryBus_0
system/subsystem_mbus/buffer           70.3080      0.0      70.3080       0.0000        0.0000  ChipTop_TLBuffer_13_0
system/subsystem_mbus/clockGroup        0.3780      0.0       0.3780       0.0000        0.0000  ChipTop_ClockGroup_4_0
system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4
                                     1484.9100      0.1       0.3780       0.0000        0.0000  ChipTop_TLInterconnectCoupler_18_0
system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4index
                                       95.3820      0.0      95.3820       0.0000        0.0000  ChipTop_AXI4IdIndexer_0
system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank
                                      728.7840      0.1     227.9340       0.0000        0.0000  ChipTop_AXI4UserYanker_0
system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility
                                       24.9480      0.0       3.0240      20.0340        0.0000  ChipTop_QueueCompatibility_0
system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility/clk_gate_ram_tl_state_source_reg_0_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_0_0
system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_1
                                       24.9480      0.0       3.0240      20.0340        0.0000  ChipTop_QueueCompatibility_1
system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_1/clk_gate_ram_tl_state_source_reg_0_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_0_1
system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_10
                                       24.9480      0.0       3.0240      20.0340        0.0000  ChipTop_QueueCompatibility_5
system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_10/clk_gate_ram_tl_state_source_reg_0_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_0_11
system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_11
                                       24.9480      0.0       3.0240      20.0340        0.0000  ChipTop_QueueCompatibility_13
system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_11/clk_gate_ram_tl_state_source_reg_0_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_0_10
system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_12
                                       24.9480      0.0       3.0240      20.0340        0.0000  ChipTop_QueueCompatibility_12
system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_12/clk_gate_ram_tl_state_source_reg_0_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_0_9
system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_13
                                       24.9480      0.0       3.0240      20.0340        0.0000  ChipTop_QueueCompatibility_19
system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_13/clk_gate_ram_tl_state_source_reg_0_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_0_8
system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_14
                                       24.9480      0.0       3.0240      20.0340        0.0000  ChipTop_QueueCompatibility_11
system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_14/clk_gate_ram_tl_state_source_reg_0_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_0_7
system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_15
                                       24.9480      0.0       3.0240      20.0340        0.0000  ChipTop_QueueCompatibility_10
system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_15/clk_gate_ram_tl_state_source_reg_0_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_0_6
system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_16
                                       24.9480      0.0       3.0240      20.0340        0.0000  ChipTop_QueueCompatibility_9
system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_16/clk_gate_ram_tl_state_source_reg_0_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_0_5
system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_17
                                       24.9480      0.0       3.0240      20.0340        0.0000  ChipTop_QueueCompatibility_8
system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_17/clk_gate_ram_tl_state_source_reg_0_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_0_4
system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_18
                                       24.9480      0.0       3.0240      20.0340        0.0000  ChipTop_QueueCompatibility_6
system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_18/clk_gate_ram_tl_state_source_reg_0_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_0_3
system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_19
                                       24.9480      0.0       3.0240      20.0340        0.0000  ChipTop_QueueCompatibility_7
system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_19/clk_gate_ram_tl_state_source_reg_0_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_0_2
system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_2
                                       24.9480      0.0       3.0240      20.0340        0.0000  ChipTop_QueueCompatibility_2
system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_2/clk_gate_ram_tl_state_source_reg_0_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_0_19
system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_3
                                       24.9480      0.0       3.0240      20.0340        0.0000  ChipTop_QueueCompatibility_16
system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_3/clk_gate_ram_tl_state_source_reg_0_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_0_18
system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_4
                                       24.9480      0.0       3.0240      20.0340        0.0000  ChipTop_QueueCompatibility_18
system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_4/clk_gate_ram_tl_state_source_reg_0_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_0_17
system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_5
                                       24.9480      0.0       3.0240      20.0340        0.0000  ChipTop_QueueCompatibility_3
system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_5/clk_gate_ram_tl_state_source_reg_0_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_0_16
system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_6
                                       24.9480      0.0       3.0240      20.0340        0.0000  ChipTop_QueueCompatibility_17
system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_6/clk_gate_ram_tl_state_source_reg_0_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_0_15
system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_7
                                       24.9480      0.0       3.0240      20.0340        0.0000  ChipTop_QueueCompatibility_15
system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_7/clk_gate_ram_tl_state_source_reg_0_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_0_14
system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_8
                                       24.9480      0.0       3.0240      20.0340        0.0000  ChipTop_QueueCompatibility_14
system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_8/clk_gate_ram_tl_state_source_reg_0_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_0_13
system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_9
                                       24.9480      0.0       3.0240      20.0340        0.0000  ChipTop_QueueCompatibility_4
system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_9/clk_gate_ram_tl_state_source_reg_0_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_0_12
system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/clk_gate_r_first_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_AXI4UserYanker_0
system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4
                                      592.0740      0.0     129.7800      70.5600        0.0000  ChipTop_TLToAXI4_0
system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/clk_gate_count_9_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLToAXI4_1
system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/clk_gate_doneAW_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLToAXI4_0
system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/deq
                                      249.1020      0.0      67.1580     178.1640        0.0000  ChipTop_Queue_19_0
system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/deq/clk_gate_ram_data_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_19_1
system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/deq/clk_gate_ram_data_reg_0_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_19_0
system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq
                                      138.8520      0.0      37.8000      99.1620        0.0000  ChipTop_Queue_20_0
system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/clk_gate_ram_size_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_20_0
system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/widget
                                       68.2920      0.0      68.2920       0.0000        0.0000  ChipTop_TLWidthWidget_6_0
system/subsystem_mbus/coupler_to_port_named_serial_tl_mem
                                      137.5920      0.0       0.0000       0.0000        0.0000  ChipTop_TLInterconnectCoupler_19_0
system/subsystem_mbus/coupler_to_port_named_serial_tl_mem/shrinker
                                       68.7960      0.0      68.7960       0.0000        0.0000  ChipTop_TLSourceShrinker_1_0
system/subsystem_mbus/coupler_to_port_named_serial_tl_mem/widget
                                       68.7960      0.0      68.7960       0.0000        0.0000  ChipTop_TLWidthWidget_7_0
system/subsystem_mbus/fixedClockNode
                                        0.7560      0.0       0.7560       0.0000        0.0000  ChipTop_FixedClockBroadcast_1_1
system/subsystem_mbus/fixer            69.5520      0.0      69.5520       0.0000        0.0000  ChipTop_TLFIFOFixer_3_0
system/subsystem_mbus/picker          137.4660      0.0     137.4660       0.0000        0.0000  ChipTop_ProbePicker_0
system/subsystem_mbus/subsystem_mbus_clock_groups
                                        0.3780      0.0       0.3780       0.0000        0.0000  ChipTop_ClockGroupAggregator_4_0
system/subsystem_mbus/subsystem_mbus_xbar
                                      183.5820      0.0     164.4300      19.1520        0.0000  ChipTop_TLXbar_6_0
system/subsystem_pbus                4109.7420      0.3      95.0040     153.2160        0.0000  ChipTop_PeripheryBus_0
system/subsystem_pbus/atomics        1151.1360      0.1     720.9720     424.4940        0.0000  ChipTop_TLAtomicAutomata_0
system/subsystem_pbus/atomics/clk_gate_cam_a_0_bits_data_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLAtomicAutomata_1
system/subsystem_pbus/atomics/clk_gate_cam_a_0_bits_mask_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLAtomicAutomata_0
system/subsystem_pbus/atomics/clk_gate_cam_d_0_data_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLAtomicAutomata_2
system/subsystem_pbus/buffer          982.4220      0.1       0.0000       0.0000        0.0000  ChipTop_TLBuffer_0
system/subsystem_pbus/buffer/bundleIn_0_d_q
                                      434.4480      0.0      71.9460     354.9420        0.0000  ChipTop_Queue_1_1
system/subsystem_pbus/buffer/bundleIn_0_d_q/clk_gate_ram_data_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_1_2_1
system/subsystem_pbus/buffer/bundleIn_0_d_q/clk_gate_ram_data_reg_0_2
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_1_2_0
system/subsystem_pbus/buffer/bundleIn_0_d_q/clk_gate_ram_data_reg_1
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_1_2_2
system/subsystem_pbus/buffer/bundleIn_0_d_q/clk_gate_ram_data_reg_1_2
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_1_2_3
system/subsystem_pbus/buffer/bundleOut_0_a_q
                                      547.9740      0.0      89.7120     450.7020        0.0000  ChipTop_Queue_0
system/subsystem_pbus/buffer/bundleOut_0_a_q/clk_gate_ram_data_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_2_1
system/subsystem_pbus/buffer/bundleOut_0_a_q/clk_gate_ram_data_reg_0_2
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_2_0
system/subsystem_pbus/buffer/bundleOut_0_a_q/clk_gate_ram_data_reg_1
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_2_2
system/subsystem_pbus/buffer/bundleOut_0_a_q/clk_gate_ram_data_reg_1_2
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_2_3
system/subsystem_pbus/buffer_1       1016.3160      0.1       0.0000       0.0000        0.0000  ChipTop_TLBuffer_1_0
system/subsystem_pbus/buffer_1/bundleIn_0_d_q
                                      434.4480      0.0      71.9460     354.9420        0.0000  ChipTop_Queue_1_0
system/subsystem_pbus/buffer_1/bundleIn_0_d_q/clk_gate_ram_data_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_1_1_1
system/subsystem_pbus/buffer_1/bundleIn_0_d_q/clk_gate_ram_data_reg_0_1
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_1_1_0
system/subsystem_pbus/buffer_1/bundleIn_0_d_q/clk_gate_ram_data_reg_1
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_1_1_2
system/subsystem_pbus/buffer_1/bundleIn_0_d_q/clk_gate_ram_data_reg_1_1
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_1_1_3
system/subsystem_pbus/buffer_1/bundleOut_0_a_q
                                      581.8680      0.0      94.8780     479.4300        0.0000  ChipTop_Queue_1
system/subsystem_pbus/buffer_1/bundleOut_0_a_q/clk_gate_ram_data_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_0_1
system/subsystem_pbus/buffer_1/bundleOut_0_a_q/clk_gate_ram_data_reg_0_2
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_0_0
system/subsystem_pbus/buffer_1/bundleOut_0_a_q/clk_gate_ram_data_reg_1
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_0_2
system/subsystem_pbus/buffer_1/bundleOut_0_a_q/clk_gate_ram_data_reg_1_2
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_0_3
system/subsystem_pbus/clk_gate_bootAddrReg_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_PeripheryBus_0
system/subsystem_pbus/clockGroup        0.3780      0.0       0.3780       0.0000        0.0000  ChipTop_ClockGroup_1_0
system/subsystem_pbus/coupler_to_device_named_uart_0
                                      170.8560      0.0       0.0000       0.0000        0.0000  ChipTop_TLInterconnectCoupler_5_0
system/subsystem_pbus/coupler_to_device_named_uart_0/fragmenter
                                      170.8560      0.0      68.9220      30.6180        0.0000  ChipTop_TLFragmenter_1_0
system/subsystem_pbus/coupler_to_device_named_uart_0/fragmenter/repeater
                                       71.3160      0.0      20.5380      48.8880        0.0000  ChipTop_Repeater_1_0
system/subsystem_pbus/coupler_to_device_named_uart_0/fragmenter/repeater/clk_gate_saved_address_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Repeater_1_0
system/subsystem_pbus/coupler_to_slave_named_bootaddressreg
                                      252.6300      0.0       0.0000       0.0000        0.0000  ChipTop_TLInterconnectCoupler_4_0
system/subsystem_pbus/coupler_to_slave_named_bootaddressreg/buffer
                                       63.1260      0.0      63.1260       0.0000        0.0000  ChipTop_TLBuffer_2_0
system/subsystem_pbus/coupler_to_slave_named_bootaddressreg/fragmenter
                                      189.5040      0.0      87.5700      30.6180        0.0000  ChipTop_TLFragmenter_0
system/subsystem_pbus/coupler_to_slave_named_bootaddressreg/fragmenter/repeater
                                       71.3160      0.0      20.5380      48.8880        0.0000  ChipTop_Repeater_0
system/subsystem_pbus/coupler_to_slave_named_bootaddressreg/fragmenter/repeater/clk_gate_saved_address_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Repeater_0
system/subsystem_pbus/fixedClockNode
                                        0.7560      0.0       0.7560       0.0000        0.0000  ChipTop_FixedClockBroadcast_1_0
system/subsystem_pbus/fixer            63.5040      0.0      63.5040       0.0000        0.0000  ChipTop_TLFIFOFixer_1_0
system/subsystem_pbus/in_xbar          65.7720      0.0      65.7720       0.0000        0.0000  ChipTop_TLXbar_1_0
system/subsystem_pbus/out_xbar        155.4840      0.0     135.0720      20.4120        0.0000  ChipTop_TLXbar_2_0
system/subsystem_pbus/subsystem_pbus_clock_groups
                                        0.3780      0.0       0.3780       0.0000        0.0000  ChipTop_ClockGroupAggregator_1_0
system/subsystem_sbus                1216.0260      0.1       0.0000       0.0000        0.0000  ChipTop_SystemBus_0
system/subsystem_sbus/clockGroup        0.3780      0.0       0.3780       0.0000        0.0000  ChipTop_ClockGroup_0
system/subsystem_sbus/coupler_from_bus_named_subsystem_fbus
                                       73.7100      0.0       0.0000       0.0000        0.0000  ChipTop_TLInterconnectCoupler_1_0
system/subsystem_sbus/coupler_from_bus_named_subsystem_fbus/widget
                                       73.7100      0.0      73.7100       0.0000        0.0000  ChipTop_TLWidthWidget_1_0
system/subsystem_sbus/coupler_from_tile
                                      122.8500      0.0     122.8500       0.0000        0.0000  ChipTop_TLInterconnectCoupler_3_0
system/subsystem_sbus/coupler_to_bus_named_subsystem_cbus
                                       72.8280      0.0       0.0000       0.0000        0.0000  ChipTop_TLInterconnectCoupler_0
system/subsystem_sbus/coupler_to_bus_named_subsystem_cbus/widget
                                       72.8280      0.0      72.8280       0.0000        0.0000  ChipTop_TLWidthWidget_0
system/subsystem_sbus/coupler_to_bus_named_subsystem_l2
                                      122.4720      0.0       0.0000       0.0000        0.0000  ChipTop_TLInterconnectCoupler_2_0
system/subsystem_sbus/coupler_to_bus_named_subsystem_l2/widget
                                      122.4720      0.0     122.4720       0.0000        0.0000  ChipTop_TLWidthWidget_2_0
system/subsystem_sbus/fixedClockNode
                                        0.7560      0.0       0.7560       0.0000        0.0000  ChipTop_FixedClockBroadcast_0
system/subsystem_sbus/fixer           196.6860      0.0     196.6860       0.0000        0.0000  ChipTop_TLFIFOFixer_0
system/subsystem_sbus/subsystem_sbus_clock_groups
                                        0.7560      0.0       0.7560       0.0000        0.0000  ChipTop_ClockGroupAggregator_0
system/subsystem_sbus/system_bus_xbar
                                      625.5900      0.1     494.8020     127.0080        0.0000  ChipTop_TLXbar_0
system/subsystem_sbus/system_bus_xbar/clk_gate_readys_mask_1_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLXbar_8_0
system/subsystem_sbus/system_bus_xbar/clk_gate_readys_mask_2_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLXbar_9_0
system/tile_prci_domain            288055.5988     23.2       0.0000       0.0000        0.0000  ChipTop_TilePRCIDomain_0
system/tile_prci_domain/buffer        123.2280      0.0     123.2280       0.0000        0.0000  ChipTop_TLBuffer_17_0
system/tile_prci_domain/buffer_1     1915.5780      0.2       0.0000       0.0000        0.0000  ChipTop_TLBuffer_18_0
system/tile_prci_domain/buffer_1/bundleIn_0_b_q
                                      169.5960      0.0      31.1220     134.6940        0.0000  ChipTop_Queue_38_0
system/tile_prci_domain/buffer_1/bundleIn_0_b_q/clk_gate_ram_address_reg_0_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_38_0
system/tile_prci_domain/buffer_1/bundleIn_0_b_q/clk_gate_ram_address_reg_1_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_38_1
system/tile_prci_domain/buffer_1/bundleIn_0_d_q
                                      474.1380      0.0      78.1200     388.4580        0.0000  ChipTop_Queue_37_0
system/tile_prci_domain/buffer_1/bundleIn_0_d_q/clk_gate_ram_corrupt_reg_1
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_37_2
system/tile_prci_domain/buffer_1/bundleIn_0_d_q/clk_gate_ram_corrupt_reg_2
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_37_1
system/tile_prci_domain/buffer_1/bundleIn_0_d_q/clk_gate_ram_data_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_37_0
system/tile_prci_domain/buffer_1/bundleIn_0_d_q/clk_gate_ram_data_reg_1
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_37_3
system/tile_prci_domain/buffer_1/bundleOut_0_a_q
                                      673.5960      0.1     109.8720     556.1640        0.0000  ChipTop_Queue_36_0
system/tile_prci_domain/buffer_1/bundleOut_0_a_q/clk_gate_ram_data_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_36_1
system/tile_prci_domain/buffer_1/bundleOut_0_a_q/clk_gate_ram_data_reg_0_2
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_36_0
system/tile_prci_domain/buffer_1/bundleOut_0_a_q/clk_gate_ram_data_reg_1
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_36_2
system/tile_prci_domain/buffer_1/bundleOut_0_a_q/clk_gate_ram_data_reg_1_2
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_36_3
system/tile_prci_domain/buffer_1/bundleOut_0_c_q
                                      559.1880      0.0      91.3500     460.2780        0.0000  ChipTop_Queue_39_0
system/tile_prci_domain/buffer_1/bundleOut_0_c_q/clk_gate_ram_data_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_39_1
system/tile_prci_domain/buffer_1/bundleOut_0_c_q/clk_gate_ram_data_reg_0_2
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_39_0
system/tile_prci_domain/buffer_1/bundleOut_0_c_q/clk_gate_ram_data_reg_1
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_39_2
system/tile_prci_domain/buffer_1/bundleOut_0_c_q/clk_gate_ram_data_reg_1_2
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_39_3
system/tile_prci_domain/buffer_1/bundleOut_0_e_q
                                       39.0600      0.0       9.4500      29.6100        0.0000  ChipTop_Queue_23_0
system/tile_prci_domain/clockNode       0.3780      0.0       0.3780       0.0000        0.0000  ChipTop_FixedClockBroadcast_5_1
system/tile_prci_domain/intsink         7.4340      0.0       0.0000       0.0000        0.0000  ChipTop_IntSyncAsyncCrossingSink_0
system/tile_prci_domain/intsink/chain
                                        7.4340      0.0       0.0000       0.0000        0.0000  ChipTop_SynchronizerShiftReg_w1_d3_0
system/tile_prci_domain/intsink/chain/output_chain
                                        7.4340      0.0       0.2520       7.1820        0.0000  ChipTop_NonSyncResetSynchronizerPrimitiveShiftReg_d3_0
system/tile_prci_domain/intsink_1       0.7560      0.0       0.7560       0.0000        0.0000  ChipTop_IntSyncSyncCrossingSink_0
system/tile_prci_domain/intsink_2       0.3780      0.0       0.3780       0.0000        0.0000  ChipTop_IntSyncSyncCrossingSink_1_1
system/tile_prci_domain/intsink_3       0.3780      0.0       0.3780       0.0000        0.0000  ChipTop_IntSyncSyncCrossingSink_1_2
system/tile_prci_domain/tile_reset_domain
                                   286007.4688     23.0       0.0000       0.0000        0.0000  ChipTop_TileResetDomain_0
system/tile_prci_domain/tile_reset_domain/tile
                                   286007.4688     23.0       1.2600       0.0000        0.0000  ChipTop_RocketTile_0
system/tile_prci_domain/tile_reset_domain/tile/cmdRouter
                                      487.4940      0.0       2.0160       0.0000        0.0000  ChipTop_RoccCommandRouter_0
system/tile_prci_domain/tile_reset_domain/tile/cmdRouter/cmd
                                      485.4780      0.0      79.8840     398.0340        0.0000  ChipTop_Queue_34_0
system/tile_prci_domain/tile_reset_domain/tile/cmdRouter/cmd/clk_gate_ram_inst_funct_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_34_0
system/tile_prci_domain/tile_reset_domain/tile/cmdRouter/cmd/clk_gate_ram_inst_funct_reg_1
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_34_3
system/tile_prci_domain/tile_reset_domain/tile/cmdRouter/cmd/clk_gate_ram_rs1_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_34_1
system/tile_prci_domain/tile_reset_domain/tile/cmdRouter/cmd/clk_gate_ram_rs1_reg_1
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_34_2
system/tile_prci_domain/tile_reset_domain/tile/core
                                    19755.4142      1.6    3667.4820    6465.8161        0.0000  ChipTop_Rocket_0
system/tile_prci_domain/tile_reset_domain/tile/core/alu
                                      910.7280      0.1     910.7280       0.0000        0.0000  ChipTop_ALU_0
system/tile_prci_domain/tile_reset_domain/tile/core/bpu
                                      192.4020      0.0     192.4020       0.0000        0.0000  ChipTop_BreakpointUnit_0
system/tile_prci_domain/tile_reset_domain/tile/core/clk_gate_ex_reg_cause_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Rocket_8
system/tile_prci_domain/tile_reset_domain/tile/core/clk_gate_ex_reg_inst_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Rocket_7
system/tile_prci_domain/tile_reset_domain/tile/core/clk_gate_ex_reg_rs_lsb_0_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Rocket_15
system/tile_prci_domain/tile_reset_domain/tile/core/clk_gate_ex_reg_rs_msb_0_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Rocket_5
system/tile_prci_domain/tile_reset_domain/tile/core/clk_gate_ex_reg_rs_msb_1_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Rocket_4
system/tile_prci_domain/tile_reset_domain/tile/core/clk_gate_id_stall_fpu_r_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Rocket_2
system/tile_prci_domain/tile_reset_domain/tile/core/clk_gate_mem_ctrl_jal_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Rocket_14
system/tile_prci_domain/tile_reset_domain/tile/core/clk_gate_mem_reg_rs2_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Rocket_6
system/tile_prci_domain/tile_reset_domain/tile/core/clk_gate_mem_reg_wdata_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Rocket_12
system/tile_prci_domain/tile_reset_domain/tile/core/clk_gate_mem_reg_wdata_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Rocket_13
system/tile_prci_domain/tile_reset_domain/tile/core/clk_gate_r_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Rocket_3
system/tile_prci_domain/tile_reset_domain/tile/core/clk_gate_rf_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Rocket_0
system/tile_prci_domain/tile_reset_domain/tile/core/clk_gate_rf_reg_1
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Rocket_1
system/tile_prci_domain/tile_reset_domain/tile/core/clk_gate_rf_reg_10
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Rocket_36
system/tile_prci_domain/tile_reset_domain/tile/core/clk_gate_rf_reg_11
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Rocket_35
system/tile_prci_domain/tile_reset_domain/tile/core/clk_gate_rf_reg_12
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Rocket_34
system/tile_prci_domain/tile_reset_domain/tile/core/clk_gate_rf_reg_13
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Rocket_33
system/tile_prci_domain/tile_reset_domain/tile/core/clk_gate_rf_reg_14
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Rocket_32
system/tile_prci_domain/tile_reset_domain/tile/core/clk_gate_rf_reg_15
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Rocket_31
system/tile_prci_domain/tile_reset_domain/tile/core/clk_gate_rf_reg_16
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Rocket_30
system/tile_prci_domain/tile_reset_domain/tile/core/clk_gate_rf_reg_17
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Rocket_29
system/tile_prci_domain/tile_reset_domain/tile/core/clk_gate_rf_reg_18
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Rocket_28
system/tile_prci_domain/tile_reset_domain/tile/core/clk_gate_rf_reg_19
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Rocket_27
system/tile_prci_domain/tile_reset_domain/tile/core/clk_gate_rf_reg_2
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Rocket_44
system/tile_prci_domain/tile_reset_domain/tile/core/clk_gate_rf_reg_20
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Rocket_26
system/tile_prci_domain/tile_reset_domain/tile/core/clk_gate_rf_reg_21
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Rocket_25
system/tile_prci_domain/tile_reset_domain/tile/core/clk_gate_rf_reg_22
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Rocket_24
system/tile_prci_domain/tile_reset_domain/tile/core/clk_gate_rf_reg_23
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Rocket_23
system/tile_prci_domain/tile_reset_domain/tile/core/clk_gate_rf_reg_24
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Rocket_22
system/tile_prci_domain/tile_reset_domain/tile/core/clk_gate_rf_reg_25
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Rocket_21
system/tile_prci_domain/tile_reset_domain/tile/core/clk_gate_rf_reg_26
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Rocket_20
system/tile_prci_domain/tile_reset_domain/tile/core/clk_gate_rf_reg_27
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Rocket_19
system/tile_prci_domain/tile_reset_domain/tile/core/clk_gate_rf_reg_28
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Rocket_18
system/tile_prci_domain/tile_reset_domain/tile/core/clk_gate_rf_reg_29
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Rocket_17
system/tile_prci_domain/tile_reset_domain/tile/core/clk_gate_rf_reg_3
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Rocket_43
system/tile_prci_domain/tile_reset_domain/tile/core/clk_gate_rf_reg_30
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Rocket_16
system/tile_prci_domain/tile_reset_domain/tile/core/clk_gate_rf_reg_4
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Rocket_42
system/tile_prci_domain/tile_reset_domain/tile/core/clk_gate_rf_reg_5
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Rocket_41
system/tile_prci_domain/tile_reset_domain/tile/core/clk_gate_rf_reg_6
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Rocket_40
system/tile_prci_domain/tile_reset_domain/tile/core/clk_gate_rf_reg_7
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Rocket_39
system/tile_prci_domain/tile_reset_domain/tile/core/clk_gate_rf_reg_8
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Rocket_38
system/tile_prci_domain/tile_reset_domain/tile/core/clk_gate_rf_reg_9
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Rocket_37
system/tile_prci_domain/tile_reset_domain/tile/core/clk_gate_wb_ctrl_wfd_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Rocket_11
system/tile_prci_domain/tile_reset_domain/tile/core/clk_gate_wb_reg_wdata_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Rocket_9
system/tile_prci_domain/tile_reset_domain/tile/core/clk_gate_wb_reg_wdata_reg_1
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Rocket_10
system/tile_prci_domain/tile_reset_domain/tile/core/csr
                                     4486.1040      0.4    1851.4440    2564.7300        0.0000  ChipTop_CSRFile_0
system/tile_prci_domain/tile_reset_domain/tile/core/csr/clk_gate_large_1_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_CSRFile_4
system/tile_prci_domain/tile_reset_domain/tile/core/csr/clk_gate_large_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_CSRFile_7
system/tile_prci_domain/tile_reset_domain/tile/core/csr/clk_gate_reg_bp_0_address_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_CSRFile_29
system/tile_prci_domain/tile_reset_domain/tile/core/csr/clk_gate_reg_bp_0_control_r_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_CSRFile_31
system/tile_prci_domain/tile_reset_domain/tile/core/csr/clk_gate_reg_bp_0_control_u_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_CSRFile_30
system/tile_prci_domain/tile_reset_domain/tile/core/csr/clk_gate_reg_dcsr_ebreaku_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_CSRFile_36
system/tile_prci_domain/tile_reset_domain/tile/core/csr/clk_gate_reg_dpc_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_CSRFile_33
system/tile_prci_domain/tile_reset_domain/tile/core/csr/clk_gate_reg_dscratch_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_CSRFile_32
system/tile_prci_domain/tile_reset_domain/tile/core/csr/clk_gate_reg_mcause_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_CSRFile_18
system/tile_prci_domain/tile_reset_domain/tile/core/csr/clk_gate_reg_medeleg_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_CSRFile_34
system/tile_prci_domain/tile_reset_domain/tile/core/csr/clk_gate_reg_mepc_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_CSRFile_19
system/tile_prci_domain/tile_reset_domain/tile/core/csr/clk_gate_reg_mideleg_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_CSRFile_35
system/tile_prci_domain/tile_reset_domain/tile/core/csr/clk_gate_reg_mie_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_CSRFile_20
system/tile_prci_domain/tile_reset_domain/tile/core/csr/clk_gate_reg_misa_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_CSRFile_6
system/tile_prci_domain/tile_reset_domain/tile/core/csr/clk_gate_reg_mscratch_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_CSRFile_16
system/tile_prci_domain/tile_reset_domain/tile/core/csr/clk_gate_reg_mstatus_fs_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_CSRFile_0
system/tile_prci_domain/tile_reset_domain/tile/core/csr/clk_gate_reg_mstatus_mpie_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_CSRFile_1
system/tile_prci_domain/tile_reset_domain/tile/core/csr/clk_gate_reg_mtval_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_CSRFile_17
system/tile_prci_domain/tile_reset_domain/tile/core/csr/clk_gate_reg_mtvec_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_CSRFile_15
system/tile_prci_domain/tile_reset_domain/tile/core/csr/clk_gate_reg_pmp_0_addr_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_CSRFile_28
system/tile_prci_domain/tile_reset_domain/tile/core/csr/clk_gate_reg_pmp_1_addr_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_CSRFile_27
system/tile_prci_domain/tile_reset_domain/tile/core/csr/clk_gate_reg_pmp_2_addr_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_CSRFile_26
system/tile_prci_domain/tile_reset_domain/tile/core/csr/clk_gate_reg_pmp_2_cfg_w_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_CSRFile_3
system/tile_prci_domain/tile_reset_domain/tile/core/csr/clk_gate_reg_pmp_3_addr_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_CSRFile_25
system/tile_prci_domain/tile_reset_domain/tile/core/csr/clk_gate_reg_pmp_3_cfg_a_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_CSRFile_2
system/tile_prci_domain/tile_reset_domain/tile/core/csr/clk_gate_reg_pmp_4_addr_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_CSRFile_24
system/tile_prci_domain/tile_reset_domain/tile/core/csr/clk_gate_reg_pmp_5_addr_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_CSRFile_23
system/tile_prci_domain/tile_reset_domain/tile/core/csr/clk_gate_reg_pmp_6_addr_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_CSRFile_22
system/tile_prci_domain/tile_reset_domain/tile/core/csr/clk_gate_reg_pmp_7_addr_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_CSRFile_21
system/tile_prci_domain/tile_reset_domain/tile/core/csr/clk_gate_reg_satp_ppn_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_CSRFile_9
system/tile_prci_domain/tile_reset_domain/tile/core/csr/clk_gate_reg_scause_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_CSRFile_13
system/tile_prci_domain/tile_reset_domain/tile/core/csr/clk_gate_reg_sepc_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_CSRFile_14
system/tile_prci_domain/tile_reset_domain/tile/core/csr/clk_gate_reg_sscratch_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_CSRFile_11
system/tile_prci_domain/tile_reset_domain/tile/core/csr/clk_gate_reg_stval_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_CSRFile_12
system/tile_prci_domain/tile_reset_domain/tile/core/csr/clk_gate_reg_stvec_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_CSRFile_10
system/tile_prci_domain/tile_reset_domain/tile/core/csr/clk_gate_small_1_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_CSRFile_5
system/tile_prci_domain/tile_reset_domain/tile/core/csr/clk_gate_small_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_CSRFile_8
system/tile_prci_domain/tile_reset_domain/tile/core/div
                                     3515.9040      0.3    2968.8120     533.8620        0.0000  ChipTop_MulDiv_0
system/tile_prci_domain/tile_reset_domain/tile/core/div/clk_gate_count_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_MulDiv_1
system/tile_prci_domain/tile_reset_domain/tile/core/div/clk_gate_divisor_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_MulDiv_5
system/tile_prci_domain/tile_reset_domain/tile/core/div/clk_gate_divisor_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_MulDiv_6
system/tile_prci_domain/tile_reset_domain/tile/core/div/clk_gate_isHi_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_MulDiv_0
system/tile_prci_domain/tile_reset_domain/tile/core/div/clk_gate_remainder_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_MulDiv_2
system/tile_prci_domain/tile_reset_domain/tile/core/div/clk_gate_remainder_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_MulDiv_3
system/tile_prci_domain/tile_reset_domain/tile/core/div/clk_gate_remainder_reg_1
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_MulDiv_4
system/tile_prci_domain/tile_reset_domain/tile/core/ibuf
                                      431.9280      0.0     115.5420     173.3760        0.0000  ChipTop_IBuf_0
system/tile_prci_domain/tile_reset_domain/tile/core/ibuf/clk_gate_buf_pc_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_IBuf_0_209_0
system/tile_prci_domain/tile_reset_domain/tile/core/ibuf/clk_gate_buf_pc_reg_2
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_IBuf_0
system/tile_prci_domain/tile_reset_domain/tile/core/ibuf/exp
                                      139.2300      0.0     139.2300       0.0000        0.0000  ChipTop_RVCExpander_0
system/tile_prci_domain/tile_reset_domain/tile/dcache
                                    83769.2540      6.7     919.5480    1497.2580        0.0000  ChipTop_DCache_0
system/tile_prci_domain/tile_reset_domain/tile/dcache/amoalu
                                      517.8600      0.0     517.8600       0.0000        0.0000  ChipTop_AMOALU_0
system/tile_prci_domain/tile_reset_domain/tile/dcache/clk_gate_flushCounter_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_DCache_10
system/tile_prci_domain/tile_reset_domain/tile/dcache/clk_gate_grantInProgress_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_DCache_4
system/tile_prci_domain/tile_reset_domain/tile/dcache/clk_gate_io_cpu_perf_release_counter_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_DCache_18
system/tile_prci_domain/tile_reset_domain/tile/dcache/clk_gate_lrscAddr_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_DCache_2
system/tile_prci_domain/tile_reset_domain/tile/dcache/clk_gate_lrscCount_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_DCache_0
system/tile_prci_domain/tile_reset_domain/tile/dcache/clk_gate_probe_bits_address_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_DCache_20
system/tile_prci_domain/tile_reset_domain/tile/dcache/clk_gate_pstore1_data_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_DCache_13
system/tile_prci_domain/tile_reset_domain/tile/dcache/clk_gate_pstore1_way_reg_1
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_DCache_14
system/tile_prci_domain/tile_reset_domain/tile/dcache/clk_gate_pstore2_storegen_data_r_7_reg_1
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_DCache_11
system/tile_prci_domain/tile_reset_domain/tile/dcache/clk_gate_pstore2_storegen_data_r_7_reg_2
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_DCache_12
system/tile_prci_domain/tile_reset_domain/tile/dcache/clk_gate_refill_way_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_DCache_9
system/tile_prci_domain/tile_reset_domain/tile/dcache/clk_gate_release_ack_addr_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_DCache_1
system/tile_prci_domain/tile_reset_domain/tile/dcache/clk_gate_s1_req_cmd_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_DCache_16
system/tile_prci_domain/tile_reset_domain/tile/dcache/clk_gate_s1_tlb_req_vaddr_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_DCache_17
system/tile_prci_domain/tile_reset_domain/tile/dcache/clk_gate_s2_data_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_DCache_3
system/tile_prci_domain/tile_reset_domain/tile/dcache/clk_gate_s2_meta_corrected_r_1_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_DCache_6
system/tile_prci_domain/tile_reset_domain/tile/dcache/clk_gate_s2_meta_corrected_r_3_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_DCache_5
system/tile_prci_domain/tile_reset_domain/tile/dcache/clk_gate_s2_pma_cacheable_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_DCache_7
system/tile_prci_domain/tile_reset_domain/tile/dcache/clk_gate_s2_probe_way_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_DCache_19
system/tile_prci_domain/tile_reset_domain/tile/dcache/clk_gate_s2_req_addr_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_DCache_15
system/tile_prci_domain/tile_reset_domain/tile/dcache/clk_gate_uncachedReqs_0_signed_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_DCache_8
system/tile_prci_domain/tile_reset_domain/tile/dcache/data
                                    67927.2480      5.5      15.1200       0.0000        0.0000  ChipTop_DCacheDataArray_0
system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0
                                    67912.1280      5.5       0.0000       0.0000        0.0000  ChipTop_data_arrays_0_0
system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext
                                    67912.1280      5.5       0.0000       0.0000        0.0000  ChipTop_data_arrays_0_ext_0
system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0
                                     2122.2540      0.2       0.5040       0.0000     2121.7500  ChipTop_split_data_arrays_0_ext_0
system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1
                                     2122.2540      0.2       0.5040       0.0000     2121.7500  ChipTop_split_data_arrays_0_ext_1
system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_10
                                     2122.2540      0.2       0.5040       0.0000     2121.7500  ChipTop_split_data_arrays_0_ext_23
system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_11
                                     2122.2540      0.2       0.5040       0.0000     2121.7500  ChipTop_split_data_arrays_0_ext_22
system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_12
                                     2122.2540      0.2       0.5040       0.0000     2121.7500  ChipTop_split_data_arrays_0_ext_21
system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_13
                                     2122.2540      0.2       0.5040       0.0000     2121.7500  ChipTop_split_data_arrays_0_ext_20
system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_14
                                     2122.2540      0.2       0.5040       0.0000     2121.7500  ChipTop_split_data_arrays_0_ext_19
system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_15
                                     2122.2540      0.2       0.5040       0.0000     2121.7500  ChipTop_split_data_arrays_0_ext_18
system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_16
                                     2122.2540      0.2       0.5040       0.0000     2121.7500  ChipTop_split_data_arrays_0_ext_17
system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_17
                                     2122.2540      0.2       0.5040       0.0000     2121.7500  ChipTop_split_data_arrays_0_ext_16
system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_18
                                     2122.2540      0.2       0.5040       0.0000     2121.7500  ChipTop_split_data_arrays_0_ext_15
system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_19
                                     2122.2540      0.2       0.5040       0.0000     2121.7500  ChipTop_split_data_arrays_0_ext_14
system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2
                                     2122.2540      0.2       0.5040       0.0000     2121.7500  ChipTop_split_data_arrays_0_ext_31
system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_20
                                     2122.2540      0.2       0.5040       0.0000     2121.7500  ChipTop_split_data_arrays_0_ext_13
system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_21
                                     2122.2540      0.2       0.5040       0.0000     2121.7500  ChipTop_split_data_arrays_0_ext_12
system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_22
                                     2122.2540      0.2       0.5040       0.0000     2121.7500  ChipTop_split_data_arrays_0_ext_11
system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_23
                                     2122.2540      0.2       0.5040       0.0000     2121.7500  ChipTop_split_data_arrays_0_ext_10
system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_24
                                     2122.2540      0.2       0.5040       0.0000     2121.7500  ChipTop_split_data_arrays_0_ext_9
system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_25
                                     2122.2540      0.2       0.5040       0.0000     2121.7500  ChipTop_split_data_arrays_0_ext_8
system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_26
                                     2122.2540      0.2       0.5040       0.0000     2121.7500  ChipTop_split_data_arrays_0_ext_7
system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_27
                                     2122.2540      0.2       0.5040       0.0000     2121.7500  ChipTop_split_data_arrays_0_ext_6
system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_28
                                     2122.2540      0.2       0.5040       0.0000     2121.7500  ChipTop_split_data_arrays_0_ext_5
system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_29
                                     2122.2540      0.2       0.5040       0.0000     2121.7500  ChipTop_split_data_arrays_0_ext_4
system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3
                                     2122.2540      0.2       0.5040       0.0000     2121.7500  ChipTop_split_data_arrays_0_ext_30
system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_30
                                     2122.2540      0.2       0.5040       0.0000     2121.7500  ChipTop_split_data_arrays_0_ext_3
system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_31
                                     2122.2540      0.2       0.5040       0.0000     2121.7500  ChipTop_split_data_arrays_0_ext_2
system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_4
                                     2122.2540      0.2       0.5040       0.0000     2121.7500  ChipTop_split_data_arrays_0_ext_29
system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_5
                                     2122.2540      0.2       0.5040       0.0000     2121.7500  ChipTop_split_data_arrays_0_ext_28
system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_6
                                     2122.2540      0.2       0.5040       0.0000     2121.7500  ChipTop_split_data_arrays_0_ext_27
system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_7
                                     2122.2540      0.2       0.5040       0.0000     2121.7500  ChipTop_split_data_arrays_0_ext_26
system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_8
                                     2122.2540      0.2       0.5040       0.0000     2121.7500  ChipTop_split_data_arrays_0_ext_25
system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_9
                                     2122.2540      0.2       0.5040       0.0000     2121.7500  ChipTop_split_data_arrays_0_ext_24
system/tile_prci_domain/tile_reset_domain/tile/dcache/dataArb
                                       82.9080      0.0      82.9080       0.0000        0.0000  ChipTop_DCacheModuleImpl_Anon_2_0
system/tile_prci_domain/tile_reset_domain/tile/dcache/lfsr_prng
                                       51.7860      0.0      11.5920      38.3040        0.0000  ChipTop_MaxPeriodFibonacciLFSR_1_0
system/tile_prci_domain/tile_reset_domain/tile/dcache/lfsr_prng/clk_gate_state_14_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_MaxPeriodFibonacciLFSR_1_0_0
system/tile_prci_domain/tile_reset_domain/tile/dcache/metaArb
                                       67.0320      0.0      67.0320       0.0000        0.0000  ChipTop_DCacheModuleImpl_Anon_1_0
system/tile_prci_domain/tile_reset_domain/tile/dcache/tag_array
                                     6837.4159      0.5       0.0000       0.0000        0.0000  ChipTop_tag_array_0
system/tile_prci_domain/tile_reset_domain/tile/dcache/tag_array/tag_array_ext
                                     6837.4159      0.5       0.0000       0.0000        0.0000  ChipTop_tag_array_ext_0
system/tile_prci_domain/tile_reset_domain/tile/dcache/tag_array/tag_array_ext/mem_0_0
                                     1709.3540      0.1       0.5040       0.0000     1708.8500  ChipTop_split_tag_array_ext_0
system/tile_prci_domain/tile_reset_domain/tile/dcache/tag_array/tag_array_ext/mem_0_1
                                     1709.3540      0.1       0.5040       0.0000     1708.8500  ChipTop_split_tag_array_ext_1
system/tile_prci_domain/tile_reset_domain/tile/dcache/tag_array/tag_array_ext/mem_0_2
                                     1709.3540      0.1       0.5040       0.0000     1708.8500  ChipTop_split_tag_array_ext_3
system/tile_prci_domain/tile_reset_domain/tile/dcache/tag_array/tag_array_ext/mem_0_3
                                     1709.3540      0.1       0.5040       0.0000     1708.8500  ChipTop_split_tag_array_ext_2
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb
                                     5828.5081      0.5    1189.4400    3761.6041        0.0000  ChipTop_TLB_0
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_r_refill_tag_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_3
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_sectored_entries_0_0_data_0_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_1
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_sectored_entries_0_0_data_1_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_47
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_sectored_entries_0_0_data_2_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_46
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_sectored_entries_0_0_data_3_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_45
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_sectored_entries_0_0_tag_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_0
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_sectored_entries_0_1_data_0_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_42
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_sectored_entries_0_1_data_1_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_41
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_sectored_entries_0_1_data_2_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_40
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_sectored_entries_0_1_data_3_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_39
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_sectored_entries_0_1_tag_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_43
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_sectored_entries_0_2_data_0_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_37
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_sectored_entries_0_2_data_1_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_36
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_sectored_entries_0_2_data_2_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_35
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_sectored_entries_0_2_data_3_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_34
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_sectored_entries_0_2_tag_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_38
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_sectored_entries_0_3_data_0_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_32
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_sectored_entries_0_3_data_1_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_31
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_sectored_entries_0_3_data_2_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_30
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_sectored_entries_0_3_data_3_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_29
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_sectored_entries_0_3_tag_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_33
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_sectored_entries_0_4_data_0_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_27
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_sectored_entries_0_4_data_1_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_26
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_sectored_entries_0_4_data_2_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_25
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_sectored_entries_0_4_data_3_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_24
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_sectored_entries_0_4_tag_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_28
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_sectored_entries_0_5_data_0_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_22
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_sectored_entries_0_5_data_1_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_21
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_sectored_entries_0_5_data_2_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_20
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_sectored_entries_0_5_data_3_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_19
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_sectored_entries_0_5_tag_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_23
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_sectored_entries_0_6_data_0_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_17
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_sectored_entries_0_6_data_1_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_16
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_sectored_entries_0_6_data_2_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_15
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_sectored_entries_0_6_data_3_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_14
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_sectored_entries_0_6_tag_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_18
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_sectored_entries_0_7_data_0_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_12
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_sectored_entries_0_7_data_1_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_11
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_sectored_entries_0_7_data_2_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_10
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_sectored_entries_0_7_data_3_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_9
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_sectored_entries_0_7_tag_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_13
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_special_entry_tag_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_4
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_state_reg_1_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_2
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_superpage_entries_0_tag_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_8
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_superpage_entries_1_tag_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_7
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_superpage_entries_2_tag_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_6
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_superpage_entries_3_tag_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_5
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_superpage_entries_3_valid_0_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_44
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/entries_barrier
                                        0.3780      0.0       0.3780       0.0000        0.0000  ChipTop_OptimizationBarrier_1
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/entries_barrier_1
                                        0.3780      0.0       0.3780       0.0000        0.0000  ChipTop_OptimizationBarrier_11
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/entries_barrier_10
                                       11.7180      0.0      11.7180       0.0000        0.0000  ChipTop_OptimizationBarrier_8
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/entries_barrier_11
                                       11.7180      0.0      11.7180       0.0000        0.0000  ChipTop_OptimizationBarrier_7
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/entries_barrier_12
                                        9.8280      0.0       9.8280       0.0000        0.0000  ChipTop_OptimizationBarrier_2
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/entries_barrier_2
                                        0.3780      0.0       0.3780       0.0000        0.0000  ChipTop_OptimizationBarrier_17
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/entries_barrier_3
                                        0.3780      0.0       0.3780       0.0000        0.0000  ChipTop_OptimizationBarrier_16
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/entries_barrier_4
                                        0.3780      0.0       0.3780       0.0000        0.0000  ChipTop_OptimizationBarrier_15
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/entries_barrier_5
                                        0.3780      0.0       0.3780       0.0000        0.0000  ChipTop_OptimizationBarrier_14
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/entries_barrier_6
                                        0.3780      0.0       0.3780       0.0000        0.0000  ChipTop_OptimizationBarrier_13
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/entries_barrier_7
                                        0.3780      0.0       0.3780       0.0000        0.0000  ChipTop_OptimizationBarrier_12
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/entries_barrier_8
                                       11.7180      0.0      11.7180       0.0000        0.0000  ChipTop_OptimizationBarrier_10
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/entries_barrier_9
                                       11.7180      0.0      11.7180       0.0000        0.0000  ChipTop_OptimizationBarrier_9
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/pmp
                                      727.0200      0.1     727.0200       0.0000        0.0000  ChipTop_PMPChecker_0
system/tile_prci_domain/tile_reset_domain/tile/dcacheArb
                                      161.0280      0.0     156.2400       4.7880        0.0000  ChipTop_HellaCacheArbiter_0
system/tile_prci_domain/tile_reset_domain/tile/firAccel
                                    62010.5222      5.0      79.0020     357.5880        0.0000  ChipTop_FIRRoCCAccel_0
system/tile_prci_domain/tile_reset_domain/tile/firAccel/FIR
                                    61568.2622      4.9   53730.0541    7743.7082        0.0000  ChipTop_FIRFilter_0
system/tile_prci_domain/tile_reset_domain/tile/firAccel/FIR/clk_gate_coeff_16_11_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FIRFilter_21
system/tile_prci_domain/tile_reset_domain/tile/firAccel/FIR/clk_gate_coeff_16_12_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FIRFilter_20
system/tile_prci_domain/tile_reset_domain/tile/firAccel/FIR/clk_gate_coeff_16_13_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FIRFilter_19
system/tile_prci_domain/tile_reset_domain/tile/firAccel/FIR/clk_gate_coeff_16_14_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FIRFilter_28
system/tile_prci_domain/tile_reset_domain/tile/firAccel/FIR/clk_gate_coeff_16_14_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FIRFilter_32
system/tile_prci_domain/tile_reset_domain/tile/firAccel/FIR/clk_gate_coeff_16_8_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FIRFilter_22
system/tile_prci_domain/tile_reset_domain/tile/firAccel/FIR/clk_gate_coeff_16_8_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FIRFilter_25
system/tile_prci_domain/tile_reset_domain/tile/firAccel/FIR/clk_gate_coeff_8_4_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FIRFilter_23
system/tile_prci_domain/tile_reset_domain/tile/firAccel/FIR/clk_gate_coeff_8_4_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FIRFilter_26
system/tile_prci_domain/tile_reset_domain/tile/firAccel/FIR/clk_gate_coeff_8_4_reg_1
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FIRFilter_27
system/tile_prci_domain/tile_reset_domain/tile/firAccel/FIR/clk_gate_coeff_8_5_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FIRFilter_24
system/tile_prci_domain/tile_reset_domain/tile/firAccel/FIR/clk_gate_coeff_8_5_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FIRFilter_29
system/tile_prci_domain/tile_reset_domain/tile/firAccel/FIR/clk_gate_coeff_8_5_reg_1
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FIRFilter_30
system/tile_prci_domain/tile_reset_domain/tile/firAccel/FIR/clk_gate_coeff_8_5_reg_2
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FIRFilter_31
system/tile_prci_domain/tile_reset_domain/tile/firAccel/FIR/clk_gate_coeff_8_5_reg_3
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FIRFilter_33
system/tile_prci_domain/tile_reset_domain/tile/firAccel/FIR/clk_gate_coeff_8_5_reg_4
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FIRFilter_34
system/tile_prci_domain/tile_reset_domain/tile/firAccel/FIR/clk_gate_coeff_8_5_reg_5
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FIRFilter_35
system/tile_prci_domain/tile_reset_domain/tile/firAccel/FIR/clk_gate_products_0_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FIRFilter_18
system/tile_prci_domain/tile_reset_domain/tile/firAccel/FIR/clk_gate_products_10_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FIRFilter_8
system/tile_prci_domain/tile_reset_domain/tile/firAccel/FIR/clk_gate_products_10_reg_1
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FIRFilter_9
system/tile_prci_domain/tile_reset_domain/tile/firAccel/FIR/clk_gate_products_12_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FIRFilter_6
system/tile_prci_domain/tile_reset_domain/tile/firAccel/FIR/clk_gate_products_12_reg_1
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FIRFilter_7
system/tile_prci_domain/tile_reset_domain/tile/firAccel/FIR/clk_gate_products_14_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FIRFilter_4
system/tile_prci_domain/tile_reset_domain/tile/firAccel/FIR/clk_gate_products_14_reg_1
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FIRFilter_5
system/tile_prci_domain/tile_reset_domain/tile/firAccel/FIR/clk_gate_products_15_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FIRFilter_3
system/tile_prci_domain/tile_reset_domain/tile/firAccel/FIR/clk_gate_products_1_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FIRFilter_17
system/tile_prci_domain/tile_reset_domain/tile/firAccel/FIR/clk_gate_products_2_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FIRFilter_16
system/tile_prci_domain/tile_reset_domain/tile/firAccel/FIR/clk_gate_products_3_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FIRFilter_15
system/tile_prci_domain/tile_reset_domain/tile/firAccel/FIR/clk_gate_products_4_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FIRFilter_14
system/tile_prci_domain/tile_reset_domain/tile/firAccel/FIR/clk_gate_products_5_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FIRFilter_13
system/tile_prci_domain/tile_reset_domain/tile/firAccel/FIR/clk_gate_products_6_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FIRFilter_12
system/tile_prci_domain/tile_reset_domain/tile/firAccel/FIR/clk_gate_products_7_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FIRFilter_11
system/tile_prci_domain/tile_reset_domain/tile/firAccel/FIR/clk_gate_products_8_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FIRFilter_10
system/tile_prci_domain/tile_reset_domain/tile/firAccel/FIR/clk_gate_regfile_0_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FIRFilter_0
system/tile_prci_domain/tile_reset_domain/tile/firAccel/FIR/clk_gate_regfile_10_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FIRFilter_41
system/tile_prci_domain/tile_reset_domain/tile/firAccel/FIR/clk_gate_regfile_11_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FIRFilter_40
system/tile_prci_domain/tile_reset_domain/tile/firAccel/FIR/clk_gate_regfile_12_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FIRFilter_39
system/tile_prci_domain/tile_reset_domain/tile/firAccel/FIR/clk_gate_regfile_13_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FIRFilter_38
system/tile_prci_domain/tile_reset_domain/tile/firAccel/FIR/clk_gate_regfile_14_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FIRFilter_37
system/tile_prci_domain/tile_reset_domain/tile/firAccel/FIR/clk_gate_regfile_15_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FIRFilter_36
system/tile_prci_domain/tile_reset_domain/tile/firAccel/FIR/clk_gate_regfile_1_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FIRFilter_1
system/tile_prci_domain/tile_reset_domain/tile/firAccel/FIR/clk_gate_regfile_2_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FIRFilter_49
system/tile_prci_domain/tile_reset_domain/tile/firAccel/FIR/clk_gate_regfile_3_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FIRFilter_48
system/tile_prci_domain/tile_reset_domain/tile/firAccel/FIR/clk_gate_regfile_4_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FIRFilter_47
system/tile_prci_domain/tile_reset_domain/tile/firAccel/FIR/clk_gate_regfile_5_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FIRFilter_46
system/tile_prci_domain/tile_reset_domain/tile/firAccel/FIR/clk_gate_regfile_6_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FIRFilter_45
system/tile_prci_domain/tile_reset_domain/tile/firAccel/FIR/clk_gate_regfile_7_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FIRFilter_44
system/tile_prci_domain/tile_reset_domain/tile/firAccel/FIR/clk_gate_regfile_8_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FIRFilter_43
system/tile_prci_domain/tile_reset_domain/tile/firAccel/FIR/clk_gate_regfile_9_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FIRFilter_42
system/tile_prci_domain/tile_reset_domain/tile/firAccel/FIR/clk_gate_sum_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FIRFilter_2
system/tile_prci_domain/tile_reset_domain/tile/firAccel/clk_gate_FIRRes_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FIRRoCCAccel_2
system/tile_prci_domain/tile_reset_domain/tile/firAccel/clk_gate_funct_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FIRRoCCAccel_0
system/tile_prci_domain/tile_reset_domain/tile/firAccel/clk_gate_rs1Value_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FIRRoCCAccel_1
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt
                                    31109.1481      2.5    5122.9079    5378.6881        0.0000  ChipTop_FPU_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_divSqrt_waddr_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_5
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_ex_ra_1_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_10
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_ex_ra_2_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_9
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_load_wb_data_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_7
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_load_wb_data_reg_1
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_8
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_mem_ctrl_sqrt_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_6
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_1
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_0_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_1
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_71
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_10
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_53
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_10_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_54
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_11
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_51
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_11_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_52
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_12
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_49
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_12_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_50
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_13
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_47
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_13_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_48
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_14
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_45
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_14_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_46
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_15
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_43
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_15_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_44
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_16
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_41
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_16_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_42
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_17
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_39
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_17_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_40
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_18
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_37
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_18_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_38
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_19
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_35
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_19_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_36
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_1_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_72
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_2
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_69
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_20
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_33
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_20_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_34
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_21
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_31
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_21_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_32
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_22
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_29
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_22_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_30
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_23
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_27
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_23_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_28
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_24
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_25
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_24_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_26
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_25
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_23
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_25_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_24
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_26
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_21
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_26_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_22
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_27
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_19
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_27_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_20
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_28
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_17
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_28_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_18
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_29
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_15
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_29_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_16
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_2_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_70
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_3
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_67
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_30
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_13
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_30_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_14
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_31
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_11
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_31_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_12
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_3_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_68
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_4
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_65
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_4_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_66
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_5
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_63
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_5_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_64
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_6
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_61
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_6_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_62
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_7
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_59
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_7_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_60
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_8
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_57
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_8_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_58
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_9
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_55
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_9_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_56
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_wbInfo_0_pipeid_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_4
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_wbInfo_1_pipeid_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_3
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_wbInfo_2_pipeid_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_2
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/dfma
                                     9793.8540      0.8      70.6860     661.8780        0.0000  ChipTop_FPUFMAPipe_1_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/dfma/clk_gate_in_in1_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FPUFMAPipe_1_1
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/dfma/clk_gate_in_in1_reg_1
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FPUFMAPipe_1_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/dfma/clk_gate_in_in2_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FPUFMAPipe_1_5
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/dfma/clk_gate_in_in3_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FPUFMAPipe_1_4
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/dfma/clk_gate_io_out_b_data_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FPUFMAPipe_1_3
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/dfma/clk_gate_io_out_b_exc_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FPUFMAPipe_1_2
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/dfma/fma
                                     9049.9500      0.7    5223.2040     835.8840        0.0000  ChipTop_MulAddRecFNPipe_1_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/dfma/fma/clk_gate_mulAddRecFNToRaw_postMul_io_fromPreMul_b_CDom_CAlignDist_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_MulAddRecFNPipe_1_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/dfma/fma/clk_gate_mulAddRecFNToRaw_postMul_io_mulAddResult_b_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_MulAddRecFNPipe_1_4
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/dfma/fma/clk_gate_mulAddRecFNToRaw_postMul_io_mulAddResult_b_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_MulAddRecFNPipe_1_5
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/dfma/fma/clk_gate_mulAddRecFNToRaw_postMul_io_mulAddResult_b_reg_2
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_MulAddRecFNPipe_1_1
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/dfma/fma/clk_gate_roundRawFNToRecFN_io_in_b_sExp_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_MulAddRecFNPipe_1_3
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/dfma/fma/clk_gate_roundRawFNToRecFN_io_invalidExc_b_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_MulAddRecFNPipe_1_2
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/dfma/fma/mulAddRecFNToRaw_postMul
                                     1704.0240      0.1    1704.0240       0.0000        0.0000  ChipTop_MulAddRecFNToRaw_postMul_1_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/dfma/fma/mulAddRecFNToRaw_preMul
                                      783.3420      0.1     783.3420       0.0000        0.0000  ChipTop_MulAddRecFNToRaw_preMul_1_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/dfma/fma/roundRawFNToRecFN
                                      492.1560      0.0       0.0000       0.0000        0.0000  ChipTop_RoundRawFNToRecFN_1_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/dfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN
                                      492.1560      0.0     492.1560       0.0000        0.0000  ChipTop_RoundAnyRawFNToRecFN_4_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/divSqrt
                                      861.5880      0.1       0.0000       0.0000        0.0000  ChipTop_DivSqrtRecFN_small_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/divSqrt/divSqrtRecFNToRaw
                                      595.8540      0.0       3.7800       0.0000        0.0000  ChipTop_DivSqrtRecFNToRaw_small_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/divSqrt/divSqrtRecFNToRaw/divSqrtRawFN
                                      592.0740      0.0     325.7100     258.8040        0.0000  ChipTop_DivSqrtRawFN_small_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/divSqrt/divSqrtRecFNToRaw/divSqrtRawFN/clk_gate_fractB_Z_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_DivSqrtRawFN_small_3
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/divSqrt/divSqrtRecFNToRaw/divSqrtRawFN/clk_gate_rawOutValid_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_DivSqrtRawFN_small_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/divSqrt/divSqrtRecFNToRaw/divSqrtRawFN/clk_gate_sExp_Z_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_DivSqrtRawFN_small_1
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/divSqrt/divSqrtRecFNToRaw/divSqrtRawFN/clk_gate_sigX_Z_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_DivSqrtRawFN_small_2
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/divSqrt/roundRawFNToRecFN
                                      265.7340      0.0       0.0000       0.0000        0.0000  ChipTop_RoundRawFNToRecFN_2_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/divSqrt/roundRawFNToRecFN/roundAnyRawFNToRecFN
                                      265.7340      0.0     265.7340       0.0000        0.0000  ChipTop_RoundAnyRawFNToRecFN_1
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/divSqrt_1
                                     1627.5420      0.1       0.0000       0.0000        0.0000  ChipTop_DivSqrtRecFN_small_1_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw
                                     1132.9920      0.1       3.7800       0.0000        0.0000  ChipTop_DivSqrtRecFNToRaw_small_1_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN
                                     1129.2120      0.1     645.7500     474.0120        0.0000  ChipTop_DivSqrtRawFN_small_1_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN/clk_gate_fractB_Z_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_DivSqrtRawFN_small_1_4
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN/clk_gate_rawOutValid_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_DivSqrtRawFN_small_1_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN/clk_gate_rem_Z_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_DivSqrtRawFN_small_1_3
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN/clk_gate_sExp_Z_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_DivSqrtRawFN_small_1_1
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN/clk_gate_sigX_Z_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_DivSqrtRawFN_small_1_2
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/divSqrt_1/roundRawFNToRecFN
                                      494.5500      0.0       0.0000       0.0000        0.0000  ChipTop_RoundRawFNToRecFN_3_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/divSqrt_1/roundRawFNToRecFN/roundAnyRawFNToRecFN
                                      494.5500      0.0     494.5500       0.0000        0.0000  ChipTop_RoundAnyRawFNToRecFN_4_1
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/fp_decoder
                                       14.6160      0.0      14.6160       0.0000        0.0000  ChipTop_FPUDecoder_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/fpiu
                                     1668.1140      0.1     522.6480     345.2400        0.0000  ChipTop_FPToInt_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/fpiu/clk_gate_in_in1_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FPToInt_1
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/fpiu/clk_gate_in_in1_reg_1
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FPToInt_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/fpiu/clk_gate_in_in2_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FPToInt_2
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/fpiu/conv
                                      587.4120      0.0     587.4120       0.0000        0.0000  ChipTop_RecFNToIN_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/fpiu/dcmp
                                      140.1120      0.0     140.1120       0.0000        0.0000  ChipTop_CompareRecFN_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/fpiu/narrow
                                       67.0320      0.0      67.0320       0.0000        0.0000  ChipTop_RecFNToIN_1_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/fpmu
                                      904.8060      0.1     111.6360     528.3180        0.0000  ChipTop_FPToFP_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/fpmu/clk_gate_inPipe_bits_in1_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FPToFP_1
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/fpmu/clk_gate_inPipe_bits_in1_reg_2
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FPToFP_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/fpmu/clk_gate_inPipe_bits_in2_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FPToFP_4
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/fpmu/clk_gate_io_out_b_data_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FPToFP_3
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/fpmu/clk_gate_io_out_b_exc_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FPToFP_2
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/fpmu/narrower
                                      255.4020      0.0       2.3940       0.0000        0.0000  ChipTop_RecFNToRecFN_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/fpmu/narrower/roundAnyRawFNToRecFN
                                      253.0080      0.0     253.0080       0.0000        0.0000  ChipTop_RoundAnyRawFNToRecFN_3_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/ifpu
                                     2261.7000      0.2     538.3980     357.3360        0.0000  ChipTop_IntToFP_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/ifpu/clk_gate_inPipe_bits_in1_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_IntToFP_1
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/ifpu/clk_gate_inPipe_bits_typ_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_IntToFP_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/ifpu/clk_gate_io_out_b_data_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_IntToFP_2
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/ifpu/clk_gate_io_out_b_data_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_IntToFP_3
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/ifpu/i2f
                                      629.3700      0.1     537.3900       0.0000        0.0000  ChipTop_INToRecFN_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/ifpu/i2f/roundAnyRawFNToRecFN
                                       91.9800      0.0      91.9800       0.0000        0.0000  ChipTop_RoundAnyRawFNToRecFN_1_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/ifpu/i2f_1
                                      729.0360      0.1     550.6200       0.0000        0.0000  ChipTop_INToRecFN_1_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/ifpu/i2f_1/roundAnyRawFNToRecFN
                                      178.4160      0.0     178.4160       0.0000        0.0000  ChipTop_RoundAnyRawFNToRecFN_2_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/sfma
                                     3337.3620      0.3      35.1540     256.9140        0.0000  ChipTop_FPUFMAPipe_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/sfma/clk_gate_in_in2_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FPUFMAPipe_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/sfma/clk_gate_in_in3_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_FPUFMAPipe_1
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/sfma/fma
                                     3041.5140      0.2    1271.8440     389.2140        0.0000  ChipTop_MulAddRecFNPipe_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/sfma/fma/clk_gate_mulAddRecFNToRaw_postMul_io_fromPreMul_b_bit0AlignedSigC_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_MulAddRecFNPipe_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/sfma/fma/clk_gate_mulAddRecFNToRaw_postMul_io_mulAddResult_b_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_MulAddRecFNPipe_1
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/sfma/fma/clk_gate_roundRawFNToRecFN_io_in_b_sExp_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_MulAddRecFNPipe_2
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul
                                      724.7520      0.1     724.7520       0.0000        0.0000  ChipTop_MulAddRecFNToRaw_postMul_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul
                                      383.4180      0.0     383.4180       0.0000        0.0000  ChipTop_MulAddRecFNToRaw_preMul_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/sfma/fma/roundRawFNToRecFN
                                      266.6160      0.0       0.0000       0.0000        0.0000  ChipTop_RoundRawFNToRecFN_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN
                                      266.6160      0.0     266.6160       0.0000        0.0000  ChipTop_RoundAnyRawFNToRecFN_0
system/tile_prci_domain/tile_reset_domain/tile/frontend
                                    65137.5301      5.2     688.2120     300.2580        0.0000  ChipTop_Frontend_0
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb
                                     7935.1021      0.6    3064.0680    4755.7441        0.0000  ChipTop_BTB_0
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_brIdx_27_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_23
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_history_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_17
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_idxPages_11_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_27
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_idxs_0_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_0
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_idxs_10_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_51
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_idxs_11_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_50
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_idxs_12_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_49
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_idxs_13_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_48
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_idxs_14_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_47
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_idxs_15_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_46
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_idxs_16_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_45
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_idxs_17_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_44
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_idxs_18_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_43
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_idxs_19_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_42
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_idxs_1_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_60
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_idxs_20_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_41
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_idxs_21_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_40
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_idxs_22_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_39
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_idxs_23_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_38
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_idxs_24_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_37
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_idxs_25_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_36
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_idxs_26_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_35
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_idxs_27_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_34
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_idxs_2_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_59
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_idxs_3_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_58
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_idxs_4_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_57
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_idxs_5_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_56
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_idxs_6_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_55
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_idxs_7_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_54
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_idxs_8_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_53
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_idxs_9_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_52
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_isValid_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_1
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_pageValid_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_26
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_pages_0_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_33
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_pages_1_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_32
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_pages_2_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_31
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_pages_3_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_30
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_pages_4_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_29
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_pages_5_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_28
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_r_btb_updatePipe_bits_pc_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_22
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_r_respPipe_bits_entry_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_18
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_reset_waddr_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_16
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_stack_0_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_15
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_stack_1_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_14
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_stack_2_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_13
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_stack_3_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_12
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_stack_4_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_11
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_stack_5_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_10
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_state_reg_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_19
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_state_reg_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_20
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_state_reg_reg_1
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_21
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_table_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_2
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_table_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_3
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_table_reg_1
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_4
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_table_reg_2
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_5
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_table_reg_3
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_6
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_table_reg_4
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_7
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_table_reg_5
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_8
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_table_reg_6
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_9
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_tgtPages_11_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_25
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_tgtPages_27_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_24
system/tile_prci_domain/tile_reset_domain/tile/frontend/clk_gate_s2_partial_insn_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Frontend_2
system/tile_prci_domain/tile_reset_domain/tile/frontend/clk_gate_s2_pc_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Frontend_0
system/tile_prci_domain/tile_reset_domain/tile/frontend/clk_gate_s2_tlb_resp_ae_inst_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Frontend_1
system/tile_prci_domain/tile_reset_domain/tile/frontend/fq
                                     1513.2600      0.1     412.0200    1082.3400        0.0000  ChipTop_ShiftQueue_0
system/tile_prci_domain/tile_reset_domain/tile/frontend/fq/clk_gate_elts_0_btb_taken_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ShiftQueue_1
system/tile_prci_domain/tile_reset_domain/tile/frontend/fq/clk_gate_elts_0_pc_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ShiftQueue_0
system/tile_prci_domain/tile_reset_domain/tile/frontend/fq/clk_gate_elts_1_btb_taken_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ShiftQueue_8
system/tile_prci_domain/tile_reset_domain/tile/frontend/fq/clk_gate_elts_1_pc_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ShiftQueue_9
system/tile_prci_domain/tile_reset_domain/tile/frontend/fq/clk_gate_elts_2_btb_taken_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ShiftQueue_6
system/tile_prci_domain/tile_reset_domain/tile/frontend/fq/clk_gate_elts_2_pc_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ShiftQueue_7
system/tile_prci_domain/tile_reset_domain/tile/frontend/fq/clk_gate_elts_3_btb_taken_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ShiftQueue_4
system/tile_prci_domain/tile_reset_domain/tile/frontend/fq/clk_gate_elts_3_pc_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ShiftQueue_5
system/tile_prci_domain/tile_reset_domain/tile/frontend/fq/clk_gate_elts_4_btb_taken_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ShiftQueue_2
system/tile_prci_domain/tile_reset_domain/tile/frontend/fq/clk_gate_elts_4_pc_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ShiftQueue_3
system/tile_prci_domain/tile_reset_domain/tile/frontend/icache
                                    49562.6699      4.0     746.9280    1071.1260        0.0000  ChipTop_ICache_0
system/tile_prci_domain/tile_reset_domain/tile/frontend/icache/clk_gate_accruedRefillError_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ICache_7
system/tile_prci_domain/tile_reset_domain/tile/frontend/icache/clk_gate_counter_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ICache_5
system/tile_prci_domain/tile_reset_domain/tile/frontend/icache/clk_gate_refill_paddr_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ICache_6
system/tile_prci_domain/tile_reset_domain/tile/frontend/icache/clk_gate_s2_dout_0_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ICache_4
system/tile_prci_domain/tile_reset_domain/tile/frontend/icache/clk_gate_s2_dout_1_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ICache_3
system/tile_prci_domain/tile_reset_domain/tile/frontend/icache/clk_gate_s2_dout_3_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ICache_2
system/tile_prci_domain/tile_reset_domain/tile/frontend/icache/clk_gate_vb_array_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ICache_8
system/tile_prci_domain/tile_reset_domain/tile/frontend/icache/clk_gate_vb_array_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ICache_9
system/tile_prci_domain/tile_reset_domain/tile/frontend/icache/clk_gate_vb_array_reg_1
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ICache_1
system/tile_prci_domain/tile_reset_domain/tile/frontend/icache/clk_gate_vb_array_reg_2
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_ICache_0
system/tile_prci_domain/tile_reset_domain/tile/frontend/icache/data_arrays_0
                                    20532.9769      1.7       0.0000       0.0000        0.0000  ChipTop_data_arrays_0_0_1
system/tile_prci_domain/tile_reset_domain/tile/frontend/icache/data_arrays_0/data_arrays_0_0_ext
                                    20532.9769      1.7       0.0000       0.0000        0.0000  ChipTop_data_arrays_0_0_ext_1
system/tile_prci_domain/tile_reset_domain/tile/frontend/icache/data_arrays_0/data_arrays_0_0_ext/mem_0_0
                                     5133.2442      0.4       0.5040       0.0000     5132.7402  ChipTop_split_data_arrays_0_0_ext_0
system/tile_prci_domain/tile_reset_domain/tile/frontend/icache/data_arrays_0/data_arrays_0_0_ext/mem_0_1
                                     5133.2442      0.4       0.5040       0.0000     5132.7402  ChipTop_split_data_arrays_0_0_ext_1
system/tile_prci_domain/tile_reset_domain/tile/frontend/icache/data_arrays_0/data_arrays_0_0_ext/mem_0_2
                                     5133.2442      0.4       0.5040       0.0000     5132.7402  ChipTop_split_data_arrays_0_0_ext_7
system/tile_prci_domain/tile_reset_domain/tile/frontend/icache/data_arrays_0/data_arrays_0_0_ext/mem_0_3
                                     5133.2442      0.4       0.5040       0.0000     5132.7402  ChipTop_split_data_arrays_0_0_ext_6
system/tile_prci_domain/tile_reset_domain/tile/frontend/icache/data_arrays_1
                                    20532.9769      1.7       0.0000       0.0000        0.0000  ChipTop_data_arrays_0_0_0
system/tile_prci_domain/tile_reset_domain/tile/frontend/icache/data_arrays_1/data_arrays_0_0_ext
                                    20532.9769      1.7       0.0000       0.0000        0.0000  ChipTop_data_arrays_0_0_ext_0
system/tile_prci_domain/tile_reset_domain/tile/frontend/icache/data_arrays_1/data_arrays_0_0_ext/mem_0_0
                                     5133.2442      0.4       0.5040       0.0000     5132.7402  ChipTop_split_data_arrays_0_0_ext_5
system/tile_prci_domain/tile_reset_domain/tile/frontend/icache/data_arrays_1/data_arrays_0_0_ext/mem_0_1
                                     5133.2442      0.4       0.5040       0.0000     5132.7402  ChipTop_split_data_arrays_0_0_ext_4
system/tile_prci_domain/tile_reset_domain/tile/frontend/icache/data_arrays_1/data_arrays_0_0_ext/mem_0_2
                                     5133.2442      0.4       0.5040       0.0000     5132.7402  ChipTop_split_data_arrays_0_0_ext_3
system/tile_prci_domain/tile_reset_domain/tile/frontend/icache/data_arrays_1/data_arrays_0_0_ext/mem_0_3
                                     5133.2442      0.4       0.5040       0.0000     5132.7402  ChipTop_split_data_arrays_0_0_ext_2
system/tile_prci_domain/tile_reset_domain/tile/frontend/icache/repl_way_v0_prng
                                       51.7860      0.0      11.5920      38.3040        0.0000  ChipTop_MaxPeriodFibonacciLFSR_1_1
system/tile_prci_domain/tile_reset_domain/tile/frontend/icache/repl_way_v0_prng/clk_gate_state_14_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_MaxPeriodFibonacciLFSR_1_0_1
system/tile_prci_domain/tile_reset_domain/tile/frontend/icache/tag_array
                                     6607.9760      0.5       0.0000       0.0000        0.0000  ChipTop_tag_array_0_0
system/tile_prci_domain/tile_reset_domain/tile/frontend/icache/tag_array/tag_array_0_ext
                                     6607.9760      0.5       0.0000       0.0000        0.0000  ChipTop_tag_array_0_ext_0
system/tile_prci_domain/tile_reset_domain/tile/frontend/icache/tag_array/tag_array_0_ext/mem_0_0
                                     1651.9940      0.1       0.5040       0.0000     1651.4900  ChipTop_split_tag_array_0_ext_0
system/tile_prci_domain/tile_reset_domain/tile/frontend/icache/tag_array/tag_array_0_ext/mem_0_1
                                     1651.9940      0.1       0.5040       0.0000     1651.4900  ChipTop_split_tag_array_0_ext_1
system/tile_prci_domain/tile_reset_domain/tile/frontend/icache/tag_array/tag_array_0_ext/mem_0_2
                                     1651.9940      0.1       0.5040       0.0000     1651.4900  ChipTop_split_tag_array_0_ext_3
system/tile_prci_domain/tile_reset_domain/tile/frontend/icache/tag_array/tag_array_0_ext/mem_0_3
                                     1651.9940      0.1       0.5040       0.0000     1651.4900  ChipTop_split_tag_array_0_ext_2
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb
                                     5132.3581      0.4    1036.9800    3325.8961        0.0000  ChipTop_TLB_1_0
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_r_refill_tag_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_3
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_sectored_entries_0_0_data_0_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_1
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_sectored_entries_0_0_data_1_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_47
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_sectored_entries_0_0_data_2_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_46
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_sectored_entries_0_0_data_3_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_45
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_sectored_entries_0_0_tag_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_0
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_sectored_entries_0_1_data_0_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_42
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_sectored_entries_0_1_data_1_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_41
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_sectored_entries_0_1_data_2_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_40
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_sectored_entries_0_1_data_3_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_39
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_sectored_entries_0_1_tag_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_43
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_sectored_entries_0_2_data_0_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_37
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_sectored_entries_0_2_data_1_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_36
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_sectored_entries_0_2_data_2_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_35
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_sectored_entries_0_2_data_3_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_34
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_sectored_entries_0_2_tag_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_38
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_sectored_entries_0_3_data_0_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_32
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_sectored_entries_0_3_data_1_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_31
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_sectored_entries_0_3_data_2_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_30
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_sectored_entries_0_3_data_3_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_29
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_sectored_entries_0_3_tag_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_33
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_sectored_entries_0_4_data_0_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_27
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_sectored_entries_0_4_data_1_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_26
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_sectored_entries_0_4_data_2_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_25
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_sectored_entries_0_4_data_3_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_24
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_sectored_entries_0_4_tag_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_28
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_sectored_entries_0_5_data_0_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_22
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_sectored_entries_0_5_data_1_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_21
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_sectored_entries_0_5_data_2_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_20
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_sectored_entries_0_5_data_3_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_19
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_sectored_entries_0_5_tag_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_23
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_sectored_entries_0_6_data_0_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_17
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_sectored_entries_0_6_data_1_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_16
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_sectored_entries_0_6_data_2_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_15
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_sectored_entries_0_6_data_3_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_14
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_sectored_entries_0_6_tag_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_18
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_sectored_entries_0_7_data_0_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_12
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_sectored_entries_0_7_data_1_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_11
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_sectored_entries_0_7_data_2_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_10
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_sectored_entries_0_7_data_3_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_9
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_sectored_entries_0_7_tag_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_13
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_special_entry_data_0_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_4
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_state_reg_1_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_2
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_superpage_entries_0_data_0_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_8
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_superpage_entries_1_data_0_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_7
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_superpage_entries_2_data_0_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_6
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_superpage_entries_3_data_0_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_5
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_superpage_entries_3_valid_0_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_44
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/entries_barrier_10
                                        9.8280      0.0       9.8280       0.0000        0.0000  ChipTop_OptimizationBarrier_4
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/entries_barrier_11
                                        9.8280      0.0       9.8280       0.0000        0.0000  ChipTop_OptimizationBarrier_3
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/entries_barrier_12
                                        9.0720      0.0       9.0720       0.0000        0.0000  ChipTop_OptimizationBarrier_0
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/entries_barrier_8
                                        9.8280      0.0       9.8280       0.0000        0.0000  ChipTop_OptimizationBarrier_6
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/entries_barrier_9
                                        9.8280      0.0       9.8280       0.0000        0.0000  ChipTop_OptimizationBarrier_5
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/pmp
                                      630.3780      0.1     630.3780       0.0000        0.0000  ChipTop_PMPChecker_2_0
system/tile_prci_domain/tile_reset_domain/tile/intXbar
                                        1.8900      0.0       1.8900       0.0000        0.0000  ChipTop_IntXbar_1_0
system/tile_prci_domain/tile_reset_domain/tile/ptw
                                    22903.3561      1.8    5521.8239    6313.8601        0.0000  ChipTop_PTW_0
system/tile_prci_domain/tile_reset_domain/tile/ptw/arb
                                       26.8380      0.0      26.8380       0.0000        0.0000  ChipTop_Arbiter_0
system/tile_prci_domain/tile_reset_domain/tile/ptw/clk_gate_g_0_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_PTW_19
system/tile_prci_domain/tile_reset_domain/tile/ptw/clk_gate_g_0_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_PTW_20
system/tile_prci_domain/tile_reset_domain/tile/ptw/clk_gate_g_0_reg_1
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_PTW_21
system/tile_prci_domain/tile_reset_domain/tile/ptw/clk_gate_g_0_reg_10
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_PTW_30
system/tile_prci_domain/tile_reset_domain/tile/ptw/clk_gate_g_0_reg_11
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_PTW_31
system/tile_prci_domain/tile_reset_domain/tile/ptw/clk_gate_g_0_reg_12
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_PTW_32
system/tile_prci_domain/tile_reset_domain/tile/ptw/clk_gate_g_0_reg_13
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_PTW_33
system/tile_prci_domain/tile_reset_domain/tile/ptw/clk_gate_g_0_reg_14
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_PTW_34
system/tile_prci_domain/tile_reset_domain/tile/ptw/clk_gate_g_0_reg_2
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_PTW_22
system/tile_prci_domain/tile_reset_domain/tile/ptw/clk_gate_g_0_reg_3
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_PTW_23
system/tile_prci_domain/tile_reset_domain/tile/ptw/clk_gate_g_0_reg_4
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_PTW_24
system/tile_prci_domain/tile_reset_domain/tile/ptw/clk_gate_g_0_reg_5
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_PTW_25
system/tile_prci_domain/tile_reset_domain/tile/ptw/clk_gate_g_0_reg_6
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_PTW_26
system/tile_prci_domain/tile_reset_domain/tile/ptw/clk_gate_g_0_reg_7
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_PTW_27
system/tile_prci_domain/tile_reset_domain/tile/ptw/clk_gate_g_0_reg_8
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_PTW_28
system/tile_prci_domain/tile_reset_domain/tile/ptw/clk_gate_g_0_reg_9
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_PTW_29
system/tile_prci_domain/tile_reset_domain/tile/ptw/clk_gate_r_2_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_PTW_2
system/tile_prci_domain/tile_reset_domain/tile/ptw/clk_gate_r_pte_g_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_PTW_45
system/tile_prci_domain/tile_reset_domain/tile/ptw/clk_gate_r_pte_ppn_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_PTW_46
system/tile_prci_domain/tile_reset_domain/tile/ptw/clk_gate_r_pte_ppn_reg_1
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_PTW_1
system/tile_prci_domain/tile_reset_domain/tile/ptw/clk_gate_r_req_addr_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_PTW_0
system/tile_prci_domain/tile_reset_domain/tile/ptw/clk_gate_state_reg_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_PTW_44
system/tile_prci_domain/tile_reset_domain/tile/ptw/clk_gate_tags_0_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_PTW_41
system/tile_prci_domain/tile_reset_domain/tile/ptw/clk_gate_tags_1_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_PTW_40
system/tile_prci_domain/tile_reset_domain/tile/ptw/clk_gate_tags_2_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_PTW_39
system/tile_prci_domain/tile_reset_domain/tile/ptw/clk_gate_tags_3_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_PTW_38
system/tile_prci_domain/tile_reset_domain/tile/ptw/clk_gate_tags_4_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_PTW_37
system/tile_prci_domain/tile_reset_domain/tile/ptw/clk_gate_tags_5_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_PTW_36
system/tile_prci_domain/tile_reset_domain/tile/ptw/clk_gate_tags_6_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_PTW_35
system/tile_prci_domain/tile_reset_domain/tile/ptw/clk_gate_tags_7_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_PTW_42
system/tile_prci_domain/tile_reset_domain/tile/ptw/clk_gate_valid_2_0_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_PTW_3
system/tile_prci_domain/tile_reset_domain/tile/ptw/clk_gate_valid_2_0_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_PTW_4
system/tile_prci_domain/tile_reset_domain/tile/ptw/clk_gate_valid_2_0_reg_1
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_PTW_5
system/tile_prci_domain/tile_reset_domain/tile/ptw/clk_gate_valid_2_0_reg_10
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_PTW_14
system/tile_prci_domain/tile_reset_domain/tile/ptw/clk_gate_valid_2_0_reg_11
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_PTW_15
system/tile_prci_domain/tile_reset_domain/tile/ptw/clk_gate_valid_2_0_reg_12
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_PTW_16
system/tile_prci_domain/tile_reset_domain/tile/ptw/clk_gate_valid_2_0_reg_13
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_PTW_17
system/tile_prci_domain/tile_reset_domain/tile/ptw/clk_gate_valid_2_0_reg_14
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_PTW_18
system/tile_prci_domain/tile_reset_domain/tile/ptw/clk_gate_valid_2_0_reg_2
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_PTW_6
system/tile_prci_domain/tile_reset_domain/tile/ptw/clk_gate_valid_2_0_reg_3
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_PTW_7
system/tile_prci_domain/tile_reset_domain/tile/ptw/clk_gate_valid_2_0_reg_4
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_PTW_8
system/tile_prci_domain/tile_reset_domain/tile/ptw/clk_gate_valid_2_0_reg_5
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_PTW_9
system/tile_prci_domain/tile_reset_domain/tile/ptw/clk_gate_valid_2_0_reg_6
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_PTW_10
system/tile_prci_domain/tile_reset_domain/tile/ptw/clk_gate_valid_2_0_reg_7
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_PTW_11
system/tile_prci_domain/tile_reset_domain/tile/ptw/clk_gate_valid_2_0_reg_8
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_PTW_12
system/tile_prci_domain/tile_reset_domain/tile/ptw/clk_gate_valid_2_0_reg_9
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_PTW_13
system/tile_prci_domain/tile_reset_domain/tile/ptw/clk_gate_valid_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_PTW_43
system/tile_prci_domain/tile_reset_domain/tile/ptw/l2_tlb_ram
                                    10952.0040      0.9       0.0000       0.0000        0.0000  ChipTop_l2_tlb_ram_0
system/tile_prci_domain/tile_reset_domain/tile/ptw/l2_tlb_ram/l2_tlb_ram_ext
                                    10952.0040      0.9       0.0000       0.0000        0.0000  ChipTop_l2_tlb_ram_ext_0
system/tile_prci_domain/tile_reset_domain/tile/ptw/l2_tlb_ram/l2_tlb_ram_ext/mem_0_0
                                    10952.0040      0.9       0.5040       0.0000    10951.5000  ChipTop_split_l2_tlb_ram_ext_0
system/tile_prci_domain/tile_reset_domain/tile/respArb
                                       26.8380      0.0      26.8380       0.0000        0.0000  ChipTop_RRArbiter_0
system/tile_prci_domain/tile_reset_domain/tile/respArb_io_in_0_q
                                      417.4380      0.0      69.3000     340.5780        0.0000  ChipTop_Queue_35_0
system/tile_prci_domain/tile_reset_domain/tile/respArb_io_in_0_q/clk_gate_ram_data_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_35_0
system/tile_prci_domain/tile_reset_domain/tile/respArb_io_in_0_q/clk_gate_ram_data_reg_1
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_35_3
system/tile_prci_domain/tile_reset_domain/tile/respArb_io_in_0_q/clk_gate_ram_rd_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_35_1
system/tile_prci_domain/tile_reset_domain/tile/respArb_io_in_0_q/clk_gate_ram_rd_reg_1
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_35_2
system/tile_prci_domain/tile_reset_domain/tile/tlMasterXbar
                                      226.2960      0.0     196.4340      27.9720        0.0000  ChipTop_TLXbar_7_0
system/tile_prci_domain/tile_reset_domain/tile/tlMasterXbar/clk_gate_readys_mask_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLXbar_7_2_0
system/uartClockDomainWrapper       13506.6962      1.1       0.0000       0.0000        0.0000  ChipTop_ClockSinkDomain_3_0
system/uartClockDomainWrapper/uart_0
                                    13506.6962      1.1      76.9860      98.4060        0.0000  ChipTop_TLUART_0
system/uartClockDomainWrapper/uart_0/buffer
                                       41.9580      0.0      41.9580       0.0000        0.0000  ChipTop_TLBuffer_22_0
system/uartClockDomainWrapper/uart_0/clk_gate_div_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLUART_0
system/uartClockDomainWrapper/uart_0/clk_gate_rxwm_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLUART_2
system/uartClockDomainWrapper/uart_0/clk_gate_txwm_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLUART_1
system/uartClockDomainWrapper/uart_0/intsource
                                        3.4020      0.0       0.0000       0.0000        0.0000  ChipTop_IntSyncCrossingSource_1_1
system/uartClockDomainWrapper/uart_0/intsource/reg0
                                        3.4020      0.0       0.5040       2.8980        0.0000  ChipTop_AsyncResetRegVec_w1_i0_1
system/uartClockDomainWrapper/uart_0/rxm
                                      147.4200      0.0      49.5180      92.2320        0.0000  ChipTop_UARTRx_0
system/uartClockDomainWrapper/uart_0/rxm/clk_gate_sample_count_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_UARTRx_1
system/uartClockDomainWrapper/uart_0/rxm/clk_gate_sample_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_UARTRx_0
system/uartClockDomainWrapper/uart_0/rxm/clk_gate_shifter_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_UARTRx_2
system/uartClockDomainWrapper/uart_0/rxq
                                     6505.0021      0.5    1072.7640    4944.6181        0.0000  ChipTop_QueueCompatibility_23_1
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_deq_ptr_value_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_2
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_enq_ptr_value_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_3
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_0
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_1
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_1
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_10
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_249
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_100
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_159
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_101
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_158
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_102
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_157
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_103
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_156
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_104
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_155
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_105
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_154
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_106
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_153
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_107
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_152
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_108
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_151
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_109
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_150
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_11
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_248
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_110
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_149
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_111
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_148
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_112
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_147
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_113
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_146
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_114
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_145
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_115
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_144
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_116
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_143
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_117
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_142
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_118
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_141
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_119
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_140
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_12
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_247
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_120
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_139
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_121
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_138
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_122
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_137
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_123
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_136
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_124
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_135
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_125
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_134
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_126
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_133
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_127
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_132
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_128
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_131
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_129
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_130
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_13
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_246
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_130
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_129
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_131
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_128
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_132
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_127
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_133
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_126
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_134
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_125
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_135
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_124
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_136
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_123
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_137
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_122
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_138
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_121
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_139
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_120
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_14
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_245
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_140
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_119
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_141
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_118
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_142
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_117
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_143
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_116
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_144
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_115
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_145
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_114
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_146
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_113
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_147
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_112
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_148
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_111
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_149
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_110
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_15
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_244
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_150
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_109
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_151
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_108
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_152
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_107
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_153
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_106
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_154
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_105
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_155
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_104
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_156
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_103
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_157
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_102
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_158
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_101
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_159
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_100
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_16
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_243
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_160
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_99
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_161
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_98
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_162
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_97
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_163
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_96
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_164
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_95
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_165
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_94
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_166
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_93
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_167
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_92
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_168
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_91
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_169
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_90
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_17
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_242
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_170
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_89
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_171
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_88
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_172
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_87
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_173
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_86
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_174
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_85
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_175
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_84
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_176
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_83
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_177
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_82
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_178
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_81
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_179
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_80
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_18
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_241
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_180
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_79
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_181
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_78
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_182
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_77
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_183
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_76
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_184
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_75
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_185
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_74
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_186
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_73
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_187
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_72
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_188
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_71
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_189
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_70
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_19
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_240
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_190
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_69
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_191
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_68
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_192
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_67
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_193
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_66
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_194
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_65
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_195
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_64
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_196
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_63
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_197
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_62
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_198
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_61
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_199
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_60
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_2
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_257
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_20
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_239
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_200
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_59
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_201
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_58
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_202
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_57
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_203
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_56
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_204
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_55
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_205
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_54
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_206
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_53
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_207
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_52
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_208
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_51
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_209
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_50
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_21
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_238
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_210
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_49
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_211
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_48
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_212
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_47
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_213
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_46
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_214
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_45
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_215
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_44
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_216
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_43
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_217
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_42
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_218
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_41
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_219
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_40
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_22
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_237
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_220
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_39
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_221
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_38
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_222
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_37
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_223
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_36
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_224
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_35
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_225
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_34
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_226
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_33
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_227
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_32
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_228
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_31
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_229
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_30
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_23
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_236
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_230
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_29
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_231
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_28
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_232
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_27
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_233
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_26
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_234
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_25
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_235
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_24
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_236
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_23
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_237
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_22
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_238
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_21
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_239
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_20
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_24
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_235
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_240
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_19
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_241
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_18
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_242
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_17
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_243
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_16
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_244
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_15
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_245
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_14
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_246
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_13
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_247
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_12
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_248
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_11
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_249
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_10
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_25
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_234
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_250
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_9
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_251
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_8
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_252
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_7
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_253
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_6
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_254
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_5
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_255
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_4
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_26
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_233
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_27
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_232
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_28
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_231
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_29
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_230
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_3
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_256
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_30
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_229
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_31
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_228
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_32
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_227
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_33
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_226
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_34
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_225
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_35
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_224
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_36
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_223
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_37
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_222
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_38
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_221
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_39
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_220
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_4
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_255
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_40
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_219
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_41
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_218
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_42
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_217
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_43
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_216
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_44
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_215
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_45
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_214
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_46
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_213
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_47
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_212
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_48
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_211
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_49
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_210
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_5
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_254
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_50
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_209
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_51
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_208
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_52
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_207
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_53
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_206
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_54
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_205
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_55
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_204
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_56
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_203
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_57
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_202
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_58
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_201
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_59
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_200
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_6
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_253
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_60
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_199
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_61
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_198
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_62
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_197
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_63
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_196
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_64
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_195
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_65
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_194
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_66
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_193
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_67
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_192
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_68
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_191
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_69
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_190
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_7
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_252
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_70
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_189
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_71
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_188
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_72
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_187
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_73
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_186
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_74
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_185
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_75
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_184
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_76
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_183
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_77
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_182
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_78
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_181
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_79
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_180
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_8
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_251
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_80
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_179
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_81
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_178
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_82
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_177
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_83
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_176
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_84
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_175
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_85
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_174
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_86
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_173
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_87
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_172
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_88
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_171
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_89
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_170
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_9
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_250
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_90
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_169
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_91
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_168
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_92
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_167
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_93
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_166
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_94
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_165
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_95
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_164
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_96
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_163
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_97
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_162
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_98
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_161
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_99
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_0_160
system/uartClockDomainWrapper/uart_0/txm
                                      123.2280      0.0      45.7380      71.8200        0.0000  ChipTop_UARTTx_0
system/uartClockDomainWrapper/uart_0/txm/clk_gate_counter_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_UARTTx_1
system/uartClockDomainWrapper/uart_0/txm/clk_gate_out_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_UARTTx_0
system/uartClockDomainWrapper/uart_0/txm/clk_gate_shifter_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_UARTTx_2
system/uartClockDomainWrapper/uart_0/txq
                                     6504.6241      0.5    1072.3860    4944.6181        0.0000  ChipTop_QueueCompatibility_23_0
system/uartClockDomainWrapper/uart_0/txq/clk_gate_deq_ptr_value_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_2
system/uartClockDomainWrapper/uart_0/txq/clk_gate_enq_ptr_value_reg
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_3
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_0
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_0
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_1
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_1
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_10
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_249
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_100
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_159
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_101
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_158
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_102
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_157
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_103
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_156
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_104
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_155
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_105
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_154
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_106
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_153
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_107
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_152
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_108
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_151
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_109
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_150
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_11
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_248
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_110
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_149
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_111
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_148
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_112
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_147
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_113
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_146
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_114
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_145
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_115
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_144
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_116
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_143
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_117
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_142
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_118
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_141
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_119
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_140
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_12
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_247
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_120
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_139
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_121
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_138
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_122
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_137
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_123
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_136
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_124
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_135
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_125
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_134
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_126
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_133
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_127
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_132
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_128
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_131
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_129
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_130
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_13
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_246
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_130
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_129
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_131
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_128
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_132
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_127
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_133
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_126
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_134
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_125
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_135
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_124
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_136
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_123
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_137
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_122
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_138
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_121
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_139
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_120
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_14
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_245
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_140
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_119
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_141
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_118
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_142
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_117
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_143
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_116
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_144
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_115
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_145
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_114
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_146
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_113
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_147
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_112
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_148
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_111
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_149
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_110
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_15
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_244
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_150
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_109
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_151
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_108
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_152
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_107
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_153
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_106
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_154
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_105
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_155
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_104
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_156
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_103
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_157
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_102
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_158
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_101
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_159
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_100
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_16
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_243
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_160
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_99
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_161
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_98
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_162
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_97
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_163
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_96
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_164
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_95
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_165
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_94
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_166
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_93
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_167
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_92
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_168
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_91
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_169
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_90
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_17
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_242
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_170
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_89
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_171
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_88
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_172
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_87
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_173
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_86
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_174
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_85
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_175
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_84
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_176
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_83
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_177
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_82
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_178
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_81
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_179
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_80
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_18
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_241
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_180
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_79
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_181
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_78
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_182
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_77
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_183
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_76
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_184
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_75
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_185
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_74
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_186
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_73
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_187
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_72
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_188
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_71
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_189
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_70
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_19
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_240
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_190
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_69
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_191
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_68
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_192
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_67
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_193
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_66
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_194
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_65
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_195
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_64
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_196
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_63
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_197
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_62
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_198
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_61
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_199
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_60
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_2
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_257
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_20
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_239
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_200
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_59
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_201
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_58
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_202
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_57
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_203
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_56
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_204
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_55
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_205
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_54
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_206
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_53
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_207
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_52
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_208
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_51
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_209
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_50
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_21
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_238
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_210
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_49
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_211
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_48
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_212
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_47
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_213
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_46
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_214
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_45
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_215
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_44
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_216
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_43
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_217
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_42
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_218
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_41
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_219
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_40
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_22
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_237
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_220
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_39
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_221
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_38
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_222
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_37
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_223
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_36
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_224
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_35
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_225
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_34
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_226
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_33
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_227
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_32
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_228
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_31
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_229
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_30
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_23
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_236
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_230
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_29
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_231
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_28
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_232
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_27
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_233
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_26
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_234
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_25
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_235
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_24
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_236
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_23
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_237
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_22
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_238
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_21
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_239
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_20
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_24
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_235
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_240
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_19
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_241
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_18
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_242
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_17
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_243
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_16
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_244
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_15
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_245
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_14
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_246
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_13
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_247
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_12
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_248
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_11
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_249
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_10
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_25
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_234
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_250
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_9
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_251
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_8
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_252
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_7
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_253
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_6
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_254
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_5
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_255
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_4
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_26
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_233
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_27
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_232
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_28
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_231
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_29
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_230
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_3
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_256
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_30
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_229
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_31
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_228
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_32
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_227
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_33
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_226
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_34
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_225
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_35
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_224
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_36
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_223
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_37
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_222
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_38
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_221
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_39
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_220
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_4
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_255
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_40
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_219
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_41
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_218
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_42
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_217
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_43
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_216
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_44
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_215
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_45
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_214
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_46
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_213
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_47
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_212
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_48
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_211
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_49
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_210
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_5
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_254
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_50
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_209
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_51
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_208
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_52
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_207
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_53
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_206
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_54
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_205
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_55
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_204
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_56
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_203
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_57
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_202
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_58
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_201
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_59
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_200
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_6
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_253
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_60
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_199
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_61
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_198
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_62
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_197
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_63
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_196
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_64
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_195
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_65
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_194
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_66
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_193
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_67
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_192
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_68
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_191
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_69
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_190
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_7
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_252
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_70
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_189
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_71
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_188
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_72
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_187
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_73
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_186
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_74
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_185
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_75
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_184
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_76
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_183
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_77
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_182
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_78
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_181
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_79
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_180
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_8
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_251
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_80
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_179
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_81
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_178
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_82
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_177
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_83
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_176
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_84
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_175
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_85
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_174
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_86
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_173
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_87
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_172
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_88
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_171
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_89
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_170
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_9
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_250
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_90
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_169
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_91
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_168
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_92
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_167
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_93
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_166
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_94
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_165
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_95
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_164
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_96
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_163
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_97
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_162
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_98
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_161
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_99
                                        1.8900      0.0       0.0000       1.8900        0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_23_1_160
system_debug_systemjtag_reset_catcher
                                        9.7020      0.0       0.2520       0.0000        0.0000  ChipTop_ResetCatchAndSync_d3_0
system_debug_systemjtag_reset_catcher/io_sync_reset_chain
                                        9.4500      0.0       0.0000       0.0000        0.0000  ChipTop_AsyncResetSynchronizerShiftReg_w1_d3_i0_14
system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain
                                        9.4500      0.0       0.7560       8.6940        0.0000  ChipTop_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_21
--------------------------------  ------------  -------  -----------  -----------  ------------  ---------------------------------------------------------
Total                                                    126175.5179  104402.0901  1013548.3872

1
