#+STARTUP: overview

* Tube registers

| Host Addr | Read              | R Note | Write           | W Note |
|-----------+-------------------+--------+-----------------+--------|
| fee0      | A1 F1 P V M J I Q |        | S T P V M K I Q |        |
| fee1      | FIFO 1 p2h data   |        | FIFO 1 h2p data | 6      |
| fee2      | A2 F2 1 1 1 1 1 1 |        | -               |        |
| fee3      | FIFO 2 p2h data   |        | FIFO 2 h2p data |        |
| fee4      | A3 F3 1 1 1 1 1 1 |        | -               |        |
| fee5      | FIFO 3 p2h data   | 2      | FIFO 3 h2p data | 7      |
| fee6      | A4 F4 1 1 1 1 1 1 |        | -               |        |
| fee7      | FIFO 4 p2h data   | 4      | FIFO 4 h2p data | 9      |

| Par Addr | Read              | R Note | Write          | W Note |
|----------+-------------------+--------+----------------+--------|
| fef8     | A1 F1 P V M J I Q | 1      | -              |        |
| fef9     | FIFO1 h2p data    |        | FIFO1 p2h data |        |
| fefa     | A2 F2 1 1 1 1 1 1 |        | -              |        |
| fefb     | FIFO2 h2p data    |        | FIFO2 p2h data |        |
| fefc     | A3 F3 1 1 1 1 1 1 |        | -              |        |
| fefd     | FIFO3 h2p data    |  3     | FIFO3 p2h data |        |
| fefe     | A4 F4 1 1 1 1 1 1 |        | -              |        |
| feff     | FIFO4 h2p data    |  5     | FIFO4 p2h data |  10    |

HIRQ: Q=1, R4 p2h data available

PIRQ: I=1, R1 h2p data available
      J=1, R4 h2p data available

These two cases must be tracked independently, as the two status can
be reset independently.

PNMI: M=1, V=0, 1+ byte in R3 h2p
      M=1, V=1, 2 bytes in R3 h2p
      M=1, 0 bytes in R3 p2h

** TODO 1. Will clear PIRQ if register 1 was the source
** TODO 2. May activate PNMI depending on M and V flags
** TODO 3. May clear PNMI (see description of interrupt operation)
** TODO 4. Will clear HIRQ if it was active
** TODO 5. Will clear PIRQ if register 4 was the source
** TODO 6. Will activate PIRQ if I = 1
** TODO 7. May activate PNMI depending on M and V flags
** TODO 8. May clear PNMI
** TODO 9. Will activate PIRQ is J = 1
** TODO 10. Will activate HIRQ if Q = 1
* ADC registers

| nCS | nRD | nWR | (Access) | A1 | A0 | (Addr) | Mode         | Internal Function | Data I/O terminals     |
|-----+-----+-----+----------+----+----+--------+--------------+-------------------+------------------------|
|   1 |   - |   - | -        |  - |  - |        | Not selected |                   | High impedance         |
|   0 |   1 |   1 | -        |  - |  - |        | Not selected |                   | High impedance         |
|-----+-----+-----+----------+----+----+--------+--------------+-------------------+------------------------|
|   0 |   1 |   0 | write    |  0 |  0 |      0 | Write mode   | A/D start         | Input status           |
|     |     |     |          |    |    |        |              |                   | D1;D0 = MPX address    |
|     |     |     |          |    |    |        |              |                   | D2 = flag              |
|     |     |     |          |    |    |        |              |                   | D3 = 10-bit I/O if set |
|-----+-----+-----+----------+----+----+--------+--------------+-------------------+------------------------|
|   0 |   1 |   0 | write    |  0 |  1 |      1 | Not selected |                   | High impedance         |
|   0 |   1 |   0 | write    |  1 |  0 |      2 | Not selected |                   | High impedance         |
|-----+-----+-----+----------+----+----+--------+--------------+-------------------+------------------------|
|   0 |   1 |   0 | write    |  1 |  1 |      3 | Test mode    | Test status       |                        |
|-----+-----+-----+----------+----+----+--------+--------------+-------------------+------------------------|
|   0 |   0 |   1 | read     |  0 |  0 |      0 | Read mode    | Internal status   | D1;D0 = MPX            |
|     |     |     |          |    |    |        |              |                   | D2 = flag              |
|     |     |     |          |    |    |        |              |                   | D3 = 8/10              |
|     |     |     |          |    |    |        |              |                   | D5;D4 = MSBs           |
|     |     |     |          |    |    |        |              |                   | D6 = BUSY              |
|     |     |     |          |    |    |        |              |                   | D7 = ~EOC              |
|-----+-----+-----+----------+----+----+--------+--------------+-------------------+------------------------|
|   0 |   0 |   1 | read     |  0 |  1 |      1 | Read mode    | High data byte    |                        |
|-----+-----+-----+----------+----+----+--------+--------------+-------------------+------------------------|
|   0 |   0 |   1 | read     |  1 |  0 |      2 | Read mode    | Low data byte     |                        |
|   0 |   0 |   1 | read     |  1 |  1 |      3 | Read mode    | Low data byte     |                        |
|-----+-----+-----+----------+----+----+--------+--------------+-------------------+------------------------|

* BeebThreadTimelineState

#+begin_src c++
  struct BeebThreadTimelineState {
      BeebThreadTimelineMode mode;  // y = ts.timeline_mode
      CycleCount begin_cycles;      // y } cycle range for event list...
      CycleCount end_cycles;        // y } ...see BeebThread::ThreadMain
      CycleCount current_cycles;    // = ts.num_executed_cycles
      size_t num_events;            // y needs tracking...
      size_t num_beeb_state_events; // y = ts.timeline_event_lists.size()
      bool can_record;              // y mode-dependent; see BeebThread::ThreadMain
      uint32_t clone_impediments;   // y see BeebThread::ThreadMain
  };
#+end_src

