============================================================
  Generated by:           Encounter(R) RTL Compiler v14.10-s022_1
  Generated on:           Jul 25 2021  12:47:01 pm
  Module:                 dsc_serial_mul_synth
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                                  Leakage    Dynamic     Total   
         Instance          Cells Power(nW)  Power(nW)  Power(nW) 
-----------------------------------------------------------------
dsc_serial_mul_synth         495 15558.950 897506.997 913065.948 
  TOP                        495 15558.950 866307.034 881865.984 
    stoch2bin                179  7040.662 343163.471 350204.133 
      inc_add_23_27_1         35  1662.356  20679.682  22342.037 
    genblk1[4].genblk1.sng    63  1706.152  93755.982  95462.134 
      ctr                     38  1501.257  79927.238  81428.494 
    genblk1[0].genblk1.sng    62  1686.398 105607.774 107294.172 
      ctr                     37  1481.503  91708.294  93189.797 
    genblk1[1].genblk1.sng    62  1686.398 103634.122 105320.520 
      ctr                     37  1481.503  90411.546  91893.049 
    genblk1[2].genblk1.sng    62  1686.398 104729.225 106415.624 
      ctr                     37  1481.503  91170.465  92651.968 
    genblk1[3].genblk1.sng    62  1686.398 103757.409 105443.807 
      ctr                     37  1481.503  90864.854  92346.357 

