-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             yl7897@newnano.poly.edu                             
-- Generated date:           Sat Sep 11 12:28:13 EDT 2021                        

Solution Settings: inPlaceNTT_DIF_precomp.v7
  Current state: extract
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/src/main.cpp
    $PROJECT_HOME/src/ntt.cpp
      $PROJECT_HOME/include/ntt.h
        $MGC_HOME/shared/include/ac_sync.h
          $MGC_HOME/shared/include/ac_channel.h
        $PROJECT_HOME/include/config.h
          $MGC_HOME/shared/include/ac_int.h
    $PROJECT_HOME/src/utils.cpp
  
  Processes/Blocks in Design
    Process                      Real Operation(s) count Latency Throughput Reset Length II Comments 
    ---------------------------- ----------------------- ------- ---------- ------------ -- --------
    /inPlaceNTT_DIF_precomp/core                      37  133267     133273            0  0        ? 
    Design Total:                                     37  133267     133273            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                                    Area Score Area(DSP) Area(LUTs) Area(MUX_CARRYs) Delay Post Alloc Post Assign 
    ------------------------------------------------- ---------- --------- ---------- ---------------- ----- ---------- -----------
    [Lib: Xilinx_RAMS]                                                                                                              
    BLOCK_1R1W_RBW_rport(16,10,32,1024,1024,32,1)          0.000     0.000      0.000            0.000 1.510          1           0 
    BLOCK_1R1W_RBW_rport(17,10,32,1024,1024,32,1)          0.000     0.000      0.000            0.000 1.510          1           0 
    BLOCK_1R1W_RBW_rwport(13,10,32,1024,1024,32,1)         0.000     0.000      0.000            0.000 0.100          1           0 
    BLOCK_1R1W_RBW_rwport(16,10,32,1024,1024,32,1)         0.000     0.000      0.000            0.000 0.100          1           0 
    BLOCK_1R1W_RBW_rwport(17,10,32,1024,1024,32,1)         0.000     0.000      0.000            0.000 0.100          1           0 
    BLOCK_1R1W_RBW_rwport_en(13,10,32,1024,1024,32,1)      0.000     0.000      0.000            0.000 0.100          1           0 
    BLOCK_1R1W_RBW_rwport_en(16,10,32,1024,1024,32,1)      0.000     0.000      0.000            0.000 0.100          1           0 
    BLOCK_1R1W_RBW_rwport_en(17,10,32,1024,1024,32,1)      0.000     0.000      0.000            0.000 0.100          1           0 
    [Lib: ccs_ioport]                                                                                                               
    ccs_in(14,32)                                          0.000     0.000      0.000            0.000 0.000          1           1 
    ccs_in(15,32)                                          0.000     0.000      0.000            0.000 0.000          1           0 
    ccs_sync_in_wait(12)                                   0.000     0.000      0.000            0.000 0.000          1           1 
    ccs_sync_out_wait(18)                                  0.000     0.000      0.000            0.000 0.000          1           1 
    [Lib: cluster]                                                                                                                  
    modulo_add_cc63cafac97d74f1eed42d0ce4f58b4f60d2()     96.000     0.000      0.000            0.000 0.102          1           1 
    modulo_sub_20a309095b5a6fe8364d291159fdb443635b()     64.000     0.000      0.000            0.000 0.102          1           1 
    mult_59151e092748153366e044431725dce770ca()         6883.000     0.000      0.000            0.000 0.102          1           1 
    [Lib: mgc_Xilinx-VIRTEX-uplus-3_beh]                                                                                            
    mgc_add(10,0,10,0,10)                                 10.000     0.000     10.000            9.000 0.558          1           1 
    mgc_add(10,0,2,1,11)                                  10.000     0.000     10.000            9.000 0.558          1           1 
    mgc_add(11,0,10,0,11)                                 11.000     0.000     11.000           10.000 0.562          1           0 
    mgc_add(11,0,11,0,11)                                 11.000     0.000     11.000           10.000 0.562          1           1 
    mgc_add(32,0,32,0,32)                                 32.000     0.000     32.000           31.000 0.646          2           2 
    mgc_add(4,0,1,1,4)                                     4.000     0.000      4.000            3.000 0.250          1           0 
    mgc_add(4,0,4,0,4)                                     4.000     0.000      4.000            3.000 0.250          1           1 
    mgc_add(5,0,2,1,5)                                     5.000     0.000      5.000            4.000 0.538          1           1 
    mgc_add3(10,0,10,0,10,0,10)                           10.000     0.000     10.000            9.000 0.835          1           1 
    mgc_and(1,2)                                           1.000     0.000      1.000            0.000 0.266          0          31 
    mgc_and(10,2)                                         10.000     0.000     10.000            0.000 0.266          0           2 
    mgc_mul(10,0,10,0,10)                                667.000     1.000      0.000            0.000 2.070          1           1 
    mgc_mux(1,1,2)                                         1.000     0.000      1.000            0.000 0.266          0           1 
    mgc_mux(10,1,2)                                       10.000     0.000     10.000            0.000 0.266          0           4 
    mgc_mux(11,1,2)                                       11.000     0.000     11.000            0.000 0.266          0           2 
    mgc_mux(32,1,2)                                       32.000     0.000     32.000            0.000 0.266          0           4 
    mgc_mux(4,1,2)                                         4.000     0.000      4.000            0.000 0.266          0           2 
    mgc_nand(1,2)                                          1.000     0.000      1.000            0.000 0.266          0           1 
    mgc_nor(1,2)                                           1.000     0.000      1.000            0.000 0.266          0          11 
    mgc_not(1)                                             0.000     0.000      0.000            0.000 0.000          0          27 
    mgc_not(10)                                            0.000     0.000      0.000            0.000 0.000          0           1 
    mgc_not(32)                                            0.000     0.000      0.000            0.000 0.000          0           1 
    mgc_not(4)                                             0.000     0.000      0.000            0.000 0.000          0           2 
    mgc_or(1,2)                                            1.000     0.000      1.000            0.000 0.266          0           8 
    mgc_or(1,3)                                            1.000     0.000      1.000            0.000 0.266          0           2 
    mgc_or(1,5)                                            1.000     0.000      1.000            0.000 0.266          0           2 
    mgc_or(1,7)                                            2.000     0.000      2.000            0.000 0.532          0           1 
    mgc_reg_pos(1,0,0,0,0,1,1)                             0.000     0.000      0.000            0.000 0.103          0           1 
    mgc_reg_pos(1,0,0,1,1,0,0)                             0.000     0.000      0.000            0.000 0.103          0           6 
    mgc_reg_pos(1,0,0,1,1,1,1)                             0.000     0.000      0.000            0.000 0.103          0           8 
    mgc_reg_pos(10,0,0,0,0,1,1)                            0.000     0.000      0.000            0.000 0.103          0           3 
    mgc_reg_pos(11,0,0,0,0,1,1)                            0.000     0.000      0.000            0.000 0.103          0           1 
    mgc_reg_pos(11,0,0,1,1,1,1)                            0.000     0.000      0.000            0.000 0.103          0           1 
    mgc_reg_pos(32,0,0,0,0,1,1)                            0.000     0.000      0.000            0.000 0.103          0           7 
    mgc_reg_pos(4,0,0,0,0,1,1)                             0.000     0.000      0.000            0.000 0.103          0           1 
    mgc_shift_l(1,0,4,10)                                  8.738     0.000      8.738            0.000 0.266          1           0 
    mgc_shift_l(1,0,4,11)                                  9.595     0.000      9.595            0.000 0.266          1           1 
    [Lib: mgc_ioport]                                                                                                               
    mgc_io_sync(0)                                         0.000     0.000      0.000            0.000 0.000          5           5 
                                                                                                                                    
    TOTAL AREA (After Assignment):                      8109.595     1.000    400.000          106.000                              
    
  Area Scores
                      Post-Scheduling   Post-DP & FSM Post-Assignment 
    ----------------- --------------- --------------- ---------------
    Total Area Score:   7857.3          8260.6          8114.6        
    Total Reg:             0.0             0.0             0.0        
                                                                      
    DataPath:           7857.3 (100%)   8255.6 (100%)   8109.6 (100%) 
      MUX:                 0.0           383.3   (5%)    199.0   (2%) 
      FUNC:             7857.3 (100%)   7793.3  (94%)   7833.6  (97%) 
      LOGIC:               0.0            79.0   (1%)     77.0   (1%) 
      BUFFER:              0.0             0.0             0.0        
      MEM:                 0.0             0.0             0.0        
      ROM:                 0.0             0.0             0.0        
      REG:                 0.0             0.0             0.0        
                                                                      
    
    FSM:                   0.0             5.0   (0%)      5.0   (0%) 
      FSM-REG:             0.0             0.0             0.0        
      FSM-COMB:            0.0             5.0 (100%)      5.0 (100%) 
                                                                      
    
  Register-to-Variable Mappings
    Register                          Size(bits) Gated Register CG Opt Done Variables                                             
    --------------------------------- ---------- -------------- ----------- -----------------------------------------------------
    COMP_LOOP:twiddle_f.sva                   32         Y           Y      COMP_LOOP:twiddle_f.sva                               
    COMP_LOOP:twiddle_help.sva                32         Y           Y      COMP_LOOP:twiddle_help.sva                            
    factor2.sva                               32         Y                  factor2.sva                                           
    p.sva                                     32         Y           Y      p.sva                                                 
    twiddle:rsci.q_d.bfwt                     32         Y           Y      twiddle:rsci.q_d.bfwt                                 
    twiddle_h:rsci.q_d.bfwt                   32         Y           Y      twiddle_h:rsci.q_d.bfwt                               
    vec:rsci.q_d.bfwt                         32         Y           Y      vec:rsci.q_d.bfwt                                     
    STAGE_LOOP:lshift.psp.sva                 11         Y           Y      STAGE_LOOP:lshift.psp.sva                             
    VEC_LOOP:j(10:0).sva#1                    11         Y           Y      VEC_LOOP:j(10:0).sva#1                                
    COMP_LOOP:k(10:0).sva(9:0)                10         Y           Y      COMP_LOOP:k(10:0).sva(9:0)                            
    VEC_LOOP:acc#1.cse.sva                    10         Y           Y      VEC_LOOP:acc#1.cse.sva                                
                                                                            VEC_LOOP:j(10:0).sva(9:0)                             
    VEC_LOOP:acc#10.cse.sva                   10         Y           Y      VEC_LOOP:acc#10.cse.sva                               
    STAGE_LOOP:i(3:0).sva                      4         Y           Y      STAGE_LOOP:i(3:0).sva                                 
    complete:rsci.bcwt                         1                            complete:rsci.bcwt                                    
    core.wten.reg                              1                            core.wten.reg                                         
    reg(complete:rsci.oswt).cse                1         Y                  reg(complete:rsci.oswt).cse                           
    reg(ensig.cgo#1).cse                       1         Y                  reg(ensig.cgo#1).cse                                  
    reg(ensig.cgo).cse                         1         Y                  reg(ensig.cgo).cse                                    
    reg(run:rsci.oswt).cse                     1         Y                  reg(run:rsci.oswt).cse                                
    reg(twiddle:rsci.oswt).cse                 1         Y                  reg(twiddle:rsci.oswt).cse                            
    reg(vec:rsc.triosy:obj.iswt0).cse          1         Y                  reg(vec:rsc.triosy:obj.iswt0).cse                     
    reg(vec:rsci.oswt#1).cse                   1         Y                  reg(vec:rsci.oswt#1).cse                              
    run:rsci.bcwt                              1                            run:rsci.bcwt                                         
    run:rsci.ivld.bfwt                         1         Y           Y      run:rsci.ivld.bfwt                                    
    run_ac_sync_tmp_dobj.sva                   1         Y           Y      run_ac_sync_tmp_dobj.sva                              
    twiddle:rsci.bcwt                          1                            twiddle:rsci.bcwt                                     
    twiddle_h:rsci.bcwt                        1                            twiddle_h:rsci.bcwt                                   
    vec:rsci.bcwt#1                            1                            vec:rsci.bcwt#1                                       
                                                                                                                                  
    Total:                                   295            289         250 (Total Gating Ratio: 0.98, CG Opt Gating Ratio: 0.85) 
    
  Timing Report
    Critical Path
      Max Delay:  4.12501
      Slack:      0.8749900000000004
      
      Path                                                                                                                          Startpoint                                                            Endpoint                                     Delay  Slack  
      ----------------------------------------------------------------------------------------------------------------------------- --------------------------------------------------------------------- -------------------------------------------- ------ ------
      1                                                                                                                             inPlaceNTT_DIF_precomp:core/reg(STAGE_LOOP:i(3:0))                    inPlaceNTT_DIF_precomp/twiddle:rsc.radr      4.1250 0.8750 
                                                                                                                                                                                                                                                                     
        Instance                                                                                                                    Component                                                                                                          Delta  Delay  
        --------                                                                                                                    ---------                                                                                                          -----  -----  
        inPlaceNTT_DIF_precomp:core/reg(STAGE_LOOP:i(3:0))                                                                          mgc_reg_pos_4_0_0_0_0_1_1                                                                                          0.1026 0.1026 
        inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva                                                                                                                                                                                              0.0000 0.1026 
        inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:not#1                                                                              mgc_not_4                                                                                                          0.0000 0.1026 
        inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:not#1.itm                                                                                                                                                                                             0.0000 0.1026 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:acc                                                                         mgc_addc_4_0_4_0_4                                                                                                 0.2500 0.3526 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:acc.itm                                                                                                                                                                                        0.0000 0.3526 
        inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#3                                                                                mgc_mux_4_1_2                                                                                                      0.2660 0.6186 
        inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#3.itm                                                                                                                                                                                               0.0000 0.6186 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:lshift:rg                                                                   mgc_shift_l_v5_1_0_4_11                                                                                            0.2660 0.8846 
        inPlaceNTT_DIF_precomp:core/z.out                                                                                                                                                                                                              0.0000 0.8846 
        inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(z.out)(9-0)                                                                                                                                                                                         0.0000 0.8846 
        inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(z.out)(9-0).itm                                                                                                                                                                                     0.0000 0.8846 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mul                                                                         mgc_mul_10_0_10_0_10                                                                                               2.0704 2.9550 
        inPlaceNTT_DIF_precomp:core/twiddle:rsci.radr_d.pff                                                                                                                                                                                            0.0000 2.9550 
        inPlaceNTT_DIF_precomp/twiddle:rsci.radr_d.iff                                                                                                                                                                                                 0.0000 2.9550 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rport(16,10,32,1024,1024,32,1)gen/radr_d                                                                                                                                                     0.0000 2.9550 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rport(16,10,32,1024,1024,32,1)gen/COMP_LOOP:twiddle_f:slc(radr_d)(9-0)                                                                                                                       0.0000 2.9550 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rport(16,10,32,1024,1024,32,1)gen/COMP_LOOP:twiddle_f:asn(radr)                                                                                                                              0.0000 2.9550 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rport(16,10,32,1024,1024,32,1)gen/radr                                                                                                                                                       0.0000 2.9550 
        inPlaceNTT_DIF_precomp/twiddle:rsc.radr                                                                                                                                                                                                        1.1700 4.1250 
                                                                                                                                                                                                                                                                     
      2                                                                                                                             inPlaceNTT_DIF_precomp:core/reg(STAGE_LOOP:i(3:0))                    inPlaceNTT_DIF_precomp/twiddle_h:rsc.radr    4.1250 0.8750 
                                                                                                                                                                                                                                                                     
        Instance                                                                                                                    Component                                                                                                          Delta  Delay  
        --------                                                                                                                    ---------                                                                                                          -----  -----  
        inPlaceNTT_DIF_precomp:core/reg(STAGE_LOOP:i(3:0))                                                                          mgc_reg_pos_4_0_0_0_0_1_1                                                                                          0.1026 0.1026 
        inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva                                                                                                                                                                                              0.0000 0.1026 
        inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:not#1                                                                              mgc_not_4                                                                                                          0.0000 0.1026 
        inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:not#1.itm                                                                                                                                                                                             0.0000 0.1026 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:acc                                                                         mgc_addc_4_0_4_0_4                                                                                                 0.2500 0.3526 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:acc.itm                                                                                                                                                                                        0.0000 0.3526 
        inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#3                                                                                mgc_mux_4_1_2                                                                                                      0.2660 0.6186 
        inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#3.itm                                                                                                                                                                                               0.0000 0.6186 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:lshift:rg                                                                   mgc_shift_l_v5_1_0_4_11                                                                                            0.2660 0.8846 
        inPlaceNTT_DIF_precomp:core/z.out                                                                                                                                                                                                              0.0000 0.8846 
        inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(z.out)(9-0)                                                                                                                                                                                         0.0000 0.8846 
        inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(z.out)(9-0).itm                                                                                                                                                                                     0.0000 0.8846 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mul                                                                         mgc_mul_10_0_10_0_10                                                                                               2.0704 2.9550 
        inPlaceNTT_DIF_precomp:core/twiddle:rsci.radr_d.pff                                                                                                                                                                                            0.0000 2.9550 
        inPlaceNTT_DIF_precomp/twiddle:rsci.radr_d.iff                                                                                                                                                                                                 0.0000 2.9550 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rport(17,10,32,1024,1024,32,1)gen/radr_d                                                                                                                                                     0.0000 2.9550 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rport(17,10,32,1024,1024,32,1)gen/COMP_LOOP:twiddle_help:slc(radr_d)(9-0)                                                                                                                    0.0000 2.9550 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rport(17,10,32,1024,1024,32,1)gen/COMP_LOOP:twiddle_help:asn(radr)                                                                                                                           0.0000 2.9550 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rport(17,10,32,1024,1024,32,1)gen/radr                                                                                                                                                       0.0000 2.9550 
        inPlaceNTT_DIF_precomp/twiddle_h:rsc.radr                                                                                                                                                                                                      1.1700 4.1250 
                                                                                                                                                                                                                                                                     
      3                                                                                                                             inPlaceNTT_DIF_precomp:core/reg(STAGE_LOOP:i(3:0))                    inPlaceNTT_DIF_precomp/twiddle_h:rsc.radr    3.8750 1.1250 
                                                                                                                                                                                                                                                                     
        Instance                                                                                                                    Component                                                                                                          Delta  Delay  
        --------                                                                                                                    ---------                                                                                                          -----  -----  
        inPlaceNTT_DIF_precomp:core/reg(STAGE_LOOP:i(3:0))                                                                          mgc_reg_pos_4_0_0_0_0_1_1                                                                                          0.1026 0.1026 
        inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva                                                                                                                                                                                              0.0000 0.1026 
        inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#3                                                                                mgc_mux_4_1_2                                                                                                      0.2660 0.3686 
        inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#3.itm                                                                                                                                                                                               0.0000 0.3686 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:lshift:rg                                                                   mgc_shift_l_v5_1_0_4_11                                                                                            0.2660 0.6346 
        inPlaceNTT_DIF_precomp:core/z.out                                                                                                                                                                                                              0.0000 0.6346 
        inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(z.out)(9-0)                                                                                                                                                                                         0.0000 0.6346 
        inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(z.out)(9-0).itm                                                                                                                                                                                     0.0000 0.6346 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mul                                                                         mgc_mul_10_0_10_0_10                                                                                               2.0704 2.7050 
        inPlaceNTT_DIF_precomp:core/twiddle:rsci.radr_d.pff                                                                                                                                                                                            0.0000 2.7050 
        inPlaceNTT_DIF_precomp/twiddle:rsci.radr_d.iff                                                                                                                                                                                                 0.0000 2.7050 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rport(17,10,32,1024,1024,32,1)gen/radr_d                                                                                                                                                     0.0000 2.7050 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rport(17,10,32,1024,1024,32,1)gen/COMP_LOOP:twiddle_help:slc(radr_d)(9-0)                                                                                                                    0.0000 2.7050 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rport(17,10,32,1024,1024,32,1)gen/COMP_LOOP:twiddle_help:asn(radr)                                                                                                                           0.0000 2.7050 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rport(17,10,32,1024,1024,32,1)gen/radr                                                                                                                                                       0.0000 2.7050 
        inPlaceNTT_DIF_precomp/twiddle_h:rsc.radr                                                                                                                                                                                                      1.1700 3.8750 
                                                                                                                                                                                                                                                                     
      4                                                                                                                             inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst inPlaceNTT_DIF_precomp/twiddle_h:rsc.radr    3.7724 1.2276 
                                                                                                                                                                                                                                                                     
        Instance                                                                                                                    Component                                                                                                          Delta  Delay  
        --------                                                                                                                    ---------                                                                                                          -----  -----  
        inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst                                                       inPlaceNTT_DIF_precomp:core_core:fsm                                                                               0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/fsm_output                                                                                                                                                                                                         0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#4                                                                                                                                                                                               0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#4.itm                                                                                                                                                                                           0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#3                                                                                mgc_mux_4_1_2                                                                                                      0.2660 0.2660 
        inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#3.itm                                                                                                                                                                                               0.0000 0.2660 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:lshift:rg                                                                   mgc_shift_l_v5_1_0_4_11                                                                                            0.2660 0.5321 
        inPlaceNTT_DIF_precomp:core/z.out                                                                                                                                                                                                              0.0000 0.5321 
        inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(z.out)(9-0)                                                                                                                                                                                         0.0000 0.5321 
        inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(z.out)(9-0).itm                                                                                                                                                                                     0.0000 0.5321 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mul                                                                         mgc_mul_10_0_10_0_10                                                                                               2.0704 2.6024 
        inPlaceNTT_DIF_precomp:core/twiddle:rsci.radr_d.pff                                                                                                                                                                                            0.0000 2.6024 
        inPlaceNTT_DIF_precomp/twiddle:rsci.radr_d.iff                                                                                                                                                                                                 0.0000 2.6024 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rport(17,10,32,1024,1024,32,1)gen/radr_d                                                                                                                                                     0.0000 2.6024 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rport(17,10,32,1024,1024,32,1)gen/COMP_LOOP:twiddle_help:slc(radr_d)(9-0)                                                                                                                    0.0000 2.6024 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rport(17,10,32,1024,1024,32,1)gen/COMP_LOOP:twiddle_help:asn(radr)                                                                                                                           0.0000 2.6024 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rport(17,10,32,1024,1024,32,1)gen/radr                                                                                                                                                       0.0000 2.6024 
        inPlaceNTT_DIF_precomp/twiddle_h:rsc.radr                                                                                                                                                                                                      1.1700 3.7724 
                                                                                                                                                                                                                                                                     
      5                                                                                                                             inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:k(10:0).sva(9:0))           inPlaceNTT_DIF_precomp/twiddle_h:rsc.radr    3.3430 1.6570 
                                                                                                                                                                                                                                                                     
        Instance                                                                                                                    Component                                                                                                          Delta  Delay  
        --------                                                                                                                    ---------                                                                                                          -----  -----  
        inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:k(10:0).sva(9:0))                                                                 mgc_reg_pos_10_0_0_0_0_1_1                                                                                         0.1026 0.1026 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)                                                                                                                                                                                         0.0000 0.1026 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mul                                                                         mgc_mul_10_0_10_0_10                                                                                               2.0704 2.1730 
        inPlaceNTT_DIF_precomp:core/twiddle:rsci.radr_d.pff                                                                                                                                                                                            0.0000 2.1730 
        inPlaceNTT_DIF_precomp/twiddle:rsci.radr_d.iff                                                                                                                                                                                                 0.0000 2.1730 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rport(17,10,32,1024,1024,32,1)gen/radr_d                                                                                                                                                     0.0000 2.1730 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rport(17,10,32,1024,1024,32,1)gen/COMP_LOOP:twiddle_help:slc(radr_d)(9-0)                                                                                                                    0.0000 2.1730 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rport(17,10,32,1024,1024,32,1)gen/COMP_LOOP:twiddle_help:asn(radr)                                                                                                                           0.0000 2.1730 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rport(17,10,32,1024,1024,32,1)gen/radr                                                                                                                                                       0.0000 2.1730 
        inPlaceNTT_DIF_precomp/twiddle_h:rsc.radr                                                                                                                                                                                                      1.1700 3.3430 
                                                                                                                                                                                                                                                                     
      6                                                                                                                             inPlaceNTT_DIF_precomp/vec:rsc.q                                      inPlaceNTT_DIF_precomp:core/modulo_add():cmp 3.3340 1.6660 
                                                                                                                                                                                                                                                                     
        Instance                                                                                                                    Component                                                                                                          Delta  Delay  
        --------                                                                                                                    ---------                                                                                                          -----  -----  
        inPlaceNTT_DIF_precomp/vec:rsc.q                                                                                                                                                                                                               1.5100 1.5100 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(13,10,32,1024,1024,32,1)gen/q                                                                                                                                                         0.0000 1.5100 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(13,10,32,1024,1024,32,1)gen/VEC_LOOP:wrs(q_d)(31-0)                                                                                                                                   0.0000 1.5100 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(13,10,32,1024,1024,32,1)gen/q_d                                                                                                                                                       0.0000 1.5100 
        inPlaceNTT_DIF_precomp/vec:rsci.q_d                                                                                                                                                                                                            0.0000 1.5100 
        inPlaceNTT_DIF_precomp:core/vec:rsci.q_d                                                                                                                                                                                                       0.0000 1.5100 
        inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d                                                                                                                                                                                            0.0000 1.5100 
        inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d                                                                                                                                                                          0.0000 1.5100 
        inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#1                                                     mgc_mux_32_1_2                                                                                                     0.2660 1.7760 
        inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.mxwt                                                                                                                                                                     0.0000 1.7760 
        inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d.mxwt                                                                                                                                                                                       0.0000 1.7760 
        inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt                                                                                                                                                                                                  0.0000 1.7760 
        inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5                                                                                  mgc_addc_32_0_32_0_32                                                                                              0.6460 2.4220 
        inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm                                                                                                                                                                                                 0.0000 2.4220 
        inPlaceNTT_DIF_precomp:core/modulo_add():cmp                                                                                modulo_add                                                                                                         0.0000 3.3340 
                                                                                                                                                                                                                                                                     
      7                                                                                                                             inPlaceNTT_DIF_precomp/vec:rsc.q                                      inPlaceNTT_DIF_precomp:core/modulo_sub():cmp 3.3340 1.6660 
                                                                                                                                                                                                                                                                     
        Instance                                                                                                                    Component                                                                                                          Delta  Delay  
        --------                                                                                                                    ---------                                                                                                          -----  -----  
        inPlaceNTT_DIF_precomp/vec:rsc.q                                                                                                                                                                                                               1.5100 1.5100 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(13,10,32,1024,1024,32,1)gen/q                                                                                                                                                         0.0000 1.5100 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(13,10,32,1024,1024,32,1)gen/VEC_LOOP:wrs(q_d)(31-0)                                                                                                                                   0.0000 1.5100 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(13,10,32,1024,1024,32,1)gen/q_d                                                                                                                                                       0.0000 1.5100 
        inPlaceNTT_DIF_precomp/vec:rsci.q_d                                                                                                                                                                                                            0.0000 1.5100 
        inPlaceNTT_DIF_precomp:core/vec:rsci.q_d                                                                                                                                                                                                       0.0000 1.5100 
        inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d                                                                                                                                                                                            0.0000 1.5100 
        inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d                                                                                                                                                                          0.0000 1.5100 
        inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#1                                                     mgc_mux_32_1_2                                                                                                     0.2660 1.7760 
        inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.mxwt                                                                                                                                                                     0.0000 1.7760 
        inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d.mxwt                                                                                                                                                                                       0.0000 1.7760 
        inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt                                                                                                                                                                                                  0.0000 1.7760 
        inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8                                                                                  mgc_addc_32_0_32_0_32                                                                                              0.6460 2.4220 
        inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm                                                                                                                                                                                                 0.0000 2.4220 
        inPlaceNTT_DIF_precomp:core/modulo_sub():cmp                                                                                modulo_sub                                                                                                         0.0000 3.3340 
                                                                                                                                                                                                                                                                     
      8                                                                                                                             inPlaceNTT_DIF_precomp/vec:rsc.q                                      inPlaceNTT_DIF_precomp:core/modulo_sub():cmp 2.4220 2.5780 
                                                                                                                                                                                                                                                                     
        Instance                                                                                                                    Component                                                                                                          Delta  Delay  
        --------                                                                                                                    ---------                                                                                                          -----  -----  
        inPlaceNTT_DIF_precomp/vec:rsc.q                                                                                                                                                                                                               1.5100 1.5100 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(13,10,32,1024,1024,32,1)gen/q                                                                                                                                                         0.0000 1.5100 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(13,10,32,1024,1024,32,1)gen/VEC_LOOP:wrs(q_d)(31-0)                                                                                                                                   0.0000 1.5100 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(13,10,32,1024,1024,32,1)gen/q_d                                                                                                                                                       0.0000 1.5100 
        inPlaceNTT_DIF_precomp/vec:rsci.q_d                                                                                                                                                                                                            0.0000 1.5100 
        inPlaceNTT_DIF_precomp:core/vec:rsci.q_d                                                                                                                                                                                                       0.0000 1.5100 
        inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d                                                                                                                                                                                            0.0000 1.5100 
        inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d                                                                                                                                                                          0.0000 1.5100 
        inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#1                                                     mgc_mux_32_1_2                                                                                                     0.2660 1.7760 
        inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.mxwt                                                                                                                                                                     0.0000 1.7760 
        inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d.mxwt                                                                                                                                                                                       0.0000 1.7760 
        inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt                                                                                                                                                                                                  0.0000 1.7760 
        inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8                                                                                  mgc_addc_32_0_32_0_32                                                                                              0.6460 2.4220 
        inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm                                                                                                                                                                                                 0.0000 2.4220 
        inPlaceNTT_DIF_precomp:core/modulo_sub():cmp                                                                                modulo_sub                                                                                                         0.0000 3.3340 
                                                                                                                                                                                                                                                                     
      9                                                                                                                             inPlaceNTT_DIF_precomp/vec:rsc.q                                      inPlaceNTT_DIF_precomp:core/modulo_add():cmp 2.4220 2.5780 
                                                                                                                                                                                                                                                                     
        Instance                                                                                                                    Component                                                                                                          Delta  Delay  
        --------                                                                                                                    ---------                                                                                                          -----  -----  
        inPlaceNTT_DIF_precomp/vec:rsc.q                                                                                                                                                                                                               1.5100 1.5100 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(13,10,32,1024,1024,32,1)gen/q                                                                                                                                                         0.0000 1.5100 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(13,10,32,1024,1024,32,1)gen/VEC_LOOP:wrs(q_d)(31-0)                                                                                                                                   0.0000 1.5100 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(13,10,32,1024,1024,32,1)gen/q_d                                                                                                                                                       0.0000 1.5100 
        inPlaceNTT_DIF_precomp/vec:rsci.q_d                                                                                                                                                                                                            0.0000 1.5100 
        inPlaceNTT_DIF_precomp:core/vec:rsci.q_d                                                                                                                                                                                                       0.0000 1.5100 
        inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d                                                                                                                                                                                            0.0000 1.5100 
        inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d                                                                                                                                                                          0.0000 1.5100 
        inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#1                                                     mgc_mux_32_1_2                                                                                                     0.2660 1.7760 
        inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.mxwt                                                                                                                                                                     0.0000 1.7760 
        inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d.mxwt                                                                                                                                                                                       0.0000 1.7760 
        inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt                                                                                                                                                                                                  0.0000 1.7760 
        inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5                                                                                  mgc_addc_32_0_32_0_32                                                                                              0.6460 2.4220 
        inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm                                                                                                                                                                                                 0.0000 2.4220 
        inPlaceNTT_DIF_precomp:core/modulo_add():cmp                                                                                modulo_add                                                                                                         0.0000 3.3340 
                                                                                                                                                                                                                                                                     
      10                                                                                                                            inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:acc#1)                       inPlaceNTT_DIF_precomp/vec:rsc.radr          2.3736 2.6264 
                                                                                                                                                                                                                                                                     
        Instance                                                                                                                    Component                                                                                                          Delta  Delay  
        --------                                                                                                                    ---------                                                                                                          -----  -----  
        inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:acc#1)                                                                             mgc_reg_pos_10_0_0_0_0_1_1                                                                                         0.1026 0.1026 
        inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva                                                                                                                                                                                             0.0000 0.1026 
        inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10                                                                                 mgc_add3_10_0_10_0_10_0_10                                                                                         0.8350 0.9376 
        inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva:mx0w0                                                                                                                                                                                      0.0000 0.9376 
        inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#4                                                                                  mgc_mux_10_1_2                                                                                                     0.2660 1.2036 
        inPlaceNTT_DIF_precomp:core/vec:rsci.radr_d                                                                                                                                                                                                    0.0000 1.2036 
        inPlaceNTT_DIF_precomp/vec:rsci.radr_d                                                                                                                                                                                                         0.0000 1.2036 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(13,10,32,1024,1024,32,1)gen/radr_d                                                                                                                                                    0.0000 1.2036 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(13,10,32,1024,1024,32,1)gen/VEC_LOOP:slc(radr_d)(9-0)                                                                                                                                 0.0000 1.2036 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(13,10,32,1024,1024,32,1)gen/VEC_LOOP:asn(radr)                                                                                                                                        0.0000 1.2036 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(13,10,32,1024,1024,32,1)gen/radr                                                                                                                                                      0.0000 1.2036 
        inPlaceNTT_DIF_precomp/vec:rsc.radr                                                                                                                                                                                                            1.1700 2.3736 
                                                                                                                                                                                                                                                                     
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 5.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                                                                          Port                               Slack (Delay) Messages 
      ------------------------------------------------------------------------------------------------- --------------------------------- ------ ------- --------
      inPlaceNTT_DIF_precomp:core/reg(run:rsci.oswt)                                                    slc(fsm_output)(0)#2.itm          5.0000  0.0000          
      inPlaceNTT_DIF_precomp:core/reg(vec:rsci.oswt#1)                                                  or#16.rmff                        4.7340  0.2660          
      inPlaceNTT_DIF_precomp:core/reg(twiddle:rsci.oswt)                                                slc(fsm_output)(2)#2.itm          5.0000  0.0000          
      inPlaceNTT_DIF_precomp:core/reg(complete:rsci.oswt)                                               and#46.itm                        3.2697  1.7303          
      inPlaceNTT_DIF_precomp:core/reg(vec:rsc.triosy:obj.iswt0)                                         slc(fsm_output)(16)#1.itm         5.0000  0.0000          
      inPlaceNTT_DIF_precomp:core/reg(ensig.cgo)                                                        or#22.rmff                        4.2019  0.7981          
      inPlaceNTT_DIF_precomp:core/reg(ensig.cgo#1)                                                      or#24.rmff                        3.5559  1.4441          
      inPlaceNTT_DIF_precomp:core/reg(STAGE_LOOP:i(3:0))                                                STAGE_LOOP:i:STAGE_LOOP:i:mux.itm 3.8075  1.1925          
      inPlaceNTT_DIF_precomp:core/reg(p)                                                                p:rsci.idat                       5.0000  0.0000          
      inPlaceNTT_DIF_precomp:core/reg(run_ac_sync_tmp_dobj)                                             run:rsci.ivld.mxwt                4.6314  0.3686          
      inPlaceNTT_DIF_precomp:core/reg(STAGE_LOOP:lshift.psp)                                            z.out                             2.0450  2.9550          
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:k(10:0).sva(9:0))                                       COMP_LOOP:k:COMP_LOOP:k:and.itm   3.8075  1.1925          
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:twiddle_help)                                           twiddle_h:rsci.q_d.mxwt           3.2240  1.7760          
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:twiddle_f)                                              twiddle:rsci.q_d.mxwt             3.2240  1.7760          
      inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:acc#1)                                                   COMP_LOOP:k:COMP_LOOP:k:and#1.itm 3.8075  1.1925          
      inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:j(10:0))                                                 z.out#1                           3.2457  1.7543          
      inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:acc#10)                                                  VEC_LOOP:acc#10.cse.sva:mx0w0     3.7964  1.2036          
      inPlaceNTT_DIF_precomp:core/reg(factor2)                                                          vec:rsci.q_d.mxwt                 1.6660  3.3340          
      inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/reg(run:rsci.bcwt)                               if:nor.itm                        3.5673  1.4327          
      inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/reg(run:rsci.ivld.bfwt)                          run:rsci.ivld                     4.7340  0.2660          
      inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.bcwt#1)                     VEC_LOOP:nor#3.itm                3.5673  1.4327          
      inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.q_d.bfwt)                   vec:rsci.q_d                      1.6660  3.3340          
      inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/reg(twiddle:rsci.bcwt)           COMP_LOOP:twiddle_f:nor.itm       3.5673  1.4327          
      inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/reg(twiddle:rsci.q_d.bfwt)       twiddle:rsci.q_d                  3.2240  1.7760          
      inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/reg(twiddle_h:rsci.bcwt)     COMP_LOOP:twiddle_help:nor.itm    3.5673  1.4327          
      inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/reg(twiddle_h:rsci.q_d.bfwt) twiddle_h:rsci.q_d                3.2240  1.7760          
      inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/reg(complete:rsci.bcwt)                if:nor#3.itm                      3.5673  1.4327          
      inPlaceNTT_DIF_precomp:core:staller/reg(core.wten)                                                not#1.itm                         4.0994  0.9006          
      inPlaceNTT_DIF_precomp                                                                            run:rsc.rdy                       4.6314  0.3686          
      inPlaceNTT_DIF_precomp                                                                            vec:rsc.wadr                      3.4614  1.5386          
      inPlaceNTT_DIF_precomp                                                                            vec:rsc.d                         3.4615  1.5385          
      inPlaceNTT_DIF_precomp                                                                            vec:rsc.we                        2.6633  2.3367          
      inPlaceNTT_DIF_precomp                                                                            vec:rsc.radr                      2.6264  2.3736          
      inPlaceNTT_DIF_precomp                                                                            vec:rsc.triosy.lz                 4.6314  0.3686          
      inPlaceNTT_DIF_precomp                                                                            p:rsc.triosy.lz                   4.6314  0.3686          
      inPlaceNTT_DIF_precomp                                                                            r:rsc.triosy.lz                   4.6314  0.3686          
      inPlaceNTT_DIF_precomp                                                                            twiddle:rsc.radr                  0.8750  4.1250          
      inPlaceNTT_DIF_precomp                                                                            twiddle:rsc.triosy.lz             4.6314  0.3686          
      inPlaceNTT_DIF_precomp                                                                            twiddle_h:rsc.radr                0.8750  4.1250          
      inPlaceNTT_DIF_precomp                                                                            twiddle_h:rsc.triosy.lz           4.6314  0.3686          
      inPlaceNTT_DIF_precomp                                                                            complete:rsc.vld                  4.6314  0.3686          
      
  Operator Bitwidth Summary
    Operation                                       Size (bits) Count 
    ----------------------------------------------- ----------- -----
    add                                                               
    -                                                         5     1 
    -                                                         4     1 
    -                                                        32     2 
    -                                                        11     2 
    -                                                        10     1 
    add3                                                              
    -                                                        10     1 
    and                                                               
    -                                                        10     2 
    -                                                         1    31 
    chread_sync                                                       
    -                                                         0     1 
    chwrite_sync                                                      
    -                                                         0     1 
    lshift                                                            
    -                                                        11     1 
    modulo_add_cc63cafac97d74f1eed42d0ce4f58b4f60d2                   
    -                                                        32     1 
    modulo_sub_20a309095b5a6fe8364d291159fdb443635b                   
    -                                                        32     1 
    mul                                                               
    -                                                        10     1 
    mult_59151e092748153366e044431725dce770ca                         
    -                                                        32     1 
    mux                                                               
    -                                                         4     2 
    -                                                        32     4 
    -                                                        11     2 
    -                                                        10     4 
    -                                                         1     1 
    nand                                                              
    -                                                         1     1 
    nor                                                               
    -                                                         1    11 
    not                                                               
    -                                                         4     2 
    -                                                        32     1 
    -                                                        10     1 
    -                                                         1    27 
    or                                                                
    -                                                         1    13 
    read_port                                                         
    -                                                        32     1 
    read_sync                                                         
    -                                                         0     5 
    reg                                                               
    -                                                         4     1 
    -                                                        32     7 
    -                                                        11     2 
    -                                                        10     3 
    -                                                         1    15 
    
  End of Report
