Analysis & Synthesis report for wrapper
Thu Apr 10 21:08:05 2025
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |wrapper|riscv_cache:CPU|Memory:MEMORY|boot_q
 10. State Machine - |wrapper|riscv_cache:CPU|Memory:MEMORY|sram_controller_128b:u_SRAM_CTRL|sram_state_q
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Registers Packed Into Inferred Megafunctions
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for riscv_cache:CPU|MEM:MEM|d_cache:D_CACHE|cache_data:cdata|altsyncram:data_mem_rtl_0|altsyncram_bpl1:auto_generated
 18. Source assignments for riscv_cache:CPU|IF:IF|i_cache:I_CACHE|cache_data:cdata|altsyncram:data_mem_rtl_0|altsyncram_bpl1:auto_generated
 19. Source assignments for riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_data:cdata|altsyncram:data_mem_rtl_0|altsyncram_m4m1:auto_generated
 20. Parameter Settings for Inferred Entity Instance: riscv_cache:CPU|MEM:MEM|d_cache:D_CACHE|cache_data:cdata|altsyncram:data_mem_rtl_0
 21. Parameter Settings for Inferred Entity Instance: riscv_cache:CPU|IF:IF|i_cache:I_CACHE|cache_data:cdata|altsyncram:data_mem_rtl_0
 22. Parameter Settings for Inferred Entity Instance: riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_data:cdata|altsyncram:data_mem_rtl_0
 23. altsyncram Parameter Settings by Entity Instance
 24. Port Connectivity Checks: "riscv_cache:CPU|Memory:MEMORY|sram_controller_128b:u_SRAM_CTRL"
 25. Port Connectivity Checks: "riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_controller:cache_controller|adder_32bit:A_miss"
 26. Port Connectivity Checks: "riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_controller:cache_controller|subtractor_32bit:S_hit"
 27. Port Connectivity Checks: "riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_controller:cache_controller|adder_32bit:A_access"
 28. Port Connectivity Checks: "riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_controller:cache_controller"
 29. Port Connectivity Checks: "riscv_cache:CPU|l2_cache:L2_CACHE"
 30. Port Connectivity Checks: "riscv_cache:CPU|MEM:MEM|d_victim_cache:D_VICTIM_CACHE|d_victim_cache_controller:DVC_CTRL|adder_32bit:A_miss"
 31. Port Connectivity Checks: "riscv_cache:CPU|MEM:MEM|d_victim_cache:D_VICTIM_CACHE|d_victim_cache_controller:DVC_CTRL|subtractor_32bit:S_hit"
 32. Port Connectivity Checks: "riscv_cache:CPU|MEM:MEM|d_victim_cache:D_VICTIM_CACHE|d_victim_cache_controller:DVC_CTRL|adder_32bit:A_access"
 33. Port Connectivity Checks: "riscv_cache:CPU|MEM:MEM|d_victim_cache:D_VICTIM_CACHE|d_victim_cache_controller:DVC_CTRL"
 34. Port Connectivity Checks: "riscv_cache:CPU|MEM:MEM|d_victim_cache:D_VICTIM_CACHE"
 35. Port Connectivity Checks: "riscv_cache:CPU|MEM:MEM|d_cache:D_CACHE|cache_fsm:cache_controller|adder_32bit:A_miss"
 36. Port Connectivity Checks: "riscv_cache:CPU|MEM:MEM|d_cache:D_CACHE|cache_fsm:cache_controller|subtractor_32bit:S_hit"
 37. Port Connectivity Checks: "riscv_cache:CPU|MEM:MEM|d_cache:D_CACHE|cache_fsm:cache_controller|adder_32bit:A_access"
 38. Port Connectivity Checks: "riscv_cache:CPU|MEM:MEM|d_cache:D_CACHE|cache_fsm:cache_controller"
 39. Port Connectivity Checks: "riscv_cache:CPU|MEM:MEM"
 40. Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M31"
 41. Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M30"
 42. Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M29"
 43. Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M28"
 44. Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M27"
 45. Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M26"
 46. Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M25"
 47. Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M24"
 48. Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M23"
 49. Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M22"
 50. Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M21"
 51. Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M20"
 52. Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M19"
 53. Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M18"
 54. Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M17"
 55. Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M16"
 56. Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M15"
 57. Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M14"
 58. Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M13"
 59. Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M12"
 60. Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M11"
 61. Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M10"
 62. Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M9"
 63. Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M8"
 64. Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M7"
 65. Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M6"
 66. Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M5"
 67. Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M4"
 68. Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M3"
 69. Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M2"
 70. Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M1"
 71. Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M0"
 72. Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M31"
 73. Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M30"
 74. Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M29"
 75. Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M28"
 76. Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M27"
 77. Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M26"
 78. Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M25"
 79. Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M24"
 80. Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M23"
 81. Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M22"
 82. Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M21"
 83. Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M20"
 84. Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M19"
 85. Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M18"
 86. Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M17"
 87. Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M16"
 88. Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M15"
 89. Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M14"
 90. Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M13"
 91. Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M12"
 92. Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M11"
 93. Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M10"
 94. Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M9"
 95. Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M8"
 96. Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M7"
 97. Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M6"
 98. Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M5"
 99. Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M4"
100. Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M3"
101. Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M2"
102. Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M1"
103. Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M0"
104. Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|subtractor_32bit:SB0"
105. Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|adder_32bit:AD0"
106. Port Connectivity Checks: "riscv_cache:CPU|EX:EX|brcomp:BrComp_EX|set_less_than_unsign:SLTU|subtractor_32bit:S0"
107. Port Connectivity Checks: "riscv_cache:CPU|EX:EX|brcomp:BrComp_EX|set_less_than_unsign:SLTU"
108. Port Connectivity Checks: "riscv_cache:CPU|EX:EX|brcomp:BrComp_EX|set_less_than:SLT|subtractor_32bit:SUB0"
109. Port Connectivity Checks: "riscv_cache:CPU|EX:EX|brcomp:BrComp_EX|set_less_than:SLT"
110. Port Connectivity Checks: "riscv_cache:CPU|EX:EX|brcomp:BrComp_EX|set_equal:SE"
111. Port Connectivity Checks: "riscv_cache:CPU|IF:IF|i_victim_cache:I_VICTIM_CACHE|i_victim_cache_controller:IVC_CTRL|adder_32bit:A_miss"
112. Port Connectivity Checks: "riscv_cache:CPU|IF:IF|i_victim_cache:I_VICTIM_CACHE|i_victim_cache_controller:IVC_CTRL|subtractor_32bit:S_hit"
113. Port Connectivity Checks: "riscv_cache:CPU|IF:IF|i_victim_cache:I_VICTIM_CACHE|i_victim_cache_controller:IVC_CTRL|adder_32bit:A_access"
114. Port Connectivity Checks: "riscv_cache:CPU|IF:IF|i_victim_cache:I_VICTIM_CACHE|i_victim_cache_controller:IVC_CTRL"
115. Port Connectivity Checks: "riscv_cache:CPU|IF:IF|i_victim_cache:I_VICTIM_CACHE"
116. Port Connectivity Checks: "riscv_cache:CPU|IF:IF|i_cache:I_CACHE|icache_controller:cache_controller|adder_32bit:A_miss"
117. Port Connectivity Checks: "riscv_cache:CPU|IF:IF|i_cache:I_CACHE|icache_controller:cache_controller|subtractor_32bit:S_hit"
118. Port Connectivity Checks: "riscv_cache:CPU|IF:IF|i_cache:I_CACHE|icache_controller:cache_controller|adder_32bit:A_access"
119. Port Connectivity Checks: "riscv_cache:CPU|IF:IF|i_cache:I_CACHE"
120. Port Connectivity Checks: "riscv_cache:CPU|IF:IF|adder_32bit:ADD4_IF"
121. Port Connectivity Checks: "riscv_cache:CPU|IF:IF|pc:PC_IF|adder_32bit:Incr_command|full_adder:A0"
122. Port Connectivity Checks: "riscv_cache:CPU|IF:IF|pc:PC_IF|adder_32bit:Incr_command"
123. Port Connectivity Checks: "riscv_cache:CPU|IF:IF"
124. Port Connectivity Checks: "riscv_cache:CPU|subtractor_32bit:Icache_hit|full_subtractor:S0"
125. Port Connectivity Checks: "riscv_cache:CPU|subtractor_32bit:Icache_hit"
126. Port Connectivity Checks: "riscv_cache:CPU"
127. Elapsed Time Per Partition
128. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Apr 10 21:08:04 2025           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; wrapper                                         ;
; Top-level Entity Name              ; wrapper                                         ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 29,299                                          ;
;     Total combinational functions  ; 19,550                                          ;
;     Dedicated logic registers      ; 10,985                                          ;
; Total registers                    ; 10985                                           ;
; Total pins                         ; 152                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 20,480                                          ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C8       ;                    ;
; Top-level entity name                                                      ; wrapper            ; wrapper            ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                     ;
+------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path               ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                          ; Library ;
+------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------+---------+
; wrapper.sv                                     ; yes             ; User SystemVerilog HDL File                           ; C:/altera/projects/wrapper_riscv_cache/wrapper.sv                                     ;         ;
; ../riscv_cache/xor_32bit.sv                    ; yes             ; User SystemVerilog HDL File                           ; C:/altera/projects/riscv_cache/xor_32bit.sv                                           ;         ;
; ../riscv_cache/WB.sv                           ; yes             ; User SystemVerilog HDL File                           ; C:/altera/projects/riscv_cache/WB.sv                                                  ;         ;
; ../riscv_cache/subtractor_32bit.sv             ; yes             ; User SystemVerilog HDL File                           ; C:/altera/projects/riscv_cache/subtractor_32bit.sv                                    ;         ;
; ../riscv_cache/shift_right_logical.sv          ; yes             ; User SystemVerilog HDL File                           ; C:/altera/projects/riscv_cache/shift_right_logical.sv                                 ;         ;
; ../riscv_cache/shift_right_arithmetic.sv       ; yes             ; User SystemVerilog HDL File                           ; C:/altera/projects/riscv_cache/shift_right_arithmetic.sv                              ;         ;
; ../riscv_cache/shift_left_logical.sv           ; yes             ; User SystemVerilog HDL File                           ; C:/altera/projects/riscv_cache/shift_left_logical.sv                                  ;         ;
; ../riscv_cache/set_less_than_unsign.sv         ; yes             ; User SystemVerilog HDL File                           ; C:/altera/projects/riscv_cache/set_less_than_unsign.sv                                ;         ;
; ../riscv_cache/set_less_than.sv                ; yes             ; User SystemVerilog HDL File                           ; C:/altera/projects/riscv_cache/set_less_than.sv                                       ;         ;
; ../riscv_cache/set_equal.sv                    ; yes             ; User SystemVerilog HDL File                           ; C:/altera/projects/riscv_cache/set_equal.sv                                           ;         ;
; ../riscv_cache/or_32bit.sv                     ; yes             ; User SystemVerilog HDL File                           ; C:/altera/projects/riscv_cache/or_32bit.sv                                            ;         ;
; ../riscv_cache/mux3to1_32bit.sv                ; yes             ; User SystemVerilog HDL File                           ; C:/altera/projects/riscv_cache/mux3to1_32bit.sv                                       ;         ;
; ../riscv_cache/mux2to1_32bit.sv                ; yes             ; User SystemVerilog HDL File                           ; C:/altera/projects/riscv_cache/mux2to1_32bit.sv                                       ;         ;
; ../riscv_cache/imm_gen.sv                      ; yes             ; User SystemVerilog HDL File                           ; C:/altera/projects/riscv_cache/imm_gen.sv                                             ;         ;
; ../riscv_cache/full_subtractor.sv              ; yes             ; User SystemVerilog HDL File                           ; C:/altera/projects/riscv_cache/full_subtractor.sv                                     ;         ;
; ../riscv_cache/full_adder.sv                   ; yes             ; User SystemVerilog HDL File                           ; C:/altera/projects/riscv_cache/full_adder.sv                                          ;         ;
; ../riscv_cache/EX.sv                           ; yes             ; User SystemVerilog HDL File                           ; C:/altera/projects/riscv_cache/EX.sv                                                  ;         ;
; ../riscv_cache/define.sv                       ; yes             ; User SystemVerilog HDL File                           ; C:/altera/projects/riscv_cache/define.sv                                              ;         ;
; ../riscv_cache/decode_dif.sv                   ; yes             ; User SystemVerilog HDL File                           ; C:/altera/projects/riscv_cache/decode_dif.sv                                          ;         ;
; ../riscv_cache/ctrl_unit.sv                    ; yes             ; User SystemVerilog HDL File                           ; C:/altera/projects/riscv_cache/ctrl_unit.sv                                           ;         ;
; ../riscv_cache/brcomp.sv                       ; yes             ; User SystemVerilog HDL File                           ; C:/altera/projects/riscv_cache/brcomp.sv                                              ;         ;
; ../riscv_cache/and_32bit.sv                    ; yes             ; User SystemVerilog HDL File                           ; C:/altera/projects/riscv_cache/and_32bit.sv                                           ;         ;
; ../riscv_cache/alu.sv                          ; yes             ; User SystemVerilog HDL File                           ; C:/altera/projects/riscv_cache/alu.sv                                                 ;         ;
; ../riscv_cache/adder_32bit.sv                  ; yes             ; User SystemVerilog HDL File                           ; C:/altera/projects/riscv_cache/adder_32bit.sv                                         ;         ;
; ../riscv_cache/pc.sv                           ; yes             ; User SystemVerilog HDL File                           ; C:/altera/projects/riscv_cache/pc.sv                                                  ;         ;
; ../riscv_cache/Hazard_unit.sv                  ; yes             ; User SystemVerilog HDL File                           ; C:/altera/projects/riscv_cache/Hazard_unit.sv                                         ;         ;
; ../riscv_cache/l2_cache_controller.sv          ; yes             ; User SystemVerilog HDL File                           ; C:/altera/projects/riscv_cache/l2_cache_controller.sv                                 ;         ;
; ../riscv_cache/l2_cache_LRU.sv                 ; yes             ; User SystemVerilog HDL File                           ; C:/altera/projects/riscv_cache/l2_cache_LRU.sv                                        ;         ;
; ../riscv_cache/l2_cache.sv                     ; yes             ; User SystemVerilog HDL File                           ; C:/altera/projects/riscv_cache/l2_cache.sv                                            ;         ;
; ../riscv_cache/cache_LRU.sv                    ; yes             ; User SystemVerilog HDL File                           ; C:/altera/projects/riscv_cache/cache_LRU.sv                                           ;         ;
; ../riscv_cache/cache_def.sv                    ; yes             ; User SystemVerilog HDL File                           ; C:/altera/projects/riscv_cache/cache_def.sv                                           ;         ;
; ../riscv_cache/i_cache.sv                      ; yes             ; User SystemVerilog HDL File                           ; C:/altera/projects/riscv_cache/i_cache.sv                                             ;         ;
; ../riscv_cache/icache_controller.sv            ; yes             ; User SystemVerilog HDL File                           ; C:/altera/projects/riscv_cache/icache_controller.sv                                   ;         ;
; ../riscv_cache/d_cache.sv                      ; yes             ; User SystemVerilog HDL File                           ; C:/altera/projects/riscv_cache/d_cache.sv                                             ;         ;
; ../riscv_cache/cache_fsm.sv                    ; yes             ; User SystemVerilog HDL File                           ; C:/altera/projects/riscv_cache/cache_fsm.sv                                           ;         ;
; ../riscv_cache/i_victim_cache.sv               ; yes             ; User SystemVerilog HDL File                           ; C:/altera/projects/riscv_cache/i_victim_cache.sv                                      ;         ;
; ../riscv_cache/cache_arbiter.sv                ; yes             ; User SystemVerilog HDL File                           ; C:/altera/projects/riscv_cache/cache_arbiter.sv                                       ;         ;
; ../riscv_cache/i_victim_cache_LRU.sv           ; yes             ; User SystemVerilog HDL File                           ; C:/altera/projects/riscv_cache/i_victim_cache_LRU.sv                                  ;         ;
; ../riscv_cache/i_victim_cache_tag.sv           ; yes             ; User SystemVerilog HDL File                           ; C:/altera/projects/riscv_cache/i_victim_cache_tag.sv                                  ;         ;
; ../riscv_cache/i_victim_cache_data.sv          ; yes             ; User SystemVerilog HDL File                           ; C:/altera/projects/riscv_cache/i_victim_cache_data.sv                                 ;         ;
; ../riscv_cache/d_victim_cache_tag.sv           ; yes             ; User SystemVerilog HDL File                           ; C:/altera/projects/riscv_cache/d_victim_cache_tag.sv                                  ;         ;
; ../riscv_cache/d_victim_cache_LRU.sv           ; yes             ; User SystemVerilog HDL File                           ; C:/altera/projects/riscv_cache/d_victim_cache_LRU.sv                                  ;         ;
; ../riscv_cache/d_victim_cache_data.sv          ; yes             ; User SystemVerilog HDL File                           ; C:/altera/projects/riscv_cache/d_victim_cache_data.sv                                 ;         ;
; ../riscv_cache/IF.sv                           ; yes             ; User SystemVerilog HDL File                           ; C:/altera/projects/riscv_cache/IF.sv                                                  ;         ;
; ../riscv_cache/d_victim_cache.sv               ; yes             ; User SystemVerilog HDL File                           ; C:/altera/projects/riscv_cache/d_victim_cache.sv                                      ;         ;
; ../riscv_cache/d_victim_cache_controller.sv    ; yes             ; User SystemVerilog HDL File                           ; C:/altera/projects/riscv_cache/d_victim_cache_controller.sv                           ;         ;
; ../riscv_cache/i_victim_cache_controller.sv    ; yes             ; User SystemVerilog HDL File                           ; C:/altera/projects/riscv_cache/i_victim_cache_controller.sv                           ;         ;
; ../riscv_cache/MEM.sv                          ; yes             ; User SystemVerilog HDL File                           ; C:/altera/projects/riscv_cache/MEM.sv                                                 ;         ;
; ../riscv_cache/sram_controller_128b.sv         ; yes             ; User SystemVerilog HDL File                           ; C:/altera/projects/riscv_cache/sram_controller_128b.sv                                ;         ;
; ../riscv_cache/Branch_predictor.sv             ; yes             ; User SystemVerilog HDL File                           ; C:/altera/projects/riscv_cache/Branch_predictor.sv                                    ;         ;
; ../riscv_cache/cache_data.sv                   ; yes             ; User SystemVerilog HDL File                           ; C:/altera/projects/riscv_cache/cache_data.sv                                          ;         ;
; ../riscv_cache/cache_tag.sv                    ; yes             ; User SystemVerilog HDL File                           ; C:/altera/projects/riscv_cache/cache_tag.sv                                           ;         ;
; ../riscv_cache/l2_cache_tag.sv                 ; yes             ; User SystemVerilog HDL File                           ; C:/altera/projects/riscv_cache/l2_cache_tag.sv                                        ;         ;
; ../riscv_cache/l2_cache_data.sv                ; yes             ; User SystemVerilog HDL File                           ; C:/altera/projects/riscv_cache/l2_cache_data.sv                                       ;         ;
; ../riscv_cache/riscv_cache.sv                  ; yes             ; User SystemVerilog HDL File                           ; C:/altera/projects/riscv_cache/riscv_cache.sv                                         ;         ;
; ../riscv_cache/Memory.sv                       ; yes             ; User SystemVerilog HDL File                           ; C:/altera/projects/riscv_cache/Memory.sv                                              ;         ;
; ../riscv_cache/ID.sv                           ; yes             ; User SystemVerilog HDL File                           ; C:/altera/projects/riscv_cache/ID.sv                                                  ;         ;
; ../riscv_cache/regfile.sv                      ; yes             ; User SystemVerilog HDL File                           ; C:/altera/projects/riscv_cache/regfile.sv                                             ;         ;
; /altera/projects/riscv_cache/memfile.txt       ; yes             ; Auto-Found File                                       ; /altera/projects/riscv_cache/memfile.txt                                              ;         ;
; altsyncram.tdf                                 ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                      ;         ;
; stratix_ram_block.inc                          ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc               ;         ;
; lpm_mux.inc                                    ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                         ;         ;
; lpm_decode.inc                                 ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                      ;         ;
; aglobal130.inc                                 ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                      ;         ;
; a_rdenreg.inc                                  ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                       ;         ;
; altrom.inc                                     ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                          ;         ;
; altram.inc                                     ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                          ;         ;
; altdpram.inc                                   ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                        ;         ;
; db/altsyncram_bpl1.tdf                         ; yes             ; Auto-Generated Megafunction                           ; C:/altera/projects/wrapper_riscv_cache/db/altsyncram_bpl1.tdf                         ;         ;
; db/wrapper.ram0_cache_data_5d1e26af.hdl.mif    ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/altera/projects/wrapper_riscv_cache/db/wrapper.ram0_cache_data_5d1e26af.hdl.mif    ;         ;
; db/altsyncram_m4m1.tdf                         ; yes             ; Auto-Generated Megafunction                           ; C:/altera/projects/wrapper_riscv_cache/db/altsyncram_m4m1.tdf                         ;         ;
; db/wrapper.ram0_l2_cache_data_aa817d7a.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/altera/projects/wrapper_riscv_cache/db/wrapper.ram0_l2_cache_data_aa817d7a.hdl.mif ;         ;
+------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimated Total logic elements              ; 29,299   ;
;                                             ;          ;
; Total combinational functions               ; 19550    ;
; Logic element usage by number of LUT inputs ;          ;
;     -- 4 input functions                    ; 16784    ;
;     -- 3 input functions                    ; 2141     ;
;     -- <=2 input functions                  ; 625      ;
;                                             ;          ;
; Logic elements by mode                      ;          ;
;     -- normal mode                          ; 19428    ;
;     -- arithmetic mode                      ; 122      ;
;                                             ;          ;
; Total registers                             ; 10985    ;
;     -- Dedicated logic registers            ; 10985    ;
;     -- I/O registers                        ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 152      ;
; Total memory bits                           ; 20480    ;
; Embedded Multiplier 9-bit elements          ; 0        ;
; Maximum fan-out node                        ; CLOCK_27 ;
; Maximum fan-out                             ; 11369    ;
; Total fan-out                               ; 112467   ;
; Average fan-out                             ; 3.62     ;
+---------------------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                        ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                         ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                        ; Library Name ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------+--------------+
; |wrapper                                           ; 19550 (0)         ; 10985 (0)    ; 20480       ; 0            ; 0       ; 0         ; 152  ; 0            ; |wrapper                                                                                                                   ; work         ;
;    |riscv_cache:CPU|                               ; 19550 (3)         ; 10985 (0)    ; 20480       ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU                                                                                                   ; work         ;
;       |Branch_predictor:BP|                        ; 1992 (1992)       ; 1920 (1920)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|Branch_predictor:BP                                                                               ; work         ;
;       |EX:EX|                                      ; 3462 (113)        ; 113 (113)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX                                                                                             ; work         ;
;          |alu:ALU_EX|                              ; 3059 (313)        ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX                                                                                  ; work         ;
;             |adder_32bit:AD0|                      ; 43 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|adder_32bit:AD0                                                                  ; work         ;
;                |full_adder:A10|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|adder_32bit:AD0|full_adder:A10                                                   ; work         ;
;                |full_adder:A11|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|adder_32bit:AD0|full_adder:A11                                                   ; work         ;
;                |full_adder:A12|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|adder_32bit:AD0|full_adder:A12                                                   ; work         ;
;                |full_adder:A13|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|adder_32bit:AD0|full_adder:A13                                                   ; work         ;
;                |full_adder:A14|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|adder_32bit:AD0|full_adder:A14                                                   ; work         ;
;                |full_adder:A15|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|adder_32bit:AD0|full_adder:A15                                                   ; work         ;
;                |full_adder:A16|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|adder_32bit:AD0|full_adder:A16                                                   ; work         ;
;                |full_adder:A17|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|adder_32bit:AD0|full_adder:A17                                                   ; work         ;
;                |full_adder:A18|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|adder_32bit:AD0|full_adder:A18                                                   ; work         ;
;                |full_adder:A19|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|adder_32bit:AD0|full_adder:A19                                                   ; work         ;
;                |full_adder:A1|                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|adder_32bit:AD0|full_adder:A1                                                    ; work         ;
;                |full_adder:A20|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|adder_32bit:AD0|full_adder:A20                                                   ; work         ;
;                |full_adder:A21|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|adder_32bit:AD0|full_adder:A21                                                   ; work         ;
;                |full_adder:A22|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|adder_32bit:AD0|full_adder:A22                                                   ; work         ;
;                |full_adder:A23|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|adder_32bit:AD0|full_adder:A23                                                   ; work         ;
;                |full_adder:A24|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|adder_32bit:AD0|full_adder:A24                                                   ; work         ;
;                |full_adder:A25|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|adder_32bit:AD0|full_adder:A25                                                   ; work         ;
;                |full_adder:A26|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|adder_32bit:AD0|full_adder:A26                                                   ; work         ;
;                |full_adder:A27|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|adder_32bit:AD0|full_adder:A27                                                   ; work         ;
;                |full_adder:A28|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|adder_32bit:AD0|full_adder:A28                                                   ; work         ;
;                |full_adder:A29|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|adder_32bit:AD0|full_adder:A29                                                   ; work         ;
;                |full_adder:A2|                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|adder_32bit:AD0|full_adder:A2                                                    ; work         ;
;                |full_adder:A30|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|adder_32bit:AD0|full_adder:A30                                                   ; work         ;
;                |full_adder:A3|                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|adder_32bit:AD0|full_adder:A3                                                    ; work         ;
;                |full_adder:A4|                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|adder_32bit:AD0|full_adder:A4                                                    ; work         ;
;                |full_adder:A5|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|adder_32bit:AD0|full_adder:A5                                                    ; work         ;
;                |full_adder:A6|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|adder_32bit:AD0|full_adder:A6                                                    ; work         ;
;                |full_adder:A7|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|adder_32bit:AD0|full_adder:A7                                                    ; work         ;
;                |full_adder:A8|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|adder_32bit:AD0|full_adder:A8                                                    ; work         ;
;                |full_adder:A9|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|adder_32bit:AD0|full_adder:A9                                                    ; work         ;
;             |shift_left_logical:SLL0|              ; 995 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_left_logical:SLL0                                                          ; work         ;
;                |decode_dif:DE0|                    ; 40 (40)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|decode_dif:DE0                                           ; work         ;
;                |mux2to1_32bit:M0|                  ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M0                                         ; work         ;
;                |mux2to1_32bit:M11|                 ; 76 (76)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M11                                        ; work         ;
;                |mux2to1_32bit:M13|                 ; 64 (64)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M13                                        ; work         ;
;                |mux2to1_32bit:M15|                 ; 48 (48)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M15                                        ; work         ;
;                |mux2to1_32bit:M16|                 ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M16                                        ; work         ;
;                |mux2to1_32bit:M17|                 ; 51 (51)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M17                                        ; work         ;
;                |mux2to1_32bit:M18|                 ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M18                                        ; work         ;
;                |mux2to1_32bit:M19|                 ; 42 (42)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M19                                        ; work         ;
;                |mux2to1_32bit:M1|                  ; 36 (36)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M1                                         ; work         ;
;                |mux2to1_32bit:M20|                 ; 20 (20)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M20                                        ; work         ;
;                |mux2to1_32bit:M21|                 ; 41 (41)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M21                                        ; work         ;
;                |mux2to1_32bit:M22|                 ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M22                                        ; work         ;
;                |mux2to1_32bit:M23|                 ; 38 (38)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M23                                        ; work         ;
;                |mux2to1_32bit:M24|                 ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M24                                        ; work         ;
;                |mux2to1_32bit:M25|                 ; 36 (36)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M25                                        ; work         ;
;                |mux2to1_32bit:M26|                 ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M26                                        ; work         ;
;                |mux2to1_32bit:M27|                 ; 44 (44)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M27                                        ; work         ;
;                |mux2to1_32bit:M28|                 ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M28                                        ; work         ;
;                |mux2to1_32bit:M29|                 ; 50 (50)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M29                                        ; work         ;
;                |mux2to1_32bit:M30|                 ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M30                                        ; work         ;
;                |mux2to1_32bit:M3|                  ; 37 (37)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M3                                         ; work         ;
;                |mux2to1_32bit:M5|                  ; 114 (114)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M5                                         ; work         ;
;                |mux2to1_32bit:M6|                  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M6                                         ; work         ;
;                |mux2to1_32bit:M7|                  ; 44 (44)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M7                                         ; work         ;
;                |mux2to1_32bit:M9|                  ; 100 (100)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M9                                         ; work         ;
;             |shift_right_arithmetic:SRA0|          ; 669 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_arithmetic:SRA0                                                      ; work         ;
;                |mux2to1_32bit:M11|                 ; 30 (30)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_arithmetic:SRA0|mux2to1_32bit:M11                                    ; work         ;
;                |mux2to1_32bit:M13|                 ; 41 (41)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_arithmetic:SRA0|mux2to1_32bit:M13                                    ; work         ;
;                |mux2to1_32bit:M15|                 ; 51 (51)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_arithmetic:SRA0|mux2to1_32bit:M15                                    ; work         ;
;                |mux2to1_32bit:M17|                 ; 37 (37)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_arithmetic:SRA0|mux2to1_32bit:M17                                    ; work         ;
;                |mux2to1_32bit:M18|                 ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_arithmetic:SRA0|mux2to1_32bit:M18                                    ; work         ;
;                |mux2to1_32bit:M19|                 ; 44 (44)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_arithmetic:SRA0|mux2to1_32bit:M19                                    ; work         ;
;                |mux2to1_32bit:M1|                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_arithmetic:SRA0|mux2to1_32bit:M1                                     ; work         ;
;                |mux2to1_32bit:M20|                 ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_arithmetic:SRA0|mux2to1_32bit:M20                                    ; work         ;
;                |mux2to1_32bit:M21|                 ; 38 (38)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_arithmetic:SRA0|mux2to1_32bit:M21                                    ; work         ;
;                |mux2to1_32bit:M22|                 ; 27 (27)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_arithmetic:SRA0|mux2to1_32bit:M22                                    ; work         ;
;                |mux2to1_32bit:M23|                 ; 41 (41)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_arithmetic:SRA0|mux2to1_32bit:M23                                    ; work         ;
;                |mux2to1_32bit:M24|                 ; 28 (28)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_arithmetic:SRA0|mux2to1_32bit:M24                                    ; work         ;
;                |mux2to1_32bit:M25|                 ; 42 (42)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_arithmetic:SRA0|mux2to1_32bit:M25                                    ; work         ;
;                |mux2to1_32bit:M26|                 ; 35 (35)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_arithmetic:SRA0|mux2to1_32bit:M26                                    ; work         ;
;                |mux2to1_32bit:M27|                 ; 44 (44)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_arithmetic:SRA0|mux2to1_32bit:M27                                    ; work         ;
;                |mux2to1_32bit:M28|                 ; 34 (34)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_arithmetic:SRA0|mux2to1_32bit:M28                                    ; work         ;
;                |mux2to1_32bit:M29|                 ; 77 (77)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_arithmetic:SRA0|mux2to1_32bit:M29                                    ; work         ;
;                |mux2to1_32bit:M2|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_arithmetic:SRA0|mux2to1_32bit:M2                                     ; work         ;
;                |mux2to1_32bit:M3|                  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_arithmetic:SRA0|mux2to1_32bit:M3                                     ; work         ;
;                |mux2to1_32bit:M4|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_arithmetic:SRA0|mux2to1_32bit:M4                                     ; work         ;
;                |mux2to1_32bit:M5|                  ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_arithmetic:SRA0|mux2to1_32bit:M5                                     ; work         ;
;                |mux2to1_32bit:M6|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_arithmetic:SRA0|mux2to1_32bit:M6                                     ; work         ;
;                |mux2to1_32bit:M7|                  ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_arithmetic:SRA0|mux2to1_32bit:M7                                     ; work         ;
;                |mux2to1_32bit:M9|                  ; 27 (27)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_arithmetic:SRA0|mux2to1_32bit:M9                                     ; work         ;
;             |shift_right_logical:SRL0|             ; 980 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_logical:SRL0                                                         ; work         ;
;                |mux2to1_32bit:M0|                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M0                                        ; work         ;
;                |mux2to1_32bit:M11|                 ; 71 (71)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M11                                       ; work         ;
;                |mux2to1_32bit:M13|                 ; 62 (62)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M13                                       ; work         ;
;                |mux2to1_32bit:M14|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M14                                       ; work         ;
;                |mux2to1_32bit:M15|                 ; 38 (38)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M15                                       ; work         ;
;                |mux2to1_32bit:M16|                 ; 30 (30)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M16                                       ; work         ;
;                |mux2to1_32bit:M17|                 ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M17                                       ; work         ;
;                |mux2to1_32bit:M18|                 ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M18                                       ; work         ;
;                |mux2to1_32bit:M19|                 ; 35 (35)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M19                                       ; work         ;
;                |mux2to1_32bit:M1|                  ; 85 (85)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M1                                        ; work         ;
;                |mux2to1_32bit:M20|                 ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M20                                       ; work         ;
;                |mux2to1_32bit:M21|                 ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M21                                       ; work         ;
;                |mux2to1_32bit:M22|                 ; 31 (31)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M22                                       ; work         ;
;                |mux2to1_32bit:M23|                 ; 35 (35)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M23                                       ; work         ;
;                |mux2to1_32bit:M24|                 ; 25 (25)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M24                                       ; work         ;
;                |mux2to1_32bit:M25|                 ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M25                                       ; work         ;
;                |mux2to1_32bit:M26|                 ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M26                                       ; work         ;
;                |mux2to1_32bit:M27|                 ; 41 (41)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M27                                       ; work         ;
;                |mux2to1_32bit:M28|                 ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M28                                       ; work         ;
;                |mux2to1_32bit:M29|                 ; 47 (47)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M29                                       ; work         ;
;                |mux2to1_32bit:M3|                  ; 40 (40)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M3                                        ; work         ;
;                |mux2to1_32bit:M5|                  ; 104 (104)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M5                                        ; work         ;
;                |mux2to1_32bit:M6|                  ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M6                                        ; work         ;
;                |mux2to1_32bit:M7|                  ; 46 (46)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M7                                        ; work         ;
;                |mux2to1_32bit:M9|                  ; 95 (95)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M9                                        ; work         ;
;             |subtractor_32bit:SB0|                 ; 57 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|subtractor_32bit:SB0                                                             ; work         ;
;                |full_subtractor:S10|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|subtractor_32bit:SB0|full_subtractor:S10                                         ; work         ;
;                |full_subtractor:S11|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|subtractor_32bit:SB0|full_subtractor:S11                                         ; work         ;
;                |full_subtractor:S12|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|subtractor_32bit:SB0|full_subtractor:S12                                         ; work         ;
;                |full_subtractor:S13|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|subtractor_32bit:SB0|full_subtractor:S13                                         ; work         ;
;                |full_subtractor:S14|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|subtractor_32bit:SB0|full_subtractor:S14                                         ; work         ;
;                |full_subtractor:S15|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|subtractor_32bit:SB0|full_subtractor:S15                                         ; work         ;
;                |full_subtractor:S16|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|subtractor_32bit:SB0|full_subtractor:S16                                         ; work         ;
;                |full_subtractor:S17|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|subtractor_32bit:SB0|full_subtractor:S17                                         ; work         ;
;                |full_subtractor:S18|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|subtractor_32bit:SB0|full_subtractor:S18                                         ; work         ;
;                |full_subtractor:S19|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|subtractor_32bit:SB0|full_subtractor:S19                                         ; work         ;
;                |full_subtractor:S1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|subtractor_32bit:SB0|full_subtractor:S1                                          ; work         ;
;                |full_subtractor:S20|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|subtractor_32bit:SB0|full_subtractor:S20                                         ; work         ;
;                |full_subtractor:S21|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|subtractor_32bit:SB0|full_subtractor:S21                                         ; work         ;
;                |full_subtractor:S22|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|subtractor_32bit:SB0|full_subtractor:S22                                         ; work         ;
;                |full_subtractor:S23|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|subtractor_32bit:SB0|full_subtractor:S23                                         ; work         ;
;                |full_subtractor:S24|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|subtractor_32bit:SB0|full_subtractor:S24                                         ; work         ;
;                |full_subtractor:S25|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|subtractor_32bit:SB0|full_subtractor:S25                                         ; work         ;
;                |full_subtractor:S26|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|subtractor_32bit:SB0|full_subtractor:S26                                         ; work         ;
;                |full_subtractor:S27|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|subtractor_32bit:SB0|full_subtractor:S27                                         ; work         ;
;                |full_subtractor:S28|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|subtractor_32bit:SB0|full_subtractor:S28                                         ; work         ;
;                |full_subtractor:S29|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|subtractor_32bit:SB0|full_subtractor:S29                                         ; work         ;
;                |full_subtractor:S2|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|subtractor_32bit:SB0|full_subtractor:S2                                          ; work         ;
;                |full_subtractor:S30|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|subtractor_32bit:SB0|full_subtractor:S30                                         ; work         ;
;                |full_subtractor:S3|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|subtractor_32bit:SB0|full_subtractor:S3                                          ; work         ;
;                |full_subtractor:S4|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|subtractor_32bit:SB0|full_subtractor:S4                                          ; work         ;
;                |full_subtractor:S5|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|subtractor_32bit:SB0|full_subtractor:S5                                          ; work         ;
;                |full_subtractor:S6|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|subtractor_32bit:SB0|full_subtractor:S6                                          ; work         ;
;                |full_subtractor:S7|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|subtractor_32bit:SB0|full_subtractor:S7                                          ; work         ;
;                |full_subtractor:S8|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|subtractor_32bit:SB0|full_subtractor:S8                                          ; work         ;
;                |full_subtractor:S9|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|subtractor_32bit:SB0|full_subtractor:S9                                          ; work         ;
;             |xor_32bit:XOR0|                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|xor_32bit:XOR0                                                                   ; work         ;
;          |brcomp:BrComp_EX|                        ; 57 (1)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|brcomp:BrComp_EX                                                                            ; work         ;
;             |set_equal:SE|                         ; 24 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|brcomp:BrComp_EX|set_equal:SE                                                               ; work         ;
;             |set_less_than:SLT|                    ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|brcomp:BrComp_EX|set_less_than:SLT                                                          ; work         ;
;                |subtractor_32bit:SUB0|             ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|brcomp:BrComp_EX|set_less_than:SLT|subtractor_32bit:SUB0                                    ; work         ;
;                   |full_subtractor:S10|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|brcomp:BrComp_EX|set_less_than:SLT|subtractor_32bit:SUB0|full_subtractor:S10                ; work         ;
;                   |full_subtractor:S11|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|brcomp:BrComp_EX|set_less_than:SLT|subtractor_32bit:SUB0|full_subtractor:S11                ; work         ;
;                   |full_subtractor:S12|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|brcomp:BrComp_EX|set_less_than:SLT|subtractor_32bit:SUB0|full_subtractor:S12                ; work         ;
;                   |full_subtractor:S13|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|brcomp:BrComp_EX|set_less_than:SLT|subtractor_32bit:SUB0|full_subtractor:S13                ; work         ;
;                   |full_subtractor:S14|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|brcomp:BrComp_EX|set_less_than:SLT|subtractor_32bit:SUB0|full_subtractor:S14                ; work         ;
;                   |full_subtractor:S15|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|brcomp:BrComp_EX|set_less_than:SLT|subtractor_32bit:SUB0|full_subtractor:S15                ; work         ;
;                   |full_subtractor:S16|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|brcomp:BrComp_EX|set_less_than:SLT|subtractor_32bit:SUB0|full_subtractor:S16                ; work         ;
;                   |full_subtractor:S17|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|brcomp:BrComp_EX|set_less_than:SLT|subtractor_32bit:SUB0|full_subtractor:S17                ; work         ;
;                   |full_subtractor:S18|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|brcomp:BrComp_EX|set_less_than:SLT|subtractor_32bit:SUB0|full_subtractor:S18                ; work         ;
;                   |full_subtractor:S19|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|brcomp:BrComp_EX|set_less_than:SLT|subtractor_32bit:SUB0|full_subtractor:S19                ; work         ;
;                   |full_subtractor:S20|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|brcomp:BrComp_EX|set_less_than:SLT|subtractor_32bit:SUB0|full_subtractor:S20                ; work         ;
;                   |full_subtractor:S21|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|brcomp:BrComp_EX|set_less_than:SLT|subtractor_32bit:SUB0|full_subtractor:S21                ; work         ;
;                   |full_subtractor:S22|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|brcomp:BrComp_EX|set_less_than:SLT|subtractor_32bit:SUB0|full_subtractor:S22                ; work         ;
;                   |full_subtractor:S23|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|brcomp:BrComp_EX|set_less_than:SLT|subtractor_32bit:SUB0|full_subtractor:S23                ; work         ;
;                   |full_subtractor:S24|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|brcomp:BrComp_EX|set_less_than:SLT|subtractor_32bit:SUB0|full_subtractor:S24                ; work         ;
;                   |full_subtractor:S25|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|brcomp:BrComp_EX|set_less_than:SLT|subtractor_32bit:SUB0|full_subtractor:S25                ; work         ;
;                   |full_subtractor:S26|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|brcomp:BrComp_EX|set_less_than:SLT|subtractor_32bit:SUB0|full_subtractor:S26                ; work         ;
;                   |full_subtractor:S27|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|brcomp:BrComp_EX|set_less_than:SLT|subtractor_32bit:SUB0|full_subtractor:S27                ; work         ;
;                   |full_subtractor:S28|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|brcomp:BrComp_EX|set_less_than:SLT|subtractor_32bit:SUB0|full_subtractor:S28                ; work         ;
;                   |full_subtractor:S29|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|brcomp:BrComp_EX|set_less_than:SLT|subtractor_32bit:SUB0|full_subtractor:S29                ; work         ;
;                   |full_subtractor:S2|             ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|brcomp:BrComp_EX|set_less_than:SLT|subtractor_32bit:SUB0|full_subtractor:S2                 ; work         ;
;                   |full_subtractor:S30|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|brcomp:BrComp_EX|set_less_than:SLT|subtractor_32bit:SUB0|full_subtractor:S30                ; work         ;
;                   |full_subtractor:S3|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|brcomp:BrComp_EX|set_less_than:SLT|subtractor_32bit:SUB0|full_subtractor:S3                 ; work         ;
;                   |full_subtractor:S4|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|brcomp:BrComp_EX|set_less_than:SLT|subtractor_32bit:SUB0|full_subtractor:S4                 ; work         ;
;                   |full_subtractor:S5|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|brcomp:BrComp_EX|set_less_than:SLT|subtractor_32bit:SUB0|full_subtractor:S5                 ; work         ;
;                   |full_subtractor:S6|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|brcomp:BrComp_EX|set_less_than:SLT|subtractor_32bit:SUB0|full_subtractor:S6                 ; work         ;
;                   |full_subtractor:S7|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|brcomp:BrComp_EX|set_less_than:SLT|subtractor_32bit:SUB0|full_subtractor:S7                 ; work         ;
;                   |full_subtractor:S8|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|brcomp:BrComp_EX|set_less_than:SLT|subtractor_32bit:SUB0|full_subtractor:S8                 ; work         ;
;                   |full_subtractor:S9|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|brcomp:BrComp_EX|set_less_than:SLT|subtractor_32bit:SUB0|full_subtractor:S9                 ; work         ;
;          |mux2to1_32bit:Mux1_EX|                   ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|mux2to1_32bit:Mux1_EX                                                                       ; work         ;
;          |mux2to1_32bit:Mux2_EX|                   ; 66 (66)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|mux2to1_32bit:Mux2_EX                                                                       ; work         ;
;          |mux3to1_32bit:Mux12_EX|                  ; 67 (67)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|mux3to1_32bit:Mux12_EX                                                                      ; work         ;
;          |mux3to1_32bit:Mux22_EX|                  ; 68 (68)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|EX:EX|mux3to1_32bit:Mux22_EX                                                                      ; work         ;
;       |Hazard_unit:FCU|                            ; 54 (54)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|Hazard_unit:FCU                                                                                   ; work         ;
;       |ID:ID|                                      ; 1538 (1439)       ; 1156 (196)   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|ID:ID                                                                                             ; work         ;
;          |ctrl_unit:CtrlUnit_ID|                   ; 25 (25)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|ID:ID|ctrl_unit:CtrlUnit_ID                                                                       ; work         ;
;          |imm_gen:ImmGen_ID|                       ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|ID:ID|imm_gen:ImmGen_ID                                                                           ; work         ;
;          |regfile:RF_ID|                           ; 62 (62)           ; 960 (960)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|ID:ID|regfile:RF_ID                                                                               ; work         ;
;       |IF:IF|                                      ; 3452 (159)        ; 1874 (95)    ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|IF:IF                                                                                             ; work         ;
;          |adder_32bit:ADD4_IF|                     ; 27 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|IF:IF|adder_32bit:ADD4_IF                                                                         ; work         ;
;             |full_adder:A10|                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|IF:IF|adder_32bit:ADD4_IF|full_adder:A10                                                          ; work         ;
;             |full_adder:A12|                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|IF:IF|adder_32bit:ADD4_IF|full_adder:A12                                                          ; work         ;
;             |full_adder:A13|                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|IF:IF|adder_32bit:ADD4_IF|full_adder:A13                                                          ; work         ;
;             |full_adder:A15|                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|IF:IF|adder_32bit:ADD4_IF|full_adder:A15                                                          ; work         ;
;             |full_adder:A16|                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|IF:IF|adder_32bit:ADD4_IF|full_adder:A16                                                          ; work         ;
;             |full_adder:A18|                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|IF:IF|adder_32bit:ADD4_IF|full_adder:A18                                                          ; work         ;
;             |full_adder:A19|                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|IF:IF|adder_32bit:ADD4_IF|full_adder:A19                                                          ; work         ;
;             |full_adder:A21|                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|IF:IF|adder_32bit:ADD4_IF|full_adder:A21                                                          ; work         ;
;             |full_adder:A22|                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|IF:IF|adder_32bit:ADD4_IF|full_adder:A22                                                          ; work         ;
;             |full_adder:A24|                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|IF:IF|adder_32bit:ADD4_IF|full_adder:A24                                                          ; work         ;
;             |full_adder:A25|                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|IF:IF|adder_32bit:ADD4_IF|full_adder:A25                                                          ; work         ;
;             |full_adder:A27|                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|IF:IF|adder_32bit:ADD4_IF|full_adder:A27                                                          ; work         ;
;             |full_adder:A28|                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|IF:IF|adder_32bit:ADD4_IF|full_adder:A28                                                          ; work         ;
;             |full_adder:A29|                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|IF:IF|adder_32bit:ADD4_IF|full_adder:A29                                                          ; work         ;
;             |full_adder:A31|                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|IF:IF|adder_32bit:ADD4_IF|full_adder:A31                                                          ; work         ;
;             |full_adder:A4|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|IF:IF|adder_32bit:ADD4_IF|full_adder:A4                                                           ; work         ;
;             |full_adder:A6|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|IF:IF|adder_32bit:ADD4_IF|full_adder:A6                                                           ; work         ;
;             |full_adder:A7|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|IF:IF|adder_32bit:ADD4_IF|full_adder:A7                                                           ; work         ;
;             |full_adder:A9|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|IF:IF|adder_32bit:ADD4_IF|full_adder:A9                                                           ; work         ;
;          |i_cache:I_CACHE|                         ; 1163 (0)          ; 466 (0)      ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|IF:IF|i_cache:I_CACHE                                                                             ; work         ;
;             |cache_LRU:LRU|                        ; 63 (63)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|IF:IF|i_cache:I_CACHE|cache_LRU:LRU                                                               ; work         ;
;             |cache_data:cdata|                     ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|IF:IF|i_cache:I_CACHE|cache_data:cdata                                                            ; work         ;
;                |altsyncram:data_mem_rtl_0|         ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|IF:IF|i_cache:I_CACHE|cache_data:cdata|altsyncram:data_mem_rtl_0                                  ; work         ;
;                   |altsyncram_bpl1:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|IF:IF|i_cache:I_CACHE|cache_data:cdata|altsyncram:data_mem_rtl_0|altsyncram_bpl1:auto_generated   ; work         ;
;             |cache_tag:ctag|                       ; 641 (641)         ; 432 (432)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|IF:IF|i_cache:I_CACHE|cache_tag:ctag                                                              ; work         ;
;             |icache_controller:cache_controller|   ; 459 (459)         ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|IF:IF|i_cache:I_CACHE|icache_controller:cache_controller                                          ; work         ;
;          |i_victim_cache:I_VICTIM_CACHE|           ; 1334 (0)          ; 1281 (0)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|IF:IF|i_victim_cache:I_VICTIM_CACHE                                                               ; work         ;
;             |i_victim_cache_LRU:IVC_LRU|           ; 305 (305)         ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|IF:IF|i_victim_cache:I_VICTIM_CACHE|i_victim_cache_LRU:IVC_LRU                                    ; work         ;
;             |i_victim_cache_controller:IVC_CTRL|   ; 195 (195)         ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|IF:IF|i_victim_cache:I_VICTIM_CACHE|i_victim_cache_controller:IVC_CTRL                            ; work         ;
;             |i_victim_cache_data:IVC_CDATA|        ; 521 (521)         ; 1024 (1024)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|IF:IF|i_victim_cache:I_VICTIM_CACHE|i_victim_cache_data:IVC_CDATA                                 ; work         ;
;             |i_victim_cache_tag:IVC_CTAG|          ; 313 (313)         ; 232 (232)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|IF:IF|i_victim_cache:I_VICTIM_CACHE|i_victim_cache_tag:IVC_CTAG                                   ; work         ;
;          |mux2to1_32bit:MUX_IF|                    ; 640 (640)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|IF:IF|mux2to1_32bit:MUX_IF                                                                        ; work         ;
;          |mux3to1_32bit:MUX3_IF|                   ; 128 (128)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|IF:IF|mux3to1_32bit:MUX3_IF                                                                       ; work         ;
;          |pc:PC_IF|                                ; 1 (1)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|IF:IF|pc:PC_IF                                                                                    ; work         ;
;       |MEM:MEM|                                    ; 2657 (1)          ; 1903 (104)   ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|MEM:MEM                                                                                           ; work         ;
;          |d_cache:D_CACHE|                         ; 1172 (0)          ; 510 (0)      ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|MEM:MEM|d_cache:D_CACHE                                                                           ; work         ;
;             |cache_LRU:LRU|                        ; 66 (66)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|MEM:MEM|d_cache:D_CACHE|cache_LRU:LRU                                                             ; work         ;
;             |cache_data:cdata|                     ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|MEM:MEM|d_cache:D_CACHE|cache_data:cdata                                                          ; work         ;
;                |altsyncram:data_mem_rtl_0|         ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|MEM:MEM|d_cache:D_CACHE|cache_data:cdata|altsyncram:data_mem_rtl_0                                ; work         ;
;                   |altsyncram_bpl1:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|MEM:MEM|d_cache:D_CACHE|cache_data:cdata|altsyncram:data_mem_rtl_0|altsyncram_bpl1:auto_generated ; work         ;
;             |cache_fsm:cache_controller|           ; 413 (413)         ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|MEM:MEM|d_cache:D_CACHE|cache_fsm:cache_controller                                                ; work         ;
;             |cache_tag:ctag|                       ; 693 (693)         ; 448 (448)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|MEM:MEM|d_cache:D_CACHE|cache_tag:ctag                                                            ; work         ;
;          |d_victim_cache:D_VICTIM_CACHE|           ; 1484 (0)          ; 1289 (0)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|MEM:MEM|d_victim_cache:D_VICTIM_CACHE                                                             ; work         ;
;             |d_victim_cache_LRU:DVC_LRU|           ; 309 (309)         ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|MEM:MEM|d_victim_cache:D_VICTIM_CACHE|d_victim_cache_LRU:DVC_LRU                                  ; work         ;
;             |d_victim_cache_controller:DVC_CTRL|   ; 195 (195)         ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|MEM:MEM|d_victim_cache:D_VICTIM_CACHE|d_victim_cache_controller:DVC_CTRL                          ; work         ;
;             |d_victim_cache_data:DVC_CDATA|        ; 648 (648)         ; 1024 (1024)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|MEM:MEM|d_victim_cache:D_VICTIM_CACHE|d_victim_cache_data:DVC_CDATA                               ; work         ;
;             |d_victim_cache_tag:DVC_CTAG|          ; 332 (332)         ; 240 (240)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|MEM:MEM|d_victim_cache:D_VICTIM_CACHE|d_victim_cache_tag:DVC_CTAG                                 ; work         ;
;       |Memory:MEMORY|                              ; 706 (251)         ; 303 (12)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|Memory:MEMORY                                                                                     ; work         ;
;          |sram_controller_128b:u_SRAM_CTRL|        ; 455 (455)         ; 291 (291)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|Memory:MEMORY|sram_controller_128b:u_SRAM_CTRL                                                    ; work         ;
;       |WB:WB|                                      ; 63 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|WB:WB                                                                                             ; work         ;
;          |mux3to1_32bit:Mux_WB|                    ; 63 (63)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|WB:WB|mux3to1_32bit:Mux_WB                                                                        ; work         ;
;       |cache_arbiter:Arbiter|                      ; 67 (67)           ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|cache_arbiter:Arbiter                                                                             ; work         ;
;       |l2_cache:L2_CACHE|                          ; 5556 (0)          ; 3714 (0)     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|l2_cache:L2_CACHE                                                                                 ; work         ;
;          |l2_cache_LRU:LRU|                        ; 493 (493)         ; 384 (384)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_LRU:LRU                                                                ; work         ;
;          |l2_cache_controller:cache_controller|    ; 334 (334)         ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_controller:cache_controller                                            ; work         ;
;          |l2_cache_data:cdata|                     ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_data:cdata                                                             ; work         ;
;             |altsyncram:data_mem_rtl_0|            ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_data:cdata|altsyncram:data_mem_rtl_0                                   ; work         ;
;                |altsyncram_m4m1:auto_generated|    ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_data:cdata|altsyncram:data_mem_rtl_0|altsyncram_m4m1:auto_generated    ; work         ;
;          |l2_cache_tag:ctag|                       ; 4729 (4729)       ; 3328 (3328)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_tag:ctag                                                               ; work         ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------------------+
; Name                                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                            ;
+------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------------------+
; riscv_cache:CPU|IF:IF|i_cache:I_CACHE|cache_data:cdata|altsyncram:data_mem_rtl_0|altsyncram_bpl1:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 16           ; 128          ; 16           ; 128          ; 2048  ; db/wrapper.ram0_cache_data_5d1e26af.hdl.mif    ;
; riscv_cache:CPU|MEM:MEM|d_cache:D_CACHE|cache_data:cdata|altsyncram:data_mem_rtl_0|altsyncram_bpl1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 128          ; 16           ; 128          ; 2048  ; db/wrapper.ram0_cache_data_5d1e26af.hdl.mif    ;
; riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_data:cdata|altsyncram:data_mem_rtl_0|altsyncram_m4m1:auto_generated|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 128          ; 128          ; 128          ; 128          ; 16384 ; db/wrapper.ram0_l2_cache_data_aa817d7a.hdl.mif ;
+------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------+
; State Machine - |wrapper|riscv_cache:CPU|Memory:MEMORY|boot_q ;
+--------------+--------------+--------------+------------------+
; Name         ; boot_q.Boot0 ; boot_q.Boot2 ; boot_q.Boot1     ;
+--------------+--------------+--------------+------------------+
; boot_q.Boot0 ; 0            ; 0            ; 0                ;
; boot_q.Boot1 ; 1            ; 0            ; 1                ;
; boot_q.Boot2 ; 1            ; 1            ; 0                ;
+--------------+--------------+--------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |wrapper|riscv_cache:CPU|Memory:MEMORY|sram_controller_128b:u_SRAM_CTRL|sram_state_q                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+-------------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+---------------------+------------------------+
; Name                    ; sram_state_q.StRead6 ; sram_state_q.StRead5 ; sram_state_q.StRead4 ; sram_state_q.StRead3 ; sram_state_q.StRead2 ; sram_state_q.StRead1 ; sram_state_q.StRead0 ; sram_state_q.StWriteAck ; sram_state_q.StWrite6 ; sram_state_q.StWrite5 ; sram_state_q.StWrite4 ; sram_state_q.StWrite3 ; sram_state_q.StWrite2 ; sram_state_q.StWrite1 ; sram_state_q.StWrite0 ; sram_state_q.StIdle ; sram_state_q.StReadAck ;
+-------------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+-------------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+---------------------+------------------------+
; sram_state_q.StIdle     ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                       ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                   ; 0                      ;
; sram_state_q.StWrite0   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                       ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 1                   ; 0                      ;
; sram_state_q.StWrite1   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                       ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 1                   ; 0                      ;
; sram_state_q.StWrite2   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                       ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 1                   ; 0                      ;
; sram_state_q.StWrite3   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                       ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 1                   ; 0                      ;
; sram_state_q.StWrite4   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                       ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                   ; 0                      ;
; sram_state_q.StWrite5   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                       ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                   ; 0                      ;
; sram_state_q.StWrite6   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                       ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                   ; 0                      ;
; sram_state_q.StWriteAck ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                       ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                   ; 0                      ;
; sram_state_q.StRead0    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                       ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                   ; 0                      ;
; sram_state_q.StRead1    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                       ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                   ; 0                      ;
; sram_state_q.StRead2    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                       ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                   ; 0                      ;
; sram_state_q.StRead3    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                       ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                   ; 0                      ;
; sram_state_q.StRead4    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                       ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                   ; 0                      ;
; sram_state_q.StRead5    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                       ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                   ; 0                      ;
; sram_state_q.StRead6    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                       ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                   ; 0                      ;
; sram_state_q.StReadAck  ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                       ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                   ; 1                      ;
+-------------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+-------------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+
; Register name                                                                                    ; Reason for Removal                                                                              ;
+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+
; riscv_cache:CPU|IF:IF|i_cache:I_CACHE|cache_tag:ctag|full_o                                      ; Lost fanout                                                                                     ;
; riscv_cache:CPU|IF:IF|i_victim_cache:I_VICTIM_CACHE|i_victim_cache_tag:IVC_CTAG|tag_mem[7].dirty ; Lost fanout                                                                                     ;
; riscv_cache:CPU|IF:IF|i_victim_cache:I_VICTIM_CACHE|i_victim_cache_tag:IVC_CTAG|tag_mem[6].dirty ; Lost fanout                                                                                     ;
; riscv_cache:CPU|IF:IF|i_victim_cache:I_VICTIM_CACHE|i_victim_cache_tag:IVC_CTAG|tag_mem[5].dirty ; Lost fanout                                                                                     ;
; riscv_cache:CPU|IF:IF|i_victim_cache:I_VICTIM_CACHE|i_victim_cache_tag:IVC_CTAG|tag_mem[4].dirty ; Lost fanout                                                                                     ;
; riscv_cache:CPU|IF:IF|i_victim_cache:I_VICTIM_CACHE|i_victim_cache_tag:IVC_CTAG|tag_mem[3].dirty ; Lost fanout                                                                                     ;
; riscv_cache:CPU|IF:IF|i_victim_cache:I_VICTIM_CACHE|i_victim_cache_tag:IVC_CTAG|tag_mem[2].dirty ; Lost fanout                                                                                     ;
; riscv_cache:CPU|IF:IF|i_victim_cache:I_VICTIM_CACHE|i_victim_cache_tag:IVC_CTAG|tag_mem[1].dirty ; Lost fanout                                                                                     ;
; riscv_cache:CPU|IF:IF|i_victim_cache:I_VICTIM_CACHE|i_victim_cache_tag:IVC_CTAG|tag_mem[0].dirty ; Lost fanout                                                                                     ;
; riscv_cache:CPU|IF:IF|i_cache:I_CACHE|cache_tag:ctag|tag_mem[3][2].dirty                         ; Lost fanout                                                                                     ;
; riscv_cache:CPU|IF:IF|i_cache:I_CACHE|cache_tag:ctag|tag_mem[3][3].dirty                         ; Lost fanout                                                                                     ;
; riscv_cache:CPU|IF:IF|i_cache:I_CACHE|cache_tag:ctag|tag_mem[3][1].dirty                         ; Lost fanout                                                                                     ;
; riscv_cache:CPU|IF:IF|i_cache:I_CACHE|cache_tag:ctag|tag_mem[3][0].dirty                         ; Lost fanout                                                                                     ;
; riscv_cache:CPU|IF:IF|i_cache:I_CACHE|cache_tag:ctag|tag_mem[2][3].dirty                         ; Lost fanout                                                                                     ;
; riscv_cache:CPU|IF:IF|i_cache:I_CACHE|cache_tag:ctag|tag_mem[2][2].dirty                         ; Lost fanout                                                                                     ;
; riscv_cache:CPU|IF:IF|i_cache:I_CACHE|cache_tag:ctag|tag_mem[2][1].dirty                         ; Lost fanout                                                                                     ;
; riscv_cache:CPU|IF:IF|i_cache:I_CACHE|cache_tag:ctag|tag_mem[2][0].dirty                         ; Lost fanout                                                                                     ;
; riscv_cache:CPU|IF:IF|i_cache:I_CACHE|cache_tag:ctag|tag_mem[1][3].dirty                         ; Lost fanout                                                                                     ;
; riscv_cache:CPU|IF:IF|i_cache:I_CACHE|cache_tag:ctag|tag_mem[1][2].dirty                         ; Lost fanout                                                                                     ;
; riscv_cache:CPU|IF:IF|i_cache:I_CACHE|cache_tag:ctag|tag_mem[1][1].dirty                         ; Lost fanout                                                                                     ;
; riscv_cache:CPU|IF:IF|i_cache:I_CACHE|cache_tag:ctag|tag_mem[1][0].dirty                         ; Lost fanout                                                                                     ;
; riscv_cache:CPU|IF:IF|i_cache:I_CACHE|cache_tag:ctag|tag_mem[0][3].dirty                         ; Lost fanout                                                                                     ;
; riscv_cache:CPU|IF:IF|i_cache:I_CACHE|cache_tag:ctag|tag_mem[0][2].dirty                         ; Lost fanout                                                                                     ;
; riscv_cache:CPU|IF:IF|i_cache:I_CACHE|cache_tag:ctag|tag_mem[0][1].dirty                         ; Lost fanout                                                                                     ;
; riscv_cache:CPU|IF:IF|i_cache:I_CACHE|cache_tag:ctag|tag_mem[0][0].dirty                         ; Lost fanout                                                                                     ;
; riscv_cache:CPU|ID:ID|inst_r[11]                                                                 ; Merged with riscv_cache:CPU|ID:ID|rsW_r[4]                                                      ;
; riscv_cache:CPU|ID:ID|inst_r[10]                                                                 ; Merged with riscv_cache:CPU|ID:ID|rsW_r[3]                                                      ;
; riscv_cache:CPU|ID:ID|inst_r[9]                                                                  ; Merged with riscv_cache:CPU|ID:ID|rsW_r[2]                                                      ;
; riscv_cache:CPU|ID:ID|inst_r[8]                                                                  ; Merged with riscv_cache:CPU|ID:ID|rsW_r[1]                                                      ;
; riscv_cache:CPU|ID:ID|inst_r[7]                                                                  ; Merged with riscv_cache:CPU|ID:ID|rsW_r[0]                                                      ;
; riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_controller:cache_controller|rstate[2..9,11..31]       ; Merged with riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_controller:cache_controller|rstate[10]   ;
; riscv_cache:CPU|cache_arbiter:Arbiter|state[2..9,11..31]                                         ; Merged with riscv_cache:CPU|cache_arbiter:Arbiter|state[10]                                     ;
; riscv_cache:CPU|MEM:MEM|rsW_r[4]                                                                 ; Merged with riscv_cache:CPU|MEM:MEM|inst_r[11]                                                  ;
; riscv_cache:CPU|MEM:MEM|rsW_r[3]                                                                 ; Merged with riscv_cache:CPU|MEM:MEM|inst_r[10]                                                  ;
; riscv_cache:CPU|MEM:MEM|rsW_r[2]                                                                 ; Merged with riscv_cache:CPU|MEM:MEM|inst_r[9]                                                   ;
; riscv_cache:CPU|MEM:MEM|rsW_r[1]                                                                 ; Merged with riscv_cache:CPU|MEM:MEM|inst_r[8]                                                   ;
; riscv_cache:CPU|MEM:MEM|rsW_r[0]                                                                 ; Merged with riscv_cache:CPU|MEM:MEM|inst_r[7]                                                   ;
; riscv_cache:CPU|MEM:MEM|d_cache:D_CACHE|cache_fsm:cache_controller|rstate[2..9,11..31]           ; Merged with riscv_cache:CPU|MEM:MEM|d_cache:D_CACHE|cache_fsm:cache_controller|rstate[10]       ;
; riscv_cache:CPU|EX:EX|rsW_r[4]                                                                   ; Merged with riscv_cache:CPU|EX:EX|inst_r[11]                                                    ;
; riscv_cache:CPU|EX:EX|rsW_r[3]                                                                   ; Merged with riscv_cache:CPU|EX:EX|inst_r[10]                                                    ;
; riscv_cache:CPU|EX:EX|rsW_r[2]                                                                   ; Merged with riscv_cache:CPU|EX:EX|inst_r[9]                                                     ;
; riscv_cache:CPU|EX:EX|rsW_r[1]                                                                   ; Merged with riscv_cache:CPU|EX:EX|inst_r[8]                                                     ;
; riscv_cache:CPU|EX:EX|rsW_r[0]                                                                   ; Merged with riscv_cache:CPU|EX:EX|inst_r[7]                                                     ;
; riscv_cache:CPU|ID:ID|pc_r[1]                                                                    ; Merged with riscv_cache:CPU|ID:ID|pc4_r[1]                                                      ;
; riscv_cache:CPU|ID:ID|pc_r[0]                                                                    ; Merged with riscv_cache:CPU|ID:ID|pc4_r[0]                                                      ;
; riscv_cache:CPU|IF:IF|PC_r[1]                                                                    ; Merged with riscv_cache:CPU|IF:IF|PC_add4_r[1]                                                  ;
; riscv_cache:CPU|IF:IF|PC_r[0]                                                                    ; Merged with riscv_cache:CPU|IF:IF|PC_add4_r[0]                                                  ;
; riscv_cache:CPU|IF:IF|i_cache:I_CACHE|icache_controller:cache_controller|rstate[2..9,11..31]     ; Merged with riscv_cache:CPU|IF:IF|i_cache:I_CACHE|icache_controller:cache_controller|rstate[10] ;
; riscv_cache:CPU|cache_arbiter:Arbiter|state[10]                                                  ; Stuck at GND due to stuck port data_in                                                          ;
; riscv_cache:CPU|MEM:MEM|d_cache:D_CACHE|cache_fsm:cache_controller|rstate[10]                    ; Stuck at GND due to stuck port data_in                                                          ;
; riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_controller:cache_controller|rstate[10]                ; Stuck at GND due to stuck port data_in                                                          ;
; riscv_cache:CPU|IF:IF|i_cache:I_CACHE|icache_controller:cache_controller|rstate[10]              ; Stuck at GND due to stuck port data_in                                                          ;
; riscv_cache:CPU|Memory:MEMORY|sram_controller_128b:u_SRAM_CTRL|sram_state_q~4                    ; Lost fanout                                                                                     ;
; riscv_cache:CPU|Memory:MEMORY|sram_controller_128b:u_SRAM_CTRL|sram_state_q~5                    ; Lost fanout                                                                                     ;
; riscv_cache:CPU|Memory:MEMORY|sram_controller_128b:u_SRAM_CTRL|sram_state_q~6                    ; Lost fanout                                                                                     ;
; riscv_cache:CPU|Memory:MEMORY|sram_controller_128b:u_SRAM_CTRL|sram_state_q~7                    ; Lost fanout                                                                                     ;
; Total Number of Removed Registers = 168                                                          ;                                                                                                 ;
+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                   ;
+-------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------+
; Register name                                                                 ; Reason for Removal        ; Registers Removed due to This Register                                            ;
+-------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------+
; riscv_cache:CPU|MEM:MEM|d_cache:D_CACHE|cache_fsm:cache_controller|rstate[10] ; Stuck at GND              ; riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_controller:cache_controller|rstate[10] ;
;                                                                               ; due to stuck port data_in ;                                                                                   ;
+-------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 10985 ;
; Number of registers using Synchronous Clear  ; 110   ;
; Number of registers using Synchronous Load   ; 61    ;
; Number of registers using Asynchronous Clear ; 1343  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 10953 ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                ;
+---------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                 ; Fan out ;
+---------------------------------------------------------------------------------------------------+---------+
; riscv_cache:CPU|MEM:MEM|d_cache:D_CACHE|cache_LRU:LRU|age_bits_b1_r[2][0]                         ; 1       ;
; riscv_cache:CPU|MEM:MEM|d_cache:D_CACHE|cache_LRU:LRU|age_bits_b1_r[1][0]                         ; 1       ;
; riscv_cache:CPU|MEM:MEM|d_cache:D_CACHE|cache_LRU:LRU|age_bits_b1_r[0][0]                         ; 1       ;
; riscv_cache:CPU|MEM:MEM|d_cache:D_CACHE|cache_LRU:LRU|age_bits_b1_r[3][0]                         ; 1       ;
; riscv_cache:CPU|MEM:MEM|d_cache:D_CACHE|cache_LRU:LRU|age_bits_b2_r[1][1]                         ; 1       ;
; riscv_cache:CPU|MEM:MEM|d_cache:D_CACHE|cache_LRU:LRU|age_bits_b2_r[2][1]                         ; 1       ;
; riscv_cache:CPU|MEM:MEM|d_cache:D_CACHE|cache_LRU:LRU|age_bits_b2_r[0][1]                         ; 1       ;
; riscv_cache:CPU|MEM:MEM|d_cache:D_CACHE|cache_LRU:LRU|age_bits_b2_r[3][1]                         ; 1       ;
; riscv_cache:CPU|MEM:MEM|d_cache:D_CACHE|cache_LRU:LRU|age_bits_b3_r[2][0]                         ; 1       ;
; riscv_cache:CPU|MEM:MEM|d_cache:D_CACHE|cache_LRU:LRU|age_bits_b3_r[1][0]                         ; 1       ;
; riscv_cache:CPU|MEM:MEM|d_cache:D_CACHE|cache_LRU:LRU|age_bits_b3_r[0][0]                         ; 1       ;
; riscv_cache:CPU|MEM:MEM|d_cache:D_CACHE|cache_LRU:LRU|age_bits_b3_r[3][0]                         ; 1       ;
; riscv_cache:CPU|MEM:MEM|d_cache:D_CACHE|cache_LRU:LRU|age_bits_b3_r[1][1]                         ; 1       ;
; riscv_cache:CPU|MEM:MEM|d_cache:D_CACHE|cache_LRU:LRU|age_bits_b3_r[2][1]                         ; 1       ;
; riscv_cache:CPU|MEM:MEM|d_cache:D_CACHE|cache_LRU:LRU|age_bits_b3_r[0][1]                         ; 1       ;
; riscv_cache:CPU|MEM:MEM|d_cache:D_CACHE|cache_LRU:LRU|age_bits_b3_r[3][1]                         ; 1       ;
; riscv_cache:CPU|MEM:MEM|d_victim_cache:D_VICTIM_CACHE|d_victim_cache_LRU:DVC_LRU|age_bits_b2_r[1] ; 21      ;
; riscv_cache:CPU|MEM:MEM|d_victim_cache:D_VICTIM_CACHE|d_victim_cache_LRU:DVC_LRU|age_bits_b3_r[1] ; 21      ;
; riscv_cache:CPU|MEM:MEM|d_victim_cache:D_VICTIM_CACHE|d_victim_cache_LRU:DVC_LRU|age_bits_b3_r[0] ; 22      ;
; riscv_cache:CPU|MEM:MEM|d_victim_cache:D_VICTIM_CACHE|d_victim_cache_LRU:DVC_LRU|age_bits_b1_r[0] ; 20      ;
; riscv_cache:CPU|MEM:MEM|d_victim_cache:D_VICTIM_CACHE|d_victim_cache_LRU:DVC_LRU|age_bits_b4_r[2] ; 24      ;
; riscv_cache:CPU|MEM:MEM|d_victim_cache:D_VICTIM_CACHE|d_victim_cache_LRU:DVC_LRU|age_bits_b5_r[2] ; 18      ;
; riscv_cache:CPU|MEM:MEM|d_victim_cache:D_VICTIM_CACHE|d_victim_cache_LRU:DVC_LRU|age_bits_b5_r[0] ; 23      ;
; riscv_cache:CPU|MEM:MEM|d_victim_cache:D_VICTIM_CACHE|d_victim_cache_LRU:DVC_LRU|age_bits_b6_r[2] ; 17      ;
; riscv_cache:CPU|MEM:MEM|d_victim_cache:D_VICTIM_CACHE|d_victim_cache_LRU:DVC_LRU|age_bits_b6_r[1] ; 17      ;
; riscv_cache:CPU|MEM:MEM|d_victim_cache:D_VICTIM_CACHE|d_victim_cache_LRU:DVC_LRU|age_bits_b7_r[2] ; 18      ;
; riscv_cache:CPU|MEM:MEM|d_victim_cache:D_VICTIM_CACHE|d_victim_cache_LRU:DVC_LRU|age_bits_b7_r[1] ; 17      ;
; riscv_cache:CPU|MEM:MEM|d_victim_cache:D_VICTIM_CACHE|d_victim_cache_LRU:DVC_LRU|age_bits_b7_r[0] ; 18      ;
; riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b1_r[6][0]                            ; 1       ;
; riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b1_r[3][0]                            ; 1       ;
; riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b1_r[2][0]                            ; 1       ;
; riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b1_r[7][0]                            ; 1       ;
; riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b1_r[9][0]                            ; 1       ;
; riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b1_r[12][0]                           ; 1       ;
; riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b1_r[8][0]                            ; 1       ;
; riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b1_r[13][0]                           ; 1       ;
; riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b1_r[4][0]                            ; 1       ;
; riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b1_r[1][0]                            ; 1       ;
; riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b1_r[0][0]                            ; 1       ;
; riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b1_r[5][0]                            ; 1       ;
; riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b1_r[11][0]                           ; 1       ;
; riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b1_r[14][0]                           ; 1       ;
; riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b1_r[10][0]                           ; 1       ;
; riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b1_r[15][0]                           ; 1       ;
; riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b5_r[12][2]                           ; 1       ;
; riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b5_r[9][2]                            ; 1       ;
; riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b5_r[8][2]                            ; 1       ;
; riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b5_r[13][2]                           ; 1       ;
; riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b5_r[3][2]                            ; 1       ;
; riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b5_r[6][2]                            ; 1       ;
; riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b5_r[2][2]                            ; 1       ;
; riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b5_r[7][2]                            ; 1       ;
; riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b5_r[1][2]                            ; 1       ;
; riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b5_r[4][2]                            ; 1       ;
; riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b5_r[0][2]                            ; 1       ;
; riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b5_r[5][2]                            ; 1       ;
; riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b5_r[14][2]                           ; 1       ;
; riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b5_r[11][2]                           ; 1       ;
; riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b5_r[10][2]                           ; 1       ;
; riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b5_r[15][2]                           ; 1       ;
; riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b5_r[6][0]                            ; 1       ;
; riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b5_r[3][0]                            ; 1       ;
; riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b5_r[2][0]                            ; 1       ;
; riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b5_r[7][0]                            ; 1       ;
; riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b5_r[9][0]                            ; 1       ;
; riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b5_r[12][0]                           ; 1       ;
; riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b5_r[8][0]                            ; 1       ;
; riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b5_r[13][0]                           ; 1       ;
; riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b5_r[4][0]                            ; 1       ;
; riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b5_r[1][0]                            ; 1       ;
; riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b5_r[0][0]                            ; 1       ;
; riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b5_r[5][0]                            ; 1       ;
; riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b5_r[11][0]                           ; 1       ;
; riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b5_r[14][0]                           ; 1       ;
; riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b5_r[10][0]                           ; 1       ;
; riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b5_r[15][0]                           ; 1       ;
; riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b4_r[3][2]                            ; 1       ;
; riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b4_r[9][2]                            ; 1       ;
; riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b4_r[1][2]                            ; 1       ;
; riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b4_r[11][2]                           ; 1       ;
; riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b4_r[12][2]                           ; 1       ;
; riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b4_r[6][2]                            ; 1       ;
; riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b4_r[4][2]                            ; 1       ;
; riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b4_r[14][2]                           ; 1       ;
; riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b4_r[2][2]                            ; 1       ;
; riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b4_r[8][2]                            ; 1       ;
; riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b4_r[0][2]                            ; 1       ;
; riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b4_r[10][2]                           ; 1       ;
; riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b4_r[13][2]                           ; 1       ;
; riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b4_r[7][2]                            ; 1       ;
; riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b4_r[5][2]                            ; 1       ;
; riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b4_r[15][2]                           ; 1       ;
; riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b6_r[6][2]                            ; 1       ;
; riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b6_r[12][2]                           ; 1       ;
; riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b6_r[4][2]                            ; 1       ;
; riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b6_r[14][2]                           ; 1       ;
; riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b6_r[9][2]                            ; 1       ;
; riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b6_r[3][2]                            ; 1       ;
; riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b6_r[1][2]                            ; 1       ;
; riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b6_r[11][2]                           ; 1       ;
; Total number of inverted registers = 248*                                                         ;         ;
+---------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                  ;
+------------------------------------------------------------------------------+-------------------------------------------------------------------------+------+
; Register Name                                                                ; Megafunction                                                            ; Type ;
+------------------------------------------------------------------------------+-------------------------------------------------------------------------+------+
; riscv_cache:CPU|MEM:MEM|d_cache:D_CACHE|cache_data:cdata|data_read_o[0..127] ; riscv_cache:CPU|MEM:MEM|d_cache:D_CACHE|cache_data:cdata|data_mem_rtl_0 ; RAM  ;
; riscv_cache:CPU|IF:IF|i_cache:I_CACHE|cache_data:cdata|data_read_o[0..127]   ; riscv_cache:CPU|IF:IF|i_cache:I_CACHE|cache_data:cdata|data_mem_rtl_0   ; RAM  ;
; riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_data:cdata|data_read_o[0..127]    ; riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_data:cdata|data_mem_rtl_0    ; RAM  ;
+------------------------------------------------------------------------------+-------------------------------------------------------------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------+
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |wrapper|riscv_cache:CPU|MEM:MEM|mem_r[17]                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |wrapper|riscv_cache:CPU|ID:ID|WBSel_r[0]                                                                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |wrapper|riscv_cache:CPU|IF:IF|pc:PC_IF|data_o[3]                                                                   ;
; 3:1                ; 97 bits   ; 194 LEs       ; 97 LEs               ; 97 LEs                 ; Yes        ; |wrapper|riscv_cache:CPU|Memory:MEMORY|sram_controller_128b:u_SRAM_CTRL|wdata_q[64]                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |wrapper|riscv_cache:CPU|Memory:MEMORY|sram_controller_128b:u_SRAM_CTRL|addr_q[2]                                   ;
; 3:1                ; 35 bits   ; 70 LEs        ; 35 LEs               ; 35 LEs                 ; Yes        ; |wrapper|riscv_cache:CPU|Memory:MEMORY|sram_controller_128b:u_SRAM_CTRL|wdata_q[1]                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |wrapper|riscv_cache:CPU|ID:ID|regfile:RF_ID|reg_r1_q[21]                                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |wrapper|riscv_cache:CPU|ID:ID|regfile:RF_ID|reg_r2_q[30]                                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |wrapper|riscv_cache:CPU|ID:ID|regfile:RF_ID|reg_r3_q[17]                                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |wrapper|riscv_cache:CPU|ID:ID|regfile:RF_ID|reg_r4_q[9]                                                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |wrapper|riscv_cache:CPU|ID:ID|regfile:RF_ID|reg_r5_q[19]                                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |wrapper|riscv_cache:CPU|ID:ID|regfile:RF_ID|reg_r6_q[9]                                                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |wrapper|riscv_cache:CPU|ID:ID|regfile:RF_ID|reg_r7_q[27]                                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |wrapper|riscv_cache:CPU|ID:ID|regfile:RF_ID|reg_r8_q[11]                                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |wrapper|riscv_cache:CPU|ID:ID|regfile:RF_ID|reg_r9_q[30]                                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |wrapper|riscv_cache:CPU|ID:ID|regfile:RF_ID|reg_r10_q[12]                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |wrapper|riscv_cache:CPU|ID:ID|regfile:RF_ID|reg_r11_q[6]                                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |wrapper|riscv_cache:CPU|ID:ID|regfile:RF_ID|reg_r12_q[1]                                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |wrapper|riscv_cache:CPU|ID:ID|regfile:RF_ID|reg_r13_q[21]                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |wrapper|riscv_cache:CPU|ID:ID|regfile:RF_ID|reg_r14_q[29]                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |wrapper|riscv_cache:CPU|ID:ID|regfile:RF_ID|reg_r15_q[3]                                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |wrapper|riscv_cache:CPU|ID:ID|regfile:RF_ID|reg_r16_q[8]                                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |wrapper|riscv_cache:CPU|ID:ID|regfile:RF_ID|reg_r17_q[26]                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |wrapper|riscv_cache:CPU|ID:ID|regfile:RF_ID|reg_r18_q[31]                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |wrapper|riscv_cache:CPU|ID:ID|regfile:RF_ID|reg_r19_q[31]                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |wrapper|riscv_cache:CPU|ID:ID|regfile:RF_ID|reg_r20_q[27]                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |wrapper|riscv_cache:CPU|ID:ID|regfile:RF_ID|reg_r21_q[30]                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |wrapper|riscv_cache:CPU|ID:ID|regfile:RF_ID|reg_r22_q[10]                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |wrapper|riscv_cache:CPU|ID:ID|regfile:RF_ID|reg_r23_q[12]                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |wrapper|riscv_cache:CPU|ID:ID|regfile:RF_ID|reg_r24_q[6]                                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |wrapper|riscv_cache:CPU|ID:ID|regfile:RF_ID|reg_r25_q[15]                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |wrapper|riscv_cache:CPU|ID:ID|regfile:RF_ID|reg_r26_q[5]                                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |wrapper|riscv_cache:CPU|ID:ID|regfile:RF_ID|reg_r27_q[19]                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |wrapper|riscv_cache:CPU|ID:ID|regfile:RF_ID|reg_r28_q[16]                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |wrapper|riscv_cache:CPU|ID:ID|regfile:RF_ID|reg_r29_q[17]                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |wrapper|riscv_cache:CPU|ID:ID|regfile:RF_ID|reg_r30_q[10]                                                          ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |wrapper|riscv_cache:CPU|IF:IF|inst_r[7]                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |wrapper|riscv_cache:CPU|ID:ID|AluSel_r[3]                                                                          ;
; 4:1                ; 60 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |wrapper|riscv_cache:CPU|Branch_predictor:BP|BTB_r[31].target_pc[12]                                                ;
; 4:1                ; 60 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |wrapper|riscv_cache:CPU|Branch_predictor:BP|BTB_r[30].target_pc[12]                                                ;
; 4:1                ; 60 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |wrapper|riscv_cache:CPU|Branch_predictor:BP|BTB_r[29].tag[0]                                                       ;
; 4:1                ; 60 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |wrapper|riscv_cache:CPU|Branch_predictor:BP|BTB_r[28].tag[24]                                                      ;
; 4:1                ; 60 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |wrapper|riscv_cache:CPU|Branch_predictor:BP|BTB_r[27].target_pc[6]                                                 ;
; 4:1                ; 60 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |wrapper|riscv_cache:CPU|Branch_predictor:BP|BTB_r[26].tag[22]                                                      ;
; 4:1                ; 60 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |wrapper|riscv_cache:CPU|Branch_predictor:BP|BTB_r[25].target_pc[12]                                                ;
; 4:1                ; 60 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |wrapper|riscv_cache:CPU|Branch_predictor:BP|BTB_r[24].tag[8]                                                       ;
; 4:1                ; 60 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |wrapper|riscv_cache:CPU|Branch_predictor:BP|BTB_r[23].target_pc[26]                                                ;
; 4:1                ; 60 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |wrapper|riscv_cache:CPU|Branch_predictor:BP|BTB_r[22].target_pc[15]                                                ;
; 4:1                ; 60 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |wrapper|riscv_cache:CPU|Branch_predictor:BP|BTB_r[21].target_pc[19]                                                ;
; 4:1                ; 60 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |wrapper|riscv_cache:CPU|Branch_predictor:BP|BTB_r[20].target_pc[19]                                                ;
; 4:1                ; 60 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |wrapper|riscv_cache:CPU|Branch_predictor:BP|BTB_r[19].target_pc[1]                                                 ;
; 4:1                ; 60 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |wrapper|riscv_cache:CPU|Branch_predictor:BP|BTB_r[18].target_pc[1]                                                 ;
; 4:1                ; 60 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |wrapper|riscv_cache:CPU|Branch_predictor:BP|BTB_r[17].target_pc[1]                                                 ;
; 4:1                ; 60 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |wrapper|riscv_cache:CPU|Branch_predictor:BP|BTB_r[16].target_pc[1]                                                 ;
; 4:1                ; 60 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |wrapper|riscv_cache:CPU|Branch_predictor:BP|BTB_r[15].target_pc[1]                                                 ;
; 4:1                ; 60 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |wrapper|riscv_cache:CPU|Branch_predictor:BP|BTB_r[14].target_pc[1]                                                 ;
; 4:1                ; 60 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |wrapper|riscv_cache:CPU|Branch_predictor:BP|BTB_r[13].target_pc[1]                                                 ;
; 4:1                ; 60 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |wrapper|riscv_cache:CPU|Branch_predictor:BP|BTB_r[12].tag[2]                                                       ;
; 4:1                ; 60 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |wrapper|riscv_cache:CPU|Branch_predictor:BP|BTB_r[11].tag[2]                                                       ;
; 4:1                ; 60 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |wrapper|riscv_cache:CPU|Branch_predictor:BP|BTB_r[10].tag[1]                                                       ;
; 4:1                ; 60 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |wrapper|riscv_cache:CPU|Branch_predictor:BP|BTB_r[9].target_pc[24]                                                 ;
; 4:1                ; 60 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |wrapper|riscv_cache:CPU|Branch_predictor:BP|BTB_r[8].target_pc[2]                                                  ;
; 4:1                ; 60 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |wrapper|riscv_cache:CPU|Branch_predictor:BP|BTB_r[7].tag[24]                                                       ;
; 4:1                ; 60 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |wrapper|riscv_cache:CPU|Branch_predictor:BP|BTB_r[6].tag[11]                                                       ;
; 4:1                ; 60 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |wrapper|riscv_cache:CPU|Branch_predictor:BP|predicted_2bit[5][0]                                                   ;
; 4:1                ; 60 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |wrapper|riscv_cache:CPU|Branch_predictor:BP|BTB_r[4].target_pc[26]                                                 ;
; 4:1                ; 60 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |wrapper|riscv_cache:CPU|Branch_predictor:BP|BTB_r[3].target_pc[26]                                                 ;
; 4:1                ; 60 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |wrapper|riscv_cache:CPU|Branch_predictor:BP|BTB_r[2].target_pc[26]                                                 ;
; 4:1                ; 60 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |wrapper|riscv_cache:CPU|Branch_predictor:BP|BTB_r[1].target_pc[26]                                                 ;
; 4:1                ; 60 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |wrapper|riscv_cache:CPU|Branch_predictor:BP|BTB_r[0].tag[8]                                                        ;
; 9:1                ; 4 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |wrapper|riscv_cache:CPU|ID:ID|imm_r[3]                                                                             ;
; 6:1                ; 11 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |wrapper|riscv_cache:CPU|ID:ID|imm_r[29]                                                                            ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |wrapper|riscv_cache:CPU|Memory:MEMORY|sram_controller_128b:u_SRAM_CTRL|addr_q[17]                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |wrapper|riscv_cache:CPU|cache_arbiter:Arbiter|state[1]                                                             ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |wrapper|riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_controller:cache_controller|rstate[1]                           ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |wrapper|riscv_cache:CPU|MEM:MEM|d_cache:D_CACHE|cache_fsm:cache_controller|rstate[1]                               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |wrapper|riscv_cache:CPU|IF:IF|i_cache:I_CACHE|icache_controller:cache_controller|rstate[0]                         ;
; 34:1               ; 16 bits   ; 352 LEs       ; 320 LEs              ; 32 LEs                 ; Yes        ; |wrapper|riscv_cache:CPU|ID:ID|rs1_r[18]                                                                            ;
; 34:1               ; 16 bits   ; 352 LEs       ; 336 LEs              ; 16 LEs                 ; Yes        ; |wrapper|riscv_cache:CPU|ID:ID|rs1_r[3]                                                                             ;
; 34:1               ; 16 bits   ; 352 LEs       ; 320 LEs              ; 32 LEs                 ; Yes        ; |wrapper|riscv_cache:CPU|ID:ID|rs2_r[28]                                                                            ;
; 34:1               ; 16 bits   ; 352 LEs       ; 336 LEs              ; 16 LEs                 ; Yes        ; |wrapper|riscv_cache:CPU|ID:ID|rs2_r[7]                                                                             ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |wrapper|riscv_cache:CPU|ID:ID|imm_r[14]                                                                            ;
; 22:1               ; 3 bits    ; 42 LEs        ; 3 LEs                ; 39 LEs                 ; Yes        ; |wrapper|riscv_cache:CPU|MEM:MEM|d_victim_cache:D_VICTIM_CACHE|d_victim_cache_LRU:DVC_LRU|age_bits_b0_r[0]          ;
; 22:1               ; 2 bits    ; 28 LEs        ; 2 LEs                ; 26 LEs                 ; Yes        ; |wrapper|riscv_cache:CPU|MEM:MEM|d_victim_cache:D_VICTIM_CACHE|d_victim_cache_LRU:DVC_LRU|age_bits_b1_r[2]          ;
; 22:1               ; 2 bits    ; 28 LEs        ; 2 LEs                ; 26 LEs                 ; Yes        ; |wrapper|riscv_cache:CPU|MEM:MEM|d_victim_cache:D_VICTIM_CACHE|d_victim_cache_LRU:DVC_LRU|age_bits_b2_r[2]          ;
; 22:1               ; 2 bits    ; 28 LEs        ; 2 LEs                ; 26 LEs                 ; Yes        ; |wrapper|riscv_cache:CPU|MEM:MEM|d_victim_cache:D_VICTIM_CACHE|d_victim_cache_LRU:DVC_LRU|age_bits_b4_r[1]          ;
; 22:1               ; 3 bits    ; 42 LEs        ; 3 LEs                ; 39 LEs                 ; Yes        ; |wrapper|riscv_cache:CPU|IF:IF|i_victim_cache:I_VICTIM_CACHE|i_victim_cache_LRU:IVC_LRU|age_bits_b0_r[2]            ;
; 22:1               ; 2 bits    ; 28 LEs        ; 2 LEs                ; 26 LEs                 ; Yes        ; |wrapper|riscv_cache:CPU|IF:IF|i_victim_cache:I_VICTIM_CACHE|i_victim_cache_LRU:IVC_LRU|age_bits_b1_r[2]            ;
; 22:1               ; 2 bits    ; 28 LEs        ; 2 LEs                ; 26 LEs                 ; Yes        ; |wrapper|riscv_cache:CPU|IF:IF|i_victim_cache:I_VICTIM_CACHE|i_victim_cache_LRU:IVC_LRU|age_bits_b2_r[0]            ;
; 22:1               ; 2 bits    ; 28 LEs        ; 2 LEs                ; 26 LEs                 ; Yes        ; |wrapper|riscv_cache:CPU|IF:IF|i_victim_cache:I_VICTIM_CACHE|i_victim_cache_LRU:IVC_LRU|age_bits_b4_r[0]            ;
; 22:1               ; 2 bits    ; 28 LEs        ; 2 LEs                ; 26 LEs                 ; Yes        ; |wrapper|riscv_cache:CPU|MEM:MEM|d_victim_cache:D_VICTIM_CACHE|d_victim_cache_LRU:DVC_LRU|age_bits_b3_r[1]          ;
; 22:1               ; 2 bits    ; 28 LEs        ; 2 LEs                ; 26 LEs                 ; Yes        ; |wrapper|riscv_cache:CPU|MEM:MEM|d_victim_cache:D_VICTIM_CACHE|d_victim_cache_LRU:DVC_LRU|age_bits_b5_r[2]          ;
; 22:1               ; 2 bits    ; 28 LEs        ; 2 LEs                ; 26 LEs                 ; Yes        ; |wrapper|riscv_cache:CPU|MEM:MEM|d_victim_cache:D_VICTIM_CACHE|d_victim_cache_LRU:DVC_LRU|age_bits_b6_r[1]          ;
; 22:1               ; 3 bits    ; 42 LEs        ; 3 LEs                ; 39 LEs                 ; Yes        ; |wrapper|riscv_cache:CPU|MEM:MEM|d_victim_cache:D_VICTIM_CACHE|d_victim_cache_LRU:DVC_LRU|age_bits_b7_r[0]          ;
; 22:1               ; 2 bits    ; 28 LEs        ; 2 LEs                ; 26 LEs                 ; Yes        ; |wrapper|riscv_cache:CPU|IF:IF|i_victim_cache:I_VICTIM_CACHE|i_victim_cache_LRU:IVC_LRU|age_bits_b3_r[0]            ;
; 22:1               ; 2 bits    ; 28 LEs        ; 2 LEs                ; 26 LEs                 ; Yes        ; |wrapper|riscv_cache:CPU|IF:IF|i_victim_cache:I_VICTIM_CACHE|i_victim_cache_LRU:IVC_LRU|age_bits_b5_r[0]            ;
; 22:1               ; 2 bits    ; 28 LEs        ; 2 LEs                ; 26 LEs                 ; Yes        ; |wrapper|riscv_cache:CPU|IF:IF|i_victim_cache:I_VICTIM_CACHE|i_victim_cache_LRU:IVC_LRU|age_bits_b6_r[1]            ;
; 22:1               ; 3 bits    ; 42 LEs        ; 3 LEs                ; 39 LEs                 ; Yes        ; |wrapper|riscv_cache:CPU|IF:IF|i_victim_cache:I_VICTIM_CACHE|i_victim_cache_LRU:IVC_LRU|age_bits_b7_r[0]            ;
; 4:1                ; 116 bits  ; 232 LEs       ; 232 LEs              ; 0 LEs                  ; No         ; |wrapper|riscv_cache:CPU|MEM:MEM|d_cache:D_CACHE|cache_tag:ctag|Mux12                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |wrapper|riscv_cache:CPU|cache_arbiter:Arbiter|l1_cache_request_o.rw                                                ;
; 4:1                ; 116 bits  ; 232 LEs       ; 232 LEs              ; 0 LEs                  ; No         ; |wrapper|riscv_cache:CPU|IF:IF|i_cache:I_CACHE|cache_LRU:LRU|Mux1                                                   ;
; 3:1                ; 157 bits  ; 314 LEs       ; 157 LEs              ; 157 LEs                ; No         ; |wrapper|riscv_cache:CPU|MEM:MEM|d_victim_cache:D_VICTIM_CACHE|d_victim_cache_controller:DVC_CTRL|data_write_o[110] ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |wrapper|riscv_cache:CPU|ID:ID|ctrl_unit:CtrlUnit_ID|ImmSel_o                                                       ;
; 3:1                ; 156 bits  ; 312 LEs       ; 156 LEs              ; 156 LEs                ; No         ; |wrapper|riscv_cache:CPU|IF:IF|i_victim_cache:I_VICTIM_CACHE|i_victim_cache_controller:IVC_CTRL|data_write_o[34]    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |wrapper|riscv_cache:CPU|Memory:MEMORY|sram_controller_128b:u_SRAM_CTRL|sram_state_d.StWrite0                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |wrapper|riscv_cache:CPU|Memory:MEMORY|boot_d                                                                       ;
; 5:1                ; 26 bits   ; 78 LEs        ; 52 LEs               ; 26 LEs                 ; No         ; |wrapper|riscv_cache:CPU|MEM:MEM|d_cache:D_CACHE|cache_fsm:cache_controller|tag_write                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |wrapper|riscv_cache:CPU|cache_arbiter:Arbiter|l1_cache_request_o.addr[4]                                           ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |wrapper|riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_controller:cache_controller|tag_write_o.tag[28]                 ;
; 16:1               ; 2 bits    ; 20 LEs        ; 6 LEs                ; 14 LEs                 ; No         ; |wrapper|riscv_cache:CPU|MEM:MEM|d_cache:D_CACHE|cache_tag:ctag|Mux253                                              ;
; 16:1               ; 224 bits  ; 2240 LEs      ; 2240 LEs             ; 0 LEs                  ; No         ; |wrapper|riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_tag:ctag|Mux64                                                  ;
; 16:1               ; 2 bits    ; 20 LEs        ; 6 LEs                ; 14 LEs                 ; No         ; |wrapper|riscv_cache:CPU|IF:IF|i_cache:I_CACHE|cache_tag:ctag|Mux253                                                ;
; 4:1                ; 128 bits  ; 256 LEs       ; 256 LEs              ; 0 LEs                  ; No         ; |wrapper|riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_controller:cache_controller|data_write_o[2]                     ;
; 32:1               ; 34 bits   ; 714 LEs       ; 714 LEs              ; 0 LEs                  ; No         ; |wrapper|riscv_cache:CPU|Branch_predictor:BP|Mux73                                                                  ;
; 32:1               ; 27 bits   ; 567 LEs       ; 567 LEs              ; 0 LEs                  ; No         ; |wrapper|riscv_cache:CPU|Branch_predictor:BP|Mux43                                                                  ;
; 33:1               ; 25 bits   ; 550 LEs       ; 550 LEs              ; 0 LEs                  ; No         ; |wrapper|riscv_cache:CPU|Branch_predictor:BP|BTB_temp_r.tag[0]                                                      ;
; 33:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; No         ; |wrapper|riscv_cache:CPU|IF:IF|mux2to1_32bit:MUX_IF|c_o[28]                                                         ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |wrapper|riscv_cache:CPU|Memory:MEMORY|sram_controller_128b:u_SRAM_CTRL|SRAM_DQ[7]                                  ;
; 7:1                ; 26 bits   ; 104 LEs       ; 52 LEs               ; 52 LEs                 ; No         ; |wrapper|riscv_cache:CPU|cache_arbiter:Arbiter|l1_cache_request_o.addr[24]                                          ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |wrapper|riscv_cache:CPU|IF:IF|i_cache:I_CACHE|icache_controller:cache_controller|Selector65                        ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |wrapper|riscv_cache:CPU|IF:IF|i_cache:I_CACHE|icache_controller:cache_controller|Selector104                       ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |wrapper|riscv_cache:CPU|IF:IF|i_cache:I_CACHE|icache_controller:cache_controller|Selector144                       ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |wrapper|riscv_cache:CPU|IF:IF|i_cache:I_CACHE|icache_controller:cache_controller|Selector168                       ;
; 19:1               ; 29 bits   ; 348 LEs       ; 261 LEs              ; 87 LEs                 ; No         ; |wrapper|riscv_cache:CPU|EX:EX|alu:ALU_EX|Result_o[9]                                                               ;
; 256:1              ; 3 bits    ; 510 LEs       ; 18 LEs               ; 492 LEs                ; No         ; |wrapper|riscv_cache:CPU|MEM:MEM|d_victim_cache:D_VICTIM_CACHE|d_victim_cache_tag:DVC_CTAG|Selector0                ;
; 256:1              ; 3 bits    ; 510 LEs       ; 18 LEs               ; 492 LEs                ; No         ; |wrapper|riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_tag:ctag|Selector2                                              ;
; 256:1              ; 3 bits    ; 510 LEs       ; 18 LEs               ; 492 LEs                ; No         ; |wrapper|riscv_cache:CPU|IF:IF|i_victim_cache:I_VICTIM_CACHE|i_victim_cache_tag:IVC_CTAG|Selector2                  ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |wrapper|riscv_cache:CPU|MEM:MEM|d_cache:D_CACHE|cache_LRU:LRU|Mux13                                                ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |wrapper|riscv_cache:CPU|MEM:MEM|d_cache:D_CACHE|cache_LRU:LRU|Mux11                                                ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |wrapper|riscv_cache:CPU|MEM:MEM|d_cache:D_CACHE|cache_LRU:LRU|Mux15                                                ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |wrapper|riscv_cache:CPU|MEM:MEM|d_cache:D_CACHE|cache_LRU:LRU|Mux9                                                 ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |wrapper|riscv_cache:CPU|IF:IF|i_cache:I_CACHE|cache_LRU:LRU|Mux13                                                  ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |wrapper|riscv_cache:CPU|IF:IF|i_cache:I_CACHE|cache_LRU:LRU|Mux11                                                  ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |wrapper|riscv_cache:CPU|IF:IF|i_cache:I_CACHE|cache_LRU:LRU|Mux15                                                  ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |wrapper|riscv_cache:CPU|IF:IF|i_cache:I_CACHE|cache_LRU:LRU|Mux9                                                   ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; No         ; |wrapper|riscv_cache:CPU|MEM:MEM|d_cache:D_CACHE|cache_fsm:cache_controller|Selector62                              ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; No         ; |wrapper|riscv_cache:CPU|MEM:MEM|d_cache:D_CACHE|cache_fsm:cache_controller|Selector116                             ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; No         ; |wrapper|riscv_cache:CPU|MEM:MEM|d_cache:D_CACHE|cache_fsm:cache_controller|Selector134                             ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; No         ; |wrapper|riscv_cache:CPU|MEM:MEM|d_cache:D_CACHE|cache_fsm:cache_controller|Selector175                             ;
; 16:1               ; 29 bits   ; 290 LEs       ; 145 LEs              ; 145 LEs                ; No         ; |wrapper|riscv_cache:CPU|MEM:MEM|d_victim_cache:D_VICTIM_CACHE|d_victim_cache_tag:DVC_CTAG|Selector30               ;
; 16:1               ; 29 bits   ; 290 LEs       ; 145 LEs              ; 145 LEs                ; No         ; |wrapper|riscv_cache:CPU|IF:IF|i_victim_cache:I_VICTIM_CACHE|i_victim_cache_tag:IVC_CTAG|Selector14                 ;
; 20:1               ; 27 bits   ; 351 LEs       ; 351 LEs              ; 0 LEs                  ; No         ; |wrapper|riscv_cache:CPU|MEM:MEM|d_cache:D_CACHE|cache_tag:ctag|Mux257                                              ;
; 20:1               ; 27 bits   ; 351 LEs       ; 351 LEs              ; 0 LEs                  ; No         ; |wrapper|riscv_cache:CPU|IF:IF|i_cache:I_CACHE|cache_tag:ctag|Mux276                                                ;
; 17:1               ; 16 bits   ; 176 LEs       ; 80 LEs               ; 96 LEs                 ; No         ; |wrapper|riscv_cache:CPU|Memory:MEMORY|sram_controller_128b:u_SRAM_CTRL|SRAM_ADDR[3]                                ;
; 22:1               ; 3 bits    ; 42 LEs        ; 6 LEs                ; 36 LEs                 ; No         ; |wrapper|riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_LRU:LRU|Mux32                                                   ;
; 22:1               ; 3 bits    ; 42 LEs        ; 6 LEs                ; 36 LEs                 ; No         ; |wrapper|riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_LRU:LRU|Mux27                                                   ;
; 22:1               ; 3 bits    ; 42 LEs        ; 6 LEs                ; 36 LEs                 ; No         ; |wrapper|riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_LRU:LRU|Mux46                                                   ;
; 22:1               ; 3 bits    ; 42 LEs        ; 6 LEs                ; 36 LEs                 ; No         ; |wrapper|riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_LRU:LRU|Mux34                                                   ;
; 22:1               ; 3 bits    ; 42 LEs        ; 6 LEs                ; 36 LEs                 ; No         ; |wrapper|riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_LRU:LRU|Mux36                                                   ;
; 22:1               ; 3 bits    ; 42 LEs        ; 6 LEs                ; 36 LEs                 ; No         ; |wrapper|riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_LRU:LRU|Mux40                                                   ;
; 22:1               ; 3 bits    ; 42 LEs        ; 6 LEs                ; 36 LEs                 ; No         ; |wrapper|riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_LRU:LRU|Mux44                                                   ;
; 22:1               ; 3 bits    ; 42 LEs        ; 6 LEs                ; 36 LEs                 ; No         ; |wrapper|riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_LRU:LRU|Mux26                                                   ;
; 136:1              ; 25 bits   ; 2250 LEs      ; 2250 LEs             ; 0 LEs                  ; No         ; |wrapper|riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_tag:ctag|Selector22                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for riscv_cache:CPU|MEM:MEM|d_cache:D_CACHE|cache_data:cdata|altsyncram:data_mem_rtl_0|altsyncram_bpl1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for riscv_cache:CPU|IF:IF|i_cache:I_CACHE|cache_data:cdata|altsyncram:data_mem_rtl_0|altsyncram_bpl1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_data:cdata|altsyncram:data_mem_rtl_0|altsyncram_m4m1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: riscv_cache:CPU|MEM:MEM|d_cache:D_CACHE|cache_data:cdata|altsyncram:data_mem_rtl_0 ;
+------------------------------------+---------------------------------------------+--------------------------------------------------+
; Parameter Name                     ; Value                                       ; Type                                             ;
+------------------------------------+---------------------------------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                           ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                                          ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                                         ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                                          ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                         ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                                           ; Untyped                                          ;
; OPERATION_MODE                     ; DUAL_PORT                                   ; Untyped                                          ;
; WIDTH_A                            ; 128                                         ; Untyped                                          ;
; WIDTHAD_A                          ; 4                                           ; Untyped                                          ;
; NUMWORDS_A                         ; 16                                          ; Untyped                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED                                ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                                        ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                                        ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                                        ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                                        ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                                        ; Untyped                                          ;
; WIDTH_B                            ; 128                                         ; Untyped                                          ;
; WIDTHAD_B                          ; 4                                           ; Untyped                                          ;
; NUMWORDS_B                         ; 16                                          ; Untyped                                          ;
; INDATA_REG_B                       ; CLOCK1                                      ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                      ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1                                      ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK0                                      ; Untyped                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED                                ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1                                      ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                                        ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                                        ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                                        ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                                        ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                                        ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                                        ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                                           ; Untyped                                          ;
; WIDTH_BYTEENA_B                    ; 1                                           ; Untyped                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                                        ; Untyped                                          ;
; BYTE_SIZE                          ; 8                                           ; Untyped                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                    ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                        ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                        ; Untyped                                          ;
; INIT_FILE                          ; db/wrapper.ram0_cache_data_5d1e26af.hdl.mif ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                                      ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                                           ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                      ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                      ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                      ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                      ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                             ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                             ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                                       ; Untyped                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                       ; Untyped                                          ;
; WIDTH_ECCSTATUS                    ; 3                                           ; Untyped                                          ;
; DEVICE_FAMILY                      ; Cyclone II                                  ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_bpl1                             ; Untyped                                          ;
+------------------------------------+---------------------------------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: riscv_cache:CPU|IF:IF|i_cache:I_CACHE|cache_data:cdata|altsyncram:data_mem_rtl_0 ;
+------------------------------------+---------------------------------------------+------------------------------------------------+
; Parameter Name                     ; Value                                       ; Type                                           ;
+------------------------------------+---------------------------------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                           ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                                          ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                         ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                                          ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                         ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                                           ; Untyped                                        ;
; OPERATION_MODE                     ; DUAL_PORT                                   ; Untyped                                        ;
; WIDTH_A                            ; 128                                         ; Untyped                                        ;
; WIDTHAD_A                          ; 4                                           ; Untyped                                        ;
; NUMWORDS_A                         ; 16                                          ; Untyped                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                                        ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                                        ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                                        ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                                        ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                                        ; Untyped                                        ;
; WIDTH_B                            ; 128                                         ; Untyped                                        ;
; WIDTHAD_B                          ; 4                                           ; Untyped                                        ;
; NUMWORDS_B                         ; 16                                          ; Untyped                                        ;
; INDATA_REG_B                       ; CLOCK1                                      ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                      ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1                                      ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK0                                      ; Untyped                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1                                      ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                                        ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                                        ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                                        ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                                        ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                                        ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                                        ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                                           ; Untyped                                        ;
; WIDTH_BYTEENA_B                    ; 1                                           ; Untyped                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                                        ; Untyped                                        ;
; BYTE_SIZE                          ; 8                                           ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                        ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                        ; Untyped                                        ;
; INIT_FILE                          ; db/wrapper.ram0_cache_data_5d1e26af.hdl.mif ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                      ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                                           ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                      ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                      ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                      ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                             ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                             ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                                       ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                       ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                                           ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone II                                  ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_bpl1                             ; Untyped                                        ;
+------------------------------------+---------------------------------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_data:cdata|altsyncram:data_mem_rtl_0 ;
+------------------------------------+------------------------------------------------+--------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                       ;
+------------------------------------+------------------------------------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                    ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                    ;
; WIDTH_A                            ; 128                                            ; Untyped                                    ;
; WIDTHAD_A                          ; 7                                              ; Untyped                                    ;
; NUMWORDS_A                         ; 128                                            ; Untyped                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                    ;
; WIDTH_B                            ; 128                                            ; Untyped                                    ;
; WIDTHAD_B                          ; 7                                              ; Untyped                                    ;
; NUMWORDS_B                         ; 128                                            ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                                         ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                    ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                    ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                    ;
; INIT_FILE                          ; db/wrapper.ram0_l2_cache_data_aa817d7a.hdl.mif ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone II                                     ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_m4m1                                ; Untyped                                    ;
+------------------------------------+------------------------------------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                               ;
+-------------------------------------------+------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                              ;
+-------------------------------------------+------------------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                                  ;
; Entity Instance                           ; riscv_cache:CPU|MEM:MEM|d_cache:D_CACHE|cache_data:cdata|altsyncram:data_mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                          ;
;     -- WIDTH_A                            ; 128                                                                                ;
;     -- NUMWORDS_A                         ; 16                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                       ;
;     -- WIDTH_B                            ; 128                                                                                ;
;     -- NUMWORDS_B                         ; 16                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                           ;
; Entity Instance                           ; riscv_cache:CPU|IF:IF|i_cache:I_CACHE|cache_data:cdata|altsyncram:data_mem_rtl_0   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                          ;
;     -- WIDTH_A                            ; 128                                                                                ;
;     -- NUMWORDS_A                         ; 16                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                       ;
;     -- WIDTH_B                            ; 128                                                                                ;
;     -- NUMWORDS_B                         ; 16                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                           ;
; Entity Instance                           ; riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_data:cdata|altsyncram:data_mem_rtl_0    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                          ;
;     -- WIDTH_A                            ; 128                                                                                ;
;     -- NUMWORDS_A                         ; 128                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                       ;
;     -- WIDTH_B                            ; 128                                                                                ;
;     -- NUMWORDS_B                         ; 128                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                           ;
+-------------------------------------------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|Memory:MEMORY|sram_controller_128b:u_SRAM_CTRL" ;
+------------+-------+----------+------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                    ;
+------------+-------+----------+------------------------------------------------------------+
; i_ADDR[31] ; Input ; Info     ; Stuck at GND                                               ;
+------------+-------+----------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_controller:cache_controller|adder_32bit:A_miss" ;
+------------+--------+----------+--------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                              ;
+------------+--------+----------+--------------------------------------------------------------------------------------+
; b_i[31..1] ; Input  ; Info     ; Stuck at GND                                                                         ;
; c_o        ; Output ; Info     ; Explicitly unconnected                                                               ;
+------------+--------+----------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_controller:cache_controller|subtractor_32bit:S_hit" ;
+------+--------+----------+------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                        ;
+------+--------+----------+------------------------------------------------------------------------------------------------+
; b_o  ; Output ; Info     ; Explicitly unconnected                                                                         ;
+------+--------+----------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_controller:cache_controller|adder_32bit:A_access" ;
+------------+--------+----------+----------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                ;
+------------+--------+----------+----------------------------------------------------------------------------------------+
; b_i[31..1] ; Input  ; Info     ; Stuck at GND                                                                           ;
; c_o        ; Output ; Info     ; Explicitly unconnected                                                                 ;
+------------+--------+----------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_controller:cache_controller" ;
+-------------+--------+----------+------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                          ;
+-------------+--------+----------+------------------------------------------------------------------+
; accessing_o ; Output ; Info     ; Explicitly unconnected                                           ;
+-------------+--------+----------+------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|l2_cache:L2_CACHE"                                                       ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; no_acc_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; no_hit_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; no_miss_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|MEM:MEM|d_victim_cache:D_VICTIM_CACHE|d_victim_cache_controller:DVC_CTRL|adder_32bit:A_miss" ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; b_i[31..1] ; Input  ; Info     ; Stuck at GND                                                                                           ;
; c_o        ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|MEM:MEM|d_victim_cache:D_VICTIM_CACHE|d_victim_cache_controller:DVC_CTRL|subtractor_32bit:S_hit" ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                          ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; b_o  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|MEM:MEM|d_victim_cache:D_VICTIM_CACHE|d_victim_cache_controller:DVC_CTRL|adder_32bit:A_access" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; b_i[31..1] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; c_o        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|MEM:MEM|d_victim_cache:D_VICTIM_CACHE|d_victim_cache_controller:DVC_CTRL" ;
+-------------+--------+----------+------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                            ;
+-------------+--------+----------+------------------------------------------------------------------------------------+
; accessing_o ; Output ; Info     ; Explicitly unconnected                                                             ;
+-------------+--------+----------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|MEM:MEM|d_victim_cache:D_VICTIM_CACHE" ;
+-----------+--------+----------+---------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                           ;
+-----------+--------+----------+---------------------------------------------------+
; no_acc_o  ; Output ; Info     ; Explicitly unconnected                            ;
; no_hit_o  ; Output ; Info     ; Explicitly unconnected                            ;
; no_miss_o ; Output ; Info     ; Explicitly unconnected                            ;
+-----------+--------+----------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|MEM:MEM|d_cache:D_CACHE|cache_fsm:cache_controller|adder_32bit:A_miss" ;
+------------+--------+----------+----------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                          ;
+------------+--------+----------+----------------------------------------------------------------------------------+
; b_i[31..1] ; Input  ; Info     ; Stuck at GND                                                                     ;
; c_o        ; Output ; Info     ; Explicitly unconnected                                                           ;
+------------+--------+----------+----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|MEM:MEM|d_cache:D_CACHE|cache_fsm:cache_controller|subtractor_32bit:S_hit" ;
+------+--------+----------+--------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                    ;
+------+--------+----------+--------------------------------------------------------------------------------------------+
; b_o  ; Output ; Info     ; Explicitly unconnected                                                                     ;
+------+--------+----------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|MEM:MEM|d_cache:D_CACHE|cache_fsm:cache_controller|adder_32bit:A_access" ;
+------------+--------+----------+------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                            ;
+------------+--------+----------+------------------------------------------------------------------------------------+
; b_i[31..1] ; Input  ; Info     ; Stuck at GND                                                                       ;
; c_o        ; Output ; Info     ; Explicitly unconnected                                                             ;
+------------+--------+----------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|MEM:MEM|d_cache:D_CACHE|cache_fsm:cache_controller" ;
+-------------+--------+----------+--------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                      ;
+-------------+--------+----------+--------------------------------------------------------------+
; accessing_o ; Output ; Info     ; Explicitly unconnected                                       ;
+-------------+--------+----------+--------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|MEM:MEM"                                                                 ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; no_acc_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; no_hit_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; no_miss_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M31" ;
+---------+-------+----------+----------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                    ;
+---------+-------+----------+----------------------------------------------------------------------------+
; b_i[31] ; Input ; Info     ; Stuck at GND                                                               ;
+---------+-------+----------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M30" ;
+---------+-------+----------+----------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                    ;
+---------+-------+----------+----------------------------------------------------------------------------+
; b_i[31] ; Input ; Info     ; Stuck at GND                                                               ;
+---------+-------+----------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M29" ;
+---------+-------+----------+----------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                    ;
+---------+-------+----------+----------------------------------------------------------------------------+
; b_i[31] ; Input ; Info     ; Stuck at GND                                                               ;
+---------+-------+----------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M28" ;
+---------+-------+----------+----------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                    ;
+---------+-------+----------+----------------------------------------------------------------------------+
; b_i[31] ; Input ; Info     ; Stuck at GND                                                               ;
+---------+-------+----------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M27" ;
+---------+-------+----------+----------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                    ;
+---------+-------+----------+----------------------------------------------------------------------------+
; b_i[31] ; Input ; Info     ; Stuck at GND                                                               ;
+---------+-------+----------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M26" ;
+---------+-------+----------+----------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                    ;
+---------+-------+----------+----------------------------------------------------------------------------+
; b_i[31] ; Input ; Info     ; Stuck at GND                                                               ;
+---------+-------+----------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M25" ;
+---------+-------+----------+----------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                    ;
+---------+-------+----------+----------------------------------------------------------------------------+
; b_i[31] ; Input ; Info     ; Stuck at GND                                                               ;
+---------+-------+----------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M24" ;
+---------+-------+----------+----------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                    ;
+---------+-------+----------+----------------------------------------------------------------------------+
; b_i[31] ; Input ; Info     ; Stuck at GND                                                               ;
+---------+-------+----------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M23" ;
+---------+-------+----------+----------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                    ;
+---------+-------+----------+----------------------------------------------------------------------------+
; b_i[31] ; Input ; Info     ; Stuck at GND                                                               ;
+---------+-------+----------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M22" ;
+---------+-------+----------+----------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                    ;
+---------+-------+----------+----------------------------------------------------------------------------+
; b_i[31] ; Input ; Info     ; Stuck at GND                                                               ;
+---------+-------+----------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M21" ;
+---------+-------+----------+----------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                    ;
+---------+-------+----------+----------------------------------------------------------------------------+
; b_i[31] ; Input ; Info     ; Stuck at GND                                                               ;
+---------+-------+----------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M20" ;
+---------+-------+----------+----------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                    ;
+---------+-------+----------+----------------------------------------------------------------------------+
; b_i[31] ; Input ; Info     ; Stuck at GND                                                               ;
+---------+-------+----------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M19" ;
+---------+-------+----------+----------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                    ;
+---------+-------+----------+----------------------------------------------------------------------------+
; b_i[31] ; Input ; Info     ; Stuck at GND                                                               ;
+---------+-------+----------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M18" ;
+---------+-------+----------+----------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                    ;
+---------+-------+----------+----------------------------------------------------------------------------+
; b_i[31] ; Input ; Info     ; Stuck at GND                                                               ;
+---------+-------+----------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M17" ;
+---------+-------+----------+----------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                    ;
+---------+-------+----------+----------------------------------------------------------------------------+
; b_i[31] ; Input ; Info     ; Stuck at GND                                                               ;
+---------+-------+----------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M16" ;
+---------+-------+----------+----------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                    ;
+---------+-------+----------+----------------------------------------------------------------------------+
; b_i[31] ; Input ; Info     ; Stuck at GND                                                               ;
+---------+-------+----------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M15" ;
+---------+-------+----------+----------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                    ;
+---------+-------+----------+----------------------------------------------------------------------------+
; b_i[31] ; Input ; Info     ; Stuck at GND                                                               ;
+---------+-------+----------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M14" ;
+---------+-------+----------+----------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                    ;
+---------+-------+----------+----------------------------------------------------------------------------+
; b_i[31] ; Input ; Info     ; Stuck at GND                                                               ;
+---------+-------+----------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M13" ;
+---------+-------+----------+----------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                    ;
+---------+-------+----------+----------------------------------------------------------------------------+
; b_i[31] ; Input ; Info     ; Stuck at GND                                                               ;
+---------+-------+----------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M12" ;
+---------+-------+----------+----------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                    ;
+---------+-------+----------+----------------------------------------------------------------------------+
; b_i[31] ; Input ; Info     ; Stuck at GND                                                               ;
+---------+-------+----------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M11" ;
+---------+-------+----------+----------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                    ;
+---------+-------+----------+----------------------------------------------------------------------------+
; b_i[31] ; Input ; Info     ; Stuck at GND                                                               ;
+---------+-------+----------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M10" ;
+---------+-------+----------+----------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                    ;
+---------+-------+----------+----------------------------------------------------------------------------+
; b_i[31] ; Input ; Info     ; Stuck at GND                                                               ;
+---------+-------+----------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M9" ;
+---------+-------+----------+---------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                   ;
+---------+-------+----------+---------------------------------------------------------------------------+
; b_i[31] ; Input ; Info     ; Stuck at GND                                                              ;
+---------+-------+----------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M8" ;
+---------+-------+----------+---------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                   ;
+---------+-------+----------+---------------------------------------------------------------------------+
; b_i[31] ; Input ; Info     ; Stuck at GND                                                              ;
+---------+-------+----------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M7" ;
+---------+-------+----------+---------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                   ;
+---------+-------+----------+---------------------------------------------------------------------------+
; b_i[31] ; Input ; Info     ; Stuck at GND                                                              ;
+---------+-------+----------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M6" ;
+---------+-------+----------+---------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                   ;
+---------+-------+----------+---------------------------------------------------------------------------+
; b_i[31] ; Input ; Info     ; Stuck at GND                                                              ;
+---------+-------+----------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M5" ;
+---------+-------+----------+---------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                   ;
+---------+-------+----------+---------------------------------------------------------------------------+
; b_i[31] ; Input ; Info     ; Stuck at GND                                                              ;
+---------+-------+----------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M4" ;
+---------+-------+----------+---------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                   ;
+---------+-------+----------+---------------------------------------------------------------------------+
; b_i[31] ; Input ; Info     ; Stuck at GND                                                              ;
+---------+-------+----------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M3" ;
+---------+-------+----------+---------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                   ;
+---------+-------+----------+---------------------------------------------------------------------------+
; b_i[31] ; Input ; Info     ; Stuck at GND                                                              ;
+---------+-------+----------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M2" ;
+---------+-------+----------+---------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                   ;
+---------+-------+----------+---------------------------------------------------------------------------+
; b_i[31] ; Input ; Info     ; Stuck at GND                                                              ;
+---------+-------+----------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M1" ;
+---------+-------+----------+---------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                   ;
+---------+-------+----------+---------------------------------------------------------------------------+
; b_i[31] ; Input ; Info     ; Stuck at GND                                                              ;
+---------+-------+----------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M0" ;
+---------+-------+----------+---------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                   ;
+---------+-------+----------+---------------------------------------------------------------------------+
; b_i[31] ; Input ; Info     ; Stuck at GND                                                              ;
+---------+-------+----------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M31" ;
+--------+-------+----------+----------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                    ;
+--------+-------+----------+----------------------------------------------------------------------------+
; b_i[0] ; Input ; Info     ; Stuck at GND                                                               ;
+--------+-------+----------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M30" ;
+--------+-------+----------+----------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                    ;
+--------+-------+----------+----------------------------------------------------------------------------+
; b_i[0] ; Input ; Info     ; Stuck at GND                                                               ;
+--------+-------+----------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M29" ;
+--------+-------+----------+----------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                    ;
+--------+-------+----------+----------------------------------------------------------------------------+
; b_i[0] ; Input ; Info     ; Stuck at GND                                                               ;
+--------+-------+----------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M28" ;
+--------+-------+----------+----------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                    ;
+--------+-------+----------+----------------------------------------------------------------------------+
; b_i[0] ; Input ; Info     ; Stuck at GND                                                               ;
+--------+-------+----------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M27" ;
+--------+-------+----------+----------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                    ;
+--------+-------+----------+----------------------------------------------------------------------------+
; b_i[0] ; Input ; Info     ; Stuck at GND                                                               ;
+--------+-------+----------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M26" ;
+--------+-------+----------+----------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                    ;
+--------+-------+----------+----------------------------------------------------------------------------+
; b_i[0] ; Input ; Info     ; Stuck at GND                                                               ;
+--------+-------+----------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M25" ;
+--------+-------+----------+----------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                    ;
+--------+-------+----------+----------------------------------------------------------------------------+
; b_i[0] ; Input ; Info     ; Stuck at GND                                                               ;
+--------+-------+----------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M24" ;
+--------+-------+----------+----------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                    ;
+--------+-------+----------+----------------------------------------------------------------------------+
; b_i[0] ; Input ; Info     ; Stuck at GND                                                               ;
+--------+-------+----------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M23" ;
+--------+-------+----------+----------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                    ;
+--------+-------+----------+----------------------------------------------------------------------------+
; b_i[0] ; Input ; Info     ; Stuck at GND                                                               ;
+--------+-------+----------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M22" ;
+--------+-------+----------+----------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                    ;
+--------+-------+----------+----------------------------------------------------------------------------+
; b_i[0] ; Input ; Info     ; Stuck at GND                                                               ;
+--------+-------+----------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M21" ;
+--------+-------+----------+----------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                    ;
+--------+-------+----------+----------------------------------------------------------------------------+
; b_i[0] ; Input ; Info     ; Stuck at GND                                                               ;
+--------+-------+----------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M20" ;
+--------+-------+----------+----------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                    ;
+--------+-------+----------+----------------------------------------------------------------------------+
; b_i[0] ; Input ; Info     ; Stuck at GND                                                               ;
+--------+-------+----------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M19" ;
+--------+-------+----------+----------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                    ;
+--------+-------+----------+----------------------------------------------------------------------------+
; b_i[0] ; Input ; Info     ; Stuck at GND                                                               ;
+--------+-------+----------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M18" ;
+--------+-------+----------+----------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                    ;
+--------+-------+----------+----------------------------------------------------------------------------+
; b_i[0] ; Input ; Info     ; Stuck at GND                                                               ;
+--------+-------+----------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M17" ;
+--------+-------+----------+----------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                    ;
+--------+-------+----------+----------------------------------------------------------------------------+
; b_i[0] ; Input ; Info     ; Stuck at GND                                                               ;
+--------+-------+----------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M16" ;
+--------+-------+----------+----------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                    ;
+--------+-------+----------+----------------------------------------------------------------------------+
; b_i[0] ; Input ; Info     ; Stuck at GND                                                               ;
+--------+-------+----------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M15" ;
+--------+-------+----------+----------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                    ;
+--------+-------+----------+----------------------------------------------------------------------------+
; b_i[0] ; Input ; Info     ; Stuck at GND                                                               ;
+--------+-------+----------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M14" ;
+--------+-------+----------+----------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                    ;
+--------+-------+----------+----------------------------------------------------------------------------+
; b_i[0] ; Input ; Info     ; Stuck at GND                                                               ;
+--------+-------+----------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M13" ;
+--------+-------+----------+----------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                    ;
+--------+-------+----------+----------------------------------------------------------------------------+
; b_i[0] ; Input ; Info     ; Stuck at GND                                                               ;
+--------+-------+----------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M12" ;
+--------+-------+----------+----------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                    ;
+--------+-------+----------+----------------------------------------------------------------------------+
; b_i[0] ; Input ; Info     ; Stuck at GND                                                               ;
+--------+-------+----------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M11" ;
+--------+-------+----------+----------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                    ;
+--------+-------+----------+----------------------------------------------------------------------------+
; b_i[0] ; Input ; Info     ; Stuck at GND                                                               ;
+--------+-------+----------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M10" ;
+--------+-------+----------+----------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                    ;
+--------+-------+----------+----------------------------------------------------------------------------+
; b_i[0] ; Input ; Info     ; Stuck at GND                                                               ;
+--------+-------+----------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M9" ;
+--------+-------+----------+---------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                   ;
+--------+-------+----------+---------------------------------------------------------------------------+
; b_i[0] ; Input ; Info     ; Stuck at GND                                                              ;
+--------+-------+----------+---------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M8" ;
+--------+-------+----------+---------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                   ;
+--------+-------+----------+---------------------------------------------------------------------------+
; b_i[0] ; Input ; Info     ; Stuck at GND                                                              ;
+--------+-------+----------+---------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M7" ;
+--------+-------+----------+---------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                   ;
+--------+-------+----------+---------------------------------------------------------------------------+
; b_i[0] ; Input ; Info     ; Stuck at GND                                                              ;
+--------+-------+----------+---------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M6" ;
+--------+-------+----------+---------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                   ;
+--------+-------+----------+---------------------------------------------------------------------------+
; b_i[0] ; Input ; Info     ; Stuck at GND                                                              ;
+--------+-------+----------+---------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M5" ;
+--------+-------+----------+---------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                   ;
+--------+-------+----------+---------------------------------------------------------------------------+
; b_i[0] ; Input ; Info     ; Stuck at GND                                                              ;
+--------+-------+----------+---------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M4" ;
+--------+-------+----------+---------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                   ;
+--------+-------+----------+---------------------------------------------------------------------------+
; b_i[0] ; Input ; Info     ; Stuck at GND                                                              ;
+--------+-------+----------+---------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M3" ;
+--------+-------+----------+---------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                   ;
+--------+-------+----------+---------------------------------------------------------------------------+
; b_i[0] ; Input ; Info     ; Stuck at GND                                                              ;
+--------+-------+----------+---------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M2" ;
+--------+-------+----------+---------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                   ;
+--------+-------+----------+---------------------------------------------------------------------------+
; b_i[0] ; Input ; Info     ; Stuck at GND                                                              ;
+--------+-------+----------+---------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M1" ;
+--------+-------+----------+---------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                   ;
+--------+-------+----------+---------------------------------------------------------------------------+
; b_i[0] ; Input ; Info     ; Stuck at GND                                                              ;
+--------+-------+----------+---------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M0" ;
+--------+-------+----------+---------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                   ;
+--------+-------+----------+---------------------------------------------------------------------------+
; b_i[0] ; Input ; Info     ; Stuck at GND                                                              ;
+--------+-------+----------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|subtractor_32bit:SB0"                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; b_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|EX:EX|alu:ALU_EX|adder_32bit:AD0"                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|EX:EX|brcomp:BrComp_EX|set_less_than_unsign:SLTU|subtractor_32bit:S0" ;
+------+--------+----------+---------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                               ;
+------+--------+----------+---------------------------------------------------------------------------------------+
; d_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
+------+--------+----------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|EX:EX|brcomp:BrComp_EX|set_less_than_unsign:SLTU"                          ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; rd_o[31..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|EX:EX|brcomp:BrComp_EX|set_less_than:SLT|subtractor_32bit:SUB0"           ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; d_o[30..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; b_o        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|EX:EX|brcomp:BrComp_EX|set_less_than:SLT"                                  ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; rd_o[31..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|EX:EX|brcomp:BrComp_EX|set_equal:SE"                                       ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; rd_o[31..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|IF:IF|i_victim_cache:I_VICTIM_CACHE|i_victim_cache_controller:IVC_CTRL|adder_32bit:A_miss" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                              ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------+
; b_i[31..1] ; Input  ; Info     ; Stuck at GND                                                                                         ;
; c_o        ; Output ; Info     ; Explicitly unconnected                                                                               ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|IF:IF|i_victim_cache:I_VICTIM_CACHE|i_victim_cache_controller:IVC_CTRL|subtractor_32bit:S_hit" ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                        ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; b_o  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|IF:IF|i_victim_cache:I_VICTIM_CACHE|i_victim_cache_controller:IVC_CTRL|adder_32bit:A_access" ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; b_i[31..1] ; Input  ; Info     ; Stuck at GND                                                                                           ;
; c_o        ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|IF:IF|i_victim_cache:I_VICTIM_CACHE|i_victim_cache_controller:IVC_CTRL" ;
+-------------+--------+----------+----------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                          ;
+-------------+--------+----------+----------------------------------------------------------------------------------+
; accessing_o ; Output ; Info     ; Explicitly unconnected                                                           ;
+-------------+--------+----------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|IF:IF|i_victim_cache:I_VICTIM_CACHE" ;
+----------------+--------+----------+--------------------------------------------+
; Port           ; Type   ; Severity ; Details                                    ;
+----------------+--------+----------+--------------------------------------------+
; cpu_req_i.data ; Input  ; Info     ; Stuck at GND                               ;
; cpu_req_i.rw   ; Input  ; Info     ; Stuck at GND                               ;
; no_acc_o       ; Output ; Info     ; Explicitly unconnected                     ;
; no_hit_o       ; Output ; Info     ; Explicitly unconnected                     ;
; no_miss_o      ; Output ; Info     ; Explicitly unconnected                     ;
+----------------+--------+----------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|IF:IF|i_cache:I_CACHE|icache_controller:cache_controller|adder_32bit:A_miss" ;
+------------+--------+----------+----------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                ;
+------------+--------+----------+----------------------------------------------------------------------------------------+
; b_i[31..1] ; Input  ; Info     ; Stuck at GND                                                                           ;
; c_o        ; Output ; Info     ; Explicitly unconnected                                                                 ;
+------------+--------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|IF:IF|i_cache:I_CACHE|icache_controller:cache_controller|subtractor_32bit:S_hit" ;
+------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                          ;
+------+--------+----------+--------------------------------------------------------------------------------------------------+
; b_o  ; Output ; Info     ; Explicitly unconnected                                                                           ;
+------+--------+----------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|IF:IF|i_cache:I_CACHE|icache_controller:cache_controller|adder_32bit:A_access" ;
+------------+--------+----------+------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                  ;
+------------+--------+----------+------------------------------------------------------------------------------------------+
; b_i[31..1] ; Input  ; Info     ; Stuck at GND                                                                             ;
; c_o        ; Output ; Info     ; Explicitly unconnected                                                                   ;
+------------+--------+----------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|IF:IF|i_cache:I_CACHE"                                                         ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; cpu_req_i.data  ; Input  ; Info     ; Stuck at GND                                                                        ;
; cpu_req_i.rw    ; Input  ; Info     ; Stuck at GND                                                                        ;
; cpu_res_o.ready ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|IF:IF|adder_32bit:ADD4_IF"                                                ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; a_i[31..3] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_i[1..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_i[2]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; c_o        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|IF:IF|pc:PC_IF|adder_32bit:Incr_command|full_adder:A0" ;
+------+-------+----------+-------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                 ;
+------+-------+----------+-------------------------------------------------------------------------+
; c_i  ; Input ; Info     ; Stuck at GND                                                            ;
+------+-------+----------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|IF:IF|pc:PC_IF|adder_32bit:Incr_command" ;
+------------+--------+----------+----------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                            ;
+------------+--------+----------+----------------------------------------------------+
; b_i[31..1] ; Input  ; Info     ; Stuck at GND                                       ;
; b_i[0]     ; Input  ; Info     ; Stuck at VCC                                       ;
; c_o        ; Output ; Info     ; Explicitly unconnected                             ;
+------------+--------+----------+----------------------------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|IF:IF"     ;
+----------+--------+----------+------------------------+
; Port     ; Type   ; Severity ; Details                ;
+----------+--------+----------+------------------------+
; no_acc_o ; Output ; Info     ; Explicitly unconnected ;
; no_hit_o ; Output ; Info     ; Explicitly unconnected ;
+----------+--------+----------+------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|subtractor_32bit:Icache_hit|full_subtractor:S0" ;
+------+-------+----------+------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                          ;
+------+-------+----------+------------------------------------------------------------------+
; c_i  ; Input ; Info     ; Stuck at GND                                                     ;
+------+-------+----------+------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU|subtractor_32bit:Icache_hit"                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; d_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; b_o  ; Output ; Info     ; Explicitly unconnected                                                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cache:CPU"                                                                                                                             ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                          ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; io_sw_i[31..16]  ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; io_lcd_o[30..11] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                              ;
; io_ledg_o        ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (8 bits) it drives; bit(s) "io_ledg_o[31..8]" have no fanouts   ;
; io_ledr_o        ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (17 bits) it drives; bit(s) "io_ledr_o[31..17]" have no fanouts ;
; io_hex0_o        ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (7 bits) it drives; bit(s) "io_hex0_o[31..7]" have no fanouts   ;
; io_hex1_o        ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (7 bits) it drives; bit(s) "io_hex1_o[31..7]" have no fanouts   ;
; io_hex2_o        ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (7 bits) it drives; bit(s) "io_hex2_o[31..7]" have no fanouts   ;
; io_hex3_o        ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (7 bits) it drives; bit(s) "io_hex3_o[31..7]" have no fanouts   ;
; io_hex4_o        ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (7 bits) it drives; bit(s) "io_hex4_o[31..7]" have no fanouts   ;
; io_hex5_o        ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (7 bits) it drives; bit(s) "io_hex5_o[31..7]" have no fanouts   ;
; io_hex6_o        ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (7 bits) it drives; bit(s) "io_hex6_o[31..7]" have no fanouts   ;
; io_hex7_o        ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (7 bits) it drives; bit(s) "io_hex7_o[31..7]" have no fanouts   ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:07:32     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Apr 10 21:00:09 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off wrapper -c wrapper
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file wrapper.sv
    Info (12023): Found entity 1: wrapper
Info (12021): Found 1 design units, including 1 entities, in source file /altera/projects/riscv_cache/xor_32bit.sv
    Info (12023): Found entity 1: xor_32bit
Info (12021): Found 1 design units, including 1 entities, in source file /altera/projects/riscv_cache/wb.sv
    Info (12023): Found entity 1: WB
Info (12021): Found 1 design units, including 1 entities, in source file /altera/projects/riscv_cache/subtractor_32bit.sv
    Info (12023): Found entity 1: subtractor_32bit
Info (12021): Found 1 design units, including 1 entities, in source file /altera/projects/riscv_cache/shift_right_logical.sv
    Info (12023): Found entity 1: shift_right_logical
Info (12021): Found 1 design units, including 1 entities, in source file /altera/projects/riscv_cache/shift_right_arithmetic.sv
    Info (12023): Found entity 1: shift_right_arithmetic
Info (12021): Found 1 design units, including 1 entities, in source file /altera/projects/riscv_cache/shift_left_logical.sv
    Info (12023): Found entity 1: shift_left_logical
Info (12021): Found 1 design units, including 1 entities, in source file /altera/projects/riscv_cache/set_less_than_unsign.sv
    Info (12023): Found entity 1: set_less_than_unsign
Info (12021): Found 1 design units, including 1 entities, in source file /altera/projects/riscv_cache/set_less_than.sv
    Info (12023): Found entity 1: set_less_than
Info (12021): Found 1 design units, including 1 entities, in source file /altera/projects/riscv_cache/set_equal.sv
    Info (12023): Found entity 1: set_equal
Info (12021): Found 1 design units, including 1 entities, in source file /altera/projects/riscv_cache/pipeline_tb.sv
    Info (12023): Found entity 1: pipeline_tb
Info (12021): Found 1 design units, including 1 entities, in source file /altera/projects/riscv_cache/pipeline.sv
    Info (12023): Found entity 1: pipeline
Info (12021): Found 1 design units, including 1 entities, in source file /altera/projects/riscv_cache/or_32bit.sv
    Info (12023): Found entity 1: or_32bit
Info (12021): Found 1 design units, including 1 entities, in source file /altera/projects/riscv_cache/mux3to1_32bit.sv
    Info (12023): Found entity 1: mux3to1_32bit
Info (12021): Found 1 design units, including 1 entities, in source file /altera/projects/riscv_cache/mux2to1_32bit.sv
    Info (12023): Found entity 1: mux2to1_32bit
Info (12021): Found 1 design units, including 1 entities, in source file /altera/projects/riscv_cache/imm_gen.sv
    Info (12023): Found entity 1: imm_gen
Info (12021): Found 1 design units, including 1 entities, in source file /altera/projects/riscv_cache/full_subtractor.sv
    Info (12023): Found entity 1: full_subtractor
Info (12021): Found 1 design units, including 1 entities, in source file /altera/projects/riscv_cache/full_adder.sv
    Info (12023): Found entity 1: full_adder
Info (12021): Found 1 design units, including 1 entities, in source file /altera/projects/riscv_cache/ex.sv
    Info (12023): Found entity 1: EX
Info (12021): Found 0 design units, including 0 entities, in source file /altera/projects/riscv_cache/define.sv
Info (12021): Found 1 design units, including 1 entities, in source file /altera/projects/riscv_cache/decode_dif.sv
    Info (12023): Found entity 1: decode_dif
Info (12021): Found 1 design units, including 1 entities, in source file /altera/projects/riscv_cache/ctrl_unit.sv
    Info (12023): Found entity 1: ctrl_unit
Info (12021): Found 1 design units, including 1 entities, in source file /altera/projects/riscv_cache/brcomp.sv
    Info (12023): Found entity 1: brcomp
Info (12021): Found 1 design units, including 1 entities, in source file /altera/projects/riscv_cache/and_32bit.sv
    Info (12023): Found entity 1: and_32bit
Info (12021): Found 1 design units, including 1 entities, in source file /altera/projects/riscv_cache/alu.sv
    Info (12023): Found entity 1: alu
Info (12021): Found 1 design units, including 1 entities, in source file /altera/projects/riscv_cache/adder_32bit.sv
    Info (12023): Found entity 1: adder_32bit
Info (12021): Found 1 design units, including 1 entities, in source file /altera/projects/riscv_cache/pc.sv
    Info (12023): Found entity 1: pc
Info (12021): Found 1 design units, including 1 entities, in source file /altera/projects/riscv_cache/lsu.sv
    Info (12023): Found entity 1: lsu
Info (12021): Found 1 design units, including 1 entities, in source file /altera/projects/riscv_cache/imem.sv
    Info (12023): Found entity 1: imem
Info (12021): Found 1 design units, including 1 entities, in source file /altera/projects/riscv_cache/hazard_unit.sv
    Info (12023): Found entity 1: Hazard_unit
Info (12021): Found 1 design units, including 1 entities, in source file /altera/projects/riscv_cache/l2_cache_controller.sv
    Info (12023): Found entity 1: l2_cache_controller
Info (12021): Found 1 design units, including 1 entities, in source file /altera/projects/riscv_cache/victim_cache_data.sv
    Info (12023): Found entity 1: victim_cache_data
Info (12021): Found 1 design units, including 1 entities, in source file /altera/projects/riscv_cache/victim_cache_tag.sv
    Info (12023): Found entity 1: victim_cache_tag
Info (12021): Found 1 design units, including 1 entities, in source file /altera/projects/riscv_cache/victim_cache.sv
    Info (12023): Found entity 1: victim_cache
Info (12021): Found 1 design units, including 1 entities, in source file /altera/projects/riscv_cache/victim_cache_lru.sv
    Info (12023): Found entity 1: victim_cache_LRU
Info (12021): Found 1 design units, including 1 entities, in source file /altera/projects/riscv_cache/l2_cache_lru.sv
    Info (12023): Found entity 1: l2_cache_LRU
Info (12021): Found 1 design units, including 1 entities, in source file /altera/projects/riscv_cache/l2_cache.sv
    Info (12023): Found entity 1: l2_cache
Info (12021): Found 2 design units, including 2 entities, in source file /altera/projects/riscv_cache/cache_plru.sv
    Info (12023): Found entity 1: cache_pLRU
    Info (12023): Found entity 2: cache_pLRU_node
Info (12021): Found 1 design units, including 1 entities, in source file /altera/projects/riscv_cache/cache_lru.sv
    Info (12023): Found entity 1: cache_LRU
Info (12021): Found 2 design units, including 2 entities, in source file /altera/projects/riscv_cache/l2_cache_plru.sv
    Info (12023): Found entity 1: l2_cache_pLRU
    Info (12023): Found entity 2: l2_cache_pLRU_node
Info (12021): Found 1 design units, including 0 entities, in source file /altera/projects/riscv_cache/cache_def.sv
    Info (12022): Found design unit 1: cache_def (SystemVerilog)
Info (12021): Found 1 design units, including 1 entities, in source file /altera/projects/riscv_cache/i_cache.sv
    Info (12023): Found entity 1: i_cache
Info (12021): Found 1 design units, including 1 entities, in source file /altera/projects/riscv_cache/icache_controller.sv
    Info (12023): Found entity 1: icache_controller
Info (12021): Found 1 design units, including 1 entities, in source file /altera/projects/riscv_cache/d_cache.sv
    Info (12023): Found entity 1: d_cache
Info (12021): Found 1 design units, including 1 entities, in source file /altera/projects/riscv_cache/cache_fsm.sv
    Info (12023): Found entity 1: cache_fsm
Info (12021): Found 1 design units, including 1 entities, in source file /altera/projects/riscv_cache/riscv_cache_tb.sv
    Info (12023): Found entity 1: riscv_cache_tb
Info (12021): Found 1 design units, including 1 entities, in source file /altera/projects/riscv_cache/victim_cache_controller.sv
    Info (12023): Found entity 1: victim_cache_controller
Info (12021): Found 1 design units, including 1 entities, in source file /altera/projects/riscv_cache/i_victim_cache.sv
    Info (12023): Found entity 1: i_victim_cache
Info (12021): Found 1 design units, including 1 entities, in source file /altera/projects/riscv_cache/cache_arbiter.sv
    Info (12023): Found entity 1: cache_arbiter
Info (12021): Found 1 design units, including 1 entities, in source file /altera/projects/riscv_cache/i_victim_cache_lru.sv
    Info (12023): Found entity 1: i_victim_cache_LRU
Info (12021): Found 1 design units, including 1 entities, in source file /altera/projects/riscv_cache/i_victim_cache_tag.sv
    Info (12023): Found entity 1: i_victim_cache_tag
Info (12021): Found 1 design units, including 1 entities, in source file /altera/projects/riscv_cache/i_victim_cache_data.sv
    Info (12023): Found entity 1: i_victim_cache_data
Info (12021): Found 1 design units, including 1 entities, in source file /altera/projects/riscv_cache/d_victim_cache_tag.sv
    Info (12023): Found entity 1: d_victim_cache_tag
Info (12021): Found 1 design units, including 1 entities, in source file /altera/projects/riscv_cache/d_victim_cache_lru.sv
    Info (12023): Found entity 1: d_victim_cache_LRU
Info (12021): Found 1 design units, including 1 entities, in source file /altera/projects/riscv_cache/d_victim_cache_data.sv
    Info (12023): Found entity 1: d_victim_cache_data
Info (12021): Found 2 design units, including 2 entities, in source file /altera/projects/riscv_cache/d_victim_cache_plru.sv
    Info (12023): Found entity 1: d_victim_cache_pLRU
    Info (12023): Found entity 2: d_victim_cache_pLRU_node
Info (12021): Found 2 design units, including 2 entities, in source file /altera/projects/riscv_cache/victim_cache_plru.sv
    Info (12023): Found entity 1: victim_cache_pLRU
    Info (12023): Found entity 2: victim_cache_pLRU_node
Info (12021): Found 2 design units, including 2 entities, in source file /altera/projects/riscv_cache/i_victim_cache_plru.sv
    Info (12023): Found entity 1: i_victim_cache_pLRU
    Info (12023): Found entity 2: i_victim_cache_pLRU_node
Info (12021): Found 1 design units, including 1 entities, in source file /altera/projects/riscv_cache/if.sv
    Info (12023): Found entity 1: IF
Info (12021): Found 1 design units, including 1 entities, in source file /altera/projects/riscv_cache/d_victim_cache.sv
    Info (12023): Found entity 1: d_victim_cache
Info (12021): Found 1 design units, including 1 entities, in source file /altera/projects/riscv_cache/d_victim_cache_controller.sv
    Info (12023): Found entity 1: d_victim_cache_controller
Info (12021): Found 1 design units, including 1 entities, in source file /altera/projects/riscv_cache/i_victim_cache_controller.sv
    Info (12023): Found entity 1: i_victim_cache_controller
Info (12021): Found 1 design units, including 1 entities, in source file /altera/projects/riscv_cache/mem.sv
    Info (12023): Found entity 1: MEM
Info (12021): Found 1 design units, including 1 entities, in source file /altera/projects/riscv_cache/sram_controller_32b_5lr.sv
    Info (12023): Found entity 1: sram_controller_32b_5lr
Info (12021): Found 1 design units, including 1 entities, in source file /altera/projects/riscv_cache/sram_controller_128b.sv
    Info (12023): Found entity 1: sram_controller_128b
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../riscv_cache/Branch_predictor.sv(57)
Info (12021): Found 1 design units, including 1 entities, in source file /altera/projects/riscv_cache/branch_predictor.sv
    Info (12023): Found entity 1: Branch_predictor
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../riscv_cache/cache_data.sv(12)
Info (12021): Found 1 design units, including 1 entities, in source file /altera/projects/riscv_cache/cache_data.sv
    Info (12023): Found entity 1: cache_data
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../riscv_cache/cache_tag.sv(16)
Info (12021): Found 1 design units, including 1 entities, in source file /altera/projects/riscv_cache/cache_tag.sv
    Info (12023): Found entity 1: cache_tag
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../riscv_cache/l2_cache_tag.sv(16)
Info (12021): Found 1 design units, including 1 entities, in source file /altera/projects/riscv_cache/l2_cache_tag.sv
    Info (12023): Found entity 1: l2_cache_tag
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../riscv_cache/l2_cache_data.sv(12)
Info (12021): Found 1 design units, including 1 entities, in source file /altera/projects/riscv_cache/l2_cache_data.sv
    Info (12023): Found entity 1: l2_cache_data
Info (12021): Found 1 design units, including 1 entities, in source file /altera/projects/riscv_cache/riscv_cache.sv
    Info (12023): Found entity 1: riscv_cache
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../riscv_cache/Memory.sv(63)
Info (12021): Found 1 design units, including 1 entities, in source file /altera/projects/riscv_cache/memory.sv
    Info (12023): Found entity 1: Memory
Info (12021): Found 1 design units, including 1 entities, in source file /altera/projects/riscv_cache/id.sv
    Info (12023): Found entity 1: ID
Info (12021): Found 1 design units, including 1 entities, in source file /altera/projects/riscv_cache/regfile.sv
    Info (12023): Found entity 1: regfile
Info (12127): Elaborating entity "wrapper" for the top level hierarchy
Info (12128): Elaborating entity "riscv_cache" for hierarchy "riscv_cache:CPU"
Info (12128): Elaborating entity "subtractor_32bit" for hierarchy "riscv_cache:CPU|subtractor_32bit:Icache_hit"
Info (12128): Elaborating entity "full_subtractor" for hierarchy "riscv_cache:CPU|subtractor_32bit:Icache_hit|full_subtractor:S0"
Info (12128): Elaborating entity "IF" for hierarchy "riscv_cache:CPU|IF:IF"
Info (12128): Elaborating entity "mux2to1_32bit" for hierarchy "riscv_cache:CPU|IF:IF|mux2to1_32bit:MUX_IF"
Info (12128): Elaborating entity "mux3to1_32bit" for hierarchy "riscv_cache:CPU|IF:IF|mux3to1_32bit:MUX3_IF"
Info (12128): Elaborating entity "pc" for hierarchy "riscv_cache:CPU|IF:IF|pc:PC_IF"
Info (12128): Elaborating entity "adder_32bit" for hierarchy "riscv_cache:CPU|IF:IF|pc:PC_IF|adder_32bit:Incr_command"
Info (12128): Elaborating entity "full_adder" for hierarchy "riscv_cache:CPU|IF:IF|pc:PC_IF|adder_32bit:Incr_command|full_adder:A0"
Info (12128): Elaborating entity "i_cache" for hierarchy "riscv_cache:CPU|IF:IF|i_cache:I_CACHE"
Info (12128): Elaborating entity "cache_LRU" for hierarchy "riscv_cache:CPU|IF:IF|i_cache:I_CACHE|cache_LRU:LRU"
Info (12128): Elaborating entity "cache_tag" for hierarchy "riscv_cache:CPU|IF:IF|i_cache:I_CACHE|cache_tag:ctag"
Info (10264): Verilog HDL Case Statement information at cache_tag.sv(64): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "cache_data" for hierarchy "riscv_cache:CPU|IF:IF|i_cache:I_CACHE|cache_data:cdata"
Info (12128): Elaborating entity "icache_controller" for hierarchy "riscv_cache:CPU|IF:IF|i_cache:I_CACHE|icache_controller:cache_controller"
Warning (10036): Verilog HDL or VHDL warning at icache_controller.sv(85): object "st_tag" assigned a value but never read
Info (12128): Elaborating entity "i_victim_cache" for hierarchy "riscv_cache:CPU|IF:IF|i_victim_cache:I_VICTIM_CACHE"
Info (12128): Elaborating entity "i_victim_cache_LRU" for hierarchy "riscv_cache:CPU|IF:IF|i_victim_cache:I_VICTIM_CACHE|i_victim_cache_LRU:IVC_LRU"
Info (12128): Elaborating entity "i_victim_cache_tag" for hierarchy "riscv_cache:CPU|IF:IF|i_victim_cache:I_VICTIM_CACHE|i_victim_cache_tag:IVC_CTAG"
Info (10264): Verilog HDL Case Statement information at i_victim_cache_tag.sv(69): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "i_victim_cache_data" for hierarchy "riscv_cache:CPU|IF:IF|i_victim_cache:I_VICTIM_CACHE|i_victim_cache_data:IVC_CDATA"
Info (12128): Elaborating entity "i_victim_cache_controller" for hierarchy "riscv_cache:CPU|IF:IF|i_victim_cache:I_VICTIM_CACHE|i_victim_cache_controller:IVC_CTRL"
Warning (10858): Verilog HDL warning at i_victim_cache_controller.sv(34): object vstate used but never assigned
Warning (10036): Verilog HDL or VHDL warning at i_victim_cache_controller.sv(34): object "rstate" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at i_victim_cache_controller.sv(57): object "full_w" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at i_victim_cache_controller.sv(83): object "r_evict_data" assigned a value but never read
Warning (10034): Output port "accessing_o" at i_victim_cache_controller.sv(26) has no driver
Info (12128): Elaborating entity "ID" for hierarchy "riscv_cache:CPU|ID:ID"
Info (12128): Elaborating entity "regfile" for hierarchy "riscv_cache:CPU|ID:ID|regfile:RF_ID"
Info (12128): Elaborating entity "imm_gen" for hierarchy "riscv_cache:CPU|ID:ID|imm_gen:ImmGen_ID"
Info (12128): Elaborating entity "ctrl_unit" for hierarchy "riscv_cache:CPU|ID:ID|ctrl_unit:CtrlUnit_ID"
Info (12128): Elaborating entity "EX" for hierarchy "riscv_cache:CPU|EX:EX"
Info (12128): Elaborating entity "brcomp" for hierarchy "riscv_cache:CPU|EX:EX|brcomp:BrComp_EX"
Info (12128): Elaborating entity "set_equal" for hierarchy "riscv_cache:CPU|EX:EX|brcomp:BrComp_EX|set_equal:SE"
Info (12128): Elaborating entity "xor_32bit" for hierarchy "riscv_cache:CPU|EX:EX|brcomp:BrComp_EX|set_equal:SE|xor_32bit:X0"
Info (12128): Elaborating entity "set_less_than" for hierarchy "riscv_cache:CPU|EX:EX|brcomp:BrComp_EX|set_less_than:SLT"
Info (12128): Elaborating entity "set_less_than_unsign" for hierarchy "riscv_cache:CPU|EX:EX|brcomp:BrComp_EX|set_less_than_unsign:SLTU"
Info (12128): Elaborating entity "alu" for hierarchy "riscv_cache:CPU|EX:EX|alu:ALU_EX"
Info (12128): Elaborating entity "shift_left_logical" for hierarchy "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_left_logical:SLL0"
Info (12128): Elaborating entity "decode_dif" for hierarchy "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|decode_dif:DE0"
Info (12128): Elaborating entity "shift_right_logical" for hierarchy "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_logical:SRL0"
Info (12128): Elaborating entity "shift_right_arithmetic" for hierarchy "riscv_cache:CPU|EX:EX|alu:ALU_EX|shift_right_arithmetic:SRA0"
Info (12128): Elaborating entity "or_32bit" for hierarchy "riscv_cache:CPU|EX:EX|alu:ALU_EX|or_32bit:OR0"
Info (12128): Elaborating entity "and_32bit" for hierarchy "riscv_cache:CPU|EX:EX|alu:ALU_EX|and_32bit:AND0"
Info (12128): Elaborating entity "MEM" for hierarchy "riscv_cache:CPU|MEM:MEM"
Info (12128): Elaborating entity "d_cache" for hierarchy "riscv_cache:CPU|MEM:MEM|d_cache:D_CACHE"
Info (12128): Elaborating entity "cache_fsm" for hierarchy "riscv_cache:CPU|MEM:MEM|d_cache:D_CACHE|cache_fsm:cache_controller"
Warning (10036): Verilog HDL or VHDL warning at cache_fsm.sv(82): object "st_tag" assigned a value but never read
Info (12128): Elaborating entity "d_victim_cache" for hierarchy "riscv_cache:CPU|MEM:MEM|d_victim_cache:D_VICTIM_CACHE"
Info (12128): Elaborating entity "d_victim_cache_LRU" for hierarchy "riscv_cache:CPU|MEM:MEM|d_victim_cache:D_VICTIM_CACHE|d_victim_cache_LRU:DVC_LRU"
Info (12128): Elaborating entity "d_victim_cache_tag" for hierarchy "riscv_cache:CPU|MEM:MEM|d_victim_cache:D_VICTIM_CACHE|d_victim_cache_tag:DVC_CTAG"
Info (10264): Verilog HDL Case Statement information at d_victim_cache_tag.sv(69): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "d_victim_cache_data" for hierarchy "riscv_cache:CPU|MEM:MEM|d_victim_cache:D_VICTIM_CACHE|d_victim_cache_data:DVC_CDATA"
Info (12128): Elaborating entity "d_victim_cache_controller" for hierarchy "riscv_cache:CPU|MEM:MEM|d_victim_cache:D_VICTIM_CACHE|d_victim_cache_controller:DVC_CTRL"
Warning (10858): Verilog HDL warning at d_victim_cache_controller.sv(34): object vstate used but never assigned
Warning (10036): Verilog HDL or VHDL warning at d_victim_cache_controller.sv(34): object "rstate" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at d_victim_cache_controller.sv(57): object "full_w" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at d_victim_cache_controller.sv(83): object "r_evict_data" assigned a value but never read
Warning (10034): Output port "accessing_o" at d_victim_cache_controller.sv(26) has no driver
Info (12128): Elaborating entity "WB" for hierarchy "riscv_cache:CPU|WB:WB"
Info (12128): Elaborating entity "Hazard_unit" for hierarchy "riscv_cache:CPU|Hazard_unit:FCU"
Info (12128): Elaborating entity "Branch_predictor" for hierarchy "riscv_cache:CPU|Branch_predictor:BP"
Info (12128): Elaborating entity "cache_arbiter" for hierarchy "riscv_cache:CPU|cache_arbiter:Arbiter"
Info (12128): Elaborating entity "l2_cache" for hierarchy "riscv_cache:CPU|l2_cache:L2_CACHE"
Info (12128): Elaborating entity "l2_cache_LRU" for hierarchy "riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_LRU:LRU"
Info (12128): Elaborating entity "l2_cache_tag" for hierarchy "riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_tag:ctag"
Info (10264): Verilog HDL Case Statement information at l2_cache_tag.sv(72): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "l2_cache_data" for hierarchy "riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_data:cdata"
Info (12128): Elaborating entity "l2_cache_controller" for hierarchy "riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_controller:cache_controller"
Warning (10036): Verilog HDL or VHDL warning at l2_cache_controller.sv(55): object "full_w" assigned a value but never read
Info (12128): Elaborating entity "Memory" for hierarchy "riscv_cache:CPU|Memory:MEMORY"
Warning (10850): Verilog HDL warning at Memory.sv(67): number of words (113) in memory file does not match the number of elements in the address range [0:511]
Warning (10030): Net "imem.data_a" at Memory.sv(64) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "imem.waddr_a" at Memory.sv(64) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "imem.we_a" at Memory.sv(64) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "sram_controller_128b" for hierarchy "riscv_cache:CPU|Memory:MEMORY|sram_controller_128b:u_SRAM_CTRL"
Info (276014): Found 3 instances of uninferred RAM logic
    Info (276007): RAM logic "riscv_cache:CPU|Memory:MEMORY|imem" is uninferred due to asynchronous read logic
    Info (276004): RAM logic "riscv_cache:CPU|MEM:MEM|d_victim_cache:D_VICTIM_CACHE|d_victim_cache_data:DVC_CDATA|data_mem" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "riscv_cache:CPU|IF:IF|i_victim_cache:I_VICTIM_CACHE|i_victim_cache_data:IVC_CDATA|data_mem" is uninferred due to inappropriate RAM size
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/altera/projects/wrapper_riscv_cache/db/wrapper.ram0_Memory_a0c6519c.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (19000): Inferred 3 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "riscv_cache:CPU|MEM:MEM|d_cache:D_CACHE|cache_data:cdata|data_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 128
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 128
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/wrapper.ram0_cache_data_5d1e26af.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "riscv_cache:CPU|IF:IF|i_cache:I_CACHE|cache_data:cdata|data_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 128
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 128
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/wrapper.ram0_cache_data_5d1e26af.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_data:cdata|data_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 128
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 128
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/wrapper.ram0_l2_cache_data_aa817d7a.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "riscv_cache:CPU|MEM:MEM|d_cache:D_CACHE|cache_data:cdata|altsyncram:data_mem_rtl_0"
Info (12133): Instantiated megafunction "riscv_cache:CPU|MEM:MEM|d_cache:D_CACHE|cache_data:cdata|altsyncram:data_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "128"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "128"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/wrapper.ram0_cache_data_5d1e26af.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bpl1.tdf
    Info (12023): Found entity 1: altsyncram_bpl1
Info (12130): Elaborated megafunction instantiation "riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_data:cdata|altsyncram:data_mem_rtl_0"
Info (12133): Instantiated megafunction "riscv_cache:CPU|l2_cache:L2_CACHE|l2_cache_data:cdata|altsyncram:data_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "128"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "128"
    Info (12134): Parameter "WIDTH_B" = "128"
    Info (12134): Parameter "WIDTHAD_B" = "7"
    Info (12134): Parameter "NUMWORDS_B" = "128"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/wrapper.ram0_l2_cache_data_aa817d7a.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m4m1.tdf
    Info (12023): Found entity 1: altsyncram_m4m1
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SRAM_LB_N" is stuck at GND
    Warning (13410): Pin "SRAM_UB_N" is stuck at GND
Info (17049): 29 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[16]"
    Warning (15610): No output dependent on input pin "KEY[0]"
    Warning (15610): No output dependent on input pin "SRAM_OE_N"
Info (21057): Implemented 30390 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 21 input pins
    Info (21059): Implemented 115 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 29854 logic cells
    Info (21064): Implemented 384 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 33 warnings
    Info: Peak virtual memory: 4709 megabytes
    Info: Processing ended: Thu Apr 10 21:08:05 2025
    Info: Elapsed time: 00:07:56
    Info: Total CPU time (on all processors): 00:07:12


