$date
	Wed May  5 09:40:53 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module bus_tb $end
$var wire 1 ! assert_lhs $end
$var wire 1 " assert_rhs $end
$var reg 1 # assert_addr $end
$var reg 1 $ assert_xfer $end
$var reg 16 % bus_in_a [15:0] $end
$var reg 16 & bus_in_b [15:0] $end
$var reg 1 ' clk $end
$var reg 1 ( dec $end
$var reg 1 ) inc $end
$var reg 1 * load_xfer $end
$var reg 1 + reset $end
$scope module register_addr1 $end
$var wire 1 , addr_en $end
$var wire 16 - addr_in [15:0] $end
$var wire 16 . addr_out [15:0] $end
$var wire 1 ! assert_addr $end
$var wire 1 " assert_xfer $end
$var wire 1 ' clk $end
$var wire 1 ( dec $end
$var wire 1 ) inc $end
$var wire 1 * load_xfer $end
$var wire 1 + reset $end
$var wire 1 / xfer_en $end
$var wire 16 0 xfer_in [15:0] $end
$var wire 16 1 xfer_out [15:0] $end
$var reg 16 2 value [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 2
b0 1
b10 0
z/
b0 .
b1 -
z,
0+
0*
0)
0(
0'
b10 &
b1 %
0$
0#
z"
z!
$end
#5000
1'
1#
#10000
0'
#15000
1'
1$
#20000
0'
#25000
b10 1
b10 .
b10 2
1'
1*
#30000
0'
#35000
1'
0*
#40000
0'
#45000
1'
#50000
0'
#55000
b11 1
b11 .
b11 2
1'
1)
#60000
0'
#65000
1'
0)
#70000
0'
#75000
b10 1
b10 .
b10 2
1'
1(
#80000
0'
#85000
1'
0(
#90000
0'
#95000
b0 1
b0 .
b0 2
1'
1+
#100000
0'
#105000
1'
0+
#110000
0'
#115000
1'
