{
  "module_name": "actbl1.h",
  "hash_id": "5a9b85d7a46c5db2e779091b8d5e8a31753208ee9c09cae2c53075f8605b806a",
  "original_prompt": "Ingested from linux-6.6.14/include/acpi/actbl1.h",
  "human_readable_source": " \n \n\n#ifndef __ACTBL1_H__\n#define __ACTBL1_H__\n\n \n\n \n#define ACPI_SIG_AEST           \"AEST\"\t \n#define ACPI_SIG_ASF            \"ASF!\"\t \n#define ACPI_SIG_ASPT           \"ASPT\"\t \n#define ACPI_SIG_BERT           \"BERT\"\t \n#define ACPI_SIG_BGRT           \"BGRT\"\t \n#define ACPI_SIG_BOOT           \"BOOT\"\t \n#define ACPI_SIG_CEDT           \"CEDT\"\t \n#define ACPI_SIG_CPEP           \"CPEP\"\t \n#define ACPI_SIG_CSRT           \"CSRT\"\t \n#define ACPI_SIG_DBG2           \"DBG2\"\t \n#define ACPI_SIG_DBGP           \"DBGP\"\t \n#define ACPI_SIG_DMAR           \"DMAR\"\t \n#define ACPI_SIG_DRTM           \"DRTM\"\t \n#define ACPI_SIG_ECDT           \"ECDT\"\t \n#define ACPI_SIG_EINJ           \"EINJ\"\t \n#define ACPI_SIG_ERST           \"ERST\"\t \n#define ACPI_SIG_FPDT           \"FPDT\"\t \n#define ACPI_SIG_GTDT           \"GTDT\"\t \n#define ACPI_SIG_HEST           \"HEST\"\t \n#define ACPI_SIG_HMAT           \"HMAT\"\t \n#define ACPI_SIG_HPET           \"HPET\"\t \n#define ACPI_SIG_IBFT           \"IBFT\"\t \n#define ACPI_SIG_MSCT           \"MSCT\"\t \n\n#define ACPI_SIG_S3PT           \"S3PT\"\t \n#define ACPI_SIG_PCCS           \"PCC\"\t \n\n#define ACPI_SIG_NBFT\t\t\"NBFT\"\t \n\n \n\n#define ACPI_SIG_MATR           \"MATR\"\t \n#define ACPI_SIG_MSDM           \"MSDM\"\t \n\n \n#ifdef ACPI_UNDEFINED_TABLES\n#define ACPI_SIG_ATKG           \"ATKG\"\n#define ACPI_SIG_GSCI           \"GSCI\"\t \n#define ACPI_SIG_IEIT           \"IEIT\"\n#endif\n\n \n#pragma pack(1)\n\n \n\n \n\n \n\nstruct acpi_subtable_header {\n\tu8 type;\n\tu8 length;\n};\n\n \n\nstruct acpi_whea_header {\n\tu8 action;\n\tu8 instruction;\n\tu8 flags;\n\tu8 reserved;\n\tstruct acpi_generic_address register_region;\n\tu64 value;\t\t \n\tu64 mask;\t\t \n};\n\n \nstruct acpi_aspt_global_regs {\n\tstruct acpi_aspt_header header;\n\tu32 reserved;\n\tu64 feature_reg_addr;\n\tu64 irq_en_reg_addr;\n\tu64 irq_st_reg_addr;\n};\n\n \nstruct acpi_aspt_sev_mbox_regs {\n\tstruct acpi_aspt_header header;\n\tu8 mbox_irq_id;\n\tu8 reserved[3];\n\tu64 cmd_resp_reg_addr;\n\tu64 cmd_buf_lo_reg_addr;\n\tu64 cmd_buf_hi_reg_addr;\n};\n\n \nstruct acpi_aspt_acpi_mbox_regs {\n\tstruct acpi_aspt_header header;\n\tu32 reserved1;\n\tu64 cmd_resp_reg_addr;\n\tu64 reserved2[2];\n};\n\n \n\nstruct acpi_table_asf {\n\tstruct acpi_table_header header;\t \n};\n\n \n\nstruct acpi_asf_header {\n\tu8 type;\n\tu8 reserved;\n\tu16 length;\n};\n\n \n\nenum acpi_asf_type {\n\tACPI_ASF_TYPE_INFO = 0,\n\tACPI_ASF_TYPE_ALERT = 1,\n\tACPI_ASF_TYPE_CONTROL = 2,\n\tACPI_ASF_TYPE_BOOT = 3,\n\tACPI_ASF_TYPE_ADDRESS = 4,\n\tACPI_ASF_TYPE_RESERVED = 5\n};\n\n \n\n \n\nstruct acpi_asf_info {\n\tstruct acpi_asf_header header;\n\tu8 min_reset_value;\n\tu8 min_poll_interval;\n\tu16 system_id;\n\tu32 mfg_id;\n\tu8 flags;\n\tu8 reserved2[3];\n};\n\n \n\n#define ACPI_ASF_SMBUS_PROTOCOLS    (1)\n\n \n\nstruct acpi_asf_alert {\n\tstruct acpi_asf_header header;\n\tu8 assert_mask;\n\tu8 deassert_mask;\n\tu8 alerts;\n\tu8 data_length;\n};\n\nstruct acpi_asf_alert_data {\n\tu8 address;\n\tu8 command;\n\tu8 mask;\n\tu8 value;\n\tu8 sensor_type;\n\tu8 type;\n\tu8 offset;\n\tu8 source_type;\n\tu8 severity;\n\tu8 sensor_number;\n\tu8 entity;\n\tu8 instance;\n};\n\n \n\nstruct acpi_asf_remote {\n\tstruct acpi_asf_header header;\n\tu8 controls;\n\tu8 data_length;\n\tu16 reserved2;\n};\n\nstruct acpi_asf_control_data {\n\tu8 function;\n\tu8 address;\n\tu8 command;\n\tu8 value;\n};\n\n \n\nstruct acpi_asf_rmcp {\n\tstruct acpi_asf_header header;\n\tu8 capabilities[7];\n\tu8 completion_code;\n\tu32 enterprise_id;\n\tu8 command;\n\tu16 parameter;\n\tu16 boot_options;\n\tu16 oem_parameters;\n};\n\n \n\nstruct acpi_asf_address {\n\tstruct acpi_asf_header header;\n\tu8 eprom_address;\n\tu8 devices;\n};\n\n \n\nstruct acpi_table_bert {\n\tstruct acpi_table_header header;\t \n\tu32 region_length;\t \n\tu64 address;\t\t \n};\n\n \n\nstruct acpi_bert_region {\n\tu32 block_status;\t \n\tu32 raw_data_offset;\t \n\tu32 raw_data_length;\t \n\tu32 data_length;\t \n\tu32 error_severity;\t \n};\n\n \n\n#define ACPI_BERT_UNCORRECTABLE             (1)\n#define ACPI_BERT_CORRECTABLE               (1<<1)\n#define ACPI_BERT_MULTIPLE_UNCORRECTABLE    (1<<2)\n#define ACPI_BERT_MULTIPLE_CORRECTABLE      (1<<3)\n#define ACPI_BERT_ERROR_ENTRY_COUNT         (0xFF<<4)\t \n\n \n\nenum acpi_bert_error_severity {\n\tACPI_BERT_ERROR_CORRECTABLE = 0,\n\tACPI_BERT_ERROR_FATAL = 1,\n\tACPI_BERT_ERROR_CORRECTED = 2,\n\tACPI_BERT_ERROR_NONE = 3,\n\tACPI_BERT_ERROR_RESERVED = 4\t \n};\n\n \n\n \n\nstruct acpi_table_bgrt {\n\tstruct acpi_table_header header;\t \n\tu16 version;\n\tu8 status;\n\tu8 image_type;\n\tu64 image_address;\n\tu32 image_offset_x;\n\tu32 image_offset_y;\n};\n\n \n\n#define ACPI_BGRT_DISPLAYED                 (1)\n#define ACPI_BGRT_ORIENTATION_OFFSET        (3 << 1)\n\n \n\nstruct acpi_table_boot {\n\tstruct acpi_table_header header;\t \n\tu8 cmos_index;\t\t \n\tu8 reserved[3];\n};\n\n \n\nstruct acpi_table_cdat {\n\tu32 length;\t\t \n\tu8 revision;\t\t \n\tu8 checksum;\t\t \n\tu8 reserved[6];\n\tu32 sequence;\t\t \n};\n\n \n\nstruct acpi_cdat_header {\n\tu8 type;\n\tu8 reserved;\n\tu16 length;\n};\n\n \n\nenum acpi_cdat_type {\n\tACPI_CDAT_TYPE_DSMAS = 0,\n\tACPI_CDAT_TYPE_DSLBIS = 1,\n\tACPI_CDAT_TYPE_DSMSCIS = 2,\n\tACPI_CDAT_TYPE_DSIS = 3,\n\tACPI_CDAT_TYPE_DSEMTS = 4,\n\tACPI_CDAT_TYPE_SSLBIS = 5,\n\tACPI_CDAT_TYPE_RESERVED = 6\t \n};\n\n \n\nstruct acpi_cdat_dsmas {\n\tu8 dsmad_handle;\n\tu8 flags;\n\tu16 reserved;\n\tu64 dpa_base_address;\n\tu64 dpa_length;\n};\n\n \n\n#define ACPI_CDAT_DSMAS_NON_VOLATILE        (1 << 2)\n\n \n\nstruct acpi_cdat_dslbis {\n\tu8 handle;\n\tu8 flags;\t\t \n\tu8 data_type;\n\tu8 reserved;\n\tu64 entry_base_unit;\n\tu16 entry[3];\n\tu16 reserved2;\n};\n\n \n\nstruct acpi_cdat_dsmscis {\n\tu8 dsmas_handle;\n\tu8 reserved[3];\n\tu64 side_cache_size;\n\tu32 cache_attributes;\n};\n\n \n\nstruct acpi_cdat_dsis {\n\tu8 flags;\n\tu8 handle;\n\tu16 reserved;\n};\n\n \n\n#define ACPI_CDAT_DSIS_MEM_ATTACHED         (1 << 0)\n\n \n\nstruct acpi_cdat_dsemts {\n\tu8 dsmas_handle;\n\tu8 memory_type;\n\tu16 reserved;\n\tu64 dpa_offset;\n\tu64 range_length;\n};\n\n \n\nstruct acpi_cdat_sslbis {\n\tu8 data_type;\n\tu8 reserved[3];\n\tu64 entry_base_unit;\n};\n\n \n\nstruct acpi_cdat_sslbe {\n\tu16 portx_id;\n\tu16 porty_id;\n\tu16 latency_or_bandwidth;\n\tu16 reserved;\n};\n\n \n\nstruct acpi_table_cedt {\n\tstruct acpi_table_header header;\t \n};\n\n \n\nstruct acpi_cedt_header {\n\tu8 type;\n\tu8 reserved;\n\tu16 length;\n};\n\n \n\nenum acpi_cedt_type {\n\tACPI_CEDT_TYPE_CHBS = 0,\n\tACPI_CEDT_TYPE_CFMWS = 1,\n\tACPI_CEDT_TYPE_CXIMS = 2,\n\tACPI_CEDT_TYPE_RDPAS = 3,\n\tACPI_CEDT_TYPE_RESERVED = 4,\n};\n\n \n\n#define ACPI_CEDT_CHBS_VERSION_CXL11    (0)\n#define ACPI_CEDT_CHBS_VERSION_CXL20    (1)\n\n \n\n#define ACPI_CEDT_CHBS_LENGTH_CXL11     (0x2000)\n#define ACPI_CEDT_CHBS_LENGTH_CXL20     (0x10000)\n\n \n\n \n\nstruct acpi_cedt_chbs {\n\tstruct acpi_cedt_header header;\n\tu32 uid;\n\tu32 cxl_version;\n\tu32 reserved;\n\tu64 base;\n\tu64 length;\n};\n\n \n\nstruct acpi_cedt_cfmws {\n\tstruct acpi_cedt_header header;\n\tu32 reserved1;\n\tu64 base_hpa;\n\tu64 window_size;\n\tu8 interleave_ways;\n\tu8 interleave_arithmetic;\n\tu16 reserved2;\n\tu32 granularity;\n\tu16 restrictions;\n\tu16 qtg_id;\n\tu32 interleave_targets[];\n};\n\nstruct acpi_cedt_cfmws_target_element {\n\tu32 interleave_target;\n};\n\n \n\n#define ACPI_CEDT_CFMWS_ARITHMETIC_MODULO   (0)\n#define ACPI_CEDT_CFMWS_ARITHMETIC_XOR      (1)\n\n \n\n#define ACPI_CEDT_CFMWS_RESTRICT_TYPE2      (1)\n#define ACPI_CEDT_CFMWS_RESTRICT_TYPE3      (1<<1)\n#define ACPI_CEDT_CFMWS_RESTRICT_VOLATILE   (1<<2)\n#define ACPI_CEDT_CFMWS_RESTRICT_PMEM       (1<<3)\n#define ACPI_CEDT_CFMWS_RESTRICT_FIXED      (1<<4)\n\n \n\nstruct acpi_cedt_cxims {\n\tstruct acpi_cedt_header header;\n\tu16 reserved1;\n\tu8 hbig;\n\tu8 nr_xormaps;\n\tu64 xormap_list[];\n};\n\n \n\nstruct acpi_cedt_rdpas {\n\tstruct acpi_cedt_header header;\n\tu8 reserved1;\n\tu16 length;\n\tu16 segment;\n\tu16 bdf;\n\tu8 protocol;\n\tu64 address;\n};\n\n \n#define ACPI_CEDT_RDPAS_BUS_MASK            0xff00\n#define ACPI_CEDT_RDPAS_DEVICE_MASK         0x00f8\n#define ACPI_CEDT_RDPAS_FUNCTION_MASK       0x0007\n\n#define ACPI_CEDT_RDPAS_PROTOCOL_IO        (0)\n#define ACPI_CEDT_RDPAS_PROTOCOL_CACHEMEM  (1)\n\n \n\nstruct acpi_table_cpep {\n\tstruct acpi_table_header header;\t \n\tu64 reserved;\n};\n\n \n\nstruct acpi_cpep_polling {\n\tstruct acpi_subtable_header header;\n\tu8 id;\t\t\t \n\tu8 eid;\t\t\t \n\tu32 interval;\t\t \n};\n\n \n\nstruct acpi_table_csrt {\n\tstruct acpi_table_header header;\t \n};\n\n \n\nstruct acpi_csrt_group {\n\tu32 length;\n\tu32 vendor_id;\n\tu32 subvendor_id;\n\tu16 device_id;\n\tu16 subdevice_id;\n\tu16 revision;\n\tu16 reserved;\n\tu32 shared_info_length;\n\n\t \n};\n\n \n\nstruct acpi_csrt_shared_info {\n\tu16 major_version;\n\tu16 minor_version;\n\tu32 mmio_base_low;\n\tu32 mmio_base_high;\n\tu32 gsi_interrupt;\n\tu8 interrupt_polarity;\n\tu8 interrupt_mode;\n\tu8 num_channels;\n\tu8 dma_address_width;\n\tu16 base_request_line;\n\tu16 num_handshake_signals;\n\tu32 max_block_size;\n\n\t \n};\n\n \n\nstruct acpi_csrt_descriptor {\n\tu32 length;\n\tu16 type;\n\tu16 subtype;\n\tu32 uid;\n\n\t \n};\n\n \n\n#define ACPI_CSRT_TYPE_INTERRUPT    0x0001\n#define ACPI_CSRT_TYPE_TIMER        0x0002\n#define ACPI_CSRT_TYPE_DMA          0x0003\n\n \n\n#define ACPI_CSRT_XRUPT_LINE        0x0000\n#define ACPI_CSRT_XRUPT_CONTROLLER  0x0001\n#define ACPI_CSRT_TIMER             0x0000\n#define ACPI_CSRT_DMA_CHANNEL       0x0000\n#define ACPI_CSRT_DMA_CONTROLLER    0x0001\n\n \n\nstruct acpi_table_dbg2 {\n\tstruct acpi_table_header header;\t \n\tu32 info_offset;\n\tu32 info_count;\n};\n\nstruct acpi_dbg2_header {\n\tu32 info_offset;\n\tu32 info_count;\n};\n\n \n\nstruct acpi_dbg2_device {\n\tu8 revision;\n\tu16 length;\n\tu8 register_count;\t \n\tu16 namepath_length;\n\tu16 namepath_offset;\n\tu16 oem_data_length;\n\tu16 oem_data_offset;\n\tu16 port_type;\n\tu16 port_subtype;\n\tu16 reserved;\n\tu16 base_address_offset;\n\tu16 address_size_offset;\n\t \n};\n\n \n\n#define ACPI_DBG2_SERIAL_PORT       0x8000\n#define ACPI_DBG2_1394_PORT         0x8001\n#define ACPI_DBG2_USB_PORT          0x8002\n#define ACPI_DBG2_NET_PORT          0x8003\n\n \n\n#define ACPI_DBG2_16550_COMPATIBLE  0x0000\n#define ACPI_DBG2_16550_SUBSET      0x0001\n#define ACPI_DBG2_MAX311XE_SPI      0x0002\n#define ACPI_DBG2_ARM_PL011         0x0003\n#define ACPI_DBG2_MSM8X60           0x0004\n#define ACPI_DBG2_16550_NVIDIA      0x0005\n#define ACPI_DBG2_TI_OMAP           0x0006\n#define ACPI_DBG2_APM88XXXX         0x0008\n#define ACPI_DBG2_MSM8974           0x0009\n#define ACPI_DBG2_SAM5250           0x000A\n#define ACPI_DBG2_INTEL_USIF        0x000B\n#define ACPI_DBG2_IMX6              0x000C\n#define ACPI_DBG2_ARM_SBSA_32BIT    0x000D\n#define ACPI_DBG2_ARM_SBSA_GENERIC  0x000E\n#define ACPI_DBG2_ARM_DCC           0x000F\n#define ACPI_DBG2_BCM2835           0x0010\n#define ACPI_DBG2_SDM845_1_8432MHZ  0x0011\n#define ACPI_DBG2_16550_WITH_GAS    0x0012\n#define ACPI_DBG2_SDM845_7_372MHZ   0x0013\n#define ACPI_DBG2_INTEL_LPSS        0x0014\n\n#define ACPI_DBG2_1394_STANDARD     0x0000\n\n#define ACPI_DBG2_USB_XHCI          0x0000\n#define ACPI_DBG2_USB_EHCI          0x0001\n\n \n\nstruct acpi_table_dbgp {\n\tstruct acpi_table_header header;\t \n\tu8 type;\t\t \n\tu8 reserved[3];\n\tstruct acpi_generic_address debug_port;\n};\n\n \n\nstruct acpi_table_dmar {\n\tstruct acpi_table_header header;\t \n\tu8 width;\t\t \n\tu8 flags;\n\tu8 reserved[10];\n};\n\n \n\n#define ACPI_DMAR_INTR_REMAP        (1)\n#define ACPI_DMAR_X2APIC_OPT_OUT    (1<<1)\n#define ACPI_DMAR_X2APIC_MODE       (1<<2)\n\n \n\nstruct acpi_dmar_header {\n\tu16 type;\n\tu16 length;\n};\n\n \n\nenum acpi_dmar_type {\n\tACPI_DMAR_TYPE_HARDWARE_UNIT = 0,\n\tACPI_DMAR_TYPE_RESERVED_MEMORY = 1,\n\tACPI_DMAR_TYPE_ROOT_ATS = 2,\n\tACPI_DMAR_TYPE_HARDWARE_AFFINITY = 3,\n\tACPI_DMAR_TYPE_NAMESPACE = 4,\n\tACPI_DMAR_TYPE_SATC = 5,\n\tACPI_DMAR_TYPE_RESERVED = 6\t \n};\n\n \n\nstruct acpi_dmar_device_scope {\n\tu8 entry_type;\n\tu8 length;\n\tu16 reserved;\n\tu8 enumeration_id;\n\tu8 bus;\n};\n\n \n\nenum acpi_dmar_scope_type {\n\tACPI_DMAR_SCOPE_TYPE_NOT_USED = 0,\n\tACPI_DMAR_SCOPE_TYPE_ENDPOINT = 1,\n\tACPI_DMAR_SCOPE_TYPE_BRIDGE = 2,\n\tACPI_DMAR_SCOPE_TYPE_IOAPIC = 3,\n\tACPI_DMAR_SCOPE_TYPE_HPET = 4,\n\tACPI_DMAR_SCOPE_TYPE_NAMESPACE = 5,\n\tACPI_DMAR_SCOPE_TYPE_RESERVED = 6\t \n};\n\nstruct acpi_dmar_pci_path {\n\tu8 device;\n\tu8 function;\n};\n\n \n\n \n\nstruct acpi_dmar_hardware_unit {\n\tstruct acpi_dmar_header header;\n\tu8 flags;\n\tu8 size;\t\t \n\tu16 segment;\n\tu64 address;\t\t \n};\n\n \n\n#define ACPI_DMAR_INCLUDE_ALL       (1)\n\n \n\nstruct acpi_dmar_reserved_memory {\n\tstruct acpi_dmar_header header;\n\tu16 reserved;\n\tu16 segment;\n\tu64 base_address;\t \n\tu64 end_address;\t \n};\n\n \n\n#define ACPI_DMAR_ALLOW_ALL         (1)\n\n \n\nstruct acpi_dmar_atsr {\n\tstruct acpi_dmar_header header;\n\tu8 flags;\n\tu8 reserved;\n\tu16 segment;\n};\n\n \n\n#define ACPI_DMAR_ALL_PORTS         (1)\n\n \n\nstruct acpi_dmar_rhsa {\n\tstruct acpi_dmar_header header;\n\tu32 reserved;\n\tu64 base_address;\n\tu32 proximity_domain;\n};\n\n \n\nstruct acpi_dmar_andd {\n\tstruct acpi_dmar_header header;\n\tu8 reserved[3];\n\tu8 device_number;\n\tunion {\n\t\tchar __pad;\n\t\t ACPI_FLEX_ARRAY(char, device_name);\n\t};\n};\n\n \n\nstruct acpi_dmar_satc {\n\tstruct acpi_dmar_header header;\n\tu8 flags;\n\tu8 reserved;\n\tu16 segment;\n};\n \n\nstruct acpi_table_drtm {\n\tstruct acpi_table_header header;\t \n\tu64 entry_base_address;\n\tu64 entry_length;\n\tu32 entry_address32;\n\tu64 entry_address64;\n\tu64 exit_address;\n\tu64 log_area_address;\n\tu32 log_area_length;\n\tu64 arch_dependent_address;\n\tu32 flags;\n};\n\n \n\n#define ACPI_DRTM_ACCESS_ALLOWED            (1)\n#define ACPI_DRTM_ENABLE_GAP_CODE           (1<<1)\n#define ACPI_DRTM_INCOMPLETE_MEASUREMENTS   (1<<2)\n#define ACPI_DRTM_AUTHORITY_ORDER           (1<<3)\n\n \n\nstruct acpi_drtm_vtable_list {\n\tu32 validated_table_count;\n\tu64 validated_tables[];\n};\n\n \n\n \n\nstruct acpi_drtm_resource {\n\tu8 size[7];\n\tu8 type;\n\tu64 address;\n};\n\nstruct acpi_drtm_resource_list {\n\tu32 resource_count;\n\tstruct acpi_drtm_resource resources[];\n};\n\n \n\nstruct acpi_drtm_dps_id {\n\tu32 dps_id_length;\n\tu8 dps_id[16];\n};\n\n \n\nstruct acpi_table_ecdt {\n\tstruct acpi_table_header header;\t \n\tstruct acpi_generic_address control;\t \n\tstruct acpi_generic_address data;\t \n\tu32 uid;\t\t \n\tu8 gpe;\t\t\t \n\tu8 id[];\t\t \n};\n\n \n\nstruct acpi_table_einj {\n\tstruct acpi_table_header header;\t \n\tu32 header_length;\n\tu8 flags;\n\tu8 reserved[3];\n\tu32 entries;\n};\n\n \n\nstruct acpi_einj_entry {\n\tstruct acpi_whea_header whea_header;\t \n};\n\n \n\n#define ACPI_EINJ_PRESERVE          (1)\n\n \n\nenum acpi_einj_actions {\n\tACPI_EINJ_BEGIN_OPERATION = 0,\n\tACPI_EINJ_GET_TRIGGER_TABLE = 1,\n\tACPI_EINJ_SET_ERROR_TYPE = 2,\n\tACPI_EINJ_GET_ERROR_TYPE = 3,\n\tACPI_EINJ_END_OPERATION = 4,\n\tACPI_EINJ_EXECUTE_OPERATION = 5,\n\tACPI_EINJ_CHECK_BUSY_STATUS = 6,\n\tACPI_EINJ_GET_COMMAND_STATUS = 7,\n\tACPI_EINJ_SET_ERROR_TYPE_WITH_ADDRESS = 8,\n\tACPI_EINJ_GET_EXECUTE_TIMINGS = 9,\n\tACPI_EINJ_ACTION_RESERVED = 10,\t \n\tACPI_EINJ_TRIGGER_ERROR = 0xFF\t \n};\n\n \n\nenum acpi_einj_instructions {\n\tACPI_EINJ_READ_REGISTER = 0,\n\tACPI_EINJ_READ_REGISTER_VALUE = 1,\n\tACPI_EINJ_WRITE_REGISTER = 2,\n\tACPI_EINJ_WRITE_REGISTER_VALUE = 3,\n\tACPI_EINJ_NOOP = 4,\n\tACPI_EINJ_FLUSH_CACHELINE = 5,\n\tACPI_EINJ_INSTRUCTION_RESERVED = 6\t \n};\n\nstruct acpi_einj_error_type_with_addr {\n\tu32 error_type;\n\tu32 vendor_struct_offset;\n\tu32 flags;\n\tu32 apic_id;\n\tu64 address;\n\tu64 range;\n\tu32 pcie_id;\n};\n\nstruct acpi_einj_vendor {\n\tu32 length;\n\tu32 pcie_id;\n\tu16 vendor_id;\n\tu16 device_id;\n\tu8 revision_id;\n\tu8 reserved[3];\n};\n\n \n\nstruct acpi_einj_trigger {\n\tu32 header_size;\n\tu32 revision;\n\tu32 table_size;\n\tu32 entry_count;\n};\n\n \n\nenum acpi_einj_command_status {\n\tACPI_EINJ_SUCCESS = 0,\n\tACPI_EINJ_FAILURE = 1,\n\tACPI_EINJ_INVALID_ACCESS = 2,\n\tACPI_EINJ_STATUS_RESERVED = 3\t \n};\n\n \n\n#define ACPI_EINJ_PROCESSOR_CORRECTABLE     (1)\n#define ACPI_EINJ_PROCESSOR_UNCORRECTABLE   (1<<1)\n#define ACPI_EINJ_PROCESSOR_FATAL           (1<<2)\n#define ACPI_EINJ_MEMORY_CORRECTABLE        (1<<3)\n#define ACPI_EINJ_MEMORY_UNCORRECTABLE      (1<<4)\n#define ACPI_EINJ_MEMORY_FATAL              (1<<5)\n#define ACPI_EINJ_PCIX_CORRECTABLE          (1<<6)\n#define ACPI_EINJ_PCIX_UNCORRECTABLE        (1<<7)\n#define ACPI_EINJ_PCIX_FATAL                (1<<8)\n#define ACPI_EINJ_PLATFORM_CORRECTABLE      (1<<9)\n#define ACPI_EINJ_PLATFORM_UNCORRECTABLE    (1<<10)\n#define ACPI_EINJ_PLATFORM_FATAL            (1<<11)\n#define ACPI_EINJ_VENDOR_DEFINED            (1<<31)\n\n \n\nstruct acpi_table_erst {\n\tstruct acpi_table_header header;\t \n\tu32 header_length;\n\tu32 reserved;\n\tu32 entries;\n};\n\n \n\nstruct acpi_erst_entry {\n\tstruct acpi_whea_header whea_header;\t \n};\n\n \n\n#define ACPI_ERST_PRESERVE          (1)\n\n \n\nenum acpi_erst_actions {\n\tACPI_ERST_BEGIN_WRITE = 0,\n\tACPI_ERST_BEGIN_READ = 1,\n\tACPI_ERST_BEGIN_CLEAR = 2,\n\tACPI_ERST_END = 3,\n\tACPI_ERST_SET_RECORD_OFFSET = 4,\n\tACPI_ERST_EXECUTE_OPERATION = 5,\n\tACPI_ERST_CHECK_BUSY_STATUS = 6,\n\tACPI_ERST_GET_COMMAND_STATUS = 7,\n\tACPI_ERST_GET_RECORD_ID = 8,\n\tACPI_ERST_SET_RECORD_ID = 9,\n\tACPI_ERST_GET_RECORD_COUNT = 10,\n\tACPI_ERST_BEGIN_DUMMY_WRIITE = 11,\n\tACPI_ERST_NOT_USED = 12,\n\tACPI_ERST_GET_ERROR_RANGE = 13,\n\tACPI_ERST_GET_ERROR_LENGTH = 14,\n\tACPI_ERST_GET_ERROR_ATTRIBUTES = 15,\n\tACPI_ERST_EXECUTE_TIMINGS = 16,\n\tACPI_ERST_ACTION_RESERVED = 17\t \n};\n\n \n\nenum acpi_erst_instructions {\n\tACPI_ERST_READ_REGISTER = 0,\n\tACPI_ERST_READ_REGISTER_VALUE = 1,\n\tACPI_ERST_WRITE_REGISTER = 2,\n\tACPI_ERST_WRITE_REGISTER_VALUE = 3,\n\tACPI_ERST_NOOP = 4,\n\tACPI_ERST_LOAD_VAR1 = 5,\n\tACPI_ERST_LOAD_VAR2 = 6,\n\tACPI_ERST_STORE_VAR1 = 7,\n\tACPI_ERST_ADD = 8,\n\tACPI_ERST_SUBTRACT = 9,\n\tACPI_ERST_ADD_VALUE = 10,\n\tACPI_ERST_SUBTRACT_VALUE = 11,\n\tACPI_ERST_STALL = 12,\n\tACPI_ERST_STALL_WHILE_TRUE = 13,\n\tACPI_ERST_SKIP_NEXT_IF_TRUE = 14,\n\tACPI_ERST_GOTO = 15,\n\tACPI_ERST_SET_SRC_ADDRESS_BASE = 16,\n\tACPI_ERST_SET_DST_ADDRESS_BASE = 17,\n\tACPI_ERST_MOVE_DATA = 18,\n\tACPI_ERST_INSTRUCTION_RESERVED = 19\t \n};\n\n \n\nenum acpi_erst_command_status {\n\tACPI_ERST_SUCCESS = 0,\n\tACPI_ERST_NO_SPACE = 1,\n\tACPI_ERST_NOT_AVAILABLE = 2,\n\tACPI_ERST_FAILURE = 3,\n\tACPI_ERST_RECORD_EMPTY = 4,\n\tACPI_ERST_NOT_FOUND = 5,\n\tACPI_ERST_STATUS_RESERVED = 6\t \n};\n\n \n\nstruct acpi_erst_info {\n\tu16 signature;\t\t \n\tu8 data[48];\n};\n\n \n\nstruct acpi_table_fpdt {\n\tstruct acpi_table_header header;\t \n};\n\n \n\nstruct acpi_fpdt_header {\n\tu16 type;\n\tu8 length;\n\tu8 revision;\n};\n\n \n\nenum acpi_fpdt_type {\n\tACPI_FPDT_TYPE_BOOT = 0,\n\tACPI_FPDT_TYPE_S3PERF = 1\n};\n\n \n\n \n\nstruct acpi_fpdt_boot_pointer {\n\tstruct acpi_fpdt_header header;\n\tu8 reserved[4];\n\tu64 address;\n};\n\n \n\nstruct acpi_fpdt_s3pt_pointer {\n\tstruct acpi_fpdt_header header;\n\tu8 reserved[4];\n\tu64 address;\n};\n\n \nstruct acpi_table_s3pt {\n\tu8 signature[4];\t \n\tu32 length;\n};\n\n \n\n \n\nenum acpi_s3pt_type {\n\tACPI_S3PT_TYPE_RESUME = 0,\n\tACPI_S3PT_TYPE_SUSPEND = 1,\n\tACPI_FPDT_BOOT_PERFORMANCE = 2\n};\n\nstruct acpi_s3pt_resume {\n\tstruct acpi_fpdt_header header;\n\tu32 resume_count;\n\tu64 full_resume;\n\tu64 average_resume;\n};\n\nstruct acpi_s3pt_suspend {\n\tstruct acpi_fpdt_header header;\n\tu64 suspend_start;\n\tu64 suspend_end;\n};\n\n \nstruct acpi_fpdt_boot {\n\tstruct acpi_fpdt_header header;\n\tu8 reserved[4];\n\tu64 reset_end;\n\tu64 load_start;\n\tu64 startup_start;\n\tu64 exit_services_entry;\n\tu64 exit_services_exit;\n};\n\n \n\nstruct acpi_table_gtdt {\n\tstruct acpi_table_header header;\t \n\tu64 counter_block_addresss;\n\tu32 reserved;\n\tu32 secure_el1_interrupt;\n\tu32 secure_el1_flags;\n\tu32 non_secure_el1_interrupt;\n\tu32 non_secure_el1_flags;\n\tu32 virtual_timer_interrupt;\n\tu32 virtual_timer_flags;\n\tu32 non_secure_el2_interrupt;\n\tu32 non_secure_el2_flags;\n\tu64 counter_read_block_address;\n\tu32 platform_timer_count;\n\tu32 platform_timer_offset;\n};\n\n \n\n#define ACPI_GTDT_INTERRUPT_MODE        (1)\n#define ACPI_GTDT_INTERRUPT_POLARITY    (1<<1)\n#define ACPI_GTDT_ALWAYS_ON             (1<<2)\n\nstruct acpi_gtdt_el2 {\n\tu32 virtual_el2_timer_gsiv;\n\tu32 virtual_el2_timer_flags;\n};\n\n \n\nstruct acpi_gtdt_header {\n\tu8 type;\n\tu16 length;\n};\n\n \n\nenum acpi_gtdt_type {\n\tACPI_GTDT_TYPE_TIMER_BLOCK = 0,\n\tACPI_GTDT_TYPE_WATCHDOG = 1,\n\tACPI_GTDT_TYPE_RESERVED = 2\t \n};\n\n \n\n \n\nstruct acpi_gtdt_timer_block {\n\tstruct acpi_gtdt_header header;\n\tu8 reserved;\n\tu64 block_address;\n\tu32 timer_count;\n\tu32 timer_offset;\n};\n\n \n\nstruct acpi_gtdt_timer_entry {\n\tu8 frame_number;\n\tu8 reserved[3];\n\tu64 base_address;\n\tu64 el0_base_address;\n\tu32 timer_interrupt;\n\tu32 timer_flags;\n\tu32 virtual_timer_interrupt;\n\tu32 virtual_timer_flags;\n\tu32 common_flags;\n};\n\n \n\n#define ACPI_GTDT_GT_IRQ_MODE               (1)\n#define ACPI_GTDT_GT_IRQ_POLARITY           (1<<1)\n\n \n\n#define ACPI_GTDT_GT_IS_SECURE_TIMER        (1)\n#define ACPI_GTDT_GT_ALWAYS_ON              (1<<1)\n\n \n\nstruct acpi_gtdt_watchdog {\n\tstruct acpi_gtdt_header header;\n\tu8 reserved;\n\tu64 refresh_frame_address;\n\tu64 control_frame_address;\n\tu32 timer_interrupt;\n\tu32 timer_flags;\n};\n\n \n\n#define ACPI_GTDT_WATCHDOG_IRQ_MODE         (1)\n#define ACPI_GTDT_WATCHDOG_IRQ_POLARITY     (1<<1)\n#define ACPI_GTDT_WATCHDOG_SECURE           (1<<2)\n\n \n\nstruct acpi_table_hest {\n\tstruct acpi_table_header header;\t \n\tu32 error_source_count;\n};\n\n \n\nstruct acpi_hest_header {\n\tu16 type;\n\tu16 source_id;\n};\n\n \n\nenum acpi_hest_types {\n\tACPI_HEST_TYPE_IA32_CHECK = 0,\n\tACPI_HEST_TYPE_IA32_CORRECTED_CHECK = 1,\n\tACPI_HEST_TYPE_IA32_NMI = 2,\n\tACPI_HEST_TYPE_NOT_USED3 = 3,\n\tACPI_HEST_TYPE_NOT_USED4 = 4,\n\tACPI_HEST_TYPE_NOT_USED5 = 5,\n\tACPI_HEST_TYPE_AER_ROOT_PORT = 6,\n\tACPI_HEST_TYPE_AER_ENDPOINT = 7,\n\tACPI_HEST_TYPE_AER_BRIDGE = 8,\n\tACPI_HEST_TYPE_GENERIC_ERROR = 9,\n\tACPI_HEST_TYPE_GENERIC_ERROR_V2 = 10,\n\tACPI_HEST_TYPE_IA32_DEFERRED_CHECK = 11,\n\tACPI_HEST_TYPE_RESERVED = 12\t \n};\n\n \n\n \nstruct acpi_hest_ia_error_bank {\n\tu8 bank_number;\n\tu8 clear_status_on_init;\n\tu8 status_format;\n\tu8 reserved;\n\tu32 control_register;\n\tu64 control_data;\n\tu32 status_register;\n\tu32 address_register;\n\tu32 misc_register;\n};\n\n \n\nstruct acpi_hest_aer_common {\n\tu16 reserved1;\n\tu8 flags;\n\tu8 enabled;\n\tu32 records_to_preallocate;\n\tu32 max_sections_per_record;\n\tu32 bus;\t\t \n\tu16 device;\n\tu16 function;\n\tu16 device_control;\n\tu16 reserved2;\n\tu32 uncorrectable_mask;\n\tu32 uncorrectable_severity;\n\tu32 correctable_mask;\n\tu32 advanced_capabilities;\n};\n\n \n\n#define ACPI_HEST_FIRMWARE_FIRST        (1)\n#define ACPI_HEST_GLOBAL                (1<<1)\n#define ACPI_HEST_GHES_ASSIST           (1<<2)\n\n \n#define ACPI_HEST_BUS(bus)              ((bus) & 0xFF)\n#define ACPI_HEST_SEGMENT(bus)          (((bus) >> 8) & 0xFFFF)\n\n \n\nstruct acpi_hest_notify {\n\tu8 type;\n\tu8 length;\n\tu16 config_write_enable;\n\tu32 poll_interval;\n\tu32 vector;\n\tu32 polling_threshold_value;\n\tu32 polling_threshold_window;\n\tu32 error_threshold_value;\n\tu32 error_threshold_window;\n};\n\n \n\nenum acpi_hest_notify_types {\n\tACPI_HEST_NOTIFY_POLLED = 0,\n\tACPI_HEST_NOTIFY_EXTERNAL = 1,\n\tACPI_HEST_NOTIFY_LOCAL = 2,\n\tACPI_HEST_NOTIFY_SCI = 3,\n\tACPI_HEST_NOTIFY_NMI = 4,\n\tACPI_HEST_NOTIFY_CMCI = 5,\t \n\tACPI_HEST_NOTIFY_MCE = 6,\t \n\tACPI_HEST_NOTIFY_GPIO = 7,\t \n\tACPI_HEST_NOTIFY_SEA = 8,\t \n\tACPI_HEST_NOTIFY_SEI = 9,\t \n\tACPI_HEST_NOTIFY_GSIV = 10,\t \n\tACPI_HEST_NOTIFY_SOFTWARE_DELEGATED = 11,\t \n\tACPI_HEST_NOTIFY_RESERVED = 12\t \n};\n\n \n\n#define ACPI_HEST_TYPE                  (1)\n#define ACPI_HEST_POLL_INTERVAL         (1<<1)\n#define ACPI_HEST_POLL_THRESHOLD_VALUE  (1<<2)\n#define ACPI_HEST_POLL_THRESHOLD_WINDOW (1<<3)\n#define ACPI_HEST_ERR_THRESHOLD_VALUE   (1<<4)\n#define ACPI_HEST_ERR_THRESHOLD_WINDOW  (1<<5)\n\n \n\n \n\nstruct acpi_hest_ia_machine_check {\n\tstruct acpi_hest_header header;\n\tu16 reserved1;\n\tu8 flags;\t\t \n\tu8 enabled;\n\tu32 records_to_preallocate;\n\tu32 max_sections_per_record;\n\tu64 global_capability_data;\n\tu64 global_control_data;\n\tu8 num_hardware_banks;\n\tu8 reserved3[7];\n};\n\n \n\nstruct acpi_hest_ia_corrected {\n\tstruct acpi_hest_header header;\n\tu16 reserved1;\n\tu8 flags;\t\t \n\tu8 enabled;\n\tu32 records_to_preallocate;\n\tu32 max_sections_per_record;\n\tstruct acpi_hest_notify notify;\n\tu8 num_hardware_banks;\n\tu8 reserved2[3];\n};\n\n \n\nstruct acpi_hest_ia_nmi {\n\tstruct acpi_hest_header header;\n\tu32 reserved;\n\tu32 records_to_preallocate;\n\tu32 max_sections_per_record;\n\tu32 max_raw_data_length;\n};\n\n \n\n \n\nstruct acpi_hest_aer_root {\n\tstruct acpi_hest_header header;\n\tstruct acpi_hest_aer_common aer;\n\tu32 root_error_command;\n};\n\n \n\nstruct acpi_hest_aer {\n\tstruct acpi_hest_header header;\n\tstruct acpi_hest_aer_common aer;\n};\n\n \n\nstruct acpi_hest_aer_bridge {\n\tstruct acpi_hest_header header;\n\tstruct acpi_hest_aer_common aer;\n\tu32 uncorrectable_mask2;\n\tu32 uncorrectable_severity2;\n\tu32 advanced_capabilities2;\n};\n\n \n\nstruct acpi_hest_generic {\n\tstruct acpi_hest_header header;\n\tu16 related_source_id;\n\tu8 reserved;\n\tu8 enabled;\n\tu32 records_to_preallocate;\n\tu32 max_sections_per_record;\n\tu32 max_raw_data_length;\n\tstruct acpi_generic_address error_status_address;\n\tstruct acpi_hest_notify notify;\n\tu32 error_block_length;\n};\n\n \n\nstruct acpi_hest_generic_v2 {\n\tstruct acpi_hest_header header;\n\tu16 related_source_id;\n\tu8 reserved;\n\tu8 enabled;\n\tu32 records_to_preallocate;\n\tu32 max_sections_per_record;\n\tu32 max_raw_data_length;\n\tstruct acpi_generic_address error_status_address;\n\tstruct acpi_hest_notify notify;\n\tu32 error_block_length;\n\tstruct acpi_generic_address read_ack_register;\n\tu64 read_ack_preserve;\n\tu64 read_ack_write;\n};\n\n \n\nstruct acpi_hest_generic_status {\n\tu32 block_status;\n\tu32 raw_data_offset;\n\tu32 raw_data_length;\n\tu32 data_length;\n\tu32 error_severity;\n};\n\n \n\n#define ACPI_HEST_UNCORRECTABLE             (1)\n#define ACPI_HEST_CORRECTABLE               (1<<1)\n#define ACPI_HEST_MULTIPLE_UNCORRECTABLE    (1<<2)\n#define ACPI_HEST_MULTIPLE_CORRECTABLE      (1<<3)\n#define ACPI_HEST_ERROR_ENTRY_COUNT         (0xFF<<4)\t \n\n \n\nstruct acpi_hest_generic_data {\n\tu8 section_type[16];\n\tu32 error_severity;\n\tu16 revision;\n\tu8 validation_bits;\n\tu8 flags;\n\tu32 error_data_length;\n\tu8 fru_id[16];\n\tu8 fru_text[20];\n};\n\n \n\nstruct acpi_hest_generic_data_v300 {\n\tu8 section_type[16];\n\tu32 error_severity;\n\tu16 revision;\n\tu8 validation_bits;\n\tu8 flags;\n\tu32 error_data_length;\n\tu8 fru_id[16];\n\tu8 fru_text[20];\n\tu64 time_stamp;\n};\n\n \n\n#define ACPI_HEST_GEN_ERROR_RECOVERABLE     0\n#define ACPI_HEST_GEN_ERROR_FATAL           1\n#define ACPI_HEST_GEN_ERROR_CORRECTED       2\n#define ACPI_HEST_GEN_ERROR_NONE            3\n\n \n\n#define ACPI_HEST_GEN_VALID_FRU_ID          (1)\n#define ACPI_HEST_GEN_VALID_FRU_STRING      (1<<1)\n#define ACPI_HEST_GEN_VALID_TIMESTAMP       (1<<2)\n\n \n\nstruct acpi_hest_ia_deferred_check {\n\tstruct acpi_hest_header header;\n\tu16 reserved1;\n\tu8 flags;\t\t \n\tu8 enabled;\n\tu32 records_to_preallocate;\n\tu32 max_sections_per_record;\n\tstruct acpi_hest_notify notify;\n\tu8 num_hardware_banks;\n\tu8 reserved2[3];\n};\n\n \n\nstruct acpi_table_hmat {\n\tstruct acpi_table_header header;\t \n\tu32 reserved;\n};\n\n \n\nenum acpi_hmat_type {\n\tACPI_HMAT_TYPE_PROXIMITY = 0,\t \n\tACPI_HMAT_TYPE_LOCALITY = 1,\t \n\tACPI_HMAT_TYPE_CACHE = 2,\t \n\tACPI_HMAT_TYPE_RESERVED = 3\t \n};\n\nstruct acpi_hmat_structure {\n\tu16 type;\n\tu16 reserved;\n\tu32 length;\n};\n\n \n\n \n\nstruct acpi_hmat_proximity_domain {\n\tstruct acpi_hmat_structure header;\n\tu16 flags;\n\tu16 reserved1;\n\tu32 processor_PD;\t \n\tu32 memory_PD;\t\t \n\tu32 reserved2;\n\tu64 reserved3;\n\tu64 reserved4;\n};\n\n \n\n#define ACPI_HMAT_PROCESSOR_PD_VALID    (1)\t \n#define ACPI_HMAT_MEMORY_PD_VALID       (1<<1)\t \n#define ACPI_HMAT_RESERVATION_HINT      (1<<2)\t \n\n \n\nstruct acpi_hmat_locality {\n\tstruct acpi_hmat_structure header;\n\tu8 flags;\n\tu8 data_type;\n\tu8 min_transfer_size;\n\tu8 reserved1;\n\tu32 number_of_initiator_Pds;\n\tu32 number_of_target_Pds;\n\tu32 reserved2;\n\tu64 entry_base_unit;\n};\n\n \n\n#define ACPI_HMAT_MEMORY_HIERARCHY  (0x0F)      \n\n \n\n#define ACPI_HMAT_MEMORY            0\n#define ACPI_HMAT_LAST_LEVEL_CACHE  1\n#define ACPI_HMAT_1ST_LEVEL_CACHE   2\n#define ACPI_HMAT_2ND_LEVEL_CACHE   3\n#define ACPI_HMAT_3RD_LEVEL_CACHE   4\n#define ACPI_HMAT_MINIMUM_XFER_SIZE 0x10        \n#define ACPI_HMAT_NON_SEQUENTIAL_XFERS 0x20     \n\n\n \n\n#define ACPI_HMAT_ACCESS_LATENCY    0\n#define ACPI_HMAT_READ_LATENCY      1\n#define ACPI_HMAT_WRITE_LATENCY     2\n#define ACPI_HMAT_ACCESS_BANDWIDTH  3\n#define ACPI_HMAT_READ_BANDWIDTH    4\n#define ACPI_HMAT_WRITE_BANDWIDTH   5\n\n \n\nstruct acpi_hmat_cache {\n\tstruct acpi_hmat_structure header;\n\tu32 memory_PD;\n\tu32 reserved1;\n\tu64 cache_size;\n\tu32 cache_attributes;\n\tu16 reserved2;\n\tu16 number_of_SMBIOShandles;\n};\n\n \n\n#define ACPI_HMAT_TOTAL_CACHE_LEVEL     (0x0000000F)\n#define ACPI_HMAT_CACHE_LEVEL           (0x000000F0)\n#define ACPI_HMAT_CACHE_ASSOCIATIVITY   (0x00000F00)\n#define ACPI_HMAT_WRITE_POLICY          (0x0000F000)\n#define ACPI_HMAT_CACHE_LINE_SIZE       (0xFFFF0000)\n\n \n\n#define ACPI_HMAT_CA_NONE                     (0)\n#define ACPI_HMAT_CA_DIRECT_MAPPED            (1)\n#define ACPI_HMAT_CA_COMPLEX_CACHE_INDEXING   (2)\n\n \n\n#define ACPI_HMAT_CP_NONE   (0)\n#define ACPI_HMAT_CP_WB     (1)\n#define ACPI_HMAT_CP_WT     (2)\n\n \n\nstruct acpi_table_hpet {\n\tstruct acpi_table_header header;\t \n\tu32 id;\t\t\t \n\tstruct acpi_generic_address address;\t \n\tu8 sequence;\t\t \n\tu16 minimum_tick;\t \n\tu8 flags;\n};\n\n \n\n#define ACPI_HPET_PAGE_PROTECT_MASK (3)\n\n \n\nenum acpi_hpet_page_protect {\n\tACPI_HPET_NO_PAGE_PROTECT = 0,\n\tACPI_HPET_PAGE_PROTECT4 = 1,\n\tACPI_HPET_PAGE_PROTECT64 = 2\n};\n\n \n\nstruct acpi_table_ibft {\n\tstruct acpi_table_header header;\t \n\tu8 reserved[12];\n};\n\n \n\nstruct acpi_ibft_header {\n\tu8 type;\n\tu8 version;\n\tu16 length;\n\tu8 index;\n\tu8 flags;\n};\n\n \n\nenum acpi_ibft_type {\n\tACPI_IBFT_TYPE_NOT_USED = 0,\n\tACPI_IBFT_TYPE_CONTROL = 1,\n\tACPI_IBFT_TYPE_INITIATOR = 2,\n\tACPI_IBFT_TYPE_NIC = 3,\n\tACPI_IBFT_TYPE_TARGET = 4,\n\tACPI_IBFT_TYPE_EXTENSIONS = 5,\n\tACPI_IBFT_TYPE_RESERVED = 6\t \n};\n\n \n\nstruct acpi_ibft_control {\n\tstruct acpi_ibft_header header;\n\tu16 extensions;\n\tu16 initiator_offset;\n\tu16 nic0_offset;\n\tu16 target0_offset;\n\tu16 nic1_offset;\n\tu16 target1_offset;\n};\n\nstruct acpi_ibft_initiator {\n\tstruct acpi_ibft_header header;\n\tu8 sns_server[16];\n\tu8 slp_server[16];\n\tu8 primary_server[16];\n\tu8 secondary_server[16];\n\tu16 name_length;\n\tu16 name_offset;\n};\n\nstruct acpi_ibft_nic {\n\tstruct acpi_ibft_header header;\n\tu8 ip_address[16];\n\tu8 subnet_mask_prefix;\n\tu8 origin;\n\tu8 gateway[16];\n\tu8 primary_dns[16];\n\tu8 secondary_dns[16];\n\tu8 dhcp[16];\n\tu16 vlan;\n\tu8 mac_address[6];\n\tu16 pci_address;\n\tu16 name_length;\n\tu16 name_offset;\n};\n\nstruct acpi_ibft_target {\n\tstruct acpi_ibft_header header;\n\tu8 target_ip_address[16];\n\tu16 target_ip_socket;\n\tu8 target_boot_lun[8];\n\tu8 chap_type;\n\tu8 nic_association;\n\tu16 target_name_length;\n\tu16 target_name_offset;\n\tu16 chap_name_length;\n\tu16 chap_name_offset;\n\tu16 chap_secret_length;\n\tu16 chap_secret_offset;\n\tu16 reverse_chap_name_length;\n\tu16 reverse_chap_name_offset;\n\tu16 reverse_chap_secret_length;\n\tu16 reverse_chap_secret_offset;\n};\n\n \n\n#pragma pack()\n\n#endif\t\t\t\t \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}