[
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~CLAAdder_2|CLAAdder_2>io_cpg_p",
    "sources":[
      "~CLAAdder_2|CLAAdder_2>io_a",
      "~CLAAdder_2|CLAAdder_2>io_b"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~CLAAdder_2|CLAAdder_2>io_cpg_g",
    "sources":[
      "~CLAAdder_2|CLAAdder_2>io_a",
      "~CLAAdder_2|CLAAdder_2>io_b"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~CLAAdder_2|CLAAdder_2>io_s",
    "sources":[
      "~CLAAdder_2|CLAAdder_2>io_a",
      "~CLAAdder_2|CLAAdder_2>io_b",
      "~CLAAdder_2|CLAAdder_2>io_cpg_carry"
    ]
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~CLAAdder_2|FullAdder",
    "duplicate":"~CLAAdder_2|CLAAdder_2/whole_granularity_adders_0:CLAAdder/fa_inst:FullAdder",
    "index":0.2
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~CLAAdder_2|CLAAdder",
    "duplicate":"~CLAAdder_2|CLAAdder_2/whole_granularity_adders_0:CLAAdder",
    "index":0.4
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~CLAAdder_2|FullAdder_1",
    "duplicate":"~CLAAdder_2|CLAAdder_2/whole_granularity_adders_1:CLAAdder/fa_inst:FullAdder",
    "index":0.6
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~CLAAdder_2|CLAAdder_1",
    "duplicate":"~CLAAdder_2|CLAAdder_2/whole_granularity_adders_1:CLAAdder",
    "index":0.8
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.SystemVerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  }
]