Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Mon Nov  7 16:43:45 2016
| Host         : eecs-digital-02 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Oscilloscope_v1_timing_summary_routed.rpt -rpx Oscilloscope_v1_timing_summary_routed.rpx
| Design       : Oscilloscope_v1
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 264 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.309        0.000                      0                  550        0.089        0.000                      0                  550        3.000        0.000                       0                   270  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK100MHZ               {0.000 5.000}        10.000          100.000         
  clk_out2_clk_wiz_0    {0.000 4.615}        9.231           108.333         
  clkfbout_clk_wiz_0    {0.000 5.000}        10.000          100.000         
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out2_clk_wiz_0_1  {0.000 4.615}        9.231           108.333         
  clkfbout_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out2_clk_wiz_0          3.309        0.000                      0                  550        0.162        0.000                      0                  550        3.845        0.000                       0                   266  
  clkfbout_clk_wiz_0                                                                                                                                                      8.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out2_clk_wiz_0_1        3.309        0.000                      0                  550        0.162        0.000                      0                  550        3.845        0.000                       0                   266  
  clkfbout_clk_wiz_0_1                                                                                                                                                    8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_0_1  clk_out2_clk_wiz_0          3.309        0.000                      0                  550        0.089        0.000                      0                  550  
clk_out2_clk_wiz_0    clk_out2_clk_wiz_0_1        3.309        0.000                      0                  550        0.089        0.000                      0                  550  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.309ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.309ns  (required time - arrival time)
  Source:                 Buffer/dataOut_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            myCurve/pixelOn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0 rise@9.231ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.870ns  (logic 2.714ns (46.235%)  route 3.156ns (53.765%))
  Logic Levels:           11  (CARRY4=7 LUT1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.782ns = ( 8.449 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         1.229    -0.388    Buffer/clk_out2
    SLICE_X8Y117         FDRE                                         r  Buffer/dataOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y117         FDRE (Prop_fdre_C_Q)         0.393     0.005 f  Buffer/dataOut_reg[0]/Q
                         net (fo=7, routed)           1.040     1.045    Buffer/pixelOn_reg
    SLICE_X14Y120        LUT1 (Prop_lut1_I0_O)        0.097     1.142 r  Buffer/pixelOn2_inferred__0_carry_i_6/O
                         net (fo=1, routed)           0.362     1.504    Buffer/p_0_in[0]
    SLICE_X13Y120        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.421     1.925 f  Buffer/pixelOn2_inferred__0_carry_i_1/O[1]
                         net (fo=3, routed)           0.611     2.537    myCurve/dataScreenLocation[1]
    SLICE_X10Y120        LUT1 (Prop_lut1_I0_O)        0.225     2.762 r  myCurve/pixelOn2_inferred__0_carry_i_4/O
                         net (fo=1, routed)           0.000     2.762    myCurve/pixelOn2_inferred__0_carry_i_4_n_0
    SLICE_X10Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.164 r  myCurve/pixelOn2_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.164    myCurve/pixelOn2_inferred__0_carry_n_0
    SLICE_X10Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.256 r  myCurve/pixelOn2_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.256    myCurve/pixelOn2_inferred__0_carry__0_n_0
    SLICE_X10Y122        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     3.436 f  myCurve/pixelOn2_inferred__0_carry__1/O[2]
                         net (fo=2, routed)           0.587     4.023    myCurve/pixelOn2_inferred__0_carry__1_n_5
    SLICE_X11Y121        LUT3 (Prop_lut3_I0_O)        0.217     4.240 r  myCurve/pixelOn1_inferred__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     4.240    myCurve/pixelOn1_inferred__0_carry__0_i_5_n_0
    SLICE_X11Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.652 r  myCurve/pixelOn1_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.652    myCurve/pixelOn1_inferred__0_carry__0_n_0
    SLICE_X11Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.741 r  myCurve/pixelOn1_inferred__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.741    myCurve/pixelOn1_inferred__0_carry__1_n_0
    SLICE_X11Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.830 r  myCurve/pixelOn1_inferred__0_carry__2/CO[3]
                         net (fo=1, routed)           0.555     5.385    Buffer/gridDisplayY_reg[10][0]
    SLICE_X14Y123        LUT2 (Prop_lut2_I1_O)        0.097     5.482 r  Buffer/pixelOn_i_1/O
                         net (fo=1, routed)           0.000     5.482    myCurve/pixelOn0
    SLICE_X14Y123        FDRE                                         r  myCurve/pixelOn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         1.122     8.449    myCurve/clk_out2
    SLICE_X14Y123        FDRE                                         r  myCurve/pixelOn_reg/C
                         clock pessimism              0.346     8.795    
                         clock uncertainty           -0.073     8.722    
    SLICE_X14Y123        FDRE (Setup_fdre_C_D)        0.069     8.791    myCurve/pixelOn_reg
  -------------------------------------------------------------------
                         required time                          8.791    
                         arrival time                          -5.482    
  -------------------------------------------------------------------
                         slack                                  3.309    

Slack (MET) :             4.676ns  (required time - arrival time)
  Source:                 myCurve/curveDisplayY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            mytls/pixel_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0 rise@9.231ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.064ns  (logic 1.452ns (35.724%)  route 2.612ns (64.276%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 8.451 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.390ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         1.227    -0.390    myCurve/clk_out2
    SLICE_X14Y119        FDRE                                         r  myCurve/curveDisplayY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y119        FDRE (Prop_fdre_C_Q)         0.393     0.003 f  myCurve/curveDisplayY_reg[2]/Q
                         net (fo=8, routed)           1.038     1.041    myCurve/curveDisplayY[2]
    SLICE_X10Y119        LUT6 (Prop_lut6_I1_O)        0.097     1.138 r  myCurve/pixel1_carry_i_9/O
                         net (fo=4, routed)           0.325     1.463    myCurve/pixel1_carry_i_9_n_0
    SLICE_X10Y119        LUT5 (Prop_lut5_I2_O)        0.112     1.575 r  myCurve/pixel1_carry__0_i_5/O
                         net (fo=2, routed)           0.420     1.995    myCurve/pixel1_carry__0_i_5_n_0
    SLICE_X11Y119        LUT4 (Prop_lut4_I0_O)        0.234     2.229 r  myCurve/pixel1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.229    mytls/curveDisplayY_reg[10]_0[1]
    SLICE_X11Y119        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367     2.596 r  mytls/pixel1_carry__0/CO[1]
                         net (fo=1, routed)           0.417     3.013    myCurve/curveDisplayY_reg[10]_0[0]
    SLICE_X14Y120        LUT2 (Prop_lut2_I1_O)        0.249     3.262 r  myCurve/pixel[11]_i_1__0/O
                         net (fo=5, routed)           0.412     3.674    mytls/SR[0]
    SLICE_X14Y127        FDRE                                         r  mytls/pixel_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         1.124     8.451    mytls/clk_out2
    SLICE_X14Y127        FDRE                                         r  mytls/pixel_reg[3]/C
                         clock pessimism              0.346     8.797    
                         clock uncertainty           -0.073     8.724    
    SLICE_X14Y127        FDRE (Setup_fdre_C_R)       -0.373     8.351    mytls/pixel_reg[3]
  -------------------------------------------------------------------
                         required time                          8.351    
                         arrival time                          -3.674    
  -------------------------------------------------------------------
                         slack                                  4.676    

Slack (MET) :             4.676ns  (required time - arrival time)
  Source:                 myCurve/curveDisplayY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            mytls/pixel_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0 rise@9.231ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.064ns  (logic 1.452ns (35.724%)  route 2.612ns (64.276%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 8.451 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.390ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         1.227    -0.390    myCurve/clk_out2
    SLICE_X14Y119        FDRE                                         r  myCurve/curveDisplayY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y119        FDRE (Prop_fdre_C_Q)         0.393     0.003 f  myCurve/curveDisplayY_reg[2]/Q
                         net (fo=8, routed)           1.038     1.041    myCurve/curveDisplayY[2]
    SLICE_X10Y119        LUT6 (Prop_lut6_I1_O)        0.097     1.138 r  myCurve/pixel1_carry_i_9/O
                         net (fo=4, routed)           0.325     1.463    myCurve/pixel1_carry_i_9_n_0
    SLICE_X10Y119        LUT5 (Prop_lut5_I2_O)        0.112     1.575 r  myCurve/pixel1_carry__0_i_5/O
                         net (fo=2, routed)           0.420     1.995    myCurve/pixel1_carry__0_i_5_n_0
    SLICE_X11Y119        LUT4 (Prop_lut4_I0_O)        0.234     2.229 r  myCurve/pixel1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.229    mytls/curveDisplayY_reg[10]_0[1]
    SLICE_X11Y119        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367     2.596 r  mytls/pixel1_carry__0/CO[1]
                         net (fo=1, routed)           0.417     3.013    myCurve/curveDisplayY_reg[10]_0[0]
    SLICE_X14Y120        LUT2 (Prop_lut2_I1_O)        0.249     3.262 r  myCurve/pixel[11]_i_1__0/O
                         net (fo=5, routed)           0.412     3.674    mytls/SR[0]
    SLICE_X14Y127        FDRE                                         r  mytls/pixel_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         1.124     8.451    mytls/clk_out2
    SLICE_X14Y127        FDRE                                         r  mytls/pixel_reg[5]/C
                         clock pessimism              0.346     8.797    
                         clock uncertainty           -0.073     8.724    
    SLICE_X14Y127        FDRE (Setup_fdre_C_R)       -0.373     8.351    mytls/pixel_reg[5]
  -------------------------------------------------------------------
                         required time                          8.351    
                         arrival time                          -3.674    
  -------------------------------------------------------------------
                         slack                                  4.676    

Slack (MET) :             4.676ns  (required time - arrival time)
  Source:                 myCurve/curveDisplayY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            mytls/pixel_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0 rise@9.231ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.064ns  (logic 1.452ns (35.724%)  route 2.612ns (64.276%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 8.451 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.390ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         1.227    -0.390    myCurve/clk_out2
    SLICE_X14Y119        FDRE                                         r  myCurve/curveDisplayY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y119        FDRE (Prop_fdre_C_Q)         0.393     0.003 f  myCurve/curveDisplayY_reg[2]/Q
                         net (fo=8, routed)           1.038     1.041    myCurve/curveDisplayY[2]
    SLICE_X10Y119        LUT6 (Prop_lut6_I1_O)        0.097     1.138 r  myCurve/pixel1_carry_i_9/O
                         net (fo=4, routed)           0.325     1.463    myCurve/pixel1_carry_i_9_n_0
    SLICE_X10Y119        LUT5 (Prop_lut5_I2_O)        0.112     1.575 r  myCurve/pixel1_carry__0_i_5/O
                         net (fo=2, routed)           0.420     1.995    myCurve/pixel1_carry__0_i_5_n_0
    SLICE_X11Y119        LUT4 (Prop_lut4_I0_O)        0.234     2.229 r  myCurve/pixel1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.229    mytls/curveDisplayY_reg[10]_0[1]
    SLICE_X11Y119        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367     2.596 r  mytls/pixel1_carry__0/CO[1]
                         net (fo=1, routed)           0.417     3.013    myCurve/curveDisplayY_reg[10]_0[0]
    SLICE_X14Y120        LUT2 (Prop_lut2_I1_O)        0.249     3.262 r  myCurve/pixel[11]_i_1__0/O
                         net (fo=5, routed)           0.412     3.674    mytls/SR[0]
    SLICE_X14Y127        FDRE                                         r  mytls/pixel_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         1.124     8.451    mytls/clk_out2
    SLICE_X14Y127        FDRE                                         r  mytls/pixel_reg[7]/C
                         clock pessimism              0.346     8.797    
                         clock uncertainty           -0.073     8.724    
    SLICE_X14Y127        FDRE (Setup_fdre_C_R)       -0.373     8.351    mytls/pixel_reg[7]
  -------------------------------------------------------------------
                         required time                          8.351    
                         arrival time                          -3.674    
  -------------------------------------------------------------------
                         slack                                  4.676    

Slack (MET) :             4.676ns  (required time - arrival time)
  Source:                 myCurve/curveDisplayY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            mytls/pixel_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0 rise@9.231ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.064ns  (logic 1.452ns (35.724%)  route 2.612ns (64.276%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 8.451 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.390ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         1.227    -0.390    myCurve/clk_out2
    SLICE_X14Y119        FDRE                                         r  myCurve/curveDisplayY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y119        FDRE (Prop_fdre_C_Q)         0.393     0.003 f  myCurve/curveDisplayY_reg[2]/Q
                         net (fo=8, routed)           1.038     1.041    myCurve/curveDisplayY[2]
    SLICE_X10Y119        LUT6 (Prop_lut6_I1_O)        0.097     1.138 r  myCurve/pixel1_carry_i_9/O
                         net (fo=4, routed)           0.325     1.463    myCurve/pixel1_carry_i_9_n_0
    SLICE_X10Y119        LUT5 (Prop_lut5_I2_O)        0.112     1.575 r  myCurve/pixel1_carry__0_i_5/O
                         net (fo=2, routed)           0.420     1.995    myCurve/pixel1_carry__0_i_5_n_0
    SLICE_X11Y119        LUT4 (Prop_lut4_I0_O)        0.234     2.229 r  myCurve/pixel1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.229    mytls/curveDisplayY_reg[10]_0[1]
    SLICE_X11Y119        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367     2.596 r  mytls/pixel1_carry__0/CO[1]
                         net (fo=1, routed)           0.417     3.013    myCurve/curveDisplayY_reg[10]_0[0]
    SLICE_X14Y120        LUT2 (Prop_lut2_I1_O)        0.249     3.262 r  myCurve/pixel[11]_i_1__0/O
                         net (fo=5, routed)           0.412     3.674    mytls/SR[0]
    SLICE_X14Y127        FDSE                                         r  mytls/pixel_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         1.124     8.451    mytls/clk_out2
    SLICE_X14Y127        FDSE                                         r  mytls/pixel_reg[9]/C
                         clock pessimism              0.346     8.797    
                         clock uncertainty           -0.073     8.724    
    SLICE_X14Y127        FDSE (Setup_fdse_C_S)       -0.373     8.351    mytls/pixel_reg[9]
  -------------------------------------------------------------------
                         required time                          8.351    
                         arrival time                          -3.674    
  -------------------------------------------------------------------
                         slack                                  4.676    

Slack (MET) :             4.735ns  (required time - arrival time)
  Source:                 myCurve/curveDisplayY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            mytls/pixel_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0 rise@9.231ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.064ns  (logic 1.452ns (35.724%)  route 2.612ns (64.276%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 8.451 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.390ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         1.227    -0.390    myCurve/clk_out2
    SLICE_X14Y119        FDRE                                         r  myCurve/curveDisplayY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y119        FDRE (Prop_fdre_C_Q)         0.393     0.003 f  myCurve/curveDisplayY_reg[2]/Q
                         net (fo=8, routed)           1.038     1.041    myCurve/curveDisplayY[2]
    SLICE_X10Y119        LUT6 (Prop_lut6_I1_O)        0.097     1.138 r  myCurve/pixel1_carry_i_9/O
                         net (fo=4, routed)           0.325     1.463    myCurve/pixel1_carry_i_9_n_0
    SLICE_X10Y119        LUT5 (Prop_lut5_I2_O)        0.112     1.575 r  myCurve/pixel1_carry__0_i_5/O
                         net (fo=2, routed)           0.420     1.995    myCurve/pixel1_carry__0_i_5_n_0
    SLICE_X11Y119        LUT4 (Prop_lut4_I0_O)        0.234     2.229 r  myCurve/pixel1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.229    mytls/curveDisplayY_reg[10]_0[1]
    SLICE_X11Y119        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367     2.596 r  mytls/pixel1_carry__0/CO[1]
                         net (fo=1, routed)           0.417     3.013    myCurve/curveDisplayY_reg[10]_0[0]
    SLICE_X14Y120        LUT2 (Prop_lut2_I1_O)        0.249     3.262 r  myCurve/pixel[11]_i_1__0/O
                         net (fo=5, routed)           0.412     3.674    mytls/SR[0]
    SLICE_X15Y127        FDSE                                         r  mytls/pixel_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         1.124     8.451    mytls/clk_out2
    SLICE_X15Y127        FDSE                                         r  mytls/pixel_reg[11]/C
                         clock pessimism              0.346     8.797    
                         clock uncertainty           -0.073     8.724    
    SLICE_X15Y127        FDSE (Setup_fdse_C_S)       -0.314     8.410    mytls/pixel_reg[11]
  -------------------------------------------------------------------
                         required time                          8.410    
                         arrival time                          -3.674    
  -------------------------------------------------------------------
                         slack                                  4.735    

Slack (MET) :             4.992ns  (required time - arrival time)
  Source:                 adcc/dataOut_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/trigger_address0_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0 rise@9.231ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.987ns  (logic 1.181ns (29.624%)  route 2.806ns (70.376%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 8.460 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.396ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         1.221    -0.396    adcc/clk_out2
    SLICE_X15Y123        FDRE                                         r  adcc/dataOut_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y123        FDRE (Prop_fdre_C_Q)         0.313    -0.083 r  adcc/dataOut_reg[5]/Q
                         net (fo=4, routed)           1.237     1.154    adcc/D[5]
    SLICE_X14Y116        LUT4 (Prop_lut4_I0_O)        0.212     1.366 r  adcc/isTriggered2_carry_i_6/O
                         net (fo=1, routed)           0.000     1.366    Trigger/S[2]
    SLICE_X14Y116        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     1.652 r  Trigger/isTriggered2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.652    Trigger/isTriggered2_carry_n_0
    SLICE_X14Y117        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119     1.771 r  Trigger/isTriggered2_carry__0/CO[1]
                         net (fo=3, routed)           0.761     2.532    Trigger/isTriggered2_carry__0_n_2
    SLICE_X12Y113        LUT6 (Prop_lut6_I2_O)        0.251     2.783 r  Trigger/trigger_address0[11]_i_1/O
                         net (fo=12, routed)          0.808     3.591    Buffer/ready_reg
    SLICE_X9Y111         FDRE                                         r  Buffer/trigger_address0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         1.133     8.460    Buffer/clk_out2
    SLICE_X9Y111         FDRE                                         r  Buffer/trigger_address0_reg[1]/C
                         clock pessimism              0.346     8.806    
                         clock uncertainty           -0.073     8.733    
    SLICE_X9Y111         FDRE (Setup_fdre_C_CE)      -0.150     8.583    Buffer/trigger_address0_reg[1]
  -------------------------------------------------------------------
                         required time                          8.583    
                         arrival time                          -3.591    
  -------------------------------------------------------------------
                         slack                                  4.992    

Slack (MET) :             4.992ns  (required time - arrival time)
  Source:                 adcc/dataOut_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/trigger_address0_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0 rise@9.231ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.987ns  (logic 1.181ns (29.624%)  route 2.806ns (70.376%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 8.460 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.396ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         1.221    -0.396    adcc/clk_out2
    SLICE_X15Y123        FDRE                                         r  adcc/dataOut_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y123        FDRE (Prop_fdre_C_Q)         0.313    -0.083 r  adcc/dataOut_reg[5]/Q
                         net (fo=4, routed)           1.237     1.154    adcc/D[5]
    SLICE_X14Y116        LUT4 (Prop_lut4_I0_O)        0.212     1.366 r  adcc/isTriggered2_carry_i_6/O
                         net (fo=1, routed)           0.000     1.366    Trigger/S[2]
    SLICE_X14Y116        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     1.652 r  Trigger/isTriggered2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.652    Trigger/isTriggered2_carry_n_0
    SLICE_X14Y117        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119     1.771 r  Trigger/isTriggered2_carry__0/CO[1]
                         net (fo=3, routed)           0.761     2.532    Trigger/isTriggered2_carry__0_n_2
    SLICE_X12Y113        LUT6 (Prop_lut6_I2_O)        0.251     2.783 r  Trigger/trigger_address0[11]_i_1/O
                         net (fo=12, routed)          0.808     3.591    Buffer/ready_reg
    SLICE_X9Y111         FDRE                                         r  Buffer/trigger_address0_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         1.133     8.460    Buffer/clk_out2
    SLICE_X9Y111         FDRE                                         r  Buffer/trigger_address0_reg[2]/C
                         clock pessimism              0.346     8.806    
                         clock uncertainty           -0.073     8.733    
    SLICE_X9Y111         FDRE (Setup_fdre_C_CE)      -0.150     8.583    Buffer/trigger_address0_reg[2]
  -------------------------------------------------------------------
                         required time                          8.583    
                         arrival time                          -3.591    
  -------------------------------------------------------------------
                         slack                                  4.992    

Slack (MET) :             5.087ns  (required time - arrival time)
  Source:                 adcc/dataOut_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Trigger/samplesSinceTrigger_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0 rise@9.231ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.745ns  (logic 1.181ns (31.539%)  route 2.564ns (68.461%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 8.459 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.396ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         1.221    -0.396    adcc/clk_out2
    SLICE_X15Y123        FDRE                                         r  adcc/dataOut_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y123        FDRE (Prop_fdre_C_Q)         0.313    -0.083 r  adcc/dataOut_reg[5]/Q
                         net (fo=4, routed)           1.237     1.154    adcc/D[5]
    SLICE_X14Y116        LUT4 (Prop_lut4_I0_O)        0.212     1.366 r  adcc/isTriggered2_carry_i_6/O
                         net (fo=1, routed)           0.000     1.366    Trigger/S[2]
    SLICE_X14Y116        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     1.652 r  Trigger/isTriggered2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.652    Trigger/isTriggered2_carry_n_0
    SLICE_X14Y117        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119     1.771 r  Trigger/isTriggered2_carry__0/CO[1]
                         net (fo=3, routed)           0.894     2.665    Trigger/isTriggered2_carry__0_n_2
    SLICE_X12Y113        LUT4 (Prop_lut4_I2_O)        0.251     2.916 r  Trigger/samplesSinceTrigger[4]_i_1/O
                         net (fo=5, routed)           0.433     3.348    Trigger/isTriggered
    SLICE_X13Y113        FDRE                                         r  Trigger/samplesSinceTrigger_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         1.132     8.459    Trigger/clk_out2
    SLICE_X13Y113        FDRE                                         r  Trigger/samplesSinceTrigger_reg[0]/C
                         clock pessimism              0.364     8.823    
                         clock uncertainty           -0.073     8.750    
    SLICE_X13Y113        FDRE (Setup_fdre_C_R)       -0.314     8.436    Trigger/samplesSinceTrigger_reg[0]
  -------------------------------------------------------------------
                         required time                          8.436    
                         arrival time                          -3.348    
  -------------------------------------------------------------------
                         slack                                  5.087    

Slack (MET) :             5.087ns  (required time - arrival time)
  Source:                 adcc/dataOut_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Trigger/samplesSinceTrigger_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0 rise@9.231ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.745ns  (logic 1.181ns (31.539%)  route 2.564ns (68.461%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 8.459 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.396ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         1.221    -0.396    adcc/clk_out2
    SLICE_X15Y123        FDRE                                         r  adcc/dataOut_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y123        FDRE (Prop_fdre_C_Q)         0.313    -0.083 r  adcc/dataOut_reg[5]/Q
                         net (fo=4, routed)           1.237     1.154    adcc/D[5]
    SLICE_X14Y116        LUT4 (Prop_lut4_I0_O)        0.212     1.366 r  adcc/isTriggered2_carry_i_6/O
                         net (fo=1, routed)           0.000     1.366    Trigger/S[2]
    SLICE_X14Y116        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     1.652 r  Trigger/isTriggered2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.652    Trigger/isTriggered2_carry_n_0
    SLICE_X14Y117        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119     1.771 r  Trigger/isTriggered2_carry__0/CO[1]
                         net (fo=3, routed)           0.894     2.665    Trigger/isTriggered2_carry__0_n_2
    SLICE_X12Y113        LUT4 (Prop_lut4_I2_O)        0.251     2.916 r  Trigger/samplesSinceTrigger[4]_i_1/O
                         net (fo=5, routed)           0.433     3.348    Trigger/isTriggered
    SLICE_X13Y113        FDRE                                         r  Trigger/samplesSinceTrigger_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         1.132     8.459    Trigger/clk_out2
    SLICE_X13Y113        FDRE                                         r  Trigger/samplesSinceTrigger_reg[1]/C
                         clock pessimism              0.364     8.823    
                         clock uncertainty           -0.073     8.750    
    SLICE_X13Y113        FDRE (Setup_fdre_C_R)       -0.314     8.436    Trigger/samplesSinceTrigger_reg[1]
  -------------------------------------------------------------------
                         required time                          8.436    
                         arrival time                          -3.348    
  -------------------------------------------------------------------
                         slack                                  5.087    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 myXVGA/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            mytls/spriteVsync_reg_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.073%)  route 0.172ns (54.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         0.557    -0.607    myXVGA/clk_out2
    SLICE_X13Y126        FDRE                                         r  myXVGA/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  myXVGA/vsync_reg/Q
                         net (fo=2, routed)           0.172    -0.294    mytls/vsync
    SLICE_X10Y127        SRL16E                                       r  mytls/spriteVsync_reg_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         0.827    -0.846    mytls/clk_out2
    SLICE_X10Y127        SRL16E                                       r  mytls/spriteVsync_reg_srl3/CLK
                         clock pessimism              0.275    -0.571    
    SLICE_X10Y127        SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.456    mytls/spriteVsync_reg_srl3
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 Buffer/pointer0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/ram0_addra_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.164ns (72.788%)  route 0.061ns (27.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         0.566    -0.598    Buffer/clk_out2
    SLICE_X10Y112        FDRE                                         r  Buffer/pointer0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y112        FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  Buffer/pointer0_reg[10]/Q
                         net (fo=3, routed)           0.061    -0.373    Buffer/pointer0_reg[10]
    SLICE_X11Y112        FDRE                                         r  Buffer/ram0_addra_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         0.836    -0.837    Buffer/clk_out2
    SLICE_X11Y112        FDRE                                         r  Buffer/ram0_addra_reg[10]/C
                         clock pessimism              0.252    -0.585    
    SLICE_X11Y112        FDRE (Hold_fdre_C_D)         0.046    -0.539    Buffer/ram0_addra_reg[10]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 Buffer/ram0_addra_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.148ns (42.006%)  route 0.204ns (57.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         0.567    -0.597    Buffer/clk_out2
    SLICE_X8Y111         FDRE                                         r  Buffer/ram0_addra_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y111         FDRE (Prop_fdre_C_Q)         0.148    -0.449 r  Buffer/ram0_addra_reg[6]/Q
                         net (fo=2, routed)           0.204    -0.245    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[6]
    RAMB36_X0Y22         RAMB36E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         0.870    -0.802    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.548    
    RAMB36_X0Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.129    -0.419    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 Buffer/pointer0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/trigger_address0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.164ns (56.465%)  route 0.126ns (43.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         0.566    -0.598    Buffer/clk_out2
    SLICE_X10Y112        FDRE                                         r  Buffer/pointer0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y112        FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  Buffer/pointer0_reg[8]/Q
                         net (fo=3, routed)           0.126    -0.308    Buffer/pointer0_reg[8]
    SLICE_X9Y112         FDRE                                         r  Buffer/trigger_address0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         0.836    -0.837    Buffer/clk_out2
    SLICE_X9Y112         FDRE                                         r  Buffer/trigger_address0_reg[8]/C
                         clock pessimism              0.275    -0.562    
    SLICE_X9Y112         FDRE (Hold_fdre_C_D)         0.078    -0.484    Buffer/trigger_address0_reg[8]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 Buffer/ram0_addra_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.148ns (41.534%)  route 0.208ns (58.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         0.567    -0.597    Buffer/clk_out2
    SLICE_X8Y111         FDRE                                         r  Buffer/ram0_addra_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y111         FDRE (Prop_fdre_C_Q)         0.148    -0.449 r  Buffer/ram0_addra_reg[7]/Q
                         net (fo=2, routed)           0.208    -0.241    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y22         RAMB36E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         0.870    -0.802    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.548    
    RAMB36_X0Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.130    -0.418    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 Buffer/trigger_address0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/ram0_addrb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.250ns (75.986%)  route 0.079ns (24.014%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         0.566    -0.598    Buffer/clk_out2
    SLICE_X9Y112         FDRE                                         r  Buffer/trigger_address0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y112         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  Buffer/trigger_address0_reg[3]/Q
                         net (fo=1, routed)           0.079    -0.378    myCurve/trigger_address0[3]
    SLICE_X8Y112         LUT2 (Prop_lut2_I1_O)        0.045    -0.333 r  myCurve/_carry_i_1/O
                         net (fo=1, routed)           0.000    -0.333    Buffer/S[3]
    SLICE_X8Y112         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.269 r  Buffer/_carry/O[3]
                         net (fo=1, routed)           0.000    -0.269    Buffer/ram0_addrb[3]
    SLICE_X8Y112         FDRE                                         r  Buffer/ram0_addrb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         0.836    -0.837    Buffer/clk_out2
    SLICE_X8Y112         FDRE                                         r  Buffer/ram0_addrb_reg[3]/C
                         clock pessimism              0.252    -0.585    
    SLICE_X8Y112         FDRE (Hold_fdre_C_D)         0.134    -0.451    Buffer/ram0_addrb_reg[3]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 Buffer/pointer0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/ram0_addra_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.854%)  route 0.135ns (45.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         0.567    -0.597    Buffer/clk_out2
    SLICE_X10Y110        FDRE                                         r  Buffer/pointer0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y110        FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  Buffer/pointer0_reg[2]/Q
                         net (fo=3, routed)           0.135    -0.298    Buffer/pointer0_reg[2]
    SLICE_X8Y111         FDRE                                         r  Buffer/ram0_addra_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         0.838    -0.835    Buffer/clk_out2
    SLICE_X8Y111         FDRE                                         r  Buffer/ram0_addra_reg[2]/C
                         clock pessimism              0.275    -0.560    
    SLICE_X8Y111         FDRE (Hold_fdre_C_D)         0.076    -0.484    Buffer/ram0_addra_reg[2]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Buffer/pointer0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/trigger_address0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.221%)  route 0.133ns (44.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         0.567    -0.597    Buffer/clk_out2
    SLICE_X10Y111        FDRE                                         r  Buffer/pointer0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y111        FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  Buffer/pointer0_reg[4]/Q
                         net (fo=3, routed)           0.133    -0.300    Buffer/pointer0_reg[4]
    SLICE_X9Y112         FDRE                                         r  Buffer/trigger_address0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         0.836    -0.837    Buffer/clk_out2
    SLICE_X9Y112         FDRE                                         r  Buffer/trigger_address0_reg[4]/C
                         clock pessimism              0.275    -0.562    
    SLICE_X9Y112         FDRE (Hold_fdre_C_D)         0.075    -0.487    Buffer/trigger_address0_reg[4]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Buffer/pointer1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/trigger_address1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (55.122%)  route 0.134ns (44.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         0.565    -0.599    Buffer/clk_out2
    SLICE_X10Y115        FDRE                                         r  Buffer/pointer1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y115        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  Buffer/pointer1_reg[10]/Q
                         net (fo=3, routed)           0.134    -0.302    Buffer/pointer1_reg[10]
    SLICE_X8Y115         FDRE                                         r  Buffer/trigger_address1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         0.834    -0.839    Buffer/clk_out2
    SLICE_X8Y115         FDRE                                         r  Buffer/trigger_address1_reg[10]/C
                         clock pessimism              0.275    -0.564    
    SLICE_X8Y115         FDRE (Hold_fdre_C_D)         0.075    -0.489    Buffer/trigger_address1_reg[10]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Buffer/ram0_addrb_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.164ns (39.059%)  route 0.256ns (60.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         0.565    -0.599    Buffer/clk_out2
    SLICE_X8Y113         FDRE                                         r  Buffer/ram0_addrb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y113         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  Buffer/ram0_addrb_reg[5]/Q
                         net (fo=2, routed)           0.256    -0.179    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[5]
    RAMB18_X0Y47         RAMB18E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         0.868    -0.804    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y47         RAMB18E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.550    
    RAMB18_X0Y47         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.367    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.188    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 4.615 }
Period(ns):         9.231
Sources:            { ClockDivider/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         9.231       5.231      XADC_X0Y0        XLXI_7/inst/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         9.231       7.269      RAMB18_X0Y47     Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         9.231       7.269      RAMB18_X0Y47     Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.962         9.231       7.269      RAMB36_X0Y22     Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.962         9.231       7.269      RAMB36_X0Y22     Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         9.231       7.269      RAMB18_X0Y46     Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         9.231       7.269      RAMB18_X0Y46     Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.962         9.231       7.269      RAMB36_X0Y24     Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.962         9.231       7.269      RAMB36_X0Y24     Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         9.231       7.638      BUFGCTRL_X0Y16   ClockDivider/inst/clkout2_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       9.231       204.129    MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         4.615       3.845      SLICE_X2Y127     mytls/spriteHsync_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.770         4.615       3.845      SLICE_X2Y127     mytls/spriteHsync_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.770         4.615       3.845      SLICE_X10Y127    mytls/spriteVsync_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.770         4.615       3.845      SLICE_X10Y127    myGrid/gridBlank_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         4.615       3.845      SLICE_X10Y127    mytls/spriteVsync_reg_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         4.615       3.845      SLICE_X10Y127    myGrid/gridBlank_reg_srl2/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.615       4.115      SLICE_X8Y117     Buffer/dataOut_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.615       4.115      SLICE_X8Y120     Buffer/dataOut_reg[10]_inv/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.615       4.115      SLICE_X8Y120     Buffer/dataOut_reg[11]_inv/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.615       4.115      SLICE_X8Y117     Buffer/dataOut_reg[2]_inv/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         4.615       3.845      SLICE_X2Y127     mytls/spriteHsync_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.615       3.845      SLICE_X2Y127     mytls/spriteHsync_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         4.615       3.845      SLICE_X10Y127    mytls/spriteVsync_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.615       3.845      SLICE_X10Y127    mytls/spriteVsync_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         4.615       3.845      SLICE_X10Y127    myGrid/gridBlank_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.615       3.845      SLICE_X10Y127    myGrid/gridBlank_reg_srl2/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.615       4.115      SLICE_X8Y118     Buffer/dataOut_reg[1]_inv/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.615       4.115      SLICE_X8Y118     Buffer/dataOut_reg[3]_inv/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.615       4.115      SLICE_X10Y112    Buffer/pointer0_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.615       4.115      SLICE_X10Y112    Buffer/pointer0_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ClockDivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   ClockDivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.309ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.309ns  (required time - arrival time)
  Source:                 Buffer/dataOut_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            myCurve/pixelOn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0_1 rise@9.231ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.870ns  (logic 2.714ns (46.235%)  route 3.156ns (53.765%))
  Logic Levels:           11  (CARRY4=7 LUT1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.782ns = ( 8.449 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         1.229    -0.388    Buffer/clk_out2
    SLICE_X8Y117         FDRE                                         r  Buffer/dataOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y117         FDRE (Prop_fdre_C_Q)         0.393     0.005 f  Buffer/dataOut_reg[0]/Q
                         net (fo=7, routed)           1.040     1.045    Buffer/pixelOn_reg
    SLICE_X14Y120        LUT1 (Prop_lut1_I0_O)        0.097     1.142 r  Buffer/pixelOn2_inferred__0_carry_i_6/O
                         net (fo=1, routed)           0.362     1.504    Buffer/p_0_in[0]
    SLICE_X13Y120        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.421     1.925 f  Buffer/pixelOn2_inferred__0_carry_i_1/O[1]
                         net (fo=3, routed)           0.611     2.537    myCurve/dataScreenLocation[1]
    SLICE_X10Y120        LUT1 (Prop_lut1_I0_O)        0.225     2.762 r  myCurve/pixelOn2_inferred__0_carry_i_4/O
                         net (fo=1, routed)           0.000     2.762    myCurve/pixelOn2_inferred__0_carry_i_4_n_0
    SLICE_X10Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.164 r  myCurve/pixelOn2_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.164    myCurve/pixelOn2_inferred__0_carry_n_0
    SLICE_X10Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.256 r  myCurve/pixelOn2_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.256    myCurve/pixelOn2_inferred__0_carry__0_n_0
    SLICE_X10Y122        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     3.436 f  myCurve/pixelOn2_inferred__0_carry__1/O[2]
                         net (fo=2, routed)           0.587     4.023    myCurve/pixelOn2_inferred__0_carry__1_n_5
    SLICE_X11Y121        LUT3 (Prop_lut3_I0_O)        0.217     4.240 r  myCurve/pixelOn1_inferred__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     4.240    myCurve/pixelOn1_inferred__0_carry__0_i_5_n_0
    SLICE_X11Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.652 r  myCurve/pixelOn1_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.652    myCurve/pixelOn1_inferred__0_carry__0_n_0
    SLICE_X11Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.741 r  myCurve/pixelOn1_inferred__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.741    myCurve/pixelOn1_inferred__0_carry__1_n_0
    SLICE_X11Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.830 r  myCurve/pixelOn1_inferred__0_carry__2/CO[3]
                         net (fo=1, routed)           0.555     5.385    Buffer/gridDisplayY_reg[10][0]
    SLICE_X14Y123        LUT2 (Prop_lut2_I1_O)        0.097     5.482 r  Buffer/pixelOn_i_1/O
                         net (fo=1, routed)           0.000     5.482    myCurve/pixelOn0
    SLICE_X14Y123        FDRE                                         r  myCurve/pixelOn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         1.122     8.449    myCurve/clk_out2
    SLICE_X14Y123        FDRE                                         r  myCurve/pixelOn_reg/C
                         clock pessimism              0.346     8.795    
                         clock uncertainty           -0.072     8.722    
    SLICE_X14Y123        FDRE (Setup_fdre_C_D)        0.069     8.791    myCurve/pixelOn_reg
  -------------------------------------------------------------------
                         required time                          8.791    
                         arrival time                          -5.482    
  -------------------------------------------------------------------
                         slack                                  3.309    

Slack (MET) :             4.677ns  (required time - arrival time)
  Source:                 myCurve/curveDisplayY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            mytls/pixel_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0_1 rise@9.231ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.064ns  (logic 1.452ns (35.724%)  route 2.612ns (64.276%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 8.451 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.390ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         1.227    -0.390    myCurve/clk_out2
    SLICE_X14Y119        FDRE                                         r  myCurve/curveDisplayY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y119        FDRE (Prop_fdre_C_Q)         0.393     0.003 f  myCurve/curveDisplayY_reg[2]/Q
                         net (fo=8, routed)           1.038     1.041    myCurve/curveDisplayY[2]
    SLICE_X10Y119        LUT6 (Prop_lut6_I1_O)        0.097     1.138 r  myCurve/pixel1_carry_i_9/O
                         net (fo=4, routed)           0.325     1.463    myCurve/pixel1_carry_i_9_n_0
    SLICE_X10Y119        LUT5 (Prop_lut5_I2_O)        0.112     1.575 r  myCurve/pixel1_carry__0_i_5/O
                         net (fo=2, routed)           0.420     1.995    myCurve/pixel1_carry__0_i_5_n_0
    SLICE_X11Y119        LUT4 (Prop_lut4_I0_O)        0.234     2.229 r  myCurve/pixel1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.229    mytls/curveDisplayY_reg[10]_0[1]
    SLICE_X11Y119        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367     2.596 r  mytls/pixel1_carry__0/CO[1]
                         net (fo=1, routed)           0.417     3.013    myCurve/curveDisplayY_reg[10]_0[0]
    SLICE_X14Y120        LUT2 (Prop_lut2_I1_O)        0.249     3.262 r  myCurve/pixel[11]_i_1__0/O
                         net (fo=5, routed)           0.412     3.674    mytls/SR[0]
    SLICE_X14Y127        FDRE                                         r  mytls/pixel_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         1.124     8.451    mytls/clk_out2
    SLICE_X14Y127        FDRE                                         r  mytls/pixel_reg[3]/C
                         clock pessimism              0.346     8.797    
                         clock uncertainty           -0.072     8.724    
    SLICE_X14Y127        FDRE (Setup_fdre_C_R)       -0.373     8.351    mytls/pixel_reg[3]
  -------------------------------------------------------------------
                         required time                          8.351    
                         arrival time                          -3.674    
  -------------------------------------------------------------------
                         slack                                  4.677    

Slack (MET) :             4.677ns  (required time - arrival time)
  Source:                 myCurve/curveDisplayY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            mytls/pixel_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0_1 rise@9.231ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.064ns  (logic 1.452ns (35.724%)  route 2.612ns (64.276%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 8.451 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.390ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         1.227    -0.390    myCurve/clk_out2
    SLICE_X14Y119        FDRE                                         r  myCurve/curveDisplayY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y119        FDRE (Prop_fdre_C_Q)         0.393     0.003 f  myCurve/curveDisplayY_reg[2]/Q
                         net (fo=8, routed)           1.038     1.041    myCurve/curveDisplayY[2]
    SLICE_X10Y119        LUT6 (Prop_lut6_I1_O)        0.097     1.138 r  myCurve/pixel1_carry_i_9/O
                         net (fo=4, routed)           0.325     1.463    myCurve/pixel1_carry_i_9_n_0
    SLICE_X10Y119        LUT5 (Prop_lut5_I2_O)        0.112     1.575 r  myCurve/pixel1_carry__0_i_5/O
                         net (fo=2, routed)           0.420     1.995    myCurve/pixel1_carry__0_i_5_n_0
    SLICE_X11Y119        LUT4 (Prop_lut4_I0_O)        0.234     2.229 r  myCurve/pixel1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.229    mytls/curveDisplayY_reg[10]_0[1]
    SLICE_X11Y119        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367     2.596 r  mytls/pixel1_carry__0/CO[1]
                         net (fo=1, routed)           0.417     3.013    myCurve/curveDisplayY_reg[10]_0[0]
    SLICE_X14Y120        LUT2 (Prop_lut2_I1_O)        0.249     3.262 r  myCurve/pixel[11]_i_1__0/O
                         net (fo=5, routed)           0.412     3.674    mytls/SR[0]
    SLICE_X14Y127        FDRE                                         r  mytls/pixel_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         1.124     8.451    mytls/clk_out2
    SLICE_X14Y127        FDRE                                         r  mytls/pixel_reg[5]/C
                         clock pessimism              0.346     8.797    
                         clock uncertainty           -0.072     8.724    
    SLICE_X14Y127        FDRE (Setup_fdre_C_R)       -0.373     8.351    mytls/pixel_reg[5]
  -------------------------------------------------------------------
                         required time                          8.351    
                         arrival time                          -3.674    
  -------------------------------------------------------------------
                         slack                                  4.677    

Slack (MET) :             4.677ns  (required time - arrival time)
  Source:                 myCurve/curveDisplayY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            mytls/pixel_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0_1 rise@9.231ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.064ns  (logic 1.452ns (35.724%)  route 2.612ns (64.276%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 8.451 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.390ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         1.227    -0.390    myCurve/clk_out2
    SLICE_X14Y119        FDRE                                         r  myCurve/curveDisplayY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y119        FDRE (Prop_fdre_C_Q)         0.393     0.003 f  myCurve/curveDisplayY_reg[2]/Q
                         net (fo=8, routed)           1.038     1.041    myCurve/curveDisplayY[2]
    SLICE_X10Y119        LUT6 (Prop_lut6_I1_O)        0.097     1.138 r  myCurve/pixel1_carry_i_9/O
                         net (fo=4, routed)           0.325     1.463    myCurve/pixel1_carry_i_9_n_0
    SLICE_X10Y119        LUT5 (Prop_lut5_I2_O)        0.112     1.575 r  myCurve/pixel1_carry__0_i_5/O
                         net (fo=2, routed)           0.420     1.995    myCurve/pixel1_carry__0_i_5_n_0
    SLICE_X11Y119        LUT4 (Prop_lut4_I0_O)        0.234     2.229 r  myCurve/pixel1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.229    mytls/curveDisplayY_reg[10]_0[1]
    SLICE_X11Y119        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367     2.596 r  mytls/pixel1_carry__0/CO[1]
                         net (fo=1, routed)           0.417     3.013    myCurve/curveDisplayY_reg[10]_0[0]
    SLICE_X14Y120        LUT2 (Prop_lut2_I1_O)        0.249     3.262 r  myCurve/pixel[11]_i_1__0/O
                         net (fo=5, routed)           0.412     3.674    mytls/SR[0]
    SLICE_X14Y127        FDRE                                         r  mytls/pixel_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         1.124     8.451    mytls/clk_out2
    SLICE_X14Y127        FDRE                                         r  mytls/pixel_reg[7]/C
                         clock pessimism              0.346     8.797    
                         clock uncertainty           -0.072     8.724    
    SLICE_X14Y127        FDRE (Setup_fdre_C_R)       -0.373     8.351    mytls/pixel_reg[7]
  -------------------------------------------------------------------
                         required time                          8.351    
                         arrival time                          -3.674    
  -------------------------------------------------------------------
                         slack                                  4.677    

Slack (MET) :             4.677ns  (required time - arrival time)
  Source:                 myCurve/curveDisplayY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            mytls/pixel_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0_1 rise@9.231ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.064ns  (logic 1.452ns (35.724%)  route 2.612ns (64.276%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 8.451 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.390ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         1.227    -0.390    myCurve/clk_out2
    SLICE_X14Y119        FDRE                                         r  myCurve/curveDisplayY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y119        FDRE (Prop_fdre_C_Q)         0.393     0.003 f  myCurve/curveDisplayY_reg[2]/Q
                         net (fo=8, routed)           1.038     1.041    myCurve/curveDisplayY[2]
    SLICE_X10Y119        LUT6 (Prop_lut6_I1_O)        0.097     1.138 r  myCurve/pixel1_carry_i_9/O
                         net (fo=4, routed)           0.325     1.463    myCurve/pixel1_carry_i_9_n_0
    SLICE_X10Y119        LUT5 (Prop_lut5_I2_O)        0.112     1.575 r  myCurve/pixel1_carry__0_i_5/O
                         net (fo=2, routed)           0.420     1.995    myCurve/pixel1_carry__0_i_5_n_0
    SLICE_X11Y119        LUT4 (Prop_lut4_I0_O)        0.234     2.229 r  myCurve/pixel1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.229    mytls/curveDisplayY_reg[10]_0[1]
    SLICE_X11Y119        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367     2.596 r  mytls/pixel1_carry__0/CO[1]
                         net (fo=1, routed)           0.417     3.013    myCurve/curveDisplayY_reg[10]_0[0]
    SLICE_X14Y120        LUT2 (Prop_lut2_I1_O)        0.249     3.262 r  myCurve/pixel[11]_i_1__0/O
                         net (fo=5, routed)           0.412     3.674    mytls/SR[0]
    SLICE_X14Y127        FDSE                                         r  mytls/pixel_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         1.124     8.451    mytls/clk_out2
    SLICE_X14Y127        FDSE                                         r  mytls/pixel_reg[9]/C
                         clock pessimism              0.346     8.797    
                         clock uncertainty           -0.072     8.724    
    SLICE_X14Y127        FDSE (Setup_fdse_C_S)       -0.373     8.351    mytls/pixel_reg[9]
  -------------------------------------------------------------------
                         required time                          8.351    
                         arrival time                          -3.674    
  -------------------------------------------------------------------
                         slack                                  4.677    

Slack (MET) :             4.736ns  (required time - arrival time)
  Source:                 myCurve/curveDisplayY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            mytls/pixel_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0_1 rise@9.231ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.064ns  (logic 1.452ns (35.724%)  route 2.612ns (64.276%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 8.451 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.390ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         1.227    -0.390    myCurve/clk_out2
    SLICE_X14Y119        FDRE                                         r  myCurve/curveDisplayY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y119        FDRE (Prop_fdre_C_Q)         0.393     0.003 f  myCurve/curveDisplayY_reg[2]/Q
                         net (fo=8, routed)           1.038     1.041    myCurve/curveDisplayY[2]
    SLICE_X10Y119        LUT6 (Prop_lut6_I1_O)        0.097     1.138 r  myCurve/pixel1_carry_i_9/O
                         net (fo=4, routed)           0.325     1.463    myCurve/pixel1_carry_i_9_n_0
    SLICE_X10Y119        LUT5 (Prop_lut5_I2_O)        0.112     1.575 r  myCurve/pixel1_carry__0_i_5/O
                         net (fo=2, routed)           0.420     1.995    myCurve/pixel1_carry__0_i_5_n_0
    SLICE_X11Y119        LUT4 (Prop_lut4_I0_O)        0.234     2.229 r  myCurve/pixel1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.229    mytls/curveDisplayY_reg[10]_0[1]
    SLICE_X11Y119        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367     2.596 r  mytls/pixel1_carry__0/CO[1]
                         net (fo=1, routed)           0.417     3.013    myCurve/curveDisplayY_reg[10]_0[0]
    SLICE_X14Y120        LUT2 (Prop_lut2_I1_O)        0.249     3.262 r  myCurve/pixel[11]_i_1__0/O
                         net (fo=5, routed)           0.412     3.674    mytls/SR[0]
    SLICE_X15Y127        FDSE                                         r  mytls/pixel_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         1.124     8.451    mytls/clk_out2
    SLICE_X15Y127        FDSE                                         r  mytls/pixel_reg[11]/C
                         clock pessimism              0.346     8.797    
                         clock uncertainty           -0.072     8.724    
    SLICE_X15Y127        FDSE (Setup_fdse_C_S)       -0.314     8.410    mytls/pixel_reg[11]
  -------------------------------------------------------------------
                         required time                          8.410    
                         arrival time                          -3.674    
  -------------------------------------------------------------------
                         slack                                  4.736    

Slack (MET) :             4.993ns  (required time - arrival time)
  Source:                 adcc/dataOut_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/trigger_address0_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0_1 rise@9.231ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.987ns  (logic 1.181ns (29.624%)  route 2.806ns (70.376%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 8.460 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.396ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         1.221    -0.396    adcc/clk_out2
    SLICE_X15Y123        FDRE                                         r  adcc/dataOut_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y123        FDRE (Prop_fdre_C_Q)         0.313    -0.083 r  adcc/dataOut_reg[5]/Q
                         net (fo=4, routed)           1.237     1.154    adcc/D[5]
    SLICE_X14Y116        LUT4 (Prop_lut4_I0_O)        0.212     1.366 r  adcc/isTriggered2_carry_i_6/O
                         net (fo=1, routed)           0.000     1.366    Trigger/S[2]
    SLICE_X14Y116        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     1.652 r  Trigger/isTriggered2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.652    Trigger/isTriggered2_carry_n_0
    SLICE_X14Y117        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119     1.771 r  Trigger/isTriggered2_carry__0/CO[1]
                         net (fo=3, routed)           0.761     2.532    Trigger/isTriggered2_carry__0_n_2
    SLICE_X12Y113        LUT6 (Prop_lut6_I2_O)        0.251     2.783 r  Trigger/trigger_address0[11]_i_1/O
                         net (fo=12, routed)          0.808     3.591    Buffer/ready_reg
    SLICE_X9Y111         FDRE                                         r  Buffer/trigger_address0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         1.133     8.460    Buffer/clk_out2
    SLICE_X9Y111         FDRE                                         r  Buffer/trigger_address0_reg[1]/C
                         clock pessimism              0.346     8.806    
                         clock uncertainty           -0.072     8.733    
    SLICE_X9Y111         FDRE (Setup_fdre_C_CE)      -0.150     8.583    Buffer/trigger_address0_reg[1]
  -------------------------------------------------------------------
                         required time                          8.583    
                         arrival time                          -3.591    
  -------------------------------------------------------------------
                         slack                                  4.993    

Slack (MET) :             4.993ns  (required time - arrival time)
  Source:                 adcc/dataOut_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/trigger_address0_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0_1 rise@9.231ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.987ns  (logic 1.181ns (29.624%)  route 2.806ns (70.376%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 8.460 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.396ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         1.221    -0.396    adcc/clk_out2
    SLICE_X15Y123        FDRE                                         r  adcc/dataOut_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y123        FDRE (Prop_fdre_C_Q)         0.313    -0.083 r  adcc/dataOut_reg[5]/Q
                         net (fo=4, routed)           1.237     1.154    adcc/D[5]
    SLICE_X14Y116        LUT4 (Prop_lut4_I0_O)        0.212     1.366 r  adcc/isTriggered2_carry_i_6/O
                         net (fo=1, routed)           0.000     1.366    Trigger/S[2]
    SLICE_X14Y116        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     1.652 r  Trigger/isTriggered2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.652    Trigger/isTriggered2_carry_n_0
    SLICE_X14Y117        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119     1.771 r  Trigger/isTriggered2_carry__0/CO[1]
                         net (fo=3, routed)           0.761     2.532    Trigger/isTriggered2_carry__0_n_2
    SLICE_X12Y113        LUT6 (Prop_lut6_I2_O)        0.251     2.783 r  Trigger/trigger_address0[11]_i_1/O
                         net (fo=12, routed)          0.808     3.591    Buffer/ready_reg
    SLICE_X9Y111         FDRE                                         r  Buffer/trigger_address0_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         1.133     8.460    Buffer/clk_out2
    SLICE_X9Y111         FDRE                                         r  Buffer/trigger_address0_reg[2]/C
                         clock pessimism              0.346     8.806    
                         clock uncertainty           -0.072     8.733    
    SLICE_X9Y111         FDRE (Setup_fdre_C_CE)      -0.150     8.583    Buffer/trigger_address0_reg[2]
  -------------------------------------------------------------------
                         required time                          8.583    
                         arrival time                          -3.591    
  -------------------------------------------------------------------
                         slack                                  4.993    

Slack (MET) :             5.088ns  (required time - arrival time)
  Source:                 adcc/dataOut_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Trigger/samplesSinceTrigger_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0_1 rise@9.231ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.745ns  (logic 1.181ns (31.539%)  route 2.564ns (68.461%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 8.459 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.396ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         1.221    -0.396    adcc/clk_out2
    SLICE_X15Y123        FDRE                                         r  adcc/dataOut_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y123        FDRE (Prop_fdre_C_Q)         0.313    -0.083 r  adcc/dataOut_reg[5]/Q
                         net (fo=4, routed)           1.237     1.154    adcc/D[5]
    SLICE_X14Y116        LUT4 (Prop_lut4_I0_O)        0.212     1.366 r  adcc/isTriggered2_carry_i_6/O
                         net (fo=1, routed)           0.000     1.366    Trigger/S[2]
    SLICE_X14Y116        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     1.652 r  Trigger/isTriggered2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.652    Trigger/isTriggered2_carry_n_0
    SLICE_X14Y117        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119     1.771 r  Trigger/isTriggered2_carry__0/CO[1]
                         net (fo=3, routed)           0.894     2.665    Trigger/isTriggered2_carry__0_n_2
    SLICE_X12Y113        LUT4 (Prop_lut4_I2_O)        0.251     2.916 r  Trigger/samplesSinceTrigger[4]_i_1/O
                         net (fo=5, routed)           0.433     3.348    Trigger/isTriggered
    SLICE_X13Y113        FDRE                                         r  Trigger/samplesSinceTrigger_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         1.132     8.459    Trigger/clk_out2
    SLICE_X13Y113        FDRE                                         r  Trigger/samplesSinceTrigger_reg[0]/C
                         clock pessimism              0.364     8.823    
                         clock uncertainty           -0.072     8.750    
    SLICE_X13Y113        FDRE (Setup_fdre_C_R)       -0.314     8.436    Trigger/samplesSinceTrigger_reg[0]
  -------------------------------------------------------------------
                         required time                          8.436    
                         arrival time                          -3.348    
  -------------------------------------------------------------------
                         slack                                  5.088    

Slack (MET) :             5.088ns  (required time - arrival time)
  Source:                 adcc/dataOut_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Trigger/samplesSinceTrigger_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0_1 rise@9.231ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.745ns  (logic 1.181ns (31.539%)  route 2.564ns (68.461%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 8.459 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.396ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         1.221    -0.396    adcc/clk_out2
    SLICE_X15Y123        FDRE                                         r  adcc/dataOut_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y123        FDRE (Prop_fdre_C_Q)         0.313    -0.083 r  adcc/dataOut_reg[5]/Q
                         net (fo=4, routed)           1.237     1.154    adcc/D[5]
    SLICE_X14Y116        LUT4 (Prop_lut4_I0_O)        0.212     1.366 r  adcc/isTriggered2_carry_i_6/O
                         net (fo=1, routed)           0.000     1.366    Trigger/S[2]
    SLICE_X14Y116        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     1.652 r  Trigger/isTriggered2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.652    Trigger/isTriggered2_carry_n_0
    SLICE_X14Y117        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119     1.771 r  Trigger/isTriggered2_carry__0/CO[1]
                         net (fo=3, routed)           0.894     2.665    Trigger/isTriggered2_carry__0_n_2
    SLICE_X12Y113        LUT4 (Prop_lut4_I2_O)        0.251     2.916 r  Trigger/samplesSinceTrigger[4]_i_1/O
                         net (fo=5, routed)           0.433     3.348    Trigger/isTriggered
    SLICE_X13Y113        FDRE                                         r  Trigger/samplesSinceTrigger_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         1.132     8.459    Trigger/clk_out2
    SLICE_X13Y113        FDRE                                         r  Trigger/samplesSinceTrigger_reg[1]/C
                         clock pessimism              0.364     8.823    
                         clock uncertainty           -0.072     8.750    
    SLICE_X13Y113        FDRE (Setup_fdre_C_R)       -0.314     8.436    Trigger/samplesSinceTrigger_reg[1]
  -------------------------------------------------------------------
                         required time                          8.436    
                         arrival time                          -3.348    
  -------------------------------------------------------------------
                         slack                                  5.088    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 myXVGA/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            mytls/spriteVsync_reg_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.073%)  route 0.172ns (54.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         0.557    -0.607    myXVGA/clk_out2
    SLICE_X13Y126        FDRE                                         r  myXVGA/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  myXVGA/vsync_reg/Q
                         net (fo=2, routed)           0.172    -0.294    mytls/vsync
    SLICE_X10Y127        SRL16E                                       r  mytls/spriteVsync_reg_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         0.827    -0.846    mytls/clk_out2
    SLICE_X10Y127        SRL16E                                       r  mytls/spriteVsync_reg_srl3/CLK
                         clock pessimism              0.275    -0.571    
    SLICE_X10Y127        SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.456    mytls/spriteVsync_reg_srl3
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 Buffer/pointer0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/ram0_addra_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.164ns (72.788%)  route 0.061ns (27.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         0.566    -0.598    Buffer/clk_out2
    SLICE_X10Y112        FDRE                                         r  Buffer/pointer0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y112        FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  Buffer/pointer0_reg[10]/Q
                         net (fo=3, routed)           0.061    -0.373    Buffer/pointer0_reg[10]
    SLICE_X11Y112        FDRE                                         r  Buffer/ram0_addra_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         0.836    -0.837    Buffer/clk_out2
    SLICE_X11Y112        FDRE                                         r  Buffer/ram0_addra_reg[10]/C
                         clock pessimism              0.252    -0.585    
    SLICE_X11Y112        FDRE (Hold_fdre_C_D)         0.046    -0.539    Buffer/ram0_addra_reg[10]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 Buffer/ram0_addra_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.148ns (42.006%)  route 0.204ns (57.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         0.567    -0.597    Buffer/clk_out2
    SLICE_X8Y111         FDRE                                         r  Buffer/ram0_addra_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y111         FDRE (Prop_fdre_C_Q)         0.148    -0.449 r  Buffer/ram0_addra_reg[6]/Q
                         net (fo=2, routed)           0.204    -0.245    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[6]
    RAMB36_X0Y22         RAMB36E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         0.870    -0.802    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.548    
    RAMB36_X0Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.129    -0.419    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 Buffer/pointer0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/trigger_address0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.164ns (56.465%)  route 0.126ns (43.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         0.566    -0.598    Buffer/clk_out2
    SLICE_X10Y112        FDRE                                         r  Buffer/pointer0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y112        FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  Buffer/pointer0_reg[8]/Q
                         net (fo=3, routed)           0.126    -0.308    Buffer/pointer0_reg[8]
    SLICE_X9Y112         FDRE                                         r  Buffer/trigger_address0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         0.836    -0.837    Buffer/clk_out2
    SLICE_X9Y112         FDRE                                         r  Buffer/trigger_address0_reg[8]/C
                         clock pessimism              0.275    -0.562    
    SLICE_X9Y112         FDRE (Hold_fdre_C_D)         0.078    -0.484    Buffer/trigger_address0_reg[8]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 Buffer/ram0_addra_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.148ns (41.534%)  route 0.208ns (58.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         0.567    -0.597    Buffer/clk_out2
    SLICE_X8Y111         FDRE                                         r  Buffer/ram0_addra_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y111         FDRE (Prop_fdre_C_Q)         0.148    -0.449 r  Buffer/ram0_addra_reg[7]/Q
                         net (fo=2, routed)           0.208    -0.241    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y22         RAMB36E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         0.870    -0.802    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.548    
    RAMB36_X0Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.130    -0.418    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 Buffer/trigger_address0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/ram0_addrb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.250ns (75.986%)  route 0.079ns (24.014%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         0.566    -0.598    Buffer/clk_out2
    SLICE_X9Y112         FDRE                                         r  Buffer/trigger_address0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y112         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  Buffer/trigger_address0_reg[3]/Q
                         net (fo=1, routed)           0.079    -0.378    myCurve/trigger_address0[3]
    SLICE_X8Y112         LUT2 (Prop_lut2_I1_O)        0.045    -0.333 r  myCurve/_carry_i_1/O
                         net (fo=1, routed)           0.000    -0.333    Buffer/S[3]
    SLICE_X8Y112         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.269 r  Buffer/_carry/O[3]
                         net (fo=1, routed)           0.000    -0.269    Buffer/ram0_addrb[3]
    SLICE_X8Y112         FDRE                                         r  Buffer/ram0_addrb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         0.836    -0.837    Buffer/clk_out2
    SLICE_X8Y112         FDRE                                         r  Buffer/ram0_addrb_reg[3]/C
                         clock pessimism              0.252    -0.585    
    SLICE_X8Y112         FDRE (Hold_fdre_C_D)         0.134    -0.451    Buffer/ram0_addrb_reg[3]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 Buffer/pointer0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/ram0_addra_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.854%)  route 0.135ns (45.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         0.567    -0.597    Buffer/clk_out2
    SLICE_X10Y110        FDRE                                         r  Buffer/pointer0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y110        FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  Buffer/pointer0_reg[2]/Q
                         net (fo=3, routed)           0.135    -0.298    Buffer/pointer0_reg[2]
    SLICE_X8Y111         FDRE                                         r  Buffer/ram0_addra_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         0.838    -0.835    Buffer/clk_out2
    SLICE_X8Y111         FDRE                                         r  Buffer/ram0_addra_reg[2]/C
                         clock pessimism              0.275    -0.560    
    SLICE_X8Y111         FDRE (Hold_fdre_C_D)         0.076    -0.484    Buffer/ram0_addra_reg[2]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Buffer/pointer0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/trigger_address0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.221%)  route 0.133ns (44.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         0.567    -0.597    Buffer/clk_out2
    SLICE_X10Y111        FDRE                                         r  Buffer/pointer0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y111        FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  Buffer/pointer0_reg[4]/Q
                         net (fo=3, routed)           0.133    -0.300    Buffer/pointer0_reg[4]
    SLICE_X9Y112         FDRE                                         r  Buffer/trigger_address0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         0.836    -0.837    Buffer/clk_out2
    SLICE_X9Y112         FDRE                                         r  Buffer/trigger_address0_reg[4]/C
                         clock pessimism              0.275    -0.562    
    SLICE_X9Y112         FDRE (Hold_fdre_C_D)         0.075    -0.487    Buffer/trigger_address0_reg[4]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Buffer/pointer1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/trigger_address1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (55.122%)  route 0.134ns (44.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         0.565    -0.599    Buffer/clk_out2
    SLICE_X10Y115        FDRE                                         r  Buffer/pointer1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y115        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  Buffer/pointer1_reg[10]/Q
                         net (fo=3, routed)           0.134    -0.302    Buffer/pointer1_reg[10]
    SLICE_X8Y115         FDRE                                         r  Buffer/trigger_address1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         0.834    -0.839    Buffer/clk_out2
    SLICE_X8Y115         FDRE                                         r  Buffer/trigger_address1_reg[10]/C
                         clock pessimism              0.275    -0.564    
    SLICE_X8Y115         FDRE (Hold_fdre_C_D)         0.075    -0.489    Buffer/trigger_address1_reg[10]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Buffer/ram0_addrb_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.164ns (39.059%)  route 0.256ns (60.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         0.565    -0.599    Buffer/clk_out2
    SLICE_X8Y113         FDRE                                         r  Buffer/ram0_addrb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y113         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  Buffer/ram0_addrb_reg[5]/Q
                         net (fo=2, routed)           0.256    -0.179    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[5]
    RAMB18_X0Y47         RAMB18E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         0.868    -0.804    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y47         RAMB18E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.550    
    RAMB18_X0Y47         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.367    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.188    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 4.615 }
Period(ns):         9.231
Sources:            { ClockDivider/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         9.231       5.231      XADC_X0Y0        XLXI_7/inst/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         9.231       7.269      RAMB18_X0Y47     Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         9.231       7.269      RAMB18_X0Y47     Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.962         9.231       7.269      RAMB36_X0Y22     Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.962         9.231       7.269      RAMB36_X0Y22     Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         9.231       7.269      RAMB18_X0Y46     Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         9.231       7.269      RAMB18_X0Y46     Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.962         9.231       7.269      RAMB36_X0Y24     Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.962         9.231       7.269      RAMB36_X0Y24     Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         9.231       7.638      BUFGCTRL_X0Y16   ClockDivider/inst/clkout2_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       9.231       204.129    MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         4.615       3.845      SLICE_X2Y127     mytls/spriteHsync_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.770         4.615       3.845      SLICE_X2Y127     mytls/spriteHsync_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.770         4.615       3.845      SLICE_X10Y127    mytls/spriteVsync_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.770         4.615       3.845      SLICE_X10Y127    myGrid/gridBlank_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         4.615       3.845      SLICE_X10Y127    mytls/spriteVsync_reg_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         4.615       3.845      SLICE_X10Y127    myGrid/gridBlank_reg_srl2/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.615       4.115      SLICE_X8Y117     Buffer/dataOut_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.615       4.115      SLICE_X8Y120     Buffer/dataOut_reg[10]_inv/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.615       4.115      SLICE_X8Y120     Buffer/dataOut_reg[11]_inv/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.615       4.115      SLICE_X8Y117     Buffer/dataOut_reg[2]_inv/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         4.615       3.845      SLICE_X2Y127     mytls/spriteHsync_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.615       3.845      SLICE_X2Y127     mytls/spriteHsync_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         4.615       3.845      SLICE_X10Y127    mytls/spriteVsync_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.615       3.845      SLICE_X10Y127    mytls/spriteVsync_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         4.615       3.845      SLICE_X10Y127    myGrid/gridBlank_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.615       3.845      SLICE_X10Y127    myGrid/gridBlank_reg_srl2/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.615       4.115      SLICE_X8Y118     Buffer/dataOut_reg[1]_inv/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.615       4.115      SLICE_X8Y118     Buffer/dataOut_reg[3]_inv/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.615       4.115      SLICE_X10Y112    Buffer/pointer0_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.615       4.115      SLICE_X10Y112    Buffer/pointer0_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ClockDivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   ClockDivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.309ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.309ns  (required time - arrival time)
  Source:                 Buffer/dataOut_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            myCurve/pixelOn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0 rise@9.231ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.870ns  (logic 2.714ns (46.235%)  route 3.156ns (53.765%))
  Logic Levels:           11  (CARRY4=7 LUT1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.782ns = ( 8.449 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         1.229    -0.388    Buffer/clk_out2
    SLICE_X8Y117         FDRE                                         r  Buffer/dataOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y117         FDRE (Prop_fdre_C_Q)         0.393     0.005 f  Buffer/dataOut_reg[0]/Q
                         net (fo=7, routed)           1.040     1.045    Buffer/pixelOn_reg
    SLICE_X14Y120        LUT1 (Prop_lut1_I0_O)        0.097     1.142 r  Buffer/pixelOn2_inferred__0_carry_i_6/O
                         net (fo=1, routed)           0.362     1.504    Buffer/p_0_in[0]
    SLICE_X13Y120        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.421     1.925 f  Buffer/pixelOn2_inferred__0_carry_i_1/O[1]
                         net (fo=3, routed)           0.611     2.537    myCurve/dataScreenLocation[1]
    SLICE_X10Y120        LUT1 (Prop_lut1_I0_O)        0.225     2.762 r  myCurve/pixelOn2_inferred__0_carry_i_4/O
                         net (fo=1, routed)           0.000     2.762    myCurve/pixelOn2_inferred__0_carry_i_4_n_0
    SLICE_X10Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.164 r  myCurve/pixelOn2_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.164    myCurve/pixelOn2_inferred__0_carry_n_0
    SLICE_X10Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.256 r  myCurve/pixelOn2_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.256    myCurve/pixelOn2_inferred__0_carry__0_n_0
    SLICE_X10Y122        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     3.436 f  myCurve/pixelOn2_inferred__0_carry__1/O[2]
                         net (fo=2, routed)           0.587     4.023    myCurve/pixelOn2_inferred__0_carry__1_n_5
    SLICE_X11Y121        LUT3 (Prop_lut3_I0_O)        0.217     4.240 r  myCurve/pixelOn1_inferred__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     4.240    myCurve/pixelOn1_inferred__0_carry__0_i_5_n_0
    SLICE_X11Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.652 r  myCurve/pixelOn1_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.652    myCurve/pixelOn1_inferred__0_carry__0_n_0
    SLICE_X11Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.741 r  myCurve/pixelOn1_inferred__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.741    myCurve/pixelOn1_inferred__0_carry__1_n_0
    SLICE_X11Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.830 r  myCurve/pixelOn1_inferred__0_carry__2/CO[3]
                         net (fo=1, routed)           0.555     5.385    Buffer/gridDisplayY_reg[10][0]
    SLICE_X14Y123        LUT2 (Prop_lut2_I1_O)        0.097     5.482 r  Buffer/pixelOn_i_1/O
                         net (fo=1, routed)           0.000     5.482    myCurve/pixelOn0
    SLICE_X14Y123        FDRE                                         r  myCurve/pixelOn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         1.122     8.449    myCurve/clk_out2
    SLICE_X14Y123        FDRE                                         r  myCurve/pixelOn_reg/C
                         clock pessimism              0.346     8.795    
                         clock uncertainty           -0.073     8.722    
    SLICE_X14Y123        FDRE (Setup_fdre_C_D)        0.069     8.791    myCurve/pixelOn_reg
  -------------------------------------------------------------------
                         required time                          8.791    
                         arrival time                          -5.482    
  -------------------------------------------------------------------
                         slack                                  3.309    

Slack (MET) :             4.676ns  (required time - arrival time)
  Source:                 myCurve/curveDisplayY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            mytls/pixel_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0 rise@9.231ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.064ns  (logic 1.452ns (35.724%)  route 2.612ns (64.276%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 8.451 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.390ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         1.227    -0.390    myCurve/clk_out2
    SLICE_X14Y119        FDRE                                         r  myCurve/curveDisplayY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y119        FDRE (Prop_fdre_C_Q)         0.393     0.003 f  myCurve/curveDisplayY_reg[2]/Q
                         net (fo=8, routed)           1.038     1.041    myCurve/curveDisplayY[2]
    SLICE_X10Y119        LUT6 (Prop_lut6_I1_O)        0.097     1.138 r  myCurve/pixel1_carry_i_9/O
                         net (fo=4, routed)           0.325     1.463    myCurve/pixel1_carry_i_9_n_0
    SLICE_X10Y119        LUT5 (Prop_lut5_I2_O)        0.112     1.575 r  myCurve/pixel1_carry__0_i_5/O
                         net (fo=2, routed)           0.420     1.995    myCurve/pixel1_carry__0_i_5_n_0
    SLICE_X11Y119        LUT4 (Prop_lut4_I0_O)        0.234     2.229 r  myCurve/pixel1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.229    mytls/curveDisplayY_reg[10]_0[1]
    SLICE_X11Y119        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367     2.596 r  mytls/pixel1_carry__0/CO[1]
                         net (fo=1, routed)           0.417     3.013    myCurve/curveDisplayY_reg[10]_0[0]
    SLICE_X14Y120        LUT2 (Prop_lut2_I1_O)        0.249     3.262 r  myCurve/pixel[11]_i_1__0/O
                         net (fo=5, routed)           0.412     3.674    mytls/SR[0]
    SLICE_X14Y127        FDRE                                         r  mytls/pixel_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         1.124     8.451    mytls/clk_out2
    SLICE_X14Y127        FDRE                                         r  mytls/pixel_reg[3]/C
                         clock pessimism              0.346     8.797    
                         clock uncertainty           -0.073     8.724    
    SLICE_X14Y127        FDRE (Setup_fdre_C_R)       -0.373     8.351    mytls/pixel_reg[3]
  -------------------------------------------------------------------
                         required time                          8.351    
                         arrival time                          -3.674    
  -------------------------------------------------------------------
                         slack                                  4.676    

Slack (MET) :             4.676ns  (required time - arrival time)
  Source:                 myCurve/curveDisplayY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            mytls/pixel_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0 rise@9.231ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.064ns  (logic 1.452ns (35.724%)  route 2.612ns (64.276%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 8.451 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.390ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         1.227    -0.390    myCurve/clk_out2
    SLICE_X14Y119        FDRE                                         r  myCurve/curveDisplayY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y119        FDRE (Prop_fdre_C_Q)         0.393     0.003 f  myCurve/curveDisplayY_reg[2]/Q
                         net (fo=8, routed)           1.038     1.041    myCurve/curveDisplayY[2]
    SLICE_X10Y119        LUT6 (Prop_lut6_I1_O)        0.097     1.138 r  myCurve/pixel1_carry_i_9/O
                         net (fo=4, routed)           0.325     1.463    myCurve/pixel1_carry_i_9_n_0
    SLICE_X10Y119        LUT5 (Prop_lut5_I2_O)        0.112     1.575 r  myCurve/pixel1_carry__0_i_5/O
                         net (fo=2, routed)           0.420     1.995    myCurve/pixel1_carry__0_i_5_n_0
    SLICE_X11Y119        LUT4 (Prop_lut4_I0_O)        0.234     2.229 r  myCurve/pixel1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.229    mytls/curveDisplayY_reg[10]_0[1]
    SLICE_X11Y119        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367     2.596 r  mytls/pixel1_carry__0/CO[1]
                         net (fo=1, routed)           0.417     3.013    myCurve/curveDisplayY_reg[10]_0[0]
    SLICE_X14Y120        LUT2 (Prop_lut2_I1_O)        0.249     3.262 r  myCurve/pixel[11]_i_1__0/O
                         net (fo=5, routed)           0.412     3.674    mytls/SR[0]
    SLICE_X14Y127        FDRE                                         r  mytls/pixel_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         1.124     8.451    mytls/clk_out2
    SLICE_X14Y127        FDRE                                         r  mytls/pixel_reg[5]/C
                         clock pessimism              0.346     8.797    
                         clock uncertainty           -0.073     8.724    
    SLICE_X14Y127        FDRE (Setup_fdre_C_R)       -0.373     8.351    mytls/pixel_reg[5]
  -------------------------------------------------------------------
                         required time                          8.351    
                         arrival time                          -3.674    
  -------------------------------------------------------------------
                         slack                                  4.676    

Slack (MET) :             4.676ns  (required time - arrival time)
  Source:                 myCurve/curveDisplayY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            mytls/pixel_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0 rise@9.231ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.064ns  (logic 1.452ns (35.724%)  route 2.612ns (64.276%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 8.451 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.390ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         1.227    -0.390    myCurve/clk_out2
    SLICE_X14Y119        FDRE                                         r  myCurve/curveDisplayY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y119        FDRE (Prop_fdre_C_Q)         0.393     0.003 f  myCurve/curveDisplayY_reg[2]/Q
                         net (fo=8, routed)           1.038     1.041    myCurve/curveDisplayY[2]
    SLICE_X10Y119        LUT6 (Prop_lut6_I1_O)        0.097     1.138 r  myCurve/pixel1_carry_i_9/O
                         net (fo=4, routed)           0.325     1.463    myCurve/pixel1_carry_i_9_n_0
    SLICE_X10Y119        LUT5 (Prop_lut5_I2_O)        0.112     1.575 r  myCurve/pixel1_carry__0_i_5/O
                         net (fo=2, routed)           0.420     1.995    myCurve/pixel1_carry__0_i_5_n_0
    SLICE_X11Y119        LUT4 (Prop_lut4_I0_O)        0.234     2.229 r  myCurve/pixel1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.229    mytls/curveDisplayY_reg[10]_0[1]
    SLICE_X11Y119        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367     2.596 r  mytls/pixel1_carry__0/CO[1]
                         net (fo=1, routed)           0.417     3.013    myCurve/curveDisplayY_reg[10]_0[0]
    SLICE_X14Y120        LUT2 (Prop_lut2_I1_O)        0.249     3.262 r  myCurve/pixel[11]_i_1__0/O
                         net (fo=5, routed)           0.412     3.674    mytls/SR[0]
    SLICE_X14Y127        FDRE                                         r  mytls/pixel_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         1.124     8.451    mytls/clk_out2
    SLICE_X14Y127        FDRE                                         r  mytls/pixel_reg[7]/C
                         clock pessimism              0.346     8.797    
                         clock uncertainty           -0.073     8.724    
    SLICE_X14Y127        FDRE (Setup_fdre_C_R)       -0.373     8.351    mytls/pixel_reg[7]
  -------------------------------------------------------------------
                         required time                          8.351    
                         arrival time                          -3.674    
  -------------------------------------------------------------------
                         slack                                  4.676    

Slack (MET) :             4.676ns  (required time - arrival time)
  Source:                 myCurve/curveDisplayY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            mytls/pixel_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0 rise@9.231ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.064ns  (logic 1.452ns (35.724%)  route 2.612ns (64.276%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 8.451 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.390ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         1.227    -0.390    myCurve/clk_out2
    SLICE_X14Y119        FDRE                                         r  myCurve/curveDisplayY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y119        FDRE (Prop_fdre_C_Q)         0.393     0.003 f  myCurve/curveDisplayY_reg[2]/Q
                         net (fo=8, routed)           1.038     1.041    myCurve/curveDisplayY[2]
    SLICE_X10Y119        LUT6 (Prop_lut6_I1_O)        0.097     1.138 r  myCurve/pixel1_carry_i_9/O
                         net (fo=4, routed)           0.325     1.463    myCurve/pixel1_carry_i_9_n_0
    SLICE_X10Y119        LUT5 (Prop_lut5_I2_O)        0.112     1.575 r  myCurve/pixel1_carry__0_i_5/O
                         net (fo=2, routed)           0.420     1.995    myCurve/pixel1_carry__0_i_5_n_0
    SLICE_X11Y119        LUT4 (Prop_lut4_I0_O)        0.234     2.229 r  myCurve/pixel1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.229    mytls/curveDisplayY_reg[10]_0[1]
    SLICE_X11Y119        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367     2.596 r  mytls/pixel1_carry__0/CO[1]
                         net (fo=1, routed)           0.417     3.013    myCurve/curveDisplayY_reg[10]_0[0]
    SLICE_X14Y120        LUT2 (Prop_lut2_I1_O)        0.249     3.262 r  myCurve/pixel[11]_i_1__0/O
                         net (fo=5, routed)           0.412     3.674    mytls/SR[0]
    SLICE_X14Y127        FDSE                                         r  mytls/pixel_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         1.124     8.451    mytls/clk_out2
    SLICE_X14Y127        FDSE                                         r  mytls/pixel_reg[9]/C
                         clock pessimism              0.346     8.797    
                         clock uncertainty           -0.073     8.724    
    SLICE_X14Y127        FDSE (Setup_fdse_C_S)       -0.373     8.351    mytls/pixel_reg[9]
  -------------------------------------------------------------------
                         required time                          8.351    
                         arrival time                          -3.674    
  -------------------------------------------------------------------
                         slack                                  4.676    

Slack (MET) :             4.735ns  (required time - arrival time)
  Source:                 myCurve/curveDisplayY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            mytls/pixel_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0 rise@9.231ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.064ns  (logic 1.452ns (35.724%)  route 2.612ns (64.276%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 8.451 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.390ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         1.227    -0.390    myCurve/clk_out2
    SLICE_X14Y119        FDRE                                         r  myCurve/curveDisplayY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y119        FDRE (Prop_fdre_C_Q)         0.393     0.003 f  myCurve/curveDisplayY_reg[2]/Q
                         net (fo=8, routed)           1.038     1.041    myCurve/curveDisplayY[2]
    SLICE_X10Y119        LUT6 (Prop_lut6_I1_O)        0.097     1.138 r  myCurve/pixel1_carry_i_9/O
                         net (fo=4, routed)           0.325     1.463    myCurve/pixel1_carry_i_9_n_0
    SLICE_X10Y119        LUT5 (Prop_lut5_I2_O)        0.112     1.575 r  myCurve/pixel1_carry__0_i_5/O
                         net (fo=2, routed)           0.420     1.995    myCurve/pixel1_carry__0_i_5_n_0
    SLICE_X11Y119        LUT4 (Prop_lut4_I0_O)        0.234     2.229 r  myCurve/pixel1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.229    mytls/curveDisplayY_reg[10]_0[1]
    SLICE_X11Y119        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367     2.596 r  mytls/pixel1_carry__0/CO[1]
                         net (fo=1, routed)           0.417     3.013    myCurve/curveDisplayY_reg[10]_0[0]
    SLICE_X14Y120        LUT2 (Prop_lut2_I1_O)        0.249     3.262 r  myCurve/pixel[11]_i_1__0/O
                         net (fo=5, routed)           0.412     3.674    mytls/SR[0]
    SLICE_X15Y127        FDSE                                         r  mytls/pixel_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         1.124     8.451    mytls/clk_out2
    SLICE_X15Y127        FDSE                                         r  mytls/pixel_reg[11]/C
                         clock pessimism              0.346     8.797    
                         clock uncertainty           -0.073     8.724    
    SLICE_X15Y127        FDSE (Setup_fdse_C_S)       -0.314     8.410    mytls/pixel_reg[11]
  -------------------------------------------------------------------
                         required time                          8.410    
                         arrival time                          -3.674    
  -------------------------------------------------------------------
                         slack                                  4.735    

Slack (MET) :             4.992ns  (required time - arrival time)
  Source:                 adcc/dataOut_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/trigger_address0_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0 rise@9.231ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.987ns  (logic 1.181ns (29.624%)  route 2.806ns (70.376%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 8.460 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.396ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         1.221    -0.396    adcc/clk_out2
    SLICE_X15Y123        FDRE                                         r  adcc/dataOut_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y123        FDRE (Prop_fdre_C_Q)         0.313    -0.083 r  adcc/dataOut_reg[5]/Q
                         net (fo=4, routed)           1.237     1.154    adcc/D[5]
    SLICE_X14Y116        LUT4 (Prop_lut4_I0_O)        0.212     1.366 r  adcc/isTriggered2_carry_i_6/O
                         net (fo=1, routed)           0.000     1.366    Trigger/S[2]
    SLICE_X14Y116        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     1.652 r  Trigger/isTriggered2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.652    Trigger/isTriggered2_carry_n_0
    SLICE_X14Y117        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119     1.771 r  Trigger/isTriggered2_carry__0/CO[1]
                         net (fo=3, routed)           0.761     2.532    Trigger/isTriggered2_carry__0_n_2
    SLICE_X12Y113        LUT6 (Prop_lut6_I2_O)        0.251     2.783 r  Trigger/trigger_address0[11]_i_1/O
                         net (fo=12, routed)          0.808     3.591    Buffer/ready_reg
    SLICE_X9Y111         FDRE                                         r  Buffer/trigger_address0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         1.133     8.460    Buffer/clk_out2
    SLICE_X9Y111         FDRE                                         r  Buffer/trigger_address0_reg[1]/C
                         clock pessimism              0.346     8.806    
                         clock uncertainty           -0.073     8.733    
    SLICE_X9Y111         FDRE (Setup_fdre_C_CE)      -0.150     8.583    Buffer/trigger_address0_reg[1]
  -------------------------------------------------------------------
                         required time                          8.583    
                         arrival time                          -3.591    
  -------------------------------------------------------------------
                         slack                                  4.992    

Slack (MET) :             4.992ns  (required time - arrival time)
  Source:                 adcc/dataOut_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/trigger_address0_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0 rise@9.231ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.987ns  (logic 1.181ns (29.624%)  route 2.806ns (70.376%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 8.460 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.396ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         1.221    -0.396    adcc/clk_out2
    SLICE_X15Y123        FDRE                                         r  adcc/dataOut_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y123        FDRE (Prop_fdre_C_Q)         0.313    -0.083 r  adcc/dataOut_reg[5]/Q
                         net (fo=4, routed)           1.237     1.154    adcc/D[5]
    SLICE_X14Y116        LUT4 (Prop_lut4_I0_O)        0.212     1.366 r  adcc/isTriggered2_carry_i_6/O
                         net (fo=1, routed)           0.000     1.366    Trigger/S[2]
    SLICE_X14Y116        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     1.652 r  Trigger/isTriggered2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.652    Trigger/isTriggered2_carry_n_0
    SLICE_X14Y117        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119     1.771 r  Trigger/isTriggered2_carry__0/CO[1]
                         net (fo=3, routed)           0.761     2.532    Trigger/isTriggered2_carry__0_n_2
    SLICE_X12Y113        LUT6 (Prop_lut6_I2_O)        0.251     2.783 r  Trigger/trigger_address0[11]_i_1/O
                         net (fo=12, routed)          0.808     3.591    Buffer/ready_reg
    SLICE_X9Y111         FDRE                                         r  Buffer/trigger_address0_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         1.133     8.460    Buffer/clk_out2
    SLICE_X9Y111         FDRE                                         r  Buffer/trigger_address0_reg[2]/C
                         clock pessimism              0.346     8.806    
                         clock uncertainty           -0.073     8.733    
    SLICE_X9Y111         FDRE (Setup_fdre_C_CE)      -0.150     8.583    Buffer/trigger_address0_reg[2]
  -------------------------------------------------------------------
                         required time                          8.583    
                         arrival time                          -3.591    
  -------------------------------------------------------------------
                         slack                                  4.992    

Slack (MET) :             5.087ns  (required time - arrival time)
  Source:                 adcc/dataOut_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Trigger/samplesSinceTrigger_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0 rise@9.231ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.745ns  (logic 1.181ns (31.539%)  route 2.564ns (68.461%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 8.459 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.396ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         1.221    -0.396    adcc/clk_out2
    SLICE_X15Y123        FDRE                                         r  adcc/dataOut_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y123        FDRE (Prop_fdre_C_Q)         0.313    -0.083 r  adcc/dataOut_reg[5]/Q
                         net (fo=4, routed)           1.237     1.154    adcc/D[5]
    SLICE_X14Y116        LUT4 (Prop_lut4_I0_O)        0.212     1.366 r  adcc/isTriggered2_carry_i_6/O
                         net (fo=1, routed)           0.000     1.366    Trigger/S[2]
    SLICE_X14Y116        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     1.652 r  Trigger/isTriggered2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.652    Trigger/isTriggered2_carry_n_0
    SLICE_X14Y117        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119     1.771 r  Trigger/isTriggered2_carry__0/CO[1]
                         net (fo=3, routed)           0.894     2.665    Trigger/isTriggered2_carry__0_n_2
    SLICE_X12Y113        LUT4 (Prop_lut4_I2_O)        0.251     2.916 r  Trigger/samplesSinceTrigger[4]_i_1/O
                         net (fo=5, routed)           0.433     3.348    Trigger/isTriggered
    SLICE_X13Y113        FDRE                                         r  Trigger/samplesSinceTrigger_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         1.132     8.459    Trigger/clk_out2
    SLICE_X13Y113        FDRE                                         r  Trigger/samplesSinceTrigger_reg[0]/C
                         clock pessimism              0.364     8.823    
                         clock uncertainty           -0.073     8.750    
    SLICE_X13Y113        FDRE (Setup_fdre_C_R)       -0.314     8.436    Trigger/samplesSinceTrigger_reg[0]
  -------------------------------------------------------------------
                         required time                          8.436    
                         arrival time                          -3.348    
  -------------------------------------------------------------------
                         slack                                  5.087    

Slack (MET) :             5.087ns  (required time - arrival time)
  Source:                 adcc/dataOut_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Trigger/samplesSinceTrigger_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0 rise@9.231ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.745ns  (logic 1.181ns (31.539%)  route 2.564ns (68.461%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 8.459 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.396ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         1.221    -0.396    adcc/clk_out2
    SLICE_X15Y123        FDRE                                         r  adcc/dataOut_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y123        FDRE (Prop_fdre_C_Q)         0.313    -0.083 r  adcc/dataOut_reg[5]/Q
                         net (fo=4, routed)           1.237     1.154    adcc/D[5]
    SLICE_X14Y116        LUT4 (Prop_lut4_I0_O)        0.212     1.366 r  adcc/isTriggered2_carry_i_6/O
                         net (fo=1, routed)           0.000     1.366    Trigger/S[2]
    SLICE_X14Y116        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     1.652 r  Trigger/isTriggered2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.652    Trigger/isTriggered2_carry_n_0
    SLICE_X14Y117        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119     1.771 r  Trigger/isTriggered2_carry__0/CO[1]
                         net (fo=3, routed)           0.894     2.665    Trigger/isTriggered2_carry__0_n_2
    SLICE_X12Y113        LUT4 (Prop_lut4_I2_O)        0.251     2.916 r  Trigger/samplesSinceTrigger[4]_i_1/O
                         net (fo=5, routed)           0.433     3.348    Trigger/isTriggered
    SLICE_X13Y113        FDRE                                         r  Trigger/samplesSinceTrigger_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         1.132     8.459    Trigger/clk_out2
    SLICE_X13Y113        FDRE                                         r  Trigger/samplesSinceTrigger_reg[1]/C
                         clock pessimism              0.364     8.823    
                         clock uncertainty           -0.073     8.750    
    SLICE_X13Y113        FDRE (Setup_fdre_C_R)       -0.314     8.436    Trigger/samplesSinceTrigger_reg[1]
  -------------------------------------------------------------------
                         required time                          8.436    
                         arrival time                          -3.348    
  -------------------------------------------------------------------
                         slack                                  5.087    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 myXVGA/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            mytls/spriteVsync_reg_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.073%)  route 0.172ns (54.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         0.557    -0.607    myXVGA/clk_out2
    SLICE_X13Y126        FDRE                                         r  myXVGA/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  myXVGA/vsync_reg/Q
                         net (fo=2, routed)           0.172    -0.294    mytls/vsync
    SLICE_X10Y127        SRL16E                                       r  mytls/spriteVsync_reg_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         0.827    -0.846    mytls/clk_out2
    SLICE_X10Y127        SRL16E                                       r  mytls/spriteVsync_reg_srl3/CLK
                         clock pessimism              0.275    -0.571    
                         clock uncertainty            0.073    -0.498    
    SLICE_X10Y127        SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.383    mytls/spriteVsync_reg_srl3
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 Buffer/pointer0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/ram0_addra_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.164ns (72.788%)  route 0.061ns (27.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         0.566    -0.598    Buffer/clk_out2
    SLICE_X10Y112        FDRE                                         r  Buffer/pointer0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y112        FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  Buffer/pointer0_reg[10]/Q
                         net (fo=3, routed)           0.061    -0.373    Buffer/pointer0_reg[10]
    SLICE_X11Y112        FDRE                                         r  Buffer/ram0_addra_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         0.836    -0.837    Buffer/clk_out2
    SLICE_X11Y112        FDRE                                         r  Buffer/ram0_addra_reg[10]/C
                         clock pessimism              0.252    -0.585    
                         clock uncertainty            0.073    -0.512    
    SLICE_X11Y112        FDRE (Hold_fdre_C_D)         0.046    -0.466    Buffer/ram0_addra_reg[10]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 Buffer/ram0_addra_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.148ns (42.006%)  route 0.204ns (57.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         0.567    -0.597    Buffer/clk_out2
    SLICE_X8Y111         FDRE                                         r  Buffer/ram0_addra_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y111         FDRE (Prop_fdre_C_Q)         0.148    -0.449 r  Buffer/ram0_addra_reg[6]/Q
                         net (fo=2, routed)           0.204    -0.245    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[6]
    RAMB36_X0Y22         RAMB36E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         0.870    -0.802    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.548    
                         clock uncertainty            0.073    -0.475    
    RAMB36_X0Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.129    -0.346    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 Buffer/pointer0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/trigger_address0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.164ns (56.465%)  route 0.126ns (43.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         0.566    -0.598    Buffer/clk_out2
    SLICE_X10Y112        FDRE                                         r  Buffer/pointer0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y112        FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  Buffer/pointer0_reg[8]/Q
                         net (fo=3, routed)           0.126    -0.308    Buffer/pointer0_reg[8]
    SLICE_X9Y112         FDRE                                         r  Buffer/trigger_address0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         0.836    -0.837    Buffer/clk_out2
    SLICE_X9Y112         FDRE                                         r  Buffer/trigger_address0_reg[8]/C
                         clock pessimism              0.275    -0.562    
                         clock uncertainty            0.073    -0.489    
    SLICE_X9Y112         FDRE (Hold_fdre_C_D)         0.078    -0.411    Buffer/trigger_address0_reg[8]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 Buffer/ram0_addra_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.148ns (41.534%)  route 0.208ns (58.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         0.567    -0.597    Buffer/clk_out2
    SLICE_X8Y111         FDRE                                         r  Buffer/ram0_addra_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y111         FDRE (Prop_fdre_C_Q)         0.148    -0.449 r  Buffer/ram0_addra_reg[7]/Q
                         net (fo=2, routed)           0.208    -0.241    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y22         RAMB36E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         0.870    -0.802    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.548    
                         clock uncertainty            0.073    -0.475    
    RAMB36_X0Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.130    -0.345    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 Buffer/trigger_address0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/ram0_addrb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.250ns (75.986%)  route 0.079ns (24.014%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         0.566    -0.598    Buffer/clk_out2
    SLICE_X9Y112         FDRE                                         r  Buffer/trigger_address0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y112         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  Buffer/trigger_address0_reg[3]/Q
                         net (fo=1, routed)           0.079    -0.378    myCurve/trigger_address0[3]
    SLICE_X8Y112         LUT2 (Prop_lut2_I1_O)        0.045    -0.333 r  myCurve/_carry_i_1/O
                         net (fo=1, routed)           0.000    -0.333    Buffer/S[3]
    SLICE_X8Y112         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.269 r  Buffer/_carry/O[3]
                         net (fo=1, routed)           0.000    -0.269    Buffer/ram0_addrb[3]
    SLICE_X8Y112         FDRE                                         r  Buffer/ram0_addrb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         0.836    -0.837    Buffer/clk_out2
    SLICE_X8Y112         FDRE                                         r  Buffer/ram0_addrb_reg[3]/C
                         clock pessimism              0.252    -0.585    
                         clock uncertainty            0.073    -0.512    
    SLICE_X8Y112         FDRE (Hold_fdre_C_D)         0.134    -0.378    Buffer/ram0_addrb_reg[3]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 Buffer/pointer0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/ram0_addra_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.854%)  route 0.135ns (45.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         0.567    -0.597    Buffer/clk_out2
    SLICE_X10Y110        FDRE                                         r  Buffer/pointer0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y110        FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  Buffer/pointer0_reg[2]/Q
                         net (fo=3, routed)           0.135    -0.298    Buffer/pointer0_reg[2]
    SLICE_X8Y111         FDRE                                         r  Buffer/ram0_addra_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         0.838    -0.835    Buffer/clk_out2
    SLICE_X8Y111         FDRE                                         r  Buffer/ram0_addra_reg[2]/C
                         clock pessimism              0.275    -0.560    
                         clock uncertainty            0.073    -0.487    
    SLICE_X8Y111         FDRE (Hold_fdre_C_D)         0.076    -0.411    Buffer/ram0_addra_reg[2]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 Buffer/pointer0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/trigger_address0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.221%)  route 0.133ns (44.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         0.567    -0.597    Buffer/clk_out2
    SLICE_X10Y111        FDRE                                         r  Buffer/pointer0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y111        FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  Buffer/pointer0_reg[4]/Q
                         net (fo=3, routed)           0.133    -0.300    Buffer/pointer0_reg[4]
    SLICE_X9Y112         FDRE                                         r  Buffer/trigger_address0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         0.836    -0.837    Buffer/clk_out2
    SLICE_X9Y112         FDRE                                         r  Buffer/trigger_address0_reg[4]/C
                         clock pessimism              0.275    -0.562    
                         clock uncertainty            0.073    -0.489    
    SLICE_X9Y112         FDRE (Hold_fdre_C_D)         0.075    -0.414    Buffer/trigger_address0_reg[4]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 Buffer/pointer1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/trigger_address1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (55.122%)  route 0.134ns (44.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         0.565    -0.599    Buffer/clk_out2
    SLICE_X10Y115        FDRE                                         r  Buffer/pointer1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y115        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  Buffer/pointer1_reg[10]/Q
                         net (fo=3, routed)           0.134    -0.302    Buffer/pointer1_reg[10]
    SLICE_X8Y115         FDRE                                         r  Buffer/trigger_address1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         0.834    -0.839    Buffer/clk_out2
    SLICE_X8Y115         FDRE                                         r  Buffer/trigger_address1_reg[10]/C
                         clock pessimism              0.275    -0.564    
                         clock uncertainty            0.073    -0.491    
    SLICE_X8Y115         FDRE (Hold_fdre_C_D)         0.075    -0.416    Buffer/trigger_address1_reg[10]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 Buffer/ram0_addrb_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.164ns (39.059%)  route 0.256ns (60.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         0.565    -0.599    Buffer/clk_out2
    SLICE_X8Y113         FDRE                                         r  Buffer/ram0_addrb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y113         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  Buffer/ram0_addrb_reg[5]/Q
                         net (fo=2, routed)           0.256    -0.179    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[5]
    RAMB18_X0Y47         RAMB18E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         0.868    -0.804    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y47         RAMB18E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.550    
                         clock uncertainty            0.073    -0.477    
    RAMB18_X0Y47         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.294    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.115    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.309ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.309ns  (required time - arrival time)
  Source:                 Buffer/dataOut_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            myCurve/pixelOn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0_1 rise@9.231ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.870ns  (logic 2.714ns (46.235%)  route 3.156ns (53.765%))
  Logic Levels:           11  (CARRY4=7 LUT1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.782ns = ( 8.449 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         1.229    -0.388    Buffer/clk_out2
    SLICE_X8Y117         FDRE                                         r  Buffer/dataOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y117         FDRE (Prop_fdre_C_Q)         0.393     0.005 f  Buffer/dataOut_reg[0]/Q
                         net (fo=7, routed)           1.040     1.045    Buffer/pixelOn_reg
    SLICE_X14Y120        LUT1 (Prop_lut1_I0_O)        0.097     1.142 r  Buffer/pixelOn2_inferred__0_carry_i_6/O
                         net (fo=1, routed)           0.362     1.504    Buffer/p_0_in[0]
    SLICE_X13Y120        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.421     1.925 f  Buffer/pixelOn2_inferred__0_carry_i_1/O[1]
                         net (fo=3, routed)           0.611     2.537    myCurve/dataScreenLocation[1]
    SLICE_X10Y120        LUT1 (Prop_lut1_I0_O)        0.225     2.762 r  myCurve/pixelOn2_inferred__0_carry_i_4/O
                         net (fo=1, routed)           0.000     2.762    myCurve/pixelOn2_inferred__0_carry_i_4_n_0
    SLICE_X10Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.164 r  myCurve/pixelOn2_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.164    myCurve/pixelOn2_inferred__0_carry_n_0
    SLICE_X10Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.256 r  myCurve/pixelOn2_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.256    myCurve/pixelOn2_inferred__0_carry__0_n_0
    SLICE_X10Y122        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     3.436 f  myCurve/pixelOn2_inferred__0_carry__1/O[2]
                         net (fo=2, routed)           0.587     4.023    myCurve/pixelOn2_inferred__0_carry__1_n_5
    SLICE_X11Y121        LUT3 (Prop_lut3_I0_O)        0.217     4.240 r  myCurve/pixelOn1_inferred__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     4.240    myCurve/pixelOn1_inferred__0_carry__0_i_5_n_0
    SLICE_X11Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.652 r  myCurve/pixelOn1_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.652    myCurve/pixelOn1_inferred__0_carry__0_n_0
    SLICE_X11Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.741 r  myCurve/pixelOn1_inferred__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.741    myCurve/pixelOn1_inferred__0_carry__1_n_0
    SLICE_X11Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.830 r  myCurve/pixelOn1_inferred__0_carry__2/CO[3]
                         net (fo=1, routed)           0.555     5.385    Buffer/gridDisplayY_reg[10][0]
    SLICE_X14Y123        LUT2 (Prop_lut2_I1_O)        0.097     5.482 r  Buffer/pixelOn_i_1/O
                         net (fo=1, routed)           0.000     5.482    myCurve/pixelOn0
    SLICE_X14Y123        FDRE                                         r  myCurve/pixelOn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         1.122     8.449    myCurve/clk_out2
    SLICE_X14Y123        FDRE                                         r  myCurve/pixelOn_reg/C
                         clock pessimism              0.346     8.795    
                         clock uncertainty           -0.073     8.722    
    SLICE_X14Y123        FDRE (Setup_fdre_C_D)        0.069     8.791    myCurve/pixelOn_reg
  -------------------------------------------------------------------
                         required time                          8.791    
                         arrival time                          -5.482    
  -------------------------------------------------------------------
                         slack                                  3.309    

Slack (MET) :             4.676ns  (required time - arrival time)
  Source:                 myCurve/curveDisplayY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            mytls/pixel_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0_1 rise@9.231ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.064ns  (logic 1.452ns (35.724%)  route 2.612ns (64.276%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 8.451 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.390ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         1.227    -0.390    myCurve/clk_out2
    SLICE_X14Y119        FDRE                                         r  myCurve/curveDisplayY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y119        FDRE (Prop_fdre_C_Q)         0.393     0.003 f  myCurve/curveDisplayY_reg[2]/Q
                         net (fo=8, routed)           1.038     1.041    myCurve/curveDisplayY[2]
    SLICE_X10Y119        LUT6 (Prop_lut6_I1_O)        0.097     1.138 r  myCurve/pixel1_carry_i_9/O
                         net (fo=4, routed)           0.325     1.463    myCurve/pixel1_carry_i_9_n_0
    SLICE_X10Y119        LUT5 (Prop_lut5_I2_O)        0.112     1.575 r  myCurve/pixel1_carry__0_i_5/O
                         net (fo=2, routed)           0.420     1.995    myCurve/pixel1_carry__0_i_5_n_0
    SLICE_X11Y119        LUT4 (Prop_lut4_I0_O)        0.234     2.229 r  myCurve/pixel1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.229    mytls/curveDisplayY_reg[10]_0[1]
    SLICE_X11Y119        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367     2.596 r  mytls/pixel1_carry__0/CO[1]
                         net (fo=1, routed)           0.417     3.013    myCurve/curveDisplayY_reg[10]_0[0]
    SLICE_X14Y120        LUT2 (Prop_lut2_I1_O)        0.249     3.262 r  myCurve/pixel[11]_i_1__0/O
                         net (fo=5, routed)           0.412     3.674    mytls/SR[0]
    SLICE_X14Y127        FDRE                                         r  mytls/pixel_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         1.124     8.451    mytls/clk_out2
    SLICE_X14Y127        FDRE                                         r  mytls/pixel_reg[3]/C
                         clock pessimism              0.346     8.797    
                         clock uncertainty           -0.073     8.724    
    SLICE_X14Y127        FDRE (Setup_fdre_C_R)       -0.373     8.351    mytls/pixel_reg[3]
  -------------------------------------------------------------------
                         required time                          8.351    
                         arrival time                          -3.674    
  -------------------------------------------------------------------
                         slack                                  4.676    

Slack (MET) :             4.676ns  (required time - arrival time)
  Source:                 myCurve/curveDisplayY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            mytls/pixel_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0_1 rise@9.231ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.064ns  (logic 1.452ns (35.724%)  route 2.612ns (64.276%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 8.451 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.390ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         1.227    -0.390    myCurve/clk_out2
    SLICE_X14Y119        FDRE                                         r  myCurve/curveDisplayY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y119        FDRE (Prop_fdre_C_Q)         0.393     0.003 f  myCurve/curveDisplayY_reg[2]/Q
                         net (fo=8, routed)           1.038     1.041    myCurve/curveDisplayY[2]
    SLICE_X10Y119        LUT6 (Prop_lut6_I1_O)        0.097     1.138 r  myCurve/pixel1_carry_i_9/O
                         net (fo=4, routed)           0.325     1.463    myCurve/pixel1_carry_i_9_n_0
    SLICE_X10Y119        LUT5 (Prop_lut5_I2_O)        0.112     1.575 r  myCurve/pixel1_carry__0_i_5/O
                         net (fo=2, routed)           0.420     1.995    myCurve/pixel1_carry__0_i_5_n_0
    SLICE_X11Y119        LUT4 (Prop_lut4_I0_O)        0.234     2.229 r  myCurve/pixel1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.229    mytls/curveDisplayY_reg[10]_0[1]
    SLICE_X11Y119        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367     2.596 r  mytls/pixel1_carry__0/CO[1]
                         net (fo=1, routed)           0.417     3.013    myCurve/curveDisplayY_reg[10]_0[0]
    SLICE_X14Y120        LUT2 (Prop_lut2_I1_O)        0.249     3.262 r  myCurve/pixel[11]_i_1__0/O
                         net (fo=5, routed)           0.412     3.674    mytls/SR[0]
    SLICE_X14Y127        FDRE                                         r  mytls/pixel_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         1.124     8.451    mytls/clk_out2
    SLICE_X14Y127        FDRE                                         r  mytls/pixel_reg[5]/C
                         clock pessimism              0.346     8.797    
                         clock uncertainty           -0.073     8.724    
    SLICE_X14Y127        FDRE (Setup_fdre_C_R)       -0.373     8.351    mytls/pixel_reg[5]
  -------------------------------------------------------------------
                         required time                          8.351    
                         arrival time                          -3.674    
  -------------------------------------------------------------------
                         slack                                  4.676    

Slack (MET) :             4.676ns  (required time - arrival time)
  Source:                 myCurve/curveDisplayY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            mytls/pixel_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0_1 rise@9.231ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.064ns  (logic 1.452ns (35.724%)  route 2.612ns (64.276%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 8.451 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.390ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         1.227    -0.390    myCurve/clk_out2
    SLICE_X14Y119        FDRE                                         r  myCurve/curveDisplayY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y119        FDRE (Prop_fdre_C_Q)         0.393     0.003 f  myCurve/curveDisplayY_reg[2]/Q
                         net (fo=8, routed)           1.038     1.041    myCurve/curveDisplayY[2]
    SLICE_X10Y119        LUT6 (Prop_lut6_I1_O)        0.097     1.138 r  myCurve/pixel1_carry_i_9/O
                         net (fo=4, routed)           0.325     1.463    myCurve/pixel1_carry_i_9_n_0
    SLICE_X10Y119        LUT5 (Prop_lut5_I2_O)        0.112     1.575 r  myCurve/pixel1_carry__0_i_5/O
                         net (fo=2, routed)           0.420     1.995    myCurve/pixel1_carry__0_i_5_n_0
    SLICE_X11Y119        LUT4 (Prop_lut4_I0_O)        0.234     2.229 r  myCurve/pixel1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.229    mytls/curveDisplayY_reg[10]_0[1]
    SLICE_X11Y119        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367     2.596 r  mytls/pixel1_carry__0/CO[1]
                         net (fo=1, routed)           0.417     3.013    myCurve/curveDisplayY_reg[10]_0[0]
    SLICE_X14Y120        LUT2 (Prop_lut2_I1_O)        0.249     3.262 r  myCurve/pixel[11]_i_1__0/O
                         net (fo=5, routed)           0.412     3.674    mytls/SR[0]
    SLICE_X14Y127        FDRE                                         r  mytls/pixel_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         1.124     8.451    mytls/clk_out2
    SLICE_X14Y127        FDRE                                         r  mytls/pixel_reg[7]/C
                         clock pessimism              0.346     8.797    
                         clock uncertainty           -0.073     8.724    
    SLICE_X14Y127        FDRE (Setup_fdre_C_R)       -0.373     8.351    mytls/pixel_reg[7]
  -------------------------------------------------------------------
                         required time                          8.351    
                         arrival time                          -3.674    
  -------------------------------------------------------------------
                         slack                                  4.676    

Slack (MET) :             4.676ns  (required time - arrival time)
  Source:                 myCurve/curveDisplayY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            mytls/pixel_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0_1 rise@9.231ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.064ns  (logic 1.452ns (35.724%)  route 2.612ns (64.276%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 8.451 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.390ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         1.227    -0.390    myCurve/clk_out2
    SLICE_X14Y119        FDRE                                         r  myCurve/curveDisplayY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y119        FDRE (Prop_fdre_C_Q)         0.393     0.003 f  myCurve/curveDisplayY_reg[2]/Q
                         net (fo=8, routed)           1.038     1.041    myCurve/curveDisplayY[2]
    SLICE_X10Y119        LUT6 (Prop_lut6_I1_O)        0.097     1.138 r  myCurve/pixel1_carry_i_9/O
                         net (fo=4, routed)           0.325     1.463    myCurve/pixel1_carry_i_9_n_0
    SLICE_X10Y119        LUT5 (Prop_lut5_I2_O)        0.112     1.575 r  myCurve/pixel1_carry__0_i_5/O
                         net (fo=2, routed)           0.420     1.995    myCurve/pixel1_carry__0_i_5_n_0
    SLICE_X11Y119        LUT4 (Prop_lut4_I0_O)        0.234     2.229 r  myCurve/pixel1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.229    mytls/curveDisplayY_reg[10]_0[1]
    SLICE_X11Y119        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367     2.596 r  mytls/pixel1_carry__0/CO[1]
                         net (fo=1, routed)           0.417     3.013    myCurve/curveDisplayY_reg[10]_0[0]
    SLICE_X14Y120        LUT2 (Prop_lut2_I1_O)        0.249     3.262 r  myCurve/pixel[11]_i_1__0/O
                         net (fo=5, routed)           0.412     3.674    mytls/SR[0]
    SLICE_X14Y127        FDSE                                         r  mytls/pixel_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         1.124     8.451    mytls/clk_out2
    SLICE_X14Y127        FDSE                                         r  mytls/pixel_reg[9]/C
                         clock pessimism              0.346     8.797    
                         clock uncertainty           -0.073     8.724    
    SLICE_X14Y127        FDSE (Setup_fdse_C_S)       -0.373     8.351    mytls/pixel_reg[9]
  -------------------------------------------------------------------
                         required time                          8.351    
                         arrival time                          -3.674    
  -------------------------------------------------------------------
                         slack                                  4.676    

Slack (MET) :             4.735ns  (required time - arrival time)
  Source:                 myCurve/curveDisplayY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            mytls/pixel_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0_1 rise@9.231ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.064ns  (logic 1.452ns (35.724%)  route 2.612ns (64.276%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 8.451 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.390ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         1.227    -0.390    myCurve/clk_out2
    SLICE_X14Y119        FDRE                                         r  myCurve/curveDisplayY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y119        FDRE (Prop_fdre_C_Q)         0.393     0.003 f  myCurve/curveDisplayY_reg[2]/Q
                         net (fo=8, routed)           1.038     1.041    myCurve/curveDisplayY[2]
    SLICE_X10Y119        LUT6 (Prop_lut6_I1_O)        0.097     1.138 r  myCurve/pixel1_carry_i_9/O
                         net (fo=4, routed)           0.325     1.463    myCurve/pixel1_carry_i_9_n_0
    SLICE_X10Y119        LUT5 (Prop_lut5_I2_O)        0.112     1.575 r  myCurve/pixel1_carry__0_i_5/O
                         net (fo=2, routed)           0.420     1.995    myCurve/pixel1_carry__0_i_5_n_0
    SLICE_X11Y119        LUT4 (Prop_lut4_I0_O)        0.234     2.229 r  myCurve/pixel1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.229    mytls/curveDisplayY_reg[10]_0[1]
    SLICE_X11Y119        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367     2.596 r  mytls/pixel1_carry__0/CO[1]
                         net (fo=1, routed)           0.417     3.013    myCurve/curveDisplayY_reg[10]_0[0]
    SLICE_X14Y120        LUT2 (Prop_lut2_I1_O)        0.249     3.262 r  myCurve/pixel[11]_i_1__0/O
                         net (fo=5, routed)           0.412     3.674    mytls/SR[0]
    SLICE_X15Y127        FDSE                                         r  mytls/pixel_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         1.124     8.451    mytls/clk_out2
    SLICE_X15Y127        FDSE                                         r  mytls/pixel_reg[11]/C
                         clock pessimism              0.346     8.797    
                         clock uncertainty           -0.073     8.724    
    SLICE_X15Y127        FDSE (Setup_fdse_C_S)       -0.314     8.410    mytls/pixel_reg[11]
  -------------------------------------------------------------------
                         required time                          8.410    
                         arrival time                          -3.674    
  -------------------------------------------------------------------
                         slack                                  4.735    

Slack (MET) :             4.992ns  (required time - arrival time)
  Source:                 adcc/dataOut_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/trigger_address0_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0_1 rise@9.231ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.987ns  (logic 1.181ns (29.624%)  route 2.806ns (70.376%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 8.460 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.396ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         1.221    -0.396    adcc/clk_out2
    SLICE_X15Y123        FDRE                                         r  adcc/dataOut_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y123        FDRE (Prop_fdre_C_Q)         0.313    -0.083 r  adcc/dataOut_reg[5]/Q
                         net (fo=4, routed)           1.237     1.154    adcc/D[5]
    SLICE_X14Y116        LUT4 (Prop_lut4_I0_O)        0.212     1.366 r  adcc/isTriggered2_carry_i_6/O
                         net (fo=1, routed)           0.000     1.366    Trigger/S[2]
    SLICE_X14Y116        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     1.652 r  Trigger/isTriggered2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.652    Trigger/isTriggered2_carry_n_0
    SLICE_X14Y117        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119     1.771 r  Trigger/isTriggered2_carry__0/CO[1]
                         net (fo=3, routed)           0.761     2.532    Trigger/isTriggered2_carry__0_n_2
    SLICE_X12Y113        LUT6 (Prop_lut6_I2_O)        0.251     2.783 r  Trigger/trigger_address0[11]_i_1/O
                         net (fo=12, routed)          0.808     3.591    Buffer/ready_reg
    SLICE_X9Y111         FDRE                                         r  Buffer/trigger_address0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         1.133     8.460    Buffer/clk_out2
    SLICE_X9Y111         FDRE                                         r  Buffer/trigger_address0_reg[1]/C
                         clock pessimism              0.346     8.806    
                         clock uncertainty           -0.073     8.733    
    SLICE_X9Y111         FDRE (Setup_fdre_C_CE)      -0.150     8.583    Buffer/trigger_address0_reg[1]
  -------------------------------------------------------------------
                         required time                          8.583    
                         arrival time                          -3.591    
  -------------------------------------------------------------------
                         slack                                  4.992    

Slack (MET) :             4.992ns  (required time - arrival time)
  Source:                 adcc/dataOut_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/trigger_address0_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0_1 rise@9.231ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.987ns  (logic 1.181ns (29.624%)  route 2.806ns (70.376%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 8.460 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.396ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         1.221    -0.396    adcc/clk_out2
    SLICE_X15Y123        FDRE                                         r  adcc/dataOut_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y123        FDRE (Prop_fdre_C_Q)         0.313    -0.083 r  adcc/dataOut_reg[5]/Q
                         net (fo=4, routed)           1.237     1.154    adcc/D[5]
    SLICE_X14Y116        LUT4 (Prop_lut4_I0_O)        0.212     1.366 r  adcc/isTriggered2_carry_i_6/O
                         net (fo=1, routed)           0.000     1.366    Trigger/S[2]
    SLICE_X14Y116        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     1.652 r  Trigger/isTriggered2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.652    Trigger/isTriggered2_carry_n_0
    SLICE_X14Y117        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119     1.771 r  Trigger/isTriggered2_carry__0/CO[1]
                         net (fo=3, routed)           0.761     2.532    Trigger/isTriggered2_carry__0_n_2
    SLICE_X12Y113        LUT6 (Prop_lut6_I2_O)        0.251     2.783 r  Trigger/trigger_address0[11]_i_1/O
                         net (fo=12, routed)          0.808     3.591    Buffer/ready_reg
    SLICE_X9Y111         FDRE                                         r  Buffer/trigger_address0_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         1.133     8.460    Buffer/clk_out2
    SLICE_X9Y111         FDRE                                         r  Buffer/trigger_address0_reg[2]/C
                         clock pessimism              0.346     8.806    
                         clock uncertainty           -0.073     8.733    
    SLICE_X9Y111         FDRE (Setup_fdre_C_CE)      -0.150     8.583    Buffer/trigger_address0_reg[2]
  -------------------------------------------------------------------
                         required time                          8.583    
                         arrival time                          -3.591    
  -------------------------------------------------------------------
                         slack                                  4.992    

Slack (MET) :             5.087ns  (required time - arrival time)
  Source:                 adcc/dataOut_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Trigger/samplesSinceTrigger_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0_1 rise@9.231ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.745ns  (logic 1.181ns (31.539%)  route 2.564ns (68.461%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 8.459 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.396ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         1.221    -0.396    adcc/clk_out2
    SLICE_X15Y123        FDRE                                         r  adcc/dataOut_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y123        FDRE (Prop_fdre_C_Q)         0.313    -0.083 r  adcc/dataOut_reg[5]/Q
                         net (fo=4, routed)           1.237     1.154    adcc/D[5]
    SLICE_X14Y116        LUT4 (Prop_lut4_I0_O)        0.212     1.366 r  adcc/isTriggered2_carry_i_6/O
                         net (fo=1, routed)           0.000     1.366    Trigger/S[2]
    SLICE_X14Y116        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     1.652 r  Trigger/isTriggered2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.652    Trigger/isTriggered2_carry_n_0
    SLICE_X14Y117        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119     1.771 r  Trigger/isTriggered2_carry__0/CO[1]
                         net (fo=3, routed)           0.894     2.665    Trigger/isTriggered2_carry__0_n_2
    SLICE_X12Y113        LUT4 (Prop_lut4_I2_O)        0.251     2.916 r  Trigger/samplesSinceTrigger[4]_i_1/O
                         net (fo=5, routed)           0.433     3.348    Trigger/isTriggered
    SLICE_X13Y113        FDRE                                         r  Trigger/samplesSinceTrigger_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         1.132     8.459    Trigger/clk_out2
    SLICE_X13Y113        FDRE                                         r  Trigger/samplesSinceTrigger_reg[0]/C
                         clock pessimism              0.364     8.823    
                         clock uncertainty           -0.073     8.750    
    SLICE_X13Y113        FDRE (Setup_fdre_C_R)       -0.314     8.436    Trigger/samplesSinceTrigger_reg[0]
  -------------------------------------------------------------------
                         required time                          8.436    
                         arrival time                          -3.348    
  -------------------------------------------------------------------
                         slack                                  5.087    

Slack (MET) :             5.087ns  (required time - arrival time)
  Source:                 adcc/dataOut_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Trigger/samplesSinceTrigger_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0_1 rise@9.231ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.745ns  (logic 1.181ns (31.539%)  route 2.564ns (68.461%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 8.459 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.396ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         1.221    -0.396    adcc/clk_out2
    SLICE_X15Y123        FDRE                                         r  adcc/dataOut_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y123        FDRE (Prop_fdre_C_Q)         0.313    -0.083 r  adcc/dataOut_reg[5]/Q
                         net (fo=4, routed)           1.237     1.154    adcc/D[5]
    SLICE_X14Y116        LUT4 (Prop_lut4_I0_O)        0.212     1.366 r  adcc/isTriggered2_carry_i_6/O
                         net (fo=1, routed)           0.000     1.366    Trigger/S[2]
    SLICE_X14Y116        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     1.652 r  Trigger/isTriggered2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.652    Trigger/isTriggered2_carry_n_0
    SLICE_X14Y117        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119     1.771 r  Trigger/isTriggered2_carry__0/CO[1]
                         net (fo=3, routed)           0.894     2.665    Trigger/isTriggered2_carry__0_n_2
    SLICE_X12Y113        LUT4 (Prop_lut4_I2_O)        0.251     2.916 r  Trigger/samplesSinceTrigger[4]_i_1/O
                         net (fo=5, routed)           0.433     3.348    Trigger/isTriggered
    SLICE_X13Y113        FDRE                                         r  Trigger/samplesSinceTrigger_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         1.132     8.459    Trigger/clk_out2
    SLICE_X13Y113        FDRE                                         r  Trigger/samplesSinceTrigger_reg[1]/C
                         clock pessimism              0.364     8.823    
                         clock uncertainty           -0.073     8.750    
    SLICE_X13Y113        FDRE (Setup_fdre_C_R)       -0.314     8.436    Trigger/samplesSinceTrigger_reg[1]
  -------------------------------------------------------------------
                         required time                          8.436    
                         arrival time                          -3.348    
  -------------------------------------------------------------------
                         slack                                  5.087    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 myXVGA/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            mytls/spriteVsync_reg_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.073%)  route 0.172ns (54.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         0.557    -0.607    myXVGA/clk_out2
    SLICE_X13Y126        FDRE                                         r  myXVGA/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  myXVGA/vsync_reg/Q
                         net (fo=2, routed)           0.172    -0.294    mytls/vsync
    SLICE_X10Y127        SRL16E                                       r  mytls/spriteVsync_reg_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         0.827    -0.846    mytls/clk_out2
    SLICE_X10Y127        SRL16E                                       r  mytls/spriteVsync_reg_srl3/CLK
                         clock pessimism              0.275    -0.571    
                         clock uncertainty            0.073    -0.498    
    SLICE_X10Y127        SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.383    mytls/spriteVsync_reg_srl3
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 Buffer/pointer0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/ram0_addra_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.164ns (72.788%)  route 0.061ns (27.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         0.566    -0.598    Buffer/clk_out2
    SLICE_X10Y112        FDRE                                         r  Buffer/pointer0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y112        FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  Buffer/pointer0_reg[10]/Q
                         net (fo=3, routed)           0.061    -0.373    Buffer/pointer0_reg[10]
    SLICE_X11Y112        FDRE                                         r  Buffer/ram0_addra_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         0.836    -0.837    Buffer/clk_out2
    SLICE_X11Y112        FDRE                                         r  Buffer/ram0_addra_reg[10]/C
                         clock pessimism              0.252    -0.585    
                         clock uncertainty            0.073    -0.512    
    SLICE_X11Y112        FDRE (Hold_fdre_C_D)         0.046    -0.466    Buffer/ram0_addra_reg[10]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 Buffer/ram0_addra_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.148ns (42.006%)  route 0.204ns (57.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         0.567    -0.597    Buffer/clk_out2
    SLICE_X8Y111         FDRE                                         r  Buffer/ram0_addra_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y111         FDRE (Prop_fdre_C_Q)         0.148    -0.449 r  Buffer/ram0_addra_reg[6]/Q
                         net (fo=2, routed)           0.204    -0.245    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[6]
    RAMB36_X0Y22         RAMB36E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         0.870    -0.802    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.548    
                         clock uncertainty            0.073    -0.475    
    RAMB36_X0Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.129    -0.346    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 Buffer/pointer0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/trigger_address0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.164ns (56.465%)  route 0.126ns (43.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         0.566    -0.598    Buffer/clk_out2
    SLICE_X10Y112        FDRE                                         r  Buffer/pointer0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y112        FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  Buffer/pointer0_reg[8]/Q
                         net (fo=3, routed)           0.126    -0.308    Buffer/pointer0_reg[8]
    SLICE_X9Y112         FDRE                                         r  Buffer/trigger_address0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         0.836    -0.837    Buffer/clk_out2
    SLICE_X9Y112         FDRE                                         r  Buffer/trigger_address0_reg[8]/C
                         clock pessimism              0.275    -0.562    
                         clock uncertainty            0.073    -0.489    
    SLICE_X9Y112         FDRE (Hold_fdre_C_D)         0.078    -0.411    Buffer/trigger_address0_reg[8]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 Buffer/ram0_addra_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.148ns (41.534%)  route 0.208ns (58.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         0.567    -0.597    Buffer/clk_out2
    SLICE_X8Y111         FDRE                                         r  Buffer/ram0_addra_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y111         FDRE (Prop_fdre_C_Q)         0.148    -0.449 r  Buffer/ram0_addra_reg[7]/Q
                         net (fo=2, routed)           0.208    -0.241    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y22         RAMB36E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         0.870    -0.802    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.548    
                         clock uncertainty            0.073    -0.475    
    RAMB36_X0Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.130    -0.345    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 Buffer/trigger_address0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/ram0_addrb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.250ns (75.986%)  route 0.079ns (24.014%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         0.566    -0.598    Buffer/clk_out2
    SLICE_X9Y112         FDRE                                         r  Buffer/trigger_address0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y112         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  Buffer/trigger_address0_reg[3]/Q
                         net (fo=1, routed)           0.079    -0.378    myCurve/trigger_address0[3]
    SLICE_X8Y112         LUT2 (Prop_lut2_I1_O)        0.045    -0.333 r  myCurve/_carry_i_1/O
                         net (fo=1, routed)           0.000    -0.333    Buffer/S[3]
    SLICE_X8Y112         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.269 r  Buffer/_carry/O[3]
                         net (fo=1, routed)           0.000    -0.269    Buffer/ram0_addrb[3]
    SLICE_X8Y112         FDRE                                         r  Buffer/ram0_addrb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         0.836    -0.837    Buffer/clk_out2
    SLICE_X8Y112         FDRE                                         r  Buffer/ram0_addrb_reg[3]/C
                         clock pessimism              0.252    -0.585    
                         clock uncertainty            0.073    -0.512    
    SLICE_X8Y112         FDRE (Hold_fdre_C_D)         0.134    -0.378    Buffer/ram0_addrb_reg[3]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 Buffer/pointer0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/ram0_addra_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.854%)  route 0.135ns (45.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         0.567    -0.597    Buffer/clk_out2
    SLICE_X10Y110        FDRE                                         r  Buffer/pointer0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y110        FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  Buffer/pointer0_reg[2]/Q
                         net (fo=3, routed)           0.135    -0.298    Buffer/pointer0_reg[2]
    SLICE_X8Y111         FDRE                                         r  Buffer/ram0_addra_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         0.838    -0.835    Buffer/clk_out2
    SLICE_X8Y111         FDRE                                         r  Buffer/ram0_addra_reg[2]/C
                         clock pessimism              0.275    -0.560    
                         clock uncertainty            0.073    -0.487    
    SLICE_X8Y111         FDRE (Hold_fdre_C_D)         0.076    -0.411    Buffer/ram0_addra_reg[2]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 Buffer/pointer0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/trigger_address0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.221%)  route 0.133ns (44.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         0.567    -0.597    Buffer/clk_out2
    SLICE_X10Y111        FDRE                                         r  Buffer/pointer0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y111        FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  Buffer/pointer0_reg[4]/Q
                         net (fo=3, routed)           0.133    -0.300    Buffer/pointer0_reg[4]
    SLICE_X9Y112         FDRE                                         r  Buffer/trigger_address0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         0.836    -0.837    Buffer/clk_out2
    SLICE_X9Y112         FDRE                                         r  Buffer/trigger_address0_reg[4]/C
                         clock pessimism              0.275    -0.562    
                         clock uncertainty            0.073    -0.489    
    SLICE_X9Y112         FDRE (Hold_fdre_C_D)         0.075    -0.414    Buffer/trigger_address0_reg[4]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 Buffer/pointer1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/trigger_address1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (55.122%)  route 0.134ns (44.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         0.565    -0.599    Buffer/clk_out2
    SLICE_X10Y115        FDRE                                         r  Buffer/pointer1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y115        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  Buffer/pointer1_reg[10]/Q
                         net (fo=3, routed)           0.134    -0.302    Buffer/pointer1_reg[10]
    SLICE_X8Y115         FDRE                                         r  Buffer/trigger_address1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         0.834    -0.839    Buffer/clk_out2
    SLICE_X8Y115         FDRE                                         r  Buffer/trigger_address1_reg[10]/C
                         clock pessimism              0.275    -0.564    
                         clock uncertainty            0.073    -0.491    
    SLICE_X8Y115         FDRE (Hold_fdre_C_D)         0.075    -0.416    Buffer/trigger_address1_reg[10]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 Buffer/ram0_addrb_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.164ns (39.059%)  route 0.256ns (60.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         0.565    -0.599    Buffer/clk_out2
    SLICE_X8Y113         FDRE                                         r  Buffer/ram0_addrb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y113         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  Buffer/ram0_addrb_reg[5]/Q
                         net (fo=2, routed)           0.256    -0.179    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[5]
    RAMB18_X0Y47         RAMB18E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=264, routed)         0.868    -0.804    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y47         RAMB18E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.550    
                         clock uncertainty            0.073    -0.477    
    RAMB18_X0Y47         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.294    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.115    





