
stm32H7_ESC_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000060d4  08000298  08000298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  0800636c  0800636c  0000736c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080063a4  080063a4  00008010  2**0
                  CONTENTS
  4 .ARM          00000008  080063a4  080063a4  000073a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080063ac  080063ac  00008010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080063ac  080063ac  000073ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080063b0  080063b0  000073b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  24000000  080063b4  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000014c  24000010  080063c4  00008010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2400015c  080063c4  0000815c  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00008010  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012fe8  00000000  00000000  0000803e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000215c  00000000  00000000  0001b026  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f10  00000000  00000000  0001d188  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000bc2  00000000  00000000  0001e098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00039fa5  00000000  00000000  0001ec5a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000135a7  00000000  00000000  00058bff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001859e5  00000000  00000000  0006c1a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001f1b8b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004004  00000000  00000000  001f1bd0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  001f5bd4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	24000010 	.word	0x24000010
 80002b4:	00000000 	.word	0x00000000
 80002b8:	08006354 	.word	0x08006354

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000014 	.word	0x24000014
 80002d4:	08006354 	.word	0x08006354

080002d8 <__aeabi_uldivmod>:
 80002d8:	b953      	cbnz	r3, 80002f0 <__aeabi_uldivmod+0x18>
 80002da:	b94a      	cbnz	r2, 80002f0 <__aeabi_uldivmod+0x18>
 80002dc:	2900      	cmp	r1, #0
 80002de:	bf08      	it	eq
 80002e0:	2800      	cmpeq	r0, #0
 80002e2:	bf1c      	itt	ne
 80002e4:	f04f 31ff 	movne.w	r1, #4294967295
 80002e8:	f04f 30ff 	movne.w	r0, #4294967295
 80002ec:	f000 b96a 	b.w	80005c4 <__aeabi_idiv0>
 80002f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f8:	f000 f806 	bl	8000308 <__udivmoddi4>
 80002fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000300:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000304:	b004      	add	sp, #16
 8000306:	4770      	bx	lr

08000308 <__udivmoddi4>:
 8000308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800030c:	9d08      	ldr	r5, [sp, #32]
 800030e:	460c      	mov	r4, r1
 8000310:	2b00      	cmp	r3, #0
 8000312:	d14e      	bne.n	80003b2 <__udivmoddi4+0xaa>
 8000314:	4694      	mov	ip, r2
 8000316:	458c      	cmp	ip, r1
 8000318:	4686      	mov	lr, r0
 800031a:	fab2 f282 	clz	r2, r2
 800031e:	d962      	bls.n	80003e6 <__udivmoddi4+0xde>
 8000320:	b14a      	cbz	r2, 8000336 <__udivmoddi4+0x2e>
 8000322:	f1c2 0320 	rsb	r3, r2, #32
 8000326:	4091      	lsls	r1, r2
 8000328:	fa20 f303 	lsr.w	r3, r0, r3
 800032c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000330:	4319      	orrs	r1, r3
 8000332:	fa00 fe02 	lsl.w	lr, r0, r2
 8000336:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800033a:	fa1f f68c 	uxth.w	r6, ip
 800033e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000342:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000346:	fb07 1114 	mls	r1, r7, r4, r1
 800034a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800034e:	fb04 f106 	mul.w	r1, r4, r6
 8000352:	4299      	cmp	r1, r3
 8000354:	d90a      	bls.n	800036c <__udivmoddi4+0x64>
 8000356:	eb1c 0303 	adds.w	r3, ip, r3
 800035a:	f104 30ff 	add.w	r0, r4, #4294967295
 800035e:	f080 8112 	bcs.w	8000586 <__udivmoddi4+0x27e>
 8000362:	4299      	cmp	r1, r3
 8000364:	f240 810f 	bls.w	8000586 <__udivmoddi4+0x27e>
 8000368:	3c02      	subs	r4, #2
 800036a:	4463      	add	r3, ip
 800036c:	1a59      	subs	r1, r3, r1
 800036e:	fa1f f38e 	uxth.w	r3, lr
 8000372:	fbb1 f0f7 	udiv	r0, r1, r7
 8000376:	fb07 1110 	mls	r1, r7, r0, r1
 800037a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800037e:	fb00 f606 	mul.w	r6, r0, r6
 8000382:	429e      	cmp	r6, r3
 8000384:	d90a      	bls.n	800039c <__udivmoddi4+0x94>
 8000386:	eb1c 0303 	adds.w	r3, ip, r3
 800038a:	f100 31ff 	add.w	r1, r0, #4294967295
 800038e:	f080 80fc 	bcs.w	800058a <__udivmoddi4+0x282>
 8000392:	429e      	cmp	r6, r3
 8000394:	f240 80f9 	bls.w	800058a <__udivmoddi4+0x282>
 8000398:	4463      	add	r3, ip
 800039a:	3802      	subs	r0, #2
 800039c:	1b9b      	subs	r3, r3, r6
 800039e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80003a2:	2100      	movs	r1, #0
 80003a4:	b11d      	cbz	r5, 80003ae <__udivmoddi4+0xa6>
 80003a6:	40d3      	lsrs	r3, r2
 80003a8:	2200      	movs	r2, #0
 80003aa:	e9c5 3200 	strd	r3, r2, [r5]
 80003ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d905      	bls.n	80003c2 <__udivmoddi4+0xba>
 80003b6:	b10d      	cbz	r5, 80003bc <__udivmoddi4+0xb4>
 80003b8:	e9c5 0100 	strd	r0, r1, [r5]
 80003bc:	2100      	movs	r1, #0
 80003be:	4608      	mov	r0, r1
 80003c0:	e7f5      	b.n	80003ae <__udivmoddi4+0xa6>
 80003c2:	fab3 f183 	clz	r1, r3
 80003c6:	2900      	cmp	r1, #0
 80003c8:	d146      	bne.n	8000458 <__udivmoddi4+0x150>
 80003ca:	42a3      	cmp	r3, r4
 80003cc:	d302      	bcc.n	80003d4 <__udivmoddi4+0xcc>
 80003ce:	4290      	cmp	r0, r2
 80003d0:	f0c0 80f0 	bcc.w	80005b4 <__udivmoddi4+0x2ac>
 80003d4:	1a86      	subs	r6, r0, r2
 80003d6:	eb64 0303 	sbc.w	r3, r4, r3
 80003da:	2001      	movs	r0, #1
 80003dc:	2d00      	cmp	r5, #0
 80003de:	d0e6      	beq.n	80003ae <__udivmoddi4+0xa6>
 80003e0:	e9c5 6300 	strd	r6, r3, [r5]
 80003e4:	e7e3      	b.n	80003ae <__udivmoddi4+0xa6>
 80003e6:	2a00      	cmp	r2, #0
 80003e8:	f040 8090 	bne.w	800050c <__udivmoddi4+0x204>
 80003ec:	eba1 040c 	sub.w	r4, r1, ip
 80003f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003f4:	fa1f f78c 	uxth.w	r7, ip
 80003f8:	2101      	movs	r1, #1
 80003fa:	fbb4 f6f8 	udiv	r6, r4, r8
 80003fe:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000402:	fb08 4416 	mls	r4, r8, r6, r4
 8000406:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800040a:	fb07 f006 	mul.w	r0, r7, r6
 800040e:	4298      	cmp	r0, r3
 8000410:	d908      	bls.n	8000424 <__udivmoddi4+0x11c>
 8000412:	eb1c 0303 	adds.w	r3, ip, r3
 8000416:	f106 34ff 	add.w	r4, r6, #4294967295
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0x11a>
 800041c:	4298      	cmp	r0, r3
 800041e:	f200 80cd 	bhi.w	80005bc <__udivmoddi4+0x2b4>
 8000422:	4626      	mov	r6, r4
 8000424:	1a1c      	subs	r4, r3, r0
 8000426:	fa1f f38e 	uxth.w	r3, lr
 800042a:	fbb4 f0f8 	udiv	r0, r4, r8
 800042e:	fb08 4410 	mls	r4, r8, r0, r4
 8000432:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000436:	fb00 f707 	mul.w	r7, r0, r7
 800043a:	429f      	cmp	r7, r3
 800043c:	d908      	bls.n	8000450 <__udivmoddi4+0x148>
 800043e:	eb1c 0303 	adds.w	r3, ip, r3
 8000442:	f100 34ff 	add.w	r4, r0, #4294967295
 8000446:	d202      	bcs.n	800044e <__udivmoddi4+0x146>
 8000448:	429f      	cmp	r7, r3
 800044a:	f200 80b0 	bhi.w	80005ae <__udivmoddi4+0x2a6>
 800044e:	4620      	mov	r0, r4
 8000450:	1bdb      	subs	r3, r3, r7
 8000452:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000456:	e7a5      	b.n	80003a4 <__udivmoddi4+0x9c>
 8000458:	f1c1 0620 	rsb	r6, r1, #32
 800045c:	408b      	lsls	r3, r1
 800045e:	fa22 f706 	lsr.w	r7, r2, r6
 8000462:	431f      	orrs	r7, r3
 8000464:	fa20 fc06 	lsr.w	ip, r0, r6
 8000468:	fa04 f301 	lsl.w	r3, r4, r1
 800046c:	ea43 030c 	orr.w	r3, r3, ip
 8000470:	40f4      	lsrs	r4, r6
 8000472:	fa00 f801 	lsl.w	r8, r0, r1
 8000476:	0c38      	lsrs	r0, r7, #16
 8000478:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800047c:	fbb4 fef0 	udiv	lr, r4, r0
 8000480:	fa1f fc87 	uxth.w	ip, r7
 8000484:	fb00 441e 	mls	r4, r0, lr, r4
 8000488:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800048c:	fb0e f90c 	mul.w	r9, lr, ip
 8000490:	45a1      	cmp	r9, r4
 8000492:	fa02 f201 	lsl.w	r2, r2, r1
 8000496:	d90a      	bls.n	80004ae <__udivmoddi4+0x1a6>
 8000498:	193c      	adds	r4, r7, r4
 800049a:	f10e 3aff 	add.w	sl, lr, #4294967295
 800049e:	f080 8084 	bcs.w	80005aa <__udivmoddi4+0x2a2>
 80004a2:	45a1      	cmp	r9, r4
 80004a4:	f240 8081 	bls.w	80005aa <__udivmoddi4+0x2a2>
 80004a8:	f1ae 0e02 	sub.w	lr, lr, #2
 80004ac:	443c      	add	r4, r7
 80004ae:	eba4 0409 	sub.w	r4, r4, r9
 80004b2:	fa1f f983 	uxth.w	r9, r3
 80004b6:	fbb4 f3f0 	udiv	r3, r4, r0
 80004ba:	fb00 4413 	mls	r4, r0, r3, r4
 80004be:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004c2:	fb03 fc0c 	mul.w	ip, r3, ip
 80004c6:	45a4      	cmp	ip, r4
 80004c8:	d907      	bls.n	80004da <__udivmoddi4+0x1d2>
 80004ca:	193c      	adds	r4, r7, r4
 80004cc:	f103 30ff 	add.w	r0, r3, #4294967295
 80004d0:	d267      	bcs.n	80005a2 <__udivmoddi4+0x29a>
 80004d2:	45a4      	cmp	ip, r4
 80004d4:	d965      	bls.n	80005a2 <__udivmoddi4+0x29a>
 80004d6:	3b02      	subs	r3, #2
 80004d8:	443c      	add	r4, r7
 80004da:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004de:	fba0 9302 	umull	r9, r3, r0, r2
 80004e2:	eba4 040c 	sub.w	r4, r4, ip
 80004e6:	429c      	cmp	r4, r3
 80004e8:	46ce      	mov	lr, r9
 80004ea:	469c      	mov	ip, r3
 80004ec:	d351      	bcc.n	8000592 <__udivmoddi4+0x28a>
 80004ee:	d04e      	beq.n	800058e <__udivmoddi4+0x286>
 80004f0:	b155      	cbz	r5, 8000508 <__udivmoddi4+0x200>
 80004f2:	ebb8 030e 	subs.w	r3, r8, lr
 80004f6:	eb64 040c 	sbc.w	r4, r4, ip
 80004fa:	fa04 f606 	lsl.w	r6, r4, r6
 80004fe:	40cb      	lsrs	r3, r1
 8000500:	431e      	orrs	r6, r3
 8000502:	40cc      	lsrs	r4, r1
 8000504:	e9c5 6400 	strd	r6, r4, [r5]
 8000508:	2100      	movs	r1, #0
 800050a:	e750      	b.n	80003ae <__udivmoddi4+0xa6>
 800050c:	f1c2 0320 	rsb	r3, r2, #32
 8000510:	fa20 f103 	lsr.w	r1, r0, r3
 8000514:	fa0c fc02 	lsl.w	ip, ip, r2
 8000518:	fa24 f303 	lsr.w	r3, r4, r3
 800051c:	4094      	lsls	r4, r2
 800051e:	430c      	orrs	r4, r1
 8000520:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000524:	fa00 fe02 	lsl.w	lr, r0, r2
 8000528:	fa1f f78c 	uxth.w	r7, ip
 800052c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000530:	fb08 3110 	mls	r1, r8, r0, r3
 8000534:	0c23      	lsrs	r3, r4, #16
 8000536:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800053a:	fb00 f107 	mul.w	r1, r0, r7
 800053e:	4299      	cmp	r1, r3
 8000540:	d908      	bls.n	8000554 <__udivmoddi4+0x24c>
 8000542:	eb1c 0303 	adds.w	r3, ip, r3
 8000546:	f100 36ff 	add.w	r6, r0, #4294967295
 800054a:	d22c      	bcs.n	80005a6 <__udivmoddi4+0x29e>
 800054c:	4299      	cmp	r1, r3
 800054e:	d92a      	bls.n	80005a6 <__udivmoddi4+0x29e>
 8000550:	3802      	subs	r0, #2
 8000552:	4463      	add	r3, ip
 8000554:	1a5b      	subs	r3, r3, r1
 8000556:	b2a4      	uxth	r4, r4
 8000558:	fbb3 f1f8 	udiv	r1, r3, r8
 800055c:	fb08 3311 	mls	r3, r8, r1, r3
 8000560:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000564:	fb01 f307 	mul.w	r3, r1, r7
 8000568:	42a3      	cmp	r3, r4
 800056a:	d908      	bls.n	800057e <__udivmoddi4+0x276>
 800056c:	eb1c 0404 	adds.w	r4, ip, r4
 8000570:	f101 36ff 	add.w	r6, r1, #4294967295
 8000574:	d213      	bcs.n	800059e <__udivmoddi4+0x296>
 8000576:	42a3      	cmp	r3, r4
 8000578:	d911      	bls.n	800059e <__udivmoddi4+0x296>
 800057a:	3902      	subs	r1, #2
 800057c:	4464      	add	r4, ip
 800057e:	1ae4      	subs	r4, r4, r3
 8000580:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000584:	e739      	b.n	80003fa <__udivmoddi4+0xf2>
 8000586:	4604      	mov	r4, r0
 8000588:	e6f0      	b.n	800036c <__udivmoddi4+0x64>
 800058a:	4608      	mov	r0, r1
 800058c:	e706      	b.n	800039c <__udivmoddi4+0x94>
 800058e:	45c8      	cmp	r8, r9
 8000590:	d2ae      	bcs.n	80004f0 <__udivmoddi4+0x1e8>
 8000592:	ebb9 0e02 	subs.w	lr, r9, r2
 8000596:	eb63 0c07 	sbc.w	ip, r3, r7
 800059a:	3801      	subs	r0, #1
 800059c:	e7a8      	b.n	80004f0 <__udivmoddi4+0x1e8>
 800059e:	4631      	mov	r1, r6
 80005a0:	e7ed      	b.n	800057e <__udivmoddi4+0x276>
 80005a2:	4603      	mov	r3, r0
 80005a4:	e799      	b.n	80004da <__udivmoddi4+0x1d2>
 80005a6:	4630      	mov	r0, r6
 80005a8:	e7d4      	b.n	8000554 <__udivmoddi4+0x24c>
 80005aa:	46d6      	mov	lr, sl
 80005ac:	e77f      	b.n	80004ae <__udivmoddi4+0x1a6>
 80005ae:	4463      	add	r3, ip
 80005b0:	3802      	subs	r0, #2
 80005b2:	e74d      	b.n	8000450 <__udivmoddi4+0x148>
 80005b4:	4606      	mov	r6, r0
 80005b6:	4623      	mov	r3, r4
 80005b8:	4608      	mov	r0, r1
 80005ba:	e70f      	b.n	80003dc <__udivmoddi4+0xd4>
 80005bc:	3e02      	subs	r6, #2
 80005be:	4463      	add	r3, ip
 80005c0:	e730      	b.n	8000424 <__udivmoddi4+0x11c>
 80005c2:	bf00      	nop

080005c4 <__aeabi_idiv0>:
 80005c4:	4770      	bx	lr
 80005c6:	bf00      	nop

080005c8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80005c8:	b480      	push	{r7}
 80005ca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80005cc:	4b3d      	ldr	r3, [pc, #244]	@ (80006c4 <SystemInit+0xfc>)
 80005ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80005d2:	4a3c      	ldr	r2, [pc, #240]	@ (80006c4 <SystemInit+0xfc>)
 80005d4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80005d8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 80005dc:	4b39      	ldr	r3, [pc, #228]	@ (80006c4 <SystemInit+0xfc>)
 80005de:	691b      	ldr	r3, [r3, #16]
 80005e0:	4a38      	ldr	r2, [pc, #224]	@ (80006c4 <SystemInit+0xfc>)
 80005e2:	f043 0310 	orr.w	r3, r3, #16
 80005e6:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80005e8:	4b37      	ldr	r3, [pc, #220]	@ (80006c8 <SystemInit+0x100>)
 80005ea:	681b      	ldr	r3, [r3, #0]
 80005ec:	f003 030f 	and.w	r3, r3, #15
 80005f0:	2b06      	cmp	r3, #6
 80005f2:	d807      	bhi.n	8000604 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80005f4:	4b34      	ldr	r3, [pc, #208]	@ (80006c8 <SystemInit+0x100>)
 80005f6:	681b      	ldr	r3, [r3, #0]
 80005f8:	f023 030f 	bic.w	r3, r3, #15
 80005fc:	4a32      	ldr	r2, [pc, #200]	@ (80006c8 <SystemInit+0x100>)
 80005fe:	f043 0307 	orr.w	r3, r3, #7
 8000602:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000604:	4b31      	ldr	r3, [pc, #196]	@ (80006cc <SystemInit+0x104>)
 8000606:	681b      	ldr	r3, [r3, #0]
 8000608:	4a30      	ldr	r2, [pc, #192]	@ (80006cc <SystemInit+0x104>)
 800060a:	f043 0301 	orr.w	r3, r3, #1
 800060e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000610:	4b2e      	ldr	r3, [pc, #184]	@ (80006cc <SystemInit+0x104>)
 8000612:	2200      	movs	r2, #0
 8000614:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000616:	4b2d      	ldr	r3, [pc, #180]	@ (80006cc <SystemInit+0x104>)
 8000618:	681a      	ldr	r2, [r3, #0]
 800061a:	492c      	ldr	r1, [pc, #176]	@ (80006cc <SystemInit+0x104>)
 800061c:	4b2c      	ldr	r3, [pc, #176]	@ (80006d0 <SystemInit+0x108>)
 800061e:	4013      	ands	r3, r2
 8000620:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000622:	4b29      	ldr	r3, [pc, #164]	@ (80006c8 <SystemInit+0x100>)
 8000624:	681b      	ldr	r3, [r3, #0]
 8000626:	f003 0308 	and.w	r3, r3, #8
 800062a:	2b00      	cmp	r3, #0
 800062c:	d007      	beq.n	800063e <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800062e:	4b26      	ldr	r3, [pc, #152]	@ (80006c8 <SystemInit+0x100>)
 8000630:	681b      	ldr	r3, [r3, #0]
 8000632:	f023 030f 	bic.w	r3, r3, #15
 8000636:	4a24      	ldr	r2, [pc, #144]	@ (80006c8 <SystemInit+0x100>)
 8000638:	f043 0307 	orr.w	r3, r3, #7
 800063c:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800063e:	4b23      	ldr	r3, [pc, #140]	@ (80006cc <SystemInit+0x104>)
 8000640:	2200      	movs	r2, #0
 8000642:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000644:	4b21      	ldr	r3, [pc, #132]	@ (80006cc <SystemInit+0x104>)
 8000646:	2200      	movs	r2, #0
 8000648:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800064a:	4b20      	ldr	r3, [pc, #128]	@ (80006cc <SystemInit+0x104>)
 800064c:	2200      	movs	r2, #0
 800064e:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000650:	4b1e      	ldr	r3, [pc, #120]	@ (80006cc <SystemInit+0x104>)
 8000652:	4a20      	ldr	r2, [pc, #128]	@ (80006d4 <SystemInit+0x10c>)
 8000654:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000656:	4b1d      	ldr	r3, [pc, #116]	@ (80006cc <SystemInit+0x104>)
 8000658:	4a1f      	ldr	r2, [pc, #124]	@ (80006d8 <SystemInit+0x110>)
 800065a:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 800065c:	4b1b      	ldr	r3, [pc, #108]	@ (80006cc <SystemInit+0x104>)
 800065e:	4a1f      	ldr	r2, [pc, #124]	@ (80006dc <SystemInit+0x114>)
 8000660:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000662:	4b1a      	ldr	r3, [pc, #104]	@ (80006cc <SystemInit+0x104>)
 8000664:	2200      	movs	r2, #0
 8000666:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000668:	4b18      	ldr	r3, [pc, #96]	@ (80006cc <SystemInit+0x104>)
 800066a:	4a1c      	ldr	r2, [pc, #112]	@ (80006dc <SystemInit+0x114>)
 800066c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800066e:	4b17      	ldr	r3, [pc, #92]	@ (80006cc <SystemInit+0x104>)
 8000670:	2200      	movs	r2, #0
 8000672:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000674:	4b15      	ldr	r3, [pc, #84]	@ (80006cc <SystemInit+0x104>)
 8000676:	4a19      	ldr	r2, [pc, #100]	@ (80006dc <SystemInit+0x114>)
 8000678:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800067a:	4b14      	ldr	r3, [pc, #80]	@ (80006cc <SystemInit+0x104>)
 800067c:	2200      	movs	r2, #0
 800067e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000680:	4b12      	ldr	r3, [pc, #72]	@ (80006cc <SystemInit+0x104>)
 8000682:	681b      	ldr	r3, [r3, #0]
 8000684:	4a11      	ldr	r2, [pc, #68]	@ (80006cc <SystemInit+0x104>)
 8000686:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800068a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800068c:	4b0f      	ldr	r3, [pc, #60]	@ (80006cc <SystemInit+0x104>)
 800068e:	2200      	movs	r2, #0
 8000690:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 8000692:	4b13      	ldr	r3, [pc, #76]	@ (80006e0 <SystemInit+0x118>)
 8000694:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000696:	4a12      	ldr	r2, [pc, #72]	@ (80006e0 <SystemInit+0x118>)
 8000698:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800069c:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 800069e:	4b11      	ldr	r3, [pc, #68]	@ (80006e4 <SystemInit+0x11c>)
 80006a0:	681a      	ldr	r2, [r3, #0]
 80006a2:	4b11      	ldr	r3, [pc, #68]	@ (80006e8 <SystemInit+0x120>)
 80006a4:	4013      	ands	r3, r2
 80006a6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80006aa:	d202      	bcs.n	80006b2 <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80006ac:	4b0f      	ldr	r3, [pc, #60]	@ (80006ec <SystemInit+0x124>)
 80006ae:	2201      	movs	r2, #1
 80006b0:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80006b2:	4b0f      	ldr	r3, [pc, #60]	@ (80006f0 <SystemInit+0x128>)
 80006b4:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80006b8:	601a      	str	r2, [r3, #0]
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 80006ba:	bf00      	nop
 80006bc:	46bd      	mov	sp, r7
 80006be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c2:	4770      	bx	lr
 80006c4:	e000ed00 	.word	0xe000ed00
 80006c8:	52002000 	.word	0x52002000
 80006cc:	58024400 	.word	0x58024400
 80006d0:	eaf6ed7f 	.word	0xeaf6ed7f
 80006d4:	02020200 	.word	0x02020200
 80006d8:	01ff0000 	.word	0x01ff0000
 80006dc:	01010280 	.word	0x01010280
 80006e0:	580000c0 	.word	0x580000c0
 80006e4:	5c001000 	.word	0x5c001000
 80006e8:	ffff0000 	.word	0xffff0000
 80006ec:	51008108 	.word	0x51008108
 80006f0:	52004000 	.word	0x52004000

080006f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b086      	sub	sp, #24
 80006f8:	af00      	add	r7, sp, #0
  int32_t timeout;
/* USER CODE END Boot_Mode_Sequence_0 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 80006fa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80006fe:	617b      	str	r3, [r7, #20]
  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 8000700:	bf00      	nop
 8000702:	4b7b      	ldr	r3, [pc, #492]	@ (80008f0 <main+0x1fc>)
 8000704:	681b      	ldr	r3, [r3, #0]
 8000706:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800070a:	2b00      	cmp	r3, #0
 800070c:	d004      	beq.n	8000718 <main+0x24>
 800070e:	697b      	ldr	r3, [r7, #20]
 8000710:	1e5a      	subs	r2, r3, #1
 8000712:	617a      	str	r2, [r7, #20]
 8000714:	2b00      	cmp	r3, #0
 8000716:	dcf4      	bgt.n	8000702 <main+0xe>
  if ( timeout < 0 )
 8000718:	697b      	ldr	r3, [r7, #20]
 800071a:	2b00      	cmp	r3, #0
 800071c:	da01      	bge.n	8000722 <main+0x2e>
  {
  Error_Handler();
 800071e:	f000 fb23 	bl	8000d68 <Error_Handler>
  }
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000722:	f000 fca3 	bl	800106c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000726:	f000 f8f7 	bl	8000918 <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 800072a:	4b71      	ldr	r3, [pc, #452]	@ (80008f0 <main+0x1fc>)
 800072c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000730:	4a6f      	ldr	r2, [pc, #444]	@ (80008f0 <main+0x1fc>)
 8000732:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000736:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800073a:	4b6d      	ldr	r3, [pc, #436]	@ (80008f0 <main+0x1fc>)
 800073c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000740:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000744:	607b      	str	r3, [r7, #4]
 8000746:	687b      	ldr	r3, [r7, #4]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 8000748:	2000      	movs	r0, #0
 800074a:	f000 ffe5 	bl	8001718 <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 800074e:	2100      	movs	r1, #0
 8000750:	2000      	movs	r0, #0
 8000752:	f000 fffb 	bl	800174c <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 8000756:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800075a:	617b      	str	r3, [r7, #20]
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 800075c:	bf00      	nop
 800075e:	4b64      	ldr	r3, [pc, #400]	@ (80008f0 <main+0x1fc>)
 8000760:	681b      	ldr	r3, [r3, #0]
 8000762:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000766:	2b00      	cmp	r3, #0
 8000768:	d104      	bne.n	8000774 <main+0x80>
 800076a:	697b      	ldr	r3, [r7, #20]
 800076c:	1e5a      	subs	r2, r3, #1
 800076e:	617a      	str	r2, [r7, #20]
 8000770:	2b00      	cmp	r3, #0
 8000772:	dcf4      	bgt.n	800075e <main+0x6a>
if ( timeout < 0 )
 8000774:	697b      	ldr	r3, [r7, #20]
 8000776:	2b00      	cmp	r3, #0
 8000778:	da01      	bge.n	800077e <main+0x8a>
{
Error_Handler();
 800077a:	f000 faf5 	bl	8000d68 <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800077e:	f000 fa2d 	bl	8000bdc <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8000782:	f000 f9df 	bl	8000b44 <MX_USART3_UART_Init>
  MX_TIM14_Init();
 8000786:	f000 f98f 	bl	8000aa8 <MX_TIM14_Init>
  MX_TIM13_Init();
 800078a:	f000 f93f 	bl	8000a0c <MX_TIM13_Init>
  /* USER CODE BEGIN 2 */
  if (HAL_TIM_PWM_Start(&htim13, TIM_CHANNEL_1) != HAL_OK)
 800078e:	2100      	movs	r1, #0
 8000790:	4858      	ldr	r0, [pc, #352]	@ (80008f4 <main+0x200>)
 8000792:	f003 ff13 	bl	80045bc <HAL_TIM_PWM_Start>
 8000796:	4603      	mov	r3, r0
 8000798:	2b00      	cmp	r3, #0
 800079a:	d001      	beq.n	80007a0 <main+0xac>
  {
  	  Error_Handler();
 800079c:	f000 fae4 	bl	8000d68 <Error_Handler>
  }
  if (HAL_TIM_PWM_Start(&htim14, TIM_CHANNEL_1) != HAL_OK)
 80007a0:	2100      	movs	r1, #0
 80007a2:	4855      	ldr	r0, [pc, #340]	@ (80008f8 <main+0x204>)
 80007a4:	f003 ff0a 	bl	80045bc <HAL_TIM_PWM_Start>
 80007a8:	4603      	mov	r3, r0
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	d001      	beq.n	80007b2 <main+0xbe>
  {
  	  Error_Handler();
 80007ae:	f000 fadb 	bl	8000d68 <Error_Handler>
  }

  __HAL_TIM_SET_COMPARE(&htim14, TIM_CHANNEL_1, 1500);
 80007b2:	4b51      	ldr	r3, [pc, #324]	@ (80008f8 <main+0x204>)
 80007b4:	681b      	ldr	r3, [r3, #0]
 80007b6:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 80007ba:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_TIM_SET_COMPARE(&htim13, TIM_CHANNEL_1, 1500);
 80007bc:	4b4d      	ldr	r3, [pc, #308]	@ (80008f4 <main+0x200>)
 80007be:	681b      	ldr	r3, [r3, #0]
 80007c0:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 80007c4:	635a      	str	r2, [r3, #52]	@ 0x34

  HAL_Delay(1500);
 80007c6:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 80007ca:	f000 fce1 	bl	8001190 <HAL_Delay>
//		  total += aux;
//	  }
//
//	  while(1){}

	  float change = 10;
 80007ce:	4b4b      	ldr	r3, [pc, #300]	@ (80008fc <main+0x208>)
 80007d0:	60fb      	str	r3, [r7, #12]
	  float delay = 10;
 80007d2:	4b4a      	ldr	r3, [pc, #296]	@ (80008fc <main+0x208>)
 80007d4:	60bb      	str	r3, [r7, #8]
	  float x = 1500;
 80007d6:	4b4a      	ldr	r3, [pc, #296]	@ (8000900 <main+0x20c>)
 80007d8:	613b      	str	r3, [r7, #16]

	  while(x >= 1100)
 80007da:	e01f      	b.n	800081c <main+0x128>
	  {
		  x -= change;
 80007dc:	ed97 7a04 	vldr	s14, [r7, #16]
 80007e0:	edd7 7a03 	vldr	s15, [r7, #12]
 80007e4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80007e8:	edc7 7a04 	vstr	s15, [r7, #16]
		  TIM13->CCR1 = (uint32_t) x;
 80007ec:	4b45      	ldr	r3, [pc, #276]	@ (8000904 <main+0x210>)
 80007ee:	edd7 7a04 	vldr	s15, [r7, #16]
 80007f2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80007f6:	ee17 2a90 	vmov	r2, s15
 80007fa:	635a      	str	r2, [r3, #52]	@ 0x34
		  TIM14->CCR1 = (uint32_t) x;
 80007fc:	4b42      	ldr	r3, [pc, #264]	@ (8000908 <main+0x214>)
 80007fe:	edd7 7a04 	vldr	s15, [r7, #16]
 8000802:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000806:	ee17 2a90 	vmov	r2, s15
 800080a:	635a      	str	r2, [r3, #52]	@ 0x34
		  HAL_Delay(delay);
 800080c:	edd7 7a02 	vldr	s15, [r7, #8]
 8000810:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000814:	ee17 0a90 	vmov	r0, s15
 8000818:	f000 fcba 	bl	8001190 <HAL_Delay>
	  while(x >= 1100)
 800081c:	edd7 7a04 	vldr	s15, [r7, #16]
 8000820:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 800090c <main+0x218>
 8000824:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000828:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800082c:	dad6      	bge.n	80007dc <main+0xe8>
	  }

	  HAL_Delay(4000);
 800082e:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 8000832:	f000 fcad 	bl	8001190 <HAL_Delay>

	  while(x <= 1900)
 8000836:	e01f      	b.n	8000878 <main+0x184>
	  {
		  x += change;
 8000838:	ed97 7a04 	vldr	s14, [r7, #16]
 800083c:	edd7 7a03 	vldr	s15, [r7, #12]
 8000840:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000844:	edc7 7a04 	vstr	s15, [r7, #16]
		  TIM13->CCR1 = (uint32_t) x;
 8000848:	4b2e      	ldr	r3, [pc, #184]	@ (8000904 <main+0x210>)
 800084a:	edd7 7a04 	vldr	s15, [r7, #16]
 800084e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000852:	ee17 2a90 	vmov	r2, s15
 8000856:	635a      	str	r2, [r3, #52]	@ 0x34
		  TIM14->CCR1 = (uint32_t) x;
 8000858:	4b2b      	ldr	r3, [pc, #172]	@ (8000908 <main+0x214>)
 800085a:	edd7 7a04 	vldr	s15, [r7, #16]
 800085e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000862:	ee17 2a90 	vmov	r2, s15
 8000866:	635a      	str	r2, [r3, #52]	@ 0x34
		  HAL_Delay(delay);
 8000868:	edd7 7a02 	vldr	s15, [r7, #8]
 800086c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000870:	ee17 0a90 	vmov	r0, s15
 8000874:	f000 fc8c 	bl	8001190 <HAL_Delay>
	  while(x <= 1900)
 8000878:	edd7 7a04 	vldr	s15, [r7, #16]
 800087c:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 8000910 <main+0x21c>
 8000880:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000884:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000888:	d9d6      	bls.n	8000838 <main+0x144>
	  }

	  HAL_Delay(4000);
 800088a:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 800088e:	f000 fc7f 	bl	8001190 <HAL_Delay>

	  while(x >= 1500)
 8000892:	e01f      	b.n	80008d4 <main+0x1e0>
	  {
		x -= change;
 8000894:	ed97 7a04 	vldr	s14, [r7, #16]
 8000898:	edd7 7a03 	vldr	s15, [r7, #12]
 800089c:	ee77 7a67 	vsub.f32	s15, s14, s15
 80008a0:	edc7 7a04 	vstr	s15, [r7, #16]
		TIM13->CCR1 = (uint32_t) x;
 80008a4:	4b17      	ldr	r3, [pc, #92]	@ (8000904 <main+0x210>)
 80008a6:	edd7 7a04 	vldr	s15, [r7, #16]
 80008aa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80008ae:	ee17 2a90 	vmov	r2, s15
 80008b2:	635a      	str	r2, [r3, #52]	@ 0x34
		TIM14->CCR1 = (uint32_t) x;
 80008b4:	4b14      	ldr	r3, [pc, #80]	@ (8000908 <main+0x214>)
 80008b6:	edd7 7a04 	vldr	s15, [r7, #16]
 80008ba:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80008be:	ee17 2a90 	vmov	r2, s15
 80008c2:	635a      	str	r2, [r3, #52]	@ 0x34
		HAL_Delay(delay);
 80008c4:	edd7 7a02 	vldr	s15, [r7, #8]
 80008c8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80008cc:	ee17 0a90 	vmov	r0, s15
 80008d0:	f000 fc5e 	bl	8001190 <HAL_Delay>
	  while(x >= 1500)
 80008d4:	edd7 7a04 	vldr	s15, [r7, #16]
 80008d8:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8000914 <main+0x220>
 80008dc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80008e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80008e4:	dad6      	bge.n	8000894 <main+0x1a0>
	  }

	  HAL_Delay(4000);
 80008e6:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 80008ea:	f000 fc51 	bl	8001190 <HAL_Delay>
  {
 80008ee:	e76e      	b.n	80007ce <main+0xda>
 80008f0:	58024400 	.word	0x58024400
 80008f4:	2400002c 	.word	0x2400002c
 80008f8:	24000078 	.word	0x24000078
 80008fc:	41200000 	.word	0x41200000
 8000900:	44bb8000 	.word	0x44bb8000
 8000904:	40001c00 	.word	0x40001c00
 8000908:	40002000 	.word	0x40002000
 800090c:	44898000 	.word	0x44898000
 8000910:	44ed8000 	.word	0x44ed8000
 8000914:	44bb8000 	.word	0x44bb8000

08000918 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000918:	b580      	push	{r7, lr}
 800091a:	b09c      	sub	sp, #112	@ 0x70
 800091c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800091e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000922:	224c      	movs	r2, #76	@ 0x4c
 8000924:	2100      	movs	r1, #0
 8000926:	4618      	mov	r0, r3
 8000928:	f005 fce8 	bl	80062fc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800092c:	1d3b      	adds	r3, r7, #4
 800092e:	2220      	movs	r2, #32
 8000930:	2100      	movs	r1, #0
 8000932:	4618      	mov	r0, r3
 8000934:	f005 fce2 	bl	80062fc <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8000938:	2004      	movs	r0, #4
 800093a:	f000 ff1b 	bl	8001774 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 800093e:	2300      	movs	r3, #0
 8000940:	603b      	str	r3, [r7, #0]
 8000942:	4b30      	ldr	r3, [pc, #192]	@ (8000a04 <SystemClock_Config+0xec>)
 8000944:	699b      	ldr	r3, [r3, #24]
 8000946:	4a2f      	ldr	r2, [pc, #188]	@ (8000a04 <SystemClock_Config+0xec>)
 8000948:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800094c:	6193      	str	r3, [r2, #24]
 800094e:	4b2d      	ldr	r3, [pc, #180]	@ (8000a04 <SystemClock_Config+0xec>)
 8000950:	699b      	ldr	r3, [r3, #24]
 8000952:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000956:	603b      	str	r3, [r7, #0]
 8000958:	4b2b      	ldr	r3, [pc, #172]	@ (8000a08 <SystemClock_Config+0xf0>)
 800095a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800095c:	4a2a      	ldr	r2, [pc, #168]	@ (8000a08 <SystemClock_Config+0xf0>)
 800095e:	f043 0301 	orr.w	r3, r3, #1
 8000962:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000964:	4b28      	ldr	r3, [pc, #160]	@ (8000a08 <SystemClock_Config+0xf0>)
 8000966:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000968:	f003 0301 	and.w	r3, r3, #1
 800096c:	603b      	str	r3, [r7, #0]
 800096e:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000970:	bf00      	nop
 8000972:	4b24      	ldr	r3, [pc, #144]	@ (8000a04 <SystemClock_Config+0xec>)
 8000974:	699b      	ldr	r3, [r3, #24]
 8000976:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800097a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800097e:	d1f8      	bne.n	8000972 <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000980:	2301      	movs	r3, #1
 8000982:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000984:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8000988:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800098a:	2302      	movs	r3, #2
 800098c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800098e:	2302      	movs	r3, #2
 8000990:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 2;
 8000992:	2302      	movs	r3, #2
 8000994:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 240;
 8000996:	23f0      	movs	r3, #240	@ 0xf0
 8000998:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 800099a:	2302      	movs	r3, #2
 800099c:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 5;
 800099e:	2305      	movs	r3, #5
 80009a0:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80009a2:	2302      	movs	r3, #2
 80009a4:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 80009a6:	2308      	movs	r3, #8
 80009a8:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80009aa:	2300      	movs	r3, #0
 80009ac:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80009ae:	2300      	movs	r3, #0
 80009b0:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009b2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80009b6:	4618      	mov	r0, r3
 80009b8:	f000 ff36 	bl	8001828 <HAL_RCC_OscConfig>
 80009bc:	4603      	mov	r3, r0
 80009be:	2b00      	cmp	r3, #0
 80009c0:	d001      	beq.n	80009c6 <SystemClock_Config+0xae>
  {
    Error_Handler();
 80009c2:	f000 f9d1 	bl	8000d68 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009c6:	233f      	movs	r3, #63	@ 0x3f
 80009c8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80009ca:	2303      	movs	r3, #3
 80009cc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80009ce:	2300      	movs	r3, #0
 80009d0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 80009d2:	2308      	movs	r3, #8
 80009d4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80009d6:	2340      	movs	r3, #64	@ 0x40
 80009d8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80009da:	2340      	movs	r3, #64	@ 0x40
 80009dc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80009de:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80009e2:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80009e4:	2340      	movs	r3, #64	@ 0x40
 80009e6:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80009e8:	1d3b      	adds	r3, r7, #4
 80009ea:	2104      	movs	r1, #4
 80009ec:	4618      	mov	r0, r3
 80009ee:	f001 fb75 	bl	80020dc <HAL_RCC_ClockConfig>
 80009f2:	4603      	mov	r3, r0
 80009f4:	2b00      	cmp	r3, #0
 80009f6:	d001      	beq.n	80009fc <SystemClock_Config+0xe4>
  {
    Error_Handler();
 80009f8:	f000 f9b6 	bl	8000d68 <Error_Handler>
  }
}
 80009fc:	bf00      	nop
 80009fe:	3770      	adds	r7, #112	@ 0x70
 8000a00:	46bd      	mov	sp, r7
 8000a02:	bd80      	pop	{r7, pc}
 8000a04:	58024800 	.word	0x58024800
 8000a08:	58000400 	.word	0x58000400

08000a0c <MX_TIM13_Init>:
  * @brief TIM13 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM13_Init(void)
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	b088      	sub	sp, #32
 8000a10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM13_Init 0 */

  /* USER CODE END TIM13_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8000a12:	1d3b      	adds	r3, r7, #4
 8000a14:	2200      	movs	r2, #0
 8000a16:	601a      	str	r2, [r3, #0]
 8000a18:	605a      	str	r2, [r3, #4]
 8000a1a:	609a      	str	r2, [r3, #8]
 8000a1c:	60da      	str	r2, [r3, #12]
 8000a1e:	611a      	str	r2, [r3, #16]
 8000a20:	615a      	str	r2, [r3, #20]
 8000a22:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 8000a24:	4b1e      	ldr	r3, [pc, #120]	@ (8000aa0 <MX_TIM13_Init+0x94>)
 8000a26:	4a1f      	ldr	r2, [pc, #124]	@ (8000aa4 <MX_TIM13_Init+0x98>)
 8000a28:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 239;
 8000a2a:	4b1d      	ldr	r3, [pc, #116]	@ (8000aa0 <MX_TIM13_Init+0x94>)
 8000a2c:	22ef      	movs	r2, #239	@ 0xef
 8000a2e:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a30:	4b1b      	ldr	r3, [pc, #108]	@ (8000aa0 <MX_TIM13_Init+0x94>)
 8000a32:	2200      	movs	r2, #0
 8000a34:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 19999;
 8000a36:	4b1a      	ldr	r3, [pc, #104]	@ (8000aa0 <MX_TIM13_Init+0x94>)
 8000a38:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8000a3c:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a3e:	4b18      	ldr	r3, [pc, #96]	@ (8000aa0 <MX_TIM13_Init+0x94>)
 8000a40:	2200      	movs	r2, #0
 8000a42:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a44:	4b16      	ldr	r3, [pc, #88]	@ (8000aa0 <MX_TIM13_Init+0x94>)
 8000a46:	2200      	movs	r2, #0
 8000a48:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8000a4a:	4815      	ldr	r0, [pc, #84]	@ (8000aa0 <MX_TIM13_Init+0x94>)
 8000a4c:	f003 fcfe 	bl	800444c <HAL_TIM_Base_Init>
 8000a50:	4603      	mov	r3, r0
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d001      	beq.n	8000a5a <MX_TIM13_Init+0x4e>
  {
    Error_Handler();
 8000a56:	f000 f987 	bl	8000d68 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim13) != HAL_OK)
 8000a5a:	4811      	ldr	r0, [pc, #68]	@ (8000aa0 <MX_TIM13_Init+0x94>)
 8000a5c:	f003 fd4d 	bl	80044fa <HAL_TIM_PWM_Init>
 8000a60:	4603      	mov	r3, r0
 8000a62:	2b00      	cmp	r3, #0
 8000a64:	d001      	beq.n	8000a6a <MX_TIM13_Init+0x5e>
  {
    Error_Handler();
 8000a66:	f000 f97f 	bl	8000d68 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000a6a:	2360      	movs	r3, #96	@ 0x60
 8000a6c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1500;
 8000a6e:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 8000a72:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000a74:	2300      	movs	r3, #0
 8000a76:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000a78:	2300      	movs	r3, #0
 8000a7a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim13, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000a7c:	1d3b      	adds	r3, r7, #4
 8000a7e:	2200      	movs	r2, #0
 8000a80:	4619      	mov	r1, r3
 8000a82:	4807      	ldr	r0, [pc, #28]	@ (8000aa0 <MX_TIM13_Init+0x94>)
 8000a84:	f003 fea8 	bl	80047d8 <HAL_TIM_PWM_ConfigChannel>
 8000a88:	4603      	mov	r3, r0
 8000a8a:	2b00      	cmp	r3, #0
 8000a8c:	d001      	beq.n	8000a92 <MX_TIM13_Init+0x86>
  {
    Error_Handler();
 8000a8e:	f000 f96b 	bl	8000d68 <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */
  HAL_TIM_MspPostInit(&htim13);
 8000a92:	4803      	ldr	r0, [pc, #12]	@ (8000aa0 <MX_TIM13_Init+0x94>)
 8000a94:	f000 f9c2 	bl	8000e1c <HAL_TIM_MspPostInit>

}
 8000a98:	bf00      	nop
 8000a9a:	3720      	adds	r7, #32
 8000a9c:	46bd      	mov	sp, r7
 8000a9e:	bd80      	pop	{r7, pc}
 8000aa0:	2400002c 	.word	0x2400002c
 8000aa4:	40001c00 	.word	0x40001c00

08000aa8 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	b088      	sub	sp, #32
 8000aac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM14_Init 0 */

  /* USER CODE END TIM14_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8000aae:	1d3b      	adds	r3, r7, #4
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	601a      	str	r2, [r3, #0]
 8000ab4:	605a      	str	r2, [r3, #4]
 8000ab6:	609a      	str	r2, [r3, #8]
 8000ab8:	60da      	str	r2, [r3, #12]
 8000aba:	611a      	str	r2, [r3, #16]
 8000abc:	615a      	str	r2, [r3, #20]
 8000abe:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8000ac0:	4b1e      	ldr	r3, [pc, #120]	@ (8000b3c <MX_TIM14_Init+0x94>)
 8000ac2:	4a1f      	ldr	r2, [pc, #124]	@ (8000b40 <MX_TIM14_Init+0x98>)
 8000ac4:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 239;
 8000ac6:	4b1d      	ldr	r3, [pc, #116]	@ (8000b3c <MX_TIM14_Init+0x94>)
 8000ac8:	22ef      	movs	r2, #239	@ 0xef
 8000aca:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000acc:	4b1b      	ldr	r3, [pc, #108]	@ (8000b3c <MX_TIM14_Init+0x94>)
 8000ace:	2200      	movs	r2, #0
 8000ad0:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 19999;
 8000ad2:	4b1a      	ldr	r3, [pc, #104]	@ (8000b3c <MX_TIM14_Init+0x94>)
 8000ad4:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8000ad8:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ada:	4b18      	ldr	r3, [pc, #96]	@ (8000b3c <MX_TIM14_Init+0x94>)
 8000adc:	2200      	movs	r2, #0
 8000ade:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ae0:	4b16      	ldr	r3, [pc, #88]	@ (8000b3c <MX_TIM14_Init+0x94>)
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8000ae6:	4815      	ldr	r0, [pc, #84]	@ (8000b3c <MX_TIM14_Init+0x94>)
 8000ae8:	f003 fcb0 	bl	800444c <HAL_TIM_Base_Init>
 8000aec:	4603      	mov	r3, r0
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	d001      	beq.n	8000af6 <MX_TIM14_Init+0x4e>
  {
    Error_Handler();
 8000af2:	f000 f939 	bl	8000d68 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim14) != HAL_OK)
 8000af6:	4811      	ldr	r0, [pc, #68]	@ (8000b3c <MX_TIM14_Init+0x94>)
 8000af8:	f003 fcff 	bl	80044fa <HAL_TIM_PWM_Init>
 8000afc:	4603      	mov	r3, r0
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	d001      	beq.n	8000b06 <MX_TIM14_Init+0x5e>
  {
    Error_Handler();
 8000b02:	f000 f931 	bl	8000d68 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000b06:	2360      	movs	r3, #96	@ 0x60
 8000b08:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1500;
 8000b0a:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 8000b0e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000b10:	2300      	movs	r3, #0
 8000b12:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000b14:	2300      	movs	r3, #0
 8000b16:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000b18:	1d3b      	adds	r3, r7, #4
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	4619      	mov	r1, r3
 8000b1e:	4807      	ldr	r0, [pc, #28]	@ (8000b3c <MX_TIM14_Init+0x94>)
 8000b20:	f003 fe5a 	bl	80047d8 <HAL_TIM_PWM_ConfigChannel>
 8000b24:	4603      	mov	r3, r0
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d001      	beq.n	8000b2e <MX_TIM14_Init+0x86>
  {
    Error_Handler();
 8000b2a:	f000 f91d 	bl	8000d68 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */
  HAL_TIM_MspPostInit(&htim14);
 8000b2e:	4803      	ldr	r0, [pc, #12]	@ (8000b3c <MX_TIM14_Init+0x94>)
 8000b30:	f000 f974 	bl	8000e1c <HAL_TIM_MspPostInit>

}
 8000b34:	bf00      	nop
 8000b36:	3720      	adds	r7, #32
 8000b38:	46bd      	mov	sp, r7
 8000b3a:	bd80      	pop	{r7, pc}
 8000b3c:	24000078 	.word	0x24000078
 8000b40:	40002000 	.word	0x40002000

08000b44 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000b48:	4b22      	ldr	r3, [pc, #136]	@ (8000bd4 <MX_USART3_UART_Init+0x90>)
 8000b4a:	4a23      	ldr	r2, [pc, #140]	@ (8000bd8 <MX_USART3_UART_Init+0x94>)
 8000b4c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8000b4e:	4b21      	ldr	r3, [pc, #132]	@ (8000bd4 <MX_USART3_UART_Init+0x90>)
 8000b50:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000b54:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000b56:	4b1f      	ldr	r3, [pc, #124]	@ (8000bd4 <MX_USART3_UART_Init+0x90>)
 8000b58:	2200      	movs	r2, #0
 8000b5a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000b5c:	4b1d      	ldr	r3, [pc, #116]	@ (8000bd4 <MX_USART3_UART_Init+0x90>)
 8000b5e:	2200      	movs	r2, #0
 8000b60:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000b62:	4b1c      	ldr	r3, [pc, #112]	@ (8000bd4 <MX_USART3_UART_Init+0x90>)
 8000b64:	2200      	movs	r2, #0
 8000b66:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000b68:	4b1a      	ldr	r3, [pc, #104]	@ (8000bd4 <MX_USART3_UART_Init+0x90>)
 8000b6a:	220c      	movs	r2, #12
 8000b6c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b6e:	4b19      	ldr	r3, [pc, #100]	@ (8000bd4 <MX_USART3_UART_Init+0x90>)
 8000b70:	2200      	movs	r2, #0
 8000b72:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b74:	4b17      	ldr	r3, [pc, #92]	@ (8000bd4 <MX_USART3_UART_Init+0x90>)
 8000b76:	2200      	movs	r2, #0
 8000b78:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b7a:	4b16      	ldr	r3, [pc, #88]	@ (8000bd4 <MX_USART3_UART_Init+0x90>)
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000b80:	4b14      	ldr	r3, [pc, #80]	@ (8000bd4 <MX_USART3_UART_Init+0x90>)
 8000b82:	2200      	movs	r2, #0
 8000b84:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b86:	4b13      	ldr	r3, [pc, #76]	@ (8000bd4 <MX_USART3_UART_Init+0x90>)
 8000b88:	2200      	movs	r2, #0
 8000b8a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000b8c:	4811      	ldr	r0, [pc, #68]	@ (8000bd4 <MX_USART3_UART_Init+0x90>)
 8000b8e:	f004 fad8 	bl	8005142 <HAL_UART_Init>
 8000b92:	4603      	mov	r3, r0
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d001      	beq.n	8000b9c <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000b98:	f000 f8e6 	bl	8000d68 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b9c:	2100      	movs	r1, #0
 8000b9e:	480d      	ldr	r0, [pc, #52]	@ (8000bd4 <MX_USART3_UART_Init+0x90>)
 8000ba0:	f005 fae1 	bl	8006166 <HAL_UARTEx_SetTxFifoThreshold>
 8000ba4:	4603      	mov	r3, r0
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	d001      	beq.n	8000bae <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000baa:	f000 f8dd 	bl	8000d68 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000bae:	2100      	movs	r1, #0
 8000bb0:	4808      	ldr	r0, [pc, #32]	@ (8000bd4 <MX_USART3_UART_Init+0x90>)
 8000bb2:	f005 fb16 	bl	80061e2 <HAL_UARTEx_SetRxFifoThreshold>
 8000bb6:	4603      	mov	r3, r0
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d001      	beq.n	8000bc0 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000bbc:	f000 f8d4 	bl	8000d68 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000bc0:	4804      	ldr	r0, [pc, #16]	@ (8000bd4 <MX_USART3_UART_Init+0x90>)
 8000bc2:	f005 fa97 	bl	80060f4 <HAL_UARTEx_DisableFifoMode>
 8000bc6:	4603      	mov	r3, r0
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d001      	beq.n	8000bd0 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000bcc:	f000 f8cc 	bl	8000d68 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000bd0:	bf00      	nop
 8000bd2:	bd80      	pop	{r7, pc}
 8000bd4:	240000c4 	.word	0x240000c4
 8000bd8:	40004800 	.word	0x40004800

08000bdc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	b08c      	sub	sp, #48	@ 0x30
 8000be0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000be2:	f107 031c 	add.w	r3, r7, #28
 8000be6:	2200      	movs	r2, #0
 8000be8:	601a      	str	r2, [r3, #0]
 8000bea:	605a      	str	r2, [r3, #4]
 8000bec:	609a      	str	r2, [r3, #8]
 8000bee:	60da      	str	r2, [r3, #12]
 8000bf0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000bf2:	4b58      	ldr	r3, [pc, #352]	@ (8000d54 <MX_GPIO_Init+0x178>)
 8000bf4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bf8:	4a56      	ldr	r2, [pc, #344]	@ (8000d54 <MX_GPIO_Init+0x178>)
 8000bfa:	f043 0320 	orr.w	r3, r3, #32
 8000bfe:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c02:	4b54      	ldr	r3, [pc, #336]	@ (8000d54 <MX_GPIO_Init+0x178>)
 8000c04:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c08:	f003 0320 	and.w	r3, r3, #32
 8000c0c:	61bb      	str	r3, [r7, #24]
 8000c0e:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c10:	4b50      	ldr	r3, [pc, #320]	@ (8000d54 <MX_GPIO_Init+0x178>)
 8000c12:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c16:	4a4f      	ldr	r2, [pc, #316]	@ (8000d54 <MX_GPIO_Init+0x178>)
 8000c18:	f043 0304 	orr.w	r3, r3, #4
 8000c1c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c20:	4b4c      	ldr	r3, [pc, #304]	@ (8000d54 <MX_GPIO_Init+0x178>)
 8000c22:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c26:	f003 0304 	and.w	r3, r3, #4
 8000c2a:	617b      	str	r3, [r7, #20]
 8000c2c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c2e:	4b49      	ldr	r3, [pc, #292]	@ (8000d54 <MX_GPIO_Init+0x178>)
 8000c30:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c34:	4a47      	ldr	r2, [pc, #284]	@ (8000d54 <MX_GPIO_Init+0x178>)
 8000c36:	f043 0301 	orr.w	r3, r3, #1
 8000c3a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c3e:	4b45      	ldr	r3, [pc, #276]	@ (8000d54 <MX_GPIO_Init+0x178>)
 8000c40:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c44:	f003 0301 	and.w	r3, r3, #1
 8000c48:	613b      	str	r3, [r7, #16]
 8000c4a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c4c:	4b41      	ldr	r3, [pc, #260]	@ (8000d54 <MX_GPIO_Init+0x178>)
 8000c4e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c52:	4a40      	ldr	r2, [pc, #256]	@ (8000d54 <MX_GPIO_Init+0x178>)
 8000c54:	f043 0302 	orr.w	r3, r3, #2
 8000c58:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c5c:	4b3d      	ldr	r3, [pc, #244]	@ (8000d54 <MX_GPIO_Init+0x178>)
 8000c5e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c62:	f003 0302 	and.w	r3, r3, #2
 8000c66:	60fb      	str	r3, [r7, #12]
 8000c68:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c6a:	4b3a      	ldr	r3, [pc, #232]	@ (8000d54 <MX_GPIO_Init+0x178>)
 8000c6c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c70:	4a38      	ldr	r2, [pc, #224]	@ (8000d54 <MX_GPIO_Init+0x178>)
 8000c72:	f043 0308 	orr.w	r3, r3, #8
 8000c76:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c7a:	4b36      	ldr	r3, [pc, #216]	@ (8000d54 <MX_GPIO_Init+0x178>)
 8000c7c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c80:	f003 0308 	and.w	r3, r3, #8
 8000c84:	60bb      	str	r3, [r7, #8]
 8000c86:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000c88:	4b32      	ldr	r3, [pc, #200]	@ (8000d54 <MX_GPIO_Init+0x178>)
 8000c8a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c8e:	4a31      	ldr	r2, [pc, #196]	@ (8000d54 <MX_GPIO_Init+0x178>)
 8000c90:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000c94:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c98:	4b2e      	ldr	r3, [pc, #184]	@ (8000d54 <MX_GPIO_Init+0x178>)
 8000c9a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c9e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000ca2:	607b      	str	r3, [r7, #4]
 8000ca4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pins : PC1 PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8000ca6:	2332      	movs	r3, #50	@ 0x32
 8000ca8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000caa:	2302      	movs	r3, #2
 8000cac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cae:	2300      	movs	r3, #0
 8000cb0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000cb6:	230b      	movs	r3, #11
 8000cb8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000cba:	f107 031c 	add.w	r3, r7, #28
 8000cbe:	4619      	mov	r1, r3
 8000cc0:	4825      	ldr	r0, [pc, #148]	@ (8000d58 <MX_GPIO_Init+0x17c>)
 8000cc2:	f000 fb79 	bl	80013b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA2 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 8000cc6:	2386      	movs	r3, #134	@ 0x86
 8000cc8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cca:	2302      	movs	r3, #2
 8000ccc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cce:	2300      	movs	r3, #0
 8000cd0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000cd6:	230b      	movs	r3, #11
 8000cd8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cda:	f107 031c 	add.w	r3, r7, #28
 8000cde:	4619      	mov	r1, r3
 8000ce0:	481e      	ldr	r0, [pc, #120]	@ (8000d5c <MX_GPIO_Init+0x180>)
 8000ce2:	f000 fb69 	bl	80013b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000ce6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000cea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cec:	2302      	movs	r3, #2
 8000cee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cf0:	2300      	movs	r3, #0
 8000cf2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000cf8:	230b      	movs	r3, #11
 8000cfa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cfc:	f107 031c 	add.w	r3, r7, #28
 8000d00:	4619      	mov	r1, r3
 8000d02:	4817      	ldr	r0, [pc, #92]	@ (8000d60 <MX_GPIO_Init+0x184>)
 8000d04:	f000 fb58 	bl	80013b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 8000d08:	f44f 53c8 	mov.w	r3, #6400	@ 0x1900
 8000d0c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d0e:	2302      	movs	r3, #2
 8000d10:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d12:	2300      	movs	r3, #0
 8000d14:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d16:	2300      	movs	r3, #0
 8000d18:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8000d1a:	230a      	movs	r3, #10
 8000d1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d1e:	f107 031c 	add.w	r3, r7, #28
 8000d22:	4619      	mov	r1, r3
 8000d24:	480d      	ldr	r0, [pc, #52]	@ (8000d5c <MX_GPIO_Init+0x180>)
 8000d26:	f000 fb47 	bl	80013b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG11 PG13 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 8000d2a:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8000d2e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d30:	2302      	movs	r3, #2
 8000d32:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d34:	2300      	movs	r3, #0
 8000d36:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d38:	2300      	movs	r3, #0
 8000d3a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000d3c:	230b      	movs	r3, #11
 8000d3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000d40:	f107 031c 	add.w	r3, r7, #28
 8000d44:	4619      	mov	r1, r3
 8000d46:	4807      	ldr	r0, [pc, #28]	@ (8000d64 <MX_GPIO_Init+0x188>)
 8000d48:	f000 fb36 	bl	80013b8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000d4c:	bf00      	nop
 8000d4e:	3730      	adds	r7, #48	@ 0x30
 8000d50:	46bd      	mov	sp, r7
 8000d52:	bd80      	pop	{r7, pc}
 8000d54:	58024400 	.word	0x58024400
 8000d58:	58020800 	.word	0x58020800
 8000d5c:	58020000 	.word	0x58020000
 8000d60:	58020400 	.word	0x58020400
 8000d64:	58021800 	.word	0x58021800

08000d68 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d68:	b480      	push	{r7}
 8000d6a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d6c:	b672      	cpsid	i
}
 8000d6e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d70:	bf00      	nop
 8000d72:	e7fd      	b.n	8000d70 <Error_Handler+0x8>

08000d74 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d74:	b480      	push	{r7}
 8000d76:	b083      	sub	sp, #12
 8000d78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d7a:	4b0a      	ldr	r3, [pc, #40]	@ (8000da4 <HAL_MspInit+0x30>)
 8000d7c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000d80:	4a08      	ldr	r2, [pc, #32]	@ (8000da4 <HAL_MspInit+0x30>)
 8000d82:	f043 0302 	orr.w	r3, r3, #2
 8000d86:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000d8a:	4b06      	ldr	r3, [pc, #24]	@ (8000da4 <HAL_MspInit+0x30>)
 8000d8c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000d90:	f003 0302 	and.w	r3, r3, #2
 8000d94:	607b      	str	r3, [r7, #4]
 8000d96:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d98:	bf00      	nop
 8000d9a:	370c      	adds	r7, #12
 8000d9c:	46bd      	mov	sp, r7
 8000d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da2:	4770      	bx	lr
 8000da4:	58024400 	.word	0x58024400

08000da8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000da8:	b480      	push	{r7}
 8000daa:	b085      	sub	sp, #20
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM13)
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	4a16      	ldr	r2, [pc, #88]	@ (8000e10 <HAL_TIM_Base_MspInit+0x68>)
 8000db6:	4293      	cmp	r3, r2
 8000db8:	d10f      	bne.n	8000dda <HAL_TIM_Base_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM13_MspInit 0 */

  /* USER CODE END TIM13_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM13_CLK_ENABLE();
 8000dba:	4b16      	ldr	r3, [pc, #88]	@ (8000e14 <HAL_TIM_Base_MspInit+0x6c>)
 8000dbc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000dc0:	4a14      	ldr	r2, [pc, #80]	@ (8000e14 <HAL_TIM_Base_MspInit+0x6c>)
 8000dc2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000dc6:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000dca:	4b12      	ldr	r3, [pc, #72]	@ (8000e14 <HAL_TIM_Base_MspInit+0x6c>)
 8000dcc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000dd0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000dd4:	60fb      	str	r3, [r7, #12]
 8000dd6:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }

}
 8000dd8:	e013      	b.n	8000e02 <HAL_TIM_Base_MspInit+0x5a>
  else if(htim_base->Instance==TIM14)
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	4a0e      	ldr	r2, [pc, #56]	@ (8000e18 <HAL_TIM_Base_MspInit+0x70>)
 8000de0:	4293      	cmp	r3, r2
 8000de2:	d10e      	bne.n	8000e02 <HAL_TIM_Base_MspInit+0x5a>
    __HAL_RCC_TIM14_CLK_ENABLE();
 8000de4:	4b0b      	ldr	r3, [pc, #44]	@ (8000e14 <HAL_TIM_Base_MspInit+0x6c>)
 8000de6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000dea:	4a0a      	ldr	r2, [pc, #40]	@ (8000e14 <HAL_TIM_Base_MspInit+0x6c>)
 8000dec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000df0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000df4:	4b07      	ldr	r3, [pc, #28]	@ (8000e14 <HAL_TIM_Base_MspInit+0x6c>)
 8000df6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000dfa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000dfe:	60bb      	str	r3, [r7, #8]
 8000e00:	68bb      	ldr	r3, [r7, #8]
}
 8000e02:	bf00      	nop
 8000e04:	3714      	adds	r7, #20
 8000e06:	46bd      	mov	sp, r7
 8000e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e0c:	4770      	bx	lr
 8000e0e:	bf00      	nop
 8000e10:	40001c00 	.word	0x40001c00
 8000e14:	58024400 	.word	0x58024400
 8000e18:	40002000 	.word	0x40002000

08000e1c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	b08a      	sub	sp, #40	@ 0x28
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e24:	f107 0314 	add.w	r3, r7, #20
 8000e28:	2200      	movs	r2, #0
 8000e2a:	601a      	str	r2, [r3, #0]
 8000e2c:	605a      	str	r2, [r3, #4]
 8000e2e:	609a      	str	r2, [r3, #8]
 8000e30:	60da      	str	r2, [r3, #12]
 8000e32:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM13)
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	4a26      	ldr	r2, [pc, #152]	@ (8000ed4 <HAL_TIM_MspPostInit+0xb8>)
 8000e3a:	4293      	cmp	r3, r2
 8000e3c:	d120      	bne.n	8000e80 <HAL_TIM_MspPostInit+0x64>
  {
  /* USER CODE BEGIN TIM13_MspPostInit 0 */

  /* USER CODE END TIM13_MspPostInit 0 */
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8000e3e:	4b26      	ldr	r3, [pc, #152]	@ (8000ed8 <HAL_TIM_MspPostInit+0xbc>)
 8000e40:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e44:	4a24      	ldr	r2, [pc, #144]	@ (8000ed8 <HAL_TIM_MspPostInit+0xbc>)
 8000e46:	f043 0320 	orr.w	r3, r3, #32
 8000e4a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e4e:	4b22      	ldr	r3, [pc, #136]	@ (8000ed8 <HAL_TIM_MspPostInit+0xbc>)
 8000e50:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e54:	f003 0320 	and.w	r3, r3, #32
 8000e58:	613b      	str	r3, [r7, #16]
 8000e5a:	693b      	ldr	r3, [r7, #16]
    /**TIM13 GPIO Configuration
    PF8     ------> TIM13_CH1
    */
    GPIO_InitStruct.Pin = PWM_Servo_Pin;
 8000e5c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000e60:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e62:	2302      	movs	r3, #2
 8000e64:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e66:	2300      	movs	r3, #0
 8000e68:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM13;
 8000e6e:	2309      	movs	r3, #9
 8000e70:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(PWM_Servo_GPIO_Port, &GPIO_InitStruct);
 8000e72:	f107 0314 	add.w	r3, r7, #20
 8000e76:	4619      	mov	r1, r3
 8000e78:	4818      	ldr	r0, [pc, #96]	@ (8000edc <HAL_TIM_MspPostInit+0xc0>)
 8000e7a:	f000 fa9d 	bl	80013b8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM14_MspPostInit 1 */

  /* USER CODE END TIM14_MspPostInit 1 */
  }

}
 8000e7e:	e024      	b.n	8000eca <HAL_TIM_MspPostInit+0xae>
  else if(htim->Instance==TIM14)
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	4a16      	ldr	r2, [pc, #88]	@ (8000ee0 <HAL_TIM_MspPostInit+0xc4>)
 8000e86:	4293      	cmp	r3, r2
 8000e88:	d11f      	bne.n	8000eca <HAL_TIM_MspPostInit+0xae>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8000e8a:	4b13      	ldr	r3, [pc, #76]	@ (8000ed8 <HAL_TIM_MspPostInit+0xbc>)
 8000e8c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e90:	4a11      	ldr	r2, [pc, #68]	@ (8000ed8 <HAL_TIM_MspPostInit+0xbc>)
 8000e92:	f043 0320 	orr.w	r3, r3, #32
 8000e96:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e9a:	4b0f      	ldr	r3, [pc, #60]	@ (8000ed8 <HAL_TIM_MspPostInit+0xbc>)
 8000e9c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ea0:	f003 0320 	and.w	r3, r3, #32
 8000ea4:	60fb      	str	r3, [r7, #12]
 8000ea6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = PWM_Pin;
 8000ea8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000eac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000eae:	2302      	movs	r3, #2
 8000eb0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eb2:	2300      	movs	r3, #0
 8000eb4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM14;
 8000eba:	2309      	movs	r3, #9
 8000ebc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(PWM_GPIO_Port, &GPIO_InitStruct);
 8000ebe:	f107 0314 	add.w	r3, r7, #20
 8000ec2:	4619      	mov	r1, r3
 8000ec4:	4805      	ldr	r0, [pc, #20]	@ (8000edc <HAL_TIM_MspPostInit+0xc0>)
 8000ec6:	f000 fa77 	bl	80013b8 <HAL_GPIO_Init>
}
 8000eca:	bf00      	nop
 8000ecc:	3728      	adds	r7, #40	@ 0x28
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	bd80      	pop	{r7, pc}
 8000ed2:	bf00      	nop
 8000ed4:	40001c00 	.word	0x40001c00
 8000ed8:	58024400 	.word	0x58024400
 8000edc:	58021400 	.word	0x58021400
 8000ee0:	40002000 	.word	0x40002000

08000ee4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b0ba      	sub	sp, #232	@ 0xe8
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eec:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	601a      	str	r2, [r3, #0]
 8000ef4:	605a      	str	r2, [r3, #4]
 8000ef6:	609a      	str	r2, [r3, #8]
 8000ef8:	60da      	str	r2, [r3, #12]
 8000efa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000efc:	f107 0310 	add.w	r3, r7, #16
 8000f00:	22c0      	movs	r2, #192	@ 0xc0
 8000f02:	2100      	movs	r1, #0
 8000f04:	4618      	mov	r0, r3
 8000f06:	f005 f9f9 	bl	80062fc <memset>
  if(huart->Instance==USART3)
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	4a27      	ldr	r2, [pc, #156]	@ (8000fac <HAL_UART_MspInit+0xc8>)
 8000f10:	4293      	cmp	r3, r2
 8000f12:	d146      	bne.n	8000fa2 <HAL_UART_MspInit+0xbe>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000f14:	f04f 0202 	mov.w	r2, #2
 8000f18:	f04f 0300 	mov.w	r3, #0
 8000f1c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8000f20:	2300      	movs	r3, #0
 8000f22:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000f26:	f107 0310 	add.w	r3, r7, #16
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	f001 fc62 	bl	80027f4 <HAL_RCCEx_PeriphCLKConfig>
 8000f30:	4603      	mov	r3, r0
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d001      	beq.n	8000f3a <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8000f36:	f7ff ff17 	bl	8000d68 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000f3a:	4b1d      	ldr	r3, [pc, #116]	@ (8000fb0 <HAL_UART_MspInit+0xcc>)
 8000f3c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000f40:	4a1b      	ldr	r2, [pc, #108]	@ (8000fb0 <HAL_UART_MspInit+0xcc>)
 8000f42:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000f46:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000f4a:	4b19      	ldr	r3, [pc, #100]	@ (8000fb0 <HAL_UART_MspInit+0xcc>)
 8000f4c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000f50:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000f54:	60fb      	str	r3, [r7, #12]
 8000f56:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f58:	4b15      	ldr	r3, [pc, #84]	@ (8000fb0 <HAL_UART_MspInit+0xcc>)
 8000f5a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f5e:	4a14      	ldr	r2, [pc, #80]	@ (8000fb0 <HAL_UART_MspInit+0xcc>)
 8000f60:	f043 0308 	orr.w	r3, r3, #8
 8000f64:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f68:	4b11      	ldr	r3, [pc, #68]	@ (8000fb0 <HAL_UART_MspInit+0xcc>)
 8000f6a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f6e:	f003 0308 	and.w	r3, r3, #8
 8000f72:	60bb      	str	r3, [r7, #8]
 8000f74:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLINK_RT_Pin|STLINK_TX_Pin;
 8000f76:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000f7a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f7e:	2302      	movs	r3, #2
 8000f80:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f84:	2300      	movs	r3, #0
 8000f86:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000f90:	2307      	movs	r3, #7
 8000f92:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000f96:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000f9a:	4619      	mov	r1, r3
 8000f9c:	4805      	ldr	r0, [pc, #20]	@ (8000fb4 <HAL_UART_MspInit+0xd0>)
 8000f9e:	f000 fa0b 	bl	80013b8 <HAL_GPIO_Init>

  /* USER CODE END USART3_MspInit 1 */

  }

}
 8000fa2:	bf00      	nop
 8000fa4:	37e8      	adds	r7, #232	@ 0xe8
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	bd80      	pop	{r7, pc}
 8000faa:	bf00      	nop
 8000fac:	40004800 	.word	0x40004800
 8000fb0:	58024400 	.word	0x58024400
 8000fb4:	58020c00 	.word	0x58020c00

08000fb8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000fb8:	b480      	push	{r7}
 8000fba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000fbc:	bf00      	nop
 8000fbe:	e7fd      	b.n	8000fbc <NMI_Handler+0x4>

08000fc0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000fc0:	b480      	push	{r7}
 8000fc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000fc4:	bf00      	nop
 8000fc6:	e7fd      	b.n	8000fc4 <HardFault_Handler+0x4>

08000fc8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000fc8:	b480      	push	{r7}
 8000fca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000fcc:	bf00      	nop
 8000fce:	e7fd      	b.n	8000fcc <MemManage_Handler+0x4>

08000fd0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000fd0:	b480      	push	{r7}
 8000fd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000fd4:	bf00      	nop
 8000fd6:	e7fd      	b.n	8000fd4 <BusFault_Handler+0x4>

08000fd8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000fd8:	b480      	push	{r7}
 8000fda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000fdc:	bf00      	nop
 8000fde:	e7fd      	b.n	8000fdc <UsageFault_Handler+0x4>

08000fe0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000fe4:	bf00      	nop
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fec:	4770      	bx	lr

08000fee <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000fee:	b480      	push	{r7}
 8000ff0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ff2:	bf00      	nop
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ffa:	4770      	bx	lr

08000ffc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ffc:	b480      	push	{r7}
 8000ffe:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001000:	bf00      	nop
 8001002:	46bd      	mov	sp, r7
 8001004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001008:	4770      	bx	lr

0800100a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800100a:	b580      	push	{r7, lr}
 800100c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800100e:	f000 f89f 	bl	8001150 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001012:	bf00      	nop
 8001014:	bd80      	pop	{r7, pc}
	...

08001018 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001018:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001050 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 800101c:	f7ff fad4 	bl	80005c8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001020:	480c      	ldr	r0, [pc, #48]	@ (8001054 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001022:	490d      	ldr	r1, [pc, #52]	@ (8001058 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001024:	4a0d      	ldr	r2, [pc, #52]	@ (800105c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001026:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001028:	e002      	b.n	8001030 <LoopCopyDataInit>

0800102a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800102a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800102c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800102e:	3304      	adds	r3, #4

08001030 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001030:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001032:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001034:	d3f9      	bcc.n	800102a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001036:	4a0a      	ldr	r2, [pc, #40]	@ (8001060 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001038:	4c0a      	ldr	r4, [pc, #40]	@ (8001064 <LoopFillZerobss+0x22>)
  movs r3, #0
 800103a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800103c:	e001      	b.n	8001042 <LoopFillZerobss>

0800103e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800103e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001040:	3204      	adds	r2, #4

08001042 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001042:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001044:	d3fb      	bcc.n	800103e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001046:	f005 f961 	bl	800630c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800104a:	f7ff fb53 	bl	80006f4 <main>
  bx  lr
 800104e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001050:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001054:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001058:	24000010 	.word	0x24000010
  ldr r2, =_sidata
 800105c:	080063b4 	.word	0x080063b4
  ldr r2, =_sbss
 8001060:	24000010 	.word	0x24000010
  ldr r4, =_ebss
 8001064:	2400015c 	.word	0x2400015c

08001068 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001068:	e7fe      	b.n	8001068 <ADC3_IRQHandler>
	...

0800106c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b082      	sub	sp, #8
 8001070:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001072:	2003      	movs	r0, #3
 8001074:	f000 f96e 	bl	8001354 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001078:	f001 f9e6 	bl	8002448 <HAL_RCC_GetSysClockFreq>
 800107c:	4602      	mov	r2, r0
 800107e:	4b15      	ldr	r3, [pc, #84]	@ (80010d4 <HAL_Init+0x68>)
 8001080:	699b      	ldr	r3, [r3, #24]
 8001082:	0a1b      	lsrs	r3, r3, #8
 8001084:	f003 030f 	and.w	r3, r3, #15
 8001088:	4913      	ldr	r1, [pc, #76]	@ (80010d8 <HAL_Init+0x6c>)
 800108a:	5ccb      	ldrb	r3, [r1, r3]
 800108c:	f003 031f 	and.w	r3, r3, #31
 8001090:	fa22 f303 	lsr.w	r3, r2, r3
 8001094:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001096:	4b0f      	ldr	r3, [pc, #60]	@ (80010d4 <HAL_Init+0x68>)
 8001098:	699b      	ldr	r3, [r3, #24]
 800109a:	f003 030f 	and.w	r3, r3, #15
 800109e:	4a0e      	ldr	r2, [pc, #56]	@ (80010d8 <HAL_Init+0x6c>)
 80010a0:	5cd3      	ldrb	r3, [r2, r3]
 80010a2:	f003 031f 	and.w	r3, r3, #31
 80010a6:	687a      	ldr	r2, [r7, #4]
 80010a8:	fa22 f303 	lsr.w	r3, r2, r3
 80010ac:	4a0b      	ldr	r2, [pc, #44]	@ (80010dc <HAL_Init+0x70>)
 80010ae:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80010b0:	4a0b      	ldr	r2, [pc, #44]	@ (80010e0 <HAL_Init+0x74>)
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80010b6:	2000      	movs	r0, #0
 80010b8:	f000 f814 	bl	80010e4 <HAL_InitTick>
 80010bc:	4603      	mov	r3, r0
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d001      	beq.n	80010c6 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80010c2:	2301      	movs	r3, #1
 80010c4:	e002      	b.n	80010cc <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80010c6:	f7ff fe55 	bl	8000d74 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80010ca:	2300      	movs	r3, #0
}
 80010cc:	4618      	mov	r0, r3
 80010ce:	3708      	adds	r7, #8
 80010d0:	46bd      	mov	sp, r7
 80010d2:	bd80      	pop	{r7, pc}
 80010d4:	58024400 	.word	0x58024400
 80010d8:	0800636c 	.word	0x0800636c
 80010dc:	24000004 	.word	0x24000004
 80010e0:	24000000 	.word	0x24000000

080010e4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b082      	sub	sp, #8
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80010ec:	4b15      	ldr	r3, [pc, #84]	@ (8001144 <HAL_InitTick+0x60>)
 80010ee:	781b      	ldrb	r3, [r3, #0]
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d101      	bne.n	80010f8 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80010f4:	2301      	movs	r3, #1
 80010f6:	e021      	b.n	800113c <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80010f8:	4b13      	ldr	r3, [pc, #76]	@ (8001148 <HAL_InitTick+0x64>)
 80010fa:	681a      	ldr	r2, [r3, #0]
 80010fc:	4b11      	ldr	r3, [pc, #68]	@ (8001144 <HAL_InitTick+0x60>)
 80010fe:	781b      	ldrb	r3, [r3, #0]
 8001100:	4619      	mov	r1, r3
 8001102:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001106:	fbb3 f3f1 	udiv	r3, r3, r1
 800110a:	fbb2 f3f3 	udiv	r3, r2, r3
 800110e:	4618      	mov	r0, r3
 8001110:	f000 f945 	bl	800139e <HAL_SYSTICK_Config>
 8001114:	4603      	mov	r3, r0
 8001116:	2b00      	cmp	r3, #0
 8001118:	d001      	beq.n	800111e <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 800111a:	2301      	movs	r3, #1
 800111c:	e00e      	b.n	800113c <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	2b0f      	cmp	r3, #15
 8001122:	d80a      	bhi.n	800113a <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001124:	2200      	movs	r2, #0
 8001126:	6879      	ldr	r1, [r7, #4]
 8001128:	f04f 30ff 	mov.w	r0, #4294967295
 800112c:	f000 f91d 	bl	800136a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001130:	4a06      	ldr	r2, [pc, #24]	@ (800114c <HAL_InitTick+0x68>)
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001136:	2300      	movs	r3, #0
 8001138:	e000      	b.n	800113c <HAL_InitTick+0x58>
    return HAL_ERROR;
 800113a:	2301      	movs	r3, #1
}
 800113c:	4618      	mov	r0, r3
 800113e:	3708      	adds	r7, #8
 8001140:	46bd      	mov	sp, r7
 8001142:	bd80      	pop	{r7, pc}
 8001144:	2400000c 	.word	0x2400000c
 8001148:	24000000 	.word	0x24000000
 800114c:	24000008 	.word	0x24000008

08001150 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001150:	b480      	push	{r7}
 8001152:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001154:	4b06      	ldr	r3, [pc, #24]	@ (8001170 <HAL_IncTick+0x20>)
 8001156:	781b      	ldrb	r3, [r3, #0]
 8001158:	461a      	mov	r2, r3
 800115a:	4b06      	ldr	r3, [pc, #24]	@ (8001174 <HAL_IncTick+0x24>)
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	4413      	add	r3, r2
 8001160:	4a04      	ldr	r2, [pc, #16]	@ (8001174 <HAL_IncTick+0x24>)
 8001162:	6013      	str	r3, [r2, #0]
}
 8001164:	bf00      	nop
 8001166:	46bd      	mov	sp, r7
 8001168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116c:	4770      	bx	lr
 800116e:	bf00      	nop
 8001170:	2400000c 	.word	0x2400000c
 8001174:	24000158 	.word	0x24000158

08001178 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001178:	b480      	push	{r7}
 800117a:	af00      	add	r7, sp, #0
  return uwTick;
 800117c:	4b03      	ldr	r3, [pc, #12]	@ (800118c <HAL_GetTick+0x14>)
 800117e:	681b      	ldr	r3, [r3, #0]
}
 8001180:	4618      	mov	r0, r3
 8001182:	46bd      	mov	sp, r7
 8001184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001188:	4770      	bx	lr
 800118a:	bf00      	nop
 800118c:	24000158 	.word	0x24000158

08001190 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b084      	sub	sp, #16
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001198:	f7ff ffee 	bl	8001178 <HAL_GetTick>
 800119c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80011a2:	68fb      	ldr	r3, [r7, #12]
 80011a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80011a8:	d005      	beq.n	80011b6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80011aa:	4b0a      	ldr	r3, [pc, #40]	@ (80011d4 <HAL_Delay+0x44>)
 80011ac:	781b      	ldrb	r3, [r3, #0]
 80011ae:	461a      	mov	r2, r3
 80011b0:	68fb      	ldr	r3, [r7, #12]
 80011b2:	4413      	add	r3, r2
 80011b4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80011b6:	bf00      	nop
 80011b8:	f7ff ffde 	bl	8001178 <HAL_GetTick>
 80011bc:	4602      	mov	r2, r0
 80011be:	68bb      	ldr	r3, [r7, #8]
 80011c0:	1ad3      	subs	r3, r2, r3
 80011c2:	68fa      	ldr	r2, [r7, #12]
 80011c4:	429a      	cmp	r2, r3
 80011c6:	d8f7      	bhi.n	80011b8 <HAL_Delay+0x28>
  {
  }
}
 80011c8:	bf00      	nop
 80011ca:	bf00      	nop
 80011cc:	3710      	adds	r7, #16
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bd80      	pop	{r7, pc}
 80011d2:	bf00      	nop
 80011d4:	2400000c 	.word	0x2400000c

080011d8 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80011d8:	b480      	push	{r7}
 80011da:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 80011dc:	4b03      	ldr	r3, [pc, #12]	@ (80011ec <HAL_GetREVID+0x14>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	0c1b      	lsrs	r3, r3, #16
}
 80011e2:	4618      	mov	r0, r3
 80011e4:	46bd      	mov	sp, r7
 80011e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ea:	4770      	bx	lr
 80011ec:	5c001000 	.word	0x5c001000

080011f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011f0:	b480      	push	{r7}
 80011f2:	b085      	sub	sp, #20
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	f003 0307 	and.w	r3, r3, #7
 80011fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001200:	4b0b      	ldr	r3, [pc, #44]	@ (8001230 <__NVIC_SetPriorityGrouping+0x40>)
 8001202:	68db      	ldr	r3, [r3, #12]
 8001204:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001206:	68ba      	ldr	r2, [r7, #8]
 8001208:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800120c:	4013      	ands	r3, r2
 800120e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001210:	68fb      	ldr	r3, [r7, #12]
 8001212:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001214:	68bb      	ldr	r3, [r7, #8]
 8001216:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001218:	4b06      	ldr	r3, [pc, #24]	@ (8001234 <__NVIC_SetPriorityGrouping+0x44>)
 800121a:	4313      	orrs	r3, r2
 800121c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800121e:	4a04      	ldr	r2, [pc, #16]	@ (8001230 <__NVIC_SetPriorityGrouping+0x40>)
 8001220:	68bb      	ldr	r3, [r7, #8]
 8001222:	60d3      	str	r3, [r2, #12]
}
 8001224:	bf00      	nop
 8001226:	3714      	adds	r7, #20
 8001228:	46bd      	mov	sp, r7
 800122a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122e:	4770      	bx	lr
 8001230:	e000ed00 	.word	0xe000ed00
 8001234:	05fa0000 	.word	0x05fa0000

08001238 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001238:	b480      	push	{r7}
 800123a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800123c:	4b04      	ldr	r3, [pc, #16]	@ (8001250 <__NVIC_GetPriorityGrouping+0x18>)
 800123e:	68db      	ldr	r3, [r3, #12]
 8001240:	0a1b      	lsrs	r3, r3, #8
 8001242:	f003 0307 	and.w	r3, r3, #7
}
 8001246:	4618      	mov	r0, r3
 8001248:	46bd      	mov	sp, r7
 800124a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124e:	4770      	bx	lr
 8001250:	e000ed00 	.word	0xe000ed00

08001254 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001254:	b480      	push	{r7}
 8001256:	b083      	sub	sp, #12
 8001258:	af00      	add	r7, sp, #0
 800125a:	4603      	mov	r3, r0
 800125c:	6039      	str	r1, [r7, #0]
 800125e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001260:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001264:	2b00      	cmp	r3, #0
 8001266:	db0a      	blt.n	800127e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001268:	683b      	ldr	r3, [r7, #0]
 800126a:	b2da      	uxtb	r2, r3
 800126c:	490c      	ldr	r1, [pc, #48]	@ (80012a0 <__NVIC_SetPriority+0x4c>)
 800126e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001272:	0112      	lsls	r2, r2, #4
 8001274:	b2d2      	uxtb	r2, r2
 8001276:	440b      	add	r3, r1
 8001278:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800127c:	e00a      	b.n	8001294 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800127e:	683b      	ldr	r3, [r7, #0]
 8001280:	b2da      	uxtb	r2, r3
 8001282:	4908      	ldr	r1, [pc, #32]	@ (80012a4 <__NVIC_SetPriority+0x50>)
 8001284:	88fb      	ldrh	r3, [r7, #6]
 8001286:	f003 030f 	and.w	r3, r3, #15
 800128a:	3b04      	subs	r3, #4
 800128c:	0112      	lsls	r2, r2, #4
 800128e:	b2d2      	uxtb	r2, r2
 8001290:	440b      	add	r3, r1
 8001292:	761a      	strb	r2, [r3, #24]
}
 8001294:	bf00      	nop
 8001296:	370c      	adds	r7, #12
 8001298:	46bd      	mov	sp, r7
 800129a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129e:	4770      	bx	lr
 80012a0:	e000e100 	.word	0xe000e100
 80012a4:	e000ed00 	.word	0xe000ed00

080012a8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012a8:	b480      	push	{r7}
 80012aa:	b089      	sub	sp, #36	@ 0x24
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	60f8      	str	r0, [r7, #12]
 80012b0:	60b9      	str	r1, [r7, #8]
 80012b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80012b4:	68fb      	ldr	r3, [r7, #12]
 80012b6:	f003 0307 	and.w	r3, r3, #7
 80012ba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80012bc:	69fb      	ldr	r3, [r7, #28]
 80012be:	f1c3 0307 	rsb	r3, r3, #7
 80012c2:	2b04      	cmp	r3, #4
 80012c4:	bf28      	it	cs
 80012c6:	2304      	movcs	r3, #4
 80012c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80012ca:	69fb      	ldr	r3, [r7, #28]
 80012cc:	3304      	adds	r3, #4
 80012ce:	2b06      	cmp	r3, #6
 80012d0:	d902      	bls.n	80012d8 <NVIC_EncodePriority+0x30>
 80012d2:	69fb      	ldr	r3, [r7, #28]
 80012d4:	3b03      	subs	r3, #3
 80012d6:	e000      	b.n	80012da <NVIC_EncodePriority+0x32>
 80012d8:	2300      	movs	r3, #0
 80012da:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012dc:	f04f 32ff 	mov.w	r2, #4294967295
 80012e0:	69bb      	ldr	r3, [r7, #24]
 80012e2:	fa02 f303 	lsl.w	r3, r2, r3
 80012e6:	43da      	mvns	r2, r3
 80012e8:	68bb      	ldr	r3, [r7, #8]
 80012ea:	401a      	ands	r2, r3
 80012ec:	697b      	ldr	r3, [r7, #20]
 80012ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80012f0:	f04f 31ff 	mov.w	r1, #4294967295
 80012f4:	697b      	ldr	r3, [r7, #20]
 80012f6:	fa01 f303 	lsl.w	r3, r1, r3
 80012fa:	43d9      	mvns	r1, r3
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001300:	4313      	orrs	r3, r2
         );
}
 8001302:	4618      	mov	r0, r3
 8001304:	3724      	adds	r7, #36	@ 0x24
 8001306:	46bd      	mov	sp, r7
 8001308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800130c:	4770      	bx	lr
	...

08001310 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	b082      	sub	sp, #8
 8001314:	af00      	add	r7, sp, #0
 8001316:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	3b01      	subs	r3, #1
 800131c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001320:	d301      	bcc.n	8001326 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001322:	2301      	movs	r3, #1
 8001324:	e00f      	b.n	8001346 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001326:	4a0a      	ldr	r2, [pc, #40]	@ (8001350 <SysTick_Config+0x40>)
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	3b01      	subs	r3, #1
 800132c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800132e:	210f      	movs	r1, #15
 8001330:	f04f 30ff 	mov.w	r0, #4294967295
 8001334:	f7ff ff8e 	bl	8001254 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001338:	4b05      	ldr	r3, [pc, #20]	@ (8001350 <SysTick_Config+0x40>)
 800133a:	2200      	movs	r2, #0
 800133c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800133e:	4b04      	ldr	r3, [pc, #16]	@ (8001350 <SysTick_Config+0x40>)
 8001340:	2207      	movs	r2, #7
 8001342:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001344:	2300      	movs	r3, #0
}
 8001346:	4618      	mov	r0, r3
 8001348:	3708      	adds	r7, #8
 800134a:	46bd      	mov	sp, r7
 800134c:	bd80      	pop	{r7, pc}
 800134e:	bf00      	nop
 8001350:	e000e010 	.word	0xe000e010

08001354 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b082      	sub	sp, #8
 8001358:	af00      	add	r7, sp, #0
 800135a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800135c:	6878      	ldr	r0, [r7, #4]
 800135e:	f7ff ff47 	bl	80011f0 <__NVIC_SetPriorityGrouping>
}
 8001362:	bf00      	nop
 8001364:	3708      	adds	r7, #8
 8001366:	46bd      	mov	sp, r7
 8001368:	bd80      	pop	{r7, pc}

0800136a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800136a:	b580      	push	{r7, lr}
 800136c:	b086      	sub	sp, #24
 800136e:	af00      	add	r7, sp, #0
 8001370:	4603      	mov	r3, r0
 8001372:	60b9      	str	r1, [r7, #8]
 8001374:	607a      	str	r2, [r7, #4]
 8001376:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001378:	f7ff ff5e 	bl	8001238 <__NVIC_GetPriorityGrouping>
 800137c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800137e:	687a      	ldr	r2, [r7, #4]
 8001380:	68b9      	ldr	r1, [r7, #8]
 8001382:	6978      	ldr	r0, [r7, #20]
 8001384:	f7ff ff90 	bl	80012a8 <NVIC_EncodePriority>
 8001388:	4602      	mov	r2, r0
 800138a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800138e:	4611      	mov	r1, r2
 8001390:	4618      	mov	r0, r3
 8001392:	f7ff ff5f 	bl	8001254 <__NVIC_SetPriority>
}
 8001396:	bf00      	nop
 8001398:	3718      	adds	r7, #24
 800139a:	46bd      	mov	sp, r7
 800139c:	bd80      	pop	{r7, pc}

0800139e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800139e:	b580      	push	{r7, lr}
 80013a0:	b082      	sub	sp, #8
 80013a2:	af00      	add	r7, sp, #0
 80013a4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80013a6:	6878      	ldr	r0, [r7, #4]
 80013a8:	f7ff ffb2 	bl	8001310 <SysTick_Config>
 80013ac:	4603      	mov	r3, r0
}
 80013ae:	4618      	mov	r0, r3
 80013b0:	3708      	adds	r7, #8
 80013b2:	46bd      	mov	sp, r7
 80013b4:	bd80      	pop	{r7, pc}
	...

080013b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80013b8:	b480      	push	{r7}
 80013ba:	b089      	sub	sp, #36	@ 0x24
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]
 80013c0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80013c2:	2300      	movs	r3, #0
 80013c4:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80013c6:	4b89      	ldr	r3, [pc, #548]	@ (80015ec <HAL_GPIO_Init+0x234>)
 80013c8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80013ca:	e194      	b.n	80016f6 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80013cc:	683b      	ldr	r3, [r7, #0]
 80013ce:	681a      	ldr	r2, [r3, #0]
 80013d0:	2101      	movs	r1, #1
 80013d2:	69fb      	ldr	r3, [r7, #28]
 80013d4:	fa01 f303 	lsl.w	r3, r1, r3
 80013d8:	4013      	ands	r3, r2
 80013da:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80013dc:	693b      	ldr	r3, [r7, #16]
 80013de:	2b00      	cmp	r3, #0
 80013e0:	f000 8186 	beq.w	80016f0 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80013e4:	683b      	ldr	r3, [r7, #0]
 80013e6:	685b      	ldr	r3, [r3, #4]
 80013e8:	f003 0303 	and.w	r3, r3, #3
 80013ec:	2b01      	cmp	r3, #1
 80013ee:	d005      	beq.n	80013fc <HAL_GPIO_Init+0x44>
 80013f0:	683b      	ldr	r3, [r7, #0]
 80013f2:	685b      	ldr	r3, [r3, #4]
 80013f4:	f003 0303 	and.w	r3, r3, #3
 80013f8:	2b02      	cmp	r3, #2
 80013fa:	d130      	bne.n	800145e <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	689b      	ldr	r3, [r3, #8]
 8001400:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001402:	69fb      	ldr	r3, [r7, #28]
 8001404:	005b      	lsls	r3, r3, #1
 8001406:	2203      	movs	r2, #3
 8001408:	fa02 f303 	lsl.w	r3, r2, r3
 800140c:	43db      	mvns	r3, r3
 800140e:	69ba      	ldr	r2, [r7, #24]
 8001410:	4013      	ands	r3, r2
 8001412:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001414:	683b      	ldr	r3, [r7, #0]
 8001416:	68da      	ldr	r2, [r3, #12]
 8001418:	69fb      	ldr	r3, [r7, #28]
 800141a:	005b      	lsls	r3, r3, #1
 800141c:	fa02 f303 	lsl.w	r3, r2, r3
 8001420:	69ba      	ldr	r2, [r7, #24]
 8001422:	4313      	orrs	r3, r2
 8001424:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	69ba      	ldr	r2, [r7, #24]
 800142a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	685b      	ldr	r3, [r3, #4]
 8001430:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001432:	2201      	movs	r2, #1
 8001434:	69fb      	ldr	r3, [r7, #28]
 8001436:	fa02 f303 	lsl.w	r3, r2, r3
 800143a:	43db      	mvns	r3, r3
 800143c:	69ba      	ldr	r2, [r7, #24]
 800143e:	4013      	ands	r3, r2
 8001440:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001442:	683b      	ldr	r3, [r7, #0]
 8001444:	685b      	ldr	r3, [r3, #4]
 8001446:	091b      	lsrs	r3, r3, #4
 8001448:	f003 0201 	and.w	r2, r3, #1
 800144c:	69fb      	ldr	r3, [r7, #28]
 800144e:	fa02 f303 	lsl.w	r3, r2, r3
 8001452:	69ba      	ldr	r2, [r7, #24]
 8001454:	4313      	orrs	r3, r2
 8001456:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	69ba      	ldr	r2, [r7, #24]
 800145c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800145e:	683b      	ldr	r3, [r7, #0]
 8001460:	685b      	ldr	r3, [r3, #4]
 8001462:	f003 0303 	and.w	r3, r3, #3
 8001466:	2b03      	cmp	r3, #3
 8001468:	d017      	beq.n	800149a <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	68db      	ldr	r3, [r3, #12]
 800146e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001470:	69fb      	ldr	r3, [r7, #28]
 8001472:	005b      	lsls	r3, r3, #1
 8001474:	2203      	movs	r2, #3
 8001476:	fa02 f303 	lsl.w	r3, r2, r3
 800147a:	43db      	mvns	r3, r3
 800147c:	69ba      	ldr	r2, [r7, #24]
 800147e:	4013      	ands	r3, r2
 8001480:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001482:	683b      	ldr	r3, [r7, #0]
 8001484:	689a      	ldr	r2, [r3, #8]
 8001486:	69fb      	ldr	r3, [r7, #28]
 8001488:	005b      	lsls	r3, r3, #1
 800148a:	fa02 f303 	lsl.w	r3, r2, r3
 800148e:	69ba      	ldr	r2, [r7, #24]
 8001490:	4313      	orrs	r3, r2
 8001492:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	69ba      	ldr	r2, [r7, #24]
 8001498:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800149a:	683b      	ldr	r3, [r7, #0]
 800149c:	685b      	ldr	r3, [r3, #4]
 800149e:	f003 0303 	and.w	r3, r3, #3
 80014a2:	2b02      	cmp	r3, #2
 80014a4:	d123      	bne.n	80014ee <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80014a6:	69fb      	ldr	r3, [r7, #28]
 80014a8:	08da      	lsrs	r2, r3, #3
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	3208      	adds	r2, #8
 80014ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80014b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80014b4:	69fb      	ldr	r3, [r7, #28]
 80014b6:	f003 0307 	and.w	r3, r3, #7
 80014ba:	009b      	lsls	r3, r3, #2
 80014bc:	220f      	movs	r2, #15
 80014be:	fa02 f303 	lsl.w	r3, r2, r3
 80014c2:	43db      	mvns	r3, r3
 80014c4:	69ba      	ldr	r2, [r7, #24]
 80014c6:	4013      	ands	r3, r2
 80014c8:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80014ca:	683b      	ldr	r3, [r7, #0]
 80014cc:	691a      	ldr	r2, [r3, #16]
 80014ce:	69fb      	ldr	r3, [r7, #28]
 80014d0:	f003 0307 	and.w	r3, r3, #7
 80014d4:	009b      	lsls	r3, r3, #2
 80014d6:	fa02 f303 	lsl.w	r3, r2, r3
 80014da:	69ba      	ldr	r2, [r7, #24]
 80014dc:	4313      	orrs	r3, r2
 80014de:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80014e0:	69fb      	ldr	r3, [r7, #28]
 80014e2:	08da      	lsrs	r2, r3, #3
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	3208      	adds	r2, #8
 80014e8:	69b9      	ldr	r1, [r7, #24]
 80014ea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80014f4:	69fb      	ldr	r3, [r7, #28]
 80014f6:	005b      	lsls	r3, r3, #1
 80014f8:	2203      	movs	r2, #3
 80014fa:	fa02 f303 	lsl.w	r3, r2, r3
 80014fe:	43db      	mvns	r3, r3
 8001500:	69ba      	ldr	r2, [r7, #24]
 8001502:	4013      	ands	r3, r2
 8001504:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001506:	683b      	ldr	r3, [r7, #0]
 8001508:	685b      	ldr	r3, [r3, #4]
 800150a:	f003 0203 	and.w	r2, r3, #3
 800150e:	69fb      	ldr	r3, [r7, #28]
 8001510:	005b      	lsls	r3, r3, #1
 8001512:	fa02 f303 	lsl.w	r3, r2, r3
 8001516:	69ba      	ldr	r2, [r7, #24]
 8001518:	4313      	orrs	r3, r2
 800151a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	69ba      	ldr	r2, [r7, #24]
 8001520:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001522:	683b      	ldr	r3, [r7, #0]
 8001524:	685b      	ldr	r3, [r3, #4]
 8001526:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800152a:	2b00      	cmp	r3, #0
 800152c:	f000 80e0 	beq.w	80016f0 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001530:	4b2f      	ldr	r3, [pc, #188]	@ (80015f0 <HAL_GPIO_Init+0x238>)
 8001532:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001536:	4a2e      	ldr	r2, [pc, #184]	@ (80015f0 <HAL_GPIO_Init+0x238>)
 8001538:	f043 0302 	orr.w	r3, r3, #2
 800153c:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001540:	4b2b      	ldr	r3, [pc, #172]	@ (80015f0 <HAL_GPIO_Init+0x238>)
 8001542:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001546:	f003 0302 	and.w	r3, r3, #2
 800154a:	60fb      	str	r3, [r7, #12]
 800154c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800154e:	4a29      	ldr	r2, [pc, #164]	@ (80015f4 <HAL_GPIO_Init+0x23c>)
 8001550:	69fb      	ldr	r3, [r7, #28]
 8001552:	089b      	lsrs	r3, r3, #2
 8001554:	3302      	adds	r3, #2
 8001556:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800155a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800155c:	69fb      	ldr	r3, [r7, #28]
 800155e:	f003 0303 	and.w	r3, r3, #3
 8001562:	009b      	lsls	r3, r3, #2
 8001564:	220f      	movs	r2, #15
 8001566:	fa02 f303 	lsl.w	r3, r2, r3
 800156a:	43db      	mvns	r3, r3
 800156c:	69ba      	ldr	r2, [r7, #24]
 800156e:	4013      	ands	r3, r2
 8001570:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	4a20      	ldr	r2, [pc, #128]	@ (80015f8 <HAL_GPIO_Init+0x240>)
 8001576:	4293      	cmp	r3, r2
 8001578:	d052      	beq.n	8001620 <HAL_GPIO_Init+0x268>
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	4a1f      	ldr	r2, [pc, #124]	@ (80015fc <HAL_GPIO_Init+0x244>)
 800157e:	4293      	cmp	r3, r2
 8001580:	d031      	beq.n	80015e6 <HAL_GPIO_Init+0x22e>
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	4a1e      	ldr	r2, [pc, #120]	@ (8001600 <HAL_GPIO_Init+0x248>)
 8001586:	4293      	cmp	r3, r2
 8001588:	d02b      	beq.n	80015e2 <HAL_GPIO_Init+0x22a>
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	4a1d      	ldr	r2, [pc, #116]	@ (8001604 <HAL_GPIO_Init+0x24c>)
 800158e:	4293      	cmp	r3, r2
 8001590:	d025      	beq.n	80015de <HAL_GPIO_Init+0x226>
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	4a1c      	ldr	r2, [pc, #112]	@ (8001608 <HAL_GPIO_Init+0x250>)
 8001596:	4293      	cmp	r3, r2
 8001598:	d01f      	beq.n	80015da <HAL_GPIO_Init+0x222>
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	4a1b      	ldr	r2, [pc, #108]	@ (800160c <HAL_GPIO_Init+0x254>)
 800159e:	4293      	cmp	r3, r2
 80015a0:	d019      	beq.n	80015d6 <HAL_GPIO_Init+0x21e>
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	4a1a      	ldr	r2, [pc, #104]	@ (8001610 <HAL_GPIO_Init+0x258>)
 80015a6:	4293      	cmp	r3, r2
 80015a8:	d013      	beq.n	80015d2 <HAL_GPIO_Init+0x21a>
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	4a19      	ldr	r2, [pc, #100]	@ (8001614 <HAL_GPIO_Init+0x25c>)
 80015ae:	4293      	cmp	r3, r2
 80015b0:	d00d      	beq.n	80015ce <HAL_GPIO_Init+0x216>
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	4a18      	ldr	r2, [pc, #96]	@ (8001618 <HAL_GPIO_Init+0x260>)
 80015b6:	4293      	cmp	r3, r2
 80015b8:	d007      	beq.n	80015ca <HAL_GPIO_Init+0x212>
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	4a17      	ldr	r2, [pc, #92]	@ (800161c <HAL_GPIO_Init+0x264>)
 80015be:	4293      	cmp	r3, r2
 80015c0:	d101      	bne.n	80015c6 <HAL_GPIO_Init+0x20e>
 80015c2:	2309      	movs	r3, #9
 80015c4:	e02d      	b.n	8001622 <HAL_GPIO_Init+0x26a>
 80015c6:	230a      	movs	r3, #10
 80015c8:	e02b      	b.n	8001622 <HAL_GPIO_Init+0x26a>
 80015ca:	2308      	movs	r3, #8
 80015cc:	e029      	b.n	8001622 <HAL_GPIO_Init+0x26a>
 80015ce:	2307      	movs	r3, #7
 80015d0:	e027      	b.n	8001622 <HAL_GPIO_Init+0x26a>
 80015d2:	2306      	movs	r3, #6
 80015d4:	e025      	b.n	8001622 <HAL_GPIO_Init+0x26a>
 80015d6:	2305      	movs	r3, #5
 80015d8:	e023      	b.n	8001622 <HAL_GPIO_Init+0x26a>
 80015da:	2304      	movs	r3, #4
 80015dc:	e021      	b.n	8001622 <HAL_GPIO_Init+0x26a>
 80015de:	2303      	movs	r3, #3
 80015e0:	e01f      	b.n	8001622 <HAL_GPIO_Init+0x26a>
 80015e2:	2302      	movs	r3, #2
 80015e4:	e01d      	b.n	8001622 <HAL_GPIO_Init+0x26a>
 80015e6:	2301      	movs	r3, #1
 80015e8:	e01b      	b.n	8001622 <HAL_GPIO_Init+0x26a>
 80015ea:	bf00      	nop
 80015ec:	58000080 	.word	0x58000080
 80015f0:	58024400 	.word	0x58024400
 80015f4:	58000400 	.word	0x58000400
 80015f8:	58020000 	.word	0x58020000
 80015fc:	58020400 	.word	0x58020400
 8001600:	58020800 	.word	0x58020800
 8001604:	58020c00 	.word	0x58020c00
 8001608:	58021000 	.word	0x58021000
 800160c:	58021400 	.word	0x58021400
 8001610:	58021800 	.word	0x58021800
 8001614:	58021c00 	.word	0x58021c00
 8001618:	58022000 	.word	0x58022000
 800161c:	58022400 	.word	0x58022400
 8001620:	2300      	movs	r3, #0
 8001622:	69fa      	ldr	r2, [r7, #28]
 8001624:	f002 0203 	and.w	r2, r2, #3
 8001628:	0092      	lsls	r2, r2, #2
 800162a:	4093      	lsls	r3, r2
 800162c:	69ba      	ldr	r2, [r7, #24]
 800162e:	4313      	orrs	r3, r2
 8001630:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001632:	4938      	ldr	r1, [pc, #224]	@ (8001714 <HAL_GPIO_Init+0x35c>)
 8001634:	69fb      	ldr	r3, [r7, #28]
 8001636:	089b      	lsrs	r3, r3, #2
 8001638:	3302      	adds	r3, #2
 800163a:	69ba      	ldr	r2, [r7, #24]
 800163c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001640:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001648:	693b      	ldr	r3, [r7, #16]
 800164a:	43db      	mvns	r3, r3
 800164c:	69ba      	ldr	r2, [r7, #24]
 800164e:	4013      	ands	r3, r2
 8001650:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001652:	683b      	ldr	r3, [r7, #0]
 8001654:	685b      	ldr	r3, [r3, #4]
 8001656:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800165a:	2b00      	cmp	r3, #0
 800165c:	d003      	beq.n	8001666 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800165e:	69ba      	ldr	r2, [r7, #24]
 8001660:	693b      	ldr	r3, [r7, #16]
 8001662:	4313      	orrs	r3, r2
 8001664:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8001666:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800166a:	69bb      	ldr	r3, [r7, #24]
 800166c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800166e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001672:	685b      	ldr	r3, [r3, #4]
 8001674:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001676:	693b      	ldr	r3, [r7, #16]
 8001678:	43db      	mvns	r3, r3
 800167a:	69ba      	ldr	r2, [r7, #24]
 800167c:	4013      	ands	r3, r2
 800167e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001680:	683b      	ldr	r3, [r7, #0]
 8001682:	685b      	ldr	r3, [r3, #4]
 8001684:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001688:	2b00      	cmp	r3, #0
 800168a:	d003      	beq.n	8001694 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800168c:	69ba      	ldr	r2, [r7, #24]
 800168e:	693b      	ldr	r3, [r7, #16]
 8001690:	4313      	orrs	r3, r2
 8001692:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8001694:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001698:	69bb      	ldr	r3, [r7, #24]
 800169a:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 800169c:	697b      	ldr	r3, [r7, #20]
 800169e:	685b      	ldr	r3, [r3, #4]
 80016a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80016a2:	693b      	ldr	r3, [r7, #16]
 80016a4:	43db      	mvns	r3, r3
 80016a6:	69ba      	ldr	r2, [r7, #24]
 80016a8:	4013      	ands	r3, r2
 80016aa:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80016ac:	683b      	ldr	r3, [r7, #0]
 80016ae:	685b      	ldr	r3, [r3, #4]
 80016b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d003      	beq.n	80016c0 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 80016b8:	69ba      	ldr	r2, [r7, #24]
 80016ba:	693b      	ldr	r3, [r7, #16]
 80016bc:	4313      	orrs	r3, r2
 80016be:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80016c0:	697b      	ldr	r3, [r7, #20]
 80016c2:	69ba      	ldr	r2, [r7, #24]
 80016c4:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80016c6:	697b      	ldr	r3, [r7, #20]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80016cc:	693b      	ldr	r3, [r7, #16]
 80016ce:	43db      	mvns	r3, r3
 80016d0:	69ba      	ldr	r2, [r7, #24]
 80016d2:	4013      	ands	r3, r2
 80016d4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80016d6:	683b      	ldr	r3, [r7, #0]
 80016d8:	685b      	ldr	r3, [r3, #4]
 80016da:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d003      	beq.n	80016ea <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 80016e2:	69ba      	ldr	r2, [r7, #24]
 80016e4:	693b      	ldr	r3, [r7, #16]
 80016e6:	4313      	orrs	r3, r2
 80016e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80016ea:	697b      	ldr	r3, [r7, #20]
 80016ec:	69ba      	ldr	r2, [r7, #24]
 80016ee:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80016f0:	69fb      	ldr	r3, [r7, #28]
 80016f2:	3301      	adds	r3, #1
 80016f4:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80016f6:	683b      	ldr	r3, [r7, #0]
 80016f8:	681a      	ldr	r2, [r3, #0]
 80016fa:	69fb      	ldr	r3, [r7, #28]
 80016fc:	fa22 f303 	lsr.w	r3, r2, r3
 8001700:	2b00      	cmp	r3, #0
 8001702:	f47f ae63 	bne.w	80013cc <HAL_GPIO_Init+0x14>
  }
}
 8001706:	bf00      	nop
 8001708:	bf00      	nop
 800170a:	3724      	adds	r7, #36	@ 0x24
 800170c:	46bd      	mov	sp, r7
 800170e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001712:	4770      	bx	lr
 8001714:	58000400 	.word	0x58000400

08001718 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 8001718:	b480      	push	{r7}
 800171a:	b083      	sub	sp, #12
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else  
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 8001720:	4a08      	ldr	r2, [pc, #32]	@ (8001744 <HAL_HSEM_FastTake+0x2c>)
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	3320      	adds	r3, #32
 8001726:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800172a:	4a07      	ldr	r2, [pc, #28]	@ (8001748 <HAL_HSEM_FastTake+0x30>)
 800172c:	4293      	cmp	r3, r2
 800172e:	d101      	bne.n	8001734 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 8001730:	2300      	movs	r3, #0
 8001732:	e000      	b.n	8001736 <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 8001734:	2301      	movs	r3, #1
}
 8001736:	4618      	mov	r0, r3
 8001738:	370c      	adds	r7, #12
 800173a:	46bd      	mov	sp, r7
 800173c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001740:	4770      	bx	lr
 8001742:	bf00      	nop
 8001744:	58026400 	.word	0x58026400
 8001748:	80000300 	.word	0x80000300

0800174c <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 800174c:	b480      	push	{r7}
 800174e:	b083      	sub	sp, #12
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
 8001754:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 8001756:	4906      	ldr	r1, [pc, #24]	@ (8001770 <HAL_HSEM_Release+0x24>)
 8001758:	683b      	ldr	r3, [r7, #0]
 800175a:	f443 7240 	orr.w	r2, r3, #768	@ 0x300
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 8001764:	bf00      	nop
 8001766:	370c      	adds	r7, #12
 8001768:	46bd      	mov	sp, r7
 800176a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176e:	4770      	bx	lr
 8001770:	58026400 	.word	0x58026400

08001774 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b084      	sub	sp, #16
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 800177c:	4b29      	ldr	r3, [pc, #164]	@ (8001824 <HAL_PWREx_ConfigSupply+0xb0>)
 800177e:	68db      	ldr	r3, [r3, #12]
 8001780:	f003 0307 	and.w	r3, r3, #7
 8001784:	2b06      	cmp	r3, #6
 8001786:	d00a      	beq.n	800179e <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8001788:	4b26      	ldr	r3, [pc, #152]	@ (8001824 <HAL_PWREx_ConfigSupply+0xb0>)
 800178a:	68db      	ldr	r3, [r3, #12]
 800178c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001790:	687a      	ldr	r2, [r7, #4]
 8001792:	429a      	cmp	r2, r3
 8001794:	d001      	beq.n	800179a <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8001796:	2301      	movs	r3, #1
 8001798:	e040      	b.n	800181c <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800179a:	2300      	movs	r3, #0
 800179c:	e03e      	b.n	800181c <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800179e:	4b21      	ldr	r3, [pc, #132]	@ (8001824 <HAL_PWREx_ConfigSupply+0xb0>)
 80017a0:	68db      	ldr	r3, [r3, #12]
 80017a2:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 80017a6:	491f      	ldr	r1, [pc, #124]	@ (8001824 <HAL_PWREx_ConfigSupply+0xb0>)
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	4313      	orrs	r3, r2
 80017ac:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80017ae:	f7ff fce3 	bl	8001178 <HAL_GetTick>
 80017b2:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80017b4:	e009      	b.n	80017ca <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80017b6:	f7ff fcdf 	bl	8001178 <HAL_GetTick>
 80017ba:	4602      	mov	r2, r0
 80017bc:	68fb      	ldr	r3, [r7, #12]
 80017be:	1ad3      	subs	r3, r2, r3
 80017c0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80017c4:	d901      	bls.n	80017ca <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80017c6:	2301      	movs	r3, #1
 80017c8:	e028      	b.n	800181c <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80017ca:	4b16      	ldr	r3, [pc, #88]	@ (8001824 <HAL_PWREx_ConfigSupply+0xb0>)
 80017cc:	685b      	ldr	r3, [r3, #4]
 80017ce:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80017d2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80017d6:	d1ee      	bne.n	80017b6 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	2b1e      	cmp	r3, #30
 80017dc:	d008      	beq.n	80017f0 <HAL_PWREx_ConfigSupply+0x7c>
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	2b2e      	cmp	r3, #46	@ 0x2e
 80017e2:	d005      	beq.n	80017f0 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	2b1d      	cmp	r3, #29
 80017e8:	d002      	beq.n	80017f0 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	2b2d      	cmp	r3, #45	@ 0x2d
 80017ee:	d114      	bne.n	800181a <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 80017f0:	f7ff fcc2 	bl	8001178 <HAL_GetTick>
 80017f4:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 80017f6:	e009      	b.n	800180c <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80017f8:	f7ff fcbe 	bl	8001178 <HAL_GetTick>
 80017fc:	4602      	mov	r2, r0
 80017fe:	68fb      	ldr	r3, [r7, #12]
 8001800:	1ad3      	subs	r3, r2, r3
 8001802:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001806:	d901      	bls.n	800180c <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8001808:	2301      	movs	r3, #1
 800180a:	e007      	b.n	800181c <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 800180c:	4b05      	ldr	r3, [pc, #20]	@ (8001824 <HAL_PWREx_ConfigSupply+0xb0>)
 800180e:	68db      	ldr	r3, [r3, #12]
 8001810:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001814:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001818:	d1ee      	bne.n	80017f8 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800181a:	2300      	movs	r3, #0
}
 800181c:	4618      	mov	r0, r3
 800181e:	3710      	adds	r7, #16
 8001820:	46bd      	mov	sp, r7
 8001822:	bd80      	pop	{r7, pc}
 8001824:	58024800 	.word	0x58024800

08001828 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b08c      	sub	sp, #48	@ 0x30
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	2b00      	cmp	r3, #0
 8001834:	d102      	bne.n	800183c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001836:	2301      	movs	r3, #1
 8001838:	f000 bc48 	b.w	80020cc <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	f003 0301 	and.w	r3, r3, #1
 8001844:	2b00      	cmp	r3, #0
 8001846:	f000 8088 	beq.w	800195a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800184a:	4b99      	ldr	r3, [pc, #612]	@ (8001ab0 <HAL_RCC_OscConfig+0x288>)
 800184c:	691b      	ldr	r3, [r3, #16]
 800184e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001852:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001854:	4b96      	ldr	r3, [pc, #600]	@ (8001ab0 <HAL_RCC_OscConfig+0x288>)
 8001856:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001858:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800185a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800185c:	2b10      	cmp	r3, #16
 800185e:	d007      	beq.n	8001870 <HAL_RCC_OscConfig+0x48>
 8001860:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001862:	2b18      	cmp	r3, #24
 8001864:	d111      	bne.n	800188a <HAL_RCC_OscConfig+0x62>
 8001866:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001868:	f003 0303 	and.w	r3, r3, #3
 800186c:	2b02      	cmp	r3, #2
 800186e:	d10c      	bne.n	800188a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001870:	4b8f      	ldr	r3, [pc, #572]	@ (8001ab0 <HAL_RCC_OscConfig+0x288>)
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001878:	2b00      	cmp	r3, #0
 800187a:	d06d      	beq.n	8001958 <HAL_RCC_OscConfig+0x130>
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	685b      	ldr	r3, [r3, #4]
 8001880:	2b00      	cmp	r3, #0
 8001882:	d169      	bne.n	8001958 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8001884:	2301      	movs	r3, #1
 8001886:	f000 bc21 	b.w	80020cc <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	685b      	ldr	r3, [r3, #4]
 800188e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001892:	d106      	bne.n	80018a2 <HAL_RCC_OscConfig+0x7a>
 8001894:	4b86      	ldr	r3, [pc, #536]	@ (8001ab0 <HAL_RCC_OscConfig+0x288>)
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	4a85      	ldr	r2, [pc, #532]	@ (8001ab0 <HAL_RCC_OscConfig+0x288>)
 800189a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800189e:	6013      	str	r3, [r2, #0]
 80018a0:	e02e      	b.n	8001900 <HAL_RCC_OscConfig+0xd8>
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	685b      	ldr	r3, [r3, #4]
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d10c      	bne.n	80018c4 <HAL_RCC_OscConfig+0x9c>
 80018aa:	4b81      	ldr	r3, [pc, #516]	@ (8001ab0 <HAL_RCC_OscConfig+0x288>)
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	4a80      	ldr	r2, [pc, #512]	@ (8001ab0 <HAL_RCC_OscConfig+0x288>)
 80018b0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80018b4:	6013      	str	r3, [r2, #0]
 80018b6:	4b7e      	ldr	r3, [pc, #504]	@ (8001ab0 <HAL_RCC_OscConfig+0x288>)
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	4a7d      	ldr	r2, [pc, #500]	@ (8001ab0 <HAL_RCC_OscConfig+0x288>)
 80018bc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80018c0:	6013      	str	r3, [r2, #0]
 80018c2:	e01d      	b.n	8001900 <HAL_RCC_OscConfig+0xd8>
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	685b      	ldr	r3, [r3, #4]
 80018c8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80018cc:	d10c      	bne.n	80018e8 <HAL_RCC_OscConfig+0xc0>
 80018ce:	4b78      	ldr	r3, [pc, #480]	@ (8001ab0 <HAL_RCC_OscConfig+0x288>)
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	4a77      	ldr	r2, [pc, #476]	@ (8001ab0 <HAL_RCC_OscConfig+0x288>)
 80018d4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80018d8:	6013      	str	r3, [r2, #0]
 80018da:	4b75      	ldr	r3, [pc, #468]	@ (8001ab0 <HAL_RCC_OscConfig+0x288>)
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	4a74      	ldr	r2, [pc, #464]	@ (8001ab0 <HAL_RCC_OscConfig+0x288>)
 80018e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80018e4:	6013      	str	r3, [r2, #0]
 80018e6:	e00b      	b.n	8001900 <HAL_RCC_OscConfig+0xd8>
 80018e8:	4b71      	ldr	r3, [pc, #452]	@ (8001ab0 <HAL_RCC_OscConfig+0x288>)
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	4a70      	ldr	r2, [pc, #448]	@ (8001ab0 <HAL_RCC_OscConfig+0x288>)
 80018ee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80018f2:	6013      	str	r3, [r2, #0]
 80018f4:	4b6e      	ldr	r3, [pc, #440]	@ (8001ab0 <HAL_RCC_OscConfig+0x288>)
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	4a6d      	ldr	r2, [pc, #436]	@ (8001ab0 <HAL_RCC_OscConfig+0x288>)
 80018fa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80018fe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	685b      	ldr	r3, [r3, #4]
 8001904:	2b00      	cmp	r3, #0
 8001906:	d013      	beq.n	8001930 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001908:	f7ff fc36 	bl	8001178 <HAL_GetTick>
 800190c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800190e:	e008      	b.n	8001922 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001910:	f7ff fc32 	bl	8001178 <HAL_GetTick>
 8001914:	4602      	mov	r2, r0
 8001916:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001918:	1ad3      	subs	r3, r2, r3
 800191a:	2b64      	cmp	r3, #100	@ 0x64
 800191c:	d901      	bls.n	8001922 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800191e:	2303      	movs	r3, #3
 8001920:	e3d4      	b.n	80020cc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001922:	4b63      	ldr	r3, [pc, #396]	@ (8001ab0 <HAL_RCC_OscConfig+0x288>)
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800192a:	2b00      	cmp	r3, #0
 800192c:	d0f0      	beq.n	8001910 <HAL_RCC_OscConfig+0xe8>
 800192e:	e014      	b.n	800195a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001930:	f7ff fc22 	bl	8001178 <HAL_GetTick>
 8001934:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001936:	e008      	b.n	800194a <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001938:	f7ff fc1e 	bl	8001178 <HAL_GetTick>
 800193c:	4602      	mov	r2, r0
 800193e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001940:	1ad3      	subs	r3, r2, r3
 8001942:	2b64      	cmp	r3, #100	@ 0x64
 8001944:	d901      	bls.n	800194a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8001946:	2303      	movs	r3, #3
 8001948:	e3c0      	b.n	80020cc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800194a:	4b59      	ldr	r3, [pc, #356]	@ (8001ab0 <HAL_RCC_OscConfig+0x288>)
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001952:	2b00      	cmp	r3, #0
 8001954:	d1f0      	bne.n	8001938 <HAL_RCC_OscConfig+0x110>
 8001956:	e000      	b.n	800195a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001958:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	f003 0302 	and.w	r3, r3, #2
 8001962:	2b00      	cmp	r3, #0
 8001964:	f000 80ca 	beq.w	8001afc <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001968:	4b51      	ldr	r3, [pc, #324]	@ (8001ab0 <HAL_RCC_OscConfig+0x288>)
 800196a:	691b      	ldr	r3, [r3, #16]
 800196c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001970:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001972:	4b4f      	ldr	r3, [pc, #316]	@ (8001ab0 <HAL_RCC_OscConfig+0x288>)
 8001974:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001976:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8001978:	6a3b      	ldr	r3, [r7, #32]
 800197a:	2b00      	cmp	r3, #0
 800197c:	d007      	beq.n	800198e <HAL_RCC_OscConfig+0x166>
 800197e:	6a3b      	ldr	r3, [r7, #32]
 8001980:	2b18      	cmp	r3, #24
 8001982:	d156      	bne.n	8001a32 <HAL_RCC_OscConfig+0x20a>
 8001984:	69fb      	ldr	r3, [r7, #28]
 8001986:	f003 0303 	and.w	r3, r3, #3
 800198a:	2b00      	cmp	r3, #0
 800198c:	d151      	bne.n	8001a32 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800198e:	4b48      	ldr	r3, [pc, #288]	@ (8001ab0 <HAL_RCC_OscConfig+0x288>)
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	f003 0304 	and.w	r3, r3, #4
 8001996:	2b00      	cmp	r3, #0
 8001998:	d005      	beq.n	80019a6 <HAL_RCC_OscConfig+0x17e>
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	68db      	ldr	r3, [r3, #12]
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d101      	bne.n	80019a6 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80019a2:	2301      	movs	r3, #1
 80019a4:	e392      	b.n	80020cc <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80019a6:	4b42      	ldr	r3, [pc, #264]	@ (8001ab0 <HAL_RCC_OscConfig+0x288>)
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	f023 0219 	bic.w	r2, r3, #25
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	68db      	ldr	r3, [r3, #12]
 80019b2:	493f      	ldr	r1, [pc, #252]	@ (8001ab0 <HAL_RCC_OscConfig+0x288>)
 80019b4:	4313      	orrs	r3, r2
 80019b6:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019b8:	f7ff fbde 	bl	8001178 <HAL_GetTick>
 80019bc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80019be:	e008      	b.n	80019d2 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80019c0:	f7ff fbda 	bl	8001178 <HAL_GetTick>
 80019c4:	4602      	mov	r2, r0
 80019c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019c8:	1ad3      	subs	r3, r2, r3
 80019ca:	2b02      	cmp	r3, #2
 80019cc:	d901      	bls.n	80019d2 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80019ce:	2303      	movs	r3, #3
 80019d0:	e37c      	b.n	80020cc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80019d2:	4b37      	ldr	r3, [pc, #220]	@ (8001ab0 <HAL_RCC_OscConfig+0x288>)
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	f003 0304 	and.w	r3, r3, #4
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d0f0      	beq.n	80019c0 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019de:	f7ff fbfb 	bl	80011d8 <HAL_GetREVID>
 80019e2:	4603      	mov	r3, r0
 80019e4:	f241 0203 	movw	r2, #4099	@ 0x1003
 80019e8:	4293      	cmp	r3, r2
 80019ea:	d817      	bhi.n	8001a1c <HAL_RCC_OscConfig+0x1f4>
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	691b      	ldr	r3, [r3, #16]
 80019f0:	2b40      	cmp	r3, #64	@ 0x40
 80019f2:	d108      	bne.n	8001a06 <HAL_RCC_OscConfig+0x1de>
 80019f4:	4b2e      	ldr	r3, [pc, #184]	@ (8001ab0 <HAL_RCC_OscConfig+0x288>)
 80019f6:	685b      	ldr	r3, [r3, #4]
 80019f8:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80019fc:	4a2c      	ldr	r2, [pc, #176]	@ (8001ab0 <HAL_RCC_OscConfig+0x288>)
 80019fe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001a02:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001a04:	e07a      	b.n	8001afc <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a06:	4b2a      	ldr	r3, [pc, #168]	@ (8001ab0 <HAL_RCC_OscConfig+0x288>)
 8001a08:	685b      	ldr	r3, [r3, #4]
 8001a0a:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	691b      	ldr	r3, [r3, #16]
 8001a12:	031b      	lsls	r3, r3, #12
 8001a14:	4926      	ldr	r1, [pc, #152]	@ (8001ab0 <HAL_RCC_OscConfig+0x288>)
 8001a16:	4313      	orrs	r3, r2
 8001a18:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001a1a:	e06f      	b.n	8001afc <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a1c:	4b24      	ldr	r3, [pc, #144]	@ (8001ab0 <HAL_RCC_OscConfig+0x288>)
 8001a1e:	685b      	ldr	r3, [r3, #4]
 8001a20:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	691b      	ldr	r3, [r3, #16]
 8001a28:	061b      	lsls	r3, r3, #24
 8001a2a:	4921      	ldr	r1, [pc, #132]	@ (8001ab0 <HAL_RCC_OscConfig+0x288>)
 8001a2c:	4313      	orrs	r3, r2
 8001a2e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001a30:	e064      	b.n	8001afc <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	68db      	ldr	r3, [r3, #12]
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d047      	beq.n	8001aca <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001a3a:	4b1d      	ldr	r3, [pc, #116]	@ (8001ab0 <HAL_RCC_OscConfig+0x288>)
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	f023 0219 	bic.w	r2, r3, #25
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	68db      	ldr	r3, [r3, #12]
 8001a46:	491a      	ldr	r1, [pc, #104]	@ (8001ab0 <HAL_RCC_OscConfig+0x288>)
 8001a48:	4313      	orrs	r3, r2
 8001a4a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a4c:	f7ff fb94 	bl	8001178 <HAL_GetTick>
 8001a50:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001a52:	e008      	b.n	8001a66 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a54:	f7ff fb90 	bl	8001178 <HAL_GetTick>
 8001a58:	4602      	mov	r2, r0
 8001a5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a5c:	1ad3      	subs	r3, r2, r3
 8001a5e:	2b02      	cmp	r3, #2
 8001a60:	d901      	bls.n	8001a66 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8001a62:	2303      	movs	r3, #3
 8001a64:	e332      	b.n	80020cc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001a66:	4b12      	ldr	r3, [pc, #72]	@ (8001ab0 <HAL_RCC_OscConfig+0x288>)
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	f003 0304 	and.w	r3, r3, #4
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d0f0      	beq.n	8001a54 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a72:	f7ff fbb1 	bl	80011d8 <HAL_GetREVID>
 8001a76:	4603      	mov	r3, r0
 8001a78:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001a7c:	4293      	cmp	r3, r2
 8001a7e:	d819      	bhi.n	8001ab4 <HAL_RCC_OscConfig+0x28c>
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	691b      	ldr	r3, [r3, #16]
 8001a84:	2b40      	cmp	r3, #64	@ 0x40
 8001a86:	d108      	bne.n	8001a9a <HAL_RCC_OscConfig+0x272>
 8001a88:	4b09      	ldr	r3, [pc, #36]	@ (8001ab0 <HAL_RCC_OscConfig+0x288>)
 8001a8a:	685b      	ldr	r3, [r3, #4]
 8001a8c:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8001a90:	4a07      	ldr	r2, [pc, #28]	@ (8001ab0 <HAL_RCC_OscConfig+0x288>)
 8001a92:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001a96:	6053      	str	r3, [r2, #4]
 8001a98:	e030      	b.n	8001afc <HAL_RCC_OscConfig+0x2d4>
 8001a9a:	4b05      	ldr	r3, [pc, #20]	@ (8001ab0 <HAL_RCC_OscConfig+0x288>)
 8001a9c:	685b      	ldr	r3, [r3, #4]
 8001a9e:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	691b      	ldr	r3, [r3, #16]
 8001aa6:	031b      	lsls	r3, r3, #12
 8001aa8:	4901      	ldr	r1, [pc, #4]	@ (8001ab0 <HAL_RCC_OscConfig+0x288>)
 8001aaa:	4313      	orrs	r3, r2
 8001aac:	604b      	str	r3, [r1, #4]
 8001aae:	e025      	b.n	8001afc <HAL_RCC_OscConfig+0x2d4>
 8001ab0:	58024400 	.word	0x58024400
 8001ab4:	4b9a      	ldr	r3, [pc, #616]	@ (8001d20 <HAL_RCC_OscConfig+0x4f8>)
 8001ab6:	685b      	ldr	r3, [r3, #4]
 8001ab8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	691b      	ldr	r3, [r3, #16]
 8001ac0:	061b      	lsls	r3, r3, #24
 8001ac2:	4997      	ldr	r1, [pc, #604]	@ (8001d20 <HAL_RCC_OscConfig+0x4f8>)
 8001ac4:	4313      	orrs	r3, r2
 8001ac6:	604b      	str	r3, [r1, #4]
 8001ac8:	e018      	b.n	8001afc <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001aca:	4b95      	ldr	r3, [pc, #596]	@ (8001d20 <HAL_RCC_OscConfig+0x4f8>)
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	4a94      	ldr	r2, [pc, #592]	@ (8001d20 <HAL_RCC_OscConfig+0x4f8>)
 8001ad0:	f023 0301 	bic.w	r3, r3, #1
 8001ad4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ad6:	f7ff fb4f 	bl	8001178 <HAL_GetTick>
 8001ada:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001adc:	e008      	b.n	8001af0 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ade:	f7ff fb4b 	bl	8001178 <HAL_GetTick>
 8001ae2:	4602      	mov	r2, r0
 8001ae4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ae6:	1ad3      	subs	r3, r2, r3
 8001ae8:	2b02      	cmp	r3, #2
 8001aea:	d901      	bls.n	8001af0 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8001aec:	2303      	movs	r3, #3
 8001aee:	e2ed      	b.n	80020cc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001af0:	4b8b      	ldr	r3, [pc, #556]	@ (8001d20 <HAL_RCC_OscConfig+0x4f8>)
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	f003 0304 	and.w	r3, r3, #4
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d1f0      	bne.n	8001ade <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	f003 0310 	and.w	r3, r3, #16
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	f000 80a9 	beq.w	8001c5c <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001b0a:	4b85      	ldr	r3, [pc, #532]	@ (8001d20 <HAL_RCC_OscConfig+0x4f8>)
 8001b0c:	691b      	ldr	r3, [r3, #16]
 8001b0e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001b12:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001b14:	4b82      	ldr	r3, [pc, #520]	@ (8001d20 <HAL_RCC_OscConfig+0x4f8>)
 8001b16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b18:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8001b1a:	69bb      	ldr	r3, [r7, #24]
 8001b1c:	2b08      	cmp	r3, #8
 8001b1e:	d007      	beq.n	8001b30 <HAL_RCC_OscConfig+0x308>
 8001b20:	69bb      	ldr	r3, [r7, #24]
 8001b22:	2b18      	cmp	r3, #24
 8001b24:	d13a      	bne.n	8001b9c <HAL_RCC_OscConfig+0x374>
 8001b26:	697b      	ldr	r3, [r7, #20]
 8001b28:	f003 0303 	and.w	r3, r3, #3
 8001b2c:	2b01      	cmp	r3, #1
 8001b2e:	d135      	bne.n	8001b9c <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001b30:	4b7b      	ldr	r3, [pc, #492]	@ (8001d20 <HAL_RCC_OscConfig+0x4f8>)
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d005      	beq.n	8001b48 <HAL_RCC_OscConfig+0x320>
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	69db      	ldr	r3, [r3, #28]
 8001b40:	2b80      	cmp	r3, #128	@ 0x80
 8001b42:	d001      	beq.n	8001b48 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8001b44:	2301      	movs	r3, #1
 8001b46:	e2c1      	b.n	80020cc <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001b48:	f7ff fb46 	bl	80011d8 <HAL_GetREVID>
 8001b4c:	4603      	mov	r3, r0
 8001b4e:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001b52:	4293      	cmp	r3, r2
 8001b54:	d817      	bhi.n	8001b86 <HAL_RCC_OscConfig+0x35e>
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	6a1b      	ldr	r3, [r3, #32]
 8001b5a:	2b20      	cmp	r3, #32
 8001b5c:	d108      	bne.n	8001b70 <HAL_RCC_OscConfig+0x348>
 8001b5e:	4b70      	ldr	r3, [pc, #448]	@ (8001d20 <HAL_RCC_OscConfig+0x4f8>)
 8001b60:	685b      	ldr	r3, [r3, #4]
 8001b62:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8001b66:	4a6e      	ldr	r2, [pc, #440]	@ (8001d20 <HAL_RCC_OscConfig+0x4f8>)
 8001b68:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8001b6c:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001b6e:	e075      	b.n	8001c5c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001b70:	4b6b      	ldr	r3, [pc, #428]	@ (8001d20 <HAL_RCC_OscConfig+0x4f8>)
 8001b72:	685b      	ldr	r3, [r3, #4]
 8001b74:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	6a1b      	ldr	r3, [r3, #32]
 8001b7c:	069b      	lsls	r3, r3, #26
 8001b7e:	4968      	ldr	r1, [pc, #416]	@ (8001d20 <HAL_RCC_OscConfig+0x4f8>)
 8001b80:	4313      	orrs	r3, r2
 8001b82:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001b84:	e06a      	b.n	8001c5c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001b86:	4b66      	ldr	r3, [pc, #408]	@ (8001d20 <HAL_RCC_OscConfig+0x4f8>)
 8001b88:	68db      	ldr	r3, [r3, #12]
 8001b8a:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	6a1b      	ldr	r3, [r3, #32]
 8001b92:	061b      	lsls	r3, r3, #24
 8001b94:	4962      	ldr	r1, [pc, #392]	@ (8001d20 <HAL_RCC_OscConfig+0x4f8>)
 8001b96:	4313      	orrs	r3, r2
 8001b98:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001b9a:	e05f      	b.n	8001c5c <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	69db      	ldr	r3, [r3, #28]
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d042      	beq.n	8001c2a <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8001ba4:	4b5e      	ldr	r3, [pc, #376]	@ (8001d20 <HAL_RCC_OscConfig+0x4f8>)
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	4a5d      	ldr	r2, [pc, #372]	@ (8001d20 <HAL_RCC_OscConfig+0x4f8>)
 8001baa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001bae:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bb0:	f7ff fae2 	bl	8001178 <HAL_GetTick>
 8001bb4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001bb6:	e008      	b.n	8001bca <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8001bb8:	f7ff fade 	bl	8001178 <HAL_GetTick>
 8001bbc:	4602      	mov	r2, r0
 8001bbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bc0:	1ad3      	subs	r3, r2, r3
 8001bc2:	2b02      	cmp	r3, #2
 8001bc4:	d901      	bls.n	8001bca <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8001bc6:	2303      	movs	r3, #3
 8001bc8:	e280      	b.n	80020cc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001bca:	4b55      	ldr	r3, [pc, #340]	@ (8001d20 <HAL_RCC_OscConfig+0x4f8>)
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d0f0      	beq.n	8001bb8 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001bd6:	f7ff faff 	bl	80011d8 <HAL_GetREVID>
 8001bda:	4603      	mov	r3, r0
 8001bdc:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001be0:	4293      	cmp	r3, r2
 8001be2:	d817      	bhi.n	8001c14 <HAL_RCC_OscConfig+0x3ec>
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	6a1b      	ldr	r3, [r3, #32]
 8001be8:	2b20      	cmp	r3, #32
 8001bea:	d108      	bne.n	8001bfe <HAL_RCC_OscConfig+0x3d6>
 8001bec:	4b4c      	ldr	r3, [pc, #304]	@ (8001d20 <HAL_RCC_OscConfig+0x4f8>)
 8001bee:	685b      	ldr	r3, [r3, #4]
 8001bf0:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8001bf4:	4a4a      	ldr	r2, [pc, #296]	@ (8001d20 <HAL_RCC_OscConfig+0x4f8>)
 8001bf6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8001bfa:	6053      	str	r3, [r2, #4]
 8001bfc:	e02e      	b.n	8001c5c <HAL_RCC_OscConfig+0x434>
 8001bfe:	4b48      	ldr	r3, [pc, #288]	@ (8001d20 <HAL_RCC_OscConfig+0x4f8>)
 8001c00:	685b      	ldr	r3, [r3, #4]
 8001c02:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	6a1b      	ldr	r3, [r3, #32]
 8001c0a:	069b      	lsls	r3, r3, #26
 8001c0c:	4944      	ldr	r1, [pc, #272]	@ (8001d20 <HAL_RCC_OscConfig+0x4f8>)
 8001c0e:	4313      	orrs	r3, r2
 8001c10:	604b      	str	r3, [r1, #4]
 8001c12:	e023      	b.n	8001c5c <HAL_RCC_OscConfig+0x434>
 8001c14:	4b42      	ldr	r3, [pc, #264]	@ (8001d20 <HAL_RCC_OscConfig+0x4f8>)
 8001c16:	68db      	ldr	r3, [r3, #12]
 8001c18:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	6a1b      	ldr	r3, [r3, #32]
 8001c20:	061b      	lsls	r3, r3, #24
 8001c22:	493f      	ldr	r1, [pc, #252]	@ (8001d20 <HAL_RCC_OscConfig+0x4f8>)
 8001c24:	4313      	orrs	r3, r2
 8001c26:	60cb      	str	r3, [r1, #12]
 8001c28:	e018      	b.n	8001c5c <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8001c2a:	4b3d      	ldr	r3, [pc, #244]	@ (8001d20 <HAL_RCC_OscConfig+0x4f8>)
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	4a3c      	ldr	r2, [pc, #240]	@ (8001d20 <HAL_RCC_OscConfig+0x4f8>)
 8001c30:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001c34:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c36:	f7ff fa9f 	bl	8001178 <HAL_GetTick>
 8001c3a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001c3c:	e008      	b.n	8001c50 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8001c3e:	f7ff fa9b 	bl	8001178 <HAL_GetTick>
 8001c42:	4602      	mov	r2, r0
 8001c44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c46:	1ad3      	subs	r3, r2, r3
 8001c48:	2b02      	cmp	r3, #2
 8001c4a:	d901      	bls.n	8001c50 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001c4c:	2303      	movs	r3, #3
 8001c4e:	e23d      	b.n	80020cc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001c50:	4b33      	ldr	r3, [pc, #204]	@ (8001d20 <HAL_RCC_OscConfig+0x4f8>)
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d1f0      	bne.n	8001c3e <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	f003 0308 	and.w	r3, r3, #8
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d036      	beq.n	8001cd6 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	695b      	ldr	r3, [r3, #20]
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d019      	beq.n	8001ca4 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001c70:	4b2b      	ldr	r3, [pc, #172]	@ (8001d20 <HAL_RCC_OscConfig+0x4f8>)
 8001c72:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001c74:	4a2a      	ldr	r2, [pc, #168]	@ (8001d20 <HAL_RCC_OscConfig+0x4f8>)
 8001c76:	f043 0301 	orr.w	r3, r3, #1
 8001c7a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c7c:	f7ff fa7c 	bl	8001178 <HAL_GetTick>
 8001c80:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001c82:	e008      	b.n	8001c96 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c84:	f7ff fa78 	bl	8001178 <HAL_GetTick>
 8001c88:	4602      	mov	r2, r0
 8001c8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c8c:	1ad3      	subs	r3, r2, r3
 8001c8e:	2b02      	cmp	r3, #2
 8001c90:	d901      	bls.n	8001c96 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8001c92:	2303      	movs	r3, #3
 8001c94:	e21a      	b.n	80020cc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001c96:	4b22      	ldr	r3, [pc, #136]	@ (8001d20 <HAL_RCC_OscConfig+0x4f8>)
 8001c98:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001c9a:	f003 0302 	and.w	r3, r3, #2
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d0f0      	beq.n	8001c84 <HAL_RCC_OscConfig+0x45c>
 8001ca2:	e018      	b.n	8001cd6 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001ca4:	4b1e      	ldr	r3, [pc, #120]	@ (8001d20 <HAL_RCC_OscConfig+0x4f8>)
 8001ca6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001ca8:	4a1d      	ldr	r2, [pc, #116]	@ (8001d20 <HAL_RCC_OscConfig+0x4f8>)
 8001caa:	f023 0301 	bic.w	r3, r3, #1
 8001cae:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001cb0:	f7ff fa62 	bl	8001178 <HAL_GetTick>
 8001cb4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001cb6:	e008      	b.n	8001cca <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001cb8:	f7ff fa5e 	bl	8001178 <HAL_GetTick>
 8001cbc:	4602      	mov	r2, r0
 8001cbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cc0:	1ad3      	subs	r3, r2, r3
 8001cc2:	2b02      	cmp	r3, #2
 8001cc4:	d901      	bls.n	8001cca <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8001cc6:	2303      	movs	r3, #3
 8001cc8:	e200      	b.n	80020cc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001cca:	4b15      	ldr	r3, [pc, #84]	@ (8001d20 <HAL_RCC_OscConfig+0x4f8>)
 8001ccc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001cce:	f003 0302 	and.w	r3, r3, #2
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d1f0      	bne.n	8001cb8 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	f003 0320 	and.w	r3, r3, #32
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d039      	beq.n	8001d56 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	699b      	ldr	r3, [r3, #24]
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d01c      	beq.n	8001d24 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001cea:	4b0d      	ldr	r3, [pc, #52]	@ (8001d20 <HAL_RCC_OscConfig+0x4f8>)
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	4a0c      	ldr	r2, [pc, #48]	@ (8001d20 <HAL_RCC_OscConfig+0x4f8>)
 8001cf0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001cf4:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001cf6:	f7ff fa3f 	bl	8001178 <HAL_GetTick>
 8001cfa:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001cfc:	e008      	b.n	8001d10 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001cfe:	f7ff fa3b 	bl	8001178 <HAL_GetTick>
 8001d02:	4602      	mov	r2, r0
 8001d04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d06:	1ad3      	subs	r3, r2, r3
 8001d08:	2b02      	cmp	r3, #2
 8001d0a:	d901      	bls.n	8001d10 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8001d0c:	2303      	movs	r3, #3
 8001d0e:	e1dd      	b.n	80020cc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001d10:	4b03      	ldr	r3, [pc, #12]	@ (8001d20 <HAL_RCC_OscConfig+0x4f8>)
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d0f0      	beq.n	8001cfe <HAL_RCC_OscConfig+0x4d6>
 8001d1c:	e01b      	b.n	8001d56 <HAL_RCC_OscConfig+0x52e>
 8001d1e:	bf00      	nop
 8001d20:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001d24:	4b9b      	ldr	r3, [pc, #620]	@ (8001f94 <HAL_RCC_OscConfig+0x76c>)
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	4a9a      	ldr	r2, [pc, #616]	@ (8001f94 <HAL_RCC_OscConfig+0x76c>)
 8001d2a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001d2e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001d30:	f7ff fa22 	bl	8001178 <HAL_GetTick>
 8001d34:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001d36:	e008      	b.n	8001d4a <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001d38:	f7ff fa1e 	bl	8001178 <HAL_GetTick>
 8001d3c:	4602      	mov	r2, r0
 8001d3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d40:	1ad3      	subs	r3, r2, r3
 8001d42:	2b02      	cmp	r3, #2
 8001d44:	d901      	bls.n	8001d4a <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8001d46:	2303      	movs	r3, #3
 8001d48:	e1c0      	b.n	80020cc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001d4a:	4b92      	ldr	r3, [pc, #584]	@ (8001f94 <HAL_RCC_OscConfig+0x76c>)
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d1f0      	bne.n	8001d38 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	f003 0304 	and.w	r3, r3, #4
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	f000 8081 	beq.w	8001e66 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8001d64:	4b8c      	ldr	r3, [pc, #560]	@ (8001f98 <HAL_RCC_OscConfig+0x770>)
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	4a8b      	ldr	r2, [pc, #556]	@ (8001f98 <HAL_RCC_OscConfig+0x770>)
 8001d6a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d6e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001d70:	f7ff fa02 	bl	8001178 <HAL_GetTick>
 8001d74:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001d76:	e008      	b.n	8001d8a <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d78:	f7ff f9fe 	bl	8001178 <HAL_GetTick>
 8001d7c:	4602      	mov	r2, r0
 8001d7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d80:	1ad3      	subs	r3, r2, r3
 8001d82:	2b64      	cmp	r3, #100	@ 0x64
 8001d84:	d901      	bls.n	8001d8a <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8001d86:	2303      	movs	r3, #3
 8001d88:	e1a0      	b.n	80020cc <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001d8a:	4b83      	ldr	r3, [pc, #524]	@ (8001f98 <HAL_RCC_OscConfig+0x770>)
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d0f0      	beq.n	8001d78 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	689b      	ldr	r3, [r3, #8]
 8001d9a:	2b01      	cmp	r3, #1
 8001d9c:	d106      	bne.n	8001dac <HAL_RCC_OscConfig+0x584>
 8001d9e:	4b7d      	ldr	r3, [pc, #500]	@ (8001f94 <HAL_RCC_OscConfig+0x76c>)
 8001da0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001da2:	4a7c      	ldr	r2, [pc, #496]	@ (8001f94 <HAL_RCC_OscConfig+0x76c>)
 8001da4:	f043 0301 	orr.w	r3, r3, #1
 8001da8:	6713      	str	r3, [r2, #112]	@ 0x70
 8001daa:	e02d      	b.n	8001e08 <HAL_RCC_OscConfig+0x5e0>
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	689b      	ldr	r3, [r3, #8]
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d10c      	bne.n	8001dce <HAL_RCC_OscConfig+0x5a6>
 8001db4:	4b77      	ldr	r3, [pc, #476]	@ (8001f94 <HAL_RCC_OscConfig+0x76c>)
 8001db6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001db8:	4a76      	ldr	r2, [pc, #472]	@ (8001f94 <HAL_RCC_OscConfig+0x76c>)
 8001dba:	f023 0301 	bic.w	r3, r3, #1
 8001dbe:	6713      	str	r3, [r2, #112]	@ 0x70
 8001dc0:	4b74      	ldr	r3, [pc, #464]	@ (8001f94 <HAL_RCC_OscConfig+0x76c>)
 8001dc2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001dc4:	4a73      	ldr	r2, [pc, #460]	@ (8001f94 <HAL_RCC_OscConfig+0x76c>)
 8001dc6:	f023 0304 	bic.w	r3, r3, #4
 8001dca:	6713      	str	r3, [r2, #112]	@ 0x70
 8001dcc:	e01c      	b.n	8001e08 <HAL_RCC_OscConfig+0x5e0>
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	689b      	ldr	r3, [r3, #8]
 8001dd2:	2b05      	cmp	r3, #5
 8001dd4:	d10c      	bne.n	8001df0 <HAL_RCC_OscConfig+0x5c8>
 8001dd6:	4b6f      	ldr	r3, [pc, #444]	@ (8001f94 <HAL_RCC_OscConfig+0x76c>)
 8001dd8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001dda:	4a6e      	ldr	r2, [pc, #440]	@ (8001f94 <HAL_RCC_OscConfig+0x76c>)
 8001ddc:	f043 0304 	orr.w	r3, r3, #4
 8001de0:	6713      	str	r3, [r2, #112]	@ 0x70
 8001de2:	4b6c      	ldr	r3, [pc, #432]	@ (8001f94 <HAL_RCC_OscConfig+0x76c>)
 8001de4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001de6:	4a6b      	ldr	r2, [pc, #428]	@ (8001f94 <HAL_RCC_OscConfig+0x76c>)
 8001de8:	f043 0301 	orr.w	r3, r3, #1
 8001dec:	6713      	str	r3, [r2, #112]	@ 0x70
 8001dee:	e00b      	b.n	8001e08 <HAL_RCC_OscConfig+0x5e0>
 8001df0:	4b68      	ldr	r3, [pc, #416]	@ (8001f94 <HAL_RCC_OscConfig+0x76c>)
 8001df2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001df4:	4a67      	ldr	r2, [pc, #412]	@ (8001f94 <HAL_RCC_OscConfig+0x76c>)
 8001df6:	f023 0301 	bic.w	r3, r3, #1
 8001dfa:	6713      	str	r3, [r2, #112]	@ 0x70
 8001dfc:	4b65      	ldr	r3, [pc, #404]	@ (8001f94 <HAL_RCC_OscConfig+0x76c>)
 8001dfe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e00:	4a64      	ldr	r2, [pc, #400]	@ (8001f94 <HAL_RCC_OscConfig+0x76c>)
 8001e02:	f023 0304 	bic.w	r3, r3, #4
 8001e06:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	689b      	ldr	r3, [r3, #8]
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d015      	beq.n	8001e3c <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e10:	f7ff f9b2 	bl	8001178 <HAL_GetTick>
 8001e14:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001e16:	e00a      	b.n	8001e2e <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e18:	f7ff f9ae 	bl	8001178 <HAL_GetTick>
 8001e1c:	4602      	mov	r2, r0
 8001e1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e20:	1ad3      	subs	r3, r2, r3
 8001e22:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e26:	4293      	cmp	r3, r2
 8001e28:	d901      	bls.n	8001e2e <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8001e2a:	2303      	movs	r3, #3
 8001e2c:	e14e      	b.n	80020cc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001e2e:	4b59      	ldr	r3, [pc, #356]	@ (8001f94 <HAL_RCC_OscConfig+0x76c>)
 8001e30:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e32:	f003 0302 	and.w	r3, r3, #2
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d0ee      	beq.n	8001e18 <HAL_RCC_OscConfig+0x5f0>
 8001e3a:	e014      	b.n	8001e66 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e3c:	f7ff f99c 	bl	8001178 <HAL_GetTick>
 8001e40:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001e42:	e00a      	b.n	8001e5a <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e44:	f7ff f998 	bl	8001178 <HAL_GetTick>
 8001e48:	4602      	mov	r2, r0
 8001e4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e4c:	1ad3      	subs	r3, r2, r3
 8001e4e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e52:	4293      	cmp	r3, r2
 8001e54:	d901      	bls.n	8001e5a <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8001e56:	2303      	movs	r3, #3
 8001e58:	e138      	b.n	80020cc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001e5a:	4b4e      	ldr	r3, [pc, #312]	@ (8001f94 <HAL_RCC_OscConfig+0x76c>)
 8001e5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e5e:	f003 0302 	and.w	r3, r3, #2
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d1ee      	bne.n	8001e44 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	f000 812d 	beq.w	80020ca <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8001e70:	4b48      	ldr	r3, [pc, #288]	@ (8001f94 <HAL_RCC_OscConfig+0x76c>)
 8001e72:	691b      	ldr	r3, [r3, #16]
 8001e74:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001e78:	2b18      	cmp	r3, #24
 8001e7a:	f000 80bd 	beq.w	8001ff8 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e82:	2b02      	cmp	r3, #2
 8001e84:	f040 809e 	bne.w	8001fc4 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e88:	4b42      	ldr	r3, [pc, #264]	@ (8001f94 <HAL_RCC_OscConfig+0x76c>)
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	4a41      	ldr	r2, [pc, #260]	@ (8001f94 <HAL_RCC_OscConfig+0x76c>)
 8001e8e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001e92:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e94:	f7ff f970 	bl	8001178 <HAL_GetTick>
 8001e98:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001e9a:	e008      	b.n	8001eae <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e9c:	f7ff f96c 	bl	8001178 <HAL_GetTick>
 8001ea0:	4602      	mov	r2, r0
 8001ea2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ea4:	1ad3      	subs	r3, r2, r3
 8001ea6:	2b02      	cmp	r3, #2
 8001ea8:	d901      	bls.n	8001eae <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8001eaa:	2303      	movs	r3, #3
 8001eac:	e10e      	b.n	80020cc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001eae:	4b39      	ldr	r3, [pc, #228]	@ (8001f94 <HAL_RCC_OscConfig+0x76c>)
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d1f0      	bne.n	8001e9c <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001eba:	4b36      	ldr	r3, [pc, #216]	@ (8001f94 <HAL_RCC_OscConfig+0x76c>)
 8001ebc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001ebe:	4b37      	ldr	r3, [pc, #220]	@ (8001f9c <HAL_RCC_OscConfig+0x774>)
 8001ec0:	4013      	ands	r3, r2
 8001ec2:	687a      	ldr	r2, [r7, #4]
 8001ec4:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8001ec6:	687a      	ldr	r2, [r7, #4]
 8001ec8:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8001eca:	0112      	lsls	r2, r2, #4
 8001ecc:	430a      	orrs	r2, r1
 8001ece:	4931      	ldr	r1, [pc, #196]	@ (8001f94 <HAL_RCC_OscConfig+0x76c>)
 8001ed0:	4313      	orrs	r3, r2
 8001ed2:	628b      	str	r3, [r1, #40]	@ 0x28
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ed8:	3b01      	subs	r3, #1
 8001eda:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001ee2:	3b01      	subs	r3, #1
 8001ee4:	025b      	lsls	r3, r3, #9
 8001ee6:	b29b      	uxth	r3, r3
 8001ee8:	431a      	orrs	r2, r3
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001eee:	3b01      	subs	r3, #1
 8001ef0:	041b      	lsls	r3, r3, #16
 8001ef2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8001ef6:	431a      	orrs	r2, r3
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001efc:	3b01      	subs	r3, #1
 8001efe:	061b      	lsls	r3, r3, #24
 8001f00:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8001f04:	4923      	ldr	r1, [pc, #140]	@ (8001f94 <HAL_RCC_OscConfig+0x76c>)
 8001f06:	4313      	orrs	r3, r2
 8001f08:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8001f0a:	4b22      	ldr	r3, [pc, #136]	@ (8001f94 <HAL_RCC_OscConfig+0x76c>)
 8001f0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f0e:	4a21      	ldr	r2, [pc, #132]	@ (8001f94 <HAL_RCC_OscConfig+0x76c>)
 8001f10:	f023 0301 	bic.w	r3, r3, #1
 8001f14:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8001f16:	4b1f      	ldr	r3, [pc, #124]	@ (8001f94 <HAL_RCC_OscConfig+0x76c>)
 8001f18:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001f1a:	4b21      	ldr	r3, [pc, #132]	@ (8001fa0 <HAL_RCC_OscConfig+0x778>)
 8001f1c:	4013      	ands	r3, r2
 8001f1e:	687a      	ldr	r2, [r7, #4]
 8001f20:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001f22:	00d2      	lsls	r2, r2, #3
 8001f24:	491b      	ldr	r1, [pc, #108]	@ (8001f94 <HAL_RCC_OscConfig+0x76c>)
 8001f26:	4313      	orrs	r3, r2
 8001f28:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8001f2a:	4b1a      	ldr	r3, [pc, #104]	@ (8001f94 <HAL_RCC_OscConfig+0x76c>)
 8001f2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f2e:	f023 020c 	bic.w	r2, r3, #12
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f36:	4917      	ldr	r1, [pc, #92]	@ (8001f94 <HAL_RCC_OscConfig+0x76c>)
 8001f38:	4313      	orrs	r3, r2
 8001f3a:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8001f3c:	4b15      	ldr	r3, [pc, #84]	@ (8001f94 <HAL_RCC_OscConfig+0x76c>)
 8001f3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f40:	f023 0202 	bic.w	r2, r3, #2
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f48:	4912      	ldr	r1, [pc, #72]	@ (8001f94 <HAL_RCC_OscConfig+0x76c>)
 8001f4a:	4313      	orrs	r3, r2
 8001f4c:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8001f4e:	4b11      	ldr	r3, [pc, #68]	@ (8001f94 <HAL_RCC_OscConfig+0x76c>)
 8001f50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f52:	4a10      	ldr	r2, [pc, #64]	@ (8001f94 <HAL_RCC_OscConfig+0x76c>)
 8001f54:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f58:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001f5a:	4b0e      	ldr	r3, [pc, #56]	@ (8001f94 <HAL_RCC_OscConfig+0x76c>)
 8001f5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f5e:	4a0d      	ldr	r2, [pc, #52]	@ (8001f94 <HAL_RCC_OscConfig+0x76c>)
 8001f60:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001f64:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8001f66:	4b0b      	ldr	r3, [pc, #44]	@ (8001f94 <HAL_RCC_OscConfig+0x76c>)
 8001f68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f6a:	4a0a      	ldr	r2, [pc, #40]	@ (8001f94 <HAL_RCC_OscConfig+0x76c>)
 8001f6c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001f70:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8001f72:	4b08      	ldr	r3, [pc, #32]	@ (8001f94 <HAL_RCC_OscConfig+0x76c>)
 8001f74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f76:	4a07      	ldr	r2, [pc, #28]	@ (8001f94 <HAL_RCC_OscConfig+0x76c>)
 8001f78:	f043 0301 	orr.w	r3, r3, #1
 8001f7c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f7e:	4b05      	ldr	r3, [pc, #20]	@ (8001f94 <HAL_RCC_OscConfig+0x76c>)
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	4a04      	ldr	r2, [pc, #16]	@ (8001f94 <HAL_RCC_OscConfig+0x76c>)
 8001f84:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001f88:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f8a:	f7ff f8f5 	bl	8001178 <HAL_GetTick>
 8001f8e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001f90:	e011      	b.n	8001fb6 <HAL_RCC_OscConfig+0x78e>
 8001f92:	bf00      	nop
 8001f94:	58024400 	.word	0x58024400
 8001f98:	58024800 	.word	0x58024800
 8001f9c:	fffffc0c 	.word	0xfffffc0c
 8001fa0:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001fa4:	f7ff f8e8 	bl	8001178 <HAL_GetTick>
 8001fa8:	4602      	mov	r2, r0
 8001faa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fac:	1ad3      	subs	r3, r2, r3
 8001fae:	2b02      	cmp	r3, #2
 8001fb0:	d901      	bls.n	8001fb6 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8001fb2:	2303      	movs	r3, #3
 8001fb4:	e08a      	b.n	80020cc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001fb6:	4b47      	ldr	r3, [pc, #284]	@ (80020d4 <HAL_RCC_OscConfig+0x8ac>)
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d0f0      	beq.n	8001fa4 <HAL_RCC_OscConfig+0x77c>
 8001fc2:	e082      	b.n	80020ca <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001fc4:	4b43      	ldr	r3, [pc, #268]	@ (80020d4 <HAL_RCC_OscConfig+0x8ac>)
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	4a42      	ldr	r2, [pc, #264]	@ (80020d4 <HAL_RCC_OscConfig+0x8ac>)
 8001fca:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001fce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fd0:	f7ff f8d2 	bl	8001178 <HAL_GetTick>
 8001fd4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001fd6:	e008      	b.n	8001fea <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001fd8:	f7ff f8ce 	bl	8001178 <HAL_GetTick>
 8001fdc:	4602      	mov	r2, r0
 8001fde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fe0:	1ad3      	subs	r3, r2, r3
 8001fe2:	2b02      	cmp	r3, #2
 8001fe4:	d901      	bls.n	8001fea <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8001fe6:	2303      	movs	r3, #3
 8001fe8:	e070      	b.n	80020cc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001fea:	4b3a      	ldr	r3, [pc, #232]	@ (80020d4 <HAL_RCC_OscConfig+0x8ac>)
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d1f0      	bne.n	8001fd8 <HAL_RCC_OscConfig+0x7b0>
 8001ff6:	e068      	b.n	80020ca <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8001ff8:	4b36      	ldr	r3, [pc, #216]	@ (80020d4 <HAL_RCC_OscConfig+0x8ac>)
 8001ffa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ffc:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8001ffe:	4b35      	ldr	r3, [pc, #212]	@ (80020d4 <HAL_RCC_OscConfig+0x8ac>)
 8002000:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002002:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002008:	2b01      	cmp	r3, #1
 800200a:	d031      	beq.n	8002070 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800200c:	693b      	ldr	r3, [r7, #16]
 800200e:	f003 0203 	and.w	r2, r3, #3
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002016:	429a      	cmp	r2, r3
 8002018:	d12a      	bne.n	8002070 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800201a:	693b      	ldr	r3, [r7, #16]
 800201c:	091b      	lsrs	r3, r3, #4
 800201e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002026:	429a      	cmp	r2, r3
 8002028:	d122      	bne.n	8002070 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002034:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002036:	429a      	cmp	r2, r3
 8002038:	d11a      	bne.n	8002070 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	0a5b      	lsrs	r3, r3, #9
 800203e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002046:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002048:	429a      	cmp	r2, r3
 800204a:	d111      	bne.n	8002070 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	0c1b      	lsrs	r3, r3, #16
 8002050:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002058:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800205a:	429a      	cmp	r2, r3
 800205c:	d108      	bne.n	8002070 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	0e1b      	lsrs	r3, r3, #24
 8002062:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800206a:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800206c:	429a      	cmp	r2, r3
 800206e:	d001      	beq.n	8002074 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8002070:	2301      	movs	r3, #1
 8002072:	e02b      	b.n	80020cc <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8002074:	4b17      	ldr	r3, [pc, #92]	@ (80020d4 <HAL_RCC_OscConfig+0x8ac>)
 8002076:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002078:	08db      	lsrs	r3, r3, #3
 800207a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800207e:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002084:	693a      	ldr	r2, [r7, #16]
 8002086:	429a      	cmp	r2, r3
 8002088:	d01f      	beq.n	80020ca <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800208a:	4b12      	ldr	r3, [pc, #72]	@ (80020d4 <HAL_RCC_OscConfig+0x8ac>)
 800208c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800208e:	4a11      	ldr	r2, [pc, #68]	@ (80020d4 <HAL_RCC_OscConfig+0x8ac>)
 8002090:	f023 0301 	bic.w	r3, r3, #1
 8002094:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002096:	f7ff f86f 	bl	8001178 <HAL_GetTick>
 800209a:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800209c:	bf00      	nop
 800209e:	f7ff f86b 	bl	8001178 <HAL_GetTick>
 80020a2:	4602      	mov	r2, r0
 80020a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020a6:	4293      	cmp	r3, r2
 80020a8:	d0f9      	beq.n	800209e <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80020aa:	4b0a      	ldr	r3, [pc, #40]	@ (80020d4 <HAL_RCC_OscConfig+0x8ac>)
 80020ac:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80020ae:	4b0a      	ldr	r3, [pc, #40]	@ (80020d8 <HAL_RCC_OscConfig+0x8b0>)
 80020b0:	4013      	ands	r3, r2
 80020b2:	687a      	ldr	r2, [r7, #4]
 80020b4:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80020b6:	00d2      	lsls	r2, r2, #3
 80020b8:	4906      	ldr	r1, [pc, #24]	@ (80020d4 <HAL_RCC_OscConfig+0x8ac>)
 80020ba:	4313      	orrs	r3, r2
 80020bc:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80020be:	4b05      	ldr	r3, [pc, #20]	@ (80020d4 <HAL_RCC_OscConfig+0x8ac>)
 80020c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020c2:	4a04      	ldr	r2, [pc, #16]	@ (80020d4 <HAL_RCC_OscConfig+0x8ac>)
 80020c4:	f043 0301 	orr.w	r3, r3, #1
 80020c8:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80020ca:	2300      	movs	r3, #0
}
 80020cc:	4618      	mov	r0, r3
 80020ce:	3730      	adds	r7, #48	@ 0x30
 80020d0:	46bd      	mov	sp, r7
 80020d2:	bd80      	pop	{r7, pc}
 80020d4:	58024400 	.word	0x58024400
 80020d8:	ffff0007 	.word	0xffff0007

080020dc <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	b086      	sub	sp, #24
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
 80020e4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d101      	bne.n	80020f0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80020ec:	2301      	movs	r3, #1
 80020ee:	e19c      	b.n	800242a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80020f0:	4b8a      	ldr	r3, [pc, #552]	@ (800231c <HAL_RCC_ClockConfig+0x240>)
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	f003 030f 	and.w	r3, r3, #15
 80020f8:	683a      	ldr	r2, [r7, #0]
 80020fa:	429a      	cmp	r2, r3
 80020fc:	d910      	bls.n	8002120 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80020fe:	4b87      	ldr	r3, [pc, #540]	@ (800231c <HAL_RCC_ClockConfig+0x240>)
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	f023 020f 	bic.w	r2, r3, #15
 8002106:	4985      	ldr	r1, [pc, #532]	@ (800231c <HAL_RCC_ClockConfig+0x240>)
 8002108:	683b      	ldr	r3, [r7, #0]
 800210a:	4313      	orrs	r3, r2
 800210c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800210e:	4b83      	ldr	r3, [pc, #524]	@ (800231c <HAL_RCC_ClockConfig+0x240>)
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	f003 030f 	and.w	r3, r3, #15
 8002116:	683a      	ldr	r2, [r7, #0]
 8002118:	429a      	cmp	r2, r3
 800211a:	d001      	beq.n	8002120 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800211c:	2301      	movs	r3, #1
 800211e:	e184      	b.n	800242a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	f003 0304 	and.w	r3, r3, #4
 8002128:	2b00      	cmp	r3, #0
 800212a:	d010      	beq.n	800214e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	691a      	ldr	r2, [r3, #16]
 8002130:	4b7b      	ldr	r3, [pc, #492]	@ (8002320 <HAL_RCC_ClockConfig+0x244>)
 8002132:	699b      	ldr	r3, [r3, #24]
 8002134:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002138:	429a      	cmp	r2, r3
 800213a:	d908      	bls.n	800214e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800213c:	4b78      	ldr	r3, [pc, #480]	@ (8002320 <HAL_RCC_ClockConfig+0x244>)
 800213e:	699b      	ldr	r3, [r3, #24]
 8002140:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	691b      	ldr	r3, [r3, #16]
 8002148:	4975      	ldr	r1, [pc, #468]	@ (8002320 <HAL_RCC_ClockConfig+0x244>)
 800214a:	4313      	orrs	r3, r2
 800214c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	f003 0308 	and.w	r3, r3, #8
 8002156:	2b00      	cmp	r3, #0
 8002158:	d010      	beq.n	800217c <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	695a      	ldr	r2, [r3, #20]
 800215e:	4b70      	ldr	r3, [pc, #448]	@ (8002320 <HAL_RCC_ClockConfig+0x244>)
 8002160:	69db      	ldr	r3, [r3, #28]
 8002162:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002166:	429a      	cmp	r2, r3
 8002168:	d908      	bls.n	800217c <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800216a:	4b6d      	ldr	r3, [pc, #436]	@ (8002320 <HAL_RCC_ClockConfig+0x244>)
 800216c:	69db      	ldr	r3, [r3, #28]
 800216e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	695b      	ldr	r3, [r3, #20]
 8002176:	496a      	ldr	r1, [pc, #424]	@ (8002320 <HAL_RCC_ClockConfig+0x244>)
 8002178:	4313      	orrs	r3, r2
 800217a:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	f003 0310 	and.w	r3, r3, #16
 8002184:	2b00      	cmp	r3, #0
 8002186:	d010      	beq.n	80021aa <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	699a      	ldr	r2, [r3, #24]
 800218c:	4b64      	ldr	r3, [pc, #400]	@ (8002320 <HAL_RCC_ClockConfig+0x244>)
 800218e:	69db      	ldr	r3, [r3, #28]
 8002190:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002194:	429a      	cmp	r2, r3
 8002196:	d908      	bls.n	80021aa <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002198:	4b61      	ldr	r3, [pc, #388]	@ (8002320 <HAL_RCC_ClockConfig+0x244>)
 800219a:	69db      	ldr	r3, [r3, #28]
 800219c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	699b      	ldr	r3, [r3, #24]
 80021a4:	495e      	ldr	r1, [pc, #376]	@ (8002320 <HAL_RCC_ClockConfig+0x244>)
 80021a6:	4313      	orrs	r3, r2
 80021a8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	f003 0320 	and.w	r3, r3, #32
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d010      	beq.n	80021d8 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	69da      	ldr	r2, [r3, #28]
 80021ba:	4b59      	ldr	r3, [pc, #356]	@ (8002320 <HAL_RCC_ClockConfig+0x244>)
 80021bc:	6a1b      	ldr	r3, [r3, #32]
 80021be:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80021c2:	429a      	cmp	r2, r3
 80021c4:	d908      	bls.n	80021d8 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80021c6:	4b56      	ldr	r3, [pc, #344]	@ (8002320 <HAL_RCC_ClockConfig+0x244>)
 80021c8:	6a1b      	ldr	r3, [r3, #32]
 80021ca:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	69db      	ldr	r3, [r3, #28]
 80021d2:	4953      	ldr	r1, [pc, #332]	@ (8002320 <HAL_RCC_ClockConfig+0x244>)
 80021d4:	4313      	orrs	r3, r2
 80021d6:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	f003 0302 	and.w	r3, r3, #2
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d010      	beq.n	8002206 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	68da      	ldr	r2, [r3, #12]
 80021e8:	4b4d      	ldr	r3, [pc, #308]	@ (8002320 <HAL_RCC_ClockConfig+0x244>)
 80021ea:	699b      	ldr	r3, [r3, #24]
 80021ec:	f003 030f 	and.w	r3, r3, #15
 80021f0:	429a      	cmp	r2, r3
 80021f2:	d908      	bls.n	8002206 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80021f4:	4b4a      	ldr	r3, [pc, #296]	@ (8002320 <HAL_RCC_ClockConfig+0x244>)
 80021f6:	699b      	ldr	r3, [r3, #24]
 80021f8:	f023 020f 	bic.w	r2, r3, #15
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	68db      	ldr	r3, [r3, #12]
 8002200:	4947      	ldr	r1, [pc, #284]	@ (8002320 <HAL_RCC_ClockConfig+0x244>)
 8002202:	4313      	orrs	r3, r2
 8002204:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	f003 0301 	and.w	r3, r3, #1
 800220e:	2b00      	cmp	r3, #0
 8002210:	d055      	beq.n	80022be <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8002212:	4b43      	ldr	r3, [pc, #268]	@ (8002320 <HAL_RCC_ClockConfig+0x244>)
 8002214:	699b      	ldr	r3, [r3, #24]
 8002216:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	689b      	ldr	r3, [r3, #8]
 800221e:	4940      	ldr	r1, [pc, #256]	@ (8002320 <HAL_RCC_ClockConfig+0x244>)
 8002220:	4313      	orrs	r3, r2
 8002222:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	685b      	ldr	r3, [r3, #4]
 8002228:	2b02      	cmp	r3, #2
 800222a:	d107      	bne.n	800223c <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800222c:	4b3c      	ldr	r3, [pc, #240]	@ (8002320 <HAL_RCC_ClockConfig+0x244>)
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002234:	2b00      	cmp	r3, #0
 8002236:	d121      	bne.n	800227c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002238:	2301      	movs	r3, #1
 800223a:	e0f6      	b.n	800242a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	685b      	ldr	r3, [r3, #4]
 8002240:	2b03      	cmp	r3, #3
 8002242:	d107      	bne.n	8002254 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002244:	4b36      	ldr	r3, [pc, #216]	@ (8002320 <HAL_RCC_ClockConfig+0x244>)
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800224c:	2b00      	cmp	r3, #0
 800224e:	d115      	bne.n	800227c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002250:	2301      	movs	r3, #1
 8002252:	e0ea      	b.n	800242a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	685b      	ldr	r3, [r3, #4]
 8002258:	2b01      	cmp	r3, #1
 800225a:	d107      	bne.n	800226c <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800225c:	4b30      	ldr	r3, [pc, #192]	@ (8002320 <HAL_RCC_ClockConfig+0x244>)
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002264:	2b00      	cmp	r3, #0
 8002266:	d109      	bne.n	800227c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002268:	2301      	movs	r3, #1
 800226a:	e0de      	b.n	800242a <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800226c:	4b2c      	ldr	r3, [pc, #176]	@ (8002320 <HAL_RCC_ClockConfig+0x244>)
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	f003 0304 	and.w	r3, r3, #4
 8002274:	2b00      	cmp	r3, #0
 8002276:	d101      	bne.n	800227c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002278:	2301      	movs	r3, #1
 800227a:	e0d6      	b.n	800242a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800227c:	4b28      	ldr	r3, [pc, #160]	@ (8002320 <HAL_RCC_ClockConfig+0x244>)
 800227e:	691b      	ldr	r3, [r3, #16]
 8002280:	f023 0207 	bic.w	r2, r3, #7
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	685b      	ldr	r3, [r3, #4]
 8002288:	4925      	ldr	r1, [pc, #148]	@ (8002320 <HAL_RCC_ClockConfig+0x244>)
 800228a:	4313      	orrs	r3, r2
 800228c:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800228e:	f7fe ff73 	bl	8001178 <HAL_GetTick>
 8002292:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002294:	e00a      	b.n	80022ac <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002296:	f7fe ff6f 	bl	8001178 <HAL_GetTick>
 800229a:	4602      	mov	r2, r0
 800229c:	697b      	ldr	r3, [r7, #20]
 800229e:	1ad3      	subs	r3, r2, r3
 80022a0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80022a4:	4293      	cmp	r3, r2
 80022a6:	d901      	bls.n	80022ac <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80022a8:	2303      	movs	r3, #3
 80022aa:	e0be      	b.n	800242a <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022ac:	4b1c      	ldr	r3, [pc, #112]	@ (8002320 <HAL_RCC_ClockConfig+0x244>)
 80022ae:	691b      	ldr	r3, [r3, #16]
 80022b0:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	685b      	ldr	r3, [r3, #4]
 80022b8:	00db      	lsls	r3, r3, #3
 80022ba:	429a      	cmp	r2, r3
 80022bc:	d1eb      	bne.n	8002296 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	f003 0302 	and.w	r3, r3, #2
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d010      	beq.n	80022ec <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	68da      	ldr	r2, [r3, #12]
 80022ce:	4b14      	ldr	r3, [pc, #80]	@ (8002320 <HAL_RCC_ClockConfig+0x244>)
 80022d0:	699b      	ldr	r3, [r3, #24]
 80022d2:	f003 030f 	and.w	r3, r3, #15
 80022d6:	429a      	cmp	r2, r3
 80022d8:	d208      	bcs.n	80022ec <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80022da:	4b11      	ldr	r3, [pc, #68]	@ (8002320 <HAL_RCC_ClockConfig+0x244>)
 80022dc:	699b      	ldr	r3, [r3, #24]
 80022de:	f023 020f 	bic.w	r2, r3, #15
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	68db      	ldr	r3, [r3, #12]
 80022e6:	490e      	ldr	r1, [pc, #56]	@ (8002320 <HAL_RCC_ClockConfig+0x244>)
 80022e8:	4313      	orrs	r3, r2
 80022ea:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80022ec:	4b0b      	ldr	r3, [pc, #44]	@ (800231c <HAL_RCC_ClockConfig+0x240>)
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f003 030f 	and.w	r3, r3, #15
 80022f4:	683a      	ldr	r2, [r7, #0]
 80022f6:	429a      	cmp	r2, r3
 80022f8:	d214      	bcs.n	8002324 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022fa:	4b08      	ldr	r3, [pc, #32]	@ (800231c <HAL_RCC_ClockConfig+0x240>)
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	f023 020f 	bic.w	r2, r3, #15
 8002302:	4906      	ldr	r1, [pc, #24]	@ (800231c <HAL_RCC_ClockConfig+0x240>)
 8002304:	683b      	ldr	r3, [r7, #0]
 8002306:	4313      	orrs	r3, r2
 8002308:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800230a:	4b04      	ldr	r3, [pc, #16]	@ (800231c <HAL_RCC_ClockConfig+0x240>)
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	f003 030f 	and.w	r3, r3, #15
 8002312:	683a      	ldr	r2, [r7, #0]
 8002314:	429a      	cmp	r2, r3
 8002316:	d005      	beq.n	8002324 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8002318:	2301      	movs	r3, #1
 800231a:	e086      	b.n	800242a <HAL_RCC_ClockConfig+0x34e>
 800231c:	52002000 	.word	0x52002000
 8002320:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	f003 0304 	and.w	r3, r3, #4
 800232c:	2b00      	cmp	r3, #0
 800232e:	d010      	beq.n	8002352 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	691a      	ldr	r2, [r3, #16]
 8002334:	4b3f      	ldr	r3, [pc, #252]	@ (8002434 <HAL_RCC_ClockConfig+0x358>)
 8002336:	699b      	ldr	r3, [r3, #24]
 8002338:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800233c:	429a      	cmp	r2, r3
 800233e:	d208      	bcs.n	8002352 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002340:	4b3c      	ldr	r3, [pc, #240]	@ (8002434 <HAL_RCC_ClockConfig+0x358>)
 8002342:	699b      	ldr	r3, [r3, #24]
 8002344:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	691b      	ldr	r3, [r3, #16]
 800234c:	4939      	ldr	r1, [pc, #228]	@ (8002434 <HAL_RCC_ClockConfig+0x358>)
 800234e:	4313      	orrs	r3, r2
 8002350:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	f003 0308 	and.w	r3, r3, #8
 800235a:	2b00      	cmp	r3, #0
 800235c:	d010      	beq.n	8002380 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	695a      	ldr	r2, [r3, #20]
 8002362:	4b34      	ldr	r3, [pc, #208]	@ (8002434 <HAL_RCC_ClockConfig+0x358>)
 8002364:	69db      	ldr	r3, [r3, #28]
 8002366:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800236a:	429a      	cmp	r2, r3
 800236c:	d208      	bcs.n	8002380 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800236e:	4b31      	ldr	r3, [pc, #196]	@ (8002434 <HAL_RCC_ClockConfig+0x358>)
 8002370:	69db      	ldr	r3, [r3, #28]
 8002372:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	695b      	ldr	r3, [r3, #20]
 800237a:	492e      	ldr	r1, [pc, #184]	@ (8002434 <HAL_RCC_ClockConfig+0x358>)
 800237c:	4313      	orrs	r3, r2
 800237e:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	f003 0310 	and.w	r3, r3, #16
 8002388:	2b00      	cmp	r3, #0
 800238a:	d010      	beq.n	80023ae <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	699a      	ldr	r2, [r3, #24]
 8002390:	4b28      	ldr	r3, [pc, #160]	@ (8002434 <HAL_RCC_ClockConfig+0x358>)
 8002392:	69db      	ldr	r3, [r3, #28]
 8002394:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002398:	429a      	cmp	r2, r3
 800239a:	d208      	bcs.n	80023ae <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800239c:	4b25      	ldr	r3, [pc, #148]	@ (8002434 <HAL_RCC_ClockConfig+0x358>)
 800239e:	69db      	ldr	r3, [r3, #28]
 80023a0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	699b      	ldr	r3, [r3, #24]
 80023a8:	4922      	ldr	r1, [pc, #136]	@ (8002434 <HAL_RCC_ClockConfig+0x358>)
 80023aa:	4313      	orrs	r3, r2
 80023ac:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	f003 0320 	and.w	r3, r3, #32
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d010      	beq.n	80023dc <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	69da      	ldr	r2, [r3, #28]
 80023be:	4b1d      	ldr	r3, [pc, #116]	@ (8002434 <HAL_RCC_ClockConfig+0x358>)
 80023c0:	6a1b      	ldr	r3, [r3, #32]
 80023c2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80023c6:	429a      	cmp	r2, r3
 80023c8:	d208      	bcs.n	80023dc <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80023ca:	4b1a      	ldr	r3, [pc, #104]	@ (8002434 <HAL_RCC_ClockConfig+0x358>)
 80023cc:	6a1b      	ldr	r3, [r3, #32]
 80023ce:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	69db      	ldr	r3, [r3, #28]
 80023d6:	4917      	ldr	r1, [pc, #92]	@ (8002434 <HAL_RCC_ClockConfig+0x358>)
 80023d8:	4313      	orrs	r3, r2
 80023da:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80023dc:	f000 f834 	bl	8002448 <HAL_RCC_GetSysClockFreq>
 80023e0:	4602      	mov	r2, r0
 80023e2:	4b14      	ldr	r3, [pc, #80]	@ (8002434 <HAL_RCC_ClockConfig+0x358>)
 80023e4:	699b      	ldr	r3, [r3, #24]
 80023e6:	0a1b      	lsrs	r3, r3, #8
 80023e8:	f003 030f 	and.w	r3, r3, #15
 80023ec:	4912      	ldr	r1, [pc, #72]	@ (8002438 <HAL_RCC_ClockConfig+0x35c>)
 80023ee:	5ccb      	ldrb	r3, [r1, r3]
 80023f0:	f003 031f 	and.w	r3, r3, #31
 80023f4:	fa22 f303 	lsr.w	r3, r2, r3
 80023f8:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80023fa:	4b0e      	ldr	r3, [pc, #56]	@ (8002434 <HAL_RCC_ClockConfig+0x358>)
 80023fc:	699b      	ldr	r3, [r3, #24]
 80023fe:	f003 030f 	and.w	r3, r3, #15
 8002402:	4a0d      	ldr	r2, [pc, #52]	@ (8002438 <HAL_RCC_ClockConfig+0x35c>)
 8002404:	5cd3      	ldrb	r3, [r2, r3]
 8002406:	f003 031f 	and.w	r3, r3, #31
 800240a:	693a      	ldr	r2, [r7, #16]
 800240c:	fa22 f303 	lsr.w	r3, r2, r3
 8002410:	4a0a      	ldr	r2, [pc, #40]	@ (800243c <HAL_RCC_ClockConfig+0x360>)
 8002412:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002414:	4a0a      	ldr	r2, [pc, #40]	@ (8002440 <HAL_RCC_ClockConfig+0x364>)
 8002416:	693b      	ldr	r3, [r7, #16]
 8002418:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800241a:	4b0a      	ldr	r3, [pc, #40]	@ (8002444 <HAL_RCC_ClockConfig+0x368>)
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	4618      	mov	r0, r3
 8002420:	f7fe fe60 	bl	80010e4 <HAL_InitTick>
 8002424:	4603      	mov	r3, r0
 8002426:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8002428:	7bfb      	ldrb	r3, [r7, #15]
}
 800242a:	4618      	mov	r0, r3
 800242c:	3718      	adds	r7, #24
 800242e:	46bd      	mov	sp, r7
 8002430:	bd80      	pop	{r7, pc}
 8002432:	bf00      	nop
 8002434:	58024400 	.word	0x58024400
 8002438:	0800636c 	.word	0x0800636c
 800243c:	24000004 	.word	0x24000004
 8002440:	24000000 	.word	0x24000000
 8002444:	24000008 	.word	0x24000008

08002448 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002448:	b480      	push	{r7}
 800244a:	b089      	sub	sp, #36	@ 0x24
 800244c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800244e:	4bb3      	ldr	r3, [pc, #716]	@ (800271c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002450:	691b      	ldr	r3, [r3, #16]
 8002452:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002456:	2b18      	cmp	r3, #24
 8002458:	f200 8155 	bhi.w	8002706 <HAL_RCC_GetSysClockFreq+0x2be>
 800245c:	a201      	add	r2, pc, #4	@ (adr r2, 8002464 <HAL_RCC_GetSysClockFreq+0x1c>)
 800245e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002462:	bf00      	nop
 8002464:	080024c9 	.word	0x080024c9
 8002468:	08002707 	.word	0x08002707
 800246c:	08002707 	.word	0x08002707
 8002470:	08002707 	.word	0x08002707
 8002474:	08002707 	.word	0x08002707
 8002478:	08002707 	.word	0x08002707
 800247c:	08002707 	.word	0x08002707
 8002480:	08002707 	.word	0x08002707
 8002484:	080024ef 	.word	0x080024ef
 8002488:	08002707 	.word	0x08002707
 800248c:	08002707 	.word	0x08002707
 8002490:	08002707 	.word	0x08002707
 8002494:	08002707 	.word	0x08002707
 8002498:	08002707 	.word	0x08002707
 800249c:	08002707 	.word	0x08002707
 80024a0:	08002707 	.word	0x08002707
 80024a4:	080024f5 	.word	0x080024f5
 80024a8:	08002707 	.word	0x08002707
 80024ac:	08002707 	.word	0x08002707
 80024b0:	08002707 	.word	0x08002707
 80024b4:	08002707 	.word	0x08002707
 80024b8:	08002707 	.word	0x08002707
 80024bc:	08002707 	.word	0x08002707
 80024c0:	08002707 	.word	0x08002707
 80024c4:	080024fb 	.word	0x080024fb
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80024c8:	4b94      	ldr	r3, [pc, #592]	@ (800271c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	f003 0320 	and.w	r3, r3, #32
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d009      	beq.n	80024e8 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80024d4:	4b91      	ldr	r3, [pc, #580]	@ (800271c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	08db      	lsrs	r3, r3, #3
 80024da:	f003 0303 	and.w	r3, r3, #3
 80024de:	4a90      	ldr	r2, [pc, #576]	@ (8002720 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80024e0:	fa22 f303 	lsr.w	r3, r2, r3
 80024e4:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 80024e6:	e111      	b.n	800270c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80024e8:	4b8d      	ldr	r3, [pc, #564]	@ (8002720 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80024ea:	61bb      	str	r3, [r7, #24]
      break;
 80024ec:	e10e      	b.n	800270c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 80024ee:	4b8d      	ldr	r3, [pc, #564]	@ (8002724 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80024f0:	61bb      	str	r3, [r7, #24]
      break;
 80024f2:	e10b      	b.n	800270c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 80024f4:	4b8c      	ldr	r3, [pc, #560]	@ (8002728 <HAL_RCC_GetSysClockFreq+0x2e0>)
 80024f6:	61bb      	str	r3, [r7, #24]
      break;
 80024f8:	e108      	b.n	800270c <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80024fa:	4b88      	ldr	r3, [pc, #544]	@ (800271c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80024fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024fe:	f003 0303 	and.w	r3, r3, #3
 8002502:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8002504:	4b85      	ldr	r3, [pc, #532]	@ (800271c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002506:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002508:	091b      	lsrs	r3, r3, #4
 800250a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800250e:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8002510:	4b82      	ldr	r3, [pc, #520]	@ (800271c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002512:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002514:	f003 0301 	and.w	r3, r3, #1
 8002518:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800251a:	4b80      	ldr	r3, [pc, #512]	@ (800271c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800251c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800251e:	08db      	lsrs	r3, r3, #3
 8002520:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002524:	68fa      	ldr	r2, [r7, #12]
 8002526:	fb02 f303 	mul.w	r3, r2, r3
 800252a:	ee07 3a90 	vmov	s15, r3
 800252e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002532:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8002536:	693b      	ldr	r3, [r7, #16]
 8002538:	2b00      	cmp	r3, #0
 800253a:	f000 80e1 	beq.w	8002700 <HAL_RCC_GetSysClockFreq+0x2b8>
 800253e:	697b      	ldr	r3, [r7, #20]
 8002540:	2b02      	cmp	r3, #2
 8002542:	f000 8083 	beq.w	800264c <HAL_RCC_GetSysClockFreq+0x204>
 8002546:	697b      	ldr	r3, [r7, #20]
 8002548:	2b02      	cmp	r3, #2
 800254a:	f200 80a1 	bhi.w	8002690 <HAL_RCC_GetSysClockFreq+0x248>
 800254e:	697b      	ldr	r3, [r7, #20]
 8002550:	2b00      	cmp	r3, #0
 8002552:	d003      	beq.n	800255c <HAL_RCC_GetSysClockFreq+0x114>
 8002554:	697b      	ldr	r3, [r7, #20]
 8002556:	2b01      	cmp	r3, #1
 8002558:	d056      	beq.n	8002608 <HAL_RCC_GetSysClockFreq+0x1c0>
 800255a:	e099      	b.n	8002690 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800255c:	4b6f      	ldr	r3, [pc, #444]	@ (800271c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	f003 0320 	and.w	r3, r3, #32
 8002564:	2b00      	cmp	r3, #0
 8002566:	d02d      	beq.n	80025c4 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002568:	4b6c      	ldr	r3, [pc, #432]	@ (800271c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	08db      	lsrs	r3, r3, #3
 800256e:	f003 0303 	and.w	r3, r3, #3
 8002572:	4a6b      	ldr	r2, [pc, #428]	@ (8002720 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002574:	fa22 f303 	lsr.w	r3, r2, r3
 8002578:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	ee07 3a90 	vmov	s15, r3
 8002580:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002584:	693b      	ldr	r3, [r7, #16]
 8002586:	ee07 3a90 	vmov	s15, r3
 800258a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800258e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002592:	4b62      	ldr	r3, [pc, #392]	@ (800271c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002594:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002596:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800259a:	ee07 3a90 	vmov	s15, r3
 800259e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80025a2:	ed97 6a02 	vldr	s12, [r7, #8]
 80025a6:	eddf 5a61 	vldr	s11, [pc, #388]	@ 800272c <HAL_RCC_GetSysClockFreq+0x2e4>
 80025aa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80025ae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80025b2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80025b6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80025ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025be:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80025c2:	e087      	b.n	80026d4 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80025c4:	693b      	ldr	r3, [r7, #16]
 80025c6:	ee07 3a90 	vmov	s15, r3
 80025ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80025ce:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8002730 <HAL_RCC_GetSysClockFreq+0x2e8>
 80025d2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80025d6:	4b51      	ldr	r3, [pc, #324]	@ (800271c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80025d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80025de:	ee07 3a90 	vmov	s15, r3
 80025e2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80025e6:	ed97 6a02 	vldr	s12, [r7, #8]
 80025ea:	eddf 5a50 	vldr	s11, [pc, #320]	@ 800272c <HAL_RCC_GetSysClockFreq+0x2e4>
 80025ee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80025f2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80025f6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80025fa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80025fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002602:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002606:	e065      	b.n	80026d4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002608:	693b      	ldr	r3, [r7, #16]
 800260a:	ee07 3a90 	vmov	s15, r3
 800260e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002612:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8002734 <HAL_RCC_GetSysClockFreq+0x2ec>
 8002616:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800261a:	4b40      	ldr	r3, [pc, #256]	@ (800271c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800261c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800261e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002622:	ee07 3a90 	vmov	s15, r3
 8002626:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800262a:	ed97 6a02 	vldr	s12, [r7, #8]
 800262e:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800272c <HAL_RCC_GetSysClockFreq+0x2e4>
 8002632:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002636:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800263a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800263e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002642:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002646:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800264a:	e043      	b.n	80026d4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800264c:	693b      	ldr	r3, [r7, #16]
 800264e:	ee07 3a90 	vmov	s15, r3
 8002652:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002656:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8002738 <HAL_RCC_GetSysClockFreq+0x2f0>
 800265a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800265e:	4b2f      	ldr	r3, [pc, #188]	@ (800271c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002660:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002662:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002666:	ee07 3a90 	vmov	s15, r3
 800266a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800266e:	ed97 6a02 	vldr	s12, [r7, #8]
 8002672:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 800272c <HAL_RCC_GetSysClockFreq+0x2e4>
 8002676:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800267a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800267e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002682:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002686:	ee67 7a27 	vmul.f32	s15, s14, s15
 800268a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800268e:	e021      	b.n	80026d4 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002690:	693b      	ldr	r3, [r7, #16]
 8002692:	ee07 3a90 	vmov	s15, r3
 8002696:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800269a:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8002734 <HAL_RCC_GetSysClockFreq+0x2ec>
 800269e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80026a2:	4b1e      	ldr	r3, [pc, #120]	@ (800271c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80026a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80026aa:	ee07 3a90 	vmov	s15, r3
 80026ae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80026b2:	ed97 6a02 	vldr	s12, [r7, #8]
 80026b6:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 800272c <HAL_RCC_GetSysClockFreq+0x2e4>
 80026ba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80026be:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80026c2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80026c6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80026ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026ce:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80026d2:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80026d4:	4b11      	ldr	r3, [pc, #68]	@ (800271c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80026d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026d8:	0a5b      	lsrs	r3, r3, #9
 80026da:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80026de:	3301      	adds	r3, #1
 80026e0:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80026e2:	683b      	ldr	r3, [r7, #0]
 80026e4:	ee07 3a90 	vmov	s15, r3
 80026e8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80026ec:	edd7 6a07 	vldr	s13, [r7, #28]
 80026f0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80026f4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80026f8:	ee17 3a90 	vmov	r3, s15
 80026fc:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 80026fe:	e005      	b.n	800270c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8002700:	2300      	movs	r3, #0
 8002702:	61bb      	str	r3, [r7, #24]
      break;
 8002704:	e002      	b.n	800270c <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8002706:	4b07      	ldr	r3, [pc, #28]	@ (8002724 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002708:	61bb      	str	r3, [r7, #24]
      break;
 800270a:	bf00      	nop
  }

  return sysclockfreq;
 800270c:	69bb      	ldr	r3, [r7, #24]
}
 800270e:	4618      	mov	r0, r3
 8002710:	3724      	adds	r7, #36	@ 0x24
 8002712:	46bd      	mov	sp, r7
 8002714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002718:	4770      	bx	lr
 800271a:	bf00      	nop
 800271c:	58024400 	.word	0x58024400
 8002720:	03d09000 	.word	0x03d09000
 8002724:	003d0900 	.word	0x003d0900
 8002728:	007a1200 	.word	0x007a1200
 800272c:	46000000 	.word	0x46000000
 8002730:	4c742400 	.word	0x4c742400
 8002734:	4a742400 	.word	0x4a742400
 8002738:	4af42400 	.word	0x4af42400

0800273c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800273c:	b580      	push	{r7, lr}
 800273e:	b082      	sub	sp, #8
 8002740:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8002742:	f7ff fe81 	bl	8002448 <HAL_RCC_GetSysClockFreq>
 8002746:	4602      	mov	r2, r0
 8002748:	4b10      	ldr	r3, [pc, #64]	@ (800278c <HAL_RCC_GetHCLKFreq+0x50>)
 800274a:	699b      	ldr	r3, [r3, #24]
 800274c:	0a1b      	lsrs	r3, r3, #8
 800274e:	f003 030f 	and.w	r3, r3, #15
 8002752:	490f      	ldr	r1, [pc, #60]	@ (8002790 <HAL_RCC_GetHCLKFreq+0x54>)
 8002754:	5ccb      	ldrb	r3, [r1, r3]
 8002756:	f003 031f 	and.w	r3, r3, #31
 800275a:	fa22 f303 	lsr.w	r3, r2, r3
 800275e:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002760:	4b0a      	ldr	r3, [pc, #40]	@ (800278c <HAL_RCC_GetHCLKFreq+0x50>)
 8002762:	699b      	ldr	r3, [r3, #24]
 8002764:	f003 030f 	and.w	r3, r3, #15
 8002768:	4a09      	ldr	r2, [pc, #36]	@ (8002790 <HAL_RCC_GetHCLKFreq+0x54>)
 800276a:	5cd3      	ldrb	r3, [r2, r3]
 800276c:	f003 031f 	and.w	r3, r3, #31
 8002770:	687a      	ldr	r2, [r7, #4]
 8002772:	fa22 f303 	lsr.w	r3, r2, r3
 8002776:	4a07      	ldr	r2, [pc, #28]	@ (8002794 <HAL_RCC_GetHCLKFreq+0x58>)
 8002778:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800277a:	4a07      	ldr	r2, [pc, #28]	@ (8002798 <HAL_RCC_GetHCLKFreq+0x5c>)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8002780:	4b04      	ldr	r3, [pc, #16]	@ (8002794 <HAL_RCC_GetHCLKFreq+0x58>)
 8002782:	681b      	ldr	r3, [r3, #0]
}
 8002784:	4618      	mov	r0, r3
 8002786:	3708      	adds	r7, #8
 8002788:	46bd      	mov	sp, r7
 800278a:	bd80      	pop	{r7, pc}
 800278c:	58024400 	.word	0x58024400
 8002790:	0800636c 	.word	0x0800636c
 8002794:	24000004 	.word	0x24000004
 8002798:	24000000 	.word	0x24000000

0800279c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80027a0:	f7ff ffcc 	bl	800273c <HAL_RCC_GetHCLKFreq>
 80027a4:	4602      	mov	r2, r0
 80027a6:	4b06      	ldr	r3, [pc, #24]	@ (80027c0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80027a8:	69db      	ldr	r3, [r3, #28]
 80027aa:	091b      	lsrs	r3, r3, #4
 80027ac:	f003 0307 	and.w	r3, r3, #7
 80027b0:	4904      	ldr	r1, [pc, #16]	@ (80027c4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80027b2:	5ccb      	ldrb	r3, [r1, r3]
 80027b4:	f003 031f 	and.w	r3, r3, #31
 80027b8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80027bc:	4618      	mov	r0, r3
 80027be:	bd80      	pop	{r7, pc}
 80027c0:	58024400 	.word	0x58024400
 80027c4:	0800636c 	.word	0x0800636c

080027c8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80027cc:	f7ff ffb6 	bl	800273c <HAL_RCC_GetHCLKFreq>
 80027d0:	4602      	mov	r2, r0
 80027d2:	4b06      	ldr	r3, [pc, #24]	@ (80027ec <HAL_RCC_GetPCLK2Freq+0x24>)
 80027d4:	69db      	ldr	r3, [r3, #28]
 80027d6:	0a1b      	lsrs	r3, r3, #8
 80027d8:	f003 0307 	and.w	r3, r3, #7
 80027dc:	4904      	ldr	r1, [pc, #16]	@ (80027f0 <HAL_RCC_GetPCLK2Freq+0x28>)
 80027de:	5ccb      	ldrb	r3, [r1, r3]
 80027e0:	f003 031f 	and.w	r3, r3, #31
 80027e4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 80027e8:	4618      	mov	r0, r3
 80027ea:	bd80      	pop	{r7, pc}
 80027ec:	58024400 	.word	0x58024400
 80027f0:	0800636c 	.word	0x0800636c

080027f4 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80027f4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80027f8:	b0ca      	sub	sp, #296	@ 0x128
 80027fa:	af00      	add	r7, sp, #0
 80027fc:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002800:	2300      	movs	r3, #0
 8002802:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002806:	2300      	movs	r3, #0
 8002808:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800280c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002810:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002814:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8002818:	2500      	movs	r5, #0
 800281a:	ea54 0305 	orrs.w	r3, r4, r5
 800281e:	d049      	beq.n	80028b4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8002820:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002824:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002826:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800282a:	d02f      	beq.n	800288c <HAL_RCCEx_PeriphCLKConfig+0x98>
 800282c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8002830:	d828      	bhi.n	8002884 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8002832:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002836:	d01a      	beq.n	800286e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8002838:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800283c:	d822      	bhi.n	8002884 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800283e:	2b00      	cmp	r3, #0
 8002840:	d003      	beq.n	800284a <HAL_RCCEx_PeriphCLKConfig+0x56>
 8002842:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002846:	d007      	beq.n	8002858 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002848:	e01c      	b.n	8002884 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800284a:	4bb8      	ldr	r3, [pc, #736]	@ (8002b2c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800284c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800284e:	4ab7      	ldr	r2, [pc, #732]	@ (8002b2c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002850:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002854:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8002856:	e01a      	b.n	800288e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8002858:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800285c:	3308      	adds	r3, #8
 800285e:	2102      	movs	r1, #2
 8002860:	4618      	mov	r0, r3
 8002862:	f001 fc8f 	bl	8004184 <RCCEx_PLL2_Config>
 8002866:	4603      	mov	r3, r0
 8002868:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800286c:	e00f      	b.n	800288e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800286e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002872:	3328      	adds	r3, #40	@ 0x28
 8002874:	2102      	movs	r1, #2
 8002876:	4618      	mov	r0, r3
 8002878:	f001 fd36 	bl	80042e8 <RCCEx_PLL3_Config>
 800287c:	4603      	mov	r3, r0
 800287e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8002882:	e004      	b.n	800288e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002884:	2301      	movs	r3, #1
 8002886:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800288a:	e000      	b.n	800288e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800288c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800288e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002892:	2b00      	cmp	r3, #0
 8002894:	d10a      	bne.n	80028ac <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8002896:	4ba5      	ldr	r3, [pc, #660]	@ (8002b2c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002898:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800289a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800289e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80028a2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80028a4:	4aa1      	ldr	r2, [pc, #644]	@ (8002b2c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80028a6:	430b      	orrs	r3, r1
 80028a8:	6513      	str	r3, [r2, #80]	@ 0x50
 80028aa:	e003      	b.n	80028b4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80028ac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80028b0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80028b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80028b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028bc:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 80028c0:	f04f 0900 	mov.w	r9, #0
 80028c4:	ea58 0309 	orrs.w	r3, r8, r9
 80028c8:	d047      	beq.n	800295a <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 80028ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80028ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028d0:	2b04      	cmp	r3, #4
 80028d2:	d82a      	bhi.n	800292a <HAL_RCCEx_PeriphCLKConfig+0x136>
 80028d4:	a201      	add	r2, pc, #4	@ (adr r2, 80028dc <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 80028d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028da:	bf00      	nop
 80028dc:	080028f1 	.word	0x080028f1
 80028e0:	080028ff 	.word	0x080028ff
 80028e4:	08002915 	.word	0x08002915
 80028e8:	08002933 	.word	0x08002933
 80028ec:	08002933 	.word	0x08002933
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80028f0:	4b8e      	ldr	r3, [pc, #568]	@ (8002b2c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80028f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028f4:	4a8d      	ldr	r2, [pc, #564]	@ (8002b2c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80028f6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80028fa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80028fc:	e01a      	b.n	8002934 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80028fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002902:	3308      	adds	r3, #8
 8002904:	2100      	movs	r1, #0
 8002906:	4618      	mov	r0, r3
 8002908:	f001 fc3c 	bl	8004184 <RCCEx_PLL2_Config>
 800290c:	4603      	mov	r3, r0
 800290e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002912:	e00f      	b.n	8002934 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002914:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002918:	3328      	adds	r3, #40	@ 0x28
 800291a:	2100      	movs	r1, #0
 800291c:	4618      	mov	r0, r3
 800291e:	f001 fce3 	bl	80042e8 <RCCEx_PLL3_Config>
 8002922:	4603      	mov	r3, r0
 8002924:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002928:	e004      	b.n	8002934 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800292a:	2301      	movs	r3, #1
 800292c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002930:	e000      	b.n	8002934 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8002932:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002934:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002938:	2b00      	cmp	r3, #0
 800293a:	d10a      	bne.n	8002952 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800293c:	4b7b      	ldr	r3, [pc, #492]	@ (8002b2c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800293e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002940:	f023 0107 	bic.w	r1, r3, #7
 8002944:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002948:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800294a:	4a78      	ldr	r2, [pc, #480]	@ (8002b2c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800294c:	430b      	orrs	r3, r1
 800294e:	6513      	str	r3, [r2, #80]	@ 0x50
 8002950:	e003      	b.n	800295a <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002952:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002956:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800295a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800295e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002962:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8002966:	f04f 0b00 	mov.w	fp, #0
 800296a:	ea5a 030b 	orrs.w	r3, sl, fp
 800296e:	d04c      	beq.n	8002a0a <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8002970:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002974:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002976:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800297a:	d030      	beq.n	80029de <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 800297c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002980:	d829      	bhi.n	80029d6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8002982:	2bc0      	cmp	r3, #192	@ 0xc0
 8002984:	d02d      	beq.n	80029e2 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8002986:	2bc0      	cmp	r3, #192	@ 0xc0
 8002988:	d825      	bhi.n	80029d6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800298a:	2b80      	cmp	r3, #128	@ 0x80
 800298c:	d018      	beq.n	80029c0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800298e:	2b80      	cmp	r3, #128	@ 0x80
 8002990:	d821      	bhi.n	80029d6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8002992:	2b00      	cmp	r3, #0
 8002994:	d002      	beq.n	800299c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8002996:	2b40      	cmp	r3, #64	@ 0x40
 8002998:	d007      	beq.n	80029aa <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 800299a:	e01c      	b.n	80029d6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800299c:	4b63      	ldr	r3, [pc, #396]	@ (8002b2c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800299e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029a0:	4a62      	ldr	r2, [pc, #392]	@ (8002b2c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80029a2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80029a6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80029a8:	e01c      	b.n	80029e4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80029aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80029ae:	3308      	adds	r3, #8
 80029b0:	2100      	movs	r1, #0
 80029b2:	4618      	mov	r0, r3
 80029b4:	f001 fbe6 	bl	8004184 <RCCEx_PLL2_Config>
 80029b8:	4603      	mov	r3, r0
 80029ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80029be:	e011      	b.n	80029e4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80029c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80029c4:	3328      	adds	r3, #40	@ 0x28
 80029c6:	2100      	movs	r1, #0
 80029c8:	4618      	mov	r0, r3
 80029ca:	f001 fc8d 	bl	80042e8 <RCCEx_PLL3_Config>
 80029ce:	4603      	mov	r3, r0
 80029d0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80029d4:	e006      	b.n	80029e4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80029d6:	2301      	movs	r3, #1
 80029d8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80029dc:	e002      	b.n	80029e4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80029de:	bf00      	nop
 80029e0:	e000      	b.n	80029e4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80029e2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80029e4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d10a      	bne.n	8002a02 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 80029ec:	4b4f      	ldr	r3, [pc, #316]	@ (8002b2c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80029ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80029f0:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 80029f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80029f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029fa:	4a4c      	ldr	r2, [pc, #304]	@ (8002b2c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80029fc:	430b      	orrs	r3, r1
 80029fe:	6513      	str	r3, [r2, #80]	@ 0x50
 8002a00:	e003      	b.n	8002a0a <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002a02:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002a06:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8002a0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002a0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a12:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8002a16:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8002a1a:	2300      	movs	r3, #0
 8002a1c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8002a20:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8002a24:	460b      	mov	r3, r1
 8002a26:	4313      	orrs	r3, r2
 8002a28:	d053      	beq.n	8002ad2 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8002a2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002a2e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8002a32:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002a36:	d035      	beq.n	8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8002a38:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002a3c:	d82e      	bhi.n	8002a9c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8002a3e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8002a42:	d031      	beq.n	8002aa8 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8002a44:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8002a48:	d828      	bhi.n	8002a9c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8002a4a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002a4e:	d01a      	beq.n	8002a86 <HAL_RCCEx_PeriphCLKConfig+0x292>
 8002a50:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002a54:	d822      	bhi.n	8002a9c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d003      	beq.n	8002a62 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8002a5a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002a5e:	d007      	beq.n	8002a70 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8002a60:	e01c      	b.n	8002a9c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002a62:	4b32      	ldr	r3, [pc, #200]	@ (8002b2c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002a64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a66:	4a31      	ldr	r2, [pc, #196]	@ (8002b2c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002a68:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002a6c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002a6e:	e01c      	b.n	8002aaa <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002a70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002a74:	3308      	adds	r3, #8
 8002a76:	2100      	movs	r1, #0
 8002a78:	4618      	mov	r0, r3
 8002a7a:	f001 fb83 	bl	8004184 <RCCEx_PLL2_Config>
 8002a7e:	4603      	mov	r3, r0
 8002a80:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8002a84:	e011      	b.n	8002aaa <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002a86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002a8a:	3328      	adds	r3, #40	@ 0x28
 8002a8c:	2100      	movs	r1, #0
 8002a8e:	4618      	mov	r0, r3
 8002a90:	f001 fc2a 	bl	80042e8 <RCCEx_PLL3_Config>
 8002a94:	4603      	mov	r3, r0
 8002a96:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002a9a:	e006      	b.n	8002aaa <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8002a9c:	2301      	movs	r3, #1
 8002a9e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002aa2:	e002      	b.n	8002aaa <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8002aa4:	bf00      	nop
 8002aa6:	e000      	b.n	8002aaa <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8002aa8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002aaa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d10b      	bne.n	8002aca <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8002ab2:	4b1e      	ldr	r3, [pc, #120]	@ (8002b2c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002ab4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ab6:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8002aba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002abe:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8002ac2:	4a1a      	ldr	r2, [pc, #104]	@ (8002b2c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002ac4:	430b      	orrs	r3, r1
 8002ac6:	6593      	str	r3, [r2, #88]	@ 0x58
 8002ac8:	e003      	b.n	8002ad2 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002aca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002ace:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8002ad2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002ad6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ada:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8002ade:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8002ae2:	2300      	movs	r3, #0
 8002ae4:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8002ae8:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8002aec:	460b      	mov	r3, r1
 8002aee:	4313      	orrs	r3, r2
 8002af0:	d056      	beq.n	8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8002af2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002af6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8002afa:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002afe:	d038      	beq.n	8002b72 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8002b00:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002b04:	d831      	bhi.n	8002b6a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8002b06:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002b0a:	d034      	beq.n	8002b76 <HAL_RCCEx_PeriphCLKConfig+0x382>
 8002b0c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002b10:	d82b      	bhi.n	8002b6a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8002b12:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002b16:	d01d      	beq.n	8002b54 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8002b18:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002b1c:	d825      	bhi.n	8002b6a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d006      	beq.n	8002b30 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8002b22:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002b26:	d00a      	beq.n	8002b3e <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8002b28:	e01f      	b.n	8002b6a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8002b2a:	bf00      	nop
 8002b2c:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002b30:	4ba2      	ldr	r3, [pc, #648]	@ (8002dbc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002b32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b34:	4aa1      	ldr	r2, [pc, #644]	@ (8002dbc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002b36:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002b3a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002b3c:	e01c      	b.n	8002b78 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002b3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002b42:	3308      	adds	r3, #8
 8002b44:	2100      	movs	r1, #0
 8002b46:	4618      	mov	r0, r3
 8002b48:	f001 fb1c 	bl	8004184 <RCCEx_PLL2_Config>
 8002b4c:	4603      	mov	r3, r0
 8002b4e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8002b52:	e011      	b.n	8002b78 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002b54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002b58:	3328      	adds	r3, #40	@ 0x28
 8002b5a:	2100      	movs	r1, #0
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	f001 fbc3 	bl	80042e8 <RCCEx_PLL3_Config>
 8002b62:	4603      	mov	r3, r0
 8002b64:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002b68:	e006      	b.n	8002b78 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8002b6a:	2301      	movs	r3, #1
 8002b6c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002b70:	e002      	b.n	8002b78 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8002b72:	bf00      	nop
 8002b74:	e000      	b.n	8002b78 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8002b76:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002b78:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d10b      	bne.n	8002b98 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8002b80:	4b8e      	ldr	r3, [pc, #568]	@ (8002dbc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002b82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b84:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8002b88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002b8c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8002b90:	4a8a      	ldr	r2, [pc, #552]	@ (8002dbc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002b92:	430b      	orrs	r3, r1
 8002b94:	6593      	str	r3, [r2, #88]	@ 0x58
 8002b96:	e003      	b.n	8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002b98:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002b9c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8002ba0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002ba4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ba8:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8002bac:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8002bb0:	2300      	movs	r3, #0
 8002bb2:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8002bb6:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8002bba:	460b      	mov	r3, r1
 8002bbc:	4313      	orrs	r3, r2
 8002bbe:	d03a      	beq.n	8002c36 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8002bc0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002bc4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002bc6:	2b30      	cmp	r3, #48	@ 0x30
 8002bc8:	d01f      	beq.n	8002c0a <HAL_RCCEx_PeriphCLKConfig+0x416>
 8002bca:	2b30      	cmp	r3, #48	@ 0x30
 8002bcc:	d819      	bhi.n	8002c02 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8002bce:	2b20      	cmp	r3, #32
 8002bd0:	d00c      	beq.n	8002bec <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8002bd2:	2b20      	cmp	r3, #32
 8002bd4:	d815      	bhi.n	8002c02 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d019      	beq.n	8002c0e <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8002bda:	2b10      	cmp	r3, #16
 8002bdc:	d111      	bne.n	8002c02 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002bde:	4b77      	ldr	r3, [pc, #476]	@ (8002dbc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002be0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002be2:	4a76      	ldr	r2, [pc, #472]	@ (8002dbc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002be4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002be8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8002bea:	e011      	b.n	8002c10 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8002bec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002bf0:	3308      	adds	r3, #8
 8002bf2:	2102      	movs	r1, #2
 8002bf4:	4618      	mov	r0, r3
 8002bf6:	f001 fac5 	bl	8004184 <RCCEx_PLL2_Config>
 8002bfa:	4603      	mov	r3, r0
 8002bfc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8002c00:	e006      	b.n	8002c10 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8002c02:	2301      	movs	r3, #1
 8002c04:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002c08:	e002      	b.n	8002c10 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8002c0a:	bf00      	nop
 8002c0c:	e000      	b.n	8002c10 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8002c0e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002c10:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d10a      	bne.n	8002c2e <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8002c18:	4b68      	ldr	r3, [pc, #416]	@ (8002dbc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002c1a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c1c:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8002c20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002c24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c26:	4a65      	ldr	r2, [pc, #404]	@ (8002dbc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002c28:	430b      	orrs	r3, r1
 8002c2a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002c2c:	e003      	b.n	8002c36 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002c2e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002c32:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8002c36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002c3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c3e:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8002c42:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8002c46:	2300      	movs	r3, #0
 8002c48:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8002c4c:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8002c50:	460b      	mov	r3, r1
 8002c52:	4313      	orrs	r3, r2
 8002c54:	d051      	beq.n	8002cfa <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8002c56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002c5a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c5c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002c60:	d035      	beq.n	8002cce <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8002c62:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002c66:	d82e      	bhi.n	8002cc6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8002c68:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8002c6c:	d031      	beq.n	8002cd2 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8002c6e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8002c72:	d828      	bhi.n	8002cc6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8002c74:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002c78:	d01a      	beq.n	8002cb0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8002c7a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002c7e:	d822      	bhi.n	8002cc6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d003      	beq.n	8002c8c <HAL_RCCEx_PeriphCLKConfig+0x498>
 8002c84:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002c88:	d007      	beq.n	8002c9a <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8002c8a:	e01c      	b.n	8002cc6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002c8c:	4b4b      	ldr	r3, [pc, #300]	@ (8002dbc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002c8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c90:	4a4a      	ldr	r2, [pc, #296]	@ (8002dbc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002c92:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002c96:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8002c98:	e01c      	b.n	8002cd4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002c9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002c9e:	3308      	adds	r3, #8
 8002ca0:	2100      	movs	r1, #0
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	f001 fa6e 	bl	8004184 <RCCEx_PLL2_Config>
 8002ca8:	4603      	mov	r3, r0
 8002caa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8002cae:	e011      	b.n	8002cd4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002cb0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002cb4:	3328      	adds	r3, #40	@ 0x28
 8002cb6:	2100      	movs	r1, #0
 8002cb8:	4618      	mov	r0, r3
 8002cba:	f001 fb15 	bl	80042e8 <RCCEx_PLL3_Config>
 8002cbe:	4603      	mov	r3, r0
 8002cc0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8002cc4:	e006      	b.n	8002cd4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002cc6:	2301      	movs	r3, #1
 8002cc8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002ccc:	e002      	b.n	8002cd4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8002cce:	bf00      	nop
 8002cd0:	e000      	b.n	8002cd4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8002cd2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002cd4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d10a      	bne.n	8002cf2 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8002cdc:	4b37      	ldr	r3, [pc, #220]	@ (8002dbc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002cde:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002ce0:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8002ce4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002ce8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002cea:	4a34      	ldr	r2, [pc, #208]	@ (8002dbc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002cec:	430b      	orrs	r3, r1
 8002cee:	6513      	str	r3, [r2, #80]	@ 0x50
 8002cf0:	e003      	b.n	8002cfa <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002cf2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002cf6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8002cfa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002cfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d02:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8002d06:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002d0a:	2300      	movs	r3, #0
 8002d0c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8002d10:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8002d14:	460b      	mov	r3, r1
 8002d16:	4313      	orrs	r3, r2
 8002d18:	d056      	beq.n	8002dc8 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8002d1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002d1e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002d20:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002d24:	d033      	beq.n	8002d8e <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8002d26:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002d2a:	d82c      	bhi.n	8002d86 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8002d2c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002d30:	d02f      	beq.n	8002d92 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8002d32:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002d36:	d826      	bhi.n	8002d86 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8002d38:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002d3c:	d02b      	beq.n	8002d96 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8002d3e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002d42:	d820      	bhi.n	8002d86 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8002d44:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002d48:	d012      	beq.n	8002d70 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8002d4a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002d4e:	d81a      	bhi.n	8002d86 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d022      	beq.n	8002d9a <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8002d54:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002d58:	d115      	bne.n	8002d86 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8002d5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002d5e:	3308      	adds	r3, #8
 8002d60:	2101      	movs	r1, #1
 8002d62:	4618      	mov	r0, r3
 8002d64:	f001 fa0e 	bl	8004184 <RCCEx_PLL2_Config>
 8002d68:	4603      	mov	r3, r0
 8002d6a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8002d6e:	e015      	b.n	8002d9c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8002d70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002d74:	3328      	adds	r3, #40	@ 0x28
 8002d76:	2101      	movs	r1, #1
 8002d78:	4618      	mov	r0, r3
 8002d7a:	f001 fab5 	bl	80042e8 <RCCEx_PLL3_Config>
 8002d7e:	4603      	mov	r3, r0
 8002d80:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8002d84:	e00a      	b.n	8002d9c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002d86:	2301      	movs	r3, #1
 8002d88:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002d8c:	e006      	b.n	8002d9c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8002d8e:	bf00      	nop
 8002d90:	e004      	b.n	8002d9c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8002d92:	bf00      	nop
 8002d94:	e002      	b.n	8002d9c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8002d96:	bf00      	nop
 8002d98:	e000      	b.n	8002d9c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8002d9a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002d9c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d10d      	bne.n	8002dc0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8002da4:	4b05      	ldr	r3, [pc, #20]	@ (8002dbc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002da6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002da8:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8002dac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002db0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002db2:	4a02      	ldr	r2, [pc, #8]	@ (8002dbc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002db4:	430b      	orrs	r3, r1
 8002db6:	6513      	str	r3, [r2, #80]	@ 0x50
 8002db8:	e006      	b.n	8002dc8 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8002dba:	bf00      	nop
 8002dbc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002dc0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002dc4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8002dc8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002dcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002dd0:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8002dd4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002dd8:	2300      	movs	r3, #0
 8002dda:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002dde:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8002de2:	460b      	mov	r3, r1
 8002de4:	4313      	orrs	r3, r2
 8002de6:	d055      	beq.n	8002e94 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8002de8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002dec:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8002df0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002df4:	d033      	beq.n	8002e5e <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8002df6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002dfa:	d82c      	bhi.n	8002e56 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8002dfc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002e00:	d02f      	beq.n	8002e62 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8002e02:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002e06:	d826      	bhi.n	8002e56 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8002e08:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8002e0c:	d02b      	beq.n	8002e66 <HAL_RCCEx_PeriphCLKConfig+0x672>
 8002e0e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8002e12:	d820      	bhi.n	8002e56 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8002e14:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002e18:	d012      	beq.n	8002e40 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8002e1a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002e1e:	d81a      	bhi.n	8002e56 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d022      	beq.n	8002e6a <HAL_RCCEx_PeriphCLKConfig+0x676>
 8002e24:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002e28:	d115      	bne.n	8002e56 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8002e2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002e2e:	3308      	adds	r3, #8
 8002e30:	2101      	movs	r1, #1
 8002e32:	4618      	mov	r0, r3
 8002e34:	f001 f9a6 	bl	8004184 <RCCEx_PLL2_Config>
 8002e38:	4603      	mov	r3, r0
 8002e3a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8002e3e:	e015      	b.n	8002e6c <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8002e40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002e44:	3328      	adds	r3, #40	@ 0x28
 8002e46:	2101      	movs	r1, #1
 8002e48:	4618      	mov	r0, r3
 8002e4a:	f001 fa4d 	bl	80042e8 <RCCEx_PLL3_Config>
 8002e4e:	4603      	mov	r3, r0
 8002e50:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8002e54:	e00a      	b.n	8002e6c <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8002e56:	2301      	movs	r3, #1
 8002e58:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002e5c:	e006      	b.n	8002e6c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8002e5e:	bf00      	nop
 8002e60:	e004      	b.n	8002e6c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8002e62:	bf00      	nop
 8002e64:	e002      	b.n	8002e6c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8002e66:	bf00      	nop
 8002e68:	e000      	b.n	8002e6c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8002e6a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002e6c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d10b      	bne.n	8002e8c <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8002e74:	4ba3      	ldr	r3, [pc, #652]	@ (8003104 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002e76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e78:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8002e7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002e80:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8002e84:	4a9f      	ldr	r2, [pc, #636]	@ (8003104 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002e86:	430b      	orrs	r3, r1
 8002e88:	6593      	str	r3, [r2, #88]	@ 0x58
 8002e8a:	e003      	b.n	8002e94 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002e8c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002e90:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8002e94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002e98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e9c:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8002ea0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8002ea4:	2300      	movs	r3, #0
 8002ea6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8002eaa:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8002eae:	460b      	mov	r3, r1
 8002eb0:	4313      	orrs	r3, r2
 8002eb2:	d037      	beq.n	8002f24 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8002eb4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002eb8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002eba:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002ebe:	d00e      	beq.n	8002ede <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8002ec0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002ec4:	d816      	bhi.n	8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d018      	beq.n	8002efc <HAL_RCCEx_PeriphCLKConfig+0x708>
 8002eca:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002ece:	d111      	bne.n	8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002ed0:	4b8c      	ldr	r3, [pc, #560]	@ (8003104 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002ed2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ed4:	4a8b      	ldr	r2, [pc, #556]	@ (8003104 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002ed6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002eda:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8002edc:	e00f      	b.n	8002efe <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8002ede:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002ee2:	3308      	adds	r3, #8
 8002ee4:	2101      	movs	r1, #1
 8002ee6:	4618      	mov	r0, r3
 8002ee8:	f001 f94c 	bl	8004184 <RCCEx_PLL2_Config>
 8002eec:	4603      	mov	r3, r0
 8002eee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8002ef2:	e004      	b.n	8002efe <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002ef4:	2301      	movs	r3, #1
 8002ef6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002efa:	e000      	b.n	8002efe <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8002efc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002efe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d10a      	bne.n	8002f1c <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8002f06:	4b7f      	ldr	r3, [pc, #508]	@ (8003104 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002f08:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002f0a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8002f0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002f12:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f14:	4a7b      	ldr	r2, [pc, #492]	@ (8003104 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002f16:	430b      	orrs	r3, r1
 8002f18:	6513      	str	r3, [r2, #80]	@ 0x50
 8002f1a:	e003      	b.n	8002f24 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f1c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002f20:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8002f24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002f28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f2c:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8002f30:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002f34:	2300      	movs	r3, #0
 8002f36:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8002f3a:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8002f3e:	460b      	mov	r3, r1
 8002f40:	4313      	orrs	r3, r2
 8002f42:	d039      	beq.n	8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8002f44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002f48:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002f4a:	2b03      	cmp	r3, #3
 8002f4c:	d81c      	bhi.n	8002f88 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8002f4e:	a201      	add	r2, pc, #4	@ (adr r2, 8002f54 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8002f50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f54:	08002f91 	.word	0x08002f91
 8002f58:	08002f65 	.word	0x08002f65
 8002f5c:	08002f73 	.word	0x08002f73
 8002f60:	08002f91 	.word	0x08002f91
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002f64:	4b67      	ldr	r3, [pc, #412]	@ (8003104 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002f66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f68:	4a66      	ldr	r2, [pc, #408]	@ (8003104 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002f6a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002f6e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8002f70:	e00f      	b.n	8002f92 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8002f72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002f76:	3308      	adds	r3, #8
 8002f78:	2102      	movs	r1, #2
 8002f7a:	4618      	mov	r0, r3
 8002f7c:	f001 f902 	bl	8004184 <RCCEx_PLL2_Config>
 8002f80:	4603      	mov	r3, r0
 8002f82:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8002f86:	e004      	b.n	8002f92 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8002f88:	2301      	movs	r3, #1
 8002f8a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002f8e:	e000      	b.n	8002f92 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8002f90:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002f92:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d10a      	bne.n	8002fb0 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8002f9a:	4b5a      	ldr	r3, [pc, #360]	@ (8003104 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002f9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f9e:	f023 0103 	bic.w	r1, r3, #3
 8002fa2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002fa6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002fa8:	4a56      	ldr	r2, [pc, #344]	@ (8003104 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002faa:	430b      	orrs	r3, r1
 8002fac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002fae:	e003      	b.n	8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002fb0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002fb4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002fb8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002fbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fc0:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8002fc4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002fc8:	2300      	movs	r3, #0
 8002fca:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002fce:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8002fd2:	460b      	mov	r3, r1
 8002fd4:	4313      	orrs	r3, r2
 8002fd6:	f000 809f 	beq.w	8003118 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002fda:	4b4b      	ldr	r3, [pc, #300]	@ (8003108 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	4a4a      	ldr	r2, [pc, #296]	@ (8003108 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8002fe0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002fe4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002fe6:	f7fe f8c7 	bl	8001178 <HAL_GetTick>
 8002fea:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002fee:	e00b      	b.n	8003008 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ff0:	f7fe f8c2 	bl	8001178 <HAL_GetTick>
 8002ff4:	4602      	mov	r2, r0
 8002ff6:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8002ffa:	1ad3      	subs	r3, r2, r3
 8002ffc:	2b64      	cmp	r3, #100	@ 0x64
 8002ffe:	d903      	bls.n	8003008 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8003000:	2303      	movs	r3, #3
 8003002:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003006:	e005      	b.n	8003014 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003008:	4b3f      	ldr	r3, [pc, #252]	@ (8003108 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003010:	2b00      	cmp	r3, #0
 8003012:	d0ed      	beq.n	8002ff0 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8003014:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003018:	2b00      	cmp	r3, #0
 800301a:	d179      	bne.n	8003110 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800301c:	4b39      	ldr	r3, [pc, #228]	@ (8003104 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800301e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003020:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003024:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003028:	4053      	eors	r3, r2
 800302a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800302e:	2b00      	cmp	r3, #0
 8003030:	d015      	beq.n	800305e <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003032:	4b34      	ldr	r3, [pc, #208]	@ (8003104 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003034:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003036:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800303a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800303e:	4b31      	ldr	r3, [pc, #196]	@ (8003104 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003040:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003042:	4a30      	ldr	r2, [pc, #192]	@ (8003104 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003044:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003048:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800304a:	4b2e      	ldr	r3, [pc, #184]	@ (8003104 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800304c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800304e:	4a2d      	ldr	r2, [pc, #180]	@ (8003104 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003050:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003054:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8003056:	4a2b      	ldr	r2, [pc, #172]	@ (8003104 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003058:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800305c:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800305e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003062:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003066:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800306a:	d118      	bne.n	800309e <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800306c:	f7fe f884 	bl	8001178 <HAL_GetTick>
 8003070:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003074:	e00d      	b.n	8003092 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003076:	f7fe f87f 	bl	8001178 <HAL_GetTick>
 800307a:	4602      	mov	r2, r0
 800307c:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003080:	1ad2      	subs	r2, r2, r3
 8003082:	f241 3388 	movw	r3, #5000	@ 0x1388
 8003086:	429a      	cmp	r2, r3
 8003088:	d903      	bls.n	8003092 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 800308a:	2303      	movs	r3, #3
 800308c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8003090:	e005      	b.n	800309e <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003092:	4b1c      	ldr	r3, [pc, #112]	@ (8003104 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003094:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003096:	f003 0302 	and.w	r3, r3, #2
 800309a:	2b00      	cmp	r3, #0
 800309c:	d0eb      	beq.n	8003076 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800309e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d129      	bne.n	80030fa <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80030a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80030aa:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80030ae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80030b2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80030b6:	d10e      	bne.n	80030d6 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 80030b8:	4b12      	ldr	r3, [pc, #72]	@ (8003104 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80030ba:	691b      	ldr	r3, [r3, #16]
 80030bc:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80030c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80030c4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80030c8:	091a      	lsrs	r2, r3, #4
 80030ca:	4b10      	ldr	r3, [pc, #64]	@ (800310c <HAL_RCCEx_PeriphCLKConfig+0x918>)
 80030cc:	4013      	ands	r3, r2
 80030ce:	4a0d      	ldr	r2, [pc, #52]	@ (8003104 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80030d0:	430b      	orrs	r3, r1
 80030d2:	6113      	str	r3, [r2, #16]
 80030d4:	e005      	b.n	80030e2 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 80030d6:	4b0b      	ldr	r3, [pc, #44]	@ (8003104 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80030d8:	691b      	ldr	r3, [r3, #16]
 80030da:	4a0a      	ldr	r2, [pc, #40]	@ (8003104 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80030dc:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80030e0:	6113      	str	r3, [r2, #16]
 80030e2:	4b08      	ldr	r3, [pc, #32]	@ (8003104 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80030e4:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 80030e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80030ea:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80030ee:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80030f2:	4a04      	ldr	r2, [pc, #16]	@ (8003104 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80030f4:	430b      	orrs	r3, r1
 80030f6:	6713      	str	r3, [r2, #112]	@ 0x70
 80030f8:	e00e      	b.n	8003118 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80030fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80030fe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8003102:	e009      	b.n	8003118 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8003104:	58024400 	.word	0x58024400
 8003108:	58024800 	.word	0x58024800
 800310c:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003110:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003114:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8003118:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800311c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003120:	f002 0301 	and.w	r3, r2, #1
 8003124:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003128:	2300      	movs	r3, #0
 800312a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800312e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003132:	460b      	mov	r3, r1
 8003134:	4313      	orrs	r3, r2
 8003136:	f000 8089 	beq.w	800324c <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800313a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800313e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003140:	2b28      	cmp	r3, #40	@ 0x28
 8003142:	d86b      	bhi.n	800321c <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8003144:	a201      	add	r2, pc, #4	@ (adr r2, 800314c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8003146:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800314a:	bf00      	nop
 800314c:	08003225 	.word	0x08003225
 8003150:	0800321d 	.word	0x0800321d
 8003154:	0800321d 	.word	0x0800321d
 8003158:	0800321d 	.word	0x0800321d
 800315c:	0800321d 	.word	0x0800321d
 8003160:	0800321d 	.word	0x0800321d
 8003164:	0800321d 	.word	0x0800321d
 8003168:	0800321d 	.word	0x0800321d
 800316c:	080031f1 	.word	0x080031f1
 8003170:	0800321d 	.word	0x0800321d
 8003174:	0800321d 	.word	0x0800321d
 8003178:	0800321d 	.word	0x0800321d
 800317c:	0800321d 	.word	0x0800321d
 8003180:	0800321d 	.word	0x0800321d
 8003184:	0800321d 	.word	0x0800321d
 8003188:	0800321d 	.word	0x0800321d
 800318c:	08003207 	.word	0x08003207
 8003190:	0800321d 	.word	0x0800321d
 8003194:	0800321d 	.word	0x0800321d
 8003198:	0800321d 	.word	0x0800321d
 800319c:	0800321d 	.word	0x0800321d
 80031a0:	0800321d 	.word	0x0800321d
 80031a4:	0800321d 	.word	0x0800321d
 80031a8:	0800321d 	.word	0x0800321d
 80031ac:	08003225 	.word	0x08003225
 80031b0:	0800321d 	.word	0x0800321d
 80031b4:	0800321d 	.word	0x0800321d
 80031b8:	0800321d 	.word	0x0800321d
 80031bc:	0800321d 	.word	0x0800321d
 80031c0:	0800321d 	.word	0x0800321d
 80031c4:	0800321d 	.word	0x0800321d
 80031c8:	0800321d 	.word	0x0800321d
 80031cc:	08003225 	.word	0x08003225
 80031d0:	0800321d 	.word	0x0800321d
 80031d4:	0800321d 	.word	0x0800321d
 80031d8:	0800321d 	.word	0x0800321d
 80031dc:	0800321d 	.word	0x0800321d
 80031e0:	0800321d 	.word	0x0800321d
 80031e4:	0800321d 	.word	0x0800321d
 80031e8:	0800321d 	.word	0x0800321d
 80031ec:	08003225 	.word	0x08003225
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80031f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80031f4:	3308      	adds	r3, #8
 80031f6:	2101      	movs	r1, #1
 80031f8:	4618      	mov	r0, r3
 80031fa:	f000 ffc3 	bl	8004184 <RCCEx_PLL2_Config>
 80031fe:	4603      	mov	r3, r0
 8003200:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003204:	e00f      	b.n	8003226 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003206:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800320a:	3328      	adds	r3, #40	@ 0x28
 800320c:	2101      	movs	r1, #1
 800320e:	4618      	mov	r0, r3
 8003210:	f001 f86a 	bl	80042e8 <RCCEx_PLL3_Config>
 8003214:	4603      	mov	r3, r0
 8003216:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800321a:	e004      	b.n	8003226 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800321c:	2301      	movs	r3, #1
 800321e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003222:	e000      	b.n	8003226 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8003224:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003226:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800322a:	2b00      	cmp	r3, #0
 800322c:	d10a      	bne.n	8003244 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800322e:	4bbf      	ldr	r3, [pc, #764]	@ (800352c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003230:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003232:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8003236:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800323a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800323c:	4abb      	ldr	r2, [pc, #748]	@ (800352c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800323e:	430b      	orrs	r3, r1
 8003240:	6553      	str	r3, [r2, #84]	@ 0x54
 8003242:	e003      	b.n	800324c <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003244:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003248:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800324c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003250:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003254:	f002 0302 	and.w	r3, r2, #2
 8003258:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800325c:	2300      	movs	r3, #0
 800325e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8003262:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8003266:	460b      	mov	r3, r1
 8003268:	4313      	orrs	r3, r2
 800326a:	d041      	beq.n	80032f0 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800326c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003270:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003272:	2b05      	cmp	r3, #5
 8003274:	d824      	bhi.n	80032c0 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8003276:	a201      	add	r2, pc, #4	@ (adr r2, 800327c <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8003278:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800327c:	080032c9 	.word	0x080032c9
 8003280:	08003295 	.word	0x08003295
 8003284:	080032ab 	.word	0x080032ab
 8003288:	080032c9 	.word	0x080032c9
 800328c:	080032c9 	.word	0x080032c9
 8003290:	080032c9 	.word	0x080032c9
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003294:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003298:	3308      	adds	r3, #8
 800329a:	2101      	movs	r1, #1
 800329c:	4618      	mov	r0, r3
 800329e:	f000 ff71 	bl	8004184 <RCCEx_PLL2_Config>
 80032a2:	4603      	mov	r3, r0
 80032a4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80032a8:	e00f      	b.n	80032ca <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80032aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80032ae:	3328      	adds	r3, #40	@ 0x28
 80032b0:	2101      	movs	r1, #1
 80032b2:	4618      	mov	r0, r3
 80032b4:	f001 f818 	bl	80042e8 <RCCEx_PLL3_Config>
 80032b8:	4603      	mov	r3, r0
 80032ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80032be:	e004      	b.n	80032ca <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80032c0:	2301      	movs	r3, #1
 80032c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80032c6:	e000      	b.n	80032ca <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 80032c8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80032ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d10a      	bne.n	80032e8 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80032d2:	4b96      	ldr	r3, [pc, #600]	@ (800352c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80032d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032d6:	f023 0107 	bic.w	r1, r3, #7
 80032da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80032de:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80032e0:	4a92      	ldr	r2, [pc, #584]	@ (800352c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80032e2:	430b      	orrs	r3, r1
 80032e4:	6553      	str	r3, [r2, #84]	@ 0x54
 80032e6:	e003      	b.n	80032f0 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80032e8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80032ec:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80032f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80032f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032f8:	f002 0304 	and.w	r3, r2, #4
 80032fc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003300:	2300      	movs	r3, #0
 8003302:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003306:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800330a:	460b      	mov	r3, r1
 800330c:	4313      	orrs	r3, r2
 800330e:	d044      	beq.n	800339a <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8003310:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003314:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003318:	2b05      	cmp	r3, #5
 800331a:	d825      	bhi.n	8003368 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 800331c:	a201      	add	r2, pc, #4	@ (adr r2, 8003324 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800331e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003322:	bf00      	nop
 8003324:	08003371 	.word	0x08003371
 8003328:	0800333d 	.word	0x0800333d
 800332c:	08003353 	.word	0x08003353
 8003330:	08003371 	.word	0x08003371
 8003334:	08003371 	.word	0x08003371
 8003338:	08003371 	.word	0x08003371
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800333c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003340:	3308      	adds	r3, #8
 8003342:	2101      	movs	r1, #1
 8003344:	4618      	mov	r0, r3
 8003346:	f000 ff1d 	bl	8004184 <RCCEx_PLL2_Config>
 800334a:	4603      	mov	r3, r0
 800334c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8003350:	e00f      	b.n	8003372 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003352:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003356:	3328      	adds	r3, #40	@ 0x28
 8003358:	2101      	movs	r1, #1
 800335a:	4618      	mov	r0, r3
 800335c:	f000 ffc4 	bl	80042e8 <RCCEx_PLL3_Config>
 8003360:	4603      	mov	r3, r0
 8003362:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8003366:	e004      	b.n	8003372 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003368:	2301      	movs	r3, #1
 800336a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800336e:	e000      	b.n	8003372 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8003370:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003372:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003376:	2b00      	cmp	r3, #0
 8003378:	d10b      	bne.n	8003392 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800337a:	4b6c      	ldr	r3, [pc, #432]	@ (800352c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800337c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800337e:	f023 0107 	bic.w	r1, r3, #7
 8003382:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003386:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800338a:	4a68      	ldr	r2, [pc, #416]	@ (800352c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800338c:	430b      	orrs	r3, r1
 800338e:	6593      	str	r3, [r2, #88]	@ 0x58
 8003390:	e003      	b.n	800339a <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003392:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003396:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800339a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800339e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033a2:	f002 0320 	and.w	r3, r2, #32
 80033a6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80033aa:	2300      	movs	r3, #0
 80033ac:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80033b0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80033b4:	460b      	mov	r3, r1
 80033b6:	4313      	orrs	r3, r2
 80033b8:	d055      	beq.n	8003466 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 80033ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80033be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033c2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80033c6:	d033      	beq.n	8003430 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 80033c8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80033cc:	d82c      	bhi.n	8003428 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80033ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80033d2:	d02f      	beq.n	8003434 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 80033d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80033d8:	d826      	bhi.n	8003428 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80033da:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80033de:	d02b      	beq.n	8003438 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 80033e0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80033e4:	d820      	bhi.n	8003428 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80033e6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80033ea:	d012      	beq.n	8003412 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 80033ec:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80033f0:	d81a      	bhi.n	8003428 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d022      	beq.n	800343c <HAL_RCCEx_PeriphCLKConfig+0xc48>
 80033f6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80033fa:	d115      	bne.n	8003428 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80033fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003400:	3308      	adds	r3, #8
 8003402:	2100      	movs	r1, #0
 8003404:	4618      	mov	r0, r3
 8003406:	f000 febd 	bl	8004184 <RCCEx_PLL2_Config>
 800340a:	4603      	mov	r3, r0
 800340c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8003410:	e015      	b.n	800343e <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003412:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003416:	3328      	adds	r3, #40	@ 0x28
 8003418:	2102      	movs	r1, #2
 800341a:	4618      	mov	r0, r3
 800341c:	f000 ff64 	bl	80042e8 <RCCEx_PLL3_Config>
 8003420:	4603      	mov	r3, r0
 8003422:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8003426:	e00a      	b.n	800343e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003428:	2301      	movs	r3, #1
 800342a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800342e:	e006      	b.n	800343e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003430:	bf00      	nop
 8003432:	e004      	b.n	800343e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003434:	bf00      	nop
 8003436:	e002      	b.n	800343e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003438:	bf00      	nop
 800343a:	e000      	b.n	800343e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800343c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800343e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003442:	2b00      	cmp	r3, #0
 8003444:	d10b      	bne.n	800345e <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003446:	4b39      	ldr	r3, [pc, #228]	@ (800352c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003448:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800344a:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800344e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003452:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003456:	4a35      	ldr	r2, [pc, #212]	@ (800352c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003458:	430b      	orrs	r3, r1
 800345a:	6553      	str	r3, [r2, #84]	@ 0x54
 800345c:	e003      	b.n	8003466 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800345e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003462:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8003466:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800346a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800346e:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8003472:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003476:	2300      	movs	r3, #0
 8003478:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800347c:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8003480:	460b      	mov	r3, r1
 8003482:	4313      	orrs	r3, r2
 8003484:	d058      	beq.n	8003538 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8003486:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800348a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800348e:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8003492:	d033      	beq.n	80034fc <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8003494:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8003498:	d82c      	bhi.n	80034f4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800349a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800349e:	d02f      	beq.n	8003500 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 80034a0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80034a4:	d826      	bhi.n	80034f4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80034a6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80034aa:	d02b      	beq.n	8003504 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 80034ac:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80034b0:	d820      	bhi.n	80034f4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80034b2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80034b6:	d012      	beq.n	80034de <HAL_RCCEx_PeriphCLKConfig+0xcea>
 80034b8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80034bc:	d81a      	bhi.n	80034f4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d022      	beq.n	8003508 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 80034c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80034c6:	d115      	bne.n	80034f4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80034c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034cc:	3308      	adds	r3, #8
 80034ce:	2100      	movs	r1, #0
 80034d0:	4618      	mov	r0, r3
 80034d2:	f000 fe57 	bl	8004184 <RCCEx_PLL2_Config>
 80034d6:	4603      	mov	r3, r0
 80034d8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80034dc:	e015      	b.n	800350a <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80034de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034e2:	3328      	adds	r3, #40	@ 0x28
 80034e4:	2102      	movs	r1, #2
 80034e6:	4618      	mov	r0, r3
 80034e8:	f000 fefe 	bl	80042e8 <RCCEx_PLL3_Config>
 80034ec:	4603      	mov	r3, r0
 80034ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80034f2:	e00a      	b.n	800350a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80034f4:	2301      	movs	r3, #1
 80034f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80034fa:	e006      	b.n	800350a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80034fc:	bf00      	nop
 80034fe:	e004      	b.n	800350a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003500:	bf00      	nop
 8003502:	e002      	b.n	800350a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003504:	bf00      	nop
 8003506:	e000      	b.n	800350a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003508:	bf00      	nop
    }

    if (ret == HAL_OK)
 800350a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800350e:	2b00      	cmp	r3, #0
 8003510:	d10e      	bne.n	8003530 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003512:	4b06      	ldr	r3, [pc, #24]	@ (800352c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003514:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003516:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800351a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800351e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003522:	4a02      	ldr	r2, [pc, #8]	@ (800352c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003524:	430b      	orrs	r3, r1
 8003526:	6593      	str	r3, [r2, #88]	@ 0x58
 8003528:	e006      	b.n	8003538 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800352a:	bf00      	nop
 800352c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003530:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003534:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8003538:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800353c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003540:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8003544:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003548:	2300      	movs	r3, #0
 800354a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800354e:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8003552:	460b      	mov	r3, r1
 8003554:	4313      	orrs	r3, r2
 8003556:	d055      	beq.n	8003604 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8003558:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800355c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003560:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8003564:	d033      	beq.n	80035ce <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8003566:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800356a:	d82c      	bhi.n	80035c6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800356c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003570:	d02f      	beq.n	80035d2 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8003572:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003576:	d826      	bhi.n	80035c6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8003578:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800357c:	d02b      	beq.n	80035d6 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 800357e:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8003582:	d820      	bhi.n	80035c6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8003584:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003588:	d012      	beq.n	80035b0 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 800358a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800358e:	d81a      	bhi.n	80035c6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8003590:	2b00      	cmp	r3, #0
 8003592:	d022      	beq.n	80035da <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8003594:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003598:	d115      	bne.n	80035c6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800359a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800359e:	3308      	adds	r3, #8
 80035a0:	2100      	movs	r1, #0
 80035a2:	4618      	mov	r0, r3
 80035a4:	f000 fdee 	bl	8004184 <RCCEx_PLL2_Config>
 80035a8:	4603      	mov	r3, r0
 80035aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80035ae:	e015      	b.n	80035dc <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80035b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035b4:	3328      	adds	r3, #40	@ 0x28
 80035b6:	2102      	movs	r1, #2
 80035b8:	4618      	mov	r0, r3
 80035ba:	f000 fe95 	bl	80042e8 <RCCEx_PLL3_Config>
 80035be:	4603      	mov	r3, r0
 80035c0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80035c4:	e00a      	b.n	80035dc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80035c6:	2301      	movs	r3, #1
 80035c8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80035cc:	e006      	b.n	80035dc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80035ce:	bf00      	nop
 80035d0:	e004      	b.n	80035dc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80035d2:	bf00      	nop
 80035d4:	e002      	b.n	80035dc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80035d6:	bf00      	nop
 80035d8:	e000      	b.n	80035dc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80035da:	bf00      	nop
    }

    if (ret == HAL_OK)
 80035dc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d10b      	bne.n	80035fc <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80035e4:	4ba1      	ldr	r3, [pc, #644]	@ (800386c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80035e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035e8:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 80035ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035f0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80035f4:	4a9d      	ldr	r2, [pc, #628]	@ (800386c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80035f6:	430b      	orrs	r3, r1
 80035f8:	6593      	str	r3, [r2, #88]	@ 0x58
 80035fa:	e003      	b.n	8003604 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80035fc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003600:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8003604:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003608:	e9d3 2300 	ldrd	r2, r3, [r3]
 800360c:	f002 0308 	and.w	r3, r2, #8
 8003610:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003614:	2300      	movs	r3, #0
 8003616:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800361a:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800361e:	460b      	mov	r3, r1
 8003620:	4313      	orrs	r3, r2
 8003622:	d01e      	beq.n	8003662 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8003624:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003628:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800362c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003630:	d10c      	bne.n	800364c <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003632:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003636:	3328      	adds	r3, #40	@ 0x28
 8003638:	2102      	movs	r1, #2
 800363a:	4618      	mov	r0, r3
 800363c:	f000 fe54 	bl	80042e8 <RCCEx_PLL3_Config>
 8003640:	4603      	mov	r3, r0
 8003642:	2b00      	cmp	r3, #0
 8003644:	d002      	beq.n	800364c <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8003646:	2301      	movs	r3, #1
 8003648:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800364c:	4b87      	ldr	r3, [pc, #540]	@ (800386c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800364e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003650:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003654:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003658:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800365c:	4a83      	ldr	r2, [pc, #524]	@ (800386c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800365e:	430b      	orrs	r3, r1
 8003660:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003662:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003666:	e9d3 2300 	ldrd	r2, r3, [r3]
 800366a:	f002 0310 	and.w	r3, r2, #16
 800366e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003672:	2300      	movs	r3, #0
 8003674:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8003678:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800367c:	460b      	mov	r3, r1
 800367e:	4313      	orrs	r3, r2
 8003680:	d01e      	beq.n	80036c0 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8003682:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003686:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800368a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800368e:	d10c      	bne.n	80036aa <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003690:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003694:	3328      	adds	r3, #40	@ 0x28
 8003696:	2102      	movs	r1, #2
 8003698:	4618      	mov	r0, r3
 800369a:	f000 fe25 	bl	80042e8 <RCCEx_PLL3_Config>
 800369e:	4603      	mov	r3, r0
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d002      	beq.n	80036aa <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 80036a4:	2301      	movs	r3, #1
 80036a6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80036aa:	4b70      	ldr	r3, [pc, #448]	@ (800386c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80036ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036ae:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80036b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036b6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80036ba:	4a6c      	ldr	r2, [pc, #432]	@ (800386c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80036bc:	430b      	orrs	r3, r1
 80036be:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80036c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036c8:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 80036cc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80036d0:	2300      	movs	r3, #0
 80036d2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80036d6:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80036da:	460b      	mov	r3, r1
 80036dc:	4313      	orrs	r3, r2
 80036de:	d03e      	beq.n	800375e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 80036e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036e4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80036e8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80036ec:	d022      	beq.n	8003734 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 80036ee:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80036f2:	d81b      	bhi.n	800372c <HAL_RCCEx_PeriphCLKConfig+0xf38>
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d003      	beq.n	8003700 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 80036f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80036fc:	d00b      	beq.n	8003716 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 80036fe:	e015      	b.n	800372c <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003700:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003704:	3308      	adds	r3, #8
 8003706:	2100      	movs	r1, #0
 8003708:	4618      	mov	r0, r3
 800370a:	f000 fd3b 	bl	8004184 <RCCEx_PLL2_Config>
 800370e:	4603      	mov	r3, r0
 8003710:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8003714:	e00f      	b.n	8003736 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003716:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800371a:	3328      	adds	r3, #40	@ 0x28
 800371c:	2102      	movs	r1, #2
 800371e:	4618      	mov	r0, r3
 8003720:	f000 fde2 	bl	80042e8 <RCCEx_PLL3_Config>
 8003724:	4603      	mov	r3, r0
 8003726:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800372a:	e004      	b.n	8003736 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800372c:	2301      	movs	r3, #1
 800372e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003732:	e000      	b.n	8003736 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8003734:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003736:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800373a:	2b00      	cmp	r3, #0
 800373c:	d10b      	bne.n	8003756 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800373e:	4b4b      	ldr	r3, [pc, #300]	@ (800386c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003740:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003742:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8003746:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800374a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800374e:	4a47      	ldr	r2, [pc, #284]	@ (800386c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003750:	430b      	orrs	r3, r1
 8003752:	6593      	str	r3, [r2, #88]	@ 0x58
 8003754:	e003      	b.n	800375e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003756:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800375a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800375e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003762:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003766:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800376a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800376c:	2300      	movs	r3, #0
 800376e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003770:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8003774:	460b      	mov	r3, r1
 8003776:	4313      	orrs	r3, r2
 8003778:	d03b      	beq.n	80037f2 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800377a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800377e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003782:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003786:	d01f      	beq.n	80037c8 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8003788:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800378c:	d818      	bhi.n	80037c0 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 800378e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003792:	d003      	beq.n	800379c <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8003794:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003798:	d007      	beq.n	80037aa <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 800379a:	e011      	b.n	80037c0 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800379c:	4b33      	ldr	r3, [pc, #204]	@ (800386c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800379e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037a0:	4a32      	ldr	r2, [pc, #200]	@ (800386c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80037a2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80037a6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 80037a8:	e00f      	b.n	80037ca <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80037aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037ae:	3328      	adds	r3, #40	@ 0x28
 80037b0:	2101      	movs	r1, #1
 80037b2:	4618      	mov	r0, r3
 80037b4:	f000 fd98 	bl	80042e8 <RCCEx_PLL3_Config>
 80037b8:	4603      	mov	r3, r0
 80037ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 80037be:	e004      	b.n	80037ca <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80037c0:	2301      	movs	r3, #1
 80037c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80037c6:	e000      	b.n	80037ca <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 80037c8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80037ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d10b      	bne.n	80037ea <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80037d2:	4b26      	ldr	r3, [pc, #152]	@ (800386c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80037d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037d6:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80037da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037e2:	4a22      	ldr	r2, [pc, #136]	@ (800386c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80037e4:	430b      	orrs	r3, r1
 80037e6:	6553      	str	r3, [r2, #84]	@ 0x54
 80037e8:	e003      	b.n	80037f2 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80037ee:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80037f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037fa:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 80037fe:	673b      	str	r3, [r7, #112]	@ 0x70
 8003800:	2300      	movs	r3, #0
 8003802:	677b      	str	r3, [r7, #116]	@ 0x74
 8003804:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8003808:	460b      	mov	r3, r1
 800380a:	4313      	orrs	r3, r2
 800380c:	d034      	beq.n	8003878 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800380e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003812:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003814:	2b00      	cmp	r3, #0
 8003816:	d003      	beq.n	8003820 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8003818:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800381c:	d007      	beq.n	800382e <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800381e:	e011      	b.n	8003844 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003820:	4b12      	ldr	r3, [pc, #72]	@ (800386c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003822:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003824:	4a11      	ldr	r2, [pc, #68]	@ (800386c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003826:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800382a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800382c:	e00e      	b.n	800384c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800382e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003832:	3308      	adds	r3, #8
 8003834:	2102      	movs	r1, #2
 8003836:	4618      	mov	r0, r3
 8003838:	f000 fca4 	bl	8004184 <RCCEx_PLL2_Config>
 800383c:	4603      	mov	r3, r0
 800383e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8003842:	e003      	b.n	800384c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8003844:	2301      	movs	r3, #1
 8003846:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800384a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800384c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003850:	2b00      	cmp	r3, #0
 8003852:	d10d      	bne.n	8003870 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8003854:	4b05      	ldr	r3, [pc, #20]	@ (800386c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003856:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003858:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800385c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003860:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003862:	4a02      	ldr	r2, [pc, #8]	@ (800386c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003864:	430b      	orrs	r3, r1
 8003866:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003868:	e006      	b.n	8003878 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 800386a:	bf00      	nop
 800386c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003870:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003874:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003878:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800387c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003880:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8003884:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003886:	2300      	movs	r3, #0
 8003888:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800388a:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800388e:	460b      	mov	r3, r1
 8003890:	4313      	orrs	r3, r2
 8003892:	d00c      	beq.n	80038ae <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003894:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003898:	3328      	adds	r3, #40	@ 0x28
 800389a:	2102      	movs	r1, #2
 800389c:	4618      	mov	r0, r3
 800389e:	f000 fd23 	bl	80042e8 <RCCEx_PLL3_Config>
 80038a2:	4603      	mov	r3, r0
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d002      	beq.n	80038ae <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 80038a8:	2301      	movs	r3, #1
 80038aa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80038ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038b6:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80038ba:	663b      	str	r3, [r7, #96]	@ 0x60
 80038bc:	2300      	movs	r3, #0
 80038be:	667b      	str	r3, [r7, #100]	@ 0x64
 80038c0:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80038c4:	460b      	mov	r3, r1
 80038c6:	4313      	orrs	r3, r2
 80038c8:	d038      	beq.n	800393c <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 80038ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80038d2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80038d6:	d018      	beq.n	800390a <HAL_RCCEx_PeriphCLKConfig+0x1116>
 80038d8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80038dc:	d811      	bhi.n	8003902 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 80038de:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80038e2:	d014      	beq.n	800390e <HAL_RCCEx_PeriphCLKConfig+0x111a>
 80038e4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80038e8:	d80b      	bhi.n	8003902 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d011      	beq.n	8003912 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 80038ee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80038f2:	d106      	bne.n	8003902 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80038f4:	4bc3      	ldr	r3, [pc, #780]	@ (8003c04 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80038f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038f8:	4ac2      	ldr	r2, [pc, #776]	@ (8003c04 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80038fa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80038fe:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8003900:	e008      	b.n	8003914 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003902:	2301      	movs	r3, #1
 8003904:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003908:	e004      	b.n	8003914 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800390a:	bf00      	nop
 800390c:	e002      	b.n	8003914 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800390e:	bf00      	nop
 8003910:	e000      	b.n	8003914 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8003912:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003914:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003918:	2b00      	cmp	r3, #0
 800391a:	d10b      	bne.n	8003934 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800391c:	4bb9      	ldr	r3, [pc, #740]	@ (8003c04 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800391e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003920:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003924:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003928:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800392c:	4ab5      	ldr	r2, [pc, #724]	@ (8003c04 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800392e:	430b      	orrs	r3, r1
 8003930:	6553      	str	r3, [r2, #84]	@ 0x54
 8003932:	e003      	b.n	800393c <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003934:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003938:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800393c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003940:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003944:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8003948:	65bb      	str	r3, [r7, #88]	@ 0x58
 800394a:	2300      	movs	r3, #0
 800394c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800394e:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8003952:	460b      	mov	r3, r1
 8003954:	4313      	orrs	r3, r2
 8003956:	d009      	beq.n	800396c <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003958:	4baa      	ldr	r3, [pc, #680]	@ (8003c04 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800395a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800395c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8003960:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003964:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003966:	4aa7      	ldr	r2, [pc, #668]	@ (8003c04 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003968:	430b      	orrs	r3, r1
 800396a:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800396c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003970:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003974:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8003978:	653b      	str	r3, [r7, #80]	@ 0x50
 800397a:	2300      	movs	r3, #0
 800397c:	657b      	str	r3, [r7, #84]	@ 0x54
 800397e:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8003982:	460b      	mov	r3, r1
 8003984:	4313      	orrs	r3, r2
 8003986:	d00a      	beq.n	800399e <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8003988:	4b9e      	ldr	r3, [pc, #632]	@ (8003c04 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800398a:	691b      	ldr	r3, [r3, #16]
 800398c:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8003990:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003994:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8003998:	4a9a      	ldr	r2, [pc, #616]	@ (8003c04 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800399a:	430b      	orrs	r3, r1
 800399c:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800399e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039a6:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80039aa:	64bb      	str	r3, [r7, #72]	@ 0x48
 80039ac:	2300      	movs	r3, #0
 80039ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80039b0:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80039b4:	460b      	mov	r3, r1
 80039b6:	4313      	orrs	r3, r2
 80039b8:	d009      	beq.n	80039ce <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80039ba:	4b92      	ldr	r3, [pc, #584]	@ (8003c04 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80039bc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80039be:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 80039c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039c6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80039c8:	4a8e      	ldr	r2, [pc, #568]	@ (8003c04 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80039ca:	430b      	orrs	r3, r1
 80039cc:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80039ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039d6:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 80039da:	643b      	str	r3, [r7, #64]	@ 0x40
 80039dc:	2300      	movs	r3, #0
 80039de:	647b      	str	r3, [r7, #68]	@ 0x44
 80039e0:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 80039e4:	460b      	mov	r3, r1
 80039e6:	4313      	orrs	r3, r2
 80039e8:	d00e      	beq.n	8003a08 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80039ea:	4b86      	ldr	r3, [pc, #536]	@ (8003c04 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80039ec:	691b      	ldr	r3, [r3, #16]
 80039ee:	4a85      	ldr	r2, [pc, #532]	@ (8003c04 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80039f0:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80039f4:	6113      	str	r3, [r2, #16]
 80039f6:	4b83      	ldr	r3, [pc, #524]	@ (8003c04 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80039f8:	6919      	ldr	r1, [r3, #16]
 80039fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039fe:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8003a02:	4a80      	ldr	r2, [pc, #512]	@ (8003c04 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003a04:	430b      	orrs	r3, r1
 8003a06:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8003a08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a10:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8003a14:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003a16:	2300      	movs	r3, #0
 8003a18:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003a1a:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8003a1e:	460b      	mov	r3, r1
 8003a20:	4313      	orrs	r3, r2
 8003a22:	d009      	beq.n	8003a38 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8003a24:	4b77      	ldr	r3, [pc, #476]	@ (8003c04 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003a26:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a28:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8003a2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a32:	4a74      	ldr	r2, [pc, #464]	@ (8003c04 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003a34:	430b      	orrs	r3, r1
 8003a36:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003a38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a40:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8003a44:	633b      	str	r3, [r7, #48]	@ 0x30
 8003a46:	2300      	movs	r3, #0
 8003a48:	637b      	str	r3, [r7, #52]	@ 0x34
 8003a4a:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8003a4e:	460b      	mov	r3, r1
 8003a50:	4313      	orrs	r3, r2
 8003a52:	d00a      	beq.n	8003a6a <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003a54:	4b6b      	ldr	r3, [pc, #428]	@ (8003c04 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003a56:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a58:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8003a5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a60:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003a64:	4a67      	ldr	r2, [pc, #412]	@ (8003c04 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003a66:	430b      	orrs	r3, r1
 8003a68:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8003a6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a72:	2100      	movs	r1, #0
 8003a74:	62b9      	str	r1, [r7, #40]	@ 0x28
 8003a76:	f003 0301 	and.w	r3, r3, #1
 8003a7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003a7c:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8003a80:	460b      	mov	r3, r1
 8003a82:	4313      	orrs	r3, r2
 8003a84:	d011      	beq.n	8003aaa <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003a86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a8a:	3308      	adds	r3, #8
 8003a8c:	2100      	movs	r1, #0
 8003a8e:	4618      	mov	r0, r3
 8003a90:	f000 fb78 	bl	8004184 <RCCEx_PLL2_Config>
 8003a94:	4603      	mov	r3, r0
 8003a96:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8003a9a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d003      	beq.n	8003aaa <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003aa2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003aa6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8003aaa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003aae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ab2:	2100      	movs	r1, #0
 8003ab4:	6239      	str	r1, [r7, #32]
 8003ab6:	f003 0302 	and.w	r3, r3, #2
 8003aba:	627b      	str	r3, [r7, #36]	@ 0x24
 8003abc:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8003ac0:	460b      	mov	r3, r1
 8003ac2:	4313      	orrs	r3, r2
 8003ac4:	d011      	beq.n	8003aea <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003ac6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003aca:	3308      	adds	r3, #8
 8003acc:	2101      	movs	r1, #1
 8003ace:	4618      	mov	r0, r3
 8003ad0:	f000 fb58 	bl	8004184 <RCCEx_PLL2_Config>
 8003ad4:	4603      	mov	r3, r0
 8003ad6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8003ada:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d003      	beq.n	8003aea <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ae2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ae6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8003aea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003aee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003af2:	2100      	movs	r1, #0
 8003af4:	61b9      	str	r1, [r7, #24]
 8003af6:	f003 0304 	and.w	r3, r3, #4
 8003afa:	61fb      	str	r3, [r7, #28]
 8003afc:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8003b00:	460b      	mov	r3, r1
 8003b02:	4313      	orrs	r3, r2
 8003b04:	d011      	beq.n	8003b2a <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003b06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b0a:	3308      	adds	r3, #8
 8003b0c:	2102      	movs	r1, #2
 8003b0e:	4618      	mov	r0, r3
 8003b10:	f000 fb38 	bl	8004184 <RCCEx_PLL2_Config>
 8003b14:	4603      	mov	r3, r0
 8003b16:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8003b1a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d003      	beq.n	8003b2a <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b22:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b26:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8003b2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b32:	2100      	movs	r1, #0
 8003b34:	6139      	str	r1, [r7, #16]
 8003b36:	f003 0308 	and.w	r3, r3, #8
 8003b3a:	617b      	str	r3, [r7, #20]
 8003b3c:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8003b40:	460b      	mov	r3, r1
 8003b42:	4313      	orrs	r3, r2
 8003b44:	d011      	beq.n	8003b6a <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003b46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b4a:	3328      	adds	r3, #40	@ 0x28
 8003b4c:	2100      	movs	r1, #0
 8003b4e:	4618      	mov	r0, r3
 8003b50:	f000 fbca 	bl	80042e8 <RCCEx_PLL3_Config>
 8003b54:	4603      	mov	r3, r0
 8003b56:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8003b5a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d003      	beq.n	8003b6a <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b62:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b66:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8003b6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b72:	2100      	movs	r1, #0
 8003b74:	60b9      	str	r1, [r7, #8]
 8003b76:	f003 0310 	and.w	r3, r3, #16
 8003b7a:	60fb      	str	r3, [r7, #12]
 8003b7c:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8003b80:	460b      	mov	r3, r1
 8003b82:	4313      	orrs	r3, r2
 8003b84:	d011      	beq.n	8003baa <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003b86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b8a:	3328      	adds	r3, #40	@ 0x28
 8003b8c:	2101      	movs	r1, #1
 8003b8e:	4618      	mov	r0, r3
 8003b90:	f000 fbaa 	bl	80042e8 <RCCEx_PLL3_Config>
 8003b94:	4603      	mov	r3, r0
 8003b96:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8003b9a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d003      	beq.n	8003baa <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ba2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ba6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8003baa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bb2:	2100      	movs	r1, #0
 8003bb4:	6039      	str	r1, [r7, #0]
 8003bb6:	f003 0320 	and.w	r3, r3, #32
 8003bba:	607b      	str	r3, [r7, #4]
 8003bbc:	e9d7 1200 	ldrd	r1, r2, [r7]
 8003bc0:	460b      	mov	r3, r1
 8003bc2:	4313      	orrs	r3, r2
 8003bc4:	d011      	beq.n	8003bea <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003bc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bca:	3328      	adds	r3, #40	@ 0x28
 8003bcc:	2102      	movs	r1, #2
 8003bce:	4618      	mov	r0, r3
 8003bd0:	f000 fb8a 	bl	80042e8 <RCCEx_PLL3_Config>
 8003bd4:	4603      	mov	r3, r0
 8003bd6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8003bda:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d003      	beq.n	8003bea <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003be2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003be6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8003bea:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d101      	bne.n	8003bf6 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8003bf2:	2300      	movs	r3, #0
 8003bf4:	e000      	b.n	8003bf8 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8003bf6:	2301      	movs	r3, #1
}
 8003bf8:	4618      	mov	r0, r3
 8003bfa:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8003bfe:	46bd      	mov	sp, r7
 8003c00:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003c04:	58024400 	.word	0x58024400

08003c08 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8003c08:	b580      	push	{r7, lr}
 8003c0a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8003c0c:	f7fe fd96 	bl	800273c <HAL_RCC_GetHCLKFreq>
 8003c10:	4602      	mov	r2, r0
 8003c12:	4b06      	ldr	r3, [pc, #24]	@ (8003c2c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8003c14:	6a1b      	ldr	r3, [r3, #32]
 8003c16:	091b      	lsrs	r3, r3, #4
 8003c18:	f003 0307 	and.w	r3, r3, #7
 8003c1c:	4904      	ldr	r1, [pc, #16]	@ (8003c30 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8003c1e:	5ccb      	ldrb	r3, [r1, r3]
 8003c20:	f003 031f 	and.w	r3, r3, #31
 8003c24:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8003c28:	4618      	mov	r0, r3
 8003c2a:	bd80      	pop	{r7, pc}
 8003c2c:	58024400 	.word	0x58024400
 8003c30:	0800636c 	.word	0x0800636c

08003c34 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8003c34:	b480      	push	{r7}
 8003c36:	b089      	sub	sp, #36	@ 0x24
 8003c38:	af00      	add	r7, sp, #0
 8003c3a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003c3c:	4ba1      	ldr	r3, [pc, #644]	@ (8003ec4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003c3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c40:	f003 0303 	and.w	r3, r3, #3
 8003c44:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8003c46:	4b9f      	ldr	r3, [pc, #636]	@ (8003ec4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003c48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c4a:	0b1b      	lsrs	r3, r3, #12
 8003c4c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003c50:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8003c52:	4b9c      	ldr	r3, [pc, #624]	@ (8003ec4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003c54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c56:	091b      	lsrs	r3, r3, #4
 8003c58:	f003 0301 	and.w	r3, r3, #1
 8003c5c:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8003c5e:	4b99      	ldr	r3, [pc, #612]	@ (8003ec4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003c60:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c62:	08db      	lsrs	r3, r3, #3
 8003c64:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003c68:	693a      	ldr	r2, [r7, #16]
 8003c6a:	fb02 f303 	mul.w	r3, r2, r3
 8003c6e:	ee07 3a90 	vmov	s15, r3
 8003c72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003c76:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8003c7a:	697b      	ldr	r3, [r7, #20]
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	f000 8111 	beq.w	8003ea4 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8003c82:	69bb      	ldr	r3, [r7, #24]
 8003c84:	2b02      	cmp	r3, #2
 8003c86:	f000 8083 	beq.w	8003d90 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8003c8a:	69bb      	ldr	r3, [r7, #24]
 8003c8c:	2b02      	cmp	r3, #2
 8003c8e:	f200 80a1 	bhi.w	8003dd4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8003c92:	69bb      	ldr	r3, [r7, #24]
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d003      	beq.n	8003ca0 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8003c98:	69bb      	ldr	r3, [r7, #24]
 8003c9a:	2b01      	cmp	r3, #1
 8003c9c:	d056      	beq.n	8003d4c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8003c9e:	e099      	b.n	8003dd4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003ca0:	4b88      	ldr	r3, [pc, #544]	@ (8003ec4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	f003 0320 	and.w	r3, r3, #32
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d02d      	beq.n	8003d08 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003cac:	4b85      	ldr	r3, [pc, #532]	@ (8003ec4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	08db      	lsrs	r3, r3, #3
 8003cb2:	f003 0303 	and.w	r3, r3, #3
 8003cb6:	4a84      	ldr	r2, [pc, #528]	@ (8003ec8 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8003cb8:	fa22 f303 	lsr.w	r3, r2, r3
 8003cbc:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003cbe:	68bb      	ldr	r3, [r7, #8]
 8003cc0:	ee07 3a90 	vmov	s15, r3
 8003cc4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003cc8:	697b      	ldr	r3, [r7, #20]
 8003cca:	ee07 3a90 	vmov	s15, r3
 8003cce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003cd2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003cd6:	4b7b      	ldr	r3, [pc, #492]	@ (8003ec4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003cd8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cda:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003cde:	ee07 3a90 	vmov	s15, r3
 8003ce2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003ce6:	ed97 6a03 	vldr	s12, [r7, #12]
 8003cea:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8003ecc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003cee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003cf2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003cf6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003cfa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003cfe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003d02:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8003d06:	e087      	b.n	8003e18 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003d08:	697b      	ldr	r3, [r7, #20]
 8003d0a:	ee07 3a90 	vmov	s15, r3
 8003d0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003d12:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8003ed0 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8003d16:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003d1a:	4b6a      	ldr	r3, [pc, #424]	@ (8003ec4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003d1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d1e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003d22:	ee07 3a90 	vmov	s15, r3
 8003d26:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003d2a:	ed97 6a03 	vldr	s12, [r7, #12]
 8003d2e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8003ecc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003d32:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003d36:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003d3a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003d3e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003d42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003d46:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003d4a:	e065      	b.n	8003e18 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003d4c:	697b      	ldr	r3, [r7, #20]
 8003d4e:	ee07 3a90 	vmov	s15, r3
 8003d52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003d56:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8003ed4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8003d5a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003d5e:	4b59      	ldr	r3, [pc, #356]	@ (8003ec4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003d60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d62:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003d66:	ee07 3a90 	vmov	s15, r3
 8003d6a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003d6e:	ed97 6a03 	vldr	s12, [r7, #12]
 8003d72:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8003ecc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003d76:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003d7a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003d7e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003d82:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003d86:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003d8a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003d8e:	e043      	b.n	8003e18 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003d90:	697b      	ldr	r3, [r7, #20]
 8003d92:	ee07 3a90 	vmov	s15, r3
 8003d96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003d9a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8003ed8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8003d9e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003da2:	4b48      	ldr	r3, [pc, #288]	@ (8003ec4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003da4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003da6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003daa:	ee07 3a90 	vmov	s15, r3
 8003dae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003db2:	ed97 6a03 	vldr	s12, [r7, #12]
 8003db6:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8003ecc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003dba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003dbe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003dc2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003dc6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003dca:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003dce:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003dd2:	e021      	b.n	8003e18 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003dd4:	697b      	ldr	r3, [r7, #20]
 8003dd6:	ee07 3a90 	vmov	s15, r3
 8003dda:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003dde:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8003ed4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8003de2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003de6:	4b37      	ldr	r3, [pc, #220]	@ (8003ec4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003de8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003dea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003dee:	ee07 3a90 	vmov	s15, r3
 8003df2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003df6:	ed97 6a03 	vldr	s12, [r7, #12]
 8003dfa:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8003ecc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003dfe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003e02:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003e06:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003e0a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003e0e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003e12:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003e16:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8003e18:	4b2a      	ldr	r3, [pc, #168]	@ (8003ec4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003e1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e1c:	0a5b      	lsrs	r3, r3, #9
 8003e1e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003e22:	ee07 3a90 	vmov	s15, r3
 8003e26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003e2a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003e2e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003e32:	edd7 6a07 	vldr	s13, [r7, #28]
 8003e36:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003e3a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003e3e:	ee17 2a90 	vmov	r2, s15
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8003e46:	4b1f      	ldr	r3, [pc, #124]	@ (8003ec4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003e48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e4a:	0c1b      	lsrs	r3, r3, #16
 8003e4c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003e50:	ee07 3a90 	vmov	s15, r3
 8003e54:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003e58:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003e5c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003e60:	edd7 6a07 	vldr	s13, [r7, #28]
 8003e64:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003e68:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003e6c:	ee17 2a90 	vmov	r2, s15
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8003e74:	4b13      	ldr	r3, [pc, #76]	@ (8003ec4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003e76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e78:	0e1b      	lsrs	r3, r3, #24
 8003e7a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003e7e:	ee07 3a90 	vmov	s15, r3
 8003e82:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003e86:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003e8a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003e8e:	edd7 6a07 	vldr	s13, [r7, #28]
 8003e92:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003e96:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003e9a:	ee17 2a90 	vmov	r2, s15
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8003ea2:	e008      	b.n	8003eb6 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	2200      	movs	r2, #0
 8003ea8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	2200      	movs	r2, #0
 8003eae:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	2200      	movs	r2, #0
 8003eb4:	609a      	str	r2, [r3, #8]
}
 8003eb6:	bf00      	nop
 8003eb8:	3724      	adds	r7, #36	@ 0x24
 8003eba:	46bd      	mov	sp, r7
 8003ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec0:	4770      	bx	lr
 8003ec2:	bf00      	nop
 8003ec4:	58024400 	.word	0x58024400
 8003ec8:	03d09000 	.word	0x03d09000
 8003ecc:	46000000 	.word	0x46000000
 8003ed0:	4c742400 	.word	0x4c742400
 8003ed4:	4a742400 	.word	0x4a742400
 8003ed8:	4af42400 	.word	0x4af42400

08003edc <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8003edc:	b480      	push	{r7}
 8003ede:	b089      	sub	sp, #36	@ 0x24
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003ee4:	4ba1      	ldr	r3, [pc, #644]	@ (800416c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003ee6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ee8:	f003 0303 	and.w	r3, r3, #3
 8003eec:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8003eee:	4b9f      	ldr	r3, [pc, #636]	@ (800416c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003ef0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ef2:	0d1b      	lsrs	r3, r3, #20
 8003ef4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003ef8:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8003efa:	4b9c      	ldr	r3, [pc, #624]	@ (800416c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003efc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003efe:	0a1b      	lsrs	r3, r3, #8
 8003f00:	f003 0301 	and.w	r3, r3, #1
 8003f04:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8003f06:	4b99      	ldr	r3, [pc, #612]	@ (800416c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003f08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f0a:	08db      	lsrs	r3, r3, #3
 8003f0c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003f10:	693a      	ldr	r2, [r7, #16]
 8003f12:	fb02 f303 	mul.w	r3, r2, r3
 8003f16:	ee07 3a90 	vmov	s15, r3
 8003f1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f1e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8003f22:	697b      	ldr	r3, [r7, #20]
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	f000 8111 	beq.w	800414c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8003f2a:	69bb      	ldr	r3, [r7, #24]
 8003f2c:	2b02      	cmp	r3, #2
 8003f2e:	f000 8083 	beq.w	8004038 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8003f32:	69bb      	ldr	r3, [r7, #24]
 8003f34:	2b02      	cmp	r3, #2
 8003f36:	f200 80a1 	bhi.w	800407c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8003f3a:	69bb      	ldr	r3, [r7, #24]
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d003      	beq.n	8003f48 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8003f40:	69bb      	ldr	r3, [r7, #24]
 8003f42:	2b01      	cmp	r3, #1
 8003f44:	d056      	beq.n	8003ff4 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8003f46:	e099      	b.n	800407c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003f48:	4b88      	ldr	r3, [pc, #544]	@ (800416c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f003 0320 	and.w	r3, r3, #32
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d02d      	beq.n	8003fb0 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003f54:	4b85      	ldr	r3, [pc, #532]	@ (800416c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	08db      	lsrs	r3, r3, #3
 8003f5a:	f003 0303 	and.w	r3, r3, #3
 8003f5e:	4a84      	ldr	r2, [pc, #528]	@ (8004170 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8003f60:	fa22 f303 	lsr.w	r3, r2, r3
 8003f64:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003f66:	68bb      	ldr	r3, [r7, #8]
 8003f68:	ee07 3a90 	vmov	s15, r3
 8003f6c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003f70:	697b      	ldr	r3, [r7, #20]
 8003f72:	ee07 3a90 	vmov	s15, r3
 8003f76:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f7a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003f7e:	4b7b      	ldr	r3, [pc, #492]	@ (800416c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003f80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f82:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003f86:	ee07 3a90 	vmov	s15, r3
 8003f8a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003f8e:	ed97 6a03 	vldr	s12, [r7, #12]
 8003f92:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8004174 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003f96:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003f9a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003f9e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003fa2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003fa6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003faa:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8003fae:	e087      	b.n	80040c0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003fb0:	697b      	ldr	r3, [r7, #20]
 8003fb2:	ee07 3a90 	vmov	s15, r3
 8003fb6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003fba:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8004178 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8003fbe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003fc2:	4b6a      	ldr	r3, [pc, #424]	@ (800416c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003fc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fc6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003fca:	ee07 3a90 	vmov	s15, r3
 8003fce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003fd2:	ed97 6a03 	vldr	s12, [r7, #12]
 8003fd6:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8004174 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003fda:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003fde:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003fe2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003fe6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003fea:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003fee:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003ff2:	e065      	b.n	80040c0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003ff4:	697b      	ldr	r3, [r7, #20]
 8003ff6:	ee07 3a90 	vmov	s15, r3
 8003ffa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003ffe:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800417c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8004002:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004006:	4b59      	ldr	r3, [pc, #356]	@ (800416c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004008:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800400a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800400e:	ee07 3a90 	vmov	s15, r3
 8004012:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004016:	ed97 6a03 	vldr	s12, [r7, #12]
 800401a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8004174 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800401e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004022:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004026:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800402a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800402e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004032:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004036:	e043      	b.n	80040c0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004038:	697b      	ldr	r3, [r7, #20]
 800403a:	ee07 3a90 	vmov	s15, r3
 800403e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004042:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8004180 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8004046:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800404a:	4b48      	ldr	r3, [pc, #288]	@ (800416c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800404c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800404e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004052:	ee07 3a90 	vmov	s15, r3
 8004056:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800405a:	ed97 6a03 	vldr	s12, [r7, #12]
 800405e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8004174 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004062:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004066:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800406a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800406e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004072:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004076:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800407a:	e021      	b.n	80040c0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800407c:	697b      	ldr	r3, [r7, #20]
 800407e:	ee07 3a90 	vmov	s15, r3
 8004082:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004086:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800417c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800408a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800408e:	4b37      	ldr	r3, [pc, #220]	@ (800416c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004090:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004092:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004096:	ee07 3a90 	vmov	s15, r3
 800409a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800409e:	ed97 6a03 	vldr	s12, [r7, #12]
 80040a2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8004174 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80040a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80040aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80040ae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80040b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80040b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80040ba:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80040be:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 80040c0:	4b2a      	ldr	r3, [pc, #168]	@ (800416c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80040c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040c4:	0a5b      	lsrs	r3, r3, #9
 80040c6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80040ca:	ee07 3a90 	vmov	s15, r3
 80040ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80040d2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80040d6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80040da:	edd7 6a07 	vldr	s13, [r7, #28]
 80040de:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80040e2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80040e6:	ee17 2a90 	vmov	r2, s15
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 80040ee:	4b1f      	ldr	r3, [pc, #124]	@ (800416c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80040f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040f2:	0c1b      	lsrs	r3, r3, #16
 80040f4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80040f8:	ee07 3a90 	vmov	s15, r3
 80040fc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004100:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004104:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004108:	edd7 6a07 	vldr	s13, [r7, #28]
 800410c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004110:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004114:	ee17 2a90 	vmov	r2, s15
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800411c:	4b13      	ldr	r3, [pc, #76]	@ (800416c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800411e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004120:	0e1b      	lsrs	r3, r3, #24
 8004122:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004126:	ee07 3a90 	vmov	s15, r3
 800412a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800412e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004132:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004136:	edd7 6a07 	vldr	s13, [r7, #28]
 800413a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800413e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004142:	ee17 2a90 	vmov	r2, s15
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800414a:	e008      	b.n	800415e <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	2200      	movs	r2, #0
 8004150:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	2200      	movs	r2, #0
 8004156:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	2200      	movs	r2, #0
 800415c:	609a      	str	r2, [r3, #8]
}
 800415e:	bf00      	nop
 8004160:	3724      	adds	r7, #36	@ 0x24
 8004162:	46bd      	mov	sp, r7
 8004164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004168:	4770      	bx	lr
 800416a:	bf00      	nop
 800416c:	58024400 	.word	0x58024400
 8004170:	03d09000 	.word	0x03d09000
 8004174:	46000000 	.word	0x46000000
 8004178:	4c742400 	.word	0x4c742400
 800417c:	4a742400 	.word	0x4a742400
 8004180:	4af42400 	.word	0x4af42400

08004184 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8004184:	b580      	push	{r7, lr}
 8004186:	b084      	sub	sp, #16
 8004188:	af00      	add	r7, sp, #0
 800418a:	6078      	str	r0, [r7, #4]
 800418c:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800418e:	2300      	movs	r3, #0
 8004190:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004192:	4b53      	ldr	r3, [pc, #332]	@ (80042e0 <RCCEx_PLL2_Config+0x15c>)
 8004194:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004196:	f003 0303 	and.w	r3, r3, #3
 800419a:	2b03      	cmp	r3, #3
 800419c:	d101      	bne.n	80041a2 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800419e:	2301      	movs	r3, #1
 80041a0:	e099      	b.n	80042d6 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80041a2:	4b4f      	ldr	r3, [pc, #316]	@ (80042e0 <RCCEx_PLL2_Config+0x15c>)
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	4a4e      	ldr	r2, [pc, #312]	@ (80042e0 <RCCEx_PLL2_Config+0x15c>)
 80041a8:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80041ac:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80041ae:	f7fc ffe3 	bl	8001178 <HAL_GetTick>
 80041b2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80041b4:	e008      	b.n	80041c8 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80041b6:	f7fc ffdf 	bl	8001178 <HAL_GetTick>
 80041ba:	4602      	mov	r2, r0
 80041bc:	68bb      	ldr	r3, [r7, #8]
 80041be:	1ad3      	subs	r3, r2, r3
 80041c0:	2b02      	cmp	r3, #2
 80041c2:	d901      	bls.n	80041c8 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80041c4:	2303      	movs	r3, #3
 80041c6:	e086      	b.n	80042d6 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80041c8:	4b45      	ldr	r3, [pc, #276]	@ (80042e0 <RCCEx_PLL2_Config+0x15c>)
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d1f0      	bne.n	80041b6 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80041d4:	4b42      	ldr	r3, [pc, #264]	@ (80042e0 <RCCEx_PLL2_Config+0x15c>)
 80041d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041d8:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	031b      	lsls	r3, r3, #12
 80041e2:	493f      	ldr	r1, [pc, #252]	@ (80042e0 <RCCEx_PLL2_Config+0x15c>)
 80041e4:	4313      	orrs	r3, r2
 80041e6:	628b      	str	r3, [r1, #40]	@ 0x28
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	685b      	ldr	r3, [r3, #4]
 80041ec:	3b01      	subs	r3, #1
 80041ee:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	689b      	ldr	r3, [r3, #8]
 80041f6:	3b01      	subs	r3, #1
 80041f8:	025b      	lsls	r3, r3, #9
 80041fa:	b29b      	uxth	r3, r3
 80041fc:	431a      	orrs	r2, r3
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	68db      	ldr	r3, [r3, #12]
 8004202:	3b01      	subs	r3, #1
 8004204:	041b      	lsls	r3, r3, #16
 8004206:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800420a:	431a      	orrs	r2, r3
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	691b      	ldr	r3, [r3, #16]
 8004210:	3b01      	subs	r3, #1
 8004212:	061b      	lsls	r3, r3, #24
 8004214:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004218:	4931      	ldr	r1, [pc, #196]	@ (80042e0 <RCCEx_PLL2_Config+0x15c>)
 800421a:	4313      	orrs	r3, r2
 800421c:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800421e:	4b30      	ldr	r3, [pc, #192]	@ (80042e0 <RCCEx_PLL2_Config+0x15c>)
 8004220:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004222:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	695b      	ldr	r3, [r3, #20]
 800422a:	492d      	ldr	r1, [pc, #180]	@ (80042e0 <RCCEx_PLL2_Config+0x15c>)
 800422c:	4313      	orrs	r3, r2
 800422e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8004230:	4b2b      	ldr	r3, [pc, #172]	@ (80042e0 <RCCEx_PLL2_Config+0x15c>)
 8004232:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004234:	f023 0220 	bic.w	r2, r3, #32
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	699b      	ldr	r3, [r3, #24]
 800423c:	4928      	ldr	r1, [pc, #160]	@ (80042e0 <RCCEx_PLL2_Config+0x15c>)
 800423e:	4313      	orrs	r3, r2
 8004240:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8004242:	4b27      	ldr	r3, [pc, #156]	@ (80042e0 <RCCEx_PLL2_Config+0x15c>)
 8004244:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004246:	4a26      	ldr	r2, [pc, #152]	@ (80042e0 <RCCEx_PLL2_Config+0x15c>)
 8004248:	f023 0310 	bic.w	r3, r3, #16
 800424c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800424e:	4b24      	ldr	r3, [pc, #144]	@ (80042e0 <RCCEx_PLL2_Config+0x15c>)
 8004250:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004252:	4b24      	ldr	r3, [pc, #144]	@ (80042e4 <RCCEx_PLL2_Config+0x160>)
 8004254:	4013      	ands	r3, r2
 8004256:	687a      	ldr	r2, [r7, #4]
 8004258:	69d2      	ldr	r2, [r2, #28]
 800425a:	00d2      	lsls	r2, r2, #3
 800425c:	4920      	ldr	r1, [pc, #128]	@ (80042e0 <RCCEx_PLL2_Config+0x15c>)
 800425e:	4313      	orrs	r3, r2
 8004260:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8004262:	4b1f      	ldr	r3, [pc, #124]	@ (80042e0 <RCCEx_PLL2_Config+0x15c>)
 8004264:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004266:	4a1e      	ldr	r2, [pc, #120]	@ (80042e0 <RCCEx_PLL2_Config+0x15c>)
 8004268:	f043 0310 	orr.w	r3, r3, #16
 800426c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800426e:	683b      	ldr	r3, [r7, #0]
 8004270:	2b00      	cmp	r3, #0
 8004272:	d106      	bne.n	8004282 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8004274:	4b1a      	ldr	r3, [pc, #104]	@ (80042e0 <RCCEx_PLL2_Config+0x15c>)
 8004276:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004278:	4a19      	ldr	r2, [pc, #100]	@ (80042e0 <RCCEx_PLL2_Config+0x15c>)
 800427a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800427e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004280:	e00f      	b.n	80042a2 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004282:	683b      	ldr	r3, [r7, #0]
 8004284:	2b01      	cmp	r3, #1
 8004286:	d106      	bne.n	8004296 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8004288:	4b15      	ldr	r3, [pc, #84]	@ (80042e0 <RCCEx_PLL2_Config+0x15c>)
 800428a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800428c:	4a14      	ldr	r2, [pc, #80]	@ (80042e0 <RCCEx_PLL2_Config+0x15c>)
 800428e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004292:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004294:	e005      	b.n	80042a2 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8004296:	4b12      	ldr	r3, [pc, #72]	@ (80042e0 <RCCEx_PLL2_Config+0x15c>)
 8004298:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800429a:	4a11      	ldr	r2, [pc, #68]	@ (80042e0 <RCCEx_PLL2_Config+0x15c>)
 800429c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80042a0:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80042a2:	4b0f      	ldr	r3, [pc, #60]	@ (80042e0 <RCCEx_PLL2_Config+0x15c>)
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	4a0e      	ldr	r2, [pc, #56]	@ (80042e0 <RCCEx_PLL2_Config+0x15c>)
 80042a8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80042ac:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80042ae:	f7fc ff63 	bl	8001178 <HAL_GetTick>
 80042b2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80042b4:	e008      	b.n	80042c8 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80042b6:	f7fc ff5f 	bl	8001178 <HAL_GetTick>
 80042ba:	4602      	mov	r2, r0
 80042bc:	68bb      	ldr	r3, [r7, #8]
 80042be:	1ad3      	subs	r3, r2, r3
 80042c0:	2b02      	cmp	r3, #2
 80042c2:	d901      	bls.n	80042c8 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80042c4:	2303      	movs	r3, #3
 80042c6:	e006      	b.n	80042d6 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80042c8:	4b05      	ldr	r3, [pc, #20]	@ (80042e0 <RCCEx_PLL2_Config+0x15c>)
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d0f0      	beq.n	80042b6 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80042d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80042d6:	4618      	mov	r0, r3
 80042d8:	3710      	adds	r7, #16
 80042da:	46bd      	mov	sp, r7
 80042dc:	bd80      	pop	{r7, pc}
 80042de:	bf00      	nop
 80042e0:	58024400 	.word	0x58024400
 80042e4:	ffff0007 	.word	0xffff0007

080042e8 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80042e8:	b580      	push	{r7, lr}
 80042ea:	b084      	sub	sp, #16
 80042ec:	af00      	add	r7, sp, #0
 80042ee:	6078      	str	r0, [r7, #4]
 80042f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80042f2:	2300      	movs	r3, #0
 80042f4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80042f6:	4b53      	ldr	r3, [pc, #332]	@ (8004444 <RCCEx_PLL3_Config+0x15c>)
 80042f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042fa:	f003 0303 	and.w	r3, r3, #3
 80042fe:	2b03      	cmp	r3, #3
 8004300:	d101      	bne.n	8004306 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8004302:	2301      	movs	r3, #1
 8004304:	e099      	b.n	800443a <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8004306:	4b4f      	ldr	r3, [pc, #316]	@ (8004444 <RCCEx_PLL3_Config+0x15c>)
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	4a4e      	ldr	r2, [pc, #312]	@ (8004444 <RCCEx_PLL3_Config+0x15c>)
 800430c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004310:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004312:	f7fc ff31 	bl	8001178 <HAL_GetTick>
 8004316:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004318:	e008      	b.n	800432c <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800431a:	f7fc ff2d 	bl	8001178 <HAL_GetTick>
 800431e:	4602      	mov	r2, r0
 8004320:	68bb      	ldr	r3, [r7, #8]
 8004322:	1ad3      	subs	r3, r2, r3
 8004324:	2b02      	cmp	r3, #2
 8004326:	d901      	bls.n	800432c <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004328:	2303      	movs	r3, #3
 800432a:	e086      	b.n	800443a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800432c:	4b45      	ldr	r3, [pc, #276]	@ (8004444 <RCCEx_PLL3_Config+0x15c>)
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004334:	2b00      	cmp	r3, #0
 8004336:	d1f0      	bne.n	800431a <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8004338:	4b42      	ldr	r3, [pc, #264]	@ (8004444 <RCCEx_PLL3_Config+0x15c>)
 800433a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800433c:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	051b      	lsls	r3, r3, #20
 8004346:	493f      	ldr	r1, [pc, #252]	@ (8004444 <RCCEx_PLL3_Config+0x15c>)
 8004348:	4313      	orrs	r3, r2
 800434a:	628b      	str	r3, [r1, #40]	@ 0x28
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	685b      	ldr	r3, [r3, #4]
 8004350:	3b01      	subs	r3, #1
 8004352:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	689b      	ldr	r3, [r3, #8]
 800435a:	3b01      	subs	r3, #1
 800435c:	025b      	lsls	r3, r3, #9
 800435e:	b29b      	uxth	r3, r3
 8004360:	431a      	orrs	r2, r3
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	68db      	ldr	r3, [r3, #12]
 8004366:	3b01      	subs	r3, #1
 8004368:	041b      	lsls	r3, r3, #16
 800436a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800436e:	431a      	orrs	r2, r3
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	691b      	ldr	r3, [r3, #16]
 8004374:	3b01      	subs	r3, #1
 8004376:	061b      	lsls	r3, r3, #24
 8004378:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800437c:	4931      	ldr	r1, [pc, #196]	@ (8004444 <RCCEx_PLL3_Config+0x15c>)
 800437e:	4313      	orrs	r3, r2
 8004380:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8004382:	4b30      	ldr	r3, [pc, #192]	@ (8004444 <RCCEx_PLL3_Config+0x15c>)
 8004384:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004386:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	695b      	ldr	r3, [r3, #20]
 800438e:	492d      	ldr	r1, [pc, #180]	@ (8004444 <RCCEx_PLL3_Config+0x15c>)
 8004390:	4313      	orrs	r3, r2
 8004392:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8004394:	4b2b      	ldr	r3, [pc, #172]	@ (8004444 <RCCEx_PLL3_Config+0x15c>)
 8004396:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004398:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	699b      	ldr	r3, [r3, #24]
 80043a0:	4928      	ldr	r1, [pc, #160]	@ (8004444 <RCCEx_PLL3_Config+0x15c>)
 80043a2:	4313      	orrs	r3, r2
 80043a4:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80043a6:	4b27      	ldr	r3, [pc, #156]	@ (8004444 <RCCEx_PLL3_Config+0x15c>)
 80043a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043aa:	4a26      	ldr	r2, [pc, #152]	@ (8004444 <RCCEx_PLL3_Config+0x15c>)
 80043ac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80043b0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80043b2:	4b24      	ldr	r3, [pc, #144]	@ (8004444 <RCCEx_PLL3_Config+0x15c>)
 80043b4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80043b6:	4b24      	ldr	r3, [pc, #144]	@ (8004448 <RCCEx_PLL3_Config+0x160>)
 80043b8:	4013      	ands	r3, r2
 80043ba:	687a      	ldr	r2, [r7, #4]
 80043bc:	69d2      	ldr	r2, [r2, #28]
 80043be:	00d2      	lsls	r2, r2, #3
 80043c0:	4920      	ldr	r1, [pc, #128]	@ (8004444 <RCCEx_PLL3_Config+0x15c>)
 80043c2:	4313      	orrs	r3, r2
 80043c4:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80043c6:	4b1f      	ldr	r3, [pc, #124]	@ (8004444 <RCCEx_PLL3_Config+0x15c>)
 80043c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043ca:	4a1e      	ldr	r2, [pc, #120]	@ (8004444 <RCCEx_PLL3_Config+0x15c>)
 80043cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80043d0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80043d2:	683b      	ldr	r3, [r7, #0]
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d106      	bne.n	80043e6 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80043d8:	4b1a      	ldr	r3, [pc, #104]	@ (8004444 <RCCEx_PLL3_Config+0x15c>)
 80043da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043dc:	4a19      	ldr	r2, [pc, #100]	@ (8004444 <RCCEx_PLL3_Config+0x15c>)
 80043de:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80043e2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80043e4:	e00f      	b.n	8004406 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80043e6:	683b      	ldr	r3, [r7, #0]
 80043e8:	2b01      	cmp	r3, #1
 80043ea:	d106      	bne.n	80043fa <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80043ec:	4b15      	ldr	r3, [pc, #84]	@ (8004444 <RCCEx_PLL3_Config+0x15c>)
 80043ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043f0:	4a14      	ldr	r2, [pc, #80]	@ (8004444 <RCCEx_PLL3_Config+0x15c>)
 80043f2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80043f6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80043f8:	e005      	b.n	8004406 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80043fa:	4b12      	ldr	r3, [pc, #72]	@ (8004444 <RCCEx_PLL3_Config+0x15c>)
 80043fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043fe:	4a11      	ldr	r2, [pc, #68]	@ (8004444 <RCCEx_PLL3_Config+0x15c>)
 8004400:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004404:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8004406:	4b0f      	ldr	r3, [pc, #60]	@ (8004444 <RCCEx_PLL3_Config+0x15c>)
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	4a0e      	ldr	r2, [pc, #56]	@ (8004444 <RCCEx_PLL3_Config+0x15c>)
 800440c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004410:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004412:	f7fc feb1 	bl	8001178 <HAL_GetTick>
 8004416:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004418:	e008      	b.n	800442c <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800441a:	f7fc fead 	bl	8001178 <HAL_GetTick>
 800441e:	4602      	mov	r2, r0
 8004420:	68bb      	ldr	r3, [r7, #8]
 8004422:	1ad3      	subs	r3, r2, r3
 8004424:	2b02      	cmp	r3, #2
 8004426:	d901      	bls.n	800442c <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004428:	2303      	movs	r3, #3
 800442a:	e006      	b.n	800443a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800442c:	4b05      	ldr	r3, [pc, #20]	@ (8004444 <RCCEx_PLL3_Config+0x15c>)
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004434:	2b00      	cmp	r3, #0
 8004436:	d0f0      	beq.n	800441a <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8004438:	7bfb      	ldrb	r3, [r7, #15]
}
 800443a:	4618      	mov	r0, r3
 800443c:	3710      	adds	r7, #16
 800443e:	46bd      	mov	sp, r7
 8004440:	bd80      	pop	{r7, pc}
 8004442:	bf00      	nop
 8004444:	58024400 	.word	0x58024400
 8004448:	ffff0007 	.word	0xffff0007

0800444c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800444c:	b580      	push	{r7, lr}
 800444e:	b082      	sub	sp, #8
 8004450:	af00      	add	r7, sp, #0
 8004452:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	2b00      	cmp	r3, #0
 8004458:	d101      	bne.n	800445e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800445a:	2301      	movs	r3, #1
 800445c:	e049      	b.n	80044f2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004464:	b2db      	uxtb	r3, r3
 8004466:	2b00      	cmp	r3, #0
 8004468:	d106      	bne.n	8004478 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	2200      	movs	r2, #0
 800446e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004472:	6878      	ldr	r0, [r7, #4]
 8004474:	f7fc fc98 	bl	8000da8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	2202      	movs	r2, #2
 800447c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681a      	ldr	r2, [r3, #0]
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	3304      	adds	r3, #4
 8004488:	4619      	mov	r1, r3
 800448a:	4610      	mov	r0, r2
 800448c:	f000 fab8 	bl	8004a00 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	2201      	movs	r2, #1
 8004494:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	2201      	movs	r2, #1
 800449c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	2201      	movs	r2, #1
 80044a4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	2201      	movs	r2, #1
 80044ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	2201      	movs	r2, #1
 80044b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	2201      	movs	r2, #1
 80044bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	2201      	movs	r2, #1
 80044c4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2201      	movs	r2, #1
 80044cc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	2201      	movs	r2, #1
 80044d4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	2201      	movs	r2, #1
 80044dc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	2201      	movs	r2, #1
 80044e4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	2201      	movs	r2, #1
 80044ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80044f0:	2300      	movs	r3, #0
}
 80044f2:	4618      	mov	r0, r3
 80044f4:	3708      	adds	r7, #8
 80044f6:	46bd      	mov	sp, r7
 80044f8:	bd80      	pop	{r7, pc}

080044fa <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80044fa:	b580      	push	{r7, lr}
 80044fc:	b082      	sub	sp, #8
 80044fe:	af00      	add	r7, sp, #0
 8004500:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	2b00      	cmp	r3, #0
 8004506:	d101      	bne.n	800450c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004508:	2301      	movs	r3, #1
 800450a:	e049      	b.n	80045a0 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004512:	b2db      	uxtb	r3, r3
 8004514:	2b00      	cmp	r3, #0
 8004516:	d106      	bne.n	8004526 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	2200      	movs	r2, #0
 800451c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004520:	6878      	ldr	r0, [r7, #4]
 8004522:	f000 f841 	bl	80045a8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	2202      	movs	r2, #2
 800452a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681a      	ldr	r2, [r3, #0]
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	3304      	adds	r3, #4
 8004536:	4619      	mov	r1, r3
 8004538:	4610      	mov	r0, r2
 800453a:	f000 fa61 	bl	8004a00 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	2201      	movs	r2, #1
 8004542:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	2201      	movs	r2, #1
 800454a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	2201      	movs	r2, #1
 8004552:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	2201      	movs	r2, #1
 800455a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	2201      	movs	r2, #1
 8004562:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	2201      	movs	r2, #1
 800456a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	2201      	movs	r2, #1
 8004572:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	2201      	movs	r2, #1
 800457a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	2201      	movs	r2, #1
 8004582:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	2201      	movs	r2, #1
 800458a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	2201      	movs	r2, #1
 8004592:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	2201      	movs	r2, #1
 800459a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800459e:	2300      	movs	r3, #0
}
 80045a0:	4618      	mov	r0, r3
 80045a2:	3708      	adds	r7, #8
 80045a4:	46bd      	mov	sp, r7
 80045a6:	bd80      	pop	{r7, pc}

080045a8 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80045a8:	b480      	push	{r7}
 80045aa:	b083      	sub	sp, #12
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80045b0:	bf00      	nop
 80045b2:	370c      	adds	r7, #12
 80045b4:	46bd      	mov	sp, r7
 80045b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ba:	4770      	bx	lr

080045bc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80045bc:	b580      	push	{r7, lr}
 80045be:	b084      	sub	sp, #16
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	6078      	str	r0, [r7, #4]
 80045c4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80045c6:	683b      	ldr	r3, [r7, #0]
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d109      	bne.n	80045e0 <HAL_TIM_PWM_Start+0x24>
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80045d2:	b2db      	uxtb	r3, r3
 80045d4:	2b01      	cmp	r3, #1
 80045d6:	bf14      	ite	ne
 80045d8:	2301      	movne	r3, #1
 80045da:	2300      	moveq	r3, #0
 80045dc:	b2db      	uxtb	r3, r3
 80045de:	e03c      	b.n	800465a <HAL_TIM_PWM_Start+0x9e>
 80045e0:	683b      	ldr	r3, [r7, #0]
 80045e2:	2b04      	cmp	r3, #4
 80045e4:	d109      	bne.n	80045fa <HAL_TIM_PWM_Start+0x3e>
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80045ec:	b2db      	uxtb	r3, r3
 80045ee:	2b01      	cmp	r3, #1
 80045f0:	bf14      	ite	ne
 80045f2:	2301      	movne	r3, #1
 80045f4:	2300      	moveq	r3, #0
 80045f6:	b2db      	uxtb	r3, r3
 80045f8:	e02f      	b.n	800465a <HAL_TIM_PWM_Start+0x9e>
 80045fa:	683b      	ldr	r3, [r7, #0]
 80045fc:	2b08      	cmp	r3, #8
 80045fe:	d109      	bne.n	8004614 <HAL_TIM_PWM_Start+0x58>
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004606:	b2db      	uxtb	r3, r3
 8004608:	2b01      	cmp	r3, #1
 800460a:	bf14      	ite	ne
 800460c:	2301      	movne	r3, #1
 800460e:	2300      	moveq	r3, #0
 8004610:	b2db      	uxtb	r3, r3
 8004612:	e022      	b.n	800465a <HAL_TIM_PWM_Start+0x9e>
 8004614:	683b      	ldr	r3, [r7, #0]
 8004616:	2b0c      	cmp	r3, #12
 8004618:	d109      	bne.n	800462e <HAL_TIM_PWM_Start+0x72>
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004620:	b2db      	uxtb	r3, r3
 8004622:	2b01      	cmp	r3, #1
 8004624:	bf14      	ite	ne
 8004626:	2301      	movne	r3, #1
 8004628:	2300      	moveq	r3, #0
 800462a:	b2db      	uxtb	r3, r3
 800462c:	e015      	b.n	800465a <HAL_TIM_PWM_Start+0x9e>
 800462e:	683b      	ldr	r3, [r7, #0]
 8004630:	2b10      	cmp	r3, #16
 8004632:	d109      	bne.n	8004648 <HAL_TIM_PWM_Start+0x8c>
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800463a:	b2db      	uxtb	r3, r3
 800463c:	2b01      	cmp	r3, #1
 800463e:	bf14      	ite	ne
 8004640:	2301      	movne	r3, #1
 8004642:	2300      	moveq	r3, #0
 8004644:	b2db      	uxtb	r3, r3
 8004646:	e008      	b.n	800465a <HAL_TIM_PWM_Start+0x9e>
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800464e:	b2db      	uxtb	r3, r3
 8004650:	2b01      	cmp	r3, #1
 8004652:	bf14      	ite	ne
 8004654:	2301      	movne	r3, #1
 8004656:	2300      	moveq	r3, #0
 8004658:	b2db      	uxtb	r3, r3
 800465a:	2b00      	cmp	r3, #0
 800465c:	d001      	beq.n	8004662 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800465e:	2301      	movs	r3, #1
 8004660:	e0a1      	b.n	80047a6 <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004662:	683b      	ldr	r3, [r7, #0]
 8004664:	2b00      	cmp	r3, #0
 8004666:	d104      	bne.n	8004672 <HAL_TIM_PWM_Start+0xb6>
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	2202      	movs	r2, #2
 800466c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004670:	e023      	b.n	80046ba <HAL_TIM_PWM_Start+0xfe>
 8004672:	683b      	ldr	r3, [r7, #0]
 8004674:	2b04      	cmp	r3, #4
 8004676:	d104      	bne.n	8004682 <HAL_TIM_PWM_Start+0xc6>
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	2202      	movs	r2, #2
 800467c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004680:	e01b      	b.n	80046ba <HAL_TIM_PWM_Start+0xfe>
 8004682:	683b      	ldr	r3, [r7, #0]
 8004684:	2b08      	cmp	r3, #8
 8004686:	d104      	bne.n	8004692 <HAL_TIM_PWM_Start+0xd6>
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	2202      	movs	r2, #2
 800468c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004690:	e013      	b.n	80046ba <HAL_TIM_PWM_Start+0xfe>
 8004692:	683b      	ldr	r3, [r7, #0]
 8004694:	2b0c      	cmp	r3, #12
 8004696:	d104      	bne.n	80046a2 <HAL_TIM_PWM_Start+0xe6>
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	2202      	movs	r2, #2
 800469c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80046a0:	e00b      	b.n	80046ba <HAL_TIM_PWM_Start+0xfe>
 80046a2:	683b      	ldr	r3, [r7, #0]
 80046a4:	2b10      	cmp	r3, #16
 80046a6:	d104      	bne.n	80046b2 <HAL_TIM_PWM_Start+0xf6>
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	2202      	movs	r2, #2
 80046ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80046b0:	e003      	b.n	80046ba <HAL_TIM_PWM_Start+0xfe>
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	2202      	movs	r2, #2
 80046b6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	2201      	movs	r2, #1
 80046c0:	6839      	ldr	r1, [r7, #0]
 80046c2:	4618      	mov	r0, r3
 80046c4:	f000 fd18 	bl	80050f8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	4a38      	ldr	r2, [pc, #224]	@ (80047b0 <HAL_TIM_PWM_Start+0x1f4>)
 80046ce:	4293      	cmp	r3, r2
 80046d0:	d013      	beq.n	80046fa <HAL_TIM_PWM_Start+0x13e>
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	4a37      	ldr	r2, [pc, #220]	@ (80047b4 <HAL_TIM_PWM_Start+0x1f8>)
 80046d8:	4293      	cmp	r3, r2
 80046da:	d00e      	beq.n	80046fa <HAL_TIM_PWM_Start+0x13e>
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	4a35      	ldr	r2, [pc, #212]	@ (80047b8 <HAL_TIM_PWM_Start+0x1fc>)
 80046e2:	4293      	cmp	r3, r2
 80046e4:	d009      	beq.n	80046fa <HAL_TIM_PWM_Start+0x13e>
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	4a34      	ldr	r2, [pc, #208]	@ (80047bc <HAL_TIM_PWM_Start+0x200>)
 80046ec:	4293      	cmp	r3, r2
 80046ee:	d004      	beq.n	80046fa <HAL_TIM_PWM_Start+0x13e>
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	4a32      	ldr	r2, [pc, #200]	@ (80047c0 <HAL_TIM_PWM_Start+0x204>)
 80046f6:	4293      	cmp	r3, r2
 80046f8:	d101      	bne.n	80046fe <HAL_TIM_PWM_Start+0x142>
 80046fa:	2301      	movs	r3, #1
 80046fc:	e000      	b.n	8004700 <HAL_TIM_PWM_Start+0x144>
 80046fe:	2300      	movs	r3, #0
 8004700:	2b00      	cmp	r3, #0
 8004702:	d007      	beq.n	8004714 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004712:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	4a25      	ldr	r2, [pc, #148]	@ (80047b0 <HAL_TIM_PWM_Start+0x1f4>)
 800471a:	4293      	cmp	r3, r2
 800471c:	d022      	beq.n	8004764 <HAL_TIM_PWM_Start+0x1a8>
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004726:	d01d      	beq.n	8004764 <HAL_TIM_PWM_Start+0x1a8>
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	4a25      	ldr	r2, [pc, #148]	@ (80047c4 <HAL_TIM_PWM_Start+0x208>)
 800472e:	4293      	cmp	r3, r2
 8004730:	d018      	beq.n	8004764 <HAL_TIM_PWM_Start+0x1a8>
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	4a24      	ldr	r2, [pc, #144]	@ (80047c8 <HAL_TIM_PWM_Start+0x20c>)
 8004738:	4293      	cmp	r3, r2
 800473a:	d013      	beq.n	8004764 <HAL_TIM_PWM_Start+0x1a8>
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	4a22      	ldr	r2, [pc, #136]	@ (80047cc <HAL_TIM_PWM_Start+0x210>)
 8004742:	4293      	cmp	r3, r2
 8004744:	d00e      	beq.n	8004764 <HAL_TIM_PWM_Start+0x1a8>
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	4a1a      	ldr	r2, [pc, #104]	@ (80047b4 <HAL_TIM_PWM_Start+0x1f8>)
 800474c:	4293      	cmp	r3, r2
 800474e:	d009      	beq.n	8004764 <HAL_TIM_PWM_Start+0x1a8>
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	4a1e      	ldr	r2, [pc, #120]	@ (80047d0 <HAL_TIM_PWM_Start+0x214>)
 8004756:	4293      	cmp	r3, r2
 8004758:	d004      	beq.n	8004764 <HAL_TIM_PWM_Start+0x1a8>
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	4a16      	ldr	r2, [pc, #88]	@ (80047b8 <HAL_TIM_PWM_Start+0x1fc>)
 8004760:	4293      	cmp	r3, r2
 8004762:	d115      	bne.n	8004790 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	689a      	ldr	r2, [r3, #8]
 800476a:	4b1a      	ldr	r3, [pc, #104]	@ (80047d4 <HAL_TIM_PWM_Start+0x218>)
 800476c:	4013      	ands	r3, r2
 800476e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	2b06      	cmp	r3, #6
 8004774:	d015      	beq.n	80047a2 <HAL_TIM_PWM_Start+0x1e6>
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800477c:	d011      	beq.n	80047a2 <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	681a      	ldr	r2, [r3, #0]
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	f042 0201 	orr.w	r2, r2, #1
 800478c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800478e:	e008      	b.n	80047a2 <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	681a      	ldr	r2, [r3, #0]
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f042 0201 	orr.w	r2, r2, #1
 800479e:	601a      	str	r2, [r3, #0]
 80047a0:	e000      	b.n	80047a4 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80047a2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80047a4:	2300      	movs	r3, #0
}
 80047a6:	4618      	mov	r0, r3
 80047a8:	3710      	adds	r7, #16
 80047aa:	46bd      	mov	sp, r7
 80047ac:	bd80      	pop	{r7, pc}
 80047ae:	bf00      	nop
 80047b0:	40010000 	.word	0x40010000
 80047b4:	40010400 	.word	0x40010400
 80047b8:	40014000 	.word	0x40014000
 80047bc:	40014400 	.word	0x40014400
 80047c0:	40014800 	.word	0x40014800
 80047c4:	40000400 	.word	0x40000400
 80047c8:	40000800 	.word	0x40000800
 80047cc:	40000c00 	.word	0x40000c00
 80047d0:	40001800 	.word	0x40001800
 80047d4:	00010007 	.word	0x00010007

080047d8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80047d8:	b580      	push	{r7, lr}
 80047da:	b086      	sub	sp, #24
 80047dc:	af00      	add	r7, sp, #0
 80047de:	60f8      	str	r0, [r7, #12]
 80047e0:	60b9      	str	r1, [r7, #8]
 80047e2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80047e4:	2300      	movs	r3, #0
 80047e6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80047ee:	2b01      	cmp	r3, #1
 80047f0:	d101      	bne.n	80047f6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80047f2:	2302      	movs	r3, #2
 80047f4:	e0ff      	b.n	80049f6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	2201      	movs	r2, #1
 80047fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	2b14      	cmp	r3, #20
 8004802:	f200 80f0 	bhi.w	80049e6 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8004806:	a201      	add	r2, pc, #4	@ (adr r2, 800480c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004808:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800480c:	08004861 	.word	0x08004861
 8004810:	080049e7 	.word	0x080049e7
 8004814:	080049e7 	.word	0x080049e7
 8004818:	080049e7 	.word	0x080049e7
 800481c:	080048a1 	.word	0x080048a1
 8004820:	080049e7 	.word	0x080049e7
 8004824:	080049e7 	.word	0x080049e7
 8004828:	080049e7 	.word	0x080049e7
 800482c:	080048e3 	.word	0x080048e3
 8004830:	080049e7 	.word	0x080049e7
 8004834:	080049e7 	.word	0x080049e7
 8004838:	080049e7 	.word	0x080049e7
 800483c:	08004923 	.word	0x08004923
 8004840:	080049e7 	.word	0x080049e7
 8004844:	080049e7 	.word	0x080049e7
 8004848:	080049e7 	.word	0x080049e7
 800484c:	08004965 	.word	0x08004965
 8004850:	080049e7 	.word	0x080049e7
 8004854:	080049e7 	.word	0x080049e7
 8004858:	080049e7 	.word	0x080049e7
 800485c:	080049a5 	.word	0x080049a5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	68b9      	ldr	r1, [r7, #8]
 8004866:	4618      	mov	r0, r3
 8004868:	f000 f970 	bl	8004b4c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	699a      	ldr	r2, [r3, #24]
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	f042 0208 	orr.w	r2, r2, #8
 800487a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	699a      	ldr	r2, [r3, #24]
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	f022 0204 	bic.w	r2, r2, #4
 800488a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	6999      	ldr	r1, [r3, #24]
 8004892:	68bb      	ldr	r3, [r7, #8]
 8004894:	691a      	ldr	r2, [r3, #16]
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	430a      	orrs	r2, r1
 800489c:	619a      	str	r2, [r3, #24]
      break;
 800489e:	e0a5      	b.n	80049ec <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	68b9      	ldr	r1, [r7, #8]
 80048a6:	4618      	mov	r0, r3
 80048a8:	f000 f9e0 	bl	8004c6c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	699a      	ldr	r2, [r3, #24]
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80048ba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	699a      	ldr	r2, [r3, #24]
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80048ca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	6999      	ldr	r1, [r3, #24]
 80048d2:	68bb      	ldr	r3, [r7, #8]
 80048d4:	691b      	ldr	r3, [r3, #16]
 80048d6:	021a      	lsls	r2, r3, #8
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	430a      	orrs	r2, r1
 80048de:	619a      	str	r2, [r3, #24]
      break;
 80048e0:	e084      	b.n	80049ec <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	68b9      	ldr	r1, [r7, #8]
 80048e8:	4618      	mov	r0, r3
 80048ea:	f000 fa49 	bl	8004d80 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	69da      	ldr	r2, [r3, #28]
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	f042 0208 	orr.w	r2, r2, #8
 80048fc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	69da      	ldr	r2, [r3, #28]
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	f022 0204 	bic.w	r2, r2, #4
 800490c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	69d9      	ldr	r1, [r3, #28]
 8004914:	68bb      	ldr	r3, [r7, #8]
 8004916:	691a      	ldr	r2, [r3, #16]
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	430a      	orrs	r2, r1
 800491e:	61da      	str	r2, [r3, #28]
      break;
 8004920:	e064      	b.n	80049ec <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	68b9      	ldr	r1, [r7, #8]
 8004928:	4618      	mov	r0, r3
 800492a:	f000 fab1 	bl	8004e90 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	69da      	ldr	r2, [r3, #28]
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800493c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	69da      	ldr	r2, [r3, #28]
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800494c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	69d9      	ldr	r1, [r3, #28]
 8004954:	68bb      	ldr	r3, [r7, #8]
 8004956:	691b      	ldr	r3, [r3, #16]
 8004958:	021a      	lsls	r2, r3, #8
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	430a      	orrs	r2, r1
 8004960:	61da      	str	r2, [r3, #28]
      break;
 8004962:	e043      	b.n	80049ec <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	68b9      	ldr	r1, [r7, #8]
 800496a:	4618      	mov	r0, r3
 800496c:	f000 fafa 	bl	8004f64 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	f042 0208 	orr.w	r2, r2, #8
 800497e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	f022 0204 	bic.w	r2, r2, #4
 800498e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8004996:	68bb      	ldr	r3, [r7, #8]
 8004998:	691a      	ldr	r2, [r3, #16]
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	430a      	orrs	r2, r1
 80049a0:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80049a2:	e023      	b.n	80049ec <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	68b9      	ldr	r1, [r7, #8]
 80049aa:	4618      	mov	r0, r3
 80049ac:	f000 fb3e 	bl	800502c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80049be:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80049ce:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80049d6:	68bb      	ldr	r3, [r7, #8]
 80049d8:	691b      	ldr	r3, [r3, #16]
 80049da:	021a      	lsls	r2, r3, #8
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	430a      	orrs	r2, r1
 80049e2:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80049e4:	e002      	b.n	80049ec <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80049e6:	2301      	movs	r3, #1
 80049e8:	75fb      	strb	r3, [r7, #23]
      break;
 80049ea:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	2200      	movs	r2, #0
 80049f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80049f4:	7dfb      	ldrb	r3, [r7, #23]
}
 80049f6:	4618      	mov	r0, r3
 80049f8:	3718      	adds	r7, #24
 80049fa:	46bd      	mov	sp, r7
 80049fc:	bd80      	pop	{r7, pc}
 80049fe:	bf00      	nop

08004a00 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004a00:	b480      	push	{r7}
 8004a02:	b085      	sub	sp, #20
 8004a04:	af00      	add	r7, sp, #0
 8004a06:	6078      	str	r0, [r7, #4]
 8004a08:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	4a46      	ldr	r2, [pc, #280]	@ (8004b2c <TIM_Base_SetConfig+0x12c>)
 8004a14:	4293      	cmp	r3, r2
 8004a16:	d013      	beq.n	8004a40 <TIM_Base_SetConfig+0x40>
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a1e:	d00f      	beq.n	8004a40 <TIM_Base_SetConfig+0x40>
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	4a43      	ldr	r2, [pc, #268]	@ (8004b30 <TIM_Base_SetConfig+0x130>)
 8004a24:	4293      	cmp	r3, r2
 8004a26:	d00b      	beq.n	8004a40 <TIM_Base_SetConfig+0x40>
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	4a42      	ldr	r2, [pc, #264]	@ (8004b34 <TIM_Base_SetConfig+0x134>)
 8004a2c:	4293      	cmp	r3, r2
 8004a2e:	d007      	beq.n	8004a40 <TIM_Base_SetConfig+0x40>
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	4a41      	ldr	r2, [pc, #260]	@ (8004b38 <TIM_Base_SetConfig+0x138>)
 8004a34:	4293      	cmp	r3, r2
 8004a36:	d003      	beq.n	8004a40 <TIM_Base_SetConfig+0x40>
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	4a40      	ldr	r2, [pc, #256]	@ (8004b3c <TIM_Base_SetConfig+0x13c>)
 8004a3c:	4293      	cmp	r3, r2
 8004a3e:	d108      	bne.n	8004a52 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004a46:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004a48:	683b      	ldr	r3, [r7, #0]
 8004a4a:	685b      	ldr	r3, [r3, #4]
 8004a4c:	68fa      	ldr	r2, [r7, #12]
 8004a4e:	4313      	orrs	r3, r2
 8004a50:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	4a35      	ldr	r2, [pc, #212]	@ (8004b2c <TIM_Base_SetConfig+0x12c>)
 8004a56:	4293      	cmp	r3, r2
 8004a58:	d01f      	beq.n	8004a9a <TIM_Base_SetConfig+0x9a>
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a60:	d01b      	beq.n	8004a9a <TIM_Base_SetConfig+0x9a>
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	4a32      	ldr	r2, [pc, #200]	@ (8004b30 <TIM_Base_SetConfig+0x130>)
 8004a66:	4293      	cmp	r3, r2
 8004a68:	d017      	beq.n	8004a9a <TIM_Base_SetConfig+0x9a>
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	4a31      	ldr	r2, [pc, #196]	@ (8004b34 <TIM_Base_SetConfig+0x134>)
 8004a6e:	4293      	cmp	r3, r2
 8004a70:	d013      	beq.n	8004a9a <TIM_Base_SetConfig+0x9a>
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	4a30      	ldr	r2, [pc, #192]	@ (8004b38 <TIM_Base_SetConfig+0x138>)
 8004a76:	4293      	cmp	r3, r2
 8004a78:	d00f      	beq.n	8004a9a <TIM_Base_SetConfig+0x9a>
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	4a2f      	ldr	r2, [pc, #188]	@ (8004b3c <TIM_Base_SetConfig+0x13c>)
 8004a7e:	4293      	cmp	r3, r2
 8004a80:	d00b      	beq.n	8004a9a <TIM_Base_SetConfig+0x9a>
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	4a2e      	ldr	r2, [pc, #184]	@ (8004b40 <TIM_Base_SetConfig+0x140>)
 8004a86:	4293      	cmp	r3, r2
 8004a88:	d007      	beq.n	8004a9a <TIM_Base_SetConfig+0x9a>
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	4a2d      	ldr	r2, [pc, #180]	@ (8004b44 <TIM_Base_SetConfig+0x144>)
 8004a8e:	4293      	cmp	r3, r2
 8004a90:	d003      	beq.n	8004a9a <TIM_Base_SetConfig+0x9a>
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	4a2c      	ldr	r2, [pc, #176]	@ (8004b48 <TIM_Base_SetConfig+0x148>)
 8004a96:	4293      	cmp	r3, r2
 8004a98:	d108      	bne.n	8004aac <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004aa0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004aa2:	683b      	ldr	r3, [r7, #0]
 8004aa4:	68db      	ldr	r3, [r3, #12]
 8004aa6:	68fa      	ldr	r2, [r7, #12]
 8004aa8:	4313      	orrs	r3, r2
 8004aaa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004ab2:	683b      	ldr	r3, [r7, #0]
 8004ab4:	695b      	ldr	r3, [r3, #20]
 8004ab6:	4313      	orrs	r3, r2
 8004ab8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	68fa      	ldr	r2, [r7, #12]
 8004abe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004ac0:	683b      	ldr	r3, [r7, #0]
 8004ac2:	689a      	ldr	r2, [r3, #8]
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004ac8:	683b      	ldr	r3, [r7, #0]
 8004aca:	681a      	ldr	r2, [r3, #0]
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	4a16      	ldr	r2, [pc, #88]	@ (8004b2c <TIM_Base_SetConfig+0x12c>)
 8004ad4:	4293      	cmp	r3, r2
 8004ad6:	d00f      	beq.n	8004af8 <TIM_Base_SetConfig+0xf8>
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	4a18      	ldr	r2, [pc, #96]	@ (8004b3c <TIM_Base_SetConfig+0x13c>)
 8004adc:	4293      	cmp	r3, r2
 8004ade:	d00b      	beq.n	8004af8 <TIM_Base_SetConfig+0xf8>
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	4a17      	ldr	r2, [pc, #92]	@ (8004b40 <TIM_Base_SetConfig+0x140>)
 8004ae4:	4293      	cmp	r3, r2
 8004ae6:	d007      	beq.n	8004af8 <TIM_Base_SetConfig+0xf8>
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	4a16      	ldr	r2, [pc, #88]	@ (8004b44 <TIM_Base_SetConfig+0x144>)
 8004aec:	4293      	cmp	r3, r2
 8004aee:	d003      	beq.n	8004af8 <TIM_Base_SetConfig+0xf8>
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	4a15      	ldr	r2, [pc, #84]	@ (8004b48 <TIM_Base_SetConfig+0x148>)
 8004af4:	4293      	cmp	r3, r2
 8004af6:	d103      	bne.n	8004b00 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004af8:	683b      	ldr	r3, [r7, #0]
 8004afa:	691a      	ldr	r2, [r3, #16]
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	2201      	movs	r2, #1
 8004b04:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	691b      	ldr	r3, [r3, #16]
 8004b0a:	f003 0301 	and.w	r3, r3, #1
 8004b0e:	2b01      	cmp	r3, #1
 8004b10:	d105      	bne.n	8004b1e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	691b      	ldr	r3, [r3, #16]
 8004b16:	f023 0201 	bic.w	r2, r3, #1
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	611a      	str	r2, [r3, #16]
  }
}
 8004b1e:	bf00      	nop
 8004b20:	3714      	adds	r7, #20
 8004b22:	46bd      	mov	sp, r7
 8004b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b28:	4770      	bx	lr
 8004b2a:	bf00      	nop
 8004b2c:	40010000 	.word	0x40010000
 8004b30:	40000400 	.word	0x40000400
 8004b34:	40000800 	.word	0x40000800
 8004b38:	40000c00 	.word	0x40000c00
 8004b3c:	40010400 	.word	0x40010400
 8004b40:	40014000 	.word	0x40014000
 8004b44:	40014400 	.word	0x40014400
 8004b48:	40014800 	.word	0x40014800

08004b4c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004b4c:	b480      	push	{r7}
 8004b4e:	b087      	sub	sp, #28
 8004b50:	af00      	add	r7, sp, #0
 8004b52:	6078      	str	r0, [r7, #4]
 8004b54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	6a1b      	ldr	r3, [r3, #32]
 8004b5a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	6a1b      	ldr	r3, [r3, #32]
 8004b60:	f023 0201 	bic.w	r2, r3, #1
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	685b      	ldr	r3, [r3, #4]
 8004b6c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	699b      	ldr	r3, [r3, #24]
 8004b72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004b74:	68fa      	ldr	r2, [r7, #12]
 8004b76:	4b37      	ldr	r3, [pc, #220]	@ (8004c54 <TIM_OC1_SetConfig+0x108>)
 8004b78:	4013      	ands	r3, r2
 8004b7a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	f023 0303 	bic.w	r3, r3, #3
 8004b82:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004b84:	683b      	ldr	r3, [r7, #0]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	68fa      	ldr	r2, [r7, #12]
 8004b8a:	4313      	orrs	r3, r2
 8004b8c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004b8e:	697b      	ldr	r3, [r7, #20]
 8004b90:	f023 0302 	bic.w	r3, r3, #2
 8004b94:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004b96:	683b      	ldr	r3, [r7, #0]
 8004b98:	689b      	ldr	r3, [r3, #8]
 8004b9a:	697a      	ldr	r2, [r7, #20]
 8004b9c:	4313      	orrs	r3, r2
 8004b9e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	4a2d      	ldr	r2, [pc, #180]	@ (8004c58 <TIM_OC1_SetConfig+0x10c>)
 8004ba4:	4293      	cmp	r3, r2
 8004ba6:	d00f      	beq.n	8004bc8 <TIM_OC1_SetConfig+0x7c>
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	4a2c      	ldr	r2, [pc, #176]	@ (8004c5c <TIM_OC1_SetConfig+0x110>)
 8004bac:	4293      	cmp	r3, r2
 8004bae:	d00b      	beq.n	8004bc8 <TIM_OC1_SetConfig+0x7c>
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	4a2b      	ldr	r2, [pc, #172]	@ (8004c60 <TIM_OC1_SetConfig+0x114>)
 8004bb4:	4293      	cmp	r3, r2
 8004bb6:	d007      	beq.n	8004bc8 <TIM_OC1_SetConfig+0x7c>
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	4a2a      	ldr	r2, [pc, #168]	@ (8004c64 <TIM_OC1_SetConfig+0x118>)
 8004bbc:	4293      	cmp	r3, r2
 8004bbe:	d003      	beq.n	8004bc8 <TIM_OC1_SetConfig+0x7c>
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	4a29      	ldr	r2, [pc, #164]	@ (8004c68 <TIM_OC1_SetConfig+0x11c>)
 8004bc4:	4293      	cmp	r3, r2
 8004bc6:	d10c      	bne.n	8004be2 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004bc8:	697b      	ldr	r3, [r7, #20]
 8004bca:	f023 0308 	bic.w	r3, r3, #8
 8004bce:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004bd0:	683b      	ldr	r3, [r7, #0]
 8004bd2:	68db      	ldr	r3, [r3, #12]
 8004bd4:	697a      	ldr	r2, [r7, #20]
 8004bd6:	4313      	orrs	r3, r2
 8004bd8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004bda:	697b      	ldr	r3, [r7, #20]
 8004bdc:	f023 0304 	bic.w	r3, r3, #4
 8004be0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	4a1c      	ldr	r2, [pc, #112]	@ (8004c58 <TIM_OC1_SetConfig+0x10c>)
 8004be6:	4293      	cmp	r3, r2
 8004be8:	d00f      	beq.n	8004c0a <TIM_OC1_SetConfig+0xbe>
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	4a1b      	ldr	r2, [pc, #108]	@ (8004c5c <TIM_OC1_SetConfig+0x110>)
 8004bee:	4293      	cmp	r3, r2
 8004bf0:	d00b      	beq.n	8004c0a <TIM_OC1_SetConfig+0xbe>
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	4a1a      	ldr	r2, [pc, #104]	@ (8004c60 <TIM_OC1_SetConfig+0x114>)
 8004bf6:	4293      	cmp	r3, r2
 8004bf8:	d007      	beq.n	8004c0a <TIM_OC1_SetConfig+0xbe>
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	4a19      	ldr	r2, [pc, #100]	@ (8004c64 <TIM_OC1_SetConfig+0x118>)
 8004bfe:	4293      	cmp	r3, r2
 8004c00:	d003      	beq.n	8004c0a <TIM_OC1_SetConfig+0xbe>
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	4a18      	ldr	r2, [pc, #96]	@ (8004c68 <TIM_OC1_SetConfig+0x11c>)
 8004c06:	4293      	cmp	r3, r2
 8004c08:	d111      	bne.n	8004c2e <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004c0a:	693b      	ldr	r3, [r7, #16]
 8004c0c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004c10:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004c12:	693b      	ldr	r3, [r7, #16]
 8004c14:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004c18:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004c1a:	683b      	ldr	r3, [r7, #0]
 8004c1c:	695b      	ldr	r3, [r3, #20]
 8004c1e:	693a      	ldr	r2, [r7, #16]
 8004c20:	4313      	orrs	r3, r2
 8004c22:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004c24:	683b      	ldr	r3, [r7, #0]
 8004c26:	699b      	ldr	r3, [r3, #24]
 8004c28:	693a      	ldr	r2, [r7, #16]
 8004c2a:	4313      	orrs	r3, r2
 8004c2c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	693a      	ldr	r2, [r7, #16]
 8004c32:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	68fa      	ldr	r2, [r7, #12]
 8004c38:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004c3a:	683b      	ldr	r3, [r7, #0]
 8004c3c:	685a      	ldr	r2, [r3, #4]
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	697a      	ldr	r2, [r7, #20]
 8004c46:	621a      	str	r2, [r3, #32]
}
 8004c48:	bf00      	nop
 8004c4a:	371c      	adds	r7, #28
 8004c4c:	46bd      	mov	sp, r7
 8004c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c52:	4770      	bx	lr
 8004c54:	fffeff8f 	.word	0xfffeff8f
 8004c58:	40010000 	.word	0x40010000
 8004c5c:	40010400 	.word	0x40010400
 8004c60:	40014000 	.word	0x40014000
 8004c64:	40014400 	.word	0x40014400
 8004c68:	40014800 	.word	0x40014800

08004c6c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004c6c:	b480      	push	{r7}
 8004c6e:	b087      	sub	sp, #28
 8004c70:	af00      	add	r7, sp, #0
 8004c72:	6078      	str	r0, [r7, #4]
 8004c74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	6a1b      	ldr	r3, [r3, #32]
 8004c7a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	6a1b      	ldr	r3, [r3, #32]
 8004c80:	f023 0210 	bic.w	r2, r3, #16
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	685b      	ldr	r3, [r3, #4]
 8004c8c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	699b      	ldr	r3, [r3, #24]
 8004c92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004c94:	68fa      	ldr	r2, [r7, #12]
 8004c96:	4b34      	ldr	r3, [pc, #208]	@ (8004d68 <TIM_OC2_SetConfig+0xfc>)
 8004c98:	4013      	ands	r3, r2
 8004c9a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004ca2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004ca4:	683b      	ldr	r3, [r7, #0]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	021b      	lsls	r3, r3, #8
 8004caa:	68fa      	ldr	r2, [r7, #12]
 8004cac:	4313      	orrs	r3, r2
 8004cae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004cb0:	697b      	ldr	r3, [r7, #20]
 8004cb2:	f023 0320 	bic.w	r3, r3, #32
 8004cb6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004cb8:	683b      	ldr	r3, [r7, #0]
 8004cba:	689b      	ldr	r3, [r3, #8]
 8004cbc:	011b      	lsls	r3, r3, #4
 8004cbe:	697a      	ldr	r2, [r7, #20]
 8004cc0:	4313      	orrs	r3, r2
 8004cc2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	4a29      	ldr	r2, [pc, #164]	@ (8004d6c <TIM_OC2_SetConfig+0x100>)
 8004cc8:	4293      	cmp	r3, r2
 8004cca:	d003      	beq.n	8004cd4 <TIM_OC2_SetConfig+0x68>
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	4a28      	ldr	r2, [pc, #160]	@ (8004d70 <TIM_OC2_SetConfig+0x104>)
 8004cd0:	4293      	cmp	r3, r2
 8004cd2:	d10d      	bne.n	8004cf0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004cd4:	697b      	ldr	r3, [r7, #20]
 8004cd6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004cda:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004cdc:	683b      	ldr	r3, [r7, #0]
 8004cde:	68db      	ldr	r3, [r3, #12]
 8004ce0:	011b      	lsls	r3, r3, #4
 8004ce2:	697a      	ldr	r2, [r7, #20]
 8004ce4:	4313      	orrs	r3, r2
 8004ce6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004ce8:	697b      	ldr	r3, [r7, #20]
 8004cea:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004cee:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	4a1e      	ldr	r2, [pc, #120]	@ (8004d6c <TIM_OC2_SetConfig+0x100>)
 8004cf4:	4293      	cmp	r3, r2
 8004cf6:	d00f      	beq.n	8004d18 <TIM_OC2_SetConfig+0xac>
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	4a1d      	ldr	r2, [pc, #116]	@ (8004d70 <TIM_OC2_SetConfig+0x104>)
 8004cfc:	4293      	cmp	r3, r2
 8004cfe:	d00b      	beq.n	8004d18 <TIM_OC2_SetConfig+0xac>
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	4a1c      	ldr	r2, [pc, #112]	@ (8004d74 <TIM_OC2_SetConfig+0x108>)
 8004d04:	4293      	cmp	r3, r2
 8004d06:	d007      	beq.n	8004d18 <TIM_OC2_SetConfig+0xac>
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	4a1b      	ldr	r2, [pc, #108]	@ (8004d78 <TIM_OC2_SetConfig+0x10c>)
 8004d0c:	4293      	cmp	r3, r2
 8004d0e:	d003      	beq.n	8004d18 <TIM_OC2_SetConfig+0xac>
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	4a1a      	ldr	r2, [pc, #104]	@ (8004d7c <TIM_OC2_SetConfig+0x110>)
 8004d14:	4293      	cmp	r3, r2
 8004d16:	d113      	bne.n	8004d40 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004d18:	693b      	ldr	r3, [r7, #16]
 8004d1a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004d1e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004d20:	693b      	ldr	r3, [r7, #16]
 8004d22:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004d26:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004d28:	683b      	ldr	r3, [r7, #0]
 8004d2a:	695b      	ldr	r3, [r3, #20]
 8004d2c:	009b      	lsls	r3, r3, #2
 8004d2e:	693a      	ldr	r2, [r7, #16]
 8004d30:	4313      	orrs	r3, r2
 8004d32:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004d34:	683b      	ldr	r3, [r7, #0]
 8004d36:	699b      	ldr	r3, [r3, #24]
 8004d38:	009b      	lsls	r3, r3, #2
 8004d3a:	693a      	ldr	r2, [r7, #16]
 8004d3c:	4313      	orrs	r3, r2
 8004d3e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	693a      	ldr	r2, [r7, #16]
 8004d44:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	68fa      	ldr	r2, [r7, #12]
 8004d4a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004d4c:	683b      	ldr	r3, [r7, #0]
 8004d4e:	685a      	ldr	r2, [r3, #4]
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	697a      	ldr	r2, [r7, #20]
 8004d58:	621a      	str	r2, [r3, #32]
}
 8004d5a:	bf00      	nop
 8004d5c:	371c      	adds	r7, #28
 8004d5e:	46bd      	mov	sp, r7
 8004d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d64:	4770      	bx	lr
 8004d66:	bf00      	nop
 8004d68:	feff8fff 	.word	0xfeff8fff
 8004d6c:	40010000 	.word	0x40010000
 8004d70:	40010400 	.word	0x40010400
 8004d74:	40014000 	.word	0x40014000
 8004d78:	40014400 	.word	0x40014400
 8004d7c:	40014800 	.word	0x40014800

08004d80 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004d80:	b480      	push	{r7}
 8004d82:	b087      	sub	sp, #28
 8004d84:	af00      	add	r7, sp, #0
 8004d86:	6078      	str	r0, [r7, #4]
 8004d88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	6a1b      	ldr	r3, [r3, #32]
 8004d8e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	6a1b      	ldr	r3, [r3, #32]
 8004d94:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	685b      	ldr	r3, [r3, #4]
 8004da0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	69db      	ldr	r3, [r3, #28]
 8004da6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004da8:	68fa      	ldr	r2, [r7, #12]
 8004daa:	4b33      	ldr	r3, [pc, #204]	@ (8004e78 <TIM_OC3_SetConfig+0xf8>)
 8004dac:	4013      	ands	r3, r2
 8004dae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	f023 0303 	bic.w	r3, r3, #3
 8004db6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004db8:	683b      	ldr	r3, [r7, #0]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	68fa      	ldr	r2, [r7, #12]
 8004dbe:	4313      	orrs	r3, r2
 8004dc0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004dc2:	697b      	ldr	r3, [r7, #20]
 8004dc4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004dc8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004dca:	683b      	ldr	r3, [r7, #0]
 8004dcc:	689b      	ldr	r3, [r3, #8]
 8004dce:	021b      	lsls	r3, r3, #8
 8004dd0:	697a      	ldr	r2, [r7, #20]
 8004dd2:	4313      	orrs	r3, r2
 8004dd4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	4a28      	ldr	r2, [pc, #160]	@ (8004e7c <TIM_OC3_SetConfig+0xfc>)
 8004dda:	4293      	cmp	r3, r2
 8004ddc:	d003      	beq.n	8004de6 <TIM_OC3_SetConfig+0x66>
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	4a27      	ldr	r2, [pc, #156]	@ (8004e80 <TIM_OC3_SetConfig+0x100>)
 8004de2:	4293      	cmp	r3, r2
 8004de4:	d10d      	bne.n	8004e02 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004de6:	697b      	ldr	r3, [r7, #20]
 8004de8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004dec:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004dee:	683b      	ldr	r3, [r7, #0]
 8004df0:	68db      	ldr	r3, [r3, #12]
 8004df2:	021b      	lsls	r3, r3, #8
 8004df4:	697a      	ldr	r2, [r7, #20]
 8004df6:	4313      	orrs	r3, r2
 8004df8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004dfa:	697b      	ldr	r3, [r7, #20]
 8004dfc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004e00:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	4a1d      	ldr	r2, [pc, #116]	@ (8004e7c <TIM_OC3_SetConfig+0xfc>)
 8004e06:	4293      	cmp	r3, r2
 8004e08:	d00f      	beq.n	8004e2a <TIM_OC3_SetConfig+0xaa>
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	4a1c      	ldr	r2, [pc, #112]	@ (8004e80 <TIM_OC3_SetConfig+0x100>)
 8004e0e:	4293      	cmp	r3, r2
 8004e10:	d00b      	beq.n	8004e2a <TIM_OC3_SetConfig+0xaa>
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	4a1b      	ldr	r2, [pc, #108]	@ (8004e84 <TIM_OC3_SetConfig+0x104>)
 8004e16:	4293      	cmp	r3, r2
 8004e18:	d007      	beq.n	8004e2a <TIM_OC3_SetConfig+0xaa>
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	4a1a      	ldr	r2, [pc, #104]	@ (8004e88 <TIM_OC3_SetConfig+0x108>)
 8004e1e:	4293      	cmp	r3, r2
 8004e20:	d003      	beq.n	8004e2a <TIM_OC3_SetConfig+0xaa>
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	4a19      	ldr	r2, [pc, #100]	@ (8004e8c <TIM_OC3_SetConfig+0x10c>)
 8004e26:	4293      	cmp	r3, r2
 8004e28:	d113      	bne.n	8004e52 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004e2a:	693b      	ldr	r3, [r7, #16]
 8004e2c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004e30:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004e32:	693b      	ldr	r3, [r7, #16]
 8004e34:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004e38:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004e3a:	683b      	ldr	r3, [r7, #0]
 8004e3c:	695b      	ldr	r3, [r3, #20]
 8004e3e:	011b      	lsls	r3, r3, #4
 8004e40:	693a      	ldr	r2, [r7, #16]
 8004e42:	4313      	orrs	r3, r2
 8004e44:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004e46:	683b      	ldr	r3, [r7, #0]
 8004e48:	699b      	ldr	r3, [r3, #24]
 8004e4a:	011b      	lsls	r3, r3, #4
 8004e4c:	693a      	ldr	r2, [r7, #16]
 8004e4e:	4313      	orrs	r3, r2
 8004e50:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	693a      	ldr	r2, [r7, #16]
 8004e56:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	68fa      	ldr	r2, [r7, #12]
 8004e5c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004e5e:	683b      	ldr	r3, [r7, #0]
 8004e60:	685a      	ldr	r2, [r3, #4]
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	697a      	ldr	r2, [r7, #20]
 8004e6a:	621a      	str	r2, [r3, #32]
}
 8004e6c:	bf00      	nop
 8004e6e:	371c      	adds	r7, #28
 8004e70:	46bd      	mov	sp, r7
 8004e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e76:	4770      	bx	lr
 8004e78:	fffeff8f 	.word	0xfffeff8f
 8004e7c:	40010000 	.word	0x40010000
 8004e80:	40010400 	.word	0x40010400
 8004e84:	40014000 	.word	0x40014000
 8004e88:	40014400 	.word	0x40014400
 8004e8c:	40014800 	.word	0x40014800

08004e90 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004e90:	b480      	push	{r7}
 8004e92:	b087      	sub	sp, #28
 8004e94:	af00      	add	r7, sp, #0
 8004e96:	6078      	str	r0, [r7, #4]
 8004e98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	6a1b      	ldr	r3, [r3, #32]
 8004e9e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	6a1b      	ldr	r3, [r3, #32]
 8004ea4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	685b      	ldr	r3, [r3, #4]
 8004eb0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	69db      	ldr	r3, [r3, #28]
 8004eb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004eb8:	68fa      	ldr	r2, [r7, #12]
 8004eba:	4b24      	ldr	r3, [pc, #144]	@ (8004f4c <TIM_OC4_SetConfig+0xbc>)
 8004ebc:	4013      	ands	r3, r2
 8004ebe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004ec6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004ec8:	683b      	ldr	r3, [r7, #0]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	021b      	lsls	r3, r3, #8
 8004ece:	68fa      	ldr	r2, [r7, #12]
 8004ed0:	4313      	orrs	r3, r2
 8004ed2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004ed4:	693b      	ldr	r3, [r7, #16]
 8004ed6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004eda:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004edc:	683b      	ldr	r3, [r7, #0]
 8004ede:	689b      	ldr	r3, [r3, #8]
 8004ee0:	031b      	lsls	r3, r3, #12
 8004ee2:	693a      	ldr	r2, [r7, #16]
 8004ee4:	4313      	orrs	r3, r2
 8004ee6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	4a19      	ldr	r2, [pc, #100]	@ (8004f50 <TIM_OC4_SetConfig+0xc0>)
 8004eec:	4293      	cmp	r3, r2
 8004eee:	d00f      	beq.n	8004f10 <TIM_OC4_SetConfig+0x80>
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	4a18      	ldr	r2, [pc, #96]	@ (8004f54 <TIM_OC4_SetConfig+0xc4>)
 8004ef4:	4293      	cmp	r3, r2
 8004ef6:	d00b      	beq.n	8004f10 <TIM_OC4_SetConfig+0x80>
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	4a17      	ldr	r2, [pc, #92]	@ (8004f58 <TIM_OC4_SetConfig+0xc8>)
 8004efc:	4293      	cmp	r3, r2
 8004efe:	d007      	beq.n	8004f10 <TIM_OC4_SetConfig+0x80>
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	4a16      	ldr	r2, [pc, #88]	@ (8004f5c <TIM_OC4_SetConfig+0xcc>)
 8004f04:	4293      	cmp	r3, r2
 8004f06:	d003      	beq.n	8004f10 <TIM_OC4_SetConfig+0x80>
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	4a15      	ldr	r2, [pc, #84]	@ (8004f60 <TIM_OC4_SetConfig+0xd0>)
 8004f0c:	4293      	cmp	r3, r2
 8004f0e:	d109      	bne.n	8004f24 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004f10:	697b      	ldr	r3, [r7, #20]
 8004f12:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004f16:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004f18:	683b      	ldr	r3, [r7, #0]
 8004f1a:	695b      	ldr	r3, [r3, #20]
 8004f1c:	019b      	lsls	r3, r3, #6
 8004f1e:	697a      	ldr	r2, [r7, #20]
 8004f20:	4313      	orrs	r3, r2
 8004f22:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	697a      	ldr	r2, [r7, #20]
 8004f28:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	68fa      	ldr	r2, [r7, #12]
 8004f2e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004f30:	683b      	ldr	r3, [r7, #0]
 8004f32:	685a      	ldr	r2, [r3, #4]
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	693a      	ldr	r2, [r7, #16]
 8004f3c:	621a      	str	r2, [r3, #32]
}
 8004f3e:	bf00      	nop
 8004f40:	371c      	adds	r7, #28
 8004f42:	46bd      	mov	sp, r7
 8004f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f48:	4770      	bx	lr
 8004f4a:	bf00      	nop
 8004f4c:	feff8fff 	.word	0xfeff8fff
 8004f50:	40010000 	.word	0x40010000
 8004f54:	40010400 	.word	0x40010400
 8004f58:	40014000 	.word	0x40014000
 8004f5c:	40014400 	.word	0x40014400
 8004f60:	40014800 	.word	0x40014800

08004f64 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004f64:	b480      	push	{r7}
 8004f66:	b087      	sub	sp, #28
 8004f68:	af00      	add	r7, sp, #0
 8004f6a:	6078      	str	r0, [r7, #4]
 8004f6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	6a1b      	ldr	r3, [r3, #32]
 8004f72:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	6a1b      	ldr	r3, [r3, #32]
 8004f78:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	685b      	ldr	r3, [r3, #4]
 8004f84:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004f8c:	68fa      	ldr	r2, [r7, #12]
 8004f8e:	4b21      	ldr	r3, [pc, #132]	@ (8005014 <TIM_OC5_SetConfig+0xb0>)
 8004f90:	4013      	ands	r3, r2
 8004f92:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004f94:	683b      	ldr	r3, [r7, #0]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	68fa      	ldr	r2, [r7, #12]
 8004f9a:	4313      	orrs	r3, r2
 8004f9c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004f9e:	693b      	ldr	r3, [r7, #16]
 8004fa0:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8004fa4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004fa6:	683b      	ldr	r3, [r7, #0]
 8004fa8:	689b      	ldr	r3, [r3, #8]
 8004faa:	041b      	lsls	r3, r3, #16
 8004fac:	693a      	ldr	r2, [r7, #16]
 8004fae:	4313      	orrs	r3, r2
 8004fb0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	4a18      	ldr	r2, [pc, #96]	@ (8005018 <TIM_OC5_SetConfig+0xb4>)
 8004fb6:	4293      	cmp	r3, r2
 8004fb8:	d00f      	beq.n	8004fda <TIM_OC5_SetConfig+0x76>
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	4a17      	ldr	r2, [pc, #92]	@ (800501c <TIM_OC5_SetConfig+0xb8>)
 8004fbe:	4293      	cmp	r3, r2
 8004fc0:	d00b      	beq.n	8004fda <TIM_OC5_SetConfig+0x76>
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	4a16      	ldr	r2, [pc, #88]	@ (8005020 <TIM_OC5_SetConfig+0xbc>)
 8004fc6:	4293      	cmp	r3, r2
 8004fc8:	d007      	beq.n	8004fda <TIM_OC5_SetConfig+0x76>
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	4a15      	ldr	r2, [pc, #84]	@ (8005024 <TIM_OC5_SetConfig+0xc0>)
 8004fce:	4293      	cmp	r3, r2
 8004fd0:	d003      	beq.n	8004fda <TIM_OC5_SetConfig+0x76>
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	4a14      	ldr	r2, [pc, #80]	@ (8005028 <TIM_OC5_SetConfig+0xc4>)
 8004fd6:	4293      	cmp	r3, r2
 8004fd8:	d109      	bne.n	8004fee <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004fda:	697b      	ldr	r3, [r7, #20]
 8004fdc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004fe0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004fe2:	683b      	ldr	r3, [r7, #0]
 8004fe4:	695b      	ldr	r3, [r3, #20]
 8004fe6:	021b      	lsls	r3, r3, #8
 8004fe8:	697a      	ldr	r2, [r7, #20]
 8004fea:	4313      	orrs	r3, r2
 8004fec:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	697a      	ldr	r2, [r7, #20]
 8004ff2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	68fa      	ldr	r2, [r7, #12]
 8004ff8:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004ffa:	683b      	ldr	r3, [r7, #0]
 8004ffc:	685a      	ldr	r2, [r3, #4]
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	693a      	ldr	r2, [r7, #16]
 8005006:	621a      	str	r2, [r3, #32]
}
 8005008:	bf00      	nop
 800500a:	371c      	adds	r7, #28
 800500c:	46bd      	mov	sp, r7
 800500e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005012:	4770      	bx	lr
 8005014:	fffeff8f 	.word	0xfffeff8f
 8005018:	40010000 	.word	0x40010000
 800501c:	40010400 	.word	0x40010400
 8005020:	40014000 	.word	0x40014000
 8005024:	40014400 	.word	0x40014400
 8005028:	40014800 	.word	0x40014800

0800502c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800502c:	b480      	push	{r7}
 800502e:	b087      	sub	sp, #28
 8005030:	af00      	add	r7, sp, #0
 8005032:	6078      	str	r0, [r7, #4]
 8005034:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	6a1b      	ldr	r3, [r3, #32]
 800503a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	6a1b      	ldr	r3, [r3, #32]
 8005040:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	685b      	ldr	r3, [r3, #4]
 800504c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005052:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005054:	68fa      	ldr	r2, [r7, #12]
 8005056:	4b22      	ldr	r3, [pc, #136]	@ (80050e0 <TIM_OC6_SetConfig+0xb4>)
 8005058:	4013      	ands	r3, r2
 800505a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800505c:	683b      	ldr	r3, [r7, #0]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	021b      	lsls	r3, r3, #8
 8005062:	68fa      	ldr	r2, [r7, #12]
 8005064:	4313      	orrs	r3, r2
 8005066:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005068:	693b      	ldr	r3, [r7, #16]
 800506a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800506e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005070:	683b      	ldr	r3, [r7, #0]
 8005072:	689b      	ldr	r3, [r3, #8]
 8005074:	051b      	lsls	r3, r3, #20
 8005076:	693a      	ldr	r2, [r7, #16]
 8005078:	4313      	orrs	r3, r2
 800507a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	4a19      	ldr	r2, [pc, #100]	@ (80050e4 <TIM_OC6_SetConfig+0xb8>)
 8005080:	4293      	cmp	r3, r2
 8005082:	d00f      	beq.n	80050a4 <TIM_OC6_SetConfig+0x78>
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	4a18      	ldr	r2, [pc, #96]	@ (80050e8 <TIM_OC6_SetConfig+0xbc>)
 8005088:	4293      	cmp	r3, r2
 800508a:	d00b      	beq.n	80050a4 <TIM_OC6_SetConfig+0x78>
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	4a17      	ldr	r2, [pc, #92]	@ (80050ec <TIM_OC6_SetConfig+0xc0>)
 8005090:	4293      	cmp	r3, r2
 8005092:	d007      	beq.n	80050a4 <TIM_OC6_SetConfig+0x78>
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	4a16      	ldr	r2, [pc, #88]	@ (80050f0 <TIM_OC6_SetConfig+0xc4>)
 8005098:	4293      	cmp	r3, r2
 800509a:	d003      	beq.n	80050a4 <TIM_OC6_SetConfig+0x78>
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	4a15      	ldr	r2, [pc, #84]	@ (80050f4 <TIM_OC6_SetConfig+0xc8>)
 80050a0:	4293      	cmp	r3, r2
 80050a2:	d109      	bne.n	80050b8 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80050a4:	697b      	ldr	r3, [r7, #20]
 80050a6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80050aa:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80050ac:	683b      	ldr	r3, [r7, #0]
 80050ae:	695b      	ldr	r3, [r3, #20]
 80050b0:	029b      	lsls	r3, r3, #10
 80050b2:	697a      	ldr	r2, [r7, #20]
 80050b4:	4313      	orrs	r3, r2
 80050b6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	697a      	ldr	r2, [r7, #20]
 80050bc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	68fa      	ldr	r2, [r7, #12]
 80050c2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80050c4:	683b      	ldr	r3, [r7, #0]
 80050c6:	685a      	ldr	r2, [r3, #4]
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	693a      	ldr	r2, [r7, #16]
 80050d0:	621a      	str	r2, [r3, #32]
}
 80050d2:	bf00      	nop
 80050d4:	371c      	adds	r7, #28
 80050d6:	46bd      	mov	sp, r7
 80050d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050dc:	4770      	bx	lr
 80050de:	bf00      	nop
 80050e0:	feff8fff 	.word	0xfeff8fff
 80050e4:	40010000 	.word	0x40010000
 80050e8:	40010400 	.word	0x40010400
 80050ec:	40014000 	.word	0x40014000
 80050f0:	40014400 	.word	0x40014400
 80050f4:	40014800 	.word	0x40014800

080050f8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80050f8:	b480      	push	{r7}
 80050fa:	b087      	sub	sp, #28
 80050fc:	af00      	add	r7, sp, #0
 80050fe:	60f8      	str	r0, [r7, #12]
 8005100:	60b9      	str	r1, [r7, #8]
 8005102:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005104:	68bb      	ldr	r3, [r7, #8]
 8005106:	f003 031f 	and.w	r3, r3, #31
 800510a:	2201      	movs	r2, #1
 800510c:	fa02 f303 	lsl.w	r3, r2, r3
 8005110:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	6a1a      	ldr	r2, [r3, #32]
 8005116:	697b      	ldr	r3, [r7, #20]
 8005118:	43db      	mvns	r3, r3
 800511a:	401a      	ands	r2, r3
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	6a1a      	ldr	r2, [r3, #32]
 8005124:	68bb      	ldr	r3, [r7, #8]
 8005126:	f003 031f 	and.w	r3, r3, #31
 800512a:	6879      	ldr	r1, [r7, #4]
 800512c:	fa01 f303 	lsl.w	r3, r1, r3
 8005130:	431a      	orrs	r2, r3
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	621a      	str	r2, [r3, #32]
}
 8005136:	bf00      	nop
 8005138:	371c      	adds	r7, #28
 800513a:	46bd      	mov	sp, r7
 800513c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005140:	4770      	bx	lr

08005142 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005142:	b580      	push	{r7, lr}
 8005144:	b082      	sub	sp, #8
 8005146:	af00      	add	r7, sp, #0
 8005148:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	2b00      	cmp	r3, #0
 800514e:	d101      	bne.n	8005154 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005150:	2301      	movs	r3, #1
 8005152:	e042      	b.n	80051da <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800515a:	2b00      	cmp	r3, #0
 800515c:	d106      	bne.n	800516c <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	2200      	movs	r2, #0
 8005162:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005166:	6878      	ldr	r0, [r7, #4]
 8005168:	f7fb febc 	bl	8000ee4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	2224      	movs	r2, #36	@ 0x24
 8005170:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	681a      	ldr	r2, [r3, #0]
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	f022 0201 	bic.w	r2, r2, #1
 8005182:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005188:	2b00      	cmp	r3, #0
 800518a:	d002      	beq.n	8005192 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800518c:	6878      	ldr	r0, [r7, #4]
 800518e:	f000 fd91 	bl	8005cb4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005192:	6878      	ldr	r0, [r7, #4]
 8005194:	f000 f826 	bl	80051e4 <UART_SetConfig>
 8005198:	4603      	mov	r3, r0
 800519a:	2b01      	cmp	r3, #1
 800519c:	d101      	bne.n	80051a2 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800519e:	2301      	movs	r3, #1
 80051a0:	e01b      	b.n	80051da <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	685a      	ldr	r2, [r3, #4]
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80051b0:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	689a      	ldr	r2, [r3, #8]
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80051c0:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	681a      	ldr	r2, [r3, #0]
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	f042 0201 	orr.w	r2, r2, #1
 80051d0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80051d2:	6878      	ldr	r0, [r7, #4]
 80051d4:	f000 fe10 	bl	8005df8 <UART_CheckIdleState>
 80051d8:	4603      	mov	r3, r0
}
 80051da:	4618      	mov	r0, r3
 80051dc:	3708      	adds	r7, #8
 80051de:	46bd      	mov	sp, r7
 80051e0:	bd80      	pop	{r7, pc}
	...

080051e4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80051e4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80051e8:	b092      	sub	sp, #72	@ 0x48
 80051ea:	af00      	add	r7, sp, #0
 80051ec:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80051ee:	2300      	movs	r3, #0
 80051f0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80051f4:	697b      	ldr	r3, [r7, #20]
 80051f6:	689a      	ldr	r2, [r3, #8]
 80051f8:	697b      	ldr	r3, [r7, #20]
 80051fa:	691b      	ldr	r3, [r3, #16]
 80051fc:	431a      	orrs	r2, r3
 80051fe:	697b      	ldr	r3, [r7, #20]
 8005200:	695b      	ldr	r3, [r3, #20]
 8005202:	431a      	orrs	r2, r3
 8005204:	697b      	ldr	r3, [r7, #20]
 8005206:	69db      	ldr	r3, [r3, #28]
 8005208:	4313      	orrs	r3, r2
 800520a:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800520c:	697b      	ldr	r3, [r7, #20]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	681a      	ldr	r2, [r3, #0]
 8005212:	4bbe      	ldr	r3, [pc, #760]	@ (800550c <UART_SetConfig+0x328>)
 8005214:	4013      	ands	r3, r2
 8005216:	697a      	ldr	r2, [r7, #20]
 8005218:	6812      	ldr	r2, [r2, #0]
 800521a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800521c:	430b      	orrs	r3, r1
 800521e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005220:	697b      	ldr	r3, [r7, #20]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	685b      	ldr	r3, [r3, #4]
 8005226:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800522a:	697b      	ldr	r3, [r7, #20]
 800522c:	68da      	ldr	r2, [r3, #12]
 800522e:	697b      	ldr	r3, [r7, #20]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	430a      	orrs	r2, r1
 8005234:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005236:	697b      	ldr	r3, [r7, #20]
 8005238:	699b      	ldr	r3, [r3, #24]
 800523a:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800523c:	697b      	ldr	r3, [r7, #20]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	4ab3      	ldr	r2, [pc, #716]	@ (8005510 <UART_SetConfig+0x32c>)
 8005242:	4293      	cmp	r3, r2
 8005244:	d004      	beq.n	8005250 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005246:	697b      	ldr	r3, [r7, #20]
 8005248:	6a1b      	ldr	r3, [r3, #32]
 800524a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800524c:	4313      	orrs	r3, r2
 800524e:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005250:	697b      	ldr	r3, [r7, #20]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	689a      	ldr	r2, [r3, #8]
 8005256:	4baf      	ldr	r3, [pc, #700]	@ (8005514 <UART_SetConfig+0x330>)
 8005258:	4013      	ands	r3, r2
 800525a:	697a      	ldr	r2, [r7, #20]
 800525c:	6812      	ldr	r2, [r2, #0]
 800525e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8005260:	430b      	orrs	r3, r1
 8005262:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005264:	697b      	ldr	r3, [r7, #20]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800526a:	f023 010f 	bic.w	r1, r3, #15
 800526e:	697b      	ldr	r3, [r7, #20]
 8005270:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005272:	697b      	ldr	r3, [r7, #20]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	430a      	orrs	r2, r1
 8005278:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800527a:	697b      	ldr	r3, [r7, #20]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	4aa6      	ldr	r2, [pc, #664]	@ (8005518 <UART_SetConfig+0x334>)
 8005280:	4293      	cmp	r3, r2
 8005282:	d177      	bne.n	8005374 <UART_SetConfig+0x190>
 8005284:	4ba5      	ldr	r3, [pc, #660]	@ (800551c <UART_SetConfig+0x338>)
 8005286:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005288:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800528c:	2b28      	cmp	r3, #40	@ 0x28
 800528e:	d86d      	bhi.n	800536c <UART_SetConfig+0x188>
 8005290:	a201      	add	r2, pc, #4	@ (adr r2, 8005298 <UART_SetConfig+0xb4>)
 8005292:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005296:	bf00      	nop
 8005298:	0800533d 	.word	0x0800533d
 800529c:	0800536d 	.word	0x0800536d
 80052a0:	0800536d 	.word	0x0800536d
 80052a4:	0800536d 	.word	0x0800536d
 80052a8:	0800536d 	.word	0x0800536d
 80052ac:	0800536d 	.word	0x0800536d
 80052b0:	0800536d 	.word	0x0800536d
 80052b4:	0800536d 	.word	0x0800536d
 80052b8:	08005345 	.word	0x08005345
 80052bc:	0800536d 	.word	0x0800536d
 80052c0:	0800536d 	.word	0x0800536d
 80052c4:	0800536d 	.word	0x0800536d
 80052c8:	0800536d 	.word	0x0800536d
 80052cc:	0800536d 	.word	0x0800536d
 80052d0:	0800536d 	.word	0x0800536d
 80052d4:	0800536d 	.word	0x0800536d
 80052d8:	0800534d 	.word	0x0800534d
 80052dc:	0800536d 	.word	0x0800536d
 80052e0:	0800536d 	.word	0x0800536d
 80052e4:	0800536d 	.word	0x0800536d
 80052e8:	0800536d 	.word	0x0800536d
 80052ec:	0800536d 	.word	0x0800536d
 80052f0:	0800536d 	.word	0x0800536d
 80052f4:	0800536d 	.word	0x0800536d
 80052f8:	08005355 	.word	0x08005355
 80052fc:	0800536d 	.word	0x0800536d
 8005300:	0800536d 	.word	0x0800536d
 8005304:	0800536d 	.word	0x0800536d
 8005308:	0800536d 	.word	0x0800536d
 800530c:	0800536d 	.word	0x0800536d
 8005310:	0800536d 	.word	0x0800536d
 8005314:	0800536d 	.word	0x0800536d
 8005318:	0800535d 	.word	0x0800535d
 800531c:	0800536d 	.word	0x0800536d
 8005320:	0800536d 	.word	0x0800536d
 8005324:	0800536d 	.word	0x0800536d
 8005328:	0800536d 	.word	0x0800536d
 800532c:	0800536d 	.word	0x0800536d
 8005330:	0800536d 	.word	0x0800536d
 8005334:	0800536d 	.word	0x0800536d
 8005338:	08005365 	.word	0x08005365
 800533c:	2301      	movs	r3, #1
 800533e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005342:	e222      	b.n	800578a <UART_SetConfig+0x5a6>
 8005344:	2304      	movs	r3, #4
 8005346:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800534a:	e21e      	b.n	800578a <UART_SetConfig+0x5a6>
 800534c:	2308      	movs	r3, #8
 800534e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005352:	e21a      	b.n	800578a <UART_SetConfig+0x5a6>
 8005354:	2310      	movs	r3, #16
 8005356:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800535a:	e216      	b.n	800578a <UART_SetConfig+0x5a6>
 800535c:	2320      	movs	r3, #32
 800535e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005362:	e212      	b.n	800578a <UART_SetConfig+0x5a6>
 8005364:	2340      	movs	r3, #64	@ 0x40
 8005366:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800536a:	e20e      	b.n	800578a <UART_SetConfig+0x5a6>
 800536c:	2380      	movs	r3, #128	@ 0x80
 800536e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005372:	e20a      	b.n	800578a <UART_SetConfig+0x5a6>
 8005374:	697b      	ldr	r3, [r7, #20]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	4a69      	ldr	r2, [pc, #420]	@ (8005520 <UART_SetConfig+0x33c>)
 800537a:	4293      	cmp	r3, r2
 800537c:	d130      	bne.n	80053e0 <UART_SetConfig+0x1fc>
 800537e:	4b67      	ldr	r3, [pc, #412]	@ (800551c <UART_SetConfig+0x338>)
 8005380:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005382:	f003 0307 	and.w	r3, r3, #7
 8005386:	2b05      	cmp	r3, #5
 8005388:	d826      	bhi.n	80053d8 <UART_SetConfig+0x1f4>
 800538a:	a201      	add	r2, pc, #4	@ (adr r2, 8005390 <UART_SetConfig+0x1ac>)
 800538c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005390:	080053a9 	.word	0x080053a9
 8005394:	080053b1 	.word	0x080053b1
 8005398:	080053b9 	.word	0x080053b9
 800539c:	080053c1 	.word	0x080053c1
 80053a0:	080053c9 	.word	0x080053c9
 80053a4:	080053d1 	.word	0x080053d1
 80053a8:	2300      	movs	r3, #0
 80053aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80053ae:	e1ec      	b.n	800578a <UART_SetConfig+0x5a6>
 80053b0:	2304      	movs	r3, #4
 80053b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80053b6:	e1e8      	b.n	800578a <UART_SetConfig+0x5a6>
 80053b8:	2308      	movs	r3, #8
 80053ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80053be:	e1e4      	b.n	800578a <UART_SetConfig+0x5a6>
 80053c0:	2310      	movs	r3, #16
 80053c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80053c6:	e1e0      	b.n	800578a <UART_SetConfig+0x5a6>
 80053c8:	2320      	movs	r3, #32
 80053ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80053ce:	e1dc      	b.n	800578a <UART_SetConfig+0x5a6>
 80053d0:	2340      	movs	r3, #64	@ 0x40
 80053d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80053d6:	e1d8      	b.n	800578a <UART_SetConfig+0x5a6>
 80053d8:	2380      	movs	r3, #128	@ 0x80
 80053da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80053de:	e1d4      	b.n	800578a <UART_SetConfig+0x5a6>
 80053e0:	697b      	ldr	r3, [r7, #20]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	4a4f      	ldr	r2, [pc, #316]	@ (8005524 <UART_SetConfig+0x340>)
 80053e6:	4293      	cmp	r3, r2
 80053e8:	d130      	bne.n	800544c <UART_SetConfig+0x268>
 80053ea:	4b4c      	ldr	r3, [pc, #304]	@ (800551c <UART_SetConfig+0x338>)
 80053ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053ee:	f003 0307 	and.w	r3, r3, #7
 80053f2:	2b05      	cmp	r3, #5
 80053f4:	d826      	bhi.n	8005444 <UART_SetConfig+0x260>
 80053f6:	a201      	add	r2, pc, #4	@ (adr r2, 80053fc <UART_SetConfig+0x218>)
 80053f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053fc:	08005415 	.word	0x08005415
 8005400:	0800541d 	.word	0x0800541d
 8005404:	08005425 	.word	0x08005425
 8005408:	0800542d 	.word	0x0800542d
 800540c:	08005435 	.word	0x08005435
 8005410:	0800543d 	.word	0x0800543d
 8005414:	2300      	movs	r3, #0
 8005416:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800541a:	e1b6      	b.n	800578a <UART_SetConfig+0x5a6>
 800541c:	2304      	movs	r3, #4
 800541e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005422:	e1b2      	b.n	800578a <UART_SetConfig+0x5a6>
 8005424:	2308      	movs	r3, #8
 8005426:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800542a:	e1ae      	b.n	800578a <UART_SetConfig+0x5a6>
 800542c:	2310      	movs	r3, #16
 800542e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005432:	e1aa      	b.n	800578a <UART_SetConfig+0x5a6>
 8005434:	2320      	movs	r3, #32
 8005436:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800543a:	e1a6      	b.n	800578a <UART_SetConfig+0x5a6>
 800543c:	2340      	movs	r3, #64	@ 0x40
 800543e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005442:	e1a2      	b.n	800578a <UART_SetConfig+0x5a6>
 8005444:	2380      	movs	r3, #128	@ 0x80
 8005446:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800544a:	e19e      	b.n	800578a <UART_SetConfig+0x5a6>
 800544c:	697b      	ldr	r3, [r7, #20]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	4a35      	ldr	r2, [pc, #212]	@ (8005528 <UART_SetConfig+0x344>)
 8005452:	4293      	cmp	r3, r2
 8005454:	d130      	bne.n	80054b8 <UART_SetConfig+0x2d4>
 8005456:	4b31      	ldr	r3, [pc, #196]	@ (800551c <UART_SetConfig+0x338>)
 8005458:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800545a:	f003 0307 	and.w	r3, r3, #7
 800545e:	2b05      	cmp	r3, #5
 8005460:	d826      	bhi.n	80054b0 <UART_SetConfig+0x2cc>
 8005462:	a201      	add	r2, pc, #4	@ (adr r2, 8005468 <UART_SetConfig+0x284>)
 8005464:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005468:	08005481 	.word	0x08005481
 800546c:	08005489 	.word	0x08005489
 8005470:	08005491 	.word	0x08005491
 8005474:	08005499 	.word	0x08005499
 8005478:	080054a1 	.word	0x080054a1
 800547c:	080054a9 	.word	0x080054a9
 8005480:	2300      	movs	r3, #0
 8005482:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005486:	e180      	b.n	800578a <UART_SetConfig+0x5a6>
 8005488:	2304      	movs	r3, #4
 800548a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800548e:	e17c      	b.n	800578a <UART_SetConfig+0x5a6>
 8005490:	2308      	movs	r3, #8
 8005492:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005496:	e178      	b.n	800578a <UART_SetConfig+0x5a6>
 8005498:	2310      	movs	r3, #16
 800549a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800549e:	e174      	b.n	800578a <UART_SetConfig+0x5a6>
 80054a0:	2320      	movs	r3, #32
 80054a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80054a6:	e170      	b.n	800578a <UART_SetConfig+0x5a6>
 80054a8:	2340      	movs	r3, #64	@ 0x40
 80054aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80054ae:	e16c      	b.n	800578a <UART_SetConfig+0x5a6>
 80054b0:	2380      	movs	r3, #128	@ 0x80
 80054b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80054b6:	e168      	b.n	800578a <UART_SetConfig+0x5a6>
 80054b8:	697b      	ldr	r3, [r7, #20]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	4a1b      	ldr	r2, [pc, #108]	@ (800552c <UART_SetConfig+0x348>)
 80054be:	4293      	cmp	r3, r2
 80054c0:	d142      	bne.n	8005548 <UART_SetConfig+0x364>
 80054c2:	4b16      	ldr	r3, [pc, #88]	@ (800551c <UART_SetConfig+0x338>)
 80054c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054c6:	f003 0307 	and.w	r3, r3, #7
 80054ca:	2b05      	cmp	r3, #5
 80054cc:	d838      	bhi.n	8005540 <UART_SetConfig+0x35c>
 80054ce:	a201      	add	r2, pc, #4	@ (adr r2, 80054d4 <UART_SetConfig+0x2f0>)
 80054d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054d4:	080054ed 	.word	0x080054ed
 80054d8:	080054f5 	.word	0x080054f5
 80054dc:	080054fd 	.word	0x080054fd
 80054e0:	08005505 	.word	0x08005505
 80054e4:	08005531 	.word	0x08005531
 80054e8:	08005539 	.word	0x08005539
 80054ec:	2300      	movs	r3, #0
 80054ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80054f2:	e14a      	b.n	800578a <UART_SetConfig+0x5a6>
 80054f4:	2304      	movs	r3, #4
 80054f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80054fa:	e146      	b.n	800578a <UART_SetConfig+0x5a6>
 80054fc:	2308      	movs	r3, #8
 80054fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005502:	e142      	b.n	800578a <UART_SetConfig+0x5a6>
 8005504:	2310      	movs	r3, #16
 8005506:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800550a:	e13e      	b.n	800578a <UART_SetConfig+0x5a6>
 800550c:	cfff69f3 	.word	0xcfff69f3
 8005510:	58000c00 	.word	0x58000c00
 8005514:	11fff4ff 	.word	0x11fff4ff
 8005518:	40011000 	.word	0x40011000
 800551c:	58024400 	.word	0x58024400
 8005520:	40004400 	.word	0x40004400
 8005524:	40004800 	.word	0x40004800
 8005528:	40004c00 	.word	0x40004c00
 800552c:	40005000 	.word	0x40005000
 8005530:	2320      	movs	r3, #32
 8005532:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005536:	e128      	b.n	800578a <UART_SetConfig+0x5a6>
 8005538:	2340      	movs	r3, #64	@ 0x40
 800553a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800553e:	e124      	b.n	800578a <UART_SetConfig+0x5a6>
 8005540:	2380      	movs	r3, #128	@ 0x80
 8005542:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005546:	e120      	b.n	800578a <UART_SetConfig+0x5a6>
 8005548:	697b      	ldr	r3, [r7, #20]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	4acb      	ldr	r2, [pc, #812]	@ (800587c <UART_SetConfig+0x698>)
 800554e:	4293      	cmp	r3, r2
 8005550:	d176      	bne.n	8005640 <UART_SetConfig+0x45c>
 8005552:	4bcb      	ldr	r3, [pc, #812]	@ (8005880 <UART_SetConfig+0x69c>)
 8005554:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005556:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800555a:	2b28      	cmp	r3, #40	@ 0x28
 800555c:	d86c      	bhi.n	8005638 <UART_SetConfig+0x454>
 800555e:	a201      	add	r2, pc, #4	@ (adr r2, 8005564 <UART_SetConfig+0x380>)
 8005560:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005564:	08005609 	.word	0x08005609
 8005568:	08005639 	.word	0x08005639
 800556c:	08005639 	.word	0x08005639
 8005570:	08005639 	.word	0x08005639
 8005574:	08005639 	.word	0x08005639
 8005578:	08005639 	.word	0x08005639
 800557c:	08005639 	.word	0x08005639
 8005580:	08005639 	.word	0x08005639
 8005584:	08005611 	.word	0x08005611
 8005588:	08005639 	.word	0x08005639
 800558c:	08005639 	.word	0x08005639
 8005590:	08005639 	.word	0x08005639
 8005594:	08005639 	.word	0x08005639
 8005598:	08005639 	.word	0x08005639
 800559c:	08005639 	.word	0x08005639
 80055a0:	08005639 	.word	0x08005639
 80055a4:	08005619 	.word	0x08005619
 80055a8:	08005639 	.word	0x08005639
 80055ac:	08005639 	.word	0x08005639
 80055b0:	08005639 	.word	0x08005639
 80055b4:	08005639 	.word	0x08005639
 80055b8:	08005639 	.word	0x08005639
 80055bc:	08005639 	.word	0x08005639
 80055c0:	08005639 	.word	0x08005639
 80055c4:	08005621 	.word	0x08005621
 80055c8:	08005639 	.word	0x08005639
 80055cc:	08005639 	.word	0x08005639
 80055d0:	08005639 	.word	0x08005639
 80055d4:	08005639 	.word	0x08005639
 80055d8:	08005639 	.word	0x08005639
 80055dc:	08005639 	.word	0x08005639
 80055e0:	08005639 	.word	0x08005639
 80055e4:	08005629 	.word	0x08005629
 80055e8:	08005639 	.word	0x08005639
 80055ec:	08005639 	.word	0x08005639
 80055f0:	08005639 	.word	0x08005639
 80055f4:	08005639 	.word	0x08005639
 80055f8:	08005639 	.word	0x08005639
 80055fc:	08005639 	.word	0x08005639
 8005600:	08005639 	.word	0x08005639
 8005604:	08005631 	.word	0x08005631
 8005608:	2301      	movs	r3, #1
 800560a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800560e:	e0bc      	b.n	800578a <UART_SetConfig+0x5a6>
 8005610:	2304      	movs	r3, #4
 8005612:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005616:	e0b8      	b.n	800578a <UART_SetConfig+0x5a6>
 8005618:	2308      	movs	r3, #8
 800561a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800561e:	e0b4      	b.n	800578a <UART_SetConfig+0x5a6>
 8005620:	2310      	movs	r3, #16
 8005622:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005626:	e0b0      	b.n	800578a <UART_SetConfig+0x5a6>
 8005628:	2320      	movs	r3, #32
 800562a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800562e:	e0ac      	b.n	800578a <UART_SetConfig+0x5a6>
 8005630:	2340      	movs	r3, #64	@ 0x40
 8005632:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005636:	e0a8      	b.n	800578a <UART_SetConfig+0x5a6>
 8005638:	2380      	movs	r3, #128	@ 0x80
 800563a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800563e:	e0a4      	b.n	800578a <UART_SetConfig+0x5a6>
 8005640:	697b      	ldr	r3, [r7, #20]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	4a8f      	ldr	r2, [pc, #572]	@ (8005884 <UART_SetConfig+0x6a0>)
 8005646:	4293      	cmp	r3, r2
 8005648:	d130      	bne.n	80056ac <UART_SetConfig+0x4c8>
 800564a:	4b8d      	ldr	r3, [pc, #564]	@ (8005880 <UART_SetConfig+0x69c>)
 800564c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800564e:	f003 0307 	and.w	r3, r3, #7
 8005652:	2b05      	cmp	r3, #5
 8005654:	d826      	bhi.n	80056a4 <UART_SetConfig+0x4c0>
 8005656:	a201      	add	r2, pc, #4	@ (adr r2, 800565c <UART_SetConfig+0x478>)
 8005658:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800565c:	08005675 	.word	0x08005675
 8005660:	0800567d 	.word	0x0800567d
 8005664:	08005685 	.word	0x08005685
 8005668:	0800568d 	.word	0x0800568d
 800566c:	08005695 	.word	0x08005695
 8005670:	0800569d 	.word	0x0800569d
 8005674:	2300      	movs	r3, #0
 8005676:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800567a:	e086      	b.n	800578a <UART_SetConfig+0x5a6>
 800567c:	2304      	movs	r3, #4
 800567e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005682:	e082      	b.n	800578a <UART_SetConfig+0x5a6>
 8005684:	2308      	movs	r3, #8
 8005686:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800568a:	e07e      	b.n	800578a <UART_SetConfig+0x5a6>
 800568c:	2310      	movs	r3, #16
 800568e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005692:	e07a      	b.n	800578a <UART_SetConfig+0x5a6>
 8005694:	2320      	movs	r3, #32
 8005696:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800569a:	e076      	b.n	800578a <UART_SetConfig+0x5a6>
 800569c:	2340      	movs	r3, #64	@ 0x40
 800569e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80056a2:	e072      	b.n	800578a <UART_SetConfig+0x5a6>
 80056a4:	2380      	movs	r3, #128	@ 0x80
 80056a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80056aa:	e06e      	b.n	800578a <UART_SetConfig+0x5a6>
 80056ac:	697b      	ldr	r3, [r7, #20]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	4a75      	ldr	r2, [pc, #468]	@ (8005888 <UART_SetConfig+0x6a4>)
 80056b2:	4293      	cmp	r3, r2
 80056b4:	d130      	bne.n	8005718 <UART_SetConfig+0x534>
 80056b6:	4b72      	ldr	r3, [pc, #456]	@ (8005880 <UART_SetConfig+0x69c>)
 80056b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056ba:	f003 0307 	and.w	r3, r3, #7
 80056be:	2b05      	cmp	r3, #5
 80056c0:	d826      	bhi.n	8005710 <UART_SetConfig+0x52c>
 80056c2:	a201      	add	r2, pc, #4	@ (adr r2, 80056c8 <UART_SetConfig+0x4e4>)
 80056c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056c8:	080056e1 	.word	0x080056e1
 80056cc:	080056e9 	.word	0x080056e9
 80056d0:	080056f1 	.word	0x080056f1
 80056d4:	080056f9 	.word	0x080056f9
 80056d8:	08005701 	.word	0x08005701
 80056dc:	08005709 	.word	0x08005709
 80056e0:	2300      	movs	r3, #0
 80056e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80056e6:	e050      	b.n	800578a <UART_SetConfig+0x5a6>
 80056e8:	2304      	movs	r3, #4
 80056ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80056ee:	e04c      	b.n	800578a <UART_SetConfig+0x5a6>
 80056f0:	2308      	movs	r3, #8
 80056f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80056f6:	e048      	b.n	800578a <UART_SetConfig+0x5a6>
 80056f8:	2310      	movs	r3, #16
 80056fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80056fe:	e044      	b.n	800578a <UART_SetConfig+0x5a6>
 8005700:	2320      	movs	r3, #32
 8005702:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005706:	e040      	b.n	800578a <UART_SetConfig+0x5a6>
 8005708:	2340      	movs	r3, #64	@ 0x40
 800570a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800570e:	e03c      	b.n	800578a <UART_SetConfig+0x5a6>
 8005710:	2380      	movs	r3, #128	@ 0x80
 8005712:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005716:	e038      	b.n	800578a <UART_SetConfig+0x5a6>
 8005718:	697b      	ldr	r3, [r7, #20]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	4a5b      	ldr	r2, [pc, #364]	@ (800588c <UART_SetConfig+0x6a8>)
 800571e:	4293      	cmp	r3, r2
 8005720:	d130      	bne.n	8005784 <UART_SetConfig+0x5a0>
 8005722:	4b57      	ldr	r3, [pc, #348]	@ (8005880 <UART_SetConfig+0x69c>)
 8005724:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005726:	f003 0307 	and.w	r3, r3, #7
 800572a:	2b05      	cmp	r3, #5
 800572c:	d826      	bhi.n	800577c <UART_SetConfig+0x598>
 800572e:	a201      	add	r2, pc, #4	@ (adr r2, 8005734 <UART_SetConfig+0x550>)
 8005730:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005734:	0800574d 	.word	0x0800574d
 8005738:	08005755 	.word	0x08005755
 800573c:	0800575d 	.word	0x0800575d
 8005740:	08005765 	.word	0x08005765
 8005744:	0800576d 	.word	0x0800576d
 8005748:	08005775 	.word	0x08005775
 800574c:	2302      	movs	r3, #2
 800574e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005752:	e01a      	b.n	800578a <UART_SetConfig+0x5a6>
 8005754:	2304      	movs	r3, #4
 8005756:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800575a:	e016      	b.n	800578a <UART_SetConfig+0x5a6>
 800575c:	2308      	movs	r3, #8
 800575e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005762:	e012      	b.n	800578a <UART_SetConfig+0x5a6>
 8005764:	2310      	movs	r3, #16
 8005766:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800576a:	e00e      	b.n	800578a <UART_SetConfig+0x5a6>
 800576c:	2320      	movs	r3, #32
 800576e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005772:	e00a      	b.n	800578a <UART_SetConfig+0x5a6>
 8005774:	2340      	movs	r3, #64	@ 0x40
 8005776:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800577a:	e006      	b.n	800578a <UART_SetConfig+0x5a6>
 800577c:	2380      	movs	r3, #128	@ 0x80
 800577e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005782:	e002      	b.n	800578a <UART_SetConfig+0x5a6>
 8005784:	2380      	movs	r3, #128	@ 0x80
 8005786:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800578a:	697b      	ldr	r3, [r7, #20]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	4a3f      	ldr	r2, [pc, #252]	@ (800588c <UART_SetConfig+0x6a8>)
 8005790:	4293      	cmp	r3, r2
 8005792:	f040 80f8 	bne.w	8005986 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005796:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800579a:	2b20      	cmp	r3, #32
 800579c:	dc46      	bgt.n	800582c <UART_SetConfig+0x648>
 800579e:	2b02      	cmp	r3, #2
 80057a0:	f2c0 8082 	blt.w	80058a8 <UART_SetConfig+0x6c4>
 80057a4:	3b02      	subs	r3, #2
 80057a6:	2b1e      	cmp	r3, #30
 80057a8:	d87e      	bhi.n	80058a8 <UART_SetConfig+0x6c4>
 80057aa:	a201      	add	r2, pc, #4	@ (adr r2, 80057b0 <UART_SetConfig+0x5cc>)
 80057ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057b0:	08005833 	.word	0x08005833
 80057b4:	080058a9 	.word	0x080058a9
 80057b8:	0800583b 	.word	0x0800583b
 80057bc:	080058a9 	.word	0x080058a9
 80057c0:	080058a9 	.word	0x080058a9
 80057c4:	080058a9 	.word	0x080058a9
 80057c8:	0800584b 	.word	0x0800584b
 80057cc:	080058a9 	.word	0x080058a9
 80057d0:	080058a9 	.word	0x080058a9
 80057d4:	080058a9 	.word	0x080058a9
 80057d8:	080058a9 	.word	0x080058a9
 80057dc:	080058a9 	.word	0x080058a9
 80057e0:	080058a9 	.word	0x080058a9
 80057e4:	080058a9 	.word	0x080058a9
 80057e8:	0800585b 	.word	0x0800585b
 80057ec:	080058a9 	.word	0x080058a9
 80057f0:	080058a9 	.word	0x080058a9
 80057f4:	080058a9 	.word	0x080058a9
 80057f8:	080058a9 	.word	0x080058a9
 80057fc:	080058a9 	.word	0x080058a9
 8005800:	080058a9 	.word	0x080058a9
 8005804:	080058a9 	.word	0x080058a9
 8005808:	080058a9 	.word	0x080058a9
 800580c:	080058a9 	.word	0x080058a9
 8005810:	080058a9 	.word	0x080058a9
 8005814:	080058a9 	.word	0x080058a9
 8005818:	080058a9 	.word	0x080058a9
 800581c:	080058a9 	.word	0x080058a9
 8005820:	080058a9 	.word	0x080058a9
 8005824:	080058a9 	.word	0x080058a9
 8005828:	0800589b 	.word	0x0800589b
 800582c:	2b40      	cmp	r3, #64	@ 0x40
 800582e:	d037      	beq.n	80058a0 <UART_SetConfig+0x6bc>
 8005830:	e03a      	b.n	80058a8 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8005832:	f7fe f9e9 	bl	8003c08 <HAL_RCCEx_GetD3PCLK1Freq>
 8005836:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005838:	e03c      	b.n	80058b4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800583a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800583e:	4618      	mov	r0, r3
 8005840:	f7fe f9f8 	bl	8003c34 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8005844:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005846:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005848:	e034      	b.n	80058b4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800584a:	f107 0318 	add.w	r3, r7, #24
 800584e:	4618      	mov	r0, r3
 8005850:	f7fe fb44 	bl	8003edc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8005854:	69fb      	ldr	r3, [r7, #28]
 8005856:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005858:	e02c      	b.n	80058b4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800585a:	4b09      	ldr	r3, [pc, #36]	@ (8005880 <UART_SetConfig+0x69c>)
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	f003 0320 	and.w	r3, r3, #32
 8005862:	2b00      	cmp	r3, #0
 8005864:	d016      	beq.n	8005894 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8005866:	4b06      	ldr	r3, [pc, #24]	@ (8005880 <UART_SetConfig+0x69c>)
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	08db      	lsrs	r3, r3, #3
 800586c:	f003 0303 	and.w	r3, r3, #3
 8005870:	4a07      	ldr	r2, [pc, #28]	@ (8005890 <UART_SetConfig+0x6ac>)
 8005872:	fa22 f303 	lsr.w	r3, r2, r3
 8005876:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005878:	e01c      	b.n	80058b4 <UART_SetConfig+0x6d0>
 800587a:	bf00      	nop
 800587c:	40011400 	.word	0x40011400
 8005880:	58024400 	.word	0x58024400
 8005884:	40007800 	.word	0x40007800
 8005888:	40007c00 	.word	0x40007c00
 800588c:	58000c00 	.word	0x58000c00
 8005890:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8005894:	4b9d      	ldr	r3, [pc, #628]	@ (8005b0c <UART_SetConfig+0x928>)
 8005896:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005898:	e00c      	b.n	80058b4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800589a:	4b9d      	ldr	r3, [pc, #628]	@ (8005b10 <UART_SetConfig+0x92c>)
 800589c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800589e:	e009      	b.n	80058b4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80058a0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80058a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80058a6:	e005      	b.n	80058b4 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 80058a8:	2300      	movs	r3, #0
 80058aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80058ac:	2301      	movs	r3, #1
 80058ae:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80058b2:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80058b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	f000 81de 	beq.w	8005c78 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80058bc:	697b      	ldr	r3, [r7, #20]
 80058be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058c0:	4a94      	ldr	r2, [pc, #592]	@ (8005b14 <UART_SetConfig+0x930>)
 80058c2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80058c6:	461a      	mov	r2, r3
 80058c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80058ca:	fbb3 f3f2 	udiv	r3, r3, r2
 80058ce:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80058d0:	697b      	ldr	r3, [r7, #20]
 80058d2:	685a      	ldr	r2, [r3, #4]
 80058d4:	4613      	mov	r3, r2
 80058d6:	005b      	lsls	r3, r3, #1
 80058d8:	4413      	add	r3, r2
 80058da:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80058dc:	429a      	cmp	r2, r3
 80058de:	d305      	bcc.n	80058ec <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80058e0:	697b      	ldr	r3, [r7, #20]
 80058e2:	685b      	ldr	r3, [r3, #4]
 80058e4:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80058e6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80058e8:	429a      	cmp	r2, r3
 80058ea:	d903      	bls.n	80058f4 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 80058ec:	2301      	movs	r3, #1
 80058ee:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80058f2:	e1c1      	b.n	8005c78 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80058f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80058f6:	2200      	movs	r2, #0
 80058f8:	60bb      	str	r3, [r7, #8]
 80058fa:	60fa      	str	r2, [r7, #12]
 80058fc:	697b      	ldr	r3, [r7, #20]
 80058fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005900:	4a84      	ldr	r2, [pc, #528]	@ (8005b14 <UART_SetConfig+0x930>)
 8005902:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005906:	b29b      	uxth	r3, r3
 8005908:	2200      	movs	r2, #0
 800590a:	603b      	str	r3, [r7, #0]
 800590c:	607a      	str	r2, [r7, #4]
 800590e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005912:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005916:	f7fa fcdf 	bl	80002d8 <__aeabi_uldivmod>
 800591a:	4602      	mov	r2, r0
 800591c:	460b      	mov	r3, r1
 800591e:	4610      	mov	r0, r2
 8005920:	4619      	mov	r1, r3
 8005922:	f04f 0200 	mov.w	r2, #0
 8005926:	f04f 0300 	mov.w	r3, #0
 800592a:	020b      	lsls	r3, r1, #8
 800592c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005930:	0202      	lsls	r2, r0, #8
 8005932:	6979      	ldr	r1, [r7, #20]
 8005934:	6849      	ldr	r1, [r1, #4]
 8005936:	0849      	lsrs	r1, r1, #1
 8005938:	2000      	movs	r0, #0
 800593a:	460c      	mov	r4, r1
 800593c:	4605      	mov	r5, r0
 800593e:	eb12 0804 	adds.w	r8, r2, r4
 8005942:	eb43 0905 	adc.w	r9, r3, r5
 8005946:	697b      	ldr	r3, [r7, #20]
 8005948:	685b      	ldr	r3, [r3, #4]
 800594a:	2200      	movs	r2, #0
 800594c:	469a      	mov	sl, r3
 800594e:	4693      	mov	fp, r2
 8005950:	4652      	mov	r2, sl
 8005952:	465b      	mov	r3, fp
 8005954:	4640      	mov	r0, r8
 8005956:	4649      	mov	r1, r9
 8005958:	f7fa fcbe 	bl	80002d8 <__aeabi_uldivmod>
 800595c:	4602      	mov	r2, r0
 800595e:	460b      	mov	r3, r1
 8005960:	4613      	mov	r3, r2
 8005962:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005964:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005966:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800596a:	d308      	bcc.n	800597e <UART_SetConfig+0x79a>
 800596c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800596e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005972:	d204      	bcs.n	800597e <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8005974:	697b      	ldr	r3, [r7, #20]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800597a:	60da      	str	r2, [r3, #12]
 800597c:	e17c      	b.n	8005c78 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800597e:	2301      	movs	r3, #1
 8005980:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8005984:	e178      	b.n	8005c78 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005986:	697b      	ldr	r3, [r7, #20]
 8005988:	69db      	ldr	r3, [r3, #28]
 800598a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800598e:	f040 80c5 	bne.w	8005b1c <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8005992:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8005996:	2b20      	cmp	r3, #32
 8005998:	dc48      	bgt.n	8005a2c <UART_SetConfig+0x848>
 800599a:	2b00      	cmp	r3, #0
 800599c:	db7b      	blt.n	8005a96 <UART_SetConfig+0x8b2>
 800599e:	2b20      	cmp	r3, #32
 80059a0:	d879      	bhi.n	8005a96 <UART_SetConfig+0x8b2>
 80059a2:	a201      	add	r2, pc, #4	@ (adr r2, 80059a8 <UART_SetConfig+0x7c4>)
 80059a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059a8:	08005a33 	.word	0x08005a33
 80059ac:	08005a3b 	.word	0x08005a3b
 80059b0:	08005a97 	.word	0x08005a97
 80059b4:	08005a97 	.word	0x08005a97
 80059b8:	08005a43 	.word	0x08005a43
 80059bc:	08005a97 	.word	0x08005a97
 80059c0:	08005a97 	.word	0x08005a97
 80059c4:	08005a97 	.word	0x08005a97
 80059c8:	08005a53 	.word	0x08005a53
 80059cc:	08005a97 	.word	0x08005a97
 80059d0:	08005a97 	.word	0x08005a97
 80059d4:	08005a97 	.word	0x08005a97
 80059d8:	08005a97 	.word	0x08005a97
 80059dc:	08005a97 	.word	0x08005a97
 80059e0:	08005a97 	.word	0x08005a97
 80059e4:	08005a97 	.word	0x08005a97
 80059e8:	08005a63 	.word	0x08005a63
 80059ec:	08005a97 	.word	0x08005a97
 80059f0:	08005a97 	.word	0x08005a97
 80059f4:	08005a97 	.word	0x08005a97
 80059f8:	08005a97 	.word	0x08005a97
 80059fc:	08005a97 	.word	0x08005a97
 8005a00:	08005a97 	.word	0x08005a97
 8005a04:	08005a97 	.word	0x08005a97
 8005a08:	08005a97 	.word	0x08005a97
 8005a0c:	08005a97 	.word	0x08005a97
 8005a10:	08005a97 	.word	0x08005a97
 8005a14:	08005a97 	.word	0x08005a97
 8005a18:	08005a97 	.word	0x08005a97
 8005a1c:	08005a97 	.word	0x08005a97
 8005a20:	08005a97 	.word	0x08005a97
 8005a24:	08005a97 	.word	0x08005a97
 8005a28:	08005a89 	.word	0x08005a89
 8005a2c:	2b40      	cmp	r3, #64	@ 0x40
 8005a2e:	d02e      	beq.n	8005a8e <UART_SetConfig+0x8aa>
 8005a30:	e031      	b.n	8005a96 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005a32:	f7fc feb3 	bl	800279c <HAL_RCC_GetPCLK1Freq>
 8005a36:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005a38:	e033      	b.n	8005aa2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005a3a:	f7fc fec5 	bl	80027c8 <HAL_RCC_GetPCLK2Freq>
 8005a3e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005a40:	e02f      	b.n	8005aa2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005a42:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005a46:	4618      	mov	r0, r3
 8005a48:	f7fe f8f4 	bl	8003c34 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8005a4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005a50:	e027      	b.n	8005aa2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005a52:	f107 0318 	add.w	r3, r7, #24
 8005a56:	4618      	mov	r0, r3
 8005a58:	f7fe fa40 	bl	8003edc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8005a5c:	69fb      	ldr	r3, [r7, #28]
 8005a5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005a60:	e01f      	b.n	8005aa2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005a62:	4b2d      	ldr	r3, [pc, #180]	@ (8005b18 <UART_SetConfig+0x934>)
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	f003 0320 	and.w	r3, r3, #32
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d009      	beq.n	8005a82 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8005a6e:	4b2a      	ldr	r3, [pc, #168]	@ (8005b18 <UART_SetConfig+0x934>)
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	08db      	lsrs	r3, r3, #3
 8005a74:	f003 0303 	and.w	r3, r3, #3
 8005a78:	4a24      	ldr	r2, [pc, #144]	@ (8005b0c <UART_SetConfig+0x928>)
 8005a7a:	fa22 f303 	lsr.w	r3, r2, r3
 8005a7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005a80:	e00f      	b.n	8005aa2 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8005a82:	4b22      	ldr	r3, [pc, #136]	@ (8005b0c <UART_SetConfig+0x928>)
 8005a84:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005a86:	e00c      	b.n	8005aa2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8005a88:	4b21      	ldr	r3, [pc, #132]	@ (8005b10 <UART_SetConfig+0x92c>)
 8005a8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005a8c:	e009      	b.n	8005aa2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005a8e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005a92:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005a94:	e005      	b.n	8005aa2 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8005a96:	2300      	movs	r3, #0
 8005a98:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8005a9a:	2301      	movs	r3, #1
 8005a9c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8005aa0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005aa2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	f000 80e7 	beq.w	8005c78 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005aaa:	697b      	ldr	r3, [r7, #20]
 8005aac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005aae:	4a19      	ldr	r2, [pc, #100]	@ (8005b14 <UART_SetConfig+0x930>)
 8005ab0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005ab4:	461a      	mov	r2, r3
 8005ab6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005ab8:	fbb3 f3f2 	udiv	r3, r3, r2
 8005abc:	005a      	lsls	r2, r3, #1
 8005abe:	697b      	ldr	r3, [r7, #20]
 8005ac0:	685b      	ldr	r3, [r3, #4]
 8005ac2:	085b      	lsrs	r3, r3, #1
 8005ac4:	441a      	add	r2, r3
 8005ac6:	697b      	ldr	r3, [r7, #20]
 8005ac8:	685b      	ldr	r3, [r3, #4]
 8005aca:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ace:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005ad0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ad2:	2b0f      	cmp	r3, #15
 8005ad4:	d916      	bls.n	8005b04 <UART_SetConfig+0x920>
 8005ad6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ad8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005adc:	d212      	bcs.n	8005b04 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005ade:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ae0:	b29b      	uxth	r3, r3
 8005ae2:	f023 030f 	bic.w	r3, r3, #15
 8005ae6:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005ae8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005aea:	085b      	lsrs	r3, r3, #1
 8005aec:	b29b      	uxth	r3, r3
 8005aee:	f003 0307 	and.w	r3, r3, #7
 8005af2:	b29a      	uxth	r2, r3
 8005af4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8005af6:	4313      	orrs	r3, r2
 8005af8:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8005afa:	697b      	ldr	r3, [r7, #20]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8005b00:	60da      	str	r2, [r3, #12]
 8005b02:	e0b9      	b.n	8005c78 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8005b04:	2301      	movs	r3, #1
 8005b06:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8005b0a:	e0b5      	b.n	8005c78 <UART_SetConfig+0xa94>
 8005b0c:	03d09000 	.word	0x03d09000
 8005b10:	003d0900 	.word	0x003d0900
 8005b14:	0800637c 	.word	0x0800637c
 8005b18:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8005b1c:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8005b20:	2b20      	cmp	r3, #32
 8005b22:	dc49      	bgt.n	8005bb8 <UART_SetConfig+0x9d4>
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	db7c      	blt.n	8005c22 <UART_SetConfig+0xa3e>
 8005b28:	2b20      	cmp	r3, #32
 8005b2a:	d87a      	bhi.n	8005c22 <UART_SetConfig+0xa3e>
 8005b2c:	a201      	add	r2, pc, #4	@ (adr r2, 8005b34 <UART_SetConfig+0x950>)
 8005b2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b32:	bf00      	nop
 8005b34:	08005bbf 	.word	0x08005bbf
 8005b38:	08005bc7 	.word	0x08005bc7
 8005b3c:	08005c23 	.word	0x08005c23
 8005b40:	08005c23 	.word	0x08005c23
 8005b44:	08005bcf 	.word	0x08005bcf
 8005b48:	08005c23 	.word	0x08005c23
 8005b4c:	08005c23 	.word	0x08005c23
 8005b50:	08005c23 	.word	0x08005c23
 8005b54:	08005bdf 	.word	0x08005bdf
 8005b58:	08005c23 	.word	0x08005c23
 8005b5c:	08005c23 	.word	0x08005c23
 8005b60:	08005c23 	.word	0x08005c23
 8005b64:	08005c23 	.word	0x08005c23
 8005b68:	08005c23 	.word	0x08005c23
 8005b6c:	08005c23 	.word	0x08005c23
 8005b70:	08005c23 	.word	0x08005c23
 8005b74:	08005bef 	.word	0x08005bef
 8005b78:	08005c23 	.word	0x08005c23
 8005b7c:	08005c23 	.word	0x08005c23
 8005b80:	08005c23 	.word	0x08005c23
 8005b84:	08005c23 	.word	0x08005c23
 8005b88:	08005c23 	.word	0x08005c23
 8005b8c:	08005c23 	.word	0x08005c23
 8005b90:	08005c23 	.word	0x08005c23
 8005b94:	08005c23 	.word	0x08005c23
 8005b98:	08005c23 	.word	0x08005c23
 8005b9c:	08005c23 	.word	0x08005c23
 8005ba0:	08005c23 	.word	0x08005c23
 8005ba4:	08005c23 	.word	0x08005c23
 8005ba8:	08005c23 	.word	0x08005c23
 8005bac:	08005c23 	.word	0x08005c23
 8005bb0:	08005c23 	.word	0x08005c23
 8005bb4:	08005c15 	.word	0x08005c15
 8005bb8:	2b40      	cmp	r3, #64	@ 0x40
 8005bba:	d02e      	beq.n	8005c1a <UART_SetConfig+0xa36>
 8005bbc:	e031      	b.n	8005c22 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005bbe:	f7fc fded 	bl	800279c <HAL_RCC_GetPCLK1Freq>
 8005bc2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005bc4:	e033      	b.n	8005c2e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005bc6:	f7fc fdff 	bl	80027c8 <HAL_RCC_GetPCLK2Freq>
 8005bca:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005bcc:	e02f      	b.n	8005c2e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005bce:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005bd2:	4618      	mov	r0, r3
 8005bd4:	f7fe f82e 	bl	8003c34 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8005bd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bda:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005bdc:	e027      	b.n	8005c2e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005bde:	f107 0318 	add.w	r3, r7, #24
 8005be2:	4618      	mov	r0, r3
 8005be4:	f7fe f97a 	bl	8003edc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8005be8:	69fb      	ldr	r3, [r7, #28]
 8005bea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005bec:	e01f      	b.n	8005c2e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005bee:	4b2d      	ldr	r3, [pc, #180]	@ (8005ca4 <UART_SetConfig+0xac0>)
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	f003 0320 	and.w	r3, r3, #32
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d009      	beq.n	8005c0e <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8005bfa:	4b2a      	ldr	r3, [pc, #168]	@ (8005ca4 <UART_SetConfig+0xac0>)
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	08db      	lsrs	r3, r3, #3
 8005c00:	f003 0303 	and.w	r3, r3, #3
 8005c04:	4a28      	ldr	r2, [pc, #160]	@ (8005ca8 <UART_SetConfig+0xac4>)
 8005c06:	fa22 f303 	lsr.w	r3, r2, r3
 8005c0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005c0c:	e00f      	b.n	8005c2e <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8005c0e:	4b26      	ldr	r3, [pc, #152]	@ (8005ca8 <UART_SetConfig+0xac4>)
 8005c10:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005c12:	e00c      	b.n	8005c2e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8005c14:	4b25      	ldr	r3, [pc, #148]	@ (8005cac <UART_SetConfig+0xac8>)
 8005c16:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005c18:	e009      	b.n	8005c2e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005c1a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005c1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005c20:	e005      	b.n	8005c2e <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8005c22:	2300      	movs	r3, #0
 8005c24:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8005c26:	2301      	movs	r3, #1
 8005c28:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8005c2c:	bf00      	nop
    }

    if (pclk != 0U)
 8005c2e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d021      	beq.n	8005c78 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005c34:	697b      	ldr	r3, [r7, #20]
 8005c36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c38:	4a1d      	ldr	r2, [pc, #116]	@ (8005cb0 <UART_SetConfig+0xacc>)
 8005c3a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005c3e:	461a      	mov	r2, r3
 8005c40:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005c42:	fbb3 f2f2 	udiv	r2, r3, r2
 8005c46:	697b      	ldr	r3, [r7, #20]
 8005c48:	685b      	ldr	r3, [r3, #4]
 8005c4a:	085b      	lsrs	r3, r3, #1
 8005c4c:	441a      	add	r2, r3
 8005c4e:	697b      	ldr	r3, [r7, #20]
 8005c50:	685b      	ldr	r3, [r3, #4]
 8005c52:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c56:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005c58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c5a:	2b0f      	cmp	r3, #15
 8005c5c:	d909      	bls.n	8005c72 <UART_SetConfig+0xa8e>
 8005c5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c60:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005c64:	d205      	bcs.n	8005c72 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005c66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c68:	b29a      	uxth	r2, r3
 8005c6a:	697b      	ldr	r3, [r7, #20]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	60da      	str	r2, [r3, #12]
 8005c70:	e002      	b.n	8005c78 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8005c72:	2301      	movs	r3, #1
 8005c74:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005c78:	697b      	ldr	r3, [r7, #20]
 8005c7a:	2201      	movs	r2, #1
 8005c7c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8005c80:	697b      	ldr	r3, [r7, #20]
 8005c82:	2201      	movs	r2, #1
 8005c84:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005c88:	697b      	ldr	r3, [r7, #20]
 8005c8a:	2200      	movs	r2, #0
 8005c8c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8005c8e:	697b      	ldr	r3, [r7, #20]
 8005c90:	2200      	movs	r2, #0
 8005c92:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8005c94:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8005c98:	4618      	mov	r0, r3
 8005c9a:	3748      	adds	r7, #72	@ 0x48
 8005c9c:	46bd      	mov	sp, r7
 8005c9e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005ca2:	bf00      	nop
 8005ca4:	58024400 	.word	0x58024400
 8005ca8:	03d09000 	.word	0x03d09000
 8005cac:	003d0900 	.word	0x003d0900
 8005cb0:	0800637c 	.word	0x0800637c

08005cb4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005cb4:	b480      	push	{r7}
 8005cb6:	b083      	sub	sp, #12
 8005cb8:	af00      	add	r7, sp, #0
 8005cba:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cc0:	f003 0308 	and.w	r3, r3, #8
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d00a      	beq.n	8005cde <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	685b      	ldr	r3, [r3, #4]
 8005cce:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	430a      	orrs	r2, r1
 8005cdc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ce2:	f003 0301 	and.w	r3, r3, #1
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d00a      	beq.n	8005d00 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	685b      	ldr	r3, [r3, #4]
 8005cf0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	430a      	orrs	r2, r1
 8005cfe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d04:	f003 0302 	and.w	r3, r3, #2
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d00a      	beq.n	8005d22 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	685b      	ldr	r3, [r3, #4]
 8005d12:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	430a      	orrs	r2, r1
 8005d20:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d26:	f003 0304 	and.w	r3, r3, #4
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d00a      	beq.n	8005d44 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	685b      	ldr	r3, [r3, #4]
 8005d34:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	430a      	orrs	r2, r1
 8005d42:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d48:	f003 0310 	and.w	r3, r3, #16
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d00a      	beq.n	8005d66 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	689b      	ldr	r3, [r3, #8]
 8005d56:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	430a      	orrs	r2, r1
 8005d64:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d6a:	f003 0320 	and.w	r3, r3, #32
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d00a      	beq.n	8005d88 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	689b      	ldr	r3, [r3, #8]
 8005d78:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	430a      	orrs	r2, r1
 8005d86:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d01a      	beq.n	8005dca <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	685b      	ldr	r3, [r3, #4]
 8005d9a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	430a      	orrs	r2, r1
 8005da8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005dae:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005db2:	d10a      	bne.n	8005dca <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	685b      	ldr	r3, [r3, #4]
 8005dba:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	430a      	orrs	r2, r1
 8005dc8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005dce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d00a      	beq.n	8005dec <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	685b      	ldr	r3, [r3, #4]
 8005ddc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	430a      	orrs	r2, r1
 8005dea:	605a      	str	r2, [r3, #4]
  }
}
 8005dec:	bf00      	nop
 8005dee:	370c      	adds	r7, #12
 8005df0:	46bd      	mov	sp, r7
 8005df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df6:	4770      	bx	lr

08005df8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005df8:	b580      	push	{r7, lr}
 8005dfa:	b098      	sub	sp, #96	@ 0x60
 8005dfc:	af02      	add	r7, sp, #8
 8005dfe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	2200      	movs	r2, #0
 8005e04:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005e08:	f7fb f9b6 	bl	8001178 <HAL_GetTick>
 8005e0c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	f003 0308 	and.w	r3, r3, #8
 8005e18:	2b08      	cmp	r3, #8
 8005e1a:	d12f      	bne.n	8005e7c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005e1c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005e20:	9300      	str	r3, [sp, #0]
 8005e22:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005e24:	2200      	movs	r2, #0
 8005e26:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005e2a:	6878      	ldr	r0, [r7, #4]
 8005e2c:	f000 f88e 	bl	8005f4c <UART_WaitOnFlagUntilTimeout>
 8005e30:	4603      	mov	r3, r0
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d022      	beq.n	8005e7c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e3e:	e853 3f00 	ldrex	r3, [r3]
 8005e42:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005e44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e46:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005e4a:	653b      	str	r3, [r7, #80]	@ 0x50
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	461a      	mov	r2, r3
 8005e52:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005e54:	647b      	str	r3, [r7, #68]	@ 0x44
 8005e56:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e58:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005e5a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005e5c:	e841 2300 	strex	r3, r2, [r1]
 8005e60:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005e62:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d1e6      	bne.n	8005e36 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	2220      	movs	r2, #32
 8005e6c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	2200      	movs	r2, #0
 8005e74:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005e78:	2303      	movs	r3, #3
 8005e7a:	e063      	b.n	8005f44 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	f003 0304 	and.w	r3, r3, #4
 8005e86:	2b04      	cmp	r3, #4
 8005e88:	d149      	bne.n	8005f1e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005e8a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005e8e:	9300      	str	r3, [sp, #0]
 8005e90:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005e92:	2200      	movs	r2, #0
 8005e94:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005e98:	6878      	ldr	r0, [r7, #4]
 8005e9a:	f000 f857 	bl	8005f4c <UART_WaitOnFlagUntilTimeout>
 8005e9e:	4603      	mov	r3, r0
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d03c      	beq.n	8005f1e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005eaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005eac:	e853 3f00 	ldrex	r3, [r3]
 8005eb0:	623b      	str	r3, [r7, #32]
   return(result);
 8005eb2:	6a3b      	ldr	r3, [r7, #32]
 8005eb4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005eb8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	461a      	mov	r2, r3
 8005ec0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005ec2:	633b      	str	r3, [r7, #48]	@ 0x30
 8005ec4:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ec6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005ec8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005eca:	e841 2300 	strex	r3, r2, [r1]
 8005ece:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005ed0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d1e6      	bne.n	8005ea4 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	3308      	adds	r3, #8
 8005edc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ede:	693b      	ldr	r3, [r7, #16]
 8005ee0:	e853 3f00 	ldrex	r3, [r3]
 8005ee4:	60fb      	str	r3, [r7, #12]
   return(result);
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	f023 0301 	bic.w	r3, r3, #1
 8005eec:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	3308      	adds	r3, #8
 8005ef4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005ef6:	61fa      	str	r2, [r7, #28]
 8005ef8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005efa:	69b9      	ldr	r1, [r7, #24]
 8005efc:	69fa      	ldr	r2, [r7, #28]
 8005efe:	e841 2300 	strex	r3, r2, [r1]
 8005f02:	617b      	str	r3, [r7, #20]
   return(result);
 8005f04:	697b      	ldr	r3, [r7, #20]
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d1e5      	bne.n	8005ed6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	2220      	movs	r2, #32
 8005f0e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	2200      	movs	r2, #0
 8005f16:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005f1a:	2303      	movs	r3, #3
 8005f1c:	e012      	b.n	8005f44 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	2220      	movs	r2, #32
 8005f22:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	2220      	movs	r2, #32
 8005f2a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	2200      	movs	r2, #0
 8005f32:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	2200      	movs	r2, #0
 8005f38:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	2200      	movs	r2, #0
 8005f3e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005f42:	2300      	movs	r3, #0
}
 8005f44:	4618      	mov	r0, r3
 8005f46:	3758      	adds	r7, #88	@ 0x58
 8005f48:	46bd      	mov	sp, r7
 8005f4a:	bd80      	pop	{r7, pc}

08005f4c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005f4c:	b580      	push	{r7, lr}
 8005f4e:	b084      	sub	sp, #16
 8005f50:	af00      	add	r7, sp, #0
 8005f52:	60f8      	str	r0, [r7, #12]
 8005f54:	60b9      	str	r1, [r7, #8]
 8005f56:	603b      	str	r3, [r7, #0]
 8005f58:	4613      	mov	r3, r2
 8005f5a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005f5c:	e04f      	b.n	8005ffe <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005f5e:	69bb      	ldr	r3, [r7, #24]
 8005f60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f64:	d04b      	beq.n	8005ffe <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005f66:	f7fb f907 	bl	8001178 <HAL_GetTick>
 8005f6a:	4602      	mov	r2, r0
 8005f6c:	683b      	ldr	r3, [r7, #0]
 8005f6e:	1ad3      	subs	r3, r2, r3
 8005f70:	69ba      	ldr	r2, [r7, #24]
 8005f72:	429a      	cmp	r2, r3
 8005f74:	d302      	bcc.n	8005f7c <UART_WaitOnFlagUntilTimeout+0x30>
 8005f76:	69bb      	ldr	r3, [r7, #24]
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d101      	bne.n	8005f80 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005f7c:	2303      	movs	r3, #3
 8005f7e:	e04e      	b.n	800601e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	f003 0304 	and.w	r3, r3, #4
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d037      	beq.n	8005ffe <UART_WaitOnFlagUntilTimeout+0xb2>
 8005f8e:	68bb      	ldr	r3, [r7, #8]
 8005f90:	2b80      	cmp	r3, #128	@ 0x80
 8005f92:	d034      	beq.n	8005ffe <UART_WaitOnFlagUntilTimeout+0xb2>
 8005f94:	68bb      	ldr	r3, [r7, #8]
 8005f96:	2b40      	cmp	r3, #64	@ 0x40
 8005f98:	d031      	beq.n	8005ffe <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	69db      	ldr	r3, [r3, #28]
 8005fa0:	f003 0308 	and.w	r3, r3, #8
 8005fa4:	2b08      	cmp	r3, #8
 8005fa6:	d110      	bne.n	8005fca <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	2208      	movs	r2, #8
 8005fae:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005fb0:	68f8      	ldr	r0, [r7, #12]
 8005fb2:	f000 f839 	bl	8006028 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	2208      	movs	r2, #8
 8005fba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	2200      	movs	r2, #0
 8005fc2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8005fc6:	2301      	movs	r3, #1
 8005fc8:	e029      	b.n	800601e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	69db      	ldr	r3, [r3, #28]
 8005fd0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005fd4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005fd8:	d111      	bne.n	8005ffe <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005fe2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005fe4:	68f8      	ldr	r0, [r7, #12]
 8005fe6:	f000 f81f 	bl	8006028 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	2220      	movs	r2, #32
 8005fee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	2200      	movs	r2, #0
 8005ff6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8005ffa:	2303      	movs	r3, #3
 8005ffc:	e00f      	b.n	800601e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	69da      	ldr	r2, [r3, #28]
 8006004:	68bb      	ldr	r3, [r7, #8]
 8006006:	4013      	ands	r3, r2
 8006008:	68ba      	ldr	r2, [r7, #8]
 800600a:	429a      	cmp	r2, r3
 800600c:	bf0c      	ite	eq
 800600e:	2301      	moveq	r3, #1
 8006010:	2300      	movne	r3, #0
 8006012:	b2db      	uxtb	r3, r3
 8006014:	461a      	mov	r2, r3
 8006016:	79fb      	ldrb	r3, [r7, #7]
 8006018:	429a      	cmp	r2, r3
 800601a:	d0a0      	beq.n	8005f5e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800601c:	2300      	movs	r3, #0
}
 800601e:	4618      	mov	r0, r3
 8006020:	3710      	adds	r7, #16
 8006022:	46bd      	mov	sp, r7
 8006024:	bd80      	pop	{r7, pc}
	...

08006028 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006028:	b480      	push	{r7}
 800602a:	b095      	sub	sp, #84	@ 0x54
 800602c:	af00      	add	r7, sp, #0
 800602e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006036:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006038:	e853 3f00 	ldrex	r3, [r3]
 800603c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800603e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006040:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006044:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	461a      	mov	r2, r3
 800604c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800604e:	643b      	str	r3, [r7, #64]	@ 0x40
 8006050:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006052:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006054:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006056:	e841 2300 	strex	r3, r2, [r1]
 800605a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800605c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800605e:	2b00      	cmp	r3, #0
 8006060:	d1e6      	bne.n	8006030 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	3308      	adds	r3, #8
 8006068:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800606a:	6a3b      	ldr	r3, [r7, #32]
 800606c:	e853 3f00 	ldrex	r3, [r3]
 8006070:	61fb      	str	r3, [r7, #28]
   return(result);
 8006072:	69fa      	ldr	r2, [r7, #28]
 8006074:	4b1e      	ldr	r3, [pc, #120]	@ (80060f0 <UART_EndRxTransfer+0xc8>)
 8006076:	4013      	ands	r3, r2
 8006078:	64bb      	str	r3, [r7, #72]	@ 0x48
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	3308      	adds	r3, #8
 8006080:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006082:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006084:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006086:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006088:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800608a:	e841 2300 	strex	r3, r2, [r1]
 800608e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006090:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006092:	2b00      	cmp	r3, #0
 8006094:	d1e5      	bne.n	8006062 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800609a:	2b01      	cmp	r3, #1
 800609c:	d118      	bne.n	80060d0 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	e853 3f00 	ldrex	r3, [r3]
 80060aa:	60bb      	str	r3, [r7, #8]
   return(result);
 80060ac:	68bb      	ldr	r3, [r7, #8]
 80060ae:	f023 0310 	bic.w	r3, r3, #16
 80060b2:	647b      	str	r3, [r7, #68]	@ 0x44
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	461a      	mov	r2, r3
 80060ba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80060bc:	61bb      	str	r3, [r7, #24]
 80060be:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060c0:	6979      	ldr	r1, [r7, #20]
 80060c2:	69ba      	ldr	r2, [r7, #24]
 80060c4:	e841 2300 	strex	r3, r2, [r1]
 80060c8:	613b      	str	r3, [r7, #16]
   return(result);
 80060ca:	693b      	ldr	r3, [r7, #16]
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d1e6      	bne.n	800609e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	2220      	movs	r2, #32
 80060d4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	2200      	movs	r2, #0
 80060dc:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	2200      	movs	r2, #0
 80060e2:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80060e4:	bf00      	nop
 80060e6:	3754      	adds	r7, #84	@ 0x54
 80060e8:	46bd      	mov	sp, r7
 80060ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ee:	4770      	bx	lr
 80060f0:	effffffe 	.word	0xeffffffe

080060f4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80060f4:	b480      	push	{r7}
 80060f6:	b085      	sub	sp, #20
 80060f8:	af00      	add	r7, sp, #0
 80060fa:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006102:	2b01      	cmp	r3, #1
 8006104:	d101      	bne.n	800610a <HAL_UARTEx_DisableFifoMode+0x16>
 8006106:	2302      	movs	r3, #2
 8006108:	e027      	b.n	800615a <HAL_UARTEx_DisableFifoMode+0x66>
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	2201      	movs	r2, #1
 800610e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	2224      	movs	r2, #36	@ 0x24
 8006116:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	681a      	ldr	r2, [r3, #0]
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	f022 0201 	bic.w	r2, r2, #1
 8006130:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8006138:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	2200      	movs	r2, #0
 800613e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	68fa      	ldr	r2, [r7, #12]
 8006146:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	2220      	movs	r2, #32
 800614c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	2200      	movs	r2, #0
 8006154:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006158:	2300      	movs	r3, #0
}
 800615a:	4618      	mov	r0, r3
 800615c:	3714      	adds	r7, #20
 800615e:	46bd      	mov	sp, r7
 8006160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006164:	4770      	bx	lr

08006166 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006166:	b580      	push	{r7, lr}
 8006168:	b084      	sub	sp, #16
 800616a:	af00      	add	r7, sp, #0
 800616c:	6078      	str	r0, [r7, #4]
 800616e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006176:	2b01      	cmp	r3, #1
 8006178:	d101      	bne.n	800617e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800617a:	2302      	movs	r3, #2
 800617c:	e02d      	b.n	80061da <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	2201      	movs	r2, #1
 8006182:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	2224      	movs	r2, #36	@ 0x24
 800618a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	681a      	ldr	r2, [r3, #0]
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	f022 0201 	bic.w	r2, r2, #1
 80061a4:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	689b      	ldr	r3, [r3, #8]
 80061ac:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	683a      	ldr	r2, [r7, #0]
 80061b6:	430a      	orrs	r2, r1
 80061b8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80061ba:	6878      	ldr	r0, [r7, #4]
 80061bc:	f000 f850 	bl	8006260 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	68fa      	ldr	r2, [r7, #12]
 80061c6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	2220      	movs	r2, #32
 80061cc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	2200      	movs	r2, #0
 80061d4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80061d8:	2300      	movs	r3, #0
}
 80061da:	4618      	mov	r0, r3
 80061dc:	3710      	adds	r7, #16
 80061de:	46bd      	mov	sp, r7
 80061e0:	bd80      	pop	{r7, pc}

080061e2 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80061e2:	b580      	push	{r7, lr}
 80061e4:	b084      	sub	sp, #16
 80061e6:	af00      	add	r7, sp, #0
 80061e8:	6078      	str	r0, [r7, #4]
 80061ea:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80061f2:	2b01      	cmp	r3, #1
 80061f4:	d101      	bne.n	80061fa <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80061f6:	2302      	movs	r3, #2
 80061f8:	e02d      	b.n	8006256 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	2201      	movs	r2, #1
 80061fe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	2224      	movs	r2, #36	@ 0x24
 8006206:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	681a      	ldr	r2, [r3, #0]
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	f022 0201 	bic.w	r2, r2, #1
 8006220:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	689b      	ldr	r3, [r3, #8]
 8006228:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	683a      	ldr	r2, [r7, #0]
 8006232:	430a      	orrs	r2, r1
 8006234:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006236:	6878      	ldr	r0, [r7, #4]
 8006238:	f000 f812 	bl	8006260 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	68fa      	ldr	r2, [r7, #12]
 8006242:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	2220      	movs	r2, #32
 8006248:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	2200      	movs	r2, #0
 8006250:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006254:	2300      	movs	r3, #0
}
 8006256:	4618      	mov	r0, r3
 8006258:	3710      	adds	r7, #16
 800625a:	46bd      	mov	sp, r7
 800625c:	bd80      	pop	{r7, pc}
	...

08006260 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006260:	b480      	push	{r7}
 8006262:	b085      	sub	sp, #20
 8006264:	af00      	add	r7, sp, #0
 8006266:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800626c:	2b00      	cmp	r3, #0
 800626e:	d108      	bne.n	8006282 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	2201      	movs	r2, #1
 8006274:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	2201      	movs	r2, #1
 800627c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006280:	e031      	b.n	80062e6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006282:	2310      	movs	r3, #16
 8006284:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006286:	2310      	movs	r3, #16
 8006288:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	689b      	ldr	r3, [r3, #8]
 8006290:	0e5b      	lsrs	r3, r3, #25
 8006292:	b2db      	uxtb	r3, r3
 8006294:	f003 0307 	and.w	r3, r3, #7
 8006298:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	689b      	ldr	r3, [r3, #8]
 80062a0:	0f5b      	lsrs	r3, r3, #29
 80062a2:	b2db      	uxtb	r3, r3
 80062a4:	f003 0307 	and.w	r3, r3, #7
 80062a8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80062aa:	7bbb      	ldrb	r3, [r7, #14]
 80062ac:	7b3a      	ldrb	r2, [r7, #12]
 80062ae:	4911      	ldr	r1, [pc, #68]	@ (80062f4 <UARTEx_SetNbDataToProcess+0x94>)
 80062b0:	5c8a      	ldrb	r2, [r1, r2]
 80062b2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80062b6:	7b3a      	ldrb	r2, [r7, #12]
 80062b8:	490f      	ldr	r1, [pc, #60]	@ (80062f8 <UARTEx_SetNbDataToProcess+0x98>)
 80062ba:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80062bc:	fb93 f3f2 	sdiv	r3, r3, r2
 80062c0:	b29a      	uxth	r2, r3
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80062c8:	7bfb      	ldrb	r3, [r7, #15]
 80062ca:	7b7a      	ldrb	r2, [r7, #13]
 80062cc:	4909      	ldr	r1, [pc, #36]	@ (80062f4 <UARTEx_SetNbDataToProcess+0x94>)
 80062ce:	5c8a      	ldrb	r2, [r1, r2]
 80062d0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80062d4:	7b7a      	ldrb	r2, [r7, #13]
 80062d6:	4908      	ldr	r1, [pc, #32]	@ (80062f8 <UARTEx_SetNbDataToProcess+0x98>)
 80062d8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80062da:	fb93 f3f2 	sdiv	r3, r3, r2
 80062de:	b29a      	uxth	r2, r3
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80062e6:	bf00      	nop
 80062e8:	3714      	adds	r7, #20
 80062ea:	46bd      	mov	sp, r7
 80062ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f0:	4770      	bx	lr
 80062f2:	bf00      	nop
 80062f4:	08006394 	.word	0x08006394
 80062f8:	0800639c 	.word	0x0800639c

080062fc <memset>:
 80062fc:	4402      	add	r2, r0
 80062fe:	4603      	mov	r3, r0
 8006300:	4293      	cmp	r3, r2
 8006302:	d100      	bne.n	8006306 <memset+0xa>
 8006304:	4770      	bx	lr
 8006306:	f803 1b01 	strb.w	r1, [r3], #1
 800630a:	e7f9      	b.n	8006300 <memset+0x4>

0800630c <__libc_init_array>:
 800630c:	b570      	push	{r4, r5, r6, lr}
 800630e:	4d0d      	ldr	r5, [pc, #52]	@ (8006344 <__libc_init_array+0x38>)
 8006310:	4c0d      	ldr	r4, [pc, #52]	@ (8006348 <__libc_init_array+0x3c>)
 8006312:	1b64      	subs	r4, r4, r5
 8006314:	10a4      	asrs	r4, r4, #2
 8006316:	2600      	movs	r6, #0
 8006318:	42a6      	cmp	r6, r4
 800631a:	d109      	bne.n	8006330 <__libc_init_array+0x24>
 800631c:	4d0b      	ldr	r5, [pc, #44]	@ (800634c <__libc_init_array+0x40>)
 800631e:	4c0c      	ldr	r4, [pc, #48]	@ (8006350 <__libc_init_array+0x44>)
 8006320:	f000 f818 	bl	8006354 <_init>
 8006324:	1b64      	subs	r4, r4, r5
 8006326:	10a4      	asrs	r4, r4, #2
 8006328:	2600      	movs	r6, #0
 800632a:	42a6      	cmp	r6, r4
 800632c:	d105      	bne.n	800633a <__libc_init_array+0x2e>
 800632e:	bd70      	pop	{r4, r5, r6, pc}
 8006330:	f855 3b04 	ldr.w	r3, [r5], #4
 8006334:	4798      	blx	r3
 8006336:	3601      	adds	r6, #1
 8006338:	e7ee      	b.n	8006318 <__libc_init_array+0xc>
 800633a:	f855 3b04 	ldr.w	r3, [r5], #4
 800633e:	4798      	blx	r3
 8006340:	3601      	adds	r6, #1
 8006342:	e7f2      	b.n	800632a <__libc_init_array+0x1e>
 8006344:	080063ac 	.word	0x080063ac
 8006348:	080063ac 	.word	0x080063ac
 800634c:	080063ac 	.word	0x080063ac
 8006350:	080063b0 	.word	0x080063b0

08006354 <_init>:
 8006354:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006356:	bf00      	nop
 8006358:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800635a:	bc08      	pop	{r3}
 800635c:	469e      	mov	lr, r3
 800635e:	4770      	bx	lr

08006360 <_fini>:
 8006360:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006362:	bf00      	nop
 8006364:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006366:	bc08      	pop	{r3}
 8006368:	469e      	mov	lr, r3
 800636a:	4770      	bx	lr
