
*** Running vivado
    with args -log Recv_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Recv_top.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Recv_top.tcl -notrace
Command: synth_design -top Recv_top -part xc7z010clg400-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7876 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 431.105 ; gain = 97.426
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Recv_top' [F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sources_1/new/Recv_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'reciever' [F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sources_1/new/reciever.v:23]
	Parameter BAUD_CNT bound to: 25 - type: integer 
	Parameter BAUD_CNT_HALF bound to: 12 - type: integer 
	Parameter IDLE bound to: 4'b0001 
	Parameter ANALOG bound to: 4'b0010 
	Parameter FEATURE bound to: 4'b0100 
	Parameter DIGITAL bound to: 4'b1000 
INFO: [Synth 8-155] case statement is not full and has no default [F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sources_1/new/reciever.v:195]
INFO: [Synth 8-155] case statement is not full and has no default [F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sources_1/new/reciever.v:235]
INFO: [Synth 8-155] case statement is not full and has no default [F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sources_1/new/reciever.v:159]
WARNING: [Synth 8-6014] Unused sequential element feature_data_reg_reg was removed.  [F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sources_1/new/reciever.v:147]
INFO: [Synth 8-6155] done synthesizing module 'reciever' (1#1) [F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sources_1/new/reciever.v:23]
INFO: [Synth 8-6157] synthesizing module 'bin2bcd' [F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sources_1/new/bin2BCD.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bin2bcd' (2#1) [F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sources_1/new/bin2BCD.v:23]
INFO: [Synth 8-6157] synthesizing module 'seg_led' [F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sources_1/new/seg_led.v:23]
	Parameter SEG_0 bound to: 8'b11000000 
	Parameter SEG_1 bound to: 8'b11111001 
	Parameter SEG_2 bound to: 8'b10100100 
	Parameter SEG_3 bound to: 8'b10110000 
	Parameter SEG_4 bound to: 8'b10011001 
	Parameter SEG_5 bound to: 8'b10010010 
	Parameter SEG_6 bound to: 8'b10000010 
	Parameter SEG_7 bound to: 8'b11111000 
	Parameter SEG_8 bound to: 8'b10000000 
	Parameter SEG_9 bound to: 8'b10010000 
	Parameter SEG_NONE bound to: 8'b11111111 
	Parameter CLK_DIV_PERIOD bound to: 2500 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter MAIN bound to: 3'b001 
	Parameter WRITE bound to: 3'b010 
	Parameter LOW bound to: 1'b0 
	Parameter HIGH bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'seg_led' (3#1) [F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sources_1/new/seg_led.v:23]
INFO: [Synth 8-6157] synthesizing module 'DA_out' [F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sources_1/new/DA_out.v:23]
	Parameter CNT_25M bound to: 2 - type: integer 
	Parameter POSEDGE bound to: 0 - type: integer 
	Parameter NEGEDGE bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element cnt_25m_reg was removed.  [F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sources_1/new/DA_out.v:40]
INFO: [Synth 8-4471] merging register 'DA_clk_reg_reg' into 'DA_state_reg' [F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sources_1/new/DA_out.v:64]
WARNING: [Synth 8-6014] Unused sequential element DA_clk_reg_reg was removed.  [F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sources_1/new/DA_out.v:64]
INFO: [Synth 8-6155] done synthesizing module 'DA_out' (4#1) [F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sources_1/new/DA_out.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Recv_top' (5#1) [F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sources_1/new/Recv_top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 487.434 ; gain = 153.754
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 487.434 ; gain = 153.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 487.434 ; gain = 153.754
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/constrs_1/new/ZYNQ_Recv.xdc]
Finished Parsing XDC File [F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/constrs_1/new/ZYNQ_Recv.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/constrs_1/new/ZYNQ_Recv.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Recv_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Recv_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 824.258 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 824.258 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 824.258 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 824.258 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 824.258 ; gain = 490.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 824.258 ; gain = 490.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 824.258 ; gain = 490.578
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'recv_state_reg' in module 'reciever'
INFO: [Synth 8-5546] ROM "recv_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recv_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "recv_start" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "with_digital_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "error" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shutdown_sig_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "analog_done_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "recv_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "recv_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "recv_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "recv_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "op" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valid" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'seg_led'
INFO: [Synth 8-5544] ROM "cnt_main" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                  ANALOG |                             0010 |                             0010
                 FEATURE |                             0100 |                             0100
                 DIGITAL |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'recv_state_reg' in module 'reciever'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                              000
                    MAIN |                               01 |                              001
                   WRITE |                               10 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'seg_led'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 824.258 ; gain = 490.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 7     
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 2     
	               14 Bit    Registers := 5     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 12    
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	  16 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 3     
	   5 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 1     
	  16 Input     12 Bit        Muxes := 1     
	   5 Input     12 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	  12 Input      8 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 15    
	   5 Input      4 Bit        Muxes := 5     
	  15 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  35 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   4 Input      1 Bit        Muxes := 2     
	  15 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 4     
	  16 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 15    
	  10 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 15    
	  35 Input      1 Bit        Muxes := 2     
	  36 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Recv_top 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	                4 Bit    Registers := 4     
Module reciever 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	  16 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 3     
	   5 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 1     
	  16 Input     12 Bit        Muxes := 1     
	   5 Input     12 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 5     
	  15 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 4     
	  16 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 4     
	  10 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 15    
Module bin2bcd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module seg_led 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	  12 Input      8 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  35 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	  35 Input      1 Bit        Muxes := 2     
	  36 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 10    
Module DA_out 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "u_reciever/recv_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'u_bin2bcd/bin_in_reg[13]' (FDCE) to 'u_bin2bcd/bin_in_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_bin2bcd/bin_in_reg[12]' (FDCE) to 'u_bin2bcd/bin_in_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_bin2bcd/bin_in_reg[11]' (FDCE) to 'u_bin2bcd/bin_in_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_bin2bcd/bin_in_reg[10]' (FDCE) to 'u_bin2bcd/bin_in_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_bin2bcd/bin_in_reg[9]' (FDCE) to 'u_bin2bcd/bin_in_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_bin2bcd/bin_in_reg[8]' (FDCE) to 'u_bin2bcd/bin_in_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_bin2bcd/bin_in_reg[7]' (FDCE) to 'u_bin2bcd/bin_in_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_bin2bcd/bin_in_reg[6]' (FDCE) to 'u_bin2bcd/bin_in_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_bin2bcd/bin_in_reg[5]' (FDCE) to 'u_bin2bcd/bin_in_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_bin2bcd/bin_in_reg[4]' (FDCE) to 'u_bin2bcd/bin_in_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_bin2bcd/bin_in_reg[3]' (FDCE) to 'u_bin2bcd/bin_in_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_bin2bcd/bin_in_reg[2]' (FDCE) to 'u_bin2bcd/bin_in_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_bin2bcd/bin_in_reg[0] )
INFO: [Synth 8-3886] merging instance 'digital_sig_reg[0]' (FDRE) to 'digital_sig_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\digital_sig_reg[1] )
INFO: [Synth 8-3886] merging instance 'u_seg_led/data_reg_reg[4]' (FDE) to 'u_seg_led/data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_seg_led/data_reg_reg[5]' (FDE) to 'u_seg_led/data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_seg_led/data_reg_reg[6]' (FDE) to 'u_seg_led/data_reg_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_seg_led/data_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_seg_led/data_reg_reg[15] )
INFO: [Synth 8-3886] merging instance 'u_DA_out/DA9764_data_reg_reg[0]' (FDRE) to 'u_DA_out/DA9764_data_reg_reg[1]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 824.258 ; gain = 490.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+--------------------+---------------+----------------+
|Module Name | RTL Object         | Depth x Width | Implemented As | 
+------------+--------------------+---------------+----------------+
|seg_led     | SCLK_reg           | 64x1          | LUT            | 
|seg_led     | DIO_reg            | 64x1          | LUT            | 
|Recv_top    | u_seg_led/SCLK_reg | 64x1          | LUT            | 
|Recv_top    | u_seg_led/DIO_reg  | 64x1          | LUT            | 
+------------+--------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 825.445 ; gain = 491.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 825.816 ; gain = 492.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 847.215 ; gain = 513.535
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 847.215 ; gain = 513.535
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 847.215 ; gain = 513.535
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 847.215 ; gain = 513.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 847.215 ; gain = 513.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 847.215 ; gain = 513.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 847.215 ; gain = 513.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     7|
|3     |LUT1   |     4|
|4     |LUT2   |    43|
|5     |LUT3   |    19|
|6     |LUT4   |    30|
|7     |LUT5   |    85|
|8     |LUT6   |    69|
|9     |MUXF7  |     9|
|10    |MUXF8  |     4|
|11    |FDCE   |    23|
|12    |FDRE   |   170|
|13    |FDSE   |    10|
|14    |IBUF   |     3|
|15    |OBUF   |    18|
+------+-------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |   495|
|2     |  u_DA_out   |DA_out   |    14|
|3     |  u_bin2bcd  |bin2bcd  |    45|
|4     |  u_reciever |reciever |   245|
|5     |  u_seg_led  |seg_led  |   141|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 847.215 ; gain = 513.535
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 847.215 ; gain = 176.711
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 847.215 ; gain = 513.535
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 847.215 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
67 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 847.215 ; gain = 526.711
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 847.215 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'F:/DianSai/2021/Recieve/Recieve/Recieve.runs/synth_2/Recv_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Recv_top_utilization_synth.rpt -pb Recv_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Nov  7 15:38:56 2021...
