$version Generated by Yosys-SMTBMC $end
$timescale 1ns $end
$var integer 32 t smt_step $end
$var event 1 ! smt_clock $end
$scope module seq_detector $end
$scope module _witness_ $end
$var wire 1 n0 anyinit_verific_detect_out_reg_seq_detector_sv_30_47 $end
$upscope $end
$var wire 1 n1 clk $end
$var wire 1 n2 detect_out $end
$var wire 5 n3 next $end
$var wire 1 n4 reset $end
$var wire 1 n5 seq_in $end
$var wire 5 n6 state $end
$upscope $end
$enddefinitions $end
#0
1!
b00000000000000000000000000000000 t
b1 n1
b0 n0
b0 n2
b00010 n3
b0 n4
b1 n5
b00001 n6
#5
b0 n1
#10
1!
b00000000000000000000000000000001 t
b1 n1
b0 n0
b0 n2
b00100 n3
b0 n4
b0 n5
b00010 n6
#15
b0 n1
#20
1!
b00000000000000000000000000000010 t
b1 n1
b0 n0
b0 n2
b01000 n3
b0 n4
b1 n5
b00100 n6
#25
b0 n1
#30
1!
b00000000000000000000000000000011 t
b1 n1
b0 n0
b0 n2
b10000 n3
b0 n4
b1 n5
b01000 n6
#35
b0 n1
#40
1!
b00000000000000000000000000000100 t
b1 n1
b0 n0
b0 n2
b00100 n3
b0 n4
b0 n5
b10000 n6
#45
b0 n1
#50
1!
b00000000000000000000000000000101 t
b1 n1
b1 n0
b1 n2
b00001 n3
b0 n4
b0 n5
b00100 n6
#55
b0 n1
#60
1!
b00000000000000000000000000000110 t
b1 n1
b0 n0
b0 n2
b00001 n3
b0 n4
b0 n5
b00001 n6
#65
b0 n1
#70
1!
b00000000000000000000000000000111 t
b1 n1
