{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 02 20:47:39 2020 " "Info: Processing started: Thu Jul 02 20:47:39 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file CPU.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Info: Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "F:/dev/CR_CPU/CPU.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ALU.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU.bdf" "" { Schematic "F:/dev/CR_CPU/ALU.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Info: Found entity 1: pc" {  } { { "pc.v" "" { Text "F:/dev/CR_CPU/pc.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Info: Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst13 " "Info: Elaborating entity \"ALU\" for hierarchy \"ALU:inst13\"" {  } { { "CPU.bdf" "inst13" { Schematic "F:/dev/CR_CPU/CPU.bdf" { { 152 240 432 280 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "mux_gate.v 1 1 " "Warning: Using design file mux_gate.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux_gate " "Info: Found entity 1: mux_gate" {  } { { "mux_gate.v" "" { Text "F:/dev/CR_CPU/mux_gate.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_gate ALU:inst13\|mux_gate:inst " "Info: Elaborating entity \"mux_gate\" for hierarchy \"ALU:inst13\|mux_gate:inst\"" {  } { { "ALU.bdf" "inst" { Schematic "F:/dev/CR_CPU/ALU.bdf" { { 360 1024 1184 648 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux ALU:inst13\|mux_gate:inst\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"ALU:inst13\|mux_gate:inst\|lpm_mux:lpm_mux_component\"" {  } { { "mux_gate.v" "lpm_mux_component" { Text "F:/dev/CR_CPU/mux_gate.v" 105 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst13\|mux_gate:inst\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"ALU:inst13\|mux_gate:inst\|lpm_mux:lpm_mux_component\"" {  } { { "mux_gate.v" "" { Text "F:/dev/CR_CPU/mux_gate.v" 105 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst13\|mux_gate:inst\|lpm_mux:lpm_mux_component " "Info: Instantiated megafunction \"ALU:inst13\|mux_gate:inst\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 15 " "Info: Parameter \"lpm_size\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Info: Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Info: Parameter \"lpm_width\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 4 " "Info: Parameter \"lpm_widths\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "mux_gate.v" "" { Text "F:/dev/CR_CPU/mux_gate.v" 105 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2rc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_2rc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2rc " "Info: Found entity 1: mux_2rc" {  } { { "db/mux_2rc.tdf" "" { Text "F:/dev/CR_CPU/db/mux_2rc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2rc ALU:inst13\|mux_gate:inst\|lpm_mux:lpm_mux_component\|mux_2rc:auto_generated " "Info: Elaborating entity \"mux_2rc\" for hierarchy \"ALU:inst13\|mux_gate:inst\|lpm_mux:lpm_mux_component\|mux_2rc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "not_gate.v 1 1 " "Warning: Using design file not_gate.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 not_gate " "Info: Found entity 1: not_gate" {  } { { "not_gate.v" "" { Text "F:/dev/CR_CPU/not_gate.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_gate ALU:inst13\|not_gate:inst8 " "Info: Elaborating entity \"not_gate\" for hierarchy \"ALU:inst13\|not_gate:inst8\"" {  } { { "ALU.bdf" "inst8" { Schematic "F:/dev/CR_CPU/ALU.bdf" { { 704 488 568 744 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_inv ALU:inst13\|not_gate:inst8\|lpm_inv:lpm_inv_component " "Info: Elaborating entity \"lpm_inv\" for hierarchy \"ALU:inst13\|not_gate:inst8\|lpm_inv:lpm_inv_component\"" {  } { { "not_gate.v" "lpm_inv_component" { Text "F:/dev/CR_CPU/not_gate.v" 51 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst13\|not_gate:inst8\|lpm_inv:lpm_inv_component " "Info: Elaborated megafunction instantiation \"ALU:inst13\|not_gate:inst8\|lpm_inv:lpm_inv_component\"" {  } { { "not_gate.v" "" { Text "F:/dev/CR_CPU/not_gate.v" 51 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst13\|not_gate:inst8\|lpm_inv:lpm_inv_component " "Info: Instantiated megafunction \"ALU:inst13\|not_gate:inst8\|lpm_inv:lpm_inv_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_INV " "Info: Parameter \"lpm_type\" = \"LPM_INV\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Info: Parameter \"lpm_width\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "not_gate.v" "" { Text "F:/dev/CR_CPU/not_gate.v" 51 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "xor_gate.v 1 1 " "Warning: Using design file xor_gate.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 xor_gate " "Info: Found entity 1: xor_gate" {  } { { "xor_gate.v" "" { Text "F:/dev/CR_CPU/xor_gate.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_gate ALU:inst13\|xor_gate:inst6 " "Info: Elaborating entity \"xor_gate\" for hierarchy \"ALU:inst13\|xor_gate:inst6\"" {  } { { "ALU.bdf" "inst6" { Schematic "F:/dev/CR_CPU/ALU.bdf" { { 696 408 472 760 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_xor ALU:inst13\|xor_gate:inst6\|lpm_xor:lpm_xor_component " "Info: Elaborating entity \"lpm_xor\" for hierarchy \"ALU:inst13\|xor_gate:inst6\|lpm_xor:lpm_xor_component\"" {  } { { "xor_gate.v" "lpm_xor_component" { Text "F:/dev/CR_CPU/xor_gate.v" 56 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst13\|xor_gate:inst6\|lpm_xor:lpm_xor_component " "Info: Elaborated megafunction instantiation \"ALU:inst13\|xor_gate:inst6\|lpm_xor:lpm_xor_component\"" {  } { { "xor_gate.v" "" { Text "F:/dev/CR_CPU/xor_gate.v" 56 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst13\|xor_gate:inst6\|lpm_xor:lpm_xor_component " "Info: Instantiated megafunction \"ALU:inst13\|xor_gate:inst6\|lpm_xor:lpm_xor_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 2 " "Info: Parameter \"lpm_size\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_XOR " "Info: Parameter \"lpm_type\" = \"LPM_XOR\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Info: Parameter \"lpm_width\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "xor_gate.v" "" { Text "F:/dev/CR_CPU/xor_gate.v" 56 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "shift_left.v 1 1 " "Warning: Using design file shift_left.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left " "Info: Found entity 1: shift_left" {  } { { "shift_left.v" "" { Text "F:/dev/CR_CPU/shift_left.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left ALU:inst13\|shift_left:inst22 " "Info: Elaborating entity \"shift_left\" for hierarchy \"ALU:inst13\|shift_left:inst22\"" {  } { { "ALU.bdf" "inst22" { Schematic "F:/dev/CR_CPU/ALU.bdf" { { 776 360 544 872 "inst22" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift ALU:inst13\|shift_left:inst22\|lpm_clshift:lpm_clshift_component " "Info: Elaborating entity \"lpm_clshift\" for hierarchy \"ALU:inst13\|shift_left:inst22\|lpm_clshift:lpm_clshift_component\"" {  } { { "shift_left.v" "lpm_clshift_component" { Text "F:/dev/CR_CPU/shift_left.v" 73 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst13\|shift_left:inst22\|lpm_clshift:lpm_clshift_component " "Info: Elaborated megafunction instantiation \"ALU:inst13\|shift_left:inst22\|lpm_clshift:lpm_clshift_component\"" {  } { { "shift_left.v" "" { Text "F:/dev/CR_CPU/shift_left.v" 73 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst13\|shift_left:inst22\|lpm_clshift:lpm_clshift_component " "Info: Instantiated megafunction \"ALU:inst13\|shift_left:inst22\|lpm_clshift:lpm_clshift_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype ARITHMETIC " "Info: Parameter \"lpm_shifttype\" = \"ARITHMETIC\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Info: Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Info: Parameter \"lpm_width\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 5 " "Info: Parameter \"lpm_widthdist\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "shift_left.v" "" { Text "F:/dev/CR_CPU/shift_left.v" 73 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_nrd.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_clshift_nrd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_nrd " "Info: Found entity 1: lpm_clshift_nrd" {  } { { "db/lpm_clshift_nrd.tdf" "" { Text "F:/dev/CR_CPU/db/lpm_clshift_nrd.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_nrd ALU:inst13\|shift_left:inst22\|lpm_clshift:lpm_clshift_component\|lpm_clshift_nrd:auto_generated " "Info: Elaborating entity \"lpm_clshift_nrd\" for hierarchy \"ALU:inst13\|shift_left:inst22\|lpm_clshift:lpm_clshift_component\|lpm_clshift_nrd:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "shift_right.v 1 1 " "Warning: Using design file shift_right.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 shift_right " "Info: Found entity 1: shift_right" {  } { { "shift_right.v" "" { Text "F:/dev/CR_CPU/shift_right.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_right ALU:inst13\|shift_right:inst23 " "Info: Elaborating entity \"shift_right\" for hierarchy \"ALU:inst13\|shift_right:inst23\"" {  } { { "ALU.bdf" "inst23" { Schematic "F:/dev/CR_CPU/ALU.bdf" { { 880 360 544 976 "inst23" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift ALU:inst13\|shift_right:inst23\|lpm_clshift:lpm_clshift_component " "Info: Elaborating entity \"lpm_clshift\" for hierarchy \"ALU:inst13\|shift_right:inst23\|lpm_clshift:lpm_clshift_component\"" {  } { { "shift_right.v" "lpm_clshift_component" { Text "F:/dev/CR_CPU/shift_right.v" 73 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst13\|shift_right:inst23\|lpm_clshift:lpm_clshift_component " "Info: Elaborated megafunction instantiation \"ALU:inst13\|shift_right:inst23\|lpm_clshift:lpm_clshift_component\"" {  } { { "shift_right.v" "" { Text "F:/dev/CR_CPU/shift_right.v" 73 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst13\|shift_right:inst23\|lpm_clshift:lpm_clshift_component " "Info: Instantiated megafunction \"ALU:inst13\|shift_right:inst23\|lpm_clshift:lpm_clshift_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype ARITHMETIC " "Info: Parameter \"lpm_shifttype\" = \"ARITHMETIC\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Info: Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Info: Parameter \"lpm_width\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 5 " "Info: Parameter \"lpm_widthdist\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "shift_right.v" "" { Text "F:/dev/CR_CPU/shift_right.v" 73 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_oqe.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_clshift_oqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_oqe " "Info: Found entity 1: lpm_clshift_oqe" {  } { { "db/lpm_clshift_oqe.tdf" "" { Text "F:/dev/CR_CPU/db/lpm_clshift_oqe.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_oqe ALU:inst13\|shift_right:inst23\|lpm_clshift:lpm_clshift_component\|lpm_clshift_oqe:auto_generated " "Info: Elaborating entity \"lpm_clshift_oqe\" for hierarchy \"ALU:inst13\|shift_right:inst23\|lpm_clshift:lpm_clshift_component\|lpm_clshift_oqe:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "rotate_left.v 1 1 " "Warning: Using design file rotate_left.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 rotate_left " "Info: Found entity 1: rotate_left" {  } { { "rotate_left.v" "" { Text "F:/dev/CR_CPU/rotate_left.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotate_left ALU:inst13\|rotate_left:inst25 " "Info: Elaborating entity \"rotate_left\" for hierarchy \"ALU:inst13\|rotate_left:inst25\"" {  } { { "ALU.bdf" "inst25" { Schematic "F:/dev/CR_CPU/ALU.bdf" { { 992 360 544 1072 "inst25" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift ALU:inst13\|rotate_left:inst25\|lpm_clshift:lpm_clshift_component " "Info: Elaborating entity \"lpm_clshift\" for hierarchy \"ALU:inst13\|rotate_left:inst25\|lpm_clshift:lpm_clshift_component\"" {  } { { "rotate_left.v" "lpm_clshift_component" { Text "F:/dev/CR_CPU/rotate_left.v" 65 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst13\|rotate_left:inst25\|lpm_clshift:lpm_clshift_component " "Info: Elaborated megafunction instantiation \"ALU:inst13\|rotate_left:inst25\|lpm_clshift:lpm_clshift_component\"" {  } { { "rotate_left.v" "" { Text "F:/dev/CR_CPU/rotate_left.v" 65 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst13\|rotate_left:inst25\|lpm_clshift:lpm_clshift_component " "Info: Instantiated megafunction \"ALU:inst13\|rotate_left:inst25\|lpm_clshift:lpm_clshift_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype ROTATE " "Info: Parameter \"lpm_shifttype\" = \"ROTATE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Info: Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Info: Parameter \"lpm_width\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 5 " "Info: Parameter \"lpm_widthdist\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "rotate_left.v" "" { Text "F:/dev/CR_CPU/rotate_left.v" 65 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_iib.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_clshift_iib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_iib " "Info: Found entity 1: lpm_clshift_iib" {  } { { "db/lpm_clshift_iib.tdf" "" { Text "F:/dev/CR_CPU/db/lpm_clshift_iib.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_iib ALU:inst13\|rotate_left:inst25\|lpm_clshift:lpm_clshift_component\|lpm_clshift_iib:auto_generated " "Info: Elaborating entity \"lpm_clshift_iib\" for hierarchy \"ALU:inst13\|rotate_left:inst25\|lpm_clshift:lpm_clshift_component\|lpm_clshift_iib:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "rotate_right.v 1 1 " "Warning: Using design file rotate_right.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 rotate_right " "Info: Found entity 1: rotate_right" {  } { { "rotate_right.v" "" { Text "F:/dev/CR_CPU/rotate_right.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotate_right ALU:inst13\|rotate_right:inst26 " "Info: Elaborating entity \"rotate_right\" for hierarchy \"ALU:inst13\|rotate_right:inst26\"" {  } { { "ALU.bdf" "inst26" { Schematic "F:/dev/CR_CPU/ALU.bdf" { { 1080 360 544 1160 "inst26" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift ALU:inst13\|rotate_right:inst26\|lpm_clshift:lpm_clshift_component " "Info: Elaborating entity \"lpm_clshift\" for hierarchy \"ALU:inst13\|rotate_right:inst26\|lpm_clshift:lpm_clshift_component\"" {  } { { "rotate_right.v" "lpm_clshift_component" { Text "F:/dev/CR_CPU/rotate_right.v" 65 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst13\|rotate_right:inst26\|lpm_clshift:lpm_clshift_component " "Info: Elaborated megafunction instantiation \"ALU:inst13\|rotate_right:inst26\|lpm_clshift:lpm_clshift_component\"" {  } { { "rotate_right.v" "" { Text "F:/dev/CR_CPU/rotate_right.v" 65 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst13\|rotate_right:inst26\|lpm_clshift:lpm_clshift_component " "Info: Instantiated megafunction \"ALU:inst13\|rotate_right:inst26\|lpm_clshift:lpm_clshift_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype ROTATE " "Info: Parameter \"lpm_shifttype\" = \"ROTATE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Info: Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Info: Parameter \"lpm_width\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 5 " "Info: Parameter \"lpm_widthdist\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "rotate_right.v" "" { Text "F:/dev/CR_CPU/rotate_right.v" 65 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_jhc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_clshift_jhc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_jhc " "Info: Found entity 1: lpm_clshift_jhc" {  } { { "db/lpm_clshift_jhc.tdf" "" { Text "F:/dev/CR_CPU/db/lpm_clshift_jhc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_jhc ALU:inst13\|rotate_right:inst26\|lpm_clshift:lpm_clshift_component\|lpm_clshift_jhc:auto_generated " "Info: Elaborating entity \"lpm_clshift_jhc\" for hierarchy \"ALU:inst13\|rotate_right:inst26\|lpm_clshift:lpm_clshift_component\|lpm_clshift_jhc:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "adder.v 1 1 " "Warning: Using design file adder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Info: Found entity 1: adder" {  } { { "adder.v" "" { Text "F:/dev/CR_CPU/adder.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder ALU:inst13\|adder:inst19 " "Info: Elaborating entity \"adder\" for hierarchy \"ALU:inst13\|adder:inst19\"" {  } { { "ALU.bdf" "inst19" { Schematic "F:/dev/CR_CPU/ALU.bdf" { { -64 352 512 64 "inst19" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ALU:inst13\|adder:inst19\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"ALU:inst13\|adder:inst19\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "adder.v" "lpm_add_sub_component" { Text "F:/dev/CR_CPU/adder.v" 73 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst13\|adder:inst19\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"ALU:inst13\|adder:inst19\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "adder.v" "" { Text "F:/dev/CR_CPU/adder.v" 73 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst13\|adder:inst19\|lpm_add_sub:lpm_add_sub_component " "Info: Instantiated megafunction \"ALU:inst13\|adder:inst19\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Info: Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Info: Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Info: Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Info: Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Info: Parameter \"lpm_width\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "adder.v" "" { Text "F:/dev/CR_CPU/adder.v" 73 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7ri.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_7ri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7ri " "Info: Found entity 1: add_sub_7ri" {  } { { "db/add_sub_7ri.tdf" "" { Text "F:/dev/CR_CPU/db/add_sub_7ri.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_7ri ALU:inst13\|adder:inst19\|lpm_add_sub:lpm_add_sub_component\|add_sub_7ri:auto_generated " "Info: Elaborating entity \"add_sub_7ri\" for hierarchy \"ALU:inst13\|adder:inst19\|lpm_add_sub:lpm_add_sub_component\|add_sub_7ri:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "subtractor.v 1 1 " "Warning: Using design file subtractor.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 subtractor " "Info: Found entity 1: subtractor" {  } { { "subtractor.v" "" { Text "F:/dev/CR_CPU/subtractor.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtractor ALU:inst13\|subtractor:inst20 " "Info: Elaborating entity \"subtractor\" for hierarchy \"ALU:inst13\|subtractor:inst20\"" {  } { { "ALU.bdf" "inst20" { Schematic "F:/dev/CR_CPU/ALU.bdf" { { 80 352 512 208 "inst20" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ALU:inst13\|subtractor:inst20\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"ALU:inst13\|subtractor:inst20\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "subtractor.v" "lpm_add_sub_component" { Text "F:/dev/CR_CPU/subtractor.v" 73 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst13\|subtractor:inst20\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"ALU:inst13\|subtractor:inst20\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "subtractor.v" "" { Text "F:/dev/CR_CPU/subtractor.v" 73 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst13\|subtractor:inst20\|lpm_add_sub:lpm_add_sub_component " "Info: Instantiated megafunction \"ALU:inst13\|subtractor:inst20\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Info: Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Info: Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Info: Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Info: Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Info: Parameter \"lpm_width\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "subtractor.v" "" { Text "F:/dev/CR_CPU/subtractor.v" 73 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8si.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_8si.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8si " "Info: Found entity 1: add_sub_8si" {  } { { "db/add_sub_8si.tdf" "" { Text "F:/dev/CR_CPU/db/add_sub_8si.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8si ALU:inst13\|subtractor:inst20\|lpm_add_sub:lpm_add_sub_component\|add_sub_8si:auto_generated " "Info: Elaborating entity \"add_sub_8si\" for hierarchy \"ALU:inst13\|subtractor:inst20\|lpm_add_sub:lpm_add_sub_component\|add_sub_8si:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "mult.v 1 1 " "Warning: Using design file mult.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Info: Found entity 1: mult" {  } { { "mult.v" "" { Text "F:/dev/CR_CPU/mult.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult ALU:inst13\|mult:inst1 " "Info: Elaborating entity \"mult\" for hierarchy \"ALU:inst13\|mult:inst1\"" {  } { { "ALU.bdf" "inst1" { Schematic "F:/dev/CR_CPU/ALU.bdf" { { 224 352 520 320 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult ALU:inst13\|mult:inst1\|lpm_mult:lpm_mult_component " "Info: Elaborating entity \"lpm_mult\" for hierarchy \"ALU:inst13\|mult:inst1\|lpm_mult:lpm_mult_component\"" {  } { { "mult.v" "lpm_mult_component" { Text "F:/dev/CR_CPU/mult.v" 58 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst13\|mult:inst1\|lpm_mult:lpm_mult_component " "Info: Elaborated megafunction instantiation \"ALU:inst13\|mult:inst1\|lpm_mult:lpm_mult_component\"" {  } { { "mult.v" "" { Text "F:/dev/CR_CPU/mult.v" 58 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst13\|mult:inst1\|lpm_mult:lpm_mult_component " "Info: Instantiated megafunction \"ALU:inst13\|mult:inst1\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Info: Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Info: Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Info: Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 16 " "Info: Parameter \"lpm_widtha\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 16 " "Info: Parameter \"lpm_widthb\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 32 " "Info: Parameter \"lpm_widthp\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "mult.v" "" { Text "F:/dev/CR_CPU/mult.v" 58 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_55n.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_55n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_55n " "Info: Found entity 1: mult_55n" {  } { { "db/mult_55n.tdf" "" { Text "F:/dev/CR_CPU/db/mult_55n.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_55n ALU:inst13\|mult:inst1\|lpm_mult:lpm_mult_component\|mult_55n:auto_generated " "Info: Elaborating entity \"mult_55n\" for hierarchy \"ALU:inst13\|mult:inst1\|lpm_mult:lpm_mult_component\|mult_55n:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "div.v 1 1 " "Warning: Using design file div.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 div " "Info: Found entity 1: div" {  } { { "div.v" "" { Text "F:/dev/CR_CPU/div.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div ALU:inst13\|div:inst2 " "Info: Elaborating entity \"div\" for hierarchy \"ALU:inst13\|div:inst2\"" {  } { { "ALU.bdf" "inst2" { Schematic "F:/dev/CR_CPU/ALU.bdf" { { 336 344 528 432 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide ALU:inst13\|div:inst2\|lpm_divide:lpm_divide_component " "Info: Elaborating entity \"lpm_divide\" for hierarchy \"ALU:inst13\|div:inst2\|lpm_divide:lpm_divide_component\"" {  } { { "div.v" "lpm_divide_component" { Text "F:/dev/CR_CPU/div.v" 62 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst13\|div:inst2\|lpm_divide:lpm_divide_component " "Info: Elaborated megafunction instantiation \"ALU:inst13\|div:inst2\|lpm_divide:lpm_divide_component\"" {  } { { "div.v" "" { Text "F:/dev/CR_CPU/div.v" 62 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst13\|div:inst2\|lpm_divide:lpm_divide_component " "Info: Instantiated megafunction \"ALU:inst13\|div:inst2\|lpm_divide:lpm_divide_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation SIGNED " "Info: Parameter \"lpm_drepresentation\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint LPM_REMAINDERPOSITIVE=TRUE " "Info: Parameter \"lpm_hint\" = \"LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation SIGNED " "Info: Parameter \"lpm_nrepresentation\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Info: Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 32 " "Info: Parameter \"lpm_widthd\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 32 " "Info: Parameter \"lpm_widthn\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "div.v" "" { Text "F:/dev/CR_CPU/div.v" 62 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_67s.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_67s.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_67s " "Info: Found entity 1: lpm_divide_67s" {  } { { "db/lpm_divide_67s.tdf" "" { Text "F:/dev/CR_CPU/db/lpm_divide_67s.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_67s ALU:inst13\|div:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated " "Info: Elaborating entity \"lpm_divide_67s\" for hierarchy \"ALU:inst13\|div:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_divide.tdf" 147 9 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_39h.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_39h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_39h " "Info: Found entity 1: sign_div_unsign_39h" {  } { { "db/sign_div_unsign_39h.tdf" "" { Text "F:/dev/CR_CPU/db/sign_div_unsign_39h.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_39h ALU:inst13\|div:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider " "Info: Elaborating entity \"sign_div_unsign_39h\" for hierarchy \"ALU:inst13\|div:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\"" {  } { { "db/lpm_divide_67s.tdf" "divider" { Text "F:/dev/CR_CPU/db/lpm_divide_67s.tdf" 35 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_m6f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_m6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_m6f " "Info: Found entity 1: alt_u_div_m6f" {  } { { "db/alt_u_div_m6f.tdf" "" { Text "F:/dev/CR_CPU/db/alt_u_div_m6f.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_m6f ALU:inst13\|div:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider " "Info: Elaborating entity \"alt_u_div_m6f\" for hierarchy \"ALU:inst13\|div:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_67s:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_m6f:divider\"" {  } { { "db/sign_div_unsign_39h.tdf" "divider" { Text "F:/dev/CR_CPU/db/sign_div_unsign_39h.tdf" 32 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "mux21_gate.v 1 1 " "Warning: Using design file mux21_gate.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux21_gate " "Info: Found entity 1: mux21_gate" {  } { { "mux21_gate.v" "" { Text "F:/dev/CR_CPU/mux21_gate.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux21_gate ALU:inst13\|mux21_gate:max " "Info: Elaborating entity \"mux21_gate\" for hierarchy \"ALU:inst13\|mux21_gate:max\"" {  } { { "ALU.bdf" "max" { Schematic "F:/dev/CR_CPU/ALU.bdf" { { 400 624 776 480 "max" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux ALU:inst13\|mux21_gate:max\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"ALU:inst13\|mux21_gate:max\|lpm_mux:lpm_mux_component\"" {  } { { "mux21_gate.v" "lpm_mux_component" { Text "F:/dev/CR_CPU/mux21_gate.v" 68 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst13\|mux21_gate:max\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"ALU:inst13\|mux21_gate:max\|lpm_mux:lpm_mux_component\"" {  } { { "mux21_gate.v" "" { Text "F:/dev/CR_CPU/mux21_gate.v" 68 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst13\|mux21_gate:max\|lpm_mux:lpm_mux_component " "Info: Instantiated megafunction \"ALU:inst13\|mux21_gate:max\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 2 " "Info: Parameter \"lpm_size\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Info: Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Info: Parameter \"lpm_width\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Info: Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "mux21_gate.v" "" { Text "F:/dev/CR_CPU/mux21_gate.v" 68 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_bpc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_bpc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_bpc " "Info: Found entity 1: mux_bpc" {  } { { "db/mux_bpc.tdf" "" { Text "F:/dev/CR_CPU/db/mux_bpc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_bpc ALU:inst13\|mux21_gate:max\|lpm_mux:lpm_mux_component\|mux_bpc:auto_generated " "Info: Elaborating entity \"mux_bpc\" for hierarchy \"ALU:inst13\|mux21_gate:max\|lpm_mux:lpm_mux_component\|mux_bpc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "comp.v 1 1 " "Warning: Using design file comp.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 comp " "Info: Found entity 1: comp" {  } { { "comp.v" "" { Text "F:/dev/CR_CPU/comp.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp ALU:inst13\|comp:inst3 " "Info: Elaborating entity \"comp\" for hierarchy \"ALU:inst13\|comp:inst3\"" {  } { { "ALU.bdf" "inst3" { Schematic "F:/dev/CR_CPU/ALU.bdf" { { 448 376 504 544 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare ALU:inst13\|comp:inst3\|lpm_compare:lpm_compare_component " "Info: Elaborating entity \"lpm_compare\" for hierarchy \"ALU:inst13\|comp:inst3\|lpm_compare:lpm_compare_component\"" {  } { { "comp.v" "lpm_compare_component" { Text "F:/dev/CR_CPU/comp.v" 62 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst13\|comp:inst3\|lpm_compare:lpm_compare_component " "Info: Elaborated megafunction instantiation \"ALU:inst13\|comp:inst3\|lpm_compare:lpm_compare_component\"" {  } { { "comp.v" "" { Text "F:/dev/CR_CPU/comp.v" 62 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst13\|comp:inst3\|lpm_compare:lpm_compare_component " "Info: Instantiated megafunction \"ALU:inst13\|comp:inst3\|lpm_compare:lpm_compare_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Info: Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Info: Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Info: Parameter \"lpm_width\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "comp.v" "" { Text "F:/dev/CR_CPU/comp.v" 62 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_0gg.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_0gg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_0gg " "Info: Found entity 1: cmpr_0gg" {  } { { "db/cmpr_0gg.tdf" "" { Text "F:/dev/CR_CPU/db/cmpr_0gg.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_0gg ALU:inst13\|comp:inst3\|lpm_compare:lpm_compare_component\|cmpr_0gg:auto_generated " "Info: Elaborating entity \"cmpr_0gg\" for hierarchy \"ALU:inst13\|comp:inst3\|lpm_compare:lpm_compare_component\|cmpr_0gg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "and_gate.v 1 1 " "Warning: Using design file and_gate.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 and_gate " "Info: Found entity 1: and_gate" {  } { { "and_gate.v" "" { Text "F:/dev/CR_CPU/and_gate.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate ALU:inst13\|and_gate:inst5 " "Info: Elaborating entity \"and_gate\" for hierarchy \"ALU:inst13\|and_gate:inst5\"" {  } { { "ALU.bdf" "inst5" { Schematic "F:/dev/CR_CPU/ALU.bdf" { { 616 408 472 680 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_and ALU:inst13\|and_gate:inst5\|lpm_and:lpm_and_component " "Info: Elaborating entity \"lpm_and\" for hierarchy \"ALU:inst13\|and_gate:inst5\|lpm_and:lpm_and_component\"" {  } { { "and_gate.v" "lpm_and_component" { Text "F:/dev/CR_CPU/and_gate.v" 56 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst13\|and_gate:inst5\|lpm_and:lpm_and_component " "Info: Elaborated megafunction instantiation \"ALU:inst13\|and_gate:inst5\|lpm_and:lpm_and_component\"" {  } { { "and_gate.v" "" { Text "F:/dev/CR_CPU/and_gate.v" 56 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst13\|and_gate:inst5\|lpm_and:lpm_and_component " "Info: Instantiated megafunction \"ALU:inst13\|and_gate:inst5\|lpm_and:lpm_and_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 2 " "Info: Parameter \"lpm_size\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_AND " "Info: Parameter \"lpm_type\" = \"LPM_AND\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Info: Parameter \"lpm_width\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "and_gate.v" "" { Text "F:/dev/CR_CPU/and_gate.v" 56 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "instructions_mem.v 1 1 " "Warning: Using design file instructions_mem.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 instructions_mem " "Info: Found entity 1: instructions_mem" {  } { { "instructions_mem.v" "" { Text "F:/dev/CR_CPU/instructions_mem.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructions_mem instructions_mem:inst " "Info: Elaborating entity \"instructions_mem\" for hierarchy \"instructions_mem:inst\"" {  } { { "CPU.bdf" "inst" { Schematic "F:/dev/CR_CPU/CPU.bdf" { { 168 -864 -648 304 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram instructions_mem:inst\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"instructions_mem:inst\|altsyncram:altsyncram_component\"" {  } { { "instructions_mem.v" "altsyncram_component" { Text "F:/dev/CR_CPU/instructions_mem.v" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "instructions_mem:inst\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"instructions_mem:inst\|altsyncram:altsyncram_component\"" {  } { { "instructions_mem.v" "" { Text "F:/dev/CR_CPU/instructions_mem.v" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instructions_mem:inst\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"instructions_mem:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file instructions.mif " "Info: Parameter \"init_file\" = \"instructions.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Info: Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Info: Parameter \"numwords_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Info: Parameter \"widthad_a\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "instructions_mem.v" "" { Text "F:/dev/CR_CPU/instructions_mem.v" 74 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lg81.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_lg81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lg81 " "Info: Found entity 1: altsyncram_lg81" {  } { { "db/altsyncram_lg81.tdf" "" { Text "F:/dev/CR_CPU/db/altsyncram_lg81.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lg81 instructions_mem:inst\|altsyncram:altsyncram_component\|altsyncram_lg81:auto_generated " "Info: Elaborating entity \"altsyncram_lg81\" for hierarchy \"instructions_mem:inst\|altsyncram:altsyncram_component\|altsyncram_lg81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "1 16 0 1 1 " "Warning: 1 out of 16 addresses are uninitialized. The Quartus II software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS" "15 " "Warning: Memory Initialization File Address 15 is not initialized" {  } { { "F:/dev/CR_CPU/instructions.mif" "" { Text "F:/dev/CR_CPU/instructions.mif" 1 -1 0 } }  } 0 0 "Memory Initialization File Address %1!u! is not initialized" 0 0 "" 0 -1}  } { { "F:/dev/CR_CPU/instructions.mif" "" { Text "F:/dev/CR_CPU/instructions.mif" 1 -1 0 } }  } 0 0 "%1!u! out of %2!d! addresses are uninitialized. The Quartus II software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:inst1 " "Info: Elaborating entity \"pc\" for hierarchy \"pc:inst1\"" {  } { { "CPU.bdf" "inst1" { Schematic "F:/dev/CR_CPU/CPU.bdf" { { 160 -1048 -904 224 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter pc:inst1\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"pc:inst1\|lpm_counter:lpm_counter_component\"" {  } { { "pc.v" "lpm_counter_component" { Text "F:/dev/CR_CPU/pc.v" 64 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pc:inst1\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"pc:inst1\|lpm_counter:lpm_counter_component\"" {  } { { "pc.v" "" { Text "F:/dev/CR_CPU/pc.v" 64 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pc:inst1\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"pc:inst1\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Info: Parameter \"lpm_width\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "pc.v" "" { Text "F:/dev/CR_CPU/pc.v" 64 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qlh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qlh " "Info: Found entity 1: cntr_qlh" {  } { { "db/cntr_qlh.tdf" "" { Text "F:/dev/CR_CPU/db/cntr_qlh.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qlh pc:inst1\|lpm_counter:lpm_counter_component\|cntr_qlh:auto_generated " "Info: Elaborating entity \"cntr_qlh\" for hierarchy \"pc:inst1\|lpm_counter:lpm_counter_component\|cntr_qlh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "registers.v 1 1 " "Warning: Using design file registers.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 registers " "Info: Found entity 1: registers" {  } { { "registers.v" "" { Text "F:/dev/CR_CPU/registers.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers registers:inst5 " "Info: Elaborating entity \"registers\" for hierarchy \"registers:inst5\"" {  } { { "CPU.bdf" "inst5" { Schematic "F:/dev/CR_CPU/CPU.bdf" { { 152 -216 24 344 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt3pram registers:inst5\|alt3pram:alt3pram_component " "Info: Elaborating entity \"alt3pram\" for hierarchy \"registers:inst5\|alt3pram:alt3pram_component\"" {  } { { "registers.v" "alt3pram_component" { Text "F:/dev/CR_CPU/registers.v" 88 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "registers:inst5\|alt3pram:alt3pram_component " "Info: Elaborated megafunction instantiation \"registers:inst5\|alt3pram:alt3pram_component\"" {  } { { "registers.v" "" { Text "F:/dev/CR_CPU/registers.v" 88 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "registers:inst5\|alt3pram:alt3pram_component " "Info: Instantiated megafunction \"registers:inst5\|alt3pram:alt3pram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Info: Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Info: Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Info: Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_file registers_init.mif " "Info: Parameter \"lpm_file\" = \"registers_init.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type alt3pram " "Info: Parameter \"lpm_type\" = \"alt3pram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a OFF " "Info: Parameter \"outdata_aclr_a\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b OFF " "Info: Parameter \"outdata_aclr_b\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr_a OFF " "Info: Parameter \"rdaddress_aclr_a\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr_b OFF " "Info: Parameter \"rdaddress_aclr_b\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg_a INCLOCK " "Info: Parameter \"rdaddress_reg_a\" = \"INCLOCK\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg_b INCLOCK " "Info: Parameter \"rdaddress_reg_b\" = \"INCLOCK\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_a OFF " "Info: Parameter \"rdcontrol_aclr_a\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b OFF " "Info: Parameter \"rdcontrol_aclr_b\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_a UNREGISTERED " "Info: Parameter \"rdcontrol_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b UNREGISTERED " "Info: Parameter \"rdcontrol_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 32 " "Info: Parameter \"width\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 5 " "Info: Parameter \"widthad\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr OFF " "Info: Parameter \"write_aclr\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_reg INCLOCK " "Info: Parameter \"write_reg\" = \"INCLOCK\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "registers.v" "" { Text "F:/dev/CR_CPU/registers.v" 88 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram registers:inst5\|alt3pram:alt3pram_component\|altdpram:altdpram_component1 " "Info: Elaborating entity \"altdpram\" for hierarchy \"registers:inst5\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\"" {  } { { "alt3pram.tdf" "altdpram_component1" { Text "c:/altera/90/quartus/libraries/megafunctions/alt3pram.tdf" 182 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "registers:inst5\|alt3pram:alt3pram_component\|altdpram:altdpram_component1 registers:inst5\|alt3pram:alt3pram_component " "Info: Elaborated megafunction instantiation \"registers:inst5\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\", which is child of megafunction instantiation \"registers:inst5\|alt3pram:alt3pram_component\"" {  } { { "alt3pram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/alt3pram.tdf" 182 2 0 } } { "registers.v" "" { Text "F:/dev/CR_CPU/registers.v" 88 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram registers:inst5\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"registers:inst5\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block\"" {  } { { "altdpram.tdf" "ram_block" { Text "c:/altera/90/quartus/libraries/megafunctions/altdpram.tdf" 204 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "registers:inst5\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block registers:inst5\|alt3pram:alt3pram_component " "Info: Elaborated megafunction instantiation \"registers:inst5\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block\", which is child of megafunction instantiation \"registers:inst5\|alt3pram:alt3pram_component\"" {  } { { "altdpram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altdpram.tdf" 204 4 0 } } { "registers.v" "" { Text "F:/dev/CR_CPU/registers.v" 88 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rpr1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_rpr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rpr1 " "Info: Found entity 1: altsyncram_rpr1" {  } { { "db/altsyncram_rpr1.tdf" "" { Text "F:/dev/CR_CPU/db/altsyncram_rpr1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rpr1 registers:inst5\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block\|altsyncram_rpr1:auto_generated " "Info: Elaborating entity \"altsyncram_rpr1\" for hierarchy \"registers:inst5\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block\|altsyncram_rpr1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_MISMATCH_PORT" "sel\[4\] mux_gate ALU:inst13\|mux_gate:inst " "Warning: Port \"sel\[4\]\" does not exist in entity definition of \"mux_gate\".  The port's range differs between the entity definition and its actual instantiation, \"ALU:inst13\|mux_gate:inst\"." {  } { { "ALU.bdf" "inst" { Schematic "F:/dev/CR_CPU/ALU.bdf" { { 360 1024 1184 648 "inst" "" } } } }  } 0 0 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "" 0 -1}
{ "Warning" "WSGN_MISMATCH_PORT" "sel\[5\] mux_gate ALU:inst13\|mux_gate:inst " "Warning: Port \"sel\[5\]\" does not exist in entity definition of \"mux_gate\".  The port's range differs between the entity definition and its actual instantiation, \"ALU:inst13\|mux_gate:inst\"." {  } { { "ALU.bdf" "inst" { Schematic "F:/dev/CR_CPU/ALU.bdf" { { 360 1024 1184 648 "inst" "" } } } }  } 0 0 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructions_mem:inst\|altsyncram:altsyncram_component\|altsyncram_lg81:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"instructions_mem:inst\|altsyncram:altsyncram_component\|altsyncram_lg81:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_lg81.tdf" "" { Text "F:/dev/CR_CPU/db/altsyncram_lg81.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "instructions_mem.v" "" { Text "F:/dev/CR_CPU/instructions_mem.v" 74 0 0 } } { "CPU.bdf" "" { Schematic "F:/dev/CR_CPU/CPU.bdf" { { 168 -864 -648 304 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructions_mem:inst\|altsyncram:altsyncram_component\|altsyncram_lg81:auto_generated\|q_a\[1\] " "Warning (14320): Synthesized away node \"instructions_mem:inst\|altsyncram:altsyncram_component\|altsyncram_lg81:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_lg81.tdf" "" { Text "F:/dev/CR_CPU/db/altsyncram_lg81.tdf" 54 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "instructions_mem.v" "" { Text "F:/dev/CR_CPU/instructions_mem.v" 74 0 0 } } { "CPU.bdf" "" { Schematic "F:/dev/CR_CPU/CPU.bdf" { { 168 -864 -648 304 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructions_mem:inst\|altsyncram:altsyncram_component\|altsyncram_lg81:auto_generated\|q_a\[2\] " "Warning (14320): Synthesized away node \"instructions_mem:inst\|altsyncram:altsyncram_component\|altsyncram_lg81:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_lg81.tdf" "" { Text "F:/dev/CR_CPU/db/altsyncram_lg81.tdf" 74 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "instructions_mem.v" "" { Text "F:/dev/CR_CPU/instructions_mem.v" 74 0 0 } } { "CPU.bdf" "" { Schematic "F:/dev/CR_CPU/CPU.bdf" { { 168 -864 -648 304 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructions_mem:inst\|altsyncram:altsyncram_component\|altsyncram_lg81:auto_generated\|q_a\[3\] " "Warning (14320): Synthesized away node \"instructions_mem:inst\|altsyncram:altsyncram_component\|altsyncram_lg81:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_lg81.tdf" "" { Text "F:/dev/CR_CPU/db/altsyncram_lg81.tdf" 94 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "instructions_mem.v" "" { Text "F:/dev/CR_CPU/instructions_mem.v" 74 0 0 } } { "CPU.bdf" "" { Schematic "F:/dev/CR_CPU/CPU.bdf" { { 168 -864 -648 304 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructions_mem:inst\|altsyncram:altsyncram_component\|altsyncram_lg81:auto_generated\|q_a\[4\] " "Warning (14320): Synthesized away node \"instructions_mem:inst\|altsyncram:altsyncram_component\|altsyncram_lg81:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_lg81.tdf" "" { Text "F:/dev/CR_CPU/db/altsyncram_lg81.tdf" 114 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "instructions_mem.v" "" { Text "F:/dev/CR_CPU/instructions_mem.v" 74 0 0 } } { "CPU.bdf" "" { Schematic "F:/dev/CR_CPU/CPU.bdf" { { 168 -864 -648 304 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructions_mem:inst\|altsyncram:altsyncram_component\|altsyncram_lg81:auto_generated\|q_a\[5\] " "Warning (14320): Synthesized away node \"instructions_mem:inst\|altsyncram:altsyncram_component\|altsyncram_lg81:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_lg81.tdf" "" { Text "F:/dev/CR_CPU/db/altsyncram_lg81.tdf" 134 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "instructions_mem.v" "" { Text "F:/dev/CR_CPU/instructions_mem.v" 74 0 0 } } { "CPU.bdf" "" { Schematic "F:/dev/CR_CPU/CPU.bdf" { { 168 -864 -648 304 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructions_mem:inst\|altsyncram:altsyncram_component\|altsyncram_lg81:auto_generated\|q_a\[30\] " "Warning (14320): Synthesized away node \"instructions_mem:inst\|altsyncram:altsyncram_component\|altsyncram_lg81:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_lg81.tdf" "" { Text "F:/dev/CR_CPU/db/altsyncram_lg81.tdf" 634 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "instructions_mem.v" "" { Text "F:/dev/CR_CPU/instructions_mem.v" 74 0 0 } } { "CPU.bdf" "" { Schematic "F:/dev/CR_CPU/CPU.bdf" { { 168 -864 -648 304 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructions_mem:inst\|altsyncram:altsyncram_component\|altsyncram_lg81:auto_generated\|q_a\[31\] " "Warning (14320): Synthesized away node \"instructions_mem:inst\|altsyncram:altsyncram_component\|altsyncram_lg81:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_lg81.tdf" "" { Text "F:/dev/CR_CPU/db/altsyncram_lg81.tdf" 654 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "instructions_mem.v" "" { Text "F:/dev/CR_CPU/instructions_mem.v" 74 0 0 } } { "CPU.bdf" "" { Schematic "F:/dev/CR_CPU/CPU.bdf" { { 168 -864 -648 304 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2059 " "Info: Implemented 2059 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Info: Implemented 96 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1869 " "Info: Implemented 1869 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "88 " "Info: Implemented 88 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Info: Implemented 2 DSP elements" {  } {  } 0 0 "Implemented %1!d! DSP elements" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "281 " "Info: Peak virtual memory: 281 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 02 20:47:51 2020 " "Info: Processing ended: Thu Jul 02 20:47:51 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Info: Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Info: Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
