# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 03:36:10 on Oct 23,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.instruction_decoder
# Loading __work.mux4_1
# Loading __work.regFile_bypass
# Loading __work.register
# Loading __work.regFile
# Loading __work.mux2_1
# Loading __work.execute
# Loading __work.ALUOperation
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left
# Loading __work.right
# Loading __work.add
# Loading __work.branchCondition
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 2466
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
#############  Autofindloop Analysis  ###############
#############  Loop found at time 601 ns ###############
#   Active process: /proc_hier_bench/DUT/p0/execute0/ALU/#ASSIGN#82 @ sub-iteration 0
#     Source: verilog/execute.v:31
#   Active process: /proc_hier_bench/DUT/p0/execute0/ALU/#ASSIGN#82 @ sub-iteration 1
#     Source: verilog/execute.v:31
#   Active process: /proc_hier_bench/DUT/p0/execute0/ALU/#ASSIGN#82 @ sub-iteration 2
#     Source: verilog/execute.v:31
################# END OF LOOP #################
# ** Error (suppressible): (vsim-3601) Iteration limit 10000000 reached at time 601 ns.
######## Additional Loop Analysis Started ##########
##############  Autofindloop Step ##################
#   Active process: /proc_hier_bench/DUT/p0/execute0/ALU/#ASSIGN#82
#     Source: verilog/execute.v:31
#   Active process: /proc_hier_bench/DUT/p0/execute0/ALU/#ASSIGN#83
#     Source: verilog/execute.v:31
#   Active process: /proc_hier_bench/DUT/p0/memory0/mux2/#ASSIGN#8
#     Source: verilog/memory.v:29
#   Active process: /proc_hier_bench/DUT/p0/memory0/memory/#ASSIGN#58
#     Source: verilog/memory.v:30
#   Active process: /proc_hier_bench/DUT/p0/wb0/mux/#ASSIGN#10
#     Source: verilog/wb.v:17
#   Active process: /proc_hier_bench/#ASSIGN#146
#     Source: verilog/proc_hier_bench.v:146
#   Active process: /proc_hier_bench/DUT/p0/decode0/regFile0/#ASSIGN#29
#     Source: verilog/decode.v:50
#   Active process: /proc_hier_bench/DUT/p0/decode0/regFile0/#ASSIGN#30
#     Source: verilog/decode.v:50
#   Active process: /proc_hier_bench/DUT/p0/decode0/regFile0/regfile/#ASSIGN#38
#     Source: verilog/regFile_bypass.v:36
#   Active process: /proc_hier_bench/DUT/p0/decode0/regFile0/regfile/#ASSIGN#39
#     Source: verilog/regFile_bypass.v:36
#   Active process: /proc_hier_bench/DUT/p0/decode0/regFile0/regfile/#ASSIGN#40
#     Source: verilog/regFile_bypass.v:36
#   Active process: /proc_hier_bench/DUT/p0/decode0/regFile0/regfile/#ASSIGN#41
#     Source: verilog/regFile_bypass.v:36
#   Active process: /proc_hier_bench/DUT/p0/decode0/regFile0/regfile/#ASSIGN#42
#     Source: verilog/regFile_bypass.v:36
#   Active process: /proc_hier_bench/DUT/p0/decode0/regFile0/regfile/#ASSIGN#43
#     Source: verilog/regFile_bypass.v:36
#   Active process: /proc_hier_bench/DUT/p0/decode0/regFile0/regfile/#ASSIGN#44
#     Source: verilog/regFile_bypass.v:36
#   Active process: /proc_hier_bench/DUT/p0/decode0/regFile0/regfile/#ASSIGN#45
#     Source: verilog/regFile_bypass.v:36
#   Active process: /proc_hier_bench/DUT/p0/decode0/regFile0/regfile/#ASSIGN#49
#     Source: verilog/regFile_bypass.v:36
#   Active process: /proc_hier_bench/#ASSIGN#137
#     Source: verilog/proc_hier_bench.v:137
#   Active process: /proc_hier_bench/DUT/p0/decode0/#ASSIGN#65
#     Source: verilog/proc.v:55
#   Active process: /proc_hier_bench/#ASSIGN#149
#     Source: verilog/proc_hier_bench.v:149
#   Active process: /proc_hier_bench/DUT/p0/decode0/bsource_mux/#ASSIGN#10
#     Source: verilog/decode.v:62
#   Active process: /proc_hier_bench/DUT/p0/decode0/asource_mux/#ASSIGN#8
#     Source: verilog/decode.v:63
#   Active process: /proc_hier_bench/DUT/p0/execute0/ALU/#ASSIGN#51
#     Source: verilog/execute.v:31
#   Active process: /proc_hier_bench/DUT/p0/execute0/ALU/#ASSIGN#52
#     Source: verilog/execute.v:31
#   Active process: /proc_hier_bench/DUT/p0/execute0/ALU/#ASSIGN#53
#     Source: verilog/execute.v:31
#   Active process: /proc_hier_bench/DUT/p0/execute0/ALU/#ASSIGN#54
#     Source: verilog/execute.v:31
#   Active process: /proc_hier_bench/DUT/p0/execute0/ALU/#ASSIGN#55
#     Source: verilog/execute.v:31
#   Active process: /proc_hier_bench/DUT/p0/execute0/ALU/#ASSIGN#56
#     Source: verilog/execute.v:31
#   Active process: /proc_hier_bench/DUT/p0/execute0/ALU/#ASSIGN#57
#     Source: verilog/execute.v:31
#   Active process: /proc_hier_bench/DUT/p0/execute0/ALU/#ASSIGN#38
#     Source: verilog/execute.v:31
#   Active process: /proc_hier_bench/DUT/p0/execute0/ALU/#ASSIGN#58
#     Source: verilog/execute.v:31
#   Active process: /proc_hier_bench/DUT/p0/execute0/ALU/add/adder/#ASSIGN#21
#     Source: verilog/add.v:11
#   Active process: /proc_hier_bench/DUT/p0/execute0/ALU/shift/left1/#ASSIGN#11
#     Source: verilog/shifter.v:25
#   Active process: /proc_hier_bench/DUT/p0/execute0/ALU/shift/right1/#ASSIGN#9
#     Source: verilog/shifter.v:26
#   Active process: /proc_hier_bench/DUT/p0/execute0/ALU/add/adder/#ASSIGN#20
#     Source: verilog/add.v:11
#   Active process: /proc_hier_bench/DUT/p0/execute0/ALU/shift/right1/#ASSIGN#10
#     Source: verilog/shifter.v:26
#   Active process: /proc_hier_bench/DUT/p0/execute0/ALU/shift/left1/#ASSIGN#12
#     Source: verilog/shifter.v:25
#   Active process: /proc_hier_bench/DUT/p0/execute0/ALU/shift/left1/#ASSIGN#13
#     Source: verilog/shifter.v:25
#   Active process: /proc_hier_bench/DUT/p0/execute0/ALU/shift/right1/#ASSIGN#11
#     Source: verilog/shifter.v:26
#   Active process: /proc_hier_bench/DUT/p0/execute0/ALU/shift/right1/#ASSIGN#12
#     Source: verilog/shifter.v:26
#   Active process: /proc_hier_bench/DUT/p0/execute0/ALU/shift/left1/#ASSIGN#14
#     Source: verilog/shifter.v:25
#   Active process: /proc_hier_bench/DUT/p0/execute0/ALU/shift/#ASSIGN#28
#     Source: verilog/alu.v:60
#   Active process: /proc_hier_bench/DUT/p0/execute0/ALU/add/adder/fa1/fa1/xor2/#ASSIGN#10
#     Source: verilog/fullAdder_1b.v:18
#   Active process: /proc_hier_bench/DUT/p0/execute0/ALU/add/adder/fa1/fa2/xor2/#ASSIGN#10
#     Source: verilog/fullAdder_1b.v:18
#   Active process: /proc_hier_bench/DUT/p0/execute0/ALU/add/adder/fa1/fa3/xor2/#ASSIGN#10
#     Source: verilog/fullAdder_1b.v:18
#   Active process: /proc_hier_bench/DUT/p0/execute0/ALU/add/adder/fa1/fa4/xor2/#ASSIGN#10
#     Source: verilog/fullAdder_1b.v:18
#   Active process: /proc_hier_bench/DUT/p0/execute0/ALU/add/adder/fa2/fa1/xor2/#ASSIGN#10
#     Source: verilog/fullAdder_1b.v:18
#   Active process: /proc_hier_bench/DUT/p0/execute0/ALU/add/adder/fa2/fa2/xor2/#ASSIGN#10
#     Source: verilog/fullAdder_1b.v:18
#   Active process: /proc_hier_bench/DUT/p0/execute0/ALU/add/adder/fa2/fa3/xor2/#ASSIGN#10
#     Source: verilog/fullAdder_1b.v:18
#   Active process: /proc_hier_bench/DUT/p0/execute0/ALU/add/adder/fa2/fa4/xor2/#ASSIGN#10
#     Source: verilog/fullAdder_1b.v:18
#   Active process: /proc_hier_bench/DUT/p0/execute0/ALU/#ALWAYS#64
#     Source: verilog/execute.v:31
#   Active process: /proc_hier_bench/DUT/p0/execute0/ALU/#ASSIGN#82
#     Source: verilog/execute.v:31
#   Active process: /proc_hier_bench/DUT/p0/execute0/ALU/#ASSIGN#83
#     Source: verilog/execute.v:31
#   Active process: /proc_hier_bench/DUT/p0/memory0/mux2/#ASSIGN#8
#     Source: verilog/memory.v:29
#   Active process: /proc_hier_bench/DUT/p0/memory0/memory/#ASSIGN#58
#     Source: verilog/memory.v:30
#   Active process: /proc_hier_bench/DUT/p0/wb0/mux/#ASSIGN#10
#     Source: verilog/wb.v:17
#   Active process: /proc_hier_bench/#ASSIGN#146
#     Source: verilog/proc_hier_bench.v:146
#   Active process: /proc_hier_bench/DUT/p0/decode0/regFile0/#ASSIGN#29
#     Source: verilog/decode.v:50
#   Active process: /proc_hier_bench/DUT/p0/decode0/regFile0/#ASSIGN#30
#     Source: verilog/decode.v:50
#   Active process: /proc_hier_bench/DUT/p0/decode0/regFile0/regfile/#ASSIGN#38
#     Source: verilog/regFile_bypass.v:36
#   Active process: /proc_hier_bench/DUT/p0/decode0/regFile0/regfile/#ASSIGN#39
#     Source: verilog/regFile_bypass.v:36
#   Active process: /proc_hier_bench/DUT/p0/decode0/regFile0/regfile/#ASSIGN#40
#     Source: verilog/regFile_bypass.v:36
#   Active process: /proc_hier_bench/DUT/p0/decode0/regFile0/regfile/#ASSIGN#41
#     Source: verilog/regFile_bypass.v:36
#   Active process: /proc_hier_bench/DUT/p0/decode0/regFile0/regfile/#ASSIGN#42
#     Source: verilog/regFile_bypass.v:36
#   Active process: /proc_hier_bench/DUT/p0/decode0/regFile0/regfile/#ASSIGN#43
#     Source: verilog/regFile_bypass.v:36
#   Active process: /proc_hier_bench/DUT/p0/decode0/regFile0/regfile/#ASSIGN#44
#     Source: verilog/regFile_bypass.v:36
#   Active process: /proc_hier_bench/DUT/p0/decode0/regFile0/regfile/#ASSIGN#45
#     Source: verilog/regFile_bypass.v:36
#   Active process: /proc_hier_bench/DUT/p0/decode0/regFile0/regfile/#ASSIGN#49
#     Source: verilog/regFile_bypass.v:36
#   Active process: /proc_hier_bench/#ASSIGN#137
#     Source: verilog/proc_hier_bench.v:137
#   Active process: /proc_hier_bench/DUT/p0/decode0/#ASSIGN#65
#     Source: verilog/proc.v:55
#   Active process: /proc_hier_bench/#ASSIGN#149
#     Source: verilog/proc_hier_bench.v:149
#   Active process: /proc_hier_bench/DUT/p0/decode0/bsource_mux/#ASSIGN#10
#     Source: verilog/decode.v:62
#   Active process: /proc_hier_bench/DUT/p0/decode0/asource_mux/#ASSIGN#8
#     Source: verilog/decode.v:63
#   Active process: /proc_hier_bench/DUT/p0/execute0/ALU/#ASSIGN#38
#     Source: verilog/execute.v:31
#   Active process: /proc_hier_bench/DUT/p0/execute0/ALU/#ASSIGN#58
#     Source: verilog/execute.v:31
#   Active process: /proc_hier_bench/DUT/p0/execute0/ALU/shift/left1/#ASSIGN#11
#     Source: verilog/shifter.v:25
#   Active process: /proc_hier_bench/DUT/p0/execute0/ALU/shift/right1/#ASSIGN#9
#     Source: verilog/shifter.v:26
#   Active process: /proc_hier_bench/DUT/p0/execute0/ALU/add/adder/#ASSIGN#20
#     Source: verilog/add.v:11
#   Active process: /proc_hier_bench/DUT/p0/execute0/ALU/shift/right1/#ASSIGN#10
#     Source: verilog/shifter.v:26
#   Active process: /proc_hier_bench/DUT/p0/execute0/ALU/shift/left1/#ASSIGN#12
#     Source: verilog/shifter.v:25
#   Active process: /proc_hier_bench/DUT/p0/execute0/ALU/shift/left1/#ASSIGN#13
#     Source: verilog/shifter.v:25
#   Active process: /proc_hier_bench/DUT/p0/execute0/ALU/shift/right1/#ASSIGN#11
#     Source: verilog/shifter.v:26
#   Active process: /proc_hier_bench/DUT/p0/execute0/ALU/shift/right1/#ASSIGN#12
#     Source: verilog/shifter.v:26
#   Active process: /proc_hier_bench/DUT/p0/execute0/ALU/shift/left1/#ASSIGN#14
#     Source: verilog/shifter.v:25
#   Active process: /proc_hier_bench/DUT/p0/execute0/ALU/shift/#ASSIGN#28
#     Source: verilog/alu.v:60
#   Active process: /proc_hier_bench/DUT/p0/execute0/ALU/add/adder/fa1/fa1/xor2/#ASSIGN#10
#     Source: verilog/fullAdder_1b.v:18
#   Active process: /proc_hier_bench/DUT/p0/execute0/ALU/add/adder/fa1/fa2/xor2/#ASSIGN#10
#     Source: verilog/fullAdder_1b.v:18
#   Active process: /proc_hier_bench/DUT/p0/execute0/ALU/#ASSIGN#57
#     Source: verilog/execute.v:31
#   Active process: /proc_hier_bench/DUT/p0/execute0/ALU/#ALWAYS#64
#     Source: verilog/execute.v:31
#   Active process: /proc_hier_bench/DUT/p0/execute0/ALU/#ASSIGN#82
#     Source: verilog/execute.v:31
#   Active process: /proc_hier_bench/DUT/p0/execute0/ALU/#ASSIGN#83
#     Source: verilog/execute.v:31
#   Active process: /proc_hier_bench/DUT/p0/memory0/mux2/#ASSIGN#8
#     Source: verilog/memory.v:29
#   Active process: /proc_hier_bench/DUT/p0/memory0/memory/#ASSIGN#58
#     Source: verilog/memory.v:30
#   Active process: /proc_hier_bench/DUT/p0/wb0/mux/#ASSIGN#10
#     Source: verilog/wb.v:17
#   Active process: /proc_hier_bench/#ASSIGN#146
#     Source: verilog/proc_hier_bench.v:146
#   Active process: /proc_hier_bench/DUT/p0/decode0/regFile0/#ASSIGN#29
#     Source: verilog/decode.v:50
#   Active process: /proc_hier_bench/DUT/p0/decode0/regFile0/#ASSIGN#30
#     Source: verilog/decode.v:50
#   Active process: /proc_hier_bench/DUT/p0/decode0/regFile0/regfile/#ASSIGN#38
#     Source: verilog/regFile_bypass.v:36
#   Active process: /proc_hier_bench/DUT/p0/decode0/regFile0/regfile/#ASSIGN#39
#     Source: verilog/regFile_bypass.v:36
#   Active process: /proc_hier_bench/DUT/p0/decode0/regFile0/regfile/#ASSIGN#40
#     Source: verilog/regFile_bypass.v:36
#   Active process: /proc_hier_bench/DUT/p0/decode0/regFile0/regfile/#ASSIGN#41
#     Source: verilog/regFile_bypass.v:36
#   Active process: /proc_hier_bench/DUT/p0/decode0/regFile0/regfile/#ASSIGN#42
#     Source: verilog/regFile_bypass.v:36
#   Active process: /proc_hier_bench/DUT/p0/decode0/regFile0/regfile/#ASSIGN#43
#     Source: verilog/regFile_bypass.v:36
#   Active process: /proc_hier_bench/DUT/p0/decode0/regFile0/regfile/#ASSIGN#44
#     Source: verilog/regFile_bypass.v:36
#   Active process: /proc_hier_bench/DUT/p0/decode0/regFile0/regfile/#ASSIGN#45
#     Source: verilog/regFile_bypass.v:36
#   Active process: /proc_hier_bench/DUT/p0/decode0/regFile0/regfile/#ASSIGN#49
#     Source: verilog/regFile_bypass.v:36
#   Active process: /proc_hier_bench/#ASSIGN#137
#     Source: verilog/proc_hier_bench.v:137
#   Active process: /proc_hier_bench/DUT/p0/decode0/#ASSIGN#65
#     Source: verilog/proc.v:55
#   Active process: /proc_hier_bench/#ASSIGN#149
#     Source: verilog/proc_hier_bench.v:149
#   Active process: /proc_hier_bench/DUT/p0/decode0/bsource_mux/#ASSIGN#10
#     Source: verilog/decode.v:62
#   Active process: /proc_hier_bench/DUT/p0/decode0/asource_mux/#ASSIGN#8
#     Source: verilog/decode.v:63
#   Active process: /proc_hier_bench/DUT/p0/execute0/ALU/add/adder/fa1/fa3/xor2/#ASSIGN#10
#     Source: verilog/fullAdder_1b.v:18
#   Active process: /proc_hier_bench/DUT/p0/execute0/ALU/#ASSIGN#56
#     Source: verilog/execute.v:31
#   Active process: /proc_hier_bench/DUT/p0/execute0/ALU/add/adder/fa1/fa4/xor2/#ASSIGN#10
#     Source: verilog/fullAdder_1b.v:18
#   Active process: /proc_hier_bench/DUT/p0/execute0/ALU/#ASSIGN#55
#     Source: verilog/execute.v:31
#   Active process: /proc_hier_bench/DUT/p0/execute0/ALU/add/adder/#ASSIGN#21
#     Source: verilog/add.v:11
#   Active process: /proc_hier_bench/DUT/p0/execute0/ALU/add/adder/fa2/fa1/xor2/#ASSIGN#10
#     Source: verilog/fullAdder_1b.v:18
#   Active process: /proc_hier_bench/DUT/p0/execute0/ALU/#ASSIGN#54
#     Source: verilog/execute.v:31
###################################################
