// Seed: 685894892
module module_0 #(
    parameter id_1 = 32'd56,
    parameter id_2 = 32'd1,
    parameter id_3 = 32'd80,
    parameter id_5 = 32'd86,
    parameter id_6 = 32'd41
) (
    _id_1,
    _id_2,
    _id_3,
    id_4,
    _id_5,
    _id_6,
    id_7
);
  output wire id_7;
  inout wire _id_6;
  input wire _id_5;
  output wire id_4;
  input wire _id_3;
  inout wire _id_2;
  output wire _id_1;
  logic [id_1 : 1] id_8;
  ;
  wire [id_6  <  -1 : "" !=  id_3] id_9;
  assign id_4 = id_5;
  logic [7:0] id_10;
  logic id_11;
  assign id_8 = id_10[id_5] + id_3;
  logic [id_5 : id_2] id_12;
endmodule
module module_1 #(
    parameter id_10 = 32'd52,
    parameter id_4  = 32'd99
) (
    input  tri0  id_0,
    output uwire id_1,
    output uwire id_2,
    input  wire  id_3,
    output wor   _id_4,
    output tri   id_5,
    input  tri   id_6
);
  wor id_8 = id_8;
  logic [-1 : id_4] id_9;
  parameter id_10 = -1;
  wire [id_10 : 1] id_11 = id_9;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_9,
      id_10,
      id_10,
      id_11
  );
  parameter id_12 = -1;
  assign id_8 = id_8 ? -1 >= -1 : -1;
endmodule
