{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1512853809233 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512853809239 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 09 15:10:09 2017 " "Processing started: Sat Dec 09 15:10:09 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512853809239 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1512853809239 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final_proj_v1 -c final_proj_v1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off final_proj_v1 -c final_proj_v1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1512853809239 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1512853809802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512853825525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512853825525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vram.v 1 1 " "Found 1 design units, including 1 entities, in source file vram.v" { { "Info" "ISGN_ENTITY_NAME" "1 vram " "Found entity 1: vram" {  } { { "vram.v" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/vram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512853825528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512853825528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_comp.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_comp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 video_comp " "Found entity 1: video_comp" {  } { { "video_comp.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/video_comp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512853825531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512853825531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "VGA_controller.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/VGA_controller.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512853825533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512853825533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_clk_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_clk_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clk_generator " "Found entity 1: vga_clk_generator" {  } { { "vga_clk_generator.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/vga_clk_generator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512853825535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512853825535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upscaler.sv 1 1 " "Found 1 design units, including 1 entities, in source file upscaler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 upscaler " "Found entity 1: upscaler" {  } { { "upscaler.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/upscaler.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512853825538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512853825538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_toplevel " "Found entity 1: system_toplevel" {  } { { "system_toplevel.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/system_toplevel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512853825541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512853825541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "systemcontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file systemcontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 systemController " "Found entity 1: systemController" {  } { { "systemController.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/systemController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512853825544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512853825544 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "QUEUE_DONE queue_done sprite_subsystem.sv(20) " "Verilog HDL Declaration information at sprite_subsystem.sv(20): object \"QUEUE_DONE\" differs only in case from object \"queue_done\" in the same scope" {  } { { "sprite_subsystem.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/sprite_subsystem.sv" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512853825546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_subsystem.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprite_subsystem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_subsystem " "Found entity 1: sprite_subsystem" {  } { { "sprite_subsystem.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/sprite_subsystem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512853825547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512853825547 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ADDRESS address sprite_queue.sv(24) " "Verilog HDL Declaration information at sprite_queue.sv(24): object \"ADDRESS\" differs only in case from object \"address\" in the same scope" {  } { { "sprite_queue.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/sprite_queue.sv" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512853825548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_queue.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprite_queue.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_queue " "Found entity 1: sprite_queue" {  } { { "sprite_queue.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/sprite_queue.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512853825548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512853825548 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TARGET_X target_x sprite_engine.sv(15) " "Verilog HDL Declaration information at sprite_engine.sv(15): object \"TARGET_X\" differs only in case from object \"target_x\" in the same scope" {  } { { "sprite_engine.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/sprite_engine.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512853825550 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TARGET_Y target_y sprite_engine.sv(16) " "Verilog HDL Declaration information at sprite_engine.sv(16): object \"TARGET_Y\" differs only in case from object \"target_y\" in the same scope" {  } { { "sprite_engine.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/sprite_engine.sv" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512853825551 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SPRITE_X sprite_x sprite_engine.sv(24) " "Verilog HDL Declaration information at sprite_engine.sv(24): object \"SPRITE_X\" differs only in case from object \"sprite_x\" in the same scope" {  } { { "sprite_engine.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/sprite_engine.sv" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512853825551 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SPRITE_Y sprite_y sprite_engine.sv(25) " "Verilog HDL Declaration information at sprite_engine.sv(25): object \"SPRITE_Y\" differs only in case from object \"sprite_y\" in the same scope" {  } { { "sprite_engine.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/sprite_engine.sv" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512853825551 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PIXEL_X pixel_x sprite_engine.sv(20) " "Verilog HDL Declaration information at sprite_engine.sv(20): object \"PIXEL_X\" differs only in case from object \"pixel_x\" in the same scope" {  } { { "sprite_engine.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/sprite_engine.sv" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512853825551 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PIXEL_Y pixel_y sprite_engine.sv(21) " "Verilog HDL Declaration information at sprite_engine.sv(21): object \"PIXEL_Y\" differs only in case from object \"pixel_y\" in the same scope" {  } { { "sprite_engine.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/sprite_engine.sv" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512853825551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_engine.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprite_engine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_engine " "Found entity 1: sprite_engine" {  } { { "sprite_engine.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/sprite_engine.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512853825551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512853825551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spriterom.sv 1 1 " "Found 1 design units, including 1 entities, in source file spriterom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spriteROM " "Found entity 1: spriteROM" {  } { { "spriteROM.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/spriteROM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512853825554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512853825554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "palette_lut.sv 1 1 " "Found 1 design units, including 1 entities, in source file palette_lut.sv" { { "Info" "ISGN_ENTITY_NAME" "1 palette_LUT " "Found entity 1: palette_LUT" {  } { { "palette_LUT.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/palette_LUT.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512853825556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512853825556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "page_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file page_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 page_controller " "Found entity 1: page_controller" {  } { { "page_controller.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/page_controller.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512853825559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512853825559 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "keyboard.sv(47) " "Verilog HDL information at keyboard.sv(47): always construct contains both blocking and non-blocking assignments" {  } { { "keyboard.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/keyboard.sv" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1512853825561 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "press Press keyboard.sv(11) " "Verilog HDL Declaration information at keyboard.sv(11): object \"press\" differs only in case from object \"Press\" in the same scope" {  } { { "keyboard.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/keyboard.sv" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512853825561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard.sv 1 1 " "Found 1 design units, including 1 entities, in source file keyboard.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "keyboard.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/keyboard.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512853825562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512853825562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kbps2.sv 1 1 " "Found 1 design units, including 1 entities, in source file kbps2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kbPS2 " "Found entity 1: kbPS2" {  } { { "kbPS2.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/kbPS2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512853825564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512853825564 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1512853825565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512853825566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512853825566 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "KEYCODE keycode get_keypress.sv(4) " "Verilog HDL Declaration information at get_keypress.sv(4): object \"KEYCODE\" differs only in case from object \"keycode\" in the same scope" {  } { { "get_keypress.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/get_keypress.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512853825568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "get_keypress.sv 1 1 " "Found 1 design units, including 1 entities, in source file get_keypress.sv" { { "Info" "ISGN_ENTITY_NAME" "1 get_keypress " "Found entity 1: get_keypress" {  } { { "get_keypress.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/get_keypress.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512853825568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512853825568 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PAGE_SEL page_sel frame_buffer.sv(42) " "Verilog HDL Declaration information at frame_buffer.sv(42): object \"PAGE_SEL\" differs only in case from object \"page_sel\" in the same scope" {  } { { "frame_buffer.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/frame_buffer.sv" 42 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512853825570 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 frame_buffer.sv(216) " "Verilog HDL Expression warning at frame_buffer.sv(216): truncated literal to match 8 bits" {  } { { "frame_buffer.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/frame_buffer.sv" 216 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1512853825571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frame_buffer.sv 2 2 " "Found 2 design units, including 2 entities, in source file frame_buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frame_buffer " "Found entity 1: frame_buffer" {  } { { "frame_buffer.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/frame_buffer.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512853825571 ""} { "Info" "ISGN_ENTITY_NAME" "2 buffer_page " "Found entity 2: buffer_page" {  } { { "frame_buffer.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/frame_buffer.sv" 110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512853825571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512853825571 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SPRITE_X sprite_x env_engine.sv(19) " "Verilog HDL Declaration information at env_engine.sv(19): object \"SPRITE_X\" differs only in case from object \"sprite_x\" in the same scope" {  } { { "env_engine.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/env_engine.sv" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512853825573 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SPRITE_Y sprite_y env_engine.sv(20) " "Verilog HDL Declaration information at env_engine.sv(20): object \"SPRITE_Y\" differs only in case from object \"sprite_y\" in the same scope" {  } { { "env_engine.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/env_engine.sv" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512853825574 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PIXEL_X pixel_x env_engine.sv(15) " "Verilog HDL Declaration information at env_engine.sv(15): object \"PIXEL_X\" differs only in case from object \"pixel_x\" in the same scope" {  } { { "env_engine.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/env_engine.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512853825574 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PIXEL_Y pixel_y env_engine.sv(16) " "Verilog HDL Declaration information at env_engine.sv(16): object \"PIXEL_Y\" differs only in case from object \"pixel_y\" in the same scope" {  } { { "env_engine.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/env_engine.sv" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512853825574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "env_engine.sv 1 1 " "Found 1 design units, including 1 entities, in source file env_engine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 env_engine " "Found entity 1: env_engine" {  } { { "env_engine.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/env_engine.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512853825574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512853825574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "envrom.sv 1 1 " "Found 1 design units, including 1 entities, in source file envrom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 envROM " "Found entity 1: envROM" {  } { { "envROM.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/envROM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512853825577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512853825577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "envir_subsystem.sv 1 1 " "Found 1 design units, including 1 entities, in source file envir_subsystem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 envir_subsystem " "Found entity 1: envir_subsystem" {  } { { "envir_subsystem.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/envir_subsystem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512853825579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512853825579 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "entity_file.sv(75) " "Verilog HDL warning at entity_file.sv(75): extended using \"x\" or \"z\"" {  } { { "entity_file.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/entity_file.sv" 75 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1512853825581 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "entity_file.sv(76) " "Verilog HDL warning at entity_file.sv(76): extended using \"x\" or \"z\"" {  } { { "entity_file.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/entity_file.sv" 76 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1512853825581 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "entity_file.sv(77) " "Verilog HDL warning at entity_file.sv(77): extended using \"x\" or \"z\"" {  } { { "entity_file.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/entity_file.sv" 77 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1512853825581 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "entity_file.sv(123) " "Verilog HDL warning at entity_file.sv(123): extended using \"x\" or \"z\"" {  } { { "entity_file.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/entity_file.sv" 123 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1512853825581 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "entity_file.sv(124) " "Verilog HDL warning at entity_file.sv(124): extended using \"x\" or \"z\"" {  } { { "entity_file.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/entity_file.sv" 124 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1512853825581 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "entity_file.sv(125) " "Verilog HDL warning at entity_file.sv(125): extended using \"x\" or \"z\"" {  } { { "entity_file.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/entity_file.sv" 125 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1512853825581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entity_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file entity_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 entity_file " "Found entity 1: entity_file" {  } { { "entity_file.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/entity_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512853825582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512853825582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "engine_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file engine_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 engine_MUX " "Found entity 1: engine_MUX" {  } { { "engine_MUX.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/engine_MUX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512853825584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512853825584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dreg.sv 1 1 " "Found 1 design units, including 1 entities, in source file dreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Dreg " "Found entity 1: Dreg" {  } { { "Dreg.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/Dreg.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512853825586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512853825586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "detectpageflip.sv 1 1 " "Found 1 design units, including 1 entities, in source file detectpageflip.sv" { { "Info" "ISGN_ENTITY_NAME" "1 detectPageFlip " "Found entity 1: detectPageFlip" {  } { { "detectPageFlip.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/detectPageFlip.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512853825589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512853825589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "11_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file 11_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_11 " "Found entity 1: reg_11" {  } { { "11_reg.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/11_reg.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512853825591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512853825591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "file_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file file_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 file_MUX " "Found entity 1: file_MUX" {  } { { "file_MUX.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/file_MUX.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512853825593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512853825593 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x_in video_comp.sv(35) " "Verilog HDL Implicit Net warning at video_comp.sv(35): created implicit net for \"x_in\"" {  } { { "video_comp.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/video_comp.sv" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512853825594 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_in video_comp.sv(36) " "Verilog HDL Implicit Net warning at video_comp.sv(36): created implicit net for \"y_in\"" {  } { { "video_comp.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/video_comp.sv" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512853825594 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "envir_id envir_subsystem.sv(39) " "Verilog HDL Implicit Net warning at envir_subsystem.sv(39): created implicit net for \"envir_id\"" {  } { { "envir_subsystem.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/envir_subsystem.sv" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512853825594 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "env_re envir_subsystem.sv(44) " "Verilog HDL Implicit Net warning at envir_subsystem.sv(44): created implicit net for \"env_re\"" {  } { { "envir_subsystem.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/envir_subsystem.sv" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512853825594 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "system_toplevel " "Elaborating entity \"system_toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1512853825676 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 system_toplevel.sv(18) " "Output port \"HEX0\" at system_toplevel.sv(18) has no driver" {  } { { "system_toplevel.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/system_toplevel.sv" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1512853825680 "|system_toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 system_toplevel.sv(20) " "Output port \"HEX1\" at system_toplevel.sv(20) has no driver" {  } { { "system_toplevel.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/system_toplevel.sv" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1512853825680 "|system_toplevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemController systemController:FSM " "Elaborating entity \"systemController\" for hierarchy \"systemController:FSM\"" {  } { { "system_toplevel.sv" "FSM" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/system_toplevel.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512853825718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "detectPageFlip detectPageFlip:dfp " "Elaborating entity \"detectPageFlip\" for hierarchy \"detectPageFlip:dfp\"" {  } { { "system_toplevel.sv" "dfp" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/system_toplevel.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512853825722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_comp video_comp:video " "Elaborating entity \"video_comp\" for hierarchy \"video_comp:video\"" {  } { { "system_toplevel.sv" "video" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/system_toplevel.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512853825725 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_in video_comp.sv(35) " "Verilog HDL or VHDL warning at video_comp.sv(35): object \"x_in\" assigned a value but never read" {  } { { "video_comp.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/video_comp.sv" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512853825728 "|system_toplevel|video_comp:video"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_in video_comp.sv(36) " "Verilog HDL or VHDL warning at video_comp.sv(36): object \"y_in\" assigned a value but never read" {  } { { "video_comp.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/video_comp.sv" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512853825728 "|system_toplevel|video_comp:video"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 1 video_comp.sv(35) " "Verilog HDL assignment warning at video_comp.sv(35): truncated value with size 9 to match size of target (1)" {  } { { "video_comp.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/video_comp.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512853825728 "|system_toplevel|video_comp:video"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 1 video_comp.sv(36) " "Verilog HDL assignment warning at video_comp.sv(36): truncated value with size 9 to match size of target (1)" {  } { { "video_comp.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/video_comp.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512853825728 "|system_toplevel|video_comp:video"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_clk_generator video_comp:video\|vga_clk_generator:VGA_CLOCK_25 " "Elaborating entity \"vga_clk_generator\" for hierarchy \"video_comp:video\|vga_clk_generator:VGA_CLOCK_25\"" {  } { { "video_comp.sv" "VGA_CLOCK_25" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/video_comp.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512853825729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_controller video_comp:video\|VGA_controller:VGA_VIDEO " "Elaborating entity \"VGA_controller\" for hierarchy \"video_comp:video\|VGA_controller:VGA_VIDEO\"" {  } { { "video_comp.sv" "VGA_VIDEO" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/video_comp.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512853825730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "palette_LUT video_comp:video\|palette_LUT:color_mapper " "Elaborating entity \"palette_LUT\" for hierarchy \"video_comp:video\|palette_LUT:color_mapper\"" {  } { { "video_comp.sv" "color_mapper" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/video_comp.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512853825732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "page_controller video_comp:video\|page_controller:page_flipper " "Elaborating entity \"page_controller\" for hierarchy \"video_comp:video\|page_controller:page_flipper\"" {  } { { "video_comp.sv" "page_flipper" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/video_comp.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512853825734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upscaler video_comp:video\|upscaler:coord_mapper " "Elaborating entity \"upscaler\" for hierarchy \"video_comp:video\|upscaler:coord_mapper\"" {  } { { "video_comp.sv" "coord_mapper" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/video_comp.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512853825736 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 upscaler.sv(24) " "Verilog HDL assignment warning at upscaler.sv(24): truncated value with size 32 to match size of target (10)" {  } { { "upscaler.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/upscaler.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512853825737 "|system_toplevel|video_comp:video|upscaler:coord_mapper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 upscaler.sv(25) " "Verilog HDL assignment warning at upscaler.sv(25): truncated value with size 32 to match size of target (10)" {  } { { "upscaler.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/upscaler.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512853825737 "|system_toplevel|video_comp:video|upscaler:coord_mapper"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frame_buffer video_comp:video\|frame_buffer:video_buf " "Elaborating entity \"frame_buffer\" for hierarchy \"video_comp:video\|frame_buffer:video_buf\"" {  } { { "video_comp.sv" "video_buf" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/video_comp.sv" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512853825739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer_page video_comp:video\|frame_buffer:video_buf\|buffer_page:page_0 " "Elaborating entity \"buffer_page\" for hierarchy \"video_comp:video\|frame_buffer:video_buf\|buffer_page:page_0\"" {  } { { "frame_buffer.sv" "page_0" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/frame_buffer.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512853825741 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 frame_buffer.sv(171) " "Verilog HDL assignment warning at frame_buffer.sv(171): truncated value with size 32 to match size of target (15)" {  } { { "frame_buffer.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/frame_buffer.sv" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512853825743 "|system_toplevel|video_comp:video|frame_buffer:video_buf|buffer_page:page_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 frame_buffer.sv(182) " "Verilog HDL assignment warning at frame_buffer.sv(182): truncated value with size 32 to match size of target (15)" {  } { { "frame_buffer.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/frame_buffer.sv" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512853825743 "|system_toplevel|video_comp:video|frame_buffer:video_buf|buffer_page:page_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 frame_buffer.sv(195) " "Verilog HDL assignment warning at frame_buffer.sv(195): truncated value with size 32 to match size of target (15)" {  } { { "frame_buffer.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/frame_buffer.sv" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512853825743 "|system_toplevel|video_comp:video|frame_buffer:video_buf|buffer_page:page_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 frame_buffer.sv(203) " "Verilog HDL assignment warning at frame_buffer.sv(203): truncated value with size 32 to match size of target (15)" {  } { { "frame_buffer.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/frame_buffer.sv" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512853825743 "|system_toplevel|video_comp:video|frame_buffer:video_buf|buffer_page:page_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vram video_comp:video\|frame_buffer:video_buf\|buffer_page:page_0\|vram:quad0 " "Elaborating entity \"vram\" for hierarchy \"video_comp:video\|frame_buffer:video_buf\|buffer_page:page_0\|vram:quad0\"" {  } { { "frame_buffer.sv" "quad0" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/frame_buffer.sv" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512853825744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram video_comp:video\|frame_buffer:video_buf\|buffer_page:page_0\|vram:quad0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"video_comp:video\|frame_buffer:video_buf\|buffer_page:page_0\|vram:quad0\|altsyncram:altsyncram_component\"" {  } { { "vram.v" "altsyncram_component" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/vram.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512853825793 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "video_comp:video\|frame_buffer:video_buf\|buffer_page:page_0\|vram:quad0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"video_comp:video\|frame_buffer:video_buf\|buffer_page:page_0\|vram:quad0\|altsyncram:altsyncram_component\"" {  } { { "vram.v" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/vram.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512853825794 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "video_comp:video\|frame_buffer:video_buf\|buffer_page:page_0\|vram:quad0\|altsyncram:altsyncram_component " "Instantiated megafunction \"video_comp:video\|frame_buffer:video_buf\|buffer_page:page_0\|vram:quad0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512853825796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512853825796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512853825796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512853825796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512853825796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512853825796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512853825796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK1 " "Parameter \"outdata_reg_a\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512853825796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512853825796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512853825796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512853825796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512853825796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512853825796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512853825796 ""}  } { { "vram.v" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/vram.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512853825796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2oe1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2oe1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2oe1 " "Found entity 1: altsyncram_2oe1" {  } { { "db/altsyncram_2oe1.tdf" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/db/altsyncram_2oe1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512853825872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512853825872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2oe1 video_comp:video\|frame_buffer:video_buf\|buffer_page:page_0\|vram:quad0\|altsyncram:altsyncram_component\|altsyncram_2oe1:auto_generated " "Elaborating entity \"altsyncram_2oe1\" for hierarchy \"video_comp:video\|frame_buffer:video_buf\|buffer_page:page_0\|vram:quad0\|altsyncram:altsyncram_component\|altsyncram_2oe1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512853825873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_msa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_msa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_msa " "Found entity 1: decode_msa" {  } { { "db/decode_msa.tdf" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/db/decode_msa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512853825940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512853825940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_msa video_comp:video\|frame_buffer:video_buf\|buffer_page:page_0\|vram:quad0\|altsyncram:altsyncram_component\|altsyncram_2oe1:auto_generated\|decode_msa:decode3 " "Elaborating entity \"decode_msa\" for hierarchy \"video_comp:video\|frame_buffer:video_buf\|buffer_page:page_0\|vram:quad0\|altsyncram:altsyncram_component\|altsyncram_2oe1:auto_generated\|decode_msa:decode3\"" {  } { { "db/altsyncram_2oe1.tdf" "decode3" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/db/altsyncram_2oe1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512853825940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_f8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_f8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_f8a " "Found entity 1: decode_f8a" {  } { { "db/decode_f8a.tdf" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/db/decode_f8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512853826006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512853826006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_f8a video_comp:video\|frame_buffer:video_buf\|buffer_page:page_0\|vram:quad0\|altsyncram:altsyncram_component\|altsyncram_2oe1:auto_generated\|decode_f8a:rden_decode " "Elaborating entity \"decode_f8a\" for hierarchy \"video_comp:video\|frame_buffer:video_buf\|buffer_page:page_0\|vram:quad0\|altsyncram:altsyncram_component\|altsyncram_2oe1:auto_generated\|decode_f8a:rden_decode\"" {  } { { "db/altsyncram_2oe1.tdf" "rden_decode" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/db/altsyncram_2oe1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512853826007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_6nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_6nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_6nb " "Found entity 1: mux_6nb" {  } { { "db/mux_6nb.tdf" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/db/mux_6nb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512853826072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512853826072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_6nb video_comp:video\|frame_buffer:video_buf\|buffer_page:page_0\|vram:quad0\|altsyncram:altsyncram_component\|altsyncram_2oe1:auto_generated\|mux_6nb:mux2 " "Elaborating entity \"mux_6nb\" for hierarchy \"video_comp:video\|frame_buffer:video_buf\|buffer_page:page_0\|vram:quad0\|altsyncram:altsyncram_component\|altsyncram_2oe1:auto_generated\|mux_6nb:mux2\"" {  } { { "db/altsyncram_2oe1.tdf" "mux2" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/db/altsyncram_2oe1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512853826073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "engine_MUX engine_MUX:engine " "Elaborating entity \"engine_MUX\" for hierarchy \"engine_MUX:engine\"" {  } { { "system_toplevel.sv" "engine" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/system_toplevel.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512853826160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_subsystem sprite_subsystem:spr_sub_sys " "Elaborating entity \"sprite_subsystem\" for hierarchy \"sprite_subsystem:spr_sub_sys\"" {  } { { "system_toplevel.sv" "spr_sub_sys" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/system_toplevel.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512853826162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_queue sprite_subsystem:spr_sub_sys\|sprite_queue:sq " "Elaborating entity \"sprite_queue\" for hierarchy \"sprite_subsystem:spr_sub_sys\|sprite_queue:sq\"" {  } { { "sprite_subsystem.sv" "sq" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/sprite_subsystem.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512853826163 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sprite_queue.sv(158) " "Verilog HDL assignment warning at sprite_queue.sv(158): truncated value with size 32 to match size of target (3)" {  } { { "sprite_queue.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/sprite_queue.sv" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512853826165 "|system_toplevel|sprite_subsystem:spr_sub_sys|sprite_queue:sq"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_engine sprite_subsystem:spr_sub_sys\|sprite_engine:se " "Elaborating entity \"sprite_engine\" for hierarchy \"sprite_subsystem:spr_sub_sys\|sprite_engine:se\"" {  } { { "sprite_subsystem.sv" "se" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/sprite_subsystem.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512853826165 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 sprite_engine.sv(41) " "Verilog HDL assignment warning at sprite_engine.sv(41): truncated value with size 32 to match size of target (9)" {  } { { "sprite_engine.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/sprite_engine.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512853826168 "|system_toplevel|sprite_subsystem:spr_sub_sys|sprite_engine:se"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 sprite_engine.sv(42) " "Verilog HDL assignment warning at sprite_engine.sv(42): truncated value with size 32 to match size of target (9)" {  } { { "sprite_engine.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/sprite_engine.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512853826168 "|system_toplevel|sprite_subsystem:spr_sub_sys|sprite_engine:se"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sprite_engine.sv(43) " "Verilog HDL assignment warning at sprite_engine.sv(43): truncated value with size 32 to match size of target (5)" {  } { { "sprite_engine.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/sprite_engine.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512853826168 "|system_toplevel|sprite_subsystem:spr_sub_sys|sprite_engine:se"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sprite_engine.sv(44) " "Verilog HDL assignment warning at sprite_engine.sv(44): truncated value with size 32 to match size of target (5)" {  } { { "sprite_engine.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/sprite_engine.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512853826168 "|system_toplevel|sprite_subsystem:spr_sub_sys|sprite_engine:se"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spriteROM sprite_subsystem:spr_sub_sys\|spriteROM:sr " "Elaborating entity \"spriteROM\" for hierarchy \"sprite_subsystem:spr_sub_sys\|spriteROM:sr\"" {  } { { "sprite_subsystem.sv" "sr" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/sprite_subsystem.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512853826170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "envir_subsystem envir_subsystem:envir_sub_sys " "Elaborating entity \"envir_subsystem\" for hierarchy \"envir_subsystem:envir_sub_sys\"" {  } { { "system_toplevel.sv" "envir_sub_sys" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/system_toplevel.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512853826209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "env_engine envir_subsystem:envir_sub_sys\|env_engine:envEngine " "Elaborating entity \"env_engine\" for hierarchy \"envir_subsystem:envir_sub_sys\|env_engine:envEngine\"" {  } { { "envir_subsystem.sv" "envEngine" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/envir_subsystem.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512853826211 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 env_engine.sv(108) " "Verilog HDL assignment warning at env_engine.sv(108): truncated value with size 32 to match size of target (9)" {  } { { "env_engine.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/env_engine.sv" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512853826213 "|system_toplevel|envir_subsystem:envir_sub_sys|env_engine:envEngine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 env_engine.sv(109) " "Verilog HDL assignment warning at env_engine.sv(109): truncated value with size 32 to match size of target (9)" {  } { { "env_engine.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/env_engine.sv" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512853826213 "|system_toplevel|envir_subsystem:envir_sub_sys|env_engine:envEngine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 env_engine.sv(110) " "Verilog HDL assignment warning at env_engine.sv(110): truncated value with size 32 to match size of target (5)" {  } { { "env_engine.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/env_engine.sv" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512853826213 "|system_toplevel|envir_subsystem:envir_sub_sys|env_engine:envEngine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 env_engine.sv(111) " "Verilog HDL assignment warning at env_engine.sv(111): truncated value with size 32 to match size of target (5)" {  } { { "env_engine.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/env_engine.sv" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512853826214 "|system_toplevel|envir_subsystem:envir_sub_sys|env_engine:envEngine"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "envROM envir_subsystem:envir_sub_sys\|envROM:env " "Elaborating entity \"envROM\" for hierarchy \"envir_subsystem:envir_sub_sys\|envROM:env\"" {  } { { "envir_subsystem.sv" "env" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/envir_subsystem.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512853826214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "file_MUX file_MUX:entity_file_MUX " "Elaborating entity \"file_MUX\" for hierarchy \"file_MUX:entity_file_MUX\"" {  } { { "system_toplevel.sv" "entity_file_MUX" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/system_toplevel.sv" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512853826258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "entity_file entity_file:entityFile " "Elaborating entity \"entity_file\" for hierarchy \"entity_file:entityFile\"" {  } { { "system_toplevel.sv" "entityFile" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/system_toplevel.sv" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512853826260 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1512853830384 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "system_toplevel.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/system_toplevel.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512853830687 "|system_toplevel|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "system_toplevel.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/system_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512853830687 "|system_toplevel|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "system_toplevel.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/system_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512853830687 "|system_toplevel|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "system_toplevel.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/system_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512853830687 "|system_toplevel|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "system_toplevel.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/system_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512853830687 "|system_toplevel|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "system_toplevel.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/system_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512853830687 "|system_toplevel|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "system_toplevel.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/system_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512853830687 "|system_toplevel|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "system_toplevel.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/system_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512853830687 "|system_toplevel|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "system_toplevel.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/system_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512853830687 "|system_toplevel|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "system_toplevel.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/system_toplevel.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512853830687 "|system_toplevel|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "system_toplevel.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/system_toplevel.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512853830687 "|system_toplevel|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "system_toplevel.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/system_toplevel.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512853830687 "|system_toplevel|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "system_toplevel.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/system_toplevel.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512853830687 "|system_toplevel|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "system_toplevel.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/system_toplevel.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512853830687 "|system_toplevel|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] VCC " "Pin \"VGA_B\[5\]\" is stuck at VCC" {  } { { "system_toplevel.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/system_toplevel.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512853830687 "|system_toplevel|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "system_toplevel.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/system_toplevel.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512853830687 "|system_toplevel|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "system_toplevel.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/system_toplevel.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512853830687 "|system_toplevel|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "system_toplevel.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/system_toplevel.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512853830687 "|system_toplevel|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "system_toplevel.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/system_toplevel.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512853830687 "|system_toplevel|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "system_toplevel.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/system_toplevel.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512853830687 "|system_toplevel|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "system_toplevel.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/system_toplevel.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512853830687 "|system_toplevel|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "system_toplevel.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/system_toplevel.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512853830687 "|system_toplevel|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "system_toplevel.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/system_toplevel.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512853830687 "|system_toplevel|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "system_toplevel.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/system_toplevel.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512853830687 "|system_toplevel|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "system_toplevel.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/system_toplevel.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512853830687 "|system_toplevel|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "system_toplevel.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/system_toplevel.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512853830687 "|system_toplevel|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "system_toplevel.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/system_toplevel.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512853830687 "|system_toplevel|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "system_toplevel.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/system_toplevel.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512853830687 "|system_toplevel|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "system_toplevel.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/system_toplevel.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512853830687 "|system_toplevel|HEX1[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1512853830687 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1512853830838 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "104 " "104 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1512853831699 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "dual_engine_toplevel " "Ignored assignments for entity \"dual_engine_toplevel\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512853831803 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512853831803 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512853831803 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512853831803 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512853831803 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512853831803 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512853831803 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512853831803 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512853831803 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512853831803 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512853831803 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512853831803 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512853831803 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512853831803 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512853831803 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512853831803 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512853831803 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512853831803 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512853831803 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512853831803 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512853831803 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512853831803 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512853831803 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512853831803 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1512853831803 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "field_test_toplevel " "Ignored assignments for entity \"field_test_toplevel\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity field_test_toplevel -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512853831807 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512853831807 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512853831807 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512853831807 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512853831807 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512853831807 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512853831807 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512853831807 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512853831807 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512853831807 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512853831807 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512853831807 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512853831807 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512853831807 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512853831807 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512853831807 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512853831807 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512853831807 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512853831807 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512853831807 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512853831807 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512853831807 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512853831807 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512853831807 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1512853831807 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/output_files/final_proj_v1.map.smsg " "Generated suppressed messages file C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/output_files/final_proj_v1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1512853831893 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1512853832265 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512853832265 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_CLK " "No output dependent on input pin \"PS2_CLK\"" {  } { { "system_toplevel.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/system_toplevel.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512853832470 "|system_toplevel|PS2_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_DAT " "No output dependent on input pin \"PS2_DAT\"" {  } { { "system_toplevel.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1/system_toplevel.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512853832470 "|system_toplevel|PS2_DAT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1512853832470 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "772 " "Implemented 772 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1512853832471 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1512853832471 ""} { "Info" "ICUT_CUT_TM_LCELLS" "469 " "Implemented 469 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1512853832471 ""} { "Info" "ICUT_CUT_TM_RAMS" "256 " "Implemented 256 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1512853832471 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1512853832471 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 110 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 110 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "774 " "Peak virtual memory: 774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512853832591 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 09 15:10:32 2017 " "Processing ended: Sat Dec 09 15:10:32 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512853832591 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512853832591 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512853832591 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1512853832591 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1512853839492 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512853839498 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 09 15:10:39 2017 " "Processing started: Sat Dec 09 15:10:39 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512853839498 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1512853839498 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp final_proj_v1 -c final_proj_v1 --netlist_type=sgate " "Command: quartus_npp final_proj_v1 -c final_proj_v1 --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1512853839498 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "609 " "Peak virtual memory: 609 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512853841267 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 09 15:10:41 2017 " "Processing ended: Sat Dec 09 15:10:41 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512853841267 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512853841267 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512853841267 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1512853841267 ""}
