// Seed: 3720836514
module module_0;
  assign id_1.id_1 = -1;
  assign module_2.id_1 = 0;
  localparam id_2 = -1;
  wire id_3;
endmodule
module module_1 (
    output tri id_0
);
  assign {-1'd0 + -1, id_2} = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output uwire   id_0,
    input  supply1 id_1,
    output uwire   id_2,
    output logic   id_3
);
  assign id_0 = (id_1);
  bit id_5, id_6;
  module_0 modCall_1 ();
  logic [7:0][""] id_7;
  initial id_3.id_6 <= 1;
endmodule
