INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Verilog/my_stopwatch/my_stopwatch.srcs/sources_1/imports/new/led_7bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Verilog/my_stopwatch/my_stopwatch.srcs/sources_1/new/my_stopwatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_stopwatch
WARNING: [VRFC 10-3380] identifier 'cnt_clear' is used before its declaration [C:/Verilog/my_stopwatch/my_stopwatch.srcs/sources_1/new/my_stopwatch.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Verilog/my_stopwatch/my_stopwatch.srcs/sources_1/new/stopwatch_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stopwatch_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Verilog/my_stopwatch/my_stopwatch.srcs/sources_1/new/tick_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tick_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Verilog/my_stopwatch/my_stopwatch.srcs/sim_1/new/my_stopwatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_stopwatch_tb
