/*
 * Copyright (c) 2017 iWave Systems Technologies Pvt. Ltd.
 *
 * The code contained herein is licensed under the GNU General Public
 * License. You may obtain a copy of the GNU General Public License
 * Version 2 or later at the following locations:
 *
 * http://www.opensource.org/licenses/gpl-license.html
 * http://www.gnu.org/copyleft/gpl.html
 */

#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/input/input.h>
#include <dt-bindings/pwm/pwm.h>

/ {
	aliases {
		mxcfb0 = &mxcfb1;
		mxcfb1 = &mxcfb2;
		mxcfb2 = &mxcfb3;
	};

	memory: memory {
		reg = <0x10000000 0x40000000>;
	};

	regulators {
		compatible = "simple-bus";

		reg_2p5v: 2p5v {
			compatible = "regulator-fixed";
			regulator-name = "2P5V";
			regulator-min-microvolt = <2500000>;
			regulator-max-microvolt = <2500000>;
			regulator-always-on;
		};

		reg_3p3v: 3p3v {
			compatible = "regulator-fixed";
			regulator-name = "3P3V";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-always-on;
		};

		reg_0p0v: 0p0v {
			compatible = "regulator-fixed";
			regulator-name = "0P0V";
			regulator-min-microvolt = <0000000>;
			regulator-max-microvolt = <0000000>;
			regulator-always-on;
		};

	};

	sound-hdmi {
		compatible = "fsl,imx6q-audio-hdmi",
					"fsl,imx-audio-hdmi";
		model = "imx-audio-hdmi";
		hdmi-controller = <&hdmi_audio>;
	};

	sound {
		compatible = "fsl,imx6q-sgtl5000",
			"fsl,imx-audio-sgtl5000";
		model = "imx6-audio-sgtl5000";
		ssi-controller = <&ssi2>;
		audio-codec = <&codec>;
		audio-routing =
				"MIC_IN", "Mic Jack",
				"Mic Jack", "Mic Bias",
				"Headphone Jack", "HP_OUT";
		mux-int-port = <2>;
		mux-ext-port = <4>;
	};

	mxcfb1: fb@0 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "lcd";
		interface_pix_fmt = "RGB24";
		mode_str ="WQVGA";
		default_bpp = <24>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

	mxcfb2: fb@1 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "hdmi";
		interface_pix_fmt = "RGB24";
		mode_str ="1920x1080M@60";
		default_bpp = <24>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

	mxcfb3: fb@2 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "ldb";
		interface_pix_fmt = "RGB666";
		default_bpp = <16>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

	lcd@0 {
		compatible = "fsl,lcd";
		ipu_id = <0>;
		disp_id = <0>;
		default_ifmt = "RGB565";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_ipu1_2>;
		status = "okay";
	};

	backlight {
		compatible = "pwm-backlight";
		pwms = <&pwm3 0 5000000 PWM_POLARITY_INVERTED>;
		brightness-levels = <0 4 8 16 32 64 128 255>;
		default-brightness-level = <7>;
		status = "okay";
	};

	backlight@1 {
		compatible = "pwm-backlight";
		pwms = <&pwm1 0 5000000 0>;
		brightness-levels = <0 4 8 16 32 64 128 255>;
		default-brightness-level = <7>;
		status = "okay";
	};

	v4l2_cap_0 {
		compatible = "fsl,imx6q-v4l2-capture";
		ipu_id = <0>;
		csi_id = <0>;
		mclk_source = <0>;
		status = "disabled";
	};

	v4l2_cap_1: v4l2_cap_1 {
		compatible = "fsl,imx6q-v4l2-capture";
		csi_id = <1>;
		ipu_id = <0>;
		mclk_source = <0>;
		status = "disabled";
	};

	v4l2_out {
		compatible = "fsl,mxc_v4l2_output";
		status = "okay";
	};


	unused_gpios: unused_gpios {
		gpios = <
			&gpio1 2  0 &gpio1 10 0 &gpio1 11 0
			&gpio1 16 0 &gpio1 20 0 &gpio1 21 0
			&gpio1 24 0 &gpio1 25 0 &gpio1 26 0
			&gpio1 27 0 &gpio1 28 0 &gpio1 29 0
			&gpio1 30 0 &gpio2 0  0 &gpio2 1  0
			&gpio2 2  0 &gpio2 3  0 &gpio2 4  0
			&gpio2 5  0 &gpio2 6  0 &gpio2 7  0
			&gpio2 23 0 &gpio2 25 0 &gpio3 22 0
			&gpio3 23 0 &gpio3 24 0 &gpio3 29 0
			&gpio3 31 0 &gpio4 10 0 &gpio4 11 0
			&gpio4 12 0 &gpio4 20 0
			&gpio5 2  0 &gpio5 18 0 &gpio5 19 0
			&gpio5 20 0 &gpio5 21 0 &gpio5 30 0
			&gpio5 31 0 &gpio6 0  0 &gpio6 1  0
			&gpio6 7  0 &gpio6 8  0 &gpio6 9  0
			&gpio6 11 0 &gpio6 14 0
			&gpio6 15 0 &gpio6 16 0	&gpio6 31 0
			&gpio7 12 0 &gpio7 13 0
		>;
		compatible = "iwave,unused-gpios";
		status = "okay";
	};

	iwg15_sm_common {
		compatible = "iwave,g15-sm-com";
		bom-rev-gpios = <&gpio1 5 GPIO_ACTIVE_HIGH>,
						<&gpio5 22 GPIO_ACTIVE_HIGH>,
						<&gpio5 23 GPIO_ACTIVE_HIGH>,
						<&gpio5 24 GPIO_ACTIVE_HIGH>,
						<&gpio5 25 GPIO_ACTIVE_HIGH>;
		som-rev-gpios = <&gpio7 0 GPIO_ACTIVE_HIGH>,
						<&gpio7 1 GPIO_ACTIVE_HIGH>;

		reset-gpios = <&gpio1 11 GPIO_ACTIVE_LOW>;
		status = "okay";
	};

	iwg15_sm_lcd_pwr {
		compatible = "iwave,g15-sm_lcd_pwr";
		lcd-power-gpios = <&gpio4 13 GPIO_ACTIVE_LOW>;
		lcd-reset-gpios = <&gpio7 11 GPIO_ACTIVE_LOW>;
	};
};

&anatop_reg_3p0 {
	regulator-always-on;
};

&reg_arm {
	vin-supply = <&sw1a_reg>;
};

&reg_pu {
	vin-supply = <&sw1c_reg>;
	regulator-always-on;
};

&reg_soc {
	vin-supply = <&sw1c_reg>;
};

&fec {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet_1>;
	phy-mode = "rgmii";
	fsl,magic-packet;
	status = "okay";
};

&gpc {
	fsl,ldo-bypass = <1>; /* use ldo-bypass, u-boot will check it and configure */
	fsl,wdog-reset = <1>; /* watchdog select of reset source */
};

&wdog1 {
	status = "okay";
};

&wdog2 {
	status = "disabled";
};

&hdmi_audio {
	status = "okay";
};

&hdmi_cec {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hdmi_cec_4>;
	hdmi-cec-sm-gpios = <&gpio1 21 GPIO_ACTIVE_LOW>;
	status = "okay";
};

&hdmi_core {
	ipu_id = <0>;
	disp_id = <1>;
	status = "okay";
};

&hdmi_video {
	fsl,phy_reg_vlev = <0x0294>;
	fsl,phy_reg_cksymtx = <0x800d>;
	status = "okay";
};

&mxcfb1 {
	status = "okay";
};

&mxcfb2 {
	status = "okay";
};

&dcic1 {
	dcic_id = <0>;
	dcic_mux = "dcic-hdmi";
	status = "okay";
};

&dcic2 {
	dcic_id = <1>;
	dcic_mux = "dcic-lvds0";
	status = "okay";
};

&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1_1>;
	status = "okay";
};

&uart2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2_1>;
	status = "okay";
};

&uart4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart4_4>;
	status = "okay";
};

&uart5 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart5_4>;
	fsl,uart-has-rtscts;
	status = "okay";
};

&usdhc3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc3_4>;
	cd-gpios = <&gpio3 25 1>;
	no-1-8-v;
	keep-power-in-suspend;
	enable-sdio-wakeup;
	status = "okay";
};

&usdhc4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc4_1>;
	bus-width = <8>;
	non-removable;
	no-1-8-v;
	keep-power-in-suspend;
	status = "okay";
};

&ecspi1 {
	fsl,spi-num-chipselects = <1>;
	cs-gpios = <&gpio2 30 0>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi1_1 &pinctrl_ecspi1_cs_1>;
	status = "okay";

	flash: m25p80@0 {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "st,m25p32";
		spi-max-frequency = <20000000>;
		reg = <0>;
	};
};

&usbh1 {
	status = "okay";
};

&usbotg {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usbotg_4>;
	disable-over-current;
	srp-disable;
	hnp-disable;
	adp-disable;
	status = "okay";
};

&pcie {
	status = "okay";
};

&pwm1 {
	#pwm-cells = <3>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm1_2>;
	status = "okay";
};

&pwm2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm2_4>;
	status = "okay";
};

&pwm3 {
	#pwm-cells = <3>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm3_4>;
	status = "okay";
};

&pwm4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm4_4>;
	status = "okay";
};

&i2c1 {
	clock-frequency = <400000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c1_1>;
	status = "okay";

};

&i2c3 {
	clock-frequency = <400000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c3_4>;
	status = "okay";

	hdmi_edid: edid@50 {
		compatible = "fsl,imx6-hdmi-i2c";
		reg = <0x50>;
	};

	/* STMPE811 touch screen controller */
	stmpe811@44 {
		compatible = "st,stmpe811";
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <0x44>;
		interrupts = <0 2>;
		interrupt-parent = <&gpio2>;
		interrupt-controller;
		id = <0>;
		blocks = <0x5>;
		irq-trigger = <0x1>;

		stmpe_touchscreen {
			compatible = "st,stmpe-ts";
			reg = <0>;
			/* 3.25 MHz ADC clock speed */
			st,adc-freq = <3>;
			/* 8 sample average control */
			st,ave-ctrl = <2>;
			/* 7 length fractional part in z */
			st,fraction-z = <7>;
			/*
				* 50 mA typical 80 mA max touchscreen drivers
				* current limit value
				*/
			st,i-drive = <0>;
			/* 12-bit ADC */
			st,mod-12b = <1>;
			/* internal ADC reference */
			st,ref-sel = <0>;
			/* ADC converstion time: 80 clocks */
			st,sample-time = <4>;
			/* 1 ms panel driver settling time */
			st,settling = <3>;
			/* 5 ms touch detect interrupt delay */
			st,touch-det-delay = <4>;
		};
	};

	codec: sgtl5000@0a {
		compatible = "fsl,sgtl5000";
		reg = <0x0a>;
		clocks = <&clks 201>;
		VDDA-supply = <&reg_3p3v>;
		VDDIO-supply = <&reg_3p3v>;
		VDDD-supply = <&reg_0p0v>;
	};
};

&audmux {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_audmux_4>;
	status = "okay";
};

&ssi2 {
	fsl,mode = "i2s-slave";
	status = "okay";
};

&can1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexcan1_4>;
	trx-en-gpio = <&gpio6 10 GPIO_ACTIVE_LOW>;
	status = "okay";
};

&can2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexcan2_2>;
	status = "okay";
};

&i2c1 {
	pmic: pfuze100@08 {
		compatible = "fsl,pfuze100";
		reg = <0x08>;

		regulators {
			sw1a_reg: sw1ab {
				regulator-min-microvolt = <300000>;
				regulator-max-microvolt = <1875000>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <6250>;
			};

			sw1c_reg: sw1c {
				regulator-min-microvolt = <300000>;
				regulator-max-microvolt = <1875000>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <6250>;
			};

			sw2_reg: sw2 {
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
				regulator-always-on;
			};

			sw3a_reg: sw3a {
				regulator-min-microvolt = <400000>;
				regulator-max-microvolt = <1975000>;
				regulator-boot-on;
				regulator-always-on;
			};

			sw3b_reg: sw3b {
				regulator-min-microvolt = <400000>;
				regulator-max-microvolt = <1975000>;
				regulator-boot-on;
				regulator-always-on;
			};

			sw4_reg: sw4 {
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <3300000>;
				regulator-always-on;
			};

			snvs_reg: vsnvs {
				regulator-min-microvolt = <1000000>;
				regulator-max-microvolt = <3000000>;
				regulator-boot-on;
				regulator-always-on;
			};

			vref_reg: vrefddr {
				regulator-boot-on;
				regulator-always-on;
			};

			vgen4_reg: vgen4 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-always-on;
			};

			vgen5_reg: vgen5 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-always-on;
			};
		};
	};
};

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog_sm_1>;

	uart1 {
		pinctrl_uart1_1: uart1-sm {
			fsl,pins = <
				MX6QDL_PAD_SD3_DAT6__UART1_RX_DATA  0x1b0b1
				MX6QDL_PAD_SD3_DAT7__UART1_TX_DATA  0x1b0b1
				MX6QDL_PAD_EIM_D19__UART1_CTS_B  0x1b0b1
				MX6QDL_PAD_EIM_D20__UART1_RTS_B 0x1b0b1
			>;
		};
	};

	uart2 {
		pinctrl_uart2_1: uart2-sm {
			fsl,pins = <
				MX6QDL_PAD_EIM_D26__UART2_TX_DATA 0x1b0b1
				MX6QDL_PAD_EIM_D27__UART2_RX_DATA 0x1b0b1
			>;
		};
	};

	uart4 {
		pinctrl_uart4_4: uart4-sm {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL0__UART4_TX_DATA  0x1b0b1
				MX6QDL_PAD_KEY_ROW0__UART4_RX_DATA  0x1b0b1
				MX6QDL_PAD_CSI0_DAT17__UART4_CTS_B  0x1b0b1
				MX6QDL_PAD_CSI0_DAT16__UART4_RTS_B  0x1b0b1
			>;
		};
	};

	uart5 {
		pinctrl_uart5_4: uart5-sm {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL1__UART5_TX_DATA  0x1b0b1
				MX6QDL_PAD_KEY_ROW1__UART5_RX_DATA  0x1b0b1
				MX6QDL_PAD_CSI0_DAT18__UART5_RTS_B  0x1b0b1
				MX6QDL_PAD_CSI0_DAT19__UART5_CTS_B  0x1b0b1
			>;
		};
	};

	usdhc3 {
		pinctrl_usdhc3_4: usdhc3-sm {
			fsl,pins = <
				MX6QDL_PAD_SD3_CMD__SD3_CMD         0x17059
				MX6QDL_PAD_SD3_CLK__SD3_CLK         0x10059
				MX6QDL_PAD_SD3_DAT0__SD3_DATA0      0x17059
				MX6QDL_PAD_SD3_DAT1__SD3_DATA1      0x17059
				MX6QDL_PAD_SD3_DAT2__SD3_DATA2      0x17059
				MX6QDL_PAD_SD3_DAT3__SD3_DATA3      0x17059
				MX6QDL_PAD_EIM_D25__GPIO3_IO25      0x17059    /* CD */
			>;
		};
	};

	usdhc4 {
		pinctrl_usdhc4_1: usdhc4-sm {
			fsl,pins = <
				MX6QDL_PAD_SD4_CMD__SD4_CMD    0x17059
				MX6QDL_PAD_SD4_CLK__SD4_CLK    0x10059
				MX6QDL_PAD_SD4_DAT0__SD4_DATA0 0x17059
				MX6QDL_PAD_SD4_DAT1__SD4_DATA1 0x17059
				MX6QDL_PAD_SD4_DAT2__SD4_DATA2 0x17059
				MX6QDL_PAD_SD4_DAT3__SD4_DATA3 0x17059
				MX6QDL_PAD_SD4_DAT4__SD4_DATA4 0x17059
				MX6QDL_PAD_SD4_DAT5__SD4_DATA5 0x17059
				MX6QDL_PAD_SD4_DAT6__SD4_DATA6 0x17059
				MX6QDL_PAD_SD4_DAT7__SD4_DATA7 0x17059
			>;
		};
	};

	ecspi1 {
		pinctrl_ecspi1_cs_1: ecspi1_cs-sm {
			fsl,pins = <
				MX6QDL_PAD_EIM_EB2__GPIO2_IO30 0x80000000
			>;
		};
		pinctrl_ecspi1_1: ecspi1-sm {
			fsl,pins = <
				MX6QDL_PAD_EIM_D17__ECSPI1_MISO 0x100b1
				MX6QDL_PAD_EIM_D18__ECSPI1_MOSI 0x100b1
				MX6QDL_PAD_EIM_D16__ECSPI1_SCLK 0x100b1
			>;
		};
	};

	usbotg {
		pinctrl_usbotg_4: usbotg-sm {
			fsl,pins = <
				MX6QDL_PAD_GPIO_1__USB_OTG_ID       0x17059
			>;
		};
	};

	pwm1 {
		pinctrl_pwm1_2: pwm1-sm {
			fsl,pins = <
				MX6QDL_PAD_GPIO_9__PWM1_OUT 0x1b0b1
			>;
		};
	};

	pwm2 {
		pinctrl_pwm2_4: pwm2-sm {
			fsl,pins = <
				MX6QDL_PAD_SD1_DAT2__PWM2_OUT       0x1b0b1
			>;
		};
	};

	pwm3 {
		pinctrl_pwm3_4: pwm3-sm {
			fsl,pins = <
				MX6QDL_PAD_SD1_DAT1__PWM3_OUT       0x1b0b1
			>;
		};
	};

	pwm4 {
		pinctrl_pwm4_4: pwm4-sm {
			fsl,pins = <
				MX6QDL_PAD_SD1_CMD__PWM4_OUT        0x1b0b1
			>;
		};
	};

	i2c1 {
		pinctrl_i2c1_1: i2c1-sm {
			fsl,pins = <
				MX6QDL_PAD_EIM_D21__I2C1_SCL 0x4001b8b1
				MX6QDL_PAD_EIM_D28__I2C1_SDA 0x4001b8b1
			>;
		};
	};

	i2c3 {
		pinctrl_i2c3_4: i2c3-sm {
			fsl,pins = <
				MX6QDL_PAD_GPIO_6__I2C3_SDA        0x4001b8b1
				MX6QDL_PAD_GPIO_3__I2C3_SCL        0x4001b8b1
			>;
		};
	};

	hdmi_cec {
		pinctrl_hdmi_cec_4: hdmicec-sm {
			fsl,pins = <
				MX6QDL_PAD_SD1_DAT3__GPIO1_IO21    0x80000000
			>;
		};
	};

	led {
		pinctrl_led_3: ledgrp-1 {
			fsl,pins = <
				MX6QDL_PAD_DISP0_DAT18__GPIO5_IO12 0x80000000
				MX6QDL_PAD_DISP0_DAT19__GPIO5_IO13 0x80000000
				MX6QDL_PAD_DISP0_DAT20__GPIO5_IO14 0x80000000
				MX6QDL_PAD_DISP0_DAT21__GPIO5_IO15 0x80000000
			>;
		};
	};

	dipsw {
		pinctrl_dipsw_3: dipswgrp-1 {
			fsl,pins = <
				MX6QDL_PAD_DISP0_DAT3__GPIO4_IO24 0x80000000
				MX6QDL_PAD_DISP0_DAT4__GPIO4_IO25 0x80000000
				MX6QDL_PAD_DISP0_DAT5__GPIO4_IO26 0x80000000
				MX6QDL_PAD_DISP0_DAT6__GPIO4_IO27 0x80000000
			>;
		};
	};

	ipu1 {
		pinctrl_ipu1_2: ipu1grp-sm {
			fsl,pins = <
				MX6QDL_PAD_DISP0_DAT0__IPU1_DISP0_DATA00   0x10
				MX6QDL_PAD_DISP0_DAT1__IPU1_DISP0_DATA01   0x10
				MX6QDL_PAD_DISP0_DAT2__IPU1_DISP0_DATA02   0x10
				MX6QDL_PAD_DISP0_DAT3__IPU1_DISP0_DATA03   0x10
				MX6QDL_PAD_DISP0_DAT4__IPU1_DISP0_DATA04   0x10
				MX6QDL_PAD_DISP0_DAT5__IPU1_DISP0_DATA05   0x10
				MX6QDL_PAD_DISP0_DAT6__IPU1_DISP0_DATA06   0x10
				MX6QDL_PAD_DISP0_DAT7__IPU1_DISP0_DATA07   0x10
				MX6QDL_PAD_DISP0_DAT8__IPU1_DISP0_DATA08   0x10
				MX6QDL_PAD_DISP0_DAT9__IPU1_DISP0_DATA09   0x10
				MX6QDL_PAD_DISP0_DAT10__IPU1_DISP0_DATA10  0x10
				MX6QDL_PAD_DISP0_DAT11__IPU1_DISP0_DATA11  0x10
				MX6QDL_PAD_DISP0_DAT12__IPU1_DISP0_DATA12  0x10
				MX6QDL_PAD_DISP0_DAT13__IPU1_DISP0_DATA13  0x10
				MX6QDL_PAD_DISP0_DAT14__IPU1_DISP0_DATA14  0x10
				MX6QDL_PAD_DISP0_DAT15__IPU1_DISP0_DATA15  0x10
				MX6QDL_PAD_DISP0_DAT16__IPU1_DISP0_DATA16  0x10
				MX6QDL_PAD_DISP0_DAT17__IPU1_DISP0_DATA17  0x10
				MX6QDL_PAD_DISP0_DAT18__IPU1_DISP0_DATA18  0x10
				MX6QDL_PAD_DISP0_DAT19__IPU1_DISP0_DATA19  0x10
				MX6QDL_PAD_DISP0_DAT20__IPU1_DISP0_DATA20  0x10
				MX6QDL_PAD_DISP0_DAT21__IPU1_DISP0_DATA21  0x10
				MX6QDL_PAD_DISP0_DAT22__IPU1_DISP0_DATA22  0x10
				MX6QDL_PAD_DISP0_DAT23__IPU1_DISP0_DATA23  0x10
				MX6QDL_PAD_DI0_DISP_CLK__IPU1_DI0_DISP_CLK 0x10
				MX6QDL_PAD_DI0_PIN15__IPU1_DI0_PIN15	   0x10
				MX6QDL_PAD_DI0_PIN2__IPU1_DI0_PIN02	   0x10
				MX6QDL_PAD_DI0_PIN3__IPU1_DI0_PIN03	   0x10
			>;
		};
	};

	enet {
		pinctrl_enet_1: enetgrp-1-sm {
			fsl,pins = <
				MX6QDL_PAD_ENET_MDIO__ENET_MDIO       0x1b0b0
				MX6QDL_PAD_ENET_MDC__ENET_MDC         0x1b0b0
				MX6QDL_PAD_RGMII_RD0__RGMII_RD0       0x1b0b0
				MX6QDL_PAD_RGMII_RD1__RGMII_RD1       0x1b0b0
				MX6QDL_PAD_RGMII_RD2__RGMII_RD2       0x1b0b0
				MX6QDL_PAD_RGMII_RD3__RGMII_RD3       0x1b0b0
				MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL 0x1b0b0
				MX6QDL_PAD_RGMII_RXC__RGMII_RXC       0x1b0b0
				MX6QDL_PAD_RGMII_TD0__RGMII_TD0       0x1b0b0
				MX6QDL_PAD_RGMII_TD1__RGMII_TD1       0x1b0b0
				MX6QDL_PAD_RGMII_TD2__RGMII_TD2       0x1b0b0
				MX6QDL_PAD_RGMII_TD3__RGMII_TD3       0x1b0b0
				MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL 0x1b0b0
				MX6QDL_PAD_RGMII_TXC__RGMII_TXC       0x1b0b0
				MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK  0x1b0b0
			>;
		};
	};

	flexcan1 {
		pinctrl_flexcan1_4: flexcan1-sm {
			fsl,pins = <
				MX6QDL_PAD_GPIO_8__FLEXCAN1_RX      0x80000000
				MX6QDL_PAD_GPIO_7__FLEXCAN1_TX      0x80000000
			>;
		};
	};

	flexcan2 {
		pinctrl_flexcan2_2: flexcan2-sm {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL4__FLEXCAN2_TX  0x80000000
				MX6QDL_PAD_KEY_ROW4__FLEXCAN2_RX  0x80000000
			>;
		};
	};

	audmux {
		pinctrl_audmux_4: audmux-sm {
			fsl,pins = <
				MX6QDL_PAD_SD2_DAT0__AUD4_RXD       0x130b0
				MX6QDL_PAD_SD2_DAT3__AUD4_TXC       0x130b0
				MX6QDL_PAD_SD2_DAT2__AUD4_TXD       0x110b0
				MX6QDL_PAD_SD2_DAT1__AUD4_TXFS      0x130b0
				MX6QDL_PAD_GPIO_19__CCM_CLKO1       0x80000000
			>;
		};
	};

	hog {
		/* IOMUX for SODIMM */
		pinctrl_hog_sm_1: hoggrp-sm {
			fsl,pins = <
				/* Touch INT */
				MX6QDL_PAD_CSI0_PIXCLK__GPIO5_IO18     0x80000000
				/*RGMII RESET and INTERRUPT */
				MX6QDL_PAD_ENET_CRS_DV__GPIO1_IO25     0x80000000
				MX6QDL_PAD_ENET_RX_ER__GPIO1_IO24      0x80000000
				/* USB (CC) */
				MX6QDL_PAD_GPIO_0__USB_H1_PWR	       0x80000000
				MX6QDL_PAD_EIM_D30__USB_H1_OC          0x80000000
				/*Unused emmc reset*/
				MX6QDL_PAD_NANDF_ALE__GPIO6_IO08       0x80000000
				/*SOM and BOM revision*/
				MX6QDL_PAD_CSI0_DAT7__GPIO5_IO25       0x80000000
				MX6QDL_PAD_CSI0_DAT6__GPIO5_IO24       0x80000000
				MX6QDL_PAD_CSI0_DAT5__GPIO5_IO23       0x80000000
				MX6QDL_PAD_CSI0_DAT4__GPIO5_IO22       0x80000000
				MX6QDL_PAD_GPIO_5__GPIO1_IO05          0x80000000
				MX6QDL_PAD_GPIO_4__GPIO1_IO04          0x80000000
				MX6QDL_PAD_SD3_DAT4__GPIO7_IO01        0x80000000
				MX6QDL_PAD_SD3_DAT5__GPIO7_IO00        0x80000000

				/*AUD mux pins*/
				MX6QDL_PAD_SD2_CMD__GPIO1_IO11         0x80000000
				MX6QDL_PAD_SD2_CLK__GPIO1_IO10         0x80000000

				/* PMIC interrupt*/
				MX6QDL_PAD_EIM_CS1__GPIO2_IO24         0x80000000

				/* Unused pins */
				MX6QDL_PAD_GPIO_2__GPIO1_IO02	       0x80000000
				MX6QDL_PAD_SD1_DAT0__GPIO1_IO16        0x80000000
				MX6QDL_PAD_SD1_CLK__GPIO1_IO20         0x80000000
				MX6QDL_PAD_ENET_RXD1__GPIO1_IO26       0x80000000
				MX6QDL_PAD_ENET_RXD0__GPIO1_IO27       0x80000000
				MX6QDL_PAD_ENET_TX_EN__GPIO1_IO28      0x80000000
				MX6QDL_PAD_ENET_TXD1__GPIO1_IO29       0x80000000
				MX6QDL_PAD_ENET_TXD0__GPIO1_IO30       0x80000000
				MX6QDL_PAD_NANDF_D0__GPIO2_IO00        0x80000000
				MX6QDL_PAD_NANDF_D1__GPIO2_IO01        0x80000000
				MX6QDL_PAD_NANDF_D2__GPIO2_IO02        0x80000000
				MX6QDL_PAD_NANDF_D3__GPIO2_IO03        0x80000000
				MX6QDL_PAD_NANDF_D4__GPIO2_IO04        0x80000000
				MX6QDL_PAD_NANDF_D5__GPIO2_IO05        0x80000000
				MX6QDL_PAD_NANDF_D6__GPIO2_IO06        0x80000000
				MX6QDL_PAD_NANDF_D7__GPIO2_IO07        0x80000000
				MX6QDL_PAD_EIM_CS0__GPIO2_IO23         0x80000000
				MX6QDL_PAD_EIM_OE__GPIO2_IO25          0x80000000
				MX6QDL_PAD_EIM_D22__GPIO3_IO22         0x80000000
				MX6QDL_PAD_EIM_D23__GPIO3_IO23         0x80000000
				MX6QDL_PAD_EIM_D24__GPIO3_IO24         0x80000000
				MX6QDL_PAD_EIM_D29__GPIO3_IO29         0x80000000
				MX6QDL_PAD_EIM_D31__GPIO3_IO31         0x80000000
				MX6QDL_PAD_KEY_COL2__GPIO4_IO10        0x80000000
				MX6QDL_PAD_KEY_ROW2__GPIO4_IO11        0x80000000
				MX6QDL_PAD_KEY_COL3__GPIO4_IO12        0x80000000
				MX6QDL_PAD_KEY_ROW3__GPIO4_IO13        0x80000000
				MX6QDL_PAD_DI0_PIN4__GPIO4_IO20        0x80000000
				MX6QDL_PAD_EIM_A25__GPIO5_IO02         0x80000000
				MX6QDL_PAD_CSI0_PIXCLK__GPIO5_IO18     0x80000000
				MX6QDL_PAD_CSI0_MCLK__GPIO5_IO19       0x80000000
				MX6QDL_PAD_CSI0_DATA_EN__GPIO5_IO20    0x80000000
				MX6QDL_PAD_CSI0_VSYNC__GPIO5_IO21      0x80000000
				MX6QDL_PAD_CSI0_DAT12__GPIO5_IO30      0x80000000
				MX6QDL_PAD_CSI0_DAT13__GPIO5_IO31      0x80000000
				MX6QDL_PAD_CSI0_DAT14__GPIO6_IO00      0x80000000
				MX6QDL_PAD_CSI0_DAT15__GPIO6_IO01      0x80000000
				MX6QDL_PAD_NANDF_CLE__GPIO6_IO07       0x80000000
				MX6QDL_PAD_NANDF_ALE__GPIO6_IO08       0x80000000
				MX6QDL_PAD_NANDF_WP_B__GPIO6_IO09      0x80000000
				MX6QDL_PAD_NANDF_RB0__GPIO6_IO10       0x80000000
				MX6QDL_PAD_NANDF_CS0__GPIO6_IO11       0x80000000
				MX6QDL_PAD_NANDF_CS1__GPIO6_IO14       0x80000000
				MX6QDL_PAD_NANDF_CS2__GPIO6_IO15       0x80000000
				MX6QDL_PAD_NANDF_CS3__GPIO6_IO16       0x80000000
				MX6QDL_PAD_EIM_BCLK__GPIO6_IO31        0x80000000
				MX6QDL_PAD_GPIO_16__GPIO7_IO11         0x80000000
				MX6QDL_PAD_GPIO_17__GPIO7_IO12         0x80000000
				MX6QDL_PAD_GPIO_18__GPIO7_IO13         0x80000000
				>;
		};
	};
};
