--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml board.twx board.ncd -o board.twr board.pcf

Design file:              board.ncd
Physical constraint file: board.pcf
Device,package,speed:     xc6slx9,csg324,C,-2 (PRODUCTION 1.23 2016-11-22)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "CLK_100MHz_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1250 paths analyzed, 203 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.119ns.
--------------------------------------------------------------------------------

Paths for end point wc/mode_ctrl/adjust_mode_FSM_FFd2 (SLICE_X15Y20.A5), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.881ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wc/tick_generator/clk_out_5Hz (FF)
  Destination:          wc/mode_ctrl/adjust_mode_FSM_FFd2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.061ns (Levels of Logic = 2)
  Clock Path Skew:      -0.023ns (0.291 - 0.314)
  Source Clock:         CLK_100MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wc/tick_generator/clk_out_5Hz to wc/mode_ctrl/adjust_mode_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y30.AQ      Tcko                  0.525   wc/tick_generator/clk_out_5Hz
                                                       wc/tick_generator/clk_out_5Hz
    SLICE_X15Y20.C3      net (fanout=5)        1.974   wc/tick_generator/clk_out_5Hz
    SLICE_X15Y20.CMUX    Tilo                  0.337   wc/mode_ctrl/adjust_mode_FSM_FFd1
                                                       wc/mode_ctrl/adjust_mode_FSM_FFd2-In1
    SLICE_X15Y20.A5      net (fanout=1)        0.852   wc/mode_ctrl/adjust_mode_FSM_FFd2-In1
    SLICE_X15Y20.CLK     Tas                   0.373   wc/mode_ctrl/adjust_mode_FSM_FFd1
                                                       wc/mode_ctrl/adjust_mode_FSM_FFd2-In3
                                                       wc/mode_ctrl/adjust_mode_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.061ns (1.235ns logic, 2.826ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.294ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wc/mode_ctrl/adjuster_load (FF)
  Destination:          wc/mode_ctrl/adjust_mode_FSM_FFd2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.660ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.190 - 0.201)
  Source Clock:         CLK_100MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wc/mode_ctrl/adjuster_load to wc/mode_ctrl/adjust_mode_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y20.CQ      Tcko                  0.476   wc/mode_ctrl/adjuster_load
                                                       wc/mode_ctrl/adjuster_load
    SLICE_X15Y20.C5      net (fanout=34)       1.622   wc/mode_ctrl/adjuster_load
    SLICE_X15Y20.CMUX    Tilo                  0.337   wc/mode_ctrl/adjust_mode_FSM_FFd1
                                                       wc/mode_ctrl/adjust_mode_FSM_FFd2-In1
    SLICE_X15Y20.A5      net (fanout=1)        0.852   wc/mode_ctrl/adjust_mode_FSM_FFd2-In1
    SLICE_X15Y20.CLK     Tas                   0.373   wc/mode_ctrl/adjust_mode_FSM_FFd1
                                                       wc/mode_ctrl/adjust_mode_FSM_FFd2-In3
                                                       wc/mode_ctrl/adjust_mode_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.660ns (1.186ns logic, 2.474ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.375ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wc/mode_ctrl/prev_adjuster_clk (FF)
  Destination:          wc/mode_ctrl/adjust_mode_FSM_FFd2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.579ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.190 - 0.201)
  Source Clock:         CLK_100MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wc/mode_ctrl/prev_adjuster_clk to wc/mode_ctrl/adjust_mode_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y20.AQ      Tcko                  0.476   wc/mode_ctrl/adjuster_load
                                                       wc/mode_ctrl/prev_adjuster_clk
    SLICE_X15Y20.C2      net (fanout=2)        0.541   wc/mode_ctrl/prev_adjuster_clk
    SLICE_X15Y20.CMUX    Tilo                  0.337   wc/mode_ctrl/adjust_mode_FSM_FFd1
                                                       wc/mode_ctrl/adjust_mode_FSM_FFd2-In1
    SLICE_X15Y20.A5      net (fanout=1)        0.852   wc/mode_ctrl/adjust_mode_FSM_FFd2-In1
    SLICE_X15Y20.CLK     Tas                   0.373   wc/mode_ctrl/adjust_mode_FSM_FFd1
                                                       wc/mode_ctrl/adjust_mode_FSM_FFd2-In3
                                                       wc/mode_ctrl/adjust_mode_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      2.579ns (1.186ns logic, 1.393ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------

Paths for end point wc/tick_generator/counter_1Hz_2 (SLICE_X16Y28.D2), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wc/tick_generator/counter_11 (FF)
  Destination:          wc/tick_generator/counter_1Hz_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.859ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.294 - 0.314)
  Source Clock:         CLK_100MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wc/tick_generator/counter_11 to wc/tick_generator/counter_1Hz_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y30.AQ      Tcko                  0.430   wc/tick_generator/counter<14>
                                                       wc/tick_generator/counter_11
    SLICE_X17Y28.C2      net (fanout=2)        1.197   wc/tick_generator/counter<11>
    SLICE_X17Y28.C       Tilo                  0.259   N79
                                                       wc/tick_generator/GND_3_o_GND_3_o_equal_2_o<25>3
    SLICE_X17Y28.A2      net (fanout=28)       0.590   wc/tick_generator/GND_3_o_GND_3_o_equal_2_o<25>2
    SLICE_X17Y28.A       Tilo                  0.259   N79
                                                       wc/tick_generator/Mcount_counter_1Hz_val1
    SLICE_X16Y28.D2      net (fanout=3)        0.785   wc/tick_generator/Mcount_counter_1Hz_val
    SLICE_X16Y28.CLK     Tas                   0.339   wc/tick_generator/counter_1Hz<2>
                                                       wc/tick_generator/counter_1Hz_2_rstpot
                                                       wc/tick_generator/counter_1Hz_2
    -------------------------------------------------  ---------------------------
    Total                                      3.859ns (1.287ns logic, 2.572ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.334ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wc/tick_generator/counter_13 (FF)
  Destination:          wc/tick_generator/counter_1Hz_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.611ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.294 - 0.314)
  Source Clock:         CLK_100MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wc/tick_generator/counter_13 to wc/tick_generator/counter_1Hz_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y30.CQ      Tcko                  0.430   wc/tick_generator/counter<14>
                                                       wc/tick_generator/counter_13
    SLICE_X17Y28.C1      net (fanout=2)        0.949   wc/tick_generator/counter<13>
    SLICE_X17Y28.C       Tilo                  0.259   N79
                                                       wc/tick_generator/GND_3_o_GND_3_o_equal_2_o<25>3
    SLICE_X17Y28.A2      net (fanout=28)       0.590   wc/tick_generator/GND_3_o_GND_3_o_equal_2_o<25>2
    SLICE_X17Y28.A       Tilo                  0.259   N79
                                                       wc/tick_generator/Mcount_counter_1Hz_val1
    SLICE_X16Y28.D2      net (fanout=3)        0.785   wc/tick_generator/Mcount_counter_1Hz_val
    SLICE_X16Y28.CLK     Tas                   0.339   wc/tick_generator/counter_1Hz<2>
                                                       wc/tick_generator/counter_1Hz_2_rstpot
                                                       wc/tick_generator/counter_1Hz_2
    -------------------------------------------------  ---------------------------
    Total                                      3.611ns (1.287ns logic, 2.324ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.353ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wc/tick_generator/counter_21 (FF)
  Destination:          wc/tick_generator/counter_1Hz_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.597ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.193 - 0.208)
  Source Clock:         CLK_100MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wc/tick_generator/counter_21 to wc/tick_generator/counter_1Hz_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y31.CQ      Tcko                  0.430   wc/tick_generator/counter<22>
                                                       wc/tick_generator/counter_21
    SLICE_X16Y30.B1      net (fanout=2)        0.730   wc/tick_generator/counter<21>
    SLICE_X16Y30.B       Tilo                  0.254   wc/tick_generator/clk_out_5Hz
                                                       wc/tick_generator/GND_3_o_GND_3_o_equal_2_o<25>4
    SLICE_X17Y28.A1      net (fanout=28)       0.800   wc/tick_generator/GND_3_o_GND_3_o_equal_2_o<25>3
    SLICE_X17Y28.A       Tilo                  0.259   N79
                                                       wc/tick_generator/Mcount_counter_1Hz_val1
    SLICE_X16Y28.D2      net (fanout=3)        0.785   wc/tick_generator/Mcount_counter_1Hz_val
    SLICE_X16Y28.CLK     Tas                   0.339   wc/tick_generator/counter_1Hz<2>
                                                       wc/tick_generator/counter_1Hz_2_rstpot
                                                       wc/tick_generator/counter_1Hz_2
    -------------------------------------------------  ---------------------------
    Total                                      3.597ns (1.282ns logic, 2.315ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Paths for end point wc/tick_generator/counter_23 (SLICE_X17Y30.A3), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wc/tick_generator/counter_1 (FF)
  Destination:          wc/tick_generator/counter_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.712ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.196 - 0.206)
  Source Clock:         CLK_100MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wc/tick_generator/counter_1 to wc/tick_generator/counter_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y29.BQ      Tcko                  0.525   wc/tick_generator/counter<2>
                                                       wc/tick_generator/counter_1
    SLICE_X18Y27.B4      net (fanout=3)        0.740   wc/tick_generator/counter<1>
    SLICE_X18Y27.COUT    Topcyb                0.448   wc/tick_generator/Mcount_counter_cy<3>
                                                       wc/tick_generator/counter<1>_rt.1
                                                       wc/tick_generator/Mcount_counter_cy<3>
    SLICE_X18Y28.CIN     net (fanout=1)        0.003   wc/tick_generator/Mcount_counter_cy<3>
    SLICE_X18Y28.COUT    Tbyp                  0.091   wc/tick_generator/Mcount_counter_cy<7>
                                                       wc/tick_generator/Mcount_counter_cy<7>
    SLICE_X18Y29.CIN     net (fanout=1)        0.003   wc/tick_generator/Mcount_counter_cy<7>
    SLICE_X18Y29.COUT    Tbyp                  0.091   wc/tick_generator/Mcount_counter_cy<11>
                                                       wc/tick_generator/Mcount_counter_cy<11>
    SLICE_X18Y30.CIN     net (fanout=1)        0.003   wc/tick_generator/Mcount_counter_cy<11>
    SLICE_X18Y30.COUT    Tbyp                  0.091   wc/tick_generator/Mcount_counter_cy<15>
                                                       wc/tick_generator/Mcount_counter_cy<15>
    SLICE_X18Y31.CIN     net (fanout=1)        0.003   wc/tick_generator/Mcount_counter_cy<15>
    SLICE_X18Y31.COUT    Tbyp                  0.091   wc/tick_generator/Mcount_counter_cy<19>
                                                       wc/tick_generator/Mcount_counter_cy<19>
    SLICE_X18Y32.CIN     net (fanout=1)        0.135   wc/tick_generator/Mcount_counter_cy<19>
    SLICE_X18Y32.DMUX    Tcind                 0.289   wc/tick_generator/Result<23>
                                                       wc/tick_generator/Mcount_counter_xor<23>
    SLICE_X17Y30.A3      net (fanout=1)        0.826   wc/tick_generator/Result<23>
    SLICE_X17Y30.CLK     Tas                   0.373   wc/tick_generator/counter<23>
                                                       wc/tick_generator/counter_23_rstpot
                                                       wc/tick_generator/counter_23
    -------------------------------------------------  ---------------------------
    Total                                      3.712ns (1.999ns logic, 1.713ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wc/tick_generator/counter_2 (FF)
  Destination:          wc/tick_generator/counter_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.674ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.196 - 0.206)
  Source Clock:         CLK_100MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wc/tick_generator/counter_2 to wc/tick_generator/counter_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y29.DQ      Tcko                  0.525   wc/tick_generator/counter<2>
                                                       wc/tick_generator/counter_2
    SLICE_X18Y27.C3      net (fanout=3)        0.825   wc/tick_generator/counter<2>
    SLICE_X18Y27.COUT    Topcyc                0.325   wc/tick_generator/Mcount_counter_cy<3>
                                                       wc/tick_generator/counter<2>_rt.1
                                                       wc/tick_generator/Mcount_counter_cy<3>
    SLICE_X18Y28.CIN     net (fanout=1)        0.003   wc/tick_generator/Mcount_counter_cy<3>
    SLICE_X18Y28.COUT    Tbyp                  0.091   wc/tick_generator/Mcount_counter_cy<7>
                                                       wc/tick_generator/Mcount_counter_cy<7>
    SLICE_X18Y29.CIN     net (fanout=1)        0.003   wc/tick_generator/Mcount_counter_cy<7>
    SLICE_X18Y29.COUT    Tbyp                  0.091   wc/tick_generator/Mcount_counter_cy<11>
                                                       wc/tick_generator/Mcount_counter_cy<11>
    SLICE_X18Y30.CIN     net (fanout=1)        0.003   wc/tick_generator/Mcount_counter_cy<11>
    SLICE_X18Y30.COUT    Tbyp                  0.091   wc/tick_generator/Mcount_counter_cy<15>
                                                       wc/tick_generator/Mcount_counter_cy<15>
    SLICE_X18Y31.CIN     net (fanout=1)        0.003   wc/tick_generator/Mcount_counter_cy<15>
    SLICE_X18Y31.COUT    Tbyp                  0.091   wc/tick_generator/Mcount_counter_cy<19>
                                                       wc/tick_generator/Mcount_counter_cy<19>
    SLICE_X18Y32.CIN     net (fanout=1)        0.135   wc/tick_generator/Mcount_counter_cy<19>
    SLICE_X18Y32.DMUX    Tcind                 0.289   wc/tick_generator/Result<23>
                                                       wc/tick_generator/Mcount_counter_xor<23>
    SLICE_X17Y30.A3      net (fanout=1)        0.826   wc/tick_generator/Result<23>
    SLICE_X17Y30.CLK     Tas                   0.373   wc/tick_generator/counter<23>
                                                       wc/tick_generator/counter_23_rstpot
                                                       wc/tick_generator/counter_23
    -------------------------------------------------  ---------------------------
    Total                                      3.674ns (1.876ns logic, 1.798ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wc/tick_generator/counter_0 (FF)
  Destination:          wc/tick_generator/counter_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.627ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.196 - 0.206)
  Source Clock:         CLK_100MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wc/tick_generator/counter_0 to wc/tick_generator/counter_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y29.AQ      Tcko                  0.525   wc/tick_generator/counter<2>
                                                       wc/tick_generator/counter_0
    SLICE_X18Y27.A5      net (fanout=3)        0.631   wc/tick_generator/counter<0>
    SLICE_X18Y27.COUT    Topcya                0.472   wc/tick_generator/Mcount_counter_cy<3>
                                                       wc/tick_generator/Mcount_counter_lut<0>_INV_0
                                                       wc/tick_generator/Mcount_counter_cy<3>
    SLICE_X18Y28.CIN     net (fanout=1)        0.003   wc/tick_generator/Mcount_counter_cy<3>
    SLICE_X18Y28.COUT    Tbyp                  0.091   wc/tick_generator/Mcount_counter_cy<7>
                                                       wc/tick_generator/Mcount_counter_cy<7>
    SLICE_X18Y29.CIN     net (fanout=1)        0.003   wc/tick_generator/Mcount_counter_cy<7>
    SLICE_X18Y29.COUT    Tbyp                  0.091   wc/tick_generator/Mcount_counter_cy<11>
                                                       wc/tick_generator/Mcount_counter_cy<11>
    SLICE_X18Y30.CIN     net (fanout=1)        0.003   wc/tick_generator/Mcount_counter_cy<11>
    SLICE_X18Y30.COUT    Tbyp                  0.091   wc/tick_generator/Mcount_counter_cy<15>
                                                       wc/tick_generator/Mcount_counter_cy<15>
    SLICE_X18Y31.CIN     net (fanout=1)        0.003   wc/tick_generator/Mcount_counter_cy<15>
    SLICE_X18Y31.COUT    Tbyp                  0.091   wc/tick_generator/Mcount_counter_cy<19>
                                                       wc/tick_generator/Mcount_counter_cy<19>
    SLICE_X18Y32.CIN     net (fanout=1)        0.135   wc/tick_generator/Mcount_counter_cy<19>
    SLICE_X18Y32.DMUX    Tcind                 0.289   wc/tick_generator/Result<23>
                                                       wc/tick_generator/Mcount_counter_xor<23>
    SLICE_X17Y30.A3      net (fanout=1)        0.826   wc/tick_generator/Result<23>
    SLICE_X17Y30.CLK     Tas                   0.373   wc/tick_generator/counter<23>
                                                       wc/tick_generator/counter_23_rstpot
                                                       wc/tick_generator/counter_23
    -------------------------------------------------  ---------------------------
    Total                                      3.627ns (2.023ns logic, 1.604ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLK_100MHz_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point wc/tick_generator/clk_out_5Hz (SLICE_X16Y30.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.458ns (requirement - (clock path skew + uncertainty - data path))
  Source:               wc/tick_generator/clk_out_5Hz (FF)
  Destination:          wc/tick_generator/clk_out_5Hz (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.458ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_100MHz_BUFGP rising at 10.000ns
  Destination Clock:    CLK_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: wc/tick_generator/clk_out_5Hz to wc/tick_generator/clk_out_5Hz
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y30.AQ      Tcko                  0.234   wc/tick_generator/clk_out_5Hz
                                                       wc/tick_generator/clk_out_5Hz
    SLICE_X16Y30.A6      net (fanout=5)        0.027   wc/tick_generator/clk_out_5Hz
    SLICE_X16Y30.CLK     Tah         (-Th)    -0.197   wc/tick_generator/clk_out_5Hz
                                                       wc/tick_generator/clk_out_5Hz_dpot
                                                       wc/tick_generator/clk_out_5Hz
    -------------------------------------------------  ---------------------------
    Total                                      0.458ns (0.431ns logic, 0.027ns route)
                                                       (94.1% logic, 5.9% route)

--------------------------------------------------------------------------------

Paths for end point wc/tick_generator/counter_1Hz_0 (SLICE_X16Y28.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.462ns (requirement - (clock path skew + uncertainty - data path))
  Source:               wc/tick_generator/counter_1Hz_0 (FF)
  Destination:          wc/tick_generator/counter_1Hz_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.462ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_100MHz_BUFGP rising at 10.000ns
  Destination Clock:    CLK_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: wc/tick_generator/counter_1Hz_0 to wc/tick_generator/counter_1Hz_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y28.AQ      Tcko                  0.234   wc/tick_generator/counter_1Hz<2>
                                                       wc/tick_generator/counter_1Hz_0
    SLICE_X16Y28.A6      net (fanout=5)        0.031   wc/tick_generator/counter_1Hz<0>
    SLICE_X16Y28.CLK     Tah         (-Th)    -0.197   wc/tick_generator/counter_1Hz<2>
                                                       wc/tick_generator/counter_1Hz_0_rstpot
                                                       wc/tick_generator/counter_1Hz_0
    -------------------------------------------------  ---------------------------
    Total                                      0.462ns (0.431ns logic, 0.031ns route)
                                                       (93.3% logic, 6.7% route)

--------------------------------------------------------------------------------

Paths for end point wc/tick_generator/counter_1Hz_2 (SLICE_X16Y28.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.462ns (requirement - (clock path skew + uncertainty - data path))
  Source:               wc/tick_generator/counter_1Hz_2 (FF)
  Destination:          wc/tick_generator/counter_1Hz_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.462ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_100MHz_BUFGP rising at 10.000ns
  Destination Clock:    CLK_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: wc/tick_generator/counter_1Hz_2 to wc/tick_generator/counter_1Hz_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y28.DQ      Tcko                  0.234   wc/tick_generator/counter_1Hz<2>
                                                       wc/tick_generator/counter_1Hz_2
    SLICE_X16Y28.D6      net (fanout=3)        0.031   wc/tick_generator/counter_1Hz<2>
    SLICE_X16Y28.CLK     Tah         (-Th)    -0.197   wc/tick_generator/counter_1Hz<2>
                                                       wc/tick_generator/counter_1Hz_2_rstpot
                                                       wc/tick_generator/counter_1Hz_2
    -------------------------------------------------  ---------------------------
    Total                                      0.462ns (0.431ns logic, 0.031ns route)
                                                       (93.3% logic, 6.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_100MHz_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: CLK_100MHz_BUFGP/BUFG/I0
  Logical resource: CLK_100MHz_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: CLK_100MHz_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.520ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: wc/leds/div_stages<7>/CLK
  Logical resource: wc/leds/div_stages_7/CK
  Location pin: SLICE_X16Y32.CLK
  Clock network: CLK_100MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 9.520ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: wc/leds/div_stages<11>/CLK
  Logical resource: wc/leds/div_stages_8/CK
  Location pin: SLICE_X16Y33.CLK
  Clock network: CLK_100MHz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK_100MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_100MHz     |    4.119|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1250 paths, 0 nets, and 291 connections

Design statistics:
   Minimum period:   4.119ns{1}   (Maximum frequency: 242.777MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Dec  1 04:53:36 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 392 MB



