Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date             : Fri Dec 27 12:35:34 2024
| Host             : pku-sat11 running 64-bit Ubuntu 22.04.3 LTS
| Command          : report_power -file xilinx_dma_pcie_ep_power_routed.rpt -pb xilinx_dma_pcie_ep_power_summary_routed.pb -rpx xilinx_dma_pcie_ep_power_routed.rpx
| Design           : xilinx_dma_pcie_ep
| Device           : xc7vx690tffg1927-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.532        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.148        |
| Device Static (W)        | 0.384        |
| Effective TJA (C/W)      | 0.8          |
| Max Ambient (C)          | 83.7         |
| Junction Temperature (C) | 26.3         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.172 |       12 |       --- |             --- |
| Slice Logic              |     0.099 |   169997 |       --- |             --- |
|   LUT as Logic           |     0.084 |    58949 |    433200 |           13.61 |
|   CARRY4                 |     0.007 |     5522 |    108300 |            5.10 |
|   Register               |     0.003 |    67326 |    866400 |            7.77 |
|   LUT as Distributed RAM |     0.002 |     2268 |    174200 |            1.30 |
|   LUT as Shift Register  |     0.002 |     3660 |    174200 |            2.10 |
|   F7/F8 Muxes            |    <0.001 |     7657 |    433200 |            1.77 |
|   Others                 |     0.000 |     4963 |       --- |             --- |
| Signals                  |     0.188 |   120411 |       --- |             --- |
| Block RAM                |     0.165 |    211.5 |      1470 |           14.39 |
| MMCM                     |     0.108 |        1 |        20 |            5.00 |
| I/O                      |    <0.001 |        5 |       600 |            0.83 |
| GTH                      |     0.290 |        1 |       --- |             --- |
| Hard IPs                 |     0.126 |        1 |       --- |             --- |
|   PCIE                   |     0.126 |        1 |       --- |             --- |
| Static Power             |     0.384 |          |           |                 |
| Total                    |     1.532 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.979 |       0.778 |      0.201 |
| Vccaux    |       1.800 |     0.112 |       0.059 |      0.053 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.021 |       0.010 |      0.012 |
| MGTAVcc   |       1.000 |     0.170 |       0.142 |      0.028 |
| MGTAVtt   |       1.200 |     0.085 |       0.078 |      0.008 |
| MGTVccaux |       1.800 |     0.010 |       0.010 |      0.000 |
| MGTZVccl  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZAVcc  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZVcch  |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 0.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 1.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                                                            | Constraint (ns) |
+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------+
| clk_125mhz_mux_x0y0                                                                        | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg_0  |             4.0 |
| clk_125mhz_x0y0                                                                            | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz      |             8.0 |
| clk_250mhz_mux_x0y0                                                                        | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg_0  |             4.0 |
| clk_250mhz_x0y0                                                                            | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz      |             4.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs                              |            33.0 |
| mmcm_fb                                                                                    | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_fb         |            10.0 |
| sys_clk                                                                                    | sys_clk_p                                                                                         |            10.0 |
| txoutclk_x0y0                                                                              | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_txoutclk_out |            10.0 |
| userclk1                                                                                   | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1        |             4.0 |
| userclk2                                                                                   | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2        |            16.0 |
+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| xilinx_dma_pcie_ep       |     1.148 |
|   dbg_hub                |     0.003 |
|     inst                 |     0.003 |
|       BSCANID.u_xsdbm_id |     0.003 |
|   u_ila_0                |     0.153 |
|     inst                 |     0.153 |
|       ila_core_inst      |     0.153 |
|   xdma_0_i               |     0.748 |
|     inst                 |     0.748 |
|       pcie3_ip_i         |     0.616 |
|       ram_top            |     0.016 |
|       udma_wrapper       |     0.116 |
|   xdma_app_i             |     0.244 |
|     AXI_BRAM_A           |     0.002 |
|       U0                 |     0.002 |
|     Usr_Logic_i          |     0.241 |
|       Bram_A             |     0.007 |
|       Bram_B             |     0.013 |
|       Bram_C             |     0.005 |
|       mm                 |     0.216 |
+--------------------------+-----------+


