vhdl xil_defaultlib  \
"../../../bd/msys/ip/msys_axi_iic_0_0_4/sim/msys_axi_iic_0_0.vhd" \
"../../../bd/msys/ip/msys_axi_quad_spi_0_0_4/sim/msys_axi_quad_spi_0_0.vhd" \
"../../../bd/msys/ip/msys_axi_timer_0_0_4/sim/msys_axi_timer_0_0.vhd" \
"../../../bd/msys/ip/msys_axi_uartlite_0_0_4/sim/msys_axi_uartlite_0_0.vhd" \
"../../../bd/msys/ip/msys_mdm_1_0_4/sim/msys_mdm_1_0.vhd" \
"../../../bd/msys/ip/msys_microblaze_0_0_4/sim/msys_microblaze_0_0.vhd" \
"../../../bd/msys/ip/msys_microblaze_0_axi_intc_0_4/sim/msys_microblaze_0_axi_intc_0.vhd" \
"../../../bd/msys/ip/msys_dlmb_bram_if_cntlr_0_4/sim/msys_dlmb_bram_if_cntlr_0.vhd" \
"../../../bd/msys/ip/msys_dlmb_v10_0_4/sim/msys_dlmb_v10_0.vhd" \
"../../../bd/msys/ip/msys_ilmb_bram_if_cntlr_0_4/sim/msys_ilmb_bram_if_cntlr_0.vhd" \
"../../../bd/msys/ip/msys_ilmb_v10_0_4/sim/msys_ilmb_v10_0.vhd" \
"../../../bd/msys/ip/msys_rst_clk_wiz_0_100M_0_4/sim/msys_rst_clk_wiz_0_100M_0.vhd" \
"../../../bd/msys/ip/msys_axi_quad_spi_1_0_4/sim/msys_axi_quad_spi_1_0.vhd" \
"../../../bd/msys/ip/msys_serial_adc_pwm_top_0_1/sim/msys_serial_adc_pwm_top_0_1.vhd" \
"../../../bd/msys/sim/msys.vhd" \

# Do not sort compile order
nosort
