// Seed: 475827417
module module_0 (
    input wor id_0,
    input uwire id_1,
    input uwire id_2,
    output supply0 id_3,
    input supply0 id_4,
    output wand id_5
    , id_29,
    input supply1 id_6,
    input wire id_7,
    input uwire id_8,
    output tri0 id_9,
    input tri0 id_10,
    input supply0 id_11,
    output supply0 id_12,
    input supply0 id_13,
    input wor id_14,
    input tri id_15,
    output supply1 id_16,
    input supply1 id_17,
    output wor id_18,
    output tri id_19,
    input supply0 id_20,
    input wand id_21,
    input uwire id_22,
    output tri0 id_23,
    input supply1 id_24,
    input wand id_25,
    input wor id_26,
    input supply0 id_27
);
  assign {-1, 1} = id_6;
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    input wor id_0,
    input tri1 id_1,
    input supply0 id_2,
    output supply1 id_3,
    output wire id_4,
    output supply1 id_5,
    output supply0 id_6,
    output supply0 id_7,
    input wand id_8
);
  always @(id_2 or posedge -1) $clog2(51);
  ;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1,
      id_3,
      id_8,
      id_3,
      id_0,
      id_1,
      id_0,
      id_4,
      id_8,
      id_0,
      id_5,
      id_1,
      id_1,
      id_0,
      id_7,
      id_8,
      id_4,
      id_5,
      id_2,
      id_2,
      id_2,
      id_5,
      id_2,
      id_0,
      id_1,
      id_8
  );
endmodule
