{
    "code": "module sign_extension (\n    input logic [15:0] in_data,\n    input logic clk,\n    input logic reset,\n    output logic [31:0] out_data\n);\n\nalways @(*) begin\n    if (in_data[15] == 1'b1) begin\n        out_data = {16'b1111111111111111, in_data}; // Sign extend\n    end else begin\n        out_data = {16'b0000000000000000, in_data}; // Zero extend\n    end\nend\n\nalways @(posedge clk) begin\n    if (reset) begin\n        out_data <= 32'b0; // Initialize to zero on reset\n    end\nend\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "R"
    },
    "iterations_used": 3
}