m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/QuartusProject/Examples/software/reloj/obj/default/runtime/sim/mentor
valtera_reset_controller
Z1 !s110 1749161839
!i10b 1
!s100 z[H_hRO9gO=:^2E3_jWH03
I;I_GT?HS8GN28?I=c:di10
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
Z3 w1747345957
8D:/QuartusProject/Examples/reloj_soc/testbench/reloj_soc_tb/simulation/submodules/altera_reset_controller.v
FD:/QuartusProject/Examples/reloj_soc/testbench/reloj_soc_tb/simulation/submodules/altera_reset_controller.v
L0 42
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1749161839.000000
!s107 D:/QuartusProject/Examples/reloj_soc/testbench/reloj_soc_tb/simulation/submodules/altera_reset_controller.v|
!s90 -reportprogress|300|D:/QuartusProject/Examples/reloj_soc/testbench/reloj_soc_tb/simulation/submodules/altera_reset_controller.v|-work|rst_controller|
!i113 1
Z6 o-work rst_controller
Z7 tCvgOpt 0
valtera_reset_synchronizer
R1
!i10b 1
!s100 oWLYmSO[EOX[G0PgQhZ2=0
IM<a2R<oDS@nT56z;aXV462
R2
R0
R3
8D:/QuartusProject/Examples/reloj_soc/testbench/reloj_soc_tb/simulation/submodules/altera_reset_synchronizer.v
FD:/QuartusProject/Examples/reloj_soc/testbench/reloj_soc_tb/simulation/submodules/altera_reset_synchronizer.v
L0 24
R4
r1
!s85 0
31
R5
!s107 D:/QuartusProject/Examples/reloj_soc/testbench/reloj_soc_tb/simulation/submodules/altera_reset_synchronizer.v|
!s90 -reportprogress|300|D:/QuartusProject/Examples/reloj_soc/testbench/reloj_soc_tb/simulation/submodules/altera_reset_synchronizer.v|-work|rst_controller|
!i113 1
R6
R7
