$date
	Sat Oct 22 22:55:44 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#851864
b1101 !
1"
#851866
b1101 &
b1101 %
1$
#851867
0"
#851870
b101000 &
b101000 %
#851874
b10100 &
b10100 %
#851878
b1010 &
b1010 %
#851882
b101 &
b101 %
#851886
b10000 &
b10000 %
#851890
b1000 &
b1000 %
#851894
b100 &
b100 %
#851898
b10 &
b10 %
#851902
b1 &
1#
b1 %
#851906
b0 &
b0 %
0#
0$
#1929702
b1011 &
b1011 %
1$
b1011 !
1"
#1929703
0"
#1929706
b100010 &
b100010 %
#1929710
b10001 &
b10001 %
#1929714
b110100 &
b110100 %
#1929718
b11010 &
b11010 %
#1929722
b1101 &
b1101 %
#1929726
b101000 &
b101000 %
#1929730
b10100 &
b10100 %
#1929734
b1010 &
b1010 %
#1929738
b101 &
b101 %
#1929742
b10000 &
b10000 %
#1929746
b1000 &
b1000 %
#1929750
b100 &
b100 %
#1929754
b10 &
b10 %
#1929758
b1 &
1#
b1 %
#1929762
b0 &
b0 %
0#
0$
#2867714
b101 &
b101 %
1$
b101 !
1"
#2867715
0"
#2867718
b10000 &
b10000 %
#2867722
b1000 &
b1000 %
#2867726
b100 &
b100 %
#2867730
b10 &
b10 %
#2867734
b1 &
1#
b1 %
#2867738
b0 &
b0 %
0#
0$
#4500012
