Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun May 28 23:52:06 2023
| Host         : Gao running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file cpu_top_control_sets_placed.rpt
| Design       : cpu_top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    85 |
| Unused register locations in slices containing registers |   160 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              93 |           41 |
| No           | No                    | Yes                    |              13 |            7 |
| No           | Yes                   | No                     |             103 |           42 |
| Yes          | No                    | No                     |              50 |           14 |
| Yes          | No                    | Yes                    |             313 |           92 |
| Yes          | Yes                   | No                     |            1100 |          469 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|             Clock Signal            |                                                    Enable Signal                                                   |                                                       Set/Reset Signal                                                      | Slice Load Count | Bel Load Count |
+-------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  uart/inst/upg_inst/upg_done_o_OBUF |                                                                                                                    | upg_rst_IBUF                                                                                                                |                1 |              1 |
|  cpuclk/inst/uart_clk               | uart/inst/upg_inst/upg_done_o_i_1_n_0                                                                              | upg_rst_IBUF                                                                                                                |                1 |              1 |
|  uart/inst/upg_inst/rdStat_BUFG     | uart/inst/upg_inst/upg_wen_o2_out                                                                                  | upg_rst_IBUF                                                                                                                |                1 |              1 |
|  clk_1k_hz_BUFG                     |                                                                                                                    |                                                                                                                             |                2 |              2 |
|  prgrom/instmem_i_1_n_0             |                                                                                                                    |                                                                                                                             |                1 |              2 |
|  mem/ram_i_1_n_0                    |                                                                                                                    |                                                                                                                             |                2 |              2 |
|  uart/inst/upg_inst/rdStat_BUFG     |                                                                                                                    | upg_rst_IBUF                                                                                                                |                2 |              2 |
|  clk_3                              |                                                                                                                    |                                                                                                                             |                2 |              2 |
| ~cpuclk/inst/single_cycle_cpu_clk   | prgrom/led_light_reg[2][0]                                                                                         | reset_IBUF                                                                                                                  |                1 |              3 |
|  cpuclk/inst/single_cycle_cpu_clk   |                                                                                                                    |                                                                                                                             |                1 |              3 |
|  cpuclk/inst/uart_clk               | uart/inst/upg_inst/s_axi_wdata                                                                                     |                                                                                                                             |                1 |              3 |
|  keypad1/p_2_in                     |                                                                                                                    |                                                                                                                             |                4 |              4 |
|  clk_1k_hz_BUFG                     | bd1/cnt0                                                                                                           | bd1/cnt[8]_i_1_n_0                                                                                                          |                2 |              4 |
|  clk_1k_hz_BUFG                     | pad_decode1/last[3]_i_1_n_0                                                                                        | reset_IBUF                                                                                                                  |                1 |              4 |
|  ori_clk_IBUF_BUFG                  | nolabel_line326/tx_cnt[3]_i_2_n_0                                                                                  | nolabel_line326/clear                                                                                                       |                2 |              4 |
|  keypad1/clk_10_reg__0[7]           |                                                                                                                    |                                                                                                                             |                1 |              4 |
| ~cpuclk/inst/single_cycle_cpu_clk   | prgrom/PC_reg[31]_0[0]                                                                                             | reset_IBUF                                                                                                                  |                1 |              4 |
|  cpuclk/inst/uart_clk               | uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                        |                                                                                                                             |                2 |              4 |
|  cpuclk/inst/uart_clk               | uart/inst/upg_inst/s_axi_wdata                                                                                     | uart/inst/upg_inst/s_axi_wdata[6]_i_1_n_0                                                                                   |                3 |              4 |
|  cpuclk/inst/uart_clk               | uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                      | uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                  |                1 |              4 |
|  clk_1k_hz_BUFG                     | bd1/cnt0                                                                                                           |                                                                                                                             |                2 |              5 |
|  cpuclk/inst/uart_clk               |                                                                                                                    | uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                2 |              6 |
|  cpuclk/inst/uart_clk               |                                                                                                                    | uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                2 |              6 |
|  cpuclk/inst/uart_clk               | uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                           |                                                                                                                             |                1 |              7 |
|  cpuclk/inst/uart_clk               |                                                                                                                    | uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                  |                3 |              8 |
|  cpuclk/inst/uart_clk               | uart/inst/upg_inst/uart_rdat                                                                                       |                                                                                                                             |                1 |              8 |
|  cpuclk/inst/uart_clk               | uart/inst/upg_inst/msg_indx[7]_i_1_n_0                                                                             | upg_rst_IBUF                                                                                                                |                3 |              8 |
|  cpuclk/inst/uart_clk               | uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr |                                                                                                                             |                1 |              8 |
|  ori_clk_IBUF_BUFG                  | nolabel_line326/uart_data_reg[7]_i_2_n_0                                                                           | nolabel_line326/uart_data_reg[7]_i_1_n_0                                                                                    |                2 |              8 |
|  uart/inst/upg_inst/rdStat_BUFG     | uart/inst/upg_inst/s_axi_aresetn0                                                                                  | upg_rst_IBUF                                                                                                                |                5 |              8 |
|  cpuclk/inst/uart_clk               | uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                               | uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                  |                2 |              8 |
|  uart/inst/upg_inst/rdStat_BUFG     | uart/inst/upg_inst/byte_len[7]_i_1_n_0                                                                             | upg_rst_IBUF                                                                                                                |                2 |              9 |
|  cpuclk/inst/uart_clk               | uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                        | upg_rst_IBUF                                                                                                                |                2 |             10 |
|  clk_1k_hz_BUFG                     | pad_decode1/cnt[9]_i_2_n_0                                                                                         | pad_decode1/cnt[9]_i_1_n_0                                                                                                  |                4 |             10 |
|  clk_1k1/S[0]                       |                                                                                                                    |                                                                                                                             |                9 |             15 |
| ~clk_1k_hz_BUFG                     | prgrom/o_4_reg[14]_1[0]                                                                                            | reset_IBUF                                                                                                                  |                5 |             15 |
|  cpuclk/inst/single_cycle_cpu_clk   | prgrom/nn_reg[15][0]                                                                                               | reset_IBUF                                                                                                                  |                5 |             16 |
| ~cpuclk/inst/single_cycle_cpu_clk   | prgrom/led_light_reg[15][0]                                                                                        | reset_IBUF                                                                                                                  |                7 |             16 |
| ~cpuclk/inst/single_cycle_cpu_clk   | prgrom/switch_data_reg[15]_1[0]                                                                                    | reset_IBUF                                                                                                                  |                5 |             16 |
|  prgrom/register_reg[0][15][0]      |                                                                                                                    | reset_IBUF                                                                                                                  |                5 |             16 |
|  cpuclk/inst/uart_clk               | uart/inst/upg_inst/rwait_cnt[15]_i_1_n_0                                                                           | upg_rst_IBUF                                                                                                                |                4 |             16 |
|  clk_1k_hz_BUFG                     | pad_decode1/o1[3]_i_2_n_0                                                                                          | pad_decode1/o1[3]_i_1_n_0                                                                                                   |                5 |             16 |
|  cpuclk/inst/uart_clk               | uart/inst/upg_inst/wwait_cnt[15]_i_1_n_0                                                                           | upg_rst_IBUF                                                                                                                |                6 |             16 |
|  ori_clk_IBUF_BUFG                  |                                                                                                                    |                                                                                                                             |                7 |             16 |
|  ori_clk_IBUF_BUFG                  |                                                                                                                    | nolabel_line326/clk_cnt[0]_i_1_n_0                                                                                          |                4 |             16 |
| ~cpuclk/inst/single_cycle_cpu_clk   |                                                                                                                    | reset_IBUF                                                                                                                  |               18 |             28 |
|  cpuclk/inst/single_cycle_cpu_clk   | prgrom/register_reg[19][31][0]                                                                                     | reset_IBUF                                                                                                                  |               11 |             32 |
|  cpuclk/inst/single_cycle_cpu_clk   | prgrom/register_reg[23][31][0]                                                                                     | reset_IBUF                                                                                                                  |               14 |             32 |
|  cpuclk/inst/single_cycle_cpu_clk   | prgrom/register_reg[24][31][0]                                                                                     | reset_IBUF                                                                                                                  |               11 |             32 |
|  cpuclk/inst/single_cycle_cpu_clk   | prgrom/register_reg[29][31][0]                                                                                     | reset_IBUF                                                                                                                  |               22 |             32 |
| ~cpuclk/inst/single_cycle_cpu_clk   | prgrom/links_reg[0][0]                                                                                             |                                                                                                                             |                9 |             32 |
|  cpuclk/inst/single_cycle_cpu_clk   | prgrom/register_reg[2][31][0]                                                                                      | reset_IBUF                                                                                                                  |               10 |             32 |
|  cpuclk/inst/single_cycle_cpu_clk   | prgrom/register_reg[30][31][0]                                                                                     | reset_IBUF                                                                                                                  |               24 |             32 |
|  cpuclk/inst/single_cycle_cpu_clk   | prgrom/register_reg[31][31][0]                                                                                     | reset_IBUF                                                                                                                  |               12 |             32 |
|  cpuclk/inst/single_cycle_cpu_clk   | prgrom/register_reg[1][31][0]                                                                                      | reset_IBUF                                                                                                                  |               18 |             32 |
|  cpuclk/inst/single_cycle_cpu_clk   | prgrom/register_reg[27][31][0]                                                                                     | reset_IBUF                                                                                                                  |               15 |             32 |
|  cpuclk/inst/single_cycle_cpu_clk   | prgrom/register_reg[21][31][0]                                                                                     | reset_IBUF                                                                                                                  |               12 |             32 |
|  cpuclk/inst/single_cycle_cpu_clk   | prgrom/register_reg[15][31][0]                                                                                     | reset_IBUF                                                                                                                  |               18 |             32 |
|  cpuclk/inst/single_cycle_cpu_clk   | prgrom/register_reg[16][31][0]                                                                                     | reset_IBUF                                                                                                                  |                8 |             32 |
|  cpuclk/inst/single_cycle_cpu_clk   | prgrom/register_reg[17][31][0]                                                                                     | reset_IBUF                                                                                                                  |               10 |             32 |
|  cpuclk/inst/single_cycle_cpu_clk   | prgrom/register_reg[20][31][0]                                                                                     | reset_IBUF                                                                                                                  |               10 |             32 |
|  cpuclk/inst/single_cycle_cpu_clk   | prgrom/register_reg[22][31][0]                                                                                     | reset_IBUF                                                                                                                  |               16 |             32 |
|  cpuclk/inst/single_cycle_cpu_clk   | prgrom/register_reg[25][31][0]                                                                                     | reset_IBUF                                                                                                                  |               13 |             32 |
|  cpuclk/inst/single_cycle_cpu_clk   | prgrom/register_reg[18][31][0]                                                                                     | reset_IBUF                                                                                                                  |                7 |             32 |
|  cpuclk/inst/single_cycle_cpu_clk   | prgrom/register_reg[26][31][0]                                                                                     | reset_IBUF                                                                                                                  |               13 |             32 |
|  cpuclk/inst/single_cycle_cpu_clk   | prgrom/register_reg[14][31][0]                                                                                     | reset_IBUF                                                                                                                  |               13 |             32 |
|  cpuclk/inst/single_cycle_cpu_clk   | prgrom/register_reg[28][31][0]                                                                                     | reset_IBUF                                                                                                                  |               18 |             32 |
|  cpuclk/inst/single_cycle_cpu_clk   | prgrom/register_reg[10][31][0]                                                                                     | reset_IBUF                                                                                                                  |               11 |             32 |
|  cpuclk/inst/single_cycle_cpu_clk   | prgrom/register_reg[8][31][0]                                                                                      | reset_IBUF                                                                                                                  |               19 |             32 |
|  cpuclk/inst/single_cycle_cpu_clk   | prgrom/register_reg[3][31][0]                                                                                      | reset_IBUF                                                                                                                  |               11 |             32 |
|  cpuclk/inst/single_cycle_cpu_clk   | prgrom/register_reg[7][31][0]                                                                                      | reset_IBUF                                                                                                                  |               19 |             32 |
|  cpuclk/inst/single_cycle_cpu_clk   | prgrom/register_reg[6][31][0]                                                                                      | reset_IBUF                                                                                                                  |               16 |             32 |
|  cpuclk/inst/single_cycle_cpu_clk   | prgrom/register_reg[9][31][0]                                                                                      | reset_IBUF                                                                                                                  |               26 |             32 |
|  cpuclk/inst/single_cycle_cpu_clk   | prgrom/register_reg[4][31][0]                                                                                      | reset_IBUF                                                                                                                  |               10 |             32 |
|  cpuclk/inst/single_cycle_cpu_clk   | prgrom/register_reg[5][31][0]                                                                                      | reset_IBUF                                                                                                                  |               15 |             32 |
|  cpuclk/inst/single_cycle_cpu_clk   | prgrom/register_reg[13][31][0]                                                                                     | reset_IBUF                                                                                                                  |               16 |             32 |
|  cpuclk/inst/single_cycle_cpu_clk   | prgrom/E[0]                                                                                                        | reset_IBUF                                                                                                                  |               10 |             32 |
|  cpuclk/inst/single_cycle_cpu_clk   | prgrom/register_reg[12][31][0]                                                                                     | reset_IBUF                                                                                                                  |                7 |             32 |
|  cpuclk/inst/single_cycle_cpu_clk   | prgrom/register_reg[11][31][0]                                                                                     | reset_IBUF                                                                                                                  |                9 |             32 |
|  cpuclk/inst/uart_clk               |                                                                                                                    | upg_rst_IBUF                                                                                                                |               12 |             33 |
|  uart/inst/upg_inst/rdStat_BUFG     | uart/inst/upg_inst/byte_num                                                                                        | upg_rst_IBUF                                                                                                                |                7 |             36 |
|  cpuclk/inst/uart_clk               |                                                                                                                    |                                                                                                                             |               12 |             43 |
|  uart/inst/upg_inst/rdStat_BUFG     | uart/inst/upg_inst/upg_adr_o[14]_i_1_n_0                                                                           | upg_rst_IBUF                                                                                                                |               14 |             47 |
|  uart/inst/upg_inst/rdStat_BUFG     | uart/inst/upg_inst/wr_byte_num_done                                                                                | upg_rst_IBUF                                                                                                                |               12 |             49 |
|  uart/inst/upg_inst/rdStat_BUFG     | uart/inst/upg_inst/byte_cnt                                                                                        | upg_rst_IBUF                                                                                                                |               14 |             56 |
+-------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     3 |
| 2      |                     5 |
| 3      |                     3 |
| 4      |                     9 |
| 5      |                     1 |
| 6      |                     2 |
| 7      |                     1 |
| 8      |                     7 |
| 9      |                     1 |
| 10     |                     2 |
| 15     |                     2 |
| 16+    |                    49 |
+--------+-----------------------+


