#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x7fb6b7b041d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7fb6b7b04360 .scope module, "image_sprite_tb" "image_sprite_tb" 3 4;
 .timescale -9 -12;
v0x7fb6b7b18630_0 .net "blue_out", 7 0, L_0x7fb6b7b1a540;  1 drivers
v0x7fb6b7b18700_0 .net "green_out", 7 0, L_0x7fb6b7b19f00;  1 drivers
v0x7fb6b7b18790_0 .var "hcount_in", 10 0;
v0x7fb6b7b18840_0 .var "letter", 5 0;
v0x7fb6b7b188f0_0 .var "pixel_clk_in", 0 0;
v0x7fb6b7b18a00_0 .net "red_out", 7 0, L_0x7fb6b7b19880;  1 drivers
v0x7fb6b7b18a90_0 .var "rst_in", 0 0;
S_0x7fb6b7b044e0 .scope module, "uut" "draw_letter" 3 14, 4 10 0, S_0x7fb6b7b04360;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "pixel_clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 11 "x_in";
    .port_info 3 /INPUT 11 "hcount_in";
    .port_info 4 /INPUT 10 "y_in";
    .port_info 5 /INPUT 10 "vcount_in";
    .port_info 6 /INPUT 6 "select_letter";
    .port_info 7 /OUTPUT 8 "red_out";
    .port_info 8 /OUTPUT 8 "green_out";
    .port_info 9 /OUTPUT 8 "blue_out";
P_0x7fb6b7b046a0 .param/l "HEIGHT" 0 4 11, +C4<00000000000000000000000001010010>;
P_0x7fb6b7b046e0 .param/l "RAM1_DEPTH" 1 4 23, +C4<00000000000000000010011000011110>;
P_0x7fb6b7b04720 .param/l "RAM1_WIDTH" 1 4 22, +C4<00000000000000000000000000000001>;
P_0x7fb6b7b04760 .param/l "WIDTH" 0 4 11, +C4<00000000000000000000000001110111>;
enum0x7fb6b6f1fbc0 .enum2/s (32)
   "ROW1" 0,
   "ROW2" 1,
   "ROW3" 2,
   "ROW4" 3,
   "ROW5" 4
 ;
enum0x7fb6b6f1fd00 .enum2/s (32)
   "COLUMN1" 0,
   "COLUMN2" 1,
   "COLUMN3" 2,
   "COLUMN4" 3,
   "COLUMN5" 4,
   "COLUMN6" 5,
   "COLUMN7" 6,
   "COLUMN8" 7
 ;
L_0x7fb6b7b193e0 .functor AND 1, v0x7fb6b7b17eb0_0, v0x7fb6b7b17f40_0, C4<1>, C4<1>;
L_0x7fb6b7b19a20 .functor AND 1, v0x7fb6b7b17eb0_0, v0x7fb6b7b17f40_0, C4<1>, C4<1>;
L_0x7fb6b7b1a0a0 .functor AND 1, v0x7fb6b7b17eb0_0, v0x7fb6b7b17f40_0, C4<1>, C4<1>;
L_0x7fb6b7963128 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb6b7b15fc0_0 .net *"_ivl_11", 20 0, L_0x7fb6b7963128;  1 drivers
L_0x7fb6b79636c8 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v0x7fb6b7b16080_0 .net *"_ivl_12", 31 0, L_0x7fb6b79636c8;  1 drivers
v0x7fb6b7b16120_0 .net *"_ivl_16", 31 0, L_0x7fb6b7b18e30;  1 drivers
L_0x7fb6b7963710 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x7fb6b7b161b0_0 .net *"_ivl_18", 31 0, L_0x7fb6b7963710;  1 drivers
L_0x7fb6b7963758 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v0x7fb6b7b16260_0 .net *"_ivl_22", 31 0, L_0x7fb6b7963758;  1 drivers
v0x7fb6b7b16350_0 .net *"_ivl_26", 31 0, L_0x7fb6b7b18f30;  1 drivers
L_0x7fb6b7963170 .functor BUFT 1, C4<00000000000000000000000001110111>, C4<0>, C4<0>, C4<0>;
v0x7fb6b7b16400_0 .net/2u *"_ivl_28", 31 0, L_0x7fb6b7963170;  1 drivers
v0x7fb6b7b164b0_0 .net *"_ivl_31", 31 0, L_0x7fb6b7b19060;  1 drivers
v0x7fb6b7b16560_0 .net *"_ivl_32", 31 0, L_0x7fb6b7b19180;  1 drivers
v0x7fb6b7b16670_0 .net *"_ivl_37", 0 0, L_0x7fb6b7b193e0;  1 drivers
v0x7fb6b7b16710_0 .net *"_ivl_38", 31 0, L_0x7fb6b7b19450;  1 drivers
L_0x7fb6b79631b8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb6b7b167c0_0 .net *"_ivl_41", 30 0, L_0x7fb6b79631b8;  1 drivers
L_0x7fb6b7963200 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fb6b7b16870_0 .net/2u *"_ivl_42", 31 0, L_0x7fb6b7963200;  1 drivers
v0x7fb6b7b16920_0 .net *"_ivl_44", 0 0, L_0x7fb6b7b19550;  1 drivers
L_0x7fb6b7963248 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x7fb6b7b169c0_0 .net/2u *"_ivl_46", 7 0, L_0x7fb6b7963248;  1 drivers
L_0x7fb6b7963290 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fb6b7b16a70_0 .net/2u *"_ivl_48", 7 0, L_0x7fb6b7963290;  1 drivers
v0x7fb6b7b16b20_0 .net *"_ivl_50", 7 0, L_0x7fb6b7b19710;  1 drivers
L_0x7fb6b79632d8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fb6b7b16cb0_0 .net/2u *"_ivl_52", 7 0, L_0x7fb6b79632d8;  1 drivers
v0x7fb6b7b16d40_0 .net *"_ivl_57", 0 0, L_0x7fb6b7b19a20;  1 drivers
v0x7fb6b7b16de0_0 .net *"_ivl_58", 31 0, L_0x7fb6b7b19b10;  1 drivers
L_0x7fb6b7963320 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb6b7b16e90_0 .net *"_ivl_61", 30 0, L_0x7fb6b7963320;  1 drivers
L_0x7fb6b7963368 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fb6b7b16f40_0 .net/2u *"_ivl_62", 31 0, L_0x7fb6b7963368;  1 drivers
v0x7fb6b7b16ff0_0 .net *"_ivl_64", 0 0, L_0x7fb6b7b19c90;  1 drivers
L_0x7fb6b79633b0 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x7fb6b7b17090_0 .net/2u *"_ivl_66", 7 0, L_0x7fb6b79633b0;  1 drivers
L_0x7fb6b79633f8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fb6b7b17140_0 .net/2u *"_ivl_68", 7 0, L_0x7fb6b79633f8;  1 drivers
v0x7fb6b7b171f0_0 .net *"_ivl_70", 7 0, L_0x7fb6b7b19d70;  1 drivers
L_0x7fb6b7963440 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fb6b7b172a0_0 .net/2u *"_ivl_72", 7 0, L_0x7fb6b7963440;  1 drivers
v0x7fb6b7b17350_0 .net *"_ivl_77", 0 0, L_0x7fb6b7b1a0a0;  1 drivers
v0x7fb6b7b173f0_0 .net *"_ivl_78", 31 0, L_0x7fb6b7b1a110;  1 drivers
v0x7fb6b7b174a0_0 .net *"_ivl_8", 31 0, L_0x7fb6b7b18c70;  1 drivers
L_0x7fb6b7963488 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb6b7b17550_0 .net *"_ivl_81", 30 0, L_0x7fb6b7963488;  1 drivers
L_0x7fb6b79634d0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fb6b7b17600_0 .net/2u *"_ivl_82", 31 0, L_0x7fb6b79634d0;  1 drivers
v0x7fb6b7b176b0_0 .net *"_ivl_84", 0 0, L_0x7fb6b7b1a370;  1 drivers
L_0x7fb6b7963518 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x7fb6b7b16bc0_0 .net/2u *"_ivl_86", 7 0, L_0x7fb6b7963518;  1 drivers
L_0x7fb6b7963560 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fb6b7b17940_0 .net/2u *"_ivl_88", 7 0, L_0x7fb6b7963560;  1 drivers
v0x7fb6b7b179d0_0 .net *"_ivl_90", 7 0, L_0x7fb6b7b1a410;  1 drivers
L_0x7fb6b79635a8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fb6b7b17a60_0 .net/2u *"_ivl_92", 7 0, L_0x7fb6b79635a8;  1 drivers
v0x7fb6b7b17b10_0 .net "blue_out", 7 0, L_0x7fb6b7b1a540;  alias, 1 drivers
v0x7fb6b7b17bc0_0 .net "color", 0 0, v0x7fb6b7b15570_0;  1 drivers
v0x7fb6b7b17c70_0 .var/2s "column_state", 31 0;
v0x7fb6b7b17d00_0 .net "green_out", 7 0, L_0x7fb6b7b19f00;  alias, 1 drivers
v0x7fb6b7b17d90_0 .net "hcount_in", 10 0, v0x7fb6b7b18790_0;  1 drivers
v0x7fb6b7b17e20_0 .net "image_addr", 13 0, L_0x7fb6b7b192c0;  1 drivers
v0x7fb6b7b17eb0_0 .var "in_sprite_x", 0 0;
v0x7fb6b7b17f40_0 .var "in_sprite_y", 0 0;
v0x7fb6b7b17fe0_0 .net "pixel_clk_in", 0 0, v0x7fb6b7b188f0_0;  1 drivers
v0x7fb6b7b18090_0 .net "red_out", 7 0, L_0x7fb6b7b19880;  alias, 1 drivers
v0x7fb6b7b18130_0 .var/2s "row_state", 31 0;
v0x7fb6b7b181e0_0 .net "rst_in", 0 0, v0x7fb6b7b18a90_0;  1 drivers
v0x7fb6b7b18290_0 .net "select_letter", 5 0, v0x7fb6b7b18840_0;  1 drivers
L_0x7fb6b7963680 .functor BUFT 1, C4<0000000101>, C4<0>, C4<0>, C4<0>;
v0x7fb6b7b18330_0 .net "vcount_in", 9 0, L_0x7fb6b7963680;  1 drivers
L_0x7fb6b79635f0 .functor BUFT 1, C4<00100000000>, C4<0>, C4<0>, C4<0>;
v0x7fb6b7b183e0_0 .net "x_in", 10 0, L_0x7fb6b79635f0;  1 drivers
L_0x7fb6b7963638 .functor BUFT 1, C4<0100000000>, C4<0>, C4<0>, C4<0>;
v0x7fb6b7b18490_0 .net "y_in", 9 0, L_0x7fb6b7963638;  1 drivers
E_0x7fb6b7b04ac0/0 .event anyedge, v0x7fb6b7b18290_0, v0x7fb6b7b17d90_0, v0x7fb6b7b183e0_0, v0x7fb6b7b18330_0;
E_0x7fb6b7b04ac0/1 .event anyedge, v0x7fb6b7b18490_0;
E_0x7fb6b7b04ac0 .event/or E_0x7fb6b7b04ac0/0, E_0x7fb6b7b04ac0/1;
L_0x7fb6b7b18c70 .concat [ 11 21 0 0], v0x7fb6b7b18790_0, L_0x7fb6b7963128;
L_0x7fb6b7b18e30 .arith/sub 32, L_0x7fb6b7b18c70, L_0x7fb6b79636c8;
L_0x7fb6b7b18f30 .arith/sub 32, L_0x7fb6b7963710, L_0x7fb6b7963758;
L_0x7fb6b7b19060 .arith/mult 32, L_0x7fb6b7b18f30, L_0x7fb6b7963170;
L_0x7fb6b7b19180 .arith/sum 32, L_0x7fb6b7b18e30, L_0x7fb6b7b19060;
L_0x7fb6b7b192c0 .part L_0x7fb6b7b19180, 0, 14;
L_0x7fb6b7b19450 .concat [ 1 31 0 0], v0x7fb6b7b15570_0, L_0x7fb6b79631b8;
L_0x7fb6b7b19550 .cmp/eq 32, L_0x7fb6b7b19450, L_0x7fb6b7963200;
L_0x7fb6b7b19710 .functor MUXZ 8, L_0x7fb6b7963290, L_0x7fb6b7963248, L_0x7fb6b7b19550, C4<>;
L_0x7fb6b7b19880 .functor MUXZ 8, L_0x7fb6b79632d8, L_0x7fb6b7b19710, L_0x7fb6b7b193e0, C4<>;
L_0x7fb6b7b19b10 .concat [ 1 31 0 0], v0x7fb6b7b15570_0, L_0x7fb6b7963320;
L_0x7fb6b7b19c90 .cmp/eq 32, L_0x7fb6b7b19b10, L_0x7fb6b7963368;
L_0x7fb6b7b19d70 .functor MUXZ 8, L_0x7fb6b79633f8, L_0x7fb6b79633b0, L_0x7fb6b7b19c90, C4<>;
L_0x7fb6b7b19f00 .functor MUXZ 8, L_0x7fb6b7963440, L_0x7fb6b7b19d70, L_0x7fb6b7b19a20, C4<>;
L_0x7fb6b7b1a110 .concat [ 1 31 0 0], v0x7fb6b7b15570_0, L_0x7fb6b7963488;
L_0x7fb6b7b1a370 .cmp/eq 32, L_0x7fb6b7b1a110, L_0x7fb6b79634d0;
L_0x7fb6b7b1a410 .functor MUXZ 8, L_0x7fb6b7963560, L_0x7fb6b7963518, L_0x7fb6b7b1a370, C4<>;
L_0x7fb6b7b1a540 .functor MUXZ 8, L_0x7fb6b79635a8, L_0x7fb6b7b1a410, L_0x7fb6b7b1a0a0, C4<>;
S_0x7fb6b7b04b50 .scope module, "memory1" "xilinx_single_port_ram_read_first" 4 29, 5 10 0, S_0x7fb6b7b044e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 14 "addra";
    .port_info 1 /INPUT 1 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 1 "douta";
P_0x7fb6b7b04cc0 .param/str "INIT_FILE" 0 5 14, "data/../data/image2.mem";
P_0x7fb6b7b04d00 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000010011000011110>;
P_0x7fb6b7b04d40 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0x7fb6b7b04d80 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000000001>;
v0x7fb6b7b15810 .array "BRAM", 0 9757, 0 0;
v0x7fb6b7b158b0_0 .net "addra", 13 0, L_0x7fb6b7b192c0;  alias, 1 drivers
v0x7fb6b7b15960_0 .net "clka", 0 0, v0x7fb6b7b188f0_0;  alias, 1 drivers
L_0x7fb6b7963008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fb6b7b15a10_0 .net "dina", 0 0, L_0x7fb6b7963008;  1 drivers
v0x7fb6b7b15ac0_0 .net "douta", 0 0, v0x7fb6b7b15570_0;  alias, 1 drivers
L_0x7fb6b7963098 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fb6b7b15bb0_0 .net "ena", 0 0, L_0x7fb6b7963098;  1 drivers
v0x7fb6b7b15c50_0 .var "ram_data", 0 0;
L_0x7fb6b79630e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fb6b7b15d00_0 .net "regcea", 0 0, L_0x7fb6b79630e0;  1 drivers
v0x7fb6b7b15da0_0 .net "rsta", 0 0, v0x7fb6b7b18a90_0;  alias, 1 drivers
L_0x7fb6b7963050 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fb6b7b15eb0_0 .net "wea", 0 0, L_0x7fb6b7963050;  1 drivers
S_0x7fb6b7b050a0 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0x7fb6b7b04b50;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0x7fb6b7b050a0
v0x7fb6b7b15320_0 .var/i "depth", 31 0;
TD_image_sprite_tb.uut.memory1.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_0.0 ;
    %load/vec4 v0x7fb6b7b15320_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x7fb6b7b15320_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7fb6b7b15320_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x7fb6b7b153c0 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0x7fb6b7b04b50;
 .timescale -9 -12;
v0x7fb6b7b15570_0 .var "douta_reg", 0 0;
E_0x7fb6b7b15530 .event posedge, v0x7fb6b7b15960_0;
S_0x7fb6b7b15630 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_0x7fb6b7b04b50;
 .timescale -9 -12;
    .scope S_0x7fb6b7b15630;
T_1 ;
    %vpi_call/w 5 33 "$readmemh", P_0x7fb6b7b04cc0, v0x7fb6b7b15810, 32'sb00000000000000000000000000000000, 32'sb00000000000000000010011000011101 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x7fb6b7b153c0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb6b7b15570_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x7fb6b7b153c0;
T_3 ;
    %wait E_0x7fb6b7b15530;
    %load/vec4 v0x7fb6b7b15da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb6b7b15570_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fb6b7b15d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x7fb6b7b15c50_0;
    %assign/vec4 v0x7fb6b7b15570_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fb6b7b04b50;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb6b7b15c50_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x7fb6b7b04b50;
T_5 ;
    %wait E_0x7fb6b7b15530;
    %load/vec4 v0x7fb6b7b15bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x7fb6b7b15eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x7fb6b7b15a10_0;
    %load/vec4 v0x7fb6b7b158b0_0;
    %pad/u 15;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb6b7b15810, 0, 4;
T_5.2 ;
    %load/vec4 v0x7fb6b7b158b0_0;
    %pad/u 15;
    %ix/vec4 4;
    %load/vec4a v0x7fb6b7b15810, 4;
    %assign/vec4 v0x7fb6b7b15c50_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fb6b7b044e0;
T_6 ;
Ewait_0 .event/or E_0x7fb6b7b04ac0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x7fb6b7b18290_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_6.0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb6b7b18130_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7fb6b7b18290_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_6.4, 5;
    %load/vec4 v0x7fb6b7b18290_0;
    %pad/u 32;
    %cmpi/u 15, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fb6b7b18130_0, 0, 32;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x7fb6b7b18290_0;
    %pad/u 32;
    %cmpi/u 15, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_6.7, 5;
    %load/vec4 v0x7fb6b7b18290_0;
    %pad/u 32;
    %cmpi/u 23, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.5, 8;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7fb6b7b18130_0, 0, 32;
    %jmp T_6.6;
T_6.5 ;
    %load/vec4 v0x7fb6b7b18290_0;
    %pad/u 32;
    %cmpi/u 23, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_6.10, 5;
    %load/vec4 v0x7fb6b7b18290_0;
    %pad/u 32;
    %cmpi/u 31, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x7fb6b7b18130_0, 0, 32;
    %jmp T_6.9;
T_6.8 ;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x7fb6b7b18130_0, 0, 32;
T_6.9 ;
T_6.6 ;
T_6.3 ;
T_6.1 ;
    %load/vec4 v0x7fb6b7b18290_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.11, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb6b7b17c70_0, 0, 32;
    %jmp T_6.12;
T_6.11 ;
    %load/vec4 v0x7fb6b7b18290_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %mod;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.13, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fb6b7b17c70_0, 0, 32;
    %jmp T_6.14;
T_6.13 ;
    %load/vec4 v0x7fb6b7b18290_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %mod;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_6.15, 4;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7fb6b7b17c70_0, 0, 32;
    %jmp T_6.16;
T_6.15 ;
    %load/vec4 v0x7fb6b7b18290_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %mod;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_6.17, 4;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x7fb6b7b17c70_0, 0, 32;
    %jmp T_6.18;
T_6.17 ;
    %load/vec4 v0x7fb6b7b18290_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %mod;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_6.19, 4;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x7fb6b7b17c70_0, 0, 32;
    %jmp T_6.20;
T_6.19 ;
    %load/vec4 v0x7fb6b7b18290_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %mod;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_6.21, 4;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x7fb6b7b17c70_0, 0, 32;
    %jmp T_6.22;
T_6.21 ;
    %load/vec4 v0x7fb6b7b18290_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %mod;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_6.23, 4;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0x7fb6b7b17c70_0, 0, 32;
    %jmp T_6.24;
T_6.23 ;
    %load/vec4 v0x7fb6b7b18290_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %mod;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_6.25, 4;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x7fb6b7b17c70_0, 0, 32;
T_6.25 ;
T_6.24 ;
T_6.22 ;
T_6.20 ;
T_6.18 ;
T_6.16 ;
T_6.14 ;
T_6.12 ;
    %load/vec4 v0x7fb6b7b18130_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_6.27, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_6.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_6.29, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_6.30, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_6.31, 6;
    %jmp T_6.32;
T_6.27 ;
    %load/vec4 v0x7fb6b7b183e0_0;
    %load/vec4 v0x7fb6b7b17d90_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_6.33, 5;
    %load/vec4 v0x7fb6b7b17d90_0;
    %pad/u 32;
    %load/vec4 v0x7fb6b7b183e0_0;
    %pad/u 32;
    %addi 17, 0, 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_6.33;
    %store/vec4 v0x7fb6b7b17eb0_0, 0, 1;
    %jmp T_6.32;
T_6.28 ;
    %load/vec4 v0x7fb6b7b183e0_0;
    %pad/u 32;
    %addi 17, 0, 32;
    %load/vec4 v0x7fb6b7b17d90_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_6.34, 5;
    %load/vec4 v0x7fb6b7b17d90_0;
    %pad/u 32;
    %load/vec4 v0x7fb6b7b183e0_0;
    %pad/u 32;
    %addi 33, 0, 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_6.34;
    %store/vec4 v0x7fb6b7b17eb0_0, 0, 1;
    %jmp T_6.32;
T_6.29 ;
    %load/vec4 v0x7fb6b7b183e0_0;
    %pad/u 32;
    %addi 17, 0, 32;
    %load/vec4 v0x7fb6b7b17d90_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_6.35, 5;
    %load/vec4 v0x7fb6b7b17d90_0;
    %pad/u 32;
    %load/vec4 v0x7fb6b7b183e0_0;
    %pad/u 32;
    %addi 49, 0, 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_6.35;
    %store/vec4 v0x7fb6b7b17eb0_0, 0, 1;
    %jmp T_6.32;
T_6.30 ;
    %load/vec4 v0x7fb6b7b183e0_0;
    %pad/u 32;
    %addi 49, 0, 32;
    %load/vec4 v0x7fb6b7b17d90_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_6.36, 5;
    %load/vec4 v0x7fb6b7b17d90_0;
    %pad/u 32;
    %load/vec4 v0x7fb6b7b183e0_0;
    %pad/u 32;
    %addi 65, 0, 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_6.36;
    %store/vec4 v0x7fb6b7b17eb0_0, 0, 1;
    %jmp T_6.32;
T_6.31 ;
    %load/vec4 v0x7fb6b7b183e0_0;
    %pad/u 32;
    %addi 66, 0, 32;
    %load/vec4 v0x7fb6b7b17d90_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_6.37, 5;
    %load/vec4 v0x7fb6b7b17d90_0;
    %pad/u 32;
    %load/vec4 v0x7fb6b7b183e0_0;
    %pad/u 32;
    %addi 82, 0, 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_6.37;
    %store/vec4 v0x7fb6b7b17eb0_0, 0, 1;
    %jmp T_6.32;
T_6.32 ;
    %pop/vec4 1;
    %load/vec4 v0x7fb6b7b17c70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_6.38, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_6.39, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_6.40, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_6.41, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_6.42, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_6.43, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_6.44, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_6.45, 6;
    %jmp T_6.46;
T_6.38 ;
    %load/vec4 v0x7fb6b7b18490_0;
    %load/vec4 v0x7fb6b7b18330_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_6.47, 5;
    %load/vec4 v0x7fb6b7b18330_0;
    %pad/u 32;
    %load/vec4 v0x7fb6b7b18490_0;
    %pad/u 32;
    %addi 15, 0, 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_6.47;
    %store/vec4 v0x7fb6b7b17f40_0, 0, 1;
    %jmp T_6.46;
T_6.39 ;
    %load/vec4 v0x7fb6b7b18490_0;
    %pad/u 32;
    %addi 14, 0, 32;
    %load/vec4 v0x7fb6b7b18330_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_6.48, 5;
    %load/vec4 v0x7fb6b7b18330_0;
    %pad/u 32;
    %load/vec4 v0x7fb6b7b18490_0;
    %pad/u 32;
    %addi 29, 0, 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_6.48;
    %store/vec4 v0x7fb6b7b17f40_0, 0, 1;
    %jmp T_6.46;
T_6.40 ;
    %load/vec4 v0x7fb6b7b18490_0;
    %pad/u 32;
    %addi 28, 0, 32;
    %load/vec4 v0x7fb6b7b18330_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_6.49, 5;
    %load/vec4 v0x7fb6b7b18330_0;
    %pad/u 32;
    %load/vec4 v0x7fb6b7b18490_0;
    %pad/u 32;
    %addi 43, 0, 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_6.49;
    %store/vec4 v0x7fb6b7b17f40_0, 0, 1;
    %jmp T_6.46;
T_6.41 ;
    %load/vec4 v0x7fb6b7b18490_0;
    %pad/u 32;
    %addi 42, 0, 32;
    %load/vec4 v0x7fb6b7b18330_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_6.50, 5;
    %load/vec4 v0x7fb6b7b18330_0;
    %pad/u 32;
    %load/vec4 v0x7fb6b7b18490_0;
    %pad/u 32;
    %addi 57, 0, 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_6.50;
    %store/vec4 v0x7fb6b7b17f40_0, 0, 1;
    %jmp T_6.46;
T_6.42 ;
    %load/vec4 v0x7fb6b7b18490_0;
    %pad/u 32;
    %addi 56, 0, 32;
    %load/vec4 v0x7fb6b7b18330_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_6.51, 5;
    %load/vec4 v0x7fb6b7b18330_0;
    %pad/u 32;
    %load/vec4 v0x7fb6b7b18490_0;
    %pad/u 32;
    %addi 71, 0, 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_6.51;
    %store/vec4 v0x7fb6b7b17f40_0, 0, 1;
    %jmp T_6.46;
T_6.43 ;
    %load/vec4 v0x7fb6b7b18490_0;
    %pad/u 32;
    %addi 70, 0, 32;
    %load/vec4 v0x7fb6b7b18330_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_6.52, 5;
    %load/vec4 v0x7fb6b7b18330_0;
    %pad/u 32;
    %load/vec4 v0x7fb6b7b18490_0;
    %pad/u 32;
    %addi 85, 0, 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_6.52;
    %store/vec4 v0x7fb6b7b17f40_0, 0, 1;
    %jmp T_6.46;
T_6.44 ;
    %load/vec4 v0x7fb6b7b18490_0;
    %pad/u 32;
    %addi 84, 0, 32;
    %load/vec4 v0x7fb6b7b18330_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_6.53, 5;
    %load/vec4 v0x7fb6b7b18330_0;
    %pad/u 32;
    %load/vec4 v0x7fb6b7b18490_0;
    %pad/u 32;
    %addi 99, 0, 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_6.53;
    %store/vec4 v0x7fb6b7b17f40_0, 0, 1;
    %jmp T_6.46;
T_6.45 ;
    %load/vec4 v0x7fb6b7b18490_0;
    %pad/u 32;
    %addi 98, 0, 32;
    %load/vec4 v0x7fb6b7b18330_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_6.54, 5;
    %load/vec4 v0x7fb6b7b18330_0;
    %pad/u 32;
    %load/vec4 v0x7fb6b7b18490_0;
    %pad/u 32;
    %addi 119, 0, 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_6.54;
    %store/vec4 v0x7fb6b7b17f40_0, 0, 1;
    %jmp T_6.46;
T_6.46 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fb6b7b04360;
T_7 ;
    %delay 5000, 0;
    %load/vec4 v0x7fb6b7b188f0_0;
    %nor/r;
    %store/vec4 v0x7fb6b7b188f0_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fb6b7b04360;
T_8 ;
    %vpi_call/w 3 33 "$dumpfile", "image_sprite.vcd" {0 0 0};
    %vpi_call/w 3 34 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fb6b7b04360 {0 0 0};
    %vpi_call/w 3 35 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb6b7b188f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb6b7b18a90_0, 0, 1;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x7fb6b7b18790_0, 0, 11;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x7fb6b7b18840_0, 0, 6;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb6b7b18a90_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb6b7b18a90_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x7fb6b7b18790_0, 0, 11;
T_8.0 ;
    %load/vec4 v0x7fb6b7b18790_0;
    %pad/u 32;
    %cmpi/u 1025, 0, 32;
    %jmp/0xz T_8.1, 5;
    %delay 10000, 0;
    %load/vec4 v0x7fb6b7b18790_0;
    %addi 1, 0, 11;
    %store/vec4 v0x7fb6b7b18790_0, 0, 11;
    %jmp T_8.0;
T_8.1 ;
    %delay 100000, 0;
    %vpi_call/w 3 49 "$display", "Finishing Sim" {0 0 0};
    %vpi_call/w 3 50 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "sim/test_letter_tb.sv";
    "hdl/draw_letter.sv";
    "hdl/xilinx_single_port_ram_read_first.v";
