do run_decoder_fifo.txt
# decoder_fifo.v decoder_fifo_tb.v
# decoder_fifo_tb
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:56 on Jun 24,2024
# vlog -reportprogress 300 decoder_fifo.v decoder_fifo_tb.v 
# -- Compiling module lpc_decoder
# -- Compiling module synchronous_fifo
# -- Compiling module decoder_fifo
# -- Compiling module decoder_fifo_tb
# 
# Top level modules:
# 	decoder_fifo_tb
# End time: 17:20:56 on Jun 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" decoder_fifo_tb 
# Start time: 17:20:56 on Jun 24,2024
# Loading work.decoder_fifo_tb
# Loading work.decoder_fifo
# Loading work.lpc_decoder
# Loading work.synchronous_fifo
do run_decoder_fifo.txt
# decoder_fifo.v decoder_fifo_tb.v
# decoder_fifo_tb
# End time: 17:21:45 on Jun 24,2024, Elapsed time: 0:00:49
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:21:45 on Jun 24,2024
# vlog -reportprogress 300 decoder_fifo.v decoder_fifo_tb.v 
# -- Compiling module lpc_decoder
# -- Compiling module synchronous_fifo
# -- Compiling module decoder_fifo
# -- Compiling module decoder_fifo_tb
# 
# Top level modules:
# 	decoder_fifo_tb
# End time: 17:21:45 on Jun 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" decoder_fifo_tb 
# Start time: 17:21:46 on Jun 24,2024
# Loading work.decoder_fifo_tb
# Loading work.decoder_fifo
# Loading work.lpc_decoder
# Loading work.synchronous_fifo
quit -sim
# End time: 17:22:29 on Jun 24,2024, Elapsed time: 0:00:43
# Errors: 0, Warnings: 1
# Compile of decoder.v was successful.
# Compile of decoder_tb.v was successful.
# Compile of fifo.v was successful.
# Compile of decoder_fifo.v was successful.
# Compile of decoder_fifo_tb.v was successful.
# 5 compiles, 0 failed with no errors.
DO run_decoder_fifo.txt
# invalid command name "DO"
do run_decoder_fifo.txt
# decoder_fifo.v decoder_fifo_tb.v
# decoder_fifo_tb
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:28:56 on Jun 24,2024
# vlog -reportprogress 300 decoder_fifo.v decoder_fifo_tb.v 
# -- Compiling module lpc_decoder
# -- Compiling module synchronous_fifo
# -- Compiling module decoder_fifo
# -- Compiling module decoder_fifo_tb
# 
# Top level modules:
# 	decoder_fifo_tb
# End time: 17:28:56 on Jun 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" decoder_fifo_tb 
# Start time: 17:28:56 on Jun 24,2024
# Loading work.decoder_fifo_tb
# Loading work.decoder_fifo
# Loading work.lpc_decoder
# Loading work.synchronous_fifo
# ** Error (suppressible): (vsim-3584) decoder_fifo_tb.v(25): Module parameter 'LAST_WIDTH' not found for override.
#    Time: 0 ps  Iteration: 0  Instance: /decoder_fifo_tb File: decoder_fifo_tb.v
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run_decoder_fifo.txt PAUSED at line 10
do run_decoder_fifo.txt
# decoder_fifo.v decoder_fifo_tb.v
# decoder_fifo_tb
# End time: 17:29:38 on Jun 24,2024, Elapsed time: 0:00:42
# Errors: 1, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:29:38 on Jun 24,2024
# vlog -reportprogress 300 decoder_fifo.v decoder_fifo_tb.v 
# -- Compiling module lpc_decoder
# -- Compiling module synchronous_fifo
# -- Compiling module decoder_fifo
# -- Compiling module decoder_fifo_tb
# 
# Top level modules:
# 	decoder_fifo_tb
# End time: 17:29:38 on Jun 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" decoder_fifo_tb 
# Start time: 17:29:39 on Jun 24,2024
# Loading work.decoder_fifo_tb
# Loading work.decoder_fifo
# Loading work.lpc_decoder
# Loading work.synchronous_fifo
