#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri Jun  6 22:43:49 2025
# Process ID         : 1205675
# Current directory  : /home/udemy/vhdl_projects/ram_tuto/ram_tuto.runs/synth_1
# Command line       : vivado -log ram_test.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ram_test.tcl
# Log file           : /home/udemy/vhdl_projects/ram_tuto/ram_tuto.runs/synth_1/ram_test.vds
# Journal file       : /home/udemy/vhdl_projects/ram_tuto/ram_tuto.runs/synth_1/vivado.jou
# Running On         : imad-B660M-DS3H-AX-DDR4
# Platform           : Ubuntu
# Operating System   : Ubuntu 22.04.5 LTS
# Processor Detail   : 13th Gen Intel(R) Core(TM) i5-13600KF
# CPU Frequency      : 5107.488 MHz
# CPU Physical cores : 14
# CPU Logical cores  : 20
# Host memory        : 33475 MB
# Swap memory        : 68719 MB
# Total Virtual      : 102194 MB
# Available Virtual  : 95295 MB
#-----------------------------------------------------------
source ram_test.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/udemy/vhdl_projects/ram_tuto/ram_tuto.srcs/utils_1/imports/synth_1/ram_test.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/udemy/vhdl_projects/ram_tuto/ram_tuto.srcs/utils_1/imports/synth_1/ram_test.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top ram_test -part xczu2cg-sfvc784-1-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu2cg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu2cg'
INFO: [Device 21-403] Loading part xczu2cg-sfvc784-1-e
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1205699
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2441.023 ; gain = 122.688 ; free physical = 16632 ; free virtual = 89252
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ram_test' [/home/udemy/vhdl_projects/ram_tuto/ram_tuto.srcs/sources_1/new/ram_test.vhd:12]
INFO: [Synth 8-3491] module 'ram_ip' declared at '/home/udemy/vhdl_projects/ram_tuto/ram_tuto.runs/synth_1/.Xil/Vivado-1205675-imad-B660M-DS3H-AX-DDR4/realtime/ram_ip_stub.vhdl:6' bound to instance 'ram_ip_inst' of component 'ram_ip' [/home/udemy/vhdl_projects/ram_tuto/ram_tuto.srcs/sources_1/new/ram_test.vhd:52]
INFO: [Synth 8-638] synthesizing module 'ram_ip' [/home/udemy/vhdl_projects/ram_tuto/ram_tuto.runs/synth_1/.Xil/Vivado-1205675-imad-B660M-DS3H-AX-DDR4/realtime/ram_ip_stub.vhdl:25]
INFO: [Synth 8-3491] module 'ila_0' declared at '/home/udemy/vhdl_projects/ram_tuto/ram_tuto.runs/synth_1/.Xil/Vivado-1205675-imad-B660M-DS3H-AX-DDR4/realtime/ila_0_stub.vhdl:6' bound to instance 'ila_0_inst' of component 'ila_0' [/home/udemy/vhdl_projects/ram_tuto/ram_tuto.srcs/sources_1/new/ram_test.vhd:61]
INFO: [Synth 8-638] synthesizing module 'ila_0' [/home/udemy/vhdl_projects/ram_tuto/ram_tuto.runs/synth_1/.Xil/Vivado-1205675-imad-B660M-DS3H-AX-DDR4/realtime/ila_0_stub.vhdl:21]
WARNING: [Synth 8-614] signal 'wea' is read in the process but is not in the sensitivity list [/home/udemy/vhdl_projects/ram_tuto/ram_tuto.srcs/sources_1/new/ram_test.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'ram_test' (0#1) [/home/udemy/vhdl_projects/ram_tuto/ram_tuto.srcs/sources_1/new/ram_test.vhd:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2518.992 ; gain = 200.656 ; free physical = 16539 ; free virtual = 89160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2518.992 ; gain = 200.656 ; free physical = 16539 ; free virtual = 89160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2518.992 ; gain = 200.656 ; free physical = 16539 ; free virtual = 89160
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2518.992 ; gain = 0.000 ; free physical = 16539 ; free virtual = 89160
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/udemy/vhdl_projects/ram_tuto/ram_tuto.gen/sources_1/ip/ila_0_1/ila_0/ila_0_in_context.xdc] for cell 'ila_0_inst'
Finished Parsing XDC File [/home/udemy/vhdl_projects/ram_tuto/ram_tuto.gen/sources_1/ip/ila_0_1/ila_0/ila_0_in_context.xdc] for cell 'ila_0_inst'
Parsing XDC File [/home/udemy/vhdl_projects/ram_tuto/ram_tuto.gen/sources_1/ip/ram_ip/ram_ip/ram_ip_in_context.xdc] for cell 'ram_ip_inst'
Finished Parsing XDC File [/home/udemy/vhdl_projects/ram_tuto/ram_tuto.gen/sources_1/ip/ram_ip/ram_ip/ram_ip_in_context.xdc] for cell 'ram_ip_inst'
Parsing XDC File [/home/udemy/vhdl_projects/ram_tuto/ram_tuto.srcs/constrs_1/new/ram_tuto.xdc]
Finished Parsing XDC File [/home/udemy/vhdl_projects/ram_tuto/ram_tuto.srcs/constrs_1/new/ram_tuto.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/udemy/vhdl_projects/ram_tuto/ram_tuto.srcs/constrs_1/new/ram_tuto.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ram_test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ram_test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/udemy/vhdl_projects/ram_tuto/ram_tuto.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/udemy/vhdl_projects/ram_tuto/ram_tuto.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2602.652 ; gain = 0.000 ; free physical = 16542 ; free virtual = 89163
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2602.652 ; gain = 0.000 ; free physical = 16542 ; free virtual = 89163
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2602.652 ; gain = 284.316 ; free physical = 16562 ; free virtual = 89183
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu2cg-sfvc784-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2610.656 ; gain = 292.320 ; free physical = 16562 ; free virtual = 89183
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for ila_0_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ram_ip_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2610.656 ; gain = 292.320 ; free physical = 16562 ; free virtual = 89183
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2610.656 ; gain = 292.320 ; free physical = 16562 ; free virtual = 89183
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:72)
BRAMs: 300 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2610.656 ; gain = 292.320 ; free physical = 16548 ; free virtual = 89174
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3244.324 ; gain = 925.988 ; free physical = 16023 ; free virtual = 88649
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3244.324 ; gain = 925.988 ; free physical = 16023 ; free virtual = 88649
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3254.340 ; gain = 936.004 ; free physical = 16015 ; free virtual = 88641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3416.152 ; gain = 1097.816 ; free physical = 15882 ; free virtual = 88508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3416.152 ; gain = 1097.816 ; free physical = 15882 ; free virtual = 88508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3416.152 ; gain = 1097.816 ; free physical = 15882 ; free virtual = 88508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3416.152 ; gain = 1097.816 ; free physical = 15882 ; free virtual = 88508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3416.152 ; gain = 1097.816 ; free physical = 15882 ; free virtual = 88508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3416.152 ; gain = 1097.816 ; free physical = 15882 ; free virtual = 88508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ram_ip        |         1|
|2     |ila_0         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |ila_0_bbox  |     1|
|2     |ram_ip_bbox |     1|
|3     |BUFG        |     1|
|4     |CARRY8      |     2|
|5     |LUT1        |     3|
|6     |LUT2        |     2|
|7     |LUT3        |     2|
|8     |LUT4        |     9|
|9     |LUT5        |     6|
|10    |LUT6        |     6|
|11    |FDCE        |    35|
|12    |IBUF        |     2|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3416.152 ; gain = 1097.816 ; free physical = 15882 ; free virtual = 88508
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3416.152 ; gain = 1014.156 ; free physical = 15882 ; free virtual = 88508
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3416.152 ; gain = 1097.816 ; free physical = 15882 ; free virtual = 88508
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3416.152 ; gain = 0.000 ; free physical = 16000 ; free virtual = 88625
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3416.152 ; gain = 0.000 ; free physical = 16013 ; free virtual = 88639
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances

Synth Design complete | Checksum: 1b398e99
INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 3416.152 ; gain = 1988.746 ; free physical = 16013 ; free virtual = 88639
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2529.393; main = 2529.393; forked = 261.119
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4032.219; main = 3398.352; forked = 915.781
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3422.359 ; gain = 0.000 ; free physical = 16013 ; free virtual = 88639
INFO: [Common 17-1381] The checkpoint '/home/udemy/vhdl_projects/ram_tuto/ram_tuto.runs/synth_1/ram_test.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file ram_test_utilization_synth.rpt -pb ram_test_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jun  6 22:44:10 2025...
