Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2013.4 (lin64) Build 353583 Mon Dec  9 17:26:26 MST 2013
| Date             : Thu Jun 12 14:15:11 2014
| Host             : ee-boxer0 running 64-bit Ubuntu 10.04.4 LTS
| Command          : report_power -file combiner_top_power_routed.rpt -pb combiner_top_power_summary_routed.pb
| Design           : combiner_top
| Device           : xc7z020clg484-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-----------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.142 |
| Dynamic (W)              | 0.023 |
| Device Static (W)        | 0.119 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 83.4  |
| Junction Temperature (C) | 26.6  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.000 |        1 |       --- |             --- |
| Slice Logic             |     0.012 |    15833 |       --- |             --- |
|   LUT as Logic          |     0.009 |     7450 |     53200 |           14.00 |
|   CARRY4                |     0.003 |      955 |     13300 |            7.18 |
|   Register              |    <0.001 |     7109 |    106400 |            6.68 |
|   LUT as Shift Register |    <0.001 |      193 |     17400 |            1.10 |
|   F7/F8 Muxes           |    <0.001 |        1 |     53200 |           <0.01 |
|   Others                |     0.000 |       37 |       --- |             --- |
| Signals                 |     0.010 |    12103 |       --- |             --- |
| Block RAM               |     0.001 |        5 |       140 |            3.57 |
| Static Power            |     0.119 |          |           |                 |
| Total                   |     0.142 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.031 |       0.023 |      0.008 |
| Vccaux    |       1.800 |     0.019 |       0.000 |      0.019 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.017 |       0.000 |      0.017 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is completely routed                            |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------+--------+-----------------+
| Clock  | Domain | Constraint (ns) |
+--------+--------+-----------------+
| ap_clk | ap_clk |            10.0 |
+--------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------+-----------+
| Name                                                 | Power (W) |
+------------------------------------------------------+-----------+
| combiner_top                                         |     0.023 |
|   c_buffer_U                                         |    <0.001 |
|     combiner_top_c_buffer_ram_U                      |    <0.001 |
|   centre_buffer_0_wgtCent_value_U                    |    <0.001 |
|     combiner_top_centre_buffer_0_wgtCent_value_ram_U |    <0.001 |
|   centre_buffer_1_wgtCent_value_U                    |    <0.001 |
|     combiner_top_centre_buffer_0_wgtCent_value_ram_U |    <0.001 |
|   centre_buffer_2_wgtCent_value_U                    |    <0.001 |
|     combiner_top_centre_buffer_0_wgtCent_value_ram_U |    <0.001 |
|   centre_buffer_count_U                              |    <0.001 |
|     combiner_top_centre_buffer_0_wgtCent_value_ram_U |    <0.001 |
|   centre_buffer_sum_sq_U                             |    <0.001 |
|     combiner_top_centre_buffer_0_wgtCent_value_ram_U |    <0.001 |
|   combiner_top_sdiv_32ns_32ns_32_35_U1               |     0.009 |
|     combiner_top_sdiv_32ns_32ns_32_35_div_U          |     0.009 |
|       combiner_top_sdiv_32ns_32ns_32_35_div_u_0      |     0.009 |
|   combiner_top_sdiv_32ns_32ns_32_35_U2               |     0.009 |
|     combiner_top_sdiv_32ns_32ns_32_35_div_U          |     0.009 |
|       combiner_top_sdiv_32ns_32ns_32_35_div_u_0      |     0.009 |
|   combiner_top_sdiv_32ns_32ns_32_35_U3               |    <0.001 |
|     combiner_top_sdiv_32ns_32ns_32_35_div_U          |    <0.001 |
|       combiner_top_sdiv_32ns_32ns_32_35_div_u_0      |    <0.001 |
|   i_buffer_U                                         |    <0.001 |
|     combiner_top_i_buffer_ram_U                      |    <0.001 |
|   p_buffer_U                                         |    <0.001 |
|     combiner_top_p_buffer_ram_U                      |    <0.001 |
+------------------------------------------------------+-----------+


