{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1730878957752 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730878957753 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov  6 07:42:37 2024 " "Processing started: Wed Nov  6 07:42:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730878957753 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730878957753 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGASystem -c VGASystem " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGASystem -c VGASystem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730878957753 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1730878958085 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1730878958085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inlineregister.v 1 1 " "Found 1 design units, including 1 entities, in source file inlineregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 inLineRegister " "Found entity 1: inLineRegister" {  } { { "inLineRegister.v" "" { Text "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/inLineRegister.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730878965420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730878965420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourdigitssd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fourdigitssd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FourDigitSSD " "Found entity 1: FourDigitSSD" {  } { { "FourDigitSSD.bdf" "" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/FourDigitSSD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730878965422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730878965422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sequencer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sequencer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Sequencer " "Found entity 1: Sequencer" {  } { { "Sequencer.bdf" "" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/Sequencer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730878965423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730878965423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sept4x1mutiplexer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sept4x1mutiplexer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Sept4x1Mutiplexer " "Found entity 1: Sept4x1Mutiplexer" {  } { { "Sept4x1Mutiplexer.bdf" "" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/Sept4x1Mutiplexer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730878965424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730878965424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4-1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux4-1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MUX4-1 " "Found entity 1: MUX4-1" {  } { { "MUX4-1.bdf" "" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/MUX4-1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730878965425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730878965425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder2to4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder2to4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder2to4 " "Found entity 1: Decoder2to4" {  } { { "Decoder2to4.bdf" "" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/Decoder2to4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730878965426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730878965426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hextossdbus.bdf 1 1 " "Found 1 design units, including 1 entities, in source file hextossdbus.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 HexToSSDBus " "Found entity 1: HexToSSDBus" {  } { { "HexToSSDBus.bdf" "" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/HexToSSDBus.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730878965427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730878965427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hextossd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file hextossd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 HexToSSD " "Found entity 1: HexToSSD" {  } { { "HexToSSD.bdf" "" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/HexToSSD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730878965428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730878965428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Debouncer " "Found entity 1: Debouncer" {  } { { "Debouncer.bdf" "" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/Debouncer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730878965429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730878965429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writemem.v 1 1 " "Found 1 design units, including 1 entities, in source file writemem.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_mem " "Found entity 1: write_mem" {  } { { "writemem.v" "" { Text "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/writemem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730878965431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730878965431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "readmem.v 1 1 " "Found 1 design units, including 1 entities, in source file readmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_mem " "Found entity 1: read_mem" {  } { { "readmem.v" "" { Text "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/readmem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730878965432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730878965432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgadriver.v 1 1 " "Found 1 design units, including 1 entities, in source file vgadriver.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_driver " "Found entity 1: vga_driver" {  } { { "VGADriver.v" "" { Text "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/VGADriver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730878965434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730878965434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdivider.v 1 1 " "Found 1 design units, including 1 entities, in source file clkdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip " "Found entity 1: ip" {  } { { "ClkDivider.v" "" { Text "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/ClkDivider.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730878965435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730878965435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "checkeredpattern.v 1 1 " "Found 1 design units, including 1 entities, in source file checkeredpattern.v" { { "Info" "ISGN_ENTITY_NAME" "1 pixel_pattern " "Found entity 1: pixel_pattern" {  } { { "CheckeredPattern.v" "" { Text "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/CheckeredPattern.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730878965437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730878965437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgasystem.bdf 1 1 " "Found 1 design units, including 1 entities, in source file vgasystem.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 VGASystem " "Found entity 1: VGASystem" {  } { { "VGASystem.bdf" "" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/VGASystem.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730878965438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730878965438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_thirds.v 1 1 " "Found 1 design units, including 1 entities, in source file color_thirds.v" { { "Info" "ISGN_ENTITY_NAME" "1 color_Thirds " "Found entity 1: color_Thirds" {  } { { "color_thirds.v" "" { Text "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/color_thirds.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730878965440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730878965440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_master.sv 1 1 " "Found 1 design units, including 1 entities, in source file i2c_master.sv" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "i2c_master.sv" "" { Text "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/i2c_master.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730878965442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730878965442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 wrapper " "Found entity 1: wrapper" {  } { { "i2c_wrapper.v" "" { Text "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/i2c_wrapper.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730878965444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730878965444 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGASystem " "Elaborating entity \"VGASystem\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1730878965510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_driver vga_driver:inst " "Elaborating entity \"vga_driver\" for hierarchy \"vga_driver:inst\"" {  } { { "VGASystem.bdf" "inst" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/VGASystem.bdf" { { 112 456 624 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730878965528 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGADriver.v(35) " "Verilog HDL assignment warning at VGADriver.v(35): truncated value with size 32 to match size of target (10)" {  } { { "VGADriver.v" "" { Text "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/VGADriver.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730878965542 "|VGASystem|vga_driver:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGADriver.v(49) " "Verilog HDL assignment warning at VGADriver.v(49): truncated value with size 32 to match size of target (10)" {  } { { "VGADriver.v" "" { Text "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/VGADriver.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730878965542 "|VGASystem|vga_driver:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ip ip:inst2 " "Elaborating entity \"ip\" for hierarchy \"ip:inst2\"" {  } { { "VGASystem.bdf" "inst2" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/VGASystem.bdf" { { 32 288 440 112 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730878965543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll ip:inst2\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"ip:inst2\|altpll:altpll_component\"" {  } { { "ClkDivider.v" "altpll_component" { Text "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/ClkDivider.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730878965627 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ip:inst2\|altpll:altpll_component " "Elaborated megafunction instantiation \"ip:inst2\|altpll:altpll_component\"" {  } { { "ClkDivider.v" "" { Text "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/ClkDivider.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730878965639 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ip:inst2\|altpll:altpll_component " "Instantiated megafunction \"ip:inst2\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730878965640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730878965640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730878965640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730878965640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730878965640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730878965640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730878965640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730878965640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=ip " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=ip\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730878965640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730878965640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730878965640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730878965640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730878965640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730878965640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730878965640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730878965640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730878965640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730878965640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730878965640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730878965640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730878965640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730878965640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730878965640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730878965640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730878965640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730878965640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730878965640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730878965640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730878965640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730878965640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730878965640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730878965640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730878965640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730878965640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730878965640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730878965640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730878965640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730878965640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730878965640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730878965640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730878965640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730878965640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730878965640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730878965640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730878965640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730878965640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730878965640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730878965640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730878965640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730878965640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730878965640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730878965640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730878965640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730878965640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730878965640 ""}  } { { "ClkDivider.v" "" { Text "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/ClkDivider.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730878965640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_altpll " "Found entity 1: ip_altpll" {  } { { "db/ip_altpll.v" "" { Text "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/db/ip_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730878965749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730878965749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ip_altpll ip:inst2\|altpll:altpll_component\|ip_altpll:auto_generated " "Elaborating entity \"ip_altpll\" for hierarchy \"ip:inst2\|altpll:altpll_component\|ip_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/users/public/quartus23.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730878965750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_mem read_mem:inst6 " "Elaborating entity \"read_mem\" for hierarchy \"read_mem:inst6\"" {  } { { "VGASystem.bdf" "inst6" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/VGASystem.bdf" { { 232 240 440 344 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730878965764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_mem write_mem:inst5 " "Elaborating entity \"write_mem\" for hierarchy \"write_mem:inst5\"" {  } { { "VGASystem.bdf" "inst5" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/VGASystem.bdf" { { 312 456 640 392 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730878965778 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 writemem.v(7) " "Verilog HDL assignment warning at writemem.v(7): truncated value with size 32 to match size of target (10)" {  } { { "writemem.v" "" { Text "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/writemem.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730878965788 "|VGASystem|write_mem:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_Thirds color_Thirds:inst4 " "Elaborating entity \"color_Thirds\" for hierarchy \"color_Thirds:inst4\"" {  } { { "VGASystem.bdf" "inst4" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/VGASystem.bdf" { { 160 696 872 272 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730878965789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FourDigitSSD FourDigitSSD:MUX " "Elaborating entity \"FourDigitSSD\" for hierarchy \"FourDigitSSD:MUX\"" {  } { { "VGASystem.bdf" "MUX" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/VGASystem.bdf" { { 944 520 704 1072 "MUX" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730878965803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder2to4 FourDigitSSD:MUX\|Decoder2to4:inst " "Elaborating entity \"Decoder2to4\" for hierarchy \"FourDigitSSD:MUX\|Decoder2to4:inst\"" {  } { { "FourDigitSSD.bdf" "inst" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/FourDigitSSD.bdf" { { 344 680 776 472 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730878965814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sequencer FourDigitSSD:MUX\|Sequencer:inst2 " "Elaborating entity \"Sequencer\" for hierarchy \"FourDigitSSD:MUX\|Sequencer:inst2\"" {  } { { "FourDigitSSD.bdf" "inst2" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/FourDigitSSD.bdf" { { 344 552 648 440 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730878965826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER FourDigitSSD:MUX\|LPM_COUNTER:FrequencyDivider " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"FourDigitSSD:MUX\|LPM_COUNTER:FrequencyDivider\"" {  } { { "FourDigitSSD.bdf" "FrequencyDivider" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/FourDigitSSD.bdf" { { 248 352 488 448 "FrequencyDivider" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730878965863 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FourDigitSSD:MUX\|LPM_COUNTER:FrequencyDivider " "Elaborated megafunction instantiation \"FourDigitSSD:MUX\|LPM_COUNTER:FrequencyDivider\"" {  } { { "FourDigitSSD.bdf" "" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/FourDigitSSD.bdf" { { 248 352 488 448 "FrequencyDivider" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730878965876 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FourDigitSSD:MUX\|LPM_COUNTER:FrequencyDivider " "Instantiated megafunction \"FourDigitSSD:MUX\|LPM_COUNTER:FrequencyDivider\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730878965876 ""}  } { { "FourDigitSSD.bdf" "" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/FourDigitSSD.bdf" { { 248 352 488 448 "FrequencyDivider" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730878965876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_c3g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_c3g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_c3g " "Found entity 1: cntr_c3g" {  } { { "db/cntr_c3g.tdf" "" { Text "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/db/cntr_c3g.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730878965920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730878965920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_c3g FourDigitSSD:MUX\|LPM_COUNTER:FrequencyDivider\|cntr_c3g:auto_generated " "Elaborating entity \"cntr_c3g\" for hierarchy \"FourDigitSSD:MUX\|LPM_COUNTER:FrequencyDivider\|cntr_c3g:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/users/public/quartus23.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730878965920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sept4x1Mutiplexer FourDigitSSD:MUX\|Sept4x1Mutiplexer:inst3 " "Elaborating entity \"Sept4x1Mutiplexer\" for hierarchy \"FourDigitSSD:MUX\|Sept4x1Mutiplexer:inst3\"" {  } { { "FourDigitSSD.bdf" "inst3" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/FourDigitSSD.bdf" { { 200 792 976 328 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730878965933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4-1 FourDigitSSD:MUX\|Sept4x1Mutiplexer:inst3\|MUX4-1:inst3 " "Elaborating entity \"MUX4-1\" for hierarchy \"FourDigitSSD:MUX\|Sept4x1Mutiplexer:inst3\|MUX4-1:inst3\"" {  } { { "Sept4x1Mutiplexer.bdf" "inst3" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/Sept4x1Mutiplexer.bdf" { { -136 504 616 24 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730878965944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debouncer Debouncer:inst8 " "Elaborating entity \"Debouncer\" for hierarchy \"Debouncer:inst8\"" {  } { { "VGASystem.bdf" "inst8" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/VGASystem.bdf" { { 776 200 296 896 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730878965958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexToSSDBus HexToSSDBus:Dig0 " "Elaborating entity \"HexToSSDBus\" for hierarchy \"HexToSSDBus:Dig0\"" {  } { { "VGASystem.bdf" "Dig0" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/VGASystem.bdf" { { 944 272 480 1040 "Dig0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730878965969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexToSSD HexToSSDBus:Dig0\|HexToSSD:inst " "Elaborating entity \"HexToSSD\" for hierarchy \"HexToSSDBus:Dig0\|HexToSSD:inst\"" {  } { { "HexToSSDBus.bdf" "inst" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/HexToSSDBus.bdf" { { 216 568 664 376 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730878965980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wrapper wrapper:I2C_Read " "Elaborating entity \"wrapper\" for hierarchy \"wrapper:I2C_Read\"" {  } { { "VGASystem.bdf" "I2C_Read" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/VGASystem.bdf" { { 488 256 424 600 "I2C_Read" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730878965990 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data i2c_wrapper.v(9) " "Output port \"data\" at i2c_wrapper.v(9) has no driver" {  } { { "i2c_wrapper.v" "" { Text "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/i2c_wrapper.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1730878965994 "|VGASystem|wrapper:I2C_Read"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master wrapper:I2C_Read\|i2c_master:i2c_master " "Elaborating entity \"i2c_master\" for hierarchy \"wrapper:I2C_Read\|i2c_master:i2c_master\"" {  } { { "i2c_wrapper.v" "i2c_master" { Text "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/i2c_wrapper.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730878966022 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 i2c_master.sv(141) " "Verilog HDL assignment warning at i2c_master.sv(141): truncated value with size 32 to match size of target (16)" {  } { { "i2c_master.sv" "" { Text "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/i2c_master.sv" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730878966036 "|VGASystem|wrapper:I2C_Read|i2c_master:i2c_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_master.sv(216) " "Verilog HDL assignment warning at i2c_master.sv(216): truncated value with size 32 to match size of target (8)" {  } { { "i2c_master.sv" "" { Text "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/i2c_master.sv" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730878966036 "|VGASystem|wrapper:I2C_Read|i2c_master:i2c_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_master.sv(293) " "Verilog HDL assignment warning at i2c_master.sv(293): truncated value with size 32 to match size of target (8)" {  } { { "i2c_master.sv" "" { Text "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/i2c_master.sv" 293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730878966036 "|VGASystem|wrapper:I2C_Read|i2c_master:i2c_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_master.sv(328) " "Verilog HDL assignment warning at i2c_master.sv(328): truncated value with size 32 to match size of target (8)" {  } { { "i2c_master.sv" "" { Text "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/i2c_master.sv" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730878966036 "|VGASystem|wrapper:I2C_Read|i2c_master:i2c_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_master.sv(375) " "Verilog HDL assignment warning at i2c_master.sv(375): truncated value with size 32 to match size of target (8)" {  } { { "i2c_master.sv" "" { Text "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/i2c_master.sv" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730878966036 "|VGASystem|wrapper:I2C_Read|i2c_master:i2c_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_master.sv(410) " "Verilog HDL assignment warning at i2c_master.sv(410): truncated value with size 32 to match size of target (8)" {  } { { "i2c_master.sv" "" { Text "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/i2c_master.sv" 410 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730878966036 "|VGASystem|wrapper:I2C_Read|i2c_master:i2c_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_master.sv(467) " "Verilog HDL assignment warning at i2c_master.sv(467): truncated value with size 32 to match size of target (8)" {  } { { "i2c_master.sv" "" { Text "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/i2c_master.sv" 467 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730878966036 "|VGASystem|wrapper:I2C_Read|i2c_master:i2c_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_master.sv(509) " "Verilog HDL assignment warning at i2c_master.sv(509): truncated value with size 32 to match size of target (8)" {  } { { "i2c_master.sv" "" { Text "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/i2c_master.sv" 509 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730878966036 "|VGASystem|wrapper:I2C_Read|i2c_master:i2c_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_master.sv(542) " "Verilog HDL assignment warning at i2c_master.sv(542): truncated value with size 32 to match size of target (8)" {  } { { "i2c_master.sv" "" { Text "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/i2c_master.sv" 542 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730878966037 "|VGASystem|wrapper:I2C_Read|i2c_master:i2c_master"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inLineRegister inLineRegister:inst1 " "Elaborating entity \"inLineRegister\" for hierarchy \"inLineRegister:inst1\"" {  } { { "VGASystem.bdf" "inst1" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/VGASystem.bdf" { { 1224 840 1016 1304 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730878966038 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out_R GND " "Pin \"out_R\" is stuck at GND" {  } { { "VGASystem.bdf" "" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/VGASystem.bdf" { { 184 944 1120 200 "out_R" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730878967134 "|VGASystem|out_R"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_G GND " "Pin \"out_G\" is stuck at GND" {  } { { "VGASystem.bdf" "" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/VGASystem.bdf" { { 216 944 1120 232 "out_G" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730878967134 "|VGASystem|out_G"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_B GND " "Pin \"out_B\" is stuck at GND" {  } { { "VGASystem.bdf" "" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/VGASystem.bdf" { { 248 944 1120 264 "out_B" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730878967134 "|VGASystem|out_B"} { "Warning" "WMLS_MLS_STUCK_PIN" "segA GND " "Pin \"segA\" is stuck at GND" {  } { { "VGASystem.bdf" "" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/VGASystem.bdf" { { 760 808 984 776 "segA" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730878967134 "|VGASystem|segA"} { "Warning" "WMLS_MLS_STUCK_PIN" "segB GND " "Pin \"segB\" is stuck at GND" {  } { { "VGASystem.bdf" "" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/VGASystem.bdf" { { 792 808 984 808 "segB" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730878967134 "|VGASystem|segB"} { "Warning" "WMLS_MLS_STUCK_PIN" "segC GND " "Pin \"segC\" is stuck at GND" {  } { { "VGASystem.bdf" "" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/VGASystem.bdf" { { 824 808 984 840 "segC" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730878967134 "|VGASystem|segC"} { "Warning" "WMLS_MLS_STUCK_PIN" "segD GND " "Pin \"segD\" is stuck at GND" {  } { { "VGASystem.bdf" "" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/VGASystem.bdf" { { 856 808 984 872 "segD" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730878967134 "|VGASystem|segD"} { "Warning" "WMLS_MLS_STUCK_PIN" "segE GND " "Pin \"segE\" is stuck at GND" {  } { { "VGASystem.bdf" "" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/VGASystem.bdf" { { 888 808 984 904 "segE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730878967134 "|VGASystem|segE"} { "Warning" "WMLS_MLS_STUCK_PIN" "segF GND " "Pin \"segF\" is stuck at GND" {  } { { "VGASystem.bdf" "" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/VGASystem.bdf" { { 920 808 984 936 "segF" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730878967134 "|VGASystem|segF"} { "Warning" "WMLS_MLS_STUCK_PIN" "segG VCC " "Pin \"segG\" is stuck at VCC" {  } { { "VGASystem.bdf" "" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/VGASystem.bdf" { { 952 808 984 968 "segG" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730878967134 "|VGASystem|segG"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[0\] GND " "Pin \"OUT\[0\]\" is stuck at GND" {  } { { "VGASystem.bdf" "" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/VGASystem.bdf" { { 1248 1016 1220 1264 "OUT\[0..15\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730878967134 "|VGASystem|OUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[1\] GND " "Pin \"OUT\[1\]\" is stuck at GND" {  } { { "VGASystem.bdf" "" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/VGASystem.bdf" { { 1248 1016 1220 1264 "OUT\[0..15\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730878967134 "|VGASystem|OUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[2\] GND " "Pin \"OUT\[2\]\" is stuck at GND" {  } { { "VGASystem.bdf" "" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/VGASystem.bdf" { { 1248 1016 1220 1264 "OUT\[0..15\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730878967134 "|VGASystem|OUT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[3\] GND " "Pin \"OUT\[3\]\" is stuck at GND" {  } { { "VGASystem.bdf" "" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/VGASystem.bdf" { { 1248 1016 1220 1264 "OUT\[0..15\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730878967134 "|VGASystem|OUT[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[4\] GND " "Pin \"OUT\[4\]\" is stuck at GND" {  } { { "VGASystem.bdf" "" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/VGASystem.bdf" { { 1248 1016 1220 1264 "OUT\[0..15\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730878967134 "|VGASystem|OUT[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[5\] GND " "Pin \"OUT\[5\]\" is stuck at GND" {  } { { "VGASystem.bdf" "" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/VGASystem.bdf" { { 1248 1016 1220 1264 "OUT\[0..15\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730878967134 "|VGASystem|OUT[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[6\] GND " "Pin \"OUT\[6\]\" is stuck at GND" {  } { { "VGASystem.bdf" "" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/VGASystem.bdf" { { 1248 1016 1220 1264 "OUT\[0..15\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730878967134 "|VGASystem|OUT[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[7\] GND " "Pin \"OUT\[7\]\" is stuck at GND" {  } { { "VGASystem.bdf" "" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/VGASystem.bdf" { { 1248 1016 1220 1264 "OUT\[0..15\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730878967134 "|VGASystem|OUT[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[8\] GND " "Pin \"OUT\[8\]\" is stuck at GND" {  } { { "VGASystem.bdf" "" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/VGASystem.bdf" { { 1248 1016 1220 1264 "OUT\[0..15\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730878967134 "|VGASystem|OUT[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[9\] GND " "Pin \"OUT\[9\]\" is stuck at GND" {  } { { "VGASystem.bdf" "" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/VGASystem.bdf" { { 1248 1016 1220 1264 "OUT\[0..15\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730878967134 "|VGASystem|OUT[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[10\] GND " "Pin \"OUT\[10\]\" is stuck at GND" {  } { { "VGASystem.bdf" "" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/VGASystem.bdf" { { 1248 1016 1220 1264 "OUT\[0..15\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730878967134 "|VGASystem|OUT[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[11\] GND " "Pin \"OUT\[11\]\" is stuck at GND" {  } { { "VGASystem.bdf" "" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/VGASystem.bdf" { { 1248 1016 1220 1264 "OUT\[0..15\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730878967134 "|VGASystem|OUT[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[12\] GND " "Pin \"OUT\[12\]\" is stuck at GND" {  } { { "VGASystem.bdf" "" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/VGASystem.bdf" { { 1248 1016 1220 1264 "OUT\[0..15\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730878967134 "|VGASystem|OUT[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[13\] GND " "Pin \"OUT\[13\]\" is stuck at GND" {  } { { "VGASystem.bdf" "" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/VGASystem.bdf" { { 1248 1016 1220 1264 "OUT\[0..15\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730878967134 "|VGASystem|OUT[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[14\] GND " "Pin \"OUT\[14\]\" is stuck at GND" {  } { { "VGASystem.bdf" "" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/VGASystem.bdf" { { 1248 1016 1220 1264 "OUT\[0..15\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730878967134 "|VGASystem|OUT[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[15\] GND " "Pin \"OUT\[15\]\" is stuck at GND" {  } { { "VGASystem.bdf" "" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/VGASystem.bdf" { { 1248 1016 1220 1264 "OUT\[0..15\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730878967134 "|VGASystem|OUT[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1730878967134 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1730878967195 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "21 " "21 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1730878967711 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1730878967918 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730878967918 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VALUE\[8\] " "No output dependent on input pin \"VALUE\[8\]\"" {  } { { "VGASystem.bdf" "" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/VGASystem.bdf" { { 400 416 640 416 "VALUE" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730878968032 "|VGASystem|VALUE[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VALUE\[7\] " "No output dependent on input pin \"VALUE\[7\]\"" {  } { { "VGASystem.bdf" "" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/VGASystem.bdf" { { 400 416 640 416 "VALUE" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730878968032 "|VGASystem|VALUE[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VALUE\[6\] " "No output dependent on input pin \"VALUE\[6\]\"" {  } { { "VGASystem.bdf" "" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/VGASystem.bdf" { { 400 416 640 416 "VALUE" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730878968032 "|VGASystem|VALUE[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VALUE\[5\] " "No output dependent on input pin \"VALUE\[5\]\"" {  } { { "VGASystem.bdf" "" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/VGASystem.bdf" { { 400 416 640 416 "VALUE" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730878968032 "|VGASystem|VALUE[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VALUE\[4\] " "No output dependent on input pin \"VALUE\[4\]\"" {  } { { "VGASystem.bdf" "" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/VGASystem.bdf" { { 400 416 640 416 "VALUE" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730878968032 "|VGASystem|VALUE[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VALUE\[3\] " "No output dependent on input pin \"VALUE\[3\]\"" {  } { { "VGASystem.bdf" "" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/VGASystem.bdf" { { 400 416 640 416 "VALUE" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730878968032 "|VGASystem|VALUE[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VALUE\[2\] " "No output dependent on input pin \"VALUE\[2\]\"" {  } { { "VGASystem.bdf" "" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/VGASystem.bdf" { { 400 416 640 416 "VALUE" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730878968032 "|VGASystem|VALUE[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VALUE\[1\] " "No output dependent on input pin \"VALUE\[1\]\"" {  } { { "VGASystem.bdf" "" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/VGASystem.bdf" { { 400 416 640 416 "VALUE" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730878968032 "|VGASystem|VALUE[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VALUE\[0\] " "No output dependent on input pin \"VALUE\[0\]\"" {  } { { "VGASystem.bdf" "" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/VGASystem.bdf" { { 400 416 640 416 "VALUE" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730878968032 "|VGASystem|VALUE[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENABLE " "No output dependent on input pin \"ENABLE\"" {  } { { "VGASystem.bdf" "" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/VGASystem.bdf" { { 1240 640 816 1256 "ENABLE" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730878968032 "|VGASystem|ENABLE"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1730878968032 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "290 " "Implemented 290 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1730878968033 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1730878968033 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1730878968033 ""} { "Info" "ICUT_CUT_TM_LCELLS" "242 " "Implemented 242 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1730878968033 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1730878968033 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1730878968033 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 52 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730878968058 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov  6 07:42:48 2024 " "Processing ended: Wed Nov  6 07:42:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730878968058 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730878968058 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730878968058 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1730878968058 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1730878969528 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730878969528 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov  6 07:42:48 2024 " "Processing started: Wed Nov  6 07:42:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730878969528 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1730878969528 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off VGASystem -c VGASystem " "Command: quartus_fit --read_settings_files=off --write_settings_files=off VGASystem -c VGASystem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1730878969528 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1730878970738 ""}
{ "Info" "0" "" "Project  = VGASystem" {  } {  } 0 0 "Project  = VGASystem" 0 0 "Fitter" 0 0 1730878970738 ""}
{ "Info" "0" "" "Revision = VGASystem" {  } {  } 0 0 "Revision = VGASystem" 0 0 "Fitter" 0 0 1730878970739 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1730878970799 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1730878970799 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "VGASystem EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"VGASystem\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1730878970812 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1730878970852 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1730878970852 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "ip:inst2\|altpll:altpll_component\|ip_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"ip:inst2\|altpll:altpll_component\|ip_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ip:inst2\|altpll:altpll_component\|ip_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for ip:inst2\|altpll:altpll_component\|ip_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/ip_altpll.v" "" { Text "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/db/ip_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1730878971014 ""}  } { { "db/ip_altpll.v" "" { Text "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/db/ip_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1730878971014 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1730878971118 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1730878971137 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1730878971325 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1730878971325 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1730878971325 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1730878971325 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/users/public/quartus23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/public/quartus23.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/" { { 0 { 0 ""} 0 601 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1730878971344 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/users/public/quartus23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/public/quartus23.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/" { { 0 { 0 ""} 0 603 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1730878971344 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/users/public/quartus23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/public/quartus23.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/" { { 0 { 0 ""} 0 605 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1730878971344 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/users/public/quartus23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/public/quartus23.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/" { { 0 { 0 ""} 0 607 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1730878971344 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1730878971344 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1730878971348 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "26 47 " "No exact pin location assignment(s) for 26 pins of 47 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1730878971567 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VGASystem.sdc " "Synopsys Design Constraints File file not found: 'VGASystem.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1730878971816 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1730878971817 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1730878971818 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1730878971822 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1730878971823 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1730878971824 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node CLK~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1730878971850 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Debouncer:inst8\|inst " "Destination node Debouncer:inst8\|inst" {  } { { "Debouncer.bdf" "" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/Debouncer.bdf" { { 168 560 624 248 "inst" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1730878971850 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Debouncer:inst8\|inst1 " "Destination node Debouncer:inst8\|inst1" {  } { { "Debouncer.bdf" "" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/Debouncer.bdf" { { 168 640 704 248 "inst1" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1730878971850 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Debouncer:inst8\|inst2 " "Destination node Debouncer:inst8\|inst2" {  } { { "Debouncer.bdf" "" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/Debouncer.bdf" { { 168 720 784 248 "inst2" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1730878971850 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst11 " "Destination node inst11" {  } { { "VGASystem.bdf" "" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/VGASystem.bdf" { { 912 176 224 976 "inst11" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/" { { 0 { 0 ""} 0 261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1730878971850 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1730878971850 ""}  } { { "VGASystem.bdf" "" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/VGASystem.bdf" { { 48 16 184 64 "CLK" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/" { { 0 { 0 ""} 0 592 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1730878971850 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ip:inst2\|altpll:altpll_component\|ip_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node ip:inst2\|altpll:altpll_component\|ip_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1730878971850 ""}  } { { "db/ip_altpll.v" "" { Text "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/db/ip_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1730878971850 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst11  " "Automatically promoted node inst11 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1730878971851 ""}  } { { "VGASystem.bdf" "" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/VGASystem.bdf" { { 912 176 224 976 "inst11" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/" { { 0 { 0 ""} 0 261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1730878971851 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RST~input (placed in PIN 25 (CLK3, DIFFCLK_1n)) " "Automatically promoted node RST~input (placed in PIN 25 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1730878971851 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wrapper:I2C_Read\|i2c_master:i2c_master\|state\[3\] " "Destination node wrapper:I2C_Read\|i2c_master:i2c_master\|state\[3\]" {  } { { "i2c_master.sv" "" { Text "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/i2c_master.sv" 635 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1730878971851 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wrapper:I2C_Read\|i2c_master:i2c_master\|state\[2\] " "Destination node wrapper:I2C_Read\|i2c_master:i2c_master\|state\[2\]" {  } { { "i2c_master.sv" "" { Text "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/i2c_master.sv" 635 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1730878971851 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wrapper:I2C_Read\|i2c_master:i2c_master\|state\[1\] " "Destination node wrapper:I2C_Read\|i2c_master:i2c_master\|state\[1\]" {  } { { "i2c_master.sv" "" { Text "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/i2c_master.sv" 635 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1730878971851 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wrapper:I2C_Read\|i2c_master:i2c_master\|state\[0\] " "Destination node wrapper:I2C_Read\|i2c_master:i2c_master\|state\[0\]" {  } { { "i2c_master.sv" "" { Text "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/i2c_master.sv" 635 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1730878971851 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wrapper:I2C_Read\|i2c_master:i2c_master\|last_acknowledge " "Destination node wrapper:I2C_Read\|i2c_master:i2c_master\|last_acknowledge" {  } { { "i2c_master.sv" "" { Text "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/i2c_master.sv" 103 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1730878971851 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wrapper:I2C_Read\|i2c_master:i2c_master\|post_state\[3\] " "Destination node wrapper:I2C_Read\|i2c_master:i2c_master\|post_state\[3\]" {  } { { "i2c_master.sv" "" { Text "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/i2c_master.sv" 635 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1730878971851 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wrapper:I2C_Read\|i2c_master:i2c_master\|post_state\[2\] " "Destination node wrapper:I2C_Read\|i2c_master:i2c_master\|post_state\[2\]" {  } { { "i2c_master.sv" "" { Text "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/i2c_master.sv" 635 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1730878971851 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wrapper:I2C_Read\|i2c_master:i2c_master\|post_state\[1\] " "Destination node wrapper:I2C_Read\|i2c_master:i2c_master\|post_state\[1\]" {  } { { "i2c_master.sv" "" { Text "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/i2c_master.sv" 635 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1730878971851 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wrapper:I2C_Read\|i2c_master:i2c_master\|post_state\[0\] " "Destination node wrapper:I2C_Read\|i2c_master:i2c_master\|post_state\[0\]" {  } { { "i2c_master.sv" "" { Text "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/i2c_master.sv" 635 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1730878971851 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wrapper:I2C_Read\|i2c_master:i2c_master\|serial_clock " "Destination node wrapper:I2C_Read\|i2c_master:i2c_master\|serial_clock" {  } { { "i2c_master.sv" "" { Text "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/i2c_master.sv" 87 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1730878971851 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1730878971851 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1730878971851 ""}  } { { "VGASystem.bdf" "" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/VGASystem.bdf" { { 72 16 184 88 "RST" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/" { { 0 { 0 ""} 0 591 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1730878971851 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1730878972035 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1730878972036 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1730878972036 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1730878972037 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1730878972038 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1730878972039 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1730878972039 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1730878972039 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1730878972040 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1730878972040 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1730878972040 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "26 unused 2.5V 10 16 0 " "Number of I/O pins in group: 26 (unused VREF, 2.5V VCCIO, 10 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1730878972044 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1730878972044 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1730878972044 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1730878972044 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 7 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1730878972044 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 2 9 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1730878972044 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1730878972044 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1730878972044 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 6 4 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  4 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1730878972044 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 4 9 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1730878972044 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 7 5 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1730878972044 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1730878972044 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1730878972044 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1730878972122 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1730878972137 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1730878972550 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1730878972629 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1730878972664 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1730878974029 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1730878974029 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1730878974244 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X0_Y0 X10_Y11 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11" {  } { { "loc" "" { Generic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11"} { { 12 { 0 ""} 0 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1730878974800 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1730878974800 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1730878975045 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1730878975045 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1730878975047 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.41 " "Total time spent on timing analysis during the Fitter is 0.41 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1730878975154 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1730878975163 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1730878975320 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1730878975320 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1730878975485 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1730878975820 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/output_files/VGASystem.fit.smsg " "Generated suppressed messages file C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/output_files/VGASystem.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1730878976031 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5480 " "Peak virtual memory: 5480 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730878976347 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov  6 07:42:56 2024 " "Processing ended: Wed Nov  6 07:42:56 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730878976347 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730878976347 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730878976347 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1730878976347 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1730878977501 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730878977502 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov  6 07:42:57 2024 " "Processing started: Wed Nov  6 07:42:57 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730878977502 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1730878977502 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off VGASystem -c VGASystem " "Command: quartus_asm --read_settings_files=off --write_settings_files=off VGASystem -c VGASystem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1730878977502 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1730878977770 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1730878978108 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1730878978125 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4681 " "Peak virtual memory: 4681 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730878978315 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov  6 07:42:58 2024 " "Processing ended: Wed Nov  6 07:42:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730878978315 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730878978315 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730878978315 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1730878978315 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1730878978953 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1730878979657 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730878979658 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov  6 07:42:59 2024 " "Processing started: Wed Nov  6 07:42:59 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730878979658 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1730878979658 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta VGASystem -c VGASystem " "Command: quartus_sta VGASystem -c VGASystem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1730878979658 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1730878979808 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1730878979946 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1730878979946 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730878979984 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730878979984 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VGASystem.sdc " "Synopsys Design Constraints File file not found: 'VGASystem.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1730878980126 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1730878980126 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLK CLK " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLK CLK" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1730878980127 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1730878980127 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1730878980127 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1730878980127 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FourDigitSSD:MUX\|lpm_counter:FrequencyDivider\|cntr_c3g:auto_generated\|counter_reg_bit\[12\] FourDigitSSD:MUX\|lpm_counter:FrequencyDivider\|cntr_c3g:auto_generated\|counter_reg_bit\[12\] " "create_clock -period 1.000 -name FourDigitSSD:MUX\|lpm_counter:FrequencyDivider\|cntr_c3g:auto_generated\|counter_reg_bit\[12\] FourDigitSSD:MUX\|lpm_counter:FrequencyDivider\|cntr_c3g:auto_generated\|counter_reg_bit\[12\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1730878980128 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FourDigitSSD:MUX\|Sequencer:inst2\|inst FourDigitSSD:MUX\|Sequencer:inst2\|inst " "create_clock -period 1.000 -name FourDigitSSD:MUX\|Sequencer:inst2\|inst FourDigitSSD:MUX\|Sequencer:inst2\|inst" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1730878980128 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1730878980128 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1730878980130 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1730878980130 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1730878980131 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1730878980148 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1730878980173 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1730878980173 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.396 " "Worst-case setup slack is -1.396" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730878980177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730878980177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.396              -1.396 CLK  " "   -1.396              -1.396 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730878980177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.483              -0.483 FourDigitSSD:MUX\|lpm_counter:FrequencyDivider\|cntr_c3g:auto_generated\|counter_reg_bit\[12\]  " "   -0.483              -0.483 FourDigitSSD:MUX\|lpm_counter:FrequencyDivider\|cntr_c3g:auto_generated\|counter_reg_bit\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730878980177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.114               0.000 FourDigitSSD:MUX\|Sequencer:inst2\|inst  " "    0.114               0.000 FourDigitSSD:MUX\|Sequencer:inst2\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730878980177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.201               0.000 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   36.201               0.000 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730878980177 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730878980177 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.452 " "Worst-case hold slack is 0.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730878980181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730878980181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 CLK  " "    0.452               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730878980181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 FourDigitSSD:MUX\|Sequencer:inst2\|inst  " "    0.497               0.000 FourDigitSSD:MUX\|Sequencer:inst2\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730878980181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.569               0.000 FourDigitSSD:MUX\|lpm_counter:FrequencyDivider\|cntr_c3g:auto_generated\|counter_reg_bit\[12\]  " "    0.569               0.000 FourDigitSSD:MUX\|lpm_counter:FrequencyDivider\|cntr_c3g:auto_generated\|counter_reg_bit\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730878980181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.743               0.000 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.743               0.000 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730878980181 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730878980181 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1730878980189 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1730878980192 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.487 " "Worst-case minimum pulse width slack is -1.487" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730878980197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730878980197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 FourDigitSSD:MUX\|Sequencer:inst2\|inst  " "   -1.487              -1.487 FourDigitSSD:MUX\|Sequencer:inst2\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730878980197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 FourDigitSSD:MUX\|lpm_counter:FrequencyDivider\|cntr_c3g:auto_generated\|counter_reg_bit\[12\]  " "   -1.487              -1.487 FourDigitSSD:MUX\|lpm_counter:FrequencyDivider\|cntr_c3g:auto_generated\|counter_reg_bit\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730878980197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.625               0.000 CLK  " "    9.625               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730878980197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.721               0.000 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.721               0.000 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730878980197 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730878980197 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1730878980282 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1730878980304 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1730878980523 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1730878980589 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1730878980598 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1730878980598 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.347 " "Worst-case setup slack is -1.347" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730878980604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730878980604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.347              -1.347 CLK  " "   -1.347              -1.347 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730878980604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.402              -0.402 FourDigitSSD:MUX\|lpm_counter:FrequencyDivider\|cntr_c3g:auto_generated\|counter_reg_bit\[12\]  " "   -0.402              -0.402 FourDigitSSD:MUX\|lpm_counter:FrequencyDivider\|cntr_c3g:auto_generated\|counter_reg_bit\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730878980604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.210               0.000 FourDigitSSD:MUX\|Sequencer:inst2\|inst  " "    0.210               0.000 FourDigitSSD:MUX\|Sequencer:inst2\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730878980604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.394               0.000 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   36.394               0.000 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730878980604 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730878980604 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.400 " "Worst-case hold slack is 0.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730878980610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730878980610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 CLK  " "    0.400               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730878980610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.447               0.000 FourDigitSSD:MUX\|Sequencer:inst2\|inst  " "    0.447               0.000 FourDigitSSD:MUX\|Sequencer:inst2\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730878980610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.507               0.000 FourDigitSSD:MUX\|lpm_counter:FrequencyDivider\|cntr_c3g:auto_generated\|counter_reg_bit\[12\]  " "    0.507               0.000 FourDigitSSD:MUX\|lpm_counter:FrequencyDivider\|cntr_c3g:auto_generated\|counter_reg_bit\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730878980610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.690               0.000 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.690               0.000 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730878980610 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730878980610 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1730878980617 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1730878980625 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.487 " "Worst-case minimum pulse width slack is -1.487" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730878980629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730878980629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 FourDigitSSD:MUX\|Sequencer:inst2\|inst  " "   -1.487              -1.487 FourDigitSSD:MUX\|Sequencer:inst2\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730878980629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 FourDigitSSD:MUX\|lpm_counter:FrequencyDivider\|cntr_c3g:auto_generated\|counter_reg_bit\[12\]  " "   -1.487              -1.487 FourDigitSSD:MUX\|lpm_counter:FrequencyDivider\|cntr_c3g:auto_generated\|counter_reg_bit\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730878980629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.551               0.000 CLK  " "    9.551               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730878980629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.718               0.000 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.718               0.000 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730878980629 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730878980629 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1730878980695 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1730878980791 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1730878980792 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1730878980792 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.590 " "Worst-case setup slack is -0.590" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730878980796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730878980796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.590              -0.590 CLK  " "   -0.590              -0.590 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730878980796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.101               0.000 FourDigitSSD:MUX\|lpm_counter:FrequencyDivider\|cntr_c3g:auto_generated\|counter_reg_bit\[12\]  " "    0.101               0.000 FourDigitSSD:MUX\|lpm_counter:FrequencyDivider\|cntr_c3g:auto_generated\|counter_reg_bit\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730878980796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.624               0.000 FourDigitSSD:MUX\|Sequencer:inst2\|inst  " "    0.624               0.000 FourDigitSSD:MUX\|Sequencer:inst2\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730878980796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   38.329               0.000 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   38.329               0.000 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730878980796 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730878980796 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730878980804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730878980804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 CLK  " "    0.186               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730878980804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.206               0.000 FourDigitSSD:MUX\|Sequencer:inst2\|inst  " "    0.206               0.000 FourDigitSSD:MUX\|Sequencer:inst2\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730878980804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.247               0.000 FourDigitSSD:MUX\|lpm_counter:FrequencyDivider\|cntr_c3g:auto_generated\|counter_reg_bit\[12\]  " "    0.247               0.000 FourDigitSSD:MUX\|lpm_counter:FrequencyDivider\|cntr_c3g:auto_generated\|counter_reg_bit\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730878980804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297               0.000 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.297               0.000 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730878980804 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730878980804 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1730878980810 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1730878980816 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730878980821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730878980821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 FourDigitSSD:MUX\|Sequencer:inst2\|inst  " "   -1.000              -1.000 FourDigitSSD:MUX\|Sequencer:inst2\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730878980821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 FourDigitSSD:MUX\|lpm_counter:FrequencyDivider\|cntr_c3g:auto_generated\|counter_reg_bit\[12\]  " "   -1.000              -1.000 FourDigitSSD:MUX\|lpm_counter:FrequencyDivider\|cntr_c3g:auto_generated\|counter_reg_bit\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730878980821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.435               0.000 CLK  " "    9.435               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730878980821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.798               0.000 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.798               0.000 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730878980821 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730878980821 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1730878981199 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1730878981200 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4758 " "Peak virtual memory: 4758 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730878981279 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov  6 07:43:01 2024 " "Processing ended: Wed Nov  6 07:43:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730878981279 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730878981279 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730878981279 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1730878981279 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1730878982339 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730878982339 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov  6 07:43:02 2024 " "Processing started: Wed Nov  6 07:43:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730878982339 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1730878982339 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off VGASystem -c VGASystem " "Command: quartus_eda --read_settings_files=off --write_settings_files=off VGASystem -c VGASystem" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1730878982339 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1730878982742 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VGASystem.vo C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/simulation/questa/ simulation " "Generated file VGASystem.vo in folder \"C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1730878982822 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4635 " "Peak virtual memory: 4635 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730878982847 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov  6 07:43:02 2024 " "Processing ended: Wed Nov  6 07:43:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730878982847 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730878982847 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730878982847 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1730878982847 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 64 s " "Quartus Prime Full Compilation was successful. 0 errors, 64 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1730878983459 ""}
