t reduc commun latenc path multiplex optic interconnect multiprocessor system a abstractreduc commun latenc perform bottleneck optic interconnect multiprocessor system promin import convent approach establish connect multiplex network use set independ time slot or virtual channel along path connect approach requir use switch devic capabl interchang time slot thu introduc latenc addit hardwar control complex paper propos approach allopt time divis multiplex tdm commun multiprocessor system idea establish connect along path use set time slot or virtual channel depend other timeslot interchang requir compar propos approach convent one term overal commun latenc found that despit possibl establish connect may take longer time propos approach result lower overal commun latenc elimin delay introduc timeslot interchang switch devic b virtual channel increas bandwidth util facilit adapt rout algorithm well static map commun requir variou applic tdm techniqu also use toler propag latenc optic interconnect multiprocessor system reduc control complex channel alloc tdm system wavelength divis multiplex wdm system key issu address optic interconnect multiprocessor system reduct commun latenc perform bottleneck system paper describ new multiplex approach establish allopt connect multiprocessor system compar convent multiplex approach paper organ follow section provid motiv consid circuitswitch describ possibl way achiev global synchron requir tdm commun section describ connect especi virtual connect establish multiplex network specif convent approach call link multiplex or lm describ section use lm connect may establish select time slot link independ time slot select link along path thu order transfer messag two possibl differ time slot switch network requir capabl interchang time slot propos approach call path multiplex or pm describ section use approach time slot select link along path depend other timeslot interchang need transfer messag along path exampl connect may establish along path select time slot everi link network control signal involv select time slot establish connect describ section section examin compon overal commun latenc compar compon two approach intuit given network contain set exist connect like set independ time slot rather set time slot depend other avail establish new connect therefor convent lm may result shorter block time howev timeslot interchang lm introduc delay part network propag latenc thu pm may reduc overal commun latenc well hardwar control complex due elimin timeslot interchang rest section present analyt simul result show that rang paramet valu consid propos pm approach reduc overal commun latenc compar lm approach thu pm may use design high perform low complex optic interconnect multiprocessor system conclud paper section commun tdm network consid network consist switch fix number input output input output use interconnect switch set extern link other use connect local process element set intern link figur show exampl meshlik topolog switch network four pair extern link adjac switch one pair intern link process element pe link timemultiplex creat multipl virtual link multipl time slot high bandwidth easier obtain optic interconnect electron one propos use fiber link connect optic switch altern support multiprocessor commun circuit switch processor commun send receiv messag done via either circuitswitch packetswitch paper studi circuitswitch network particular focu commun latenc two tdm circuitswitch method lm pm describ detail section section respect motiv studi optic interconnect packetswitch would requir convers electron optic signal intermedi switch node address decod purpos convers expens time implement cost hand sinc optic interconnect system enough bandwidth circuitswitch use trade bandwidth elimin convers addit high avail bandwidth softwar or protocol latenc andor hardwar or network commun latenc becom performancelimit factor use light weight protocol compil commun memori map interfac softwar latenc significantli reduc case import reduc network commun latenc synchron optic clock distribut system offer less clock skew better nois immun electron one rel larger fanout optic make possibl distribut global clock gener highpow laser hundr receiv modul high frequenc optic clock distribut system processor switch receiv ident copi global clock signal recent implement cray seri processor consid tdm network global synchron requir data packet level bit level specif multiplex differ messag done base time slot durat time slot typic equal durat sever hundr bit synchron purpos guard band end time slot use accommod possibl drift jitter exampl durat time slot ns includ guard band ns end ns use transmit data transmiss rate gb packet bit transmit time slot issu relat optim durat time slot depend mani factor includ transmiss technolog well commun requir applic address paper tdm network physic link timemultiplex rate time slot specif time horizon link divid interv k time slot k time slot correspond virtual channel interv k time slot refer frame k call frame size multiplex degre typic time signal travel link at feet less durat guard band henc processor switch network synchron global time slot clock connect establish use set time slot one link physic path sourc destin given link time slot frame use establish connect durat connect time slot next frame also use connect howev discuss later differ time slot may may use differ link depend whether lm pm use establish virtual path order establish connect physic path pp sourc destin chosen first afterward virtual path vp consist sever time slot one link physic path select connect establish pp select studi extens well understood follow illustr connect establish assum pp select specif follow two subsect give detail descript exampl time slot select two adjac link kind switch requir use convent link multiplex lm propos path multiplex pm approach respect subsect describ network control signal is control inform need establish vp exchang link multiplex lm one way establish vp tdm network socal link multiplex lm approach specif vp may establish set independ time slot along pp thi howev call use time slot interchang tsi order transfer inform carri connect one time slot one link anoth time slot next link along path tsi capabl interchang k time slot view black box one input one output multiplex k virtual channel equival carri frame k time slot figur a k assum thu input output frame time slot tsi switch time slot input frame time slot output frame respect set tsi properli time slot input frame switch idl time slot output frame ie time slot time slot input frame switch gener form tsi socal timespacetim tst switch input output switch becom tsi tst switch may view augment theta switch input output multiplex k time slot set tst properli time slot input switch idl time slot output figur b show tst time slot input q switch time slot output illustr lm approach use exampl shown figur switch network requir tst switch assum vp need establish two physic link x sinc switch ff interchang time slot messag may arriv time slot x leav time slot j long two time slot use connect is establish connect use lm time slot j select independ link x respect electron tsi tsi or tst implement either electron optic electron implement tsi shown figur opticaltoelectron oe convers circuit ie receiv input side convert incom optic signal electron one convert signal time slot store input buffer respect theta crossbar switch input output buffer set content given input buffer copi desir output buffer figur show set use tsi figur a final electronictoopt eo convers circuit transmitt transmit content output buffer order one drawback electron implement tsi or tst expens high speed receiv transmit circuit insid switch also make tsi or tst nontranspar bitrat specif network consist theta tst addit one pair receiv transmit circuit processortonetwork or processortoswitch interfac anoth need insid switch one inputoutput link sinc circuit design specif receiv transmit speed say gb one replac achiev higher bitrat transmiss say gb anoth drawback special interest us paper delay introduc process buffer and interchang time slot input output frame need align accord frame clock specif frame integr desir is incom time slot belong input frame need output frame everi incom time slot need delay least k time slot incom time slot delay addit need chang rel posit output frame exampl incom time slot delay slot order becom outgo time slot even frame integr desir incom time slot may also delay exampl figur sinc incom time slot need becom outgo time slot transmit next frame result delay time slot optic tsi tst tsi or tst also implement optic use fiberloop delay line lithium niobat direct coupler also call switch figur show optic tsi tsi consist five theta switch set either straight cross x the symbol figur stand dontcar fiberloop delay line one time slot delay place lower link first second switch well fourth fifth switch addit delay two time slot place second third switch well third fourth switch five switch set sequenc state shown figur incom time slot becom outgo time slot delay time slot respect figur show set use tsi figur note implement output frame align input frame howev incom time slot need becom outgo time slot output frame start time word output frame need delay time slot incom time slot need becom outgo time slot respect incom time slot delay maximum delay time slot total number delay avail tsi note although optic implement elimin eo oe convers switch therefor provid bitrat transpar optic tsi without drawback one thing they like electron tsi introduc delay part propag latenc network illustr abov addit control hardwar complex optic tst introduc addit crosstalk attenu optic signal undesir effect could detriment perform optic interconnect multiprocessor system next section describ approach establish allopt connect without use tst path multiplex pm describ propos approach detail first review connect paradigm call reconfigur tdm rtdm previous develop indirect network use rtdm indirect network crossbar multistag interconnect network min behav like timemultiplex switch tm specif network repeatedli goe sequenc configur one time slot figur illustr possibl sequenc four configur theta switch may go through like tst switch shown figur b input output tm multiplex degre howev unlik tst time slot input link switch time slot output link tm shown figur mean tm capabl interchang time slot tst switch doe result signal arriv given input time slot go output depend sole switch set time slot theta switch possibl connect establish multiplex switch degre may result unnecessarili long latenc given inputoutput connect establish everi time slot rtdm provid effici multiprocessor commun either static dynam reconfigur reduc multiplex degre k establish requir connect note that one easili adapt k tm accord applic requir wherea optic tst k fix architectur propos path multiplex approach extend principl rtdm establish connect direct network consist tm switch multiplex degre k figur illustr idea pm approach let us assum vp need establish along link wx switch ff set interconnect link w link x time slot k consid case propag delay link x neglig compar durat time slot sinc messag carri connect arriv switch fi also time slot i abl set switch fi link x interconnect link time slot i in figur mean i note link propag delay x neglig say equal connect establish time slot fi set link x interconnect link either case time slot use link which j depend time slot use link x which i gener use pm approach time slot link along path select way packet flow link without buffer time slot interchang requir network control section describ connect establish assum physic path alreadi chosen assum addit data network use timemultiplex optic interconnect control network use exchang control inform need establish virtual and physic path although control network may physic topolog differ data network assum physic topolog use interconnect router or commun coprocessor attach switch discuss next amount bandwidth requir exchang control inform rel low compar requir exchang data exampl address node system node bit long control packet may thu bit long onetenth data packet assum contain bit thu control network may oper bitrat much lower data network make feasibl implement control network electron mani techniqu develop establish pp direct network appli establish vp one way reservereleas pp hypercub describ way reservereleas connect includ pp vp accord rtdm paradigm min describ although mani variat vp establish concentr basic scheme distribut control follow discuss particular describ scheme pm case lm similar let set avail time slot link l maintain list denot avail list implement kbit string k number time slot frame addit two lookup tabl call pptabl vptabl store inform link form pp time slot assign vp respect inform distribut among router specif router access avail list outgo link switch attach to also access part pptabl specifi outgo link use given pp part v p tabl specifi time slot particular outgo link assign given v p control inform exchang among router form packet reserv releas v p follow sourc construct reserv packet re v p buffer copi request send request local router wait acknowledg either posit neg re v p packet specifi sourc destin address simpli id pp also contain list time slot denot init also implement kbit string processor wish transmit upon receiv re v p packet router identifi outgo link l base pp tabl router perform follow setintersect oper implement bitwis oper updat list packet result init list empti part avail list includ set time slot init lock prevent use v p s re v p packet forward next router along pp destin reach re v p reach destin time slot init list denot ts select destin processor construct ack v p packet contain ts ack v p packet sent back sourc processor direct opposit one taken re v p upon receiv router unlock part avail list previous lock re v p time slot ts delet part and avail assign v p router also set switch attach data carri v p switch time slot ts link l final ack v p sent anoth router sourc reach upon receiv ack v p sourc start messag transfer begin next transmit time slot may may current frame messag divid data packet messag transfer complet frame sinc one data packet sent time slot frame upon complet messag transfer sourc construct rel v p packet send destin time slot assign v p releas result init list re v p packet becom empti intermedi router set intersect oper router drop re v p construct nack v p packet nack v p packet sent sourc way similar ack v p sent differ time unlock oper perform router sourc receiv nack v p may send copi re v p packet later time note signal done lm similar way except need maintain init list perform setintersect oper re v p packet lock arbitrari time slot avail list intermedi router lock time slot unlock either nack v p ack v p packet pm latter case time slot previous lock assign v p also note control network oper mb onetenth bitrat data network assum ie gb time need transmit control packet hundr nanosecond one time slot assum process control packet router also take hundr nanosecond time control packet go one router next slot maxim time sourc wait receiv acknowledg time slot h number hop sourc destin amount time modest overhead compar time messag receiv destin compar pm lm sinc tst switch higher control hardwar complex tm switch expens adopt lm approach propos pm approach especi former use electron tst addit come choos appropri multiplex degre applic pm approach much flexibl lm approach especi latter use optic tst complex flexibl asid focu compar studi perform two approach term commun latenc introduc mention earlier may take longer abl establish vp pm lm request reserv time slot differ link as pm like block request reserv possibl differ time slot as lm hand sinc tmss use pm introduc delay buffer interchang time slot data flow network less delay pm lm vp establish henc overal commun latenc pm approach may smaller lm approach next three subsect first examin compon commun latenc compar pm lm approach via analysi simul commun latenc circuitswitch commun time includ messagetransmiss time commun latenc messag divid packet time requir transmit messag network km time slot either lm pm describ section larg messag size ie larg m bandwidth latenc network import hand small messag size latenc becom import well known optic interconnect suitabl highbandwidth commun is messag size larg one focus paper studi way reduc latenc optic interconnect system messag size small say bit bit sinc messagetransmiss time lm pm consid compar studi lm pm commun latenc sum two compon valu circuitestablish latenc le networkpropag latenc ln former includ block time denot lb signal overhead block time larg due interv time request fail time fail request resubmit specif durat period time connect request first gener sourc till time first packet sent establish connect exclud signal overhead amount time exchang control inform sinc signal overhead depend mani factor network topolog control scheme use eg either central distribut consid compar studi lm pm word use lb place le second compon commun latenc ln time signal travers establish path sourc destin like circuitestablish latenc ln compos two part link propag latenc switch latenc first part time optic signal travers extern link along path sinc reason network topolog even longest path less ten hop sinc optic signal travers hop much less nanosecond multiprocessor system link propag latenc often neglig rel durat time slot a hundr nanosecond discuss section second part ln switch latenc time messag go switch along path pm use part also neglig sinc optic signal travers switch optic domain without buffer accordingli ln ignor pm use howev discuss sec tst switch capabl interchang time slot introduc delay signal buffer either optic electron domain could vari depend implement tst well time slot need interchang simplic assum incom time slot delay averag k time slot go tst assum distanc sourc destin h hop total switch latenc along path exclud sourc destin point k accordingli lm use ln longer ignor summar let averag block time pm lm lb pm lb lm respect denot commun latenc two approach lpm llm respect throughout compar studi lm pm approach focu valu lpm defin eq improv ratio defin follow llm theta henc larger is better pm becom compar lm exampl mean mean compar studi involv two part analyt work simul case direct network whose link timemultiplex degre k studi commun latenc result lm pm evalu common assumpt analysi simul simplifi evalu process made assumpt predetermin shortest path use establish given connect even though altern path may exist pe request buffer size b time slot buffer full pe gener probabl r new request transmit messag averag length packet thu messag request gener rate r traffic packet rate r copi reject request resubmit time slot multipl frame durat k note previou studi shown normal servic time nst minim k around henc focu result obtain small k destin messag randomli chosen among processor elabor assumpt go along probabl analysi section studi probabl request connect establish use either pm lm network steadyst probabl use calcul lb consid n theta n toru switch four pair extern link averag length connect term number hop n first consid case timemultiplex order facilit analysi assum traffic evenli distribut network henc traffic switch statist ident moreov switch traffic input or output link also statist ident use model illustr figur studi steadyst behavior network denot u probabl given time slot extern link occupi connect addit denot v probabl given time slot intern link pe switch occupi connect origin pe then probabl given time slot intern link from switch pe occupi connect destin pe also v let h averag length connect in term number hop sinc total number establish connect vn occupi averag h link n link toru probabl given link occupi is altern relationship u v deriv treat u v fraction connect carri extern input link intern output link respect sinc probabl given connect termin switch h use notat p h k the success probabl p h k the failur probabl denot probabl given connect cannot establish sourc destin h hop away multiplex degre k trivial case which equival timemultiplex lm propos pm approach differ result p h specif sinc connect establish h extern link along path avail multiplex degre k pm lm approach result differ success proba biliti consid first case pm use may begin probabl none k time slot avail h link base eq probabl sinc connect establish long one k time slot time slot avail along h link consid case lm use given link probabl none k time slot avail u k thu probabl least one time slot avail given link connect establish long h link along path one time slot avail simplifi analysi assum effect packet gener rate r independ time sinc p which either p pm plm success probabl v probabl connect origin pe establish sinc p function u see eq turn relat v combin eq eq get follow equat pm similarli combin eq eq get follow equat lm given h k r solv eq use secant method exampl obtain steadyst valu u pm similarli obtain steadyst valu u lm solv eq figur plot solut eq specif h k r expect valu u increas r fact given r valu u increas k consist previou result show that gener multiplex improv bandwidth util network throughput result also shown given r k u decreas h due fact longer path smaller chanc establish success obtain u success probabl p obtain use eq pm lm respect figur show steadyst success probabl r similar u increas k decreas h obtain success probabl p either pm lm determin block time two approach request satisfi first time submit occur probabl p first packet sent k time slot averag resubmiss interv failur connect experi latenc due block t latenc t therefor result therefor may calcul block time lb pm lb lm substitut p pm plm p equat result determin commun latenc lpm llm accord eq eq respect follow final determin improv ratio accord eq assum r respect tabl show result obtain probabl analysi tabl one see case pm result reduc commun latenc compar lm note sinc larger mean larger penalti pm improv ratio decreas t addit sinc success probabl pm lm decreas h exponenti switch latenc lm alon increas h linearli h affect improv ratio posit neg way studi found almost case decreas h neg effect domin result verifi simul discuss next subsect lpm llm tabl analyt result connect latenc improv ratio simul studi order keep analysi simpl assum probabl establish connect depend messag length messag buffer size addit analysi assum nodesymmetr network toru complementari part compar studi simul also conduct evalu lm pm approach two dimension n theta n mesh simul program written c use librari yacsim statist measur connect latenc result pm lm collect confid level less confid interv larger addit averag distanc hop sourc destin connect establish also collect use averag valu h eq which togeth multiplex degre k use determin llm therefor improv ratio exampl simul mesh differ size found averag valu h n theta n network n consist analyt result obtain follow equat simul result present figur obtain limit messag rate r exceed certain point beyond network satur indic steadi even decreas network throughput practic actual traffic appli network would and should exceed satur point simul result indic within rang paramet valu consid pm approach alway result lower commun latenc lm approach figur improv ratio commun latenc pm lpm shown result obtain use follow paramet valu network size n multiplex degre messag contain packet processor messag buffer size simul result indic network near satur messag rate r reach point improv ratio commun latenc pm approach time slot respect low messag rate eg improv ratio almost occur low messag rate lpm near llm domin switch latenc time slot also observ improv ratio decreas messag rate differ network propag delay ln pm lm remain almost constant eg time slot differ success probabl pm lm increas network traffic load henc differ block time lb two approach increas network traffic load figur effect buffer size b improv ratio commun latenc pm shown seen case improv ratio although given messag rate improv ratio decreas b consist previou observ larger valu b translat heavier traffic load messag rate figur show although improv ratio decreas t case due fact onetim failur probabl establish connect higher pm lm see eq thu larger penal pm lm put differ larger magnifi disadvantag pm rel lm establish connect see eq figur show improv ratio increas k llm result the horizont line simul result indic network toler heavier traffic load larger k regard larger k help pm much lm reduc block time lb howev larger k mean larger switch latenc henc larger commun latenc lm result larger improv ratio order investig effect network size independ effect traffic load compar lpm llm perlink load differ valu n one way fix perlink load use r averag number messag gener network r delta n r specif messag travel averag distanc order n sourc destin number link network order n per link load fix total number messag network proport n note that sinc n pe pe gener request probabl simul result indic although absolut valu commun latenc pm lm increas n differ also increas due increas averag distanc sourc destin h linear n therefor seen figur given valu r improv ratio network differ size same worth note finit buffer size b r network differ size guarante actual load also same final order investig effect messag length independ traffic load obtain improv ratio result r differ r addit also set buffer size b number packet instead messag buffer seen result shown figur improv ratio increas slightli m larger mean connect kept longer fewer connect need establish transfer number packet result neg effect block time pm overal commun latenc decreas therefor pm gain advantag lm m proport tempor local commun increas note messag size larg messag transmiss time may domin commun time see section make reduct commun latenc achiev pm less import howev distribut sharedmemori system messag transfer trigger memori refer messag size usual small addit sinc softwar latenc messag transfer low reduc hardwar latenc lb ln via use pm becom import summar compar studi shown pm effect reduc commun latenc wide rang practic situat specif long network satur heavi traffic improv ratio least obtain particular improv ratio increas multiplex degre tempor local commun which proport messag length scale network size note simul uniform messag rout ie random destin assum mani applic spatial local exist commun pattern exampl processor may send messag processor within certain distanc ie number hop higher probabl processor effect nonuniform messag rout latenc reduct achiev pm need investig further conclud remark high bandwidth avail optic becom increasingli import reduc commun latenc ultim limit perform multiprocessor system util optic interconnect paper propos path multiplex pm approach altern convent link multiplex lm approach establish connect tdm network studi issu relat implement approach compar two term result commun latenc analysi simul convent lm approach use switch capabl interchang time slot pm approach not although lm approach may result shorter block time due flexibl select time slot establish connect found propos pm approach reduc overal commun latenc elimin delay caus interchang time slot result obtain block probabl two approach tdm network agre principl two analog approach wdm network although latter commun latenc issu quit differ interchang wavelength incur littl delay note that asid issu commun latenc hardwar control complex network use timeslotinterchang tsi higher use timemultiplex switch tm particular network use electron tsi transpar data rate format use optic tsi fix multiplex degre thu incap adapt differ applic certain multiplex degre yield optim result relat work found pm nearli effect lm realiz permut class network includ linear array ring meshestori hypercub studi focus costeffect lm pm network capabl establish random connect support gener static compil commun underway acknowledg author would like acknowledg partial support nation scienc foundat contract number mip air forc offic scientif research contract number afosr respect author would also like thank anonym review valuabl comment help improv qualiti paper r comparison optic electr interconnect base power speed consider optic interconnect vlsi system optic interconnect multiprocessor cost perform analysi optic interconnect touchston supercomput program optic interconnect interprocessor commun connect machin deadlockfre messag rout multiprocessor interconnect network high perform commun processor network a survey wormhol rout techniqu direct network array processor pipelin optic buss time multiplex optic comput space multiplex waveguid optic interconnect multiprocessor system timedivis optic commun multiprocessor array reconfigur timedivis multiplex min multiprocessor commun dynam reconfigur optic interconnect network time divis multiplex hierarch scalabl photon architectur high perform processor interconnect a timewavelength assign algorithm wdm star network new architectur optic tdm switch serial time slot interchang optic implement architectur improv signaltonois ratio photon system fiberloop delay line toward high commun perform compil commun circuit switch interconnect network architectur requir parallel scientif applic explicit commun gigabit sci cluster interfac memori channel network pci a new supercomputerclass system interconnect implement optic clock distribut supercomput introduct parallel algorithm architectur array serial array shuffleexchang architectur univers permut time slot a conflictfre memori design multiprocessor experiment modular switch system timemultiplex photon center stage the ipsc directconnect commun technolog perform analysi multistag interconnect network configur oper version lightpath commun approach highbandwidth optic wan a wavelengthconvert optic network optim rout wavelength assign allopt network on multiplex degre requir emb permut class interconnect network tr ctr praveen jayachandran praveen bhamidipati c siva ram murthi provid elast qo optic burst switch network comput network intern journal comput telecommun network v n p march xin yuan rami melhem rajiv gupta algorithm support compil commun ieee transact parallel distribut system v n p februari xijun zhang chunm qiao schedul alltoal person connect costeffect design wdm ring ieeeacm transact network ton v n p june chunm qiao yousong mei offlin permut embed schedul multiplex optic network regular topolog ieeeacm transact network ton v n p april constantin katsini bahram nabet scalabl interconnect network architectur petaflop comput journal supercomput v n p februari