0.6
2019.1
May 24 2019
15:06:07
D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.sim/sim_1/synth/timing/xsim/tdc_delayline_tb_time_synth.v,1578530438,verilog,,,,glbl;tdc_delayline,,,,,,,,
D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sim_1/new/tdc_delayline_tb.vhd,1578530416,vhdl,,,,tdc_delayline_tb,,,,,,,,
