git clone --depth 1 --no-tags https://github.com/dl123456123/btl-tkll.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/641907053
git clone --depth 1 --no-tags https://github.com/Karthikeyan564/TF_Engine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/639073339
git clone --depth 1 --no-tags https://github.com/SE-O22-ITESO/p3-pipeline-david_michel-ethan_castillo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/639274685
git clone --depth 1 --no-tags https://github.com/laxmigayatri2003/Parallel_Signed_Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/639270448
git clone --depth 1 --no-tags https://github.com/MadhuriPotta/four_bit_adder_cadence_Digital.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/639842334
git clone --depth 1 --no-tags https://github.com/wayneouow/NCKUES-ic-training.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637065558
git clone --depth 1 --no-tags https://github.com/DillibabuShanmugam/picochip_backend_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637848442
git clone --depth 1 --no-tags https://github.com/Ahmeddtarek/GCD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637980532
git clone --depth 1 --no-tags https://github.com/wooki0110/Graduate_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637770152
git clone --depth 1 --no-tags https://github.com/singhals163/CSE_Bubble.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637329492
git clone --depth 1 --no-tags https://github.com/OmarBadr108/Vending_Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637362560
git clone --depth 1 --no-tags https://github.com/BaiyanHuo/3-1-HardwareAdder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637189718
git clone --depth 1 --no-tags https://github.com/pimyn-girgis/Sequential_Signed_Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637440281
git clone --depth 1 --no-tags https://github.com/nkasaby/Signed-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/635883016
git clone --depth 1 --no-tags https://github.com/priydarshiroopak/KGP-RISC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/635702216
git clone --depth 1 --no-tags https://github.com/Juanen07/Proyecto_Arqui.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/638544331
git clone --depth 1 --no-tags https://github.com/TanmayD23/FPGA-implememtation-of-ESPNET.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/638552381
git clone --depth 1 --no-tags https://github.com/DaveVaishnavi/SPI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/636436588
git clone --depth 1 --no-tags https://github.com/shblythe/verilog_modules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634858389
git clone --depth 1 --no-tags https://github.com/itaysam100/hi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634919908
git clone --depth 1 --no-tags https://github.com/yoneda8857/caravel_tutorial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/635141102
git clone --depth 1 --no-tags https://github.com/Dario-CP/ELEC-5140-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634814948
git clone --depth 1 --no-tags https://github.com/owtlaw6/AC-modelsim-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634908600
git clone --depth 1 --no-tags https://github.com/alphaIIgeek/basic-protocol-for-learning.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/635346055
git clone --depth 1 --no-tags https://github.com/rainbow1128/Pipelined-DES-Verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/635177819
git clone --depth 1 --no-tags https://github.com/offnaria/offnariscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/635244725
git clone --depth 1 --no-tags https://github.com/FranBasili/E5_TP2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/640405113
git clone --depth 1 --no-tags https://github.com/2lambda123/RaspberryPiAtomicNixieClock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/640212763
git clone --depth 1 --no-tags https://github.com/WangXuan95/FPGA-Gzip-compressor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/645781763
git clone --depth 1 --no-tags https://github.com/kiwih/qtcore-C1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644103771
git clone --depth 1 --no-tags https://github.com/hipersys-team/lightning.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647895277
git clone --depth 1 --no-tags https://github.com/hello-eternity/Cyberrio.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647844294
git clone --depth 1 --no-tags https://github.com/Kyp069/ep.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642915905
git clone --depth 1 --no-tags https://github.com/LC044/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648116316
git clone --depth 1 --no-tags https://github.com/suchuankai/CNN-hw-accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/643870097
git clone --depth 1 --no-tags https://github.com/cepdnaclk/e17-4yp-Neuromorphic-NoC-Architecture-for-SNNs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642918436
git clone --depth 1 --no-tags https://github.com/xiaotianbc/FPGA_XDMA_Demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646914254
git clone --depth 1 --no-tags https://github.com/Asma-Mohsin/Model-Predictive-Controller_using-AI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648359123
git clone --depth 1 --no-tags https://github.com/Shaf3y99/OFDM_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646220709
git clone --depth 1 --no-tags https://github.com/Nidhinchandran47/NxN-network-on-chip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648594530
git clone --depth 1 --no-tags https://github.com/HaoderO/Color_Space_Conversion.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647277273
git clone --depth 1 --no-tags https://github.com/clemenkok/BalanceBug.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642798618
git clone --depth 1 --no-tags https://github.com/blackbird2003/Verilog_Lock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/645907756
git clone --depth 1 --no-tags https://github.com/pgreenland/plutosdr-hdl-quantulum.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648951393
git clone --depth 1 --no-tags https://github.com/Abd1997-Dev/PRN-Based-CDR-Circuits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644216739
git clone --depth 1 --no-tags https://github.com/KillerPQY/CUHKSZ-CSC3050.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648847564
git clone --depth 1 --no-tags https://github.com/ZhangYHe/32bit-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/643202325
git clone --depth 1 --no-tags https://github.com/lisper/sun2-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646258262
git clone --depth 1 --no-tags https://github.com/JAYRAM711/FSM-MINI-PROJECTS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642402220
git clone --depth 1 --no-tags https://github.com/sasasatori/ime-bit_digital_frontend_specification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/643190105
git clone --depth 1 --no-tags https://github.com/mgwang37/AXI4Bus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/643727370
git clone --depth 1 --no-tags https://github.com/Royfor12/CQUT-FPGA-Electric_Piano.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648282148
git clone --depth 1 --no-tags https://github.com/sisifos9461/8bit_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/643739007
git clone --depth 1 --no-tags https://github.com/tangzihengtzh/FPGA-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648755945
git clone --depth 1 --no-tags https://github.com/JakeHafele101/FPGA_SSD1331_OLED_Interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647024434
git clone --depth 1 --no-tags https://github.com/eymay/riscv-cocotb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646478428
git clone --depth 1 --no-tags https://github.com/dylee0907/Process-in-Memory-PIM-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648983444
git clone --depth 1 --no-tags https://github.com/MYNAMEHOLO/ICCONTEST_2018_uni.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/645203251
git clone --depth 1 --no-tags https://github.com/Masimba249/Quantus-Prime-Solutions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644266919
git clone --depth 1 --no-tags https://github.com/sohnryang/csed273-final-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/643397901
git clone --depth 1 --no-tags https://github.com/osayamenja/RISCyMCU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646991687
git clone --depth 1 --no-tags https://github.com/sgn-cho/fpga_game_2048.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/645295924
git clone --depth 1 --no-tags https://github.com/lauchinyuan/reed_solomon_codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647348358
git clone --depth 1 --no-tags https://github.com/erdemcanaz/EE314-Term-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644899998
git clone --depth 1 --no-tags https://github.com/bol-edu/caravel-soc_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646853744
git clone --depth 1 --no-tags https://github.com/Jaya-Bansal/RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644814038
git clone --depth 1 --no-tags https://github.com/ben5049/EEEBalanceBug.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642425949
git clone --depth 1 --no-tags https://github.com/Jingtao01Zhong/DQPSK-Modem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646839890
git clone --depth 1 --no-tags https://github.com/xhd0728/HEU-Model-Computer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648185896
git clone --depth 1 --no-tags https://github.com/Essenceia/MoldUPD64.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/645676534
git clone --depth 1 --no-tags https://github.com/cristicordonas/Traffic_Lights.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646895338
git clone --depth 1 --no-tags https://github.com/DrEden33773/VerilogLearning.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/645767853
git clone --depth 1 --no-tags https://github.com/Apostolgs/HW_1_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647242176
git clone --depth 1 --no-tags https://github.com/RonnyA/nd-120.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648558424
git clone --depth 1 --no-tags https://github.com/CHS-SANDEEP/Chess_Clock_Timer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646169180
git clone --depth 1 --no-tags https://github.com/uiysda/Pipelining_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648656499
git clone --depth 1 --no-tags https://github.com/EhabMostafaa/FFE-EQUALIZER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647216511
git clone --depth 1 --no-tags https://github.com/algofoogle/raybox_reciprocal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646038577
git clone --depth 1 --no-tags https://github.com/Wanghaixia-qwq/2_TinyAMBA_AHB_APB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644449367
git clone --depth 1 --no-tags https://github.com/theZeenX1/InventoryManagerFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646379203
git clone --depth 1 --no-tags https://github.com/capt-FROSTY/L293D.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649015198
git clone --depth 1 --no-tags https://github.com/Satyamverma0721/Full_Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/645958206
git clone --depth 1 --no-tags https://github.com/Satyamverma0721/Full-Adder-Using-Half-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646963722
git clone --depth 1 --no-tags https://github.com/shifengzhicheng/Logic_Synthesis_Using_abc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646428452
git clone --depth 1 --no-tags https://github.com/MoAminPourzare/Computer-Architecture-Course.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/643664492
git clone --depth 1 --no-tags https://github.com/fardinabbasi/RISC-V_Processor_SingleCycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/645771754
git clone --depth 1 --no-tags https://github.com/LN57421/CS202-CPU-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644482644
git clone --depth 1 --no-tags https://github.com/AliMomtahen/RISK_V_single_cycle_implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648492435
git clone --depth 1 --no-tags https://github.com/xuanz20/thinpad.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647063574
git clone --depth 1 --no-tags https://github.com/AbdullahHabib-github/RiscV-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642467592
git clone --depth 1 --no-tags https://github.com/nic24-rgb/Dottori.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/643083083
git clone --depth 1 --no-tags https://github.com/amir-hossein-shahgholi/CA-CA1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649290253
git clone --depth 1 --no-tags https://github.com/amir-hossein-shahgholi/CA-CA4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649296034
git clone --depth 1 --no-tags https://github.com/cad-polito-it/r4ves.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646218221
