Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: kb_code.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "kb_code.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "kb_code"
Output Format                      : NGC
Target Device                      : xc3s700an-4-fgg484

---- Source Options
Top Module Name                    : kb_code
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3607 - Unit work/kb_code is now defined in a different file.  It was defined in "/home/sd/baseSD2/list_ch08_03_kb_lcode.vhd", and is now defined in "/home/sd/Desktop/baseSD2/list_ch08_03_kb_lcode.vhd".
WARNING:HDLParsers:3607 - Unit work/kb_code/arch is now defined in a different file.  It was defined in "/home/sd/baseSD2/list_ch08_03_kb_lcode.vhd", and is now defined in "/home/sd/Desktop/baseSD2/list_ch08_03_kb_lcode.vhd".
WARNING:HDLParsers:3607 - Unit work/fifo is now defined in a different file.  It was defined in "/home/sd/baseSD2/fifo.vhd", and is now defined in "/home/sd/Desktop/baseSD2/fifo.vhd".
WARNING:HDLParsers:3607 - Unit work/fifo/arch is now defined in a different file.  It was defined in "/home/sd/baseSD2/fifo.vhd", and is now defined in "/home/sd/Desktop/baseSD2/fifo.vhd".
WARNING:HDLParsers:3607 - Unit work/ps2_rx is now defined in a different file.  It was defined in "/home/sd/baseSD2/list_ch08_01_ps2_rx.vhd", and is now defined in "/home/sd/Desktop/baseSD2/list_ch08_01_ps2_rx.vhd".
WARNING:HDLParsers:3607 - Unit work/ps2_rx/arch is now defined in a different file.  It was defined in "/home/sd/baseSD2/list_ch08_01_ps2_rx.vhd", and is now defined in "/home/sd/Desktop/baseSD2/list_ch08_01_ps2_rx.vhd".
Compiling vhdl file "/home/sd/Desktop/baseSD2/list_ch08_01_ps2_rx.vhd" in Library work.
Architecture arch of Entity ps2_rx is up to date.
Compiling vhdl file "/home/sd/Desktop/baseSD2/fifo.vhd" in Library work.
Architecture arch of Entity fifo is up to date.
Compiling vhdl file "/home/sd/Desktop/baseSD2/list_ch08_03_kb_lcode.vhd" in Library work.
Architecture arch of Entity kb_code is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <kb_code> in library <work> (architecture <arch>) with generics.
	W_SIZE = 2

Analyzing hierarchy for entity <ps2_rx> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <fifo> in library <work> (architecture <arch>) with generics.
	B = 8
	W = 2


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <kb_code> in library <work> (Architecture <arch>).
	W_SIZE = 2
WARNING:Xst:753 - "/home/sd/Desktop/baseSD2/list_ch08_03_kb_lcode.vhd" line 34: Unconnected output port 'full' of component 'fifo'.
Entity <kb_code> analyzed. Unit <kb_code> generated.

Analyzing Entity <ps2_rx> in library <work> (Architecture <arch>).
Entity <ps2_rx> analyzed. Unit <ps2_rx> generated.

Analyzing generic Entity <fifo> in library <work> (Architecture <arch>).
	B = 8
	W = 2
Entity <fifo> analyzed. Unit <fifo> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ps2_rx>.
    Related source file is "/home/sd/Desktop/baseSD2/list_ch08_01_ps2_rx.vhd".
WARNING:Xst:646 - Signal <b_reg<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 11-bit register for signal <b_reg>.
    Found 1-bit register for signal <f_ps2c_reg>.
    Found 8-bit register for signal <filter_reg>.
    Found 4-bit register for signal <n_reg>.
    Found 4-bit subtractor for signal <n_reg$addsub0000> created at line 82.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  24 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <ps2_rx> synthesized.


Synthesizing Unit <fifo>.
    Related source file is "/home/sd/Desktop/baseSD2/fifo.vhd".
    Found 8-bit 4-to-1 multiplexer for signal <r_data>.
    Found 32-bit register for signal <array_reg>.
    Found 1-bit register for signal <empty_reg>.
    Found 2-bit comparator equal for signal <empty_reg$cmp_eq0000> created at line 89.
    Found 1-bit 4-to-1 multiplexer for signal <empty_reg$mux0000> created at line 83.
    Found 1-bit register for signal <full_reg>.
    Found 2-bit comparator equal for signal <full_reg$cmp_eq0000> created at line 97.
    Found 1-bit 4-to-1 multiplexer for signal <full_reg$mux0000> created at line 83.
    Found 2-bit register for signal <r_ptr_reg>.
    Found 2-bit 4-to-1 multiplexer for signal <r_ptr_reg$mux0000> created at line 83.
    Found 2-bit adder for signal <r_ptr_succ$add0000> created at line 72.
    Found 2-bit register for signal <w_ptr_reg>.
    Found 2-bit 4-to-1 multiplexer for signal <w_ptr_reg$mux0000> created at line 83.
    Found 2-bit adder for signal <w_ptr_succ$add0000> created at line 71.
    Summary:
	inferred  38 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred  14 Multiplexer(s).
Unit <fifo> synthesized.


Synthesizing Unit <kb_code>.
    Related source file is "/home/sd/Desktop/baseSD2/list_ch08_03_kb_lcode.vhd".
WARNING:Xst:1780 - Signal <w_data> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <state_reg<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <kb_code> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 2-bit adder                                           : 2
 4-bit subtractor                                      : 1
# Registers                                            : 13
 1-bit register                                        : 4
 11-bit register                                       : 1
 2-bit register                                        : 2
 4-bit register                                        : 1
 8-bit register                                        : 5
# Comparators                                          : 2
 2-bit comparator equal                                : 2
# Multiplexers                                         : 5
 1-bit 4-to-1 multiplexer                              : 2
 2-bit 4-to-1 multiplexer                              : 2
 8-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <ps2_rx_unit/state_reg/FSM> on signal <state_reg[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 idle  | 00
 dps   | 01
 load  | 11
-------------------
WARNING:Xst:2677 - Node <b_reg_0> of sequential type is unconnected in block <ps2_rx_unit>.
WARNING:Xst:2677 - Node <b_reg_0> of sequential type is unconnected in block <ps2_rx>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 3
 2-bit adder                                           : 2
 4-bit subtractor                                      : 1
# Registers                                            : 62
 Flip-Flops                                            : 62
# Comparators                                          : 2
 2-bit comparator equal                                : 2
# Multiplexers                                         : 5
 1-bit 4-to-1 multiplexer                              : 2
 2-bit 4-to-1 multiplexer                              : 2
 8-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <kb_code> ...

Optimizing unit <ps2_rx> ...

Optimizing unit <fifo> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block kb_code, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 64
 Flip-Flops                                            : 64

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : kb_code.ngr
Top Level Output File Name         : kb_code
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 14

Cell Usage :
# BELS                             : 90
#      LUT2                        : 3
#      LUT2_D                      : 2
#      LUT3                        : 30
#      LUT3_D                      : 1
#      LUT3_L                      : 3
#      LUT4                        : 25
#      LUT4_D                      : 1
#      LUT4_L                      : 17
#      MUXF5                       : 8
# FlipFlops/Latches                : 64
#      FDC                         : 31
#      FDCE                        : 32
#      FDP                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 13
#      IBUF                        : 4
#      OBUF                        : 9
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s700anfgg484-4 

 Number of Slices:                       61  out of   5888     1%  
 Number of Slice Flip Flops:             64  out of  11776     0%  
 Number of 4 input LUTs:                 82  out of  11776     0%  
 Number of IOs:                          14
 Number of bonded IOBs:                  14  out of    372     3%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 64    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 64    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 5.673ns (Maximum Frequency: 176.274MHz)
   Minimum input arrival time before clock: 3.067ns
   Maximum output required time after clock: 7.700ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.673ns (frequency: 176.274MHz)
  Total number of paths / destination ports: 507 / 95
-------------------------------------------------------------------------
Delay:               5.673ns (Levels of Logic = 4)
  Source:            ps2_rx_unit/filter_reg_2 (FF)
  Destination:       ps2_rx_unit/n_reg_2 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: ps2_rx_unit/filter_reg_2 to ps2_rx_unit/n_reg_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.591   0.619  ps2_rx_unit/filter_reg_2 (ps2_rx_unit/filter_reg_2)
     LUT3:I2->O            2   0.648   0.479  ps2_rx_unit/fall_edge7 (ps2_rx_unit/fall_edge7)
     LUT4:I2->O           16   0.648   1.037  ps2_rx_unit/fall_edge33 (ps2_rx_unit/fall_edge)
     LUT4_L:I3->LO         1   0.648   0.103  ps2_rx_unit/n_reg_mux0000<1>_SW0 (N16)
     LUT4:I3->O            1   0.648   0.000  ps2_rx_unit/n_reg_mux0000<1> (ps2_rx_unit/n_reg_mux0000<1>)
     FDC:D                     0.252          ps2_rx_unit/n_reg_2
    ----------------------------------------
    Total                      5.673ns (3.435ns logic, 2.238ns route)
                                       (60.5% logic, 39.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.067ns (Levels of Logic = 3)
  Source:            ps2d (PAD)
  Destination:       ps2_rx_unit/b_reg_10 (FF)
  Destination Clock: clk rising

  Data Path: ps2d to ps2_rx_unit/b_reg_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.849   0.500  ps2d_IBUF (ps2d_IBUF)
     LUT4_L:I1->LO         1   0.643   0.180  ps2_rx_unit/b_reg_mux0000<10>1_SW0 (N31)
     LUT3:I1->O            1   0.643   0.000  ps2_rx_unit/b_reg_mux0000<10>1 (ps2_rx_unit/b_reg_mux0000<10>)
     FDC:D                     0.252          ps2_rx_unit/b_reg_10
    ----------------------------------------
    Total                      3.067ns (2.387ns logic, 0.680ns route)
                                       (77.8% logic, 22.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 57 / 9
-------------------------------------------------------------------------
Offset:              7.700ns (Levels of Logic = 3)
  Source:            fifo_key_unit/r_ptr_reg_0 (FF)
  Destination:       key_code<7> (PAD)
  Source Clock:      clk rising

  Data Path: fifo_key_unit/r_ptr_reg_0 to key_code<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             20   0.591   1.245  fifo_key_unit/r_ptr_reg_0 (fifo_key_unit/r_ptr_reg_0)
     LUT3:I0->O            1   0.648   0.000  fifo_key_unit/Mmux_r_data_3 (fifo_key_unit/Mmux_r_data_3)
     MUXF5:I1->O           1   0.276   0.420  fifo_key_unit/Mmux_r_data_2_f5 (key_code_0_OBUF)
     OBUF:I->O                 4.520          key_code_0_OBUF (key_code<0>)
    ----------------------------------------
    Total                      7.700ns (6.035ns logic, 1.665ns route)
                                       (78.4% logic, 21.6% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.09 secs
 
--> 


Total memory usage is 610552 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   11 (   0 filtered)
Number of infos    :    0 (   0 filtered)

