# do sim.do
# Model Technology ModelSim DE-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 21:37:02 on Nov 16,2017
# vcom -reportprogress 300 -93 -work work ../../src/state_machine.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity state_machine
# -- Compiling architecture beh of state_machine
# End time: 21:37:02 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim DE-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 21:37:02 on Nov 16,2017
# vcom -reportprogress 300 -93 -work work ../../src/ssd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ssd
# -- Compiling architecture beh of ssd
# End time: 21:37:02 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim DE-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 21:37:02 on Nov 16,2017
# vcom -reportprogress 300 -93 -work work ../../src/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu
# -- Compiling architecture beh of alu
# End time: 21:37:02 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim DE-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 21:37:02 on Nov 16,2017
# vcom -reportprogress 300 -93 -work work ../../src/doubledabble.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity doubledabble
# -- Compiling architecture arch of doubledabble
# End time: 21:37:02 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim DE-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 21:37:02 on Nov 16,2017
# vcom -reportprogress 300 -93 -work work ../../src/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top
# -- Compiling architecture beh of top
# ** Warning: ../../src/top.vhd(168): (vcom-1272) Length of expected is 12; length of actual is 8.
# End time: 21:37:02 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim DE-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 21:37:02 on Nov 16,2017
# vcom -reportprogress 300 -93 -work work ../src/top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_tb
# -- Compiling architecture beh of top_tb
# ** Warning: ../src/top_tb.vhd(28): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Error: ../src/top_tb.vhd(47): (vcom-1136) Unknown identifier "oper".
# ** Error: ../src/top_tb.vhd(45): Signal "mr" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.std_logic_1164.STD_LOGIC.
# ** Error: ../src/top_tb.vhd(46): Signal "ms" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.std_logic_1164.STD_LOGIC.
# ** Error: ../src/top_tb.vhd(71): Illegal target for signal assignment.
# ** Error: ../src/top_tb.vhd(71): (vcom-1136) Unknown identifier "stateChange".
# ** Error: ../src/top_tb.vhd(71): (vcom-1136) Unknown identifier "stateChange".
# ** Warning: ../src/top_tb.vhd(72): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# ** Error: ../src/top_tb.vhd(77): Illegal target for signal assignment.
# ** Error: ../src/top_tb.vhd(77): (vcom-1136) Unknown identifier "stateChange".
# ** Error: ../src/top_tb.vhd(79): Illegal target for signal assignment.
# ** Error: ../src/top_tb.vhd(79): (vcom-1136) Unknown identifier "stateChange".
# ** Error: ../src/top_tb.vhd(83): Illegal target for signal assignment.
# ** Error: ../src/top_tb.vhd(83): (vcom-1136) Unknown identifier "stateChange".
# ** Error: ../src/top_tb.vhd(85): Illegal target for signal assignment.
# ** Error: ../src/top_tb.vhd(85): (vcom-1136) Unknown identifier "stateChange".
# ** Error: ../src/top_tb.vhd(88): Illegal target for signal assignment.
# ** Error: ../src/top_tb.vhd(88): (vcom-1136) Unknown identifier "stateChange".
# ** Error: ../src/top_tb.vhd(91): Illegal target for signal assignment.
# ** Error: ../src/top_tb.vhd(91): (vcom-1136) Unknown identifier "stateChange".
# ** Error: ../src/top_tb.vhd(95): VHDL Compiler exiting
# End time: 21:37:03 on Nov 16,2017, Elapsed time: 0:00:01
# Errors: 19, Warnings: 2
# ** Error: c:/Software/Modelsim/10.6c/win64pe/vcom failed.
# Error in macro ./sim.do line 7
# c:/Software/Modelsim/10.6c/win64pe/vcom failed.
#     while executing
# "vcom -93 -work work ../src/top_tb.vhd"
