/* Generated by Yosys 0.33 (git sha1 2584903a060) */

(* top =  1  *)
(* src = "/home/lexo/Desktop/Practica/App/cello/library/verilogs/temp_70641d32339041f694fb450460d8c178.v:1.1-5.12" *)
module and_xor_gate(out, A, B, C);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  (* src = "/home/lexo/Desktop/Practica/App/cello/library/verilogs/temp_70641d32339041f694fb450460d8c178.v:1.39-1.40" *)
  input A;
  wire A;
  (* src = "/home/lexo/Desktop/Practica/App/cello/library/verilogs/temp_70641d32339041f694fb450460d8c178.v:1.42-1.43" *)
  input B;
  wire B;
  (* src = "/home/lexo/Desktop/Practica/App/cello/library/verilogs/temp_70641d32339041f694fb450460d8c178.v:1.45-1.46" *)
  input C;
  wire C;
  (* src = "/home/lexo/Desktop/Practica/App/cello/library/verilogs/temp_70641d32339041f694fb450460d8c178.v:1.28-1.31" *)
  output out;
  wire out;
  \$_NOT_  _08_ (
    .A(A),
    .Y(_03_)
  );
  \$_NOT_  _09_ (
    .A(B),
    .Y(_04_)
  );
  \$_NOT_  _10_ (
    .A(C),
    .Y(_05_)
  );
  \$_NOR_  _11_ (
    .A(_03_),
    .B(_04_),
    .Y(_06_)
  );
  \$_NOT_  _12_ (
    .A(_06_),
    .Y(_07_)
  );
  \$_NOR_  _13_ (
    .A(_05_),
    .B(_06_),
    .Y(_00_)
  );
  \$_NOR_  _14_ (
    .A(C),
    .B(_07_),
    .Y(_01_)
  );
  \$_NOR_  _15_ (
    .A(_00_),
    .B(_01_),
    .Y(_02_)
  );
  \$_NOT_  _16_ (
    .A(_02_),
    .Y(out)
  );
endmodule
