
ubuntu-preinstalled/setlogcons:     file format elf32-littlearm


Disassembly of section .init:

00000700 <.init>:
 700:	push	{r3, lr}
 704:	bl	934 <__snprintf_chk@plt+0x118>
 708:	pop	{r3, pc}

Disassembly of section .plt:

0000070c <__cxa_finalize@plt-0x14>:
 70c:	push	{lr}		; (str lr, [sp, #-4]!)
 710:	ldr	lr, [pc, #4]	; 71c <__cxa_finalize@plt-0x4>
 714:	add	lr, pc, lr
 718:	ldr	pc, [lr, #8]!
 71c:	andeq	r1, r1, r8, asr r8

00000720 <__cxa_finalize@plt>:
 720:	add	ip, pc, #0, 12
 724:	add	ip, ip, #69632	; 0x11000
 728:	ldr	pc, [ip, #2136]!	; 0x858

0000072c <strtol@plt>:
 72c:	add	ip, pc, #0, 12
 730:	add	ip, ip, #69632	; 0x11000
 734:	ldr	pc, [ip, #2128]!	; 0x850

00000738 <dcgettext@plt>:
 738:	add	ip, pc, #0, 12
 73c:	add	ip, ip, #69632	; 0x11000
 740:	ldr	pc, [ip, #2120]!	; 0x848

00000744 <__stack_chk_fail@plt>:
 744:	add	ip, pc, #0, 12
 748:	add	ip, ip, #69632	; 0x11000
 74c:	ldr	pc, [ip, #2112]!	; 0x840

00000750 <textdomain@plt>:
 750:	add	ip, pc, #0, 12
 754:	add	ip, ip, #69632	; 0x11000
 758:	ldr	pc, [ip, #2104]!	; 0x838

0000075c <perror@plt>:
 75c:	add	ip, pc, #0, 12
 760:	add	ip, ip, #69632	; 0x11000
 764:	ldr	pc, [ip, #2096]!	; 0x830

00000768 <ioctl@plt>:
 768:	add	ip, pc, #0, 12
 76c:	add	ip, ip, #69632	; 0x11000
 770:	ldr	pc, [ip, #2088]!	; 0x828

00000774 <malloc@plt>:
 774:	add	ip, pc, #0, 12
 778:	add	ip, ip, #69632	; 0x11000
 77c:	ldr	pc, [ip, #2080]!	; 0x820

00000780 <__libc_start_main@plt>:
 780:	add	ip, pc, #0, 12
 784:	add	ip, ip, #69632	; 0x11000
 788:	ldr	pc, [ip, #2072]!	; 0x818

0000078c <strerror@plt>:
 78c:	add	ip, pc, #0, 12
 790:	add	ip, ip, #69632	; 0x11000
 794:	ldr	pc, [ip, #2064]!	; 0x810

00000798 <__vfprintf_chk@plt>:
 798:	add	ip, pc, #0, 12
 79c:	add	ip, ip, #69632	; 0x11000
 7a0:	ldr	pc, [ip, #2056]!	; 0x808

000007a4 <__gmon_start__@plt>:
 7a4:	add	ip, pc, #0, 12
 7a8:	add	ip, ip, #69632	; 0x11000
 7ac:	ldr	pc, [ip, #2048]!	; 0x800

000007b0 <open@plt>:
 7b0:	add	ip, pc, #0, 12
 7b4:	add	ip, ip, #69632	; 0x11000
 7b8:	ldr	pc, [ip, #2040]!	; 0x7f8

000007bc <exit@plt>:
 7bc:	add	ip, pc, #0, 12
 7c0:	add	ip, ip, #69632	; 0x11000
 7c4:	ldr	pc, [ip, #2032]!	; 0x7f0

000007c8 <__errno_location@plt>:
 7c8:	add	ip, pc, #0, 12
 7cc:	add	ip, ip, #69632	; 0x11000
 7d0:	ldr	pc, [ip, #2024]!	; 0x7e8

000007d4 <__fprintf_chk@plt>:
 7d4:	add	ip, pc, #0, 12
 7d8:	add	ip, ip, #69632	; 0x11000
 7dc:	ldr	pc, [ip, #2016]!	; 0x7e0

000007e0 <setlocale@plt>:
 7e0:	add	ip, pc, #0, 12
 7e4:	add	ip, ip, #69632	; 0x11000
 7e8:	ldr	pc, [ip, #2008]!	; 0x7d8

000007ec <bindtextdomain@plt>:
 7ec:	add	ip, pc, #0, 12
 7f0:	add	ip, ip, #69632	; 0x11000
 7f4:	ldr	pc, [ip, #2000]!	; 0x7d0

000007f8 <isatty@plt>:
 7f8:	add	ip, pc, #0, 12
 7fc:	add	ip, ip, #69632	; 0x11000
 800:	ldr	pc, [ip, #1992]!	; 0x7c8

00000804 <abort@plt>:
 804:	add	ip, pc, #0, 12
 808:	add	ip, ip, #69632	; 0x11000
 80c:	ldr	pc, [ip, #1984]!	; 0x7c0

00000810 <close@plt>:
 810:	add	ip, pc, #0, 12
 814:	add	ip, ip, #69632	; 0x11000
 818:	ldr	pc, [ip, #1976]!	; 0x7b8

0000081c <__snprintf_chk@plt>:
 81c:	add	ip, pc, #0, 12
 820:	add	ip, ip, #69632	; 0x11000
 824:	ldr	pc, [ip, #1968]!	; 0x7b0

Disassembly of section .text:

00000828 <.text>:
     828:	bmi	a934d4 <progname@@Base+0xa814c8>
     82c:	ldrblt	r4, [r0, #1147]!	; 0x47b
     830:	ldmpl	sp, {r1, r2, r3, r9, sl, lr}
     834:	stmdbmi	r8!, {r0, r1, r7, ip, sp, pc}
     838:	stcmi	6, cr4, [r8], #-28	; 0xffffffe4
     83c:	stmdavs	fp!, {r1, r2, sp}
     840:	ldrbtmi	r4, [ip], #-1145	; 0xfffffb87
     844:			; <UNDEFINED> instruction: 0xf7ff9301
     848:	stmdbmi	r5!, {r2, r3, r6, r7, r8, r9, sl, fp, sp, lr, pc}
     84c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
     850:	svc	0x00ccf7ff
     854:			; <UNDEFINED> instruction: 0xf7ff4620
     858:	svccs	0x0002ef7c
     85c:			; <UNDEFINED> instruction: 0x2600bf18
     860:	andcs	sp, r0, ip, lsr #32
     864:			; <UNDEFINED> instruction: 0xf90ef000
     868:	blle	6c8080 <progname@@Base+0x6b6074>
     86c:	strbtmi	r4, [sl], -r0, lsr #12
     870:	tstmi	ip, r5, asr #4	; <UNPREDICTABLE>
     874:			; <UNDEFINED> instruction: 0xf88d230b
     878:			; <UNDEFINED> instruction: 0xf88d6001
     87c:			; <UNDEFINED> instruction: 0xf7ff3000
     880:	ldmdblt	r0!, {r2, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
     884:	andcs	r9, r0, r1, lsl #20
     888:	addsmi	r6, sl, #2818048	; 0x2b0000
     88c:	andlt	sp, r3, sp, lsl r1
     890:			; <UNDEFINED> instruction: 0xf7ffbdf0
     894:	bmi	4fc704 <progname@@Base+0x4ea6f8>
     898:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
     89c:			; <UNDEFINED> instruction: 0xf0002001
     8a0:	strb	pc, [pc, r1, asr #20]!	; <UNPREDICTABLE>
     8a4:	andcs	r4, r5, #16, 18	; 0x40000
     8a8:	ldrbtmi	r2, [r9], #-0
     8ac:	svc	0x0044f7ff
     8b0:	strmi	r2, [r2], -r0, lsl #2
     8b4:			; <UNDEFINED> instruction: 0xf0002001
     8b8:			; <UNDEFINED> instruction: 0xe7d7fa35
     8bc:	andcs	r6, sl, #112, 16	; 0x700000
     8c0:			; <UNDEFINED> instruction: 0xf7ff2100
     8c4:	sbclt	lr, r6, #52, 30	; 0xd0
     8c8:			; <UNDEFINED> instruction: 0xf7ffe7cb
     8cc:	svclt	0x0000ef3c
     8d0:	andeq	r1, r1, r4, asr #14
     8d4:	andeq	r0, r0, r4, ror r0
     8d8:	muleq	r0, r0, r9
     8dc:	andeq	r0, r0, r6, lsl #16
     8e0:	andeq	r0, r0, r6, ror #15
     8e4:	andeq	r0, r0, ip, ror #15
     8e8:	andeq	r0, r0, r2, lsr #15
     8ec:	bleq	3ca30 <progname@@Base+0x2aa24>
     8f0:	cdpeq	0, 0, cr15, cr0, cr15, {2}
     8f4:	strbtmi	fp, [sl], -r2, lsl #24
     8f8:	strlt	fp, [r1], #-1028	; 0xfffffbfc
     8fc:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
     900:	ldrmi	sl, [sl], #776	; 0x308
     904:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
     908:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
     90c:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
     910:			; <UNDEFINED> instruction: 0xf85a4b06
     914:	stmdami	r6, {r0, r1, ip, sp}
     918:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
     91c:	svc	0x0030f7ff
     920:	svc	0x0070f7ff
     924:	andeq	r1, r1, r0, asr r6
     928:	andeq	r0, r0, r4, rrx
     92c:	andeq	r0, r0, r0, lsl #1
     930:	andeq	r0, r0, r4, lsl #1
     934:	ldr	r3, [pc, #20]	; 950 <__snprintf_chk@plt+0x134>
     938:	ldr	r2, [pc, #20]	; 954 <__snprintf_chk@plt+0x138>
     93c:	add	r3, pc, r3
     940:	ldr	r2, [r3, r2]
     944:	cmp	r2, #0
     948:	bxeq	lr
     94c:	b	7a4 <__gmon_start__@plt>
     950:	andeq	r1, r1, r0, lsr r6
     954:	andeq	r0, r0, ip, ror r0
     958:	blmi	1d2978 <progname@@Base+0x1c096c>
     95c:	bmi	1d1b44 <progname@@Base+0x1bfb38>
     960:	addmi	r4, r3, #2063597568	; 0x7b000000
     964:	andle	r4, r3, sl, ror r4
     968:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
     96c:	ldrmi	fp, [r8, -r3, lsl #2]
     970:	svclt	0x00004770
     974:	andeq	r1, r1, r8, lsr #13
     978:	andeq	r1, r1, r4, lsr #13
     97c:	andeq	r1, r1, ip, lsl #12
     980:	andeq	r0, r0, ip, rrx
     984:	blmi	2529ac <progname@@Base+0x2409a0>
     988:	bmi	251b70 <progname@@Base+0x23fb64>
     98c:	bne	651b80 <progname@@Base+0x63fb74>
     990:	addne	r4, r9, sl, ror r4
     994:	bicsvc	lr, r1, r1, lsl #22
     998:	andle	r1, r3, r9, asr #32
     99c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
     9a0:	ldrmi	fp, [r8, -r3, lsl #2]
     9a4:	svclt	0x00004770
     9a8:	andeq	r1, r1, ip, ror r6
     9ac:	andeq	r1, r1, r8, ror r6
     9b0:	andeq	r1, r1, r0, ror #11
     9b4:	andeq	r0, r0, r8, lsl #1
     9b8:	blmi	2adde0 <progname@@Base+0x29bdd4>
     9bc:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
     9c0:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
     9c4:	blmi	26ef78 <progname@@Base+0x25cf6c>
     9c8:	ldrdlt	r5, [r3, -r3]!
     9cc:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
     9d0:			; <UNDEFINED> instruction: 0xf7ff6818
     9d4:			; <UNDEFINED> instruction: 0xf7ffeea6
     9d8:	blmi	1c08dc <progname@@Base+0x1ae8d0>
     9dc:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
     9e0:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
     9e4:	andeq	r1, r1, r6, asr #12
     9e8:			; <UNDEFINED> instruction: 0x000115b0
     9ec:	andeq	r0, r0, r8, rrx
     9f0:	andeq	r1, r1, r2, lsr r6
     9f4:	andeq	r1, r1, r6, lsr #12
     9f8:	svclt	0x0000e7c4
     9fc:	tstcs	r2, r0, lsl r5
     a00:			; <UNDEFINED> instruction: 0xf7ff4604
     a04:	stmdacs	r0, {r1, r2, r4, r6, r7, r9, sl, fp, sp, lr, pc}
     a08:	vldrlt	d13, [r0, #-0]
     a0c:	strtmi	r2, [r0], -r1, lsl #2
     a10:	mcr	7, 6, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
     a14:	ble	ffe0aa1c <progname@@Base+0xffdf8a10>
     a18:	tstcs	r0, r0, lsr #12
     a1c:	mcr	7, 6, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
     a20:	rscvc	lr, r0, r0, asr #20
     a24:	svclt	0x0000bd10
     a28:	tstcs	r0, r4, lsl fp
     a2c:	ldrbtmi	r4, [fp], #-2580	; 0xfffff5ec
     a30:	addlt	fp, r3, r0, lsr r5
     a34:			; <UNDEFINED> instruction: 0x4605589c
     a38:	andne	pc, r3, sp, lsl #17
     a3c:	movwls	r6, #6179	; 0x1823
     a40:	mrc	7, 6, APSR_nzcv, cr10, cr15, {7}
     a44:	andcs	fp, r0, r0, lsr r9
     a48:	stmdavs	r3!, {r0, r9, fp, ip, pc}
     a4c:			; <UNDEFINED> instruction: 0xd112429a
     a50:	ldclt	0, cr11, [r0, #-12]!
     a54:			; <UNDEFINED> instruction: 0xf10d4628
     a58:			; <UNDEFINED> instruction: 0xf6440203
     a5c:			; <UNDEFINED> instruction: 0xf7ff3133
     a60:	stmdacs	r0, {r2, r7, r9, sl, fp, sp, lr, pc}
     a64:			; <UNDEFINED> instruction: 0xf89dd1ef
     a68:	stmdacc	r1, {r0, r1}
     a6c:	svclt	0x008c2801
     a70:	andcs	r2, r1, r0
     a74:			; <UNDEFINED> instruction: 0xf7ffe7e8
     a78:	svclt	0x0000ee66
     a7c:	andeq	r1, r1, r2, asr #10
     a80:	andeq	r0, r0, r4, ror r0
     a84:	mcrmi	5, 1, fp, cr9, cr0, {3}
     a88:	hvclt	33870	; 0x844e
     a8c:			; <UNDEFINED> instruction: 0xf7ff4605
     a90:	mcrne	15, 0, pc, cr4, cr5, {5}	; <UNPREDICTABLE>
     a94:			; <UNDEFINED> instruction: 0xf7ffdb38
     a98:	orrslt	pc, r0, #796	; 0x31c
     a9c:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
     aa0:	stmdami	r4!, {r0, r1, r5, r8, sl, fp, lr}
     aa4:	ldrbtmi	r4, [r8], #-1149	; 0xfffffb83
     aa8:	and	r3, r2, r4, lsl #10
     aac:	bleq	13ec08 <progname@@Base+0x12cbfc>
     ab0:			; <UNDEFINED> instruction: 0xf7ffb170
     ab4:	cdpne	15, 0, cr15, cr4, cr3, {5}
     ab8:			; <UNDEFINED> instruction: 0xf7ffdbf8
     abc:	stmdacs	r0, {r0, r2, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
     ac0:	strtmi	sp, [r0], -ip, ror #3
     ac4:	mcr	7, 5, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
     ac8:	bleq	13ec24 <progname@@Base+0x12cc18>
     acc:	mvnsle	r2, r0, lsl #16
     ad0:	strtmi	r4, [r0], -r4, lsl #12
     ad4:			; <UNDEFINED> instruction: 0xffa8f7ff
     ad8:	bicsle	r2, pc, r0, lsl #16
     adc:	cfstrscs	mvf3, [r3], {1}
     ae0:	blmi	5752c4 <progname@@Base+0x5632b8>
     ae4:	ldmdbmi	r5, {r0, r2, r9, sp}
     ae8:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
     aec:			; <UNDEFINED> instruction: 0xf7ff681c
     af0:	tstcs	r1, r4, lsr #28
     af4:	strtmi	r4, [r0], -r2, lsl #12
     af8:	mcr	7, 3, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
     afc:			; <UNDEFINED> instruction: 0xf7ff2001
     b00:			; <UNDEFINED> instruction: 0x4620ee5e
     b04:	mcr	7, 4, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
     b08:	andcs	r4, r5, #11264	; 0x2c00
     b0c:	andcs	r4, r0, ip, lsl #18
     b10:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
     b14:			; <UNDEFINED> instruction: 0xf7ff681c
     b18:			; <UNDEFINED> instruction: 0x462bee10
     b1c:	strmi	r2, [r2], -r1, lsl #2
     b20:			; <UNDEFINED> instruction: 0xf7ff4620
     b24:	andcs	lr, r1, r8, asr lr
     b28:	mcr	7, 2, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
     b2c:	andeq	r1, r1, r8, ror #9
     b30:			; <UNDEFINED> instruction: 0x000113b0
     b34:	strdeq	r0, [r0], -r6
     b38:	andeq	r0, r0, r8, ror r0
     b3c:	ldrdeq	r0, [r0], -r6
     b40:	muleq	r0, sl, r5
     b44:	svcmi	0x00f0e92d
     b48:			; <UNDEFINED> instruction: 0xf8dfb089
     b4c:	mvfgesp	f0, #0.0
     b50:			; <UNDEFINED> instruction: 0xf10d4a49
     b54:	stmdbmi	r9, {r2, r3, r9, fp}^
     b58:	ldrbtmi	r4, [sl], #-1272	; 0xfffffb08
     b5c:	stclmi	6, cr4, [r8, #-204]	; 0xffffff34
     b60:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
     b64:	andls	pc, r1, r8, asr r8	; <UNPREDICTABLE>
     b68:	ldrbtmi	ip, [sp], #-2567	; 0xfffff5f9
     b6c:	ldrdmi	pc, [r0], -r9
     b70:	movwgt	r3, #13572	; 0x3504
     b74:	andsvc	r4, sl, r3, asr #16
     b78:	strls	r2, [r7], #-768	; 0xfffffd00
     b7c:			; <UNDEFINED> instruction: 0xf8ad4478
     b80:	and	r3, r2, r9, lsl r0
     b84:	bleq	13ece0 <progname@@Base+0x12ccd4>
     b88:			; <UNDEFINED> instruction: 0xf7ffb1f8
     b8c:	mcrne	15, 0, pc, cr4, cr7, {1}	; <UNPREDICTABLE>
     b90:			; <UNDEFINED> instruction: 0xf7ffdbf8
     b94:	orrlt	pc, r8, r9, asr #30
     b98:			; <UNDEFINED> instruction: 0xf6444652
     b9c:	strtmi	r3, [r0], -r4, asr #2
     ba0:	stcl	7, cr15, [r2, #1020]!	; 0x3fc
     ba4:	blle	24abac <progname@@Base+0x238ba0>
     ba8:	blcs	e77bc <progname@@Base+0xd57b0>
     bac:	blcs	74cf8 <progname@@Base+0x62cec>
     bb0:			; <UNDEFINED> instruction: 0xf1b7bf08
     bb4:	svclt	0x00083fff
     bb8:	rscle	r4, r3, r7, lsr #12
     bbc:			; <UNDEFINED> instruction: 0xf7ff4620
     bc0:			; <UNDEFINED> instruction: 0xf855ee28
     bc4:	stmdacs	r0, {r2, r8, r9, fp}
     bc8:			; <UNDEFINED> instruction: 0xf8dfd1df
     bcc:			; <UNDEFINED> instruction: 0xf10db0bc
     bd0:	strcs	r0, [r1, #-2584]	; 0xfffff5e8
     bd4:	strd	r4, [r2], -fp
     bd8:	cfstr32cs	mvfx3, [sp, #-4]
     bdc:	movwcs	sp, #12327	; 0x3027
     be0:	ldrmi	r2, [r9], -r1, lsl #4
     be4:	strlt	lr, [r0, #-2509]	; 0xfffff633
     be8:			; <UNDEFINED> instruction: 0xf7ff4650
     bec:			; <UNDEFINED> instruction: 0x4630ee18
     bf0:			; <UNDEFINED> instruction: 0xff04f7ff
     bf4:	blle	ffbc840c <progname@@Base+0xffbb6400>
     bf8:			; <UNDEFINED> instruction: 0xff16f7ff
     bfc:	bge	ed224 <progname@@Base+0xdb218>
     c00:	cmpcc	r4, r4, asr #12	; <UNPREDICTABLE>
     c04:			; <UNDEFINED> instruction: 0xf7ff4620
     c08:	stmdacs	r0, {r4, r5, r7, r8, sl, fp, sp, lr, pc}
     c0c:	blls	f7838 <progname@@Base+0xe582c>
     c10:	andsle	r2, lr, r3, lsl #22
     c14:	svclt	0x00082b01
     c18:	svccc	0x00fff1b7
     c1c:	strtmi	fp, [r7], -r8, lsl #30
     c20:			; <UNDEFINED> instruction: 0x4620d0da
     c24:			; <UNDEFINED> instruction: 0xf7ff3501
     c28:	stccs	13, cr14, [sp, #-976]	; 0xfffffc30
     c2c:	blmi	5f5390 <progname@@Base+0x5e3384>
     c30:	ldmdbmi	r7, {r0, r2, r9, sp}
     c34:			; <UNDEFINED> instruction: 0xf8582000
     c38:	ldrbtmi	r3, [r9], #-3
     c3c:			; <UNDEFINED> instruction: 0xf7ff681c
     c40:	tstcs	r1, ip, ror sp
     c44:	strtmi	r4, [r0], -r2, lsl #12
     c48:	stcl	7, cr15, [r4, #1020]	; 0x3fc
     c4c:			; <UNDEFINED> instruction: 0xf7ff2001
     c50:	ldclne	13, cr14, [fp], #-728	; 0xfffffd28
     c54:	bls	1f507c <progname@@Base+0x1e3070>
     c58:			; <UNDEFINED> instruction: 0xf8d94620
     c5c:	addsmi	r3, sl, #0
     c60:	andlt	sp, r9, r6, lsl #2
     c64:	svchi	0x00f0e8bd
     c68:			; <UNDEFINED> instruction: 0xf7ff4638
     c6c:	ubfx	lr, r2, #27, #19
     c70:	stcl	7, cr15, [r8, #-1020]!	; 0xfffffc04
     c74:	andeq	r1, r1, r8, lsl r4
     c78:	andeq	r0, r0, r6, lsr r5
     c7c:	andeq	r0, r0, r4, ror r0
     c80:	andeq	r1, r1, sl, ror #5
     c84:	andeq	r0, r0, r0, lsr #10
     c88:	andeq	r0, r0, r8, lsr #10
     c8c:	andeq	r0, r0, r8, ror r0
     c90:	andeq	r0, r0, r6, lsl #9
     c94:	tstcs	r1, lr, lsl #8
     c98:	ldrblt	r4, [r0, #2844]!	; 0xb1c
     c9c:	cfldrsmi	mvf4, [ip, #-492]	; 0xfffffe14
     ca0:	bge	26ceb8 <progname@@Base+0x25aeac>
     ca4:			; <UNDEFINED> instruction: 0x46064c1b
     ca8:	ldmdbpl	sp, {r0, r1, r3, r4, fp, lr}^
     cac:	blvc	13edfc <progname@@Base+0x12cdf0>
     cb0:	ldrdgt	pc, [r0], -r5
     cb4:	bmi	6654c4 <progname@@Base+0x6534b8>
     cb8:	andgt	pc, ip, sp, asr #17
     cbc:	ldrbtmi	r5, [sl], #-2332	; 0xfffff6e4
     cc0:	ldmdapl	ip, {r0, sl, ip, pc}
     cc4:	stmdavs	r0!, {r0, r8, r9, fp, ip, pc}
     cc8:			; <UNDEFINED> instruction: 0xf7ff681b
     ccc:	ldrtmi	lr, [sl], -r4, lsl #27
     cd0:	tstcs	r1, r0, lsr #16
     cd4:			; <UNDEFINED> instruction: 0xf7ff9b02
     cd8:	cdpcs	13, 0, cr14, cr0, cr0, {3}
     cdc:	ldrtmi	sp, [r0], -sl, lsl #26
     ce0:			; <UNDEFINED> instruction: 0xf7ff6824
     ce4:	bmi	3bc23c <progname@@Base+0x3aa230>
     ce8:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
     cec:	strtmi	r4, [r0], -r3, lsl #12
     cf0:	ldcl	7, cr15, [r0, #-1020]!	; 0xfffffc04
     cf4:	stmdavs	fp!, {r0, r1, r9, fp, ip, pc}
     cf8:			; <UNDEFINED> instruction: 0xd104429a
     cfc:	pop	{r2, ip, sp, pc}
     d00:	strdlt	r4, [r3], -r0
     d04:			; <UNDEFINED> instruction: 0xf7ff4770
     d08:	svclt	0x0000ed1e
     d0c:	ldrdeq	r1, [r1], -r4
     d10:	andeq	r0, r0, r4, ror r0
     d14:	andeq	r0, r0, r0, ror r0
     d18:	andeq	r0, r0, r8, ror r0
     d1c:	andeq	r0, r0, r6, ror r4
     d20:	andeq	r0, r0, r2, asr r4
     d24:	strmi	fp, [r6], -ip, lsl #8
     d28:			; <UNDEFINED> instruction: 0x460d4b19
     d2c:	addlt	fp, r4, r0, lsl #11
     d30:	ldrbtmi	r4, [fp], #-2584	; 0xfffff5e8
     d34:	ldfeqd	f7, [r8], {13}
     d38:	ldmdami	r8, {r0, r1, r2, r4, sl, fp, lr}
     d3c:	ldmpl	sl, {r0, r8, sp}
     d40:	blvc	13eeb8 <progname@@Base+0x12ceac>
     d44:	andgt	pc, r8, sp, asr #17
     d48:	ldrdgt	pc, [r0], -r2
     d4c:			; <UNDEFINED> instruction: 0xf8cd4a14
     d50:	ldrbtmi	ip, [sl], #-12
     d54:	strls	r5, [r1], #-2332	; 0xfffff6e4
     d58:	blls	56dd0 <progname@@Base+0x44dc4>
     d5c:	ldmdavs	fp, {r5, fp, sp, lr}
     d60:	ldc	7, cr15, [r8, #-1020]!	; 0xfffffc04
     d64:	stmdavs	r0!, {r1, r3, r4, r5, r9, sl, lr}
     d68:	blls	89174 <progname@@Base+0x77168>
     d6c:	ldc	7, cr15, [r4, #-1020]	; 0xfffffc04
     d70:	stcle	13, cr2, [sl, #-0]
     d74:	stmdavs	r4!, {r3, r5, r9, sl, lr}
     d78:	stc	7, cr15, [r8, #-1020]	; 0xfffffc04
     d7c:	tstcs	r1, r9, lsl #20
     d80:			; <UNDEFINED> instruction: 0x4603447a
     d84:			; <UNDEFINED> instruction: 0xf7ff4620
     d88:	ldrtmi	lr, [r0], -r6, lsr #26
     d8c:	ldc	7, cr15, [r6, #-1020]	; 0xfffffc04
     d90:	andeq	r1, r1, lr, lsr r2
     d94:	andeq	r0, r0, r4, ror r0
     d98:	andeq	r0, r0, r0, ror r0
     d9c:	andeq	r0, r0, r8, ror r0
     da0:	andeq	r0, r0, r2, ror #7
     da4:			; <UNDEFINED> instruction: 0x000003bc
     da8:	strmi	fp, [sl], -r8, lsl #10
     dac:	cmpcc	r0, r4, asr #12	; <UNPREDICTABLE>
     db0:	ldcl	7, cr15, [sl], {255}	; 0xff
     db4:	vstrlt.16	s22, [r8, #-0]	; <UNPREDICTABLE>
     db8:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
     dbc:	stcl	7, cr15, [lr], {255}	; 0xff
     dc0:	rscscc	pc, pc, pc, asr #32
     dc4:	svclt	0x0000bd08
     dc8:	andeq	r0, r0, sl, lsl #7
     dcc:	strmi	fp, [sl], -r8, lsl #10
     dd0:	cmpcc	r1, r4, asr #12	; <UNPREDICTABLE>
     dd4:	stcl	7, cr15, [r8], {255}	; 0xff
     dd8:	vstrlt.16	s22, [r8, #-0]	; <UNPREDICTABLE>
     ddc:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
     de0:	ldc	7, cr15, [ip], #1020	; 0x3fc
     de4:	rscscc	pc, pc, pc, asr #32
     de8:	svclt	0x0000bd08
     dec:	andeq	r0, r0, r2, ror r3
     df0:	strmi	fp, [sl], -r8, lsl #10
     df4:	msrcc	(UNDEF: 105), r4
     df8:	ldc	7, cr15, [r6], #1020	; 0x3fc
     dfc:	vstrlt.16	s22, [r8, #-0]	; <UNPREDICTABLE>
     e00:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
     e04:	stc	7, cr15, [sl], #1020	; 0x3fc
     e08:	rscscc	pc, pc, pc, asr #32
     e0c:	svclt	0x0000bd08
     e10:	andeq	r0, r0, sl, asr r3
     e14:	strmi	fp, [sl], -r8, lsl #10
     e18:	msrcc	(UNDEF: 106), r4
     e1c:	stc	7, cr15, [r4], #1020	; 0x3fc
     e20:	vstrlt.16	s22, [r8, #-0]	; <UNPREDICTABLE>
     e24:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
     e28:	ldc	7, cr15, [r8], {255}	; 0xff
     e2c:	rscscc	pc, pc, pc, asr #32
     e30:	svclt	0x0000bd08
     e34:	andeq	r0, r0, r6, asr #6
     e38:	mvnsmi	lr, #737280	; 0xb4000
     e3c:	ldcmi	0, cr11, [r6, #-540]!	; 0xfffffde4
     e40:	blmi	dabe54 <progname@@Base+0xd99e48>
     e44:	ldrbtmi	r4, [sp], #-1672	; 0xfffff978
     e48:			; <UNDEFINED> instruction: 0xf6444622
     e4c:	strcs	r3, [r0, -r6, ror #2]
     e50:	strmi	r5, [r1], lr, ror #17
     e54:	andvc	pc, ip, sp, lsr #17
     e58:	ldmdavs	r3!, {r2, r8, r9, sl, ip, pc}
     e5c:			; <UNDEFINED> instruction: 0xf7ff9305
     e60:	movtlt	lr, #35972	; 0x8c84
     e64:	ldc	7, cr15, [r0], #1020	; 0x3fc
     e68:	blcs	31ae7c <progname@@Base+0x308e70>
     e6c:			; <UNDEFINED> instruction: 0xf8bdd131
     e70:	cmnlt	r7, #12
     e74:			; <UNDEFINED> instruction: 0xf7ff00b8
     e78:	andls	lr, r4, lr, ror ip
     e7c:	eorsle	r2, r6, r0, lsl #16
     e80:	strtmi	r4, [r2], -r8, asr #12
     e84:	msrcc	(UNDEF: 102), r4
     e88:	stcl	7, cr15, [lr], #-1020	; 0xfffffc04
     e8c:			; <UNDEFINED> instruction: 0xf8bdbb40
     e90:	adcsmi	r3, fp, #12
     e94:	blmi	8b4edc <progname@@Base+0x8a2ed0>
     e98:	stmdbmi	r2!, {r0, r2, r9, sp}
     e9c:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
     ea0:			; <UNDEFINED> instruction: 0xf7ff681d
     ea4:			; <UNDEFINED> instruction: 0xf8bdec4a
     ea8:	ldrtmi	r2, [fp], -ip
     eac:	andls	r2, r0, #1073741824	; 0x40000000
     eb0:	strtmi	r4, [r8], -r2, lsl #12
     eb4:	stc	7, cr15, [lr], {255}	; 0xff
     eb8:	muleq	r3, r4, r8
     ebc:	stm	r8, {r8, r9, sp}
     ec0:	bls	140ed4 <progname@@Base+0x12eec8>
     ec4:	ldmdavs	r3!, {r3, r4, r9, sl, lr}
     ec8:			; <UNDEFINED> instruction: 0xd123429a
     ecc:	pop	{r0, r1, r2, ip, sp, pc}
     ed0:	ldmdami	r5, {r4, r5, r6, r7, r8, r9, pc}
     ed4:			; <UNDEFINED> instruction: 0xf7ff4478
     ed8:			; <UNDEFINED> instruction: 0xf04fec42
     edc:	udf	#831	; 0x33f
     ee0:	ldrbtmi	r4, [r8], #-2066	; 0xfffff7ee
     ee4:	ldc	7, cr15, [sl], #-1020	; 0xfffffc04
     ee8:	mvnscc	pc, #79	; 0x4f
     eec:	blmi	33ae98 <progname@@Base+0x328e8c>
     ef0:	stmdbmi	pc, {r0, r2, r9, sp}	; <UNPREDICTABLE>
     ef4:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
     ef8:			; <UNDEFINED> instruction: 0xf7ff681c
     efc:	blmi	37bf7c <progname@@Base+0x369f70>
     f00:	stmiapl	fp!, {r0, r8, sp}^
     f04:			; <UNDEFINED> instruction: 0x4602681b
     f08:			; <UNDEFINED> instruction: 0xf7ff4620
     f0c:			; <UNDEFINED> instruction: 0xf04fec64
     f10:			; <UNDEFINED> instruction: 0xe7d633ff
     f14:	ldc	7, cr15, [r6], {255}	; 0xff
     f18:	andeq	r1, r1, sl, lsr #2
     f1c:	andeq	r0, r0, r4, ror r0
     f20:	andeq	r0, r0, r8, ror r0
     f24:	andeq	r0, r0, lr, lsl #6
     f28:	andeq	r0, r0, r8, lsr #5
     f2c:			; <UNDEFINED> instruction: 0x000002be
     f30:	muleq	r0, r6, r2
     f34:	andeq	r0, r0, r0, ror r0
     f38:	push	{r0, r1, r2, r5, r8, r9, fp, lr}
     f3c:			; <UNDEFINED> instruction: 0x460541f0
     f40:	ldrbtmi	r4, [fp], #-2086	; 0xfffff7da
     f44:	ldrmi	fp, [r6], -r4, lsl #1
     f48:	andhi	pc, r0, r3, asr r8	; <UNPREDICTABLE>
     f4c:	ldrdcc	pc, [r0], -r8
     f50:	stmdbcs	r0, {r0, r1, r8, r9, ip, pc}
     f54:	stmdavs	r8, {r3, r4, r5, ip, lr, pc}
     f58:	stmhi	fp, {r0, r8, r9, sl, fp, sp, pc}
     f5c:	adcshi	r9, fp, r1
     f60:	movwlt	lr, #57363	; 0xe013
     f64:			; <UNDEFINED> instruction: 0xf6444632
     f68:	strtmi	r3, [r8], -r7, ror #2
     f6c:	bl	fff3ef70 <progname@@Base+0xfff2cf64>
     f70:			; <UNDEFINED> instruction: 0xf7ffb1d0
     f74:	stmdavs	r3, {r1, r3, r5, sl, fp, sp, lr, pc}
     f78:	tstle	lr, ip, lsl #22
     f7c:			; <UNDEFINED> instruction: 0x3008f8bd
     f80:	ldmdale	sl, {r0, r1, r5, r6, r8, r9, fp, sp}
     f84:			; <UNDEFINED> instruction: 0xf8ad3301
     f88:	ldrtmi	r3, [sl], -r8
     f8c:	msrcc	(UNDEF: 104), r4
     f90:			; <UNDEFINED> instruction: 0xf7ff4628
     f94:	strmi	lr, [r4], -sl, ror #23
     f98:	rscle	r2, r2, r0, lsl #16
     f9c:			; <UNDEFINED> instruction: 0xf04f4810
     fa0:	ldrbtmi	r3, [r8], #-1279	; 0xfffffb01
     fa4:	bl	ff6befa8 <progname@@Base+0xff6acf9c>
     fa8:	strtmi	r9, [r0], -r3, lsl #20
     fac:	ldrdcc	pc, [r0], -r8
     fb0:			; <UNDEFINED> instruction: 0xd10e429a
     fb4:	pop	{r2, ip, sp, pc}
     fb8:	stmdami	sl, {r4, r5, r6, r7, r8, pc}
     fbc:	ldrbtcc	pc, [pc], #79	; fc4 <__snprintf_chk@plt+0x7a8>	; <UNPREDICTABLE>
     fc0:			; <UNDEFINED> instruction: 0xf7ff4478
     fc4:	strb	lr, [pc, ip, asr #23]!
     fc8:	tstls	r1, r1, lsl #30
     fcc:	andne	pc, r8, sp, lsr #17
     fd0:			; <UNDEFINED> instruction: 0xf7ffe7db
     fd4:	svclt	0x0000ebb8
     fd8:	andeq	r1, r1, lr, lsr #32
     fdc:	andeq	r0, r0, r4, ror r0
     fe0:	andeq	r0, r0, r2, lsr r2
     fe4:	andeq	r0, r0, r4, lsr #4
     fe8:	mvnsmi	lr, #737280	; 0xb4000
     fec:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
     ff0:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
     ff4:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
     ff8:	bl	fe0beffc <progname@@Base+0xfe0acff0>
     ffc:	blne	1d921f8 <progname@@Base+0x1d801ec>
    1000:	strhle	r1, [sl], -r6
    1004:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    1008:			; <UNDEFINED> instruction: 0xf8553401
    100c:	strbmi	r3, [sl], -r4, lsl #30
    1010:	ldrtmi	r4, [r8], -r1, asr #12
    1014:	adcmi	r4, r6, #152, 14	; 0x2600000
    1018:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    101c:	svclt	0x000083f8
    1020:	andeq	r0, r1, sl, asr lr
    1024:	andeq	r0, r1, r0, asr lr
    1028:	svclt	0x00004770

Disassembly of section .fini:

0000102c <.fini>:
    102c:	push	{r3, lr}
    1030:	pop	{r3, pc}
