@inproceedings{Cocco2004,
 author = {Cocco, Mauro and Dielissen, John and Heijligers, Marc and Hekstra, Andries and Huisken, Jos},
 title = {A Scalable Architecture for {LDPC} Decoding},
 booktitle = {Proceedings of the Conference on Design, Automation and Test in Europe - Volume 3},
 series = {DATE '04},
 year = {2004},
 isbn = {0-7695-2085-5},
 pages = {30088--},
 url = {http://dl.acm.org/citation.cfm?id=968880.969270},
 acmid = {969270},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
} 

@book{ecc_shu_lin,
 author = {Lin, Shu and Costello, Daniel J.},
 title = {Error Control Coding, Second Edition},
 year = {2004},
 isbn = {0130426725},
 publisher = {Prentice-Hall, Inc.},
 address = {Upper Saddle River, NJ, USA},
}

@book{noc_book,
author={Cota, \'Erika and de Morais Amory, Alexandre and  Soares Lubaszewski, Marcelo},
title={Reliability, availability and serviceability of networks-on-chip.},
year={2012},
isbn={9781461407904}
publisher={New York, NY: Springer. xiii, 209~p. EUR~99.00/net; SFR~165.00; \sterling~89.50 },
language={English},
}

@book{idbp_1,
 author = {Pearl, Judea},
 title = {Probabilistic Reasoning in Intelligent Systems: Networks of Plausible Inference},
 year = {1988},
 isbn = {1558604790},
 publisher = {Morgan Kaufmann Publishers Inc.},
 address = {San Francisco, CA, USA},
}


@article{idbp_2,
    author = {Robert J. Mceliece and David J. C. Mackay and Jung-fu Cheng},
    title = {Turbo decoding as an instance of Pearlâ€™s belief propagation algorithm},
    journal = {IEEE Journal on Selected Areas in Communications},
    year = {1998},
    volume = {16},
    pages = {140--152}
}

@article{tanner_graph_journal,
  added-at = {2011-10-31T00:00:00.000+0100},
  author = {Tanner, Robert Michael},
  biburl = {http://www.bibsonomy.org/bibtex/2abea624e8e47c9344c3c7b7ace5a587d/dblp},
  ee = {http://dx.doi.org/10.1109/TIT.1981.1056404},
  interhash = {ec5d276e95abaf10e3927b5137e2de7c},
  intrahash = {abea624e8e47c9344c3c7b7ace5a587d},
  journal = {IEEE Transactions on Information Theory},
  keywords = {dblp},
  number = 5,
  pages = {533-547},
  timestamp = {2011-11-01T11:44:57.000+0100},
  title = {A recursive approach to low complexity codes.},
  url = {http://dblp.uni-trier.de/db/journals/tit/tit27.html#Tanner81},
  volume = 27,
  year = 1981
}


@phdthesis{ldpc_s_john,
    title    = {Introducing Low-Density Parity-CheckCodes},
    school   = {The University of Newcastle, Australia},
    author   = {Sarah J. Johnson},
    year     = {2010}, %other attributes omitted
}


@phdthesis{hrishikesh_phd,
    title    = {Exploration of Projective Geometry-based New Communication Methods for Many-core VLSI Systems},
    school   = {IIT Bombay, India},
    author   = {Hrishikesh Sharma},
    year     = {2012}, %other attributes omitted
}


@phdthesis{ldpc_robert_gallager,
    title    = {Low Density Parity Check Codes},
    school   = {The University of Newcastle, Australia},
    author   = {Robert G. Gallager},
    year     = {1963},
}

@phdthesis{ldpc_robert_gallager,
    title    = {Low Density Parity Check Codes},
    school   = {The University of Newcastle, Australia},
    author   = {Robert G. Gallager},
    year     = {1963},
}

@MastersThesis{yatish_ddp,
 author = {Yatish Turakhiya},
 title = {Multi-FPGA Hardware Acceleration of Boolean Matrix Vector Multiplication using Network-on-Chip},
 school = {Dept of Electrical Engineering, IIT Bombay},
 
}

@article{Brandon2008,
  added-at = {2010-12-17T00:00:00.000+0100},
  author = {Brandon, Tyler L. and Hang, Robert and Block, Gary and Gaudet, Vincent C. and Cockburn, Bruce F. and Howard, Sheryl L. and Giasson, Christian and Boyle, Keith and Goud, Paul and Zeinoddin, Siavash Sheikh and Rapley, Anthony and Bates, Stephen and Elliott, Duncan G. and Schlegel, Christian},
  biburl = {http://www.bibsonomy.org/bibtex/28ed258c5413e48b8817f3e62b06189a4/dblp},
  ee = {http://dx.doi.org/10.1016/j.vlsi.2007.07.003},
  interhash = {75150120d6ec565a27002a691a2a5d44},
  intrahash = {8ed258c5413e48b8817f3e62b06189a4},
  journal = {Integration},
  keywords = {dblp},
  number = 3,
  pages = {385-398},
  timestamp = {2010-12-21T11:32:57.000+0100},
  title = {A scalable {LDPC} decoder {ASIC} architecture with bit-serial message exchange},
  url = {http://dblp.uni-trier.de/db/journals/integration/integration41.html#BrandonHBGCHGBGZRBES08},
  volume = 41,
  year = 2008
}

@techreport{subhashis_ldpc_noc,
        author = {Subhasis Das, Hrishikesh Sharma, Sachin Patkar},
        title = {A Min-Sum based 800 Mbps LDPC decoder on FPGA},
        institution = {Dept of Electrical Engineering, IIT Bombay},
        year = 2010,
  %      month = September,
   %     note = {\url{http://www.eecs.rwth-aachen.de/en/publications/downloads/doc_details/11-towards-a-scaling-model-for-fair-benchmarking-of-ldpc-decoder-architectures.html}}
}

@techreport{penn_state_uni,
        author = {T. Theocharides, G. Link, N. Vijaykrishnan, M. J. Irwin},
        title = {Implementing LDPC Decoding on Network-On-Chip},
        institution = {Penn State University},
        %year = 2010,
  %      month = September,
   %     note = {\url{http://www.eecs.rwth-aachen.de/en/publications/downloads/doc_details/11-towards-a-scaling-model-for-fair-benchmarking-of-ldpc-decoder-architectures.html}}
}


@inproceedings{hrishikesh_conference,
  title={High Throughput Memory-efficient VLSI Designs for Structured LDPC Decoding.},
  author={Sharma, Hrishikesh and Das, Subhasis and Raut, Rewati Raman and Patkar, Sachin},
  booktitle={PECCS},
  pages={518--521},
  year={2011}
}

@inproceedings{connect_noc,
  added-at = {2012-03-23T00:00:00.000+0100},
  author = {Papamichael, Michael},
  biburl = {http://www.bibsonomy.org/bibtex/2d00eff2fea5c6a196f9e8ce3d6a7b151/dblp},
  booktitle = {MEMOCODE},
  crossref = {conf/memocode/2011},
  editor = {Singh, Satnam and Jobstmann, Barbara and Kishinevsky, Michael and Brandt, Jens},
  ee = {http://dx.doi.org/10.1109/MEMCOD.2011.5970513},
  interhash = {a18aa331de598214e5dffb722c7c4cea},
  intrahash = {d00eff2fea5c6a196f9e8ce3d6a7b151},
  isbn = {978-1-4577-0117-7},
  keywords = {dblp},
  pages = {77-82},
  publisher = {IEEE},
  timestamp = {2012-03-24T11:33:11.000+0100},
  title = {Fast scalable FPGA-based Network-on-Chip simulation models.},
  url = {http://dblp.uni-trier.de/db/conf/memocode/memocode2011.html#Papamichael11},
  year = 2011
}


@inproceedings{connect_noc_tool,
 author = {Papamichael, Michael K. and Hoe, James C.},
 title = {CONNECT: Re-examining Conventional Wisdom for Designing Nocs in the Context of FPGAs},
 booktitle = {Proceedings of the ACM/SIGDA International Symposium on Field Programmable Gate Arrays},
 series = {FPGA '12},
 year = {2012},
 isbn = {978-1-4503-1155-7},
 location = {Monterey, California, USA},
 pages = {37--46},
 numpages = {10},
 url = {http://doi.acm.org/10.1145/2145694.2145703},
 doi = {10.1145/2145694.2145703},
 acmid = {2145703},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {FPGA, NoC, SoC, network-on-chip, system-on-chip},
}


@inproceedings{SeoMZC2007,
  added-at = {2009-08-29T00:00:00.000+0200},
  author = {Seo, Sangwon and Mudge, Trevor N. and Zhu, Yuming and Chakrabarti, Chaitali},
  biburl = {http://www.bibsonomy.org/bibtex/2cc50f8d11cd154db2b64d511122b6da9/dblp},
  booktitle = {SiPS},
  crossref = {conf/sips/2007},
  date = {2009-08-29},
  description = {dblp},
  ee = {http://dx.doi.org/10.1109/SIPS.2007.4387546},
  interhash = {b08fbe3b99b5a75cd46814d0e4c0a9ed},
  intrahash = {cc50f8d11cd154db2b64d511122b6da9},
  isbn = {1-4244-1222-6},
  keywords = {dblp},
  pages = {210-215},
  publisher = {IEEE},
  timestamp = {2009-09-12T11:35:53.000+0200},
  title = {Design and Analysis of LDPC Decoders for Software Defined Radio.},
  url = {http://dblp.uni-trier.de/db/conf/sips/sips2007.html#SeoMZC07},
  year = 2007