library verilog;
use verilog.vl_types.all;
entity pwm_tb is
    generic(
        N               : integer := 16
    );
    attribute mti_svvh_generic_type : integer;
    attribute mti_svvh_generic_type of N : constant is 1;
end pwm_tb;
