Running: G:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/Russell/git/Architecture/PCIMID/IMTest_isim_beh.exe -prj C:/Users/Russell/git/Architecture/PCIMID/IMTest_beh.prj work.IMTest work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Russell/git/Architecture/PCIMID/IM.v" into library work
WARNING:HDLCompiler:329 - "C:/Users/Russell/git/Architecture/PCIMID/IM.v" Line 28: Target <InstructionOut> of concurrent assignment or output port connection should be a net type.
Analyzing Verilog file "C:/Users/Russell/git/Architecture/PCIMID/IMTest.v" into library work
Analyzing Verilog file "G:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:329 - "C:/Users/Russell/git/Architecture/PCIMID/IM.v" Line 28: Target <InstructionOut> of concurrent assignment or output port connection should be a net type.
Completed static elaboration
Compiling module IM
Compiling module IMTest
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable C:/Users/Russell/git/Architecture/PCIMID/IMTest_isim_beh.exe
Fuse Memory Usage: 28424 KB
Fuse CPU Usage: 623 ms
