// -----// IR Dump After IREEImportPublic (iree-import-public) //----- //
module {
  func.func @matmul_static(%arg0: tensor<3x5xf32>, %arg1: tensor<5x3xf32>, %arg2: tensor<3x3xf32>) -> tensor<3x3xf32> {
    %0 = linalg.matmul ins(%arg0, %arg1 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%arg2 : tensor<3x3xf32>) -> tensor<3x3xf32>
    return %0 : tensor<3x3xf32>
  }
}


// -----// IR Dump After ImportMLProgram (iree-import-ml-program) //----- //
module {
  func.func @matmul_static(%arg0: tensor<3x5xf32>, %arg1: tensor<5x3xf32>, %arg2: tensor<3x3xf32>) -> tensor<3x3xf32> {
    %0 = linalg.matmul ins(%arg0, %arg1 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%arg2 : tensor<3x3xf32>) -> tensor<3x3xf32>
    return %0 : tensor<3x3xf32>
  }
}


// -----// IR Dump After SanitizeModuleNames (iree-sanitize-module-names) //----- //
module {
  func.func @matmul_static(%arg0: tensor<3x5xf32>, %arg1: tensor<5x3xf32>, %arg2: tensor<3x3xf32>) -> tensor<3x3xf32> {
    %0 = linalg.matmul ins(%arg0, %arg1 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%arg2 : tensor<3x3xf32>) -> tensor<3x3xf32>
    return %0 : tensor<3x3xf32>
  }
}


// -----// IR Dump After mlir::iree_compiler::IREE::ABI::WrapEntryPointsPass (iree-abi-wrap-entry-points) //----- //
module {
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %0 = hal.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32>
    %1 = hal.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32>
    %2 = hal.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32>
    %3 = call @_matmul_static(%0, %1, %2) : (tensor<3x5xf32>, tensor<5x3xf32>, tensor<3x3xf32>) -> tensor<3x3xf32>
    %4 = hal.tensor.export %3 : tensor<3x3xf32> -> !hal.buffer_view
    return %4 : !hal.buffer_view
  }
  func.func private @_matmul_static(%arg0: tensor<3x5xf32>, %arg1: tensor<5x3xf32>, %arg2: tensor<3x3xf32>) -> tensor<3x3xf32> {
    %0 = linalg.matmul ins(%arg0, %arg1 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%arg2 : tensor<3x3xf32>) -> tensor<3x3xf32>
    return %0 : tensor<3x3xf32>
  }
}


// -----// IR Dump After Canonicalizer (canonicalize) //----- //
func.func private @_matmul_static(%arg0: tensor<3x5xf32>, %arg1: tensor<5x3xf32>, %arg2: tensor<3x3xf32>) -> tensor<3x3xf32> {
  %0 = linalg.matmul ins(%arg0, %arg1 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%arg2 : tensor<3x3xf32>) -> tensor<3x3xf32>
  return %0 : tensor<3x3xf32>
}

// -----// IR Dump After Canonicalizer (canonicalize) //----- //
func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %0 = hal.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32>
  %1 = hal.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32>
  %2 = hal.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32>
  %3 = call @_matmul_static(%0, %1, %2) : (tensor<3x5xf32>, tensor<5x3xf32>, tensor<3x3xf32>) -> tensor<3x3xf32>
  %4 = hal.tensor.export %3 : tensor<3x3xf32> -> !hal.buffer_view
  return %4 : !hal.buffer_view
}

// -----// IR Dump After Canonicalizer (canonicalize) //----- //
func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %0 = hal.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32>
  %1 = hal.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32>
  %2 = hal.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32>
  %3 = linalg.matmul ins(%0, %1 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%2 : tensor<3x3xf32>) -> tensor<3x3xf32>
  %4 = hal.tensor.export %3 : tensor<3x3xf32> -> !hal.buffer_view
  return %4 : !hal.buffer_view
}

// -----// IR Dump After Inliner (inline) //----- //
module {
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %0 = hal.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32>
    %1 = hal.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32>
    %2 = hal.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32>
    %3 = linalg.matmul ins(%0, %1 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%2 : tensor<3x3xf32>) -> tensor<3x3xf32>
    %4 = hal.tensor.export %3 : tensor<3x3xf32> -> !hal.buffer_view
    return %4 : !hal.buffer_view
  }
}


// -----// IR Dump After Canonicalizer (canonicalize) //----- //
func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %0 = hal.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32>
  %1 = hal.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32>
  %2 = hal.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32>
  %3 = linalg.matmul ins(%0, %1 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%2 : tensor<3x3xf32>) -> tensor<3x3xf32>
  %4 = hal.tensor.export %3 : tensor<3x3xf32> -> !hal.buffer_view
  return %4 : !hal.buffer_view
}

// -----// IR Dump After CSE (cse) //----- //
func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %0 = hal.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32>
  %1 = hal.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32>
  %2 = hal.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32>
  %3 = linalg.matmul ins(%0, %1 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%2 : tensor<3x3xf32>) -> tensor<3x3xf32>
  %4 = hal.tensor.export %3 : tensor<3x3xf32> -> !hal.buffer_view
  return %4 : !hal.buffer_view
}

// -----// IR Dump After SymbolDCE (symbol-dce) //----- //
module {
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %0 = hal.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32>
    %1 = hal.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32>
    %2 = hal.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32>
    %3 = linalg.matmul ins(%0, %1 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%2 : tensor<3x3xf32>) -> tensor<3x3xf32>
    %4 = hal.tensor.export %3 : tensor<3x3xf32> -> !hal.buffer_view
    return %4 : !hal.buffer_view
  }
}


// -----// IR Dump After DemoteF64ToF32 (iree-util-demote-f64-to-f32) //----- //
module {
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %0 = hal.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32>
    %1 = hal.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32>
    %2 = hal.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32>
    %3 = linalg.matmul ins(%0, %1 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%2 : tensor<3x3xf32>) -> tensor<3x3xf32>
    %4 = hal.tensor.export %3 : tensor<3x3xf32> -> !hal.buffer_view
    return %4 : !hal.buffer_view
  }
}


// -----// IR Dump After DetachElementwiseFromNamedOps (iree-flow-detach-elementwise-from-named-ops) //----- //
func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %0 = hal.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32>
  %1 = hal.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32>
  %2 = hal.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32>
  %3 = linalg.matmul ins(%0, %1 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%2 : tensor<3x3xf32>) -> tensor<3x3xf32>
  %4 = hal.tensor.export %3 : tensor<3x3xf32> -> !hal.buffer_view
  return %4 : !hal.buffer_view
}

// -----// IR Dump After LinalgNamedOpConversion (linalg-named-op-conversion) //----- //
func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %0 = hal.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32>
  %1 = hal.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32>
  %2 = hal.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32>
  %3 = linalg.matmul ins(%0, %1 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%2 : tensor<3x3xf32>) -> tensor<3x3xf32>
  %4 = hal.tensor.export %3 : tensor<3x3xf32> -> !hal.buffer_view
  return %4 : !hal.buffer_view
}

// -----// IR Dump After Convert1X1FilterConv2DToMatmul (iree-flow-convert-1x1-filter-conv2d-to-matmul) //----- //
func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %0 = hal.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32>
  %1 = hal.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32>
  %2 = hal.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32>
  %3 = linalg.matmul ins(%0, %1 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%2 : tensor<3x3xf32>) -> tensor<3x3xf32>
  %4 = hal.tensor.export %3 : tensor<3x3xf32> -> !hal.buffer_view
  return %4 : !hal.buffer_view
}

// -----// IR Dump After VerifyInputLegality (iree-verify-input-legality) //----- //
module {
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %0 = hal.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32>
    %1 = hal.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32>
    %2 = hal.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32>
    %3 = linalg.matmul ins(%0, %1 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%2 : tensor<3x3xf32>) -> tensor<3x3xf32>
    %4 = hal.tensor.export %3 : tensor<3x3xf32> -> !hal.buffer_view
    return %4 : !hal.buffer_view
  }
}


// -----// IR Dump After ExpandTensorShapes (iree-flow-expand-tensor-shapes) //----- //
module {
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %0 = hal.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32>
    %1 = hal.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32>
    %2 = hal.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32>
    %3 = linalg.matmul ins(%0, %1 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%2 : tensor<3x3xf32>) -> tensor<3x3xf32>
    %4 = hal.tensor.export %3 : tensor<3x3xf32> -> !hal.buffer_view
    return %4 : !hal.buffer_view
  }
}


// -----// IR Dump After SimplifyGlobalAccesses (iree-util-simplify-global-accesses) //----- //
func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %0 = hal.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32>
  %1 = hal.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32>
  %2 = hal.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32>
  %3 = linalg.matmul ins(%0, %1 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%2 : tensor<3x3xf32>) -> tensor<3x3xf32>
  %4 = hal.tensor.export %3 : tensor<3x3xf32> -> !hal.buffer_view
  return %4 : !hal.buffer_view
}

// -----// IR Dump After ApplyPatterns (iree-util-apply-patterns) //----- //
module attributes {iree.fixedpoint.iteration = 0 : index} {
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %0 = hal.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32>
    %1 = hal.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32>
    %2 = hal.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32>
    %3 = linalg.matmul ins(%0, %1 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%2 : tensor<3x3xf32>) -> tensor<3x3xf32>
    %4 = hal.tensor.export %3 : tensor<3x3xf32> -> !hal.buffer_view
    return %4 : !hal.buffer_view
  }
}


// -----// IR Dump After FoldGlobals (iree-util-fold-globals) //----- //
module attributes {iree.fixedpoint.iteration = 0 : index} {
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %0 = hal.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32>
    %1 = hal.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32>
    %2 = hal.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32>
    %3 = linalg.matmul ins(%0, %1 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%2 : tensor<3x3xf32>) -> tensor<3x3xf32>
    %4 = hal.tensor.export %3 : tensor<3x3xf32> -> !hal.buffer_view
    return %4 : !hal.buffer_view
  }
}


// -----// IR Dump After IPO (iree-util-ipo) //----- //
module attributes {iree.fixedpoint.iteration = 0 : index} {
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %0 = hal.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32>
    %1 = hal.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32>
    %2 = hal.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32>
    %3 = linalg.matmul ins(%0, %1 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%2 : tensor<3x3xf32>) -> tensor<3x3xf32>
    %4 = hal.tensor.export %3 : tensor<3x3xf32> -> !hal.buffer_view
    return %4 : !hal.buffer_view
  }
}


// -----// IR Dump After Canonicalizer (canonicalize) //----- //
func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %0 = hal.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32>
  %1 = hal.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32>
  %2 = hal.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32>
  %3 = linalg.matmul ins(%0, %1 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%2 : tensor<3x3xf32>) -> tensor<3x3xf32>
  %4 = hal.tensor.export %3 : tensor<3x3xf32> -> !hal.buffer_view
  return %4 : !hal.buffer_view
}

// -----// IR Dump After CSE (cse) //----- //
func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %0 = hal.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32>
  %1 = hal.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32>
  %2 = hal.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32>
  %3 = linalg.matmul ins(%0, %1 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%2 : tensor<3x3xf32>) -> tensor<3x3xf32>
  %4 = hal.tensor.export %3 : tensor<3x3xf32> -> !hal.buffer_view
  return %4 : !hal.buffer_view
}

// -----// IR Dump After FixedPointIterator (iree-util-fixed-point-iterator) //----- //
module {
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %0 = hal.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32>
    %1 = hal.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32>
    %2 = hal.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32>
    %3 = linalg.matmul ins(%0, %1 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%2 : tensor<3x3xf32>) -> tensor<3x3xf32>
    %4 = hal.tensor.export %3 : tensor<3x3xf32> -> !hal.buffer_view
    return %4 : !hal.buffer_view
  }
}


// -----// IR Dump After TensorPadToTensorInsertSlice (iree-flow-tensor-pad-to-tensor-insert-slice) //----- //
module {
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %0 = hal.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32>
    %1 = hal.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32>
    %2 = hal.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32>
    %3 = linalg.matmul ins(%0, %1 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%2 : tensor<3x3xf32>) -> tensor<3x3xf32>
    %4 = hal.tensor.export %3 : tensor<3x3xf32> -> !hal.buffer_view
    return %4 : !hal.buffer_view
  }
}


// -----// IR Dump After ConvertElementwiseToLinalg (convert-elementwise-to-linalg) //----- //
func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %0 = hal.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32>
  %1 = hal.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32>
  %2 = hal.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32>
  %3 = linalg.matmul ins(%0, %1 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%2 : tensor<3x3xf32>) -> tensor<3x3xf32>
  %4 = hal.tensor.export %3 : tensor<3x3xf32> -> !hal.buffer_view
  return %4 : !hal.buffer_view
}

// -----// IR Dump After LinalgFoldUnitExtentDims (linalg-fold-unit-extent-dims) //----- //
func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %0 = hal.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32>
  %1 = hal.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32>
  %2 = hal.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32>
  %3 = linalg.matmul ins(%0, %1 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%2 : tensor<3x3xf32>) -> tensor<3x3xf32>
  %4 = hal.tensor.export %3 : tensor<3x3xf32> -> !hal.buffer_view
  return %4 : !hal.buffer_view
}

// -----// IR Dump After InterchangeGenericOps (iree-flow-interchange-generic-ops) //----- //
func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %0 = hal.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32>
  %1 = hal.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32>
  %2 = hal.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32>
  %3 = linalg.matmul ins(%0, %1 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%2 : tensor<3x3xf32>) -> tensor<3x3xf32>
  %4 = hal.tensor.export %3 : tensor<3x3xf32> -> !hal.buffer_view
  return %4 : !hal.buffer_view
}

// -----// IR Dump After ResolveShapedTypeResultDims (resolve-shaped-type-result-dims) //----- //
func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %0 = hal.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32>
  %1 = hal.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32>
  %2 = hal.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32>
  %3 = linalg.matmul ins(%0, %1 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%2 : tensor<3x3xf32>) -> tensor<3x3xf32>
  %4 = hal.tensor.export %3 : tensor<3x3xf32> -> !hal.buffer_view
  return %4 : !hal.buffer_view
}

// -----// IR Dump After Canonicalizer (canonicalize) //----- //
func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %0 = hal.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32>
  %1 = hal.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32>
  %2 = hal.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32>
  %3 = linalg.matmul ins(%0, %1 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%2 : tensor<3x3xf32>) -> tensor<3x3xf32>
  %4 = hal.tensor.export %3 : tensor<3x3xf32> -> !hal.buffer_view
  return %4 : !hal.buffer_view
}

// -----// IR Dump After CSE (cse) //----- //
func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %0 = hal.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32>
  %1 = hal.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32>
  %2 = hal.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32>
  %3 = linalg.matmul ins(%0, %1 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%2 : tensor<3x3xf32>) -> tensor<3x3xf32>
  %4 = hal.tensor.export %3 : tensor<3x3xf32> -> !hal.buffer_view
  return %4 : !hal.buffer_view
}

// -----// IR Dump After FusionOfTensorOps (iree-flow-fusion-of-tensor-ops) //----- //
func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %0 = hal.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32>
  %1 = hal.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32>
  %2 = hal.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32>
  %3 = linalg.matmul ins(%0, %1 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%2 : tensor<3x3xf32>) -> tensor<3x3xf32>
  %4 = hal.tensor.export %3 : tensor<3x3xf32> -> !hal.buffer_view
  return %4 : !hal.buffer_view
}

// -----// IR Dump After LinalgDetensorize (linalg-detensorize) //----- //
func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %0 = hal.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32>
  %1 = hal.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32>
  %2 = hal.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32>
  %3 = linalg.matmul ins(%0, %1 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%2 : tensor<3x3xf32>) -> tensor<3x3xf32>
  %4 = hal.tensor.export %3 : tensor<3x3xf32> -> !hal.buffer_view
  return %4 : !hal.buffer_view
}

// -----// IR Dump After Canonicalizer (canonicalize) //----- //
func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %0 = hal.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32>
  %1 = hal.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32>
  %2 = hal.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32>
  %3 = linalg.matmul ins(%0, %1 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%2 : tensor<3x3xf32>) -> tensor<3x3xf32>
  %4 = hal.tensor.export %3 : tensor<3x3xf32> -> !hal.buffer_view
  return %4 : !hal.buffer_view
}

// -----// IR Dump After CSE (cse) //----- //
func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %0 = hal.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32>
  %1 = hal.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32>
  %2 = hal.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32>
  %3 = linalg.matmul ins(%0, %1 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%2 : tensor<3x3xf32>) -> tensor<3x3xf32>
  %4 = hal.tensor.export %3 : tensor<3x3xf32> -> !hal.buffer_view
  return %4 : !hal.buffer_view
}

// -----// IR Dump After CollapseDims (iree-flow-collapse-dims) //----- //
func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %0 = hal.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32>
  %1 = hal.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32>
  %2 = hal.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32>
  %3 = linalg.matmul ins(%0, %1 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%2 : tensor<3x3xf32>) -> tensor<3x3xf32>
  %4 = hal.tensor.export %3 : tensor<3x3xf32> -> !hal.buffer_view
  return %4 : !hal.buffer_view
}

// -----// IR Dump After SplitReduction (iree-flow-split-reduction-ops) //----- //
func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %0 = hal.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32>
  %1 = hal.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32>
  %2 = hal.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32>
  %3 = linalg.matmul ins(%0, %1 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%2 : tensor<3x3xf32>) -> tensor<3x3xf32>
  %4 = hal.tensor.export %3 : tensor<3x3xf32> -> !hal.buffer_view
  return %4 : !hal.buffer_view
}

// -----// IR Dump After InterchangeGenericOps (iree-flow-interchange-generic-ops) //----- //
func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %0 = hal.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32>
  %1 = hal.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32>
  %2 = hal.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32>
  %3 = linalg.matmul ins(%0, %1 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%2 : tensor<3x3xf32>) -> tensor<3x3xf32>
  %4 = hal.tensor.export %3 : tensor<3x3xf32> -> !hal.buffer_view
  return %4 : !hal.buffer_view
}

// -----// IR Dump After FormDispatchRegions (iree-flow-form-dispatch-regions) //----- //
func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %0 = hal.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32>
  %1 = hal.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32>
  %2 = hal.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32>
  %c1 = arith.constant 1 : index
  %c0 = arith.constant 0 : index
  %c3 = arith.constant 3 : index
  %c1_0 = arith.constant 1 : index
  %3 = affine.apply affine_map<()[s0, s1, s2] -> ((s1 - s0) ceildiv s2)>()[%c0, %c3, %c1_0]
  %c0_1 = arith.constant 0 : index
  %c3_2 = arith.constant 3 : index
  %c1_3 = arith.constant 1 : index
  %4 = affine.apply affine_map<()[s0, s1, s2] -> ((s1 - s0) ceildiv s2)>()[%c0_1, %c3_2, %c1_3]
  %c0_4 = arith.constant 0 : index
  %c1_5 = arith.constant 1 : index
  %5 = affine.apply affine_map<()[s0, s1, s2] -> ((s1 - s0) ceildiv s2)>()[%c0_4, %c1, %c1_5]
  %6 = flow.dispatch.region[%3, %4, %5] -> (tensor<3x3xf32>) {
    %8 = linalg.matmul ins(%0, %1 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%2 : tensor<3x3xf32>) -> tensor<3x3xf32>
    flow.return %8 : tensor<3x3xf32>
  } count(%arg3: index, %arg4: index, %arg5: index) -> (index, index, index) {
    %x, %y, %z = flow.dispatch.workgroup_count_from_dag_root %arg3, %arg4, %arg5
    flow.return %x, %y, %z : index, index, index
  }
  %7 = hal.tensor.export %6 : tensor<3x3xf32> -> !hal.buffer_view
  return %7 : !hal.buffer_view
}

// -----// IR Dump After CollapseDimensions (iree-flow-collapse-dimensions) //----- //
func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c3 = arith.constant 3 : index
  %c1 = arith.constant 1 : index
  %0 = hal.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32>
  %1 = hal.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32>
  %2 = hal.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32>
  %3 = flow.dispatch.region[%c3, %c3, %c1] -> (tensor<3x3xf32>) {
    %5 = linalg.matmul ins(%0, %1 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%2 : tensor<3x3xf32>) -> tensor<3x3xf32>
    flow.return %5 : tensor<3x3xf32>
  } count(%arg3: index, %arg4: index, %arg5: index) -> (index, index, index) {
    %x, %y, %z = flow.dispatch.workgroup_count_from_dag_root %arg3, %arg4, %arg5
    flow.return %x, %y, %z : index, index, index
  }
  %4 = hal.tensor.export %3 : tensor<3x3xf32> -> !hal.buffer_view
  return %4 : !hal.buffer_view
}

// -----// IR Dump After FormDispatchWorkgroups (iree-flow-form-dispatch-workgroups) //----- //
func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c3 = arith.constant 3 : index
  %c1 = arith.constant 1 : index
  %0 = hal.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32>
  %1 = hal.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32>
  %2 = hal.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32>
  %3 = flow.dispatch.workgroups[%c3, %c3, %c1](%0, %1, %2) : (tensor<3x5xf32>, tensor<5x3xf32>, tensor<3x3xf32>) -> %2 =
      (%arg3: !flow.dispatch.tensor<readonly:tensor<3x5xf32>>, %arg4: !flow.dispatch.tensor<readonly:tensor<5x3xf32>>, %arg5: !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>) {
    %5 = flow.dispatch.tensor.load %arg3, offsets = [0, 0], sizes = [3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<3x5xf32>
    %6 = flow.dispatch.tensor.load %arg4, offsets = [0, 0], sizes = [5, 3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x3xf32>
    %7 = flow.dispatch.tensor.load %arg5, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<3x3xf32>
    %8 = linalg.matmul ins(%5, %6 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%7 : tensor<3x3xf32>) -> tensor<3x3xf32>
    flow.dispatch.tensor.store %8, %arg5, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : tensor<3x3xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
    flow.return
  } count(%arg3: index, %arg4: index, %arg5: index) -> (index, index, index) {
    %x, %y, %z = flow.dispatch.workgroup_count_from_dag_root %arg3, %arg4, %arg5
    flow.return %x, %y, %z : index, index, index
  }
  %4 = hal.tensor.export %3 : tensor<3x3xf32> -> !hal.buffer_view
  return %4 : !hal.buffer_view
}

// -----// IR Dump After CaptureDispatchDynamicDims (iree-flow-capture-dispatch-dynamic-dims) //----- //
func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c3 = arith.constant 3 : index
  %c1 = arith.constant 1 : index
  %0 = hal.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32>
  %1 = hal.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32>
  %2 = hal.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32>
  %3 = flow.dispatch.workgroups[%c3, %c3, %c1](%0, %1, %2) : (tensor<3x5xf32>, tensor<5x3xf32>, tensor<3x3xf32>) -> %2 =
      (%arg3: !flow.dispatch.tensor<readonly:tensor<3x5xf32>>, %arg4: !flow.dispatch.tensor<readonly:tensor<5x3xf32>>, %arg5: !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>) {
    %5 = flow.dispatch.tensor.load %arg3, offsets = [0, 0], sizes = [3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<3x5xf32>
    %6 = flow.dispatch.tensor.load %arg4, offsets = [0, 0], sizes = [5, 3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x3xf32>
    %7 = flow.dispatch.tensor.load %arg5, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<3x3xf32>
    %8 = linalg.matmul ins(%5, %6 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%7 : tensor<3x3xf32>) -> tensor<3x3xf32>
    flow.dispatch.tensor.store %8, %arg5, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : tensor<3x3xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
    flow.return
  } count(%arg3: index, %arg4: index, %arg5: index) -> (index, index, index) {
    %x, %y, %z = flow.dispatch.workgroup_count_from_dag_root %arg3, %arg4, %arg5
    flow.return %x, %y, %z : index, index, index
  }
  %4 = hal.tensor.export %3 : tensor<3x3xf32> -> !hal.buffer_view
  return %4 : !hal.buffer_view
}

// -----// IR Dump After Canonicalizer (canonicalize) //----- //
func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c3 = arith.constant 3 : index
  %c1 = arith.constant 1 : index
  %0 = hal.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32>
  %1 = hal.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32>
  %2 = hal.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32>
  %3 = flow.dispatch.workgroups[%c3, %c3, %c1](%0, %1, %2) : (tensor<3x5xf32>, tensor<5x3xf32>, tensor<3x3xf32>) -> %2 =
      (%arg3: !flow.dispatch.tensor<readonly:tensor<3x5xf32>>, %arg4: !flow.dispatch.tensor<readonly:tensor<5x3xf32>>, %arg5: !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>) {
    %5 = flow.dispatch.tensor.load %arg3, offsets = [0, 0], sizes = [3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<3x5xf32>
    %6 = flow.dispatch.tensor.load %arg4, offsets = [0, 0], sizes = [5, 3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x3xf32>
    %7 = flow.dispatch.tensor.load %arg5, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<3x3xf32>
    %8 = linalg.matmul ins(%5, %6 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%7 : tensor<3x3xf32>) -> tensor<3x3xf32>
    flow.dispatch.tensor.store %8, %arg5, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : tensor<3x3xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
    flow.return
  } count(%arg3: index, %arg4: index, %arg5: index) -> (index, index, index) {
    %x, %y, %z = flow.dispatch.workgroup_count_from_dag_root %arg3, %arg4, %arg5
    flow.return %x, %y, %z : index, index, index
  }
  %4 = hal.tensor.export %3 : tensor<3x3xf32> -> !hal.buffer_view
  return %4 : !hal.buffer_view
}

// -----// IR Dump After CSE (cse) //----- //
func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c3 = arith.constant 3 : index
  %c1 = arith.constant 1 : index
  %0 = hal.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32>
  %1 = hal.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32>
  %2 = hal.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32>
  %3 = flow.dispatch.workgroups[%c3, %c3, %c1](%0, %1, %2) : (tensor<3x5xf32>, tensor<5x3xf32>, tensor<3x3xf32>) -> %2 =
      (%arg3: !flow.dispatch.tensor<readonly:tensor<3x5xf32>>, %arg4: !flow.dispatch.tensor<readonly:tensor<5x3xf32>>, %arg5: !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>) {
    %5 = flow.dispatch.tensor.load %arg3, offsets = [0, 0], sizes = [3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<3x5xf32>
    %6 = flow.dispatch.tensor.load %arg4, offsets = [0, 0], sizes = [5, 3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x3xf32>
    %7 = flow.dispatch.tensor.load %arg5, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<3x3xf32>
    %8 = linalg.matmul ins(%5, %6 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%7 : tensor<3x3xf32>) -> tensor<3x3xf32>
    flow.dispatch.tensor.store %8, %arg5, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : tensor<3x3xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
    flow.return
  } count(%arg3: index, %arg4: index, %arg5: index) -> (index, index, index) {
    %x, %y, %z = flow.dispatch.workgroup_count_from_dag_root %arg3, %arg4, %arg5
    flow.return %x, %y, %z : index, index, index
  }
  %4 = hal.tensor.export %3 : tensor<3x3xf32> -> !hal.buffer_view
  return %4 : !hal.buffer_view
}

// -----// IR Dump After InitializeEmptyTensors (iree-flow-initialize-empty-tensors) //----- //
module {
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c3 = arith.constant 3 : index
    %c1 = arith.constant 1 : index
    %0 = hal.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32>
    %1 = hal.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32>
    %2 = hal.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32>
    %3 = flow.dispatch.workgroups[%c3, %c3, %c1](%0, %1, %2) : (tensor<3x5xf32>, tensor<5x3xf32>, tensor<3x3xf32>) -> %2 =
        (%arg3: !flow.dispatch.tensor<readonly:tensor<3x5xf32>>, %arg4: !flow.dispatch.tensor<readonly:tensor<5x3xf32>>, %arg5: !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>) {
      %5 = flow.dispatch.tensor.load %arg3, offsets = [0, 0], sizes = [3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<3x5xf32>
      %6 = flow.dispatch.tensor.load %arg4, offsets = [0, 0], sizes = [5, 3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x3xf32>
      %7 = flow.dispatch.tensor.load %arg5, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<3x3xf32>
      %8 = linalg.matmul ins(%5, %6 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%7 : tensor<3x3xf32>) -> tensor<3x3xf32>
      flow.dispatch.tensor.store %8, %arg5, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : tensor<3x3xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
      flow.return
    } count(%arg3: index, %arg4: index, %arg5: index) -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_dag_root %arg3, %arg4, %arg5
      flow.return %x, %y, %z : index, index, index
    }
    %4 = hal.tensor.export %3 : tensor<3x3xf32> -> !hal.buffer_view
    return %4 : !hal.buffer_view
  }
}


// -----// IR Dump After OutlineDispatchRegions (iree-flow-outline-dispatch-regions) //----- //
module {
  flow.executable private @matmul_static_dispatch_0 {
    flow.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 workgroups(%arg0: index, %arg1: index, %arg2: index) -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_dag_root %arg0, %arg1, %arg2
      flow.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @matmul_static_dispatch_0_matmul_3x3x5(%arg0: !flow.dispatch.tensor<readonly:tensor<3x5xf32>>, %arg1: !flow.dispatch.tensor<readonly:tensor<5x3xf32>>, %arg2: !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>) {
        %0 = flow.dispatch.tensor.load %arg0, offsets = [0, 0], sizes = [3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<3x5xf32>
        %1 = flow.dispatch.tensor.load %arg1, offsets = [0, 0], sizes = [5, 3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x3xf32>
        %2 = flow.dispatch.tensor.load %arg2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<3x3xf32>
        %3 = linalg.matmul ins(%0, %1 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%2 : tensor<3x3xf32>) -> tensor<3x3xf32>
        flow.dispatch.tensor.store %3, %arg2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : tensor<3x3xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        return
      }
    }
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c3 = arith.constant 3 : index
    %c1 = arith.constant 1 : index
    %0 = hal.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32>
    %1 = hal.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32>
    %2 = hal.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32>
    %3 = flow.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1](%0, %1, %2) : (tensor<3x5xf32>, tensor<5x3xf32>, tensor<3x3xf32>) -> %2
    %4 = hal.tensor.export %3 : tensor<3x3xf32> -> !hal.buffer_view
    return %4 : !hal.buffer_view
  }
}


// -----// IR Dump After StripDebugOps (iree-util-strip-debug-ops) //----- //
flow.executable private @matmul_static_dispatch_0 {
  flow.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 workgroups(%arg0: index, %arg1: index, %arg2: index) -> (index, index, index) {
    %x, %y, %z = flow.dispatch.workgroup_count_from_dag_root %arg0, %arg1, %arg2
    flow.return %x, %y, %z : index, index, index
  }
  builtin.module {
    func.func @matmul_static_dispatch_0_matmul_3x3x5(%arg0: !flow.dispatch.tensor<readonly:tensor<3x5xf32>>, %arg1: !flow.dispatch.tensor<readonly:tensor<5x3xf32>>, %arg2: !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>) {
      %0 = flow.dispatch.tensor.load %arg0, offsets = [0, 0], sizes = [3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<3x5xf32>
      %1 = flow.dispatch.tensor.load %arg1, offsets = [0, 0], sizes = [5, 3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x3xf32>
      %2 = flow.dispatch.tensor.load %arg2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<3x3xf32>
      %3 = linalg.matmul ins(%0, %1 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%2 : tensor<3x3xf32>) -> tensor<3x3xf32>
      flow.dispatch.tensor.store %3, %arg2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : tensor<3x3xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
      return
    }
  }
}

// -----// IR Dump After Canonicalizer (canonicalize) //----- //
func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c3 = arith.constant 3 : index
  %c1 = arith.constant 1 : index
  %0 = hal.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32>
  %1 = hal.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32>
  %2 = hal.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32>
  %3 = flow.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1](%0, %1, %2) : (tensor<3x5xf32>, tensor<5x3xf32>, tensor<3x3xf32>) -> %2
  %4 = hal.tensor.export %3 : tensor<3x3xf32> -> !hal.buffer_view
  return %4 : !hal.buffer_view
}

// -----// IR Dump After DeduplicateExecutables (iree-flow-deduplicate-executables) //----- //
module {
  flow.executable private @matmul_static_dispatch_0 {
    flow.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 workgroups(%arg0: index, %arg1: index, %arg2: index) -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_dag_root %arg0, %arg1, %arg2
      flow.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @matmul_static_dispatch_0_matmul_3x3x5(%arg0: !flow.dispatch.tensor<readonly:tensor<3x5xf32>>, %arg1: !flow.dispatch.tensor<readonly:tensor<5x3xf32>>, %arg2: !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>) {
        %0 = flow.dispatch.tensor.load %arg0, offsets = [0, 0], sizes = [3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<3x5xf32>
        %1 = flow.dispatch.tensor.load %arg1, offsets = [0, 0], sizes = [5, 3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x3xf32>
        %2 = flow.dispatch.tensor.load %arg2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<3x3xf32>
        %3 = linalg.matmul ins(%0, %1 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%2 : tensor<3x3xf32>) -> tensor<3x3xf32>
        flow.dispatch.tensor.store %3, %arg2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : tensor<3x3xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        return
      }
    }
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c3 = arith.constant 3 : index
    %c1 = arith.constant 1 : index
    %0 = hal.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32>
    %1 = hal.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32>
    %2 = hal.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32>
    %3 = flow.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1](%0, %1, %2) : (tensor<3x5xf32>, tensor<5x3xf32>, tensor<3x3xf32>) -> %2
    %4 = hal.tensor.export %3 : tensor<3x3xf32> -> !hal.buffer_view
    return %4 : !hal.buffer_view
  }
}


// -----// IR Dump After Canonicalizer (canonicalize) //----- //
flow.executable private @matmul_static_dispatch_0 {
  flow.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 workgroups(%arg0: index, %arg1: index, %arg2: index) -> (index, index, index) {
    %x, %y, %z = flow.dispatch.workgroup_count_from_dag_root %arg0, %arg1, %arg2
    flow.return %x, %y, %z : index, index, index
  }
  builtin.module {
    func.func @matmul_static_dispatch_0_matmul_3x3x5(%arg0: !flow.dispatch.tensor<readonly:tensor<3x5xf32>>, %arg1: !flow.dispatch.tensor<readonly:tensor<5x3xf32>>, %arg2: !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>) {
      %0 = flow.dispatch.tensor.load %arg0, offsets = [0, 0], sizes = [3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<3x5xf32>
      %1 = flow.dispatch.tensor.load %arg1, offsets = [0, 0], sizes = [5, 3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x3xf32>
      %2 = flow.dispatch.tensor.load %arg2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<3x3xf32>
      %3 = linalg.matmul ins(%0, %1 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%2 : tensor<3x3xf32>) -> tensor<3x3xf32>
      flow.dispatch.tensor.store %3, %arg2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : tensor<3x3xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
      return
    }
  }
}

// -----// IR Dump After CSE (cse) //----- //
flow.executable private @matmul_static_dispatch_0 {
  flow.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 workgroups(%arg0: index, %arg1: index, %arg2: index) -> (index, index, index) {
    %x, %y, %z = flow.dispatch.workgroup_count_from_dag_root %arg0, %arg1, %arg2
    flow.return %x, %y, %z : index, index, index
  }
  builtin.module {
    func.func @matmul_static_dispatch_0_matmul_3x3x5(%arg0: !flow.dispatch.tensor<readonly:tensor<3x5xf32>>, %arg1: !flow.dispatch.tensor<readonly:tensor<5x3xf32>>, %arg2: !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>) {
      %0 = flow.dispatch.tensor.load %arg0, offsets = [0, 0], sizes = [3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<3x5xf32>
      %1 = flow.dispatch.tensor.load %arg1, offsets = [0, 0], sizes = [5, 3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x3xf32>
      %2 = flow.dispatch.tensor.load %arg2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<3x3xf32>
      %3 = linalg.matmul ins(%0, %1 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%2 : tensor<3x3xf32>) -> tensor<3x3xf32>
      flow.dispatch.tensor.store %3, %arg2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : tensor<3x3xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
      return
    }
  }
}

// -----// IR Dump After CleanupTensorShapes (iree-flow-cleanup-tensor-shapes) //----- //
func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c3 = arith.constant 3 : index
  %c1 = arith.constant 1 : index
  %0 = hal.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32>
  %1 = hal.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32>
  %2 = hal.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32>
  %3 = flow.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1](%0, %1, %2) : (tensor<3x5xf32>, tensor<5x3xf32>, tensor<3x3xf32>) -> %2
  %4 = hal.tensor.export %3 : tensor<3x3xf32> -> !hal.buffer_view
  return %4 : !hal.buffer_view
}

// -----// IR Dump After Canonicalizer (canonicalize) //----- //
func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c3 = arith.constant 3 : index
  %c1 = arith.constant 1 : index
  %0 = hal.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32>
  %1 = hal.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32>
  %2 = hal.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32>
  %3 = flow.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1](%0, %1, %2) : (tensor<3x5xf32>, tensor<5x3xf32>, tensor<3x3xf32>) -> %2
  %4 = hal.tensor.export %3 : tensor<3x3xf32> -> !hal.buffer_view
  return %4 : !hal.buffer_view
}

// -----// IR Dump After CSE (cse) //----- //
func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c3 = arith.constant 3 : index
  %c1 = arith.constant 1 : index
  %0 = hal.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32>
  %1 = hal.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32>
  %2 = hal.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32>
  %3 = flow.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1](%0, %1, %2) : (tensor<3x5xf32>, tensor<5x3xf32>, tensor<3x3xf32>) -> %2
  %4 = hal.tensor.export %3 : tensor<3x3xf32> -> !hal.buffer_view
  return %4 : !hal.buffer_view
}

// -----// IR Dump After SymbolDCE (symbol-dce) //----- //
module {
  flow.executable private @matmul_static_dispatch_0 {
    flow.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 workgroups(%arg0: index, %arg1: index, %arg2: index) -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_dag_root %arg0, %arg1, %arg2
      flow.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @matmul_static_dispatch_0_matmul_3x3x5(%arg0: !flow.dispatch.tensor<readonly:tensor<3x5xf32>>, %arg1: !flow.dispatch.tensor<readonly:tensor<5x3xf32>>, %arg2: !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>) {
        %0 = flow.dispatch.tensor.load %arg0, offsets = [0, 0], sizes = [3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<3x5xf32>
        %1 = flow.dispatch.tensor.load %arg1, offsets = [0, 0], sizes = [5, 3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x3xf32>
        %2 = flow.dispatch.tensor.load %arg2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<3x3xf32>
        %3 = linalg.matmul ins(%0, %1 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%2 : tensor<3x3xf32>) -> tensor<3x3xf32>
        flow.dispatch.tensor.store %3, %arg2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : tensor<3x3xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        return
      }
    }
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c3 = arith.constant 3 : index
    %c1 = arith.constant 1 : index
    %0 = hal.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32>
    %1 = hal.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32>
    %2 = hal.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32>
    %3 = flow.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1](%0, %1, %2) : (tensor<3x5xf32>, tensor<5x3xf32>, tensor<3x3xf32>) -> %2
    %4 = hal.tensor.export %3 : tensor<3x3xf32> -> !hal.buffer_view
    return %4 : !hal.buffer_view
  }
}


// -----// IR Dump After VerifyInput (iree-stream-verify-input) //----- //
module {
  flow.executable private @matmul_static_dispatch_0 {
    flow.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 workgroups(%arg0: index, %arg1: index, %arg2: index) -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_dag_root %arg0, %arg1, %arg2
      flow.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @matmul_static_dispatch_0_matmul_3x3x5(%arg0: !flow.dispatch.tensor<readonly:tensor<3x5xf32>>, %arg1: !flow.dispatch.tensor<readonly:tensor<5x3xf32>>, %arg2: !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>) {
        %0 = flow.dispatch.tensor.load %arg0, offsets = [0, 0], sizes = [3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<3x5xf32>
        %1 = flow.dispatch.tensor.load %arg1, offsets = [0, 0], sizes = [5, 3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x3xf32>
        %2 = flow.dispatch.tensor.load %arg2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<3x3xf32>
        %3 = linalg.matmul ins(%0, %1 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%2 : tensor<3x3xf32>) -> tensor<3x3xf32>
        flow.dispatch.tensor.store %3, %arg2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : tensor<3x3xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        return
      }
    }
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c3 = arith.constant 3 : index
    %c1 = arith.constant 1 : index
    %0 = hal.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32>
    %1 = hal.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32>
    %2 = hal.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32>
    %3 = flow.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1](%0, %1, %2) : (tensor<3x5xf32>, tensor<5x3xf32>, tensor<3x3xf32>) -> %2
    %4 = hal.tensor.export %3 : tensor<3x3xf32> -> !hal.buffer_view
    return %4 : !hal.buffer_view
  }
}


// -----// IR Dump After OutlineConstants (iree-stream-outline-constants) //----- //
module {
  flow.executable private @matmul_static_dispatch_0 {
    flow.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 workgroups(%arg0: index, %arg1: index, %arg2: index) -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_dag_root %arg0, %arg1, %arg2
      flow.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @matmul_static_dispatch_0_matmul_3x3x5(%arg0: !flow.dispatch.tensor<readonly:tensor<3x5xf32>>, %arg1: !flow.dispatch.tensor<readonly:tensor<5x3xf32>>, %arg2: !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>) {
        %0 = flow.dispatch.tensor.load %arg0, offsets = [0, 0], sizes = [3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<3x5xf32>
        %1 = flow.dispatch.tensor.load %arg1, offsets = [0, 0], sizes = [5, 3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x3xf32>
        %2 = flow.dispatch.tensor.load %arg2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<3x3xf32>
        %3 = linalg.matmul ins(%0, %1 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%2 : tensor<3x3xf32>) -> tensor<3x3xf32>
        flow.dispatch.tensor.store %3, %arg2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : tensor<3x3xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        return
      }
    }
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c3 = arith.constant 3 : index
    %c1 = arith.constant 1 : index
    %0 = hal.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32>
    %1 = hal.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32>
    %2 = hal.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32>
    %3 = flow.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1](%0, %1, %2) : (tensor<3x5xf32>, tensor<5x3xf32>, tensor<3x3xf32>) -> %2
    %4 = hal.tensor.export %3 : tensor<3x3xf32> -> !hal.buffer_view
    return %4 : !hal.buffer_view
  }
}


// -----// IR Dump After Canonicalizer (canonicalize) //----- //
func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c3 = arith.constant 3 : index
  %c1 = arith.constant 1 : index
  %0 = hal.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32>
  %1 = hal.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32>
  %2 = hal.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32>
  %3 = flow.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1](%0, %1, %2) : (tensor<3x5xf32>, tensor<5x3xf32>, tensor<3x3xf32>) -> %2
  %4 = hal.tensor.export %3 : tensor<3x3xf32> -> !hal.buffer_view
  return %4 : !hal.buffer_view
}

// -----// IR Dump After CSE (cse) //----- //
func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c3 = arith.constant 3 : index
  %c1 = arith.constant 1 : index
  %0 = hal.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32>
  %1 = hal.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32>
  %2 = hal.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32>
  %3 = flow.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1](%0, %1, %2) : (tensor<3x5xf32>, tensor<5x3xf32>, tensor<3x3xf32>) -> %2
  %4 = hal.tensor.export %3 : tensor<3x3xf32> -> !hal.buffer_view
  return %4 : !hal.buffer_view
}

// -----// IR Dump After SimplifyGlobalAccesses (iree-util-simplify-global-accesses) //----- //
func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c3 = arith.constant 3 : index
  %c1 = arith.constant 1 : index
  %0 = hal.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32>
  %1 = hal.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32>
  %2 = hal.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32>
  %3 = flow.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1](%0, %1, %2) : (tensor<3x5xf32>, tensor<5x3xf32>, tensor<3x3xf32>) -> %2
  %4 = hal.tensor.export %3 : tensor<3x3xf32> -> !hal.buffer_view
  return %4 : !hal.buffer_view
}

// -----// IR Dump After ApplyPatterns (iree-util-apply-patterns) //----- //
module {
  flow.executable private @matmul_static_dispatch_0 {
    flow.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 workgroups(%arg0: index, %arg1: index, %arg2: index) -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_dag_root %arg0, %arg1, %arg2
      flow.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @matmul_static_dispatch_0_matmul_3x3x5(%arg0: !flow.dispatch.tensor<readonly:tensor<3x5xf32>>, %arg1: !flow.dispatch.tensor<readonly:tensor<5x3xf32>>, %arg2: !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>) {
        %0 = flow.dispatch.tensor.load %arg0, offsets = [0, 0], sizes = [3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<3x5xf32>
        %1 = flow.dispatch.tensor.load %arg1, offsets = [0, 0], sizes = [5, 3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x3xf32>
        %2 = flow.dispatch.tensor.load %arg2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<3x3xf32>
        %3 = linalg.matmul ins(%0, %1 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%2 : tensor<3x3xf32>) -> tensor<3x3xf32>
        flow.dispatch.tensor.store %3, %arg2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : tensor<3x3xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        return
      }
    }
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c3 = arith.constant 3 : index
    %c1 = arith.constant 1 : index
    %0 = hal.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32>
    %1 = hal.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32>
    %2 = hal.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32>
    %3 = flow.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1](%0, %1, %2) : (tensor<3x5xf32>, tensor<5x3xf32>, tensor<3x3xf32>) -> %2
    %4 = hal.tensor.export %3 : tensor<3x3xf32> -> !hal.buffer_view
    return %4 : !hal.buffer_view
  }
}


// -----// IR Dump After FoldGlobals (iree-util-fold-globals) //----- //
module {
  flow.executable private @matmul_static_dispatch_0 {
    flow.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 workgroups(%arg0: index, %arg1: index, %arg2: index) -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_dag_root %arg0, %arg1, %arg2
      flow.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @matmul_static_dispatch_0_matmul_3x3x5(%arg0: !flow.dispatch.tensor<readonly:tensor<3x5xf32>>, %arg1: !flow.dispatch.tensor<readonly:tensor<5x3xf32>>, %arg2: !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>) {
        %0 = flow.dispatch.tensor.load %arg0, offsets = [0, 0], sizes = [3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<3x5xf32>
        %1 = flow.dispatch.tensor.load %arg1, offsets = [0, 0], sizes = [5, 3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x3xf32>
        %2 = flow.dispatch.tensor.load %arg2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<3x3xf32>
        %3 = linalg.matmul ins(%0, %1 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%2 : tensor<3x3xf32>) -> tensor<3x3xf32>
        flow.dispatch.tensor.store %3, %arg2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : tensor<3x3xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        return
      }
    }
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c3 = arith.constant 3 : index
    %c1 = arith.constant 1 : index
    %0 = hal.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32>
    %1 = hal.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32>
    %2 = hal.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32>
    %3 = flow.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1](%0, %1, %2) : (tensor<3x5xf32>, tensor<5x3xf32>, tensor<3x3xf32>) -> %2
    %4 = hal.tensor.export %3 : tensor<3x3xf32> -> !hal.buffer_view
    return %4 : !hal.buffer_view
  }
}


// -----// IR Dump After FuseGlobals (iree-util-fuse-globals) //----- //
module {
  flow.executable private @matmul_static_dispatch_0 {
    flow.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 workgroups(%arg0: index, %arg1: index, %arg2: index) -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_dag_root %arg0, %arg1, %arg2
      flow.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @matmul_static_dispatch_0_matmul_3x3x5(%arg0: !flow.dispatch.tensor<readonly:tensor<3x5xf32>>, %arg1: !flow.dispatch.tensor<readonly:tensor<5x3xf32>>, %arg2: !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>) {
        %0 = flow.dispatch.tensor.load %arg0, offsets = [0, 0], sizes = [3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<3x5xf32>
        %1 = flow.dispatch.tensor.load %arg1, offsets = [0, 0], sizes = [5, 3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x3xf32>
        %2 = flow.dispatch.tensor.load %arg2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<3x3xf32>
        %3 = linalg.matmul ins(%0, %1 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%2 : tensor<3x3xf32>) -> tensor<3x3xf32>
        flow.dispatch.tensor.store %3, %arg2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : tensor<3x3xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        return
      }
    }
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c3 = arith.constant 3 : index
    %c1 = arith.constant 1 : index
    %0 = hal.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32>
    %1 = hal.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32>
    %2 = hal.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32>
    %3 = flow.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1](%0, %1, %2) : (tensor<3x5xf32>, tensor<5x3xf32>, tensor<3x3xf32>) -> %2
    %4 = hal.tensor.export %3 : tensor<3x3xf32> -> !hal.buffer_view
    return %4 : !hal.buffer_view
  }
}


// -----// IR Dump After IPO (iree-util-ipo) //----- //
module {
  flow.executable private @matmul_static_dispatch_0 {
    flow.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 workgroups(%arg0: index, %arg1: index, %arg2: index) -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_dag_root %arg0, %arg1, %arg2
      flow.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @matmul_static_dispatch_0_matmul_3x3x5(%arg0: !flow.dispatch.tensor<readonly:tensor<3x5xf32>>, %arg1: !flow.dispatch.tensor<readonly:tensor<5x3xf32>>, %arg2: !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>) {
        %0 = flow.dispatch.tensor.load %arg0, offsets = [0, 0], sizes = [3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<3x5xf32>
        %1 = flow.dispatch.tensor.load %arg1, offsets = [0, 0], sizes = [5, 3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x3xf32>
        %2 = flow.dispatch.tensor.load %arg2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<3x3xf32>
        %3 = linalg.matmul ins(%0, %1 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%2 : tensor<3x3xf32>) -> tensor<3x3xf32>
        flow.dispatch.tensor.store %3, %arg2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : tensor<3x3xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        return
      }
    }
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c3 = arith.constant 3 : index
    %c1 = arith.constant 1 : index
    %0 = hal.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32>
    %1 = hal.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32>
    %2 = hal.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32>
    %3 = flow.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1](%0, %1, %2) : (tensor<3x5xf32>, tensor<5x3xf32>, tensor<3x3xf32>) -> %2
    %4 = hal.tensor.export %3 : tensor<3x3xf32> -> !hal.buffer_view
    return %4 : !hal.buffer_view
  }
}


// -----// IR Dump After ConvertToStream (iree-stream-conversion) //----- //
module {
  stream.executable private @matmul_static_dispatch_0 {
    stream.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 workgroups(%arg0: index, %arg1: index, %arg2: index) -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_dag_root %arg0, %arg1, %arg2
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @matmul_static_dispatch_0_matmul_3x3x5(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<3x5xf32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<5x3xf32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0, 0], sizes = [3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<3x5xf32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0, 0], sizes = [5, 3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x3xf32>
        %5 = flow.dispatch.tensor.load %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<3x3xf32>
        %6 = linalg.matmul ins(%3, %4 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%5 : tensor<3x3xf32>) -> tensor<3x3xf32>
        flow.dispatch.tensor.store %6, %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : tensor<3x3xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        return
      }
    }
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c3 = arith.constant 3 : index
    %c1 = arith.constant 1 : index
    %c553648160_i32 = arith.constant 553648160 : i32
    %c1_i32 = arith.constant 1 : i32
    %c3_0 = arith.constant 3 : index
    %c5 = arith.constant 5 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3_0, %c5]) type(%c553648160_i32) encoding(%c1_i32)
    %0 = stream.tensor.sizeof tensor<3x5xf32> : index
    %1 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32> in !stream.resource<external>{%0}
    %2 = stream.async.transfer %1 : !stream.resource<external>{%0} -> !stream.resource<*>{%0}
    %c553648160_i32_1 = arith.constant 553648160 : i32
    %c1_i32_2 = arith.constant 1 : i32
    %c5_3 = arith.constant 5 : index
    %c3_4 = arith.constant 3 : index
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5_3, %c3_4]) type(%c553648160_i32_1) encoding(%c1_i32_2)
    %3 = stream.tensor.sizeof tensor<5x3xf32> : index
    %4 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32> in !stream.resource<external>{%3}
    %5 = stream.async.transfer %4 : !stream.resource<external>{%3} -> !stream.resource<*>{%3}
    %c553648160_i32_5 = arith.constant 553648160 : i32
    %c1_i32_6 = arith.constant 1 : i32
    %c3_7 = arith.constant 3 : index
    %c3_8 = arith.constant 3 : index
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3_7, %c3_8]) type(%c553648160_i32_5) encoding(%c1_i32_6)
    %6 = stream.tensor.sizeof tensor<3x3xf32> : index
    %7 = stream.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32> in !stream.resource<external>{%6}
    %8 = stream.async.transfer %7 : !stream.resource<external>{%6} -> !stream.resource<*>{%6}
    %c0 = arith.constant 0 : index
    %9 = stream.async.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1](%2[%c0 to %0 for %0], %5[%c0 to %3 for %3], %8[%c0 to %6 for %6]) : (!stream.resource<*>{%0}, !stream.resource<*>{%3}, !stream.resource<*>{%6}) -> %8{%6}
    %10 = stream.async.transfer %9 : !stream.resource<*>{%6} -> !stream.resource<external>{%6}
    %11 = stream.tensor.export %10 : tensor<3x3xf32> in !stream.resource<external>{%6} -> !hal.buffer_view
    return %11 : !hal.buffer_view
  }
}


// -----// IR Dump After VerifyLoweringToTensors (iree-stream-verify-lowering-to-tensors) //----- //
module {
  stream.executable private @matmul_static_dispatch_0 {
    stream.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 workgroups(%arg0: index, %arg1: index, %arg2: index) -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_dag_root %arg0, %arg1, %arg2
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @matmul_static_dispatch_0_matmul_3x3x5(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<3x5xf32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<5x3xf32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0, 0], sizes = [3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<3x5xf32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0, 0], sizes = [5, 3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x3xf32>
        %5 = flow.dispatch.tensor.load %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<3x3xf32>
        %6 = linalg.matmul ins(%3, %4 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%5 : tensor<3x3xf32>) -> tensor<3x3xf32>
        flow.dispatch.tensor.store %6, %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : tensor<3x3xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        return
      }
    }
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c3 = arith.constant 3 : index
    %c1 = arith.constant 1 : index
    %c553648160_i32 = arith.constant 553648160 : i32
    %c1_i32 = arith.constant 1 : i32
    %c3_0 = arith.constant 3 : index
    %c5 = arith.constant 5 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3_0, %c5]) type(%c553648160_i32) encoding(%c1_i32)
    %0 = stream.tensor.sizeof tensor<3x5xf32> : index
    %1 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32> in !stream.resource<external>{%0}
    %2 = stream.async.transfer %1 : !stream.resource<external>{%0} -> !stream.resource<*>{%0}
    %c553648160_i32_1 = arith.constant 553648160 : i32
    %c1_i32_2 = arith.constant 1 : i32
    %c5_3 = arith.constant 5 : index
    %c3_4 = arith.constant 3 : index
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5_3, %c3_4]) type(%c553648160_i32_1) encoding(%c1_i32_2)
    %3 = stream.tensor.sizeof tensor<5x3xf32> : index
    %4 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32> in !stream.resource<external>{%3}
    %5 = stream.async.transfer %4 : !stream.resource<external>{%3} -> !stream.resource<*>{%3}
    %c553648160_i32_5 = arith.constant 553648160 : i32
    %c1_i32_6 = arith.constant 1 : i32
    %c3_7 = arith.constant 3 : index
    %c3_8 = arith.constant 3 : index
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3_7, %c3_8]) type(%c553648160_i32_5) encoding(%c1_i32_6)
    %6 = stream.tensor.sizeof tensor<3x3xf32> : index
    %7 = stream.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32> in !stream.resource<external>{%6}
    %8 = stream.async.transfer %7 : !stream.resource<external>{%6} -> !stream.resource<*>{%6}
    %c0 = arith.constant 0 : index
    %9 = stream.async.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1](%2[%c0 to %0 for %0], %5[%c0 to %3 for %3], %8[%c0 to %6 for %6]) : (!stream.resource<*>{%0}, !stream.resource<*>{%3}, !stream.resource<*>{%6}) -> %8{%6}
    %10 = stream.async.transfer %9 : !stream.resource<*>{%6} -> !stream.resource<external>{%6}
    %11 = stream.tensor.export %10 : tensor<3x3xf32> in !stream.resource<external>{%6} -> !hal.buffer_view
    return %11 : !hal.buffer_view
  }
}


// -----// IR Dump After Canonicalizer (canonicalize) //----- //
func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c0 = arith.constant 0 : index
  %c3 = arith.constant 3 : index
  %c1 = arith.constant 1 : index
  %c553648160_i32 = arith.constant 553648160 : i32
  %c1_i32 = arith.constant 1 : i32
  %c5 = arith.constant 5 : index
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
  %0 = stream.tensor.sizeof tensor<3x5xf32> : index
  %1 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32> in !stream.resource<external>{%0}
  %2 = stream.async.transfer %1 : !stream.resource<external>{%0} -> !stream.resource<*>{%0}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %3 = stream.tensor.sizeof tensor<5x3xf32> : index
  %4 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32> in !stream.resource<external>{%3}
  %5 = stream.async.transfer %4 : !stream.resource<external>{%3} -> !stream.resource<*>{%3}
  hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %6 = stream.tensor.sizeof tensor<3x3xf32> : index
  %7 = stream.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32> in !stream.resource<external>{%6}
  %8 = stream.async.transfer %7 : !stream.resource<external>{%6} -> !stream.resource<*>{%6}
  %9 = stream.async.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1](%2[%c0 to %0 for %0], %5[%c0 to %3 for %3], %8[%c0 to %6 for %6]) : (!stream.resource<*>{%0}, !stream.resource<*>{%3}, !stream.resource<*>{%6}) -> %8{%6}
  %10 = stream.async.transfer %9 : !stream.resource<*>{%6} -> !stream.resource<external>{%6}
  %11 = stream.tensor.export %10 : tensor<3x3xf32> in !stream.resource<external>{%6} -> !hal.buffer_view
  return %11 : !hal.buffer_view
}

// -----// IR Dump After CSE (cse) //----- //
func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c0 = arith.constant 0 : index
  %c3 = arith.constant 3 : index
  %c1 = arith.constant 1 : index
  %c553648160_i32 = arith.constant 553648160 : i32
  %c1_i32 = arith.constant 1 : i32
  %c5 = arith.constant 5 : index
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
  %0 = stream.tensor.sizeof tensor<3x5xf32> : index
  %1 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32> in !stream.resource<external>{%0}
  %2 = stream.async.transfer %1 : !stream.resource<external>{%0} -> !stream.resource<*>{%0}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %3 = stream.tensor.sizeof tensor<5x3xf32> : index
  %4 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32> in !stream.resource<external>{%3}
  %5 = stream.async.transfer %4 : !stream.resource<external>{%3} -> !stream.resource<*>{%3}
  hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %6 = stream.tensor.sizeof tensor<3x3xf32> : index
  %7 = stream.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32> in !stream.resource<external>{%6}
  %8 = stream.async.transfer %7 : !stream.resource<external>{%6} -> !stream.resource<*>{%6}
  %9 = stream.async.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1](%2[%c0 to %0 for %0], %5[%c0 to %3 for %3], %8[%c0 to %6 for %6]) : (!stream.resource<*>{%0}, !stream.resource<*>{%3}, !stream.resource<*>{%6}) -> %8{%6}
  %10 = stream.async.transfer %9 : !stream.resource<*>{%6} -> !stream.resource<external>{%6}
  %11 = stream.tensor.export %10 : tensor<3x3xf32> in !stream.resource<external>{%6} -> !hal.buffer_view
  return %11 : !hal.buffer_view
}

// -----// IR Dump After SimplifyGlobalAccesses (iree-util-simplify-global-accesses) //----- //
func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c0 = arith.constant 0 : index
  %c3 = arith.constant 3 : index
  %c1 = arith.constant 1 : index
  %c553648160_i32 = arith.constant 553648160 : i32
  %c1_i32 = arith.constant 1 : i32
  %c5 = arith.constant 5 : index
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
  %0 = stream.tensor.sizeof tensor<3x5xf32> : index
  %1 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32> in !stream.resource<external>{%0}
  %2 = stream.async.transfer %1 : !stream.resource<external>{%0} -> !stream.resource<*>{%0}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %3 = stream.tensor.sizeof tensor<5x3xf32> : index
  %4 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32> in !stream.resource<external>{%3}
  %5 = stream.async.transfer %4 : !stream.resource<external>{%3} -> !stream.resource<*>{%3}
  hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %6 = stream.tensor.sizeof tensor<3x3xf32> : index
  %7 = stream.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32> in !stream.resource<external>{%6}
  %8 = stream.async.transfer %7 : !stream.resource<external>{%6} -> !stream.resource<*>{%6}
  %9 = stream.async.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1](%2[%c0 to %0 for %0], %5[%c0 to %3 for %3], %8[%c0 to %6 for %6]) : (!stream.resource<*>{%0}, !stream.resource<*>{%3}, !stream.resource<*>{%6}) -> %8{%6}
  %10 = stream.async.transfer %9 : !stream.resource<*>{%6} -> !stream.resource<external>{%6}
  %11 = stream.tensor.export %10 : tensor<3x3xf32> in !stream.resource<external>{%6} -> !hal.buffer_view
  return %11 : !hal.buffer_view
}

// -----// IR Dump After ApplyPatterns (iree-util-apply-patterns) //----- //
module {
  stream.executable private @matmul_static_dispatch_0 {
    stream.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 workgroups(%arg0: index, %arg1: index, %arg2: index) -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_dag_root %arg0, %arg1, %arg2
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @matmul_static_dispatch_0_matmul_3x3x5(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<3x5xf32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<5x3xf32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0, 0], sizes = [3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<3x5xf32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0, 0], sizes = [5, 3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x3xf32>
        %5 = flow.dispatch.tensor.load %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<3x3xf32>
        %6 = linalg.matmul ins(%3, %4 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%5 : tensor<3x3xf32>) -> tensor<3x3xf32>
        flow.dispatch.tensor.store %6, %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : tensor<3x3xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        return
      }
    }
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c0 = arith.constant 0 : index
    %c3 = arith.constant 3 : index
    %c1 = arith.constant 1 : index
    %c553648160_i32 = arith.constant 553648160 : i32
    %c1_i32 = arith.constant 1 : i32
    %c5 = arith.constant 5 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
    %0 = stream.tensor.sizeof tensor<3x5xf32> : index
    %1 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32> in !stream.resource<external>{%0}
    %2 = stream.async.transfer %1 : !stream.resource<external>{%0} -> !stream.resource<*>{%0}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %3 = stream.tensor.sizeof tensor<5x3xf32> : index
    %4 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32> in !stream.resource<external>{%3}
    %5 = stream.async.transfer %4 : !stream.resource<external>{%3} -> !stream.resource<*>{%3}
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %6 = stream.tensor.sizeof tensor<3x3xf32> : index
    %7 = stream.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32> in !stream.resource<external>{%6}
    %8 = stream.async.transfer %7 : !stream.resource<external>{%6} -> !stream.resource<*>{%6}
    %9 = stream.async.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1](%2[%c0 to %0 for %0], %5[%c0 to %3 for %3], %8[%c0 to %6 for %6]) : (!stream.resource<*>{%0}, !stream.resource<*>{%3}, !stream.resource<*>{%6}) -> %8{%6}
    %10 = stream.async.transfer %9 : !stream.resource<*>{%6} -> !stream.resource<external>{%6}
    %11 = stream.tensor.export %10 : tensor<3x3xf32> in !stream.resource<external>{%6} -> !hal.buffer_view
    return %11 : !hal.buffer_view
  }
}


// -----// IR Dump After FoldGlobals (iree-util-fold-globals) //----- //
module {
  stream.executable private @matmul_static_dispatch_0 {
    stream.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 workgroups(%arg0: index, %arg1: index, %arg2: index) -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_dag_root %arg0, %arg1, %arg2
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @matmul_static_dispatch_0_matmul_3x3x5(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<3x5xf32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<5x3xf32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0, 0], sizes = [3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<3x5xf32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0, 0], sizes = [5, 3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x3xf32>
        %5 = flow.dispatch.tensor.load %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<3x3xf32>
        %6 = linalg.matmul ins(%3, %4 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%5 : tensor<3x3xf32>) -> tensor<3x3xf32>
        flow.dispatch.tensor.store %6, %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : tensor<3x3xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        return
      }
    }
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c0 = arith.constant 0 : index
    %c3 = arith.constant 3 : index
    %c1 = arith.constant 1 : index
    %c553648160_i32 = arith.constant 553648160 : i32
    %c1_i32 = arith.constant 1 : i32
    %c5 = arith.constant 5 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
    %0 = stream.tensor.sizeof tensor<3x5xf32> : index
    %1 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32> in !stream.resource<external>{%0}
    %2 = stream.async.transfer %1 : !stream.resource<external>{%0} -> !stream.resource<*>{%0}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %3 = stream.tensor.sizeof tensor<5x3xf32> : index
    %4 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32> in !stream.resource<external>{%3}
    %5 = stream.async.transfer %4 : !stream.resource<external>{%3} -> !stream.resource<*>{%3}
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %6 = stream.tensor.sizeof tensor<3x3xf32> : index
    %7 = stream.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32> in !stream.resource<external>{%6}
    %8 = stream.async.transfer %7 : !stream.resource<external>{%6} -> !stream.resource<*>{%6}
    %9 = stream.async.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1](%2[%c0 to %0 for %0], %5[%c0 to %3 for %3], %8[%c0 to %6 for %6]) : (!stream.resource<*>{%0}, !stream.resource<*>{%3}, !stream.resource<*>{%6}) -> %8{%6}
    %10 = stream.async.transfer %9 : !stream.resource<*>{%6} -> !stream.resource<external>{%6}
    %11 = stream.tensor.export %10 : tensor<3x3xf32> in !stream.resource<external>{%6} -> !hal.buffer_view
    return %11 : !hal.buffer_view
  }
}


// -----// IR Dump After FuseGlobals (iree-util-fuse-globals) //----- //
module {
  stream.executable private @matmul_static_dispatch_0 {
    stream.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 workgroups(%arg0: index, %arg1: index, %arg2: index) -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_dag_root %arg0, %arg1, %arg2
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @matmul_static_dispatch_0_matmul_3x3x5(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<3x5xf32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<5x3xf32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0, 0], sizes = [3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<3x5xf32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0, 0], sizes = [5, 3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x3xf32>
        %5 = flow.dispatch.tensor.load %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<3x3xf32>
        %6 = linalg.matmul ins(%3, %4 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%5 : tensor<3x3xf32>) -> tensor<3x3xf32>
        flow.dispatch.tensor.store %6, %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : tensor<3x3xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        return
      }
    }
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c0 = arith.constant 0 : index
    %c3 = arith.constant 3 : index
    %c1 = arith.constant 1 : index
    %c553648160_i32 = arith.constant 553648160 : i32
    %c1_i32 = arith.constant 1 : i32
    %c5 = arith.constant 5 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
    %0 = stream.tensor.sizeof tensor<3x5xf32> : index
    %1 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32> in !stream.resource<external>{%0}
    %2 = stream.async.transfer %1 : !stream.resource<external>{%0} -> !stream.resource<*>{%0}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %3 = stream.tensor.sizeof tensor<5x3xf32> : index
    %4 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32> in !stream.resource<external>{%3}
    %5 = stream.async.transfer %4 : !stream.resource<external>{%3} -> !stream.resource<*>{%3}
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %6 = stream.tensor.sizeof tensor<3x3xf32> : index
    %7 = stream.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32> in !stream.resource<external>{%6}
    %8 = stream.async.transfer %7 : !stream.resource<external>{%6} -> !stream.resource<*>{%6}
    %9 = stream.async.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1](%2[%c0 to %0 for %0], %5[%c0 to %3 for %3], %8[%c0 to %6 for %6]) : (!stream.resource<*>{%0}, !stream.resource<*>{%3}, !stream.resource<*>{%6}) -> %8{%6}
    %10 = stream.async.transfer %9 : !stream.resource<*>{%6} -> !stream.resource<external>{%6}
    %11 = stream.tensor.export %10 : tensor<3x3xf32> in !stream.resource<external>{%6} -> !hal.buffer_view
    return %11 : !hal.buffer_view
  }
}


// -----// IR Dump After IPO (iree-util-ipo) //----- //
module {
  stream.executable private @matmul_static_dispatch_0 {
    stream.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 workgroups(%arg0: index, %arg1: index, %arg2: index) -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_dag_root %arg0, %arg1, %arg2
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @matmul_static_dispatch_0_matmul_3x3x5(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<3x5xf32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<5x3xf32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0, 0], sizes = [3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<3x5xf32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0, 0], sizes = [5, 3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x3xf32>
        %5 = flow.dispatch.tensor.load %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<3x3xf32>
        %6 = linalg.matmul ins(%3, %4 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%5 : tensor<3x3xf32>) -> tensor<3x3xf32>
        flow.dispatch.tensor.store %6, %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : tensor<3x3xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        return
      }
    }
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c0 = arith.constant 0 : index
    %c3 = arith.constant 3 : index
    %c1 = arith.constant 1 : index
    %c553648160_i32 = arith.constant 553648160 : i32
    %c1_i32 = arith.constant 1 : i32
    %c5 = arith.constant 5 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
    %0 = stream.tensor.sizeof tensor<3x5xf32> : index
    %1 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32> in !stream.resource<external>{%0}
    %2 = stream.async.transfer %1 : !stream.resource<external>{%0} -> !stream.resource<*>{%0}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %3 = stream.tensor.sizeof tensor<5x3xf32> : index
    %4 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32> in !stream.resource<external>{%3}
    %5 = stream.async.transfer %4 : !stream.resource<external>{%3} -> !stream.resource<*>{%3}
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %6 = stream.tensor.sizeof tensor<3x3xf32> : index
    %7 = stream.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32> in !stream.resource<external>{%6}
    %8 = stream.async.transfer %7 : !stream.resource<external>{%6} -> !stream.resource<*>{%6}
    %9 = stream.async.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1](%2[%c0 to %0 for %0], %5[%c0 to %3 for %3], %8[%c0 to %6 for %6]) : (!stream.resource<*>{%0}, !stream.resource<*>{%3}, !stream.resource<*>{%6}) -> %8{%6}
    %10 = stream.async.transfer %9 : !stream.resource<*>{%6} -> !stream.resource<external>{%6}
    %11 = stream.tensor.export %10 : tensor<3x3xf32> in !stream.resource<external>{%6} -> !hal.buffer_view
    return %11 : !hal.buffer_view
  }
}


// -----// IR Dump After CombineInitializers (iree-util-combine-initializers) //----- //
module {
  stream.executable private @matmul_static_dispatch_0 {
    stream.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 workgroups(%arg0: index, %arg1: index, %arg2: index) -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_dag_root %arg0, %arg1, %arg2
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @matmul_static_dispatch_0_matmul_3x3x5(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<3x5xf32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<5x3xf32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0, 0], sizes = [3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<3x5xf32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0, 0], sizes = [5, 3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x3xf32>
        %5 = flow.dispatch.tensor.load %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<3x3xf32>
        %6 = linalg.matmul ins(%3, %4 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%5 : tensor<3x3xf32>) -> tensor<3x3xf32>
        flow.dispatch.tensor.store %6, %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : tensor<3x3xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        return
      }
    }
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c0 = arith.constant 0 : index
    %c3 = arith.constant 3 : index
    %c1 = arith.constant 1 : index
    %c553648160_i32 = arith.constant 553648160 : i32
    %c1_i32 = arith.constant 1 : i32
    %c5 = arith.constant 5 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
    %0 = stream.tensor.sizeof tensor<3x5xf32> : index
    %1 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32> in !stream.resource<external>{%0}
    %2 = stream.async.transfer %1 : !stream.resource<external>{%0} -> !stream.resource<*>{%0}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %3 = stream.tensor.sizeof tensor<5x3xf32> : index
    %4 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32> in !stream.resource<external>{%3}
    %5 = stream.async.transfer %4 : !stream.resource<external>{%3} -> !stream.resource<*>{%3}
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %6 = stream.tensor.sizeof tensor<3x3xf32> : index
    %7 = stream.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32> in !stream.resource<external>{%6}
    %8 = stream.async.transfer %7 : !stream.resource<external>{%6} -> !stream.resource<*>{%6}
    %9 = stream.async.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1](%2[%c0 to %0 for %0], %5[%c0 to %3 for %3], %8[%c0 to %6 for %6]) : (!stream.resource<*>{%0}, !stream.resource<*>{%3}, !stream.resource<*>{%6}) -> %8{%6}
    %10 = stream.async.transfer %9 : !stream.resource<*>{%6} -> !stream.resource<external>{%6}
    %11 = stream.tensor.export %10 : tensor<3x3xf32> in !stream.resource<external>{%6} -> !hal.buffer_view
    return %11 : !hal.buffer_view
  }
}


// -----// IR Dump After EncodeDeviceTensors (iree-stream-encode-device-tensors) //----- //
stream.executable private @matmul_static_dispatch_0 {
  stream.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 workgroups(%arg0: index, %arg1: index, %arg2: index) -> (index, index, index) {
    %x, %y, %z = flow.dispatch.workgroup_count_from_dag_root %arg0, %arg1, %arg2
    stream.return %x, %y, %z : index, index, index
  }
  builtin.module {
    func.func @matmul_static_dispatch_0_matmul_3x3x5(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
      %c0 = arith.constant 0 : index
      %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<3x5xf32>>
      %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<5x3xf32>>
      %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
      %3 = flow.dispatch.tensor.load %0, offsets = [0, 0], sizes = [3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<3x5xf32>
      %4 = flow.dispatch.tensor.load %1, offsets = [0, 0], sizes = [5, 3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x3xf32>
      %5 = flow.dispatch.tensor.load %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<3x3xf32>
      %6 = linalg.matmul ins(%3, %4 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%5 : tensor<3x3xf32>) -> tensor<3x3xf32>
      flow.dispatch.tensor.store %6, %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : tensor<3x3xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
      return
    }
  }
}

// -----// IR Dump After EncodeHostTensors (iree-stream-encode-host-tensors) //----- //
func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c60 = arith.constant 60 : index
  %c36 = arith.constant 36 : index
  %c0 = arith.constant 0 : index
  %c3 = arith.constant 3 : index
  %c1 = arith.constant 1 : index
  %c553648160_i32 = arith.constant 553648160 : i32
  %c1_i32 = arith.constant 1 : i32
  %c5 = arith.constant 5 : index
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
  %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32> in !stream.resource<external>{%c60}
  %1 = stream.async.transfer %0 : !stream.resource<external>{%c60} -> !stream.resource<*>{%c60}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %2 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32> in !stream.resource<external>{%c60}
  %3 = stream.async.transfer %2 : !stream.resource<external>{%c60} -> !stream.resource<*>{%c60}
  hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %4 = stream.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32> in !stream.resource<external>{%c36}
  %5 = stream.async.transfer %4 : !stream.resource<external>{%c36} -> !stream.resource<*>{%c36}
  %6 = stream.async.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1](%1[%c0 to %c60 for %c60], %3[%c0 to %c60 for %c60], %5[%c0 to %c36 for %c36]) : (!stream.resource<*>{%c60}, !stream.resource<*>{%c60}, !stream.resource<*>{%c36}) -> %5{%c36}
  %7 = stream.async.transfer %6 : !stream.resource<*>{%c36} -> !stream.resource<external>{%c36}
  %8 = stream.tensor.export %7 : tensor<3x3xf32> in !stream.resource<external>{%c36} -> !hal.buffer_view
  return %8 : !hal.buffer_view
}

// -----// IR Dump After MaterializeBuiltins (iree-stream-materialize-builtins) //----- //
module {
  stream.executable private @matmul_static_dispatch_0 {
    stream.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 workgroups(%arg0: index, %arg1: index, %arg2: index) -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_dag_root %arg0, %arg1, %arg2
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @matmul_static_dispatch_0_matmul_3x3x5(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<3x5xf32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<5x3xf32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0, 0], sizes = [3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<3x5xf32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0, 0], sizes = [5, 3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x3xf32>
        %5 = flow.dispatch.tensor.load %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<3x3xf32>
        %6 = linalg.matmul ins(%3, %4 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%5 : tensor<3x3xf32>) -> tensor<3x3xf32>
        flow.dispatch.tensor.store %6, %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : tensor<3x3xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        return
      }
    }
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c60 = arith.constant 60 : index
    %c36 = arith.constant 36 : index
    %c0 = arith.constant 0 : index
    %c3 = arith.constant 3 : index
    %c1 = arith.constant 1 : index
    %c553648160_i32 = arith.constant 553648160 : i32
    %c1_i32 = arith.constant 1 : i32
    %c5 = arith.constant 5 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32> in !stream.resource<external>{%c60}
    %1 = stream.async.transfer %0 : !stream.resource<external>{%c60} -> !stream.resource<*>{%c60}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %2 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32> in !stream.resource<external>{%c60}
    %3 = stream.async.transfer %2 : !stream.resource<external>{%c60} -> !stream.resource<*>{%c60}
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %4 = stream.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32> in !stream.resource<external>{%c36}
    %5 = stream.async.transfer %4 : !stream.resource<external>{%c36} -> !stream.resource<*>{%c36}
    %6 = stream.async.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1](%1[%c0 to %c60 for %c60], %3[%c0 to %c60 for %c60], %5[%c0 to %c36 for %c36]) : (!stream.resource<*>{%c60}, !stream.resource<*>{%c60}, !stream.resource<*>{%c36}) -> %5{%c36}
    %7 = stream.async.transfer %6 : !stream.resource<*>{%c36} -> !stream.resource<external>{%c36}
    %8 = stream.tensor.export %7 : tensor<3x3xf32> in !stream.resource<external>{%c36} -> !hal.buffer_view
    return %8 : !hal.buffer_view
  }
}


// -----// IR Dump After Canonicalizer (canonicalize) //----- //
func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c60 = arith.constant 60 : index
  %c36 = arith.constant 36 : index
  %c0 = arith.constant 0 : index
  %c3 = arith.constant 3 : index
  %c1 = arith.constant 1 : index
  %c553648160_i32 = arith.constant 553648160 : i32
  %c1_i32 = arith.constant 1 : i32
  %c5 = arith.constant 5 : index
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
  %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32> in !stream.resource<external>{%c60}
  %1 = stream.async.transfer %0 : !stream.resource<external>{%c60} -> !stream.resource<*>{%c60}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %2 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32> in !stream.resource<external>{%c60}
  %3 = stream.async.transfer %2 : !stream.resource<external>{%c60} -> !stream.resource<*>{%c60}
  hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %4 = stream.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32> in !stream.resource<external>{%c36}
  %5 = stream.async.transfer %4 : !stream.resource<external>{%c36} -> !stream.resource<*>{%c36}
  %6 = stream.async.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1](%1[%c0 to %c60 for %c60], %3[%c0 to %c60 for %c60], %5[%c0 to %c36 for %c36]) : (!stream.resource<*>{%c60}, !stream.resource<*>{%c60}, !stream.resource<*>{%c36}) -> %5{%c36}
  %7 = stream.async.transfer %6 : !stream.resource<*>{%c36} -> !stream.resource<external>{%c36}
  %8 = stream.tensor.export %7 : tensor<3x3xf32> in !stream.resource<external>{%c36} -> !hal.buffer_view
  return %8 : !hal.buffer_view
}

// -----// IR Dump After CSE (cse) //----- //
func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c60 = arith.constant 60 : index
  %c36 = arith.constant 36 : index
  %c0 = arith.constant 0 : index
  %c3 = arith.constant 3 : index
  %c1 = arith.constant 1 : index
  %c553648160_i32 = arith.constant 553648160 : i32
  %c1_i32 = arith.constant 1 : i32
  %c5 = arith.constant 5 : index
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
  %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32> in !stream.resource<external>{%c60}
  %1 = stream.async.transfer %0 : !stream.resource<external>{%c60} -> !stream.resource<*>{%c60}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %2 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32> in !stream.resource<external>{%c60}
  %3 = stream.async.transfer %2 : !stream.resource<external>{%c60} -> !stream.resource<*>{%c60}
  hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %4 = stream.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32> in !stream.resource<external>{%c36}
  %5 = stream.async.transfer %4 : !stream.resource<external>{%c36} -> !stream.resource<*>{%c36}
  %6 = stream.async.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1](%1[%c0 to %c60 for %c60], %3[%c0 to %c60 for %c60], %5[%c0 to %c36 for %c36]) : (!stream.resource<*>{%c60}, !stream.resource<*>{%c60}, !stream.resource<*>{%c36}) -> %5{%c36}
  %7 = stream.async.transfer %6 : !stream.resource<*>{%c36} -> !stream.resource<external>{%c36}
  %8 = stream.tensor.export %7 : tensor<3x3xf32> in !stream.resource<external>{%c36} -> !hal.buffer_view
  return %8 : !hal.buffer_view
}

// -----// IR Dump After SimplifyGlobalAccesses (iree-util-simplify-global-accesses) //----- //
func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c60 = arith.constant 60 : index
  %c36 = arith.constant 36 : index
  %c0 = arith.constant 0 : index
  %c3 = arith.constant 3 : index
  %c1 = arith.constant 1 : index
  %c553648160_i32 = arith.constant 553648160 : i32
  %c1_i32 = arith.constant 1 : i32
  %c5 = arith.constant 5 : index
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
  %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32> in !stream.resource<external>{%c60}
  %1 = stream.async.transfer %0 : !stream.resource<external>{%c60} -> !stream.resource<*>{%c60}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %2 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32> in !stream.resource<external>{%c60}
  %3 = stream.async.transfer %2 : !stream.resource<external>{%c60} -> !stream.resource<*>{%c60}
  hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %4 = stream.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32> in !stream.resource<external>{%c36}
  %5 = stream.async.transfer %4 : !stream.resource<external>{%c36} -> !stream.resource<*>{%c36}
  %6 = stream.async.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1](%1[%c0 to %c60 for %c60], %3[%c0 to %c60 for %c60], %5[%c0 to %c36 for %c36]) : (!stream.resource<*>{%c60}, !stream.resource<*>{%c60}, !stream.resource<*>{%c36}) -> %5{%c36}
  %7 = stream.async.transfer %6 : !stream.resource<*>{%c36} -> !stream.resource<external>{%c36}
  %8 = stream.tensor.export %7 : tensor<3x3xf32> in !stream.resource<external>{%c36} -> !hal.buffer_view
  return %8 : !hal.buffer_view
}

// -----// IR Dump After ApplyPatterns (iree-util-apply-patterns) //----- //
module {
  stream.executable private @matmul_static_dispatch_0 {
    stream.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 workgroups(%arg0: index, %arg1: index, %arg2: index) -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_dag_root %arg0, %arg1, %arg2
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @matmul_static_dispatch_0_matmul_3x3x5(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<3x5xf32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<5x3xf32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0, 0], sizes = [3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<3x5xf32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0, 0], sizes = [5, 3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x3xf32>
        %5 = flow.dispatch.tensor.load %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<3x3xf32>
        %6 = linalg.matmul ins(%3, %4 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%5 : tensor<3x3xf32>) -> tensor<3x3xf32>
        flow.dispatch.tensor.store %6, %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : tensor<3x3xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        return
      }
    }
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c60 = arith.constant 60 : index
    %c36 = arith.constant 36 : index
    %c0 = arith.constant 0 : index
    %c3 = arith.constant 3 : index
    %c1 = arith.constant 1 : index
    %c553648160_i32 = arith.constant 553648160 : i32
    %c1_i32 = arith.constant 1 : i32
    %c5 = arith.constant 5 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32> in !stream.resource<external>{%c60}
    %1 = stream.async.transfer %0 : !stream.resource<external>{%c60} -> !stream.resource<*>{%c60}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %2 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32> in !stream.resource<external>{%c60}
    %3 = stream.async.transfer %2 : !stream.resource<external>{%c60} -> !stream.resource<*>{%c60}
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %4 = stream.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32> in !stream.resource<external>{%c36}
    %5 = stream.async.transfer %4 : !stream.resource<external>{%c36} -> !stream.resource<*>{%c36}
    %6 = stream.async.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1](%1[%c0 to %c60 for %c60], %3[%c0 to %c60 for %c60], %5[%c0 to %c36 for %c36]) : (!stream.resource<*>{%c60}, !stream.resource<*>{%c60}, !stream.resource<*>{%c36}) -> %5{%c36}
    %7 = stream.async.transfer %6 : !stream.resource<*>{%c36} -> !stream.resource<external>{%c36}
    %8 = stream.tensor.export %7 : tensor<3x3xf32> in !stream.resource<external>{%c36} -> !hal.buffer_view
    return %8 : !hal.buffer_view
  }
}


// -----// IR Dump After FoldGlobals (iree-util-fold-globals) //----- //
module {
  stream.executable private @matmul_static_dispatch_0 {
    stream.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 workgroups(%arg0: index, %arg1: index, %arg2: index) -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_dag_root %arg0, %arg1, %arg2
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @matmul_static_dispatch_0_matmul_3x3x5(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<3x5xf32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<5x3xf32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0, 0], sizes = [3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<3x5xf32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0, 0], sizes = [5, 3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x3xf32>
        %5 = flow.dispatch.tensor.load %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<3x3xf32>
        %6 = linalg.matmul ins(%3, %4 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%5 : tensor<3x3xf32>) -> tensor<3x3xf32>
        flow.dispatch.tensor.store %6, %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : tensor<3x3xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        return
      }
    }
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c60 = arith.constant 60 : index
    %c36 = arith.constant 36 : index
    %c0 = arith.constant 0 : index
    %c3 = arith.constant 3 : index
    %c1 = arith.constant 1 : index
    %c553648160_i32 = arith.constant 553648160 : i32
    %c1_i32 = arith.constant 1 : i32
    %c5 = arith.constant 5 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32> in !stream.resource<external>{%c60}
    %1 = stream.async.transfer %0 : !stream.resource<external>{%c60} -> !stream.resource<*>{%c60}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %2 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32> in !stream.resource<external>{%c60}
    %3 = stream.async.transfer %2 : !stream.resource<external>{%c60} -> !stream.resource<*>{%c60}
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %4 = stream.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32> in !stream.resource<external>{%c36}
    %5 = stream.async.transfer %4 : !stream.resource<external>{%c36} -> !stream.resource<*>{%c36}
    %6 = stream.async.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1](%1[%c0 to %c60 for %c60], %3[%c0 to %c60 for %c60], %5[%c0 to %c36 for %c36]) : (!stream.resource<*>{%c60}, !stream.resource<*>{%c60}, !stream.resource<*>{%c36}) -> %5{%c36}
    %7 = stream.async.transfer %6 : !stream.resource<*>{%c36} -> !stream.resource<external>{%c36}
    %8 = stream.tensor.export %7 : tensor<3x3xf32> in !stream.resource<external>{%c36} -> !hal.buffer_view
    return %8 : !hal.buffer_view
  }
}


// -----// IR Dump After FuseGlobals (iree-util-fuse-globals) //----- //
module {
  stream.executable private @matmul_static_dispatch_0 {
    stream.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 workgroups(%arg0: index, %arg1: index, %arg2: index) -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_dag_root %arg0, %arg1, %arg2
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @matmul_static_dispatch_0_matmul_3x3x5(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<3x5xf32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<5x3xf32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0, 0], sizes = [3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<3x5xf32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0, 0], sizes = [5, 3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x3xf32>
        %5 = flow.dispatch.tensor.load %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<3x3xf32>
        %6 = linalg.matmul ins(%3, %4 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%5 : tensor<3x3xf32>) -> tensor<3x3xf32>
        flow.dispatch.tensor.store %6, %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : tensor<3x3xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        return
      }
    }
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c60 = arith.constant 60 : index
    %c36 = arith.constant 36 : index
    %c0 = arith.constant 0 : index
    %c3 = arith.constant 3 : index
    %c1 = arith.constant 1 : index
    %c553648160_i32 = arith.constant 553648160 : i32
    %c1_i32 = arith.constant 1 : i32
    %c5 = arith.constant 5 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32> in !stream.resource<external>{%c60}
    %1 = stream.async.transfer %0 : !stream.resource<external>{%c60} -> !stream.resource<*>{%c60}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %2 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32> in !stream.resource<external>{%c60}
    %3 = stream.async.transfer %2 : !stream.resource<external>{%c60} -> !stream.resource<*>{%c60}
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %4 = stream.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32> in !stream.resource<external>{%c36}
    %5 = stream.async.transfer %4 : !stream.resource<external>{%c36} -> !stream.resource<*>{%c36}
    %6 = stream.async.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1](%1[%c0 to %c60 for %c60], %3[%c0 to %c60 for %c60], %5[%c0 to %c36 for %c36]) : (!stream.resource<*>{%c60}, !stream.resource<*>{%c60}, !stream.resource<*>{%c36}) -> %5{%c36}
    %7 = stream.async.transfer %6 : !stream.resource<*>{%c36} -> !stream.resource<external>{%c36}
    %8 = stream.tensor.export %7 : tensor<3x3xf32> in !stream.resource<external>{%c36} -> !hal.buffer_view
    return %8 : !hal.buffer_view
  }
}


// -----// IR Dump After IPO (iree-util-ipo) //----- //
module {
  stream.executable private @matmul_static_dispatch_0 {
    stream.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 workgroups(%arg0: index, %arg1: index, %arg2: index) -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_dag_root %arg0, %arg1, %arg2
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @matmul_static_dispatch_0_matmul_3x3x5(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<3x5xf32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<5x3xf32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0, 0], sizes = [3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<3x5xf32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0, 0], sizes = [5, 3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x3xf32>
        %5 = flow.dispatch.tensor.load %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<3x3xf32>
        %6 = linalg.matmul ins(%3, %4 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%5 : tensor<3x3xf32>) -> tensor<3x3xf32>
        flow.dispatch.tensor.store %6, %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : tensor<3x3xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        return
      }
    }
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c60 = arith.constant 60 : index
    %c36 = arith.constant 36 : index
    %c0 = arith.constant 0 : index
    %c3 = arith.constant 3 : index
    %c1 = arith.constant 1 : index
    %c553648160_i32 = arith.constant 553648160 : i32
    %c1_i32 = arith.constant 1 : i32
    %c5 = arith.constant 5 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32> in !stream.resource<external>{%c60}
    %1 = stream.async.transfer %0 : !stream.resource<external>{%c60} -> !stream.resource<*>{%c60}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %2 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32> in !stream.resource<external>{%c60}
    %3 = stream.async.transfer %2 : !stream.resource<external>{%c60} -> !stream.resource<*>{%c60}
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %4 = stream.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32> in !stream.resource<external>{%c36}
    %5 = stream.async.transfer %4 : !stream.resource<external>{%c36} -> !stream.resource<*>{%c36}
    %6 = stream.async.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1](%1[%c0 to %c60 for %c60], %3[%c0 to %c60 for %c60], %5[%c0 to %c36 for %c36]) : (!stream.resource<*>{%c60}, !stream.resource<*>{%c60}, !stream.resource<*>{%c36}) -> %5{%c36}
    %7 = stream.async.transfer %6 : !stream.resource<*>{%c36} -> !stream.resource<external>{%c36}
    %8 = stream.tensor.export %7 : tensor<3x3xf32> in !stream.resource<external>{%c36} -> !hal.buffer_view
    return %8 : !hal.buffer_view
  }
}


// -----// IR Dump After MaterializeCopyOnWrite (iree-stream-materialize-copy-on-write) //----- //
func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c60 = arith.constant 60 : index
  %c36 = arith.constant 36 : index
  %c0 = arith.constant 0 : index
  %c3 = arith.constant 3 : index
  %c1 = arith.constant 1 : index
  %c553648160_i32 = arith.constant 553648160 : i32
  %c1_i32 = arith.constant 1 : i32
  %c5 = arith.constant 5 : index
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
  %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32> in !stream.resource<external>{%c60}
  %1 = stream.async.transfer %0 : !stream.resource<external>{%c60} -> !stream.resource<*>{%c60}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %2 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32> in !stream.resource<external>{%c60}
  %3 = stream.async.transfer %2 : !stream.resource<external>{%c60} -> !stream.resource<*>{%c60}
  hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %4 = stream.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32> in !stream.resource<external>{%c36}
  %5 = stream.async.transfer %4 : !stream.resource<external>{%c36} -> !stream.resource<*>{%c36}
  %6 = stream.async.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1](%1[%c0 to %c60 for %c60], %3[%c0 to %c60 for %c60], %5[%c0 to %c36 for %c36]) : (!stream.resource<*>{%c60}, !stream.resource<*>{%c60}, !stream.resource<*>{%c36}) -> %5{%c36}
  %7 = stream.async.transfer %6 : !stream.resource<*>{%c36} -> !stream.resource<external>{%c36}
  %8 = stream.tensor.export %7 : tensor<3x3xf32> in !stream.resource<external>{%c36} -> !hal.buffer_view
  return %8 : !hal.buffer_view
}

// -----// IR Dump After ElideAsyncCopies (iree-stream-elide-async-copies) //----- //
module {
  stream.executable private @matmul_static_dispatch_0 {
    stream.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 workgroups(%arg0: index, %arg1: index, %arg2: index) -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_dag_root %arg0, %arg1, %arg2
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @matmul_static_dispatch_0_matmul_3x3x5(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<3x5xf32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<5x3xf32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0, 0], sizes = [3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<3x5xf32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0, 0], sizes = [5, 3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x3xf32>
        %5 = flow.dispatch.tensor.load %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<3x3xf32>
        %6 = linalg.matmul ins(%3, %4 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%5 : tensor<3x3xf32>) -> tensor<3x3xf32>
        flow.dispatch.tensor.store %6, %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : tensor<3x3xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        return
      }
    }
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c60 = arith.constant 60 : index
    %c36 = arith.constant 36 : index
    %c0 = arith.constant 0 : index
    %c3 = arith.constant 3 : index
    %c1 = arith.constant 1 : index
    %c553648160_i32 = arith.constant 553648160 : i32
    %c1_i32 = arith.constant 1 : i32
    %c5 = arith.constant 5 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32> in !stream.resource<external>{%c60}
    %1 = stream.async.transfer %0 : !stream.resource<external>{%c60} -> !stream.resource<*>{%c60}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %2 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32> in !stream.resource<external>{%c60}
    %3 = stream.async.transfer %2 : !stream.resource<external>{%c60} -> !stream.resource<*>{%c60}
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %4 = stream.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32> in !stream.resource<external>{%c36}
    %5 = stream.async.transfer %4 : !stream.resource<external>{%c36} -> !stream.resource<*>{%c36}
    %6 = stream.async.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1](%1[%c0 to %c60 for %c60], %3[%c0 to %c60 for %c60], %5[%c0 to %c36 for %c36]) : (!stream.resource<*>{%c60}, !stream.resource<*>{%c60}, !stream.resource<*>{%c36}) -> %5{%c36}
    %7 = stream.async.transfer %6 : !stream.resource<*>{%c36} -> !stream.resource<external>{%c36}
    %8 = stream.tensor.export %7 : tensor<3x3xf32> in !stream.resource<external>{%c36} -> !hal.buffer_view
    return %8 : !hal.buffer_view
  }
}


// -----// IR Dump After Canonicalizer (canonicalize) //----- //
func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c60 = arith.constant 60 : index
  %c36 = arith.constant 36 : index
  %c0 = arith.constant 0 : index
  %c3 = arith.constant 3 : index
  %c1 = arith.constant 1 : index
  %c553648160_i32 = arith.constant 553648160 : i32
  %c1_i32 = arith.constant 1 : i32
  %c5 = arith.constant 5 : index
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
  %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32> in !stream.resource<external>{%c60}
  %1 = stream.async.transfer %0 : !stream.resource<external>{%c60} -> !stream.resource<*>{%c60}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %2 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32> in !stream.resource<external>{%c60}
  %3 = stream.async.transfer %2 : !stream.resource<external>{%c60} -> !stream.resource<*>{%c60}
  hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %4 = stream.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32> in !stream.resource<external>{%c36}
  %5 = stream.async.transfer %4 : !stream.resource<external>{%c36} -> !stream.resource<*>{%c36}
  %6 = stream.async.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1](%1[%c0 to %c60 for %c60], %3[%c0 to %c60 for %c60], %5[%c0 to %c36 for %c36]) : (!stream.resource<*>{%c60}, !stream.resource<*>{%c60}, !stream.resource<*>{%c36}) -> %5{%c36}
  %7 = stream.async.transfer %6 : !stream.resource<*>{%c36} -> !stream.resource<external>{%c36}
  %8 = stream.tensor.export %7 : tensor<3x3xf32> in !stream.resource<external>{%c36} -> !hal.buffer_view
  return %8 : !hal.buffer_view
}

// -----// IR Dump After EmplaceAllocations (iree-stream-emplace-allocations) //----- //
func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c60 = arith.constant 60 : index
  %c36 = arith.constant 36 : index
  %c0 = arith.constant 0 : index
  %c3 = arith.constant 3 : index
  %c1 = arith.constant 1 : index
  %c553648160_i32 = arith.constant 553648160 : i32
  %c1_i32 = arith.constant 1 : i32
  %c5 = arith.constant 5 : index
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
  %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32> in !stream.resource<external>{%c60}
  %1 = stream.async.transfer %0 : !stream.resource<external>{%c60} -> !stream.resource<*>{%c60}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %2 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32> in !stream.resource<external>{%c60}
  %3 = stream.async.transfer %2 : !stream.resource<external>{%c60} -> !stream.resource<*>{%c60}
  hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %4 = stream.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32> in !stream.resource<external>{%c36}
  %5 = stream.async.transfer %4 : !stream.resource<external>{%c36} -> !stream.resource<*>{%c36}
  %6 = stream.async.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1](%1[%c0 to %c60 for %c60], %3[%c0 to %c60 for %c60], %5[%c0 to %c36 for %c36]) : (!stream.resource<*>{%c60}, !stream.resource<*>{%c60}, !stream.resource<*>{%c36}) -> %5{%c36}
  %7 = stream.async.transfer %6 : !stream.resource<*>{%c36} -> !stream.resource<external>{%c36}
  %8 = stream.tensor.export %7 : tensor<3x3xf32> in !stream.resource<external>{%c36} -> !hal.buffer_view
  return %8 : !hal.buffer_view
}

// -----// IR Dump After RefineUsage (iree-stream-refine-usage) //----- //
module {
  stream.executable private @matmul_static_dispatch_0 {
    stream.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 workgroups(%arg0: index, %arg1: index, %arg2: index) -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_dag_root %arg0, %arg1, %arg2
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @matmul_static_dispatch_0_matmul_3x3x5(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<3x5xf32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<5x3xf32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0, 0], sizes = [3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<3x5xf32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0, 0], sizes = [5, 3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x3xf32>
        %5 = flow.dispatch.tensor.load %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<3x3xf32>
        %6 = linalg.matmul ins(%3, %4 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%5 : tensor<3x3xf32>) -> tensor<3x3xf32>
        flow.dispatch.tensor.store %6, %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : tensor<3x3xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        return
      }
    }
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c60 = arith.constant 60 : index
    %c36 = arith.constant 36 : index
    %c0 = arith.constant 0 : index
    %c3 = arith.constant 3 : index
    %c1 = arith.constant 1 : index
    %c553648160_i32 = arith.constant 553648160 : i32
    %c1_i32 = arith.constant 1 : i32
    %c5 = arith.constant 5 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32> in !stream.resource<external>{%c60}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32> in !stream.resource<external>{%c60}
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %2 = stream.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32> in !stream.resource<external>{%c36}
    %3 = stream.async.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1](%0[%c0 to %c60 for %c60], %1[%c0 to %c60 for %c60], %2[%c0 to %c36 for %c36]) : (!stream.resource<external>{%c60}, !stream.resource<external>{%c60}, !stream.resource<external>{%c36}) -> %2{%c36}
    %4 = stream.tensor.export %3 : tensor<3x3xf32> in !stream.resource<external>{%c36} -> !hal.buffer_view
    return %4 : !hal.buffer_view
  }
}


// -----// IR Dump After Canonicalizer (canonicalize) //----- //
func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c60 = arith.constant 60 : index
  %c36 = arith.constant 36 : index
  %c0 = arith.constant 0 : index
  %c3 = arith.constant 3 : index
  %c1 = arith.constant 1 : index
  %c553648160_i32 = arith.constant 553648160 : i32
  %c1_i32 = arith.constant 1 : i32
  %c5 = arith.constant 5 : index
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
  %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32> in !stream.resource<external>{%c60}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32> in !stream.resource<external>{%c60}
  hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %2 = stream.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32> in !stream.resource<external>{%c36}
  %3 = stream.async.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1](%0[%c0 to %c60 for %c60], %1[%c0 to %c60 for %c60], %2[%c0 to %c36 for %c36]) : (!stream.resource<external>{%c60}, !stream.resource<external>{%c60}, !stream.resource<external>{%c36}) -> %2{%c36}
  %4 = stream.tensor.export %3 : tensor<3x3xf32> in !stream.resource<external>{%c36} -> !hal.buffer_view
  return %4 : !hal.buffer_view
}

// -----// IR Dump After CSE (cse) //----- //
func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c60 = arith.constant 60 : index
  %c36 = arith.constant 36 : index
  %c0 = arith.constant 0 : index
  %c3 = arith.constant 3 : index
  %c1 = arith.constant 1 : index
  %c553648160_i32 = arith.constant 553648160 : i32
  %c1_i32 = arith.constant 1 : i32
  %c5 = arith.constant 5 : index
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
  %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32> in !stream.resource<external>{%c60}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32> in !stream.resource<external>{%c60}
  hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %2 = stream.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32> in !stream.resource<external>{%c36}
  %3 = stream.async.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1](%0[%c0 to %c60 for %c60], %1[%c0 to %c60 for %c60], %2[%c0 to %c36 for %c36]) : (!stream.resource<external>{%c60}, !stream.resource<external>{%c60}, !stream.resource<external>{%c36}) -> %2{%c36}
  %4 = stream.tensor.export %3 : tensor<3x3xf32> in !stream.resource<external>{%c36} -> !hal.buffer_view
  return %4 : !hal.buffer_view
}

// -----// IR Dump After SimplifyGlobalAccesses (iree-util-simplify-global-accesses) //----- //
func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c60 = arith.constant 60 : index
  %c36 = arith.constant 36 : index
  %c0 = arith.constant 0 : index
  %c3 = arith.constant 3 : index
  %c1 = arith.constant 1 : index
  %c553648160_i32 = arith.constant 553648160 : i32
  %c1_i32 = arith.constant 1 : i32
  %c5 = arith.constant 5 : index
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
  %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32> in !stream.resource<external>{%c60}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32> in !stream.resource<external>{%c60}
  hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %2 = stream.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32> in !stream.resource<external>{%c36}
  %3 = stream.async.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1](%0[%c0 to %c60 for %c60], %1[%c0 to %c60 for %c60], %2[%c0 to %c36 for %c36]) : (!stream.resource<external>{%c60}, !stream.resource<external>{%c60}, !stream.resource<external>{%c36}) -> %2{%c36}
  %4 = stream.tensor.export %3 : tensor<3x3xf32> in !stream.resource<external>{%c36} -> !hal.buffer_view
  return %4 : !hal.buffer_view
}

// -----// IR Dump After ApplyPatterns (iree-util-apply-patterns) //----- //
module {
  stream.executable private @matmul_static_dispatch_0 {
    stream.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 workgroups(%arg0: index, %arg1: index, %arg2: index) -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_dag_root %arg0, %arg1, %arg2
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @matmul_static_dispatch_0_matmul_3x3x5(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<3x5xf32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<5x3xf32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0, 0], sizes = [3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<3x5xf32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0, 0], sizes = [5, 3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x3xf32>
        %5 = flow.dispatch.tensor.load %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<3x3xf32>
        %6 = linalg.matmul ins(%3, %4 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%5 : tensor<3x3xf32>) -> tensor<3x3xf32>
        flow.dispatch.tensor.store %6, %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : tensor<3x3xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        return
      }
    }
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c60 = arith.constant 60 : index
    %c36 = arith.constant 36 : index
    %c0 = arith.constant 0 : index
    %c3 = arith.constant 3 : index
    %c1 = arith.constant 1 : index
    %c553648160_i32 = arith.constant 553648160 : i32
    %c1_i32 = arith.constant 1 : i32
    %c5 = arith.constant 5 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32> in !stream.resource<external>{%c60}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32> in !stream.resource<external>{%c60}
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %2 = stream.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32> in !stream.resource<external>{%c36}
    %3 = stream.async.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1](%0[%c0 to %c60 for %c60], %1[%c0 to %c60 for %c60], %2[%c0 to %c36 for %c36]) : (!stream.resource<external>{%c60}, !stream.resource<external>{%c60}, !stream.resource<external>{%c36}) -> %2{%c36}
    %4 = stream.tensor.export %3 : tensor<3x3xf32> in !stream.resource<external>{%c36} -> !hal.buffer_view
    return %4 : !hal.buffer_view
  }
}


// -----// IR Dump After FoldGlobals (iree-util-fold-globals) //----- //
module {
  stream.executable private @matmul_static_dispatch_0 {
    stream.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 workgroups(%arg0: index, %arg1: index, %arg2: index) -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_dag_root %arg0, %arg1, %arg2
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @matmul_static_dispatch_0_matmul_3x3x5(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<3x5xf32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<5x3xf32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0, 0], sizes = [3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<3x5xf32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0, 0], sizes = [5, 3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x3xf32>
        %5 = flow.dispatch.tensor.load %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<3x3xf32>
        %6 = linalg.matmul ins(%3, %4 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%5 : tensor<3x3xf32>) -> tensor<3x3xf32>
        flow.dispatch.tensor.store %6, %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : tensor<3x3xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        return
      }
    }
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c60 = arith.constant 60 : index
    %c36 = arith.constant 36 : index
    %c0 = arith.constant 0 : index
    %c3 = arith.constant 3 : index
    %c1 = arith.constant 1 : index
    %c553648160_i32 = arith.constant 553648160 : i32
    %c1_i32 = arith.constant 1 : i32
    %c5 = arith.constant 5 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32> in !stream.resource<external>{%c60}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32> in !stream.resource<external>{%c60}
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %2 = stream.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32> in !stream.resource<external>{%c36}
    %3 = stream.async.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1](%0[%c0 to %c60 for %c60], %1[%c0 to %c60 for %c60], %2[%c0 to %c36 for %c36]) : (!stream.resource<external>{%c60}, !stream.resource<external>{%c60}, !stream.resource<external>{%c36}) -> %2{%c36}
    %4 = stream.tensor.export %3 : tensor<3x3xf32> in !stream.resource<external>{%c36} -> !hal.buffer_view
    return %4 : !hal.buffer_view
  }
}


// -----// IR Dump After FuseGlobals (iree-util-fuse-globals) //----- //
module {
  stream.executable private @matmul_static_dispatch_0 {
    stream.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 workgroups(%arg0: index, %arg1: index, %arg2: index) -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_dag_root %arg0, %arg1, %arg2
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @matmul_static_dispatch_0_matmul_3x3x5(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<3x5xf32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<5x3xf32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0, 0], sizes = [3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<3x5xf32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0, 0], sizes = [5, 3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x3xf32>
        %5 = flow.dispatch.tensor.load %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<3x3xf32>
        %6 = linalg.matmul ins(%3, %4 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%5 : tensor<3x3xf32>) -> tensor<3x3xf32>
        flow.dispatch.tensor.store %6, %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : tensor<3x3xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        return
      }
    }
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c60 = arith.constant 60 : index
    %c36 = arith.constant 36 : index
    %c0 = arith.constant 0 : index
    %c3 = arith.constant 3 : index
    %c1 = arith.constant 1 : index
    %c553648160_i32 = arith.constant 553648160 : i32
    %c1_i32 = arith.constant 1 : i32
    %c5 = arith.constant 5 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32> in !stream.resource<external>{%c60}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32> in !stream.resource<external>{%c60}
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %2 = stream.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32> in !stream.resource<external>{%c36}
    %3 = stream.async.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1](%0[%c0 to %c60 for %c60], %1[%c0 to %c60 for %c60], %2[%c0 to %c36 for %c36]) : (!stream.resource<external>{%c60}, !stream.resource<external>{%c60}, !stream.resource<external>{%c36}) -> %2{%c36}
    %4 = stream.tensor.export %3 : tensor<3x3xf32> in !stream.resource<external>{%c36} -> !hal.buffer_view
    return %4 : !hal.buffer_view
  }
}


// -----// IR Dump After IPO (iree-util-ipo) //----- //
module {
  stream.executable private @matmul_static_dispatch_0 {
    stream.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 workgroups(%arg0: index, %arg1: index, %arg2: index) -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_dag_root %arg0, %arg1, %arg2
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @matmul_static_dispatch_0_matmul_3x3x5(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<3x5xf32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<5x3xf32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0, 0], sizes = [3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<3x5xf32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0, 0], sizes = [5, 3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x3xf32>
        %5 = flow.dispatch.tensor.load %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<3x3xf32>
        %6 = linalg.matmul ins(%3, %4 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%5 : tensor<3x3xf32>) -> tensor<3x3xf32>
        flow.dispatch.tensor.store %6, %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : tensor<3x3xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        return
      }
    }
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c60 = arith.constant 60 : index
    %c36 = arith.constant 36 : index
    %c0 = arith.constant 0 : index
    %c3 = arith.constant 3 : index
    %c1 = arith.constant 1 : index
    %c553648160_i32 = arith.constant 553648160 : i32
    %c1_i32 = arith.constant 1 : i32
    %c5 = arith.constant 5 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32> in !stream.resource<external>{%c60}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32> in !stream.resource<external>{%c60}
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %2 = stream.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32> in !stream.resource<external>{%c36}
    %3 = stream.async.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1](%0[%c0 to %c60 for %c60], %1[%c0 to %c60 for %c60], %2[%c0 to %c36 for %c36]) : (!stream.resource<external>{%c60}, !stream.resource<external>{%c60}, !stream.resource<external>{%c36}) -> %2{%c36}
    %4 = stream.tensor.export %3 : tensor<3x3xf32> in !stream.resource<external>{%c36} -> !hal.buffer_view
    return %4 : !hal.buffer_view
  }
}


// -----// IR Dump After ScheduleExecution (iree-stream-schedule-execution) //----- //
func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c60 = arith.constant 60 : index
  %c36 = arith.constant 36 : index
  %c0 = arith.constant 0 : index
  %c3 = arith.constant 3 : index
  %c1 = arith.constant 1 : index
  %c553648160_i32 = arith.constant 553648160 : i32
  %c1_i32 = arith.constant 1 : i32
  %c5 = arith.constant 5 : index
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
  %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32> in !stream.resource<external>{%c60}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32> in !stream.resource<external>{%c60}
  hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %2 = stream.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32> in !stream.resource<external>{%c36}
  %results, %result_timepoint = stream.async.execute with(%0 as %arg3: !stream.resource<external>{%c60}, %1 as %arg4: !stream.resource<external>{%c60}, %2 as %arg5: !stream.resource<external>{%c36}) -> %2{%c36} {
    %5 = stream.async.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1](%arg3[%c0 to %c60 for %c60], %arg4[%c0 to %c60 for %c60], %arg5[%c0 to %c36 for %c36]) : (!stream.resource<external>{%c60}, !stream.resource<external>{%c60}, !stream.resource<external>{%c36}) -> %arg5{%c36}
    stream.yield %5 : !stream.resource<external>{%c36}
  } => !stream.timepoint
  %3 = stream.timepoint.await %result_timepoint => %results : !stream.resource<external>{%c36}
  %4 = stream.tensor.export %3 : tensor<3x3xf32> in !stream.resource<external>{%c36} -> !hal.buffer_view
  return %4 : !hal.buffer_view
}

// -----// IR Dump After ScheduleConcurrency (iree-stream-schedule-concurrency) //----- //
func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c60 = arith.constant 60 : index
  %c36 = arith.constant 36 : index
  %c0 = arith.constant 0 : index
  %c3 = arith.constant 3 : index
  %c1 = arith.constant 1 : index
  %c553648160_i32 = arith.constant 553648160 : i32
  %c1_i32 = arith.constant 1 : i32
  %c5 = arith.constant 5 : index
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
  %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32> in !stream.resource<external>{%c60}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32> in !stream.resource<external>{%c60}
  hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %2 = stream.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32> in !stream.resource<external>{%c36}
  %results, %result_timepoint = stream.async.execute with(%0 as %arg3: !stream.resource<external>{%c60}, %1 as %arg4: !stream.resource<external>{%c60}, %2 as %arg5: !stream.resource<external>{%c36}) -> %2{%c36} {
    %5 = stream.async.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1](%arg3[%c0 to %c60 for %c60], %arg4[%c0 to %c60 for %c60], %arg5[%c0 to %c36 for %c36]) : (!stream.resource<external>{%c60}, !stream.resource<external>{%c60}, !stream.resource<external>{%c36}) -> %arg5{%c36}
    stream.yield %5 : !stream.resource<external>{%c36}
  } => !stream.timepoint
  %3 = stream.timepoint.await %result_timepoint => %results : !stream.resource<external>{%c36}
  %4 = stream.tensor.export %3 : tensor<3x3xf32> in !stream.resource<external>{%c36} -> !hal.buffer_view
  return %4 : !hal.buffer_view
}

// -----// IR Dump After PropagateTimepoints (iree-stream-propagate-timepoints) //----- //
module {
  stream.executable private @matmul_static_dispatch_0 {
    stream.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 workgroups(%arg0: index, %arg1: index, %arg2: index) -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_dag_root %arg0, %arg1, %arg2
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @matmul_static_dispatch_0_matmul_3x3x5(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<3x5xf32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<5x3xf32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0, 0], sizes = [3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<3x5xf32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0, 0], sizes = [5, 3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x3xf32>
        %5 = flow.dispatch.tensor.load %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<3x3xf32>
        %6 = linalg.matmul ins(%3, %4 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%5 : tensor<3x3xf32>) -> tensor<3x3xf32>
        flow.dispatch.tensor.store %6, %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : tensor<3x3xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        return
      }
    }
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c60 = arith.constant 60 : index
    %c36 = arith.constant 36 : index
    %c0 = arith.constant 0 : index
    %c3 = arith.constant 3 : index
    %c1 = arith.constant 1 : index
    %c553648160_i32 = arith.constant 553648160 : i32
    %c1_i32 = arith.constant 1 : i32
    %c5 = arith.constant 5 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32> in !stream.resource<external>{%c60}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32> in !stream.resource<external>{%c60}
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %2 = stream.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32> in !stream.resource<external>{%c36}
    %3 = stream.timepoint.immediate => !stream.timepoint
    %4 = stream.timepoint.immediate => !stream.timepoint
    %5 = stream.timepoint.immediate => !stream.timepoint
    %6 = stream.timepoint.immediate => !stream.timepoint
    %results, %result_timepoint = stream.async.execute await(%6) => with(%0 as %arg3: !stream.resource<external>{%c60}, %1 as %arg4: !stream.resource<external>{%c60}, %2 as %arg5: !stream.resource<external>{%c36}) -> %2{%c36} {
      %9 = stream.async.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1](%arg3[%c0 to %c60 for %c60], %arg4[%c0 to %c60 for %c60], %arg5[%c0 to %c36 for %c36]) : (!stream.resource<external>{%c60}, !stream.resource<external>{%c60}, !stream.resource<external>{%c36}) -> %arg5{%c36}
      stream.yield %9 : !stream.resource<external>{%c36}
    } => !stream.timepoint
    %7 = stream.timepoint.await %result_timepoint => %results : !stream.resource<external>{%c36}
    %8 = stream.tensor.export %7 : tensor<3x3xf32> in !stream.resource<external>{%c36} -> !hal.buffer_view
    return %8 : !hal.buffer_view
  }
}


// -----// IR Dump After Canonicalizer (canonicalize) //----- //
func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c60 = arith.constant 60 : index
  %c36 = arith.constant 36 : index
  %c0 = arith.constant 0 : index
  %c3 = arith.constant 3 : index
  %c1 = arith.constant 1 : index
  %c553648160_i32 = arith.constant 553648160 : i32
  %c1_i32 = arith.constant 1 : i32
  %c5 = arith.constant 5 : index
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
  %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32> in !stream.resource<external>{%c60}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32> in !stream.resource<external>{%c60}
  hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %2 = stream.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32> in !stream.resource<external>{%c36}
  %results, %result_timepoint = stream.async.execute with(%0 as %arg3: !stream.resource<external>{%c60}, %1 as %arg4: !stream.resource<external>{%c60}, %2 as %arg5: !stream.resource<external>{%c36}) -> %2{%c36} {
    %5 = stream.async.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1](%arg3[%c0 to %c60 for %c60], %arg4[%c0 to %c60 for %c60], %arg5[%c0 to %c36 for %c36]) : (!stream.resource<external>{%c60}, !stream.resource<external>{%c60}, !stream.resource<external>{%c36}) -> %arg5{%c36}
    stream.yield %5 : !stream.resource<external>{%c36}
  } => !stream.timepoint
  %3 = stream.timepoint.await %result_timepoint => %results : !stream.resource<external>{%c36}
  %4 = stream.tensor.export %3 : tensor<3x3xf32> in !stream.resource<external>{%c36} -> !hal.buffer_view
  return %4 : !hal.buffer_view
}

// -----// IR Dump After CSE (cse) //----- //
func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c60 = arith.constant 60 : index
  %c36 = arith.constant 36 : index
  %c0 = arith.constant 0 : index
  %c3 = arith.constant 3 : index
  %c1 = arith.constant 1 : index
  %c553648160_i32 = arith.constant 553648160 : i32
  %c1_i32 = arith.constant 1 : i32
  %c5 = arith.constant 5 : index
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
  %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32> in !stream.resource<external>{%c60}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32> in !stream.resource<external>{%c60}
  hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %2 = stream.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32> in !stream.resource<external>{%c36}
  %results, %result_timepoint = stream.async.execute with(%0 as %arg3: !stream.resource<external>{%c60}, %1 as %arg4: !stream.resource<external>{%c60}, %2 as %arg5: !stream.resource<external>{%c36}) -> %2{%c36} {
    %5 = stream.async.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1](%arg3[%c0 to %c60 for %c60], %arg4[%c0 to %c60 for %c60], %arg5[%c0 to %c36 for %c36]) : (!stream.resource<external>{%c60}, !stream.resource<external>{%c60}, !stream.resource<external>{%c36}) -> %arg5{%c36}
    stream.yield %5 : !stream.resource<external>{%c36}
  } => !stream.timepoint
  %3 = stream.timepoint.await %result_timepoint => %results : !stream.resource<external>{%c36}
  %4 = stream.tensor.export %3 : tensor<3x3xf32> in !stream.resource<external>{%c36} -> !hal.buffer_view
  return %4 : !hal.buffer_view
}

// -----// IR Dump After SimplifyGlobalAccesses (iree-util-simplify-global-accesses) //----- //
func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c60 = arith.constant 60 : index
  %c36 = arith.constant 36 : index
  %c0 = arith.constant 0 : index
  %c3 = arith.constant 3 : index
  %c1 = arith.constant 1 : index
  %c553648160_i32 = arith.constant 553648160 : i32
  %c1_i32 = arith.constant 1 : i32
  %c5 = arith.constant 5 : index
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
  %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32> in !stream.resource<external>{%c60}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32> in !stream.resource<external>{%c60}
  hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %2 = stream.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32> in !stream.resource<external>{%c36}
  %results, %result_timepoint = stream.async.execute with(%0 as %arg3: !stream.resource<external>{%c60}, %1 as %arg4: !stream.resource<external>{%c60}, %2 as %arg5: !stream.resource<external>{%c36}) -> %2{%c36} {
    %5 = stream.async.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1](%arg3[%c0 to %c60 for %c60], %arg4[%c0 to %c60 for %c60], %arg5[%c0 to %c36 for %c36]) : (!stream.resource<external>{%c60}, !stream.resource<external>{%c60}, !stream.resource<external>{%c36}) -> %arg5{%c36}
    stream.yield %5 : !stream.resource<external>{%c36}
  } => !stream.timepoint
  %3 = stream.timepoint.await %result_timepoint => %results : !stream.resource<external>{%c36}
  %4 = stream.tensor.export %3 : tensor<3x3xf32> in !stream.resource<external>{%c36} -> !hal.buffer_view
  return %4 : !hal.buffer_view
}

// -----// IR Dump After ApplyPatterns (iree-util-apply-patterns) //----- //
module {
  stream.executable private @matmul_static_dispatch_0 {
    stream.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 workgroups(%arg0: index, %arg1: index, %arg2: index) -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_dag_root %arg0, %arg1, %arg2
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @matmul_static_dispatch_0_matmul_3x3x5(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<3x5xf32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<5x3xf32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0, 0], sizes = [3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<3x5xf32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0, 0], sizes = [5, 3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x3xf32>
        %5 = flow.dispatch.tensor.load %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<3x3xf32>
        %6 = linalg.matmul ins(%3, %4 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%5 : tensor<3x3xf32>) -> tensor<3x3xf32>
        flow.dispatch.tensor.store %6, %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : tensor<3x3xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        return
      }
    }
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c60 = arith.constant 60 : index
    %c36 = arith.constant 36 : index
    %c0 = arith.constant 0 : index
    %c3 = arith.constant 3 : index
    %c1 = arith.constant 1 : index
    %c553648160_i32 = arith.constant 553648160 : i32
    %c1_i32 = arith.constant 1 : i32
    %c5 = arith.constant 5 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32> in !stream.resource<external>{%c60}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32> in !stream.resource<external>{%c60}
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %2 = stream.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32> in !stream.resource<external>{%c36}
    %results, %result_timepoint = stream.async.execute with(%0 as %arg3: !stream.resource<external>{%c60}, %1 as %arg4: !stream.resource<external>{%c60}, %2 as %arg5: !stream.resource<external>{%c36}) -> %2{%c36} {
      %5 = stream.async.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1](%arg3[%c0 to %c60 for %c60], %arg4[%c0 to %c60 for %c60], %arg5[%c0 to %c36 for %c36]) : (!stream.resource<external>{%c60}, !stream.resource<external>{%c60}, !stream.resource<external>{%c36}) -> %arg5{%c36}
      stream.yield %5 : !stream.resource<external>{%c36}
    } => !stream.timepoint
    %3 = stream.timepoint.await %result_timepoint => %results : !stream.resource<external>{%c36}
    %4 = stream.tensor.export %3 : tensor<3x3xf32> in !stream.resource<external>{%c36} -> !hal.buffer_view
    return %4 : !hal.buffer_view
  }
}


// -----// IR Dump After FoldGlobals (iree-util-fold-globals) //----- //
module {
  stream.executable private @matmul_static_dispatch_0 {
    stream.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 workgroups(%arg0: index, %arg1: index, %arg2: index) -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_dag_root %arg0, %arg1, %arg2
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @matmul_static_dispatch_0_matmul_3x3x5(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<3x5xf32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<5x3xf32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0, 0], sizes = [3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<3x5xf32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0, 0], sizes = [5, 3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x3xf32>
        %5 = flow.dispatch.tensor.load %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<3x3xf32>
        %6 = linalg.matmul ins(%3, %4 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%5 : tensor<3x3xf32>) -> tensor<3x3xf32>
        flow.dispatch.tensor.store %6, %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : tensor<3x3xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        return
      }
    }
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c60 = arith.constant 60 : index
    %c36 = arith.constant 36 : index
    %c0 = arith.constant 0 : index
    %c3 = arith.constant 3 : index
    %c1 = arith.constant 1 : index
    %c553648160_i32 = arith.constant 553648160 : i32
    %c1_i32 = arith.constant 1 : i32
    %c5 = arith.constant 5 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32> in !stream.resource<external>{%c60}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32> in !stream.resource<external>{%c60}
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %2 = stream.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32> in !stream.resource<external>{%c36}
    %results, %result_timepoint = stream.async.execute with(%0 as %arg3: !stream.resource<external>{%c60}, %1 as %arg4: !stream.resource<external>{%c60}, %2 as %arg5: !stream.resource<external>{%c36}) -> %2{%c36} {
      %5 = stream.async.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1](%arg3[%c0 to %c60 for %c60], %arg4[%c0 to %c60 for %c60], %arg5[%c0 to %c36 for %c36]) : (!stream.resource<external>{%c60}, !stream.resource<external>{%c60}, !stream.resource<external>{%c36}) -> %arg5{%c36}
      stream.yield %5 : !stream.resource<external>{%c36}
    } => !stream.timepoint
    %3 = stream.timepoint.await %result_timepoint => %results : !stream.resource<external>{%c36}
    %4 = stream.tensor.export %3 : tensor<3x3xf32> in !stream.resource<external>{%c36} -> !hal.buffer_view
    return %4 : !hal.buffer_view
  }
}


// -----// IR Dump After FuseGlobals (iree-util-fuse-globals) //----- //
module {
  stream.executable private @matmul_static_dispatch_0 {
    stream.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 workgroups(%arg0: index, %arg1: index, %arg2: index) -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_dag_root %arg0, %arg1, %arg2
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @matmul_static_dispatch_0_matmul_3x3x5(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<3x5xf32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<5x3xf32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0, 0], sizes = [3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<3x5xf32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0, 0], sizes = [5, 3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x3xf32>
        %5 = flow.dispatch.tensor.load %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<3x3xf32>
        %6 = linalg.matmul ins(%3, %4 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%5 : tensor<3x3xf32>) -> tensor<3x3xf32>
        flow.dispatch.tensor.store %6, %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : tensor<3x3xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        return
      }
    }
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c60 = arith.constant 60 : index
    %c36 = arith.constant 36 : index
    %c0 = arith.constant 0 : index
    %c3 = arith.constant 3 : index
    %c1 = arith.constant 1 : index
    %c553648160_i32 = arith.constant 553648160 : i32
    %c1_i32 = arith.constant 1 : i32
    %c5 = arith.constant 5 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32> in !stream.resource<external>{%c60}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32> in !stream.resource<external>{%c60}
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %2 = stream.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32> in !stream.resource<external>{%c36}
    %results, %result_timepoint = stream.async.execute with(%0 as %arg3: !stream.resource<external>{%c60}, %1 as %arg4: !stream.resource<external>{%c60}, %2 as %arg5: !stream.resource<external>{%c36}) -> %2{%c36} {
      %5 = stream.async.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1](%arg3[%c0 to %c60 for %c60], %arg4[%c0 to %c60 for %c60], %arg5[%c0 to %c36 for %c36]) : (!stream.resource<external>{%c60}, !stream.resource<external>{%c60}, !stream.resource<external>{%c36}) -> %arg5{%c36}
      stream.yield %5 : !stream.resource<external>{%c36}
    } => !stream.timepoint
    %3 = stream.timepoint.await %result_timepoint => %results : !stream.resource<external>{%c36}
    %4 = stream.tensor.export %3 : tensor<3x3xf32> in !stream.resource<external>{%c36} -> !hal.buffer_view
    return %4 : !hal.buffer_view
  }
}


// -----// IR Dump After IPO (iree-util-ipo) //----- //
module {
  stream.executable private @matmul_static_dispatch_0 {
    stream.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 workgroups(%arg0: index, %arg1: index, %arg2: index) -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_dag_root %arg0, %arg1, %arg2
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @matmul_static_dispatch_0_matmul_3x3x5(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<3x5xf32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<5x3xf32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0, 0], sizes = [3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<3x5xf32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0, 0], sizes = [5, 3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x3xf32>
        %5 = flow.dispatch.tensor.load %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<3x3xf32>
        %6 = linalg.matmul ins(%3, %4 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%5 : tensor<3x3xf32>) -> tensor<3x3xf32>
        flow.dispatch.tensor.store %6, %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : tensor<3x3xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        return
      }
    }
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c60 = arith.constant 60 : index
    %c36 = arith.constant 36 : index
    %c0 = arith.constant 0 : index
    %c3 = arith.constant 3 : index
    %c1 = arith.constant 1 : index
    %c553648160_i32 = arith.constant 553648160 : i32
    %c1_i32 = arith.constant 1 : i32
    %c5 = arith.constant 5 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32> in !stream.resource<external>{%c60}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32> in !stream.resource<external>{%c60}
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %2 = stream.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32> in !stream.resource<external>{%c36}
    %results, %result_timepoint = stream.async.execute with(%0 as %arg3: !stream.resource<external>{%c60}, %1 as %arg4: !stream.resource<external>{%c60}, %2 as %arg5: !stream.resource<external>{%c36}) -> %2{%c36} {
      %5 = stream.async.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1](%arg3[%c0 to %c60 for %c60], %arg4[%c0 to %c60 for %c60], %arg5[%c0 to %c36 for %c36]) : (!stream.resource<external>{%c60}, !stream.resource<external>{%c60}, !stream.resource<external>{%c36}) -> %arg5{%c36}
      stream.yield %5 : !stream.resource<external>{%c36}
    } => !stream.timepoint
    %3 = stream.timepoint.await %result_timepoint => %results : !stream.resource<external>{%c36}
    %4 = stream.tensor.export %3 : tensor<3x3xf32> in !stream.resource<external>{%c36} -> !hal.buffer_view
    return %4 : !hal.buffer_view
  }
}


// -----// IR Dump After VerifyLoweringToAsync (iree-stream-verify-lowering-to-async) //----- //
module {
  stream.executable private @matmul_static_dispatch_0 {
    stream.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 workgroups(%arg0: index, %arg1: index, %arg2: index) -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_dag_root %arg0, %arg1, %arg2
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @matmul_static_dispatch_0_matmul_3x3x5(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<3x5xf32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<5x3xf32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0, 0], sizes = [3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<3x5xf32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0, 0], sizes = [5, 3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x3xf32>
        %5 = flow.dispatch.tensor.load %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<3x3xf32>
        %6 = linalg.matmul ins(%3, %4 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%5 : tensor<3x3xf32>) -> tensor<3x3xf32>
        flow.dispatch.tensor.store %6, %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : tensor<3x3xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        return
      }
    }
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c60 = arith.constant 60 : index
    %c36 = arith.constant 36 : index
    %c0 = arith.constant 0 : index
    %c3 = arith.constant 3 : index
    %c1 = arith.constant 1 : index
    %c553648160_i32 = arith.constant 553648160 : i32
    %c1_i32 = arith.constant 1 : i32
    %c5 = arith.constant 5 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32> in !stream.resource<external>{%c60}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32> in !stream.resource<external>{%c60}
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %2 = stream.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32> in !stream.resource<external>{%c36}
    %results, %result_timepoint = stream.async.execute with(%0 as %arg3: !stream.resource<external>{%c60}, %1 as %arg4: !stream.resource<external>{%c60}, %2 as %arg5: !stream.resource<external>{%c36}) -> %2{%c36} {
      %5 = stream.async.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1](%arg3[%c0 to %c60 for %c60], %arg4[%c0 to %c60 for %c60], %arg5[%c0 to %c36 for %c36]) : (!stream.resource<external>{%c60}, !stream.resource<external>{%c60}, !stream.resource<external>{%c36}) -> %arg5{%c36}
      stream.yield %5 : !stream.resource<external>{%c36}
    } => !stream.timepoint
    %3 = stream.timepoint.await %result_timepoint => %results : !stream.resource<external>{%c36}
    %4 = stream.tensor.export %3 : tensor<3x3xf32> in !stream.resource<external>{%c36} -> !hal.buffer_view
    return %4 : !hal.buffer_view
  }
}


// -----// IR Dump After ScheduleAllocation (iree-stream-schedule-allocation) //----- //
func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c60 = arith.constant 60 : index
  %c36 = arith.constant 36 : index
  %c0 = arith.constant 0 : index
  %c3 = arith.constant 3 : index
  %c1 = arith.constant 1 : index
  %c553648160_i32 = arith.constant 553648160 : i32
  %c1_i32 = arith.constant 1 : i32
  %c5 = arith.constant 5 : index
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
  %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32> in !stream.resource<external>{%c60}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32> in !stream.resource<external>{%c60}
  hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %2 = stream.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32> in !stream.resource<external>{%c36}
  %c0_0 = arith.constant 0 : index
  %3 = stream.cmd.execute with(%0 as %arg3: !stream.resource<external>{%c60}, %1 as %arg4: !stream.resource<external>{%c60}, %2 as %arg5: !stream.resource<external>{%c36}) {
    stream.cmd.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1] {
      ro %arg3[%c0 for %c60] : !stream.resource<external>{%c60},
      ro %arg4[%c0 for %c60] : !stream.resource<external>{%c60},
      rw %arg5[%c0 for %c36] : !stream.resource<external>{%c36}
    }
  } => !stream.timepoint
  %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c36}
  %5 = stream.tensor.export %4 : tensor<3x3xf32> in !stream.resource<external>{%c36} -> !hal.buffer_view
  return %5 : !hal.buffer_view
}

// -----// IR Dump After PackConstants (iree-stream-pack-constants) //----- //
func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c60 = arith.constant 60 : index
  %c36 = arith.constant 36 : index
  %c0 = arith.constant 0 : index
  %c3 = arith.constant 3 : index
  %c1 = arith.constant 1 : index
  %c553648160_i32 = arith.constant 553648160 : i32
  %c1_i32 = arith.constant 1 : i32
  %c5 = arith.constant 5 : index
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
  %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32> in !stream.resource<external>{%c60}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32> in !stream.resource<external>{%c60}
  hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %2 = stream.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32> in !stream.resource<external>{%c36}
  %c0_0 = arith.constant 0 : index
  %3 = stream.cmd.execute with(%0 as %arg3: !stream.resource<external>{%c60}, %1 as %arg4: !stream.resource<external>{%c60}, %2 as %arg5: !stream.resource<external>{%c36}) {
    stream.cmd.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1] {
      ro %arg3[%c0 for %c60] : !stream.resource<external>{%c60},
      ro %arg4[%c0 for %c60] : !stream.resource<external>{%c60},
      rw %arg5[%c0 for %c36] : !stream.resource<external>{%c36}
    }
  } => !stream.timepoint
  %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c36}
  %5 = stream.tensor.export %4 : tensor<3x3xf32> in !stream.resource<external>{%c36} -> !hal.buffer_view
  return %5 : !hal.buffer_view
}

// -----// IR Dump After PackAllocations (iree-stream-pack-allocations) //----- //
func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c60 = arith.constant 60 : index
  %c36 = arith.constant 36 : index
  %c0 = arith.constant 0 : index
  %c3 = arith.constant 3 : index
  %c1 = arith.constant 1 : index
  %c553648160_i32 = arith.constant 553648160 : i32
  %c1_i32 = arith.constant 1 : i32
  %c5 = arith.constant 5 : index
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
  %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32> in !stream.resource<external>{%c60}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32> in !stream.resource<external>{%c60}
  hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %2 = stream.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32> in !stream.resource<external>{%c36}
  %c0_0 = arith.constant 0 : index
  %3 = stream.cmd.execute with(%0 as %arg3: !stream.resource<external>{%c60}, %1 as %arg4: !stream.resource<external>{%c60}, %2 as %arg5: !stream.resource<external>{%c36}) {
    stream.cmd.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1] {
      ro %arg3[%c0 for %c60] : !stream.resource<external>{%c60},
      ro %arg4[%c0 for %c60] : !stream.resource<external>{%c60},
      rw %arg5[%c0 for %c36] : !stream.resource<external>{%c36}
    }
  } => !stream.timepoint
  %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c36}
  %5 = stream.tensor.export %4 : tensor<3x3xf32> in !stream.resource<external>{%c36} -> !hal.buffer_view
  return %5 : !hal.buffer_view
}

// -----// IR Dump After LayoutSlices (iree-stream-layout-slices) //----- //
func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c60 = arith.constant 60 : index
  %c36 = arith.constant 36 : index
  %c0 = arith.constant 0 : index
  %c3 = arith.constant 3 : index
  %c1 = arith.constant 1 : index
  %c553648160_i32 = arith.constant 553648160 : i32
  %c1_i32 = arith.constant 1 : i32
  %c5 = arith.constant 5 : index
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
  %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32> in !stream.resource<external>{%c60}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32> in !stream.resource<external>{%c60}
  hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %2 = stream.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32> in !stream.resource<external>{%c36}
  %c0_0 = arith.constant 0 : index
  %3 = stream.cmd.execute with(%0 as %arg3: !stream.resource<external>{%c60}, %1 as %arg4: !stream.resource<external>{%c60}, %2 as %arg5: !stream.resource<external>{%c36}) {
    stream.cmd.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1] {
      ro %arg3[%c0 for %c60] : !stream.resource<external>{%c60},
      ro %arg4[%c0 for %c60] : !stream.resource<external>{%c60},
      rw %arg5[%c0 for %c36] : !stream.resource<external>{%c36}
    }
  } => !stream.timepoint
  %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c36}
  %5 = stream.tensor.export %4 : tensor<3x3xf32> in !stream.resource<external>{%c36} -> !hal.buffer_view
  return %5 : !hal.buffer_view
}

// -----// IR Dump After PropagateSubranges (iree-util-propagate-subranges) //----- //
module {
  stream.executable private @matmul_static_dispatch_0 {
    stream.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 workgroups(%arg0: index, %arg1: index, %arg2: index) -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_dag_root %arg0, %arg1, %arg2
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @matmul_static_dispatch_0_matmul_3x3x5(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<3x5xf32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<5x3xf32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0, 0], sizes = [3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<3x5xf32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0, 0], sizes = [5, 3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x3xf32>
        %5 = flow.dispatch.tensor.load %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<3x3xf32>
        %6 = linalg.matmul ins(%3, %4 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%5 : tensor<3x3xf32>) -> tensor<3x3xf32>
        flow.dispatch.tensor.store %6, %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : tensor<3x3xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        return
      }
    }
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c60 = arith.constant 60 : index
    %c36 = arith.constant 36 : index
    %c0 = arith.constant 0 : index
    %c3 = arith.constant 3 : index
    %c1 = arith.constant 1 : index
    %c553648160_i32 = arith.constant 553648160 : i32
    %c1_i32 = arith.constant 1 : i32
    %c5 = arith.constant 5 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32> in !stream.resource<external>{%c60}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32> in !stream.resource<external>{%c60}
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %2 = stream.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32> in !stream.resource<external>{%c36}
    %c0_0 = arith.constant 0 : index
    %3 = stream.cmd.execute with(%0 as %arg3: !stream.resource<external>{%c60}, %1 as %arg4: !stream.resource<external>{%c60}, %2 as %arg5: !stream.resource<external>{%c36}) {
      stream.cmd.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1] {
        ro %arg3[%c0 for %c60] : !stream.resource<external>{%c60},
        ro %arg4[%c0 for %c60] : !stream.resource<external>{%c60},
        rw %arg5[%c0 for %c36] : !stream.resource<external>{%c36}
      }
    } => !stream.timepoint
    %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c36}
    %5 = stream.tensor.export %4 : tensor<3x3xf32> in !stream.resource<external>{%c36} -> !hal.buffer_view
    return %5 : !hal.buffer_view
  }
}


// -----// IR Dump After Canonicalizer (canonicalize) //----- //
func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c60 = arith.constant 60 : index
  %c36 = arith.constant 36 : index
  %c0 = arith.constant 0 : index
  %c3 = arith.constant 3 : index
  %c1 = arith.constant 1 : index
  %c553648160_i32 = arith.constant 553648160 : i32
  %c1_i32 = arith.constant 1 : i32
  %c5 = arith.constant 5 : index
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
  %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32> in !stream.resource<external>{%c60}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32> in !stream.resource<external>{%c60}
  hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %2 = stream.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32> in !stream.resource<external>{%c36}
  %3 = stream.cmd.execute with(%0 as %arg3: !stream.resource<external>{%c60}, %1 as %arg4: !stream.resource<external>{%c60}, %2 as %arg5: !stream.resource<external>{%c36}) {
    stream.cmd.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1] {
      ro %arg3[%c0 for %c60] : !stream.resource<external>{%c60},
      ro %arg4[%c0 for %c60] : !stream.resource<external>{%c60},
      rw %arg5[%c0 for %c36] : !stream.resource<external>{%c36}
    }
  } => !stream.timepoint
  %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c36}
  %5 = stream.tensor.export %4 : tensor<3x3xf32> in !stream.resource<external>{%c36} -> !hal.buffer_view
  return %5 : !hal.buffer_view
}

// -----// IR Dump After CSE (cse) //----- //
func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c60 = arith.constant 60 : index
  %c36 = arith.constant 36 : index
  %c0 = arith.constant 0 : index
  %c3 = arith.constant 3 : index
  %c1 = arith.constant 1 : index
  %c553648160_i32 = arith.constant 553648160 : i32
  %c1_i32 = arith.constant 1 : i32
  %c5 = arith.constant 5 : index
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
  %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32> in !stream.resource<external>{%c60}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32> in !stream.resource<external>{%c60}
  hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %2 = stream.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32> in !stream.resource<external>{%c36}
  %3 = stream.cmd.execute with(%0 as %arg3: !stream.resource<external>{%c60}, %1 as %arg4: !stream.resource<external>{%c60}, %2 as %arg5: !stream.resource<external>{%c36}) {
    stream.cmd.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1] {
      ro %arg3[%c0 for %c60] : !stream.resource<external>{%c60},
      ro %arg4[%c0 for %c60] : !stream.resource<external>{%c60},
      rw %arg5[%c0 for %c36] : !stream.resource<external>{%c36}
    }
  } => !stream.timepoint
  %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c36}
  %5 = stream.tensor.export %4 : tensor<3x3xf32> in !stream.resource<external>{%c36} -> !hal.buffer_view
  return %5 : !hal.buffer_view
}

// -----// IR Dump After SimplifyGlobalAccesses (iree-util-simplify-global-accesses) //----- //
func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c60 = arith.constant 60 : index
  %c36 = arith.constant 36 : index
  %c0 = arith.constant 0 : index
  %c3 = arith.constant 3 : index
  %c1 = arith.constant 1 : index
  %c553648160_i32 = arith.constant 553648160 : i32
  %c1_i32 = arith.constant 1 : i32
  %c5 = arith.constant 5 : index
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
  %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32> in !stream.resource<external>{%c60}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32> in !stream.resource<external>{%c60}
  hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %2 = stream.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32> in !stream.resource<external>{%c36}
  %3 = stream.cmd.execute with(%0 as %arg3: !stream.resource<external>{%c60}, %1 as %arg4: !stream.resource<external>{%c60}, %2 as %arg5: !stream.resource<external>{%c36}) {
    stream.cmd.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1] {
      ro %arg3[%c0 for %c60] : !stream.resource<external>{%c60},
      ro %arg4[%c0 for %c60] : !stream.resource<external>{%c60},
      rw %arg5[%c0 for %c36] : !stream.resource<external>{%c36}
    }
  } => !stream.timepoint
  %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c36}
  %5 = stream.tensor.export %4 : tensor<3x3xf32> in !stream.resource<external>{%c36} -> !hal.buffer_view
  return %5 : !hal.buffer_view
}

// -----// IR Dump After ApplyPatterns (iree-util-apply-patterns) //----- //
module {
  stream.executable private @matmul_static_dispatch_0 {
    stream.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 workgroups(%arg0: index, %arg1: index, %arg2: index) -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_dag_root %arg0, %arg1, %arg2
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @matmul_static_dispatch_0_matmul_3x3x5(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<3x5xf32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<5x3xf32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0, 0], sizes = [3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<3x5xf32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0, 0], sizes = [5, 3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x3xf32>
        %5 = flow.dispatch.tensor.load %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<3x3xf32>
        %6 = linalg.matmul ins(%3, %4 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%5 : tensor<3x3xf32>) -> tensor<3x3xf32>
        flow.dispatch.tensor.store %6, %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : tensor<3x3xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        return
      }
    }
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c60 = arith.constant 60 : index
    %c36 = arith.constant 36 : index
    %c0 = arith.constant 0 : index
    %c3 = arith.constant 3 : index
    %c1 = arith.constant 1 : index
    %c553648160_i32 = arith.constant 553648160 : i32
    %c1_i32 = arith.constant 1 : i32
    %c5 = arith.constant 5 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32> in !stream.resource<external>{%c60}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32> in !stream.resource<external>{%c60}
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %2 = stream.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32> in !stream.resource<external>{%c36}
    %3 = stream.cmd.execute with(%0 as %arg3: !stream.resource<external>{%c60}, %1 as %arg4: !stream.resource<external>{%c60}, %2 as %arg5: !stream.resource<external>{%c36}) {
      stream.cmd.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1] {
        ro %arg3[%c0 for %c60] : !stream.resource<external>{%c60},
        ro %arg4[%c0 for %c60] : !stream.resource<external>{%c60},
        rw %arg5[%c0 for %c36] : !stream.resource<external>{%c36}
      }
    } => !stream.timepoint
    %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c36}
    %5 = stream.tensor.export %4 : tensor<3x3xf32> in !stream.resource<external>{%c36} -> !hal.buffer_view
    return %5 : !hal.buffer_view
  }
}


// -----// IR Dump After FoldGlobals (iree-util-fold-globals) //----- //
module {
  stream.executable private @matmul_static_dispatch_0 {
    stream.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 workgroups(%arg0: index, %arg1: index, %arg2: index) -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_dag_root %arg0, %arg1, %arg2
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @matmul_static_dispatch_0_matmul_3x3x5(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<3x5xf32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<5x3xf32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0, 0], sizes = [3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<3x5xf32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0, 0], sizes = [5, 3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x3xf32>
        %5 = flow.dispatch.tensor.load %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<3x3xf32>
        %6 = linalg.matmul ins(%3, %4 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%5 : tensor<3x3xf32>) -> tensor<3x3xf32>
        flow.dispatch.tensor.store %6, %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : tensor<3x3xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        return
      }
    }
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c60 = arith.constant 60 : index
    %c36 = arith.constant 36 : index
    %c0 = arith.constant 0 : index
    %c3 = arith.constant 3 : index
    %c1 = arith.constant 1 : index
    %c553648160_i32 = arith.constant 553648160 : i32
    %c1_i32 = arith.constant 1 : i32
    %c5 = arith.constant 5 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32> in !stream.resource<external>{%c60}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32> in !stream.resource<external>{%c60}
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %2 = stream.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32> in !stream.resource<external>{%c36}
    %3 = stream.cmd.execute with(%0 as %arg3: !stream.resource<external>{%c60}, %1 as %arg4: !stream.resource<external>{%c60}, %2 as %arg5: !stream.resource<external>{%c36}) {
      stream.cmd.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1] {
        ro %arg3[%c0 for %c60] : !stream.resource<external>{%c60},
        ro %arg4[%c0 for %c60] : !stream.resource<external>{%c60},
        rw %arg5[%c0 for %c36] : !stream.resource<external>{%c36}
      }
    } => !stream.timepoint
    %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c36}
    %5 = stream.tensor.export %4 : tensor<3x3xf32> in !stream.resource<external>{%c36} -> !hal.buffer_view
    return %5 : !hal.buffer_view
  }
}


// -----// IR Dump After FuseGlobals (iree-util-fuse-globals) //----- //
module {
  stream.executable private @matmul_static_dispatch_0 {
    stream.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 workgroups(%arg0: index, %arg1: index, %arg2: index) -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_dag_root %arg0, %arg1, %arg2
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @matmul_static_dispatch_0_matmul_3x3x5(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<3x5xf32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<5x3xf32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0, 0], sizes = [3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<3x5xf32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0, 0], sizes = [5, 3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x3xf32>
        %5 = flow.dispatch.tensor.load %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<3x3xf32>
        %6 = linalg.matmul ins(%3, %4 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%5 : tensor<3x3xf32>) -> tensor<3x3xf32>
        flow.dispatch.tensor.store %6, %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : tensor<3x3xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        return
      }
    }
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c60 = arith.constant 60 : index
    %c36 = arith.constant 36 : index
    %c0 = arith.constant 0 : index
    %c3 = arith.constant 3 : index
    %c1 = arith.constant 1 : index
    %c553648160_i32 = arith.constant 553648160 : i32
    %c1_i32 = arith.constant 1 : i32
    %c5 = arith.constant 5 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32> in !stream.resource<external>{%c60}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32> in !stream.resource<external>{%c60}
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %2 = stream.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32> in !stream.resource<external>{%c36}
    %3 = stream.cmd.execute with(%0 as %arg3: !stream.resource<external>{%c60}, %1 as %arg4: !stream.resource<external>{%c60}, %2 as %arg5: !stream.resource<external>{%c36}) {
      stream.cmd.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1] {
        ro %arg3[%c0 for %c60] : !stream.resource<external>{%c60},
        ro %arg4[%c0 for %c60] : !stream.resource<external>{%c60},
        rw %arg5[%c0 for %c36] : !stream.resource<external>{%c36}
      }
    } => !stream.timepoint
    %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c36}
    %5 = stream.tensor.export %4 : tensor<3x3xf32> in !stream.resource<external>{%c36} -> !hal.buffer_view
    return %5 : !hal.buffer_view
  }
}


// -----// IR Dump After IPO (iree-util-ipo) //----- //
module {
  stream.executable private @matmul_static_dispatch_0 {
    stream.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 workgroups(%arg0: index, %arg1: index, %arg2: index) -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_dag_root %arg0, %arg1, %arg2
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @matmul_static_dispatch_0_matmul_3x3x5(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<3x5xf32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<5x3xf32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0, 0], sizes = [3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<3x5xf32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0, 0], sizes = [5, 3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x3xf32>
        %5 = flow.dispatch.tensor.load %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<3x3xf32>
        %6 = linalg.matmul ins(%3, %4 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%5 : tensor<3x3xf32>) -> tensor<3x3xf32>
        flow.dispatch.tensor.store %6, %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : tensor<3x3xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        return
      }
    }
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c60 = arith.constant 60 : index
    %c36 = arith.constant 36 : index
    %c0 = arith.constant 0 : index
    %c3 = arith.constant 3 : index
    %c1 = arith.constant 1 : index
    %c553648160_i32 = arith.constant 553648160 : i32
    %c1_i32 = arith.constant 1 : i32
    %c5 = arith.constant 5 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32> in !stream.resource<external>{%c60}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32> in !stream.resource<external>{%c60}
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %2 = stream.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32> in !stream.resource<external>{%c36}
    %3 = stream.cmd.execute with(%0 as %arg3: !stream.resource<external>{%c60}, %1 as %arg4: !stream.resource<external>{%c60}, %2 as %arg5: !stream.resource<external>{%c36}) {
      stream.cmd.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1] {
        ro %arg3[%c0 for %c60] : !stream.resource<external>{%c60},
        ro %arg4[%c0 for %c60] : !stream.resource<external>{%c60},
        rw %arg5[%c0 for %c36] : !stream.resource<external>{%c36}
      }
    } => !stream.timepoint
    %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c36}
    %5 = stream.tensor.export %4 : tensor<3x3xf32> in !stream.resource<external>{%c36} -> !hal.buffer_view
    return %5 : !hal.buffer_view
  }
}


// -----// IR Dump After VerifyLoweringToCmd (iree-stream-verify-lowering-to-cmd) //----- //
module {
  stream.executable private @matmul_static_dispatch_0 {
    stream.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 workgroups(%arg0: index, %arg1: index, %arg2: index) -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_dag_root %arg0, %arg1, %arg2
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @matmul_static_dispatch_0_matmul_3x3x5(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<3x5xf32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<5x3xf32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0, 0], sizes = [3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<3x5xf32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0, 0], sizes = [5, 3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x3xf32>
        %5 = flow.dispatch.tensor.load %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<3x3xf32>
        %6 = linalg.matmul ins(%3, %4 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%5 : tensor<3x3xf32>) -> tensor<3x3xf32>
        flow.dispatch.tensor.store %6, %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : tensor<3x3xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        return
      }
    }
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c60 = arith.constant 60 : index
    %c36 = arith.constant 36 : index
    %c0 = arith.constant 0 : index
    %c3 = arith.constant 3 : index
    %c1 = arith.constant 1 : index
    %c553648160_i32 = arith.constant 553648160 : i32
    %c1_i32 = arith.constant 1 : i32
    %c5 = arith.constant 5 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32> in !stream.resource<external>{%c60}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32> in !stream.resource<external>{%c60}
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %2 = stream.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32> in !stream.resource<external>{%c36}
    %3 = stream.cmd.execute with(%0 as %arg3: !stream.resource<external>{%c60}, %1 as %arg4: !stream.resource<external>{%c60}, %2 as %arg5: !stream.resource<external>{%c36}) {
      stream.cmd.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1] {
        ro %arg3[%c0 for %c60] : !stream.resource<external>{%c60},
        ro %arg4[%c0 for %c60] : !stream.resource<external>{%c60},
        rw %arg5[%c0 for %c36] : !stream.resource<external>{%c36}
      }
    } => !stream.timepoint
    %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c36}
    %5 = stream.tensor.export %4 : tensor<3x3xf32> in !stream.resource<external>{%c36} -> !hal.buffer_view
    return %5 : !hal.buffer_view
  }
}


// -----// IR Dump After Canonicalizer (canonicalize) //----- //
func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c60 = arith.constant 60 : index
  %c36 = arith.constant 36 : index
  %c0 = arith.constant 0 : index
  %c3 = arith.constant 3 : index
  %c1 = arith.constant 1 : index
  %c553648160_i32 = arith.constant 553648160 : i32
  %c1_i32 = arith.constant 1 : i32
  %c5 = arith.constant 5 : index
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
  %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32> in !stream.resource<external>{%c60}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32> in !stream.resource<external>{%c60}
  hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %2 = stream.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32> in !stream.resource<external>{%c36}
  %3 = stream.cmd.execute with(%0 as %arg3: !stream.resource<external>{%c60}, %1 as %arg4: !stream.resource<external>{%c60}, %2 as %arg5: !stream.resource<external>{%c36}) {
    stream.cmd.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1] {
      ro %arg3[%c0 for %c60] : !stream.resource<external>{%c60},
      ro %arg4[%c0 for %c60] : !stream.resource<external>{%c60},
      rw %arg5[%c0 for %c36] : !stream.resource<external>{%c36}
    }
  } => !stream.timepoint
  %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c36}
  %5 = stream.tensor.export %4 : tensor<3x3xf32> in !stream.resource<external>{%c36} -> !hal.buffer_view
  return %5 : !hal.buffer_view
}

// -----// IR Dump After CSE (cse) //----- //
func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c60 = arith.constant 60 : index
  %c36 = arith.constant 36 : index
  %c0 = arith.constant 0 : index
  %c3 = arith.constant 3 : index
  %c1 = arith.constant 1 : index
  %c553648160_i32 = arith.constant 553648160 : i32
  %c1_i32 = arith.constant 1 : i32
  %c5 = arith.constant 5 : index
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
  %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32> in !stream.resource<external>{%c60}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32> in !stream.resource<external>{%c60}
  hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %2 = stream.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32> in !stream.resource<external>{%c36}
  %3 = stream.cmd.execute with(%0 as %arg3: !stream.resource<external>{%c60}, %1 as %arg4: !stream.resource<external>{%c60}, %2 as %arg5: !stream.resource<external>{%c36}) {
    stream.cmd.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1] {
      ro %arg3[%c0 for %c60] : !stream.resource<external>{%c60},
      ro %arg4[%c0 for %c60] : !stream.resource<external>{%c60},
      rw %arg5[%c0 for %c36] : !stream.resource<external>{%c36}
    }
  } => !stream.timepoint
  %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c36}
  %5 = stream.tensor.export %4 : tensor<3x3xf32> in !stream.resource<external>{%c36} -> !hal.buffer_view
  return %5 : !hal.buffer_view
}

// -----// IR Dump After SimplifyGlobalAccesses (iree-util-simplify-global-accesses) //----- //
func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c60 = arith.constant 60 : index
  %c36 = arith.constant 36 : index
  %c0 = arith.constant 0 : index
  %c3 = arith.constant 3 : index
  %c1 = arith.constant 1 : index
  %c553648160_i32 = arith.constant 553648160 : i32
  %c1_i32 = arith.constant 1 : i32
  %c5 = arith.constant 5 : index
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
  %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32> in !stream.resource<external>{%c60}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32> in !stream.resource<external>{%c60}
  hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %2 = stream.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32> in !stream.resource<external>{%c36}
  %3 = stream.cmd.execute with(%0 as %arg3: !stream.resource<external>{%c60}, %1 as %arg4: !stream.resource<external>{%c60}, %2 as %arg5: !stream.resource<external>{%c36}) {
    stream.cmd.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1] {
      ro %arg3[%c0 for %c60] : !stream.resource<external>{%c60},
      ro %arg4[%c0 for %c60] : !stream.resource<external>{%c60},
      rw %arg5[%c0 for %c36] : !stream.resource<external>{%c36}
    }
  } => !stream.timepoint
  %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c36}
  %5 = stream.tensor.export %4 : tensor<3x3xf32> in !stream.resource<external>{%c36} -> !hal.buffer_view
  return %5 : !hal.buffer_view
}

// -----// IR Dump After ApplyPatterns (iree-util-apply-patterns) //----- //
module {
  stream.executable private @matmul_static_dispatch_0 {
    stream.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 workgroups(%arg0: index, %arg1: index, %arg2: index) -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_dag_root %arg0, %arg1, %arg2
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @matmul_static_dispatch_0_matmul_3x3x5(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<3x5xf32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<5x3xf32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0, 0], sizes = [3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<3x5xf32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0, 0], sizes = [5, 3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x3xf32>
        %5 = flow.dispatch.tensor.load %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<3x3xf32>
        %6 = linalg.matmul ins(%3, %4 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%5 : tensor<3x3xf32>) -> tensor<3x3xf32>
        flow.dispatch.tensor.store %6, %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : tensor<3x3xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        return
      }
    }
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c60 = arith.constant 60 : index
    %c36 = arith.constant 36 : index
    %c0 = arith.constant 0 : index
    %c3 = arith.constant 3 : index
    %c1 = arith.constant 1 : index
    %c553648160_i32 = arith.constant 553648160 : i32
    %c1_i32 = arith.constant 1 : i32
    %c5 = arith.constant 5 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32> in !stream.resource<external>{%c60}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32> in !stream.resource<external>{%c60}
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %2 = stream.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32> in !stream.resource<external>{%c36}
    %3 = stream.cmd.execute with(%0 as %arg3: !stream.resource<external>{%c60}, %1 as %arg4: !stream.resource<external>{%c60}, %2 as %arg5: !stream.resource<external>{%c36}) {
      stream.cmd.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1] {
        ro %arg3[%c0 for %c60] : !stream.resource<external>{%c60},
        ro %arg4[%c0 for %c60] : !stream.resource<external>{%c60},
        rw %arg5[%c0 for %c36] : !stream.resource<external>{%c36}
      }
    } => !stream.timepoint
    %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c36}
    %5 = stream.tensor.export %4 : tensor<3x3xf32> in !stream.resource<external>{%c36} -> !hal.buffer_view
    return %5 : !hal.buffer_view
  }
}


// -----// IR Dump After FoldGlobals (iree-util-fold-globals) //----- //
module {
  stream.executable private @matmul_static_dispatch_0 {
    stream.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 workgroups(%arg0: index, %arg1: index, %arg2: index) -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_dag_root %arg0, %arg1, %arg2
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @matmul_static_dispatch_0_matmul_3x3x5(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<3x5xf32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<5x3xf32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0, 0], sizes = [3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<3x5xf32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0, 0], sizes = [5, 3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x3xf32>
        %5 = flow.dispatch.tensor.load %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<3x3xf32>
        %6 = linalg.matmul ins(%3, %4 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%5 : tensor<3x3xf32>) -> tensor<3x3xf32>
        flow.dispatch.tensor.store %6, %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : tensor<3x3xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        return
      }
    }
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c60 = arith.constant 60 : index
    %c36 = arith.constant 36 : index
    %c0 = arith.constant 0 : index
    %c3 = arith.constant 3 : index
    %c1 = arith.constant 1 : index
    %c553648160_i32 = arith.constant 553648160 : i32
    %c1_i32 = arith.constant 1 : i32
    %c5 = arith.constant 5 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32> in !stream.resource<external>{%c60}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32> in !stream.resource<external>{%c60}
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %2 = stream.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32> in !stream.resource<external>{%c36}
    %3 = stream.cmd.execute with(%0 as %arg3: !stream.resource<external>{%c60}, %1 as %arg4: !stream.resource<external>{%c60}, %2 as %arg5: !stream.resource<external>{%c36}) {
      stream.cmd.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1] {
        ro %arg3[%c0 for %c60] : !stream.resource<external>{%c60},
        ro %arg4[%c0 for %c60] : !stream.resource<external>{%c60},
        rw %arg5[%c0 for %c36] : !stream.resource<external>{%c36}
      }
    } => !stream.timepoint
    %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c36}
    %5 = stream.tensor.export %4 : tensor<3x3xf32> in !stream.resource<external>{%c36} -> !hal.buffer_view
    return %5 : !hal.buffer_view
  }
}


// -----// IR Dump After FuseGlobals (iree-util-fuse-globals) //----- //
module {
  stream.executable private @matmul_static_dispatch_0 {
    stream.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 workgroups(%arg0: index, %arg1: index, %arg2: index) -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_dag_root %arg0, %arg1, %arg2
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @matmul_static_dispatch_0_matmul_3x3x5(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<3x5xf32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<5x3xf32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0, 0], sizes = [3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<3x5xf32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0, 0], sizes = [5, 3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x3xf32>
        %5 = flow.dispatch.tensor.load %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<3x3xf32>
        %6 = linalg.matmul ins(%3, %4 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%5 : tensor<3x3xf32>) -> tensor<3x3xf32>
        flow.dispatch.tensor.store %6, %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : tensor<3x3xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        return
      }
    }
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c60 = arith.constant 60 : index
    %c36 = arith.constant 36 : index
    %c0 = arith.constant 0 : index
    %c3 = arith.constant 3 : index
    %c1 = arith.constant 1 : index
    %c553648160_i32 = arith.constant 553648160 : i32
    %c1_i32 = arith.constant 1 : i32
    %c5 = arith.constant 5 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32> in !stream.resource<external>{%c60}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32> in !stream.resource<external>{%c60}
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %2 = stream.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32> in !stream.resource<external>{%c36}
    %3 = stream.cmd.execute with(%0 as %arg3: !stream.resource<external>{%c60}, %1 as %arg4: !stream.resource<external>{%c60}, %2 as %arg5: !stream.resource<external>{%c36}) {
      stream.cmd.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1] {
        ro %arg3[%c0 for %c60] : !stream.resource<external>{%c60},
        ro %arg4[%c0 for %c60] : !stream.resource<external>{%c60},
        rw %arg5[%c0 for %c36] : !stream.resource<external>{%c36}
      }
    } => !stream.timepoint
    %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c36}
    %5 = stream.tensor.export %4 : tensor<3x3xf32> in !stream.resource<external>{%c36} -> !hal.buffer_view
    return %5 : !hal.buffer_view
  }
}


// -----// IR Dump After IPO (iree-util-ipo) //----- //
module {
  stream.executable private @matmul_static_dispatch_0 {
    stream.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 workgroups(%arg0: index, %arg1: index, %arg2: index) -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_dag_root %arg0, %arg1, %arg2
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @matmul_static_dispatch_0_matmul_3x3x5(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<3x5xf32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<5x3xf32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0, 0], sizes = [3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<3x5xf32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0, 0], sizes = [5, 3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x3xf32>
        %5 = flow.dispatch.tensor.load %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<3x3xf32>
        %6 = linalg.matmul ins(%3, %4 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%5 : tensor<3x3xf32>) -> tensor<3x3xf32>
        flow.dispatch.tensor.store %6, %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : tensor<3x3xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        return
      }
    }
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c60 = arith.constant 60 : index
    %c36 = arith.constant 36 : index
    %c0 = arith.constant 0 : index
    %c3 = arith.constant 3 : index
    %c1 = arith.constant 1 : index
    %c553648160_i32 = arith.constant 553648160 : i32
    %c1_i32 = arith.constant 1 : i32
    %c5 = arith.constant 5 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32> in !stream.resource<external>{%c60}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32> in !stream.resource<external>{%c60}
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %2 = stream.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32> in !stream.resource<external>{%c36}
    %3 = stream.cmd.execute with(%0 as %arg3: !stream.resource<external>{%c60}, %1 as %arg4: !stream.resource<external>{%c60}, %2 as %arg5: !stream.resource<external>{%c36}) {
      stream.cmd.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1] {
        ro %arg3[%c0 for %c60] : !stream.resource<external>{%c60},
        ro %arg4[%c0 for %c60] : !stream.resource<external>{%c60},
        rw %arg5[%c0 for %c36] : !stream.resource<external>{%c36}
      }
    } => !stream.timepoint
    %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c36}
    %5 = stream.tensor.export %4 : tensor<3x3xf32> in !stream.resource<external>{%c36} -> !hal.buffer_view
    return %5 : !hal.buffer_view
  }
}


// -----// IR Dump After SCFToControlFlow (convert-scf-to-cf) //----- //
func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c60 = arith.constant 60 : index
  %c36 = arith.constant 36 : index
  %c0 = arith.constant 0 : index
  %c3 = arith.constant 3 : index
  %c1 = arith.constant 1 : index
  %c553648160_i32 = arith.constant 553648160 : i32
  %c1_i32 = arith.constant 1 : i32
  %c5 = arith.constant 5 : index
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
  %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32> in !stream.resource<external>{%c60}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32> in !stream.resource<external>{%c60}
  hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %2 = stream.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32> in !stream.resource<external>{%c36}
  %3 = stream.cmd.execute with(%0 as %arg3: !stream.resource<external>{%c60}, %1 as %arg4: !stream.resource<external>{%c60}, %2 as %arg5: !stream.resource<external>{%c36}) {
    stream.cmd.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1] {
      ro %arg3[%c0 for %c60] : !stream.resource<external>{%c60},
      ro %arg4[%c0 for %c60] : !stream.resource<external>{%c60},
      rw %arg5[%c0 for %c36] : !stream.resource<external>{%c36}
    }
  } => !stream.timepoint
  %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c36}
  %5 = stream.tensor.export %4 : tensor<3x3xf32> in !stream.resource<external>{%c36} -> !hal.buffer_view
  return %5 : !hal.buffer_view
}

// -----// IR Dump After Canonicalizer (canonicalize) //----- //
func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c60 = arith.constant 60 : index
  %c36 = arith.constant 36 : index
  %c0 = arith.constant 0 : index
  %c3 = arith.constant 3 : index
  %c1 = arith.constant 1 : index
  %c553648160_i32 = arith.constant 553648160 : i32
  %c1_i32 = arith.constant 1 : i32
  %c5 = arith.constant 5 : index
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
  %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32> in !stream.resource<external>{%c60}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32> in !stream.resource<external>{%c60}
  hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %2 = stream.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32> in !stream.resource<external>{%c36}
  %3 = stream.cmd.execute with(%0 as %arg3: !stream.resource<external>{%c60}, %1 as %arg4: !stream.resource<external>{%c60}, %2 as %arg5: !stream.resource<external>{%c36}) {
    stream.cmd.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1] {
      ro %arg3[%c0 for %c60] : !stream.resource<external>{%c60},
      ro %arg4[%c0 for %c60] : !stream.resource<external>{%c60},
      rw %arg5[%c0 for %c36] : !stream.resource<external>{%c36}
    }
  } => !stream.timepoint
  %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c36}
  %5 = stream.tensor.export %4 : tensor<3x3xf32> in !stream.resource<external>{%c36} -> !hal.buffer_view
  return %5 : !hal.buffer_view
}

// -----// IR Dump After CSE (cse) //----- //
func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c60 = arith.constant 60 : index
  %c36 = arith.constant 36 : index
  %c0 = arith.constant 0 : index
  %c3 = arith.constant 3 : index
  %c1 = arith.constant 1 : index
  %c553648160_i32 = arith.constant 553648160 : i32
  %c1_i32 = arith.constant 1 : i32
  %c5 = arith.constant 5 : index
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
  %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32> in !stream.resource<external>{%c60}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32> in !stream.resource<external>{%c60}
  hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %2 = stream.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32> in !stream.resource<external>{%c36}
  %3 = stream.cmd.execute with(%0 as %arg3: !stream.resource<external>{%c60}, %1 as %arg4: !stream.resource<external>{%c60}, %2 as %arg5: !stream.resource<external>{%c36}) {
    stream.cmd.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1] {
      ro %arg3[%c0 for %c60] : !stream.resource<external>{%c60},
      ro %arg4[%c0 for %c60] : !stream.resource<external>{%c60},
      rw %arg5[%c0 for %c36] : !stream.resource<external>{%c36}
    }
  } => !stream.timepoint
  %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c36}
  %5 = stream.tensor.export %4 : tensor<3x3xf32> in !stream.resource<external>{%c36} -> !hal.buffer_view
  return %5 : !hal.buffer_view
}

// -----// IR Dump After SimplifyGlobalAccesses (iree-util-simplify-global-accesses) //----- //
func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c60 = arith.constant 60 : index
  %c36 = arith.constant 36 : index
  %c0 = arith.constant 0 : index
  %c3 = arith.constant 3 : index
  %c1 = arith.constant 1 : index
  %c553648160_i32 = arith.constant 553648160 : i32
  %c1_i32 = arith.constant 1 : i32
  %c5 = arith.constant 5 : index
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
  %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32> in !stream.resource<external>{%c60}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32> in !stream.resource<external>{%c60}
  hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %2 = stream.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32> in !stream.resource<external>{%c36}
  %3 = stream.cmd.execute with(%0 as %arg3: !stream.resource<external>{%c60}, %1 as %arg4: !stream.resource<external>{%c60}, %2 as %arg5: !stream.resource<external>{%c36}) {
    stream.cmd.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1] {
      ro %arg3[%c0 for %c60] : !stream.resource<external>{%c60},
      ro %arg4[%c0 for %c60] : !stream.resource<external>{%c60},
      rw %arg5[%c0 for %c36] : !stream.resource<external>{%c36}
    }
  } => !stream.timepoint
  %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c36}
  %5 = stream.tensor.export %4 : tensor<3x3xf32> in !stream.resource<external>{%c36} -> !hal.buffer_view
  return %5 : !hal.buffer_view
}

// -----// IR Dump After ApplyPatterns (iree-util-apply-patterns) //----- //
module attributes {iree.fixedpoint.iteration = 0 : index} {
  stream.executable private @matmul_static_dispatch_0 {
    stream.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 workgroups(%arg0: index, %arg1: index, %arg2: index) -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_dag_root %arg0, %arg1, %arg2
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @matmul_static_dispatch_0_matmul_3x3x5(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<3x5xf32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<5x3xf32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0, 0], sizes = [3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<3x5xf32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0, 0], sizes = [5, 3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x3xf32>
        %5 = flow.dispatch.tensor.load %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<3x3xf32>
        %6 = linalg.matmul ins(%3, %4 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%5 : tensor<3x3xf32>) -> tensor<3x3xf32>
        flow.dispatch.tensor.store %6, %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : tensor<3x3xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        return
      }
    }
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c60 = arith.constant 60 : index
    %c36 = arith.constant 36 : index
    %c0 = arith.constant 0 : index
    %c3 = arith.constant 3 : index
    %c1 = arith.constant 1 : index
    %c553648160_i32 = arith.constant 553648160 : i32
    %c1_i32 = arith.constant 1 : i32
    %c5 = arith.constant 5 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32> in !stream.resource<external>{%c60}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32> in !stream.resource<external>{%c60}
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %2 = stream.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32> in !stream.resource<external>{%c36}
    %3 = stream.cmd.execute with(%0 as %arg3: !stream.resource<external>{%c60}, %1 as %arg4: !stream.resource<external>{%c60}, %2 as %arg5: !stream.resource<external>{%c36}) {
      stream.cmd.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1] {
        ro %arg3[%c0 for %c60] : !stream.resource<external>{%c60},
        ro %arg4[%c0 for %c60] : !stream.resource<external>{%c60},
        rw %arg5[%c0 for %c36] : !stream.resource<external>{%c36}
      }
    } => !stream.timepoint
    %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c36}
    %5 = stream.tensor.export %4 : tensor<3x3xf32> in !stream.resource<external>{%c36} -> !hal.buffer_view
    return %5 : !hal.buffer_view
  }
}


// -----// IR Dump After FoldGlobals (iree-util-fold-globals) //----- //
module attributes {iree.fixedpoint.iteration = 0 : index} {
  stream.executable private @matmul_static_dispatch_0 {
    stream.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 workgroups(%arg0: index, %arg1: index, %arg2: index) -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_dag_root %arg0, %arg1, %arg2
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @matmul_static_dispatch_0_matmul_3x3x5(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<3x5xf32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<5x3xf32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0, 0], sizes = [3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<3x5xf32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0, 0], sizes = [5, 3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x3xf32>
        %5 = flow.dispatch.tensor.load %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<3x3xf32>
        %6 = linalg.matmul ins(%3, %4 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%5 : tensor<3x3xf32>) -> tensor<3x3xf32>
        flow.dispatch.tensor.store %6, %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : tensor<3x3xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        return
      }
    }
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c60 = arith.constant 60 : index
    %c36 = arith.constant 36 : index
    %c0 = arith.constant 0 : index
    %c3 = arith.constant 3 : index
    %c1 = arith.constant 1 : index
    %c553648160_i32 = arith.constant 553648160 : i32
    %c1_i32 = arith.constant 1 : i32
    %c5 = arith.constant 5 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32> in !stream.resource<external>{%c60}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32> in !stream.resource<external>{%c60}
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %2 = stream.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32> in !stream.resource<external>{%c36}
    %3 = stream.cmd.execute with(%0 as %arg3: !stream.resource<external>{%c60}, %1 as %arg4: !stream.resource<external>{%c60}, %2 as %arg5: !stream.resource<external>{%c36}) {
      stream.cmd.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1] {
        ro %arg3[%c0 for %c60] : !stream.resource<external>{%c60},
        ro %arg4[%c0 for %c60] : !stream.resource<external>{%c60},
        rw %arg5[%c0 for %c36] : !stream.resource<external>{%c36}
      }
    } => !stream.timepoint
    %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c36}
    %5 = stream.tensor.export %4 : tensor<3x3xf32> in !stream.resource<external>{%c36} -> !hal.buffer_view
    return %5 : !hal.buffer_view
  }
}


// -----// IR Dump After FuseGlobals (iree-util-fuse-globals) //----- //
module attributes {iree.fixedpoint.iteration = 0 : index} {
  stream.executable private @matmul_static_dispatch_0 {
    stream.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 workgroups(%arg0: index, %arg1: index, %arg2: index) -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_dag_root %arg0, %arg1, %arg2
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @matmul_static_dispatch_0_matmul_3x3x5(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<3x5xf32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<5x3xf32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0, 0], sizes = [3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<3x5xf32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0, 0], sizes = [5, 3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x3xf32>
        %5 = flow.dispatch.tensor.load %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<3x3xf32>
        %6 = linalg.matmul ins(%3, %4 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%5 : tensor<3x3xf32>) -> tensor<3x3xf32>
        flow.dispatch.tensor.store %6, %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : tensor<3x3xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        return
      }
    }
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c60 = arith.constant 60 : index
    %c36 = arith.constant 36 : index
    %c0 = arith.constant 0 : index
    %c3 = arith.constant 3 : index
    %c1 = arith.constant 1 : index
    %c553648160_i32 = arith.constant 553648160 : i32
    %c1_i32 = arith.constant 1 : i32
    %c5 = arith.constant 5 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32> in !stream.resource<external>{%c60}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32> in !stream.resource<external>{%c60}
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %2 = stream.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32> in !stream.resource<external>{%c36}
    %3 = stream.cmd.execute with(%0 as %arg3: !stream.resource<external>{%c60}, %1 as %arg4: !stream.resource<external>{%c60}, %2 as %arg5: !stream.resource<external>{%c36}) {
      stream.cmd.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1] {
        ro %arg3[%c0 for %c60] : !stream.resource<external>{%c60},
        ro %arg4[%c0 for %c60] : !stream.resource<external>{%c60},
        rw %arg5[%c0 for %c36] : !stream.resource<external>{%c36}
      }
    } => !stream.timepoint
    %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c36}
    %5 = stream.tensor.export %4 : tensor<3x3xf32> in !stream.resource<external>{%c36} -> !hal.buffer_view
    return %5 : !hal.buffer_view
  }
}


// -----// IR Dump After IPO (iree-util-ipo) //----- //
module attributes {iree.fixedpoint.iteration = 0 : index} {
  stream.executable private @matmul_static_dispatch_0 {
    stream.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 workgroups(%arg0: index, %arg1: index, %arg2: index) -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_dag_root %arg0, %arg1, %arg2
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @matmul_static_dispatch_0_matmul_3x3x5(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<3x5xf32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<5x3xf32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0, 0], sizes = [3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<3x5xf32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0, 0], sizes = [5, 3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x3xf32>
        %5 = flow.dispatch.tensor.load %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<3x3xf32>
        %6 = linalg.matmul ins(%3, %4 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%5 : tensor<3x3xf32>) -> tensor<3x3xf32>
        flow.dispatch.tensor.store %6, %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : tensor<3x3xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        return
      }
    }
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c60 = arith.constant 60 : index
    %c36 = arith.constant 36 : index
    %c0 = arith.constant 0 : index
    %c3 = arith.constant 3 : index
    %c1 = arith.constant 1 : index
    %c553648160_i32 = arith.constant 553648160 : i32
    %c1_i32 = arith.constant 1 : i32
    %c5 = arith.constant 5 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32> in !stream.resource<external>{%c60}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32> in !stream.resource<external>{%c60}
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %2 = stream.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32> in !stream.resource<external>{%c36}
    %3 = stream.cmd.execute with(%0 as %arg3: !stream.resource<external>{%c60}, %1 as %arg4: !stream.resource<external>{%c60}, %2 as %arg5: !stream.resource<external>{%c36}) {
      stream.cmd.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1] {
        ro %arg3[%c0 for %c60] : !stream.resource<external>{%c60},
        ro %arg4[%c0 for %c60] : !stream.resource<external>{%c60},
        rw %arg5[%c0 for %c36] : !stream.resource<external>{%c36}
      }
    } => !stream.timepoint
    %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c36}
    %5 = stream.tensor.export %4 : tensor<3x3xf32> in !stream.resource<external>{%c36} -> !hal.buffer_view
    return %5 : !hal.buffer_view
  }
}


// -----// IR Dump After ElideTimepoints (iree-stream-elide-timepoints) //----- //
module attributes {iree.fixedpoint.iteration = 0 : index} {
  stream.executable private @matmul_static_dispatch_0 {
    stream.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 workgroups(%arg0: index, %arg1: index, %arg2: index) -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_dag_root %arg0, %arg1, %arg2
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @matmul_static_dispatch_0_matmul_3x3x5(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<3x5xf32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<5x3xf32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0, 0], sizes = [3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<3x5xf32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0, 0], sizes = [5, 3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x3xf32>
        %5 = flow.dispatch.tensor.load %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<3x3xf32>
        %6 = linalg.matmul ins(%3, %4 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%5 : tensor<3x3xf32>) -> tensor<3x3xf32>
        flow.dispatch.tensor.store %6, %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : tensor<3x3xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        return
      }
    }
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c60 = arith.constant 60 : index
    %c36 = arith.constant 36 : index
    %c0 = arith.constant 0 : index
    %c3 = arith.constant 3 : index
    %c1 = arith.constant 1 : index
    %c553648160_i32 = arith.constant 553648160 : i32
    %c1_i32 = arith.constant 1 : i32
    %c5 = arith.constant 5 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32> in !stream.resource<external>{%c60}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32> in !stream.resource<external>{%c60}
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %2 = stream.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32> in !stream.resource<external>{%c36}
    %3 = stream.cmd.execute with(%0 as %arg3: !stream.resource<external>{%c60}, %1 as %arg4: !stream.resource<external>{%c60}, %2 as %arg5: !stream.resource<external>{%c36}) {
      stream.cmd.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1] {
        ro %arg3[%c0 for %c60] : !stream.resource<external>{%c60},
        ro %arg4[%c0 for %c60] : !stream.resource<external>{%c60},
        rw %arg5[%c0 for %c36] : !stream.resource<external>{%c36}
      }
    } => !stream.timepoint
    %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c36}
    %5 = stream.tensor.export %4 : tensor<3x3xf32> in !stream.resource<external>{%c36} -> !hal.buffer_view
    return %5 : !hal.buffer_view
  }
}


// -----// IR Dump After FixedPointIterator (iree-util-fixed-point-iterator) //----- //
module {
  stream.executable private @matmul_static_dispatch_0 {
    stream.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 workgroups(%arg0: index, %arg1: index, %arg2: index) -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_dag_root %arg0, %arg1, %arg2
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @matmul_static_dispatch_0_matmul_3x3x5(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<3x5xf32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<5x3xf32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0, 0], sizes = [3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<3x5xf32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0, 0], sizes = [5, 3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x3xf32>
        %5 = flow.dispatch.tensor.load %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<3x3xf32>
        %6 = linalg.matmul ins(%3, %4 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%5 : tensor<3x3xf32>) -> tensor<3x3xf32>
        flow.dispatch.tensor.store %6, %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : tensor<3x3xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        return
      }
    }
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c60 = arith.constant 60 : index
    %c36 = arith.constant 36 : index
    %c0 = arith.constant 0 : index
    %c3 = arith.constant 3 : index
    %c1 = arith.constant 1 : index
    %c553648160_i32 = arith.constant 553648160 : i32
    %c1_i32 = arith.constant 1 : i32
    %c5 = arith.constant 5 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32> in !stream.resource<external>{%c60}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32> in !stream.resource<external>{%c60}
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %2 = stream.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32> in !stream.resource<external>{%c36}
    %3 = stream.cmd.execute with(%0 as %arg3: !stream.resource<external>{%c60}, %1 as %arg4: !stream.resource<external>{%c60}, %2 as %arg5: !stream.resource<external>{%c36}) {
      stream.cmd.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1] {
        ro %arg3[%c0 for %c60] : !stream.resource<external>{%c60},
        ro %arg4[%c0 for %c60] : !stream.resource<external>{%c60},
        rw %arg5[%c0 for %c36] : !stream.resource<external>{%c36}
      }
    } => !stream.timepoint
    %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c36}
    %5 = stream.tensor.export %4 : tensor<3x3xf32> in !stream.resource<external>{%c36} -> !hal.buffer_view
    return %5 : !hal.buffer_view
  }
}


// -----// IR Dump After FuseDispatchBindings (iree-stream-fuse-dispatch-bindings) //----- //
module {
  stream.executable private @matmul_static_dispatch_0 {
    stream.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 workgroups(%arg0: index, %arg1: index, %arg2: index) -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_dag_root %arg0, %arg1, %arg2
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @matmul_static_dispatch_0_matmul_3x3x5(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding, %arg3: index, %arg4: index, %arg5: index) {
        %c0 = arith.constant 0 : index
        %0 = arith.addi %c0, %arg3 : index
        %1 = stream.binding.subspan %arg0[%0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<3x5xf32>>
        %2 = arith.addi %c0, %arg4 : index
        %3 = stream.binding.subspan %arg1[%2] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<5x3xf32>>
        %4 = arith.addi %c0, %arg5 : index
        %5 = stream.binding.subspan %arg2[%4] : !stream.binding -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        %6 = flow.dispatch.tensor.load %1, offsets = [0, 0], sizes = [3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<3x5xf32>
        %7 = flow.dispatch.tensor.load %3, offsets = [0, 0], sizes = [5, 3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x3xf32>
        %8 = flow.dispatch.tensor.load %5, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<3x3xf32>
        %9 = linalg.matmul ins(%6, %7 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%8 : tensor<3x3xf32>) -> tensor<3x3xf32>
        flow.dispatch.tensor.store %9, %5, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : tensor<3x3xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        return
      }
    }
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c60 = arith.constant 60 : index
    %c36 = arith.constant 36 : index
    %c0 = arith.constant 0 : index
    %c3 = arith.constant 3 : index
    %c1 = arith.constant 1 : index
    %c553648160_i32 = arith.constant 553648160 : i32
    %c1_i32 = arith.constant 1 : i32
    %c5 = arith.constant 5 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32> in !stream.resource<external>{%c60}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32> in !stream.resource<external>{%c60}
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %2 = stream.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32> in !stream.resource<external>{%c36}
    %c0_0 = arith.constant 0 : index
    %3 = stream.cmd.execute with(%0 as %arg3: !stream.resource<external>{%c60}, %1 as %arg4: !stream.resource<external>{%c60}, %2 as %arg5: !stream.resource<external>{%c36}) {
      stream.cmd.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1](%c0, %c0, %c0 : index, index, index) {
        ro %arg3[%c0_0 for %c60] : !stream.resource<external>{%c60},
        ro %arg4[%c0_0 for %c60] : !stream.resource<external>{%c60},
        rw %arg5[%c0_0 for %c36] : !stream.resource<external>{%c36}
      }
    } => !stream.timepoint
    %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c36}
    %5 = stream.tensor.export %4 : tensor<3x3xf32> in !stream.resource<external>{%c36} -> !hal.buffer_view
    return %5 : !hal.buffer_view
  }
}


// -----// IR Dump After PackDispatchOperands (iree-stream-pack-dispatch-operands) //----- //
module {
  stream.executable private @matmul_static_dispatch_0 {
    stream.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 workgroups(%arg0: index, %arg1: index, %arg2: index) -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_dag_root %arg0, %arg1, %arg2
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @matmul_static_dispatch_0_matmul_3x3x5(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding, %arg3: i32, %arg4: i32, %arg5: i32) {
        %0 = arith.index_castui %arg3 : i32 to index
        %1 = arith.index_castui %arg4 : i32 to index
        %2 = arith.index_castui %arg5 : i32 to index
        %c0 = arith.constant 0 : index
        %3 = arith.addi %c0, %0 : index
        %4 = stream.binding.subspan %arg0[%3] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<3x5xf32>>
        %5 = arith.addi %c0, %1 : index
        %6 = stream.binding.subspan %arg1[%5] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<5x3xf32>>
        %7 = arith.addi %c0, %2 : index
        %8 = stream.binding.subspan %arg2[%7] : !stream.binding -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        %9 = flow.dispatch.tensor.load %4, offsets = [0, 0], sizes = [3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<3x5xf32>
        %10 = flow.dispatch.tensor.load %6, offsets = [0, 0], sizes = [5, 3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x3xf32>
        %11 = flow.dispatch.tensor.load %8, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<3x3xf32>
        %12 = linalg.matmul ins(%9, %10 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%11 : tensor<3x3xf32>) -> tensor<3x3xf32>
        flow.dispatch.tensor.store %12, %8, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : tensor<3x3xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        return
      }
    }
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c60 = arith.constant 60 : index
    %c36 = arith.constant 36 : index
    %c0 = arith.constant 0 : index
    %c3 = arith.constant 3 : index
    %c1 = arith.constant 1 : index
    %c553648160_i32 = arith.constant 553648160 : i32
    %c1_i32 = arith.constant 1 : i32
    %c5 = arith.constant 5 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32> in !stream.resource<external>{%c60}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32> in !stream.resource<external>{%c60}
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %2 = stream.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32> in !stream.resource<external>{%c36}
    %c0_0 = arith.constant 0 : index
    %c0_i32 = arith.constant 0 : i32
    %c0_i32_1 = arith.constant 0 : i32
    %c0_i32_2 = arith.constant 0 : i32
    %3 = stream.cmd.execute with(%0 as %arg3: !stream.resource<external>{%c60}, %1 as %arg4: !stream.resource<external>{%c60}, %2 as %arg5: !stream.resource<external>{%c36}) {
      stream.cmd.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1](%c0_i32, %c0_i32_1, %c0_i32_2 : i32, i32, i32) {
        ro %arg3[%c0_0 for %c60] : !stream.resource<external>{%c60},
        ro %arg4[%c0_0 for %c60] : !stream.resource<external>{%c60},
        rw %arg5[%c0_0 for %c36] : !stream.resource<external>{%c36}
      }
    } => !stream.timepoint
    %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c36}
    %5 = stream.tensor.export %4 : tensor<3x3xf32> in !stream.resource<external>{%c36} -> !hal.buffer_view
    return %5 : !hal.buffer_view
  }
}


// -----// IR Dump After CSE (cse) //----- //
module {
  stream.executable private @matmul_static_dispatch_0 {
    stream.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 workgroups(%arg0: index, %arg1: index, %arg2: index) -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_dag_root %arg0, %arg1, %arg2
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @matmul_static_dispatch_0_matmul_3x3x5(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding, %arg3: i32, %arg4: i32, %arg5: i32) {
        %0 = arith.index_castui %arg3 : i32 to index
        %1 = arith.index_castui %arg4 : i32 to index
        %2 = arith.index_castui %arg5 : i32 to index
        %c0 = arith.constant 0 : index
        %3 = arith.addi %c0, %0 : index
        %4 = stream.binding.subspan %arg0[%3] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<3x5xf32>>
        %5 = arith.addi %c0, %1 : index
        %6 = stream.binding.subspan %arg1[%5] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<5x3xf32>>
        %7 = arith.addi %c0, %2 : index
        %8 = stream.binding.subspan %arg2[%7] : !stream.binding -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        %9 = flow.dispatch.tensor.load %4, offsets = [0, 0], sizes = [3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<3x5xf32>
        %10 = flow.dispatch.tensor.load %6, offsets = [0, 0], sizes = [5, 3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x3xf32>
        %11 = flow.dispatch.tensor.load %8, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<3x3xf32>
        %12 = linalg.matmul ins(%9, %10 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%11 : tensor<3x3xf32>) -> tensor<3x3xf32>
        flow.dispatch.tensor.store %12, %8, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : tensor<3x3xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        return
      }
    }
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c60 = arith.constant 60 : index
    %c36 = arith.constant 36 : index
    %c3 = arith.constant 3 : index
    %c1 = arith.constant 1 : index
    %c553648160_i32 = arith.constant 553648160 : i32
    %c1_i32 = arith.constant 1 : i32
    %c5 = arith.constant 5 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32> in !stream.resource<external>{%c60}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32> in !stream.resource<external>{%c60}
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %2 = stream.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32> in !stream.resource<external>{%c36}
    %c0 = arith.constant 0 : index
    %c0_i32 = arith.constant 0 : i32
    %3 = stream.cmd.execute with(%0 as %arg3: !stream.resource<external>{%c60}, %1 as %arg4: !stream.resource<external>{%c60}, %2 as %arg5: !stream.resource<external>{%c36}) {
      stream.cmd.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1](%c0_i32, %c0_i32, %c0_i32 : i32, i32, i32) {
        ro %arg3[%c0 for %c60] : !stream.resource<external>{%c60},
        ro %arg4[%c0 for %c60] : !stream.resource<external>{%c60},
        rw %arg5[%c0 for %c36] : !stream.resource<external>{%c36}
      }
    } => !stream.timepoint
    %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c36}
    %5 = stream.tensor.export %4 : tensor<3x3xf32> in !stream.resource<external>{%c36} -> !hal.buffer_view
    return %5 : !hal.buffer_view
  }
}


// -----// IR Dump After FoldUniformOperands (iree-stream-fold-uniform-operands) //----- //
module {
  stream.executable private @matmul_static_dispatch_0 {
    stream.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 workgroups(%arg0: index, %arg1: index, %arg2: index) -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_dag_root %arg0, %arg1, %arg2
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @matmul_static_dispatch_0_matmul_3x3x5(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0_i32 = arith.constant 0 : i32
        %0 = arith.index_castui %c0_i32 : i32 to index
        %1 = arith.index_castui %c0_i32 : i32 to index
        %2 = arith.index_castui %c0_i32 : i32 to index
        %c0 = arith.constant 0 : index
        %3 = arith.addi %c0, %0 : index
        %4 = stream.binding.subspan %arg0[%3] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<3x5xf32>>
        %5 = arith.addi %c0, %1 : index
        %6 = stream.binding.subspan %arg1[%5] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<5x3xf32>>
        %7 = arith.addi %c0, %2 : index
        %8 = stream.binding.subspan %arg2[%7] : !stream.binding -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        %9 = flow.dispatch.tensor.load %4, offsets = [0, 0], sizes = [3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<3x5xf32>
        %10 = flow.dispatch.tensor.load %6, offsets = [0, 0], sizes = [5, 3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x3xf32>
        %11 = flow.dispatch.tensor.load %8, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<3x3xf32>
        %12 = linalg.matmul ins(%9, %10 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%11 : tensor<3x3xf32>) -> tensor<3x3xf32>
        flow.dispatch.tensor.store %12, %8, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : tensor<3x3xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        return
      }
    }
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c60 = arith.constant 60 : index
    %c36 = arith.constant 36 : index
    %c3 = arith.constant 3 : index
    %c1 = arith.constant 1 : index
    %c553648160_i32 = arith.constant 553648160 : i32
    %c1_i32 = arith.constant 1 : i32
    %c5 = arith.constant 5 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32> in !stream.resource<external>{%c60}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32> in !stream.resource<external>{%c60}
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %2 = stream.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32> in !stream.resource<external>{%c36}
    %c0 = arith.constant 0 : index
    %c0_i32 = arith.constant 0 : i32
    %3 = stream.cmd.execute with(%0 as %arg3: !stream.resource<external>{%c60}, %1 as %arg4: !stream.resource<external>{%c60}, %2 as %arg5: !stream.resource<external>{%c36}) {
      stream.cmd.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1] {
        ro %arg3[%c0 for %c60] : !stream.resource<external>{%c60},
        ro %arg4[%c0 for %c60] : !stream.resource<external>{%c60},
        rw %arg5[%c0 for %c36] : !stream.resource<external>{%c36}
      }
    } => !stream.timepoint
    %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c36}
    %5 = stream.tensor.export %4 : tensor<3x3xf32> in !stream.resource<external>{%c36} -> !hal.buffer_view
    return %5 : !hal.buffer_view
  }
}


// -----// IR Dump After AnnotateDispatchArguments (iree-stream-annotate-dispatch-arguments) //----- //
module {
  stream.executable private @matmul_static_dispatch_0 {
    stream.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 workgroups(%arg0: index, %arg1: index, %arg2: index) -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_dag_root %arg0, %arg1, %arg2
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @matmul_static_dispatch_0_matmul_3x3x5(%arg0: !stream.binding {stream.alignment = 64 : index}, %arg1: !stream.binding {stream.alignment = 64 : index}, %arg2: !stream.binding {stream.alignment = 64 : index}) {
        %c0_i32 = arith.constant 0 : i32
        %0 = arith.index_castui %c0_i32 : i32 to index
        %1 = arith.index_castui %c0_i32 : i32 to index
        %2 = arith.index_castui %c0_i32 : i32 to index
        %c0 = arith.constant 0 : index
        %3 = arith.addi %c0, %0 : index
        %4 = stream.binding.subspan %arg0[%3] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<3x5xf32>>
        %5 = arith.addi %c0, %1 : index
        %6 = stream.binding.subspan %arg1[%5] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<5x3xf32>>
        %7 = arith.addi %c0, %2 : index
        %8 = stream.binding.subspan %arg2[%7] : !stream.binding -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        %9 = flow.dispatch.tensor.load %4, offsets = [0, 0], sizes = [3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<3x5xf32>
        %10 = flow.dispatch.tensor.load %6, offsets = [0, 0], sizes = [5, 3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x3xf32>
        %11 = flow.dispatch.tensor.load %8, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<3x3xf32>
        %12 = linalg.matmul ins(%9, %10 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%11 : tensor<3x3xf32>) -> tensor<3x3xf32>
        flow.dispatch.tensor.store %12, %8, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : tensor<3x3xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        return
      }
    }
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c60 = arith.constant 60 : index
    %c36 = arith.constant 36 : index
    %c3 = arith.constant 3 : index
    %c1 = arith.constant 1 : index
    %c553648160_i32 = arith.constant 553648160 : i32
    %c1_i32 = arith.constant 1 : i32
    %c5 = arith.constant 5 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32> in !stream.resource<external>{%c60}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32> in !stream.resource<external>{%c60}
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %2 = stream.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32> in !stream.resource<external>{%c36}
    %c0 = arith.constant 0 : index
    %c0_i32 = arith.constant 0 : i32
    %3 = stream.cmd.execute with(%0 as %arg3: !stream.resource<external>{%c60}, %1 as %arg4: !stream.resource<external>{%c60}, %2 as %arg5: !stream.resource<external>{%c36}) {
      stream.cmd.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1] {
        ro %arg3[%c0 for %c60] : !stream.resource<external>{%c60},
        ro %arg4[%c0 for %c60] : !stream.resource<external>{%c60},
        rw %arg5[%c0 for %c36] : !stream.resource<external>{%c36}
      }
    } => !stream.timepoint
    %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c36}
    %5 = stream.tensor.export %4 : tensor<3x3xf32> in !stream.resource<external>{%c36} -> !hal.buffer_view
    return %5 : !hal.buffer_view
  }
}


// -----// IR Dump After MemoizeChannels (iree-stream-memoize-channels) //----- //
module {
  stream.executable private @matmul_static_dispatch_0 {
    stream.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 workgroups(%arg0: index, %arg1: index, %arg2: index) -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_dag_root %arg0, %arg1, %arg2
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @matmul_static_dispatch_0_matmul_3x3x5(%arg0: !stream.binding {stream.alignment = 64 : index}, %arg1: !stream.binding {stream.alignment = 64 : index}, %arg2: !stream.binding {stream.alignment = 64 : index}) {
        %c0_i32 = arith.constant 0 : i32
        %0 = arith.index_castui %c0_i32 : i32 to index
        %1 = arith.index_castui %c0_i32 : i32 to index
        %2 = arith.index_castui %c0_i32 : i32 to index
        %c0 = arith.constant 0 : index
        %3 = arith.addi %c0, %0 : index
        %4 = stream.binding.subspan %arg0[%3] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<3x5xf32>>
        %5 = arith.addi %c0, %1 : index
        %6 = stream.binding.subspan %arg1[%5] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<5x3xf32>>
        %7 = arith.addi %c0, %2 : index
        %8 = stream.binding.subspan %arg2[%7] : !stream.binding -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        %9 = flow.dispatch.tensor.load %4, offsets = [0, 0], sizes = [3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<3x5xf32>
        %10 = flow.dispatch.tensor.load %6, offsets = [0, 0], sizes = [5, 3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x3xf32>
        %11 = flow.dispatch.tensor.load %8, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<3x3xf32>
        %12 = linalg.matmul ins(%9, %10 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%11 : tensor<3x3xf32>) -> tensor<3x3xf32>
        flow.dispatch.tensor.store %12, %8, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : tensor<3x3xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        return
      }
    }
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c60 = arith.constant 60 : index
    %c36 = arith.constant 36 : index
    %c3 = arith.constant 3 : index
    %c1 = arith.constant 1 : index
    %c553648160_i32 = arith.constant 553648160 : i32
    %c1_i32 = arith.constant 1 : i32
    %c5 = arith.constant 5 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32> in !stream.resource<external>{%c60}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32> in !stream.resource<external>{%c60}
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %2 = stream.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32> in !stream.resource<external>{%c36}
    %c0 = arith.constant 0 : index
    %c0_i32 = arith.constant 0 : i32
    %3 = stream.cmd.execute with(%0 as %arg3: !stream.resource<external>{%c60}, %1 as %arg4: !stream.resource<external>{%c60}, %2 as %arg5: !stream.resource<external>{%c36}) {
      stream.cmd.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1] {
        ro %arg3[%c0 for %c60] : !stream.resource<external>{%c60},
        ro %arg4[%c0 for %c60] : !stream.resource<external>{%c60},
        rw %arg5[%c0 for %c36] : !stream.resource<external>{%c36}
      }
    } => !stream.timepoint
    %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c36}
    %5 = stream.tensor.export %4 : tensor<3x3xf32> in !stream.resource<external>{%c36} -> !hal.buffer_view
    return %5 : !hal.buffer_view
  }
}


// -----// IR Dump After Canonicalizer (canonicalize) //----- //
func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c0 = arith.constant 0 : index
  %c60 = arith.constant 60 : index
  %c36 = arith.constant 36 : index
  %c3 = arith.constant 3 : index
  %c1 = arith.constant 1 : index
  %c553648160_i32 = arith.constant 553648160 : i32
  %c1_i32 = arith.constant 1 : i32
  %c5 = arith.constant 5 : index
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
  %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32> in !stream.resource<external>{%c60}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32> in !stream.resource<external>{%c60}
  hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %2 = stream.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32> in !stream.resource<external>{%c36}
  %3 = stream.cmd.execute with(%0 as %arg3: !stream.resource<external>{%c60}, %1 as %arg4: !stream.resource<external>{%c60}, %2 as %arg5: !stream.resource<external>{%c36}) {
    stream.cmd.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1] {
      ro %arg3[%c0 for %c60] : !stream.resource<external>{%c60},
      ro %arg4[%c0 for %c60] : !stream.resource<external>{%c60},
      rw %arg5[%c0 for %c36] : !stream.resource<external>{%c36}
    }
  } => !stream.timepoint
  %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c36}
  %5 = stream.tensor.export %4 : tensor<3x3xf32> in !stream.resource<external>{%c36} -> !hal.buffer_view
  return %5 : !hal.buffer_view
}

// -----// IR Dump After CSE (cse) //----- //
func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c0 = arith.constant 0 : index
  %c60 = arith.constant 60 : index
  %c36 = arith.constant 36 : index
  %c3 = arith.constant 3 : index
  %c1 = arith.constant 1 : index
  %c553648160_i32 = arith.constant 553648160 : i32
  %c1_i32 = arith.constant 1 : i32
  %c5 = arith.constant 5 : index
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
  %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32> in !stream.resource<external>{%c60}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32> in !stream.resource<external>{%c60}
  hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %2 = stream.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32> in !stream.resource<external>{%c36}
  %3 = stream.cmd.execute with(%0 as %arg3: !stream.resource<external>{%c60}, %1 as %arg4: !stream.resource<external>{%c60}, %2 as %arg5: !stream.resource<external>{%c36}) {
    stream.cmd.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1] {
      ro %arg3[%c0 for %c60] : !stream.resource<external>{%c60},
      ro %arg4[%c0 for %c60] : !stream.resource<external>{%c60},
      rw %arg5[%c0 for %c36] : !stream.resource<external>{%c36}
    }
  } => !stream.timepoint
  %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c36}
  %5 = stream.tensor.export %4 : tensor<3x3xf32> in !stream.resource<external>{%c36} -> !hal.buffer_view
  return %5 : !hal.buffer_view
}

// -----// IR Dump After SimplifyGlobalAccesses (iree-util-simplify-global-accesses) //----- //
func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c0 = arith.constant 0 : index
  %c60 = arith.constant 60 : index
  %c36 = arith.constant 36 : index
  %c3 = arith.constant 3 : index
  %c1 = arith.constant 1 : index
  %c553648160_i32 = arith.constant 553648160 : i32
  %c1_i32 = arith.constant 1 : i32
  %c5 = arith.constant 5 : index
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
  %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32> in !stream.resource<external>{%c60}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32> in !stream.resource<external>{%c60}
  hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %2 = stream.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32> in !stream.resource<external>{%c36}
  %3 = stream.cmd.execute with(%0 as %arg3: !stream.resource<external>{%c60}, %1 as %arg4: !stream.resource<external>{%c60}, %2 as %arg5: !stream.resource<external>{%c36}) {
    stream.cmd.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1] {
      ro %arg3[%c0 for %c60] : !stream.resource<external>{%c60},
      ro %arg4[%c0 for %c60] : !stream.resource<external>{%c60},
      rw %arg5[%c0 for %c36] : !stream.resource<external>{%c36}
    }
  } => !stream.timepoint
  %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c36}
  %5 = stream.tensor.export %4 : tensor<3x3xf32> in !stream.resource<external>{%c36} -> !hal.buffer_view
  return %5 : !hal.buffer_view
}

// -----// IR Dump After ApplyPatterns (iree-util-apply-patterns) //----- //
module {
  stream.executable private @matmul_static_dispatch_0 {
    stream.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 workgroups(%arg0: index, %arg1: index, %arg2: index) -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_dag_root %arg0, %arg1, %arg2
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @matmul_static_dispatch_0_matmul_3x3x5(%arg0: !stream.binding {stream.alignment = 64 : index}, %arg1: !stream.binding {stream.alignment = 64 : index}, %arg2: !stream.binding {stream.alignment = 64 : index}) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<3x5xf32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<5x3xf32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0, 0], sizes = [3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<3x5xf32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0, 0], sizes = [5, 3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x3xf32>
        %5 = flow.dispatch.tensor.load %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<3x3xf32>
        %6 = linalg.matmul ins(%3, %4 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%5 : tensor<3x3xf32>) -> tensor<3x3xf32>
        flow.dispatch.tensor.store %6, %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : tensor<3x3xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        return
      }
    }
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c0 = arith.constant 0 : index
    %c60 = arith.constant 60 : index
    %c36 = arith.constant 36 : index
    %c3 = arith.constant 3 : index
    %c1 = arith.constant 1 : index
    %c553648160_i32 = arith.constant 553648160 : i32
    %c1_i32 = arith.constant 1 : i32
    %c5 = arith.constant 5 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32> in !stream.resource<external>{%c60}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32> in !stream.resource<external>{%c60}
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %2 = stream.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32> in !stream.resource<external>{%c36}
    %3 = stream.cmd.execute with(%0 as %arg3: !stream.resource<external>{%c60}, %1 as %arg4: !stream.resource<external>{%c60}, %2 as %arg5: !stream.resource<external>{%c36}) {
      stream.cmd.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1] {
        ro %arg3[%c0 for %c60] : !stream.resource<external>{%c60},
        ro %arg4[%c0 for %c60] : !stream.resource<external>{%c60},
        rw %arg5[%c0 for %c36] : !stream.resource<external>{%c36}
      }
    } => !stream.timepoint
    %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c36}
    %5 = stream.tensor.export %4 : tensor<3x3xf32> in !stream.resource<external>{%c36} -> !hal.buffer_view
    return %5 : !hal.buffer_view
  }
}


// -----// IR Dump After FoldGlobals (iree-util-fold-globals) //----- //
module {
  stream.executable private @matmul_static_dispatch_0 {
    stream.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 workgroups(%arg0: index, %arg1: index, %arg2: index) -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_dag_root %arg0, %arg1, %arg2
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @matmul_static_dispatch_0_matmul_3x3x5(%arg0: !stream.binding {stream.alignment = 64 : index}, %arg1: !stream.binding {stream.alignment = 64 : index}, %arg2: !stream.binding {stream.alignment = 64 : index}) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<3x5xf32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<5x3xf32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0, 0], sizes = [3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<3x5xf32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0, 0], sizes = [5, 3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x3xf32>
        %5 = flow.dispatch.tensor.load %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<3x3xf32>
        %6 = linalg.matmul ins(%3, %4 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%5 : tensor<3x3xf32>) -> tensor<3x3xf32>
        flow.dispatch.tensor.store %6, %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : tensor<3x3xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        return
      }
    }
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c0 = arith.constant 0 : index
    %c60 = arith.constant 60 : index
    %c36 = arith.constant 36 : index
    %c3 = arith.constant 3 : index
    %c1 = arith.constant 1 : index
    %c553648160_i32 = arith.constant 553648160 : i32
    %c1_i32 = arith.constant 1 : i32
    %c5 = arith.constant 5 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32> in !stream.resource<external>{%c60}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32> in !stream.resource<external>{%c60}
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %2 = stream.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32> in !stream.resource<external>{%c36}
    %3 = stream.cmd.execute with(%0 as %arg3: !stream.resource<external>{%c60}, %1 as %arg4: !stream.resource<external>{%c60}, %2 as %arg5: !stream.resource<external>{%c36}) {
      stream.cmd.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1] {
        ro %arg3[%c0 for %c60] : !stream.resource<external>{%c60},
        ro %arg4[%c0 for %c60] : !stream.resource<external>{%c60},
        rw %arg5[%c0 for %c36] : !stream.resource<external>{%c36}
      }
    } => !stream.timepoint
    %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c36}
    %5 = stream.tensor.export %4 : tensor<3x3xf32> in !stream.resource<external>{%c36} -> !hal.buffer_view
    return %5 : !hal.buffer_view
  }
}


// -----// IR Dump After FuseGlobals (iree-util-fuse-globals) //----- //
module {
  stream.executable private @matmul_static_dispatch_0 {
    stream.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 workgroups(%arg0: index, %arg1: index, %arg2: index) -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_dag_root %arg0, %arg1, %arg2
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @matmul_static_dispatch_0_matmul_3x3x5(%arg0: !stream.binding {stream.alignment = 64 : index}, %arg1: !stream.binding {stream.alignment = 64 : index}, %arg2: !stream.binding {stream.alignment = 64 : index}) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<3x5xf32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<5x3xf32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0, 0], sizes = [3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<3x5xf32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0, 0], sizes = [5, 3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x3xf32>
        %5 = flow.dispatch.tensor.load %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<3x3xf32>
        %6 = linalg.matmul ins(%3, %4 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%5 : tensor<3x3xf32>) -> tensor<3x3xf32>
        flow.dispatch.tensor.store %6, %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : tensor<3x3xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        return
      }
    }
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c0 = arith.constant 0 : index
    %c60 = arith.constant 60 : index
    %c36 = arith.constant 36 : index
    %c3 = arith.constant 3 : index
    %c1 = arith.constant 1 : index
    %c553648160_i32 = arith.constant 553648160 : i32
    %c1_i32 = arith.constant 1 : i32
    %c5 = arith.constant 5 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32> in !stream.resource<external>{%c60}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32> in !stream.resource<external>{%c60}
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %2 = stream.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32> in !stream.resource<external>{%c36}
    %3 = stream.cmd.execute with(%0 as %arg3: !stream.resource<external>{%c60}, %1 as %arg4: !stream.resource<external>{%c60}, %2 as %arg5: !stream.resource<external>{%c36}) {
      stream.cmd.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1] {
        ro %arg3[%c0 for %c60] : !stream.resource<external>{%c60},
        ro %arg4[%c0 for %c60] : !stream.resource<external>{%c60},
        rw %arg5[%c0 for %c36] : !stream.resource<external>{%c36}
      }
    } => !stream.timepoint
    %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c36}
    %5 = stream.tensor.export %4 : tensor<3x3xf32> in !stream.resource<external>{%c36} -> !hal.buffer_view
    return %5 : !hal.buffer_view
  }
}


// -----// IR Dump After IPO (iree-util-ipo) //----- //
module {
  stream.executable private @matmul_static_dispatch_0 {
    stream.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 workgroups(%arg0: index, %arg1: index, %arg2: index) -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_dag_root %arg0, %arg1, %arg2
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @matmul_static_dispatch_0_matmul_3x3x5(%arg0: !stream.binding {stream.alignment = 64 : index}, %arg1: !stream.binding {stream.alignment = 64 : index}, %arg2: !stream.binding {stream.alignment = 64 : index}) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<3x5xf32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<5x3xf32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0, 0], sizes = [3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<3x5xf32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0, 0], sizes = [5, 3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x3xf32>
        %5 = flow.dispatch.tensor.load %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<3x3xf32>
        %6 = linalg.matmul ins(%3, %4 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%5 : tensor<3x3xf32>) -> tensor<3x3xf32>
        flow.dispatch.tensor.store %6, %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : tensor<3x3xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        return
      }
    }
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c0 = arith.constant 0 : index
    %c60 = arith.constant 60 : index
    %c36 = arith.constant 36 : index
    %c3 = arith.constant 3 : index
    %c1 = arith.constant 1 : index
    %c553648160_i32 = arith.constant 553648160 : i32
    %c1_i32 = arith.constant 1 : i32
    %c5 = arith.constant 5 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32> in !stream.resource<external>{%c60}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32> in !stream.resource<external>{%c60}
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %2 = stream.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32> in !stream.resource<external>{%c36}
    %3 = stream.cmd.execute with(%0 as %arg3: !stream.resource<external>{%c60}, %1 as %arg4: !stream.resource<external>{%c60}, %2 as %arg5: !stream.resource<external>{%c36}) {
      stream.cmd.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1] {
        ro %arg3[%c0 for %c60] : !stream.resource<external>{%c60},
        ro %arg4[%c0 for %c60] : !stream.resource<external>{%c60},
        rw %arg5[%c0 for %c36] : !stream.resource<external>{%c36}
      }
    } => !stream.timepoint
    %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c36}
    %5 = stream.tensor.export %4 : tensor<3x3xf32> in !stream.resource<external>{%c36} -> !hal.buffer_view
    return %5 : !hal.buffer_view
  }
}


// -----// IR Dump After SymbolDCE (symbol-dce) //----- //
module {
  stream.executable private @matmul_static_dispatch_0 {
    stream.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 workgroups(%arg0: index, %arg1: index, %arg2: index) -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_dag_root %arg0, %arg1, %arg2
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @matmul_static_dispatch_0_matmul_3x3x5(%arg0: !stream.binding {stream.alignment = 64 : index}, %arg1: !stream.binding {stream.alignment = 64 : index}, %arg2: !stream.binding {stream.alignment = 64 : index}) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<3x5xf32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<5x3xf32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0, 0], sizes = [3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<3x5xf32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0, 0], sizes = [5, 3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x3xf32>
        %5 = flow.dispatch.tensor.load %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<3x3xf32>
        %6 = linalg.matmul ins(%3, %4 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%5 : tensor<3x3xf32>) -> tensor<3x3xf32>
        flow.dispatch.tensor.store %6, %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : tensor<3x3xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        return
      }
    }
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c0 = arith.constant 0 : index
    %c60 = arith.constant 60 : index
    %c36 = arith.constant 36 : index
    %c3 = arith.constant 3 : index
    %c1 = arith.constant 1 : index
    %c553648160_i32 = arith.constant 553648160 : i32
    %c1_i32 = arith.constant 1 : i32
    %c5 = arith.constant 5 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32> in !stream.resource<external>{%c60}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32> in !stream.resource<external>{%c60}
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %2 = stream.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32> in !stream.resource<external>{%c36}
    %3 = stream.cmd.execute with(%0 as %arg3: !stream.resource<external>{%c60}, %1 as %arg4: !stream.resource<external>{%c60}, %2 as %arg5: !stream.resource<external>{%c36}) {
      stream.cmd.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1] {
        ro %arg3[%c0 for %c60] : !stream.resource<external>{%c60},
        ro %arg4[%c0 for %c60] : !stream.resource<external>{%c60},
        rw %arg5[%c0 for %c36] : !stream.resource<external>{%c36}
      }
    } => !stream.timepoint
    %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c36}
    %5 = stream.tensor.export %4 : tensor<3x3xf32> in !stream.resource<external>{%c36} -> !hal.buffer_view
    return %5 : !hal.buffer_view
  }
}


// -----// IR Dump After Canonicalizer (canonicalize) //----- //
module {
  stream.executable private @matmul_static_dispatch_0 {
    stream.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 workgroups(%arg0: index, %arg1: index, %arg2: index) -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_dag_root %arg0, %arg1, %arg2
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @matmul_static_dispatch_0_matmul_3x3x5(%arg0: !stream.binding {stream.alignment = 64 : index}, %arg1: !stream.binding {stream.alignment = 64 : index}, %arg2: !stream.binding {stream.alignment = 64 : index}) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<3x5xf32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<5x3xf32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0, 0], sizes = [3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<3x5xf32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0, 0], sizes = [5, 3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x3xf32>
        %5 = flow.dispatch.tensor.load %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<3x3xf32>
        %6 = linalg.matmul ins(%3, %4 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%5 : tensor<3x3xf32>) -> tensor<3x3xf32>
        flow.dispatch.tensor.store %6, %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : tensor<3x3xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        return
      }
    }
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c0 = arith.constant 0 : index
    %c60 = arith.constant 60 : index
    %c36 = arith.constant 36 : index
    %c3 = arith.constant 3 : index
    %c1 = arith.constant 1 : index
    %c553648160_i32 = arith.constant 553648160 : i32
    %c1_i32 = arith.constant 1 : i32
    %c5 = arith.constant 5 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32> in !stream.resource<external>{%c60}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32> in !stream.resource<external>{%c60}
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %2 = stream.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32> in !stream.resource<external>{%c36}
    %3 = stream.cmd.execute with(%0 as %arg3: !stream.resource<external>{%c60}, %1 as %arg4: !stream.resource<external>{%c60}, %2 as %arg5: !stream.resource<external>{%c36}) {
      stream.cmd.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1] {
        ro %arg3[%c0 for %c60] : !stream.resource<external>{%c60},
        ro %arg4[%c0 for %c60] : !stream.resource<external>{%c60},
        rw %arg5[%c0 for %c36] : !stream.resource<external>{%c36}
      }
    } => !stream.timepoint
    %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c36}
    %5 = stream.tensor.export %4 : tensor<3x3xf32> in !stream.resource<external>{%c36} -> !hal.buffer_view
    return %5 : !hal.buffer_view
  }
}


// -----// IR Dump After CSE (cse) //----- //
module {
  stream.executable private @matmul_static_dispatch_0 {
    stream.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 workgroups(%arg0: index, %arg1: index, %arg2: index) -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_dag_root %arg0, %arg1, %arg2
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @matmul_static_dispatch_0_matmul_3x3x5(%arg0: !stream.binding {stream.alignment = 64 : index}, %arg1: !stream.binding {stream.alignment = 64 : index}, %arg2: !stream.binding {stream.alignment = 64 : index}) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<3x5xf32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<5x3xf32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0, 0], sizes = [3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<3x5xf32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0, 0], sizes = [5, 3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x3xf32>
        %5 = flow.dispatch.tensor.load %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<3x3xf32>
        %6 = linalg.matmul ins(%3, %4 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%5 : tensor<3x3xf32>) -> tensor<3x3xf32>
        flow.dispatch.tensor.store %6, %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : tensor<3x3xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        return
      }
    }
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c0 = arith.constant 0 : index
    %c60 = arith.constant 60 : index
    %c36 = arith.constant 36 : index
    %c3 = arith.constant 3 : index
    %c1 = arith.constant 1 : index
    %c553648160_i32 = arith.constant 553648160 : i32
    %c1_i32 = arith.constant 1 : i32
    %c5 = arith.constant 5 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32> in !stream.resource<external>{%c60}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32> in !stream.resource<external>{%c60}
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %2 = stream.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32> in !stream.resource<external>{%c36}
    %3 = stream.cmd.execute with(%0 as %arg3: !stream.resource<external>{%c60}, %1 as %arg4: !stream.resource<external>{%c60}, %2 as %arg5: !stream.resource<external>{%c36}) {
      stream.cmd.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1] {
        ro %arg3[%c0 for %c60] : !stream.resource<external>{%c60},
        ro %arg4[%c0 for %c60] : !stream.resource<external>{%c60},
        rw %arg5[%c0 for %c36] : !stream.resource<external>{%c36}
      }
    } => !stream.timepoint
    %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c36}
    %5 = stream.tensor.export %4 : tensor<3x3xf32> in !stream.resource<external>{%c36} -> !hal.buffer_view
    return %5 : !hal.buffer_view
  }
}


// -----// IR Dump After SimplifyGlobalAccesses (iree-util-simplify-global-accesses) //----- //
func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c0 = arith.constant 0 : index
  %c60 = arith.constant 60 : index
  %c36 = arith.constant 36 : index
  %c3 = arith.constant 3 : index
  %c1 = arith.constant 1 : index
  %c553648160_i32 = arith.constant 553648160 : i32
  %c1_i32 = arith.constant 1 : i32
  %c5 = arith.constant 5 : index
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
  %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32> in !stream.resource<external>{%c60}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32> in !stream.resource<external>{%c60}
  hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %2 = stream.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32> in !stream.resource<external>{%c36}
  %3 = stream.cmd.execute with(%0 as %arg3: !stream.resource<external>{%c60}, %1 as %arg4: !stream.resource<external>{%c60}, %2 as %arg5: !stream.resource<external>{%c36}) {
    stream.cmd.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1] {
      ro %arg3[%c0 for %c60] : !stream.resource<external>{%c60},
      ro %arg4[%c0 for %c60] : !stream.resource<external>{%c60},
      rw %arg5[%c0 for %c36] : !stream.resource<external>{%c36}
    }
  } => !stream.timepoint
  %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c36}
  %5 = stream.tensor.export %4 : tensor<3x3xf32> in !stream.resource<external>{%c36} -> !hal.buffer_view
  return %5 : !hal.buffer_view
}

// -----// IR Dump After ApplyPatterns (iree-util-apply-patterns) //----- //
module {
  stream.executable private @matmul_static_dispatch_0 {
    stream.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 workgroups(%arg0: index, %arg1: index, %arg2: index) -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_dag_root %arg0, %arg1, %arg2
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @matmul_static_dispatch_0_matmul_3x3x5(%arg0: !stream.binding {stream.alignment = 64 : index}, %arg1: !stream.binding {stream.alignment = 64 : index}, %arg2: !stream.binding {stream.alignment = 64 : index}) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<3x5xf32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<5x3xf32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0, 0], sizes = [3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<3x5xf32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0, 0], sizes = [5, 3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x3xf32>
        %5 = flow.dispatch.tensor.load %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<3x3xf32>
        %6 = linalg.matmul ins(%3, %4 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%5 : tensor<3x3xf32>) -> tensor<3x3xf32>
        flow.dispatch.tensor.store %6, %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : tensor<3x3xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        return
      }
    }
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c0 = arith.constant 0 : index
    %c60 = arith.constant 60 : index
    %c36 = arith.constant 36 : index
    %c3 = arith.constant 3 : index
    %c1 = arith.constant 1 : index
    %c553648160_i32 = arith.constant 553648160 : i32
    %c1_i32 = arith.constant 1 : i32
    %c5 = arith.constant 5 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32> in !stream.resource<external>{%c60}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32> in !stream.resource<external>{%c60}
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %2 = stream.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32> in !stream.resource<external>{%c36}
    %3 = stream.cmd.execute with(%0 as %arg3: !stream.resource<external>{%c60}, %1 as %arg4: !stream.resource<external>{%c60}, %2 as %arg5: !stream.resource<external>{%c36}) {
      stream.cmd.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1] {
        ro %arg3[%c0 for %c60] : !stream.resource<external>{%c60},
        ro %arg4[%c0 for %c60] : !stream.resource<external>{%c60},
        rw %arg5[%c0 for %c36] : !stream.resource<external>{%c36}
      }
    } => !stream.timepoint
    %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c36}
    %5 = stream.tensor.export %4 : tensor<3x3xf32> in !stream.resource<external>{%c36} -> !hal.buffer_view
    return %5 : !hal.buffer_view
  }
}


// -----// IR Dump After FoldGlobals (iree-util-fold-globals) //----- //
module {
  stream.executable private @matmul_static_dispatch_0 {
    stream.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 workgroups(%arg0: index, %arg1: index, %arg2: index) -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_dag_root %arg0, %arg1, %arg2
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @matmul_static_dispatch_0_matmul_3x3x5(%arg0: !stream.binding {stream.alignment = 64 : index}, %arg1: !stream.binding {stream.alignment = 64 : index}, %arg2: !stream.binding {stream.alignment = 64 : index}) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<3x5xf32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<5x3xf32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0, 0], sizes = [3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<3x5xf32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0, 0], sizes = [5, 3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x3xf32>
        %5 = flow.dispatch.tensor.load %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<3x3xf32>
        %6 = linalg.matmul ins(%3, %4 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%5 : tensor<3x3xf32>) -> tensor<3x3xf32>
        flow.dispatch.tensor.store %6, %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : tensor<3x3xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        return
      }
    }
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c0 = arith.constant 0 : index
    %c60 = arith.constant 60 : index
    %c36 = arith.constant 36 : index
    %c3 = arith.constant 3 : index
    %c1 = arith.constant 1 : index
    %c553648160_i32 = arith.constant 553648160 : i32
    %c1_i32 = arith.constant 1 : i32
    %c5 = arith.constant 5 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32> in !stream.resource<external>{%c60}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32> in !stream.resource<external>{%c60}
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %2 = stream.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32> in !stream.resource<external>{%c36}
    %3 = stream.cmd.execute with(%0 as %arg3: !stream.resource<external>{%c60}, %1 as %arg4: !stream.resource<external>{%c60}, %2 as %arg5: !stream.resource<external>{%c36}) {
      stream.cmd.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1] {
        ro %arg3[%c0 for %c60] : !stream.resource<external>{%c60},
        ro %arg4[%c0 for %c60] : !stream.resource<external>{%c60},
        rw %arg5[%c0 for %c36] : !stream.resource<external>{%c36}
      }
    } => !stream.timepoint
    %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c36}
    %5 = stream.tensor.export %4 : tensor<3x3xf32> in !stream.resource<external>{%c36} -> !hal.buffer_view
    return %5 : !hal.buffer_view
  }
}


// -----// IR Dump After FuseGlobals (iree-util-fuse-globals) //----- //
module {
  stream.executable private @matmul_static_dispatch_0 {
    stream.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 workgroups(%arg0: index, %arg1: index, %arg2: index) -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_dag_root %arg0, %arg1, %arg2
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @matmul_static_dispatch_0_matmul_3x3x5(%arg0: !stream.binding {stream.alignment = 64 : index}, %arg1: !stream.binding {stream.alignment = 64 : index}, %arg2: !stream.binding {stream.alignment = 64 : index}) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<3x5xf32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<5x3xf32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0, 0], sizes = [3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<3x5xf32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0, 0], sizes = [5, 3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x3xf32>
        %5 = flow.dispatch.tensor.load %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<3x3xf32>
        %6 = linalg.matmul ins(%3, %4 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%5 : tensor<3x3xf32>) -> tensor<3x3xf32>
        flow.dispatch.tensor.store %6, %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : tensor<3x3xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        return
      }
    }
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c0 = arith.constant 0 : index
    %c60 = arith.constant 60 : index
    %c36 = arith.constant 36 : index
    %c3 = arith.constant 3 : index
    %c1 = arith.constant 1 : index
    %c553648160_i32 = arith.constant 553648160 : i32
    %c1_i32 = arith.constant 1 : i32
    %c5 = arith.constant 5 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32> in !stream.resource<external>{%c60}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32> in !stream.resource<external>{%c60}
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %2 = stream.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32> in !stream.resource<external>{%c36}
    %3 = stream.cmd.execute with(%0 as %arg3: !stream.resource<external>{%c60}, %1 as %arg4: !stream.resource<external>{%c60}, %2 as %arg5: !stream.resource<external>{%c36}) {
      stream.cmd.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1] {
        ro %arg3[%c0 for %c60] : !stream.resource<external>{%c60},
        ro %arg4[%c0 for %c60] : !stream.resource<external>{%c60},
        rw %arg5[%c0 for %c36] : !stream.resource<external>{%c36}
      }
    } => !stream.timepoint
    %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c36}
    %5 = stream.tensor.export %4 : tensor<3x3xf32> in !stream.resource<external>{%c36} -> !hal.buffer_view
    return %5 : !hal.buffer_view
  }
}


// -----// IR Dump After mlir::iree_compiler::IREE::HAL::AssignTargetDevicesPass (iree-hal-assign-target-devices) //----- //
#executable_target_cuda_nvptx_fb = #hal.executable.target<"cuda", "cuda-nvptx-fb", {target_arch = "sm_80"}>
#device_target_cuda = #hal.device.target<"cuda", {executable_targets = [#executable_target_cuda_nvptx_fb], legacy_sync}>
module attributes {hal.device.targets = [#device_target_cuda]} {
  stream.executable private @matmul_static_dispatch_0 {
    stream.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 workgroups(%arg0: index, %arg1: index, %arg2: index) -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_dag_root %arg0, %arg1, %arg2
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @matmul_static_dispatch_0_matmul_3x3x5(%arg0: !stream.binding {stream.alignment = 64 : index}, %arg1: !stream.binding {stream.alignment = 64 : index}, %arg2: !stream.binding {stream.alignment = 64 : index}) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<3x5xf32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<5x3xf32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0, 0], sizes = [3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<3x5xf32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0, 0], sizes = [5, 3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x3xf32>
        %5 = flow.dispatch.tensor.load %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<3x3xf32>
        %6 = linalg.matmul ins(%3, %4 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%5 : tensor<3x3xf32>) -> tensor<3x3xf32>
        flow.dispatch.tensor.store %6, %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : tensor<3x3xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        return
      }
    }
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c0 = arith.constant 0 : index
    %c60 = arith.constant 60 : index
    %c36 = arith.constant 36 : index
    %c3 = arith.constant 3 : index
    %c1 = arith.constant 1 : index
    %c553648160_i32 = arith.constant 553648160 : i32
    %c1_i32 = arith.constant 1 : i32
    %c5 = arith.constant 5 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32> in !stream.resource<external>{%c60}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32> in !stream.resource<external>{%c60}
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %2 = stream.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32> in !stream.resource<external>{%c36}
    %3 = stream.cmd.execute with(%0 as %arg3: !stream.resource<external>{%c60}, %1 as %arg4: !stream.resource<external>{%c60}, %2 as %arg5: !stream.resource<external>{%c36}) {
      stream.cmd.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1] {
        ro %arg3[%c0 for %c60] : !stream.resource<external>{%c60},
        ro %arg4[%c0 for %c60] : !stream.resource<external>{%c60},
        rw %arg5[%c0 for %c36] : !stream.resource<external>{%c36}
      }
    } => !stream.timepoint
    %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c36}
    %5 = stream.tensor.export %4 : tensor<3x3xf32> in !stream.resource<external>{%c36} -> !hal.buffer_view
    return %5 : !hal.buffer_view
  }
}


// -----// IR Dump After mlir::iree_compiler::IREE::HAL::VerifyTargetEnvironmentPass (iree-hal-verify-target-environment) //----- //
#executable_target_cuda_nvptx_fb = #hal.executable.target<"cuda", "cuda-nvptx-fb", {target_arch = "sm_80"}>
#device_target_cuda = #hal.device.target<"cuda", {executable_targets = [#executable_target_cuda_nvptx_fb], legacy_sync}>
module attributes {hal.device.targets = [#device_target_cuda]} {
  stream.executable private @matmul_static_dispatch_0 {
    stream.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 workgroups(%arg0: index, %arg1: index, %arg2: index) -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_dag_root %arg0, %arg1, %arg2
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @matmul_static_dispatch_0_matmul_3x3x5(%arg0: !stream.binding {stream.alignment = 64 : index}, %arg1: !stream.binding {stream.alignment = 64 : index}, %arg2: !stream.binding {stream.alignment = 64 : index}) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<3x5xf32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<5x3xf32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0, 0], sizes = [3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<3x5xf32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0, 0], sizes = [5, 3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x3xf32>
        %5 = flow.dispatch.tensor.load %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<3x3xf32>
        %6 = linalg.matmul ins(%3, %4 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%5 : tensor<3x3xf32>) -> tensor<3x3xf32>
        flow.dispatch.tensor.store %6, %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : tensor<3x3xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        return
      }
    }
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c0 = arith.constant 0 : index
    %c60 = arith.constant 60 : index
    %c36 = arith.constant 36 : index
    %c3 = arith.constant 3 : index
    %c1 = arith.constant 1 : index
    %c553648160_i32 = arith.constant 553648160 : i32
    %c1_i32 = arith.constant 1 : i32
    %c5 = arith.constant 5 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32> in !stream.resource<external>{%c60}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32> in !stream.resource<external>{%c60}
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %2 = stream.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32> in !stream.resource<external>{%c36}
    %3 = stream.cmd.execute with(%0 as %arg3: !stream.resource<external>{%c60}, %1 as %arg4: !stream.resource<external>{%c60}, %2 as %arg5: !stream.resource<external>{%c36}) {
      stream.cmd.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1] {
        ro %arg3[%c0 for %c60] : !stream.resource<external>{%c60},
        ro %arg4[%c0 for %c60] : !stream.resource<external>{%c60},
        rw %arg5[%c0 for %c36] : !stream.resource<external>{%c36}
      }
    } => !stream.timepoint
    %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c36}
    %5 = stream.tensor.export %4 : tensor<3x3xf32> in !stream.resource<external>{%c36} -> !hal.buffer_view
    return %5 : !hal.buffer_view
  }
}


// -----// IR Dump After mlir::iree_compiler::IREE::HAL::(anonymous namespace)::MaterializeInterfacesPass (iree-hal-materialize-interfaces) //----- //
#executable_target_cuda_nvptx_fb = #hal.executable.target<"cuda", "cuda-nvptx-fb", {target_arch = "sm_80"}>
#pipeline_layout = #hal.pipeline.layout<push_constants = 0, sets = [<0, bindings = [<0, storage_buffer, ReadOnly>, <1, storage_buffer, ReadOnly>, <2, storage_buffer>]>]>
#device_target_cuda = #hal.device.target<"cuda", {executable_targets = [#executable_target_cuda_nvptx_fb], legacy_sync}>
module attributes {hal.device.targets = [#device_target_cuda]} {
  hal.executable private @matmul_static_dispatch_0 {
    hal.executable.variant public @cuda_nvptx_fb, target = #executable_target_cuda_nvptx_fb {
      hal.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 ordinal(0) layout(#pipeline_layout) {
      ^bb0(%arg0: !hal.device, %arg1: index, %arg2: index, %arg3: index):
        %x, %y, %z = flow.dispatch.workgroup_count_from_dag_root %arg1, %arg2, %arg3
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @matmul_static_dispatch_0_matmul_3x3x5() {
          %c0 = arith.constant 0 : index
          %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<3x5xf32>>
          %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<5x3xf32>>
          %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
          %3 = flow.dispatch.tensor.load %0, offsets = [0, 0], sizes = [3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<3x5xf32>
          %4 = flow.dispatch.tensor.load %1, offsets = [0, 0], sizes = [5, 3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x3xf32>
          %5 = flow.dispatch.tensor.load %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<3x3xf32>
          %6 = linalg.matmul ins(%3, %4 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%5 : tensor<3x3xf32>) -> tensor<3x3xf32>
          flow.dispatch.tensor.store %6, %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : tensor<3x3xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
          return
        }
      }
    }
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c0 = arith.constant 0 : index
    %c60 = arith.constant 60 : index
    %c36 = arith.constant 36 : index
    %c3 = arith.constant 3 : index
    %c1 = arith.constant 1 : index
    %c553648160_i32 = arith.constant 553648160 : i32
    %c1_i32 = arith.constant 1 : i32
    %c5 = arith.constant 5 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<3x5xf32> in !stream.resource<external>{%c60}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<5x3xf32> in !stream.resource<external>{%c60}
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %2 = stream.tensor.import %arg2 : !hal.buffer_view -> tensor<3x3xf32> in !stream.resource<external>{%c36}
    %3 = stream.cmd.execute with(%0 as %arg3: !stream.resource<external>{%c60}, %1 as %arg4: !stream.resource<external>{%c60}, %2 as %arg5: !stream.resource<external>{%c36}) {
      stream.cmd.dispatch @matmul_static_dispatch_0::@matmul_static_dispatch_0_matmul_3x3x5[%c3, %c3, %c1] {
        ro %arg3[%c0 for %c60] : !stream.resource<external>{%c60},
        ro %arg4[%c0 for %c60] : !stream.resource<external>{%c60},
        rw %arg5[%c0 for %c36] : !stream.resource<external>{%c36}
      } attributes {hal.interface.bindings = [#hal.interface.binding<0, 0>, #hal.interface.binding<0, 1>, #hal.interface.binding<0, 2>]}
    } => !stream.timepoint
    %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c36}
    %5 = stream.tensor.export %4 : tensor<3x3xf32> in !stream.resource<external>{%c36} -> !hal.buffer_view
    return %5 : !hal.buffer_view
  }
}


// -----// IR Dump After TypePropagation (iree-codegen-type-propagation) //----- //
func.func @matmul_static_dispatch_0_matmul_3x3x5() {
  %c0 = arith.constant 0 : index
  %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<3x5xf32>>
  %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<5x3xf32>>
  %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
  %3 = flow.dispatch.tensor.load %0, offsets = [0, 0], sizes = [3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<3x5xf32>
  %4 = flow.dispatch.tensor.load %1, offsets = [0, 0], sizes = [5, 3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x3xf32>
  %5 = flow.dispatch.tensor.load %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<3x3xf32>
  %6 = linalg.matmul ins(%3, %4 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%5 : tensor<3x3xf32>) -> tensor<3x3xf32>
  flow.dispatch.tensor.store %6, %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : tensor<3x3xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
  return
}

// -----// IR Dump After BufferizeCopyOnlyDispatches (iree-codegen-bufferize-copy-only-dispatches) //----- //
module {
  func.func @matmul_static_dispatch_0_matmul_3x3x5() {
    %c0 = arith.constant 0 : index
    %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<3x5xf32>>
    %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<5x3xf32>>
    %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
    %3 = flow.dispatch.tensor.load %0, offsets = [0, 0], sizes = [3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<3x5xf32>
    %4 = flow.dispatch.tensor.load %1, offsets = [0, 0], sizes = [5, 3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x3xf32>
    %5 = flow.dispatch.tensor.load %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<3x3xf32>
    %6 = linalg.matmul ins(%3, %4 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%5 : tensor<3x3xf32>) -> tensor<3x3xf32>
    flow.dispatch.tensor.store %6, %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : tensor<3x3xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
    return
  }
}

// -----// IR Dump After EraseHALDescriptorTypeFromMemRef (iree-codegen-erase-hal-descriptor-type-from-memref) //----- //
func.func @matmul_static_dispatch_0_matmul_3x3x5() {
  %c0 = arith.constant 0 : index
  %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<3x5xf32>>
  %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<5x3xf32>>
  %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
  %3 = flow.dispatch.tensor.load %0, offsets = [0, 0], sizes = [3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<3x5xf32>
  %4 = flow.dispatch.tensor.load %1, offsets = [0, 0], sizes = [5, 3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x3xf32>
  %5 = flow.dispatch.tensor.load %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<3x3xf32>
  %6 = linalg.matmul ins(%3, %4 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%5 : tensor<3x3xf32>) -> tensor<3x3xf32>
  flow.dispatch.tensor.store %6, %2, offsets = [0, 0], sizes = [3, 3], strides = [1, 1] : tensor<3x3xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
  return
}

// -----// IR Dump After TileAndDistributeToWorkgroups (iree-codegen-tile-and-distribute-to-workgroups) //----- //
hal.executable.variant public @cuda_nvptx_fb, target = <"cuda", "cuda-nvptx-fb", {target_arch = "sm_80"}> {
  hal.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 ordinal(0) layout(#hal.pipeline.layout<push_constants = 0, sets = [<0, bindings = [<0, storage_buffer, ReadOnly>, <1, storage_buffer, ReadOnly>, <2, storage_buffer>]>]>) attributes {translation_info = #iree_codegen.translation_info<LLVMGPUMatmulSimt>, workgroup_size = [3 : index, 3 : index, 1 : index]} {
  ^bb0(%arg0: !hal.device, %arg1: index, %arg2: index, %arg3: index):
    %c1 = arith.constant 1 : index
    hal.return %c1, %c1, %c1 : index, index, index
  }
  builtin.module {
    func.func @matmul_static_dispatch_0_matmul_3x3x5() {
      %c3 = arith.constant 3 : index
      %c0 = arith.constant 0 : index
      %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<3x5xf32>>
      %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<5x3xf32>>
      %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
      %workgroup_id_x = hal.interface.workgroup.id[0] : index
      %workgroup_count_x = hal.interface.workgroup.count[0] : index
      %workgroup_id_y = hal.interface.workgroup.id[1] : index
      %workgroup_count_y = hal.interface.workgroup.count[1] : index
      %3 = affine.apply affine_map<()[s0] -> (s0 * 3)>()[%workgroup_id_y]
      %4 = affine.apply affine_map<()[s0] -> (s0 * 3)>()[%workgroup_count_y]
      scf.for %arg0 = %3 to %c3 step %4 {
        %5 = affine.apply affine_map<()[s0] -> (s0 * 3)>()[%workgroup_id_x]
        %6 = affine.apply affine_map<()[s0] -> (s0 * 3)>()[%workgroup_count_x]
        scf.for %arg1 = %5 to %c3 step %6 {
          %7 = flow.dispatch.tensor.load %0, offsets = [%arg0, 0], sizes = [%c3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<?x5xf32>
          %8 = flow.dispatch.tensor.load %1, offsets = [0, %arg1], sizes = [5, %c3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x?xf32>
          %9 = flow.dispatch.tensor.load %2, offsets = [%arg0, %arg1], sizes = [%c3, %c3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<?x?xf32>
          %10 = linalg.matmul {lowering_config = #iree_codegen.lowering_config<tile_sizes = [[3, 3, 4]]>} ins(%7, %8 : tensor<?x5xf32>, tensor<5x?xf32>) outs(%9 : tensor<?x?xf32>) -> tensor<?x?xf32>
          flow.dispatch.tensor.store %10, %2, offsets = [%arg0, %arg1], sizes = [%c3, %c3], strides = [1, 1] : tensor<?x?xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
        }
      }
      return
    }
  }
}

// -----// IR Dump After DecomposeSoftmax (iree-linalg-ext-decompose-softmax) //----- //
func.func @matmul_static_dispatch_0_matmul_3x3x5() {
  %c3 = arith.constant 3 : index
  %c0 = arith.constant 0 : index
  %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<3x5xf32>>
  %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<5x3xf32>>
  %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
  %workgroup_id_x = hal.interface.workgroup.id[0] : index
  %workgroup_count_x = hal.interface.workgroup.count[0] : index
  %workgroup_id_y = hal.interface.workgroup.id[1] : index
  %workgroup_count_y = hal.interface.workgroup.count[1] : index
  %3 = affine.apply affine_map<()[s0] -> (s0 * 3)>()[%workgroup_id_y]
  %4 = affine.apply affine_map<()[s0] -> (s0 * 3)>()[%workgroup_count_y]
  scf.for %arg0 = %3 to %c3 step %4 {
    %5 = affine.apply affine_map<()[s0] -> (s0 * 3)>()[%workgroup_id_x]
    %6 = affine.apply affine_map<()[s0] -> (s0 * 3)>()[%workgroup_count_x]
    scf.for %arg1 = %5 to %c3 step %6 {
      %7 = flow.dispatch.tensor.load %0, offsets = [%arg0, 0], sizes = [%c3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<?x5xf32>
      %8 = flow.dispatch.tensor.load %1, offsets = [0, %arg1], sizes = [5, %c3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x?xf32>
      %9 = flow.dispatch.tensor.load %2, offsets = [%arg0, %arg1], sizes = [%c3, %c3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<?x?xf32>
      %10 = linalg.matmul {lowering_config = #iree_codegen.lowering_config<tile_sizes = [[3, 3, 4]]>} ins(%7, %8 : tensor<?x5xf32>, tensor<5x?xf32>) outs(%9 : tensor<?x?xf32>) -> tensor<?x?xf32>
      flow.dispatch.tensor.store %10, %2, offsets = [%arg0, %arg1], sizes = [%c3, %c3], strides = [1, 1] : tensor<?x?xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
    }
  }
  return
}

// -----// IR Dump After ConvertToDestinationPassingStyle (iree-codegen-convert-to-destination-passing-style) //----- //
func.func @matmul_static_dispatch_0_matmul_3x3x5() {
  %c3 = arith.constant 3 : index
  %c0 = arith.constant 0 : index
  %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<3x5xf32>>
  %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<5x3xf32>>
  %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
  %workgroup_id_x = hal.interface.workgroup.id[0] : index
  %workgroup_count_x = hal.interface.workgroup.count[0] : index
  %workgroup_id_y = hal.interface.workgroup.id[1] : index
  %workgroup_count_y = hal.interface.workgroup.count[1] : index
  %3 = affine.apply affine_map<()[s0] -> (s0 * 3)>()[%workgroup_id_y]
  %4 = affine.apply affine_map<()[s0] -> (s0 * 3)>()[%workgroup_count_y]
  scf.for %arg0 = %3 to %c3 step %4 {
    %5 = affine.apply affine_map<()[s0] -> (s0 * 3)>()[%workgroup_id_x]
    %6 = affine.apply affine_map<()[s0] -> (s0 * 3)>()[%workgroup_count_x]
    scf.for %arg1 = %5 to %c3 step %6 {
      %7 = flow.dispatch.tensor.load %0, offsets = [%arg0, 0], sizes = [%c3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<?x5xf32>
      %8 = flow.dispatch.tensor.load %1, offsets = [0, %arg1], sizes = [5, %c3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x?xf32>
      %9 = flow.dispatch.tensor.load %2, offsets = [%arg0, %arg1], sizes = [%c3, %c3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<?x?xf32>
      %10 = linalg.matmul {lowering_config = #iree_codegen.lowering_config<tile_sizes = [[3, 3, 4]]>} ins(%7, %8 : tensor<?x5xf32>, tensor<5x?xf32>) outs(%9 : tensor<?x?xf32>) -> tensor<?x?xf32>
      flow.dispatch.tensor.store %10, %2, offsets = [%arg0, %arg1], sizes = [%c3, %c3], strides = [1, 1] : tensor<?x?xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
    }
  }
  return
}

// -----// IR Dump After Canonicalizer (canonicalize) //----- //
module {
  func.func @matmul_static_dispatch_0_matmul_3x3x5() {
    %c3 = arith.constant 3 : index
    %c0 = arith.constant 0 : index
    %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<3x5xf32>>
    %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<5x3xf32>>
    %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
    %workgroup_id_x = hal.interface.workgroup.id[0] : index
    %workgroup_count_x = hal.interface.workgroup.count[0] : index
    %workgroup_id_y = hal.interface.workgroup.id[1] : index
    %workgroup_count_y = hal.interface.workgroup.count[1] : index
    %3 = affine.apply affine_map<()[s0] -> (s0 * 3)>()[%workgroup_id_y]
    %4 = affine.apply affine_map<()[s0] -> (s0 * 3)>()[%workgroup_count_y]
    scf.for %arg0 = %3 to %c3 step %4 {
      %5 = affine.apply affine_map<()[s0] -> (s0 * 3)>()[%workgroup_id_x]
      %6 = affine.apply affine_map<()[s0] -> (s0 * 3)>()[%workgroup_count_x]
      scf.for %arg1 = %5 to %c3 step %6 {
        %7 = flow.dispatch.tensor.load %0, offsets = [%arg0, 0], sizes = [3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<3x5xf32>
        %8 = flow.dispatch.tensor.load %1, offsets = [0, %arg1], sizes = [5, 3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x3xf32>
        %9 = flow.dispatch.tensor.load %2, offsets = [%arg0, %arg1], sizes = [3, 3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<3x3xf32>
        %10 = linalg.matmul {lowering_config = #iree_codegen.lowering_config<tile_sizes = [[3, 3, 4]]>} ins(%7, %8 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%9 : tensor<3x3xf32>) -> tensor<3x3xf32>
        flow.dispatch.tensor.store %10, %2, offsets = [%arg0, %arg1], sizes = [3, 3], strides = [1, 1] : tensor<3x3xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
      }
    }
    return
  }
}

// -----// IR Dump After CSE (cse) //----- //
module {
  func.func @matmul_static_dispatch_0_matmul_3x3x5() {
    %c3 = arith.constant 3 : index
    %c0 = arith.constant 0 : index
    %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<3x5xf32>>
    %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<5x3xf32>>
    %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
    %workgroup_id_x = hal.interface.workgroup.id[0] : index
    %workgroup_count_x = hal.interface.workgroup.count[0] : index
    %workgroup_id_y = hal.interface.workgroup.id[1] : index
    %workgroup_count_y = hal.interface.workgroup.count[1] : index
    %3 = affine.apply affine_map<()[s0] -> (s0 * 3)>()[%workgroup_id_y]
    %4 = affine.apply affine_map<()[s0] -> (s0 * 3)>()[%workgroup_count_y]
    scf.for %arg0 = %3 to %c3 step %4 {
      %5 = affine.apply affine_map<()[s0] -> (s0 * 3)>()[%workgroup_id_x]
      %6 = affine.apply affine_map<()[s0] -> (s0 * 3)>()[%workgroup_count_x]
      scf.for %arg1 = %5 to %c3 step %6 {
        %7 = flow.dispatch.tensor.load %0, offsets = [%arg0, 0], sizes = [3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<3x5xf32>
        %8 = flow.dispatch.tensor.load %1, offsets = [0, %arg1], sizes = [5, 3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x3xf32>
        %9 = flow.dispatch.tensor.load %2, offsets = [%arg0, %arg1], sizes = [3, 3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<3x3xf32>
        %10 = linalg.matmul {lowering_config = #iree_codegen.lowering_config<tile_sizes = [[3, 3, 4]]>} ins(%7, %8 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%9 : tensor<3x3xf32>) -> tensor<3x3xf32>
        flow.dispatch.tensor.store %10, %2, offsets = [%arg0, %arg1], sizes = [3, 3], strides = [1, 1] : tensor<3x3xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
      }
    }
    return
  }
}

// -----// IR Dump After WorkgroupSpecialization (iree-codegen-workgroup-specialization) //----- //
func.func @matmul_static_dispatch_0_matmul_3x3x5() {
  %c3 = arith.constant 3 : index
  %c0 = arith.constant 0 : index
  %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<3x5xf32>>
  %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<5x3xf32>>
  %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
  %workgroup_id_x = hal.interface.workgroup.id[0] : index
  %workgroup_count_x = hal.interface.workgroup.count[0] : index
  %workgroup_id_y = hal.interface.workgroup.id[1] : index
  %workgroup_count_y = hal.interface.workgroup.count[1] : index
  %3 = affine.apply affine_map<()[s0] -> (s0 * 3)>()[%workgroup_id_y]
  %4 = affine.apply affine_map<()[s0] -> (s0 * 3)>()[%workgroup_count_y]
  scf.for %arg0 = %3 to %c3 step %4 {
    %5 = affine.apply affine_map<()[s0] -> (s0 * 3)>()[%workgroup_id_x]
    %6 = affine.apply affine_map<()[s0] -> (s0 * 3)>()[%workgroup_count_x]
    scf.for %arg1 = %5 to %c3 step %6 {
      %7 = flow.dispatch.tensor.load %0, offsets = [%arg0, 0], sizes = [3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<3x5xf32>
      %8 = flow.dispatch.tensor.load %1, offsets = [0, %arg1], sizes = [5, 3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x3xf32>
      %9 = flow.dispatch.tensor.load %2, offsets = [%arg0, %arg1], sizes = [3, 3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<3x3xf32>
      %10 = linalg.matmul {lowering_config = #iree_codegen.lowering_config<tile_sizes = [[3, 3, 4]]>} ins(%7, %8 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%9 : tensor<3x3xf32>) -> tensor<3x3xf32>
      flow.dispatch.tensor.store %10, %2, offsets = [%arg0, %arg1], sizes = [3, 3], strides = [1, 1] : tensor<3x3xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
    }
  }
  return
}

// -----// IR Dump After Canonicalizer (canonicalize) //----- //
module {
  func.func @matmul_static_dispatch_0_matmul_3x3x5() {
    %c3 = arith.constant 3 : index
    %c0 = arith.constant 0 : index
    %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<3x5xf32>>
    %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<5x3xf32>>
    %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
    %workgroup_id_x = hal.interface.workgroup.id[0] : index
    %workgroup_count_x = hal.interface.workgroup.count[0] : index
    %workgroup_id_y = hal.interface.workgroup.id[1] : index
    %workgroup_count_y = hal.interface.workgroup.count[1] : index
    %3 = affine.apply affine_map<()[s0] -> (s0 * 3)>()[%workgroup_id_y]
    %4 = affine.apply affine_map<()[s0] -> (s0 * 3)>()[%workgroup_count_y]
    scf.for %arg0 = %3 to %c3 step %4 {
      %5 = affine.apply affine_map<()[s0] -> (s0 * 3)>()[%workgroup_id_x]
      %6 = affine.apply affine_map<()[s0] -> (s0 * 3)>()[%workgroup_count_x]
      scf.for %arg1 = %5 to %c3 step %6 {
        %7 = flow.dispatch.tensor.load %0, offsets = [%arg0, 0], sizes = [3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<3x5xf32>
        %8 = flow.dispatch.tensor.load %1, offsets = [0, %arg1], sizes = [5, 3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x3xf32>
        %9 = flow.dispatch.tensor.load %2, offsets = [%arg0, %arg1], sizes = [3, 3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<3x3xf32>
        %10 = linalg.matmul {lowering_config = #iree_codegen.lowering_config<tile_sizes = [[3, 3, 4]]>} ins(%7, %8 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%9 : tensor<3x3xf32>) -> tensor<3x3xf32>
        flow.dispatch.tensor.store %10, %2, offsets = [%arg0, %arg1], sizes = [3, 3], strides = [1, 1] : tensor<3x3xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
      }
    }
    return
  }
}

// -----// IR Dump After CSE (cse) //----- //
module {
  func.func @matmul_static_dispatch_0_matmul_3x3x5() {
    %c3 = arith.constant 3 : index
    %c0 = arith.constant 0 : index
    %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<3x5xf32>>
    %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<5x3xf32>>
    %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
    %workgroup_id_x = hal.interface.workgroup.id[0] : index
    %workgroup_count_x = hal.interface.workgroup.count[0] : index
    %workgroup_id_y = hal.interface.workgroup.id[1] : index
    %workgroup_count_y = hal.interface.workgroup.count[1] : index
    %3 = affine.apply affine_map<()[s0] -> (s0 * 3)>()[%workgroup_id_y]
    %4 = affine.apply affine_map<()[s0] -> (s0 * 3)>()[%workgroup_count_y]
    scf.for %arg0 = %3 to %c3 step %4 {
      %5 = affine.apply affine_map<()[s0] -> (s0 * 3)>()[%workgroup_id_x]
      %6 = affine.apply affine_map<()[s0] -> (s0 * 3)>()[%workgroup_count_x]
      scf.for %arg1 = %5 to %c3 step %6 {
        %7 = flow.dispatch.tensor.load %0, offsets = [%arg0, 0], sizes = [3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<3x5xf32>
        %8 = flow.dispatch.tensor.load %1, offsets = [0, %arg1], sizes = [5, 3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x3xf32>
        %9 = flow.dispatch.tensor.load %2, offsets = [%arg0, %arg1], sizes = [3, 3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<3x3xf32>
        %10 = linalg.matmul {lowering_config = #iree_codegen.lowering_config<tile_sizes = [[3, 3, 4]]>} ins(%7, %8 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%9 : tensor<3x3xf32>) -> tensor<3x3xf32>
        flow.dispatch.tensor.store %10, %2, offsets = [%arg0, %arg1], sizes = [3, 3], strides = [1, 1] : tensor<3x3xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
      }
    }
    return
  }
}

// -----// IR Dump After RemoveSingleIterationLoop (iree-codegen-remove-single-iteration-loop) //----- //
func.func @matmul_static_dispatch_0_matmul_3x3x5() {
  %c0 = arith.constant 0 : index
  %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<3x5xf32>>
  %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<5x3xf32>>
  %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
  %workgroup_id_x = hal.interface.workgroup.id[0] : index
  %workgroup_id_y = hal.interface.workgroup.id[1] : index
  %3 = affine.apply affine_map<()[s0] -> (s0 * 3)>()[%workgroup_id_y]
  %4 = affine.apply affine_map<()[s0] -> (s0 * 3)>()[%workgroup_id_x]
  %5 = flow.dispatch.tensor.load %0, offsets = [%3, 0], sizes = [3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<3x5xf32>
  %6 = flow.dispatch.tensor.load %1, offsets = [0, %4], sizes = [5, 3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x3xf32>
  %7 = flow.dispatch.tensor.load %2, offsets = [%3, %4], sizes = [3, 3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<3x3xf32>
  %8 = linalg.matmul {lowering_config = #iree_codegen.lowering_config<tile_sizes = [[3, 3, 4]]>} ins(%5, %6 : tensor<3x5xf32>, tensor<5x3xf32>) outs(%7 : tensor<3x3xf32>) -> tensor<3x3xf32>
  flow.dispatch.tensor.store %8, %2, offsets = [%3, %4], sizes = [3, 3], strides = [1, 1] : tensor<3x3xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
  return
}

// -----// IR Dump After LLVMGPUTensorAlloc (iree-llvmgpu-alloc) //----- //
func.func @matmul_static_dispatch_0_matmul_3x3x5() {
  %c0 = arith.constant 0 : index
  %c5 = arith.constant 5 : index
  %c4 = arith.constant 4 : index
  %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<3x5xf32>>
  %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<5x3xf32>>
  %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
  %workgroup_id_x = hal.interface.workgroup.id[0] : index
  %workgroup_id_y = hal.interface.workgroup.id[1] : index
  %3 = affine.apply affine_map<()[s0] -> (s0 * 3)>()[%workgroup_id_y]
  %4 = affine.apply affine_map<()[s0] -> (s0 * 3)>()[%workgroup_id_x]
  %5 = flow.dispatch.tensor.load %0, offsets = [%3, 0], sizes = [3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<3x5xf32>
  %6 = flow.dispatch.tensor.load %1, offsets = [0, %4], sizes = [5, 3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x3xf32>
  %7 = flow.dispatch.tensor.load %2, offsets = [%3, %4], sizes = [3, 3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<3x3xf32>
  %8 = scf.for %arg0 = %c0 to %c5 step %c4 iter_args(%arg1 = %7) -> (tensor<3x3xf32>) {
    %9 = affine.min affine_map<(d0) -> (-d0 + 5, 4)>(%arg0)
    %10 = affine.min affine_map<(d0) -> (-d0 + 5, 4)>(%arg0)
    %extracted_slice = tensor.extract_slice %5[0, %arg0] [3, %9] [1, 1] : tensor<3x5xf32> to tensor<3x?xf32>
    %extracted_slice_0 = tensor.extract_slice %6[%arg0, 0] [%10, 3] [1, 1] : tensor<5x3xf32> to tensor<?x3xf32>
    %11 = linalg.matmul {__internal_linalg_transform__ = "workgroup_k_tiled", lowering_config = #iree_codegen.lowering_config<tile_sizes = [[3, 3, 4]]>} ins(%extracted_slice, %extracted_slice_0 : tensor<3x?xf32>, tensor<?x3xf32>) outs(%arg1 : tensor<3x3xf32>) -> tensor<3x3xf32>
    scf.yield %11 : tensor<3x3xf32>
  }
  flow.dispatch.tensor.store %8, %2, offsets = [%3, %4], sizes = [3, 3], strides = [1, 1] : tensor<3x3xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
  return
}

// -----// IR Dump After LLVMGPUTileTensor (iree-llvmgpu-tile-tensor) //----- //
func.func @matmul_static_dispatch_0_matmul_3x3x5() {
  %c3 = arith.constant 3 : index
  %c0 = arith.constant 0 : index
  %c5 = arith.constant 5 : index
  %c4 = arith.constant 4 : index
  %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<3x5xf32>>
  %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<5x3xf32>>
  %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
  %workgroup_id_x = hal.interface.workgroup.id[0] : index
  %workgroup_id_y = hal.interface.workgroup.id[1] : index
  %3 = affine.apply affine_map<()[s0] -> (s0 * 3)>()[%workgroup_id_y]
  %4 = affine.apply affine_map<()[s0] -> (s0 * 3)>()[%workgroup_id_x]
  %5 = flow.dispatch.tensor.load %0, offsets = [%3, 0], sizes = [3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<3x5xf32>
  %6 = flow.dispatch.tensor.load %1, offsets = [0, %4], sizes = [5, 3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x3xf32>
  %7 = flow.dispatch.tensor.load %2, offsets = [%3, %4], sizes = [3, 3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<3x3xf32>
  %8 = scf.for %arg0 = %c0 to %c5 step %c4 iter_args(%arg1 = %7) -> (tensor<3x3xf32>) {
    %9 = affine.min affine_map<(d0) -> (-d0 + 5, 4)>(%arg0)
    %10 = affine.min affine_map<(d0) -> (-d0 + 5, 4)>(%arg0)
    %extracted_slice = tensor.extract_slice %5[0, %arg0] [3, %9] [1, 1] : tensor<3x5xf32> to tensor<3x?xf32>
    %extracted_slice_0 = tensor.extract_slice %6[%arg0, 0] [%10, 3] [1, 1] : tensor<5x3xf32> to tensor<?x3xf32>
    %11 = scf.foreach_thread (%arg2, %arg3) in (%c3, %c3) shared_outs(%arg4 = %arg1) -> (tensor<3x3xf32>) {
      %extracted_slice_1 = tensor.extract_slice %extracted_slice[%arg2, 0] [1, %9] [1, 1] : tensor<3x?xf32> to tensor<1x?xf32>
      %extracted_slice_2 = tensor.extract_slice %extracted_slice_0[0, %arg3] [%9, 1] [1, 1] : tensor<?x3xf32> to tensor<?x1xf32>
      %extracted_slice_3 = tensor.extract_slice %arg4[%arg2, %arg3] [1, 1] [1, 1] : tensor<3x3xf32> to tensor<1x1xf32>
      %12 = scf.for %arg5 = %c0 to %9 step %c4 iter_args(%arg6 = %extracted_slice_3) -> (tensor<1x1xf32>) {
        %13 = affine.min affine_map<(d0, d1) -> (4, d0 - d1)>(%9, %arg5)
        %14 = affine.min affine_map<(d0, d1) -> (4, d0 - d1)>(%9, %arg5)
        %extracted_slice_4 = tensor.extract_slice %extracted_slice_2[%arg5, 0] [%14, 1] [1, 1] : tensor<?x1xf32> to tensor<?x1xf32>
        %extracted_slice_5 = tensor.extract_slice %extracted_slice_1[0, %arg5] [1, %13] [1, 1] : tensor<1x?xf32> to tensor<1x?xf32>
        %15 = linalg.matmul {__internal_linalg_transform__ = "workgroup_k_tiled", lowering_config = #iree_codegen.lowering_config<tile_sizes = [[3, 3, 4]]>} ins(%extracted_slice_5, %extracted_slice_4 : tensor<1x?xf32>, tensor<?x1xf32>) outs(%arg6 : tensor<1x1xf32>) -> tensor<1x1xf32>
        scf.yield %15 : tensor<1x1xf32>
      }
      scf.foreach_thread.perform_concurrently {
        tensor.parallel_insert_slice %12 into %arg4[%arg2, %arg3] [1, 1] [1, 1] : tensor<1x1xf32> into tensor<3x3xf32>
      }
    } {mapping = [#gpu.thread<y>, #gpu.thread<x>]}
    scf.yield %11 : tensor<3x3xf32>
  }
  flow.dispatch.tensor.store %8, %2, offsets = [%3, %4], sizes = [3, 3], strides = [1, 1] : tensor<3x3xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
  return
}

// -----// IR Dump After GPUVectorization (iree-codegen-gpu-vectorization) //----- //
func.func @matmul_static_dispatch_0_matmul_3x3x5() {
  %c3 = arith.constant 3 : index
  %c0 = arith.constant 0 : index
  %c5 = arith.constant 5 : index
  %c4 = arith.constant 4 : index
  %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<3x5xf32>>
  %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<5x3xf32>>
  %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
  %workgroup_id_x = hal.interface.workgroup.id[0] : index
  %workgroup_id_y = hal.interface.workgroup.id[1] : index
  %3 = affine.apply affine_map<()[s0] -> (s0 * 3)>()[%workgroup_id_y]
  %4 = affine.apply affine_map<()[s0] -> (s0 * 3)>()[%workgroup_id_x]
  %5 = flow.dispatch.tensor.load %0, offsets = [%3, 0], sizes = [3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<3x5xf32>
  %6 = flow.dispatch.tensor.load %1, offsets = [0, %4], sizes = [5, 3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x3xf32>
  %7 = flow.dispatch.tensor.load %2, offsets = [%3, %4], sizes = [3, 3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<3x3xf32>
  %8 = scf.for %arg0 = %c0 to %c5 step %c4 iter_args(%arg1 = %7) -> (tensor<3x3xf32>) {
    %9 = affine.min affine_map<(d0) -> (-d0 + 5, 4)>(%arg0)
    %10 = affine.min affine_map<(d0) -> (-d0 + 5, 4)>(%arg0)
    %extracted_slice = tensor.extract_slice %5[0, %arg0] [3, %9] [1, 1] : tensor<3x5xf32> to tensor<3x?xf32>
    %extracted_slice_0 = tensor.extract_slice %6[%arg0, 0] [%10, 3] [1, 1] : tensor<5x3xf32> to tensor<?x3xf32>
    %11 = scf.foreach_thread (%arg2, %arg3) in (%c3, %c3) shared_outs(%arg4 = %arg1) -> (tensor<3x3xf32>) {
      %extracted_slice_1 = tensor.extract_slice %extracted_slice[%arg2, 0] [1, %9] [1, 1] : tensor<3x?xf32> to tensor<1x?xf32>
      %extracted_slice_2 = tensor.extract_slice %extracted_slice_0[0, %arg3] [%9, 1] [1, 1] : tensor<?x3xf32> to tensor<?x1xf32>
      %extracted_slice_3 = tensor.extract_slice %arg4[%arg2, %arg3] [1, 1] [1, 1] : tensor<3x3xf32> to tensor<1x1xf32>
      %12 = scf.for %arg5 = %c0 to %9 step %c4 iter_args(%arg6 = %extracted_slice_3) -> (tensor<1x1xf32>) {
        %13 = affine.min affine_map<(d0, d1) -> (4, d0 - d1)>(%9, %arg5)
        %14 = affine.min affine_map<(d0, d1) -> (4, d0 - d1)>(%9, %arg5)
        %extracted_slice_4 = tensor.extract_slice %extracted_slice_2[%arg5, 0] [%14, 1] [1, 1] : tensor<?x1xf32> to tensor<?x1xf32>
        %extracted_slice_5 = tensor.extract_slice %extracted_slice_1[0, %arg5] [1, %13] [1, 1] : tensor<1x?xf32> to tensor<1x?xf32>
        %15 = linalg.matmul {__internal_linalg_transform__ = "workgroup_k_tiled", lowering_config = #iree_codegen.lowering_config<tile_sizes = [[3, 3, 4]]>} ins(%extracted_slice_5, %extracted_slice_4 : tensor<1x?xf32>, tensor<?x1xf32>) outs(%arg6 : tensor<1x1xf32>) -> tensor<1x1xf32>
        scf.yield %15 : tensor<1x1xf32>
      }
      scf.foreach_thread.perform_concurrently {
        tensor.parallel_insert_slice %12 into %arg4[%arg2, %arg3] [1, 1] [1, 1] : tensor<1x1xf32> into tensor<3x3xf32>
      }
    } {mapping = [#gpu.thread<y>, #gpu.thread<x>]}
    scf.yield %11 : tensor<3x3xf32>
  }
  flow.dispatch.tensor.store %8, %2, offsets = [%3, %4], sizes = [3, 3], strides = [1, 1] : tensor<3x3xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
  return
}

// -----// IR Dump After Canonicalizer (canonicalize) //----- //
func.func @matmul_static_dispatch_0_matmul_3x3x5() {
  %c3 = arith.constant 3 : index
  %c0 = arith.constant 0 : index
  %c5 = arith.constant 5 : index
  %c4 = arith.constant 4 : index
  %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<3x5xf32>>
  %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<5x3xf32>>
  %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
  %workgroup_id_x = hal.interface.workgroup.id[0] : index
  %workgroup_id_y = hal.interface.workgroup.id[1] : index
  %3 = affine.apply affine_map<()[s0] -> (s0 * 3)>()[%workgroup_id_y]
  %4 = affine.apply affine_map<()[s0] -> (s0 * 3)>()[%workgroup_id_x]
  %5 = flow.dispatch.tensor.load %0, offsets = [%3, 0], sizes = [3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<3x5xf32>
  %6 = flow.dispatch.tensor.load %1, offsets = [0, %4], sizes = [5, 3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x3xf32>
  %7 = flow.dispatch.tensor.load %2, offsets = [%3, %4], sizes = [3, 3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<3x3xf32>
  %8 = scf.for %arg0 = %c0 to %c5 step %c4 iter_args(%arg1 = %7) -> (tensor<3x3xf32>) {
    %9 = affine.min affine_map<(d0) -> (-d0 + 5, 4)>(%arg0)
    %10 = affine.min affine_map<(d0) -> (-d0 + 5, 4)>(%arg0)
    %extracted_slice = tensor.extract_slice %5[0, %arg0] [3, %9] [1, 1] : tensor<3x5xf32> to tensor<3x?xf32>
    %extracted_slice_0 = tensor.extract_slice %6[%arg0, 0] [%10, 3] [1, 1] : tensor<5x3xf32> to tensor<?x3xf32>
    %11 = scf.foreach_thread (%arg2, %arg3) in (%c3, %c3) shared_outs(%arg4 = %arg1) -> (tensor<3x3xf32>) {
      %extracted_slice_1 = tensor.extract_slice %extracted_slice[%arg2, 0] [1, %9] [1, 1] : tensor<3x?xf32> to tensor<1x?xf32>
      %extracted_slice_2 = tensor.extract_slice %extracted_slice_0[0, %arg3] [%9, 1] [1, 1] : tensor<?x3xf32> to tensor<?x1xf32>
      %extracted_slice_3 = tensor.extract_slice %arg4[%arg2, %arg3] [1, 1] [1, 1] : tensor<3x3xf32> to tensor<1x1xf32>
      %12 = scf.for %arg5 = %c0 to %9 step %c4 iter_args(%arg6 = %extracted_slice_3) -> (tensor<1x1xf32>) {
        %13 = affine.min affine_map<(d0, d1) -> (4, d0 - d1)>(%9, %arg5)
        %14 = affine.min affine_map<(d0, d1) -> (4, d0 - d1)>(%9, %arg5)
        %extracted_slice_4 = tensor.extract_slice %extracted_slice_2[%arg5, 0] [%14, 1] [1, 1] : tensor<?x1xf32> to tensor<?x1xf32>
        %extracted_slice_5 = tensor.extract_slice %extracted_slice_1[0, %arg5] [1, %13] [1, 1] : tensor<1x?xf32> to tensor<1x?xf32>
        %15 = linalg.matmul {__internal_linalg_transform__ = "workgroup_k_tiled", lowering_config = #iree_codegen.lowering_config<tile_sizes = [[3, 3, 4]]>} ins(%extracted_slice_5, %extracted_slice_4 : tensor<1x?xf32>, tensor<?x1xf32>) outs(%arg6 : tensor<1x1xf32>) -> tensor<1x1xf32>
        scf.yield %15 : tensor<1x1xf32>
      }
      scf.foreach_thread.perform_concurrently {
        tensor.parallel_insert_slice %12 into %arg4[%arg2, %arg3] [1, 1] [1, 1] : tensor<1x1xf32> into tensor<3x3xf32>
      }
    } {mapping = [#gpu.thread<y>, #gpu.thread<x>]}
    scf.yield %11 : tensor<3x3xf32>
  }
  flow.dispatch.tensor.store %8, %2, offsets = [%3, %4], sizes = [3, 3], strides = [1, 1] : tensor<3x3xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
  return
}

// -----// IR Dump After CSE (cse) //----- //
func.func @matmul_static_dispatch_0_matmul_3x3x5() {
  %c3 = arith.constant 3 : index
  %c0 = arith.constant 0 : index
  %c5 = arith.constant 5 : index
  %c4 = arith.constant 4 : index
  %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<3x5xf32>>
  %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<5x3xf32>>
  %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
  %workgroup_id_x = hal.interface.workgroup.id[0] : index
  %workgroup_id_y = hal.interface.workgroup.id[1] : index
  %3 = affine.apply affine_map<()[s0] -> (s0 * 3)>()[%workgroup_id_y]
  %4 = affine.apply affine_map<()[s0] -> (s0 * 3)>()[%workgroup_id_x]
  %5 = flow.dispatch.tensor.load %0, offsets = [%3, 0], sizes = [3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<3x5xf32>
  %6 = flow.dispatch.tensor.load %1, offsets = [0, %4], sizes = [5, 3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x3xf32>
  %7 = flow.dispatch.tensor.load %2, offsets = [%3, %4], sizes = [3, 3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<3x3xf32>
  %8 = scf.for %arg0 = %c0 to %c5 step %c4 iter_args(%arg1 = %7) -> (tensor<3x3xf32>) {
    %9 = affine.min affine_map<(d0) -> (-d0 + 5, 4)>(%arg0)
    %extracted_slice = tensor.extract_slice %5[0, %arg0] [3, %9] [1, 1] : tensor<3x5xf32> to tensor<3x?xf32>
    %extracted_slice_0 = tensor.extract_slice %6[%arg0, 0] [%9, 3] [1, 1] : tensor<5x3xf32> to tensor<?x3xf32>
    %10 = scf.foreach_thread (%arg2, %arg3) in (%c3, %c3) shared_outs(%arg4 = %arg1) -> (tensor<3x3xf32>) {
      %extracted_slice_1 = tensor.extract_slice %extracted_slice[%arg2, 0] [1, %9] [1, 1] : tensor<3x?xf32> to tensor<1x?xf32>
      %extracted_slice_2 = tensor.extract_slice %extracted_slice_0[0, %arg3] [%9, 1] [1, 1] : tensor<?x3xf32> to tensor<?x1xf32>
      %extracted_slice_3 = tensor.extract_slice %arg4[%arg2, %arg3] [1, 1] [1, 1] : tensor<3x3xf32> to tensor<1x1xf32>
      %11 = scf.for %arg5 = %c0 to %9 step %c4 iter_args(%arg6 = %extracted_slice_3) -> (tensor<1x1xf32>) {
        %12 = affine.min affine_map<(d0, d1) -> (4, d0 - d1)>(%9, %arg5)
        %extracted_slice_4 = tensor.extract_slice %extracted_slice_2[%arg5, 0] [%12, 1] [1, 1] : tensor<?x1xf32> to tensor<?x1xf32>
        %extracted_slice_5 = tensor.extract_slice %extracted_slice_1[0, %arg5] [1, %12] [1, 1] : tensor<1x?xf32> to tensor<1x?xf32>
        %13 = linalg.matmul {__internal_linalg_transform__ = "workgroup_k_tiled", lowering_config = #iree_codegen.lowering_config<tile_sizes = [[3, 3, 4]]>} ins(%extracted_slice_5, %extracted_slice_4 : tensor<1x?xf32>, tensor<?x1xf32>) outs(%arg6 : tensor<1x1xf32>) -> tensor<1x1xf32>
        scf.yield %13 : tensor<1x1xf32>
      }
      scf.foreach_thread.perform_concurrently {
        tensor.parallel_insert_slice %11 into %arg4[%arg2, %arg3] [1, 1] [1, 1] : tensor<1x1xf32> into tensor<3x3xf32>
      }
    } {mapping = [#gpu.thread<y>, #gpu.thread<x>]}
    scf.yield %10 : tensor<3x3xf32>
  }
  flow.dispatch.tensor.store %8, %2, offsets = [%3, %4], sizes = [3, 3], strides = [1, 1] : tensor<3x3xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
  return
}

// -----// IR Dump After EliminateEmptyTensors (iree-eliminate-empty-tensors) //----- //
module {
  func.func @matmul_static_dispatch_0_matmul_3x3x5() {
    %c3 = arith.constant 3 : index
    %c0 = arith.constant 0 : index
    %c5 = arith.constant 5 : index
    %c4 = arith.constant 4 : index
    %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<3x5xf32>>
    %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<5x3xf32>>
    %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
    %workgroup_id_x = hal.interface.workgroup.id[0] : index
    %workgroup_id_y = hal.interface.workgroup.id[1] : index
    %3 = affine.apply affine_map<()[s0] -> (s0 * 3)>()[%workgroup_id_y]
    %4 = affine.apply affine_map<()[s0] -> (s0 * 3)>()[%workgroup_id_x]
    %5 = flow.dispatch.tensor.load %0, offsets = [%3, 0], sizes = [3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<3x5xf32>
    %6 = flow.dispatch.tensor.load %1, offsets = [0, %4], sizes = [5, 3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x3xf32>
    %7 = flow.dispatch.tensor.load %2, offsets = [%3, %4], sizes = [3, 3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<3x3xf32>
    %8 = scf.for %arg0 = %c0 to %c5 step %c4 iter_args(%arg1 = %7) -> (tensor<3x3xf32>) {
      %9 = affine.min affine_map<(d0) -> (-d0 + 5, 4)>(%arg0)
      %extracted_slice = tensor.extract_slice %5[0, %arg0] [3, %9] [1, 1] : tensor<3x5xf32> to tensor<3x?xf32>
      %extracted_slice_0 = tensor.extract_slice %6[%arg0, 0] [%9, 3] [1, 1] : tensor<5x3xf32> to tensor<?x3xf32>
      %10 = scf.foreach_thread (%arg2, %arg3) in (%c3, %c3) shared_outs(%arg4 = %arg1) -> (tensor<3x3xf32>) {
        %extracted_slice_1 = tensor.extract_slice %extracted_slice[%arg2, 0] [1, %9] [1, 1] : tensor<3x?xf32> to tensor<1x?xf32>
        %extracted_slice_2 = tensor.extract_slice %extracted_slice_0[0, %arg3] [%9, 1] [1, 1] : tensor<?x3xf32> to tensor<?x1xf32>
        %extracted_slice_3 = tensor.extract_slice %arg4[%arg2, %arg3] [1, 1] [1, 1] : tensor<3x3xf32> to tensor<1x1xf32>
        %11 = scf.for %arg5 = %c0 to %9 step %c4 iter_args(%arg6 = %extracted_slice_3) -> (tensor<1x1xf32>) {
          %12 = affine.min affine_map<(d0, d1) -> (4, d0 - d1)>(%9, %arg5)
          %extracted_slice_4 = tensor.extract_slice %extracted_slice_2[%arg5, 0] [%12, 1] [1, 1] : tensor<?x1xf32> to tensor<?x1xf32>
          %extracted_slice_5 = tensor.extract_slice %extracted_slice_1[0, %arg5] [1, %12] [1, 1] : tensor<1x?xf32> to tensor<1x?xf32>
          %13 = linalg.matmul {__internal_linalg_transform__ = "workgroup_k_tiled", lowering_config = #iree_codegen.lowering_config<tile_sizes = [[3, 3, 4]]>} ins(%extracted_slice_5, %extracted_slice_4 : tensor<1x?xf32>, tensor<?x1xf32>) outs(%arg6 : tensor<1x1xf32>) -> tensor<1x1xf32>
          scf.yield %13 : tensor<1x1xf32>
        }
        scf.foreach_thread.perform_concurrently {
          tensor.parallel_insert_slice %11 into %arg4[%arg2, %arg3] [1, 1] [1, 1] : tensor<1x1xf32> into tensor<3x3xf32>
        }
      } {mapping = [#gpu.thread<y>, #gpu.thread<x>]}
      scf.yield %10 : tensor<3x3xf32>
    }
    flow.dispatch.tensor.store %8, %2, offsets = [%3, %4], sizes = [3, 3], strides = [1, 1] : tensor<3x3xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
    return
  }
}

// -----// IR Dump After EmptyTensorToAllocTensor (empty-tensor-to-alloc-tensor) //----- //
module {
  func.func @matmul_static_dispatch_0_matmul_3x3x5() {
    %c3 = arith.constant 3 : index
    %c0 = arith.constant 0 : index
    %c5 = arith.constant 5 : index
    %c4 = arith.constant 4 : index
    %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<3x5xf32>>
    %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<5x3xf32>>
    %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
    %workgroup_id_x = hal.interface.workgroup.id[0] : index
    %workgroup_id_y = hal.interface.workgroup.id[1] : index
    %3 = affine.apply affine_map<()[s0] -> (s0 * 3)>()[%workgroup_id_y]
    %4 = affine.apply affine_map<()[s0] -> (s0 * 3)>()[%workgroup_id_x]
    %5 = flow.dispatch.tensor.load %0, offsets = [%3, 0], sizes = [3, 5], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<3x5xf32>> -> tensor<3x5xf32>
    %6 = flow.dispatch.tensor.load %1, offsets = [0, %4], sizes = [5, 3], strides = [1, 1] : !flow.dispatch.tensor<readonly:tensor<5x3xf32>> -> tensor<5x3xf32>
    %7 = flow.dispatch.tensor.load %2, offsets = [%3, %4], sizes = [3, 3], strides = [1, 1] : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>> -> tensor<3x3xf32>
    %8 = scf.for %arg0 = %c0 to %c5 step %c4 iter_args(%arg1 = %7) -> (tensor<3x3xf32>) {
      %9 = affine.min affine_map<(d0) -> (-d0 + 5, 4)>(%arg0)
      %extracted_slice = tensor.extract_slice %5[0, %arg0] [3, %9] [1, 1] : tensor<3x5xf32> to tensor<3x?xf32>
      %extracted_slice_0 = tensor.extract_slice %6[%arg0, 0] [%9, 3] [1, 1] : tensor<5x3xf32> to tensor<?x3xf32>
      %10 = scf.foreach_thread (%arg2, %arg3) in (%c3, %c3) shared_outs(%arg4 = %arg1) -> (tensor<3x3xf32>) {
        %extracted_slice_1 = tensor.extract_slice %extracted_slice[%arg2, 0] [1, %9] [1, 1] : tensor<3x?xf32> to tensor<1x?xf32>
        %extracted_slice_2 = tensor.extract_slice %extracted_slice_0[0, %arg3] [%9, 1] [1, 1] : tensor<?x3xf32> to tensor<?x1xf32>
        %extracted_slice_3 = tensor.extract_slice %arg4[%arg2, %arg3] [1, 1] [1, 1] : tensor<3x3xf32> to tensor<1x1xf32>
        %11 = scf.for %arg5 = %c0 to %9 step %c4 iter_args(%arg6 = %extracted_slice_3) -> (tensor<1x1xf32>) {
          %12 = affine.min affine_map<(d0, d1) -> (4, d0 - d1)>(%9, %arg5)
          %extracted_slice_4 = tensor.extract_slice %extracted_slice_2[%arg5, 0] [%12, 1] [1, 1] : tensor<?x1xf32> to tensor<?x1xf32>
          %extracted_slice_5 = tensor.extract_slice %extracted_slice_1[0, %arg5] [1, %12] [1, 1] : tensor<1x?xf32> to tensor<1x?xf32>
          %13 = linalg.matmul {__internal_linalg_transform__ = "workgroup_k_tiled", lowering_config = #iree_codegen.lowering_config<tile_sizes = [[3, 3, 4]]>} ins(%extracted_slice_5, %extracted_slice_4 : tensor<1x?xf32>, tensor<?x1xf32>) outs(%arg6 : tensor<1x1xf32>) -> tensor<1x1xf32>
          scf.yield %13 : tensor<1x1xf32>
        }
        scf.foreach_thread.perform_concurrently {
          tensor.parallel_insert_slice %11 into %arg4[%arg2, %arg3] [1, 1] [1, 1] : tensor<1x1xf32> into tensor<3x3xf32>
        }
      } {mapping = [#gpu.thread<y>, #gpu.thread<x>]}
      scf.yield %10 : tensor<3x3xf32>
    }
    flow.dispatch.tensor.store %8, %2, offsets = [%3, %4], sizes = [3, 3], strides = [1, 1] : tensor<3x3xf32> -> !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
    return
  }
}

// -----// IR Dump After IREEComprehensiveBufferize (iree-codegen-iree-comprehensive-bufferize) //----- //
module {
  func.func @matmul_static_dispatch_0_matmul_3x3x5() {
    %c3 = arith.constant 3 : index
    %c0 = arith.constant 0 : index
    %c5 = arith.constant 5 : index
    %c4 = arith.constant 4 : index
    %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<3x5xf32, #hal.descriptor_type<storage_buffer>>
    memref.assume_alignment %0, 64 : memref<3x5xf32, #hal.descriptor_type<storage_buffer>>
    %1 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<3x5xf32>>
    %2 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<5x3xf32, #hal.descriptor_type<storage_buffer>>
    memref.assume_alignment %2, 64 : memref<5x3xf32, #hal.descriptor_type<storage_buffer>>
    %3 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<5x3xf32>>
    %4 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : memref<3x3xf32, #hal.descriptor_type<storage_buffer>>
    memref.assume_alignment %4, 64 : memref<3x3xf32, #hal.descriptor_type<storage_buffer>>
    %5 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
    %6 = scf.for %arg0 = %c0 to %c5 step %c4 iter_args(%arg1 = %4) -> (memref<3x3xf32, #hal.descriptor_type<storage_buffer>>) {
      %7 = affine.min affine_map<(d0) -> (-d0 + 5, 4)>(%arg0)
      %subview = memref.subview %0[0, %arg0] [3, %7] [1, 1] : memref<3x5xf32, #hal.descriptor_type<storage_buffer>> to memref<3x?xf32, strided<[5, 1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      %subview_0 = memref.subview %2[%arg0, 0] [%7, 3] [1, 1] : memref<5x3xf32, #hal.descriptor_type<storage_buffer>> to memref<?x3xf32, strided<[3, 1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      scf.foreach_thread (%arg2, %arg3) in (%c3, %c3) {
        %subview_1 = memref.subview %subview[%arg2, 0] [1, %7] [1, 1] : memref<3x?xf32, strided<[5, 1], offset: ?>, #hal.descriptor_type<storage_buffer>> to memref<1x?xf32, strided<[5, 1], offset: ?>, #hal.descriptor_type<storage_buffer>>
        %subview_2 = memref.subview %subview_0[0, %arg3] [%7, 1] [1, 1] : memref<?x3xf32, strided<[3, 1], offset: ?>, #hal.descriptor_type<storage_buffer>> to memref<?x1xf32, strided<[3, 1], offset: ?>, #hal.descriptor_type<storage_buffer>>
        %subview_3 = memref.subview %arg1[%arg2, %arg3] [1, 1] [1, 1] : memref<3x3xf32, #hal.descriptor_type<storage_buffer>> to memref<1x1xf32, strided<[3, 1], offset: ?>, #hal.descriptor_type<storage_buffer>>
        %8 = scf.for %arg4 = %c0 to %7 step %c4 iter_args(%arg5 = %subview_3) -> (memref<1x1xf32, strided<[3, 1], offset: ?>, #hal.descriptor_type<storage_buffer>>) {
          %9 = affine.min affine_map<(d0, d1) -> (4, d0 - d1)>(%7, %arg4)
          %subview_5 = memref.subview %subview_2[%arg4, 0] [%9, 1] [1, 1] : memref<?x1xf32, strided<[3, 1], offset: ?>, #hal.descriptor_type<storage_buffer>> to memref<?x1xf32, strided<[3, 1], offset: ?>, #hal.descriptor_type<storage_buffer>>
          %subview_6 = memref.subview %subview_1[0, %arg4] [1, %9] [1, 1] : memref<1x?xf32, strided<[5, 1], offset: ?>, #hal.descriptor_type<storage_buffer>> to memref<1x?xf32, strided<[5, 1], offset: ?>, #hal.descriptor_type<storage_buffer>>
          linalg.matmul {__internal_linalg_transform__ = "workgroup_k_tiled", lowering_config = #iree_codegen.lowering_config<tile_sizes = [[3, 3, 4]]>} ins(%subview_6, %subview_5 : memref<1x?xf32, strided<[5, 1], offset: ?>, #hal.descriptor_type<storage_buffer>>, memref<?x1xf32, strided<[3, 1], offset: ?>, #hal.descriptor_type<storage_buffer>>) outs(%arg5 : memref<1x1xf32, strided<[3, 1], offset: ?>, #hal.descriptor_type<storage_buffer>>)
          scf.yield %arg5 : memref<1x1xf32, strided<[3, 1], offset: ?>, #hal.descriptor_type<storage_buffer>>
        }
        %subview_4 = memref.subview %arg1[%arg2, %arg3] [1, 1] [1, 1] : memref<3x3xf32, #hal.descriptor_type<storage_buffer>> to memref<1x1xf32, strided<[3, 1], offset: ?>, #hal.descriptor_type<storage_buffer>>
        memref.copy %8, %subview_4 : memref<1x1xf32, strided<[3, 1], offset: ?>, #hal.descriptor_type<storage_buffer>> to memref<1x1xf32, strided<[3, 1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      } {mapping = [#gpu.thread<y>, #gpu.thread<x>]}
      scf.yield %arg1 : memref<3x3xf32, #hal.descriptor_type<storage_buffer>>
    }
    memref.copy %6, %4 : memref<3x3xf32, #hal.descriptor_type<storage_buffer>> to memref<3x3xf32, #hal.descriptor_type<storage_buffer>>
    return
  }
}

// -----// IR Dump After ResolveShapedTypeResultDims (resolve-shaped-type-result-dims) //----- //
module {
  func.func @matmul_static_dispatch_0_matmul_3x3x5() {
    %c3 = arith.constant 3 : index
    %c0 = arith.constant 0 : index
    %c5 = arith.constant 5 : index
    %c4 = arith.constant 4 : index
    %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<3x5xf32, #hal.descriptor_type<storage_buffer>>
    memref.assume_alignment %0, 64 : memref<3x5xf32, #hal.descriptor_type<storage_buffer>>
    %1 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<3x5xf32>>
    %2 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<5x3xf32, #hal.descriptor_type<storage_buffer>>
    memref.assume_alignment %2, 64 : memref<5x3xf32, #hal.descriptor_type<storage_buffer>>
    %3 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<5x3xf32>>
    %4 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : memref<3x3xf32, #hal.descriptor_type<storage_buffer>>
    memref.assume_alignment %4, 64 : memref<3x3xf32, #hal.descriptor_type<storage_buffer>>
    %5 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
    %6 = scf.for %arg0 = %c0 to %c5 step %c4 iter_args(%arg1 = %4) -> (memref<3x3xf32, #hal.descriptor_type<storage_buffer>>) {
      %7 = affine.min affine_map<(d0) -> (-d0 + 5, 4)>(%arg0)
      %subview = memref.subview %0[0, %arg0] [3, %7] [1, 1] : memref<3x5xf32, #hal.descriptor_type<storage_buffer>> to memref<3x?xf32, strided<[5, 1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      %subview_0 = memref.subview %2[%arg0, 0] [%7, 3] [1, 1] : memref<5x3xf32, #hal.descriptor_type<storage_buffer>> to memref<?x3xf32, strided<[3, 1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      scf.foreach_thread (%arg2, %arg3) in (%c3, %c3) {
        %subview_1 = memref.subview %subview[%arg2, 0] [1, %7] [1, 1] : memref<3x?xf32, strided<[5, 1], offset: ?>, #hal.descriptor_type<storage_buffer>> to memref<1x?xf32, strided<[5, 1], offset: ?>, #hal.descriptor_type<storage_buffer>>
        %subview_2 = memref.subview %subview_0[0, %arg3] [%7, 1] [1, 1] : memref<?x3xf32, strided<[3, 1], offset: ?>, #hal.descriptor_type<storage_buffer>> to memref<?x1xf32, strided<[3, 1], offset: ?>, #hal.descriptor_type<storage_buffer>>
        %subview_3 = memref.subview %arg1[%arg2, %arg3] [1, 1] [1, 1] : memref<3x3xf32, #hal.descriptor_type<storage_buffer>> to memref<1x1xf32, strided<[3, 1], offset: ?>, #hal.descriptor_type<storage_buffer>>
        %8 = scf.for %arg4 = %c0 to %7 step %c4 iter_args(%arg5 = %subview_3) -> (memref<1x1xf32, strided<[3, 1], offset: ?>, #hal.descriptor_type<storage_buffer>>) {
          %9 = affine.min affine_map<(d0, d1) -> (4, d0 - d1)>(%7, %arg4)
          %subview_5 = memref.subview %subview_2[%arg4, 0] [%9, 1] [1, 1] : memref<?x1xf32, strided<[3, 1], offset: ?>, #hal.descriptor_type<storage_buffer>> to memref<?x1xf32, strided<[3, 1], offset: ?>, #hal.descriptor_type<storage_buffer>>
          %subview_6 = memref.subview %subview_1[0, %arg4] [1, %9] [1, 1] : memref<1x?xf32, strided<[5, 1], offset: ?>, #hal.descriptor_type<storage_buffer>> to memref<1x?xf32, strided<[5, 1], offset: ?>, #hal.descriptor_type<storage_buffer>>
          linalg.matmul {__internal_linalg_transform__ = "workgroup_k_tiled", lowering_config = #iree_codegen.lowering_config<tile_sizes = [[3, 3, 4]]>} ins(%subview_6, %subview_5 : memref<1x?xf32, strided<[5, 1], offset: ?>, #hal.descriptor_type<storage_buffer>>, memref<?x1xf32, strided<[3, 1], offset: ?>, #hal.descriptor_type<storage_buffer>>) outs(%arg5 : memref<1x1xf32, strided<[3, 1], offset: ?>, #hal.descriptor_type<storage_buffer>>)
          scf.yield %arg5 : memref<1x1xf32, strided<[3, 1], offset: ?>, #hal.descriptor_type<storage_buffer>>
        }
        %subview_4 = memref.subview %arg1[%arg2, %arg3] [1, 1] [1, 1] : memref<3x3xf32, #hal.descriptor_type<storage_buffer>> to memref<1x1xf32, strided<[3, 1], offset: ?>, #hal.descriptor_type<storage_buffer>>
        memref.copy %8, %subview_4 : memref<1x1xf32, strided<[3, 1], offset: ?>, #hal.descriptor_type<storage_buffer>> to memref<1x1xf32, strided<[3, 1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      } {mapping = [#gpu.thread<y>, #gpu.thread<x>]}
      scf.yield %arg1 : memref<3x3xf32, #hal.descriptor_type<storage_buffer>>
    }
    memref.copy %6, %4 : memref<3x3xf32, #hal.descriptor_type<storage_buffer>> to memref<3x3xf32, #hal.descriptor_type<storage_buffer>>
    return
  }
}

// -----// IR Dump After Canonicalizer (canonicalize) //----- //
func.func @matmul_static_dispatch_0_matmul_3x3x5() {
  %c3 = arith.constant 3 : index
  %c0 = arith.constant 0 : index
  %c5 = arith.constant 5 : index
  %c4 = arith.constant 4 : index
  %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<3x5xf32, #hal.descriptor_type<storage_buffer>>
  memref.assume_alignment %0, 64 : memref<3x5xf32, #hal.descriptor_type<storage_buffer>>
  %1 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<3x5xf32>>
  %2 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<5x3xf32, #hal.descriptor_type<storage_buffer>>
  memref.assume_alignment %2, 64 : memref<5x3xf32, #hal.descriptor_type<storage_buffer>>
  %3 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<5x3xf32>>
  %4 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : memref<3x3xf32, #hal.descriptor_type<storage_buffer>>
  memref.assume_alignment %4, 64 : memref<3x3xf32, #hal.descriptor_type<storage_buffer>>
  %5 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
  scf.for %arg0 = %c0 to %c5 step %c4 {
    %6 = affine.min affine_map<(d0) -> (-d0 + 5, 4)>(%arg0)
    %subview = memref.subview %0[0, %arg0] [3, %6] [1, 1] : memref<3x5xf32, #hal.descriptor_type<storage_buffer>> to memref<3x?xf32, strided<[5, 1], offset: ?>, #hal.descriptor_type<storage_buffer>>
    %subview_0 = memref.subview %2[%arg0, 0] [%6, 3] [1, 1] : memref<5x3xf32, #hal.descriptor_type<storage_buffer>> to memref<?x3xf32, strided<[3, 1], offset: ?>, #hal.descriptor_type<storage_buffer>>
    scf.foreach_thread (%arg1, %arg2) in (%c3, %c3) {
      %subview_1 = memref.subview %subview[%arg1, 0] [1, %6] [1, 1] : memref<3x?xf32, strided<[5, 1], offset: ?>, #hal.descriptor_type<storage_buffer>> to memref<1x?xf32, strided<[5, 1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      %subview_2 = memref.subview %subview_0[0, %arg2] [%6, 1] [1, 1] : memref<?x3xf32, strided<[3, 1], offset: ?>, #hal.descriptor_type<storage_buffer>> to memref<?x1xf32, strided<[3, 1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      %subview_3 = memref.subview %4[%arg1, %arg2] [1, 1] [1, 1] : memref<3x3xf32, #hal.descriptor_type<storage_buffer>> to memref<1x1xf32, strided<[3, 1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      scf.for %arg3 = %c0 to %6 step %c4 {
        %7 = affine.min affine_map<(d0, d1) -> (4, d0 - d1)>(%6, %arg3)
        %subview_5 = memref.subview %subview_2[%arg3, 0] [%7, 1] [1, 1] : memref<?x1xf32, strided<[3, 1], offset: ?>, #hal.descriptor_type<storage_buffer>> to memref<?x1xf32, strided<[3, 1], offset: ?>, #hal.descriptor_type<storage_buffer>>
        %subview_6 = memref.subview %subview_1[0, %arg3] [1, %7] [1, 1] : memref<1x?xf32, strided<[5, 1], offset: ?>, #hal.descriptor_type<storage_buffer>> to memref<1x?xf32, strided<[5, 1], offset: ?>, #hal.descriptor_type<storage_buffer>>
        linalg.matmul {__internal_linalg_transform__ = "workgroup_k_tiled", lowering_config = #iree_codegen.lowering_config<tile_sizes = [[3, 3, 4]]>} ins(%subview_6, %subview_5 : memref<1x?xf32, strided<[5, 1], offset: ?>, #hal.descriptor_type<storage_buffer>>, memref<?x1xf32, strided<[3, 1], offset: ?>, #hal.descriptor_type<storage_buffer>>) outs(%subview_3 : memref<1x1xf32, strided<[3, 1], offset: ?>, #hal.descriptor_type<storage_buffer>>)
      }
      %subview_4 = memref.subview %4[%arg1, %arg2] [1, 1] [1, 1] : memref<3x3xf32, #hal.descriptor_type<storage_buffer>> to memref<1x1xf32, strided<[3, 1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      memref.copy %subview_3, %subview_4 : memref<1x1xf32, strided<[3, 1], offset: ?>, #hal.descriptor_type<storage_buffer>> to memref<1x1xf32, strided<[3, 1], offset: ?>, #hal.descriptor_type<storage_buffer>>
    } {mapping = [#gpu.thread<y>, #gpu.thread<x>]}
  }
  return
}

// -----// IR Dump After CSE (cse) //----- //
func.func @matmul_static_dispatch_0_matmul_3x3x5() {
  %c3 = arith.constant 3 : index
  %c0 = arith.constant 0 : index
  %c5 = arith.constant 5 : index
  %c4 = arith.constant 4 : index
  %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<3x5xf32, #hal.descriptor_type<storage_buffer>>
  memref.assume_alignment %0, 64 : memref<3x5xf32, #hal.descriptor_type<storage_buffer>>
  %1 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<3x5xf32>>
  %2 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<5x3xf32, #hal.descriptor_type<storage_buffer>>
  memref.assume_alignment %2, 64 : memref<5x3xf32, #hal.descriptor_type<storage_buffer>>
  %3 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<5x3xf32>>
  %4 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : memref<3x3xf32, #hal.descriptor_type<storage_buffer>>
  memref.assume_alignment %4, 64 : memref<3x3xf32, #hal.descriptor_type<storage_buffer>>
  %5 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
  scf.for %arg0 = %c0 to %c5 step %c4 {
    %6 = affine.min affine_map<(d0) -> (-d0 + 5, 4)>(%arg0)
    %subview = memref.subview %0[0, %arg0] [3, %6] [1, 1] : memref<3x5xf32, #hal.descriptor_type<storage_buffer>> to memref<3x?xf32, strided<[5, 1], offset: ?>, #hal.descriptor_type<storage_buffer>>
    %subview_0 = memref.subview %2[%arg0, 0] [%6, 3] [1, 1] : memref<5x3xf32, #hal.descriptor_type<storage_buffer>> to memref<?x3xf32, strided<[3, 1], offset: ?>, #hal.descriptor_type<storage_buffer>>
    scf.foreach_thread (%arg1, %arg2) in (%c3, %c3) {
      %subview_1 = memref.subview %subview[%arg1, 0] [1, %6] [1, 1] : memref<3x?xf32, strided<[5, 1], offset: ?>, #hal.descriptor_type<storage_buffer>> to memref<1x?xf32, strided<[5, 1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      %subview_2 = memref.subview %subview_0[0, %arg2] [%6, 1] [1, 1] : memref<?x3xf32, strided<[3, 1], offset: ?>, #hal.descriptor_type<storage_buffer>> to memref<?x1xf32, strided<[3, 1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      %subview_3 = memref.subview %4[%arg1, %arg2] [1, 1] [1, 1] : memref<3x3xf32, #hal.descriptor_type<storage_buffer>> to memref<1x1xf32, strided<[3, 1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      scf.for %arg3 = %c0 to %6 step %c4 {
        %7 = affine.min affine_map<(d0, d1) -> (4, d0 - d1)>(%6, %arg3)
        %subview_4 = memref.subview %subview_2[%arg3, 0] [%7, 1] [1, 1] : memref<?x1xf32, strided<[3, 1], offset: ?>, #hal.descriptor_type<storage_buffer>> to memref<?x1xf32, strided<[3, 1], offset: ?>, #hal.descriptor_type<storage_buffer>>
        %subview_5 = memref.subview %subview_1[0, %arg3] [1, %7] [1, 1] : memref<1x?xf32, strided<[5, 1], offset: ?>, #hal.descriptor_type<storage_buffer>> to memref<1x?xf32, strided<[5, 1], offset: ?>, #hal.descriptor_type<storage_buffer>>
        linalg.matmul {__internal_linalg_transform__ = "workgroup_k_tiled", lowering_config = #iree_codegen.lowering_config<tile_sizes = [[3, 3, 4]]>} ins(%subview_5, %subview_4 : memref<1x?xf32, strided<[5, 1], offset: ?>, #hal.descriptor_type<storage_buffer>>, memref<?x1xf32, strided<[3, 1], offset: ?>, #hal.descriptor_type<storage_buffer>>) outs(%subview_3 : memref<1x1xf32, strided<[3, 1], offset: ?>, #hal.descriptor_type<storage_buffer>>)
      }
      memref.copy %subview_3, %subview_3 : memref<1x1xf32, strided<[3, 1], offset: ?>, #hal.descriptor_type<storage_buffer>> to memref<1x1xf32, strided<[3, 1], offset: ?>, #hal.descriptor_type<storage_buffer>>
    } {mapping = [#gpu.thread<y>, #gpu.thread<x>]}
  }
  return
}

// -----// IR Dump After Canonicalizer (canonicalize) //----- //
func.func @matmul_static_dispatch_0_matmul_3x3x5() {
  %c3 = arith.constant 3 : index
  %c0 = arith.constant 0 : index
  %c5 = arith.constant 5 : index
  %c4 = arith.constant 4 : index
  %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<3x5xf32, #hal.descriptor_type<storage_buffer>>
  memref.assume_alignment %0, 64 : memref<3x5xf32, #hal.descriptor_type<storage_buffer>>
  %1 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<3x5xf32>>
  %2 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<5x3xf32, #hal.descriptor_type<storage_buffer>>
  memref.assume_alignment %2, 64 : memref<5x3xf32, #hal.descriptor_type<storage_buffer>>
  %3 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<5x3xf32>>
  %4 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : memref<3x3xf32, #hal.descriptor_type<storage_buffer>>
  memref.assume_alignment %4, 64 : memref<3x3xf32, #hal.descriptor_type<storage_buffer>>
  %5 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : !flow.dispatch.tensor<readwrite:tensor<3x3xf32>>
  scf.for %arg0 = %c0 to %c5 step %c4 {
    %6 = affine.min affine_map<(d0) -> (-d0 + 5, 4)>(%arg0)
    %subview = memref.subview %0[0, %arg0] [3, %6] [1, 1] : memref<3x5xf32, #hal.descriptor_type<storage_buffer>> to memref<3x?xf32, strided<[5, 1], offset: ?>, #hal.descriptor_type<storage_buffer>>
    %subview_0 = memref.subview %2[%arg0, 0] [%6, 3] [1, 1] : memref<5x3xf32, #hal.descriptor_type<storage_buffer>> to memref<?x3xf32, strided<[3, 1], offset: ?>, #hal.descriptor_type<storage_buffer>>
    scf.foreach_thread (%arg1, %arg2) in (%c3, %c3) {
      %subview_1 = memref.subview %subview[%arg1, 0] [1, %6] [1, 1] : memref<3x?xf32, strided<[5, 1], offset: ?>, #hal.descriptor_type<storage_buffer>> to memref<1x?xf32, strided<[5, 1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      %subview_2 = memref.subview %subview_0[0, %arg2] [%6, 1] [1, 1] : memref<?x3xf32, strided<[3, 1], offset: ?>, #hal.descriptor_type<storage_buffer>> to memref<?x1xf32, strided<[3, 1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      %subview_3 = memref.subview %4[%arg1, %arg2] [1, 1] [1, 1] : memref<3x3xf32, #hal.descriptor_type<storage_buffer>> to memref<1x1xf32, strided<[3, 1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      scf.for %arg3 = %c0 to %6 step %c4 {
        %7 = affine.min affine_map<(d0, d1) -> (4, d0 - d1)>(%6, %arg3)
        %subview_4 = memref.subview %subview_2[%arg3, 0] [%7, 1] [1, 1] : memref<?x1xf32, strided<[3, 1], offset: ?>, #hal.descriptor_type<storage_buffer>> to memref<?x1xf32, strided<[3, 1], offset: ?>, #hal.descriptor_type<storage_buffer>>
        %subview_5 = memref.subview %subview_1[0, %arg3] [1, %7] [1, 1] : memref<1x?xf32, strided<[5, 1], offset: ?>, #hal.descriptor_type<storage_buffer>> to memref<1x?xf32, strided<[5, 1], offset: ?>, #hal.descriptor_type<storage_buffer>>
        linalg.matmul {__internal_linalg_transform__ = "workgroup_k_tiled", lowering_config = #iree_codegen.lowering_config<tile_sizes = [[3, 3, 4]]>} ins(%subview_5, %subview_4 : memref<1x?xf32, strided<[5, 1], offset: ?>, #hal.descriptor_type<storage_buffer>>, memref<?x1xf32, strided<[3, 1], offset: ?>, #hal.descriptor_type<storage_buffer>>) outs(%subview_3 : memref<1x1xf32, strided<[3, 1], offset: ?>, #hal.descriptor_type<storage_buffer>>)
      }
    } {mapping = [#gpu.thread<y>, #gpu.thread<x>]}
  }
  return
}

// -----// IR Dump After CleanupBufferAllocView (iree-codegen-cleanup-buffer-alloc-view) //----- //
func.func @matmul_static_dispatch_0_matmul_3x3x5() {
  %c3 = arith.constant 3 : index
  %c0 = arith.constant 0 : index
  %c5 = arith.constant 5 : index
  %c4 = arith.constant 4 : index
  %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<3x5xf32, #hal.descriptor_type<storage_buffer>>
  memref.assume_alignment %0, 64 : memref<3x5xf32, #hal.descriptor_type<storage_buffer>>
  %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<5x3xf32, #hal.descriptor_type<storage_buffer>>
  memref.assume_alignment %1, 64 : memref<5x3xf32, #hal.descriptor_type<storage_buffer>>
  %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : memref<3x3xf32, #hal.descriptor_type<storage_buffer>>
  memref.assume_alignment %2, 64 : memref<3x3xf32, #hal.descriptor_type<storage_buffer>>
  scf.for %arg0 = %c0 to %c5 step %c4 {
    %3 = affine.min affine_map<(d0) -> (-d0 + 5, 4)>(%arg0)
    %subview = memref.subview %0[0, %arg0] [3, %3] [1, 1] : memref<3x5xf32, #hal.descriptor_type<storage_buffer>> to memref<3x?xf32, strided<[5, 1], offset: ?>, #hal.descriptor_type<storage_buffer>>
    %subview_0 = memref.subview %1[%arg0, 0] [%3, 3] [1, 1] : memref<5x3xf32, #hal.descriptor_type<storage_buffer>> to memref<?x3xf32, strided<[3, 1], offset: ?>, #hal.descriptor_type<storage_buffer>>
    scf.foreach_thread (%arg1, %arg2) in (%c3, %c3) {
      %subview_1 = memref.subview %subview[%arg1, 0] [1, %3] [1, 1] : memref<3x?xf32, strided<[5, 1], offset: ?>, #hal.descriptor_type<storage_buffer>> to memref<1x?xf32, strided<[5, 1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      %subview_2 = memref.subview %subview_0[0, %arg2] [%3, 1] [1, 1] : memref<?x3xf32, strided<[3, 1], offset: ?>, #hal.descriptor_type<storage_buffer>> to memref<?x1xf32, strided<[3, 1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      %subview_3 = memref.subview %2[%arg1, %arg2] [1, 1] [1, 1] : memref<3x3xf32, #hal.descriptor_type<storage_buffer>> to memref<1x1xf32, strided<[3, 1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      scf.for %arg3 = %c0 to %3 step %c4 {
        %4 = affine.min affine_map<(d0, d1) -> (4, d0 - d1)>(%3, %arg3)
        %subview_4 = memref.subview %subview_2[%arg3, 0] [%4, 1] [1, 1] : memref<?x1xf32, strided<[3, 1], offset: ?>, #hal.descriptor_type<storage_buffer>> to memref<?x1xf32, strided<[3, 1], offset: ?>, #hal.descriptor_type<storage_buffer>>
        %subview_5 = memref.subview %subview_1[0, %arg3] [1, %4] [1, 1] : memref<1x?xf32, strided<[5, 1], offset: ?>, #hal.descriptor_type<storage_buffer>> to memref<1x?xf32, strided<[5, 1], offset: ?>, #hal.descriptor_type<storage_buffer>>
        linalg.matmul {__internal_linalg_transform__ = "workgroup_k_tiled", lowering_config = #iree_codegen.lowering_config<tile_sizes = [[3, 3, 4]]>} ins(%subview_5, %subview_4 : memref<1x?xf32, strided<[5, 1], offset: ?>, #hal.descriptor_type<storage_buffer>>, memref<?x1xf32, strided<[3, 1], offset: ?>, #hal.descriptor_type<storage_buffer>>) outs(%subview_3 : memref<1x1xf32, strided<[3, 1], offset: ?>, #hal.descriptor_type<storage_buffer>>)
      }
    } {mapping = [#gpu.thread<y>, #gpu.thread<x>]}
  }
  return
}

// -----// IR Dump After Canonicalizer (canonicalize) //----- //
module {
  func.func @matmul_static_dispatch_0_matmul_3x3x5() {
    %c3 = arith.constant 3 : index
    %c0 = arith.constant 0 : index
    %c5 = arith.constant 5 : index
    %c4 = arith.constant 4 : index
    %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<3x5xf32, #hal.descriptor_type<storage_buffer>>
    memref.assume_alignment %0, 64 : memref<3x5xf32, #hal.descriptor_type<storage_buffer>>
    %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<5x3xf32, #hal.descriptor_type<storage_buffer>>
    memref.assume_alignment %1, 64 : memref<5x3xf32, #hal.descriptor_type<storage_buffer>>
    %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : memref<3x3xf32, #hal.descriptor_type<storage_buffer>>
    memref.assume_alignment %2, 64 : memref<3x3xf32, #hal.descriptor_type<storage_buffer>>
    scf.for %arg0 = %c0 to %c5 step %c4 {
      %3 = affine.min affine_map<(d0) -> (-d0 + 5, 4)>(%arg0)
      %subview = memref.subview %0[0, %arg0] [3, %3] [1, 1] : memref<3x5xf32, #hal.descriptor_type<storage_buffer>> to memref<3x?xf32, strided<[5, 1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      %subview_0 = memref.subview %1[%arg0, 0] [%3, 3] [1, 1] : memref<5x3xf32, #hal.descriptor_type<storage_buffer>> to memref<?x3xf32, strided<[3, 1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      scf.foreach_thread (%arg1, %arg2) in (%c3, %c3) {
        %subview_1 = memref.subview %subview[%arg1, 0] [1, %3] [1, 1] : memref<3x?xf32, strided<[5, 1], offset: ?>, #hal.descriptor_type<storage_buffer>> to memref<1x?xf32, strided<[5, 1], offset: ?>, #hal.descriptor_type<storage_buffer>>
        %subview_2 = memref.subview %subview_0[0, %arg2] [%3, 1] [1, 1] : memref<?x3xf32, strided<[3, 1], offset: ?>, #hal.descriptor_type<storage_buffer>> to memref<?x1xf32, strided<[3, 1], offset: ?>, #hal.descriptor_type<storage_buffer>>
        %subview_3 = memref.subview %2[%arg1, %arg2] [1, 1] [1, 1] : memref<3x3xf32, #hal.descriptor_type<storage_buffer>> to memref<1x1xf32, strided<[3, 1], offset: ?>, #hal.descriptor_type<storage_buffer>>
        scf.for %arg3 = %c0 to %3 step %c4 {
          %4 = affine.min affine_map<(d0, d1) -> (4, d0 - d1)>(%3, %arg3)
          %subview_4 = memref.subview %subview_2[%arg3, 0] [%4, 1] [1, 1] : memref<?x1xf32, strided<[3, 1], offset: ?>, #hal.descriptor_type<storage_buffer>> to memref<?x1xf32, strided<[3, 1], offset: ?>, #hal.descriptor_type<storage_buffer>>
          %subview_5 = memref.subview %subview_1[0, %arg3] [1, %4] [1, 1] : memref<1x?xf32, strided<[5, 1], offset: ?>, #hal.descriptor_type<storage_buffer>> to memref<1x?xf32, strided<[5, 1], offset: ?>, #hal.descriptor_type<storage_buffer>>
          linalg.matmul {__internal_linalg_transform__ = "workgroup_k_tiled", lowering_config = #iree_codegen.lowering_config<tile_sizes = [[3, 3, 4]]>} ins(%subview_5, %subview_4 : memref<1x?xf32, strided<[5, 1], offset: ?>, #hal.descriptor_type<storage_buffer>>, memref<?x1xf32, strided<[3, 1], offset: ?>, #hal.descriptor_type<storage_buffer>>) outs(%subview_3 : memref<1x1xf32, strided<[3, 1], offset: ?>, #hal.descriptor_type<storage_buffer>>)
        }
      } {mapping = [#gpu.thread<y>, #gpu.thread<x>]}
    }
    return
  }
}

// -----// IR Dump After CSE (cse) //----- //
module {
  func.func @matmul_static_dispatch_0_matmul_3x3x5() {
    %c3 = arith.constant 3 : index
    %c0 = arith.constant 0 : index
    %c5 = arith.constant 5 : index
    %c4 = arith.constant 4 : index
    %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<3x5xf32, #hal.descriptor_type<storage_buffer>>
    memref.assume_alignment %0, 64 : memref<3x5xf32, #hal.descriptor_type<storage_buffer>>
    %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<5x3xf32, #hal.descriptor_type<storage_buffer>>
    memref.assume_alignment %1, 64 : memref<5x3xf32, #hal.descriptor_type<storage_buffer>>
    %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : memref<3x3xf32, #hal.descriptor_type<storage_buffer>>
    memref.assume_alignment %2, 64 : memref<3x3xf32, #hal.descriptor_type<storage_buffer>>
    scf.for %arg0 = %c0 to %c5 step %c4 {
      %3 = affine.min affine_map<(d0) -> (-d0 + 5, 4)>(%arg0)
      %subview = memref.subview %0[0, %arg0] [3, %3] [1, 1] : memref<3x5xf32, #hal.descriptor_type<storage_buffer>> to memref<3x?xf32, strided<[5, 1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      %subview_0 = memref.subview %1[%arg0, 0] [%3, 3] [1, 1] : memref<5x3xf32, #hal.descriptor_type<storage_buffer>> to memref<?x3xf32, strided<[3, 1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      scf.foreach_thread (%arg1, %arg2) in (%c3, %c3) {
        %subview_1 = memref.subview %subview[%arg1, 0] [1, %3] [1, 1] : memref<3x?xf32, strided<[5, 1], offset: ?>, #hal.descriptor_type<storage_buffer>> to memref<1x?xf32, strided<[5, 1], offset: ?>, #hal.descriptor_type<storage_buffer>>
        %subview_2 = memref.subview %subview_0[0, %arg2] [%3, 1] [1, 1] : memref<?x3xf32, strided<[3, 1], offset: ?>, #hal.descriptor_type<storage_buffer>> to memref<?x1xf32, strided<[3, 1], offset: ?>, #hal.descriptor_type<storage_buffer>>
        %subview_3 = memref.subview %2[%arg1, %arg2] [1, 1] [1, 1] : memref<3x3xf32, #hal.descriptor_type<storage_buffer>> to memref<1x1xf32, strided<[3, 1], offset: ?>, #hal.descriptor_type<storage_buffer>>
        scf.for %arg3 = %c0 to %3 step %c4 {
          %4 = affine.min affine_map<(d0, d1) -> (4, d0 - d1)>(%3, %arg3)
          %subview_4 = memref.subview %subview_2[%arg3, 0] [%4, 1] [1, 1] : memref<?x1xf32, strided<[3, 1], offset: ?>, #hal.descriptor_type<storage_buffer>> to memref<?x1xf32, strided<[3, 1], offset: ?>, #hal.descriptor_type<storage_buffer>>
          %subview_5 = memref.subview %subview_1[0, %arg3] [1, %4] [1, 1] : memref<1x?xf32, strided<[5, 1], offset: ?>, #hal.descriptor_type<storage_buffer>> to memref<1x?xf32, strided<[5, 1], offset: ?>, #hal.descriptor_type<storage_buffer>>
          linalg.matmul {__internal_linalg_transform__ = "workgroup_k_tiled", lowering_config = #iree_codegen.lowering_config<tile_sizes = [[3, 3, 4]]>} ins(%subview_5, %subview_4 : memref<1x?xf32, strided<[5, 1], offset: ?>, #hal.descriptor_type<storage_buffer>>, memref<?x1xf32, strided<[3, 1], offset: ?>, #hal.descriptor_type<storage_buffer>>) outs(%subview_3 : memref<1x1xf32, strided<[3, 1], offset: ?>, #hal.descriptor_type<storage_buffer>>)
        }
      } {mapping = [#gpu.thread<y>, #gpu.thread<x>]}
    }
    return
  }
}

// -----// IR Dump After EraseHALDescriptorTypeFromMemRef (iree-codegen-erase-hal-descriptor-type-from-memref) //----- //
func.func @matmul_static_dispatch_0_matmul_3x3x5() {
  %c3 = arith.constant 3 : index
  %c0 = arith.constant 0 : index
  %c5 = arith.constant 5 : index
  %c4 = arith.constant 4 : index
  %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<3x5xf32>
  memref.assume_alignment %0, 64 : memref<3x5xf32>
  %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<5x3xf32>
  memref.assume_alignment %1, 64 : memref<5x3xf32>
  %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : memref<3x3xf32>
  memref.assume_alignment %2, 64 : memref<3x3xf32>
  scf.for %arg0 = %c0 to %c5 step %c4 {
    %3 = affine.min affine_map<(d0) -> (-d0 + 5, 4)>(%arg0)
    %subview = memref.subview %0[0, %arg0] [3, %3] [1, 1] : memref<3x5xf32> to memref<3x?xf32, strided<[5, 1], offset: ?>>
    %subview_0 = memref.subview %1[%arg0, 0] [%3, 3] [1, 1] : memref<5x3xf32> to memref<?x3xf32, strided<[3, 1], offset: ?>>
    scf.foreach_thread (%arg1, %arg2) in (%c3, %c3) {
      %subview_1 = memref.subview %subview[%arg1, 0] [1, %3] [1, 1] : memref<3x?xf32, strided<[5, 1], offset: ?>> to memref<1x?xf32, strided<[5, 1], offset: ?>>
      %subview_2 = memref.subview %subview_0[0, %arg2] [%3, 1] [1, 1] : memref<?x3xf32, strided<[3, 1], offset: ?>> to memref<?x1xf32, strided<[3, 1], offset: ?>>
      %subview_3 = memref.subview %2[%arg1, %arg2] [1, 1] [1, 1] : memref<3x3xf32> to memref<1x1xf32, strided<[3, 1], offset: ?>>
      scf.for %arg3 = %c0 to %3 step %c4 {
        %4 = affine.min affine_map<(d0, d1) -> (4, d0 - d1)>(%3, %arg3)
        %subview_4 = memref.subview %subview_2[%arg3, 0] [%4, 1] [1, 1] : memref<?x1xf32, strided<[3, 1], offset: ?>> to memref<?x1xf32, strided<[3, 1], offset: ?>>
        %subview_5 = memref.subview %subview_1[0, %arg3] [1, %4] [1, 1] : memref<1x?xf32, strided<[5, 1], offset: ?>> to memref<1x?xf32, strided<[5, 1], offset: ?>>
        linalg.matmul {__internal_linalg_transform__ = "workgroup_k_tiled", lowering_config = #iree_codegen.lowering_config<tile_sizes = [[3, 3, 4]]>} ins(%subview_5, %subview_4 : memref<1x?xf32, strided<[5, 1], offset: ?>>, memref<?x1xf32, strided<[3, 1], offset: ?>>) outs(%subview_3 : memref<1x1xf32, strided<[3, 1], offset: ?>>)
      }
    } {mapping = [#gpu.thread<y>, #gpu.thread<x>]}
  }
  return
}

// -----// IR Dump After LLVMGPUDistribute (iree-llvmgpu-distribute) //----- //
func.func @matmul_static_dispatch_0_matmul_3x3x5() {
  %c3 = arith.constant 3 : index
  %c0 = arith.constant 0 : index
  %c5 = arith.constant 5 : index
  %c4 = arith.constant 4 : index
  %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<3x5xf32>
  memref.assume_alignment %0, 64 : memref<3x5xf32>
  %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<5x3xf32>
  memref.assume_alignment %1, 64 : memref<5x3xf32>
  %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : memref<3x3xf32>
  memref.assume_alignment %2, 64 : memref<3x3xf32>
  scf.for %arg0 = %c0 to %c5 step %c4 {
    %3 = affine.min affine_map<(d0) -> (-d0 + 5, 4)>(%arg0)
    %subview = memref.subview %0[0, %arg0] [3, %3] [1, 1] : memref<3x5xf32> to memref<3x?xf32, strided<[5, 1], offset: ?>>
    %subview_0 = memref.subview %1[%arg0, 0] [%3, 3] [1, 1] : memref<5x3xf32> to memref<?x3xf32, strided<[3, 1], offset: ?>>
    %c1 = arith.constant 1 : index
    %4 = gpu.thread_id  x
    %5 = gpu.thread_id  y
    %6 = gpu.thread_id  z
    %c0_1 = arith.constant 0 : index
    %subview_2 = memref.subview %subview[%5, 0] [1, %3] [1, 1] : memref<3x?xf32, strided<[5, 1], offset: ?>> to memref<1x?xf32, strided<[5, 1], offset: ?>>
    %subview_3 = memref.subview %subview_0[0, %4] [%3, 1] [1, 1] : memref<?x3xf32, strided<[3, 1], offset: ?>> to memref<?x1xf32, strided<[3, 1], offset: ?>>
    %subview_4 = memref.subview %2[%5, %4] [1, 1] [1, 1] : memref<3x3xf32> to memref<1x1xf32, strided<[3, 1], offset: ?>>
    scf.for %arg1 = %c0 to %3 step %c4 {
      %7 = affine.min affine_map<(d0, d1) -> (4, d0 - d1)>(%3, %arg1)
      %subview_5 = memref.subview %subview_3[%arg1, 0] [%7, 1] [1, 1] : memref<?x1xf32, strided<[3, 1], offset: ?>> to memref<?x1xf32, strided<[3, 1], offset: ?>>
      %subview_6 = memref.subview %subview_2[0, %arg1] [1, %7] [1, 1] : memref<1x?xf32, strided<[5, 1], offset: ?>> to memref<1x?xf32, strided<[5, 1], offset: ?>>
      linalg.matmul {__internal_linalg_transform__ = "workgroup_k_tiled", lowering_config = #iree_codegen.lowering_config<tile_sizes = [[3, 3, 4]]>} ins(%subview_6, %subview_5 : memref<1x?xf32, strided<[5, 1], offset: ?>>, memref<?x1xf32, strided<[3, 1], offset: ?>>) outs(%subview_4 : memref<1x1xf32, strided<[3, 1], offset: ?>>)
    }
  }
  return
}

// -----// IR Dump After MemrefCopyToLinalgPass (iree-codegen-memrefcopy-to-linalg) //----- //
func.func @matmul_static_dispatch_0_matmul_3x3x5() {
  %c0 = arith.constant 0 : index
  %c5 = arith.constant 5 : index
  %c4 = arith.constant 4 : index
  %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<3x5xf32>
  memref.assume_alignment %0, 64 : memref<3x5xf32>
  %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<5x3xf32>
  memref.assume_alignment %1, 64 : memref<5x3xf32>
  %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : memref<3x3xf32>
  memref.assume_alignment %2, 64 : memref<3x3xf32>
  scf.for %arg0 = %c0 to %c5 step %c4 {
    %3 = affine.min affine_map<(d0) -> (-d0 + 5, 4)>(%arg0)
    %subview = memref.subview %0[0, %arg0] [3, %3] [1, 1] : memref<3x5xf32> to memref<3x?xf32, strided<[5, 1], offset: ?>>
    %subview_0 = memref.subview %1[%arg0, 0] [%3, 3] [1, 1] : memref<5x3xf32> to memref<?x3xf32, strided<[3, 1], offset: ?>>
    %4 = gpu.thread_id  x
    %5 = gpu.thread_id  y
    %subview_1 = memref.subview %subview[%5, 0] [1, %3] [1, 1] : memref<3x?xf32, strided<[5, 1], offset: ?>> to memref<1x?xf32, strided<[5, 1], offset: ?>>
    %subview_2 = memref.subview %subview_0[0, %4] [%3, 1] [1, 1] : memref<?x3xf32, strided<[3, 1], offset: ?>> to memref<?x1xf32, strided<[3, 1], offset: ?>>
    %subview_3 = memref.subview %2[%5, %4] [1, 1] [1, 1] : memref<3x3xf32> to memref<1x1xf32, strided<[3, 1], offset: ?>>
    scf.for %arg1 = %c0 to %3 step %c4 {
      %6 = affine.min affine_map<(d0, d1) -> (4, d0 - d1)>(%3, %arg1)
      %subview_4 = memref.subview %subview_2[%arg1, 0] [%6, 1] [1, 1] : memref<?x1xf32, strided<[3, 1], offset: ?>> to memref<?x1xf32, strided<[3, 1], offset: ?>>
      %subview_5 = memref.subview %subview_1[0, %arg1] [1, %6] [1, 1] : memref<1x?xf32, strided<[5, 1], offset: ?>> to memref<1x?xf32, strided<[5, 1], offset: ?>>
      linalg.matmul {__internal_linalg_transform__ = "workgroup_k_tiled", lowering_config = #iree_codegen.lowering_config<tile_sizes = [[3, 3, 4]]>} ins(%subview_5, %subview_4 : memref<1x?xf32, strided<[5, 1], offset: ?>>, memref<?x1xf32, strided<[3, 1], offset: ?>>) outs(%subview_3 : memref<1x1xf32, strided<[3, 1], offset: ?>>)
    }
  }
  return
}

// -----// IR Dump After GPUDistributeSharedMemoryCopy (iree-gpu-distribute-shared-memory-copy) //----- //
func.func @matmul_static_dispatch_0_matmul_3x3x5() {
  %c0 = arith.constant 0 : index
  %c5 = arith.constant 5 : index
  %c4 = arith.constant 4 : index
  %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<3x5xf32>
  memref.assume_alignment %0, 64 : memref<3x5xf32>
  %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<5x3xf32>
  memref.assume_alignment %1, 64 : memref<5x3xf32>
  %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : memref<3x3xf32>
  memref.assume_alignment %2, 64 : memref<3x3xf32>
  scf.for %arg0 = %c0 to %c5 step %c4 {
    %3 = affine.min affine_map<(d0) -> (-d0 + 5, 4)>(%arg0)
    %subview = memref.subview %0[0, %arg0] [3, %3] [1, 1] : memref<3x5xf32> to memref<3x?xf32, strided<[5, 1], offset: ?>>
    %subview_0 = memref.subview %1[%arg0, 0] [%3, 3] [1, 1] : memref<5x3xf32> to memref<?x3xf32, strided<[3, 1], offset: ?>>
    %4 = gpu.thread_id  x
    %5 = gpu.thread_id  y
    %subview_1 = memref.subview %subview[%5, 0] [1, %3] [1, 1] : memref<3x?xf32, strided<[5, 1], offset: ?>> to memref<1x?xf32, strided<[5, 1], offset: ?>>
    %subview_2 = memref.subview %subview_0[0, %4] [%3, 1] [1, 1] : memref<?x3xf32, strided<[3, 1], offset: ?>> to memref<?x1xf32, strided<[3, 1], offset: ?>>
    %subview_3 = memref.subview %2[%5, %4] [1, 1] [1, 1] : memref<3x3xf32> to memref<1x1xf32, strided<[3, 1], offset: ?>>
    scf.for %arg1 = %c0 to %3 step %c4 {
      %6 = affine.min affine_map<(d0, d1) -> (4, d0 - d1)>(%3, %arg1)
      %subview_4 = memref.subview %subview_2[%arg1, 0] [%6, 1] [1, 1] : memref<?x1xf32, strided<[3, 1], offset: ?>> to memref<?x1xf32, strided<[3, 1], offset: ?>>
      %subview_5 = memref.subview %subview_1[0, %arg1] [1, %6] [1, 1] : memref<1x?xf32, strided<[5, 1], offset: ?>> to memref<1x?xf32, strided<[5, 1], offset: ?>>
      linalg.matmul {__internal_linalg_transform__ = "workgroup_k_tiled", lowering_config = #iree_codegen.lowering_config<tile_sizes = [[3, 3, 4]]>} ins(%subview_5, %subview_4 : memref<1x?xf32, strided<[5, 1], offset: ?>>, memref<?x1xf32, strided<[3, 1], offset: ?>>) outs(%subview_3 : memref<1x1xf32, strided<[3, 1], offset: ?>>)
    }
  }
  return
}

// -----// IR Dump After Canonicalizer (canonicalize) //----- //
module {
  func.func @matmul_static_dispatch_0_matmul_3x3x5() {
    %c0 = arith.constant 0 : index
    %c5 = arith.constant 5 : index
    %c4 = arith.constant 4 : index
    %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<3x5xf32>
    memref.assume_alignment %0, 64 : memref<3x5xf32>
    %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<5x3xf32>
    memref.assume_alignment %1, 64 : memref<5x3xf32>
    %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : memref<3x3xf32>
    memref.assume_alignment %2, 64 : memref<3x3xf32>
    scf.for %arg0 = %c0 to %c5 step %c4 {
      %3 = affine.min affine_map<(d0) -> (-d0 + 5, 4)>(%arg0)
      %subview = memref.subview %0[0, %arg0] [3, %3] [1, 1] : memref<3x5xf32> to memref<3x?xf32, strided<[5, 1], offset: ?>>
      %subview_0 = memref.subview %1[%arg0, 0] [%3, 3] [1, 1] : memref<5x3xf32> to memref<?x3xf32, strided<[3, 1], offset: ?>>
      %4 = gpu.thread_id  x
      %5 = gpu.thread_id  y
      %subview_1 = memref.subview %subview[%5, 0] [1, %3] [1, 1] : memref<3x?xf32, strided<[5, 1], offset: ?>> to memref<1x?xf32, strided<[5, 1], offset: ?>>
      %subview_2 = memref.subview %subview_0[0, %4] [%3, 1] [1, 1] : memref<?x3xf32, strided<[3, 1], offset: ?>> to memref<?x1xf32, strided<[3, 1], offset: ?>>
      %subview_3 = memref.subview %2[%5, %4] [1, 1] [1, 1] : memref<3x3xf32> to memref<1x1xf32, strided<[3, 1], offset: ?>>
      scf.for %arg1 = %c0 to %3 step %c4 {
        %6 = affine.min affine_map<(d0, d1) -> (4, d0 - d1)>(%3, %arg1)
        %subview_4 = memref.subview %subview_2[%arg1, 0] [%6, 1] [1, 1] : memref<?x1xf32, strided<[3, 1], offset: ?>> to memref<?x1xf32, strided<[3, 1], offset: ?>>
        %subview_5 = memref.subview %subview_1[0, %arg1] [1, %6] [1, 1] : memref<1x?xf32, strided<[5, 1], offset: ?>> to memref<1x?xf32, strided<[5, 1], offset: ?>>
        linalg.matmul {__internal_linalg_transform__ = "workgroup_k_tiled", lowering_config = #iree_codegen.lowering_config<tile_sizes = [[3, 3, 4]]>} ins(%subview_5, %subview_4 : memref<1x?xf32, strided<[5, 1], offset: ?>>, memref<?x1xf32, strided<[3, 1], offset: ?>>) outs(%subview_3 : memref<1x1xf32, strided<[3, 1], offset: ?>>)
      }
    }
    return
  }
}

// -----// IR Dump After CSE (cse) //----- //
module {
  func.func @matmul_static_dispatch_0_matmul_3x3x5() {
    %c0 = arith.constant 0 : index
    %c5 = arith.constant 5 : index
    %c4 = arith.constant 4 : index
    %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<3x5xf32>
    memref.assume_alignment %0, 64 : memref<3x5xf32>
    %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<5x3xf32>
    memref.assume_alignment %1, 64 : memref<5x3xf32>
    %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : memref<3x3xf32>
    memref.assume_alignment %2, 64 : memref<3x3xf32>
    scf.for %arg0 = %c0 to %c5 step %c4 {
      %3 = affine.min affine_map<(d0) -> (-d0 + 5, 4)>(%arg0)
      %subview = memref.subview %0[0, %arg0] [3, %3] [1, 1] : memref<3x5xf32> to memref<3x?xf32, strided<[5, 1], offset: ?>>
      %subview_0 = memref.subview %1[%arg0, 0] [%3, 3] [1, 1] : memref<5x3xf32> to memref<?x3xf32, strided<[3, 1], offset: ?>>
      %4 = gpu.thread_id  x
      %5 = gpu.thread_id  y
      %subview_1 = memref.subview %subview[%5, 0] [1, %3] [1, 1] : memref<3x?xf32, strided<[5, 1], offset: ?>> to memref<1x?xf32, strided<[5, 1], offset: ?>>
      %subview_2 = memref.subview %subview_0[0, %4] [%3, 1] [1, 1] : memref<?x3xf32, strided<[3, 1], offset: ?>> to memref<?x1xf32, strided<[3, 1], offset: ?>>
      %subview_3 = memref.subview %2[%5, %4] [1, 1] [1, 1] : memref<3x3xf32> to memref<1x1xf32, strided<[3, 1], offset: ?>>
      scf.for %arg1 = %c0 to %3 step %c4 {
        %6 = affine.min affine_map<(d0, d1) -> (4, d0 - d1)>(%3, %arg1)
        %subview_4 = memref.subview %subview_2[%arg1, 0] [%6, 1] [1, 1] : memref<?x1xf32, strided<[3, 1], offset: ?>> to memref<?x1xf32, strided<[3, 1], offset: ?>>
        %subview_5 = memref.subview %subview_1[0, %arg1] [1, %6] [1, 1] : memref<1x?xf32, strided<[5, 1], offset: ?>> to memref<1x?xf32, strided<[5, 1], offset: ?>>
        linalg.matmul {__internal_linalg_transform__ = "workgroup_k_tiled", lowering_config = #iree_codegen.lowering_config<tile_sizes = [[3, 3, 4]]>} ins(%subview_5, %subview_4 : memref<1x?xf32, strided<[5, 1], offset: ?>>, memref<?x1xf32, strided<[3, 1], offset: ?>>) outs(%subview_3 : memref<1x1xf32, strided<[3, 1], offset: ?>>)
      }
    }
    return
  }
}

// -----// IR Dump After GPUReduceBankConflicts (iree-gpu-reduce-bank-conflicts) //----- //
func.func @matmul_static_dispatch_0_matmul_3x3x5() {
  %c0 = arith.constant 0 : index
  %c5 = arith.constant 5 : index
  %c4 = arith.constant 4 : index
  %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<3x5xf32>
  memref.assume_alignment %0, 64 : memref<3x5xf32>
  %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<5x3xf32>
  memref.assume_alignment %1, 64 : memref<5x3xf32>
  %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : memref<3x3xf32>
  memref.assume_alignment %2, 64 : memref<3x3xf32>
  scf.for %arg0 = %c0 to %c5 step %c4 {
    %3 = affine.min affine_map<(d0) -> (-d0 + 5, 4)>(%arg0)
    %subview = memref.subview %0[0, %arg0] [3, %3] [1, 1] : memref<3x5xf32> to memref<3x?xf32, strided<[5, 1], offset: ?>>
    %subview_0 = memref.subview %1[%arg0, 0] [%3, 3] [1, 1] : memref<5x3xf32> to memref<?x3xf32, strided<[3, 1], offset: ?>>
    %4 = gpu.thread_id  x
    %5 = gpu.thread_id  y
    %subview_1 = memref.subview %subview[%5, 0] [1, %3] [1, 1] : memref<3x?xf32, strided<[5, 1], offset: ?>> to memref<1x?xf32, strided<[5, 1], offset: ?>>
    %subview_2 = memref.subview %subview_0[0, %4] [%3, 1] [1, 1] : memref<?x3xf32, strided<[3, 1], offset: ?>> to memref<?x1xf32, strided<[3, 1], offset: ?>>
    %subview_3 = memref.subview %2[%5, %4] [1, 1] [1, 1] : memref<3x3xf32> to memref<1x1xf32, strided<[3, 1], offset: ?>>
    scf.for %arg1 = %c0 to %3 step %c4 {
      %6 = affine.min affine_map<(d0, d1) -> (4, d0 - d1)>(%3, %arg1)
      %subview_4 = memref.subview %subview_2[%arg1, 0] [%6, 1] [1, 1] : memref<?x1xf32, strided<[3, 1], offset: ?>> to memref<?x1xf32, strided<[3, 1], offset: ?>>
      %subview_5 = memref.subview %subview_1[0, %arg1] [1, %6] [1, 1] : memref<1x?xf32, strided<[5, 1], offset: ?>> to memref<1x?xf32, strided<[5, 1], offset: ?>>
      linalg.matmul {__internal_linalg_transform__ = "workgroup_k_tiled", lowering_config = #iree_codegen.lowering_config<tile_sizes = [[3, 3, 4]]>} ins(%subview_5, %subview_4 : memref<1x?xf32, strided<[5, 1], offset: ?>>, memref<?x1xf32, strided<[3, 1], offset: ?>>) outs(%subview_3 : memref<1x1xf32, strided<[3, 1], offset: ?>>)
    }
  }
  return
}

// -----// IR Dump After WorkGroupSwizzle (iree-workgroup-swizzle) //----- //
func.func @matmul_static_dispatch_0_matmul_3x3x5() {
  %c0 = arith.constant 0 : index
  %c5 = arith.constant 5 : index
  %c4 = arith.constant 4 : index
  %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<3x5xf32>
  memref.assume_alignment %0, 64 : memref<3x5xf32>
  %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<5x3xf32>
  memref.assume_alignment %1, 64 : memref<5x3xf32>
  %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : memref<3x3xf32>
  memref.assume_alignment %2, 64 : memref<3x3xf32>
  scf.for %arg0 = %c0 to %c5 step %c4 {
    %3 = affine.min affine_map<(d0) -> (-d0 + 5, 4)>(%arg0)
    %subview = memref.subview %0[0, %arg0] [3, %3] [1, 1] : memref<3x5xf32> to memref<3x?xf32, strided<[5, 1], offset: ?>>
    %subview_0 = memref.subview %1[%arg0, 0] [%3, 3] [1, 1] : memref<5x3xf32> to memref<?x3xf32, strided<[3, 1], offset: ?>>
    %4 = gpu.thread_id  x
    %5 = gpu.thread_id  y
    %subview_1 = memref.subview %subview[%5, 0] [1, %3] [1, 1] : memref<3x?xf32, strided<[5, 1], offset: ?>> to memref<1x?xf32, strided<[5, 1], offset: ?>>
    %subview_2 = memref.subview %subview_0[0, %4] [%3, 1] [1, 1] : memref<?x3xf32, strided<[3, 1], offset: ?>> to memref<?x1xf32, strided<[3, 1], offset: ?>>
    %subview_3 = memref.subview %2[%5, %4] [1, 1] [1, 1] : memref<3x3xf32> to memref<1x1xf32, strided<[3, 1], offset: ?>>
    scf.for %arg1 = %c0 to %3 step %c4 {
      %6 = affine.min affine_map<(d0, d1) -> (4, d0 - d1)>(%3, %arg1)
      %subview_4 = memref.subview %subview_2[%arg1, 0] [%6, 1] [1, 1] : memref<?x1xf32, strided<[3, 1], offset: ?>> to memref<?x1xf32, strided<[3, 1], offset: ?>>
      %subview_5 = memref.subview %subview_1[0, %arg1] [1, %6] [1, 1] : memref<1x?xf32, strided<[5, 1], offset: ?>> to memref<1x?xf32, strided<[5, 1], offset: ?>>
      linalg.matmul {__internal_linalg_transform__ = "workgroup_k_tiled", lowering_config = #iree_codegen.lowering_config<tile_sizes = [[3, 3, 4]]>} ins(%subview_5, %subview_4 : memref<1x?xf32, strided<[5, 1], offset: ?>>, memref<?x1xf32, strided<[3, 1], offset: ?>>) outs(%subview_3 : memref<1x1xf32, strided<[3, 1], offset: ?>>)
    }
  }
  return
}

// -----// IR Dump After Canonicalizer (canonicalize) //----- //
module {
  func.func @matmul_static_dispatch_0_matmul_3x3x5() {
    %c0 = arith.constant 0 : index
    %c5 = arith.constant 5 : index
    %c4 = arith.constant 4 : index
    %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<3x5xf32>
    memref.assume_alignment %0, 64 : memref<3x5xf32>
    %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<5x3xf32>
    memref.assume_alignment %1, 64 : memref<5x3xf32>
    %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : memref<3x3xf32>
    memref.assume_alignment %2, 64 : memref<3x3xf32>
    scf.for %arg0 = %c0 to %c5 step %c4 {
      %3 = affine.min affine_map<(d0) -> (-d0 + 5, 4)>(%arg0)
      %subview = memref.subview %0[0, %arg0] [3, %3] [1, 1] : memref<3x5xf32> to memref<3x?xf32, strided<[5, 1], offset: ?>>
      %subview_0 = memref.subview %1[%arg0, 0] [%3, 3] [1, 1] : memref<5x3xf32> to memref<?x3xf32, strided<[3, 1], offset: ?>>
      %4 = gpu.thread_id  x
      %5 = gpu.thread_id  y
      %subview_1 = memref.subview %subview[%5, 0] [1, %3] [1, 1] : memref<3x?xf32, strided<[5, 1], offset: ?>> to memref<1x?xf32, strided<[5, 1], offset: ?>>
      %subview_2 = memref.subview %subview_0[0, %4] [%3, 1] [1, 1] : memref<?x3xf32, strided<[3, 1], offset: ?>> to memref<?x1xf32, strided<[3, 1], offset: ?>>
      %subview_3 = memref.subview %2[%5, %4] [1, 1] [1, 1] : memref<3x3xf32> to memref<1x1xf32, strided<[3, 1], offset: ?>>
      scf.for %arg1 = %c0 to %3 step %c4 {
        %6 = affine.min affine_map<(d0, d1) -> (4, d0 - d1)>(%3, %arg1)
        %subview_4 = memref.subview %subview_2[%arg1, 0] [%6, 1] [1, 1] : memref<?x1xf32, strided<[3, 1], offset: ?>> to memref<?x1xf32, strided<[3, 1], offset: ?>>
        %subview_5 = memref.subview %subview_1[0, %arg1] [1, %6] [1, 1] : memref<1x?xf32, strided<[5, 1], offset: ?>> to memref<1x?xf32, strided<[5, 1], offset: ?>>
        linalg.matmul {__internal_linalg_transform__ = "workgroup_k_tiled", lowering_config = #iree_codegen.lowering_config<tile_sizes = [[3, 3, 4]]>} ins(%subview_5, %subview_4 : memref<1x?xf32, strided<[5, 1], offset: ?>>, memref<?x1xf32, strided<[3, 1], offset: ?>>) outs(%subview_3 : memref<1x1xf32, strided<[3, 1], offset: ?>>)
      }
    }
    return
  }
}

// -----// IR Dump After CSE (cse) //----- //
module {
  func.func @matmul_static_dispatch_0_matmul_3x3x5() {
    %c0 = arith.constant 0 : index
    %c5 = arith.constant 5 : index
    %c4 = arith.constant 4 : index
    %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<3x5xf32>
    memref.assume_alignment %0, 64 : memref<3x5xf32>
    %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<5x3xf32>
    memref.assume_alignment %1, 64 : memref<5x3xf32>
    %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : memref<3x3xf32>
    memref.assume_alignment %2, 64 : memref<3x3xf32>
    scf.for %arg0 = %c0 to %c5 step %c4 {
      %3 = affine.min affine_map<(d0) -> (-d0 + 5, 4)>(%arg0)
      %subview = memref.subview %0[0, %arg0] [3, %3] [1, 1] : memref<3x5xf32> to memref<3x?xf32, strided<[5, 1], offset: ?>>
      %subview_0 = memref.subview %1[%arg0, 0] [%3, 3] [1, 1] : memref<5x3xf32> to memref<?x3xf32, strided<[3, 1], offset: ?>>
      %4 = gpu.thread_id  x
      %5 = gpu.thread_id  y
      %subview_1 = memref.subview %subview[%5, 0] [1, %3] [1, 1] : memref<3x?xf32, strided<[5, 1], offset: ?>> to memref<1x?xf32, strided<[5, 1], offset: ?>>
      %subview_2 = memref.subview %subview_0[0, %4] [%3, 1] [1, 1] : memref<?x3xf32, strided<[3, 1], offset: ?>> to memref<?x1xf32, strided<[3, 1], offset: ?>>
      %subview_3 = memref.subview %2[%5, %4] [1, 1] [1, 1] : memref<3x3xf32> to memref<1x1xf32, strided<[3, 1], offset: ?>>
      scf.for %arg1 = %c0 to %3 step %c4 {
        %6 = affine.min affine_map<(d0, d1) -> (4, d0 - d1)>(%3, %arg1)
        %subview_4 = memref.subview %subview_2[%arg1, 0] [%6, 1] [1, 1] : memref<?x1xf32, strided<[3, 1], offset: ?>> to memref<?x1xf32, strided<[3, 1], offset: ?>>
        %subview_5 = memref.subview %subview_1[0, %arg1] [1, %6] [1, 1] : memref<1x?xf32, strided<[5, 1], offset: ?>> to memref<1x?xf32, strided<[5, 1], offset: ?>>
        linalg.matmul {__internal_linalg_transform__ = "workgroup_k_tiled", lowering_config = #iree_codegen.lowering_config<tile_sizes = [[3, 3, 4]]>} ins(%subview_5, %subview_4 : memref<1x?xf32, strided<[5, 1], offset: ?>>, memref<?x1xf32, strided<[3, 1], offset: ?>>) outs(%subview_3 : memref<1x1xf32, strided<[3, 1], offset: ?>>)
      }
    }
    return
  }
}

// -----// IR Dump After FoldMemRefAliasOps (fold-memref-alias-ops) //----- //
func.func @matmul_static_dispatch_0_matmul_3x3x5() {
  %c0 = arith.constant 0 : index
  %c5 = arith.constant 5 : index
  %c4 = arith.constant 4 : index
  %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<3x5xf32>
  memref.assume_alignment %0, 64 : memref<3x5xf32>
  %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<5x3xf32>
  memref.assume_alignment %1, 64 : memref<5x3xf32>
  %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : memref<3x3xf32>
  memref.assume_alignment %2, 64 : memref<3x3xf32>
  scf.for %arg0 = %c0 to %c5 step %c4 {
    %3 = affine.min affine_map<(d0) -> (-d0 + 5, 4)>(%arg0)
    %4 = gpu.thread_id  x
    %5 = gpu.thread_id  y
    %subview = memref.subview %2[%5, %4] [1, 1] [1, 1] : memref<3x3xf32> to memref<1x1xf32, strided<[3, 1], offset: ?>>
    scf.for %arg1 = %c0 to %3 step %c4 {
      %6 = affine.min affine_map<(d0, d1) -> (4, d0 - d1)>(%3, %arg1)
      %7 = affine.apply affine_map<()[s0, s1] -> (s0 + s1)>()[%arg0, %arg1]
      %subview_0 = memref.subview %1[%7, %4] [%6, 1] [1, 1] : memref<5x3xf32> to memref<?x1xf32, strided<[3, 1], offset: ?>>
      %8 = affine.apply affine_map<()[s0, s1] -> (s0 + s1)>()[%arg0, %arg1]
      %subview_1 = memref.subview %0[%5, %8] [1, %6] [1, 1] : memref<3x5xf32> to memref<1x?xf32, strided<[5, 1], offset: ?>>
      linalg.matmul {__internal_linalg_transform__ = "workgroup_k_tiled", lowering_config = #iree_codegen.lowering_config<tile_sizes = [[3, 3, 4]]>} ins(%subview_1, %subview_0 : memref<1x?xf32, strided<[5, 1], offset: ?>>, memref<?x1xf32, strided<[3, 1], offset: ?>>) outs(%subview : memref<1x1xf32, strided<[3, 1], offset: ?>>)
    }
  }
  return
}

// -----// IR Dump After CSE (cse) //----- //
module {
  func.func @matmul_static_dispatch_0_matmul_3x3x5() {
    %c0 = arith.constant 0 : index
    %c5 = arith.constant 5 : index
    %c4 = arith.constant 4 : index
    %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<3x5xf32>
    memref.assume_alignment %0, 64 : memref<3x5xf32>
    %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<5x3xf32>
    memref.assume_alignment %1, 64 : memref<5x3xf32>
    %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : memref<3x3xf32>
    memref.assume_alignment %2, 64 : memref<3x3xf32>
    scf.for %arg0 = %c0 to %c5 step %c4 {
      %3 = affine.min affine_map<(d0) -> (-d0 + 5, 4)>(%arg0)
      %4 = gpu.thread_id  x
      %5 = gpu.thread_id  y
      %subview = memref.subview %2[%5, %4] [1, 1] [1, 1] : memref<3x3xf32> to memref<1x1xf32, strided<[3, 1], offset: ?>>
      scf.for %arg1 = %c0 to %3 step %c4 {
        %6 = affine.min affine_map<(d0, d1) -> (4, d0 - d1)>(%3, %arg1)
        %7 = affine.apply affine_map<()[s0, s1] -> (s0 + s1)>()[%arg0, %arg1]
        %subview_0 = memref.subview %1[%7, %4] [%6, 1] [1, 1] : memref<5x3xf32> to memref<?x1xf32, strided<[3, 1], offset: ?>>
        %subview_1 = memref.subview %0[%5, %7] [1, %6] [1, 1] : memref<3x5xf32> to memref<1x?xf32, strided<[5, 1], offset: ?>>
        linalg.matmul {__internal_linalg_transform__ = "workgroup_k_tiled", lowering_config = #iree_codegen.lowering_config<tile_sizes = [[3, 3, 4]]>} ins(%subview_1, %subview_0 : memref<1x?xf32, strided<[5, 1], offset: ?>>, memref<?x1xf32, strided<[3, 1], offset: ?>>) outs(%subview : memref<1x1xf32, strided<[3, 1], offset: ?>>)
      }
    }
    return
  }
}

// -----// IR Dump After Canonicalizer (canonicalize) //----- //
module {
  func.func @matmul_static_dispatch_0_matmul_3x3x5() {
    %c0 = arith.constant 0 : index
    %c5 = arith.constant 5 : index
    %c4 = arith.constant 4 : index
    %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<3x5xf32>
    memref.assume_alignment %0, 64 : memref<3x5xf32>
    %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<5x3xf32>
    memref.assume_alignment %1, 64 : memref<5x3xf32>
    %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : memref<3x3xf32>
    memref.assume_alignment %2, 64 : memref<3x3xf32>
    scf.for %arg0 = %c0 to %c5 step %c4 {
      %3 = affine.min affine_map<(d0) -> (-d0 + 5, 4)>(%arg0)
      %4 = gpu.thread_id  x
      %5 = gpu.thread_id  y
      %subview = memref.subview %2[%5, %4] [1, 1] [1, 1] : memref<3x3xf32> to memref<1x1xf32, strided<[3, 1], offset: ?>>
      scf.for %arg1 = %c0 to %3 step %c4 {
        %6 = affine.min affine_map<(d0, d1) -> (4, d0 - d1)>(%3, %arg1)
        %7 = affine.apply affine_map<()[s0, s1] -> (s0 + s1)>()[%arg0, %arg1]
        %subview_0 = memref.subview %1[%7, %4] [%6, 1] [1, 1] : memref<5x3xf32> to memref<?x1xf32, strided<[3, 1], offset: ?>>
        %subview_1 = memref.subview %0[%5, %7] [1, %6] [1, 1] : memref<3x5xf32> to memref<1x?xf32, strided<[5, 1], offset: ?>>
        linalg.matmul {__internal_linalg_transform__ = "workgroup_k_tiled", lowering_config = #iree_codegen.lowering_config<tile_sizes = [[3, 3, 4]]>} ins(%subview_1, %subview_0 : memref<1x?xf32, strided<[5, 1], offset: ?>>, memref<?x1xf32, strided<[3, 1], offset: ?>>) outs(%subview : memref<1x1xf32, strided<[3, 1], offset: ?>>)
      }
    }
    return
  }
}

// -----// IR Dump After CSE (cse) //----- //
module {
  func.func @matmul_static_dispatch_0_matmul_3x3x5() {
    %c0 = arith.constant 0 : index
    %c5 = arith.constant 5 : index
    %c4 = arith.constant 4 : index
    %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<3x5xf32>
    memref.assume_alignment %0, 64 : memref<3x5xf32>
    %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<5x3xf32>
    memref.assume_alignment %1, 64 : memref<5x3xf32>
    %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : memref<3x3xf32>
    memref.assume_alignment %2, 64 : memref<3x3xf32>
    scf.for %arg0 = %c0 to %c5 step %c4 {
      %3 = affine.min affine_map<(d0) -> (-d0 + 5, 4)>(%arg0)
      %4 = gpu.thread_id  x
      %5 = gpu.thread_id  y
      %subview = memref.subview %2[%5, %4] [1, 1] [1, 1] : memref<3x3xf32> to memref<1x1xf32, strided<[3, 1], offset: ?>>
      scf.for %arg1 = %c0 to %3 step %c4 {
        %6 = affine.min affine_map<(d0, d1) -> (4, d0 - d1)>(%3, %arg1)
        %7 = affine.apply affine_map<()[s0, s1] -> (s0 + s1)>()[%arg0, %arg1]
        %subview_0 = memref.subview %1[%7, %4] [%6, 1] [1, 1] : memref<5x3xf32> to memref<?x1xf32, strided<[3, 1], offset: ?>>
        %subview_1 = memref.subview %0[%5, %7] [1, %6] [1, 1] : memref<3x5xf32> to memref<1x?xf32, strided<[5, 1], offset: ?>>
        linalg.matmul {__internal_linalg_transform__ = "workgroup_k_tiled", lowering_config = #iree_codegen.lowering_config<tile_sizes = [[3, 3, 4]]>} ins(%subview_1, %subview_0 : memref<1x?xf32, strided<[5, 1], offset: ?>>, memref<?x1xf32, strided<[3, 1], offset: ?>>) outs(%subview : memref<1x1xf32, strided<[3, 1], offset: ?>>)
      }
    }
    return
  }
}

// -----// IR Dump After OptimizeVectorTransfer (iree-codegen-optimize-vector-transfer) //----- //
func.func @matmul_static_dispatch_0_matmul_3x3x5() {
  %c0 = arith.constant 0 : index
  %c5 = arith.constant 5 : index
  %c4 = arith.constant 4 : index
  %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<3x5xf32>
  memref.assume_alignment %0, 64 : memref<3x5xf32>
  %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<5x3xf32>
  memref.assume_alignment %1, 64 : memref<5x3xf32>
  %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : memref<3x3xf32>
  memref.assume_alignment %2, 64 : memref<3x3xf32>
  %3 = gpu.thread_id  x
  %4 = gpu.thread_id  y
  %subview = memref.subview %2[%4, %3] [1, 1] [1, 1] : memref<3x3xf32> to memref<1x1xf32, strided<[3, 1], offset: ?>>
  scf.for %arg0 = %c0 to %c5 step %c4 {
    %5 = affine.min affine_map<(d0) -> (-d0 + 5, 4)>(%arg0)
    scf.for %arg1 = %c0 to %5 step %c4 {
      %6 = affine.min affine_map<(d0, d1) -> (4, d0 - d1)>(%5, %arg1)
      %7 = affine.apply affine_map<()[s0, s1] -> (s0 + s1)>()[%arg0, %arg1]
      %subview_0 = memref.subview %1[%7, %3] [%6, 1] [1, 1] : memref<5x3xf32> to memref<?x1xf32, strided<[3, 1], offset: ?>>
      %subview_1 = memref.subview %0[%4, %7] [1, %6] [1, 1] : memref<3x5xf32> to memref<1x?xf32, strided<[5, 1], offset: ?>>
      linalg.matmul {__internal_linalg_transform__ = "workgroup_k_tiled", lowering_config = #iree_codegen.lowering_config<tile_sizes = [[3, 3, 4]]>} ins(%subview_1, %subview_0 : memref<1x?xf32, strided<[5, 1], offset: ?>>, memref<?x1xf32, strided<[3, 1], offset: ?>>) outs(%subview : memref<1x1xf32, strided<[3, 1], offset: ?>>)
    }
  }
  return
}

// -----// IR Dump After GPUPipelining (iree-gpu-pipelining) //----- //
func.func @matmul_static_dispatch_0_matmul_3x3x5() {
  %c0 = arith.constant 0 : index
  %c5 = arith.constant 5 : index
  %c4 = arith.constant 4 : index
  %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<3x5xf32>
  memref.assume_alignment %0, 64 : memref<3x5xf32>
  %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<5x3xf32>
  memref.assume_alignment %1, 64 : memref<5x3xf32>
  %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : memref<3x3xf32>
  memref.assume_alignment %2, 64 : memref<3x3xf32>
  %3 = gpu.thread_id  x
  %4 = gpu.thread_id  y
  %subview = memref.subview %2[%4, %3] [1, 1] [1, 1] : memref<3x3xf32> to memref<1x1xf32, strided<[3, 1], offset: ?>>
  scf.for %arg0 = %c0 to %c5 step %c4 {
    %5 = affine.min affine_map<(d0) -> (-d0 + 5, 4)>(%arg0)
    scf.for %arg1 = %c0 to %5 step %c4 {
      %6 = affine.min affine_map<(d0, d1) -> (4, d0 - d1)>(%5, %arg1)
      %7 = affine.apply affine_map<()[s0, s1] -> (s0 + s1)>()[%arg0, %arg1]
      %subview_0 = memref.subview %1[%7, %3] [%6, 1] [1, 1] : memref<5x3xf32> to memref<?x1xf32, strided<[3, 1], offset: ?>>
      %subview_1 = memref.subview %0[%4, %7] [1, %6] [1, 1] : memref<3x5xf32> to memref<1x?xf32, strided<[5, 1], offset: ?>>
      linalg.matmul {__internal_linalg_transform__ = "workgroup_k_tiled", lowering_config = #iree_codegen.lowering_config<tile_sizes = [[3, 3, 4]]>} ins(%subview_1, %subview_0 : memref<1x?xf32, strided<[5, 1], offset: ?>>, memref<?x1xf32, strided<[3, 1], offset: ?>>) outs(%subview : memref<1x1xf32, strided<[3, 1], offset: ?>>)
    }
  }
  return
}

// -----// IR Dump After LLVMGPULowerExecutableTarget (iree-llvmgpu-lower-executable-target) //----- //
hal.executable.variant public @cuda_nvptx_fb, target = <"cuda", "cuda-nvptx-fb", {target_arch = "sm_80"}> {
  hal.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 ordinal(0) layout(#hal.pipeline.layout<push_constants = 0, sets = [<0, bindings = [<0, storage_buffer, ReadOnly>, <1, storage_buffer, ReadOnly>, <2, storage_buffer>]>]>) attributes {translation_info = #iree_codegen.translation_info<LLVMGPUMatmulSimt>, workgroup_size = [3 : index, 3 : index, 1 : index]} {
  ^bb0(%arg0: !hal.device, %arg1: index, %arg2: index, %arg3: index):
    %c1 = arith.constant 1 : index
    hal.return %c1, %c1, %c1 : index, index, index
  }
  builtin.module {
    func.func @matmul_static_dispatch_0_matmul_3x3x5() {
      %c0 = arith.constant 0 : index
      %c5 = arith.constant 5 : index
      %c4 = arith.constant 4 : index
      %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<3x5xf32>
      memref.assume_alignment %0, 64 : memref<3x5xf32>
      %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<5x3xf32>
      memref.assume_alignment %1, 64 : memref<5x3xf32>
      %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : memref<3x3xf32>
      memref.assume_alignment %2, 64 : memref<3x3xf32>
      %3 = gpu.thread_id  x
      %4 = gpu.thread_id  y
      %subview = memref.subview %2[%4, %3] [1, 1] [1, 1] : memref<3x3xf32> to memref<1x1xf32, strided<[3, 1], offset: ?>>
      scf.for %arg0 = %c0 to %c5 step %c4 {
        %5 = affine.min affine_map<(d0) -> (-d0 + 5, 4)>(%arg0)
        scf.for %arg1 = %c0 to %5 step %c4 {
          %6 = affine.min affine_map<(d0, d1) -> (4, d0 - d1)>(%5, %arg1)
          %7 = affine.apply affine_map<()[s0, s1] -> (s0 + s1)>()[%arg0, %arg1]
          %subview_0 = memref.subview %1[%7, %3] [%6, 1] [1, 1] : memref<5x3xf32> to memref<?x1xf32, strided<[3, 1], offset: ?>>
          %subview_1 = memref.subview %0[%4, %7] [1, %6] [1, 1] : memref<3x5xf32> to memref<1x?xf32, strided<[5, 1], offset: ?>>
          linalg.matmul {__internal_linalg_transform__ = "workgroup_k_tiled", lowering_config = #iree_codegen.lowering_config<tile_sizes = [[3, 3, 4]]>} ins(%subview_1, %subview_0 : memref<1x?xf32, strided<[5, 1], offset: ?>>, memref<?x1xf32, strided<[3, 1], offset: ?>>) outs(%subview : memref<1x1xf32, strided<[3, 1], offset: ?>>)
        }
      }
      return
    }
  }
}

// -----// IR Dump After Canonicalizer (canonicalize) //----- //
module {
  func.func @matmul_static_dispatch_0_matmul_3x3x5() {
    %c0 = arith.constant 0 : index
    %c5 = arith.constant 5 : index
    %c4 = arith.constant 4 : index
    %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<3x5xf32>
    memref.assume_alignment %0, 64 : memref<3x5xf32>
    %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<5x3xf32>
    memref.assume_alignment %1, 64 : memref<5x3xf32>
    %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : memref<3x3xf32>
    memref.assume_alignment %2, 64 : memref<3x3xf32>
    %3 = gpu.thread_id  x
    %4 = gpu.thread_id  y
    %subview = memref.subview %2[%4, %3] [1, 1] [1, 1] : memref<3x3xf32> to memref<1x1xf32, strided<[3, 1], offset: ?>>
    scf.for %arg0 = %c0 to %c5 step %c4 {
      %5 = affine.min affine_map<(d0) -> (-d0 + 5, 4)>(%arg0)
      scf.for %arg1 = %c0 to %5 step %c4 {
        %6 = affine.min affine_map<(d0, d1) -> (4, d0 - d1)>(%5, %arg1)
        %7 = affine.apply affine_map<()[s0, s1] -> (s0 + s1)>()[%arg0, %arg1]
        %subview_0 = memref.subview %1[%7, %3] [%6, 1] [1, 1] : memref<5x3xf32> to memref<?x1xf32, strided<[3, 1], offset: ?>>
        %subview_1 = memref.subview %0[%4, %7] [1, %6] [1, 1] : memref<3x5xf32> to memref<1x?xf32, strided<[5, 1], offset: ?>>
        linalg.matmul {__internal_linalg_transform__ = "workgroup_k_tiled", lowering_config = #iree_codegen.lowering_config<tile_sizes = [[3, 3, 4]]>} ins(%subview_1, %subview_0 : memref<1x?xf32, strided<[5, 1], offset: ?>>, memref<?x1xf32, strided<[3, 1], offset: ?>>) outs(%subview : memref<1x1xf32, strided<[3, 1], offset: ?>>)
      }
    }
    return
  }
}

// -----// IR Dump After CSE (cse) //----- //
module {
  func.func @matmul_static_dispatch_0_matmul_3x3x5() {
    %c0 = arith.constant 0 : index
    %c5 = arith.constant 5 : index
    %c4 = arith.constant 4 : index
    %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<3x5xf32>
    memref.assume_alignment %0, 64 : memref<3x5xf32>
    %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<5x3xf32>
    memref.assume_alignment %1, 64 : memref<5x3xf32>
    %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : memref<3x3xf32>
    memref.assume_alignment %2, 64 : memref<3x3xf32>
    %3 = gpu.thread_id  x
    %4 = gpu.thread_id  y
    %subview = memref.subview %2[%4, %3] [1, 1] [1, 1] : memref<3x3xf32> to memref<1x1xf32, strided<[3, 1], offset: ?>>
    scf.for %arg0 = %c0 to %c5 step %c4 {
      %5 = affine.min affine_map<(d0) -> (-d0 + 5, 4)>(%arg0)
      scf.for %arg1 = %c0 to %5 step %c4 {
        %6 = affine.min affine_map<(d0, d1) -> (4, d0 - d1)>(%5, %arg1)
        %7 = affine.apply affine_map<()[s0, s1] -> (s0 + s1)>()[%arg0, %arg1]
        %subview_0 = memref.subview %1[%7, %3] [%6, 1] [1, 1] : memref<5x3xf32> to memref<?x1xf32, strided<[3, 1], offset: ?>>
        %subview_1 = memref.subview %0[%4, %7] [1, %6] [1, 1] : memref<3x5xf32> to memref<1x?xf32, strided<[5, 1], offset: ?>>
        linalg.matmul {__internal_linalg_transform__ = "workgroup_k_tiled", lowering_config = #iree_codegen.lowering_config<tile_sizes = [[3, 3, 4]]>} ins(%subview_1, %subview_0 : memref<1x?xf32, strided<[5, 1], offset: ?>>, memref<?x1xf32, strided<[3, 1], offset: ?>>) outs(%subview : memref<1x1xf32, strided<[3, 1], offset: ?>>)
      }
    }
    return
  }
}

// -----// IR Dump After LinalgExtToLoops (iree-linalg-ext-to-loops) //----- //
func.func @matmul_static_dispatch_0_matmul_3x3x5() {
  %c0 = arith.constant 0 : index
  %c5 = arith.constant 5 : index
  %c4 = arith.constant 4 : index
  %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<3x5xf32>
  memref.assume_alignment %0, 64 : memref<3x5xf32>
  %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<5x3xf32>
  memref.assume_alignment %1, 64 : memref<5x3xf32>
  %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : memref<3x3xf32>
  memref.assume_alignment %2, 64 : memref<3x3xf32>
  %3 = gpu.thread_id  x
  %4 = gpu.thread_id  y
  %subview = memref.subview %2[%4, %3] [1, 1] [1, 1] : memref<3x3xf32> to memref<1x1xf32, strided<[3, 1], offset: ?>>
  scf.for %arg0 = %c0 to %c5 step %c4 {
    %5 = affine.min affine_map<(d0) -> (-d0 + 5, 4)>(%arg0)
    scf.for %arg1 = %c0 to %5 step %c4 {
      %6 = affine.min affine_map<(d0, d1) -> (4, d0 - d1)>(%5, %arg1)
      %7 = affine.apply affine_map<()[s0, s1] -> (s0 + s1)>()[%arg0, %arg1]
      %subview_0 = memref.subview %1[%7, %3] [%6, 1] [1, 1] : memref<5x3xf32> to memref<?x1xf32, strided<[3, 1], offset: ?>>
      %subview_1 = memref.subview %0[%4, %7] [1, %6] [1, 1] : memref<3x5xf32> to memref<1x?xf32, strided<[5, 1], offset: ?>>
      linalg.matmul {__internal_linalg_transform__ = "workgroup_k_tiled", lowering_config = #iree_codegen.lowering_config<tile_sizes = [[3, 3, 4]]>} ins(%subview_1, %subview_0 : memref<1x?xf32, strided<[5, 1], offset: ?>>, memref<?x1xf32, strided<[3, 1], offset: ?>>) outs(%subview : memref<1x1xf32, strided<[3, 1], offset: ?>>)
    }
  }
  return
}

// -----// IR Dump After MemrefCopyToLinalgPass (iree-codegen-memrefcopy-to-linalg) //----- //
func.func @matmul_static_dispatch_0_matmul_3x3x5() {
  %c0 = arith.constant 0 : index
  %c5 = arith.constant 5 : index
  %c4 = arith.constant 4 : index
  %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<3x5xf32>
  memref.assume_alignment %0, 64 : memref<3x5xf32>
  %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<5x3xf32>
  memref.assume_alignment %1, 64 : memref<5x3xf32>
  %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : memref<3x3xf32>
  memref.assume_alignment %2, 64 : memref<3x3xf32>
  %3 = gpu.thread_id  x
  %4 = gpu.thread_id  y
  %subview = memref.subview %2[%4, %3] [1, 1] [1, 1] : memref<3x3xf32> to memref<1x1xf32, strided<[3, 1], offset: ?>>
  scf.for %arg0 = %c0 to %c5 step %c4 {
    %5 = affine.min affine_map<(d0) -> (-d0 + 5, 4)>(%arg0)
    scf.for %arg1 = %c0 to %5 step %c4 {
      %6 = affine.min affine_map<(d0, d1) -> (4, d0 - d1)>(%5, %arg1)
      %7 = affine.apply affine_map<()[s0, s1] -> (s0 + s1)>()[%arg0, %arg1]
      %subview_0 = memref.subview %1[%7, %3] [%6, 1] [1, 1] : memref<5x3xf32> to memref<?x1xf32, strided<[3, 1], offset: ?>>
      %subview_1 = memref.subview %0[%4, %7] [1, %6] [1, 1] : memref<3x5xf32> to memref<1x?xf32, strided<[5, 1], offset: ?>>
      linalg.matmul {__internal_linalg_transform__ = "workgroup_k_tiled", lowering_config = #iree_codegen.lowering_config<tile_sizes = [[3, 3, 4]]>} ins(%subview_1, %subview_0 : memref<1x?xf32, strided<[5, 1], offset: ?>>, memref<?x1xf32, strided<[3, 1], offset: ?>>) outs(%subview : memref<1x1xf32, strided<[3, 1], offset: ?>>)
    }
  }
  return
}

// -----// IR Dump After LinalgLowerToLoops (convert-linalg-to-loops) //----- //
func.func @matmul_static_dispatch_0_matmul_3x3x5() {
  %c1 = arith.constant 1 : index
  %c0 = arith.constant 0 : index
  %c5 = arith.constant 5 : index
  %c4 = arith.constant 4 : index
  %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<3x5xf32>
  memref.assume_alignment %0, 64 : memref<3x5xf32>
  %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<5x3xf32>
  memref.assume_alignment %1, 64 : memref<5x3xf32>
  %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : memref<3x3xf32>
  memref.assume_alignment %2, 64 : memref<3x3xf32>
  %3 = gpu.thread_id  x
  %4 = gpu.thread_id  y
  %subview = memref.subview %2[%4, %3] [1, 1] [1, 1] : memref<3x3xf32> to memref<1x1xf32, strided<[3, 1], offset: ?>>
  scf.for %arg0 = %c0 to %c5 step %c4 {
    %5 = affine.min affine_map<(d0) -> (-d0 + 5, 4)>(%arg0)
    scf.for %arg1 = %c0 to %5 step %c4 {
      %6 = affine.min affine_map<(d0, d1) -> (4, d0 - d1)>(%5, %arg1)
      %7 = affine.apply affine_map<()[s0, s1] -> (s0 + s1)>()[%arg0, %arg1]
      %subview_0 = memref.subview %1[%7, %3] [%6, 1] [1, 1] : memref<5x3xf32> to memref<?x1xf32, strided<[3, 1], offset: ?>>
      %subview_1 = memref.subview %0[%4, %7] [1, %6] [1, 1] : memref<3x5xf32> to memref<1x?xf32, strided<[5, 1], offset: ?>>
      scf.for %arg2 = %c0 to %c1 step %c1 {
        scf.for %arg3 = %c0 to %c1 step %c1 {
          scf.for %arg4 = %c0 to %6 step %c1 {
            %8 = memref.load %subview_1[%arg2, %arg4] : memref<1x?xf32, strided<[5, 1], offset: ?>>
            %9 = memref.load %subview_0[%arg4, %arg3] : memref<?x1xf32, strided<[3, 1], offset: ?>>
            %10 = memref.load %subview[%arg2, %arg3] : memref<1x1xf32, strided<[3, 1], offset: ?>>
            %11 = arith.mulf %8, %9 : f32
            %12 = arith.addf %10, %11 : f32
            memref.store %12, %subview[%arg2, %arg3] : memref<1x1xf32, strided<[3, 1], offset: ?>>
          }
        }
      }
    }
  }
  return
}

// -----// IR Dump After Canonicalizer (canonicalize) //----- //
func.func @matmul_static_dispatch_0_matmul_3x3x5() {
  %c1 = arith.constant 1 : index
  %c0 = arith.constant 0 : index
  %c5 = arith.constant 5 : index
  %c4 = arith.constant 4 : index
  %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<3x5xf32>
  memref.assume_alignment %0, 64 : memref<3x5xf32>
  %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<5x3xf32>
  memref.assume_alignment %1, 64 : memref<5x3xf32>
  %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : memref<3x3xf32>
  memref.assume_alignment %2, 64 : memref<3x3xf32>
  %3 = gpu.thread_id  x
  %4 = gpu.thread_id  y
  %subview = memref.subview %2[%4, %3] [1, 1] [1, 1] : memref<3x3xf32> to memref<1x1xf32, strided<[3, 1], offset: ?>>
  scf.for %arg0 = %c0 to %c5 step %c4 {
    %5 = affine.min affine_map<(d0) -> (-d0 + 5, 4)>(%arg0)
    scf.for %arg1 = %c0 to %5 step %c4 {
      %6 = affine.min affine_map<(d0, d1) -> (4, d0 - d1)>(%5, %arg1)
      %7 = affine.apply affine_map<()[s0, s1] -> (s0 + s1)>()[%arg0, %arg1]
      %subview_0 = memref.subview %1[%7, %3] [%6, 1] [1, 1] : memref<5x3xf32> to memref<?x1xf32, strided<[3, 1], offset: ?>>
      %subview_1 = memref.subview %0[%4, %7] [1, %6] [1, 1] : memref<3x5xf32> to memref<1x?xf32, strided<[5, 1], offset: ?>>
      scf.for %arg2 = %c0 to %6 step %c1 {
        %8 = memref.load %subview_1[%c0, %arg2] : memref<1x?xf32, strided<[5, 1], offset: ?>>
        %9 = memref.load %subview_0[%arg2, %c0] : memref<?x1xf32, strided<[3, 1], offset: ?>>
        %10 = memref.load %subview[%c0, %c0] : memref<1x1xf32, strided<[3, 1], offset: ?>>
        %11 = arith.mulf %8, %9 : f32
        %12 = arith.addf %10, %11 : f32
        memref.store %12, %subview[%c0, %c0] : memref<1x1xf32, strided<[3, 1], offset: ?>>
      }
    }
  }
  return
}

// -----// IR Dump After CSE (cse) //----- //
func.func @matmul_static_dispatch_0_matmul_3x3x5() {
  %c1 = arith.constant 1 : index
  %c0 = arith.constant 0 : index
  %c5 = arith.constant 5 : index
  %c4 = arith.constant 4 : index
  %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<3x5xf32>
  memref.assume_alignment %0, 64 : memref<3x5xf32>
  %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<5x3xf32>
  memref.assume_alignment %1, 64 : memref<5x3xf32>
  %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : memref<3x3xf32>
  memref.assume_alignment %2, 64 : memref<3x3xf32>
  %3 = gpu.thread_id  x
  %4 = gpu.thread_id  y
  %subview = memref.subview %2[%4, %3] [1, 1] [1, 1] : memref<3x3xf32> to memref<1x1xf32, strided<[3, 1], offset: ?>>
  scf.for %arg0 = %c0 to %c5 step %c4 {
    %5 = affine.min affine_map<(d0) -> (-d0 + 5, 4)>(%arg0)
    scf.for %arg1 = %c0 to %5 step %c4 {
      %6 = affine.min affine_map<(d0, d1) -> (4, d0 - d1)>(%5, %arg1)
      %7 = affine.apply affine_map<()[s0, s1] -> (s0 + s1)>()[%arg0, %arg1]
      %subview_0 = memref.subview %1[%7, %3] [%6, 1] [1, 1] : memref<5x3xf32> to memref<?x1xf32, strided<[3, 1], offset: ?>>
      %subview_1 = memref.subview %0[%4, %7] [1, %6] [1, 1] : memref<3x5xf32> to memref<1x?xf32, strided<[5, 1], offset: ?>>
      scf.for %arg2 = %c0 to %6 step %c1 {
        %8 = memref.load %subview_1[%c0, %arg2] : memref<1x?xf32, strided<[5, 1], offset: ?>>
        %9 = memref.load %subview_0[%arg2, %c0] : memref<?x1xf32, strided<[3, 1], offset: ?>>
        %10 = memref.load %subview[%c0, %c0] : memref<1x1xf32, strided<[3, 1], offset: ?>>
        %11 = arith.mulf %8, %9 : f32
        %12 = arith.addf %10, %11 : f32
        memref.store %12, %subview[%c0, %c0] : memref<1x1xf32, strided<[3, 1], offset: ?>>
      }
    }
  }
  return
}

// -----// IR Dump After PadDynamicAlloc (iree-codegen-pad-dynamic-alloc) //----- //
func.func @matmul_static_dispatch_0_matmul_3x3x5() {
  %c1 = arith.constant 1 : index
  %c0 = arith.constant 0 : index
  %c5 = arith.constant 5 : index
  %c4 = arith.constant 4 : index
  %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<3x5xf32>
  memref.assume_alignment %0, 64 : memref<3x5xf32>
  %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<5x3xf32>
  memref.assume_alignment %1, 64 : memref<5x3xf32>
  %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : memref<3x3xf32>
  memref.assume_alignment %2, 64 : memref<3x3xf32>
  %3 = gpu.thread_id  x
  %4 = gpu.thread_id  y
  %subview = memref.subview %2[%4, %3] [1, 1] [1, 1] : memref<3x3xf32> to memref<1x1xf32, strided<[3, 1], offset: ?>>
  scf.for %arg0 = %c0 to %c5 step %c4 {
    %5 = affine.min affine_map<(d0) -> (-d0 + 5, 4)>(%arg0)
    scf.for %arg1 = %c0 to %5 step %c4 {
      %6 = affine.min affine_map<(d0, d1) -> (4, d0 - d1)>(%5, %arg1)
      %7 = affine.apply affine_map<()[s0, s1] -> (s0 + s1)>()[%arg0, %arg1]
      %subview_0 = memref.subview %1[%7, %3] [%6, 1] [1, 1] : memref<5x3xf32> to memref<?x1xf32, strided<[3, 1], offset: ?>>
      %subview_1 = memref.subview %0[%4, %7] [1, %6] [1, 1] : memref<3x5xf32> to memref<1x?xf32, strided<[5, 1], offset: ?>>
      scf.for %arg2 = %c0 to %6 step %c1 {
        %8 = memref.load %subview_1[%c0, %arg2] : memref<1x?xf32, strided<[5, 1], offset: ?>>
        %9 = memref.load %subview_0[%arg2, %c0] : memref<?x1xf32, strided<[3, 1], offset: ?>>
        %10 = memref.load %subview[%c0, %c0] : memref<1x1xf32, strided<[3, 1], offset: ?>>
        %11 = arith.mulf %8, %9 : f32
        %12 = arith.addf %10, %11 : f32
        memref.store %12, %subview[%c0, %c0] : memref<1x1xf32, strided<[3, 1], offset: ?>>
      }
    }
  }
  return
}

// -----// IR Dump After ConvertAffineToStandard (lower-affine) //----- //
module {
  func.func @matmul_static_dispatch_0_matmul_3x3x5() {
    %c1 = arith.constant 1 : index
    %c0 = arith.constant 0 : index
    %c5 = arith.constant 5 : index
    %c4 = arith.constant 4 : index
    %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<3x5xf32>
    memref.assume_alignment %0, 64 : memref<3x5xf32>
    %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<5x3xf32>
    memref.assume_alignment %1, 64 : memref<5x3xf32>
    %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : memref<3x3xf32>
    memref.assume_alignment %2, 64 : memref<3x3xf32>
    %3 = gpu.thread_id  x
    %4 = gpu.thread_id  y
    %subview = memref.subview %2[%4, %3] [1, 1] [1, 1] : memref<3x3xf32> to memref<1x1xf32, strided<[3, 1], offset: ?>>
    scf.for %arg0 = %c0 to %c5 step %c4 {
      %c-1 = arith.constant -1 : index
      %5 = arith.muli %arg0, %c-1 : index
      %c5_0 = arith.constant 5 : index
      %6 = arith.addi %5, %c5_0 : index
      %c4_1 = arith.constant 4 : index
      %7 = arith.cmpi slt, %6, %c4_1 : index
      %8 = arith.select %7, %6, %c4_1 : index
      scf.for %arg1 = %c0 to %8 step %c4 {
        %c4_2 = arith.constant 4 : index
        %c-1_3 = arith.constant -1 : index
        %9 = arith.muli %arg1, %c-1_3 : index
        %10 = arith.addi %8, %9 : index
        %11 = arith.cmpi slt, %c4_2, %10 : index
        %12 = arith.select %11, %c4_2, %10 : index
        %13 = arith.addi %arg0, %arg1 : index
        %subview_4 = memref.subview %1[%13, %3] [%12, 1] [1, 1] : memref<5x3xf32> to memref<?x1xf32, strided<[3, 1], offset: ?>>
        %subview_5 = memref.subview %0[%4, %13] [1, %12] [1, 1] : memref<3x5xf32> to memref<1x?xf32, strided<[5, 1], offset: ?>>
        scf.for %arg2 = %c0 to %12 step %c1 {
          %14 = memref.load %subview_5[%c0, %arg2] : memref<1x?xf32, strided<[5, 1], offset: ?>>
          %15 = memref.load %subview_4[%arg2, %c0] : memref<?x1xf32, strided<[3, 1], offset: ?>>
          %16 = memref.load %subview[%c0, %c0] : memref<1x1xf32, strided<[3, 1], offset: ?>>
          %17 = arith.mulf %14, %15 : f32
          %18 = arith.addf %16, %17 : f32
          memref.store %18, %subview[%c0, %c0] : memref<1x1xf32, strided<[3, 1], offset: ?>>
        }
      }
    }
    return
  }
}

// -----// IR Dump After Canonicalizer (canonicalize) //----- //
module {
  func.func @matmul_static_dispatch_0_matmul_3x3x5() {
    %c-1 = arith.constant -1 : index
    %c1 = arith.constant 1 : index
    %c0 = arith.constant 0 : index
    %c5 = arith.constant 5 : index
    %c4 = arith.constant 4 : index
    %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<3x5xf32>
    memref.assume_alignment %0, 64 : memref<3x5xf32>
    %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<5x3xf32>
    memref.assume_alignment %1, 64 : memref<5x3xf32>
    %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : memref<3x3xf32>
    memref.assume_alignment %2, 64 : memref<3x3xf32>
    %3 = gpu.thread_id  x
    %4 = gpu.thread_id  y
    %subview = memref.subview %2[%4, %3] [1, 1] [1, 1] : memref<3x3xf32> to memref<1x1xf32, strided<[3, 1], offset: ?>>
    scf.for %arg0 = %c0 to %c5 step %c4 {
      %5 = arith.muli %arg0, %c-1 : index
      %6 = arith.addi %5, %c5 : index
      %7 = arith.cmpi slt, %6, %c4 : index
      %8 = arith.select %7, %6, %c4 : index
      scf.for %arg1 = %c0 to %8 step %c4 {
        %9 = arith.muli %arg1, %c-1 : index
        %10 = arith.addi %8, %9 : index
        %11 = arith.cmpi sgt, %10, %c4 : index
        %12 = arith.select %11, %c4, %10 : index
        %13 = arith.addi %arg0, %arg1 : index
        %subview_0 = memref.subview %1[%13, %3] [%12, 1] [1, 1] : memref<5x3xf32> to memref<?x1xf32, strided<[3, 1], offset: ?>>
        %subview_1 = memref.subview %0[%4, %13] [1, %12] [1, 1] : memref<3x5xf32> to memref<1x?xf32, strided<[5, 1], offset: ?>>
        scf.for %arg2 = %c0 to %12 step %c1 {
          %14 = memref.load %subview_1[%c0, %arg2] : memref<1x?xf32, strided<[5, 1], offset: ?>>
          %15 = memref.load %subview_0[%arg2, %c0] : memref<?x1xf32, strided<[3, 1], offset: ?>>
          %16 = memref.load %subview[%c0, %c0] : memref<1x1xf32, strided<[3, 1], offset: ?>>
          %17 = arith.mulf %14, %15 : f32
          %18 = arith.addf %16, %17 : f32
          memref.store %18, %subview[%c0, %c0] : memref<1x1xf32, strided<[3, 1], offset: ?>>
        }
      }
    }
    return
  }
}

// -----// IR Dump After CSE (cse) //----- //
module {
  func.func @matmul_static_dispatch_0_matmul_3x3x5() {
    %c-1 = arith.constant -1 : index
    %c1 = arith.constant 1 : index
    %c0 = arith.constant 0 : index
    %c5 = arith.constant 5 : index
    %c4 = arith.constant 4 : index
    %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<3x5xf32>
    memref.assume_alignment %0, 64 : memref<3x5xf32>
    %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<5x3xf32>
    memref.assume_alignment %1, 64 : memref<5x3xf32>
    %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : memref<3x3xf32>
    memref.assume_alignment %2, 64 : memref<3x3xf32>
    %3 = gpu.thread_id  x
    %4 = gpu.thread_id  y
    %subview = memref.subview %2[%4, %3] [1, 1] [1, 1] : memref<3x3xf32> to memref<1x1xf32, strided<[3, 1], offset: ?>>
    scf.for %arg0 = %c0 to %c5 step %c4 {
      %5 = arith.muli %arg0, %c-1 : index
      %6 = arith.addi %5, %c5 : index
      %7 = arith.cmpi slt, %6, %c4 : index
      %8 = arith.select %7, %6, %c4 : index
      scf.for %arg1 = %c0 to %8 step %c4 {
        %9 = arith.muli %arg1, %c-1 : index
        %10 = arith.addi %8, %9 : index
        %11 = arith.cmpi sgt, %10, %c4 : index
        %12 = arith.select %11, %c4, %10 : index
        %13 = arith.addi %arg0, %arg1 : index
        %subview_0 = memref.subview %1[%13, %3] [%12, 1] [1, 1] : memref<5x3xf32> to memref<?x1xf32, strided<[3, 1], offset: ?>>
        %subview_1 = memref.subview %0[%4, %13] [1, %12] [1, 1] : memref<3x5xf32> to memref<1x?xf32, strided<[5, 1], offset: ?>>
        scf.for %arg2 = %c0 to %12 step %c1 {
          %14 = memref.load %subview_1[%c0, %arg2] : memref<1x?xf32, strided<[5, 1], offset: ?>>
          %15 = memref.load %subview_0[%arg2, %c0] : memref<?x1xf32, strided<[3, 1], offset: ?>>
          %16 = memref.load %subview[%c0, %c0] : memref<1x1xf32, strided<[3, 1], offset: ?>>
          %17 = arith.mulf %14, %15 : f32
          %18 = arith.addf %16, %17 : f32
          memref.store %18, %subview[%c0, %c0] : memref<1x1xf32, strided<[3, 1], offset: ?>>
        }
      }
    }
    return
  }
}

// -----// IR Dump After ArithBufferize (arith-bufferize) //----- //
module {
  func.func @matmul_static_dispatch_0_matmul_3x3x5() {
    %c-1 = arith.constant -1 : index
    %c1 = arith.constant 1 : index
    %c0 = arith.constant 0 : index
    %c5 = arith.constant 5 : index
    %c4 = arith.constant 4 : index
    %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<3x5xf32>
    memref.assume_alignment %0, 64 : memref<3x5xf32>
    %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<5x3xf32>
    memref.assume_alignment %1, 64 : memref<5x3xf32>
    %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : memref<3x3xf32>
    memref.assume_alignment %2, 64 : memref<3x3xf32>
    %3 = gpu.thread_id  x
    %4 = gpu.thread_id  y
    %subview = memref.subview %2[%4, %3] [1, 1] [1, 1] : memref<3x3xf32> to memref<1x1xf32, strided<[3, 1], offset: ?>>
    scf.for %arg0 = %c0 to %c5 step %c4 {
      %5 = arith.muli %arg0, %c-1 : index
      %6 = arith.addi %5, %c5 : index
      %7 = arith.cmpi slt, %6, %c4 : index
      %8 = arith.select %7, %6, %c4 : index
      scf.for %arg1 = %c0 to %8 step %c4 {
        %9 = arith.muli %arg1, %c-1 : index
        %10 = arith.addi %8, %9 : index
        %11 = arith.cmpi sgt, %10, %c4 : index
        %12 = arith.select %11, %c4, %10 : index
        %13 = arith.addi %arg0, %arg1 : index
        %subview_0 = memref.subview %1[%13, %3] [%12, 1] [1, 1] : memref<5x3xf32> to memref<?x1xf32, strided<[3, 1], offset: ?>>
        %subview_1 = memref.subview %0[%4, %13] [1, %12] [1, 1] : memref<3x5xf32> to memref<1x?xf32, strided<[5, 1], offset: ?>>
        scf.for %arg2 = %c0 to %12 step %c1 {
          %14 = memref.load %subview_1[%c0, %arg2] : memref<1x?xf32, strided<[5, 1], offset: ?>>
          %15 = memref.load %subview_0[%arg2, %c0] : memref<?x1xf32, strided<[3, 1], offset: ?>>
          %16 = memref.load %subview[%c0, %c0] : memref<1x1xf32, strided<[3, 1], offset: ?>>
          %17 = arith.mulf %14, %15 : f32
          %18 = arith.addf %16, %17 : f32
          memref.store %18, %subview[%c0, %c0] : memref<1x1xf32, strided<[3, 1], offset: ?>>
        }
      }
    }
    return
  }
}

// -----// IR Dump After FoldTensorExtractOp (iree-codegen-fold-tensor-extract-op) //----- //
module {
  func.func @matmul_static_dispatch_0_matmul_3x3x5() {
    %c-1 = arith.constant -1 : index
    %c1 = arith.constant 1 : index
    %c0 = arith.constant 0 : index
    %c5 = arith.constant 5 : index
    %c4 = arith.constant 4 : index
    %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<3x5xf32>
    memref.assume_alignment %0, 64 : memref<3x5xf32>
    %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<5x3xf32>
    memref.assume_alignment %1, 64 : memref<5x3xf32>
    %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : memref<3x3xf32>
    memref.assume_alignment %2, 64 : memref<3x3xf32>
    %3 = gpu.thread_id  x
    %4 = gpu.thread_id  y
    %subview = memref.subview %2[%4, %3] [1, 1] [1, 1] : memref<3x3xf32> to memref<1x1xf32, strided<[3, 1], offset: ?>>
    scf.for %arg0 = %c0 to %c5 step %c4 {
      %5 = arith.muli %arg0, %c-1 : index
      %6 = arith.addi %5, %c5 : index
      %7 = arith.cmpi slt, %6, %c4 : index
      %8 = arith.select %7, %6, %c4 : index
      scf.for %arg1 = %c0 to %8 step %c4 {
        %9 = arith.muli %arg1, %c-1 : index
        %10 = arith.addi %8, %9 : index
        %11 = arith.cmpi sgt, %10, %c4 : index
        %12 = arith.select %11, %c4, %10 : index
        %13 = arith.addi %arg0, %arg1 : index
        %subview_0 = memref.subview %1[%13, %3] [%12, 1] [1, 1] : memref<5x3xf32> to memref<?x1xf32, strided<[3, 1], offset: ?>>
        %subview_1 = memref.subview %0[%4, %13] [1, %12] [1, 1] : memref<3x5xf32> to memref<1x?xf32, strided<[5, 1], offset: ?>>
        scf.for %arg2 = %c0 to %12 step %c1 {
          %14 = memref.load %subview_1[%c0, %arg2] : memref<1x?xf32, strided<[5, 1], offset: ?>>
          %15 = memref.load %subview_0[%arg2, %c0] : memref<?x1xf32, strided<[3, 1], offset: ?>>
          %16 = memref.load %subview[%c0, %c0] : memref<1x1xf32, strided<[3, 1], offset: ?>>
          %17 = arith.mulf %14, %15 : f32
          %18 = arith.addf %16, %17 : f32
          memref.store %18, %subview[%c0, %c0] : memref<1x1xf32, strided<[3, 1], offset: ?>>
        }
      }
    }
    return
  }
}

// -----// IR Dump After LLVMGPUVectorLowering (iree-llvmgpu-vector-lowering) //----- //
func.func @matmul_static_dispatch_0_matmul_3x3x5() {
  %c-1 = arith.constant -1 : index
  %c1 = arith.constant 1 : index
  %c0 = arith.constant 0 : index
  %c5 = arith.constant 5 : index
  %c4 = arith.constant 4 : index
  %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<3x5xf32>
  memref.assume_alignment %0, 64 : memref<3x5xf32>
  %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<5x3xf32>
  memref.assume_alignment %1, 64 : memref<5x3xf32>
  %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : memref<3x3xf32>
  memref.assume_alignment %2, 64 : memref<3x3xf32>
  %3 = gpu.thread_id  x
  %4 = gpu.thread_id  y
  scf.for %arg0 = %c0 to %c5 step %c4 {
    %5 = arith.muli %arg0, %c-1 : index
    %6 = arith.addi %5, %c5 : index
    %7 = arith.cmpi slt, %6, %c4 : index
    %8 = arith.select %7, %6, %c4 : index
    scf.for %arg1 = %c0 to %8 step %c4 {
      %9 = arith.muli %arg1, %c-1 : index
      %10 = arith.addi %8, %9 : index
      %11 = arith.cmpi sgt, %10, %c4 : index
      %12 = arith.select %11, %c4, %10 : index
      %13 = arith.addi %arg0, %arg1 : index
      scf.for %arg2 = %c0 to %12 step %c1 {
        %14 = affine.apply affine_map<(d0)[s0] -> (d0 + s0)>(%c0)[%4]
        %15 = affine.apply affine_map<(d0)[s0] -> (d0 + s0)>(%arg2)[%13]
        %16 = memref.load %0[%14, %15] : memref<3x5xf32>
        %17 = affine.apply affine_map<(d0)[s0] -> (d0 + s0)>(%arg2)[%13]
        %18 = affine.apply affine_map<(d0)[s0] -> (d0 + s0)>(%c0)[%3]
        %19 = memref.load %1[%17, %18] : memref<5x3xf32>
        %20 = affine.apply affine_map<(d0)[s0] -> (d0 + s0)>(%c0)[%4]
        %21 = affine.apply affine_map<(d0)[s0] -> (d0 + s0)>(%c0)[%3]
        %22 = memref.load %2[%20, %21] : memref<3x3xf32>
        %23 = arith.mulf %16, %19 : f32
        %24 = arith.addf %22, %23 : f32
        %25 = affine.apply affine_map<(d0)[s0] -> (d0 + s0)>(%c0)[%4]
        %26 = affine.apply affine_map<(d0)[s0] -> (d0 + s0)>(%c0)[%3]
        memref.store %24, %2[%25, %26] : memref<3x3xf32>
      }
    }
  }
  return
}

// -----// IR Dump After SCFToControlFlow (convert-scf-to-cf) //----- //
func.func @matmul_static_dispatch_0_matmul_3x3x5() {
  %c-1 = arith.constant -1 : index
  %c1 = arith.constant 1 : index
  %c0 = arith.constant 0 : index
  %c5 = arith.constant 5 : index
  %c4 = arith.constant 4 : index
  %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<3x5xf32>
  memref.assume_alignment %0, 64 : memref<3x5xf32>
  %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<5x3xf32>
  memref.assume_alignment %1, 64 : memref<5x3xf32>
  %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : memref<3x3xf32>
  memref.assume_alignment %2, 64 : memref<3x3xf32>
  %3 = gpu.thread_id  x
  %4 = gpu.thread_id  y
  cf.br ^bb1(%c0 : index)
^bb1(%5: index):  // 2 preds: ^bb0, ^bb8
  %6 = arith.cmpi slt, %5, %c5 : index
  cf.cond_br %6, ^bb2, ^bb9
^bb2:  // pred: ^bb1
  %7 = arith.muli %5, %c-1 : index
  %8 = arith.addi %7, %c5 : index
  %9 = arith.cmpi slt, %8, %c4 : index
  %10 = arith.select %9, %8, %c4 : index
  cf.br ^bb3(%c0 : index)
^bb3(%11: index):  // 2 preds: ^bb2, ^bb7
  %12 = arith.cmpi slt, %11, %10 : index
  cf.cond_br %12, ^bb4, ^bb8
^bb4:  // pred: ^bb3
  %13 = arith.muli %11, %c-1 : index
  %14 = arith.addi %10, %13 : index
  %15 = arith.cmpi sgt, %14, %c4 : index
  %16 = arith.select %15, %c4, %14 : index
  %17 = arith.addi %5, %11 : index
  cf.br ^bb5(%c0 : index)
^bb5(%18: index):  // 2 preds: ^bb4, ^bb6
  %19 = arith.cmpi slt, %18, %16 : index
  cf.cond_br %19, ^bb6, ^bb7
^bb6:  // pred: ^bb5
  %20 = affine.apply affine_map<(d0)[s0] -> (d0 + s0)>(%c0)[%4]
  %21 = affine.apply affine_map<(d0)[s0] -> (d0 + s0)>(%18)[%17]
  %22 = memref.load %0[%20, %21] : memref<3x5xf32>
  %23 = affine.apply affine_map<(d0)[s0] -> (d0 + s0)>(%18)[%17]
  %24 = affine.apply affine_map<(d0)[s0] -> (d0 + s0)>(%c0)[%3]
  %25 = memref.load %1[%23, %24] : memref<5x3xf32>
  %26 = affine.apply affine_map<(d0)[s0] -> (d0 + s0)>(%c0)[%4]
  %27 = affine.apply affine_map<(d0)[s0] -> (d0 + s0)>(%c0)[%3]
  %28 = memref.load %2[%26, %27] : memref<3x3xf32>
  %29 = arith.mulf %22, %25 : f32
  %30 = arith.addf %28, %29 : f32
  %31 = affine.apply affine_map<(d0)[s0] -> (d0 + s0)>(%c0)[%4]
  %32 = affine.apply affine_map<(d0)[s0] -> (d0 + s0)>(%c0)[%3]
  memref.store %30, %2[%31, %32] : memref<3x3xf32>
  %33 = arith.addi %18, %c1 : index
  cf.br ^bb5(%33 : index)
^bb7:  // pred: ^bb5
  %34 = arith.addi %11, %c4 : index
  cf.br ^bb3(%34 : index)
^bb8:  // pred: ^bb3
  %35 = arith.addi %5, %c4 : index
  cf.br ^bb1(%35 : index)
^bb9:  // pred: ^bb1
  return
}

// -----// IR Dump After Canonicalizer (canonicalize) //----- //
func.func @matmul_static_dispatch_0_matmul_3x3x5() {
  %c-1 = arith.constant -1 : index
  %c1 = arith.constant 1 : index
  %c0 = arith.constant 0 : index
  %c5 = arith.constant 5 : index
  %c4 = arith.constant 4 : index
  %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<3x5xf32>
  memref.assume_alignment %0, 64 : memref<3x5xf32>
  %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<5x3xf32>
  memref.assume_alignment %1, 64 : memref<5x3xf32>
  %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : memref<3x3xf32>
  memref.assume_alignment %2, 64 : memref<3x3xf32>
  %3 = gpu.thread_id  x
  %4 = gpu.thread_id  y
  cf.br ^bb1(%c0 : index)
^bb1(%5: index):  // 2 preds: ^bb0, ^bb8
  %6 = arith.cmpi slt, %5, %c5 : index
  cf.cond_br %6, ^bb2, ^bb9
^bb2:  // pred: ^bb1
  %7 = arith.muli %5, %c-1 : index
  %8 = arith.addi %7, %c5 : index
  %9 = arith.cmpi slt, %8, %c4 : index
  %10 = arith.select %9, %8, %c4 : index
  cf.br ^bb3(%c0 : index)
^bb3(%11: index):  // 2 preds: ^bb2, ^bb7
  %12 = arith.cmpi slt, %11, %10 : index
  cf.cond_br %12, ^bb4, ^bb8
^bb4:  // pred: ^bb3
  %13 = arith.muli %11, %c-1 : index
  %14 = arith.addi %10, %13 : index
  %15 = arith.cmpi sgt, %14, %c4 : index
  %16 = arith.select %15, %c4, %14 : index
  %17 = arith.addi %5, %11 : index
  cf.br ^bb5(%c0 : index)
^bb5(%18: index):  // 2 preds: ^bb4, ^bb6
  %19 = arith.cmpi slt, %18, %16 : index
  cf.cond_br %19, ^bb6, ^bb7
^bb6:  // pred: ^bb5
  %20 = affine.apply affine_map<()[s0, s1] -> (s0 + s1)>()[%17, %18]
  %21 = memref.load %0[%4, %20] : memref<3x5xf32>
  %22 = affine.apply affine_map<()[s0, s1] -> (s0 + s1)>()[%17, %18]
  %23 = memref.load %1[%22, %3] : memref<5x3xf32>
  %24 = memref.load %2[%4, %3] : memref<3x3xf32>
  %25 = arith.mulf %21, %23 : f32
  %26 = arith.addf %24, %25 : f32
  memref.store %26, %2[%4, %3] : memref<3x3xf32>
  %27 = arith.addi %18, %c1 : index
  cf.br ^bb5(%27 : index)
^bb7:  // pred: ^bb5
  %28 = arith.addi %11, %c4 : index
  cf.br ^bb3(%28 : index)
^bb8:  // pred: ^bb3
  %29 = arith.addi %5, %c4 : index
  cf.br ^bb1(%29 : index)
^bb9:  // pred: ^bb1
  return
}

// -----// IR Dump After CSE (cse) //----- //
func.func @matmul_static_dispatch_0_matmul_3x3x5() {
  %c-1 = arith.constant -1 : index
  %c1 = arith.constant 1 : index
  %c0 = arith.constant 0 : index
  %c5 = arith.constant 5 : index
  %c4 = arith.constant 4 : index
  %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<3x5xf32>
  memref.assume_alignment %0, 64 : memref<3x5xf32>
  %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<5x3xf32>
  memref.assume_alignment %1, 64 : memref<5x3xf32>
  %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : memref<3x3xf32>
  memref.assume_alignment %2, 64 : memref<3x3xf32>
  %3 = gpu.thread_id  x
  %4 = gpu.thread_id  y
  cf.br ^bb1(%c0 : index)
^bb1(%5: index):  // 2 preds: ^bb0, ^bb8
  %6 = arith.cmpi slt, %5, %c5 : index
  cf.cond_br %6, ^bb2, ^bb9
^bb2:  // pred: ^bb1
  %7 = arith.muli %5, %c-1 : index
  %8 = arith.addi %7, %c5 : index
  %9 = arith.cmpi slt, %8, %c4 : index
  %10 = arith.select %9, %8, %c4 : index
  cf.br ^bb3(%c0 : index)
^bb3(%11: index):  // 2 preds: ^bb2, ^bb7
  %12 = arith.cmpi slt, %11, %10 : index
  cf.cond_br %12, ^bb4, ^bb8
^bb4:  // pred: ^bb3
  %13 = arith.muli %11, %c-1 : index
  %14 = arith.addi %10, %13 : index
  %15 = arith.cmpi sgt, %14, %c4 : index
  %16 = arith.select %15, %c4, %14 : index
  %17 = arith.addi %5, %11 : index
  cf.br ^bb5(%c0 : index)
^bb5(%18: index):  // 2 preds: ^bb4, ^bb6
  %19 = arith.cmpi slt, %18, %16 : index
  cf.cond_br %19, ^bb6, ^bb7
^bb6:  // pred: ^bb5
  %20 = affine.apply affine_map<()[s0, s1] -> (s0 + s1)>()[%17, %18]
  %21 = memref.load %0[%4, %20] : memref<3x5xf32>
  %22 = memref.load %1[%20, %3] : memref<5x3xf32>
  %23 = memref.load %2[%4, %3] : memref<3x3xf32>
  %24 = arith.mulf %21, %22 : f32
  %25 = arith.addf %23, %24 : f32
  memref.store %25, %2[%4, %3] : memref<3x3xf32>
  %26 = arith.addi %18, %c1 : index
  cf.br ^bb5(%26 : index)
^bb7:  // pred: ^bb5
  %27 = arith.addi %11, %c4 : index
  cf.br ^bb3(%27 : index)
^bb8:  // pred: ^bb3
  %28 = arith.addi %5, %c4 : index
  cf.br ^bb1(%28 : index)
^bb9:  // pred: ^bb1
  return
}

// -----// IR Dump After PolynomialApproximationPass (iree-codegen-polynomial-approximation) //----- //
func.func @matmul_static_dispatch_0_matmul_3x3x5() {
  %c-1 = arith.constant -1 : index
  %c1 = arith.constant 1 : index
  %c0 = arith.constant 0 : index
  %c5 = arith.constant 5 : index
  %c4 = arith.constant 4 : index
  %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<3x5xf32>
  memref.assume_alignment %0, 64 : memref<3x5xf32>
  %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<5x3xf32>
  memref.assume_alignment %1, 64 : memref<5x3xf32>
  %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : memref<3x3xf32>
  memref.assume_alignment %2, 64 : memref<3x3xf32>
  %3 = gpu.thread_id  x
  %4 = gpu.thread_id  y
  cf.br ^bb1(%c0 : index)
^bb1(%5: index):  // 2 preds: ^bb0, ^bb8
  %6 = arith.cmpi slt, %5, %c5 : index
  cf.cond_br %6, ^bb2, ^bb9
^bb2:  // pred: ^bb1
  %7 = arith.muli %5, %c-1 : index
  %8 = arith.addi %7, %c5 : index
  %9 = arith.cmpi slt, %8, %c4 : index
  %10 = arith.select %9, %8, %c4 : index
  cf.br ^bb3(%c0 : index)
^bb3(%11: index):  // 2 preds: ^bb2, ^bb7
  %12 = arith.cmpi slt, %11, %10 : index
  cf.cond_br %12, ^bb4, ^bb8
^bb4:  // pred: ^bb3
  %13 = arith.muli %11, %c-1 : index
  %14 = arith.addi %10, %13 : index
  %15 = arith.cmpi sgt, %14, %c4 : index
  %16 = arith.select %15, %c4, %14 : index
  %17 = arith.addi %5, %11 : index
  cf.br ^bb5(%c0 : index)
^bb5(%18: index):  // 2 preds: ^bb4, ^bb6
  %19 = arith.cmpi slt, %18, %16 : index
  cf.cond_br %19, ^bb6, ^bb7
^bb6:  // pred: ^bb5
  %20 = affine.apply affine_map<()[s0, s1] -> (s0 + s1)>()[%17, %18]
  %21 = memref.load %0[%4, %20] : memref<3x5xf32>
  %22 = memref.load %1[%20, %3] : memref<5x3xf32>
  %23 = memref.load %2[%4, %3] : memref<3x3xf32>
  %24 = arith.mulf %21, %22 : f32
  %25 = arith.addf %23, %24 : f32
  memref.store %25, %2[%4, %3] : memref<3x3xf32>
  %26 = arith.addi %18, %c1 : index
  cf.br ^bb5(%26 : index)
^bb7:  // pred: ^bb5
  %27 = arith.addi %11, %c4 : index
  cf.br ^bb3(%27 : index)
^bb8:  // pred: ^bb3
  %28 = arith.addi %5, %c4 : index
  cf.br ^bb1(%28 : index)
^bb9:  // pred: ^bb1
  return
}

// -----// IR Dump After ArithExpandOps (arith-expand) //----- //
func.func @matmul_static_dispatch_0_matmul_3x3x5() {
  %c-1 = arith.constant -1 : index
  %c1 = arith.constant 1 : index
  %c0 = arith.constant 0 : index
  %c5 = arith.constant 5 : index
  %c4 = arith.constant 4 : index
  %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<3x5xf32>
  memref.assume_alignment %0, 64 : memref<3x5xf32>
  %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<5x3xf32>
  memref.assume_alignment %1, 64 : memref<5x3xf32>
  %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : memref<3x3xf32>
  memref.assume_alignment %2, 64 : memref<3x3xf32>
  %3 = gpu.thread_id  x
  %4 = gpu.thread_id  y
  cf.br ^bb1(%c0 : index)
^bb1(%5: index):  // 2 preds: ^bb0, ^bb8
  %6 = arith.cmpi slt, %5, %c5 : index
  cf.cond_br %6, ^bb2, ^bb9
^bb2:  // pred: ^bb1
  %7 = arith.muli %5, %c-1 : index
  %8 = arith.addi %7, %c5 : index
  %9 = arith.cmpi slt, %8, %c4 : index
  %10 = arith.select %9, %8, %c4 : index
  cf.br ^bb3(%c0 : index)
^bb3(%11: index):  // 2 preds: ^bb2, ^bb7
  %12 = arith.cmpi slt, %11, %10 : index
  cf.cond_br %12, ^bb4, ^bb8
^bb4:  // pred: ^bb3
  %13 = arith.muli %11, %c-1 : index
  %14 = arith.addi %10, %13 : index
  %15 = arith.cmpi sgt, %14, %c4 : index
  %16 = arith.select %15, %c4, %14 : index
  %17 = arith.addi %5, %11 : index
  cf.br ^bb5(%c0 : index)
^bb5(%18: index):  // 2 preds: ^bb4, ^bb6
  %19 = arith.cmpi slt, %18, %16 : index
  cf.cond_br %19, ^bb6, ^bb7
^bb6:  // pred: ^bb5
  %20 = affine.apply affine_map<()[s0, s1] -> (s0 + s1)>()[%17, %18]
  %21 = memref.load %0[%4, %20] : memref<3x5xf32>
  %22 = memref.load %1[%20, %3] : memref<5x3xf32>
  %23 = memref.load %2[%4, %3] : memref<3x3xf32>
  %24 = arith.mulf %21, %22 : f32
  %25 = arith.addf %23, %24 : f32
  memref.store %25, %2[%4, %3] : memref<3x3xf32>
  %26 = arith.addi %18, %c1 : index
  cf.br ^bb5(%26 : index)
^bb7:  // pred: ^bb5
  %27 = arith.addi %11, %c4 : index
  cf.br ^bb3(%27 : index)
^bb8:  // pred: ^bb3
  %28 = arith.addi %5, %c4 : index
  cf.br ^bb1(%28 : index)
^bb9:  // pred: ^bb1
  return
}

// -----// IR Dump After ExpandOps (memref-expand) //----- //
func.func @matmul_static_dispatch_0_matmul_3x3x5() {
  %c-1 = arith.constant -1 : index
  %c1 = arith.constant 1 : index
  %c0 = arith.constant 0 : index
  %c5 = arith.constant 5 : index
  %c4 = arith.constant 4 : index
  %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<3x5xf32>
  memref.assume_alignment %0, 64 : memref<3x5xf32>
  %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<5x3xf32>
  memref.assume_alignment %1, 64 : memref<5x3xf32>
  %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : memref<3x3xf32>
  memref.assume_alignment %2, 64 : memref<3x3xf32>
  %3 = gpu.thread_id  x
  %4 = gpu.thread_id  y
  cf.br ^bb1(%c0 : index)
^bb1(%5: index):  // 2 preds: ^bb0, ^bb8
  %6 = arith.cmpi slt, %5, %c5 : index
  cf.cond_br %6, ^bb2, ^bb9
^bb2:  // pred: ^bb1
  %7 = arith.muli %5, %c-1 : index
  %8 = arith.addi %7, %c5 : index
  %9 = arith.cmpi slt, %8, %c4 : index
  %10 = arith.select %9, %8, %c4 : index
  cf.br ^bb3(%c0 : index)
^bb3(%11: index):  // 2 preds: ^bb2, ^bb7
  %12 = arith.cmpi slt, %11, %10 : index
  cf.cond_br %12, ^bb4, ^bb8
^bb4:  // pred: ^bb3
  %13 = arith.muli %11, %c-1 : index
  %14 = arith.addi %10, %13 : index
  %15 = arith.cmpi sgt, %14, %c4 : index
  %16 = arith.select %15, %c4, %14 : index
  %17 = arith.addi %5, %11 : index
  cf.br ^bb5(%c0 : index)
^bb5(%18: index):  // 2 preds: ^bb4, ^bb6
  %19 = arith.cmpi slt, %18, %16 : index
  cf.cond_br %19, ^bb6, ^bb7
^bb6:  // pred: ^bb5
  %20 = affine.apply affine_map<()[s0, s1] -> (s0 + s1)>()[%17, %18]
  %21 = memref.load %0[%4, %20] : memref<3x5xf32>
  %22 = memref.load %1[%20, %3] : memref<5x3xf32>
  %23 = memref.load %2[%4, %3] : memref<3x3xf32>
  %24 = arith.mulf %21, %22 : f32
  %25 = arith.addf %23, %24 : f32
  memref.store %25, %2[%4, %3] : memref<3x3xf32>
  %26 = arith.addi %18, %c1 : index
  cf.br ^bb5(%26 : index)
^bb7:  // pred: ^bb5
  %27 = arith.addi %11, %c4 : index
  cf.br ^bb3(%27 : index)
^bb8:  // pred: ^bb3
  %28 = arith.addi %5, %c4 : index
  cf.br ^bb1(%28 : index)
^bb9:  // pred: ^bb1
  return
}

// -----// IR Dump After ExpandStridedMetadata (expand-strided-metadata) //----- //
module {
  func.func @matmul_static_dispatch_0_matmul_3x3x5() {
    %c-1 = arith.constant -1 : index
    %c1 = arith.constant 1 : index
    %c0 = arith.constant 0 : index
    %c5 = arith.constant 5 : index
    %c4 = arith.constant 4 : index
    %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<3x5xf32>
    memref.assume_alignment %0, 64 : memref<3x5xf32>
    %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<5x3xf32>
    memref.assume_alignment %1, 64 : memref<5x3xf32>
    %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : memref<3x3xf32>
    memref.assume_alignment %2, 64 : memref<3x3xf32>
    %3 = gpu.thread_id  x
    %4 = gpu.thread_id  y
    cf.br ^bb1(%c0 : index)
  ^bb1(%5: index):  // 2 preds: ^bb0, ^bb8
    %6 = arith.cmpi slt, %5, %c5 : index
    cf.cond_br %6, ^bb2, ^bb9
  ^bb2:  // pred: ^bb1
    %7 = arith.muli %5, %c-1 : index
    %8 = arith.addi %7, %c5 : index
    %9 = arith.cmpi slt, %8, %c4 : index
    %10 = arith.select %9, %8, %c4 : index
    cf.br ^bb3(%c0 : index)
  ^bb3(%11: index):  // 2 preds: ^bb2, ^bb7
    %12 = arith.cmpi slt, %11, %10 : index
    cf.cond_br %12, ^bb4, ^bb8
  ^bb4:  // pred: ^bb3
    %13 = arith.muli %11, %c-1 : index
    %14 = arith.addi %10, %13 : index
    %15 = arith.cmpi sgt, %14, %c4 : index
    %16 = arith.select %15, %c4, %14 : index
    %17 = arith.addi %5, %11 : index
    cf.br ^bb5(%c0 : index)
  ^bb5(%18: index):  // 2 preds: ^bb4, ^bb6
    %19 = arith.cmpi slt, %18, %16 : index
    cf.cond_br %19, ^bb6, ^bb7
  ^bb6:  // pred: ^bb5
    %20 = affine.apply affine_map<()[s0, s1] -> (s0 + s1)>()[%17, %18]
    %21 = memref.load %0[%4, %20] : memref<3x5xf32>
    %22 = memref.load %1[%20, %3] : memref<5x3xf32>
    %23 = memref.load %2[%4, %3] : memref<3x3xf32>
    %24 = arith.mulf %21, %22 : f32
    %25 = arith.addf %23, %24 : f32
    memref.store %25, %2[%4, %3] : memref<3x3xf32>
    %26 = arith.addi %18, %c1 : index
    cf.br ^bb5(%26 : index)
  ^bb7:  // pred: ^bb5
    %27 = arith.addi %11, %c4 : index
    cf.br ^bb3(%27 : index)
  ^bb8:  // pred: ^bb3
    %28 = arith.addi %5, %c4 : index
    cf.br ^bb1(%28 : index)
  ^bb9:  // pred: ^bb1
    return
  }
}

// -----// IR Dump After ConvertAffineToStandard (lower-affine) //----- //
module {
  func.func @matmul_static_dispatch_0_matmul_3x3x5() {
    %c-1 = arith.constant -1 : index
    %c1 = arith.constant 1 : index
    %c0 = arith.constant 0 : index
    %c5 = arith.constant 5 : index
    %c4 = arith.constant 4 : index
    %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<3x5xf32>
    memref.assume_alignment %0, 64 : memref<3x5xf32>
    %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<5x3xf32>
    memref.assume_alignment %1, 64 : memref<5x3xf32>
    %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : memref<3x3xf32>
    memref.assume_alignment %2, 64 : memref<3x3xf32>
    %3 = gpu.thread_id  x
    %4 = gpu.thread_id  y
    cf.br ^bb1(%c0 : index)
  ^bb1(%5: index):  // 2 preds: ^bb0, ^bb8
    %6 = arith.cmpi slt, %5, %c5 : index
    cf.cond_br %6, ^bb2, ^bb9
  ^bb2:  // pred: ^bb1
    %7 = arith.muli %5, %c-1 : index
    %8 = arith.addi %7, %c5 : index
    %9 = arith.cmpi slt, %8, %c4 : index
    %10 = arith.select %9, %8, %c4 : index
    cf.br ^bb3(%c0 : index)
  ^bb3(%11: index):  // 2 preds: ^bb2, ^bb7
    %12 = arith.cmpi slt, %11, %10 : index
    cf.cond_br %12, ^bb4, ^bb8
  ^bb4:  // pred: ^bb3
    %13 = arith.muli %11, %c-1 : index
    %14 = arith.addi %10, %13 : index
    %15 = arith.cmpi sgt, %14, %c4 : index
    %16 = arith.select %15, %c4, %14 : index
    %17 = arith.addi %5, %11 : index
    cf.br ^bb5(%c0 : index)
  ^bb5(%18: index):  // 2 preds: ^bb4, ^bb6
    %19 = arith.cmpi slt, %18, %16 : index
    cf.cond_br %19, ^bb6, ^bb7
  ^bb6:  // pred: ^bb5
    %20 = arith.addi %17, %18 : index
    %21 = memref.load %0[%4, %20] : memref<3x5xf32>
    %22 = memref.load %1[%20, %3] : memref<5x3xf32>
    %23 = memref.load %2[%4, %3] : memref<3x3xf32>
    %24 = arith.mulf %21, %22 : f32
    %25 = arith.addf %23, %24 : f32
    memref.store %25, %2[%4, %3] : memref<3x3xf32>
    %26 = arith.addi %18, %c1 : index
    cf.br ^bb5(%26 : index)
  ^bb7:  // pred: ^bb5
    %27 = arith.addi %11, %c4 : index
    cf.br ^bb3(%27 : index)
  ^bb8:  // pred: ^bb3
    %28 = arith.addi %5, %c4 : index
    cf.br ^bb1(%28 : index)
  ^bb9:  // pred: ^bb1
    return
  }
}

// -----// IR Dump After GPULowerMemorySpaceAttributesPass (gpu-lower-memory-space-attributes) //----- //
module {
  func.func @matmul_static_dispatch_0_matmul_3x3x5() {
    %c-1 = arith.constant -1 : index
    %c1 = arith.constant 1 : index
    %c0 = arith.constant 0 : index
    %c5 = arith.constant 5 : index
    %c4 = arith.constant 4 : index
    %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<3x5xf32>
    memref.assume_alignment %0, 64 : memref<3x5xf32>
    %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<5x3xf32>
    memref.assume_alignment %1, 64 : memref<5x3xf32>
    %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : memref<3x3xf32>
    memref.assume_alignment %2, 64 : memref<3x3xf32>
    %3 = gpu.thread_id  x
    %4 = gpu.thread_id  y
    cf.br ^bb1(%c0 : index)
  ^bb1(%5: index):  // 2 preds: ^bb0, ^bb8
    %6 = arith.cmpi slt, %5, %c5 : index
    cf.cond_br %6, ^bb2, ^bb9
  ^bb2:  // pred: ^bb1
    %7 = arith.muli %5, %c-1 : index
    %8 = arith.addi %7, %c5 : index
    %9 = arith.cmpi slt, %8, %c4 : index
    %10 = arith.select %9, %8, %c4 : index
    cf.br ^bb3(%c0 : index)
  ^bb3(%11: index):  // 2 preds: ^bb2, ^bb7
    %12 = arith.cmpi slt, %11, %10 : index
    cf.cond_br %12, ^bb4, ^bb8
  ^bb4:  // pred: ^bb3
    %13 = arith.muli %11, %c-1 : index
    %14 = arith.addi %10, %13 : index
    %15 = arith.cmpi sgt, %14, %c4 : index
    %16 = arith.select %15, %c4, %14 : index
    %17 = arith.addi %5, %11 : index
    cf.br ^bb5(%c0 : index)
  ^bb5(%18: index):  // 2 preds: ^bb4, ^bb6
    %19 = arith.cmpi slt, %18, %16 : index
    cf.cond_br %19, ^bb6, ^bb7
  ^bb6:  // pred: ^bb5
    %20 = arith.addi %17, %18 : index
    %21 = memref.load %0[%4, %20] : memref<3x5xf32>
    %22 = memref.load %1[%20, %3] : memref<5x3xf32>
    %23 = memref.load %2[%4, %3] : memref<3x3xf32>
    %24 = arith.mulf %21, %22 : f32
    %25 = arith.addf %23, %24 : f32
    memref.store %25, %2[%4, %3] : memref<3x3xf32>
    %26 = arith.addi %18, %c1 : index
    cf.br ^bb5(%26 : index)
  ^bb7:  // pred: ^bb5
    %27 = arith.addi %11, %c4 : index
    cf.br ^bb3(%27 : index)
  ^bb8:  // pred: ^bb3
    %28 = arith.addi %5, %c4 : index
    cf.br ^bb1(%28 : index)
  ^bb9:  // pred: ^bb1
    return
  }
}

// -----// IR Dump After StripDebugInfo (strip-debuginfo) //----- //
module {
  func.func @matmul_static_dispatch_0_matmul_3x3x5() {
    %c-1 = arith.constant -1 : index
    %c1 = arith.constant 1 : index
    %c0 = arith.constant 0 : index
    %c5 = arith.constant 5 : index
    %c4 = arith.constant 4 : index
    %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<3x5xf32>
    memref.assume_alignment %0, 64 : memref<3x5xf32>
    %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<5x3xf32>
    memref.assume_alignment %1, 64 : memref<5x3xf32>
    %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : memref<3x3xf32>
    memref.assume_alignment %2, 64 : memref<3x3xf32>
    %3 = gpu.thread_id  x
    %4 = gpu.thread_id  y
    cf.br ^bb1(%c0 : index)
  ^bb1(%5: index):  // 2 preds: ^bb0, ^bb8
    %6 = arith.cmpi slt, %5, %c5 : index
    cf.cond_br %6, ^bb2, ^bb9
  ^bb2:  // pred: ^bb1
    %7 = arith.muli %5, %c-1 : index
    %8 = arith.addi %7, %c5 : index
    %9 = arith.cmpi slt, %8, %c4 : index
    %10 = arith.select %9, %8, %c4 : index
    cf.br ^bb3(%c0 : index)
  ^bb3(%11: index):  // 2 preds: ^bb2, ^bb7
    %12 = arith.cmpi slt, %11, %10 : index
    cf.cond_br %12, ^bb4, ^bb8
  ^bb4:  // pred: ^bb3
    %13 = arith.muli %11, %c-1 : index
    %14 = arith.addi %10, %13 : index
    %15 = arith.cmpi sgt, %14, %c4 : index
    %16 = arith.select %15, %c4, %14 : index
    %17 = arith.addi %5, %11 : index
    cf.br ^bb5(%c0 : index)
  ^bb5(%18: index):  // 2 preds: ^bb4, ^bb6
    %19 = arith.cmpi slt, %18, %16 : index
    cf.cond_br %19, ^bb6, ^bb7
  ^bb6:  // pred: ^bb5
    %20 = arith.addi %17, %18 : index
    %21 = memref.load %0[%4, %20] : memref<3x5xf32>
    %22 = memref.load %1[%20, %3] : memref<5x3xf32>
    %23 = memref.load %2[%4, %3] : memref<3x3xf32>
    %24 = arith.mulf %21, %22 : f32
    %25 = arith.addf %23, %24 : f32
    memref.store %25, %2[%4, %3] : memref<3x3xf32>
    %26 = arith.addi %18, %c1 : index
    cf.br ^bb5(%26 : index)
  ^bb7:  // pred: ^bb5
    %27 = arith.addi %11, %c4 : index
    cf.br ^bb3(%27 : index)
  ^bb8:  // pred: ^bb3
    %28 = arith.addi %5, %c4 : index
    cf.br ^bb1(%28 : index)
  ^bb9:  // pred: ^bb1
    return
  }
}

// -----// IR Dump After ConvertToNVVM (iree-convert-to-nvvm) //----- //
module {
  llvm.func @matmul_static_dispatch_0_matmul_3x3x5(%arg0: !llvm.ptr<f32> {llvm.align = 16 : i32, llvm.noalias, llvm.readonly}, %arg1: !llvm.ptr<f32> {llvm.align = 16 : i32, llvm.noalias, llvm.readonly}, %arg2: !llvm.ptr<f32> {llvm.align = 16 : i32, llvm.noalias}) {
    %0 = llvm.mlir.constant(-1 : index) : i64
    %1 = llvm.mlir.constant(1 : index) : i64
    %2 = llvm.mlir.constant(0 : index) : i64
    %3 = llvm.mlir.constant(5 : index) : i64
    %4 = llvm.mlir.constant(4 : index) : i64
    %5 = llvm.bitcast %arg0 : !llvm.ptr<f32> to !llvm.ptr<i8>
    %6 = llvm.getelementptr %5[%2] : (!llvm.ptr<i8>, i64) -> !llvm.ptr<i8>
    %7 = llvm.bitcast %6 : !llvm.ptr<i8> to !llvm.ptr<f32>
    %8 = llvm.mlir.undef : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)>
    %9 = llvm.insertvalue %7, %8[0] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
    %10 = llvm.insertvalue %7, %9[1] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
    %11 = llvm.mlir.constant(0 : index) : i64
    %12 = llvm.insertvalue %11, %10[2] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
    %13 = llvm.mlir.constant(3 : index) : i64
    %14 = llvm.insertvalue %13, %12[3, 0] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
    %15 = llvm.mlir.constant(5 : index) : i64
    %16 = llvm.insertvalue %15, %14[4, 0] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
    %17 = llvm.mlir.constant(5 : index) : i64
    %18 = llvm.insertvalue %17, %16[3, 1] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
    %19 = llvm.mlir.constant(1 : index) : i64
    %20 = llvm.insertvalue %19, %18[4, 1] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
    %21 = llvm.extractvalue %20[1] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
    %22 = llvm.mlir.constant(0 : index) : i64
    %23 = llvm.mlir.constant(63 : index) : i64
    %24 = llvm.ptrtoint %21 : !llvm.ptr<f32> to i64
    %25 = llvm.and %24, %23  : i64
    %26 = llvm.icmp "eq" %25, %22 : i64
    "llvm.intr.assume"(%26) : (i1) -> ()
    %27 = llvm.bitcast %arg1 : !llvm.ptr<f32> to !llvm.ptr<i8>
    %28 = llvm.getelementptr %27[%2] : (!llvm.ptr<i8>, i64) -> !llvm.ptr<i8>
    %29 = llvm.bitcast %28 : !llvm.ptr<i8> to !llvm.ptr<f32>
    %30 = llvm.mlir.undef : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)>
    %31 = llvm.insertvalue %29, %30[0] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
    %32 = llvm.insertvalue %29, %31[1] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
    %33 = llvm.mlir.constant(0 : index) : i64
    %34 = llvm.insertvalue %33, %32[2] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
    %35 = llvm.mlir.constant(5 : index) : i64
    %36 = llvm.insertvalue %35, %34[3, 0] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
    %37 = llvm.mlir.constant(3 : index) : i64
    %38 = llvm.insertvalue %37, %36[4, 0] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
    %39 = llvm.mlir.constant(3 : index) : i64
    %40 = llvm.insertvalue %39, %38[3, 1] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
    %41 = llvm.mlir.constant(1 : index) : i64
    %42 = llvm.insertvalue %41, %40[4, 1] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
    %43 = llvm.extractvalue %42[1] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
    %44 = llvm.mlir.constant(0 : index) : i64
    %45 = llvm.mlir.constant(63 : index) : i64
    %46 = llvm.ptrtoint %43 : !llvm.ptr<f32> to i64
    %47 = llvm.and %46, %45  : i64
    %48 = llvm.icmp "eq" %47, %44 : i64
    "llvm.intr.assume"(%48) : (i1) -> ()
    %49 = llvm.bitcast %arg2 : !llvm.ptr<f32> to !llvm.ptr<i8>
    %50 = llvm.getelementptr %49[%2] : (!llvm.ptr<i8>, i64) -> !llvm.ptr<i8>
    %51 = llvm.bitcast %50 : !llvm.ptr<i8> to !llvm.ptr<f32>
    %52 = llvm.mlir.undef : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)>
    %53 = llvm.insertvalue %51, %52[0] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
    %54 = llvm.insertvalue %51, %53[1] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
    %55 = llvm.mlir.constant(0 : index) : i64
    %56 = llvm.insertvalue %55, %54[2] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
    %57 = llvm.mlir.constant(3 : index) : i64
    %58 = llvm.insertvalue %57, %56[3, 0] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
    %59 = llvm.mlir.constant(3 : index) : i64
    %60 = llvm.insertvalue %59, %58[4, 0] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
    %61 = llvm.mlir.constant(3 : index) : i64
    %62 = llvm.insertvalue %61, %60[3, 1] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
    %63 = llvm.mlir.constant(1 : index) : i64
    %64 = llvm.insertvalue %63, %62[4, 1] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
    %65 = llvm.extractvalue %64[1] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
    %66 = llvm.mlir.constant(0 : index) : i64
    %67 = llvm.mlir.constant(63 : index) : i64
    %68 = llvm.ptrtoint %65 : !llvm.ptr<f32> to i64
    %69 = llvm.and %68, %67  : i64
    %70 = llvm.icmp "eq" %69, %66 : i64
    "llvm.intr.assume"(%70) : (i1) -> ()
    %71 = nvvm.read.ptx.sreg.tid.x : i32
    %72 = llvm.sext %71 : i32 to i64
    %73 = nvvm.read.ptx.sreg.tid.y : i32
    %74 = llvm.sext %73 : i32 to i64
    llvm.br ^bb1(%2 : i64)
  ^bb1(%75: i64):  // 2 preds: ^bb0, ^bb8
    %76 = llvm.icmp "slt" %75, %3 : i64
    llvm.cond_br %76, ^bb2, ^bb9
  ^bb2:  // pred: ^bb1
    %77 = llvm.mul %75, %0  : i64
    %78 = llvm.add %77, %3  : i64
    %79 = llvm.icmp "slt" %78, %4 : i64
    %80 = llvm.select %79, %78, %4 : i1, i64
    llvm.br ^bb3(%2 : i64)
  ^bb3(%81: i64):  // 2 preds: ^bb2, ^bb7
    %82 = llvm.icmp "slt" %81, %80 : i64
    llvm.cond_br %82, ^bb4, ^bb8
  ^bb4:  // pred: ^bb3
    %83 = llvm.mul %81, %0  : i64
    %84 = llvm.add %80, %83  : i64
    %85 = llvm.icmp "sgt" %84, %4 : i64
    %86 = llvm.select %85, %4, %84 : i1, i64
    %87 = llvm.add %75, %81  : i64
    llvm.br ^bb5(%2 : i64)
  ^bb5(%88: i64):  // 2 preds: ^bb4, ^bb6
    %89 = llvm.icmp "slt" %88, %86 : i64
    llvm.cond_br %89, ^bb6, ^bb7
  ^bb6:  // pred: ^bb5
    %90 = llvm.add %87, %88  : i64
    %91 = llvm.extractvalue %20[1] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
    %92 = llvm.mlir.constant(5 : index) : i64
    %93 = llvm.mul %74, %92  : i64
    %94 = llvm.add %93, %90  : i64
    %95 = llvm.getelementptr %91[%94] : (!llvm.ptr<f32>, i64) -> !llvm.ptr<f32>
    %96 = llvm.load %95 : !llvm.ptr<f32>
    %97 = llvm.extractvalue %42[1] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
    %98 = llvm.mlir.constant(3 : index) : i64
    %99 = llvm.mul %90, %98  : i64
    %100 = llvm.add %99, %72  : i64
    %101 = llvm.getelementptr %97[%100] : (!llvm.ptr<f32>, i64) -> !llvm.ptr<f32>
    %102 = llvm.load %101 : !llvm.ptr<f32>
    %103 = llvm.extractvalue %64[1] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
    %104 = llvm.mlir.constant(3 : index) : i64
    %105 = llvm.mul %74, %104  : i64
    %106 = llvm.add %105, %72  : i64
    %107 = llvm.getelementptr %103[%106] : (!llvm.ptr<f32>, i64) -> !llvm.ptr<f32>
    %108 = llvm.load %107 : !llvm.ptr<f32>
    %109 = llvm.fmul %96, %102  : f32
    %110 = llvm.fadd %108, %109  : f32
    %111 = llvm.extractvalue %64[1] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
    %112 = llvm.mlir.constant(3 : index) : i64
    %113 = llvm.mul %74, %112  : i64
    %114 = llvm.add %113, %72  : i64
    %115 = llvm.getelementptr %111[%114] : (!llvm.ptr<f32>, i64) -> !llvm.ptr<f32>
    llvm.store %110, %115 : !llvm.ptr<f32>
    %116 = llvm.add %88, %1  : i64
    llvm.br ^bb5(%116 : i64)
  ^bb7:  // pred: ^bb5
    %117 = llvm.add %81, %4  : i64
    llvm.br ^bb3(%117 : i64)
  ^bb8:  // pred: ^bb3
    %118 = llvm.add %75, %4  : i64
    llvm.br ^bb1(%118 : i64)
  ^bb9:  // pred: ^bb1
    llvm.return
  }
}

// -----// IR Dump After mlir::iree_compiler::IREE::HAL::TranslateTargetExecutableVariantsPass (iree-hal-translate-target-executable-variants) //----- //
hal.executable.variant public @cuda_nvptx_fb, target = <"cuda", "cuda-nvptx-fb", {target_arch = "sm_80"}> {
  hal.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 ordinal(0) layout(#hal.pipeline.layout<push_constants = 0, sets = [<0, bindings = [<0, storage_buffer, ReadOnly>, <1, storage_buffer, ReadOnly>, <2, storage_buffer>]>]>) attributes {translation_info = #iree_codegen.translation_info<LLVMGPUMatmulSimt>, workgroup_size = [3 : index, 3 : index, 1 : index]} {
  ^bb0(%arg0: !hal.device, %arg1: index, %arg2: index, %arg3: index):
    %c1 = arith.constant 1 : index
    hal.return %c1, %c1, %c1 : index, index, index
  }
  builtin.module {
    llvm.func @matmul_static_dispatch_0_matmul_3x3x5(%arg0: !llvm.ptr<f32> {llvm.align = 16 : i32, llvm.noalias, llvm.readonly}, %arg1: !llvm.ptr<f32> {llvm.align = 16 : i32, llvm.noalias, llvm.readonly}, %arg2: !llvm.ptr<f32> {llvm.align = 16 : i32, llvm.noalias}) {
      %0 = llvm.mlir.constant(-1 : index) : i64
      %1 = llvm.mlir.constant(1 : index) : i64
      %2 = llvm.mlir.constant(0 : index) : i64
      %3 = llvm.mlir.constant(5 : index) : i64
      %4 = llvm.mlir.constant(4 : index) : i64
      %5 = llvm.bitcast %arg0 : !llvm.ptr<f32> to !llvm.ptr<i8>
      %6 = llvm.getelementptr %5[%2] : (!llvm.ptr<i8>, i64) -> !llvm.ptr<i8>
      %7 = llvm.bitcast %6 : !llvm.ptr<i8> to !llvm.ptr<f32>
      %8 = llvm.mlir.undef : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)>
      %9 = llvm.insertvalue %7, %8[0] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
      %10 = llvm.insertvalue %7, %9[1] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
      %11 = llvm.mlir.constant(0 : index) : i64
      %12 = llvm.insertvalue %11, %10[2] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
      %13 = llvm.mlir.constant(3 : index) : i64
      %14 = llvm.insertvalue %13, %12[3, 0] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
      %15 = llvm.mlir.constant(5 : index) : i64
      %16 = llvm.insertvalue %15, %14[4, 0] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
      %17 = llvm.mlir.constant(5 : index) : i64
      %18 = llvm.insertvalue %17, %16[3, 1] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
      %19 = llvm.mlir.constant(1 : index) : i64
      %20 = llvm.insertvalue %19, %18[4, 1] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
      %21 = llvm.extractvalue %20[1] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
      %22 = llvm.mlir.constant(0 : index) : i64
      %23 = llvm.mlir.constant(63 : index) : i64
      %24 = llvm.ptrtoint %21 : !llvm.ptr<f32> to i64
      %25 = llvm.and %24, %23  : i64
      %26 = llvm.icmp "eq" %25, %22 : i64
      "llvm.intr.assume"(%26) : (i1) -> ()
      %27 = llvm.bitcast %arg1 : !llvm.ptr<f32> to !llvm.ptr<i8>
      %28 = llvm.getelementptr %27[%2] : (!llvm.ptr<i8>, i64) -> !llvm.ptr<i8>
      %29 = llvm.bitcast %28 : !llvm.ptr<i8> to !llvm.ptr<f32>
      %30 = llvm.mlir.undef : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)>
      %31 = llvm.insertvalue %29, %30[0] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
      %32 = llvm.insertvalue %29, %31[1] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
      %33 = llvm.mlir.constant(0 : index) : i64
      %34 = llvm.insertvalue %33, %32[2] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
      %35 = llvm.mlir.constant(5 : index) : i64
      %36 = llvm.insertvalue %35, %34[3, 0] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
      %37 = llvm.mlir.constant(3 : index) : i64
      %38 = llvm.insertvalue %37, %36[4, 0] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
      %39 = llvm.mlir.constant(3 : index) : i64
      %40 = llvm.insertvalue %39, %38[3, 1] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
      %41 = llvm.mlir.constant(1 : index) : i64
      %42 = llvm.insertvalue %41, %40[4, 1] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
      %43 = llvm.extractvalue %42[1] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
      %44 = llvm.mlir.constant(0 : index) : i64
      %45 = llvm.mlir.constant(63 : index) : i64
      %46 = llvm.ptrtoint %43 : !llvm.ptr<f32> to i64
      %47 = llvm.and %46, %45  : i64
      %48 = llvm.icmp "eq" %47, %44 : i64
      "llvm.intr.assume"(%48) : (i1) -> ()
      %49 = llvm.bitcast %arg2 : !llvm.ptr<f32> to !llvm.ptr<i8>
      %50 = llvm.getelementptr %49[%2] : (!llvm.ptr<i8>, i64) -> !llvm.ptr<i8>
      %51 = llvm.bitcast %50 : !llvm.ptr<i8> to !llvm.ptr<f32>
      %52 = llvm.mlir.undef : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)>
      %53 = llvm.insertvalue %51, %52[0] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
      %54 = llvm.insertvalue %51, %53[1] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
      %55 = llvm.mlir.constant(0 : index) : i64
      %56 = llvm.insertvalue %55, %54[2] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
      %57 = llvm.mlir.constant(3 : index) : i64
      %58 = llvm.insertvalue %57, %56[3, 0] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
      %59 = llvm.mlir.constant(3 : index) : i64
      %60 = llvm.insertvalue %59, %58[4, 0] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
      %61 = llvm.mlir.constant(3 : index) : i64
      %62 = llvm.insertvalue %61, %60[3, 1] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
      %63 = llvm.mlir.constant(1 : index) : i64
      %64 = llvm.insertvalue %63, %62[4, 1] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
      %65 = llvm.extractvalue %64[1] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
      %66 = llvm.mlir.constant(0 : index) : i64
      %67 = llvm.mlir.constant(63 : index) : i64
      %68 = llvm.ptrtoint %65 : !llvm.ptr<f32> to i64
      %69 = llvm.and %68, %67  : i64
      %70 = llvm.icmp "eq" %69, %66 : i64
      "llvm.intr.assume"(%70) : (i1) -> ()
      %71 = nvvm.read.ptx.sreg.tid.x : i32
      %72 = llvm.sext %71 : i32 to i64
      %73 = nvvm.read.ptx.sreg.tid.y : i32
      %74 = llvm.sext %73 : i32 to i64
      llvm.br ^bb1(%2 : i64)
    ^bb1(%75: i64):  // 2 preds: ^bb0, ^bb8
      %76 = llvm.icmp "slt" %75, %3 : i64
      llvm.cond_br %76, ^bb2, ^bb9
    ^bb2:  // pred: ^bb1
      %77 = llvm.mul %75, %0  : i64
      %78 = llvm.add %77, %3  : i64
      %79 = llvm.icmp "slt" %78, %4 : i64
      %80 = llvm.select %79, %78, %4 : i1, i64
      llvm.br ^bb3(%2 : i64)
    ^bb3(%81: i64):  // 2 preds: ^bb2, ^bb7
      %82 = llvm.icmp "slt" %81, %80 : i64
      llvm.cond_br %82, ^bb4, ^bb8
    ^bb4:  // pred: ^bb3
      %83 = llvm.mul %81, %0  : i64
      %84 = llvm.add %80, %83  : i64
      %85 = llvm.icmp "sgt" %84, %4 : i64
      %86 = llvm.select %85, %4, %84 : i1, i64
      %87 = llvm.add %75, %81  : i64
      llvm.br ^bb5(%2 : i64)
    ^bb5(%88: i64):  // 2 preds: ^bb4, ^bb6
      %89 = llvm.icmp "slt" %88, %86 : i64
      llvm.cond_br %89, ^bb6, ^bb7
    ^bb6:  // pred: ^bb5
      %90 = llvm.add %87, %88  : i64
      %91 = llvm.extractvalue %20[1] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
      %92 = llvm.mlir.constant(5 : index) : i64
      %93 = llvm.mul %74, %92  : i64
      %94 = llvm.add %93, %90  : i64
      %95 = llvm.getelementptr %91[%94] : (!llvm.ptr<f32>, i64) -> !llvm.ptr<f32>
      %96 = llvm.load %95 : !llvm.ptr<f32>
      %97 = llvm.extractvalue %42[1] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
      %98 = llvm.mlir.constant(3 : index) : i64
      %99 = llvm.mul %90, %98  : i64
      %100 = llvm.add %99, %72  : i64
      %101 = llvm.getelementptr %97[%100] : (!llvm.ptr<f32>, i64) -> !llvm.ptr<f32>
      %102 = llvm.load %101 : !llvm.ptr<f32>
      %103 = llvm.extractvalue %64[1] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
      %104 = llvm.mlir.constant(3 : index) : i64
      %105 = llvm.mul %74, %104  : i64
      %106 = llvm.add %105, %72  : i64
      %107 = llvm.getelementptr %103[%106] : (!llvm.ptr<f32>, i64) -> !llvm.ptr<f32>
      %108 = llvm.load %107 : !llvm.ptr<f32>
      %109 = llvm.fmul %96, %102  : f32
      %110 = llvm.fadd %108, %109  : f32
      %111 = llvm.extractvalue %64[1] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
      %112 = llvm.mlir.constant(3 : index) : i64
      %113 = llvm.mul %74, %112  : i64
      %114 = llvm.add %113, %72  : i64
      %115 = llvm.getelementptr %111[%114] : (!llvm.ptr<f32>, i64) -> !llvm.ptr<f32>
      llvm.store %110, %115 : !llvm.ptr<f32>
      %116 = llvm.add %88, %1  : i64
      llvm.br ^bb5(%116 : i64)
    ^bb7:  // pred: ^bb5
      %117 = llvm.add %81, %4  : i64
      llvm.br ^bb3(%117 : i64)
    ^bb8:  // pred: ^bb3
      %118 = llvm.add %75, %4  : i64
      llvm.br ^bb1(%118 : i64)
    ^bb9:  // pred: ^bb1
      llvm.return
    }
  }
}

// -----// IR Dump After mlir::iree_compiler::IREE::HAL::TranslateExecutablesPass (iree-hal-translate-executables) //----- //
hal.executable private @matmul_static_dispatch_0 {
  hal.executable.variant public @cuda_nvptx_fb, target = <"cuda", "cuda-nvptx-fb", {target_arch = "sm_80"}> {
    hal.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 ordinal(0) layout(#hal.pipeline.layout<push_constants = 0, sets = [<0, bindings = [<0, storage_buffer, ReadOnly>, <1, storage_buffer, ReadOnly>, <2, storage_buffer>]>]>) attributes {translation_info = #iree_codegen.translation_info<LLVMGPUMatmulSimt>, workgroup_size = [3 : index, 3 : index, 1 : index]} {
    ^bb0(%arg0: !hal.device, %arg1: index, %arg2: index, %arg3: index):
      %c1 = arith.constant 1 : index
      hal.return %c1, %c1, %c1 : index, index, index
    }
    builtin.module {
      llvm.func @matmul_static_dispatch_0_matmul_3x3x5(%arg0: !llvm.ptr<f32> {llvm.align = 16 : i32, llvm.noalias, llvm.readonly}, %arg1: !llvm.ptr<f32> {llvm.align = 16 : i32, llvm.noalias, llvm.readonly}, %arg2: !llvm.ptr<f32> {llvm.align = 16 : i32, llvm.noalias}) {
        %0 = llvm.mlir.constant(-1 : index) : i64
        %1 = llvm.mlir.constant(1 : index) : i64
        %2 = llvm.mlir.constant(0 : index) : i64
        %3 = llvm.mlir.constant(5 : index) : i64
        %4 = llvm.mlir.constant(4 : index) : i64
        %5 = llvm.bitcast %arg0 : !llvm.ptr<f32> to !llvm.ptr<i8>
        %6 = llvm.getelementptr %5[%2] : (!llvm.ptr<i8>, i64) -> !llvm.ptr<i8>
        %7 = llvm.bitcast %6 : !llvm.ptr<i8> to !llvm.ptr<f32>
        %8 = llvm.mlir.undef : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)>
        %9 = llvm.insertvalue %7, %8[0] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
        %10 = llvm.insertvalue %7, %9[1] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
        %11 = llvm.mlir.constant(0 : index) : i64
        %12 = llvm.insertvalue %11, %10[2] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
        %13 = llvm.mlir.constant(3 : index) : i64
        %14 = llvm.insertvalue %13, %12[3, 0] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
        %15 = llvm.mlir.constant(5 : index) : i64
        %16 = llvm.insertvalue %15, %14[4, 0] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
        %17 = llvm.mlir.constant(5 : index) : i64
        %18 = llvm.insertvalue %17, %16[3, 1] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
        %19 = llvm.mlir.constant(1 : index) : i64
        %20 = llvm.insertvalue %19, %18[4, 1] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
        %21 = llvm.extractvalue %20[1] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
        %22 = llvm.mlir.constant(0 : index) : i64
        %23 = llvm.mlir.constant(63 : index) : i64
        %24 = llvm.ptrtoint %21 : !llvm.ptr<f32> to i64
        %25 = llvm.and %24, %23  : i64
        %26 = llvm.icmp "eq" %25, %22 : i64
        "llvm.intr.assume"(%26) : (i1) -> ()
        %27 = llvm.bitcast %arg1 : !llvm.ptr<f32> to !llvm.ptr<i8>
        %28 = llvm.getelementptr %27[%2] : (!llvm.ptr<i8>, i64) -> !llvm.ptr<i8>
        %29 = llvm.bitcast %28 : !llvm.ptr<i8> to !llvm.ptr<f32>
        %30 = llvm.mlir.undef : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)>
        %31 = llvm.insertvalue %29, %30[0] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
        %32 = llvm.insertvalue %29, %31[1] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
        %33 = llvm.mlir.constant(0 : index) : i64
        %34 = llvm.insertvalue %33, %32[2] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
        %35 = llvm.mlir.constant(5 : index) : i64
        %36 = llvm.insertvalue %35, %34[3, 0] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
        %37 = llvm.mlir.constant(3 : index) : i64
        %38 = llvm.insertvalue %37, %36[4, 0] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
        %39 = llvm.mlir.constant(3 : index) : i64
        %40 = llvm.insertvalue %39, %38[3, 1] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
        %41 = llvm.mlir.constant(1 : index) : i64
        %42 = llvm.insertvalue %41, %40[4, 1] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
        %43 = llvm.extractvalue %42[1] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
        %44 = llvm.mlir.constant(0 : index) : i64
        %45 = llvm.mlir.constant(63 : index) : i64
        %46 = llvm.ptrtoint %43 : !llvm.ptr<f32> to i64
        %47 = llvm.and %46, %45  : i64
        %48 = llvm.icmp "eq" %47, %44 : i64
        "llvm.intr.assume"(%48) : (i1) -> ()
        %49 = llvm.bitcast %arg2 : !llvm.ptr<f32> to !llvm.ptr<i8>
        %50 = llvm.getelementptr %49[%2] : (!llvm.ptr<i8>, i64) -> !llvm.ptr<i8>
        %51 = llvm.bitcast %50 : !llvm.ptr<i8> to !llvm.ptr<f32>
        %52 = llvm.mlir.undef : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)>
        %53 = llvm.insertvalue %51, %52[0] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
        %54 = llvm.insertvalue %51, %53[1] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
        %55 = llvm.mlir.constant(0 : index) : i64
        %56 = llvm.insertvalue %55, %54[2] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
        %57 = llvm.mlir.constant(3 : index) : i64
        %58 = llvm.insertvalue %57, %56[3, 0] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
        %59 = llvm.mlir.constant(3 : index) : i64
        %60 = llvm.insertvalue %59, %58[4, 0] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
        %61 = llvm.mlir.constant(3 : index) : i64
        %62 = llvm.insertvalue %61, %60[3, 1] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
        %63 = llvm.mlir.constant(1 : index) : i64
        %64 = llvm.insertvalue %63, %62[4, 1] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
        %65 = llvm.extractvalue %64[1] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
        %66 = llvm.mlir.constant(0 : index) : i64
        %67 = llvm.mlir.constant(63 : index) : i64
        %68 = llvm.ptrtoint %65 : !llvm.ptr<f32> to i64
        %69 = llvm.and %68, %67  : i64
        %70 = llvm.icmp "eq" %69, %66 : i64
        "llvm.intr.assume"(%70) : (i1) -> ()
        %71 = nvvm.read.ptx.sreg.tid.x : i32
        %72 = llvm.sext %71 : i32 to i64
        %73 = nvvm.read.ptx.sreg.tid.y : i32
        %74 = llvm.sext %73 : i32 to i64
        llvm.br ^bb1(%2 : i64)
      ^bb1(%75: i64):  // 2 preds: ^bb0, ^bb8
        %76 = llvm.icmp "slt" %75, %3 : i64
        llvm.cond_br %76, ^bb2, ^bb9
      ^bb2:  // pred: ^bb1
        %77 = llvm.mul %75, %0  : i64
        %78 = llvm.add %77, %3  : i64
        %79 = llvm.icmp "slt" %78, %4 : i64
        %80 = llvm.select %79, %78, %4 : i1, i64
        llvm.br ^bb3(%2 : i64)
      ^bb3(%81: i64):  // 2 preds: ^bb2, ^bb7
        %82 = llvm.icmp "slt" %81, %80 : i64
        llvm.cond_br %82, ^bb4, ^bb8
      ^bb4:  // pred: ^bb3
        %83 = llvm.mul %81, %0  : i64
        %84 = llvm.add %80, %83  : i64
        %85 = llvm.icmp "sgt" %84, %4 : i64
        %86 = llvm.select %85, %4, %84 : i1, i64
        %87 = llvm.add %75, %81  : i64
        llvm.br ^bb5(%2 : i64)
      ^bb5(%88: i64):  // 2 preds: ^bb4, ^bb6
        %89 = llvm.icmp "slt" %88, %86 : i64
        llvm.cond_br %89, ^bb6, ^bb7
      ^bb6:  // pred: ^bb5
        %90 = llvm.add %87, %88  : i64
        %91 = llvm.extractvalue %20[1] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
        %92 = llvm.mlir.constant(5 : index) : i64
        %93 = llvm.mul %74, %92  : i64
        %94 = llvm.add %93, %90  : i64
        %95 = llvm.getelementptr %91[%94] : (!llvm.ptr<f32>, i64) -> !llvm.ptr<f32>
        %96 = llvm.load %95 : !llvm.ptr<f32>
        %97 = llvm.extractvalue %42[1] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
        %98 = llvm.mlir.constant(3 : index) : i64
        %99 = llvm.mul %90, %98  : i64
        %100 = llvm.add %99, %72  : i64
        %101 = llvm.getelementptr %97[%100] : (!llvm.ptr<f32>, i64) -> !llvm.ptr<f32>
        %102 = llvm.load %101 : !llvm.ptr<f32>
        %103 = llvm.extractvalue %64[1] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
        %104 = llvm.mlir.constant(3 : index) : i64
        %105 = llvm.mul %74, %104  : i64
        %106 = llvm.add %105, %72  : i64
        %107 = llvm.getelementptr %103[%106] : (!llvm.ptr<f32>, i64) -> !llvm.ptr<f32>
        %108 = llvm.load %107 : !llvm.ptr<f32>
        %109 = llvm.fmul %96, %102  : f32
        %110 = llvm.fadd %108, %109  : f32
        %111 = llvm.extractvalue %64[1] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
        %112 = llvm.mlir.constant(3 : index) : i64
        %113 = llvm.mul %74, %112  : i64
        %114 = llvm.add %113, %72  : i64
        %115 = llvm.getelementptr %111[%114] : (!llvm.ptr<f32>, i64) -> !llvm.ptr<f32>
        llvm.store %110, %115 : !llvm.ptr<f32>
        %116 = llvm.add %88, %1  : i64
        llvm.br ^bb5(%116 : i64)
      ^bb7:  // pred: ^bb5
        %117 = llvm.add %81, %4  : i64
        llvm.br ^bb3(%117 : i64)
      ^bb8:  // pred: ^bb3
        %118 = llvm.add %75, %4  : i64
        llvm.br ^bb1(%118 : i64)
      ^bb9:  // pred: ^bb1
        llvm.return
      }
    }
  }
}

// -----// IR Dump After mlir::iree_compiler::IREE::HAL::(anonymous namespace)::ConvertToHALPass (iree-hal-conversion) //----- //
#executable_target_cuda_nvptx_fb = #hal.executable.target<"cuda", "cuda-nvptx-fb", {target_arch = "sm_80"}>
#pipeline_layout = #hal.pipeline.layout<push_constants = 0, sets = [<0, bindings = [<0, storage_buffer, ReadOnly>, <1, storage_buffer, ReadOnly>, <2, storage_buffer>]>]>
#translation = #iree_codegen.translation_info<LLVMGPUMatmulSimt>
#device_target_cuda = #hal.device.target<"cuda", {executable_targets = [#executable_target_cuda_nvptx_fb], legacy_sync}>
module attributes {hal.device.targets = [#device_target_cuda]} {
  hal.executable private @matmul_static_dispatch_0 {
    hal.executable.variant public @cuda_nvptx_fb, target = #executable_target_cuda_nvptx_fb {
      hal.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 ordinal(0) layout(#pipeline_layout) attributes {translation_info = #translation, workgroup_size = [3 : index, 3 : index, 1 : index]} {
      ^bb0(%arg0: !hal.device, %arg1: index, %arg2: index, %arg3: index):
        %c1 = arith.constant 1 : index
        hal.return %c1, %c1, %c1 : index, index, index
      }
      builtin.module {
        llvm.func @matmul_static_dispatch_0_matmul_3x3x5(%arg0: !llvm.ptr<f32> {llvm.align = 16 : i32, llvm.noalias, llvm.readonly}, %arg1: !llvm.ptr<f32> {llvm.align = 16 : i32, llvm.noalias, llvm.readonly}, %arg2: !llvm.ptr<f32> {llvm.align = 16 : i32, llvm.noalias}) {
          %0 = llvm.mlir.constant(-1 : index) : i64
          %1 = llvm.mlir.constant(1 : index) : i64
          %2 = llvm.mlir.constant(0 : index) : i64
          %3 = llvm.mlir.constant(5 : index) : i64
          %4 = llvm.mlir.constant(4 : index) : i64
          %5 = llvm.bitcast %arg0 : !llvm.ptr<f32> to !llvm.ptr<i8>
          %6 = llvm.getelementptr %5[%2] : (!llvm.ptr<i8>, i64) -> !llvm.ptr<i8>
          %7 = llvm.bitcast %6 : !llvm.ptr<i8> to !llvm.ptr<f32>
          %8 = llvm.mlir.undef : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)>
          %9 = llvm.insertvalue %7, %8[0] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
          %10 = llvm.insertvalue %7, %9[1] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
          %11 = llvm.mlir.constant(0 : index) : i64
          %12 = llvm.insertvalue %11, %10[2] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
          %13 = llvm.mlir.constant(3 : index) : i64
          %14 = llvm.insertvalue %13, %12[3, 0] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
          %15 = llvm.mlir.constant(5 : index) : i64
          %16 = llvm.insertvalue %15, %14[4, 0] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
          %17 = llvm.mlir.constant(5 : index) : i64
          %18 = llvm.insertvalue %17, %16[3, 1] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
          %19 = llvm.mlir.constant(1 : index) : i64
          %20 = llvm.insertvalue %19, %18[4, 1] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
          %21 = llvm.extractvalue %20[1] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
          %22 = llvm.mlir.constant(0 : index) : i64
          %23 = llvm.mlir.constant(63 : index) : i64
          %24 = llvm.ptrtoint %21 : !llvm.ptr<f32> to i64
          %25 = llvm.and %24, %23  : i64
          %26 = llvm.icmp "eq" %25, %22 : i64
          "llvm.intr.assume"(%26) : (i1) -> ()
          %27 = llvm.bitcast %arg1 : !llvm.ptr<f32> to !llvm.ptr<i8>
          %28 = llvm.getelementptr %27[%2] : (!llvm.ptr<i8>, i64) -> !llvm.ptr<i8>
          %29 = llvm.bitcast %28 : !llvm.ptr<i8> to !llvm.ptr<f32>
          %30 = llvm.mlir.undef : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)>
          %31 = llvm.insertvalue %29, %30[0] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
          %32 = llvm.insertvalue %29, %31[1] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
          %33 = llvm.mlir.constant(0 : index) : i64
          %34 = llvm.insertvalue %33, %32[2] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
          %35 = llvm.mlir.constant(5 : index) : i64
          %36 = llvm.insertvalue %35, %34[3, 0] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
          %37 = llvm.mlir.constant(3 : index) : i64
          %38 = llvm.insertvalue %37, %36[4, 0] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
          %39 = llvm.mlir.constant(3 : index) : i64
          %40 = llvm.insertvalue %39, %38[3, 1] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
          %41 = llvm.mlir.constant(1 : index) : i64
          %42 = llvm.insertvalue %41, %40[4, 1] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
          %43 = llvm.extractvalue %42[1] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
          %44 = llvm.mlir.constant(0 : index) : i64
          %45 = llvm.mlir.constant(63 : index) : i64
          %46 = llvm.ptrtoint %43 : !llvm.ptr<f32> to i64
          %47 = llvm.and %46, %45  : i64
          %48 = llvm.icmp "eq" %47, %44 : i64
          "llvm.intr.assume"(%48) : (i1) -> ()
          %49 = llvm.bitcast %arg2 : !llvm.ptr<f32> to !llvm.ptr<i8>
          %50 = llvm.getelementptr %49[%2] : (!llvm.ptr<i8>, i64) -> !llvm.ptr<i8>
          %51 = llvm.bitcast %50 : !llvm.ptr<i8> to !llvm.ptr<f32>
          %52 = llvm.mlir.undef : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)>
          %53 = llvm.insertvalue %51, %52[0] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
          %54 = llvm.insertvalue %51, %53[1] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
          %55 = llvm.mlir.constant(0 : index) : i64
          %56 = llvm.insertvalue %55, %54[2] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
          %57 = llvm.mlir.constant(3 : index) : i64
          %58 = llvm.insertvalue %57, %56[3, 0] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
          %59 = llvm.mlir.constant(3 : index) : i64
          %60 = llvm.insertvalue %59, %58[4, 0] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
          %61 = llvm.mlir.constant(3 : index) : i64
          %62 = llvm.insertvalue %61, %60[3, 1] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
          %63 = llvm.mlir.constant(1 : index) : i64
          %64 = llvm.insertvalue %63, %62[4, 1] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
          %65 = llvm.extractvalue %64[1] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
          %66 = llvm.mlir.constant(0 : index) : i64
          %67 = llvm.mlir.constant(63 : index) : i64
          %68 = llvm.ptrtoint %65 : !llvm.ptr<f32> to i64
          %69 = llvm.and %68, %67  : i64
          %70 = llvm.icmp "eq" %69, %66 : i64
          "llvm.intr.assume"(%70) : (i1) -> ()
          %71 = nvvm.read.ptx.sreg.tid.x : i32
          %72 = llvm.sext %71 : i32 to i64
          %73 = nvvm.read.ptx.sreg.tid.y : i32
          %74 = llvm.sext %73 : i32 to i64
          llvm.br ^bb1(%2 : i64)
        ^bb1(%75: i64):  // 2 preds: ^bb0, ^bb8
          %76 = llvm.icmp "slt" %75, %3 : i64
          llvm.cond_br %76, ^bb2, ^bb9
        ^bb2:  // pred: ^bb1
          %77 = llvm.mul %75, %0  : i64
          %78 = llvm.add %77, %3  : i64
          %79 = llvm.icmp "slt" %78, %4 : i64
          %80 = llvm.select %79, %78, %4 : i1, i64
          llvm.br ^bb3(%2 : i64)
        ^bb3(%81: i64):  // 2 preds: ^bb2, ^bb7
          %82 = llvm.icmp "slt" %81, %80 : i64
          llvm.cond_br %82, ^bb4, ^bb8
        ^bb4:  // pred: ^bb3
          %83 = llvm.mul %81, %0  : i64
          %84 = llvm.add %80, %83  : i64
          %85 = llvm.icmp "sgt" %84, %4 : i64
          %86 = llvm.select %85, %4, %84 : i1, i64
          %87 = llvm.add %75, %81  : i64
          llvm.br ^bb5(%2 : i64)
        ^bb5(%88: i64):  // 2 preds: ^bb4, ^bb6
          %89 = llvm.icmp "slt" %88, %86 : i64
          llvm.cond_br %89, ^bb6, ^bb7
        ^bb6:  // pred: ^bb5
          %90 = llvm.add %87, %88  : i64
          %91 = llvm.extractvalue %20[1] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
          %92 = llvm.mlir.constant(5 : index) : i64
          %93 = llvm.mul %74, %92  : i64
          %94 = llvm.add %93, %90  : i64
          %95 = llvm.getelementptr %91[%94] : (!llvm.ptr<f32>, i64) -> !llvm.ptr<f32>
          %96 = llvm.load %95 : !llvm.ptr<f32>
          %97 = llvm.extractvalue %42[1] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
          %98 = llvm.mlir.constant(3 : index) : i64
          %99 = llvm.mul %90, %98  : i64
          %100 = llvm.add %99, %72  : i64
          %101 = llvm.getelementptr %97[%100] : (!llvm.ptr<f32>, i64) -> !llvm.ptr<f32>
          %102 = llvm.load %101 : !llvm.ptr<f32>
          %103 = llvm.extractvalue %64[1] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
          %104 = llvm.mlir.constant(3 : index) : i64
          %105 = llvm.mul %74, %104  : i64
          %106 = llvm.add %105, %72  : i64
          %107 = llvm.getelementptr %103[%106] : (!llvm.ptr<f32>, i64) -> !llvm.ptr<f32>
          %108 = llvm.load %107 : !llvm.ptr<f32>
          %109 = llvm.fmul %96, %102  : f32
          %110 = llvm.fadd %108, %109  : f32
          %111 = llvm.extractvalue %64[1] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
          %112 = llvm.mlir.constant(3 : index) : i64
          %113 = llvm.mul %74, %112  : i64
          %114 = llvm.add %113, %72  : i64
          %115 = llvm.getelementptr %111[%114] : (!llvm.ptr<f32>, i64) -> !llvm.ptr<f32>
          llvm.store %110, %115 : !llvm.ptr<f32>
          %116 = llvm.add %88, %1  : i64
          llvm.br ^bb5(%116 : i64)
        ^bb7:  // pred: ^bb5
          %117 = llvm.add %81, %4  : i64
          llvm.br ^bb3(%117 : i64)
        ^bb8:  // pred: ^bb3
          %118 = llvm.add %75, %4  : i64
          llvm.br ^bb1(%118 : i64)
        ^bb9:  // pred: ^bb1
          llvm.return
        }
      }
    }
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c0 = arith.constant 0 : index
    %c60 = arith.constant 60 : index
    %c36 = arith.constant 36 : index
    %c3 = arith.constant 3 : index
    %c1 = arith.constant 1 : index
    %c553648160_i32 = arith.constant 553648160 : i32
    %c1_i32 = arith.constant 1 : i32
    %c5 = arith.constant 5 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %device = hal.ex.shared_device : !hal.device
    %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    %device_1 = hal.ex.shared_device : !hal.device
    %allocator_2 = hal.device.allocator<%device_1 : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator_2 : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer_3 = hal.buffer_view.buffer<%arg2 : !hal.buffer_view> : !hal.buffer
    %device_4 = hal.ex.shared_device : !hal.device
    %allocator_5 = hal.device.allocator<%device_4 : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer_3 : !hal.buffer> message("tensor") allocator(%allocator_5 : !hal.allocator) minimum_length(%c36) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %device_6 = hal.ex.shared_device : !hal.device
    %c-1_i64 = arith.constant -1 : i64
    %cmd = hal.command_buffer.create device(%device_6 : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
    %0 = hal.command_buffer.device<%cmd : !hal.command_buffer> : !hal.device
    hal.device.switch<%0 : !hal.device>
    #hal.device.match.executable.format<"cuda-nvptx-fb"> {
      %pipeline_layout = hal.pipeline_layout.lookup device(%0 : !hal.device) layout(#pipeline_layout) : !hal.pipeline_layout
      %c0_12 = arith.constant 0 : index
      %c1_13 = arith.constant 1 : index
      %c2 = arith.constant 2 : index
      %c0_14 = arith.constant 0 : index
      hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%pipeline_layout : !hal.pipeline_layout)[%c0_14] bindings([
        %c0_12 = (%buffer : !hal.buffer)[%c0, %c60], 
        %c1_13 = (%buffer_0 : !hal.buffer)[%c0, %c60], 
        %c2 = (%buffer_3 : !hal.buffer)[%c0, %c36]
      ])
      %c1_15 = arith.constant 1 : index
      hal.command_buffer.dispatch.symbol<%cmd : !hal.command_buffer> target(@matmul_static_dispatch_0::@cuda_nvptx_fb::@matmul_static_dispatch_0_matmul_3x3x5) workgroups([%c1_15, %c1_15, %c1_15])
      hal.return
    }
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    %1 = util.null : !hal.fence
    %fence = hal.fence.create device(%device_6 : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute<%device_6 : !hal.device> affinity(%c-1_i64) wait(%1) signal(%fence) commands([%cmd])
    %c-1_i32 = arith.constant -1 : i32
    %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %c3_7 = arith.constant 3 : index
    %c3_8 = arith.constant 3 : index
    %c0_9 = arith.constant 0 : index
    %c553648160_i32_10 = arith.constant 553648160 : i32
    %c1_i32_11 = arith.constant 1 : i32
    %view = hal.buffer_view.create buffer(%buffer_3 : !hal.buffer)[%c0_9, %c36] shape([%c3_7, %c3_8]) type(%c553648160_i32_10) encoding(%c1_i32_11) : !hal.buffer_view
    return %view : !hal.buffer_view
  }
}


// -----// IR Dump After mlir::iree_compiler::IREE::HAL::FixupLegacySyncPass (iree-hal-fixup-legacy-sync) //----- //
#executable_target_cuda_nvptx_fb = #hal.executable.target<"cuda", "cuda-nvptx-fb", {target_arch = "sm_80"}>
#pipeline_layout = #hal.pipeline.layout<push_constants = 0, sets = [<0, bindings = [<0, storage_buffer, ReadOnly>, <1, storage_buffer, ReadOnly>, <2, storage_buffer>]>]>
#translation = #iree_codegen.translation_info<LLVMGPUMatmulSimt>
#device_target_cuda = #hal.device.target<"cuda", {executable_targets = [#executable_target_cuda_nvptx_fb], legacy_sync}>
module attributes {hal.device.targets = [#device_target_cuda]} {
  hal.executable private @matmul_static_dispatch_0 {
    hal.executable.variant public @cuda_nvptx_fb, target = #executable_target_cuda_nvptx_fb {
      hal.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 ordinal(0) layout(#pipeline_layout) attributes {translation_info = #translation, workgroup_size = [3 : index, 3 : index, 1 : index]} {
      ^bb0(%arg0: !hal.device, %arg1: index, %arg2: index, %arg3: index):
        %c1 = arith.constant 1 : index
        hal.return %c1, %c1, %c1 : index, index, index
      }
      builtin.module {
        llvm.func @matmul_static_dispatch_0_matmul_3x3x5(%arg0: !llvm.ptr<f32> {llvm.align = 16 : i32, llvm.noalias, llvm.readonly}, %arg1: !llvm.ptr<f32> {llvm.align = 16 : i32, llvm.noalias, llvm.readonly}, %arg2: !llvm.ptr<f32> {llvm.align = 16 : i32, llvm.noalias}) {
          %0 = llvm.mlir.constant(-1 : index) : i64
          %1 = llvm.mlir.constant(1 : index) : i64
          %2 = llvm.mlir.constant(0 : index) : i64
          %3 = llvm.mlir.constant(5 : index) : i64
          %4 = llvm.mlir.constant(4 : index) : i64
          %5 = llvm.bitcast %arg0 : !llvm.ptr<f32> to !llvm.ptr<i8>
          %6 = llvm.getelementptr %5[%2] : (!llvm.ptr<i8>, i64) -> !llvm.ptr<i8>
          %7 = llvm.bitcast %6 : !llvm.ptr<i8> to !llvm.ptr<f32>
          %8 = llvm.mlir.undef : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)>
          %9 = llvm.insertvalue %7, %8[0] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
          %10 = llvm.insertvalue %7, %9[1] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
          %11 = llvm.mlir.constant(0 : index) : i64
          %12 = llvm.insertvalue %11, %10[2] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
          %13 = llvm.mlir.constant(3 : index) : i64
          %14 = llvm.insertvalue %13, %12[3, 0] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
          %15 = llvm.mlir.constant(5 : index) : i64
          %16 = llvm.insertvalue %15, %14[4, 0] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
          %17 = llvm.mlir.constant(5 : index) : i64
          %18 = llvm.insertvalue %17, %16[3, 1] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
          %19 = llvm.mlir.constant(1 : index) : i64
          %20 = llvm.insertvalue %19, %18[4, 1] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
          %21 = llvm.extractvalue %20[1] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
          %22 = llvm.mlir.constant(0 : index) : i64
          %23 = llvm.mlir.constant(63 : index) : i64
          %24 = llvm.ptrtoint %21 : !llvm.ptr<f32> to i64
          %25 = llvm.and %24, %23  : i64
          %26 = llvm.icmp "eq" %25, %22 : i64
          "llvm.intr.assume"(%26) : (i1) -> ()
          %27 = llvm.bitcast %arg1 : !llvm.ptr<f32> to !llvm.ptr<i8>
          %28 = llvm.getelementptr %27[%2] : (!llvm.ptr<i8>, i64) -> !llvm.ptr<i8>
          %29 = llvm.bitcast %28 : !llvm.ptr<i8> to !llvm.ptr<f32>
          %30 = llvm.mlir.undef : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)>
          %31 = llvm.insertvalue %29, %30[0] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
          %32 = llvm.insertvalue %29, %31[1] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
          %33 = llvm.mlir.constant(0 : index) : i64
          %34 = llvm.insertvalue %33, %32[2] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
          %35 = llvm.mlir.constant(5 : index) : i64
          %36 = llvm.insertvalue %35, %34[3, 0] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
          %37 = llvm.mlir.constant(3 : index) : i64
          %38 = llvm.insertvalue %37, %36[4, 0] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
          %39 = llvm.mlir.constant(3 : index) : i64
          %40 = llvm.insertvalue %39, %38[3, 1] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
          %41 = llvm.mlir.constant(1 : index) : i64
          %42 = llvm.insertvalue %41, %40[4, 1] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
          %43 = llvm.extractvalue %42[1] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
          %44 = llvm.mlir.constant(0 : index) : i64
          %45 = llvm.mlir.constant(63 : index) : i64
          %46 = llvm.ptrtoint %43 : !llvm.ptr<f32> to i64
          %47 = llvm.and %46, %45  : i64
          %48 = llvm.icmp "eq" %47, %44 : i64
          "llvm.intr.assume"(%48) : (i1) -> ()
          %49 = llvm.bitcast %arg2 : !llvm.ptr<f32> to !llvm.ptr<i8>
          %50 = llvm.getelementptr %49[%2] : (!llvm.ptr<i8>, i64) -> !llvm.ptr<i8>
          %51 = llvm.bitcast %50 : !llvm.ptr<i8> to !llvm.ptr<f32>
          %52 = llvm.mlir.undef : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)>
          %53 = llvm.insertvalue %51, %52[0] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
          %54 = llvm.insertvalue %51, %53[1] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
          %55 = llvm.mlir.constant(0 : index) : i64
          %56 = llvm.insertvalue %55, %54[2] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
          %57 = llvm.mlir.constant(3 : index) : i64
          %58 = llvm.insertvalue %57, %56[3, 0] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
          %59 = llvm.mlir.constant(3 : index) : i64
          %60 = llvm.insertvalue %59, %58[4, 0] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
          %61 = llvm.mlir.constant(3 : index) : i64
          %62 = llvm.insertvalue %61, %60[3, 1] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
          %63 = llvm.mlir.constant(1 : index) : i64
          %64 = llvm.insertvalue %63, %62[4, 1] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
          %65 = llvm.extractvalue %64[1] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
          %66 = llvm.mlir.constant(0 : index) : i64
          %67 = llvm.mlir.constant(63 : index) : i64
          %68 = llvm.ptrtoint %65 : !llvm.ptr<f32> to i64
          %69 = llvm.and %68, %67  : i64
          %70 = llvm.icmp "eq" %69, %66 : i64
          "llvm.intr.assume"(%70) : (i1) -> ()
          %71 = nvvm.read.ptx.sreg.tid.x : i32
          %72 = llvm.sext %71 : i32 to i64
          %73 = nvvm.read.ptx.sreg.tid.y : i32
          %74 = llvm.sext %73 : i32 to i64
          llvm.br ^bb1(%2 : i64)
        ^bb1(%75: i64):  // 2 preds: ^bb0, ^bb8
          %76 = llvm.icmp "slt" %75, %3 : i64
          llvm.cond_br %76, ^bb2, ^bb9
        ^bb2:  // pred: ^bb1
          %77 = llvm.mul %75, %0  : i64
          %78 = llvm.add %77, %3  : i64
          %79 = llvm.icmp "slt" %78, %4 : i64
          %80 = llvm.select %79, %78, %4 : i1, i64
          llvm.br ^bb3(%2 : i64)
        ^bb3(%81: i64):  // 2 preds: ^bb2, ^bb7
          %82 = llvm.icmp "slt" %81, %80 : i64
          llvm.cond_br %82, ^bb4, ^bb8
        ^bb4:  // pred: ^bb3
          %83 = llvm.mul %81, %0  : i64
          %84 = llvm.add %80, %83  : i64
          %85 = llvm.icmp "sgt" %84, %4 : i64
          %86 = llvm.select %85, %4, %84 : i1, i64
          %87 = llvm.add %75, %81  : i64
          llvm.br ^bb5(%2 : i64)
        ^bb5(%88: i64):  // 2 preds: ^bb4, ^bb6
          %89 = llvm.icmp "slt" %88, %86 : i64
          llvm.cond_br %89, ^bb6, ^bb7
        ^bb6:  // pred: ^bb5
          %90 = llvm.add %87, %88  : i64
          %91 = llvm.extractvalue %20[1] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
          %92 = llvm.mlir.constant(5 : index) : i64
          %93 = llvm.mul %74, %92  : i64
          %94 = llvm.add %93, %90  : i64
          %95 = llvm.getelementptr %91[%94] : (!llvm.ptr<f32>, i64) -> !llvm.ptr<f32>
          %96 = llvm.load %95 : !llvm.ptr<f32>
          %97 = llvm.extractvalue %42[1] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
          %98 = llvm.mlir.constant(3 : index) : i64
          %99 = llvm.mul %90, %98  : i64
          %100 = llvm.add %99, %72  : i64
          %101 = llvm.getelementptr %97[%100] : (!llvm.ptr<f32>, i64) -> !llvm.ptr<f32>
          %102 = llvm.load %101 : !llvm.ptr<f32>
          %103 = llvm.extractvalue %64[1] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
          %104 = llvm.mlir.constant(3 : index) : i64
          %105 = llvm.mul %74, %104  : i64
          %106 = llvm.add %105, %72  : i64
          %107 = llvm.getelementptr %103[%106] : (!llvm.ptr<f32>, i64) -> !llvm.ptr<f32>
          %108 = llvm.load %107 : !llvm.ptr<f32>
          %109 = llvm.fmul %96, %102  : f32
          %110 = llvm.fadd %108, %109  : f32
          %111 = llvm.extractvalue %64[1] : !llvm.struct<(ptr<f32>, ptr<f32>, i64, array<2 x i64>, array<2 x i64>)> 
          %112 = llvm.mlir.constant(3 : index) : i64
          %113 = llvm.mul %74, %112  : i64
          %114 = llvm.add %113, %72  : i64
          %115 = llvm.getelementptr %111[%114] : (!llvm.ptr<f32>, i64) -> !llvm.ptr<f32>
          llvm.store %110, %115 : !llvm.ptr<f32>
          %116 = llvm.add %88, %1  : i64
          llvm.br ^bb5(%116 : i64)
        ^bb7:  // pred: ^bb5
          %117 = llvm.add %81, %4  : i64
          llvm.br ^bb3(%117 : i64)
        ^bb8:  // pred: ^bb3
          %118 = llvm.add %75, %4  : i64
          llvm.br ^bb1(%118 : i64)
        ^bb9:  // pred: ^bb1
          llvm.return
        }
      }
    }
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c0 = arith.constant 0 : index
    %c60 = arith.constant 60 : index
    %c36 = arith.constant 36 : index
    %c3 = arith.constant 3 : index
    %c1 = arith.constant 1 : index
    %c553648160_i32 = arith.constant 553648160 : i32
    %c1_i32 = arith.constant 1 : i32
    %c5 = arith.constant 5 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %device = hal.ex.shared_device : !hal.device
    %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    %device_1 = hal.ex.shared_device : !hal.device
    %allocator_2 = hal.device.allocator<%device_1 : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator_2 : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer_3 = hal.buffer_view.buffer<%arg2 : !hal.buffer_view> : !hal.buffer
    %device_4 = hal.ex.shared_device : !hal.device
    %allocator_5 = hal.device.allocator<%device_4 : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer_3 : !hal.buffer> message("tensor") allocator(%allocator_5 : !hal.allocator) minimum_length(%c36) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %device_6 = hal.ex.shared_device : !hal.device
    %c-1_i64 = arith.constant -1 : i64
    %cmd = hal.command_buffer.create device(%device_6 : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
    %0 = hal.command_buffer.device<%cmd : !hal.command_buffer> : !hal.device
    hal.device.switch<%0 : !hal.device>
    #hal.device.match.executable.format<"cuda-nvptx-fb"> {
      %pipeline_layout = hal.pipeline_layout.lookup device(%0 : !hal.device) layout(#pipeline_layout) : !hal.pipeline_layout
      %c0_14 = arith.constant 0 : index
      %c1_15 = arith.constant 1 : index
      %c2 = arith.constant 2 : index
      %c0_16 = arith.constant 0 : index
      hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%pipeline_layout : !hal.pipeline_layout)[%c0_16] bindings([
        %c0_14 = (%buffer : !hal.buffer)[%c0, %c60], 
        %c1_15 = (%buffer_0 : !hal.buffer)[%c0, %c60], 
        %c2 = (%buffer_3 : !hal.buffer)[%c0, %c36]
      ])
      %c1_17 = arith.constant 1 : index
      hal.command_buffer.dispatch.symbol<%cmd : !hal.command_buffer> target(@matmul_static_dispatch_0::@cuda_nvptx_fb::@matmul_static_dispatch_0_matmul_3x3x5) workgroups([%c1_17, %c1_17, %c1_17])
      hal.return
    }
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    %1 = util.null : !hal.fence
    %fence = hal.fence.create device(%device_6 : !hal.device) flags("None") : !hal.fence
    %c-1_i32 = arith.constant -1 : i32
    %status = hal.fence.await until([%1]) timeout_millis(%c-1_i32) : i32
    hal.device.queue.execute<%device_6 : !hal.device> affinity(%c-1_i64) wait(%1) signal(%fence) commands([%cmd])
    %c-1_i32_7 = arith.constant -1 : i32
    %status_8 = hal.fence.await until([%fence]) timeout_millis(%c-1_i32_7) : i32
    util.status.check_ok %status_8, "failed to wait on timepoint"
    %c3_9 = arith.constant 3 : index
    %c3_10 = arith.constant 3 : index
    %c0_11 = arith.constant 0 : index
    %c553648160_i32_12 = arith.constant 553648160 : i32
    %c1_i32_13 = arith.constant 1 : i32
    %view = hal.buffer_view.create buffer(%buffer_3 : !hal.buffer)[%c0_11, %c36] shape([%c3_9, %c3_10]) type(%c553648160_i32_12) encoding(%c1_i32_13) : !hal.buffer_view
    return %view : !hal.buffer_view
  }
}


// -----// IR Dump After Canonicalizer (canonicalize) //----- //
#executable_target_cuda_nvptx_fb = #hal.executable.target<"cuda", "cuda-nvptx-fb", {target_arch = "sm_80"}>
#pipeline_layout = #hal.pipeline.layout<push_constants = 0, sets = [<0, bindings = [<0, storage_buffer, ReadOnly>, <1, storage_buffer, ReadOnly>, <2, storage_buffer>]>]>
#translation = #iree_codegen.translation_info<LLVMGPUMatmulSimt>
#device_target_cuda = #hal.device.target<"cuda", {executable_targets = [#executable_target_cuda_nvptx_fb], legacy_sync}>
module attributes {hal.device.targets = [#device_target_cuda]} {
  hal.executable private @matmul_static_dispatch_0 {
    hal.executable.variant public @cuda_nvptx_fb, target = #executable_target_cuda_nvptx_fb {
      hal.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 ordinal(0) layout(#pipeline_layout) attributes {translation_info = #translation, workgroup_size = [3 : index, 3 : index, 1 : index]} {
      ^bb0(%arg0: !hal.device, %arg1: index, %arg2: index, %arg3: index):
        %c1 = arith.constant 1 : index
        hal.return %c1, %c1, %c1 : index, index, index
      }
      builtin.module {
        llvm.func @matmul_static_dispatch_0_matmul_3x3x5(%arg0: !llvm.ptr<f32> {llvm.align = 16 : i32, llvm.noalias, llvm.readonly}, %arg1: !llvm.ptr<f32> {llvm.align = 16 : i32, llvm.noalias, llvm.readonly}, %arg2: !llvm.ptr<f32> {llvm.align = 16 : i32, llvm.noalias}) {
          %0 = llvm.mlir.constant(63 : index) : i64
          %1 = llvm.mlir.constant(3 : index) : i64
          %2 = llvm.mlir.constant(-1 : index) : i64
          %3 = llvm.mlir.constant(1 : index) : i64
          %4 = llvm.mlir.constant(0 : index) : i64
          %5 = llvm.mlir.constant(5 : index) : i64
          %6 = llvm.mlir.constant(4 : index) : i64
          %7 = llvm.ptrtoint %arg0 : !llvm.ptr<f32> to i64
          %8 = llvm.and %7, %0  : i64
          %9 = llvm.icmp "eq" %8, %4 : i64
          "llvm.intr.assume"(%9) : (i1) -> ()
          %10 = llvm.ptrtoint %arg1 : !llvm.ptr<f32> to i64
          %11 = llvm.and %10, %0  : i64
          %12 = llvm.icmp "eq" %11, %4 : i64
          "llvm.intr.assume"(%12) : (i1) -> ()
          %13 = llvm.ptrtoint %arg2 : !llvm.ptr<f32> to i64
          %14 = llvm.and %13, %0  : i64
          %15 = llvm.icmp "eq" %14, %4 : i64
          "llvm.intr.assume"(%15) : (i1) -> ()
          %16 = nvvm.read.ptx.sreg.tid.x : i32
          %17 = llvm.sext %16 : i32 to i64
          %18 = nvvm.read.ptx.sreg.tid.y : i32
          %19 = llvm.sext %18 : i32 to i64
          llvm.br ^bb1(%4 : i64)
        ^bb1(%20: i64):  // 2 preds: ^bb0, ^bb8
          %21 = llvm.icmp "slt" %20, %5 : i64
          llvm.cond_br %21, ^bb2, ^bb9
        ^bb2:  // pred: ^bb1
          %22 = llvm.mul %20, %2  : i64
          %23 = llvm.add %22, %5  : i64
          %24 = llvm.icmp "slt" %23, %6 : i64
          %25 = llvm.select %24, %23, %6 : i1, i64
          llvm.br ^bb3(%4 : i64)
        ^bb3(%26: i64):  // 2 preds: ^bb2, ^bb7
          %27 = llvm.icmp "slt" %26, %25 : i64
          llvm.cond_br %27, ^bb4, ^bb8
        ^bb4:  // pred: ^bb3
          %28 = llvm.mul %26, %2  : i64
          %29 = llvm.add %25, %28  : i64
          %30 = llvm.icmp "sgt" %29, %6 : i64
          %31 = llvm.select %30, %6, %29 : i1, i64
          %32 = llvm.add %20, %26  : i64
          llvm.br ^bb5(%4 : i64)
        ^bb5(%33: i64):  // 2 preds: ^bb4, ^bb6
          %34 = llvm.icmp "slt" %33, %31 : i64
          llvm.cond_br %34, ^bb6, ^bb7
        ^bb6:  // pred: ^bb5
          %35 = llvm.add %32, %33  : i64
          %36 = llvm.mul %19, %5  : i64
          %37 = llvm.add %36, %35  : i64
          %38 = llvm.getelementptr %arg0[%37] : (!llvm.ptr<f32>, i64) -> !llvm.ptr<f32>
          %39 = llvm.load %38 : !llvm.ptr<f32>
          %40 = llvm.mul %35, %1  : i64
          %41 = llvm.add %40, %17  : i64
          %42 = llvm.getelementptr %arg1[%41] : (!llvm.ptr<f32>, i64) -> !llvm.ptr<f32>
          %43 = llvm.load %42 : !llvm.ptr<f32>
          %44 = llvm.mul %19, %1  : i64
          %45 = llvm.add %44, %17  : i64
          %46 = llvm.getelementptr %arg2[%45] : (!llvm.ptr<f32>, i64) -> !llvm.ptr<f32>
          %47 = llvm.load %46 : !llvm.ptr<f32>
          %48 = llvm.fmul %39, %43  : f32
          %49 = llvm.fadd %47, %48  : f32
          %50 = llvm.mul %19, %1  : i64
          %51 = llvm.add %50, %17  : i64
          %52 = llvm.getelementptr %arg2[%51] : (!llvm.ptr<f32>, i64) -> !llvm.ptr<f32>
          llvm.store %49, %52 : !llvm.ptr<f32>
          %53 = llvm.add %33, %3  : i64
          llvm.br ^bb5(%53 : i64)
        ^bb7:  // pred: ^bb5
          %54 = llvm.add %26, %6  : i64
          llvm.br ^bb3(%54 : i64)
        ^bb8:  // pred: ^bb3
          %55 = llvm.add %20, %6  : i64
          llvm.br ^bb1(%55 : i64)
        ^bb9:  // pred: ^bb1
          llvm.return
        }
      }
    }
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c-1_i32 = arith.constant -1 : i32
    %c2 = arith.constant 2 : index
    %c-1_i64 = arith.constant -1 : i64
    %c0 = arith.constant 0 : index
    %c60 = arith.constant 60 : index
    %c36 = arith.constant 36 : index
    %c3 = arith.constant 3 : index
    %c1 = arith.constant 1 : index
    %c553648160_i32 = arith.constant 553648160 : i32
    %c1_i32 = arith.constant 1 : i32
    %c5 = arith.constant 5 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %device = hal.ex.shared_device : !hal.device
    %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    %device_1 = hal.ex.shared_device : !hal.device
    %allocator_2 = hal.device.allocator<%device_1 : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator_2 : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer_3 = hal.buffer_view.buffer<%arg2 : !hal.buffer_view> : !hal.buffer
    %device_4 = hal.ex.shared_device : !hal.device
    %allocator_5 = hal.device.allocator<%device_4 : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer_3 : !hal.buffer> message("tensor") allocator(%allocator_5 : !hal.allocator) minimum_length(%c36) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %device_6 = hal.ex.shared_device : !hal.device
    %cmd = hal.command_buffer.create device(%device_6 : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
    hal.device.switch<%device_6 : !hal.device>
    #hal.device.match.executable.format<"cuda-nvptx-fb"> {
      %pipeline_layout = hal.pipeline_layout.lookup device(%device_6 : !hal.device) layout(#pipeline_layout) : !hal.pipeline_layout
      hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%pipeline_layout : !hal.pipeline_layout)[%c0] bindings([
        %c0 = (%buffer : !hal.buffer)[%c0, %c60], 
        %c1 = (%buffer_0 : !hal.buffer)[%c0, %c60], 
        %c2 = (%buffer_3 : !hal.buffer)[%c0, %c36]
      ])
      hal.command_buffer.dispatch.symbol<%cmd : !hal.command_buffer> target(@matmul_static_dispatch_0::@cuda_nvptx_fb::@matmul_static_dispatch_0_matmul_3x3x5) workgroups([%c1, %c1, %c1])
      hal.return
    }
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    %0 = util.null : !hal.fence
    %fence = hal.fence.create device(%device_6 : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute<%device_6 : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) commands([%cmd])
    %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%buffer_3 : !hal.buffer)[%c0, %c36] shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32) : !hal.buffer_view
    return %view : !hal.buffer_view
  }
}


// -----// IR Dump After CSE (cse) //----- //
#executable_target_cuda_nvptx_fb = #hal.executable.target<"cuda", "cuda-nvptx-fb", {target_arch = "sm_80"}>
#pipeline_layout = #hal.pipeline.layout<push_constants = 0, sets = [<0, bindings = [<0, storage_buffer, ReadOnly>, <1, storage_buffer, ReadOnly>, <2, storage_buffer>]>]>
#translation = #iree_codegen.translation_info<LLVMGPUMatmulSimt>
#device_target_cuda = #hal.device.target<"cuda", {executable_targets = [#executable_target_cuda_nvptx_fb], legacy_sync}>
module attributes {hal.device.targets = [#device_target_cuda]} {
  hal.executable private @matmul_static_dispatch_0 {
    hal.executable.variant public @cuda_nvptx_fb, target = #executable_target_cuda_nvptx_fb {
      hal.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 ordinal(0) layout(#pipeline_layout) attributes {translation_info = #translation, workgroup_size = [3 : index, 3 : index, 1 : index]} {
      ^bb0(%arg0: !hal.device, %arg1: index, %arg2: index, %arg3: index):
        %c1 = arith.constant 1 : index
        hal.return %c1, %c1, %c1 : index, index, index
      }
      builtin.module {
        llvm.func @matmul_static_dispatch_0_matmul_3x3x5(%arg0: !llvm.ptr<f32> {llvm.align = 16 : i32, llvm.noalias, llvm.readonly}, %arg1: !llvm.ptr<f32> {llvm.align = 16 : i32, llvm.noalias, llvm.readonly}, %arg2: !llvm.ptr<f32> {llvm.align = 16 : i32, llvm.noalias}) {
          %0 = llvm.mlir.constant(63 : index) : i64
          %1 = llvm.mlir.constant(3 : index) : i64
          %2 = llvm.mlir.constant(-1 : index) : i64
          %3 = llvm.mlir.constant(1 : index) : i64
          %4 = llvm.mlir.constant(0 : index) : i64
          %5 = llvm.mlir.constant(5 : index) : i64
          %6 = llvm.mlir.constant(4 : index) : i64
          %7 = llvm.ptrtoint %arg0 : !llvm.ptr<f32> to i64
          %8 = llvm.and %7, %0  : i64
          %9 = llvm.icmp "eq" %8, %4 : i64
          "llvm.intr.assume"(%9) : (i1) -> ()
          %10 = llvm.ptrtoint %arg1 : !llvm.ptr<f32> to i64
          %11 = llvm.and %10, %0  : i64
          %12 = llvm.icmp "eq" %11, %4 : i64
          "llvm.intr.assume"(%12) : (i1) -> ()
          %13 = llvm.ptrtoint %arg2 : !llvm.ptr<f32> to i64
          %14 = llvm.and %13, %0  : i64
          %15 = llvm.icmp "eq" %14, %4 : i64
          "llvm.intr.assume"(%15) : (i1) -> ()
          %16 = nvvm.read.ptx.sreg.tid.x : i32
          %17 = llvm.sext %16 : i32 to i64
          %18 = nvvm.read.ptx.sreg.tid.y : i32
          %19 = llvm.sext %18 : i32 to i64
          llvm.br ^bb1(%4 : i64)
        ^bb1(%20: i64):  // 2 preds: ^bb0, ^bb8
          %21 = llvm.icmp "slt" %20, %5 : i64
          llvm.cond_br %21, ^bb2, ^bb9
        ^bb2:  // pred: ^bb1
          %22 = llvm.mul %20, %2  : i64
          %23 = llvm.add %22, %5  : i64
          %24 = llvm.icmp "slt" %23, %6 : i64
          %25 = llvm.select %24, %23, %6 : i1, i64
          llvm.br ^bb3(%4 : i64)
        ^bb3(%26: i64):  // 2 preds: ^bb2, ^bb7
          %27 = llvm.icmp "slt" %26, %25 : i64
          llvm.cond_br %27, ^bb4, ^bb8
        ^bb4:  // pred: ^bb3
          %28 = llvm.mul %26, %2  : i64
          %29 = llvm.add %25, %28  : i64
          %30 = llvm.icmp "sgt" %29, %6 : i64
          %31 = llvm.select %30, %6, %29 : i1, i64
          %32 = llvm.add %20, %26  : i64
          llvm.br ^bb5(%4 : i64)
        ^bb5(%33: i64):  // 2 preds: ^bb4, ^bb6
          %34 = llvm.icmp "slt" %33, %31 : i64
          llvm.cond_br %34, ^bb6, ^bb7
        ^bb6:  // pred: ^bb5
          %35 = llvm.add %32, %33  : i64
          %36 = llvm.mul %19, %5  : i64
          %37 = llvm.add %36, %35  : i64
          %38 = llvm.getelementptr %arg0[%37] : (!llvm.ptr<f32>, i64) -> !llvm.ptr<f32>
          %39 = llvm.load %38 : !llvm.ptr<f32>
          %40 = llvm.mul %35, %1  : i64
          %41 = llvm.add %40, %17  : i64
          %42 = llvm.getelementptr %arg1[%41] : (!llvm.ptr<f32>, i64) -> !llvm.ptr<f32>
          %43 = llvm.load %42 : !llvm.ptr<f32>
          %44 = llvm.mul %19, %1  : i64
          %45 = llvm.add %44, %17  : i64
          %46 = llvm.getelementptr %arg2[%45] : (!llvm.ptr<f32>, i64) -> !llvm.ptr<f32>
          %47 = llvm.load %46 : !llvm.ptr<f32>
          %48 = llvm.fmul %39, %43  : f32
          %49 = llvm.fadd %47, %48  : f32
          llvm.store %49, %46 : !llvm.ptr<f32>
          %50 = llvm.add %33, %3  : i64
          llvm.br ^bb5(%50 : i64)
        ^bb7:  // pred: ^bb5
          %51 = llvm.add %26, %6  : i64
          llvm.br ^bb3(%51 : i64)
        ^bb8:  // pred: ^bb3
          %52 = llvm.add %20, %6  : i64
          llvm.br ^bb1(%52 : i64)
        ^bb9:  // pred: ^bb1
          llvm.return
        }
      }
    }
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c-1_i32 = arith.constant -1 : i32
    %c2 = arith.constant 2 : index
    %c-1_i64 = arith.constant -1 : i64
    %c0 = arith.constant 0 : index
    %c60 = arith.constant 60 : index
    %c36 = arith.constant 36 : index
    %c3 = arith.constant 3 : index
    %c1 = arith.constant 1 : index
    %c553648160_i32 = arith.constant 553648160 : i32
    %c1_i32 = arith.constant 1 : i32
    %c5 = arith.constant 5 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %device = hal.ex.shared_device : !hal.device
    %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer_1 = hal.buffer_view.buffer<%arg2 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_1 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c36) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
    hal.device.switch<%device : !hal.device>
    #hal.device.match.executable.format<"cuda-nvptx-fb"> {
      %pipeline_layout = hal.pipeline_layout.lookup device(%device : !hal.device) layout(#pipeline_layout) : !hal.pipeline_layout
      hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%pipeline_layout : !hal.pipeline_layout)[%c0] bindings([
        %c0 = (%buffer : !hal.buffer)[%c0, %c60], 
        %c1 = (%buffer_0 : !hal.buffer)[%c0, %c60], 
        %c2 = (%buffer_1 : !hal.buffer)[%c0, %c36]
      ])
      hal.command_buffer.dispatch.symbol<%cmd : !hal.command_buffer> target(@matmul_static_dispatch_0::@cuda_nvptx_fb::@matmul_static_dispatch_0_matmul_3x3x5) workgroups([%c1, %c1, %c1])
      hal.return
    }
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    %0 = util.null : !hal.fence
    %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) commands([%cmd])
    %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c36] shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32) : !hal.buffer_view
    return %view : !hal.buffer_view
  }
}


// -----// IR Dump After SimplifyGlobalAccesses (iree-util-simplify-global-accesses) //----- //
func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c-1_i32 = arith.constant -1 : i32
  %c2 = arith.constant 2 : index
  %c-1_i64 = arith.constant -1 : i64
  %c0 = arith.constant 0 : index
  %c60 = arith.constant 60 : index
  %c36 = arith.constant 36 : index
  %c3 = arith.constant 3 : index
  %c1 = arith.constant 1 : index
  %c553648160_i32 = arith.constant 553648160 : i32
  %c1_i32 = arith.constant 1 : i32
  %c5 = arith.constant 5 : index
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
  %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
  %device = hal.ex.shared_device : !hal.device
  %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
  hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
  hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %buffer_1 = hal.buffer_view.buffer<%arg2 : !hal.buffer_view> : !hal.buffer
  hal.buffer.assert<%buffer_1 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c36) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
  hal.device.switch<%device : !hal.device>
    #hal.device.match.executable.format<"cuda-nvptx-fb"> {
    %pipeline_layout = hal.pipeline_layout.lookup device(%device : !hal.device) layout(<push_constants = 0, sets = [<0, bindings = [<0, storage_buffer, ReadOnly>, <1, storage_buffer, ReadOnly>, <2, storage_buffer>]>]>) : !hal.pipeline_layout
    hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%pipeline_layout : !hal.pipeline_layout)[%c0] bindings([
      %c0 = (%buffer : !hal.buffer)[%c0, %c60], 
      %c1 = (%buffer_0 : !hal.buffer)[%c0, %c60], 
      %c2 = (%buffer_1 : !hal.buffer)[%c0, %c36]
    ])
    hal.command_buffer.dispatch.symbol<%cmd : !hal.command_buffer> target(@matmul_static_dispatch_0::@cuda_nvptx_fb::@matmul_static_dispatch_0_matmul_3x3x5) workgroups([%c1, %c1, %c1])
    hal.return
  }
  hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
  hal.command_buffer.finalize<%cmd : !hal.command_buffer>
  %0 = util.null : !hal.fence
  %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
  hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) commands([%cmd])
  %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
  util.status.check_ok %status, "failed to wait on timepoint"
  %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c36] shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32) : !hal.buffer_view
  return %view : !hal.buffer_view
}

// -----// IR Dump After ApplyPatterns (iree-util-apply-patterns) //----- //
#executable_target_cuda_nvptx_fb = #hal.executable.target<"cuda", "cuda-nvptx-fb", {target_arch = "sm_80"}>
#pipeline_layout = #hal.pipeline.layout<push_constants = 0, sets = [<0, bindings = [<0, storage_buffer, ReadOnly>, <1, storage_buffer, ReadOnly>, <2, storage_buffer>]>]>
#translation = #iree_codegen.translation_info<LLVMGPUMatmulSimt>
#device_target_cuda = #hal.device.target<"cuda", {executable_targets = [#executable_target_cuda_nvptx_fb], legacy_sync}>
module attributes {hal.device.targets = [#device_target_cuda]} {
  hal.executable private @matmul_static_dispatch_0 {
    hal.executable.variant public @cuda_nvptx_fb, target = #executable_target_cuda_nvptx_fb {
      hal.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 ordinal(0) layout(#pipeline_layout) attributes {translation_info = #translation, workgroup_size = [3 : index, 3 : index, 1 : index]} {
      ^bb0(%arg0: !hal.device, %arg1: index, %arg2: index, %arg3: index):
        %c1 = arith.constant 1 : index
        hal.return %c1, %c1, %c1 : index, index, index
      }
      builtin.module {
        llvm.func @matmul_static_dispatch_0_matmul_3x3x5(%arg0: !llvm.ptr<f32> {llvm.align = 16 : i32, llvm.noalias, llvm.readonly}, %arg1: !llvm.ptr<f32> {llvm.align = 16 : i32, llvm.noalias, llvm.readonly}, %arg2: !llvm.ptr<f32> {llvm.align = 16 : i32, llvm.noalias}) {
          %0 = llvm.mlir.constant(63 : index) : i64
          %1 = llvm.mlir.constant(3 : index) : i64
          %2 = llvm.mlir.constant(-1 : index) : i64
          %3 = llvm.mlir.constant(1 : index) : i64
          %4 = llvm.mlir.constant(0 : index) : i64
          %5 = llvm.mlir.constant(5 : index) : i64
          %6 = llvm.mlir.constant(4 : index) : i64
          %7 = llvm.ptrtoint %arg0 : !llvm.ptr<f32> to i64
          %8 = llvm.and %7, %0  : i64
          %9 = llvm.icmp "eq" %8, %4 : i64
          "llvm.intr.assume"(%9) : (i1) -> ()
          %10 = llvm.ptrtoint %arg1 : !llvm.ptr<f32> to i64
          %11 = llvm.and %10, %0  : i64
          %12 = llvm.icmp "eq" %11, %4 : i64
          "llvm.intr.assume"(%12) : (i1) -> ()
          %13 = llvm.ptrtoint %arg2 : !llvm.ptr<f32> to i64
          %14 = llvm.and %13, %0  : i64
          %15 = llvm.icmp "eq" %14, %4 : i64
          "llvm.intr.assume"(%15) : (i1) -> ()
          %16 = nvvm.read.ptx.sreg.tid.x : i32
          %17 = llvm.sext %16 : i32 to i64
          %18 = nvvm.read.ptx.sreg.tid.y : i32
          %19 = llvm.sext %18 : i32 to i64
          llvm.br ^bb1(%4 : i64)
        ^bb1(%20: i64):  // 2 preds: ^bb0, ^bb8
          %21 = llvm.icmp "slt" %20, %5 : i64
          llvm.cond_br %21, ^bb2, ^bb9
        ^bb2:  // pred: ^bb1
          %22 = llvm.mul %20, %2  : i64
          %23 = llvm.add %22, %5  : i64
          %24 = llvm.icmp "slt" %23, %6 : i64
          %25 = llvm.select %24, %23, %6 : i1, i64
          llvm.br ^bb3(%4 : i64)
        ^bb3(%26: i64):  // 2 preds: ^bb2, ^bb7
          %27 = llvm.icmp "slt" %26, %25 : i64
          llvm.cond_br %27, ^bb4, ^bb8
        ^bb4:  // pred: ^bb3
          %28 = llvm.mul %26, %2  : i64
          %29 = llvm.add %25, %28  : i64
          %30 = llvm.icmp "sgt" %29, %6 : i64
          %31 = llvm.select %30, %6, %29 : i1, i64
          %32 = llvm.add %20, %26  : i64
          llvm.br ^bb5(%4 : i64)
        ^bb5(%33: i64):  // 2 preds: ^bb4, ^bb6
          %34 = llvm.icmp "slt" %33, %31 : i64
          llvm.cond_br %34, ^bb6, ^bb7
        ^bb6:  // pred: ^bb5
          %35 = llvm.add %32, %33  : i64
          %36 = llvm.mul %19, %5  : i64
          %37 = llvm.add %36, %35  : i64
          %38 = llvm.getelementptr %arg0[%37] : (!llvm.ptr<f32>, i64) -> !llvm.ptr<f32>
          %39 = llvm.load %38 : !llvm.ptr<f32>
          %40 = llvm.mul %35, %1  : i64
          %41 = llvm.add %40, %17  : i64
          %42 = llvm.getelementptr %arg1[%41] : (!llvm.ptr<f32>, i64) -> !llvm.ptr<f32>
          %43 = llvm.load %42 : !llvm.ptr<f32>
          %44 = llvm.mul %19, %1  : i64
          %45 = llvm.add %44, %17  : i64
          %46 = llvm.getelementptr %arg2[%45] : (!llvm.ptr<f32>, i64) -> !llvm.ptr<f32>
          %47 = llvm.load %46 : !llvm.ptr<f32>
          %48 = llvm.fmul %39, %43  : f32
          %49 = llvm.fadd %47, %48  : f32
          llvm.store %49, %46 : !llvm.ptr<f32>
          %50 = llvm.add %33, %3  : i64
          llvm.br ^bb5(%50 : i64)
        ^bb7:  // pred: ^bb5
          %51 = llvm.add %26, %6  : i64
          llvm.br ^bb3(%51 : i64)
        ^bb8:  // pred: ^bb3
          %52 = llvm.add %20, %6  : i64
          llvm.br ^bb1(%52 : i64)
        ^bb9:  // pred: ^bb1
          llvm.return
        }
      }
    }
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c-1_i32 = arith.constant -1 : i32
    %c2 = arith.constant 2 : index
    %c-1_i64 = arith.constant -1 : i64
    %c0 = arith.constant 0 : index
    %c60 = arith.constant 60 : index
    %c36 = arith.constant 36 : index
    %c3 = arith.constant 3 : index
    %c1 = arith.constant 1 : index
    %c553648160_i32 = arith.constant 553648160 : i32
    %c1_i32 = arith.constant 1 : i32
    %c5 = arith.constant 5 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %device = hal.ex.shared_device : !hal.device
    %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer_1 = hal.buffer_view.buffer<%arg2 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_1 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c36) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
    hal.device.switch<%device : !hal.device>
    #hal.device.match.executable.format<"cuda-nvptx-fb"> {
      %pipeline_layout = hal.pipeline_layout.lookup device(%device : !hal.device) layout(#pipeline_layout) : !hal.pipeline_layout
      hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%pipeline_layout : !hal.pipeline_layout)[%c0] bindings([
        %c0 = (%buffer : !hal.buffer)[%c0, %c60], 
        %c1 = (%buffer_0 : !hal.buffer)[%c0, %c60], 
        %c2 = (%buffer_1 : !hal.buffer)[%c0, %c36]
      ])
      hal.command_buffer.dispatch.symbol<%cmd : !hal.command_buffer> target(@matmul_static_dispatch_0::@cuda_nvptx_fb::@matmul_static_dispatch_0_matmul_3x3x5) workgroups([%c1, %c1, %c1])
      hal.return
    }
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    %0 = util.null : !hal.fence
    %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) commands([%cmd])
    %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c36] shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32) : !hal.buffer_view
    return %view : !hal.buffer_view
  }
}


// -----// IR Dump After FoldGlobals (iree-util-fold-globals) //----- //
#executable_target_cuda_nvptx_fb = #hal.executable.target<"cuda", "cuda-nvptx-fb", {target_arch = "sm_80"}>
#pipeline_layout = #hal.pipeline.layout<push_constants = 0, sets = [<0, bindings = [<0, storage_buffer, ReadOnly>, <1, storage_buffer, ReadOnly>, <2, storage_buffer>]>]>
#translation = #iree_codegen.translation_info<LLVMGPUMatmulSimt>
#device_target_cuda = #hal.device.target<"cuda", {executable_targets = [#executable_target_cuda_nvptx_fb], legacy_sync}>
module attributes {hal.device.targets = [#device_target_cuda]} {
  hal.executable private @matmul_static_dispatch_0 {
    hal.executable.variant public @cuda_nvptx_fb, target = #executable_target_cuda_nvptx_fb {
      hal.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 ordinal(0) layout(#pipeline_layout) attributes {translation_info = #translation, workgroup_size = [3 : index, 3 : index, 1 : index]} {
      ^bb0(%arg0: !hal.device, %arg1: index, %arg2: index, %arg3: index):
        %c1 = arith.constant 1 : index
        hal.return %c1, %c1, %c1 : index, index, index
      }
      builtin.module {
        llvm.func @matmul_static_dispatch_0_matmul_3x3x5(%arg0: !llvm.ptr<f32> {llvm.align = 16 : i32, llvm.noalias, llvm.readonly}, %arg1: !llvm.ptr<f32> {llvm.align = 16 : i32, llvm.noalias, llvm.readonly}, %arg2: !llvm.ptr<f32> {llvm.align = 16 : i32, llvm.noalias}) {
          %0 = llvm.mlir.constant(63 : index) : i64
          %1 = llvm.mlir.constant(3 : index) : i64
          %2 = llvm.mlir.constant(-1 : index) : i64
          %3 = llvm.mlir.constant(1 : index) : i64
          %4 = llvm.mlir.constant(0 : index) : i64
          %5 = llvm.mlir.constant(5 : index) : i64
          %6 = llvm.mlir.constant(4 : index) : i64
          %7 = llvm.ptrtoint %arg0 : !llvm.ptr<f32> to i64
          %8 = llvm.and %7, %0  : i64
          %9 = llvm.icmp "eq" %8, %4 : i64
          "llvm.intr.assume"(%9) : (i1) -> ()
          %10 = llvm.ptrtoint %arg1 : !llvm.ptr<f32> to i64
          %11 = llvm.and %10, %0  : i64
          %12 = llvm.icmp "eq" %11, %4 : i64
          "llvm.intr.assume"(%12) : (i1) -> ()
          %13 = llvm.ptrtoint %arg2 : !llvm.ptr<f32> to i64
          %14 = llvm.and %13, %0  : i64
          %15 = llvm.icmp "eq" %14, %4 : i64
          "llvm.intr.assume"(%15) : (i1) -> ()
          %16 = nvvm.read.ptx.sreg.tid.x : i32
          %17 = llvm.sext %16 : i32 to i64
          %18 = nvvm.read.ptx.sreg.tid.y : i32
          %19 = llvm.sext %18 : i32 to i64
          llvm.br ^bb1(%4 : i64)
        ^bb1(%20: i64):  // 2 preds: ^bb0, ^bb8
          %21 = llvm.icmp "slt" %20, %5 : i64
          llvm.cond_br %21, ^bb2, ^bb9
        ^bb2:  // pred: ^bb1
          %22 = llvm.mul %20, %2  : i64
          %23 = llvm.add %22, %5  : i64
          %24 = llvm.icmp "slt" %23, %6 : i64
          %25 = llvm.select %24, %23, %6 : i1, i64
          llvm.br ^bb3(%4 : i64)
        ^bb3(%26: i64):  // 2 preds: ^bb2, ^bb7
          %27 = llvm.icmp "slt" %26, %25 : i64
          llvm.cond_br %27, ^bb4, ^bb8
        ^bb4:  // pred: ^bb3
          %28 = llvm.mul %26, %2  : i64
          %29 = llvm.add %25, %28  : i64
          %30 = llvm.icmp "sgt" %29, %6 : i64
          %31 = llvm.select %30, %6, %29 : i1, i64
          %32 = llvm.add %20, %26  : i64
          llvm.br ^bb5(%4 : i64)
        ^bb5(%33: i64):  // 2 preds: ^bb4, ^bb6
          %34 = llvm.icmp "slt" %33, %31 : i64
          llvm.cond_br %34, ^bb6, ^bb7
        ^bb6:  // pred: ^bb5
          %35 = llvm.add %32, %33  : i64
          %36 = llvm.mul %19, %5  : i64
          %37 = llvm.add %36, %35  : i64
          %38 = llvm.getelementptr %arg0[%37] : (!llvm.ptr<f32>, i64) -> !llvm.ptr<f32>
          %39 = llvm.load %38 : !llvm.ptr<f32>
          %40 = llvm.mul %35, %1  : i64
          %41 = llvm.add %40, %17  : i64
          %42 = llvm.getelementptr %arg1[%41] : (!llvm.ptr<f32>, i64) -> !llvm.ptr<f32>
          %43 = llvm.load %42 : !llvm.ptr<f32>
          %44 = llvm.mul %19, %1  : i64
          %45 = llvm.add %44, %17  : i64
          %46 = llvm.getelementptr %arg2[%45] : (!llvm.ptr<f32>, i64) -> !llvm.ptr<f32>
          %47 = llvm.load %46 : !llvm.ptr<f32>
          %48 = llvm.fmul %39, %43  : f32
          %49 = llvm.fadd %47, %48  : f32
          llvm.store %49, %46 : !llvm.ptr<f32>
          %50 = llvm.add %33, %3  : i64
          llvm.br ^bb5(%50 : i64)
        ^bb7:  // pred: ^bb5
          %51 = llvm.add %26, %6  : i64
          llvm.br ^bb3(%51 : i64)
        ^bb8:  // pred: ^bb3
          %52 = llvm.add %20, %6  : i64
          llvm.br ^bb1(%52 : i64)
        ^bb9:  // pred: ^bb1
          llvm.return
        }
      }
    }
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c-1_i32 = arith.constant -1 : i32
    %c2 = arith.constant 2 : index
    %c-1_i64 = arith.constant -1 : i64
    %c0 = arith.constant 0 : index
    %c60 = arith.constant 60 : index
    %c36 = arith.constant 36 : index
    %c3 = arith.constant 3 : index
    %c1 = arith.constant 1 : index
    %c553648160_i32 = arith.constant 553648160 : i32
    %c1_i32 = arith.constant 1 : i32
    %c5 = arith.constant 5 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %device = hal.ex.shared_device : !hal.device
    %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer_1 = hal.buffer_view.buffer<%arg2 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_1 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c36) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
    hal.device.switch<%device : !hal.device>
    #hal.device.match.executable.format<"cuda-nvptx-fb"> {
      %pipeline_layout = hal.pipeline_layout.lookup device(%device : !hal.device) layout(#pipeline_layout) : !hal.pipeline_layout
      hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%pipeline_layout : !hal.pipeline_layout)[%c0] bindings([
        %c0 = (%buffer : !hal.buffer)[%c0, %c60], 
        %c1 = (%buffer_0 : !hal.buffer)[%c0, %c60], 
        %c2 = (%buffer_1 : !hal.buffer)[%c0, %c36]
      ])
      hal.command_buffer.dispatch.symbol<%cmd : !hal.command_buffer> target(@matmul_static_dispatch_0::@cuda_nvptx_fb::@matmul_static_dispatch_0_matmul_3x3x5) workgroups([%c1, %c1, %c1])
      hal.return
    }
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    %0 = util.null : !hal.fence
    %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) commands([%cmd])
    %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c36] shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32) : !hal.buffer_view
    return %view : !hal.buffer_view
  }
}


// -----// IR Dump After FuseGlobals (iree-util-fuse-globals) //----- //
#executable_target_cuda_nvptx_fb = #hal.executable.target<"cuda", "cuda-nvptx-fb", {target_arch = "sm_80"}>
#pipeline_layout = #hal.pipeline.layout<push_constants = 0, sets = [<0, bindings = [<0, storage_buffer, ReadOnly>, <1, storage_buffer, ReadOnly>, <2, storage_buffer>]>]>
#translation = #iree_codegen.translation_info<LLVMGPUMatmulSimt>
#device_target_cuda = #hal.device.target<"cuda", {executable_targets = [#executable_target_cuda_nvptx_fb], legacy_sync}>
module attributes {hal.device.targets = [#device_target_cuda]} {
  hal.executable private @matmul_static_dispatch_0 {
    hal.executable.variant public @cuda_nvptx_fb, target = #executable_target_cuda_nvptx_fb {
      hal.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 ordinal(0) layout(#pipeline_layout) attributes {translation_info = #translation, workgroup_size = [3 : index, 3 : index, 1 : index]} {
      ^bb0(%arg0: !hal.device, %arg1: index, %arg2: index, %arg3: index):
        %c1 = arith.constant 1 : index
        hal.return %c1, %c1, %c1 : index, index, index
      }
      builtin.module {
        llvm.func @matmul_static_dispatch_0_matmul_3x3x5(%arg0: !llvm.ptr<f32> {llvm.align = 16 : i32, llvm.noalias, llvm.readonly}, %arg1: !llvm.ptr<f32> {llvm.align = 16 : i32, llvm.noalias, llvm.readonly}, %arg2: !llvm.ptr<f32> {llvm.align = 16 : i32, llvm.noalias}) {
          %0 = llvm.mlir.constant(63 : index) : i64
          %1 = llvm.mlir.constant(3 : index) : i64
          %2 = llvm.mlir.constant(-1 : index) : i64
          %3 = llvm.mlir.constant(1 : index) : i64
          %4 = llvm.mlir.constant(0 : index) : i64
          %5 = llvm.mlir.constant(5 : index) : i64
          %6 = llvm.mlir.constant(4 : index) : i64
          %7 = llvm.ptrtoint %arg0 : !llvm.ptr<f32> to i64
          %8 = llvm.and %7, %0  : i64
          %9 = llvm.icmp "eq" %8, %4 : i64
          "llvm.intr.assume"(%9) : (i1) -> ()
          %10 = llvm.ptrtoint %arg1 : !llvm.ptr<f32> to i64
          %11 = llvm.and %10, %0  : i64
          %12 = llvm.icmp "eq" %11, %4 : i64
          "llvm.intr.assume"(%12) : (i1) -> ()
          %13 = llvm.ptrtoint %arg2 : !llvm.ptr<f32> to i64
          %14 = llvm.and %13, %0  : i64
          %15 = llvm.icmp "eq" %14, %4 : i64
          "llvm.intr.assume"(%15) : (i1) -> ()
          %16 = nvvm.read.ptx.sreg.tid.x : i32
          %17 = llvm.sext %16 : i32 to i64
          %18 = nvvm.read.ptx.sreg.tid.y : i32
          %19 = llvm.sext %18 : i32 to i64
          llvm.br ^bb1(%4 : i64)
        ^bb1(%20: i64):  // 2 preds: ^bb0, ^bb8
          %21 = llvm.icmp "slt" %20, %5 : i64
          llvm.cond_br %21, ^bb2, ^bb9
        ^bb2:  // pred: ^bb1
          %22 = llvm.mul %20, %2  : i64
          %23 = llvm.add %22, %5  : i64
          %24 = llvm.icmp "slt" %23, %6 : i64
          %25 = llvm.select %24, %23, %6 : i1, i64
          llvm.br ^bb3(%4 : i64)
        ^bb3(%26: i64):  // 2 preds: ^bb2, ^bb7
          %27 = llvm.icmp "slt" %26, %25 : i64
          llvm.cond_br %27, ^bb4, ^bb8
        ^bb4:  // pred: ^bb3
          %28 = llvm.mul %26, %2  : i64
          %29 = llvm.add %25, %28  : i64
          %30 = llvm.icmp "sgt" %29, %6 : i64
          %31 = llvm.select %30, %6, %29 : i1, i64
          %32 = llvm.add %20, %26  : i64
          llvm.br ^bb5(%4 : i64)
        ^bb5(%33: i64):  // 2 preds: ^bb4, ^bb6
          %34 = llvm.icmp "slt" %33, %31 : i64
          llvm.cond_br %34, ^bb6, ^bb7
        ^bb6:  // pred: ^bb5
          %35 = llvm.add %32, %33  : i64
          %36 = llvm.mul %19, %5  : i64
          %37 = llvm.add %36, %35  : i64
          %38 = llvm.getelementptr %arg0[%37] : (!llvm.ptr<f32>, i64) -> !llvm.ptr<f32>
          %39 = llvm.load %38 : !llvm.ptr<f32>
          %40 = llvm.mul %35, %1  : i64
          %41 = llvm.add %40, %17  : i64
          %42 = llvm.getelementptr %arg1[%41] : (!llvm.ptr<f32>, i64) -> !llvm.ptr<f32>
          %43 = llvm.load %42 : !llvm.ptr<f32>
          %44 = llvm.mul %19, %1  : i64
          %45 = llvm.add %44, %17  : i64
          %46 = llvm.getelementptr %arg2[%45] : (!llvm.ptr<f32>, i64) -> !llvm.ptr<f32>
          %47 = llvm.load %46 : !llvm.ptr<f32>
          %48 = llvm.fmul %39, %43  : f32
          %49 = llvm.fadd %47, %48  : f32
          llvm.store %49, %46 : !llvm.ptr<f32>
          %50 = llvm.add %33, %3  : i64
          llvm.br ^bb5(%50 : i64)
        ^bb7:  // pred: ^bb5
          %51 = llvm.add %26, %6  : i64
          llvm.br ^bb3(%51 : i64)
        ^bb8:  // pred: ^bb3
          %52 = llvm.add %20, %6  : i64
          llvm.br ^bb1(%52 : i64)
        ^bb9:  // pred: ^bb1
          llvm.return
        }
      }
    }
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c-1_i32 = arith.constant -1 : i32
    %c2 = arith.constant 2 : index
    %c-1_i64 = arith.constant -1 : i64
    %c0 = arith.constant 0 : index
    %c60 = arith.constant 60 : index
    %c36 = arith.constant 36 : index
    %c3 = arith.constant 3 : index
    %c1 = arith.constant 1 : index
    %c553648160_i32 = arith.constant 553648160 : i32
    %c1_i32 = arith.constant 1 : i32
    %c5 = arith.constant 5 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %device = hal.ex.shared_device : !hal.device
    %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer_1 = hal.buffer_view.buffer<%arg2 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_1 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c36) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
    hal.device.switch<%device : !hal.device>
    #hal.device.match.executable.format<"cuda-nvptx-fb"> {
      %pipeline_layout = hal.pipeline_layout.lookup device(%device : !hal.device) layout(#pipeline_layout) : !hal.pipeline_layout
      hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%pipeline_layout : !hal.pipeline_layout)[%c0] bindings([
        %c0 = (%buffer : !hal.buffer)[%c0, %c60], 
        %c1 = (%buffer_0 : !hal.buffer)[%c0, %c60], 
        %c2 = (%buffer_1 : !hal.buffer)[%c0, %c36]
      ])
      hal.command_buffer.dispatch.symbol<%cmd : !hal.command_buffer> target(@matmul_static_dispatch_0::@cuda_nvptx_fb::@matmul_static_dispatch_0_matmul_3x3x5) workgroups([%c1, %c1, %c1])
      hal.return
    }
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    %0 = util.null : !hal.fence
    %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) commands([%cmd])
    %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c36] shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32) : !hal.buffer_view
    return %view : !hal.buffer_view
  }
}


// -----// IR Dump After mlir::iree_compiler::IREE::HAL::LinkTargetExecutablesPass (iree-hal-link-target-executables) //----- //
#executable_target_cuda_nvptx_fb = #hal.executable.target<"cuda", "cuda-nvptx-fb", {target_arch = "sm_80"}>
#pipeline_layout = #hal.pipeline.layout<push_constants = 0, sets = [<0, bindings = [<0, storage_buffer, ReadOnly>, <1, storage_buffer, ReadOnly>, <2, storage_buffer>]>]>
#translation = #iree_codegen.translation_info<LLVMGPUMatmulSimt>
#device_target_cuda = #hal.device.target<"cuda", {executable_targets = [#executable_target_cuda_nvptx_fb], legacy_sync}>
module attributes {hal.device.targets = [#device_target_cuda]} {
  hal.executable private @matmul_static_dispatch_0 {
    hal.executable.variant public @cuda_nvptx_fb, target = #executable_target_cuda_nvptx_fb {
      hal.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 ordinal(0) layout(#pipeline_layout) attributes {translation_info = #translation, workgroup_size = [3 : index, 3 : index, 1 : index]} {
      ^bb0(%arg0: !hal.device, %arg1: index, %arg2: index, %arg3: index):
        %c1 = arith.constant 1 : index
        hal.return %c1, %c1, %c1 : index, index, index
      }
      builtin.module {
        llvm.func @matmul_static_dispatch_0_matmul_3x3x5(%arg0: !llvm.ptr<f32> {llvm.align = 16 : i32, llvm.noalias, llvm.readonly}, %arg1: !llvm.ptr<f32> {llvm.align = 16 : i32, llvm.noalias, llvm.readonly}, %arg2: !llvm.ptr<f32> {llvm.align = 16 : i32, llvm.noalias}) {
          %0 = llvm.mlir.constant(63 : index) : i64
          %1 = llvm.mlir.constant(3 : index) : i64
          %2 = llvm.mlir.constant(-1 : index) : i64
          %3 = llvm.mlir.constant(1 : index) : i64
          %4 = llvm.mlir.constant(0 : index) : i64
          %5 = llvm.mlir.constant(5 : index) : i64
          %6 = llvm.mlir.constant(4 : index) : i64
          %7 = llvm.ptrtoint %arg0 : !llvm.ptr<f32> to i64
          %8 = llvm.and %7, %0  : i64
          %9 = llvm.icmp "eq" %8, %4 : i64
          "llvm.intr.assume"(%9) : (i1) -> ()
          %10 = llvm.ptrtoint %arg1 : !llvm.ptr<f32> to i64
          %11 = llvm.and %10, %0  : i64
          %12 = llvm.icmp "eq" %11, %4 : i64
          "llvm.intr.assume"(%12) : (i1) -> ()
          %13 = llvm.ptrtoint %arg2 : !llvm.ptr<f32> to i64
          %14 = llvm.and %13, %0  : i64
          %15 = llvm.icmp "eq" %14, %4 : i64
          "llvm.intr.assume"(%15) : (i1) -> ()
          %16 = nvvm.read.ptx.sreg.tid.x : i32
          %17 = llvm.sext %16 : i32 to i64
          %18 = nvvm.read.ptx.sreg.tid.y : i32
          %19 = llvm.sext %18 : i32 to i64
          llvm.br ^bb1(%4 : i64)
        ^bb1(%20: i64):  // 2 preds: ^bb0, ^bb8
          %21 = llvm.icmp "slt" %20, %5 : i64
          llvm.cond_br %21, ^bb2, ^bb9
        ^bb2:  // pred: ^bb1
          %22 = llvm.mul %20, %2  : i64
          %23 = llvm.add %22, %5  : i64
          %24 = llvm.icmp "slt" %23, %6 : i64
          %25 = llvm.select %24, %23, %6 : i1, i64
          llvm.br ^bb3(%4 : i64)
        ^bb3(%26: i64):  // 2 preds: ^bb2, ^bb7
          %27 = llvm.icmp "slt" %26, %25 : i64
          llvm.cond_br %27, ^bb4, ^bb8
        ^bb4:  // pred: ^bb3
          %28 = llvm.mul %26, %2  : i64
          %29 = llvm.add %25, %28  : i64
          %30 = llvm.icmp "sgt" %29, %6 : i64
          %31 = llvm.select %30, %6, %29 : i1, i64
          %32 = llvm.add %20, %26  : i64
          llvm.br ^bb5(%4 : i64)
        ^bb5(%33: i64):  // 2 preds: ^bb4, ^bb6
          %34 = llvm.icmp "slt" %33, %31 : i64
          llvm.cond_br %34, ^bb6, ^bb7
        ^bb6:  // pred: ^bb5
          %35 = llvm.add %32, %33  : i64
          %36 = llvm.mul %19, %5  : i64
          %37 = llvm.add %36, %35  : i64
          %38 = llvm.getelementptr %arg0[%37] : (!llvm.ptr<f32>, i64) -> !llvm.ptr<f32>
          %39 = llvm.load %38 : !llvm.ptr<f32>
          %40 = llvm.mul %35, %1  : i64
          %41 = llvm.add %40, %17  : i64
          %42 = llvm.getelementptr %arg1[%41] : (!llvm.ptr<f32>, i64) -> !llvm.ptr<f32>
          %43 = llvm.load %42 : !llvm.ptr<f32>
          %44 = llvm.mul %19, %1  : i64
          %45 = llvm.add %44, %17  : i64
          %46 = llvm.getelementptr %arg2[%45] : (!llvm.ptr<f32>, i64) -> !llvm.ptr<f32>
          %47 = llvm.load %46 : !llvm.ptr<f32>
          %48 = llvm.fmul %39, %43  : f32
          %49 = llvm.fadd %47, %48  : f32
          llvm.store %49, %46 : !llvm.ptr<f32>
          %50 = llvm.add %33, %3  : i64
          llvm.br ^bb5(%50 : i64)
        ^bb7:  // pred: ^bb5
          %51 = llvm.add %26, %6  : i64
          llvm.br ^bb3(%51 : i64)
        ^bb8:  // pred: ^bb3
          %52 = llvm.add %20, %6  : i64
          llvm.br ^bb1(%52 : i64)
        ^bb9:  // pred: ^bb1
          llvm.return
        }
      }
    }
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c-1_i32 = arith.constant -1 : i32
    %c2 = arith.constant 2 : index
    %c-1_i64 = arith.constant -1 : i64
    %c0 = arith.constant 0 : index
    %c60 = arith.constant 60 : index
    %c36 = arith.constant 36 : index
    %c3 = arith.constant 3 : index
    %c1 = arith.constant 1 : index
    %c553648160_i32 = arith.constant 553648160 : i32
    %c1_i32 = arith.constant 1 : i32
    %c5 = arith.constant 5 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %device = hal.ex.shared_device : !hal.device
    %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer_1 = hal.buffer_view.buffer<%arg2 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_1 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c36) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
    hal.device.switch<%device : !hal.device>
    #hal.device.match.executable.format<"cuda-nvptx-fb"> {
      %pipeline_layout = hal.pipeline_layout.lookup device(%device : !hal.device) layout(#pipeline_layout) : !hal.pipeline_layout
      hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%pipeline_layout : !hal.pipeline_layout)[%c0] bindings([
        %c0 = (%buffer : !hal.buffer)[%c0, %c60], 
        %c1 = (%buffer_0 : !hal.buffer)[%c0, %c60], 
        %c2 = (%buffer_1 : !hal.buffer)[%c0, %c36]
      ])
      hal.command_buffer.dispatch.symbol<%cmd : !hal.command_buffer> target(@matmul_static_dispatch_0::@cuda_nvptx_fb::@matmul_static_dispatch_0_matmul_3x3x5) workgroups([%c1, %c1, %c1])
      hal.return
    }
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    %0 = util.null : !hal.fence
    %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) commands([%cmd])
    %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c36] shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32) : !hal.buffer_view
    return %view : !hal.buffer_view
  }
}


// -----// IR Dump After SymbolDCE (symbol-dce) //----- //
#executable_target_cuda_nvptx_fb = #hal.executable.target<"cuda", "cuda-nvptx-fb", {target_arch = "sm_80"}>
#pipeline_layout = #hal.pipeline.layout<push_constants = 0, sets = [<0, bindings = [<0, storage_buffer, ReadOnly>, <1, storage_buffer, ReadOnly>, <2, storage_buffer>]>]>
#translation = #iree_codegen.translation_info<LLVMGPUMatmulSimt>
#device_target_cuda = #hal.device.target<"cuda", {executable_targets = [#executable_target_cuda_nvptx_fb], legacy_sync}>
module attributes {hal.device.targets = [#device_target_cuda]} {
  hal.executable private @matmul_static_dispatch_0 {
    hal.executable.variant public @cuda_nvptx_fb, target = #executable_target_cuda_nvptx_fb {
      hal.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 ordinal(0) layout(#pipeline_layout) attributes {translation_info = #translation, workgroup_size = [3 : index, 3 : index, 1 : index]} {
      ^bb0(%arg0: !hal.device, %arg1: index, %arg2: index, %arg3: index):
        %c1 = arith.constant 1 : index
        hal.return %c1, %c1, %c1 : index, index, index
      }
      builtin.module {
        llvm.func @matmul_static_dispatch_0_matmul_3x3x5(%arg0: !llvm.ptr<f32> {llvm.align = 16 : i32, llvm.noalias, llvm.readonly}, %arg1: !llvm.ptr<f32> {llvm.align = 16 : i32, llvm.noalias, llvm.readonly}, %arg2: !llvm.ptr<f32> {llvm.align = 16 : i32, llvm.noalias}) {
          %0 = llvm.mlir.constant(63 : index) : i64
          %1 = llvm.mlir.constant(3 : index) : i64
          %2 = llvm.mlir.constant(-1 : index) : i64
          %3 = llvm.mlir.constant(1 : index) : i64
          %4 = llvm.mlir.constant(0 : index) : i64
          %5 = llvm.mlir.constant(5 : index) : i64
          %6 = llvm.mlir.constant(4 : index) : i64
          %7 = llvm.ptrtoint %arg0 : !llvm.ptr<f32> to i64
          %8 = llvm.and %7, %0  : i64
          %9 = llvm.icmp "eq" %8, %4 : i64
          "llvm.intr.assume"(%9) : (i1) -> ()
          %10 = llvm.ptrtoint %arg1 : !llvm.ptr<f32> to i64
          %11 = llvm.and %10, %0  : i64
          %12 = llvm.icmp "eq" %11, %4 : i64
          "llvm.intr.assume"(%12) : (i1) -> ()
          %13 = llvm.ptrtoint %arg2 : !llvm.ptr<f32> to i64
          %14 = llvm.and %13, %0  : i64
          %15 = llvm.icmp "eq" %14, %4 : i64
          "llvm.intr.assume"(%15) : (i1) -> ()
          %16 = nvvm.read.ptx.sreg.tid.x : i32
          %17 = llvm.sext %16 : i32 to i64
          %18 = nvvm.read.ptx.sreg.tid.y : i32
          %19 = llvm.sext %18 : i32 to i64
          llvm.br ^bb1(%4 : i64)
        ^bb1(%20: i64):  // 2 preds: ^bb0, ^bb8
          %21 = llvm.icmp "slt" %20, %5 : i64
          llvm.cond_br %21, ^bb2, ^bb9
        ^bb2:  // pred: ^bb1
          %22 = llvm.mul %20, %2  : i64
          %23 = llvm.add %22, %5  : i64
          %24 = llvm.icmp "slt" %23, %6 : i64
          %25 = llvm.select %24, %23, %6 : i1, i64
          llvm.br ^bb3(%4 : i64)
        ^bb3(%26: i64):  // 2 preds: ^bb2, ^bb7
          %27 = llvm.icmp "slt" %26, %25 : i64
          llvm.cond_br %27, ^bb4, ^bb8
        ^bb4:  // pred: ^bb3
          %28 = llvm.mul %26, %2  : i64
          %29 = llvm.add %25, %28  : i64
          %30 = llvm.icmp "sgt" %29, %6 : i64
          %31 = llvm.select %30, %6, %29 : i1, i64
          %32 = llvm.add %20, %26  : i64
          llvm.br ^bb5(%4 : i64)
        ^bb5(%33: i64):  // 2 preds: ^bb4, ^bb6
          %34 = llvm.icmp "slt" %33, %31 : i64
          llvm.cond_br %34, ^bb6, ^bb7
        ^bb6:  // pred: ^bb5
          %35 = llvm.add %32, %33  : i64
          %36 = llvm.mul %19, %5  : i64
          %37 = llvm.add %36, %35  : i64
          %38 = llvm.getelementptr %arg0[%37] : (!llvm.ptr<f32>, i64) -> !llvm.ptr<f32>
          %39 = llvm.load %38 : !llvm.ptr<f32>
          %40 = llvm.mul %35, %1  : i64
          %41 = llvm.add %40, %17  : i64
          %42 = llvm.getelementptr %arg1[%41] : (!llvm.ptr<f32>, i64) -> !llvm.ptr<f32>
          %43 = llvm.load %42 : !llvm.ptr<f32>
          %44 = llvm.mul %19, %1  : i64
          %45 = llvm.add %44, %17  : i64
          %46 = llvm.getelementptr %arg2[%45] : (!llvm.ptr<f32>, i64) -> !llvm.ptr<f32>
          %47 = llvm.load %46 : !llvm.ptr<f32>
          %48 = llvm.fmul %39, %43  : f32
          %49 = llvm.fadd %47, %48  : f32
          llvm.store %49, %46 : !llvm.ptr<f32>
          %50 = llvm.add %33, %3  : i64
          llvm.br ^bb5(%50 : i64)
        ^bb7:  // pred: ^bb5
          %51 = llvm.add %26, %6  : i64
          llvm.br ^bb3(%51 : i64)
        ^bb8:  // pred: ^bb3
          %52 = llvm.add %20, %6  : i64
          llvm.br ^bb1(%52 : i64)
        ^bb9:  // pred: ^bb1
          llvm.return
        }
      }
    }
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c-1_i32 = arith.constant -1 : i32
    %c2 = arith.constant 2 : index
    %c-1_i64 = arith.constant -1 : i64
    %c0 = arith.constant 0 : index
    %c60 = arith.constant 60 : index
    %c36 = arith.constant 36 : index
    %c3 = arith.constant 3 : index
    %c1 = arith.constant 1 : index
    %c553648160_i32 = arith.constant 553648160 : i32
    %c1_i32 = arith.constant 1 : i32
    %c5 = arith.constant 5 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %device = hal.ex.shared_device : !hal.device
    %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer_1 = hal.buffer_view.buffer<%arg2 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_1 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c36) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
    hal.device.switch<%device : !hal.device>
    #hal.device.match.executable.format<"cuda-nvptx-fb"> {
      %pipeline_layout = hal.pipeline_layout.lookup device(%device : !hal.device) layout(#pipeline_layout) : !hal.pipeline_layout
      hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%pipeline_layout : !hal.pipeline_layout)[%c0] bindings([
        %c0 = (%buffer : !hal.buffer)[%c0, %c60], 
        %c1 = (%buffer_0 : !hal.buffer)[%c0, %c60], 
        %c2 = (%buffer_1 : !hal.buffer)[%c0, %c36]
      ])
      hal.command_buffer.dispatch.symbol<%cmd : !hal.command_buffer> target(@matmul_static_dispatch_0::@cuda_nvptx_fb::@matmul_static_dispatch_0_matmul_3x3x5) workgroups([%c1, %c1, %c1])
      hal.return
    }
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    %0 = util.null : !hal.fence
    %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) commands([%cmd])
    %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c36] shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32) : !hal.buffer_view
    return %view : !hal.buffer_view
  }
}


// -----// IR Dump After mlir::iree_compiler::IREE::HAL::LinkExecutablesPass (iree-hal-link-executables) //----- //
#executable_target_cuda_nvptx_fb = #hal.executable.target<"cuda", "cuda-nvptx-fb", {target_arch = "sm_80"}>
#pipeline_layout = #hal.pipeline.layout<push_constants = 0, sets = [<0, bindings = [<0, storage_buffer, ReadOnly>, <1, storage_buffer, ReadOnly>, <2, storage_buffer>]>]>
#translation = #iree_codegen.translation_info<LLVMGPUMatmulSimt>
#device_target_cuda = #hal.device.target<"cuda", {executable_targets = [#executable_target_cuda_nvptx_fb], legacy_sync}>
module attributes {hal.device.targets = [#device_target_cuda]} {
  hal.executable private @matmul_static_dispatch_0 {
    hal.executable.variant public @cuda_nvptx_fb, target = #executable_target_cuda_nvptx_fb {
      hal.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 ordinal(0) layout(#pipeline_layout) attributes {translation_info = #translation, workgroup_size = [3 : index, 3 : index, 1 : index]} {
      ^bb0(%arg0: !hal.device, %arg1: index, %arg2: index, %arg3: index):
        %c1 = arith.constant 1 : index
        hal.return %c1, %c1, %c1 : index, index, index
      }
      builtin.module {
        llvm.func @matmul_static_dispatch_0_matmul_3x3x5(%arg0: !llvm.ptr<f32> {llvm.align = 16 : i32, llvm.noalias, llvm.readonly}, %arg1: !llvm.ptr<f32> {llvm.align = 16 : i32, llvm.noalias, llvm.readonly}, %arg2: !llvm.ptr<f32> {llvm.align = 16 : i32, llvm.noalias}) {
          %0 = llvm.mlir.constant(63 : index) : i64
          %1 = llvm.mlir.constant(3 : index) : i64
          %2 = llvm.mlir.constant(-1 : index) : i64
          %3 = llvm.mlir.constant(1 : index) : i64
          %4 = llvm.mlir.constant(0 : index) : i64
          %5 = llvm.mlir.constant(5 : index) : i64
          %6 = llvm.mlir.constant(4 : index) : i64
          %7 = llvm.ptrtoint %arg0 : !llvm.ptr<f32> to i64
          %8 = llvm.and %7, %0  : i64
          %9 = llvm.icmp "eq" %8, %4 : i64
          "llvm.intr.assume"(%9) : (i1) -> ()
          %10 = llvm.ptrtoint %arg1 : !llvm.ptr<f32> to i64
          %11 = llvm.and %10, %0  : i64
          %12 = llvm.icmp "eq" %11, %4 : i64
          "llvm.intr.assume"(%12) : (i1) -> ()
          %13 = llvm.ptrtoint %arg2 : !llvm.ptr<f32> to i64
          %14 = llvm.and %13, %0  : i64
          %15 = llvm.icmp "eq" %14, %4 : i64
          "llvm.intr.assume"(%15) : (i1) -> ()
          %16 = nvvm.read.ptx.sreg.tid.x : i32
          %17 = llvm.sext %16 : i32 to i64
          %18 = nvvm.read.ptx.sreg.tid.y : i32
          %19 = llvm.sext %18 : i32 to i64
          llvm.br ^bb1(%4 : i64)
        ^bb1(%20: i64):  // 2 preds: ^bb0, ^bb8
          %21 = llvm.icmp "slt" %20, %5 : i64
          llvm.cond_br %21, ^bb2, ^bb9
        ^bb2:  // pred: ^bb1
          %22 = llvm.mul %20, %2  : i64
          %23 = llvm.add %22, %5  : i64
          %24 = llvm.icmp "slt" %23, %6 : i64
          %25 = llvm.select %24, %23, %6 : i1, i64
          llvm.br ^bb3(%4 : i64)
        ^bb3(%26: i64):  // 2 preds: ^bb2, ^bb7
          %27 = llvm.icmp "slt" %26, %25 : i64
          llvm.cond_br %27, ^bb4, ^bb8
        ^bb4:  // pred: ^bb3
          %28 = llvm.mul %26, %2  : i64
          %29 = llvm.add %25, %28  : i64
          %30 = llvm.icmp "sgt" %29, %6 : i64
          %31 = llvm.select %30, %6, %29 : i1, i64
          %32 = llvm.add %20, %26  : i64
          llvm.br ^bb5(%4 : i64)
        ^bb5(%33: i64):  // 2 preds: ^bb4, ^bb6
          %34 = llvm.icmp "slt" %33, %31 : i64
          llvm.cond_br %34, ^bb6, ^bb7
        ^bb6:  // pred: ^bb5
          %35 = llvm.add %32, %33  : i64
          %36 = llvm.mul %19, %5  : i64
          %37 = llvm.add %36, %35  : i64
          %38 = llvm.getelementptr %arg0[%37] : (!llvm.ptr<f32>, i64) -> !llvm.ptr<f32>
          %39 = llvm.load %38 : !llvm.ptr<f32>
          %40 = llvm.mul %35, %1  : i64
          %41 = llvm.add %40, %17  : i64
          %42 = llvm.getelementptr %arg1[%41] : (!llvm.ptr<f32>, i64) -> !llvm.ptr<f32>
          %43 = llvm.load %42 : !llvm.ptr<f32>
          %44 = llvm.mul %19, %1  : i64
          %45 = llvm.add %44, %17  : i64
          %46 = llvm.getelementptr %arg2[%45] : (!llvm.ptr<f32>, i64) -> !llvm.ptr<f32>
          %47 = llvm.load %46 : !llvm.ptr<f32>
          %48 = llvm.fmul %39, %43  : f32
          %49 = llvm.fadd %47, %48  : f32
          llvm.store %49, %46 : !llvm.ptr<f32>
          %50 = llvm.add %33, %3  : i64
          llvm.br ^bb5(%50 : i64)
        ^bb7:  // pred: ^bb5
          %51 = llvm.add %26, %6  : i64
          llvm.br ^bb3(%51 : i64)
        ^bb8:  // pred: ^bb3
          %52 = llvm.add %20, %6  : i64
          llvm.br ^bb1(%52 : i64)
        ^bb9:  // pred: ^bb1
          llvm.return
        }
      }
    }
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c-1_i32 = arith.constant -1 : i32
    %c2 = arith.constant 2 : index
    %c-1_i64 = arith.constant -1 : i64
    %c0 = arith.constant 0 : index
    %c60 = arith.constant 60 : index
    %c36 = arith.constant 36 : index
    %c3 = arith.constant 3 : index
    %c1 = arith.constant 1 : index
    %c553648160_i32 = arith.constant 553648160 : i32
    %c1_i32 = arith.constant 1 : i32
    %c5 = arith.constant 5 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %device = hal.ex.shared_device : !hal.device
    %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer_1 = hal.buffer_view.buffer<%arg2 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_1 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c36) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
    hal.device.switch<%device : !hal.device>
    #hal.device.match.executable.format<"cuda-nvptx-fb"> {
      %pipeline_layout = hal.pipeline_layout.lookup device(%device : !hal.device) layout(#pipeline_layout) : !hal.pipeline_layout
      hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%pipeline_layout : !hal.pipeline_layout)[%c0] bindings([
        %c0 = (%buffer : !hal.buffer)[%c0, %c60], 
        %c1 = (%buffer_0 : !hal.buffer)[%c0, %c60], 
        %c2 = (%buffer_1 : !hal.buffer)[%c0, %c36]
      ])
      hal.command_buffer.dispatch.symbol<%cmd : !hal.command_buffer> target(@matmul_static_dispatch_0::@cuda_nvptx_fb::@matmul_static_dispatch_0_matmul_3x3x5) workgroups([%c1, %c1, %c1])
      hal.return
    }
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    %0 = util.null : !hal.fence
    %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) commands([%cmd])
    %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c36] shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32) : !hal.buffer_view
    return %view : !hal.buffer_view
  }
}


// -----// IR Dump After mlir::iree_compiler::IREE::HAL::ResolveExportOrdinalsPass (iree-hal-resolve-export-ordinals) //----- //
#executable_target_cuda_nvptx_fb = #hal.executable.target<"cuda", "cuda-nvptx-fb", {target_arch = "sm_80"}>
#pipeline_layout = #hal.pipeline.layout<push_constants = 0, sets = [<0, bindings = [<0, storage_buffer, ReadOnly>, <1, storage_buffer, ReadOnly>, <2, storage_buffer>]>]>
#translation = #iree_codegen.translation_info<LLVMGPUMatmulSimt>
#device_target_cuda = #hal.device.target<"cuda", {executable_targets = [#executable_target_cuda_nvptx_fb], legacy_sync}>
module attributes {hal.device.targets = [#device_target_cuda]} {
  hal.executable private @matmul_static_dispatch_0 {
    hal.executable.variant public @cuda_nvptx_fb, target = #executable_target_cuda_nvptx_fb {
      hal.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 ordinal(0) layout(#pipeline_layout) attributes {translation_info = #translation, workgroup_size = [3 : index, 3 : index, 1 : index]} {
      ^bb0(%arg0: !hal.device, %arg1: index, %arg2: index, %arg3: index):
        %c1 = arith.constant 1 : index
        hal.return %c1, %c1, %c1 : index, index, index
      }
      builtin.module {
        llvm.func @matmul_static_dispatch_0_matmul_3x3x5(%arg0: !llvm.ptr<f32> {llvm.align = 16 : i32, llvm.noalias, llvm.readonly}, %arg1: !llvm.ptr<f32> {llvm.align = 16 : i32, llvm.noalias, llvm.readonly}, %arg2: !llvm.ptr<f32> {llvm.align = 16 : i32, llvm.noalias}) {
          %0 = llvm.mlir.constant(63 : index) : i64
          %1 = llvm.mlir.constant(3 : index) : i64
          %2 = llvm.mlir.constant(-1 : index) : i64
          %3 = llvm.mlir.constant(1 : index) : i64
          %4 = llvm.mlir.constant(0 : index) : i64
          %5 = llvm.mlir.constant(5 : index) : i64
          %6 = llvm.mlir.constant(4 : index) : i64
          %7 = llvm.ptrtoint %arg0 : !llvm.ptr<f32> to i64
          %8 = llvm.and %7, %0  : i64
          %9 = llvm.icmp "eq" %8, %4 : i64
          "llvm.intr.assume"(%9) : (i1) -> ()
          %10 = llvm.ptrtoint %arg1 : !llvm.ptr<f32> to i64
          %11 = llvm.and %10, %0  : i64
          %12 = llvm.icmp "eq" %11, %4 : i64
          "llvm.intr.assume"(%12) : (i1) -> ()
          %13 = llvm.ptrtoint %arg2 : !llvm.ptr<f32> to i64
          %14 = llvm.and %13, %0  : i64
          %15 = llvm.icmp "eq" %14, %4 : i64
          "llvm.intr.assume"(%15) : (i1) -> ()
          %16 = nvvm.read.ptx.sreg.tid.x : i32
          %17 = llvm.sext %16 : i32 to i64
          %18 = nvvm.read.ptx.sreg.tid.y : i32
          %19 = llvm.sext %18 : i32 to i64
          llvm.br ^bb1(%4 : i64)
        ^bb1(%20: i64):  // 2 preds: ^bb0, ^bb8
          %21 = llvm.icmp "slt" %20, %5 : i64
          llvm.cond_br %21, ^bb2, ^bb9
        ^bb2:  // pred: ^bb1
          %22 = llvm.mul %20, %2  : i64
          %23 = llvm.add %22, %5  : i64
          %24 = llvm.icmp "slt" %23, %6 : i64
          %25 = llvm.select %24, %23, %6 : i1, i64
          llvm.br ^bb3(%4 : i64)
        ^bb3(%26: i64):  // 2 preds: ^bb2, ^bb7
          %27 = llvm.icmp "slt" %26, %25 : i64
          llvm.cond_br %27, ^bb4, ^bb8
        ^bb4:  // pred: ^bb3
          %28 = llvm.mul %26, %2  : i64
          %29 = llvm.add %25, %28  : i64
          %30 = llvm.icmp "sgt" %29, %6 : i64
          %31 = llvm.select %30, %6, %29 : i1, i64
          %32 = llvm.add %20, %26  : i64
          llvm.br ^bb5(%4 : i64)
        ^bb5(%33: i64):  // 2 preds: ^bb4, ^bb6
          %34 = llvm.icmp "slt" %33, %31 : i64
          llvm.cond_br %34, ^bb6, ^bb7
        ^bb6:  // pred: ^bb5
          %35 = llvm.add %32, %33  : i64
          %36 = llvm.mul %19, %5  : i64
          %37 = llvm.add %36, %35  : i64
          %38 = llvm.getelementptr %arg0[%37] : (!llvm.ptr<f32>, i64) -> !llvm.ptr<f32>
          %39 = llvm.load %38 : !llvm.ptr<f32>
          %40 = llvm.mul %35, %1  : i64
          %41 = llvm.add %40, %17  : i64
          %42 = llvm.getelementptr %arg1[%41] : (!llvm.ptr<f32>, i64) -> !llvm.ptr<f32>
          %43 = llvm.load %42 : !llvm.ptr<f32>
          %44 = llvm.mul %19, %1  : i64
          %45 = llvm.add %44, %17  : i64
          %46 = llvm.getelementptr %arg2[%45] : (!llvm.ptr<f32>, i64) -> !llvm.ptr<f32>
          %47 = llvm.load %46 : !llvm.ptr<f32>
          %48 = llvm.fmul %39, %43  : f32
          %49 = llvm.fadd %47, %48  : f32
          llvm.store %49, %46 : !llvm.ptr<f32>
          %50 = llvm.add %33, %3  : i64
          llvm.br ^bb5(%50 : i64)
        ^bb7:  // pred: ^bb5
          %51 = llvm.add %26, %6  : i64
          llvm.br ^bb3(%51 : i64)
        ^bb8:  // pred: ^bb3
          %52 = llvm.add %20, %6  : i64
          llvm.br ^bb1(%52 : i64)
        ^bb9:  // pred: ^bb1
          llvm.return
        }
      }
    }
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c-1_i32 = arith.constant -1 : i32
    %c2 = arith.constant 2 : index
    %c-1_i64 = arith.constant -1 : i64
    %c0 = arith.constant 0 : index
    %c60 = arith.constant 60 : index
    %c36 = arith.constant 36 : index
    %c3 = arith.constant 3 : index
    %c1 = arith.constant 1 : index
    %c553648160_i32 = arith.constant 553648160 : i32
    %c1_i32 = arith.constant 1 : i32
    %c5 = arith.constant 5 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %device = hal.ex.shared_device : !hal.device
    %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer_1 = hal.buffer_view.buffer<%arg2 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_1 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c36) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
    hal.device.switch<%device : !hal.device>
    #hal.device.match.executable.format<"cuda-nvptx-fb"> {
      %pipeline_layout = hal.pipeline_layout.lookup device(%device : !hal.device) layout(#pipeline_layout) : !hal.pipeline_layout
      hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%pipeline_layout : !hal.pipeline_layout)[%c0] bindings([
        %c0 = (%buffer : !hal.buffer)[%c0, %c60], 
        %c1 = (%buffer_0 : !hal.buffer)[%c0, %c60], 
        %c2 = (%buffer_1 : !hal.buffer)[%c0, %c36]
      ])
      %1 = hal.command_buffer.device<%cmd : !hal.command_buffer> : !hal.device
      %exe = hal.executable.lookup device(%1 : !hal.device) executable(@matmul_static_dispatch_0) : !hal.executable
      hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%exe : !hal.executable)[0] workgroups([%c1, %c1, %c1])
      hal.return
    }
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    %0 = util.null : !hal.fence
    %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) commands([%cmd])
    %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c36] shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32) : !hal.buffer_view
    return %view : !hal.buffer_view
  }
}


// -----// IR Dump After mlir::iree_compiler::IREE::HAL::MaterializeResourceCachesPass (iree-hal-materialize-resource-caches) //----- //
#executable_target_cuda_nvptx_fb = #hal.executable.target<"cuda", "cuda-nvptx-fb", {target_arch = "sm_80"}>
#pipeline_layout = #hal.pipeline.layout<push_constants = 0, sets = [<0, bindings = [<0, storage_buffer, ReadOnly>, <1, storage_buffer, ReadOnly>, <2, storage_buffer>]>]>
#translation = #iree_codegen.translation_info<LLVMGPUMatmulSimt>
#device_target_cuda = #hal.device.target<"cuda", {executable_targets = [#executable_target_cuda_nvptx_fb], legacy_sync}>
module attributes {hal.device.targets = [#device_target_cuda]} {
  util.global private @_descriptor_set_layout_0 : !hal.descriptor_set_layout
  util.initializer {
    %device = hal.ex.shared_device : !hal.device
    %descriptor_set_layout = hal.descriptor_set_layout.create device(%device : !hal.device) flags("None") bindings([#hal.descriptor_set.binding<0, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<1, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<2, storage_buffer>]) : !hal.descriptor_set_layout
    util.global.store %descriptor_set_layout, @_descriptor_set_layout_0 : !hal.descriptor_set_layout
    util.initializer.return
  }
  util.global private @_pipeline_layout_0 : !hal.pipeline_layout
  util.initializer {
    %_descriptor_set_layout_0 = util.global.load @_descriptor_set_layout_0 : !hal.descriptor_set_layout
    %device = hal.ex.shared_device : !hal.device
    %pipeline_layout = hal.pipeline_layout.create device(%device : !hal.device) push_constants(0) layouts([%_descriptor_set_layout_0]) : !hal.pipeline_layout
    util.global.store %pipeline_layout, @_pipeline_layout_0 : !hal.pipeline_layout
    util.initializer.return
  }
  util.global private @_executable_matmul_static_dispatch_0 : !hal.executable
  util.initializer {
    %device = hal.ex.shared_device : !hal.device
    %0 = hal.device.switch<%device : !hal.device> -> !hal.executable
    #hal.device.match.executable.format<"cuda-nvptx-fb"> {
      %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
      %exe = hal.executable.create device(%device : !hal.device) target(@matmul_static_dispatch_0::@cuda_nvptx_fb) layouts([%_pipeline_layout_0]) : !hal.executable
      hal.return %exe : !hal.executable
    },
    #hal.match.always {
      %1 = util.null : !hal.executable
      hal.return %1 : !hal.executable
    }
    util.global.store %0, @_executable_matmul_static_dispatch_0 : !hal.executable
    util.initializer.return
  }
  hal.executable private @matmul_static_dispatch_0 {
    hal.executable.variant public @cuda_nvptx_fb, target = #executable_target_cuda_nvptx_fb {
      hal.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 ordinal(0) layout(#pipeline_layout) attributes {translation_info = #translation, workgroup_size = [3 : index, 3 : index, 1 : index]} {
      ^bb0(%arg0: !hal.device, %arg1: index, %arg2: index, %arg3: index):
        %c1 = arith.constant 1 : index
        hal.return %c1, %c1, %c1 : index, index, index
      }
      builtin.module {
        llvm.func @matmul_static_dispatch_0_matmul_3x3x5(%arg0: !llvm.ptr<f32> {llvm.align = 16 : i32, llvm.noalias, llvm.readonly}, %arg1: !llvm.ptr<f32> {llvm.align = 16 : i32, llvm.noalias, llvm.readonly}, %arg2: !llvm.ptr<f32> {llvm.align = 16 : i32, llvm.noalias}) {
          %0 = llvm.mlir.constant(63 : index) : i64
          %1 = llvm.mlir.constant(3 : index) : i64
          %2 = llvm.mlir.constant(-1 : index) : i64
          %3 = llvm.mlir.constant(1 : index) : i64
          %4 = llvm.mlir.constant(0 : index) : i64
          %5 = llvm.mlir.constant(5 : index) : i64
          %6 = llvm.mlir.constant(4 : index) : i64
          %7 = llvm.ptrtoint %arg0 : !llvm.ptr<f32> to i64
          %8 = llvm.and %7, %0  : i64
          %9 = llvm.icmp "eq" %8, %4 : i64
          "llvm.intr.assume"(%9) : (i1) -> ()
          %10 = llvm.ptrtoint %arg1 : !llvm.ptr<f32> to i64
          %11 = llvm.and %10, %0  : i64
          %12 = llvm.icmp "eq" %11, %4 : i64
          "llvm.intr.assume"(%12) : (i1) -> ()
          %13 = llvm.ptrtoint %arg2 : !llvm.ptr<f32> to i64
          %14 = llvm.and %13, %0  : i64
          %15 = llvm.icmp "eq" %14, %4 : i64
          "llvm.intr.assume"(%15) : (i1) -> ()
          %16 = nvvm.read.ptx.sreg.tid.x : i32
          %17 = llvm.sext %16 : i32 to i64
          %18 = nvvm.read.ptx.sreg.tid.y : i32
          %19 = llvm.sext %18 : i32 to i64
          llvm.br ^bb1(%4 : i64)
        ^bb1(%20: i64):  // 2 preds: ^bb0, ^bb8
          %21 = llvm.icmp "slt" %20, %5 : i64
          llvm.cond_br %21, ^bb2, ^bb9
        ^bb2:  // pred: ^bb1
          %22 = llvm.mul %20, %2  : i64
          %23 = llvm.add %22, %5  : i64
          %24 = llvm.icmp "slt" %23, %6 : i64
          %25 = llvm.select %24, %23, %6 : i1, i64
          llvm.br ^bb3(%4 : i64)
        ^bb3(%26: i64):  // 2 preds: ^bb2, ^bb7
          %27 = llvm.icmp "slt" %26, %25 : i64
          llvm.cond_br %27, ^bb4, ^bb8
        ^bb4:  // pred: ^bb3
          %28 = llvm.mul %26, %2  : i64
          %29 = llvm.add %25, %28  : i64
          %30 = llvm.icmp "sgt" %29, %6 : i64
          %31 = llvm.select %30, %6, %29 : i1, i64
          %32 = llvm.add %20, %26  : i64
          llvm.br ^bb5(%4 : i64)
        ^bb5(%33: i64):  // 2 preds: ^bb4, ^bb6
          %34 = llvm.icmp "slt" %33, %31 : i64
          llvm.cond_br %34, ^bb6, ^bb7
        ^bb6:  // pred: ^bb5
          %35 = llvm.add %32, %33  : i64
          %36 = llvm.mul %19, %5  : i64
          %37 = llvm.add %36, %35  : i64
          %38 = llvm.getelementptr %arg0[%37] : (!llvm.ptr<f32>, i64) -> !llvm.ptr<f32>
          %39 = llvm.load %38 : !llvm.ptr<f32>
          %40 = llvm.mul %35, %1  : i64
          %41 = llvm.add %40, %17  : i64
          %42 = llvm.getelementptr %arg1[%41] : (!llvm.ptr<f32>, i64) -> !llvm.ptr<f32>
          %43 = llvm.load %42 : !llvm.ptr<f32>
          %44 = llvm.mul %19, %1  : i64
          %45 = llvm.add %44, %17  : i64
          %46 = llvm.getelementptr %arg2[%45] : (!llvm.ptr<f32>, i64) -> !llvm.ptr<f32>
          %47 = llvm.load %46 : !llvm.ptr<f32>
          %48 = llvm.fmul %39, %43  : f32
          %49 = llvm.fadd %47, %48  : f32
          llvm.store %49, %46 : !llvm.ptr<f32>
          %50 = llvm.add %33, %3  : i64
          llvm.br ^bb5(%50 : i64)
        ^bb7:  // pred: ^bb5
          %51 = llvm.add %26, %6  : i64
          llvm.br ^bb3(%51 : i64)
        ^bb8:  // pred: ^bb3
          %52 = llvm.add %20, %6  : i64
          llvm.br ^bb1(%52 : i64)
        ^bb9:  // pred: ^bb1
          llvm.return
        }
      }
    }
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c-1_i32 = arith.constant -1 : i32
    %c2 = arith.constant 2 : index
    %c-1_i64 = arith.constant -1 : i64
    %c0 = arith.constant 0 : index
    %c60 = arith.constant 60 : index
    %c36 = arith.constant 36 : index
    %c3 = arith.constant 3 : index
    %c1 = arith.constant 1 : index
    %c553648160_i32 = arith.constant 553648160 : i32
    %c1_i32 = arith.constant 1 : i32
    %c5 = arith.constant 5 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %device = hal.ex.shared_device : !hal.device
    %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer_1 = hal.buffer_view.buffer<%arg2 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_1 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c36) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
    hal.device.switch<%device : !hal.device>
    #hal.device.match.executable.format<"cuda-nvptx-fb"> {
      %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
      hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%_pipeline_layout_0 : !hal.pipeline_layout)[%c0] bindings([
        %c0 = (%buffer : !hal.buffer)[%c0, %c60], 
        %c1 = (%buffer_0 : !hal.buffer)[%c0, %c60], 
        %c2 = (%buffer_1 : !hal.buffer)[%c0, %c36]
      ])
      %1 = hal.command_buffer.device<%cmd : !hal.command_buffer> : !hal.device
      %_executable_matmul_static_dispatch_0 = util.global.load @_executable_matmul_static_dispatch_0 : !hal.executable
      hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%_executable_matmul_static_dispatch_0 : !hal.executable)[0] workgroups([%c1, %c1, %c1])
      hal.return
    }
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    %0 = util.null : !hal.fence
    %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) commands([%cmd])
    %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c36] shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32) : !hal.buffer_view
    return %view : !hal.buffer_view
  }
}


// -----// IR Dump After mlir::iree_compiler::IREE::HAL::InlineDeviceSwitchesPass (iree-hal-inline-device-switches) //----- //
util.initializer {
  %device = hal.ex.shared_device : !hal.device
  %descriptor_set_layout = hal.descriptor_set_layout.create device(%device : !hal.device) flags("None") bindings([#hal.descriptor_set.binding<0, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<1, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<2, storage_buffer>]) : !hal.descriptor_set_layout
  util.global.store %descriptor_set_layout, @_descriptor_set_layout_0 : !hal.descriptor_set_layout
  util.initializer.return
}

// -----// IR Dump After mlir::iree_compiler::IREE::HAL::InlineDeviceSwitchesPass (iree-hal-inline-device-switches) //----- //
util.initializer {
  %_descriptor_set_layout_0 = util.global.load @_descriptor_set_layout_0 : !hal.descriptor_set_layout
  %device = hal.ex.shared_device : !hal.device
  %pipeline_layout = hal.pipeline_layout.create device(%device : !hal.device) push_constants(0) layouts([%_descriptor_set_layout_0]) : !hal.pipeline_layout
  util.global.store %pipeline_layout, @_pipeline_layout_0 : !hal.pipeline_layout
  util.initializer.return
}

// -----// IR Dump After mlir::iree_compiler::IREE::HAL::InlineDeviceSwitchesPass (iree-hal-inline-device-switches) //----- //
util.initializer {
  %device = hal.ex.shared_device : !hal.device
  %ok, %value = hal.device.query<%device : !hal.device> key("hal.executable.format" :: "cuda-nvptx-fb") : i1, i1 = false
  cf.cond_br %value, ^bb1, ^bb2
^bb1:  // pred: ^bb0
  %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
  %exe = hal.executable.create device(%device : !hal.device) target(@matmul_static_dispatch_0::@cuda_nvptx_fb) layouts([%_pipeline_layout_0]) : !hal.executable
  cf.br ^bb5(%exe : !hal.executable)
^bb2:  // pred: ^bb0
  %true = arith.constant true
  cf.cond_br %true, ^bb3, ^bb4
^bb3:  // pred: ^bb2
  %0 = util.null : !hal.executable
  cf.br ^bb5(%0 : !hal.executable)
^bb4:  // pred: ^bb2
  util.unreachable "device not supported in the compiled configuration"
^bb5(%1: !hal.executable):  // 2 preds: ^bb1, ^bb3
  util.global.store %1, @_executable_matmul_static_dispatch_0 : !hal.executable
  util.initializer.return
}

// -----// IR Dump After mlir::iree_compiler::IREE::HAL::InlineDeviceSwitchesPass (iree-hal-inline-device-switches) //----- //
func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c-1_i32 = arith.constant -1 : i32
  %c2 = arith.constant 2 : index
  %c-1_i64 = arith.constant -1 : i64
  %c0 = arith.constant 0 : index
  %c60 = arith.constant 60 : index
  %c36 = arith.constant 36 : index
  %c3 = arith.constant 3 : index
  %c1 = arith.constant 1 : index
  %c553648160_i32 = arith.constant 553648160 : i32
  %c1_i32 = arith.constant 1 : i32
  %c5 = arith.constant 5 : index
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
  %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
  %device = hal.ex.shared_device : !hal.device
  %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
  hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
  hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %buffer_1 = hal.buffer_view.buffer<%arg2 : !hal.buffer_view> : !hal.buffer
  hal.buffer.assert<%buffer_1 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c36) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
  %ok, %value = hal.device.query<%device : !hal.device> key("hal.executable.format" :: "cuda-nvptx-fb") : i1, i1 = false
  cf.cond_br %value, ^bb1, ^bb2
^bb1:  // pred: ^bb0
  %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
  hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%_pipeline_layout_0 : !hal.pipeline_layout)[%c0] bindings([
    %c0 = (%buffer : !hal.buffer)[%c0, %c60], 
    %c1 = (%buffer_0 : !hal.buffer)[%c0, %c60], 
    %c2 = (%buffer_1 : !hal.buffer)[%c0, %c36]
  ])
  %0 = hal.command_buffer.device<%cmd : !hal.command_buffer> : !hal.device
  %_executable_matmul_static_dispatch_0 = util.global.load @_executable_matmul_static_dispatch_0 : !hal.executable
  hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%_executable_matmul_static_dispatch_0 : !hal.executable)[0] workgroups([%c1, %c1, %c1])
  cf.br ^bb3
^bb2:  // pred: ^bb0
  util.unreachable "device not supported in the compiled configuration"
^bb3:  // pred: ^bb1
  hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
  hal.command_buffer.finalize<%cmd : !hal.command_buffer>
  %1 = util.null : !hal.fence
  %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
  hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%1) signal(%fence) commands([%cmd])
  %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
  util.status.check_ok %status, "failed to wait on timepoint"
  %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c36] shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32) : !hal.buffer_view
  return %view : !hal.buffer_view
}

// -----// IR Dump After mlir::iree_compiler::IREE::HAL::MemoizeDeviceQueriesPass (iree-hal-memoize-device-queries) //----- //
#executable_target_cuda_nvptx_fb = #hal.executable.target<"cuda", "cuda-nvptx-fb", {target_arch = "sm_80"}>
#pipeline_layout = #hal.pipeline.layout<push_constants = 0, sets = [<0, bindings = [<0, storage_buffer, ReadOnly>, <1, storage_buffer, ReadOnly>, <2, storage_buffer>]>]>
#translation = #iree_codegen.translation_info<LLVMGPUMatmulSimt>
#device_target_cuda = #hal.device.target<"cuda", {executable_targets = [#executable_target_cuda_nvptx_fb], legacy_sync}>
module attributes {hal.device.targets = [#device_target_cuda]} {
  util.global private @_device_query_0 : i1
  util.global private @_device_query_0_ok : i1
  util.initializer {
    %device = hal.ex.shared_device : !hal.device
    %ok, %value = hal.device.query<%device : !hal.device> key("hal.executable.format" :: "cuda-nvptx-fb") : i1, i1 = false
    util.global.store %ok, @_device_query_0_ok : i1
    util.global.store %value, @_device_query_0 : i1
    util.initializer.return
  }
  util.global private @_descriptor_set_layout_0 : !hal.descriptor_set_layout
  util.initializer {
    %device = hal.ex.shared_device : !hal.device
    %descriptor_set_layout = hal.descriptor_set_layout.create device(%device : !hal.device) flags("None") bindings([#hal.descriptor_set.binding<0, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<1, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<2, storage_buffer>]) : !hal.descriptor_set_layout
    util.global.store %descriptor_set_layout, @_descriptor_set_layout_0 : !hal.descriptor_set_layout
    util.initializer.return
  }
  util.global private @_pipeline_layout_0 : !hal.pipeline_layout
  util.initializer {
    %_descriptor_set_layout_0 = util.global.load @_descriptor_set_layout_0 : !hal.descriptor_set_layout
    %device = hal.ex.shared_device : !hal.device
    %pipeline_layout = hal.pipeline_layout.create device(%device : !hal.device) push_constants(0) layouts([%_descriptor_set_layout_0]) : !hal.pipeline_layout
    util.global.store %pipeline_layout, @_pipeline_layout_0 : !hal.pipeline_layout
    util.initializer.return
  }
  util.global private @_executable_matmul_static_dispatch_0 : !hal.executable
  util.initializer {
    %device = hal.ex.shared_device : !hal.device
    %_device_query_0_ok = util.global.load @_device_query_0_ok : i1
    %_device_query_0 = util.global.load @_device_query_0 : i1
    cf.cond_br %_device_query_0, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %exe = hal.executable.create device(%device : !hal.device) target(@matmul_static_dispatch_0::@cuda_nvptx_fb) layouts([%_pipeline_layout_0]) : !hal.executable
    cf.br ^bb5(%exe : !hal.executable)
  ^bb2:  // pred: ^bb0
    %true = arith.constant true
    cf.cond_br %true, ^bb3, ^bb4
  ^bb3:  // pred: ^bb2
    %0 = util.null : !hal.executable
    cf.br ^bb5(%0 : !hal.executable)
  ^bb4:  // pred: ^bb2
    util.unreachable "device not supported in the compiled configuration"
  ^bb5(%1: !hal.executable):  // 2 preds: ^bb1, ^bb3
    util.global.store %1, @_executable_matmul_static_dispatch_0 : !hal.executable
    util.initializer.return
  }
  hal.executable private @matmul_static_dispatch_0 {
    hal.executable.variant public @cuda_nvptx_fb, target = #executable_target_cuda_nvptx_fb {
      hal.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 ordinal(0) layout(#pipeline_layout) attributes {translation_info = #translation, workgroup_size = [3 : index, 3 : index, 1 : index]} {
      ^bb0(%arg0: !hal.device, %arg1: index, %arg2: index, %arg3: index):
        %c1 = arith.constant 1 : index
        hal.return %c1, %c1, %c1 : index, index, index
      }
      builtin.module {
        llvm.func @matmul_static_dispatch_0_matmul_3x3x5(%arg0: !llvm.ptr<f32> {llvm.align = 16 : i32, llvm.noalias, llvm.readonly}, %arg1: !llvm.ptr<f32> {llvm.align = 16 : i32, llvm.noalias, llvm.readonly}, %arg2: !llvm.ptr<f32> {llvm.align = 16 : i32, llvm.noalias}) {
          %0 = llvm.mlir.constant(63 : index) : i64
          %1 = llvm.mlir.constant(3 : index) : i64
          %2 = llvm.mlir.constant(-1 : index) : i64
          %3 = llvm.mlir.constant(1 : index) : i64
          %4 = llvm.mlir.constant(0 : index) : i64
          %5 = llvm.mlir.constant(5 : index) : i64
          %6 = llvm.mlir.constant(4 : index) : i64
          %7 = llvm.ptrtoint %arg0 : !llvm.ptr<f32> to i64
          %8 = llvm.and %7, %0  : i64
          %9 = llvm.icmp "eq" %8, %4 : i64
          "llvm.intr.assume"(%9) : (i1) -> ()
          %10 = llvm.ptrtoint %arg1 : !llvm.ptr<f32> to i64
          %11 = llvm.and %10, %0  : i64
          %12 = llvm.icmp "eq" %11, %4 : i64
          "llvm.intr.assume"(%12) : (i1) -> ()
          %13 = llvm.ptrtoint %arg2 : !llvm.ptr<f32> to i64
          %14 = llvm.and %13, %0  : i64
          %15 = llvm.icmp "eq" %14, %4 : i64
          "llvm.intr.assume"(%15) : (i1) -> ()
          %16 = nvvm.read.ptx.sreg.tid.x : i32
          %17 = llvm.sext %16 : i32 to i64
          %18 = nvvm.read.ptx.sreg.tid.y : i32
          %19 = llvm.sext %18 : i32 to i64
          llvm.br ^bb1(%4 : i64)
        ^bb1(%20: i64):  // 2 preds: ^bb0, ^bb8
          %21 = llvm.icmp "slt" %20, %5 : i64
          llvm.cond_br %21, ^bb2, ^bb9
        ^bb2:  // pred: ^bb1
          %22 = llvm.mul %20, %2  : i64
          %23 = llvm.add %22, %5  : i64
          %24 = llvm.icmp "slt" %23, %6 : i64
          %25 = llvm.select %24, %23, %6 : i1, i64
          llvm.br ^bb3(%4 : i64)
        ^bb3(%26: i64):  // 2 preds: ^bb2, ^bb7
          %27 = llvm.icmp "slt" %26, %25 : i64
          llvm.cond_br %27, ^bb4, ^bb8
        ^bb4:  // pred: ^bb3
          %28 = llvm.mul %26, %2  : i64
          %29 = llvm.add %25, %28  : i64
          %30 = llvm.icmp "sgt" %29, %6 : i64
          %31 = llvm.select %30, %6, %29 : i1, i64
          %32 = llvm.add %20, %26  : i64
          llvm.br ^bb5(%4 : i64)
        ^bb5(%33: i64):  // 2 preds: ^bb4, ^bb6
          %34 = llvm.icmp "slt" %33, %31 : i64
          llvm.cond_br %34, ^bb6, ^bb7
        ^bb6:  // pred: ^bb5
          %35 = llvm.add %32, %33  : i64
          %36 = llvm.mul %19, %5  : i64
          %37 = llvm.add %36, %35  : i64
          %38 = llvm.getelementptr %arg0[%37] : (!llvm.ptr<f32>, i64) -> !llvm.ptr<f32>
          %39 = llvm.load %38 : !llvm.ptr<f32>
          %40 = llvm.mul %35, %1  : i64
          %41 = llvm.add %40, %17  : i64
          %42 = llvm.getelementptr %arg1[%41] : (!llvm.ptr<f32>, i64) -> !llvm.ptr<f32>
          %43 = llvm.load %42 : !llvm.ptr<f32>
          %44 = llvm.mul %19, %1  : i64
          %45 = llvm.add %44, %17  : i64
          %46 = llvm.getelementptr %arg2[%45] : (!llvm.ptr<f32>, i64) -> !llvm.ptr<f32>
          %47 = llvm.load %46 : !llvm.ptr<f32>
          %48 = llvm.fmul %39, %43  : f32
          %49 = llvm.fadd %47, %48  : f32
          llvm.store %49, %46 : !llvm.ptr<f32>
          %50 = llvm.add %33, %3  : i64
          llvm.br ^bb5(%50 : i64)
        ^bb7:  // pred: ^bb5
          %51 = llvm.add %26, %6  : i64
          llvm.br ^bb3(%51 : i64)
        ^bb8:  // pred: ^bb3
          %52 = llvm.add %20, %6  : i64
          llvm.br ^bb1(%52 : i64)
        ^bb9:  // pred: ^bb1
          llvm.return
        }
      }
    }
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c-1_i32 = arith.constant -1 : i32
    %c2 = arith.constant 2 : index
    %c-1_i64 = arith.constant -1 : i64
    %c0 = arith.constant 0 : index
    %c60 = arith.constant 60 : index
    %c36 = arith.constant 36 : index
    %c3 = arith.constant 3 : index
    %c1 = arith.constant 1 : index
    %c553648160_i32 = arith.constant 553648160 : i32
    %c1_i32 = arith.constant 1 : i32
    %c5 = arith.constant 5 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %device = hal.ex.shared_device : !hal.device
    %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer_1 = hal.buffer_view.buffer<%arg2 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_1 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c36) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
    %_device_query_0_ok = util.global.load @_device_query_0_ok : i1
    %_device_query_0 = util.global.load @_device_query_0 : i1
    cf.cond_br %_device_query_0, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%_pipeline_layout_0 : !hal.pipeline_layout)[%c0] bindings([
      %c0 = (%buffer : !hal.buffer)[%c0, %c60], 
      %c1 = (%buffer_0 : !hal.buffer)[%c0, %c60], 
      %c2 = (%buffer_1 : !hal.buffer)[%c0, %c36]
    ])
    %0 = hal.command_buffer.device<%cmd : !hal.command_buffer> : !hal.device
    %_executable_matmul_static_dispatch_0 = util.global.load @_executable_matmul_static_dispatch_0 : !hal.executable
    hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%_executable_matmul_static_dispatch_0 : !hal.executable)[0] workgroups([%c1, %c1, %c1])
    cf.br ^bb3
  ^bb2:  // pred: ^bb0
    util.unreachable "device not supported in the compiled configuration"
  ^bb3:  // pred: ^bb1
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    %1 = util.null : !hal.fence
    %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%1) signal(%fence) commands([%cmd])
    %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c36] shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32) : !hal.buffer_view
    return %view : !hal.buffer_view
  }
}


// -----// IR Dump After Canonicalizer (canonicalize) //----- //
#executable_target_cuda_nvptx_fb = #hal.executable.target<"cuda", "cuda-nvptx-fb", {target_arch = "sm_80"}>
#pipeline_layout = #hal.pipeline.layout<push_constants = 0, sets = [<0, bindings = [<0, storage_buffer, ReadOnly>, <1, storage_buffer, ReadOnly>, <2, storage_buffer>]>]>
#translation = #iree_codegen.translation_info<LLVMGPUMatmulSimt>
#device_target_cuda = #hal.device.target<"cuda", {executable_targets = [#executable_target_cuda_nvptx_fb], legacy_sync}>
module attributes {hal.device.targets = [#device_target_cuda]} {
  util.global private @_device_query_0 : i1
  util.global private @_device_query_0_ok : i1
  util.initializer {
    %device = hal.ex.shared_device : !hal.device
    %ok, %value = hal.device.query<%device : !hal.device> key("hal.executable.format" :: "cuda-nvptx-fb") : i1, i1 = false
    util.global.store %ok, @_device_query_0_ok : i1
    util.global.store %value, @_device_query_0 : i1
    util.initializer.return
  }
  util.global private @_descriptor_set_layout_0 : !hal.descriptor_set_layout
  util.initializer {
    %device = hal.ex.shared_device : !hal.device
    %descriptor_set_layout = hal.descriptor_set_layout.create device(%device : !hal.device) flags("None") bindings([#hal.descriptor_set.binding<0, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<1, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<2, storage_buffer>]) : !hal.descriptor_set_layout
    util.global.store %descriptor_set_layout, @_descriptor_set_layout_0 : !hal.descriptor_set_layout
    util.initializer.return
  }
  util.global private @_pipeline_layout_0 : !hal.pipeline_layout
  util.initializer {
    %_descriptor_set_layout_0 = util.global.load @_descriptor_set_layout_0 : !hal.descriptor_set_layout
    %device = hal.ex.shared_device : !hal.device
    %pipeline_layout = hal.pipeline_layout.create device(%device : !hal.device) push_constants(0) layouts([%_descriptor_set_layout_0]) : !hal.pipeline_layout
    util.global.store %pipeline_layout, @_pipeline_layout_0 : !hal.pipeline_layout
    util.initializer.return
  }
  util.global private @_executable_matmul_static_dispatch_0 : !hal.executable
  util.initializer {
    %device = hal.ex.shared_device : !hal.device
    %_device_query_0 = util.global.load @_device_query_0 : i1
    cf.cond_br %_device_query_0, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %exe = hal.executable.create device(%device : !hal.device) target(@matmul_static_dispatch_0::@cuda_nvptx_fb) layouts([%_pipeline_layout_0]) : !hal.executable
    cf.br ^bb3(%exe : !hal.executable)
  ^bb2:  // pred: ^bb0
    %0 = util.null : !hal.executable
    cf.br ^bb3(%0 : !hal.executable)
  ^bb3(%1: !hal.executable):  // 2 preds: ^bb1, ^bb2
    util.global.store %1, @_executable_matmul_static_dispatch_0 : !hal.executable
    util.initializer.return
  }
  hal.executable private @matmul_static_dispatch_0 {
    hal.executable.variant public @cuda_nvptx_fb, target = #executable_target_cuda_nvptx_fb {
      hal.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 ordinal(0) layout(#pipeline_layout) attributes {translation_info = #translation, workgroup_size = [3 : index, 3 : index, 1 : index]} {
      ^bb0(%arg0: !hal.device, %arg1: index, %arg2: index, %arg3: index):
        %c1 = arith.constant 1 : index
        hal.return %c1, %c1, %c1 : index, index, index
      }
      builtin.module {
        llvm.func @matmul_static_dispatch_0_matmul_3x3x5(%arg0: !llvm.ptr<f32> {llvm.align = 16 : i32, llvm.noalias, llvm.readonly}, %arg1: !llvm.ptr<f32> {llvm.align = 16 : i32, llvm.noalias, llvm.readonly}, %arg2: !llvm.ptr<f32> {llvm.align = 16 : i32, llvm.noalias}) {
          %0 = llvm.mlir.constant(63 : index) : i64
          %1 = llvm.mlir.constant(3 : index) : i64
          %2 = llvm.mlir.constant(-1 : index) : i64
          %3 = llvm.mlir.constant(1 : index) : i64
          %4 = llvm.mlir.constant(0 : index) : i64
          %5 = llvm.mlir.constant(5 : index) : i64
          %6 = llvm.mlir.constant(4 : index) : i64
          %7 = llvm.ptrtoint %arg0 : !llvm.ptr<f32> to i64
          %8 = llvm.and %7, %0  : i64
          %9 = llvm.icmp "eq" %8, %4 : i64
          "llvm.intr.assume"(%9) : (i1) -> ()
          %10 = llvm.ptrtoint %arg1 : !llvm.ptr<f32> to i64
          %11 = llvm.and %10, %0  : i64
          %12 = llvm.icmp "eq" %11, %4 : i64
          "llvm.intr.assume"(%12) : (i1) -> ()
          %13 = llvm.ptrtoint %arg2 : !llvm.ptr<f32> to i64
          %14 = llvm.and %13, %0  : i64
          %15 = llvm.icmp "eq" %14, %4 : i64
          "llvm.intr.assume"(%15) : (i1) -> ()
          %16 = nvvm.read.ptx.sreg.tid.x : i32
          %17 = llvm.sext %16 : i32 to i64
          %18 = nvvm.read.ptx.sreg.tid.y : i32
          %19 = llvm.sext %18 : i32 to i64
          llvm.br ^bb1(%4 : i64)
        ^bb1(%20: i64):  // 2 preds: ^bb0, ^bb8
          %21 = llvm.icmp "slt" %20, %5 : i64
          llvm.cond_br %21, ^bb2, ^bb9
        ^bb2:  // pred: ^bb1
          %22 = llvm.mul %20, %2  : i64
          %23 = llvm.add %22, %5  : i64
          %24 = llvm.icmp "slt" %23, %6 : i64
          %25 = llvm.select %24, %23, %6 : i1, i64
          llvm.br ^bb3(%4 : i64)
        ^bb3(%26: i64):  // 2 preds: ^bb2, ^bb7
          %27 = llvm.icmp "slt" %26, %25 : i64
          llvm.cond_br %27, ^bb4, ^bb8
        ^bb4:  // pred: ^bb3
          %28 = llvm.mul %26, %2  : i64
          %29 = llvm.add %25, %28  : i64
          %30 = llvm.icmp "sgt" %29, %6 : i64
          %31 = llvm.select %30, %6, %29 : i1, i64
          %32 = llvm.add %20, %26  : i64
          llvm.br ^bb5(%4 : i64)
        ^bb5(%33: i64):  // 2 preds: ^bb4, ^bb6
          %34 = llvm.icmp "slt" %33, %31 : i64
          llvm.cond_br %34, ^bb6, ^bb7
        ^bb6:  // pred: ^bb5
          %35 = llvm.add %32, %33  : i64
          %36 = llvm.mul %19, %5  : i64
          %37 = llvm.add %36, %35  : i64
          %38 = llvm.getelementptr %arg0[%37] : (!llvm.ptr<f32>, i64) -> !llvm.ptr<f32>
          %39 = llvm.load %38 : !llvm.ptr<f32>
          %40 = llvm.mul %35, %1  : i64
          %41 = llvm.add %40, %17  : i64
          %42 = llvm.getelementptr %arg1[%41] : (!llvm.ptr<f32>, i64) -> !llvm.ptr<f32>
          %43 = llvm.load %42 : !llvm.ptr<f32>
          %44 = llvm.mul %19, %1  : i64
          %45 = llvm.add %44, %17  : i64
          %46 = llvm.getelementptr %arg2[%45] : (!llvm.ptr<f32>, i64) -> !llvm.ptr<f32>
          %47 = llvm.load %46 : !llvm.ptr<f32>
          %48 = llvm.fmul %39, %43  : f32
          %49 = llvm.fadd %47, %48  : f32
          llvm.store %49, %46 : !llvm.ptr<f32>
          %50 = llvm.add %33, %3  : i64
          llvm.br ^bb5(%50 : i64)
        ^bb7:  // pred: ^bb5
          %51 = llvm.add %26, %6  : i64
          llvm.br ^bb3(%51 : i64)
        ^bb8:  // pred: ^bb3
          %52 = llvm.add %20, %6  : i64
          llvm.br ^bb1(%52 : i64)
        ^bb9:  // pred: ^bb1
          llvm.return
        }
      }
    }
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c-1_i32 = arith.constant -1 : i32
    %c2 = arith.constant 2 : index
    %c-1_i64 = arith.constant -1 : i64
    %c0 = arith.constant 0 : index
    %c60 = arith.constant 60 : index
    %c36 = arith.constant 36 : index
    %c3 = arith.constant 3 : index
    %c1 = arith.constant 1 : index
    %c553648160_i32 = arith.constant 553648160 : i32
    %c1_i32 = arith.constant 1 : i32
    %c5 = arith.constant 5 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %device = hal.ex.shared_device : !hal.device
    %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer_1 = hal.buffer_view.buffer<%arg2 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_1 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c36) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
    %_device_query_0 = util.global.load @_device_query_0 : i1
    cf.cond_br %_device_query_0, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%_pipeline_layout_0 : !hal.pipeline_layout)[%c0] bindings([
      %c0 = (%buffer : !hal.buffer)[%c0, %c60], 
      %c1 = (%buffer_0 : !hal.buffer)[%c0, %c60], 
      %c2 = (%buffer_1 : !hal.buffer)[%c0, %c36]
    ])
    %_executable_matmul_static_dispatch_0 = util.global.load @_executable_matmul_static_dispatch_0 : !hal.executable
    hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%_executable_matmul_static_dispatch_0 : !hal.executable)[0] workgroups([%c1, %c1, %c1])
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    %0 = util.null : !hal.fence
    %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) commands([%cmd])
    %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c36] shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32) : !hal.buffer_view
    return %view : !hal.buffer_view
  ^bb2:  // pred: ^bb0
    util.unreachable "device not supported in the compiled configuration"
  }
}


// -----// IR Dump After CSE (cse) //----- //
#executable_target_cuda_nvptx_fb = #hal.executable.target<"cuda", "cuda-nvptx-fb", {target_arch = "sm_80"}>
#pipeline_layout = #hal.pipeline.layout<push_constants = 0, sets = [<0, bindings = [<0, storage_buffer, ReadOnly>, <1, storage_buffer, ReadOnly>, <2, storage_buffer>]>]>
#translation = #iree_codegen.translation_info<LLVMGPUMatmulSimt>
#device_target_cuda = #hal.device.target<"cuda", {executable_targets = [#executable_target_cuda_nvptx_fb], legacy_sync}>
module attributes {hal.device.targets = [#device_target_cuda]} {
  util.global private @_device_query_0 : i1
  util.global private @_device_query_0_ok : i1
  util.initializer {
    %device = hal.ex.shared_device : !hal.device
    %ok, %value = hal.device.query<%device : !hal.device> key("hal.executable.format" :: "cuda-nvptx-fb") : i1, i1 = false
    util.global.store %ok, @_device_query_0_ok : i1
    util.global.store %value, @_device_query_0 : i1
    util.initializer.return
  }
  util.global private @_descriptor_set_layout_0 : !hal.descriptor_set_layout
  util.initializer {
    %device = hal.ex.shared_device : !hal.device
    %descriptor_set_layout = hal.descriptor_set_layout.create device(%device : !hal.device) flags("None") bindings([#hal.descriptor_set.binding<0, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<1, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<2, storage_buffer>]) : !hal.descriptor_set_layout
    util.global.store %descriptor_set_layout, @_descriptor_set_layout_0 : !hal.descriptor_set_layout
    util.initializer.return
  }
  util.global private @_pipeline_layout_0 : !hal.pipeline_layout
  util.initializer {
    %_descriptor_set_layout_0 = util.global.load @_descriptor_set_layout_0 : !hal.descriptor_set_layout
    %device = hal.ex.shared_device : !hal.device
    %pipeline_layout = hal.pipeline_layout.create device(%device : !hal.device) push_constants(0) layouts([%_descriptor_set_layout_0]) : !hal.pipeline_layout
    util.global.store %pipeline_layout, @_pipeline_layout_0 : !hal.pipeline_layout
    util.initializer.return
  }
  util.global private @_executable_matmul_static_dispatch_0 : !hal.executable
  util.initializer {
    %device = hal.ex.shared_device : !hal.device
    %_device_query_0 = util.global.load @_device_query_0 : i1
    cf.cond_br %_device_query_0, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %exe = hal.executable.create device(%device : !hal.device) target(@matmul_static_dispatch_0::@cuda_nvptx_fb) layouts([%_pipeline_layout_0]) : !hal.executable
    cf.br ^bb3(%exe : !hal.executable)
  ^bb2:  // pred: ^bb0
    %0 = util.null : !hal.executable
    cf.br ^bb3(%0 : !hal.executable)
  ^bb3(%1: !hal.executable):  // 2 preds: ^bb1, ^bb2
    util.global.store %1, @_executable_matmul_static_dispatch_0 : !hal.executable
    util.initializer.return
  }
  hal.executable private @matmul_static_dispatch_0 {
    hal.executable.variant public @cuda_nvptx_fb, target = #executable_target_cuda_nvptx_fb {
      hal.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 ordinal(0) layout(#pipeline_layout) attributes {translation_info = #translation, workgroup_size = [3 : index, 3 : index, 1 : index]} {
      ^bb0(%arg0: !hal.device, %arg1: index, %arg2: index, %arg3: index):
        %c1 = arith.constant 1 : index
        hal.return %c1, %c1, %c1 : index, index, index
      }
      builtin.module {
        llvm.func @matmul_static_dispatch_0_matmul_3x3x5(%arg0: !llvm.ptr<f32> {llvm.align = 16 : i32, llvm.noalias, llvm.readonly}, %arg1: !llvm.ptr<f32> {llvm.align = 16 : i32, llvm.noalias, llvm.readonly}, %arg2: !llvm.ptr<f32> {llvm.align = 16 : i32, llvm.noalias}) {
          %0 = llvm.mlir.constant(63 : index) : i64
          %1 = llvm.mlir.constant(3 : index) : i64
          %2 = llvm.mlir.constant(-1 : index) : i64
          %3 = llvm.mlir.constant(1 : index) : i64
          %4 = llvm.mlir.constant(0 : index) : i64
          %5 = llvm.mlir.constant(5 : index) : i64
          %6 = llvm.mlir.constant(4 : index) : i64
          %7 = llvm.ptrtoint %arg0 : !llvm.ptr<f32> to i64
          %8 = llvm.and %7, %0  : i64
          %9 = llvm.icmp "eq" %8, %4 : i64
          "llvm.intr.assume"(%9) : (i1) -> ()
          %10 = llvm.ptrtoint %arg1 : !llvm.ptr<f32> to i64
          %11 = llvm.and %10, %0  : i64
          %12 = llvm.icmp "eq" %11, %4 : i64
          "llvm.intr.assume"(%12) : (i1) -> ()
          %13 = llvm.ptrtoint %arg2 : !llvm.ptr<f32> to i64
          %14 = llvm.and %13, %0  : i64
          %15 = llvm.icmp "eq" %14, %4 : i64
          "llvm.intr.assume"(%15) : (i1) -> ()
          %16 = nvvm.read.ptx.sreg.tid.x : i32
          %17 = llvm.sext %16 : i32 to i64
          %18 = nvvm.read.ptx.sreg.tid.y : i32
          %19 = llvm.sext %18 : i32 to i64
          llvm.br ^bb1(%4 : i64)
        ^bb1(%20: i64):  // 2 preds: ^bb0, ^bb8
          %21 = llvm.icmp "slt" %20, %5 : i64
          llvm.cond_br %21, ^bb2, ^bb9
        ^bb2:  // pred: ^bb1
          %22 = llvm.mul %20, %2  : i64
          %23 = llvm.add %22, %5  : i64
          %24 = llvm.icmp "slt" %23, %6 : i64
          %25 = llvm.select %24, %23, %6 : i1, i64
          llvm.br ^bb3(%4 : i64)
        ^bb3(%26: i64):  // 2 preds: ^bb2, ^bb7
          %27 = llvm.icmp "slt" %26, %25 : i64
          llvm.cond_br %27, ^bb4, ^bb8
        ^bb4:  // pred: ^bb3
          %28 = llvm.mul %26, %2  : i64
          %29 = llvm.add %25, %28  : i64
          %30 = llvm.icmp "sgt" %29, %6 : i64
          %31 = llvm.select %30, %6, %29 : i1, i64
          %32 = llvm.add %20, %26  : i64
          llvm.br ^bb5(%4 : i64)
        ^bb5(%33: i64):  // 2 preds: ^bb4, ^bb6
          %34 = llvm.icmp "slt" %33, %31 : i64
          llvm.cond_br %34, ^bb6, ^bb7
        ^bb6:  // pred: ^bb5
          %35 = llvm.add %32, %33  : i64
          %36 = llvm.mul %19, %5  : i64
          %37 = llvm.add %36, %35  : i64
          %38 = llvm.getelementptr %arg0[%37] : (!llvm.ptr<f32>, i64) -> !llvm.ptr<f32>
          %39 = llvm.load %38 : !llvm.ptr<f32>
          %40 = llvm.mul %35, %1  : i64
          %41 = llvm.add %40, %17  : i64
          %42 = llvm.getelementptr %arg1[%41] : (!llvm.ptr<f32>, i64) -> !llvm.ptr<f32>
          %43 = llvm.load %42 : !llvm.ptr<f32>
          %44 = llvm.mul %19, %1  : i64
          %45 = llvm.add %44, %17  : i64
          %46 = llvm.getelementptr %arg2[%45] : (!llvm.ptr<f32>, i64) -> !llvm.ptr<f32>
          %47 = llvm.load %46 : !llvm.ptr<f32>
          %48 = llvm.fmul %39, %43  : f32
          %49 = llvm.fadd %47, %48  : f32
          llvm.store %49, %46 : !llvm.ptr<f32>
          %50 = llvm.add %33, %3  : i64
          llvm.br ^bb5(%50 : i64)
        ^bb7:  // pred: ^bb5
          %51 = llvm.add %26, %6  : i64
          llvm.br ^bb3(%51 : i64)
        ^bb8:  // pred: ^bb3
          %52 = llvm.add %20, %6  : i64
          llvm.br ^bb1(%52 : i64)
        ^bb9:  // pred: ^bb1
          llvm.return
        }
      }
    }
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c-1_i32 = arith.constant -1 : i32
    %c2 = arith.constant 2 : index
    %c-1_i64 = arith.constant -1 : i64
    %c0 = arith.constant 0 : index
    %c60 = arith.constant 60 : index
    %c36 = arith.constant 36 : index
    %c3 = arith.constant 3 : index
    %c1 = arith.constant 1 : index
    %c553648160_i32 = arith.constant 553648160 : i32
    %c1_i32 = arith.constant 1 : i32
    %c5 = arith.constant 5 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %device = hal.ex.shared_device : !hal.device
    %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer_1 = hal.buffer_view.buffer<%arg2 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_1 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c36) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
    %_device_query_0 = util.global.load @_device_query_0 : i1
    cf.cond_br %_device_query_0, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%_pipeline_layout_0 : !hal.pipeline_layout)[%c0] bindings([
      %c0 = (%buffer : !hal.buffer)[%c0, %c60], 
      %c1 = (%buffer_0 : !hal.buffer)[%c0, %c60], 
      %c2 = (%buffer_1 : !hal.buffer)[%c0, %c36]
    ])
    %_executable_matmul_static_dispatch_0 = util.global.load @_executable_matmul_static_dispatch_0 : !hal.executable
    hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%_executable_matmul_static_dispatch_0 : !hal.executable)[0] workgroups([%c1, %c1, %c1])
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    %0 = util.null : !hal.fence
    %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) commands([%cmd])
    %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c36] shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32) : !hal.buffer_view
    return %view : !hal.buffer_view
  ^bb2:  // pred: ^bb0
    util.unreachable "device not supported in the compiled configuration"
  }
}


// -----// IR Dump After SimplifyGlobalAccesses (iree-util-simplify-global-accesses) //----- //
util.initializer {
  %device = hal.ex.shared_device : !hal.device
  %ok, %value = hal.device.query<%device : !hal.device> key("hal.executable.format" :: "cuda-nvptx-fb") : i1, i1 = false
  util.global.store %value, @_device_query_0 : i1
  util.global.store %ok, @_device_query_0_ok : i1
  util.initializer.return
}

// -----// IR Dump After SimplifyGlobalAccesses (iree-util-simplify-global-accesses) //----- //
util.initializer {
  %device = hal.ex.shared_device : !hal.device
  %descriptor_set_layout = hal.descriptor_set_layout.create device(%device : !hal.device) flags("None") bindings([#hal.descriptor_set.binding<0, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<1, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<2, storage_buffer>]) : !hal.descriptor_set_layout
  util.global.store %descriptor_set_layout, @_descriptor_set_layout_0 : !hal.descriptor_set_layout
  util.initializer.return
}

// -----// IR Dump After SimplifyGlobalAccesses (iree-util-simplify-global-accesses) //----- //
util.initializer {
  %_descriptor_set_layout_0 = util.global.load @_descriptor_set_layout_0 : !hal.descriptor_set_layout
  %device = hal.ex.shared_device : !hal.device
  %pipeline_layout = hal.pipeline_layout.create device(%device : !hal.device) push_constants(0) layouts([%_descriptor_set_layout_0]) : !hal.pipeline_layout
  util.global.store %pipeline_layout, @_pipeline_layout_0 : !hal.pipeline_layout
  util.initializer.return
}

// -----// IR Dump After SimplifyGlobalAccesses (iree-util-simplify-global-accesses) //----- //
util.initializer {
  %_device_query_0 = util.global.load @_device_query_0 : i1
  %device = hal.ex.shared_device : !hal.device
  cf.cond_br %_device_query_0, ^bb1, ^bb2
^bb1:  // pred: ^bb0
  %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
  %exe = hal.executable.create device(%device : !hal.device) target(@matmul_static_dispatch_0::@cuda_nvptx_fb) layouts([%_pipeline_layout_0]) : !hal.executable
  cf.br ^bb3(%exe : !hal.executable)
^bb2:  // pred: ^bb0
  %0 = util.null : !hal.executable
  cf.br ^bb3(%0 : !hal.executable)
^bb3(%1: !hal.executable):  // 2 preds: ^bb1, ^bb2
  util.global.store %1, @_executable_matmul_static_dispatch_0 : !hal.executable
  util.initializer.return
}

// -----// IR Dump After SimplifyGlobalAccesses (iree-util-simplify-global-accesses) //----- //
func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %_device_query_0 = util.global.load @_device_query_0 : i1
  %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
  %_executable_matmul_static_dispatch_0 = util.global.load @_executable_matmul_static_dispatch_0 : !hal.executable
  %c-1_i32 = arith.constant -1 : i32
  %c2 = arith.constant 2 : index
  %c-1_i64 = arith.constant -1 : i64
  %c0 = arith.constant 0 : index
  %c60 = arith.constant 60 : index
  %c36 = arith.constant 36 : index
  %c3 = arith.constant 3 : index
  %c1 = arith.constant 1 : index
  %c553648160_i32 = arith.constant 553648160 : i32
  %c1_i32 = arith.constant 1 : i32
  %c5 = arith.constant 5 : index
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
  %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
  %device = hal.ex.shared_device : !hal.device
  %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
  hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
  hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %buffer_1 = hal.buffer_view.buffer<%arg2 : !hal.buffer_view> : !hal.buffer
  hal.buffer.assert<%buffer_1 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c36) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
  cf.cond_br %_device_query_0, ^bb1, ^bb2
^bb1:  // pred: ^bb0
  hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%_pipeline_layout_0 : !hal.pipeline_layout)[%c0] bindings([
    %c0 = (%buffer : !hal.buffer)[%c0, %c60], 
    %c1 = (%buffer_0 : !hal.buffer)[%c0, %c60], 
    %c2 = (%buffer_1 : !hal.buffer)[%c0, %c36]
  ])
  hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%_executable_matmul_static_dispatch_0 : !hal.executable)[0] workgroups([%c1, %c1, %c1])
  hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
  hal.command_buffer.finalize<%cmd : !hal.command_buffer>
  %0 = util.null : !hal.fence
  %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
  hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) commands([%cmd])
  %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
  util.status.check_ok %status, "failed to wait on timepoint"
  %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c36] shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32) : !hal.buffer_view
  return %view : !hal.buffer_view
^bb2:  // pred: ^bb0
  util.unreachable "device not supported in the compiled configuration"
}

// -----// IR Dump After ApplyPatterns (iree-util-apply-patterns) //----- //
#executable_target_cuda_nvptx_fb = #hal.executable.target<"cuda", "cuda-nvptx-fb", {target_arch = "sm_80"}>
#pipeline_layout = #hal.pipeline.layout<push_constants = 0, sets = [<0, bindings = [<0, storage_buffer, ReadOnly>, <1, storage_buffer, ReadOnly>, <2, storage_buffer>]>]>
#translation = #iree_codegen.translation_info<LLVMGPUMatmulSimt>
#device_target_cuda = #hal.device.target<"cuda", {executable_targets = [#executable_target_cuda_nvptx_fb], legacy_sync}>
module attributes {hal.device.targets = [#device_target_cuda]} {
  util.global private @_device_query_0 : i1
  util.global private @_device_query_0_ok : i1
  util.initializer {
    %device = hal.ex.shared_device : !hal.device
    %ok, %value = hal.device.query<%device : !hal.device> key("hal.executable.format" :: "cuda-nvptx-fb") : i1, i1 = false
    util.global.store %value, @_device_query_0 : i1
    util.global.store %ok, @_device_query_0_ok : i1
    util.initializer.return
  }
  util.global private @_descriptor_set_layout_0 : !hal.descriptor_set_layout
  util.initializer {
    %device = hal.ex.shared_device : !hal.device
    %descriptor_set_layout = hal.descriptor_set_layout.create device(%device : !hal.device) flags("None") bindings([#hal.descriptor_set.binding<0, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<1, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<2, storage_buffer>]) : !hal.descriptor_set_layout
    util.global.store %descriptor_set_layout, @_descriptor_set_layout_0 : !hal.descriptor_set_layout
    util.initializer.return
  }
  util.global private @_pipeline_layout_0 : !hal.pipeline_layout
  util.initializer {
    %_descriptor_set_layout_0 = util.global.load @_descriptor_set_layout_0 : !hal.descriptor_set_layout
    %device = hal.ex.shared_device : !hal.device
    %pipeline_layout = hal.pipeline_layout.create device(%device : !hal.device) push_constants(0) layouts([%_descriptor_set_layout_0]) : !hal.pipeline_layout
    util.global.store %pipeline_layout, @_pipeline_layout_0 : !hal.pipeline_layout
    util.initializer.return
  }
  util.global private @_executable_matmul_static_dispatch_0 : !hal.executable
  util.initializer {
    %_device_query_0 = util.global.load @_device_query_0 : i1
    %device = hal.ex.shared_device : !hal.device
    cf.cond_br %_device_query_0, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %exe = hal.executable.create device(%device : !hal.device) target(@matmul_static_dispatch_0::@cuda_nvptx_fb) layouts([%_pipeline_layout_0]) : !hal.executable
    cf.br ^bb3(%exe : !hal.executable)
  ^bb2:  // pred: ^bb0
    %0 = util.null : !hal.executable
    cf.br ^bb3(%0 : !hal.executable)
  ^bb3(%1: !hal.executable):  // 2 preds: ^bb1, ^bb2
    util.global.store %1, @_executable_matmul_static_dispatch_0 : !hal.executable
    util.initializer.return
  }
  hal.executable private @matmul_static_dispatch_0 {
    hal.executable.variant public @cuda_nvptx_fb, target = #executable_target_cuda_nvptx_fb {
      hal.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 ordinal(0) layout(#pipeline_layout) attributes {translation_info = #translation, workgroup_size = [3 : index, 3 : index, 1 : index]} {
      ^bb0(%arg0: !hal.device, %arg1: index, %arg2: index, %arg3: index):
        %c1 = arith.constant 1 : index
        hal.return %c1, %c1, %c1 : index, index, index
      }
      builtin.module {
        llvm.func @matmul_static_dispatch_0_matmul_3x3x5(%arg0: !llvm.ptr<f32> {llvm.align = 16 : i32, llvm.noalias, llvm.readonly}, %arg1: !llvm.ptr<f32> {llvm.align = 16 : i32, llvm.noalias, llvm.readonly}, %arg2: !llvm.ptr<f32> {llvm.align = 16 : i32, llvm.noalias}) {
          %0 = llvm.mlir.constant(63 : index) : i64
          %1 = llvm.mlir.constant(3 : index) : i64
          %2 = llvm.mlir.constant(-1 : index) : i64
          %3 = llvm.mlir.constant(1 : index) : i64
          %4 = llvm.mlir.constant(0 : index) : i64
          %5 = llvm.mlir.constant(5 : index) : i64
          %6 = llvm.mlir.constant(4 : index) : i64
          %7 = llvm.ptrtoint %arg0 : !llvm.ptr<f32> to i64
          %8 = llvm.and %7, %0  : i64
          %9 = llvm.icmp "eq" %8, %4 : i64
          "llvm.intr.assume"(%9) : (i1) -> ()
          %10 = llvm.ptrtoint %arg1 : !llvm.ptr<f32> to i64
          %11 = llvm.and %10, %0  : i64
          %12 = llvm.icmp "eq" %11, %4 : i64
          "llvm.intr.assume"(%12) : (i1) -> ()
          %13 = llvm.ptrtoint %arg2 : !llvm.ptr<f32> to i64
          %14 = llvm.and %13, %0  : i64
          %15 = llvm.icmp "eq" %14, %4 : i64
          "llvm.intr.assume"(%15) : (i1) -> ()
          %16 = nvvm.read.ptx.sreg.tid.x : i32
          %17 = llvm.sext %16 : i32 to i64
          %18 = nvvm.read.ptx.sreg.tid.y : i32
          %19 = llvm.sext %18 : i32 to i64
          llvm.br ^bb1(%4 : i64)
        ^bb1(%20: i64):  // 2 preds: ^bb0, ^bb8
          %21 = llvm.icmp "slt" %20, %5 : i64
          llvm.cond_br %21, ^bb2, ^bb9
        ^bb2:  // pred: ^bb1
          %22 = llvm.mul %20, %2  : i64
          %23 = llvm.add %22, %5  : i64
          %24 = llvm.icmp "slt" %23, %6 : i64
          %25 = llvm.select %24, %23, %6 : i1, i64
          llvm.br ^bb3(%4 : i64)
        ^bb3(%26: i64):  // 2 preds: ^bb2, ^bb7
          %27 = llvm.icmp "slt" %26, %25 : i64
          llvm.cond_br %27, ^bb4, ^bb8
        ^bb4:  // pred: ^bb3
          %28 = llvm.mul %26, %2  : i64
          %29 = llvm.add %25, %28  : i64
          %30 = llvm.icmp "sgt" %29, %6 : i64
          %31 = llvm.select %30, %6, %29 : i1, i64
          %32 = llvm.add %20, %26  : i64
          llvm.br ^bb5(%4 : i64)
        ^bb5(%33: i64):  // 2 preds: ^bb4, ^bb6
          %34 = llvm.icmp "slt" %33, %31 : i64
          llvm.cond_br %34, ^bb6, ^bb7
        ^bb6:  // pred: ^bb5
          %35 = llvm.add %32, %33  : i64
          %36 = llvm.mul %19, %5  : i64
          %37 = llvm.add %36, %35  : i64
          %38 = llvm.getelementptr %arg0[%37] : (!llvm.ptr<f32>, i64) -> !llvm.ptr<f32>
          %39 = llvm.load %38 : !llvm.ptr<f32>
          %40 = llvm.mul %35, %1  : i64
          %41 = llvm.add %40, %17  : i64
          %42 = llvm.getelementptr %arg1[%41] : (!llvm.ptr<f32>, i64) -> !llvm.ptr<f32>
          %43 = llvm.load %42 : !llvm.ptr<f32>
          %44 = llvm.mul %19, %1  : i64
          %45 = llvm.add %44, %17  : i64
          %46 = llvm.getelementptr %arg2[%45] : (!llvm.ptr<f32>, i64) -> !llvm.ptr<f32>
          %47 = llvm.load %46 : !llvm.ptr<f32>
          %48 = llvm.fmul %39, %43  : f32
          %49 = llvm.fadd %47, %48  : f32
          llvm.store %49, %46 : !llvm.ptr<f32>
          %50 = llvm.add %33, %3  : i64
          llvm.br ^bb5(%50 : i64)
        ^bb7:  // pred: ^bb5
          %51 = llvm.add %26, %6  : i64
          llvm.br ^bb3(%51 : i64)
        ^bb8:  // pred: ^bb3
          %52 = llvm.add %20, %6  : i64
          llvm.br ^bb1(%52 : i64)
        ^bb9:  // pred: ^bb1
          llvm.return
        }
      }
    }
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c5 = arith.constant 5 : index
    %c1_i32 = arith.constant 1 : i32
    %c553648160_i32 = arith.constant 553648160 : i32
    %c1 = arith.constant 1 : index
    %c3 = arith.constant 3 : index
    %c36 = arith.constant 36 : index
    %c60 = arith.constant 60 : index
    %c0 = arith.constant 0 : index
    %c-1_i64 = arith.constant -1 : i64
    %c2 = arith.constant 2 : index
    %c-1_i32 = arith.constant -1 : i32
    %_device_query_0 = util.global.load @_device_query_0 : i1
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %_executable_matmul_static_dispatch_0 = util.global.load @_executable_matmul_static_dispatch_0 : !hal.executable
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %device = hal.ex.shared_device : !hal.device
    %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer_1 = hal.buffer_view.buffer<%arg2 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_1 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c36) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
    cf.cond_br %_device_query_0, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%_pipeline_layout_0 : !hal.pipeline_layout)[%c0] bindings([
      %c0 = (%buffer : !hal.buffer)[%c0, %c60], 
      %c1 = (%buffer_0 : !hal.buffer)[%c0, %c60], 
      %c2 = (%buffer_1 : !hal.buffer)[%c0, %c36]
    ])
    hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%_executable_matmul_static_dispatch_0 : !hal.executable)[0] workgroups([%c1, %c1, %c1])
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    %0 = util.null : !hal.fence
    %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) commands([%cmd])
    %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c36] shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32) : !hal.buffer_view
    return %view : !hal.buffer_view
  ^bb2:  // pred: ^bb0
    util.unreachable "device not supported in the compiled configuration"
  }
}


// -----// IR Dump After FoldGlobals (iree-util-fold-globals) //----- //
#executable_target_cuda_nvptx_fb = #hal.executable.target<"cuda", "cuda-nvptx-fb", {target_arch = "sm_80"}>
#pipeline_layout = #hal.pipeline.layout<push_constants = 0, sets = [<0, bindings = [<0, storage_buffer, ReadOnly>, <1, storage_buffer, ReadOnly>, <2, storage_buffer>]>]>
#translation = #iree_codegen.translation_info<LLVMGPUMatmulSimt>
#device_target_cuda = #hal.device.target<"cuda", {executable_targets = [#executable_target_cuda_nvptx_fb], legacy_sync}>
module attributes {hal.device.targets = [#device_target_cuda]} {
  util.global private @_device_query_0 : i1
  util.initializer {
    %device = hal.ex.shared_device : !hal.device
    %ok, %value = hal.device.query<%device : !hal.device> key("hal.executable.format" :: "cuda-nvptx-fb") : i1, i1 = false
    util.global.store %value, @_device_query_0 : i1
    util.initializer.return
  }
  util.global private @_descriptor_set_layout_0 : !hal.descriptor_set_layout
  util.initializer {
    %device = hal.ex.shared_device : !hal.device
    %descriptor_set_layout = hal.descriptor_set_layout.create device(%device : !hal.device) flags("None") bindings([#hal.descriptor_set.binding<0, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<1, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<2, storage_buffer>]) : !hal.descriptor_set_layout
    util.global.store %descriptor_set_layout, @_descriptor_set_layout_0 : !hal.descriptor_set_layout
    util.initializer.return
  }
  util.global private @_pipeline_layout_0 : !hal.pipeline_layout
  util.initializer {
    %_descriptor_set_layout_0 = util.global.load @_descriptor_set_layout_0 : !hal.descriptor_set_layout
    %device = hal.ex.shared_device : !hal.device
    %pipeline_layout = hal.pipeline_layout.create device(%device : !hal.device) push_constants(0) layouts([%_descriptor_set_layout_0]) : !hal.pipeline_layout
    util.global.store %pipeline_layout, @_pipeline_layout_0 : !hal.pipeline_layout
    util.initializer.return
  }
  util.global private @_executable_matmul_static_dispatch_0 : !hal.executable
  util.initializer {
    %_device_query_0 = util.global.load @_device_query_0 : i1
    %device = hal.ex.shared_device : !hal.device
    cf.cond_br %_device_query_0, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %exe = hal.executable.create device(%device : !hal.device) target(@matmul_static_dispatch_0::@cuda_nvptx_fb) layouts([%_pipeline_layout_0]) : !hal.executable
    cf.br ^bb3(%exe : !hal.executable)
  ^bb2:  // pred: ^bb0
    %0 = util.null : !hal.executable
    cf.br ^bb3(%0 : !hal.executable)
  ^bb3(%1: !hal.executable):  // 2 preds: ^bb1, ^bb2
    util.global.store %1, @_executable_matmul_static_dispatch_0 : !hal.executable
    util.initializer.return
  }
  hal.executable private @matmul_static_dispatch_0 {
    hal.executable.variant public @cuda_nvptx_fb, target = #executable_target_cuda_nvptx_fb {
      hal.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 ordinal(0) layout(#pipeline_layout) attributes {translation_info = #translation, workgroup_size = [3 : index, 3 : index, 1 : index]} {
      ^bb0(%arg0: !hal.device, %arg1: index, %arg2: index, %arg3: index):
        %c1 = arith.constant 1 : index
        hal.return %c1, %c1, %c1 : index, index, index
      }
      builtin.module {
        llvm.func @matmul_static_dispatch_0_matmul_3x3x5(%arg0: !llvm.ptr<f32> {llvm.align = 16 : i32, llvm.noalias, llvm.readonly}, %arg1: !llvm.ptr<f32> {llvm.align = 16 : i32, llvm.noalias, llvm.readonly}, %arg2: !llvm.ptr<f32> {llvm.align = 16 : i32, llvm.noalias}) {
          %0 = llvm.mlir.constant(63 : index) : i64
          %1 = llvm.mlir.constant(3 : index) : i64
          %2 = llvm.mlir.constant(-1 : index) : i64
          %3 = llvm.mlir.constant(1 : index) : i64
          %4 = llvm.mlir.constant(0 : index) : i64
          %5 = llvm.mlir.constant(5 : index) : i64
          %6 = llvm.mlir.constant(4 : index) : i64
          %7 = llvm.ptrtoint %arg0 : !llvm.ptr<f32> to i64
          %8 = llvm.and %7, %0  : i64
          %9 = llvm.icmp "eq" %8, %4 : i64
          "llvm.intr.assume"(%9) : (i1) -> ()
          %10 = llvm.ptrtoint %arg1 : !llvm.ptr<f32> to i64
          %11 = llvm.and %10, %0  : i64
          %12 = llvm.icmp "eq" %11, %4 : i64
          "llvm.intr.assume"(%12) : (i1) -> ()
          %13 = llvm.ptrtoint %arg2 : !llvm.ptr<f32> to i64
          %14 = llvm.and %13, %0  : i64
          %15 = llvm.icmp "eq" %14, %4 : i64
          "llvm.intr.assume"(%15) : (i1) -> ()
          %16 = nvvm.read.ptx.sreg.tid.x : i32
          %17 = llvm.sext %16 : i32 to i64
          %18 = nvvm.read.ptx.sreg.tid.y : i32
          %19 = llvm.sext %18 : i32 to i64
          llvm.br ^bb1(%4 : i64)
        ^bb1(%20: i64):  // 2 preds: ^bb0, ^bb8
          %21 = llvm.icmp "slt" %20, %5 : i64
          llvm.cond_br %21, ^bb2, ^bb9
        ^bb2:  // pred: ^bb1
          %22 = llvm.mul %20, %2  : i64
          %23 = llvm.add %22, %5  : i64
          %24 = llvm.icmp "slt" %23, %6 : i64
          %25 = llvm.select %24, %23, %6 : i1, i64
          llvm.br ^bb3(%4 : i64)
        ^bb3(%26: i64):  // 2 preds: ^bb2, ^bb7
          %27 = llvm.icmp "slt" %26, %25 : i64
          llvm.cond_br %27, ^bb4, ^bb8
        ^bb4:  // pred: ^bb3
          %28 = llvm.mul %26, %2  : i64
          %29 = llvm.add %25, %28  : i64
          %30 = llvm.icmp "sgt" %29, %6 : i64
          %31 = llvm.select %30, %6, %29 : i1, i64
          %32 = llvm.add %20, %26  : i64
          llvm.br ^bb5(%4 : i64)
        ^bb5(%33: i64):  // 2 preds: ^bb4, ^bb6
          %34 = llvm.icmp "slt" %33, %31 : i64
          llvm.cond_br %34, ^bb6, ^bb7
        ^bb6:  // pred: ^bb5
          %35 = llvm.add %32, %33  : i64
          %36 = llvm.mul %19, %5  : i64
          %37 = llvm.add %36, %35  : i64
          %38 = llvm.getelementptr %arg0[%37] : (!llvm.ptr<f32>, i64) -> !llvm.ptr<f32>
          %39 = llvm.load %38 : !llvm.ptr<f32>
          %40 = llvm.mul %35, %1  : i64
          %41 = llvm.add %40, %17  : i64
          %42 = llvm.getelementptr %arg1[%41] : (!llvm.ptr<f32>, i64) -> !llvm.ptr<f32>
          %43 = llvm.load %42 : !llvm.ptr<f32>
          %44 = llvm.mul %19, %1  : i64
          %45 = llvm.add %44, %17  : i64
          %46 = llvm.getelementptr %arg2[%45] : (!llvm.ptr<f32>, i64) -> !llvm.ptr<f32>
          %47 = llvm.load %46 : !llvm.ptr<f32>
          %48 = llvm.fmul %39, %43  : f32
          %49 = llvm.fadd %47, %48  : f32
          llvm.store %49, %46 : !llvm.ptr<f32>
          %50 = llvm.add %33, %3  : i64
          llvm.br ^bb5(%50 : i64)
        ^bb7:  // pred: ^bb5
          %51 = llvm.add %26, %6  : i64
          llvm.br ^bb3(%51 : i64)
        ^bb8:  // pred: ^bb3
          %52 = llvm.add %20, %6  : i64
          llvm.br ^bb1(%52 : i64)
        ^bb9:  // pred: ^bb1
          llvm.return
        }
      }
    }
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c5 = arith.constant 5 : index
    %c1_i32 = arith.constant 1 : i32
    %c553648160_i32 = arith.constant 553648160 : i32
    %c1 = arith.constant 1 : index
    %c3 = arith.constant 3 : index
    %c36 = arith.constant 36 : index
    %c60 = arith.constant 60 : index
    %c0 = arith.constant 0 : index
    %c-1_i64 = arith.constant -1 : i64
    %c2 = arith.constant 2 : index
    %c-1_i32 = arith.constant -1 : i32
    %_device_query_0 = util.global.load @_device_query_0 : i1
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %_executable_matmul_static_dispatch_0 = util.global.load @_executable_matmul_static_dispatch_0 : !hal.executable
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %device = hal.ex.shared_device : !hal.device
    %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer_1 = hal.buffer_view.buffer<%arg2 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_1 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c36) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
    cf.cond_br %_device_query_0, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%_pipeline_layout_0 : !hal.pipeline_layout)[%c0] bindings([
      %c0 = (%buffer : !hal.buffer)[%c0, %c60], 
      %c1 = (%buffer_0 : !hal.buffer)[%c0, %c60], 
      %c2 = (%buffer_1 : !hal.buffer)[%c0, %c36]
    ])
    hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%_executable_matmul_static_dispatch_0 : !hal.executable)[0] workgroups([%c1, %c1, %c1])
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    %0 = util.null : !hal.fence
    %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) commands([%cmd])
    %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c36] shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32) : !hal.buffer_view
    return %view : !hal.buffer_view
  ^bb2:  // pred: ^bb0
    util.unreachable "device not supported in the compiled configuration"
  }
}


// -----// IR Dump After FuseGlobals (iree-util-fuse-globals) //----- //
#executable_target_cuda_nvptx_fb = #hal.executable.target<"cuda", "cuda-nvptx-fb", {target_arch = "sm_80"}>
#pipeline_layout = #hal.pipeline.layout<push_constants = 0, sets = [<0, bindings = [<0, storage_buffer, ReadOnly>, <1, storage_buffer, ReadOnly>, <2, storage_buffer>]>]>
#translation = #iree_codegen.translation_info<LLVMGPUMatmulSimt>
#device_target_cuda = #hal.device.target<"cuda", {executable_targets = [#executable_target_cuda_nvptx_fb], legacy_sync}>
module attributes {hal.device.targets = [#device_target_cuda]} {
  util.global private @_device_query_0 : i1
  util.initializer {
    %device = hal.ex.shared_device : !hal.device
    %ok, %value = hal.device.query<%device : !hal.device> key("hal.executable.format" :: "cuda-nvptx-fb") : i1, i1 = false
    util.global.store %value, @_device_query_0 : i1
    util.initializer.return
  }
  util.global private @_descriptor_set_layout_0 : !hal.descriptor_set_layout
  util.initializer {
    %device = hal.ex.shared_device : !hal.device
    %descriptor_set_layout = hal.descriptor_set_layout.create device(%device : !hal.device) flags("None") bindings([#hal.descriptor_set.binding<0, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<1, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<2, storage_buffer>]) : !hal.descriptor_set_layout
    util.global.store %descriptor_set_layout, @_descriptor_set_layout_0 : !hal.descriptor_set_layout
    util.initializer.return
  }
  util.global private @_pipeline_layout_0 : !hal.pipeline_layout
  util.initializer {
    %_descriptor_set_layout_0 = util.global.load @_descriptor_set_layout_0 : !hal.descriptor_set_layout
    %device = hal.ex.shared_device : !hal.device
    %pipeline_layout = hal.pipeline_layout.create device(%device : !hal.device) push_constants(0) layouts([%_descriptor_set_layout_0]) : !hal.pipeline_layout
    util.global.store %pipeline_layout, @_pipeline_layout_0 : !hal.pipeline_layout
    util.initializer.return
  }
  util.global private @_executable_matmul_static_dispatch_0 : !hal.executable
  util.initializer {
    %_device_query_0 = util.global.load @_device_query_0 : i1
    %device = hal.ex.shared_device : !hal.device
    cf.cond_br %_device_query_0, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %exe = hal.executable.create device(%device : !hal.device) target(@matmul_static_dispatch_0::@cuda_nvptx_fb) layouts([%_pipeline_layout_0]) : !hal.executable
    cf.br ^bb3(%exe : !hal.executable)
  ^bb2:  // pred: ^bb0
    %0 = util.null : !hal.executable
    cf.br ^bb3(%0 : !hal.executable)
  ^bb3(%1: !hal.executable):  // 2 preds: ^bb1, ^bb2
    util.global.store %1, @_executable_matmul_static_dispatch_0 : !hal.executable
    util.initializer.return
  }
  hal.executable private @matmul_static_dispatch_0 {
    hal.executable.variant public @cuda_nvptx_fb, target = #executable_target_cuda_nvptx_fb {
      hal.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 ordinal(0) layout(#pipeline_layout) attributes {translation_info = #translation, workgroup_size = [3 : index, 3 : index, 1 : index]} {
      ^bb0(%arg0: !hal.device, %arg1: index, %arg2: index, %arg3: index):
        %c1 = arith.constant 1 : index
        hal.return %c1, %c1, %c1 : index, index, index
      }
      builtin.module {
        llvm.func @matmul_static_dispatch_0_matmul_3x3x5(%arg0: !llvm.ptr<f32> {llvm.align = 16 : i32, llvm.noalias, llvm.readonly}, %arg1: !llvm.ptr<f32> {llvm.align = 16 : i32, llvm.noalias, llvm.readonly}, %arg2: !llvm.ptr<f32> {llvm.align = 16 : i32, llvm.noalias}) {
          %0 = llvm.mlir.constant(63 : index) : i64
          %1 = llvm.mlir.constant(3 : index) : i64
          %2 = llvm.mlir.constant(-1 : index) : i64
          %3 = llvm.mlir.constant(1 : index) : i64
          %4 = llvm.mlir.constant(0 : index) : i64
          %5 = llvm.mlir.constant(5 : index) : i64
          %6 = llvm.mlir.constant(4 : index) : i64
          %7 = llvm.ptrtoint %arg0 : !llvm.ptr<f32> to i64
          %8 = llvm.and %7, %0  : i64
          %9 = llvm.icmp "eq" %8, %4 : i64
          "llvm.intr.assume"(%9) : (i1) -> ()
          %10 = llvm.ptrtoint %arg1 : !llvm.ptr<f32> to i64
          %11 = llvm.and %10, %0  : i64
          %12 = llvm.icmp "eq" %11, %4 : i64
          "llvm.intr.assume"(%12) : (i1) -> ()
          %13 = llvm.ptrtoint %arg2 : !llvm.ptr<f32> to i64
          %14 = llvm.and %13, %0  : i64
          %15 = llvm.icmp "eq" %14, %4 : i64
          "llvm.intr.assume"(%15) : (i1) -> ()
          %16 = nvvm.read.ptx.sreg.tid.x : i32
          %17 = llvm.sext %16 : i32 to i64
          %18 = nvvm.read.ptx.sreg.tid.y : i32
          %19 = llvm.sext %18 : i32 to i64
          llvm.br ^bb1(%4 : i64)
        ^bb1(%20: i64):  // 2 preds: ^bb0, ^bb8
          %21 = llvm.icmp "slt" %20, %5 : i64
          llvm.cond_br %21, ^bb2, ^bb9
        ^bb2:  // pred: ^bb1
          %22 = llvm.mul %20, %2  : i64
          %23 = llvm.add %22, %5  : i64
          %24 = llvm.icmp "slt" %23, %6 : i64
          %25 = llvm.select %24, %23, %6 : i1, i64
          llvm.br ^bb3(%4 : i64)
        ^bb3(%26: i64):  // 2 preds: ^bb2, ^bb7
          %27 = llvm.icmp "slt" %26, %25 : i64
          llvm.cond_br %27, ^bb4, ^bb8
        ^bb4:  // pred: ^bb3
          %28 = llvm.mul %26, %2  : i64
          %29 = llvm.add %25, %28  : i64
          %30 = llvm.icmp "sgt" %29, %6 : i64
          %31 = llvm.select %30, %6, %29 : i1, i64
          %32 = llvm.add %20, %26  : i64
          llvm.br ^bb5(%4 : i64)
        ^bb5(%33: i64):  // 2 preds: ^bb4, ^bb6
          %34 = llvm.icmp "slt" %33, %31 : i64
          llvm.cond_br %34, ^bb6, ^bb7
        ^bb6:  // pred: ^bb5
          %35 = llvm.add %32, %33  : i64
          %36 = llvm.mul %19, %5  : i64
          %37 = llvm.add %36, %35  : i64
          %38 = llvm.getelementptr %arg0[%37] : (!llvm.ptr<f32>, i64) -> !llvm.ptr<f32>
          %39 = llvm.load %38 : !llvm.ptr<f32>
          %40 = llvm.mul %35, %1  : i64
          %41 = llvm.add %40, %17  : i64
          %42 = llvm.getelementptr %arg1[%41] : (!llvm.ptr<f32>, i64) -> !llvm.ptr<f32>
          %43 = llvm.load %42 : !llvm.ptr<f32>
          %44 = llvm.mul %19, %1  : i64
          %45 = llvm.add %44, %17  : i64
          %46 = llvm.getelementptr %arg2[%45] : (!llvm.ptr<f32>, i64) -> !llvm.ptr<f32>
          %47 = llvm.load %46 : !llvm.ptr<f32>
          %48 = llvm.fmul %39, %43  : f32
          %49 = llvm.fadd %47, %48  : f32
          llvm.store %49, %46 : !llvm.ptr<f32>
          %50 = llvm.add %33, %3  : i64
          llvm.br ^bb5(%50 : i64)
        ^bb7:  // pred: ^bb5
          %51 = llvm.add %26, %6  : i64
          llvm.br ^bb3(%51 : i64)
        ^bb8:  // pred: ^bb3
          %52 = llvm.add %20, %6  : i64
          llvm.br ^bb1(%52 : i64)
        ^bb9:  // pred: ^bb1
          llvm.return
        }
      }
    }
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c5 = arith.constant 5 : index
    %c1_i32 = arith.constant 1 : i32
    %c553648160_i32 = arith.constant 553648160 : i32
    %c1 = arith.constant 1 : index
    %c3 = arith.constant 3 : index
    %c36 = arith.constant 36 : index
    %c60 = arith.constant 60 : index
    %c0 = arith.constant 0 : index
    %c-1_i64 = arith.constant -1 : i64
    %c2 = arith.constant 2 : index
    %c-1_i32 = arith.constant -1 : i32
    %_device_query_0 = util.global.load @_device_query_0 : i1
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %_executable_matmul_static_dispatch_0 = util.global.load @_executable_matmul_static_dispatch_0 : !hal.executable
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %device = hal.ex.shared_device : !hal.device
    %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer_1 = hal.buffer_view.buffer<%arg2 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_1 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c36) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
    cf.cond_br %_device_query_0, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%_pipeline_layout_0 : !hal.pipeline_layout)[%c0] bindings([
      %c0 = (%buffer : !hal.buffer)[%c0, %c60], 
      %c1 = (%buffer_0 : !hal.buffer)[%c0, %c60], 
      %c2 = (%buffer_1 : !hal.buffer)[%c0, %c36]
    ])
    hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%_executable_matmul_static_dispatch_0 : !hal.executable)[0] workgroups([%c1, %c1, %c1])
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    %0 = util.null : !hal.fence
    %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) commands([%cmd])
    %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c36] shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32) : !hal.buffer_view
    return %view : !hal.buffer_view
  ^bb2:  // pred: ^bb0
    util.unreachable "device not supported in the compiled configuration"
  }
}


// -----// IR Dump After mlir::iree_compiler::IREE::HAL::ElideRedundantCommandsPass (iree-hal-elide-redundant-commands) //----- //
util.initializer {
  %device = hal.ex.shared_device : !hal.device
  %ok, %value = hal.device.query<%device : !hal.device> key("hal.executable.format" :: "cuda-nvptx-fb") : i1, i1 = false
  util.global.store %value, @_device_query_0 : i1
  util.initializer.return
}

// -----// IR Dump After mlir::iree_compiler::IREE::HAL::ElideRedundantCommandsPass (iree-hal-elide-redundant-commands) //----- //
util.initializer {
  %device = hal.ex.shared_device : !hal.device
  %descriptor_set_layout = hal.descriptor_set_layout.create device(%device : !hal.device) flags("None") bindings([#hal.descriptor_set.binding<0, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<1, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<2, storage_buffer>]) : !hal.descriptor_set_layout
  util.global.store %descriptor_set_layout, @_descriptor_set_layout_0 : !hal.descriptor_set_layout
  util.initializer.return
}

// -----// IR Dump After mlir::iree_compiler::IREE::HAL::ElideRedundantCommandsPass (iree-hal-elide-redundant-commands) //----- //
util.initializer {
  %_descriptor_set_layout_0 = util.global.load @_descriptor_set_layout_0 : !hal.descriptor_set_layout
  %device = hal.ex.shared_device : !hal.device
  %pipeline_layout = hal.pipeline_layout.create device(%device : !hal.device) push_constants(0) layouts([%_descriptor_set_layout_0]) : !hal.pipeline_layout
  util.global.store %pipeline_layout, @_pipeline_layout_0 : !hal.pipeline_layout
  util.initializer.return
}

// -----// IR Dump After mlir::iree_compiler::IREE::HAL::ElideRedundantCommandsPass (iree-hal-elide-redundant-commands) //----- //
util.initializer {
  %_device_query_0 = util.global.load @_device_query_0 : i1
  %device = hal.ex.shared_device : !hal.device
  cf.cond_br %_device_query_0, ^bb1, ^bb2
^bb1:  // pred: ^bb0
  %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
  %exe = hal.executable.create device(%device : !hal.device) target(@matmul_static_dispatch_0::@cuda_nvptx_fb) layouts([%_pipeline_layout_0]) : !hal.executable
  cf.br ^bb3(%exe : !hal.executable)
^bb2:  // pred: ^bb0
  %0 = util.null : !hal.executable
  cf.br ^bb3(%0 : !hal.executable)
^bb3(%1: !hal.executable):  // 2 preds: ^bb1, ^bb2
  util.global.store %1, @_executable_matmul_static_dispatch_0 : !hal.executable
  util.initializer.return
}

// -----// IR Dump After mlir::iree_compiler::IREE::HAL::ElideRedundantCommandsPass (iree-hal-elide-redundant-commands) //----- //
func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c5 = arith.constant 5 : index
  %c1_i32 = arith.constant 1 : i32
  %c553648160_i32 = arith.constant 553648160 : i32
  %c1 = arith.constant 1 : index
  %c3 = arith.constant 3 : index
  %c36 = arith.constant 36 : index
  %c60 = arith.constant 60 : index
  %c0 = arith.constant 0 : index
  %c-1_i64 = arith.constant -1 : i64
  %c2 = arith.constant 2 : index
  %c-1_i32 = arith.constant -1 : i32
  %_device_query_0 = util.global.load @_device_query_0 : i1
  %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
  %_executable_matmul_static_dispatch_0 = util.global.load @_executable_matmul_static_dispatch_0 : !hal.executable
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
  %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
  %device = hal.ex.shared_device : !hal.device
  %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
  hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
  hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %buffer_1 = hal.buffer_view.buffer<%arg2 : !hal.buffer_view> : !hal.buffer
  hal.buffer.assert<%buffer_1 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c36) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
  cf.cond_br %_device_query_0, ^bb1, ^bb2
^bb1:  // pred: ^bb0
  hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%_pipeline_layout_0 : !hal.pipeline_layout)[%c0] bindings([
    %c0 = (%buffer : !hal.buffer)[%c0, %c60], 
    %c1 = (%buffer_0 : !hal.buffer)[%c0, %c60], 
    %c2 = (%buffer_1 : !hal.buffer)[%c0, %c36]
  ])
  hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%_executable_matmul_static_dispatch_0 : !hal.executable)[0] workgroups([%c1, %c1, %c1])
  hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
  hal.command_buffer.finalize<%cmd : !hal.command_buffer>
  %0 = util.null : !hal.fence
  %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
  hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) commands([%cmd])
  %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
  util.status.check_ok %status, "failed to wait on timepoint"
  %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c36] shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32) : !hal.buffer_view
  return %view : !hal.buffer_view
^bb2:  // pred: ^bb0
  util.unreachable "device not supported in the compiled configuration"
}

// -----// IR Dump After ConvertAffineToStandard (lower-affine) //----- //
#executable_target_cuda_nvptx_fb = #hal.executable.target<"cuda", "cuda-nvptx-fb", {target_arch = "sm_80"}>
#pipeline_layout = #hal.pipeline.layout<push_constants = 0, sets = [<0, bindings = [<0, storage_buffer, ReadOnly>, <1, storage_buffer, ReadOnly>, <2, storage_buffer>]>]>
#translation = #iree_codegen.translation_info<LLVMGPUMatmulSimt>
#device_target_cuda = #hal.device.target<"cuda", {executable_targets = [#executable_target_cuda_nvptx_fb], legacy_sync}>
module attributes {hal.device.targets = [#device_target_cuda]} {
  util.global private @_device_query_0 : i1
  util.initializer {
    %device = hal.ex.shared_device : !hal.device
    %ok, %value = hal.device.query<%device : !hal.device> key("hal.executable.format" :: "cuda-nvptx-fb") : i1, i1 = false
    util.global.store %value, @_device_query_0 : i1
    util.initializer.return
  }
  util.global private @_descriptor_set_layout_0 : !hal.descriptor_set_layout
  util.initializer {
    %device = hal.ex.shared_device : !hal.device
    %descriptor_set_layout = hal.descriptor_set_layout.create device(%device : !hal.device) flags("None") bindings([#hal.descriptor_set.binding<0, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<1, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<2, storage_buffer>]) : !hal.descriptor_set_layout
    util.global.store %descriptor_set_layout, @_descriptor_set_layout_0 : !hal.descriptor_set_layout
    util.initializer.return
  }
  util.global private @_pipeline_layout_0 : !hal.pipeline_layout
  util.initializer {
    %_descriptor_set_layout_0 = util.global.load @_descriptor_set_layout_0 : !hal.descriptor_set_layout
    %device = hal.ex.shared_device : !hal.device
    %pipeline_layout = hal.pipeline_layout.create device(%device : !hal.device) push_constants(0) layouts([%_descriptor_set_layout_0]) : !hal.pipeline_layout
    util.global.store %pipeline_layout, @_pipeline_layout_0 : !hal.pipeline_layout
    util.initializer.return
  }
  util.global private @_executable_matmul_static_dispatch_0 : !hal.executable
  util.initializer {
    %_device_query_0 = util.global.load @_device_query_0 : i1
    %device = hal.ex.shared_device : !hal.device
    cf.cond_br %_device_query_0, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %exe = hal.executable.create device(%device : !hal.device) target(@matmul_static_dispatch_0::@cuda_nvptx_fb) layouts([%_pipeline_layout_0]) : !hal.executable
    cf.br ^bb3(%exe : !hal.executable)
  ^bb2:  // pred: ^bb0
    %0 = util.null : !hal.executable
    cf.br ^bb3(%0 : !hal.executable)
  ^bb3(%1: !hal.executable):  // 2 preds: ^bb1, ^bb2
    util.global.store %1, @_executable_matmul_static_dispatch_0 : !hal.executable
    util.initializer.return
  }
  hal.executable private @matmul_static_dispatch_0 {
    hal.executable.variant public @cuda_nvptx_fb, target = #executable_target_cuda_nvptx_fb {
      hal.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 ordinal(0) layout(#pipeline_layout) attributes {translation_info = #translation, workgroup_size = [3 : index, 3 : index, 1 : index]} {
      ^bb0(%arg0: !hal.device, %arg1: index, %arg2: index, %arg3: index):
        %c1 = arith.constant 1 : index
        hal.return %c1, %c1, %c1 : index, index, index
      }
      builtin.module {
        llvm.func @matmul_static_dispatch_0_matmul_3x3x5(%arg0: !llvm.ptr<f32> {llvm.align = 16 : i32, llvm.noalias, llvm.readonly}, %arg1: !llvm.ptr<f32> {llvm.align = 16 : i32, llvm.noalias, llvm.readonly}, %arg2: !llvm.ptr<f32> {llvm.align = 16 : i32, llvm.noalias}) {
          %0 = llvm.mlir.constant(63 : index) : i64
          %1 = llvm.mlir.constant(3 : index) : i64
          %2 = llvm.mlir.constant(-1 : index) : i64
          %3 = llvm.mlir.constant(1 : index) : i64
          %4 = llvm.mlir.constant(0 : index) : i64
          %5 = llvm.mlir.constant(5 : index) : i64
          %6 = llvm.mlir.constant(4 : index) : i64
          %7 = llvm.ptrtoint %arg0 : !llvm.ptr<f32> to i64
          %8 = llvm.and %7, %0  : i64
          %9 = llvm.icmp "eq" %8, %4 : i64
          "llvm.intr.assume"(%9) : (i1) -> ()
          %10 = llvm.ptrtoint %arg1 : !llvm.ptr<f32> to i64
          %11 = llvm.and %10, %0  : i64
          %12 = llvm.icmp "eq" %11, %4 : i64
          "llvm.intr.assume"(%12) : (i1) -> ()
          %13 = llvm.ptrtoint %arg2 : !llvm.ptr<f32> to i64
          %14 = llvm.and %13, %0  : i64
          %15 = llvm.icmp "eq" %14, %4 : i64
          "llvm.intr.assume"(%15) : (i1) -> ()
          %16 = nvvm.read.ptx.sreg.tid.x : i32
          %17 = llvm.sext %16 : i32 to i64
          %18 = nvvm.read.ptx.sreg.tid.y : i32
          %19 = llvm.sext %18 : i32 to i64
          llvm.br ^bb1(%4 : i64)
        ^bb1(%20: i64):  // 2 preds: ^bb0, ^bb8
          %21 = llvm.icmp "slt" %20, %5 : i64
          llvm.cond_br %21, ^bb2, ^bb9
        ^bb2:  // pred: ^bb1
          %22 = llvm.mul %20, %2  : i64
          %23 = llvm.add %22, %5  : i64
          %24 = llvm.icmp "slt" %23, %6 : i64
          %25 = llvm.select %24, %23, %6 : i1, i64
          llvm.br ^bb3(%4 : i64)
        ^bb3(%26: i64):  // 2 preds: ^bb2, ^bb7
          %27 = llvm.icmp "slt" %26, %25 : i64
          llvm.cond_br %27, ^bb4, ^bb8
        ^bb4:  // pred: ^bb3
          %28 = llvm.mul %26, %2  : i64
          %29 = llvm.add %25, %28  : i64
          %30 = llvm.icmp "sgt" %29, %6 : i64
          %31 = llvm.select %30, %6, %29 : i1, i64
          %32 = llvm.add %20, %26  : i64
          llvm.br ^bb5(%4 : i64)
        ^bb5(%33: i64):  // 2 preds: ^bb4, ^bb6
          %34 = llvm.icmp "slt" %33, %31 : i64
          llvm.cond_br %34, ^bb6, ^bb7
        ^bb6:  // pred: ^bb5
          %35 = llvm.add %32, %33  : i64
          %36 = llvm.mul %19, %5  : i64
          %37 = llvm.add %36, %35  : i64
          %38 = llvm.getelementptr %arg0[%37] : (!llvm.ptr<f32>, i64) -> !llvm.ptr<f32>
          %39 = llvm.load %38 : !llvm.ptr<f32>
          %40 = llvm.mul %35, %1  : i64
          %41 = llvm.add %40, %17  : i64
          %42 = llvm.getelementptr %arg1[%41] : (!llvm.ptr<f32>, i64) -> !llvm.ptr<f32>
          %43 = llvm.load %42 : !llvm.ptr<f32>
          %44 = llvm.mul %19, %1  : i64
          %45 = llvm.add %44, %17  : i64
          %46 = llvm.getelementptr %arg2[%45] : (!llvm.ptr<f32>, i64) -> !llvm.ptr<f32>
          %47 = llvm.load %46 : !llvm.ptr<f32>
          %48 = llvm.fmul %39, %43  : f32
          %49 = llvm.fadd %47, %48  : f32
          llvm.store %49, %46 : !llvm.ptr<f32>
          %50 = llvm.add %33, %3  : i64
          llvm.br ^bb5(%50 : i64)
        ^bb7:  // pred: ^bb5
          %51 = llvm.add %26, %6  : i64
          llvm.br ^bb3(%51 : i64)
        ^bb8:  // pred: ^bb3
          %52 = llvm.add %20, %6  : i64
          llvm.br ^bb1(%52 : i64)
        ^bb9:  // pred: ^bb1
          llvm.return
        }
      }
    }
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c5 = arith.constant 5 : index
    %c1_i32 = arith.constant 1 : i32
    %c553648160_i32 = arith.constant 553648160 : i32
    %c1 = arith.constant 1 : index
    %c3 = arith.constant 3 : index
    %c36 = arith.constant 36 : index
    %c60 = arith.constant 60 : index
    %c0 = arith.constant 0 : index
    %c-1_i64 = arith.constant -1 : i64
    %c2 = arith.constant 2 : index
    %c-1_i32 = arith.constant -1 : i32
    %_device_query_0 = util.global.load @_device_query_0 : i1
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %_executable_matmul_static_dispatch_0 = util.global.load @_executable_matmul_static_dispatch_0 : !hal.executable
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %device = hal.ex.shared_device : !hal.device
    %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer_1 = hal.buffer_view.buffer<%arg2 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_1 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c36) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
    cf.cond_br %_device_query_0, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%_pipeline_layout_0 : !hal.pipeline_layout)[%c0] bindings([
      %c0 = (%buffer : !hal.buffer)[%c0, %c60], 
      %c1 = (%buffer_0 : !hal.buffer)[%c0, %c60], 
      %c2 = (%buffer_1 : !hal.buffer)[%c0, %c36]
    ])
    hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%_executable_matmul_static_dispatch_0 : !hal.executable)[0] workgroups([%c1, %c1, %c1])
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    %0 = util.null : !hal.fence
    %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) commands([%cmd])
    %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c36] shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32) : !hal.buffer_view
    return %view : !hal.buffer_view
  ^bb2:  // pred: ^bb0
    util.unreachable "device not supported in the compiled configuration"
  }
}


// -----// IR Dump After SCFToControlFlow (convert-scf-to-cf) //----- //
util.initializer {
  %device = hal.ex.shared_device : !hal.device
  %ok, %value = hal.device.query<%device : !hal.device> key("hal.executable.format" :: "cuda-nvptx-fb") : i1, i1 = false
  util.global.store %value, @_device_query_0 : i1
  util.initializer.return
}

// -----// IR Dump After SCFToControlFlow (convert-scf-to-cf) //----- //
util.initializer {
  %device = hal.ex.shared_device : !hal.device
  %descriptor_set_layout = hal.descriptor_set_layout.create device(%device : !hal.device) flags("None") bindings([#hal.descriptor_set.binding<0, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<1, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<2, storage_buffer>]) : !hal.descriptor_set_layout
  util.global.store %descriptor_set_layout, @_descriptor_set_layout_0 : !hal.descriptor_set_layout
  util.initializer.return
}

// -----// IR Dump After SCFToControlFlow (convert-scf-to-cf) //----- //
util.initializer {
  %_descriptor_set_layout_0 = util.global.load @_descriptor_set_layout_0 : !hal.descriptor_set_layout
  %device = hal.ex.shared_device : !hal.device
  %pipeline_layout = hal.pipeline_layout.create device(%device : !hal.device) push_constants(0) layouts([%_descriptor_set_layout_0]) : !hal.pipeline_layout
  util.global.store %pipeline_layout, @_pipeline_layout_0 : !hal.pipeline_layout
  util.initializer.return
}

// -----// IR Dump After SCFToControlFlow (convert-scf-to-cf) //----- //
util.initializer {
  %_device_query_0 = util.global.load @_device_query_0 : i1
  %device = hal.ex.shared_device : !hal.device
  cf.cond_br %_device_query_0, ^bb1, ^bb2
^bb1:  // pred: ^bb0
  %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
  %exe = hal.executable.create device(%device : !hal.device) target(@matmul_static_dispatch_0::@cuda_nvptx_fb) layouts([%_pipeline_layout_0]) : !hal.executable
  cf.br ^bb3(%exe : !hal.executable)
^bb2:  // pred: ^bb0
  %0 = util.null : !hal.executable
  cf.br ^bb3(%0 : !hal.executable)
^bb3(%1: !hal.executable):  // 2 preds: ^bb1, ^bb2
  util.global.store %1, @_executable_matmul_static_dispatch_0 : !hal.executable
  util.initializer.return
}

// -----// IR Dump After SCFToControlFlow (convert-scf-to-cf) //----- //
func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c5 = arith.constant 5 : index
  %c1_i32 = arith.constant 1 : i32
  %c553648160_i32 = arith.constant 553648160 : i32
  %c1 = arith.constant 1 : index
  %c3 = arith.constant 3 : index
  %c36 = arith.constant 36 : index
  %c60 = arith.constant 60 : index
  %c0 = arith.constant 0 : index
  %c-1_i64 = arith.constant -1 : i64
  %c2 = arith.constant 2 : index
  %c-1_i32 = arith.constant -1 : i32
  %_device_query_0 = util.global.load @_device_query_0 : i1
  %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
  %_executable_matmul_static_dispatch_0 = util.global.load @_executable_matmul_static_dispatch_0 : !hal.executable
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
  %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
  %device = hal.ex.shared_device : !hal.device
  %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
  hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
  hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %buffer_1 = hal.buffer_view.buffer<%arg2 : !hal.buffer_view> : !hal.buffer
  hal.buffer.assert<%buffer_1 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c36) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
  cf.cond_br %_device_query_0, ^bb1, ^bb2
^bb1:  // pred: ^bb0
  hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%_pipeline_layout_0 : !hal.pipeline_layout)[%c0] bindings([
    %c0 = (%buffer : !hal.buffer)[%c0, %c60], 
    %c1 = (%buffer_0 : !hal.buffer)[%c0, %c60], 
    %c2 = (%buffer_1 : !hal.buffer)[%c0, %c36]
  ])
  hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%_executable_matmul_static_dispatch_0 : !hal.executable)[0] workgroups([%c1, %c1, %c1])
  hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
  hal.command_buffer.finalize<%cmd : !hal.command_buffer>
  %0 = util.null : !hal.fence
  %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
  hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) commands([%cmd])
  %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
  util.status.check_ok %status, "failed to wait on timepoint"
  %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c36] shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32) : !hal.buffer_view
  return %view : !hal.buffer_view
^bb2:  // pred: ^bb0
  util.unreachable "device not supported in the compiled configuration"
}

// -----// IR Dump After CombineInitializers (iree-util-combine-initializers) //----- //
#executable_target_cuda_nvptx_fb = #hal.executable.target<"cuda", "cuda-nvptx-fb", {target_arch = "sm_80"}>
#pipeline_layout = #hal.pipeline.layout<push_constants = 0, sets = [<0, bindings = [<0, storage_buffer, ReadOnly>, <1, storage_buffer, ReadOnly>, <2, storage_buffer>]>]>
#translation = #iree_codegen.translation_info<LLVMGPUMatmulSimt>
#device_target_cuda = #hal.device.target<"cuda", {executable_targets = [#executable_target_cuda_nvptx_fb], legacy_sync}>
module attributes {hal.device.targets = [#device_target_cuda]} {
  util.global private @_device_query_0 : i1
  util.global private @_descriptor_set_layout_0 : !hal.descriptor_set_layout
  util.global private @_pipeline_layout_0 : !hal.pipeline_layout
  util.global private @_executable_matmul_static_dispatch_0 : !hal.executable
  util.initializer {
    %device = hal.ex.shared_device : !hal.device
    %ok, %value = hal.device.query<%device : !hal.device> key("hal.executable.format" :: "cuda-nvptx-fb") : i1, i1 = false
    util.global.store %value, @_device_query_0 : i1
    %device_0 = hal.ex.shared_device : !hal.device
    %descriptor_set_layout = hal.descriptor_set_layout.create device(%device_0 : !hal.device) flags("None") bindings([#hal.descriptor_set.binding<0, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<1, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<2, storage_buffer>]) : !hal.descriptor_set_layout
    util.global.store %descriptor_set_layout, @_descriptor_set_layout_0 : !hal.descriptor_set_layout
    %_descriptor_set_layout_0 = util.global.load @_descriptor_set_layout_0 : !hal.descriptor_set_layout
    %device_1 = hal.ex.shared_device : !hal.device
    %pipeline_layout = hal.pipeline_layout.create device(%device_1 : !hal.device) push_constants(0) layouts([%_descriptor_set_layout_0]) : !hal.pipeline_layout
    util.global.store %pipeline_layout, @_pipeline_layout_0 : !hal.pipeline_layout
    %_device_query_0 = util.global.load @_device_query_0 : i1
    %device_2 = hal.ex.shared_device : !hal.device
    cf.cond_br %_device_query_0, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %exe = hal.executable.create device(%device_2 : !hal.device) target(@matmul_static_dispatch_0::@cuda_nvptx_fb) layouts([%_pipeline_layout_0]) : !hal.executable
    cf.br ^bb3(%exe : !hal.executable)
  ^bb2:  // pred: ^bb0
    %0 = util.null : !hal.executable
    cf.br ^bb3(%0 : !hal.executable)
  ^bb3(%1: !hal.executable):  // 2 preds: ^bb1, ^bb2
    util.global.store %1, @_executable_matmul_static_dispatch_0 : !hal.executable
    cf.br ^bb4
  ^bb4:  // pred: ^bb3
    util.initializer.return
  }
  hal.executable private @matmul_static_dispatch_0 {
    hal.executable.variant public @cuda_nvptx_fb, target = #executable_target_cuda_nvptx_fb {
      hal.executable.export public @matmul_static_dispatch_0_matmul_3x3x5 ordinal(0) layout(#pipeline_layout) attributes {translation_info = #translation, workgroup_size = [3 : index, 3 : index, 1 : index]} {
      ^bb0(%arg0: !hal.device, %arg1: index, %arg2: index, %arg3: index):
        %c1 = arith.constant 1 : index
        hal.return %c1, %c1, %c1 : index, index, index
      }
      builtin.module {
        llvm.func @matmul_static_dispatch_0_matmul_3x3x5(%arg0: !llvm.ptr<f32> {llvm.align = 16 : i32, llvm.noalias, llvm.readonly}, %arg1: !llvm.ptr<f32> {llvm.align = 16 : i32, llvm.noalias, llvm.readonly}, %arg2: !llvm.ptr<f32> {llvm.align = 16 : i32, llvm.noalias}) {
          %0 = llvm.mlir.constant(63 : index) : i64
          %1 = llvm.mlir.constant(3 : index) : i64
          %2 = llvm.mlir.constant(-1 : index) : i64
          %3 = llvm.mlir.constant(1 : index) : i64
          %4 = llvm.mlir.constant(0 : index) : i64
          %5 = llvm.mlir.constant(5 : index) : i64
          %6 = llvm.mlir.constant(4 : index) : i64
          %7 = llvm.ptrtoint %arg0 : !llvm.ptr<f32> to i64
          %8 = llvm.and %7, %0  : i64
          %9 = llvm.icmp "eq" %8, %4 : i64
          "llvm.intr.assume"(%9) : (i1) -> ()
          %10 = llvm.ptrtoint %arg1 : !llvm.ptr<f32> to i64
          %11 = llvm.and %10, %0  : i64
          %12 = llvm.icmp "eq" %11, %4 : i64
          "llvm.intr.assume"(%12) : (i1) -> ()
          %13 = llvm.ptrtoint %arg2 : !llvm.ptr<f32> to i64
          %14 = llvm.and %13, %0  : i64
          %15 = llvm.icmp "eq" %14, %4 : i64
          "llvm.intr.assume"(%15) : (i1) -> ()
          %16 = nvvm.read.ptx.sreg.tid.x : i32
          %17 = llvm.sext %16 : i32 to i64
          %18 = nvvm.read.ptx.sreg.tid.y : i32
          %19 = llvm.sext %18 : i32 to i64
          llvm.br ^bb1(%4 : i64)
        ^bb1(%20: i64):  // 2 preds: ^bb0, ^bb8
          %21 = llvm.icmp "slt" %20, %5 : i64
          llvm.cond_br %21, ^bb2, ^bb9
        ^bb2:  // pred: ^bb1
          %22 = llvm.mul %20, %2  : i64
          %23 = llvm.add %22, %5  : i64
          %24 = llvm.icmp "slt" %23, %6 : i64
          %25 = llvm.select %24, %23, %6 : i1, i64
          llvm.br ^bb3(%4 : i64)
        ^bb3(%26: i64):  // 2 preds: ^bb2, ^bb7
          %27 = llvm.icmp "slt" %26, %25 : i64
          llvm.cond_br %27, ^bb4, ^bb8
        ^bb4:  // pred: ^bb3
          %28 = llvm.mul %26, %2  : i64
          %29 = llvm.add %25, %28  : i64
          %30 = llvm.icmp "sgt" %29, %6 : i64
          %31 = llvm.select %30, %6, %29 : i1, i64
          %32 = llvm.add %20, %26  : i64
          llvm.br ^bb5(%4 : i64)
        ^bb5(%33: i64):  // 2 preds: ^bb4, ^bb6
          %34 = llvm.icmp "slt" %33, %31 : i64
          llvm.cond_br %34, ^bb6, ^bb7
        ^bb6:  // pred: ^bb5
          %35 = llvm.add %32, %33  : i64
          %36 = llvm.mul %19, %5  : i64
          %37 = llvm.add %36, %35  : i64
          %38 = llvm.getelementptr %arg0[%37] : (!llvm.ptr<f32>, i64) -> !llvm.ptr<f32>
          %39 = llvm.load %38 : !llvm.ptr<f32>
          %40 = llvm.mul %35, %1  : i64
          %41 = llvm.add %40, %17  : i64
          %42 = llvm.getelementptr %arg1[%41] : (!llvm.ptr<f32>, i64) -> !llvm.ptr<f32>
          %43 = llvm.load %42 : !llvm.ptr<f32>
          %44 = llvm.mul %19, %1  : i64
          %45 = llvm.add %44, %17  : i64
          %46 = llvm.getelementptr %arg2[%45] : (!llvm.ptr<f32>, i64) -> !llvm.ptr<f32>
          %47 = llvm.load %46 : !llvm.ptr<f32>
          %48 = llvm.fmul %39, %43  : f32
          %49 = llvm.fadd %47, %48  : f32
          llvm.store %49, %46 : !llvm.ptr<f32>
          %50 = llvm.add %33, %3  : i64
          llvm.br ^bb5(%50 : i64)
        ^bb7:  // pred: ^bb5
          %51 = llvm.add %26, %6  : i64
          llvm.br ^bb3(%51 : i64)
        ^bb8:  // pred: ^bb3
          %52 = llvm.add %20, %6  : i64
          llvm.br ^bb1(%52 : i64)
        ^bb9:  // pred: ^bb1
          llvm.return
        }
      }
    }
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c5 = arith.constant 5 : index
    %c1_i32 = arith.constant 1 : i32
    %c553648160_i32 = arith.constant 553648160 : i32
    %c1 = arith.constant 1 : index
    %c3 = arith.constant 3 : index
    %c36 = arith.constant 36 : index
    %c60 = arith.constant 60 : index
    %c0 = arith.constant 0 : index
    %c-1_i64 = arith.constant -1 : i64
    %c2 = arith.constant 2 : index
    %c-1_i32 = arith.constant -1 : i32
    %_device_query_0 = util.global.load @_device_query_0 : i1
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %_executable_matmul_static_dispatch_0 = util.global.load @_executable_matmul_static_dispatch_0 : !hal.executable
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %device = hal.ex.shared_device : !hal.device
    %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer_1 = hal.buffer_view.buffer<%arg2 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_1 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c36) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
    cf.cond_br %_device_query_0, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%_pipeline_layout_0 : !hal.pipeline_layout)[%c0] bindings([
      %c0 = (%buffer : !hal.buffer)[%c0, %c60], 
      %c1 = (%buffer_0 : !hal.buffer)[%c0, %c60], 
      %c2 = (%buffer_1 : !hal.buffer)[%c0, %c36]
    ])
    hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%_executable_matmul_static_dispatch_0 : !hal.executable)[0] workgroups([%c1, %c1, %c1])
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    %0 = util.null : !hal.fence
    %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) commands([%cmd])
    %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c36] shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32) : !hal.buffer_view
    return %view : !hal.buffer_view
  ^bb2:  // pred: ^bb0
    util.unreachable "device not supported in the compiled configuration"
  }
}


// -----// IR Dump After mlir::iree_compiler::IREE::HAL::SerializeTargetExecutablesPass (iree-hal-serialize-target-executables) //----- //
hal.executable private @matmul_static_dispatch_0 {
  hal.executable.binary public @cuda_nvptx_fb attributes {data = dense<"0x08000000435544417CF8FFFF10000000480000003C000000500000000100000004000000250000006D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F3378337835000000010000000000000001000000030000000300000001000000200700002F2F0A2F2F2047656E657261746564206279204C4C564D204E56505458204261636B2D456E640A2F2F0A0A2E76657273696F6E20372E300A2E74617267657420736D5F38300A2E616464726573735F73697A652036340A0A092F2F202E676C6F626C096D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378350A0A2E76697369626C65202E656E747279206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F3378337835280A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F302C0A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F312C0A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F320A290A2E6D61786E74696420332C20332C20310A7B0A092E726567202E623332200925723C333E3B0A092E726567202E663332200925663C32323E3B0A092E726567202E62363420092572643C31363E3B0A0A096C642E706172616D2E7536342009257264312C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F305D3B0A096C642E706172616D2E7536342009257264322C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F325D3B0A09637674612E746F2E676C6F62616C2E7536342009257264332C20257264323B0A096C642E706172616D2E7536342009257264342C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F315D3B0A09637674612E746F2E676C6F62616C2E7536342009257264352C20257264343B0A09637674612E746F2E676C6F62616C2E7536342009257264362C20257264313B0A096D6F762E75333220092572312C20257469642E783B0A096376742E7536342E7533322009257264372C202572313B0A096D6F762E75333220092572322C20257469642E793B0A096D756C2E776964652E7533322009257264382C202572322C20333B0A096164642E7336342009257264392C20257264382C20257264373B0A0973686C2E623634200925726431302C20257264392C20323B0A096164642E733634200925726431312C20257264332C2025726431303B0A096C642E676C6F62616C2E66333220092566312C205B25726431315D3B0A096D756C2E776964652E753332200925726431322C202572322C2032303B0A096164642E733634200925726431332C20257264362C2025726431323B0A096C642E676C6F62616C2E6E632E66333220092566322C205B25726431335D3B0A096D756C2E776964652E753332200925726431342C202572312C20343B0A096164642E733634200925726431352C20257264352C2025726431343B0A096C642E676C6F62616C2E6E632E66333220092566332C205B25726431355D3B0A096D756C2E726E2E66333220092566342C202566322C202566333B0A096164642E726E2E66333220092566352C202566312C202566343B0A096C642E676C6F62616C2E6E632E66333220092566362C205B25726431332B345D3B0A096C642E676C6F62616C2E6E632E66333220092566372C205B25726431352B31325D3B0A096D756C2E726E2E66333220092566382C202566362C202566373B0A096164642E726E2E66333220092566392C202566352C202566383B0A096C642E676C6F62616C2E6E632E6633322009256631302C205B25726431332B385D3B0A096C642E676C6F62616C2E6E632E6633322009256631312C205B25726431352B32345D3B0A096D756C2E726E2E6633322009256631322C20256631302C20256631313B0A096164642E726E2E6633322009256631332C202566392C20256631323B0A096C642E676C6F62616C2E6E632E6633322009256631342C205B25726431332B31325D3B0A096C642E676C6F62616C2E6E632E6633322009256631352C205B25726431352B33365D3B0A096D756C2E726E2E6633322009256631362C20256631342C20256631353B0A096164642E726E2E6633322009256631372C20256631332C20256631363B0A0973742E676C6F62616C2E66333220095B25726431315D2C20256631373B0A096C642E676C6F62616C2E6E632E6633322009256631382C205B25726431332B31365D3B0A096C642E676C6F62616C2E6E632E6633322009256631392C205B25726431352B34385D3B0A096D756C2E726E2E6633322009256632302C20256631382C20256631393B0A096164642E726E2E6633322009256632312C20256631372C20256632303B0A0973742E676C6F62616C2E66333220095B25726431315D2C20256632313B0A097265743B0A0A7D0A0C001400040008000C001000"> : vector<1944xi8>, format = "cuda-nvptx-fb", mime_type = "application/x-flatbuffers"}
}

// -----// IR Dump After mlir::iree_compiler::IREE::HAL::SerializeExecutablesPass (iree-hal-serialize-executables) //----- //
hal.executable private @matmul_static_dispatch_0 {
  hal.executable.binary public @cuda_nvptx_fb attributes {data = dense<"0x08000000435544417CF8FFFF10000000480000003C000000500000000100000004000000250000006D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F3378337835000000010000000000000001000000030000000300000001000000200700002F2F0A2F2F2047656E657261746564206279204C4C564D204E56505458204261636B2D456E640A2F2F0A0A2E76657273696F6E20372E300A2E74617267657420736D5F38300A2E616464726573735F73697A652036340A0A092F2F202E676C6F626C096D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378350A0A2E76697369626C65202E656E747279206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F3378337835280A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F302C0A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F312C0A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F320A290A2E6D61786E74696420332C20332C20310A7B0A092E726567202E623332200925723C333E3B0A092E726567202E663332200925663C32323E3B0A092E726567202E62363420092572643C31363E3B0A0A096C642E706172616D2E7536342009257264312C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F305D3B0A096C642E706172616D2E7536342009257264322C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F325D3B0A09637674612E746F2E676C6F62616C2E7536342009257264332C20257264323B0A096C642E706172616D2E7536342009257264342C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F315D3B0A09637674612E746F2E676C6F62616C2E7536342009257264352C20257264343B0A09637674612E746F2E676C6F62616C2E7536342009257264362C20257264313B0A096D6F762E75333220092572312C20257469642E783B0A096376742E7536342E7533322009257264372C202572313B0A096D6F762E75333220092572322C20257469642E793B0A096D756C2E776964652E7533322009257264382C202572322C20333B0A096164642E7336342009257264392C20257264382C20257264373B0A0973686C2E623634200925726431302C20257264392C20323B0A096164642E733634200925726431312C20257264332C2025726431303B0A096C642E676C6F62616C2E66333220092566312C205B25726431315D3B0A096D756C2E776964652E753332200925726431322C202572322C2032303B0A096164642E733634200925726431332C20257264362C2025726431323B0A096C642E676C6F62616C2E6E632E66333220092566322C205B25726431335D3B0A096D756C2E776964652E753332200925726431342C202572312C20343B0A096164642E733634200925726431352C20257264352C2025726431343B0A096C642E676C6F62616C2E6E632E66333220092566332C205B25726431355D3B0A096D756C2E726E2E66333220092566342C202566322C202566333B0A096164642E726E2E66333220092566352C202566312C202566343B0A096C642E676C6F62616C2E6E632E66333220092566362C205B25726431332B345D3B0A096C642E676C6F62616C2E6E632E66333220092566372C205B25726431352B31325D3B0A096D756C2E726E2E66333220092566382C202566362C202566373B0A096164642E726E2E66333220092566392C202566352C202566383B0A096C642E676C6F62616C2E6E632E6633322009256631302C205B25726431332B385D3B0A096C642E676C6F62616C2E6E632E6633322009256631312C205B25726431352B32345D3B0A096D756C2E726E2E6633322009256631322C20256631302C20256631313B0A096164642E726E2E6633322009256631332C202566392C20256631323B0A096C642E676C6F62616C2E6E632E6633322009256631342C205B25726431332B31325D3B0A096C642E676C6F62616C2E6E632E6633322009256631352C205B25726431352B33365D3B0A096D756C2E726E2E6633322009256631362C20256631342C20256631353B0A096164642E726E2E6633322009256631372C20256631332C20256631363B0A0973742E676C6F62616C2E66333220095B25726431315D2C20256631373B0A096C642E676C6F62616C2E6E632E6633322009256631382C205B25726431332B31365D3B0A096C642E676C6F62616C2E6E632E6633322009256631392C205B25726431352B34385D3B0A096D756C2E726E2E6633322009256632302C20256631382C20256631393B0A096164642E726E2E6633322009256632312C20256631372C20256632303B0A0973742E676C6F62616C2E66333220095B25726431315D2C20256632313B0A097265743B0A0A7D0A0C001400040008000C001000"> : vector<1944xi8>, format = "cuda-nvptx-fb", mime_type = "application/x-flatbuffers"}
}

// -----// IR Dump After SymbolDCE (symbol-dce) //----- //
#executable_target_cuda_nvptx_fb = #hal.executable.target<"cuda", "cuda-nvptx-fb", {target_arch = "sm_80"}>
#device_target_cuda = #hal.device.target<"cuda", {executable_targets = [#executable_target_cuda_nvptx_fb], legacy_sync}>
module attributes {hal.device.targets = [#device_target_cuda]} {
  util.global private @_device_query_0 : i1
  util.global private @_descriptor_set_layout_0 : !hal.descriptor_set_layout
  util.global private @_pipeline_layout_0 : !hal.pipeline_layout
  util.global private @_executable_matmul_static_dispatch_0 : !hal.executable
  util.initializer {
    %device = hal.ex.shared_device : !hal.device
    %ok, %value = hal.device.query<%device : !hal.device> key("hal.executable.format" :: "cuda-nvptx-fb") : i1, i1 = false
    util.global.store %value, @_device_query_0 : i1
    %device_0 = hal.ex.shared_device : !hal.device
    %descriptor_set_layout = hal.descriptor_set_layout.create device(%device_0 : !hal.device) flags("None") bindings([#hal.descriptor_set.binding<0, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<1, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<2, storage_buffer>]) : !hal.descriptor_set_layout
    util.global.store %descriptor_set_layout, @_descriptor_set_layout_0 : !hal.descriptor_set_layout
    %_descriptor_set_layout_0 = util.global.load @_descriptor_set_layout_0 : !hal.descriptor_set_layout
    %device_1 = hal.ex.shared_device : !hal.device
    %pipeline_layout = hal.pipeline_layout.create device(%device_1 : !hal.device) push_constants(0) layouts([%_descriptor_set_layout_0]) : !hal.pipeline_layout
    util.global.store %pipeline_layout, @_pipeline_layout_0 : !hal.pipeline_layout
    %_device_query_0 = util.global.load @_device_query_0 : i1
    %device_2 = hal.ex.shared_device : !hal.device
    cf.cond_br %_device_query_0, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %exe = hal.executable.create device(%device_2 : !hal.device) target(@matmul_static_dispatch_0::@cuda_nvptx_fb) layouts([%_pipeline_layout_0]) : !hal.executable
    cf.br ^bb3(%exe : !hal.executable)
  ^bb2:  // pred: ^bb0
    %0 = util.null : !hal.executable
    cf.br ^bb3(%0 : !hal.executable)
  ^bb3(%1: !hal.executable):  // 2 preds: ^bb1, ^bb2
    util.global.store %1, @_executable_matmul_static_dispatch_0 : !hal.executable
    cf.br ^bb4
  ^bb4:  // pred: ^bb3
    util.initializer.return
  }
  hal.executable private @matmul_static_dispatch_0 {
    hal.executable.binary public @cuda_nvptx_fb attributes {data = dense<"0x08000000435544417CF8FFFF10000000480000003C000000500000000100000004000000250000006D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F3378337835000000010000000000000001000000030000000300000001000000200700002F2F0A2F2F2047656E657261746564206279204C4C564D204E56505458204261636B2D456E640A2F2F0A0A2E76657273696F6E20372E300A2E74617267657420736D5F38300A2E616464726573735F73697A652036340A0A092F2F202E676C6F626C096D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378350A0A2E76697369626C65202E656E747279206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F3378337835280A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F302C0A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F312C0A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F320A290A2E6D61786E74696420332C20332C20310A7B0A092E726567202E623332200925723C333E3B0A092E726567202E663332200925663C32323E3B0A092E726567202E62363420092572643C31363E3B0A0A096C642E706172616D2E7536342009257264312C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F305D3B0A096C642E706172616D2E7536342009257264322C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F325D3B0A09637674612E746F2E676C6F62616C2E7536342009257264332C20257264323B0A096C642E706172616D2E7536342009257264342C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F315D3B0A09637674612E746F2E676C6F62616C2E7536342009257264352C20257264343B0A09637674612E746F2E676C6F62616C2E7536342009257264362C20257264313B0A096D6F762E75333220092572312C20257469642E783B0A096376742E7536342E7533322009257264372C202572313B0A096D6F762E75333220092572322C20257469642E793B0A096D756C2E776964652E7533322009257264382C202572322C20333B0A096164642E7336342009257264392C20257264382C20257264373B0A0973686C2E623634200925726431302C20257264392C20323B0A096164642E733634200925726431312C20257264332C2025726431303B0A096C642E676C6F62616C2E66333220092566312C205B25726431315D3B0A096D756C2E776964652E753332200925726431322C202572322C2032303B0A096164642E733634200925726431332C20257264362C2025726431323B0A096C642E676C6F62616C2E6E632E66333220092566322C205B25726431335D3B0A096D756C2E776964652E753332200925726431342C202572312C20343B0A096164642E733634200925726431352C20257264352C2025726431343B0A096C642E676C6F62616C2E6E632E66333220092566332C205B25726431355D3B0A096D756C2E726E2E66333220092566342C202566322C202566333B0A096164642E726E2E66333220092566352C202566312C202566343B0A096C642E676C6F62616C2E6E632E66333220092566362C205B25726431332B345D3B0A096C642E676C6F62616C2E6E632E66333220092566372C205B25726431352B31325D3B0A096D756C2E726E2E66333220092566382C202566362C202566373B0A096164642E726E2E66333220092566392C202566352C202566383B0A096C642E676C6F62616C2E6E632E6633322009256631302C205B25726431332B385D3B0A096C642E676C6F62616C2E6E632E6633322009256631312C205B25726431352B32345D3B0A096D756C2E726E2E6633322009256631322C20256631302C20256631313B0A096164642E726E2E6633322009256631332C202566392C20256631323B0A096C642E676C6F62616C2E6E632E6633322009256631342C205B25726431332B31325D3B0A096C642E676C6F62616C2E6E632E6633322009256631352C205B25726431352B33365D3B0A096D756C2E726E2E6633322009256631362C20256631342C20256631353B0A096164642E726E2E6633322009256631372C20256631332C20256631363B0A0973742E676C6F62616C2E66333220095B25726431315D2C20256631373B0A096C642E676C6F62616C2E6E632E6633322009256631382C205B25726431332B31365D3B0A096C642E676C6F62616C2E6E632E6633322009256631392C205B25726431352B34385D3B0A096D756C2E726E2E6633322009256632302C20256631382C20256631393B0A096164642E726E2E6633322009256632312C20256631372C20256632303B0A0973742E676C6F62616C2E66333220095B25726431315D2C20256632313B0A097265743B0A0A7D0A0C001400040008000C001000"> : vector<1944xi8>, format = "cuda-nvptx-fb", mime_type = "application/x-flatbuffers"}
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c5 = arith.constant 5 : index
    %c1_i32 = arith.constant 1 : i32
    %c553648160_i32 = arith.constant 553648160 : i32
    %c1 = arith.constant 1 : index
    %c3 = arith.constant 3 : index
    %c36 = arith.constant 36 : index
    %c60 = arith.constant 60 : index
    %c0 = arith.constant 0 : index
    %c-1_i64 = arith.constant -1 : i64
    %c2 = arith.constant 2 : index
    %c-1_i32 = arith.constant -1 : i32
    %_device_query_0 = util.global.load @_device_query_0 : i1
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %_executable_matmul_static_dispatch_0 = util.global.load @_executable_matmul_static_dispatch_0 : !hal.executable
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %device = hal.ex.shared_device : !hal.device
    %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer_1 = hal.buffer_view.buffer<%arg2 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_1 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c36) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
    cf.cond_br %_device_query_0, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%_pipeline_layout_0 : !hal.pipeline_layout)[%c0] bindings([
      %c0 = (%buffer : !hal.buffer)[%c0, %c60], 
      %c1 = (%buffer_0 : !hal.buffer)[%c0, %c60], 
      %c2 = (%buffer_1 : !hal.buffer)[%c0, %c36]
    ])
    hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%_executable_matmul_static_dispatch_0 : !hal.executable)[0] workgroups([%c1, %c1, %c1])
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    %0 = util.null : !hal.fence
    %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) commands([%cmd])
    %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c36] shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32) : !hal.buffer_view
    return %view : !hal.buffer_view
  ^bb2:  // pred: ^bb0
    util.unreachable "device not supported in the compiled configuration"
  }
}


// -----// IR Dump After Canonicalizer (canonicalize) //----- //
#executable_target_cuda_nvptx_fb = #hal.executable.target<"cuda", "cuda-nvptx-fb", {target_arch = "sm_80"}>
#device_target_cuda = #hal.device.target<"cuda", {executable_targets = [#executable_target_cuda_nvptx_fb], legacy_sync}>
module attributes {hal.device.targets = [#device_target_cuda], iree.fixedpoint.iteration = 0 : index} {
  util.global private @_device_query_0 : i1
  util.global private @_descriptor_set_layout_0 : !hal.descriptor_set_layout
  util.global private @_pipeline_layout_0 : !hal.pipeline_layout
  util.global private @_executable_matmul_static_dispatch_0 : !hal.executable
  util.initializer {
    %device = hal.ex.shared_device : !hal.device
    %ok, %value = hal.device.query<%device : !hal.device> key("hal.executable.format" :: "cuda-nvptx-fb") : i1, i1 = false
    util.global.store %value, @_device_query_0 : i1
    %device_0 = hal.ex.shared_device : !hal.device
    %descriptor_set_layout = hal.descriptor_set_layout.create device(%device_0 : !hal.device) flags("None") bindings([#hal.descriptor_set.binding<0, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<1, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<2, storage_buffer>]) : !hal.descriptor_set_layout
    util.global.store %descriptor_set_layout, @_descriptor_set_layout_0 : !hal.descriptor_set_layout
    %_descriptor_set_layout_0 = util.global.load @_descriptor_set_layout_0 : !hal.descriptor_set_layout
    %device_1 = hal.ex.shared_device : !hal.device
    %pipeline_layout = hal.pipeline_layout.create device(%device_1 : !hal.device) push_constants(0) layouts([%_descriptor_set_layout_0]) : !hal.pipeline_layout
    util.global.store %pipeline_layout, @_pipeline_layout_0 : !hal.pipeline_layout
    %_device_query_0 = util.global.load @_device_query_0 : i1
    %device_2 = hal.ex.shared_device : !hal.device
    cf.cond_br %_device_query_0, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %exe = hal.executable.create device(%device_2 : !hal.device) target(@matmul_static_dispatch_0::@cuda_nvptx_fb) layouts([%_pipeline_layout_0]) : !hal.executable
    cf.br ^bb3(%exe : !hal.executable)
  ^bb2:  // pred: ^bb0
    %0 = util.null : !hal.executable
    cf.br ^bb3(%0 : !hal.executable)
  ^bb3(%1: !hal.executable):  // 2 preds: ^bb1, ^bb2
    util.global.store %1, @_executable_matmul_static_dispatch_0 : !hal.executable
    util.initializer.return
  }
  hal.executable private @matmul_static_dispatch_0 {
    hal.executable.binary public @cuda_nvptx_fb attributes {data = dense<"0x08000000435544417CF8FFFF10000000480000003C000000500000000100000004000000250000006D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F3378337835000000010000000000000001000000030000000300000001000000200700002F2F0A2F2F2047656E657261746564206279204C4C564D204E56505458204261636B2D456E640A2F2F0A0A2E76657273696F6E20372E300A2E74617267657420736D5F38300A2E616464726573735F73697A652036340A0A092F2F202E676C6F626C096D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378350A0A2E76697369626C65202E656E747279206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F3378337835280A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F302C0A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F312C0A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F320A290A2E6D61786E74696420332C20332C20310A7B0A092E726567202E623332200925723C333E3B0A092E726567202E663332200925663C32323E3B0A092E726567202E62363420092572643C31363E3B0A0A096C642E706172616D2E7536342009257264312C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F305D3B0A096C642E706172616D2E7536342009257264322C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F325D3B0A09637674612E746F2E676C6F62616C2E7536342009257264332C20257264323B0A096C642E706172616D2E7536342009257264342C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F315D3B0A09637674612E746F2E676C6F62616C2E7536342009257264352C20257264343B0A09637674612E746F2E676C6F62616C2E7536342009257264362C20257264313B0A096D6F762E75333220092572312C20257469642E783B0A096376742E7536342E7533322009257264372C202572313B0A096D6F762E75333220092572322C20257469642E793B0A096D756C2E776964652E7533322009257264382C202572322C20333B0A096164642E7336342009257264392C20257264382C20257264373B0A0973686C2E623634200925726431302C20257264392C20323B0A096164642E733634200925726431312C20257264332C2025726431303B0A096C642E676C6F62616C2E66333220092566312C205B25726431315D3B0A096D756C2E776964652E753332200925726431322C202572322C2032303B0A096164642E733634200925726431332C20257264362C2025726431323B0A096C642E676C6F62616C2E6E632E66333220092566322C205B25726431335D3B0A096D756C2E776964652E753332200925726431342C202572312C20343B0A096164642E733634200925726431352C20257264352C2025726431343B0A096C642E676C6F62616C2E6E632E66333220092566332C205B25726431355D3B0A096D756C2E726E2E66333220092566342C202566322C202566333B0A096164642E726E2E66333220092566352C202566312C202566343B0A096C642E676C6F62616C2E6E632E66333220092566362C205B25726431332B345D3B0A096C642E676C6F62616C2E6E632E66333220092566372C205B25726431352B31325D3B0A096D756C2E726E2E66333220092566382C202566362C202566373B0A096164642E726E2E66333220092566392C202566352C202566383B0A096C642E676C6F62616C2E6E632E6633322009256631302C205B25726431332B385D3B0A096C642E676C6F62616C2E6E632E6633322009256631312C205B25726431352B32345D3B0A096D756C2E726E2E6633322009256631322C20256631302C20256631313B0A096164642E726E2E6633322009256631332C202566392C20256631323B0A096C642E676C6F62616C2E6E632E6633322009256631342C205B25726431332B31325D3B0A096C642E676C6F62616C2E6E632E6633322009256631352C205B25726431352B33365D3B0A096D756C2E726E2E6633322009256631362C20256631342C20256631353B0A096164642E726E2E6633322009256631372C20256631332C20256631363B0A0973742E676C6F62616C2E66333220095B25726431315D2C20256631373B0A096C642E676C6F62616C2E6E632E6633322009256631382C205B25726431332B31365D3B0A096C642E676C6F62616C2E6E632E6633322009256631392C205B25726431352B34385D3B0A096D756C2E726E2E6633322009256632302C20256631382C20256631393B0A096164642E726E2E6633322009256632312C20256631372C20256632303B0A0973742E676C6F62616C2E66333220095B25726431315D2C20256632313B0A097265743B0A0A7D0A0C001400040008000C001000"> : vector<1944xi8>, format = "cuda-nvptx-fb", mime_type = "application/x-flatbuffers"}
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c5 = arith.constant 5 : index
    %c1_i32 = arith.constant 1 : i32
    %c553648160_i32 = arith.constant 553648160 : i32
    %c1 = arith.constant 1 : index
    %c3 = arith.constant 3 : index
    %c36 = arith.constant 36 : index
    %c60 = arith.constant 60 : index
    %c0 = arith.constant 0 : index
    %c-1_i64 = arith.constant -1 : i64
    %c2 = arith.constant 2 : index
    %c-1_i32 = arith.constant -1 : i32
    %_device_query_0 = util.global.load @_device_query_0 : i1
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %_executable_matmul_static_dispatch_0 = util.global.load @_executable_matmul_static_dispatch_0 : !hal.executable
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %device = hal.ex.shared_device : !hal.device
    %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer_1 = hal.buffer_view.buffer<%arg2 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_1 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c36) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
    cf.cond_br %_device_query_0, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%_pipeline_layout_0 : !hal.pipeline_layout)[%c0] bindings([
      %c0 = (%buffer : !hal.buffer)[%c0, %c60], 
      %c1 = (%buffer_0 : !hal.buffer)[%c0, %c60], 
      %c2 = (%buffer_1 : !hal.buffer)[%c0, %c36]
    ])
    hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%_executable_matmul_static_dispatch_0 : !hal.executable)[0] workgroups([%c1, %c1, %c1])
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    %0 = util.null : !hal.fence
    %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) commands([%cmd])
    %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c36] shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32) : !hal.buffer_view
    return %view : !hal.buffer_view
  ^bb2:  // pred: ^bb0
    util.unreachable "device not supported in the compiled configuration"
  }
}


// -----// IR Dump After CSE (cse) //----- //
#executable_target_cuda_nvptx_fb = #hal.executable.target<"cuda", "cuda-nvptx-fb", {target_arch = "sm_80"}>
#device_target_cuda = #hal.device.target<"cuda", {executable_targets = [#executable_target_cuda_nvptx_fb], legacy_sync}>
module attributes {hal.device.targets = [#device_target_cuda], iree.fixedpoint.iteration = 0 : index} {
  util.global private @_device_query_0 : i1
  util.global private @_descriptor_set_layout_0 : !hal.descriptor_set_layout
  util.global private @_pipeline_layout_0 : !hal.pipeline_layout
  util.global private @_executable_matmul_static_dispatch_0 : !hal.executable
  util.initializer {
    %device = hal.ex.shared_device : !hal.device
    %ok, %value = hal.device.query<%device : !hal.device> key("hal.executable.format" :: "cuda-nvptx-fb") : i1, i1 = false
    util.global.store %value, @_device_query_0 : i1
    %descriptor_set_layout = hal.descriptor_set_layout.create device(%device : !hal.device) flags("None") bindings([#hal.descriptor_set.binding<0, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<1, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<2, storage_buffer>]) : !hal.descriptor_set_layout
    util.global.store %descriptor_set_layout, @_descriptor_set_layout_0 : !hal.descriptor_set_layout
    %_descriptor_set_layout_0 = util.global.load @_descriptor_set_layout_0 : !hal.descriptor_set_layout
    %pipeline_layout = hal.pipeline_layout.create device(%device : !hal.device) push_constants(0) layouts([%_descriptor_set_layout_0]) : !hal.pipeline_layout
    util.global.store %pipeline_layout, @_pipeline_layout_0 : !hal.pipeline_layout
    %_device_query_0 = util.global.load @_device_query_0 : i1
    cf.cond_br %_device_query_0, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %exe = hal.executable.create device(%device : !hal.device) target(@matmul_static_dispatch_0::@cuda_nvptx_fb) layouts([%_pipeline_layout_0]) : !hal.executable
    cf.br ^bb3(%exe : !hal.executable)
  ^bb2:  // pred: ^bb0
    %0 = util.null : !hal.executable
    cf.br ^bb3(%0 : !hal.executable)
  ^bb3(%1: !hal.executable):  // 2 preds: ^bb1, ^bb2
    util.global.store %1, @_executable_matmul_static_dispatch_0 : !hal.executable
    util.initializer.return
  }
  hal.executable private @matmul_static_dispatch_0 {
    hal.executable.binary public @cuda_nvptx_fb attributes {data = dense<"0x08000000435544417CF8FFFF10000000480000003C000000500000000100000004000000250000006D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F3378337835000000010000000000000001000000030000000300000001000000200700002F2F0A2F2F2047656E657261746564206279204C4C564D204E56505458204261636B2D456E640A2F2F0A0A2E76657273696F6E20372E300A2E74617267657420736D5F38300A2E616464726573735F73697A652036340A0A092F2F202E676C6F626C096D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378350A0A2E76697369626C65202E656E747279206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F3378337835280A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F302C0A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F312C0A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F320A290A2E6D61786E74696420332C20332C20310A7B0A092E726567202E623332200925723C333E3B0A092E726567202E663332200925663C32323E3B0A092E726567202E62363420092572643C31363E3B0A0A096C642E706172616D2E7536342009257264312C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F305D3B0A096C642E706172616D2E7536342009257264322C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F325D3B0A09637674612E746F2E676C6F62616C2E7536342009257264332C20257264323B0A096C642E706172616D2E7536342009257264342C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F315D3B0A09637674612E746F2E676C6F62616C2E7536342009257264352C20257264343B0A09637674612E746F2E676C6F62616C2E7536342009257264362C20257264313B0A096D6F762E75333220092572312C20257469642E783B0A096376742E7536342E7533322009257264372C202572313B0A096D6F762E75333220092572322C20257469642E793B0A096D756C2E776964652E7533322009257264382C202572322C20333B0A096164642E7336342009257264392C20257264382C20257264373B0A0973686C2E623634200925726431302C20257264392C20323B0A096164642E733634200925726431312C20257264332C2025726431303B0A096C642E676C6F62616C2E66333220092566312C205B25726431315D3B0A096D756C2E776964652E753332200925726431322C202572322C2032303B0A096164642E733634200925726431332C20257264362C2025726431323B0A096C642E676C6F62616C2E6E632E66333220092566322C205B25726431335D3B0A096D756C2E776964652E753332200925726431342C202572312C20343B0A096164642E733634200925726431352C20257264352C2025726431343B0A096C642E676C6F62616C2E6E632E66333220092566332C205B25726431355D3B0A096D756C2E726E2E66333220092566342C202566322C202566333B0A096164642E726E2E66333220092566352C202566312C202566343B0A096C642E676C6F62616C2E6E632E66333220092566362C205B25726431332B345D3B0A096C642E676C6F62616C2E6E632E66333220092566372C205B25726431352B31325D3B0A096D756C2E726E2E66333220092566382C202566362C202566373B0A096164642E726E2E66333220092566392C202566352C202566383B0A096C642E676C6F62616C2E6E632E6633322009256631302C205B25726431332B385D3B0A096C642E676C6F62616C2E6E632E6633322009256631312C205B25726431352B32345D3B0A096D756C2E726E2E6633322009256631322C20256631302C20256631313B0A096164642E726E2E6633322009256631332C202566392C20256631323B0A096C642E676C6F62616C2E6E632E6633322009256631342C205B25726431332B31325D3B0A096C642E676C6F62616C2E6E632E6633322009256631352C205B25726431352B33365D3B0A096D756C2E726E2E6633322009256631362C20256631342C20256631353B0A096164642E726E2E6633322009256631372C20256631332C20256631363B0A0973742E676C6F62616C2E66333220095B25726431315D2C20256631373B0A096C642E676C6F62616C2E6E632E6633322009256631382C205B25726431332B31365D3B0A096C642E676C6F62616C2E6E632E6633322009256631392C205B25726431352B34385D3B0A096D756C2E726E2E6633322009256632302C20256631382C20256631393B0A096164642E726E2E6633322009256632312C20256631372C20256632303B0A0973742E676C6F62616C2E66333220095B25726431315D2C20256632313B0A097265743B0A0A7D0A0C001400040008000C001000"> : vector<1944xi8>, format = "cuda-nvptx-fb", mime_type = "application/x-flatbuffers"}
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c5 = arith.constant 5 : index
    %c1_i32 = arith.constant 1 : i32
    %c553648160_i32 = arith.constant 553648160 : i32
    %c1 = arith.constant 1 : index
    %c3 = arith.constant 3 : index
    %c36 = arith.constant 36 : index
    %c60 = arith.constant 60 : index
    %c0 = arith.constant 0 : index
    %c-1_i64 = arith.constant -1 : i64
    %c2 = arith.constant 2 : index
    %c-1_i32 = arith.constant -1 : i32
    %_device_query_0 = util.global.load @_device_query_0 : i1
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %_executable_matmul_static_dispatch_0 = util.global.load @_executable_matmul_static_dispatch_0 : !hal.executable
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %device = hal.ex.shared_device : !hal.device
    %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer_1 = hal.buffer_view.buffer<%arg2 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_1 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c36) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
    cf.cond_br %_device_query_0, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%_pipeline_layout_0 : !hal.pipeline_layout)[%c0] bindings([
      %c0 = (%buffer : !hal.buffer)[%c0, %c60], 
      %c1 = (%buffer_0 : !hal.buffer)[%c0, %c60], 
      %c2 = (%buffer_1 : !hal.buffer)[%c0, %c36]
    ])
    hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%_executable_matmul_static_dispatch_0 : !hal.executable)[0] workgroups([%c1, %c1, %c1])
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    %0 = util.null : !hal.fence
    %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) commands([%cmd])
    %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c36] shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32) : !hal.buffer_view
    return %view : !hal.buffer_view
  ^bb2:  // pred: ^bb0
    util.unreachable "device not supported in the compiled configuration"
  }
}


// -----// IR Dump After SimplifyGlobalAccesses (iree-util-simplify-global-accesses) //----- //
util.initializer {
  %device = hal.ex.shared_device : !hal.device
  %ok, %value = hal.device.query<%device : !hal.device> key("hal.executable.format" :: "cuda-nvptx-fb") : i1, i1 = false
  %descriptor_set_layout = hal.descriptor_set_layout.create device(%device : !hal.device) flags("None") bindings([#hal.descriptor_set.binding<0, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<1, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<2, storage_buffer>]) : !hal.descriptor_set_layout
  %pipeline_layout = hal.pipeline_layout.create device(%device : !hal.device) push_constants(0) layouts([%descriptor_set_layout]) : !hal.pipeline_layout
  util.global.store %descriptor_set_layout, @_descriptor_set_layout_0 : !hal.descriptor_set_layout
  util.global.store %value, @_device_query_0 : i1
  util.global.store %pipeline_layout, @_pipeline_layout_0 : !hal.pipeline_layout
  cf.cond_br %value, ^bb1, ^bb2
^bb1:  // pred: ^bb0
  %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
  %exe = hal.executable.create device(%device : !hal.device) target(@matmul_static_dispatch_0::@cuda_nvptx_fb) layouts([%_pipeline_layout_0]) : !hal.executable
  cf.br ^bb3(%exe : !hal.executable)
^bb2:  // pred: ^bb0
  %0 = util.null : !hal.executable
  cf.br ^bb3(%0 : !hal.executable)
^bb3(%1: !hal.executable):  // 2 preds: ^bb1, ^bb2
  util.global.store %1, @_executable_matmul_static_dispatch_0 : !hal.executable
  util.initializer.return
}

// -----// IR Dump After SimplifyGlobalAccesses (iree-util-simplify-global-accesses) //----- //
func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %_device_query_0 = util.global.load @_device_query_0 : i1
  %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
  %_executable_matmul_static_dispatch_0 = util.global.load @_executable_matmul_static_dispatch_0 : !hal.executable
  %c5 = arith.constant 5 : index
  %c1_i32 = arith.constant 1 : i32
  %c553648160_i32 = arith.constant 553648160 : i32
  %c1 = arith.constant 1 : index
  %c3 = arith.constant 3 : index
  %c36 = arith.constant 36 : index
  %c60 = arith.constant 60 : index
  %c0 = arith.constant 0 : index
  %c-1_i64 = arith.constant -1 : i64
  %c2 = arith.constant 2 : index
  %c-1_i32 = arith.constant -1 : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
  %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
  %device = hal.ex.shared_device : !hal.device
  %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
  hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
  hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %buffer_1 = hal.buffer_view.buffer<%arg2 : !hal.buffer_view> : !hal.buffer
  hal.buffer.assert<%buffer_1 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c36) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
  cf.cond_br %_device_query_0, ^bb1, ^bb2
^bb1:  // pred: ^bb0
  hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%_pipeline_layout_0 : !hal.pipeline_layout)[%c0] bindings([
    %c0 = (%buffer : !hal.buffer)[%c0, %c60], 
    %c1 = (%buffer_0 : !hal.buffer)[%c0, %c60], 
    %c2 = (%buffer_1 : !hal.buffer)[%c0, %c36]
  ])
  hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%_executable_matmul_static_dispatch_0 : !hal.executable)[0] workgroups([%c1, %c1, %c1])
  hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
  hal.command_buffer.finalize<%cmd : !hal.command_buffer>
  %0 = util.null : !hal.fence
  %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
  hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) commands([%cmd])
  %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
  util.status.check_ok %status, "failed to wait on timepoint"
  %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c36] shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32) : !hal.buffer_view
  return %view : !hal.buffer_view
^bb2:  // pred: ^bb0
  util.unreachable "device not supported in the compiled configuration"
}

// -----// IR Dump After ApplyPatterns (iree-util-apply-patterns) //----- //
#executable_target_cuda_nvptx_fb = #hal.executable.target<"cuda", "cuda-nvptx-fb", {target_arch = "sm_80"}>
#device_target_cuda = #hal.device.target<"cuda", {executable_targets = [#executable_target_cuda_nvptx_fb], legacy_sync}>
module attributes {hal.device.targets = [#device_target_cuda], iree.fixedpoint.iteration = 0 : index} {
  util.global private @_device_query_0 : i1
  util.global private @_descriptor_set_layout_0 : !hal.descriptor_set_layout
  util.global private @_pipeline_layout_0 : !hal.pipeline_layout
  util.global private @_executable_matmul_static_dispatch_0 : !hal.executable
  util.initializer {
    %device = hal.ex.shared_device : !hal.device
    %ok, %value = hal.device.query<%device : !hal.device> key("hal.executable.format" :: "cuda-nvptx-fb") : i1, i1 = false
    %descriptor_set_layout = hal.descriptor_set_layout.create device(%device : !hal.device) flags("None") bindings([#hal.descriptor_set.binding<0, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<1, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<2, storage_buffer>]) : !hal.descriptor_set_layout
    %pipeline_layout = hal.pipeline_layout.create device(%device : !hal.device) push_constants(0) layouts([%descriptor_set_layout]) : !hal.pipeline_layout
    util.global.store %descriptor_set_layout, @_descriptor_set_layout_0 : !hal.descriptor_set_layout
    util.global.store %value, @_device_query_0 : i1
    util.global.store %pipeline_layout, @_pipeline_layout_0 : !hal.pipeline_layout
    cf.cond_br %value, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %exe = hal.executable.create device(%device : !hal.device) target(@matmul_static_dispatch_0::@cuda_nvptx_fb) layouts([%_pipeline_layout_0]) : !hal.executable
    cf.br ^bb3(%exe : !hal.executable)
  ^bb2:  // pred: ^bb0
    %0 = util.null : !hal.executable
    cf.br ^bb3(%0 : !hal.executable)
  ^bb3(%1: !hal.executable):  // 2 preds: ^bb1, ^bb2
    util.global.store %1, @_executable_matmul_static_dispatch_0 : !hal.executable
    util.initializer.return
  }
  hal.executable private @matmul_static_dispatch_0 {
    hal.executable.binary public @cuda_nvptx_fb attributes {data = dense<"0x08000000435544417CF8FFFF10000000480000003C000000500000000100000004000000250000006D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F3378337835000000010000000000000001000000030000000300000001000000200700002F2F0A2F2F2047656E657261746564206279204C4C564D204E56505458204261636B2D456E640A2F2F0A0A2E76657273696F6E20372E300A2E74617267657420736D5F38300A2E616464726573735F73697A652036340A0A092F2F202E676C6F626C096D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378350A0A2E76697369626C65202E656E747279206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F3378337835280A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F302C0A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F312C0A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F320A290A2E6D61786E74696420332C20332C20310A7B0A092E726567202E623332200925723C333E3B0A092E726567202E663332200925663C32323E3B0A092E726567202E62363420092572643C31363E3B0A0A096C642E706172616D2E7536342009257264312C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F305D3B0A096C642E706172616D2E7536342009257264322C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F325D3B0A09637674612E746F2E676C6F62616C2E7536342009257264332C20257264323B0A096C642E706172616D2E7536342009257264342C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F315D3B0A09637674612E746F2E676C6F62616C2E7536342009257264352C20257264343B0A09637674612E746F2E676C6F62616C2E7536342009257264362C20257264313B0A096D6F762E75333220092572312C20257469642E783B0A096376742E7536342E7533322009257264372C202572313B0A096D6F762E75333220092572322C20257469642E793B0A096D756C2E776964652E7533322009257264382C202572322C20333B0A096164642E7336342009257264392C20257264382C20257264373B0A0973686C2E623634200925726431302C20257264392C20323B0A096164642E733634200925726431312C20257264332C2025726431303B0A096C642E676C6F62616C2E66333220092566312C205B25726431315D3B0A096D756C2E776964652E753332200925726431322C202572322C2032303B0A096164642E733634200925726431332C20257264362C2025726431323B0A096C642E676C6F62616C2E6E632E66333220092566322C205B25726431335D3B0A096D756C2E776964652E753332200925726431342C202572312C20343B0A096164642E733634200925726431352C20257264352C2025726431343B0A096C642E676C6F62616C2E6E632E66333220092566332C205B25726431355D3B0A096D756C2E726E2E66333220092566342C202566322C202566333B0A096164642E726E2E66333220092566352C202566312C202566343B0A096C642E676C6F62616C2E6E632E66333220092566362C205B25726431332B345D3B0A096C642E676C6F62616C2E6E632E66333220092566372C205B25726431352B31325D3B0A096D756C2E726E2E66333220092566382C202566362C202566373B0A096164642E726E2E66333220092566392C202566352C202566383B0A096C642E676C6F62616C2E6E632E6633322009256631302C205B25726431332B385D3B0A096C642E676C6F62616C2E6E632E6633322009256631312C205B25726431352B32345D3B0A096D756C2E726E2E6633322009256631322C20256631302C20256631313B0A096164642E726E2E6633322009256631332C202566392C20256631323B0A096C642E676C6F62616C2E6E632E6633322009256631342C205B25726431332B31325D3B0A096C642E676C6F62616C2E6E632E6633322009256631352C205B25726431352B33365D3B0A096D756C2E726E2E6633322009256631362C20256631342C20256631353B0A096164642E726E2E6633322009256631372C20256631332C20256631363B0A0973742E676C6F62616C2E66333220095B25726431315D2C20256631373B0A096C642E676C6F62616C2E6E632E6633322009256631382C205B25726431332B31365D3B0A096C642E676C6F62616C2E6E632E6633322009256631392C205B25726431352B34385D3B0A096D756C2E726E2E6633322009256632302C20256631382C20256631393B0A096164642E726E2E6633322009256632312C20256631372C20256632303B0A0973742E676C6F62616C2E66333220095B25726431315D2C20256632313B0A097265743B0A0A7D0A0C001400040008000C001000"> : vector<1944xi8>, format = "cuda-nvptx-fb", mime_type = "application/x-flatbuffers"}
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c-1_i32 = arith.constant -1 : i32
    %c2 = arith.constant 2 : index
    %c-1_i64 = arith.constant -1 : i64
    %c0 = arith.constant 0 : index
    %c60 = arith.constant 60 : index
    %c36 = arith.constant 36 : index
    %c3 = arith.constant 3 : index
    %c1 = arith.constant 1 : index
    %c553648160_i32 = arith.constant 553648160 : i32
    %c1_i32 = arith.constant 1 : i32
    %c5 = arith.constant 5 : index
    %_device_query_0 = util.global.load @_device_query_0 : i1
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %_executable_matmul_static_dispatch_0 = util.global.load @_executable_matmul_static_dispatch_0 : !hal.executable
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %device = hal.ex.shared_device : !hal.device
    %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer_1 = hal.buffer_view.buffer<%arg2 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_1 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c36) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
    cf.cond_br %_device_query_0, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%_pipeline_layout_0 : !hal.pipeline_layout)[%c0] bindings([
      %c0 = (%buffer : !hal.buffer)[%c0, %c60], 
      %c1 = (%buffer_0 : !hal.buffer)[%c0, %c60], 
      %c2 = (%buffer_1 : !hal.buffer)[%c0, %c36]
    ])
    hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%_executable_matmul_static_dispatch_0 : !hal.executable)[0] workgroups([%c1, %c1, %c1])
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    %0 = util.null : !hal.fence
    %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) commands([%cmd])
    %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c36] shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32) : !hal.buffer_view
    return %view : !hal.buffer_view
  ^bb2:  // pred: ^bb0
    util.unreachable "device not supported in the compiled configuration"
  }
}


// -----// IR Dump After FoldGlobals (iree-util-fold-globals) //----- //
#executable_target_cuda_nvptx_fb = #hal.executable.target<"cuda", "cuda-nvptx-fb", {target_arch = "sm_80"}>
#device_target_cuda = #hal.device.target<"cuda", {executable_targets = [#executable_target_cuda_nvptx_fb], legacy_sync}>
module attributes {hal.device.targets = [#device_target_cuda], iree.fixedpoint.iteration = 0 : index} {
  util.global private @_device_query_0 : i1
  util.global private @_pipeline_layout_0 : !hal.pipeline_layout
  util.global private @_executable_matmul_static_dispatch_0 : !hal.executable
  util.initializer {
    %device = hal.ex.shared_device : !hal.device
    %ok, %value = hal.device.query<%device : !hal.device> key("hal.executable.format" :: "cuda-nvptx-fb") : i1, i1 = false
    %descriptor_set_layout = hal.descriptor_set_layout.create device(%device : !hal.device) flags("None") bindings([#hal.descriptor_set.binding<0, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<1, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<2, storage_buffer>]) : !hal.descriptor_set_layout
    %pipeline_layout = hal.pipeline_layout.create device(%device : !hal.device) push_constants(0) layouts([%descriptor_set_layout]) : !hal.pipeline_layout
    util.global.store %value, @_device_query_0 : i1
    util.global.store %pipeline_layout, @_pipeline_layout_0 : !hal.pipeline_layout
    cf.cond_br %value, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %exe = hal.executable.create device(%device : !hal.device) target(@matmul_static_dispatch_0::@cuda_nvptx_fb) layouts([%_pipeline_layout_0]) : !hal.executable
    cf.br ^bb3(%exe : !hal.executable)
  ^bb2:  // pred: ^bb0
    %0 = util.null : !hal.executable
    cf.br ^bb3(%0 : !hal.executable)
  ^bb3(%1: !hal.executable):  // 2 preds: ^bb1, ^bb2
    util.global.store %1, @_executable_matmul_static_dispatch_0 : !hal.executable
    util.initializer.return
  }
  hal.executable private @matmul_static_dispatch_0 {
    hal.executable.binary public @cuda_nvptx_fb attributes {data = dense<"0x08000000435544417CF8FFFF10000000480000003C000000500000000100000004000000250000006D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F3378337835000000010000000000000001000000030000000300000001000000200700002F2F0A2F2F2047656E657261746564206279204C4C564D204E56505458204261636B2D456E640A2F2F0A0A2E76657273696F6E20372E300A2E74617267657420736D5F38300A2E616464726573735F73697A652036340A0A092F2F202E676C6F626C096D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378350A0A2E76697369626C65202E656E747279206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F3378337835280A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F302C0A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F312C0A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F320A290A2E6D61786E74696420332C20332C20310A7B0A092E726567202E623332200925723C333E3B0A092E726567202E663332200925663C32323E3B0A092E726567202E62363420092572643C31363E3B0A0A096C642E706172616D2E7536342009257264312C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F305D3B0A096C642E706172616D2E7536342009257264322C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F325D3B0A09637674612E746F2E676C6F62616C2E7536342009257264332C20257264323B0A096C642E706172616D2E7536342009257264342C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F315D3B0A09637674612E746F2E676C6F62616C2E7536342009257264352C20257264343B0A09637674612E746F2E676C6F62616C2E7536342009257264362C20257264313B0A096D6F762E75333220092572312C20257469642E783B0A096376742E7536342E7533322009257264372C202572313B0A096D6F762E75333220092572322C20257469642E793B0A096D756C2E776964652E7533322009257264382C202572322C20333B0A096164642E7336342009257264392C20257264382C20257264373B0A0973686C2E623634200925726431302C20257264392C20323B0A096164642E733634200925726431312C20257264332C2025726431303B0A096C642E676C6F62616C2E66333220092566312C205B25726431315D3B0A096D756C2E776964652E753332200925726431322C202572322C2032303B0A096164642E733634200925726431332C20257264362C2025726431323B0A096C642E676C6F62616C2E6E632E66333220092566322C205B25726431335D3B0A096D756C2E776964652E753332200925726431342C202572312C20343B0A096164642E733634200925726431352C20257264352C2025726431343B0A096C642E676C6F62616C2E6E632E66333220092566332C205B25726431355D3B0A096D756C2E726E2E66333220092566342C202566322C202566333B0A096164642E726E2E66333220092566352C202566312C202566343B0A096C642E676C6F62616C2E6E632E66333220092566362C205B25726431332B345D3B0A096C642E676C6F62616C2E6E632E66333220092566372C205B25726431352B31325D3B0A096D756C2E726E2E66333220092566382C202566362C202566373B0A096164642E726E2E66333220092566392C202566352C202566383B0A096C642E676C6F62616C2E6E632E6633322009256631302C205B25726431332B385D3B0A096C642E676C6F62616C2E6E632E6633322009256631312C205B25726431352B32345D3B0A096D756C2E726E2E6633322009256631322C20256631302C20256631313B0A096164642E726E2E6633322009256631332C202566392C20256631323B0A096C642E676C6F62616C2E6E632E6633322009256631342C205B25726431332B31325D3B0A096C642E676C6F62616C2E6E632E6633322009256631352C205B25726431352B33365D3B0A096D756C2E726E2E6633322009256631362C20256631342C20256631353B0A096164642E726E2E6633322009256631372C20256631332C20256631363B0A0973742E676C6F62616C2E66333220095B25726431315D2C20256631373B0A096C642E676C6F62616C2E6E632E6633322009256631382C205B25726431332B31365D3B0A096C642E676C6F62616C2E6E632E6633322009256631392C205B25726431352B34385D3B0A096D756C2E726E2E6633322009256632302C20256631382C20256631393B0A096164642E726E2E6633322009256632312C20256631372C20256632303B0A0973742E676C6F62616C2E66333220095B25726431315D2C20256632313B0A097265743B0A0A7D0A0C001400040008000C001000"> : vector<1944xi8>, format = "cuda-nvptx-fb", mime_type = "application/x-flatbuffers"}
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c-1_i32 = arith.constant -1 : i32
    %c2 = arith.constant 2 : index
    %c-1_i64 = arith.constant -1 : i64
    %c0 = arith.constant 0 : index
    %c60 = arith.constant 60 : index
    %c36 = arith.constant 36 : index
    %c3 = arith.constant 3 : index
    %c1 = arith.constant 1 : index
    %c553648160_i32 = arith.constant 553648160 : i32
    %c1_i32 = arith.constant 1 : i32
    %c5 = arith.constant 5 : index
    %_device_query_0 = util.global.load @_device_query_0 : i1
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %_executable_matmul_static_dispatch_0 = util.global.load @_executable_matmul_static_dispatch_0 : !hal.executable
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %device = hal.ex.shared_device : !hal.device
    %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer_1 = hal.buffer_view.buffer<%arg2 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_1 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c36) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
    cf.cond_br %_device_query_0, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%_pipeline_layout_0 : !hal.pipeline_layout)[%c0] bindings([
      %c0 = (%buffer : !hal.buffer)[%c0, %c60], 
      %c1 = (%buffer_0 : !hal.buffer)[%c0, %c60], 
      %c2 = (%buffer_1 : !hal.buffer)[%c0, %c36]
    ])
    hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%_executable_matmul_static_dispatch_0 : !hal.executable)[0] workgroups([%c1, %c1, %c1])
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    %0 = util.null : !hal.fence
    %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) commands([%cmd])
    %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c36] shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32) : !hal.buffer_view
    return %view : !hal.buffer_view
  ^bb2:  // pred: ^bb0
    util.unreachable "device not supported in the compiled configuration"
  }
}


// -----// IR Dump After FuseGlobals (iree-util-fuse-globals) //----- //
#executable_target_cuda_nvptx_fb = #hal.executable.target<"cuda", "cuda-nvptx-fb", {target_arch = "sm_80"}>
#device_target_cuda = #hal.device.target<"cuda", {executable_targets = [#executable_target_cuda_nvptx_fb], legacy_sync}>
module attributes {hal.device.targets = [#device_target_cuda], iree.fixedpoint.iteration = 0 : index} {
  util.global private @_device_query_0 : i1
  util.global private @_pipeline_layout_0 : !hal.pipeline_layout
  util.global private @_executable_matmul_static_dispatch_0 : !hal.executable
  util.initializer {
    %device = hal.ex.shared_device : !hal.device
    %ok, %value = hal.device.query<%device : !hal.device> key("hal.executable.format" :: "cuda-nvptx-fb") : i1, i1 = false
    %descriptor_set_layout = hal.descriptor_set_layout.create device(%device : !hal.device) flags("None") bindings([#hal.descriptor_set.binding<0, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<1, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<2, storage_buffer>]) : !hal.descriptor_set_layout
    %pipeline_layout = hal.pipeline_layout.create device(%device : !hal.device) push_constants(0) layouts([%descriptor_set_layout]) : !hal.pipeline_layout
    util.global.store %value, @_device_query_0 : i1
    util.global.store %pipeline_layout, @_pipeline_layout_0 : !hal.pipeline_layout
    cf.cond_br %value, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %exe = hal.executable.create device(%device : !hal.device) target(@matmul_static_dispatch_0::@cuda_nvptx_fb) layouts([%_pipeline_layout_0]) : !hal.executable
    cf.br ^bb3(%exe : !hal.executable)
  ^bb2:  // pred: ^bb0
    %0 = util.null : !hal.executable
    cf.br ^bb3(%0 : !hal.executable)
  ^bb3(%1: !hal.executable):  // 2 preds: ^bb1, ^bb2
    util.global.store %1, @_executable_matmul_static_dispatch_0 : !hal.executable
    util.initializer.return
  }
  hal.executable private @matmul_static_dispatch_0 {
    hal.executable.binary public @cuda_nvptx_fb attributes {data = dense<"0x08000000435544417CF8FFFF10000000480000003C000000500000000100000004000000250000006D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F3378337835000000010000000000000001000000030000000300000001000000200700002F2F0A2F2F2047656E657261746564206279204C4C564D204E56505458204261636B2D456E640A2F2F0A0A2E76657273696F6E20372E300A2E74617267657420736D5F38300A2E616464726573735F73697A652036340A0A092F2F202E676C6F626C096D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378350A0A2E76697369626C65202E656E747279206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F3378337835280A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F302C0A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F312C0A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F320A290A2E6D61786E74696420332C20332C20310A7B0A092E726567202E623332200925723C333E3B0A092E726567202E663332200925663C32323E3B0A092E726567202E62363420092572643C31363E3B0A0A096C642E706172616D2E7536342009257264312C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F305D3B0A096C642E706172616D2E7536342009257264322C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F325D3B0A09637674612E746F2E676C6F62616C2E7536342009257264332C20257264323B0A096C642E706172616D2E7536342009257264342C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F315D3B0A09637674612E746F2E676C6F62616C2E7536342009257264352C20257264343B0A09637674612E746F2E676C6F62616C2E7536342009257264362C20257264313B0A096D6F762E75333220092572312C20257469642E783B0A096376742E7536342E7533322009257264372C202572313B0A096D6F762E75333220092572322C20257469642E793B0A096D756C2E776964652E7533322009257264382C202572322C20333B0A096164642E7336342009257264392C20257264382C20257264373B0A0973686C2E623634200925726431302C20257264392C20323B0A096164642E733634200925726431312C20257264332C2025726431303B0A096C642E676C6F62616C2E66333220092566312C205B25726431315D3B0A096D756C2E776964652E753332200925726431322C202572322C2032303B0A096164642E733634200925726431332C20257264362C2025726431323B0A096C642E676C6F62616C2E6E632E66333220092566322C205B25726431335D3B0A096D756C2E776964652E753332200925726431342C202572312C20343B0A096164642E733634200925726431352C20257264352C2025726431343B0A096C642E676C6F62616C2E6E632E66333220092566332C205B25726431355D3B0A096D756C2E726E2E66333220092566342C202566322C202566333B0A096164642E726E2E66333220092566352C202566312C202566343B0A096C642E676C6F62616C2E6E632E66333220092566362C205B25726431332B345D3B0A096C642E676C6F62616C2E6E632E66333220092566372C205B25726431352B31325D3B0A096D756C2E726E2E66333220092566382C202566362C202566373B0A096164642E726E2E66333220092566392C202566352C202566383B0A096C642E676C6F62616C2E6E632E6633322009256631302C205B25726431332B385D3B0A096C642E676C6F62616C2E6E632E6633322009256631312C205B25726431352B32345D3B0A096D756C2E726E2E6633322009256631322C20256631302C20256631313B0A096164642E726E2E6633322009256631332C202566392C20256631323B0A096C642E676C6F62616C2E6E632E6633322009256631342C205B25726431332B31325D3B0A096C642E676C6F62616C2E6E632E6633322009256631352C205B25726431352B33365D3B0A096D756C2E726E2E6633322009256631362C20256631342C20256631353B0A096164642E726E2E6633322009256631372C20256631332C20256631363B0A0973742E676C6F62616C2E66333220095B25726431315D2C20256631373B0A096C642E676C6F62616C2E6E632E6633322009256631382C205B25726431332B31365D3B0A096C642E676C6F62616C2E6E632E6633322009256631392C205B25726431352B34385D3B0A096D756C2E726E2E6633322009256632302C20256631382C20256631393B0A096164642E726E2E6633322009256632312C20256631372C20256632303B0A0973742E676C6F62616C2E66333220095B25726431315D2C20256632313B0A097265743B0A0A7D0A0C001400040008000C001000"> : vector<1944xi8>, format = "cuda-nvptx-fb", mime_type = "application/x-flatbuffers"}
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c-1_i32 = arith.constant -1 : i32
    %c2 = arith.constant 2 : index
    %c-1_i64 = arith.constant -1 : i64
    %c0 = arith.constant 0 : index
    %c60 = arith.constant 60 : index
    %c36 = arith.constant 36 : index
    %c3 = arith.constant 3 : index
    %c1 = arith.constant 1 : index
    %c553648160_i32 = arith.constant 553648160 : i32
    %c1_i32 = arith.constant 1 : i32
    %c5 = arith.constant 5 : index
    %_device_query_0 = util.global.load @_device_query_0 : i1
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %_executable_matmul_static_dispatch_0 = util.global.load @_executable_matmul_static_dispatch_0 : !hal.executable
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %device = hal.ex.shared_device : !hal.device
    %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer_1 = hal.buffer_view.buffer<%arg2 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_1 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c36) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
    cf.cond_br %_device_query_0, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%_pipeline_layout_0 : !hal.pipeline_layout)[%c0] bindings([
      %c0 = (%buffer : !hal.buffer)[%c0, %c60], 
      %c1 = (%buffer_0 : !hal.buffer)[%c0, %c60], 
      %c2 = (%buffer_1 : !hal.buffer)[%c0, %c36]
    ])
    hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%_executable_matmul_static_dispatch_0 : !hal.executable)[0] workgroups([%c1, %c1, %c1])
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    %0 = util.null : !hal.fence
    %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) commands([%cmd])
    %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c36] shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32) : !hal.buffer_view
    return %view : !hal.buffer_view
  ^bb2:  // pred: ^bb0
    util.unreachable "device not supported in the compiled configuration"
  }
}


// -----// IR Dump After IPO (iree-util-ipo) //----- //
#executable_target_cuda_nvptx_fb = #hal.executable.target<"cuda", "cuda-nvptx-fb", {target_arch = "sm_80"}>
#device_target_cuda = #hal.device.target<"cuda", {executable_targets = [#executable_target_cuda_nvptx_fb], legacy_sync}>
module attributes {hal.device.targets = [#device_target_cuda], iree.fixedpoint.iteration = 0 : index} {
  util.global private @_device_query_0 : i1
  util.global private @_pipeline_layout_0 : !hal.pipeline_layout
  util.global private @_executable_matmul_static_dispatch_0 : !hal.executable
  util.initializer {
    %device = hal.ex.shared_device : !hal.device
    %ok, %value = hal.device.query<%device : !hal.device> key("hal.executable.format" :: "cuda-nvptx-fb") : i1, i1 = false
    %descriptor_set_layout = hal.descriptor_set_layout.create device(%device : !hal.device) flags("None") bindings([#hal.descriptor_set.binding<0, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<1, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<2, storage_buffer>]) : !hal.descriptor_set_layout
    %pipeline_layout = hal.pipeline_layout.create device(%device : !hal.device) push_constants(0) layouts([%descriptor_set_layout]) : !hal.pipeline_layout
    util.global.store %value, @_device_query_0 : i1
    util.global.store %pipeline_layout, @_pipeline_layout_0 : !hal.pipeline_layout
    cf.cond_br %value, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %exe = hal.executable.create device(%device : !hal.device) target(@matmul_static_dispatch_0::@cuda_nvptx_fb) layouts([%_pipeline_layout_0]) : !hal.executable
    cf.br ^bb3(%exe : !hal.executable)
  ^bb2:  // pred: ^bb0
    %0 = util.null : !hal.executable
    cf.br ^bb3(%0 : !hal.executable)
  ^bb3(%1: !hal.executable):  // 2 preds: ^bb1, ^bb2
    util.global.store %1, @_executable_matmul_static_dispatch_0 : !hal.executable
    util.initializer.return
  }
  hal.executable private @matmul_static_dispatch_0 {
    hal.executable.binary public @cuda_nvptx_fb attributes {data = dense<"0x08000000435544417CF8FFFF10000000480000003C000000500000000100000004000000250000006D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F3378337835000000010000000000000001000000030000000300000001000000200700002F2F0A2F2F2047656E657261746564206279204C4C564D204E56505458204261636B2D456E640A2F2F0A0A2E76657273696F6E20372E300A2E74617267657420736D5F38300A2E616464726573735F73697A652036340A0A092F2F202E676C6F626C096D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378350A0A2E76697369626C65202E656E747279206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F3378337835280A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F302C0A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F312C0A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F320A290A2E6D61786E74696420332C20332C20310A7B0A092E726567202E623332200925723C333E3B0A092E726567202E663332200925663C32323E3B0A092E726567202E62363420092572643C31363E3B0A0A096C642E706172616D2E7536342009257264312C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F305D3B0A096C642E706172616D2E7536342009257264322C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F325D3B0A09637674612E746F2E676C6F62616C2E7536342009257264332C20257264323B0A096C642E706172616D2E7536342009257264342C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F315D3B0A09637674612E746F2E676C6F62616C2E7536342009257264352C20257264343B0A09637674612E746F2E676C6F62616C2E7536342009257264362C20257264313B0A096D6F762E75333220092572312C20257469642E783B0A096376742E7536342E7533322009257264372C202572313B0A096D6F762E75333220092572322C20257469642E793B0A096D756C2E776964652E7533322009257264382C202572322C20333B0A096164642E7336342009257264392C20257264382C20257264373B0A0973686C2E623634200925726431302C20257264392C20323B0A096164642E733634200925726431312C20257264332C2025726431303B0A096C642E676C6F62616C2E66333220092566312C205B25726431315D3B0A096D756C2E776964652E753332200925726431322C202572322C2032303B0A096164642E733634200925726431332C20257264362C2025726431323B0A096C642E676C6F62616C2E6E632E66333220092566322C205B25726431335D3B0A096D756C2E776964652E753332200925726431342C202572312C20343B0A096164642E733634200925726431352C20257264352C2025726431343B0A096C642E676C6F62616C2E6E632E66333220092566332C205B25726431355D3B0A096D756C2E726E2E66333220092566342C202566322C202566333B0A096164642E726E2E66333220092566352C202566312C202566343B0A096C642E676C6F62616C2E6E632E66333220092566362C205B25726431332B345D3B0A096C642E676C6F62616C2E6E632E66333220092566372C205B25726431352B31325D3B0A096D756C2E726E2E66333220092566382C202566362C202566373B0A096164642E726E2E66333220092566392C202566352C202566383B0A096C642E676C6F62616C2E6E632E6633322009256631302C205B25726431332B385D3B0A096C642E676C6F62616C2E6E632E6633322009256631312C205B25726431352B32345D3B0A096D756C2E726E2E6633322009256631322C20256631302C20256631313B0A096164642E726E2E6633322009256631332C202566392C20256631323B0A096C642E676C6F62616C2E6E632E6633322009256631342C205B25726431332B31325D3B0A096C642E676C6F62616C2E6E632E6633322009256631352C205B25726431352B33365D3B0A096D756C2E726E2E6633322009256631362C20256631342C20256631353B0A096164642E726E2E6633322009256631372C20256631332C20256631363B0A0973742E676C6F62616C2E66333220095B25726431315D2C20256631373B0A096C642E676C6F62616C2E6E632E6633322009256631382C205B25726431332B31365D3B0A096C642E676C6F62616C2E6E632E6633322009256631392C205B25726431352B34385D3B0A096D756C2E726E2E6633322009256632302C20256631382C20256631393B0A096164642E726E2E6633322009256632312C20256631372C20256632303B0A0973742E676C6F62616C2E66333220095B25726431315D2C20256632313B0A097265743B0A0A7D0A0C001400040008000C001000"> : vector<1944xi8>, format = "cuda-nvptx-fb", mime_type = "application/x-flatbuffers"}
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c-1_i32 = arith.constant -1 : i32
    %c2 = arith.constant 2 : index
    %c-1_i64 = arith.constant -1 : i64
    %c0 = arith.constant 0 : index
    %c60 = arith.constant 60 : index
    %c36 = arith.constant 36 : index
    %c3 = arith.constant 3 : index
    %c1 = arith.constant 1 : index
    %c553648160_i32 = arith.constant 553648160 : i32
    %c1_i32 = arith.constant 1 : i32
    %c5 = arith.constant 5 : index
    %_device_query_0 = util.global.load @_device_query_0 : i1
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %_executable_matmul_static_dispatch_0 = util.global.load @_executable_matmul_static_dispatch_0 : !hal.executable
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %device = hal.ex.shared_device : !hal.device
    %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer_1 = hal.buffer_view.buffer<%arg2 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_1 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c36) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
    cf.cond_br %_device_query_0, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%_pipeline_layout_0 : !hal.pipeline_layout)[%c0] bindings([
      %c0 = (%buffer : !hal.buffer)[%c0, %c60], 
      %c1 = (%buffer_0 : !hal.buffer)[%c0, %c60], 
      %c2 = (%buffer_1 : !hal.buffer)[%c0, %c36]
    ])
    hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%_executable_matmul_static_dispatch_0 : !hal.executable)[0] workgroups([%c1, %c1, %c1])
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    %0 = util.null : !hal.fence
    %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) commands([%cmd])
    %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c36] shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32) : !hal.buffer_view
    return %view : !hal.buffer_view
  ^bb2:  // pred: ^bb0
    util.unreachable "device not supported in the compiled configuration"
  }
}


// -----// IR Dump After FixedPointIterator (iree-util-fixed-point-iterator) //----- //
#executable_target_cuda_nvptx_fb = #hal.executable.target<"cuda", "cuda-nvptx-fb", {target_arch = "sm_80"}>
#device_target_cuda = #hal.device.target<"cuda", {executable_targets = [#executable_target_cuda_nvptx_fb], legacy_sync}>
module attributes {hal.device.targets = [#device_target_cuda]} {
  util.global private @_device_query_0 : i1
  util.global private @_pipeline_layout_0 : !hal.pipeline_layout
  util.global private @_executable_matmul_static_dispatch_0 : !hal.executable
  util.initializer {
    %device = hal.ex.shared_device : !hal.device
    %ok, %value = hal.device.query<%device : !hal.device> key("hal.executable.format" :: "cuda-nvptx-fb") : i1, i1 = false
    %descriptor_set_layout = hal.descriptor_set_layout.create device(%device : !hal.device) flags("None") bindings([#hal.descriptor_set.binding<0, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<1, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<2, storage_buffer>]) : !hal.descriptor_set_layout
    %pipeline_layout = hal.pipeline_layout.create device(%device : !hal.device) push_constants(0) layouts([%descriptor_set_layout]) : !hal.pipeline_layout
    util.global.store %value, @_device_query_0 : i1
    util.global.store %pipeline_layout, @_pipeline_layout_0 : !hal.pipeline_layout
    cf.cond_br %value, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %exe = hal.executable.create device(%device : !hal.device) target(@matmul_static_dispatch_0::@cuda_nvptx_fb) layouts([%_pipeline_layout_0]) : !hal.executable
    cf.br ^bb3(%exe : !hal.executable)
  ^bb2:  // pred: ^bb0
    %0 = util.null : !hal.executable
    cf.br ^bb3(%0 : !hal.executable)
  ^bb3(%1: !hal.executable):  // 2 preds: ^bb1, ^bb2
    util.global.store %1, @_executable_matmul_static_dispatch_0 : !hal.executable
    util.initializer.return
  }
  hal.executable private @matmul_static_dispatch_0 {
    hal.executable.binary public @cuda_nvptx_fb attributes {data = dense<"0x08000000435544417CF8FFFF10000000480000003C000000500000000100000004000000250000006D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F3378337835000000010000000000000001000000030000000300000001000000200700002F2F0A2F2F2047656E657261746564206279204C4C564D204E56505458204261636B2D456E640A2F2F0A0A2E76657273696F6E20372E300A2E74617267657420736D5F38300A2E616464726573735F73697A652036340A0A092F2F202E676C6F626C096D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378350A0A2E76697369626C65202E656E747279206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F3378337835280A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F302C0A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F312C0A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F320A290A2E6D61786E74696420332C20332C20310A7B0A092E726567202E623332200925723C333E3B0A092E726567202E663332200925663C32323E3B0A092E726567202E62363420092572643C31363E3B0A0A096C642E706172616D2E7536342009257264312C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F305D3B0A096C642E706172616D2E7536342009257264322C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F325D3B0A09637674612E746F2E676C6F62616C2E7536342009257264332C20257264323B0A096C642E706172616D2E7536342009257264342C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F315D3B0A09637674612E746F2E676C6F62616C2E7536342009257264352C20257264343B0A09637674612E746F2E676C6F62616C2E7536342009257264362C20257264313B0A096D6F762E75333220092572312C20257469642E783B0A096376742E7536342E7533322009257264372C202572313B0A096D6F762E75333220092572322C20257469642E793B0A096D756C2E776964652E7533322009257264382C202572322C20333B0A096164642E7336342009257264392C20257264382C20257264373B0A0973686C2E623634200925726431302C20257264392C20323B0A096164642E733634200925726431312C20257264332C2025726431303B0A096C642E676C6F62616C2E66333220092566312C205B25726431315D3B0A096D756C2E776964652E753332200925726431322C202572322C2032303B0A096164642E733634200925726431332C20257264362C2025726431323B0A096C642E676C6F62616C2E6E632E66333220092566322C205B25726431335D3B0A096D756C2E776964652E753332200925726431342C202572312C20343B0A096164642E733634200925726431352C20257264352C2025726431343B0A096C642E676C6F62616C2E6E632E66333220092566332C205B25726431355D3B0A096D756C2E726E2E66333220092566342C202566322C202566333B0A096164642E726E2E66333220092566352C202566312C202566343B0A096C642E676C6F62616C2E6E632E66333220092566362C205B25726431332B345D3B0A096C642E676C6F62616C2E6E632E66333220092566372C205B25726431352B31325D3B0A096D756C2E726E2E66333220092566382C202566362C202566373B0A096164642E726E2E66333220092566392C202566352C202566383B0A096C642E676C6F62616C2E6E632E6633322009256631302C205B25726431332B385D3B0A096C642E676C6F62616C2E6E632E6633322009256631312C205B25726431352B32345D3B0A096D756C2E726E2E6633322009256631322C20256631302C20256631313B0A096164642E726E2E6633322009256631332C202566392C20256631323B0A096C642E676C6F62616C2E6E632E6633322009256631342C205B25726431332B31325D3B0A096C642E676C6F62616C2E6E632E6633322009256631352C205B25726431352B33365D3B0A096D756C2E726E2E6633322009256631362C20256631342C20256631353B0A096164642E726E2E6633322009256631372C20256631332C20256631363B0A0973742E676C6F62616C2E66333220095B25726431315D2C20256631373B0A096C642E676C6F62616C2E6E632E6633322009256631382C205B25726431332B31365D3B0A096C642E676C6F62616C2E6E632E6633322009256631392C205B25726431352B34385D3B0A096D756C2E726E2E6633322009256632302C20256631382C20256631393B0A096164642E726E2E6633322009256632312C20256631372C20256632303B0A0973742E676C6F62616C2E66333220095B25726431315D2C20256632313B0A097265743B0A0A7D0A0C001400040008000C001000"> : vector<1944xi8>, format = "cuda-nvptx-fb", mime_type = "application/x-flatbuffers"}
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c-1_i32 = arith.constant -1 : i32
    %c2 = arith.constant 2 : index
    %c-1_i64 = arith.constant -1 : i64
    %c0 = arith.constant 0 : index
    %c60 = arith.constant 60 : index
    %c36 = arith.constant 36 : index
    %c3 = arith.constant 3 : index
    %c1 = arith.constant 1 : index
    %c553648160_i32 = arith.constant 553648160 : i32
    %c1_i32 = arith.constant 1 : i32
    %c5 = arith.constant 5 : index
    %_device_query_0 = util.global.load @_device_query_0 : i1
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %_executable_matmul_static_dispatch_0 = util.global.load @_executable_matmul_static_dispatch_0 : !hal.executable
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %device = hal.ex.shared_device : !hal.device
    %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer_1 = hal.buffer_view.buffer<%arg2 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_1 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c36) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
    cf.cond_br %_device_query_0, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%_pipeline_layout_0 : !hal.pipeline_layout)[%c0] bindings([
      %c0 = (%buffer : !hal.buffer)[%c0, %c60], 
      %c1 = (%buffer_0 : !hal.buffer)[%c0, %c60], 
      %c2 = (%buffer_1 : !hal.buffer)[%c0, %c36]
    ])
    hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%_executable_matmul_static_dispatch_0 : !hal.executable)[0] workgroups([%c1, %c1, %c1])
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    %0 = util.null : !hal.fence
    %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) commands([%cmd])
    %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c36] shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32) : !hal.buffer_view
    return %view : !hal.buffer_view
  ^bb2:  // pred: ^bb0
    util.unreachable "device not supported in the compiled configuration"
  }
}


// -----// IR Dump After Canonicalizer (canonicalize) //----- //
util.initializer {
  %device = hal.ex.shared_device : !hal.device
  %ok, %value = hal.device.query<%device : !hal.device> key("hal.executable.format" :: "cuda-nvptx-fb") : i1, i1 = false
  %descriptor_set_layout = hal.descriptor_set_layout.create device(%device : !hal.device) flags("None") bindings([#hal.descriptor_set.binding<0, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<1, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<2, storage_buffer>]) : !hal.descriptor_set_layout
  %pipeline_layout = hal.pipeline_layout.create device(%device : !hal.device) push_constants(0) layouts([%descriptor_set_layout]) : !hal.pipeline_layout
  util.global.store %value, @_device_query_0 : i1
  util.global.store %pipeline_layout, @_pipeline_layout_0 : !hal.pipeline_layout
  cf.cond_br %value, ^bb1, ^bb2
^bb1:  // pred: ^bb0
  %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
  %exe = hal.executable.create device(%device : !hal.device) target(@matmul_static_dispatch_0::@cuda_nvptx_fb) layouts([%_pipeline_layout_0]) : !hal.executable
  cf.br ^bb3(%exe : !hal.executable)
^bb2:  // pred: ^bb0
  %0 = util.null : !hal.executable
  cf.br ^bb3(%0 : !hal.executable)
^bb3(%1: !hal.executable):  // 2 preds: ^bb1, ^bb2
  util.global.store %1, @_executable_matmul_static_dispatch_0 : !hal.executable
  util.initializer.return
}

// -----// IR Dump After Canonicalizer (canonicalize) //----- //
func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c-1_i32 = arith.constant -1 : i32
  %c2 = arith.constant 2 : index
  %c-1_i64 = arith.constant -1 : i64
  %c0 = arith.constant 0 : index
  %c60 = arith.constant 60 : index
  %c36 = arith.constant 36 : index
  %c3 = arith.constant 3 : index
  %c1 = arith.constant 1 : index
  %c553648160_i32 = arith.constant 553648160 : i32
  %c1_i32 = arith.constant 1 : i32
  %c5 = arith.constant 5 : index
  %_device_query_0 = util.global.load @_device_query_0 : i1
  %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
  %_executable_matmul_static_dispatch_0 = util.global.load @_executable_matmul_static_dispatch_0 : !hal.executable
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
  %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
  %device = hal.ex.shared_device : !hal.device
  %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
  hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
  hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %buffer_1 = hal.buffer_view.buffer<%arg2 : !hal.buffer_view> : !hal.buffer
  hal.buffer.assert<%buffer_1 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c36) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
  cf.cond_br %_device_query_0, ^bb1, ^bb2
^bb1:  // pred: ^bb0
  hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%_pipeline_layout_0 : !hal.pipeline_layout)[%c0] bindings([
    %c0 = (%buffer : !hal.buffer)[%c0, %c60], 
    %c1 = (%buffer_0 : !hal.buffer)[%c0, %c60], 
    %c2 = (%buffer_1 : !hal.buffer)[%c0, %c36]
  ])
  hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%_executable_matmul_static_dispatch_0 : !hal.executable)[0] workgroups([%c1, %c1, %c1])
  hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
  hal.command_buffer.finalize<%cmd : !hal.command_buffer>
  %0 = util.null : !hal.fence
  %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
  hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) commands([%cmd])
  %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
  util.status.check_ok %status, "failed to wait on timepoint"
  %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c36] shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32) : !hal.buffer_view
  return %view : !hal.buffer_view
^bb2:  // pred: ^bb0
  util.unreachable "device not supported in the compiled configuration"
}

// -----// IR Dump After Inliner (inline) //----- //
#executable_target_cuda_nvptx_fb = #hal.executable.target<"cuda", "cuda-nvptx-fb", {target_arch = "sm_80"}>
#device_target_cuda = #hal.device.target<"cuda", {executable_targets = [#executable_target_cuda_nvptx_fb], legacy_sync}>
module attributes {hal.device.targets = [#device_target_cuda]} {
  util.global private @_device_query_0 : i1
  util.global private @_pipeline_layout_0 : !hal.pipeline_layout
  util.global private @_executable_matmul_static_dispatch_0 : !hal.executable
  util.initializer {
    %device = hal.ex.shared_device : !hal.device
    %ok, %value = hal.device.query<%device : !hal.device> key("hal.executable.format" :: "cuda-nvptx-fb") : i1, i1 = false
    %descriptor_set_layout = hal.descriptor_set_layout.create device(%device : !hal.device) flags("None") bindings([#hal.descriptor_set.binding<0, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<1, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<2, storage_buffer>]) : !hal.descriptor_set_layout
    %pipeline_layout = hal.pipeline_layout.create device(%device : !hal.device) push_constants(0) layouts([%descriptor_set_layout]) : !hal.pipeline_layout
    util.global.store %value, @_device_query_0 : i1
    util.global.store %pipeline_layout, @_pipeline_layout_0 : !hal.pipeline_layout
    cf.cond_br %value, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %exe = hal.executable.create device(%device : !hal.device) target(@matmul_static_dispatch_0::@cuda_nvptx_fb) layouts([%_pipeline_layout_0]) : !hal.executable
    cf.br ^bb3(%exe : !hal.executable)
  ^bb2:  // pred: ^bb0
    %0 = util.null : !hal.executable
    cf.br ^bb3(%0 : !hal.executable)
  ^bb3(%1: !hal.executable):  // 2 preds: ^bb1, ^bb2
    util.global.store %1, @_executable_matmul_static_dispatch_0 : !hal.executable
    util.initializer.return
  }
  hal.executable private @matmul_static_dispatch_0 {
    hal.executable.binary public @cuda_nvptx_fb attributes {data = dense<"0x08000000435544417CF8FFFF10000000480000003C000000500000000100000004000000250000006D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F3378337835000000010000000000000001000000030000000300000001000000200700002F2F0A2F2F2047656E657261746564206279204C4C564D204E56505458204261636B2D456E640A2F2F0A0A2E76657273696F6E20372E300A2E74617267657420736D5F38300A2E616464726573735F73697A652036340A0A092F2F202E676C6F626C096D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378350A0A2E76697369626C65202E656E747279206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F3378337835280A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F302C0A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F312C0A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F320A290A2E6D61786E74696420332C20332C20310A7B0A092E726567202E623332200925723C333E3B0A092E726567202E663332200925663C32323E3B0A092E726567202E62363420092572643C31363E3B0A0A096C642E706172616D2E7536342009257264312C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F305D3B0A096C642E706172616D2E7536342009257264322C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F325D3B0A09637674612E746F2E676C6F62616C2E7536342009257264332C20257264323B0A096C642E706172616D2E7536342009257264342C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F315D3B0A09637674612E746F2E676C6F62616C2E7536342009257264352C20257264343B0A09637674612E746F2E676C6F62616C2E7536342009257264362C20257264313B0A096D6F762E75333220092572312C20257469642E783B0A096376742E7536342E7533322009257264372C202572313B0A096D6F762E75333220092572322C20257469642E793B0A096D756C2E776964652E7533322009257264382C202572322C20333B0A096164642E7336342009257264392C20257264382C20257264373B0A0973686C2E623634200925726431302C20257264392C20323B0A096164642E733634200925726431312C20257264332C2025726431303B0A096C642E676C6F62616C2E66333220092566312C205B25726431315D3B0A096D756C2E776964652E753332200925726431322C202572322C2032303B0A096164642E733634200925726431332C20257264362C2025726431323B0A096C642E676C6F62616C2E6E632E66333220092566322C205B25726431335D3B0A096D756C2E776964652E753332200925726431342C202572312C20343B0A096164642E733634200925726431352C20257264352C2025726431343B0A096C642E676C6F62616C2E6E632E66333220092566332C205B25726431355D3B0A096D756C2E726E2E66333220092566342C202566322C202566333B0A096164642E726E2E66333220092566352C202566312C202566343B0A096C642E676C6F62616C2E6E632E66333220092566362C205B25726431332B345D3B0A096C642E676C6F62616C2E6E632E66333220092566372C205B25726431352B31325D3B0A096D756C2E726E2E66333220092566382C202566362C202566373B0A096164642E726E2E66333220092566392C202566352C202566383B0A096C642E676C6F62616C2E6E632E6633322009256631302C205B25726431332B385D3B0A096C642E676C6F62616C2E6E632E6633322009256631312C205B25726431352B32345D3B0A096D756C2E726E2E6633322009256631322C20256631302C20256631313B0A096164642E726E2E6633322009256631332C202566392C20256631323B0A096C642E676C6F62616C2E6E632E6633322009256631342C205B25726431332B31325D3B0A096C642E676C6F62616C2E6E632E6633322009256631352C205B25726431352B33365D3B0A096D756C2E726E2E6633322009256631362C20256631342C20256631353B0A096164642E726E2E6633322009256631372C20256631332C20256631363B0A0973742E676C6F62616C2E66333220095B25726431315D2C20256631373B0A096C642E676C6F62616C2E6E632E6633322009256631382C205B25726431332B31365D3B0A096C642E676C6F62616C2E6E632E6633322009256631392C205B25726431352B34385D3B0A096D756C2E726E2E6633322009256632302C20256631382C20256631393B0A096164642E726E2E6633322009256632312C20256631372C20256632303B0A0973742E676C6F62616C2E66333220095B25726431315D2C20256632313B0A097265743B0A0A7D0A0C001400040008000C001000"> : vector<1944xi8>, format = "cuda-nvptx-fb", mime_type = "application/x-flatbuffers"}
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c-1_i32 = arith.constant -1 : i32
    %c2 = arith.constant 2 : index
    %c-1_i64 = arith.constant -1 : i64
    %c0 = arith.constant 0 : index
    %c60 = arith.constant 60 : index
    %c36 = arith.constant 36 : index
    %c3 = arith.constant 3 : index
    %c1 = arith.constant 1 : index
    %c553648160_i32 = arith.constant 553648160 : i32
    %c1_i32 = arith.constant 1 : i32
    %c5 = arith.constant 5 : index
    %_device_query_0 = util.global.load @_device_query_0 : i1
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %_executable_matmul_static_dispatch_0 = util.global.load @_executable_matmul_static_dispatch_0 : !hal.executable
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %device = hal.ex.shared_device : !hal.device
    %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer_1 = hal.buffer_view.buffer<%arg2 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_1 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c36) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
    cf.cond_br %_device_query_0, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%_pipeline_layout_0 : !hal.pipeline_layout)[%c0] bindings([
      %c0 = (%buffer : !hal.buffer)[%c0, %c60], 
      %c1 = (%buffer_0 : !hal.buffer)[%c0, %c60], 
      %c2 = (%buffer_1 : !hal.buffer)[%c0, %c36]
    ])
    hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%_executable_matmul_static_dispatch_0 : !hal.executable)[0] workgroups([%c1, %c1, %c1])
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    %0 = util.null : !hal.fence
    %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) commands([%cmd])
    %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c36] shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32) : !hal.buffer_view
    return %view : !hal.buffer_view
  ^bb2:  // pred: ^bb0
    util.unreachable "device not supported in the compiled configuration"
  }
}


// -----// IR Dump After SymbolDCE (symbol-dce) //----- //
#executable_target_cuda_nvptx_fb = #hal.executable.target<"cuda", "cuda-nvptx-fb", {target_arch = "sm_80"}>
#device_target_cuda = #hal.device.target<"cuda", {executable_targets = [#executable_target_cuda_nvptx_fb], legacy_sync}>
module attributes {hal.device.targets = [#device_target_cuda]} {
  util.global private @_device_query_0 : i1
  util.global private @_pipeline_layout_0 : !hal.pipeline_layout
  util.global private @_executable_matmul_static_dispatch_0 : !hal.executable
  util.initializer {
    %device = hal.ex.shared_device : !hal.device
    %ok, %value = hal.device.query<%device : !hal.device> key("hal.executable.format" :: "cuda-nvptx-fb") : i1, i1 = false
    %descriptor_set_layout = hal.descriptor_set_layout.create device(%device : !hal.device) flags("None") bindings([#hal.descriptor_set.binding<0, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<1, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<2, storage_buffer>]) : !hal.descriptor_set_layout
    %pipeline_layout = hal.pipeline_layout.create device(%device : !hal.device) push_constants(0) layouts([%descriptor_set_layout]) : !hal.pipeline_layout
    util.global.store %value, @_device_query_0 : i1
    util.global.store %pipeline_layout, @_pipeline_layout_0 : !hal.pipeline_layout
    cf.cond_br %value, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %exe = hal.executable.create device(%device : !hal.device) target(@matmul_static_dispatch_0::@cuda_nvptx_fb) layouts([%_pipeline_layout_0]) : !hal.executable
    cf.br ^bb3(%exe : !hal.executable)
  ^bb2:  // pred: ^bb0
    %0 = util.null : !hal.executable
    cf.br ^bb3(%0 : !hal.executable)
  ^bb3(%1: !hal.executable):  // 2 preds: ^bb1, ^bb2
    util.global.store %1, @_executable_matmul_static_dispatch_0 : !hal.executable
    util.initializer.return
  }
  hal.executable private @matmul_static_dispatch_0 {
    hal.executable.binary public @cuda_nvptx_fb attributes {data = dense<"0x08000000435544417CF8FFFF10000000480000003C000000500000000100000004000000250000006D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F3378337835000000010000000000000001000000030000000300000001000000200700002F2F0A2F2F2047656E657261746564206279204C4C564D204E56505458204261636B2D456E640A2F2F0A0A2E76657273696F6E20372E300A2E74617267657420736D5F38300A2E616464726573735F73697A652036340A0A092F2F202E676C6F626C096D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378350A0A2E76697369626C65202E656E747279206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F3378337835280A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F302C0A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F312C0A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F320A290A2E6D61786E74696420332C20332C20310A7B0A092E726567202E623332200925723C333E3B0A092E726567202E663332200925663C32323E3B0A092E726567202E62363420092572643C31363E3B0A0A096C642E706172616D2E7536342009257264312C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F305D3B0A096C642E706172616D2E7536342009257264322C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F325D3B0A09637674612E746F2E676C6F62616C2E7536342009257264332C20257264323B0A096C642E706172616D2E7536342009257264342C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F315D3B0A09637674612E746F2E676C6F62616C2E7536342009257264352C20257264343B0A09637674612E746F2E676C6F62616C2E7536342009257264362C20257264313B0A096D6F762E75333220092572312C20257469642E783B0A096376742E7536342E7533322009257264372C202572313B0A096D6F762E75333220092572322C20257469642E793B0A096D756C2E776964652E7533322009257264382C202572322C20333B0A096164642E7336342009257264392C20257264382C20257264373B0A0973686C2E623634200925726431302C20257264392C20323B0A096164642E733634200925726431312C20257264332C2025726431303B0A096C642E676C6F62616C2E66333220092566312C205B25726431315D3B0A096D756C2E776964652E753332200925726431322C202572322C2032303B0A096164642E733634200925726431332C20257264362C2025726431323B0A096C642E676C6F62616C2E6E632E66333220092566322C205B25726431335D3B0A096D756C2E776964652E753332200925726431342C202572312C20343B0A096164642E733634200925726431352C20257264352C2025726431343B0A096C642E676C6F62616C2E6E632E66333220092566332C205B25726431355D3B0A096D756C2E726E2E66333220092566342C202566322C202566333B0A096164642E726E2E66333220092566352C202566312C202566343B0A096C642E676C6F62616C2E6E632E66333220092566362C205B25726431332B345D3B0A096C642E676C6F62616C2E6E632E66333220092566372C205B25726431352B31325D3B0A096D756C2E726E2E66333220092566382C202566362C202566373B0A096164642E726E2E66333220092566392C202566352C202566383B0A096C642E676C6F62616C2E6E632E6633322009256631302C205B25726431332B385D3B0A096C642E676C6F62616C2E6E632E6633322009256631312C205B25726431352B32345D3B0A096D756C2E726E2E6633322009256631322C20256631302C20256631313B0A096164642E726E2E6633322009256631332C202566392C20256631323B0A096C642E676C6F62616C2E6E632E6633322009256631342C205B25726431332B31325D3B0A096C642E676C6F62616C2E6E632E6633322009256631352C205B25726431352B33365D3B0A096D756C2E726E2E6633322009256631362C20256631342C20256631353B0A096164642E726E2E6633322009256631372C20256631332C20256631363B0A0973742E676C6F62616C2E66333220095B25726431315D2C20256631373B0A096C642E676C6F62616C2E6E632E6633322009256631382C205B25726431332B31365D3B0A096C642E676C6F62616C2E6E632E6633322009256631392C205B25726431352B34385D3B0A096D756C2E726E2E6633322009256632302C20256631382C20256631393B0A096164642E726E2E6633322009256632312C20256631372C20256632303B0A0973742E676C6F62616C2E66333220095B25726431315D2C20256632313B0A097265743B0A0A7D0A0C001400040008000C001000"> : vector<1944xi8>, format = "cuda-nvptx-fb", mime_type = "application/x-flatbuffers"}
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c-1_i32 = arith.constant -1 : i32
    %c2 = arith.constant 2 : index
    %c-1_i64 = arith.constant -1 : i64
    %c0 = arith.constant 0 : index
    %c60 = arith.constant 60 : index
    %c36 = arith.constant 36 : index
    %c3 = arith.constant 3 : index
    %c1 = arith.constant 1 : index
    %c553648160_i32 = arith.constant 553648160 : i32
    %c1_i32 = arith.constant 1 : i32
    %c5 = arith.constant 5 : index
    %_device_query_0 = util.global.load @_device_query_0 : i1
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %_executable_matmul_static_dispatch_0 = util.global.load @_executable_matmul_static_dispatch_0 : !hal.executable
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %device = hal.ex.shared_device : !hal.device
    %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer_1 = hal.buffer_view.buffer<%arg2 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_1 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c36) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
    cf.cond_br %_device_query_0, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%_pipeline_layout_0 : !hal.pipeline_layout)[%c0] bindings([
      %c0 = (%buffer : !hal.buffer)[%c0, %c60], 
      %c1 = (%buffer_0 : !hal.buffer)[%c0, %c60], 
      %c2 = (%buffer_1 : !hal.buffer)[%c0, %c36]
    ])
    hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%_executable_matmul_static_dispatch_0 : !hal.executable)[0] workgroups([%c1, %c1, %c1])
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    %0 = util.null : !hal.fence
    %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) commands([%cmd])
    %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c36] shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32) : !hal.buffer_view
    return %view : !hal.buffer_view
  ^bb2:  // pred: ^bb0
    util.unreachable "device not supported in the compiled configuration"
  }
}


// -----// IR Dump After SCFForLoopCanonicalization (scf-for-loop-canonicalization) //----- //
util.initializer {
  %device = hal.ex.shared_device : !hal.device
  %ok, %value = hal.device.query<%device : !hal.device> key("hal.executable.format" :: "cuda-nvptx-fb") : i1, i1 = false
  %descriptor_set_layout = hal.descriptor_set_layout.create device(%device : !hal.device) flags("None") bindings([#hal.descriptor_set.binding<0, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<1, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<2, storage_buffer>]) : !hal.descriptor_set_layout
  %pipeline_layout = hal.pipeline_layout.create device(%device : !hal.device) push_constants(0) layouts([%descriptor_set_layout]) : !hal.pipeline_layout
  util.global.store %value, @_device_query_0 : i1
  util.global.store %pipeline_layout, @_pipeline_layout_0 : !hal.pipeline_layout
  cf.cond_br %value, ^bb1, ^bb2
^bb1:  // pred: ^bb0
  %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
  %exe = hal.executable.create device(%device : !hal.device) target(@matmul_static_dispatch_0::@cuda_nvptx_fb) layouts([%_pipeline_layout_0]) : !hal.executable
  cf.br ^bb3(%exe : !hal.executable)
^bb2:  // pred: ^bb0
  %0 = util.null : !hal.executable
  cf.br ^bb3(%0 : !hal.executable)
^bb3(%1: !hal.executable):  // 2 preds: ^bb1, ^bb2
  util.global.store %1, @_executable_matmul_static_dispatch_0 : !hal.executable
  util.initializer.return
}

// -----// IR Dump After LoopInvariantCodeMotion (loop-invariant-code-motion) //----- //
util.initializer {
  %device = hal.ex.shared_device : !hal.device
  %ok, %value = hal.device.query<%device : !hal.device> key("hal.executable.format" :: "cuda-nvptx-fb") : i1, i1 = false
  %descriptor_set_layout = hal.descriptor_set_layout.create device(%device : !hal.device) flags("None") bindings([#hal.descriptor_set.binding<0, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<1, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<2, storage_buffer>]) : !hal.descriptor_set_layout
  %pipeline_layout = hal.pipeline_layout.create device(%device : !hal.device) push_constants(0) layouts([%descriptor_set_layout]) : !hal.pipeline_layout
  util.global.store %value, @_device_query_0 : i1
  util.global.store %pipeline_layout, @_pipeline_layout_0 : !hal.pipeline_layout
  cf.cond_br %value, ^bb1, ^bb2
^bb1:  // pred: ^bb0
  %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
  %exe = hal.executable.create device(%device : !hal.device) target(@matmul_static_dispatch_0::@cuda_nvptx_fb) layouts([%_pipeline_layout_0]) : !hal.executable
  cf.br ^bb3(%exe : !hal.executable)
^bb2:  // pred: ^bb0
  %0 = util.null : !hal.executable
  cf.br ^bb3(%0 : !hal.executable)
^bb3(%1: !hal.executable):  // 2 preds: ^bb1, ^bb2
  util.global.store %1, @_executable_matmul_static_dispatch_0 : !hal.executable
  util.initializer.return
}

// -----// IR Dump After SCFToControlFlow (convert-scf-to-cf) //----- //
util.initializer {
  %device = hal.ex.shared_device : !hal.device
  %ok, %value = hal.device.query<%device : !hal.device> key("hal.executable.format" :: "cuda-nvptx-fb") : i1, i1 = false
  %descriptor_set_layout = hal.descriptor_set_layout.create device(%device : !hal.device) flags("None") bindings([#hal.descriptor_set.binding<0, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<1, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<2, storage_buffer>]) : !hal.descriptor_set_layout
  %pipeline_layout = hal.pipeline_layout.create device(%device : !hal.device) push_constants(0) layouts([%descriptor_set_layout]) : !hal.pipeline_layout
  util.global.store %value, @_device_query_0 : i1
  util.global.store %pipeline_layout, @_pipeline_layout_0 : !hal.pipeline_layout
  cf.cond_br %value, ^bb1, ^bb2
^bb1:  // pred: ^bb0
  %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
  %exe = hal.executable.create device(%device : !hal.device) target(@matmul_static_dispatch_0::@cuda_nvptx_fb) layouts([%_pipeline_layout_0]) : !hal.executable
  cf.br ^bb3(%exe : !hal.executable)
^bb2:  // pred: ^bb0
  %0 = util.null : !hal.executable
  cf.br ^bb3(%0 : !hal.executable)
^bb3(%1: !hal.executable):  // 2 preds: ^bb1, ^bb2
  util.global.store %1, @_executable_matmul_static_dispatch_0 : !hal.executable
  util.initializer.return
}

// -----// IR Dump After ConvertAffineToStandard (lower-affine) //----- //
util.initializer {
  %device = hal.ex.shared_device : !hal.device
  %ok, %value = hal.device.query<%device : !hal.device> key("hal.executable.format" :: "cuda-nvptx-fb") : i1, i1 = false
  %descriptor_set_layout = hal.descriptor_set_layout.create device(%device : !hal.device) flags("None") bindings([#hal.descriptor_set.binding<0, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<1, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<2, storage_buffer>]) : !hal.descriptor_set_layout
  %pipeline_layout = hal.pipeline_layout.create device(%device : !hal.device) push_constants(0) layouts([%descriptor_set_layout]) : !hal.pipeline_layout
  util.global.store %value, @_device_query_0 : i1
  util.global.store %pipeline_layout, @_pipeline_layout_0 : !hal.pipeline_layout
  cf.cond_br %value, ^bb1, ^bb2
^bb1:  // pred: ^bb0
  %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
  %exe = hal.executable.create device(%device : !hal.device) target(@matmul_static_dispatch_0::@cuda_nvptx_fb) layouts([%_pipeline_layout_0]) : !hal.executable
  cf.br ^bb3(%exe : !hal.executable)
^bb2:  // pred: ^bb0
  %0 = util.null : !hal.executable
  cf.br ^bb3(%0 : !hal.executable)
^bb3(%1: !hal.executable):  // 2 preds: ^bb1, ^bb2
  util.global.store %1, @_executable_matmul_static_dispatch_0 : !hal.executable
  util.initializer.return
}

// -----// IR Dump After ArithUnsignedWhenEquivalent (arith-unsigned-when-equivalent) //----- //
util.initializer {
  %device = hal.ex.shared_device : !hal.device
  %ok, %value = hal.device.query<%device : !hal.device> key("hal.executable.format" :: "cuda-nvptx-fb") : i1, i1 = false
  %descriptor_set_layout = hal.descriptor_set_layout.create device(%device : !hal.device) flags("None") bindings([#hal.descriptor_set.binding<0, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<1, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<2, storage_buffer>]) : !hal.descriptor_set_layout
  %pipeline_layout = hal.pipeline_layout.create device(%device : !hal.device) push_constants(0) layouts([%descriptor_set_layout]) : !hal.pipeline_layout
  util.global.store %value, @_device_query_0 : i1
  util.global.store %pipeline_layout, @_pipeline_layout_0 : !hal.pipeline_layout
  cf.cond_br %value, ^bb1, ^bb2
^bb1:  // pred: ^bb0
  %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
  %exe = hal.executable.create device(%device : !hal.device) target(@matmul_static_dispatch_0::@cuda_nvptx_fb) layouts([%_pipeline_layout_0]) : !hal.executable
  cf.br ^bb3(%exe : !hal.executable)
^bb2:  // pred: ^bb0
  %0 = util.null : !hal.executable
  cf.br ^bb3(%0 : !hal.executable)
^bb3(%1: !hal.executable):  // 2 preds: ^bb1, ^bb2
  util.global.store %1, @_executable_matmul_static_dispatch_0 : !hal.executable
  util.initializer.return
}

// -----// IR Dump After SCFForLoopCanonicalization (scf-for-loop-canonicalization) //----- //
func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c-1_i32 = arith.constant -1 : i32
  %c2 = arith.constant 2 : index
  %c-1_i64 = arith.constant -1 : i64
  %c0 = arith.constant 0 : index
  %c60 = arith.constant 60 : index
  %c36 = arith.constant 36 : index
  %c3 = arith.constant 3 : index
  %c1 = arith.constant 1 : index
  %c553648160_i32 = arith.constant 553648160 : i32
  %c1_i32 = arith.constant 1 : i32
  %c5 = arith.constant 5 : index
  %_device_query_0 = util.global.load @_device_query_0 : i1
  %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
  %_executable_matmul_static_dispatch_0 = util.global.load @_executable_matmul_static_dispatch_0 : !hal.executable
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
  %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
  %device = hal.ex.shared_device : !hal.device
  %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
  hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
  hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %buffer_1 = hal.buffer_view.buffer<%arg2 : !hal.buffer_view> : !hal.buffer
  hal.buffer.assert<%buffer_1 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c36) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
  cf.cond_br %_device_query_0, ^bb1, ^bb2
^bb1:  // pred: ^bb0
  hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%_pipeline_layout_0 : !hal.pipeline_layout)[%c0] bindings([
    %c0 = (%buffer : !hal.buffer)[%c0, %c60], 
    %c1 = (%buffer_0 : !hal.buffer)[%c0, %c60], 
    %c2 = (%buffer_1 : !hal.buffer)[%c0, %c36]
  ])
  hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%_executable_matmul_static_dispatch_0 : !hal.executable)[0] workgroups([%c1, %c1, %c1])
  hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
  hal.command_buffer.finalize<%cmd : !hal.command_buffer>
  %0 = util.null : !hal.fence
  %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
  hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) commands([%cmd])
  %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
  util.status.check_ok %status, "failed to wait on timepoint"
  %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c36] shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32) : !hal.buffer_view
  return %view : !hal.buffer_view
^bb2:  // pred: ^bb0
  util.unreachable "device not supported in the compiled configuration"
}

// -----// IR Dump After LoopCoalescing (affine-loop-coalescing) //----- //
func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c-1_i32 = arith.constant -1 : i32
  %c2 = arith.constant 2 : index
  %c-1_i64 = arith.constant -1 : i64
  %c0 = arith.constant 0 : index
  %c60 = arith.constant 60 : index
  %c36 = arith.constant 36 : index
  %c3 = arith.constant 3 : index
  %c1 = arith.constant 1 : index
  %c553648160_i32 = arith.constant 553648160 : i32
  %c1_i32 = arith.constant 1 : i32
  %c5 = arith.constant 5 : index
  %_device_query_0 = util.global.load @_device_query_0 : i1
  %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
  %_executable_matmul_static_dispatch_0 = util.global.load @_executable_matmul_static_dispatch_0 : !hal.executable
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
  %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
  %device = hal.ex.shared_device : !hal.device
  %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
  hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
  hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %buffer_1 = hal.buffer_view.buffer<%arg2 : !hal.buffer_view> : !hal.buffer
  hal.buffer.assert<%buffer_1 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c36) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
  cf.cond_br %_device_query_0, ^bb1, ^bb2
^bb1:  // pred: ^bb0
  hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%_pipeline_layout_0 : !hal.pipeline_layout)[%c0] bindings([
    %c0 = (%buffer : !hal.buffer)[%c0, %c60], 
    %c1 = (%buffer_0 : !hal.buffer)[%c0, %c60], 
    %c2 = (%buffer_1 : !hal.buffer)[%c0, %c36]
  ])
  hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%_executable_matmul_static_dispatch_0 : !hal.executable)[0] workgroups([%c1, %c1, %c1])
  hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
  hal.command_buffer.finalize<%cmd : !hal.command_buffer>
  %0 = util.null : !hal.fence
  %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
  hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) commands([%cmd])
  %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
  util.status.check_ok %status, "failed to wait on timepoint"
  %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c36] shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32) : !hal.buffer_view
  return %view : !hal.buffer_view
^bb2:  // pred: ^bb0
  util.unreachable "device not supported in the compiled configuration"
}

// -----// IR Dump After LoopInvariantCodeMotion (loop-invariant-code-motion) //----- //
func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c-1_i32 = arith.constant -1 : i32
  %c2 = arith.constant 2 : index
  %c-1_i64 = arith.constant -1 : i64
  %c0 = arith.constant 0 : index
  %c60 = arith.constant 60 : index
  %c36 = arith.constant 36 : index
  %c3 = arith.constant 3 : index
  %c1 = arith.constant 1 : index
  %c553648160_i32 = arith.constant 553648160 : i32
  %c1_i32 = arith.constant 1 : i32
  %c5 = arith.constant 5 : index
  %_device_query_0 = util.global.load @_device_query_0 : i1
  %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
  %_executable_matmul_static_dispatch_0 = util.global.load @_executable_matmul_static_dispatch_0 : !hal.executable
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
  %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
  %device = hal.ex.shared_device : !hal.device
  %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
  hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
  hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %buffer_1 = hal.buffer_view.buffer<%arg2 : !hal.buffer_view> : !hal.buffer
  hal.buffer.assert<%buffer_1 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c36) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
  cf.cond_br %_device_query_0, ^bb1, ^bb2
^bb1:  // pred: ^bb0
  hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%_pipeline_layout_0 : !hal.pipeline_layout)[%c0] bindings([
    %c0 = (%buffer : !hal.buffer)[%c0, %c60], 
    %c1 = (%buffer_0 : !hal.buffer)[%c0, %c60], 
    %c2 = (%buffer_1 : !hal.buffer)[%c0, %c36]
  ])
  hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%_executable_matmul_static_dispatch_0 : !hal.executable)[0] workgroups([%c1, %c1, %c1])
  hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
  hal.command_buffer.finalize<%cmd : !hal.command_buffer>
  %0 = util.null : !hal.fence
  %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
  hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) commands([%cmd])
  %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
  util.status.check_ok %status, "failed to wait on timepoint"
  %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c36] shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32) : !hal.buffer_view
  return %view : !hal.buffer_view
^bb2:  // pred: ^bb0
  util.unreachable "device not supported in the compiled configuration"
}

// -----// IR Dump After SCFToControlFlow (convert-scf-to-cf) //----- //
func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c-1_i32 = arith.constant -1 : i32
  %c2 = arith.constant 2 : index
  %c-1_i64 = arith.constant -1 : i64
  %c0 = arith.constant 0 : index
  %c60 = arith.constant 60 : index
  %c36 = arith.constant 36 : index
  %c3 = arith.constant 3 : index
  %c1 = arith.constant 1 : index
  %c553648160_i32 = arith.constant 553648160 : i32
  %c1_i32 = arith.constant 1 : i32
  %c5 = arith.constant 5 : index
  %_device_query_0 = util.global.load @_device_query_0 : i1
  %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
  %_executable_matmul_static_dispatch_0 = util.global.load @_executable_matmul_static_dispatch_0 : !hal.executable
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
  %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
  %device = hal.ex.shared_device : !hal.device
  %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
  hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
  hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %buffer_1 = hal.buffer_view.buffer<%arg2 : !hal.buffer_view> : !hal.buffer
  hal.buffer.assert<%buffer_1 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c36) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
  cf.cond_br %_device_query_0, ^bb1, ^bb2
^bb1:  // pred: ^bb0
  hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%_pipeline_layout_0 : !hal.pipeline_layout)[%c0] bindings([
    %c0 = (%buffer : !hal.buffer)[%c0, %c60], 
    %c1 = (%buffer_0 : !hal.buffer)[%c0, %c60], 
    %c2 = (%buffer_1 : !hal.buffer)[%c0, %c36]
  ])
  hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%_executable_matmul_static_dispatch_0 : !hal.executable)[0] workgroups([%c1, %c1, %c1])
  hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
  hal.command_buffer.finalize<%cmd : !hal.command_buffer>
  %0 = util.null : !hal.fence
  %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
  hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) commands([%cmd])
  %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
  util.status.check_ok %status, "failed to wait on timepoint"
  %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c36] shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32) : !hal.buffer_view
  return %view : !hal.buffer_view
^bb2:  // pred: ^bb0
  util.unreachable "device not supported in the compiled configuration"
}

// -----// IR Dump After ConvertAffineToStandard (lower-affine) //----- //
func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c-1_i32 = arith.constant -1 : i32
  %c2 = arith.constant 2 : index
  %c-1_i64 = arith.constant -1 : i64
  %c0 = arith.constant 0 : index
  %c60 = arith.constant 60 : index
  %c36 = arith.constant 36 : index
  %c3 = arith.constant 3 : index
  %c1 = arith.constant 1 : index
  %c553648160_i32 = arith.constant 553648160 : i32
  %c1_i32 = arith.constant 1 : i32
  %c5 = arith.constant 5 : index
  %_device_query_0 = util.global.load @_device_query_0 : i1
  %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
  %_executable_matmul_static_dispatch_0 = util.global.load @_executable_matmul_static_dispatch_0 : !hal.executable
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
  %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
  %device = hal.ex.shared_device : !hal.device
  %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
  hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
  hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %buffer_1 = hal.buffer_view.buffer<%arg2 : !hal.buffer_view> : !hal.buffer
  hal.buffer.assert<%buffer_1 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c36) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
  cf.cond_br %_device_query_0, ^bb1, ^bb2
^bb1:  // pred: ^bb0
  hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%_pipeline_layout_0 : !hal.pipeline_layout)[%c0] bindings([
    %c0 = (%buffer : !hal.buffer)[%c0, %c60], 
    %c1 = (%buffer_0 : !hal.buffer)[%c0, %c60], 
    %c2 = (%buffer_1 : !hal.buffer)[%c0, %c36]
  ])
  hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%_executable_matmul_static_dispatch_0 : !hal.executable)[0] workgroups([%c1, %c1, %c1])
  hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
  hal.command_buffer.finalize<%cmd : !hal.command_buffer>
  %0 = util.null : !hal.fence
  %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
  hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) commands([%cmd])
  %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
  util.status.check_ok %status, "failed to wait on timepoint"
  %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c36] shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32) : !hal.buffer_view
  return %view : !hal.buffer_view
^bb2:  // pred: ^bb0
  util.unreachable "device not supported in the compiled configuration"
}

// -----// IR Dump After ArithUnsignedWhenEquivalent (arith-unsigned-when-equivalent) //----- //
func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c-1_i32 = arith.constant -1 : i32
  %c2 = arith.constant 2 : index
  %c-1_i64 = arith.constant -1 : i64
  %c0 = arith.constant 0 : index
  %c60 = arith.constant 60 : index
  %c36 = arith.constant 36 : index
  %c3 = arith.constant 3 : index
  %c1 = arith.constant 1 : index
  %c553648160_i32 = arith.constant 553648160 : i32
  %c1_i32 = arith.constant 1 : i32
  %c5 = arith.constant 5 : index
  %_device_query_0 = util.global.load @_device_query_0 : i1
  %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
  %_executable_matmul_static_dispatch_0 = util.global.load @_executable_matmul_static_dispatch_0 : !hal.executable
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
  %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
  %device = hal.ex.shared_device : !hal.device
  %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
  hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
  hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %buffer_1 = hal.buffer_view.buffer<%arg2 : !hal.buffer_view> : !hal.buffer
  hal.buffer.assert<%buffer_1 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c36) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
  cf.cond_br %_device_query_0, ^bb1, ^bb2
^bb1:  // pred: ^bb0
  hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%_pipeline_layout_0 : !hal.pipeline_layout)[%c0] bindings([
    %c0 = (%buffer : !hal.buffer)[%c0, %c60], 
    %c1 = (%buffer_0 : !hal.buffer)[%c0, %c60], 
    %c2 = (%buffer_1 : !hal.buffer)[%c0, %c36]
  ])
  hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%_executable_matmul_static_dispatch_0 : !hal.executable)[0] workgroups([%c1, %c1, %c1])
  hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
  hal.command_buffer.finalize<%cmd : !hal.command_buffer>
  %0 = util.null : !hal.fence
  %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
  hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) commands([%cmd])
  %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
  util.status.check_ok %status, "failed to wait on timepoint"
  %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c36] shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32) : !hal.buffer_view
  return %view : !hal.buffer_view
^bb2:  // pred: ^bb0
  util.unreachable "device not supported in the compiled configuration"
}

// -----// IR Dump After PropagateSubranges (iree-util-propagate-subranges) //----- //
#executable_target_cuda_nvptx_fb = #hal.executable.target<"cuda", "cuda-nvptx-fb", {target_arch = "sm_80"}>
#device_target_cuda = #hal.device.target<"cuda", {executable_targets = [#executable_target_cuda_nvptx_fb], legacy_sync}>
module attributes {hal.device.targets = [#device_target_cuda]} {
  util.global private @_device_query_0 : i1
  util.global private @_pipeline_layout_0 : !hal.pipeline_layout
  util.global private @_executable_matmul_static_dispatch_0 : !hal.executable
  util.initializer {
    %device = hal.ex.shared_device : !hal.device
    %ok, %value = hal.device.query<%device : !hal.device> key("hal.executable.format" :: "cuda-nvptx-fb") : i1, i1 = false
    %descriptor_set_layout = hal.descriptor_set_layout.create device(%device : !hal.device) flags("None") bindings([#hal.descriptor_set.binding<0, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<1, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<2, storage_buffer>]) : !hal.descriptor_set_layout
    %pipeline_layout = hal.pipeline_layout.create device(%device : !hal.device) push_constants(0) layouts([%descriptor_set_layout]) : !hal.pipeline_layout
    util.global.store %value, @_device_query_0 : i1
    util.global.store %pipeline_layout, @_pipeline_layout_0 : !hal.pipeline_layout
    cf.cond_br %value, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %exe = hal.executable.create device(%device : !hal.device) target(@matmul_static_dispatch_0::@cuda_nvptx_fb) layouts([%_pipeline_layout_0]) : !hal.executable
    cf.br ^bb3(%exe : !hal.executable)
  ^bb2:  // pred: ^bb0
    %0 = util.null : !hal.executable
    cf.br ^bb3(%0 : !hal.executable)
  ^bb3(%1: !hal.executable):  // 2 preds: ^bb1, ^bb2
    util.global.store %1, @_executable_matmul_static_dispatch_0 : !hal.executable
    util.initializer.return
  }
  hal.executable private @matmul_static_dispatch_0 {
    hal.executable.binary public @cuda_nvptx_fb attributes {data = dense<"0x08000000435544417CF8FFFF10000000480000003C000000500000000100000004000000250000006D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F3378337835000000010000000000000001000000030000000300000001000000200700002F2F0A2F2F2047656E657261746564206279204C4C564D204E56505458204261636B2D456E640A2F2F0A0A2E76657273696F6E20372E300A2E74617267657420736D5F38300A2E616464726573735F73697A652036340A0A092F2F202E676C6F626C096D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378350A0A2E76697369626C65202E656E747279206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F3378337835280A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F302C0A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F312C0A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F320A290A2E6D61786E74696420332C20332C20310A7B0A092E726567202E623332200925723C333E3B0A092E726567202E663332200925663C32323E3B0A092E726567202E62363420092572643C31363E3B0A0A096C642E706172616D2E7536342009257264312C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F305D3B0A096C642E706172616D2E7536342009257264322C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F325D3B0A09637674612E746F2E676C6F62616C2E7536342009257264332C20257264323B0A096C642E706172616D2E7536342009257264342C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F315D3B0A09637674612E746F2E676C6F62616C2E7536342009257264352C20257264343B0A09637674612E746F2E676C6F62616C2E7536342009257264362C20257264313B0A096D6F762E75333220092572312C20257469642E783B0A096376742E7536342E7533322009257264372C202572313B0A096D6F762E75333220092572322C20257469642E793B0A096D756C2E776964652E7533322009257264382C202572322C20333B0A096164642E7336342009257264392C20257264382C20257264373B0A0973686C2E623634200925726431302C20257264392C20323B0A096164642E733634200925726431312C20257264332C2025726431303B0A096C642E676C6F62616C2E66333220092566312C205B25726431315D3B0A096D756C2E776964652E753332200925726431322C202572322C2032303B0A096164642E733634200925726431332C20257264362C2025726431323B0A096C642E676C6F62616C2E6E632E66333220092566322C205B25726431335D3B0A096D756C2E776964652E753332200925726431342C202572312C20343B0A096164642E733634200925726431352C20257264352C2025726431343B0A096C642E676C6F62616C2E6E632E66333220092566332C205B25726431355D3B0A096D756C2E726E2E66333220092566342C202566322C202566333B0A096164642E726E2E66333220092566352C202566312C202566343B0A096C642E676C6F62616C2E6E632E66333220092566362C205B25726431332B345D3B0A096C642E676C6F62616C2E6E632E66333220092566372C205B25726431352B31325D3B0A096D756C2E726E2E66333220092566382C202566362C202566373B0A096164642E726E2E66333220092566392C202566352C202566383B0A096C642E676C6F62616C2E6E632E6633322009256631302C205B25726431332B385D3B0A096C642E676C6F62616C2E6E632E6633322009256631312C205B25726431352B32345D3B0A096D756C2E726E2E6633322009256631322C20256631302C20256631313B0A096164642E726E2E6633322009256631332C202566392C20256631323B0A096C642E676C6F62616C2E6E632E6633322009256631342C205B25726431332B31325D3B0A096C642E676C6F62616C2E6E632E6633322009256631352C205B25726431352B33365D3B0A096D756C2E726E2E6633322009256631362C20256631342C20256631353B0A096164642E726E2E6633322009256631372C20256631332C20256631363B0A0973742E676C6F62616C2E66333220095B25726431315D2C20256631373B0A096C642E676C6F62616C2E6E632E6633322009256631382C205B25726431332B31365D3B0A096C642E676C6F62616C2E6E632E6633322009256631392C205B25726431352B34385D3B0A096D756C2E726E2E6633322009256632302C20256631382C20256631393B0A096164642E726E2E6633322009256632312C20256631372C20256632303B0A0973742E676C6F62616C2E66333220095B25726431315D2C20256632313B0A097265743B0A0A7D0A0C001400040008000C001000"> : vector<1944xi8>, format = "cuda-nvptx-fb", mime_type = "application/x-flatbuffers"}
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c-1_i32 = arith.constant -1 : i32
    %c2 = arith.constant 2 : index
    %c-1_i64 = arith.constant -1 : i64
    %c0 = arith.constant 0 : index
    %c60 = arith.constant 60 : index
    %c36 = arith.constant 36 : index
    %c3 = arith.constant 3 : index
    %c1 = arith.constant 1 : index
    %c553648160_i32 = arith.constant 553648160 : i32
    %c1_i32 = arith.constant 1 : i32
    %c5 = arith.constant 5 : index
    %_device_query_0 = util.global.load @_device_query_0 : i1
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %_executable_matmul_static_dispatch_0 = util.global.load @_executable_matmul_static_dispatch_0 : !hal.executable
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %device = hal.ex.shared_device : !hal.device
    %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer_1 = hal.buffer_view.buffer<%arg2 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_1 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c36) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
    cf.cond_br %_device_query_0, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%_pipeline_layout_0 : !hal.pipeline_layout)[%c0] bindings([
      %c0 = (%buffer : !hal.buffer)[%c0, %c60], 
      %c1 = (%buffer_0 : !hal.buffer)[%c0, %c60], 
      %c2 = (%buffer_1 : !hal.buffer)[%c0, %c36]
    ])
    hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%_executable_matmul_static_dispatch_0 : !hal.executable)[0] workgroups([%c1, %c1, %c1])
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    %0 = util.null : !hal.fence
    %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) commands([%cmd])
    %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c36] shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32) : !hal.buffer_view
    return %view : !hal.buffer_view
  ^bb2:  // pred: ^bb0
    util.unreachable "device not supported in the compiled configuration"
  }
}


// -----// IR Dump After Canonicalizer (canonicalize) //----- //
#executable_target_cuda_nvptx_fb = #hal.executable.target<"cuda", "cuda-nvptx-fb", {target_arch = "sm_80"}>
#device_target_cuda = #hal.device.target<"cuda", {executable_targets = [#executable_target_cuda_nvptx_fb], legacy_sync}>
module attributes {hal.device.targets = [#device_target_cuda]} {
  util.global private @_device_query_0 : i1
  util.global private @_pipeline_layout_0 : !hal.pipeline_layout
  util.global private @_executable_matmul_static_dispatch_0 : !hal.executable
  util.initializer {
    %device = hal.ex.shared_device : !hal.device
    %ok, %value = hal.device.query<%device : !hal.device> key("hal.executable.format" :: "cuda-nvptx-fb") : i1, i1 = false
    %descriptor_set_layout = hal.descriptor_set_layout.create device(%device : !hal.device) flags("None") bindings([#hal.descriptor_set.binding<0, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<1, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<2, storage_buffer>]) : !hal.descriptor_set_layout
    %pipeline_layout = hal.pipeline_layout.create device(%device : !hal.device) push_constants(0) layouts([%descriptor_set_layout]) : !hal.pipeline_layout
    util.global.store %value, @_device_query_0 : i1
    util.global.store %pipeline_layout, @_pipeline_layout_0 : !hal.pipeline_layout
    cf.cond_br %value, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %exe = hal.executable.create device(%device : !hal.device) target(@matmul_static_dispatch_0::@cuda_nvptx_fb) layouts([%_pipeline_layout_0]) : !hal.executable
    cf.br ^bb3(%exe : !hal.executable)
  ^bb2:  // pred: ^bb0
    %0 = util.null : !hal.executable
    cf.br ^bb3(%0 : !hal.executable)
  ^bb3(%1: !hal.executable):  // 2 preds: ^bb1, ^bb2
    util.global.store %1, @_executable_matmul_static_dispatch_0 : !hal.executable
    util.initializer.return
  }
  hal.executable private @matmul_static_dispatch_0 {
    hal.executable.binary public @cuda_nvptx_fb attributes {data = dense<"0x08000000435544417CF8FFFF10000000480000003C000000500000000100000004000000250000006D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F3378337835000000010000000000000001000000030000000300000001000000200700002F2F0A2F2F2047656E657261746564206279204C4C564D204E56505458204261636B2D456E640A2F2F0A0A2E76657273696F6E20372E300A2E74617267657420736D5F38300A2E616464726573735F73697A652036340A0A092F2F202E676C6F626C096D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378350A0A2E76697369626C65202E656E747279206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F3378337835280A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F302C0A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F312C0A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F320A290A2E6D61786E74696420332C20332C20310A7B0A092E726567202E623332200925723C333E3B0A092E726567202E663332200925663C32323E3B0A092E726567202E62363420092572643C31363E3B0A0A096C642E706172616D2E7536342009257264312C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F305D3B0A096C642E706172616D2E7536342009257264322C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F325D3B0A09637674612E746F2E676C6F62616C2E7536342009257264332C20257264323B0A096C642E706172616D2E7536342009257264342C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F315D3B0A09637674612E746F2E676C6F62616C2E7536342009257264352C20257264343B0A09637674612E746F2E676C6F62616C2E7536342009257264362C20257264313B0A096D6F762E75333220092572312C20257469642E783B0A096376742E7536342E7533322009257264372C202572313B0A096D6F762E75333220092572322C20257469642E793B0A096D756C2E776964652E7533322009257264382C202572322C20333B0A096164642E7336342009257264392C20257264382C20257264373B0A0973686C2E623634200925726431302C20257264392C20323B0A096164642E733634200925726431312C20257264332C2025726431303B0A096C642E676C6F62616C2E66333220092566312C205B25726431315D3B0A096D756C2E776964652E753332200925726431322C202572322C2032303B0A096164642E733634200925726431332C20257264362C2025726431323B0A096C642E676C6F62616C2E6E632E66333220092566322C205B25726431335D3B0A096D756C2E776964652E753332200925726431342C202572312C20343B0A096164642E733634200925726431352C20257264352C2025726431343B0A096C642E676C6F62616C2E6E632E66333220092566332C205B25726431355D3B0A096D756C2E726E2E66333220092566342C202566322C202566333B0A096164642E726E2E66333220092566352C202566312C202566343B0A096C642E676C6F62616C2E6E632E66333220092566362C205B25726431332B345D3B0A096C642E676C6F62616C2E6E632E66333220092566372C205B25726431352B31325D3B0A096D756C2E726E2E66333220092566382C202566362C202566373B0A096164642E726E2E66333220092566392C202566352C202566383B0A096C642E676C6F62616C2E6E632E6633322009256631302C205B25726431332B385D3B0A096C642E676C6F62616C2E6E632E6633322009256631312C205B25726431352B32345D3B0A096D756C2E726E2E6633322009256631322C20256631302C20256631313B0A096164642E726E2E6633322009256631332C202566392C20256631323B0A096C642E676C6F62616C2E6E632E6633322009256631342C205B25726431332B31325D3B0A096C642E676C6F62616C2E6E632E6633322009256631352C205B25726431352B33365D3B0A096D756C2E726E2E6633322009256631362C20256631342C20256631353B0A096164642E726E2E6633322009256631372C20256631332C20256631363B0A0973742E676C6F62616C2E66333220095B25726431315D2C20256631373B0A096C642E676C6F62616C2E6E632E6633322009256631382C205B25726431332B31365D3B0A096C642E676C6F62616C2E6E632E6633322009256631392C205B25726431352B34385D3B0A096D756C2E726E2E6633322009256632302C20256631382C20256631393B0A096164642E726E2E6633322009256632312C20256631372C20256632303B0A0973742E676C6F62616C2E66333220095B25726431315D2C20256632313B0A097265743B0A0A7D0A0C001400040008000C001000"> : vector<1944xi8>, format = "cuda-nvptx-fb", mime_type = "application/x-flatbuffers"}
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c-1_i32 = arith.constant -1 : i32
    %c2 = arith.constant 2 : index
    %c-1_i64 = arith.constant -1 : i64
    %c0 = arith.constant 0 : index
    %c60 = arith.constant 60 : index
    %c36 = arith.constant 36 : index
    %c3 = arith.constant 3 : index
    %c1 = arith.constant 1 : index
    %c553648160_i32 = arith.constant 553648160 : i32
    %c1_i32 = arith.constant 1 : i32
    %c5 = arith.constant 5 : index
    %_device_query_0 = util.global.load @_device_query_0 : i1
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %_executable_matmul_static_dispatch_0 = util.global.load @_executable_matmul_static_dispatch_0 : !hal.executable
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %device = hal.ex.shared_device : !hal.device
    %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer_1 = hal.buffer_view.buffer<%arg2 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_1 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c36) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
    cf.cond_br %_device_query_0, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%_pipeline_layout_0 : !hal.pipeline_layout)[%c0] bindings([
      %c0 = (%buffer : !hal.buffer)[%c0, %c60], 
      %c1 = (%buffer_0 : !hal.buffer)[%c0, %c60], 
      %c2 = (%buffer_1 : !hal.buffer)[%c0, %c36]
    ])
    hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%_executable_matmul_static_dispatch_0 : !hal.executable)[0] workgroups([%c1, %c1, %c1])
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    %0 = util.null : !hal.fence
    %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) commands([%cmd])
    %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c36] shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32) : !hal.buffer_view
    return %view : !hal.buffer_view
  ^bb2:  // pred: ^bb0
    util.unreachable "device not supported in the compiled configuration"
  }
}


// -----// IR Dump After CSE (cse) //----- //
#executable_target_cuda_nvptx_fb = #hal.executable.target<"cuda", "cuda-nvptx-fb", {target_arch = "sm_80"}>
#device_target_cuda = #hal.device.target<"cuda", {executable_targets = [#executable_target_cuda_nvptx_fb], legacy_sync}>
module attributes {hal.device.targets = [#device_target_cuda]} {
  util.global private @_device_query_0 : i1
  util.global private @_pipeline_layout_0 : !hal.pipeline_layout
  util.global private @_executable_matmul_static_dispatch_0 : !hal.executable
  util.initializer {
    %device = hal.ex.shared_device : !hal.device
    %ok, %value = hal.device.query<%device : !hal.device> key("hal.executable.format" :: "cuda-nvptx-fb") : i1, i1 = false
    %descriptor_set_layout = hal.descriptor_set_layout.create device(%device : !hal.device) flags("None") bindings([#hal.descriptor_set.binding<0, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<1, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<2, storage_buffer>]) : !hal.descriptor_set_layout
    %pipeline_layout = hal.pipeline_layout.create device(%device : !hal.device) push_constants(0) layouts([%descriptor_set_layout]) : !hal.pipeline_layout
    util.global.store %value, @_device_query_0 : i1
    util.global.store %pipeline_layout, @_pipeline_layout_0 : !hal.pipeline_layout
    cf.cond_br %value, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %exe = hal.executable.create device(%device : !hal.device) target(@matmul_static_dispatch_0::@cuda_nvptx_fb) layouts([%_pipeline_layout_0]) : !hal.executable
    cf.br ^bb3(%exe : !hal.executable)
  ^bb2:  // pred: ^bb0
    %0 = util.null : !hal.executable
    cf.br ^bb3(%0 : !hal.executable)
  ^bb3(%1: !hal.executable):  // 2 preds: ^bb1, ^bb2
    util.global.store %1, @_executable_matmul_static_dispatch_0 : !hal.executable
    util.initializer.return
  }
  hal.executable private @matmul_static_dispatch_0 {
    hal.executable.binary public @cuda_nvptx_fb attributes {data = dense<"0x08000000435544417CF8FFFF10000000480000003C000000500000000100000004000000250000006D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F3378337835000000010000000000000001000000030000000300000001000000200700002F2F0A2F2F2047656E657261746564206279204C4C564D204E56505458204261636B2D456E640A2F2F0A0A2E76657273696F6E20372E300A2E74617267657420736D5F38300A2E616464726573735F73697A652036340A0A092F2F202E676C6F626C096D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378350A0A2E76697369626C65202E656E747279206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F3378337835280A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F302C0A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F312C0A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F320A290A2E6D61786E74696420332C20332C20310A7B0A092E726567202E623332200925723C333E3B0A092E726567202E663332200925663C32323E3B0A092E726567202E62363420092572643C31363E3B0A0A096C642E706172616D2E7536342009257264312C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F305D3B0A096C642E706172616D2E7536342009257264322C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F325D3B0A09637674612E746F2E676C6F62616C2E7536342009257264332C20257264323B0A096C642E706172616D2E7536342009257264342C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F315D3B0A09637674612E746F2E676C6F62616C2E7536342009257264352C20257264343B0A09637674612E746F2E676C6F62616C2E7536342009257264362C20257264313B0A096D6F762E75333220092572312C20257469642E783B0A096376742E7536342E7533322009257264372C202572313B0A096D6F762E75333220092572322C20257469642E793B0A096D756C2E776964652E7533322009257264382C202572322C20333B0A096164642E7336342009257264392C20257264382C20257264373B0A0973686C2E623634200925726431302C20257264392C20323B0A096164642E733634200925726431312C20257264332C2025726431303B0A096C642E676C6F62616C2E66333220092566312C205B25726431315D3B0A096D756C2E776964652E753332200925726431322C202572322C2032303B0A096164642E733634200925726431332C20257264362C2025726431323B0A096C642E676C6F62616C2E6E632E66333220092566322C205B25726431335D3B0A096D756C2E776964652E753332200925726431342C202572312C20343B0A096164642E733634200925726431352C20257264352C2025726431343B0A096C642E676C6F62616C2E6E632E66333220092566332C205B25726431355D3B0A096D756C2E726E2E66333220092566342C202566322C202566333B0A096164642E726E2E66333220092566352C202566312C202566343B0A096C642E676C6F62616C2E6E632E66333220092566362C205B25726431332B345D3B0A096C642E676C6F62616C2E6E632E66333220092566372C205B25726431352B31325D3B0A096D756C2E726E2E66333220092566382C202566362C202566373B0A096164642E726E2E66333220092566392C202566352C202566383B0A096C642E676C6F62616C2E6E632E6633322009256631302C205B25726431332B385D3B0A096C642E676C6F62616C2E6E632E6633322009256631312C205B25726431352B32345D3B0A096D756C2E726E2E6633322009256631322C20256631302C20256631313B0A096164642E726E2E6633322009256631332C202566392C20256631323B0A096C642E676C6F62616C2E6E632E6633322009256631342C205B25726431332B31325D3B0A096C642E676C6F62616C2E6E632E6633322009256631352C205B25726431352B33365D3B0A096D756C2E726E2E6633322009256631362C20256631342C20256631353B0A096164642E726E2E6633322009256631372C20256631332C20256631363B0A0973742E676C6F62616C2E66333220095B25726431315D2C20256631373B0A096C642E676C6F62616C2E6E632E6633322009256631382C205B25726431332B31365D3B0A096C642E676C6F62616C2E6E632E6633322009256631392C205B25726431352B34385D3B0A096D756C2E726E2E6633322009256632302C20256631382C20256631393B0A096164642E726E2E6633322009256632312C20256631372C20256632303B0A0973742E676C6F62616C2E66333220095B25726431315D2C20256632313B0A097265743B0A0A7D0A0C001400040008000C001000"> : vector<1944xi8>, format = "cuda-nvptx-fb", mime_type = "application/x-flatbuffers"}
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c-1_i32 = arith.constant -1 : i32
    %c2 = arith.constant 2 : index
    %c-1_i64 = arith.constant -1 : i64
    %c0 = arith.constant 0 : index
    %c60 = arith.constant 60 : index
    %c36 = arith.constant 36 : index
    %c3 = arith.constant 3 : index
    %c1 = arith.constant 1 : index
    %c553648160_i32 = arith.constant 553648160 : i32
    %c1_i32 = arith.constant 1 : i32
    %c5 = arith.constant 5 : index
    %_device_query_0 = util.global.load @_device_query_0 : i1
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %_executable_matmul_static_dispatch_0 = util.global.load @_executable_matmul_static_dispatch_0 : !hal.executable
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %device = hal.ex.shared_device : !hal.device
    %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer_1 = hal.buffer_view.buffer<%arg2 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_1 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c36) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
    cf.cond_br %_device_query_0, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%_pipeline_layout_0 : !hal.pipeline_layout)[%c0] bindings([
      %c0 = (%buffer : !hal.buffer)[%c0, %c60], 
      %c1 = (%buffer_0 : !hal.buffer)[%c0, %c60], 
      %c2 = (%buffer_1 : !hal.buffer)[%c0, %c36]
    ])
    hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%_executable_matmul_static_dispatch_0 : !hal.executable)[0] workgroups([%c1, %c1, %c1])
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    %0 = util.null : !hal.fence
    %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) commands([%cmd])
    %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c36] shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32) : !hal.buffer_view
    return %view : !hal.buffer_view
  ^bb2:  // pred: ^bb0
    util.unreachable "device not supported in the compiled configuration"
  }
}


// -----// IR Dump After SimplifyGlobalAccesses (iree-util-simplify-global-accesses) //----- //
util.initializer {
  %device = hal.ex.shared_device : !hal.device
  %ok, %value = hal.device.query<%device : !hal.device> key("hal.executable.format" :: "cuda-nvptx-fb") : i1, i1 = false
  %descriptor_set_layout = hal.descriptor_set_layout.create device(%device : !hal.device) flags("None") bindings([#hal.descriptor_set.binding<0, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<1, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<2, storage_buffer>]) : !hal.descriptor_set_layout
  %pipeline_layout = hal.pipeline_layout.create device(%device : !hal.device) push_constants(0) layouts([%descriptor_set_layout]) : !hal.pipeline_layout
  util.global.store %value, @_device_query_0 : i1
  util.global.store %pipeline_layout, @_pipeline_layout_0 : !hal.pipeline_layout
  cf.cond_br %value, ^bb1, ^bb2
^bb1:  // pred: ^bb0
  %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
  %exe = hal.executable.create device(%device : !hal.device) target(@matmul_static_dispatch_0::@cuda_nvptx_fb) layouts([%_pipeline_layout_0]) : !hal.executable
  cf.br ^bb3(%exe : !hal.executable)
^bb2:  // pred: ^bb0
  %0 = util.null : !hal.executable
  cf.br ^bb3(%0 : !hal.executable)
^bb3(%1: !hal.executable):  // 2 preds: ^bb1, ^bb2
  util.global.store %1, @_executable_matmul_static_dispatch_0 : !hal.executable
  util.initializer.return
}

// -----// IR Dump After SimplifyGlobalAccesses (iree-util-simplify-global-accesses) //----- //
func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %_device_query_0 = util.global.load @_device_query_0 : i1
  %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
  %_executable_matmul_static_dispatch_0 = util.global.load @_executable_matmul_static_dispatch_0 : !hal.executable
  %c-1_i32 = arith.constant -1 : i32
  %c2 = arith.constant 2 : index
  %c-1_i64 = arith.constant -1 : i64
  %c0 = arith.constant 0 : index
  %c60 = arith.constant 60 : index
  %c36 = arith.constant 36 : index
  %c3 = arith.constant 3 : index
  %c1 = arith.constant 1 : index
  %c553648160_i32 = arith.constant 553648160 : i32
  %c1_i32 = arith.constant 1 : i32
  %c5 = arith.constant 5 : index
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
  %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
  %device = hal.ex.shared_device : !hal.device
  %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
  hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
  hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
  %buffer_1 = hal.buffer_view.buffer<%arg2 : !hal.buffer_view> : !hal.buffer
  hal.buffer.assert<%buffer_1 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c36) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
  cf.cond_br %_device_query_0, ^bb1, ^bb2
^bb1:  // pred: ^bb0
  hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%_pipeline_layout_0 : !hal.pipeline_layout)[%c0] bindings([
    %c0 = (%buffer : !hal.buffer)[%c0, %c60], 
    %c1 = (%buffer_0 : !hal.buffer)[%c0, %c60], 
    %c2 = (%buffer_1 : !hal.buffer)[%c0, %c36]
  ])
  hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%_executable_matmul_static_dispatch_0 : !hal.executable)[0] workgroups([%c1, %c1, %c1])
  hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
  hal.command_buffer.finalize<%cmd : !hal.command_buffer>
  %0 = util.null : !hal.fence
  %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
  hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) commands([%cmd])
  %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
  util.status.check_ok %status, "failed to wait on timepoint"
  %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c36] shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32) : !hal.buffer_view
  return %view : !hal.buffer_view
^bb2:  // pred: ^bb0
  util.unreachable "device not supported in the compiled configuration"
}

// -----// IR Dump After ApplyPatterns (iree-util-apply-patterns) //----- //
#executable_target_cuda_nvptx_fb = #hal.executable.target<"cuda", "cuda-nvptx-fb", {target_arch = "sm_80"}>
#device_target_cuda = #hal.device.target<"cuda", {executable_targets = [#executable_target_cuda_nvptx_fb], legacy_sync}>
module attributes {hal.device.targets = [#device_target_cuda]} {
  util.global private @_device_query_0 : i1
  util.global private @_pipeline_layout_0 : !hal.pipeline_layout
  util.global private @_executable_matmul_static_dispatch_0 : !hal.executable
  util.initializer {
    %device = hal.ex.shared_device : !hal.device
    %ok, %value = hal.device.query<%device : !hal.device> key("hal.executable.format" :: "cuda-nvptx-fb") : i1, i1 = false
    %descriptor_set_layout = hal.descriptor_set_layout.create device(%device : !hal.device) flags("None") bindings([#hal.descriptor_set.binding<0, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<1, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<2, storage_buffer>]) : !hal.descriptor_set_layout
    %pipeline_layout = hal.pipeline_layout.create device(%device : !hal.device) push_constants(0) layouts([%descriptor_set_layout]) : !hal.pipeline_layout
    util.global.store %value, @_device_query_0 : i1
    util.global.store %pipeline_layout, @_pipeline_layout_0 : !hal.pipeline_layout
    cf.cond_br %value, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %exe = hal.executable.create device(%device : !hal.device) target(@matmul_static_dispatch_0::@cuda_nvptx_fb) layouts([%_pipeline_layout_0]) : !hal.executable
    cf.br ^bb3(%exe : !hal.executable)
  ^bb2:  // pred: ^bb0
    %0 = util.null : !hal.executable
    cf.br ^bb3(%0 : !hal.executable)
  ^bb3(%1: !hal.executable):  // 2 preds: ^bb1, ^bb2
    util.global.store %1, @_executable_matmul_static_dispatch_0 : !hal.executable
    util.initializer.return
  }
  hal.executable private @matmul_static_dispatch_0 {
    hal.executable.binary public @cuda_nvptx_fb attributes {data = dense<"0x08000000435544417CF8FFFF10000000480000003C000000500000000100000004000000250000006D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F3378337835000000010000000000000001000000030000000300000001000000200700002F2F0A2F2F2047656E657261746564206279204C4C564D204E56505458204261636B2D456E640A2F2F0A0A2E76657273696F6E20372E300A2E74617267657420736D5F38300A2E616464726573735F73697A652036340A0A092F2F202E676C6F626C096D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378350A0A2E76697369626C65202E656E747279206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F3378337835280A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F302C0A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F312C0A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F320A290A2E6D61786E74696420332C20332C20310A7B0A092E726567202E623332200925723C333E3B0A092E726567202E663332200925663C32323E3B0A092E726567202E62363420092572643C31363E3B0A0A096C642E706172616D2E7536342009257264312C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F305D3B0A096C642E706172616D2E7536342009257264322C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F325D3B0A09637674612E746F2E676C6F62616C2E7536342009257264332C20257264323B0A096C642E706172616D2E7536342009257264342C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F315D3B0A09637674612E746F2E676C6F62616C2E7536342009257264352C20257264343B0A09637674612E746F2E676C6F62616C2E7536342009257264362C20257264313B0A096D6F762E75333220092572312C20257469642E783B0A096376742E7536342E7533322009257264372C202572313B0A096D6F762E75333220092572322C20257469642E793B0A096D756C2E776964652E7533322009257264382C202572322C20333B0A096164642E7336342009257264392C20257264382C20257264373B0A0973686C2E623634200925726431302C20257264392C20323B0A096164642E733634200925726431312C20257264332C2025726431303B0A096C642E676C6F62616C2E66333220092566312C205B25726431315D3B0A096D756C2E776964652E753332200925726431322C202572322C2032303B0A096164642E733634200925726431332C20257264362C2025726431323B0A096C642E676C6F62616C2E6E632E66333220092566322C205B25726431335D3B0A096D756C2E776964652E753332200925726431342C202572312C20343B0A096164642E733634200925726431352C20257264352C2025726431343B0A096C642E676C6F62616C2E6E632E66333220092566332C205B25726431355D3B0A096D756C2E726E2E66333220092566342C202566322C202566333B0A096164642E726E2E66333220092566352C202566312C202566343B0A096C642E676C6F62616C2E6E632E66333220092566362C205B25726431332B345D3B0A096C642E676C6F62616C2E6E632E66333220092566372C205B25726431352B31325D3B0A096D756C2E726E2E66333220092566382C202566362C202566373B0A096164642E726E2E66333220092566392C202566352C202566383B0A096C642E676C6F62616C2E6E632E6633322009256631302C205B25726431332B385D3B0A096C642E676C6F62616C2E6E632E6633322009256631312C205B25726431352B32345D3B0A096D756C2E726E2E6633322009256631322C20256631302C20256631313B0A096164642E726E2E6633322009256631332C202566392C20256631323B0A096C642E676C6F62616C2E6E632E6633322009256631342C205B25726431332B31325D3B0A096C642E676C6F62616C2E6E632E6633322009256631352C205B25726431352B33365D3B0A096D756C2E726E2E6633322009256631362C20256631342C20256631353B0A096164642E726E2E6633322009256631372C20256631332C20256631363B0A0973742E676C6F62616C2E66333220095B25726431315D2C20256631373B0A096C642E676C6F62616C2E6E632E6633322009256631382C205B25726431332B31365D3B0A096C642E676C6F62616C2E6E632E6633322009256631392C205B25726431352B34385D3B0A096D756C2E726E2E6633322009256632302C20256631382C20256631393B0A096164642E726E2E6633322009256632312C20256631372C20256632303B0A0973742E676C6F62616C2E66333220095B25726431315D2C20256632313B0A097265743B0A0A7D0A0C001400040008000C001000"> : vector<1944xi8>, format = "cuda-nvptx-fb", mime_type = "application/x-flatbuffers"}
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c5 = arith.constant 5 : index
    %c1_i32 = arith.constant 1 : i32
    %c553648160_i32 = arith.constant 553648160 : i32
    %c1 = arith.constant 1 : index
    %c3 = arith.constant 3 : index
    %c36 = arith.constant 36 : index
    %c60 = arith.constant 60 : index
    %c0 = arith.constant 0 : index
    %c-1_i64 = arith.constant -1 : i64
    %c2 = arith.constant 2 : index
    %c-1_i32 = arith.constant -1 : i32
    %_device_query_0 = util.global.load @_device_query_0 : i1
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %_executable_matmul_static_dispatch_0 = util.global.load @_executable_matmul_static_dispatch_0 : !hal.executable
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %device = hal.ex.shared_device : !hal.device
    %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer_1 = hal.buffer_view.buffer<%arg2 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_1 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c36) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
    cf.cond_br %_device_query_0, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%_pipeline_layout_0 : !hal.pipeline_layout)[%c0] bindings([
      %c0 = (%buffer : !hal.buffer)[%c0, %c60], 
      %c1 = (%buffer_0 : !hal.buffer)[%c0, %c60], 
      %c2 = (%buffer_1 : !hal.buffer)[%c0, %c36]
    ])
    hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%_executable_matmul_static_dispatch_0 : !hal.executable)[0] workgroups([%c1, %c1, %c1])
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    %0 = util.null : !hal.fence
    %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) commands([%cmd])
    %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c36] shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32) : !hal.buffer_view
    return %view : !hal.buffer_view
  ^bb2:  // pred: ^bb0
    util.unreachable "device not supported in the compiled configuration"
  }
}


// -----// IR Dump After FoldGlobals (iree-util-fold-globals) //----- //
#executable_target_cuda_nvptx_fb = #hal.executable.target<"cuda", "cuda-nvptx-fb", {target_arch = "sm_80"}>
#device_target_cuda = #hal.device.target<"cuda", {executable_targets = [#executable_target_cuda_nvptx_fb], legacy_sync}>
module attributes {hal.device.targets = [#device_target_cuda]} {
  util.global private @_device_query_0 : i1
  util.global private @_pipeline_layout_0 : !hal.pipeline_layout
  util.global private @_executable_matmul_static_dispatch_0 : !hal.executable
  util.initializer {
    %device = hal.ex.shared_device : !hal.device
    %ok, %value = hal.device.query<%device : !hal.device> key("hal.executable.format" :: "cuda-nvptx-fb") : i1, i1 = false
    %descriptor_set_layout = hal.descriptor_set_layout.create device(%device : !hal.device) flags("None") bindings([#hal.descriptor_set.binding<0, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<1, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<2, storage_buffer>]) : !hal.descriptor_set_layout
    %pipeline_layout = hal.pipeline_layout.create device(%device : !hal.device) push_constants(0) layouts([%descriptor_set_layout]) : !hal.pipeline_layout
    util.global.store %value, @_device_query_0 : i1
    util.global.store %pipeline_layout, @_pipeline_layout_0 : !hal.pipeline_layout
    cf.cond_br %value, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %exe = hal.executable.create device(%device : !hal.device) target(@matmul_static_dispatch_0::@cuda_nvptx_fb) layouts([%_pipeline_layout_0]) : !hal.executable
    cf.br ^bb3(%exe : !hal.executable)
  ^bb2:  // pred: ^bb0
    %0 = util.null : !hal.executable
    cf.br ^bb3(%0 : !hal.executable)
  ^bb3(%1: !hal.executable):  // 2 preds: ^bb1, ^bb2
    util.global.store %1, @_executable_matmul_static_dispatch_0 : !hal.executable
    util.initializer.return
  }
  hal.executable private @matmul_static_dispatch_0 {
    hal.executable.binary public @cuda_nvptx_fb attributes {data = dense<"0x08000000435544417CF8FFFF10000000480000003C000000500000000100000004000000250000006D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F3378337835000000010000000000000001000000030000000300000001000000200700002F2F0A2F2F2047656E657261746564206279204C4C564D204E56505458204261636B2D456E640A2F2F0A0A2E76657273696F6E20372E300A2E74617267657420736D5F38300A2E616464726573735F73697A652036340A0A092F2F202E676C6F626C096D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378350A0A2E76697369626C65202E656E747279206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F3378337835280A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F302C0A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F312C0A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F320A290A2E6D61786E74696420332C20332C20310A7B0A092E726567202E623332200925723C333E3B0A092E726567202E663332200925663C32323E3B0A092E726567202E62363420092572643C31363E3B0A0A096C642E706172616D2E7536342009257264312C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F305D3B0A096C642E706172616D2E7536342009257264322C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F325D3B0A09637674612E746F2E676C6F62616C2E7536342009257264332C20257264323B0A096C642E706172616D2E7536342009257264342C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F315D3B0A09637674612E746F2E676C6F62616C2E7536342009257264352C20257264343B0A09637674612E746F2E676C6F62616C2E7536342009257264362C20257264313B0A096D6F762E75333220092572312C20257469642E783B0A096376742E7536342E7533322009257264372C202572313B0A096D6F762E75333220092572322C20257469642E793B0A096D756C2E776964652E7533322009257264382C202572322C20333B0A096164642E7336342009257264392C20257264382C20257264373B0A0973686C2E623634200925726431302C20257264392C20323B0A096164642E733634200925726431312C20257264332C2025726431303B0A096C642E676C6F62616C2E66333220092566312C205B25726431315D3B0A096D756C2E776964652E753332200925726431322C202572322C2032303B0A096164642E733634200925726431332C20257264362C2025726431323B0A096C642E676C6F62616C2E6E632E66333220092566322C205B25726431335D3B0A096D756C2E776964652E753332200925726431342C202572312C20343B0A096164642E733634200925726431352C20257264352C2025726431343B0A096C642E676C6F62616C2E6E632E66333220092566332C205B25726431355D3B0A096D756C2E726E2E66333220092566342C202566322C202566333B0A096164642E726E2E66333220092566352C202566312C202566343B0A096C642E676C6F62616C2E6E632E66333220092566362C205B25726431332B345D3B0A096C642E676C6F62616C2E6E632E66333220092566372C205B25726431352B31325D3B0A096D756C2E726E2E66333220092566382C202566362C202566373B0A096164642E726E2E66333220092566392C202566352C202566383B0A096C642E676C6F62616C2E6E632E6633322009256631302C205B25726431332B385D3B0A096C642E676C6F62616C2E6E632E6633322009256631312C205B25726431352B32345D3B0A096D756C2E726E2E6633322009256631322C20256631302C20256631313B0A096164642E726E2E6633322009256631332C202566392C20256631323B0A096C642E676C6F62616C2E6E632E6633322009256631342C205B25726431332B31325D3B0A096C642E676C6F62616C2E6E632E6633322009256631352C205B25726431352B33365D3B0A096D756C2E726E2E6633322009256631362C20256631342C20256631353B0A096164642E726E2E6633322009256631372C20256631332C20256631363B0A0973742E676C6F62616C2E66333220095B25726431315D2C20256631373B0A096C642E676C6F62616C2E6E632E6633322009256631382C205B25726431332B31365D3B0A096C642E676C6F62616C2E6E632E6633322009256631392C205B25726431352B34385D3B0A096D756C2E726E2E6633322009256632302C20256631382C20256631393B0A096164642E726E2E6633322009256632312C20256631372C20256632303B0A0973742E676C6F62616C2E66333220095B25726431315D2C20256632313B0A097265743B0A0A7D0A0C001400040008000C001000"> : vector<1944xi8>, format = "cuda-nvptx-fb", mime_type = "application/x-flatbuffers"}
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c5 = arith.constant 5 : index
    %c1_i32 = arith.constant 1 : i32
    %c553648160_i32 = arith.constant 553648160 : i32
    %c1 = arith.constant 1 : index
    %c3 = arith.constant 3 : index
    %c36 = arith.constant 36 : index
    %c60 = arith.constant 60 : index
    %c0 = arith.constant 0 : index
    %c-1_i64 = arith.constant -1 : i64
    %c2 = arith.constant 2 : index
    %c-1_i32 = arith.constant -1 : i32
    %_device_query_0 = util.global.load @_device_query_0 : i1
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %_executable_matmul_static_dispatch_0 = util.global.load @_executable_matmul_static_dispatch_0 : !hal.executable
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %device = hal.ex.shared_device : !hal.device
    %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer_1 = hal.buffer_view.buffer<%arg2 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_1 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c36) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
    cf.cond_br %_device_query_0, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%_pipeline_layout_0 : !hal.pipeline_layout)[%c0] bindings([
      %c0 = (%buffer : !hal.buffer)[%c0, %c60], 
      %c1 = (%buffer_0 : !hal.buffer)[%c0, %c60], 
      %c2 = (%buffer_1 : !hal.buffer)[%c0, %c36]
    ])
    hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%_executable_matmul_static_dispatch_0 : !hal.executable)[0] workgroups([%c1, %c1, %c1])
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    %0 = util.null : !hal.fence
    %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) commands([%cmd])
    %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c36] shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32) : !hal.buffer_view
    return %view : !hal.buffer_view
  ^bb2:  // pred: ^bb0
    util.unreachable "device not supported in the compiled configuration"
  }
}


// -----// IR Dump After FuseGlobals (iree-util-fuse-globals) //----- //
#executable_target_cuda_nvptx_fb = #hal.executable.target<"cuda", "cuda-nvptx-fb", {target_arch = "sm_80"}>
#device_target_cuda = #hal.device.target<"cuda", {executable_targets = [#executable_target_cuda_nvptx_fb], legacy_sync}>
module attributes {hal.device.targets = [#device_target_cuda]} {
  util.global private @_device_query_0 : i1
  util.global private @_pipeline_layout_0 : !hal.pipeline_layout
  util.global private @_executable_matmul_static_dispatch_0 : !hal.executable
  util.initializer {
    %device = hal.ex.shared_device : !hal.device
    %ok, %value = hal.device.query<%device : !hal.device> key("hal.executable.format" :: "cuda-nvptx-fb") : i1, i1 = false
    %descriptor_set_layout = hal.descriptor_set_layout.create device(%device : !hal.device) flags("None") bindings([#hal.descriptor_set.binding<0, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<1, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<2, storage_buffer>]) : !hal.descriptor_set_layout
    %pipeline_layout = hal.pipeline_layout.create device(%device : !hal.device) push_constants(0) layouts([%descriptor_set_layout]) : !hal.pipeline_layout
    util.global.store %value, @_device_query_0 : i1
    util.global.store %pipeline_layout, @_pipeline_layout_0 : !hal.pipeline_layout
    cf.cond_br %value, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %exe = hal.executable.create device(%device : !hal.device) target(@matmul_static_dispatch_0::@cuda_nvptx_fb) layouts([%_pipeline_layout_0]) : !hal.executable
    cf.br ^bb3(%exe : !hal.executable)
  ^bb2:  // pred: ^bb0
    %0 = util.null : !hal.executable
    cf.br ^bb3(%0 : !hal.executable)
  ^bb3(%1: !hal.executable):  // 2 preds: ^bb1, ^bb2
    util.global.store %1, @_executable_matmul_static_dispatch_0 : !hal.executable
    util.initializer.return
  }
  hal.executable private @matmul_static_dispatch_0 {
    hal.executable.binary public @cuda_nvptx_fb attributes {data = dense<"0x08000000435544417CF8FFFF10000000480000003C000000500000000100000004000000250000006D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F3378337835000000010000000000000001000000030000000300000001000000200700002F2F0A2F2F2047656E657261746564206279204C4C564D204E56505458204261636B2D456E640A2F2F0A0A2E76657273696F6E20372E300A2E74617267657420736D5F38300A2E616464726573735F73697A652036340A0A092F2F202E676C6F626C096D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378350A0A2E76697369626C65202E656E747279206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F3378337835280A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F302C0A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F312C0A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F320A290A2E6D61786E74696420332C20332C20310A7B0A092E726567202E623332200925723C333E3B0A092E726567202E663332200925663C32323E3B0A092E726567202E62363420092572643C31363E3B0A0A096C642E706172616D2E7536342009257264312C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F305D3B0A096C642E706172616D2E7536342009257264322C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F325D3B0A09637674612E746F2E676C6F62616C2E7536342009257264332C20257264323B0A096C642E706172616D2E7536342009257264342C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F315D3B0A09637674612E746F2E676C6F62616C2E7536342009257264352C20257264343B0A09637674612E746F2E676C6F62616C2E7536342009257264362C20257264313B0A096D6F762E75333220092572312C20257469642E783B0A096376742E7536342E7533322009257264372C202572313B0A096D6F762E75333220092572322C20257469642E793B0A096D756C2E776964652E7533322009257264382C202572322C20333B0A096164642E7336342009257264392C20257264382C20257264373B0A0973686C2E623634200925726431302C20257264392C20323B0A096164642E733634200925726431312C20257264332C2025726431303B0A096C642E676C6F62616C2E66333220092566312C205B25726431315D3B0A096D756C2E776964652E753332200925726431322C202572322C2032303B0A096164642E733634200925726431332C20257264362C2025726431323B0A096C642E676C6F62616C2E6E632E66333220092566322C205B25726431335D3B0A096D756C2E776964652E753332200925726431342C202572312C20343B0A096164642E733634200925726431352C20257264352C2025726431343B0A096C642E676C6F62616C2E6E632E66333220092566332C205B25726431355D3B0A096D756C2E726E2E66333220092566342C202566322C202566333B0A096164642E726E2E66333220092566352C202566312C202566343B0A096C642E676C6F62616C2E6E632E66333220092566362C205B25726431332B345D3B0A096C642E676C6F62616C2E6E632E66333220092566372C205B25726431352B31325D3B0A096D756C2E726E2E66333220092566382C202566362C202566373B0A096164642E726E2E66333220092566392C202566352C202566383B0A096C642E676C6F62616C2E6E632E6633322009256631302C205B25726431332B385D3B0A096C642E676C6F62616C2E6E632E6633322009256631312C205B25726431352B32345D3B0A096D756C2E726E2E6633322009256631322C20256631302C20256631313B0A096164642E726E2E6633322009256631332C202566392C20256631323B0A096C642E676C6F62616C2E6E632E6633322009256631342C205B25726431332B31325D3B0A096C642E676C6F62616C2E6E632E6633322009256631352C205B25726431352B33365D3B0A096D756C2E726E2E6633322009256631362C20256631342C20256631353B0A096164642E726E2E6633322009256631372C20256631332C20256631363B0A0973742E676C6F62616C2E66333220095B25726431315D2C20256631373B0A096C642E676C6F62616C2E6E632E6633322009256631382C205B25726431332B31365D3B0A096C642E676C6F62616C2E6E632E6633322009256631392C205B25726431352B34385D3B0A096D756C2E726E2E6633322009256632302C20256631382C20256631393B0A096164642E726E2E6633322009256632312C20256631372C20256632303B0A0973742E676C6F62616C2E66333220095B25726431315D2C20256632313B0A097265743B0A0A7D0A0C001400040008000C001000"> : vector<1944xi8>, format = "cuda-nvptx-fb", mime_type = "application/x-flatbuffers"}
  }
  func.func @matmul_static(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c5 = arith.constant 5 : index
    %c1_i32 = arith.constant 1 : i32
    %c553648160_i32 = arith.constant 553648160 : i32
    %c1 = arith.constant 1 : index
    %c3 = arith.constant 3 : index
    %c36 = arith.constant 36 : index
    %c60 = arith.constant 60 : index
    %c0 = arith.constant 0 : index
    %c-1_i64 = arith.constant -1 : i64
    %c2 = arith.constant 2 : index
    %c-1_i32 = arith.constant -1 : i32
    %_device_query_0 = util.global.load @_device_query_0 : i1
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %_executable_matmul_static_dispatch_0 = util.global.load @_executable_matmul_static_dispatch_0 : !hal.executable
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c3, %c5]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %device = hal.ex.shared_device : !hal.device
    %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c5, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c60) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32)
    %buffer_1 = hal.buffer_view.buffer<%arg2 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_1 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c36) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
    cf.cond_br %_device_query_0, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%_pipeline_layout_0 : !hal.pipeline_layout)[%c0] bindings([
      %c0 = (%buffer : !hal.buffer)[%c0, %c60], 
      %c1 = (%buffer_0 : !hal.buffer)[%c0, %c60], 
      %c2 = (%buffer_1 : !hal.buffer)[%c0, %c36]
    ])
    hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%_executable_matmul_static_dispatch_0 : !hal.executable)[0] workgroups([%c1, %c1, %c1])
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    %0 = util.null : !hal.fence
    %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) commands([%cmd])
    %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c36] shape([%c3, %c3]) type(%c553648160_i32) encoding(%c1_i32) : !hal.buffer_view
    return %view : !hal.buffer_view
  ^bb2:  // pred: ^bb0
    util.unreachable "device not supported in the compiled configuration"
  }
}


// -----// IR Dump After mlir::iree_compiler::IREE::VM::ConversionPass (iree-vm-conversion) //----- //
#executable_target_cuda_nvptx_fb = #hal.executable.target<"cuda", "cuda-nvptx-fb", {target_arch = "sm_80"}>
#device_target_cuda = #hal.device.target<"cuda", {executable_targets = [#executable_target_cuda_nvptx_fb], legacy_sync}>
module attributes {hal.device.targets = [#device_target_cuda], vm.toplevel} {
  vm.module public @module {
    vm.global.i32 private @_device_query_0 : i32
    vm.global.ref private @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    vm.global.ref private @_executable_matmul_static_dispatch_0 : !vm.ref<!hal.executable>
    vm.rodata private @matmul_static_dispatch_0_cuda_nvptx_fb {alignment = 16 : i64, mime_type = "application/x-flatbuffers"} dense<"0x08000000435544417CF8FFFF10000000480000003C000000500000000100000004000000250000006D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F3378337835000000010000000000000001000000030000000300000001000000200700002F2F0A2F2F2047656E657261746564206279204C4C564D204E56505458204261636B2D456E640A2F2F0A0A2E76657273696F6E20372E300A2E74617267657420736D5F38300A2E616464726573735F73697A652036340A0A092F2F202E676C6F626C096D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378350A0A2E76697369626C65202E656E747279206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F3378337835280A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F302C0A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F312C0A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F320A290A2E6D61786E74696420332C20332C20310A7B0A092E726567202E623332200925723C333E3B0A092E726567202E663332200925663C32323E3B0A092E726567202E62363420092572643C31363E3B0A0A096C642E706172616D2E7536342009257264312C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F305D3B0A096C642E706172616D2E7536342009257264322C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F325D3B0A09637674612E746F2E676C6F62616C2E7536342009257264332C20257264323B0A096C642E706172616D2E7536342009257264342C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F315D3B0A09637674612E746F2E676C6F62616C2E7536342009257264352C20257264343B0A09637674612E746F2E676C6F62616C2E7536342009257264362C20257264313B0A096D6F762E75333220092572312C20257469642E783B0A096376742E7536342E7533322009257264372C202572313B0A096D6F762E75333220092572322C20257469642E793B0A096D756C2E776964652E7533322009257264382C202572322C20333B0A096164642E7336342009257264392C20257264382C20257264373B0A0973686C2E623634200925726431302C20257264392C20323B0A096164642E733634200925726431312C20257264332C2025726431303B0A096C642E676C6F62616C2E66333220092566312C205B25726431315D3B0A096D756C2E776964652E753332200925726431322C202572322C2032303B0A096164642E733634200925726431332C20257264362C2025726431323B0A096C642E676C6F62616C2E6E632E66333220092566322C205B25726431335D3B0A096D756C2E776964652E753332200925726431342C202572312C20343B0A096164642E733634200925726431352C20257264352C2025726431343B0A096C642E676C6F62616C2E6E632E66333220092566332C205B25726431355D3B0A096D756C2E726E2E66333220092566342C202566322C202566333B0A096164642E726E2E66333220092566352C202566312C202566343B0A096C642E676C6F62616C2E6E632E66333220092566362C205B25726431332B345D3B0A096C642E676C6F62616C2E6E632E66333220092566372C205B25726431352B31325D3B0A096D756C2E726E2E66333220092566382C202566362C202566373B0A096164642E726E2E66333220092566392C202566352C202566383B0A096C642E676C6F62616C2E6E632E6633322009256631302C205B25726431332B385D3B0A096C642E676C6F62616C2E6E632E6633322009256631312C205B25726431352B32345D3B0A096D756C2E726E2E6633322009256631322C20256631302C20256631313B0A096164642E726E2E6633322009256631332C202566392C20256631323B0A096C642E676C6F62616C2E6E632E6633322009256631342C205B25726431332B31325D3B0A096C642E676C6F62616C2E6E632E6633322009256631352C205B25726431352B33365D3B0A096D756C2E726E2E6633322009256631362C20256631342C20256631353B0A096164642E726E2E6633322009256631372C20256631332C20256631363B0A0973742E676C6F62616C2E66333220095B25726431315D2C20256631373B0A096C642E676C6F62616C2E6E632E6633322009256631382C205B25726431332B31365D3B0A096C642E676C6F62616C2E6E632E6633322009256631392C205B25726431352B34385D3B0A096D756C2E726E2E6633322009256632302C20256631382C20256631393B0A096164642E726E2E6633322009256632312C20256631372C20256632303B0A0973742E676C6F62616C2E66333220095B25726431315D2C20256632313B0A097265743B0A0A7D0A0C001400040008000C001000"> : vector<1944xi8>
    vm.initializer {
      %ref = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
      %buffer = vm.rodata.inline "_utf8_hal_executable_format_EAB228F999C2D3A1" {alignment = 1 : i64} : !vm.buffer = "hal.executable.format"
      %buffer_0 = vm.rodata.inline "_utf8_cuda_nvptx_fb_B15B42B96FDBACC" {alignment = 1 : i64} : !vm.buffer = "cuda-nvptx-fb"
      %0:2 = vm.call @hal.device.query.i64(%ref, %buffer, %buffer_0) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
      %1 = vm.trunc.i64.i32 %0#1 : i64 -> i32
      %c1 = vm.const.i32 1
      %2 = vm.and.i32 %1, %c1 : i32
      %zero = vm.const.i32.zero
      %3 = vm.select.i32 %0#0, %2, %zero : i32
      %c1_1 = vm.const.i32 1
      %zero_2 = vm.const.i32.zero
      %zero_3 = vm.const.i32.zero
      %c7 = vm.const.i32 7
      %c1_4 = vm.const.i32 1
      %c1_5 = vm.const.i32 1
      %c7_6 = vm.const.i32 7
      %c1_7 = vm.const.i32 1
      %c2 = vm.const.i32 2
      %c7_8 = vm.const.i32 7
      %zero_9 = vm.const.i32.zero
      %ref_10 = vm.call.variadic @hal.descriptor_set_layout.create(%ref, %zero_2, [(%zero_3, %c7, %c1_4), (%c1_5, %c7_6, %c1_7), (%c2, %c7_8, %zero_9)]) {nosideeffects} : (!vm.ref<!hal.device>, i32, tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout>
      %zero_11 = vm.const.i32.zero
      %ref_12 = vm.call.variadic @hal.pipeline_layout.create(%ref, %zero_11, [%ref_10]) {nosideeffects} : (!vm.ref<!hal.device>, i32, !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout>
      vm.global.store.i32 %3, @_device_query_0 : i32
      vm.global.store.ref %ref_12, @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      vm.cond_br %3, ^bb1, ^bb2
    ^bb1:  // pred: ^bb0
      %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      %matmul_static_dispatch_0_cuda_nvptx_fb = vm.const.ref.rodata @matmul_static_dispatch_0_cuda_nvptx_fb : !vm.buffer
      %buffer_13 = vm.rodata.inline "_utf8_cuda_nvptx_fb_B15B42B96FDBACC" {alignment = 1 : i64} : !vm.buffer = "cuda-nvptx-fb"
      %null = vm.const.ref.zero : !vm.buffer
      %ref_14 = vm.call.variadic @hal.executable.create(%ref, %buffer_13, %matmul_static_dispatch_0_cuda_nvptx_fb, %null, [%_pipeline_layout_0]) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer, !vm.buffer, !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable>
      vm.br ^bb3(%ref_14 : !vm.ref<!hal.executable>)
    ^bb2:  // pred: ^bb0
      %null_15 = vm.const.ref.zero : !vm.ref<!hal.executable>
      vm.br ^bb3(%null_15 : !vm.ref<!hal.executable>)
    ^bb3(%4: !vm.ref<!hal.executable>):  // 2 preds: ^bb1, ^bb2
      vm.global.store.ref %4, @_executable_matmul_static_dispatch_0 : !vm.ref<!hal.executable>
      vm.return
    }
    vm.import @hal.ex.shared_device() -> !vm.ref<!hal.device> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.ex.submit_and_wait(%device : !vm.ref<!hal.device>, %command_buffer : !vm.ref<!hal.command_buffer>) attributes {sym_visibility = "private", vm.yield}
    vm.import @hal.allocator.allocate(%allocator : !vm.ref<!hal.allocator>, %memory_types : i32, %buffer_usage : i32, %allocation_size : i64) -> !vm.ref<!hal.buffer> attributes {sym_visibility = "private"}
    vm.import @hal.allocator.allocate.initialized(%allocator : !vm.ref<!hal.allocator>, %memory_types : i32, %buffer_usage : i32, %source : !vm.buffer, %offset : i64, %length : i64) -> !vm.ref<!hal.buffer> attributes {sym_visibility = "private"}
    vm.import @hal.allocator.map.byte_buffer(%allocator : !vm.ref<!hal.allocator>, %try : i32, %memory_types : i32, %buffer_usage : i32, %source : !vm.buffer, %offset : i64, %length : i64) -> !vm.ref<!hal.buffer> attributes {sym_visibility = "private"}
    vm.import @hal.buffer.assert(%buffer : !vm.ref<!hal.buffer>, %message : !vm.buffer, %allocator : !vm.ref<!hal.allocator>, %minimum_length : i64, %memory_types : i32, %buffer_usage : i32) attributes {sym_visibility = "private"}
    vm.import @hal.buffer.subspan(%source_buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %length : i64) -> !vm.ref<!hal.buffer> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.buffer.length(%buffer : !vm.ref<!hal.buffer>) -> i64 attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.buffer.load(%source_buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %length : i32) -> i32 attributes {sym_visibility = "private"}
    vm.import @hal.buffer.store(%value : i32, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i32) attributes {sym_visibility = "private"}
    vm.import @hal.buffer_view.create(%buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %source_length : i64, %element_type : i32, %encoding_type : i32, %shape : i64 ...) -> !vm.ref<!hal.buffer_view> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.buffer_view.assert(%buffer_view : !vm.ref<!hal.buffer_view>, %message : !vm.buffer, %element_type : i32, %encoding_type : i32, %shape : i64 ...) attributes {sym_visibility = "private"}
    vm.import @hal.buffer_view.buffer(%buffer_view : !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.buffer_view.element_type(%buffer_view : !vm.ref<!hal.buffer_view>) -> i32 attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.buffer_view.encoding_type(%buffer_view : !vm.ref<!hal.buffer_view>) -> i32 attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.buffer_view.rank(%buffer_view : !vm.ref<!hal.buffer_view>) -> i32 attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.buffer_view.dim(%buffer_view : !vm.ref<!hal.buffer_view>, %index : i32) -> i64 attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.buffer_view.trace(%key : !vm.buffer, %operands : !vm.ref<!hal.buffer_view> ...) attributes {sym_visibility = "private"}
    vm.import @hal.channel.create(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %rank : i32, %count : i32) -> !vm.ref<!hal.channel> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.channel.rank_and_count(%channel : !vm.ref<!hal.channel>) -> (i32, i32) attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.command_buffer.create(%device : !vm.ref<!hal.device>, %modes : i32, %command_categories : i32, %binding_capacity : i32) -> !vm.ref<!hal.command_buffer> attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.finalize(%command_buffer : !vm.ref<!hal.command_buffer>) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.begin_debug_group(%command_buffer : !vm.ref<!hal.command_buffer>, %label : !vm.buffer) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.end_debug_group(%command_buffer : !vm.ref<!hal.command_buffer>) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.execution_barrier(%command_buffer : !vm.ref<!hal.command_buffer>, %source_stage_mask : i32, %target_stage_mask : i32, %flags : i32) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.fill_buffer(%command_buffer : !vm.ref<!hal.command_buffer>, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i64, %pattern : i32, %pattern_length : i32) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.copy_buffer(%command_buffer : !vm.ref<!hal.command_buffer>, %source_buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i64) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.collective(%command_buffer : !vm.ref<!hal.command_buffer>, %channel : !vm.ref<!hal.channel>, %op : i32, %param : i32, %send_buffer : !vm.ref<!hal.buffer>, %send_offset : i64, %send_length : i64, %recv_buffer : !vm.ref<!hal.buffer>, %recv_offset : i64, %recv_length : i64, %element_count : i64) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.push_constants(%command_buffer : !vm.ref<!hal.command_buffer>, %pipeline_layout : !vm.ref<!hal.pipeline_layout>, %offset : i32, %values : i32 ...) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.push_descriptor_set(%command_buffer : !vm.ref<!hal.command_buffer>, %pipeline_layout : !vm.ref<!hal.pipeline_layout>, %set : i32, %bindings : tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.dispatch(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroup_x : i32, %workgroup_y : i32, %workgroup_z : i32) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.dispatch.indirect(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroups_buffer : !vm.ref<!hal.buffer>, %workgroups_offset : i64) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.execute.commands(%command_buffer : !vm.ref<!hal.command_buffer>, %commands : !vm.ref<!hal.command_buffer>, %bindings : tuple<!vm.ref<!hal.buffer>, i64, i64> ...) attributes {sym_visibility = "private"}
    vm.import @hal.descriptor_set_layout.create(%device : !vm.ref<!hal.device>, %flags : i32, %bindings : tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.device.allocator(%device : !vm.ref<!hal.device>) -> !vm.ref<!hal.allocator> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.device.query.i64(%device : !vm.ref<!hal.device>, %category : !vm.buffer, %key : !vm.buffer) -> (i32, i64) attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.device.queue.alloca(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %pool : i32, %memory_types : i32, %buffer_usage : i32, %allocation_size : i64) -> !vm.ref<!hal.buffer> attributes {sym_visibility = "private"}
    vm.import @hal.device.queue.dealloca(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %buffer : !vm.ref<!hal.buffer>) attributes {sym_visibility = "private"}
    vm.import @hal.device.queue.execute(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %command_buffers : !vm.ref<!hal.command_buffer> ...) attributes {sym_visibility = "private"}
    vm.import @hal.device.queue.flush(%device : !vm.ref<!hal.device>, %queue_affinity : i64) attributes {sym_visibility = "private"}
    vm.import @hal.executable.create(%device : !vm.ref<!hal.device>, %executable_format : !vm.buffer, %executable_data : !vm.buffer, %constants : !vm.buffer, %pipeline_layouts : !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.fence.create(%device : !vm.ref<!hal.device>, %flags : i32) -> !vm.ref<!hal.fence> attributes {sym_visibility = "private"}
    vm.import @hal.fence.join(%fences : !vm.ref<!hal.fence> ...) -> !vm.ref<!hal.fence> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.fence.query(%fence : !vm.ref<!hal.fence>) -> i32 attributes {sym_visibility = "private"}
    vm.import @hal.fence.signal(%fence : !vm.ref<!hal.fence>) attributes {sym_visibility = "private"}
    vm.import @hal.fence.fail(%fence : !vm.ref<!hal.fence>, %status : i32) attributes {sym_visibility = "private"}
    vm.import @hal.fence.await(%timeout_millis : i32, %fences : !vm.ref<!hal.fence> ...) -> i32 attributes {sym_visibility = "private", vm.yield}
    vm.import @hal.pipeline_layout.create(%device : !vm.ref<!hal.device>, %push_constants : i32, %set_layouts : !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout> attributes {nosideeffects, sym_visibility = "private"}
    vm.func private @matmul_static(%arg0: !vm.ref<!hal.buffer_view>, %arg1: !vm.ref<!hal.buffer_view>, %arg2: !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer_view> {
      %c5 = vm.const.i64 5
      %c1 = vm.const.i32 1
      %c553648160 = vm.const.i32 553648160
      %c1_0 = vm.const.i64 1
      %c3 = vm.const.i64 3
      %c36 = vm.const.i64 36
      %c60 = vm.const.i64 60
      %zero = vm.const.i64.zero
      %c-1 = vm.const.i64 -1
      %c2 = vm.const.i64 2
      %c-1_1 = vm.const.i32 -1
      %_device_query_0 = vm.global.load.i32 @_device_query_0 : i32
      %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      %_executable_matmul_static_dispatch_0 = vm.global.load.ref @_executable_matmul_static_dispatch_0 : !vm.ref<!hal.executable>
      %buffer = vm.rodata.inline "_utf8_tensor_3C6209B4FD120BDC" {alignment = 1 : i64} : !vm.buffer = "tensor"
      vm.call.variadic @hal.buffer_view.assert(%arg0, %buffer, %c553648160, %c1, [%c3, %c5]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref = vm.call @hal.buffer_view.buffer(%arg0) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      %ref_2 = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
      %ref_3 = vm.call @hal.device.allocator(%ref_2) {nosideeffects} : (!vm.ref<!hal.device>) -> !vm.ref<!hal.allocator>
      %buffer_4 = vm.rodata.inline "_utf8_tensor_3C6209B4FD120BDC" {alignment = 1 : i64} : !vm.buffer = "tensor"
      %c16 = vm.const.i32 16
      %c3075 = vm.const.i32 3075
      vm.call @hal.buffer.assert(%ref, %buffer_4, %ref_3, %c60, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      %buffer_5 = vm.rodata.inline "_utf8_tensor_3C6209B4FD120BDC" {alignment = 1 : i64} : !vm.buffer = "tensor"
      vm.call.variadic @hal.buffer_view.assert(%arg1, %buffer_5, %c553648160, %c1, [%c5, %c3]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref_6 = vm.call @hal.buffer_view.buffer(%arg1) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      %buffer_7 = vm.rodata.inline "_utf8_tensor_3C6209B4FD120BDC" {alignment = 1 : i64} : !vm.buffer = "tensor"
      %c16_8 = vm.const.i32 16
      %c3075_9 = vm.const.i32 3075
      vm.call @hal.buffer.assert(%ref_6, %buffer_7, %ref_3, %c60, %c16_8, %c3075_9) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      %buffer_10 = vm.rodata.inline "_utf8_tensor_3C6209B4FD120BDC" {alignment = 1 : i64} : !vm.buffer = "tensor"
      vm.call.variadic @hal.buffer_view.assert(%arg2, %buffer_10, %c553648160, %c1, [%c3, %c3]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref_11 = vm.call @hal.buffer_view.buffer(%arg2) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      %buffer_12 = vm.rodata.inline "_utf8_tensor_3C6209B4FD120BDC" {alignment = 1 : i64} : !vm.buffer = "tensor"
      %c16_13 = vm.const.i32 16
      %c3075_14 = vm.const.i32 3075
      vm.call @hal.buffer.assert(%ref_11, %buffer_12, %ref_3, %c36, %c16_13, %c3075_14) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      %c17 = vm.const.i32 17
      %c3_15 = vm.const.i32 3
      %zero_16 = vm.const.i32.zero
      %ref_17 = vm.call @hal.command_buffer.create(%ref_2, %c17, %c3_15, %zero_16) : (!vm.ref<!hal.device>, i32, i32, i32) -> !vm.ref<!hal.command_buffer>
      vm.cond_br %_device_query_0, ^bb1, ^bb2
    ^bb1:  // pred: ^bb0
      %zero_18 = vm.const.i32.zero
      vm.call.variadic @hal.command_buffer.push_descriptor_set(%ref_17, %_pipeline_layout_0, %zero, [(%zero, %zero_18, %ref, %zero, %c60), (%c1_0, %zero_18, %ref_6, %zero, %c60), (%c2, %zero_18, %ref_11, %zero, %c36)]) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.pipeline_layout>, i32, tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
      %zero_19 = vm.const.i32.zero
      %c1_20 = vm.const.i32 1
      %c1_21 = vm.const.i32 1
      %c1_22 = vm.const.i32 1
      vm.call @hal.command_buffer.dispatch(%ref_17, %_executable_matmul_static_dispatch_0, %zero_19, %c1_20, %c1_21, %c1_22) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.executable>, i32, i32, i32, i32) -> ()
      %c28 = vm.const.i32 28
      %c13 = vm.const.i32 13
      %zero_23 = vm.const.i32.zero
      vm.call @hal.command_buffer.execution_barrier(%ref_17, %c28, %c13, %zero_23) : (!vm.ref<!hal.command_buffer>, i32, i32, i32) -> ()
      vm.call @hal.command_buffer.finalize(%ref_17) : (!vm.ref<!hal.command_buffer>) -> ()
      %null = vm.const.ref.zero : !vm.ref<!hal.fence>
      %zero_24 = vm.const.i32.zero
      %ref_25 = vm.call @hal.fence.create(%ref_2, %zero_24) : (!vm.ref<!hal.device>, i32) -> !vm.ref<!hal.fence>
      vm.call.variadic @hal.device.queue.execute(%ref_2, %c-1, %null, %ref_25, [%ref_17]) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, !vm.ref<!hal.command_buffer> ...)
      %0 = vm.call.variadic @hal.fence.await(%c-1_1, [%ref_25]) : (i32, !vm.ref<!hal.fence> ...) -> i32
      vm.cond_fail %0, "failed to wait on timepoint"
      %ref_26 = vm.call.variadic @hal.buffer_view.create(%ref_11, %zero, %c36, %c553648160, %c1, [%c3, %c3]) {nosideeffects} : (!vm.ref<!hal.buffer>, i64, i64, i32, i32, i64 ...) -> !vm.ref<!hal.buffer_view>
      vm.return %ref_26 : !vm.ref<!hal.buffer_view>
    ^bb2:  // pred: ^bb0
      %c2_27 = vm.const.i32 2
      vm.fail %c2_27, "device not supported in the compiled configuration"
    }
    vm.export @matmul_static attributes {iree.abi.stub}
  }
}


// -----// IR Dump After mlir::iree_compiler::IREE::VM::HoistInlinedRodataPass (iree-vm-hoist-inlined-rodata) //----- //
vm.module public @module {
  vm.global.i32 private @_device_query_0 : i32
  vm.global.ref private @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
  vm.global.ref private @_executable_matmul_static_dispatch_0 : !vm.ref<!hal.executable>
  vm.rodata private @matmul_static_dispatch_0_cuda_nvptx_fb {alignment = 16 : i64, mime_type = "application/x-flatbuffers"} dense<"0x08000000435544417CF8FFFF10000000480000003C000000500000000100000004000000250000006D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F3378337835000000010000000000000001000000030000000300000001000000200700002F2F0A2F2F2047656E657261746564206279204C4C564D204E56505458204261636B2D456E640A2F2F0A0A2E76657273696F6E20372E300A2E74617267657420736D5F38300A2E616464726573735F73697A652036340A0A092F2F202E676C6F626C096D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378350A0A2E76697369626C65202E656E747279206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F3378337835280A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F302C0A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F312C0A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F320A290A2E6D61786E74696420332C20332C20310A7B0A092E726567202E623332200925723C333E3B0A092E726567202E663332200925663C32323E3B0A092E726567202E62363420092572643C31363E3B0A0A096C642E706172616D2E7536342009257264312C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F305D3B0A096C642E706172616D2E7536342009257264322C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F325D3B0A09637674612E746F2E676C6F62616C2E7536342009257264332C20257264323B0A096C642E706172616D2E7536342009257264342C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F315D3B0A09637674612E746F2E676C6F62616C2E7536342009257264352C20257264343B0A09637674612E746F2E676C6F62616C2E7536342009257264362C20257264313B0A096D6F762E75333220092572312C20257469642E783B0A096376742E7536342E7533322009257264372C202572313B0A096D6F762E75333220092572322C20257469642E793B0A096D756C2E776964652E7533322009257264382C202572322C20333B0A096164642E7336342009257264392C20257264382C20257264373B0A0973686C2E623634200925726431302C20257264392C20323B0A096164642E733634200925726431312C20257264332C2025726431303B0A096C642E676C6F62616C2E66333220092566312C205B25726431315D3B0A096D756C2E776964652E753332200925726431322C202572322C2032303B0A096164642E733634200925726431332C20257264362C2025726431323B0A096C642E676C6F62616C2E6E632E66333220092566322C205B25726431335D3B0A096D756C2E776964652E753332200925726431342C202572312C20343B0A096164642E733634200925726431352C20257264352C2025726431343B0A096C642E676C6F62616C2E6E632E66333220092566332C205B25726431355D3B0A096D756C2E726E2E66333220092566342C202566322C202566333B0A096164642E726E2E66333220092566352C202566312C202566343B0A096C642E676C6F62616C2E6E632E66333220092566362C205B25726431332B345D3B0A096C642E676C6F62616C2E6E632E66333220092566372C205B25726431352B31325D3B0A096D756C2E726E2E66333220092566382C202566362C202566373B0A096164642E726E2E66333220092566392C202566352C202566383B0A096C642E676C6F62616C2E6E632E6633322009256631302C205B25726431332B385D3B0A096C642E676C6F62616C2E6E632E6633322009256631312C205B25726431352B32345D3B0A096D756C2E726E2E6633322009256631322C20256631302C20256631313B0A096164642E726E2E6633322009256631332C202566392C20256631323B0A096C642E676C6F62616C2E6E632E6633322009256631342C205B25726431332B31325D3B0A096C642E676C6F62616C2E6E632E6633322009256631352C205B25726431352B33365D3B0A096D756C2E726E2E6633322009256631362C20256631342C20256631353B0A096164642E726E2E6633322009256631372C20256631332C20256631363B0A0973742E676C6F62616C2E66333220095B25726431315D2C20256631373B0A096C642E676C6F62616C2E6E632E6633322009256631382C205B25726431332B31365D3B0A096C642E676C6F62616C2E6E632E6633322009256631392C205B25726431352B34385D3B0A096D756C2E726E2E6633322009256632302C20256631382C20256631393B0A096164642E726E2E6633322009256632312C20256631372C20256632303B0A0973742E676C6F62616C2E66333220095B25726431315D2C20256632313B0A097265743B0A0A7D0A0C001400040008000C001000"> : vector<1944xi8>
  vm.rodata private @_utf8_hal_executable_format_EAB228F999C2D3A1 {alignment = 1 : i64} "hal.executable.format"
  vm.rodata private @_utf8_cuda_nvptx_fb_B15B42B96FDBACC {alignment = 1 : i64} "cuda-nvptx-fb"
  vm.rodata private @_utf8_cuda_nvptx_fb_B15B42B96FDBACC_0 {alignment = 1 : i64} "cuda-nvptx-fb"
  vm.initializer {
    %ref = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
    %_utf8_hal_executable_format_EAB228F999C2D3A1 = vm.const.ref.rodata @_utf8_hal_executable_format_EAB228F999C2D3A1 : !vm.buffer
    %_utf8_cuda_nvptx_fb_B15B42B96FDBACC = vm.const.ref.rodata @_utf8_cuda_nvptx_fb_B15B42B96FDBACC : !vm.buffer
    %0:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_executable_format_EAB228F999C2D3A1, %_utf8_cuda_nvptx_fb_B15B42B96FDBACC) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
    %1 = vm.trunc.i64.i32 %0#1 : i64 -> i32
    %c1 = vm.const.i32 1
    %2 = vm.and.i32 %1, %c1 : i32
    %zero = vm.const.i32.zero
    %3 = vm.select.i32 %0#0, %2, %zero : i32
    %c1_0 = vm.const.i32 1
    %zero_1 = vm.const.i32.zero
    %zero_2 = vm.const.i32.zero
    %c7 = vm.const.i32 7
    %c1_3 = vm.const.i32 1
    %c1_4 = vm.const.i32 1
    %c7_5 = vm.const.i32 7
    %c1_6 = vm.const.i32 1
    %c2 = vm.const.i32 2
    %c7_7 = vm.const.i32 7
    %zero_8 = vm.const.i32.zero
    %ref_9 = vm.call.variadic @hal.descriptor_set_layout.create(%ref, %zero_1, [(%zero_2, %c7, %c1_3), (%c1_4, %c7_5, %c1_6), (%c2, %c7_7, %zero_8)]) {nosideeffects} : (!vm.ref<!hal.device>, i32, tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout>
    %zero_10 = vm.const.i32.zero
    %ref_11 = vm.call.variadic @hal.pipeline_layout.create(%ref, %zero_10, [%ref_9]) {nosideeffects} : (!vm.ref<!hal.device>, i32, !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout>
    vm.global.store.i32 %3, @_device_query_0 : i32
    vm.global.store.ref %ref_11, @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    vm.cond_br %3, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    %matmul_static_dispatch_0_cuda_nvptx_fb = vm.const.ref.rodata @matmul_static_dispatch_0_cuda_nvptx_fb : !vm.buffer
    %_utf8_cuda_nvptx_fb_B15B42B96FDBACC_0 = vm.const.ref.rodata @_utf8_cuda_nvptx_fb_B15B42B96FDBACC_0 : !vm.buffer
    %null = vm.const.ref.zero : !vm.buffer
    %ref_12 = vm.call.variadic @hal.executable.create(%ref, %_utf8_cuda_nvptx_fb_B15B42B96FDBACC_0, %matmul_static_dispatch_0_cuda_nvptx_fb, %null, [%_pipeline_layout_0]) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer, !vm.buffer, !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable>
    vm.br ^bb3(%ref_12 : !vm.ref<!hal.executable>)
  ^bb2:  // pred: ^bb0
    %null_13 = vm.const.ref.zero : !vm.ref<!hal.executable>
    vm.br ^bb3(%null_13 : !vm.ref<!hal.executable>)
  ^bb3(%4: !vm.ref<!hal.executable>):  // 2 preds: ^bb1, ^bb2
    vm.global.store.ref %4, @_executable_matmul_static_dispatch_0 : !vm.ref<!hal.executable>
    vm.return
  }
  vm.import @hal.ex.shared_device() -> !vm.ref<!hal.device> attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.ex.submit_and_wait(%device : !vm.ref<!hal.device>, %command_buffer : !vm.ref<!hal.command_buffer>) attributes {sym_visibility = "private", vm.yield}
  vm.import @hal.allocator.allocate(%allocator : !vm.ref<!hal.allocator>, %memory_types : i32, %buffer_usage : i32, %allocation_size : i64) -> !vm.ref<!hal.buffer> attributes {sym_visibility = "private"}
  vm.import @hal.allocator.allocate.initialized(%allocator : !vm.ref<!hal.allocator>, %memory_types : i32, %buffer_usage : i32, %source : !vm.buffer, %offset : i64, %length : i64) -> !vm.ref<!hal.buffer> attributes {sym_visibility = "private"}
  vm.import @hal.allocator.map.byte_buffer(%allocator : !vm.ref<!hal.allocator>, %try : i32, %memory_types : i32, %buffer_usage : i32, %source : !vm.buffer, %offset : i64, %length : i64) -> !vm.ref<!hal.buffer> attributes {sym_visibility = "private"}
  vm.import @hal.buffer.assert(%buffer : !vm.ref<!hal.buffer>, %message : !vm.buffer, %allocator : !vm.ref<!hal.allocator>, %minimum_length : i64, %memory_types : i32, %buffer_usage : i32) attributes {sym_visibility = "private"}
  vm.import @hal.buffer.subspan(%source_buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %length : i64) -> !vm.ref<!hal.buffer> attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.buffer.length(%buffer : !vm.ref<!hal.buffer>) -> i64 attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.buffer.load(%source_buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %length : i32) -> i32 attributes {sym_visibility = "private"}
  vm.import @hal.buffer.store(%value : i32, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i32) attributes {sym_visibility = "private"}
  vm.import @hal.buffer_view.create(%buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %source_length : i64, %element_type : i32, %encoding_type : i32, %shape : i64 ...) -> !vm.ref<!hal.buffer_view> attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.buffer_view.assert(%buffer_view : !vm.ref<!hal.buffer_view>, %message : !vm.buffer, %element_type : i32, %encoding_type : i32, %shape : i64 ...) attributes {sym_visibility = "private"}
  vm.import @hal.buffer_view.buffer(%buffer_view : !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer> attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.buffer_view.element_type(%buffer_view : !vm.ref<!hal.buffer_view>) -> i32 attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.buffer_view.encoding_type(%buffer_view : !vm.ref<!hal.buffer_view>) -> i32 attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.buffer_view.rank(%buffer_view : !vm.ref<!hal.buffer_view>) -> i32 attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.buffer_view.dim(%buffer_view : !vm.ref<!hal.buffer_view>, %index : i32) -> i64 attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.buffer_view.trace(%key : !vm.buffer, %operands : !vm.ref<!hal.buffer_view> ...) attributes {sym_visibility = "private"}
  vm.import @hal.channel.create(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %rank : i32, %count : i32) -> !vm.ref<!hal.channel> attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.channel.rank_and_count(%channel : !vm.ref<!hal.channel>) -> (i32, i32) attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.command_buffer.create(%device : !vm.ref<!hal.device>, %modes : i32, %command_categories : i32, %binding_capacity : i32) -> !vm.ref<!hal.command_buffer> attributes {sym_visibility = "private"}
  vm.import @hal.command_buffer.finalize(%command_buffer : !vm.ref<!hal.command_buffer>) attributes {sym_visibility = "private"}
  vm.import @hal.command_buffer.begin_debug_group(%command_buffer : !vm.ref<!hal.command_buffer>, %label : !vm.buffer) attributes {sym_visibility = "private"}
  vm.import @hal.command_buffer.end_debug_group(%command_buffer : !vm.ref<!hal.command_buffer>) attributes {sym_visibility = "private"}
  vm.import @hal.command_buffer.execution_barrier(%command_buffer : !vm.ref<!hal.command_buffer>, %source_stage_mask : i32, %target_stage_mask : i32, %flags : i32) attributes {sym_visibility = "private"}
  vm.import @hal.command_buffer.fill_buffer(%command_buffer : !vm.ref<!hal.command_buffer>, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i64, %pattern : i32, %pattern_length : i32) attributes {sym_visibility = "private"}
  vm.import @hal.command_buffer.copy_buffer(%command_buffer : !vm.ref<!hal.command_buffer>, %source_buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i64) attributes {sym_visibility = "private"}
  vm.import @hal.command_buffer.collective(%command_buffer : !vm.ref<!hal.command_buffer>, %channel : !vm.ref<!hal.channel>, %op : i32, %param : i32, %send_buffer : !vm.ref<!hal.buffer>, %send_offset : i64, %send_length : i64, %recv_buffer : !vm.ref<!hal.buffer>, %recv_offset : i64, %recv_length : i64, %element_count : i64) attributes {sym_visibility = "private"}
  vm.import @hal.command_buffer.push_constants(%command_buffer : !vm.ref<!hal.command_buffer>, %pipeline_layout : !vm.ref<!hal.pipeline_layout>, %offset : i32, %values : i32 ...) attributes {sym_visibility = "private"}
  vm.import @hal.command_buffer.push_descriptor_set(%command_buffer : !vm.ref<!hal.command_buffer>, %pipeline_layout : !vm.ref<!hal.pipeline_layout>, %set : i32, %bindings : tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...) attributes {sym_visibility = "private"}
  vm.import @hal.command_buffer.dispatch(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroup_x : i32, %workgroup_y : i32, %workgroup_z : i32) attributes {sym_visibility = "private"}
  vm.import @hal.command_buffer.dispatch.indirect(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroups_buffer : !vm.ref<!hal.buffer>, %workgroups_offset : i64) attributes {sym_visibility = "private"}
  vm.import @hal.command_buffer.execute.commands(%command_buffer : !vm.ref<!hal.command_buffer>, %commands : !vm.ref<!hal.command_buffer>, %bindings : tuple<!vm.ref<!hal.buffer>, i64, i64> ...) attributes {sym_visibility = "private"}
  vm.import @hal.descriptor_set_layout.create(%device : !vm.ref<!hal.device>, %flags : i32, %bindings : tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout> attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.device.allocator(%device : !vm.ref<!hal.device>) -> !vm.ref<!hal.allocator> attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.device.query.i64(%device : !vm.ref<!hal.device>, %category : !vm.buffer, %key : !vm.buffer) -> (i32, i64) attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.device.queue.alloca(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %pool : i32, %memory_types : i32, %buffer_usage : i32, %allocation_size : i64) -> !vm.ref<!hal.buffer> attributes {sym_visibility = "private"}
  vm.import @hal.device.queue.dealloca(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %buffer : !vm.ref<!hal.buffer>) attributes {sym_visibility = "private"}
  vm.import @hal.device.queue.execute(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %command_buffers : !vm.ref<!hal.command_buffer> ...) attributes {sym_visibility = "private"}
  vm.import @hal.device.queue.flush(%device : !vm.ref<!hal.device>, %queue_affinity : i64) attributes {sym_visibility = "private"}
  vm.import @hal.executable.create(%device : !vm.ref<!hal.device>, %executable_format : !vm.buffer, %executable_data : !vm.buffer, %constants : !vm.buffer, %pipeline_layouts : !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable> attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.fence.create(%device : !vm.ref<!hal.device>, %flags : i32) -> !vm.ref<!hal.fence> attributes {sym_visibility = "private"}
  vm.import @hal.fence.join(%fences : !vm.ref<!hal.fence> ...) -> !vm.ref<!hal.fence> attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.fence.query(%fence : !vm.ref<!hal.fence>) -> i32 attributes {sym_visibility = "private"}
  vm.import @hal.fence.signal(%fence : !vm.ref<!hal.fence>) attributes {sym_visibility = "private"}
  vm.import @hal.fence.fail(%fence : !vm.ref<!hal.fence>, %status : i32) attributes {sym_visibility = "private"}
  vm.import @hal.fence.await(%timeout_millis : i32, %fences : !vm.ref<!hal.fence> ...) -> i32 attributes {sym_visibility = "private", vm.yield}
  vm.import @hal.pipeline_layout.create(%device : !vm.ref<!hal.device>, %push_constants : i32, %set_layouts : !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout> attributes {nosideeffects, sym_visibility = "private"}
  vm.rodata private @_utf8_tensor_3C6209B4FD120BDC {alignment = 1 : i64} "tensor"
  vm.rodata private @_utf8_tensor_3C6209B4FD120BDC_1 {alignment = 1 : i64} "tensor"
  vm.rodata private @_utf8_tensor_3C6209B4FD120BDC_2 {alignment = 1 : i64} "tensor"
  vm.rodata private @_utf8_tensor_3C6209B4FD120BDC_3 {alignment = 1 : i64} "tensor"
  vm.rodata private @_utf8_tensor_3C6209B4FD120BDC_4 {alignment = 1 : i64} "tensor"
  vm.rodata private @_utf8_tensor_3C6209B4FD120BDC_5 {alignment = 1 : i64} "tensor"
  vm.func private @matmul_static(%arg0: !vm.ref<!hal.buffer_view>, %arg1: !vm.ref<!hal.buffer_view>, %arg2: !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer_view> {
    %c5 = vm.const.i64 5
    %c1 = vm.const.i32 1
    %c553648160 = vm.const.i32 553648160
    %c1_0 = vm.const.i64 1
    %c3 = vm.const.i64 3
    %c36 = vm.const.i64 36
    %c60 = vm.const.i64 60
    %zero = vm.const.i64.zero
    %c-1 = vm.const.i64 -1
    %c2 = vm.const.i64 2
    %c-1_1 = vm.const.i32 -1
    %_device_query_0 = vm.global.load.i32 @_device_query_0 : i32
    %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    %_executable_matmul_static_dispatch_0 = vm.global.load.ref @_executable_matmul_static_dispatch_0 : !vm.ref<!hal.executable>
    %_utf8_tensor_3C6209B4FD120BDC = vm.const.ref.rodata @_utf8_tensor_3C6209B4FD120BDC : !vm.buffer
    vm.call.variadic @hal.buffer_view.assert(%arg0, %_utf8_tensor_3C6209B4FD120BDC, %c553648160, %c1, [%c3, %c5]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
    %ref = vm.call @hal.buffer_view.buffer(%arg0) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
    %ref_2 = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
    %ref_3 = vm.call @hal.device.allocator(%ref_2) {nosideeffects} : (!vm.ref<!hal.device>) -> !vm.ref<!hal.allocator>
    %_utf8_tensor_3C6209B4FD120BDC_1 = vm.const.ref.rodata @_utf8_tensor_3C6209B4FD120BDC_1 : !vm.buffer
    %c16 = vm.const.i32 16
    %c3075 = vm.const.i32 3075
    vm.call @hal.buffer.assert(%ref, %_utf8_tensor_3C6209B4FD120BDC_1, %ref_3, %c60, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
    %_utf8_tensor_3C6209B4FD120BDC_2 = vm.const.ref.rodata @_utf8_tensor_3C6209B4FD120BDC_2 : !vm.buffer
    vm.call.variadic @hal.buffer_view.assert(%arg1, %_utf8_tensor_3C6209B4FD120BDC_2, %c553648160, %c1, [%c5, %c3]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
    %ref_4 = vm.call @hal.buffer_view.buffer(%arg1) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
    %_utf8_tensor_3C6209B4FD120BDC_3 = vm.const.ref.rodata @_utf8_tensor_3C6209B4FD120BDC_3 : !vm.buffer
    %c16_5 = vm.const.i32 16
    %c3075_6 = vm.const.i32 3075
    vm.call @hal.buffer.assert(%ref_4, %_utf8_tensor_3C6209B4FD120BDC_3, %ref_3, %c60, %c16_5, %c3075_6) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
    %_utf8_tensor_3C6209B4FD120BDC_4 = vm.const.ref.rodata @_utf8_tensor_3C6209B4FD120BDC_4 : !vm.buffer
    vm.call.variadic @hal.buffer_view.assert(%arg2, %_utf8_tensor_3C6209B4FD120BDC_4, %c553648160, %c1, [%c3, %c3]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
    %ref_7 = vm.call @hal.buffer_view.buffer(%arg2) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
    %_utf8_tensor_3C6209B4FD120BDC_5 = vm.const.ref.rodata @_utf8_tensor_3C6209B4FD120BDC_5 : !vm.buffer
    %c16_8 = vm.const.i32 16
    %c3075_9 = vm.const.i32 3075
    vm.call @hal.buffer.assert(%ref_7, %_utf8_tensor_3C6209B4FD120BDC_5, %ref_3, %c36, %c16_8, %c3075_9) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
    %c17 = vm.const.i32 17
    %c3_10 = vm.const.i32 3
    %zero_11 = vm.const.i32.zero
    %ref_12 = vm.call @hal.command_buffer.create(%ref_2, %c17, %c3_10, %zero_11) : (!vm.ref<!hal.device>, i32, i32, i32) -> !vm.ref<!hal.command_buffer>
    vm.cond_br %_device_query_0, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %zero_13 = vm.const.i32.zero
    vm.call.variadic @hal.command_buffer.push_descriptor_set(%ref_12, %_pipeline_layout_0, %zero, [(%zero, %zero_13, %ref, %zero, %c60), (%c1_0, %zero_13, %ref_4, %zero, %c60), (%c2, %zero_13, %ref_7, %zero, %c36)]) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.pipeline_layout>, i32, tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
    %zero_14 = vm.const.i32.zero
    %c1_15 = vm.const.i32 1
    %c1_16 = vm.const.i32 1
    %c1_17 = vm.const.i32 1
    vm.call @hal.command_buffer.dispatch(%ref_12, %_executable_matmul_static_dispatch_0, %zero_14, %c1_15, %c1_16, %c1_17) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.executable>, i32, i32, i32, i32) -> ()
    %c28 = vm.const.i32 28
    %c13 = vm.const.i32 13
    %zero_18 = vm.const.i32.zero
    vm.call @hal.command_buffer.execution_barrier(%ref_12, %c28, %c13, %zero_18) : (!vm.ref<!hal.command_buffer>, i32, i32, i32) -> ()
    vm.call @hal.command_buffer.finalize(%ref_12) : (!vm.ref<!hal.command_buffer>) -> ()
    %null = vm.const.ref.zero : !vm.ref<!hal.fence>
    %zero_19 = vm.const.i32.zero
    %ref_20 = vm.call @hal.fence.create(%ref_2, %zero_19) : (!vm.ref<!hal.device>, i32) -> !vm.ref<!hal.fence>
    vm.call.variadic @hal.device.queue.execute(%ref_2, %c-1, %null, %ref_20, [%ref_12]) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, !vm.ref<!hal.command_buffer> ...)
    %0 = vm.call.variadic @hal.fence.await(%c-1_1, [%ref_20]) : (i32, !vm.ref<!hal.fence> ...) -> i32
    vm.cond_fail %0, "failed to wait on timepoint"
    %ref_21 = vm.call.variadic @hal.buffer_view.create(%ref_7, %zero, %c36, %c553648160, %c1, [%c3, %c3]) {nosideeffects} : (!vm.ref<!hal.buffer>, i64, i64, i32, i32, i64 ...) -> !vm.ref<!hal.buffer_view>
    vm.return %ref_21 : !vm.ref<!hal.buffer_view>
  ^bb2:  // pred: ^bb0
    %c2_22 = vm.const.i32 2
    vm.fail %c2_22, "device not supported in the compiled configuration"
  }
  vm.export @matmul_static attributes {iree.abi.stub}
}

// -----// IR Dump After mlir::iree_compiler::IREE::VM::DeduplicateRodataPass (iree-vm-deduplicate-rodata) //----- //
vm.module public @module {
  vm.global.i32 private @_device_query_0 : i32
  vm.global.ref private @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
  vm.global.ref private @_executable_matmul_static_dispatch_0 : !vm.ref<!hal.executable>
  vm.rodata private @matmul_static_dispatch_0_cuda_nvptx_fb {alignment = 16 : i64, mime_type = "application/x-flatbuffers"} dense<"0x08000000435544417CF8FFFF10000000480000003C000000500000000100000004000000250000006D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F3378337835000000010000000000000001000000030000000300000001000000200700002F2F0A2F2F2047656E657261746564206279204C4C564D204E56505458204261636B2D456E640A2F2F0A0A2E76657273696F6E20372E300A2E74617267657420736D5F38300A2E616464726573735F73697A652036340A0A092F2F202E676C6F626C096D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378350A0A2E76697369626C65202E656E747279206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F3378337835280A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F302C0A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F312C0A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F320A290A2E6D61786E74696420332C20332C20310A7B0A092E726567202E623332200925723C333E3B0A092E726567202E663332200925663C32323E3B0A092E726567202E62363420092572643C31363E3B0A0A096C642E706172616D2E7536342009257264312C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F305D3B0A096C642E706172616D2E7536342009257264322C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F325D3B0A09637674612E746F2E676C6F62616C2E7536342009257264332C20257264323B0A096C642E706172616D2E7536342009257264342C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F315D3B0A09637674612E746F2E676C6F62616C2E7536342009257264352C20257264343B0A09637674612E746F2E676C6F62616C2E7536342009257264362C20257264313B0A096D6F762E75333220092572312C20257469642E783B0A096376742E7536342E7533322009257264372C202572313B0A096D6F762E75333220092572322C20257469642E793B0A096D756C2E776964652E7533322009257264382C202572322C20333B0A096164642E7336342009257264392C20257264382C20257264373B0A0973686C2E623634200925726431302C20257264392C20323B0A096164642E733634200925726431312C20257264332C2025726431303B0A096C642E676C6F62616C2E66333220092566312C205B25726431315D3B0A096D756C2E776964652E753332200925726431322C202572322C2032303B0A096164642E733634200925726431332C20257264362C2025726431323B0A096C642E676C6F62616C2E6E632E66333220092566322C205B25726431335D3B0A096D756C2E776964652E753332200925726431342C202572312C20343B0A096164642E733634200925726431352C20257264352C2025726431343B0A096C642E676C6F62616C2E6E632E66333220092566332C205B25726431355D3B0A096D756C2E726E2E66333220092566342C202566322C202566333B0A096164642E726E2E66333220092566352C202566312C202566343B0A096C642E676C6F62616C2E6E632E66333220092566362C205B25726431332B345D3B0A096C642E676C6F62616C2E6E632E66333220092566372C205B25726431352B31325D3B0A096D756C2E726E2E66333220092566382C202566362C202566373B0A096164642E726E2E66333220092566392C202566352C202566383B0A096C642E676C6F62616C2E6E632E6633322009256631302C205B25726431332B385D3B0A096C642E676C6F62616C2E6E632E6633322009256631312C205B25726431352B32345D3B0A096D756C2E726E2E6633322009256631322C20256631302C20256631313B0A096164642E726E2E6633322009256631332C202566392C20256631323B0A096C642E676C6F62616C2E6E632E6633322009256631342C205B25726431332B31325D3B0A096C642E676C6F62616C2E6E632E6633322009256631352C205B25726431352B33365D3B0A096D756C2E726E2E6633322009256631362C20256631342C20256631353B0A096164642E726E2E6633322009256631372C20256631332C20256631363B0A0973742E676C6F62616C2E66333220095B25726431315D2C20256631373B0A096C642E676C6F62616C2E6E632E6633322009256631382C205B25726431332B31365D3B0A096C642E676C6F62616C2E6E632E6633322009256631392C205B25726431352B34385D3B0A096D756C2E726E2E6633322009256632302C20256631382C20256631393B0A096164642E726E2E6633322009256632312C20256631372C20256632303B0A0973742E676C6F62616C2E66333220095B25726431315D2C20256632313B0A097265743B0A0A7D0A0C001400040008000C001000"> : vector<1944xi8>
  vm.rodata private @_utf8_hal_executable_format_EAB228F999C2D3A1 {alignment = 1 : i64} "hal.executable.format"
  vm.rodata private @_utf8_cuda_nvptx_fb_B15B42B96FDBACC {alignment = 1 : i64} "cuda-nvptx-fb"
  vm.initializer {
    %ref = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
    %_utf8_hal_executable_format_EAB228F999C2D3A1 = vm.const.ref.rodata @_utf8_hal_executable_format_EAB228F999C2D3A1 : !vm.buffer
    %_utf8_cuda_nvptx_fb_B15B42B96FDBACC = vm.const.ref.rodata @_utf8_cuda_nvptx_fb_B15B42B96FDBACC : !vm.buffer
    %0:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_executable_format_EAB228F999C2D3A1, %_utf8_cuda_nvptx_fb_B15B42B96FDBACC) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
    %1 = vm.trunc.i64.i32 %0#1 : i64 -> i32
    %c1 = vm.const.i32 1
    %2 = vm.and.i32 %1, %c1 : i32
    %zero = vm.const.i32.zero
    %3 = vm.select.i32 %0#0, %2, %zero : i32
    %c1_0 = vm.const.i32 1
    %zero_1 = vm.const.i32.zero
    %zero_2 = vm.const.i32.zero
    %c7 = vm.const.i32 7
    %c1_3 = vm.const.i32 1
    %c1_4 = vm.const.i32 1
    %c7_5 = vm.const.i32 7
    %c1_6 = vm.const.i32 1
    %c2 = vm.const.i32 2
    %c7_7 = vm.const.i32 7
    %zero_8 = vm.const.i32.zero
    %ref_9 = vm.call.variadic @hal.descriptor_set_layout.create(%ref, %zero_1, [(%zero_2, %c7, %c1_3), (%c1_4, %c7_5, %c1_6), (%c2, %c7_7, %zero_8)]) {nosideeffects} : (!vm.ref<!hal.device>, i32, tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout>
    %zero_10 = vm.const.i32.zero
    %ref_11 = vm.call.variadic @hal.pipeline_layout.create(%ref, %zero_10, [%ref_9]) {nosideeffects} : (!vm.ref<!hal.device>, i32, !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout>
    vm.global.store.i32 %3, @_device_query_0 : i32
    vm.global.store.ref %ref_11, @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    vm.cond_br %3, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    %matmul_static_dispatch_0_cuda_nvptx_fb = vm.const.ref.rodata @matmul_static_dispatch_0_cuda_nvptx_fb : !vm.buffer
    %_utf8_cuda_nvptx_fb_B15B42B96FDBACC_12 = vm.const.ref.rodata @_utf8_cuda_nvptx_fb_B15B42B96FDBACC : !vm.buffer
    %null = vm.const.ref.zero : !vm.buffer
    %ref_13 = vm.call.variadic @hal.executable.create(%ref, %_utf8_cuda_nvptx_fb_B15B42B96FDBACC_12, %matmul_static_dispatch_0_cuda_nvptx_fb, %null, [%_pipeline_layout_0]) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer, !vm.buffer, !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable>
    vm.br ^bb3(%ref_13 : !vm.ref<!hal.executable>)
  ^bb2:  // pred: ^bb0
    %null_14 = vm.const.ref.zero : !vm.ref<!hal.executable>
    vm.br ^bb3(%null_14 : !vm.ref<!hal.executable>)
  ^bb3(%4: !vm.ref<!hal.executable>):  // 2 preds: ^bb1, ^bb2
    vm.global.store.ref %4, @_executable_matmul_static_dispatch_0 : !vm.ref<!hal.executable>
    vm.return
  }
  vm.import @hal.ex.shared_device() -> !vm.ref<!hal.device> attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.ex.submit_and_wait(%device : !vm.ref<!hal.device>, %command_buffer : !vm.ref<!hal.command_buffer>) attributes {sym_visibility = "private", vm.yield}
  vm.import @hal.allocator.allocate(%allocator : !vm.ref<!hal.allocator>, %memory_types : i32, %buffer_usage : i32, %allocation_size : i64) -> !vm.ref<!hal.buffer> attributes {sym_visibility = "private"}
  vm.import @hal.allocator.allocate.initialized(%allocator : !vm.ref<!hal.allocator>, %memory_types : i32, %buffer_usage : i32, %source : !vm.buffer, %offset : i64, %length : i64) -> !vm.ref<!hal.buffer> attributes {sym_visibility = "private"}
  vm.import @hal.allocator.map.byte_buffer(%allocator : !vm.ref<!hal.allocator>, %try : i32, %memory_types : i32, %buffer_usage : i32, %source : !vm.buffer, %offset : i64, %length : i64) -> !vm.ref<!hal.buffer> attributes {sym_visibility = "private"}
  vm.import @hal.buffer.assert(%buffer : !vm.ref<!hal.buffer>, %message : !vm.buffer, %allocator : !vm.ref<!hal.allocator>, %minimum_length : i64, %memory_types : i32, %buffer_usage : i32) attributes {sym_visibility = "private"}
  vm.import @hal.buffer.subspan(%source_buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %length : i64) -> !vm.ref<!hal.buffer> attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.buffer.length(%buffer : !vm.ref<!hal.buffer>) -> i64 attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.buffer.load(%source_buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %length : i32) -> i32 attributes {sym_visibility = "private"}
  vm.import @hal.buffer.store(%value : i32, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i32) attributes {sym_visibility = "private"}
  vm.import @hal.buffer_view.create(%buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %source_length : i64, %element_type : i32, %encoding_type : i32, %shape : i64 ...) -> !vm.ref<!hal.buffer_view> attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.buffer_view.assert(%buffer_view : !vm.ref<!hal.buffer_view>, %message : !vm.buffer, %element_type : i32, %encoding_type : i32, %shape : i64 ...) attributes {sym_visibility = "private"}
  vm.import @hal.buffer_view.buffer(%buffer_view : !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer> attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.buffer_view.element_type(%buffer_view : !vm.ref<!hal.buffer_view>) -> i32 attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.buffer_view.encoding_type(%buffer_view : !vm.ref<!hal.buffer_view>) -> i32 attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.buffer_view.rank(%buffer_view : !vm.ref<!hal.buffer_view>) -> i32 attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.buffer_view.dim(%buffer_view : !vm.ref<!hal.buffer_view>, %index : i32) -> i64 attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.buffer_view.trace(%key : !vm.buffer, %operands : !vm.ref<!hal.buffer_view> ...) attributes {sym_visibility = "private"}
  vm.import @hal.channel.create(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %rank : i32, %count : i32) -> !vm.ref<!hal.channel> attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.channel.rank_and_count(%channel : !vm.ref<!hal.channel>) -> (i32, i32) attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.command_buffer.create(%device : !vm.ref<!hal.device>, %modes : i32, %command_categories : i32, %binding_capacity : i32) -> !vm.ref<!hal.command_buffer> attributes {sym_visibility = "private"}
  vm.import @hal.command_buffer.finalize(%command_buffer : !vm.ref<!hal.command_buffer>) attributes {sym_visibility = "private"}
  vm.import @hal.command_buffer.begin_debug_group(%command_buffer : !vm.ref<!hal.command_buffer>, %label : !vm.buffer) attributes {sym_visibility = "private"}
  vm.import @hal.command_buffer.end_debug_group(%command_buffer : !vm.ref<!hal.command_buffer>) attributes {sym_visibility = "private"}
  vm.import @hal.command_buffer.execution_barrier(%command_buffer : !vm.ref<!hal.command_buffer>, %source_stage_mask : i32, %target_stage_mask : i32, %flags : i32) attributes {sym_visibility = "private"}
  vm.import @hal.command_buffer.fill_buffer(%command_buffer : !vm.ref<!hal.command_buffer>, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i64, %pattern : i32, %pattern_length : i32) attributes {sym_visibility = "private"}
  vm.import @hal.command_buffer.copy_buffer(%command_buffer : !vm.ref<!hal.command_buffer>, %source_buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i64) attributes {sym_visibility = "private"}
  vm.import @hal.command_buffer.collective(%command_buffer : !vm.ref<!hal.command_buffer>, %channel : !vm.ref<!hal.channel>, %op : i32, %param : i32, %send_buffer : !vm.ref<!hal.buffer>, %send_offset : i64, %send_length : i64, %recv_buffer : !vm.ref<!hal.buffer>, %recv_offset : i64, %recv_length : i64, %element_count : i64) attributes {sym_visibility = "private"}
  vm.import @hal.command_buffer.push_constants(%command_buffer : !vm.ref<!hal.command_buffer>, %pipeline_layout : !vm.ref<!hal.pipeline_layout>, %offset : i32, %values : i32 ...) attributes {sym_visibility = "private"}
  vm.import @hal.command_buffer.push_descriptor_set(%command_buffer : !vm.ref<!hal.command_buffer>, %pipeline_layout : !vm.ref<!hal.pipeline_layout>, %set : i32, %bindings : tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...) attributes {sym_visibility = "private"}
  vm.import @hal.command_buffer.dispatch(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroup_x : i32, %workgroup_y : i32, %workgroup_z : i32) attributes {sym_visibility = "private"}
  vm.import @hal.command_buffer.dispatch.indirect(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroups_buffer : !vm.ref<!hal.buffer>, %workgroups_offset : i64) attributes {sym_visibility = "private"}
  vm.import @hal.command_buffer.execute.commands(%command_buffer : !vm.ref<!hal.command_buffer>, %commands : !vm.ref<!hal.command_buffer>, %bindings : tuple<!vm.ref<!hal.buffer>, i64, i64> ...) attributes {sym_visibility = "private"}
  vm.import @hal.descriptor_set_layout.create(%device : !vm.ref<!hal.device>, %flags : i32, %bindings : tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout> attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.device.allocator(%device : !vm.ref<!hal.device>) -> !vm.ref<!hal.allocator> attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.device.query.i64(%device : !vm.ref<!hal.device>, %category : !vm.buffer, %key : !vm.buffer) -> (i32, i64) attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.device.queue.alloca(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %pool : i32, %memory_types : i32, %buffer_usage : i32, %allocation_size : i64) -> !vm.ref<!hal.buffer> attributes {sym_visibility = "private"}
  vm.import @hal.device.queue.dealloca(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %buffer : !vm.ref<!hal.buffer>) attributes {sym_visibility = "private"}
  vm.import @hal.device.queue.execute(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %command_buffers : !vm.ref<!hal.command_buffer> ...) attributes {sym_visibility = "private"}
  vm.import @hal.device.queue.flush(%device : !vm.ref<!hal.device>, %queue_affinity : i64) attributes {sym_visibility = "private"}
  vm.import @hal.executable.create(%device : !vm.ref<!hal.device>, %executable_format : !vm.buffer, %executable_data : !vm.buffer, %constants : !vm.buffer, %pipeline_layouts : !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable> attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.fence.create(%device : !vm.ref<!hal.device>, %flags : i32) -> !vm.ref<!hal.fence> attributes {sym_visibility = "private"}
  vm.import @hal.fence.join(%fences : !vm.ref<!hal.fence> ...) -> !vm.ref<!hal.fence> attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.fence.query(%fence : !vm.ref<!hal.fence>) -> i32 attributes {sym_visibility = "private"}
  vm.import @hal.fence.signal(%fence : !vm.ref<!hal.fence>) attributes {sym_visibility = "private"}
  vm.import @hal.fence.fail(%fence : !vm.ref<!hal.fence>, %status : i32) attributes {sym_visibility = "private"}
  vm.import @hal.fence.await(%timeout_millis : i32, %fences : !vm.ref<!hal.fence> ...) -> i32 attributes {sym_visibility = "private", vm.yield}
  vm.import @hal.pipeline_layout.create(%device : !vm.ref<!hal.device>, %push_constants : i32, %set_layouts : !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout> attributes {nosideeffects, sym_visibility = "private"}
  vm.rodata private @_utf8_tensor_3C6209B4FD120BDC {alignment = 1 : i64} "tensor"
  vm.func private @matmul_static(%arg0: !vm.ref<!hal.buffer_view>, %arg1: !vm.ref<!hal.buffer_view>, %arg2: !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer_view> {
    %c5 = vm.const.i64 5
    %c1 = vm.const.i32 1
    %c553648160 = vm.const.i32 553648160
    %c1_0 = vm.const.i64 1
    %c3 = vm.const.i64 3
    %c36 = vm.const.i64 36
    %c60 = vm.const.i64 60
    %zero = vm.const.i64.zero
    %c-1 = vm.const.i64 -1
    %c2 = vm.const.i64 2
    %c-1_1 = vm.const.i32 -1
    %_device_query_0 = vm.global.load.i32 @_device_query_0 : i32
    %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    %_executable_matmul_static_dispatch_0 = vm.global.load.ref @_executable_matmul_static_dispatch_0 : !vm.ref<!hal.executable>
    %_utf8_tensor_3C6209B4FD120BDC = vm.const.ref.rodata @_utf8_tensor_3C6209B4FD120BDC : !vm.buffer
    vm.call.variadic @hal.buffer_view.assert(%arg0, %_utf8_tensor_3C6209B4FD120BDC, %c553648160, %c1, [%c3, %c5]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
    %ref = vm.call @hal.buffer_view.buffer(%arg0) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
    %ref_2 = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
    %ref_3 = vm.call @hal.device.allocator(%ref_2) {nosideeffects} : (!vm.ref<!hal.device>) -> !vm.ref<!hal.allocator>
    %_utf8_tensor_3C6209B4FD120BDC_4 = vm.const.ref.rodata @_utf8_tensor_3C6209B4FD120BDC : !vm.buffer
    %c16 = vm.const.i32 16
    %c3075 = vm.const.i32 3075
    vm.call @hal.buffer.assert(%ref, %_utf8_tensor_3C6209B4FD120BDC_4, %ref_3, %c60, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
    %_utf8_tensor_3C6209B4FD120BDC_5 = vm.const.ref.rodata @_utf8_tensor_3C6209B4FD120BDC : !vm.buffer
    vm.call.variadic @hal.buffer_view.assert(%arg1, %_utf8_tensor_3C6209B4FD120BDC_5, %c553648160, %c1, [%c5, %c3]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
    %ref_6 = vm.call @hal.buffer_view.buffer(%arg1) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
    %_utf8_tensor_3C6209B4FD120BDC_7 = vm.const.ref.rodata @_utf8_tensor_3C6209B4FD120BDC : !vm.buffer
    %c16_8 = vm.const.i32 16
    %c3075_9 = vm.const.i32 3075
    vm.call @hal.buffer.assert(%ref_6, %_utf8_tensor_3C6209B4FD120BDC_7, %ref_3, %c60, %c16_8, %c3075_9) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
    %_utf8_tensor_3C6209B4FD120BDC_10 = vm.const.ref.rodata @_utf8_tensor_3C6209B4FD120BDC : !vm.buffer
    vm.call.variadic @hal.buffer_view.assert(%arg2, %_utf8_tensor_3C6209B4FD120BDC_10, %c553648160, %c1, [%c3, %c3]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
    %ref_11 = vm.call @hal.buffer_view.buffer(%arg2) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
    %_utf8_tensor_3C6209B4FD120BDC_12 = vm.const.ref.rodata @_utf8_tensor_3C6209B4FD120BDC : !vm.buffer
    %c16_13 = vm.const.i32 16
    %c3075_14 = vm.const.i32 3075
    vm.call @hal.buffer.assert(%ref_11, %_utf8_tensor_3C6209B4FD120BDC_12, %ref_3, %c36, %c16_13, %c3075_14) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
    %c17 = vm.const.i32 17
    %c3_15 = vm.const.i32 3
    %zero_16 = vm.const.i32.zero
    %ref_17 = vm.call @hal.command_buffer.create(%ref_2, %c17, %c3_15, %zero_16) : (!vm.ref<!hal.device>, i32, i32, i32) -> !vm.ref<!hal.command_buffer>
    vm.cond_br %_device_query_0, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %zero_18 = vm.const.i32.zero
    vm.call.variadic @hal.command_buffer.push_descriptor_set(%ref_17, %_pipeline_layout_0, %zero, [(%zero, %zero_18, %ref, %zero, %c60), (%c1_0, %zero_18, %ref_6, %zero, %c60), (%c2, %zero_18, %ref_11, %zero, %c36)]) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.pipeline_layout>, i32, tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
    %zero_19 = vm.const.i32.zero
    %c1_20 = vm.const.i32 1
    %c1_21 = vm.const.i32 1
    %c1_22 = vm.const.i32 1
    vm.call @hal.command_buffer.dispatch(%ref_17, %_executable_matmul_static_dispatch_0, %zero_19, %c1_20, %c1_21, %c1_22) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.executable>, i32, i32, i32, i32) -> ()
    %c28 = vm.const.i32 28
    %c13 = vm.const.i32 13
    %zero_23 = vm.const.i32.zero
    vm.call @hal.command_buffer.execution_barrier(%ref_17, %c28, %c13, %zero_23) : (!vm.ref<!hal.command_buffer>, i32, i32, i32) -> ()
    vm.call @hal.command_buffer.finalize(%ref_17) : (!vm.ref<!hal.command_buffer>) -> ()
    %null = vm.const.ref.zero : !vm.ref<!hal.fence>
    %zero_24 = vm.const.i32.zero
    %ref_25 = vm.call @hal.fence.create(%ref_2, %zero_24) : (!vm.ref<!hal.device>, i32) -> !vm.ref<!hal.fence>
    vm.call.variadic @hal.device.queue.execute(%ref_2, %c-1, %null, %ref_25, [%ref_17]) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, !vm.ref<!hal.command_buffer> ...)
    %0 = vm.call.variadic @hal.fence.await(%c-1_1, [%ref_25]) : (i32, !vm.ref<!hal.fence> ...) -> i32
    vm.cond_fail %0, "failed to wait on timepoint"
    %ref_26 = vm.call.variadic @hal.buffer_view.create(%ref_11, %zero, %c36, %c553648160, %c1, [%c3, %c3]) {nosideeffects} : (!vm.ref<!hal.buffer>, i64, i64, i32, i32, i64 ...) -> !vm.ref<!hal.buffer_view>
    vm.return %ref_26 : !vm.ref<!hal.buffer_view>
  ^bb2:  // pred: ^bb0
    %c2_27 = vm.const.i32 2
    vm.fail %c2_27, "device not supported in the compiled configuration"
  }
  vm.export @matmul_static attributes {iree.abi.stub}
}

// -----// IR Dump After Canonicalizer (canonicalize) //----- //
#executable_target_cuda_nvptx_fb = #hal.executable.target<"cuda", "cuda-nvptx-fb", {target_arch = "sm_80"}>
#device_target_cuda = #hal.device.target<"cuda", {executable_targets = [#executable_target_cuda_nvptx_fb], legacy_sync}>
module attributes {hal.device.targets = [#device_target_cuda], vm.toplevel} {
  vm.module public @module {
    vm.global.i32 private @_device_query_0 : i32
    vm.global.ref private @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    vm.global.ref private @_executable_matmul_static_dispatch_0 : !vm.ref<!hal.executable>
    vm.rodata private @matmul_static_dispatch_0_cuda_nvptx_fb {alignment = 16 : i64, mime_type = "application/x-flatbuffers"} dense<"0x08000000435544417CF8FFFF10000000480000003C000000500000000100000004000000250000006D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F3378337835000000010000000000000001000000030000000300000001000000200700002F2F0A2F2F2047656E657261746564206279204C4C564D204E56505458204261636B2D456E640A2F2F0A0A2E76657273696F6E20372E300A2E74617267657420736D5F38300A2E616464726573735F73697A652036340A0A092F2F202E676C6F626C096D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378350A0A2E76697369626C65202E656E747279206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F3378337835280A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F302C0A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F312C0A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F320A290A2E6D61786E74696420332C20332C20310A7B0A092E726567202E623332200925723C333E3B0A092E726567202E663332200925663C32323E3B0A092E726567202E62363420092572643C31363E3B0A0A096C642E706172616D2E7536342009257264312C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F305D3B0A096C642E706172616D2E7536342009257264322C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F325D3B0A09637674612E746F2E676C6F62616C2E7536342009257264332C20257264323B0A096C642E706172616D2E7536342009257264342C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F315D3B0A09637674612E746F2E676C6F62616C2E7536342009257264352C20257264343B0A09637674612E746F2E676C6F62616C2E7536342009257264362C20257264313B0A096D6F762E75333220092572312C20257469642E783B0A096376742E7536342E7533322009257264372C202572313B0A096D6F762E75333220092572322C20257469642E793B0A096D756C2E776964652E7533322009257264382C202572322C20333B0A096164642E7336342009257264392C20257264382C20257264373B0A0973686C2E623634200925726431302C20257264392C20323B0A096164642E733634200925726431312C20257264332C2025726431303B0A096C642E676C6F62616C2E66333220092566312C205B25726431315D3B0A096D756C2E776964652E753332200925726431322C202572322C2032303B0A096164642E733634200925726431332C20257264362C2025726431323B0A096C642E676C6F62616C2E6E632E66333220092566322C205B25726431335D3B0A096D756C2E776964652E753332200925726431342C202572312C20343B0A096164642E733634200925726431352C20257264352C2025726431343B0A096C642E676C6F62616C2E6E632E66333220092566332C205B25726431355D3B0A096D756C2E726E2E66333220092566342C202566322C202566333B0A096164642E726E2E66333220092566352C202566312C202566343B0A096C642E676C6F62616C2E6E632E66333220092566362C205B25726431332B345D3B0A096C642E676C6F62616C2E6E632E66333220092566372C205B25726431352B31325D3B0A096D756C2E726E2E66333220092566382C202566362C202566373B0A096164642E726E2E66333220092566392C202566352C202566383B0A096C642E676C6F62616C2E6E632E6633322009256631302C205B25726431332B385D3B0A096C642E676C6F62616C2E6E632E6633322009256631312C205B25726431352B32345D3B0A096D756C2E726E2E6633322009256631322C20256631302C20256631313B0A096164642E726E2E6633322009256631332C202566392C20256631323B0A096C642E676C6F62616C2E6E632E6633322009256631342C205B25726431332B31325D3B0A096C642E676C6F62616C2E6E632E6633322009256631352C205B25726431352B33365D3B0A096D756C2E726E2E6633322009256631362C20256631342C20256631353B0A096164642E726E2E6633322009256631372C20256631332C20256631363B0A0973742E676C6F62616C2E66333220095B25726431315D2C20256631373B0A096C642E676C6F62616C2E6E632E6633322009256631382C205B25726431332B31365D3B0A096C642E676C6F62616C2E6E632E6633322009256631392C205B25726431352B34385D3B0A096D756C2E726E2E6633322009256632302C20256631382C20256631393B0A096164642E726E2E6633322009256632312C20256631372C20256632303B0A0973742E676C6F62616C2E66333220095B25726431315D2C20256632313B0A097265743B0A0A7D0A0C001400040008000C001000"> : vector<1944xi8>
    vm.rodata private @_utf8_hal_executable_format_EAB228F999C2D3A1 {alignment = 1 : i64} "hal.executable.format"
    vm.rodata private @_utf8_cuda_nvptx_fb_B15B42B96FDBACC {alignment = 1 : i64} "cuda-nvptx-fb"
    vm.initializer {
      %null = vm.const.ref.zero : !vm.ref<!hal.executable>
      %null_0 = vm.const.ref.zero : !vm.buffer
      %c2 = vm.const.i32 2
      %c7 = vm.const.i32 7
      %zero = vm.const.i32.zero
      %c1 = vm.const.i32 1
      %ref = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
      %_utf8_hal_executable_format_EAB228F999C2D3A1 = vm.const.ref.rodata @_utf8_hal_executable_format_EAB228F999C2D3A1 : !vm.buffer
      %_utf8_cuda_nvptx_fb_B15B42B96FDBACC = vm.const.ref.rodata @_utf8_cuda_nvptx_fb_B15B42B96FDBACC : !vm.buffer
      %0:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_executable_format_EAB228F999C2D3A1, %_utf8_cuda_nvptx_fb_B15B42B96FDBACC) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
      %1 = vm.trunc.i64.i32 %0#1 : i64 -> i32
      %2 = vm.and.i32 %1, %c1 : i32
      %3 = vm.select.i32 %0#0, %2, %zero : i32
      %ref_1 = vm.call.variadic @hal.descriptor_set_layout.create(%ref, %zero, [(%zero, %c7, %c1), (%c1, %c7, %c1), (%c2, %c7, %zero)]) {nosideeffects} : (!vm.ref<!hal.device>, i32, tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout>
      %ref_2 = vm.call.variadic @hal.pipeline_layout.create(%ref, %zero, [%ref_1]) {nosideeffects} : (!vm.ref<!hal.device>, i32, !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout>
      vm.global.store.i32 %3, @_device_query_0 : i32
      vm.global.store.ref %ref_2, @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      vm.cond_br %3, ^bb1, ^bb2
    ^bb1:  // pred: ^bb0
      %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      %matmul_static_dispatch_0_cuda_nvptx_fb = vm.const.ref.rodata @matmul_static_dispatch_0_cuda_nvptx_fb : !vm.buffer
      %_utf8_cuda_nvptx_fb_B15B42B96FDBACC_3 = vm.const.ref.rodata @_utf8_cuda_nvptx_fb_B15B42B96FDBACC : !vm.buffer
      %ref_4 = vm.call.variadic @hal.executable.create(%ref, %_utf8_cuda_nvptx_fb_B15B42B96FDBACC_3, %matmul_static_dispatch_0_cuda_nvptx_fb, %null_0, [%_pipeline_layout_0]) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer, !vm.buffer, !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable>
      vm.br ^bb3(%ref_4 : !vm.ref<!hal.executable>)
    ^bb2:  // pred: ^bb0
      vm.br ^bb3(%null : !vm.ref<!hal.executable>)
    ^bb3(%4: !vm.ref<!hal.executable>):  // 2 preds: ^bb1, ^bb2
      vm.global.store.ref %4, @_executable_matmul_static_dispatch_0 : !vm.ref<!hal.executable>
      vm.return
    }
    vm.import @hal.ex.shared_device() -> !vm.ref<!hal.device> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.ex.submit_and_wait(%device : !vm.ref<!hal.device>, %command_buffer : !vm.ref<!hal.command_buffer>) attributes {sym_visibility = "private", vm.yield}
    vm.import @hal.allocator.allocate(%allocator : !vm.ref<!hal.allocator>, %memory_types : i32, %buffer_usage : i32, %allocation_size : i64) -> !vm.ref<!hal.buffer> attributes {sym_visibility = "private"}
    vm.import @hal.allocator.allocate.initialized(%allocator : !vm.ref<!hal.allocator>, %memory_types : i32, %buffer_usage : i32, %source : !vm.buffer, %offset : i64, %length : i64) -> !vm.ref<!hal.buffer> attributes {sym_visibility = "private"}
    vm.import @hal.allocator.map.byte_buffer(%allocator : !vm.ref<!hal.allocator>, %try : i32, %memory_types : i32, %buffer_usage : i32, %source : !vm.buffer, %offset : i64, %length : i64) -> !vm.ref<!hal.buffer> attributes {sym_visibility = "private"}
    vm.import @hal.buffer.assert(%buffer : !vm.ref<!hal.buffer>, %message : !vm.buffer, %allocator : !vm.ref<!hal.allocator>, %minimum_length : i64, %memory_types : i32, %buffer_usage : i32) attributes {sym_visibility = "private"}
    vm.import @hal.buffer.subspan(%source_buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %length : i64) -> !vm.ref<!hal.buffer> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.buffer.length(%buffer : !vm.ref<!hal.buffer>) -> i64 attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.buffer.load(%source_buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %length : i32) -> i32 attributes {sym_visibility = "private"}
    vm.import @hal.buffer.store(%value : i32, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i32) attributes {sym_visibility = "private"}
    vm.import @hal.buffer_view.create(%buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %source_length : i64, %element_type : i32, %encoding_type : i32, %shape : i64 ...) -> !vm.ref<!hal.buffer_view> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.buffer_view.assert(%buffer_view : !vm.ref<!hal.buffer_view>, %message : !vm.buffer, %element_type : i32, %encoding_type : i32, %shape : i64 ...) attributes {sym_visibility = "private"}
    vm.import @hal.buffer_view.buffer(%buffer_view : !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.buffer_view.element_type(%buffer_view : !vm.ref<!hal.buffer_view>) -> i32 attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.buffer_view.encoding_type(%buffer_view : !vm.ref<!hal.buffer_view>) -> i32 attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.buffer_view.rank(%buffer_view : !vm.ref<!hal.buffer_view>) -> i32 attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.buffer_view.dim(%buffer_view : !vm.ref<!hal.buffer_view>, %index : i32) -> i64 attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.buffer_view.trace(%key : !vm.buffer, %operands : !vm.ref<!hal.buffer_view> ...) attributes {sym_visibility = "private"}
    vm.import @hal.channel.create(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %rank : i32, %count : i32) -> !vm.ref<!hal.channel> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.channel.rank_and_count(%channel : !vm.ref<!hal.channel>) -> (i32, i32) attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.command_buffer.create(%device : !vm.ref<!hal.device>, %modes : i32, %command_categories : i32, %binding_capacity : i32) -> !vm.ref<!hal.command_buffer> attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.finalize(%command_buffer : !vm.ref<!hal.command_buffer>) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.begin_debug_group(%command_buffer : !vm.ref<!hal.command_buffer>, %label : !vm.buffer) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.end_debug_group(%command_buffer : !vm.ref<!hal.command_buffer>) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.execution_barrier(%command_buffer : !vm.ref<!hal.command_buffer>, %source_stage_mask : i32, %target_stage_mask : i32, %flags : i32) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.fill_buffer(%command_buffer : !vm.ref<!hal.command_buffer>, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i64, %pattern : i32, %pattern_length : i32) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.copy_buffer(%command_buffer : !vm.ref<!hal.command_buffer>, %source_buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i64) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.collective(%command_buffer : !vm.ref<!hal.command_buffer>, %channel : !vm.ref<!hal.channel>, %op : i32, %param : i32, %send_buffer : !vm.ref<!hal.buffer>, %send_offset : i64, %send_length : i64, %recv_buffer : !vm.ref<!hal.buffer>, %recv_offset : i64, %recv_length : i64, %element_count : i64) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.push_constants(%command_buffer : !vm.ref<!hal.command_buffer>, %pipeline_layout : !vm.ref<!hal.pipeline_layout>, %offset : i32, %values : i32 ...) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.push_descriptor_set(%command_buffer : !vm.ref<!hal.command_buffer>, %pipeline_layout : !vm.ref<!hal.pipeline_layout>, %set : i32, %bindings : tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.dispatch(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroup_x : i32, %workgroup_y : i32, %workgroup_z : i32) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.dispatch.indirect(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroups_buffer : !vm.ref<!hal.buffer>, %workgroups_offset : i64) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.execute.commands(%command_buffer : !vm.ref<!hal.command_buffer>, %commands : !vm.ref<!hal.command_buffer>, %bindings : tuple<!vm.ref<!hal.buffer>, i64, i64> ...) attributes {sym_visibility = "private"}
    vm.import @hal.descriptor_set_layout.create(%device : !vm.ref<!hal.device>, %flags : i32, %bindings : tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.device.allocator(%device : !vm.ref<!hal.device>) -> !vm.ref<!hal.allocator> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.device.query.i64(%device : !vm.ref<!hal.device>, %category : !vm.buffer, %key : !vm.buffer) -> (i32, i64) attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.device.queue.alloca(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %pool : i32, %memory_types : i32, %buffer_usage : i32, %allocation_size : i64) -> !vm.ref<!hal.buffer> attributes {sym_visibility = "private"}
    vm.import @hal.device.queue.dealloca(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %buffer : !vm.ref<!hal.buffer>) attributes {sym_visibility = "private"}
    vm.import @hal.device.queue.execute(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %command_buffers : !vm.ref<!hal.command_buffer> ...) attributes {sym_visibility = "private"}
    vm.import @hal.device.queue.flush(%device : !vm.ref<!hal.device>, %queue_affinity : i64) attributes {sym_visibility = "private"}
    vm.import @hal.executable.create(%device : !vm.ref<!hal.device>, %executable_format : !vm.buffer, %executable_data : !vm.buffer, %constants : !vm.buffer, %pipeline_layouts : !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.fence.create(%device : !vm.ref<!hal.device>, %flags : i32) -> !vm.ref<!hal.fence> attributes {sym_visibility = "private"}
    vm.import @hal.fence.join(%fences : !vm.ref<!hal.fence> ...) -> !vm.ref<!hal.fence> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.fence.query(%fence : !vm.ref<!hal.fence>) -> i32 attributes {sym_visibility = "private"}
    vm.import @hal.fence.signal(%fence : !vm.ref<!hal.fence>) attributes {sym_visibility = "private"}
    vm.import @hal.fence.fail(%fence : !vm.ref<!hal.fence>, %status : i32) attributes {sym_visibility = "private"}
    vm.import @hal.fence.await(%timeout_millis : i32, %fences : !vm.ref<!hal.fence> ...) -> i32 attributes {sym_visibility = "private", vm.yield}
    vm.import @hal.pipeline_layout.create(%device : !vm.ref<!hal.device>, %push_constants : i32, %set_layouts : !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout> attributes {nosideeffects, sym_visibility = "private"}
    vm.rodata private @_utf8_tensor_3C6209B4FD120BDC {alignment = 1 : i64} "tensor"
    vm.func private @matmul_static(%arg0: !vm.ref<!hal.buffer_view>, %arg1: !vm.ref<!hal.buffer_view>, %arg2: !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer_view> {
      %c2 = vm.const.i32 2
      %null = vm.const.ref.zero : !vm.ref<!hal.fence>
      %c13 = vm.const.i32 13
      %c28 = vm.const.i32 28
      %zero = vm.const.i32.zero
      %c3 = vm.const.i32 3
      %c17 = vm.const.i32 17
      %c3075 = vm.const.i32 3075
      %c16 = vm.const.i32 16
      %c5 = vm.const.i64 5
      %c1 = vm.const.i32 1
      %c553648160 = vm.const.i32 553648160
      %c1_0 = vm.const.i64 1
      %c3_1 = vm.const.i64 3
      %c36 = vm.const.i64 36
      %c60 = vm.const.i64 60
      %zero_2 = vm.const.i64.zero
      %c-1 = vm.const.i64 -1
      %c2_3 = vm.const.i64 2
      %c-1_4 = vm.const.i32 -1
      %_device_query_0 = vm.global.load.i32 @_device_query_0 : i32
      %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      %_executable_matmul_static_dispatch_0 = vm.global.load.ref @_executable_matmul_static_dispatch_0 : !vm.ref<!hal.executable>
      %_utf8_tensor_3C6209B4FD120BDC = vm.const.ref.rodata @_utf8_tensor_3C6209B4FD120BDC : !vm.buffer
      vm.call.variadic @hal.buffer_view.assert(%arg0, %_utf8_tensor_3C6209B4FD120BDC, %c553648160, %c1, [%c3_1, %c5]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref = vm.call @hal.buffer_view.buffer(%arg0) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      %ref_5 = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
      %ref_6 = vm.call @hal.device.allocator(%ref_5) {nosideeffects} : (!vm.ref<!hal.device>) -> !vm.ref<!hal.allocator>
      %_utf8_tensor_3C6209B4FD120BDC_7 = vm.const.ref.rodata @_utf8_tensor_3C6209B4FD120BDC : !vm.buffer
      vm.call @hal.buffer.assert(%ref, %_utf8_tensor_3C6209B4FD120BDC_7, %ref_6, %c60, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      %_utf8_tensor_3C6209B4FD120BDC_8 = vm.const.ref.rodata @_utf8_tensor_3C6209B4FD120BDC : !vm.buffer
      vm.call.variadic @hal.buffer_view.assert(%arg1, %_utf8_tensor_3C6209B4FD120BDC_8, %c553648160, %c1, [%c5, %c3_1]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref_9 = vm.call @hal.buffer_view.buffer(%arg1) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      %_utf8_tensor_3C6209B4FD120BDC_10 = vm.const.ref.rodata @_utf8_tensor_3C6209B4FD120BDC : !vm.buffer
      vm.call @hal.buffer.assert(%ref_9, %_utf8_tensor_3C6209B4FD120BDC_10, %ref_6, %c60, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      %_utf8_tensor_3C6209B4FD120BDC_11 = vm.const.ref.rodata @_utf8_tensor_3C6209B4FD120BDC : !vm.buffer
      vm.call.variadic @hal.buffer_view.assert(%arg2, %_utf8_tensor_3C6209B4FD120BDC_11, %c553648160, %c1, [%c3_1, %c3_1]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref_12 = vm.call @hal.buffer_view.buffer(%arg2) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      %_utf8_tensor_3C6209B4FD120BDC_13 = vm.const.ref.rodata @_utf8_tensor_3C6209B4FD120BDC : !vm.buffer
      vm.call @hal.buffer.assert(%ref_12, %_utf8_tensor_3C6209B4FD120BDC_13, %ref_6, %c36, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      %ref_14 = vm.call @hal.command_buffer.create(%ref_5, %c17, %c3, %zero) : (!vm.ref<!hal.device>, i32, i32, i32) -> !vm.ref<!hal.command_buffer>
      vm.cond_br %_device_query_0, ^bb1, ^bb4
    ^bb1:  // pred: ^bb0
      vm.call.variadic @hal.command_buffer.push_descriptor_set(%ref_14, %_pipeline_layout_0, %zero_2, [(%zero_2, %zero, %ref, %zero_2, %c60), (%c1_0, %zero, %ref_9, %zero_2, %c60), (%c2_3, %zero, %ref_12, %zero_2, %c36)]) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.pipeline_layout>, i32, tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
      vm.call @hal.command_buffer.dispatch(%ref_14, %_executable_matmul_static_dispatch_0, %zero, %c1, %c1, %c1) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.executable>, i32, i32, i32, i32) -> ()
      vm.call @hal.command_buffer.execution_barrier(%ref_14, %c28, %c13, %zero) : (!vm.ref<!hal.command_buffer>, i32, i32, i32) -> ()
      vm.call @hal.command_buffer.finalize(%ref_14) : (!vm.ref<!hal.command_buffer>) -> ()
      %ref_15 = vm.call @hal.fence.create(%ref_5, %zero) : (!vm.ref<!hal.device>, i32) -> !vm.ref<!hal.fence>
      vm.call.variadic @hal.device.queue.execute(%ref_5, %c-1, %null, %ref_15, [%ref_14]) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, !vm.ref<!hal.command_buffer> ...)
      %0 = vm.call.variadic @hal.fence.await(%c-1_4, [%ref_15]) : (i32, !vm.ref<!hal.fence> ...) -> i32
      vm.cond_br %0, ^bb3(%0 : i32), ^bb2
    ^bb2:  // pred: ^bb1
      %ref_16 = vm.call.variadic @hal.buffer_view.create(%ref_12, %zero_2, %c36, %c553648160, %c1, [%c3_1, %c3_1]) {nosideeffects} : (!vm.ref<!hal.buffer>, i64, i64, i32, i32, i64 ...) -> !vm.ref<!hal.buffer_view>
      vm.return %ref_16 : !vm.ref<!hal.buffer_view>
    ^bb3(%1: i32):  // pred: ^bb1
      vm.fail %1, "failed to wait on timepoint"
    ^bb4:  // pred: ^bb0
      vm.fail %c2, "device not supported in the compiled configuration"
    }
    vm.export @matmul_static attributes {iree.abi.stub}
  }
}


// -----// IR Dump After CSE (cse) //----- //
#executable_target_cuda_nvptx_fb = #hal.executable.target<"cuda", "cuda-nvptx-fb", {target_arch = "sm_80"}>
#device_target_cuda = #hal.device.target<"cuda", {executable_targets = [#executable_target_cuda_nvptx_fb], legacy_sync}>
module attributes {hal.device.targets = [#device_target_cuda], vm.toplevel} {
  vm.module public @module {
    vm.global.i32 private @_device_query_0 : i32
    vm.global.ref private @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    vm.global.ref private @_executable_matmul_static_dispatch_0 : !vm.ref<!hal.executable>
    vm.rodata private @matmul_static_dispatch_0_cuda_nvptx_fb {alignment = 16 : i64, mime_type = "application/x-flatbuffers"} dense<"0x08000000435544417CF8FFFF10000000480000003C000000500000000100000004000000250000006D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F3378337835000000010000000000000001000000030000000300000001000000200700002F2F0A2F2F2047656E657261746564206279204C4C564D204E56505458204261636B2D456E640A2F2F0A0A2E76657273696F6E20372E300A2E74617267657420736D5F38300A2E616464726573735F73697A652036340A0A092F2F202E676C6F626C096D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378350A0A2E76697369626C65202E656E747279206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F3378337835280A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F302C0A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F312C0A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F320A290A2E6D61786E74696420332C20332C20310A7B0A092E726567202E623332200925723C333E3B0A092E726567202E663332200925663C32323E3B0A092E726567202E62363420092572643C31363E3B0A0A096C642E706172616D2E7536342009257264312C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F305D3B0A096C642E706172616D2E7536342009257264322C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F325D3B0A09637674612E746F2E676C6F62616C2E7536342009257264332C20257264323B0A096C642E706172616D2E7536342009257264342C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F315D3B0A09637674612E746F2E676C6F62616C2E7536342009257264352C20257264343B0A09637674612E746F2E676C6F62616C2E7536342009257264362C20257264313B0A096D6F762E75333220092572312C20257469642E783B0A096376742E7536342E7533322009257264372C202572313B0A096D6F762E75333220092572322C20257469642E793B0A096D756C2E776964652E7533322009257264382C202572322C20333B0A096164642E7336342009257264392C20257264382C20257264373B0A0973686C2E623634200925726431302C20257264392C20323B0A096164642E733634200925726431312C20257264332C2025726431303B0A096C642E676C6F62616C2E66333220092566312C205B25726431315D3B0A096D756C2E776964652E753332200925726431322C202572322C2032303B0A096164642E733634200925726431332C20257264362C2025726431323B0A096C642E676C6F62616C2E6E632E66333220092566322C205B25726431335D3B0A096D756C2E776964652E753332200925726431342C202572312C20343B0A096164642E733634200925726431352C20257264352C2025726431343B0A096C642E676C6F62616C2E6E632E66333220092566332C205B25726431355D3B0A096D756C2E726E2E66333220092566342C202566322C202566333B0A096164642E726E2E66333220092566352C202566312C202566343B0A096C642E676C6F62616C2E6E632E66333220092566362C205B25726431332B345D3B0A096C642E676C6F62616C2E6E632E66333220092566372C205B25726431352B31325D3B0A096D756C2E726E2E66333220092566382C202566362C202566373B0A096164642E726E2E66333220092566392C202566352C202566383B0A096C642E676C6F62616C2E6E632E6633322009256631302C205B25726431332B385D3B0A096C642E676C6F62616C2E6E632E6633322009256631312C205B25726431352B32345D3B0A096D756C2E726E2E6633322009256631322C20256631302C20256631313B0A096164642E726E2E6633322009256631332C202566392C20256631323B0A096C642E676C6F62616C2E6E632E6633322009256631342C205B25726431332B31325D3B0A096C642E676C6F62616C2E6E632E6633322009256631352C205B25726431352B33365D3B0A096D756C2E726E2E6633322009256631362C20256631342C20256631353B0A096164642E726E2E6633322009256631372C20256631332C20256631363B0A0973742E676C6F62616C2E66333220095B25726431315D2C20256631373B0A096C642E676C6F62616C2E6E632E6633322009256631382C205B25726431332B31365D3B0A096C642E676C6F62616C2E6E632E6633322009256631392C205B25726431352B34385D3B0A096D756C2E726E2E6633322009256632302C20256631382C20256631393B0A096164642E726E2E6633322009256632312C20256631372C20256632303B0A0973742E676C6F62616C2E66333220095B25726431315D2C20256632313B0A097265743B0A0A7D0A0C001400040008000C001000"> : vector<1944xi8>
    vm.rodata private @_utf8_hal_executable_format_EAB228F999C2D3A1 {alignment = 1 : i64} "hal.executable.format"
    vm.rodata private @_utf8_cuda_nvptx_fb_B15B42B96FDBACC {alignment = 1 : i64} "cuda-nvptx-fb"
    vm.initializer {
      %null = vm.const.ref.zero : !vm.ref<!hal.executable>
      %null_0 = vm.const.ref.zero : !vm.buffer
      %c2 = vm.const.i32 2
      %c7 = vm.const.i32 7
      %zero = vm.const.i32.zero
      %c1 = vm.const.i32 1
      %ref = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
      %_utf8_hal_executable_format_EAB228F999C2D3A1 = vm.const.ref.rodata @_utf8_hal_executable_format_EAB228F999C2D3A1 : !vm.buffer
      %_utf8_cuda_nvptx_fb_B15B42B96FDBACC = vm.const.ref.rodata @_utf8_cuda_nvptx_fb_B15B42B96FDBACC : !vm.buffer
      %0:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_executable_format_EAB228F999C2D3A1, %_utf8_cuda_nvptx_fb_B15B42B96FDBACC) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
      %1 = vm.trunc.i64.i32 %0#1 : i64 -> i32
      %2 = vm.and.i32 %1, %c1 : i32
      %3 = vm.select.i32 %0#0, %2, %zero : i32
      %ref_1 = vm.call.variadic @hal.descriptor_set_layout.create(%ref, %zero, [(%zero, %c7, %c1), (%c1, %c7, %c1), (%c2, %c7, %zero)]) {nosideeffects} : (!vm.ref<!hal.device>, i32, tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout>
      %ref_2 = vm.call.variadic @hal.pipeline_layout.create(%ref, %zero, [%ref_1]) {nosideeffects} : (!vm.ref<!hal.device>, i32, !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout>
      vm.global.store.i32 %3, @_device_query_0 : i32
      vm.global.store.ref %ref_2, @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      vm.cond_br %3, ^bb1, ^bb2
    ^bb1:  // pred: ^bb0
      %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      %matmul_static_dispatch_0_cuda_nvptx_fb = vm.const.ref.rodata @matmul_static_dispatch_0_cuda_nvptx_fb : !vm.buffer
      %ref_3 = vm.call.variadic @hal.executable.create(%ref, %_utf8_cuda_nvptx_fb_B15B42B96FDBACC, %matmul_static_dispatch_0_cuda_nvptx_fb, %null_0, [%_pipeline_layout_0]) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer, !vm.buffer, !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable>
      vm.br ^bb3(%ref_3 : !vm.ref<!hal.executable>)
    ^bb2:  // pred: ^bb0
      vm.br ^bb3(%null : !vm.ref<!hal.executable>)
    ^bb3(%4: !vm.ref<!hal.executable>):  // 2 preds: ^bb1, ^bb2
      vm.global.store.ref %4, @_executable_matmul_static_dispatch_0 : !vm.ref<!hal.executable>
      vm.return
    }
    vm.import @hal.ex.shared_device() -> !vm.ref<!hal.device> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.ex.submit_and_wait(%device : !vm.ref<!hal.device>, %command_buffer : !vm.ref<!hal.command_buffer>) attributes {sym_visibility = "private", vm.yield}
    vm.import @hal.allocator.allocate(%allocator : !vm.ref<!hal.allocator>, %memory_types : i32, %buffer_usage : i32, %allocation_size : i64) -> !vm.ref<!hal.buffer> attributes {sym_visibility = "private"}
    vm.import @hal.allocator.allocate.initialized(%allocator : !vm.ref<!hal.allocator>, %memory_types : i32, %buffer_usage : i32, %source : !vm.buffer, %offset : i64, %length : i64) -> !vm.ref<!hal.buffer> attributes {sym_visibility = "private"}
    vm.import @hal.allocator.map.byte_buffer(%allocator : !vm.ref<!hal.allocator>, %try : i32, %memory_types : i32, %buffer_usage : i32, %source : !vm.buffer, %offset : i64, %length : i64) -> !vm.ref<!hal.buffer> attributes {sym_visibility = "private"}
    vm.import @hal.buffer.assert(%buffer : !vm.ref<!hal.buffer>, %message : !vm.buffer, %allocator : !vm.ref<!hal.allocator>, %minimum_length : i64, %memory_types : i32, %buffer_usage : i32) attributes {sym_visibility = "private"}
    vm.import @hal.buffer.subspan(%source_buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %length : i64) -> !vm.ref<!hal.buffer> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.buffer.length(%buffer : !vm.ref<!hal.buffer>) -> i64 attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.buffer.load(%source_buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %length : i32) -> i32 attributes {sym_visibility = "private"}
    vm.import @hal.buffer.store(%value : i32, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i32) attributes {sym_visibility = "private"}
    vm.import @hal.buffer_view.create(%buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %source_length : i64, %element_type : i32, %encoding_type : i32, %shape : i64 ...) -> !vm.ref<!hal.buffer_view> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.buffer_view.assert(%buffer_view : !vm.ref<!hal.buffer_view>, %message : !vm.buffer, %element_type : i32, %encoding_type : i32, %shape : i64 ...) attributes {sym_visibility = "private"}
    vm.import @hal.buffer_view.buffer(%buffer_view : !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.buffer_view.element_type(%buffer_view : !vm.ref<!hal.buffer_view>) -> i32 attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.buffer_view.encoding_type(%buffer_view : !vm.ref<!hal.buffer_view>) -> i32 attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.buffer_view.rank(%buffer_view : !vm.ref<!hal.buffer_view>) -> i32 attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.buffer_view.dim(%buffer_view : !vm.ref<!hal.buffer_view>, %index : i32) -> i64 attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.buffer_view.trace(%key : !vm.buffer, %operands : !vm.ref<!hal.buffer_view> ...) attributes {sym_visibility = "private"}
    vm.import @hal.channel.create(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %rank : i32, %count : i32) -> !vm.ref<!hal.channel> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.channel.rank_and_count(%channel : !vm.ref<!hal.channel>) -> (i32, i32) attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.command_buffer.create(%device : !vm.ref<!hal.device>, %modes : i32, %command_categories : i32, %binding_capacity : i32) -> !vm.ref<!hal.command_buffer> attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.finalize(%command_buffer : !vm.ref<!hal.command_buffer>) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.begin_debug_group(%command_buffer : !vm.ref<!hal.command_buffer>, %label : !vm.buffer) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.end_debug_group(%command_buffer : !vm.ref<!hal.command_buffer>) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.execution_barrier(%command_buffer : !vm.ref<!hal.command_buffer>, %source_stage_mask : i32, %target_stage_mask : i32, %flags : i32) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.fill_buffer(%command_buffer : !vm.ref<!hal.command_buffer>, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i64, %pattern : i32, %pattern_length : i32) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.copy_buffer(%command_buffer : !vm.ref<!hal.command_buffer>, %source_buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i64) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.collective(%command_buffer : !vm.ref<!hal.command_buffer>, %channel : !vm.ref<!hal.channel>, %op : i32, %param : i32, %send_buffer : !vm.ref<!hal.buffer>, %send_offset : i64, %send_length : i64, %recv_buffer : !vm.ref<!hal.buffer>, %recv_offset : i64, %recv_length : i64, %element_count : i64) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.push_constants(%command_buffer : !vm.ref<!hal.command_buffer>, %pipeline_layout : !vm.ref<!hal.pipeline_layout>, %offset : i32, %values : i32 ...) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.push_descriptor_set(%command_buffer : !vm.ref<!hal.command_buffer>, %pipeline_layout : !vm.ref<!hal.pipeline_layout>, %set : i32, %bindings : tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.dispatch(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroup_x : i32, %workgroup_y : i32, %workgroup_z : i32) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.dispatch.indirect(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroups_buffer : !vm.ref<!hal.buffer>, %workgroups_offset : i64) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.execute.commands(%command_buffer : !vm.ref<!hal.command_buffer>, %commands : !vm.ref<!hal.command_buffer>, %bindings : tuple<!vm.ref<!hal.buffer>, i64, i64> ...) attributes {sym_visibility = "private"}
    vm.import @hal.descriptor_set_layout.create(%device : !vm.ref<!hal.device>, %flags : i32, %bindings : tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.device.allocator(%device : !vm.ref<!hal.device>) -> !vm.ref<!hal.allocator> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.device.query.i64(%device : !vm.ref<!hal.device>, %category : !vm.buffer, %key : !vm.buffer) -> (i32, i64) attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.device.queue.alloca(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %pool : i32, %memory_types : i32, %buffer_usage : i32, %allocation_size : i64) -> !vm.ref<!hal.buffer> attributes {sym_visibility = "private"}
    vm.import @hal.device.queue.dealloca(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %buffer : !vm.ref<!hal.buffer>) attributes {sym_visibility = "private"}
    vm.import @hal.device.queue.execute(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %command_buffers : !vm.ref<!hal.command_buffer> ...) attributes {sym_visibility = "private"}
    vm.import @hal.device.queue.flush(%device : !vm.ref<!hal.device>, %queue_affinity : i64) attributes {sym_visibility = "private"}
    vm.import @hal.executable.create(%device : !vm.ref<!hal.device>, %executable_format : !vm.buffer, %executable_data : !vm.buffer, %constants : !vm.buffer, %pipeline_layouts : !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.fence.create(%device : !vm.ref<!hal.device>, %flags : i32) -> !vm.ref<!hal.fence> attributes {sym_visibility = "private"}
    vm.import @hal.fence.join(%fences : !vm.ref<!hal.fence> ...) -> !vm.ref<!hal.fence> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.fence.query(%fence : !vm.ref<!hal.fence>) -> i32 attributes {sym_visibility = "private"}
    vm.import @hal.fence.signal(%fence : !vm.ref<!hal.fence>) attributes {sym_visibility = "private"}
    vm.import @hal.fence.fail(%fence : !vm.ref<!hal.fence>, %status : i32) attributes {sym_visibility = "private"}
    vm.import @hal.fence.await(%timeout_millis : i32, %fences : !vm.ref<!hal.fence> ...) -> i32 attributes {sym_visibility = "private", vm.yield}
    vm.import @hal.pipeline_layout.create(%device : !vm.ref<!hal.device>, %push_constants : i32, %set_layouts : !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout> attributes {nosideeffects, sym_visibility = "private"}
    vm.rodata private @_utf8_tensor_3C6209B4FD120BDC {alignment = 1 : i64} "tensor"
    vm.func private @matmul_static(%arg0: !vm.ref<!hal.buffer_view>, %arg1: !vm.ref<!hal.buffer_view>, %arg2: !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer_view> {
      %c2 = vm.const.i32 2
      %null = vm.const.ref.zero : !vm.ref<!hal.fence>
      %c13 = vm.const.i32 13
      %c28 = vm.const.i32 28
      %zero = vm.const.i32.zero
      %c3 = vm.const.i32 3
      %c17 = vm.const.i32 17
      %c3075 = vm.const.i32 3075
      %c16 = vm.const.i32 16
      %c5 = vm.const.i64 5
      %c1 = vm.const.i32 1
      %c553648160 = vm.const.i32 553648160
      %c1_0 = vm.const.i64 1
      %c3_1 = vm.const.i64 3
      %c36 = vm.const.i64 36
      %c60 = vm.const.i64 60
      %zero_2 = vm.const.i64.zero
      %c-1 = vm.const.i64 -1
      %c2_3 = vm.const.i64 2
      %c-1_4 = vm.const.i32 -1
      %_device_query_0 = vm.global.load.i32 @_device_query_0 : i32
      %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      %_executable_matmul_static_dispatch_0 = vm.global.load.ref @_executable_matmul_static_dispatch_0 : !vm.ref<!hal.executable>
      %_utf8_tensor_3C6209B4FD120BDC = vm.const.ref.rodata @_utf8_tensor_3C6209B4FD120BDC : !vm.buffer
      vm.call.variadic @hal.buffer_view.assert(%arg0, %_utf8_tensor_3C6209B4FD120BDC, %c553648160, %c1, [%c3_1, %c5]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref = vm.call @hal.buffer_view.buffer(%arg0) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      %ref_5 = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
      %ref_6 = vm.call @hal.device.allocator(%ref_5) {nosideeffects} : (!vm.ref<!hal.device>) -> !vm.ref<!hal.allocator>
      vm.call @hal.buffer.assert(%ref, %_utf8_tensor_3C6209B4FD120BDC, %ref_6, %c60, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      vm.call.variadic @hal.buffer_view.assert(%arg1, %_utf8_tensor_3C6209B4FD120BDC, %c553648160, %c1, [%c5, %c3_1]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref_7 = vm.call @hal.buffer_view.buffer(%arg1) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      vm.call @hal.buffer.assert(%ref_7, %_utf8_tensor_3C6209B4FD120BDC, %ref_6, %c60, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      vm.call.variadic @hal.buffer_view.assert(%arg2, %_utf8_tensor_3C6209B4FD120BDC, %c553648160, %c1, [%c3_1, %c3_1]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref_8 = vm.call @hal.buffer_view.buffer(%arg2) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      vm.call @hal.buffer.assert(%ref_8, %_utf8_tensor_3C6209B4FD120BDC, %ref_6, %c36, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      %ref_9 = vm.call @hal.command_buffer.create(%ref_5, %c17, %c3, %zero) : (!vm.ref<!hal.device>, i32, i32, i32) -> !vm.ref<!hal.command_buffer>
      vm.cond_br %_device_query_0, ^bb1, ^bb4
    ^bb1:  // pred: ^bb0
      vm.call.variadic @hal.command_buffer.push_descriptor_set(%ref_9, %_pipeline_layout_0, %zero_2, [(%zero_2, %zero, %ref, %zero_2, %c60), (%c1_0, %zero, %ref_7, %zero_2, %c60), (%c2_3, %zero, %ref_8, %zero_2, %c36)]) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.pipeline_layout>, i32, tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
      vm.call @hal.command_buffer.dispatch(%ref_9, %_executable_matmul_static_dispatch_0, %zero, %c1, %c1, %c1) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.executable>, i32, i32, i32, i32) -> ()
      vm.call @hal.command_buffer.execution_barrier(%ref_9, %c28, %c13, %zero) : (!vm.ref<!hal.command_buffer>, i32, i32, i32) -> ()
      vm.call @hal.command_buffer.finalize(%ref_9) : (!vm.ref<!hal.command_buffer>) -> ()
      %ref_10 = vm.call @hal.fence.create(%ref_5, %zero) : (!vm.ref<!hal.device>, i32) -> !vm.ref<!hal.fence>
      vm.call.variadic @hal.device.queue.execute(%ref_5, %c-1, %null, %ref_10, [%ref_9]) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, !vm.ref<!hal.command_buffer> ...)
      %0 = vm.call.variadic @hal.fence.await(%c-1_4, [%ref_10]) : (i32, !vm.ref<!hal.fence> ...) -> i32
      vm.cond_br %0, ^bb3(%0 : i32), ^bb2
    ^bb2:  // pred: ^bb1
      %ref_11 = vm.call.variadic @hal.buffer_view.create(%ref_8, %zero_2, %c36, %c553648160, %c1, [%c3_1, %c3_1]) {nosideeffects} : (!vm.ref<!hal.buffer>, i64, i64, i32, i32, i64 ...) -> !vm.ref<!hal.buffer_view>
      vm.return %ref_11 : !vm.ref<!hal.buffer_view>
    ^bb3(%1: i32):  // pred: ^bb1
      vm.fail %1, "failed to wait on timepoint"
    ^bb4:  // pred: ^bb0
      vm.fail %c2, "device not supported in the compiled configuration"
    }
    vm.export @matmul_static attributes {iree.abi.stub}
  }
}


// -----// IR Dump After ApplyPatterns (iree-util-apply-patterns) //----- //
#executable_target_cuda_nvptx_fb = #hal.executable.target<"cuda", "cuda-nvptx-fb", {target_arch = "sm_80"}>
#device_target_cuda = #hal.device.target<"cuda", {executable_targets = [#executable_target_cuda_nvptx_fb], legacy_sync}>
module attributes {hal.device.targets = [#device_target_cuda], vm.toplevel} {
  vm.module public @module {
    vm.global.i32 private @_device_query_0 : i32
    vm.global.ref private @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    vm.global.ref private @_executable_matmul_static_dispatch_0 : !vm.ref<!hal.executable>
    vm.rodata private @matmul_static_dispatch_0_cuda_nvptx_fb {alignment = 16 : i64, mime_type = "application/x-flatbuffers"} dense<"0x08000000435544417CF8FFFF10000000480000003C000000500000000100000004000000250000006D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F3378337835000000010000000000000001000000030000000300000001000000200700002F2F0A2F2F2047656E657261746564206279204C4C564D204E56505458204261636B2D456E640A2F2F0A0A2E76657273696F6E20372E300A2E74617267657420736D5F38300A2E616464726573735F73697A652036340A0A092F2F202E676C6F626C096D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378350A0A2E76697369626C65202E656E747279206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F3378337835280A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F302C0A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F312C0A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F320A290A2E6D61786E74696420332C20332C20310A7B0A092E726567202E623332200925723C333E3B0A092E726567202E663332200925663C32323E3B0A092E726567202E62363420092572643C31363E3B0A0A096C642E706172616D2E7536342009257264312C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F305D3B0A096C642E706172616D2E7536342009257264322C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F325D3B0A09637674612E746F2E676C6F62616C2E7536342009257264332C20257264323B0A096C642E706172616D2E7536342009257264342C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F315D3B0A09637674612E746F2E676C6F62616C2E7536342009257264352C20257264343B0A09637674612E746F2E676C6F62616C2E7536342009257264362C20257264313B0A096D6F762E75333220092572312C20257469642E783B0A096376742E7536342E7533322009257264372C202572313B0A096D6F762E75333220092572322C20257469642E793B0A096D756C2E776964652E7533322009257264382C202572322C20333B0A096164642E7336342009257264392C20257264382C20257264373B0A0973686C2E623634200925726431302C20257264392C20323B0A096164642E733634200925726431312C20257264332C2025726431303B0A096C642E676C6F62616C2E66333220092566312C205B25726431315D3B0A096D756C2E776964652E753332200925726431322C202572322C2032303B0A096164642E733634200925726431332C20257264362C2025726431323B0A096C642E676C6F62616C2E6E632E66333220092566322C205B25726431335D3B0A096D756C2E776964652E753332200925726431342C202572312C20343B0A096164642E733634200925726431352C20257264352C2025726431343B0A096C642E676C6F62616C2E6E632E66333220092566332C205B25726431355D3B0A096D756C2E726E2E66333220092566342C202566322C202566333B0A096164642E726E2E66333220092566352C202566312C202566343B0A096C642E676C6F62616C2E6E632E66333220092566362C205B25726431332B345D3B0A096C642E676C6F62616C2E6E632E66333220092566372C205B25726431352B31325D3B0A096D756C2E726E2E66333220092566382C202566362C202566373B0A096164642E726E2E66333220092566392C202566352C202566383B0A096C642E676C6F62616C2E6E632E6633322009256631302C205B25726431332B385D3B0A096C642E676C6F62616C2E6E632E6633322009256631312C205B25726431352B32345D3B0A096D756C2E726E2E6633322009256631322C20256631302C20256631313B0A096164642E726E2E6633322009256631332C202566392C20256631323B0A096C642E676C6F62616C2E6E632E6633322009256631342C205B25726431332B31325D3B0A096C642E676C6F62616C2E6E632E6633322009256631352C205B25726431352B33365D3B0A096D756C2E726E2E6633322009256631362C20256631342C20256631353B0A096164642E726E2E6633322009256631372C20256631332C20256631363B0A0973742E676C6F62616C2E66333220095B25726431315D2C20256631373B0A096C642E676C6F62616C2E6E632E6633322009256631382C205B25726431332B31365D3B0A096C642E676C6F62616C2E6E632E6633322009256631392C205B25726431352B34385D3B0A096D756C2E726E2E6633322009256632302C20256631382C20256631393B0A096164642E726E2E6633322009256632312C20256631372C20256632303B0A0973742E676C6F62616C2E66333220095B25726431315D2C20256632313B0A097265743B0A0A7D0A0C001400040008000C001000"> : vector<1944xi8>
    vm.rodata private @_utf8_hal_executable_format_EAB228F999C2D3A1 {alignment = 1 : i64} "hal.executable.format"
    vm.rodata private @_utf8_cuda_nvptx_fb_B15B42B96FDBACC {alignment = 1 : i64} "cuda-nvptx-fb"
    vm.initializer {
      %null = vm.const.ref.zero : !vm.ref<!hal.executable>
      %null_0 = vm.const.ref.zero : !vm.buffer
      %c2 = vm.const.i32 2
      %c7 = vm.const.i32 7
      %zero = vm.const.i32.zero
      %c1 = vm.const.i32 1
      %ref = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
      %_utf8_hal_executable_format_EAB228F999C2D3A1 = vm.const.ref.rodata @_utf8_hal_executable_format_EAB228F999C2D3A1 : !vm.buffer
      %_utf8_cuda_nvptx_fb_B15B42B96FDBACC = vm.const.ref.rodata @_utf8_cuda_nvptx_fb_B15B42B96FDBACC : !vm.buffer
      %0:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_executable_format_EAB228F999C2D3A1, %_utf8_cuda_nvptx_fb_B15B42B96FDBACC) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
      %1 = vm.trunc.i64.i32 %0#1 : i64 -> i32
      %2 = vm.and.i32 %1, %c1 : i32
      %3 = vm.select.i32 %0#0, %2, %zero : i32
      %ref_1 = vm.call.variadic @hal.descriptor_set_layout.create(%ref, %zero, [(%zero, %c7, %c1), (%c1, %c7, %c1), (%c2, %c7, %zero)]) {nosideeffects} : (!vm.ref<!hal.device>, i32, tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout>
      %ref_2 = vm.call.variadic @hal.pipeline_layout.create(%ref, %zero, [%ref_1]) {nosideeffects} : (!vm.ref<!hal.device>, i32, !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout>
      vm.global.store.i32 %3, @_device_query_0 : i32
      vm.global.store.ref %ref_2, @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      vm.cond_br %3, ^bb1, ^bb2
    ^bb1:  // pred: ^bb0
      %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      %matmul_static_dispatch_0_cuda_nvptx_fb = vm.const.ref.rodata @matmul_static_dispatch_0_cuda_nvptx_fb : !vm.buffer
      %ref_3 = vm.call.variadic @hal.executable.create(%ref, %_utf8_cuda_nvptx_fb_B15B42B96FDBACC, %matmul_static_dispatch_0_cuda_nvptx_fb, %null_0, [%_pipeline_layout_0]) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer, !vm.buffer, !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable>
      vm.br ^bb3(%ref_3 : !vm.ref<!hal.executable>)
    ^bb2:  // pred: ^bb0
      vm.br ^bb3(%null : !vm.ref<!hal.executable>)
    ^bb3(%4: !vm.ref<!hal.executable>):  // 2 preds: ^bb1, ^bb2
      vm.global.store.ref %4, @_executable_matmul_static_dispatch_0 : !vm.ref<!hal.executable>
      vm.return
    }
    vm.import @hal.ex.shared_device() -> !vm.ref<!hal.device> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.ex.submit_and_wait(%device : !vm.ref<!hal.device>, %command_buffer : !vm.ref<!hal.command_buffer>) attributes {sym_visibility = "private", vm.yield}
    vm.import @hal.allocator.allocate(%allocator : !vm.ref<!hal.allocator>, %memory_types : i32, %buffer_usage : i32, %allocation_size : i64) -> !vm.ref<!hal.buffer> attributes {sym_visibility = "private"}
    vm.import @hal.allocator.allocate.initialized(%allocator : !vm.ref<!hal.allocator>, %memory_types : i32, %buffer_usage : i32, %source : !vm.buffer, %offset : i64, %length : i64) -> !vm.ref<!hal.buffer> attributes {sym_visibility = "private"}
    vm.import @hal.allocator.map.byte_buffer(%allocator : !vm.ref<!hal.allocator>, %try : i32, %memory_types : i32, %buffer_usage : i32, %source : !vm.buffer, %offset : i64, %length : i64) -> !vm.ref<!hal.buffer> attributes {sym_visibility = "private"}
    vm.import @hal.buffer.assert(%buffer : !vm.ref<!hal.buffer>, %message : !vm.buffer, %allocator : !vm.ref<!hal.allocator>, %minimum_length : i64, %memory_types : i32, %buffer_usage : i32) attributes {sym_visibility = "private"}
    vm.import @hal.buffer.subspan(%source_buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %length : i64) -> !vm.ref<!hal.buffer> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.buffer.length(%buffer : !vm.ref<!hal.buffer>) -> i64 attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.buffer.load(%source_buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %length : i32) -> i32 attributes {sym_visibility = "private"}
    vm.import @hal.buffer.store(%value : i32, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i32) attributes {sym_visibility = "private"}
    vm.import @hal.buffer_view.create(%buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %source_length : i64, %element_type : i32, %encoding_type : i32, %shape : i64 ...) -> !vm.ref<!hal.buffer_view> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.buffer_view.assert(%buffer_view : !vm.ref<!hal.buffer_view>, %message : !vm.buffer, %element_type : i32, %encoding_type : i32, %shape : i64 ...) attributes {sym_visibility = "private"}
    vm.import @hal.buffer_view.buffer(%buffer_view : !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.buffer_view.element_type(%buffer_view : !vm.ref<!hal.buffer_view>) -> i32 attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.buffer_view.encoding_type(%buffer_view : !vm.ref<!hal.buffer_view>) -> i32 attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.buffer_view.rank(%buffer_view : !vm.ref<!hal.buffer_view>) -> i32 attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.buffer_view.dim(%buffer_view : !vm.ref<!hal.buffer_view>, %index : i32) -> i64 attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.buffer_view.trace(%key : !vm.buffer, %operands : !vm.ref<!hal.buffer_view> ...) attributes {sym_visibility = "private"}
    vm.import @hal.channel.create(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %rank : i32, %count : i32) -> !vm.ref<!hal.channel> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.channel.rank_and_count(%channel : !vm.ref<!hal.channel>) -> (i32, i32) attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.command_buffer.create(%device : !vm.ref<!hal.device>, %modes : i32, %command_categories : i32, %binding_capacity : i32) -> !vm.ref<!hal.command_buffer> attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.finalize(%command_buffer : !vm.ref<!hal.command_buffer>) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.begin_debug_group(%command_buffer : !vm.ref<!hal.command_buffer>, %label : !vm.buffer) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.end_debug_group(%command_buffer : !vm.ref<!hal.command_buffer>) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.execution_barrier(%command_buffer : !vm.ref<!hal.command_buffer>, %source_stage_mask : i32, %target_stage_mask : i32, %flags : i32) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.fill_buffer(%command_buffer : !vm.ref<!hal.command_buffer>, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i64, %pattern : i32, %pattern_length : i32) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.copy_buffer(%command_buffer : !vm.ref<!hal.command_buffer>, %source_buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i64) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.collective(%command_buffer : !vm.ref<!hal.command_buffer>, %channel : !vm.ref<!hal.channel>, %op : i32, %param : i32, %send_buffer : !vm.ref<!hal.buffer>, %send_offset : i64, %send_length : i64, %recv_buffer : !vm.ref<!hal.buffer>, %recv_offset : i64, %recv_length : i64, %element_count : i64) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.push_constants(%command_buffer : !vm.ref<!hal.command_buffer>, %pipeline_layout : !vm.ref<!hal.pipeline_layout>, %offset : i32, %values : i32 ...) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.push_descriptor_set(%command_buffer : !vm.ref<!hal.command_buffer>, %pipeline_layout : !vm.ref<!hal.pipeline_layout>, %set : i32, %bindings : tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.dispatch(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroup_x : i32, %workgroup_y : i32, %workgroup_z : i32) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.dispatch.indirect(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroups_buffer : !vm.ref<!hal.buffer>, %workgroups_offset : i64) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.execute.commands(%command_buffer : !vm.ref<!hal.command_buffer>, %commands : !vm.ref<!hal.command_buffer>, %bindings : tuple<!vm.ref<!hal.buffer>, i64, i64> ...) attributes {sym_visibility = "private"}
    vm.import @hal.descriptor_set_layout.create(%device : !vm.ref<!hal.device>, %flags : i32, %bindings : tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.device.allocator(%device : !vm.ref<!hal.device>) -> !vm.ref<!hal.allocator> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.device.query.i64(%device : !vm.ref<!hal.device>, %category : !vm.buffer, %key : !vm.buffer) -> (i32, i64) attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.device.queue.alloca(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %pool : i32, %memory_types : i32, %buffer_usage : i32, %allocation_size : i64) -> !vm.ref<!hal.buffer> attributes {sym_visibility = "private"}
    vm.import @hal.device.queue.dealloca(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %buffer : !vm.ref<!hal.buffer>) attributes {sym_visibility = "private"}
    vm.import @hal.device.queue.execute(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %command_buffers : !vm.ref<!hal.command_buffer> ...) attributes {sym_visibility = "private"}
    vm.import @hal.device.queue.flush(%device : !vm.ref<!hal.device>, %queue_affinity : i64) attributes {sym_visibility = "private"}
    vm.import @hal.executable.create(%device : !vm.ref<!hal.device>, %executable_format : !vm.buffer, %executable_data : !vm.buffer, %constants : !vm.buffer, %pipeline_layouts : !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.fence.create(%device : !vm.ref<!hal.device>, %flags : i32) -> !vm.ref<!hal.fence> attributes {sym_visibility = "private"}
    vm.import @hal.fence.join(%fences : !vm.ref<!hal.fence> ...) -> !vm.ref<!hal.fence> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.fence.query(%fence : !vm.ref<!hal.fence>) -> i32 attributes {sym_visibility = "private"}
    vm.import @hal.fence.signal(%fence : !vm.ref<!hal.fence>) attributes {sym_visibility = "private"}
    vm.import @hal.fence.fail(%fence : !vm.ref<!hal.fence>, %status : i32) attributes {sym_visibility = "private"}
    vm.import @hal.fence.await(%timeout_millis : i32, %fences : !vm.ref<!hal.fence> ...) -> i32 attributes {sym_visibility = "private", vm.yield}
    vm.import @hal.pipeline_layout.create(%device : !vm.ref<!hal.device>, %push_constants : i32, %set_layouts : !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout> attributes {nosideeffects, sym_visibility = "private"}
    vm.rodata private @_utf8_tensor_3C6209B4FD120BDC {alignment = 1 : i64} "tensor"
    vm.func private @matmul_static(%arg0: !vm.ref<!hal.buffer_view>, %arg1: !vm.ref<!hal.buffer_view>, %arg2: !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer_view> {
      %c2 = vm.const.i32 2
      %null = vm.const.ref.zero : !vm.ref<!hal.fence>
      %c13 = vm.const.i32 13
      %c28 = vm.const.i32 28
      %zero = vm.const.i32.zero
      %c3 = vm.const.i32 3
      %c17 = vm.const.i32 17
      %c3075 = vm.const.i32 3075
      %c16 = vm.const.i32 16
      %c5 = vm.const.i64 5
      %c1 = vm.const.i32 1
      %c553648160 = vm.const.i32 553648160
      %c1_0 = vm.const.i64 1
      %c3_1 = vm.const.i64 3
      %c36 = vm.const.i64 36
      %c60 = vm.const.i64 60
      %zero_2 = vm.const.i64.zero
      %c-1 = vm.const.i64 -1
      %c2_3 = vm.const.i64 2
      %c-1_4 = vm.const.i32 -1
      %_device_query_0 = vm.global.load.i32 @_device_query_0 : i32
      %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      %_executable_matmul_static_dispatch_0 = vm.global.load.ref @_executable_matmul_static_dispatch_0 : !vm.ref<!hal.executable>
      %_utf8_tensor_3C6209B4FD120BDC = vm.const.ref.rodata @_utf8_tensor_3C6209B4FD120BDC : !vm.buffer
      vm.call.variadic @hal.buffer_view.assert(%arg0, %_utf8_tensor_3C6209B4FD120BDC, %c553648160, %c1, [%c3_1, %c5]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref = vm.call @hal.buffer_view.buffer(%arg0) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      %ref_5 = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
      %ref_6 = vm.call @hal.device.allocator(%ref_5) {nosideeffects} : (!vm.ref<!hal.device>) -> !vm.ref<!hal.allocator>
      vm.call @hal.buffer.assert(%ref, %_utf8_tensor_3C6209B4FD120BDC, %ref_6, %c60, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      vm.call.variadic @hal.buffer_view.assert(%arg1, %_utf8_tensor_3C6209B4FD120BDC, %c553648160, %c1, [%c5, %c3_1]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref_7 = vm.call @hal.buffer_view.buffer(%arg1) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      vm.call @hal.buffer.assert(%ref_7, %_utf8_tensor_3C6209B4FD120BDC, %ref_6, %c60, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      vm.call.variadic @hal.buffer_view.assert(%arg2, %_utf8_tensor_3C6209B4FD120BDC, %c553648160, %c1, [%c3_1, %c3_1]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref_8 = vm.call @hal.buffer_view.buffer(%arg2) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      vm.call @hal.buffer.assert(%ref_8, %_utf8_tensor_3C6209B4FD120BDC, %ref_6, %c36, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      %ref_9 = vm.call @hal.command_buffer.create(%ref_5, %c17, %c3, %zero) : (!vm.ref<!hal.device>, i32, i32, i32) -> !vm.ref<!hal.command_buffer>
      vm.cond_br %_device_query_0, ^bb1, ^bb4
    ^bb1:  // pred: ^bb0
      vm.call.variadic @hal.command_buffer.push_descriptor_set(%ref_9, %_pipeline_layout_0, %zero_2, [(%zero_2, %zero, %ref, %zero_2, %c60), (%c1_0, %zero, %ref_7, %zero_2, %c60), (%c2_3, %zero, %ref_8, %zero_2, %c36)]) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.pipeline_layout>, i32, tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
      vm.call @hal.command_buffer.dispatch(%ref_9, %_executable_matmul_static_dispatch_0, %zero, %c1, %c1, %c1) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.executable>, i32, i32, i32, i32) -> ()
      vm.call @hal.command_buffer.execution_barrier(%ref_9, %c28, %c13, %zero) : (!vm.ref<!hal.command_buffer>, i32, i32, i32) -> ()
      vm.call @hal.command_buffer.finalize(%ref_9) : (!vm.ref<!hal.command_buffer>) -> ()
      %ref_10 = vm.call @hal.fence.create(%ref_5, %zero) : (!vm.ref<!hal.device>, i32) -> !vm.ref<!hal.fence>
      vm.call.variadic @hal.device.queue.execute(%ref_5, %c-1, %null, %ref_10, [%ref_9]) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, !vm.ref<!hal.command_buffer> ...)
      %0 = vm.call.variadic @hal.fence.await(%c-1_4, [%ref_10]) : (i32, !vm.ref<!hal.fence> ...) -> i32
      vm.cond_br %0, ^bb3, ^bb2
    ^bb2:  // pred: ^bb1
      %ref_11 = vm.call.variadic @hal.buffer_view.create(%ref_8, %zero_2, %c36, %c553648160, %c1, [%c3_1, %c3_1]) {nosideeffects} : (!vm.ref<!hal.buffer>, i64, i64, i32, i32, i64 ...) -> !vm.ref<!hal.buffer_view>
      vm.return %ref_11 : !vm.ref<!hal.buffer_view>
    ^bb3:  // pred: ^bb1
      vm.fail %0, "failed to wait on timepoint"
    ^bb4:  // pred: ^bb0
      vm.fail %c2, "device not supported in the compiled configuration"
    }
    vm.export @matmul_static attributes {iree.abi.stub}
  }
}


// -----// IR Dump After FoldGlobals (iree-util-fold-globals) //----- //
#executable_target_cuda_nvptx_fb = #hal.executable.target<"cuda", "cuda-nvptx-fb", {target_arch = "sm_80"}>
#device_target_cuda = #hal.device.target<"cuda", {executable_targets = [#executable_target_cuda_nvptx_fb], legacy_sync}>
module attributes {hal.device.targets = [#device_target_cuda], vm.toplevel} {
  vm.module public @module {
    vm.global.i32 private @_device_query_0 : i32
    vm.global.ref private @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    vm.global.ref private @_executable_matmul_static_dispatch_0 : !vm.ref<!hal.executable>
    vm.rodata private @matmul_static_dispatch_0_cuda_nvptx_fb {alignment = 16 : i64, mime_type = "application/x-flatbuffers"} dense<"0x08000000435544417CF8FFFF10000000480000003C000000500000000100000004000000250000006D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F3378337835000000010000000000000001000000030000000300000001000000200700002F2F0A2F2F2047656E657261746564206279204C4C564D204E56505458204261636B2D456E640A2F2F0A0A2E76657273696F6E20372E300A2E74617267657420736D5F38300A2E616464726573735F73697A652036340A0A092F2F202E676C6F626C096D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378350A0A2E76697369626C65202E656E747279206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F3378337835280A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F302C0A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F312C0A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F320A290A2E6D61786E74696420332C20332C20310A7B0A092E726567202E623332200925723C333E3B0A092E726567202E663332200925663C32323E3B0A092E726567202E62363420092572643C31363E3B0A0A096C642E706172616D2E7536342009257264312C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F305D3B0A096C642E706172616D2E7536342009257264322C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F325D3B0A09637674612E746F2E676C6F62616C2E7536342009257264332C20257264323B0A096C642E706172616D2E7536342009257264342C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F315D3B0A09637674612E746F2E676C6F62616C2E7536342009257264352C20257264343B0A09637674612E746F2E676C6F62616C2E7536342009257264362C20257264313B0A096D6F762E75333220092572312C20257469642E783B0A096376742E7536342E7533322009257264372C202572313B0A096D6F762E75333220092572322C20257469642E793B0A096D756C2E776964652E7533322009257264382C202572322C20333B0A096164642E7336342009257264392C20257264382C20257264373B0A0973686C2E623634200925726431302C20257264392C20323B0A096164642E733634200925726431312C20257264332C2025726431303B0A096C642E676C6F62616C2E66333220092566312C205B25726431315D3B0A096D756C2E776964652E753332200925726431322C202572322C2032303B0A096164642E733634200925726431332C20257264362C2025726431323B0A096C642E676C6F62616C2E6E632E66333220092566322C205B25726431335D3B0A096D756C2E776964652E753332200925726431342C202572312C20343B0A096164642E733634200925726431352C20257264352C2025726431343B0A096C642E676C6F62616C2E6E632E66333220092566332C205B25726431355D3B0A096D756C2E726E2E66333220092566342C202566322C202566333B0A096164642E726E2E66333220092566352C202566312C202566343B0A096C642E676C6F62616C2E6E632E66333220092566362C205B25726431332B345D3B0A096C642E676C6F62616C2E6E632E66333220092566372C205B25726431352B31325D3B0A096D756C2E726E2E66333220092566382C202566362C202566373B0A096164642E726E2E66333220092566392C202566352C202566383B0A096C642E676C6F62616C2E6E632E6633322009256631302C205B25726431332B385D3B0A096C642E676C6F62616C2E6E632E6633322009256631312C205B25726431352B32345D3B0A096D756C2E726E2E6633322009256631322C20256631302C20256631313B0A096164642E726E2E6633322009256631332C202566392C20256631323B0A096C642E676C6F62616C2E6E632E6633322009256631342C205B25726431332B31325D3B0A096C642E676C6F62616C2E6E632E6633322009256631352C205B25726431352B33365D3B0A096D756C2E726E2E6633322009256631362C20256631342C20256631353B0A096164642E726E2E6633322009256631372C20256631332C20256631363B0A0973742E676C6F62616C2E66333220095B25726431315D2C20256631373B0A096C642E676C6F62616C2E6E632E6633322009256631382C205B25726431332B31365D3B0A096C642E676C6F62616C2E6E632E6633322009256631392C205B25726431352B34385D3B0A096D756C2E726E2E6633322009256632302C20256631382C20256631393B0A096164642E726E2E6633322009256632312C20256631372C20256632303B0A0973742E676C6F62616C2E66333220095B25726431315D2C20256632313B0A097265743B0A0A7D0A0C001400040008000C001000"> : vector<1944xi8>
    vm.rodata private @_utf8_hal_executable_format_EAB228F999C2D3A1 {alignment = 1 : i64} "hal.executable.format"
    vm.rodata private @_utf8_cuda_nvptx_fb_B15B42B96FDBACC {alignment = 1 : i64} "cuda-nvptx-fb"
    vm.initializer {
      %null = vm.const.ref.zero : !vm.ref<!hal.executable>
      %null_0 = vm.const.ref.zero : !vm.buffer
      %c2 = vm.const.i32 2
      %c7 = vm.const.i32 7
      %zero = vm.const.i32.zero
      %c1 = vm.const.i32 1
      %ref = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
      %_utf8_hal_executable_format_EAB228F999C2D3A1 = vm.const.ref.rodata @_utf8_hal_executable_format_EAB228F999C2D3A1 : !vm.buffer
      %_utf8_cuda_nvptx_fb_B15B42B96FDBACC = vm.const.ref.rodata @_utf8_cuda_nvptx_fb_B15B42B96FDBACC : !vm.buffer
      %0:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_executable_format_EAB228F999C2D3A1, %_utf8_cuda_nvptx_fb_B15B42B96FDBACC) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
      %1 = vm.trunc.i64.i32 %0#1 : i64 -> i32
      %2 = vm.and.i32 %1, %c1 : i32
      %3 = vm.select.i32 %0#0, %2, %zero : i32
      %ref_1 = vm.call.variadic @hal.descriptor_set_layout.create(%ref, %zero, [(%zero, %c7, %c1), (%c1, %c7, %c1), (%c2, %c7, %zero)]) {nosideeffects} : (!vm.ref<!hal.device>, i32, tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout>
      %ref_2 = vm.call.variadic @hal.pipeline_layout.create(%ref, %zero, [%ref_1]) {nosideeffects} : (!vm.ref<!hal.device>, i32, !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout>
      vm.global.store.i32 %3, @_device_query_0 : i32
      vm.global.store.ref %ref_2, @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      vm.cond_br %3, ^bb1, ^bb2
    ^bb1:  // pred: ^bb0
      %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      %matmul_static_dispatch_0_cuda_nvptx_fb = vm.const.ref.rodata @matmul_static_dispatch_0_cuda_nvptx_fb : !vm.buffer
      %ref_3 = vm.call.variadic @hal.executable.create(%ref, %_utf8_cuda_nvptx_fb_B15B42B96FDBACC, %matmul_static_dispatch_0_cuda_nvptx_fb, %null_0, [%_pipeline_layout_0]) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer, !vm.buffer, !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable>
      vm.br ^bb3(%ref_3 : !vm.ref<!hal.executable>)
    ^bb2:  // pred: ^bb0
      vm.br ^bb3(%null : !vm.ref<!hal.executable>)
    ^bb3(%4: !vm.ref<!hal.executable>):  // 2 preds: ^bb1, ^bb2
      vm.global.store.ref %4, @_executable_matmul_static_dispatch_0 : !vm.ref<!hal.executable>
      vm.return
    }
    vm.import @hal.ex.shared_device() -> !vm.ref<!hal.device> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.ex.submit_and_wait(%device : !vm.ref<!hal.device>, %command_buffer : !vm.ref<!hal.command_buffer>) attributes {sym_visibility = "private", vm.yield}
    vm.import @hal.allocator.allocate(%allocator : !vm.ref<!hal.allocator>, %memory_types : i32, %buffer_usage : i32, %allocation_size : i64) -> !vm.ref<!hal.buffer> attributes {sym_visibility = "private"}
    vm.import @hal.allocator.allocate.initialized(%allocator : !vm.ref<!hal.allocator>, %memory_types : i32, %buffer_usage : i32, %source : !vm.buffer, %offset : i64, %length : i64) -> !vm.ref<!hal.buffer> attributes {sym_visibility = "private"}
    vm.import @hal.allocator.map.byte_buffer(%allocator : !vm.ref<!hal.allocator>, %try : i32, %memory_types : i32, %buffer_usage : i32, %source : !vm.buffer, %offset : i64, %length : i64) -> !vm.ref<!hal.buffer> attributes {sym_visibility = "private"}
    vm.import @hal.buffer.assert(%buffer : !vm.ref<!hal.buffer>, %message : !vm.buffer, %allocator : !vm.ref<!hal.allocator>, %minimum_length : i64, %memory_types : i32, %buffer_usage : i32) attributes {sym_visibility = "private"}
    vm.import @hal.buffer.subspan(%source_buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %length : i64) -> !vm.ref<!hal.buffer> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.buffer.length(%buffer : !vm.ref<!hal.buffer>) -> i64 attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.buffer.load(%source_buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %length : i32) -> i32 attributes {sym_visibility = "private"}
    vm.import @hal.buffer.store(%value : i32, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i32) attributes {sym_visibility = "private"}
    vm.import @hal.buffer_view.create(%buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %source_length : i64, %element_type : i32, %encoding_type : i32, %shape : i64 ...) -> !vm.ref<!hal.buffer_view> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.buffer_view.assert(%buffer_view : !vm.ref<!hal.buffer_view>, %message : !vm.buffer, %element_type : i32, %encoding_type : i32, %shape : i64 ...) attributes {sym_visibility = "private"}
    vm.import @hal.buffer_view.buffer(%buffer_view : !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.buffer_view.element_type(%buffer_view : !vm.ref<!hal.buffer_view>) -> i32 attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.buffer_view.encoding_type(%buffer_view : !vm.ref<!hal.buffer_view>) -> i32 attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.buffer_view.rank(%buffer_view : !vm.ref<!hal.buffer_view>) -> i32 attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.buffer_view.dim(%buffer_view : !vm.ref<!hal.buffer_view>, %index : i32) -> i64 attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.buffer_view.trace(%key : !vm.buffer, %operands : !vm.ref<!hal.buffer_view> ...) attributes {sym_visibility = "private"}
    vm.import @hal.channel.create(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %rank : i32, %count : i32) -> !vm.ref<!hal.channel> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.channel.rank_and_count(%channel : !vm.ref<!hal.channel>) -> (i32, i32) attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.command_buffer.create(%device : !vm.ref<!hal.device>, %modes : i32, %command_categories : i32, %binding_capacity : i32) -> !vm.ref<!hal.command_buffer> attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.finalize(%command_buffer : !vm.ref<!hal.command_buffer>) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.begin_debug_group(%command_buffer : !vm.ref<!hal.command_buffer>, %label : !vm.buffer) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.end_debug_group(%command_buffer : !vm.ref<!hal.command_buffer>) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.execution_barrier(%command_buffer : !vm.ref<!hal.command_buffer>, %source_stage_mask : i32, %target_stage_mask : i32, %flags : i32) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.fill_buffer(%command_buffer : !vm.ref<!hal.command_buffer>, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i64, %pattern : i32, %pattern_length : i32) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.copy_buffer(%command_buffer : !vm.ref<!hal.command_buffer>, %source_buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i64) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.collective(%command_buffer : !vm.ref<!hal.command_buffer>, %channel : !vm.ref<!hal.channel>, %op : i32, %param : i32, %send_buffer : !vm.ref<!hal.buffer>, %send_offset : i64, %send_length : i64, %recv_buffer : !vm.ref<!hal.buffer>, %recv_offset : i64, %recv_length : i64, %element_count : i64) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.push_constants(%command_buffer : !vm.ref<!hal.command_buffer>, %pipeline_layout : !vm.ref<!hal.pipeline_layout>, %offset : i32, %values : i32 ...) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.push_descriptor_set(%command_buffer : !vm.ref<!hal.command_buffer>, %pipeline_layout : !vm.ref<!hal.pipeline_layout>, %set : i32, %bindings : tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.dispatch(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroup_x : i32, %workgroup_y : i32, %workgroup_z : i32) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.dispatch.indirect(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroups_buffer : !vm.ref<!hal.buffer>, %workgroups_offset : i64) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.execute.commands(%command_buffer : !vm.ref<!hal.command_buffer>, %commands : !vm.ref<!hal.command_buffer>, %bindings : tuple<!vm.ref<!hal.buffer>, i64, i64> ...) attributes {sym_visibility = "private"}
    vm.import @hal.descriptor_set_layout.create(%device : !vm.ref<!hal.device>, %flags : i32, %bindings : tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.device.allocator(%device : !vm.ref<!hal.device>) -> !vm.ref<!hal.allocator> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.device.query.i64(%device : !vm.ref<!hal.device>, %category : !vm.buffer, %key : !vm.buffer) -> (i32, i64) attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.device.queue.alloca(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %pool : i32, %memory_types : i32, %buffer_usage : i32, %allocation_size : i64) -> !vm.ref<!hal.buffer> attributes {sym_visibility = "private"}
    vm.import @hal.device.queue.dealloca(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %buffer : !vm.ref<!hal.buffer>) attributes {sym_visibility = "private"}
    vm.import @hal.device.queue.execute(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %command_buffers : !vm.ref<!hal.command_buffer> ...) attributes {sym_visibility = "private"}
    vm.import @hal.device.queue.flush(%device : !vm.ref<!hal.device>, %queue_affinity : i64) attributes {sym_visibility = "private"}
    vm.import @hal.executable.create(%device : !vm.ref<!hal.device>, %executable_format : !vm.buffer, %executable_data : !vm.buffer, %constants : !vm.buffer, %pipeline_layouts : !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.fence.create(%device : !vm.ref<!hal.device>, %flags : i32) -> !vm.ref<!hal.fence> attributes {sym_visibility = "private"}
    vm.import @hal.fence.join(%fences : !vm.ref<!hal.fence> ...) -> !vm.ref<!hal.fence> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.fence.query(%fence : !vm.ref<!hal.fence>) -> i32 attributes {sym_visibility = "private"}
    vm.import @hal.fence.signal(%fence : !vm.ref<!hal.fence>) attributes {sym_visibility = "private"}
    vm.import @hal.fence.fail(%fence : !vm.ref<!hal.fence>, %status : i32) attributes {sym_visibility = "private"}
    vm.import @hal.fence.await(%timeout_millis : i32, %fences : !vm.ref<!hal.fence> ...) -> i32 attributes {sym_visibility = "private", vm.yield}
    vm.import @hal.pipeline_layout.create(%device : !vm.ref<!hal.device>, %push_constants : i32, %set_layouts : !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout> attributes {nosideeffects, sym_visibility = "private"}
    vm.rodata private @_utf8_tensor_3C6209B4FD120BDC {alignment = 1 : i64} "tensor"
    vm.func private @matmul_static(%arg0: !vm.ref<!hal.buffer_view>, %arg1: !vm.ref<!hal.buffer_view>, %arg2: !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer_view> {
      %c2 = vm.const.i32 2
      %null = vm.const.ref.zero : !vm.ref<!hal.fence>
      %c13 = vm.const.i32 13
      %c28 = vm.const.i32 28
      %zero = vm.const.i32.zero
      %c3 = vm.const.i32 3
      %c17 = vm.const.i32 17
      %c3075 = vm.const.i32 3075
      %c16 = vm.const.i32 16
      %c5 = vm.const.i64 5
      %c1 = vm.const.i32 1
      %c553648160 = vm.const.i32 553648160
      %c1_0 = vm.const.i64 1
      %c3_1 = vm.const.i64 3
      %c36 = vm.const.i64 36
      %c60 = vm.const.i64 60
      %zero_2 = vm.const.i64.zero
      %c-1 = vm.const.i64 -1
      %c2_3 = vm.const.i64 2
      %c-1_4 = vm.const.i32 -1
      %_device_query_0 = vm.global.load.i32 @_device_query_0 : i32
      %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      %_executable_matmul_static_dispatch_0 = vm.global.load.ref @_executable_matmul_static_dispatch_0 : !vm.ref<!hal.executable>
      %_utf8_tensor_3C6209B4FD120BDC = vm.const.ref.rodata @_utf8_tensor_3C6209B4FD120BDC : !vm.buffer
      vm.call.variadic @hal.buffer_view.assert(%arg0, %_utf8_tensor_3C6209B4FD120BDC, %c553648160, %c1, [%c3_1, %c5]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref = vm.call @hal.buffer_view.buffer(%arg0) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      %ref_5 = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
      %ref_6 = vm.call @hal.device.allocator(%ref_5) {nosideeffects} : (!vm.ref<!hal.device>) -> !vm.ref<!hal.allocator>
      vm.call @hal.buffer.assert(%ref, %_utf8_tensor_3C6209B4FD120BDC, %ref_6, %c60, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      vm.call.variadic @hal.buffer_view.assert(%arg1, %_utf8_tensor_3C6209B4FD120BDC, %c553648160, %c1, [%c5, %c3_1]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref_7 = vm.call @hal.buffer_view.buffer(%arg1) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      vm.call @hal.buffer.assert(%ref_7, %_utf8_tensor_3C6209B4FD120BDC, %ref_6, %c60, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      vm.call.variadic @hal.buffer_view.assert(%arg2, %_utf8_tensor_3C6209B4FD120BDC, %c553648160, %c1, [%c3_1, %c3_1]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref_8 = vm.call @hal.buffer_view.buffer(%arg2) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      vm.call @hal.buffer.assert(%ref_8, %_utf8_tensor_3C6209B4FD120BDC, %ref_6, %c36, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      %ref_9 = vm.call @hal.command_buffer.create(%ref_5, %c17, %c3, %zero) : (!vm.ref<!hal.device>, i32, i32, i32) -> !vm.ref<!hal.command_buffer>
      vm.cond_br %_device_query_0, ^bb1, ^bb4
    ^bb1:  // pred: ^bb0
      vm.call.variadic @hal.command_buffer.push_descriptor_set(%ref_9, %_pipeline_layout_0, %zero_2, [(%zero_2, %zero, %ref, %zero_2, %c60), (%c1_0, %zero, %ref_7, %zero_2, %c60), (%c2_3, %zero, %ref_8, %zero_2, %c36)]) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.pipeline_layout>, i32, tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
      vm.call @hal.command_buffer.dispatch(%ref_9, %_executable_matmul_static_dispatch_0, %zero, %c1, %c1, %c1) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.executable>, i32, i32, i32, i32) -> ()
      vm.call @hal.command_buffer.execution_barrier(%ref_9, %c28, %c13, %zero) : (!vm.ref<!hal.command_buffer>, i32, i32, i32) -> ()
      vm.call @hal.command_buffer.finalize(%ref_9) : (!vm.ref<!hal.command_buffer>) -> ()
      %ref_10 = vm.call @hal.fence.create(%ref_5, %zero) : (!vm.ref<!hal.device>, i32) -> !vm.ref<!hal.fence>
      vm.call.variadic @hal.device.queue.execute(%ref_5, %c-1, %null, %ref_10, [%ref_9]) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, !vm.ref<!hal.command_buffer> ...)
      %0 = vm.call.variadic @hal.fence.await(%c-1_4, [%ref_10]) : (i32, !vm.ref<!hal.fence> ...) -> i32
      vm.cond_br %0, ^bb3, ^bb2
    ^bb2:  // pred: ^bb1
      %ref_11 = vm.call.variadic @hal.buffer_view.create(%ref_8, %zero_2, %c36, %c553648160, %c1, [%c3_1, %c3_1]) {nosideeffects} : (!vm.ref<!hal.buffer>, i64, i64, i32, i32, i64 ...) -> !vm.ref<!hal.buffer_view>
      vm.return %ref_11 : !vm.ref<!hal.buffer_view>
    ^bb3:  // pred: ^bb1
      vm.fail %0, "failed to wait on timepoint"
    ^bb4:  // pred: ^bb0
      vm.fail %c2, "device not supported in the compiled configuration"
    }
    vm.export @matmul_static attributes {iree.abi.stub}
  }
}


// -----// IR Dump After FuseGlobals (iree-util-fuse-globals) //----- //
#executable_target_cuda_nvptx_fb = #hal.executable.target<"cuda", "cuda-nvptx-fb", {target_arch = "sm_80"}>
#device_target_cuda = #hal.device.target<"cuda", {executable_targets = [#executable_target_cuda_nvptx_fb], legacy_sync}>
module attributes {hal.device.targets = [#device_target_cuda], vm.toplevel} {
  vm.module public @module {
    vm.global.i32 private @_device_query_0 : i32
    vm.global.ref private @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    vm.global.ref private @_executable_matmul_static_dispatch_0 : !vm.ref<!hal.executable>
    vm.rodata private @matmul_static_dispatch_0_cuda_nvptx_fb {alignment = 16 : i64, mime_type = "application/x-flatbuffers"} dense<"0x08000000435544417CF8FFFF10000000480000003C000000500000000100000004000000250000006D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F3378337835000000010000000000000001000000030000000300000001000000200700002F2F0A2F2F2047656E657261746564206279204C4C564D204E56505458204261636B2D456E640A2F2F0A0A2E76657273696F6E20372E300A2E74617267657420736D5F38300A2E616464726573735F73697A652036340A0A092F2F202E676C6F626C096D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378350A0A2E76697369626C65202E656E747279206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F3378337835280A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F302C0A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F312C0A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F320A290A2E6D61786E74696420332C20332C20310A7B0A092E726567202E623332200925723C333E3B0A092E726567202E663332200925663C32323E3B0A092E726567202E62363420092572643C31363E3B0A0A096C642E706172616D2E7536342009257264312C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F305D3B0A096C642E706172616D2E7536342009257264322C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F325D3B0A09637674612E746F2E676C6F62616C2E7536342009257264332C20257264323B0A096C642E706172616D2E7536342009257264342C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F315D3B0A09637674612E746F2E676C6F62616C2E7536342009257264352C20257264343B0A09637674612E746F2E676C6F62616C2E7536342009257264362C20257264313B0A096D6F762E75333220092572312C20257469642E783B0A096376742E7536342E7533322009257264372C202572313B0A096D6F762E75333220092572322C20257469642E793B0A096D756C2E776964652E7533322009257264382C202572322C20333B0A096164642E7336342009257264392C20257264382C20257264373B0A0973686C2E623634200925726431302C20257264392C20323B0A096164642E733634200925726431312C20257264332C2025726431303B0A096C642E676C6F62616C2E66333220092566312C205B25726431315D3B0A096D756C2E776964652E753332200925726431322C202572322C2032303B0A096164642E733634200925726431332C20257264362C2025726431323B0A096C642E676C6F62616C2E6E632E66333220092566322C205B25726431335D3B0A096D756C2E776964652E753332200925726431342C202572312C20343B0A096164642E733634200925726431352C20257264352C2025726431343B0A096C642E676C6F62616C2E6E632E66333220092566332C205B25726431355D3B0A096D756C2E726E2E66333220092566342C202566322C202566333B0A096164642E726E2E66333220092566352C202566312C202566343B0A096C642E676C6F62616C2E6E632E66333220092566362C205B25726431332B345D3B0A096C642E676C6F62616C2E6E632E66333220092566372C205B25726431352B31325D3B0A096D756C2E726E2E66333220092566382C202566362C202566373B0A096164642E726E2E66333220092566392C202566352C202566383B0A096C642E676C6F62616C2E6E632E6633322009256631302C205B25726431332B385D3B0A096C642E676C6F62616C2E6E632E6633322009256631312C205B25726431352B32345D3B0A096D756C2E726E2E6633322009256631322C20256631302C20256631313B0A096164642E726E2E6633322009256631332C202566392C20256631323B0A096C642E676C6F62616C2E6E632E6633322009256631342C205B25726431332B31325D3B0A096C642E676C6F62616C2E6E632E6633322009256631352C205B25726431352B33365D3B0A096D756C2E726E2E6633322009256631362C20256631342C20256631353B0A096164642E726E2E6633322009256631372C20256631332C20256631363B0A0973742E676C6F62616C2E66333220095B25726431315D2C20256631373B0A096C642E676C6F62616C2E6E632E6633322009256631382C205B25726431332B31365D3B0A096C642E676C6F62616C2E6E632E6633322009256631392C205B25726431352B34385D3B0A096D756C2E726E2E6633322009256632302C20256631382C20256631393B0A096164642E726E2E6633322009256632312C20256631372C20256632303B0A0973742E676C6F62616C2E66333220095B25726431315D2C20256632313B0A097265743B0A0A7D0A0C001400040008000C001000"> : vector<1944xi8>
    vm.rodata private @_utf8_hal_executable_format_EAB228F999C2D3A1 {alignment = 1 : i64} "hal.executable.format"
    vm.rodata private @_utf8_cuda_nvptx_fb_B15B42B96FDBACC {alignment = 1 : i64} "cuda-nvptx-fb"
    vm.initializer {
      %null = vm.const.ref.zero : !vm.ref<!hal.executable>
      %null_0 = vm.const.ref.zero : !vm.buffer
      %c2 = vm.const.i32 2
      %c7 = vm.const.i32 7
      %zero = vm.const.i32.zero
      %c1 = vm.const.i32 1
      %ref = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
      %_utf8_hal_executable_format_EAB228F999C2D3A1 = vm.const.ref.rodata @_utf8_hal_executable_format_EAB228F999C2D3A1 : !vm.buffer
      %_utf8_cuda_nvptx_fb_B15B42B96FDBACC = vm.const.ref.rodata @_utf8_cuda_nvptx_fb_B15B42B96FDBACC : !vm.buffer
      %0:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_executable_format_EAB228F999C2D3A1, %_utf8_cuda_nvptx_fb_B15B42B96FDBACC) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
      %1 = vm.trunc.i64.i32 %0#1 : i64 -> i32
      %2 = vm.and.i32 %1, %c1 : i32
      %3 = vm.select.i32 %0#0, %2, %zero : i32
      %ref_1 = vm.call.variadic @hal.descriptor_set_layout.create(%ref, %zero, [(%zero, %c7, %c1), (%c1, %c7, %c1), (%c2, %c7, %zero)]) {nosideeffects} : (!vm.ref<!hal.device>, i32, tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout>
      %ref_2 = vm.call.variadic @hal.pipeline_layout.create(%ref, %zero, [%ref_1]) {nosideeffects} : (!vm.ref<!hal.device>, i32, !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout>
      vm.global.store.i32 %3, @_device_query_0 : i32
      vm.global.store.ref %ref_2, @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      vm.cond_br %3, ^bb1, ^bb2
    ^bb1:  // pred: ^bb0
      %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      %matmul_static_dispatch_0_cuda_nvptx_fb = vm.const.ref.rodata @matmul_static_dispatch_0_cuda_nvptx_fb : !vm.buffer
      %ref_3 = vm.call.variadic @hal.executable.create(%ref, %_utf8_cuda_nvptx_fb_B15B42B96FDBACC, %matmul_static_dispatch_0_cuda_nvptx_fb, %null_0, [%_pipeline_layout_0]) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer, !vm.buffer, !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable>
      vm.br ^bb3(%ref_3 : !vm.ref<!hal.executable>)
    ^bb2:  // pred: ^bb0
      vm.br ^bb3(%null : !vm.ref<!hal.executable>)
    ^bb3(%4: !vm.ref<!hal.executable>):  // 2 preds: ^bb1, ^bb2
      vm.global.store.ref %4, @_executable_matmul_static_dispatch_0 : !vm.ref<!hal.executable>
      vm.return
    }
    vm.import @hal.ex.shared_device() -> !vm.ref<!hal.device> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.ex.submit_and_wait(%device : !vm.ref<!hal.device>, %command_buffer : !vm.ref<!hal.command_buffer>) attributes {sym_visibility = "private", vm.yield}
    vm.import @hal.allocator.allocate(%allocator : !vm.ref<!hal.allocator>, %memory_types : i32, %buffer_usage : i32, %allocation_size : i64) -> !vm.ref<!hal.buffer> attributes {sym_visibility = "private"}
    vm.import @hal.allocator.allocate.initialized(%allocator : !vm.ref<!hal.allocator>, %memory_types : i32, %buffer_usage : i32, %source : !vm.buffer, %offset : i64, %length : i64) -> !vm.ref<!hal.buffer> attributes {sym_visibility = "private"}
    vm.import @hal.allocator.map.byte_buffer(%allocator : !vm.ref<!hal.allocator>, %try : i32, %memory_types : i32, %buffer_usage : i32, %source : !vm.buffer, %offset : i64, %length : i64) -> !vm.ref<!hal.buffer> attributes {sym_visibility = "private"}
    vm.import @hal.buffer.assert(%buffer : !vm.ref<!hal.buffer>, %message : !vm.buffer, %allocator : !vm.ref<!hal.allocator>, %minimum_length : i64, %memory_types : i32, %buffer_usage : i32) attributes {sym_visibility = "private"}
    vm.import @hal.buffer.subspan(%source_buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %length : i64) -> !vm.ref<!hal.buffer> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.buffer.length(%buffer : !vm.ref<!hal.buffer>) -> i64 attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.buffer.load(%source_buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %length : i32) -> i32 attributes {sym_visibility = "private"}
    vm.import @hal.buffer.store(%value : i32, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i32) attributes {sym_visibility = "private"}
    vm.import @hal.buffer_view.create(%buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %source_length : i64, %element_type : i32, %encoding_type : i32, %shape : i64 ...) -> !vm.ref<!hal.buffer_view> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.buffer_view.assert(%buffer_view : !vm.ref<!hal.buffer_view>, %message : !vm.buffer, %element_type : i32, %encoding_type : i32, %shape : i64 ...) attributes {sym_visibility = "private"}
    vm.import @hal.buffer_view.buffer(%buffer_view : !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.buffer_view.element_type(%buffer_view : !vm.ref<!hal.buffer_view>) -> i32 attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.buffer_view.encoding_type(%buffer_view : !vm.ref<!hal.buffer_view>) -> i32 attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.buffer_view.rank(%buffer_view : !vm.ref<!hal.buffer_view>) -> i32 attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.buffer_view.dim(%buffer_view : !vm.ref<!hal.buffer_view>, %index : i32) -> i64 attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.buffer_view.trace(%key : !vm.buffer, %operands : !vm.ref<!hal.buffer_view> ...) attributes {sym_visibility = "private"}
    vm.import @hal.channel.create(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %rank : i32, %count : i32) -> !vm.ref<!hal.channel> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.channel.rank_and_count(%channel : !vm.ref<!hal.channel>) -> (i32, i32) attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.command_buffer.create(%device : !vm.ref<!hal.device>, %modes : i32, %command_categories : i32, %binding_capacity : i32) -> !vm.ref<!hal.command_buffer> attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.finalize(%command_buffer : !vm.ref<!hal.command_buffer>) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.begin_debug_group(%command_buffer : !vm.ref<!hal.command_buffer>, %label : !vm.buffer) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.end_debug_group(%command_buffer : !vm.ref<!hal.command_buffer>) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.execution_barrier(%command_buffer : !vm.ref<!hal.command_buffer>, %source_stage_mask : i32, %target_stage_mask : i32, %flags : i32) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.fill_buffer(%command_buffer : !vm.ref<!hal.command_buffer>, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i64, %pattern : i32, %pattern_length : i32) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.copy_buffer(%command_buffer : !vm.ref<!hal.command_buffer>, %source_buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i64) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.collective(%command_buffer : !vm.ref<!hal.command_buffer>, %channel : !vm.ref<!hal.channel>, %op : i32, %param : i32, %send_buffer : !vm.ref<!hal.buffer>, %send_offset : i64, %send_length : i64, %recv_buffer : !vm.ref<!hal.buffer>, %recv_offset : i64, %recv_length : i64, %element_count : i64) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.push_constants(%command_buffer : !vm.ref<!hal.command_buffer>, %pipeline_layout : !vm.ref<!hal.pipeline_layout>, %offset : i32, %values : i32 ...) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.push_descriptor_set(%command_buffer : !vm.ref<!hal.command_buffer>, %pipeline_layout : !vm.ref<!hal.pipeline_layout>, %set : i32, %bindings : tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.dispatch(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroup_x : i32, %workgroup_y : i32, %workgroup_z : i32) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.dispatch.indirect(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroups_buffer : !vm.ref<!hal.buffer>, %workgroups_offset : i64) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.execute.commands(%command_buffer : !vm.ref<!hal.command_buffer>, %commands : !vm.ref<!hal.command_buffer>, %bindings : tuple<!vm.ref<!hal.buffer>, i64, i64> ...) attributes {sym_visibility = "private"}
    vm.import @hal.descriptor_set_layout.create(%device : !vm.ref<!hal.device>, %flags : i32, %bindings : tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.device.allocator(%device : !vm.ref<!hal.device>) -> !vm.ref<!hal.allocator> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.device.query.i64(%device : !vm.ref<!hal.device>, %category : !vm.buffer, %key : !vm.buffer) -> (i32, i64) attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.device.queue.alloca(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %pool : i32, %memory_types : i32, %buffer_usage : i32, %allocation_size : i64) -> !vm.ref<!hal.buffer> attributes {sym_visibility = "private"}
    vm.import @hal.device.queue.dealloca(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %buffer : !vm.ref<!hal.buffer>) attributes {sym_visibility = "private"}
    vm.import @hal.device.queue.execute(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %command_buffers : !vm.ref<!hal.command_buffer> ...) attributes {sym_visibility = "private"}
    vm.import @hal.device.queue.flush(%device : !vm.ref<!hal.device>, %queue_affinity : i64) attributes {sym_visibility = "private"}
    vm.import @hal.executable.create(%device : !vm.ref<!hal.device>, %executable_format : !vm.buffer, %executable_data : !vm.buffer, %constants : !vm.buffer, %pipeline_layouts : !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.fence.create(%device : !vm.ref<!hal.device>, %flags : i32) -> !vm.ref<!hal.fence> attributes {sym_visibility = "private"}
    vm.import @hal.fence.join(%fences : !vm.ref<!hal.fence> ...) -> !vm.ref<!hal.fence> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.fence.query(%fence : !vm.ref<!hal.fence>) -> i32 attributes {sym_visibility = "private"}
    vm.import @hal.fence.signal(%fence : !vm.ref<!hal.fence>) attributes {sym_visibility = "private"}
    vm.import @hal.fence.fail(%fence : !vm.ref<!hal.fence>, %status : i32) attributes {sym_visibility = "private"}
    vm.import @hal.fence.await(%timeout_millis : i32, %fences : !vm.ref<!hal.fence> ...) -> i32 attributes {sym_visibility = "private", vm.yield}
    vm.import @hal.pipeline_layout.create(%device : !vm.ref<!hal.device>, %push_constants : i32, %set_layouts : !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout> attributes {nosideeffects, sym_visibility = "private"}
    vm.rodata private @_utf8_tensor_3C6209B4FD120BDC {alignment = 1 : i64} "tensor"
    vm.func private @matmul_static(%arg0: !vm.ref<!hal.buffer_view>, %arg1: !vm.ref<!hal.buffer_view>, %arg2: !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer_view> {
      %c2 = vm.const.i32 2
      %null = vm.const.ref.zero : !vm.ref<!hal.fence>
      %c13 = vm.const.i32 13
      %c28 = vm.const.i32 28
      %zero = vm.const.i32.zero
      %c3 = vm.const.i32 3
      %c17 = vm.const.i32 17
      %c3075 = vm.const.i32 3075
      %c16 = vm.const.i32 16
      %c5 = vm.const.i64 5
      %c1 = vm.const.i32 1
      %c553648160 = vm.const.i32 553648160
      %c1_0 = vm.const.i64 1
      %c3_1 = vm.const.i64 3
      %c36 = vm.const.i64 36
      %c60 = vm.const.i64 60
      %zero_2 = vm.const.i64.zero
      %c-1 = vm.const.i64 -1
      %c2_3 = vm.const.i64 2
      %c-1_4 = vm.const.i32 -1
      %_device_query_0 = vm.global.load.i32 @_device_query_0 : i32
      %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      %_executable_matmul_static_dispatch_0 = vm.global.load.ref @_executable_matmul_static_dispatch_0 : !vm.ref<!hal.executable>
      %_utf8_tensor_3C6209B4FD120BDC = vm.const.ref.rodata @_utf8_tensor_3C6209B4FD120BDC : !vm.buffer
      vm.call.variadic @hal.buffer_view.assert(%arg0, %_utf8_tensor_3C6209B4FD120BDC, %c553648160, %c1, [%c3_1, %c5]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref = vm.call @hal.buffer_view.buffer(%arg0) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      %ref_5 = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
      %ref_6 = vm.call @hal.device.allocator(%ref_5) {nosideeffects} : (!vm.ref<!hal.device>) -> !vm.ref<!hal.allocator>
      vm.call @hal.buffer.assert(%ref, %_utf8_tensor_3C6209B4FD120BDC, %ref_6, %c60, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      vm.call.variadic @hal.buffer_view.assert(%arg1, %_utf8_tensor_3C6209B4FD120BDC, %c553648160, %c1, [%c5, %c3_1]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref_7 = vm.call @hal.buffer_view.buffer(%arg1) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      vm.call @hal.buffer.assert(%ref_7, %_utf8_tensor_3C6209B4FD120BDC, %ref_6, %c60, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      vm.call.variadic @hal.buffer_view.assert(%arg2, %_utf8_tensor_3C6209B4FD120BDC, %c553648160, %c1, [%c3_1, %c3_1]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref_8 = vm.call @hal.buffer_view.buffer(%arg2) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      vm.call @hal.buffer.assert(%ref_8, %_utf8_tensor_3C6209B4FD120BDC, %ref_6, %c36, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      %ref_9 = vm.call @hal.command_buffer.create(%ref_5, %c17, %c3, %zero) : (!vm.ref<!hal.device>, i32, i32, i32) -> !vm.ref<!hal.command_buffer>
      vm.cond_br %_device_query_0, ^bb1, ^bb4
    ^bb1:  // pred: ^bb0
      vm.call.variadic @hal.command_buffer.push_descriptor_set(%ref_9, %_pipeline_layout_0, %zero_2, [(%zero_2, %zero, %ref, %zero_2, %c60), (%c1_0, %zero, %ref_7, %zero_2, %c60), (%c2_3, %zero, %ref_8, %zero_2, %c36)]) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.pipeline_layout>, i32, tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
      vm.call @hal.command_buffer.dispatch(%ref_9, %_executable_matmul_static_dispatch_0, %zero, %c1, %c1, %c1) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.executable>, i32, i32, i32, i32) -> ()
      vm.call @hal.command_buffer.execution_barrier(%ref_9, %c28, %c13, %zero) : (!vm.ref<!hal.command_buffer>, i32, i32, i32) -> ()
      vm.call @hal.command_buffer.finalize(%ref_9) : (!vm.ref<!hal.command_buffer>) -> ()
      %ref_10 = vm.call @hal.fence.create(%ref_5, %zero) : (!vm.ref<!hal.device>, i32) -> !vm.ref<!hal.fence>
      vm.call.variadic @hal.device.queue.execute(%ref_5, %c-1, %null, %ref_10, [%ref_9]) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, !vm.ref<!hal.command_buffer> ...)
      %0 = vm.call.variadic @hal.fence.await(%c-1_4, [%ref_10]) : (i32, !vm.ref<!hal.fence> ...) -> i32
      vm.cond_br %0, ^bb3, ^bb2
    ^bb2:  // pred: ^bb1
      %ref_11 = vm.call.variadic @hal.buffer_view.create(%ref_8, %zero_2, %c36, %c553648160, %c1, [%c3_1, %c3_1]) {nosideeffects} : (!vm.ref<!hal.buffer>, i64, i64, i32, i32, i64 ...) -> !vm.ref<!hal.buffer_view>
      vm.return %ref_11 : !vm.ref<!hal.buffer_view>
    ^bb3:  // pred: ^bb1
      vm.fail %0, "failed to wait on timepoint"
    ^bb4:  // pred: ^bb0
      vm.fail %c2, "device not supported in the compiled configuration"
    }
    vm.export @matmul_static attributes {iree.abi.stub}
  }
}


// -----// IR Dump After mlir::iree_compiler::IREE::VM::ResolveRodataLoadsPass (iree-vm-resolve-rodata-loads) //----- //
vm.module public @module {
  vm.global.i32 private @_device_query_0 : i32
  vm.global.ref private @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
  vm.global.ref private @_executable_matmul_static_dispatch_0 : !vm.ref<!hal.executable>
  vm.rodata private @matmul_static_dispatch_0_cuda_nvptx_fb {alignment = 16 : i64, mime_type = "application/x-flatbuffers"} dense<"0x08000000435544417CF8FFFF10000000480000003C000000500000000100000004000000250000006D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F3378337835000000010000000000000001000000030000000300000001000000200700002F2F0A2F2F2047656E657261746564206279204C4C564D204E56505458204261636B2D456E640A2F2F0A0A2E76657273696F6E20372E300A2E74617267657420736D5F38300A2E616464726573735F73697A652036340A0A092F2F202E676C6F626C096D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378350A0A2E76697369626C65202E656E747279206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F3378337835280A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F302C0A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F312C0A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F320A290A2E6D61786E74696420332C20332C20310A7B0A092E726567202E623332200925723C333E3B0A092E726567202E663332200925663C32323E3B0A092E726567202E62363420092572643C31363E3B0A0A096C642E706172616D2E7536342009257264312C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F305D3B0A096C642E706172616D2E7536342009257264322C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F325D3B0A09637674612E746F2E676C6F62616C2E7536342009257264332C20257264323B0A096C642E706172616D2E7536342009257264342C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F315D3B0A09637674612E746F2E676C6F62616C2E7536342009257264352C20257264343B0A09637674612E746F2E676C6F62616C2E7536342009257264362C20257264313B0A096D6F762E75333220092572312C20257469642E783B0A096376742E7536342E7533322009257264372C202572313B0A096D6F762E75333220092572322C20257469642E793B0A096D756C2E776964652E7533322009257264382C202572322C20333B0A096164642E7336342009257264392C20257264382C20257264373B0A0973686C2E623634200925726431302C20257264392C20323B0A096164642E733634200925726431312C20257264332C2025726431303B0A096C642E676C6F62616C2E66333220092566312C205B25726431315D3B0A096D756C2E776964652E753332200925726431322C202572322C2032303B0A096164642E733634200925726431332C20257264362C2025726431323B0A096C642E676C6F62616C2E6E632E66333220092566322C205B25726431335D3B0A096D756C2E776964652E753332200925726431342C202572312C20343B0A096164642E733634200925726431352C20257264352C2025726431343B0A096C642E676C6F62616C2E6E632E66333220092566332C205B25726431355D3B0A096D756C2E726E2E66333220092566342C202566322C202566333B0A096164642E726E2E66333220092566352C202566312C202566343B0A096C642E676C6F62616C2E6E632E66333220092566362C205B25726431332B345D3B0A096C642E676C6F62616C2E6E632E66333220092566372C205B25726431352B31325D3B0A096D756C2E726E2E66333220092566382C202566362C202566373B0A096164642E726E2E66333220092566392C202566352C202566383B0A096C642E676C6F62616C2E6E632E6633322009256631302C205B25726431332B385D3B0A096C642E676C6F62616C2E6E632E6633322009256631312C205B25726431352B32345D3B0A096D756C2E726E2E6633322009256631322C20256631302C20256631313B0A096164642E726E2E6633322009256631332C202566392C20256631323B0A096C642E676C6F62616C2E6E632E6633322009256631342C205B25726431332B31325D3B0A096C642E676C6F62616C2E6E632E6633322009256631352C205B25726431352B33365D3B0A096D756C2E726E2E6633322009256631362C20256631342C20256631353B0A096164642E726E2E6633322009256631372C20256631332C20256631363B0A0973742E676C6F62616C2E66333220095B25726431315D2C20256631373B0A096C642E676C6F62616C2E6E632E6633322009256631382C205B25726431332B31365D3B0A096C642E676C6F62616C2E6E632E6633322009256631392C205B25726431352B34385D3B0A096D756C2E726E2E6633322009256632302C20256631382C20256631393B0A096164642E726E2E6633322009256632312C20256631372C20256632303B0A0973742E676C6F62616C2E66333220095B25726431315D2C20256632313B0A097265743B0A0A7D0A0C001400040008000C001000"> : vector<1944xi8>
  vm.rodata private @_utf8_hal_executable_format_EAB228F999C2D3A1 {alignment = 1 : i64} "hal.executable.format"
  vm.rodata private @_utf8_cuda_nvptx_fb_B15B42B96FDBACC {alignment = 1 : i64} "cuda-nvptx-fb"
  vm.initializer {
    %null = vm.const.ref.zero : !vm.ref<!hal.executable>
    %null_0 = vm.const.ref.zero : !vm.buffer
    %c2 = vm.const.i32 2
    %c7 = vm.const.i32 7
    %zero = vm.const.i32.zero
    %c1 = vm.const.i32 1
    %ref = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
    %_utf8_hal_executable_format_EAB228F999C2D3A1 = vm.const.ref.rodata @_utf8_hal_executable_format_EAB228F999C2D3A1 : !vm.buffer
    %_utf8_cuda_nvptx_fb_B15B42B96FDBACC = vm.const.ref.rodata @_utf8_cuda_nvptx_fb_B15B42B96FDBACC : !vm.buffer
    %0:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_executable_format_EAB228F999C2D3A1, %_utf8_cuda_nvptx_fb_B15B42B96FDBACC) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
    %1 = vm.trunc.i64.i32 %0#1 : i64 -> i32
    %2 = vm.and.i32 %1, %c1 : i32
    %3 = vm.select.i32 %0#0, %2, %zero : i32
    %ref_1 = vm.call.variadic @hal.descriptor_set_layout.create(%ref, %zero, [(%zero, %c7, %c1), (%c1, %c7, %c1), (%c2, %c7, %zero)]) {nosideeffects} : (!vm.ref<!hal.device>, i32, tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout>
    %ref_2 = vm.call.variadic @hal.pipeline_layout.create(%ref, %zero, [%ref_1]) {nosideeffects} : (!vm.ref<!hal.device>, i32, !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout>
    vm.global.store.i32 %3, @_device_query_0 : i32
    vm.global.store.ref %ref_2, @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    vm.cond_br %3, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    %matmul_static_dispatch_0_cuda_nvptx_fb = vm.const.ref.rodata @matmul_static_dispatch_0_cuda_nvptx_fb : !vm.buffer
    %ref_3 = vm.call.variadic @hal.executable.create(%ref, %_utf8_cuda_nvptx_fb_B15B42B96FDBACC, %matmul_static_dispatch_0_cuda_nvptx_fb, %null_0, [%_pipeline_layout_0]) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer, !vm.buffer, !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable>
    vm.br ^bb3(%ref_3 : !vm.ref<!hal.executable>)
  ^bb2:  // pred: ^bb0
    vm.br ^bb3(%null : !vm.ref<!hal.executable>)
  ^bb3(%4: !vm.ref<!hal.executable>):  // 2 preds: ^bb1, ^bb2
    vm.global.store.ref %4, @_executable_matmul_static_dispatch_0 : !vm.ref<!hal.executable>
    vm.return
  }
  vm.import @hal.ex.shared_device() -> !vm.ref<!hal.device> attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.ex.submit_and_wait(%device : !vm.ref<!hal.device>, %command_buffer : !vm.ref<!hal.command_buffer>) attributes {sym_visibility = "private", vm.yield}
  vm.import @hal.allocator.allocate(%allocator : !vm.ref<!hal.allocator>, %memory_types : i32, %buffer_usage : i32, %allocation_size : i64) -> !vm.ref<!hal.buffer> attributes {sym_visibility = "private"}
  vm.import @hal.allocator.allocate.initialized(%allocator : !vm.ref<!hal.allocator>, %memory_types : i32, %buffer_usage : i32, %source : !vm.buffer, %offset : i64, %length : i64) -> !vm.ref<!hal.buffer> attributes {sym_visibility = "private"}
  vm.import @hal.allocator.map.byte_buffer(%allocator : !vm.ref<!hal.allocator>, %try : i32, %memory_types : i32, %buffer_usage : i32, %source : !vm.buffer, %offset : i64, %length : i64) -> !vm.ref<!hal.buffer> attributes {sym_visibility = "private"}
  vm.import @hal.buffer.assert(%buffer : !vm.ref<!hal.buffer>, %message : !vm.buffer, %allocator : !vm.ref<!hal.allocator>, %minimum_length : i64, %memory_types : i32, %buffer_usage : i32) attributes {sym_visibility = "private"}
  vm.import @hal.buffer.subspan(%source_buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %length : i64) -> !vm.ref<!hal.buffer> attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.buffer.length(%buffer : !vm.ref<!hal.buffer>) -> i64 attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.buffer.load(%source_buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %length : i32) -> i32 attributes {sym_visibility = "private"}
  vm.import @hal.buffer.store(%value : i32, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i32) attributes {sym_visibility = "private"}
  vm.import @hal.buffer_view.create(%buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %source_length : i64, %element_type : i32, %encoding_type : i32, %shape : i64 ...) -> !vm.ref<!hal.buffer_view> attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.buffer_view.assert(%buffer_view : !vm.ref<!hal.buffer_view>, %message : !vm.buffer, %element_type : i32, %encoding_type : i32, %shape : i64 ...) attributes {sym_visibility = "private"}
  vm.import @hal.buffer_view.buffer(%buffer_view : !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer> attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.buffer_view.element_type(%buffer_view : !vm.ref<!hal.buffer_view>) -> i32 attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.buffer_view.encoding_type(%buffer_view : !vm.ref<!hal.buffer_view>) -> i32 attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.buffer_view.rank(%buffer_view : !vm.ref<!hal.buffer_view>) -> i32 attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.buffer_view.dim(%buffer_view : !vm.ref<!hal.buffer_view>, %index : i32) -> i64 attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.buffer_view.trace(%key : !vm.buffer, %operands : !vm.ref<!hal.buffer_view> ...) attributes {sym_visibility = "private"}
  vm.import @hal.channel.create(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %rank : i32, %count : i32) -> !vm.ref<!hal.channel> attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.channel.rank_and_count(%channel : !vm.ref<!hal.channel>) -> (i32, i32) attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.command_buffer.create(%device : !vm.ref<!hal.device>, %modes : i32, %command_categories : i32, %binding_capacity : i32) -> !vm.ref<!hal.command_buffer> attributes {sym_visibility = "private"}
  vm.import @hal.command_buffer.finalize(%command_buffer : !vm.ref<!hal.command_buffer>) attributes {sym_visibility = "private"}
  vm.import @hal.command_buffer.begin_debug_group(%command_buffer : !vm.ref<!hal.command_buffer>, %label : !vm.buffer) attributes {sym_visibility = "private"}
  vm.import @hal.command_buffer.end_debug_group(%command_buffer : !vm.ref<!hal.command_buffer>) attributes {sym_visibility = "private"}
  vm.import @hal.command_buffer.execution_barrier(%command_buffer : !vm.ref<!hal.command_buffer>, %source_stage_mask : i32, %target_stage_mask : i32, %flags : i32) attributes {sym_visibility = "private"}
  vm.import @hal.command_buffer.fill_buffer(%command_buffer : !vm.ref<!hal.command_buffer>, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i64, %pattern : i32, %pattern_length : i32) attributes {sym_visibility = "private"}
  vm.import @hal.command_buffer.copy_buffer(%command_buffer : !vm.ref<!hal.command_buffer>, %source_buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i64) attributes {sym_visibility = "private"}
  vm.import @hal.command_buffer.collective(%command_buffer : !vm.ref<!hal.command_buffer>, %channel : !vm.ref<!hal.channel>, %op : i32, %param : i32, %send_buffer : !vm.ref<!hal.buffer>, %send_offset : i64, %send_length : i64, %recv_buffer : !vm.ref<!hal.buffer>, %recv_offset : i64, %recv_length : i64, %element_count : i64) attributes {sym_visibility = "private"}
  vm.import @hal.command_buffer.push_constants(%command_buffer : !vm.ref<!hal.command_buffer>, %pipeline_layout : !vm.ref<!hal.pipeline_layout>, %offset : i32, %values : i32 ...) attributes {sym_visibility = "private"}
  vm.import @hal.command_buffer.push_descriptor_set(%command_buffer : !vm.ref<!hal.command_buffer>, %pipeline_layout : !vm.ref<!hal.pipeline_layout>, %set : i32, %bindings : tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...) attributes {sym_visibility = "private"}
  vm.import @hal.command_buffer.dispatch(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroup_x : i32, %workgroup_y : i32, %workgroup_z : i32) attributes {sym_visibility = "private"}
  vm.import @hal.command_buffer.dispatch.indirect(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroups_buffer : !vm.ref<!hal.buffer>, %workgroups_offset : i64) attributes {sym_visibility = "private"}
  vm.import @hal.command_buffer.execute.commands(%command_buffer : !vm.ref<!hal.command_buffer>, %commands : !vm.ref<!hal.command_buffer>, %bindings : tuple<!vm.ref<!hal.buffer>, i64, i64> ...) attributes {sym_visibility = "private"}
  vm.import @hal.descriptor_set_layout.create(%device : !vm.ref<!hal.device>, %flags : i32, %bindings : tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout> attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.device.allocator(%device : !vm.ref<!hal.device>) -> !vm.ref<!hal.allocator> attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.device.query.i64(%device : !vm.ref<!hal.device>, %category : !vm.buffer, %key : !vm.buffer) -> (i32, i64) attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.device.queue.alloca(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %pool : i32, %memory_types : i32, %buffer_usage : i32, %allocation_size : i64) -> !vm.ref<!hal.buffer> attributes {sym_visibility = "private"}
  vm.import @hal.device.queue.dealloca(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %buffer : !vm.ref<!hal.buffer>) attributes {sym_visibility = "private"}
  vm.import @hal.device.queue.execute(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %command_buffers : !vm.ref<!hal.command_buffer> ...) attributes {sym_visibility = "private"}
  vm.import @hal.device.queue.flush(%device : !vm.ref<!hal.device>, %queue_affinity : i64) attributes {sym_visibility = "private"}
  vm.import @hal.executable.create(%device : !vm.ref<!hal.device>, %executable_format : !vm.buffer, %executable_data : !vm.buffer, %constants : !vm.buffer, %pipeline_layouts : !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable> attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.fence.create(%device : !vm.ref<!hal.device>, %flags : i32) -> !vm.ref<!hal.fence> attributes {sym_visibility = "private"}
  vm.import @hal.fence.join(%fences : !vm.ref<!hal.fence> ...) -> !vm.ref<!hal.fence> attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.fence.query(%fence : !vm.ref<!hal.fence>) -> i32 attributes {sym_visibility = "private"}
  vm.import @hal.fence.signal(%fence : !vm.ref<!hal.fence>) attributes {sym_visibility = "private"}
  vm.import @hal.fence.fail(%fence : !vm.ref<!hal.fence>, %status : i32) attributes {sym_visibility = "private"}
  vm.import @hal.fence.await(%timeout_millis : i32, %fences : !vm.ref<!hal.fence> ...) -> i32 attributes {sym_visibility = "private", vm.yield}
  vm.import @hal.pipeline_layout.create(%device : !vm.ref<!hal.device>, %push_constants : i32, %set_layouts : !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout> attributes {nosideeffects, sym_visibility = "private"}
  vm.rodata private @_utf8_tensor_3C6209B4FD120BDC {alignment = 1 : i64} "tensor"
  vm.func private @matmul_static(%arg0: !vm.ref<!hal.buffer_view>, %arg1: !vm.ref<!hal.buffer_view>, %arg2: !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer_view> {
    %c2 = vm.const.i32 2
    %null = vm.const.ref.zero : !vm.ref<!hal.fence>
    %c13 = vm.const.i32 13
    %c28 = vm.const.i32 28
    %zero = vm.const.i32.zero
    %c3 = vm.const.i32 3
    %c17 = vm.const.i32 17
    %c3075 = vm.const.i32 3075
    %c16 = vm.const.i32 16
    %c5 = vm.const.i64 5
    %c1 = vm.const.i32 1
    %c553648160 = vm.const.i32 553648160
    %c1_0 = vm.const.i64 1
    %c3_1 = vm.const.i64 3
    %c36 = vm.const.i64 36
    %c60 = vm.const.i64 60
    %zero_2 = vm.const.i64.zero
    %c-1 = vm.const.i64 -1
    %c2_3 = vm.const.i64 2
    %c-1_4 = vm.const.i32 -1
    %_device_query_0 = vm.global.load.i32 @_device_query_0 : i32
    %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    %_executable_matmul_static_dispatch_0 = vm.global.load.ref @_executable_matmul_static_dispatch_0 : !vm.ref<!hal.executable>
    %_utf8_tensor_3C6209B4FD120BDC = vm.const.ref.rodata @_utf8_tensor_3C6209B4FD120BDC : !vm.buffer
    vm.call.variadic @hal.buffer_view.assert(%arg0, %_utf8_tensor_3C6209B4FD120BDC, %c553648160, %c1, [%c3_1, %c5]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
    %ref = vm.call @hal.buffer_view.buffer(%arg0) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
    %ref_5 = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
    %ref_6 = vm.call @hal.device.allocator(%ref_5) {nosideeffects} : (!vm.ref<!hal.device>) -> !vm.ref<!hal.allocator>
    vm.call @hal.buffer.assert(%ref, %_utf8_tensor_3C6209B4FD120BDC, %ref_6, %c60, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
    vm.call.variadic @hal.buffer_view.assert(%arg1, %_utf8_tensor_3C6209B4FD120BDC, %c553648160, %c1, [%c5, %c3_1]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
    %ref_7 = vm.call @hal.buffer_view.buffer(%arg1) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
    vm.call @hal.buffer.assert(%ref_7, %_utf8_tensor_3C6209B4FD120BDC, %ref_6, %c60, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
    vm.call.variadic @hal.buffer_view.assert(%arg2, %_utf8_tensor_3C6209B4FD120BDC, %c553648160, %c1, [%c3_1, %c3_1]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
    %ref_8 = vm.call @hal.buffer_view.buffer(%arg2) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
    vm.call @hal.buffer.assert(%ref_8, %_utf8_tensor_3C6209B4FD120BDC, %ref_6, %c36, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
    %ref_9 = vm.call @hal.command_buffer.create(%ref_5, %c17, %c3, %zero) : (!vm.ref<!hal.device>, i32, i32, i32) -> !vm.ref<!hal.command_buffer>
    vm.cond_br %_device_query_0, ^bb1, ^bb4
  ^bb1:  // pred: ^bb0
    vm.call.variadic @hal.command_buffer.push_descriptor_set(%ref_9, %_pipeline_layout_0, %zero_2, [(%zero_2, %zero, %ref, %zero_2, %c60), (%c1_0, %zero, %ref_7, %zero_2, %c60), (%c2_3, %zero, %ref_8, %zero_2, %c36)]) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.pipeline_layout>, i32, tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
    vm.call @hal.command_buffer.dispatch(%ref_9, %_executable_matmul_static_dispatch_0, %zero, %c1, %c1, %c1) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.executable>, i32, i32, i32, i32) -> ()
    vm.call @hal.command_buffer.execution_barrier(%ref_9, %c28, %c13, %zero) : (!vm.ref<!hal.command_buffer>, i32, i32, i32) -> ()
    vm.call @hal.command_buffer.finalize(%ref_9) : (!vm.ref<!hal.command_buffer>) -> ()
    %ref_10 = vm.call @hal.fence.create(%ref_5, %zero) : (!vm.ref<!hal.device>, i32) -> !vm.ref<!hal.fence>
    vm.call.variadic @hal.device.queue.execute(%ref_5, %c-1, %null, %ref_10, [%ref_9]) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, !vm.ref<!hal.command_buffer> ...)
    %0 = vm.call.variadic @hal.fence.await(%c-1_4, [%ref_10]) : (i32, !vm.ref<!hal.fence> ...) -> i32
    vm.cond_br %0, ^bb3, ^bb2
  ^bb2:  // pred: ^bb1
    %ref_11 = vm.call.variadic @hal.buffer_view.create(%ref_8, %zero_2, %c36, %c553648160, %c1, [%c3_1, %c3_1]) {nosideeffects} : (!vm.ref<!hal.buffer>, i64, i64, i32, i32, i64 ...) -> !vm.ref<!hal.buffer_view>
    vm.return %ref_11 : !vm.ref<!hal.buffer_view>
  ^bb3:  // pred: ^bb1
    vm.fail %0, "failed to wait on timepoint"
  ^bb4:  // pred: ^bb0
    vm.fail %c2, "device not supported in the compiled configuration"
  }
  vm.export @matmul_static attributes {iree.abi.stub}
}

// -----// IR Dump After Canonicalizer (canonicalize) //----- //
vm.initializer {
  %null = vm.const.ref.zero : !vm.ref<!hal.executable>
  %null_0 = vm.const.ref.zero : !vm.buffer
  %c2 = vm.const.i32 2
  %c7 = vm.const.i32 7
  %zero = vm.const.i32.zero
  %c1 = vm.const.i32 1
  %ref = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
  %_utf8_hal_executable_format_EAB228F999C2D3A1 = vm.const.ref.rodata @_utf8_hal_executable_format_EAB228F999C2D3A1 : !vm.buffer
  %_utf8_cuda_nvptx_fb_B15B42B96FDBACC = vm.const.ref.rodata @_utf8_cuda_nvptx_fb_B15B42B96FDBACC : !vm.buffer
  %0:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_executable_format_EAB228F999C2D3A1, %_utf8_cuda_nvptx_fb_B15B42B96FDBACC) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
  %1 = vm.trunc.i64.i32 %0#1 : i64 -> i32
  %2 = vm.and.i32 %1, %c1 : i32
  %3 = vm.select.i32 %0#0, %2, %zero : i32
  %ref_1 = vm.call.variadic @hal.descriptor_set_layout.create(%ref, %zero, [(%zero, %c7, %c1), (%c1, %c7, %c1), (%c2, %c7, %zero)]) {nosideeffects} : (!vm.ref<!hal.device>, i32, tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout>
  %ref_2 = vm.call.variadic @hal.pipeline_layout.create(%ref, %zero, [%ref_1]) {nosideeffects} : (!vm.ref<!hal.device>, i32, !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout>
  vm.global.store.i32 %3, @_device_query_0 : i32
  vm.global.store.ref %ref_2, @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
  vm.cond_br %3, ^bb1, ^bb2
^bb1:  // pred: ^bb0
  %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
  %matmul_static_dispatch_0_cuda_nvptx_fb = vm.const.ref.rodata @matmul_static_dispatch_0_cuda_nvptx_fb : !vm.buffer
  %ref_3 = vm.call.variadic @hal.executable.create(%ref, %_utf8_cuda_nvptx_fb_B15B42B96FDBACC, %matmul_static_dispatch_0_cuda_nvptx_fb, %null_0, [%_pipeline_layout_0]) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer, !vm.buffer, !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable>
  vm.br ^bb3(%ref_3 : !vm.ref<!hal.executable>)
^bb2:  // pred: ^bb0
  vm.br ^bb3(%null : !vm.ref<!hal.executable>)
^bb3(%4: !vm.ref<!hal.executable>):  // 2 preds: ^bb1, ^bb2
  vm.global.store.ref %4, @_executable_matmul_static_dispatch_0 : !vm.ref<!hal.executable>
  vm.return
}

// -----// IR Dump After Canonicalizer (canonicalize) //----- //
vm.func private @matmul_static(%arg0: !vm.ref<!hal.buffer_view>, %arg1: !vm.ref<!hal.buffer_view>, %arg2: !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer_view> {
  %c2 = vm.const.i32 2
  %null = vm.const.ref.zero : !vm.ref<!hal.fence>
  %c13 = vm.const.i32 13
  %c28 = vm.const.i32 28
  %zero = vm.const.i32.zero
  %c3 = vm.const.i32 3
  %c17 = vm.const.i32 17
  %c3075 = vm.const.i32 3075
  %c16 = vm.const.i32 16
  %c5 = vm.const.i64 5
  %c1 = vm.const.i32 1
  %c553648160 = vm.const.i32 553648160
  %c1_0 = vm.const.i64 1
  %c3_1 = vm.const.i64 3
  %c36 = vm.const.i64 36
  %c60 = vm.const.i64 60
  %zero_2 = vm.const.i64.zero
  %c-1 = vm.const.i64 -1
  %c2_3 = vm.const.i64 2
  %c-1_4 = vm.const.i32 -1
  %_device_query_0 = vm.global.load.i32 @_device_query_0 : i32
  %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
  %_executable_matmul_static_dispatch_0 = vm.global.load.ref @_executable_matmul_static_dispatch_0 : !vm.ref<!hal.executable>
  %_utf8_tensor_3C6209B4FD120BDC = vm.const.ref.rodata @_utf8_tensor_3C6209B4FD120BDC : !vm.buffer
  vm.call.variadic @hal.buffer_view.assert(%arg0, %_utf8_tensor_3C6209B4FD120BDC, %c553648160, %c1, [%c3_1, %c5]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
  %ref = vm.call @hal.buffer_view.buffer(%arg0) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
  %ref_5 = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
  %ref_6 = vm.call @hal.device.allocator(%ref_5) {nosideeffects} : (!vm.ref<!hal.device>) -> !vm.ref<!hal.allocator>
  vm.call @hal.buffer.assert(%ref, %_utf8_tensor_3C6209B4FD120BDC, %ref_6, %c60, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
  vm.call.variadic @hal.buffer_view.assert(%arg1, %_utf8_tensor_3C6209B4FD120BDC, %c553648160, %c1, [%c5, %c3_1]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
  %ref_7 = vm.call @hal.buffer_view.buffer(%arg1) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
  vm.call @hal.buffer.assert(%ref_7, %_utf8_tensor_3C6209B4FD120BDC, %ref_6, %c60, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
  vm.call.variadic @hal.buffer_view.assert(%arg2, %_utf8_tensor_3C6209B4FD120BDC, %c553648160, %c1, [%c3_1, %c3_1]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
  %ref_8 = vm.call @hal.buffer_view.buffer(%arg2) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
  vm.call @hal.buffer.assert(%ref_8, %_utf8_tensor_3C6209B4FD120BDC, %ref_6, %c36, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
  %ref_9 = vm.call @hal.command_buffer.create(%ref_5, %c17, %c3, %zero) : (!vm.ref<!hal.device>, i32, i32, i32) -> !vm.ref<!hal.command_buffer>
  vm.cond_br %_device_query_0, ^bb1, ^bb4
^bb1:  // pred: ^bb0
  vm.call.variadic @hal.command_buffer.push_descriptor_set(%ref_9, %_pipeline_layout_0, %zero_2, [(%zero_2, %zero, %ref, %zero_2, %c60), (%c1_0, %zero, %ref_7, %zero_2, %c60), (%c2_3, %zero, %ref_8, %zero_2, %c36)]) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.pipeline_layout>, i32, tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
  vm.call @hal.command_buffer.dispatch(%ref_9, %_executable_matmul_static_dispatch_0, %zero, %c1, %c1, %c1) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.executable>, i32, i32, i32, i32) -> ()
  vm.call @hal.command_buffer.execution_barrier(%ref_9, %c28, %c13, %zero) : (!vm.ref<!hal.command_buffer>, i32, i32, i32) -> ()
  vm.call @hal.command_buffer.finalize(%ref_9) : (!vm.ref<!hal.command_buffer>) -> ()
  %ref_10 = vm.call @hal.fence.create(%ref_5, %zero) : (!vm.ref<!hal.device>, i32) -> !vm.ref<!hal.fence>
  vm.call.variadic @hal.device.queue.execute(%ref_5, %c-1, %null, %ref_10, [%ref_9]) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, !vm.ref<!hal.command_buffer> ...)
  %0 = vm.call.variadic @hal.fence.await(%c-1_4, [%ref_10]) : (i32, !vm.ref<!hal.fence> ...) -> i32
  vm.cond_br %0, ^bb3, ^bb2
^bb2:  // pred: ^bb1
  %ref_11 = vm.call.variadic @hal.buffer_view.create(%ref_8, %zero_2, %c36, %c553648160, %c1, [%c3_1, %c3_1]) {nosideeffects} : (!vm.ref<!hal.buffer>, i64, i64, i32, i32, i64 ...) -> !vm.ref<!hal.buffer_view>
  vm.return %ref_11 : !vm.ref<!hal.buffer_view>
^bb3:  // pred: ^bb1
  vm.fail %0, "failed to wait on timepoint"
^bb4:  // pred: ^bb0
  vm.fail %c2, "device not supported in the compiled configuration"
}

// -----// IR Dump After Inliner (inline) //----- //
#executable_target_cuda_nvptx_fb = #hal.executable.target<"cuda", "cuda-nvptx-fb", {target_arch = "sm_80"}>
#device_target_cuda = #hal.device.target<"cuda", {executable_targets = [#executable_target_cuda_nvptx_fb], legacy_sync}>
module attributes {hal.device.targets = [#device_target_cuda], vm.toplevel} {
  vm.module public @module {
    vm.global.i32 private @_device_query_0 : i32
    vm.global.ref private @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    vm.global.ref private @_executable_matmul_static_dispatch_0 : !vm.ref<!hal.executable>
    vm.rodata private @matmul_static_dispatch_0_cuda_nvptx_fb {alignment = 16 : i64, mime_type = "application/x-flatbuffers"} dense<"0x08000000435544417CF8FFFF10000000480000003C000000500000000100000004000000250000006D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F3378337835000000010000000000000001000000030000000300000001000000200700002F2F0A2F2F2047656E657261746564206279204C4C564D204E56505458204261636B2D456E640A2F2F0A0A2E76657273696F6E20372E300A2E74617267657420736D5F38300A2E616464726573735F73697A652036340A0A092F2F202E676C6F626C096D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378350A0A2E76697369626C65202E656E747279206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F3378337835280A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F302C0A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F312C0A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F320A290A2E6D61786E74696420332C20332C20310A7B0A092E726567202E623332200925723C333E3B0A092E726567202E663332200925663C32323E3B0A092E726567202E62363420092572643C31363E3B0A0A096C642E706172616D2E7536342009257264312C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F305D3B0A096C642E706172616D2E7536342009257264322C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F325D3B0A09637674612E746F2E676C6F62616C2E7536342009257264332C20257264323B0A096C642E706172616D2E7536342009257264342C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F315D3B0A09637674612E746F2E676C6F62616C2E7536342009257264352C20257264343B0A09637674612E746F2E676C6F62616C2E7536342009257264362C20257264313B0A096D6F762E75333220092572312C20257469642E783B0A096376742E7536342E7533322009257264372C202572313B0A096D6F762E75333220092572322C20257469642E793B0A096D756C2E776964652E7533322009257264382C202572322C20333B0A096164642E7336342009257264392C20257264382C20257264373B0A0973686C2E623634200925726431302C20257264392C20323B0A096164642E733634200925726431312C20257264332C2025726431303B0A096C642E676C6F62616C2E66333220092566312C205B25726431315D3B0A096D756C2E776964652E753332200925726431322C202572322C2032303B0A096164642E733634200925726431332C20257264362C2025726431323B0A096C642E676C6F62616C2E6E632E66333220092566322C205B25726431335D3B0A096D756C2E776964652E753332200925726431342C202572312C20343B0A096164642E733634200925726431352C20257264352C2025726431343B0A096C642E676C6F62616C2E6E632E66333220092566332C205B25726431355D3B0A096D756C2E726E2E66333220092566342C202566322C202566333B0A096164642E726E2E66333220092566352C202566312C202566343B0A096C642E676C6F62616C2E6E632E66333220092566362C205B25726431332B345D3B0A096C642E676C6F62616C2E6E632E66333220092566372C205B25726431352B31325D3B0A096D756C2E726E2E66333220092566382C202566362C202566373B0A096164642E726E2E66333220092566392C202566352C202566383B0A096C642E676C6F62616C2E6E632E6633322009256631302C205B25726431332B385D3B0A096C642E676C6F62616C2E6E632E6633322009256631312C205B25726431352B32345D3B0A096D756C2E726E2E6633322009256631322C20256631302C20256631313B0A096164642E726E2E6633322009256631332C202566392C20256631323B0A096C642E676C6F62616C2E6E632E6633322009256631342C205B25726431332B31325D3B0A096C642E676C6F62616C2E6E632E6633322009256631352C205B25726431352B33365D3B0A096D756C2E726E2E6633322009256631362C20256631342C20256631353B0A096164642E726E2E6633322009256631372C20256631332C20256631363B0A0973742E676C6F62616C2E66333220095B25726431315D2C20256631373B0A096C642E676C6F62616C2E6E632E6633322009256631382C205B25726431332B31365D3B0A096C642E676C6F62616C2E6E632E6633322009256631392C205B25726431352B34385D3B0A096D756C2E726E2E6633322009256632302C20256631382C20256631393B0A096164642E726E2E6633322009256632312C20256631372C20256632303B0A0973742E676C6F62616C2E66333220095B25726431315D2C20256632313B0A097265743B0A0A7D0A0C001400040008000C001000"> : vector<1944xi8>
    vm.rodata private @_utf8_hal_executable_format_EAB228F999C2D3A1 {alignment = 1 : i64} "hal.executable.format"
    vm.rodata private @_utf8_cuda_nvptx_fb_B15B42B96FDBACC {alignment = 1 : i64} "cuda-nvptx-fb"
    vm.initializer {
      %null = vm.const.ref.zero : !vm.ref<!hal.executable>
      %null_0 = vm.const.ref.zero : !vm.buffer
      %c2 = vm.const.i32 2
      %c7 = vm.const.i32 7
      %zero = vm.const.i32.zero
      %c1 = vm.const.i32 1
      %ref = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
      %_utf8_hal_executable_format_EAB228F999C2D3A1 = vm.const.ref.rodata @_utf8_hal_executable_format_EAB228F999C2D3A1 : !vm.buffer
      %_utf8_cuda_nvptx_fb_B15B42B96FDBACC = vm.const.ref.rodata @_utf8_cuda_nvptx_fb_B15B42B96FDBACC : !vm.buffer
      %0:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_executable_format_EAB228F999C2D3A1, %_utf8_cuda_nvptx_fb_B15B42B96FDBACC) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
      %1 = vm.trunc.i64.i32 %0#1 : i64 -> i32
      %2 = vm.and.i32 %1, %c1 : i32
      %3 = vm.select.i32 %0#0, %2, %zero : i32
      %ref_1 = vm.call.variadic @hal.descriptor_set_layout.create(%ref, %zero, [(%zero, %c7, %c1), (%c1, %c7, %c1), (%c2, %c7, %zero)]) {nosideeffects} : (!vm.ref<!hal.device>, i32, tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout>
      %ref_2 = vm.call.variadic @hal.pipeline_layout.create(%ref, %zero, [%ref_1]) {nosideeffects} : (!vm.ref<!hal.device>, i32, !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout>
      vm.global.store.i32 %3, @_device_query_0 : i32
      vm.global.store.ref %ref_2, @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      vm.cond_br %3, ^bb1, ^bb2
    ^bb1:  // pred: ^bb0
      %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      %matmul_static_dispatch_0_cuda_nvptx_fb = vm.const.ref.rodata @matmul_static_dispatch_0_cuda_nvptx_fb : !vm.buffer
      %ref_3 = vm.call.variadic @hal.executable.create(%ref, %_utf8_cuda_nvptx_fb_B15B42B96FDBACC, %matmul_static_dispatch_0_cuda_nvptx_fb, %null_0, [%_pipeline_layout_0]) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer, !vm.buffer, !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable>
      vm.br ^bb3(%ref_3 : !vm.ref<!hal.executable>)
    ^bb2:  // pred: ^bb0
      vm.br ^bb3(%null : !vm.ref<!hal.executable>)
    ^bb3(%4: !vm.ref<!hal.executable>):  // 2 preds: ^bb1, ^bb2
      vm.global.store.ref %4, @_executable_matmul_static_dispatch_0 : !vm.ref<!hal.executable>
      vm.return
    }
    vm.import @hal.ex.shared_device() -> !vm.ref<!hal.device> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.ex.submit_and_wait(%device : !vm.ref<!hal.device>, %command_buffer : !vm.ref<!hal.command_buffer>) attributes {sym_visibility = "private", vm.yield}
    vm.import @hal.allocator.allocate(%allocator : !vm.ref<!hal.allocator>, %memory_types : i32, %buffer_usage : i32, %allocation_size : i64) -> !vm.ref<!hal.buffer> attributes {sym_visibility = "private"}
    vm.import @hal.allocator.allocate.initialized(%allocator : !vm.ref<!hal.allocator>, %memory_types : i32, %buffer_usage : i32, %source : !vm.buffer, %offset : i64, %length : i64) -> !vm.ref<!hal.buffer> attributes {sym_visibility = "private"}
    vm.import @hal.allocator.map.byte_buffer(%allocator : !vm.ref<!hal.allocator>, %try : i32, %memory_types : i32, %buffer_usage : i32, %source : !vm.buffer, %offset : i64, %length : i64) -> !vm.ref<!hal.buffer> attributes {sym_visibility = "private"}
    vm.import @hal.buffer.assert(%buffer : !vm.ref<!hal.buffer>, %message : !vm.buffer, %allocator : !vm.ref<!hal.allocator>, %minimum_length : i64, %memory_types : i32, %buffer_usage : i32) attributes {sym_visibility = "private"}
    vm.import @hal.buffer.subspan(%source_buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %length : i64) -> !vm.ref<!hal.buffer> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.buffer.length(%buffer : !vm.ref<!hal.buffer>) -> i64 attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.buffer.load(%source_buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %length : i32) -> i32 attributes {sym_visibility = "private"}
    vm.import @hal.buffer.store(%value : i32, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i32) attributes {sym_visibility = "private"}
    vm.import @hal.buffer_view.create(%buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %source_length : i64, %element_type : i32, %encoding_type : i32, %shape : i64 ...) -> !vm.ref<!hal.buffer_view> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.buffer_view.assert(%buffer_view : !vm.ref<!hal.buffer_view>, %message : !vm.buffer, %element_type : i32, %encoding_type : i32, %shape : i64 ...) attributes {sym_visibility = "private"}
    vm.import @hal.buffer_view.buffer(%buffer_view : !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.buffer_view.element_type(%buffer_view : !vm.ref<!hal.buffer_view>) -> i32 attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.buffer_view.encoding_type(%buffer_view : !vm.ref<!hal.buffer_view>) -> i32 attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.buffer_view.rank(%buffer_view : !vm.ref<!hal.buffer_view>) -> i32 attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.buffer_view.dim(%buffer_view : !vm.ref<!hal.buffer_view>, %index : i32) -> i64 attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.buffer_view.trace(%key : !vm.buffer, %operands : !vm.ref<!hal.buffer_view> ...) attributes {sym_visibility = "private"}
    vm.import @hal.channel.create(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %rank : i32, %count : i32) -> !vm.ref<!hal.channel> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.channel.rank_and_count(%channel : !vm.ref<!hal.channel>) -> (i32, i32) attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.command_buffer.create(%device : !vm.ref<!hal.device>, %modes : i32, %command_categories : i32, %binding_capacity : i32) -> !vm.ref<!hal.command_buffer> attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.finalize(%command_buffer : !vm.ref<!hal.command_buffer>) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.begin_debug_group(%command_buffer : !vm.ref<!hal.command_buffer>, %label : !vm.buffer) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.end_debug_group(%command_buffer : !vm.ref<!hal.command_buffer>) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.execution_barrier(%command_buffer : !vm.ref<!hal.command_buffer>, %source_stage_mask : i32, %target_stage_mask : i32, %flags : i32) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.fill_buffer(%command_buffer : !vm.ref<!hal.command_buffer>, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i64, %pattern : i32, %pattern_length : i32) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.copy_buffer(%command_buffer : !vm.ref<!hal.command_buffer>, %source_buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i64) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.collective(%command_buffer : !vm.ref<!hal.command_buffer>, %channel : !vm.ref<!hal.channel>, %op : i32, %param : i32, %send_buffer : !vm.ref<!hal.buffer>, %send_offset : i64, %send_length : i64, %recv_buffer : !vm.ref<!hal.buffer>, %recv_offset : i64, %recv_length : i64, %element_count : i64) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.push_constants(%command_buffer : !vm.ref<!hal.command_buffer>, %pipeline_layout : !vm.ref<!hal.pipeline_layout>, %offset : i32, %values : i32 ...) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.push_descriptor_set(%command_buffer : !vm.ref<!hal.command_buffer>, %pipeline_layout : !vm.ref<!hal.pipeline_layout>, %set : i32, %bindings : tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.dispatch(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroup_x : i32, %workgroup_y : i32, %workgroup_z : i32) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.dispatch.indirect(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroups_buffer : !vm.ref<!hal.buffer>, %workgroups_offset : i64) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.execute.commands(%command_buffer : !vm.ref<!hal.command_buffer>, %commands : !vm.ref<!hal.command_buffer>, %bindings : tuple<!vm.ref<!hal.buffer>, i64, i64> ...) attributes {sym_visibility = "private"}
    vm.import @hal.descriptor_set_layout.create(%device : !vm.ref<!hal.device>, %flags : i32, %bindings : tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.device.allocator(%device : !vm.ref<!hal.device>) -> !vm.ref<!hal.allocator> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.device.query.i64(%device : !vm.ref<!hal.device>, %category : !vm.buffer, %key : !vm.buffer) -> (i32, i64) attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.device.queue.alloca(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %pool : i32, %memory_types : i32, %buffer_usage : i32, %allocation_size : i64) -> !vm.ref<!hal.buffer> attributes {sym_visibility = "private"}
    vm.import @hal.device.queue.dealloca(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %buffer : !vm.ref<!hal.buffer>) attributes {sym_visibility = "private"}
    vm.import @hal.device.queue.execute(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %command_buffers : !vm.ref<!hal.command_buffer> ...) attributes {sym_visibility = "private"}
    vm.import @hal.device.queue.flush(%device : !vm.ref<!hal.device>, %queue_affinity : i64) attributes {sym_visibility = "private"}
    vm.import @hal.executable.create(%device : !vm.ref<!hal.device>, %executable_format : !vm.buffer, %executable_data : !vm.buffer, %constants : !vm.buffer, %pipeline_layouts : !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.fence.create(%device : !vm.ref<!hal.device>, %flags : i32) -> !vm.ref<!hal.fence> attributes {sym_visibility = "private"}
    vm.import @hal.fence.join(%fences : !vm.ref<!hal.fence> ...) -> !vm.ref<!hal.fence> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.fence.query(%fence : !vm.ref<!hal.fence>) -> i32 attributes {sym_visibility = "private"}
    vm.import @hal.fence.signal(%fence : !vm.ref<!hal.fence>) attributes {sym_visibility = "private"}
    vm.import @hal.fence.fail(%fence : !vm.ref<!hal.fence>, %status : i32) attributes {sym_visibility = "private"}
    vm.import @hal.fence.await(%timeout_millis : i32, %fences : !vm.ref<!hal.fence> ...) -> i32 attributes {sym_visibility = "private", vm.yield}
    vm.import @hal.pipeline_layout.create(%device : !vm.ref<!hal.device>, %push_constants : i32, %set_layouts : !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout> attributes {nosideeffects, sym_visibility = "private"}
    vm.rodata private @_utf8_tensor_3C6209B4FD120BDC {alignment = 1 : i64} "tensor"
    vm.func private @matmul_static(%arg0: !vm.ref<!hal.buffer_view>, %arg1: !vm.ref<!hal.buffer_view>, %arg2: !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer_view> {
      %c2 = vm.const.i32 2
      %null = vm.const.ref.zero : !vm.ref<!hal.fence>
      %c13 = vm.const.i32 13
      %c28 = vm.const.i32 28
      %zero = vm.const.i32.zero
      %c3 = vm.const.i32 3
      %c17 = vm.const.i32 17
      %c3075 = vm.const.i32 3075
      %c16 = vm.const.i32 16
      %c5 = vm.const.i64 5
      %c1 = vm.const.i32 1
      %c553648160 = vm.const.i32 553648160
      %c1_0 = vm.const.i64 1
      %c3_1 = vm.const.i64 3
      %c36 = vm.const.i64 36
      %c60 = vm.const.i64 60
      %zero_2 = vm.const.i64.zero
      %c-1 = vm.const.i64 -1
      %c2_3 = vm.const.i64 2
      %c-1_4 = vm.const.i32 -1
      %_device_query_0 = vm.global.load.i32 @_device_query_0 : i32
      %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      %_executable_matmul_static_dispatch_0 = vm.global.load.ref @_executable_matmul_static_dispatch_0 : !vm.ref<!hal.executable>
      %_utf8_tensor_3C6209B4FD120BDC = vm.const.ref.rodata @_utf8_tensor_3C6209B4FD120BDC : !vm.buffer
      vm.call.variadic @hal.buffer_view.assert(%arg0, %_utf8_tensor_3C6209B4FD120BDC, %c553648160, %c1, [%c3_1, %c5]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref = vm.call @hal.buffer_view.buffer(%arg0) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      %ref_5 = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
      %ref_6 = vm.call @hal.device.allocator(%ref_5) {nosideeffects} : (!vm.ref<!hal.device>) -> !vm.ref<!hal.allocator>
      vm.call @hal.buffer.assert(%ref, %_utf8_tensor_3C6209B4FD120BDC, %ref_6, %c60, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      vm.call.variadic @hal.buffer_view.assert(%arg1, %_utf8_tensor_3C6209B4FD120BDC, %c553648160, %c1, [%c5, %c3_1]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref_7 = vm.call @hal.buffer_view.buffer(%arg1) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      vm.call @hal.buffer.assert(%ref_7, %_utf8_tensor_3C6209B4FD120BDC, %ref_6, %c60, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      vm.call.variadic @hal.buffer_view.assert(%arg2, %_utf8_tensor_3C6209B4FD120BDC, %c553648160, %c1, [%c3_1, %c3_1]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref_8 = vm.call @hal.buffer_view.buffer(%arg2) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      vm.call @hal.buffer.assert(%ref_8, %_utf8_tensor_3C6209B4FD120BDC, %ref_6, %c36, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      %ref_9 = vm.call @hal.command_buffer.create(%ref_5, %c17, %c3, %zero) : (!vm.ref<!hal.device>, i32, i32, i32) -> !vm.ref<!hal.command_buffer>
      vm.cond_br %_device_query_0, ^bb1, ^bb4
    ^bb1:  // pred: ^bb0
      vm.call.variadic @hal.command_buffer.push_descriptor_set(%ref_9, %_pipeline_layout_0, %zero_2, [(%zero_2, %zero, %ref, %zero_2, %c60), (%c1_0, %zero, %ref_7, %zero_2, %c60), (%c2_3, %zero, %ref_8, %zero_2, %c36)]) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.pipeline_layout>, i32, tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
      vm.call @hal.command_buffer.dispatch(%ref_9, %_executable_matmul_static_dispatch_0, %zero, %c1, %c1, %c1) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.executable>, i32, i32, i32, i32) -> ()
      vm.call @hal.command_buffer.execution_barrier(%ref_9, %c28, %c13, %zero) : (!vm.ref<!hal.command_buffer>, i32, i32, i32) -> ()
      vm.call @hal.command_buffer.finalize(%ref_9) : (!vm.ref<!hal.command_buffer>) -> ()
      %ref_10 = vm.call @hal.fence.create(%ref_5, %zero) : (!vm.ref<!hal.device>, i32) -> !vm.ref<!hal.fence>
      vm.call.variadic @hal.device.queue.execute(%ref_5, %c-1, %null, %ref_10, [%ref_9]) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, !vm.ref<!hal.command_buffer> ...)
      %0 = vm.call.variadic @hal.fence.await(%c-1_4, [%ref_10]) : (i32, !vm.ref<!hal.fence> ...) -> i32
      vm.cond_br %0, ^bb3, ^bb2
    ^bb2:  // pred: ^bb1
      %ref_11 = vm.call.variadic @hal.buffer_view.create(%ref_8, %zero_2, %c36, %c553648160, %c1, [%c3_1, %c3_1]) {nosideeffects} : (!vm.ref<!hal.buffer>, i64, i64, i32, i32, i64 ...) -> !vm.ref<!hal.buffer_view>
      vm.return %ref_11 : !vm.ref<!hal.buffer_view>
    ^bb3:  // pred: ^bb1
      vm.fail %0, "failed to wait on timepoint"
    ^bb4:  // pred: ^bb0
      vm.fail %c2, "device not supported in the compiled configuration"
    }
    vm.export @matmul_static attributes {iree.abi.stub}
  }
}


// -----// IR Dump After SymbolDCE (symbol-dce) //----- //
#executable_target_cuda_nvptx_fb = #hal.executable.target<"cuda", "cuda-nvptx-fb", {target_arch = "sm_80"}>
#device_target_cuda = #hal.device.target<"cuda", {executable_targets = [#executable_target_cuda_nvptx_fb], legacy_sync}>
module attributes {hal.device.targets = [#device_target_cuda], vm.toplevel} {
  vm.module public @module {
    vm.global.i32 private @_device_query_0 : i32
    vm.global.ref private @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    vm.global.ref private @_executable_matmul_static_dispatch_0 : !vm.ref<!hal.executable>
    vm.rodata private @matmul_static_dispatch_0_cuda_nvptx_fb {alignment = 16 : i64, mime_type = "application/x-flatbuffers"} dense<"0x08000000435544417CF8FFFF10000000480000003C000000500000000100000004000000250000006D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F3378337835000000010000000000000001000000030000000300000001000000200700002F2F0A2F2F2047656E657261746564206279204C4C564D204E56505458204261636B2D456E640A2F2F0A0A2E76657273696F6E20372E300A2E74617267657420736D5F38300A2E616464726573735F73697A652036340A0A092F2F202E676C6F626C096D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378350A0A2E76697369626C65202E656E747279206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F3378337835280A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F302C0A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F312C0A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F320A290A2E6D61786E74696420332C20332C20310A7B0A092E726567202E623332200925723C333E3B0A092E726567202E663332200925663C32323E3B0A092E726567202E62363420092572643C31363E3B0A0A096C642E706172616D2E7536342009257264312C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F305D3B0A096C642E706172616D2E7536342009257264322C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F325D3B0A09637674612E746F2E676C6F62616C2E7536342009257264332C20257264323B0A096C642E706172616D2E7536342009257264342C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F315D3B0A09637674612E746F2E676C6F62616C2E7536342009257264352C20257264343B0A09637674612E746F2E676C6F62616C2E7536342009257264362C20257264313B0A096D6F762E75333220092572312C20257469642E783B0A096376742E7536342E7533322009257264372C202572313B0A096D6F762E75333220092572322C20257469642E793B0A096D756C2E776964652E7533322009257264382C202572322C20333B0A096164642E7336342009257264392C20257264382C20257264373B0A0973686C2E623634200925726431302C20257264392C20323B0A096164642E733634200925726431312C20257264332C2025726431303B0A096C642E676C6F62616C2E66333220092566312C205B25726431315D3B0A096D756C2E776964652E753332200925726431322C202572322C2032303B0A096164642E733634200925726431332C20257264362C2025726431323B0A096C642E676C6F62616C2E6E632E66333220092566322C205B25726431335D3B0A096D756C2E776964652E753332200925726431342C202572312C20343B0A096164642E733634200925726431352C20257264352C2025726431343B0A096C642E676C6F62616C2E6E632E66333220092566332C205B25726431355D3B0A096D756C2E726E2E66333220092566342C202566322C202566333B0A096164642E726E2E66333220092566352C202566312C202566343B0A096C642E676C6F62616C2E6E632E66333220092566362C205B25726431332B345D3B0A096C642E676C6F62616C2E6E632E66333220092566372C205B25726431352B31325D3B0A096D756C2E726E2E66333220092566382C202566362C202566373B0A096164642E726E2E66333220092566392C202566352C202566383B0A096C642E676C6F62616C2E6E632E6633322009256631302C205B25726431332B385D3B0A096C642E676C6F62616C2E6E632E6633322009256631312C205B25726431352B32345D3B0A096D756C2E726E2E6633322009256631322C20256631302C20256631313B0A096164642E726E2E6633322009256631332C202566392C20256631323B0A096C642E676C6F62616C2E6E632E6633322009256631342C205B25726431332B31325D3B0A096C642E676C6F62616C2E6E632E6633322009256631352C205B25726431352B33365D3B0A096D756C2E726E2E6633322009256631362C20256631342C20256631353B0A096164642E726E2E6633322009256631372C20256631332C20256631363B0A0973742E676C6F62616C2E66333220095B25726431315D2C20256631373B0A096C642E676C6F62616C2E6E632E6633322009256631382C205B25726431332B31365D3B0A096C642E676C6F62616C2E6E632E6633322009256631392C205B25726431352B34385D3B0A096D756C2E726E2E6633322009256632302C20256631382C20256631393B0A096164642E726E2E6633322009256632312C20256631372C20256632303B0A0973742E676C6F62616C2E66333220095B25726431315D2C20256632313B0A097265743B0A0A7D0A0C001400040008000C001000"> : vector<1944xi8>
    vm.rodata private @_utf8_hal_executable_format_EAB228F999C2D3A1 {alignment = 1 : i64} "hal.executable.format"
    vm.rodata private @_utf8_cuda_nvptx_fb_B15B42B96FDBACC {alignment = 1 : i64} "cuda-nvptx-fb"
    vm.initializer {
      %null = vm.const.ref.zero : !vm.ref<!hal.executable>
      %null_0 = vm.const.ref.zero : !vm.buffer
      %c2 = vm.const.i32 2
      %c7 = vm.const.i32 7
      %zero = vm.const.i32.zero
      %c1 = vm.const.i32 1
      %ref = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
      %_utf8_hal_executable_format_EAB228F999C2D3A1 = vm.const.ref.rodata @_utf8_hal_executable_format_EAB228F999C2D3A1 : !vm.buffer
      %_utf8_cuda_nvptx_fb_B15B42B96FDBACC = vm.const.ref.rodata @_utf8_cuda_nvptx_fb_B15B42B96FDBACC : !vm.buffer
      %0:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_executable_format_EAB228F999C2D3A1, %_utf8_cuda_nvptx_fb_B15B42B96FDBACC) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
      %1 = vm.trunc.i64.i32 %0#1 : i64 -> i32
      %2 = vm.and.i32 %1, %c1 : i32
      %3 = vm.select.i32 %0#0, %2, %zero : i32
      %ref_1 = vm.call.variadic @hal.descriptor_set_layout.create(%ref, %zero, [(%zero, %c7, %c1), (%c1, %c7, %c1), (%c2, %c7, %zero)]) {nosideeffects} : (!vm.ref<!hal.device>, i32, tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout>
      %ref_2 = vm.call.variadic @hal.pipeline_layout.create(%ref, %zero, [%ref_1]) {nosideeffects} : (!vm.ref<!hal.device>, i32, !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout>
      vm.global.store.i32 %3, @_device_query_0 : i32
      vm.global.store.ref %ref_2, @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      vm.cond_br %3, ^bb1, ^bb2
    ^bb1:  // pred: ^bb0
      %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      %matmul_static_dispatch_0_cuda_nvptx_fb = vm.const.ref.rodata @matmul_static_dispatch_0_cuda_nvptx_fb : !vm.buffer
      %ref_3 = vm.call.variadic @hal.executable.create(%ref, %_utf8_cuda_nvptx_fb_B15B42B96FDBACC, %matmul_static_dispatch_0_cuda_nvptx_fb, %null_0, [%_pipeline_layout_0]) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer, !vm.buffer, !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable>
      vm.br ^bb3(%ref_3 : !vm.ref<!hal.executable>)
    ^bb2:  // pred: ^bb0
      vm.br ^bb3(%null : !vm.ref<!hal.executable>)
    ^bb3(%4: !vm.ref<!hal.executable>):  // 2 preds: ^bb1, ^bb2
      vm.global.store.ref %4, @_executable_matmul_static_dispatch_0 : !vm.ref<!hal.executable>
      vm.return
    }
    vm.import @hal.ex.shared_device() -> !vm.ref<!hal.device> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.buffer.assert(%buffer : !vm.ref<!hal.buffer>, %message : !vm.buffer, %allocator : !vm.ref<!hal.allocator>, %minimum_length : i64, %memory_types : i32, %buffer_usage : i32) attributes {sym_visibility = "private"}
    vm.import @hal.buffer_view.create(%buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %source_length : i64, %element_type : i32, %encoding_type : i32, %shape : i64 ...) -> !vm.ref<!hal.buffer_view> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.buffer_view.assert(%buffer_view : !vm.ref<!hal.buffer_view>, %message : !vm.buffer, %element_type : i32, %encoding_type : i32, %shape : i64 ...) attributes {sym_visibility = "private"}
    vm.import @hal.buffer_view.buffer(%buffer_view : !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.command_buffer.create(%device : !vm.ref<!hal.device>, %modes : i32, %command_categories : i32, %binding_capacity : i32) -> !vm.ref<!hal.command_buffer> attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.finalize(%command_buffer : !vm.ref<!hal.command_buffer>) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.execution_barrier(%command_buffer : !vm.ref<!hal.command_buffer>, %source_stage_mask : i32, %target_stage_mask : i32, %flags : i32) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.push_descriptor_set(%command_buffer : !vm.ref<!hal.command_buffer>, %pipeline_layout : !vm.ref<!hal.pipeline_layout>, %set : i32, %bindings : tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.dispatch(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroup_x : i32, %workgroup_y : i32, %workgroup_z : i32) attributes {sym_visibility = "private"}
    vm.import @hal.descriptor_set_layout.create(%device : !vm.ref<!hal.device>, %flags : i32, %bindings : tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.device.allocator(%device : !vm.ref<!hal.device>) -> !vm.ref<!hal.allocator> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.device.query.i64(%device : !vm.ref<!hal.device>, %category : !vm.buffer, %key : !vm.buffer) -> (i32, i64) attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.device.queue.execute(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %command_buffers : !vm.ref<!hal.command_buffer> ...) attributes {sym_visibility = "private"}
    vm.import @hal.executable.create(%device : !vm.ref<!hal.device>, %executable_format : !vm.buffer, %executable_data : !vm.buffer, %constants : !vm.buffer, %pipeline_layouts : !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.fence.create(%device : !vm.ref<!hal.device>, %flags : i32) -> !vm.ref<!hal.fence> attributes {sym_visibility = "private"}
    vm.import @hal.fence.await(%timeout_millis : i32, %fences : !vm.ref<!hal.fence> ...) -> i32 attributes {sym_visibility = "private", vm.yield}
    vm.import @hal.pipeline_layout.create(%device : !vm.ref<!hal.device>, %push_constants : i32, %set_layouts : !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout> attributes {nosideeffects, sym_visibility = "private"}
    vm.rodata private @_utf8_tensor_3C6209B4FD120BDC {alignment = 1 : i64} "tensor"
    vm.func private @matmul_static(%arg0: !vm.ref<!hal.buffer_view>, %arg1: !vm.ref<!hal.buffer_view>, %arg2: !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer_view> {
      %c2 = vm.const.i32 2
      %null = vm.const.ref.zero : !vm.ref<!hal.fence>
      %c13 = vm.const.i32 13
      %c28 = vm.const.i32 28
      %zero = vm.const.i32.zero
      %c3 = vm.const.i32 3
      %c17 = vm.const.i32 17
      %c3075 = vm.const.i32 3075
      %c16 = vm.const.i32 16
      %c5 = vm.const.i64 5
      %c1 = vm.const.i32 1
      %c553648160 = vm.const.i32 553648160
      %c1_0 = vm.const.i64 1
      %c3_1 = vm.const.i64 3
      %c36 = vm.const.i64 36
      %c60 = vm.const.i64 60
      %zero_2 = vm.const.i64.zero
      %c-1 = vm.const.i64 -1
      %c2_3 = vm.const.i64 2
      %c-1_4 = vm.const.i32 -1
      %_device_query_0 = vm.global.load.i32 @_device_query_0 : i32
      %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      %_executable_matmul_static_dispatch_0 = vm.global.load.ref @_executable_matmul_static_dispatch_0 : !vm.ref<!hal.executable>
      %_utf8_tensor_3C6209B4FD120BDC = vm.const.ref.rodata @_utf8_tensor_3C6209B4FD120BDC : !vm.buffer
      vm.call.variadic @hal.buffer_view.assert(%arg0, %_utf8_tensor_3C6209B4FD120BDC, %c553648160, %c1, [%c3_1, %c5]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref = vm.call @hal.buffer_view.buffer(%arg0) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      %ref_5 = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
      %ref_6 = vm.call @hal.device.allocator(%ref_5) {nosideeffects} : (!vm.ref<!hal.device>) -> !vm.ref<!hal.allocator>
      vm.call @hal.buffer.assert(%ref, %_utf8_tensor_3C6209B4FD120BDC, %ref_6, %c60, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      vm.call.variadic @hal.buffer_view.assert(%arg1, %_utf8_tensor_3C6209B4FD120BDC, %c553648160, %c1, [%c5, %c3_1]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref_7 = vm.call @hal.buffer_view.buffer(%arg1) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      vm.call @hal.buffer.assert(%ref_7, %_utf8_tensor_3C6209B4FD120BDC, %ref_6, %c60, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      vm.call.variadic @hal.buffer_view.assert(%arg2, %_utf8_tensor_3C6209B4FD120BDC, %c553648160, %c1, [%c3_1, %c3_1]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref_8 = vm.call @hal.buffer_view.buffer(%arg2) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      vm.call @hal.buffer.assert(%ref_8, %_utf8_tensor_3C6209B4FD120BDC, %ref_6, %c36, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      %ref_9 = vm.call @hal.command_buffer.create(%ref_5, %c17, %c3, %zero) : (!vm.ref<!hal.device>, i32, i32, i32) -> !vm.ref<!hal.command_buffer>
      vm.cond_br %_device_query_0, ^bb1, ^bb4
    ^bb1:  // pred: ^bb0
      vm.call.variadic @hal.command_buffer.push_descriptor_set(%ref_9, %_pipeline_layout_0, %zero_2, [(%zero_2, %zero, %ref, %zero_2, %c60), (%c1_0, %zero, %ref_7, %zero_2, %c60), (%c2_3, %zero, %ref_8, %zero_2, %c36)]) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.pipeline_layout>, i32, tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
      vm.call @hal.command_buffer.dispatch(%ref_9, %_executable_matmul_static_dispatch_0, %zero, %c1, %c1, %c1) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.executable>, i32, i32, i32, i32) -> ()
      vm.call @hal.command_buffer.execution_barrier(%ref_9, %c28, %c13, %zero) : (!vm.ref<!hal.command_buffer>, i32, i32, i32) -> ()
      vm.call @hal.command_buffer.finalize(%ref_9) : (!vm.ref<!hal.command_buffer>) -> ()
      %ref_10 = vm.call @hal.fence.create(%ref_5, %zero) : (!vm.ref<!hal.device>, i32) -> !vm.ref<!hal.fence>
      vm.call.variadic @hal.device.queue.execute(%ref_5, %c-1, %null, %ref_10, [%ref_9]) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, !vm.ref<!hal.command_buffer> ...)
      %0 = vm.call.variadic @hal.fence.await(%c-1_4, [%ref_10]) : (i32, !vm.ref<!hal.fence> ...) -> i32
      vm.cond_br %0, ^bb3, ^bb2
    ^bb2:  // pred: ^bb1
      %ref_11 = vm.call.variadic @hal.buffer_view.create(%ref_8, %zero_2, %c36, %c553648160, %c1, [%c3_1, %c3_1]) {nosideeffects} : (!vm.ref<!hal.buffer>, i64, i64, i32, i32, i64 ...) -> !vm.ref<!hal.buffer_view>
      vm.return %ref_11 : !vm.ref<!hal.buffer_view>
    ^bb3:  // pred: ^bb1
      vm.fail %0, "failed to wait on timepoint"
    ^bb4:  // pred: ^bb0
      vm.fail %c2, "device not supported in the compiled configuration"
    }
    vm.export @matmul_static attributes {iree.abi.stub}
  }
}


// -----// IR Dump After Canonicalizer (canonicalize) //----- //
#executable_target_cuda_nvptx_fb = #hal.executable.target<"cuda", "cuda-nvptx-fb", {target_arch = "sm_80"}>
#device_target_cuda = #hal.device.target<"cuda", {executable_targets = [#executable_target_cuda_nvptx_fb], legacy_sync}>
module attributes {hal.device.targets = [#device_target_cuda], vm.toplevel} {
  vm.module public @module {
    vm.global.i32 private @_device_query_0 : i32
    vm.global.ref private @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    vm.global.ref private @_executable_matmul_static_dispatch_0 : !vm.ref<!hal.executable>
    vm.rodata private @matmul_static_dispatch_0_cuda_nvptx_fb {alignment = 16 : i64, mime_type = "application/x-flatbuffers"} dense<"0x08000000435544417CF8FFFF10000000480000003C000000500000000100000004000000250000006D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F3378337835000000010000000000000001000000030000000300000001000000200700002F2F0A2F2F2047656E657261746564206279204C4C564D204E56505458204261636B2D456E640A2F2F0A0A2E76657273696F6E20372E300A2E74617267657420736D5F38300A2E616464726573735F73697A652036340A0A092F2F202E676C6F626C096D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378350A0A2E76697369626C65202E656E747279206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F3378337835280A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F302C0A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F312C0A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F320A290A2E6D61786E74696420332C20332C20310A7B0A092E726567202E623332200925723C333E3B0A092E726567202E663332200925663C32323E3B0A092E726567202E62363420092572643C31363E3B0A0A096C642E706172616D2E7536342009257264312C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F305D3B0A096C642E706172616D2E7536342009257264322C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F325D3B0A09637674612E746F2E676C6F62616C2E7536342009257264332C20257264323B0A096C642E706172616D2E7536342009257264342C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F315D3B0A09637674612E746F2E676C6F62616C2E7536342009257264352C20257264343B0A09637674612E746F2E676C6F62616C2E7536342009257264362C20257264313B0A096D6F762E75333220092572312C20257469642E783B0A096376742E7536342E7533322009257264372C202572313B0A096D6F762E75333220092572322C20257469642E793B0A096D756C2E776964652E7533322009257264382C202572322C20333B0A096164642E7336342009257264392C20257264382C20257264373B0A0973686C2E623634200925726431302C20257264392C20323B0A096164642E733634200925726431312C20257264332C2025726431303B0A096C642E676C6F62616C2E66333220092566312C205B25726431315D3B0A096D756C2E776964652E753332200925726431322C202572322C2032303B0A096164642E733634200925726431332C20257264362C2025726431323B0A096C642E676C6F62616C2E6E632E66333220092566322C205B25726431335D3B0A096D756C2E776964652E753332200925726431342C202572312C20343B0A096164642E733634200925726431352C20257264352C2025726431343B0A096C642E676C6F62616C2E6E632E66333220092566332C205B25726431355D3B0A096D756C2E726E2E66333220092566342C202566322C202566333B0A096164642E726E2E66333220092566352C202566312C202566343B0A096C642E676C6F62616C2E6E632E66333220092566362C205B25726431332B345D3B0A096C642E676C6F62616C2E6E632E66333220092566372C205B25726431352B31325D3B0A096D756C2E726E2E66333220092566382C202566362C202566373B0A096164642E726E2E66333220092566392C202566352C202566383B0A096C642E676C6F62616C2E6E632E6633322009256631302C205B25726431332B385D3B0A096C642E676C6F62616C2E6E632E6633322009256631312C205B25726431352B32345D3B0A096D756C2E726E2E6633322009256631322C20256631302C20256631313B0A096164642E726E2E6633322009256631332C202566392C20256631323B0A096C642E676C6F62616C2E6E632E6633322009256631342C205B25726431332B31325D3B0A096C642E676C6F62616C2E6E632E6633322009256631352C205B25726431352B33365D3B0A096D756C2E726E2E6633322009256631362C20256631342C20256631353B0A096164642E726E2E6633322009256631372C20256631332C20256631363B0A0973742E676C6F62616C2E66333220095B25726431315D2C20256631373B0A096C642E676C6F62616C2E6E632E6633322009256631382C205B25726431332B31365D3B0A096C642E676C6F62616C2E6E632E6633322009256631392C205B25726431352B34385D3B0A096D756C2E726E2E6633322009256632302C20256631382C20256631393B0A096164642E726E2E6633322009256632312C20256631372C20256632303B0A0973742E676C6F62616C2E66333220095B25726431315D2C20256632313B0A097265743B0A0A7D0A0C001400040008000C001000"> : vector<1944xi8>
    vm.rodata private @_utf8_hal_executable_format_EAB228F999C2D3A1 {alignment = 1 : i64} "hal.executable.format"
    vm.rodata private @_utf8_cuda_nvptx_fb_B15B42B96FDBACC {alignment = 1 : i64} "cuda-nvptx-fb"
    vm.initializer {
      %null = vm.const.ref.zero : !vm.ref<!hal.executable>
      %null_0 = vm.const.ref.zero : !vm.buffer
      %c2 = vm.const.i32 2
      %c7 = vm.const.i32 7
      %zero = vm.const.i32.zero
      %c1 = vm.const.i32 1
      %ref = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
      %_utf8_hal_executable_format_EAB228F999C2D3A1 = vm.const.ref.rodata @_utf8_hal_executable_format_EAB228F999C2D3A1 : !vm.buffer
      %_utf8_cuda_nvptx_fb_B15B42B96FDBACC = vm.const.ref.rodata @_utf8_cuda_nvptx_fb_B15B42B96FDBACC : !vm.buffer
      %0:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_executable_format_EAB228F999C2D3A1, %_utf8_cuda_nvptx_fb_B15B42B96FDBACC) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
      %1 = vm.trunc.i64.i32 %0#1 : i64 -> i32
      %2 = vm.and.i32 %1, %c1 : i32
      %3 = vm.select.i32 %0#0, %2, %zero : i32
      %ref_1 = vm.call.variadic @hal.descriptor_set_layout.create(%ref, %zero, [(%zero, %c7, %c1), (%c1, %c7, %c1), (%c2, %c7, %zero)]) {nosideeffects} : (!vm.ref<!hal.device>, i32, tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout>
      %ref_2 = vm.call.variadic @hal.pipeline_layout.create(%ref, %zero, [%ref_1]) {nosideeffects} : (!vm.ref<!hal.device>, i32, !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout>
      vm.global.store.i32 %3, @_device_query_0 : i32
      vm.global.store.ref %ref_2, @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      vm.cond_br %3, ^bb1, ^bb2
    ^bb1:  // pred: ^bb0
      %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      %matmul_static_dispatch_0_cuda_nvptx_fb = vm.const.ref.rodata @matmul_static_dispatch_0_cuda_nvptx_fb : !vm.buffer
      %ref_3 = vm.call.variadic @hal.executable.create(%ref, %_utf8_cuda_nvptx_fb_B15B42B96FDBACC, %matmul_static_dispatch_0_cuda_nvptx_fb, %null_0, [%_pipeline_layout_0]) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer, !vm.buffer, !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable>
      vm.br ^bb3(%ref_3 : !vm.ref<!hal.executable>)
    ^bb2:  // pred: ^bb0
      vm.br ^bb3(%null : !vm.ref<!hal.executable>)
    ^bb3(%4: !vm.ref<!hal.executable>):  // 2 preds: ^bb1, ^bb2
      vm.global.store.ref %4, @_executable_matmul_static_dispatch_0 : !vm.ref<!hal.executable>
      vm.return
    }
    vm.import @hal.ex.shared_device() -> !vm.ref<!hal.device> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.buffer.assert(%buffer : !vm.ref<!hal.buffer>, %message : !vm.buffer, %allocator : !vm.ref<!hal.allocator>, %minimum_length : i64, %memory_types : i32, %buffer_usage : i32) attributes {sym_visibility = "private"}
    vm.import @hal.buffer_view.create(%buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %source_length : i64, %element_type : i32, %encoding_type : i32, %shape : i64 ...) -> !vm.ref<!hal.buffer_view> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.buffer_view.assert(%buffer_view : !vm.ref<!hal.buffer_view>, %message : !vm.buffer, %element_type : i32, %encoding_type : i32, %shape : i64 ...) attributes {sym_visibility = "private"}
    vm.import @hal.buffer_view.buffer(%buffer_view : !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.command_buffer.create(%device : !vm.ref<!hal.device>, %modes : i32, %command_categories : i32, %binding_capacity : i32) -> !vm.ref<!hal.command_buffer> attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.finalize(%command_buffer : !vm.ref<!hal.command_buffer>) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.execution_barrier(%command_buffer : !vm.ref<!hal.command_buffer>, %source_stage_mask : i32, %target_stage_mask : i32, %flags : i32) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.push_descriptor_set(%command_buffer : !vm.ref<!hal.command_buffer>, %pipeline_layout : !vm.ref<!hal.pipeline_layout>, %set : i32, %bindings : tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.dispatch(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroup_x : i32, %workgroup_y : i32, %workgroup_z : i32) attributes {sym_visibility = "private"}
    vm.import @hal.descriptor_set_layout.create(%device : !vm.ref<!hal.device>, %flags : i32, %bindings : tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.device.allocator(%device : !vm.ref<!hal.device>) -> !vm.ref<!hal.allocator> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.device.query.i64(%device : !vm.ref<!hal.device>, %category : !vm.buffer, %key : !vm.buffer) -> (i32, i64) attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.device.queue.execute(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %command_buffers : !vm.ref<!hal.command_buffer> ...) attributes {sym_visibility = "private"}
    vm.import @hal.executable.create(%device : !vm.ref<!hal.device>, %executable_format : !vm.buffer, %executable_data : !vm.buffer, %constants : !vm.buffer, %pipeline_layouts : !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.fence.create(%device : !vm.ref<!hal.device>, %flags : i32) -> !vm.ref<!hal.fence> attributes {sym_visibility = "private"}
    vm.import @hal.fence.await(%timeout_millis : i32, %fences : !vm.ref<!hal.fence> ...) -> i32 attributes {sym_visibility = "private", vm.yield}
    vm.import @hal.pipeline_layout.create(%device : !vm.ref<!hal.device>, %push_constants : i32, %set_layouts : !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout> attributes {nosideeffects, sym_visibility = "private"}
    vm.rodata private @_utf8_tensor_3C6209B4FD120BDC {alignment = 1 : i64} "tensor"
    vm.func private @matmul_static(%arg0: !vm.ref<!hal.buffer_view>, %arg1: !vm.ref<!hal.buffer_view>, %arg2: !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer_view> {
      %c2 = vm.const.i32 2
      %null = vm.const.ref.zero : !vm.ref<!hal.fence>
      %c13 = vm.const.i32 13
      %c28 = vm.const.i32 28
      %zero = vm.const.i32.zero
      %c3 = vm.const.i32 3
      %c17 = vm.const.i32 17
      %c3075 = vm.const.i32 3075
      %c16 = vm.const.i32 16
      %c5 = vm.const.i64 5
      %c1 = vm.const.i32 1
      %c553648160 = vm.const.i32 553648160
      %c1_0 = vm.const.i64 1
      %c3_1 = vm.const.i64 3
      %c36 = vm.const.i64 36
      %c60 = vm.const.i64 60
      %zero_2 = vm.const.i64.zero
      %c-1 = vm.const.i64 -1
      %c2_3 = vm.const.i64 2
      %c-1_4 = vm.const.i32 -1
      %_device_query_0 = vm.global.load.i32 @_device_query_0 : i32
      %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      %_executable_matmul_static_dispatch_0 = vm.global.load.ref @_executable_matmul_static_dispatch_0 : !vm.ref<!hal.executable>
      %_utf8_tensor_3C6209B4FD120BDC = vm.const.ref.rodata @_utf8_tensor_3C6209B4FD120BDC : !vm.buffer
      vm.call.variadic @hal.buffer_view.assert(%arg0, %_utf8_tensor_3C6209B4FD120BDC, %c553648160, %c1, [%c3_1, %c5]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref = vm.call @hal.buffer_view.buffer(%arg0) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      %ref_5 = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
      %ref_6 = vm.call @hal.device.allocator(%ref_5) {nosideeffects} : (!vm.ref<!hal.device>) -> !vm.ref<!hal.allocator>
      vm.call @hal.buffer.assert(%ref, %_utf8_tensor_3C6209B4FD120BDC, %ref_6, %c60, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      vm.call.variadic @hal.buffer_view.assert(%arg1, %_utf8_tensor_3C6209B4FD120BDC, %c553648160, %c1, [%c5, %c3_1]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref_7 = vm.call @hal.buffer_view.buffer(%arg1) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      vm.call @hal.buffer.assert(%ref_7, %_utf8_tensor_3C6209B4FD120BDC, %ref_6, %c60, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      vm.call.variadic @hal.buffer_view.assert(%arg2, %_utf8_tensor_3C6209B4FD120BDC, %c553648160, %c1, [%c3_1, %c3_1]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref_8 = vm.call @hal.buffer_view.buffer(%arg2) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      vm.call @hal.buffer.assert(%ref_8, %_utf8_tensor_3C6209B4FD120BDC, %ref_6, %c36, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      %ref_9 = vm.call @hal.command_buffer.create(%ref_5, %c17, %c3, %zero) : (!vm.ref<!hal.device>, i32, i32, i32) -> !vm.ref<!hal.command_buffer>
      vm.cond_br %_device_query_0, ^bb1, ^bb4
    ^bb1:  // pred: ^bb0
      vm.call.variadic @hal.command_buffer.push_descriptor_set(%ref_9, %_pipeline_layout_0, %zero_2, [(%zero_2, %zero, %ref, %zero_2, %c60), (%c1_0, %zero, %ref_7, %zero_2, %c60), (%c2_3, %zero, %ref_8, %zero_2, %c36)]) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.pipeline_layout>, i32, tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
      vm.call @hal.command_buffer.dispatch(%ref_9, %_executable_matmul_static_dispatch_0, %zero, %c1, %c1, %c1) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.executable>, i32, i32, i32, i32) -> ()
      vm.call @hal.command_buffer.execution_barrier(%ref_9, %c28, %c13, %zero) : (!vm.ref<!hal.command_buffer>, i32, i32, i32) -> ()
      vm.call @hal.command_buffer.finalize(%ref_9) : (!vm.ref<!hal.command_buffer>) -> ()
      %ref_10 = vm.call @hal.fence.create(%ref_5, %zero) : (!vm.ref<!hal.device>, i32) -> !vm.ref<!hal.fence>
      vm.call.variadic @hal.device.queue.execute(%ref_5, %c-1, %null, %ref_10, [%ref_9]) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, !vm.ref<!hal.command_buffer> ...)
      %0 = vm.call.variadic @hal.fence.await(%c-1_4, [%ref_10]) : (i32, !vm.ref<!hal.fence> ...) -> i32
      vm.cond_br %0, ^bb3, ^bb2
    ^bb2:  // pred: ^bb1
      %ref_11 = vm.call.variadic @hal.buffer_view.create(%ref_8, %zero_2, %c36, %c553648160, %c1, [%c3_1, %c3_1]) {nosideeffects} : (!vm.ref<!hal.buffer>, i64, i64, i32, i32, i64 ...) -> !vm.ref<!hal.buffer_view>
      vm.return %ref_11 : !vm.ref<!hal.buffer_view>
    ^bb3:  // pred: ^bb1
      vm.fail %0, "failed to wait on timepoint"
    ^bb4:  // pred: ^bb0
      vm.fail %c2, "device not supported in the compiled configuration"
    }
    vm.export @matmul_static attributes {iree.abi.stub}
  }
}


// -----// IR Dump After CSE (cse) //----- //
#executable_target_cuda_nvptx_fb = #hal.executable.target<"cuda", "cuda-nvptx-fb", {target_arch = "sm_80"}>
#device_target_cuda = #hal.device.target<"cuda", {executable_targets = [#executable_target_cuda_nvptx_fb], legacy_sync}>
module attributes {hal.device.targets = [#device_target_cuda], vm.toplevel} {
  vm.module public @module {
    vm.global.i32 private @_device_query_0 : i32
    vm.global.ref private @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    vm.global.ref private @_executable_matmul_static_dispatch_0 : !vm.ref<!hal.executable>
    vm.rodata private @matmul_static_dispatch_0_cuda_nvptx_fb {alignment = 16 : i64, mime_type = "application/x-flatbuffers"} dense<"0x08000000435544417CF8FFFF10000000480000003C000000500000000100000004000000250000006D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F3378337835000000010000000000000001000000030000000300000001000000200700002F2F0A2F2F2047656E657261746564206279204C4C564D204E56505458204261636B2D456E640A2F2F0A0A2E76657273696F6E20372E300A2E74617267657420736D5F38300A2E616464726573735F73697A652036340A0A092F2F202E676C6F626C096D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378350A0A2E76697369626C65202E656E747279206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F3378337835280A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F302C0A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F312C0A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F320A290A2E6D61786E74696420332C20332C20310A7B0A092E726567202E623332200925723C333E3B0A092E726567202E663332200925663C32323E3B0A092E726567202E62363420092572643C31363E3B0A0A096C642E706172616D2E7536342009257264312C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F305D3B0A096C642E706172616D2E7536342009257264322C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F325D3B0A09637674612E746F2E676C6F62616C2E7536342009257264332C20257264323B0A096C642E706172616D2E7536342009257264342C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F315D3B0A09637674612E746F2E676C6F62616C2E7536342009257264352C20257264343B0A09637674612E746F2E676C6F62616C2E7536342009257264362C20257264313B0A096D6F762E75333220092572312C20257469642E783B0A096376742E7536342E7533322009257264372C202572313B0A096D6F762E75333220092572322C20257469642E793B0A096D756C2E776964652E7533322009257264382C202572322C20333B0A096164642E7336342009257264392C20257264382C20257264373B0A0973686C2E623634200925726431302C20257264392C20323B0A096164642E733634200925726431312C20257264332C2025726431303B0A096C642E676C6F62616C2E66333220092566312C205B25726431315D3B0A096D756C2E776964652E753332200925726431322C202572322C2032303B0A096164642E733634200925726431332C20257264362C2025726431323B0A096C642E676C6F62616C2E6E632E66333220092566322C205B25726431335D3B0A096D756C2E776964652E753332200925726431342C202572312C20343B0A096164642E733634200925726431352C20257264352C2025726431343B0A096C642E676C6F62616C2E6E632E66333220092566332C205B25726431355D3B0A096D756C2E726E2E66333220092566342C202566322C202566333B0A096164642E726E2E66333220092566352C202566312C202566343B0A096C642E676C6F62616C2E6E632E66333220092566362C205B25726431332B345D3B0A096C642E676C6F62616C2E6E632E66333220092566372C205B25726431352B31325D3B0A096D756C2E726E2E66333220092566382C202566362C202566373B0A096164642E726E2E66333220092566392C202566352C202566383B0A096C642E676C6F62616C2E6E632E6633322009256631302C205B25726431332B385D3B0A096C642E676C6F62616C2E6E632E6633322009256631312C205B25726431352B32345D3B0A096D756C2E726E2E6633322009256631322C20256631302C20256631313B0A096164642E726E2E6633322009256631332C202566392C20256631323B0A096C642E676C6F62616C2E6E632E6633322009256631342C205B25726431332B31325D3B0A096C642E676C6F62616C2E6E632E6633322009256631352C205B25726431352B33365D3B0A096D756C2E726E2E6633322009256631362C20256631342C20256631353B0A096164642E726E2E6633322009256631372C20256631332C20256631363B0A0973742E676C6F62616C2E66333220095B25726431315D2C20256631373B0A096C642E676C6F62616C2E6E632E6633322009256631382C205B25726431332B31365D3B0A096C642E676C6F62616C2E6E632E6633322009256631392C205B25726431352B34385D3B0A096D756C2E726E2E6633322009256632302C20256631382C20256631393B0A096164642E726E2E6633322009256632312C20256631372C20256632303B0A0973742E676C6F62616C2E66333220095B25726431315D2C20256632313B0A097265743B0A0A7D0A0C001400040008000C001000"> : vector<1944xi8>
    vm.rodata private @_utf8_hal_executable_format_EAB228F999C2D3A1 {alignment = 1 : i64} "hal.executable.format"
    vm.rodata private @_utf8_cuda_nvptx_fb_B15B42B96FDBACC {alignment = 1 : i64} "cuda-nvptx-fb"
    vm.initializer {
      %null = vm.const.ref.zero : !vm.ref<!hal.executable>
      %null_0 = vm.const.ref.zero : !vm.buffer
      %c2 = vm.const.i32 2
      %c7 = vm.const.i32 7
      %zero = vm.const.i32.zero
      %c1 = vm.const.i32 1
      %ref = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
      %_utf8_hal_executable_format_EAB228F999C2D3A1 = vm.const.ref.rodata @_utf8_hal_executable_format_EAB228F999C2D3A1 : !vm.buffer
      %_utf8_cuda_nvptx_fb_B15B42B96FDBACC = vm.const.ref.rodata @_utf8_cuda_nvptx_fb_B15B42B96FDBACC : !vm.buffer
      %0:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_executable_format_EAB228F999C2D3A1, %_utf8_cuda_nvptx_fb_B15B42B96FDBACC) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
      %1 = vm.trunc.i64.i32 %0#1 : i64 -> i32
      %2 = vm.and.i32 %1, %c1 : i32
      %3 = vm.select.i32 %0#0, %2, %zero : i32
      %ref_1 = vm.call.variadic @hal.descriptor_set_layout.create(%ref, %zero, [(%zero, %c7, %c1), (%c1, %c7, %c1), (%c2, %c7, %zero)]) {nosideeffects} : (!vm.ref<!hal.device>, i32, tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout>
      %ref_2 = vm.call.variadic @hal.pipeline_layout.create(%ref, %zero, [%ref_1]) {nosideeffects} : (!vm.ref<!hal.device>, i32, !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout>
      vm.global.store.i32 %3, @_device_query_0 : i32
      vm.global.store.ref %ref_2, @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      vm.cond_br %3, ^bb1, ^bb2
    ^bb1:  // pred: ^bb0
      %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      %matmul_static_dispatch_0_cuda_nvptx_fb = vm.const.ref.rodata @matmul_static_dispatch_0_cuda_nvptx_fb : !vm.buffer
      %ref_3 = vm.call.variadic @hal.executable.create(%ref, %_utf8_cuda_nvptx_fb_B15B42B96FDBACC, %matmul_static_dispatch_0_cuda_nvptx_fb, %null_0, [%_pipeline_layout_0]) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer, !vm.buffer, !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable>
      vm.br ^bb3(%ref_3 : !vm.ref<!hal.executable>)
    ^bb2:  // pred: ^bb0
      vm.br ^bb3(%null : !vm.ref<!hal.executable>)
    ^bb3(%4: !vm.ref<!hal.executable>):  // 2 preds: ^bb1, ^bb2
      vm.global.store.ref %4, @_executable_matmul_static_dispatch_0 : !vm.ref<!hal.executable>
      vm.return
    }
    vm.import @hal.ex.shared_device() -> !vm.ref<!hal.device> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.buffer.assert(%buffer : !vm.ref<!hal.buffer>, %message : !vm.buffer, %allocator : !vm.ref<!hal.allocator>, %minimum_length : i64, %memory_types : i32, %buffer_usage : i32) attributes {sym_visibility = "private"}
    vm.import @hal.buffer_view.create(%buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %source_length : i64, %element_type : i32, %encoding_type : i32, %shape : i64 ...) -> !vm.ref<!hal.buffer_view> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.buffer_view.assert(%buffer_view : !vm.ref<!hal.buffer_view>, %message : !vm.buffer, %element_type : i32, %encoding_type : i32, %shape : i64 ...) attributes {sym_visibility = "private"}
    vm.import @hal.buffer_view.buffer(%buffer_view : !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.command_buffer.create(%device : !vm.ref<!hal.device>, %modes : i32, %command_categories : i32, %binding_capacity : i32) -> !vm.ref<!hal.command_buffer> attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.finalize(%command_buffer : !vm.ref<!hal.command_buffer>) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.execution_barrier(%command_buffer : !vm.ref<!hal.command_buffer>, %source_stage_mask : i32, %target_stage_mask : i32, %flags : i32) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.push_descriptor_set(%command_buffer : !vm.ref<!hal.command_buffer>, %pipeline_layout : !vm.ref<!hal.pipeline_layout>, %set : i32, %bindings : tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.dispatch(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroup_x : i32, %workgroup_y : i32, %workgroup_z : i32) attributes {sym_visibility = "private"}
    vm.import @hal.descriptor_set_layout.create(%device : !vm.ref<!hal.device>, %flags : i32, %bindings : tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.device.allocator(%device : !vm.ref<!hal.device>) -> !vm.ref<!hal.allocator> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.device.query.i64(%device : !vm.ref<!hal.device>, %category : !vm.buffer, %key : !vm.buffer) -> (i32, i64) attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.device.queue.execute(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %command_buffers : !vm.ref<!hal.command_buffer> ...) attributes {sym_visibility = "private"}
    vm.import @hal.executable.create(%device : !vm.ref<!hal.device>, %executable_format : !vm.buffer, %executable_data : !vm.buffer, %constants : !vm.buffer, %pipeline_layouts : !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.fence.create(%device : !vm.ref<!hal.device>, %flags : i32) -> !vm.ref<!hal.fence> attributes {sym_visibility = "private"}
    vm.import @hal.fence.await(%timeout_millis : i32, %fences : !vm.ref<!hal.fence> ...) -> i32 attributes {sym_visibility = "private", vm.yield}
    vm.import @hal.pipeline_layout.create(%device : !vm.ref<!hal.device>, %push_constants : i32, %set_layouts : !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout> attributes {nosideeffects, sym_visibility = "private"}
    vm.rodata private @_utf8_tensor_3C6209B4FD120BDC {alignment = 1 : i64} "tensor"
    vm.func private @matmul_static(%arg0: !vm.ref<!hal.buffer_view>, %arg1: !vm.ref<!hal.buffer_view>, %arg2: !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer_view> {
      %c2 = vm.const.i32 2
      %null = vm.const.ref.zero : !vm.ref<!hal.fence>
      %c13 = vm.const.i32 13
      %c28 = vm.const.i32 28
      %zero = vm.const.i32.zero
      %c3 = vm.const.i32 3
      %c17 = vm.const.i32 17
      %c3075 = vm.const.i32 3075
      %c16 = vm.const.i32 16
      %c5 = vm.const.i64 5
      %c1 = vm.const.i32 1
      %c553648160 = vm.const.i32 553648160
      %c1_0 = vm.const.i64 1
      %c3_1 = vm.const.i64 3
      %c36 = vm.const.i64 36
      %c60 = vm.const.i64 60
      %zero_2 = vm.const.i64.zero
      %c-1 = vm.const.i64 -1
      %c2_3 = vm.const.i64 2
      %c-1_4 = vm.const.i32 -1
      %_device_query_0 = vm.global.load.i32 @_device_query_0 : i32
      %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      %_executable_matmul_static_dispatch_0 = vm.global.load.ref @_executable_matmul_static_dispatch_0 : !vm.ref<!hal.executable>
      %_utf8_tensor_3C6209B4FD120BDC = vm.const.ref.rodata @_utf8_tensor_3C6209B4FD120BDC : !vm.buffer
      vm.call.variadic @hal.buffer_view.assert(%arg0, %_utf8_tensor_3C6209B4FD120BDC, %c553648160, %c1, [%c3_1, %c5]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref = vm.call @hal.buffer_view.buffer(%arg0) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      %ref_5 = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
      %ref_6 = vm.call @hal.device.allocator(%ref_5) {nosideeffects} : (!vm.ref<!hal.device>) -> !vm.ref<!hal.allocator>
      vm.call @hal.buffer.assert(%ref, %_utf8_tensor_3C6209B4FD120BDC, %ref_6, %c60, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      vm.call.variadic @hal.buffer_view.assert(%arg1, %_utf8_tensor_3C6209B4FD120BDC, %c553648160, %c1, [%c5, %c3_1]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref_7 = vm.call @hal.buffer_view.buffer(%arg1) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      vm.call @hal.buffer.assert(%ref_7, %_utf8_tensor_3C6209B4FD120BDC, %ref_6, %c60, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      vm.call.variadic @hal.buffer_view.assert(%arg2, %_utf8_tensor_3C6209B4FD120BDC, %c553648160, %c1, [%c3_1, %c3_1]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref_8 = vm.call @hal.buffer_view.buffer(%arg2) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      vm.call @hal.buffer.assert(%ref_8, %_utf8_tensor_3C6209B4FD120BDC, %ref_6, %c36, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      %ref_9 = vm.call @hal.command_buffer.create(%ref_5, %c17, %c3, %zero) : (!vm.ref<!hal.device>, i32, i32, i32) -> !vm.ref<!hal.command_buffer>
      vm.cond_br %_device_query_0, ^bb1, ^bb4
    ^bb1:  // pred: ^bb0
      vm.call.variadic @hal.command_buffer.push_descriptor_set(%ref_9, %_pipeline_layout_0, %zero_2, [(%zero_2, %zero, %ref, %zero_2, %c60), (%c1_0, %zero, %ref_7, %zero_2, %c60), (%c2_3, %zero, %ref_8, %zero_2, %c36)]) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.pipeline_layout>, i32, tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
      vm.call @hal.command_buffer.dispatch(%ref_9, %_executable_matmul_static_dispatch_0, %zero, %c1, %c1, %c1) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.executable>, i32, i32, i32, i32) -> ()
      vm.call @hal.command_buffer.execution_barrier(%ref_9, %c28, %c13, %zero) : (!vm.ref<!hal.command_buffer>, i32, i32, i32) -> ()
      vm.call @hal.command_buffer.finalize(%ref_9) : (!vm.ref<!hal.command_buffer>) -> ()
      %ref_10 = vm.call @hal.fence.create(%ref_5, %zero) : (!vm.ref<!hal.device>, i32) -> !vm.ref<!hal.fence>
      vm.call.variadic @hal.device.queue.execute(%ref_5, %c-1, %null, %ref_10, [%ref_9]) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, !vm.ref<!hal.command_buffer> ...)
      %0 = vm.call.variadic @hal.fence.await(%c-1_4, [%ref_10]) : (i32, !vm.ref<!hal.fence> ...) -> i32
      vm.cond_br %0, ^bb3, ^bb2
    ^bb2:  // pred: ^bb1
      %ref_11 = vm.call.variadic @hal.buffer_view.create(%ref_8, %zero_2, %c36, %c553648160, %c1, [%c3_1, %c3_1]) {nosideeffects} : (!vm.ref<!hal.buffer>, i64, i64, i32, i32, i64 ...) -> !vm.ref<!hal.buffer_view>
      vm.return %ref_11 : !vm.ref<!hal.buffer_view>
    ^bb3:  // pred: ^bb1
      vm.fail %0, "failed to wait on timepoint"
    ^bb4:  // pred: ^bb0
      vm.fail %c2, "device not supported in the compiled configuration"
    }
    vm.export @matmul_static attributes {iree.abi.stub}
  }
}


// -----// IR Dump After ApplyPatterns (iree-util-apply-patterns) //----- //
#executable_target_cuda_nvptx_fb = #hal.executable.target<"cuda", "cuda-nvptx-fb", {target_arch = "sm_80"}>
#device_target_cuda = #hal.device.target<"cuda", {executable_targets = [#executable_target_cuda_nvptx_fb], legacy_sync}>
module attributes {hal.device.targets = [#device_target_cuda], vm.toplevel} {
  vm.module public @module {
    vm.global.i32 private @_device_query_0 : i32
    vm.global.ref private @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    vm.global.ref private @_executable_matmul_static_dispatch_0 : !vm.ref<!hal.executable>
    vm.rodata private @matmul_static_dispatch_0_cuda_nvptx_fb {alignment = 16 : i64, mime_type = "application/x-flatbuffers"} dense<"0x08000000435544417CF8FFFF10000000480000003C000000500000000100000004000000250000006D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F3378337835000000010000000000000001000000030000000300000001000000200700002F2F0A2F2F2047656E657261746564206279204C4C564D204E56505458204261636B2D456E640A2F2F0A0A2E76657273696F6E20372E300A2E74617267657420736D5F38300A2E616464726573735F73697A652036340A0A092F2F202E676C6F626C096D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378350A0A2E76697369626C65202E656E747279206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F3378337835280A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F302C0A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F312C0A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F320A290A2E6D61786E74696420332C20332C20310A7B0A092E726567202E623332200925723C333E3B0A092E726567202E663332200925663C32323E3B0A092E726567202E62363420092572643C31363E3B0A0A096C642E706172616D2E7536342009257264312C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F305D3B0A096C642E706172616D2E7536342009257264322C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F325D3B0A09637674612E746F2E676C6F62616C2E7536342009257264332C20257264323B0A096C642E706172616D2E7536342009257264342C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F315D3B0A09637674612E746F2E676C6F62616C2E7536342009257264352C20257264343B0A09637674612E746F2E676C6F62616C2E7536342009257264362C20257264313B0A096D6F762E75333220092572312C20257469642E783B0A096376742E7536342E7533322009257264372C202572313B0A096D6F762E75333220092572322C20257469642E793B0A096D756C2E776964652E7533322009257264382C202572322C20333B0A096164642E7336342009257264392C20257264382C20257264373B0A0973686C2E623634200925726431302C20257264392C20323B0A096164642E733634200925726431312C20257264332C2025726431303B0A096C642E676C6F62616C2E66333220092566312C205B25726431315D3B0A096D756C2E776964652E753332200925726431322C202572322C2032303B0A096164642E733634200925726431332C20257264362C2025726431323B0A096C642E676C6F62616C2E6E632E66333220092566322C205B25726431335D3B0A096D756C2E776964652E753332200925726431342C202572312C20343B0A096164642E733634200925726431352C20257264352C2025726431343B0A096C642E676C6F62616C2E6E632E66333220092566332C205B25726431355D3B0A096D756C2E726E2E66333220092566342C202566322C202566333B0A096164642E726E2E66333220092566352C202566312C202566343B0A096C642E676C6F62616C2E6E632E66333220092566362C205B25726431332B345D3B0A096C642E676C6F62616C2E6E632E66333220092566372C205B25726431352B31325D3B0A096D756C2E726E2E66333220092566382C202566362C202566373B0A096164642E726E2E66333220092566392C202566352C202566383B0A096C642E676C6F62616C2E6E632E6633322009256631302C205B25726431332B385D3B0A096C642E676C6F62616C2E6E632E6633322009256631312C205B25726431352B32345D3B0A096D756C2E726E2E6633322009256631322C20256631302C20256631313B0A096164642E726E2E6633322009256631332C202566392C20256631323B0A096C642E676C6F62616C2E6E632E6633322009256631342C205B25726431332B31325D3B0A096C642E676C6F62616C2E6E632E6633322009256631352C205B25726431352B33365D3B0A096D756C2E726E2E6633322009256631362C20256631342C20256631353B0A096164642E726E2E6633322009256631372C20256631332C20256631363B0A0973742E676C6F62616C2E66333220095B25726431315D2C20256631373B0A096C642E676C6F62616C2E6E632E6633322009256631382C205B25726431332B31365D3B0A096C642E676C6F62616C2E6E632E6633322009256631392C205B25726431352B34385D3B0A096D756C2E726E2E6633322009256632302C20256631382C20256631393B0A096164642E726E2E6633322009256632312C20256631372C20256632303B0A0973742E676C6F62616C2E66333220095B25726431315D2C20256632313B0A097265743B0A0A7D0A0C001400040008000C001000"> : vector<1944xi8>
    vm.rodata private @_utf8_hal_executable_format_EAB228F999C2D3A1 {alignment = 1 : i64} "hal.executable.format"
    vm.rodata private @_utf8_cuda_nvptx_fb_B15B42B96FDBACC {alignment = 1 : i64} "cuda-nvptx-fb"
    vm.initializer {
      %null = vm.const.ref.zero : !vm.ref<!hal.executable>
      %null_0 = vm.const.ref.zero : !vm.buffer
      %c2 = vm.const.i32 2
      %c7 = vm.const.i32 7
      %zero = vm.const.i32.zero
      %c1 = vm.const.i32 1
      %ref = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
      %_utf8_hal_executable_format_EAB228F999C2D3A1 = vm.const.ref.rodata @_utf8_hal_executable_format_EAB228F999C2D3A1 : !vm.buffer
      %_utf8_cuda_nvptx_fb_B15B42B96FDBACC = vm.const.ref.rodata @_utf8_cuda_nvptx_fb_B15B42B96FDBACC : !vm.buffer
      %0:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_executable_format_EAB228F999C2D3A1, %_utf8_cuda_nvptx_fb_B15B42B96FDBACC) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
      %1 = vm.trunc.i64.i32 %0#1 : i64 -> i32
      %2 = vm.and.i32 %1, %c1 : i32
      %3 = vm.select.i32 %0#0, %2, %zero : i32
      %ref_1 = vm.call.variadic @hal.descriptor_set_layout.create(%ref, %zero, [(%zero, %c7, %c1), (%c1, %c7, %c1), (%c2, %c7, %zero)]) {nosideeffects} : (!vm.ref<!hal.device>, i32, tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout>
      %ref_2 = vm.call.variadic @hal.pipeline_layout.create(%ref, %zero, [%ref_1]) {nosideeffects} : (!vm.ref<!hal.device>, i32, !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout>
      vm.global.store.i32 %3, @_device_query_0 : i32
      vm.global.store.ref %ref_2, @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      vm.cond_br %3, ^bb1, ^bb2
    ^bb1:  // pred: ^bb0
      %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      %matmul_static_dispatch_0_cuda_nvptx_fb = vm.const.ref.rodata @matmul_static_dispatch_0_cuda_nvptx_fb : !vm.buffer
      %ref_3 = vm.call.variadic @hal.executable.create(%ref, %_utf8_cuda_nvptx_fb_B15B42B96FDBACC, %matmul_static_dispatch_0_cuda_nvptx_fb, %null_0, [%_pipeline_layout_0]) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer, !vm.buffer, !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable>
      vm.br ^bb3(%ref_3 : !vm.ref<!hal.executable>)
    ^bb2:  // pred: ^bb0
      vm.br ^bb3(%null : !vm.ref<!hal.executable>)
    ^bb3(%4: !vm.ref<!hal.executable>):  // 2 preds: ^bb1, ^bb2
      vm.global.store.ref %4, @_executable_matmul_static_dispatch_0 : !vm.ref<!hal.executable>
      vm.return
    }
    vm.import @hal.ex.shared_device() -> !vm.ref<!hal.device> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.buffer.assert(%buffer : !vm.ref<!hal.buffer>, %message : !vm.buffer, %allocator : !vm.ref<!hal.allocator>, %minimum_length : i64, %memory_types : i32, %buffer_usage : i32) attributes {sym_visibility = "private"}
    vm.import @hal.buffer_view.create(%buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %source_length : i64, %element_type : i32, %encoding_type : i32, %shape : i64 ...) -> !vm.ref<!hal.buffer_view> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.buffer_view.assert(%buffer_view : !vm.ref<!hal.buffer_view>, %message : !vm.buffer, %element_type : i32, %encoding_type : i32, %shape : i64 ...) attributes {sym_visibility = "private"}
    vm.import @hal.buffer_view.buffer(%buffer_view : !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.command_buffer.create(%device : !vm.ref<!hal.device>, %modes : i32, %command_categories : i32, %binding_capacity : i32) -> !vm.ref<!hal.command_buffer> attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.finalize(%command_buffer : !vm.ref<!hal.command_buffer>) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.execution_barrier(%command_buffer : !vm.ref<!hal.command_buffer>, %source_stage_mask : i32, %target_stage_mask : i32, %flags : i32) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.push_descriptor_set(%command_buffer : !vm.ref<!hal.command_buffer>, %pipeline_layout : !vm.ref<!hal.pipeline_layout>, %set : i32, %bindings : tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.dispatch(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroup_x : i32, %workgroup_y : i32, %workgroup_z : i32) attributes {sym_visibility = "private"}
    vm.import @hal.descriptor_set_layout.create(%device : !vm.ref<!hal.device>, %flags : i32, %bindings : tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.device.allocator(%device : !vm.ref<!hal.device>) -> !vm.ref<!hal.allocator> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.device.query.i64(%device : !vm.ref<!hal.device>, %category : !vm.buffer, %key : !vm.buffer) -> (i32, i64) attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.device.queue.execute(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %command_buffers : !vm.ref<!hal.command_buffer> ...) attributes {sym_visibility = "private"}
    vm.import @hal.executable.create(%device : !vm.ref<!hal.device>, %executable_format : !vm.buffer, %executable_data : !vm.buffer, %constants : !vm.buffer, %pipeline_layouts : !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.fence.create(%device : !vm.ref<!hal.device>, %flags : i32) -> !vm.ref<!hal.fence> attributes {sym_visibility = "private"}
    vm.import @hal.fence.await(%timeout_millis : i32, %fences : !vm.ref<!hal.fence> ...) -> i32 attributes {sym_visibility = "private", vm.yield}
    vm.import @hal.pipeline_layout.create(%device : !vm.ref<!hal.device>, %push_constants : i32, %set_layouts : !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout> attributes {nosideeffects, sym_visibility = "private"}
    vm.rodata private @_utf8_tensor_3C6209B4FD120BDC {alignment = 1 : i64} "tensor"
    vm.func private @matmul_static(%arg0: !vm.ref<!hal.buffer_view>, %arg1: !vm.ref<!hal.buffer_view>, %arg2: !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer_view> {
      %c2 = vm.const.i32 2
      %null = vm.const.ref.zero : !vm.ref<!hal.fence>
      %c13 = vm.const.i32 13
      %c28 = vm.const.i32 28
      %zero = vm.const.i32.zero
      %c3 = vm.const.i32 3
      %c17 = vm.const.i32 17
      %c3075 = vm.const.i32 3075
      %c16 = vm.const.i32 16
      %c5 = vm.const.i64 5
      %c1 = vm.const.i32 1
      %c553648160 = vm.const.i32 553648160
      %c1_0 = vm.const.i64 1
      %c3_1 = vm.const.i64 3
      %c36 = vm.const.i64 36
      %c60 = vm.const.i64 60
      %zero_2 = vm.const.i64.zero
      %c-1 = vm.const.i64 -1
      %c2_3 = vm.const.i64 2
      %c-1_4 = vm.const.i32 -1
      %_device_query_0 = vm.global.load.i32 @_device_query_0 : i32
      %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      %_executable_matmul_static_dispatch_0 = vm.global.load.ref @_executable_matmul_static_dispatch_0 : !vm.ref<!hal.executable>
      %_utf8_tensor_3C6209B4FD120BDC = vm.const.ref.rodata @_utf8_tensor_3C6209B4FD120BDC : !vm.buffer
      vm.call.variadic @hal.buffer_view.assert(%arg0, %_utf8_tensor_3C6209B4FD120BDC, %c553648160, %c1, [%c3_1, %c5]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref = vm.call @hal.buffer_view.buffer(%arg0) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      %ref_5 = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
      %ref_6 = vm.call @hal.device.allocator(%ref_5) {nosideeffects} : (!vm.ref<!hal.device>) -> !vm.ref<!hal.allocator>
      vm.call @hal.buffer.assert(%ref, %_utf8_tensor_3C6209B4FD120BDC, %ref_6, %c60, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      vm.call.variadic @hal.buffer_view.assert(%arg1, %_utf8_tensor_3C6209B4FD120BDC, %c553648160, %c1, [%c5, %c3_1]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref_7 = vm.call @hal.buffer_view.buffer(%arg1) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      vm.call @hal.buffer.assert(%ref_7, %_utf8_tensor_3C6209B4FD120BDC, %ref_6, %c60, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      vm.call.variadic @hal.buffer_view.assert(%arg2, %_utf8_tensor_3C6209B4FD120BDC, %c553648160, %c1, [%c3_1, %c3_1]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref_8 = vm.call @hal.buffer_view.buffer(%arg2) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      vm.call @hal.buffer.assert(%ref_8, %_utf8_tensor_3C6209B4FD120BDC, %ref_6, %c36, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      %ref_9 = vm.call @hal.command_buffer.create(%ref_5, %c17, %c3, %zero) : (!vm.ref<!hal.device>, i32, i32, i32) -> !vm.ref<!hal.command_buffer>
      vm.cond_br %_device_query_0, ^bb1, ^bb4
    ^bb1:  // pred: ^bb0
      vm.call.variadic @hal.command_buffer.push_descriptor_set(%ref_9, %_pipeline_layout_0, %zero_2, [(%zero_2, %zero, %ref, %zero_2, %c60), (%c1_0, %zero, %ref_7, %zero_2, %c60), (%c2_3, %zero, %ref_8, %zero_2, %c36)]) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.pipeline_layout>, i32, tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
      vm.call @hal.command_buffer.dispatch(%ref_9, %_executable_matmul_static_dispatch_0, %zero, %c1, %c1, %c1) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.executable>, i32, i32, i32, i32) -> ()
      vm.call @hal.command_buffer.execution_barrier(%ref_9, %c28, %c13, %zero) : (!vm.ref<!hal.command_buffer>, i32, i32, i32) -> ()
      vm.call @hal.command_buffer.finalize(%ref_9) : (!vm.ref<!hal.command_buffer>) -> ()
      %ref_10 = vm.call @hal.fence.create(%ref_5, %zero) : (!vm.ref<!hal.device>, i32) -> !vm.ref<!hal.fence>
      vm.call.variadic @hal.device.queue.execute(%ref_5, %c-1, %null, %ref_10, [%ref_9]) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, !vm.ref<!hal.command_buffer> ...)
      %0 = vm.call.variadic @hal.fence.await(%c-1_4, [%ref_10]) : (i32, !vm.ref<!hal.fence> ...) -> i32
      vm.cond_br %0, ^bb3, ^bb2
    ^bb2:  // pred: ^bb1
      %ref_11 = vm.call.variadic @hal.buffer_view.create(%ref_8, %zero_2, %c36, %c553648160, %c1, [%c3_1, %c3_1]) {nosideeffects} : (!vm.ref<!hal.buffer>, i64, i64, i32, i32, i64 ...) -> !vm.ref<!hal.buffer_view>
      vm.return %ref_11 : !vm.ref<!hal.buffer_view>
    ^bb3:  // pred: ^bb1
      vm.fail %0, "failed to wait on timepoint"
    ^bb4:  // pred: ^bb0
      vm.fail %c2, "device not supported in the compiled configuration"
    }
    vm.export @matmul_static attributes {iree.abi.stub}
  }
}


// -----// IR Dump After FoldGlobals (iree-util-fold-globals) //----- //
#executable_target_cuda_nvptx_fb = #hal.executable.target<"cuda", "cuda-nvptx-fb", {target_arch = "sm_80"}>
#device_target_cuda = #hal.device.target<"cuda", {executable_targets = [#executable_target_cuda_nvptx_fb], legacy_sync}>
module attributes {hal.device.targets = [#device_target_cuda], vm.toplevel} {
  vm.module public @module {
    vm.global.i32 private @_device_query_0 : i32
    vm.global.ref private @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    vm.global.ref private @_executable_matmul_static_dispatch_0 : !vm.ref<!hal.executable>
    vm.rodata private @matmul_static_dispatch_0_cuda_nvptx_fb {alignment = 16 : i64, mime_type = "application/x-flatbuffers"} dense<"0x08000000435544417CF8FFFF10000000480000003C000000500000000100000004000000250000006D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F3378337835000000010000000000000001000000030000000300000001000000200700002F2F0A2F2F2047656E657261746564206279204C4C564D204E56505458204261636B2D456E640A2F2F0A0A2E76657273696F6E20372E300A2E74617267657420736D5F38300A2E616464726573735F73697A652036340A0A092F2F202E676C6F626C096D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378350A0A2E76697369626C65202E656E747279206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F3378337835280A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F302C0A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F312C0A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F320A290A2E6D61786E74696420332C20332C20310A7B0A092E726567202E623332200925723C333E3B0A092E726567202E663332200925663C32323E3B0A092E726567202E62363420092572643C31363E3B0A0A096C642E706172616D2E7536342009257264312C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F305D3B0A096C642E706172616D2E7536342009257264322C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F325D3B0A09637674612E746F2E676C6F62616C2E7536342009257264332C20257264323B0A096C642E706172616D2E7536342009257264342C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F315D3B0A09637674612E746F2E676C6F62616C2E7536342009257264352C20257264343B0A09637674612E746F2E676C6F62616C2E7536342009257264362C20257264313B0A096D6F762E75333220092572312C20257469642E783B0A096376742E7536342E7533322009257264372C202572313B0A096D6F762E75333220092572322C20257469642E793B0A096D756C2E776964652E7533322009257264382C202572322C20333B0A096164642E7336342009257264392C20257264382C20257264373B0A0973686C2E623634200925726431302C20257264392C20323B0A096164642E733634200925726431312C20257264332C2025726431303B0A096C642E676C6F62616C2E66333220092566312C205B25726431315D3B0A096D756C2E776964652E753332200925726431322C202572322C2032303B0A096164642E733634200925726431332C20257264362C2025726431323B0A096C642E676C6F62616C2E6E632E66333220092566322C205B25726431335D3B0A096D756C2E776964652E753332200925726431342C202572312C20343B0A096164642E733634200925726431352C20257264352C2025726431343B0A096C642E676C6F62616C2E6E632E66333220092566332C205B25726431355D3B0A096D756C2E726E2E66333220092566342C202566322C202566333B0A096164642E726E2E66333220092566352C202566312C202566343B0A096C642E676C6F62616C2E6E632E66333220092566362C205B25726431332B345D3B0A096C642E676C6F62616C2E6E632E66333220092566372C205B25726431352B31325D3B0A096D756C2E726E2E66333220092566382C202566362C202566373B0A096164642E726E2E66333220092566392C202566352C202566383B0A096C642E676C6F62616C2E6E632E6633322009256631302C205B25726431332B385D3B0A096C642E676C6F62616C2E6E632E6633322009256631312C205B25726431352B32345D3B0A096D756C2E726E2E6633322009256631322C20256631302C20256631313B0A096164642E726E2E6633322009256631332C202566392C20256631323B0A096C642E676C6F62616C2E6E632E6633322009256631342C205B25726431332B31325D3B0A096C642E676C6F62616C2E6E632E6633322009256631352C205B25726431352B33365D3B0A096D756C2E726E2E6633322009256631362C20256631342C20256631353B0A096164642E726E2E6633322009256631372C20256631332C20256631363B0A0973742E676C6F62616C2E66333220095B25726431315D2C20256631373B0A096C642E676C6F62616C2E6E632E6633322009256631382C205B25726431332B31365D3B0A096C642E676C6F62616C2E6E632E6633322009256631392C205B25726431352B34385D3B0A096D756C2E726E2E6633322009256632302C20256631382C20256631393B0A096164642E726E2E6633322009256632312C20256631372C20256632303B0A0973742E676C6F62616C2E66333220095B25726431315D2C20256632313B0A097265743B0A0A7D0A0C001400040008000C001000"> : vector<1944xi8>
    vm.rodata private @_utf8_hal_executable_format_EAB228F999C2D3A1 {alignment = 1 : i64} "hal.executable.format"
    vm.rodata private @_utf8_cuda_nvptx_fb_B15B42B96FDBACC {alignment = 1 : i64} "cuda-nvptx-fb"
    vm.initializer {
      %null = vm.const.ref.zero : !vm.ref<!hal.executable>
      %null_0 = vm.const.ref.zero : !vm.buffer
      %c2 = vm.const.i32 2
      %c7 = vm.const.i32 7
      %zero = vm.const.i32.zero
      %c1 = vm.const.i32 1
      %ref = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
      %_utf8_hal_executable_format_EAB228F999C2D3A1 = vm.const.ref.rodata @_utf8_hal_executable_format_EAB228F999C2D3A1 : !vm.buffer
      %_utf8_cuda_nvptx_fb_B15B42B96FDBACC = vm.const.ref.rodata @_utf8_cuda_nvptx_fb_B15B42B96FDBACC : !vm.buffer
      %0:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_executable_format_EAB228F999C2D3A1, %_utf8_cuda_nvptx_fb_B15B42B96FDBACC) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
      %1 = vm.trunc.i64.i32 %0#1 : i64 -> i32
      %2 = vm.and.i32 %1, %c1 : i32
      %3 = vm.select.i32 %0#0, %2, %zero : i32
      %ref_1 = vm.call.variadic @hal.descriptor_set_layout.create(%ref, %zero, [(%zero, %c7, %c1), (%c1, %c7, %c1), (%c2, %c7, %zero)]) {nosideeffects} : (!vm.ref<!hal.device>, i32, tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout>
      %ref_2 = vm.call.variadic @hal.pipeline_layout.create(%ref, %zero, [%ref_1]) {nosideeffects} : (!vm.ref<!hal.device>, i32, !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout>
      vm.global.store.i32 %3, @_device_query_0 : i32
      vm.global.store.ref %ref_2, @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      vm.cond_br %3, ^bb1, ^bb2
    ^bb1:  // pred: ^bb0
      %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      %matmul_static_dispatch_0_cuda_nvptx_fb = vm.const.ref.rodata @matmul_static_dispatch_0_cuda_nvptx_fb : !vm.buffer
      %ref_3 = vm.call.variadic @hal.executable.create(%ref, %_utf8_cuda_nvptx_fb_B15B42B96FDBACC, %matmul_static_dispatch_0_cuda_nvptx_fb, %null_0, [%_pipeline_layout_0]) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer, !vm.buffer, !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable>
      vm.br ^bb3(%ref_3 : !vm.ref<!hal.executable>)
    ^bb2:  // pred: ^bb0
      vm.br ^bb3(%null : !vm.ref<!hal.executable>)
    ^bb3(%4: !vm.ref<!hal.executable>):  // 2 preds: ^bb1, ^bb2
      vm.global.store.ref %4, @_executable_matmul_static_dispatch_0 : !vm.ref<!hal.executable>
      vm.return
    }
    vm.import @hal.ex.shared_device() -> !vm.ref<!hal.device> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.buffer.assert(%buffer : !vm.ref<!hal.buffer>, %message : !vm.buffer, %allocator : !vm.ref<!hal.allocator>, %minimum_length : i64, %memory_types : i32, %buffer_usage : i32) attributes {sym_visibility = "private"}
    vm.import @hal.buffer_view.create(%buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %source_length : i64, %element_type : i32, %encoding_type : i32, %shape : i64 ...) -> !vm.ref<!hal.buffer_view> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.buffer_view.assert(%buffer_view : !vm.ref<!hal.buffer_view>, %message : !vm.buffer, %element_type : i32, %encoding_type : i32, %shape : i64 ...) attributes {sym_visibility = "private"}
    vm.import @hal.buffer_view.buffer(%buffer_view : !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.command_buffer.create(%device : !vm.ref<!hal.device>, %modes : i32, %command_categories : i32, %binding_capacity : i32) -> !vm.ref<!hal.command_buffer> attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.finalize(%command_buffer : !vm.ref<!hal.command_buffer>) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.execution_barrier(%command_buffer : !vm.ref<!hal.command_buffer>, %source_stage_mask : i32, %target_stage_mask : i32, %flags : i32) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.push_descriptor_set(%command_buffer : !vm.ref<!hal.command_buffer>, %pipeline_layout : !vm.ref<!hal.pipeline_layout>, %set : i32, %bindings : tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.dispatch(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroup_x : i32, %workgroup_y : i32, %workgroup_z : i32) attributes {sym_visibility = "private"}
    vm.import @hal.descriptor_set_layout.create(%device : !vm.ref<!hal.device>, %flags : i32, %bindings : tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.device.allocator(%device : !vm.ref<!hal.device>) -> !vm.ref<!hal.allocator> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.device.query.i64(%device : !vm.ref<!hal.device>, %category : !vm.buffer, %key : !vm.buffer) -> (i32, i64) attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.device.queue.execute(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %command_buffers : !vm.ref<!hal.command_buffer> ...) attributes {sym_visibility = "private"}
    vm.import @hal.executable.create(%device : !vm.ref<!hal.device>, %executable_format : !vm.buffer, %executable_data : !vm.buffer, %constants : !vm.buffer, %pipeline_layouts : !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.fence.create(%device : !vm.ref<!hal.device>, %flags : i32) -> !vm.ref<!hal.fence> attributes {sym_visibility = "private"}
    vm.import @hal.fence.await(%timeout_millis : i32, %fences : !vm.ref<!hal.fence> ...) -> i32 attributes {sym_visibility = "private", vm.yield}
    vm.import @hal.pipeline_layout.create(%device : !vm.ref<!hal.device>, %push_constants : i32, %set_layouts : !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout> attributes {nosideeffects, sym_visibility = "private"}
    vm.rodata private @_utf8_tensor_3C6209B4FD120BDC {alignment = 1 : i64} "tensor"
    vm.func private @matmul_static(%arg0: !vm.ref<!hal.buffer_view>, %arg1: !vm.ref<!hal.buffer_view>, %arg2: !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer_view> {
      %c2 = vm.const.i32 2
      %null = vm.const.ref.zero : !vm.ref<!hal.fence>
      %c13 = vm.const.i32 13
      %c28 = vm.const.i32 28
      %zero = vm.const.i32.zero
      %c3 = vm.const.i32 3
      %c17 = vm.const.i32 17
      %c3075 = vm.const.i32 3075
      %c16 = vm.const.i32 16
      %c5 = vm.const.i64 5
      %c1 = vm.const.i32 1
      %c553648160 = vm.const.i32 553648160
      %c1_0 = vm.const.i64 1
      %c3_1 = vm.const.i64 3
      %c36 = vm.const.i64 36
      %c60 = vm.const.i64 60
      %zero_2 = vm.const.i64.zero
      %c-1 = vm.const.i64 -1
      %c2_3 = vm.const.i64 2
      %c-1_4 = vm.const.i32 -1
      %_device_query_0 = vm.global.load.i32 @_device_query_0 : i32
      %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      %_executable_matmul_static_dispatch_0 = vm.global.load.ref @_executable_matmul_static_dispatch_0 : !vm.ref<!hal.executable>
      %_utf8_tensor_3C6209B4FD120BDC = vm.const.ref.rodata @_utf8_tensor_3C6209B4FD120BDC : !vm.buffer
      vm.call.variadic @hal.buffer_view.assert(%arg0, %_utf8_tensor_3C6209B4FD120BDC, %c553648160, %c1, [%c3_1, %c5]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref = vm.call @hal.buffer_view.buffer(%arg0) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      %ref_5 = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
      %ref_6 = vm.call @hal.device.allocator(%ref_5) {nosideeffects} : (!vm.ref<!hal.device>) -> !vm.ref<!hal.allocator>
      vm.call @hal.buffer.assert(%ref, %_utf8_tensor_3C6209B4FD120BDC, %ref_6, %c60, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      vm.call.variadic @hal.buffer_view.assert(%arg1, %_utf8_tensor_3C6209B4FD120BDC, %c553648160, %c1, [%c5, %c3_1]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref_7 = vm.call @hal.buffer_view.buffer(%arg1) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      vm.call @hal.buffer.assert(%ref_7, %_utf8_tensor_3C6209B4FD120BDC, %ref_6, %c60, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      vm.call.variadic @hal.buffer_view.assert(%arg2, %_utf8_tensor_3C6209B4FD120BDC, %c553648160, %c1, [%c3_1, %c3_1]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref_8 = vm.call @hal.buffer_view.buffer(%arg2) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      vm.call @hal.buffer.assert(%ref_8, %_utf8_tensor_3C6209B4FD120BDC, %ref_6, %c36, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      %ref_9 = vm.call @hal.command_buffer.create(%ref_5, %c17, %c3, %zero) : (!vm.ref<!hal.device>, i32, i32, i32) -> !vm.ref<!hal.command_buffer>
      vm.cond_br %_device_query_0, ^bb1, ^bb4
    ^bb1:  // pred: ^bb0
      vm.call.variadic @hal.command_buffer.push_descriptor_set(%ref_9, %_pipeline_layout_0, %zero_2, [(%zero_2, %zero, %ref, %zero_2, %c60), (%c1_0, %zero, %ref_7, %zero_2, %c60), (%c2_3, %zero, %ref_8, %zero_2, %c36)]) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.pipeline_layout>, i32, tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
      vm.call @hal.command_buffer.dispatch(%ref_9, %_executable_matmul_static_dispatch_0, %zero, %c1, %c1, %c1) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.executable>, i32, i32, i32, i32) -> ()
      vm.call @hal.command_buffer.execution_barrier(%ref_9, %c28, %c13, %zero) : (!vm.ref<!hal.command_buffer>, i32, i32, i32) -> ()
      vm.call @hal.command_buffer.finalize(%ref_9) : (!vm.ref<!hal.command_buffer>) -> ()
      %ref_10 = vm.call @hal.fence.create(%ref_5, %zero) : (!vm.ref<!hal.device>, i32) -> !vm.ref<!hal.fence>
      vm.call.variadic @hal.device.queue.execute(%ref_5, %c-1, %null, %ref_10, [%ref_9]) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, !vm.ref<!hal.command_buffer> ...)
      %0 = vm.call.variadic @hal.fence.await(%c-1_4, [%ref_10]) : (i32, !vm.ref<!hal.fence> ...) -> i32
      vm.cond_br %0, ^bb3, ^bb2
    ^bb2:  // pred: ^bb1
      %ref_11 = vm.call.variadic @hal.buffer_view.create(%ref_8, %zero_2, %c36, %c553648160, %c1, [%c3_1, %c3_1]) {nosideeffects} : (!vm.ref<!hal.buffer>, i64, i64, i32, i32, i64 ...) -> !vm.ref<!hal.buffer_view>
      vm.return %ref_11 : !vm.ref<!hal.buffer_view>
    ^bb3:  // pred: ^bb1
      vm.fail %0, "failed to wait on timepoint"
    ^bb4:  // pred: ^bb0
      vm.fail %c2, "device not supported in the compiled configuration"
    }
    vm.export @matmul_static attributes {iree.abi.stub}
  }
}


// -----// IR Dump After FuseGlobals (iree-util-fuse-globals) //----- //
#executable_target_cuda_nvptx_fb = #hal.executable.target<"cuda", "cuda-nvptx-fb", {target_arch = "sm_80"}>
#device_target_cuda = #hal.device.target<"cuda", {executable_targets = [#executable_target_cuda_nvptx_fb], legacy_sync}>
module attributes {hal.device.targets = [#device_target_cuda], vm.toplevel} {
  vm.module public @module {
    vm.global.i32 private @_device_query_0 : i32
    vm.global.ref private @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    vm.global.ref private @_executable_matmul_static_dispatch_0 : !vm.ref<!hal.executable>
    vm.rodata private @matmul_static_dispatch_0_cuda_nvptx_fb {alignment = 16 : i64, mime_type = "application/x-flatbuffers"} dense<"0x08000000435544417CF8FFFF10000000480000003C000000500000000100000004000000250000006D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F3378337835000000010000000000000001000000030000000300000001000000200700002F2F0A2F2F2047656E657261746564206279204C4C564D204E56505458204261636B2D456E640A2F2F0A0A2E76657273696F6E20372E300A2E74617267657420736D5F38300A2E616464726573735F73697A652036340A0A092F2F202E676C6F626C096D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378350A0A2E76697369626C65202E656E747279206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F3378337835280A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F302C0A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F312C0A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F320A290A2E6D61786E74696420332C20332C20310A7B0A092E726567202E623332200925723C333E3B0A092E726567202E663332200925663C32323E3B0A092E726567202E62363420092572643C31363E3B0A0A096C642E706172616D2E7536342009257264312C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F305D3B0A096C642E706172616D2E7536342009257264322C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F325D3B0A09637674612E746F2E676C6F62616C2E7536342009257264332C20257264323B0A096C642E706172616D2E7536342009257264342C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F315D3B0A09637674612E746F2E676C6F62616C2E7536342009257264352C20257264343B0A09637674612E746F2E676C6F62616C2E7536342009257264362C20257264313B0A096D6F762E75333220092572312C20257469642E783B0A096376742E7536342E7533322009257264372C202572313B0A096D6F762E75333220092572322C20257469642E793B0A096D756C2E776964652E7533322009257264382C202572322C20333B0A096164642E7336342009257264392C20257264382C20257264373B0A0973686C2E623634200925726431302C20257264392C20323B0A096164642E733634200925726431312C20257264332C2025726431303B0A096C642E676C6F62616C2E66333220092566312C205B25726431315D3B0A096D756C2E776964652E753332200925726431322C202572322C2032303B0A096164642E733634200925726431332C20257264362C2025726431323B0A096C642E676C6F62616C2E6E632E66333220092566322C205B25726431335D3B0A096D756C2E776964652E753332200925726431342C202572312C20343B0A096164642E733634200925726431352C20257264352C2025726431343B0A096C642E676C6F62616C2E6E632E66333220092566332C205B25726431355D3B0A096D756C2E726E2E66333220092566342C202566322C202566333B0A096164642E726E2E66333220092566352C202566312C202566343B0A096C642E676C6F62616C2E6E632E66333220092566362C205B25726431332B345D3B0A096C642E676C6F62616C2E6E632E66333220092566372C205B25726431352B31325D3B0A096D756C2E726E2E66333220092566382C202566362C202566373B0A096164642E726E2E66333220092566392C202566352C202566383B0A096C642E676C6F62616C2E6E632E6633322009256631302C205B25726431332B385D3B0A096C642E676C6F62616C2E6E632E6633322009256631312C205B25726431352B32345D3B0A096D756C2E726E2E6633322009256631322C20256631302C20256631313B0A096164642E726E2E6633322009256631332C202566392C20256631323B0A096C642E676C6F62616C2E6E632E6633322009256631342C205B25726431332B31325D3B0A096C642E676C6F62616C2E6E632E6633322009256631352C205B25726431352B33365D3B0A096D756C2E726E2E6633322009256631362C20256631342C20256631353B0A096164642E726E2E6633322009256631372C20256631332C20256631363B0A0973742E676C6F62616C2E66333220095B25726431315D2C20256631373B0A096C642E676C6F62616C2E6E632E6633322009256631382C205B25726431332B31365D3B0A096C642E676C6F62616C2E6E632E6633322009256631392C205B25726431352B34385D3B0A096D756C2E726E2E6633322009256632302C20256631382C20256631393B0A096164642E726E2E6633322009256632312C20256631372C20256632303B0A0973742E676C6F62616C2E66333220095B25726431315D2C20256632313B0A097265743B0A0A7D0A0C001400040008000C001000"> : vector<1944xi8>
    vm.rodata private @_utf8_hal_executable_format_EAB228F999C2D3A1 {alignment = 1 : i64} "hal.executable.format"
    vm.rodata private @_utf8_cuda_nvptx_fb_B15B42B96FDBACC {alignment = 1 : i64} "cuda-nvptx-fb"
    vm.initializer {
      %null = vm.const.ref.zero : !vm.ref<!hal.executable>
      %null_0 = vm.const.ref.zero : !vm.buffer
      %c2 = vm.const.i32 2
      %c7 = vm.const.i32 7
      %zero = vm.const.i32.zero
      %c1 = vm.const.i32 1
      %ref = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
      %_utf8_hal_executable_format_EAB228F999C2D3A1 = vm.const.ref.rodata @_utf8_hal_executable_format_EAB228F999C2D3A1 : !vm.buffer
      %_utf8_cuda_nvptx_fb_B15B42B96FDBACC = vm.const.ref.rodata @_utf8_cuda_nvptx_fb_B15B42B96FDBACC : !vm.buffer
      %0:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_executable_format_EAB228F999C2D3A1, %_utf8_cuda_nvptx_fb_B15B42B96FDBACC) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
      %1 = vm.trunc.i64.i32 %0#1 : i64 -> i32
      %2 = vm.and.i32 %1, %c1 : i32
      %3 = vm.select.i32 %0#0, %2, %zero : i32
      %ref_1 = vm.call.variadic @hal.descriptor_set_layout.create(%ref, %zero, [(%zero, %c7, %c1), (%c1, %c7, %c1), (%c2, %c7, %zero)]) {nosideeffects} : (!vm.ref<!hal.device>, i32, tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout>
      %ref_2 = vm.call.variadic @hal.pipeline_layout.create(%ref, %zero, [%ref_1]) {nosideeffects} : (!vm.ref<!hal.device>, i32, !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout>
      vm.global.store.i32 %3, @_device_query_0 : i32
      vm.global.store.ref %ref_2, @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      vm.cond_br %3, ^bb1, ^bb2
    ^bb1:  // pred: ^bb0
      %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      %matmul_static_dispatch_0_cuda_nvptx_fb = vm.const.ref.rodata @matmul_static_dispatch_0_cuda_nvptx_fb : !vm.buffer
      %ref_3 = vm.call.variadic @hal.executable.create(%ref, %_utf8_cuda_nvptx_fb_B15B42B96FDBACC, %matmul_static_dispatch_0_cuda_nvptx_fb, %null_0, [%_pipeline_layout_0]) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer, !vm.buffer, !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable>
      vm.br ^bb3(%ref_3 : !vm.ref<!hal.executable>)
    ^bb2:  // pred: ^bb0
      vm.br ^bb3(%null : !vm.ref<!hal.executable>)
    ^bb3(%4: !vm.ref<!hal.executable>):  // 2 preds: ^bb1, ^bb2
      vm.global.store.ref %4, @_executable_matmul_static_dispatch_0 : !vm.ref<!hal.executable>
      vm.return
    }
    vm.import @hal.ex.shared_device() -> !vm.ref<!hal.device> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.buffer.assert(%buffer : !vm.ref<!hal.buffer>, %message : !vm.buffer, %allocator : !vm.ref<!hal.allocator>, %minimum_length : i64, %memory_types : i32, %buffer_usage : i32) attributes {sym_visibility = "private"}
    vm.import @hal.buffer_view.create(%buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %source_length : i64, %element_type : i32, %encoding_type : i32, %shape : i64 ...) -> !vm.ref<!hal.buffer_view> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.buffer_view.assert(%buffer_view : !vm.ref<!hal.buffer_view>, %message : !vm.buffer, %element_type : i32, %encoding_type : i32, %shape : i64 ...) attributes {sym_visibility = "private"}
    vm.import @hal.buffer_view.buffer(%buffer_view : !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.command_buffer.create(%device : !vm.ref<!hal.device>, %modes : i32, %command_categories : i32, %binding_capacity : i32) -> !vm.ref<!hal.command_buffer> attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.finalize(%command_buffer : !vm.ref<!hal.command_buffer>) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.execution_barrier(%command_buffer : !vm.ref<!hal.command_buffer>, %source_stage_mask : i32, %target_stage_mask : i32, %flags : i32) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.push_descriptor_set(%command_buffer : !vm.ref<!hal.command_buffer>, %pipeline_layout : !vm.ref<!hal.pipeline_layout>, %set : i32, %bindings : tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.dispatch(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroup_x : i32, %workgroup_y : i32, %workgroup_z : i32) attributes {sym_visibility = "private"}
    vm.import @hal.descriptor_set_layout.create(%device : !vm.ref<!hal.device>, %flags : i32, %bindings : tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.device.allocator(%device : !vm.ref<!hal.device>) -> !vm.ref<!hal.allocator> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.device.query.i64(%device : !vm.ref<!hal.device>, %category : !vm.buffer, %key : !vm.buffer) -> (i32, i64) attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.device.queue.execute(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %command_buffers : !vm.ref<!hal.command_buffer> ...) attributes {sym_visibility = "private"}
    vm.import @hal.executable.create(%device : !vm.ref<!hal.device>, %executable_format : !vm.buffer, %executable_data : !vm.buffer, %constants : !vm.buffer, %pipeline_layouts : !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.fence.create(%device : !vm.ref<!hal.device>, %flags : i32) -> !vm.ref<!hal.fence> attributes {sym_visibility = "private"}
    vm.import @hal.fence.await(%timeout_millis : i32, %fences : !vm.ref<!hal.fence> ...) -> i32 attributes {sym_visibility = "private", vm.yield}
    vm.import @hal.pipeline_layout.create(%device : !vm.ref<!hal.device>, %push_constants : i32, %set_layouts : !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout> attributes {nosideeffects, sym_visibility = "private"}
    vm.rodata private @_utf8_tensor_3C6209B4FD120BDC {alignment = 1 : i64} "tensor"
    vm.func private @matmul_static(%arg0: !vm.ref<!hal.buffer_view>, %arg1: !vm.ref<!hal.buffer_view>, %arg2: !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer_view> {
      %c2 = vm.const.i32 2
      %null = vm.const.ref.zero : !vm.ref<!hal.fence>
      %c13 = vm.const.i32 13
      %c28 = vm.const.i32 28
      %zero = vm.const.i32.zero
      %c3 = vm.const.i32 3
      %c17 = vm.const.i32 17
      %c3075 = vm.const.i32 3075
      %c16 = vm.const.i32 16
      %c5 = vm.const.i64 5
      %c1 = vm.const.i32 1
      %c553648160 = vm.const.i32 553648160
      %c1_0 = vm.const.i64 1
      %c3_1 = vm.const.i64 3
      %c36 = vm.const.i64 36
      %c60 = vm.const.i64 60
      %zero_2 = vm.const.i64.zero
      %c-1 = vm.const.i64 -1
      %c2_3 = vm.const.i64 2
      %c-1_4 = vm.const.i32 -1
      %_device_query_0 = vm.global.load.i32 @_device_query_0 : i32
      %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      %_executable_matmul_static_dispatch_0 = vm.global.load.ref @_executable_matmul_static_dispatch_0 : !vm.ref<!hal.executable>
      %_utf8_tensor_3C6209B4FD120BDC = vm.const.ref.rodata @_utf8_tensor_3C6209B4FD120BDC : !vm.buffer
      vm.call.variadic @hal.buffer_view.assert(%arg0, %_utf8_tensor_3C6209B4FD120BDC, %c553648160, %c1, [%c3_1, %c5]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref = vm.call @hal.buffer_view.buffer(%arg0) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      %ref_5 = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
      %ref_6 = vm.call @hal.device.allocator(%ref_5) {nosideeffects} : (!vm.ref<!hal.device>) -> !vm.ref<!hal.allocator>
      vm.call @hal.buffer.assert(%ref, %_utf8_tensor_3C6209B4FD120BDC, %ref_6, %c60, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      vm.call.variadic @hal.buffer_view.assert(%arg1, %_utf8_tensor_3C6209B4FD120BDC, %c553648160, %c1, [%c5, %c3_1]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref_7 = vm.call @hal.buffer_view.buffer(%arg1) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      vm.call @hal.buffer.assert(%ref_7, %_utf8_tensor_3C6209B4FD120BDC, %ref_6, %c60, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      vm.call.variadic @hal.buffer_view.assert(%arg2, %_utf8_tensor_3C6209B4FD120BDC, %c553648160, %c1, [%c3_1, %c3_1]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref_8 = vm.call @hal.buffer_view.buffer(%arg2) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      vm.call @hal.buffer.assert(%ref_8, %_utf8_tensor_3C6209B4FD120BDC, %ref_6, %c36, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      %ref_9 = vm.call @hal.command_buffer.create(%ref_5, %c17, %c3, %zero) : (!vm.ref<!hal.device>, i32, i32, i32) -> !vm.ref<!hal.command_buffer>
      vm.cond_br %_device_query_0, ^bb1, ^bb4
    ^bb1:  // pred: ^bb0
      vm.call.variadic @hal.command_buffer.push_descriptor_set(%ref_9, %_pipeline_layout_0, %zero_2, [(%zero_2, %zero, %ref, %zero_2, %c60), (%c1_0, %zero, %ref_7, %zero_2, %c60), (%c2_3, %zero, %ref_8, %zero_2, %c36)]) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.pipeline_layout>, i32, tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
      vm.call @hal.command_buffer.dispatch(%ref_9, %_executable_matmul_static_dispatch_0, %zero, %c1, %c1, %c1) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.executable>, i32, i32, i32, i32) -> ()
      vm.call @hal.command_buffer.execution_barrier(%ref_9, %c28, %c13, %zero) : (!vm.ref<!hal.command_buffer>, i32, i32, i32) -> ()
      vm.call @hal.command_buffer.finalize(%ref_9) : (!vm.ref<!hal.command_buffer>) -> ()
      %ref_10 = vm.call @hal.fence.create(%ref_5, %zero) : (!vm.ref<!hal.device>, i32) -> !vm.ref<!hal.fence>
      vm.call.variadic @hal.device.queue.execute(%ref_5, %c-1, %null, %ref_10, [%ref_9]) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, !vm.ref<!hal.command_buffer> ...)
      %0 = vm.call.variadic @hal.fence.await(%c-1_4, [%ref_10]) : (i32, !vm.ref<!hal.fence> ...) -> i32
      vm.cond_br %0, ^bb3, ^bb2
    ^bb2:  // pred: ^bb1
      %ref_11 = vm.call.variadic @hal.buffer_view.create(%ref_8, %zero_2, %c36, %c553648160, %c1, [%c3_1, %c3_1]) {nosideeffects} : (!vm.ref<!hal.buffer>, i64, i64, i32, i32, i64 ...) -> !vm.ref<!hal.buffer_view>
      vm.return %ref_11 : !vm.ref<!hal.buffer_view>
    ^bb3:  // pred: ^bb1
      vm.fail %0, "failed to wait on timepoint"
    ^bb4:  // pred: ^bb0
      vm.fail %c2, "device not supported in the compiled configuration"
    }
    vm.export @matmul_static attributes {iree.abi.stub}
  }
}


// -----// IR Dump After mlir::iree_compiler::IREE::VM::GlobalInitializationPass (iree-vm-global-initialization) //----- //
vm.module public @module {
  vm.global.i32 private mutable @_device_query_0 : i32
  vm.global.ref private mutable @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
  vm.global.ref private mutable @_executable_matmul_static_dispatch_0 : !vm.ref<!hal.executable>
  vm.rodata private @matmul_static_dispatch_0_cuda_nvptx_fb {alignment = 16 : i64, mime_type = "application/x-flatbuffers"} dense<"0x08000000435544417CF8FFFF10000000480000003C000000500000000100000004000000250000006D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F3378337835000000010000000000000001000000030000000300000001000000200700002F2F0A2F2F2047656E657261746564206279204C4C564D204E56505458204261636B2D456E640A2F2F0A0A2E76657273696F6E20372E300A2E74617267657420736D5F38300A2E616464726573735F73697A652036340A0A092F2F202E676C6F626C096D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378350A0A2E76697369626C65202E656E747279206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F3378337835280A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F302C0A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F312C0A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F320A290A2E6D61786E74696420332C20332C20310A7B0A092E726567202E623332200925723C333E3B0A092E726567202E663332200925663C32323E3B0A092E726567202E62363420092572643C31363E3B0A0A096C642E706172616D2E7536342009257264312C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F305D3B0A096C642E706172616D2E7536342009257264322C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F325D3B0A09637674612E746F2E676C6F62616C2E7536342009257264332C20257264323B0A096C642E706172616D2E7536342009257264342C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F315D3B0A09637674612E746F2E676C6F62616C2E7536342009257264352C20257264343B0A09637674612E746F2E676C6F62616C2E7536342009257264362C20257264313B0A096D6F762E75333220092572312C20257469642E783B0A096376742E7536342E7533322009257264372C202572313B0A096D6F762E75333220092572322C20257469642E793B0A096D756C2E776964652E7533322009257264382C202572322C20333B0A096164642E7336342009257264392C20257264382C20257264373B0A0973686C2E623634200925726431302C20257264392C20323B0A096164642E733634200925726431312C20257264332C2025726431303B0A096C642E676C6F62616C2E66333220092566312C205B25726431315D3B0A096D756C2E776964652E753332200925726431322C202572322C2032303B0A096164642E733634200925726431332C20257264362C2025726431323B0A096C642E676C6F62616C2E6E632E66333220092566322C205B25726431335D3B0A096D756C2E776964652E753332200925726431342C202572312C20343B0A096164642E733634200925726431352C20257264352C2025726431343B0A096C642E676C6F62616C2E6E632E66333220092566332C205B25726431355D3B0A096D756C2E726E2E66333220092566342C202566322C202566333B0A096164642E726E2E66333220092566352C202566312C202566343B0A096C642E676C6F62616C2E6E632E66333220092566362C205B25726431332B345D3B0A096C642E676C6F62616C2E6E632E66333220092566372C205B25726431352B31325D3B0A096D756C2E726E2E66333220092566382C202566362C202566373B0A096164642E726E2E66333220092566392C202566352C202566383B0A096C642E676C6F62616C2E6E632E6633322009256631302C205B25726431332B385D3B0A096C642E676C6F62616C2E6E632E6633322009256631312C205B25726431352B32345D3B0A096D756C2E726E2E6633322009256631322C20256631302C20256631313B0A096164642E726E2E6633322009256631332C202566392C20256631323B0A096C642E676C6F62616C2E6E632E6633322009256631342C205B25726431332B31325D3B0A096C642E676C6F62616C2E6E632E6633322009256631352C205B25726431352B33365D3B0A096D756C2E726E2E6633322009256631362C20256631342C20256631353B0A096164642E726E2E6633322009256631372C20256631332C20256631363B0A0973742E676C6F62616C2E66333220095B25726431315D2C20256631373B0A096C642E676C6F62616C2E6E632E6633322009256631382C205B25726431332B31365D3B0A096C642E676C6F62616C2E6E632E6633322009256631392C205B25726431352B34385D3B0A096D756C2E726E2E6633322009256632302C20256631382C20256631393B0A096164642E726E2E6633322009256632312C20256631372C20256632303B0A0973742E676C6F62616C2E66333220095B25726431315D2C20256632313B0A097265743B0A0A7D0A0C001400040008000C001000"> : vector<1944xi8>
  vm.rodata private @_utf8_hal_executable_format_EAB228F999C2D3A1 {alignment = 1 : i64} "hal.executable.format"
  vm.rodata private @_utf8_cuda_nvptx_fb_B15B42B96FDBACC {alignment = 1 : i64} "cuda-nvptx-fb"
  vm.import @hal.ex.shared_device() -> !vm.ref<!hal.device> attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.buffer.assert(%buffer : !vm.ref<!hal.buffer>, %message : !vm.buffer, %allocator : !vm.ref<!hal.allocator>, %minimum_length : i64, %memory_types : i32, %buffer_usage : i32) attributes {sym_visibility = "private"}
  vm.import @hal.buffer_view.create(%buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %source_length : i64, %element_type : i32, %encoding_type : i32, %shape : i64 ...) -> !vm.ref<!hal.buffer_view> attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.buffer_view.assert(%buffer_view : !vm.ref<!hal.buffer_view>, %message : !vm.buffer, %element_type : i32, %encoding_type : i32, %shape : i64 ...) attributes {sym_visibility = "private"}
  vm.import @hal.buffer_view.buffer(%buffer_view : !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer> attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.command_buffer.create(%device : !vm.ref<!hal.device>, %modes : i32, %command_categories : i32, %binding_capacity : i32) -> !vm.ref<!hal.command_buffer> attributes {sym_visibility = "private"}
  vm.import @hal.command_buffer.finalize(%command_buffer : !vm.ref<!hal.command_buffer>) attributes {sym_visibility = "private"}
  vm.import @hal.command_buffer.execution_barrier(%command_buffer : !vm.ref<!hal.command_buffer>, %source_stage_mask : i32, %target_stage_mask : i32, %flags : i32) attributes {sym_visibility = "private"}
  vm.import @hal.command_buffer.push_descriptor_set(%command_buffer : !vm.ref<!hal.command_buffer>, %pipeline_layout : !vm.ref<!hal.pipeline_layout>, %set : i32, %bindings : tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...) attributes {sym_visibility = "private"}
  vm.import @hal.command_buffer.dispatch(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroup_x : i32, %workgroup_y : i32, %workgroup_z : i32) attributes {sym_visibility = "private"}
  vm.import @hal.descriptor_set_layout.create(%device : !vm.ref<!hal.device>, %flags : i32, %bindings : tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout> attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.device.allocator(%device : !vm.ref<!hal.device>) -> !vm.ref<!hal.allocator> attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.device.query.i64(%device : !vm.ref<!hal.device>, %category : !vm.buffer, %key : !vm.buffer) -> (i32, i64) attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.device.queue.execute(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %command_buffers : !vm.ref<!hal.command_buffer> ...) attributes {sym_visibility = "private"}
  vm.import @hal.executable.create(%device : !vm.ref<!hal.device>, %executable_format : !vm.buffer, %executable_data : !vm.buffer, %constants : !vm.buffer, %pipeline_layouts : !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable> attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.fence.create(%device : !vm.ref<!hal.device>, %flags : i32) -> !vm.ref<!hal.fence> attributes {sym_visibility = "private"}
  vm.import @hal.fence.await(%timeout_millis : i32, %fences : !vm.ref<!hal.fence> ...) -> i32 attributes {sym_visibility = "private", vm.yield}
  vm.import @hal.pipeline_layout.create(%device : !vm.ref<!hal.device>, %push_constants : i32, %set_layouts : !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout> attributes {nosideeffects, sym_visibility = "private"}
  vm.rodata private @_utf8_tensor_3C6209B4FD120BDC {alignment = 1 : i64} "tensor"
  vm.func private @matmul_static(%arg0: !vm.ref<!hal.buffer_view>, %arg1: !vm.ref<!hal.buffer_view>, %arg2: !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer_view> {
    %c2 = vm.const.i32 2
    %null = vm.const.ref.zero : !vm.ref<!hal.fence>
    %c13 = vm.const.i32 13
    %c28 = vm.const.i32 28
    %zero = vm.const.i32.zero
    %c3 = vm.const.i32 3
    %c17 = vm.const.i32 17
    %c3075 = vm.const.i32 3075
    %c16 = vm.const.i32 16
    %c5 = vm.const.i64 5
    %c1 = vm.const.i32 1
    %c553648160 = vm.const.i32 553648160
    %c1_0 = vm.const.i64 1
    %c3_1 = vm.const.i64 3
    %c36 = vm.const.i64 36
    %c60 = vm.const.i64 60
    %zero_2 = vm.const.i64.zero
    %c-1 = vm.const.i64 -1
    %c2_3 = vm.const.i64 2
    %c-1_4 = vm.const.i32 -1
    %_device_query_0 = vm.global.load.i32 @_device_query_0 : i32
    %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    %_executable_matmul_static_dispatch_0 = vm.global.load.ref @_executable_matmul_static_dispatch_0 : !vm.ref<!hal.executable>
    %_utf8_tensor_3C6209B4FD120BDC = vm.const.ref.rodata @_utf8_tensor_3C6209B4FD120BDC : !vm.buffer
    vm.call.variadic @hal.buffer_view.assert(%arg0, %_utf8_tensor_3C6209B4FD120BDC, %c553648160, %c1, [%c3_1, %c5]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
    %ref = vm.call @hal.buffer_view.buffer(%arg0) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
    %ref_5 = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
    %ref_6 = vm.call @hal.device.allocator(%ref_5) {nosideeffects} : (!vm.ref<!hal.device>) -> !vm.ref<!hal.allocator>
    vm.call @hal.buffer.assert(%ref, %_utf8_tensor_3C6209B4FD120BDC, %ref_6, %c60, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
    vm.call.variadic @hal.buffer_view.assert(%arg1, %_utf8_tensor_3C6209B4FD120BDC, %c553648160, %c1, [%c5, %c3_1]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
    %ref_7 = vm.call @hal.buffer_view.buffer(%arg1) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
    vm.call @hal.buffer.assert(%ref_7, %_utf8_tensor_3C6209B4FD120BDC, %ref_6, %c60, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
    vm.call.variadic @hal.buffer_view.assert(%arg2, %_utf8_tensor_3C6209B4FD120BDC, %c553648160, %c1, [%c3_1, %c3_1]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
    %ref_8 = vm.call @hal.buffer_view.buffer(%arg2) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
    vm.call @hal.buffer.assert(%ref_8, %_utf8_tensor_3C6209B4FD120BDC, %ref_6, %c36, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
    %ref_9 = vm.call @hal.command_buffer.create(%ref_5, %c17, %c3, %zero) : (!vm.ref<!hal.device>, i32, i32, i32) -> !vm.ref<!hal.command_buffer>
    vm.cond_br %_device_query_0, ^bb1, ^bb4
  ^bb1:  // pred: ^bb0
    vm.call.variadic @hal.command_buffer.push_descriptor_set(%ref_9, %_pipeline_layout_0, %zero_2, [(%zero_2, %zero, %ref, %zero_2, %c60), (%c1_0, %zero, %ref_7, %zero_2, %c60), (%c2_3, %zero, %ref_8, %zero_2, %c36)]) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.pipeline_layout>, i32, tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
    vm.call @hal.command_buffer.dispatch(%ref_9, %_executable_matmul_static_dispatch_0, %zero, %c1, %c1, %c1) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.executable>, i32, i32, i32, i32) -> ()
    vm.call @hal.command_buffer.execution_barrier(%ref_9, %c28, %c13, %zero) : (!vm.ref<!hal.command_buffer>, i32, i32, i32) -> ()
    vm.call @hal.command_buffer.finalize(%ref_9) : (!vm.ref<!hal.command_buffer>) -> ()
    %ref_10 = vm.call @hal.fence.create(%ref_5, %zero) : (!vm.ref<!hal.device>, i32) -> !vm.ref<!hal.fence>
    vm.call.variadic @hal.device.queue.execute(%ref_5, %c-1, %null, %ref_10, [%ref_9]) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, !vm.ref<!hal.command_buffer> ...)
    %0 = vm.call.variadic @hal.fence.await(%c-1_4, [%ref_10]) : (i32, !vm.ref<!hal.fence> ...) -> i32
    vm.cond_br %0, ^bb3, ^bb2
  ^bb2:  // pred: ^bb1
    %ref_11 = vm.call.variadic @hal.buffer_view.create(%ref_8, %zero_2, %c36, %c553648160, %c1, [%c3_1, %c3_1]) {nosideeffects} : (!vm.ref<!hal.buffer>, i64, i64, i32, i32, i64 ...) -> !vm.ref<!hal.buffer_view>
    vm.return %ref_11 : !vm.ref<!hal.buffer_view>
  ^bb3:  // pred: ^bb1
    vm.fail %0, "failed to wait on timepoint"
  ^bb4:  // pred: ^bb0
    vm.fail %c2, "device not supported in the compiled configuration"
  }
  vm.export @matmul_static attributes {iree.abi.stub}
  vm.export @__init
  vm.func private @__init() {
    %null = vm.const.ref.zero : !vm.ref<!hal.executable>
    %null_0 = vm.const.ref.zero : !vm.buffer
    %c2 = vm.const.i32 2
    %c7 = vm.const.i32 7
    %zero = vm.const.i32.zero
    %c1 = vm.const.i32 1
    %ref = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
    %_utf8_hal_executable_format_EAB228F999C2D3A1 = vm.const.ref.rodata @_utf8_hal_executable_format_EAB228F999C2D3A1 : !vm.buffer
    %_utf8_cuda_nvptx_fb_B15B42B96FDBACC = vm.const.ref.rodata @_utf8_cuda_nvptx_fb_B15B42B96FDBACC : !vm.buffer
    %0:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_executable_format_EAB228F999C2D3A1, %_utf8_cuda_nvptx_fb_B15B42B96FDBACC) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
    %1 = vm.trunc.i64.i32 %0#1 : i64 -> i32
    %2 = vm.and.i32 %1, %c1 : i32
    %3 = vm.select.i32 %0#0, %2, %zero : i32
    %ref_1 = vm.call.variadic @hal.descriptor_set_layout.create(%ref, %zero, [(%zero, %c7, %c1), (%c1, %c7, %c1), (%c2, %c7, %zero)]) {nosideeffects} : (!vm.ref<!hal.device>, i32, tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout>
    %ref_2 = vm.call.variadic @hal.pipeline_layout.create(%ref, %zero, [%ref_1]) {nosideeffects} : (!vm.ref<!hal.device>, i32, !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout>
    vm.global.store.i32 %3, @_device_query_0 : i32
    vm.global.store.ref %ref_2, @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    vm.cond_br %3, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    %matmul_static_dispatch_0_cuda_nvptx_fb = vm.const.ref.rodata @matmul_static_dispatch_0_cuda_nvptx_fb : !vm.buffer
    %ref_3 = vm.call.variadic @hal.executable.create(%ref, %_utf8_cuda_nvptx_fb_B15B42B96FDBACC, %matmul_static_dispatch_0_cuda_nvptx_fb, %null_0, [%_pipeline_layout_0]) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer, !vm.buffer, !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable>
    vm.br ^bb3(%ref_3 : !vm.ref<!hal.executable>)
  ^bb2:  // pred: ^bb0
    vm.br ^bb3(%null : !vm.ref<!hal.executable>)
  ^bb3(%4: !vm.ref<!hal.executable>):  // 2 preds: ^bb1, ^bb2
    vm.global.store.ref %4, @_executable_matmul_static_dispatch_0 : !vm.ref<!hal.executable>
    vm.br ^bb4
  ^bb4:  // pred: ^bb3
    vm.return
  }
  vm.export @__deinit
  vm.func private @__deinit() {
    vm.return
  }
}

// -----// IR Dump After Canonicalizer (canonicalize) //----- //
#executable_target_cuda_nvptx_fb = #hal.executable.target<"cuda", "cuda-nvptx-fb", {target_arch = "sm_80"}>
#device_target_cuda = #hal.device.target<"cuda", {executable_targets = [#executable_target_cuda_nvptx_fb], legacy_sync}>
module attributes {hal.device.targets = [#device_target_cuda], vm.toplevel} {
  vm.module public @module {
    vm.global.i32 private mutable @_device_query_0 : i32
    vm.global.ref private mutable @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    vm.global.ref private mutable @_executable_matmul_static_dispatch_0 : !vm.ref<!hal.executable>
    vm.rodata private @matmul_static_dispatch_0_cuda_nvptx_fb {alignment = 16 : i64, mime_type = "application/x-flatbuffers"} dense<"0x08000000435544417CF8FFFF10000000480000003C000000500000000100000004000000250000006D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F3378337835000000010000000000000001000000030000000300000001000000200700002F2F0A2F2F2047656E657261746564206279204C4C564D204E56505458204261636B2D456E640A2F2F0A0A2E76657273696F6E20372E300A2E74617267657420736D5F38300A2E616464726573735F73697A652036340A0A092F2F202E676C6F626C096D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378350A0A2E76697369626C65202E656E747279206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F3378337835280A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F302C0A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F312C0A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F320A290A2E6D61786E74696420332C20332C20310A7B0A092E726567202E623332200925723C333E3B0A092E726567202E663332200925663C32323E3B0A092E726567202E62363420092572643C31363E3B0A0A096C642E706172616D2E7536342009257264312C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F305D3B0A096C642E706172616D2E7536342009257264322C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F325D3B0A09637674612E746F2E676C6F62616C2E7536342009257264332C20257264323B0A096C642E706172616D2E7536342009257264342C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F315D3B0A09637674612E746F2E676C6F62616C2E7536342009257264352C20257264343B0A09637674612E746F2E676C6F62616C2E7536342009257264362C20257264313B0A096D6F762E75333220092572312C20257469642E783B0A096376742E7536342E7533322009257264372C202572313B0A096D6F762E75333220092572322C20257469642E793B0A096D756C2E776964652E7533322009257264382C202572322C20333B0A096164642E7336342009257264392C20257264382C20257264373B0A0973686C2E623634200925726431302C20257264392C20323B0A096164642E733634200925726431312C20257264332C2025726431303B0A096C642E676C6F62616C2E66333220092566312C205B25726431315D3B0A096D756C2E776964652E753332200925726431322C202572322C2032303B0A096164642E733634200925726431332C20257264362C2025726431323B0A096C642E676C6F62616C2E6E632E66333220092566322C205B25726431335D3B0A096D756C2E776964652E753332200925726431342C202572312C20343B0A096164642E733634200925726431352C20257264352C2025726431343B0A096C642E676C6F62616C2E6E632E66333220092566332C205B25726431355D3B0A096D756C2E726E2E66333220092566342C202566322C202566333B0A096164642E726E2E66333220092566352C202566312C202566343B0A096C642E676C6F62616C2E6E632E66333220092566362C205B25726431332B345D3B0A096C642E676C6F62616C2E6E632E66333220092566372C205B25726431352B31325D3B0A096D756C2E726E2E66333220092566382C202566362C202566373B0A096164642E726E2E66333220092566392C202566352C202566383B0A096C642E676C6F62616C2E6E632E6633322009256631302C205B25726431332B385D3B0A096C642E676C6F62616C2E6E632E6633322009256631312C205B25726431352B32345D3B0A096D756C2E726E2E6633322009256631322C20256631302C20256631313B0A096164642E726E2E6633322009256631332C202566392C20256631323B0A096C642E676C6F62616C2E6E632E6633322009256631342C205B25726431332B31325D3B0A096C642E676C6F62616C2E6E632E6633322009256631352C205B25726431352B33365D3B0A096D756C2E726E2E6633322009256631362C20256631342C20256631353B0A096164642E726E2E6633322009256631372C20256631332C20256631363B0A0973742E676C6F62616C2E66333220095B25726431315D2C20256631373B0A096C642E676C6F62616C2E6E632E6633322009256631382C205B25726431332B31365D3B0A096C642E676C6F62616C2E6E632E6633322009256631392C205B25726431352B34385D3B0A096D756C2E726E2E6633322009256632302C20256631382C20256631393B0A096164642E726E2E6633322009256632312C20256631372C20256632303B0A0973742E676C6F62616C2E66333220095B25726431315D2C20256632313B0A097265743B0A0A7D0A0C001400040008000C001000"> : vector<1944xi8>
    vm.rodata private @_utf8_hal_executable_format_EAB228F999C2D3A1 {alignment = 1 : i64} "hal.executable.format"
    vm.rodata private @_utf8_cuda_nvptx_fb_B15B42B96FDBACC {alignment = 1 : i64} "cuda-nvptx-fb"
    vm.import @hal.ex.shared_device() -> !vm.ref<!hal.device> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.buffer.assert(%buffer : !vm.ref<!hal.buffer>, %message : !vm.buffer, %allocator : !vm.ref<!hal.allocator>, %minimum_length : i64, %memory_types : i32, %buffer_usage : i32) attributes {sym_visibility = "private"}
    vm.import @hal.buffer_view.create(%buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %source_length : i64, %element_type : i32, %encoding_type : i32, %shape : i64 ...) -> !vm.ref<!hal.buffer_view> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.buffer_view.assert(%buffer_view : !vm.ref<!hal.buffer_view>, %message : !vm.buffer, %element_type : i32, %encoding_type : i32, %shape : i64 ...) attributes {sym_visibility = "private"}
    vm.import @hal.buffer_view.buffer(%buffer_view : !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.command_buffer.create(%device : !vm.ref<!hal.device>, %modes : i32, %command_categories : i32, %binding_capacity : i32) -> !vm.ref<!hal.command_buffer> attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.finalize(%command_buffer : !vm.ref<!hal.command_buffer>) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.execution_barrier(%command_buffer : !vm.ref<!hal.command_buffer>, %source_stage_mask : i32, %target_stage_mask : i32, %flags : i32) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.push_descriptor_set(%command_buffer : !vm.ref<!hal.command_buffer>, %pipeline_layout : !vm.ref<!hal.pipeline_layout>, %set : i32, %bindings : tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.dispatch(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroup_x : i32, %workgroup_y : i32, %workgroup_z : i32) attributes {sym_visibility = "private"}
    vm.import @hal.descriptor_set_layout.create(%device : !vm.ref<!hal.device>, %flags : i32, %bindings : tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.device.allocator(%device : !vm.ref<!hal.device>) -> !vm.ref<!hal.allocator> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.device.query.i64(%device : !vm.ref<!hal.device>, %category : !vm.buffer, %key : !vm.buffer) -> (i32, i64) attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.device.queue.execute(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %command_buffers : !vm.ref<!hal.command_buffer> ...) attributes {sym_visibility = "private"}
    vm.import @hal.executable.create(%device : !vm.ref<!hal.device>, %executable_format : !vm.buffer, %executable_data : !vm.buffer, %constants : !vm.buffer, %pipeline_layouts : !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.fence.create(%device : !vm.ref<!hal.device>, %flags : i32) -> !vm.ref<!hal.fence> attributes {sym_visibility = "private"}
    vm.import @hal.fence.await(%timeout_millis : i32, %fences : !vm.ref<!hal.fence> ...) -> i32 attributes {sym_visibility = "private", vm.yield}
    vm.import @hal.pipeline_layout.create(%device : !vm.ref<!hal.device>, %push_constants : i32, %set_layouts : !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout> attributes {nosideeffects, sym_visibility = "private"}
    vm.rodata private @_utf8_tensor_3C6209B4FD120BDC {alignment = 1 : i64} "tensor"
    vm.func private @matmul_static(%arg0: !vm.ref<!hal.buffer_view>, %arg1: !vm.ref<!hal.buffer_view>, %arg2: !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer_view> {
      %c2 = vm.const.i32 2
      %null = vm.const.ref.zero : !vm.ref<!hal.fence>
      %c13 = vm.const.i32 13
      %c28 = vm.const.i32 28
      %zero = vm.const.i32.zero
      %c3 = vm.const.i32 3
      %c17 = vm.const.i32 17
      %c3075 = vm.const.i32 3075
      %c16 = vm.const.i32 16
      %c5 = vm.const.i64 5
      %c1 = vm.const.i32 1
      %c553648160 = vm.const.i32 553648160
      %c1_0 = vm.const.i64 1
      %c3_1 = vm.const.i64 3
      %c36 = vm.const.i64 36
      %c60 = vm.const.i64 60
      %zero_2 = vm.const.i64.zero
      %c-1 = vm.const.i64 -1
      %c2_3 = vm.const.i64 2
      %c-1_4 = vm.const.i32 -1
      %_device_query_0 = vm.global.load.i32 @_device_query_0 : i32
      %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      %_executable_matmul_static_dispatch_0 = vm.global.load.ref @_executable_matmul_static_dispatch_0 : !vm.ref<!hal.executable>
      %_utf8_tensor_3C6209B4FD120BDC = vm.const.ref.rodata @_utf8_tensor_3C6209B4FD120BDC : !vm.buffer
      vm.call.variadic @hal.buffer_view.assert(%arg0, %_utf8_tensor_3C6209B4FD120BDC, %c553648160, %c1, [%c3_1, %c5]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref = vm.call @hal.buffer_view.buffer(%arg0) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      %ref_5 = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
      %ref_6 = vm.call @hal.device.allocator(%ref_5) {nosideeffects} : (!vm.ref<!hal.device>) -> !vm.ref<!hal.allocator>
      vm.call @hal.buffer.assert(%ref, %_utf8_tensor_3C6209B4FD120BDC, %ref_6, %c60, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      vm.call.variadic @hal.buffer_view.assert(%arg1, %_utf8_tensor_3C6209B4FD120BDC, %c553648160, %c1, [%c5, %c3_1]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref_7 = vm.call @hal.buffer_view.buffer(%arg1) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      vm.call @hal.buffer.assert(%ref_7, %_utf8_tensor_3C6209B4FD120BDC, %ref_6, %c60, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      vm.call.variadic @hal.buffer_view.assert(%arg2, %_utf8_tensor_3C6209B4FD120BDC, %c553648160, %c1, [%c3_1, %c3_1]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref_8 = vm.call @hal.buffer_view.buffer(%arg2) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      vm.call @hal.buffer.assert(%ref_8, %_utf8_tensor_3C6209B4FD120BDC, %ref_6, %c36, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      %ref_9 = vm.call @hal.command_buffer.create(%ref_5, %c17, %c3, %zero) : (!vm.ref<!hal.device>, i32, i32, i32) -> !vm.ref<!hal.command_buffer>
      vm.cond_br %_device_query_0, ^bb1, ^bb4
    ^bb1:  // pred: ^bb0
      vm.call.variadic @hal.command_buffer.push_descriptor_set(%ref_9, %_pipeline_layout_0, %zero_2, [(%zero_2, %zero, %ref, %zero_2, %c60), (%c1_0, %zero, %ref_7, %zero_2, %c60), (%c2_3, %zero, %ref_8, %zero_2, %c36)]) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.pipeline_layout>, i32, tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
      vm.call @hal.command_buffer.dispatch(%ref_9, %_executable_matmul_static_dispatch_0, %zero, %c1, %c1, %c1) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.executable>, i32, i32, i32, i32) -> ()
      vm.call @hal.command_buffer.execution_barrier(%ref_9, %c28, %c13, %zero) : (!vm.ref<!hal.command_buffer>, i32, i32, i32) -> ()
      vm.call @hal.command_buffer.finalize(%ref_9) : (!vm.ref<!hal.command_buffer>) -> ()
      %ref_10 = vm.call @hal.fence.create(%ref_5, %zero) : (!vm.ref<!hal.device>, i32) -> !vm.ref<!hal.fence>
      vm.call.variadic @hal.device.queue.execute(%ref_5, %c-1, %null, %ref_10, [%ref_9]) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, !vm.ref<!hal.command_buffer> ...)
      %0 = vm.call.variadic @hal.fence.await(%c-1_4, [%ref_10]) : (i32, !vm.ref<!hal.fence> ...) -> i32
      vm.cond_br %0, ^bb3, ^bb2
    ^bb2:  // pred: ^bb1
      %ref_11 = vm.call.variadic @hal.buffer_view.create(%ref_8, %zero_2, %c36, %c553648160, %c1, [%c3_1, %c3_1]) {nosideeffects} : (!vm.ref<!hal.buffer>, i64, i64, i32, i32, i64 ...) -> !vm.ref<!hal.buffer_view>
      vm.return %ref_11 : !vm.ref<!hal.buffer_view>
    ^bb3:  // pred: ^bb1
      vm.fail %0, "failed to wait on timepoint"
    ^bb4:  // pred: ^bb0
      vm.fail %c2, "device not supported in the compiled configuration"
    }
    vm.export @matmul_static attributes {iree.abi.stub}
    vm.export @__init
    vm.func private @__init() {
      %null = vm.const.ref.zero : !vm.ref<!hal.executable>
      %null_0 = vm.const.ref.zero : !vm.buffer
      %c2 = vm.const.i32 2
      %c7 = vm.const.i32 7
      %zero = vm.const.i32.zero
      %c1 = vm.const.i32 1
      %ref = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
      %_utf8_hal_executable_format_EAB228F999C2D3A1 = vm.const.ref.rodata @_utf8_hal_executable_format_EAB228F999C2D3A1 : !vm.buffer
      %_utf8_cuda_nvptx_fb_B15B42B96FDBACC = vm.const.ref.rodata @_utf8_cuda_nvptx_fb_B15B42B96FDBACC : !vm.buffer
      %0:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_executable_format_EAB228F999C2D3A1, %_utf8_cuda_nvptx_fb_B15B42B96FDBACC) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
      %1 = vm.trunc.i64.i32 %0#1 : i64 -> i32
      %2 = vm.and.i32 %1, %c1 : i32
      %3 = vm.select.i32 %0#0, %2, %zero : i32
      %ref_1 = vm.call.variadic @hal.descriptor_set_layout.create(%ref, %zero, [(%zero, %c7, %c1), (%c1, %c7, %c1), (%c2, %c7, %zero)]) {nosideeffects} : (!vm.ref<!hal.device>, i32, tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout>
      %ref_2 = vm.call.variadic @hal.pipeline_layout.create(%ref, %zero, [%ref_1]) {nosideeffects} : (!vm.ref<!hal.device>, i32, !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout>
      vm.global.store.i32 %3, @_device_query_0 : i32
      vm.global.store.ref %ref_2, @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      vm.cond_br %3, ^bb1, ^bb2
    ^bb1:  // pred: ^bb0
      %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      %matmul_static_dispatch_0_cuda_nvptx_fb = vm.const.ref.rodata @matmul_static_dispatch_0_cuda_nvptx_fb : !vm.buffer
      %ref_3 = vm.call.variadic @hal.executable.create(%ref, %_utf8_cuda_nvptx_fb_B15B42B96FDBACC, %matmul_static_dispatch_0_cuda_nvptx_fb, %null_0, [%_pipeline_layout_0]) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer, !vm.buffer, !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable>
      vm.br ^bb3(%ref_3 : !vm.ref<!hal.executable>)
    ^bb2:  // pred: ^bb0
      vm.br ^bb3(%null : !vm.ref<!hal.executable>)
    ^bb3(%4: !vm.ref<!hal.executable>):  // 2 preds: ^bb1, ^bb2
      vm.global.store.ref %4, @_executable_matmul_static_dispatch_0 : !vm.ref<!hal.executable>
      vm.return
    }
    vm.export @__deinit
    vm.func private @__deinit() {
      vm.return
    }
  }
}


// -----// IR Dump After CSE (cse) //----- //
#executable_target_cuda_nvptx_fb = #hal.executable.target<"cuda", "cuda-nvptx-fb", {target_arch = "sm_80"}>
#device_target_cuda = #hal.device.target<"cuda", {executable_targets = [#executable_target_cuda_nvptx_fb], legacy_sync}>
module attributes {hal.device.targets = [#device_target_cuda], vm.toplevel} {
  vm.module public @module {
    vm.global.i32 private mutable @_device_query_0 : i32
    vm.global.ref private mutable @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    vm.global.ref private mutable @_executable_matmul_static_dispatch_0 : !vm.ref<!hal.executable>
    vm.rodata private @matmul_static_dispatch_0_cuda_nvptx_fb {alignment = 16 : i64, mime_type = "application/x-flatbuffers"} dense<"0x08000000435544417CF8FFFF10000000480000003C000000500000000100000004000000250000006D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F3378337835000000010000000000000001000000030000000300000001000000200700002F2F0A2F2F2047656E657261746564206279204C4C564D204E56505458204261636B2D456E640A2F2F0A0A2E76657273696F6E20372E300A2E74617267657420736D5F38300A2E616464726573735F73697A652036340A0A092F2F202E676C6F626C096D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378350A0A2E76697369626C65202E656E747279206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F3378337835280A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F302C0A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F312C0A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F320A290A2E6D61786E74696420332C20332C20310A7B0A092E726567202E623332200925723C333E3B0A092E726567202E663332200925663C32323E3B0A092E726567202E62363420092572643C31363E3B0A0A096C642E706172616D2E7536342009257264312C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F305D3B0A096C642E706172616D2E7536342009257264322C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F325D3B0A09637674612E746F2E676C6F62616C2E7536342009257264332C20257264323B0A096C642E706172616D2E7536342009257264342C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F315D3B0A09637674612E746F2E676C6F62616C2E7536342009257264352C20257264343B0A09637674612E746F2E676C6F62616C2E7536342009257264362C20257264313B0A096D6F762E75333220092572312C20257469642E783B0A096376742E7536342E7533322009257264372C202572313B0A096D6F762E75333220092572322C20257469642E793B0A096D756C2E776964652E7533322009257264382C202572322C20333B0A096164642E7336342009257264392C20257264382C20257264373B0A0973686C2E623634200925726431302C20257264392C20323B0A096164642E733634200925726431312C20257264332C2025726431303B0A096C642E676C6F62616C2E66333220092566312C205B25726431315D3B0A096D756C2E776964652E753332200925726431322C202572322C2032303B0A096164642E733634200925726431332C20257264362C2025726431323B0A096C642E676C6F62616C2E6E632E66333220092566322C205B25726431335D3B0A096D756C2E776964652E753332200925726431342C202572312C20343B0A096164642E733634200925726431352C20257264352C2025726431343B0A096C642E676C6F62616C2E6E632E66333220092566332C205B25726431355D3B0A096D756C2E726E2E66333220092566342C202566322C202566333B0A096164642E726E2E66333220092566352C202566312C202566343B0A096C642E676C6F62616C2E6E632E66333220092566362C205B25726431332B345D3B0A096C642E676C6F62616C2E6E632E66333220092566372C205B25726431352B31325D3B0A096D756C2E726E2E66333220092566382C202566362C202566373B0A096164642E726E2E66333220092566392C202566352C202566383B0A096C642E676C6F62616C2E6E632E6633322009256631302C205B25726431332B385D3B0A096C642E676C6F62616C2E6E632E6633322009256631312C205B25726431352B32345D3B0A096D756C2E726E2E6633322009256631322C20256631302C20256631313B0A096164642E726E2E6633322009256631332C202566392C20256631323B0A096C642E676C6F62616C2E6E632E6633322009256631342C205B25726431332B31325D3B0A096C642E676C6F62616C2E6E632E6633322009256631352C205B25726431352B33365D3B0A096D756C2E726E2E6633322009256631362C20256631342C20256631353B0A096164642E726E2E6633322009256631372C20256631332C20256631363B0A0973742E676C6F62616C2E66333220095B25726431315D2C20256631373B0A096C642E676C6F62616C2E6E632E6633322009256631382C205B25726431332B31365D3B0A096C642E676C6F62616C2E6E632E6633322009256631392C205B25726431352B34385D3B0A096D756C2E726E2E6633322009256632302C20256631382C20256631393B0A096164642E726E2E6633322009256632312C20256631372C20256632303B0A0973742E676C6F62616C2E66333220095B25726431315D2C20256632313B0A097265743B0A0A7D0A0C001400040008000C001000"> : vector<1944xi8>
    vm.rodata private @_utf8_hal_executable_format_EAB228F999C2D3A1 {alignment = 1 : i64} "hal.executable.format"
    vm.rodata private @_utf8_cuda_nvptx_fb_B15B42B96FDBACC {alignment = 1 : i64} "cuda-nvptx-fb"
    vm.import @hal.ex.shared_device() -> !vm.ref<!hal.device> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.buffer.assert(%buffer : !vm.ref<!hal.buffer>, %message : !vm.buffer, %allocator : !vm.ref<!hal.allocator>, %minimum_length : i64, %memory_types : i32, %buffer_usage : i32) attributes {sym_visibility = "private"}
    vm.import @hal.buffer_view.create(%buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %source_length : i64, %element_type : i32, %encoding_type : i32, %shape : i64 ...) -> !vm.ref<!hal.buffer_view> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.buffer_view.assert(%buffer_view : !vm.ref<!hal.buffer_view>, %message : !vm.buffer, %element_type : i32, %encoding_type : i32, %shape : i64 ...) attributes {sym_visibility = "private"}
    vm.import @hal.buffer_view.buffer(%buffer_view : !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.command_buffer.create(%device : !vm.ref<!hal.device>, %modes : i32, %command_categories : i32, %binding_capacity : i32) -> !vm.ref<!hal.command_buffer> attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.finalize(%command_buffer : !vm.ref<!hal.command_buffer>) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.execution_barrier(%command_buffer : !vm.ref<!hal.command_buffer>, %source_stage_mask : i32, %target_stage_mask : i32, %flags : i32) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.push_descriptor_set(%command_buffer : !vm.ref<!hal.command_buffer>, %pipeline_layout : !vm.ref<!hal.pipeline_layout>, %set : i32, %bindings : tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.dispatch(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroup_x : i32, %workgroup_y : i32, %workgroup_z : i32) attributes {sym_visibility = "private"}
    vm.import @hal.descriptor_set_layout.create(%device : !vm.ref<!hal.device>, %flags : i32, %bindings : tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.device.allocator(%device : !vm.ref<!hal.device>) -> !vm.ref<!hal.allocator> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.device.query.i64(%device : !vm.ref<!hal.device>, %category : !vm.buffer, %key : !vm.buffer) -> (i32, i64) attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.device.queue.execute(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %command_buffers : !vm.ref<!hal.command_buffer> ...) attributes {sym_visibility = "private"}
    vm.import @hal.executable.create(%device : !vm.ref<!hal.device>, %executable_format : !vm.buffer, %executable_data : !vm.buffer, %constants : !vm.buffer, %pipeline_layouts : !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.fence.create(%device : !vm.ref<!hal.device>, %flags : i32) -> !vm.ref<!hal.fence> attributes {sym_visibility = "private"}
    vm.import @hal.fence.await(%timeout_millis : i32, %fences : !vm.ref<!hal.fence> ...) -> i32 attributes {sym_visibility = "private", vm.yield}
    vm.import @hal.pipeline_layout.create(%device : !vm.ref<!hal.device>, %push_constants : i32, %set_layouts : !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout> attributes {nosideeffects, sym_visibility = "private"}
    vm.rodata private @_utf8_tensor_3C6209B4FD120BDC {alignment = 1 : i64} "tensor"
    vm.func private @matmul_static(%arg0: !vm.ref<!hal.buffer_view>, %arg1: !vm.ref<!hal.buffer_view>, %arg2: !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer_view> {
      %c2 = vm.const.i32 2
      %null = vm.const.ref.zero : !vm.ref<!hal.fence>
      %c13 = vm.const.i32 13
      %c28 = vm.const.i32 28
      %zero = vm.const.i32.zero
      %c3 = vm.const.i32 3
      %c17 = vm.const.i32 17
      %c3075 = vm.const.i32 3075
      %c16 = vm.const.i32 16
      %c5 = vm.const.i64 5
      %c1 = vm.const.i32 1
      %c553648160 = vm.const.i32 553648160
      %c1_0 = vm.const.i64 1
      %c3_1 = vm.const.i64 3
      %c36 = vm.const.i64 36
      %c60 = vm.const.i64 60
      %zero_2 = vm.const.i64.zero
      %c-1 = vm.const.i64 -1
      %c2_3 = vm.const.i64 2
      %c-1_4 = vm.const.i32 -1
      %_device_query_0 = vm.global.load.i32 @_device_query_0 : i32
      %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      %_executable_matmul_static_dispatch_0 = vm.global.load.ref @_executable_matmul_static_dispatch_0 : !vm.ref<!hal.executable>
      %_utf8_tensor_3C6209B4FD120BDC = vm.const.ref.rodata @_utf8_tensor_3C6209B4FD120BDC : !vm.buffer
      vm.call.variadic @hal.buffer_view.assert(%arg0, %_utf8_tensor_3C6209B4FD120BDC, %c553648160, %c1, [%c3_1, %c5]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref = vm.call @hal.buffer_view.buffer(%arg0) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      %ref_5 = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
      %ref_6 = vm.call @hal.device.allocator(%ref_5) {nosideeffects} : (!vm.ref<!hal.device>) -> !vm.ref<!hal.allocator>
      vm.call @hal.buffer.assert(%ref, %_utf8_tensor_3C6209B4FD120BDC, %ref_6, %c60, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      vm.call.variadic @hal.buffer_view.assert(%arg1, %_utf8_tensor_3C6209B4FD120BDC, %c553648160, %c1, [%c5, %c3_1]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref_7 = vm.call @hal.buffer_view.buffer(%arg1) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      vm.call @hal.buffer.assert(%ref_7, %_utf8_tensor_3C6209B4FD120BDC, %ref_6, %c60, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      vm.call.variadic @hal.buffer_view.assert(%arg2, %_utf8_tensor_3C6209B4FD120BDC, %c553648160, %c1, [%c3_1, %c3_1]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref_8 = vm.call @hal.buffer_view.buffer(%arg2) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      vm.call @hal.buffer.assert(%ref_8, %_utf8_tensor_3C6209B4FD120BDC, %ref_6, %c36, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      %ref_9 = vm.call @hal.command_buffer.create(%ref_5, %c17, %c3, %zero) : (!vm.ref<!hal.device>, i32, i32, i32) -> !vm.ref<!hal.command_buffer>
      vm.cond_br %_device_query_0, ^bb1, ^bb4
    ^bb1:  // pred: ^bb0
      vm.call.variadic @hal.command_buffer.push_descriptor_set(%ref_9, %_pipeline_layout_0, %zero_2, [(%zero_2, %zero, %ref, %zero_2, %c60), (%c1_0, %zero, %ref_7, %zero_2, %c60), (%c2_3, %zero, %ref_8, %zero_2, %c36)]) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.pipeline_layout>, i32, tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
      vm.call @hal.command_buffer.dispatch(%ref_9, %_executable_matmul_static_dispatch_0, %zero, %c1, %c1, %c1) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.executable>, i32, i32, i32, i32) -> ()
      vm.call @hal.command_buffer.execution_barrier(%ref_9, %c28, %c13, %zero) : (!vm.ref<!hal.command_buffer>, i32, i32, i32) -> ()
      vm.call @hal.command_buffer.finalize(%ref_9) : (!vm.ref<!hal.command_buffer>) -> ()
      %ref_10 = vm.call @hal.fence.create(%ref_5, %zero) : (!vm.ref<!hal.device>, i32) -> !vm.ref<!hal.fence>
      vm.call.variadic @hal.device.queue.execute(%ref_5, %c-1, %null, %ref_10, [%ref_9]) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, !vm.ref<!hal.command_buffer> ...)
      %0 = vm.call.variadic @hal.fence.await(%c-1_4, [%ref_10]) : (i32, !vm.ref<!hal.fence> ...) -> i32
      vm.cond_br %0, ^bb3, ^bb2
    ^bb2:  // pred: ^bb1
      %ref_11 = vm.call.variadic @hal.buffer_view.create(%ref_8, %zero_2, %c36, %c553648160, %c1, [%c3_1, %c3_1]) {nosideeffects} : (!vm.ref<!hal.buffer>, i64, i64, i32, i32, i64 ...) -> !vm.ref<!hal.buffer_view>
      vm.return %ref_11 : !vm.ref<!hal.buffer_view>
    ^bb3:  // pred: ^bb1
      vm.fail %0, "failed to wait on timepoint"
    ^bb4:  // pred: ^bb0
      vm.fail %c2, "device not supported in the compiled configuration"
    }
    vm.export @matmul_static attributes {iree.abi.stub}
    vm.export @__init
    vm.func private @__init() {
      %null = vm.const.ref.zero : !vm.ref<!hal.executable>
      %null_0 = vm.const.ref.zero : !vm.buffer
      %c2 = vm.const.i32 2
      %c7 = vm.const.i32 7
      %zero = vm.const.i32.zero
      %c1 = vm.const.i32 1
      %ref = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
      %_utf8_hal_executable_format_EAB228F999C2D3A1 = vm.const.ref.rodata @_utf8_hal_executable_format_EAB228F999C2D3A1 : !vm.buffer
      %_utf8_cuda_nvptx_fb_B15B42B96FDBACC = vm.const.ref.rodata @_utf8_cuda_nvptx_fb_B15B42B96FDBACC : !vm.buffer
      %0:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_executable_format_EAB228F999C2D3A1, %_utf8_cuda_nvptx_fb_B15B42B96FDBACC) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
      %1 = vm.trunc.i64.i32 %0#1 : i64 -> i32
      %2 = vm.and.i32 %1, %c1 : i32
      %3 = vm.select.i32 %0#0, %2, %zero : i32
      %ref_1 = vm.call.variadic @hal.descriptor_set_layout.create(%ref, %zero, [(%zero, %c7, %c1), (%c1, %c7, %c1), (%c2, %c7, %zero)]) {nosideeffects} : (!vm.ref<!hal.device>, i32, tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout>
      %ref_2 = vm.call.variadic @hal.pipeline_layout.create(%ref, %zero, [%ref_1]) {nosideeffects} : (!vm.ref<!hal.device>, i32, !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout>
      vm.global.store.i32 %3, @_device_query_0 : i32
      vm.global.store.ref %ref_2, @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      vm.cond_br %3, ^bb1, ^bb2
    ^bb1:  // pred: ^bb0
      %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      %matmul_static_dispatch_0_cuda_nvptx_fb = vm.const.ref.rodata @matmul_static_dispatch_0_cuda_nvptx_fb : !vm.buffer
      %ref_3 = vm.call.variadic @hal.executable.create(%ref, %_utf8_cuda_nvptx_fb_B15B42B96FDBACC, %matmul_static_dispatch_0_cuda_nvptx_fb, %null_0, [%_pipeline_layout_0]) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer, !vm.buffer, !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable>
      vm.br ^bb3(%ref_3 : !vm.ref<!hal.executable>)
    ^bb2:  // pred: ^bb0
      vm.br ^bb3(%null : !vm.ref<!hal.executable>)
    ^bb3(%4: !vm.ref<!hal.executable>):  // 2 preds: ^bb1, ^bb2
      vm.global.store.ref %4, @_executable_matmul_static_dispatch_0 : !vm.ref<!hal.executable>
      vm.return
    }
    vm.export @__deinit
    vm.func private @__deinit() {
      vm.return
    }
  }
}


// -----// IR Dump After Canonicalizer (canonicalize) //----- //
#executable_target_cuda_nvptx_fb = #hal.executable.target<"cuda", "cuda-nvptx-fb", {target_arch = "sm_80"}>
#device_target_cuda = #hal.device.target<"cuda", {executable_targets = [#executable_target_cuda_nvptx_fb], legacy_sync}>
module attributes {hal.device.targets = [#device_target_cuda], vm.toplevel} {
  vm.module public @module {
    vm.global.i32 private mutable @_device_query_0 : i32
    vm.global.ref private mutable @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    vm.global.ref private mutable @_executable_matmul_static_dispatch_0 : !vm.ref<!hal.executable>
    vm.rodata private @matmul_static_dispatch_0_cuda_nvptx_fb {alignment = 16 : i64, mime_type = "application/x-flatbuffers"} dense<"0x08000000435544417CF8FFFF10000000480000003C000000500000000100000004000000250000006D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F3378337835000000010000000000000001000000030000000300000001000000200700002F2F0A2F2F2047656E657261746564206279204C4C564D204E56505458204261636B2D456E640A2F2F0A0A2E76657273696F6E20372E300A2E74617267657420736D5F38300A2E616464726573735F73697A652036340A0A092F2F202E676C6F626C096D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378350A0A2E76697369626C65202E656E747279206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F3378337835280A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F302C0A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F312C0A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F320A290A2E6D61786E74696420332C20332C20310A7B0A092E726567202E623332200925723C333E3B0A092E726567202E663332200925663C32323E3B0A092E726567202E62363420092572643C31363E3B0A0A096C642E706172616D2E7536342009257264312C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F305D3B0A096C642E706172616D2E7536342009257264322C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F325D3B0A09637674612E746F2E676C6F62616C2E7536342009257264332C20257264323B0A096C642E706172616D2E7536342009257264342C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F315D3B0A09637674612E746F2E676C6F62616C2E7536342009257264352C20257264343B0A09637674612E746F2E676C6F62616C2E7536342009257264362C20257264313B0A096D6F762E75333220092572312C20257469642E783B0A096376742E7536342E7533322009257264372C202572313B0A096D6F762E75333220092572322C20257469642E793B0A096D756C2E776964652E7533322009257264382C202572322C20333B0A096164642E7336342009257264392C20257264382C20257264373B0A0973686C2E623634200925726431302C20257264392C20323B0A096164642E733634200925726431312C20257264332C2025726431303B0A096C642E676C6F62616C2E66333220092566312C205B25726431315D3B0A096D756C2E776964652E753332200925726431322C202572322C2032303B0A096164642E733634200925726431332C20257264362C2025726431323B0A096C642E676C6F62616C2E6E632E66333220092566322C205B25726431335D3B0A096D756C2E776964652E753332200925726431342C202572312C20343B0A096164642E733634200925726431352C20257264352C2025726431343B0A096C642E676C6F62616C2E6E632E66333220092566332C205B25726431355D3B0A096D756C2E726E2E66333220092566342C202566322C202566333B0A096164642E726E2E66333220092566352C202566312C202566343B0A096C642E676C6F62616C2E6E632E66333220092566362C205B25726431332B345D3B0A096C642E676C6F62616C2E6E632E66333220092566372C205B25726431352B31325D3B0A096D756C2E726E2E66333220092566382C202566362C202566373B0A096164642E726E2E66333220092566392C202566352C202566383B0A096C642E676C6F62616C2E6E632E6633322009256631302C205B25726431332B385D3B0A096C642E676C6F62616C2E6E632E6633322009256631312C205B25726431352B32345D3B0A096D756C2E726E2E6633322009256631322C20256631302C20256631313B0A096164642E726E2E6633322009256631332C202566392C20256631323B0A096C642E676C6F62616C2E6E632E6633322009256631342C205B25726431332B31325D3B0A096C642E676C6F62616C2E6E632E6633322009256631352C205B25726431352B33365D3B0A096D756C2E726E2E6633322009256631362C20256631342C20256631353B0A096164642E726E2E6633322009256631372C20256631332C20256631363B0A0973742E676C6F62616C2E66333220095B25726431315D2C20256631373B0A096C642E676C6F62616C2E6E632E6633322009256631382C205B25726431332B31365D3B0A096C642E676C6F62616C2E6E632E6633322009256631392C205B25726431352B34385D3B0A096D756C2E726E2E6633322009256632302C20256631382C20256631393B0A096164642E726E2E6633322009256632312C20256631372C20256632303B0A0973742E676C6F62616C2E66333220095B25726431315D2C20256632313B0A097265743B0A0A7D0A0C001400040008000C001000"> : vector<1944xi8>
    vm.rodata private @_utf8_hal_executable_format_EAB228F999C2D3A1 {alignment = 1 : i64} "hal.executable.format"
    vm.rodata private @_utf8_cuda_nvptx_fb_B15B42B96FDBACC {alignment = 1 : i64} "cuda-nvptx-fb"
    vm.import @hal.ex.shared_device() -> !vm.ref<!hal.device> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.buffer.assert(%buffer : !vm.ref<!hal.buffer>, %message : !vm.buffer, %allocator : !vm.ref<!hal.allocator>, %minimum_length : i64, %memory_types : i32, %buffer_usage : i32) attributes {sym_visibility = "private"}
    vm.import @hal.buffer_view.create(%buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %source_length : i64, %element_type : i32, %encoding_type : i32, %shape : i64 ...) -> !vm.ref<!hal.buffer_view> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.buffer_view.assert(%buffer_view : !vm.ref<!hal.buffer_view>, %message : !vm.buffer, %element_type : i32, %encoding_type : i32, %shape : i64 ...) attributes {sym_visibility = "private"}
    vm.import @hal.buffer_view.buffer(%buffer_view : !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.command_buffer.create(%device : !vm.ref<!hal.device>, %modes : i32, %command_categories : i32, %binding_capacity : i32) -> !vm.ref<!hal.command_buffer> attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.finalize(%command_buffer : !vm.ref<!hal.command_buffer>) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.execution_barrier(%command_buffer : !vm.ref<!hal.command_buffer>, %source_stage_mask : i32, %target_stage_mask : i32, %flags : i32) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.push_descriptor_set(%command_buffer : !vm.ref<!hal.command_buffer>, %pipeline_layout : !vm.ref<!hal.pipeline_layout>, %set : i32, %bindings : tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.dispatch(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroup_x : i32, %workgroup_y : i32, %workgroup_z : i32) attributes {sym_visibility = "private"}
    vm.import @hal.descriptor_set_layout.create(%device : !vm.ref<!hal.device>, %flags : i32, %bindings : tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.device.allocator(%device : !vm.ref<!hal.device>) -> !vm.ref<!hal.allocator> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.device.query.i64(%device : !vm.ref<!hal.device>, %category : !vm.buffer, %key : !vm.buffer) -> (i32, i64) attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.device.queue.execute(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %command_buffers : !vm.ref<!hal.command_buffer> ...) attributes {sym_visibility = "private"}
    vm.import @hal.executable.create(%device : !vm.ref<!hal.device>, %executable_format : !vm.buffer, %executable_data : !vm.buffer, %constants : !vm.buffer, %pipeline_layouts : !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.fence.create(%device : !vm.ref<!hal.device>, %flags : i32) -> !vm.ref<!hal.fence> attributes {sym_visibility = "private"}
    vm.import @hal.fence.await(%timeout_millis : i32, %fences : !vm.ref<!hal.fence> ...) -> i32 attributes {sym_visibility = "private", vm.yield}
    vm.import @hal.pipeline_layout.create(%device : !vm.ref<!hal.device>, %push_constants : i32, %set_layouts : !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout> attributes {nosideeffects, sym_visibility = "private"}
    vm.rodata private @_utf8_tensor_3C6209B4FD120BDC {alignment = 1 : i64} "tensor"
    vm.func private @matmul_static(%arg0: !vm.ref<!hal.buffer_view>, %arg1: !vm.ref<!hal.buffer_view>, %arg2: !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer_view> {
      %c2 = vm.const.i32 2
      %null = vm.const.ref.zero : !vm.ref<!hal.fence>
      %c13 = vm.const.i32 13
      %c28 = vm.const.i32 28
      %zero = vm.const.i32.zero
      %c3 = vm.const.i32 3
      %c17 = vm.const.i32 17
      %c3075 = vm.const.i32 3075
      %c16 = vm.const.i32 16
      %c5 = vm.const.i64 5
      %c1 = vm.const.i32 1
      %c553648160 = vm.const.i32 553648160
      %c1_0 = vm.const.i64 1
      %c3_1 = vm.const.i64 3
      %c36 = vm.const.i64 36
      %c60 = vm.const.i64 60
      %zero_2 = vm.const.i64.zero
      %c-1 = vm.const.i64 -1
      %c2_3 = vm.const.i64 2
      %c-1_4 = vm.const.i32 -1
      %_device_query_0 = vm.global.load.i32 @_device_query_0 : i32
      %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      %_executable_matmul_static_dispatch_0 = vm.global.load.ref @_executable_matmul_static_dispatch_0 : !vm.ref<!hal.executable>
      %_utf8_tensor_3C6209B4FD120BDC = vm.const.ref.rodata @_utf8_tensor_3C6209B4FD120BDC : !vm.buffer
      vm.call.variadic @hal.buffer_view.assert(%arg0, %_utf8_tensor_3C6209B4FD120BDC, %c553648160, %c1, [%c3_1, %c5]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref = vm.call @hal.buffer_view.buffer(%arg0) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      %ref_5 = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
      %ref_6 = vm.call @hal.device.allocator(%ref_5) {nosideeffects} : (!vm.ref<!hal.device>) -> !vm.ref<!hal.allocator>
      vm.call @hal.buffer.assert(%ref, %_utf8_tensor_3C6209B4FD120BDC, %ref_6, %c60, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      vm.call.variadic @hal.buffer_view.assert(%arg1, %_utf8_tensor_3C6209B4FD120BDC, %c553648160, %c1, [%c5, %c3_1]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref_7 = vm.call @hal.buffer_view.buffer(%arg1) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      vm.call @hal.buffer.assert(%ref_7, %_utf8_tensor_3C6209B4FD120BDC, %ref_6, %c60, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      vm.call.variadic @hal.buffer_view.assert(%arg2, %_utf8_tensor_3C6209B4FD120BDC, %c553648160, %c1, [%c3_1, %c3_1]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref_8 = vm.call @hal.buffer_view.buffer(%arg2) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      vm.call @hal.buffer.assert(%ref_8, %_utf8_tensor_3C6209B4FD120BDC, %ref_6, %c36, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      %ref_9 = vm.call @hal.command_buffer.create(%ref_5, %c17, %c3, %zero) : (!vm.ref<!hal.device>, i32, i32, i32) -> !vm.ref<!hal.command_buffer>
      vm.cond_br %_device_query_0, ^bb1, ^bb4
    ^bb1:  // pred: ^bb0
      vm.call.variadic @hal.command_buffer.push_descriptor_set(%ref_9, %_pipeline_layout_0, %zero_2, [(%zero_2, %zero, %ref, %zero_2, %c60), (%c1_0, %zero, %ref_7, %zero_2, %c60), (%c2_3, %zero, %ref_8, %zero_2, %c36)]) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.pipeline_layout>, i32, tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
      vm.call @hal.command_buffer.dispatch(%ref_9, %_executable_matmul_static_dispatch_0, %zero, %c1, %c1, %c1) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.executable>, i32, i32, i32, i32) -> ()
      vm.call @hal.command_buffer.execution_barrier(%ref_9, %c28, %c13, %zero) : (!vm.ref<!hal.command_buffer>, i32, i32, i32) -> ()
      vm.call @hal.command_buffer.finalize(%ref_9) : (!vm.ref<!hal.command_buffer>) -> ()
      %ref_10 = vm.call @hal.fence.create(%ref_5, %zero) : (!vm.ref<!hal.device>, i32) -> !vm.ref<!hal.fence>
      vm.call.variadic @hal.device.queue.execute(%ref_5, %c-1, %null, %ref_10, [%ref_9]) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, !vm.ref<!hal.command_buffer> ...)
      %0 = vm.call.variadic @hal.fence.await(%c-1_4, [%ref_10]) : (i32, !vm.ref<!hal.fence> ...) -> i32
      vm.cond_br %0, ^bb3, ^bb2
    ^bb2:  // pred: ^bb1
      %ref_11 = vm.call.variadic @hal.buffer_view.create(%ref_8, %zero_2, %c36, %c553648160, %c1, [%c3_1, %c3_1]) {nosideeffects} : (!vm.ref<!hal.buffer>, i64, i64, i32, i32, i64 ...) -> !vm.ref<!hal.buffer_view>
      vm.return %ref_11 : !vm.ref<!hal.buffer_view>
    ^bb3:  // pred: ^bb1
      vm.fail %0, "failed to wait on timepoint"
    ^bb4:  // pred: ^bb0
      vm.fail %c2, "device not supported in the compiled configuration"
    }
    vm.export @matmul_static attributes {iree.abi.stub}
    vm.export @__init
    vm.func private @__init() {
      %null = vm.const.ref.zero : !vm.ref<!hal.executable>
      %null_0 = vm.const.ref.zero : !vm.buffer
      %c2 = vm.const.i32 2
      %c7 = vm.const.i32 7
      %zero = vm.const.i32.zero
      %c1 = vm.const.i32 1
      %ref = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
      %_utf8_hal_executable_format_EAB228F999C2D3A1 = vm.const.ref.rodata @_utf8_hal_executable_format_EAB228F999C2D3A1 : !vm.buffer
      %_utf8_cuda_nvptx_fb_B15B42B96FDBACC = vm.const.ref.rodata @_utf8_cuda_nvptx_fb_B15B42B96FDBACC : !vm.buffer
      %0:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_executable_format_EAB228F999C2D3A1, %_utf8_cuda_nvptx_fb_B15B42B96FDBACC) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
      %1 = vm.trunc.i64.i32 %0#1 : i64 -> i32
      %2 = vm.and.i32 %1, %c1 : i32
      %3 = vm.select.i32 %0#0, %2, %zero : i32
      %ref_1 = vm.call.variadic @hal.descriptor_set_layout.create(%ref, %zero, [(%zero, %c7, %c1), (%c1, %c7, %c1), (%c2, %c7, %zero)]) {nosideeffects} : (!vm.ref<!hal.device>, i32, tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout>
      %ref_2 = vm.call.variadic @hal.pipeline_layout.create(%ref, %zero, [%ref_1]) {nosideeffects} : (!vm.ref<!hal.device>, i32, !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout>
      vm.global.store.i32 %3, @_device_query_0 : i32
      vm.global.store.ref %ref_2, @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      vm.cond_br %3, ^bb1, ^bb2
    ^bb1:  // pred: ^bb0
      %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      %matmul_static_dispatch_0_cuda_nvptx_fb = vm.const.ref.rodata @matmul_static_dispatch_0_cuda_nvptx_fb : !vm.buffer
      %ref_3 = vm.call.variadic @hal.executable.create(%ref, %_utf8_cuda_nvptx_fb_B15B42B96FDBACC, %matmul_static_dispatch_0_cuda_nvptx_fb, %null_0, [%_pipeline_layout_0]) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer, !vm.buffer, !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable>
      vm.br ^bb3(%ref_3 : !vm.ref<!hal.executable>)
    ^bb2:  // pred: ^bb0
      vm.br ^bb3(%null : !vm.ref<!hal.executable>)
    ^bb3(%4: !vm.ref<!hal.executable>):  // 2 preds: ^bb1, ^bb2
      vm.global.store.ref %4, @_executable_matmul_static_dispatch_0 : !vm.ref<!hal.executable>
      vm.return
    }
    vm.export @__deinit
    vm.func private @__deinit() {
      vm.return
    }
  }
}


// -----// IR Dump After mlir::iree_compiler::IREE::VM::DropEmptyModuleInitializersPass (iree-vm-drop-empty-module-initializers) //----- //
vm.module public @module {
  vm.global.i32 private mutable @_device_query_0 : i32
  vm.global.ref private mutable @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
  vm.global.ref private mutable @_executable_matmul_static_dispatch_0 : !vm.ref<!hal.executable>
  vm.rodata private @matmul_static_dispatch_0_cuda_nvptx_fb {alignment = 16 : i64, mime_type = "application/x-flatbuffers"} dense<"0x08000000435544417CF8FFFF10000000480000003C000000500000000100000004000000250000006D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F3378337835000000010000000000000001000000030000000300000001000000200700002F2F0A2F2F2047656E657261746564206279204C4C564D204E56505458204261636B2D456E640A2F2F0A0A2E76657273696F6E20372E300A2E74617267657420736D5F38300A2E616464726573735F73697A652036340A0A092F2F202E676C6F626C096D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378350A0A2E76697369626C65202E656E747279206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F3378337835280A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F302C0A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F312C0A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F320A290A2E6D61786E74696420332C20332C20310A7B0A092E726567202E623332200925723C333E3B0A092E726567202E663332200925663C32323E3B0A092E726567202E62363420092572643C31363E3B0A0A096C642E706172616D2E7536342009257264312C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F305D3B0A096C642E706172616D2E7536342009257264322C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F325D3B0A09637674612E746F2E676C6F62616C2E7536342009257264332C20257264323B0A096C642E706172616D2E7536342009257264342C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F315D3B0A09637674612E746F2E676C6F62616C2E7536342009257264352C20257264343B0A09637674612E746F2E676C6F62616C2E7536342009257264362C20257264313B0A096D6F762E75333220092572312C20257469642E783B0A096376742E7536342E7533322009257264372C202572313B0A096D6F762E75333220092572322C20257469642E793B0A096D756C2E776964652E7533322009257264382C202572322C20333B0A096164642E7336342009257264392C20257264382C20257264373B0A0973686C2E623634200925726431302C20257264392C20323B0A096164642E733634200925726431312C20257264332C2025726431303B0A096C642E676C6F62616C2E66333220092566312C205B25726431315D3B0A096D756C2E776964652E753332200925726431322C202572322C2032303B0A096164642E733634200925726431332C20257264362C2025726431323B0A096C642E676C6F62616C2E6E632E66333220092566322C205B25726431335D3B0A096D756C2E776964652E753332200925726431342C202572312C20343B0A096164642E733634200925726431352C20257264352C2025726431343B0A096C642E676C6F62616C2E6E632E66333220092566332C205B25726431355D3B0A096D756C2E726E2E66333220092566342C202566322C202566333B0A096164642E726E2E66333220092566352C202566312C202566343B0A096C642E676C6F62616C2E6E632E66333220092566362C205B25726431332B345D3B0A096C642E676C6F62616C2E6E632E66333220092566372C205B25726431352B31325D3B0A096D756C2E726E2E66333220092566382C202566362C202566373B0A096164642E726E2E66333220092566392C202566352C202566383B0A096C642E676C6F62616C2E6E632E6633322009256631302C205B25726431332B385D3B0A096C642E676C6F62616C2E6E632E6633322009256631312C205B25726431352B32345D3B0A096D756C2E726E2E6633322009256631322C20256631302C20256631313B0A096164642E726E2E6633322009256631332C202566392C20256631323B0A096C642E676C6F62616C2E6E632E6633322009256631342C205B25726431332B31325D3B0A096C642E676C6F62616C2E6E632E6633322009256631352C205B25726431352B33365D3B0A096D756C2E726E2E6633322009256631362C20256631342C20256631353B0A096164642E726E2E6633322009256631372C20256631332C20256631363B0A0973742E676C6F62616C2E66333220095B25726431315D2C20256631373B0A096C642E676C6F62616C2E6E632E6633322009256631382C205B25726431332B31365D3B0A096C642E676C6F62616C2E6E632E6633322009256631392C205B25726431352B34385D3B0A096D756C2E726E2E6633322009256632302C20256631382C20256631393B0A096164642E726E2E6633322009256632312C20256631372C20256632303B0A0973742E676C6F62616C2E66333220095B25726431315D2C20256632313B0A097265743B0A0A7D0A0C001400040008000C001000"> : vector<1944xi8>
  vm.rodata private @_utf8_hal_executable_format_EAB228F999C2D3A1 {alignment = 1 : i64} "hal.executable.format"
  vm.rodata private @_utf8_cuda_nvptx_fb_B15B42B96FDBACC {alignment = 1 : i64} "cuda-nvptx-fb"
  vm.import @hal.ex.shared_device() -> !vm.ref<!hal.device> attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.buffer.assert(%buffer : !vm.ref<!hal.buffer>, %message : !vm.buffer, %allocator : !vm.ref<!hal.allocator>, %minimum_length : i64, %memory_types : i32, %buffer_usage : i32) attributes {sym_visibility = "private"}
  vm.import @hal.buffer_view.create(%buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %source_length : i64, %element_type : i32, %encoding_type : i32, %shape : i64 ...) -> !vm.ref<!hal.buffer_view> attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.buffer_view.assert(%buffer_view : !vm.ref<!hal.buffer_view>, %message : !vm.buffer, %element_type : i32, %encoding_type : i32, %shape : i64 ...) attributes {sym_visibility = "private"}
  vm.import @hal.buffer_view.buffer(%buffer_view : !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer> attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.command_buffer.create(%device : !vm.ref<!hal.device>, %modes : i32, %command_categories : i32, %binding_capacity : i32) -> !vm.ref<!hal.command_buffer> attributes {sym_visibility = "private"}
  vm.import @hal.command_buffer.finalize(%command_buffer : !vm.ref<!hal.command_buffer>) attributes {sym_visibility = "private"}
  vm.import @hal.command_buffer.execution_barrier(%command_buffer : !vm.ref<!hal.command_buffer>, %source_stage_mask : i32, %target_stage_mask : i32, %flags : i32) attributes {sym_visibility = "private"}
  vm.import @hal.command_buffer.push_descriptor_set(%command_buffer : !vm.ref<!hal.command_buffer>, %pipeline_layout : !vm.ref<!hal.pipeline_layout>, %set : i32, %bindings : tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...) attributes {sym_visibility = "private"}
  vm.import @hal.command_buffer.dispatch(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroup_x : i32, %workgroup_y : i32, %workgroup_z : i32) attributes {sym_visibility = "private"}
  vm.import @hal.descriptor_set_layout.create(%device : !vm.ref<!hal.device>, %flags : i32, %bindings : tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout> attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.device.allocator(%device : !vm.ref<!hal.device>) -> !vm.ref<!hal.allocator> attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.device.query.i64(%device : !vm.ref<!hal.device>, %category : !vm.buffer, %key : !vm.buffer) -> (i32, i64) attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.device.queue.execute(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %command_buffers : !vm.ref<!hal.command_buffer> ...) attributes {sym_visibility = "private"}
  vm.import @hal.executable.create(%device : !vm.ref<!hal.device>, %executable_format : !vm.buffer, %executable_data : !vm.buffer, %constants : !vm.buffer, %pipeline_layouts : !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable> attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.fence.create(%device : !vm.ref<!hal.device>, %flags : i32) -> !vm.ref<!hal.fence> attributes {sym_visibility = "private"}
  vm.import @hal.fence.await(%timeout_millis : i32, %fences : !vm.ref<!hal.fence> ...) -> i32 attributes {sym_visibility = "private", vm.yield}
  vm.import @hal.pipeline_layout.create(%device : !vm.ref<!hal.device>, %push_constants : i32, %set_layouts : !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout> attributes {nosideeffects, sym_visibility = "private"}
  vm.rodata private @_utf8_tensor_3C6209B4FD120BDC {alignment = 1 : i64} "tensor"
  vm.func private @matmul_static(%arg0: !vm.ref<!hal.buffer_view>, %arg1: !vm.ref<!hal.buffer_view>, %arg2: !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer_view> {
    %c2 = vm.const.i32 2
    %null = vm.const.ref.zero : !vm.ref<!hal.fence>
    %c13 = vm.const.i32 13
    %c28 = vm.const.i32 28
    %zero = vm.const.i32.zero
    %c3 = vm.const.i32 3
    %c17 = vm.const.i32 17
    %c3075 = vm.const.i32 3075
    %c16 = vm.const.i32 16
    %c5 = vm.const.i64 5
    %c1 = vm.const.i32 1
    %c553648160 = vm.const.i32 553648160
    %c1_0 = vm.const.i64 1
    %c3_1 = vm.const.i64 3
    %c36 = vm.const.i64 36
    %c60 = vm.const.i64 60
    %zero_2 = vm.const.i64.zero
    %c-1 = vm.const.i64 -1
    %c2_3 = vm.const.i64 2
    %c-1_4 = vm.const.i32 -1
    %_device_query_0 = vm.global.load.i32 @_device_query_0 : i32
    %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    %_executable_matmul_static_dispatch_0 = vm.global.load.ref @_executable_matmul_static_dispatch_0 : !vm.ref<!hal.executable>
    %_utf8_tensor_3C6209B4FD120BDC = vm.const.ref.rodata @_utf8_tensor_3C6209B4FD120BDC : !vm.buffer
    vm.call.variadic @hal.buffer_view.assert(%arg0, %_utf8_tensor_3C6209B4FD120BDC, %c553648160, %c1, [%c3_1, %c5]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
    %ref = vm.call @hal.buffer_view.buffer(%arg0) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
    %ref_5 = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
    %ref_6 = vm.call @hal.device.allocator(%ref_5) {nosideeffects} : (!vm.ref<!hal.device>) -> !vm.ref<!hal.allocator>
    vm.call @hal.buffer.assert(%ref, %_utf8_tensor_3C6209B4FD120BDC, %ref_6, %c60, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
    vm.call.variadic @hal.buffer_view.assert(%arg1, %_utf8_tensor_3C6209B4FD120BDC, %c553648160, %c1, [%c5, %c3_1]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
    %ref_7 = vm.call @hal.buffer_view.buffer(%arg1) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
    vm.call @hal.buffer.assert(%ref_7, %_utf8_tensor_3C6209B4FD120BDC, %ref_6, %c60, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
    vm.call.variadic @hal.buffer_view.assert(%arg2, %_utf8_tensor_3C6209B4FD120BDC, %c553648160, %c1, [%c3_1, %c3_1]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
    %ref_8 = vm.call @hal.buffer_view.buffer(%arg2) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
    vm.call @hal.buffer.assert(%ref_8, %_utf8_tensor_3C6209B4FD120BDC, %ref_6, %c36, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
    %ref_9 = vm.call @hal.command_buffer.create(%ref_5, %c17, %c3, %zero) : (!vm.ref<!hal.device>, i32, i32, i32) -> !vm.ref<!hal.command_buffer>
    vm.cond_br %_device_query_0, ^bb1, ^bb4
  ^bb1:  // pred: ^bb0
    vm.call.variadic @hal.command_buffer.push_descriptor_set(%ref_9, %_pipeline_layout_0, %zero_2, [(%zero_2, %zero, %ref, %zero_2, %c60), (%c1_0, %zero, %ref_7, %zero_2, %c60), (%c2_3, %zero, %ref_8, %zero_2, %c36)]) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.pipeline_layout>, i32, tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
    vm.call @hal.command_buffer.dispatch(%ref_9, %_executable_matmul_static_dispatch_0, %zero, %c1, %c1, %c1) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.executable>, i32, i32, i32, i32) -> ()
    vm.call @hal.command_buffer.execution_barrier(%ref_9, %c28, %c13, %zero) : (!vm.ref<!hal.command_buffer>, i32, i32, i32) -> ()
    vm.call @hal.command_buffer.finalize(%ref_9) : (!vm.ref<!hal.command_buffer>) -> ()
    %ref_10 = vm.call @hal.fence.create(%ref_5, %zero) : (!vm.ref<!hal.device>, i32) -> !vm.ref<!hal.fence>
    vm.call.variadic @hal.device.queue.execute(%ref_5, %c-1, %null, %ref_10, [%ref_9]) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, !vm.ref<!hal.command_buffer> ...)
    %0 = vm.call.variadic @hal.fence.await(%c-1_4, [%ref_10]) : (i32, !vm.ref<!hal.fence> ...) -> i32
    vm.cond_br %0, ^bb3, ^bb2
  ^bb2:  // pred: ^bb1
    %ref_11 = vm.call.variadic @hal.buffer_view.create(%ref_8, %zero_2, %c36, %c553648160, %c1, [%c3_1, %c3_1]) {nosideeffects} : (!vm.ref<!hal.buffer>, i64, i64, i32, i32, i64 ...) -> !vm.ref<!hal.buffer_view>
    vm.return %ref_11 : !vm.ref<!hal.buffer_view>
  ^bb3:  // pred: ^bb1
    vm.fail %0, "failed to wait on timepoint"
  ^bb4:  // pred: ^bb0
    vm.fail %c2, "device not supported in the compiled configuration"
  }
  vm.export @matmul_static attributes {iree.abi.stub}
  vm.export @__init
  vm.func private @__init() {
    %null = vm.const.ref.zero : !vm.ref<!hal.executable>
    %null_0 = vm.const.ref.zero : !vm.buffer
    %c2 = vm.const.i32 2
    %c7 = vm.const.i32 7
    %zero = vm.const.i32.zero
    %c1 = vm.const.i32 1
    %ref = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
    %_utf8_hal_executable_format_EAB228F999C2D3A1 = vm.const.ref.rodata @_utf8_hal_executable_format_EAB228F999C2D3A1 : !vm.buffer
    %_utf8_cuda_nvptx_fb_B15B42B96FDBACC = vm.const.ref.rodata @_utf8_cuda_nvptx_fb_B15B42B96FDBACC : !vm.buffer
    %0:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_executable_format_EAB228F999C2D3A1, %_utf8_cuda_nvptx_fb_B15B42B96FDBACC) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
    %1 = vm.trunc.i64.i32 %0#1 : i64 -> i32
    %2 = vm.and.i32 %1, %c1 : i32
    %3 = vm.select.i32 %0#0, %2, %zero : i32
    %ref_1 = vm.call.variadic @hal.descriptor_set_layout.create(%ref, %zero, [(%zero, %c7, %c1), (%c1, %c7, %c1), (%c2, %c7, %zero)]) {nosideeffects} : (!vm.ref<!hal.device>, i32, tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout>
    %ref_2 = vm.call.variadic @hal.pipeline_layout.create(%ref, %zero, [%ref_1]) {nosideeffects} : (!vm.ref<!hal.device>, i32, !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout>
    vm.global.store.i32 %3, @_device_query_0 : i32
    vm.global.store.ref %ref_2, @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    vm.cond_br %3, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    %matmul_static_dispatch_0_cuda_nvptx_fb = vm.const.ref.rodata @matmul_static_dispatch_0_cuda_nvptx_fb : !vm.buffer
    %ref_3 = vm.call.variadic @hal.executable.create(%ref, %_utf8_cuda_nvptx_fb_B15B42B96FDBACC, %matmul_static_dispatch_0_cuda_nvptx_fb, %null_0, [%_pipeline_layout_0]) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer, !vm.buffer, !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable>
    vm.br ^bb3(%ref_3 : !vm.ref<!hal.executable>)
  ^bb2:  // pred: ^bb0
    vm.br ^bb3(%null : !vm.ref<!hal.executable>)
  ^bb3(%4: !vm.ref<!hal.executable>):  // 2 preds: ^bb1, ^bb2
    vm.global.store.ref %4, @_executable_matmul_static_dispatch_0 : !vm.ref<!hal.executable>
    vm.return
  }
}

// -----// IR Dump After DropCompilerHints (iree-util-drop-compiler-hints) //----- //
#executable_target_cuda_nvptx_fb = #hal.executable.target<"cuda", "cuda-nvptx-fb", {target_arch = "sm_80"}>
#device_target_cuda = #hal.device.target<"cuda", {executable_targets = [#executable_target_cuda_nvptx_fb], legacy_sync}>
module attributes {hal.device.targets = [#device_target_cuda], vm.toplevel} {
  vm.module public @module {
    vm.global.i32 private mutable @_device_query_0 : i32
    vm.global.ref private mutable @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    vm.global.ref private mutable @_executable_matmul_static_dispatch_0 : !vm.ref<!hal.executable>
    vm.rodata private @matmul_static_dispatch_0_cuda_nvptx_fb {alignment = 16 : i64, mime_type = "application/x-flatbuffers"} dense<"0x08000000435544417CF8FFFF10000000480000003C000000500000000100000004000000250000006D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F3378337835000000010000000000000001000000030000000300000001000000200700002F2F0A2F2F2047656E657261746564206279204C4C564D204E56505458204261636B2D456E640A2F2F0A0A2E76657273696F6E20372E300A2E74617267657420736D5F38300A2E616464726573735F73697A652036340A0A092F2F202E676C6F626C096D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378350A0A2E76697369626C65202E656E747279206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F3378337835280A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F302C0A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F312C0A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F320A290A2E6D61786E74696420332C20332C20310A7B0A092E726567202E623332200925723C333E3B0A092E726567202E663332200925663C32323E3B0A092E726567202E62363420092572643C31363E3B0A0A096C642E706172616D2E7536342009257264312C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F305D3B0A096C642E706172616D2E7536342009257264322C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F325D3B0A09637674612E746F2E676C6F62616C2E7536342009257264332C20257264323B0A096C642E706172616D2E7536342009257264342C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F315D3B0A09637674612E746F2E676C6F62616C2E7536342009257264352C20257264343B0A09637674612E746F2E676C6F62616C2E7536342009257264362C20257264313B0A096D6F762E75333220092572312C20257469642E783B0A096376742E7536342E7533322009257264372C202572313B0A096D6F762E75333220092572322C20257469642E793B0A096D756C2E776964652E7533322009257264382C202572322C20333B0A096164642E7336342009257264392C20257264382C20257264373B0A0973686C2E623634200925726431302C20257264392C20323B0A096164642E733634200925726431312C20257264332C2025726431303B0A096C642E676C6F62616C2E66333220092566312C205B25726431315D3B0A096D756C2E776964652E753332200925726431322C202572322C2032303B0A096164642E733634200925726431332C20257264362C2025726431323B0A096C642E676C6F62616C2E6E632E66333220092566322C205B25726431335D3B0A096D756C2E776964652E753332200925726431342C202572312C20343B0A096164642E733634200925726431352C20257264352C2025726431343B0A096C642E676C6F62616C2E6E632E66333220092566332C205B25726431355D3B0A096D756C2E726E2E66333220092566342C202566322C202566333B0A096164642E726E2E66333220092566352C202566312C202566343B0A096C642E676C6F62616C2E6E632E66333220092566362C205B25726431332B345D3B0A096C642E676C6F62616C2E6E632E66333220092566372C205B25726431352B31325D3B0A096D756C2E726E2E66333220092566382C202566362C202566373B0A096164642E726E2E66333220092566392C202566352C202566383B0A096C642E676C6F62616C2E6E632E6633322009256631302C205B25726431332B385D3B0A096C642E676C6F62616C2E6E632E6633322009256631312C205B25726431352B32345D3B0A096D756C2E726E2E6633322009256631322C20256631302C20256631313B0A096164642E726E2E6633322009256631332C202566392C20256631323B0A096C642E676C6F62616C2E6E632E6633322009256631342C205B25726431332B31325D3B0A096C642E676C6F62616C2E6E632E6633322009256631352C205B25726431352B33365D3B0A096D756C2E726E2E6633322009256631362C20256631342C20256631353B0A096164642E726E2E6633322009256631372C20256631332C20256631363B0A0973742E676C6F62616C2E66333220095B25726431315D2C20256631373B0A096C642E676C6F62616C2E6E632E6633322009256631382C205B25726431332B31365D3B0A096C642E676C6F62616C2E6E632E6633322009256631392C205B25726431352B34385D3B0A096D756C2E726E2E6633322009256632302C20256631382C20256631393B0A096164642E726E2E6633322009256632312C20256631372C20256632303B0A0973742E676C6F62616C2E66333220095B25726431315D2C20256632313B0A097265743B0A0A7D0A0C001400040008000C001000"> : vector<1944xi8>
    vm.rodata private @_utf8_hal_executable_format_EAB228F999C2D3A1 {alignment = 1 : i64} "hal.executable.format"
    vm.rodata private @_utf8_cuda_nvptx_fb_B15B42B96FDBACC {alignment = 1 : i64} "cuda-nvptx-fb"
    vm.import @hal.ex.shared_device() -> !vm.ref<!hal.device> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.buffer.assert(%buffer : !vm.ref<!hal.buffer>, %message : !vm.buffer, %allocator : !vm.ref<!hal.allocator>, %minimum_length : i64, %memory_types : i32, %buffer_usage : i32) attributes {sym_visibility = "private"}
    vm.import @hal.buffer_view.create(%buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %source_length : i64, %element_type : i32, %encoding_type : i32, %shape : i64 ...) -> !vm.ref<!hal.buffer_view> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.buffer_view.assert(%buffer_view : !vm.ref<!hal.buffer_view>, %message : !vm.buffer, %element_type : i32, %encoding_type : i32, %shape : i64 ...) attributes {sym_visibility = "private"}
    vm.import @hal.buffer_view.buffer(%buffer_view : !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.command_buffer.create(%device : !vm.ref<!hal.device>, %modes : i32, %command_categories : i32, %binding_capacity : i32) -> !vm.ref<!hal.command_buffer> attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.finalize(%command_buffer : !vm.ref<!hal.command_buffer>) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.execution_barrier(%command_buffer : !vm.ref<!hal.command_buffer>, %source_stage_mask : i32, %target_stage_mask : i32, %flags : i32) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.push_descriptor_set(%command_buffer : !vm.ref<!hal.command_buffer>, %pipeline_layout : !vm.ref<!hal.pipeline_layout>, %set : i32, %bindings : tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...) attributes {sym_visibility = "private"}
    vm.import @hal.command_buffer.dispatch(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroup_x : i32, %workgroup_y : i32, %workgroup_z : i32) attributes {sym_visibility = "private"}
    vm.import @hal.descriptor_set_layout.create(%device : !vm.ref<!hal.device>, %flags : i32, %bindings : tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.device.allocator(%device : !vm.ref<!hal.device>) -> !vm.ref<!hal.allocator> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.device.query.i64(%device : !vm.ref<!hal.device>, %category : !vm.buffer, %key : !vm.buffer) -> (i32, i64) attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.device.queue.execute(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %command_buffers : !vm.ref<!hal.command_buffer> ...) attributes {sym_visibility = "private"}
    vm.import @hal.executable.create(%device : !vm.ref<!hal.device>, %executable_format : !vm.buffer, %executable_data : !vm.buffer, %constants : !vm.buffer, %pipeline_layouts : !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable> attributes {nosideeffects, sym_visibility = "private"}
    vm.import @hal.fence.create(%device : !vm.ref<!hal.device>, %flags : i32) -> !vm.ref<!hal.fence> attributes {sym_visibility = "private"}
    vm.import @hal.fence.await(%timeout_millis : i32, %fences : !vm.ref<!hal.fence> ...) -> i32 attributes {sym_visibility = "private", vm.yield}
    vm.import @hal.pipeline_layout.create(%device : !vm.ref<!hal.device>, %push_constants : i32, %set_layouts : !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout> attributes {nosideeffects, sym_visibility = "private"}
    vm.rodata private @_utf8_tensor_3C6209B4FD120BDC {alignment = 1 : i64} "tensor"
    vm.func private @matmul_static(%arg0: !vm.ref<!hal.buffer_view>, %arg1: !vm.ref<!hal.buffer_view>, %arg2: !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer_view> {
      %c2 = vm.const.i32 2
      %null = vm.const.ref.zero : !vm.ref<!hal.fence>
      %c13 = vm.const.i32 13
      %c28 = vm.const.i32 28
      %zero = vm.const.i32.zero
      %c3 = vm.const.i32 3
      %c17 = vm.const.i32 17
      %c3075 = vm.const.i32 3075
      %c16 = vm.const.i32 16
      %c5 = vm.const.i64 5
      %c1 = vm.const.i32 1
      %c553648160 = vm.const.i32 553648160
      %c1_0 = vm.const.i64 1
      %c3_1 = vm.const.i64 3
      %c36 = vm.const.i64 36
      %c60 = vm.const.i64 60
      %zero_2 = vm.const.i64.zero
      %c-1 = vm.const.i64 -1
      %c2_3 = vm.const.i64 2
      %c-1_4 = vm.const.i32 -1
      %_device_query_0 = vm.global.load.i32 @_device_query_0 : i32
      %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      %_executable_matmul_static_dispatch_0 = vm.global.load.ref @_executable_matmul_static_dispatch_0 : !vm.ref<!hal.executable>
      %_utf8_tensor_3C6209B4FD120BDC = vm.const.ref.rodata @_utf8_tensor_3C6209B4FD120BDC : !vm.buffer
      vm.call.variadic @hal.buffer_view.assert(%arg0, %_utf8_tensor_3C6209B4FD120BDC, %c553648160, %c1, [%c3_1, %c5]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref = vm.call @hal.buffer_view.buffer(%arg0) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      %ref_5 = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
      %ref_6 = vm.call @hal.device.allocator(%ref_5) {nosideeffects} : (!vm.ref<!hal.device>) -> !vm.ref<!hal.allocator>
      vm.call @hal.buffer.assert(%ref, %_utf8_tensor_3C6209B4FD120BDC, %ref_6, %c60, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      vm.call.variadic @hal.buffer_view.assert(%arg1, %_utf8_tensor_3C6209B4FD120BDC, %c553648160, %c1, [%c5, %c3_1]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref_7 = vm.call @hal.buffer_view.buffer(%arg1) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      vm.call @hal.buffer.assert(%ref_7, %_utf8_tensor_3C6209B4FD120BDC, %ref_6, %c60, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      vm.call.variadic @hal.buffer_view.assert(%arg2, %_utf8_tensor_3C6209B4FD120BDC, %c553648160, %c1, [%c3_1, %c3_1]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref_8 = vm.call @hal.buffer_view.buffer(%arg2) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      vm.call @hal.buffer.assert(%ref_8, %_utf8_tensor_3C6209B4FD120BDC, %ref_6, %c36, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      %ref_9 = vm.call @hal.command_buffer.create(%ref_5, %c17, %c3, %zero) : (!vm.ref<!hal.device>, i32, i32, i32) -> !vm.ref<!hal.command_buffer>
      vm.cond_br %_device_query_0, ^bb1, ^bb4
    ^bb1:  // pred: ^bb0
      vm.call.variadic @hal.command_buffer.push_descriptor_set(%ref_9, %_pipeline_layout_0, %zero_2, [(%zero_2, %zero, %ref, %zero_2, %c60), (%c1_0, %zero, %ref_7, %zero_2, %c60), (%c2_3, %zero, %ref_8, %zero_2, %c36)]) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.pipeline_layout>, i32, tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
      vm.call @hal.command_buffer.dispatch(%ref_9, %_executable_matmul_static_dispatch_0, %zero, %c1, %c1, %c1) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.executable>, i32, i32, i32, i32) -> ()
      vm.call @hal.command_buffer.execution_barrier(%ref_9, %c28, %c13, %zero) : (!vm.ref<!hal.command_buffer>, i32, i32, i32) -> ()
      vm.call @hal.command_buffer.finalize(%ref_9) : (!vm.ref<!hal.command_buffer>) -> ()
      %ref_10 = vm.call @hal.fence.create(%ref_5, %zero) : (!vm.ref<!hal.device>, i32) -> !vm.ref<!hal.fence>
      vm.call.variadic @hal.device.queue.execute(%ref_5, %c-1, %null, %ref_10, [%ref_9]) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, !vm.ref<!hal.command_buffer> ...)
      %0 = vm.call.variadic @hal.fence.await(%c-1_4, [%ref_10]) : (i32, !vm.ref<!hal.fence> ...) -> i32
      vm.cond_br %0, ^bb3, ^bb2
    ^bb2:  // pred: ^bb1
      %ref_11 = vm.call.variadic @hal.buffer_view.create(%ref_8, %zero_2, %c36, %c553648160, %c1, [%c3_1, %c3_1]) {nosideeffects} : (!vm.ref<!hal.buffer>, i64, i64, i32, i32, i64 ...) -> !vm.ref<!hal.buffer_view>
      vm.return %ref_11 : !vm.ref<!hal.buffer_view>
    ^bb3:  // pred: ^bb1
      vm.fail %0, "failed to wait on timepoint"
    ^bb4:  // pred: ^bb0
      vm.fail %c2, "device not supported in the compiled configuration"
    }
    vm.export @matmul_static attributes {iree.abi.stub}
    vm.export @__init
    vm.func private @__init() {
      %null = vm.const.ref.zero : !vm.ref<!hal.executable>
      %null_0 = vm.const.ref.zero : !vm.buffer
      %c2 = vm.const.i32 2
      %c7 = vm.const.i32 7
      %zero = vm.const.i32.zero
      %c1 = vm.const.i32 1
      %ref = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
      %_utf8_hal_executable_format_EAB228F999C2D3A1 = vm.const.ref.rodata @_utf8_hal_executable_format_EAB228F999C2D3A1 : !vm.buffer
      %_utf8_cuda_nvptx_fb_B15B42B96FDBACC = vm.const.ref.rodata @_utf8_cuda_nvptx_fb_B15B42B96FDBACC : !vm.buffer
      %0:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_executable_format_EAB228F999C2D3A1, %_utf8_cuda_nvptx_fb_B15B42B96FDBACC) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
      %1 = vm.trunc.i64.i32 %0#1 : i64 -> i32
      %2 = vm.and.i32 %1, %c1 : i32
      %3 = vm.select.i32 %0#0, %2, %zero : i32
      %ref_1 = vm.call.variadic @hal.descriptor_set_layout.create(%ref, %zero, [(%zero, %c7, %c1), (%c1, %c7, %c1), (%c2, %c7, %zero)]) {nosideeffects} : (!vm.ref<!hal.device>, i32, tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout>
      %ref_2 = vm.call.variadic @hal.pipeline_layout.create(%ref, %zero, [%ref_1]) {nosideeffects} : (!vm.ref<!hal.device>, i32, !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout>
      vm.global.store.i32 %3, @_device_query_0 : i32
      vm.global.store.ref %ref_2, @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      vm.cond_br %3, ^bb1, ^bb2
    ^bb1:  // pred: ^bb0
      %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      %matmul_static_dispatch_0_cuda_nvptx_fb = vm.const.ref.rodata @matmul_static_dispatch_0_cuda_nvptx_fb : !vm.buffer
      %ref_3 = vm.call.variadic @hal.executable.create(%ref, %_utf8_cuda_nvptx_fb_B15B42B96FDBACC, %matmul_static_dispatch_0_cuda_nvptx_fb, %null_0, [%_pipeline_layout_0]) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer, !vm.buffer, !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable>
      vm.br ^bb3(%ref_3 : !vm.ref<!hal.executable>)
    ^bb2:  // pred: ^bb0
      vm.br ^bb3(%null : !vm.ref<!hal.executable>)
    ^bb3(%4: !vm.ref<!hal.executable>):  // 2 preds: ^bb1, ^bb2
      vm.global.store.ref %4, @_executable_matmul_static_dispatch_0 : !vm.ref<!hal.executable>
      vm.return
    }
  }
}


// -----// IR Dump After mlir::iree_compiler::IREE::VM::GlobalInitializationPass (iree-vm-global-initialization) //----- //
vm.module public @module {
  vm.global.i32 private mutable @_device_query_0 : i32
  vm.global.ref private mutable @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
  vm.global.ref private mutable @_executable_matmul_static_dispatch_0 : !vm.ref<!hal.executable>
  vm.rodata private @matmul_static_dispatch_0_cuda_nvptx_fb {alignment = 16 : i64, mime_type = "application/x-flatbuffers"} dense<"0x08000000435544417CF8FFFF10000000480000003C000000500000000100000004000000250000006D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F3378337835000000010000000000000001000000030000000300000001000000200700002F2F0A2F2F2047656E657261746564206279204C4C564D204E56505458204261636B2D456E640A2F2F0A0A2E76657273696F6E20372E300A2E74617267657420736D5F38300A2E616464726573735F73697A652036340A0A092F2F202E676C6F626C096D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378350A0A2E76697369626C65202E656E747279206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F3378337835280A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F302C0A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F312C0A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F320A290A2E6D61786E74696420332C20332C20310A7B0A092E726567202E623332200925723C333E3B0A092E726567202E663332200925663C32323E3B0A092E726567202E62363420092572643C31363E3B0A0A096C642E706172616D2E7536342009257264312C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F305D3B0A096C642E706172616D2E7536342009257264322C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F325D3B0A09637674612E746F2E676C6F62616C2E7536342009257264332C20257264323B0A096C642E706172616D2E7536342009257264342C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F315D3B0A09637674612E746F2E676C6F62616C2E7536342009257264352C20257264343B0A09637674612E746F2E676C6F62616C2E7536342009257264362C20257264313B0A096D6F762E75333220092572312C20257469642E783B0A096376742E7536342E7533322009257264372C202572313B0A096D6F762E75333220092572322C20257469642E793B0A096D756C2E776964652E7533322009257264382C202572322C20333B0A096164642E7336342009257264392C20257264382C20257264373B0A0973686C2E623634200925726431302C20257264392C20323B0A096164642E733634200925726431312C20257264332C2025726431303B0A096C642E676C6F62616C2E66333220092566312C205B25726431315D3B0A096D756C2E776964652E753332200925726431322C202572322C2032303B0A096164642E733634200925726431332C20257264362C2025726431323B0A096C642E676C6F62616C2E6E632E66333220092566322C205B25726431335D3B0A096D756C2E776964652E753332200925726431342C202572312C20343B0A096164642E733634200925726431352C20257264352C2025726431343B0A096C642E676C6F62616C2E6E632E66333220092566332C205B25726431355D3B0A096D756C2E726E2E66333220092566342C202566322C202566333B0A096164642E726E2E66333220092566352C202566312C202566343B0A096C642E676C6F62616C2E6E632E66333220092566362C205B25726431332B345D3B0A096C642E676C6F62616C2E6E632E66333220092566372C205B25726431352B31325D3B0A096D756C2E726E2E66333220092566382C202566362C202566373B0A096164642E726E2E66333220092566392C202566352C202566383B0A096C642E676C6F62616C2E6E632E6633322009256631302C205B25726431332B385D3B0A096C642E676C6F62616C2E6E632E6633322009256631312C205B25726431352B32345D3B0A096D756C2E726E2E6633322009256631322C20256631302C20256631313B0A096164642E726E2E6633322009256631332C202566392C20256631323B0A096C642E676C6F62616C2E6E632E6633322009256631342C205B25726431332B31325D3B0A096C642E676C6F62616C2E6E632E6633322009256631352C205B25726431352B33365D3B0A096D756C2E726E2E6633322009256631362C20256631342C20256631353B0A096164642E726E2E6633322009256631372C20256631332C20256631363B0A0973742E676C6F62616C2E66333220095B25726431315D2C20256631373B0A096C642E676C6F62616C2E6E632E6633322009256631382C205B25726431332B31365D3B0A096C642E676C6F62616C2E6E632E6633322009256631392C205B25726431352B34385D3B0A096D756C2E726E2E6633322009256632302C20256631382C20256631393B0A096164642E726E2E6633322009256632312C20256631372C20256632303B0A0973742E676C6F62616C2E66333220095B25726431315D2C20256632313B0A097265743B0A0A7D0A0C001400040008000C001000"> : vector<1944xi8>
  vm.rodata private @_utf8_hal_executable_format_EAB228F999C2D3A1 {alignment = 1 : i64} "hal.executable.format"
  vm.rodata private @_utf8_cuda_nvptx_fb_B15B42B96FDBACC {alignment = 1 : i64} "cuda-nvptx-fb"
  vm.import @hal.ex.shared_device() -> !vm.ref<!hal.device> attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.buffer.assert(%buffer : !vm.ref<!hal.buffer>, %message : !vm.buffer, %allocator : !vm.ref<!hal.allocator>, %minimum_length : i64, %memory_types : i32, %buffer_usage : i32) attributes {sym_visibility = "private"}
  vm.import @hal.buffer_view.create(%buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %source_length : i64, %element_type : i32, %encoding_type : i32, %shape : i64 ...) -> !vm.ref<!hal.buffer_view> attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.buffer_view.assert(%buffer_view : !vm.ref<!hal.buffer_view>, %message : !vm.buffer, %element_type : i32, %encoding_type : i32, %shape : i64 ...) attributes {sym_visibility = "private"}
  vm.import @hal.buffer_view.buffer(%buffer_view : !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer> attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.command_buffer.create(%device : !vm.ref<!hal.device>, %modes : i32, %command_categories : i32, %binding_capacity : i32) -> !vm.ref<!hal.command_buffer> attributes {sym_visibility = "private"}
  vm.import @hal.command_buffer.finalize(%command_buffer : !vm.ref<!hal.command_buffer>) attributes {sym_visibility = "private"}
  vm.import @hal.command_buffer.execution_barrier(%command_buffer : !vm.ref<!hal.command_buffer>, %source_stage_mask : i32, %target_stage_mask : i32, %flags : i32) attributes {sym_visibility = "private"}
  vm.import @hal.command_buffer.push_descriptor_set(%command_buffer : !vm.ref<!hal.command_buffer>, %pipeline_layout : !vm.ref<!hal.pipeline_layout>, %set : i32, %bindings : tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...) attributes {sym_visibility = "private"}
  vm.import @hal.command_buffer.dispatch(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroup_x : i32, %workgroup_y : i32, %workgroup_z : i32) attributes {sym_visibility = "private"}
  vm.import @hal.descriptor_set_layout.create(%device : !vm.ref<!hal.device>, %flags : i32, %bindings : tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout> attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.device.allocator(%device : !vm.ref<!hal.device>) -> !vm.ref<!hal.allocator> attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.device.query.i64(%device : !vm.ref<!hal.device>, %category : !vm.buffer, %key : !vm.buffer) -> (i32, i64) attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.device.queue.execute(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %command_buffers : !vm.ref<!hal.command_buffer> ...) attributes {sym_visibility = "private"}
  vm.import @hal.executable.create(%device : !vm.ref<!hal.device>, %executable_format : !vm.buffer, %executable_data : !vm.buffer, %constants : !vm.buffer, %pipeline_layouts : !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable> attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.fence.create(%device : !vm.ref<!hal.device>, %flags : i32) -> !vm.ref<!hal.fence> attributes {sym_visibility = "private"}
  vm.import @hal.fence.await(%timeout_millis : i32, %fences : !vm.ref<!hal.fence> ...) -> i32 attributes {sym_visibility = "private", vm.yield}
  vm.import @hal.pipeline_layout.create(%device : !vm.ref<!hal.device>, %push_constants : i32, %set_layouts : !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout> attributes {nosideeffects, sym_visibility = "private"}
  vm.rodata private @_utf8_tensor_3C6209B4FD120BDC {alignment = 1 : i64} "tensor"
  vm.func private @matmul_static(%arg0: !vm.ref<!hal.buffer_view>, %arg1: !vm.ref<!hal.buffer_view>, %arg2: !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer_view> {
    %c2 = vm.const.i32 2
    %null = vm.const.ref.zero : !vm.ref<!hal.fence>
    %c13 = vm.const.i32 13
    %c28 = vm.const.i32 28
    %zero = vm.const.i32.zero
    %c3 = vm.const.i32 3
    %c17 = vm.const.i32 17
    %c3075 = vm.const.i32 3075
    %c16 = vm.const.i32 16
    %c5 = vm.const.i64 5
    %c1 = vm.const.i32 1
    %c553648160 = vm.const.i32 553648160
    %c1_0 = vm.const.i64 1
    %c3_1 = vm.const.i64 3
    %c36 = vm.const.i64 36
    %c60 = vm.const.i64 60
    %zero_2 = vm.const.i64.zero
    %c-1 = vm.const.i64 -1
    %c2_3 = vm.const.i64 2
    %c-1_4 = vm.const.i32 -1
    %_device_query_0 = vm.global.load.i32 @_device_query_0 : i32
    %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    %_executable_matmul_static_dispatch_0 = vm.global.load.ref @_executable_matmul_static_dispatch_0 : !vm.ref<!hal.executable>
    %_utf8_tensor_3C6209B4FD120BDC = vm.const.ref.rodata @_utf8_tensor_3C6209B4FD120BDC : !vm.buffer
    vm.call.variadic @hal.buffer_view.assert(%arg0, %_utf8_tensor_3C6209B4FD120BDC, %c553648160, %c1, [%c3_1, %c5]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
    %ref = vm.call @hal.buffer_view.buffer(%arg0) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
    %ref_5 = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
    %ref_6 = vm.call @hal.device.allocator(%ref_5) {nosideeffects} : (!vm.ref<!hal.device>) -> !vm.ref<!hal.allocator>
    vm.call @hal.buffer.assert(%ref, %_utf8_tensor_3C6209B4FD120BDC, %ref_6, %c60, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
    vm.call.variadic @hal.buffer_view.assert(%arg1, %_utf8_tensor_3C6209B4FD120BDC, %c553648160, %c1, [%c5, %c3_1]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
    %ref_7 = vm.call @hal.buffer_view.buffer(%arg1) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
    vm.call @hal.buffer.assert(%ref_7, %_utf8_tensor_3C6209B4FD120BDC, %ref_6, %c60, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
    vm.call.variadic @hal.buffer_view.assert(%arg2, %_utf8_tensor_3C6209B4FD120BDC, %c553648160, %c1, [%c3_1, %c3_1]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
    %ref_8 = vm.call @hal.buffer_view.buffer(%arg2) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
    vm.call @hal.buffer.assert(%ref_8, %_utf8_tensor_3C6209B4FD120BDC, %ref_6, %c36, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
    %ref_9 = vm.call @hal.command_buffer.create(%ref_5, %c17, %c3, %zero) : (!vm.ref<!hal.device>, i32, i32, i32) -> !vm.ref<!hal.command_buffer>
    vm.cond_br %_device_query_0, ^bb1, ^bb4
  ^bb1:  // pred: ^bb0
    vm.call.variadic @hal.command_buffer.push_descriptor_set(%ref_9, %_pipeline_layout_0, %zero_2, [(%zero_2, %zero, %ref, %zero_2, %c60), (%c1_0, %zero, %ref_7, %zero_2, %c60), (%c2_3, %zero, %ref_8, %zero_2, %c36)]) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.pipeline_layout>, i32, tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
    vm.call @hal.command_buffer.dispatch(%ref_9, %_executable_matmul_static_dispatch_0, %zero, %c1, %c1, %c1) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.executable>, i32, i32, i32, i32) -> ()
    vm.call @hal.command_buffer.execution_barrier(%ref_9, %c28, %c13, %zero) : (!vm.ref<!hal.command_buffer>, i32, i32, i32) -> ()
    vm.call @hal.command_buffer.finalize(%ref_9) : (!vm.ref<!hal.command_buffer>) -> ()
    %ref_10 = vm.call @hal.fence.create(%ref_5, %zero) : (!vm.ref<!hal.device>, i32) -> !vm.ref<!hal.fence>
    vm.call.variadic @hal.device.queue.execute(%ref_5, %c-1, %null, %ref_10, [%ref_9]) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, !vm.ref<!hal.command_buffer> ...)
    %0 = vm.call.variadic @hal.fence.await(%c-1_4, [%ref_10]) : (i32, !vm.ref<!hal.fence> ...) -> i32
    vm.cond_br %0, ^bb3, ^bb2
  ^bb2:  // pred: ^bb1
    %ref_11 = vm.call.variadic @hal.buffer_view.create(%ref_8, %zero_2, %c36, %c553648160, %c1, [%c3_1, %c3_1]) {nosideeffects} : (!vm.ref<!hal.buffer>, i64, i64, i32, i32, i64 ...) -> !vm.ref<!hal.buffer_view>
    vm.return %ref_11 : !vm.ref<!hal.buffer_view>
  ^bb3:  // pred: ^bb1
    vm.fail %0, "failed to wait on timepoint"
  ^bb4:  // pred: ^bb0
    vm.fail %c2, "device not supported in the compiled configuration"
  }
  vm.export @matmul_static attributes {iree.abi.stub}
  vm.export @__init
  vm.func private @__init() {
    %null = vm.const.ref.zero : !vm.ref<!hal.executable>
    %null_0 = vm.const.ref.zero : !vm.buffer
    %c2 = vm.const.i32 2
    %c7 = vm.const.i32 7
    %zero = vm.const.i32.zero
    %c1 = vm.const.i32 1
    %ref = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
    %_utf8_hal_executable_format_EAB228F999C2D3A1 = vm.const.ref.rodata @_utf8_hal_executable_format_EAB228F999C2D3A1 : !vm.buffer
    %_utf8_cuda_nvptx_fb_B15B42B96FDBACC = vm.const.ref.rodata @_utf8_cuda_nvptx_fb_B15B42B96FDBACC : !vm.buffer
    %0:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_executable_format_EAB228F999C2D3A1, %_utf8_cuda_nvptx_fb_B15B42B96FDBACC) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
    %1 = vm.trunc.i64.i32 %0#1 : i64 -> i32
    %2 = vm.and.i32 %1, %c1 : i32
    %3 = vm.select.i32 %0#0, %2, %zero : i32
    %ref_1 = vm.call.variadic @hal.descriptor_set_layout.create(%ref, %zero, [(%zero, %c7, %c1), (%c1, %c7, %c1), (%c2, %c7, %zero)]) {nosideeffects} : (!vm.ref<!hal.device>, i32, tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout>
    %ref_2 = vm.call.variadic @hal.pipeline_layout.create(%ref, %zero, [%ref_1]) {nosideeffects} : (!vm.ref<!hal.device>, i32, !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout>
    vm.global.store.i32 %3, @_device_query_0 : i32
    vm.global.store.ref %ref_2, @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    vm.cond_br %3, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    %matmul_static_dispatch_0_cuda_nvptx_fb = vm.const.ref.rodata @matmul_static_dispatch_0_cuda_nvptx_fb : !vm.buffer
    %ref_3 = vm.call.variadic @hal.executable.create(%ref, %_utf8_cuda_nvptx_fb_B15B42B96FDBACC, %matmul_static_dispatch_0_cuda_nvptx_fb, %null_0, [%_pipeline_layout_0]) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer, !vm.buffer, !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable>
    vm.br ^bb3(%ref_3 : !vm.ref<!hal.executable>)
  ^bb2:  // pred: ^bb0
    vm.br ^bb3(%null : !vm.ref<!hal.executable>)
  ^bb3(%4: !vm.ref<!hal.executable>):  // 2 preds: ^bb1, ^bb2
    vm.global.store.ref %4, @_executable_matmul_static_dispatch_0 : !vm.ref<!hal.executable>
    vm.br ^bb4
  ^bb4:  // pred: ^bb3
    vm.return
  }
  vm.export @__deinit
  vm.func private @__deinit() {
    vm.return
  }
}

// -----// IR Dump After mlir::iree_compiler::IREE::VM::DropEmptyModuleInitializersPass (iree-vm-drop-empty-module-initializers) //----- //
vm.module public @module {
  vm.global.i32 private mutable @_device_query_0 : i32
  vm.global.ref private mutable @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
  vm.global.ref private mutable @_executable_matmul_static_dispatch_0 : !vm.ref<!hal.executable>
  vm.rodata private @matmul_static_dispatch_0_cuda_nvptx_fb {alignment = 16 : i64, mime_type = "application/x-flatbuffers"} dense<"0x08000000435544417CF8FFFF10000000480000003C000000500000000100000004000000250000006D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F3378337835000000010000000000000001000000030000000300000001000000200700002F2F0A2F2F2047656E657261746564206279204C4C564D204E56505458204261636B2D456E640A2F2F0A0A2E76657273696F6E20372E300A2E74617267657420736D5F38300A2E616464726573735F73697A652036340A0A092F2F202E676C6F626C096D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378350A0A2E76697369626C65202E656E747279206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F3378337835280A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F302C0A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F312C0A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F320A290A2E6D61786E74696420332C20332C20310A7B0A092E726567202E623332200925723C333E3B0A092E726567202E663332200925663C32323E3B0A092E726567202E62363420092572643C31363E3B0A0A096C642E706172616D2E7536342009257264312C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F305D3B0A096C642E706172616D2E7536342009257264322C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F325D3B0A09637674612E746F2E676C6F62616C2E7536342009257264332C20257264323B0A096C642E706172616D2E7536342009257264342C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F315D3B0A09637674612E746F2E676C6F62616C2E7536342009257264352C20257264343B0A09637674612E746F2E676C6F62616C2E7536342009257264362C20257264313B0A096D6F762E75333220092572312C20257469642E783B0A096376742E7536342E7533322009257264372C202572313B0A096D6F762E75333220092572322C20257469642E793B0A096D756C2E776964652E7533322009257264382C202572322C20333B0A096164642E7336342009257264392C20257264382C20257264373B0A0973686C2E623634200925726431302C20257264392C20323B0A096164642E733634200925726431312C20257264332C2025726431303B0A096C642E676C6F62616C2E66333220092566312C205B25726431315D3B0A096D756C2E776964652E753332200925726431322C202572322C2032303B0A096164642E733634200925726431332C20257264362C2025726431323B0A096C642E676C6F62616C2E6E632E66333220092566322C205B25726431335D3B0A096D756C2E776964652E753332200925726431342C202572312C20343B0A096164642E733634200925726431352C20257264352C2025726431343B0A096C642E676C6F62616C2E6E632E66333220092566332C205B25726431355D3B0A096D756C2E726E2E66333220092566342C202566322C202566333B0A096164642E726E2E66333220092566352C202566312C202566343B0A096C642E676C6F62616C2E6E632E66333220092566362C205B25726431332B345D3B0A096C642E676C6F62616C2E6E632E66333220092566372C205B25726431352B31325D3B0A096D756C2E726E2E66333220092566382C202566362C202566373B0A096164642E726E2E66333220092566392C202566352C202566383B0A096C642E676C6F62616C2E6E632E6633322009256631302C205B25726431332B385D3B0A096C642E676C6F62616C2E6E632E6633322009256631312C205B25726431352B32345D3B0A096D756C2E726E2E6633322009256631322C20256631302C20256631313B0A096164642E726E2E6633322009256631332C202566392C20256631323B0A096C642E676C6F62616C2E6E632E6633322009256631342C205B25726431332B31325D3B0A096C642E676C6F62616C2E6E632E6633322009256631352C205B25726431352B33365D3B0A096D756C2E726E2E6633322009256631362C20256631342C20256631353B0A096164642E726E2E6633322009256631372C20256631332C20256631363B0A0973742E676C6F62616C2E66333220095B25726431315D2C20256631373B0A096C642E676C6F62616C2E6E632E6633322009256631382C205B25726431332B31365D3B0A096C642E676C6F62616C2E6E632E6633322009256631392C205B25726431352B34385D3B0A096D756C2E726E2E6633322009256632302C20256631382C20256631393B0A096164642E726E2E6633322009256632312C20256631372C20256632303B0A0973742E676C6F62616C2E66333220095B25726431315D2C20256632313B0A097265743B0A0A7D0A0C001400040008000C001000"> : vector<1944xi8>
  vm.rodata private @_utf8_hal_executable_format_EAB228F999C2D3A1 {alignment = 1 : i64} "hal.executable.format"
  vm.rodata private @_utf8_cuda_nvptx_fb_B15B42B96FDBACC {alignment = 1 : i64} "cuda-nvptx-fb"
  vm.import @hal.ex.shared_device() -> !vm.ref<!hal.device> attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.buffer.assert(%buffer : !vm.ref<!hal.buffer>, %message : !vm.buffer, %allocator : !vm.ref<!hal.allocator>, %minimum_length : i64, %memory_types : i32, %buffer_usage : i32) attributes {sym_visibility = "private"}
  vm.import @hal.buffer_view.create(%buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %source_length : i64, %element_type : i32, %encoding_type : i32, %shape : i64 ...) -> !vm.ref<!hal.buffer_view> attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.buffer_view.assert(%buffer_view : !vm.ref<!hal.buffer_view>, %message : !vm.buffer, %element_type : i32, %encoding_type : i32, %shape : i64 ...) attributes {sym_visibility = "private"}
  vm.import @hal.buffer_view.buffer(%buffer_view : !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer> attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.command_buffer.create(%device : !vm.ref<!hal.device>, %modes : i32, %command_categories : i32, %binding_capacity : i32) -> !vm.ref<!hal.command_buffer> attributes {sym_visibility = "private"}
  vm.import @hal.command_buffer.finalize(%command_buffer : !vm.ref<!hal.command_buffer>) attributes {sym_visibility = "private"}
  vm.import @hal.command_buffer.execution_barrier(%command_buffer : !vm.ref<!hal.command_buffer>, %source_stage_mask : i32, %target_stage_mask : i32, %flags : i32) attributes {sym_visibility = "private"}
  vm.import @hal.command_buffer.push_descriptor_set(%command_buffer : !vm.ref<!hal.command_buffer>, %pipeline_layout : !vm.ref<!hal.pipeline_layout>, %set : i32, %bindings : tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...) attributes {sym_visibility = "private"}
  vm.import @hal.command_buffer.dispatch(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroup_x : i32, %workgroup_y : i32, %workgroup_z : i32) attributes {sym_visibility = "private"}
  vm.import @hal.descriptor_set_layout.create(%device : !vm.ref<!hal.device>, %flags : i32, %bindings : tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout> attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.device.allocator(%device : !vm.ref<!hal.device>) -> !vm.ref<!hal.allocator> attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.device.query.i64(%device : !vm.ref<!hal.device>, %category : !vm.buffer, %key : !vm.buffer) -> (i32, i64) attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.device.queue.execute(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %command_buffers : !vm.ref<!hal.command_buffer> ...) attributes {sym_visibility = "private"}
  vm.import @hal.executable.create(%device : !vm.ref<!hal.device>, %executable_format : !vm.buffer, %executable_data : !vm.buffer, %constants : !vm.buffer, %pipeline_layouts : !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable> attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.fence.create(%device : !vm.ref<!hal.device>, %flags : i32) -> !vm.ref<!hal.fence> attributes {sym_visibility = "private"}
  vm.import @hal.fence.await(%timeout_millis : i32, %fences : !vm.ref<!hal.fence> ...) -> i32 attributes {sym_visibility = "private", vm.yield}
  vm.import @hal.pipeline_layout.create(%device : !vm.ref<!hal.device>, %push_constants : i32, %set_layouts : !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout> attributes {nosideeffects, sym_visibility = "private"}
  vm.rodata private @_utf8_tensor_3C6209B4FD120BDC {alignment = 1 : i64} "tensor"
  vm.func private @matmul_static(%arg0: !vm.ref<!hal.buffer_view>, %arg1: !vm.ref<!hal.buffer_view>, %arg2: !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer_view> {
    %c2 = vm.const.i32 2
    %null = vm.const.ref.zero : !vm.ref<!hal.fence>
    %c13 = vm.const.i32 13
    %c28 = vm.const.i32 28
    %zero = vm.const.i32.zero
    %c3 = vm.const.i32 3
    %c17 = vm.const.i32 17
    %c3075 = vm.const.i32 3075
    %c16 = vm.const.i32 16
    %c5 = vm.const.i64 5
    %c1 = vm.const.i32 1
    %c553648160 = vm.const.i32 553648160
    %c1_0 = vm.const.i64 1
    %c3_1 = vm.const.i64 3
    %c36 = vm.const.i64 36
    %c60 = vm.const.i64 60
    %zero_2 = vm.const.i64.zero
    %c-1 = vm.const.i64 -1
    %c2_3 = vm.const.i64 2
    %c-1_4 = vm.const.i32 -1
    %_device_query_0 = vm.global.load.i32 @_device_query_0 : i32
    %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    %_executable_matmul_static_dispatch_0 = vm.global.load.ref @_executable_matmul_static_dispatch_0 : !vm.ref<!hal.executable>
    %_utf8_tensor_3C6209B4FD120BDC = vm.const.ref.rodata @_utf8_tensor_3C6209B4FD120BDC : !vm.buffer
    vm.call.variadic @hal.buffer_view.assert(%arg0, %_utf8_tensor_3C6209B4FD120BDC, %c553648160, %c1, [%c3_1, %c5]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
    %ref = vm.call @hal.buffer_view.buffer(%arg0) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
    %ref_5 = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
    %ref_6 = vm.call @hal.device.allocator(%ref_5) {nosideeffects} : (!vm.ref<!hal.device>) -> !vm.ref<!hal.allocator>
    vm.call @hal.buffer.assert(%ref, %_utf8_tensor_3C6209B4FD120BDC, %ref_6, %c60, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
    vm.call.variadic @hal.buffer_view.assert(%arg1, %_utf8_tensor_3C6209B4FD120BDC, %c553648160, %c1, [%c5, %c3_1]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
    %ref_7 = vm.call @hal.buffer_view.buffer(%arg1) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
    vm.call @hal.buffer.assert(%ref_7, %_utf8_tensor_3C6209B4FD120BDC, %ref_6, %c60, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
    vm.call.variadic @hal.buffer_view.assert(%arg2, %_utf8_tensor_3C6209B4FD120BDC, %c553648160, %c1, [%c3_1, %c3_1]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
    %ref_8 = vm.call @hal.buffer_view.buffer(%arg2) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
    vm.call @hal.buffer.assert(%ref_8, %_utf8_tensor_3C6209B4FD120BDC, %ref_6, %c36, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
    %ref_9 = vm.call @hal.command_buffer.create(%ref_5, %c17, %c3, %zero) : (!vm.ref<!hal.device>, i32, i32, i32) -> !vm.ref<!hal.command_buffer>
    vm.cond_br %_device_query_0, ^bb1, ^bb4
  ^bb1:  // pred: ^bb0
    vm.call.variadic @hal.command_buffer.push_descriptor_set(%ref_9, %_pipeline_layout_0, %zero_2, [(%zero_2, %zero, %ref, %zero_2, %c60), (%c1_0, %zero, %ref_7, %zero_2, %c60), (%c2_3, %zero, %ref_8, %zero_2, %c36)]) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.pipeline_layout>, i32, tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
    vm.call @hal.command_buffer.dispatch(%ref_9, %_executable_matmul_static_dispatch_0, %zero, %c1, %c1, %c1) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.executable>, i32, i32, i32, i32) -> ()
    vm.call @hal.command_buffer.execution_barrier(%ref_9, %c28, %c13, %zero) : (!vm.ref<!hal.command_buffer>, i32, i32, i32) -> ()
    vm.call @hal.command_buffer.finalize(%ref_9) : (!vm.ref<!hal.command_buffer>) -> ()
    %ref_10 = vm.call @hal.fence.create(%ref_5, %zero) : (!vm.ref<!hal.device>, i32) -> !vm.ref<!hal.fence>
    vm.call.variadic @hal.device.queue.execute(%ref_5, %c-1, %null, %ref_10, [%ref_9]) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, !vm.ref<!hal.command_buffer> ...)
    %0 = vm.call.variadic @hal.fence.await(%c-1_4, [%ref_10]) : (i32, !vm.ref<!hal.fence> ...) -> i32
    vm.cond_br %0, ^bb3, ^bb2
  ^bb2:  // pred: ^bb1
    %ref_11 = vm.call.variadic @hal.buffer_view.create(%ref_8, %zero_2, %c36, %c553648160, %c1, [%c3_1, %c3_1]) {nosideeffects} : (!vm.ref<!hal.buffer>, i64, i64, i32, i32, i64 ...) -> !vm.ref<!hal.buffer_view>
    vm.return %ref_11 : !vm.ref<!hal.buffer_view>
  ^bb3:  // pred: ^bb1
    vm.fail %0, "failed to wait on timepoint"
  ^bb4:  // pred: ^bb0
    vm.fail %c2, "device not supported in the compiled configuration"
  }
  vm.export @matmul_static attributes {iree.abi.stub}
  vm.export @__init
  vm.func private @__init() {
    %null = vm.const.ref.zero : !vm.ref<!hal.executable>
    %null_0 = vm.const.ref.zero : !vm.buffer
    %c2 = vm.const.i32 2
    %c7 = vm.const.i32 7
    %zero = vm.const.i32.zero
    %c1 = vm.const.i32 1
    %ref = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
    %_utf8_hal_executable_format_EAB228F999C2D3A1 = vm.const.ref.rodata @_utf8_hal_executable_format_EAB228F999C2D3A1 : !vm.buffer
    %_utf8_cuda_nvptx_fb_B15B42B96FDBACC = vm.const.ref.rodata @_utf8_cuda_nvptx_fb_B15B42B96FDBACC : !vm.buffer
    %0:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_executable_format_EAB228F999C2D3A1, %_utf8_cuda_nvptx_fb_B15B42B96FDBACC) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
    %1 = vm.trunc.i64.i32 %0#1 : i64 -> i32
    %2 = vm.and.i32 %1, %c1 : i32
    %3 = vm.select.i32 %0#0, %2, %zero : i32
    %ref_1 = vm.call.variadic @hal.descriptor_set_layout.create(%ref, %zero, [(%zero, %c7, %c1), (%c1, %c7, %c1), (%c2, %c7, %zero)]) {nosideeffects} : (!vm.ref<!hal.device>, i32, tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout>
    %ref_2 = vm.call.variadic @hal.pipeline_layout.create(%ref, %zero, [%ref_1]) {nosideeffects} : (!vm.ref<!hal.device>, i32, !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout>
    vm.global.store.i32 %3, @_device_query_0 : i32
    vm.global.store.ref %ref_2, @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    vm.cond_br %3, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    %matmul_static_dispatch_0_cuda_nvptx_fb = vm.const.ref.rodata @matmul_static_dispatch_0_cuda_nvptx_fb : !vm.buffer
    %ref_3 = vm.call.variadic @hal.executable.create(%ref, %_utf8_cuda_nvptx_fb_B15B42B96FDBACC, %matmul_static_dispatch_0_cuda_nvptx_fb, %null_0, [%_pipeline_layout_0]) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer, !vm.buffer, !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable>
    vm.br ^bb3(%ref_3 : !vm.ref<!hal.executable>)
  ^bb2:  // pred: ^bb0
    vm.br ^bb3(%null : !vm.ref<!hal.executable>)
  ^bb3(%4: !vm.ref<!hal.executable>):  // 2 preds: ^bb1, ^bb2
    vm.global.store.ref %4, @_executable_matmul_static_dispatch_0 : !vm.ref<!hal.executable>
    vm.br ^bb4
  ^bb4:  // pred: ^bb3
    vm.return
  }
}

// -----// IR Dump After Canonicalizer (canonicalize) //----- //
vm.func private @matmul_static(%arg0: !vm.ref<!hal.buffer_view>, %arg1: !vm.ref<!hal.buffer_view>, %arg2: !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer_view> {
  %c2 = vm.const.i32 2
  %null = vm.const.ref.zero : !vm.ref<!hal.fence>
  %c13 = vm.const.i32 13
  %c28 = vm.const.i32 28
  %zero = vm.const.i32.zero
  %c3 = vm.const.i32 3
  %c17 = vm.const.i32 17
  %c3075 = vm.const.i32 3075
  %c16 = vm.const.i32 16
  %c5 = vm.const.i64 5
  %c1 = vm.const.i32 1
  %c553648160 = vm.const.i32 553648160
  %c1_0 = vm.const.i64 1
  %c3_1 = vm.const.i64 3
  %c36 = vm.const.i64 36
  %c60 = vm.const.i64 60
  %zero_2 = vm.const.i64.zero
  %c-1 = vm.const.i64 -1
  %c2_3 = vm.const.i64 2
  %c-1_4 = vm.const.i32 -1
  %_device_query_0 = vm.global.load.i32 @_device_query_0 : i32
  %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
  %_executable_matmul_static_dispatch_0 = vm.global.load.ref @_executable_matmul_static_dispatch_0 : !vm.ref<!hal.executable>
  %_utf8_tensor_3C6209B4FD120BDC = vm.const.ref.rodata @_utf8_tensor_3C6209B4FD120BDC : !vm.buffer
  vm.call.variadic @hal.buffer_view.assert(%arg0, %_utf8_tensor_3C6209B4FD120BDC, %c553648160, %c1, [%c3_1, %c5]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
  %ref = vm.call @hal.buffer_view.buffer(%arg0) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
  %ref_5 = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
  %ref_6 = vm.call @hal.device.allocator(%ref_5) {nosideeffects} : (!vm.ref<!hal.device>) -> !vm.ref<!hal.allocator>
  vm.call @hal.buffer.assert(%ref, %_utf8_tensor_3C6209B4FD120BDC, %ref_6, %c60, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
  vm.call.variadic @hal.buffer_view.assert(%arg1, %_utf8_tensor_3C6209B4FD120BDC, %c553648160, %c1, [%c5, %c3_1]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
  %ref_7 = vm.call @hal.buffer_view.buffer(%arg1) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
  vm.call @hal.buffer.assert(%ref_7, %_utf8_tensor_3C6209B4FD120BDC, %ref_6, %c60, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
  vm.call.variadic @hal.buffer_view.assert(%arg2, %_utf8_tensor_3C6209B4FD120BDC, %c553648160, %c1, [%c3_1, %c3_1]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
  %ref_8 = vm.call @hal.buffer_view.buffer(%arg2) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
  vm.call @hal.buffer.assert(%ref_8, %_utf8_tensor_3C6209B4FD120BDC, %ref_6, %c36, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
  %ref_9 = vm.call @hal.command_buffer.create(%ref_5, %c17, %c3, %zero) : (!vm.ref<!hal.device>, i32, i32, i32) -> !vm.ref<!hal.command_buffer>
  vm.cond_br %_device_query_0, ^bb1, ^bb4
^bb1:  // pred: ^bb0
  vm.call.variadic @hal.command_buffer.push_descriptor_set(%ref_9, %_pipeline_layout_0, %zero_2, [(%zero_2, %zero, %ref, %zero_2, %c60), (%c1_0, %zero, %ref_7, %zero_2, %c60), (%c2_3, %zero, %ref_8, %zero_2, %c36)]) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.pipeline_layout>, i32, tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
  vm.call @hal.command_buffer.dispatch(%ref_9, %_executable_matmul_static_dispatch_0, %zero, %c1, %c1, %c1) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.executable>, i32, i32, i32, i32) -> ()
  vm.call @hal.command_buffer.execution_barrier(%ref_9, %c28, %c13, %zero) : (!vm.ref<!hal.command_buffer>, i32, i32, i32) -> ()
  vm.call @hal.command_buffer.finalize(%ref_9) : (!vm.ref<!hal.command_buffer>) -> ()
  %ref_10 = vm.call @hal.fence.create(%ref_5, %zero) : (!vm.ref<!hal.device>, i32) -> !vm.ref<!hal.fence>
  vm.call.variadic @hal.device.queue.execute(%ref_5, %c-1, %null, %ref_10, [%ref_9]) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, !vm.ref<!hal.command_buffer> ...)
  %0 = vm.call.variadic @hal.fence.await(%c-1_4, [%ref_10]) : (i32, !vm.ref<!hal.fence> ...) -> i32
  vm.cond_br %0, ^bb3, ^bb2
^bb2:  // pred: ^bb1
  %ref_11 = vm.call.variadic @hal.buffer_view.create(%ref_8, %zero_2, %c36, %c553648160, %c1, [%c3_1, %c3_1]) {nosideeffects} : (!vm.ref<!hal.buffer>, i64, i64, i32, i32, i64 ...) -> !vm.ref<!hal.buffer_view>
  vm.return %ref_11 : !vm.ref<!hal.buffer_view>
^bb3:  // pred: ^bb1
  vm.fail %0, "failed to wait on timepoint"
^bb4:  // pred: ^bb0
  vm.fail %c2, "device not supported in the compiled configuration"
}

// -----// IR Dump After Canonicalizer (canonicalize) //----- //
vm.func private @__init() {
  %null = vm.const.ref.zero : !vm.ref<!hal.executable>
  %null_0 = vm.const.ref.zero : !vm.buffer
  %c2 = vm.const.i32 2
  %c7 = vm.const.i32 7
  %zero = vm.const.i32.zero
  %c1 = vm.const.i32 1
  %ref = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
  %_utf8_hal_executable_format_EAB228F999C2D3A1 = vm.const.ref.rodata @_utf8_hal_executable_format_EAB228F999C2D3A1 : !vm.buffer
  %_utf8_cuda_nvptx_fb_B15B42B96FDBACC = vm.const.ref.rodata @_utf8_cuda_nvptx_fb_B15B42B96FDBACC : !vm.buffer
  %0:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_executable_format_EAB228F999C2D3A1, %_utf8_cuda_nvptx_fb_B15B42B96FDBACC) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
  %1 = vm.trunc.i64.i32 %0#1 : i64 -> i32
  %2 = vm.and.i32 %1, %c1 : i32
  %3 = vm.select.i32 %0#0, %2, %zero : i32
  %ref_1 = vm.call.variadic @hal.descriptor_set_layout.create(%ref, %zero, [(%zero, %c7, %c1), (%c1, %c7, %c1), (%c2, %c7, %zero)]) {nosideeffects} : (!vm.ref<!hal.device>, i32, tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout>
  %ref_2 = vm.call.variadic @hal.pipeline_layout.create(%ref, %zero, [%ref_1]) {nosideeffects} : (!vm.ref<!hal.device>, i32, !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout>
  vm.global.store.i32 %3, @_device_query_0 : i32
  vm.global.store.ref %ref_2, @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
  vm.cond_br %3, ^bb1, ^bb2
^bb1:  // pred: ^bb0
  %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
  %matmul_static_dispatch_0_cuda_nvptx_fb = vm.const.ref.rodata @matmul_static_dispatch_0_cuda_nvptx_fb : !vm.buffer
  %ref_3 = vm.call.variadic @hal.executable.create(%ref, %_utf8_cuda_nvptx_fb_B15B42B96FDBACC, %matmul_static_dispatch_0_cuda_nvptx_fb, %null_0, [%_pipeline_layout_0]) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer, !vm.buffer, !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable>
  vm.br ^bb3(%ref_3 : !vm.ref<!hal.executable>)
^bb2:  // pred: ^bb0
  vm.br ^bb3(%null : !vm.ref<!hal.executable>)
^bb3(%4: !vm.ref<!hal.executable>):  // 2 preds: ^bb1, ^bb2
  vm.global.store.ref %4, @_executable_matmul_static_dispatch_0 : !vm.ref<!hal.executable>
  vm.return
}

// -----// IR Dump After Inliner (inline) //----- //
vm.module public @module {
  vm.global.i32 private mutable @_device_query_0 : i32
  vm.global.ref private mutable @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
  vm.global.ref private mutable @_executable_matmul_static_dispatch_0 : !vm.ref<!hal.executable>
  vm.rodata private @matmul_static_dispatch_0_cuda_nvptx_fb {alignment = 16 : i64, mime_type = "application/x-flatbuffers"} dense<"0x08000000435544417CF8FFFF10000000480000003C000000500000000100000004000000250000006D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F3378337835000000010000000000000001000000030000000300000001000000200700002F2F0A2F2F2047656E657261746564206279204C4C564D204E56505458204261636B2D456E640A2F2F0A0A2E76657273696F6E20372E300A2E74617267657420736D5F38300A2E616464726573735F73697A652036340A0A092F2F202E676C6F626C096D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378350A0A2E76697369626C65202E656E747279206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F3378337835280A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F302C0A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F312C0A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F320A290A2E6D61786E74696420332C20332C20310A7B0A092E726567202E623332200925723C333E3B0A092E726567202E663332200925663C32323E3B0A092E726567202E62363420092572643C31363E3B0A0A096C642E706172616D2E7536342009257264312C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F305D3B0A096C642E706172616D2E7536342009257264322C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F325D3B0A09637674612E746F2E676C6F62616C2E7536342009257264332C20257264323B0A096C642E706172616D2E7536342009257264342C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F315D3B0A09637674612E746F2E676C6F62616C2E7536342009257264352C20257264343B0A09637674612E746F2E676C6F62616C2E7536342009257264362C20257264313B0A096D6F762E75333220092572312C20257469642E783B0A096376742E7536342E7533322009257264372C202572313B0A096D6F762E75333220092572322C20257469642E793B0A096D756C2E776964652E7533322009257264382C202572322C20333B0A096164642E7336342009257264392C20257264382C20257264373B0A0973686C2E623634200925726431302C20257264392C20323B0A096164642E733634200925726431312C20257264332C2025726431303B0A096C642E676C6F62616C2E66333220092566312C205B25726431315D3B0A096D756C2E776964652E753332200925726431322C202572322C2032303B0A096164642E733634200925726431332C20257264362C2025726431323B0A096C642E676C6F62616C2E6E632E66333220092566322C205B25726431335D3B0A096D756C2E776964652E753332200925726431342C202572312C20343B0A096164642E733634200925726431352C20257264352C2025726431343B0A096C642E676C6F62616C2E6E632E66333220092566332C205B25726431355D3B0A096D756C2E726E2E66333220092566342C202566322C202566333B0A096164642E726E2E66333220092566352C202566312C202566343B0A096C642E676C6F62616C2E6E632E66333220092566362C205B25726431332B345D3B0A096C642E676C6F62616C2E6E632E66333220092566372C205B25726431352B31325D3B0A096D756C2E726E2E66333220092566382C202566362C202566373B0A096164642E726E2E66333220092566392C202566352C202566383B0A096C642E676C6F62616C2E6E632E6633322009256631302C205B25726431332B385D3B0A096C642E676C6F62616C2E6E632E6633322009256631312C205B25726431352B32345D3B0A096D756C2E726E2E6633322009256631322C20256631302C20256631313B0A096164642E726E2E6633322009256631332C202566392C20256631323B0A096C642E676C6F62616C2E6E632E6633322009256631342C205B25726431332B31325D3B0A096C642E676C6F62616C2E6E632E6633322009256631352C205B25726431352B33365D3B0A096D756C2E726E2E6633322009256631362C20256631342C20256631353B0A096164642E726E2E6633322009256631372C20256631332C20256631363B0A0973742E676C6F62616C2E66333220095B25726431315D2C20256631373B0A096C642E676C6F62616C2E6E632E6633322009256631382C205B25726431332B31365D3B0A096C642E676C6F62616C2E6E632E6633322009256631392C205B25726431352B34385D3B0A096D756C2E726E2E6633322009256632302C20256631382C20256631393B0A096164642E726E2E6633322009256632312C20256631372C20256632303B0A0973742E676C6F62616C2E66333220095B25726431315D2C20256632313B0A097265743B0A0A7D0A0C001400040008000C001000"> : vector<1944xi8>
  vm.rodata private @_utf8_hal_executable_format_EAB228F999C2D3A1 {alignment = 1 : i64} "hal.executable.format"
  vm.rodata private @_utf8_cuda_nvptx_fb_B15B42B96FDBACC {alignment = 1 : i64} "cuda-nvptx-fb"
  vm.import @hal.ex.shared_device() -> !vm.ref<!hal.device> attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.buffer.assert(%buffer : !vm.ref<!hal.buffer>, %message : !vm.buffer, %allocator : !vm.ref<!hal.allocator>, %minimum_length : i64, %memory_types : i32, %buffer_usage : i32) attributes {sym_visibility = "private"}
  vm.import @hal.buffer_view.create(%buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %source_length : i64, %element_type : i32, %encoding_type : i32, %shape : i64 ...) -> !vm.ref<!hal.buffer_view> attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.buffer_view.assert(%buffer_view : !vm.ref<!hal.buffer_view>, %message : !vm.buffer, %element_type : i32, %encoding_type : i32, %shape : i64 ...) attributes {sym_visibility = "private"}
  vm.import @hal.buffer_view.buffer(%buffer_view : !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer> attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.command_buffer.create(%device : !vm.ref<!hal.device>, %modes : i32, %command_categories : i32, %binding_capacity : i32) -> !vm.ref<!hal.command_buffer> attributes {sym_visibility = "private"}
  vm.import @hal.command_buffer.finalize(%command_buffer : !vm.ref<!hal.command_buffer>) attributes {sym_visibility = "private"}
  vm.import @hal.command_buffer.execution_barrier(%command_buffer : !vm.ref<!hal.command_buffer>, %source_stage_mask : i32, %target_stage_mask : i32, %flags : i32) attributes {sym_visibility = "private"}
  vm.import @hal.command_buffer.push_descriptor_set(%command_buffer : !vm.ref<!hal.command_buffer>, %pipeline_layout : !vm.ref<!hal.pipeline_layout>, %set : i32, %bindings : tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...) attributes {sym_visibility = "private"}
  vm.import @hal.command_buffer.dispatch(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroup_x : i32, %workgroup_y : i32, %workgroup_z : i32) attributes {sym_visibility = "private"}
  vm.import @hal.descriptor_set_layout.create(%device : !vm.ref<!hal.device>, %flags : i32, %bindings : tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout> attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.device.allocator(%device : !vm.ref<!hal.device>) -> !vm.ref<!hal.allocator> attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.device.query.i64(%device : !vm.ref<!hal.device>, %category : !vm.buffer, %key : !vm.buffer) -> (i32, i64) attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.device.queue.execute(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %command_buffers : !vm.ref<!hal.command_buffer> ...) attributes {sym_visibility = "private"}
  vm.import @hal.executable.create(%device : !vm.ref<!hal.device>, %executable_format : !vm.buffer, %executable_data : !vm.buffer, %constants : !vm.buffer, %pipeline_layouts : !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable> attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.fence.create(%device : !vm.ref<!hal.device>, %flags : i32) -> !vm.ref<!hal.fence> attributes {sym_visibility = "private"}
  vm.import @hal.fence.await(%timeout_millis : i32, %fences : !vm.ref<!hal.fence> ...) -> i32 attributes {sym_visibility = "private", vm.yield}
  vm.import @hal.pipeline_layout.create(%device : !vm.ref<!hal.device>, %push_constants : i32, %set_layouts : !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout> attributes {nosideeffects, sym_visibility = "private"}
  vm.rodata private @_utf8_tensor_3C6209B4FD120BDC {alignment = 1 : i64} "tensor"
  vm.func private @matmul_static(%arg0: !vm.ref<!hal.buffer_view>, %arg1: !vm.ref<!hal.buffer_view>, %arg2: !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer_view> {
    %c2 = vm.const.i32 2
    %null = vm.const.ref.zero : !vm.ref<!hal.fence>
    %c13 = vm.const.i32 13
    %c28 = vm.const.i32 28
    %zero = vm.const.i32.zero
    %c3 = vm.const.i32 3
    %c17 = vm.const.i32 17
    %c3075 = vm.const.i32 3075
    %c16 = vm.const.i32 16
    %c5 = vm.const.i64 5
    %c1 = vm.const.i32 1
    %c553648160 = vm.const.i32 553648160
    %c1_0 = vm.const.i64 1
    %c3_1 = vm.const.i64 3
    %c36 = vm.const.i64 36
    %c60 = vm.const.i64 60
    %zero_2 = vm.const.i64.zero
    %c-1 = vm.const.i64 -1
    %c2_3 = vm.const.i64 2
    %c-1_4 = vm.const.i32 -1
    %_device_query_0 = vm.global.load.i32 @_device_query_0 : i32
    %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    %_executable_matmul_static_dispatch_0 = vm.global.load.ref @_executable_matmul_static_dispatch_0 : !vm.ref<!hal.executable>
    %_utf8_tensor_3C6209B4FD120BDC = vm.const.ref.rodata @_utf8_tensor_3C6209B4FD120BDC : !vm.buffer
    vm.call.variadic @hal.buffer_view.assert(%arg0, %_utf8_tensor_3C6209B4FD120BDC, %c553648160, %c1, [%c3_1, %c5]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
    %ref = vm.call @hal.buffer_view.buffer(%arg0) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
    %ref_5 = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
    %ref_6 = vm.call @hal.device.allocator(%ref_5) {nosideeffects} : (!vm.ref<!hal.device>) -> !vm.ref<!hal.allocator>
    vm.call @hal.buffer.assert(%ref, %_utf8_tensor_3C6209B4FD120BDC, %ref_6, %c60, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
    vm.call.variadic @hal.buffer_view.assert(%arg1, %_utf8_tensor_3C6209B4FD120BDC, %c553648160, %c1, [%c5, %c3_1]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
    %ref_7 = vm.call @hal.buffer_view.buffer(%arg1) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
    vm.call @hal.buffer.assert(%ref_7, %_utf8_tensor_3C6209B4FD120BDC, %ref_6, %c60, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
    vm.call.variadic @hal.buffer_view.assert(%arg2, %_utf8_tensor_3C6209B4FD120BDC, %c553648160, %c1, [%c3_1, %c3_1]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
    %ref_8 = vm.call @hal.buffer_view.buffer(%arg2) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
    vm.call @hal.buffer.assert(%ref_8, %_utf8_tensor_3C6209B4FD120BDC, %ref_6, %c36, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
    %ref_9 = vm.call @hal.command_buffer.create(%ref_5, %c17, %c3, %zero) : (!vm.ref<!hal.device>, i32, i32, i32) -> !vm.ref<!hal.command_buffer>
    vm.cond_br %_device_query_0, ^bb1, ^bb4
  ^bb1:  // pred: ^bb0
    vm.call.variadic @hal.command_buffer.push_descriptor_set(%ref_9, %_pipeline_layout_0, %zero_2, [(%zero_2, %zero, %ref, %zero_2, %c60), (%c1_0, %zero, %ref_7, %zero_2, %c60), (%c2_3, %zero, %ref_8, %zero_2, %c36)]) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.pipeline_layout>, i32, tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
    vm.call @hal.command_buffer.dispatch(%ref_9, %_executable_matmul_static_dispatch_0, %zero, %c1, %c1, %c1) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.executable>, i32, i32, i32, i32) -> ()
    vm.call @hal.command_buffer.execution_barrier(%ref_9, %c28, %c13, %zero) : (!vm.ref<!hal.command_buffer>, i32, i32, i32) -> ()
    vm.call @hal.command_buffer.finalize(%ref_9) : (!vm.ref<!hal.command_buffer>) -> ()
    %ref_10 = vm.call @hal.fence.create(%ref_5, %zero) : (!vm.ref<!hal.device>, i32) -> !vm.ref<!hal.fence>
    vm.call.variadic @hal.device.queue.execute(%ref_5, %c-1, %null, %ref_10, [%ref_9]) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, !vm.ref<!hal.command_buffer> ...)
    %0 = vm.call.variadic @hal.fence.await(%c-1_4, [%ref_10]) : (i32, !vm.ref<!hal.fence> ...) -> i32
    vm.cond_br %0, ^bb3, ^bb2
  ^bb2:  // pred: ^bb1
    %ref_11 = vm.call.variadic @hal.buffer_view.create(%ref_8, %zero_2, %c36, %c553648160, %c1, [%c3_1, %c3_1]) {nosideeffects} : (!vm.ref<!hal.buffer>, i64, i64, i32, i32, i64 ...) -> !vm.ref<!hal.buffer_view>
    vm.return %ref_11 : !vm.ref<!hal.buffer_view>
  ^bb3:  // pred: ^bb1
    vm.fail %0, "failed to wait on timepoint"
  ^bb4:  // pred: ^bb0
    vm.fail %c2, "device not supported in the compiled configuration"
  }
  vm.export @matmul_static attributes {iree.abi.stub}
  vm.export @__init
  vm.func private @__init() {
    %null = vm.const.ref.zero : !vm.ref<!hal.executable>
    %null_0 = vm.const.ref.zero : !vm.buffer
    %c2 = vm.const.i32 2
    %c7 = vm.const.i32 7
    %zero = vm.const.i32.zero
    %c1 = vm.const.i32 1
    %ref = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
    %_utf8_hal_executable_format_EAB228F999C2D3A1 = vm.const.ref.rodata @_utf8_hal_executable_format_EAB228F999C2D3A1 : !vm.buffer
    %_utf8_cuda_nvptx_fb_B15B42B96FDBACC = vm.const.ref.rodata @_utf8_cuda_nvptx_fb_B15B42B96FDBACC : !vm.buffer
    %0:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_executable_format_EAB228F999C2D3A1, %_utf8_cuda_nvptx_fb_B15B42B96FDBACC) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
    %1 = vm.trunc.i64.i32 %0#1 : i64 -> i32
    %2 = vm.and.i32 %1, %c1 : i32
    %3 = vm.select.i32 %0#0, %2, %zero : i32
    %ref_1 = vm.call.variadic @hal.descriptor_set_layout.create(%ref, %zero, [(%zero, %c7, %c1), (%c1, %c7, %c1), (%c2, %c7, %zero)]) {nosideeffects} : (!vm.ref<!hal.device>, i32, tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout>
    %ref_2 = vm.call.variadic @hal.pipeline_layout.create(%ref, %zero, [%ref_1]) {nosideeffects} : (!vm.ref<!hal.device>, i32, !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout>
    vm.global.store.i32 %3, @_device_query_0 : i32
    vm.global.store.ref %ref_2, @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    vm.cond_br %3, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    %matmul_static_dispatch_0_cuda_nvptx_fb = vm.const.ref.rodata @matmul_static_dispatch_0_cuda_nvptx_fb : !vm.buffer
    %ref_3 = vm.call.variadic @hal.executable.create(%ref, %_utf8_cuda_nvptx_fb_B15B42B96FDBACC, %matmul_static_dispatch_0_cuda_nvptx_fb, %null_0, [%_pipeline_layout_0]) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer, !vm.buffer, !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable>
    vm.br ^bb3(%ref_3 : !vm.ref<!hal.executable>)
  ^bb2:  // pred: ^bb0
    vm.br ^bb3(%null : !vm.ref<!hal.executable>)
  ^bb3(%4: !vm.ref<!hal.executable>):  // 2 preds: ^bb1, ^bb2
    vm.global.store.ref %4, @_executable_matmul_static_dispatch_0 : !vm.ref<!hal.executable>
    vm.return
  }
}

// -----// IR Dump After CSE (cse) //----- //
vm.module public @module {
  vm.global.i32 private mutable @_device_query_0 : i32
  vm.global.ref private mutable @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
  vm.global.ref private mutable @_executable_matmul_static_dispatch_0 : !vm.ref<!hal.executable>
  vm.rodata private @matmul_static_dispatch_0_cuda_nvptx_fb {alignment = 16 : i64, mime_type = "application/x-flatbuffers"} dense<"0x08000000435544417CF8FFFF10000000480000003C000000500000000100000004000000250000006D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F3378337835000000010000000000000001000000030000000300000001000000200700002F2F0A2F2F2047656E657261746564206279204C4C564D204E56505458204261636B2D456E640A2F2F0A0A2E76657273696F6E20372E300A2E74617267657420736D5F38300A2E616464726573735F73697A652036340A0A092F2F202E676C6F626C096D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378350A0A2E76697369626C65202E656E747279206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F3378337835280A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F302C0A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F312C0A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F320A290A2E6D61786E74696420332C20332C20310A7B0A092E726567202E623332200925723C333E3B0A092E726567202E663332200925663C32323E3B0A092E726567202E62363420092572643C31363E3B0A0A096C642E706172616D2E7536342009257264312C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F305D3B0A096C642E706172616D2E7536342009257264322C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F325D3B0A09637674612E746F2E676C6F62616C2E7536342009257264332C20257264323B0A096C642E706172616D2E7536342009257264342C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F315D3B0A09637674612E746F2E676C6F62616C2E7536342009257264352C20257264343B0A09637674612E746F2E676C6F62616C2E7536342009257264362C20257264313B0A096D6F762E75333220092572312C20257469642E783B0A096376742E7536342E7533322009257264372C202572313B0A096D6F762E75333220092572322C20257469642E793B0A096D756C2E776964652E7533322009257264382C202572322C20333B0A096164642E7336342009257264392C20257264382C20257264373B0A0973686C2E623634200925726431302C20257264392C20323B0A096164642E733634200925726431312C20257264332C2025726431303B0A096C642E676C6F62616C2E66333220092566312C205B25726431315D3B0A096D756C2E776964652E753332200925726431322C202572322C2032303B0A096164642E733634200925726431332C20257264362C2025726431323B0A096C642E676C6F62616C2E6E632E66333220092566322C205B25726431335D3B0A096D756C2E776964652E753332200925726431342C202572312C20343B0A096164642E733634200925726431352C20257264352C2025726431343B0A096C642E676C6F62616C2E6E632E66333220092566332C205B25726431355D3B0A096D756C2E726E2E66333220092566342C202566322C202566333B0A096164642E726E2E66333220092566352C202566312C202566343B0A096C642E676C6F62616C2E6E632E66333220092566362C205B25726431332B345D3B0A096C642E676C6F62616C2E6E632E66333220092566372C205B25726431352B31325D3B0A096D756C2E726E2E66333220092566382C202566362C202566373B0A096164642E726E2E66333220092566392C202566352C202566383B0A096C642E676C6F62616C2E6E632E6633322009256631302C205B25726431332B385D3B0A096C642E676C6F62616C2E6E632E6633322009256631312C205B25726431352B32345D3B0A096D756C2E726E2E6633322009256631322C20256631302C20256631313B0A096164642E726E2E6633322009256631332C202566392C20256631323B0A096C642E676C6F62616C2E6E632E6633322009256631342C205B25726431332B31325D3B0A096C642E676C6F62616C2E6E632E6633322009256631352C205B25726431352B33365D3B0A096D756C2E726E2E6633322009256631362C20256631342C20256631353B0A096164642E726E2E6633322009256631372C20256631332C20256631363B0A0973742E676C6F62616C2E66333220095B25726431315D2C20256631373B0A096C642E676C6F62616C2E6E632E6633322009256631382C205B25726431332B31365D3B0A096C642E676C6F62616C2E6E632E6633322009256631392C205B25726431352B34385D3B0A096D756C2E726E2E6633322009256632302C20256631382C20256631393B0A096164642E726E2E6633322009256632312C20256631372C20256632303B0A0973742E676C6F62616C2E66333220095B25726431315D2C20256632313B0A097265743B0A0A7D0A0C001400040008000C001000"> : vector<1944xi8>
  vm.rodata private @_utf8_hal_executable_format_EAB228F999C2D3A1 {alignment = 1 : i64} "hal.executable.format"
  vm.rodata private @_utf8_cuda_nvptx_fb_B15B42B96FDBACC {alignment = 1 : i64} "cuda-nvptx-fb"
  vm.import @hal.ex.shared_device() -> !vm.ref<!hal.device> attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.buffer.assert(%buffer : !vm.ref<!hal.buffer>, %message : !vm.buffer, %allocator : !vm.ref<!hal.allocator>, %minimum_length : i64, %memory_types : i32, %buffer_usage : i32) attributes {sym_visibility = "private"}
  vm.import @hal.buffer_view.create(%buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %source_length : i64, %element_type : i32, %encoding_type : i32, %shape : i64 ...) -> !vm.ref<!hal.buffer_view> attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.buffer_view.assert(%buffer_view : !vm.ref<!hal.buffer_view>, %message : !vm.buffer, %element_type : i32, %encoding_type : i32, %shape : i64 ...) attributes {sym_visibility = "private"}
  vm.import @hal.buffer_view.buffer(%buffer_view : !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer> attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.command_buffer.create(%device : !vm.ref<!hal.device>, %modes : i32, %command_categories : i32, %binding_capacity : i32) -> !vm.ref<!hal.command_buffer> attributes {sym_visibility = "private"}
  vm.import @hal.command_buffer.finalize(%command_buffer : !vm.ref<!hal.command_buffer>) attributes {sym_visibility = "private"}
  vm.import @hal.command_buffer.execution_barrier(%command_buffer : !vm.ref<!hal.command_buffer>, %source_stage_mask : i32, %target_stage_mask : i32, %flags : i32) attributes {sym_visibility = "private"}
  vm.import @hal.command_buffer.push_descriptor_set(%command_buffer : !vm.ref<!hal.command_buffer>, %pipeline_layout : !vm.ref<!hal.pipeline_layout>, %set : i32, %bindings : tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...) attributes {sym_visibility = "private"}
  vm.import @hal.command_buffer.dispatch(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroup_x : i32, %workgroup_y : i32, %workgroup_z : i32) attributes {sym_visibility = "private"}
  vm.import @hal.descriptor_set_layout.create(%device : !vm.ref<!hal.device>, %flags : i32, %bindings : tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout> attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.device.allocator(%device : !vm.ref<!hal.device>) -> !vm.ref<!hal.allocator> attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.device.query.i64(%device : !vm.ref<!hal.device>, %category : !vm.buffer, %key : !vm.buffer) -> (i32, i64) attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.device.queue.execute(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %command_buffers : !vm.ref<!hal.command_buffer> ...) attributes {sym_visibility = "private"}
  vm.import @hal.executable.create(%device : !vm.ref<!hal.device>, %executable_format : !vm.buffer, %executable_data : !vm.buffer, %constants : !vm.buffer, %pipeline_layouts : !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable> attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.fence.create(%device : !vm.ref<!hal.device>, %flags : i32) -> !vm.ref<!hal.fence> attributes {sym_visibility = "private"}
  vm.import @hal.fence.await(%timeout_millis : i32, %fences : !vm.ref<!hal.fence> ...) -> i32 attributes {sym_visibility = "private", vm.yield}
  vm.import @hal.pipeline_layout.create(%device : !vm.ref<!hal.device>, %push_constants : i32, %set_layouts : !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout> attributes {nosideeffects, sym_visibility = "private"}
  vm.rodata private @_utf8_tensor_3C6209B4FD120BDC {alignment = 1 : i64} "tensor"
  vm.func private @matmul_static(%arg0: !vm.ref<!hal.buffer_view>, %arg1: !vm.ref<!hal.buffer_view>, %arg2: !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer_view> {
    %c2 = vm.const.i32 2
    %null = vm.const.ref.zero : !vm.ref<!hal.fence>
    %c13 = vm.const.i32 13
    %c28 = vm.const.i32 28
    %zero = vm.const.i32.zero
    %c3 = vm.const.i32 3
    %c17 = vm.const.i32 17
    %c3075 = vm.const.i32 3075
    %c16 = vm.const.i32 16
    %c5 = vm.const.i64 5
    %c1 = vm.const.i32 1
    %c553648160 = vm.const.i32 553648160
    %c1_0 = vm.const.i64 1
    %c3_1 = vm.const.i64 3
    %c36 = vm.const.i64 36
    %c60 = vm.const.i64 60
    %zero_2 = vm.const.i64.zero
    %c-1 = vm.const.i64 -1
    %c2_3 = vm.const.i64 2
    %c-1_4 = vm.const.i32 -1
    %_device_query_0 = vm.global.load.i32 @_device_query_0 : i32
    %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    %_executable_matmul_static_dispatch_0 = vm.global.load.ref @_executable_matmul_static_dispatch_0 : !vm.ref<!hal.executable>
    %_utf8_tensor_3C6209B4FD120BDC = vm.const.ref.rodata @_utf8_tensor_3C6209B4FD120BDC : !vm.buffer
    vm.call.variadic @hal.buffer_view.assert(%arg0, %_utf8_tensor_3C6209B4FD120BDC, %c553648160, %c1, [%c3_1, %c5]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
    %ref = vm.call @hal.buffer_view.buffer(%arg0) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
    %ref_5 = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
    %ref_6 = vm.call @hal.device.allocator(%ref_5) {nosideeffects} : (!vm.ref<!hal.device>) -> !vm.ref<!hal.allocator>
    vm.call @hal.buffer.assert(%ref, %_utf8_tensor_3C6209B4FD120BDC, %ref_6, %c60, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
    vm.call.variadic @hal.buffer_view.assert(%arg1, %_utf8_tensor_3C6209B4FD120BDC, %c553648160, %c1, [%c5, %c3_1]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
    %ref_7 = vm.call @hal.buffer_view.buffer(%arg1) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
    vm.call @hal.buffer.assert(%ref_7, %_utf8_tensor_3C6209B4FD120BDC, %ref_6, %c60, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
    vm.call.variadic @hal.buffer_view.assert(%arg2, %_utf8_tensor_3C6209B4FD120BDC, %c553648160, %c1, [%c3_1, %c3_1]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
    %ref_8 = vm.call @hal.buffer_view.buffer(%arg2) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
    vm.call @hal.buffer.assert(%ref_8, %_utf8_tensor_3C6209B4FD120BDC, %ref_6, %c36, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
    %ref_9 = vm.call @hal.command_buffer.create(%ref_5, %c17, %c3, %zero) : (!vm.ref<!hal.device>, i32, i32, i32) -> !vm.ref<!hal.command_buffer>
    vm.cond_br %_device_query_0, ^bb1, ^bb4
  ^bb1:  // pred: ^bb0
    vm.call.variadic @hal.command_buffer.push_descriptor_set(%ref_9, %_pipeline_layout_0, %zero_2, [(%zero_2, %zero, %ref, %zero_2, %c60), (%c1_0, %zero, %ref_7, %zero_2, %c60), (%c2_3, %zero, %ref_8, %zero_2, %c36)]) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.pipeline_layout>, i32, tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
    vm.call @hal.command_buffer.dispatch(%ref_9, %_executable_matmul_static_dispatch_0, %zero, %c1, %c1, %c1) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.executable>, i32, i32, i32, i32) -> ()
    vm.call @hal.command_buffer.execution_barrier(%ref_9, %c28, %c13, %zero) : (!vm.ref<!hal.command_buffer>, i32, i32, i32) -> ()
    vm.call @hal.command_buffer.finalize(%ref_9) : (!vm.ref<!hal.command_buffer>) -> ()
    %ref_10 = vm.call @hal.fence.create(%ref_5, %zero) : (!vm.ref<!hal.device>, i32) -> !vm.ref<!hal.fence>
    vm.call.variadic @hal.device.queue.execute(%ref_5, %c-1, %null, %ref_10, [%ref_9]) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, !vm.ref<!hal.command_buffer> ...)
    %0 = vm.call.variadic @hal.fence.await(%c-1_4, [%ref_10]) : (i32, !vm.ref<!hal.fence> ...) -> i32
    vm.cond_br %0, ^bb3, ^bb2
  ^bb2:  // pred: ^bb1
    %ref_11 = vm.call.variadic @hal.buffer_view.create(%ref_8, %zero_2, %c36, %c553648160, %c1, [%c3_1, %c3_1]) {nosideeffects} : (!vm.ref<!hal.buffer>, i64, i64, i32, i32, i64 ...) -> !vm.ref<!hal.buffer_view>
    vm.return %ref_11 : !vm.ref<!hal.buffer_view>
  ^bb3:  // pred: ^bb1
    vm.fail %0, "failed to wait on timepoint"
  ^bb4:  // pred: ^bb0
    vm.fail %c2, "device not supported in the compiled configuration"
  }
  vm.export @matmul_static attributes {iree.abi.stub}
  vm.export @__init
  vm.func private @__init() {
    %null = vm.const.ref.zero : !vm.ref<!hal.executable>
    %null_0 = vm.const.ref.zero : !vm.buffer
    %c2 = vm.const.i32 2
    %c7 = vm.const.i32 7
    %zero = vm.const.i32.zero
    %c1 = vm.const.i32 1
    %ref = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
    %_utf8_hal_executable_format_EAB228F999C2D3A1 = vm.const.ref.rodata @_utf8_hal_executable_format_EAB228F999C2D3A1 : !vm.buffer
    %_utf8_cuda_nvptx_fb_B15B42B96FDBACC = vm.const.ref.rodata @_utf8_cuda_nvptx_fb_B15B42B96FDBACC : !vm.buffer
    %0:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_executable_format_EAB228F999C2D3A1, %_utf8_cuda_nvptx_fb_B15B42B96FDBACC) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
    %1 = vm.trunc.i64.i32 %0#1 : i64 -> i32
    %2 = vm.and.i32 %1, %c1 : i32
    %3 = vm.select.i32 %0#0, %2, %zero : i32
    %ref_1 = vm.call.variadic @hal.descriptor_set_layout.create(%ref, %zero, [(%zero, %c7, %c1), (%c1, %c7, %c1), (%c2, %c7, %zero)]) {nosideeffects} : (!vm.ref<!hal.device>, i32, tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout>
    %ref_2 = vm.call.variadic @hal.pipeline_layout.create(%ref, %zero, [%ref_1]) {nosideeffects} : (!vm.ref<!hal.device>, i32, !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout>
    vm.global.store.i32 %3, @_device_query_0 : i32
    vm.global.store.ref %ref_2, @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    vm.cond_br %3, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    %matmul_static_dispatch_0_cuda_nvptx_fb = vm.const.ref.rodata @matmul_static_dispatch_0_cuda_nvptx_fb : !vm.buffer
    %ref_3 = vm.call.variadic @hal.executable.create(%ref, %_utf8_cuda_nvptx_fb_B15B42B96FDBACC, %matmul_static_dispatch_0_cuda_nvptx_fb, %null_0, [%_pipeline_layout_0]) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer, !vm.buffer, !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable>
    vm.br ^bb3(%ref_3 : !vm.ref<!hal.executable>)
  ^bb2:  // pred: ^bb0
    vm.br ^bb3(%null : !vm.ref<!hal.executable>)
  ^bb3(%4: !vm.ref<!hal.executable>):  // 2 preds: ^bb1, ^bb2
    vm.global.store.ref %4, @_executable_matmul_static_dispatch_0 : !vm.ref<!hal.executable>
    vm.return
  }
}

// -----// IR Dump After Canonicalizer (canonicalize) //----- //
vm.module public @module {
  vm.global.i32 private mutable @_device_query_0 : i32
  vm.global.ref private mutable @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
  vm.global.ref private mutable @_executable_matmul_static_dispatch_0 : !vm.ref<!hal.executable>
  vm.rodata private @matmul_static_dispatch_0_cuda_nvptx_fb {alignment = 16 : i64, mime_type = "application/x-flatbuffers"} dense<"0x08000000435544417CF8FFFF10000000480000003C000000500000000100000004000000250000006D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F3378337835000000010000000000000001000000030000000300000001000000200700002F2F0A2F2F2047656E657261746564206279204C4C564D204E56505458204261636B2D456E640A2F2F0A0A2E76657273696F6E20372E300A2E74617267657420736D5F38300A2E616464726573735F73697A652036340A0A092F2F202E676C6F626C096D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378350A0A2E76697369626C65202E656E747279206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F3378337835280A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F302C0A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F312C0A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F320A290A2E6D61786E74696420332C20332C20310A7B0A092E726567202E623332200925723C333E3B0A092E726567202E663332200925663C32323E3B0A092E726567202E62363420092572643C31363E3B0A0A096C642E706172616D2E7536342009257264312C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F305D3B0A096C642E706172616D2E7536342009257264322C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F325D3B0A09637674612E746F2E676C6F62616C2E7536342009257264332C20257264323B0A096C642E706172616D2E7536342009257264342C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F315D3B0A09637674612E746F2E676C6F62616C2E7536342009257264352C20257264343B0A09637674612E746F2E676C6F62616C2E7536342009257264362C20257264313B0A096D6F762E75333220092572312C20257469642E783B0A096376742E7536342E7533322009257264372C202572313B0A096D6F762E75333220092572322C20257469642E793B0A096D756C2E776964652E7533322009257264382C202572322C20333B0A096164642E7336342009257264392C20257264382C20257264373B0A0973686C2E623634200925726431302C20257264392C20323B0A096164642E733634200925726431312C20257264332C2025726431303B0A096C642E676C6F62616C2E66333220092566312C205B25726431315D3B0A096D756C2E776964652E753332200925726431322C202572322C2032303B0A096164642E733634200925726431332C20257264362C2025726431323B0A096C642E676C6F62616C2E6E632E66333220092566322C205B25726431335D3B0A096D756C2E776964652E753332200925726431342C202572312C20343B0A096164642E733634200925726431352C20257264352C2025726431343B0A096C642E676C6F62616C2E6E632E66333220092566332C205B25726431355D3B0A096D756C2E726E2E66333220092566342C202566322C202566333B0A096164642E726E2E66333220092566352C202566312C202566343B0A096C642E676C6F62616C2E6E632E66333220092566362C205B25726431332B345D3B0A096C642E676C6F62616C2E6E632E66333220092566372C205B25726431352B31325D3B0A096D756C2E726E2E66333220092566382C202566362C202566373B0A096164642E726E2E66333220092566392C202566352C202566383B0A096C642E676C6F62616C2E6E632E6633322009256631302C205B25726431332B385D3B0A096C642E676C6F62616C2E6E632E6633322009256631312C205B25726431352B32345D3B0A096D756C2E726E2E6633322009256631322C20256631302C20256631313B0A096164642E726E2E6633322009256631332C202566392C20256631323B0A096C642E676C6F62616C2E6E632E6633322009256631342C205B25726431332B31325D3B0A096C642E676C6F62616C2E6E632E6633322009256631352C205B25726431352B33365D3B0A096D756C2E726E2E6633322009256631362C20256631342C20256631353B0A096164642E726E2E6633322009256631372C20256631332C20256631363B0A0973742E676C6F62616C2E66333220095B25726431315D2C20256631373B0A096C642E676C6F62616C2E6E632E6633322009256631382C205B25726431332B31365D3B0A096C642E676C6F62616C2E6E632E6633322009256631392C205B25726431352B34385D3B0A096D756C2E726E2E6633322009256632302C20256631382C20256631393B0A096164642E726E2E6633322009256632312C20256631372C20256632303B0A0973742E676C6F62616C2E66333220095B25726431315D2C20256632313B0A097265743B0A0A7D0A0C001400040008000C001000"> : vector<1944xi8>
  vm.rodata private @_utf8_hal_executable_format_EAB228F999C2D3A1 {alignment = 1 : i64} "hal.executable.format"
  vm.rodata private @_utf8_cuda_nvptx_fb_B15B42B96FDBACC {alignment = 1 : i64} "cuda-nvptx-fb"
  vm.import @hal.ex.shared_device() -> !vm.ref<!hal.device> attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.buffer.assert(%buffer : !vm.ref<!hal.buffer>, %message : !vm.buffer, %allocator : !vm.ref<!hal.allocator>, %minimum_length : i64, %memory_types : i32, %buffer_usage : i32) attributes {sym_visibility = "private"}
  vm.import @hal.buffer_view.create(%buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %source_length : i64, %element_type : i32, %encoding_type : i32, %shape : i64 ...) -> !vm.ref<!hal.buffer_view> attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.buffer_view.assert(%buffer_view : !vm.ref<!hal.buffer_view>, %message : !vm.buffer, %element_type : i32, %encoding_type : i32, %shape : i64 ...) attributes {sym_visibility = "private"}
  vm.import @hal.buffer_view.buffer(%buffer_view : !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer> attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.command_buffer.create(%device : !vm.ref<!hal.device>, %modes : i32, %command_categories : i32, %binding_capacity : i32) -> !vm.ref<!hal.command_buffer> attributes {sym_visibility = "private"}
  vm.import @hal.command_buffer.finalize(%command_buffer : !vm.ref<!hal.command_buffer>) attributes {sym_visibility = "private"}
  vm.import @hal.command_buffer.execution_barrier(%command_buffer : !vm.ref<!hal.command_buffer>, %source_stage_mask : i32, %target_stage_mask : i32, %flags : i32) attributes {sym_visibility = "private"}
  vm.import @hal.command_buffer.push_descriptor_set(%command_buffer : !vm.ref<!hal.command_buffer>, %pipeline_layout : !vm.ref<!hal.pipeline_layout>, %set : i32, %bindings : tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...) attributes {sym_visibility = "private"}
  vm.import @hal.command_buffer.dispatch(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroup_x : i32, %workgroup_y : i32, %workgroup_z : i32) attributes {sym_visibility = "private"}
  vm.import @hal.descriptor_set_layout.create(%device : !vm.ref<!hal.device>, %flags : i32, %bindings : tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout> attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.device.allocator(%device : !vm.ref<!hal.device>) -> !vm.ref<!hal.allocator> attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.device.query.i64(%device : !vm.ref<!hal.device>, %category : !vm.buffer, %key : !vm.buffer) -> (i32, i64) attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.device.queue.execute(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %command_buffers : !vm.ref<!hal.command_buffer> ...) attributes {sym_visibility = "private"}
  vm.import @hal.executable.create(%device : !vm.ref<!hal.device>, %executable_format : !vm.buffer, %executable_data : !vm.buffer, %constants : !vm.buffer, %pipeline_layouts : !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable> attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.fence.create(%device : !vm.ref<!hal.device>, %flags : i32) -> !vm.ref<!hal.fence> attributes {sym_visibility = "private"}
  vm.import @hal.fence.await(%timeout_millis : i32, %fences : !vm.ref<!hal.fence> ...) -> i32 attributes {sym_visibility = "private", vm.yield}
  vm.import @hal.pipeline_layout.create(%device : !vm.ref<!hal.device>, %push_constants : i32, %set_layouts : !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout> attributes {nosideeffects, sym_visibility = "private"}
  vm.rodata private @_utf8_tensor_3C6209B4FD120BDC {alignment = 1 : i64} "tensor"
  vm.func private @matmul_static(%arg0: !vm.ref<!hal.buffer_view>, %arg1: !vm.ref<!hal.buffer_view>, %arg2: !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer_view> {
    %c2 = vm.const.i32 2
    %null = vm.const.ref.zero : !vm.ref<!hal.fence>
    %c13 = vm.const.i32 13
    %c28 = vm.const.i32 28
    %zero = vm.const.i32.zero
    %c3 = vm.const.i32 3
    %c17 = vm.const.i32 17
    %c3075 = vm.const.i32 3075
    %c16 = vm.const.i32 16
    %c5 = vm.const.i64 5
    %c1 = vm.const.i32 1
    %c553648160 = vm.const.i32 553648160
    %c1_0 = vm.const.i64 1
    %c3_1 = vm.const.i64 3
    %c36 = vm.const.i64 36
    %c60 = vm.const.i64 60
    %zero_2 = vm.const.i64.zero
    %c-1 = vm.const.i64 -1
    %c2_3 = vm.const.i64 2
    %c-1_4 = vm.const.i32 -1
    %_device_query_0 = vm.global.load.i32 @_device_query_0 : i32
    %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    %_executable_matmul_static_dispatch_0 = vm.global.load.ref @_executable_matmul_static_dispatch_0 : !vm.ref<!hal.executable>
    %_utf8_tensor_3C6209B4FD120BDC = vm.const.ref.rodata @_utf8_tensor_3C6209B4FD120BDC : !vm.buffer
    vm.call.variadic @hal.buffer_view.assert(%arg0, %_utf8_tensor_3C6209B4FD120BDC, %c553648160, %c1, [%c3_1, %c5]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
    %ref = vm.call @hal.buffer_view.buffer(%arg0) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
    %ref_5 = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
    %ref_6 = vm.call @hal.device.allocator(%ref_5) {nosideeffects} : (!vm.ref<!hal.device>) -> !vm.ref<!hal.allocator>
    vm.call @hal.buffer.assert(%ref, %_utf8_tensor_3C6209B4FD120BDC, %ref_6, %c60, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
    vm.call.variadic @hal.buffer_view.assert(%arg1, %_utf8_tensor_3C6209B4FD120BDC, %c553648160, %c1, [%c5, %c3_1]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
    %ref_7 = vm.call @hal.buffer_view.buffer(%arg1) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
    vm.call @hal.buffer.assert(%ref_7, %_utf8_tensor_3C6209B4FD120BDC, %ref_6, %c60, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
    vm.call.variadic @hal.buffer_view.assert(%arg2, %_utf8_tensor_3C6209B4FD120BDC, %c553648160, %c1, [%c3_1, %c3_1]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
    %ref_8 = vm.call @hal.buffer_view.buffer(%arg2) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
    vm.call @hal.buffer.assert(%ref_8, %_utf8_tensor_3C6209B4FD120BDC, %ref_6, %c36, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
    %ref_9 = vm.call @hal.command_buffer.create(%ref_5, %c17, %c3, %zero) : (!vm.ref<!hal.device>, i32, i32, i32) -> !vm.ref<!hal.command_buffer>
    vm.cond_br %_device_query_0, ^bb1, ^bb4
  ^bb1:  // pred: ^bb0
    vm.call.variadic @hal.command_buffer.push_descriptor_set(%ref_9, %_pipeline_layout_0, %zero_2, [(%zero_2, %zero, %ref, %zero_2, %c60), (%c1_0, %zero, %ref_7, %zero_2, %c60), (%c2_3, %zero, %ref_8, %zero_2, %c36)]) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.pipeline_layout>, i32, tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
    vm.call @hal.command_buffer.dispatch(%ref_9, %_executable_matmul_static_dispatch_0, %zero, %c1, %c1, %c1) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.executable>, i32, i32, i32, i32) -> ()
    vm.call @hal.command_buffer.execution_barrier(%ref_9, %c28, %c13, %zero) : (!vm.ref<!hal.command_buffer>, i32, i32, i32) -> ()
    vm.call @hal.command_buffer.finalize(%ref_9) : (!vm.ref<!hal.command_buffer>) -> ()
    %ref_10 = vm.call @hal.fence.create(%ref_5, %zero) : (!vm.ref<!hal.device>, i32) -> !vm.ref<!hal.fence>
    vm.call.variadic @hal.device.queue.execute(%ref_5, %c-1, %null, %ref_10, [%ref_9]) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, !vm.ref<!hal.command_buffer> ...)
    %0 = vm.call.variadic @hal.fence.await(%c-1_4, [%ref_10]) : (i32, !vm.ref<!hal.fence> ...) -> i32
    vm.cond_br %0, ^bb3, ^bb2
  ^bb2:  // pred: ^bb1
    %ref_11 = vm.call.variadic @hal.buffer_view.create(%ref_8, %zero_2, %c36, %c553648160, %c1, [%c3_1, %c3_1]) {nosideeffects} : (!vm.ref<!hal.buffer>, i64, i64, i32, i32, i64 ...) -> !vm.ref<!hal.buffer_view>
    vm.return %ref_11 : !vm.ref<!hal.buffer_view>
  ^bb3:  // pred: ^bb1
    vm.fail %0, "failed to wait on timepoint"
  ^bb4:  // pred: ^bb0
    vm.fail %c2, "device not supported in the compiled configuration"
  }
  vm.export @matmul_static attributes {iree.abi.stub}
  vm.export @__init
  vm.func private @__init() {
    %null = vm.const.ref.zero : !vm.ref<!hal.executable>
    %null_0 = vm.const.ref.zero : !vm.buffer
    %c2 = vm.const.i32 2
    %c7 = vm.const.i32 7
    %zero = vm.const.i32.zero
    %c1 = vm.const.i32 1
    %ref = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
    %_utf8_hal_executable_format_EAB228F999C2D3A1 = vm.const.ref.rodata @_utf8_hal_executable_format_EAB228F999C2D3A1 : !vm.buffer
    %_utf8_cuda_nvptx_fb_B15B42B96FDBACC = vm.const.ref.rodata @_utf8_cuda_nvptx_fb_B15B42B96FDBACC : !vm.buffer
    %0:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_executable_format_EAB228F999C2D3A1, %_utf8_cuda_nvptx_fb_B15B42B96FDBACC) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
    %1 = vm.trunc.i64.i32 %0#1 : i64 -> i32
    %2 = vm.and.i32 %1, %c1 : i32
    %3 = vm.select.i32 %0#0, %2, %zero : i32
    %ref_1 = vm.call.variadic @hal.descriptor_set_layout.create(%ref, %zero, [(%zero, %c7, %c1), (%c1, %c7, %c1), (%c2, %c7, %zero)]) {nosideeffects} : (!vm.ref<!hal.device>, i32, tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout>
    %ref_2 = vm.call.variadic @hal.pipeline_layout.create(%ref, %zero, [%ref_1]) {nosideeffects} : (!vm.ref<!hal.device>, i32, !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout>
    vm.global.store.i32 %3, @_device_query_0 : i32
    vm.global.store.ref %ref_2, @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    vm.cond_br %3, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    %matmul_static_dispatch_0_cuda_nvptx_fb = vm.const.ref.rodata @matmul_static_dispatch_0_cuda_nvptx_fb : !vm.buffer
    %ref_3 = vm.call.variadic @hal.executable.create(%ref, %_utf8_cuda_nvptx_fb_B15B42B96FDBACC, %matmul_static_dispatch_0_cuda_nvptx_fb, %null_0, [%_pipeline_layout_0]) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer, !vm.buffer, !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable>
    vm.br ^bb3(%ref_3 : !vm.ref<!hal.executable>)
  ^bb2:  // pred: ^bb0
    vm.br ^bb3(%null : !vm.ref<!hal.executable>)
  ^bb3(%4: !vm.ref<!hal.executable>):  // 2 preds: ^bb1, ^bb2
    vm.global.store.ref %4, @_executable_matmul_static_dispatch_0 : !vm.ref<!hal.executable>
    vm.return
  }
}

// -----// IR Dump After DropCompilerHints (iree-util-drop-compiler-hints) //----- //
vm.module public @module {
  vm.global.i32 private mutable @_device_query_0 : i32
  vm.global.ref private mutable @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
  vm.global.ref private mutable @_executable_matmul_static_dispatch_0 : !vm.ref<!hal.executable>
  vm.rodata private @matmul_static_dispatch_0_cuda_nvptx_fb {alignment = 16 : i64, mime_type = "application/x-flatbuffers"} dense<"0x08000000435544417CF8FFFF10000000480000003C000000500000000100000004000000250000006D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F3378337835000000010000000000000001000000030000000300000001000000200700002F2F0A2F2F2047656E657261746564206279204C4C564D204E56505458204261636B2D456E640A2F2F0A0A2E76657273696F6E20372E300A2E74617267657420736D5F38300A2E616464726573735F73697A652036340A0A092F2F202E676C6F626C096D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378350A0A2E76697369626C65202E656E747279206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F3378337835280A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F302C0A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F312C0A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F320A290A2E6D61786E74696420332C20332C20310A7B0A092E726567202E623332200925723C333E3B0A092E726567202E663332200925663C32323E3B0A092E726567202E62363420092572643C31363E3B0A0A096C642E706172616D2E7536342009257264312C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F305D3B0A096C642E706172616D2E7536342009257264322C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F325D3B0A09637674612E746F2E676C6F62616C2E7536342009257264332C20257264323B0A096C642E706172616D2E7536342009257264342C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F315D3B0A09637674612E746F2E676C6F62616C2E7536342009257264352C20257264343B0A09637674612E746F2E676C6F62616C2E7536342009257264362C20257264313B0A096D6F762E75333220092572312C20257469642E783B0A096376742E7536342E7533322009257264372C202572313B0A096D6F762E75333220092572322C20257469642E793B0A096D756C2E776964652E7533322009257264382C202572322C20333B0A096164642E7336342009257264392C20257264382C20257264373B0A0973686C2E623634200925726431302C20257264392C20323B0A096164642E733634200925726431312C20257264332C2025726431303B0A096C642E676C6F62616C2E66333220092566312C205B25726431315D3B0A096D756C2E776964652E753332200925726431322C202572322C2032303B0A096164642E733634200925726431332C20257264362C2025726431323B0A096C642E676C6F62616C2E6E632E66333220092566322C205B25726431335D3B0A096D756C2E776964652E753332200925726431342C202572312C20343B0A096164642E733634200925726431352C20257264352C2025726431343B0A096C642E676C6F62616C2E6E632E66333220092566332C205B25726431355D3B0A096D756C2E726E2E66333220092566342C202566322C202566333B0A096164642E726E2E66333220092566352C202566312C202566343B0A096C642E676C6F62616C2E6E632E66333220092566362C205B25726431332B345D3B0A096C642E676C6F62616C2E6E632E66333220092566372C205B25726431352B31325D3B0A096D756C2E726E2E66333220092566382C202566362C202566373B0A096164642E726E2E66333220092566392C202566352C202566383B0A096C642E676C6F62616C2E6E632E6633322009256631302C205B25726431332B385D3B0A096C642E676C6F62616C2E6E632E6633322009256631312C205B25726431352B32345D3B0A096D756C2E726E2E6633322009256631322C20256631302C20256631313B0A096164642E726E2E6633322009256631332C202566392C20256631323B0A096C642E676C6F62616C2E6E632E6633322009256631342C205B25726431332B31325D3B0A096C642E676C6F62616C2E6E632E6633322009256631352C205B25726431352B33365D3B0A096D756C2E726E2E6633322009256631362C20256631342C20256631353B0A096164642E726E2E6633322009256631372C20256631332C20256631363B0A0973742E676C6F62616C2E66333220095B25726431315D2C20256631373B0A096C642E676C6F62616C2E6E632E6633322009256631382C205B25726431332B31365D3B0A096C642E676C6F62616C2E6E632E6633322009256631392C205B25726431352B34385D3B0A096D756C2E726E2E6633322009256632302C20256631382C20256631393B0A096164642E726E2E6633322009256632312C20256631372C20256632303B0A0973742E676C6F62616C2E66333220095B25726431315D2C20256632313B0A097265743B0A0A7D0A0C001400040008000C001000"> : vector<1944xi8>
  vm.rodata private @_utf8_hal_executable_format_EAB228F999C2D3A1 {alignment = 1 : i64} "hal.executable.format"
  vm.rodata private @_utf8_cuda_nvptx_fb_B15B42B96FDBACC {alignment = 1 : i64} "cuda-nvptx-fb"
  vm.import @hal.ex.shared_device() -> !vm.ref<!hal.device> attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.buffer.assert(%buffer : !vm.ref<!hal.buffer>, %message : !vm.buffer, %allocator : !vm.ref<!hal.allocator>, %minimum_length : i64, %memory_types : i32, %buffer_usage : i32) attributes {sym_visibility = "private"}
  vm.import @hal.buffer_view.create(%buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %source_length : i64, %element_type : i32, %encoding_type : i32, %shape : i64 ...) -> !vm.ref<!hal.buffer_view> attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.buffer_view.assert(%buffer_view : !vm.ref<!hal.buffer_view>, %message : !vm.buffer, %element_type : i32, %encoding_type : i32, %shape : i64 ...) attributes {sym_visibility = "private"}
  vm.import @hal.buffer_view.buffer(%buffer_view : !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer> attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.command_buffer.create(%device : !vm.ref<!hal.device>, %modes : i32, %command_categories : i32, %binding_capacity : i32) -> !vm.ref<!hal.command_buffer> attributes {sym_visibility = "private"}
  vm.import @hal.command_buffer.finalize(%command_buffer : !vm.ref<!hal.command_buffer>) attributes {sym_visibility = "private"}
  vm.import @hal.command_buffer.execution_barrier(%command_buffer : !vm.ref<!hal.command_buffer>, %source_stage_mask : i32, %target_stage_mask : i32, %flags : i32) attributes {sym_visibility = "private"}
  vm.import @hal.command_buffer.push_descriptor_set(%command_buffer : !vm.ref<!hal.command_buffer>, %pipeline_layout : !vm.ref<!hal.pipeline_layout>, %set : i32, %bindings : tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...) attributes {sym_visibility = "private"}
  vm.import @hal.command_buffer.dispatch(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroup_x : i32, %workgroup_y : i32, %workgroup_z : i32) attributes {sym_visibility = "private"}
  vm.import @hal.descriptor_set_layout.create(%device : !vm.ref<!hal.device>, %flags : i32, %bindings : tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout> attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.device.allocator(%device : !vm.ref<!hal.device>) -> !vm.ref<!hal.allocator> attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.device.query.i64(%device : !vm.ref<!hal.device>, %category : !vm.buffer, %key : !vm.buffer) -> (i32, i64) attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.device.queue.execute(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %command_buffers : !vm.ref<!hal.command_buffer> ...) attributes {sym_visibility = "private"}
  vm.import @hal.executable.create(%device : !vm.ref<!hal.device>, %executable_format : !vm.buffer, %executable_data : !vm.buffer, %constants : !vm.buffer, %pipeline_layouts : !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable> attributes {nosideeffects, sym_visibility = "private"}
  vm.import @hal.fence.create(%device : !vm.ref<!hal.device>, %flags : i32) -> !vm.ref<!hal.fence> attributes {sym_visibility = "private"}
  vm.import @hal.fence.await(%timeout_millis : i32, %fences : !vm.ref<!hal.fence> ...) -> i32 attributes {sym_visibility = "private", vm.yield}
  vm.import @hal.pipeline_layout.create(%device : !vm.ref<!hal.device>, %push_constants : i32, %set_layouts : !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout> attributes {nosideeffects, sym_visibility = "private"}
  vm.rodata private @_utf8_tensor_3C6209B4FD120BDC {alignment = 1 : i64} "tensor"
  vm.func private @matmul_static(%arg0: !vm.ref<!hal.buffer_view>, %arg1: !vm.ref<!hal.buffer_view>, %arg2: !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer_view> {
    %c2 = vm.const.i32 2
    %null = vm.const.ref.zero : !vm.ref<!hal.fence>
    %c13 = vm.const.i32 13
    %c28 = vm.const.i32 28
    %zero = vm.const.i32.zero
    %c3 = vm.const.i32 3
    %c17 = vm.const.i32 17
    %c3075 = vm.const.i32 3075
    %c16 = vm.const.i32 16
    %c5 = vm.const.i64 5
    %c1 = vm.const.i32 1
    %c553648160 = vm.const.i32 553648160
    %c1_0 = vm.const.i64 1
    %c3_1 = vm.const.i64 3
    %c36 = vm.const.i64 36
    %c60 = vm.const.i64 60
    %zero_2 = vm.const.i64.zero
    %c-1 = vm.const.i64 -1
    %c2_3 = vm.const.i64 2
    %c-1_4 = vm.const.i32 -1
    %_device_query_0 = vm.global.load.i32 @_device_query_0 : i32
    %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    %_executable_matmul_static_dispatch_0 = vm.global.load.ref @_executable_matmul_static_dispatch_0 : !vm.ref<!hal.executable>
    %_utf8_tensor_3C6209B4FD120BDC = vm.const.ref.rodata @_utf8_tensor_3C6209B4FD120BDC : !vm.buffer
    vm.call.variadic @hal.buffer_view.assert(%arg0, %_utf8_tensor_3C6209B4FD120BDC, %c553648160, %c1, [%c3_1, %c5]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
    %ref = vm.call @hal.buffer_view.buffer(%arg0) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
    %ref_5 = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
    %ref_6 = vm.call @hal.device.allocator(%ref_5) {nosideeffects} : (!vm.ref<!hal.device>) -> !vm.ref<!hal.allocator>
    vm.call @hal.buffer.assert(%ref, %_utf8_tensor_3C6209B4FD120BDC, %ref_6, %c60, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
    vm.call.variadic @hal.buffer_view.assert(%arg1, %_utf8_tensor_3C6209B4FD120BDC, %c553648160, %c1, [%c5, %c3_1]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
    %ref_7 = vm.call @hal.buffer_view.buffer(%arg1) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
    vm.call @hal.buffer.assert(%ref_7, %_utf8_tensor_3C6209B4FD120BDC, %ref_6, %c60, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
    vm.call.variadic @hal.buffer_view.assert(%arg2, %_utf8_tensor_3C6209B4FD120BDC, %c553648160, %c1, [%c3_1, %c3_1]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
    %ref_8 = vm.call @hal.buffer_view.buffer(%arg2) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
    vm.call @hal.buffer.assert(%ref_8, %_utf8_tensor_3C6209B4FD120BDC, %ref_6, %c36, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
    %ref_9 = vm.call @hal.command_buffer.create(%ref_5, %c17, %c3, %zero) : (!vm.ref<!hal.device>, i32, i32, i32) -> !vm.ref<!hal.command_buffer>
    vm.cond_br %_device_query_0, ^bb1, ^bb4
  ^bb1:  // pred: ^bb0
    vm.call.variadic @hal.command_buffer.push_descriptor_set(%ref_9, %_pipeline_layout_0, %zero_2, [(%zero_2, %zero, %ref, %zero_2, %c60), (%c1_0, %zero, %ref_7, %zero_2, %c60), (%c2_3, %zero, %ref_8, %zero_2, %c36)]) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.pipeline_layout>, i32, tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
    vm.call @hal.command_buffer.dispatch(%ref_9, %_executable_matmul_static_dispatch_0, %zero, %c1, %c1, %c1) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.executable>, i32, i32, i32, i32) -> ()
    vm.call @hal.command_buffer.execution_barrier(%ref_9, %c28, %c13, %zero) : (!vm.ref<!hal.command_buffer>, i32, i32, i32) -> ()
    vm.call @hal.command_buffer.finalize(%ref_9) : (!vm.ref<!hal.command_buffer>) -> ()
    %ref_10 = vm.call @hal.fence.create(%ref_5, %zero) : (!vm.ref<!hal.device>, i32) -> !vm.ref<!hal.fence>
    vm.call.variadic @hal.device.queue.execute(%ref_5, %c-1, %null, %ref_10, [%ref_9]) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, !vm.ref<!hal.command_buffer> ...)
    %0 = vm.call.variadic @hal.fence.await(%c-1_4, [%ref_10]) : (i32, !vm.ref<!hal.fence> ...) -> i32
    vm.cond_br %0, ^bb3, ^bb2
  ^bb2:  // pred: ^bb1
    %ref_11 = vm.call.variadic @hal.buffer_view.create(%ref_8, %zero_2, %c36, %c553648160, %c1, [%c3_1, %c3_1]) {nosideeffects} : (!vm.ref<!hal.buffer>, i64, i64, i32, i32, i64 ...) -> !vm.ref<!hal.buffer_view>
    vm.return %ref_11 : !vm.ref<!hal.buffer_view>
  ^bb3:  // pred: ^bb1
    vm.fail %0, "failed to wait on timepoint"
  ^bb4:  // pred: ^bb0
    vm.fail %c2, "device not supported in the compiled configuration"
  }
  vm.export @matmul_static attributes {iree.abi.stub}
  vm.export @__init
  vm.func private @__init() {
    %null = vm.const.ref.zero : !vm.ref<!hal.executable>
    %null_0 = vm.const.ref.zero : !vm.buffer
    %c2 = vm.const.i32 2
    %c7 = vm.const.i32 7
    %zero = vm.const.i32.zero
    %c1 = vm.const.i32 1
    %ref = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
    %_utf8_hal_executable_format_EAB228F999C2D3A1 = vm.const.ref.rodata @_utf8_hal_executable_format_EAB228F999C2D3A1 : !vm.buffer
    %_utf8_cuda_nvptx_fb_B15B42B96FDBACC = vm.const.ref.rodata @_utf8_cuda_nvptx_fb_B15B42B96FDBACC : !vm.buffer
    %0:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_executable_format_EAB228F999C2D3A1, %_utf8_cuda_nvptx_fb_B15B42B96FDBACC) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
    %1 = vm.trunc.i64.i32 %0#1 : i64 -> i32
    %2 = vm.and.i32 %1, %c1 : i32
    %3 = vm.select.i32 %0#0, %2, %zero : i32
    %ref_1 = vm.call.variadic @hal.descriptor_set_layout.create(%ref, %zero, [(%zero, %c7, %c1), (%c1, %c7, %c1), (%c2, %c7, %zero)]) {nosideeffects} : (!vm.ref<!hal.device>, i32, tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout>
    %ref_2 = vm.call.variadic @hal.pipeline_layout.create(%ref, %zero, [%ref_1]) {nosideeffects} : (!vm.ref<!hal.device>, i32, !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout>
    vm.global.store.i32 %3, @_device_query_0 : i32
    vm.global.store.ref %ref_2, @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    vm.cond_br %3, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    %matmul_static_dispatch_0_cuda_nvptx_fb = vm.const.ref.rodata @matmul_static_dispatch_0_cuda_nvptx_fb : !vm.buffer
    %ref_3 = vm.call.variadic @hal.executable.create(%ref, %_utf8_cuda_nvptx_fb_B15B42B96FDBACC, %matmul_static_dispatch_0_cuda_nvptx_fb, %null_0, [%_pipeline_layout_0]) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer, !vm.buffer, !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable>
    vm.br ^bb3(%ref_3 : !vm.ref<!hal.executable>)
  ^bb2:  // pred: ^bb0
    vm.br ^bb3(%null : !vm.ref<!hal.executable>)
  ^bb3(%4: !vm.ref<!hal.executable>):  // 2 preds: ^bb1, ^bb2
    vm.global.store.ref %4, @_executable_matmul_static_dispatch_0 : !vm.ref<!hal.executable>
    vm.return
  }
}

// -----// IR Dump After mlir::iree_compiler::IREE::VM::OrdinalAllocationPass (iree-vm-ordinal-allocation) //----- //
vm.module public @module attributes {ordinal_counts = #vm.ordinal_counts<import_funcs = 18, export_funcs = 2, internal_funcs = 2, global_bytes = 4, global_refs = 2, rodatas = 4, rwdatas = 0>} {
  vm.global.i32 private mutable @_device_query_0 {ordinal = 0 : i32} : i32
  vm.global.ref private mutable @_pipeline_layout_0 {ordinal = 0 : i32} : !vm.ref<!hal.pipeline_layout>
  vm.global.ref private mutable @_executable_matmul_static_dispatch_0 {ordinal = 1 : i32} : !vm.ref<!hal.executable>
  vm.rodata private @matmul_static_dispatch_0_cuda_nvptx_fb {alignment = 16 : i64, mime_type = "application/x-flatbuffers", ordinal = 0 : i32} dense<"0x08000000435544417CF8FFFF10000000480000003C000000500000000100000004000000250000006D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F3378337835000000010000000000000001000000030000000300000001000000200700002F2F0A2F2F2047656E657261746564206279204C4C564D204E56505458204261636B2D456E640A2F2F0A0A2E76657273696F6E20372E300A2E74617267657420736D5F38300A2E616464726573735F73697A652036340A0A092F2F202E676C6F626C096D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378350A0A2E76697369626C65202E656E747279206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F3378337835280A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F302C0A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F312C0A092E706172616D202E753634206D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F320A290A2E6D61786E74696420332C20332C20310A7B0A092E726567202E623332200925723C333E3B0A092E726567202E663332200925663C32323E3B0A092E726567202E62363420092572643C31363E3B0A0A096C642E706172616D2E7536342009257264312C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F305D3B0A096C642E706172616D2E7536342009257264322C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F325D3B0A09637674612E746F2E676C6F62616C2E7536342009257264332C20257264323B0A096C642E706172616D2E7536342009257264342C205B6D61746D756C5F7374617469635F64697370617463685F305F6D61746D756C5F33783378355F706172616D5F315D3B0A09637674612E746F2E676C6F62616C2E7536342009257264352C20257264343B0A09637674612E746F2E676C6F62616C2E7536342009257264362C20257264313B0A096D6F762E75333220092572312C20257469642E783B0A096376742E7536342E7533322009257264372C202572313B0A096D6F762E75333220092572322C20257469642E793B0A096D756C2E776964652E7533322009257264382C202572322C20333B0A096164642E7336342009257264392C20257264382C20257264373B0A0973686C2E623634200925726431302C20257264392C20323B0A096164642E733634200925726431312C20257264332C2025726431303B0A096C642E676C6F62616C2E66333220092566312C205B25726431315D3B0A096D756C2E776964652E753332200925726431322C202572322C2032303B0A096164642E733634200925726431332C20257264362C2025726431323B0A096C642E676C6F62616C2E6E632E66333220092566322C205B25726431335D3B0A096D756C2E776964652E753332200925726431342C202572312C20343B0A096164642E733634200925726431352C20257264352C2025726431343B0A096C642E676C6F62616C2E6E632E66333220092566332C205B25726431355D3B0A096D756C2E726E2E66333220092566342C202566322C202566333B0A096164642E726E2E66333220092566352C202566312C202566343B0A096C642E676C6F62616C2E6E632E66333220092566362C205B25726431332B345D3B0A096C642E676C6F62616C2E6E632E66333220092566372C205B25726431352B31325D3B0A096D756C2E726E2E66333220092566382C202566362C202566373B0A096164642E726E2E66333220092566392C202566352C202566383B0A096C642E676C6F62616C2E6E632E6633322009256631302C205B25726431332B385D3B0A096C642E676C6F62616C2E6E632E6633322009256631312C205B25726431352B32345D3B0A096D756C2E726E2E6633322009256631322C20256631302C20256631313B0A096164642E726E2E6633322009256631332C202566392C20256631323B0A096C642E676C6F62616C2E6E632E6633322009256631342C205B25726431332B31325D3B0A096C642E676C6F62616C2E6E632E6633322009256631352C205B25726431352B33365D3B0A096D756C2E726E2E6633322009256631362C20256631342C20256631353B0A096164642E726E2E6633322009256631372C20256631332C20256631363B0A0973742E676C6F62616C2E66333220095B25726431315D2C20256631373B0A096C642E676C6F62616C2E6E632E6633322009256631382C205B25726431332B31365D3B0A096C642E676C6F62616C2E6E632E6633322009256631392C205B25726431352B34385D3B0A096D756C2E726E2E6633322009256632302C20256631382C20256631393B0A096164642E726E2E6633322009256632312C20256631372C20256632303B0A0973742E676C6F62616C2E66333220095B25726431315D2C20256632313B0A097265743B0A0A7D0A0C001400040008000C001000"> : vector<1944xi8>
  vm.rodata private @_utf8_hal_executable_format_EAB228F999C2D3A1 {alignment = 1 : i64, ordinal = 1 : i32} "hal.executable.format"
  vm.rodata private @_utf8_cuda_nvptx_fb_B15B42B96FDBACC {alignment = 1 : i64, ordinal = 2 : i32} "cuda-nvptx-fb"
  vm.import @hal.ex.shared_device() -> !vm.ref<!hal.device> attributes {nosideeffects, ordinal = 0 : i32, sym_visibility = "private"}
  vm.import @hal.buffer.assert(%buffer : !vm.ref<!hal.buffer>, %message : !vm.buffer, %allocator : !vm.ref<!hal.allocator>, %minimum_length : i64, %memory_types : i32, %buffer_usage : i32) attributes {ordinal = 1 : i32, sym_visibility = "private"}
  vm.import @hal.buffer_view.create(%buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %source_length : i64, %element_type : i32, %encoding_type : i32, %shape : i64 ...) -> !vm.ref<!hal.buffer_view> attributes {nosideeffects, ordinal = 2 : i32, sym_visibility = "private"}
  vm.import @hal.buffer_view.assert(%buffer_view : !vm.ref<!hal.buffer_view>, %message : !vm.buffer, %element_type : i32, %encoding_type : i32, %shape : i64 ...) attributes {ordinal = 3 : i32, sym_visibility = "private"}
  vm.import @hal.buffer_view.buffer(%buffer_view : !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer> attributes {nosideeffects, ordinal = 4 : i32, sym_visibility = "private"}
  vm.import @hal.command_buffer.create(%device : !vm.ref<!hal.device>, %modes : i32, %command_categories : i32, %binding_capacity : i32) -> !vm.ref<!hal.command_buffer> attributes {ordinal = 5 : i32, sym_visibility = "private"}
  vm.import @hal.command_buffer.finalize(%command_buffer : !vm.ref<!hal.command_buffer>) attributes {ordinal = 6 : i32, sym_visibility = "private"}
  vm.import @hal.command_buffer.execution_barrier(%command_buffer : !vm.ref<!hal.command_buffer>, %source_stage_mask : i32, %target_stage_mask : i32, %flags : i32) attributes {ordinal = 7 : i32, sym_visibility = "private"}
  vm.import @hal.command_buffer.push_descriptor_set(%command_buffer : !vm.ref<!hal.command_buffer>, %pipeline_layout : !vm.ref<!hal.pipeline_layout>, %set : i32, %bindings : tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...) attributes {ordinal = 8 : i32, sym_visibility = "private"}
  vm.import @hal.command_buffer.dispatch(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroup_x : i32, %workgroup_y : i32, %workgroup_z : i32) attributes {ordinal = 9 : i32, sym_visibility = "private"}
  vm.import @hal.descriptor_set_layout.create(%device : !vm.ref<!hal.device>, %flags : i32, %bindings : tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout> attributes {nosideeffects, ordinal = 10 : i32, sym_visibility = "private"}
  vm.import @hal.device.allocator(%device : !vm.ref<!hal.device>) -> !vm.ref<!hal.allocator> attributes {nosideeffects, ordinal = 11 : i32, sym_visibility = "private"}
  vm.import @hal.device.query.i64(%device : !vm.ref<!hal.device>, %category : !vm.buffer, %key : !vm.buffer) -> (i32, i64) attributes {nosideeffects, ordinal = 12 : i32, sym_visibility = "private"}
  vm.import @hal.device.queue.execute(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %command_buffers : !vm.ref<!hal.command_buffer> ...) attributes {ordinal = 13 : i32, sym_visibility = "private"}
  vm.import @hal.executable.create(%device : !vm.ref<!hal.device>, %executable_format : !vm.buffer, %executable_data : !vm.buffer, %constants : !vm.buffer, %pipeline_layouts : !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable> attributes {nosideeffects, ordinal = 14 : i32, sym_visibility = "private"}
  vm.import @hal.fence.create(%device : !vm.ref<!hal.device>, %flags : i32) -> !vm.ref<!hal.fence> attributes {ordinal = 15 : i32, sym_visibility = "private"}
  vm.import @hal.fence.await(%timeout_millis : i32, %fences : !vm.ref<!hal.fence> ...) -> i32 attributes {ordinal = 16 : i32, sym_visibility = "private", vm.yield}
  vm.import @hal.pipeline_layout.create(%device : !vm.ref<!hal.device>, %push_constants : i32, %set_layouts : !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout> attributes {nosideeffects, ordinal = 17 : i32, sym_visibility = "private"}
  vm.rodata private @_utf8_tensor_3C6209B4FD120BDC {alignment = 1 : i64, ordinal = 3 : i32} "tensor"
  vm.func private @matmul_static(%arg0: !vm.ref<!hal.buffer_view>, %arg1: !vm.ref<!hal.buffer_view>, %arg2: !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer_view> attributes {ordinal = 0 : i32} {
    %c2 = vm.const.i32 2
    %null = vm.const.ref.zero : !vm.ref<!hal.fence>
    %c13 = vm.const.i32 13
    %c28 = vm.const.i32 28
    %zero = vm.const.i32.zero
    %c3 = vm.const.i32 3
    %c17 = vm.const.i32 17
    %c3075 = vm.const.i32 3075
    %c16 = vm.const.i32 16
    %c5 = vm.const.i64 5
    %c1 = vm.const.i32 1
    %c553648160 = vm.const.i32 553648160
    %c1_0 = vm.const.i64 1
    %c3_1 = vm.const.i64 3
    %c36 = vm.const.i64 36
    %c60 = vm.const.i64 60
    %zero_2 = vm.const.i64.zero
    %c-1 = vm.const.i64 -1
    %c2_3 = vm.const.i64 2
    %c-1_4 = vm.const.i32 -1
    %_device_query_0 = vm.global.load.i32 @_device_query_0 : i32
    %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    %_executable_matmul_static_dispatch_0 = vm.global.load.ref @_executable_matmul_static_dispatch_0 : !vm.ref<!hal.executable>
    %_utf8_tensor_3C6209B4FD120BDC = vm.const.ref.rodata @_utf8_tensor_3C6209B4FD120BDC : !vm.buffer
    vm.call.variadic @hal.buffer_view.assert(%arg0, %_utf8_tensor_3C6209B4FD120BDC, %c553648160, %c1, [%c3_1, %c5]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
    %ref = vm.call @hal.buffer_view.buffer(%arg0) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
    %ref_5 = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
    %ref_6 = vm.call @hal.device.allocator(%ref_5) {nosideeffects} : (!vm.ref<!hal.device>) -> !vm.ref<!hal.allocator>
    vm.call @hal.buffer.assert(%ref, %_utf8_tensor_3C6209B4FD120BDC, %ref_6, %c60, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
    vm.call.variadic @hal.buffer_view.assert(%arg1, %_utf8_tensor_3C6209B4FD120BDC, %c553648160, %c1, [%c5, %c3_1]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
    %ref_7 = vm.call @hal.buffer_view.buffer(%arg1) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
    vm.call @hal.buffer.assert(%ref_7, %_utf8_tensor_3C6209B4FD120BDC, %ref_6, %c60, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
    vm.call.variadic @hal.buffer_view.assert(%arg2, %_utf8_tensor_3C6209B4FD120BDC, %c553648160, %c1, [%c3_1, %c3_1]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
    %ref_8 = vm.call @hal.buffer_view.buffer(%arg2) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
    vm.call @hal.buffer.assert(%ref_8, %_utf8_tensor_3C6209B4FD120BDC, %ref_6, %c36, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
    %ref_9 = vm.call @hal.command_buffer.create(%ref_5, %c17, %c3, %zero) : (!vm.ref<!hal.device>, i32, i32, i32) -> !vm.ref<!hal.command_buffer>
    vm.cond_br %_device_query_0, ^bb1, ^bb4
  ^bb1:  // pred: ^bb0
    vm.call.variadic @hal.command_buffer.push_descriptor_set(%ref_9, %_pipeline_layout_0, %zero_2, [(%zero_2, %zero, %ref, %zero_2, %c60), (%c1_0, %zero, %ref_7, %zero_2, %c60), (%c2_3, %zero, %ref_8, %zero_2, %c36)]) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.pipeline_layout>, i32, tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
    vm.call @hal.command_buffer.dispatch(%ref_9, %_executable_matmul_static_dispatch_0, %zero, %c1, %c1, %c1) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.executable>, i32, i32, i32, i32) -> ()
    vm.call @hal.command_buffer.execution_barrier(%ref_9, %c28, %c13, %zero) : (!vm.ref<!hal.command_buffer>, i32, i32, i32) -> ()
    vm.call @hal.command_buffer.finalize(%ref_9) : (!vm.ref<!hal.command_buffer>) -> ()
    %ref_10 = vm.call @hal.fence.create(%ref_5, %zero) : (!vm.ref<!hal.device>, i32) -> !vm.ref<!hal.fence>
    vm.call.variadic @hal.device.queue.execute(%ref_5, %c-1, %null, %ref_10, [%ref_9]) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, !vm.ref<!hal.command_buffer> ...)
    %0 = vm.call.variadic @hal.fence.await(%c-1_4, [%ref_10]) : (i32, !vm.ref<!hal.fence> ...) -> i32
    vm.cond_br %0, ^bb3, ^bb2
  ^bb2:  // pred: ^bb1
    %ref_11 = vm.call.variadic @hal.buffer_view.create(%ref_8, %zero_2, %c36, %c553648160, %c1, [%c3_1, %c3_1]) {nosideeffects} : (!vm.ref<!hal.buffer>, i64, i64, i32, i32, i64 ...) -> !vm.ref<!hal.buffer_view>
    vm.return %ref_11 : !vm.ref<!hal.buffer_view>
  ^bb3:  // pred: ^bb1
    vm.fail %0, "failed to wait on timepoint"
  ^bb4:  // pred: ^bb0
    vm.fail %c2, "device not supported in the compiled configuration"
  }
  vm.export @matmul_static attributes {iree.abi.stub, ordinal = 0 : i32}
  vm.export @__init attributes {ordinal = 1 : i32}
  vm.func private @__init() attributes {ordinal = 1 : i32} {
    %null = vm.const.ref.zero : !vm.ref<!hal.executable>
    %null_0 = vm.const.ref.zero : !vm.buffer
    %c2 = vm.const.i32 2
    %c7 = vm.const.i32 7
    %zero = vm.const.i32.zero
    %c1 = vm.const.i32 1
    %ref = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
    %_utf8_hal_executable_format_EAB228F999C2D3A1 = vm.const.ref.rodata @_utf8_hal_executable_format_EAB228F999C2D3A1 : !vm.buffer
    %_utf8_cuda_nvptx_fb_B15B42B96FDBACC = vm.const.ref.rodata @_utf8_cuda_nvptx_fb_B15B42B96FDBACC : !vm.buffer
    %0:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_executable_format_EAB228F999C2D3A1, %_utf8_cuda_nvptx_fb_B15B42B96FDBACC) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
    %1 = vm.trunc.i64.i32 %0#1 : i64 -> i32
    %2 = vm.and.i32 %1, %c1 : i32
    %3 = vm.select.i32 %0#0, %2, %zero : i32
    %ref_1 = vm.call.variadic @hal.descriptor_set_layout.create(%ref, %zero, [(%zero, %c7, %c1), (%c1, %c7, %c1), (%c2, %c7, %zero)]) {nosideeffects} : (!vm.ref<!hal.device>, i32, tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout>
    %ref_2 = vm.call.variadic @hal.pipeline_layout.create(%ref, %zero, [%ref_1]) {nosideeffects} : (!vm.ref<!hal.device>, i32, !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout>
    vm.global.store.i32 %3, @_device_query_0 : i32
    vm.global.store.ref %ref_2, @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    vm.cond_br %3, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    %matmul_static_dispatch_0_cuda_nvptx_fb = vm.const.ref.rodata @matmul_static_dispatch_0_cuda_nvptx_fb : !vm.buffer
    %ref_3 = vm.call.variadic @hal.executable.create(%ref, %_utf8_cuda_nvptx_fb_B15B42B96FDBACC, %matmul_static_dispatch_0_cuda_nvptx_fb, %null_0, [%_pipeline_layout_0]) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer, !vm.buffer, !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable>
    vm.br ^bb3(%ref_3 : !vm.ref<!hal.executable>)
  ^bb2:  // pred: ^bb0
    vm.br ^bb3(%null : !vm.ref<!hal.executable>)
  ^bb3(%4: !vm.ref<!hal.executable>):  // 2 preds: ^bb1, ^bb2
    vm.global.store.ref %4, @_executable_matmul_static_dispatch_0 : !vm.ref<!hal.executable>
    vm.return
  }
}

