vhdl work "C:\peiqing\XilinxProjectPQ\GG\VHDLsource\epl_lagger.vhd"
