
*** Running vivado
    with args -log microlinux_1_ssd_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source microlinux_1_ssd_0_0.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source microlinux_1_ssd_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top microlinux_1_ssd_0_0 -part xc7a100tcsg324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 376399
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3158.094 ; gain = 8.000 ; free physical = 4079 ; free virtual = 13536
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'microlinux_1_ssd_0_0' [/home/leonrinkel/microlinux/microlinux.gen/sources_1/bd/microlinux_1/ip/microlinux_1_ssd_0_0/synth/microlinux_1_ssd_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ssd' [/home/leonrinkel/microlinux/microlinux.srcs/sources_1/new/ssd.v:23]
INFO: [Synth 8-6157] synthesizing module 'easyaxil' [/home/leonrinkel/microlinux/microlinux.srcs/sources_1/new/easyaxil.v:45]
INFO: [Synth 8-6155] done synthesizing module 'easyaxil' (0#1) [/home/leonrinkel/microlinux/microlinux.srcs/sources_1/new/easyaxil.v:45]
INFO: [Synth 8-155] case statement is not full and has no default [/home/leonrinkel/microlinux/microlinux.srcs/sources_1/new/ssd.v:108]
INFO: [Synth 8-6155] done synthesizing module 'ssd' (0#1) [/home/leonrinkel/microlinux/microlinux.srcs/sources_1/new/ssd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'microlinux_1_ssd_0_0' (0#1) [/home/leonrinkel/microlinux/microlinux.gen/sources_1/bd/microlinux_1/ip/microlinux_1_ssd_0_0/synth/microlinux_1_ssd_0_0.v:53]
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[1] in module easyaxil is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[0] in module easyaxil is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module easyaxil is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module easyaxil is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module easyaxil is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[1] in module easyaxil is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[0] in module easyaxil is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module easyaxil is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module easyaxil is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module easyaxil is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3158.094 ; gain = 8.000 ; free physical = 6045 ; free virtual = 15502
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3158.094 ; gain = 8.000 ; free physical = 6020 ; free virtual = 15478
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3158.094 ; gain = 8.000 ; free physical = 6020 ; free virtual = 15478
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3158.094 ; gain = 0.000 ; free physical = 6077 ; free virtual = 15534
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3222.125 ; gain = 0.000 ; free physical = 5951 ; free virtual = 15408
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3222.125 ; gain = 0.000 ; free physical = 5951 ; free virtual = 15408
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3222.125 ; gain = 72.031 ; free physical = 6064 ; free virtual = 15525
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3222.125 ; gain = 72.031 ; free physical = 6064 ; free virtual = 15525
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3222.125 ; gain = 72.031 ; free physical = 6064 ; free virtual = 15525
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3222.125 ; gain = 72.031 ; free physical = 6062 ; free virtual = 15524
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	   4 Input   32 Bit        Muxes := 5     
	   2 Input   29 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 10    
	  11 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[1] in module easyaxil is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[0] in module easyaxil is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module easyaxil is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module easyaxil is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module easyaxil is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[1] in module easyaxil is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[0] in module easyaxil is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module easyaxil is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module easyaxil is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module easyaxil is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3222.125 ; gain = 72.031 ; free physical = 6028 ; free virtual = 15494
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3222.125 ; gain = 72.031 ; free physical = 5962 ; free virtual = 15428
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3222.125 ; gain = 72.031 ; free physical = 5962 ; free virtual = 15428
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 3222.125 ; gain = 72.031 ; free physical = 5950 ; free virtual = 15416
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 3222.125 ; gain = 72.031 ; free physical = 5960 ; free virtual = 15426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 3222.125 ; gain = 72.031 ; free physical = 5960 ; free virtual = 15426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 3222.125 ; gain = 72.031 ; free physical = 5960 ; free virtual = 15426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 3222.125 ; gain = 72.031 ; free physical = 5960 ; free virtual = 15426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 3222.125 ; gain = 72.031 ; free physical = 5960 ; free virtual = 15426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 3222.125 ; gain = 72.031 ; free physical = 5960 ; free virtual = 15426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   141|
|2     |LUT1   |    13|
|3     |LUT2   |   128|
|4     |LUT3   |   229|
|5     |LUT4   |   172|
|6     |LUT5   |    22|
|7     |LUT6   |   304|
|8     |FDRE   |   171|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 3222.125 ; gain = 72.031 ; free physical = 5960 ; free virtual = 15426
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3222.125 ; gain = 8.000 ; free physical = 6011 ; free virtual = 15479
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 3222.125 ; gain = 72.031 ; free physical = 6010 ; free virtual = 15478
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3222.125 ; gain = 0.000 ; free physical = 6091 ; free virtual = 15566
INFO: [Netlist 29-17] Analyzing 141 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3222.125 ; gain = 0.000 ; free physical = 6041 ; free virtual = 15511
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 8c3f1c70
INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 3222.125 ; gain = 72.031 ; free physical = 6253 ; free virtual = 15723
INFO: [Common 17-1381] The checkpoint '/home/leonrinkel/microlinux/microlinux.runs/microlinux_1_ssd_0_0_synth_1/microlinux_1_ssd_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP microlinux_1_ssd_0_0, cache-ID = 31018320c8f0b72a
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/leonrinkel/microlinux/microlinux.runs/microlinux_1_ssd_0_0_synth_1/microlinux_1_ssd_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file microlinux_1_ssd_0_0_utilization_synth.rpt -pb microlinux_1_ssd_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Aug 21 18:12:02 2022...
