set clock_constraint { \
    name clk \
    module phiOffSet<ap_int_base<33, true, true>, ap_fixed<19, 3, (ap_q_mode)5, (ap_o_mode)3, 0> > \
    port ap_clk \
    period 4.115 \
    uncertainty 0.514375 \
}

set all_path {}

set false_path {}

