@W: FA239 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/gpu.v":125:22:125:43|ROM data_o_2[7:0] (in view: work.gpu_9s_12s_\.\.\/\.\.\/common\/include\/initdata\.hex_30_20s_18s_477273_Z5(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/gpu.v":125:22:125:43|ROM data_o_2[7:0] (in view: work.gpu_9s_12s_\.\.\/\.\.\/common\/include\/initdata\.hex_30_20s_18s_477273_Z5(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_microcode.v":12:4:12:7|ROM microcode_o_1[31:6] (in view: work.rv32i_microcode(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_microcode.v":12:4:12:7|ROM microcode_o_1[3:0] (in view: work.rv32i_microcode(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_microcode.v":12:4:12:7|ROM microcode_o_1[31:6] (in view: work.rv32i_microcode(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_microcode.v":12:4:12:7|ROM microcode_o_1[3:0] (in view: work.rv32i_microcode(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/fifo.v":29:2:29:7|User-specified initial value defined for instance UARTWRAPPER.INFIFO.index_read[8:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/fifo.v":29:2:29:7|User-specified initial value defined for instance UARTWRAPPER.INFIFO.index_write[8:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_dual.v":28:2:28:7|User-specified initial value defined for instance UARTWRAPPER.INFIFO.BRAM.data_o[7:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/uart.v":37:2:37:7|User-specified initial value defined for instance UARTWRAPPER.UART.TXstate[3:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/uart.v":77:2:77:7|User-specified initial value defined for instance UARTWRAPPER.UART.RXstate[3:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/uart.v":77:2:77:7|User-specified initial value defined for instance UARTWRAPPER.UART.rx_acc[8:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/uart.v":37:2:37:7|User-specified initial value defined for instance UARTWRAPPER.UART.tx_acc[8:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/uart.v":37:2:37:7|User-specified initial value defined for instance UARTWRAPPER.UART.TXshift[7:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/uart.v":77:2:77:7|User-specified initial value defined for instance UARTWRAPPER.UART.RXready_o is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/uart.v":77:2:77:7|User-specified initial value defined for instance UARTWRAPPER.UART.rx_tick is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/uart.v":37:2:37:7|User-specified initial value defined for instance UARTWRAPPER.UART.tx_tick is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/uart.v":77:2:77:7|User-specified initial value defined for instance UARTWRAPPER.UART.RXbuffer_o[7:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/fifo.v":29:2:29:7|User-specified initial value defined for instance UARTWRAPPER.OUTFIFO.index_read[8:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/fifo.v":29:2:29:7|User-specified initial value defined for instance UARTWRAPPER.OUTFIFO.index_write[8:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_dual.v":28:2:28:7|User-specified initial value defined for instance UARTWRAPPER.OUTFIFO.BRAM.data_o[7:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/uartwrapper.v":52:2:52:7|User-specified initial value defined for instance UARTWRAPPER.sendRead is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/uartwrapper.v":52:2:52:7|User-specified initial value defined for instance UARTWRAPPER.TXstart is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/uartwrapper.v":52:2:52:7|User-specified initial value defined for instance UARTWRAPPER.sendState is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/crc.v":27:4:27:9|User-specified initial value defined for instance FLASH.CRC.shift[31:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/spi.v":26:2:26:7|User-specified initial value defined for instance FLASH.SPI.start is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/flash.v":234:2:234:7|User-specified initial value defined for instance FLASH.spiDataIn[7:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/flash.v":234:2:234:7|User-specified initial value defined for instance FLASH.resetStatus is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/flash.v":234:2:234:7|User-specified initial value defined for instance FLASH.flash_sm[3:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/flash.v":234:2:234:7|User-specified initial value defined for instance FLASH.spiStart is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/flash.v":234:2:234:7|User-specified initial value defined for instance FLASH.bramReadAddr[8:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/flash.v":234:2:234:7|User-specified initial value defined for instance FLASH.cs is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/flash.v":234:2:234:7|User-specified initial value defined for instance FLASH.bramWrite is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/flash.v":234:2:234:7|User-specified initial value defined for instance FLASH.read_sm[2:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/flash.v":234:2:234:7|User-specified initial value defined for instance FLASH.write_sm[2:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/flash.v":234:2:234:7|User-specified initial value defined for instance FLASH.erase_sm[2:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/flash.v":93:2:93:7|User-specified initial value defined for instance FLASH.bramWriteAddrBus[7:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/flash.v":234:2:234:7|User-specified initial value defined for instance FLASH.readStatus[2:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/flash.v":93:2:93:7|User-specified initial value defined for instance FLASH.bramReadAddrBus[7:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/flash.v":234:2:234:7|User-specified initial value defined for instance FLASH.busy_sm[2:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/flash.v":93:2:93:7|User-specified initial value defined for instance FLASH.bramWriteBus is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/flash.v":234:2:234:7|User-specified initial value defined for instance FLASH.bramWriteAddr[7:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/flash.v":93:2:93:7|User-specified initial value defined for instance FLASH.status[8:6] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/flash.v":93:2:93:7|User-specified initial value defined for instance FLASH.status[4:2] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/flash.v":93:2:93:7|User-specified initial value defined for instance FLASH.bramDataInBus[15:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/flash.v":234:2:234:7|User-specified initial value defined for instance FLASH.bramDataIn[7:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/flash.v":93:2:93:7|User-specified initial value defined for instance FLASH.page[15:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/flash.v":129:2:129:7|User-specified initial value defined for instance FLASH.spi_clk is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_dual.v":28:2:28:7|User-specified initial value defined for instance FLASH.FIFO.data_o[15:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v":158:2:158:7|User-specified initial value defined for instance GPU.ACCEL.sprChrRaddr[9:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v":158:2:158:7|User-specified initial value defined for instance GPU.ACCEL.accel_sm[3:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v":158:2:158:7|User-specified initial value defined for instance GPU.ACCEL.word2[15:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v":158:2:158:7|User-specified initial value defined for instance GPU.ACCEL.xPos[3:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v":158:2:158:7|User-specified initial value defined for instance GPU.ACCEL.reqRaddr[9:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v":158:2:158:7|User-specified initial value defined for instance GPU.ACCEL.clearCount[8:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v":158:2:158:7|User-specified initial value defined for instance GPU.ACCEL.word1[15:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v":158:2:158:7|User-specified initial value defined for instance GPU.ACCEL.instr2[15:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v":158:2:158:7|User-specified initial value defined for instance GPU.ACCEL.bramDataWrite2 is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v":158:2:158:7|User-specified initial value defined for instance GPU.ACCEL.bramDataWrite1 is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v":158:2:158:7|User-specified initial value defined for instance GPU.ACCEL.cleanedX[6:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v":158:2:158:7|User-specified initial value defined for instance GPU.ACCEL.cleanedY[5:4] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v":158:2:158:7|User-specified initial value defined for instance GPU.ACCEL.accelDone is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v":158:2:158:7|User-specified initial value defined for instance GPU.ACCEL.sprChrData[15:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v":158:2:158:7|User-specified initial value defined for instance GPU.ACCEL.accelActive is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v":158:2:158:7|User-specified initial value defined for instance GPU.ACCEL.instr1[15:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v":158:2:158:7|User-specified initial value defined for instance GPU.ACCEL.init is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v":128:2:128:7|User-specified initial value defined for instance GPU.ACCEL.clearWord[15:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v":128:2:128:7|User-specified initial value defined for instance GPU.ACCEL.clear is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_dual.v":28:2:28:7|User-specified initial value defined for instance GPU.ACCEL.BRAM_SPR.data_o[15:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_dual.v":28:2:28:7|User-specified initial value defined for instance GPU.ACCEL.BRAM_REQ.data_o[15:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_dual.v":28:2:28:7|User-specified initial value defined for instance GPU.ACCEL.BRAM2.data_o[15:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_dual.v":28:2:28:7|User-specified initial value defined for instance GPU.ACCEL.BRAM1.data_o[15:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/gpu.v":95:2:95:7|User-specified initial value defined for instance GPU.resetDelay[20:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/gpu.v":95:2:95:7|User-specified initial value defined for instance GPU.frameDelay[18:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/gpu.v":95:2:95:7|User-specified initial value defined for instance GPU.frameReset is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/gpu.v":95:2:95:7|User-specified initial value defined for instance GPU.extCtrl is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_interrupts.v":48:2:48:7|User-specified initial value defined for instance RV32I_CONTROL.RV32I_INTERRUPTS.interrupt_handling[4:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_interrupts.v":27:2:27:7|User-specified initial value defined for instance RV32I_CONTROL.RV32I_INTERRUPTS.interrupt_vector[4:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_interrupts.v":27:2:27:7|User-specified initial value defined for instance RV32I_CONTROL.RV32I_INTERRUPTS.interrupt_mask[4:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_control.v":262:2:262:7|User-specified initial value defined for instance RV32I_CONTROL.operand_offset[4:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_control.v":318:2:318:7|User-specified initial value defined for instance RV32I_CONTROL.uepc[31:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_control.v":255:2:255:7|User-specified initial value defined for instance RV32I_CONTROL.instruction[31:7] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_control.v":220:2:220:7|User-specified initial value defined for instance RV32I_CONTROL.microcode_step[4:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_control.v":359:2:359:7|User-specified initial value defined for instance RV32I_CONTROL.initial_reset is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_control.v":359:2:359:7|User-specified initial value defined for instance RV32I_CONTROL.reset_delay[2:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_control.v":337:2:337:7|User-specified initial value defined for instance RV32I_CONTROL.load_temp[15:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_registers.v":36:2:36:7|User-specified initial value defined for instance RV32I_REGISTERS.pc[31:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/stack.v":25:2:25:7|User-specified initial value defined for instance RV32I_REGISTERS.RAS.index[7:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_dual.v":28:2:28:7|User-specified initial value defined for instance RV32I_REGISTERS.RAS.BRAM_DUAL.data_o[31:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_dual.v":28:2:28:7|User-specified initial value defined for instance RV32I_REGISTERS.RS2.data_o[31:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_dual.v":28:2:28:7|User-specified initial value defined for instance RV32I_REGISTERS.RS1.data_o[31:0] is being ignored. 
@W: FX107 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_dual.v":24:2:24:7|RAM RV32I_REGISTERS.RAS.BRAM_DUAL.memory[31:0] (in view: work.rv32i(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_dual.v":24:2:24:7|RAM RV32I_REGISTERS.RS2.memory[31:0] (in view: work.rv32i(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_dual.v":24:2:24:7|RAM RV32I_REGISTERS.RS1.memory[31:0] (in view: work.rv32i(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_dual.v":24:2:24:7|RAM BRAM.memory[7:0] (in view: work.fifo_9s_8s_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_dual.v":24:2:24:7|RAM BRAM.memory[7:0] (in view: work.fifo_9s_8s_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_dual.v":24:2:24:7|RAM FIFO.memory[15:0] (in view: work.flash(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX703 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/timer.v":24:2:24:7|Unable to map RAM instance treg\[0\][15:0] to RAM for technology specified. 
@W: BN132 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/gpu.v":95:2:95:7|Removing instance GPU.dataWord[3] because it is equivalent to instance GPU.raddr[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/gpu.v":95:2:95:7|Removing instance GPU.dataWord[4] because it is equivalent to instance GPU.raddr[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/gpu.v":95:2:95:7|Removing instance GPU.raddr[2] because it is equivalent to instance GPU.dataWord[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/gpu.v":95:2:95:7|Removing instance GPU.raddr[5] because it is equivalent to instance GPU.dataWord[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/gpu.v":95:2:95:7|Removing instance GPU.raddr[6] because it is equivalent to instance GPU.dataWord[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/gpu.v":95:2:95:7|Removing instance GPU.raddr[7] because it is equivalent to instance GPU.dataWord[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/gpu.v":95:2:95:7|Removing instance GPU.raddr[8] because it is equivalent to instance GPU.dataWord[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/gpu.v":95:2:95:7|Removing instance GPU.dataWord[0] because it is equivalent to instance GPU.raddr[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/gpu.v":95:2:95:7|Removing instance GPU.dataWord[1] because it is equivalent to instance GPU.raddr[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FX107 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_dual.v":24:2:24:7|RAM BRAM2.memory[15:0] (in view: work.accel_Z4(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_dual.v":24:2:24:7|RAM BRAM1.memory[15:0] (in view: work.accel_Z4(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: BN132 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v":128:2:128:7|Removing instance GPU.ACCEL.clearWord[0] because it is equivalent to instance GPU.ACCEL.clear. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FX107 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_init_dual.v":24:2:24:7|RAM BRAM_CHR.memory[7:0] (in view: work.accel_Z4(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_dual.v":24:2:24:7|RAM BRAM_SPR.memory[15:0] (in view: work.accel_Z4(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_dual.v":24:2:24:7|RAM BRAM_REQ.memory[15:0] (in view: work.accel_Z4(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 0 
@W: MT420 |Found inferred clock rv32i|clk_i with period 36.55ns. Please declare a user-defined clock on object "p:clk_i"
