# This special register block is not present in the config file and contains
# fixed register definitions used in the hardware interface.
#   Alas, because hardware access occurs during the processing of this file, it
# is necessary to place this section at the start!
*REG        0
    #
    # FPGA Version and Build Identification Values
    #
    FPGA_VERSION            0
    FPGA_BUILD              1
    SLOW_VERSION            2
    # Bit bus readout registers: first write to BIT_READ_RST to capture a
    # snapshot of the bit bus and its changes, then read BIT_READ_VALUE 8 times
    # to read out bit bus values and change flags.
    BIT_READ_RST            3
    BIT_READ_VALUE          4

    # Position bus readout registers: first write to POS_READ_RST to snapshot
    # the position bus and the change set, then read POS_READ_VALUE 32 times to
    # read out the positions, and finally read the change set from
    # POS_READ_CHANGES.
    POS_READ_RST            5
    POS_READ_VALUE          6
    POS_READ_CHANGES        7

    # The capture set is written by first writing to PCAP_START_WRITE and then
    # writing the required changes to PCAP_WRITE
    PCAP_START_WRITE        8
    PCAP_WRITE              9
    # Framing capture for each position is controlled by writing to
    # PCAP_FRAMING_MASK.  If framing capture is required then
    # PCAP_FRAMING_ENABLE must also be set separately.
    PCAP_FRAMING_MASK       10
    PCAP_FRAMING_ENABLE     11
    PCAP_FRAMING_MODE       12

    # Position capture control
    PCAP_ARM                13
    PCAP_DISARM             14

    # Slow read and write status: if 1 transaction in progress, if 0 transaction
    # complete.
    SLOW_REGISTER_STATUS    15

    # This array of registers is used to program data delays on the capture bus
    PCAP_BIT_DELAY          28 .. 31
    PCAP_DATA_DELAY         32 .. 63


# These registers are used by the kernel driver to read the data capture stream.
# This block is not used by the server, but is here for documentation and other
# automated tools.
*DRV        1
    # This register is used to reset DMA engine.
    PCAP_DMA_RESET          0
    # This register is used to initialise DMA engine with first set of
    # addresses.
    PCAP_DMA_START          1
    # The physical address of each DMA block is written to this register.
    PCAP_DMA_ADDR           2
    # This register configures the maximum interval between capture interrupts
    PCAP_TIMEOUT            3
    # Interrupt status and acknowledge
    PCAP_IRQ_STATUS         4
    # DMA block size in bytes
    PCAP_BLOCK_SIZE         6


