
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.57+148 (git sha1 259bd6fb3, g++ 11.4.0-1ubuntu1~22.04.2 -fPIC -O3)

-- Executing script file `log_only.ys' --

1. Executing Verilog-2005 frontend: src/module/vsdbabysoc.synth.v
Parsing Verilog input from `src/module/vsdbabysoc.synth.v' to AST representation.
Generating RTLIL representation for module `\vsdbabysoc'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).
