// Seed: 1656953591
module module_0 (
    output tri1  id_0,
    output wand  id_1,
    input  wor   id_2,
    output wand  id_3,
    output uwire id_4,
    output tri1  id_5
);
endmodule
module module_1 (
    input uwire id_0,
    input wor id_1,
    input tri1 id_2,
    input supply1 id_3,
    input supply1 id_4,
    input tri id_5,
    input supply1 id_6,
    output uwire id_7,
    input wor id_8,
    input supply1 id_9,
    input tri0 id_10,
    input tri id_11,
    output tri1 id_12,
    input wor id_13,
    output wand id_14,
    input supply1 id_15,
    output supply0 id_16,
    output tri0 id_17,
    input wor id_18,
    input wire id_19,
    input wand id_20,
    input tri id_21,
    input tri0 id_22,
    input supply0 id_23
    , id_31,
    input tri id_24,
    output uwire id_25,
    output tri0 id_26,
    input uwire id_27,
    output tri1 id_28,
    input wand id_29
);
  logic id_32;
  module_0 modCall_1 (
      id_14,
      id_25,
      id_27,
      id_16,
      id_7,
      id_17
  );
  assign modCall_1.id_3 = 0;
endmodule
