0.6
2018.3
Dec  7 2018
00:33:28
D:/MyWorkSpace/ZYNQ/FPGA/RAM/RAM.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/MyWorkSpace/ZYNQ/FPGA/RAM/RAM.srcs/sim_1/new/ram_tb.v,1594202519,verilog,,,,tb_ram_test,,,,,,,,
D:/MyWorkSpace/ZYNQ/FPGA/RAM/RAM.srcs/sources_1/ip/ram_ip/sim/ram_ip.v,1594197847,verilog,,D:/MyWorkSpace/ZYNQ/FPGA/RAM/RAM.srcs/sources_1/new/ram_test.v,,ram_ip,,,,,,,,
D:/MyWorkSpace/ZYNQ/FPGA/RAM/RAM.srcs/sources_1/new/ram_test.v,1594202360,verilog,,D:/MyWorkSpace/ZYNQ/FPGA/RAM/RAM.srcs/sim_1/new/ram_tb.v,,ram_test,,,,,,,,
