Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat May 27 08:46:39 2023
| Host         : CSE-P07-2165-09 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file center_timing_summary_routed.rpt -pb center_timing_summary_routed.pb -rpx center_timing_summary_routed.rpx -warn_on_violation
| Design       : center
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     258         
LUTAR-1    Warning           LUT drives async reset alert    2           
TIMING-20  Warning           Non-clocked latch               20          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (346)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (539)
5. checking no_input_delay (20)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (346)
--------------------------
 There are 228 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Reset/c/clk_out_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Start/c/clk_out_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: display/c/clk_out_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: display/count/count_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: display/count/count_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/sc/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/sc/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: display/sc/st1_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: display/sc/st1_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: display/sc/st2_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: display/sc/st2_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: display/sc/st3_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: display/sc/st3_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mul/b_reg_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mul/b_reg_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mul/b_reg_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mul/b_reg_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mul/b_reg_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mul/b_reg_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mul/b_reg_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mul/b_reg_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pushl/c/clk_out_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pushr/c/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (539)
--------------------------------------------------
 There are 539 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (20)
-------------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  551          inf        0.000                      0                  551           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           551 Endpoints
Min Delay           551 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mul/result_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/sc/st1_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.549ns  (logic 1.852ns (19.394%)  route 7.697ns (80.606%))
  Logic Levels:           8  (FDRE=1 LUT4=1 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDRE                         0.000     0.000 r  mul/result_reg[14]/C
    SLICE_X60Y19         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  mul/result_reg[14]/Q
                         net (fo=11, routed)          1.157     1.675    mul/result_reg_n_0_[14]
    SLICE_X58Y20         LUT6 (Prop_lut6_I4_O)        0.124     1.799 r  mul/st1_reg[3]_i_52/O
                         net (fo=5, routed)           0.889     2.687    mul/st1_reg[3]_i_52_n_0
    SLICE_X59Y20         LUT6 (Prop_lut6_I2_O)        0.124     2.811 r  mul/st1_reg[3]_i_35/O
                         net (fo=4, routed)           0.975     3.786    mul/st1_reg[3]_i_35_n_0
    SLICE_X60Y18         LUT6 (Prop_lut6_I3_O)        0.124     3.910 r  mul/st1_reg[3]_i_27/O
                         net (fo=5, routed)           1.199     5.109    mul/st1_reg[3]_i_27_n_0
    SLICE_X62Y20         LUT6 (Prop_lut6_I5_O)        0.124     5.233 r  mul/st1_reg[3]_i_26/O
                         net (fo=3, routed)           1.019     6.252    mul/st1_reg[3]_i_26_n_0
    SLICE_X62Y18         LUT5 (Prop_lut5_I4_O)        0.152     6.404 r  mul/st1_reg[3]_i_10/O
                         net (fo=4, routed)           0.844     7.247    mul/st1_reg[3]_i_10_n_0
    SLICE_X63Y17         LUT4 (Prop_lut4_I2_O)        0.354     7.601 r  mul/st1_reg[3]_i_4/O
                         net (fo=3, routed)           0.839     8.440    mul/st1_reg[3]_i_4_n_0
    SLICE_X65Y18         LUT5 (Prop_lut5_I1_O)        0.332     8.772 r  mul/st1_reg[3]_i_1/O
                         net (fo=1, routed)           0.778     9.549    display/sc/segments_reg[6]_i_3_0[3]
    SLICE_X65Y18         LDCE                                         r  display/sc/st1_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul/result_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/sc/st3_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.295ns  (logic 1.616ns (17.385%)  route 7.679ns (82.615%))
  Logic Levels:           8  (FDRE=1 LUT4=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDRE                         0.000     0.000 r  mul/result_reg[14]/C
    SLICE_X60Y19         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  mul/result_reg[14]/Q
                         net (fo=11, routed)          1.157     1.675    mul/result_reg_n_0_[14]
    SLICE_X58Y20         LUT6 (Prop_lut6_I4_O)        0.124     1.799 r  mul/st1_reg[3]_i_52/O
                         net (fo=5, routed)           0.889     2.687    mul/st1_reg[3]_i_52_n_0
    SLICE_X59Y20         LUT6 (Prop_lut6_I2_O)        0.124     2.811 r  mul/st1_reg[3]_i_35/O
                         net (fo=4, routed)           0.975     3.786    mul/st1_reg[3]_i_35_n_0
    SLICE_X60Y18         LUT6 (Prop_lut6_I3_O)        0.124     3.910 r  mul/st1_reg[3]_i_27/O
                         net (fo=5, routed)           1.199     5.109    mul/st1_reg[3]_i_27_n_0
    SLICE_X62Y20         LUT6 (Prop_lut6_I5_O)        0.124     5.233 r  mul/st1_reg[3]_i_26/O
                         net (fo=3, routed)           1.019     6.252    mul/st1_reg[3]_i_26_n_0
    SLICE_X62Y18         LUT5 (Prop_lut5_I4_O)        0.152     6.404 r  mul/st1_reg[3]_i_10/O
                         net (fo=4, routed)           0.839     7.242    mul/st1_reg[3]_i_10_n_0
    SLICE_X63Y17         LUT4 (Prop_lut4_I3_O)        0.326     7.568 r  mul/st1_reg[1]_i_3/O
                         net (fo=3, routed)           0.834     8.402    mul/st1_reg[1]_i_3_n_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I0_O)        0.124     8.526 r  mul/st3_reg[1]_i_1/O
                         net (fo=1, routed)           0.769     9.295    display/sc/segments_reg[6]_i_3_2[1]
    SLICE_X64Y18         LDCE                                         r  display/sc/st3_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul/result_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/sc/st1_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.230ns  (logic 1.386ns (15.016%)  route 7.844ns (84.984%))
  Logic Levels:           8  (FDRE=1 LUT5=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDRE                         0.000     0.000 r  mul/result_reg[14]/C
    SLICE_X60Y19         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  mul/result_reg[14]/Q
                         net (fo=11, routed)          1.157     1.675    mul/result_reg_n_0_[14]
    SLICE_X58Y20         LUT6 (Prop_lut6_I4_O)        0.124     1.799 r  mul/st1_reg[3]_i_52/O
                         net (fo=5, routed)           0.889     2.687    mul/st1_reg[3]_i_52_n_0
    SLICE_X59Y20         LUT6 (Prop_lut6_I2_O)        0.124     2.811 r  mul/st1_reg[3]_i_35/O
                         net (fo=4, routed)           0.975     3.786    mul/st1_reg[3]_i_35_n_0
    SLICE_X60Y18         LUT6 (Prop_lut6_I3_O)        0.124     3.910 r  mul/st1_reg[3]_i_27/O
                         net (fo=5, routed)           1.199     5.109    mul/st1_reg[3]_i_27_n_0
    SLICE_X62Y20         LUT6 (Prop_lut6_I5_O)        0.124     5.233 r  mul/st1_reg[3]_i_26/O
                         net (fo=3, routed)           1.019     6.252    mul/st1_reg[3]_i_26_n_0
    SLICE_X62Y18         LUT5 (Prop_lut5_I4_O)        0.124     6.376 r  mul/st1_reg[3]_i_16/O
                         net (fo=5, routed)           1.272     7.647    mul/st1_reg[3]_i_16_n_0
    SLICE_X62Y16         LUT6 (Prop_lut6_I2_O)        0.124     7.771 r  mul/st1_reg[1]_i_4/O
                         net (fo=1, routed)           0.798     8.569    mul/st1_reg[1]_i_4_n_0
    SLICE_X62Y17         LUT6 (Prop_lut6_I5_O)        0.124     8.693 r  mul/st1_reg[1]_i_1/O
                         net (fo=1, routed)           0.537     9.230    display/sc/segments_reg[6]_i_3_0[1]
    SLICE_X64Y17         LDCE                                         r  display/sc/st1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul/result_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/sc/st2_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.025ns  (logic 1.616ns (17.907%)  route 7.409ns (82.093%))
  Logic Levels:           8  (FDRE=1 LUT4=1 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDRE                         0.000     0.000 r  mul/result_reg[14]/C
    SLICE_X60Y19         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  mul/result_reg[14]/Q
                         net (fo=11, routed)          1.157     1.675    mul/result_reg_n_0_[14]
    SLICE_X58Y20         LUT6 (Prop_lut6_I4_O)        0.124     1.799 r  mul/st1_reg[3]_i_52/O
                         net (fo=5, routed)           0.889     2.687    mul/st1_reg[3]_i_52_n_0
    SLICE_X59Y20         LUT6 (Prop_lut6_I2_O)        0.124     2.811 r  mul/st1_reg[3]_i_35/O
                         net (fo=4, routed)           0.975     3.786    mul/st1_reg[3]_i_35_n_0
    SLICE_X60Y18         LUT6 (Prop_lut6_I3_O)        0.124     3.910 r  mul/st1_reg[3]_i_27/O
                         net (fo=5, routed)           1.199     5.109    mul/st1_reg[3]_i_27_n_0
    SLICE_X62Y20         LUT6 (Prop_lut6_I5_O)        0.124     5.233 r  mul/st1_reg[3]_i_26/O
                         net (fo=3, routed)           1.019     6.252    mul/st1_reg[3]_i_26_n_0
    SLICE_X62Y18         LUT5 (Prop_lut5_I4_O)        0.152     6.404 r  mul/st1_reg[3]_i_10/O
                         net (fo=4, routed)           0.844     7.247    mul/st1_reg[3]_i_10_n_0
    SLICE_X63Y17         LUT4 (Prop_lut4_I2_O)        0.326     7.573 r  mul/st1_reg[2]_i_3/O
                         net (fo=3, routed)           0.997     8.570    mul/st1_reg[2]_i_3_n_0
    SLICE_X65Y17         LUT5 (Prop_lut5_I4_O)        0.124     8.694 r  mul/st2_reg[2]_i_1/O
                         net (fo=1, routed)           0.330     9.025    display/sc/segments_reg[6]_i_3_1[2]
    SLICE_X64Y17         LDCE                                         r  display/sc/st2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul/result_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/sc/st1_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.001ns  (logic 1.386ns (15.399%)  route 7.615ns (84.601%))
  Logic Levels:           8  (FDRE=1 LUT5=2 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDRE                         0.000     0.000 r  mul/result_reg[14]/C
    SLICE_X60Y19         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  mul/result_reg[14]/Q
                         net (fo=11, routed)          1.157     1.675    mul/result_reg_n_0_[14]
    SLICE_X58Y20         LUT6 (Prop_lut6_I4_O)        0.124     1.799 r  mul/st1_reg[3]_i_52/O
                         net (fo=5, routed)           0.889     2.687    mul/st1_reg[3]_i_52_n_0
    SLICE_X59Y20         LUT6 (Prop_lut6_I2_O)        0.124     2.811 r  mul/st1_reg[3]_i_35/O
                         net (fo=4, routed)           0.975     3.786    mul/st1_reg[3]_i_35_n_0
    SLICE_X60Y18         LUT6 (Prop_lut6_I3_O)        0.124     3.910 r  mul/st1_reg[3]_i_27/O
                         net (fo=5, routed)           1.199     5.109    mul/st1_reg[3]_i_27_n_0
    SLICE_X62Y20         LUT6 (Prop_lut6_I5_O)        0.124     5.233 r  mul/st1_reg[3]_i_26/O
                         net (fo=3, routed)           1.019     6.252    mul/st1_reg[3]_i_26_n_0
    SLICE_X62Y18         LUT5 (Prop_lut5_I4_O)        0.124     6.376 r  mul/st1_reg[3]_i_16/O
                         net (fo=5, routed)           1.028     7.404    mul/st1_reg[3]_i_16_n_0
    SLICE_X62Y16         LUT6 (Prop_lut6_I4_O)        0.124     7.528 r  mul/st1_reg[0]_i_2/O
                         net (fo=3, routed)           0.829     8.357    mul/st1_reg[0]_i_2_n_0
    SLICE_X62Y17         LUT5 (Prop_lut5_I1_O)        0.124     8.481 r  mul/st1_reg[0]_i_1/O
                         net (fo=1, routed)           0.519     9.001    display/sc/segments_reg[6]_i_3_0[0]
    SLICE_X63Y18         LDCE                                         r  display/sc/st1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul/result_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/sc/st3_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.957ns  (logic 1.386ns (15.474%)  route 7.571ns (84.526%))
  Logic Levels:           8  (FDRE=1 LUT5=2 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDRE                         0.000     0.000 r  mul/result_reg[14]/C
    SLICE_X60Y19         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  mul/result_reg[14]/Q
                         net (fo=11, routed)          1.157     1.675    mul/result_reg_n_0_[14]
    SLICE_X58Y20         LUT6 (Prop_lut6_I4_O)        0.124     1.799 r  mul/st1_reg[3]_i_52/O
                         net (fo=5, routed)           0.889     2.687    mul/st1_reg[3]_i_52_n_0
    SLICE_X59Y20         LUT6 (Prop_lut6_I2_O)        0.124     2.811 r  mul/st1_reg[3]_i_35/O
                         net (fo=4, routed)           1.290     4.101    mul/st1_reg[3]_i_35_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I3_O)        0.124     4.225 r  mul/st1_reg[3]_i_28/O
                         net (fo=6, routed)           0.778     5.003    mul/st1_reg[3]_i_28_n_0
    SLICE_X62Y20         LUT5 (Prop_lut5_I3_O)        0.124     5.127 r  mul/st1_reg[3]_i_20/O
                         net (fo=6, routed)           0.855     5.982    mul/st1_reg[3]_i_20_n_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.106 r  mul/st2_reg[3]_i_8/O
                         net (fo=4, routed)           0.892     6.998    mul/st2_reg[3]_i_8_n_0
    SLICE_X62Y18         LUT6 (Prop_lut6_I5_O)        0.124     7.122 r  mul/st2_reg[2]_i_2/O
                         net (fo=2, routed)           1.104     8.226    mul/st2_reg[2]_i_2_n_0
    SLICE_X63Y17         LUT5 (Prop_lut5_I4_O)        0.124     8.350 r  mul/st3_reg[2]_i_1/O
                         net (fo=1, routed)           0.607     8.957    display/sc/segments_reg[6]_i_3_2[2]
    SLICE_X64Y18         LDCE                                         r  display/sc/st3_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul/result_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/sc/st3_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.943ns  (logic 1.386ns (15.499%)  route 7.557ns (84.501%))
  Logic Levels:           8  (FDRE=1 LUT5=2 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDRE                         0.000     0.000 r  mul/result_reg[14]/C
    SLICE_X60Y19         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  mul/result_reg[14]/Q
                         net (fo=11, routed)          1.157     1.675    mul/result_reg_n_0_[14]
    SLICE_X58Y20         LUT6 (Prop_lut6_I4_O)        0.124     1.799 r  mul/st1_reg[3]_i_52/O
                         net (fo=5, routed)           0.889     2.687    mul/st1_reg[3]_i_52_n_0
    SLICE_X59Y20         LUT6 (Prop_lut6_I2_O)        0.124     2.811 r  mul/st1_reg[3]_i_35/O
                         net (fo=4, routed)           0.975     3.786    mul/st1_reg[3]_i_35_n_0
    SLICE_X60Y18         LUT6 (Prop_lut6_I3_O)        0.124     3.910 r  mul/st1_reg[3]_i_27/O
                         net (fo=5, routed)           1.199     5.109    mul/st1_reg[3]_i_27_n_0
    SLICE_X62Y20         LUT6 (Prop_lut6_I5_O)        0.124     5.233 r  mul/st1_reg[3]_i_26/O
                         net (fo=3, routed)           1.019     6.252    mul/st1_reg[3]_i_26_n_0
    SLICE_X62Y18         LUT5 (Prop_lut5_I4_O)        0.124     6.376 r  mul/st1_reg[3]_i_16/O
                         net (fo=5, routed)           1.028     7.404    mul/st1_reg[3]_i_16_n_0
    SLICE_X62Y16         LUT6 (Prop_lut6_I4_O)        0.124     7.528 r  mul/st1_reg[0]_i_2/O
                         net (fo=3, routed)           0.825     8.353    mul/st1_reg[0]_i_2_n_0
    SLICE_X63Y17         LUT5 (Prop_lut5_I0_O)        0.124     8.477 r  mul/st3_reg[0]_i_1/O
                         net (fo=1, routed)           0.465     8.943    display/sc/segments_reg[6]_i_3_2[0]
    SLICE_X64Y18         LDCE                                         r  display/sc/st3_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul/result_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/sc/st2_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.927ns  (logic 1.844ns (20.657%)  route 7.083ns (79.343%))
  Logic Levels:           8  (FDRE=1 LUT4=1 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDRE                         0.000     0.000 r  mul/result_reg[14]/C
    SLICE_X60Y19         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  mul/result_reg[14]/Q
                         net (fo=11, routed)          1.157     1.675    mul/result_reg_n_0_[14]
    SLICE_X58Y20         LUT6 (Prop_lut6_I4_O)        0.124     1.799 r  mul/st1_reg[3]_i_52/O
                         net (fo=5, routed)           0.889     2.687    mul/st1_reg[3]_i_52_n_0
    SLICE_X59Y20         LUT6 (Prop_lut6_I2_O)        0.124     2.811 r  mul/st1_reg[3]_i_35/O
                         net (fo=4, routed)           0.975     3.786    mul/st1_reg[3]_i_35_n_0
    SLICE_X60Y18         LUT6 (Prop_lut6_I3_O)        0.124     3.910 r  mul/st1_reg[3]_i_27/O
                         net (fo=5, routed)           1.199     5.109    mul/st1_reg[3]_i_27_n_0
    SLICE_X62Y20         LUT6 (Prop_lut6_I5_O)        0.124     5.233 r  mul/st1_reg[3]_i_26/O
                         net (fo=3, routed)           1.019     6.252    mul/st1_reg[3]_i_26_n_0
    SLICE_X62Y18         LUT5 (Prop_lut5_I4_O)        0.152     6.404 r  mul/st1_reg[3]_i_10/O
                         net (fo=4, routed)           0.839     7.242    mul/st1_reg[3]_i_10_n_0
    SLICE_X63Y17         LUT4 (Prop_lut4_I2_O)        0.352     7.594 r  mul/st2_reg[0]_i_2/O
                         net (fo=2, routed)           0.676     8.270    mul/st2_reg[0]_i_2_n_0
    SLICE_X62Y17         LUT5 (Prop_lut5_I1_O)        0.326     8.596 r  mul/st2_reg[0]_i_1/O
                         net (fo=1, routed)           0.331     8.927    display/sc/segments_reg[6]_i_3_1[0]
    SLICE_X63Y18         LDCE                                         r  display/sc/st2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul/result_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/sc/st2_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.892ns  (logic 1.616ns (18.174%)  route 7.276ns (81.826%))
  Logic Levels:           8  (FDRE=1 LUT4=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDRE                         0.000     0.000 r  mul/result_reg[14]/C
    SLICE_X60Y19         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  mul/result_reg[14]/Q
                         net (fo=11, routed)          1.157     1.675    mul/result_reg_n_0_[14]
    SLICE_X58Y20         LUT6 (Prop_lut6_I4_O)        0.124     1.799 r  mul/st1_reg[3]_i_52/O
                         net (fo=5, routed)           0.889     2.687    mul/st1_reg[3]_i_52_n_0
    SLICE_X59Y20         LUT6 (Prop_lut6_I2_O)        0.124     2.811 r  mul/st1_reg[3]_i_35/O
                         net (fo=4, routed)           0.975     3.786    mul/st1_reg[3]_i_35_n_0
    SLICE_X60Y18         LUT6 (Prop_lut6_I3_O)        0.124     3.910 r  mul/st1_reg[3]_i_27/O
                         net (fo=5, routed)           1.199     5.109    mul/st1_reg[3]_i_27_n_0
    SLICE_X62Y20         LUT6 (Prop_lut6_I5_O)        0.124     5.233 r  mul/st1_reg[3]_i_26/O
                         net (fo=3, routed)           1.019     6.252    mul/st1_reg[3]_i_26_n_0
    SLICE_X62Y18         LUT5 (Prop_lut5_I4_O)        0.152     6.404 r  mul/st1_reg[3]_i_10/O
                         net (fo=4, routed)           0.839     7.242    mul/st1_reg[3]_i_10_n_0
    SLICE_X63Y17         LUT4 (Prop_lut4_I3_O)        0.326     7.568 r  mul/st1_reg[1]_i_3/O
                         net (fo=3, routed)           0.604     8.172    mul/st1_reg[1]_i_3_n_0
    SLICE_X64Y17         LUT6 (Prop_lut6_I5_O)        0.124     8.296 r  mul/st2_reg[1]_i_1/O
                         net (fo=1, routed)           0.596     8.892    display/sc/segments_reg[6]_i_3_1[1]
    SLICE_X64Y17         LDCE                                         r  display/sc/st2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul/result_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/sc/st3_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.774ns  (logic 1.852ns (21.108%)  route 6.922ns (78.892%))
  Logic Levels:           8  (FDRE=1 LUT4=1 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDRE                         0.000     0.000 r  mul/result_reg[14]/C
    SLICE_X60Y19         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  mul/result_reg[14]/Q
                         net (fo=11, routed)          1.157     1.675    mul/result_reg_n_0_[14]
    SLICE_X58Y20         LUT6 (Prop_lut6_I4_O)        0.124     1.799 r  mul/st1_reg[3]_i_52/O
                         net (fo=5, routed)           0.889     2.687    mul/st1_reg[3]_i_52_n_0
    SLICE_X59Y20         LUT6 (Prop_lut6_I2_O)        0.124     2.811 r  mul/st1_reg[3]_i_35/O
                         net (fo=4, routed)           0.975     3.786    mul/st1_reg[3]_i_35_n_0
    SLICE_X60Y18         LUT6 (Prop_lut6_I3_O)        0.124     3.910 r  mul/st1_reg[3]_i_27/O
                         net (fo=5, routed)           1.199     5.109    mul/st1_reg[3]_i_27_n_0
    SLICE_X62Y20         LUT6 (Prop_lut6_I5_O)        0.124     5.233 r  mul/st1_reg[3]_i_26/O
                         net (fo=3, routed)           1.019     6.252    mul/st1_reg[3]_i_26_n_0
    SLICE_X62Y18         LUT5 (Prop_lut5_I4_O)        0.152     6.404 r  mul/st1_reg[3]_i_10/O
                         net (fo=4, routed)           0.844     7.247    mul/st1_reg[3]_i_10_n_0
    SLICE_X63Y17         LUT4 (Prop_lut4_I2_O)        0.354     7.601 r  mul/st1_reg[3]_i_4/O
                         net (fo=3, routed)           0.841     8.442    mul/st1_reg[3]_i_4_n_0
    SLICE_X64Y18         LUT5 (Prop_lut5_I0_O)        0.332     8.774 r  mul/st3_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     8.774    display/sc/segments_reg[6]_i_3_2[3]
    SLICE_X64Y18         LDCE                                         r  display/sc/st3_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pushl/d/q1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pushl/d/q2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.128ns (51.357%)  route 0.121ns (48.643%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDRE                         0.000     0.000 r  pushl/d/q1_reg/C
    SLICE_X40Y18         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  pushl/d/q1_reg/Q
                         net (fo=2, routed)           0.121     0.249    pushl/d/q1
    SLICE_X40Y18         FDRE                                         r  pushl/d/q2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul/result_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mul/result_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.693%)  route 0.112ns (44.307%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y16         FDCE                         0.000     0.000 r  mul/result_reg_reg[1]/C
    SLICE_X58Y16         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mul/result_reg_reg[1]/Q
                         net (fo=2, routed)           0.112     0.253    mul/result_reg_reg[1]
    SLICE_X60Y17         FDRE                                         r  mul/result_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul/result_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mul/result_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.311%)  route 0.114ns (44.689%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y16         FDCE                         0.000     0.000 r  mul/result_reg_reg[0]/C
    SLICE_X58Y16         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mul/result_reg_reg[0]/Q
                         net (fo=2, routed)           0.114     0.255    mul/result_reg_reg[0]
    SLICE_X61Y17         FDRE                                         r  mul/result_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul/result_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mul/result_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.256%)  route 0.114ns (44.744%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y16         FDCE                         0.000     0.000 r  mul/result_reg_reg[3]/C
    SLICE_X58Y16         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mul/result_reg_reg[3]/Q
                         net (fo=2, routed)           0.114     0.255    mul/result_reg_reg[3]
    SLICE_X60Y17         FDRE                                         r  mul/result_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul/result_reg_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mul/result_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (55.087%)  route 0.115ns (44.913%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDCE                         0.000     0.000 r  mul/result_reg_reg[14]/C
    SLICE_X58Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mul/result_reg_reg[14]/Q
                         net (fo=2, routed)           0.115     0.256    mul/result_reg_reg[14]
    SLICE_X60Y19         FDRE                                         r  mul/result_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset/d/q1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Reset/d/q2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.128ns (48.889%)  route 0.134ns (51.111%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y16         FDRE                         0.000     0.000 r  Reset/d/q1_reg/C
    SLICE_X57Y16         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Reset/d/q1_reg/Q
                         net (fo=2, routed)           0.134     0.262    Reset/d/q1
    SLICE_X57Y16         FDRE                                         r  Reset/d/q2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pushr/d/q1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pushr/d/q2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.128ns (48.889%)  route 0.134ns (51.111%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE                         0.000     0.000 r  pushr/d/q1_reg/C
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  pushr/d/q1_reg/Q
                         net (fo=2, routed)           0.134     0.262    pushr/d/q1
    SLICE_X39Y17         FDRE                                         r  pushr/d/q2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul/result_reg_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mul/result_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.422%)  route 0.123ns (46.578%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDCE                         0.000     0.000 r  mul/result_reg_reg[13]/C
    SLICE_X58Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mul/result_reg_reg[13]/Q
                         net (fo=2, routed)           0.123     0.264    mul/result_reg_reg[13]
    SLICE_X59Y19         FDRE                                         r  mul/result_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul/result_reg_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mul/result_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.220%)  route 0.124ns (46.780%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDCE                         0.000     0.000 r  mul/result_reg_reg[11]/C
    SLICE_X58Y18         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mul/result_reg_reg[11]/Q
                         net (fo=2, routed)           0.124     0.265    mul/result_reg_reg[11]
    SLICE_X59Y19         FDRE                                         r  mul/result_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Start/r/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mul/a_shifted_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.209ns (77.339%)  route 0.061ns (22.661%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y16         FDRE                         0.000     0.000 r  Start/r/FSM_sequential_state_reg[1]/C
    SLICE_X60Y16         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Start/r/FSM_sequential_state_reg[1]/Q
                         net (fo=61, routed)          0.061     0.225    Start/r/Q[1]
    SLICE_X61Y16         LUT4 (Prop_lut4_I2_O)        0.045     0.270 r  Start/r/a_shifted_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.270    mul/a_shifted_reg_reg[15]_0[1]
    SLICE_X61Y16         FDCE                                         r  mul/a_shifted_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------





