m255
K4
z2
!s12c _opt
Z0 !s99 nomlopt
!s11f vlog 2023.3 2023.07, Jul 17 2023
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 dD:/MUST/EIE_Year_3/FPGA/Projects/lab3/simple_fsm_refund/quartus_prj/simulation/questa
T_opt
Z2 !s110 1730282884
VYBn2DI>LNWG][eU=986XC3
04 20 4 work simple_fsm_refund_tb fast 0
=1-f8fe5e5cddc5-67220584-23a-3880
R0
!s12b OEM100
!s124 OEM10U2 
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
Z3 tCvgOpt 0
n@_opt
OL;O;2023.3;77
vsimple_fsm_refund
2D:/MUST/EIE_Year_3/FPGA/Projects/lab3/simple_fsm_refund/rtl/simple_fsm_refund.v
R2
!i10b 1
!s100 e@kD]Q3Aj@KU]VIQ[]L:>0
IdLLW<9BV:gL6BSiGPkI=X0
R1
w1730282297
8D:/MUST/EIE_Year_3/FPGA/Projects/lab3/simple_fsm_refund/rtl/simple_fsm_refund.v
FD:/MUST/EIE_Year_3/FPGA/Projects/lab3/simple_fsm_refund/rtl/simple_fsm_refund.v
!i122 0
L0 1 85
Z4 VDg1SIo80bB@j0V0VzS_@n1
Z5 OL;L;2023.3;77
r1
!s85 0
31
Z6 !s108 1730282884.000000
!s107 D:/MUST/EIE_Year_3/FPGA/Projects/lab3/simple_fsm_refund/rtl/simple_fsm_refund.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/MUST/EIE_Year_3/FPGA/Projects/lab3/simple_fsm_refund/rtl|D:/MUST/EIE_Year_3/FPGA/Projects/lab3/simple_fsm_refund/rtl/simple_fsm_refund.v|
!i113 0
Z7 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
!s92 -vlog01compat -work work +incdir+D:/MUST/EIE_Year_3/FPGA/Projects/lab3/simple_fsm_refund/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R3
vsimple_fsm_refund_tb
2D:/MUST/EIE_Year_3/FPGA/Projects/lab3/simple_fsm_refund/quartus_prj/../sim/simple_fsm_refund.v
R2
!i10b 1
!s100 [RE9iei`QgOI7JMb=o]mG0
INhQH[AAbzjkGUZ`CK1C[D2
R1
w1730282812
8D:/MUST/EIE_Year_3/FPGA/Projects/lab3/simple_fsm_refund/quartus_prj/../sim/simple_fsm_refund.v
FD:/MUST/EIE_Year_3/FPGA/Projects/lab3/simple_fsm_refund/quartus_prj/../sim/simple_fsm_refund.v
!i122 1
L0 3 99
R4
R5
r1
!s85 0
31
R6
!s107 D:/MUST/EIE_Year_3/FPGA/Projects/lab3/simple_fsm_refund/quartus_prj/../sim/simple_fsm_refund.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/MUST/EIE_Year_3/FPGA/Projects/lab3/simple_fsm_refund/quartus_prj/../sim|D:/MUST/EIE_Year_3/FPGA/Projects/lab3/simple_fsm_refund/quartus_prj/../sim/simple_fsm_refund.v|
!i113 0
R7
!s92 -vlog01compat -work work +incdir+D:/MUST/EIE_Year_3/FPGA/Projects/lab3/simple_fsm_refund/quartus_prj/../sim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R3
