{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1415375651895 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1415375651895 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 07 09:54:11 2014 " "Processing started: Fri Nov 07 09:54:11 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1415375651895 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1415375651895 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off opCodeDecoder -c opCodeDecoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off opCodeDecoder -c opCodeDecoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1415375651895 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1415375652379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opcodedecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file opcodedecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 opCodeDecoder " "Found entity 1: opCodeDecoder" {  } { { "opCodeDecoder.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Labs/Lab9/Decoder/opCodeDecoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415375652457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415375652457 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "a opCodeDecoder.v(8) " "Verilog HDL error at opCodeDecoder.v(8): object \"a\" is not declared" {  } { { "opCodeDecoder.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Labs/Lab9/Decoder/opCodeDecoder.v" 8 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1415375652457 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "b opCodeDecoder.v(8) " "Verilog HDL error at opCodeDecoder.v(8): object \"b\" is not declared" {  } { { "opCodeDecoder.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Labs/Lab9/Decoder/opCodeDecoder.v" 8 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1415375652457 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "c opCodeDecoder.v(8) " "Verilog HDL error at opCodeDecoder.v(8): object \"c\" is not declared" {  } { { "opCodeDecoder.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Labs/Lab9/Decoder/opCodeDecoder.v" 8 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1415375652457 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "d opCodeDecoder.v(8) " "Verilog HDL error at opCodeDecoder.v(8): object \"d\" is not declared" {  } { { "opCodeDecoder.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Labs/Lab9/Decoder/opCodeDecoder.v" 8 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1415375652457 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "e opCodeDecoder.v(8) " "Verilog HDL error at opCodeDecoder.v(8): object \"e\" is not declared" {  } { { "opCodeDecoder.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Labs/Lab9/Decoder/opCodeDecoder.v" 8 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1415375652457 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "f opCodeDecoder.v(8) " "Verilog HDL error at opCodeDecoder.v(8): object \"f\" is not declared" {  } { { "opCodeDecoder.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Labs/Lab9/Decoder/opCodeDecoder.v" 8 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1415375652457 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "g opCodeDecoder.v(8) " "Verilog HDL error at opCodeDecoder.v(8): object \"g\" is not declared" {  } { { "opCodeDecoder.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Labs/Lab9/Decoder/opCodeDecoder.v" 8 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1415375652457 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "a opCodeDecoder.v(9) " "Verilog HDL error at opCodeDecoder.v(9): object \"a\" is not declared" {  } { { "opCodeDecoder.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Labs/Lab9/Decoder/opCodeDecoder.v" 9 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1415375652457 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "b opCodeDecoder.v(9) " "Verilog HDL error at opCodeDecoder.v(9): object \"b\" is not declared" {  } { { "opCodeDecoder.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Labs/Lab9/Decoder/opCodeDecoder.v" 9 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1415375652457 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "c opCodeDecoder.v(9) " "Verilog HDL error at opCodeDecoder.v(9): object \"c\" is not declared" {  } { { "opCodeDecoder.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Labs/Lab9/Decoder/opCodeDecoder.v" 9 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1415375652457 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "d opCodeDecoder.v(9) " "Verilog HDL error at opCodeDecoder.v(9): object \"d\" is not declared" {  } { { "opCodeDecoder.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Labs/Lab9/Decoder/opCodeDecoder.v" 9 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1415375652457 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "e opCodeDecoder.v(9) " "Verilog HDL error at opCodeDecoder.v(9): object \"e\" is not declared" {  } { { "opCodeDecoder.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Labs/Lab9/Decoder/opCodeDecoder.v" 9 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1415375652457 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "f opCodeDecoder.v(9) " "Verilog HDL error at opCodeDecoder.v(9): object \"f\" is not declared" {  } { { "opCodeDecoder.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Labs/Lab9/Decoder/opCodeDecoder.v" 9 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1415375652457 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "g opCodeDecoder.v(9) " "Verilog HDL error at opCodeDecoder.v(9): object \"g\" is not declared" {  } { { "opCodeDecoder.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Labs/Lab9/Decoder/opCodeDecoder.v" 9 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1415375652457 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "a opCodeDecoder.v(10) " "Verilog HDL error at opCodeDecoder.v(10): object \"a\" is not declared" {  } { { "opCodeDecoder.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Labs/Lab9/Decoder/opCodeDecoder.v" 10 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1415375652457 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "b opCodeDecoder.v(10) " "Verilog HDL error at opCodeDecoder.v(10): object \"b\" is not declared" {  } { { "opCodeDecoder.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Labs/Lab9/Decoder/opCodeDecoder.v" 10 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1415375652457 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "c opCodeDecoder.v(10) " "Verilog HDL error at opCodeDecoder.v(10): object \"c\" is not declared" {  } { { "opCodeDecoder.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Labs/Lab9/Decoder/opCodeDecoder.v" 10 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1415375652457 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "d opCodeDecoder.v(10) " "Verilog HDL error at opCodeDecoder.v(10): object \"d\" is not declared" {  } { { "opCodeDecoder.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Labs/Lab9/Decoder/opCodeDecoder.v" 10 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1415375652457 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "e opCodeDecoder.v(10) " "Verilog HDL error at opCodeDecoder.v(10): object \"e\" is not declared" {  } { { "opCodeDecoder.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Labs/Lab9/Decoder/opCodeDecoder.v" 10 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1415375652457 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 19 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "567 " "Peak virtual memory: 567 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1415375652519 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Nov 07 09:54:12 2014 " "Processing ended: Fri Nov 07 09:54:12 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1415375652519 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1415375652519 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1415375652519 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1415375652519 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 21 s 0 s " "Quartus II Full Compilation was unsuccessful. 21 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1415375653128 ""}
