-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity GCM_AE_HW_1x22_rs is
port (
    ap_ready : OUT STD_LOGIC;
    X : IN STD_LOGIC_VECTOR (127 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (127 downto 0) );
end;


architecture behav of GCM_AE_HW_1x22_rs is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_79 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111001";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv32_70 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110000";
    constant ap_const_lv32_71 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110001";
    constant ap_const_lv32_77 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110111";
    constant ap_const_lv32_68 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101000";
    constant ap_const_lv32_69 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101001";
    constant ap_const_lv32_6F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_61 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100001";
    constant ap_const_lv32_67 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100111";
    constant ap_const_lv32_58 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011000";
    constant ap_const_lv32_59 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011001";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_51 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010001";
    constant ap_const_lv32_57 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010111";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv32_49 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001001";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_41 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000001";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_39 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111001";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110001";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_logic_0 : STD_LOGIC := '0';

attribute shreg_extract : string;
    signal tmp_s_fu_374_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_1_fu_118_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_108_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_3_fu_136_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_fu_126_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_5_fu_154_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_fu_144_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_7_fu_172_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_fu_162_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_9_fu_190_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_fu_180_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_11_fu_208_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_fu_198_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_13_fu_226_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_fu_216_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_15_fu_244_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_fu_234_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_17_fu_262_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_fu_252_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_19_fu_280_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_fu_270_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_21_fu_298_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_fu_288_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_23_fu_316_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_fu_306_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_25_fu_334_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_fu_324_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_27_fu_352_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_26_fu_342_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln628_fu_370_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_fu_360_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln628_fu_384_p1 : STD_LOGIC_VECTOR (7 downto 0);


begin



    ap_ready <= ap_const_logic_1;
    ap_return <= ((((((((((((((((((((((((((((((tmp_1_fu_118_p3 & tmp_fu_108_p4) & tmp_3_fu_136_p3) & tmp_2_fu_126_p4) & tmp_5_fu_154_p3) & tmp_4_fu_144_p4) & tmp_7_fu_172_p3) & tmp_6_fu_162_p4) & tmp_9_fu_190_p3) & tmp_8_fu_180_p4) & tmp_11_fu_208_p3) & tmp_10_fu_198_p4) & tmp_13_fu_226_p3) & tmp_12_fu_216_p4) & tmp_15_fu_244_p3) & tmp_14_fu_234_p4) & tmp_17_fu_262_p3) & tmp_16_fu_252_p4) & tmp_19_fu_280_p3) & tmp_18_fu_270_p4) & tmp_21_fu_298_p3) & tmp_20_fu_288_p4) & tmp_23_fu_316_p3) & tmp_22_fu_306_p4) & tmp_25_fu_334_p3) & tmp_24_fu_324_p4) & tmp_27_fu_352_p3) & tmp_26_fu_342_p4) & trunc_ln628_fu_370_p1) & tmp_28_fu_360_p4) & zext_ln628_fu_384_p1);
    tmp_10_fu_198_p4 <= X(87 downto 81);
    tmp_11_fu_208_p3 <= X(72 downto 72);
    tmp_12_fu_216_p4 <= X(79 downto 73);
    tmp_13_fu_226_p3 <= X(64 downto 64);
    tmp_14_fu_234_p4 <= X(71 downto 65);
    tmp_15_fu_244_p3 <= X(56 downto 56);
    tmp_16_fu_252_p4 <= X(63 downto 57);
    tmp_17_fu_262_p3 <= X(48 downto 48);
    tmp_18_fu_270_p4 <= X(55 downto 49);
    tmp_19_fu_280_p3 <= X(40 downto 40);
    tmp_1_fu_118_p3 <= X(112 downto 112);
    tmp_20_fu_288_p4 <= X(47 downto 41);
    tmp_21_fu_298_p3 <= X(32 downto 32);
    tmp_22_fu_306_p4 <= X(39 downto 33);
    tmp_23_fu_316_p3 <= X(24 downto 24);
    tmp_24_fu_324_p4 <= X(31 downto 25);
    tmp_25_fu_334_p3 <= X(16 downto 16);
    tmp_26_fu_342_p4 <= X(23 downto 17);
    tmp_27_fu_352_p3 <= X(8 downto 8);
    tmp_28_fu_360_p4 <= X(15 downto 9);
    tmp_2_fu_126_p4 <= X(119 downto 113);
    tmp_3_fu_136_p3 <= X(104 downto 104);
    tmp_4_fu_144_p4 <= X(111 downto 105);
    tmp_5_fu_154_p3 <= X(96 downto 96);
    tmp_6_fu_162_p4 <= X(103 downto 97);
    tmp_7_fu_172_p3 <= X(88 downto 88);
    tmp_8_fu_180_p4 <= X(95 downto 89);
    tmp_9_fu_190_p3 <= X(80 downto 80);
    tmp_fu_108_p4 <= X(127 downto 121);
    tmp_s_fu_374_p4 <= X(7 downto 1);
    trunc_ln628_fu_370_p1 <= X(1 - 1 downto 0);
    zext_ln628_fu_384_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_374_p4),8));
end behav;
