Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "/home/ise/CSM152A/lab2/testbench_105422235_isim_beh.exe" -prj "/home/ise/CSM152A/lab2/testbench_105422235_beh.prj" "work.testbench_105422235" "work.glbl" 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "/home/ise/CSM152A/lab2/clock_gen.v" into library work
Analyzing Verilog file "/home/ise/CSM152A/lab2/testbench_105422235.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 94968 KB
Fuse CPU Usage: 1220 ms
Compiling module clock_div_two
Compiling module clock_div_thirty_two
Compiling module clock_div_twenty_six
Compiling module clock_div_three
Compiling module clock_div_five
Compiling module clock_pulse
Compiling module clock_strobe
Compiling module clock_gen
Compiling module testbench_105422235
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 10 Verilog Units
Built simulation executable /home/ise/CSM152A/lab2/testbench_105422235_isim_beh.exe
Fuse Memory Usage: 98072 KB
Fuse CPU Usage: 1230 ms
GCC CPU Usage: 150 ms
