var nvic_8h =
[
    [ "NVIC_ADC_COMP_IRQ", "group__CM3__nvic__defines__STM32L0.html#gae32e0ffdcae439c752e3060a6e0d65cf", null ],
    [ "NVIC_DMA1_CHANNEL1_IRQ", "group__CM3__nvic__defines__STM32L0.html#gae5733a4fe236b6e63c59e7190b5674bd", null ],
    [ "NVIC_DMA1_CHANNEL2_3_IRQ", "group__CM3__nvic__defines__STM32L0.html#ga19bc8bede5772f30a4ca7d1b3f89c055", null ],
    [ "NVIC_DMA1_CHANNEL4_5_IRQ", "group__CM3__nvic__defines__STM32L0.html#ga142c2e7053732ed9cb20b8a6485c7bc6", null ],
    [ "NVIC_EXTI0_1_IRQ", "group__CM3__nvic__defines__STM32L0.html#ga9d0c7567e46afbbc5e94eb5b924e4548", null ],
    [ "NVIC_EXTI2_3_IRQ", "group__CM3__nvic__defines__STM32L0.html#ga1cf93b55c60bc720a0d25f99397073d8", null ],
    [ "NVIC_EXTI4_15_IRQ", "group__CM3__nvic__defines__STM32L0.html#gaf6fae5a568095b4cd3fe47f5de2d63d8", null ],
    [ "NVIC_FLASH_IRQ", "group__CM3__nvic__defines__STM32L0.html#gaeefe8073a5858048d96f19f1c411f571", null ],
    [ "NVIC_I2C1_IRQ", "group__CM3__nvic__defines__STM32L0.html#ga3e643ccd295e56f1c1d1dae3e50b3108", null ],
    [ "NVIC_I2C2_IRQ", "group__CM3__nvic__defines__STM32L0.html#ga11f8b6371faad1b4afe2bee73140787c", null ],
    [ "NVIC_IRQ_COUNT", "group__CM3__nvic__defines__STM32L0.html#gab5735bab073d7a2c893b4c0b85fc5357", null ],
    [ "NVIC_LCD_IRQ", "group__CM3__nvic__defines__STM32L0.html#ga7d371f8bd84855456da03759bc8e61da", null ],
    [ "NVIC_LPTIM1_IRQ", "group__CM3__nvic__defines__STM32L0.html#gace5fd270f0c4672e4e4dfa3a3ec21428", null ],
    [ "NVIC_LPUART1_IRQ", "group__CM3__nvic__defines__STM32L0.html#gac12202dad79cc41fe82e1b69ce25f51c", null ],
    [ "NVIC_PVD_IRQ", "group__CM3__nvic__defines__STM32L0.html#ga75bc2b9f83bb6fd3194686cc203c8aef", null ],
    [ "NVIC_RCC_IRQ", "group__CM3__nvic__defines__STM32L0.html#gabe5c5c77472e09a23c30813762ce6de2", null ],
    [ "NVIC_RESERVED1_IRQ", "group__CM3__nvic__defines__STM32L0.html#gabd6ae0065c290991595fa06e3d8d7ec8", null ],
    [ "NVIC_RESERVED2_IRQ", "group__CM3__nvic__defines__STM32L0.html#gaf4222fd79947284f9c3fe8cc9f730379", null ],
    [ "NVIC_RESERVED3_IRQ", "group__CM3__nvic__defines__STM32L0.html#ga10bfeb7b5a5313397cc15055d497c5fa", null ],
    [ "NVIC_RESERVED4_IRQ", "group__CM3__nvic__defines__STM32L0.html#ga34a64e54f676e8066dfabb49b8930fbd", null ],
    [ "NVIC_RESERVED5_IRQ", "group__CM3__nvic__defines__STM32L0.html#ga453aa462dd3a1f6a9ca0893c954db82e", null ],
    [ "NVIC_RTC_IRQ", "group__CM3__nvic__defines__STM32L0.html#ga358a9c37a5ce70672a01c45c9d99bc1e", null ],
    [ "NVIC_SPI1_IRQ", "group__CM3__nvic__defines__STM32L0.html#gaa566ccef412683674023b8efafc6ea06", null ],
    [ "NVIC_SPI2_IRQ", "group__CM3__nvic__defines__STM32L0.html#ga0576639d843f10d786af686c91edfa04", null ],
    [ "NVIC_TIM21_IRQ", "group__CM3__nvic__defines__STM32L0.html#gad8ed8289ce63f26875b31113b900e102", null ],
    [ "NVIC_TIM22_IRQ", "group__CM3__nvic__defines__STM32L0.html#ga303368d87c122671e5bfae2f8dd19501", null ],
    [ "NVIC_TIM2_IRQ", "group__CM3__nvic__defines__STM32L0.html#ga603b1515c321bb05f5e3b9cf8ab3e457", null ],
    [ "NVIC_TIM6_DAC_IRQ", "group__CM3__nvic__defines__STM32L0.html#gaf0dde8aa5d050433159b81952760ee96", null ],
    [ "NVIC_TSC_IRQ", "group__CM3__nvic__defines__STM32L0.html#ga7cc44a00ae2564601010c8b51d7b537c", null ],
    [ "NVIC_USART1_IRQ", "group__CM3__nvic__defines__STM32L0.html#ga1017897ad38787de92f90354bcaa6b43", null ],
    [ "NVIC_USART2_IRQ", "group__CM3__nvic__defines__STM32L0.html#ga702094b52f34c73f184f097638599be7", null ],
    [ "NVIC_USB_IRQ", "group__CM3__nvic__defines__STM32L0.html#ga4ae7958329704339d7d9cec38a3d6e6b", null ],
    [ "NVIC_WWDG_IRQ", "group__CM3__nvic__defines__STM32L0.html#ga641965f6b9e53cf17ea72c1d3e659aff", null ],
    [ "adc_comp_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#ga6c11cc2251708310d5a0f7a96d90dfe1", null ],
    [ "dma1_channel1_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#gacc34fa263a599cb6855e72fc9eedd603", null ],
    [ "dma1_channel2_3_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#gad0d2bce0ba4ae1e21da16925e446fe81", null ],
    [ "dma1_channel4_5_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#gac3d49dfd1159f5d7bcc167d420b4080c", null ],
    [ "exti0_1_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#gac0487a510459e4a10f42212cbade2fa4", null ],
    [ "exti2_3_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#ga5ee69dedc2de74f05b9fd3801c280db4", null ],
    [ "exti4_15_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#gac995cd87ac031e563b357287559e41cf", null ],
    [ "flash_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#gaacc77bac085bbca010822b41727b5aa2", null ],
    [ "i2c1_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#ga40f200fbb03f767cc491ec28689489f5", null ],
    [ "i2c2_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#ga4c54673b16c7ee7487da3f9af35cc844", null ],
    [ "lcd_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#gaa6481e9fa068653cf68ebad50d3fad13", null ],
    [ "lptim1_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#gaef2152f6d05ed209c67202c35b83620b", null ],
    [ "lpuart1_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#ga0aa3fe714b057b80fbacb17f4164218b", null ],
    [ "pvd_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#ga7e6ec4b872ce87d8b15cc5abccd6e7f5", null ],
    [ "rcc_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#gac23cd003dda54ecdcdeddab64e3bb742", null ],
    [ "reserved1_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#ga58397e7701f0656f61b461dfd42b95cc", null ],
    [ "reserved2_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#ga85ff9f520285638c882ed6f6233b3836", null ],
    [ "reserved3_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#ga88b946af0ccd9bfc7ad957d501109f0d", null ],
    [ "reserved4_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#gaf82a8f3f8e3bd4e4a13634fdaaf9bb3e", null ],
    [ "reserved5_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#ga1ae6bcd7cac0563525ba78671991a246", null ],
    [ "rtc_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#ga0aac539d8cd80c163b7d986d10e53ced", null ],
    [ "spi1_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#gad680d21d3e734ad7ce84e5a9dce5af5c", null ],
    [ "spi2_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#gabe80c6cda580ec6a1e915e9f7e192879", null ],
    [ "tim21_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#gadaa95980d3f4d48ae40801a63112f571", null ],
    [ "tim22_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#ga2fd76553b6a3bda905f4e59c0bca51b2", null ],
    [ "tim2_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#ga0aba6ee424f1f97854fe0c95d6f0a0eb", null ],
    [ "tim6_dac_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#ga38838a5c3b94db4268786eb6e660916d", null ],
    [ "tsc_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#ga625d405a4aee2ad05712abad6f443d66", null ],
    [ "usart1_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#ga01e213db04e2a767f83d6239443bb904", null ],
    [ "usart2_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#gad68c9c11b13d464642036e930c6f6a8f", null ],
    [ "usb_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#ga18f62338e4fd609b77bba042aa402fdb", null ],
    [ "wwdg_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#gab7d8139ab2eebc9bcb8f912d59b5e6bf", null ]
];