Warning (10268): Verilog HDL information at problema2.sv(15): always construct contains both blocking and non-blocking assignments File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_2/Problema_1/problema2.sv Line: 15
