Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Dec  1 16:07:47 2023
| Host         : LAPTOP-5G1TOFHU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 69 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 56 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.757        0.000                      0                  715        0.098        0.000                      0                  715        4.500        0.000                       0                   361  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              5.757        0.000                      0                  715        0.098        0.000                      0                  715        4.500        0.000                       0                   361  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.757ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.757ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/odata_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.904ns  (logic 1.022ns (26.179%)  route 2.882ns (73.821%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=360, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X30Y68         FDRE                                         r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y68         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[3]/Q
                         net (fo=13, routed)          0.994     2.485    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ap_CS_fsm_reg[2][0]
    SLICE_X28Y69         LUT4 (Prop_lut4_I2_O)        0.150     2.635 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg[8]_i_3/O
                         net (fo=33, routed)          1.542     4.177    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/vld_in
    SLICE_X28Y62         LUT4 (Prop_lut4_I1_O)        0.354     4.531 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/odata_int[1]_i_1/O
                         net (fo=1, routed)           0.346     4.877    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/odata_int[1]_i_1_n_1
    SLICE_X28Y62         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/odata_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=360, unset)          0.924    10.924    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/ap_clk
    SLICE_X28Y62         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/odata_int_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X28Y62         FDRE (Setup_fdre_C_D)       -0.255    10.634    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/odata_int_reg[1]
  -------------------------------------------------------------------
                         required time                         10.634    
                         arrival time                          -4.877    
  -------------------------------------------------------------------
                         slack                                  5.757    

Slack (MET) :             5.845ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/j_0_reg_171_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/i_0_reg_160_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.547ns  (logic 0.890ns (25.090%)  route 2.657ns (74.910%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=360, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X34Y64         FDRE                                         r  bd_0_i/hls_inst/U0/j_0_reg_171_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y64         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/j_0_reg_171_reg[0]/Q
                         net (fo=12, routed)          1.016     2.507    bd_0_i/hls_inst/U0/j_0_reg_171[0]
    SLICE_X34Y65         LUT6 (Prop_lut6_I0_O)        0.124     2.631 r  bd_0_i/hls_inst/U0/i_0_reg_160[8]_i_3/O
                         net (fo=2, routed)           0.310     2.941    bd_0_i/hls_inst/U0/i_0_reg_160[8]_i_3_n_1
    SLICE_X33Y65         LUT6 (Prop_lut6_I1_O)        0.124     3.065 f  bd_0_i/hls_inst/U0/i_0_reg_160[8]_i_2/O
                         net (fo=11, routed)          0.678     3.743    bd_0_i/hls_inst/U0/ap_NS_fsm10_out
    SLICE_X41Y63         LUT3 (Prop_lut3_I2_O)        0.124     3.867 r  bd_0_i/hls_inst/U0/i_0_reg_160[8]_i_1/O
                         net (fo=9, routed)           0.654     4.520    bd_0_i/hls_inst/U0/i_0_reg_160
    SLICE_X42Y64         FDRE                                         r  bd_0_i/hls_inst/U0/i_0_reg_160_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=360, unset)          0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X42Y64         FDRE                                         r  bd_0_i/hls_inst/U0/i_0_reg_160_reg[4]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X42Y64         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/U0/i_0_reg_160_reg[4]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -4.520    
  -------------------------------------------------------------------
                         slack                                  5.845    

Slack (MET) :             5.845ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/j_0_reg_171_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/i_0_reg_160_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.547ns  (logic 0.890ns (25.090%)  route 2.657ns (74.910%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=360, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X34Y64         FDRE                                         r  bd_0_i/hls_inst/U0/j_0_reg_171_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y64         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/j_0_reg_171_reg[0]/Q
                         net (fo=12, routed)          1.016     2.507    bd_0_i/hls_inst/U0/j_0_reg_171[0]
    SLICE_X34Y65         LUT6 (Prop_lut6_I0_O)        0.124     2.631 r  bd_0_i/hls_inst/U0/i_0_reg_160[8]_i_3/O
                         net (fo=2, routed)           0.310     2.941    bd_0_i/hls_inst/U0/i_0_reg_160[8]_i_3_n_1
    SLICE_X33Y65         LUT6 (Prop_lut6_I1_O)        0.124     3.065 f  bd_0_i/hls_inst/U0/i_0_reg_160[8]_i_2/O
                         net (fo=11, routed)          0.678     3.743    bd_0_i/hls_inst/U0/ap_NS_fsm10_out
    SLICE_X41Y63         LUT3 (Prop_lut3_I2_O)        0.124     3.867 r  bd_0_i/hls_inst/U0/i_0_reg_160[8]_i_1/O
                         net (fo=9, routed)           0.654     4.520    bd_0_i/hls_inst/U0/i_0_reg_160
    SLICE_X42Y64         FDRE                                         r  bd_0_i/hls_inst/U0/i_0_reg_160_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=360, unset)          0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X42Y64         FDRE                                         r  bd_0_i/hls_inst/U0/i_0_reg_160_reg[5]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X42Y64         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/U0/i_0_reg_160_reg[5]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -4.520    
  -------------------------------------------------------------------
                         slack                                  5.845    

Slack (MET) :             5.846ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.837ns  (logic 1.020ns (26.582%)  route 2.817ns (73.418%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=360, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X30Y68         FDRE                                         r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y68         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[3]/Q
                         net (fo=13, routed)          0.994     2.485    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ap_CS_fsm_reg[2][0]
    SLICE_X28Y69         LUT4 (Prop_lut4_I2_O)        0.150     2.635 f  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg[8]_i_3/O
                         net (fo=33, routed)          1.441     4.076    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/D[0]
    SLICE_X31Y63         LUT4 (Prop_lut4_I2_O)        0.352     4.428 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/count[1]_i_1/O
                         net (fo=1, routed)           0.382     4.810    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/count[1]
    SLICE_X30Y63         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=360, unset)          0.924    10.924    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ap_clk
    SLICE_X30Y63         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/count_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X30Y63         FDRE (Setup_fdre_C_D)       -0.233    10.656    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/count_reg[1]
  -------------------------------------------------------------------
                         required time                         10.656    
                         arrival time                          -4.810    
  -------------------------------------------------------------------
                         slack                                  5.846    

Slack (MET) :             5.879ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/j_0_reg_171_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.608ns  (logic 0.704ns (19.513%)  route 2.904ns (80.487%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=360, unset)          0.973     0.973    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ap_clk
    SLICE_X31Y63         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/count_reg[0]/Q
                         net (fo=5, routed)           1.191     2.620    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/count_reg_n_1_[0]
    SLICE_X37Y63         LUT4 (Prop_lut4_I1_O)        0.124     2.744 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/i_reg_387[8]_i_1/O
                         net (fo=11, routed)          0.981     3.725    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ap_CS_fsm_reg[1][0]
    SLICE_X41Y64         LUT5 (Prop_lut5_I0_O)        0.124     3.849 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/j_0_reg_171[9]_i_1/O
                         net (fo=12, routed)          0.732     4.581    bd_0_i/hls_inst/U0/ap_NS_fsm11_out
    SLICE_X35Y65         FDRE                                         r  bd_0_i/hls_inst/U0/j_0_reg_171_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=360, unset)          0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X35Y65         FDRE                                         r  bd_0_i/hls_inst/U0/j_0_reg_171_reg[8]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X35Y65         FDRE (Setup_fdre_C_R)       -0.429    10.460    bd_0_i/hls_inst/U0/j_0_reg_171_reg[8]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -4.581    
  -------------------------------------------------------------------
                         slack                                  5.879    

Slack (MET) :             5.884ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/j_0_reg_171_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.603ns  (logic 0.704ns (19.540%)  route 2.899ns (80.460%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=360, unset)          0.973     0.973    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ap_clk
    SLICE_X31Y63         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/count_reg[0]/Q
                         net (fo=5, routed)           1.191     2.620    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/count_reg_n_1_[0]
    SLICE_X37Y63         LUT4 (Prop_lut4_I1_O)        0.124     2.744 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/i_reg_387[8]_i_1/O
                         net (fo=11, routed)          0.981     3.725    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ap_CS_fsm_reg[1][0]
    SLICE_X41Y64         LUT5 (Prop_lut5_I0_O)        0.124     3.849 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/j_0_reg_171[9]_i_1/O
                         net (fo=12, routed)          0.727     4.576    bd_0_i/hls_inst/U0/ap_NS_fsm11_out
    SLICE_X33Y65         FDRE                                         r  bd_0_i/hls_inst/U0/j_0_reg_171_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=360, unset)          0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X33Y65         FDRE                                         r  bd_0_i/hls_inst/U0/j_0_reg_171_reg[7]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X33Y65         FDRE (Setup_fdre_C_R)       -0.429    10.460    bd_0_i/hls_inst/U0/j_0_reg_171_reg[7]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -4.576    
  -------------------------------------------------------------------
                         slack                                  5.884    

Slack (MET) :             5.884ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/j_0_reg_171_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.603ns  (logic 0.704ns (19.540%)  route 2.899ns (80.460%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=360, unset)          0.973     0.973    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ap_clk
    SLICE_X31Y63         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/count_reg[0]/Q
                         net (fo=5, routed)           1.191     2.620    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/count_reg_n_1_[0]
    SLICE_X37Y63         LUT4 (Prop_lut4_I1_O)        0.124     2.744 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/i_reg_387[8]_i_1/O
                         net (fo=11, routed)          0.981     3.725    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ap_CS_fsm_reg[1][0]
    SLICE_X41Y64         LUT5 (Prop_lut5_I0_O)        0.124     3.849 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/j_0_reg_171[9]_i_1/O
                         net (fo=12, routed)          0.727     4.576    bd_0_i/hls_inst/U0/ap_NS_fsm11_out
    SLICE_X33Y65         FDRE                                         r  bd_0_i/hls_inst/U0/j_0_reg_171_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=360, unset)          0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X33Y65         FDRE                                         r  bd_0_i/hls_inst/U0/j_0_reg_171_reg[9]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X33Y65         FDRE (Setup_fdre_C_R)       -0.429    10.460    bd_0_i/hls_inst/U0/j_0_reg_171_reg[9]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -4.576    
  -------------------------------------------------------------------
                         slack                                  5.884    

Slack (MET) :             5.985ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/j_0_reg_171_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/i_0_reg_160_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.407ns  (logic 0.890ns (26.120%)  route 2.517ns (73.880%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=360, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X34Y64         FDRE                                         r  bd_0_i/hls_inst/U0/j_0_reg_171_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y64         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/j_0_reg_171_reg[0]/Q
                         net (fo=12, routed)          1.016     2.507    bd_0_i/hls_inst/U0/j_0_reg_171[0]
    SLICE_X34Y65         LUT6 (Prop_lut6_I0_O)        0.124     2.631 r  bd_0_i/hls_inst/U0/i_0_reg_160[8]_i_3/O
                         net (fo=2, routed)           0.310     2.941    bd_0_i/hls_inst/U0/i_0_reg_160[8]_i_3_n_1
    SLICE_X33Y65         LUT6 (Prop_lut6_I1_O)        0.124     3.065 f  bd_0_i/hls_inst/U0/i_0_reg_160[8]_i_2/O
                         net (fo=11, routed)          0.678     3.743    bd_0_i/hls_inst/U0/ap_NS_fsm10_out
    SLICE_X41Y63         LUT3 (Prop_lut3_I2_O)        0.124     3.867 r  bd_0_i/hls_inst/U0/i_0_reg_160[8]_i_1/O
                         net (fo=9, routed)           0.514     4.380    bd_0_i/hls_inst/U0/i_0_reg_160
    SLICE_X42Y65         FDRE                                         r  bd_0_i/hls_inst/U0/i_0_reg_160_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=360, unset)          0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X42Y65         FDRE                                         r  bd_0_i/hls_inst/U0/i_0_reg_160_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X42Y65         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/U0/i_0_reg_160_reg[0]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -4.380    
  -------------------------------------------------------------------
                         slack                                  5.985    

Slack (MET) :             5.985ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/j_0_reg_171_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/i_0_reg_160_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.407ns  (logic 0.890ns (26.120%)  route 2.517ns (73.880%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=360, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X34Y64         FDRE                                         r  bd_0_i/hls_inst/U0/j_0_reg_171_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y64         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/j_0_reg_171_reg[0]/Q
                         net (fo=12, routed)          1.016     2.507    bd_0_i/hls_inst/U0/j_0_reg_171[0]
    SLICE_X34Y65         LUT6 (Prop_lut6_I0_O)        0.124     2.631 r  bd_0_i/hls_inst/U0/i_0_reg_160[8]_i_3/O
                         net (fo=2, routed)           0.310     2.941    bd_0_i/hls_inst/U0/i_0_reg_160[8]_i_3_n_1
    SLICE_X33Y65         LUT6 (Prop_lut6_I1_O)        0.124     3.065 f  bd_0_i/hls_inst/U0/i_0_reg_160[8]_i_2/O
                         net (fo=11, routed)          0.678     3.743    bd_0_i/hls_inst/U0/ap_NS_fsm10_out
    SLICE_X41Y63         LUT3 (Prop_lut3_I2_O)        0.124     3.867 r  bd_0_i/hls_inst/U0/i_0_reg_160[8]_i_1/O
                         net (fo=9, routed)           0.514     4.380    bd_0_i/hls_inst/U0/i_0_reg_160
    SLICE_X42Y65         FDRE                                         r  bd_0_i/hls_inst/U0/i_0_reg_160_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=360, unset)          0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X42Y65         FDRE                                         r  bd_0_i/hls_inst/U0/i_0_reg_160_reg[6]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X42Y65         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/U0/i_0_reg_160_reg[6]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -4.380    
  -------------------------------------------------------------------
                         slack                                  5.985    

Slack (MET) :             5.985ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/j_0_reg_171_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/i_0_reg_160_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.407ns  (logic 0.890ns (26.120%)  route 2.517ns (73.880%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=360, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X34Y64         FDRE                                         r  bd_0_i/hls_inst/U0/j_0_reg_171_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y64         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/j_0_reg_171_reg[0]/Q
                         net (fo=12, routed)          1.016     2.507    bd_0_i/hls_inst/U0/j_0_reg_171[0]
    SLICE_X34Y65         LUT6 (Prop_lut6_I0_O)        0.124     2.631 r  bd_0_i/hls_inst/U0/i_0_reg_160[8]_i_3/O
                         net (fo=2, routed)           0.310     2.941    bd_0_i/hls_inst/U0/i_0_reg_160[8]_i_3_n_1
    SLICE_X33Y65         LUT6 (Prop_lut6_I1_O)        0.124     3.065 f  bd_0_i/hls_inst/U0/i_0_reg_160[8]_i_2/O
                         net (fo=11, routed)          0.678     3.743    bd_0_i/hls_inst/U0/ap_NS_fsm10_out
    SLICE_X41Y63         LUT3 (Prop_lut3_I2_O)        0.124     3.867 r  bd_0_i/hls_inst/U0/i_0_reg_160[8]_i_1/O
                         net (fo=9, routed)           0.514     4.380    bd_0_i/hls_inst/U0/i_0_reg_160
    SLICE_X42Y65         FDRE                                         r  bd_0_i/hls_inst/U0/i_0_reg_160_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=360, unset)          0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X42Y65         FDRE                                         r  bd_0_i/hls_inst/U0/i_0_reg_160_reg[7]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X42Y65         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/U0/i_0_reg_160_reg[7]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -4.380    
  -------------------------------------------------------------------
                         slack                                  5.985    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/obuf_inst/odata_int_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=360, unset)          0.410     0.410    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ap_clk
    SLICE_X31Y70         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y70         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[6]/Q
                         net (fo=1, routed)           0.054     0.605    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg_n_1_[6]
    SLICE_X30Y70         LUT4 (Prop_lut4_I0_O)        0.045     0.650 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/odata_int[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.650    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/obuf_inst/D[6]
    SLICE_X30Y70         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/obuf_inst/odata_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=360, unset)          0.432     0.432    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/obuf_inst/ap_clk
    SLICE_X30Y70         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/obuf_inst/odata_int_reg[6]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y70         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/obuf_inst/odata_int_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.650    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_strb_V_U/ibuf_inst/ireg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_strb_V_U/obuf_inst/odata_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.444%)  route 0.064ns (25.556%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=360, unset)          0.410     0.410    bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_strb_V_U/ibuf_inst/ap_clk
    SLICE_X28Y66         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_strb_V_U/ibuf_inst/ireg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y66         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_strb_V_U/ibuf_inst/ireg_reg[0]/Q
                         net (fo=2, routed)           0.064     0.615    bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_strb_V_U/obuf_inst/odata_int_reg[0]_0
    SLICE_X29Y66         LUT5 (Prop_lut5_I2_O)        0.045     0.660 r  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_strb_V_U/obuf_inst/odata_int[0]_i_1/O
                         net (fo=1, routed)           0.000     0.660    bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_strb_V_U/obuf_inst/odata_int[0]_i_1_n_1
    SLICE_X29Y66         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_strb_V_U/obuf_inst/odata_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=360, unset)          0.432     0.432    bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_strb_V_U/obuf_inst/ap_clk
    SLICE_X29Y66         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_strb_V_U/obuf_inst/odata_int_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X29Y66         FDRE (Hold_fdre_C_D)         0.092     0.524    bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_strb_V_U/obuf_inst/odata_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.660    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_id_V_U/ibuf_inst/ireg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_id_V_U/obuf_inst/odata_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=360, unset)          0.410     0.410    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_id_V_U/ibuf_inst/ap_clk
    SLICE_X27Y68         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_id_V_U/ibuf_inst/ireg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y68         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_id_V_U/ibuf_inst/ireg_reg[0]/Q
                         net (fo=2, routed)           0.099     0.650    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_id_V_U/obuf_inst/odata_int_reg[0]_0
    SLICE_X26Y68         LUT5 (Prop_lut5_I2_O)        0.045     0.695 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_id_V_U/obuf_inst/odata_int[0]_i_1/O
                         net (fo=1, routed)           0.000     0.695    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_id_V_U/obuf_inst/odata_int[0]_i_1_n_1
    SLICE_X26Y68         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_id_V_U/obuf_inst/odata_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=360, unset)          0.432     0.432    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_id_V_U/obuf_inst/ap_clk
    SLICE_X26Y68         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_id_V_U/obuf_inst/odata_int_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X26Y68         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_id_V_U/obuf_inst/odata_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.695    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_keep_V_U/ibuf_inst/ireg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_keep_V_U/obuf_inst/odata_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=360, unset)          0.410     0.410    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_keep_V_U/ibuf_inst/ap_clk
    SLICE_X27Y67         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_keep_V_U/ibuf_inst/ireg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y67         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_keep_V_U/ibuf_inst/ireg_reg[0]/Q
                         net (fo=2, routed)           0.099     0.650    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_keep_V_U/obuf_inst/odata_int_reg[0]_0
    SLICE_X26Y67         LUT5 (Prop_lut5_I2_O)        0.045     0.695 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_keep_V_U/obuf_inst/odata_int[0]_i_1/O
                         net (fo=1, routed)           0.000     0.695    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_keep_V_U/obuf_inst/odata_int[0]_i_1_n_1
    SLICE_X26Y67         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_keep_V_U/obuf_inst/odata_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=360, unset)          0.432     0.432    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_keep_V_U/obuf_inst/ap_clk
    SLICE_X26Y67         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_keep_V_U/obuf_inst/odata_int_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X26Y67         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_keep_V_U/obuf_inst/odata_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.695    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_dest_V_U/ibuf_inst/ireg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_dest_V_U/obuf_inst/odata_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=360, unset)          0.410     0.410    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_dest_V_U/ibuf_inst/ap_clk
    SLICE_X27Y63         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_dest_V_U/ibuf_inst/ireg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y63         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_dest_V_U/ibuf_inst/ireg_reg[1]/Q
                         net (fo=4, routed)           0.110     0.661    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_dest_V_U/obuf_inst/p_0_in
    SLICE_X26Y63         LUT5 (Prop_lut5_I1_O)        0.045     0.706 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_dest_V_U/obuf_inst/odata_int[0]_i_1/O
                         net (fo=1, routed)           0.000     0.706    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_dest_V_U/obuf_inst/odata_int[0]_i_1_n_1
    SLICE_X26Y63         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_dest_V_U/obuf_inst/odata_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=360, unset)          0.432     0.432    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_dest_V_U/obuf_inst/ap_clk
    SLICE_X26Y63         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_dest_V_U/obuf_inst/odata_int_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X26Y63         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_dest_V_U/obuf_inst/odata_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.706    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/i_reg_387_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/i_0_reg_160_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.352%)  route 0.059ns (31.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=360, unset)          0.410     0.410    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X43Y65         FDRE                                         r  bd_0_i/hls_inst/U0/i_reg_387_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/U0/i_reg_387_reg[8]/Q
                         net (fo=1, routed)           0.059     0.597    bd_0_i/hls_inst/U0/i_reg_387[8]
    SLICE_X42Y65         FDRE                                         r  bd_0_i/hls_inst/U0/i_0_reg_160_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=360, unset)          0.432     0.432    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X42Y65         FDRE                                         r  bd_0_i/hls_inst/U0/i_0_reg_160_reg[8]/C
                         clock pessimism              0.000     0.432    
    SLICE_X42Y65         FDRE (Hold_fdre_C_D)         0.010     0.442    bd_0_i/hls_inst/U0/i_0_reg_160_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.442    
                         arrival time                           0.597    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/j_reg_400_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/j_0_reg_171_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.783%)  route 0.116ns (45.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=360, unset)          0.410     0.410    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X35Y64         FDRE                                         r  bd_0_i/hls_inst/U0/j_reg_400_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y64         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/j_reg_400_reg[0]/Q
                         net (fo=1, routed)           0.116     0.668    bd_0_i/hls_inst/U0/j_reg_400[0]
    SLICE_X34Y64         FDRE                                         r  bd_0_i/hls_inst/U0/j_0_reg_171_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=360, unset)          0.432     0.432    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X34Y64         FDRE                                         r  bd_0_i/hls_inst/U0/j_0_reg_171_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y64         FDRE (Hold_fdre_C_D)         0.075     0.507    bd_0_i/hls_inst/U0/j_0_reg_171_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.668    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/j_0_reg_171_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/j_reg_400_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.189ns (59.885%)  route 0.127ns (40.115%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=360, unset)          0.410     0.410    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X35Y65         FDRE                                         r  bd_0_i/hls_inst/U0/j_0_reg_171_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y65         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/j_0_reg_171_reg[8]/Q
                         net (fo=7, routed)           0.127     0.678    bd_0_i/hls_inst/U0/j_0_reg_171[8]
    SLICE_X34Y65         LUT5 (Prop_lut5_I0_O)        0.048     0.726 r  bd_0_i/hls_inst/U0/j_reg_400[8]_i_1/O
                         net (fo=1, routed)           0.000     0.726    bd_0_i/hls_inst/U0/j_fu_247_p2[8]
    SLICE_X34Y65         FDRE                                         r  bd_0_i/hls_inst/U0/j_reg_400_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=360, unset)          0.432     0.432    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X34Y65         FDRE                                         r  bd_0_i/hls_inst/U0/j_reg_400_reg[8]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y65         FDRE (Hold_fdre_C_D)         0.131     0.563    bd_0_i/hls_inst/U0/j_reg_400_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.726    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/obuf_inst/odata_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.035%)  route 0.124ns (39.965%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=360, unset)          0.410     0.410    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ap_clk
    SLICE_X31Y70         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y70         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[8]/Q
                         net (fo=25, routed)          0.124     0.675    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/Q[0]
    SLICE_X30Y70         LUT4 (Prop_lut4_I1_O)        0.045     0.720 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/odata_int[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.720    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/obuf_inst/D[3]
    SLICE_X30Y70         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/obuf_inst/odata_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=360, unset)          0.432     0.432    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/obuf_inst/ap_clk
    SLICE_X30Y70         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/obuf_inst/odata_int_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y70         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/obuf_inst/odata_int_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.720    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_strb_V_U/ibuf_inst/ireg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_strb_V_U/obuf_inst/odata_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.709%)  route 0.097ns (34.291%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=360, unset)          0.410     0.410    bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_strb_V_U/ibuf_inst/ap_clk
    SLICE_X28Y66         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_strb_V_U/ibuf_inst/ireg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y66         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_strb_V_U/ibuf_inst/ireg_reg[1]/Q
                         net (fo=4, routed)           0.097     0.648    bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_strb_V_U/obuf_inst/p_0_in
    SLICE_X29Y66         LUT4 (Prop_lut4_I0_O)        0.045     0.693 r  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_strb_V_U/obuf_inst/odata_int[1]_i_1/O
                         net (fo=1, routed)           0.000     0.693    bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_strb_V_U/obuf_inst/odata_int[1]_i_1_n_1
    SLICE_X29Y66         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_strb_V_U/obuf_inst/odata_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=360, unset)          0.432     0.432    bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_strb_V_U/obuf_inst/ap_clk
    SLICE_X29Y66         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_strb_V_U/obuf_inst/odata_int_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X29Y66         FDRE (Hold_fdre_C_D)         0.092     0.524    bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_strb_V_U/obuf_inst/odata_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.693    
  -------------------------------------------------------------------
                         slack                                  0.169    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y65  bd_0_i/hls_inst/U0/add_ln25_1_reg_379_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y65  bd_0_i/hls_inst/U0/add_ln25_1_reg_379_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y65  bd_0_i/hls_inst/U0/add_ln25_1_reg_379_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y65  bd_0_i/hls_inst/U0/add_ln25_1_reg_379_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y66  bd_0_i/hls_inst/U0/add_ln25_1_reg_379_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y66  bd_0_i/hls_inst/U0/add_ln25_1_reg_379_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y66  bd_0_i/hls_inst/U0/add_ln25_1_reg_379_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y66  bd_0_i/hls_inst/U0/add_ln25_1_reg_379_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y67  bd_0_i/hls_inst/U0/add_ln25_1_reg_379_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y67  bd_0_i/hls_inst/U0/add_ln25_1_reg_379_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y65  bd_0_i/hls_inst/U0/add_ln25_1_reg_379_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y65  bd_0_i/hls_inst/U0/add_ln25_1_reg_379_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y65  bd_0_i/hls_inst/U0/add_ln25_1_reg_379_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y65  bd_0_i/hls_inst/U0/add_ln25_1_reg_379_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y66  bd_0_i/hls_inst/U0/add_ln25_1_reg_379_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y66  bd_0_i/hls_inst/U0/add_ln25_1_reg_379_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y66  bd_0_i/hls_inst/U0/add_ln25_1_reg_379_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y66  bd_0_i/hls_inst/U0/add_ln25_1_reg_379_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y67  bd_0_i/hls_inst/U0/add_ln25_1_reg_379_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y67  bd_0_i/hls_inst/U0/add_ln25_1_reg_379_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y65  bd_0_i/hls_inst/U0/add_ln25_1_reg_379_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y65  bd_0_i/hls_inst/U0/add_ln25_1_reg_379_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y65  bd_0_i/hls_inst/U0/add_ln25_1_reg_379_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y65  bd_0_i/hls_inst/U0/add_ln25_1_reg_379_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y65  bd_0_i/hls_inst/U0/add_ln25_1_reg_379_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y65  bd_0_i/hls_inst/U0/add_ln25_1_reg_379_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y65  bd_0_i/hls_inst/U0/add_ln25_1_reg_379_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y65  bd_0_i/hls_inst/U0/add_ln25_1_reg_379_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y66  bd_0_i/hls_inst/U0/add_ln25_1_reg_379_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y66  bd_0_i/hls_inst/U0/add_ln25_1_reg_379_reg[14]/C



