# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 980 0.000256 4096 330 1680 53760 11.4897 13.9482 374.042 418.99 818.552 818.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 460 3.2e-05 4096 100 2980 366592 492.228 160.394 5801.12 4754.71 11208.8 11209.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1550 0.000128 4096 340 1980 136704 23.1156 28.3376 1090.78 841.499 1983.81 1983.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1970 0.000256 2048 350 1380 72000 7.04947 183.711 209.722 400.528 400.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 10 350 3.2e-05 4096 97 1960 195584 1861.44 580.975 3948.97 17184.5 23577 23577.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1510 0.000128 4096 480 3160 127360 23.1056 28.3443 1751.56 838.721 2641.81 2641.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 10 900 6.4e-05 4096 350 1750 189952 103.942 55.5876 1760.05 1676.95 3596.67 3596.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1330 0.000256 2048 310 2380 65920 5.8216 7.072 318.039 209.528 540.529 540.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 840 0.000128 1024 290 1130 97280 15.5356 6.83376 134.117 209.129 365.769 365.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1190 0.000128 4096 290 3650 128256 36.7857 28.3459 2107.11 838.863 3011.21 3011.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 980 0.000256 4096 330 1680 53856 11.563 13.9944 428.098 419.594 873.332 873.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 460 3.2e-05 4096 100 2980 366336 492.374 160.649 6622.98 4738.51 12014.9 12015.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1550 0.000128 4096 340 1980 136656 23.1363 28.3852 1238.09 838.581 2128.26 2128.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1970 0.000256 2048 350 1380 72000 7.05946 209.458 209.767 426.328 426.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 350 3.2e-05 4096 97 1960 194688 1865.26 582.372 3971.5 17203.5 23623.8 23624.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1510 0.000128 4096 480 3160 127296 23.1464 28.3774 1997.69 838.517 2887.81 2887.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 900 6.4e-05 4096 350 1750 189504 104.317 55.6946 1922.09 1676.5 3758.74 3758.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1330 0.000256 2048 310 2380 65952 5.85965 7.12298 370.569 209.834 593.46 593.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 840 0.000128 1024 290 1130 97920 15.499 6.84003 157.204 208.988 388.69 388.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1190 0.000128 4096 290 3650 128160 36.8761 28.377 2408.82 838.681 3312.85 3312.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 980 0.000256 4096 330 1680 53760 11.4995 13.974 444.437 418.555 888.547 888.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 460 3.2e-05 4096 100 2980 366080 492.924 160.847 6914.41 4756.87 12325.4 12325.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1550 0.000128 4096 340 1980 136800 23.1035 28.3778 1291.17 838.112 2180.84 2180.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1970 0.000256 2048 350 1380 72000 7.05869 220.619 209.593 437.315 437.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 350 3.2e-05 4096 97 1960 195840 1854.93 581.191 3969.18 17153.7 23560.1 23561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1510 0.000128 4096 480 3160 127360 23.0949 28.3733 2090.35 838.117 2980.01 2980.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 900 6.4e-05 4096 350 1750 190080 103.961 55.6955 2008.67 1675.65 3844.11 3844.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1330 0.000256 2048 310 2380 65920 5.82506 7.05331 385.16 209.312 607.425 607.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 840 0.000128 1024 290 1130 98560 15.5115 6.86285 165.274 209.669 397.473 397.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1190 0.000128 4096 290 3650 128000 36.7476 28.3812 2512.53 838.213 3415.98 3416.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 980 0.000256 4096 330 1680 53760 11.4708 13.9495 416.093 419.201 860.798 860.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 460 3.2e-05 4096 100 2980 365568 490.547 160.286 6437.75 4735.36 11824.4 11824.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1550 0.000128 4096 340 1980 136704 23.0367 28.3342 1202.52 838.653 2092.62 2092.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1970 0.000256 2048 350 1380 71904 7.09587 205.052 209.576 421.769 421.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 350 3.2e-05 4096 97 1960 193536 1859.27 581.505 3478.7 17205.6 23126.3 23127.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1510 0.000128 4096 480 3160 127296 23.0432 28.3254 1941.24 838.634 2831.33 2831.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 900 6.4e-05 4096 350 1750 188928 103.891 55.595 1862.97 1674.56 3697.15 3697.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1330 0.000256 2048 310 2380 65856 5.83174 7.03072 359.088 209.633 581.662 581.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 840 0.000128 1024 290 1130 96768 15.5173 6.84282 150.743 208.513 381.778 381.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1190 0.000128 4096 290 3650 127872 36.7112 28.3284 2336.54 840.639 3242.32 3242.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 980 0.000256 4096 330 1680 53800 11.5881 13.9981 421.003 419.087 865.762 865.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 460 3.2e-05 4096 100 2980 364800 494.537 161.276 6490.71 4738.39 11885.3 11885.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1550 0.000128 4096 340 1980 136600 23.2433 28.4108 1214.55 837.354 2103.64 2103.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1970 0.000256 2048 350 1380 71900 7.06285 207.141 209.378 423.631 423.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 350 3.2e-05 4096 97 1960 195200 1861.57 582.05 3463.27 17152.3 23060.3 23061.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1510 0.000128 4096 480 3160 127200 23.259 28.4167 1961.35 837.345 2850.45 2850.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 900 6.4e-05 4096 350 1750 189600 104.374 55.7662 1888.65 1674.03 3722.95 3723.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1330 0.000256 2048 310 2380 66000 5.87082 7.05187 362.962 209.579 585.536 585.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 840 0.000128 1024 290 1130 97600 15.5019 6.86819 153.686 208.403 384.616 384.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1190 0.000128 4096 290 3650 128000 37.0478 28.4402 2362.92 837.358 3265.87 3265.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 980 0.000256 4096 330 1680 53760 11.5012 13.9593 432.267 419.25 877.057 877.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 460 3.2e-05 4096 100 2980 365568 491.425 160.155 6647.13 4734.32 12033.4 12033.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1550 0.000128 4096 340 1980 136640 23.1062 28.3771 1242.19 838.868 2132.62 2132.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1970 0.000256 2048 350 1380 71904 7.0767 212.087 209.598 428.806 428.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 350 3.2e-05 4096 97 1960 193536 1860.9 582.109 2389.2 17209.5 22042.8 22043.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1510 0.000128 4096 480 3160 127232 23.0932 28.3735 2003.18 838.797 2893.52 2893.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 900 6.4e-05 4096 350 1750 189056 104.052 55.6524 1924.11 1674.53 3758.48 3758.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1330 0.000256 2048 310 2380 65856 5.82861 7.09018 371.926 209.652 594.57 594.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 840 0.000128 1024 290 1130 96768 15.63 6.83568 156.98 209.539 389.146 389.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1190 0.000128 4096 290 3650 127680 36.7501 28.3468 2405.06 837.724 3307.99 3308.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 980 0.000256 4096 330 1680 53760 11.5642 13.9878 433.3 419.586 878.521 878.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 460 3.2e-05 4096 100 2980 364800 490.81 159.852 6688.87 4722.44 12062.4 12062.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1550 0.000128 4096 340 1980 136560 23.146 28.3798 1249.34 838.247 2139.19 2139.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1970 0.000256 2048 350 1380 71880 7.05821 213.495 209.576 430.175 430.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 350 3.2e-05 4096 97 1960 193920 1863.32 582.656 2402.5 17222 22071.7 22072.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1510 0.000128 4096 480 3160 127200 23.1419 28.3794 2016.9 838.237 2906.73 2906.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 900 6.4e-05 4096 350 1750 189120 104.316 55.7138 1939.1 1675.72 3775 3775.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1330 0.000256 2048 310 2380 66000 5.86003 7.07389 375.952 209.832 598.797 598.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 840 0.000128 1024 290 1130 97920 15.4909 6.84432 158.659 209.052 390.209 390.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1190 0.000128 4096 290 3650 127680 36.8459 28.3821 2426.99 838.332 3330.66 3330.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 980 0.000256 4096 330 1680 53504 11.479 13.9527 417.858 418.289 861.661 861.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 460 3.2e-05 4096 100 2980 364544 490.824 159.572 6458.78 4743.49 11853 11853.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1550 0.000128 4096 340 1980 136448 23.0748 28.3218 1209.73 836.99 2098.19 2098.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1970 0.000256 2048 350 1380 71936 7.0504 206.456 209.547 423.093 423.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 350 3.2e-05 4096 97 1960 194560 1860.07 581.587 2334.06 17196.5 21973.3 21974.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1510 0.000128 4096 480 3160 126976 23.068 28.3238 1950.16 837.001 2838.62 2838.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 900 6.4e-05 4096 350 1750 189440 103.937 55.5868 1881.88 1675.9 3717.45 3717.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1330 0.000256 2048 310 2380 65792 5.81802 7.02038 360.64 209.178 582.729 582.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 840 0.000128 1024 290 1130 96256 15.6293 6.83213 151.302 209.077 383 383.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1190 0.000128 4096 290 3650 127488 36.6926 28.3139 2343.27 835.624 3244.01 3244.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 980 0.000256 4096 330 1680 53376 11.4693 13.934 420.381 417.327 863.192 863.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 460 3.2e-05 4096 100 2980 362496 489.911 159.86 6485.63 4717.41 11853.2 11853.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1550 0.000128 4096 340 1980 136320 23.0585 28.3238 1218.67 841.011 2111.14 2111.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1970 0.000256 2048 350 1380 71808 7.05168 207.024 209.41 423.533 423.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 350 3.2e-05 4096 97 1960 193536 1858.71 581.661 2340.04 17209.2 21990.7 21991.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1510 0.000128 4096 480 3160 127104 23.0564 28.331 1968.39 837.458 2857.31 2857.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 900 6.4e-05 4096 350 1750 188928 104.01 55.5912 1895.53 1673.76 3729.03 3729.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1330 0.000256 2048 310 2380 65280 5.81014 7.00006 360.894 208.739 582.515 582.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 840 0.000128 1024 290 1130 95232 15.4159 6.80118 151.278 206.416 380.066 380.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1190 0.000128 4096 290 3650 127488 36.7471 28.3402 2366.91 837.584 3269.68 3269.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 980 0.000256 4096 330 1680 53200 11.5011 13.9579 447.266 417.774 890.579 890.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 460 3.2e-05 4096 100 2980 358400 497.399 161.537 6810.84 4742.99 12213.2 12213.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1550 0.000128 4096 340 1980 136400 23.1465 28.3908 1294.03 838.488 2184.13 2184.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1970 0.000256 2048 350 1380 71800 7.14342 221.09 209.532 437.808 437.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 350 3.2e-05 4096 97 1960 195200 1857.93 581.655 2521.32 17167 22129 22129.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1510 0.000128 4096 480 3160 127200 23.1414 28.3873 2090.71 838.503 2980.82 2980.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 900 6.4e-05 4096 350 1750 188800 104.293 55.6965 2010.96 1675.96 3847.04 3847.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1330 0.000256 2048 310 2380 65600 5.82656 7.04877 389.176 208.92 611.048 611.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 840 0.000128 1024 290 1130 96000 15.368 6.8767 164.22 206.54 393.163 393.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1190 0.000128 4096 290 3650 128000 36.8351 28.3929 2521.62 838.632 3425.59 3425.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 980 0.000256 4096 330 1680 53248 11.4936 13.9548 527.055 419.038 971.622 971.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 460 3.2e-05 4096 100 2980 360448 496.824 161.168 8040.14 4752.5 13451 13451.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1550 0.000128 4096 340 1980 136192 23.0435 28.3361 1518.9 838.316 2408.67 2408.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1970 0.000256 2048 350 1380 71680 7.05683 259.443 209.235 475.778 475.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 350 3.2e-05 4096 97 1960 192512 1856.73 581.256 2911.24 17199.3 22549.7 22550.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1510 0.000128 4096 480 3160 126464 23.0666 28.3198 2446.7 836.414 3334.58 3334.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 900 6.4e-05 4096 350 1750 188416 103.84 55.55 2355.16 1671.39 4186.08 4186.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1330 0.000256 2048 310 2380 65536 5.8223 7.03056 453.006 209.554 675.485 675.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 840 0.000128 1024 290 1130 94208 15.808 6.83261 186.556 209.242 418.592 418.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1190 0.000128 4096 290 3650 126976 36.7623 28.3227 2927.93 836.591 3829.71 3829.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 980 0.000256 4096 330 1680 53888 11.5405 13.9729 703.312 419.212 1148.12 1148.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 460 3.2e-05 4096 100 2985 366592 491.593 160.405 5704.52 4737.65 11094.6 11094.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1550 0.000128 4096 340 1980 136704 23.1787 28.328 2016.87 838.418 2906.87 2906.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1970 0.000256 2048 350 1380 72032 7.0656 179.8 209.583 396.493 396.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 350 3.2e-05 4096 97 1965 195584 1864.43 580.783 4258.06 17173.3 23877.7 23878.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1510 0.000128 4096 480 3165 127168 23.0761 28.3423 1716.05 837.965 2605.51 2605.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 900 6.4e-05 4096 350 1755 189696 104.259 55.5827 3171.24 1675.63 5006.85 5006.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1330 0.000256 2048 310 2385 65984 5.83626 7.08845 317.211 209.638 539.846 539.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 840 0.000128 1024 290 1140 98816 15.4683 6.83469 135.568 209.63 367.661 367.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1190 0.000128 4096 290 3645 128256 36.7555 28.3315 2063.04 838.054 2966.28 2966.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 980 0.000256 4096 330 1680 53840 11.6183 13.9844 708.995 419.587 1154.27 1154.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 460 3.2e-05 4096 100 2985 366080 494.207 160.98 5734.21 4742.24 11132 11132.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1550 0.000128 4096 340 1980 136720 23.3201 28.3914 2083.47 838.69 2973.95 2974.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1970 0.000256 2048 350 1380 72040 7.09136 181.947 209.791 398.872 398.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 350 3.2e-05 4096 97 1965 195200 1870.85 582.544 4640.77 17200.4 24295.7 24296.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1510 0.000128 4096 480 3165 127200 23.2219 28.3916 1730.16 838.687 2620.54 2620.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 900 6.4e-05 4096 350 1755 189760 104.56 55.7138 3016.73 1677.02 4854.17 4854.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1330 0.000256 2048 310 2385 66000 5.85936 7.09328 321.222 209.836 544.086 544.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 840 0.000128 1024 290 1140 98560 15.5525 6.84038 137.058 209.87 369.483 369.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1190 0.000128 4096 290 3645 128160 36.9618 28.3962 2079.98 838.807 2984.25 2984.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 980 0.000256 4096 330 1680 53856 11.5587 13.9673 686.43 419.133 1131.18 1131.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 460 3.2e-05 4096 100 2985 365568 491.376 160.409 5718.1 4730.57 11100.9 11101.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1550 0.000128 4096 340 1980 136704 23.1224 28.3651 1067.48 838.24 1957.29 1957.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1970 0.000256 2048 350 1380 72000 7.07386 178.799 209.546 395.465 395.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 350 3.2e-05 4096 97 1965 195072 1864.51 581.4 3994.51 17171.1 23612.7 23613.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1510 0.000128 4096 480 3165 127200 23.1419 28.3735 1728.13 838.208 2617.94 2618.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 900 6.4e-05 4096 350 1755 189312 104.073 55.6475 1732.01 1675.02 3566.89 3567.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1330 0.000256 2048 310 2385 65952 5.83872 7.04381 318.913 209.6 541.479 541.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 840 0.000128 1024 290 1140 98304 15.5116 6.84032 136.111 209.308 367.929 368.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1190 0.000128 4096 290 3645 128064 36.8081 28.3679 2075.55 837.919 2978.75 2978.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 980 0.000256 4096 330 1680 53872 11.563 13.9863 379.341 419.199 824.173 824.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 460 3.2e-05 4096 100 2985 365568 492.827 160.321 5826.51 4731.05 11211.1 11211.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1550 0.000128 4096 340 1980 136640 23.1873 28.3817 1091.86 837.82 1981.33 1981.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1970 0.000256 2048 350 1380 72016 7.05741 184.408 209.576 401.083 401.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 15 350 3.2e-05 4096 97 1965 195328 1865.02 582.493 3938.55 17171.2 23558.5 23559.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1510 0.000128 4096 480 3165 127120 23.198 28.3887 1758.19 837.792 2647.65 2647.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 15 900 6.4e-05 4096 350 1755 189504 104.375 55.7009 1772.02 1675.19 3607.42 3607.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1330 0.000256 2048 310 2385 65968 5.87325 7.10874 327.245 209.631 549.934 550.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 840 0.000128 1024 290 1140 98560 15.5206 6.84397 139.669 209.291 371.479 371.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1190 0.000128 4096 290 3645 128128 36.9386 28.3889 2112.96 838.019 3016.41 3016.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 980 0.000256 4096 330 1680 53760 11.5057 13.9541 386.734 419.035 831.315 831.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 460 3.2e-05 4096 100 2985 366592 492.037 160.44 5971.03 4742.55 11366.5 11366.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1550 0.000128 4096 340 1980 136704 23.1012 28.3452 1117.57 838.875 2007.97 2008.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1970 0.000256 2048 350 1380 72000 7.05485 188.314 209.759 405.172 405.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 350 3.2e-05 4096 97 1965 195584 1860.74 580.981 3581.59 17190.5 23215 23216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1510 0.000128 4096 480 3165 127104 23.0938 28.3579 1794.16 838.81 2684.5 2684.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 900 6.4e-05 4096 350 1755 189440 104.07 55.5971 1738.85 1677.15 3575.81 3575.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1330 0.000256 2048 310 2385 65792 5.8352 7.06854 329.459 209.549 551.989 552.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 840 0.000128 1024 290 1140 98304 15.444 6.96304 138.991 209.165 370.722 370.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1190 0.000128 4096 290 3645 128256 36.7833 28.3484 2162.11 838.876 3066.23 3066.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 980 0.000256 4096 330 1680 53856 11.5548 13.986 436.713 419.193 881.531 881.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 460 3.2e-05 4096 100 2985 366336 492.24 160.629 6738.05 4735.8 12127.1 12127.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1550 0.000128 4096 340 1980 136656 23.1365 28.3832 1254.1 837.708 2143.41 2143.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1970 0.000256 2048 350 1380 72000 7.08675 214.315 209.577 431.027 431.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 350 3.2e-05 4096 97 1965 194688 1861.46 582.355 3793.78 17191.6 23430.4 23431.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1510 0.000128 4096 480 3165 127152 23.1259 28.3867 2027.18 837.718 2916.49 2916.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 900 6.4e-05 4096 350 1755 189504 104.225 55.7132 1957.24 1674.91 3792.23 3792.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1330 0.000256 2048 310 2385 65952 5.85782 7.07965 377.034 209.653 599.7 599.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 840 0.000128 1024 290 1140 97920 15.4978 6.8649 160.77 208.797 392.093 392.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1190 0.000128 4096 290 3645 128160 36.8502 28.3876 2437.38 837.824 3340.56 3340.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 980 0.000256 4096 330 1680 53600 11.5077 13.9594 424.108 418.552 868.213 868.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 460 3.2e-05 4096 100 2985 366080 492.738 160.794 6570.27 4738.39 11962.6 11962.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1550 0.000128 4096 340 1980 136640 23.1054 28.3771 1223.21 838.099 2112.87 2112.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1970 0.000256 2048 350 1380 72000 7.05658 209.366 209.595 426.062 426.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 350 3.2e-05 4096 97 1965 194560 1862.42 582.162 3561.15 17240.4 23247.3 23248.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1510 0.000128 4096 480 3165 127200 23.1063 28.3711 1978.29 838.094 2867.94 2868.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 900 6.4e-05 4096 350 1755 189440 104.001 55.6823 1904.09 1675.65 3739.57 3739.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1330 0.000256 2048 310 2385 65760 5.83059 7.0279 368.334 209.309 590.574 590.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 840 0.000128 1024 290 1140 98560 15.5133 6.8551 158.576 209.666 390.768 390.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1190 0.000128 4096 290 3645 128000 36.7489 28.3688 2375.91 838.222 3279.35 3279.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 980 0.000256 4096 330 1680 53760 11.4775 13.9551 454.585 419.203 899.305 899.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 460 3.2e-05 4096 100 2985 365568 490.101 160.28 6981.69 4734.57 12367.1 12367.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1550 0.000128 4096 340 1980 136512 23.0236 28.332 1301.42 838.744 2191.6 2191.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1970 0.000256 2048 350 1380 71904 7.10406 223.66 209.629 440.44 440.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 350 3.2e-05 4096 97 1965 193536 1856.29 581.622 2518.85 17213.7 22171.6 22172.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1510 0.000128 4096 480 3165 127104 23.0477 28.3339 2103.99 838.619 2994.07 2994.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 900 6.4e-05 4096 350 1755 188928 103.827 55.5927 2026.2 1674.55 3860.31 3860.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1330 0.000256 2048 310 2385 65856 5.82704 7.12502 392.9 209.629 615.555 615.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 840 0.000128 1024 290 1140 96768 15.5016 6.82931 165.824 208.511 396.837 396.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1190 0.000128 4096 290 3645 127872 36.6937 28.3588 2523.11 837.731 3426 3426.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 980 0.000256 4096 330 1680 53800 11.5781 13.994 450.106 419.488 895.247 895.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 460 3.2e-05 4096 100 2985 364800 494.176 161.27 6920.34 4742.97 12319.2 12319.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1550 0.000128 4096 340 1980 136400 23.2237 28.4142 1290.9 838.265 2180.89 2180.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1970 0.000256 2048 350 1380 71900 7.04902 221.264 209.574 437.929 437.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 350 3.2e-05 4096 97 1965 193600 2130.79 662.678 2501.15 19584.1 24881.3 24882.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1510 0.000128 4096 480 3165 127000 23.2288 28.4242 2084.23 838.153 2974.12 2974.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 900 6.4e-05 4096 350 1755 188800 104.328 55.7496 2011.58 1675.63 3847.43 3847.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1330 0.000256 2048 310 2385 65800 5.8616 7.04637 389.991 209.78 612.753 612.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 840 0.000128 1024 290 1140 97600 15.4996 6.84749 166.407 208.602 397.515 397.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1190 0.000128 4096 290 3645 128000 37.0148 28.4177 2507.06 854.004 3426.61 3426.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 980 0.000256 4096 330 1680 53760 11.5077 13.9653 453.543 418.898 897.996 898.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 460 3.2e-05 4096 100 2985 365568 491.259 160.167 6990.99 4743.15 12386 12386.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1550 0.000128 4096 340 1980 136640 23.082 28.3873 1305.05 851.871 2208.47 2208.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1970 0.000256 2048 350 1380 71904 7.05958 223.177 209.421 439.703 439.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 350 3.2e-05 4096 97 1965 193536 1860.35 582.205 2514.11 17190.2 22148 22148.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1510 0.000128 4096 480 3165 127008 23.0994 28.3856 2106.92 838.084 2996.56 2996.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 900 6.4e-05 4096 350 1755 189056 104.011 55.6524 2030.99 1673.05 3863.84 3863.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1330 0.000256 2048 310 2385 65856 5.8327 7.03776 394.067 209.469 616.479 616.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 840 0.000128 1024 290 1140 98560 15.4739 6.83382 169.16 209.362 400.982 401.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1190 0.000128 4096 290 3645 127680 36.7325 28.3526 2525.1 837.014 3427.3 3427.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 980 0.000256 4096 330 1680 53760 11.5548 13.9878 446.833 419.249 891.708 891.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 460 3.2e-05 4096 100 2985 360960 496.982 161.317 6823.39 4742.38 12224.5 12224.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1550 0.000128 4096 340 1980 136560 23.1404 28.3771 1287.75 837.699 2177.04 2177.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1970 0.000256 2048 350 1380 71880 7.07507 219.415 209.406 435.939 435.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 350 3.2e-05 4096 97 1965 193920 1862.53 582.658 2487.16 17208.2 22141.8 22142.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1510 0.000128 4096 480 3165 126960 23.1404 28.3846 2079.8 837.568 2968.97 2969.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 900 6.4e-05 4096 350 1755 189120 104.304 55.7287 2005.42 1674.37 3839.97 3840.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1330 0.000256 2048 310 2385 65760 5.8536 7.05498 386.018 209.66 608.661 608.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 840 0.000128 1024 290 1140 97920 15.5116 6.84051 165.505 208.886 396.904 397.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1190 0.000128 4096 290 3645 127680 36.8525 28.3853 2493.56 837.771 3396.67 3396.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 980 0.000256 4096 330 1680 53504 11.485 13.9387 427.135 418.288 870.928 871.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 460 3.2e-05 4096 100 2985 364544 490.745 159.594 6599.74 4744.36 11994.8 11995.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1550 0.000128 4096 340 1980 136448 23.0577 28.33 1232.99 837.043 2121.49 2121.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1970 0.000256 2048 350 1380 71936 7.04922 210.239 209.549 426.881 426.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 350 3.2e-05 4096 97 1965 194560 1859.34 581.705 2392.38 17195.9 22030.4 22031.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1510 0.000128 4096 480 3165 126720 23.067 28.3272 1988.19 836.973 2876.63 2876.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 900 6.4e-05 4096 350 1755 189440 103.87 55.593 1924.81 1675.9 3760.3 3760.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1330 0.000256 2048 310 2385 65536 5.82166 7.03382 368.557 209.179 590.663 590.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 840 0.000128 1024 290 1140 98304 15.4261 6.8264 159.156 209.038 390.604 390.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1190 0.000128 4096 290 3645 127488 36.6539 28.3177 2385.65 835.759 3286.48 3286.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 980 0.000256 4096 330 1680 53376 11.4695 13.9403 496.157 417.266 938.913 938.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 460 3.2e-05 4096 100 2985 362496 489.573 159.872 7593.51 4715.34 12958.7 12959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1550 0.000128 4096 340 1980 136320 23.0396 28.3364 1424.17 837.507 2313.13 2313.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1970 0.000256 2048 350 1380 71808 7.10042 243.544 209.383 460.072 460.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 350 3.2e-05 4096 97 1965 193536 1858.16 581.716 2770.77 17204.2 22415.9 22416.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1510 0.000128 4096 480 3165 126720 23.0302 28.324 2300.66 837.322 3189.41 3189.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 900 6.4e-05 4096 350 1755 188928 103.947 55.6052 2220.03 1673.5 4053.23 4053.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1330 0.000256 2048 310 2385 65280 5.79066 7.01066 426.499 208.664 648.037 648.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 840 0.000128 1024 290 1140 95232 15.4012 6.7985 178.907 206.382 407.643 407.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1190 0.000128 4096 290 3645 127488 36.717 28.3247 2753.42 837.507 3656.08 3656.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 980 0.000256 4096 330 1680 53200 11.4995 13.9551 496.838 417.645 940.019 940.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 460 3.2e-05 4096 100 2985 358400 497.399 161.557 7549.58 4740.3 12949.2 12949.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1550 0.000128 4096 340 1980 136400 23.1439 28.4056 1432.3 838.225 2322.15 2322.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1970 0.000256 2048 350 1380 71800 7.056 243.384 209.421 459.906 459.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 350 3.2e-05 4096 97 1965 192000 2133.41 664.128 2759.13 19588.3 25146.3 25147.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1510 0.000128 4096 480 3165 126800 23.1516 28.3914 2312.91 838.016 3202.55 3202.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 900 6.4e-05 4096 350 1755 188800 104.272 55.6999 2229.94 1674.83 4064.87 4064.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1330 0.000256 2048 310 2385 65200 5.81366 7.03283 427.695 208.805 649.421 649.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 840 0.000128 1024 290 1140 96000 15.3648 6.81811 181.153 206.426 409.923 410.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1190 0.000128 4096 290 3645 128000 36.8355 28.3916 2787.93 838.21 3691.47 3691.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 980 0.000256 4096 330 1680 53248 11.4891 13.9592 454.978 418.986 899.492 899.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 460 3.2e-05 4096 100 2985 360448 497.099 161.178 6968.17 4750.43 12377.3 12377.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1550 0.000128 4096 340 1980 136192 23.0725 28.3177 1314.12 836.361 2201.94 2202.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1970 0.000256 2048 350 1380 71680 7.05034 224.271 209.204 440.567 440.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 350 3.2e-05 4096 97 1965 192512 1856.93 581.176 2524.7 17196.5 22160.4 22161.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1510 0.000128 4096 480 3165 126464 23.0666 28.3146 2119.57 836.294 3007.32 3007.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 900 6.4e-05 4096 350 1755 188416 103.851 55.5448 2047.53 1671.1 3878.16 3878.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1330 0.000256 2048 310 2385 65536 5.83056 7.0415 392.53 209.521 614.996 615.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 840 0.000128 1024 290 1140 98304 15.4668 6.82666 170.022 209.214 401.684 401.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1190 0.000128 4096 290 3645 126976 36.7555 28.3195 2537.4 836.408 3438.99 3439.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 980 0.000256 4096 330 1680 53760 11.5581 13.9592 681.648 419.142 1126.39 1126.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 460 3.2e-05 4096 100 2980 365568 493.071 160.758 5362.44 4757 10773.7 10774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1550 0.000128 4096 340 1980 136768 23.1383 28.347 1895.24 837.831 2784.65 2784.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1970 0.000256 2048 350 1380 72032 7.05757 170.009 209.541 386.654 386.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 350 3.2e-05 4096 97 1960 195072 1865.17 581.135 4352.3 17176.6 23976.3 23977.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1510 0.000128 4096 480 3160 127360 23.0575 28.3426 1619.06 837.82 2508.35 2508.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 900 6.4e-05 4096 350 1760 188928 104.228 55.5827 3096.2 1675.36 4931.52 4931.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1330 0.000256 2048 310 2380 65984 5.83475 7.0425 300.429 209.61 522.993 523.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 840 0.000128 1024 290 1140 97280 15.602 6.83318 127.661 209.597 359.852 359.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1190 0.000128 4096 290 3660 128000 36.7173 28.337 1951.79 837.945 2854.9 2855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 980 0.000256 4096 330 1680 53760 11.5845 13.9919 729.79 419.58 1175.03 1175.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 460 3.2e-05 4096 100 2980 366080 493.94 160.964 6028.35 4742.21 11425.9 11426.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1550 0.000128 4096 340 1980 136800 23.1997 28.3865 1126.97 838.658 2017.29 2017.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1970 0.000256 2048 350 1380 72040 7.0552 190.864 209.784 407.747 407.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 350 3.2e-05 4096 97 1960 194560 1872.15 582.866 4422.35 17220.7 24099.2 24100.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1510 0.000128 4096 480 3160 127360 23.1765 28.3894 1816.12 838.659 2706.43 2706.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 900 6.4e-05 4096 350 1760 188800 104.586 55.7068 3097.85 1677 4935.27 4935.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1330 0.000256 2048 310 2380 66000 5.8697 7.07174 338.551 209.899 561.462 561.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 840 0.000128 1024 290 1140 97280 15.6801 6.84333 142.609 209.806 375.098 375.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1190 0.000128 4096 290 3660 128000 36.8891 28.3979 2194.86 838.795 3099.04 3099.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 980 0.000256 4096 330 1680 53760 11.563 13.9817 646.578 419.468 1091.68 1091.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 460 3.2e-05 4096 100 2980 364032 494.145 161.019 5576.17 4742.39 10974.1 10974.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1550 0.000128 4096 340 1980 136800 23.1317 28.3942 1043.81 838.978 1934.38 1934.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1970 0.000256 2048 350 1380 72000 7.04739 178.164 209.703 394.957 395.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 20 350 3.2e-05 4096 97 1960 194304 1868.3 582.127 3659.28 17216.5 23327.3 23328.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1510 0.000128 4096 480 3160 127392 23.1076 28.373 1688.77 838.885 2579.22 2579.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 20 900 6.4e-05 4096 350 1760 188544 104.193 55.6482 1687.63 1676.39 3523.99 3524.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1330 0.000256 2048 310 2380 65952 5.83958 7.03994 313.82 209.766 536.543 536.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 840 0.000128 1024 290 1140 96768 15.646 6.83661 133.354 209.472 365.465 365.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1190 0.000128 4096 290 3660 127872 36.7468 28.3613 2034.53 838.511 2938.25 2938.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 980 0.000256 4096 330 1680 53760 11.5635 13.9862 373.86 419.129 818.62 818.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 460 3.2e-05 4096 100 2980 363776 495.605 161.007 5663.99 4740.58 11061.6 11061.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1550 0.000128 4096 340 1980 136752 23.169 28.3837 1068.38 841.773 1961.79 1961.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1970 0.000256 2048 350 1380 72016 7.10118 180.906 209.54 397.594 397.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 350 3.2e-05 4096 97 1960 194432 1868.74 582.991 3775.46 17199 23427.3 23428.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1510 0.000128 4096 480 3160 127344 23.1689 28.3894 1713.88 837.675 2603.19 2603.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 900 6.4e-05 4096 350 1760 188608 104.492 55.6995 1669 1674.92 3504.25 3504.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1330 0.000256 2048 310 2380 65968 5.86342 7.14829 318.308 209.593 540.984 541.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 840 0.000128 1024 290 1140 96768 15.682 6.86886 135.318 209.256 367.285 367.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1190 0.000128 4096 290 3660 127904 36.9165 28.3904 2064.4 837.809 2967.62 2967.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 980 0.000256 4096 330 1680 53632 11.5035 13.9508 374.847 419.035 819.418 819.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 460 3.2e-05 4096 100 2980 364544 494.976 161.161 5749.82 4754.6 11161 11161.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1550 0.000128 4096 340 1980 136704 23.1132 28.3443 1080.65 841.234 1973.42 1973.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1970 0.000256 2048 350 1380 72000 7.0505 183.827 209.747 400.67 400.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 350 3.2e-05 4096 97 1960 194560 1862.56 581.726 3271.99 17239.2 22956.6 22957.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1510 0.000128 4096 480 3160 127360 23.0783 28.3466 1735.51 838.803 2625.81 2625.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 900 6.4e-05 4096 350 1760 188928 104.039 55.6092 1686.28 1677.14 3523.21 3523.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1330 0.000256 2048 310 2380 65792 5.83251 7.02464 316.676 209.549 539.156 539.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 840 0.000128 1024 290 1140 96256 15.6234 6.84637 133.039 209.156 364.822 364.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1190 0.000128 4096 290 3660 128000 36.7515 28.3464 2096.73 838.934 3000.87 3000.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 980 0.000256 4096 330 1680 53712 11.5548 13.9902 457.997 419.537 903.157 903.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 460 3.2e-05 4096 100 2980 364032 495.771 161.473 7007.51 4754.08 12419.2 12419.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1550 0.000128 4096 340 1980 136656 23.1158 28.3853 1311.01 838.514 2201.11 2201.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1970 0.000256 2048 350 1380 72000 7.07978 224.654 209.74 441.516 441.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 350 3.2e-05 4096 97 1960 194688 1860.41 582.4 3991.62 17208.3 23643.9 23644.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1510 0.000128 4096 480 3160 127296 23.1146 28.3753 2114.57 838.476 3004.61 3004.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 900 6.4e-05 4096 350 1760 188352 104.426 55.7244 2042.28 1676.39 3878.95 3879.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1330 0.000256 2048 310 2380 65952 5.85501 7.06995 395.475 209.8 618.275 618.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 840 0.000128 1024 290 1140 96768 15.5886 6.8607 167.868 208.964 399.439 399.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1190 0.000128 4096 290 3660 127872 36.8076 28.3832 2554.41 838.609 3458.31 3458.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 980 0.000256 4096 330 1680 53280 11.4968 13.9537 316.576 418.379 760.485 760.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 460 3.2e-05 4096 100 2980 359424 497.999 161.584 4804.4 4751.17 10215.6 10215.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1550 0.000128 4096 340 1980 136512 23.0779 28.3729 909.022 838.79 1799.34 1799.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1970 0.000256 2048 350 1380 71856 7.05126 156.301 209.555 372.95 373.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 350 3.2e-05 4096 97 1960 193536 1863.64 583.109 4031.83 17241.1 23720.8 23721.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1510 0.000128 4096 480 3160 127296 23.0748 28.3832 1471.41 838.788 2361.73 2361.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 18 20 900 6.4e-05 4096 350 1760 187776 104.182 55.6384 1500.49 1676.68 3337.12 3337.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1330 0.000256 2048 310 2380 65664 5.80835 7.02739 273.897 209.237 496.045 496.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 840 0.000128 1024 290 1140 94464 15.5824 6.88784 114.617 207.516 344.765 344.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1190 0.000128 4096 290 3660 127872 36.7285 28.3792 1770.26 838.925 2674.4 2674.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 980 0.000256 4096 330 1680 53600 11.4951 13.9656 439.219 418.946 883.711 883.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 460 3.2e-05 4096 100 2980 366080 492.649 160.848 6824.09 4751.33 12229.3 12229.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1550 0.000128 4096 340 1980 136800 23.0753 28.3724 1273.29 839.015 2163.83 2163.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1970 0.000256 2048 350 1380 72000 7.11334 217.918 209.795 434.871 434.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 350 3.2e-05 4096 97 1960 194560 1861.16 582.28 3750.22 17211.3 23406.1 23407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1510 0.000128 4096 480 3160 127360 23.099 28.3786 2057.21 838.904 2947.67 2947.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 900 6.4e-05 4096 350 1760 188800 104.104 55.6948 1982.5 1677.25 3819.68 3819.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1330 0.000256 2048 310 2380 65760 5.83882 7.04115 381.377 209.507 603.838 603.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 840 0.000128 1024 290 1140 97280 15.6205 6.8567 163.791 209.871 396.294 396.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1190 0.000128 4096 290 3660 128000 36.7084 28.3832 2483.65 839.017 3387.86 3387.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 980 0.000256 4096 330 1680 53440 11.4827 13.9392 306.731 418.47 750.7 750.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 460 3.2e-05 4096 100 2980 363520 495.105 161.686 4734.6 4758.58 10150.4 10150.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1550 0.000128 4096 340 1980 136320 23.038 28.3264 883.319 837.521 1772.28 1772.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1970 0.000256 2048 350 1380 71840 7.04758 151.9 209.578 368.569 368.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 350 3.2e-05 4096 97 1960 194560 1860.17 581.549 3781.5 17219.3 23443.6 23444.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1510 0.000128 4096 480 3160 127040 23.0526 28.3364 1429.9 837.527 2318.89 2318.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 900 6.4e-05 4096 350 1760 188160 104.028 55.5815 1374.84 1677.49 3212.07 3212.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1330 0.000256 2048 310 2380 65600 5.80202 7.05725 264.891 209.273 487.095 487.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 840 0.000128 1024 290 1140 94720 15.4427 6.80253 111.242 206.516 340.159 340.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1190 0.000128 4096 290 3660 127360 36.5783 28.3116 1718.41 835.934 2619.34 2619.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 980 0.000256 4096 330 1680 53568 11.4673 13.9515 413.461 418.808 857.768 857.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 460 3.2e-05 4096 100 2980 362496 495.439 161.25 6342.84 4766.14 11766.1 11766.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1550 0.000128 4096 340 1980 136704 23.0294 28.3389 1194.12 837.841 2083.4 2083.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1970 0.000256 2048 350 1380 71904 7.06333 203.513 209.46 420.08 420.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 350 3.2e-05 4096 97 1960 193536 1856.52 581.585 2295.07 17189.9 21924.2 21925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1510 0.000128 4096 480 3160 127296 23.034 28.3464 1921.81 837.839 2811.1 2811.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 900 6.4e-05 4096 350 1760 188160 103.901 55.5848 1854.71 1672.98 3687.31 3687.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1330 0.000256 2048 310 2380 65856 5.81632 7.07542 355.781 209.436 578.181 578.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 840 0.000128 1024 290 1140 95232 15.5949 6.82454 149.041 208.309 379.926 380.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1190 0.000128 4096 290 3660 127488 36.7004 28.3256 2315.06 836.821 3217.01 3217.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 980 0.000256 4096 330 1680 52992 11.4724 13.9315 292.321 417.616 735.421 735.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 460 3.2e-05 4096 100 2980 356352 498.154 161.5 4437.63 4751.71 9849.39 9849.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1550 0.000128 4096 340 1980 136320 23.0459 28.3346 846.626 838.021 1736.11 1736.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1970 0.000256 2048 350 1380 71808 7.05779 145.367 209.552 362.022 362.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 350 3.2e-05 4096 97 1960 193536 1860.83 581.687 3085.63 17207.8 22737.1 22738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1510 0.000128 4096 480 3160 127104 23.0489 28.3352 1368.59 838.053 2258.11 2258.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 900 6.4e-05 4096 350 1760 187392 104.209 55.6073 1314.64 1674.95 3149.54 3149.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1330 0.000256 2048 310 2380 65280 5.80198 7.12285 252.512 208.839 474.353 474.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 840 0.000128 1024 290 1140 92160 15.6459 7.128 103.738 206.552 333.224 333.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1190 0.000128 4096 290 3660 127488 36.7184 28.3268 1647.14 838.152 2550.44 2550.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 980 0.000256 4096 330 1680 53600 11.5771 13.994 431.094 419.093 875.841 875.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 460 3.2e-05 4096 100 2980 364800 494.266 161.277 6641.15 4742.04 12039.1 12039.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1550 0.000128 4096 340 1980 136600 23.2243 28.412 1240.6 837.544 2129.86 2129.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1970 0.000256 2048 350 1380 71900 7.05648 212.797 209.382 429.28 429.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 350 3.2e-05 4096 97 1960 193600 2122.81 662.629 2400.48 19566.1 24763.2 24764.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1510 0.000128 4096 480 3160 127200 23.2332 28.4167 2001.91 837.341 2890.98 2891.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 900 6.4e-05 4096 350 1760 188000 104.582 55.7507 1927.36 1674.07 3761.9 3762.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1330 0.000256 2048 310 2380 65800 5.86787 7.08813 373.533 209.576 596.138 596.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 840 0.000128 1024 290 1140 96000 15.6256 6.84237 158.05 208.405 389.083 389.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1190 0.000128 4096 290 3660 127600 37.0026 28.4092 2412.3 837.585 3315.41 3315.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 980 0.000256 4096 330 1680 53200 11.5214 13.9586 301.717 417.871 745.148 745.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 460 3.2e-05 4096 100 2980 358400 497.316 161.523 4586.64 4763.14 10009 10009.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1550 0.000128 4096 340 1980 136400 23.1449 28.3875 869.586 838.693 1759.89 1759.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1970 0.000256 2048 350 1380 71800 7.12061 149.287 209.572 366.023 366.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 350 3.2e-05 4096 97 1960 192000 2135.53 664.023 3074.79 19594.1 25469.7 25470.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1510 0.000128 4096 480 3160 127200 23.1485 28.3894 1406.99 838.686 2297.29 2297.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 900 6.4e-05 4096 350 1760 187200 104.611 55.7072 1349.17 1676.15 3185.78 3185.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1330 0.000256 2048 310 2380 65200 5.82634 7.02669 260.264 208.966 482.156 482.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 840 0.000128 1024 290 1140 92800 15.6349 6.80995 107.689 206.587 336.876 337.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1190 0.000128 4096 290 3660 127200 36.9304 28.3929 1686.43 838.694 2590.56 2590.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 980 0.000256 4096 330 1680 53536 11.5017 13.9674 549.684 419.287 994.519 994.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 460 3.2e-05 4096 100 2980 361984 496.843 161.472 8355.95 4754.91 13769.6 13769.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1550 0.000128 4096 340 1980 136640 23.0795 28.3716 1570.63 839.07 2461.23 2461.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1970 0.000256 2048 350 1380 71904 7.04768 268.48 209.616 485.187 485.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 350 3.2e-05 4096 97 1960 193536 1860.45 582.132 3049.88 17206.7 22700.3 22701.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1510 0.000128 4096 480 3160 127232 23.0769 28.373 2538.02 838.903 3428.45 3428.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 900 6.4e-05 4096 350 1760 188160 104.088 55.6484 2443.75 1674.67 4278.28 4278.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1330 0.000256 2048 310 2380 65856 5.83094 7.0657 472.163 209.676 694.808 694.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 840 0.000128 1024 290 1140 96768 15.6291 6.83584 201.187 209.561 433.366 433.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1190 0.000128 4096 290 3660 127680 36.6951 28.365 3052.11 837.863 3955.14 3955.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 980 0.000256 4096 330 1680 52864 11.4596 13.9279 354.094 417.149 796.716 796.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 460 3.2e-05 4096 100 2980 358400 498.258 162.161 5478.74 4785.28 10924.8 10925.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1550 0.000128 4096 340 1980 136192 23.0215 28.33 1036.55 837.618 1925.6 1925.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1970 0.000256 2048 350 1380 71680 7.04717 175.88 209.144 392.116 392.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 350 3.2e-05 4096 97 1960 193536 1855.93 581.552 1997.02 17197 21632.7 21633.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1510 0.000128 4096 480 3160 126784 23.0175 28.3258 1675.11 837.602 2564.13 2564.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 900 6.4e-05 4096 350 1760 188160 103.875 55.5877 1618.73 1673.92 3452.25 3452.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1330 0.000256 2048 310 2380 65408 5.78397 7.08778 308.303 208.61 529.857 529.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 840 0.000128 1024 290 1140 93184 15.613 6.81443 127.83 207.145 357.556 357.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1190 0.000128 4096 290 3660 127232 36.7132 28.32 2011.91 845.659 2922.71 2922.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 980 0.000256 4096 330 1680 53520 11.5511 14.0001 527.594 419.513 972.749 972.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 460 3.2e-05 4096 100 2980 360960 496.607 161.313 8026.46 4743.19 13428 13428.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1550 0.000128 4096 340 1980 136560 23.1235 28.3815 1515.78 851.205 2418.58 2418.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1970 0.000256 2048 350 1380 71880 7.05219 258.433 209.529 475.057 475.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 350 3.2e-05 4096 97 1960 193920 1862.23 582.686 2938.21 17205.5 22589.7 22590.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1510 0.000128 4096 480 3160 127200 23.1287 28.3914 2446.24 838.07 3335.91 3335.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 900 6.4e-05 4096 350 1760 188160 104.4 55.734 2355.82 1675.38 4191.47 4191.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1330 0.000256 2048 310 2380 65760 5.85318 7.05741 453.188 209.784 675.955 676.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 840 0.000128 1024 290 1140 96000 15.6603 6.85872 191.738 209.009 423.427 423.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1190 0.000128 4096 290 3660 127680 36.8161 28.3873 2943.52 838.185 3847.02 3847.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 980 0.000256 4096 330 1680 53280 11.5009 13.9653 356.717 418.459 800.727 800.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 460 3.2e-05 4096 100 2980 360960 494.558 161.372 5439.52 4740.02 10835.9 10836.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1550 0.000128 4096 340 1980 136320 23.0828 28.3709 1023.01 838.489 1913.03 1913.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1970 0.000256 2048 350 1380 71760 7.04998 174.729 209.326 391.149 391.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 350 3.2e-05 4096 97 1960 192000 2115.55 661.276 1969.25 19501.9 24249.2 24250.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1510 0.000128 4096 480 3160 127200 23.0859 28.3772 1654.92 837.966 2544.42 2544.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 900 6.4e-05 4096 350 1760 186240 104.17 55.5848 1577.7 1669.28 3406.88 3406.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1330 0.000256 2048 310 2380 65280 5.83834 7.09034 305.493 209.262 527.756 527.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 840 0.000128 1024 290 1140 92160 15.656 6.80605 125.316 206.401 354.336 354.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1190 0.000128 4096 290 3660 126720 36.7282 28.3546 1977.24 835.521 2877.95 2878.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 980 0.000256 4096 330 1680 53504 11.4768 13.9452 511.408 418.284 955.196 955.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 460 3.2e-05 4096 100 2980 360448 496.97 161.121 7811.17 4782.77 13252.4 13252.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1550 0.000128 4096 340 1980 136448 23.0479 28.3252 1471.03 853.861 2376.34 2376.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1970 0.000256 2048 350 1380 71936 7.07002 250.399 209.548 467.063 467.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 350 3.2e-05 4096 97 1960 194560 1868.74 581.629 2867.71 17209.1 22528.3 22529.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1510 0.000128 4096 480 3160 126976 23.0501 28.3668 2378.34 837.012 3266.85 3266.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 900 6.4e-05 4096 350 1760 188416 104.13 55.5887 2293.71 1675.97 4129.55 4129.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1330 0.000256 2048 310 2380 65536 5.81475 7.03565 438.423 209.178 660.53 660.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 840 0.000128 1024 290 1140 96256 15.6176 6.82531 186.543 209.041 418.184 418.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1190 0.000128 4096 290 3660 127488 36.6591 28.3218 2862.2 835.708 3763 3763.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 980 0.000256 4096 330 1680 53248 11.4975 13.9563 344.678 419.285 791.021 791.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 460 3.2e-05 4096 100 2980 360448 496.936 161.227 5244.72 4768.35 10671.6 10672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1550 0.000128 4096 340 1980 136192 23.0595 28.3201 988.163 837.016 1876.64 1876.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1970 0.000256 2048 350 1380 71680 7.04262 168.477 209.353 384.919 384.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 350 3.2e-05 4096 97 1960 192512 1856.32 581.214 1907.6 17212.8 21559.2 21560.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1510 0.000128 4096 480 3160 126464 23.0607 28.3243 1590.92 836.9 2479.29 2479.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 900 6.4e-05 4096 350 1760 186368 104.14 55.5436 1527.67 1672.49 3359.99 3360.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1330 0.000256 2048 310 2380 65536 5.82093 7.03283 295.124 209.671 517.723 517.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 840 0.000128 1024 290 1140 94208 15.8041 6.83043 123.291 209.361 355.448 355.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1190 0.000128 4096 290 3660 126976 36.7397 28.3225 1913.48 837.01 2815.67 2815.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 980 0.000256 4096 330 1680 52992 11.4619 13.9314 444.918 417.262 887.654 887.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 460 3.2e-05 4096 100 2980 356352 498.233 161.525 6764.39 4747.68 12172.2 12172.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1550 0.000128 4096 340 1980 136320 23.0543 28.3361 1291.62 837.323 2180.41 2180.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1970 0.000256 2048 350 1380 71808 7.0656 220.51 211.465 439.084 439.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 350 3.2e-05 4096 97 1960 193536 1858.2 581.717 2494.02 17201.7 22136.7 22137.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1510 0.000128 4096 480 3160 127104 23.0442 28.3394 2090.49 837.327 2979.28 2979.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 900 6.4e-05 4096 350 1760 187392 104.2 55.6173 2005.31 1673.57 3838.83 3838.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1330 0.000256 2048 310 2380 65280 5.80403 7.03488 382.746 208.753 604.413 604.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 840 0.000128 1024 290 1140 92160 15.6459 6.79421 156.451 206.382 385.43 385.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1190 0.000128 4096 290 3660 127488 36.7402 28.3341 2512.99 837.485 3415.67 3415.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 980 0.000256 4096 330 1680 52992 11.4868 13.9448 310.988 419.031 755.532 755.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 460 3.2e-05 4096 100 2980 344064 502.504 161.52 4548.42 4755.18 9968.02 9968.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1550 0.000128 4096 340 1980 135168 23.0409 28.3095 890.54 840.222 1782.19 1782.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1970 0.000256 2048 350 1380 71424 7.17414 153.092 209.056 369.366 369.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 350 3.2e-05 4096 97 1960 190464 2116.09 660.283 1730.19 19518.3 24026.1 24027.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1510 0.000128 4096 480 3160 125952 23.0523 28.3059 1438.79 835.02 2325.25 2325.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 900 6.4e-05 4096 350 1760 184320 104.12 55.4148 1371.39 1667.88 3198.94 3199.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1330 0.000256 2048 310 2380 65280 5.81546 7.04102 268.323 209.378 490.629 490.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 840 0.000128 1024 290 1140 92160 15.6668 6.79952 110.554 206.831 340.003 340.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1190 0.000128 4096 290 3660 125952 36.7866 28.3027 1726.53 835.037 2626.76 2626.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 980 0.000256 4096 330 1680 53200 11.5157 13.9592 460.633 417.822 904.012 904.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 460 3.2e-05 4096 100 2980 358400 497.426 161.512 6974.89 4762.62 12396.8 12397.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1550 0.000128 4096 340 1980 136400 23.1535 28.3933 1319.3 838.815 2209.74 2209.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1970 0.000256 2048 350 1380 71800 7.05811 225.701 209.551 442.353 442.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 350 3.2e-05 4096 97 1960 192000 2133.35 664.12 2553.75 19592.3 24944.8 24945.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1510 0.000128 4096 480 3160 127200 23.1448 28.3905 2133.49 838.595 3023.7 3023.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 900 6.4e-05 4096 350 1760 187200 104.586 55.6987 2047.81 1676.03 3884.25 3884.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1330 0.000256 2048 310 2380 65200 5.82682 7.02042 394.435 208.946 616.302 616.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 840 0.000128 1024 290 1140 92800 15.6359 6.86285 163.666 206.563 392.881 393.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1190 0.000128 4096 290 3660 127200 36.9467 28.3976 2558.02 838.694 3462.16 3462.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 980 0.000256 4096 330 1680 52800 11.4955 13.9687 325.374 418.597 769.518 769.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 460 3.2e-05 4096 100 2980 345600 501.208 161.614 4802.33 4761.6 10227.1 10227.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1550 0.000128 4096 340 1980 135200 23.0564 28.3513 934.789 834.763 1821.04 1821.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1970 0.000256 2048 350 1380 71600 7.12198 160.711 209.403 377.28 377.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 350 3.2e-05 4096 97 1960 185600 2668.44 826.383 1783.5 24362.8 29642.7 29644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1510 0.000128 4096 480 3160 126400 23.0614 28.346 1515.95 834.768 2402.21 2402.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 900 6.4e-05 4096 350 1760 185600 104.142 55.5012 1452.04 1667.26 3279.07 3279.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1330 0.000256 2048 310 2380 64800 5.83056 7.05126 282.065 209.333 504.351 504.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 840 0.000128 1024 290 1140 89600 15.8719 6.81574 113.64 206.682 343.162 343.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1190 0.000128 4096 290 3660 126400 36.737 28.3673 1820.64 834.774 2720.62 2720.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 980 0.000256 4096 330 1680 53888 11.5487 13.9612 660.852 419.494 1105.94 1106.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 460 3.2e-05 4096 100 2976 366592 491.321 160.443 5313.83 4738.93 10704.9 10705.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1550 0.000128 4096 340 1992 136576 23.124 28.3464 1845.12 838.549 2735.21 2735.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1970 0.000256 2048 350 1392 72000 7.05946 169.083 209.769 385.956 386.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 350 3.2e-05 4096 97 1968 194048 1869.84 582.037 4079.42 17223.7 23756.1 23757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1510 0.000128 4096 480 3168 127104 23.0646 28.3341 1603.41 838.536 2493.42 2493.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 900 6.4e-05 4096 350 1752 187904 104.547 55.5817 2974.92 1676.8 4811.98 4812.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1330 0.000256 2048 310 2400 65856 5.82925 7.04061 297.544 209.862 520.348 520.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 840 0.000128 1024 290 1128 98304 15.5143 6.83008 125.473 209.777 357.75 357.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1190 0.000128 4096 290 3648 128000 36.7039 28.3421 1927.25 838.605 2831 2831.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 980 0.000256 4096 330 1680 53920 11.5989 13.986 648.023 419.595 1093.28 1093.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 460 3.2e-05 4096 100 2976 366080 493.947 160.964 5579.25 4746.35 10980.9 10981.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1550 0.000128 4096 340 1992 136560 23.1779 28.3914 1050.92 840.612 1943.18 1943.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1970 0.000256 2048 350 1392 72000 7.09699 177.752 209.822 394.714 394.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 350 3.2e-05 4096 97 1968 193920 1875.89 583.538 3942.77 17243.8 23647.1 23648.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1510 0.000128 4096 480 3168 127120 23.1916 28.3965 1687.52 838.842 2578.03 2578.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 900 6.4e-05 4096 350 1752 187840 104.798 55.7012 2727.05 1677 4564.69 4564.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1330 0.000256 2048 310 2400 65840 5.86944 7.07174 316.033 209.829 538.874 538.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 840 0.000128 1024 290 1128 98560 15.5485 6.85824 133.37 209.806 365.737 365.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1190 0.000128 4096 290 3648 128000 36.8989 28.3954 2026.98 838.879 2931.26 2931.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 980 0.000256 4096 330 1680 53856 11.5164 13.9756 359.509 419.063 804.151 804.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 460 3.2e-05 4096 100 2976 365568 491.129 160.441 5487.08 4732.41 10872.9 10873.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1550 0.000128 4096 340 1992 136608 23.1076 28.374 1032.46 838.093 1922.1 1922.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1970 0.000256 2048 350 1392 71952 7.06896 176.279 209.517 392.91 392.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 24 350 3.2e-05 4096 97 1968 193536 1868.38 582.838 3797.58 17223 23472.9 23473.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1510 0.000128 4096 480 3168 127104 23.1158 28.3809 1660.34 838.08 2550 2550.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 24 900 6.4e-05 4096 350 1752 187776 104.324 55.6911 1651.32 1674.95 3486.42 3486.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1330 0.000256 2048 310 2400 65856 5.84128 7.03866 310.694 209.572 533.223 533.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 840 0.000128 1024 290 1128 98304 15.5081 6.83776 131.536 209.281 363.318 363.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1190 0.000128 4096 290 3648 127872 36.7642 28.3647 1991.89 837.711 2894.83 2894.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 980 0.000256 4096 330 1680 53760 11.5037 13.9492 655.678 418.796 1100.01 1100.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 460 3.2e-05 4096 100 2976 365568 490.248 160.28 3548.46 4730.13 8929.52 8929.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1550 0.000128 4096 340 1992 136512 23.038 28.3275 664.33 837.949 1553.72 1553.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1970 0.000256 2048 350 1392 71904 7.05213 112.767 209.513 329.378 329.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 350 3.2e-05 4096 97 1968 192000 2128.21 661.768 4031.85 19561.7 26384.9 26386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1510 0.000128 4096 480 3168 126912 23.0771 28.33 1071.78 837.833 1961.1 1961.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 900 6.4e-05 4096 350 1752 187392 104.291 55.5807 2647.24 1672.96 4480.21 4480.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1330 0.000256 2048 310 2400 65664 5.82042 7.03053 200.357 209.436 422.72 422.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 840 0.000128 1024 290 1128 96768 15.4893 6.82326 83.9852 208.309 314.783 314.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1190 0.000128 4096 290 3648 127488 36.6874 28.325 1287.13 837.016 2189.28 2189.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 980 0.000256 4096 330 1680 53872 11.5558 13.9899 418.136 419.539 863.301 863.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 460 3.2e-05 4096 100 2976 365568 492.124 160.314 6379.8 4734.42 11767.1 11767.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1550 0.000128 4096 340 1992 136528 23.1548 28.3846 1201.11 838.497 2091.22 2091.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1970 0.000256 2048 350 1392 71960 7.06346 203.599 209.735 420.441 420.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 350 3.2e-05 4096 97 1968 193536 1870.22 583.897 4317.58 17247.4 24020.2 24021.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1510 0.000128 4096 480 3168 127008 23.1473 28.3895 1928.17 838.503 2818.28 2818.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 900 6.4e-05 4096 350 1752 187712 104.535 55.7028 1847.82 1676.57 3684.76 3684.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1330 0.000256 2048 310 2400 65856 5.85181 7.05494 358.633 209.805 581.418 581.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 840 0.000128 1024 290 1128 97664 15.5841 6.85238 150.131 209.459 382.186 382.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1190 0.000128 4096 290 3648 127904 36.8609 28.3798 2314.31 838.724 3218.38 3218.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 980 0.000256 4096 330 1680 53760 11.5159 13.9658 781.637 418.87 1226.07 1226.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 460 3.2e-05 4096 100 2976 365568 491.134 160.195 4021.53 4730.16 9403.41 9403.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1550 0.000128 4096 340 1992 136416 23.0895 28.3849 760.2 838.056 1649.81 1649.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1970 0.000256 2048 350 1392 71904 7.05213 129.343 209.638 346.076 346.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 24 350 3.2e-05 4096 97 1968 191744 2127.67 663.285 4357.02 19565.2 26714.5 26715.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1510 0.000128 4096 480 3168 127008 23.0997 28.3812 1214.04 838.061 2103.65 2103.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 24 900 6.4e-05 4096 350 1752 187264 104.297 55.6637 1274.19 1672.98 3107.27 3107.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1330 0.000256 2048 310 2400 65632 5.82768 7.1168 226.692 209.54 449.248 449.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 840 0.000128 1024 290 1128 96768 15.6114 6.83523 94.8356 209.354 326.793 326.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1190 0.000128 4096 290 3648 127680 36.7515 28.3596 1455.55 837.016 2357.79 2357.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 980 0.000256 4096 330 1680 53760 11.4913 13.9565 402.938 419.031 847.504 847.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 460 3.2e-05 4096 100 2976 366592 491.564 160.447 6175.65 4739.79 11567.9 11568.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1550 0.000128 4096 340 1992 136576 23.0707 28.3396 1167.13 838.797 2057.42 2057.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1970 0.000256 2048 350 1392 71936 7.05126 198.966 211.813 417.875 417.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 350 3.2e-05 4096 97 1968 193536 1864.91 582.663 3675.56 17254.6 23378.8 23379.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1510 0.000128 4096 480 3168 127104 23.0715 28.3461 1862.3 838.813 2752.6 2752.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 900 6.4e-05 4096 350 1752 187904 104.238 55.6077 1792.05 1677.16 3629.19 3629.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1330 0.000256 2048 310 2400 65664 5.83683 7.04221 343.642 209.619 566.213 566.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 840 0.000128 1024 290 1128 97280 15.5273 6.85437 143.625 209.211 375.377 375.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1190 0.000128 4096 290 3648 128000 36.7131 28.3464 2235.25 838.961 3139.37 3139.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 980 0.000256 4096 330 1680 53504 11.4852 13.9469 268.453 418.638 712.608 712.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 460 3.2e-05 4096 100 2976 364544 490.671 159.594 4071.21 4729.04 9450.93 9451.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1550 0.000128 4096 340 1992 136192 23.0492 28.3292 774.817 837.688 1663.96 1664.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1970 0.000256 2048 350 1392 71808 7.05354 130.857 209.518 347.472 347.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 350 3.2e-05 4096 97 1968 192512 2129.12 662.714 3720.84 19597.4 26111.5 26112.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1510 0.000128 4096 480 3168 126720 23.0666 28.3476 1224.57 837.682 2113.74 2113.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 16 24 900 6.4e-05 4096 350 1752 187392 104.297 55.5847 1274.51 1677.29 3111.82 3111.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1330 0.000256 2048 310 2400 65536 5.81875 7.02547 224.463 209.351 446.736 446.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 840 0.000128 1024 290 1128 96256 15.6315 6.83213 93.4007 209.22 325.246 325.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1190 0.000128 4096 290 3648 127488 36.6828 28.3153 1471.15 836.441 2372.7 2372.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 980 0.000256 4096 330 1680 53856 11.5541 13.9916 438.746 419.546 883.92 883.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 460 3.2e-05 4096 100 2976 366336 492.023 160.615 6758.87 4739.99 12151.9 12152.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1550 0.000128 4096 340 1992 136512 23.1095 28.3874 1267.62 838.408 2157.6 2157.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1970 0.000256 2048 350 1392 71928 7.128 216.986 209.697 433.857 433.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 350 3.2e-05 4096 97 1968 193536 1867.57 583.486 3577.66 17242.2 23272.1 23273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1510 0.000128 4096 480 3168 127008 23.0973 28.3796 2034.86 838.412 2924.82 2924.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 900 6.4e-05 4096 350 1752 187776 104.554 55.7356 1950.18 1676.31 3786.91 3787.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1330 0.000256 2048 310 2400 65808 5.85155 7.08403 383.342 209.81 606.161 606.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 840 0.000128 1024 290 1128 97920 15.492 6.8672 161.53 208.976 393.019 393.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1190 0.000128 4096 290 3648 127872 36.8211 28.3775 2449.21 838.553 3353.06 3353.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 980 0.000256 4096 330 1680 53568 11.4988 13.962 305.701 418.045 749.287 749.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 460 3.2e-05 4096 100 2976 364032 490.499 160.255 4706.27 4722.59 10080 10080.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1550 0.000128 4096 340 1992 136512 23.0806 28.3803 888.07 838.13 1777.73 1777.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1970 0.000256 2048 350 1392 71856 7.05446 152.087 209.526 368.711 368.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 350 3.2e-05 4096 97 1968 193536 1866.76 583.221 3596.1 17221.1 23268.3 23269.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1510 0.000128 4096 480 3168 127008 23.0851 28.371 1424.59 838.126 2314.24 2314.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 900 6.4e-05 4096 350 1752 187776 104.207 55.6464 1364.9 1675.42 3200.3 3200.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1330 0.000256 2048 310 2400 65376 5.81427 7.06355 265.766 209.059 487.777 487.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 840 0.000128 1024 290 1128 96768 15.3885 6.81984 111.704 207.356 341.423 341.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1190 0.000128 4096 290 3648 127872 36.7439 28.375 1710.28 838.259 2613.76 2613.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 980 0.000256 4096 330 1680 53760 11.5039 13.9592 415.489 418.613 859.646 859.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 460 3.2e-05 4096 100 2976 366080 492.689 160.827 6431.65 4738.99 11824.6 11824.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1550 0.000128 4096 340 1992 136480 23.0915 28.366 1206.21 838.23 2095.98 2096.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1970 0.000256 2048 350 1392 71920 7.05184 206.406 209.548 423.049 423.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 350 3.2e-05 4096 97 1968 193280 2125.94 662.444 3315.61 19553 25658.3 25659.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1510 0.000128 4096 480 3168 127040 23.083 28.3771 1940.91 838.215 2830.66 2830.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 900 6.4e-05 4096 350 1752 187520 104.299 55.6664 1849.16 1675.89 3685.16 3685.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1330 0.000256 2048 310 2400 65600 5.82813 7.03101 360.264 209.335 582.532 582.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 840 0.000128 1024 290 1128 98560 15.4964 6.84442 153.554 209.766 385.818 385.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1190 0.000128 4096 290 3648 128000 36.7338 28.3865 2333.66 838.24 3237.12 3237.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 980 0.000256 4096 330 1680 53440 11.4609 13.9486 295.91 418.509 739.906 739.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 460 3.2e-05 4096 100 2976 363520 494.896 161.634 4558.72 4757.3 9972.96 9973.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1550 0.000128 4096 340 1992 136000 23.0298 28.3219 856.914 837.716 1746.06 1746.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1970 0.000256 2048 350 1392 71840 7.05126 147.415 209.713 364.221 364.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 350 3.2e-05 4096 97 1968 192000 2132.45 663.241 3089.63 19619.8 25506.4 25507.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1510 0.000128 4096 480 3168 126720 23.0339 28.3299 1382.02 837.648 2271.11 2271.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 900 6.4e-05 4096 350 1752 186880 104.151 55.6036 1312.5 1677.65 3150.04 3150.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1330 0.000256 2048 310 2400 65280 5.79174 7.02285 258.145 209.318 480.35 480.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 840 0.000128 1024 290 1128 94720 15.4507 6.85667 106.314 206.532 335.301 335.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1190 0.000128 4096 290 3648 127360 36.5792 28.3134 1652.2 835.981 2553.18 2553.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 980 0.000256 4096 330 1680 53760 11.4751 13.953 533.773 419.152 978.435 978.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 460 3.2e-05 4096 100 2976 365568 489.891 160.271 8160.21 4751.44 13562.2 13562.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1550 0.000128 4096 340 1992 136512 23.0175 28.3238 1531.61 838.623 2421.65 2421.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1970 0.000256 2048 350 1392 71904 7.07434 263.022 209.691 479.831 479.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 350 3.2e-05 4096 97 1968 192000 2120.48 661.857 2953.02 19570.9 25307.6 25308.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1510 0.000128 4096 480 3168 126912 23.0257 28.3327 2462.98 838.541 3352.96 3353.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 900 6.4e-05 4096 350 1752 187392 104.102 55.5894 2349.71 1674.37 4183.91 4184.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1330 0.000256 2048 310 2400 65664 5.81677 7.03078 461.124 209.61 683.655 683.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 840 0.000128 1024 290 1128 96768 15.4875 6.82598 192.691 208.491 423.65 423.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1190 0.000128 4096 290 3648 127488 36.6585 28.3278 2947.64 837.567 3850.29 3850.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 980 0.000256 4096 330 1680 53376 11.4741 13.9284 338.629 417.603 781.716 781.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 460 3.2e-05 4096 100 2976 362496 489.545 159.876 5243.51 4718.58 10611.9 10612.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1550 0.000128 4096 340 1992 136320 23.0449 28.3259 992.398 838.226 1882.07 1882.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1970 0.000256 2048 350 1392 71808 7.05126 169.365 209.693 386.152 386.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 350 3.2e-05 4096 97 1968 190464 2132.93 663.708 4327.94 19633.5 26759.3 26760.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1510 0.000128 4096 480 3168 126720 23.0441 28.3228 1597.95 838.019 2487.41 2487.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 900 6.4e-05 4096 350 1752 187392 104.215 55.5978 1528.84 1674.9 3363.68 3363.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1330 0.000256 2048 310 2400 65280 5.79885 7.06771 295.123 208.836 516.899 516.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 840 0.000128 1024 290 1128 95232 15.407 6.79731 122.583 206.552 351.494 351.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1190 0.000128 4096 290 3648 127488 36.7349 28.3429 1914.82 838.222 2818.22 2818.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 980 0.000256 4096 330 1680 53800 11.5701 13.994 527.322 419.436 972.405 972.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 460 3.2e-05 4096 100 2976 364800 494.014 161.268 8046.22 4742.37 13444.3 13444.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1550 0.000128 4096 340 1992 136400 23.2178 28.399 1512.03 838.994 2402.71 2402.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1970 0.000256 2048 350 1392 71900 7.05536 259.344 209.695 476.137 476.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 350 3.2e-05 4096 97 1968 192000 2130.82 664.385 2909.88 19587.5 25293.9 25295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1510 0.000128 4096 480 3168 126800 23.2248 28.4164 2430.66 838.049 3320.43 3320.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 900 6.4e-05 4096 350 1752 187200 104.642 55.7466 2318.43 1675.43 4154.38 4154.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1330 0.000256 2048 310 2400 65800 5.85482 7.07021 454.913 209.752 677.663 677.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 840 0.000128 1024 290 1128 97600 15.4847 6.84851 191.277 208.573 422.341 422.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1190 0.000128 4096 290 3648 127600 36.9381 28.3992 2912.64 838.215 3816.29 3816.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 980 0.000256 4096 330 1680 53200 11.5108 13.9592 353.466 417.397 796.413 796.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 460 3.2e-05 4096 100 2976 358400 497.351 161.513 5356.66 4738.59 10754.5 10754.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1550 0.000128 4096 340 1992 136400 23.1301 28.428 1026.61 837.854 1916.1 1916.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1970 0.000256 2048 350 1392 71800 7.05501 175.671 209.476 392.247 392.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 350 3.2e-05 4096 97 1968 192000 2132.99 664.15 4268.17 19572.4 26639 26640
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1510 0.000128 4096 480 3168 126800 23.1547 28.3974 1649.15 837.954 2538.73 2538.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 900 6.4e-05 4096 350 1752 187200 104.591 55.7194 1575.66 1674.24 3410.34 3410.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1330 0.000256 2048 310 2400 65200 5.81693 7.02275 306.706 208.73 528.35 528.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 840 0.000128 1024 290 1128 96000 15.3767 6.81731 128.144 206.349 356.845 356.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1190 0.000128 4096 290 3648 127200 36.9139 28.4058 1972.17 837.903 2875.49 2875.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 980 0.000256 4096 330 1680 53760 11.5036 13.9776 516.237 418.947 960.746 960.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 460 3.2e-05 4096 100 2976 365568 491.162 160.172 7922.92 4731.05 13305.7 13306.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1550 0.000128 4096 340 1992 136416 23.0758 28.3836 1486.76 838.415 2376.72 2376.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1970 0.000256 2048 350 1392 71904 7.06781 254.005 209.589 470.706 470.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 350 3.2e-05 4096 97 1968 191744 2126.18 663.201 2857.67 19578.5 25226.9 25228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1510 0.000128 4096 480 3168 127008 23.0955 28.3791 2395 838.209 3284.76 3284.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 900 6.4e-05 4096 350 1752 187264 104.271 55.6597 2281.69 1673.29 4115.05 4115.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1330 0.000256 2048 310 2400 65632 5.83066 7.05533 445.397 209.509 667.868 667.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 840 0.000128 1024 290 1128 96768 15.627 6.83562 186.392 209.394 418.41 418.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1190 0.000128 4096 290 3648 127680 36.7232 28.3588 2863.45 837.124 3765.77 3765.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 980 0.000256 4096 330 1680 53312 11.4704 13.9239 337.594 417.093 780.158 780.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 460 3.2e-05 4096 100 2976 365568 490.474 160.081 5214.44 4731.55 10596.9 10597.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1550 0.000128 4096 340 1992 136192 23.0175 28.3238 977.047 837.626 1866.09 1866.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1970 0.000256 2048 350 1392 71680 7.11354 167.651 209.254 384.063 384.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 350 3.2e-05 4096 97 1968 189952 2130.27 664.46 1873.39 19636.7 24306.1 24307.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1510 0.000128 4096 480 3168 126784 23.0208 28.325 1573.14 837.508 2462.07 2462.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 900 6.4e-05 4096 350 1752 186368 104.191 55.6051 1494.78 1673.68 3328.4 3328.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1330 0.000256 2048 310 2400 64960 5.79952 7.00467 292.715 208.579 514.169 514.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 840 0.000128 1024 290 1128 93184 15.6226 6.81302 119.104 207.111 348.81 348.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1190 0.000128 4096 290 3648 127232 36.7009 28.3364 1880.25 837.648 2783.04 2783.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 980 0.000256 4096 330 1680 53760 11.5585 13.9868 499.389 419.256 944.27 944.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 460 3.2e-05 4096 100 2976 360960 496.712 161.322 7536.88 4756.64 12952 12952.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1550 0.000128 4096 340 1992 136320 23.1297 28.3846 1432.55 837.696 2321.83 2321.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1970 0.000256 2048 350 1392 71880 7.05741 245.698 209.56 462.355 462.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 350 3.2e-05 4096 97 1968 192000 2137.28 663.931 2764.93 19600.3 25167.7 25168.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1510 0.000128 4096 480 3168 126960 23.1076 28.3812 2304.3 837.584 3193.45 3193.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 900 6.4e-05 4096 350 1752 187200 104.563 55.7141 2198.42 1674.39 4033.22 4033.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1330 0.000256 2048 310 2400 65760 5.85523 7.05331 432.289 209.663 654.931 655.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 840 0.000128 1024 290 1128 97920 15.4885 6.84237 183.1 208.89 414.478 414.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1190 0.000128 4096 290 3648 127680 36.8307 28.3837 2759.77 849.521 3674.62 3674.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 980 0.000256 4096 330 1680 53280 11.4975 13.9752 320.008 418.952 764.516 764.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 460 3.2e-05 4096 100 2976 360960 494.549 161.387 4863.06 4762.26 10281.7 10282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1550 0.000128 4096 340 1992 136320 23.081 28.4017 922.386 839.01 1812.96 1813.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1970 0.000256 2048 350 1392 71760 7.15533 158.519 209.717 375.435 375.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 350 3.2e-05 4096 97 1968 188160 2399.49 745.008 1758.97 21988.9 26893.8 26895.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1510 0.000128 4096 480 3168 126720 23.0772 28.3689 1481.53 838.897 2371.96 2372.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 900 6.4e-05 4096 350 1752 186240 104.188 55.5971 1407.89 1671.23 3239.04 3239.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1330 0.000256 2048 310 2400 65280 5.83094 7.06566 276.868 209.504 499.34 499.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 840 0.000128 1024 290 1128 96000 15.3406 6.80554 116.169 206.637 345.114 345.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1190 0.000128 4096 290 3648 126720 36.7264 28.3648 1768.82 836.404 2670.42 2670.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 980 0.000256 4096 330 1680 53504 11.4817 13.9409 474.68 418.291 918.479 918.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 460 3.2e-05 4096 100 2976 364544 490.57 159.608 7285.37 4742.39 12678.4 12678.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1550 0.000128 4096 340 1992 136192 23.0419 28.33 1368.37 837.155 2256.97 2257.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1970 0.000256 2048 350 1392 71808 7.04608 234.936 209.341 451.368 451.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 350 3.2e-05 4096 97 1968 192512 2126.68 662.759 2652.23 19580.8 25023.8 25024.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1510 0.000128 4096 480 3168 126720 23.0526 28.3262 2202.91 836.972 3091.34 3091.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 900 6.4e-05 4096 350 1752 187392 104.228 55.6108 2106.28 1675.88 3942.13 3942.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1330 0.000256 2048 310 2400 65536 5.82211 7.03085 412.041 209.179 634.148 634.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 840 0.000128 1024 290 1128 96256 15.6096 6.82598 171.932 209.042 403.57 403.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1190 0.000128 4096 290 3648 127488 36.6708 28.3245 2636.03 835.772 3536.91 3537.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 980 0.000256 4096 330 1680 53248 11.4968 13.9592 317.932 418.963 762.434 762.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 460 3.2e-05 4096 100 2976 360448 496.881 161.186 4900.02 4748.42 10306.9 10307.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1550 0.000128 4096 340 1992 135680 23.0573 28.3443 929.394 839.035 1819.91 1819.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1970 0.000256 2048 350 1392 71680 7.04976 158.859 209.345 375.3 375.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 350 3.2e-05 4096 97 1968 188416 2134.61 664.435 1764.88 19652.3 24217.5 24218.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1510 0.000128 4096 480 3168 126464 23.0523 28.318 1499.32 836.293 2387.06 2387.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 900 6.4e-05 4096 350 1752 186368 104.115 55.5336 1427.58 1671.14 3258.51 3258.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1330 0.000256 2048 310 2400 65536 5.83421 7.03254 279.167 209.519 501.627 501.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 840 0.000128 1024 290 1128 94208 15.8041 6.82803 114.056 209.214 346.059 346.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1190 0.000128 4096 290 3648 126976 36.7448 28.3156 1789.41 836.298 2690.87 2690.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 980 0.000256 4096 330 1675 54080 11.5343 13.9633 760.275 419.153 1205.01 1205.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 460 3.2e-05 4096 100 2975 366592 491.077 160.441 5985.17 4735.05 11372.1 11372.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1550 0.000128 4096 340 2000 136384 23.0846 28.3292 2136.07 837.933 3025.49 3025.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1970 0.000256 2048 350 1375 72064 7.0865 190.104 209.579 406.814 406.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 350 3.2e-05 4096 97 1975 195072 1863.26 581.094 4422.94 17176.9 24045.3 24046.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1510 0.000128 4096 480 3175 127168 23.0564 28.3341 1812.58 837.835 2701.89 2701.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 900 6.4e-05 4096 350 1750 189952 103.96 55.5968 3411.45 1675.42 5246.55 5246.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1330 0.000256 2048 310 2400 65856 5.82042 7.04106 338.206 209.613 560.752 560.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 840 0.000128 1024 290 1150 97280 15.6041 7.84317 143.81 209.605 377.018 377.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1190 0.000128 4096 290 3650 127872 36.6843 28.3363 2172.98 837.973 3076.08 3076.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 980 0.000256 4096 330 1675 54080 11.612 13.9943 619.408 419.506 1064.61 1064.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 460 3.2e-05 4096 100 2975 367360 491.813 160.477 5379.63 4752.71 10785.1 10785.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1550 0.000128 4096 340 2000 136320 23.1895 28.3796 1015.62 838.495 1905.76 1905.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1970 0.000256 2048 350 1375 72040 7.03898 170.381 209.693 387.16 387.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 350 3.2e-05 4096 97 1975 195200 1880.04 582.515 3828.85 17272.7 23569.4 23570.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1510 0.000128 4096 480 3175 127120 23.179 28.3958 1626.02 838.487 2516.16 2516.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 900 6.4e-05 4096 350 1750 190080 104.52 55.6988 2632.91 1676.65 4469.92 4470.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1330 0.000256 2048 310 2400 65840 5.86563 7.06634 304.14 209.783 526.928 526.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 840 0.000128 1024 290 1150 97280 15.6701 6.84861 129.25 209.761 361.691 361.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1190 0.000128 4096 290 3650 127840 36.9223 28.3925 1951.2 853.667 2870.29 2870.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 980 0.000256 4096 330 1675 53920 11.5387 13.9678 650.922 418.938 1095.45 1095.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 460 3.2e-05 4096 100 2975 366080 492.871 160.863 3460.2 4744.29 8858.64 8858.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1550 0.000128 4096 340 2000 136320 23.2219 28.383 1813.27 843.476 2708.43 2708.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1970 0.000256 2048 350 1375 72000 7.04877 110.124 209.729 326.948 327.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 350 3.2e-05 4096 97 1975 194560 1870.85 582.201 3798.02 17220.2 23472.5 23473.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1510 0.000128 4096 480 3175 127040 23.131 28.3709 1047.58 838.971 1938.14 1938.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 900 6.4e-05 4096 350 1750 190080 104.209 55.6742 2938.73 1677.2 4775.95 4776.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1330 0.000256 2048 310 2400 65600 5.83478 7.04307 195.408 209.506 417.869 417.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 840 0.000128 1024 290 1150 97280 15.6406 6.83994 83.4167 209.863 315.925 316.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1190 0.000128 4096 290 3650 127680 36.8106 28.3924 1257.63 838.992 2161.94 2162.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 980 0.000256 4096 330 1675 54048 11.5305 13.9751 373.395 419.133 818.118 818.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 460 3.2e-05 4096 100 2975 365568 491.271 160.423 5706.57 4749.04 11107.7 11108.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1550 0.000128 4096 340 2000 136416 23.1302 28.3789 1080.18 838.23 1970 1970.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1970 0.000256 2048 350 1375 72048 7.04982 181.328 209.615 398.038 398.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 25 350 3.2e-05 4096 97 1975 195072 1861.53 581.429 3789.06 17196.7 23441.2 23442.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1510 0.000128 4096 480 3175 127200 23.1096 28.3832 1734.56 838.331 2624.46 2624.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 25 900 6.4e-05 4096 350 1750 189696 103.946 55.6442 1729.57 1675.06 3564.35 3564.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1330 0.000256 2048 310 2400 65856 5.83245 7.10365 323.096 209.606 545.715 545.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 840 0.000128 1024 290 1150 96768 15.6316 6.83827 136.892 209.311 368.831 368.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1190 0.000128 4096 290 3650 127872 36.7326 28.3624 2081.53 837.928 2984.66 2984.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 980 0.000256 4096 330 1675 53952 11.4975 13.9498 649.161 418.802 1093.5 1093.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 460 3.2e-05 4096 100 2975 365568 490.152 160.271 3692.25 4730.27 9073.34 9073.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1550 0.000128 4096 340 2000 136320 23.0438 28.323 697.663 837.843 1586.95 1587.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1970 0.000256 2048 350 1375 72000 7.13075 117.405 209.576 334.156 334.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 350 3.2e-05 4096 97 1975 193536 1865.52 581.573 4017.05 17194.7 23660.1 23661.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1510 0.000128 4096 480 3175 127104 23.0584 28.3322 1119.42 837.942 2008.84 2008.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 900 6.4e-05 4096 350 1750 188928 104.032 55.5826 2675.71 1672.98 4508.45 4508.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1330 0.000256 2048 310 2400 65664 5.82128 7.05674 208.679 209.437 431.07 431.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 840 0.000128 1024 290 1150 95232 15.6021 6.82122 87.4038 208.312 318.304 318.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1190 0.000128 4096 290 3650 127488 36.692 28.3318 1343.96 837.04 2246.13 2246.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 980 0.000256 4096 330 1675 53984 11.5548 13.9796 401.784 419.198 846.599 846.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 460 3.2e-05 4096 100 2975 365568 492.202 160.27 6118.48 4729.67 11501 11501.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1550 0.000128 4096 340 2000 136304 23.1645 28.3844 1159.91 837.806 2049.34 2049.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1970 0.000256 2048 350 1375 72016 7.03466 194.098 209.511 410.689 410.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 350 3.2e-05 4096 97 1975 194432 1866.01 583.018 4152.25 17193.2 23795.6 23796.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1510 0.000128 4096 480 3175 127120 23.1447 28.3758 1855.2 837.794 2744.59 2744.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 900 6.4e-05 4096 350 1750 189952 104.185 55.7023 1792.49 1675.17 3627.67 3627.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1330 0.000256 2048 310 2400 65856 5.85898 7.04931 347.682 209.627 570.293 570.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 840 0.000128 1024 290 1150 96768 15.6687 6.84237 145.57 209.289 377.527 377.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1190 0.000128 4096 290 3650 127904 36.8163 28.3853 2226.31 837.989 3129.61 3129.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 980 0.000256 4096 330 1675 53760 11.5241 13.9748 750.904 419.243 1195.73 1195.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 460 3.2e-05 4096 100 2975 365568 491.189 160.189 3871.05 4752.5 9275.34 9275.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1550 0.000128 4096 340 2000 136192 23.0871 28.3724 737.287 838.867 1627.69 1627.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1970 0.000256 2048 350 1375 71904 7.13261 122.428 209.535 339.142 339.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 25 350 3.2e-05 4096 97 1975 193536 1861.99 582.189 4227.89 17204.6 23877.8 23878.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1510 0.000128 4096 480 3175 127008 23.0789 28.3739 1170.16 838.77 2060.46 2060.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 25 900 6.4e-05 4096 350 1750 189056 103.996 55.6569 1236.16 1674.44 3070.4 3070.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1330 0.000256 2048 310 2400 65632 5.82669 7.05805 217.828 209.644 440.44 440.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 840 0.000128 1024 290 1150 96768 15.6381 6.83869 93.1594 209.594 325.391 325.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1190 0.000128 4096 290 3650 127680 36.7383 28.3575 1401.28 837.582 2304.07 2304.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 980 0.000256 4096 330 1675 53888 11.4898 13.9547 413.556 419.029 858.115 858.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 460 3.2e-05 4096 100 2975 366592 491.432 160.419 6353.81 4756.95 11763 11763.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1550 0.000128 4096 340 2000 136320 23.0809 28.3453 1202.93 838.894 2093.33 2093.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1970 0.000256 2048 350 1375 72000 7.08102 201.961 209.685 418.77 418.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 350 3.2e-05 4096 97 1975 194560 1860.98 581.686 3678.32 17210.4 23332.5 23333.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1510 0.000128 4096 480 3175 127104 23.068 28.35 1919.38 838.801 2809.68 2809.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 900 6.4e-05 4096 350 1750 189952 103.845 55.6178 1852.31 1677.14 3689.05 3689.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1330 0.000256 2048 310 2400 65664 5.83498 7.04141 356.908 209.553 579.415 579.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 840 0.000128 1024 290 1150 96256 15.6077 6.84851 150.838 209.157 382.616 382.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1190 0.000128 4096 290 3650 127744 36.7594 28.3462 2299.07 838.936 3203.22 3203.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 980 0.000256 4096 330 1675 53760 11.4845 13.9694 275.846 418.297 719.674 719.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 460 3.2e-05 4096 100 2975 364544 490.637 159.586 4199.03 4743.22 9592.89 9593.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1550 0.000128 4096 340 2000 135936 23.0605 28.3326 799.454 836.991 1687.92 1688.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1970 0.000256 2048 350 1375 71936 7.04733 134.673 209.49 351.257 351.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 350 3.2e-05 4096 97 1975 194560 1864.33 581.643 3730.69 17243.1 23420.9 23421.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1510 0.000128 4096 480 3175 126720 23.0556 28.3223 1269.44 836.987 2157.89 2157.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 16 25 900 6.4e-05 4096 350 1750 189440 103.823 55.5724 1315.88 1675.87 3151.28 3151.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1330 0.000256 2048 310 2400 65536 5.82458 7.02259 233.069 209.179 455.172 455.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 840 0.000128 1024 290 1150 96256 15.612 6.82746 98.9742 213.224 334.797 334.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1190 0.000128 4096 290 3650 126976 36.6698 28.3218 1518.74 847.301 2431.15 2431.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 980 0.000256 4096 330 1675 54000 11.5524 13.994 437.941 419.589 883.159 883.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 460 3.2e-05 4096 100 2975 366336 492.115 160.654 6754.14 4768.09 12175.4 12175.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1550 0.000128 4096 340 2000 136224 23.1153 28.3834 1273.97 838.523 2164.08 2164.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1970 0.000256 2048 350 1375 72000 7.03488 215.225 209.706 432.011 432.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 350 3.2e-05 4096 97 1975 194688 1868.26 582.365 3532.69 17236.2 23220.6 23221.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1510 0.000128 4096 480 3175 127008 23.118 28.3897 2038.22 838.513 2928.32 2928.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 900 6.4e-05 4096 350 1750 189504 104.288 55.7189 1963.19 1676.51 3799.84 3799.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1330 0.000256 2048 310 2400 65808 5.85501 7.05181 382.666 209.836 605.482 605.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 840 0.000128 1024 290 1150 96768 15.5956 6.87309 161.811 208.993 393.427 393.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1190 0.000128 4096 290 3650 127872 36.8175 28.3852 2453.39 843.07 3361.78 3361.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 980 0.000256 4096 330 1675 53568 11.491 13.9572 311.95 418.449 755.927 756.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 460 3.2e-05 4096 100 2975 364032 490.52 160.224 4805.9 4726.95 10184 10184.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1550 0.000128 4096 340 2000 136224 23.083 28.3704 911.649 838.901 1802.08 1802.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1970 0.000256 2048 350 1375 71856 7.0375 153.776 209.517 370.374 370.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 350 3.2e-05 4096 97 1975 193536 1866.27 583.22 3529.93 17236.8 23217.3 23218.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1510 0.000128 4096 480 3175 127008 23.0852 28.3771 1460.15 838.9 2350.59 2350.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 900 6.4e-05 4096 350 1750 188928 103.986 55.6467 1400.27 1677.07 3237.11 3237.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1330 0.000256 2048 310 2400 65376 5.82246 7.02832 272.992 209.249 495.165 495.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 840 0.000128 1024 290 1150 94464 15.5798 6.81779 114.256 207.546 344.356 344.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1190 0.000128 4096 290 3650 127872 36.7334 28.3779 1751.49 839.011 2655.71 2655.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 980 0.000256 4096 330 1675 53920 11.5018 13.9715 425.061 418.47 869.09 869.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 460 3.2e-05 4096 100 2975 366080 492.499 160.834 6553.25 4739.39 11946.4 11946.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1550 0.000128 4096 340 2000 136320 23.0881 28.3722 1237.06 837.925 2126.53 2126.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1970 0.000256 2048 350 1375 72000 7.04086 209.287 209.494 425.866 425.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 350 3.2e-05 4096 97 1975 194560 1862.88 582.189 3330.97 17197.5 22974.6 22975.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1510 0.000128 4096 480 3175 127040 23.0867 28.3807 1986.43 837.926 2875.9 2875.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 900 6.4e-05 4096 350 1750 190080 103.86 55.691 1910.79 1675.32 3745.8 3745.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1330 0.000256 2048 310 2400 65600 5.81936 7.05792 370.96 209.266 593.175 593.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 840 0.000128 1024 290 1150 97280 15.6221 6.86038 159.135 209.626 391.4 391.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1190 0.000128 4096 290 3650 127680 36.78 28.373 2381.25 838.121 3284.63 3284.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 980 0.000256 4096 330 1675 53760 11.477 13.9535 297.683 418.116 741.314 741.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 460 3.2e-05 4096 100 2975 363520 494.874 161.649 4568.99 4767.08 9993.01 9993.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1550 0.000128 4096 340 2000 136000 23.038 28.3244 865.169 836.797 1753.41 1753.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1970 0.000256 2048 350 1375 71840 7.0408 146.328 209.311 362.727 362.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 350 3.2e-05 4096 97 1975 194560 1859.78 581.581 3104.31 17197.6 22744.4 22745.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1510 0.000128 4096 480 3175 126720 23.0155 28.3391 1388.74 836.795 2276.97 2277.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 900 6.4e-05 4096 350 1750 189440 103.711 55.5971 1333.79 1676.05 3169.28 3169.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1330 0.000256 2048 310 2400 65280 5.80096 7.02259 258.819 209.091 480.808 480.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 840 0.000128 1024 290 1150 94720 15.4348 6.81984 108.697 206.335 337.443 337.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1190 0.000128 4096 290 3650 126720 36.6363 28.3095 1653.91 835.205 2554.17 2554.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 980 0.000256 4096 330 1675 53952 11.4757 13.9556 518.782 419.158 963.453 963.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 460 3.2e-05 4096 100 2975 365568 489.804 160.28 7955.46 4736.74 13342.7 13343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1550 0.000128 4096 340 2000 136320 23.0255 28.3357 1502.5 838.739 2392.68 2392.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1970 0.000256 2048 350 1375 72000 7.06928 252.957 209.753 469.825 469.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 350 3.2e-05 4096 97 1975 193536 1856.14 581.534 2890.26 17208.9 22538.1 22539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1510 0.000128 4096 480 3175 127104 23.0231 28.3308 2408.82 838.549 3298.8 3298.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 900 6.4e-05 4096 350 1750 188928 103.788 55.5827 2305.7 1674.38 4139.59 4139.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1330 0.000256 2048 310 2400 65664 5.8241 7.03408 448.053 209.614 670.596 670.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 840 0.000128 1024 290 1150 95232 15.6022 6.82512 188.163 208.487 419.234 419.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1190 0.000128 4096 290 3650 127488 36.6539 28.331 2880.67 837.686 3783.45 3783.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 980 0.000256 4096 330 1675 53376 11.4823 13.9336 344.577 417.614 787.689 787.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 460 3.2e-05 4096 100 2975 362496 489.53 159.846 5307.09 4718.7 10675.6 10675.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1550 0.000128 4096 340 2000 135936 23.0388 28.3361 1009.01 838.219 1898.68 1898.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1970 0.000256 2048 350 1375 71808 7.04019 170.207 209.494 386.786 386.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 350 3.2e-05 4096 97 1975 193536 1858.3 581.735 4288.6 17230.8 23960.6 23961.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1510 0.000128 4096 480 3175 126720 23.0298 28.3584 1618.47 838.15 2508.09 2508.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 900 6.4e-05 4096 350 1750 188928 103.964 55.6114 1552.06 1674.91 3386.68 3386.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1330 0.000256 2048 310 2400 65280 5.79709 7.00211 300.026 208.841 521.736 521.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 840 0.000128 1024 290 1150 92160 15.658 6.81574 122.662 206.555 351.849 351.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1190 0.000128 4096 290 3650 127488 36.7266 28.3357 1942.3 838.226 2845.69 2845.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 980 0.000256 4096 330 1675 54000 11.5712 13.9975 520.927 419.482 966.06 966.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 460 3.2e-05 4096 100 2975 364800 494.014 161.254 7987.11 4761.37 13404.1 13404.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1550 0.000128 4096 340 2000 136200 23.2082 28.4124 1508.75 838.147 2398.6 2398.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1970 0.000256 2048 350 1375 72000 7.0521 253.109 209.785 469.991 470.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 350 3.2e-05 4096 97 1975 193600 2122.27 662.612 2907.44 19571.3 25264.9 25265.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1510 0.000128 4096 480 3175 127000 23.2143 28.4078 2423.07 838.339 3313.11 3313.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 900 6.4e-05 4096 350 1750 189600 104.279 55.7487 2329.51 1675.61 4165.27 4165.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1330 0.000256 2048 310 2400 65800 5.86323 7.07459 450.372 209.773 673.159 673.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 840 0.000128 1024 290 1150 96000 15.6182 6.84755 189.555 208.599 420.776 420.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1190 0.000128 4096 290 3650 127600 36.9484 28.4116 2899.2 838.296 3802.96 3803.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 980 0.000256 4096 330 1675 53600 11.5113 13.9597 349.254 417.822 792.631 792.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 460 3.2e-05 4096 100 2975 358400 497.275 161.537 5254.75 4761.82 10675.8 10676.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1550 0.000128 4096 340 2000 136000 23.1536 28.3949 1010.17 838.762 1900.56 1900.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1970 0.000256 2048 350 1375 71800 7.06355 169.024 209.492 385.622 385.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 350 3.2e-05 4096 97 1975 192000 2132.06 664.058 1938.75 19592 24328.2 24329.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1510 0.000128 4096 480 3175 126800 23.1429 28.3873 1623.07 838.581 2513.26 2513.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 900 6.4e-05 4096 350 1750 188800 104.248 55.6961 1554.31 1676.15 3390.54 3390.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1330 0.000256 2048 310 2400 65200 5.81645 7.02259 299.025 208.941 520.881 520.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 840 0.000128 1024 290 1150 92800 15.6491 6.81587 123.188 206.569 352.381 352.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1190 0.000128 4096 290 3650 127200 36.9061 28.3928 1938.27 838.709 2842.38 2842.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 980 0.000256 4096 330 1675 53760 11.5055 13.9789 501.924 418.888 946.38 946.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 460 3.2e-05 4096 100 2975 365568 491.145 160.169 7715.74 4732.29 13099.7 13100.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1550 0.000128 4096 340 2000 136192 23.0816 28.3813 1456 838.265 2345.81 2345.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1970 0.000256 2048 350 1375 71904 7.0623 245.58 209.356 462.044 462.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 350 3.2e-05 4096 97 1975 193536 1860.32 582.198 2805.83 17196.4 22445.9 22446.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1510 0.000128 4096 480 3175 127008 23.0769 28.3764 2336.72 838.078 3226.33 3226.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 900 6.4e-05 4096 350 1750 189056 103.916 55.6667 2236.87 1673.06 4069.66 4069.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1330 0.000256 2048 310 2400 65632 5.83229 7.07379 435.108 209.626 657.715 657.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 840 0.000128 1024 290 1150 96768 15.6191 6.83914 186.198 209.357 418.175 418.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1190 0.000128 4096 290 3650 127680 36.7236 28.3587 2794.43 837.078 3696.7 3696.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 980 0.000256 4096 330 1675 53312 11.4661 13.9244 326.712 417.501 769.68 769.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 460 3.2e-05 4096 100 2975 365568 490.45 160.093 5044.67 4736.21 10431.8 10432.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1550 0.000128 4096 340 2000 135744 23.0236 28.3272 948.806 838.406 1838.64 1838.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1970 0.000256 2048 350 1375 71680 7.07789 160.266 209.262 376.649 376.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 350 3.2e-05 4096 97 1975 193536 1855.93 581.591 1848.85 17220.2 21507.7 21508.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1510 0.000128 4096 480 3175 126784 23.0216 28.3259 1523.54 838.314 2413.28 2413.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 900 6.4e-05 4096 350 1750 188160 103.891 55.5848 1456.05 1675.29 3290.95 3291.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1330 0.000256 2048 310 2400 64960 5.79379 7.04678 282.482 208.784 504.179 504.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 840 0.000128 1024 290 1150 93184 15.6218 6.81194 117.514 207.313 347.421 347.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1190 0.000128 4096 290 3650 127232 36.7053 28.322 1821.95 838.481 2725.56 2725.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 980 0.000256 4096 330 1675 54000 11.5531 13.9841 487.546 419.188 932.354 932.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 460 3.2e-05 4096 100 2975 364800 490.315 159.83 7441.53 4718.03 12810.1 12810.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1550 0.000128 4096 340 2000 136080 23.1169 28.3772 1405.83 837.638 2295.04 2295.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1970 0.000256 2048 350 1375 71880 7.0367 237.394 209.319 453.798 453.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 350 3.2e-05 4096 97 1975 193920 1862.24 582.628 2715.98 17203.6 22365.6 22366.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1510 0.000128 4096 480 3175 126960 23.1342 28.3856 2258.93 837.469 3148 3148.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 900 6.4e-05 4096 350 1750 189120 104.233 55.6995 2163.96 1674.12 3998.14 3998.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1330 0.000256 2048 310 2400 65760 5.84694 7.06355 422.454 209.629 645.067 645.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 840 0.000128 1024 290 1150 96000 15.6708 6.84432 178.722 208.859 410.254 410.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1190 0.000128 4096 290 3650 127680 36.8161 28.3791 2703.39 837.632 3606.33 3606.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 980 0.000256 4096 330 1675 53760 11.5042 13.9694 320.015 418.492 764.061 764.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 460 3.2e-05 4096 100 2975 360960 494.62 161.386 4918.11 4739.35 10313.9 10314.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1550 0.000128 4096 340 2000 135840 23.0911 28.3763 939.737 838.096 1829.37 1829.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1970 0.000256 2048 350 1375 71760 7.14678 158.218 209.287 374.697 374.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 350 3.2e-05 4096 97 1975 192000 2116.69 661.37 1799.69 19492.4 24071.4 24072.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1510 0.000128 4096 480 3175 126720 23.0707 28.3828 1505.3 837.991 2394.82 2394.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 900 6.4e-05 4096 350 1750 188160 103.92 55.5967 1440.67 1669.45 3269.76 3269.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1330 0.000256 2048 310 2400 65280 5.82246 7.03296 279.762 209.281 501.972 502.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 840 0.000128 1024 290 1150 92160 15.6678 6.80112 114.45 206.422 343.497 343.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1190 0.000128 4096 290 3650 126720 36.7317 28.3724 1795.32 835.488 2696.02 2696.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 980 0.000256 4096 330 1675 53760 11.4743 13.9468 465.025 422.306 912.832 912.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 460 3.2e-05 4096 100 2975 364544 490.46 159.609 7136.74 4787.76 12575 12575.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1550 0.000128 4096 340 2000 135936 23.0528 28.3393 1347.09 845.15 2243.71 2243.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1970 0.000256 2048 350 1375 71936 7.12486 226.882 211.537 445.59 445.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 350 3.2e-05 4096 97 1975 194560 1859.37 581.711 2609.81 17361.1 22413.1 22414.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1510 0.000128 4096 480 3175 126720 23.0524 28.3266 2161.74 845.011 3058.21 3058.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 900 6.4e-05 4096 350 1750 189440 103.815 55.5813 2075.59 1692 3927.13 3927.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1330 0.000256 2048 310 2400 65536 5.82608 7.02054 401.568 211.183 625.672 625.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 840 0.000128 1024 290 1150 96256 15.5973 6.82618 170.908 211.05 404.539 404.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1190 0.000128 4096 290 3650 126976 36.6979 28.315 2575.53 843.722 3484.38 3484.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 980 0.000256 4096 330 1675 53760 11.5054 13.9623 328.972 419.278 773.798 773.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 460 3.2e-05 4096 100 2975 360448 496.799 161.195 5043.37 4751.69 10453.4 10453.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1550 0.000128 4096 340 2000 135680 23.0707 28.3218 962.852 836.987 1851.31 1851.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1970 0.000256 2048 350 1375 71680 7.03907 160.721 209.295 377.097 377.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 350 3.2e-05 4096 97 1975 192512 1857.18 581.215 1837.81 17206.7 21484 21485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1510 0.000128 4096 480 3175 126464 23.059 28.3136 1543.65 836.941 2432.04 2432.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 900 6.4e-05 4096 350 1750 188416 103.86 55.556 1477.36 1672.28 3309.2 3309.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1330 0.000256 2048 310 2400 65536 5.8368 7.09427 285.784 209.67 508.456 508.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 840 0.000128 1024 290 1150 94208 15.8161 6.83008 118.777 209.366 350.944 351.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1190 0.000128 4096 290 3650 126976 36.7465 28.319 1843.29 837.008 2745.47 2745.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 980 0.000256 4096 330 1696 53504 11.5381 13.9641 641.916 419.212 1086.71 1086.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 460 3.2e-05 4096 100 2976 365568 492.767 160.801 5226.1 4742.25 10622.3 10622.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1550 0.000128 4096 340 1984 136640 23.1035 28.3295 1770.48 837.961 2659.95 2660.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1970 0.000256 2048 350 1376 72064 7.04835 166.11 209.611 382.812 382.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 350 3.2e-05 4096 97 1952 190976 2146.95 664.171 3641.46 19648.4 26102.3 26103.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1510 0.000128 4096 480 3168 127104 23.0518 28.336 1582.08 837.957 2471.5 2471.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 900 6.4e-05 4096 350 1760 188160 104.434 55.5807 2831.44 1675.63 4667.23 4667.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1330 0.000256 2048 310 2400 65920 5.83142 7.04464 294.966 209.634 517.551 517.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 840 0.000128 1024 290 1152 97280 15.5839 6.86362 125.575 209.626 357.803 357.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1190 0.000128 4096 290 3648 127872 36.6916 28.3285 1896.2 838.046 2799.37 2799.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 980 0.000256 4096 330 1696 53376 11.5358 13.9478 639.283 418.691 1083.54 1083.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 460 3.2e-05 4096 100 2976 364544 494.82 161.15 3358.44 4764.26 8779.06 8779.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1550 0.000128 4096 340 1984 136576 23.1658 28.3382 1825.67 838.229 2715.47 2715.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1970 0.000256 2048 350 1376 72000 7.06042 106.613 209.528 323.246 323.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 350 3.2e-05 4096 97 1952 190464 2151.74 664.9 3664.28 19657.8 26140 26141.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1510 0.000128 4096 480 3168 127104 23.0625 28.3433 1017.78 838.134 1907.4 1907.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 900 6.4e-05 4096 350 1760 187904 104.703 55.5933 2834.51 1675.78 4670.75 4670.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1330 0.000256 2048 310 2400 65792 5.82902 7.02746 190.878 209.38 413.189 413.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 840 0.000128 1024 290 1152 96256 15.6079 6.82672 80.1072 208.987 311.689 311.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1190 0.000128 4096 290 3648 127744 36.7855 28.3444 1219.81 838.148 2123.19 2123.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 980 0.000256 4096 330 1696 53520 11.5961 13.9902 628.217 419.192 1073.08 1073.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 460 3.2e-05 4096 100 2976 364800 495.034 161.418 5325.15 4763.1 10745.1 10745.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1550 0.000128 4096 340 1984 136640 23.1977 28.3852 1004.17 837.888 1893.72 1893.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1970 0.000256 2048 350 1376 72040 7.04515 169.257 209.549 385.898 385.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 350 3.2e-05 4096 97 1952 190720 2148.48 666.094 3633.38 19645.1 26094.4 26095.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1510 0.000128 4096 480 3168 127120 23.1892 28.3887 1619.72 837.997 2509.38 2509.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 900 6.4e-05 4096 350 1760 188160 104.76 55.6978 2639.94 1675.44 4475.98 4476.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1330 0.000256 2048 310 2400 65920 5.86138 7.07696 303.241 209.71 525.961 526.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 840 0.000128 1024 290 1152 97280 15.6563 6.84144 129.145 209.676 361.472 361.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1190 0.000128 4096 290 3648 127840 36.9049 28.4023 1942.58 838.014 2846.01 2846.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 980 0.000256 4096 330 1696 53280 11.5466 13.977 657.794 418.577 1101.98 1102.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 460 3.2e-05 4096 100 2976 363520 496.203 161.605 3417.96 4752.33 8828.48 8828.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1550 0.000128 4096 340 1984 136640 23.16 28.3625 1810.67 838.259 2700.53 2700.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1970 0.000256 2048 350 1376 72000 7.16643 109.427 209.555 326.19 326.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 350 3.2e-05 4096 97 1952 190720 2148.93 665.187 3827.79 19661 26304.2 26305.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1510 0.000128 4096 480 3168 127040 23.0994 28.3686 1040.1 838.167 1929.8 1929.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 900 6.4e-05 4096 350 1760 188160 104.394 55.6665 2509.02 1675.79 4345.01 4345.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1330 0.000256 2048 310 2400 65760 5.82451 7.20893 194.082 209.322 416.508 416.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 840 0.000128 1024 290 1152 97280 15.6188 6.85699 83.5605 209.684 315.882 315.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1190 0.000128 4096 290 3648 127680 36.7909 28.3745 1248.29 838.254 2151.81 2151.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 980 0.000256 4096 330 1696 53472 11.5185 13.9688 380.513 419.364 825.444 825.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 460 3.2e-05 4096 100 2976 364032 493.531 161.033 5753.31 4743.13 11151.4 11151.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1550 0.000128 4096 340 1984 136704 23.11 28.3716 1084.99 838.701 1975.25 1975.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1970 0.000256 2048 350 1376 72048 7.07174 184.92 209.735 401.77 401.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 32 350 3.2e-05 4096 97 1952 190464 2139.08 665.183 3891.57 19663.5 26360.7 26361.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1510 0.000128 4096 480 3168 127104 23.097 28.3692 1748.79 838.682 2639.02 2639.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 32 900 6.4e-05 4096 350 1760 188160 104.165 55.67 1749.35 1675.96 3585.28 3585.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1330 0.000256 2048 310 2400 65856 5.83302 7.04186 327.479 209.715 550.143 550.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 840 0.000128 1024 290 1152 96768 15.6239 6.8416 138.753 209.427 370.798 370.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1190 0.000128 4096 290 3648 127872 36.7338 28.3627 2100.97 838.318 3004.49 3004.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 980 0.000256 4096 330 1696 53376 11.4961 13.961 702.58 419.414 1147.53 1147.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 460 3.2e-05 4096 100 2976 362496 495.382 161.271 3654.28 4751.16 9062.47 9062.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1550 0.000128 4096 340 1984 136512 23.0314 28.3515 689.008 838.726 1579.19 1579.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1970 0.000256 2048 350 1376 72000 7.06134 118.194 209.782 335.081 335.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 350 3.2e-05 4096 97 1952 188928 2401.68 744.716 3859.23 22036.1 29043.2 29044.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1510 0.000128 4096 480 3168 126912 23.0309 28.3372 1112.8 838.637 2002.88 2002.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 900 6.4e-05 4096 350 1760 187392 104.213 55.603 2852.99 1674.57 4687.51 4687.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1330 0.000256 2048 310 2400 65664 5.81632 7.05142 209.515 209.637 432.09 432.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 840 0.000128 1024 290 1152 95232 15.6124 6.82048 88.6347 208.515 319.736 319.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1190 0.000128 4096 290 3648 127488 36.6727 28.3279 1335.3 837.616 2238.02 2238.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 980 0.000256 4096 330 1696 53424 11.5519 14.0186 374.378 419.256 819.286 819.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 460 3.2e-05 4096 100 2976 363776 495.347 161.016 5642.62 4740.03 11039.4 11039.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1550 0.000128 4096 340 1984 136640 23.1782 28.4058 1065.58 838 1955.24 1955.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1970 0.000256 2048 350 1376 72016 7.06506 180.627 209.548 397.283 397.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 350 3.2e-05 4096 97 1952 190848 2145.92 665.975 3498.93 19648 25960.1 25961.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1510 0.000128 4096 480 3168 127008 23.1702 28.383 1712.13 837.926 2601.68 2601.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 900 6.4e-05 4096 350 1760 188160 104.584 55.7011 1651.04 1675.4 3486.86 3486.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1330 0.000256 2048 310 2400 65856 5.86349 7.05536 321.378 209.662 544.033 544.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 840 0.000128 1024 290 1152 96768 15.6697 6.84394 136.962 209.321 368.951 369.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1190 0.000128 4096 290 3648 127904 36.8888 28.3832 2055.87 838.219 2959.46 2959.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 980 0.000256 4096 330 1696 53312 11.5016 13.9695 242.263 419.196 687.014 687.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 460 3.2e-05 4096 100 2976 361984 496.866 161.492 3612.35 4753.1 9024.2 9024.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1550 0.000128 4096 340 1984 136640 23.0952 28.3796 689.843 838.703 1580.1 1580.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1970 0.000256 2048 350 1376 71904 7.0816 115.45 209.522 332.1 332.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 32 350 3.2e-05 4096 97 1952 189952 2142.05 665.271 3393.08 19662 25863.7 25864.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1510 0.000128 4096 480 3168 127008 23.0912 28.3771 1101.13 838.689 1991.36 1991.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 32 900 6.4e-05 4096 350 1760 187264 104.315 55.6497 1140.56 1674.26 2974.92 2975.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1330 0.000256 2048 310 2400 65632 5.8368 7.03971 205.755 209.707 428.411 428.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 840 0.000128 1024 290 1152 96768 15.6255 6.83878 87.8845 209.513 320.02 320.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1190 0.000128 4096 290 3648 127680 36.7428 28.3734 1320.02 837.622 2222.87 2222.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 980 0.000256 4096 330 1696 53088 11.5917 13.9943 619.794 419.541 1065 1065.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 460 3.2e-05 4096 100 2976 360192 499.743 162.159 2960.76 4763.75 8386.8 8387.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1550 0.000128 4096 340 1984 136416 23.1345 28.3916 571.877 837.961 1461.44 1461.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1970 0.000256 2048 350 1376 71904 7.05344 95.0538 209.693 311.844 311.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 350 3.2e-05 4096 97 1952 188160 2418.68 747.778 3437.01 22069 28673.9 28675.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1510 0.000128 4096 480 3168 126672 23.1506 28.3845 904.877 837.884 1794.37 1794.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 900 6.4e-05 4096 350 1760 186816 104.897 55.7368 2536.21 1674.76 4371.74 4371.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1330 0.000256 2048 310 2400 65520 5.84909 7.12064 168.877 209.801 391.722 391.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 840 0.000128 1024 290 1152 96768 15.6632 6.84397 72.5325 209.609 304.802 304.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1190 0.000128 4096 290 3648 127680 36.8457 28.3836 1087.93 838.099 1991.36 1991.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 980 0.000256 4096 330 1696 53376 11.4964 13.9443 379.74 418.63 823.893 823.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 460 3.2e-05 4096 100 2976 364544 494.869 161.185 5753.64 4746.08 11156.2 11156.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1550 0.000128 4096 340 1984 136576 23.1013 28.3464 1089.66 837.989 1979.17 1979.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1970 0.000256 2048 350 1376 72000 7.04717 184.402 209.491 400.984 401.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 350 3.2e-05 4096 97 1952 190464 2141.33 664.995 3111.79 19661.4 25580.9 25582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1510 0.000128 4096 480 3168 127104 23.0646 28.3486 1740.93 837.977 2630.4 2630.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 900 6.4e-05 4096 350 1760 187904 104.232 55.6012 1685.09 1675.49 3520.55 3520.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1330 0.000256 2048 310 2400 65792 5.83373 7.03136 322.169 209.345 544.454 544.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 840 0.000128 1024 290 1152 96256 15.6187 6.83008 136.437 208.941 367.991 368.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1190 0.000128 4096 290 3648 127744 36.7551 28.3459 2090.62 838.099 2993.93 2994.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 980 0.000256 4096 330 1696 53248 11.4852 13.9486 258.014 418.348 701.878 701.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 460 3.2e-05 4096 100 2976 360448 497.089 161.14 3847.31 4747.68 9253.62 9253.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1550 0.000128 4096 340 1984 136192 23.0819 28.3383 739.072 837.127 1627.7 1627.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1970 0.000256 2048 350 1376 71936 7.08221 124.492 209.53 341.149 341.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 350 3.2e-05 4096 97 1952 190464 2144.25 664.915 3141.21 19667.2 25618.9 25620.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1510 0.000128 4096 480 3168 126720 23.0661 28.3272 1175.8 837.177 2064.45 2064.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 900 6.4e-05 4096 350 1760 187392 104.282 55.5827 1139.12 1676.16 2975.28 2975.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1330 0.000256 2048 310 2400 65536 5.81837 7.04771 213.692 209.336 435.969 436.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 840 0.000128 1024 290 1152 96256 15.6235 6.82979 90.7424 209.072 322.43 322.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1190 0.000128 4096 290 3648 126976 36.7082 28.3218 1407.54 835.762 2308.44 2308.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 980 0.000256 4096 330 1696 52992 11.5102 13.9309 578.619 417.258 1021.4 1021.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 460 3.2e-05 4096 100 2976 356352 498.187 161.573 3136.39 4748.47 8545 8545.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1550 0.000128 4096 340 1984 136320 23.0429 28.3368 611.422 840.686 1503.56 1503.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1970 0.000256 2048 350 1376 71808 7.12797 102.747 209.328 319.246 319.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 32 350 3.2e-05 4096 97 1952 187392 2416.82 746.907 3192.46 22081.7 28439.3 28440.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1510 0.000128 4096 480 3168 126720 23.0393 28.3238 967.105 837.317 1855.86 1855.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 32 900 6.4e-05 4096 350 1760 187392 104.236 55.6028 1013.84 1673.47 2847.29 2847.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1330 0.000256 2048 310 2400 65280 5.79891 7.00621 177.675 208.745 399.301 399.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 840 0.000128 1024 290 1152 92160 15.6456 6.7975 72.7037 206.379 301.686 301.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1190 0.000128 4096 290 3648 127488 36.7294 28.3384 1159.16 837.437 2061.77 2061.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 980 0.000256 4096 330 1696 53424 11.5626 13.9857 537.722 419.543 982.891 982.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 460 3.2e-05 4096 100 2976 364032 495.77 161.5 8120.76 4750.47 13528.9 13529.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1550 0.000128 4096 340 1984 136512 23.1133 28.3792 1525.47 838.478 2415.51 2415.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1970 0.000256 2048 350 1376 72000 7.1111 260.43 209.693 477.28 477.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 350 3.2e-05 4096 97 1952 190080 2142.5 666.416 4599.75 19686.6 27096.5 27097.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1510 0.000128 4096 480 3168 127008 23.1096 28.389 2465.11 838.418 3355.11 3355.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 900 6.4e-05 4096 350 1760 187776 104.505 55.7056 2360.36 1676.31 4197.02 4197.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1330 0.000256 2048 310 2400 65808 5.85558 7.05072 462.438 209.802 685.219 685.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 840 0.000128 1024 290 1152 96768 15.5892 6.84454 197.012 208.968 428.57 428.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1190 0.000128 4096 290 3648 127872 36.7807 28.3847 2955.47 838.516 3859.25 3859.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 980 0.000256 4096 330 1696 52992 11.5003 13.9571 339.617 418.028 783.183 783.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 460 3.2e-05 4096 100 2976 359424 498.064 161.594 5183.9 4747.09 10591.1 10591.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1550 0.000128 4096 340 1984 136512 23.0878 28.3793 988.338 838.219 1878.1 1878.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1970 0.000256 2048 350 1376 71856 7.10067 166.65 209.324 383.118 383.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 350 3.2e-05 4096 97 1952 188928 2403.21 746.734 4236.28 22054.9 29442.6 29443.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1510 0.000128 4096 480 3168 127008 23.0763 28.3938 1596.36 838.07 2485.98 2486.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 900 6.4e-05 4096 350 1760 187776 104.218 55.6514 1525.45 1675.26 3360.72 3360.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1330 0.000256 2048 310 2400 65376 5.81523 7.02797 292.735 209.048 514.701 514.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 840 0.000128 1024 290 1152 94464 15.5846 6.82339 123.431 207.344 353.343 353.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1190 0.000128 4096 290 3648 127872 36.7411 28.3812 1919.64 838.189 2823.05 2823.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 980 0.000256 4096 330 1696 53136 11.5268 13.9827 276.624 418.725 720.942 721.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 460 3.2e-05 4096 100 2976 359424 498.988 161.779 4251.06 4751.38 9663.61 9663.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1550 0.000128 4096 340 1984 136080 23.1113 28.4053 807.629 838.619 1697.84 1697.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1970 0.000256 2048 350 1376 71712 7.06355 136.916 209.297 353.32 353.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 350 3.2e-05 4096 97 1952 186624 2412.64 747.451 4508.24 22054.7 29724.5 29725.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1510 0.000128 4096 480 3168 126576 23.0871 28.3945 1299.18 838.436 2189.18 2189.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 18 32 900 6.4e-05 4096 350 1760 186624 104.425 55.6444 1361.95 1670.73 3192.89 3193.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1330 0.000256 2048 310 2400 65232 5.84352 7.04128 243.78 209.397 466.139 466.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 840 0.000128 1024 290 1152 96768 15.6254 6.85293 105.385 209.147 337.173 337.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1190 0.000128 4096 290 3648 127008 36.8268 28.3832 1558.8 836.134 2460.26 2460.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 980 0.000256 4096 330 1696 53280 11.4872 13.9736 502.203 418.853 946.6 946.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 460 3.2e-05 4096 100 2976 363520 495.902 161.637 7629.99 4758.96 13046.9 13047.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1550 0.000128 4096 340 1984 136640 23.0748 28.3776 1435.15 838.874 2325.56 2325.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1970 0.000256 2048 350 1376 72000 7.05466 243.307 209.69 460.095 460.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 350 3.2e-05 4096 97 1952 190720 2137.55 665.199 2736.57 19695.5 25236.1 25237.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1510 0.000128 4096 480 3168 127040 23.0851 28.375 2321.72 838.7 3211.96 3212.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 900 6.4e-05 4096 350 1760 188160 104.179 55.6626 2223.45 1676.83 4060.25 4060.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1330 0.000256 2048 310 2400 65760 5.83309 7.0615 431.151 209.455 653.573 653.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 840 0.000128 1024 290 1152 97280 15.6156 6.84032 185.141 209.809 417.561 417.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1190 0.000128 4096 290 3648 127680 36.7388 28.3823 2776.71 838.879 3680.81 3680.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 980 0.000256 4096 330 1696 53120 11.479 13.9445 339.748 418.127 783.382 783.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 460 3.2e-05 4096 100 2976 363520 494.849 161.654 5131.73 4756.23 10544.9 10545.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1550 0.000128 4096 340 1984 136320 23.0257 28.3141 964.228 837.133 1852.78 1852.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1970 0.000256 2048 350 1376 71840 7.04966 162.923 209.33 379.347 379.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 350 3.2e-05 4096 97 1952 189440 2398.43 745.353 3932.7 22040.8 29118.8 29120
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1510 0.000128 4096 480 3168 126720 23.037 28.3344 1559.73 836.827 2448 2448.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 900 6.4e-05 4096 350 1760 188160 104.007 55.5978 1496.4 1676.09 3332.23 3332.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1330 0.000256 2048 310 2400 65600 5.81261 7.03034 289.36 209.099 511.375 511.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 840 0.000128 1024 290 1152 94720 15.4365 6.80662 121.194 206.345 349.937 350.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1190 0.000128 4096 290 3648 126720 36.6364 28.3177 1854.65 835.183 2754.89 2754.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 980 0.000256 4096 330 1696 52800 11.4947 13.9732 281.094 418.456 725.1 725.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 460 3.2e-05 4096 100 2976 360960 494.568 161.385 4303.84 4738.63 9698.83 9699.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1550 0.000128 4096 340 1984 136320 23.0728 28.3676 813.682 837.888 1703.09 1703.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1970 0.000256 2048 350 1376 71760 7.04554 137.024 209.48 353.594 353.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 350 3.2e-05 4096 97 1952 188160 2401.29 745.008 4191.09 21964.5 29303.4 29304.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1510 0.000128 4096 480 3168 126720 23.0819 28.3733 1314.75 837.898 2204.18 2204.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 900 6.4e-05 4096 350 1760 186240 104.207 55.5964 1248.84 1669.22 3078 3078.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1330 0.000256 2048 310 2400 65280 5.83885 7.05747 241.876 209.262 464.108 464.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 840 0.000128 1024 290 1152 92160 15.66 6.81574 99.2638 206.391 328.292 328.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1190 0.000128 4096 290 3648 126720 36.7123 28.3602 1567.34 835.399 2467.92 2468.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 980 0.000256 4096 330 1696 53376 11.4729 13.952 475.306 419.223 920.033 920.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 460 3.2e-05 4096 100 2976 362496 495.197 161.272 7172.36 4751.34 12580.6 12580.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1550 0.000128 4096 340 1984 136512 23.0196 28.3377 1354.2 838.853 2244.49 2244.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1970 0.000256 2048 350 1376 72000 7.05382 231.332 209.783 448.211 448.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 350 3.2e-05 4096 97 1952 188928 2398.02 744.754 2574.85 22034.7 27753.7 27754.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1510 0.000128 4096 480 3168 126912 23.0244 28.332 2185.43 838.681 3075.54 3075.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 900 6.4e-05 4096 350 1760 187392 104.139 55.5848 2091.9 1674.63 3926.38 3926.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1330 0.000256 2048 310 2400 65664 5.81837 7.03146 409.247 209.643 631.814 631.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 840 0.000128 1024 290 1152 95232 15.5987 6.82842 172.857 208.518 403.956 404.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1190 0.000128 4096 290 3648 127488 36.6681 28.3462 2617.67 837.774 3520.56 3520.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 980 0.000256 4096 330 1696 52992 11.4756 13.9361 305.517 417.321 748.336 748.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 460 3.2e-05 4096 100 2976 356352 498.121 161.51 4604.62 4766.72 10031.4 10031.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1550 0.000128 4096 340 1984 136320 23.0559 28.3332 882.479 837.553 1771.49 1771.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1970 0.000256 2048 350 1376 71808 7.05872 150.275 209.352 366.728 366.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 350 3.2e-05 4096 97 1952 187392 2407.36 746.756 1662.03 22075.7 26893.3 26894.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1510 0.000128 4096 480 3168 126720 23.042 28.3308 1426.07 837.428 2314.94 2315.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 900 6.4e-05 4096 350 1760 187392 104.209 55.5931 1361.14 1673.69 3194.76 3194.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1330 0.000256 2048 310 2400 65280 5.8 7.00163 264.844 208.684 486.403 486.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 840 0.000128 1024 290 1152 92160 15.65 6.80141 109.177 206.408 338.195 338.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1190 0.000128 4096 290 3648 127488 36.7432 28.3224 1706.51 837.615 2609.3 2609.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 980 0.000256 4096 330 1696 52992 11.4765 13.9469 267.567 419.162 712.23 712.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 460 3.2e-05 4096 100 2976 350208 498.828 161.372 3909.88 4753.78 9324.25 9324.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1550 0.000128 4096 340 1984 135936 23.0093 28.3098 761.043 836.487 1648.93 1649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1970 0.000256 2048 350 1376 71712 7.04499 130.067 209.501 346.656 346.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 350 3.2e-05 4096 97 1952 184320 2682.88 828.91 3335.2 24518.7 31367.3 31368.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1510 0.000128 4096 480 3168 126144 23.007 28.3156 1225.19 836.48 2113.07 2113.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 900 6.4e-05 4096 350 1760 186624 104.011 55.5308 1175.44 1671.4 3006.51 3006.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1330 0.000256 2048 310 2400 65088 5.81222 7.06099 229.604 209.615 452.179 452.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 840 0.000128 1024 290 1152 92160 15.4478 6.77293 94.8521 204.618 321.845 321.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1190 0.000128 4096 290 3648 126720 36.6492 28.3226 1465.83 836.545 2367.46 2367.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 980 0.000256 4096 330 1696 53400 11.5732 13.994 469.32 419.148 914.118 914.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 460 3.2e-05 4096 100 2976 364800 494.16 161.281 7104.39 4739.13 12499.4 12499.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1550 0.000128 4096 340 1984 136400 23.2297 28.4143 1333.58 837.569 2222.87 2222.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1970 0.000256 2048 350 1376 72000 7.03917 227.094 209.623 443.8 443.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 350 3.2e-05 4096 97 1952 190400 2143.34 666.237 2547.82 19640.4 24999.2 25000.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1510 0.000128 4096 480 3168 126800 23.2228 28.43 2151.23 837.457 3040.41 3040.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 900 6.4e-05 4096 350 1760 188000 104.57 55.7462 2061.38 1674.27 3896.1 3896.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1330 0.000256 2048 310 2400 65800 5.86138 7.06768 402.057 209.608 624.672 624.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 840 0.000128 1024 290 1152 96000 15.6208 6.85466 170.71 208.43 401.779 401.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1190 0.000128 4096 290 3648 127600 36.9849 28.418 2577.88 837.634 3481.03 3481.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 980 0.000256 4096 330 1696 52800 11.5239 13.9567 322.533 417.824 765.925 766.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 460 3.2e-05 4096 100 2976 358400 497.262 161.534 4934.18 4743.45 10336.8 10337.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1550 0.000128 4096 340 1984 136400 23.1485 28.3996 942.616 838.698 1832.94 1833.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1970 0.000256 2048 350 1376 71800 7.05933 158.587 209.496 375.188 375.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 350 3.2e-05 4096 97 1952 188800 2409.92 747.293 1780.45 22066.6 27013.9 27015.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1510 0.000128 4096 480 3168 126800 23.1446 28.4061 1521.12 838.576 2411.33 2411.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 900 6.4e-05 4096 350 1760 187200 104.605 55.7015 1450.8 1675.97 3287.21 3287.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1330 0.000256 2048 310 2400 65200 5.82048 7.02054 278.756 208.949 500.618 500.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 840 0.000128 1024 290 1152 92800 15.6479 6.81779 115.741 206.569 344.929 345.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1190 0.000128 4096 290 3648 127200 36.9384 28.3899 1823.43 838.643 2727.51 2727.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 980 0.000256 4096 330 1696 52800 11.5446 13.9489 268.249 417.293 711.115 711.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 460 3.2e-05 4096 100 2976 364800 492.763 161.636 4148.52 4754.95 9558.26 9558.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1550 0.000128 4096 340 1984 135600 23.1772 28.4039 773.684 835.907 1661.25 1661.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1970 0.000256 2048 350 1376 71700 7.04688 131.51 209.5 348.1 348.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 350 3.2e-05 4096 97 1952 187200 2687.66 829.964 3325.57 24470.2 31314.9 31316.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1510 0.000128 4096 480 3168 126000 23.1752 28.3967 1249.41 835.909 2136.96 2137.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 900 6.4e-05 4096 350 1760 187200 104.771 55.7365 1201.76 1676.52 3038.92 3039.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1330 0.000256 2048 310 2400 64800 5.84586 7.08019 230.826 208.677 452.516 452.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 840 0.000128 1024 290 1152 91200 15.8191 6.81578 95.0146 206.701 324.51 324.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1190 0.000128 4096 290 3648 126000 36.8656 28.3502 1487.2 832.925 2385.45 2385.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 980 0.000256 4096 330 1696 53312 11.5009 13.9681 455.082 419.277 899.908 899.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 460 3.2e-05 4096 100 2976 361984 496.791 161.453 6926.82 4754.97 12340.4 12340.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1550 0.000128 4096 340 1984 136640 23.0872 28.3744 1312.29 838.992 2202.82 2202.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1970 0.000256 2048 350 1376 71904 7.06515 222.95 209.56 439.619 439.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 350 3.2e-05 4096 97 1952 189952 2136.75 665.242 2484.93 19650.7 24938.9 24939.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1510 0.000128 4096 480 3168 127008 23.0969 28.373 2117.39 838.878 3007.82 3007.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 900 6.4e-05 4096 350 1760 187264 104.273 55.6524 2020.96 1674.63 3855.64 3855.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1330 0.000256 2048 310 2400 65632 5.8368 7.1033 394.561 209.67 617.247 617.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 840 0.000128 1024 290 1152 96768 15.6253 6.83622 168.718 209.558 400.89 401.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1190 0.000128 4096 290 3648 127680 36.7252 28.3546 2535.01 837.786 3437.98 3438.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 980 0.000256 4096 330 1696 52864 11.4545 13.9291 314.217 417.086 756.765 756.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 460 3.2e-05 4096 100 2976 358400 498.322 162.125 4799.04 4769.87 10229.7 10230.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1550 0.000128 4096 340 1984 136192 23.0156 28.3268 912.77 837.597 1801.78 1801.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1970 0.000256 2048 350 1376 71680 7.05667 155.209 209.064 371.373 371.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 350 3.2e-05 4096 97 1952 189952 2131.19 664.48 1738.69 19647.9 24183.6 24184.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1510 0.000128 4096 480 3168 126784 23.0212 28.33 1479.58 837.491 2368.5 2368.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 900 6.4e-05 4096 350 1760 186368 104.203 55.5932 1406.59 1673.64 3240.15 3240.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1330 0.000256 2048 310 2400 64960 5.78592 7.00211 273.474 208.577 494.91 494.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 840 0.000128 1024 290 1152 93184 15.6314 6.80944 113.566 207.112 343.275 343.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1190 0.000128 4096 290 3648 127232 36.7034 28.3256 1767.49 837.498 2670.13 2670.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 980 0.000256 4096 330 1696 52416 11.434 13.8916 257.298 416.552 699.262 699.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 460 3.2e-05 4096 100 2976 354816 504.425 162.524 3894.38 4791.09 9352.83 9353.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1550 0.000128 4096 340 1984 136416 23.0867 28.3915 749.016 838.229 1638.8 1638.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1970 0.000256 2048 350 1376 71568 7.04112 127.658 209.162 343.907 343.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 350 3.2e-05 4096 97 1952 188160 2407.25 747.04 1443.06 22050 26648.8 26650
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1510 0.000128 4096 480 3168 126336 23.0751 28.3756 1207.09 838.229 2096.85 2096.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 900 6.4e-05 4096 350 1760 185472 104.532 55.6442 1145.94 1674.52 2980.77 2980.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1330 0.000256 2048 310 2400 64512 5.80176 7.05933 221.842 208.308 443.084 443.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 840 0.000128 1024 290 1152 96768 15.6637 6.83459 97.7898 209.694 330.139 330.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1190 0.000128 4096 290 3648 127680 36.7354 28.3894 1453.87 838.227 2357.33 2357.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 980 0.000256 4096 330 1696 53280 11.5466 13.994 449.584 419.136 894.344 894.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 460 3.2e-05 4096 100 2976 360960 496.874 161.342 6811.84 4756.46 12226.9 12227.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1550 0.000128 4096 340 1984 136320 23.1383 28.3812 1292.13 837.451 2181.17 2181.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1970 0.000256 2048 350 1376 71880 7.05946 218.786 209.303 435.191 435.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 350 3.2e-05 4096 97 1952 190080 2139.92 665.985 2462.27 19641.9 24911.4 24912.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1510 0.000128 4096 480 3168 126960 23.1194 28.3789 2087.51 837.352 2976.43 2976.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 900 6.4e-05 4096 350 1760 187200 104.558 55.7075 1984.27 1673.92 3818.59 3818.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1330 0.000256 2048 310 2400 65760 5.85171 7.05946 383.728 209.604 606.318 606.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 840 0.000128 1024 290 1152 96000 15.6785 6.85082 161.128 208.838 392.655 392.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1190 0.000128 4096 290 3648 127680 36.8488 28.373 2491.58 837.454 3394.36 3394.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 980 0.000256 4096 330 1696 52800 11.5057 13.9674 316.991 418.528 761.075 761.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 460 3.2e-05 4096 100 2976 360960 494.606 161.391 4809.14 4739.69 10205.2 10205.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1550 0.000128 4096 340 1984 136320 23.0687 28.3812 910.742 838.18 1800.45 1800.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1970 0.000256 2048 350 1376 71760 7.04512 155.354 209.318 371.762 371.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 350 3.2e-05 4096 97 1952 188160 2399.99 745.001 1746.85 21966.7 26860 26861.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1510 0.000128 4096 480 3168 126720 23.0707 28.3709 1469.87 838.065 2359.46 2359.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 900 6.4e-05 4096 350 1760 186240 104.218 55.5976 1399.27 1669.55 3228.78 3228.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1330 0.000256 2048 310 2400 65280 5.82861 7.03821 274.064 209.36 496.365 496.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 840 0.000128 1024 290 1152 92160 15.6743 6.80566 112.695 206.438 341.778 341.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1190 0.000128 4096 290 3648 126720 36.7108 28.3702 1749.58 835.497 2650.27 2650.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 980 0.000256 4096 330 1696 52560 11.5466 13.9851 261.063 419.25 705.928 706.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 460 3.2e-05 4096 100 2976 357120 499.278 162.136 4003.44 4762.43 9427.68 9428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1550 0.000128 4096 340 1984 135360 23.1598 28.3947 759.232 836.284 1647.15 1647.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1970 0.000256 2048 350 1376 71640 7.12102 129.446 209.35 345.962 346.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 350 3.2e-05 4096 97 1952 184320 2956.22 911.129 1447.03 26847.9 32164.1 32165.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1510 0.000128 4096 480 3168 126000 23.158 28.4097 1227.72 836.278 2115.65 2115.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 900 6.4e-05 4096 350 1760 184320 104.829 55.6632 1165.16 1670.5 2996.3 2996.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1330 0.000256 2048 310 2400 65520 5.84883 7.14666 228.278 209.657 451.002 451.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 840 0.000128 1024 290 1152 92160 16.0301 6.85056 94.9383 209.267 327.247 327.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1190 0.000128 4096 290 3648 126720 36.9324 28.3997 1480.76 836.282 2382.48 2382.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 980 0.000256 4096 330 1696 53248 11.4913 13.9465 448.534 418.603 892.658 892.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 460 3.2e-05 4096 100 2976 360448 497.199 161.148 6752.51 4768.91 12180.2 12180.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1550 0.000128 4096 340 1984 136192 23.0645 28.3296 1279.48 837.712 2168.66 2168.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1970 0.000256 2048 350 1376 71936 7.04922 218.52 209.654 435.268 435.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 350 3.2e-05 4096 97 1952 190464 2138.06 664.955 2457.79 19672.4 24934.5 24935.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1510 0.000128 4096 480 3168 126720 23.05 28.3267 2065.64 837.604 2954.69 2954.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 900 6.4e-05 4096 350 1760 187392 104.251 55.5908 1977.86 1677.15 3814.99 3815.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1330 0.000256 2048 310 2400 65536 5.81837 7.02259 385.986 209.333 608.234 608.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 840 0.000128 1024 290 1152 96256 15.6191 6.83248 164.718 209.254 396.58 396.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1190 0.000128 4096 290 3648 126976 36.6957 28.3292 2466.58 836.351 3368.06 3368.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 980 0.000256 4096 330 1696 53248 11.5057 13.9593 304.362 419.052 748.963 749.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 460 3.2e-05 4096 100 2976 360448 496.938 161.188 4583.69 4749.13 9991.34 9991.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1550 0.000128 4096 340 1984 135680 23.0425 28.315 866.828 836.614 1754.88 1754.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1970 0.000256 2048 350 1376 71680 7.04733 147.675 209.192 363.962 364.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 350 3.2e-05 4096 97 1952 188416 2136.53 664.481 1655.33 19696.5 24168.5 24169.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1510 0.000128 4096 480 3168 126464 23.0665 28.3231 1397.02 836.441 2284.92 2285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 900 6.4e-05 4096 350 1760 186368 104.162 55.5658 1336.85 1671.37 3174.83 3174.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1330 0.000256 2048 310 2400 65536 5.82653 7.03318 262.472 222.579 497.987 498.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 840 0.000128 1024 290 1152 94208 15.7952 6.82397 110.027 209.247 342.048 342.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1190 0.000128 4096 290 3648 126976 36.7415 28.3156 1674.78 841.242 2581.18 2581.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 980 0.000256 4096 330 1696 52992 11.4839 13.9484 276.422 418.288 720.226 720.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 460 3.2e-05 4096 100 2976 344064 502.435 161.546 4020.97 4749.59 9434.94 9435.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1550 0.000128 4096 340 1984 135168 23.0501 28.3034 794.972 834.447 1680.85 1680.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1970 0.000256 2048 350 1376 71424 7.02259 133.923 208.812 349.802 349.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 350 3.2e-05 4096 97 1952 184320 2672.3 826.614 1497.03 24413.9 29411.5 29412.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1510 0.000128 4096 480 3168 125952 23.0504 28.3236 1283.39 834.231 2169.07 2169.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 900 6.4e-05 4096 350 1760 184320 104.158 55.4122 1218.44 1666.27 3044.41 3044.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1330 0.000256 2048 310 2400 65280 5.82451 7.02464 238.14 209.176 460.239 460.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 840 0.000128 1024 290 1152 92160 15.6726 6.80429 97.5914 206.632 326.86 326.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1190 0.000128 4096 290 3648 125952 36.77 28.3297 1526.57 834.243 2426.01 2426.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 980 0.000256 4096 330 1680 53760 11.5387 13.9674 660.678 419.22 1105.49 1105.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 460 3.2e-05 4096 100 3000 365568 492.666 160.773 5364.69 4741.23 10759.7 10760
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1550 0.000128 4096 340 2000 136640 23.1425 28.342 1843.68 837.981 2733.22 2733.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1970 0.000256 2048 350 1400 71968 7.06589 171.473 209.641 388.224 388.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 350 3.2e-05 4096 97 1960 192000 2137.12 662.838 3908.28 19605.7 26315.2 26316.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1510 0.000128 4096 480 3160 127360 23.0503 28.3238 1605.85 838.105 2495.4 2495.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 900 6.4e-05 4096 350 1760 188928 104.159 55.5821 2951.89 1675.75 4787.52 4787.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1330 0.000256 2048 310 2400 65792 5.82784 7.07334 301.285 209.639 523.9 523.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 840 0.000128 1024 290 1160 95232 15.7357 6.85466 127.534 209.629 359.912 360.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1190 0.000128 4096 290 3680 127872 36.6915 28.3319 1945.61 838.049 2848.79 2848.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 980 0.000256 4096 330 1680 53632 11.5228 13.9829 657.378 418.698 1101.66 1101.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 460 3.2e-05 4096 100 3000 364544 494.862 161.177 3451.54 4749.89 8857.86 8858.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1550 0.000128 4096 340 2000 136576 23.1588 28.3374 1895.96 838.28 2785.82 2785.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1970 0.000256 2048 350 1400 71936 7.05997 110.747 209.644 327.496 327.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 350 3.2e-05 4096 97 1960 191488 2145.27 663.898 3930.17 19708.6 26474.5 26475.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1510 0.000128 4096 480 3160 127360 23.069 28.3525 1032.77 838.142 1922.41 1922.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 900 6.4e-05 4096 350 1760 188928 104.386 55.606 2954.39 1675.82 4790.36 4790.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1330 0.000256 2048 310 2400 65664 5.82643 7.04099 193.755 209.382 416.081 416.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 840 0.000128 1024 290 1160 94208 15.7798 6.82819 81.5934 208.99 313.351 313.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1190 0.000128 4096 290 3680 127744 36.7473 28.3449 1250.18 853.518 2168.9 2169.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 980 0.000256 4096 330 1680 53760 11.5876 13.9827 715.443 419.208 1160.31 1160.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 460 3.2e-05 4096 100 3000 364800 494.599 161.408 6109.2 4746.65 11512.3 11512.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1550 0.000128 4096 340 2000 136640 23.1629 28.4058 1148.9 842.232 2042.77 2042.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1970 0.000256 2048 350 1400 71960 7.06963 197.193 209.619 413.926 413.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 350 3.2e-05 4096 97 1960 192000 2140.3 664.609 4006.85 19603.5 26416.5 26417.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1510 0.000128 4096 480 3160 127360 23.1626 28.4058 1834.38 837.915 2723.94 2724.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 900 6.4e-05 4096 350 1760 188800 104.531 55.7097 3032.85 1675.46 4868.69 4868.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1330 0.000256 2048 310 2400 65760 5.85034 7.05536 344.038 209.633 566.652 566.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 840 0.000128 1024 290 1160 94720 15.8524 6.84301 144.039 209.614 376.507 376.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1190 0.000128 4096 290 3680 127840 36.8867 28.3942 2222.8 838.014 3126.21 3126.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 980 0.000256 4096 330 1680 53600 11.5323 13.9653 695.381 418.557 1139.52 1139.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 460 3.2e-05 4096 100 3000 363520 495.961 161.587 3848.15 4756.11 9262.21 9262.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1550 0.000128 4096 340 2000 136640 23.0849 28.379 727.69 838.084 1617.31 1617.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1970 0.000256 2048 350 1400 71920 7.06541 124.887 209.612 341.61 341.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 350 3.2e-05 4096 97 1960 192000 2138.58 663.929 4237.9 19610.8 26652.6 26653.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1510 0.000128 4096 480 3160 127360 23.093 28.3906 1159.89 838.083 2049.54 2049.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 900 6.4e-05 4096 350 1760 188800 104.211 55.6605 2870.23 1675.6 4705.84 4705.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1330 0.000256 2048 310 2400 65600 5.83475 7.03283 218.338 209.303 440.588 440.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 840 0.000128 1024 290 1160 94720 15.8249 6.84208 92.6724 209.664 325.179 325.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1190 0.000128 4096 290 3680 127680 36.7516 28.3853 1402.89 838.198 2306.33 2306.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 980 0.000256 4096 330 1680 53520 11.5758 13.9822 745.075 419.321 1190.04 1190.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 460 3.2e-05 4096 100 3000 360960 496.752 161.313 3118.91 4737.95 8515.31 8515.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1550 0.000128 4096 340 2000 136320 23.195 28.3863 2070.4 837.34 2959.4 2959.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1970 0.000256 2048 350 1400 71880 7.06288 102.395 209.582 319.084 319.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 350 3.2e-05 4096 97 1960 190080 2145.48 665.919 4234.39 19652.9 26700.1 26701.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1510 0.000128 4096 480 3160 127200 23.1112 28.3786 945.232 837.331 1834.13 1834.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 900 6.4e-05 4096 350 1760 188160 104.648 55.7178 3358.81 1673.9 5193.22 5193.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1330 0.000256 2048 310 2400 65520 5.85811 7.05373 179.162 209.659 401.806 401.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 840 0.000128 1024 290 1160 94080 15.8035 6.8567 75.8037 208.832 307.456 307.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1190 0.000128 4096 290 3680 127680 36.8553 28.3777 1146.89 837.45 2049.68 2049.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 980 0.000256 4096 330 1680 53760 11.5259 13.9715 364.73 419.07 809.382 809.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 460 3.2e-05 4096 100 3000 364032 493.903 161.005 5585.57 4738.36 10979.2 10979.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1550 0.000128 4096 340 2000 136608 23.1083 28.3753 1048.62 851.903 1952.09 1952.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1970 0.000256 2048 350 1400 71952 7.16851 180.22 209.613 397.047 397.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 350 3.2e-05 4096 97 1960 191232 2139.6 664.499 3484.14 19649.8 25939.5 25940.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1510 0.000128 4096 480 3160 127392 23.093 28.3769 1680.63 838.11 2570.28 2570.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 40 900 6.4e-05 4096 350 1760 188544 104.17 55.6601 1674.52 1674.8 3509.29 3509.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1330 0.000256 2048 310 2400 65760 5.83546 7.04467 315.622 209.569 538.144 538.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 840 0.000128 1024 290 1160 94464 15.8204 6.83418 132.538 209.279 364.63 364.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1190 0.000128 4096 290 3680 127872 36.7638 28.3709 2035.43 853.503 2954.17 2954.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 980 0.000256 4096 330 1680 53568 11.5146 13.9517 598.639 419.164 1043.35 1043.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 460 3.2e-05 4096 100 3000 362496 495.28 161.28 3627.36 4769.83 9054.13 9054.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1550 0.000128 4096 340 2000 136512 23.0434 28.3375 682.92 838.621 1573 1573.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1970 0.000256 2048 350 1400 71904 7.06355 117.51 209.785 334.402 334.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 40 350 3.2e-05 4096 97 1960 190464 2137.17 663.638 3479.85 19628.9 25910.9 25911.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1510 0.000128 4096 480 3160 127296 23.0344 28.33 1094.58 838.547 1984.57 1984.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 40 900 6.4e-05 4096 350 1760 188160 103.876 55.5743 1128.09 1674.4 2962.07 2962.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1330 0.000256 2048 310 2400 65664 5.81181 7.03277 205.703 209.689 428.308 428.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 840 0.000128 1024 290 1160 93696 15.7391 6.82854 85.983 208.492 317.202 317.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1190 0.000128 4096 290 3680 127488 36.6703 28.3299 1321.99 837.634 2224.73 2224.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 980 0.000256 4096 330 1680 53280 11.5292 13.9582 589.801 418.381 1033.75 1033.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 460 3.2e-05 4096 100 3000 359424 497.984 161.626 2958.18 4768.56 8386.73 8387.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1550 0.000128 4096 340 2000 136512 23.0933 28.3892 564.216 838.811 1454.58 1454.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1970 0.000256 2048 350 1400 71856 7.07357 97.2117 209.785 314.113 314.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 350 3.2e-05 4096 97 1960 191232 2144.68 665.021 3790.21 19635.8 26237 26238.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1510 0.000128 4096 480 3160 127296 23.0839 28.3708 903.834 838.835 1794.2 1794.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 900 6.4e-05 4096 350 1760 187776 104.346 55.6642 2436.81 1676.73 4273.69 4273.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1330 0.000256 2048 310 2400 65376 5.82451 7.08326 169.018 209.223 391.221 391.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 840 0.000128 1024 290 1160 92160 15.7683 6.82189 70.323 207.519 300.605 300.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1190 0.000128 4096 290 3680 127872 36.7414 28.3915 1097.62 839.015 2001.88 2001.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 980 0.000256 4096 330 1680 53760 11.5589 13.9951 520.201 419.588 965.422 965.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 460 3.2e-05 4096 100 3000 363776 495.05 161.023 7961.62 4762.29 13380.4 13380.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1550 0.000128 4096 340 2000 136528 23.1465 28.3791 1499.36 838.745 2389.71 2389.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1970 0.000256 2048 350 1400 71904 7.05328 256.611 209.701 473.409 473.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 350 3.2e-05 4096 97 1960 191744 2136.85 664.765 5063.83 19620.2 27486.9 27488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1510 0.000128 4096 480 3160 127344 23.1364 28.387 2387.71 838.585 3277.89 3277.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 900 6.4e-05 4096 350 1760 188608 104.367 55.6995 2316.82 1676.79 4153.81 4153.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1330 0.000256 2048 310 2400 65744 5.85469 7.10118 449.609 209.828 672.465 672.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 840 0.000128 1024 290 1160 94976 15.8016 6.84419 193.002 209.484 425.288 425.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1190 0.000128 4096 290 3680 127904 36.8347 28.389 2884.82 838.786 3788.93 3789.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 980 0.000256 4096 330 1680 53536 11.5078 13.9678 325.976 419.282 770.816 770.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 460 3.2e-05 4096 100 3000 361984 496.835 161.493 4979.73 4753.96 10392.4 10392.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1550 0.000128 4096 340 2000 136416 23.0897 28.3832 939.361 838.989 1829.9 1829.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1970 0.000256 2048 350 1400 71792 7.09638 161.746 209.544 378.43 378.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 350 3.2e-05 4096 97 1960 189952 2136.89 665.305 4787.6 19651.6 27242.6 27243.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1510 0.000128 4096 480 3160 127232 23.0771 28.3817 1504.44 838.899 2394.88 2394.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 40 900 6.4e-05 4096 350 1760 188160 104.064 55.6728 1571.78 1674.66 3406.31 3406.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1330 0.000256 2048 310 2400 65632 5.82781 7.04307 283.917 209.68 506.54 506.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 840 0.000128 1024 290 1160 94976 15.7562 6.83747 120.949 209.563 353.261 353.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1190 0.000128 4096 290 3680 127680 36.7319 28.3665 1816.27 837.761 2719.25 2719.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 980 0.000256 4096 330 1680 53424 11.5501 13.9905 916.716 419.193 1361.53 1361.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 460 3.2e-05 4096 100 3000 360192 502.986 162.122 4050.24 4762.08 9477.81 9478.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1550 0.000128 4096 340 2000 136080 23.1373 28.3899 768.344 837.314 1657.26 1657.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1970 0.000256 2048 350 1400 71736 7.05331 132.035 209.347 348.478 348.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 40 350 3.2e-05 4096 97 1960 190848 2140.8 665.035 5052.95 19608.4 27468.5 27469.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1510 0.000128 4096 480 3160 127008 23.1287 28.3822 1225 837.192 2113.78 2113.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 40 900 6.4e-05 4096 350 1760 188160 104.426 55.7205 1319.93 1673.35 3153.54 3153.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1330 0.000256 2048 310 2400 65520 5.85418 7.06544 231.135 209.654 453.781 453.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 840 0.000128 1024 290 1160 94080 15.8814 6.84237 97.7617 209.439 330.076 330.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1190 0.000128 4096 290 3680 127680 36.8316 28.3834 1483.04 837.261 2385.62 2385.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 980 0.000256 4096 330 1680 53632 11.4932 13.953 481.215 419.033 925.773 925.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 460 3.2e-05 4096 100 3000 364544 494.478 161.176 7397.26 4765.77 12819.1 12819.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1550 0.000128 4096 340 2000 136576 23.0692 28.3484 1386.27 838.946 2276.71 2276.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1970 0.000256 2048 350 1400 71936 7.08163 238.682 209.821 455.63 455.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 350 3.2e-05 4096 97 1960 191488 2132.89 663.989 4246.35 19642.1 26686.7 26687.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1510 0.000128 4096 480 3160 127360 23.0647 28.3461 2220.37 838.799 3110.65 3110.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 900 6.4e-05 4096 350 1760 188928 103.947 55.6055 2147.27 1677.29 3984.26 3984.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1330 0.000256 2048 310 2400 65664 5.81603 7.18752 416.497 209.557 639.133 639.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 840 0.000128 1024 290 1160 94208 15.7693 6.83264 177.024 209.153 408.944 409.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1190 0.000128 4096 290 3680 127744 36.7166 28.3425 2680.92 838.97 3585.07 3585.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 980 0.000256 4096 330 1680 53504 11.4892 13.9504 309.586 418.343 753.449 753.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 460 3.2e-05 4096 100 3000 360448 497.011 161.156 4693.97 4747.57 10100.1 10100.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1550 0.000128 4096 340 2000 136192 23.0441 28.321 892.624 837.319 1781.38 1781.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1970 0.000256 2048 350 1400 71808 7.07379 153.269 209.493 369.88 369.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 350 3.2e-05 4096 97 1960 190464 2138.68 664.92 3915.04 19660.7 26380.6 26381.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1510 0.000128 4096 480 3160 126976 23.054 28.3277 1417.51 837.111 2306.08 2306.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 900 6.4e-05 4096 350 1760 188416 104.11 55.5859 1378.79 1676.12 3214.74 3214.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1330 0.000256 2048 310 2400 65536 5.82042 7.02317 262.753 209.208 484.879 484.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 840 0.000128 1024 290 1160 94208 15.7803 6.84851 111.542 209.072 343.398 343.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1190 0.000128 4096 290 3680 126976 36.6721 28.3197 1705.4 835.939 2606.43 2606.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 980 0.000256 4096 330 1680 52992 11.4648 13.9271 247.391 417.259 690.124 690.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 460 3.2e-05 4096 100 3000 356352 498.216 161.506 3761.96 4747.7 9169.76 9170.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1550 0.000128 4096 340 2000 136320 23.0316 28.3279 722.281 837.333 1611.05 1611.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1970 0.000256 2048 350 1400 71808 7.08403 124.158 209.605 340.892 340.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 350 3.2e-05 4096 97 1960 190464 2134.12 663.751 4217.66 19631.5 26648.3 26649.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1510 0.000128 4096 480 3160 127104 23.0339 28.33 1154.25 837.323 2043.01 2043.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 40 900 6.4e-05 4096 350 1760 187392 104.231 55.595 1223.23 1673.49 3056.68 3056.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1330 0.000256 2048 310 2400 65280 5.80755 7.0041 213.461 208.66 435.003 435.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 840 0.000128 1024 290 1160 92160 15.6664 6.8592 88.7638 206.376 317.82 317.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1190 0.000128 4096 290 3680 127488 36.7309 28.33 1394.99 837.427 2297.58 2297.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 980 0.000256 4096 330 1680 53712 11.5503 13.9878 493.767 419.185 938.568 938.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 460 3.2e-05 4096 100 3000 364032 495.749 161.457 7579.72 4750.17 12987.5 12987.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1550 0.000128 4096 340 2000 136512 23.0958 28.4058 1421.33 840.036 2312.94 2313.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1970 0.000256 2048 350 1400 71928 7.05741 245.532 209.604 462.235 462.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 350 3.2e-05 4096 97 1960 191232 2138.02 665.39 4017.41 19622.5 26444.6 26445.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1510 0.000128 4096 480 3160 127296 23.093 28.3836 2276.21 837.706 3165.47 3165.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 900 6.4e-05 4096 350 1760 188352 104.393 55.692 2195.5 1674.89 4030.61 4030.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1330 0.000256 2048 310 2400 65664 5.85517 7.05354 428.61 209.628 651.22 651.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 840 0.000128 1024 290 1160 94464 15.7752 6.84458 181.915 208.791 413.484 413.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1190 0.000128 4096 290 3680 127872 36.7828 28.3853 2754.69 837.822 3657.79 3657.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 980 0.000256 4096 330 1680 53280 11.5004 13.9528 319.668 418.432 763.635 763.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 460 3.2e-05 4096 100 3000 359424 497.974 161.627 4856.13 4751.72 10267.9 10268.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1550 0.000128 4096 340 2000 136512 23.0957 28.3763 922.13 838.975 1812.65 1812.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1970 0.000256 2048 350 1400 71856 7.14438 158.929 209.812 375.927 375.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 350 3.2e-05 4096 97 1960 191232 2135.5 664.868 3699.84 19644.5 26146 26147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1510 0.000128 4096 480 3160 127296 23.0892 28.3833 1478.4 838.893 2368.84 2368.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 900 6.4e-05 4096 350 1760 187776 104.232 55.6442 1418.9 1676.89 3255.79 3255.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1330 0.000256 2048 310 2400 65376 5.81632 7.0895 276.971 209.25 499.196 499.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 840 0.000128 1024 290 1160 92160 15.7605 6.82797 114.847 207.54 345.13 345.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1190 0.000128 4096 290 3680 127872 36.7383 28.3822 1787.54 839.076 2691.84 2691.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 980 0.000256 4096 330 1680 53136 11.5302 13.9759 280.922 418.822 725.331 725.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 460 3.2e-05 4096 100 3000 359424 498.897 161.751 4300.31 4752.53 9713.88 9714.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1550 0.000128 4096 340 2000 136080 23.1171 28.3812 813.438 838.701 1703.71 1703.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1970 0.000256 2048 350 1400 71712 7.13568 140.302 209.625 357.109 357.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 350 3.2e-05 4096 97 1960 186624 2414.04 747.465 3880.27 22063.2 29106.4 29107.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1510 0.000128 4096 480 3160 127008 23.1123 28.394 1305.99 838.52 2196.1 2196.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 900 6.4e-05 4096 350 1760 186624 104.401 55.6524 1250.67 1671.13 3081.99 3082.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1330 0.000256 2048 310 2400 65232 5.83488 7.03571 245.235 209.445 467.622 467.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 840 0.000128 1024 290 1160 93312 15.8934 6.84445 102.984 209.189 335.068 335.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1190 0.000128 4096 290 3680 127008 36.7839 28.3771 1572.05 836.367 2473.68 2473.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 980 0.000256 4096 330 1680 52992 11.4729 13.9592 248.267 418.708 692.49 692.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 460 3.2e-05 4096 100 3000 350208 498.729 161.384 3750.26 4748.34 9159.11 9159.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1550 0.000128 4096 340 2000 135936 23.0103 28.3221 727.896 840.816 1620.12 1620.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1970 0.000256 2048 350 1400 71712 7.21094 125.483 209.56 342.298 342.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 350 3.2e-05 4096 97 1960 188928 2396.95 743.061 3897.68 21937.1 28976.2 28977.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1510 0.000128 4096 480 3160 126720 22.9993 28.3261 1164.19 835.582 2051.18 2051.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 18 40 900 6.4e-05 4096 350 1760 186624 104.006 55.5287 1215.62 1669.49 3044.79 3044.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1330 0.000256 2048 310 2400 65088 5.82346 7.03078 218.703 209.385 441.016 441.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 840 0.000128 1024 290 1160 87552 15.784 6.83757 87.5095 204.487 314.776 314.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1190 0.000128 4096 290 3680 126720 36.687 28.3436 1406.51 835.597 2307.25 2307.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 980 0.000256 4096 330 1680 53600 11.503 13.9692 464.548 418.533 908.637 908.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 460 3.2e-05 4096 100 3000 363520 496.107 161.618 7107.32 4751.91 12517.4 12517.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1550 0.000128 4096 340 2000 136640 23.0758 28.3892 1334.68 838.251 2224.47 2224.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1970 0.000256 2048 350 1400 71920 7.06765 230.028 209.672 446.811 446.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 350 3.2e-05 4096 97 1960 192000 2131.53 663.911 2562.89 19607.6 24967.3 24968.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1510 0.000128 4096 480 3160 127360 23.0956 28.3976 2139.53 838.081 3029.18 3029.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 900 6.4e-05 4096 350 1760 188800 104.113 55.6753 2063.86 1675.59 3899.38 3899.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1330 0.000256 2048 310 2400 65600 5.83066 7.03293 401.116 209.367 623.423 623.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 840 0.000128 1024 290 1160 94720 15.8243 6.84259 169.94 209.657 402.426 402.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1190 0.000128 4096 290 3680 127680 36.7589 28.3753 2581.85 838.23 3485.32 3485.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 980 0.000256 4096 330 1680 53440 11.4687 13.9452 312.555 418.123 756.172 756.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 460 3.2e-05 4096 100 3000 363520 494.957 161.697 4879.95 4753.01 10290 10290.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1550 0.000128 4096 340 2000 136320 23.0417 28.3285 913.276 836.923 1801.64 1801.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1970 0.000256 2048 350 1400 71840 7.07443 156.772 209.613 373.507 373.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 350 3.2e-05 4096 97 1960 192000 2129.12 663.223 3513.19 19615 25921.8 25922.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1510 0.000128 4096 480 3160 127040 23.0382 28.3196 1469.01 836.813 2357.26 2357.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 900 6.4e-05 4096 350 1760 188160 104.022 55.5868 1408.07 1676.08 3243.89 3244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1330 0.000256 2048 310 2400 65280 5.81254 7.01856 272.193 209.093 494.189 494.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 840 0.000128 1024 290 1160 92160 15.6271 6.79856 113.499 206.341 342.422 342.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1190 0.000128 4096 290 3680 126720 36.6405 28.3056 1760.71 835.239 2661 2661.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 980 0.000256 4096 330 1680 53280 11.4872 13.9676 261.163 418.609 705.308 705.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 460 3.2e-05 4096 100 3000 360960 494.623 161.41 4057.86 4740.47 9454.77 9455.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1550 0.000128 4096 340 2000 136320 23.0807 28.3832 764.939 838.21 1654.69 1654.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1970 0.000256 2048 350 1400 71760 7.07894 132.43 209.695 349.245 349.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 350 3.2e-05 4096 97 1960 188160 2401.09 745.004 3378.29 21982.4 28508.2 28509.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1510 0.000128 4096 480 3160 127200 23.0847 28.3698 1229.49 838.219 2119.24 2119.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 900 6.4e-05 4096 350 1760 186240 104.188 55.5815 1170.5 1669.86 3000.27 3000.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1330 0.000256 2048 310 2400 65280 5.81142 7.06016 229.269 209.335 451.548 451.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 840 0.000128 1024 290 1160 92160 15.6689 6.80755 95.9007 206.477 325.009 325.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1190 0.000128 4096 290 3680 126720 36.7514 28.3622 1477.61 835.723 2378.56 2378.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 980 0.000256 4096 330 1680 53120 11.4504 13.9309 261.225 417.263 703.952 704.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 460 3.2e-05 4096 100 3000 358400 500.319 162.077 4077.38 4783.13 9523.31 9523.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1550 0.000128 4096 340 2000 135680 23.0639 28.3249 768.162 835.952 1655.58 1655.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1970 0.000256 2048 350 1400 71680 7.06723 131.338 209.607 348.056 348.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 350 3.2e-05 4096 97 1960 189440 2670.88 825.401 3686.09 24383.6 31567.6 31569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1510 0.000128 4096 480 3160 126720 23.0578 28.341 1235.34 835.945 2122.76 2122.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 900 6.4e-05 4096 350 1760 184320 103.879 55.2956 1169.2 1663.17 2991.69 2991.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1330 0.000256 2048 310 2400 64640 5.79379 7.00746 226.441 208.662 447.979 448.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 840 0.000128 1024 290 1160 92160 15.6607 6.80374 94.5695 206.544 323.736 323.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1190 0.000128 4096 290 3680 125440 36.6995 28.2796 1477.68 832.705 2375.47 2375.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 980 0.000256 4096 330 1680 53568 11.4816 13.9538 438.511 419.117 883.148 883.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 460 3.2e-05 4096 100 3000 362496 495.348 161.259 6778.12 4750.17 12185.3 12185.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1550 0.000128 4096 340 2000 136512 23.0236 28.3281 1277.48 838.552 2167.46 2167.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1970 0.000256 2048 350 1400 71904 7.08813 218.886 209.763 435.785 435.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 350 3.2e-05 4096 97 1960 190464 2129.86 663.545 2430.69 19631.6 24857 24858.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1510 0.000128 4096 480 3160 127296 23.0134 28.3322 2041.49 838.459 2931.38 2931.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 900 6.4e-05 4096 350 1760 188160 103.862 55.5766 1969.25 1674.21 3803.03 3803.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1330 0.000256 2048 310 2400 65664 5.81411 7.03472 378.297 209.592 600.809 600.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 840 0.000128 1024 290 1160 93696 15.738 6.82013 157.267 208.467 388.45 388.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1190 0.000128 4096 290 3680 127488 36.6795 28.316 2465.43 837.495 3368.03 3368.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 980 0.000256 4096 330 1680 52992 11.4811 13.9355 307.982 417.656 751.133 751.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 460 3.2e-05 4096 100 3000 356352 498.147 161.499 4697.98 4753.49 10111.5 10111.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1550 0.000128 4096 340 2000 136320 23.0342 28.3268 899.892 843.008 1794.33 1794.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1970 0.000256 2048 350 1400 71808 7.09443 154.585 209.81 371.532 371.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 350 3.2e-05 4096 97 1960 190464 2132.38 663.671 1721.04 19641.8 24160.2 24161.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1510 0.000128 4096 480 3160 127104 23.0523 28.3252 1438.52 838.285 2328.26 2328.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 900 6.4e-05 4096 350 1760 187392 104.246 55.5853 1384.54 1675.09 3219.59 3219.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1330 0.000256 2048 310 2400 65280 5.80538 7.04454 269.398 208.858 491.177 491.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 840 0.000128 1024 290 1160 92160 15.662 7.67066 111.572 206.578 341.638 341.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1190 0.000128 4096 290 3680 127488 36.732 28.3234 1741.27 838.209 2644.65 2644.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 980 0.000256 4096 330 1680 52992 11.4684 13.9545 253.051 418.796 697.351 697.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 460 3.2e-05 4096 100 3000 350208 498.818 161.387 3809.24 4748.53 9218.36 9218.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1550 0.000128 4096 340 2000 135936 23.017 28.314 737.73 835.772 1624.91 1624.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1970 0.000256 2048 350 1400 71712 7.13555 127.537 209.604 344.319 344.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 350 3.2e-05 4096 97 1960 188928 2396.54 743.094 3086.12 21943 28170.1 28171.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1510 0.000128 4096 480 3160 126720 23.0216 28.3197 1184.65 835.747 2071.82 2071.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 900 6.4e-05 4096 350 1760 186624 104 55.5395 1136.21 1669.83 2965.72 2965.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1330 0.000256 2048 310 2400 65088 5.82109 7.03078 221.792 209.434 444.15 444.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 840 0.000128 1024 290 1160 87552 15.7833 6.77642 88.4148 204.44 315.573 315.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1190 0.000128 4096 290 3680 126720 36.6892 28.3181 1428.02 835.764 2328.9 2328.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 980 0.000256 4096 330 1680 52992 11.4816 13.9494 241.677 418.636 685.827 685.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 460 3.2e-05 4096 100 3000 344064 502.465 161.565 3496.99 4756.94 8918.37 8918.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1550 0.000128 4096 340 2000 135168 23.0604 28.3095 686.765 834.931 1573.14 1573.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1970 0.000256 2048 350 1400 71424 7.0711 118.972 209.269 335.356 335.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 350 3.2e-05 4096 97 1960 184320 2675.58 826.45 3002.33 24439.2 30945.2 30946.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1510 0.000128 4096 480 3160 125952 23.0502 28.3076 1098.88 834.921 1985.23 1985.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 900 6.4e-05 4096 350 1760 184320 104.118 55.4145 1047.47 1667.66 2874.8 2874.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1330 0.000256 2048 310 2400 65280 5.82806 7.02282 208.074 209.352 430.369 430.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 840 0.000128 1024 290 1160 92160 15.674 6.80432 87.4038 206.809 316.852 316.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1190 0.000128 4096 290 3680 125952 36.7841 28.3125 1323.22 834.934 2223.36 2223.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 980 0.000256 4096 330 1680 53600 11.5748 13.9966 453.315 419.432 898.402 898.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 460 3.2e-05 4096 100 3000 364800 494.28 161.29 7007.99 4760.78 12424.7 12425.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1550 0.000128 4096 340 2000 136400 23.2316 28.412 1312.24 838.139 2202.1 2202.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1970 0.000256 2048 350 1400 71900 7.09446 226.626 209.785 443.552 443.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 350 3.2e-05 4096 97 1960 190400 2142.74 666.216 2506.88 19647.5 24964.7 24965.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1510 0.000128 4096 480 3160 127200 23.2346 28.4137 2098.59 838.044 2988.36 2988.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 900 6.4e-05 4096 350 1760 188000 104.568 55.7486 2020.72 1675.43 3856.6 3856.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1330 0.000256 2048 310 2400 65600 5.85702 7.05709 394.723 209.752 617.461 617.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 840 0.000128 1024 290 1160 92800 15.8758 6.84928 164.494 208.582 395.96 396.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1190 0.000128 4096 290 3680 127600 36.993 28.4137 2542.5 838.16 3446.18 3446.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 980 0.000256 4096 330 1680 53200 11.5159 13.9642 307.667 417.822 751.055 751.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 460 3.2e-05 4096 100 3000 358400 497.346 161.538 4675.28 4743.52 10078.1 10078.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1550 0.000128 4096 340 2000 136400 23.1371 28.3959 890.341 838.684 1780.64 1780.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1970 0.000256 2048 350 1400 71800 7.06355 153.657 209.783 370.547 370.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 350 3.2e-05 4096 97 1960 188800 2409.91 747.305 1706.04 22060.1 26924.8 26926.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1510 0.000128 4096 480 3160 127200 23.1689 28.388 1425.62 838.582 2315.84 2315.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 900 6.4e-05 4096 350 1760 187200 104.595 55.6947 1362.12 1675.95 3198.49 3198.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1330 0.000256 2048 310 2400 65200 5.83066 7.07994 265.834 208.945 487.763 487.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 840 0.000128 1024 290 1160 89600 15.875 6.81501 108.324 206.562 337.733 337.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1190 0.000128 4096 290 3680 127200 36.9232 28.4123 1713.8 838.693 2617.93 2618.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 980 0.000256 4096 330 1680 52800 11.5343 13.9483 266.013 416.86 708.437 708.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 460 3.2e-05 4096 100 3000 364800 492.798 161.641 4269.75 4740.54 9665.13 9665.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1550 0.000128 4096 340 2000 135600 23.1693 28.3996 793.83 839.28 1684.76 1684.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1970 0.000256 2048 350 1400 71700 7.12595 134.898 209.664 351.731 351.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 350 3.2e-05 4096 97 1960 187200 2686.66 830.052 1501.88 24452.9 29473 29474.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1510 0.000128 4096 480 3160 126600 23.169 28.4037 1273.4 835.045 2160.09 2160.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 900 6.4e-05 4096 350 1760 187200 104.814 55.7561 1226.52 1674.8 3062.02 3062.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1330 0.000256 2048 310 2400 64800 5.85523 7.01254 231.128 208.461 452.53 452.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 840 0.000128 1024 290 1160 91200 15.8106 6.82112 96.111 206.487 325.385 325.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1190 0.000128 4096 290 3680 126000 36.894 28.3789 1532.57 831.925 2429.87 2429.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 980 0.000256 4096 330 1680 52800 11.4841 13.9653 242.127 418.613 686.273 686.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 460 3.2e-05 4096 100 3000 345600 501.233 161.623 3605.64 4742.28 9011.18 9011.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1550 0.000128 4096 340 2000 135200 23.052 28.3349 705.244 834.788 1591.5 1591.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1970 0.000256 2048 350 1400 71600 7.10656 122.665 209.695 339.512 339.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 350 3.2e-05 4096 97 1960 185600 2671.84 826.384 3028.58 24375.1 30903.6 30905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1510 0.000128 4096 480 3160 126400 23.0522 28.3444 1135.22 834.783 2021.48 2021.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 900 6.4e-05 4096 350 1760 185600 104.17 55.5086 1088.31 1667.32 2915.44 2915.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1330 0.000256 2048 310 2400 64800 5.81891 7.02874 214.239 209.337 436.514 436.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 840 0.000128 1024 290 1160 89600 15.8805 6.80915 88.6705 206.688 318.215 318.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1190 0.000128 4096 290 3680 126400 36.7519 28.3477 1367.95 834.911 2268.08 2268.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 980 0.000256 4096 330 1680 53888 11.5059 13.9675 760.195 419.162 1204.92 1204.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 460 3.2e-05 4096 100 2976 365568 492.366 160.76 5771.39 4758.88 11183.8 11184.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1550 0.000128 4096 340 2016 136384 23.0646 28.3546 2130.69 837.835 3020.02 3020.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1970 0.000256 2048 350 1392 72000 7.11475 185.484 209.606 402.25 402.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 350 3.2e-05 4096 97 1968 189952 2141.95 665.344 4426.46 19672.6 26907.6 26908.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1510 0.000128 4096 480 3168 127104 23.0284 28.3279 1733.46 837.829 2622.72 2622.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 900 6.4e-05 4096 350 1776 187648 104.227 55.59 3396.87 1675.44 5232.28 5232.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1330 0.000256 2048 310 2400 65664 5.8327 7.04173 325.485 209.612 548.042 548.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 840 0.000128 1024 290 1152 96256 15.6452 6.84646 136.784 209.596 369.033 369.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1190 0.000128 4096 290 3648 127744 36.712 28.3369 2083.71 837.848 2986.71 2986.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 980 0.000256 4096 330 1680 53760 11.5071 13.9404 756.546 418.576 1200.65 1200.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 460 3.2e-05 4096 100 2976 364544 494.514 161.14 3678.27 4746.69 9081 9081.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1550 0.000128 4096 340 2016 136320 23.1268 28.3396 2101.06 838.017 2990.63 2990.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1970 0.000256 2048 350 1392 71936 7.05334 118.706 209.486 335.288 335.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 350 3.2e-05 4096 97 1968 189440 2407.2 745.719 4411.44 22038.6 29604.3 29605.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1510 0.000128 4096 480 3168 127104 23.0756 28.35 1109.39 837.887 1998.77 1998.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 900 6.4e-05 4096 350 1776 187392 104.431 55.6232 3388.61 1675.31 5224.11 5224.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1330 0.000256 2048 310 2400 65536 5.82682 7.02694 208.517 209.384 430.828 430.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 840 0.000128 1024 290 1152 95232 15.6612 6.82637 88.2496 208.926 319.82 319.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1190 0.000128 4096 290 3648 127744 36.7322 28.3484 1329.71 838.106 2233 2233.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 980 0.000256 4096 330 1680 53760 11.4907 13.9528 757.238 419.094 1201.86 1201.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 460 3.2e-05 4096 100 2976 362496 495.27 161.274 3028.76 4768.78 8454.48 8454.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1550 0.000128 4096 340 2016 136320 23.0834 28.3359 2200.11 838.475 3090.09 3090.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1970 0.000256 2048 350 1392 71904 7.05837 98.4174 209.66 315.181 315.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 350 3.2e-05 4096 97 1968 188928 2403.28 744.757 4399.61 22017.1 29566.2 29567.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1510 0.000128 4096 480 3168 126912 23.0318 28.3328 1278.13 838.404 2168 2168.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 900 6.4e-05 4096 350 1776 186624 104.337 55.5897 3379.26 1674.12 5213.45 5213.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1330 0.000256 2048 310 2400 65472 5.80515 7.04922 172.683 209.576 395.188 395.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 840 0.000128 1024 290 1152 95232 15.6121 6.82115 73.0038 208.459 304.056 304.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1190 0.000128 4096 290 3648 127488 36.6737 28.3394 1098.12 837.549 2000.79 2000.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 980 0.000256 4096 330 1680 53920 11.6055 13.9836 619.207 419.677 1064.56 1064.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 460 3.2e-05 4096 100 2976 366080 493.514 161.008 5580.54 4760.27 10995.7 10996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1550 0.000128 4096 340 2016 136400 23.1668 28.3937 1057.18 838.485 1947.31 1947.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1970 0.000256 2048 350 1392 72000 7.06195 178.278 209.782 395.167 395.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 350 3.2e-05 4096 97 1968 190080 2152.5 666.881 3698.62 19796.8 26358.6 26359.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1510 0.000128 4096 480 3168 127120 23.162 28.3832 1680.89 838.483 2570.99 2571.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 900 6.4e-05 4096 350 1776 187520 104.811 55.7075 2636.84 1676.63 4474.13 4474.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1330 0.000256 2048 310 2400 65680 5.85878 7.0553 314.801 209.774 537.564 537.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 840 0.000128 1024 290 1152 96000 15.715 6.84426 132.859 209.759 365.337 365.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1190 0.000128 4096 290 3648 127680 36.9214 28.3906 2016.13 856.363 2937.91 2938.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 980 0.000256 4096 330 1680 53760 11.5364 13.9684 599.827 418.96 1044.37 1044.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 460 3.2e-05 4096 100 2976 366080 492.577 160.868 3643.41 4742.88 9040.1 9040.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1550 0.000128 4096 340 2016 136320 23.0851 28.3845 688.477 839.051 1579.07 1579.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1970 0.000256 2048 350 1392 71920 7.06355 116.999 209.779 333.886 333.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 350 3.2e-05 4096 97 1968 189440 2413.28 746.184 3879.54 22061.2 29101.6 29102.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1510 0.000128 4096 480 3168 127040 23.101 28.3954 1094.79 838.906 1985.26 1985.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 900 6.4e-05 4096 350 1776 187520 104.435 55.6529 2495.05 1677.27 4332.54 4332.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1330 0.000256 2048 310 2400 65440 5.83472 7.03341 205.806 209.509 428.256 428.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 840 0.000128 1024 290 1152 96000 15.6999 6.83997 87.2247 209.863 319.783 319.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1190 0.000128 4096 290 3648 127680 36.7613 28.3689 1314.6 839.101 2218.94 2219.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 980 0.000256 4096 330 1680 53760 11.6095 13.9871 646.008 419.194 1090.88 1090.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 460 3.2e-05 4096 100 2976 360960 496.779 161.302 2944.21 4756.5 8359.17 8359.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1550 0.000128 4096 340 2016 136080 23.2148 28.3762 1793.31 837.529 2682.51 2682.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1970 0.000256 2048 350 1392 71880 7.09222 96.8194 209.525 313.48 313.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 350 3.2e-05 4096 97 1968 188160 2419.48 747.6 3878.42 22054.7 29101.7 29102.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1510 0.000128 4096 480 3168 126960 23.1137 28.3816 897.482 837.453 1786.51 1786.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 900 6.4e-05 4096 350 1776 187200 105.009 55.7057 2904.01 1674.12 4738.98 4739.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1330 0.000256 2048 310 2400 65520 5.85344 7.06765 171.047 209.629 393.67 393.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 840 0.000128 1024 290 1152 94080 15.8228 6.8424 71.2284 208.86 302.91 303.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1190 0.000128 4096 290 3648 127200 36.8865 28.3791 1077.77 837.516 1980.65 1980.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 980 0.000256 4096 330 1680 53856 11.5192 13.9694 503.175 419.06 947.812 947.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 460 3.2e-05 4096 100 2976 364032 493.484 161.02 7676.72 4769.67 13101.3 13101.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1550 0.000128 4096 340 2016 136416 23.0646 28.3756 1457.15 843.48 2352.15 2352.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1970 0.000256 2048 350 1392 71952 7.06595 248.334 209.516 464.958 465.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 350 3.2e-05 4096 97 1968 189696 2139.72 665.895 4891.81 19707.6 27406.3 27407.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1510 0.000128 4096 480 3168 127104 23.0784 28.3735 2321.61 838.083 3211.22 3211.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 48 900 6.4e-05 4096 350 1776 187392 104.242 55.6544 2319.27 1674.78 4154.08 4154.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1330 0.000256 2048 310 2400 65664 5.83018 7.04064 437.454 209.57 659.968 660.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 840 0.000128 1024 290 1152 96000 15.649 6.84598 187.525 209.272 419.448 419.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1190 0.000128 4096 290 3648 127680 36.7054 28.3487 2775.97 837.779 3678.9 3679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 980 0.000256 4096 330 1680 53760 11.4763 13.9509 898.985 418.804 1343.3 1343.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 460 3.2e-05 4096 100 2976 362496 495.283 161.304 4832.56 4750.75 10240.3 10240.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1550 0.000128 4096 340 2016 136320 23.0205 28.3505 920.461 837.842 1809.75 1809.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1970 0.000256 2048 350 1392 71904 7.05597 156.812 209.514 373.426 373.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 48 350 3.2e-05 4096 97 1968 188928 2398.58 744.851 4937.89 22009.7 30092.5 30093.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1510 0.000128 4096 480 3168 126912 23.0256 28.3326 1464.5 837.827 2353.77 2353.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 48 900 6.4e-05 4096 350 1776 186624 104.183 55.5837 1520.61 1672.96 3353.47 3353.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1330 0.000256 2048 310 2400 65472 5.82314 7.0345 275.747 209.431 498.117 498.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 840 0.000128 1024 290 1152 95232 15.6011 6.82493 116.446 208.311 347.338 347.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1190 0.000128 4096 290 3648 127488 36.6743 28.3359 1752.42 837.051 2654.58 2654.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 980 0.000256 4096 330 1680 53568 11.4986 13.9615 885.807 418.025 1329.38 1329.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 460 3.2e-05 4096 100 2976 359424 497.853 161.586 3882.37 4745.84 9288.04 9288.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1550 0.000128 4096 340 2016 136224 23.0859 28.3716 746.532 837.9 1635.97 1636.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1970 0.000256 2048 350 1392 71856 7.09789 126.813 209.466 343.418 343.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 350 3.2e-05 4096 97 1968 188928 2404.01 746.853 4861.82 22099.5 30113.6 30114.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1510 0.000128 4096 480 3168 127008 23.0915 28.3674 1187.54 837.862 2076.94 2077.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 900 6.4e-05 4096 350 1776 186624 104.417 55.6421 3621.07 1674.87 5456.13 5456.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1330 0.000256 2048 310 2400 65376 5.82838 7.06685 223.818 209.087 445.872 445.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 840 0.000128 1024 290 1152 94464 15.5766 6.82189 94.5401 207.292 324.394 324.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1190 0.000128 4096 290 3648 127296 36.8067 28.3942 1421.52 838.042 2324.87 2324.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 980 0.000256 4096 330 1680 53376 11.4729 13.9286 878.986 417.27 1321.74 1321.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 460 3.2e-05 4096 100 2976 356352 498.312 161.495 3245.55 4747.67 8653.41 8653.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1550 0.000128 4096 340 2016 135936 23.046 28.3284 626.947 837.344 1515.74 1515.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1970 0.000256 2048 350 1392 71808 7.05354 107.11 209.578 323.785 323.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 350 3.2e-05 4096 97 1968 187392 2408.48 746.81 5385.11 22100.1 30642 30643.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1510 0.000128 4096 480 3168 126720 23.0562 28.3299 1000.81 837.342 1889.61 1889.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 900 6.4e-05 4096 350 1776 185856 104.423 55.6022 3566.29 1673.53 5399.98 5400.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1330 0.000256 2048 310 2400 64896 5.80918 6.99987 187.394 208.751 409.028 409.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 840 0.000128 1024 290 1152 92160 15.6534 6.79786 77.8368 206.385 306.831 306.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1190 0.000128 4096 290 3648 127488 36.7292 28.3408 1205.05 837.473 2107.69 2107.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 980 0.000256 4096 330 1680 53872 11.5503 13.994 466.318 419.726 911.673 911.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 460 3.2e-05 4096 100 2976 363776 495.066 161.019 7101.41 4743.88 12501.8 12502.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1550 0.000128 4096 340 2016 136304 23.1342 28.3956 1349.21 838.756 2239.58 2239.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1970 0.000256 2048 350 1392 71960 7.05059 229.607 209.754 446.454 446.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 350 3.2e-05 4096 97 1968 189952 2145.38 666.937 4406.78 19687 26907.4 26908.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1510 0.000128 4096 480 3168 127008 23.1342 28.4034 2140.71 838.587 3030.91 3031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 900 6.4e-05 4096 350 1776 187264 104.63 55.7031 2073.94 1676.74 3911.15 3911.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1330 0.000256 2048 310 2400 65632 5.84739 7.06016 404.658 209.824 627.464 627.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 840 0.000128 1024 290 1152 95872 15.7026 6.84531 173.978 209.483 406.169 406.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1190 0.000128 4096 290 3648 127680 36.8602 28.3894 2575.73 838.771 3479.86 3479.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 980 0.000256 4096 330 1680 53760 11.5081 13.9718 296.798 419.276 741.64 741.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 460 3.2e-05 4096 100 2976 361984 496.76 161.472 4491.49 4753.93 9904.07 9904.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1550 0.000128 4096 340 2016 136192 23.101 28.3788 860.639 838.986 1751.18 1751.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1970 0.000256 2048 350 1392 71904 7.05888 145.685 209.758 362.546 362.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 350 3.2e-05 4096 97 1968 188160 2405.28 746.688 4170.03 22057 29380.5 29381.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1510 0.000128 4096 480 3168 127008 23.1009 28.3651 1361.95 838.877 2252.37 2252.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 900 6.4e-05 4096 350 1776 186368 104.404 55.6562 1315.21 1674.62 3150.03 3150.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1330 0.000256 2048 310 2400 65408 5.83613 7.17539 256.001 209.673 478.758 478.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 840 0.000128 1024 290 1152 94976 15.7725 6.84032 109.103 209.561 341.432 341.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1190 0.000128 4096 290 3648 127232 36.7609 28.3635 1624.41 837.796 2527.44 2527.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 980 0.000256 4096 330 1680 53760 11.5539 13.9881 244.601 419.593 689.821 689.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 460 3.2e-05 4096 100 2976 360192 499.765 162.137 3678.91 4764.46 9105.66 9105.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1550 0.000128 4096 340 2016 136080 23.1406 28.3942 707.828 837.994 1597.43 1597.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1970 0.000256 2048 350 1392 71736 7.0519 119.855 209.455 336.406 336.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 48 350 3.2e-05 4096 97 1968 188160 2411.7 747.655 4189.12 22065.9 29415.9 29417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1510 0.000128 4096 480 3168 126672 23.124 28.3844 1119.53 837.984 2009.1 2009.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 48 900 6.4e-05 4096 350 1776 186816 104.65 55.724 1195.7 1674.95 3031.15 3031.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1330 0.000256 2048 310 2400 65520 5.85325 7.05226 211.419 209.824 434.22 434.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 840 0.000128 1024 290 1152 94080 15.8791 6.84179 88.8659 209.634 321.377 321.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1190 0.000128 4096 290 3648 127008 36.9238 28.3809 1337.6 838.004 2241.02 2241.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 980 0.000256 4096 330 1680 53312 11.4601 13.9285 776.823 417.48 1219.77 1219.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 460 3.2e-05 4096 100 2976 358400 498.261 162.125 3315.07 4792.95 8768.78 8769.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1550 0.000128 4096 340 2016 135744 23.0207 28.3277 641.01 838.354 1530.78 1530.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1970 0.000256 2048 350 1392 71680 7.05782 107.94 209.449 324.491 324.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 350 3.2e-05 4096 97 1968 186368 2411.64 748.177 4302.55 22139.8 29603.6 29604.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1510 0.000128 4096 480 3168 126784 22.9939 28.3287 1010.76 838.294 1900.45 1900.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 900 6.4e-05 4096 350 1776 186368 104.205 55.5996 1095.66 1675.25 2930.85 2930.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1330 0.000256 2048 310 2400 64960 5.7969 7.09152 189.855 208.777 411.594 411.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 840 0.000128 1024 290 1152 93184 15.6251 6.81546 79.7984 207.306 309.702 309.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1190 0.000128 4096 290 3648 127232 36.7108 28.3417 1213.05 838.42 2116.63 2116.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 980 0.000256 4096 330 1680 53760 11.4934 13.9583 450.821 418.631 894.985 895.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 460 3.2e-05 4096 100 2976 364544 494.576 161.147 6915.27 4748.84 12320.2 12320.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1550 0.000128 4096 340 2016 136320 23.0674 28.3577 1314.33 841.492 2207.32 2207.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1970 0.000256 2048 350 1392 71936 7.06486 223.818 209.516 440.442 440.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 350 3.2e-05 4096 97 1968 189440 2403.28 745.725 3780.13 22034.9 28965.5 28966.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1510 0.000128 4096 480 3168 127104 23.0652 28.3476 2080.94 838.008 2970.44 2970.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 900 6.4e-05 4096 350 1776 187392 104.219 55.5933 2011.94 1675.55 3847.44 3847.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1330 0.000256 2048 310 2400 65536 5.83066 7.0895 388.519 209.351 610.861 610.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 840 0.000128 1024 290 1152 95232 15.657 6.82586 165.094 208.953 396.697 396.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1190 0.000128 4096 290 3648 127744 36.72 28.346 2494.61 838.166 3397.95 3398.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 980 0.000256 4096 330 1680 53504 11.4876 13.9592 291.996 418.611 736.136 736.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 460 3.2e-05 4096 100 2976 360448 496.926 161.165 4424.65 4752.12 9835.25 9835.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1550 0.000128 4096 340 2016 135936 23.0576 28.3273 850.032 837.609 1739.1 1739.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1970 0.000256 2048 350 1392 71808 7.06022 144.314 209.499 360.915 360.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 350 3.2e-05 4096 97 1968 188416 2407.39 747.015 3481.55 22104.9 28742.2 28743.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1510 0.000128 4096 480 3168 126720 23.056 28.3211 1344.16 837.611 2233.22 2233.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 900 6.4e-05 4096 350 1776 187392 104.279 55.5827 1308.96 1677.14 3146.1 3146.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1330 0.000256 2048 310 2400 65280 5.81837 7.04026 251.533 209.384 473.85 473.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 840 0.000128 1024 290 1152 94208 15.7908 6.82995 105.809 209.2 337.78 337.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1190 0.000128 4096 290 3648 126976 36.6764 28.3316 1604.1 836.347 2505.56 2505.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 980 0.000256 4096 330 1680 53376 11.4649 13.9264 245.932 417.323 688.725 688.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 460 3.2e-05 4096 100 2976 356352 498.229 161.501 3674.05 4767.5 9101.69 9102.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1550 0.000128 4096 340 2016 135936 23.0461 28.3349 716.832 837.462 1605.75 1605.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1970 0.000256 2048 350 1392 71808 7.05331 121.467 209.549 338.111 338.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 350 3.2e-05 4096 97 1968 187392 2410.02 746.856 3698.06 22075.7 28932.1 28933.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1510 0.000128 4096 480 3168 126720 23.0364 28.3372 1129.02 837.654 2018.13 2018.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 900 6.4e-05 4096 350 1776 185856 104.411 55.6052 1091.46 1673.74 2925.36 2925.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1330 0.000256 2048 310 2400 64896 5.80288 7.0113 207.716 208.7 429.309 429.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 840 0.000128 1024 290 1152 92160 15.6469 6.79782 86.1554 206.452 315.21 315.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1190 0.000128 4096 290 3648 127488 36.7288 28.3363 1355.44 837.481 2258.1 2258.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 980 0.000256 4096 330 1680 53248 11.4954 13.967 216.352 419.24 661.137 661.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 460 3.2e-05 4096 100 2976 360448 496.871 161.164 3279.19 4752.68 8690.29 8690.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1550 0.000128 4096 340 2016 135680 23.0496 28.3259 631.398 836.907 1519.75 1519.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1970 0.000256 2048 350 1392 71680 7.04928 106.676 209.471 323.239 323.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 16 48 350 3.2e-05 4096 97 1968 184320 2420.58 749.154 3678.94 22183.2 29033.3 29034.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1510 0.000128 4096 480 3168 126464 23.0685 28.3134 994.079 836.82 1882.35 1882.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 16 48 900 6.4e-05 4096 350 1776 186368 104.118 55.5479 1063.49 1672.11 2895.4 2895.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1330 0.000256 2048 310 2400 65024 5.82922 7.03638 184.041 209.73 406.708 406.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 840 0.000128 1024 290 1152 94208 15.812 6.83376 77.9766 209.499 310.273 310.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1190 0.000128 4096 290 3648 126976 36.7467 28.3204 1190.45 836.942 2092.56 2092.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 980 0.000256 4096 330 1680 53856 11.5444 13.9865 444.895 419.247 889.758 889.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 460 3.2e-05 4096 100 2976 364032 495.9 161.494 6845.4 4750.06 12253.3 12253.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1550 0.000128 4096 340 2016 136368 23.1194 28.3955 1304.95 837.893 2194.43 2194.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1970 0.000256 2048 350 1392 71928 7.08323 220.65 209.542 437.319 437.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 350 3.2e-05 4096 97 1968 190080 2143.81 666.394 3628.09 19672.1 26111.7 26112.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1510 0.000128 4096 480 3168 127008 23.1096 28.3903 2073.19 837.869 2962.64 2962.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 900 6.4e-05 4096 350 1776 187200 104.625 55.7011 1991.01 1675.11 3826.58 3826.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1330 0.000256 2048 310 2400 65664 5.85114 7.04925 387.719 209.717 610.408 610.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 840 0.000128 1024 290 1152 95616 15.6914 7.32794 163.28 208.817 395.275 395.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1190 0.000128 4096 290 3648 127584 36.8239 28.3812 2489.49 838.086 3392.89 3392.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 980 0.000256 4096 330 1680 53568 11.4918 13.9612 306.737 418.307 750.575 750.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 460 3.2e-05 4096 100 2976 359424 497.943 161.612 4649.6 4750.23 10059.8 10060.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1550 0.000128 4096 340 2016 136224 23.085 28.3754 891.082 838.788 1781.4 1781.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1970 0.000256 2048 350 1392 71856 7.05734 151.546 209.653 368.3 368.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 350 3.2e-05 4096 97 1968 188928 2404.34 746.845 3357.48 22065.4 28575.4 28576.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1510 0.000128 4096 480 3168 127008 23.0802 28.3782 1420.45 838.648 2310.64 2310.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 900 6.4e-05 4096 350 1776 186624 104.376 55.6564 1363.5 1676.4 3200.07 3200.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1330 0.000256 2048 310 2400 65376 5.82422 7.02336 266.156 209.189 488.263 488.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 840 0.000128 1024 290 1152 94464 15.5743 6.84218 112.026 207.483 342.075 342.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1190 0.000128 4096 290 3648 127296 36.7899 28.3804 1696.56 838.76 2600.6 2600.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 980 0.000256 4096 330 1680 53568 11.518 13.974 259.718 418.419 703.711 703.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 460 3.2e-05 4096 100 2976 359424 498.886 161.768 3951.54 4749.77 9362.35 9362.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1550 0.000128 4096 340 2016 136080 23.1096 28.3842 757.793 837.716 1647.08 1647.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1970 0.000256 2048 350 1392 71712 7.06842 128.391 209.318 344.822 344.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 350 3.2e-05 4096 97 1968 186624 2414.32 747.332 3245.8 22039.1 28447.9 28449.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1510 0.000128 4096 480 3168 126576 23.0968 28.3977 1206.51 837.71 2095.79 2095.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 900 6.4e-05 4096 350 1776 184896 104.671 55.6462 1152.77 1669.51 2982.73 2982.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1330 0.000256 2048 310 2400 65232 5.83334 7.03824 226.162 209.243 448.35 448.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 840 0.000128 1024 290 1152 93312 15.8942 6.84051 94.7312 208.984 326.607 326.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1190 0.000128 4096 290 3648 127008 36.8027 28.3869 1442.1 835.399 2342.79 2342.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 980 0.000256 4096 330 1680 53568 11.4729 13.9547 262.232 419.155 706.896 706.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 460 3.2e-05 4096 100 2976 350208 498.799 161.414 3863.62 4753.37 9277.6 9277.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1550 0.000128 4096 340 2016 135360 22.9979 28.3191 756.454 836.495 1644.34 1644.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1970 0.000256 2048 350 1392 71712 7.05357 130.013 209.725 346.835 346.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 350 3.2e-05 4096 97 1968 184320 2686.97 828.877 3464.47 24515.2 31497 31498.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1510 0.000128 4096 480 3168 126144 23.0052 28.332 1205.39 836.486 2093.29 2093.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 900 6.4e-05 4096 350 1776 184320 104.241 55.522 1151.1 1671.29 2982.28 2982.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1330 0.000256 2048 310 2400 65088 5.81427 7.03926 227.586 209.614 450.13 450.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 840 0.000128 1024 290 1152 92160 15.4484 6.77866 94.0098 204.618 321.017 321.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1190 0.000128 4096 290 3648 126720 36.6568 28.3144 1445.79 836.655 2347.52 2347.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 980 0.000256 4096 330 1680 53760 11.4887 13.9688 440.533 418.575 884.646 884.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 460 3.2e-05 4096 100 2976 366080 492.518 160.845 6826.54 4742.74 12223 12223.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1550 0.000128 4096 340 2016 136320 23.0884 28.375 1290.02 841.324 2182.88 2182.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1970 0.000256 2048 350 1392 71920 7.05779 217.149 209.525 433.776 433.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 350 3.2e-05 4096 97 1968 189440 2402.94 746.153 2430.43 22040.9 27621.9 27623.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1510 0.000128 4096 480 3168 127040 23.0687 28.3869 2047.98 838.139 2937.65 2937.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 900 6.4e-05 4096 350 1776 187520 104.23 55.6664 1971.79 1675.74 3807.56 3807.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1330 0.000256 2048 310 2400 65440 5.82246 7.03322 378.931 209.317 601.176 601.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 840 0.000128 1024 290 1152 96000 15.693 6.84122 159.729 209.68 392.103 392.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1190 0.000128 4096 290 3648 127680 36.7711 28.3774 2457.14 838.345 3360.74 3360.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 980 0.000256 4096 330 1680 53440 11.4668 13.9469 311.131 418.016 754.642 754.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 460 3.2e-05 4096 100 2976 363520 494.959 161.674 4814.53 4752.85 10224.4 10224.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1550 0.000128 4096 340 2016 136000 23.0282 28.3361 913.072 836.686 1801.2 1801.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1970 0.000256 2048 350 1392 71840 7.07923 155.042 209.469 371.635 371.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 350 3.2e-05 4096 97 1968 189440 2399.13 745.362 3246.29 22038.1 28430.3 28431.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1510 0.000128 4096 480 3168 126720 23.0277 28.3316 1454.66 836.601 2342.69 2342.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 900 6.4e-05 4096 350 1776 186880 104.216 55.5877 1397.57 1675.65 3233.16 3233.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1330 0.000256 2048 310 2400 65280 5.80038 7.0144 272.146 209.102 494.137 494.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 840 0.000128 1024 290 1152 92160 15.6292 6.79693 111.925 206.286 340.799 340.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1190 0.000128 4096 290 3648 126720 36.6351 28.3168 1730.4 835.003 2630.46 2630.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 980 0.000256 4096 330 1680 53280 11.4934 13.9687 256.157 418.897 700.594 700.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 460 3.2e-05 4096 100 2976 360960 494.614 161.369 3947.22 4763.01 9366.61 9366.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1550 0.000128 4096 340 2016 135840 23.0944 28.3679 750.482 838.806 1640.82 1640.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1970 0.000256 2048 350 1392 71760 7.05331 127.853 209.694 344.644 344.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 350 3.2e-05 4096 97 1968 184320 2686.64 829.848 3092.01 24503 31113.1 31114.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1510 0.000128 4096 480 3168 126720 23.0946 28.3685 1203.09 838.819 2093.45 2093.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 900 6.4e-05 4096 350 1776 186240 104.212 55.5848 1147.6 1671.03 2978.56 2978.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1330 0.000256 2048 310 2400 65280 5.81222 7.03891 224.76 209.481 447.182 447.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 840 0.000128 1024 290 1152 92160 15.6769 6.81296 92.6955 206.62 321.964 322.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1190 0.000128 4096 290 3648 126720 36.719 28.3464 1434.3 836.311 2335.78 2335.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 980 0.000256 4096 330 1680 53120 11.4642 13.9264 239.554 417.653 682.676 682.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 460 3.2e-05 4096 100 2976 358400 500.347 162.11 3635.07 4786.32 9084.25 9084.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1550 0.000128 4096 340 2016 135680 23.0435 28.3305 696.559 836.738 1584.75 1584.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1970 0.000256 2048 350 1392 71680 7.05939 118.968 209.709 335.781 335.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 350 3.2e-05 4096 97 1968 189440 2670.71 825.421 3136.63 24409.3 31043.5 31044.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1510 0.000128 4096 480 3168 126080 23.0571 28.3244 1106.24 836.729 1994.42 1994.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 900 6.4e-05 4096 350 1776 184320 103.896 55.3078 1057.07 1664.75 2881.15 2881.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1330 0.000256 2048 310 2400 64640 5.7999 7.02774 207.416 208.861 429.192 429.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 840 0.000128 1024 290 1152 92160 15.6538 6.79635 87.3299 206.75 316.678 316.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1190 0.000128 4096 290 3648 125440 36.7123 28.2953 1312.57 833.42 2211.1 2211.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 980 0.000256 4096 330 1700 53440 11.5219 13.9622 763.059 419.088 1207.71 1207.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 460 3.2e-05 4096 100 3000 362496 496.332 161.7 6016.1 4778.86 11453.4 11453.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1550 0.000128 4096 340 2000 136384 23.081 28.3425 2104.14 837.911 2993.55 2993.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1970 0.000256 2048 350 1400 71968 7.12256 195.813 209.581 412.561 412.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 350 3.2e-05 4096 97 2000 192000 2133.19 662.929 4350.08 19606.3 26753.7 26754.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1510 0.000128 4096 480 3200 127040 23.0188 28.3339 1830.11 837.707 2719.24 2719.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 900 6.4e-05 4096 350 1750 189696 103.981 55.5848 3346.34 1675.11 5181.15 5181.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1330 0.000256 2048 310 2400 65856 5.84429 7.04102 342.343 209.581 564.881 564.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 840 0.000128 1024 290 1150 94208 15.8348 6.85088 142.319 209.572 374.733 374.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1190 0.000128 4096 290 3650 127616 36.714 28.3425 2188.21 837.917 3091.29 3091.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 980 0.000256 4096 330 1700 53248 11.5101 13.946 757.701 418.702 1201.94 1202.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 460 3.2e-05 4096 100 3000 362496 497.166 161.715 3831.46 4759.71 9250.42 9250.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1550 0.000128 4096 340 2000 136320 23.1256 28.346 2072.52 838.202 2962.27 2962.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1970 0.000256 2048 350 1400 71936 7.08586 124.311 209.643 341.08 341.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 350 3.2e-05 4096 97 2000 191488 2139.67 663.904 4344.58 19632.8 26782.2 26783.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1510 0.000128 4096 480 3200 126976 23.062 28.3361 1162.03 838.138 2051.64 2051.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 900 6.4e-05 4096 350 1750 189440 104.062 55.5937 3365.97 1675.82 5201.58 5201.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1330 0.000256 2048 310 2400 65664 5.82675 7.04102 216.457 209.441 438.837 438.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 840 0.000128 1024 290 1150 93184 15.8369 6.84778 90.5027 208.99 322.329 322.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1190 0.000128 4096 290 3650 127488 36.7377 28.3437 1386.27 838.362 2289.82 2289.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 980 0.000256 4096 330 1700 53184 11.5057 13.9489 753.316 419.158 1198.01 1198.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 460 3.2e-05 4096 100 3000 359424 498.174 161.981 3117.49 4768.02 8546.07 8546.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1550 0.000128 4096 340 2000 136320 23.089 28.332 2167.78 838.62 3057.91 3057.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1970 0.000256 2048 350 1400 71904 7.08624 101.735 209.786 318.652 318.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 350 3.2e-05 4096 97 2000 190464 2137.11 663.531 4343.48 19639.8 26785.2 26786.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1510 0.000128 4096 480 3200 126912 23.011 28.3263 953.079 838.542 1843.04 1843.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 900 6.4e-05 4096 350 1750 188928 103.963 55.5807 3358.14 1674.4 5192.24 5192.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1330 0.000256 2048 310 2400 65664 5.81446 7.04717 177.314 209.671 399.92 399.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 840 0.000128 1024 290 1150 92160 15.8455 6.8247 73.4001 208.485 304.717 304.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1190 0.000128 4096 290 3650 127104 36.6946 28.3237 1133.7 837.899 2036.73 2036.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 980 0.000256 4096 330 1700 53440 11.5937 13.9899 623.673 419.594 1068.93 1069.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 460 3.2e-05 4096 100 3000 362240 498.601 162.06 5568.45 4765.06 10994.5 10994.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1550 0.000128 4096 340 2000 136320 23.1716 28.3933 1054.36 842.427 1948.43 1948.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1970 0.000256 2048 350 1400 71960 7.09178 181.01 209.815 397.959 398.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 350 3.2e-05 4096 97 2000 192000 2142.8 664.484 3672.3 19628.1 26109 26110
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1510 0.000128 4096 480 3200 127040 23.1691 28.3853 1696.1 838.677 2586.41 2586.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 900 6.4e-05 4096 350 1750 189440 104.452 55.7074 2638.7 1677.01 4476.01 4476.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1330 0.000256 2048 310 2400 65840 5.86166 7.05146 316.469 209.821 539.278 539.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 840 0.000128 1024 290 1150 94080 15.9226 7.25594 132.667 209.812 365.814 365.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1190 0.000128 4096 290 3650 127520 36.8886 28.4119 2023.35 838.75 2927.5 2927.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 980 0.000256 4096 330 1700 53280 11.5361 13.97 603.618 418.943 1048.15 1048.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 460 3.2e-05 4096 100 3000 360960 499.014 162.154 3566.35 4770.15 8998.06 8998.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1550 0.000128 4096 340 2000 136320 23.0851 28.3834 678.908 838.99 1569.44 1569.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1970 0.000256 2048 350 1400 71920 7.10083 116.426 209.81 333.379 333.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 350 3.2e-05 4096 97 2000 192000 2142.85 663.957 3862.74 19621.1 26291.9 26292.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1510 0.000128 4096 480 3200 127040 23.0991 28.3734 1091.81 838.884 1982.24 1982.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 900 6.4e-05 4096 350 1750 189440 104.135 55.6687 2492.4 1677.21 4329.55 4329.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1330 0.000256 2048 310 2400 65600 5.82451 7.03283 203.401 209.503 425.835 425.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 840 0.000128 1024 290 1150 93440 15.9268 6.84381 85.2109 209.858 318.014 318.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1190 0.000128 4096 290 3650 127360 36.8157 28.3984 1299.68 839.013 2204.01 2204.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 980 0.000256 4096 330 1700 53280 11.5929 13.9948 652.742 419.545 1097.96 1098.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 460 3.2e-05 4096 100 3000 357120 500.613 162.146 2944.26 4763.21 8370.62 8370.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1550 0.000128 4096 340 2000 136080 23.2257 28.3806 1791.94 838.221 2681.85 2681.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1970 0.000256 2048 350 1400 71880 7.06541 97.1244 209.789 314.02 314.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 350 3.2e-05 4096 97 2000 190080 2150.88 665.908 3830.81 19661.3 26310.2 26311.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1510 0.000128 4096 480 3200 126720 23.1563 28.3771 910.336 838.147 1800.09 1800.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 900 6.4e-05 4096 350 1750 189120 104.437 55.7056 2462 1675.53 4297.8 4297.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1330 0.000256 2048 310 2400 65760 5.85728 7.09091 170.152 209.801 392.976 393.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 840 0.000128 1024 290 1150 92160 15.9814 6.85875 70.3717 209.027 302.4 302.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1190 0.000128 4096 290 3650 127200 36.8831 28.3812 1083.57 838.253 1987.19 1987.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 980 0.000256 4096 330 1700 53120 11.506 13.9489 646.169 418.122 1089.83 1089.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 460 3.2e-05 4096 100 3000 358400 500.536 162.488 2542.2 4781.01 7986.64 7986.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1550 0.000128 4096 340 2000 136000 23.1444 28.3278 1775.65 836.873 2664.07 2664.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1970 0.000256 2048 350 1400 71840 7.06742 84.054 209.61 300.775 300.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 350 3.2e-05 4096 97 2000 192000 2139.98 663.264 3864.06 19615.5 26284.2 26285.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1510 0.000128 4096 480 3200 126720 23.0485 28.3458 782.159 836.81 1670.44 1670.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 900 6.4e-05 4096 350 1750 189440 104.083 55.6112 2912.61 1676.05 4748.5 4748.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1330 0.000256 2048 310 2400 65280 5.81283 7.01987 145.368 209.091 367.366 367.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 840 0.000128 1024 290 1150 89600 15.82 6.82515 59.1389 206.337 288.283 288.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1190 0.000128 4096 290 3650 126720 36.6472 28.3137 929.316 835.091 1829.48 1829.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 980 0.000256 4096 330 1700 53376 11.516 13.9761 498.664 419.461 943.7 943.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 460 3.2e-05 4096 100 3000 360960 498.035 161.811 7541.73 4759.68 12961.6 12961.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1550 0.000128 4096 340 2000 136416 23.0818 28.3709 1429.73 839.074 2320.34 2320.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1970 0.000256 2048 350 1400 71952 7.1008 246.193 209.82 463.159 463.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 350 3.2e-05 4096 97 2000 192000 2128.13 663.241 4840.56 19604.6 27237.8 27238.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1510 0.000128 4096 480 3200 127008 23.0823 28.3709 2305.03 838.901 3195.46 3195.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 50 900 6.4e-05 4096 350 1750 189312 103.941 55.6521 2289.16 1676.53 4125.42 4125.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1330 0.000256 2048 310 2400 65856 5.83104 7.05658 430.38 209.767 653.105 653.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 840 0.000128 1024 290 1150 93696 15.8594 6.83834 181.587 209.476 413.918 414.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1190 0.000128 4096 290 3650 127488 36.7452 28.3566 2738.94 838.579 3642.73 3642.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 980 0.000256 4096 330 1700 53184 11.4718 13.9525 866.949 419.2 1311.66 1311.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 460 3.2e-05 4096 100 3000 359424 498.121 161.939 4666.35 4769.49 10096.3 10096.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1550 0.000128 4096 340 2000 136320 23.0318 28.3397 888.424 838.708 1778.58 1778.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1970 0.000256 2048 350 1400 71904 7.07818 153.025 209.807 369.957 370.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 50 350 3.2e-05 4096 97 2000 190464 2130.17 663.642 4853.94 19637.9 27286.9 27287.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1510 0.000128 4096 480 3200 126912 23.0205 28.3397 1432.99 838.638 2323.07 2323.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 50 900 6.4e-05 4096 350 1750 188928 103.804 55.5878 1481.44 1674.56 3315.52 3315.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1330 0.000256 2048 310 2400 65664 5.81994 7.06474 267.144 209.641 489.742 489.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 840 0.000128 1024 290 1150 92160 15.8451 6.82803 110.508 208.509 341.845 341.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1190 0.000128 4096 290 3650 127104 36.6968 28.3218 1700.18 837.664 2602.97 2603.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 980 0.000256 4096 330 1700 52992 11.4797 13.9571 856.906 418.028 1300.45 1300.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 460 3.2e-05 4096 100 3000 359424 497.939 161.601 3825.5 4747.29 9232.72 9233.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1550 0.000128 4096 340 2000 136224 23.0813 28.382 727.174 838.101 1616.81 1616.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1970 0.000256 2048 350 1400 71856 7.11066 125.127 209.619 341.899 341.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 350 3.2e-05 4096 97 2000 191232 2135.17 664.955 4823.75 19629.3 27254.5 27255.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1510 0.000128 4096 480 3200 126720 23.0806 28.3926 1172.96 838.104 2062.61 2062.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 900 6.4e-05 4096 350 1750 188928 104.022 55.6404 3494.5 1675.29 5329.59 5329.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1330 0.000256 2048 310 2400 65376 5.81667 7.02461 218.939 209.125 440.977 441.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 840 0.000128 1024 290 1150 92160 15.7658 6.81779 91.5365 207.347 321.63 321.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1190 0.000128 4096 290 3650 127296 36.8328 28.3805 1397.18 838.218 2300.72 2300.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 980 0.000256 4096 330 1700 52608 11.4723 13.9325 846.365 417.681 1289.53 1289.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 460 3.2e-05 4096 100 3000 356352 498.164 161.513 3230.47 4751.04 8641.57 8641.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1550 0.000128 4096 340 2000 135936 23.0509 28.3262 620.317 838.016 1509.79 1509.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1970 0.000256 2048 350 1400 71808 7.11066 106.682 209.767 323.604 323.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 350 3.2e-05 4096 97 2000 190464 2133.75 663.669 5327.33 19687.3 27814.5 27815.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1510 0.000128 4096 480 3200 126720 23.0515 28.3224 999.156 837.954 1888.56 1888.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 900 6.4e-05 4096 350 1750 188928 103.967 55.6059 3457.31 1674.74 5291.75 5291.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1330 0.000256 2048 310 2400 65280 5.80784 7.03078 187.148 208.825 408.882 408.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 840 0.000128 1024 290 1150 89088 15.8785 6.80176 75.4363 206.54 304.824 304.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1190 0.000128 4096 290 3650 126720 36.7413 28.3382 1189.92 838.12 2093.23 2093.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 980 0.000256 4096 330 1700 53424 11.5589 13.9899 458.744 419.128 903.503 903.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 460 3.2e-05 4096 100 3000 360192 499.52 162.08 6920.24 4775.27 12357.5 12357.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1550 0.000128 4096 340 2000 136304 23.1474 28.3828 1320.8 849.711 2222.12 2222.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1970 0.000256 2048 350 1400 71904 7.05498 226.423 209.465 442.987 443.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 350 3.2e-05 4096 97 2000 191744 2146.49 664.834 4129.82 19619.3 26561.7 26562.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1510 0.000128 4096 480 3200 127008 23.1452 28.3771 2111.57 837.671 3000.84 3000.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 900 6.4e-05 4096 350 1750 189504 104.241 55.7027 2042.4 1674.92 3877.4 3877.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1330 0.000256 2048 310 2400 65856 5.85747 7.04717 395.562 209.596 618.137 618.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 840 0.000128 1024 290 1150 93184 15.9591 6.83827 167.256 209.31 399.525 399.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1190 0.000128 4096 290 3650 127456 36.852 28.3812 2514.22 837.8 3417.36 3417.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 980 0.000256 4096 330 1700 53312 11.5098 13.969 293.597 419.288 738.45 738.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 460 3.2e-05 4096 100 3000 358400 499.38 162.275 4389.04 4773.26 9824.36 9824.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1550 0.000128 4096 340 2000 136192 23.0845 28.3767 839.864 839.094 1730.5 1730.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1970 0.000256 2048 350 1400 71792 7.09632 143.742 209.551 360.432 360.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 350 3.2e-05 4096 97 2000 189952 2138.12 665.234 4113.22 19666.9 26584.8 26585.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1510 0.000128 4096 480 3200 127008 23.0871 28.3668 1350.16 838.887 2240.58 2240.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 900 6.4e-05 4096 350 1750 189056 103.986 55.6598 1299.87 1674.64 3134.29 3134.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1330 0.000256 2048 310 2400 65632 5.83146 7.13382 250.657 209.676 473.37 473.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 840 0.000128 1024 290 1150 93184 15.9104 6.83392 105.908 209.561 338.37 338.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1190 0.000128 4096 290 3650 127232 36.7627 28.3505 1599.77 837.696 2502.68 2502.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 980 0.000256 4096 330 1700 53088 11.5446 13.9875 240.077 419.122 684.81 684.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 460 3.2e-05 4096 100 3000 360192 499.801 162.145 3618.5 4758.8 9039.66 9040.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1550 0.000128 4096 340 2000 136080 23.1441 28.3935 691.518 837.113 1580.24 1580.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1970 0.000256 2048 350 1400 71736 7.05331 117.97 209.374 334.44 334.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 50 350 3.2e-05 4096 97 2000 190848 2141.95 664.977 4174.8 19597.8 26580.8 26581.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1510 0.000128 4096 480 3200 126672 23.1309 28.3873 1104.57 837.045 1993.21 1993.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 50 900 6.4e-05 4096 350 1750 188160 104.412 55.7264 1168.58 1673.07 3001.92 3002.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1330 0.000256 2048 310 2400 65520 5.85523 7.05315 205.91 209.676 428.566 428.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 840 0.000128 1024 290 1150 91392 16.1116 6.84032 84.738 209.401 317.248 317.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1190 0.000128 4096 290 3650 127008 36.9119 28.3799 1312.98 837.069 2215.44 2215.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 980 0.000256 4096 330 1700 52864 11.4627 13.9318 754.51 417.277 1197.26 1197.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 460 3.2e-05 4096 100 3000 358400 498.278 162.129 3248.78 4769.89 8679.46 8679.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1550 0.000128 4096 340 2000 135744 23.0318 28.3326 620.111 837.605 1509.15 1509.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1970 0.000256 2048 350 1400 71680 7.05165 105.97 209.354 322.417 322.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 50 350 3.2e-05 4096 97 2000 189952 2133.88 664.567 4289.13 19638.1 26726.9 26727.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1510 0.000128 4096 480 3200 126784 23.0093 28.3266 997.407 837.508 1886.33 1886.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 50 900 6.4e-05 4096 350 1750 188160 103.9 55.5804 1065.99 1673.68 2899.29 2899.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1330 0.000256 2048 310 2400 64960 5.79549 7.00256 185.57 208.577 407.019 407.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 840 0.000128 1024 290 1150 89600 15.9057 6.81299 76.0793 207.11 306.062 306.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1190 0.000128 4096 290 3650 127232 36.6883 28.3291 1186.68 837.795 2089.6 2089.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 980 0.000256 4096 330 1700 53248 11.4924 13.9546 454.856 418.634 899.019 899.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 460 3.2e-05 4096 100 3000 362496 497.169 161.728 6891.99 4775.4 12326.7 12327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1550 0.000128 4096 340 2000 136320 23.0654 28.3537 1304.87 838.123 2194.49 2194.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1970 0.000256 2048 350 1400 71936 7.09034 224.433 209.606 441.173 441.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 350 3.2e-05 4096 97 2000 191488 2133.77 663.92 3848.64 19616.7 26264.3 26265.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1510 0.000128 4096 480 3200 126976 23.0468 28.3457 2095.98 838.004 2985.46 2985.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 900 6.4e-05 4096 350 1750 189440 103.878 55.5892 2017.86 1675.55 3853.02 3853.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1330 0.000256 2048 310 2400 65664 5.81683 7.04307 388.351 209.351 610.633 610.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 840 0.000128 1024 290 1150 93184 15.8362 6.82771 162.646 208.954 394.423 394.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1190 0.000128 4096 290 3650 127488 36.74 28.3484 2487.9 838.201 3391.29 3391.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 980 0.000256 4096 330 1700 52992 11.4953 13.9438 293.553 418.673 737.749 737.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 460 3.2e-05 4096 100 3000 360448 496.944 161.135 4454.08 4770.66 9883.2 9883.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1550 0.000128 4096 340 2000 135936 23.042 28.3238 845.707 837.874 1735.02 1735.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1970 0.000256 2048 350 1400 71808 7.07379 145.246 209.631 361.992 362.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 350 3.2e-05 4096 97 2000 190464 2139.14 664.994 3537.17 19676.5 26019.1 26020.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1510 0.000128 4096 480 3200 126720 23.0748 28.3195 1363.24 837.767 2252.48 2252.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 900 6.4e-05 4096 350 1750 189440 103.851 55.5807 1311.25 1677.47 3148.29 3148.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1330 0.000256 2048 310 2400 65536 5.8232 7.08573 251.203 209.376 473.564 473.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 840 0.000128 1024 290 1150 92160 15.9533 7.18848 103.914 209.239 336.453 336.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1190 0.000128 4096 290 3650 126976 36.6627 28.3183 1614.52 836.511 2516.11 2516.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 980 0.000256 4096 330 1700 52608 11.4593 13.9301 249.141 417.165 691.777 691.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 460 3.2e-05 4096 100 3000 356352 498.186 161.532 3734.92 4746.44 9141.48 9141.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1550 0.000128 4096 340 2000 135936 23.0386 28.3341 721.541 837.138 1610.13 1610.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1970 0.000256 2048 350 1400 71808 7.12291 123.345 209.562 340.074 340.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 350 3.2e-05 4096 97 2000 190464 2135.59 663.705 3779.71 19612.6 26192.9 26193.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1510 0.000128 4096 480 3200 126720 23.0359 28.3197 1151.2 837.131 2039.76 2039.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 900 6.4e-05 4096 350 1750 188928 103.979 55.5909 1113.85 1673.11 2946.66 2946.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1330 0.000256 2048 310 2400 65280 5.80224 6.99574 211.668 208.613 433.152 433.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 840 0.000128 1024 290 1150 89088 15.8763 6.79997 85.4275 206.332 314.592 314.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1190 0.000128 4096 290 3650 126720 36.7633 28.3283 1363.21 837.321 2265.73 2265.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 980 0.000256 4096 330 1700 52736 11.4913 13.9551 221.834 418.976 666.339 666.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 460 3.2e-05 4096 100 3000 360448 496.742 161.193 3366.49 4749.54 8774.37 8774.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1550 0.000128 4096 340 2000 135680 23.0421 28.3232 640.932 836.281 1528.65 1528.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1970 0.000256 2048 350 1400 71680 7.21766 109.336 209.436 326.033 326.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 350 3.2e-05 4096 97 2000 188416 2136.66 664.48 3712.43 19665.2 26180.1 26181.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1510 0.000128 4096 480 3200 126464 23.052 28.3202 1025.16 836.287 1912.9 1912.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 16 50 900 6.4e-05 4096 350 1750 188416 103.793 55.5475 1081.37 1671.08 2911.92 2912.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1330 0.000256 2048 310 2400 65536 5.83469 7.03078 188.526 209.516 410.98 411.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 840 0.000128 1024 290 1150 90112 16.1375 6.83056 76.5204 209.211 308.857 308.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1190 0.000128 4096 290 3650 126976 36.7235 28.3259 1224.74 836.299 2126.19 2126.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 980 0.000256 4096 330 1700 53280 11.546 13.9918 466.634 419.544 911.801 911.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 460 3.2e-05 4096 100 3000 361728 498.879 162.043 7084.05 4763.44 12508.8 12509.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1550 0.000128 4096 340 2000 136224 23.124 28.397 1342.24 838.543 2232.38 2232.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1970 0.000256 2048 350 1400 71928 7.06355 228.641 209.788 445.538 445.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 350 3.2e-05 4096 97 2000 191232 2138.66 665.412 3723.87 19636.7 26165.9 26167.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1510 0.000128 4096 480 3200 126864 23.113 28.3801 2163.19 838.414 3053.17 3053.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 900 6.4e-05 4096 350 1750 189504 104.279 55.7264 2079.12 1676.54 3915.8 3915.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1330 0.000256 2048 310 2400 65808 5.85722 7.05779 399.852 209.869 622.712 622.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 840 0.000128 1024 290 1150 93312 15.8843 7.02947 166.188 208.964 398.224 398.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1190 0.000128 4096 290 3650 127584 36.8374 28.3974 2578.75 838.563 3482.66 3482.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 980 0.000256 4096 330 1700 52992 11.4937 13.9622 330.643 418.397 774.578 774.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 460 3.2e-05 4096 100 3000 359424 497.959 161.631 5011.4 4753.64 10425 10425.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1550 0.000128 4096 340 2000 136224 23.0728 28.3772 952.741 838.916 1843.18 1843.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1970 0.000256 2048 350 1400 71856 7.05837 162.611 209.789 379.503 379.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 350 3.2e-05 4096 97 2000 191232 2136.31 664.926 3475.71 19642.2 25920.4 25921.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1510 0.000128 4096 480 3200 126720 23.073 28.3792 1533.52 838.8 2423.85 2423.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 900 6.4e-05 4096 350 1750 188928 104 55.6421 1471.12 1676.71 3307.6 3307.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1330 0.000256 2048 310 2400 65376 5.80995 7.05142 283.269 209.228 505.431 505.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 840 0.000128 1024 290 1150 92160 15.7453 6.82598 117.953 207.688 348.378 348.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1190 0.000128 4096 290 3650 127296 36.8074 28.3732 1826.74 838.998 2731.02 2731.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 980 0.000256 4096 330 1700 52704 11.5337 13.9796 269.82 418.427 713.843 713.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 460 3.2e-05 4096 100 3000 359424 498.99 161.77 4132.74 4747.87 9541.78 9542.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1550 0.000128 4096 340 2000 136080 23.1158 28.3924 784.026 837.72 1673.34 1673.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1970 0.000256 2048 350 1400 71712 7.04944 134.48 209.413 350.988 351.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 350 3.2e-05 4096 97 2000 186624 2413.91 747.427 3349.66 22033.2 28545.7 28546.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1510 0.000128 4096 480 3200 126576 23.1096 28.3935 1264.99 837.721 2154.29 2154.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 900 6.4e-05 4096 350 1750 188352 104.139 55.6399 1211.76 1669.51 3041.19 3041.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1330 0.000256 2048 310 2400 65232 5.84714 7.04275 234.149 209.246 456.362 456.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 840 0.000128 1024 290 1150 93312 15.8895 6.84602 99.1689 208.99 331.055 331.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1190 0.000128 4096 290 3650 127008 36.8176 28.3832 1505.15 835.415 2405.88 2405.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 980 0.000256 4096 330 1700 52992 11.4766 13.9538 258.513 418.862 702.887 702.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 460 3.2e-05 4096 100 3000 350208 498.779 161.375 3789.61 4749.36 9199.52 9199.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1550 0.000128 4096 340 2000 135360 23.0162 28.3463 735.28 835.917 1622.64 1622.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1970 0.000256 2048 350 1400 71712 7.10963 127.183 209.636 343.973 344.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 350 3.2e-05 4096 97 2000 188928 2399.11 743.028 3607.58 21954.4 28705.6 28706.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1510 0.000128 4096 480 3200 126144 23.0113 28.3162 1186.61 835.901 2073.91 2073.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 900 6.4e-05 4096 350 1750 186624 103.986 55.5192 1129.4 1670.14 2959.17 2959.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1330 0.000256 2048 310 2400 65088 5.82349 7.03267 221.026 209.466 443.421 443.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 840 0.000128 1024 290 1150 87552 15.78 6.78077 88.3543 204.479 315.552 315.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1190 0.000128 4096 290 3650 126720 36.6958 28.3262 1411.17 835.95 2312.24 2312.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 980 0.000256 4096 330 1700 52560 11.5425 13.9881 234.726 419.187 679.526 679.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 460 3.2e-05 4096 100 3000 357120 499.158 162.136 3554.11 4761.65 8977.45 8977.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1550 0.000128 4096 340 2000 135360 23.1506 28.3873 675.305 836.152 1563.07 1563.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1970 0.000256 2048 350 1400 71640 7.08314 116.724 209.607 333.455 333.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 18 50 350 3.2e-05 4096 97 2000 184320 2962.25 911.085 3563.18 26907.6 34351.9 34353.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1510 0.000128 4096 480 3200 126000 23.1526 28.3998 1087.63 836.157 1975.41 1975.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 18 50 900 6.4e-05 4096 350 1750 187200 104.367 55.6626 1119.95 1670.24 2950.35 2950.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1330 0.000256 2048 310 2400 65520 5.84499 7.04886 204.569 209.623 427.157 427.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 840 0.000128 1024 290 1150 92160 16.0331 6.84864 85.8261 209.178 318.041 318.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1190 0.000128 4096 290 3650 126720 36.908 28.3876 1295.94 842.044 2203.38 2203.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 980 0.000256 4096 330 1700 53280 11.4954 13.9653 449.966 418.45 893.961 894.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 460 3.2e-05 4096 100 3000 360960 498.894 162.15 6851.35 4783.88 12296.7 12297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1550 0.000128 4096 340 2000 136320 23.08 28.3739 1302.33 853.799 2207.66 2207.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1970 0.000256 2048 350 1400 71920 7.09018 224.305 209.562 441.003 441.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 350 3.2e-05 4096 97 2000 192000 2131.31 663.925 2522.51 19593.4 24912.4 24913.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1510 0.000128 4096 480 3200 127040 23.0845 28.3812 2095.71 837.885 2985.14 2985.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 900 6.4e-05 4096 350 1750 189440 103.967 55.6728 2007.67 1675.23 3842.67 3842.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1330 0.000256 2048 310 2400 65600 5.82963 7.03898 389.369 209.343 611.655 611.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 840 0.000128 1024 290 1150 93440 15.9314 6.83955 163.744 209.613 396.283 396.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1190 0.000128 4096 290 3650 127360 36.7839 28.3976 2491.34 838.039 3394.66 3394.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 980 0.000256 4096 330 1700 53120 11.4848 13.9511 309.153 418.176 752.847 752.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 460 3.2e-05 4096 100 3000 358400 500.588 162.498 4651.31 4780.89 10095.7 10096.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1550 0.000128 4096 340 2000 136000 23.0391 28.33 886.063 837.1 1774.61 1774.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1970 0.000256 2048 350 1400 71840 7.06765 152.458 209.636 369.205 369.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 350 3.2e-05 4096 97 2000 192000 2130.81 663.307 3291.71 19603.8 25690.8 25691.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1510 0.000128 4096 480 3200 126720 23.0339 28.3218 1429.75 836.922 2318.1 2318.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 900 6.4e-05 4096 350 1750 189440 103.745 55.5807 1373.43 1676.29 3209.17 3209.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1330 0.000256 2048 310 2400 65280 5.80198 7.03283 264.487 209.121 486.517 486.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 840 0.000128 1024 290 1150 89600 15.7937 6.80141 107.474 206.369 336.595 336.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1190 0.000128 4096 290 3650 126720 36.641 28.3098 1692.84 835.388 2593.29 2593.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 980 0.000256 4096 330 1700 52800 11.4975 13.9684 261.412 418.901 705.864 705.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 460 3.2e-05 4096 100 3000 353280 503.653 162.496 3966.75 4804.29 9437.59 9437.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1550 0.000128 4096 340 2000 135840 23.091 28.3685 762.747 838.802 1653.09 1653.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1970 0.000256 2048 350 1400 71760 7.06794 130.775 209.785 347.671 347.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 350 3.2e-05 4096 97 2000 188160 2402.74 745.013 3185.14 21986.5 28320.8 28322.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1510 0.000128 4096 480 3200 126720 23.0851 28.384 1238.36 838.811 2128.72 2128.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 900 6.4e-05 4096 350 1750 188160 103.804 55.5967 1173.3 1671.04 3003.87 3004.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1330 0.000256 2048 310 2400 65280 5.82672 7.03344 226.091 209.491 448.519 448.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 840 0.000128 1024 290 1150 88320 15.9853 6.80333 91.0744 206.619 320.64 320.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1190 0.000128 4096 290 3650 126720 36.715 28.3501 1471.29 836.236 2372.69 2372.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 980 0.000256 4096 330 1700 52480 11.4727 13.9245 238.499 417.27 681.247 681.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 460 3.2e-05 4096 100 3000 358400 500.337 162.082 3674.05 4782.72 9119.59 9119.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1550 0.000128 4096 340 2000 135680 23.0515 28.3238 696.648 836.072 1584.17 1584.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1970 0.000256 2048 350 1400 71680 7.0615 120.373 209.615 337.093 337.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 350 3.2e-05 4096 97 2000 189440 2670.15 825.299 3150.28 24381.2 31039 31040.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1510 0.000128 4096 480 3200 126080 23.0459 28.3145 1123.05 835.978 2010.47 2010.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 900 6.4e-05 4096 350 1750 186880 103.584 55.3041 1070.53 1663.22 2892.78 2892.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1330 0.000256 2048 310 2400 64640 5.80086 7.00272 207.956 208.667 429.513 429.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 840 0.000128 1024 290 1150 87040 16.1148 6.80141 82.6901 206.556 312.318 312.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1190 0.000128 4096 290 3650 125440 36.714 28.2798 1326.3 832.705 2224.1 2224.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 980 0.000256 4096 330 1700 52800 11.488 13.9726 230.953 418.857 675.35 675.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 460 3.2e-05 4096 100 3000 345600 501.132 161.628 3425.84 4764.47 8853.45 8853.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1550 0.000128 4096 340 2000 135200 23.058 28.3566 669.01 835.276 1555.78 1555.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1970 0.000256 2048 350 1400 71600 7.06442 115.523 209.76 332.391 332.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 350 3.2e-05 4096 97 2000 185600 2674.68 826.353 3364.02 24398.6 31265.3 31266.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1510 0.000128 4096 480 3200 125600 23.0586 28.3689 1084.69 835.272 1971.46 1971.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 900 6.4e-05 4096 350 1750 185600 104.167 55.5041 1024.4 1668.26 2852.48 2852.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1330 0.000256 2048 310 2400 64800 5.83501 7.02742 201.241 209.458 423.635 423.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 840 0.000128 1024 290 1150 89600 15.8814 6.80902 82.3735 206.804 312.032 312.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1190 0.000128 4096 290 3650 126400 36.7268 28.3424 1294.99 835.388 2195.56 2195.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 980 0.000256 4096 330 1680 53184 11.5424 13.9618 648.528 419.198 1093.31 1093.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 460 3.2e-05 4096 100 3000 365568 492.355 160.755 5602.63 4740.97 10997.1 10997.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1550 0.000128 4096 340 1980 136512 23.1322 28.3362 1804.61 837.923 2694.08 2694.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1970 0.000256 2048 350 1380 72032 7.04739 175.869 209.568 392.528 392.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 350 3.2e-05 4096 97 1980 192000 2137.89 662.831 3972.45 19598.1 26372.5 26373.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1510 0.000128 4096 480 3180 126784 23.0573 28.3318 1680.18 837.916 2569.56 2569.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 900 6.4e-05 4096 350 1800 184832 104.857 55.5889 2945.46 1675.54 4781.58 4781.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1330 0.000256 2048 310 2400 65920 5.82451 7.07926 313.035 209.621 535.633 535.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 840 0.000128 1024 290 1140 95232 15.7383 6.92838 131.239 209.619 363.683 363.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1190 0.000128 4096 290 3660 128000 36.6748 28.3383 2016.04 838.123 2919.28 2919.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 980 0.000256 4096 330 1680 52992 11.5256 13.9613 646.366 418.527 1090.46 1090.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 460 3.2e-05 4096 100 3000 364544 494.615 161.147 3644.61 4744.94 9045.7 9046.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1550 0.000128 4096 340 1980 136448 23.159 28.3369 1774.28 838.043 2663.9 2663.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1970 0.000256 2048 350 1380 72000 7.05741 115.621 209.49 332.213 332.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 350 3.2e-05 4096 97 1980 191488 2143.43 663.925 4005.31 19611.2 26425.2 26426.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1510 0.000128 4096 480 3180 126720 23.0871 28.3383 1096.1 837.769 1985.37 1985.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 900 6.4e-05 4096 350 1800 184832 105.149 55.6114 2929.43 1675.09 4765.42 4765.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1330 0.000256 2048 310 2400 65792 5.81837 7.02464 204.205 209.396 426.519 426.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 840 0.000128 1024 290 1140 94208 15.78 6.84851 85.1311 208.897 316.817 316.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1190 0.000128 4096 290 3660 128000 36.6796 28.3422 1311.07 837.78 2213.97 2214.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 980 0.000256 4096 330 1680 52992 11.5195 13.9505 644.443 418.812 1088.81 1088.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 460 3.2e-05 4096 100 3000 362496 495.274 161.3 2943.27 4746.75 8346.98 8347.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1550 0.000128 4096 340 1980 136320 23.1272 28.3276 1852.14 837.851 2741.52 2741.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1970 0.000256 2048 350 1380 71904 7.05146 93.7689 209.391 310.252 310.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 350 3.2e-05 4096 97 1980 190464 2141.11 663.463 3994.45 19617.8 26418.1 26419.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1510 0.000128 4096 480 3180 126720 23.0357 28.3443 890.526 837.851 1779.83 1779.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 900 6.4e-05 4096 350 1800 184320 104.925 55.5754 2933.85 1673.07 4767.56 4767.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1330 0.000256 2048 310 2400 65664 5.81373 7.10467 165.633 209.436 388.058 388.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 840 0.000128 1024 290 1140 93696 15.7338 6.82598 69.5377 208.317 300.57 300.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1190 0.000128 4096 290 3660 127488 36.6819 28.3346 1060.25 836.915 1962.29 1962.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 980 0.000256 4096 330 1680 52736 11.5423 13.9426 640.674 418.64 1084.89 1084.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 460 3.2e-05 4096 100 3000 360448 497.616 161.159 7652.92 4767.98 13080.1 13080.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1550 0.000128 4096 340 1980 136192 23.1574 28.3259 1852.39 837.802 2741.75 2741.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1970 0.000256 2048 350 1380 71936 7.05168 81.5617 209.774 298.429 298.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 350 3.2e-05 4096 97 1980 190464 2150.17 664.934 4000.46 19674.5 26491.4 26492.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1510 0.000128 4096 480 3180 126464 23.0646 28.33 1078.58 837.69 1967.74 1967.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 900 6.4e-05 4096 350 1800 184320 105.214 55.6094 2922.41 1677.29 4760.67 4760.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1330 0.000256 2048 310 2400 65536 5.81862 7.08403 142.994 209.355 365.327 365.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 840 0.000128 1024 290 1140 94208 15.7743 6.8265 60.3195 209.214 292.295 292.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1190 0.000128 4096 290 3660 127488 36.6551 28.3244 921.278 836.381 1822.75 1822.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 980 0.000256 4096 330 1680 53120 11.5488 13.9859 884.921 419.185 1329.72 1329.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 460 3.2e-05 4096 100 3000 366080 493.33 160.991 7676.6 4737.82 13069.1 13069.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1550 0.000128 4096 340 1980 136480 23.1545 28.3814 1420.48 838.047 2310.14 2310.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1970 0.000256 2048 350 1380 72040 7.05114 244.005 209.585 460.685 460.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 350 3.2e-05 4096 97 1980 192000 2136.19 664.674 5044.17 19607.4 27453.7 27454.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1510 0.000128 4096 480 3180 126720 23.1526 28.3873 2297.37 837.868 3186.86 3186.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 900 6.4e-05 4096 350 1800 184640 105.112 55.7044 2306.38 1675.39 4142.73 4142.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1330 0.000256 2048 310 2400 65920 5.85206 7.06266 430.791 209.623 653.398 653.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 840 0.000128 1024 290 1140 95360 15.7893 6.84288 183.394 209.606 415.788 415.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1190 0.000128 4096 290 3660 128000 36.829 28.3941 2750.85 838.052 3654.23 3654.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 980 0.000256 4096 330 1680 52960 11.4948 13.9683 856.434 418.854 1300.83 1300.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 460 3.2e-05 4096 100 3000 366080 492.365 160.826 4771.29 4741.53 10166.4 10166.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1550 0.000128 4096 340 1980 136480 23.0868 28.3833 880.534 838.707 1770.78 1770.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1970 0.000256 2048 350 1380 72000 7.08198 151.202 209.79 368.12 368.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 350 3.2e-05 4096 97 1980 192000 2132.64 664.03 5375.65 19613.1 27786.7 27787.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1510 0.000128 4096 480 3180 126720 23.0718 28.3853 1428.37 838.69 2318.59 2318.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 900 6.4e-05 4096 350 1800 184320 104.865 55.68 3567.02 1676.84 5404.53 5404.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1330 0.000256 2048 310 2400 65760 5.82656 7.05702 267.122 209.457 489.534 489.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 840 0.000128 1024 290 1140 94720 15.821 6.85178 112.303 209.815 344.96 345.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1190 0.000128 4096 290 3660 128000 36.707 28.3752 1711.1 838.792 2615.08 2615.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 980 0.000256 4096 330 1680 53040 11.5421 13.9878 852.155 419.2 1296.97 1297.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 460 3.2e-05 4096 100 3000 360960 496.785 161.323 3854.52 4756.5 9269.51 9269.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1550 0.000128 4096 340 1980 136320 23.1322 28.3845 723.843 837.462 1612.9 1612.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1970 0.000256 2048 350 1380 71880 7.05104 123.717 209.381 340.194 340.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 350 3.2e-05 4096 97 1980 190080 2140.76 665.949 5319.69 19645.1 27772.8 27773.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1510 0.000128 4096 480 3180 126480 23.1271 28.3831 1168.74 837.45 2057.77 2057.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 900 6.4e-05 4096 350 1800 184320 105.136 55.7117 3515.57 1674.14 5350.68 5350.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1330 0.000256 2048 310 2400 65760 5.85728 7.07136 220.389 209.715 443.109 443.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 840 0.000128 1024 290 1140 94080 15.8236 6.8608 92.7849 208.863 324.505 324.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1190 0.000128 4096 290 3660 127680 36.856 28.375 1403.1 837.626 2306.06 2306.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 980 0.000256 4096 330 1680 52800 11.4729 13.9462 930.541 418.019 1374.06 1374.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 460 3.2e-05 4096 100 3000 363520 494.933 161.654 3291.89 4751.5 8700.38 8700.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1550 0.000128 4096 340 1980 136000 23.0482 28.3274 2526.35 836.722 3414.52 3414.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1970 0.000256 2048 350 1380 71840 7.05926 105.167 209.326 321.596 321.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 350 3.2e-05 4096 97 1980 192000 2129.57 663.252 5373.13 19597 27764.3 27765.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1510 0.000128 4096 480 3180 126400 23.0476 28.3238 990.596 836.608 1878.65 1878.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 900 6.4e-05 4096 350 1800 184320 104.705 55.5776 4213.85 1675.81 6050.08 6050.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1330 0.000256 2048 310 2400 65600 5.79952 7.01562 186.15 209.136 408.174 408.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 840 0.000128 1024 290 1140 92160 15.6366 7.21523 76.7908 206.291 306.093 306.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1190 0.000128 4096 290 3660 127360 36.5873 28.3033 1186.24 835.017 2086.26 2086.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 980 0.000256 4096 330 1680 53088 11.5192 13.9695 453.823 419.407 898.805 898.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 460 3.2e-05 4096 100 3000 364032 493.502 161.003 7004.74 4761.13 12420.8 12421.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1550 0.000128 4096 340 1980 136512 23.0778 28.3755 1303.79 838.988 2194.31 2194.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1970 0.000256 2048 350 1380 72000 7.04922 223.666 209.674 440.431 440.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 350 3.2e-05 4096 97 1980 191232 2135.14 664.482 4264.02 19631.3 26696.2 26697.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1510 0.000128 4096 480 3180 126816 23.0877 28.3869 2116.41 838.808 3006.77 3006.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 60 900 6.4e-05 4096 350 1800 184704 104.767 55.6552 2111.64 1676.37 3948.57 3948.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1330 0.000256 2048 310 2400 65856 5.83158 7.04102 395.628 209.736 618.307 618.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 840 0.000128 1024 290 1140 94464 15.8012 6.83965 167.341 209.451 399.589 399.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1190 0.000128 4096 290 3660 127872 36.7196 28.3689 2528.37 838.501 3432.06 3432.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 980 0.000256 4096 330 1680 52992 11.4751 13.9475 287.413 418.806 731.722 731.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 460 3.2e-05 4096 100 3000 362496 495.223 161.253 4379.73 4746.59 9783.19 9783.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1550 0.000128 4096 340 1980 136320 23.0482 28.3382 815.986 838.024 1705.47 1705.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1970 0.000256 2048 350 1380 71904 7.05203 140.055 209.374 356.525 356.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 60 350 3.2e-05 4096 97 1980 190464 2132.22 663.572 4250.36 19612.8 26660.3 26661.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1510 0.000128 4096 480 3180 126720 23.0091 28.3352 1323.68 837.836 2212.94 2213.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 60 900 6.4e-05 4096 350 1800 184320 104.608 55.5831 1377.84 1672.97 3211.13 3211.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1330 0.000256 2048 310 2400 65664 5.81978 7.03616 247.683 209.439 470.048 470.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 840 0.000128 1024 290 1140 93696 15.7358 6.82598 104.254 208.313 335.285 335.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1190 0.000128 4096 290 3660 127488 36.6627 28.3368 1578.81 836.946 2480.85 2480.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 980 0.000256 4096 330 1680 52704 11.4921 13.951 732.409 418.33 1176.27 1176.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 460 3.2e-05 4096 100 3000 359424 498.007 161.61 3583.23 4750.7 8993.93 8994.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1550 0.000128 4096 340 1980 136224 23.0891 28.3709 672.118 838.708 1562.36 1562.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1970 0.000256 2048 350 1380 71856 7.05046 115.259 209.529 331.881 331.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 60 350 3.2e-05 4096 97 1980 191232 2137.08 664.963 4238.78 19639.8 26681.9 26682.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1510 0.000128 4096 480 3180 126720 23.0934 28.3916 1093.59 838.701 1983.85 1983.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 60 900 6.4e-05 4096 350 1800 184320 104.778 55.638 1161.54 1676.49 2998.58 2998.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1330 0.000256 2048 310 2400 65376 5.81875 7.02307 203.985 209.198 426.096 426.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 840 0.000128 1024 290 1140 92160 15.7629 6.81792 84.104 207.492 314.335 314.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1190 0.000128 4096 290 3660 127872 36.7268 28.3709 1310.35 838.698 2214.25 2214.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 980 0.000256 4096 330 1680 52608 11.476 13.9289 728.65 417.652 1171.79 1171.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 460 3.2e-05 4096 100 3000 356352 498.203 161.568 3208.54 4752.11 8620.82 8621.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1550 0.000128 4096 340 1980 135936 23.0461 28.3279 606.728 838.126 1496.31 1496.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1970 0.000256 2048 350 1380 71808 7.06957 103.832 209.574 320.519 320.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 350 3.2e-05 4096 97 1980 190464 2136.74 663.839 4212.36 19635.9 26650.1 26651.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1510 0.000128 4096 480 3180 126336 23.0476 28.3383 983.061 838.111 1872.64 1872.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 900 6.4e-05 4096 350 1800 184320 104.767 55.6084 3030.26 1675.06 4865.84 4865.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1330 0.000256 2048 310 2400 65280 5.80669 7.00346 183.362 208.939 405.187 405.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 840 0.000128 1024 290 1140 92160 15.6498 6.79498 76.652 206.576 305.831 305.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1190 0.000128 4096 290 3660 127488 36.7302 28.3236 1177.76 838.229 2081.15 2081.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 980 0.000256 4096 330 1680 52800 11.5156 13.966 726.243 418.501 1170.3 1170.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 460 3.2e-05 4096 100 3000 360960 494.579 161.351 2813.85 4740.03 8210.18 8210.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1550 0.000128 4096 340 1980 136320 23.0804 28.3733 526.392 837.967 1415.89 1415.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1970 0.000256 2048 350 1380 71760 7.04973 90.5842 209.347 307.023 307.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 350 3.2e-05 4096 97 1980 188160 2403.36 745.005 4587.11 21970.3 29707.2 29708.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1510 0.000128 4096 480 3180 126240 23.0865 28.3758 852.333 837.98 1741.85 1741.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 900 6.4e-05 4096 350 1800 182400 104.936 55.6006 2970.54 1669.41 4800.63 4800.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1330 0.000256 2048 310 2400 65280 5.83165 7.06678 160.243 209.281 382.493 382.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 840 0.000128 1024 290 1140 92160 15.6772 6.80742 66.5391 206.415 295.596 295.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1190 0.000128 4096 290 3660 126720 36.7326 28.3552 1018.04 835.535 1918.76 1918.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 980 0.000256 4096 330 1680 53088 11.5548 13.9834 435.617 419.092 880.329 880.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 460 3.2e-05 4096 100 3000 363776 495.095 161.024 6709.8 4738.19 12104.5 12104.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1550 0.000128 4096 340 1980 136416 23.1488 28.3853 1249.7 837.577 2138.89 2138.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1970 0.000256 2048 350 1380 72016 7.0615 213.641 209.525 430.269 430.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 350 3.2e-05 4096 97 1980 191744 2138.1 664.821 3802.87 19601.3 26208.3 26209.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1510 0.000128 4096 480 3180 126672 23.1506 28.3823 2018.58 837.61 2907.81 2907.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 900 6.4e-05 4096 350 1800 184576 105.117 55.7015 1955.69 1674.77 3791.41 3791.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1330 0.000256 2048 310 2400 65856 5.85581 7.05386 376.331 209.581 598.897 598.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 840 0.000128 1024 290 1140 94976 15.7858 6.84038 158.738 209.237 390.757 390.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1190 0.000128 4096 290 3660 127904 36.855 28.3841 2417.36 837.808 3320.52 3320.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 980 0.000256 4096 330 1680 52864 11.5098 13.9674 277.534 419.308 722.403 722.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 460 3.2e-05 4096 100 3000 361984 496.683 161.49 4228.27 4772.6 9659.44 9659.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1550 0.000128 4096 340 1980 136416 23.0921 28.3791 793.806 839.75 1685.1 1685.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1970 0.000256 2048 350 1380 71904 7.0553 134.965 209.626 351.692 351.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 350 3.2e-05 4096 97 1980 189952 2139.52 665.247 3740.97 19651.8 26198.8 26199.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1510 0.000128 4096 480 3180 126560 23.0903 28.3832 1277.62 838.929 2168.1 2168.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 900 6.4e-05 4096 350 1800 183680 104.892 55.6524 1241.07 1674.7 3076.46 3076.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1330 0.000256 2048 310 2400 65632 5.83578 7.0455 238.381 209.687 461.022 461.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 840 0.000128 1024 290 1140 94976 15.7789 6.84186 100.853 209.561 333.191 333.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1190 0.000128 4096 290 3660 127680 36.7017 28.3589 1526.9 838.015 2430.08 2430.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 980 0.000256 4096 330 1680 52752 11.5475 13.9956 233.927 419.613 679.168 679.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 460 3.2e-05 4096 100 3000 360192 499.645 162.12 3557.28 4763.24 8982.67 8982.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1550 0.000128 4096 340 1980 136080 23.1281 28.3853 671.205 837.846 1560.64 1560.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1970 0.000256 2048 350 1380 71904 7.08877 114.244 209.726 331.104 331.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 350 3.2e-05 4096 97 1980 190848 2143.44 664.939 3728.1 19629 26166.7 26167.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1510 0.000128 4096 480 3180 126336 23.1342 28.3749 1078.06 837.821 1967.46 1967.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 60 900 6.4e-05 4096 350 1800 184128 105.156 55.7269 1142.63 1674.64 2978.29 2978.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1330 0.000256 2048 310 2400 65520 5.86208 7.10019 200.554 209.785 423.375 423.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 840 0.000128 1024 290 1140 94080 15.8821 6.84205 85.278 209.621 317.777 317.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1190 0.000128 4096 290 3660 127680 36.8251 28.3829 1291.43 837.838 2194.58 2194.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 980 0.000256 4096 330 1680 52416 11.4572 13.9305 204.414 417.391 647.274 647.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 460 3.2e-05 4096 100 3000 358400 498.259 162.107 3105.15 4791.99 8557.89 8558.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1550 0.000128 4096 340 1980 136192 23.0305 28.3185 591.052 838.921 1481.4 1481.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1970 0.000256 2048 350 1380 71680 7.05939 99.803 209.267 316.174 316.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 60 350 3.2e-05 4096 97 1980 189952 2135.22 664.548 3859.1 19651.4 26311.6 26312.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1510 0.000128 4096 480 3180 126336 23.0368 28.33 947.692 838.083 1837.22 1837.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 60 900 6.4e-05 4096 350 1800 182784 104.77 55.5938 1010.24 1674.92 2845.65 2845.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1330 0.000256 2048 310 2400 64960 5.79795 6.99744 175.426 208.726 397.02 397.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 840 0.000128 1024 290 1140 93184 15.6269 6.8137 74.0557 207.257 303.912 304.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1190 0.000128 4096 290 3660 127232 36.7088 28.3238 1132.74 838.096 2035.97 2036.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 980 0.000256 4096 330 1680 52640 11.567 13.9858 663.56 419.165 1108.36 1108.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 460 3.2e-05 4096 100 3000 358400 493.084 159.433 2756.21 4712.41 8121.51 8121.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1550 0.000128 4096 340 1980 135520 23.1793 28.3906 525.671 836.585 1413.9 1413.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1970 0.000256 2048 350 1380 71680 7.0521 88.1811 209.246 304.522 304.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 350 3.2e-05 4096 97 1980 188160 2412.03 746.62 3839.29 22013.4 29012.7 29013.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1510 0.000128 4096 480 3180 126000 23.1901 28.3894 835.314 836.513 1723.48 1723.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 900 6.4e-05 4096 350 1800 183680 105.082 55.7076 924.891 1671.41 2757.22 2757.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1330 0.000256 2048 310 2400 65520 5.85581 7.05946 156.231 209.61 378.829 378.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 840 0.000128 1024 290 1140 89600 15.7265 6.79731 63.5631 204.765 291.008 291.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1190 0.000128 4096 290 3660 126560 36.9009 28.3828 994.168 836.607 1896.16 1896.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 980 0.000256 4096 330 1680 52992 11.4916 13.951 412.603 418.929 857.06 857.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 460 3.2e-05 4096 100 3000 364544 494.746 161.167 6380.14 4768.97 11805.4 11805.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1550 0.000128 4096 340 1980 136448 23.0743 28.3552 1190 838.718 2080.23 2080.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1970 0.000256 2048 350 1380 72000 7.052 203.349 209.697 420.143 420.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 350 3.2e-05 4096 97 1980 191488 2134.44 663.961 3548.97 19630.1 25978.8 25979.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1510 0.000128 4096 480 3180 126720 23.0635 28.3443 1913.49 838.59 2803.57 2803.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 900 6.4e-05 4096 350 1800 184832 104.662 55.5951 1864.32 1676.72 3701.43 3701.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1330 0.000256 2048 310 2400 65792 5.82451 7.02874 354.28 209.571 576.779 576.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 840 0.000128 1024 290 1140 94208 15.7715 6.82941 149.679 209.265 381.703 381.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1190 0.000128 4096 290 3660 128000 36.684 28.3439 2292.41 838.726 3196.28 3196.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 980 0.000256 4096 330 1680 52736 11.4913 13.9474 282.095 418.184 725.799 725.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 460 3.2e-05 4096 100 3000 360448 496.926 161.195 4313.46 4745.68 9717.66 9717.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1550 0.000128 4096 340 1980 136192 23.0476 28.331 815.695 836.878 1704.03 1704.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1970 0.000256 2048 350 1380 71936 7.05907 138.877 209.502 355.484 355.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 350 3.2e-05 4096 97 1980 190464 2140.06 664.969 3285.69 19658 25750 25751.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1510 0.000128 4096 480 3180 126464 23.045 28.3263 1305.32 836.748 2193.52 2193.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 900 6.4e-05 4096 350 1800 184320 104.775 55.5889 1273.44 1675.46 3109.4 3109.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1330 0.000256 2048 310 2400 65536 5.81936 7.04314 239.679 209.126 461.743 461.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 840 0.000128 1024 290 1140 94208 15.772 6.85296 100.706 208.99 332.479 332.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1190 0.000128 4096 290 3660 127488 36.657 28.3115 1560.49 835.574 2461.14 2461.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 980 0.000256 4096 330 1680 52608 11.4688 13.9503 234.099 417.314 676.916 676.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 460 3.2e-05 4096 100 3000 356352 498.153 161.529 3543.5 4748.22 8951.81 8952.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1550 0.000128 4096 340 1980 135936 23.0503 28.3259 676.745 837.435 1565.64 1565.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1970 0.000256 2048 350 1380 71808 7.10042 115.271 209.404 331.821 331.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 350 3.2e-05 4096 97 1980 190464 2137.39 663.795 3483.75 19619 25905.3 25906.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1510 0.000128 4096 480 3180 126336 23.0523 28.33 1084.28 837.466 1973.21 1973.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 900 6.4e-05 4096 350 1800 184320 104.721 55.5937 1058.19 1673.72 2892.36 2892.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1330 0.000256 2048 310 2400 65280 5.8001 7.01763 199.436 208.69 421.018 421.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 840 0.000128 1024 290 1140 92160 15.6563 6.7969 82.8098 206.412 311.83 311.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1190 0.000128 4096 290 3660 127488 36.7391 28.33 1296.76 837.447 2199.38 2199.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 980 0.000256 4096 330 1680 52736 11.4943 13.9592 219.348 419.367 664.254 664.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 460 3.2e-05 4096 100 3000 360448 496.869 161.18 3307.9 4752.72 8719.07 8719.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1550 0.000128 4096 340 1980 135680 23.0494 28.3159 625.418 837.078 1513.94 1514.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1970 0.000256 2048 350 1380 71680 7.11158 105.787 209.404 322.349 322.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 350 3.2e-05 4096 97 1980 188416 2139.57 664.495 3430.45 19671.1 25907 25908.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1510 0.000128 4096 480 3180 125952 23.0627 28.3147 997.045 837.089 1885.59 1885.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 900 6.4e-05 4096 350 1800 182272 104.895 55.552 971.52 1672.68 2804.78 2804.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1330 0.000256 2048 310 2400 65536 5.83725 7.03178 183.938 209.771 406.653 406.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 840 0.000128 1024 290 1140 94208 15.8244 6.82394 77.2702 209.416 309.491 309.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1190 0.000128 4096 290 3660 126976 36.7547 28.3176 1192.27 837.209 2094.65 2094.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 980 0.000256 4096 330 1680 52480 11.4685 13.9312 198.73 417.259 641.472 641.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 460 3.2e-05 4096 100 3000 358400 500.332 162.132 2991.05 4782.04 8435.94 8436.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1550 0.000128 4096 340 1980 135680 23.0564 28.3276 570.311 836.033 1457.8 1457.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1970 0.000256 2048 350 1380 71680 7.18672 96.9709 209.377 313.577 313.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 16 60 350 3.2e-05 4096 97 1980 189440 2672.66 825.366 3489.63 24377.2 31366.4 31367.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1510 0.000128 4096 480 3180 126080 23.0482 28.3279 912.411 835.955 1799.82 1799.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 16 60 900 6.4e-05 4096 350 1800 181760 104.246 55.3024 969.416 1663.2 2792.29 2792.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1330 0.000256 2048 310 2400 65280 5.80765 7.04301 167.628 208.745 389.296 389.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 840 0.000128 1024 290 1140 92160 15.6665 6.80061 69.2899 206.554 298.464 298.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1190 0.000128 4096 290 3660 126720 36.6754 28.2972 1084.81 832.699 1982.58 1982.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 980 0.000256 4096 330 1728 53184 11.5404 13.9735 650.258 419.221 1095.07 1095.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 460 3.2e-05 4096 100 3008 358400 499.393 162.464 5380.99 4781.3 10824.5 10824.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1550 0.000128 4096 340 1984 136256 23.099 28.3505 1777.35 841.208 2670.08 2670.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1970 0.000256 2048 350 1408 71936 7.05466 176.74 209.602 393.442 393.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 350 3.2e-05 4096 97 1984 185344 2697.72 830.745 3725.91 24568.2 31824.2 31825.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1510 0.000128 4096 480 3200 126528 23.0423 28.3385 1658.19 837.766 2547.42 2547.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 900 6.4e-05 4096 350 1792 186368 104.578 55.6196 2883.83 1675.26 4719.43 4719.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1330 0.000256 2048 310 2432 65600 5.82451 7.03728 312.207 209.594 534.737 534.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 840 0.000128 1024 290 1152 94720 15.7882 6.83274 129.911 209.59 362.279 362.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1190 0.000128 4096 290 3648 127744 36.7 28.3459 1979.63 837.851 2882.64 2882.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 980 0.000256 4096 330 1728 52992 11.531 13.951 646.831 419.03 1091.42 1091.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 460 3.2e-05 4096 100 3008 358400 499.937 162.51 3457.89 4784.49 8905.2 8905.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1550 0.000128 4096 340 1984 136192 23.1588 28.3432 1748.69 838.914 2639.18 2639.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1970 0.000256 2048 350 1408 71872 7.04438 113.821 209.731 330.638 330.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 350 3.2e-05 4096 97 1984 185344 2702.25 830.968 3752.76 24597.2 31884.7 31886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1510 0.000128 4096 480 3200 126464 23.0788 28.3505 1065.17 838.826 1955.5 1955.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 900 6.4e-05 4096 350 1792 186368 104.776 55.6103 2883.15 1677.34 4721.01 4721.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1330 0.000256 2048 310 2432 65408 5.82509 7.02874 200.938 209.549 423.412 423.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 840 0.000128 1024 290 1152 94208 15.7862 6.82803 83.4457 209.154 315.367 315.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1190 0.000128 4096 290 3648 127744 36.7243 28.3423 1270.43 838.958 2174.56 2174.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 980 0.000256 4096 330 1728 52992 11.5198 13.9633 646.45 418.814 1090.83 1090.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 460 3.2e-05 4096 100 3008 356352 500.035 162.435 2843.02 4781.68 8287.54 8287.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1550 0.000128 4096 340 1984 136128 23.0938 28.3301 1831.7 837.844 2721.05 2721.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1970 0.000256 2048 350 1408 71808 7.04662 94.3944 209.459 310.943 310.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 350 3.2e-05 4096 97 1984 184320 2701.01 830.782 3717.76 24571.4 31822.5 31823.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1510 0.000128 4096 480 3200 126336 23.0257 28.3298 876.581 837.964 1765.97 1766.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 900 6.4e-05 4096 350 1792 185856 104.607 55.6059 2877.79 1673.18 4711.31 4711.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1330 0.000256 2048 310 2432 65472 5.81632 7.07658 166.314 209.438 388.718 388.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 840 0.000128 1024 290 1152 93696 15.7381 6.82701 69.3034 208.31 300.332 300.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1190 0.000128 4096 290 3648 127488 36.6553 28.3294 1045.24 837.028 1947.36 1947.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 980 0.000256 4096 330 1728 52736 11.5297 13.9415 640.676 418.642 1084.87 1084.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 460 3.2e-05 4096 100 3008 356352 499.359 162.09 2461 4772.99 7895.8 7896.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1550 0.000128 4096 340 1984 135936 23.1465 28.3358 1826.49 837.679 2715.73 2715.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1970 0.000256 2048 350 1408 71808 7.04243 81.2296 209.707 298.019 298.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 350 3.2e-05 4096 97 1984 184320 2708.73 832.444 3723.97 24645.4 31912.1 31913.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1510 0.000128 4096 480 3200 126208 23.0567 28.3218 1068.74 837.693 1957.88 1957.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 900 6.4e-05 4096 350 1792 186368 104.838 55.6052 2878.94 1677.31 4716.83 4716.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1330 0.000256 2048 310 2432 65280 5.8135 7.02659 143.227 209.412 365.549 365.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 840 0.000128 1024 290 1152 94208 15.786 6.8303 59.8902 209.218 291.875 292.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1190 0.000128 4096 290 3648 126976 36.667 28.3192 900.894 836.434 1802.42 1802.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 980 0.000256 4096 330 1728 53120 11.5528 13.9894 831.579 419.49 1276.69 1276.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 460 3.2e-05 4096 100 3008 358400 500.737 162.749 7215.68 4782.44 12662 12662.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1550 0.000128 4096 340 1984 136240 23.1444 28.3832 1374.55 838.583 2264.74 2264.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1970 0.000256 2048 350 1408 71920 7.05046 238.583 209.749 455.429 455.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 350 3.2e-05 4096 97 1984 185600 2694.47 832.676 4689.94 24574.9 32793.6 32795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1510 0.000128 4096 480 3200 126560 23.1476 28.3937 2225.21 838.468 3115.29 3115.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 900 6.4e-05 4096 350 1792 186560 104.702 55.7121 2219.76 1676.64 4056.96 4057.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1330 0.000256 2048 310 2432 65600 5.85603 7.05203 420.368 209.864 643.216 643.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 840 0.000128 1024 290 1152 94720 15.8546 6.84534 175.785 209.756 408.401 408.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1190 0.000128 4096 290 3648 127680 36.8686 28.3959 2649.79 838.585 3553.75 3553.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 980 0.000256 4096 330 1728 52960 11.5164 13.9607 825.22 418.957 1269.74 1269.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 460 3.2e-05 4096 100 3008 358400 499.982 162.619 4378.75 4783.26 9825.02 9825.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1550 0.000128 4096 340 1984 136160 23.081 28.373 832.837 838.799 1723.17 1723.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1970 0.000256 2048 350 1408 71840 7.05741 145.191 209.667 361.963 362.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 350 3.2e-05 4096 97 1984 185600 2691.03 831.248 4535.54 24569.9 32629.3 32630.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1510 0.000128 4096 480 3200 126560 23.098 28.375 1350.68 838.793 2241.03 2241.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 900 6.4e-05 4096 350 1792 186240 104.563 55.6652 3369.95 1677.05 5207.36 5207.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1330 0.000256 2048 310 2432 65440 5.83232 7.05677 256.139 209.479 478.579 478.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 840 0.000128 1024 290 1152 94720 15.8442 6.84074 108.317 209.842 341.002 341.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1190 0.000128 4096 290 3648 127680 36.746 28.3765 1607.81 838.918 2511.96 2512.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 980 0.000256 4096 330 1728 53040 11.5548 13.9884 800.923 419.543 1246.09 1246.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 460 3.2e-05 4096 100 3008 353280 503.627 162.732 3585.44 4783.64 9035.83 9036.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1550 0.000128 4096 340 1984 136080 23.1324 28.3775 690.33 838.148 1580.06 1580.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1970 0.000256 2048 350 1408 71760 7.05085 120.046 209.557 336.697 336.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 350 3.2e-05 4096 97 1984 184320 2703.5 832.857 4968.98 24669.8 33190 33191.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1510 0.000128 4096 480 3200 126240 23.1035 28.3857 1118.86 838.147 2008.58 2008.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 900 6.4e-05 4096 350 1792 186240 104.696 55.7056 3305.23 1675.51 5141.3 5141.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1330 0.000256 2048 310 2432 65520 5.86445 7.05946 212.232 209.806 435.038 435.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 840 0.000128 1024 290 1152 94080 15.8197 6.87322 88.5413 209.032 320.425 320.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1190 0.000128 4096 290 3648 127200 36.8792 28.3758 1330.02 838.222 2233.6 2233.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 980 0.000256 4096 330 1728 52800 11.4784 13.9406 895.753 418.193 1339.44 1339.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 460 3.2e-05 4096 100 3008 358400 500.505 162.469 3123.64 4781.8 8568.79 8569.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1550 0.000128 4096 340 1984 135680 23.0441 28.3505 2394.09 841.169 3286.72 3286.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1970 0.000256 2048 350 1408 71680 7.04294 103.26 209.312 319.658 319.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 350 3.2e-05 4096 97 1984 184320 2957.89 912.603 4934.81 26993.4 35800.4 35801.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1510 0.000128 4096 480 3200 126080 23.0277 28.3505 959.15 836.97 1847.57 1847.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 900 6.4e-05 4096 350 1792 185600 104.514 55.5751 3964.48 1676.35 5801.06 5801.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1330 0.000256 2048 310 2432 65280 5.81133 7.03693 181.843 209.125 403.888 403.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 840 0.000128 1024 290 1152 92160 15.6268 6.79818 74.8735 206.37 303.825 303.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1190 0.000128 4096 290 3648 126720 36.6308 28.3096 1137.14 835.308 2037.49 2037.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 980 0.000256 4096 330 1728 52400 11.5263 13.9571 860.913 417.489 1303.97 1304.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 460 3.2e-05 4096 100 3008 352000 503.532 162.546 2814.88 4775.86 8257.19 8257.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1550 0.000128 4096 340 1984 136000 23.1815 28.4017 2316.27 837.958 3205.89 3205.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1970 0.000256 2048 350 1408 71600 7.03795 94.3781 209.178 310.637 310.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 350 3.2e-05 4096 97 1984 182400 3245.97 997.755 4878.32 29423.3 38547.3 38548.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1510 0.000128 4096 480 3200 126400 23.1622 28.3954 881.862 837.903 1771.4 1771.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 900 6.4e-05 4096 350 1792 185600 104.932 55.7056 3867.52 1674.59 5702.88 5702.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1330 0.000256 2048 310 2432 64800 5.82861 7.09446 165.516 208.864 387.375 387.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 840 0.000128 1024 290 1152 89600 15.87 6.81542 66.4839 206.396 295.724 295.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1190 0.000128 4096 290 3648 127200 36.9345 28.3935 1048.83 838.097 1952.35 1952.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 980 0.000256 4096 330 1728 53088 11.5157 13.9735 445.324 419.023 889.918 889.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 460 3.2e-05 4096 100 3008 356352 500.914 162.553 6606.06 4778.57 12048.5 12048.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1550 0.000128 4096 340 1984 136224 23.083 28.3756 1265.2 838.135 2154.87 2154.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1970 0.000256 2048 350 1408 71904 7.04307 220.424 209.563 437.074 437.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 350 3.2e-05 4096 97 1984 185088 2692.05 831.257 3974.38 24569.5 32068.7 32070
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1510 0.000128 4096 480 3200 126528 23.0687 28.4058 2045.61 838.005 2935.16 2935.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 64 900 6.4e-05 4096 350 1792 186240 104.435 55.6667 2033.2 1674.62 3868.06 3868.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1330 0.000256 2048 310 2432 65568 5.83264 7.11174 387.217 209.547 609.782 609.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 840 0.000128 1024 290 1152 94464 15.7922 6.8383 162.979 209.315 395.081 395.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1190 0.000128 4096 290 3648 127680 36.7452 28.3585 2437.7 837.546 3340.46 3340.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 980 0.000256 4096 330 1728 52992 11.4838 13.9528 280.132 418.862 724.512 724.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 460 3.2e-05 4096 100 3008 356352 500.09 162.447 4140.03 4799.71 9602.66 9602.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1550 0.000128 4096 340 1984 136128 23.033 28.3436 790.786 838.036 1680.27 1680.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1970 0.000256 2048 350 1408 71808 7.04621 137.244 209.47 353.8 353.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 64 350 3.2e-05 4096 97 1984 184320 2689.51 830.868 3946.05 24560.4 32028.4 32029.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1510 0.000128 4096 480 3200 126336 23.0144 28.3327 1276.15 838.074 2165.64 2165.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 64 900 6.4e-05 4096 350 1792 185856 104.263 55.5978 1323.94 1673.31 3157.24 3157.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1330 0.000256 2048 310 2432 65472 5.81427 7.03011 242.495 209.461 464.874 464.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 840 0.000128 1024 290 1152 93696 15.7339 6.82458 101.812 208.337 332.862 332.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1190 0.000128 4096 290 3648 127488 36.6665 28.3242 1520.32 837.104 2422.52 2422.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 980 0.000256 4096 330 1728 52704 11.4977 13.9566 707.348 418.027 1150.91 1150.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 460 3.2e-05 4096 100 3008 354816 500.912 162.417 3398.31 4790.52 8852.54 8852.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1550 0.000128 4096 340 1984 135936 23.0791 28.3818 651.84 838.183 1541.56 1541.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1970 0.000256 2048 350 1408 71712 7.04102 113.017 209.314 329.418 329.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 64 350 3.2e-05 4096 97 1984 184320 2698.6 833.217 3929.23 24600.6 32063.2 32064.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1510 0.000128 4096 480 3200 126432 23.0748 28.3802 1057.91 838.093 1947.53 1947.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 64 900 6.4e-05 4096 350 1792 185472 104.68 55.647 1115.58 1675.29 2951.33 2951.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1330 0.000256 2048 310 2432 65088 5.81658 7.02874 198.425 209.051 420.394 420.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 840 0.000128 1024 290 1152 92160 15.7689 6.81984 82.0088 207.344 312.098 312.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1190 0.000128 4096 290 3648 127296 36.8267 28.3825 1257.77 838.218 2161.3 2161.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 980 0.000256 4096 330 1728 52608 11.4886 13.9266 708.501 417.207 1151.21 1151.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 460 3.2e-05 4096 100 3008 350208 504.871 162.475 2964.54 4781.06 8413.33 8413.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1550 0.000128 4096 340 1984 135936 23.0528 28.3318 576.12 837.415 1465.01 1465.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1970 0.000256 2048 350 1408 71616 7.0391 99.7894 209.163 316.034 316.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 350 3.2e-05 4096 97 1984 184320 2694.45 831.041 3907.31 24572.6 32007 32008.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1510 0.000128 4096 480 3200 125952 23.038 28.324 930.184 837.214 1818.84 1818.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 900 6.4e-05 4096 350 1792 185856 104.472 55.5866 2881.62 1673.27 4715.08 4715.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1330 0.000256 2048 310 2432 64896 5.80707 7.00621 174.993 208.638 396.517 396.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 840 0.000128 1024 290 1152 92160 15.6388 6.79341 72.9663 206.352 301.907 302.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1190 0.000128 4096 290 3648 127488 36.7048 28.3254 1111.37 837.434 2013.94 2014.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 980 0.000256 4096 330 1728 52800 11.5077 13.9639 703.515 418.893 1147.96 1148.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 460 3.2e-05 4096 100 3008 353280 503.662 162.474 2646.54 4785.09 8098.16 8098.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1550 0.000128 4096 340 1984 135840 23.0746 28.3771 507.036 838.789 1397.35 1397.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1970 0.000256 2048 350 1408 71520 7.03402 88.1735 209.231 304.481 304.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 350 3.2e-05 4096 97 1984 180480 3246.11 996.65 4240.07 29438.3 37923 37924.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1510 0.000128 4096 480 3200 126240 23.087 28.3776 825.49 838.794 1715.83 1715.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 900 6.4e-05 4096 350 1792 184320 104.475 55.6132 2818.04 1671.01 4649.28 4649.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1330 0.000256 2048 310 2432 65280 5.83818 7.04307 156.583 209.48 379.018 379.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 840 0.000128 1024 290 1152 92160 15.6711 6.80966 64.5632 206.621 293.822 293.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1190 0.000128 4096 290 3648 126720 36.7277 28.3597 981.585 836.286 1883.06 1883.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 980 0.000256 4096 330 1728 53088 11.5553 13.9817 420.891 419.203 865.711 865.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 460 3.2e-05 4096 100 3008 356608 501.806 162.789 6206.69 4796.48 11668.2 11668.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1550 0.000128 4096 340 1984 136192 23.1557 28.3935 1186.58 837.93 2076.13 2076.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1970 0.000256 2048 350 1408 71904 7.03763 206.486 209.599 423.167 423.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 350 3.2e-05 4096 97 1984 185472 2697.24 832.839 3543.02 24547.3 31622 31623.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1510 0.000128 4096 480 3200 126448 23.1334 28.378 1922.67 837.794 2812.05 2812.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 900 6.4e-05 4096 350 1792 186368 104.748 55.7038 1855.32 1675.18 3691.08 3691.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1330 0.000256 2048 310 2432 65520 5.86141 7.05331 362.645 209.63 585.275 585.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 840 0.000128 1024 290 1152 94080 15.8539 6.84426 151.056 209.284 383.195 383.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1190 0.000128 4096 290 3648 127680 36.8502 28.3855 2288.42 838.024 3191.79 3191.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 980 0.000256 4096 330 1728 52864 11.5028 13.9605 269.119 419.184 713.849 713.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 460 3.2e-05 4096 100 3008 354816 502.489 162.773 3947.75 4791.47 9404.9 9405.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1550 0.000128 4096 340 1984 136192 23.077 28.3772 763.226 838.699 1653.46 1653.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1970 0.000256 2048 350 1408 71792 7.04778 131.505 209.59 348.188 348.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 350 3.2e-05 4096 97 1984 184576 2693.52 831.719 3505.59 24575.4 31607.9 31609.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1510 0.000128 4096 480 3200 126336 23.0663 28.414 1226.23 838.681 2116.47 2116.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 900 6.4e-05 4096 350 1792 185472 104.554 55.6646 1189.27 1674.23 3023.85 3023.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1330 0.000256 2048 310 2432 65408 5.82762 7.03872 230.432 209.621 452.997 453.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 840 0.000128 1024 290 1152 93184 15.9385 6.83622 95.5899 209.509 328.034 328.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1190 0.000128 4096 290 3648 127232 36.7602 28.3627 1455.93 837.586 2358.75 2358.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 980 0.000256 4096 330 1728 52752 11.5528 13.9936 226.993 419.22 671.841 671.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 460 3.2e-05 4096 100 3008 354816 504.464 163.028 3345.31 4788.98 8802.19 8802.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1550 0.000128 4096 340 1984 135744 23.1219 28.3897 643.272 837.281 1532.14 1532.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1970 0.000256 2048 350 1408 71736 7.04294 111.988 209.488 328.562 328.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 350 3.2e-05 4096 97 1984 182784 3248.35 996.675 3454.52 29368.1 37069.6 37071.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1510 0.000128 4096 480 3200 126000 23.1424 28.3974 1036.72 837.262 1925.62 1925.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 64 900 6.4e-05 4096 350 1792 185472 104.937 55.7366 1091.53 1673.61 2925.96 2926.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1330 0.000256 2048 310 2432 65184 5.8615 7.05856 195.061 209.65 417.706 417.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 840 0.000128 1024 290 1152 94080 15.8803 6.8401 82.5027 209.449 314.824 314.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1190 0.000128 4096 290 3648 127008 36.8908 28.3976 1233.07 837.348 2135.82 2135.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 980 0.000256 4096 330 1728 52416 11.4506 13.9305 200.839 417.443 643.75 643.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 460 3.2e-05 4096 100 3008 351232 507.796 163.178 2894.43 4812.73 8378.53 8378.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1550 0.000128 4096 340 1984 135744 23.0335 28.3295 566.805 838.27 1456.52 1456.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1970 0.000256 2048 350 1408 71680 7.04886 97.2901 209.625 314.006 314.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 64 350 3.2e-05 4096 97 1984 182784 2983.29 913.702 3562.46 27088.6 34556.4 34557.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1510 0.000128 4096 480 3200 125888 23.0277 28.3245 908.417 838.21 1798.05 1798.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 64 900 6.4e-05 4096 350 1792 184576 104.601 55.6093 968.768 1675.08 2804.2 2804.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1330 0.000256 2048 310 2432 64960 5.79994 7.00861 171.298 208.754 392.934 393.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 840 0.000128 1024 290 1152 89600 15.9148 6.81187 68.7569 207.284 298.922 299.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1190 0.000128 4096 290 3648 127232 36.7104 28.3273 1081.85 838.222 1999.58 1999.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 980 0.000256 4096 330 1728 52640 11.5794 13.9878 647.473 419.086 1092.2 1092.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 460 3.2e-05 4096 100 3008 349440 501.992 162.156 2580.3 4760.62 8005.44 8005.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1550 0.000128 4096 340 1984 135520 23.1814 28.378 509.744 836.441 1397.82 1397.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1970 0.000256 2048 350 1408 71680 7.03843 86.3483 209.545 302.974 303.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 64 350 3.2e-05 4096 97 1984 183680 2968.5 912.962 3616.79 26914.5 34414.5 34415.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1510 0.000128 4096 480 3200 126000 23.183 28.3914 808.986 836.388 1697.02 1697.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 64 900 6.4e-05 4096 350 1792 183680 105.109 55.6933 883.86 1671.15 2715.95 2716.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1330 0.000256 2048 310 2432 64960 5.85318 7.06467 152.174 209.636 374.8 374.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 840 0.000128 1024 290 1152 89600 15.7331 6.80026 61.6123 204.729 289.037 289.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1190 0.000128 4096 290 3648 126560 36.9019 28.3791 956.74 836.386 1858.51 1858.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 980 0.000256 4096 330 1728 52992 11.4954 13.9518 417.132 418.628 861.294 861.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 460 3.2e-05 4096 100 3008 358400 500.002 162.497 6193.25 4779.18 11635.3 11635.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1550 0.000128 4096 340 1984 136192 23.0629 28.3418 1183.9 838.018 2073.4 2073.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1970 0.000256 2048 350 1408 71872 7.0343 206.055 209.532 422.662 422.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 350 3.2e-05 4096 97 1984 185344 2692.88 830.824 3377.65 24573.9 31476.8 31478.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1510 0.000128 4096 480 3200 126464 23.0599 28.3408 1901.43 838.004 2790.91 2790.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 900 6.4e-05 4096 350 1792 186368 104.404 55.5786 1848.96 1675.56 3684.64 3684.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1330 0.000256 2048 310 2432 65408 5.8223 7.02512 355.011 209.346 577.291 577.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 840 0.000128 1024 290 1152 94208 15.782 6.82822 149.314 208.957 381.04 381.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1190 0.000128 4096 290 3648 127744 36.737 28.3335 2276.84 838.099 3180.11 3180.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 980 0.000256 4096 330 1728 52736 11.4975 13.9513 281.89 418.57 725.991 726.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 460 3.2e-05 4096 100 3008 356352 499.443 162.107 4148.03 4772.1 9582.08 9582.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1550 0.000128 4096 340 1984 135936 23.0851 28.3388 799.828 837.619 1688.95 1689.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1970 0.000256 2048 350 1408 71808 7.05331 137.493 209.673 354.263 354.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 350 3.2e-05 4096 97 1984 184320 2698.51 832.37 3121.54 24636.7 31290.7 31292.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1510 0.000128 4096 480 3200 126208 23.0625 28.3302 1279.1 837.523 2168.09 2168.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 900 6.4e-05 4096 350 1792 186368 104.454 55.5812 1251.77 1676.99 3088.93 3089.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1330 0.000256 2048 310 2432 65280 5.81232 7.03776 237.755 209.314 460.006 460.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 840 0.000128 1024 290 1152 94208 15.7782 6.82675 99.1924 209.183 331.136 331.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1190 0.000128 4096 290 3648 126976 36.6862 28.3234 1518.27 836.166 2419.56 2419.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 980 0.000256 4096 330 1728 52608 11.463 13.9328 233.585 417.26 676.323 676.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 460 3.2e-05 4096 100 3008 350208 504.828 162.492 3386.14 4780.59 8834.44 8834.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1550 0.000128 4096 340 1984 135936 23.0434 28.3197 665.618 842.555 1559.66 1559.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1970 0.000256 2048 350 1408 71616 7.08346 114.107 209.191 330.424 330.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 350 3.2e-05 4096 97 1984 184320 2697.61 830.963 3049.21 24595.5 31188.9 31190.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1510 0.000128 4096 480 3200 125952 23.0502 28.3357 1061.99 837.315 1950.77 1950.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 900 6.4e-05 4096 350 1792 185856 104.4 55.6045 1036.55 1673.47 2870.16 2870.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1330 0.000256 2048 310 2432 64896 5.79584 7.0081 196.995 208.658 418.541 418.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 840 0.000128 1024 290 1152 92160 15.6652 6.80096 81.5352 206.379 310.532 310.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1190 0.000128 4096 290 3648 127488 36.7421 28.3197 1273.15 837.437 2175.75 2175.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 980 0.000256 4096 330 1728 52736 11.491 13.9578 215.362 419.253 660.146 660.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 460 3.2e-05 4096 100 3008 352256 504.139 162.73 3132.33 4795.36 8594.95 8595.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1550 0.000128 4096 340 1984 135680 23.0613 28.3259 612.491 836.848 1500.8 1500.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1970 0.000256 2048 350 1408 71680 7.06582 105.228 209.668 322.003 322.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 350 3.2e-05 4096 97 1984 180224 2979.31 915.555 3218.18 27143.9 34258.8 34260.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1510 0.000128 4096 480 3200 125952 23.0555 28.3177 974.944 836.842 1863.23 1863.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 900 6.4e-05 4096 350 1792 184320 104.521 55.5663 946.213 1672.18 2778.62 2778.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1330 0.000256 2048 310 2432 65024 5.83494 7.08445 179.518 209.655 402.167 402.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 840 0.000128 1024 290 1152 94208 15.8032 6.86045 76.0112 209.352 308.184 308.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1190 0.000128 4096 290 3648 126976 36.729 28.3197 1158.51 836.909 2060.57 2060.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 980 0.000256 4096 330 1728 52480 11.4688 13.9264 199.634 417.321 642.434 642.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 460 3.2e-05 4096 100 3008 358400 500.32 162.084 2924.39 4783.56 8370.75 8371.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1550 0.000128 4096 340 1984 135040 23.0471 28.3238 559.022 836.237 1446.7 1446.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1970 0.000256 2048 350 1408 71360 7.06285 97.6527 208.933 313.695 313.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 350 3.2e-05 4096 97 1984 184320 3243.4 993.576 3252.52 29368.3 36859.8 36861.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1510 0.000128 4096 480 3200 125440 23.0636 28.3505 896.386 836.061 1783.95 1784.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 16 64 900 6.4e-05 4096 350 1792 181760 104.248 55.2942 941.292 1663.55 2764.52 2764.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1330 0.000256 2048 310 2432 64640 5.81427 7.0041 166.149 208.696 387.738 387.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 840 0.000128 1024 290 1152 92160 15.6651 6.80554 69.2766 206.581 298.49 298.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1190 0.000128 4096 290 3648 125440 36.6882 28.2747 1060.55 832.755 1958.37 1958.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 980 0.000256 4096 330 1728 52224 11.5146 13.9399 587.266 418.686 1031.49 1031.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 460 3.2e-05 4096 100 3008 344064 502.574 161.569 2672.66 4773.73 8110.92 8111.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1550 0.000128 4096 340 1984 135168 23.0557 28.3097 532.045 835.024 1418.51 1418.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1970 0.000256 2048 350 1408 71424 7.04102 92.3081 209.384 308.775 308.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 16 64 350 3.2e-05 4096 97 1984 178176 4053.97 1238.9 3309.86 36612.7 45217.7 45219.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1510 0.000128 4096 480 3200 125184 23.0466 28.3075 845.185 835.032 1731.65 1731.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 16 64 900 6.4e-05 4096 350 1792 184320 104.175 55.392 905.7 1667.85 2733.24 2733.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1330 0.000256 2048 310 2432 64512 5.82656 7.0224 155.476 209.381 377.778 377.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 840 0.000128 1024 290 1152 92160 15.6707 6.80627 65.1129 206.832 294.576 294.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1190 0.000128 4096 290 3648 125952 36.7433 28.3036 1005.2 835.128 1905.48 1905.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 980 0.000256 4096 330 1792 51520 11.5405 13.9732 763.567 419.323 1208.49 1208.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 460 3.2e-05 4096 100 3072 354304 506.506 163.131 9253.66 4803.76 14727.4 14727.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1550 0.000128 4096 340 2048 134944 23.1728 28.3737 2105.63 841.125 2998.38 2998.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1970 0.000256 2048 350 1408 71952 7.12234 297.242 209.831 514.239 514.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 980 0.000256 4096 330 1792 51520 11.5282 13.9592 687.714 419.208 1132.49 1132.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 460 3.2e-05 4096 100 3072 354304 504.52 163.011 6000.41 4801.67 11470 11470.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1550 0.000128 4096 340 2048 134848 23.081 28.3284 1904.28 837.985 2793.75 2793.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1970 0.000256 2048 350 1408 71936 7.09136 198.929 209.648 415.711 415.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 980 0.000256 4096 330 1792 51328 11.5176 13.956 680.732 419.034 1125.32 1125.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 460 3.2e-05 4096 100 3072 354304 505.218 163.051 3870.01 4805.7 9344.36 9344.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1550 0.000128 4096 340 2048 134784 32.7157 28.3444 1862.39 847.221 2770.75 2770.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1970 0.000256 2048 350 1408 71872 7.21366 128.505 209.73 345.492 345.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 980 0.000256 4096 330 1792 51264 11.51 13.9592 682.959 418.699 1127.21 1127.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 460 3.2e-05 4096 100 3072 353280 504.217 162.898 3171.69 4796.39 8635.57 8635.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1550 0.000128 4096 340 2048 134784 23.1056 28.336 1848.11 842.351 2741.98 2742.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1970 0.000256 2048 350 1408 71808 7.05891 103.834 209.388 320.326 320.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 980 0.000256 4096 330 1792 51200 11.5137 13.9466 678.366 418.26 1122.17 1122.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 460 3.2e-05 4096 100 3072 352256 503.932 162.737 2827.46 4820.02 8314.53 8314.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1550 0.000128 4096 340 2048 134400 23.1421 28.3451 1835.83 842.447 2729.84 2729.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1970 0.000256 2048 350 1408 71808 7.12749 93.1959 218.077 318.444 318.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 980 0.000256 4096 330 1792 51200 11.4925 13.9516 683.764 418.119 1127.41 1127.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 460 3.2e-05 4096 100 3072 353280 506.292 163.039 2600.91 4807.54 8078.18 8078.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1550 0.000128 4096 340 2048 134400 23.1171 28.3155 1836.68 836.79 2724.98 2725.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1970 0.000256 2048 350 1408 71680 7.04288 85.7078 209.275 302.07 302.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 980 0.000256 4096 330 1792 50688 11.4979 13.9357 674.305 417.653 1117.48 1117.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 460 3.2e-05 4096 100 3072 350208 504.767 162.471 2383.14 4785.64 7836.42 7836.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1550 0.000128 4096 340 2048 134400 23.1545 28.338 1949.36 838.123 2839.06 2839.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1970 0.000256 2048 350 1408 71616 7.04307 79.2174 209.391 295.695 295.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 980 0.000256 4096 330 1792 50624 11.4893 13.9265 674.605 417.436 1117.54 1117.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 460 3.2e-05 4096 100 3072 351232 507.788 163.234 2250.71 4830.82 7752.93 7753.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1550 0.000128 4096 340 2048 134400 23.0976 28.3223 1955.46 838.251 2845.22 2845.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1970 0.000256 2048 350 1408 71680 7.04512 74.154 209.704 290.945 291.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 980 0.000256 4096 330 1792 51200 11.524 13.954 681.385 419.39 1126.34 1126.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 460 3.2e-05 4096 100 3072 352256 504.146 162.744 2155.89 4816.29 7639.46 7639.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1550 0.000128 4096 340 2048 134144 23.1271 28.3197 1943.1 837.091 2831.72 2831.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1970 0.000256 2048 350 1408 71680 7.05946 71.201 209.731 288.035 288.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 980 0.000256 4096 330 1680 52416 11.5022 13.9243 636.578 417.436 1079.52 1079.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 460 3.2e-05 4096 100 3000 358400 499.33 162.161 8248.61 4774.63 13685.1 13685.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1550 0.000128 4096 340 1980 136192 23.1082 28.3249 1849.94 842.268 2743.73 2743.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1970 0.000256 2048 350 1380 71680 7.04304 292.771 209.299 509.159 509.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 350 3.2e-05 4096 97 1980 189952 2141.43 664.485 3974.26 19664.6 26446.1 26447.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1510 0.000128 4096 480 3180 126336 23.1138 28.3503 2905.63 838.217 3795.39 3795.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 900 6.4e-05 4096 350 1800 182784 105.228 55.5895 2911.33 1675.14 4747.42 4747.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1330 0.000256 2048 310 2400 64960 5.79539 6.99699 118.748 208.816 340.429 340.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 840 0.000128 1024 290 1140 93184 15.6354 6.81165 65.0702 207.288 294.96 295.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1190 0.000128 4096 290 3660 127232 36.8225 28.3259 3001.28 838.401 3904.94 3905.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 980 0.000256 4096 330 1728 52416 11.5022 13.9239 639.94 417.088 1082.53 1082.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 460 3.2e-05 4096 100 3008 351232 508.598 163.174 7183.36 4808.35 12663.9 12664.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1550 0.000128 4096 340 1984 135744 23.0973 28.321 1832.17 837.57 2721.23 2721.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1970 0.000256 2048 350 1408 71680 7.04698 67.9742 209.445 284.508 284.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 350 3.2e-05 4096 97 1984 182784 2971.45 913.579 3693.69 27014.6 34595 34596.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1510 0.000128 4096 480 3200 125888 23.098 28.3209 2868.56 837.516 3757.57 3757.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 900 6.4e-05 4096 350 1792 184576 104.945 55.5901 2858.71 1673.67 4693.04 4693.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1330 0.000256 2048 310 2432 64960 5.80198 7.03078 118.856 208.673 340.433 340.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 840 0.000128 1024 290 1152 89600 15.914 6.81277 58.5209 207.109 288.513 288.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1190 0.000128 4096 290 3648 127232 36.8007 28.3239 2958.76 837.626 3861.62 3861.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 980 0.000256 4096 330 1700 53200 11.5895 13.9879 652.205 419.106 1096.97 1097.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 460 3.2e-05 4096 100 3000 349440 502.472 162.171 7324.59 4759.97 12749.6 12749.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1550 0.000128 4096 340 2000 135520 23.2918 28.4017 1877.17 836.443 2765.38 2765.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1970 0.000256 2048 350 1400 71680 7.05741 69.53 209.46 286.091 286.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 350 3.2e-05 4096 97 2000 188160 2419.14 746.487 3794.12 21997.1 28958.2 28959.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1510 0.000128 4096 480 3200 126560 23.286 28.3975 2974.97 836.436 3863.16 3863.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 900 6.4e-05 4096 350 1750 188160 104.692 55.7056 2914.93 1671.25 4746.72 4746.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1330 0.000256 2048 310 2400 65520 5.86288 7.11165 121.33 209.593 343.975 344.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 840 0.000128 1024 290 1150 89600 15.7401 6.8055 60.4377 204.746 287.885 288.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1190 0.000128 4096 290 3650 126560 37.0529 28.398 3056.72 836.451 3958.73 3958.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 980 0.000256 4096 330 1680 53200 11.6019 13.9914 641.425 419.581 1086.68 1086.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 460 3.2e-05 4096 100 2976 358400 494.313 159.418 8200.89 4717.35 13572.4 13572.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1550 0.000128 4096 340 2016 135520 23.2933 28.3976 1871.54 837.478 2760.79 2760.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1970 0.000256 2048 350 1392 71680 7.05309 305.42 209.603 522.122 522.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 350 3.2e-05 4096 97 1968 188160 2418.44 746.525 3871.46 22032.4 29070.3 29071.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1510 0.000128 4096 480 3168 126560 23.3011 28.3814 2917.24 837.454 3806.46 3806.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 900 6.4e-05 4096 350 1776 185920 105.123 55.7078 2885.34 1673.11 4719.43 4719.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1330 0.000256 2048 310 2400 64960 5.86538 7.05718 120.634 209.911 343.541 343.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 840 0.000128 1024 290 1152 89600 15.7371 6.80141 62.0226 204.973 289.693 289.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1190 0.000128 4096 290 3648 126560 37.0559 28.398 3007.06 837.512 3910.13 3910.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 980 0.000256 4096 330 1696 53248 11.5349 13.953 636.615 418.696 1080.88 1080.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 460 3.2e-05 4096 100 2976 360448 498.244 161.163 8139.65 4754.32 13553.8 13554.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1550 0.000128 4096 340 1984 136192 23.1524 28.3379 1824.31 837.845 2713.72 2713.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1970 0.000256 2048 350 1376 71936 7.0697 296.258 209.706 513.08 513.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 350 3.2e-05 4096 97 1952 190464 2153.02 664.937 3677.97 19688 26185.3 26186.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1510 0.000128 4096 480 3168 126720 23.1766 28.3316 2860.18 837.87 3749.64 3749.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 900 6.4e-05 4096 350 1760 187392 104.754 55.5852 2834.5 1677.49 4672.47 4672.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1330 0.000256 2048 310 2400 65536 5.81504 7.06922 137.506 209.382 359.847 359.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 840 0.000128 1024 290 1152 96256 15.6284 6.83139 77.2836 209.25 309.153 309.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1190 0.000128 4096 290 3648 126976 36.8154 28.3234 2979.85 836.551 3881.65 3881.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 980 0.000256 4096 330 1696 51840 11.3843 13.8336 875.461 414.99 1315.75 1315.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 460 3.2e-05 4096 100 2976 353280 491.866 160.247 10391.3 4704.72 15748.5 15748.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1550 0.000128 4096 340 1984 135360 23.0486 28.3279 2552.95 839.748 3444.15 3444.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1970 0.000256 2048 350 1376 71520 7.0487 117.134 209.559 333.786 333.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 350 3.2e-05 4096 97 1952 184320 3204.76 988.59 4803.22 29222 38220.5 38222.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1510 0.000128 4096 480 3168 125760 23.0572 28.3268 1523.05 837.549 2412.06 2412.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 900 6.4e-05 4096 350 1760 184320 104.443 55.5457 3913.98 1672.23 5746.33 5746.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1330 0.000256 2048 310 2400 64320 5.76134 6.95091 203.268 207.595 423.65 423.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 840 0.000128 1024 290 1152 92160 15.6866 6.84746 101.995 206.919 331.602 331.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1190 0.000128 4096 290 3648 126720 36.7578 28.3233 1316.53 837.432 2219.16 2219.26
