// Seed: 856138126
module module_0 ();
  wire id_1;
  wire id_3;
  module_2(
      id_3, id_1, id_1, id_3, id_3, id_1, id_3, id_3, id_3, id_3
  );
  assign id_2 = id_2 == 1;
endmodule
module module_1 ();
  always @(negedge 1 or 1) begin
    assert (1 & id_1);
  end
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  supply0 id_11 = 1'b0;
  always
    repeat (id_11)
      for (id_5 = 1'b0; 1; id_7 = 1'd0) begin
        id_10 = id_11;
      end
endmodule
