// Seed: 1236221292
module module_0 #(
    parameter id_8 = 32'd35
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  output wor id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_5 = -1;
  parameter id_8 = 1;
  logic id_9;
  defparam id_8.id_8 = 1'b0;
  wire  id_10;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  module_0 modCall_1 (
      id_3,
      id_7,
      id_5,
      id_1,
      id_7,
      id_5,
      id_7
  );
  input wire id_2;
  output wire id_1;
  wire id_9;
endmodule
