/home/fizza/OpenFPGA/build/openfpga/openfpga -batch -f memset_run.openfpga
Reading script file memset_run.openfpga...

            ___                   _____ ____   ____    _     
           / _ \ _ __   ___ _ __ |  ___|  _ \ / ___|  / \    
          | | | | '_ \ / _ \ '_ \| |_  | |_) | |  _  / _ \   
          | |_| | |_) |  __/ | | |  _| |  __/| |_| |/ ___ \  
           \___/| .__/ \___|_| |_|_|   |_|    \____/_/   \_\ 
                |_|                                          

               OpenFPGA: An Open-source FPGA IP Generator
                     Versatile Place and Route (VPR)
                           FPGA-Verilog
                           FPGA-SPICE
                           FPGA-SDC
                           FPGA-Bitstream

             This is a free software under the MIT License

             Copyright (c) 2018 LNIS - The University of Utah

Permission is hereby granted, free of charge, to any person obtaining a copy
of this software and associated documentation files (the "Software"), to deal
in the Software without restriction, including without limitation the rights
to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
copies of the Software, and to permit persons to whom the Software is
furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in
all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
THE SOFTWARE.



Command line to execute: vpr /home/fizza/work/uart_receiver/run001/k6_N10_tileable_dpram8K_dsp36_40nm/memset/MIN_ROUTE_CHAN_WIDTH/arch/k6_N10_tileable_dpram8K_dsp36_40nm.xml memset.blif     --route_chan_width 300     --constant_net_method route
VPR FPGA Placement and Routing.
Version: 8.1.0-dev+9e53e9a0a
Revision: v8.0.0-7093-g9e53e9a0a
Compiled: 2023-03-22T18:43:34
Compiler: GNU 11.3.0 on Linux-5.19.0-35-generic x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /home/fizza/work/uart_receiver/run001/k6_N10_tileable_dpram8K_dsp36_40nm/memset/MIN_ROUTE_CHAN_WIDTH/arch/k6_N10_tileable_dpram8K_dsp36_40nm.xml memset.blif --route_chan_width 300 --constant_net_method route


Architecture file: /home/fizza/work/uart_receiver/run001/k6_N10_tileable_dpram8K_dsp36_40nm/memset/MIN_ROUTE_CHAN_WIDTH/arch/k6_N10_tileable_dpram8K_dsp36_40nm.xml
Circuit name: memset

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'frac_lut6' input port 'in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'frac_lut6' output port 'lut6_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 5: Model 'frac_lut6' output port 'lut5_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'frac_lut6' output port 'lut4_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'frac_logic[default]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.09 seconds (max_rss 18.0 MiB, delta_rss +1.4 MiB)

Timing analysis: ON
Circuit netlist file: memset.net
Circuit placement file: memset.place
Circuit routing file: memset.route
Circuit SDC file: memset.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 300
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 0
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 300
RouterOpts.check_route: FULL
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 7: clb[0].cin[0] unconnected pin in architecture.
Warning 8: clb[0].cout[0] unconnected pin in architecture.
# Building complex block graph took 0.07 seconds (max_rss 20.1 MiB, delta_rss +2.1 MiB)
Circuit file: memset.blif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.03 seconds (max_rss 21.8 MiB, delta_rss +1.5 MiB)
# Clean circuit
Absorbed 65 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 0
Swept block(s)      : 0
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 21.9 MiB, delta_rss +0.1 MiB)
# Compress circuit
# Compress circuit took 0.01 seconds (max_rss 21.9 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 21.9 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 725
    .input :      99
    .latch :     232
    .output:     130
    0-LUT  :       3
    6-LUT  :     261
  Nets  : 595
    Avg Fanout:     2.6
    Max Fanout:   232.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 2120
  Timing Graph Edges: 2920
  Timing Graph Levels: 10
# Build Timing Graph took 0.00 seconds (max_rss 22.0 MiB, delta_rss +0.1 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clk' Fanout: 232 pins (10.9%), 232 blocks (32.0%)
# Load Timing Constraints

SDC file 'memset.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'clk'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'clk' Source: 'clk.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 22.0 MiB, delta_rss +0.0 MiB)
# Packing
Begin packing 'memset.blif'.

After removing unused inputs...
	total blocks: 725, total nets: 595, total inputs: 99, total outputs: 130
Begin prepacking.
0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 1.33777e-09
Packing with pin utilization targets: io:1,1 clb:0.8,1 memory:1,1 mult_36:1,1
Packing with high fanout thresholds: io:128 clb:32 memory:128 mult_36:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
    19/493       3%                            2     4 x 4     
    38/493       7%                            4     5 x 5     
    57/493      11%                            6     5 x 5     
    76/493      15%                            8     6 x 6     
    95/493      19%                           10     6 x 6     
   114/493      23%                           12     6 x 6     
   133/493      26%                           14     7 x 7     
   152/493      30%                           16     7 x 7     
   171/493      34%                           17     7 x 7     
   190/493      38%                           19     7 x 7     
   209/493      42%                           21     8 x 8     
   228/493      46%                           23     8 x 8     
   247/493      50%                           25     9 x 9     
   266/493      53%                           31     9 x 9     
   285/493      57%                           50     9 x 9     
   304/493      61%                           69     9 x 9     
   323/493      65%                           88     9 x 9     
   342/493      69%                          107     9 x 9     
   361/493      73%                          126     9 x 9     
   380/493      77%                          145     9 x 9     
   399/493      80%                          164     9 x 9     
   418/493      84%                          183     9 x 9     
   437/493      88%                          202     9 x 9     
   456/493      92%                          221     9 x 9     
   475/493      96%                          240     9 x 9     

Logic Element (fle) detailed count:
  Total number of Logic Elements used : 264
  LEs used for logic and registers    : 232
  LEs used for logic only             : 32
  LEs used for registers only         : 0

Incr Slack updates 1 in 7.3932e-05 sec
Full Max Req/Worst Slack updates 1 in 1.8294e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 0.00012679 sec
FPGA sized to 10 x 10 (auto)
Device Utilization: 0.59 (target 1.00)
	Block Utilization: 0.89 Type: io
	Block Utilization: 0.60 Type: clb

Start the iterative improvement process
the iterative improvement process is done
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io        229                               0.567686                     0.432314   
       clb         30                                9.73333                      4.43333   
   mult_36          0                                      0                            0   
    memory          0                                      0                            0   
Absorbed logical nets 363 out of 595 nets, 232 nets not absorbed.

Netlist conversion complete.

# Packing took 0.19 seconds (max_rss 24.8 MiB, delta_rss +2.8 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'memset.net'.
Detected 3 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.081546 seconds).
# Load packing took 0.08 seconds (max_rss 62.9 MiB, delta_rss +38.1 MiB)
Warning 9: Netlist contains 0 global net to non-global architecture pin connections
Warning 10: Logic block #27 ($false) has only 1 output pin '$false.O[4]'. It may be a constant generator.
Warning 11: Logic block #28 ($true) has only 1 output pin '$true.O[4]'. It may be a constant generator.
Warning 12: Logic block #29 ($undef) has only 1 output pin '$undef.O[4]'. It may be a constant generator.
Cluster level netlist and block usage statistics
Netlist num_nets: 232
Netlist num_blocks: 259
Netlist EMPTY blocks: 0.
Netlist io blocks: 229.
Netlist clb blocks: 30.
Netlist mult_36 blocks: 0.
Netlist memory blocks: 0.
Netlist inputs pins: 99
Netlist output pins: 130

Pb types usage...
  io         : 229
   inpad     : 99
   outpad    : 130
  clb        : 30
   fle       : 264
    ble6     : 264
     lut6    : 264
      lut    : 264
     ff      : 232

# Create Device
## Build Device Grid
FPGA sized to 10 x 10: 100 grid tiles (auto)

Resource usage...
	Netlist
		229	blocks of type: io
	Architecture
		256	blocks of type: io
	Netlist
		30	blocks of type: clb
	Architecture
		50	blocks of type: clb
	Netlist
		0	blocks of type: mult_36
	Architecture
		1	blocks of type: mult_36
	Netlist
		0	blocks of type: memory
	Architecture
		4	blocks of type: memory

Device Utilization: 0.59 (target 1.00)
	Physical Tile io:
	Block Utilization: 0.89 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.60 Logical Block: clb
	Physical Tile memory:
	Block Utilization: 0.00 Logical Block: memory
	Physical Tile mult_36:
	Block Utilization: 0.00 Logical Block: mult_36

FPGA size limited by block type(s): io

## Build Device Grid took 0.00 seconds (max_rss 62.9 MiB, delta_rss +0.0 MiB)
Warning 13: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 300
Y-direction routing channel width is 300
## Build tileable routing resource graph took 0.29 seconds (max_rss 62.9 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 22282
  RR Graph Edges: 236254
# Create Device took 0.30 seconds (max_rss 62.9 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 0.44 seconds (max_rss 62.9 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 14: Found no more sample locations for SOURCE in clb
Warning 15: Found no more sample locations for OPIN in clb
## Computing src/opin lookahead took 0.00 seconds (max_rss 62.9 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 0.44 seconds (max_rss 62.9 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
## Computing delta delays
## Computing delta delays took 0.03 seconds (max_rss 62.9 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 0.03 seconds (max_rss 62.9 MiB, delta_rss +0.0 MiB)
Using simple RL 'Softmax agent' for choosing move types
# Placement
## Initial Placement
Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 62.9 MiB, delta_rss +0.0 MiB)

There are 395 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 2025

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 6.75068 td_cost: 3.55964e-08
Initial placement estimated Critical Path Delay (CPD): 1.99967 ns
Initial placement estimated setup Total Negative Slack (sTNS): -346.35 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -1.99967 ns

Initial placement estimated setup slack histogram:
[   -2e-09: -1.8e-09)   1 (  0.3%) |
[ -1.8e-09: -1.6e-09)   0 (  0.0%) |
[ -1.6e-09: -1.5e-09)   1 (  0.3%) |
[ -1.5e-09: -1.3e-09) 155 ( 47.1%) |***********************************************
[ -1.3e-09: -1.1e-09)  72 ( 21.9%) |**********************
[ -1.1e-09: -9.2e-10)   0 (  0.0%) |
[ -9.2e-10: -7.4e-10)   3 (  0.9%) |*
[ -7.4e-10: -5.6e-10)  11 (  3.3%) |***
[ -5.6e-10: -3.7e-10)  59 ( 17.9%) |******************
[ -3.7e-10: -1.9e-10)  27 (  8.2%) |********
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 825
Warning 16: Starting t: 101 of 259 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 5.0e-04   0.943       5.43 3.0066e-08   2.060       -342   -2.060   0.381  0.0297    9.0     1.00       825  0.200
   2    0.0 4.8e-04   0.955       4.82 2.2129e-08   1.941       -337   -1.941   0.322  0.0222    8.5     1.47      1650  0.950
   3    0.0 4.5e-04   0.971       4.45 1.3725e-08   1.923       -335   -1.923   0.241  0.0154    7.5     2.34      2475  0.950
   4    0.0 4.3e-04   0.989       4.34 8.7477e-09   1.860       -331   -1.860   0.227  0.0047    6.0     3.64      3300  0.950
   5    0.0 4.1e-04   0.993       4.28 6.1611e-09   1.860       -332   -1.860   0.222  0.0036    4.7     4.76      4125  0.950
   6    0.0 3.9e-04   0.999       4.24 4.9134e-09   1.860       -332   -1.860   0.236  0.0023    3.7     5.65      4950  0.950
   7    0.0 3.7e-04   0.999       4.24 4.1928e-09   1.860       -332   -1.860   0.261  0.0038    2.9     6.31      5775  0.950
   8    0.0 3.5e-04   0.995       4.18 3.7765e-09   1.860       -332   -1.860   0.255  0.0058    2.4     6.77      6600  0.950
   9    0.0 3.3e-04   0.988       4.08 4.5119e-09   1.786       -334   -1.786   0.285  0.0072    2.0     7.16      7425  0.950
  10    0.0 3.2e-04   0.995       4.02 4.09e-09     1.786       -332   -1.786   0.263  0.0042    1.7     7.43      8250  0.950
  11    0.0 3.0e-04   0.990       3.97 4.0155e-09   1.786       -334   -1.786   0.239  0.0053    1.4     7.68      9075  0.950
  12    0.0 2.9e-04   1.001       3.98 3.6596e-09   1.786       -332   -1.786   0.286  0.0020    1.1     7.92      9900  0.950
  13    0.0 2.7e-04   0.994       3.95 3.6147e-09   1.786       -332   -1.786   0.263  0.0043    1.0     8.00     10725  0.950
  14    0.0 2.6e-04   0.997       3.88 3.5998e-09   1.786       -332   -1.786   0.211  0.0034    1.0     8.00     11550  0.950
  15    0.0 2.5e-04   0.998       3.86 3.5476e-09   1.786       -331   -1.786   0.270  0.0015    1.0     8.00     12375  0.950
  16    0.0 2.3e-04   0.997       3.82 3.5454e-09   1.786       -330   -1.786   0.247  0.0029    1.0     8.00     13200  0.950
  17    0.0 2.2e-04   0.999       3.80 3.5227e-09   1.786       -331   -1.786   0.221  0.0011    1.0     8.00     14025  0.950
  18    0.0 2.1e-04   0.998       3.79 3.5319e-09   1.786       -331   -1.786   0.232  0.0008    1.0     8.00     14850  0.950
  19    0.0 2.0e-04   0.998       3.78 3.5123e-09   1.786       -331   -1.786   0.213  0.0010    1.0     8.00     15675  0.950
  20    0.0 1.9e-04   0.999       3.78 3.5156e-09   1.786       -331   -1.786   0.198  0.0007    1.0     8.00     16500  0.950
  21    0.0 1.8e-04   0.999       3.77 3.5127e-09   1.786       -331   -1.786   0.179  0.0006    1.0     8.00     17325  0.950
  22    0.0 1.7e-04   1.000       3.76 3.5191e-09   1.786       -331   -1.786   0.167  0.0004    1.0     8.00     18150  0.950
  23    0.0 1.6e-04   0.999       3.75 3.511e-09    1.786       -331   -1.786   0.188  0.0006    1.0     8.00     18975  0.950
  24    0.0 1.5e-04   1.000       3.75 3.5132e-09   1.786       -331   -1.786   0.182  0.0005    1.0     8.00     19800  0.950
  25    0.0 1.5e-04   1.000       3.74 3.5198e-09   1.786       -331   -1.786   0.172  0.0005    1.0     8.00     20625  0.950
  26    0.0 1.4e-04   1.001       3.75 3.5201e-09   1.786       -331   -1.786   0.181  0.0004    1.0     8.00     21450  0.950
  27    0.0 1.3e-04   0.998       3.74 3.5214e-09   1.786       -331   -1.786   0.178  0.0010    1.0     8.00     22275  0.950
  28    0.0 1.3e-04   1.000       3.73 3.52e-09     1.786       -331   -1.786   0.155  0.0005    1.0     8.00     23100  0.950
  29    0.0 1.2e-04   0.998       3.71 3.5167e-09   1.786       -330   -1.786   0.160  0.0006    1.0     8.00     23925  0.950
  30    0.0 1.1e-04   1.000       3.71 3.511e-09    1.786       -331   -1.786   0.182  0.0002    1.0     8.00     24750  0.950
  31    0.0 1.1e-04   1.000       3.71 3.5109e-09   1.786       -330   -1.786   0.162  0.0002    1.0     8.00     25575  0.950
  32    0.0 1.0e-04   1.000       3.71 3.5124e-09   1.786       -331   -1.786   0.142  0.0004    1.0     8.00     26400  0.950
  33    0.0 8.2e-05   1.000       3.71 3.511e-09    1.786       -331   -1.786   0.139  0.0004    1.0     8.00     27225  0.800
Agent's 2nd state: 
Checkpoint saved: bb_costs=3.71008, TD costs=3.51184e-09, CPD=  1.786 (ns) 
  34    0.0 6.6e-05   1.000       3.71 3.5111e-09   1.786       -331   -1.786   0.102  0.0001    1.0     8.00     28050  0.800
  35    0.0 5.3e-05   1.000       3.71 3.5079e-09   1.786       -331   -1.786   0.118  0.0002    1.0     8.00     28875  0.800
  36    0.0 4.2e-05   1.000       3.71 3.5037e-09   1.786       -331   -1.786   0.116  0.0001    1.0     8.00     29700  0.800
  37    0.0 3.4e-05   1.000       3.71 3.506e-09    1.786       -331   -1.786   0.086  0.0000    1.0     8.00     30525  0.800
  38    0.0 2.7e-05   1.000       3.71 3.5055e-09   1.786       -331   -1.786   0.097  0.0000    1.0     8.00     31350  0.800
  39    0.0 0.0e+00   1.000       3.71 3.5047e-09   1.786       -331   -1.786   0.051  0.0000    1.0     8.00     32175  0.800
## Placement Quench took 0.00 seconds (max_rss 62.9 MiB)
post-quench CPD = 1.78562 (ns) 

BB estimate of min-dist (placement) wire length: 1112

Completed placement consistency check successfully.

Swaps called: 32434

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 1.78562 ns, Fmax: 560.03 MHz
Placement estimated setup Worst Negative Slack (sWNS): -1.78562 ns
Placement estimated setup Total Negative Slack (sTNS): -330.621 ns

Placement estimated setup slack histogram:
[ -1.8e-09: -1.6e-09)   1 (  0.3%) |
[ -1.6e-09: -1.5e-09)   0 (  0.0%) |
[ -1.5e-09: -1.3e-09)  93 ( 28.3%) |*********************************
[ -1.3e-09: -1.1e-09) 134 ( 40.7%) |***********************************************
[ -1.1e-09: -9.9e-10)   1 (  0.3%) |
[ -9.9e-10: -8.3e-10)   0 (  0.0%) |
[ -8.3e-10: -6.7e-10)   3 (  0.9%) |*
[ -6.7e-10: -5.1e-10)   0 (  0.0%) |
[ -5.1e-10: -3.5e-10)  65 ( 19.8%) |***********************
[ -3.5e-10: -1.9e-10)  32 (  9.7%) |***********

Placement estimated geomean non-virtual intra-domain period: 1.78562 ns (560.03 MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: 1.78562 ns (560.03 MHz)

Placement cost: 0.999922, bb_cost: 3.70674, td_cost: 3.50353e-09, 

Placement resource usage:
  io  implemented as io : 229
  clb implemented as clb: 30

Placement number of temperatures: 39
Placement total # of swap attempts: 32434
	Swaps accepted:  6560 (20.2 %)
	Swaps rejected: 22681 (69.9 %)
	Swaps aborted :  3193 ( 9.8 %)


Percentage of different move types:
	Uniform move: 26.86 % (acc=23.05 %, rej=76.95 %, aborted=0.00 %)
	Median move: 20.64 % (acc=18.74 %, rej=61.29 %, aborted=19.98 %)
	W. Centroid move: 19.64 % (acc=21.35 %, rej=69.02 %, aborted=9.64 %)
	Centroid move: 26.38 % (acc=21.59 %, rej=66.85 %, aborted=11.56 %)
	W. Median move: 2.81 % (acc=9.99 %, rej=62.24 %, aborted=27.77 %)
	Crit. Uniform move: 1.75 % (acc=0.00 %, rej=100.00 %, aborted=0.00 %)
	Feasible Region move: 1.91 % (acc=0.00 %, rej=100.00 %, aborted=0.00 %)

Placement Quench timing analysis took 0.000731769 seconds (0.000632945 STA, 9.8824e-05 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.0342171 seconds (0.0298904 STA, 0.00432673 slack) (41 full updates: 41 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 0.10 seconds (max_rss 62.9 MiB, delta_rss +0.0 MiB)

# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1)  92 ( 21.8%) |**************************************
[      0.1:      0.2)  30 (  7.1%) |************
[      0.2:      0.3)  88 ( 20.9%) |*************************************
[      0.3:      0.4)  48 ( 11.4%) |********************
[      0.4:      0.5)  11 (  2.6%) |*****
[      0.5:      0.6)  10 (  2.4%) |****
[      0.6:      0.7) 113 ( 26.8%) |***********************************************
[      0.7:      0.8)  10 (  2.4%) |****
[      0.8:      0.9)  13 (  3.1%) |*****
[      0.9:        1)   7 (  1.7%) |***
## Initializing router criticalities took 0.01 seconds (max_rss 62.9 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0   55364     231     395      90 ( 0.404%)    2246 ( 5.5%)    1.999     -387.3     -1.999      0.000      0.000      N/A
Incr Slack updates 41 in 0.00146573 sec
Full Max Req/Worst Slack updates 5 in 5.9347e-05 sec
Incr Max Req/Worst Slack updates 36 in 0.000514435 sec
Incr Criticality updates 35 in 0.00168369 sec
Full Criticality updates 6 in 0.000323035 sec
   2    0.0     0.5    5   15844      85     196      13 ( 0.058%)    2241 ( 5.5%)    1.999     -387.0     -1.999      0.000      0.000      N/A
   3    0.0     0.6    0    3710      18      32       7 ( 0.031%)    2268 ( 5.6%)    1.999     -387.0     -1.999      0.000      0.000      N/A
   4    0.0     0.8    0    1414      10      23       3 ( 0.013%)    2252 ( 5.6%)    1.999     -386.8     -1.999      0.000      0.000      N/A
   5    0.0     1.1    0     638       5       9       1 ( 0.004%)    2253 ( 5.6%)    1.999     -386.8     -1.999      0.000      0.000      N/A
   6    0.0     1.4    0     574       2       4       1 ( 0.004%)    2253 ( 5.6%)    1.999     -386.8     -1.999      0.000      0.000      N/A
   7    0.0     1.9    0     303       2       4       1 ( 0.004%)    2253 ( 5.6%)    1.999     -386.8     -1.999      0.000      0.000      N/A
   8    0.0     2.4    0     376       2       4       1 ( 0.004%)    2257 ( 5.6%)    1.999     -386.8     -1.999      0.000      0.000      N/A
   9    0.0     3.1    0     356       1       2       0 ( 0.000%)    2254 ( 5.6%)    1.999     -386.8     -1.999      0.000      0.000      N/A
Restoring best routing
Critical path: 1.99925 ns
Successfully routed after 9 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1) 72 ( 17.1%) |************************************
[      0.1:      0.2)  9 (  2.1%) |****
[      0.2:      0.3) 89 ( 21.1%) |********************************************
[      0.3:      0.4) 74 ( 17.5%) |*************************************
[      0.4:      0.5) 27 (  6.4%) |*************
[      0.5:      0.6)  5 (  1.2%) |**
[      0.6:      0.7) 22 (  5.2%) |***********
[      0.7:      0.8) 97 ( 23.0%) |************************************************
[      0.8:      0.9)  9 (  2.1%) |****
[      0.9:        1) 18 (  4.3%) |*********
Router Stats: total_nets_routed: 356 total_connections_routed: 669 total_heap_pushes: 78579 total_heap_pops: 15496
# Routing took 0.04 seconds (max_rss 62.9 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.00 seconds (max_rss 62.9 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -206191636
Circuit successfully routed with a channel width factor of 300.
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 62.9 MiB, delta_rss +0.0 MiB)
Found 384 mismatches between routing and packing results.
Fixed 248 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.00 seconds (max_rss 62.9 MiB, delta_rss +0.0 MiB)
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io        229                               0.567686                     0.432314   
       clb         30                                9.73333                      4.43333   
   mult_36          0                                      0                            0   
    memory          0                                      0                            0   
Absorbed logical nets 363 out of 595 nets, 232 nets not absorbed.


Average number of bends per net: 1.95671  Maximum # of bends: 17

Number of global nets: 1
Number of routed nets (nonglobal): 231
Wire length results (in units of 1 clb segments)...
	Total wirelength: 2254, average net length: 9.75758
	Maximum net length: 104

Wire length results in terms of physical segments...
	Total wiring segments used: 764, average wire segments per net: 3.30736
	Maximum segments used by a net: 32
	Total local nets with reserved CLB opins: 0

Routing channel utilization histogram:
[        1:      inf)   0 (  0.0%) |
[      0.9:        1)   0 (  0.0%) |
[      0.8:      0.9)   0 (  0.0%) |
[      0.7:      0.8)   0 (  0.0%) |
[      0.5:      0.6)   0 (  0.0%) |
[      0.4:      0.5)   0 (  0.0%) |
[      0.3:      0.4)   0 (  0.0%) |
[      0.2:      0.3)   0 (  0.0%) |
[      0.1:      0.2)  16 (  9.9%) |*****
[        0:      0.1) 146 ( 90.1%) |***********************************************
Maximum routing channel utilization:      0.13 at (6,0)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0      39  24.000      300
                         1      13   4.500      300
                         2       8   3.100      300
                         3      10   2.900      300
                         4      14   8.000      300
                         5       8   2.500      300
                         6      30  14.700      300
                         7      17   8.600      300
                         8      34  24.100      300
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0      28  16.700      300
                         1       7   2.900      300
                         2       5   1.600      300
                         3      23  13.800      300
                         4      36  22.400      300
                         5      39  25.100      300
                         6       8   4.300      300
                         7      45  26.500      300
                         8      33  19.700      300

Total tracks in x-direction: 2700, in y-direction: 2700

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 5.2827e+06
	Total used logic block area: 1.61682e+06

Routing area (in minimum width transistor areas)...
	Total routing area: 1.43501e+06, per logic tile: 14350.1

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      4   8820
                                                      Y      4   7488

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                            4      0.0373

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                            4      0.0581

Segment usage by type (index): name type utilization
                               ---- ---- -----------
                                 L4    0       0.102

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  1.3e-10:  1.8e-10)  14 (  4.3%) |***
[  1.8e-10:  2.2e-10)   0 (  0.0%) |
[  2.2e-10:  2.7e-10)   3 (  0.9%) |*
[  2.7e-10:  3.1e-10)   1 (  0.3%) |
[  3.1e-10:  3.6e-10) 254 ( 77.2%) |***********************************************
[  3.6e-10:    4e-10)  12 (  3.6%) |**
[    4e-10:  4.5e-10)  15 (  4.6%) |***
[  4.5e-10:  4.9e-10)  23 (  7.0%) |****
[  4.9e-10:  5.4e-10)   3 (  0.9%) |*
[  5.4e-10:  5.8e-10)   4 (  1.2%) |*

Final critical path delay (least slack): 1.99925 ns, Fmax: 500.188 MHz
Final setup Worst Negative Slack (sWNS): -1.99925 ns
Final setup Total Negative Slack (sTNS): -386.752 ns

Final setup slack histogram:
[   -2e-09: -1.8e-09)   1 (  0.3%) |
[ -1.8e-09: -1.6e-09)   0 (  0.0%) |
[ -1.6e-09: -1.5e-09) 170 ( 51.7%) |***********************************************
[ -1.5e-09: -1.3e-09)  57 ( 17.3%) |****************
[ -1.3e-09: -1.1e-09)   1 (  0.3%) |
[ -1.1e-09: -9.1e-10)   0 (  0.0%) |
[ -9.1e-10: -7.3e-10)   3 (  0.9%) |*
[ -7.3e-10: -5.5e-10)  29 (  8.8%) |********
[ -5.5e-10: -3.7e-10)  50 ( 15.2%) |**************
[ -3.7e-10: -1.9e-10)  18 (  5.5%) |*****

Final geomean non-virtual intra-domain period: 1.99925 ns (500.188 MHz)
Final fanout-weighted geomean non-virtual intra-domain period: 1.99925 ns (500.188 MHz)

Incr Slack updates 1 in 5.2876e-05 sec
Full Max Req/Worst Slack updates 1 in 1.1902e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 5.8074e-05 sec
Flow timing analysis took 0.0634064 seconds (0.0569696 STA, 0.00643679 slack) (53 full updates: 42 setup, 0 hold, 11 combined).
VPR suceeded
The entire flow of VPR took 1.59 seconds (max_rss 62.9 MiB)

Command line to execute: exit

Confirm selected options when call command 'exit':

Finish execution with 0 errors

The entire OpenFPGA flow took 1.53258 seconds

Thank you for using OpenFPGA!
Incr Slack updates 10 in 0.000406281 sec
Full Max Req/Worst Slack updates 2 in 2.356e-05 sec
Incr Max Req/Worst Slack updates 8 in 0.000110469 sec
Incr Criticality updates 8 in 0.00037137 sec
Full Criticality updates 2 in 0.000104889 sec
0