{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.02081,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.04298,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.079191,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0380481,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.0273912,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0380481,
	"finish__design__instance__count__class:buffer": 179,
	"finish__design__instance__area__class:buffer": 200.83,
	"finish__design__instance__count__class:clock_buffer": 17,
	"finish__design__instance__area__class:clock_buffer": 22.61,
	"finish__design__instance__count__class:timing_repair_buffer": 198,
	"finish__design__instance__area__class:timing_repair_buffer": 160.664,
	"finish__design__instance__count__class:inverter": 39,
	"finish__design__instance__area__class:inverter": 25.27,
	"finish__design__instance__count__class:clock_inverter": 15,
	"finish__design__instance__area__class:clock_inverter": 21.812,
	"finish__design__instance__count__class:sequential_cell": 254,
	"finish__design__instance__area__class:sequential_cell": 1153.91,
	"finish__design__instance__count__class:multi_input_combinational_cell": 816,
	"finish__design__instance__area__class:multi_input_combinational_cell": 1261.37,
	"finish__design__instance__count": 1518,
	"finish__design__instance__area": 2846.47,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.139939,
	"finish__clock__skew__setup": 0.0062358,
	"finish__clock__skew__hold": 0.0062358,
	"finish__timing__drv__max_slew_limit": 0.514176,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.760159,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00346903,
	"finish__power__switching__total": 0.00213212,
	"finish__power__leakage__total": 6.01299e-05,
	"finish__power__total": 0.00566127,
	"finish__design__io": 295,
	"finish__design__die__area": 5220.06,
	"finish__design__core__area": 4809.55,
	"finish__design__instance__count": 1616,
	"finish__design__instance__area": 2872.53,
	"finish__design__instance__count__stdcell": 1616,
	"finish__design__instance__area__stdcell": 2872.53,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.597257,
	"finish__design__instance__utilization__stdcell": 0.597257,
	"finish__design__rows": 49,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 49,
	"finish__design__sites": 18081,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 18081,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}