Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Sun Mar 17 05:15:26 2019
| Host         : ece1373-a2-farrokpoolad running 64-bit Ubuntu 16.04.3 LTS
| Command      : report_utilization -hierarchical -name utilization_1 -file 8v3_shell/pr_region_test_proj.util
| Design       : static_region_wrapper
| Device       : xcvu095ffvc1517-2
| Design State : Routed
---------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+----------------+--------------+------------+------------+---------+------+--------+--------+--------+------+--------------+
|                                                         Instance                                                         |                                              Module                                             |  PR Attribute  | Total PPLOCs | Total LUTs | Logic LUTs | LUTRAMs | SRLs |   FFs  | RAMB36 | RAMB18 | URAM | DSP48 Blocks |
+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+----------------+--------------+------------+------------+---------+------+--------+--------+--------+------+--------------+
| static_region_wrapper                                                                                                    |                                                                                           (top) |              - |          634 |     140715 |     131137 |    7022 | 2556 | 120292 |    714 |     19 |    0 |          246 |
|   (static_region_wrapper)                                                                                                |                                                                                           (top) |              - |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|   dbg_hub                                                                                                                |                                                                                      dbg_hub_CV |         Static |            - |        425 |        393 |      32 |    0 |    721 |      0 |      0 |    0 |            0 |
|     (dbg_hub)                                                                                                            |                                                                                      dbg_hub_CV |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|     inst                                                                                                                 |                                                                    dbg_hub_CVxsdbm_v3_0_0_xsdbm |         Static |            - |        425 |        393 |      32 |    0 |    721 |      0 |      0 |    0 |            0 |
|       (inst)                                                                                                             |                                                                    dbg_hub_CVxsdbm_v3_0_0_xsdbm |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|       BSCANID.u_xsdbm_id                                                                                                 |                                                                 dbg_hub_CVxsdbm_v3_0_0_xsdbm_id |         Static |            - |        425 |        393 |      32 |    0 |    721 |      0 |      0 |    0 |            0 |
|         (BSCANID.u_xsdbm_id)                                                                                             |                                                                 dbg_hub_CVxsdbm_v3_0_0_xsdbm_id |         Static |            - |          2 |          2 |       0 |    0 |     32 |      0 |      0 |    0 |            0 |
|         CORE_XSDB.UUT_MASTER                                                                                             |                                                                dbg_hub_CVxsdbm_v3_0_0_icon2xsdb |         Static |            - |        284 |        252 |      32 |    0 |    554 |      0 |      0 |    0 |            0 |
|           U_ICON_INTERFACE                                                                                               |                                                                       dbg_hub_CVxsdbm_v3_0_0_if |         Static |            - |        168 |        136 |      32 |    0 |    452 |      0 |      0 |    0 |            0 |
|             (U_ICON_INTERFACE)                                                                                           |                                                                       dbg_hub_CVxsdbm_v3_0_0_if |         Static |            - |          6 |          6 |       0 |    0 |     15 |      0 |      0 |    0 |            0 |
|             U_CMD1                                                                                                       |                                                                  dbg_hub_CVxsdbm_v3_0_0_ctl_reg |         Static |            - |          4 |          4 |       0 |    0 |     14 |      0 |      0 |    0 |            0 |
|             U_CMD2                                                                                                       |                                                                 dbg_hub_CVxsdbm_v3_0_0_stat_reg |         Static |            - |          5 |          5 |       0 |    0 |     22 |      0 |      0 |    0 |            0 |
|             U_CMD3                                                                                                       |                                                 dbg_hub_CVxsdbm_v3_0_0_stat_reg__parameterized0 |         Static |            - |          6 |          6 |       0 |    0 |     26 |      0 |      0 |    0 |            0 |
|             U_CMD4                                                                                                       |                                                  dbg_hub_CVxsdbm_v3_0_0_ctl_reg__parameterized0 |         Static |            - |         14 |         14 |       0 |    0 |     62 |      0 |      0 |    0 |            0 |
|             U_CMD5                                                                                                       |                                                  dbg_hub_CVxsdbm_v3_0_0_ctl_reg__parameterized1 |         Static |            - |          9 |          9 |       0 |    0 |     42 |      0 |      0 |    0 |            0 |
|             U_CMD6_RD                                                                                                    |                                                                    dbg_hub_CVxsdbm_v3_0_0_rdreg |         Static |            - |         65 |         49 |      16 |    0 |    132 |      0 |      0 |    0 |            0 |
|               (U_CMD6_RD)                                                                                                |                                                                    dbg_hub_CVxsdbm_v3_0_0_rdreg |         Static |            - |          2 |          2 |       0 |    0 |     20 |      0 |      0 |    0 |            0 |
|               U_RD_FIFO                                                                                                  |                                                                   dbg_hub_CVxsdbm_v3_0_0_rdfifo |         Static |            - |         63 |         47 |      16 |    0 |    112 |      0 |      0 |    0 |            0 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst                                                                    |                                                dbg_hub_CVfifo_generator_v13_1_4__parameterized0 |         Static |            - |         63 |         47 |      16 |    0 |    112 |      0 |      0 |    0 |            0 |
|                   inst_fifo_gen                                                                                          |                                          dbg_hub_CVfifo_generator_v13_1_4_synth__parameterized0 |         Static |            - |         63 |         47 |      16 |    0 |    112 |      0 |      0 |    0 |            0 |
|                     gconvfifo.rf                                                                                         |                                                    dbg_hub_CVfifo_generator_top__parameterized0 |         Static |            - |         63 |         47 |      16 |    0 |    112 |      0 |      0 |    0 |            0 |
|                       grf.rf                                                                                             |                                                dbg_hub_CVfifo_generator_ramfifo__parameterized0 |         Static |            - |         63 |         47 |      16 |    0 |    112 |      0 |      0 |    0 |            0 |
|                         (grf.rf)                                                                                         |                                                dbg_hub_CVfifo_generator_ramfifo__parameterized0 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         gntv_or_sync_fifo.gcx.clkx                                                                       |                                                                         dbg_hub_CVclk_x_pntrs_6 |         Static |            - |         12 |         12 |       0 |    0 |     32 |      0 |      0 |    0 |            0 |
|                           (gntv_or_sync_fifo.gcx.clkx)                                                                   |                                                                         dbg_hub_CVclk_x_pntrs_6 |         Static |            - |         10 |         10 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                           |                                                    dbg_hub_CVsynchronizer_ff__parameterized0_17 |         Static |            - |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                           |                                                    dbg_hub_CVsynchronizer_ff__parameterized0_18 |         Static |            - |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                           |                                                    dbg_hub_CVsynchronizer_ff__parameterized0_19 |         Static |            - |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                           |                                                    dbg_hub_CVsynchronizer_ff__parameterized0_20 |         Static |            - |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|                         gntv_or_sync_fifo.gl0.rd                                                                         |                                                              dbg_hub_CVrd_logic__parameterized0 |         Static |            - |         14 |         14 |       0 |    0 |     18 |      0 |      0 |    0 |            0 |
|                           gr1.gr1_int.rfwft                                                                              |                                                                               dbg_hub_CVrd_fwft |         Static |            - |          9 |          9 |       0 |    0 |      8 |      0 |      0 |    0 |            0 |
|                           gras.rsts                                                                                      |                                                                 dbg_hub_CVrd_status_flags_as_15 |         Static |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|                           rpntr                                                                                          |                                                                        dbg_hub_CVrd_bin_cntr_16 |         Static |            - |          5 |          5 |       0 |    0 |      8 |      0 |      0 |    0 |            0 |
|                         gntv_or_sync_fifo.gl0.wr                                                                         |                                                              dbg_hub_CVwr_logic__parameterized0 |         Static |            - |          7 |          7 |       0 |    0 |     14 |      0 |      0 |    0 |            0 |
|                           gwas.wsts                                                                                      |                                                                 dbg_hub_CVwr_status_flags_as_13 |         Static |            - |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|                           wpntr                                                                                          |                                                                        dbg_hub_CVwr_bin_cntr_14 |         Static |            - |          6 |          6 |       0 |    0 |     12 |      0 |      0 |    0 |            0 |
|                         gntv_or_sync_fifo.mem                                                                            |                                                                dbg_hub_CVmemory__parameterized0 |         Static |            - |         27 |         11 |      16 |    0 |     32 |      0 |      0 |    0 |            0 |
|                           (gntv_or_sync_fifo.mem)                                                                        |                                                                dbg_hub_CVmemory__parameterized0 |         Static |            - |         11 |         11 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                           gdm.dm_gen.dm                                                                                  |                                                                               dbg_hub_CVdmem_12 |         Static |            - |         16 |          0 |      16 |    0 |     16 |      0 |      0 |    0 |            0 |
|                         rstblk                                                                                           |                                                                   dbg_hub_CVreset_blk_ramfifo_7 |         Static |            - |          3 |          3 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                           (rstblk)                                                                                       |                                                                   dbg_hub_CVreset_blk_ramfifo_7 |         Static |            - |          0 |          0 |       0 |    0 |     12 |      0 |      0 |    0 |            0 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                       |                                                                     dbg_hub_CVsynchronizer_ff_8 |         Static |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                       |                                                                     dbg_hub_CVsynchronizer_ff_9 |         Static |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                       |                                                                    dbg_hub_CVsynchronizer_ff_10 |         Static |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                       |                                                                    dbg_hub_CVsynchronizer_ff_11 |         Static |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|             U_CMD6_WR                                                                                                    |                                                                    dbg_hub_CVxsdbm_v3_0_0_wrreg |         Static |            - |         45 |         29 |      16 |    0 |    108 |      0 |      0 |    0 |            0 |
|               (U_CMD6_WR)                                                                                                |                                                                    dbg_hub_CVxsdbm_v3_0_0_wrreg |         Static |            - |          2 |          2 |       0 |    0 |     20 |      0 |      0 |    0 |            0 |
|               U_WR_FIFO                                                                                                  |                                                                   dbg_hub_CVxsdbm_v3_0_0_wrfifo |         Static |            - |         43 |         27 |      16 |    0 |     88 |      0 |      0 |    0 |            0 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst                                                                    |                                                                dbg_hub_CVfifo_generator_v13_1_4 |         Static |            - |         43 |         27 |      16 |    0 |     88 |      0 |      0 |    0 |            0 |
|                   inst_fifo_gen                                                                                          |                                                          dbg_hub_CVfifo_generator_v13_1_4_synth |         Static |            - |         43 |         27 |      16 |    0 |     88 |      0 |      0 |    0 |            0 |
|                     gconvfifo.rf                                                                                         |                                                                    dbg_hub_CVfifo_generator_top |         Static |            - |         43 |         27 |      16 |    0 |     88 |      0 |      0 |    0 |            0 |
|                       grf.rf                                                                                             |                                                                dbg_hub_CVfifo_generator_ramfifo |         Static |            - |         43 |         27 |      16 |    0 |     88 |      0 |      0 |    0 |            0 |
|                         (grf.rf)                                                                                         |                                                                dbg_hub_CVfifo_generator_ramfifo |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         gntv_or_sync_fifo.gcx.clkx                                                                       |                                                                           dbg_hub_CVclk_x_pntrs |         Static |            - |         13 |         13 |       0 |    0 |     32 |      0 |      0 |    0 |            0 |
|                           (gntv_or_sync_fifo.gcx.clkx)                                                                   |                                                                           dbg_hub_CVclk_x_pntrs |         Static |            - |         11 |         11 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                           |                                                       dbg_hub_CVsynchronizer_ff__parameterized0 |         Static |            - |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                           |                                                     dbg_hub_CVsynchronizer_ff__parameterized0_3 |         Static |            - |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                           |                                                     dbg_hub_CVsynchronizer_ff__parameterized0_4 |         Static |            - |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                           |                                                     dbg_hub_CVsynchronizer_ff__parameterized0_5 |         Static |            - |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|                         gntv_or_sync_fifo.gl0.rd                                                                         |                                                                              dbg_hub_CVrd_logic |         Static |            - |          6 |          6 |       0 |    0 |     10 |      0 |      0 |    0 |            0 |
|                           gras.rsts                                                                                      |                                                                    dbg_hub_CVrd_status_flags_as |         Static |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|                           rpntr                                                                                          |                                                                           dbg_hub_CVrd_bin_cntr |         Static |            - |          6 |          6 |       0 |    0 |      8 |      0 |      0 |    0 |            0 |
|                         gntv_or_sync_fifo.gl0.wr                                                                         |                                                                              dbg_hub_CVwr_logic |         Static |            - |          5 |          5 |       0 |    0 |     14 |      0 |      0 |    0 |            0 |
|                           gwas.wsts                                                                                      |                                                                    dbg_hub_CVwr_status_flags_as |         Static |            - |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|                           wpntr                                                                                          |                                                                           dbg_hub_CVwr_bin_cntr |         Static |            - |          4 |          4 |       0 |    0 |     12 |      0 |      0 |    0 |            0 |
|                         gntv_or_sync_fifo.mem                                                                            |                                                                                dbg_hub_CVmemory |         Static |            - |         16 |          0 |      16 |    0 |     16 |      0 |      0 |    0 |            0 |
|                           gdm.dm_gen.dm                                                                                  |                                                                                  dbg_hub_CVdmem |         Static |            - |         16 |          0 |      16 |    0 |     16 |      0 |      0 |    0 |            0 |
|                         rstblk                                                                                           |                                                                     dbg_hub_CVreset_blk_ramfifo |         Static |            - |          3 |          3 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                           (rstblk)                                                                                       |                                                                     dbg_hub_CVreset_blk_ramfifo |         Static |            - |          0 |          0 |       0 |    0 |     12 |      0 |      0 |    0 |            0 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                       |                                                                       dbg_hub_CVsynchronizer_ff |         Static |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                       |                                                                     dbg_hub_CVsynchronizer_ff_0 |         Static |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                       |                                                                     dbg_hub_CVsynchronizer_ff_1 |         Static |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                       |                                                                     dbg_hub_CVsynchronizer_ff_2 |         Static |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|             U_CMD7_CTL                                                                                                   |                                                  dbg_hub_CVxsdbm_v3_0_0_ctl_reg__parameterized2 |         Static |            - |          2 |          2 |       0 |    0 |     12 |      0 |      0 |    0 |            0 |
|             U_CMD7_STAT                                                                                                  |                                                 dbg_hub_CVxsdbm_v3_0_0_stat_reg__parameterized1 |         Static |            - |          3 |          3 |       0 |    0 |     12 |      0 |      0 |    0 |            0 |
|             U_STATIC_STATUS                                                                                              |                                                         dbg_hub_CVxsdbm_v3_0_0_if_static_status |         Static |            - |          9 |          9 |       0 |    0 |      7 |      0 |      0 |    0 |            0 |
|           U_XSDB_ADDRESS_CONTROLLER                                                                                      |                                                                 dbg_hub_CVxsdbm_v3_0_0_addr_ctl |         Static |            - |         17 |         17 |       0 |    0 |     19 |      0 |      0 |    0 |            0 |
|           U_XSDB_BURST_WD_LEN_CONTROLLER                                                                                 |                                                          dbg_hub_CVxsdbm_v3_0_0_burst_wdlen_ctl |         Static |            - |         22 |         22 |       0 |    0 |     20 |      0 |      0 |    0 |            0 |
|           U_XSDB_BUS_CONTROLLER                                                                                          |                                                                  dbg_hub_CVxsdbm_v3_0_0_bus_ctl |         Static |            - |         60 |         60 |       0 |    0 |     46 |      0 |      0 |    0 |            0 |
|             (U_XSDB_BUS_CONTROLLER)                                                                                      |                                                                  dbg_hub_CVxsdbm_v3_0_0_bus_ctl |         Static |            - |          8 |          8 |       0 |    0 |     35 |      0 |      0 |    0 |            0 |
|             U_RD_ABORT_FLAG                                                                                              |                                              dbg_hub_CVxsdbm_v3_0_0_bus_ctl_flg__parameterized0 |         Static |            - |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|             U_RD_REQ_FLAG                                                                                                |                                                              dbg_hub_CVxsdbm_v3_0_0_bus_ctl_flg |         Static |            - |          4 |          4 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|             U_TIMER                                                                                                      |                                                              dbg_hub_CVxsdbm_v3_0_0_bus_ctl_cnt |         Static |            - |         46 |         46 |       0 |    0 |      8 |      0 |      0 |    0 |            0 |
|           U_XSDB_BUS_MSTR2SL_PORT_IFACE                                                                                  |                                                           dbg_hub_CVxsdbm_v3_0_0_bus_mstr2sl_if |         Static |            - |         17 |         17 |       0 |    0 |     17 |      0 |      0 |    0 |            0 |
|             (U_XSDB_BUS_MSTR2SL_PORT_IFACE)                                                                              |                                                           dbg_hub_CVxsdbm_v3_0_0_bus_mstr2sl_if |         Static |            - |          1 |          1 |       0 |    0 |     17 |      0 |      0 |    0 |            0 |
|             U_RD_DIN_BUS_MUX                                                                                             |                                                              dbg_hub_CVltlib_v1_0_0_generic_mux |         Static |            - |         16 |         16 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|         CORE_XSDB.U_ICON                                                                                                 |                                                                     dbg_hub_CVxsdbm_v3_0_0_icon |         Static |            - |         20 |         20 |       0 |    0 |     28 |      0 |      0 |    0 |            0 |
|           (CORE_XSDB.U_ICON)                                                                                             |                                                                     dbg_hub_CVxsdbm_v3_0_0_icon |         Static |            - |          1 |          1 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|           U_CMD                                                                                                          |                                                               dbg_hub_CVxsdbm_v3_0_0_cmd_decode |         Static |            - |         12 |         12 |       0 |    0 |     10 |      0 |      0 |    0 |            0 |
|           U_STAT                                                                                                         |                                                                     dbg_hub_CVxsdbm_v3_0_0_stat |         Static |            - |          5 |          5 |       0 |    0 |      7 |      0 |      0 |    0 |            0 |
|           U_SYNC                                                                                                         |                                                                     dbg_hub_CVxsdbm_v3_0_0_sync |         Static |            - |          2 |          2 |       0 |    0 |      8 |      0 |      0 |    0 |            0 |
|         SWITCH_N_EXT_BSCAN.bscan_inst                                                                                    |                                                                    dbg_hub_CVltlib_v1_0_0_bscan |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|         SWITCH_N_EXT_BSCAN.bscan_switch                                                                                  |                                                             dbg_hub_CVxsdbm_v3_0_0_bscan_switch |         Static |            - |        119 |        119 |       0 |    0 |    107 |      0 |      0 |    0 |            0 |
|   static_region_i                                                                                                        |                                                                                   static_region |              - |            - |     140290 |     130744 |    6990 | 2556 | 119571 |    714 |     19 |    0 |          246 |
|     (static_region_i)                                                                                                    |                                                                                   static_region |              - |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|     axi_gpio_0                                                                                                           |                                                                      static_region_axi_gpio_0_0 |         Static |            - |         55 |         55 |       0 |    0 |    309 |      0 |      0 |    0 |            0 |
|       U0                                                                                                                 |                                                             static_region_axi_gpio_0_0_axi_gpio |         Static |            - |         55 |         55 |       0 |    0 |    309 |      0 |      0 |    0 |            0 |
|         (U0)                                                                                                             |                                                             static_region_axi_gpio_0_0_axi_gpio |         Static |            - |          0 |          0 |       0 |    0 |     34 |      0 |      0 |    0 |            0 |
|         AXI_LITE_IPIF_I                                                                                                  |                                                        static_region_axi_gpio_0_0_axi_lite_ipif |         Static |            - |         53 |         53 |       0 |    0 |     49 |      0 |      0 |    0 |            0 |
|           I_SLAVE_ATTACHMENT                                                                                             |                                                     static_region_axi_gpio_0_0_slave_attachment |         Static |            - |         53 |         53 |       0 |    0 |     49 |      0 |      0 |    0 |            0 |
|             (I_SLAVE_ATTACHMENT)                                                                                         |                                                     static_region_axi_gpio_0_0_slave_attachment |         Static |            - |         16 |         16 |       0 |    0 |     48 |      0 |      0 |    0 |            0 |
|             I_DECODER                                                                                                    |                                                      static_region_axi_gpio_0_0_address_decoder |         Static |            - |         37 |         37 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|         gpio_core_1                                                                                                      |                                                            static_region_axi_gpio_0_0_GPIO_Core |         Static |            - |          2 |          2 |       0 |    0 |    226 |      0 |      0 |    0 |            0 |
|           (gpio_core_1)                                                                                                  |                                                            static_region_axi_gpio_0_0_GPIO_Core |         Static |            - |          2 |          2 |       0 |    0 |     98 |      0 |      0 |    0 |            0 |
|           Not_Dual.INPUT_DOUBLE_REGS3                                                                                    |                                                             static_region_axi_gpio_0_0_cdc_sync |         Static |            - |          0 |          0 |       0 |    0 |    128 |      0 |      0 |    0 |            0 |
|     axi_smc                                                                                                              |                                                                         static_region_axi_smc_0 |         Static |            - |       9539 |       6806 |    2340 |  393 |  13813 |      0 |      0 |    0 |            0 |
|       inst                                                                                                               |                                                                 static_region_axi_smc_0_bd_be70 |         Static |            - |       9539 |       6806 |    2340 |  393 |  13813 |      0 |      0 |    0 |            0 |
|         clk_map                                                                                                          |                                                      static_region_axi_smc_0_clk_map_imp_IEY84H |         Static |            - |         35 |         32 |       0 |    3 |     82 |      0 |      0 |    0 |            0 |
|           psr0                                                                                                           |                                                          static_region_axi_smc_0_bd_be70_psr0_0 |         Static |            - |         11 |         10 |       0 |    1 |     22 |      0 |      0 |    0 |            0 |
|             U0                                                                                                           |                                                      static_region_axi_smc_0_proc_sys_reset_623 |         Static |            - |         11 |         10 |       0 |    1 |     22 |      0 |      0 |    0 |            0 |
|               (U0)                                                                                                       |                                                      static_region_axi_smc_0_proc_sys_reset_623 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|               EXT_LPF                                                                                                    |                                                                 static_region_axi_smc_0_lpf_624 |         Static |            - |          2 |          1 |       0 |    1 |      6 |      0 |      0 |    0 |            0 |
|                 (EXT_LPF)                                                                                                |                                                                 static_region_axi_smc_0_lpf_624 |         Static |            - |          2 |          1 |       0 |    1 |      2 |      0 |      0 |    0 |            0 |
|                 ACTIVE_LOW_AUX.ACT_LO_AUX                                                                                |                                                            static_region_axi_smc_0_cdc_sync_627 |         Static |            - |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|               SEQ                                                                                                        |                                                        static_region_axi_smc_0_sequence_psr_625 |         Static |            - |          9 |          9 |       0 |    0 |     15 |      0 |      0 |    0 |            0 |
|                 (SEQ)                                                                                                    |                                                        static_region_axi_smc_0_sequence_psr_625 |         Static |            - |          5 |          5 |       0 |    0 |      9 |      0 |      0 |    0 |            0 |
|                 SEQ_COUNTER                                                                                              |                                                             static_region_axi_smc_0_upcnt_n_626 |         Static |            - |          4 |          4 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|           psr_aclk                                                                                                       |                                                      static_region_axi_smc_0_bd_be70_psr_aclk_0 |         Static |            - |         12 |         11 |       0 |    1 |     30 |      0 |      0 |    0 |            0 |
|             U0                                                                                                           |                                                      static_region_axi_smc_0_proc_sys_reset_617 |         Static |            - |         12 |         11 |       0 |    1 |     30 |      0 |      0 |    0 |            0 |
|               (U0)                                                                                                       |                                                      static_region_axi_smc_0_proc_sys_reset_617 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|               EXT_LPF                                                                                                    |                                                                 static_region_axi_smc_0_lpf_618 |         Static |            - |          3 |          2 |       0 |    1 |     14 |      0 |      0 |    0 |            0 |
|                 (EXT_LPF)                                                                                                |                                                                 static_region_axi_smc_0_lpf_618 |         Static |            - |          2 |          1 |       0 |    1 |      6 |      0 |      0 |    0 |            0 |
|                 ACTIVE_LOW_AUX.ACT_LO_AUX                                                                                |                                                            static_region_axi_smc_0_cdc_sync_621 |         Static |            - |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|                 ACTIVE_LOW_EXT.ACT_LO_EXT                                                                                |                                                            static_region_axi_smc_0_cdc_sync_622 |         Static |            - |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|               SEQ                                                                                                        |                                                        static_region_axi_smc_0_sequence_psr_619 |         Static |            - |          9 |          9 |       0 |    0 |     15 |      0 |      0 |    0 |            0 |
|                 (SEQ)                                                                                                    |                                                        static_region_axi_smc_0_sequence_psr_619 |         Static |            - |          5 |          5 |       0 |    0 |      9 |      0 |      0 |    0 |            0 |
|                 SEQ_COUNTER                                                                                              |                                                             static_region_axi_smc_0_upcnt_n_620 |         Static |            - |          4 |          4 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|           psr_aclk1                                                                                                      |                                                     static_region_axi_smc_0_bd_be70_psr_aclk1_0 |         Static |            - |         12 |         11 |       0 |    1 |     30 |      0 |      0 |    0 |            0 |
|             U0                                                                                                           |                                                          static_region_axi_smc_0_proc_sys_reset |         Static |            - |         12 |         11 |       0 |    1 |     30 |      0 |      0 |    0 |            0 |
|               (U0)                                                                                                       |                                                          static_region_axi_smc_0_proc_sys_reset |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|               EXT_LPF                                                                                                    |                                                                     static_region_axi_smc_0_lpf |         Static |            - |          3 |          2 |       0 |    1 |     14 |      0 |      0 |    0 |            0 |
|                 (EXT_LPF)                                                                                                |                                                                     static_region_axi_smc_0_lpf |         Static |            - |          2 |          1 |       0 |    1 |      6 |      0 |      0 |    0 |            0 |
|                 ACTIVE_LOW_AUX.ACT_LO_AUX                                                                                |                                                                static_region_axi_smc_0_cdc_sync |         Static |            - |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|                 ACTIVE_LOW_EXT.ACT_LO_EXT                                                                                |                                                            static_region_axi_smc_0_cdc_sync_616 |         Static |            - |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|               SEQ                                                                                                        |                                                            static_region_axi_smc_0_sequence_psr |         Static |            - |          9 |          9 |       0 |    0 |     15 |      0 |      0 |    0 |            0 |
|                 (SEQ)                                                                                                    |                                                            static_region_axi_smc_0_sequence_psr |         Static |            - |          5 |          5 |       0 |    0 |      9 |      0 |      0 |    0 |            0 |
|                 SEQ_COUNTER                                                                                              |                                                                 static_region_axi_smc_0_upcnt_n |         Static |            - |          4 |          4 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|         m00_exit_pipeline                                                                                                |                                           static_region_axi_smc_0_m00_exit_pipeline_imp_1FVBU62 |         Static |            - |       1311 |       1293 |       0 |   18 |   2417 |      0 |      0 |    0 |            0 |
|           m00_exit                                                                                                       |                                                          static_region_axi_smc_0_bd_be70_m00e_0 |         Static |            - |       1311 |       1293 |       0 |   18 |   2417 |      0 |      0 |    0 |            0 |
|             inst                                                                                                         |                                                      static_region_axi_smc_0_sc_exit_v1_0_4_top |         Static |            - |       1311 |       1293 |       0 |   18 |   2417 |      0 |      0 |    0 |            0 |
|               (inst)                                                                                                     |                                                      static_region_axi_smc_0_sc_exit_v1_0_4_top |         Static |            - |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|               ar_reg                                                                                                     |                                        static_region_axi_smc_0_sc_util_v1_0_2_axi_reg_stall_592 |         Static |            - |         46 |         46 |       0 |    0 |     83 |      0 |      0 |    0 |            0 |
|               aw_reg                                                                                                     |                                        static_region_axi_smc_0_sc_util_v1_0_2_axi_reg_stall_593 |         Static |            - |         46 |         46 |       0 |    0 |     83 |      0 |      0 |    0 |            0 |
|               b_reg                                                                                                      |                                        static_region_axi_smc_0_sc_util_v1_0_2_axi_reg_stall_594 |         Static |            - |          4 |          4 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|               exit_inst                                                                                                  |                                                     static_region_axi_smc_0_sc_exit_v1_0_4_exit |         Static |            - |         88 |         70 |       0 |   18 |     41 |      0 |      0 |    0 |            0 |
|                 (exit_inst)                                                                                              |                                                     static_region_axi_smc_0_sc_exit_v1_0_4_exit |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                 b_cmd_split                                                                                              |                                             static_region_axi_smc_0_sc_util_v1_0_2_axi_splitter |         Static |            - |          3 |          3 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|                 r_cmd_fifo                                                                                               |                                        static_region_axi_smc_0_sc_util_v1_0_2_axic_reg_srl_fifo |         Static |            - |         59 |         43 |       0 |   16 |     25 |      0 |      0 |    0 |            0 |
|                   (r_cmd_fifo)                                                                                           |                                        static_region_axi_smc_0_sc_util_v1_0_2_axic_reg_srl_fifo |         Static |            - |         26 |         26 |       0 |    0 |     25 |      0 |      0 |    0 |            0 |
|                   gen_srls[10].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_600 |         Static |            - |          2 |          1 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[11].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_601 |         Static |            - |          2 |          1 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[12].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_602 |         Static |            - |          2 |          1 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[13].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_603 |         Static |            - |          2 |          1 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[14].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_604 |         Static |            - |          2 |          1 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[15].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_605 |         Static |            - |          2 |          1 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[16].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_606 |         Static |            - |          3 |          2 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[1].srl_nx1                                                                                    |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_607 |         Static |            - |          2 |          1 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[2].srl_nx1                                                                                    |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_608 |         Static |            - |          2 |          1 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[3].srl_nx1                                                                                    |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_609 |         Static |            - |          2 |          1 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[4].srl_nx1                                                                                    |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_610 |         Static |            - |          2 |          1 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[5].srl_nx1                                                                                    |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_611 |         Static |            - |          2 |          1 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[6].srl_nx1                                                                                    |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_612 |         Static |            - |          2 |          1 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[7].srl_nx1                                                                                    |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_613 |         Static |            - |          2 |          1 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[8].srl_nx1                                                                                    |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_614 |         Static |            - |          2 |          1 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[9].srl_nx1                                                                                    |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_615 |         Static |            - |          2 |          1 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                 r_cmd_split                                                                                              |                                         static_region_axi_smc_0_sc_util_v1_0_2_axi_splitter_597 |         Static |            - |          3 |          3 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|                 w_cmd_fifo                                                                                               |                        static_region_axi_smc_0_sc_util_v1_0_2_axic_reg_srl_fifo__parameterized0 |         Static |            - |         23 |         21 |       0 |    2 |     11 |      0 |      0 |    0 |            0 |
|                   (w_cmd_fifo)                                                                                           |                        static_region_axi_smc_0_sc_util_v1_0_2_axic_reg_srl_fifo__parameterized0 |         Static |            - |         18 |         18 |       0 |    0 |     11 |      0 |      0 |    0 |            0 |
|                   gen_srls[1].srl_nx1                                                                                    |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_598 |         Static |            - |          2 |          1 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[2].srl_nx1                                                                                    |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_599 |         Static |            - |          3 |          2 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|               r_reg                                                                                                      |                                        static_region_axi_smc_0_sc_util_v1_0_2_axi_reg_stall_595 |         Static |            - |        530 |        530 |       0 |    0 |   1040 |      0 |      0 |    0 |            0 |
|               w_reg                                                                                                      |                                        static_region_axi_smc_0_sc_util_v1_0_2_axi_reg_stall_596 |         Static |            - |        596 |        596 |       0 |    0 |   1165 |      0 |      0 |    0 |            0 |
|         m00_nodes                                                                                                        |                                                   static_region_axi_smc_0_m00_nodes_imp_1T51OWM |         Static |            - |       1180 |        406 |     772 |    2 |    320 |      0 |      0 |    0 |            0 |
|           m00_ar_node                                                                                                    |                                                        static_region_axi_smc_0_bd_be70_m00arn_0 |         Static |            - |        108 |         60 |      48 |    0 |     46 |      0 |      0 |    0 |            0 |
|             inst                                                                                                         |                                                      static_region_axi_smc_0_sc_node_v1_0_5_top |         Static |            - |        108 |         60 |      48 |    0 |     46 |      0 |      0 |    0 |            0 |
|               (inst)                                                                                                     |                                                      static_region_axi_smc_0_sc_node_v1_0_5_top |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|               inst_mi_handler                                                                                            |                                               static_region_axi_smc_0_sc_node_v1_0_5_mi_handler |         Static |            - |         99 |         51 |      48 |    0 |     35 |      0 |      0 |    0 |            0 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                                                   |                                                 static_region_axi_smc_0_sc_node_v1_0_5_fifo_580 |         Static |            - |         23 |         23 |       0 |    0 |     13 |      0 |      0 |    0 |            0 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                          |                                      static_region_axi_smc_0_sc_util_v1_0_2_xpm_memory_fifo_588 |         Static |            - |         23 |         23 |       0 |    0 |     13 |      0 |      0 |    0 |            0 |
|                     (gen_xpm_memory_fifo.inst_fifo)                                                                      |                                      static_region_axi_smc_0_sc_util_v1_0_2_xpm_memory_fifo_588 |         Static |            - |          4 |          4 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                         |                              static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized0_589 |         Static |            - |          6 |          6 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[0].inst_wr_addra                                                                         |                              static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized0_590 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     gen_wr.inst_wr_addra_p1                                                                              |                              static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized1_591 |         Static |            - |         13 |         13 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                 gen_normal_area.inst_fifo_node_payld                                                                     |                                 static_region_axi_smc_0_sc_node_v1_0_5_fifo__parameterized0_581 |         Static |            - |         76 |         28 |      48 |    0 |     20 |      0 |      0 |    0 |            0 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                          |                      static_region_axi_smc_0_sc_util_v1_0_2_xpm_memory_fifo__parameterized0_584 |         Static |            - |         76 |         28 |      48 |    0 |     20 |      0 |      0 |    0 |            0 |
|                     (gen_xpm_memory_fifo.inst_fifo)                                                                      |                      static_region_axi_smc_0_sc_util_v1_0_2_xpm_memory_fifo__parameterized0_584 |         Static |            - |          3 |          3 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                         |                              static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized0_585 |         Static |            - |          7 |          7 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[0].inst_wr_addra                                                                         |                              static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized0_586 |         Static |            - |          5 |          5 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[0].inst_xpm_memory                                                                       |                                         static_region_axi_smc_0_xpm_memory_base__parameterized0 |         Static |            - |         48 |          0 |      48 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     gen_wr.inst_wr_addra_p1                                                                              |                              static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized1_587 |         Static |            - |         13 |         13 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                 inst_ingress                                                                                             |                                                  static_region_axi_smc_0_sc_node_v1_0_5_ingress |         Static |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|                   inst_pipeline_valid                                                                                    |                             static_region_axi_smc_0_sc_util_v1_0_2_pipeline__parameterized3_583 |         Static |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|               inst_si_handler                                                                                            |                                               static_region_axi_smc_0_sc_node_v1_0_5_si_handler |         Static |            - |          9 |          9 |       0 |    0 |     10 |      0 |      0 |    0 |            0 |
|                 gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                                                   |                                           static_region_axi_smc_0_sc_node_v1_0_5_arb_alg_rr_577 |         Static |            - |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_counter_578 |         Static |            - |          3 |          3 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_counter_579 |         Static |            - |          2 |          2 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|           m00_aw_node                                                                                                    |                                                        static_region_axi_smc_0_bd_be70_m00awn_0 |         Static |            - |        131 |         81 |      48 |    2 |     57 |      0 |      0 |    0 |            0 |
|             inst                                                                                                         |                                      static_region_axi_smc_0_sc_node_v1_0_5_top__parameterized0 |         Static |            - |        131 |         81 |      48 |    2 |     57 |      0 |      0 |    0 |            0 |
|               (inst)                                                                                                     |                                      static_region_axi_smc_0_sc_node_v1_0_5_top__parameterized0 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|               inst_mi_handler                                                                                            |                               static_region_axi_smc_0_sc_node_v1_0_5_mi_handler__parameterized0 |         Static |            - |        101 |         53 |      48 |    0 |     35 |      0 |      0 |    0 |            0 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                                                   |                                                 static_region_axi_smc_0_sc_node_v1_0_5_fifo_567 |         Static |            - |         25 |         25 |       0 |    0 |     13 |      0 |      0 |    0 |            0 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                          |                                      static_region_axi_smc_0_sc_util_v1_0_2_xpm_memory_fifo_573 |         Static |            - |         25 |         25 |       0 |    0 |     13 |      0 |      0 |    0 |            0 |
|                     (gen_xpm_memory_fifo.inst_fifo)                                                                      |                                      static_region_axi_smc_0_sc_util_v1_0_2_xpm_memory_fifo_573 |         Static |            - |          5 |          5 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                         |                              static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized0_574 |         Static |            - |          6 |          6 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[0].inst_wr_addra                                                                         |                              static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized0_575 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     gen_wr.inst_wr_addra_p1                                                                              |                              static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized1_576 |         Static |            - |         14 |         14 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                 gen_normal_area.inst_fifo_node_payld                                                                     |                                     static_region_axi_smc_0_sc_node_v1_0_5_fifo__parameterized0 |         Static |            - |         76 |         28 |      48 |    0 |     20 |      0 |      0 |    0 |            0 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                          |                          static_region_axi_smc_0_sc_util_v1_0_2_xpm_memory_fifo__parameterized0 |         Static |            - |         76 |         28 |      48 |    0 |     20 |      0 |      0 |    0 |            0 |
|                     (gen_xpm_memory_fifo.inst_fifo)                                                                      |                          static_region_axi_smc_0_sc_util_v1_0_2_xpm_memory_fifo__parameterized0 |         Static |            - |          3 |          3 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                         |                              static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized0_570 |         Static |            - |          7 |          7 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[0].inst_wr_addra                                                                         |                              static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized0_571 |         Static |            - |          5 |          5 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[0].inst_xpm_memory                                                                       |                                      static_region_axi_smc_0_xpm_memory_base__parameterized0__1 |         Static |            - |         48 |          0 |      48 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     gen_wr.inst_wr_addra_p1                                                                              |                              static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized1_572 |         Static |            - |         13 |         13 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                 inst_ingress                                                                                             |                                  static_region_axi_smc_0_sc_node_v1_0_5_ingress__parameterized0 |         Static |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|                   inst_pipeline_valid                                                                                    |                             static_region_axi_smc_0_sc_util_v1_0_2_pipeline__parameterized3_569 |         Static |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|               inst_si_handler                                                                                            |                               static_region_axi_smc_0_sc_node_v1_0_5_si_handler__parameterized0 |         Static |            - |         30 |         28 |       0 |    2 |     21 |      0 |      0 |    0 |            0 |
|                 gen_m_axis_arb_fifo.inst_axis_arb_fifo                                                                   |                        static_region_axi_smc_0_sc_util_v1_0_2_axic_reg_srl_fifo__parameterized1 |         Static |            - |         21 |         19 |       0 |    2 |     11 |      0 |      0 |    0 |            0 |
|                   (gen_m_axis_arb_fifo.inst_axis_arb_fifo)                                                               |                        static_region_axi_smc_0_sc_util_v1_0_2_axic_reg_srl_fifo__parameterized1 |         Static |            - |         16 |         16 |       0 |    0 |     11 |      0 |      0 |    0 |            0 |
|                   gen_srls[0].srl_nx1                                                                                    |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_565 |         Static |            - |          2 |          1 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[1].srl_nx1                                                                                    |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_566 |         Static |            - |          3 |          2 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                 gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                                                   |                                               static_region_axi_smc_0_sc_node_v1_0_5_arb_alg_rr |         Static |            - |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_counter_563 |         Static |            - |          3 |          3 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_counter_564 |         Static |            - |          2 |          2 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|           m00_b_node                                                                                                     |                                                         static_region_axi_smc_0_bd_be70_m00bn_0 |         Static |            - |         86 |         70 |      16 |    0 |     53 |      0 |      0 |    0 |            0 |
|             inst                                                                                                         |                                      static_region_axi_smc_0_sc_node_v1_0_5_top__parameterized1 |         Static |            - |         86 |         70 |      16 |    0 |     53 |      0 |      0 |    0 |            0 |
|               (inst)                                                                                                     |                                      static_region_axi_smc_0_sc_node_v1_0_5_top__parameterized1 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|               inst_mi_handler                                                                                            |                               static_region_axi_smc_0_sc_node_v1_0_5_mi_handler__parameterized1 |         Static |            - |         85 |         69 |      16 |    0 |     51 |      0 |      0 |    0 |            0 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                                               |                                 static_region_axi_smc_0_sc_node_v1_0_5_fifo__parameterized1_554 |         Static |            - |         35 |         27 |       8 |    0 |     20 |      0 |      0 |    0 |            0 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                          |                      static_region_axi_smc_0_sc_util_v1_0_2_xpm_memory_fifo__parameterized1_559 |         Static |            - |         35 |         27 |       8 |    0 |     20 |      0 |      0 |    0 |            0 |
|                     (gen_xpm_memory_fifo.inst_fifo)                                                                      |                      static_region_axi_smc_0_sc_util_v1_0_2_xpm_memory_fifo__parameterized1_559 |         Static |            - |          3 |          3 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                         |                              static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized0_560 |         Static |            - |          6 |          6 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[0].inst_wr_addra                                                                         |                              static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized0_561 |         Static |            - |          5 |          5 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[0].inst_xpm_memory                                                                       |                                         static_region_axi_smc_0_xpm_memory_base__parameterized1 |         Static |            - |          8 |          0 |       8 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     gen_wr.inst_wr_addra_p1                                                                              |                              static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized1_562 |         Static |            - |         13 |         13 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                 gen_normal_area.inst_fifo_node_payld                                                                     |                                     static_region_axi_smc_0_sc_node_v1_0_5_fifo__parameterized2 |         Static |            - |         41 |         33 |       8 |    0 |     20 |      0 |      0 |    0 |            0 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                          |                          static_region_axi_smc_0_sc_util_v1_0_2_xpm_memory_fifo__parameterized2 |         Static |            - |         41 |         33 |       8 |    0 |     20 |      0 |      0 |    0 |            0 |
|                     (gen_xpm_memory_fifo.inst_fifo)                                                                      |                          static_region_axi_smc_0_sc_util_v1_0_2_xpm_memory_fifo__parameterized2 |         Static |            - |          4 |          4 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                         |                              static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized0_556 |         Static |            - |          6 |          6 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[0].inst_wr_addra                                                                         |                              static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized0_557 |         Static |            - |          5 |          5 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[0].inst_xpm_memory                                                                       |                                         static_region_axi_smc_0_xpm_memory_base__parameterized2 |         Static |            - |          8 |          0 |       8 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     gen_wr.inst_wr_addra_p1                                                                              |                              static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized1_558 |         Static |            - |         18 |         18 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                 gen_normal_area.inst_fifo_send                                                                           |                           static_region_axi_smc_0_sc_node_v1_0_5_reg_slice3__parameterized0_555 |         Static |            - |         10 |         10 |       0 |    0 |     11 |      0 |      0 |    0 |            0 |
|               inst_si_handler                                                                                            |                           static_region_axi_smc_0_sc_node_v1_0_5_si_handler__parameterized1_552 |         Static |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                 inst_arb_stall_late                                                                                      |                                             static_region_axi_smc_0_sc_util_v1_0_2_pipeline_553 |         Static |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|           m00_r_node                                                                                                     |                                                         static_region_axi_smc_0_bd_be70_m00rn_0 |         Static |            - |        408 |         88 |     320 |    0 |     73 |      0 |      0 |    0 |            0 |
|             inst                                                                                                         |                                      static_region_axi_smc_0_sc_node_v1_0_5_top__parameterized2 |         Static |            - |        408 |         88 |     320 |    0 |     73 |      0 |      0 |    0 |            0 |
|               (inst)                                                                                                     |                                      static_region_axi_smc_0_sc_node_v1_0_5_top__parameterized2 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|               inst_mi_handler                                                                                            |                               static_region_axi_smc_0_sc_node_v1_0_5_mi_handler__parameterized2 |         Static |            - |        407 |         87 |     320 |    0 |     71 |      0 |      0 |    0 |            0 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                                               |                                     static_region_axi_smc_0_sc_node_v1_0_5_fifo__parameterized1 |         Static |            - |         36 |         28 |       8 |    0 |     20 |      0 |      0 |    0 |            0 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                          |                          static_region_axi_smc_0_sc_util_v1_0_2_xpm_memory_fifo__parameterized1 |         Static |            - |         36 |         28 |       8 |    0 |     20 |      0 |      0 |    0 |            0 |
|                     (gen_xpm_memory_fifo.inst_fifo)                                                                      |                          static_region_axi_smc_0_sc_util_v1_0_2_xpm_memory_fifo__parameterized1 |         Static |            - |          4 |          4 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                         |                              static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized0_549 |         Static |            - |          6 |          6 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[0].inst_wr_addra                                                                         |                              static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized0_550 |         Static |            - |          5 |          5 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[0].inst_xpm_memory                                                                       |                                      static_region_axi_smc_0_xpm_memory_base__parameterized1__1 |         Static |            - |          8 |          0 |       8 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     gen_wr.inst_wr_addra_p1                                                                              |                              static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized1_551 |         Static |            - |         13 |         13 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                 gen_normal_area.inst_fifo_node_payld                                                                     |                                     static_region_axi_smc_0_sc_node_v1_0_5_fifo__parameterized3 |         Static |            - |        361 |         49 |     312 |    0 |     40 |      0 |      0 |    0 |            0 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                          |                          static_region_axi_smc_0_sc_util_v1_0_2_xpm_memory_fifo__parameterized3 |         Static |            - |        361 |         49 |     312 |    0 |     40 |      0 |      0 |    0 |            0 |
|                     (gen_xpm_memory_fifo.inst_fifo)                                                                      |                          static_region_axi_smc_0_sc_util_v1_0_2_xpm_memory_fifo__parameterized3 |         Static |            - |          4 |          4 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                         |                              static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized0_542 |         Static |            - |          6 |          6 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[0].inst_wr_addra                                                                         |                              static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized0_543 |         Static |            - |          5 |          5 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[0].inst_xpm_memory                                                                       |                                      static_region_axi_smc_0_xpm_memory_base__parameterized3__1 |         Static |            - |        104 |          0 |     104 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[1].inst_rd_addrb                                                                         |                              static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized0_544 |         Static |            - |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[1].inst_wr_addra                                                                         |                              static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized0_545 |         Static |            - |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[1].inst_xpm_memory                                                                       |                                         static_region_axi_smc_0_xpm_memory_base__parameterized3 |         Static |            - |        104 |          0 |     104 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[2].inst_rd_addrb                                                                         |                              static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized0_546 |         Static |            - |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[2].inst_wr_addra                                                                         |                              static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized0_547 |         Static |            - |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[2].inst_xpm_memory                                                                       |                                         static_region_axi_smc_0_xpm_memory_base__parameterized4 |         Static |            - |        104 |          0 |     104 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     gen_wr.inst_wr_addra_p1                                                                              |                              static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized1_548 |         Static |            - |         19 |         19 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                 gen_normal_area.inst_fifo_send                                                                           |                               static_region_axi_smc_0_sc_node_v1_0_5_reg_slice3__parameterized0 |         Static |            - |         10 |         10 |       0 |    0 |     11 |      0 |      0 |    0 |            0 |
|               inst_si_handler                                                                                            |                           static_region_axi_smc_0_sc_node_v1_0_5_si_handler__parameterized2_540 |         Static |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                 inst_arb_stall_late                                                                                      |                                             static_region_axi_smc_0_sc_util_v1_0_2_pipeline_541 |         Static |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|           m00_w_node                                                                                                     |                                                         static_region_axi_smc_0_bd_be70_m00wn_0 |         Static |            - |        447 |        107 |     340 |    0 |     91 |      0 |      0 |    0 |            0 |
|             inst                                                                                                         |                                      static_region_axi_smc_0_sc_node_v1_0_5_top__parameterized3 |         Static |            - |        447 |        107 |     340 |    0 |     91 |      0 |      0 |    0 |            0 |
|               (inst)                                                                                                     |                                      static_region_axi_smc_0_sc_node_v1_0_5_top__parameterized3 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|               inst_mi_handler                                                                                            |                               static_region_axi_smc_0_sc_node_v1_0_5_mi_handler__parameterized3 |         Static |            - |        414 |         78 |     336 |    0 |     67 |      0 |      0 |    0 |            0 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                                                   |                                                     static_region_axi_smc_0_sc_node_v1_0_5_fifo |         Static |            - |         25 |         25 |       0 |    0 |     13 |      0 |      0 |    0 |            0 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                          |                                          static_region_axi_smc_0_sc_util_v1_0_2_xpm_memory_fifo |         Static |            - |         25 |         25 |       0 |    0 |     13 |      0 |      0 |    0 |            0 |
|                     (gen_xpm_memory_fifo.inst_fifo)                                                                      |                                          static_region_axi_smc_0_sc_util_v1_0_2_xpm_memory_fifo |         Static |            - |          7 |          7 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                         |                              static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized0_537 |         Static |            - |          6 |          6 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                     gen_wr.inst_wr_addra_p1                                                                              |                              static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized1_539 |         Static |            - |         12 |         12 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                 gen_normal_area.inst_fifo_node_payld                                                                     |                                     static_region_axi_smc_0_sc_node_v1_0_5_fifo__parameterized5 |         Static |            - |        389 |         53 |     336 |    0 |     50 |      0 |      0 |    0 |            0 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                          |                          static_region_axi_smc_0_sc_util_v1_0_2_xpm_memory_fifo__parameterized5 |         Static |            - |        389 |         53 |     336 |    0 |     50 |      0 |      0 |    0 |            0 |
|                     (gen_xpm_memory_fifo.inst_fifo)                                                                      |                          static_region_axi_smc_0_sc_util_v1_0_2_xpm_memory_fifo__parameterized5 |         Static |            - |          4 |          4 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                         |                              static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized0_528 |         Static |            - |          6 |          6 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[0].inst_wr_addra                                                                         |                              static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized0_529 |         Static |            - |          5 |          5 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[0].inst_xpm_memory                                                                       |                                      static_region_axi_smc_0_xpm_memory_base__parameterized6__1 |         Static |            - |         80 |          0 |      80 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[1].inst_rd_addrb                                                                         |                              static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized0_530 |         Static |            - |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[1].inst_wr_addra                                                                         |                              static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized0_531 |         Static |            - |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[1].inst_xpm_memory                                                                       |                                      static_region_axi_smc_0_xpm_memory_base__parameterized6__2 |         Static |            - |         88 |          0 |      88 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[2].inst_rd_addrb                                                                         |                              static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized0_532 |         Static |            - |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[2].inst_wr_addra                                                                         |                              static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized0_533 |         Static |            - |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[2].inst_xpm_memory                                                                       |                                         static_region_axi_smc_0_xpm_memory_base__parameterized6 |         Static |            - |         88 |          0 |      88 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[3].inst_rd_addrb                                                                         |                              static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized0_534 |         Static |            - |          5 |          5 |       0 |    0 |      5 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[3].inst_wr_addra                                                                         |                              static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized0_535 |         Static |            - |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[3].inst_xpm_memory                                                                       |                                         static_region_axi_smc_0_xpm_memory_base__parameterized7 |         Static |            - |         80 |          0 |      80 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     gen_wr.inst_wr_addra_p1                                                                              |                              static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized1_536 |         Static |            - |         13 |         13 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                 inst_ingress                                                                                             |                                  static_region_axi_smc_0_sc_node_v1_0_5_ingress__parameterized3 |         Static |            - |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|                   inst_pipeline_recv                                                                                     |                                 static_region_axi_smc_0_sc_util_v1_0_2_pipeline__parameterized4 |         Static |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|                   inst_pipeline_valid                                                                                    |                                 static_region_axi_smc_0_sc_util_v1_0_2_pipeline__parameterized3 |         Static |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|               inst_si_handler                                                                                            |                               static_region_axi_smc_0_sc_node_v1_0_5_si_handler__parameterized3 |         Static |            - |         33 |         29 |       4 |    0 |     23 |      0 |      0 |    0 |            0 |
|                 gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late                                |                                             static_region_axi_smc_0_sc_util_v1_0_2_pipeline_521 |         Static |            - |          3 |          3 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                 gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo                                           |                                     static_region_axi_smc_0_sc_node_v1_0_5_fifo__parameterized4 |         Static |            - |         16 |         14 |       2 |    0 |     11 |      0 |      0 |    0 |            0 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                          |                      static_region_axi_smc_0_sc_util_v1_0_2_xpm_memory_fifo__parameterized4_524 |         Static |            - |         16 |         14 |       2 |    0 |     11 |      0 |      0 |    0 |            0 |
|                     (gen_xpm_memory_fifo.inst_fifo)                                                                      |                      static_region_axi_smc_0_sc_util_v1_0_2_xpm_memory_fifo__parameterized4_524 |         Static |            - |          4 |          4 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                         |                              static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized3_525 |         Static |            - |          3 |          3 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[0].inst_wr_addra                                                                         |                              static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized3_526 |         Static |            - |          2 |          2 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[0].inst_xpm_memory                                                                       |                                      static_region_axi_smc_0_xpm_memory_base__parameterized5__1 |         Static |            - |          2 |          0 |       2 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     gen_wr.inst_wr_addra_p1                                                                              |                              static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized4_527 |         Static |            - |          5 |          5 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                 gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo                                           |                                 static_region_axi_smc_0_sc_node_v1_0_5_fifo__parameterized4_522 |         Static |            - |         14 |         12 |       2 |    0 |     11 |      0 |      0 |    0 |            0 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                          |                          static_region_axi_smc_0_sc_util_v1_0_2_xpm_memory_fifo__parameterized4 |         Static |            - |         14 |         12 |       2 |    0 |     11 |      0 |      0 |    0 |            0 |
|                     (gen_xpm_memory_fifo.inst_fifo)                                                                      |                          static_region_axi_smc_0_sc_util_v1_0_2_xpm_memory_fifo__parameterized4 |         Static |            - |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                         |                                  static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized3 |         Static |            - |          3 |          3 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[0].inst_wr_addra                                                                         |                              static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized3_523 |         Static |            - |          2 |          2 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[0].inst_xpm_memory                                                                       |                                         static_region_axi_smc_0_xpm_memory_base__parameterized5 |         Static |            - |          2 |          0 |       2 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     gen_wr.inst_wr_addra_p1                                                                              |                                  static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized4 |         Static |            - |          5 |          5 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|         s00_entry_pipeline                                                                                               |                                           static_region_axi_smc_0_s00_entry_pipeline_imp_G1SXA1 |         Static |            - |       1135 |       1113 |       0 |   22 |   1818 |      0 |      0 |    0 |            0 |
|           s00_mmu                                                                                                        |                                                        static_region_axi_smc_0_bd_be70_s00mmu_0 |         Static |            - |       1006 |       1006 |       0 |    0 |   1766 |      0 |      0 |    0 |            0 |
|             inst                                                                                                         |                                                       static_region_axi_smc_0_sc_mmu_v1_0_4_top |         Static |            - |       1006 |       1006 |       0 |    0 |   1766 |      0 |      0 |    0 |            0 |
|               (inst)                                                                                                     |                                                       static_region_axi_smc_0_sc_mmu_v1_0_4_top |         Static |            - |         12 |         12 |       0 |    0 |     26 |      0 |      0 |    0 |            0 |
|               ar_reg_stall                                                                                               |                                        static_region_axi_smc_0_sc_util_v1_0_2_axi_reg_stall_514 |         Static |            - |         75 |         75 |       0 |    0 |    129 |      0 |      0 |    0 |            0 |
|               ar_sreg                                                                                                    |                                        static_region_axi_smc_0_sc_util_v1_0_2_axi_reg_stall_515 |         Static |            - |        102 |        102 |       0 |    0 |    159 |      0 |      0 |    0 |            0 |
|               aw_reg_stall                                                                                               |                                        static_region_axi_smc_0_sc_util_v1_0_2_axi_reg_stall_516 |         Static |            - |         76 |         76 |       0 |    0 |    133 |      0 |      0 |    0 |            0 |
|               aw_sreg                                                                                                    |                                        static_region_axi_smc_0_sc_util_v1_0_2_axi_reg_stall_517 |         Static |            - |        113 |        113 |       0 |    0 |    163 |      0 |      0 |    0 |            0 |
|               b_sreg                                                                                                     |                                        static_region_axi_smc_0_sc_util_v1_0_2_axi_reg_stall_518 |         Static |            - |         13 |         13 |       0 |    0 |     15 |      0 |      0 |    0 |            0 |
|               gen_endpoint.decerr_slave_inst                                                                             |                                              static_region_axi_smc_0_sc_mmu_v1_0_4_decerr_slave |         Static |            - |         38 |         38 |       0 |    0 |     22 |      0 |      0 |    0 |            0 |
|               r_sreg                                                                                                     |                                        static_region_axi_smc_0_sc_util_v1_0_2_axi_reg_stall_519 |         Static |            - |        277 |        277 |       0 |    0 |    533 |      0 |      0 |    0 |            0 |
|               w_sreg                                                                                                     |                                        static_region_axi_smc_0_sc_util_v1_0_2_axi_reg_stall_520 |         Static |            - |        300 |        300 |       0 |    0 |    586 |      0 |      0 |    0 |            0 |
|           s00_si_converter                                                                                               |                                                        static_region_axi_smc_0_bd_be70_s00sic_0 |         Static |            - |         70 |         56 |       0 |   14 |     25 |      0 |      0 |    0 |            0 |
|             inst                                                                                                         |                                              static_region_axi_smc_0_sc_si_converter_v1_0_4_top |         Static |            - |         70 |         56 |       0 |   14 |     25 |      0 |      0 |    0 |            0 |
|               (inst)                                                                                                     |                                              static_region_axi_smc_0_sc_si_converter_v1_0_4_top |         Static |            - |         14 |         14 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|               splitter_inst                                                                                              |                                         static_region_axi_smc_0_sc_si_converter_v1_0_4_splitter |         Static |            - |         56 |         42 |       0 |   14 |     24 |      0 |      0 |    0 |            0 |
|                 (splitter_inst)                                                                                          |                                         static_region_axi_smc_0_sc_si_converter_v1_0_4_splitter |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                 gen_no_wsplitter.gen_endpoint_woffset.wbypass_offset_fifo                                                |                    static_region_axi_smc_0_sc_util_v1_0_2_axic_reg_srl_fifo__parameterized2_499 |         Static |            - |         56 |         42 |       0 |   14 |     23 |      0 |      0 |    0 |            0 |
|                   (gen_no_wsplitter.gen_endpoint_woffset.wbypass_offset_fifo)                                            |                    static_region_axi_smc_0_sc_util_v1_0_2_axic_reg_srl_fifo__parameterized2_499 |         Static |            - |         31 |         31 |       0 |    0 |     23 |      0 |      0 |    0 |            0 |
|                   gen_srls[0].srl_nx1                                                                                    |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_500 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[10].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_501 |         Static |            - |          2 |          1 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[11].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_502 |         Static |            - |          2 |          1 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[12].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_503 |         Static |            - |          2 |          1 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[13].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_504 |         Static |            - |          3 |          2 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[1].srl_nx1                                                                                    |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_505 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[2].srl_nx1                                                                                    |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_506 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[3].srl_nx1                                                                                    |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_507 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[4].srl_nx1                                                                                    |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_508 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[5].srl_nx1                                                                                    |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_509 |         Static |            - |          2 |          1 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[6].srl_nx1                                                                                    |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_510 |         Static |            - |          3 |          2 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[7].srl_nx1                                                                                    |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_511 |         Static |            - |          2 |          1 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[8].srl_nx1                                                                                    |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_512 |         Static |            - |          2 |          1 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[9].srl_nx1                                                                                    |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_513 |         Static |            - |          2 |          1 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|           s00_transaction_regulator                                                                                      |                                                         static_region_axi_smc_0_bd_be70_s00tr_0 |         Static |            - |         59 |         51 |       0 |    8 |     27 |      0 |      0 |    0 |            0 |
|             inst                                                                                                         |                                     static_region_axi_smc_0_sc_transaction_regulator_v1_0_5_top |         Static |            - |         59 |         51 |       0 |    8 |     27 |      0 |      0 |    0 |            0 |
|               (inst)                                                                                                     |                                     static_region_axi_smc_0_sc_transaction_regulator_v1_0_5_top |         Static |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|               gen_endpoint.gen_r_singleorder.r_singleorder                                                               |                             static_region_axi_smc_0_sc_transaction_regulator_v1_0_5_singleorder |         Static |            - |         28 |         24 |       0 |    4 |     13 |      0 |      0 |    0 |            0 |
|                 gen_id_fifo.singleorder_fifo                                                                             |                    static_region_axi_smc_0_sc_util_v1_0_2_axic_reg_srl_fifo__parameterized3_494 |         Static |            - |         28 |         24 |       0 |    4 |     13 |      0 |      0 |    0 |            0 |
|                   (gen_id_fifo.singleorder_fifo)                                                                         |                    static_region_axi_smc_0_sc_util_v1_0_2_axic_reg_srl_fifo__parameterized3_494 |         Static |            - |         20 |         20 |       0 |    0 |     13 |      0 |      0 |    0 |            0 |
|                   gen_srls[0].srl_nx1                                                                                    |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_495 |         Static |            - |          2 |          1 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[1].srl_nx1                                                                                    |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_496 |         Static |            - |          2 |          1 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[2].srl_nx1                                                                                    |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_497 |         Static |            - |          2 |          1 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[3].srl_nx1                                                                                    |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_498 |         Static |            - |          3 |          2 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|               gen_endpoint.gen_w_singleorder.w_singleorder                                                               |                         static_region_axi_smc_0_sc_transaction_regulator_v1_0_5_singleorder_489 |         Static |            - |         30 |         26 |       0 |    4 |     13 |      0 |      0 |    0 |            0 |
|                 gen_id_fifo.singleorder_fifo                                                                             |                        static_region_axi_smc_0_sc_util_v1_0_2_axic_reg_srl_fifo__parameterized3 |         Static |            - |         30 |         26 |       0 |    4 |     13 |      0 |      0 |    0 |            0 |
|                   (gen_id_fifo.singleorder_fifo)                                                                         |                        static_region_axi_smc_0_sc_util_v1_0_2_axic_reg_srl_fifo__parameterized3 |         Static |            - |         21 |         21 |       0 |    0 |     13 |      0 |      0 |    0 |            0 |
|                   gen_srls[0].srl_nx1                                                                                    |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_490 |         Static |            - |          2 |          1 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[1].srl_nx1                                                                                    |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_491 |         Static |            - |          2 |          1 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[2].srl_nx1                                                                                    |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_492 |         Static |            - |          2 |          1 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[3].srl_nx1                                                                                    |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_493 |         Static |            - |          3 |          2 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|         s00_nodes                                                                                                        |                                                    static_region_axi_smc_0_s00_nodes_imp_CBAOGZ |         Static |            - |       1758 |        974 |     784 |    0 |   2405 |      0 |      0 |    0 |            0 |
|           s00_ar_node                                                                                                    |                                                          static_region_axi_smc_0_bd_be70_sarn_0 |         Static |            - |        152 |        104 |      48 |    0 |    188 |      0 |      0 |    0 |            0 |
|             inst                                                                                                         |                                      static_region_axi_smc_0_sc_node_v1_0_5_top__parameterized4 |         Static |            - |        152 |        104 |      48 |    0 |    188 |      0 |      0 |    0 |            0 |
|               (inst)                                                                                                     |                                      static_region_axi_smc_0_sc_node_v1_0_5_top__parameterized4 |         Static |            - |          3 |          3 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|               inst_mi_handler                                                                                            |                               static_region_axi_smc_0_sc_node_v1_0_5_mi_handler__parameterized4 |         Static |            - |        148 |        100 |      48 |    0 |    185 |      0 |      0 |    0 |            0 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                                               |                          static_region_axi_smc_0_sc_node_v1_0_5_fifo__parameterized6__xdcDup__1 |         Static |            - |         34 |         34 |       0 |    0 |     35 |      0 |      0 |    0 |            0 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                          |               static_region_axi_smc_0_sc_util_v1_0_2_xpm_memory_fifo__parameterized6__xdcDup__1 |         Static |            - |         34 |         34 |       0 |    0 |     35 |      0 |      0 |    0 |            0 |
|                     (gen_xpm_memory_fifo.inst_fifo)                                                                      |               static_region_axi_smc_0_sc_util_v1_0_2_xpm_memory_fifo__parameterized6__xdcDup__1 |         Static |            - |         10 |         10 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                     gen_async_clocks.inst_cdc_addra_to_rd_clk                                                            |                                                        static_region_axi_smc_0_xpm_cdc_gray__24 |         Static |            - |         10 |         10 |       0 |    0 |     18 |      0 |      0 |    0 |            0 |
|                     gen_async_clocks.inst_rd_clk_sync_delay                                                              |                                              static_region_axi_smc_0_sc_util_v1_0_2_counter_484 |         Static |            - |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                         |                              static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized0_486 |         Static |            - |          7 |          7 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[0].inst_wr_addra                                                                         |                              static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized0_487 |         Static |            - |          6 |          6 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                 gen_normal_area.inst_fifo_node_payld                                                                     |                          static_region_axi_smc_0_sc_node_v1_0_5_fifo__parameterized7__xdcDup__1 |         Static |            - |        109 |         61 |      48 |    0 |    146 |      0 |      0 |    0 |            0 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                          |               static_region_axi_smc_0_sc_util_v1_0_2_xpm_memory_fifo__parameterized7__xdcDup__1 |         Static |            - |        109 |         61 |      48 |    0 |    146 |      0 |      0 |    0 |            0 |
|                     (gen_xpm_memory_fifo.inst_fifo)                                                                      |               static_region_axi_smc_0_sc_util_v1_0_2_xpm_memory_fifo__parameterized7__xdcDup__1 |         Static |            - |          9 |          9 |       0 |    0 |      5 |      0 |      0 |    0 |            0 |
|                     gen_async_clocks.inst_cdc_addra_to_rd_clk                                                            |                                                        static_region_axi_smc_0_xpm_cdc_gray__22 |         Static |            - |         10 |         10 |       0 |    0 |     18 |      0 |      0 |    0 |            0 |
|                     gen_async_clocks.inst_cdc_addrb_to_wr_clk                                                            |                                                        static_region_axi_smc_0_xpm_cdc_gray__23 |         Static |            - |         10 |         10 |       0 |    0 |     18 |      0 |      0 |    0 |            0 |
|                     gen_async_clocks.inst_rd_clk_sync_delay                                                              |                                              static_region_axi_smc_0_sc_util_v1_0_2_counter_479 |         Static |            - |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|                     gen_async_clocks.inst_wr_clk_sync_delay                                                              |                                              static_region_axi_smc_0_sc_util_v1_0_2_counter_480 |         Static |            - |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                         |                              static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized0_481 |         Static |            - |          5 |          5 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[0].inst_wr_addra                                                                         |                              static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized0_482 |         Static |            - |          5 |          5 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[0].inst_xpm_memory                                                                       |                                      static_region_axi_smc_0_xpm_memory_base__parameterized9__5 |         Static |            - |         48 |          0 |      48 |    0 |     83 |      0 |      0 |    0 |            0 |
|                     gen_wr.inst_wr_addra_p1                                                                              |                              static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized1_483 |         Static |            - |         20 |         20 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                 gen_normal_area.inst_fifo_send                                                                           |                           static_region_axi_smc_0_sc_node_v1_0_5_reg_slice3__parameterized1_478 |         Static |            - |          5 |          5 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|               inst_si_handler                                                                                            |                           static_region_axi_smc_0_sc_node_v1_0_5_si_handler__parameterized4_476 |         Static |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                 inst_arb_stall_late                                                                                      |                                             static_region_axi_smc_0_sc_util_v1_0_2_pipeline_477 |         Static |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|           s00_aw_node                                                                                                    |                                                          static_region_axi_smc_0_bd_be70_sawn_0 |         Static |            - |        151 |        103 |      48 |    0 |    188 |      0 |      0 |    0 |            0 |
|             inst                                                                                                         |                                      static_region_axi_smc_0_sc_node_v1_0_5_top__parameterized5 |         Static |            - |        151 |        103 |      48 |    0 |    188 |      0 |      0 |    0 |            0 |
|               (inst)                                                                                                     |                                      static_region_axi_smc_0_sc_node_v1_0_5_top__parameterized5 |         Static |            - |          3 |          3 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|               inst_mi_handler                                                                                            |                               static_region_axi_smc_0_sc_node_v1_0_5_mi_handler__parameterized5 |         Static |            - |        147 |         99 |      48 |    0 |    185 |      0 |      0 |    0 |            0 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                                               |                          static_region_axi_smc_0_sc_node_v1_0_5_fifo__parameterized6__xdcDup__2 |         Static |            - |         33 |         33 |       0 |    0 |     35 |      0 |      0 |    0 |            0 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                          |               static_region_axi_smc_0_sc_util_v1_0_2_xpm_memory_fifo__parameterized6__xdcDup__2 |         Static |            - |         33 |         33 |       0 |    0 |     35 |      0 |      0 |    0 |            0 |
|                     (gen_xpm_memory_fifo.inst_fifo)                                                                      |               static_region_axi_smc_0_sc_util_v1_0_2_xpm_memory_fifo__parameterized6__xdcDup__2 |         Static |            - |         10 |         10 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                     gen_async_clocks.inst_cdc_addra_to_rd_clk                                                            |                                                        static_region_axi_smc_0_xpm_cdc_gray__20 |         Static |            - |         10 |         10 |       0 |    0 |     18 |      0 |      0 |    0 |            0 |
|                     gen_async_clocks.inst_rd_clk_sync_delay                                                              |                                              static_region_axi_smc_0_sc_util_v1_0_2_counter_471 |         Static |            - |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                         |                              static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized0_473 |         Static |            - |          7 |          7 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[0].inst_wr_addra                                                                         |                              static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized0_474 |         Static |            - |          5 |          5 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                 gen_normal_area.inst_fifo_node_payld                                                                     |                          static_region_axi_smc_0_sc_node_v1_0_5_fifo__parameterized7__xdcDup__2 |         Static |            - |        109 |         61 |      48 |    0 |    146 |      0 |      0 |    0 |            0 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                          |               static_region_axi_smc_0_sc_util_v1_0_2_xpm_memory_fifo__parameterized7__xdcDup__2 |         Static |            - |        109 |         61 |      48 |    0 |    146 |      0 |      0 |    0 |            0 |
|                     (gen_xpm_memory_fifo.inst_fifo)                                                                      |               static_region_axi_smc_0_sc_util_v1_0_2_xpm_memory_fifo__parameterized7__xdcDup__2 |         Static |            - |          9 |          9 |       0 |    0 |      5 |      0 |      0 |    0 |            0 |
|                     gen_async_clocks.inst_cdc_addra_to_rd_clk                                                            |                                                        static_region_axi_smc_0_xpm_cdc_gray__18 |         Static |            - |         10 |         10 |       0 |    0 |     18 |      0 |      0 |    0 |            0 |
|                     gen_async_clocks.inst_cdc_addrb_to_wr_clk                                                            |                                                        static_region_axi_smc_0_xpm_cdc_gray__19 |         Static |            - |         10 |         10 |       0 |    0 |     18 |      0 |      0 |    0 |            0 |
|                     gen_async_clocks.inst_rd_clk_sync_delay                                                              |                                              static_region_axi_smc_0_sc_util_v1_0_2_counter_466 |         Static |            - |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|                     gen_async_clocks.inst_wr_clk_sync_delay                                                              |                                              static_region_axi_smc_0_sc_util_v1_0_2_counter_467 |         Static |            - |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                         |                              static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized0_468 |         Static |            - |          5 |          5 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[0].inst_wr_addra                                                                         |                              static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized0_469 |         Static |            - |          5 |          5 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[0].inst_xpm_memory                                                                       |                                      static_region_axi_smc_0_xpm_memory_base__parameterized9__4 |         Static |            - |         48 |          0 |      48 |    0 |     83 |      0 |      0 |    0 |            0 |
|                     gen_wr.inst_wr_addra_p1                                                                              |                              static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized1_470 |         Static |            - |         20 |         20 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                 gen_normal_area.inst_fifo_send                                                                           |                           static_region_axi_smc_0_sc_node_v1_0_5_reg_slice3__parameterized1_465 |         Static |            - |          5 |          5 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|               inst_si_handler                                                                                            |                           static_region_axi_smc_0_sc_node_v1_0_5_si_handler__parameterized5_463 |         Static |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                 inst_arb_stall_late                                                                                      |                                             static_region_axi_smc_0_sc_util_v1_0_2_pipeline_464 |         Static |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|           s00_b_node                                                                                                     |                                                           static_region_axi_smc_0_bd_be70_sbn_0 |         Static |            - |         85 |         77 |       8 |    0 |     77 |      0 |      0 |    0 |            0 |
|             inst                                                                                                         |                                      static_region_axi_smc_0_sc_node_v1_0_5_top__parameterized6 |         Static |            - |         85 |         77 |       8 |    0 |     77 |      0 |      0 |    0 |            0 |
|               (inst)                                                                                                     |                                      static_region_axi_smc_0_sc_node_v1_0_5_top__parameterized6 |         Static |            - |          3 |          3 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|               inst_mi_handler                                                                                            |                               static_region_axi_smc_0_sc_node_v1_0_5_mi_handler__parameterized6 |         Static |            - |         81 |         73 |       8 |    0 |     74 |      0 |      0 |    0 |            0 |
|                 gen_normal_area.gen_fi_regulator.inst_fi_regulator                                                       |                                         static_region_axi_smc_0_sc_node_v1_0_5_fi_regulator_455 |         Static |            - |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|                 gen_normal_area.inst_fifo_node_payld                                                                     |                          static_region_axi_smc_0_sc_node_v1_0_5_fifo__parameterized8__xdcDup__1 |         Static |            - |         75 |         67 |       8 |    0 |     66 |      0 |      0 |    0 |            0 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                          |               static_region_axi_smc_0_sc_util_v1_0_2_xpm_memory_fifo__parameterized8__xdcDup__1 |         Static |            - |         75 |         67 |       8 |    0 |     66 |      0 |      0 |    0 |            0 |
|                     (gen_xpm_memory_fifo.inst_fifo)                                                                      |               static_region_axi_smc_0_sc_util_v1_0_2_xpm_memory_fifo__parameterized8__xdcDup__1 |         Static |            - |         12 |         12 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                     gen_async_clocks.inst_cdc_addra_to_rd_clk                                                            |                                                        static_region_axi_smc_0_xpm_cdc_gray__16 |         Static |            - |         10 |         10 |       0 |    0 |     18 |      0 |      0 |    0 |            0 |
|                     gen_async_clocks.inst_cdc_addrb_to_wr_clk                                                            |                                                        static_region_axi_smc_0_xpm_cdc_gray__17 |         Static |            - |         10 |         10 |       0 |    0 |     18 |      0 |      0 |    0 |            0 |
|                     gen_async_clocks.inst_rd_clk_sync_delay                                                              |                                              static_region_axi_smc_0_sc_util_v1_0_2_counter_458 |         Static |            - |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|                     gen_async_clocks.inst_wr_clk_sync_delay                                                              |                                              static_region_axi_smc_0_sc_util_v1_0_2_counter_459 |         Static |            - |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                         |                              static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized0_460 |         Static |            - |          7 |          7 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[0].inst_wr_addra                                                                         |                              static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized0_461 |         Static |            - |          5 |          5 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[0].inst_xpm_memory                                                                       |                                     static_region_axi_smc_0_xpm_memory_base__parameterized10__2 |         Static |            - |          9 |          1 |       8 |    0 |      2 |      0 |      0 |    0 |            0 |
|                     gen_wr.inst_wr_addra_p1                                                                              |                              static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized1_462 |         Static |            - |         20 |         20 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                 inst_ingress                                                                                             |                                  static_region_axi_smc_0_sc_node_v1_0_5_ingress__parameterized6 |         Static |            - |          5 |          5 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                   inst_incoming_count                                                                                    |                              static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized2_456 |         Static |            - |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |            0 |
|                   inst_pipeline_valid                                                                                    |                                             static_region_axi_smc_0_sc_util_v1_0_2_pipeline_457 |         Static |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|               inst_si_handler                                                                                            |                           static_region_axi_smc_0_sc_node_v1_0_5_si_handler__parameterized1_453 |         Static |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                 inst_arb_stall_late                                                                                      |                                             static_region_axi_smc_0_sc_util_v1_0_2_pipeline_454 |         Static |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|           s00_r_node                                                                                                     |                                                           static_region_axi_smc_0_bd_be70_srn_0 |         Static |            - |        682 |        362 |     320 |    0 |    617 |      0 |      0 |    0 |            0 |
|             inst                                                                                                         |                                      static_region_axi_smc_0_sc_node_v1_0_5_top__parameterized7 |         Static |            - |        682 |        362 |     320 |    0 |    617 |      0 |      0 |    0 |            0 |
|               (inst)                                                                                                     |                                      static_region_axi_smc_0_sc_node_v1_0_5_top__parameterized7 |         Static |            - |          3 |          3 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|               inst_mi_handler                                                                                            |                               static_region_axi_smc_0_sc_node_v1_0_5_mi_handler__parameterized7 |         Static |            - |        678 |        358 |     320 |    0 |    614 |      0 |      0 |    0 |            0 |
|                 gen_normal_area.gen_downsizer.inst_downsizer                                                             |                                                static_region_axi_smc_0_sc_node_v1_0_5_downsizer |         Static |            - |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                 gen_normal_area.gen_fi_regulator.inst_fi_regulator                                                       |                                         static_region_axi_smc_0_sc_node_v1_0_5_fi_regulator_441 |         Static |            - |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|                 gen_normal_area.inst_fifo_node_payld                                                                     |                                     static_region_axi_smc_0_sc_node_v1_0_5_fifo__parameterized9 |         Static |            - |        672 |        352 |     320 |    0 |    603 |      0 |      0 |    0 |            0 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                          |                          static_region_axi_smc_0_sc_util_v1_0_2_xpm_memory_fifo__parameterized9 |         Static |            - |        672 |        352 |     320 |    0 |    603 |      0 |      0 |    0 |            0 |
|                     (gen_xpm_memory_fifo.inst_fifo)                                                                      |                          static_region_axi_smc_0_sc_util_v1_0_2_xpm_memory_fifo__parameterized9 |         Static |            - |        273 |        273 |       0 |    0 |      8 |      0 |      0 |    0 |            0 |
|                     gen_async_clocks.inst_cdc_addra_to_rd_clk                                                            |                                                        static_region_axi_smc_0_xpm_cdc_gray__14 |         Static |            - |         10 |         10 |       0 |    0 |     18 |      0 |      0 |    0 |            0 |
|                     gen_async_clocks.inst_cdc_addrb_to_wr_clk                                                            |                                                        static_region_axi_smc_0_xpm_cdc_gray__15 |         Static |            - |         10 |         10 |       0 |    0 |     18 |      0 |      0 |    0 |            0 |
|                     gen_async_clocks.inst_rd_clk_sync_delay                                                              |                                              static_region_axi_smc_0_sc_util_v1_0_2_counter_444 |         Static |            - |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|                     gen_async_clocks.inst_wr_clk_sync_delay                                                              |                                              static_region_axi_smc_0_sc_util_v1_0_2_counter_445 |         Static |            - |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                         |                              static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized0_446 |         Static |            - |          9 |          9 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[0].inst_wr_addra                                                                         |                              static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized0_447 |         Static |            - |          5 |          5 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[0].inst_xpm_memory                                                                       |                                     static_region_axi_smc_0_xpm_memory_base__parameterized11__1 |         Static |            - |        105 |          1 |     104 |    0 |    166 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[1].inst_rd_addrb                                                                         |                              static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized0_448 |         Static |            - |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[1].inst_wr_addra                                                                         |                              static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized0_449 |         Static |            - |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[1].inst_xpm_memory                                                                       |                                     static_region_axi_smc_0_xpm_memory_base__parameterized11__2 |         Static |            - |        113 |          1 |     112 |    0 |    184 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[2].inst_rd_addrb                                                                         |                              static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized0_450 |         Static |            - |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[2].inst_wr_addra                                                                         |                              static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized0_451 |         Static |            - |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[2].inst_xpm_memory                                                                       |                                        static_region_axi_smc_0_xpm_memory_base__parameterized12 |         Static |            - |        105 |          1 |     104 |    0 |    167 |      0 |      0 |    0 |            0 |
|                     gen_wr.inst_wr_addra_p1                                                                              |                              static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized1_452 |         Static |            - |         24 |         24 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                 inst_ingress                                                                                             |                                  static_region_axi_smc_0_sc_node_v1_0_5_ingress__parameterized7 |         Static |            - |          5 |          5 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                   inst_incoming_count                                                                                    |                              static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized2_442 |         Static |            - |          5 |          5 |       0 |    0 |      5 |      0 |      0 |    0 |            0 |
|                   inst_pipeline_valid                                                                                    |                                             static_region_axi_smc_0_sc_util_v1_0_2_pipeline_443 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|               inst_si_handler                                                                                            |                           static_region_axi_smc_0_sc_node_v1_0_5_si_handler__parameterized2_439 |         Static |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                 inst_arb_stall_late                                                                                      |                                             static_region_axi_smc_0_sc_util_v1_0_2_pipeline_440 |         Static |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|           s00_w_node                                                                                                     |                                                           static_region_axi_smc_0_bd_be70_swn_0 |         Static |            - |        688 |        328 |     360 |    0 |   1335 |      0 |      0 |    0 |            0 |
|             inst                                                                                                         |                                      static_region_axi_smc_0_sc_node_v1_0_5_top__parameterized8 |         Static |            - |        688 |        328 |     360 |    0 |   1335 |      0 |      0 |    0 |            0 |
|               (inst)                                                                                                     |                                      static_region_axi_smc_0_sc_node_v1_0_5_top__parameterized8 |         Static |            - |          3 |          3 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|               inst_mi_handler                                                                                            |                               static_region_axi_smc_0_sc_node_v1_0_5_mi_handler__parameterized8 |         Static |            - |        683 |        323 |     360 |    0 |   1332 |      0 |      0 |    0 |            0 |
|                 gen_normal_area.gen_fi_regulator.inst_fi_regulator                                                       |                                         static_region_axi_smc_0_sc_node_v1_0_5_fi_regulator_422 |         Static |            - |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                                               |                         static_region_axi_smc_0_sc_node_v1_0_5_fifo__parameterized10__xdcDup__1 |         Static |            - |         63 |         55 |       8 |    0 |     64 |      0 |      0 |    0 |            0 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                          |              static_region_axi_smc_0_sc_util_v1_0_2_xpm_memory_fifo__parameterized10__xdcDup__1 |         Static |            - |         63 |         55 |       8 |    0 |     64 |      0 |      0 |    0 |            0 |
|                     (gen_xpm_memory_fifo.inst_fifo)                                                                      |              static_region_axi_smc_0_sc_util_v1_0_2_xpm_memory_fifo__parameterized10__xdcDup__1 |         Static |            - |          8 |          8 |       0 |    0 |      5 |      0 |      0 |    0 |            0 |
|                     gen_async_clocks.inst_cdc_addra_to_rd_clk                                                            |                                                        static_region_axi_smc_0_xpm_cdc_gray__12 |         Static |            - |         10 |         10 |       0 |    0 |     18 |      0 |      0 |    0 |            0 |
|                     gen_async_clocks.inst_cdc_addrb_to_wr_clk                                                            |                                                        static_region_axi_smc_0_xpm_cdc_gray__13 |         Static |            - |         10 |         10 |       0 |    0 |     18 |      0 |      0 |    0 |            0 |
|                     gen_async_clocks.inst_rd_clk_sync_delay                                                              |                                              static_region_axi_smc_0_sc_util_v1_0_2_counter_434 |         Static |            - |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|                     gen_async_clocks.inst_wr_clk_sync_delay                                                              |                                              static_region_axi_smc_0_sc_util_v1_0_2_counter_435 |         Static |            - |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                         |                              static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized0_436 |         Static |            - |          7 |          7 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[0].inst_wr_addra                                                                         |                              static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized0_437 |         Static |            - |          5 |          5 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[0].inst_xpm_memory                                                                       |                                      static_region_axi_smc_0_xpm_memory_base__parameterized8__5 |         Static |            - |          8 |          0 |       8 |    0 |      1 |      0 |      0 |    0 |            0 |
|                     gen_wr.inst_wr_addra_p1                                                                              |                              static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized1_438 |         Static |            - |         11 |         11 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                 gen_normal_area.gen_upsizer.inst_upsizer                                                                 |                                                  static_region_axi_smc_0_sc_node_v1_0_5_upsizer |         Static |            - |        182 |        182 |       0 |    0 |    599 |      0 |      0 |    0 |            0 |
|                   (gen_normal_area.gen_upsizer.inst_upsizer)                                                             |                                                  static_region_axi_smc_0_sc_node_v1_0_5_upsizer |         Static |            - |        181 |        181 |       0 |    0 |    594 |      0 |      0 |    0 |            0 |
|                   inst_upsizer_target_pipeline                                                                           |                             static_region_axi_smc_0_sc_util_v1_0_2_pipeline__parameterized9_433 |         Static |            - |          1 |          1 |       0 |    0 |      5 |      0 |      0 |    0 |            0 |
|                 gen_normal_area.inst_fifo_node_payld                                                                     |                         static_region_axi_smc_0_sc_node_v1_0_5_fifo__parameterized11__xdcDup__1 |         Static |            - |        431 |         79 |     352 |    0 |    663 |      0 |      0 |    0 |            0 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                          |              static_region_axi_smc_0_sc_util_v1_0_2_xpm_memory_fifo__parameterized11__xdcDup__1 |         Static |            - |        431 |         79 |     352 |    0 |    663 |      0 |      0 |    0 |            0 |
|                     (gen_xpm_memory_fifo.inst_fifo)                                                                      |              static_region_axi_smc_0_sc_util_v1_0_2_xpm_memory_fifo__parameterized11__xdcDup__1 |         Static |            - |          8 |          8 |       0 |    0 |      5 |      0 |      0 |    0 |            0 |
|                     gen_async_clocks.inst_cdc_addra_to_rd_clk                                                            |                                                        static_region_axi_smc_0_xpm_cdc_gray__10 |         Static |            - |         10 |         10 |       0 |    0 |     18 |      0 |      0 |    0 |            0 |
|                     gen_async_clocks.inst_cdc_addrb_to_wr_clk                                                            |                                                        static_region_axi_smc_0_xpm_cdc_gray__11 |         Static |            - |         10 |         10 |       0 |    0 |     18 |      0 |      0 |    0 |            0 |
|                     gen_async_clocks.inst_rd_clk_sync_delay                                                              |                                              static_region_axi_smc_0_sc_util_v1_0_2_counter_424 |         Static |            - |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|                     gen_async_clocks.inst_wr_clk_sync_delay                                                              |                                              static_region_axi_smc_0_sc_util_v1_0_2_counter_425 |         Static |            - |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                         |                              static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized0_426 |         Static |            - |          5 |          5 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[0].inst_wr_addra                                                                         |                              static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized0_427 |         Static |            - |          5 |          5 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[0].inst_xpm_memory                                                                       |                                     static_region_axi_smc_0_xpm_memory_base__parameterized13__2 |         Static |            - |        121 |          1 |     120 |    0 |    186 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[1].inst_rd_addrb                                                                         |                              static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized0_428 |         Static |            - |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[1].inst_wr_addra                                                                         |                              static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized0_429 |         Static |            - |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[1].inst_xpm_memory                                                                       |                                     static_region_axi_smc_0_xpm_memory_base__parameterized13__3 |         Static |            - |        121 |          1 |     120 |    0 |    198 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[2].inst_rd_addrb                                                                         |                              static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized0_430 |         Static |            - |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[2].inst_wr_addra                                                                         |                              static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized0_431 |         Static |            - |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[2].inst_xpm_memory                                                                       |                                     static_region_axi_smc_0_xpm_memory_base__parameterized14__2 |         Static |            - |        113 |          1 |     112 |    0 |    196 |      0 |      0 |    0 |            0 |
|                     gen_wr.inst_wr_addra_p1                                                                              |                              static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized1_432 |         Static |            - |         19 |         19 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                 gen_normal_area.inst_fifo_send                                                                           |                           static_region_axi_smc_0_sc_node_v1_0_5_reg_slice3__parameterized1_423 |         Static |            - |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|               inst_si_handler                                                                                            |                           static_region_axi_smc_0_sc_node_v1_0_5_si_handler__parameterized6_420 |         Static |            - |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                 inst_arb_stall_late                                                                                      |                                             static_region_axi_smc_0_sc_util_v1_0_2_pipeline_421 |         Static |            - |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|         s01_entry_pipeline                                                                                               |                                          static_region_axi_smc_0_s01_entry_pipeline_imp_194V831 |         Static |            - |       2028 |       1680 |       0 |  348 |   2559 |      0 |      0 |    0 |            0 |
|           s01_mmu                                                                                                        |                                                        static_region_axi_smc_0_bd_be70_s01mmu_0 |         Static |            - |        779 |        779 |       0 |    0 |   1297 |      0 |      0 |    0 |            0 |
|             inst                                                                                                         |                                       static_region_axi_smc_0_sc_mmu_v1_0_4_top__parameterized0 |         Static |            - |        779 |        779 |       0 |    0 |   1297 |      0 |      0 |    0 |            0 |
|               (inst)                                                                                                     |                                       static_region_axi_smc_0_sc_mmu_v1_0_4_top__parameterized0 |         Static |            - |         13 |         13 |       0 |    0 |     26 |      0 |      0 |    0 |            0 |
|               ar_reg_stall                                                                                               |                                        static_region_axi_smc_0_sc_util_v1_0_2_axi_reg_stall_413 |         Static |            - |         86 |         86 |       0 |    0 |    149 |      0 |      0 |    0 |            0 |
|               ar_sreg                                                                                                    |                                        static_region_axi_smc_0_sc_util_v1_0_2_axi_reg_stall_414 |         Static |            - |        118 |        118 |       0 |    0 |    181 |      0 |      0 |    0 |            0 |
|               aw_reg_stall                                                                                               |                                        static_region_axi_smc_0_sc_util_v1_0_2_axi_reg_stall_415 |         Static |            - |         84 |         84 |       0 |    0 |    149 |      0 |      0 |    0 |            0 |
|               aw_sreg                                                                                                    |                                        static_region_axi_smc_0_sc_util_v1_0_2_axi_reg_stall_416 |         Static |            - |        125 |        125 |       0 |    0 |    181 |      0 |      0 |    0 |            0 |
|               b_sreg                                                                                                     |                                        static_region_axi_smc_0_sc_util_v1_0_2_axi_reg_stall_417 |         Static |            - |         15 |         15 |       0 |    0 |     17 |      0 |      0 |    0 |            0 |
|               gen_endpoint.decerr_slave_inst                                                                             |                              static_region_axi_smc_0_sc_mmu_v1_0_4_decerr_slave__parameterized0 |         Static |            - |         39 |         39 |       0 |    0 |     26 |      0 |      0 |    0 |            0 |
|               r_sreg                                                                                                     |                                        static_region_axi_smc_0_sc_util_v1_0_2_axi_reg_stall_418 |         Static |            - |        144 |        144 |       0 |    0 |    275 |      0 |      0 |    0 |            0 |
|               w_sreg                                                                                                     |                                        static_region_axi_smc_0_sc_util_v1_0_2_axi_reg_stall_419 |         Static |            - |        155 |        155 |       0 |    0 |    293 |      0 |      0 |    0 |            0 |
|           s01_si_converter                                                                                               |                                                        static_region_axi_smc_0_bd_be70_s01sic_0 |         Static |            - |       1186 |        848 |       0 |  338 |   1233 |      0 |      0 |    0 |            0 |
|             inst                                                                                                         |                              static_region_axi_smc_0_sc_si_converter_v1_0_4_top__parameterized0 |         Static |            - |       1186 |        848 |       0 |  338 |   1233 |      0 |      0 |    0 |            0 |
|               (inst)                                                                                                     |                              static_region_axi_smc_0_sc_si_converter_v1_0_4_top__parameterized0 |         Static |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|               converter.wrap_narrow_inst                                                                                 |                                      static_region_axi_smc_0_sc_si_converter_v1_0_4_wrap_narrow |         Static |            - |       1133 |        809 |       0 |  324 |   1208 |      0 |      0 |    0 |            0 |
|                 (converter.wrap_narrow_inst)                                                                             |                                      static_region_axi_smc_0_sc_si_converter_v1_0_4_wrap_narrow |         Static |            - |        181 |        181 |       0 |    0 |    489 |      0 |      0 |    0 |            0 |
|                 ar_reg_slice                                                                                             |                                            static_region_axi_smc_0_sc_util_v1_0_2_axi_reg_stall |         Static |            - |         95 |         95 |       0 |    0 |    145 |      0 |      0 |    0 |            0 |
|                 aw_reg_slice                                                                                             |                                         static_region_axi_smc_0_sc_util_v1_0_2_axi_reg_stall_87 |         Static |            - |         94 |         94 |       0 |    0 |    145 |      0 |      0 |    0 |            0 |
|                 gen_thread_loop[0].r_cmd_fifo                                                                            |                        static_region_axi_smc_0_sc_util_v1_0_2_axic_reg_srl_fifo__parameterized4 |         Static |            - |         73 |         57 |       0 |   16 |     25 |      0 |      0 |    0 |            0 |
|                   (gen_thread_loop[0].r_cmd_fifo)                                                                        |                        static_region_axi_smc_0_sc_util_v1_0_2_axic_reg_srl_fifo__parameterized4 |         Static |            - |         36 |         36 |       0 |    0 |     25 |      0 |      0 |    0 |            0 |
|                   gen_srls[0].srl_nx1                                                                                    |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_397 |         Static |            - |          2 |          1 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[10].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_398 |         Static |            - |          2 |          1 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[11].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_399 |         Static |            - |          2 |          1 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[12].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_400 |         Static |            - |          2 |          1 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[13].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_401 |         Static |            - |          2 |          1 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[14].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_402 |         Static |            - |          2 |          1 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[15].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_403 |         Static |            - |          3 |          2 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[1].srl_nx1                                                                                    |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_404 |         Static |            - |          2 |          1 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[2].srl_nx1                                                                                    |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_405 |         Static |            - |          2 |          1 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[3].srl_nx1                                                                                    |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_406 |         Static |            - |          2 |          1 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[4].srl_nx1                                                                                    |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_407 |         Static |            - |          3 |          2 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[5].srl_nx1                                                                                    |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_408 |         Static |            - |          3 |          2 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[6].srl_nx1                                                                                    |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_409 |         Static |            - |          3 |          2 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[7].srl_nx1                                                                                    |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_410 |         Static |            - |          3 |          2 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[8].srl_nx1                                                                                    |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_411 |         Static |            - |          2 |          1 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[9].srl_nx1                                                                                    |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_412 |         Static |            - |          2 |          1 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                 gen_thread_loop[0].r_payld_fifo                                                                          |                                      static_region_axi_smc_0_sc_si_converter_v1_0_4_offset_fifo |         Static |            - |        313 |        171 |       0 |  142 |    185 |      0 |      0 |    0 |            0 |
|                   (gen_thread_loop[0].r_payld_fifo)                                                                      |                                      static_region_axi_smc_0_sc_si_converter_v1_0_4_offset_fifo |         Static |            - |        102 |        102 |       0 |    0 |    164 |      0 |      0 |    0 |            0 |
|                   cmd_fifo                                                                                               |                    static_region_axi_smc_0_sc_util_v1_0_2_axic_reg_srl_fifo__parameterized5_254 |         Static |            - |         75 |         63 |       0 |   12 |     21 |      0 |      0 |    0 |            0 |
|                     (cmd_fifo)                                                                                           |                    static_region_axi_smc_0_sc_util_v1_0_2_axic_reg_srl_fifo__parameterized5_254 |         Static |            - |         46 |         46 |       0 |    0 |     21 |      0 |      0 |    0 |            0 |
|                     gen_srls[0].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_385 |         Static |            - |          2 |          1 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                     gen_srls[10].srl_nx1                                                                                 |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_386 |         Static |            - |          3 |          2 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                     gen_srls[11].srl_nx1                                                                                 |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_387 |         Static |            - |          4 |          3 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                     gen_srls[1].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_388 |         Static |            - |          2 |          1 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                     gen_srls[2].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_389 |         Static |            - |          2 |          1 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                     gen_srls[3].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_390 |         Static |            - |          2 |          1 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                     gen_srls[4].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_391 |         Static |            - |          2 |          1 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                     gen_srls[5].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_392 |         Static |            - |          2 |          1 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                     gen_srls[6].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_393 |         Static |            - |          2 |          1 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                     gen_srls[7].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_394 |         Static |            - |          2 |          1 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                     gen_srls[8].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_395 |         Static |            - |          3 |          2 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                     gen_srls[9].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_396 |         Static |            - |          3 |          2 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[100].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_255 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[101].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_256 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[102].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_257 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[103].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_258 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[104].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_259 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[105].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_260 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[106].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_261 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[107].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_262 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[108].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_263 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[109].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_264 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[110].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_265 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[111].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_266 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[112].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_267 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[113].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_268 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[114].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_269 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[115].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_270 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[116].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_271 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[117].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_272 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[118].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_273 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[119].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_274 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[120].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_275 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[121].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_276 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[122].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_277 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[123].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_278 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[124].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_279 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[125].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_280 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[126].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_281 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[127].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_282 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[128].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_283 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[129].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_284 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[130].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_285 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[131].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_286 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[132].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_287 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[133].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_288 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[134].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_289 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[135].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_290 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[136].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_291 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[137].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_292 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[138].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_293 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[139].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_294 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[140].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_295 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[141].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_296 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[142].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_297 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[143].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_298 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[146].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_299 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[147].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_300 |         Static |            - |          6 |          5 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[16].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_301 |         Static |            - |          2 |          1 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[17].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_302 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[18].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_303 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[19].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_304 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[20].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_305 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[21].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_306 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[22].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_307 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[23].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_308 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[24].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_309 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[25].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_310 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[26].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_311 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[27].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_312 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[28].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_313 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[29].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_314 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[30].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_315 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[31].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_316 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[32].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_317 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[33].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_318 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[34].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_319 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[35].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_320 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[36].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_321 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[37].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_322 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[38].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_323 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[39].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_324 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[40].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_325 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[41].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_326 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[42].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_327 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[43].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_328 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[44].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_329 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[45].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_330 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[46].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_331 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[47].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_332 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[48].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_333 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[49].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_334 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[50].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_335 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[51].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_336 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[52].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_337 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[53].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_338 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[54].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_339 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[55].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_340 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[56].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_341 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[57].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_342 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[58].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_343 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[59].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_344 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[60].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_345 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[61].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_346 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[62].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_347 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[63].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_348 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[64].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_349 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[65].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_350 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[66].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_351 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[67].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_352 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[68].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_353 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[69].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_354 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[70].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_355 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[71].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_356 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[72].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_357 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[73].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_358 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[74].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_359 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[75].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_360 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[76].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_361 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[77].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_362 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[78].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_363 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[79].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_364 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[80].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_365 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[81].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_366 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[82].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_367 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[83].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_368 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[84].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_369 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[85].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_370 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[86].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_371 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[87].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_372 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[88].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_373 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[89].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_374 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[90].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_375 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[91].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_376 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[92].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_377 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[93].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_378 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[94].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_379 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[95].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_380 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[96].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_381 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[97].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_382 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[98].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_383 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[99].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_384 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                 w_cmd_fifo                                                                                               |                        static_region_axi_smc_0_sc_util_v1_0_2_axic_reg_srl_fifo__parameterized6 |         Static |            - |         91 |         81 |       0 |   10 |     19 |      0 |      0 |    0 |            0 |
|                   (w_cmd_fifo)                                                                                           |                        static_region_axi_smc_0_sc_util_v1_0_2_axic_reg_srl_fifo__parameterized6 |         Static |            - |         71 |         71 |       0 |    0 |     19 |      0 |      0 |    0 |            0 |
|                   gen_srls[0].srl_nx1                                                                                    |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_244 |         Static |            - |          2 |          1 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[11].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_245 |         Static |            - |          2 |          1 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[1].srl_nx1                                                                                    |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_246 |         Static |            - |          2 |          1 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[2].srl_nx1                                                                                    |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_247 |         Static |            - |          2 |          1 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[3].srl_nx1                                                                                    |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_248 |         Static |            - |          2 |          1 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[4].srl_nx1                                                                                    |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_249 |         Static |            - |          2 |          1 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[5].srl_nx1                                                                                    |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_250 |         Static |            - |          2 |          1 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[6].srl_nx1                                                                                    |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_251 |         Static |            - |          2 |          1 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[7].srl_nx1                                                                                    |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_252 |         Static |            - |          2 |          1 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[8].srl_nx1                                                                                    |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_253 |         Static |            - |          2 |          1 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                 w_payld_fifo                                                                                             |                      static_region_axi_smc_0_sc_si_converter_v1_0_4_offset_fifo__parameterized0 |         Static |            - |        286 |        130 |       0 |  156 |    200 |      0 |      0 |    0 |            0 |
|                   (w_payld_fifo)                                                                                         |                      static_region_axi_smc_0_sc_si_converter_v1_0_4_offset_fifo__parameterized0 |         Static |            - |         50 |         50 |       0 |    0 |    179 |      0 |      0 |    0 |            0 |
|                   cmd_fifo                                                                                               |                        static_region_axi_smc_0_sc_util_v1_0_2_axic_reg_srl_fifo__parameterized5 |         Static |            - |         86 |         74 |       0 |   12 |     21 |      0 |      0 |    0 |            0 |
|                     (cmd_fifo)                                                                                           |                        static_region_axi_smc_0_sc_util_v1_0_2_axic_reg_srl_fifo__parameterized5 |         Static |            - |         49 |         49 |       0 |    0 |     21 |      0 |      0 |    0 |            0 |
|                     gen_srls[0].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_232 |         Static |            - |          2 |          1 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                     gen_srls[10].srl_nx1                                                                                 |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_233 |         Static |            - |          4 |          3 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                     gen_srls[11].srl_nx1                                                                                 |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_234 |         Static |            - |          8 |          7 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                     gen_srls[1].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_235 |         Static |            - |          2 |          1 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                     gen_srls[2].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_236 |         Static |            - |          2 |          1 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                     gen_srls[3].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_237 |         Static |            - |          2 |          1 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                     gen_srls[4].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_238 |         Static |            - |          3 |          2 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                     gen_srls[5].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_239 |         Static |            - |          3 |          2 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                     gen_srls[6].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_240 |         Static |            - |          3 |          2 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                     gen_srls[7].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_241 |         Static |            - |          3 |          2 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                     gen_srls[8].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_242 |         Static |            - |          3 |          2 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                     gen_srls[9].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_243 |         Static |            - |          3 |          2 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[100].srl_nx1                                                                                  |                                               static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_88 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[101].srl_nx1                                                                                  |                                               static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_89 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[102].srl_nx1                                                                                  |                                               static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_90 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[103].srl_nx1                                                                                  |                                               static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_91 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[104].srl_nx1                                                                                  |                                               static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_92 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[105].srl_nx1                                                                                  |                                               static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_93 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[106].srl_nx1                                                                                  |                                               static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_94 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[107].srl_nx1                                                                                  |                                               static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_95 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[108].srl_nx1                                                                                  |                                               static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_96 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[109].srl_nx1                                                                                  |                                               static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_97 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[110].srl_nx1                                                                                  |                                               static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_98 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[111].srl_nx1                                                                                  |                                               static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_99 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[112].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_100 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[113].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_101 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[114].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_102 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[115].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_103 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[116].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_104 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[117].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_105 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[118].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_106 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[119].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_107 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[120].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_108 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[121].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_109 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[122].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_110 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[123].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_111 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[124].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_112 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[125].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_113 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[126].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_114 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[127].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_115 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[128].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_116 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[129].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_117 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[130].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_118 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[131].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_119 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[132].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_120 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[133].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_121 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[134].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_122 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[135].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_123 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[136].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_124 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[137].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_125 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[138].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_126 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[139].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_127 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[140].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_128 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[141].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_129 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[142].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_130 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[143].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_131 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[144].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_132 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[145].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_133 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[146].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_134 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[147].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_135 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[148].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_136 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[149].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_137 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[150].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_138 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[151].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_139 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[152].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_140 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[153].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_141 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[154].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_142 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[155].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_143 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[156].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_144 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[157].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_145 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[158].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_146 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[159].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_147 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[160].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_148 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[161].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_149 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[162].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_150 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[163].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_151 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[164].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_152 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[165].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_153 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[166].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_154 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[167].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_155 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[168].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_156 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[169].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_157 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[170].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_158 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[171].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_159 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[172].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_160 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[173].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_161 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[174].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_162 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[175].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_163 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[176].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_164 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[177].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_165 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[178].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_166 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[179].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_167 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[180].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_168 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[181].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_169 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[182].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_170 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[183].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_171 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[184].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_172 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[185].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_173 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[186].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_174 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[187].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_175 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[188].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_176 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[189].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_177 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[190].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_178 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[191].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_179 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[192].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_180 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[193].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_181 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[194].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_182 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[195].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_183 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[196].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_184 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[197].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_185 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[198].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_186 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[199].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_187 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[200].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_188 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[201].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_189 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[202].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_190 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[203].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_191 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[204].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_192 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[205].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_193 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[206].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_194 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[207].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_195 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[208].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_196 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[209].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_197 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[210].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_198 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[211].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_199 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[212].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_200 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[213].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_201 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[214].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_202 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[215].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_203 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[216].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_204 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[217].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_205 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[218].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_206 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[219].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_207 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[220].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_208 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[221].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_209 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[222].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_210 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[223].srl_nx1                                                                                  |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_211 |         Static |            - |          6 |          5 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[80].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_212 |         Static |            - |          2 |          1 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[81].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_213 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[82].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_214 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[83].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_215 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[84].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_216 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[85].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_217 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[86].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_218 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[87].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_219 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[88].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_220 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[89].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_221 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[90].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_222 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[91].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_223 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[92].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_224 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[93].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_225 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[94].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_226 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[95].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_227 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[96].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_228 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[97].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_229 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[98].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_230 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[99].srl_nx1                                                                                   |                                              static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_231 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|               splitter_inst                                                                                              |                         static_region_axi_smc_0_sc_si_converter_v1_0_4_splitter__parameterized0 |         Static |            - |         52 |         38 |       0 |   14 |     24 |      0 |      0 |    0 |            0 |
|                 (splitter_inst)                                                                                          |                         static_region_axi_smc_0_sc_si_converter_v1_0_4_splitter__parameterized0 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                 gen_no_wsplitter.gen_endpoint_woffset.wbypass_offset_fifo                                                |                        static_region_axi_smc_0_sc_util_v1_0_2_axic_reg_srl_fifo__parameterized2 |         Static |            - |         52 |         38 |       0 |   14 |     23 |      0 |      0 |    0 |            0 |
|                   (gen_no_wsplitter.gen_endpoint_woffset.wbypass_offset_fifo)                                            |                        static_region_axi_smc_0_sc_util_v1_0_2_axic_reg_srl_fifo__parameterized2 |         Static |            - |         27 |         27 |       0 |    0 |     23 |      0 |      0 |    0 |            0 |
|                   gen_srls[0].srl_nx1                                                                                    |                                               static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_73 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[10].srl_nx1                                                                                   |                                               static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_74 |         Static |            - |          2 |          1 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[11].srl_nx1                                                                                   |                                               static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_75 |         Static |            - |          2 |          1 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[12].srl_nx1                                                                                   |                                               static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_76 |         Static |            - |          2 |          1 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[13].srl_nx1                                                                                   |                                               static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_77 |         Static |            - |          2 |          1 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[1].srl_nx1                                                                                    |                                               static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_78 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[2].srl_nx1                                                                                    |                                               static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_79 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[3].srl_nx1                                                                                    |                                               static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_80 |         Static |            - |          2 |          1 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[4].srl_nx1                                                                                    |                                               static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_81 |         Static |            - |          2 |          1 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[5].srl_nx1                                                                                    |                                               static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_82 |         Static |            - |          2 |          1 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[6].srl_nx1                                                                                    |                                               static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_83 |         Static |            - |          2 |          1 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[7].srl_nx1                                                                                    |                                               static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_84 |         Static |            - |          2 |          1 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[8].srl_nx1                                                                                    |                                               static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_85 |         Static |            - |          2 |          1 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[9].srl_nx1                                                                                    |                                               static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_86 |         Static |            - |          2 |          1 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|           s01_transaction_regulator                                                                                      |                                                         static_region_axi_smc_0_bd_be70_s01tr_0 |         Static |            - |         64 |         54 |       0 |   10 |     29 |      0 |      0 |    0 |            0 |
|             inst                                                                                                         |                     static_region_axi_smc_0_sc_transaction_regulator_v1_0_5_top__parameterized0 |         Static |            - |         64 |         54 |       0 |   10 |     29 |      0 |      0 |    0 |            0 |
|               (inst)                                                                                                     |                     static_region_axi_smc_0_sc_transaction_regulator_v1_0_5_top__parameterized0 |         Static |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|               gen_endpoint.gen_r_singleorder.r_singleorder                                                               |             static_region_axi_smc_0_sc_transaction_regulator_v1_0_5_singleorder__parameterized0 |         Static |            - |         31 |         26 |       0 |    5 |     14 |      0 |      0 |    0 |            0 |
|                 gen_id_fifo.singleorder_fifo                                                                             |                     static_region_axi_smc_0_sc_util_v1_0_2_axic_reg_srl_fifo__parameterized7_67 |         Static |            - |         31 |         26 |       0 |    5 |     14 |      0 |      0 |    0 |            0 |
|                   (gen_id_fifo.singleorder_fifo)                                                                         |                     static_region_axi_smc_0_sc_util_v1_0_2_axic_reg_srl_fifo__parameterized7_67 |         Static |            - |         20 |         20 |       0 |    0 |     14 |      0 |      0 |    0 |            0 |
|                   gen_srls[0].srl_nx1                                                                                    |                                               static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_68 |         Static |            - |          2 |          1 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[1].srl_nx1                                                                                    |                                               static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_69 |         Static |            - |          2 |          1 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[2].srl_nx1                                                                                    |                                               static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_70 |         Static |            - |          2 |          1 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[3].srl_nx1                                                                                    |                                               static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_71 |         Static |            - |          2 |          1 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[4].srl_nx1                                                                                    |                                               static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_72 |         Static |            - |          3 |          2 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|               gen_endpoint.gen_w_singleorder.w_singleorder                                                               |          static_region_axi_smc_0_sc_transaction_regulator_v1_0_5_singleorder__parameterized0_62 |         Static |            - |         32 |         27 |       0 |    5 |     14 |      0 |      0 |    0 |            0 |
|                 gen_id_fifo.singleorder_fifo                                                                             |                        static_region_axi_smc_0_sc_util_v1_0_2_axic_reg_srl_fifo__parameterized7 |         Static |            - |         32 |         27 |       0 |    5 |     14 |      0 |      0 |    0 |            0 |
|                   (gen_id_fifo.singleorder_fifo)                                                                         |                        static_region_axi_smc_0_sc_util_v1_0_2_axic_reg_srl_fifo__parameterized7 |         Static |            - |         21 |         21 |       0 |    0 |     14 |      0 |      0 |    0 |            0 |
|                   gen_srls[0].srl_nx1                                                                                    |                                                  static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl |         Static |            - |          2 |          1 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[1].srl_nx1                                                                                    |                                               static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_63 |         Static |            - |          2 |          1 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[2].srl_nx1                                                                                    |                                               static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_64 |         Static |            - |          2 |          1 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[3].srl_nx1                                                                                    |                                               static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_65 |         Static |            - |          2 |          1 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                   gen_srls[4].srl_nx1                                                                                    |                                               static_region_axi_smc_0_sc_util_v1_0_2_srl_rtl_66 |         Static |            - |          3 |          2 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|         s01_nodes                                                                                                        |                                                   static_region_axi_smc_0_s01_nodes_imp_1D8BT3P |         Static |            - |       1716 |        932 |     784 |    0 |   2407 |      0 |      0 |    0 |            0 |
|           s01_ar_node                                                                                                    |                                                          static_region_axi_smc_0_bd_be70_sarn_1 |         Static |            - |        152 |        104 |      48 |    0 |    188 |      0 |      0 |    0 |            0 |
|             inst                                                                                                         |                                      static_region_axi_smc_0_sc_node_v1_0_5_top__parameterized9 |         Static |            - |        152 |        104 |      48 |    0 |    188 |      0 |      0 |    0 |            0 |
|               (inst)                                                                                                     |                                      static_region_axi_smc_0_sc_node_v1_0_5_top__parameterized9 |         Static |            - |          3 |          3 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|               inst_mi_handler                                                                                            |                               static_region_axi_smc_0_sc_node_v1_0_5_mi_handler__parameterized9 |         Static |            - |        148 |        100 |      48 |    0 |    185 |      0 |      0 |    0 |            0 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                                               |                          static_region_axi_smc_0_sc_node_v1_0_5_fifo__parameterized6__xdcDup__3 |         Static |            - |         34 |         34 |       0 |    0 |     35 |      0 |      0 |    0 |            0 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                          |               static_region_axi_smc_0_sc_util_v1_0_2_xpm_memory_fifo__parameterized6__xdcDup__3 |         Static |            - |         34 |         34 |       0 |    0 |     35 |      0 |      0 |    0 |            0 |
|                     (gen_xpm_memory_fifo.inst_fifo)                                                                      |               static_region_axi_smc_0_sc_util_v1_0_2_xpm_memory_fifo__parameterized6__xdcDup__3 |         Static |            - |         10 |         10 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                     gen_async_clocks.inst_cdc_addra_to_rd_clk                                                            |                                                        static_region_axi_smc_0_xpm_cdc_gray__40 |         Static |            - |         10 |         10 |       0 |    0 |     18 |      0 |      0 |    0 |            0 |
|                     gen_async_clocks.inst_rd_clk_sync_delay                                                              |                                               static_region_axi_smc_0_sc_util_v1_0_2_counter_57 |         Static |            - |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                         |                               static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized0_59 |         Static |            - |          7 |          7 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[0].inst_wr_addra                                                                         |                               static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized0_60 |         Static |            - |          6 |          6 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                 gen_normal_area.inst_fifo_node_payld                                                                     |                          static_region_axi_smc_0_sc_node_v1_0_5_fifo__parameterized7__xdcDup__3 |         Static |            - |        109 |         61 |      48 |    0 |    146 |      0 |      0 |    0 |            0 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                          |               static_region_axi_smc_0_sc_util_v1_0_2_xpm_memory_fifo__parameterized7__xdcDup__3 |         Static |            - |        109 |         61 |      48 |    0 |    146 |      0 |      0 |    0 |            0 |
|                     (gen_xpm_memory_fifo.inst_fifo)                                                                      |               static_region_axi_smc_0_sc_util_v1_0_2_xpm_memory_fifo__parameterized7__xdcDup__3 |         Static |            - |          9 |          9 |       0 |    0 |      5 |      0 |      0 |    0 |            0 |
|                     gen_async_clocks.inst_cdc_addra_to_rd_clk                                                            |                                                        static_region_axi_smc_0_xpm_cdc_gray__38 |         Static |            - |         10 |         10 |       0 |    0 |     18 |      0 |      0 |    0 |            0 |
|                     gen_async_clocks.inst_cdc_addrb_to_wr_clk                                                            |                                                        static_region_axi_smc_0_xpm_cdc_gray__39 |         Static |            - |         10 |         10 |       0 |    0 |     18 |      0 |      0 |    0 |            0 |
|                     gen_async_clocks.inst_rd_clk_sync_delay                                                              |                                               static_region_axi_smc_0_sc_util_v1_0_2_counter_52 |         Static |            - |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|                     gen_async_clocks.inst_wr_clk_sync_delay                                                              |                                               static_region_axi_smc_0_sc_util_v1_0_2_counter_53 |         Static |            - |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                         |                               static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized0_54 |         Static |            - |          5 |          5 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[0].inst_wr_addra                                                                         |                               static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized0_55 |         Static |            - |          5 |          5 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[0].inst_xpm_memory                                                                       |                                         static_region_axi_smc_0_xpm_memory_base__parameterized9 |         Static |            - |         48 |          0 |      48 |    0 |     83 |      0 |      0 |    0 |            0 |
|                     gen_wr.inst_wr_addra_p1                                                                              |                               static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized1_56 |         Static |            - |         20 |         20 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                 gen_normal_area.inst_fifo_send                                                                           |                            static_region_axi_smc_0_sc_node_v1_0_5_reg_slice3__parameterized1_51 |         Static |            - |          5 |          5 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|               inst_si_handler                                                                                            |                               static_region_axi_smc_0_sc_node_v1_0_5_si_handler__parameterized4 |         Static |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                 inst_arb_stall_late                                                                                      |                                              static_region_axi_smc_0_sc_util_v1_0_2_pipeline_50 |         Static |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|           s01_aw_node                                                                                                    |                                                          static_region_axi_smc_0_bd_be70_sawn_1 |         Static |            - |        150 |        102 |      48 |    0 |    188 |      0 |      0 |    0 |            0 |
|             inst                                                                                                         |                                     static_region_axi_smc_0_sc_node_v1_0_5_top__parameterized10 |         Static |            - |        150 |        102 |      48 |    0 |    188 |      0 |      0 |    0 |            0 |
|               (inst)                                                                                                     |                                     static_region_axi_smc_0_sc_node_v1_0_5_top__parameterized10 |         Static |            - |          3 |          3 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|               inst_mi_handler                                                                                            |                              static_region_axi_smc_0_sc_node_v1_0_5_mi_handler__parameterized10 |         Static |            - |        146 |         98 |      48 |    0 |    185 |      0 |      0 |    0 |            0 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                                               |                                     static_region_axi_smc_0_sc_node_v1_0_5_fifo__parameterized6 |         Static |            - |         33 |         33 |       0 |    0 |     35 |      0 |      0 |    0 |            0 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                          |                          static_region_axi_smc_0_sc_util_v1_0_2_xpm_memory_fifo__parameterized6 |         Static |            - |         33 |         33 |       0 |    0 |     35 |      0 |      0 |    0 |            0 |
|                     (gen_xpm_memory_fifo.inst_fifo)                                                                      |                          static_region_axi_smc_0_sc_util_v1_0_2_xpm_memory_fifo__parameterized6 |         Static |            - |         10 |         10 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                     gen_async_clocks.inst_cdc_addra_to_rd_clk                                                            |                                                        static_region_axi_smc_0_xpm_cdc_gray__36 |         Static |            - |         10 |         10 |       0 |    0 |     18 |      0 |      0 |    0 |            0 |
|                     gen_async_clocks.inst_rd_clk_sync_delay                                                              |                                               static_region_axi_smc_0_sc_util_v1_0_2_counter_45 |         Static |            - |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                         |                               static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized0_47 |         Static |            - |          7 |          7 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[0].inst_wr_addra                                                                         |                               static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized0_48 |         Static |            - |          5 |          5 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                 gen_normal_area.inst_fifo_node_payld                                                                     |                                     static_region_axi_smc_0_sc_node_v1_0_5_fifo__parameterized7 |         Static |            - |        109 |         61 |      48 |    0 |    146 |      0 |      0 |    0 |            0 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                          |                          static_region_axi_smc_0_sc_util_v1_0_2_xpm_memory_fifo__parameterized7 |         Static |            - |        109 |         61 |      48 |    0 |    146 |      0 |      0 |    0 |            0 |
|                     (gen_xpm_memory_fifo.inst_fifo)                                                                      |                          static_region_axi_smc_0_sc_util_v1_0_2_xpm_memory_fifo__parameterized7 |         Static |            - |          9 |          9 |       0 |    0 |      5 |      0 |      0 |    0 |            0 |
|                     gen_async_clocks.inst_cdc_addra_to_rd_clk                                                            |                                                        static_region_axi_smc_0_xpm_cdc_gray__34 |         Static |            - |         10 |         10 |       0 |    0 |     18 |      0 |      0 |    0 |            0 |
|                     gen_async_clocks.inst_cdc_addrb_to_wr_clk                                                            |                                                        static_region_axi_smc_0_xpm_cdc_gray__35 |         Static |            - |         10 |         10 |       0 |    0 |     18 |      0 |      0 |    0 |            0 |
|                     gen_async_clocks.inst_rd_clk_sync_delay                                                              |                                               static_region_axi_smc_0_sc_util_v1_0_2_counter_40 |         Static |            - |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|                     gen_async_clocks.inst_wr_clk_sync_delay                                                              |                                               static_region_axi_smc_0_sc_util_v1_0_2_counter_41 |         Static |            - |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                         |                               static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized0_42 |         Static |            - |          5 |          5 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[0].inst_wr_addra                                                                         |                               static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized0_43 |         Static |            - |          5 |          5 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[0].inst_xpm_memory                                                                       |                                      static_region_axi_smc_0_xpm_memory_base__parameterized9__6 |         Static |            - |         48 |          0 |      48 |    0 |     83 |      0 |      0 |    0 |            0 |
|                     gen_wr.inst_wr_addra_p1                                                                              |                               static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized1_44 |         Static |            - |         20 |         20 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                 gen_normal_area.inst_fifo_send                                                                           |                            static_region_axi_smc_0_sc_node_v1_0_5_reg_slice3__parameterized1_39 |         Static |            - |          5 |          5 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|               inst_si_handler                                                                                            |                               static_region_axi_smc_0_sc_node_v1_0_5_si_handler__parameterized5 |         Static |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                 inst_arb_stall_late                                                                                      |                                              static_region_axi_smc_0_sc_util_v1_0_2_pipeline_38 |         Static |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|           s01_b_node                                                                                                     |                                                           static_region_axi_smc_0_bd_be70_sbn_1 |         Static |            - |         84 |         76 |       8 |    0 |     77 |      0 |      0 |    0 |            0 |
|             inst                                                                                                         |                                     static_region_axi_smc_0_sc_node_v1_0_5_top__parameterized11 |         Static |            - |         84 |         76 |       8 |    0 |     77 |      0 |      0 |    0 |            0 |
|               (inst)                                                                                                     |                                     static_region_axi_smc_0_sc_node_v1_0_5_top__parameterized11 |         Static |            - |          3 |          3 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|               inst_mi_handler                                                                                            |                              static_region_axi_smc_0_sc_node_v1_0_5_mi_handler__parameterized11 |         Static |            - |         80 |         72 |       8 |    0 |     74 |      0 |      0 |    0 |            0 |
|                 gen_normal_area.gen_fi_regulator.inst_fi_regulator                                                       |                                          static_region_axi_smc_0_sc_node_v1_0_5_fi_regulator_30 |         Static |            - |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|                 gen_normal_area.inst_fifo_node_payld                                                                     |                                     static_region_axi_smc_0_sc_node_v1_0_5_fifo__parameterized8 |         Static |            - |         74 |         66 |       8 |    0 |     66 |      0 |      0 |    0 |            0 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                          |                          static_region_axi_smc_0_sc_util_v1_0_2_xpm_memory_fifo__parameterized8 |         Static |            - |         74 |         66 |       8 |    0 |     66 |      0 |      0 |    0 |            0 |
|                     (gen_xpm_memory_fifo.inst_fifo)                                                                      |                          static_region_axi_smc_0_sc_util_v1_0_2_xpm_memory_fifo__parameterized8 |         Static |            - |         12 |         12 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                     gen_async_clocks.inst_cdc_addra_to_rd_clk                                                            |                                                        static_region_axi_smc_0_xpm_cdc_gray__32 |         Static |            - |         10 |         10 |       0 |    0 |     18 |      0 |      0 |    0 |            0 |
|                     gen_async_clocks.inst_cdc_addrb_to_wr_clk                                                            |                                                        static_region_axi_smc_0_xpm_cdc_gray__33 |         Static |            - |         10 |         10 |       0 |    0 |     18 |      0 |      0 |    0 |            0 |
|                     gen_async_clocks.inst_rd_clk_sync_delay                                                              |                                               static_region_axi_smc_0_sc_util_v1_0_2_counter_33 |         Static |            - |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|                     gen_async_clocks.inst_wr_clk_sync_delay                                                              |                                               static_region_axi_smc_0_sc_util_v1_0_2_counter_34 |         Static |            - |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                         |                               static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized0_35 |         Static |            - |          7 |          7 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[0].inst_wr_addra                                                                         |                               static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized0_36 |         Static |            - |          5 |          5 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[0].inst_xpm_memory                                                                       |                                        static_region_axi_smc_0_xpm_memory_base__parameterized10 |         Static |            - |          9 |          1 |       8 |    0 |      2 |      0 |      0 |    0 |            0 |
|                     gen_wr.inst_wr_addra_p1                                                                              |                               static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized1_37 |         Static |            - |         19 |         19 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                 inst_ingress                                                                                             |                                 static_region_axi_smc_0_sc_node_v1_0_5_ingress__parameterized11 |         Static |            - |          5 |          5 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                   inst_incoming_count                                                                                    |                               static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized2_31 |         Static |            - |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |            0 |
|                   inst_pipeline_valid                                                                                    |                                              static_region_axi_smc_0_sc_util_v1_0_2_pipeline_32 |         Static |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|               inst_si_handler                                                                                            |                               static_region_axi_smc_0_sc_node_v1_0_5_si_handler__parameterized1 |         Static |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                 inst_arb_stall_late                                                                                      |                                              static_region_axi_smc_0_sc_util_v1_0_2_pipeline_29 |         Static |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|           s01_r_node                                                                                                     |                                                           static_region_axi_smc_0_bd_be70_srn_1 |         Static |            - |        552 |        232 |     320 |    0 |    618 |      0 |      0 |    0 |            0 |
|             inst                                                                                                         |                                     static_region_axi_smc_0_sc_node_v1_0_5_top__parameterized12 |         Static |            - |        552 |        232 |     320 |    0 |    618 |      0 |      0 |    0 |            0 |
|               (inst)                                                                                                     |                                     static_region_axi_smc_0_sc_node_v1_0_5_top__parameterized12 |         Static |            - |          3 |          3 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|               inst_mi_handler                                                                                            |                              static_region_axi_smc_0_sc_node_v1_0_5_mi_handler__parameterized12 |         Static |            - |        548 |        228 |     320 |    0 |    615 |      0 |      0 |    0 |            0 |
|                 gen_normal_area.gen_downsizer.inst_downsizer                                                             |                                static_region_axi_smc_0_sc_node_v1_0_5_downsizer__parameterized0 |         Static |            - |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |            0 |
|                 gen_normal_area.gen_fi_regulator.inst_fi_regulator                                                       |                                          static_region_axi_smc_0_sc_node_v1_0_5_fi_regulator_18 |         Static |            - |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|                 gen_normal_area.inst_fifo_node_payld                                                                     |                                    static_region_axi_smc_0_sc_node_v1_0_5_fifo__parameterized12 |         Static |            - |        539 |        219 |     320 |    0 |    602 |      0 |      0 |    0 |            0 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                          |                         static_region_axi_smc_0_sc_util_v1_0_2_xpm_memory_fifo__parameterized12 |         Static |            - |        539 |        219 |     320 |    0 |    602 |      0 |      0 |    0 |            0 |
|                     (gen_xpm_memory_fifo.inst_fifo)                                                                      |                         static_region_axi_smc_0_sc_util_v1_0_2_xpm_memory_fifo__parameterized12 |         Static |            - |        143 |        143 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                     gen_async_clocks.inst_cdc_addra_to_rd_clk                                                            |                                                        static_region_axi_smc_0_xpm_cdc_gray__30 |         Static |            - |         10 |         10 |       0 |    0 |     18 |      0 |      0 |    0 |            0 |
|                     gen_async_clocks.inst_cdc_addrb_to_wr_clk                                                            |                                                        static_region_axi_smc_0_xpm_cdc_gray__31 |         Static |            - |         10 |         10 |       0 |    0 |     18 |      0 |      0 |    0 |            0 |
|                     gen_async_clocks.inst_rd_clk_sync_delay                                                              |                                               static_region_axi_smc_0_sc_util_v1_0_2_counter_20 |         Static |            - |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|                     gen_async_clocks.inst_wr_clk_sync_delay                                                              |                                               static_region_axi_smc_0_sc_util_v1_0_2_counter_21 |         Static |            - |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                         |                               static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized0_22 |         Static |            - |          7 |          7 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[0].inst_wr_addra                                                                         |                               static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized0_23 |         Static |            - |          5 |          5 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[0].inst_xpm_memory                                                                       |                                     static_region_axi_smc_0_xpm_memory_base__parameterized11__3 |         Static |            - |        105 |          1 |     104 |    0 |    165 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[1].inst_rd_addrb                                                                         |                               static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized0_24 |         Static |            - |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[1].inst_wr_addra                                                                         |                               static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized0_25 |         Static |            - |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[1].inst_xpm_memory                                                                       |                                     static_region_axi_smc_0_xpm_memory_base__parameterized11__4 |         Static |            - |        113 |          1 |     112 |    0 |    184 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[2].inst_rd_addrb                                                                         |                               static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized0_26 |         Static |            - |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[2].inst_wr_addra                                                                         |                               static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized0_27 |         Static |            - |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[2].inst_xpm_memory                                                                       |                                        static_region_axi_smc_0_xpm_memory_base__parameterized11 |         Static |            - |        105 |          1 |     104 |    0 |    169 |      0 |      0 |    0 |            0 |
|                     gen_wr.inst_wr_addra_p1                                                                              |                               static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized1_28 |         Static |            - |         23 |         23 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                 inst_ingress                                                                                             |                                 static_region_axi_smc_0_sc_node_v1_0_5_ingress__parameterized12 |         Static |            - |          5 |          5 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                   inst_incoming_count                                                                                    |                                  static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized2 |         Static |            - |          5 |          5 |       0 |    0 |      5 |      0 |      0 |    0 |            0 |
|                   inst_pipeline_valid                                                                                    |                                              static_region_axi_smc_0_sc_util_v1_0_2_pipeline_19 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|               inst_si_handler                                                                                            |                               static_region_axi_smc_0_sc_node_v1_0_5_si_handler__parameterized2 |         Static |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                 inst_arb_stall_late                                                                                      |                                              static_region_axi_smc_0_sc_util_v1_0_2_pipeline_17 |         Static |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|           s01_w_node                                                                                                     |                                                           static_region_axi_smc_0_bd_be70_swn_1 |         Static |            - |        778 |        418 |     360 |    0 |   1336 |      0 |      0 |    0 |            0 |
|             inst                                                                                                         |                                     static_region_axi_smc_0_sc_node_v1_0_5_top__parameterized13 |         Static |            - |        778 |        418 |     360 |    0 |   1336 |      0 |      0 |    0 |            0 |
|               (inst)                                                                                                     |                                     static_region_axi_smc_0_sc_node_v1_0_5_top__parameterized13 |         Static |            - |          3 |          3 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|               inst_mi_handler                                                                                            |                              static_region_axi_smc_0_sc_node_v1_0_5_mi_handler__parameterized13 |         Static |            - |        774 |        414 |     360 |    0 |   1333 |      0 |      0 |    0 |            0 |
|                 gen_normal_area.gen_fi_regulator.inst_fi_regulator                                                       |                                             static_region_axi_smc_0_sc_node_v1_0_5_fi_regulator |         Static |            - |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                                               |                                    static_region_axi_smc_0_sc_node_v1_0_5_fifo__parameterized10 |         Static |            - |         63 |         55 |       8 |    0 |     64 |      0 |      0 |    0 |            0 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                          |                         static_region_axi_smc_0_sc_util_v1_0_2_xpm_memory_fifo__parameterized10 |         Static |            - |         63 |         55 |       8 |    0 |     64 |      0 |      0 |    0 |            0 |
|                     (gen_xpm_memory_fifo.inst_fifo)                                                                      |                         static_region_axi_smc_0_sc_util_v1_0_2_xpm_memory_fifo__parameterized10 |         Static |            - |          8 |          8 |       0 |    0 |      5 |      0 |      0 |    0 |            0 |
|                     gen_async_clocks.inst_cdc_addra_to_rd_clk                                                            |                                                        static_region_axi_smc_0_xpm_cdc_gray__28 |         Static |            - |         10 |         10 |       0 |    0 |     18 |      0 |      0 |    0 |            0 |
|                     gen_async_clocks.inst_cdc_addrb_to_wr_clk                                                            |                                                        static_region_axi_smc_0_xpm_cdc_gray__29 |         Static |            - |         10 |         10 |       0 |    0 |     18 |      0 |      0 |    0 |            0 |
|                     gen_async_clocks.inst_rd_clk_sync_delay                                                              |                                               static_region_axi_smc_0_sc_util_v1_0_2_counter_12 |         Static |            - |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|                     gen_async_clocks.inst_wr_clk_sync_delay                                                              |                                               static_region_axi_smc_0_sc_util_v1_0_2_counter_13 |         Static |            - |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                         |                               static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized0_14 |         Static |            - |          7 |          7 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[0].inst_wr_addra                                                                         |                               static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized0_15 |         Static |            - |          5 |          5 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[0].inst_xpm_memory                                                                       |                                      static_region_axi_smc_0_xpm_memory_base__parameterized8__8 |         Static |            - |          8 |          0 |       8 |    0 |      1 |      0 |      0 |    0 |            0 |
|                     gen_wr.inst_wr_addra_p1                                                                              |                               static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized1_16 |         Static |            - |         11 |         11 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                 gen_normal_area.gen_upsizer.inst_upsizer                                                                 |                                  static_region_axi_smc_0_sc_node_v1_0_5_upsizer__parameterized0 |         Static |            - |        272 |        272 |       0 |    0 |    600 |      0 |      0 |    0 |            0 |
|                   (gen_normal_area.gen_upsizer.inst_upsizer)                                                             |                                  static_region_axi_smc_0_sc_node_v1_0_5_upsizer__parameterized0 |         Static |            - |        271 |        271 |       0 |    0 |    595 |      0 |      0 |    0 |            0 |
|                   inst_upsizer_target_pipeline                                                                           |                                 static_region_axi_smc_0_sc_util_v1_0_2_pipeline__parameterized9 |         Static |            - |          1 |          1 |       0 |    0 |      5 |      0 |      0 |    0 |            0 |
|                 gen_normal_area.inst_fifo_node_payld                                                                     |                                    static_region_axi_smc_0_sc_node_v1_0_5_fifo__parameterized11 |         Static |            - |        432 |         80 |     352 |    0 |    663 |      0 |      0 |    0 |            0 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                          |                         static_region_axi_smc_0_sc_util_v1_0_2_xpm_memory_fifo__parameterized11 |         Static |            - |        432 |         80 |     352 |    0 |    663 |      0 |      0 |    0 |            0 |
|                     (gen_xpm_memory_fifo.inst_fifo)                                                                      |                         static_region_axi_smc_0_sc_util_v1_0_2_xpm_memory_fifo__parameterized11 |         Static |            - |          8 |          8 |       0 |    0 |      5 |      0 |      0 |    0 |            0 |
|                     gen_async_clocks.inst_cdc_addra_to_rd_clk                                                            |                                                        static_region_axi_smc_0_xpm_cdc_gray__26 |         Static |            - |         10 |         10 |       0 |    0 |     18 |      0 |      0 |    0 |            0 |
|                     gen_async_clocks.inst_cdc_addrb_to_wr_clk                                                            |                                                        static_region_axi_smc_0_xpm_cdc_gray__27 |         Static |            - |         10 |         10 |       0 |    0 |     18 |      0 |      0 |    0 |            0 |
|                     gen_async_clocks.inst_rd_clk_sync_delay                                                              |                                                  static_region_axi_smc_0_sc_util_v1_0_2_counter |         Static |            - |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|                     gen_async_clocks.inst_wr_clk_sync_delay                                                              |                                                static_region_axi_smc_0_sc_util_v1_0_2_counter_6 |         Static |            - |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                         |                                  static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized0 |         Static |            - |          5 |          5 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[0].inst_wr_addra                                                                         |                                static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized0_7 |         Static |            - |          5 |          5 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[0].inst_xpm_memory                                                                       |                                     static_region_axi_smc_0_xpm_memory_base__parameterized13__4 |         Static |            - |        121 |          1 |     120 |    0 |    186 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[1].inst_rd_addrb                                                                         |                                static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized0_8 |         Static |            - |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[1].inst_wr_addra                                                                         |                                static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized0_9 |         Static |            - |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[1].inst_xpm_memory                                                                       |                                        static_region_axi_smc_0_xpm_memory_base__parameterized13 |         Static |            - |        121 |          1 |     120 |    0 |    198 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[2].inst_rd_addrb                                                                         |                               static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized0_10 |         Static |            - |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[2].inst_wr_addra                                                                         |                               static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized0_11 |         Static |            - |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |            0 |
|                     gen_mem_rep[2].inst_xpm_memory                                                                       |                                        static_region_axi_smc_0_xpm_memory_base__parameterized14 |         Static |            - |        113 |          1 |     112 |    0 |    196 |      0 |      0 |    0 |            0 |
|                     gen_wr.inst_wr_addra_p1                                                                              |                                  static_region_axi_smc_0_sc_util_v1_0_2_counter__parameterized1 |         Static |            - |         19 |         19 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                 gen_normal_area.inst_fifo_send                                                                           |                               static_region_axi_smc_0_sc_node_v1_0_5_reg_slice3__parameterized1 |         Static |            - |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|               inst_si_handler                                                                                            |                               static_region_axi_smc_0_sc_node_v1_0_5_si_handler__parameterized6 |         Static |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                 inst_arb_stall_late                                                                                      |                                                 static_region_axi_smc_0_sc_util_v1_0_2_pipeline |         Static |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|         switchboards                                                                                                     |                                                 static_region_axi_smc_0_switchboards_imp_JV2VSN |         Static |            - |        380 |        380 |       0 |    0 |   1805 |      0 |      0 |    0 |            0 |
|           ar_switchboard                                                                                                 |                                                          static_region_axi_smc_0_bd_be70_arsw_0 |         Static |            - |         43 |         43 |       0 |    0 |     84 |      0 |      0 |    0 |            0 |
|             inst                                                                                                         |                                               static_region_axi_smc_0_sc_switchboard_v1_0_4_top |         Static |            - |         43 |         43 |       0 |    0 |     84 |      0 |      0 |    0 |            0 |
|               gen_mi[0].inst_m_sc_sel_mi_r                                                                               |                              static_region_axi_smc_0_sc_util_v1_0_2_pipeline__parameterized12_3 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|               gen_mi[0].inst_mux_payld                                                                                   |                                                    static_region_axi_smc_0_sc_util_v1_0_2_mux_4 |         Static |            - |         43 |         43 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               gen_mi[0].inst_opipe_payld                                                                                 |                              static_region_axi_smc_0_sc_util_v1_0_2_pipeline__parameterized13_5 |         Static |            - |          0 |          0 |       0 |    0 |     83 |      0 |      0 |    0 |            0 |
|           aw_switchboard                                                                                                 |                                                          static_region_axi_smc_0_bd_be70_awsw_0 |         Static |            - |         44 |         44 |       0 |    0 |     84 |      0 |      0 |    0 |            0 |
|             inst                                                                                                         |                                            static_region_axi_smc_0_sc_switchboard_v1_0_4_top__1 |         Static |            - |         44 |         44 |       0 |    0 |     84 |      0 |      0 |    0 |            0 |
|               gen_mi[0].inst_m_sc_sel_mi_r                                                                               |                              static_region_axi_smc_0_sc_util_v1_0_2_pipeline__parameterized12_2 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|               gen_mi[0].inst_mux_payld                                                                                   |                                                      static_region_axi_smc_0_sc_util_v1_0_2_mux |         Static |            - |         44 |         44 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               gen_mi[0].inst_opipe_payld                                                                                 |                                static_region_axi_smc_0_sc_util_v1_0_2_pipeline__parameterized13 |         Static |            - |          0 |          0 |       0 |    0 |     83 |      0 |      0 |    0 |            0 |
|           b_switchboard                                                                                                  |                                                           static_region_axi_smc_0_bd_be70_bsw_0 |         Static |            - |          0 |          0 |       0 |    0 |     12 |      0 |      0 |    0 |            0 |
|             inst                                                                                                         |                               static_region_axi_smc_0_sc_switchboard_v1_0_4_top__parameterized0 |         Static |            - |          0 |          0 |       0 |    0 |     12 |      0 |      0 |    0 |            0 |
|               gen_mi[0].inst_opipe_payld                                                                                 |                                static_region_axi_smc_0_sc_util_v1_0_2_pipeline__parameterized16 |         Static |            - |          0 |          0 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|               gen_mi[1].inst_opipe_payld                                                                                 |                              static_region_axi_smc_0_sc_util_v1_0_2_pipeline__parameterized16_1 |         Static |            - |          0 |          0 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|           r_switchboard                                                                                                  |                                                           static_region_axi_smc_0_bd_be70_rsw_0 |         Static |            - |          0 |          0 |       0 |    0 |   1042 |      0 |      0 |    0 |            0 |
|             inst                                                                                                         |                               static_region_axi_smc_0_sc_switchboard_v1_0_4_top__parameterized1 |         Static |            - |          0 |          0 |       0 |    0 |   1042 |      0 |      0 |    0 |            0 |
|               gen_mi[0].inst_opipe_payld                                                                                 |                                static_region_axi_smc_0_sc_util_v1_0_2_pipeline__parameterized18 |         Static |            - |          0 |          0 |       0 |    0 |    520 |      0 |      0 |    0 |            0 |
|               gen_mi[1].inst_opipe_payld                                                                                 |                              static_region_axi_smc_0_sc_util_v1_0_2_pipeline__parameterized18_0 |         Static |            - |          0 |          0 |       0 |    0 |    522 |      0 |      0 |    0 |            0 |
|           w_switchboard                                                                                                  |                                                           static_region_axi_smc_0_bd_be70_wsw_0 |         Static |            - |        293 |        293 |       0 |    0 |    583 |      0 |      0 |    0 |            0 |
|             inst                                                                                                         |                               static_region_axi_smc_0_sc_switchboard_v1_0_4_top__parameterized2 |         Static |            - |        293 |        293 |       0 |    0 |    583 |      0 |      0 |    0 |            0 |
|               gen_mi[0].inst_m_sc_sel_mi_r                                                                               |                                static_region_axi_smc_0_sc_util_v1_0_2_pipeline__parameterized12 |         Static |            - |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|               gen_mi[0].inst_mux_payld                                                                                   |                                      static_region_axi_smc_0_sc_util_v1_0_2_mux__parameterized2 |         Static |            - |        293 |        293 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               gen_mi[0].inst_opipe_payld                                                                                 |                                static_region_axi_smc_0_sc_util_v1_0_2_pipeline__parameterized20 |         Static |            - |          0 |          0 |       0 |    0 |    580 |      0 |      0 |    0 |            0 |
|     ddr4_0                                                                                                               |                                                                          static_region_ddr4_0_0 |         Static |            - |      15448 |      14072 |     816 |  560 |  17699 |     25 |      1 |    0 |            3 |
|       inst                                                                                                               |                                              static_region_ddr4_0_0_static_region_ddr4_0_0_ddr4 |         Static |            - |      15448 |      14072 |     816 |  560 |  17699 |     25 |      1 |    0 |            3 |
|         (inst)                                                                                                           |                                              static_region_ddr4_0_0_static_region_ddr4_0_0_ddr4 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|         u_ddr4_infrastructure                                                                                            |                                               static_region_ddr4_0_0_ddr4_v2_2_1_infrastructure |         Static |            - |         41 |         41 |       0 |    0 |     65 |      0 |      0 |    0 |            0 |
|         u_ddr4_mem_intfc                                                                                                 |                                    static_region_ddr4_0_0_static_region_ddr4_0_0_ddr4_mem_intfc |         Static |            - |      13947 |      13085 |     816 |   46 |  16257 |     25 |      1 |    0 |            3 |
|           (u_ddr4_mem_intfc)                                                                                             |                                    static_region_ddr4_0_0_static_region_ddr4_0_0_ddr4_mem_intfc |         Static |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|           u_ddr_cal_riu                                                                                                  |                                      static_region_ddr4_0_0_static_region_ddr4_0_0_ddr4_cal_riu |         Static |            - |       1375 |       1268 |      64 |   43 |   1015 |     24 |      0 |    0 |            3 |
|             (u_ddr_cal_riu)                                                                                              |                                      static_region_ddr4_0_0_static_region_ddr4_0_0_ddr4_cal_riu |         Static |            - |         72 |         71 |       0 |    1 |    142 |      0 |      0 |    0 |            0 |
|             mcs0                                                                                                         |                                    static_region_ddr4_0_0_static_region_ddr4_0_0_microblaze_mcs |         Static |            - |       1303 |       1197 |      64 |   42 |    873 |     24 |      0 |    0 |            3 |
|               inst                                                                                                       |                                                                  static_region_ddr4_0_0_bd_cf8a |         Static |            - |       1303 |       1197 |      64 |   42 |    873 |     24 |      0 |    0 |            3 |
|                 (inst)                                                                                                   |                                                                  static_region_ddr4_0_0_bd_cf8a |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 dlmb                                                                                                     |                                                           static_region_ddr4_0_0_bd_cf8a_dlmb_0 |         Static |            - |         33 |         33 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   U0                                                                                                     |                                                                  static_region_ddr4_0_0_lmb_v10 |         Static |            - |         33 |         33 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 dlmb_cntlr                                                                                               |                                                     static_region_ddr4_0_0_bd_cf8a_dlmb_cntlr_0 |         Static |            - |          6 |          6 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|                   (dlmb_cntlr)                                                                                           |                                                     static_region_ddr4_0_0_bd_cf8a_dlmb_cntlr_0 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   U0                                                                                                     |                                                        static_region_ddr4_0_0_lmb_bram_if_cntlr |         Static |            - |          6 |          6 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|                     (U0)                                                                                                 |                                                        static_region_ddr4_0_0_lmb_bram_if_cntlr |         Static |            - |          5 |          5 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|                     lmb_mux_I                                                                                            |                                                                  static_region_ddr4_0_0_lmb_mux |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                       one_lmb.pselect_mask_lmb                                                                           |                                   static_region_ddr4_0_0_lmb_bram_if_cntlr_v4_0_12_pselect_mask |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 ilmb                                                                                                     |                                                           static_region_ddr4_0_0_bd_cf8a_ilmb_0 |         Static |            - |         32 |         32 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   U0                                                                                                     |                                                  static_region_ddr4_0_0_lmb_v10__parameterized1 |         Static |            - |         32 |         32 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 ilmb_cntlr                                                                                               |                                                     static_region_ddr4_0_0_bd_cf8a_ilmb_cntlr_0 |         Static |            - |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|                   (ilmb_cntlr)                                                                                           |                                                     static_region_ddr4_0_0_bd_cf8a_ilmb_cntlr_0 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   U0                                                                                                     |                                        static_region_ddr4_0_0_lmb_bram_if_cntlr__parameterized1 |         Static |            - |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|                 iomodule_0                                                                                               |                                                     static_region_ddr4_0_0_bd_cf8a_iomodule_0_0 |         Static |            - |          7 |          7 |       0 |    0 |    100 |      0 |      0 |    0 |            0 |
|                   U0                                                                                                     |                                                                 static_region_ddr4_0_0_iomodule |         Static |            - |          7 |          7 |       0 |    0 |    100 |      0 |      0 |    0 |            0 |
|                 lmb_bram_I                                                                                               |                                                     static_region_ddr4_0_0_bd_cf8a_lmb_bram_I_0 |         Static |            - |          0 |          0 |       0 |    0 |      0 |     16 |      0 |    0 |            0 |
|                   U0                                                                                                     |                                                       static_region_ddr4_0_0_blk_mem_gen_v8_3_6 |         Static |            - |          0 |          0 |       0 |    0 |      0 |     16 |      0 |    0 |            0 |
|                     inst_blk_mem_gen                                                                                     |                                                 static_region_ddr4_0_0_blk_mem_gen_v8_3_6_synth |         Static |            - |          0 |          0 |       0 |    0 |      0 |     16 |      0 |    0 |            0 |
|                       gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                              |                                                          static_region_ddr4_0_0_blk_mem_gen_top |         Static |            - |          0 |          0 |       0 |    0 |      0 |     16 |      0 |    0 |            0 |
|                         valid.cstr                                                                                       |                                                 static_region_ddr4_0_0_blk_mem_gen_generic_cstr |         Static |            - |          0 |          0 |       0 |    0 |      0 |     16 |      0 |    0 |            0 |
|                           ramloop[0].ram.r                                                                               |                                                   static_region_ddr4_0_0_blk_mem_gen_prim_width |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                             prim_noinit.ram                                                                              |                                                 static_region_ddr4_0_0_blk_mem_gen_prim_wrapper |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                           ramloop[10].ram.r                                                                              |                                   static_region_ddr4_0_0_blk_mem_gen_prim_width__parameterized9 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                             prim_noinit.ram                                                                              |                                 static_region_ddr4_0_0_blk_mem_gen_prim_wrapper__parameterized9 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                           ramloop[11].ram.r                                                                              |                                  static_region_ddr4_0_0_blk_mem_gen_prim_width__parameterized10 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                             prim_noinit.ram                                                                              |                                static_region_ddr4_0_0_blk_mem_gen_prim_wrapper__parameterized10 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                           ramloop[12].ram.r                                                                              |                                  static_region_ddr4_0_0_blk_mem_gen_prim_width__parameterized11 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                             prim_noinit.ram                                                                              |                                static_region_ddr4_0_0_blk_mem_gen_prim_wrapper__parameterized11 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                           ramloop[13].ram.r                                                                              |                                  static_region_ddr4_0_0_blk_mem_gen_prim_width__parameterized12 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                             prim_noinit.ram                                                                              |                                static_region_ddr4_0_0_blk_mem_gen_prim_wrapper__parameterized12 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                           ramloop[14].ram.r                                                                              |                                  static_region_ddr4_0_0_blk_mem_gen_prim_width__parameterized13 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                             prim_noinit.ram                                                                              |                                static_region_ddr4_0_0_blk_mem_gen_prim_wrapper__parameterized13 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                           ramloop[15].ram.r                                                                              |                                  static_region_ddr4_0_0_blk_mem_gen_prim_width__parameterized14 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                             prim_noinit.ram                                                                              |                                static_region_ddr4_0_0_blk_mem_gen_prim_wrapper__parameterized14 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                           ramloop[1].ram.r                                                                               |                                   static_region_ddr4_0_0_blk_mem_gen_prim_width__parameterized0 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                             prim_noinit.ram                                                                              |                                 static_region_ddr4_0_0_blk_mem_gen_prim_wrapper__parameterized0 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                           ramloop[2].ram.r                                                                               |                                   static_region_ddr4_0_0_blk_mem_gen_prim_width__parameterized1 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                             prim_noinit.ram                                                                              |                                 static_region_ddr4_0_0_blk_mem_gen_prim_wrapper__parameterized1 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                           ramloop[3].ram.r                                                                               |                                   static_region_ddr4_0_0_blk_mem_gen_prim_width__parameterized2 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                             prim_noinit.ram                                                                              |                                 static_region_ddr4_0_0_blk_mem_gen_prim_wrapper__parameterized2 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                           ramloop[4].ram.r                                                                               |                                   static_region_ddr4_0_0_blk_mem_gen_prim_width__parameterized3 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                             prim_noinit.ram                                                                              |                                 static_region_ddr4_0_0_blk_mem_gen_prim_wrapper__parameterized3 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                           ramloop[5].ram.r                                                                               |                                   static_region_ddr4_0_0_blk_mem_gen_prim_width__parameterized4 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                             prim_noinit.ram                                                                              |                                 static_region_ddr4_0_0_blk_mem_gen_prim_wrapper__parameterized4 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                           ramloop[6].ram.r                                                                               |                                   static_region_ddr4_0_0_blk_mem_gen_prim_width__parameterized5 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                             prim_noinit.ram                                                                              |                                 static_region_ddr4_0_0_blk_mem_gen_prim_wrapper__parameterized5 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                           ramloop[7].ram.r                                                                               |                                   static_region_ddr4_0_0_blk_mem_gen_prim_width__parameterized6 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                             prim_noinit.ram                                                                              |                                 static_region_ddr4_0_0_blk_mem_gen_prim_wrapper__parameterized6 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                           ramloop[8].ram.r                                                                               |                                   static_region_ddr4_0_0_blk_mem_gen_prim_width__parameterized7 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                             prim_noinit.ram                                                                              |                                 static_region_ddr4_0_0_blk_mem_gen_prim_wrapper__parameterized7 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                           ramloop[9].ram.r                                                                               |                                   static_region_ddr4_0_0_blk_mem_gen_prim_width__parameterized8 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                             prim_noinit.ram                                                                              |                                 static_region_ddr4_0_0_blk_mem_gen_prim_wrapper__parameterized8 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                 microblaze_I                                                                                             |                                                   static_region_ddr4_0_0_bd_cf8a_microblaze_I_0 |         Static |            - |       1203 |       1098 |      64 |   41 |    735 |      0 |      0 |    0 |            3 |
|                   U0                                                                                                     |                                                               static_region_ddr4_0_0_MicroBlaze |         Static |            - |       1203 |       1098 |      64 |   41 |    735 |      0 |      0 |    0 |            3 |
|                     MicroBlaze_Core_I                                                                                    |                                                          static_region_ddr4_0_0_MicroBlaze_Core |         Static |            - |       1203 |       1098 |      64 |   41 |    735 |      0 |      0 |    0 |            3 |
|                       (MicroBlaze_Core_I)                                                                                |                                                          static_region_ddr4_0_0_MicroBlaze_Core |         Static |            - |          1 |          1 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                       Performance.Core                                                                                   |                                                           static_region_ddr4_0_0_MicroBlaze_GTi |         Static |            - |       1202 |       1097 |      64 |   41 |    730 |      0 |      0 |    0 |            3 |
|                         (Performance.Core)                                                                               |                                                           static_region_ddr4_0_0_MicroBlaze_GTi |         Static |            - |          1 |          1 |       0 |    0 |     32 |      0 |      0 |    0 |            0 |
|                         Data_Flow_I                                                                                      |                                                            static_region_ddr4_0_0_Data_Flow_gti |         Static |            - |        654 |        589 |      64 |    1 |    480 |      0 |      0 |    0 |            3 |
|                           (Data_Flow_I)                                                                                  |                                                            static_region_ddr4_0_0_Data_Flow_gti |         Static |            - |         21 |         21 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           ALU_I                                                                                          |                                                                      static_region_ddr4_0_0_ALU |         Static |            - |        105 |        105 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             (ALU_I)                                                                                      |                                                                      static_region_ddr4_0_0_ALU |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Use_Carry_Decoding.CarryIn_MUXCY                                                             |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_661 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Using_FPGA.ALL_Bits[0].ALU_Bit_I1                                                            |                                                  static_region_ddr4_0_0_ALU_Bit__parameterized2 |         Static |            - |          4 |          4 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                               (Using_FPGA.ALL_Bits[0].ALU_Bit_I1)                                                        |                                                  static_region_ddr4_0_0_ALU_Bit__parameterized2 |         Static |            - |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                               Last_Bit.I_ALU_LUT_2                                                                       |                                                                  static_region_ddr4_0_0_MB_LUT4 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                               Last_Bit.I_ALU_LUT_V5                                                                      |                               static_region_ddr4_0_0_microblaze_v10_0_3_MB_LUT6__parameterized5 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                               Last_Bit.MULT_AND_I                                                                        |                                           static_region_ddr4_0_0_microblaze_v10_0_3_MB_MULT_AND |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                               Last_Bit.MUXCY_XOR_I                                                                       |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_753 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                               Last_Bit.Pre_MUXCY_I                                                                       |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_754 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Using_FPGA.ALL_Bits[10].ALU_Bit_I1                                                           |                                                                  static_region_ddr4_0_0_ALU_Bit |         Static |            - |          4 |          4 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                                                  |                                                            static_region_ddr4_0_0_MB_LUT6_2_751 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                               Not_Last_Bit.MUXCY_XOR_I                                                                   |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_752 |         Static |            - |          3 |          3 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Using_FPGA.ALL_Bits[11].ALU_Bit_I1                                                           |                                                              static_region_ddr4_0_0_ALU_Bit_662 |         Static |            - |          4 |          4 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                                                  |                                                            static_region_ddr4_0_0_MB_LUT6_2_749 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                               Not_Last_Bit.MUXCY_XOR_I                                                                   |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_750 |         Static |            - |          3 |          3 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Using_FPGA.ALL_Bits[12].ALU_Bit_I1                                                           |                                                              static_region_ddr4_0_0_ALU_Bit_663 |         Static |            - |          4 |          4 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                                                  |                                                            static_region_ddr4_0_0_MB_LUT6_2_747 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                               Not_Last_Bit.MUXCY_XOR_I                                                                   |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_748 |         Static |            - |          3 |          3 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Using_FPGA.ALL_Bits[13].ALU_Bit_I1                                                           |                                                              static_region_ddr4_0_0_ALU_Bit_664 |         Static |            - |          4 |          4 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                                                  |                                                            static_region_ddr4_0_0_MB_LUT6_2_745 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                               Not_Last_Bit.MUXCY_XOR_I                                                                   |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_746 |         Static |            - |          3 |          3 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Using_FPGA.ALL_Bits[14].ALU_Bit_I1                                                           |                                                              static_region_ddr4_0_0_ALU_Bit_665 |         Static |            - |          4 |          4 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                                                  |                                                            static_region_ddr4_0_0_MB_LUT6_2_743 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                               Not_Last_Bit.MUXCY_XOR_I                                                                   |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_744 |         Static |            - |          3 |          3 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Using_FPGA.ALL_Bits[15].ALU_Bit_I1                                                           |                                                              static_region_ddr4_0_0_ALU_Bit_666 |         Static |            - |          4 |          4 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                                                  |                                                            static_region_ddr4_0_0_MB_LUT6_2_741 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                               Not_Last_Bit.MUXCY_XOR_I                                                                   |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_742 |         Static |            - |          3 |          3 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Using_FPGA.ALL_Bits[16].ALU_Bit_I1                                                           |                                                              static_region_ddr4_0_0_ALU_Bit_667 |         Static |            - |          4 |          4 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                                                  |                                                            static_region_ddr4_0_0_MB_LUT6_2_739 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                               Not_Last_Bit.MUXCY_XOR_I                                                                   |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_740 |         Static |            - |          3 |          3 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Using_FPGA.ALL_Bits[17].ALU_Bit_I1                                                           |                                                              static_region_ddr4_0_0_ALU_Bit_668 |         Static |            - |          4 |          4 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                                                  |                                                            static_region_ddr4_0_0_MB_LUT6_2_737 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                               Not_Last_Bit.MUXCY_XOR_I                                                                   |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_738 |         Static |            - |          3 |          3 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Using_FPGA.ALL_Bits[18].ALU_Bit_I1                                                           |                                                              static_region_ddr4_0_0_ALU_Bit_669 |         Static |            - |          4 |          4 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                                                  |                                                            static_region_ddr4_0_0_MB_LUT6_2_735 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                               Not_Last_Bit.MUXCY_XOR_I                                                                   |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_736 |         Static |            - |          3 |          3 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Using_FPGA.ALL_Bits[19].ALU_Bit_I1                                                           |                                                              static_region_ddr4_0_0_ALU_Bit_670 |         Static |            - |          4 |          4 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                                                  |                                                            static_region_ddr4_0_0_MB_LUT6_2_733 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                               Not_Last_Bit.MUXCY_XOR_I                                                                   |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_734 |         Static |            - |          3 |          3 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Using_FPGA.ALL_Bits[1].ALU_Bit_I1                                                            |                                                              static_region_ddr4_0_0_ALU_Bit_671 |         Static |            - |          4 |          4 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                                                  |                                                            static_region_ddr4_0_0_MB_LUT6_2_731 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                               Not_Last_Bit.MUXCY_XOR_I                                                                   |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_732 |         Static |            - |          3 |          3 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Using_FPGA.ALL_Bits[20].ALU_Bit_I1                                                           |                                                              static_region_ddr4_0_0_ALU_Bit_672 |         Static |            - |          4 |          4 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                                                  |                                                            static_region_ddr4_0_0_MB_LUT6_2_729 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                               Not_Last_Bit.MUXCY_XOR_I                                                                   |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_730 |         Static |            - |          3 |          3 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Using_FPGA.ALL_Bits[21].ALU_Bit_I1                                                           |                                                              static_region_ddr4_0_0_ALU_Bit_673 |         Static |            - |          4 |          4 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                                                  |                                                            static_region_ddr4_0_0_MB_LUT6_2_727 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                               Not_Last_Bit.MUXCY_XOR_I                                                                   |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_728 |         Static |            - |          3 |          3 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Using_FPGA.ALL_Bits[22].ALU_Bit_I1                                                           |                                                              static_region_ddr4_0_0_ALU_Bit_674 |         Static |            - |          4 |          4 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                                                  |                                                            static_region_ddr4_0_0_MB_LUT6_2_725 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                               Not_Last_Bit.MUXCY_XOR_I                                                                   |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_726 |         Static |            - |          3 |          3 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Using_FPGA.ALL_Bits[23].ALU_Bit_I1                                                           |                                                              static_region_ddr4_0_0_ALU_Bit_675 |         Static |            - |          4 |          4 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                                                  |                                                            static_region_ddr4_0_0_MB_LUT6_2_723 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                               Not_Last_Bit.MUXCY_XOR_I                                                                   |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_724 |         Static |            - |          3 |          3 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Using_FPGA.ALL_Bits[24].ALU_Bit_I1                                                           |                                                              static_region_ddr4_0_0_ALU_Bit_676 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                                                  |                                                            static_region_ddr4_0_0_MB_LUT6_2_721 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                               Not_Last_Bit.MUXCY_XOR_I                                                                   |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_722 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Using_FPGA.ALL_Bits[25].ALU_Bit_I1                                                           |                                                              static_region_ddr4_0_0_ALU_Bit_677 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                                                  |                                                            static_region_ddr4_0_0_MB_LUT6_2_719 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                               Not_Last_Bit.MUXCY_XOR_I                                                                   |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_720 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Using_FPGA.ALL_Bits[26].ALU_Bit_I1                                                           |                                                              static_region_ddr4_0_0_ALU_Bit_678 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                                                  |                                                            static_region_ddr4_0_0_MB_LUT6_2_717 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                               Not_Last_Bit.MUXCY_XOR_I                                                                   |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_718 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Using_FPGA.ALL_Bits[27].ALU_Bit_I1                                                           |                                                              static_region_ddr4_0_0_ALU_Bit_679 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                                                  |                                                            static_region_ddr4_0_0_MB_LUT6_2_715 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                               Not_Last_Bit.MUXCY_XOR_I                                                                   |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_716 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Using_FPGA.ALL_Bits[28].ALU_Bit_I1                                                           |                                                              static_region_ddr4_0_0_ALU_Bit_680 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                                                  |                                                            static_region_ddr4_0_0_MB_LUT6_2_713 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                               Not_Last_Bit.MUXCY_XOR_I                                                                   |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_714 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Using_FPGA.ALL_Bits[29].ALU_Bit_I1                                                           |                                                              static_region_ddr4_0_0_ALU_Bit_681 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                                                  |                                                            static_region_ddr4_0_0_MB_LUT6_2_711 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                               Not_Last_Bit.MUXCY_XOR_I                                                                   |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_712 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Using_FPGA.ALL_Bits[2].ALU_Bit_I1                                                            |                                                              static_region_ddr4_0_0_ALU_Bit_682 |         Static |            - |          4 |          4 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                                                  |                                                            static_region_ddr4_0_0_MB_LUT6_2_709 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                               Not_Last_Bit.MUXCY_XOR_I                                                                   |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_710 |         Static |            - |          3 |          3 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Using_FPGA.ALL_Bits[30].ALU_Bit_I1                                                           |                                                              static_region_ddr4_0_0_ALU_Bit_683 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                                                  |                                                            static_region_ddr4_0_0_MB_LUT6_2_707 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                               Not_Last_Bit.MUXCY_XOR_I                                                                   |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_708 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Using_FPGA.ALL_Bits[31].ALU_Bit_I1                                                           |                                                              static_region_ddr4_0_0_ALU_Bit_684 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                                                  |                                                            static_region_ddr4_0_0_MB_LUT6_2_705 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                               Not_Last_Bit.MUXCY_XOR_I                                                                   |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_706 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Using_FPGA.ALL_Bits[3].ALU_Bit_I1                                                            |                                                              static_region_ddr4_0_0_ALU_Bit_685 |         Static |            - |          4 |          4 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                                                  |                                                            static_region_ddr4_0_0_MB_LUT6_2_703 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                               Not_Last_Bit.MUXCY_XOR_I                                                                   |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_704 |         Static |            - |          3 |          3 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Using_FPGA.ALL_Bits[4].ALU_Bit_I1                                                            |                                                              static_region_ddr4_0_0_ALU_Bit_686 |         Static |            - |          4 |          4 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                                                  |                                                            static_region_ddr4_0_0_MB_LUT6_2_701 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                               Not_Last_Bit.MUXCY_XOR_I                                                                   |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_702 |         Static |            - |          3 |          3 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Using_FPGA.ALL_Bits[5].ALU_Bit_I1                                                            |                                                              static_region_ddr4_0_0_ALU_Bit_687 |         Static |            - |          4 |          4 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                                                  |                                                            static_region_ddr4_0_0_MB_LUT6_2_699 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                               Not_Last_Bit.MUXCY_XOR_I                                                                   |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_700 |         Static |            - |          3 |          3 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Using_FPGA.ALL_Bits[6].ALU_Bit_I1                                                            |                                                              static_region_ddr4_0_0_ALU_Bit_688 |         Static |            - |          4 |          4 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                                                  |                                                            static_region_ddr4_0_0_MB_LUT6_2_697 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                               Not_Last_Bit.MUXCY_XOR_I                                                                   |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_698 |         Static |            - |          3 |          3 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Using_FPGA.ALL_Bits[7].ALU_Bit_I1                                                            |                                                              static_region_ddr4_0_0_ALU_Bit_689 |         Static |            - |          4 |          4 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                                                  |                                                            static_region_ddr4_0_0_MB_LUT6_2_695 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                               Not_Last_Bit.MUXCY_XOR_I                                                                   |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_696 |         Static |            - |          3 |          3 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Using_FPGA.ALL_Bits[8].ALU_Bit_I1                                                            |                                                              static_region_ddr4_0_0_ALU_Bit_690 |         Static |            - |          4 |          4 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                                                  |                                                            static_region_ddr4_0_0_MB_LUT6_2_693 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                               Not_Last_Bit.MUXCY_XOR_I                                                                   |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_694 |         Static |            - |          3 |          3 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Using_FPGA.ALL_Bits[9].ALU_Bit_I1                                                            |                                                              static_region_ddr4_0_0_ALU_Bit_691 |         Static |            - |          4 |          4 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                                                  |                                                                static_region_ddr4_0_0_MB_LUT6_2 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                               Not_Last_Bit.MUXCY_XOR_I                                                                   |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_692 |         Static |            - |          3 |          3 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           Barrel_Shifter_I                                                                               |                                                       static_region_ddr4_0_0_Barrel_Shifter_gti |         Static |            - |         64 |         64 |       0 |    0 |    131 |      0 |      0 |    0 |            0 |
|                             (Barrel_Shifter_I)                                                                           |                                                       static_region_ddr4_0_0_Barrel_Shifter_gti |         Static |            - |          0 |          0 |       0 |    0 |    131 |      0 |      0 |    0 |            0 |
|                             Use_HW_BS.Using_BitField.Res_Bits[0].MEM_Res_LUT6                                            |                              static_region_ddr4_0_0_microblaze_v10_0_3_MB_LUT6__parameterized12 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Use_HW_BS.Using_BitField.Res_Bits[10].MEM_Res_LUT6                                           |                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_LUT6__parameterized12_630 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Use_HW_BS.Using_BitField.Res_Bits[11].MEM_Res_LUT6                                           |                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_LUT6__parameterized12_631 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Use_HW_BS.Using_BitField.Res_Bits[12].MEM_Res_LUT6                                           |                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_LUT6__parameterized12_632 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Use_HW_BS.Using_BitField.Res_Bits[13].MEM_Res_LUT6                                           |                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_LUT6__parameterized12_633 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Use_HW_BS.Using_BitField.Res_Bits[14].MEM_Res_LUT6                                           |                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_LUT6__parameterized12_634 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Use_HW_BS.Using_BitField.Res_Bits[15].MEM_Res_LUT6                                           |                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_LUT6__parameterized12_635 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Use_HW_BS.Using_BitField.Res_Bits[16].MEM_Res_LUT6                                           |                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_LUT6__parameterized12_636 |         Static |            - |          3 |          3 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Use_HW_BS.Using_BitField.Res_Bits[17].MEM_Res_LUT6                                           |                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_LUT6__parameterized12_637 |         Static |            - |          3 |          3 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Use_HW_BS.Using_BitField.Res_Bits[18].MEM_Res_LUT6                                           |                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_LUT6__parameterized12_638 |         Static |            - |          3 |          3 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Use_HW_BS.Using_BitField.Res_Bits[19].MEM_Res_LUT6                                           |                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_LUT6__parameterized12_639 |         Static |            - |          3 |          3 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Use_HW_BS.Using_BitField.Res_Bits[1].MEM_Res_LUT6                                            |                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_LUT6__parameterized12_640 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Use_HW_BS.Using_BitField.Res_Bits[20].MEM_Res_LUT6                                           |                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_LUT6__parameterized12_641 |         Static |            - |          3 |          3 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Use_HW_BS.Using_BitField.Res_Bits[21].MEM_Res_LUT6                                           |                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_LUT6__parameterized12_642 |         Static |            - |          3 |          3 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Use_HW_BS.Using_BitField.Res_Bits[22].MEM_Res_LUT6                                           |                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_LUT6__parameterized12_643 |         Static |            - |          3 |          3 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Use_HW_BS.Using_BitField.Res_Bits[23].MEM_Res_LUT6                                           |                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_LUT6__parameterized12_644 |         Static |            - |          3 |          3 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Use_HW_BS.Using_BitField.Res_Bits[24].MEM_Res_LUT6                                           |                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_LUT6__parameterized12_645 |         Static |            - |          3 |          3 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Use_HW_BS.Using_BitField.Res_Bits[25].MEM_Res_LUT6                                           |                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_LUT6__parameterized12_646 |         Static |            - |          3 |          3 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Use_HW_BS.Using_BitField.Res_Bits[26].MEM_Res_LUT6                                           |                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_LUT6__parameterized12_647 |         Static |            - |          3 |          3 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Use_HW_BS.Using_BitField.Res_Bits[27].MEM_Res_LUT6                                           |                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_LUT6__parameterized12_648 |         Static |            - |          3 |          3 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Use_HW_BS.Using_BitField.Res_Bits[28].MEM_Res_LUT6                                           |                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_LUT6__parameterized12_649 |         Static |            - |          3 |          3 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Use_HW_BS.Using_BitField.Res_Bits[29].MEM_Res_LUT6                                           |                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_LUT6__parameterized12_650 |         Static |            - |          3 |          3 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Use_HW_BS.Using_BitField.Res_Bits[2].MEM_Res_LUT6                                            |                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_LUT6__parameterized12_651 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Use_HW_BS.Using_BitField.Res_Bits[30].MEM_Res_LUT6                                           |                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_LUT6__parameterized12_652 |         Static |            - |          3 |          3 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Use_HW_BS.Using_BitField.Res_Bits[31].MEM_Res_LUT6                                           |                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_LUT6__parameterized12_653 |         Static |            - |          3 |          3 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Use_HW_BS.Using_BitField.Res_Bits[3].MEM_Res_LUT6                                            |                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_LUT6__parameterized12_654 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Use_HW_BS.Using_BitField.Res_Bits[4].MEM_Res_LUT6                                            |                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_LUT6__parameterized12_655 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Use_HW_BS.Using_BitField.Res_Bits[5].MEM_Res_LUT6                                            |                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_LUT6__parameterized12_656 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Use_HW_BS.Using_BitField.Res_Bits[6].MEM_Res_LUT6                                            |                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_LUT6__parameterized12_657 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Use_HW_BS.Using_BitField.Res_Bits[7].MEM_Res_LUT6                                            |                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_LUT6__parameterized12_658 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Use_HW_BS.Using_BitField.Res_Bits[8].MEM_Res_LUT6                                            |                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_LUT6__parameterized12_659 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Use_HW_BS.Using_BitField.Res_Bits[9].MEM_Res_LUT6                                            |                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_LUT6__parameterized12_660 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           Byte_Doublet_Handle_gti_I                                                                      |                                                  static_region_ddr4_0_0_Byte_Doublet_Handle_gti |         Static |            - |         20 |         20 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|                           Data_Flow_Logic_I                                                                              |                                                          static_region_ddr4_0_0_Data_Flow_Logic |         Static |            - |         30 |         30 |       0 |    0 |     65 |      0 |      0 |    0 |            0 |
|                             (Data_Flow_Logic_I)                                                                          |                                                          static_region_ddr4_0_0_Data_Flow_Logic |         Static |            - |          0 |          0 |       0 |    0 |     33 |      0 |      0 |    0 |            0 |
|                             Gen_Bits[0].MEM_EX_Result_Inst                                                               |                                           static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDRE_598 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Gen_Bits[10].MEM_EX_Result_Inst                                                              |                                           static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDRE_599 |         Static |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Gen_Bits[11].MEM_EX_Result_Inst                                                              |                                           static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDRE_600 |         Static |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Gen_Bits[12].MEM_EX_Result_Inst                                                              |                                           static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDRE_601 |         Static |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Gen_Bits[13].MEM_EX_Result_Inst                                                              |                                           static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDRE_602 |         Static |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Gen_Bits[14].MEM_EX_Result_Inst                                                              |                                           static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDRE_603 |         Static |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Gen_Bits[15].MEM_EX_Result_Inst                                                              |                                           static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDRE_604 |         Static |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Gen_Bits[16].MEM_EX_Result_Inst                                                              |                                           static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDRE_605 |         Static |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Gen_Bits[17].MEM_EX_Result_Inst                                                              |                                           static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDRE_606 |         Static |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Gen_Bits[18].MEM_EX_Result_Inst                                                              |                                           static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDRE_607 |         Static |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Gen_Bits[19].MEM_EX_Result_Inst                                                              |                                           static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDRE_608 |         Static |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Gen_Bits[1].MEM_EX_Result_Inst                                                               |                                           static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDRE_609 |         Static |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Gen_Bits[20].MEM_EX_Result_Inst                                                              |                                           static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDRE_610 |         Static |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Gen_Bits[21].MEM_EX_Result_Inst                                                              |                                           static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDRE_611 |         Static |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Gen_Bits[22].MEM_EX_Result_Inst                                                              |                                           static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDRE_612 |         Static |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Gen_Bits[23].MEM_EX_Result_Inst                                                              |                                           static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDRE_613 |         Static |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Gen_Bits[24].MEM_EX_Result_Inst                                                              |                                           static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDRE_614 |         Static |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Gen_Bits[25].MEM_EX_Result_Inst                                                              |                                           static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDRE_615 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Gen_Bits[26].MEM_EX_Result_Inst                                                              |                                           static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDRE_616 |         Static |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Gen_Bits[27].MEM_EX_Result_Inst                                                              |                                           static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDRE_617 |         Static |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Gen_Bits[28].MEM_EX_Result_Inst                                                              |                                           static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDRE_618 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Gen_Bits[29].MEM_EX_Result_Inst                                                              |                                           static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDRE_619 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Gen_Bits[2].MEM_EX_Result_Inst                                                               |                                           static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDRE_620 |         Static |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Gen_Bits[30].MEM_EX_Result_Inst                                                              |                                           static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDRE_621 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Gen_Bits[31].MEM_EX_Result_Inst                                                              |                                           static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDRE_622 |         Static |            - |          4 |          4 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Gen_Bits[3].MEM_EX_Result_Inst                                                               |                                           static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDRE_623 |         Static |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Gen_Bits[4].MEM_EX_Result_Inst                                                               |                                           static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDRE_624 |         Static |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Gen_Bits[5].MEM_EX_Result_Inst                                                               |                                           static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDRE_625 |         Static |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Gen_Bits[6].MEM_EX_Result_Inst                                                               |                                           static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDRE_626 |         Static |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Gen_Bits[7].MEM_EX_Result_Inst                                                               |                                           static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDRE_627 |         Static |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Gen_Bits[8].MEM_EX_Result_Inst                                                               |                                           static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDRE_628 |         Static |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Gen_Bits[9].MEM_EX_Result_Inst                                                               |                                           static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDRE_629 |         Static |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                           MUL_Unit_I                                                                                     |                                                                 static_region_ddr4_0_0_mul_unit |         Static |            - |          0 |          0 |       0 |    0 |     17 |      0 |      0 |    0 |            3 |
|                             (MUL_Unit_I)                                                                                 |                                                                 static_region_ddr4_0_0_mul_unit |         Static |            - |          0 |          0 |       0 |    0 |     17 |      0 |      0 |    0 |            0 |
|                             Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2                                  |                                               static_region_ddr4_0_0_dsp_module__parameterized1 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            1 |
|                               Using_DSP48E1.DSP48E1_I1                                                                   |                                               static_region_ddr4_0_0_MB_DSP48E1__parameterized1 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            1 |
|                             Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3                                  |                                               static_region_ddr4_0_0_dsp_module__parameterized3 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            1 |
|                               Using_DSP48E1.DSP48E1_I1                                                                   |                                               static_region_ddr4_0_0_MB_DSP48E1__parameterized3 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            1 |
|                             Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1                                           |                                                               static_region_ddr4_0_0_dsp_module |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            1 |
|                               Using_DSP48E1.DSP48E1_I1                                                                   |                                                               static_region_ddr4_0_0_MB_DSP48E1 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            1 |
|                           Operand_Select_I                                                                               |                                                       static_region_ddr4_0_0_Operand_Select_gti |         Static |            - |        219 |        219 |       0 |    0 |    144 |      0 |      0 |    0 |            0 |
|                             (Operand_Select_I)                                                                           |                                                       static_region_ddr4_0_0_Operand_Select_gti |         Static |            - |        163 |        163 |       0 |    0 |    144 |      0 |      0 |    0 |            0 |
|                             Gen_Bit[0].MUXF7_I1                                                                          |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_566 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Gen_Bit[10].MUXF7_I1                                                                         |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_567 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Gen_Bit[11].MUXF7_I1                                                                         |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_568 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Gen_Bit[12].MUXF7_I1                                                                         |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_569 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Gen_Bit[13].MUXF7_I1                                                                         |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_570 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Gen_Bit[14].MUXF7_I1                                                                         |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_571 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Gen_Bit[15].MUXF7_I1                                                                         |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_572 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Gen_Bit[16].MUXF7_I1                                                                         |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_573 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Gen_Bit[17].MUXF7_I1                                                                         |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_574 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Gen_Bit[18].MUXF7_I1                                                                         |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_575 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Gen_Bit[19].MUXF7_I1                                                                         |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_576 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Gen_Bit[1].MUXF7_I1                                                                          |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_577 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Gen_Bit[20].MUXF7_I1                                                                         |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_578 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Gen_Bit[21].MUXF7_I1                                                                         |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_579 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Gen_Bit[22].MUXF7_I1                                                                         |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_580 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Gen_Bit[23].MUXF7_I1                                                                         |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_581 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Gen_Bit[24].MUXF7_I1                                                                         |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_582 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Gen_Bit[25].MUXF7_I1                                                                         |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_583 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Gen_Bit[26].MUXF7_I1                                                                         |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_584 |         Static |            - |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Gen_Bit[27].MUXF7_I1                                                                         |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_585 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Gen_Bit[28].MUXF7_I1                                                                         |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_586 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Gen_Bit[29].MUXF7_I1                                                                         |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_587 |         Static |            - |         14 |         14 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Gen_Bit[2].MUXF7_I1                                                                          |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_588 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Gen_Bit[30].MUXF7_I1                                                                         |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_589 |         Static |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Gen_Bit[31].MUXF7_I1                                                                         |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_590 |         Static |            - |          7 |          7 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Gen_Bit[3].MUXF7_I1                                                                          |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_591 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Gen_Bit[4].MUXF7_I1                                                                          |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_592 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Gen_Bit[5].MUXF7_I1                                                                          |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_593 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Gen_Bit[6].MUXF7_I1                                                                          |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_594 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Gen_Bit[7].MUXF7_I1                                                                          |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_595 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Gen_Bit[8].MUXF7_I1                                                                          |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_596 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Gen_Bit[9].MUXF7_I1                                                                          |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_597 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           Register_File_I                                                                                |                                                        static_region_ddr4_0_0_Register_File_gti |         Static |            - |         64 |          0 |      64 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Using_LUT6.All_RAM32M[0].ram32m_i                                                            |                                                                static_region_ddr4_0_0_MB_RAM32M |         Static |            - |          4 |          0 |       4 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Using_LUT6.All_RAM32M[10].ram32m_i                                                           |                                                            static_region_ddr4_0_0_MB_RAM32M_551 |         Static |            - |          4 |          0 |       4 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Using_LUT6.All_RAM32M[11].ram32m_i                                                           |                                                            static_region_ddr4_0_0_MB_RAM32M_552 |         Static |            - |          4 |          0 |       4 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Using_LUT6.All_RAM32M[12].ram32m_i                                                           |                                                            static_region_ddr4_0_0_MB_RAM32M_553 |         Static |            - |          4 |          0 |       4 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Using_LUT6.All_RAM32M[13].ram32m_i                                                           |                                                            static_region_ddr4_0_0_MB_RAM32M_554 |         Static |            - |          4 |          0 |       4 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Using_LUT6.All_RAM32M[14].ram32m_i                                                           |                                                            static_region_ddr4_0_0_MB_RAM32M_555 |         Static |            - |          4 |          0 |       4 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Using_LUT6.All_RAM32M[15].ram32m_i                                                           |                                                            static_region_ddr4_0_0_MB_RAM32M_556 |         Static |            - |          4 |          0 |       4 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Using_LUT6.All_RAM32M[1].ram32m_i                                                            |                                                            static_region_ddr4_0_0_MB_RAM32M_557 |         Static |            - |          4 |          0 |       4 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Using_LUT6.All_RAM32M[2].ram32m_i                                                            |                                                            static_region_ddr4_0_0_MB_RAM32M_558 |         Static |            - |          4 |          0 |       4 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Using_LUT6.All_RAM32M[3].ram32m_i                                                            |                                                            static_region_ddr4_0_0_MB_RAM32M_559 |         Static |            - |          4 |          0 |       4 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Using_LUT6.All_RAM32M[4].ram32m_i                                                            |                                                            static_region_ddr4_0_0_MB_RAM32M_560 |         Static |            - |          4 |          0 |       4 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Using_LUT6.All_RAM32M[5].ram32m_i                                                            |                                                            static_region_ddr4_0_0_MB_RAM32M_561 |         Static |            - |          4 |          0 |       4 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Using_LUT6.All_RAM32M[6].ram32m_i                                                            |                                                            static_region_ddr4_0_0_MB_RAM32M_562 |         Static |            - |          4 |          0 |       4 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Using_LUT6.All_RAM32M[7].ram32m_i                                                            |                                                            static_region_ddr4_0_0_MB_RAM32M_563 |         Static |            - |          4 |          0 |       4 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Using_LUT6.All_RAM32M[8].ram32m_i                                                            |                                                            static_region_ddr4_0_0_MB_RAM32M_564 |         Static |            - |          4 |          0 |       4 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Using_LUT6.All_RAM32M[9].ram32m_i                                                            |                                                            static_region_ddr4_0_0_MB_RAM32M_565 |         Static |            - |          4 |          0 |       4 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           Shift_Logic_Module_I                                                                           |                                                   static_region_ddr4_0_0_Shift_Logic_Module_gti |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           Using_Div_Unit.Div_unit_I1                                                                     |                                                             static_region_ddr4_0_0_Div_unit_gti |         Static |            - |         79 |         78 |       0 |    1 |    111 |      0 |      0 |    0 |            0 |
|                             (Using_Div_Unit.Div_unit_I1)                                                                 |                                                             static_region_ddr4_0_0_Div_unit_gti |         Static |            - |         43 |         42 |       0 |    1 |    111 |      0 |      0 |    0 |            0 |
|                             D_Handle[0].MUXCY_XOR_I                                                                      |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_456 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             D_Handle[10].MUXCY_XOR_I                                                                     |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_457 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             D_Handle[11].MUXCY_XOR_I                                                                     |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_458 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             D_Handle[12].MUXCY_XOR_I                                                                     |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_459 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             D_Handle[13].MUXCY_XOR_I                                                                     |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_460 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             D_Handle[14].MUXCY_XOR_I                                                                     |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_461 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             D_Handle[15].MUXCY_XOR_I                                                                     |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_462 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             D_Handle[16].MUXCY_XOR_I                                                                     |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_463 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             D_Handle[17].MUXCY_XOR_I                                                                     |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_464 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             D_Handle[18].MUXCY_XOR_I                                                                     |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_465 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             D_Handle[19].MUXCY_XOR_I                                                                     |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_466 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             D_Handle[1].MUXCY_XOR_I                                                                      |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_467 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             D_Handle[20].MUXCY_XOR_I                                                                     |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_468 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             D_Handle[21].MUXCY_XOR_I                                                                     |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_469 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             D_Handle[22].MUXCY_XOR_I                                                                     |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_470 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             D_Handle[23].MUXCY_XOR_I                                                                     |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_471 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             D_Handle[24].MUXCY_XOR_I                                                                     |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_472 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             D_Handle[25].MUXCY_XOR_I                                                                     |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_473 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             D_Handle[26].MUXCY_XOR_I                                                                     |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_474 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             D_Handle[27].MUXCY_XOR_I                                                                     |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_475 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             D_Handle[28].MUXCY_XOR_I                                                                     |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_476 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             D_Handle[29].MUXCY_XOR_I                                                                     |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_477 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             D_Handle[2].MUXCY_XOR_I                                                                      |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_478 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             D_Handle[30].MUXCY_XOR_I                                                                     |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_479 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             D_Handle[31].MUXCY_XOR_I                                                                     |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_480 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             D_Handle[3].MUXCY_XOR_I                                                                      |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_481 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             D_Handle[4].MUXCY_XOR_I                                                                      |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_482 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             D_Handle[5].MUXCY_XOR_I                                                                      |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_483 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             D_Handle[6].MUXCY_XOR_I                                                                      |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_484 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             D_Handle[7].MUXCY_XOR_I                                                                      |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_485 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             D_Handle[8].MUXCY_XOR_I                                                                      |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_486 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             D_Handle[9].MUXCY_XOR_I                                                                      |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_487 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             New_Q_Handle[0].MUXCY_XOR_I                                                                  |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_488 |         Static |            - |          3 |          3 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             New_Q_Handle[0].New_Q_LUT4                                                                   |                                                  static_region_ddr4_0_0_MB_LUT4__parameterized1 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             New_Q_Handle[10].MUXCY_XOR_I                                                                 |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_489 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             New_Q_Handle[10].New_Q_LUT4                                                                  |                                              static_region_ddr4_0_0_MB_LUT4__parameterized1_490 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             New_Q_Handle[11].MUXCY_XOR_I                                                                 |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_491 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             New_Q_Handle[11].New_Q_LUT4                                                                  |                                              static_region_ddr4_0_0_MB_LUT4__parameterized1_492 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             New_Q_Handle[12].MUXCY_XOR_I                                                                 |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_493 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             New_Q_Handle[12].New_Q_LUT4                                                                  |                                              static_region_ddr4_0_0_MB_LUT4__parameterized1_494 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             New_Q_Handle[13].MUXCY_XOR_I                                                                 |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_495 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             New_Q_Handle[13].New_Q_LUT4                                                                  |                                              static_region_ddr4_0_0_MB_LUT4__parameterized1_496 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             New_Q_Handle[14].MUXCY_XOR_I                                                                 |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_497 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             New_Q_Handle[14].New_Q_LUT4                                                                  |                                              static_region_ddr4_0_0_MB_LUT4__parameterized1_498 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             New_Q_Handle[15].MUXCY_XOR_I                                                                 |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_499 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             New_Q_Handle[15].New_Q_LUT4                                                                  |                                              static_region_ddr4_0_0_MB_LUT4__parameterized1_500 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             New_Q_Handle[16].MUXCY_XOR_I                                                                 |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_501 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             New_Q_Handle[16].New_Q_LUT4                                                                  |                                              static_region_ddr4_0_0_MB_LUT4__parameterized1_502 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             New_Q_Handle[17].MUXCY_XOR_I                                                                 |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_503 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             New_Q_Handle[17].New_Q_LUT4                                                                  |                                              static_region_ddr4_0_0_MB_LUT4__parameterized1_504 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             New_Q_Handle[18].MUXCY_XOR_I                                                                 |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_505 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             New_Q_Handle[18].New_Q_LUT4                                                                  |                                              static_region_ddr4_0_0_MB_LUT4__parameterized1_506 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             New_Q_Handle[19].MUXCY_XOR_I                                                                 |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_507 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             New_Q_Handle[19].New_Q_LUT4                                                                  |                                              static_region_ddr4_0_0_MB_LUT4__parameterized1_508 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             New_Q_Handle[1].MUXCY_XOR_I                                                                  |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_509 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             New_Q_Handle[1].New_Q_LUT4                                                                   |                                              static_region_ddr4_0_0_MB_LUT4__parameterized1_510 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             New_Q_Handle[20].MUXCY_XOR_I                                                                 |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_511 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             New_Q_Handle[20].New_Q_LUT4                                                                  |                                              static_region_ddr4_0_0_MB_LUT4__parameterized1_512 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             New_Q_Handle[21].MUXCY_XOR_I                                                                 |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_513 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             New_Q_Handle[21].New_Q_LUT4                                                                  |                                              static_region_ddr4_0_0_MB_LUT4__parameterized1_514 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             New_Q_Handle[22].MUXCY_XOR_I                                                                 |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_515 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             New_Q_Handle[22].New_Q_LUT4                                                                  |                                              static_region_ddr4_0_0_MB_LUT4__parameterized1_516 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             New_Q_Handle[23].MUXCY_XOR_I                                                                 |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_517 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             New_Q_Handle[23].New_Q_LUT4                                                                  |                                              static_region_ddr4_0_0_MB_LUT4__parameterized1_518 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             New_Q_Handle[24].MUXCY_XOR_I                                                                 |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_519 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             New_Q_Handle[24].New_Q_LUT4                                                                  |                                              static_region_ddr4_0_0_MB_LUT4__parameterized1_520 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             New_Q_Handle[25].MUXCY_XOR_I                                                                 |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_521 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             New_Q_Handle[25].New_Q_LUT4                                                                  |                                              static_region_ddr4_0_0_MB_LUT4__parameterized1_522 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             New_Q_Handle[26].MUXCY_XOR_I                                                                 |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_523 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             New_Q_Handle[26].New_Q_LUT4                                                                  |                                              static_region_ddr4_0_0_MB_LUT4__parameterized1_524 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             New_Q_Handle[27].MUXCY_XOR_I                                                                 |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_525 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             New_Q_Handle[27].New_Q_LUT4                                                                  |                                              static_region_ddr4_0_0_MB_LUT4__parameterized1_526 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             New_Q_Handle[28].MUXCY_XOR_I                                                                 |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_527 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             New_Q_Handle[28].New_Q_LUT4                                                                  |                                              static_region_ddr4_0_0_MB_LUT4__parameterized1_528 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             New_Q_Handle[29].MUXCY_XOR_I                                                                 |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_529 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             New_Q_Handle[29].New_Q_LUT4                                                                  |                                              static_region_ddr4_0_0_MB_LUT4__parameterized1_530 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             New_Q_Handle[2].MUXCY_XOR_I                                                                  |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_531 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             New_Q_Handle[2].New_Q_LUT4                                                                   |                                              static_region_ddr4_0_0_MB_LUT4__parameterized1_532 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             New_Q_Handle[30].MUXCY_XOR_I                                                                 |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_533 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             New_Q_Handle[30].New_Q_LUT4                                                                  |                                              static_region_ddr4_0_0_MB_LUT4__parameterized1_534 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             New_Q_Handle[31].MUXCY_XOR_I                                                                 |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_535 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             New_Q_Handle[31].New_Q_LUT4                                                                  |                                              static_region_ddr4_0_0_MB_LUT4__parameterized1_536 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             New_Q_Handle[3].MUXCY_XOR_I                                                                  |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_537 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             New_Q_Handle[3].New_Q_LUT4                                                                   |                                              static_region_ddr4_0_0_MB_LUT4__parameterized1_538 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             New_Q_Handle[4].MUXCY_XOR_I                                                                  |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_539 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             New_Q_Handle[4].New_Q_LUT4                                                                   |                                              static_region_ddr4_0_0_MB_LUT4__parameterized1_540 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             New_Q_Handle[5].MUXCY_XOR_I                                                                  |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_541 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             New_Q_Handle[5].New_Q_LUT4                                                                   |                                              static_region_ddr4_0_0_MB_LUT4__parameterized1_542 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             New_Q_Handle[6].MUXCY_XOR_I                                                                  |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_543 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             New_Q_Handle[6].New_Q_LUT4                                                                   |                                              static_region_ddr4_0_0_MB_LUT4__parameterized1_544 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             New_Q_Handle[7].MUXCY_XOR_I                                                                  |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_545 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             New_Q_Handle[7].New_Q_LUT4                                                                   |                                              static_region_ddr4_0_0_MB_LUT4__parameterized1_546 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             New_Q_Handle[8].MUXCY_XOR_I                                                                  |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_547 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             New_Q_Handle[8].New_Q_LUT4                                                                   |                                              static_region_ddr4_0_0_MB_LUT4__parameterized1_548 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             New_Q_Handle[9].MUXCY_XOR_I                                                                  |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_549 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             New_Q_Handle[9].New_Q_LUT4                                                                   |                                              static_region_ddr4_0_0_MB_LUT4__parameterized1_550 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           WB_Mux_I                                                                                       |                                                                   static_region_ddr4_0_0_WB_Mux |         Static |            - |         32 |         32 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             ALL_Bits[0].Wb_Mux_I1                                                                        |                                                               static_region_ddr4_0_0_WB_Mux_Bit |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             ALL_Bits[10].Wb_Mux_I1                                                                       |                                                           static_region_ddr4_0_0_WB_Mux_Bit_425 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             ALL_Bits[11].Wb_Mux_I1                                                                       |                                                           static_region_ddr4_0_0_WB_Mux_Bit_426 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             ALL_Bits[12].Wb_Mux_I1                                                                       |                                                           static_region_ddr4_0_0_WB_Mux_Bit_427 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             ALL_Bits[13].Wb_Mux_I1                                                                       |                                                           static_region_ddr4_0_0_WB_Mux_Bit_428 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             ALL_Bits[14].Wb_Mux_I1                                                                       |                                                           static_region_ddr4_0_0_WB_Mux_Bit_429 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             ALL_Bits[15].Wb_Mux_I1                                                                       |                                                           static_region_ddr4_0_0_WB_Mux_Bit_430 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             ALL_Bits[16].Wb_Mux_I1                                                                       |                                                           static_region_ddr4_0_0_WB_Mux_Bit_431 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             ALL_Bits[17].Wb_Mux_I1                                                                       |                                                           static_region_ddr4_0_0_WB_Mux_Bit_432 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             ALL_Bits[18].Wb_Mux_I1                                                                       |                                                           static_region_ddr4_0_0_WB_Mux_Bit_433 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             ALL_Bits[19].Wb_Mux_I1                                                                       |                                                           static_region_ddr4_0_0_WB_Mux_Bit_434 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             ALL_Bits[1].Wb_Mux_I1                                                                        |                                                           static_region_ddr4_0_0_WB_Mux_Bit_435 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             ALL_Bits[20].Wb_Mux_I1                                                                       |                                                           static_region_ddr4_0_0_WB_Mux_Bit_436 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             ALL_Bits[21].Wb_Mux_I1                                                                       |                                                           static_region_ddr4_0_0_WB_Mux_Bit_437 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             ALL_Bits[22].Wb_Mux_I1                                                                       |                                                           static_region_ddr4_0_0_WB_Mux_Bit_438 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             ALL_Bits[23].Wb_Mux_I1                                                                       |                                                           static_region_ddr4_0_0_WB_Mux_Bit_439 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             ALL_Bits[24].Wb_Mux_I1                                                                       |                                                           static_region_ddr4_0_0_WB_Mux_Bit_440 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             ALL_Bits[25].Wb_Mux_I1                                                                       |                                                           static_region_ddr4_0_0_WB_Mux_Bit_441 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             ALL_Bits[26].Wb_Mux_I1                                                                       |                                                           static_region_ddr4_0_0_WB_Mux_Bit_442 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             ALL_Bits[27].Wb_Mux_I1                                                                       |                                                           static_region_ddr4_0_0_WB_Mux_Bit_443 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             ALL_Bits[28].Wb_Mux_I1                                                                       |                                                           static_region_ddr4_0_0_WB_Mux_Bit_444 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             ALL_Bits[29].Wb_Mux_I1                                                                       |                                                           static_region_ddr4_0_0_WB_Mux_Bit_445 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             ALL_Bits[2].Wb_Mux_I1                                                                        |                                                           static_region_ddr4_0_0_WB_Mux_Bit_446 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             ALL_Bits[30].Wb_Mux_I1                                                                       |                                                           static_region_ddr4_0_0_WB_Mux_Bit_447 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             ALL_Bits[31].Wb_Mux_I1                                                                       |                                                           static_region_ddr4_0_0_WB_Mux_Bit_448 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             ALL_Bits[3].Wb_Mux_I1                                                                        |                                                           static_region_ddr4_0_0_WB_Mux_Bit_449 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             ALL_Bits[4].Wb_Mux_I1                                                                        |                                                           static_region_ddr4_0_0_WB_Mux_Bit_450 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             ALL_Bits[5].Wb_Mux_I1                                                                        |                                                           static_region_ddr4_0_0_WB_Mux_Bit_451 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             ALL_Bits[6].Wb_Mux_I1                                                                        |                                                           static_region_ddr4_0_0_WB_Mux_Bit_452 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             ALL_Bits[7].Wb_Mux_I1                                                                        |                                                           static_region_ddr4_0_0_WB_Mux_Bit_453 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             ALL_Bits[8].Wb_Mux_I1                                                                        |                                                           static_region_ddr4_0_0_WB_Mux_Bit_454 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             ALL_Bits[9].Wb_Mux_I1                                                                        |                                                           static_region_ddr4_0_0_WB_Mux_Bit_455 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           Zero_Detect_I                                                                                  |                                                          static_region_ddr4_0_0_Zero_Detect_gti |         Static |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             (Zero_Detect_I)                                                                              |                                                          static_region_ddr4_0_0_Zero_Detect_gti |         Static |            - |          5 |          5 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Part_Of_Zero_Carry_Start                                                                     |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_418 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Zero_Detecting[3].I_Part_Of_Zero_Detect                                                      |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_422 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Zero_Detecting[5].I_Part_Of_Zero_Detect                                                      |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_424 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           msr_reg_i                                                                                      |                                                              static_region_ddr4_0_0_msr_reg_gti |         Static |            - |         14 |         14 |       0 |    0 |      8 |      0 |      0 |    0 |            0 |
|                             MEM_MSR_Bits[25].Using_FDR.MSR_I                                                             |                                            static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDR_348 |         Static |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             MEM_MSR_Bits[28].Using_FDR.MSR_I                                                             |                                            static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDR_349 |         Static |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             MEM_MSR_Bits[29].Using_FDR.MSR_I                                                             |                                            static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDR_350 |         Static |            - |          5 |          5 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             MEM_MSR_Bits[30].Using_FDR.MSR_I                                                             |                                            static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDR_351 |         Static |            - |          4 |          4 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             OF_EX_MSR_Bits[25].Using_FDR.MSR_ex_I                                                        |                                            static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDR_352 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I                                                        |                                            static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDR_353 |         Static |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I                                                        |                                            static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDR_354 |         Static |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I                                                        |                                            static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDR_355 |         Static |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                         Decode_I                                                                                         |                                                               static_region_ddr4_0_0_Decode_gti |         Static |            - |        547 |        507 |       0 |   40 |    217 |      0 |      0 |    0 |            0 |
|                           (Decode_I)                                                                                     |                                                               static_region_ddr4_0_0_Decode_gti |         Static |            - |        107 |        107 |       0 |    0 |     87 |      0 |      0 |    0 |            0 |
|                           PC_Module_I                                                                                    |                                                            static_region_ddr4_0_0_PC_Module_gti |         Static |            - |        107 |         91 |       0 |   16 |     64 |      0 |      0 |    0 |            0 |
|                             (PC_Module_I)                                                                                |                                                            static_region_ddr4_0_0_PC_Module_gti |         Static |            - |         16 |          0 |       0 |   16 |     32 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[0].Gen_Instr_DFF                                                    |                                            static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDR_255 |         Static |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[0].PC_Mux_MUXF7                                                     |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_256 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[10].Gen_Instr_DFF                                                   |                                            static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDR_257 |         Static |            - |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[10].PC_Mux_MUXF7                                                    |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_258 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[11].Gen_Instr_DFF                                                   |                                            static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDR_259 |         Static |            - |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[11].PC_Mux_MUXF7                                                    |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_260 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[12].Gen_Instr_DFF                                                   |                                            static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDR_261 |         Static |            - |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[12].PC_Mux_MUXF7                                                    |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_262 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[13].Gen_Instr_DFF                                                   |                                            static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDR_263 |         Static |            - |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[13].PC_Mux_MUXF7                                                    |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_264 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[14].Gen_Instr_DFF                                                   |                                            static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDR_265 |         Static |            - |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[14].PC_Mux_MUXF7                                                    |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_266 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[15].Gen_Instr_DFF                                                   |                                            static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDR_267 |         Static |            - |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[15].PC_Mux_MUXF7                                                    |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_268 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[16].Gen_Instr_DFF                                                   |                                            static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDR_269 |         Static |            - |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[16].PC_Mux_MUXF7                                                    |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_270 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[17].Gen_Instr_DFF                                                   |                                            static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDR_271 |         Static |            - |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[17].PC_Mux_MUXF7                                                    |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_272 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[18].Gen_Instr_DFF                                                   |                                            static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDR_273 |         Static |            - |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[18].PC_Mux_MUXF7                                                    |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_274 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[19].Gen_Instr_DFF                                                   |                                            static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDR_275 |         Static |            - |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[19].PC_Mux_MUXF7                                                    |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_276 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[1].Gen_Instr_DFF                                                    |                                            static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDR_277 |         Static |            - |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[1].PC_Mux_MUXF7                                                     |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_278 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[20].Gen_Instr_DFF                                                   |                                            static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDR_279 |         Static |            - |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[20].PC_Mux_MUXF7                                                    |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_280 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[21].Gen_Instr_DFF                                                   |                                            static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDR_281 |         Static |            - |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[21].PC_Mux_MUXF7                                                    |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_282 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[22].Gen_Instr_DFF                                                   |                                            static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDR_283 |         Static |            - |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[22].PC_Mux_MUXF7                                                    |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_284 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[23].Gen_Instr_DFF                                                   |                                            static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDR_285 |         Static |            - |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[23].PC_Mux_MUXF7                                                    |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_286 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[24].Gen_Instr_DFF                                                   |                                            static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDR_287 |         Static |            - |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[24].PC_Mux_MUXF7                                                    |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_288 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[25].Gen_Instr_DFF                                                   |                                            static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDR_289 |         Static |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[25].PC_Mux_MUXF7                                                    |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_290 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[26].Gen_Instr_DFF                                                   |                                            static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDR_291 |         Static |            - |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[26].PC_Mux_MUXF7                                                    |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_292 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[27].Gen_Instr_DFF                                                   |                                            static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDR_293 |         Static |            - |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[27].PC_Mux_MUXF7                                                    |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_294 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[28].Gen_Instr_DFF                                                   |                                            static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDR_295 |         Static |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[28].PC_Mux_MUXF7                                                    |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_296 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[29].Gen_Instr_DFF                                                   |                                            static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDR_297 |         Static |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[29].PC_Mux_MUXF7                                                    |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_298 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[2].Gen_Instr_DFF                                                    |                                            static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDR_299 |         Static |            - |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[2].PC_Mux_MUXF7                                                     |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_300 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[30].Gen_Instr_DFF                                                   |                                            static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDR_301 |         Static |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[30].PC_Mux_MUXF7                                                    |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_302 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[31].Gen_Instr_DFF                                                   |                                            static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDR_303 |         Static |            - |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[31].PC_Mux_MUXF7                                                    |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_304 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[3].Gen_Instr_DFF                                                    |                                            static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDR_305 |         Static |            - |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[3].PC_Mux_MUXF7                                                     |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_306 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[4].Gen_Instr_DFF                                                    |                                            static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDR_307 |         Static |            - |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[4].PC_Mux_MUXF7                                                     |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_308 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[5].Gen_Instr_DFF                                                    |                                            static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDR_309 |         Static |            - |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[5].PC_Mux_MUXF7                                                     |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_310 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[6].Gen_Instr_DFF                                                    |                                            static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDR_311 |         Static |            - |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[6].PC_Mux_MUXF7                                                     |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_312 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[7].Gen_Instr_DFF                                                    |                                            static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDR_313 |         Static |            - |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[7].PC_Mux_MUXF7                                                     |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_314 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[8].Gen_Instr_DFF                                                    |                                            static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDR_315 |         Static |            - |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[8].PC_Mux_MUXF7                                                     |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_316 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[9].Gen_Instr_DFF                                                    |                                            static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDR_317 |         Static |            - |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[9].PC_Mux_MUXF7                                                     |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_318 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Using_FPGA.Incr_PC[0].MUXCY_XOR_I                                                            |                                        static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Using_FPGA.Incr_PC[10].MUXCY_XOR_I                                                           |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_319 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Using_FPGA.Incr_PC[11].MUXCY_XOR_I                                                           |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_320 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Using_FPGA.Incr_PC[12].MUXCY_XOR_I                                                           |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_321 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Using_FPGA.Incr_PC[13].MUXCY_XOR_I                                                           |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_322 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Using_FPGA.Incr_PC[14].MUXCY_XOR_I                                                           |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_323 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Using_FPGA.Incr_PC[15].MUXCY_XOR_I                                                           |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_324 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Using_FPGA.Incr_PC[16].MUXCY_XOR_I                                                           |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_325 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Using_FPGA.Incr_PC[17].MUXCY_XOR_I                                                           |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_326 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Using_FPGA.Incr_PC[18].MUXCY_XOR_I                                                           |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_327 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Using_FPGA.Incr_PC[19].MUXCY_XOR_I                                                           |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_328 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Using_FPGA.Incr_PC[1].MUXCY_XOR_I                                                            |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_329 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Using_FPGA.Incr_PC[20].MUXCY_XOR_I                                                           |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_330 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Using_FPGA.Incr_PC[21].MUXCY_XOR_I                                                           |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_331 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Using_FPGA.Incr_PC[22].MUXCY_XOR_I                                                           |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_332 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Using_FPGA.Incr_PC[23].MUXCY_XOR_I                                                           |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_333 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Using_FPGA.Incr_PC[24].MUXCY_XOR_I                                                           |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_334 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Using_FPGA.Incr_PC[25].MUXCY_XOR_I                                                           |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_335 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Using_FPGA.Incr_PC[26].MUXCY_XOR_I                                                           |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_336 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Using_FPGA.Incr_PC[27].MUXCY_XOR_I                                                           |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_337 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Using_FPGA.Incr_PC[28].MUXCY_XOR_I                                                           |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_338 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Using_FPGA.Incr_PC[29].MUXCY_XOR_I                                                           |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_339 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Using_FPGA.Incr_PC[2].MUXCY_XOR_I                                                            |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_340 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Using_FPGA.Incr_PC[3].MUXCY_XOR_I                                                            |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_341 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Using_FPGA.Incr_PC[4].MUXCY_XOR_I                                                            |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_342 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Using_FPGA.Incr_PC[5].MUXCY_XOR_I                                                            |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_343 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Using_FPGA.Incr_PC[6].MUXCY_XOR_I                                                            |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_344 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Using_FPGA.Incr_PC[7].MUXCY_XOR_I                                                            |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_345 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Using_FPGA.Incr_PC[8].MUXCY_XOR_I                                                            |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_346 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Using_FPGA.Incr_PC[9].MUXCY_XOR_I                                                            |                                    static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_XORCY_347 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           PreFetch_Buffer_I1                                                                             |                                                      static_region_ddr4_0_0_PreFetch_Buffer_gti |         Static |            - |        262 |        238 |       0 |   24 |     49 |      0 |      0 |    0 |            0 |
|                             (PreFetch_Buffer_I1)                                                                         |                                                      static_region_ddr4_0_0_PreFetch_Buffer_gti |         Static |            - |         25 |          1 |       0 |   24 |      0 |      0 |      0 |    0 |            0 |
|                             Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                                                           |                                            static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDR_161 |         Static |            - |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                                                       |                                               static_region_ddr4_0_0_microblaze_v10_0_3_MB_LUT6 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                                                           |                                            static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDR_162 |         Static |            - |          4 |          4 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                                                       |                                           static_region_ddr4_0_0_microblaze_v10_0_3_MB_LUT6_163 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                                                           |                                            static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDR_164 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                                                       |                                           static_region_ddr4_0_0_microblaze_v10_0_3_MB_LUT6_165 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                                                           |                                            static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDR_166 |         Static |            - |         43 |         43 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                                                       |                                           static_region_ddr4_0_0_microblaze_v10_0_3_MB_LUT6_167 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6                              |                               static_region_ddr4_0_0_microblaze_v10_0_3_MB_LUT6__parameterized0 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7                                          |                                              static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[0].Gen_Instr_DFF                                                    |                                            static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDR_168 |         Static |            - |          3 |          3 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7                                                  |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_169 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[10].Gen_Instr_DFF                                                   |                                            static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDR_170 |         Static |            - |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7                                                 |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_171 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[11].Gen_Instr_DFF                                                   |                                            static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDR_172 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7                                                 |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_173 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[12].Gen_Instr_DFF                                                   |                                            static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDR_174 |         Static |            - |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7                                                 |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_175 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[13].Gen_Instr_DFF                                                   |                                            static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDR_176 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7                                                 |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_177 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[14].Gen_Instr_DFF                                                   |                                            static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDR_178 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7                                                 |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_179 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[15].Gen_Instr_DFF                                                   |                                            static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDR_180 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7                                                 |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_181 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[16].Gen_Instr_DFF                                                   |                                            static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDR_182 |         Static |            - |         18 |         18 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[16].Instr_Mux_MUXF7                                                 |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_183 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[17].Gen_Instr_DFF                                                   |                                            static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDR_184 |         Static |            - |          7 |          7 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7                                                 |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_185 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[18].Gen_Instr_DFF                                                   |                                            static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDR_186 |         Static |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7                                                 |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_187 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[19].Gen_Instr_DFF                                                   |                                            static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDR_188 |         Static |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[19].Instr_Mux_MUXF7                                                 |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_189 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[1].Gen_Instr_DFF                                                    |                                            static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDR_190 |         Static |            - |         10 |         10 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7                                                  |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_191 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[20].Gen_Instr_DFF                                                   |                                            static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDR_192 |         Static |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[20].Instr_Mux_MUXF7                                                 |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_193 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[21].Gen_Instr_DFF                                                   |                                            static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDR_194 |         Static |            - |          3 |          3 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7                                                 |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_195 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[22].Gen_Instr_DFF                                                   |                                            static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDR_196 |         Static |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7                                                 |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_197 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[23].Gen_Instr_DFF                                                   |                                            static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDR_198 |         Static |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7                                                 |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_199 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[24].Gen_Instr_DFF                                                   |                                            static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDR_200 |         Static |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7                                                 |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_201 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[25].Gen_Instr_DFF                                                   |                                            static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDR_202 |         Static |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7                                                 |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_203 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[26].Gen_Instr_DFF                                                   |                                            static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDR_204 |         Static |            - |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7                                                 |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_205 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[27].Gen_Instr_DFF                                                   |                                            static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDR_206 |         Static |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7                                                 |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_207 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[28].Gen_Instr_DFF                                                   |                                            static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDR_208 |         Static |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7                                                 |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_209 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[29].Gen_Instr_DFF                                                   |                                            static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDR_210 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7                                                 |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_211 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[2].Gen_Instr_DFF                                                    |                                            static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDR_212 |         Static |            - |          3 |          3 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7                                                  |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_213 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[30].Gen_Instr_DFF                                                   |                                            static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDR_214 |         Static |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7                                                 |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_215 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[31].Gen_Instr_DFF                                                   |                                            static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDR_216 |         Static |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[31].Instr_Mux_MUXF7                                                 |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_217 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[32].Gen_Instr_DFF                                                   |                                            static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDR_218 |         Static |            - |          8 |          8 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7                                                 |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_219 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[33].Gen_Instr_DFF                                                   |                                            static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDR_220 |         Static |            - |         10 |         10 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7                                                 |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_221 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[34].Gen_Instr_DFF                                                   |                                            static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDR_222 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7                                                 |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_223 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[35].Gen_Instr_DFF                                                   |                                            static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDR_224 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7                                                 |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_225 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[36].Gen_Instr_DFF                                                   |                                            static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDR_226 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7                                                 |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_227 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[37].Gen_Instr_DFF                                                   |                                            static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDR_228 |         Static |            - |          3 |          3 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7                                                 |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_229 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[38].Gen_Instr_DFF                                                   |                                            static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDR_230 |         Static |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7                                                 |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_231 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[39].Gen_Instr_DFF                                                   |                                            static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDR_232 |         Static |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7                                                 |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_233 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[3].Gen_Instr_DFF                                                    |                                            static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDR_234 |         Static |            - |          6 |          6 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7                                                  |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_235 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[40].Gen_Instr_DFF                                                   |                                            static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDR_236 |         Static |            - |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7                                                 |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_237 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[41].Gen_Instr_DFF                                                   |                                            static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDR_238 |         Static |            - |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[41].Instr_Mux_MUXF7                                                 |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_239 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[42].Gen_Instr_DFF                                                   |                                            static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDR_240 |         Static |            - |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7                                                 |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_241 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[4].Gen_Instr_DFF                                                    |                                            static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDR_242 |         Static |            - |         19 |         19 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7                                                  |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_243 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[5].Gen_Instr_DFF                                                    |                                            static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDR_244 |         Static |            - |          5 |          5 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7                                                  |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_245 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[6].Gen_Instr_DFF                                                    |                                            static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDR_246 |         Static |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7                                                  |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_247 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[7].Gen_Instr_DFF                                                    |                                            static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDR_248 |         Static |            - |          4 |          4 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7                                                  |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_249 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[8].Gen_Instr_DFF                                                    |                                            static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDR_250 |         Static |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7                                                  |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_251 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[9].Gen_Instr_DFF                                                    |                                            static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDR_252 |         Static |            - |          7 |          7 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7                                                  |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXF7_253 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Last_Sel_DFF                                                                                 |                                                                   static_region_ddr4_0_0_MB_FDS |         Static |            - |         43 |         43 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             Mux_Select_Empty_LUT6                                                                        |                               static_region_ddr4_0_0_microblaze_v10_0_3_MB_LUT6__parameterized1 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             Mux_Select_OF_Valid_LUT6                                                                     |                               static_region_ddr4_0_0_microblaze_v10_0_3_MB_LUT6__parameterized2 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             OF_Valid_DFF                                                                                 |                                            static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDR_254 |         Static |            - |          4 |          4 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                           Use_MuxCy[10].OF_Piperun_Stage                                                                 |                                                                static_region_ddr4_0_0_carry_and |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             MUXCY_I                                                                                      |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_160 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           Use_MuxCy[11].OF_Piperun_Stage                                                                 |                                                            static_region_ddr4_0_0_carry_and_110 |         Static |            - |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             MUXCY_I                                                                                      |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_159 |         Static |            - |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           Use_MuxCy[1].OF_Piperun_Stage                                                                  |                                                            static_region_ddr4_0_0_carry_and_111 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             MUXCY_I                                                                                      |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_158 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           Use_MuxCy[2].OF_Piperun_Stage                                                                  |                                                            static_region_ddr4_0_0_carry_and_112 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             MUXCY_I                                                                                      |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_157 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           Use_MuxCy[3].OF_Piperun_Stage                                                                  |                                                            static_region_ddr4_0_0_carry_and_113 |         Static |            - |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             MUXCY_I                                                                                      |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_156 |         Static |            - |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           Use_MuxCy[4].OF_Piperun_Stage                                                                  |                                                            static_region_ddr4_0_0_carry_and_114 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             MUXCY_I                                                                                      |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_155 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           Use_MuxCy[5].OF_Piperun_Stage                                                                  |                                                            static_region_ddr4_0_0_carry_and_115 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             MUXCY_I                                                                                      |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_154 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           Use_MuxCy[6].OF_Piperun_Stage                                                                  |                                                            static_region_ddr4_0_0_carry_and_116 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             MUXCY_I                                                                                      |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_153 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           Use_MuxCy[7].OF_Piperun_Stage                                                                  |                                                            static_region_ddr4_0_0_carry_and_117 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             MUXCY_I                                                                                      |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_152 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           Use_MuxCy[8].OF_Piperun_Stage                                                                  |                                                            static_region_ddr4_0_0_carry_and_118 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             MUXCY_I                                                                                      |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_151 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           Use_MuxCy[9].OF_Piperun_Stage                                                                  |                                                            static_region_ddr4_0_0_carry_and_119 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             MUXCY_I                                                                                      |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_150 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA_2.ex_byte_access_i_Inst                                                             |                                               static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDRE |         Static |            - |          8 |          8 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                           Using_FPGA_2.ex_doublet_access_i_Inst                                                          |                                           static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDRE_120 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                           Using_FPGA_2.ex_is_load_instr_Inst                                                             |                                           static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDRE_121 |         Static |            - |          3 |          3 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                           Using_FPGA_2.ex_is_lwx_instr_Inst                                                              |                                           static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDRE_122 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                           Using_FPGA_2.ex_is_swx_instr_Inst                                                              |                                           static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDRE_123 |         Static |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                           Using_FPGA_2.ex_load_store_instr_Inst                                                          |                                           static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDRE_124 |         Static |            - |          7 |          7 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                           Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst                                                       |                                           static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDRE_125 |         Static |            - |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                           Using_FPGA_3.of_clear_MSR_BIP_hold_Inst                                                        |                                                static_region_ddr4_0_0_microblaze_v10_0_3_MB_FDR |         Static |            - |          3 |          3 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                           Using_FPGA_4.of_read_ex_write_op1_conflict_INST1                                               |                               static_region_ddr4_0_0_microblaze_v10_0_3_MB_LUT6__parameterized3 |         Static |            - |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA_4.of_read_ex_write_op1_conflict_INST2                                               |                               static_region_ddr4_0_0_microblaze_v10_0_3_MB_LUT6__parameterized4 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA_4.of_read_ex_write_op2_conflict_INST1                                               |                           static_region_ddr4_0_0_microblaze_v10_0_3_MB_LUT6__parameterized3_126 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA_4.of_read_ex_write_op2_conflict_INST2                                               |                           static_region_ddr4_0_0_microblaze_v10_0_3_MB_LUT6__parameterized4_127 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA_4.of_read_ex_write_op3_conflict_INST1                                               |                           static_region_ddr4_0_0_microblaze_v10_0_3_MB_LUT6__parameterized3_128 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA_4.of_read_ex_write_op3_conflict_INST2                                               |                           static_region_ddr4_0_0_microblaze_v10_0_3_MB_LUT6__parameterized4_129 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA_4.of_read_mem_write_op1_conflict_INST1                                              |                           static_region_ddr4_0_0_microblaze_v10_0_3_MB_LUT6__parameterized3_130 |         Static |            - |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA_4.of_read_mem_write_op1_conflict_INST2                                              |                           static_region_ddr4_0_0_microblaze_v10_0_3_MB_LUT6__parameterized4_131 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA_4.of_read_mem_write_op2_conflict_INST1                                              |                           static_region_ddr4_0_0_microblaze_v10_0_3_MB_LUT6__parameterized3_132 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA_4.of_read_mem_write_op2_conflict_INST2                                              |                           static_region_ddr4_0_0_microblaze_v10_0_3_MB_LUT6__parameterized4_133 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA_4.of_read_mem_write_op3_conflict_INST1                                              |                           static_region_ddr4_0_0_microblaze_v10_0_3_MB_LUT6__parameterized3_134 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           Using_FPGA_4.of_read_mem_write_op3_conflict_INST2                                              |                           static_region_ddr4_0_0_microblaze_v10_0_3_MB_LUT6__parameterized4_135 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           if_pc_incr_carry_and_0                                                                         |                                                            static_region_ddr4_0_0_carry_and_136 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             MUXCY_I                                                                                      |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_149 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           if_pc_incr_carry_and_3                                                                         |                                                            static_region_ddr4_0_0_carry_and_137 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             MUXCY_I                                                                                      |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_148 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           jump_logic_I1                                                                                  |                                                               static_region_ddr4_0_0_jump_logic |         Static |            - |         23 |         23 |       0 |    0 |      9 |      0 |      0 |    0 |            0 |
|                             (jump_logic_I1)                                                                              |                                                               static_region_ddr4_0_0_jump_logic |         Static |            - |          1 |          1 |       0 |    0 |      9 |      0 |      0 |    0 |            0 |
|                             MUXCY_JUMP_CARRY                                                                             |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_142 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             MUXCY_JUMP_CARRY2                                                                            |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_143 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             MUXCY_JUMP_CARRY3                                                                            |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_144 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             MUXCY_JUMP_CARRY4                                                                            |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_145 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             MUXCY_JUMP_CARRY5                                                                            |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_146 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             MUXCY_JUMP_CARRY6                                                                            |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_147 |         Static |            - |         19 |         19 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           mem_PipeRun_carry_and                                                                          |                                                            static_region_ddr4_0_0_carry_and_138 |         Static |            - |          3 |          3 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             MUXCY_I                                                                                      |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_141 |         Static |            - |          3 |          3 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           mem_wait_on_ready_N_carry_or                                                                   |                                                             static_region_ddr4_0_0_carry_or_139 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             MUXCY_I                                                                                      |                                          static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY_140 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1                                                         |                                                               static_region_ddr4_0_0_MB_AND2B1L |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                         mem_databus_ready_sel_carry_or                                                                   |                                                                 static_region_ddr4_0_0_carry_or |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           MUXCY_I                                                                                        |                                              static_region_ddr4_0_0_microblaze_v10_0_3_MB_MUXCY |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                       Reset_DFF                                                                                          |                                                              static_region_ddr4_0_0_mb_sync_bit |         Static |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|                       Using_Async_Wakeup_0.Wakeup_DFF                                                                    |                                                          static_region_ddr4_0_0_mb_sync_bit_108 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 rst_0                                                                                                    |                                                          static_region_ddr4_0_0_bd_cf8a_rst_0_0 |         Static |            - |         14 |         13 |       0 |    1 |     30 |      0 |      0 |    0 |            0 |
|                   U0                                                                                                     |                                                           static_region_ddr4_0_0_proc_sys_reset |         Static |            - |         14 |         13 |       0 |    1 |     30 |      0 |      0 |    0 |            0 |
|                     (U0)                                                                                                 |                                                           static_region_ddr4_0_0_proc_sys_reset |         Static |            - |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                     EXT_LPF                                                                                              |                                                                      static_region_ddr4_0_0_lpf |         Static |            - |          3 |          2 |       0 |    1 |      9 |      0 |      0 |    0 |            0 |
|                       (EXT_LPF)                                                                                          |                                                                      static_region_ddr4_0_0_lpf |         Static |            - |          2 |          1 |       0 |    1 |      5 |      0 |      0 |    0 |            0 |
|                       ACTIVE_HIGH_EXT.ACT_HI_EXT                                                                         |                                                                 static_region_ddr4_0_0_cdc_sync |         Static |            - |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|                     SEQ                                                                                                  |                                                             static_region_ddr4_0_0_sequence_psr |         Static |            - |         11 |         11 |       0 |    0 |     18 |      0 |      0 |    0 |            0 |
|                       (SEQ)                                                                                              |                                                             static_region_ddr4_0_0_sequence_psr |         Static |            - |          7 |          7 |       0 |    0 |     12 |      0 |      0 |    0 |            0 |
|                       SEQ_COUNTER                                                                                        |                                                                  static_region_ddr4_0_0_upcnt_n |         Static |            - |          4 |          4 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                 second_dlmb_cntlr                                                                                        |                                              static_region_ddr4_0_0_bd_cf8a_second_dlmb_cntlr_0 |         Static |            - |          5 |          5 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|                   (second_dlmb_cntlr)                                                                                    |                                              static_region_ddr4_0_0_bd_cf8a_second_dlmb_cntlr_0 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   U0                                                                                                     |                                        static_region_ddr4_0_0_lmb_bram_if_cntlr__parameterized3 |         Static |            - |          5 |          5 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|                 second_ilmb_cntlr                                                                                        |                                              static_region_ddr4_0_0_bd_cf8a_second_ilmb_cntlr_0 |         Static |            - |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|                   (second_ilmb_cntlr)                                                                                    |                                              static_region_ddr4_0_0_bd_cf8a_second_ilmb_cntlr_0 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   U0                                                                                                     |                                        static_region_ddr4_0_0_lmb_bram_if_cntlr__parameterized5 |         Static |            - |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|                 second_lmb_bram_I                                                                                        |                                              static_region_ddr4_0_0_bd_cf8a_second_lmb_bram_I_0 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      8 |      0 |    0 |            0 |
|                   U0                                                                                                     |                                       static_region_ddr4_0_0_blk_mem_gen_v8_3_6__parameterized1 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      8 |      0 |    0 |            0 |
|                     inst_blk_mem_gen                                                                                     |                                 static_region_ddr4_0_0_blk_mem_gen_v8_3_6_synth__parameterized0 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      8 |      0 |    0 |            0 |
|                       gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                              |                                          static_region_ddr4_0_0_blk_mem_gen_top__parameterized0 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      8 |      0 |    0 |            0 |
|                         valid.cstr                                                                                       |                                 static_region_ddr4_0_0_blk_mem_gen_generic_cstr__parameterized0 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      8 |      0 |    0 |            0 |
|                           ramloop[0].ram.r                                                                               |                                  static_region_ddr4_0_0_blk_mem_gen_prim_width__parameterized15 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                             prim_noinit.ram                                                                              |                                static_region_ddr4_0_0_blk_mem_gen_prim_wrapper__parameterized15 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                           ramloop[1].ram.r                                                                               |                                  static_region_ddr4_0_0_blk_mem_gen_prim_width__parameterized16 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                             prim_noinit.ram                                                                              |                                static_region_ddr4_0_0_blk_mem_gen_prim_wrapper__parameterized16 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                           ramloop[2].ram.r                                                                               |                                  static_region_ddr4_0_0_blk_mem_gen_prim_width__parameterized17 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                             prim_noinit.ram                                                                              |                                static_region_ddr4_0_0_blk_mem_gen_prim_wrapper__parameterized17 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                           ramloop[3].ram.r                                                                               |                                  static_region_ddr4_0_0_blk_mem_gen_prim_width__parameterized18 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                             prim_noinit.ram                                                                              |                                static_region_ddr4_0_0_blk_mem_gen_prim_wrapper__parameterized18 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                           ramloop[4].ram.r                                                                               |                                  static_region_ddr4_0_0_blk_mem_gen_prim_width__parameterized19 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                             prim_noinit.ram                                                                              |                                static_region_ddr4_0_0_blk_mem_gen_prim_wrapper__parameterized19 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                           ramloop[5].ram.r                                                                               |                                  static_region_ddr4_0_0_blk_mem_gen_prim_width__parameterized20 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                             prim_noinit.ram                                                                              |                                static_region_ddr4_0_0_blk_mem_gen_prim_wrapper__parameterized20 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                           ramloop[6].ram.r                                                                               |                                  static_region_ddr4_0_0_blk_mem_gen_prim_width__parameterized21 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                             prim_noinit.ram                                                                              |                                static_region_ddr4_0_0_blk_mem_gen_prim_wrapper__parameterized21 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                           ramloop[7].ram.r                                                                               |                                  static_region_ddr4_0_0_blk_mem_gen_prim_width__parameterized22 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                             prim_noinit.ram                                                                              |                                static_region_ddr4_0_0_blk_mem_gen_prim_wrapper__parameterized22 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|           u_ddr_cal_top                                                                                                  |                                                      static_region_ddr4_0_0_ddr4_v2_2_1_cal_top |         Static |            - |       6169 |       6168 |       0 |    1 |   9439 |      1 |      1 |    0 |            0 |
|             (u_ddr_cal_top)                                                                                              |                                                      static_region_ddr4_0_0_ddr4_v2_2_1_cal_top |         Static |            - |          1 |          1 |       0 |    0 |    809 |      0 |      0 |    0 |            0 |
|             u_ddr_cal                                                                                                    |                                                          static_region_ddr4_0_0_ddr4_v2_2_1_cal |         Static |            - |       4125 |       4124 |       0 |    1 |   5248 |      1 |      1 |    0 |            0 |
|               (u_ddr_cal)                                                                                                |                                                          static_region_ddr4_0_0_ddr4_v2_2_1_cal |         Static |            - |        800 |        800 |       0 |    0 |    339 |      0 |      0 |    0 |            0 |
|               DDR_XSDB_BRAM                                                                                              |                                                static_region_ddr4_0_0_ddr4_v2_2_1_cal_xsdb_bram |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                 mem_inst                                                                                                 |                                                  static_region_ddr4_0_0_ddr4_v2_2_1_cfg_mem_mod |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                   gen_mem[0].inst                                                                                        |                                                     static_region_ddr4_0_0_ddr4_v2_2_1_bram_tdp |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               U_XSDB_SLAVE                                                                                               |                                         static_region_ddr4_0_0_ddr4_v2_2_1_chipscope_xsdb_slave |         Static |            - |         29 |         29 |       0 |    0 |     85 |      0 |      0 |    0 |            0 |
|               u_ddr_cal_addr_decode                                                                                      |                                              static_region_ddr4_0_0_ddr4_v2_2_1_cal_addr_decode |         Static |            - |       3264 |       3263 |       0 |    1 |   4664 |      0 |      1 |    0 |            0 |
|                 (u_ddr_cal_addr_decode)                                                                                  |                                              static_region_ddr4_0_0_ddr4_v2_2_1_cal_addr_decode |         Static |            - |       2092 |       2091 |       0 |    1 |   3772 |      0 |      0 |    0 |            0 |
|                 u_ddr_cal_cplx                                                                                           |                                                     static_region_ddr4_0_0_ddr4_v2_2_1_cal_cplx |         Static |            - |       1165 |       1165 |       0 |    0 |    889 |      0 |      1 |    0 |            0 |
|                   (u_ddr_cal_cplx)                                                                                       |                                                     static_region_ddr4_0_0_ddr4_v2_2_1_cal_cplx |         Static |            - |        804 |        804 |       0 |    0 |    809 |      0 |      0 |    0 |            0 |
|                   u_ddr_cal_cplx_data                                                                                    |                                                static_region_ddr4_0_0_ddr4_v2_2_1_cal_cplx_data |         Static |            - |        361 |        361 |       0 |    0 |     80 |      0 |      1 |    0 |            0 |
|                 u_ddr_cal_odt                                                                                            |                                   static_region_ddr4_0_0_ddr4_v2_2_1_cal_mc_odt__parameterized0 |         Static |            - |          7 |          7 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|               u_ddr_config_rom                                                                                           |                                               static_region_ddr4_0_0_ddr4_v2_2_1_cal_config_rom |         Static |            - |          0 |          0 |       0 |    0 |     11 |      0 |      0 |    0 |            0 |
|               u_xsdb_arbiter                                                                                             |                                             static_region_ddr4_0_0_ddr4_v2_2_1_cal_xsdb_arbiter |         Static |            - |         32 |         32 |       0 |    0 |    149 |      0 |      0 |    0 |            0 |
|                 (u_xsdb_arbiter)                                                                                         |                                             static_region_ddr4_0_0_ddr4_v2_2_1_cal_xsdb_arbiter |         Static |            - |          6 |          6 |       0 |    0 |     73 |      0 |      0 |    0 |            0 |
|                 u_slave_addr_sync                                                                                        |                                     static_region_ddr4_0_0_ddr4_v2_2_1_cal_sync__parameterized0 |         Static |            - |         15 |         15 |       0 |    0 |     32 |      0 |      0 |    0 |            0 |
|                 u_slave_di_sync                                                                                          |                                     static_region_ddr4_0_0_ddr4_v2_2_1_cal_sync__parameterized1 |         Static |            - |          9 |          9 |       0 |    0 |     18 |      0 |      0 |    0 |            0 |
|                 u_slave_do_sync                                                                                          |                                     static_region_ddr4_0_0_ddr4_v2_2_1_cal_sync__parameterized3 |         Static |            - |          0 |          0 |       0 |    0 |     18 |      0 |      0 |    0 |            0 |
|                 u_slave_en_sync                                                                                          |                                                     static_region_ddr4_0_0_ddr4_v2_2_1_cal_sync |         Static |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|                 u_slave_rdy_cptd_sync                                                                                    |                                                 static_region_ddr4_0_0_ddr4_v2_2_1_cal_sync_105 |         Static |            - |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|                 u_slave_rdy_sync                                                                                         |                                     static_region_ddr4_0_0_ddr4_v2_2_1_cal_sync__parameterized2 |         Static |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|                 u_slave_we_sync                                                                                          |                                                 static_region_ddr4_0_0_ddr4_v2_2_1_cal_sync_106 |         Static |            - |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|             u_ddr_mc_pi                                                                                                  |                                                       static_region_ddr4_0_0_ddr4_v2_2_1_cal_pi |         Static |            - |       2043 |       2043 |       0 |    0 |   3382 |      0 |      0 |    0 |            0 |
|               (u_ddr_mc_pi)                                                                                              |                                                       static_region_ddr4_0_0_ddr4_v2_2_1_cal_pi |         Static |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|               rdEn[0].u_ddr_mc_rd_en_low                                                                                 |                                                    static_region_ddr4_0_0_ddr4_v2_2_1_cal_rd_en |         Static |            - |         50 |         50 |       0 |    0 |    118 |      0 |      0 |    0 |            0 |
|               rdEn[0].u_ddr_mc_rd_en_upp                                                                                 |                                                 static_region_ddr4_0_0_ddr4_v2_2_1_cal_rd_en_12 |         Static |            - |         50 |         50 |       0 |    0 |    118 |      0 |      0 |    0 |            0 |
|               rdEn[1].u_ddr_mc_rd_en_low                                                                                 |                                                 static_region_ddr4_0_0_ddr4_v2_2_1_cal_rd_en_13 |         Static |            - |         50 |         50 |       0 |    0 |    118 |      0 |      0 |    0 |            0 |
|               rdEn[1].u_ddr_mc_rd_en_upp                                                                                 |                                                 static_region_ddr4_0_0_ddr4_v2_2_1_cal_rd_en_14 |         Static |            - |         62 |         62 |       0 |    0 |    118 |      0 |      0 |    0 |            0 |
|               rdEn[2].u_ddr_mc_rd_en_low                                                                                 |                                                 static_region_ddr4_0_0_ddr4_v2_2_1_cal_rd_en_15 |         Static |            - |         50 |         50 |       0 |    0 |    118 |      0 |      0 |    0 |            0 |
|               rdEn[2].u_ddr_mc_rd_en_upp                                                                                 |                                                 static_region_ddr4_0_0_ddr4_v2_2_1_cal_rd_en_16 |         Static |            - |         50 |         50 |       0 |    0 |    118 |      0 |      0 |    0 |            0 |
|               rdEn[3].u_ddr_mc_rd_en_low                                                                                 |                                                 static_region_ddr4_0_0_ddr4_v2_2_1_cal_rd_en_17 |         Static |            - |         50 |         50 |       0 |    0 |    118 |      0 |      0 |    0 |            0 |
|               rdEn[3].u_ddr_mc_rd_en_upp                                                                                 |                                                 static_region_ddr4_0_0_ddr4_v2_2_1_cal_rd_en_18 |         Static |            - |         50 |         50 |       0 |    0 |    118 |      0 |      0 |    0 |            0 |
|               rdEn[4].u_ddr_mc_rd_en_low                                                                                 |                                                 static_region_ddr4_0_0_ddr4_v2_2_1_cal_rd_en_19 |         Static |            - |         50 |         50 |       0 |    0 |    118 |      0 |      0 |    0 |            0 |
|               rdEn[4].u_ddr_mc_rd_en_upp                                                                                 |                                                 static_region_ddr4_0_0_ddr4_v2_2_1_cal_rd_en_20 |         Static |            - |         50 |         50 |       0 |    0 |    118 |      0 |      0 |    0 |            0 |
|               rdEn[5].u_ddr_mc_rd_en_low                                                                                 |                                                 static_region_ddr4_0_0_ddr4_v2_2_1_cal_rd_en_21 |         Static |            - |         50 |         50 |       0 |    0 |    118 |      0 |      0 |    0 |            0 |
|               rdEn[5].u_ddr_mc_rd_en_upp                                                                                 |                                                 static_region_ddr4_0_0_ddr4_v2_2_1_cal_rd_en_22 |         Static |            - |         62 |         62 |       0 |    0 |    118 |      0 |      0 |    0 |            0 |
|               rdEn[6].u_ddr_mc_rd_en_low                                                                                 |                                                 static_region_ddr4_0_0_ddr4_v2_2_1_cal_rd_en_23 |         Static |            - |         50 |         50 |       0 |    0 |    118 |      0 |      0 |    0 |            0 |
|               rdEn[6].u_ddr_mc_rd_en_upp                                                                                 |                                                 static_region_ddr4_0_0_ddr4_v2_2_1_cal_rd_en_24 |         Static |            - |         50 |         50 |       0 |    0 |    118 |      0 |      0 |    0 |            0 |
|               rdEn[7].u_ddr_mc_rd_en_low                                                                                 |                                                 static_region_ddr4_0_0_ddr4_v2_2_1_cal_rd_en_25 |         Static |            - |         50 |         50 |       0 |    0 |    118 |      0 |      0 |    0 |            0 |
|               rdEn[7].u_ddr_mc_rd_en_upp                                                                                 |                                                 static_region_ddr4_0_0_ddr4_v2_2_1_cal_rd_en_26 |         Static |            - |         50 |         50 |       0 |    0 |    118 |      0 |      0 |    0 |            0 |
|               u_ddr_mc_read                                                                                              |                                                     static_region_ddr4_0_0_ddr4_v2_2_1_cal_read |         Static |            - |        629 |        629 |       0 |    0 |    283 |      0 |      0 |    0 |            0 |
|               u_ddr_mc_write                                                                                             |                                                    static_region_ddr4_0_0_ddr4_v2_2_1_cal_write |         Static |            - |        590 |        590 |       0 |    0 |   1209 |      0 |      0 |    0 |            0 |
|                 (u_ddr_mc_write)                                                                                         |                                                    static_region_ddr4_0_0_ddr4_v2_2_1_cal_write |         Static |            - |         11 |         11 |       0 |    0 |     44 |      0 |      0 |    0 |            0 |
|                 genByte[0].u_ddr_mc_wr_byte                                                                              |                                                  static_region_ddr4_0_0_ddr4_v2_2_1_cal_wr_byte |         Static |            - |          0 |          0 |       0 |    0 |    144 |      0 |      0 |    0 |            0 |
|                   genBit[0].u_ddr_mc_wr_bit                                                                              |                                                static_region_ddr4_0_0_ddr4_v2_2_1_cal_wr_bit_96 |         Static |            - |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                   genBit[1].u_ddr_mc_wr_bit                                                                              |                                                static_region_ddr4_0_0_ddr4_v2_2_1_cal_wr_bit_97 |         Static |            - |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                   genBit[2].u_ddr_mc_wr_bit                                                                              |                                                static_region_ddr4_0_0_ddr4_v2_2_1_cal_wr_bit_98 |         Static |            - |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                   genBit[3].u_ddr_mc_wr_bit                                                                              |                                                static_region_ddr4_0_0_ddr4_v2_2_1_cal_wr_bit_99 |         Static |            - |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                   genBit[4].u_ddr_mc_wr_bit                                                                              |                                               static_region_ddr4_0_0_ddr4_v2_2_1_cal_wr_bit_100 |         Static |            - |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                   genBit[5].u_ddr_mc_wr_bit                                                                              |                                               static_region_ddr4_0_0_ddr4_v2_2_1_cal_wr_bit_101 |         Static |            - |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                   genBit[6].u_ddr_mc_wr_bit                                                                              |                                               static_region_ddr4_0_0_ddr4_v2_2_1_cal_wr_bit_102 |         Static |            - |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                   genBit[7].u_ddr_mc_wr_bit                                                                              |                                               static_region_ddr4_0_0_ddr4_v2_2_1_cal_wr_bit_103 |         Static |            - |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                   u_ddr_mc_wr_dm                                                                                         |                                               static_region_ddr4_0_0_ddr4_v2_2_1_cal_wr_bit_104 |         Static |            - |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                 genByte[1].u_ddr_mc_wr_byte                                                                              |                                               static_region_ddr4_0_0_ddr4_v2_2_1_cal_wr_byte_27 |         Static |            - |          0 |          0 |       0 |    0 |    144 |      0 |      0 |    0 |            0 |
|                   genBit[0].u_ddr_mc_wr_bit                                                                              |                                                static_region_ddr4_0_0_ddr4_v2_2_1_cal_wr_bit_87 |         Static |            - |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                   genBit[1].u_ddr_mc_wr_bit                                                                              |                                                static_region_ddr4_0_0_ddr4_v2_2_1_cal_wr_bit_88 |         Static |            - |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                   genBit[2].u_ddr_mc_wr_bit                                                                              |                                                static_region_ddr4_0_0_ddr4_v2_2_1_cal_wr_bit_89 |         Static |            - |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                   genBit[3].u_ddr_mc_wr_bit                                                                              |                                                static_region_ddr4_0_0_ddr4_v2_2_1_cal_wr_bit_90 |         Static |            - |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                   genBit[4].u_ddr_mc_wr_bit                                                                              |                                                static_region_ddr4_0_0_ddr4_v2_2_1_cal_wr_bit_91 |         Static |            - |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                   genBit[5].u_ddr_mc_wr_bit                                                                              |                                                static_region_ddr4_0_0_ddr4_v2_2_1_cal_wr_bit_92 |         Static |            - |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                   genBit[6].u_ddr_mc_wr_bit                                                                              |                                                static_region_ddr4_0_0_ddr4_v2_2_1_cal_wr_bit_93 |         Static |            - |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                   genBit[7].u_ddr_mc_wr_bit                                                                              |                                                static_region_ddr4_0_0_ddr4_v2_2_1_cal_wr_bit_94 |         Static |            - |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                   u_ddr_mc_wr_dm                                                                                         |                                                static_region_ddr4_0_0_ddr4_v2_2_1_cal_wr_bit_95 |         Static |            - |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                 genByte[2].u_ddr_mc_wr_byte                                                                              |                                               static_region_ddr4_0_0_ddr4_v2_2_1_cal_wr_byte_28 |         Static |            - |          0 |          0 |       0 |    0 |    144 |      0 |      0 |    0 |            0 |
|                   genBit[0].u_ddr_mc_wr_bit                                                                              |                                                static_region_ddr4_0_0_ddr4_v2_2_1_cal_wr_bit_78 |         Static |            - |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                   genBit[1].u_ddr_mc_wr_bit                                                                              |                                                static_region_ddr4_0_0_ddr4_v2_2_1_cal_wr_bit_79 |         Static |            - |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                   genBit[2].u_ddr_mc_wr_bit                                                                              |                                                static_region_ddr4_0_0_ddr4_v2_2_1_cal_wr_bit_80 |         Static |            - |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                   genBit[3].u_ddr_mc_wr_bit                                                                              |                                                static_region_ddr4_0_0_ddr4_v2_2_1_cal_wr_bit_81 |         Static |            - |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                   genBit[4].u_ddr_mc_wr_bit                                                                              |                                                static_region_ddr4_0_0_ddr4_v2_2_1_cal_wr_bit_82 |         Static |            - |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                   genBit[5].u_ddr_mc_wr_bit                                                                              |                                                static_region_ddr4_0_0_ddr4_v2_2_1_cal_wr_bit_83 |         Static |            - |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                   genBit[6].u_ddr_mc_wr_bit                                                                              |                                                static_region_ddr4_0_0_ddr4_v2_2_1_cal_wr_bit_84 |         Static |            - |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                   genBit[7].u_ddr_mc_wr_bit                                                                              |                                                static_region_ddr4_0_0_ddr4_v2_2_1_cal_wr_bit_85 |         Static |            - |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                   u_ddr_mc_wr_dm                                                                                         |                                                static_region_ddr4_0_0_ddr4_v2_2_1_cal_wr_bit_86 |         Static |            - |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                 genByte[3].u_ddr_mc_wr_byte                                                                              |                                               static_region_ddr4_0_0_ddr4_v2_2_1_cal_wr_byte_29 |         Static |            - |          0 |          0 |       0 |    0 |    144 |      0 |      0 |    0 |            0 |
|                   genBit[0].u_ddr_mc_wr_bit                                                                              |                                                static_region_ddr4_0_0_ddr4_v2_2_1_cal_wr_bit_69 |         Static |            - |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                   genBit[1].u_ddr_mc_wr_bit                                                                              |                                                static_region_ddr4_0_0_ddr4_v2_2_1_cal_wr_bit_70 |         Static |            - |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                   genBit[2].u_ddr_mc_wr_bit                                                                              |                                                static_region_ddr4_0_0_ddr4_v2_2_1_cal_wr_bit_71 |         Static |            - |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                   genBit[3].u_ddr_mc_wr_bit                                                                              |                                                static_region_ddr4_0_0_ddr4_v2_2_1_cal_wr_bit_72 |         Static |            - |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                   genBit[4].u_ddr_mc_wr_bit                                                                              |                                                static_region_ddr4_0_0_ddr4_v2_2_1_cal_wr_bit_73 |         Static |            - |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                   genBit[5].u_ddr_mc_wr_bit                                                                              |                                                static_region_ddr4_0_0_ddr4_v2_2_1_cal_wr_bit_74 |         Static |            - |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                   genBit[6].u_ddr_mc_wr_bit                                                                              |                                                static_region_ddr4_0_0_ddr4_v2_2_1_cal_wr_bit_75 |         Static |            - |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                   genBit[7].u_ddr_mc_wr_bit                                                                              |                                                static_region_ddr4_0_0_ddr4_v2_2_1_cal_wr_bit_76 |         Static |            - |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                   u_ddr_mc_wr_dm                                                                                         |                                                static_region_ddr4_0_0_ddr4_v2_2_1_cal_wr_bit_77 |         Static |            - |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                 genByte[4].u_ddr_mc_wr_byte                                                                              |                                               static_region_ddr4_0_0_ddr4_v2_2_1_cal_wr_byte_30 |         Static |            - |          0 |          0 |       0 |    0 |    144 |      0 |      0 |    0 |            0 |
|                   genBit[0].u_ddr_mc_wr_bit                                                                              |                                                static_region_ddr4_0_0_ddr4_v2_2_1_cal_wr_bit_60 |         Static |            - |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                   genBit[1].u_ddr_mc_wr_bit                                                                              |                                                static_region_ddr4_0_0_ddr4_v2_2_1_cal_wr_bit_61 |         Static |            - |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                   genBit[2].u_ddr_mc_wr_bit                                                                              |                                                static_region_ddr4_0_0_ddr4_v2_2_1_cal_wr_bit_62 |         Static |            - |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                   genBit[3].u_ddr_mc_wr_bit                                                                              |                                                static_region_ddr4_0_0_ddr4_v2_2_1_cal_wr_bit_63 |         Static |            - |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                   genBit[4].u_ddr_mc_wr_bit                                                                              |                                                static_region_ddr4_0_0_ddr4_v2_2_1_cal_wr_bit_64 |         Static |            - |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                   genBit[5].u_ddr_mc_wr_bit                                                                              |                                                static_region_ddr4_0_0_ddr4_v2_2_1_cal_wr_bit_65 |         Static |            - |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                   genBit[6].u_ddr_mc_wr_bit                                                                              |                                                static_region_ddr4_0_0_ddr4_v2_2_1_cal_wr_bit_66 |         Static |            - |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                   genBit[7].u_ddr_mc_wr_bit                                                                              |                                                static_region_ddr4_0_0_ddr4_v2_2_1_cal_wr_bit_67 |         Static |            - |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                   u_ddr_mc_wr_dm                                                                                         |                                                static_region_ddr4_0_0_ddr4_v2_2_1_cal_wr_bit_68 |         Static |            - |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                 genByte[5].u_ddr_mc_wr_byte                                                                              |                                               static_region_ddr4_0_0_ddr4_v2_2_1_cal_wr_byte_31 |         Static |            - |          0 |          0 |       0 |    0 |    144 |      0 |      0 |    0 |            0 |
|                   genBit[0].u_ddr_mc_wr_bit                                                                              |                                                static_region_ddr4_0_0_ddr4_v2_2_1_cal_wr_bit_51 |         Static |            - |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                   genBit[1].u_ddr_mc_wr_bit                                                                              |                                                static_region_ddr4_0_0_ddr4_v2_2_1_cal_wr_bit_52 |         Static |            - |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                   genBit[2].u_ddr_mc_wr_bit                                                                              |                                                static_region_ddr4_0_0_ddr4_v2_2_1_cal_wr_bit_53 |         Static |            - |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                   genBit[3].u_ddr_mc_wr_bit                                                                              |                                                static_region_ddr4_0_0_ddr4_v2_2_1_cal_wr_bit_54 |         Static |            - |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                   genBit[4].u_ddr_mc_wr_bit                                                                              |                                                static_region_ddr4_0_0_ddr4_v2_2_1_cal_wr_bit_55 |         Static |            - |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                   genBit[5].u_ddr_mc_wr_bit                                                                              |                                                static_region_ddr4_0_0_ddr4_v2_2_1_cal_wr_bit_56 |         Static |            - |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                   genBit[6].u_ddr_mc_wr_bit                                                                              |                                                static_region_ddr4_0_0_ddr4_v2_2_1_cal_wr_bit_57 |         Static |            - |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                   genBit[7].u_ddr_mc_wr_bit                                                                              |                                                static_region_ddr4_0_0_ddr4_v2_2_1_cal_wr_bit_58 |         Static |            - |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                   u_ddr_mc_wr_dm                                                                                         |                                                static_region_ddr4_0_0_ddr4_v2_2_1_cal_wr_bit_59 |         Static |            - |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                 genByte[6].u_ddr_mc_wr_byte                                                                              |                                               static_region_ddr4_0_0_ddr4_v2_2_1_cal_wr_byte_32 |         Static |            - |          0 |          0 |       0 |    0 |    144 |      0 |      0 |    0 |            0 |
|                   genBit[0].u_ddr_mc_wr_bit                                                                              |                                                static_region_ddr4_0_0_ddr4_v2_2_1_cal_wr_bit_42 |         Static |            - |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                   genBit[1].u_ddr_mc_wr_bit                                                                              |                                                static_region_ddr4_0_0_ddr4_v2_2_1_cal_wr_bit_43 |         Static |            - |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                   genBit[2].u_ddr_mc_wr_bit                                                                              |                                                static_region_ddr4_0_0_ddr4_v2_2_1_cal_wr_bit_44 |         Static |            - |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                   genBit[3].u_ddr_mc_wr_bit                                                                              |                                                static_region_ddr4_0_0_ddr4_v2_2_1_cal_wr_bit_45 |         Static |            - |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                   genBit[4].u_ddr_mc_wr_bit                                                                              |                                                static_region_ddr4_0_0_ddr4_v2_2_1_cal_wr_bit_46 |         Static |            - |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                   genBit[5].u_ddr_mc_wr_bit                                                                              |                                                static_region_ddr4_0_0_ddr4_v2_2_1_cal_wr_bit_47 |         Static |            - |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                   genBit[6].u_ddr_mc_wr_bit                                                                              |                                                static_region_ddr4_0_0_ddr4_v2_2_1_cal_wr_bit_48 |         Static |            - |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                   genBit[7].u_ddr_mc_wr_bit                                                                              |                                                static_region_ddr4_0_0_ddr4_v2_2_1_cal_wr_bit_49 |         Static |            - |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                   u_ddr_mc_wr_dm                                                                                         |                                                static_region_ddr4_0_0_ddr4_v2_2_1_cal_wr_bit_50 |         Static |            - |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                 genByte[7].u_ddr_mc_wr_byte                                                                              |                                               static_region_ddr4_0_0_ddr4_v2_2_1_cal_wr_byte_33 |         Static |            - |        579 |        579 |       0 |    0 |    157 |      0 |      0 |    0 |            0 |
|                   genBit[0].u_ddr_mc_wr_bit                                                                              |                                                   static_region_ddr4_0_0_ddr4_v2_2_1_cal_wr_bit |         Static |            - |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                   genBit[1].u_ddr_mc_wr_bit                                                                              |                                                static_region_ddr4_0_0_ddr4_v2_2_1_cal_wr_bit_34 |         Static |            - |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                   genBit[2].u_ddr_mc_wr_bit                                                                              |                                                static_region_ddr4_0_0_ddr4_v2_2_1_cal_wr_bit_35 |         Static |            - |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                   genBit[3].u_ddr_mc_wr_bit                                                                              |                                                static_region_ddr4_0_0_ddr4_v2_2_1_cal_wr_bit_36 |         Static |            - |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                   genBit[4].u_ddr_mc_wr_bit                                                                              |                                                static_region_ddr4_0_0_ddr4_v2_2_1_cal_wr_bit_37 |         Static |            - |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                   genBit[5].u_ddr_mc_wr_bit                                                                              |                                                static_region_ddr4_0_0_ddr4_v2_2_1_cal_wr_bit_38 |         Static |            - |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                   genBit[6].u_ddr_mc_wr_bit                                                                              |                                                static_region_ddr4_0_0_ddr4_v2_2_1_cal_wr_bit_39 |         Static |            - |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                   genBit[7].u_ddr_mc_wr_bit                                                                              |                                                static_region_ddr4_0_0_ddr4_v2_2_1_cal_wr_bit_40 |         Static |            - |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                   u_ddr_mc_wr_dm                                                                                         |                                                static_region_ddr4_0_0_ddr4_v2_2_1_cal_wr_bit_41 |         Static |            - |        579 |        579 |       0 |    0 |     29 |      0 |      0 |    0 |            0 |
|           u_ddr_mc                                                                                                       |                                                           static_region_ddr4_0_0_ddr4_v2_2_1_mc |         Static |            - |       2728 |       2726 |       0 |    2 |   2620 |      0 |      0 |    0 |            0 |
|             (u_ddr_mc)                                                                                                   |                                                           static_region_ddr4_0_0_ddr4_v2_2_1_mc |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|             bgr[0].u_ddr_mc_group                                                                                        |                                                     static_region_ddr4_0_0_ddr4_v2_2_1_mc_group |         Static |            - |        572 |        571 |       0 |    1 |    581 |      0 |      0 |    0 |            0 |
|             bgr[1].u_ddr_mc_group                                                                                        |                                                   static_region_ddr4_0_0_ddr4_v2_2_1_mc_group_9 |         Static |            - |        494 |        494 |       0 |    0 |    534 |      0 |      0 |    0 |            0 |
|             bgr[2].u_ddr_mc_group                                                                                        |                                                  static_region_ddr4_0_0_ddr4_v2_2_1_mc_group_10 |         Static |            - |        494 |        494 |       0 |    0 |    533 |      0 |      0 |    0 |            0 |
|             bgr[3].u_ddr_mc_group                                                                                        |                                                  static_region_ddr4_0_0_ddr4_v2_2_1_mc_group_11 |         Static |            - |        491 |        491 |       0 |    0 |    533 |      0 |      0 |    0 |            0 |
|             u_ddr_mc_act_timer                                                                                           |                                                 static_region_ddr4_0_0_ddr4_v2_2_1_mc_act_timer |         Static |            - |         13 |         12 |       0 |    1 |     11 |      0 |      0 |    0 |            0 |
|               (u_ddr_mc_act_timer)                                                                                       |                                                 static_region_ddr4_0_0_ddr4_v2_2_1_mc_act_timer |         Static |            - |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|               rr[0].u__ddr_mc_act_rank                                                                                   |                                                  static_region_ddr4_0_0_ddr4_v2_2_1_mc_act_rank |         Static |            - |         12 |         11 |       0 |    1 |      7 |      0 |      0 |    0 |            0 |
|             u_ddr_mc_arb_a                                                                                               |                                                     static_region_ddr4_0_0_ddr4_v2_2_1_mc_arb_a |         Static |            - |         79 |         79 |       0 |    0 |      8 |      0 |      0 |    0 |            0 |
|             u_ddr_mc_arb_c                                                                                               |                                                     static_region_ddr4_0_0_ddr4_v2_2_1_mc_arb_c |         Static |            - |        154 |        154 |       0 |    0 |     13 |      0 |      0 |    0 |            0 |
|             u_ddr_mc_arb_mux_p                                                                                           |                                                 static_region_ddr4_0_0_ddr4_v2_2_1_mc_arb_mux_p |         Static |            - |        163 |        163 |       0 |    0 |    151 |      0 |      0 |    0 |            0 |
|               (u_ddr_mc_arb_mux_p)                                                                                       |                                                 static_region_ddr4_0_0_ddr4_v2_2_1_mc_arb_mux_p |         Static |            - |        125 |        125 |       0 |    0 |    144 |      0 |      0 |    0 |            0 |
|               u_ddr_mc_arb_p                                                                                             |                                                     static_region_ddr4_0_0_ddr4_v2_2_1_mc_arb_p |         Static |            - |         38 |         38 |       0 |    0 |      7 |      0 |      0 |    0 |            0 |
|             u_ddr_mc_ctl                                                                                                 |                                                       static_region_ddr4_0_0_ddr4_v2_2_1_mc_ctl |         Static |            - |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|               (u_ddr_mc_ctl)                                                                                             |                                                       static_region_ddr4_0_0_ddr4_v2_2_1_mc_ctl |         Static |            - |          3 |          3 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|               u_ddr_mc_odt                                                                                               |                                                   static_region_ddr4_0_0_ddr4_v2_2_1_cal_mc_odt |         Static |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|             u_ddr_mc_periodic                                                                                            |                                                  static_region_ddr4_0_0_ddr4_v2_2_1_mc_periodic |         Static |            - |         43 |         43 |       0 |    0 |     54 |      0 |      0 |    0 |            0 |
|             u_ddr_mc_rd_wr                                                                                               |                                                     static_region_ddr4_0_0_ddr4_v2_2_1_mc_rd_wr |         Static |            - |        107 |        107 |       0 |    0 |    106 |      0 |      0 |    0 |            0 |
|               (u_ddr_mc_rd_wr)                                                                                           |                                                     static_region_ddr4_0_0_ddr4_v2_2_1_mc_rd_wr |         Static |            - |         90 |         90 |       0 |    0 |     94 |      0 |      0 |    0 |            0 |
|               wtrs[0].u_ddr_mc_wtr                                                                                       |                                                       static_region_ddr4_0_0_ddr4_v2_2_1_mc_wtr |         Static |            - |         17 |         17 |       0 |    0 |     12 |      0 |      0 |    0 |            0 |
|             u_ddr_mc_ref                                                                                                 |                                                       static_region_ddr4_0_0_ddr4_v2_2_1_mc_ref |         Static |            - |        115 |        115 |       0 |    0 |     91 |      0 |      0 |    0 |            0 |
|           u_ddr_ui                                                                                                       |                                                           static_region_ddr4_0_0_ddr4_v2_2_1_ui |         Static |            - |       2004 |       1252 |     752 |    0 |   2472 |      0 |      0 |    0 |            0 |
|             (u_ddr_ui)                                                                                                   |                                                           static_region_ddr4_0_0_ddr4_v2_2_1_ui |         Static |            - |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|             u_ddr_ui_cmd                                                                                                 |                                                       static_region_ddr4_0_0_ddr4_v2_2_1_ui_cmd |         Static |            - |         26 |         26 |       0 |    0 |     59 |      0 |      0 |    0 |            0 |
|             u_ddr_ui_rd_data                                                                                             |                                                   static_region_ddr4_0_0_ddr4_v2_2_1_ui_rd_data |         Static |            - |        954 |        594 |     360 |    0 |   1202 |      0 |      0 |    0 |            0 |
|             u_ddr_ui_wr_data                                                                                             |                                                   static_region_ddr4_0_0_ddr4_v2_2_1_ui_wr_data |         Static |            - |       1024 |        632 |     392 |    0 |   1208 |      0 |      0 |    0 |            0 |
|           u_en_vtc_sync                                                                                                  |                                     static_region_ddr4_0_0_ddr4_v2_2_1_cal_sync__parameterized4 |         Static |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|           u_fab_rst_sync                                                                                                 |                                   static_region_ddr4_0_0_ddr4_v2_2_1_cal_sync__parameterized4_0 |         Static |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|           u_io_addr_strobe_lvl_sync                                                                                      |                                     static_region_ddr4_0_0_ddr4_v2_2_1_cal_sync__parameterized9 |         Static |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|           u_io_addr_sync                                                                                                 |                                     static_region_ddr4_0_0_ddr4_v2_2_1_cal_sync__parameterized8 |         Static |            - |       1265 |       1265 |       0 |    0 |     64 |      0 |      0 |    0 |            0 |
|           u_io_read_data_sync                                                                                            |                                     static_region_ddr4_0_0_ddr4_v2_2_1_cal_sync__parameterized5 |         Static |            - |          0 |          0 |       0 |    0 |     64 |      0 |      0 |    0 |            0 |
|           u_io_ready_lvl_sync                                                                                            |                                     static_region_ddr4_0_0_ddr4_v2_2_1_cal_sync__parameterized6 |         Static |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|           u_io_write_data_sync                                                                                           |                                   static_region_ddr4_0_0_ddr4_v2_2_1_cal_sync__parameterized8_1 |         Static |            - |         38 |         38 |       0 |    0 |     64 |      0 |      0 |    0 |            0 |
|           u_io_write_strobe_sync                                                                                         |                                   static_region_ddr4_0_0_ddr4_v2_2_1_cal_sync__parameterized9_2 |         Static |            - |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|           u_mig_ddr4_phy                                                                                                 |                                                                      static_region_ddr4_0_0_phy |         Static |            - |        378 |        378 |       0 |    0 |    303 |      0 |      0 |    0 |            0 |
|             (u_mig_ddr4_phy)                                                                                             |                                                                      static_region_ddr4_0_0_phy |         Static |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|             inst                                                                                                         |                                                                 static_region_ddr4_0_0_phy_ddr4 |         Static |            - |        372 |        372 |       0 |    0 |    303 |      0 |      0 |    0 |            0 |
|               (inst)                                                                                                     |                                                                 static_region_ddr4_0_0_phy_ddr4 |         Static |            - |        358 |        358 |       0 |    0 |    302 |      0 |      0 |    0 |            0 |
|               generate_block1.u_ddr_xiphy                                                                                |                                                                           ddr4_phy_v2_2_0_xiphy |         Static |            - |         11 |         11 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper                                                      |                                                              ddr4_phy_v2_2_0_xiphy_byte_wrapper |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   (byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper)                                                  |                                                              ddr4_phy_v2_2_0_xiphy_byte_wrapper |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                        |                                                      ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_152 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                        |                                                      ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_153 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                        |                                                      ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_154 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                        |                                                      ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_155 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                        |                                                      ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_156 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                        |                                      ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_157 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                        |                                                      ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_158 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                        |                                                      ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_159 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                        |                                                      ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_160 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                        |                                                      ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_161 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                                             |                                                       ddr4_phy_v2_2_0_xiphy_control_wrapper_162 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                                             |                                       ddr4_phy_v2_2_0_xiphy_control_wrapper__parameterized0_163 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                                                            |                                                      ddr4_phy_v2_2_0_xiphy_tristate_wrapper_164 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                                                            |                                                      ddr4_phy_v2_2_0_xiphy_tristate_wrapper_165 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   u_xiphy_riuor                                                                                          |                                                         ddr4_phy_v2_2_0_xiphy_riuor_wrapper_166 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper                                                     |                                                            ddr4_phy_v2_2_0_xiphy_byte_wrapper_7 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   (byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper)                                                 |                                                            ddr4_phy_v2_2_0_xiphy_byte_wrapper_7 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                        |                                                      ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_137 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                        |                                                      ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_138 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                        |                                                      ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_139 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                        |                                                      ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_140 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                        |                                                      ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_141 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                        |                                      ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_142 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                        |                                                      ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_143 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                        |                                                      ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_144 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                        |                                                      ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_145 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                        |                                                      ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_146 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                                             |                                                       ddr4_phy_v2_2_0_xiphy_control_wrapper_147 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                                             |                                       ddr4_phy_v2_2_0_xiphy_control_wrapper__parameterized0_148 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                                                            |                                                      ddr4_phy_v2_2_0_xiphy_tristate_wrapper_149 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                                                            |                                                      ddr4_phy_v2_2_0_xiphy_tristate_wrapper_150 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   u_xiphy_riuor                                                                                          |                                                         ddr4_phy_v2_2_0_xiphy_riuor_wrapper_151 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper                                                     |                                                            ddr4_phy_v2_2_0_xiphy_byte_wrapper_8 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   (byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper)                                                 |                                                            ddr4_phy_v2_2_0_xiphy_byte_wrapper_8 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                        |                                                      ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_122 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                        |                                                      ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_123 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                        |                                                      ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_124 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                        |                                                      ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_125 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                        |                                                      ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_126 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                        |                                      ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_127 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                        |                                                      ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_128 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                        |                                                      ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_129 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                        |                                                      ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_130 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                        |                                                      ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_131 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                                             |                                                       ddr4_phy_v2_2_0_xiphy_control_wrapper_132 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                                             |                                       ddr4_phy_v2_2_0_xiphy_control_wrapper__parameterized0_133 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                                                            |                                                      ddr4_phy_v2_2_0_xiphy_tristate_wrapper_134 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                                                            |                                                      ddr4_phy_v2_2_0_xiphy_tristate_wrapper_135 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   u_xiphy_riuor                                                                                          |                                                         ddr4_phy_v2_2_0_xiphy_riuor_wrapper_136 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper                                                      |                                                            ddr4_phy_v2_2_0_xiphy_byte_wrapper_9 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   (byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper)                                                  |                                                            ddr4_phy_v2_2_0_xiphy_byte_wrapper_9 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                        |                                                      ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_107 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                        |                                                      ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_108 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                        |                                                      ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_109 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                        |                                                      ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_110 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                        |                                                      ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_111 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                        |                                      ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_112 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                        |                                                      ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_113 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                        |                                                      ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_114 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                        |                                                      ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_115 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                        |                                                      ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_116 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                                             |                                                       ddr4_phy_v2_2_0_xiphy_control_wrapper_117 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                                             |                                       ddr4_phy_v2_2_0_xiphy_control_wrapper__parameterized0_118 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                                                            |                                                      ddr4_phy_v2_2_0_xiphy_tristate_wrapper_119 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                                                            |                                                      ddr4_phy_v2_2_0_xiphy_tristate_wrapper_120 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   u_xiphy_riuor                                                                                          |                                                         ddr4_phy_v2_2_0_xiphy_riuor_wrapper_121 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper                                                      |                                                           ddr4_phy_v2_2_0_xiphy_byte_wrapper_10 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   (byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper)                                                  |                                                           ddr4_phy_v2_2_0_xiphy_byte_wrapper_10 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                        |                                                       ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_92 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                        |                                                       ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_93 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                        |                                                       ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_94 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                        |                                                       ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_95 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                        |                                                       ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_96 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                        |                                       ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_97 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                        |                                                       ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_98 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                        |                                                       ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_99 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                        |                                                      ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_100 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                        |                                                      ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_101 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                                             |                                                       ddr4_phy_v2_2_0_xiphy_control_wrapper_102 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                                             |                                       ddr4_phy_v2_2_0_xiphy_control_wrapper__parameterized0_103 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                                                            |                                                      ddr4_phy_v2_2_0_xiphy_tristate_wrapper_104 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                                                            |                                                      ddr4_phy_v2_2_0_xiphy_tristate_wrapper_105 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   u_xiphy_riuor                                                                                          |                                                         ddr4_phy_v2_2_0_xiphy_riuor_wrapper_106 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper                                                      |                                                           ddr4_phy_v2_2_0_xiphy_byte_wrapper_11 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   (byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper)                                                  |                                                           ddr4_phy_v2_2_0_xiphy_byte_wrapper_11 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                        |                                                       ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_77 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                        |                                                       ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_78 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                        |                                                       ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_79 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                        |                                                       ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_80 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                        |                                                       ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_81 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                        |                                       ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_82 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                        |                                                       ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_83 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                        |                                                       ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_84 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                        |                                                       ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_85 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                        |                                                       ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_86 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                                             |                                                        ddr4_phy_v2_2_0_xiphy_control_wrapper_87 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                                             |                                        ddr4_phy_v2_2_0_xiphy_control_wrapper__parameterized0_88 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                                                            |                                                       ddr4_phy_v2_2_0_xiphy_tristate_wrapper_89 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                                                            |                                                       ddr4_phy_v2_2_0_xiphy_tristate_wrapper_90 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   u_xiphy_riuor                                                                                          |                                                          ddr4_phy_v2_2_0_xiphy_riuor_wrapper_91 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper                                                      |                                                           ddr4_phy_v2_2_0_xiphy_byte_wrapper_12 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   (byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper)                                                  |                                                           ddr4_phy_v2_2_0_xiphy_byte_wrapper_12 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                        |                                                       ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_62 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                        |                                                       ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_63 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                        |                                                       ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_64 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                        |                                                       ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_65 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                        |                                                       ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_66 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                        |                                       ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_67 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                        |                                                       ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_68 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                        |                                                       ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_69 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                        |                                                       ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_70 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                        |                                                       ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_71 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                                             |                                                        ddr4_phy_v2_2_0_xiphy_control_wrapper_72 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                                             |                                        ddr4_phy_v2_2_0_xiphy_control_wrapper__parameterized0_73 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                                                            |                                                       ddr4_phy_v2_2_0_xiphy_tristate_wrapper_74 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                                                            |                                                       ddr4_phy_v2_2_0_xiphy_tristate_wrapper_75 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   u_xiphy_riuor                                                                                          |                                                          ddr4_phy_v2_2_0_xiphy_riuor_wrapper_76 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper                                                      |                                              ddr4_phy_v2_2_0_xiphy_byte_wrapper__parameterized0 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   (byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper)                                                  |                                              ddr4_phy_v2_2_0_xiphy_byte_wrapper__parameterized0 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                        |                                       ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_48 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                        |                                       ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_49 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                        |                                       ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_50 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                        |                                       ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_51 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                        |                                       ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_52 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                        |                                       ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_53 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                        |                                       ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_54 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                        |                                       ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_55 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                        |                                       ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_56 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                                             |                                        ddr4_phy_v2_2_0_xiphy_control_wrapper__parameterized1_57 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                                             |                                        ddr4_phy_v2_2_0_xiphy_control_wrapper__parameterized1_58 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                                                            |                                                       ddr4_phy_v2_2_0_xiphy_tristate_wrapper_59 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                                                            |                                                       ddr4_phy_v2_2_0_xiphy_tristate_wrapper_60 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   u_xiphy_riuor                                                                                          |                                                          ddr4_phy_v2_2_0_xiphy_riuor_wrapper_61 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper                                                      |                                              ddr4_phy_v2_2_0_xiphy_byte_wrapper__parameterized1 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   (byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper)                                                  |                                              ddr4_phy_v2_2_0_xiphy_byte_wrapper__parameterized1 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                        |                                       ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_32 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                        |                                       ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_33 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                        |                                       ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_34 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                        |                                       ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_35 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                        |                                       ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_36 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                        |                                       ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_37 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                        |                                       ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_38 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                        |                                       ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_39 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                        |                                       ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_40 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                        |                                       ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_41 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                        |                                       ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_42 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                                             |                                        ddr4_phy_v2_2_0_xiphy_control_wrapper__parameterized1_43 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                                             |                                        ddr4_phy_v2_2_0_xiphy_control_wrapper__parameterized1_44 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                                                            |                                                       ddr4_phy_v2_2_0_xiphy_tristate_wrapper_45 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                                                            |                                                       ddr4_phy_v2_2_0_xiphy_tristate_wrapper_46 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   u_xiphy_riuor                                                                                          |                                                          ddr4_phy_v2_2_0_xiphy_riuor_wrapper_47 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper                                                      |                                              ddr4_phy_v2_2_0_xiphy_byte_wrapper__parameterized2 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   (byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper)                                                  |                                              ddr4_phy_v2_2_0_xiphy_byte_wrapper__parameterized2 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                        |                                       ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_23 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                        |                                          ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                        |                                       ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_24 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                        |                                       ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_25 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                        |                                       ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_26 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                        |                                       ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_27 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                                             |                                           ddr4_phy_v2_2_0_xiphy_control_wrapper__parameterized1 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                                             |                                        ddr4_phy_v2_2_0_xiphy_control_wrapper__parameterized1_28 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                                                            |                                                       ddr4_phy_v2_2_0_xiphy_tristate_wrapper_29 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                                                            |                                                       ddr4_phy_v2_2_0_xiphy_tristate_wrapper_30 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   u_xiphy_riuor                                                                                          |                                                          ddr4_phy_v2_2_0_xiphy_riuor_wrapper_31 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper                                                      |                                                           ddr4_phy_v2_2_0_xiphy_byte_wrapper_13 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   (byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper)                                                  |                                                           ddr4_phy_v2_2_0_xiphy_byte_wrapper_13 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                        |                                                          ddr4_phy_v2_2_0_xiphy_bitslice_wrapper |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                        |                                                       ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_14 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                        |                                                       ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_15 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                        |                                                       ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_16 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                        |                                                       ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_17 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                        |                                          ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                        |                                                       ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_18 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                        |                                                       ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_19 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                        |                                                       ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_20 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                        |                                                       ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_21 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                                             |                                                           ddr4_phy_v2_2_0_xiphy_control_wrapper |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                                             |                                           ddr4_phy_v2_2_0_xiphy_control_wrapper__parameterized0 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                                                            |                                                          ddr4_phy_v2_2_0_xiphy_tristate_wrapper |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                                                            |                                                       ddr4_phy_v2_2_0_xiphy_tristate_wrapper_22 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   u_xiphy_riuor                                                                                          |                                                             ddr4_phy_v2_2_0_xiphy_riuor_wrapper |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               u_ddr4_phy_pll                                                                                             |                                                                             ddr4_phy_v2_2_0_pll |         Static |            - |          3 |          3 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|               u_ddr_iob                                                                                                  |                                                                             ddr4_phy_v2_2_0_iob |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 genByte[0].u_ddr_iob_byte                                                                                |                                                                        ddr4_phy_v2_2_0_iob_byte |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 genByte[10].u_ddr_iob_byte                                                                               |                                                                      ddr4_phy_v2_2_0_iob_byte_0 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 genByte[11].u_ddr_iob_byte                                                                               |                                                                      ddr4_phy_v2_2_0_iob_byte_1 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 genByte[1].u_ddr_iob_byte                                                                                |                                                                      ddr4_phy_v2_2_0_iob_byte_2 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 genByte[2].u_ddr_iob_byte                                                                                |                                                                      ddr4_phy_v2_2_0_iob_byte_3 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 genByte[3].u_ddr_iob_byte                                                                                |                                                                      ddr4_phy_v2_2_0_iob_byte_4 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 genByte[4].u_ddr_iob_byte                                                                                |                                                                      ddr4_phy_v2_2_0_iob_byte_5 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 genByte[5].u_ddr_iob_byte                                                                                |                                                        ddr4_phy_v2_2_0_iob_byte__parameterized0 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 genByte[6].u_ddr_iob_byte                                                                                |                                                        ddr4_phy_v2_2_0_iob_byte__parameterized1 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 genByte[7].u_ddr_iob_byte                                                                                |                                                        ddr4_phy_v2_2_0_iob_byte__parameterized2 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 genByte[8].u_ddr_iob_byte                                                                                |                                                                      ddr4_phy_v2_2_0_iob_byte_6 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|           u_phy2clb_bisc_complete_sync                                                                                   |                                   static_region_ddr4_0_0_ddr4_v2_2_1_cal_sync__parameterized4_3 |         Static |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|           u_phy2clb_fixdly_rdy_low                                                                                       |                                     static_region_ddr4_0_0_ddr4_v2_2_1_cal_sync__parameterized7 |         Static |            - |          0 |          0 |       0 |    0 |     40 |      0 |      0 |    0 |            0 |
|           u_phy2clb_fixdly_rdy_upp                                                                                       |                                   static_region_ddr4_0_0_ddr4_v2_2_1_cal_sync__parameterized7_4 |         Static |            - |          0 |          0 |       0 |    0 |     40 |      0 |      0 |    0 |            0 |
|           u_phy2clb_phy_rdy_low                                                                                          |                                   static_region_ddr4_0_0_ddr4_v2_2_1_cal_sync__parameterized7_5 |         Static |            - |          0 |          0 |       0 |    0 |     40 |      0 |      0 |    0 |            0 |
|           u_phy2clb_phy_rdy_upp                                                                                          |                                   static_region_ddr4_0_0_ddr4_v2_2_1_cal_sync__parameterized7_6 |         Static |            - |          0 |          0 |       0 |    0 |     40 |      0 |      0 |    0 |            0 |
|           u_phy2clb_phy_ready_sync                                                                                       |                                   static_region_ddr4_0_0_ddr4_v2_2_1_cal_sync__parameterized4_7 |         Static |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|           u_riu2clb_valid_sync                                                                                           |                                   static_region_ddr4_0_0_ddr4_v2_2_1_cal_sync__parameterized7_8 |         Static |            - |          0 |          0 |       0 |    0 |     40 |      0 |      0 |    0 |            0 |
|         u_ddr_axi                                                                                                        |                                                          static_region_ddr4_0_0_ddr4_v2_2_1_axi |         Static |            - |       1461 |        947 |       0 |  514 |   1376 |      0 |      0 |    0 |            0 |
|           (u_ddr_axi)                                                                                                    |                                                          static_region_ddr4_0_0_ddr4_v2_2_1_axi |         Static |            - |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|           axi_ar_channel_0                                                                                               |                                               static_region_ddr4_0_0_ddr4_v2_2_1_axi_ar_channel |         Static |            - |        117 |        117 |       0 |    0 |     80 |      0 |      0 |    0 |            0 |
|             (axi_ar_channel_0)                                                                                           |                                               static_region_ddr4_0_0_ddr4_v2_2_1_axi_ar_channel |         Static |            - |          0 |          0 |       0 |    0 |     43 |      0 |      0 |    0 |            0 |
|             ar_cmd_fsm_0                                                                                                 |                                                  static_region_ddr4_0_0_ddr4_v2_2_1_axi_cmd_fsm |         Static |            - |        117 |        117 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|             axi_mc_cmd_translator_0                                                                                      |                           static_region_ddr4_0_0_ddr4_v2_2_1_axi_cmd_translator__parameterized0 |         Static |            - |          0 |          0 |       0 |    0 |     36 |      0 |      0 |    0 |            0 |
|               axi_mc_incr_cmd_0                                                                                          |                                 static_region_ddr4_0_0_ddr4_v2_2_1_axi_incr_cmd__parameterized0 |         Static |            - |          0 |          0 |       0 |    0 |     36 |      0 |      0 |    0 |            0 |
|           axi_aw_channel_0                                                                                               |                                               static_region_ddr4_0_0_ddr4_v2_2_1_axi_aw_channel |         Static |            - |        118 |        118 |       0 |    0 |     78 |      0 |      0 |    0 |            0 |
|             (axi_aw_channel_0)                                                                                           |                                               static_region_ddr4_0_0_ddr4_v2_2_1_axi_aw_channel |         Static |            - |          0 |          0 |       0 |    0 |     41 |      0 |      0 |    0 |            0 |
|             aw_cmd_fsm_0                                                                                                 |                                               static_region_ddr4_0_0_ddr4_v2_2_1_axi_wr_cmd_fsm |         Static |            - |        118 |        118 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|             axi_mc_cmd_translator_0                                                                                      |                                           static_region_ddr4_0_0_ddr4_v2_2_1_axi_cmd_translator |         Static |            - |          0 |          0 |       0 |    0 |     36 |      0 |      0 |    0 |            0 |
|               axi_mc_incr_cmd_0                                                                                          |                                                 static_region_ddr4_0_0_ddr4_v2_2_1_axi_incr_cmd |         Static |            - |          0 |          0 |       0 |    0 |     36 |      0 |      0 |    0 |            0 |
|           axi_b_channel_0                                                                                                |                                                static_region_ddr4_0_0_ddr4_v2_2_1_axi_b_channel |         Static |            - |          9 |          9 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|             bid_fifo_0                                                                                                   |                                                     static_region_ddr4_0_0_ddr4_v2_2_1_axi_fifo |         Static |            - |          9 |          9 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|           axi_cmd_arbiter_0                                                                                              |                                              static_region_ddr4_0_0_ddr4_v2_2_1_axi_cmd_arbiter |         Static |            - |         27 |         27 |       0 |    0 |     31 |      0 |      0 |    0 |            0 |
|           axi_r_channel_0                                                                                                |                                                static_region_ddr4_0_0_ddr4_v2_2_1_axi_r_channel |         Static |            - |        546 |         32 |       0 |  514 |     26 |      0 |      0 |    0 |            0 |
|             (axi_r_channel_0)                                                                                            |                                                static_region_ddr4_0_0_ddr4_v2_2_1_axi_r_channel |         Static |            - |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|             rd_data_fifo_0                                                                                               |                                     static_region_ddr4_0_0_ddr4_v2_2_1_axi_fifo__parameterized0 |         Static |            - |        535 |         22 |       0 |  513 |     16 |      0 |      0 |    0 |            0 |
|             transaction_fifo_0                                                                                           |                                     static_region_ddr4_0_0_ddr4_v2_2_1_axi_fifo__parameterized1 |         Static |            - |         11 |         10 |       0 |    1 |      6 |      0 |      0 |    0 |            0 |
|           axi_w_channel_0                                                                                                |                                                static_region_ddr4_0_0_ddr4_v2_2_1_axi_w_channel |         Static |            - |        644 |        644 |       0 |    0 |   1155 |      0 |      0 |    0 |            0 |
|     decouple_resetn                                                                                                      |                                                                 static_region_decouple_resetn_0 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|     pr_decoupler_0                                                                                                       |                                                                  static_region_pr_decoupler_0_0 |         Static |            - |         20 |         20 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|       U0                                                                                                                 |                               static_region_pr_decoupler_0_0_prd_static_region_pr_decoupler_0_0 |         Static |            - |         20 |         20 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|         i_axi_lite_if                                                                                                    |                                                      static_region_pr_decoupler_0_0_axi_lite_if |         Static |            - |         20 |         20 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|     pr_region                                                                                                            |                                                                             pr_region_2_wrapper | Reconfigurable |          634 |      74711 |      74027 |       0 |  684 |  46408 |    608 |      4 |    0 |          243 |
|       (pr_region)                                                                                                        |                                                                             pr_region_2_wrapper | Reconfigurable |            - |         42 |         42 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|       pr_region_2_i                                                                                                      |                                                                                     pr_region_2 | Reconfigurable |            - |      74669 |      73985 |       0 |  684 |  46408 |    608 |      4 |    0 |          243 |
|         (pr_region_2_i)                                                                                                  |                                                                                     pr_region_2 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|         axi_interconnect_0                                                                                               |                                                                pr_region_2_axi_interconnect_0_0 | Reconfigurable |            - |        139 |        139 |       0 |    0 |    209 |      0 |      0 |    0 |            0 |
|           s00_couplers                                                                                                   |                                                                        s00_couplers_imp_171H8LY | Reconfigurable |            - |         16 |         16 |       0 |    0 |    104 |      0 |      0 |    0 |            0 |
|             s00_regslice                                                                                                 |                                                                      pr_region_2_s00_regslice_0 | Reconfigurable |            - |         16 |         16 |       0 |    0 |    104 |      0 |      0 |    0 |            0 |
|               inst                                                                                                       |                       pr_region_2_s00_regslice_0__axi_register_slice_v2_1_13_axi_register_slice | Reconfigurable |            - |         16 |         16 |       0 |    0 |    104 |      0 |      0 |    0 |            0 |
|                 ar_pipe                                                                                                  |                      pr_region_2_s00_regslice_0__axi_register_slice_v2_1_13_axic_register_slice | Reconfigurable |            - |          3 |          3 |       0 |    0 |     12 |      0 |      0 |    0 |            0 |
|                 aw_pipe                                                                                                  |                    pr_region_2_s00_regslice_0__axi_register_slice_v2_1_13_axic_register_slice_0 | Reconfigurable |            - |          4 |          4 |       0 |    0 |     13 |      0 |      0 |    0 |            0 |
|                 b_pipe                                                                                                   |      pr_region_2_s00_regslice_0__axi_register_slice_v2_1_13_axic_register_slice__parameterized1 | Reconfigurable |            - |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|                 r_pipe                                                                                                   |      pr_region_2_s00_regslice_0__axi_register_slice_v2_1_13_axic_register_slice__parameterized2 | Reconfigurable |            - |          3 |          3 |       0 |    0 |     36 |      0 |      0 |    0 |            0 |
|                 w_pipe                                                                                                   |      pr_region_2_s00_regslice_0__axi_register_slice_v2_1_13_axic_register_slice__parameterized0 | Reconfigurable |            - |          4 |          4 |       0 |    0 |     39 |      0 |      0 |    0 |            0 |
|           xbar                                                                                                           |                                                                              pr_region_2_xbar_0 | Reconfigurable |            - |        123 |        123 |       0 |    0 |    105 |      0 |      0 |    0 |            0 |
|             inst                                                                                                         |                                           pr_region_2_xbar_0__axi_crossbar_v2_1_14_axi_crossbar | Reconfigurable |            - |        123 |        123 |       0 |    0 |    105 |      0 |      0 |    0 |            0 |
|               gen_sasd.crossbar_sasd_0                                                                                   |                                          pr_region_2_xbar_0__axi_crossbar_v2_1_14_crossbar_sasd | Reconfigurable |            - |        123 |        123 |       0 |    0 |    105 |      0 |      0 |    0 |            0 |
|                 (gen_sasd.crossbar_sasd_0)                                                                               |                                          pr_region_2_xbar_0__axi_crossbar_v2_1_14_crossbar_sasd | Reconfigurable |            - |          3 |          3 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                 addr_arbiter_inst                                                                                        |                                      pr_region_2_xbar_0__axi_crossbar_v2_1_14_addr_arbiter_sasd | Reconfigurable |            - |         38 |         38 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                 gen_decerr.decerr_slave_inst                                                                             |                                           pr_region_2_xbar_0__axi_crossbar_v2_1_14_decerr_slave | Reconfigurable |            - |         10 |         10 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|                 reg_slice_r                                                                                              |                              pr_region_2_xbar_0__axi_register_slice_v2_1_13_axic_register_slice | Reconfigurable |            - |         71 |         71 |       0 |    0 |     74 |      0 |      0 |    0 |            0 |
|                 splitter_ar                                                                                              |                               pr_region_2_xbar_0__axi_crossbar_v2_1_14_splitter__parameterized0 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|                 splitter_aw                                                                                              |                                               pr_region_2_xbar_0__axi_crossbar_v2_1_14_splitter | Reconfigurable |            - |          1 |          1 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|         axi_interconnect_1                                                                                               |                                                                pr_region_2_axi_interconnect_1_0 | Reconfigurable |            - |       2364 |       2228 |       0 |  136 |   4389 |      0 |      0 |    0 |            0 |
|           m00_couplers                                                                                                   |                                                                        m00_couplers_imp_1MFGHXK | Reconfigurable |            - |        155 |        155 |       0 |    0 |    747 |      0 |      0 |    0 |            0 |
|             m00_regslice                                                                                                 |                                                                      pr_region_2_m00_regslice_0 | Reconfigurable |            - |        155 |        155 |       0 |    0 |    747 |      0 |      0 |    0 |            0 |
|               inst                                                                                                       |                       pr_region_2_m00_regslice_0__axi_register_slice_v2_1_13_axi_register_slice | Reconfigurable |            - |        155 |        155 |       0 |    0 |    747 |      0 |      0 |    0 |            0 |
|                 ar_pipe                                                                                                  |                      pr_region_2_m00_regslice_0__axi_register_slice_v2_1_13_axic_register_slice | Reconfigurable |            - |          3 |          3 |       0 |    0 |     92 |      0 |      0 |    0 |            0 |
|                 aw_pipe                                                                                                  |                    pr_region_2_m00_regslice_0__axi_register_slice_v2_1_13_axic_register_slice_0 | Reconfigurable |            - |          4 |          4 |       0 |    0 |     93 |      0 |      0 |    0 |            0 |
|                 b_pipe                                                                                                   |      pr_region_2_m00_regslice_0__axi_register_slice_v2_1_13_axic_register_slice__parameterized1 | Reconfigurable |            - |          3 |          3 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                 r_pipe                                                                                                   |      pr_region_2_m00_regslice_0__axi_register_slice_v2_1_13_axic_register_slice__parameterized2 | Reconfigurable |            - |         69 |         69 |       0 |    0 |    266 |      0 |      0 |    0 |            0 |
|                 w_pipe                                                                                                   |      pr_region_2_m00_regslice_0__axi_register_slice_v2_1_13_axic_register_slice__parameterized0 | Reconfigurable |            - |         77 |         77 |       0 |    0 |    293 |      0 |      0 |    0 |            0 |
|           s00_couplers                                                                                                   |                                                                         s00_couplers_imp_HD3YL4 | Reconfigurable |            - |        819 |        753 |       0 |   66 |   1543 |      0 |      0 |    0 |            0 |
|             auto_rs                                                                                                      |                                                                           pr_region_2_auto_rs_0 | Reconfigurable |            - |         51 |         51 |       0 |    0 |    296 |      0 |      0 |    0 |            0 |
|               inst                                                                                                       |                            pr_region_2_auto_rs_0__axi_register_slice_v2_1_13_axi_register_slice | Reconfigurable |            - |         51 |         51 |       0 |    0 |    296 |      0 |      0 |    0 |            0 |
|                 ar_pipe                                                                                                  |                           pr_region_2_auto_rs_0__axi_register_slice_v2_1_13_axic_register_slice | Reconfigurable |            - |          3 |          3 |       0 |    0 |     72 |      0 |      0 |    0 |            0 |
|                 aw_pipe                                                                                                  |                         pr_region_2_auto_rs_0__axi_register_slice_v2_1_13_axic_register_slice_0 | Reconfigurable |            - |          3 |          3 |       0 |    0 |     73 |      0 |      0 |    0 |            0 |
|                 b_pipe                                                                                                   |           pr_region_2_auto_rs_0__axi_register_slice_v2_1_13_axic_register_slice__parameterized1 | Reconfigurable |            - |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|                 r_pipe                                                                                                   |           pr_region_2_auto_rs_0__axi_register_slice_v2_1_13_axic_register_slice__parameterized2 | Reconfigurable |            - |         21 |         21 |       0 |    0 |     72 |      0 |      0 |    0 |            0 |
|                 w_pipe                                                                                                   |           pr_region_2_auto_rs_0__axi_register_slice_v2_1_13_axic_register_slice__parameterized0 | Reconfigurable |            - |         22 |         22 |       0 |    0 |     77 |      0 |      0 |    0 |            0 |
|             auto_rs_w                                                                                                    |                                                                         pr_region_2_auto_rs_w_0 | Reconfigurable |            - |         76 |         76 |       0 |    0 |    294 |      0 |      0 |    0 |            0 |
|               inst                                                                                                       |                          pr_region_2_auto_rs_w_0__axi_register_slice_v2_1_13_axi_register_slice | Reconfigurable |            - |         76 |         76 |       0 |    0 |    294 |      0 |      0 |    0 |            0 |
|                 w_pipe                                                                                                   |         pr_region_2_auto_rs_w_0__axi_register_slice_v2_1_13_axic_register_slice__parameterized0 | Reconfigurable |            - |         76 |         76 |       0 |    0 |    294 |      0 |      0 |    0 |            0 |
|             auto_us                                                                                                      |                                                                           pr_region_2_auto_us_0 | Reconfigurable |            - |        692 |        626 |       0 |   66 |    953 |      0 |      0 |    0 |            0 |
|               inst                                                                                                       |                                         pr_region_2_auto_us_0__axi_dwidth_converter_v2_1_13_top | Reconfigurable |            - |        692 |        626 |       0 |   66 |    953 |      0 |      0 |    0 |            0 |
|                 gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                                            |                                 pr_region_2_auto_us_0__axi_dwidth_converter_v2_1_13_axi_upsizer | Reconfigurable |            - |        692 |        626 |       0 |   66 |    953 |      0 |      0 |    0 |            0 |
|                   USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                                                 |                            pr_region_2_auto_us_0__axi_register_slice_v2_1_13_axi_register_slice | Reconfigurable |            - |        132 |        132 |       0 |    0 |    264 |      0 |      0 |    0 |            0 |
|                     r_pipe                                                                                               |           pr_region_2_auto_us_0__axi_register_slice_v2_1_13_axic_register_slice__parameterized2 | Reconfigurable |            - |        132 |        132 |       0 |    0 |    264 |      0 |      0 |    0 |            0 |
|                   USE_READ.gen_non_fifo_r_upsizer.read_data_inst                                                         |                                   pr_region_2_auto_us_0__axi_dwidth_converter_v2_1_13_r_upsizer | Reconfigurable |            - |         83 |         83 |       0 |    0 |    150 |      0 |      0 |    0 |            0 |
|                   USE_READ.read_addr_inst                                                                                |                   pr_region_2_auto_us_0__axi_dwidth_converter_v2_1_13_a_upsizer__parameterized0 | Reconfigurable |            - |         84 |         51 |       0 |   33 |     42 |      0 |      0 |    0 |            0 |
|                     (USE_READ.read_addr_inst)                                                                            |                   pr_region_2_auto_us_0__axi_dwidth_converter_v2_1_13_a_upsizer__parameterized0 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                     GEN_CMD_QUEUE.cmd_queue                                                                              |                                 pr_region_2_auto_us_0__generic_baseblocks_v2_1_0_command_fifo_1 | Reconfigurable |            - |         84 |         51 |       0 |   33 |     41 |      0 |      0 |    0 |            0 |
|                   USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                                                       |                                   pr_region_2_auto_us_0__axi_dwidth_converter_v2_1_13_w_upsizer | Reconfigurable |            - |        182 |        182 |       0 |    0 |    309 |      0 |      0 |    0 |            0 |
|                   USE_WRITE.write_addr_inst                                                                              |                                   pr_region_2_auto_us_0__axi_dwidth_converter_v2_1_13_a_upsizer | Reconfigurable |            - |        136 |        103 |       0 |   33 |     42 |      0 |      0 |    0 |            0 |
|                     (USE_WRITE.write_addr_inst)                                                                          |                                   pr_region_2_auto_us_0__axi_dwidth_converter_v2_1_13_a_upsizer | Reconfigurable |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                     GEN_CMD_QUEUE.cmd_queue                                                                              |                                   pr_region_2_auto_us_0__generic_baseblocks_v2_1_0_command_fifo | Reconfigurable |            - |        136 |        103 |       0 |   33 |     41 |      0 |      0 |    0 |            0 |
|                   si_register_slice_inst                                                                                 |            pr_region_2_auto_us_0__axi_register_slice_v2_1_13_axi_register_slice__parameterized0 | Reconfigurable |            - |         75 |         75 |       0 |    0 |    146 |      0 |      0 |    0 |            0 |
|                     ar_pipe                                                                                              |                           pr_region_2_auto_us_0__axi_register_slice_v2_1_13_axic_register_slice | Reconfigurable |            - |         38 |         38 |       0 |    0 |     73 |      0 |      0 |    0 |            0 |
|                     aw_pipe                                                                                              |                         pr_region_2_auto_us_0__axi_register_slice_v2_1_13_axic_register_slice_0 | Reconfigurable |            - |         37 |         37 |       0 |    0 |     73 |      0 |      0 |    0 |            0 |
|           s01_couplers                                                                                                   |                                                                        s01_couplers_imp_18R8Q4M | Reconfigurable |            - |        814 |        748 |       0 |   66 |   1543 |      0 |      0 |    0 |            0 |
|             auto_rs                                                                                                      |                                                                           pr_region_2_auto_rs_1 | Reconfigurable |            - |         51 |         51 |       0 |    0 |    296 |      0 |      0 |    0 |            0 |
|               inst                                                                                                       |                            pr_region_2_auto_rs_1__axi_register_slice_v2_1_13_axi_register_slice | Reconfigurable |            - |         51 |         51 |       0 |    0 |    296 |      0 |      0 |    0 |            0 |
|                 ar_pipe                                                                                                  |                           pr_region_2_auto_rs_1__axi_register_slice_v2_1_13_axic_register_slice | Reconfigurable |            - |          3 |          3 |       0 |    0 |     72 |      0 |      0 |    0 |            0 |
|                 aw_pipe                                                                                                  |                         pr_region_2_auto_rs_1__axi_register_slice_v2_1_13_axic_register_slice_0 | Reconfigurable |            - |          3 |          3 |       0 |    0 |     73 |      0 |      0 |    0 |            0 |
|                 b_pipe                                                                                                   |           pr_region_2_auto_rs_1__axi_register_slice_v2_1_13_axic_register_slice__parameterized1 | Reconfigurable |            - |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|                 r_pipe                                                                                                   |           pr_region_2_auto_rs_1__axi_register_slice_v2_1_13_axic_register_slice__parameterized2 | Reconfigurable |            - |         21 |         21 |       0 |    0 |     72 |      0 |      0 |    0 |            0 |
|                 w_pipe                                                                                                   |           pr_region_2_auto_rs_1__axi_register_slice_v2_1_13_axic_register_slice__parameterized0 | Reconfigurable |            - |         22 |         22 |       0 |    0 |     77 |      0 |      0 |    0 |            0 |
|             auto_rs_w                                                                                                    |                                                                         pr_region_2_auto_rs_w_1 | Reconfigurable |            - |         76 |         76 |       0 |    0 |    294 |      0 |      0 |    0 |            0 |
|               inst                                                                                                       |                          pr_region_2_auto_rs_w_1__axi_register_slice_v2_1_13_axi_register_slice | Reconfigurable |            - |         76 |         76 |       0 |    0 |    294 |      0 |      0 |    0 |            0 |
|                 w_pipe                                                                                                   |         pr_region_2_auto_rs_w_1__axi_register_slice_v2_1_13_axic_register_slice__parameterized0 | Reconfigurable |            - |         76 |         76 |       0 |    0 |    294 |      0 |      0 |    0 |            0 |
|             auto_us                                                                                                      |                                                                           pr_region_2_auto_us_1 | Reconfigurable |            - |        688 |        622 |       0 |   66 |    953 |      0 |      0 |    0 |            0 |
|               inst                                                                                                       |                                         pr_region_2_auto_us_1__axi_dwidth_converter_v2_1_13_top | Reconfigurable |            - |        688 |        622 |       0 |   66 |    953 |      0 |      0 |    0 |            0 |
|                 gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                                            |                                 pr_region_2_auto_us_1__axi_dwidth_converter_v2_1_13_axi_upsizer | Reconfigurable |            - |        688 |        622 |       0 |   66 |    953 |      0 |      0 |    0 |            0 |
|                   USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                                                 |                            pr_region_2_auto_us_1__axi_register_slice_v2_1_13_axi_register_slice | Reconfigurable |            - |        132 |        132 |       0 |    0 |    264 |      0 |      0 |    0 |            0 |
|                     r_pipe                                                                                               |           pr_region_2_auto_us_1__axi_register_slice_v2_1_13_axic_register_slice__parameterized2 | Reconfigurable |            - |        132 |        132 |       0 |    0 |    264 |      0 |      0 |    0 |            0 |
|                   USE_READ.gen_non_fifo_r_upsizer.read_data_inst                                                         |                                   pr_region_2_auto_us_1__axi_dwidth_converter_v2_1_13_r_upsizer | Reconfigurable |            - |         84 |         84 |       0 |    0 |    150 |      0 |      0 |    0 |            0 |
|                   USE_READ.read_addr_inst                                                                                |                   pr_region_2_auto_us_1__axi_dwidth_converter_v2_1_13_a_upsizer__parameterized0 | Reconfigurable |            - |         84 |         51 |       0 |   33 |     42 |      0 |      0 |    0 |            0 |
|                     (USE_READ.read_addr_inst)                                                                            |                   pr_region_2_auto_us_1__axi_dwidth_converter_v2_1_13_a_upsizer__parameterized0 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                     GEN_CMD_QUEUE.cmd_queue                                                                              |                                 pr_region_2_auto_us_1__generic_baseblocks_v2_1_0_command_fifo_1 | Reconfigurable |            - |         84 |         51 |       0 |   33 |     41 |      0 |      0 |    0 |            0 |
|                   USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                                                       |                                   pr_region_2_auto_us_1__axi_dwidth_converter_v2_1_13_w_upsizer | Reconfigurable |            - |        182 |        182 |       0 |    0 |    309 |      0 |      0 |    0 |            0 |
|                   USE_WRITE.write_addr_inst                                                                              |                                   pr_region_2_auto_us_1__axi_dwidth_converter_v2_1_13_a_upsizer | Reconfigurable |            - |        136 |        103 |       0 |   33 |     42 |      0 |      0 |    0 |            0 |
|                     (USE_WRITE.write_addr_inst)                                                                          |                                   pr_region_2_auto_us_1__axi_dwidth_converter_v2_1_13_a_upsizer | Reconfigurable |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                     GEN_CMD_QUEUE.cmd_queue                                                                              |                                   pr_region_2_auto_us_1__generic_baseblocks_v2_1_0_command_fifo | Reconfigurable |            - |        136 |        103 |       0 |   33 |     41 |      0 |      0 |    0 |            0 |
|                   si_register_slice_inst                                                                                 |            pr_region_2_auto_us_1__axi_register_slice_v2_1_13_axi_register_slice__parameterized0 | Reconfigurable |            - |         70 |         70 |       0 |    0 |    146 |      0 |      0 |    0 |            0 |
|                     ar_pipe                                                                                              |                           pr_region_2_auto_us_1__axi_register_slice_v2_1_13_axic_register_slice | Reconfigurable |            - |         35 |         35 |       0 |    0 |     73 |      0 |      0 |    0 |            0 |
|                     aw_pipe                                                                                              |                         pr_region_2_auto_us_1__axi_register_slice_v2_1_13_axic_register_slice_0 | Reconfigurable |            - |         35 |         35 |       0 |    0 |     73 |      0 |      0 |    0 |            0 |
|           xbar                                                                                                           |                                                                              pr_region_2_xbar_1 | Reconfigurable |            - |        580 |        576 |       0 |    4 |    556 |      0 |      0 |    0 |            0 |
|             inst                                                                                                         |                                           pr_region_2_xbar_1__axi_crossbar_v2_1_14_axi_crossbar | Reconfigurable |            - |        580 |        576 |       0 |    4 |    556 |      0 |      0 |    0 |            0 |
|               (inst)                                                                                                     |                                           pr_region_2_xbar_1__axi_crossbar_v2_1_14_axi_crossbar | Reconfigurable |            - |          1 |          0 |       0 |    1 |      3 |      0 |      0 |    0 |            0 |
|               gen_samd.crossbar_samd                                                                                     |                                               pr_region_2_xbar_1__axi_crossbar_v2_1_14_crossbar | Reconfigurable |            - |        579 |        576 |       0 |    3 |    553 |      0 |      0 |    0 |            0 |
|                 (gen_samd.crossbar_samd)                                                                                 |                                               pr_region_2_xbar_1__axi_crossbar_v2_1_14_crossbar | Reconfigurable |            - |          2 |          2 |       0 |    0 |     13 |      0 |      0 |    0 |            0 |
|                 addr_arbiter_ar                                                                                          |                                           pr_region_2_xbar_1__axi_crossbar_v2_1_14_addr_arbiter | Reconfigurable |            - |         72 |         72 |       0 |    0 |     85 |      0 |      0 |    0 |            0 |
|                 addr_arbiter_aw                                                                                          |                                         pr_region_2_xbar_1__axi_crossbar_v2_1_14_addr_arbiter_0 | Reconfigurable |            - |         74 |         74 |       0 |    0 |     85 |      0 |      0 |    0 |            0 |
|                 gen_decerr_slave.decerr_slave_inst                                                                       |                                           pr_region_2_xbar_1__axi_crossbar_v2_1_14_decerr_slave | Reconfigurable |            - |         21 |         21 |       0 |    0 |     18 |      0 |      0 |    0 |            0 |
|                 gen_master_slots[0].gen_mi_write.wdata_mux_w                                                             |                                              pr_region_2_xbar_1__axi_crossbar_v2_1_14_wdata_mux | Reconfigurable |            - |         84 |         84 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                   gen_wmux.wmux_aw_fifo                                                                                  |                     pr_region_2_xbar_1__axi_data_fifo_v2_1_12_axic_reg_srl_fifo__parameterized0 | Reconfigurable |            - |         84 |         84 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                 gen_master_slots[0].reg_slice_mi                                                                         |                               pr_region_2_xbar_1__axi_register_slice_v2_1_13_axi_register_slice | Reconfigurable |            - |        207 |        207 |       0 |    0 |    271 |      0 |      0 |    0 |            0 |
|                   b_pipe                                                                                                 |            pr_region_2_xbar_1__axi_register_slice_v2_1_13_axic_register_slice__parameterized1_7 | Reconfigurable |            - |          5 |          5 |       0 |    0 |      5 |      0 |      0 |    0 |            0 |
|                   r_pipe                                                                                                 |            pr_region_2_xbar_1__axi_register_slice_v2_1_13_axic_register_slice__parameterized2_8 | Reconfigurable |            - |        202 |        202 |       0 |    0 |    266 |      0 |      0 |    0 |            0 |
|                 gen_master_slots[1].gen_mi_write.wdata_mux_w                                                             |                              pr_region_2_xbar_1__axi_crossbar_v2_1_14_wdata_mux__parameterized0 | Reconfigurable |            - |         20 |         19 |       0 |    1 |      7 |      0 |      0 |    0 |            0 |
|                   gen_wmux.wmux_aw_fifo                                                                                  |                     pr_region_2_xbar_1__axi_data_fifo_v2_1_12_axic_reg_srl_fifo__parameterized1 | Reconfigurable |            - |         20 |         19 |       0 |    1 |      7 |      0 |      0 |    0 |            0 |
|                     (gen_wmux.wmux_aw_fifo)                                                                              |                     pr_region_2_xbar_1__axi_data_fifo_v2_1_12_axic_reg_srl_fifo__parameterized1 | Reconfigurable |            - |         15 |         15 |       0 |    0 |      7 |      0 |      0 |    0 |            0 |
|                     gen_srls[0].gen_rep[0].srl_nx1                                                                       |                             pr_region_2_xbar_1__axi_data_fifo_v2_1_12_ndeep_srl__parameterized1 | Reconfigurable |            - |          5 |          4 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                 gen_master_slots[1].reg_slice_mi                                                                         |                             pr_region_2_xbar_1__axi_register_slice_v2_1_13_axi_register_slice_1 | Reconfigurable |            - |         16 |         16 |       0 |    0 |     13 |      0 |      0 |    0 |            0 |
|                   b_pipe                                                                                                 |              pr_region_2_xbar_1__axi_register_slice_v2_1_13_axic_register_slice__parameterized1 | Reconfigurable |            - |          7 |          7 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                   r_pipe                                                                                                 |              pr_region_2_xbar_1__axi_register_slice_v2_1_13_axic_register_slice__parameterized2 | Reconfigurable |            - |          9 |          9 |       0 |    0 |     10 |      0 |      0 |    0 |            0 |
|                 gen_slave_slots[0].gen_si_read.si_transactor_ar                                                          |                                          pr_region_2_xbar_1__axi_crossbar_v2_1_14_si_transactor | Reconfigurable |            - |          8 |          8 |       0 |    0 |      7 |      0 |      0 |    0 |            0 |
|                 gen_slave_slots[0].gen_si_write.si_transactor_aw                                                         |                          pr_region_2_xbar_1__axi_crossbar_v2_1_14_si_transactor__parameterized0 | Reconfigurable |            - |          7 |          7 |       0 |    0 |      7 |      0 |      0 |    0 |            0 |
|                 gen_slave_slots[0].gen_si_write.splitter_aw_si                                                           |                                               pr_region_2_xbar_1__axi_crossbar_v2_1_14_splitter | Reconfigurable |            - |          4 |          4 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|                 gen_slave_slots[0].gen_si_write.wdata_router_w                                                           |                                           pr_region_2_xbar_1__axi_crossbar_v2_1_14_wdata_router | Reconfigurable |            - |         21 |         20 |       0 |    1 |     10 |      0 |      0 |    0 |            0 |
|                   wrouter_aw_fifo                                                                                        |                                   pr_region_2_xbar_1__axi_data_fifo_v2_1_12_axic_reg_srl_fifo_5 | Reconfigurable |            - |         21 |         20 |       0 |    1 |     10 |      0 |      0 |    0 |            0 |
|                     (wrouter_aw_fifo)                                                                                    |                                   pr_region_2_xbar_1__axi_data_fifo_v2_1_12_axic_reg_srl_fifo_5 | Reconfigurable |            - |         17 |         17 |       0 |    0 |     10 |      0 |      0 |    0 |            0 |
|                     gen_srls[0].gen_rep[0].srl_nx1                                                                       |                           pr_region_2_xbar_1__axi_data_fifo_v2_1_12_ndeep_srl__parameterized0_6 | Reconfigurable |            - |          4 |          3 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                 gen_slave_slots[1].gen_si_read.si_transactor_ar                                                          |                          pr_region_2_xbar_1__axi_crossbar_v2_1_14_si_transactor__parameterized1 | Reconfigurable |            - |         10 |         10 |       0 |    0 |      7 |      0 |      0 |    0 |            0 |
|                 gen_slave_slots[1].gen_si_write.si_transactor_aw                                                         |                          pr_region_2_xbar_1__axi_crossbar_v2_1_14_si_transactor__parameterized2 | Reconfigurable |            - |          9 |          9 |       0 |    0 |      7 |      0 |      0 |    0 |            0 |
|                 gen_slave_slots[1].gen_si_write.splitter_aw_si                                                           |                                             pr_region_2_xbar_1__axi_crossbar_v2_1_14_splitter_2 | Reconfigurable |            - |          4 |          4 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|                 gen_slave_slots[1].gen_si_write.wdata_router_w                                                           |                                         pr_region_2_xbar_1__axi_crossbar_v2_1_14_wdata_router_3 | Reconfigurable |            - |         19 |         18 |       0 |    1 |     11 |      0 |      0 |    0 |            0 |
|                   wrouter_aw_fifo                                                                                        |                                     pr_region_2_xbar_1__axi_data_fifo_v2_1_12_axic_reg_srl_fifo | Reconfigurable |            - |         19 |         18 |       0 |    1 |     11 |      0 |      0 |    0 |            0 |
|                     (wrouter_aw_fifo)                                                                                    |                                     pr_region_2_xbar_1__axi_data_fifo_v2_1_12_axic_reg_srl_fifo | Reconfigurable |            - |         15 |         15 |       0 |    0 |     11 |      0 |      0 |    0 |            0 |
|                     gen_srls[0].gen_rep[0].srl_nx1                                                                       |                             pr_region_2_xbar_1__axi_data_fifo_v2_1_12_ndeep_srl__parameterized0 | Reconfigurable |            - |          4 |          3 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                 splitter_aw_mi                                                                                           |                                             pr_region_2_xbar_1__axi_crossbar_v2_1_14_splitter_4 | Reconfigurable |            - |          3 |          3 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|         maxpool_layer_0                                                                                                  |                                                                   pr_region_2_maxpool_layer_0_0 | Reconfigurable |            - |       5292 |       5173 |       0 |  119 |   4760 |     64 |      2 |    0 |           43 |
|           inst                                                                                                           |                                                     pr_region_2_maxpool_layer_0_0_maxpool_layer | Reconfigurable |            - |       5292 |       5173 |       0 |  119 |   4760 |     64 |      2 |    0 |           43 |
|             (inst)                                                                                                       |                                                     pr_region_2_maxpool_layer_0_0_maxpool_layer | Reconfigurable |            - |        626 |        594 |       0 |   32 |   2461 |      0 |      0 |    0 |            0 |
|             maxpool_buffer_0_U                                                                                           |                                              pr_region_2_maxpool_layer_0_0_maxpool_layer_maxbkb | Reconfigurable |            - |         33 |         33 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               maxpool_layer_maxbkb_ram_U                                                                                 |                                      pr_region_2_maxpool_layer_0_0_maxpool_layer_maxbkb_ram_169 | Reconfigurable |            - |         33 |         33 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             maxpool_buffer_10_U                                                                                          |                                              pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               maxpool_layer_maxfYi_ram_U                                                                                 |                                      pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_ram_168 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             maxpool_buffer_11_U                                                                                          |                                            pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_0 | Reconfigurable |            - |         68 |         68 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               maxpool_layer_maxfYi_ram_U                                                                                 |                                      pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_ram_167 | Reconfigurable |            - |         68 |         68 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             maxpool_buffer_12_U                                                                                          |                                            pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_1 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               maxpool_layer_maxfYi_ram_U                                                                                 |                                      pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_ram_166 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             maxpool_buffer_13_U                                                                                          |                                            pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_2 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               maxpool_layer_maxfYi_ram_U                                                                                 |                                      pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_ram_165 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             maxpool_buffer_14_U                                                                                          |                                            pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_3 | Reconfigurable |            - |         66 |         66 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               maxpool_layer_maxfYi_ram_U                                                                                 |                                      pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_ram_164 | Reconfigurable |            - |         66 |         66 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             maxpool_buffer_15_U                                                                                          |                                            pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_4 | Reconfigurable |            - |         97 |         97 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               maxpool_layer_maxfYi_ram_U                                                                                 |                                      pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_ram_163 | Reconfigurable |            - |         97 |         97 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             maxpool_buffer_16_U                                                                                          |                                            pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_5 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               maxpool_layer_maxfYi_ram_U                                                                                 |                                      pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_ram_162 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             maxpool_buffer_17_U                                                                                          |                                            pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_6 | Reconfigurable |            - |          2 |          2 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               maxpool_layer_maxfYi_ram_U                                                                                 |                                      pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_ram_161 | Reconfigurable |            - |          2 |          2 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             maxpool_buffer_18_U                                                                                          |                                            pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_7 | Reconfigurable |            - |          2 |          2 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               maxpool_layer_maxfYi_ram_U                                                                                 |                                      pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_ram_160 | Reconfigurable |            - |          2 |          2 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             maxpool_buffer_19_U                                                                                          |                                            pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_8 | Reconfigurable |            - |         33 |         33 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               maxpool_layer_maxfYi_ram_U                                                                                 |                                      pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_ram_159 | Reconfigurable |            - |         33 |         33 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             maxpool_buffer_1_U                                                                                           |                                            pr_region_2_maxpool_layer_0_0_maxpool_layer_maxbkb_9 | Reconfigurable |            - |          2 |          2 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               maxpool_layer_maxbkb_ram_U                                                                                 |                                      pr_region_2_maxpool_layer_0_0_maxpool_layer_maxbkb_ram_158 | Reconfigurable |            - |          2 |          2 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             maxpool_buffer_20_U                                                                                          |                                           pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_10 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               maxpool_layer_maxfYi_ram_U                                                                                 |                                      pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_ram_157 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             maxpool_buffer_21_U                                                                                          |                                           pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_11 | Reconfigurable |            - |          2 |          2 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               maxpool_layer_maxfYi_ram_U                                                                                 |                                      pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_ram_156 | Reconfigurable |            - |          2 |          2 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             maxpool_buffer_22_U                                                                                          |                                           pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_12 | Reconfigurable |            - |         34 |         34 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               maxpool_layer_maxfYi_ram_U                                                                                 |                                      pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_ram_155 | Reconfigurable |            - |         34 |         34 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             maxpool_buffer_23_U                                                                                          |                                           pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_13 | Reconfigurable |            - |         85 |         85 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               maxpool_layer_maxfYi_ram_U                                                                                 |                                      pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_ram_154 | Reconfigurable |            - |         85 |         85 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             maxpool_buffer_24_U                                                                                          |                                           pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_14 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               maxpool_layer_maxfYi_ram_U                                                                                 |                                      pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_ram_153 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             maxpool_buffer_25_U                                                                                          |                                           pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_15 | Reconfigurable |            - |          2 |          2 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               maxpool_layer_maxfYi_ram_U                                                                                 |                                      pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_ram_152 | Reconfigurable |            - |          2 |          2 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             maxpool_buffer_26_U                                                                                          |                                           pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_16 | Reconfigurable |            - |         34 |         34 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               maxpool_layer_maxfYi_ram_U                                                                                 |                                      pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_ram_151 | Reconfigurable |            - |         34 |         34 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             maxpool_buffer_27_U                                                                                          |                                           pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_17 | Reconfigurable |            - |         65 |         65 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               maxpool_layer_maxfYi_ram_U                                                                                 |                                      pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_ram_150 | Reconfigurable |            - |         65 |         65 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             maxpool_buffer_28_U                                                                                          |                                           pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_18 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               maxpool_layer_maxfYi_ram_U                                                                                 |                                      pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_ram_149 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             maxpool_buffer_29_U                                                                                          |                                           pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_19 | Reconfigurable |            - |          2 |          2 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               maxpool_layer_maxfYi_ram_U                                                                                 |                                      pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_ram_148 | Reconfigurable |            - |          2 |          2 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             maxpool_buffer_2_U                                                                                           |                                           pr_region_2_maxpool_layer_0_0_maxpool_layer_maxbkb_20 | Reconfigurable |            - |         34 |         34 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               maxpool_layer_maxbkb_ram_U                                                                                 |                                      pr_region_2_maxpool_layer_0_0_maxpool_layer_maxbkb_ram_147 | Reconfigurable |            - |         34 |         34 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             maxpool_buffer_30_U                                                                                          |                                           pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_21 | Reconfigurable |            - |          2 |          2 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               maxpool_layer_maxfYi_ram_U                                                                                 |                                      pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_ram_146 | Reconfigurable |            - |          2 |          2 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             maxpool_buffer_31_U                                                                                          |                                           pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_22 | Reconfigurable |            - |         34 |         34 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               maxpool_layer_maxfYi_ram_U                                                                                 |                                      pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_ram_145 | Reconfigurable |            - |         34 |         34 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             maxpool_buffer_32_U                                                                                          |                                           pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_23 | Reconfigurable |            - |         97 |         97 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               maxpool_layer_maxfYi_ram_U                                                                                 |                                      pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_ram_144 | Reconfigurable |            - |         97 |         97 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             maxpool_buffer_33_U                                                                                          |                                           pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_24 | Reconfigurable |            - |         98 |         98 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               maxpool_layer_maxfYi_ram_U                                                                                 |                                      pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_ram_143 | Reconfigurable |            - |         98 |         98 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             maxpool_buffer_34_U                                                                                          |                                           pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_25 | Reconfigurable |            - |          2 |          2 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               maxpool_layer_maxfYi_ram_U                                                                                 |                                      pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_ram_142 | Reconfigurable |            - |          2 |          2 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             maxpool_buffer_35_U                                                                                          |                                           pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_26 | Reconfigurable |            - |         53 |         53 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               maxpool_layer_maxfYi_ram_U                                                                                 |                                      pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_ram_141 | Reconfigurable |            - |         53 |         53 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             maxpool_buffer_36_U                                                                                          |                                           pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_27 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               maxpool_layer_maxfYi_ram_U                                                                                 |                                      pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_ram_140 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             maxpool_buffer_37_U                                                                                          |                                           pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_28 | Reconfigurable |            - |          2 |          2 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               maxpool_layer_maxfYi_ram_U                                                                                 |                                      pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_ram_139 | Reconfigurable |            - |          2 |          2 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             maxpool_buffer_38_U                                                                                          |                                           pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_29 | Reconfigurable |            - |          2 |          2 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               maxpool_layer_maxfYi_ram_U                                                                                 |                                      pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_ram_138 | Reconfigurable |            - |          2 |          2 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             maxpool_buffer_39_U                                                                                          |                                           pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_30 | Reconfigurable |            - |         33 |         33 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               maxpool_layer_maxfYi_ram_U                                                                                 |                                      pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_ram_137 | Reconfigurable |            - |         33 |         33 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             maxpool_buffer_3_U                                                                                           |                                           pr_region_2_maxpool_layer_0_0_maxpool_layer_maxbkb_31 | Reconfigurable |            - |         65 |         65 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               maxpool_layer_maxbkb_ram_U                                                                                 |                                          pr_region_2_maxpool_layer_0_0_maxpool_layer_maxbkb_ram | Reconfigurable |            - |         65 |         65 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             maxpool_buffer_40_U                                                                                          |                                           pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_32 | Reconfigurable |            - |         33 |         33 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               maxpool_layer_maxfYi_ram_U                                                                                 |                                      pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_ram_136 | Reconfigurable |            - |         33 |         33 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             maxpool_buffer_41_U                                                                                          |                                           pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_33 | Reconfigurable |            - |         33 |         33 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               maxpool_layer_maxfYi_ram_U                                                                                 |                                      pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_ram_135 | Reconfigurable |            - |         33 |         33 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             maxpool_buffer_42_U                                                                                          |                                           pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_34 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               maxpool_layer_maxfYi_ram_U                                                                                 |                                      pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_ram_134 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             maxpool_buffer_43_U                                                                                          |                                           pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_35 | Reconfigurable |            - |         33 |         33 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               maxpool_layer_maxfYi_ram_U                                                                                 |                                      pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_ram_133 | Reconfigurable |            - |         33 |         33 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             maxpool_buffer_44_U                                                                                          |                                           pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_36 | Reconfigurable |            - |         65 |         65 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               maxpool_layer_maxfYi_ram_U                                                                                 |                                      pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_ram_132 | Reconfigurable |            - |         65 |         65 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             maxpool_buffer_45_U                                                                                          |                                           pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_37 | Reconfigurable |            - |         65 |         65 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               maxpool_layer_maxfYi_ram_U                                                                                 |                                      pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_ram_131 | Reconfigurable |            - |         65 |         65 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             maxpool_buffer_46_U                                                                                          |                                           pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_38 | Reconfigurable |            - |          2 |          2 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               maxpool_layer_maxfYi_ram_U                                                                                 |                                      pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_ram_130 | Reconfigurable |            - |          2 |          2 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             maxpool_buffer_47_U                                                                                          |                                           pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_39 | Reconfigurable |            - |         53 |         53 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               maxpool_layer_maxfYi_ram_U                                                                                 |                                      pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_ram_129 | Reconfigurable |            - |         53 |         53 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             maxpool_buffer_48_U                                                                                          |                                           pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_40 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               maxpool_layer_maxfYi_ram_U                                                                                 |                                      pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_ram_128 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             maxpool_buffer_49_U                                                                                          |                                           pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_41 | Reconfigurable |            - |          2 |          2 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               maxpool_layer_maxfYi_ram_U                                                                                 |                                      pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_ram_127 | Reconfigurable |            - |          2 |          2 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             maxpool_buffer_4_U                                                                                           |                                           pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_42 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               maxpool_layer_maxfYi_ram_U                                                                                 |                                      pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_ram_126 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             maxpool_buffer_50_U                                                                                          |                                           pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_43 | Reconfigurable |            - |         34 |         34 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               maxpool_layer_maxfYi_ram_U                                                                                 |                                      pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_ram_125 | Reconfigurable |            - |         34 |         34 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             maxpool_buffer_51_U                                                                                          |                                           pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_44 | Reconfigurable |            - |         97 |         97 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               maxpool_layer_maxfYi_ram_U                                                                                 |                                      pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_ram_124 | Reconfigurable |            - |         97 |         97 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             maxpool_buffer_52_U                                                                                          |                                           pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_45 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               maxpool_layer_maxfYi_ram_U                                                                                 |                                      pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_ram_123 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             maxpool_buffer_53_U                                                                                          |                                           pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_46 | Reconfigurable |            - |          2 |          2 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               maxpool_layer_maxfYi_ram_U                                                                                 |                                      pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_ram_122 | Reconfigurable |            - |          2 |          2 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             maxpool_buffer_54_U                                                                                          |                                           pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_47 | Reconfigurable |            - |          2 |          2 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               maxpool_layer_maxfYi_ram_U                                                                                 |                                      pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_ram_121 | Reconfigurable |            - |          2 |          2 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             maxpool_buffer_55_U                                                                                          |                                           pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_48 | Reconfigurable |            - |         33 |         33 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               maxpool_layer_maxfYi_ram_U                                                                                 |                                      pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_ram_120 | Reconfigurable |            - |         33 |         33 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             maxpool_buffer_56_U                                                                                          |                                           pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_49 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               maxpool_layer_maxfYi_ram_U                                                                                 |                                      pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_ram_119 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             maxpool_buffer_57_U                                                                                          |                                           pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_50 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               maxpool_layer_maxfYi_ram_U                                                                                 |                                      pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_ram_118 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             maxpool_buffer_58_U                                                                                          |                                           pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_51 | Reconfigurable |            - |         65 |         65 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               maxpool_layer_maxfYi_ram_U                                                                                 |                                      pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_ram_117 | Reconfigurable |            - |         65 |         65 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             maxpool_buffer_59_U                                                                                          |                                           pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_52 | Reconfigurable |            - |        117 |        117 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               maxpool_layer_maxfYi_ram_U                                                                                 |                                      pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_ram_116 | Reconfigurable |            - |        117 |        117 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             maxpool_buffer_5_U                                                                                           |                                           pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_53 | Reconfigurable |            - |          2 |          2 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               maxpool_layer_maxfYi_ram_U                                                                                 |                                      pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_ram_115 | Reconfigurable |            - |          2 |          2 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             maxpool_buffer_60_U                                                                                          |                                           pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_54 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               maxpool_layer_maxfYi_ram_U                                                                                 |                                      pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_ram_114 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             maxpool_buffer_61_U                                                                                          |                                           pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_55 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               maxpool_layer_maxfYi_ram_U                                                                                 |                                      pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_ram_113 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             maxpool_buffer_62_U                                                                                          |                                           pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_56 | Reconfigurable |            - |          2 |          2 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               maxpool_layer_maxfYi_ram_U                                                                                 |                                      pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_ram_112 | Reconfigurable |            - |          2 |          2 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             maxpool_buffer_63_U                                                                                          |                                           pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_57 | Reconfigurable |            - |         53 |         53 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               maxpool_layer_maxfYi_ram_U                                                                                 |                                      pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_ram_111 | Reconfigurable |            - |         53 |         53 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             maxpool_buffer_6_U                                                                                           |                                           pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_58 | Reconfigurable |            - |          2 |          2 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               maxpool_layer_maxfYi_ram_U                                                                                 |                                      pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_ram_110 | Reconfigurable |            - |          2 |          2 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             maxpool_buffer_7_U                                                                                           |                                           pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_59 | Reconfigurable |            - |         33 |         33 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               maxpool_layer_maxfYi_ram_U                                                                                 |                                      pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_ram_109 | Reconfigurable |            - |         33 |         33 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             maxpool_buffer_8_U                                                                                           |                                           pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_60 | Reconfigurable |            - |         33 |         33 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               maxpool_layer_maxfYi_ram_U                                                                                 |                                      pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_ram_108 | Reconfigurable |            - |         33 |         33 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             maxpool_buffer_9_U                                                                                           |                                           pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_61 | Reconfigurable |            - |         33 |         33 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               maxpool_layer_maxfYi_ram_U                                                                                 |                                          pr_region_2_maxpool_layer_0_0_maxpool_layer_maxfYi_ram | Reconfigurable |            - |         33 |         33 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             maxpool_layer_CTRL_BUS_s_axi_U                                                                               |                                      pr_region_2_maxpool_layer_0_0_maxpool_layer_CTRL_BUS_s_axi | Reconfigurable |            - |        330 |        330 |       0 |    0 |    340 |      0 |      0 |    0 |            0 |
|             maxpool_layer_fcmbdk_U1                                                                                      |                                              pr_region_2_maxpool_layer_0_0_maxpool_layer_fcmbdk | Reconfigurable |            - |        176 |        176 |       0 |    0 |     64 |      0 |      0 |    0 |            0 |
|               (maxpool_layer_fcmbdk_U1)                                                                                  |                                              pr_region_2_maxpool_layer_0_0_maxpool_layer_fcmbdk | Reconfigurable |            - |         64 |         64 |       0 |    0 |     64 |      0 |      0 |    0 |            0 |
|               maxpool_layer_ap_fcmp_0_no_dsp_32_u                                                                        |                              pr_region_2_maxpool_layer_0_0_maxpool_layer_ap_fcmp_0_no_dsp_32_92 | Reconfigurable |            - |        112 |        112 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 (maxpool_layer_ap_fcmp_0_no_dsp_32_u)                                                                    |                              pr_region_2_maxpool_layer_0_0_maxpool_layer_ap_fcmp_0_no_dsp_32_92 | Reconfigurable |            - |         68 |         68 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 U0                                                                                                       |                                          pr_region_2_maxpool_layer_0_0_floating_point_v7_1_4__1 | Reconfigurable |            - |         44 |         44 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   i_synth                                                                                                |                                      pr_region_2_maxpool_layer_0_0_floating_point_v7_1_4_viv__1 | Reconfigurable |            - |         44 |         44 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     COMP_OP.SPD.OP                                                                                       |                                                         pr_region_2_maxpool_layer_0_0_fp_cmp_93 | Reconfigurable |            - |         44 |         44 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                       STRUCT_CMP.A_EQ_B_DET                                                                              |                                                     pr_region_2_maxpool_layer_0_0_compare_eq_94 | Reconfigurable |            - |         11 |         11 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         WIDE_AND                                                                                         |                                   pr_region_2_maxpool_layer_0_0_carry_chain__parameterized2_107 | Reconfigurable |            - |         11 |         11 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                       STRUCT_CMP.A_EXP_ALL_ONE_DET                                                                       |                                  pr_region_2_maxpool_layer_0_0_compare_eq_im__parameterized0_95 | Reconfigurable |            - |          3 |          3 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         CARRY_ZERO_DET                                                                                   |                                   pr_region_2_maxpool_layer_0_0_carry_chain__parameterized1_106 | Reconfigurable |            - |          3 |          3 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                       STRUCT_CMP.A_FRAC_NOT_ZERO_DET                                                                     |                                                  pr_region_2_maxpool_layer_0_0_compare_ne_im_96 | Reconfigurable |            - |          4 |          4 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         WIDE_NOR                                                                                         |                                   pr_region_2_maxpool_layer_0_0_carry_chain__parameterized0_105 | Reconfigurable |            - |          4 |          4 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                       STRUCT_CMP.A_GT_B_DET                                                                              |                                                     pr_region_2_maxpool_layer_0_0_compare_gt_97 | Reconfigurable |            - |         17 |         17 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         C_CHAIN                                                                                          |                                   pr_region_2_maxpool_layer_0_0_carry_chain__parameterized3_104 | Reconfigurable |            - |         17 |         17 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                       STRUCT_CMP.B_EXP_ALL_ONE_DET                                                                       |                                  pr_region_2_maxpool_layer_0_0_compare_eq_im__parameterized0_98 | Reconfigurable |            - |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         CARRY_ZERO_DET                                                                                   |                                   pr_region_2_maxpool_layer_0_0_carry_chain__parameterized1_103 | Reconfigurable |            - |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                       STRUCT_CMP.B_FRAC_NOT_ZERO_DET                                                                     |                                                  pr_region_2_maxpool_layer_0_0_compare_ne_im_99 | Reconfigurable |            - |          4 |          4 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         WIDE_NOR                                                                                         |                                   pr_region_2_maxpool_layer_0_0_carry_chain__parameterized0_102 | Reconfigurable |            - |          4 |          4 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                       STRUCT_CMP.EXP_ALL_ZERO_DET                                                                        |                                                 pr_region_2_maxpool_layer_0_0_compare_eq_im_100 | Reconfigurable |            - |          3 |          3 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         CARRY_ZERO_DET                                                                                   |                                                   pr_region_2_maxpool_layer_0_0_carry_chain_101 | Reconfigurable |            - |          3 |          3 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|             maxpool_layer_fcmbdk_U2                                                                                      |                                           pr_region_2_maxpool_layer_0_0_maxpool_layer_fcmbdk_62 | Reconfigurable |            - |         78 |         78 |       0 |    0 |     64 |      0 |      0 |    0 |            0 |
|               (maxpool_layer_fcmbdk_U2)                                                                                  |                                           pr_region_2_maxpool_layer_0_0_maxpool_layer_fcmbdk_62 | Reconfigurable |            - |          0 |          0 |       0 |    0 |     64 |      0 |      0 |    0 |            0 |
|               maxpool_layer_ap_fcmp_0_no_dsp_32_u                                                                        |                                 pr_region_2_maxpool_layer_0_0_maxpool_layer_ap_fcmp_0_no_dsp_32 | Reconfigurable |            - |         78 |         78 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 (maxpool_layer_ap_fcmp_0_no_dsp_32_u)                                                                    |                                 pr_region_2_maxpool_layer_0_0_maxpool_layer_ap_fcmp_0_no_dsp_32 | Reconfigurable |            - |         34 |         34 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 U0                                                                                                       |                                             pr_region_2_maxpool_layer_0_0_floating_point_v7_1_4 | Reconfigurable |            - |         44 |         44 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   i_synth                                                                                                |                                         pr_region_2_maxpool_layer_0_0_floating_point_v7_1_4_viv | Reconfigurable |            - |         44 |         44 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     COMP_OP.SPD.OP                                                                                       |                                                            pr_region_2_maxpool_layer_0_0_fp_cmp | Reconfigurable |            - |         44 |         44 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                       STRUCT_CMP.A_EQ_B_DET                                                                              |                                                        pr_region_2_maxpool_layer_0_0_compare_eq | Reconfigurable |            - |         11 |         11 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         WIDE_AND                                                                                         |                                       pr_region_2_maxpool_layer_0_0_carry_chain__parameterized2 | Reconfigurable |            - |         11 |         11 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                       STRUCT_CMP.A_EXP_ALL_ONE_DET                                                                       |                                     pr_region_2_maxpool_layer_0_0_compare_eq_im__parameterized0 | Reconfigurable |            - |          3 |          3 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         CARRY_ZERO_DET                                                                                   |                                    pr_region_2_maxpool_layer_0_0_carry_chain__parameterized1_91 | Reconfigurable |            - |          3 |          3 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                       STRUCT_CMP.A_FRAC_NOT_ZERO_DET                                                                     |                                                     pr_region_2_maxpool_layer_0_0_compare_ne_im | Reconfigurable |            - |          4 |          4 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         WIDE_NOR                                                                                         |                                    pr_region_2_maxpool_layer_0_0_carry_chain__parameterized0_90 | Reconfigurable |            - |          4 |          4 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                       STRUCT_CMP.A_GT_B_DET                                                                              |                                                        pr_region_2_maxpool_layer_0_0_compare_gt | Reconfigurable |            - |         17 |         17 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         C_CHAIN                                                                                          |                                       pr_region_2_maxpool_layer_0_0_carry_chain__parameterized3 | Reconfigurable |            - |         17 |         17 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                       STRUCT_CMP.B_EXP_ALL_ONE_DET                                                                       |                                  pr_region_2_maxpool_layer_0_0_compare_eq_im__parameterized0_88 | Reconfigurable |            - |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         CARRY_ZERO_DET                                                                                   |                                       pr_region_2_maxpool_layer_0_0_carry_chain__parameterized1 | Reconfigurable |            - |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                       STRUCT_CMP.B_FRAC_NOT_ZERO_DET                                                                     |                                                  pr_region_2_maxpool_layer_0_0_compare_ne_im_89 | Reconfigurable |            - |          4 |          4 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         WIDE_NOR                                                                                         |                                       pr_region_2_maxpool_layer_0_0_carry_chain__parameterized0 | Reconfigurable |            - |          4 |          4 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                       STRUCT_CMP.EXP_ALL_ZERO_DET                                                                        |                                                     pr_region_2_maxpool_layer_0_0_compare_eq_im | Reconfigurable |            - |          3 |          3 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         CARRY_ZERO_DET                                                                                   |                                                       pr_region_2_maxpool_layer_0_0_carry_chain | Reconfigurable |            - |          3 |          3 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|             maxpool_layer_mem_m_axi_U                                                                                    |                                           pr_region_2_maxpool_layer_0_0_maxpool_layer_mem_m_axi | Reconfigurable |            - |       2041 |       1954 |       0 |   87 |   1576 |      0 |      2 |    0 |            0 |
|               bus_read                                                                                                   |                                      pr_region_2_maxpool_layer_0_0_maxpool_layer_mem_m_axi_read | Reconfigurable |            - |        500 |        452 |       0 |   48 |    863 |      0 |      1 |    0 |            0 |
|                 (bus_read)                                                                                               |                                      pr_region_2_maxpool_layer_0_0_maxpool_layer_mem_m_axi_read | Reconfigurable |            - |        121 |        121 |       0 |    0 |    460 |      0 |      0 |    0 |            0 |
|                 buff_rdata                                                                                               |                    pr_region_2_maxpool_layer_0_0_maxpool_layer_mem_m_axi_buffer__parameterized0 | Reconfigurable |            - |         53 |         53 |       0 |    0 |     94 |      0 |      1 |    0 |            0 |
|                 fifo_rctl                                                                                                |                   pr_region_2_maxpool_layer_0_0_maxpool_layer_mem_m_axi_fifo__parameterized1_85 | Reconfigurable |            - |         30 |         30 |       0 |    0 |      7 |      0 |      0 |    0 |            0 |
|                 fifo_rreq                                                                                                |                   pr_region_2_maxpool_layer_0_0_maxpool_layer_mem_m_axi_fifo__parameterized0_86 | Reconfigurable |            - |        170 |        122 |       0 |   48 |    100 |      0 |      0 |    0 |            0 |
|                 rs_rdata                                                                                                 |                 pr_region_2_maxpool_layer_0_0_maxpool_layer_mem_m_axi_reg_slice__parameterized0 | Reconfigurable |            - |         57 |         57 |       0 |    0 |     67 |      0 |      0 |    0 |            0 |
|                 rs_rreq                                                                                                  |                              pr_region_2_maxpool_layer_0_0_maxpool_layer_mem_m_axi_reg_slice_87 | Reconfigurable |            - |         69 |         69 |       0 |    0 |    135 |      0 |      0 |    0 |            0 |
|               bus_write                                                                                                  |                                     pr_region_2_maxpool_layer_0_0_maxpool_layer_mem_m_axi_write | Reconfigurable |            - |       1531 |       1492 |       0 |   39 |    705 |      0 |      1 |    0 |            0 |
|                 (bus_write)                                                                                              |                                     pr_region_2_maxpool_layer_0_0_maxpool_layer_mem_m_axi_write | Reconfigurable |            - |        132 |        132 |       0 |    0 |    441 |      0 |      0 |    0 |            0 |
|                 buff_wdata                                                                                               |                                    pr_region_2_maxpool_layer_0_0_maxpool_layer_mem_m_axi_buffer | Reconfigurable |            - |         62 |         62 |       0 |    0 |     97 |      0 |      1 |    0 |            0 |
|                 bus_equal_gen.fifo_burst                                                                                 |                                      pr_region_2_maxpool_layer_0_0_maxpool_layer_mem_m_axi_fifo | Reconfigurable |            - |         20 |         16 |       0 |    4 |     10 |      0 |      0 |    0 |            0 |
|                 fifo_resp                                                                                                |                      pr_region_2_maxpool_layer_0_0_maxpool_layer_mem_m_axi_fifo__parameterized1 | Reconfigurable |            - |         85 |         83 |       0 |    2 |      9 |      0 |      0 |    0 |            0 |
|                 fifo_resp_to_user                                                                                        |                      pr_region_2_maxpool_layer_0_0_maxpool_layer_mem_m_axi_fifo__parameterized2 | Reconfigurable |            - |         17 |         17 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                 fifo_wreq                                                                                                |                      pr_region_2_maxpool_layer_0_0_maxpool_layer_mem_m_axi_fifo__parameterized0 | Reconfigurable |            - |         63 |         30 |       0 |   33 |     69 |      0 |      0 |    0 |            0 |
|                 rs_wreq                                                                                                  |                                 pr_region_2_maxpool_layer_0_0_maxpool_layer_mem_m_axi_reg_slice | Reconfigurable |            - |       1152 |       1152 |       0 |    0 |     73 |      0 |      0 |    0 |            0 |
|               wreq_throttl                                                                                               |                                   pr_region_2_maxpool_layer_0_0_maxpool_layer_mem_m_axi_throttl | Reconfigurable |            - |         10 |         10 |       0 |    0 |      8 |      0 |      0 |    0 |            0 |
|             maxpool_layer_mulbek_U10                                                                                     |                                              pr_region_2_maxpool_layer_0_0_maxpool_layer_mulbek | Reconfigurable |            - |         15 |         15 |       0 |    0 |     17 |      0 |      0 |    0 |            3 |
|               maxpool_layer_mulbek_MulnS_0_U                                                                             |                                   pr_region_2_maxpool_layer_0_0_maxpool_layer_mulbek_MulnS_0_84 | Reconfigurable |            - |         15 |         15 |       0 |    0 |     17 |      0 |      0 |    0 |            3 |
|             maxpool_layer_mulbek_U11                                                                                     |                                           pr_region_2_maxpool_layer_0_0_maxpool_layer_mulbek_63 | Reconfigurable |            - |         15 |         15 |       0 |    0 |     17 |      0 |      0 |    0 |            3 |
|               maxpool_layer_mulbek_MulnS_0_U                                                                             |                                   pr_region_2_maxpool_layer_0_0_maxpool_layer_mulbek_MulnS_0_83 | Reconfigurable |            - |         15 |         15 |       0 |    0 |     17 |      0 |      0 |    0 |            3 |
|             maxpool_layer_mulbek_U14                                                                                     |                                           pr_region_2_maxpool_layer_0_0_maxpool_layer_mulbek_64 | Reconfigurable |            - |         15 |         15 |       0 |    0 |     17 |      0 |      0 |    0 |            3 |
|               maxpool_layer_mulbek_MulnS_0_U                                                                             |                                   pr_region_2_maxpool_layer_0_0_maxpool_layer_mulbek_MulnS_0_82 | Reconfigurable |            - |         15 |         15 |       0 |    0 |     17 |      0 |      0 |    0 |            3 |
|             maxpool_layer_mulbek_U16                                                                                     |                                           pr_region_2_maxpool_layer_0_0_maxpool_layer_mulbek_65 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            1 |
|               maxpool_layer_mulbek_MulnS_0_U                                                                             |                                   pr_region_2_maxpool_layer_0_0_maxpool_layer_mulbek_MulnS_0_81 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            1 |
|             maxpool_layer_mulbek_U3                                                                                      |                                           pr_region_2_maxpool_layer_0_0_maxpool_layer_mulbek_66 | Reconfigurable |            - |         15 |         15 |       0 |    0 |     17 |      0 |      0 |    0 |            3 |
|               maxpool_layer_mulbek_MulnS_0_U                                                                             |                                   pr_region_2_maxpool_layer_0_0_maxpool_layer_mulbek_MulnS_0_80 | Reconfigurable |            - |         15 |         15 |       0 |    0 |     17 |      0 |      0 |    0 |            3 |
|             maxpool_layer_mulbek_U4                                                                                      |                                           pr_region_2_maxpool_layer_0_0_maxpool_layer_mulbek_67 | Reconfigurable |            - |         15 |         15 |       0 |    0 |     17 |      0 |      0 |    0 |            3 |
|               maxpool_layer_mulbek_MulnS_0_U                                                                             |                                   pr_region_2_maxpool_layer_0_0_maxpool_layer_mulbek_MulnS_0_79 | Reconfigurable |            - |         15 |         15 |       0 |    0 |     17 |      0 |      0 |    0 |            3 |
|             maxpool_layer_mulbek_U5                                                                                      |                                           pr_region_2_maxpool_layer_0_0_maxpool_layer_mulbek_68 | Reconfigurable |            - |         15 |         15 |       0 |    0 |     17 |      0 |      0 |    0 |            3 |
|               maxpool_layer_mulbek_MulnS_0_U                                                                             |                                      pr_region_2_maxpool_layer_0_0_maxpool_layer_mulbek_MulnS_0 | Reconfigurable |            - |         15 |         15 |       0 |    0 |     17 |      0 |      0 |    0 |            3 |
|             maxpool_layer_mulbfk_U6                                                                                      |                                              pr_region_2_maxpool_layer_0_0_maxpool_layer_mulbfk | Reconfigurable |            - |         47 |         47 |       0 |    0 |     34 |      0 |      0 |    0 |            4 |
|               maxpool_layer_mulbfk_MulnS_1_U                                                                             |                                   pr_region_2_maxpool_layer_0_0_maxpool_layer_mulbfk_MulnS_1_78 | Reconfigurable |            - |         47 |         47 |       0 |    0 |     34 |      0 |      0 |    0 |            4 |
|             maxpool_layer_mulbfk_U7                                                                                      |                                           pr_region_2_maxpool_layer_0_0_maxpool_layer_mulbfk_69 | Reconfigurable |            - |         47 |         47 |       0 |    0 |     34 |      0 |      0 |    0 |            4 |
|               maxpool_layer_mulbfk_MulnS_1_U                                                                             |                                      pr_region_2_maxpool_layer_0_0_maxpool_layer_mulbfk_MulnS_1 | Reconfigurable |            - |         47 |         47 |       0 |    0 |     34 |      0 |      0 |    0 |            4 |
|             maxpool_layer_mulbgk_U12                                                                                     |                                              pr_region_2_maxpool_layer_0_0_maxpool_layer_mulbgk | Reconfigurable |            - |         41 |         41 |       0 |    0 |     17 |      0 |      0 |    0 |            3 |
|               maxpool_layer_mulbgk_MulnS_2_U                                                                             |                                   pr_region_2_maxpool_layer_0_0_maxpool_layer_mulbgk_MulnS_2_77 | Reconfigurable |            - |         41 |         41 |       0 |    0 |     17 |      0 |      0 |    0 |            3 |
|             maxpool_layer_mulbgk_U13                                                                                     |                                           pr_region_2_maxpool_layer_0_0_maxpool_layer_mulbgk_70 | Reconfigurable |            - |         15 |         15 |       0 |    0 |     17 |      0 |      0 |    0 |            3 |
|               maxpool_layer_mulbgk_MulnS_2_U                                                                             |                                   pr_region_2_maxpool_layer_0_0_maxpool_layer_mulbgk_MulnS_2_76 | Reconfigurable |            - |         15 |         15 |       0 |    0 |     17 |      0 |      0 |    0 |            3 |
|             maxpool_layer_mulbgk_U8                                                                                      |                                           pr_region_2_maxpool_layer_0_0_maxpool_layer_mulbgk_71 | Reconfigurable |            - |         15 |         15 |       0 |    0 |     17 |      0 |      0 |    0 |            3 |
|               maxpool_layer_mulbgk_MulnS_2_U                                                                             |                                   pr_region_2_maxpool_layer_0_0_maxpool_layer_mulbgk_MulnS_2_75 | Reconfigurable |            - |         15 |         15 |       0 |    0 |     17 |      0 |      0 |    0 |            3 |
|             maxpool_layer_mulbgk_U9                                                                                      |                                           pr_region_2_maxpool_layer_0_0_maxpool_layer_mulbgk_72 | Reconfigurable |            - |         15 |         15 |       0 |    0 |     17 |      0 |      0 |    0 |            3 |
|               maxpool_layer_mulbgk_MulnS_2_U                                                                             |                                      pr_region_2_maxpool_layer_0_0_maxpool_layer_mulbgk_MulnS_2 | Reconfigurable |            - |         15 |         15 |       0 |    0 |     17 |      0 |      0 |    0 |            3 |
|             maxpool_layer_mulbhl_U15                                                                                     |                                              pr_region_2_maxpool_layer_0_0_maxpool_layer_mulbhl | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            1 |
|               maxpool_layer_mulbhl_MulnS_3_U                                                                             |                                   pr_region_2_maxpool_layer_0_0_maxpool_layer_mulbhl_MulnS_3_74 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            1 |
|             maxpool_layer_mulbhl_U17                                                                                     |                                           pr_region_2_maxpool_layer_0_0_maxpool_layer_mulbhl_73 | Reconfigurable |            - |         15 |         15 |       0 |    0 |     17 |      0 |      0 |    0 |            3 |
|               maxpool_layer_mulbhl_MulnS_3_U                                                                             |                                      pr_region_2_maxpool_layer_0_0_maxpool_layer_mulbhl_MulnS_3 | Reconfigurable |            - |         15 |         15 |       0 |    0 |     17 |      0 |      0 |    0 |            3 |
|         pcl_axifull_bridge_0                                                                                             |                                                              pr_region_2_pcl_axifull_bridge_0_0 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|         pcl_axilite_bridge_0                                                                                             |                                                              pr_region_2_pcl_axilite_bridge_0_0 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|         proc_sys_reset_0                                                                                                 |                                                                  pr_region_2_proc_sys_reset_0_0 | Reconfigurable |            - |         16 |         15 |       0 |    1 |     40 |      0 |      0 |    0 |            0 |
|           U0                                                                                                             |                                                  pr_region_2_proc_sys_reset_0_0__proc_sys_reset | Reconfigurable |            - |         16 |         15 |       0 |    1 |     40 |      0 |      0 |    0 |            0 |
|             (U0)                                                                                                         |                                                  pr_region_2_proc_sys_reset_0_0__proc_sys_reset | Reconfigurable |            - |          0 |          0 |       0 |    0 |     13 |      0 |      0 |    0 |            0 |
|             EXT_LPF                                                                                                      |                                                             pr_region_2_proc_sys_reset_0_0__lpf | Reconfigurable |            - |          4 |          3 |       0 |    1 |      9 |      0 |      0 |    0 |            0 |
|               (EXT_LPF)                                                                                                  |                                                             pr_region_2_proc_sys_reset_0_0__lpf | Reconfigurable |            - |          2 |          1 |       0 |    1 |      5 |      0 |      0 |    0 |            0 |
|               ACTIVE_LOW_EXT.ACT_LO_EXT                                                                                  |                                                      pr_region_2_proc_sys_reset_0_0__cdc_sync_0 | Reconfigurable |            - |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|             SEQ                                                                                                          |                                                    pr_region_2_proc_sys_reset_0_0__sequence_psr | Reconfigurable |            - |         12 |         12 |       0 |    0 |     18 |      0 |      0 |    0 |            0 |
|               (SEQ)                                                                                                      |                                                    pr_region_2_proc_sys_reset_0_0__sequence_psr | Reconfigurable |            - |          8 |          8 |       0 |    0 |     12 |      0 |      0 |    0 |            0 |
|               SEQ_COUNTER                                                                                                |                                                         pr_region_2_proc_sys_reset_0_0__upcnt_n | Reconfigurable |            - |          4 |          4 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|         unified_fc_conv_layer_0                                                                                          |                                                           pr_region_2_unified_fc_conv_layer_0_0 | Reconfigurable |            - |      66858 |      66430 |       0 |  428 |  37010 |    544 |      2 |    0 |          200 |
|           inst                                                                                                           |                                     pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_layer | Reconfigurable |            - |      66858 |      66430 |       0 |  428 |  37010 |    544 |      2 |    0 |          200 |
|             (inst)                                                                                                       |                                     pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_layer | Reconfigurable |            - |      45280 |      45074 |       0 |  206 |  26154 |      0 |      0 |    0 |          129 |
|             bias_buf_0_V_U                                                                                               |                                      pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lchv | Reconfigurable |            - |         19 |         19 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               unified_fc_conv_lchv_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lchv_ram_881 | Reconfigurable |            - |         19 |         19 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             bias_buf_10_V_U                                                                                              |                                    pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lchv_0 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               unified_fc_conv_lchv_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lchv_ram_880 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             bias_buf_11_V_U                                                                                              |                                    pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lchv_1 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               unified_fc_conv_lchv_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lchv_ram_879 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             bias_buf_12_V_U                                                                                              |                                    pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lchv_2 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               unified_fc_conv_lchv_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lchv_ram_878 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             bias_buf_13_V_U                                                                                              |                                    pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lchv_3 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               unified_fc_conv_lchv_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lchv_ram_877 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             bias_buf_14_V_U                                                                                              |                                    pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lchv_4 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               unified_fc_conv_lchv_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lchv_ram_876 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             bias_buf_15_V_U                                                                                              |                                    pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lchv_5 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               unified_fc_conv_lchv_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lchv_ram_875 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             bias_buf_16_V_U                                                                                              |                                    pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lchv_6 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               unified_fc_conv_lchv_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lchv_ram_874 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             bias_buf_17_V_U                                                                                              |                                    pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lchv_7 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               unified_fc_conv_lchv_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lchv_ram_873 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             bias_buf_18_V_U                                                                                              |                                    pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lchv_8 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               unified_fc_conv_lchv_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lchv_ram_872 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             bias_buf_19_V_U                                                                                              |                                    pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lchv_9 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               unified_fc_conv_lchv_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lchv_ram_871 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             bias_buf_1_V_U                                                                                               |                                   pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lchv_10 | Reconfigurable |            - |         22 |         22 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               unified_fc_conv_lchv_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lchv_ram_870 | Reconfigurable |            - |         22 |         22 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             bias_buf_20_V_U                                                                                              |                                   pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lchv_11 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               unified_fc_conv_lchv_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lchv_ram_869 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             bias_buf_21_V_U                                                                                              |                                   pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lchv_12 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               unified_fc_conv_lchv_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lchv_ram_868 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             bias_buf_22_V_U                                                                                              |                                   pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lchv_13 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               unified_fc_conv_lchv_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lchv_ram_867 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             bias_buf_23_V_U                                                                                              |                                   pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lchv_14 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               unified_fc_conv_lchv_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lchv_ram_866 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             bias_buf_24_V_U                                                                                              |                                   pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lchv_15 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               unified_fc_conv_lchv_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lchv_ram_865 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             bias_buf_25_V_U                                                                                              |                                   pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lchv_16 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               unified_fc_conv_lchv_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lchv_ram_864 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             bias_buf_26_V_U                                                                                              |                                   pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lchv_17 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               unified_fc_conv_lchv_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lchv_ram_863 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             bias_buf_27_V_U                                                                                              |                                   pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lchv_18 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               unified_fc_conv_lchv_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lchv_ram_862 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             bias_buf_28_V_U                                                                                              |                                   pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lchv_19 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               unified_fc_conv_lchv_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lchv_ram_861 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             bias_buf_29_V_U                                                                                              |                                   pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lchv_20 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               unified_fc_conv_lchv_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lchv_ram_860 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             bias_buf_2_V_U                                                                                               |                                   pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lchv_21 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               unified_fc_conv_lchv_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lchv_ram_859 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             bias_buf_30_V_U                                                                                              |                                   pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lchv_22 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               unified_fc_conv_lchv_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lchv_ram_858 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             bias_buf_31_V_U                                                                                              |                                   pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lchv_23 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               unified_fc_conv_lchv_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lchv_ram_857 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             bias_buf_3_V_U                                                                                               |                                   pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lchv_24 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               unified_fc_conv_lchv_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lchv_ram_856 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             bias_buf_4_V_U                                                                                               |                                   pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lchv_25 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               unified_fc_conv_lchv_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lchv_ram_855 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             bias_buf_5_V_U                                                                                               |                                   pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lchv_26 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               unified_fc_conv_lchv_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lchv_ram_854 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             bias_buf_6_V_U                                                                                               |                                   pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lchv_27 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               unified_fc_conv_lchv_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lchv_ram_853 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             bias_buf_7_V_U                                                                                               |                                   pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lchv_28 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               unified_fc_conv_lchv_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lchv_ram_852 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             bias_buf_8_V_U                                                                                               |                                   pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lchv_29 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               unified_fc_conv_lchv_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lchv_ram_851 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             bias_buf_9_V_U                                                                                               |                                   pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lchv_30 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               unified_fc_conv_lchv_ram_U                                                                                 |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lchv_ram | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             grp_hls_fp_accumulator_fu_6742                                                                               |                                        pr_region_2_unified_fc_conv_layer_0_0_hls_fp_accumulator | Reconfigurable |            - |       9738 |       9738 |       0 |    0 |   1017 |      0 |      0 |    0 |            0 |
|               (grp_hls_fp_accumulator_fu_6742)                                                                           |                                        pr_region_2_unified_fc_conv_layer_0_0_hls_fp_accumulator | Reconfigurable |            - |       8100 |       8100 |       0 |    0 |   1017 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_lbkb_U10                                                                                   |                                      pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lbkb | Reconfigurable |            - |         48 |         48 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_lbkb_U11                                                                                   |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lbkb_804 | Reconfigurable |            - |         48 |         48 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_lbkb_U12                                                                                   |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lbkb_805 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_lbkb_U14                                                                                   |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lbkb_806 | Reconfigurable |            - |         48 |         48 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_lbkb_U15                                                                                   |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lbkb_807 | Reconfigurable |            - |         24 |         24 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_lbkb_U16                                                                                   |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lbkb_808 | Reconfigurable |            - |         48 |         48 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_lbkb_U18                                                                                   |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lbkb_809 | Reconfigurable |            - |         48 |         48 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_lbkb_U19                                                                                   |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lbkb_810 | Reconfigurable |            - |         24 |         24 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_lbkb_U2                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lbkb_811 | Reconfigurable |            - |         48 |         48 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_lbkb_U20                                                                                   |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lbkb_812 | Reconfigurable |            - |         24 |         24 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_lbkb_U22                                                                                   |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lbkb_813 | Reconfigurable |            - |        112 |        112 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_lbkb_U23                                                                                   |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lbkb_814 | Reconfigurable |            - |         24 |         24 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_lbkb_U24                                                                                   |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lbkb_815 | Reconfigurable |            - |         24 |         24 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_lbkb_U26                                                                                   |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lbkb_816 | Reconfigurable |            - |         48 |         48 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_lbkb_U27                                                                                   |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lbkb_817 | Reconfigurable |            - |         48 |         48 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_lbkb_U28                                                                                   |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lbkb_818 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_lbkb_U3                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lbkb_819 | Reconfigurable |            - |         24 |         24 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_lbkb_U30                                                                                   |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lbkb_820 | Reconfigurable |            - |         48 |         48 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_lbkb_U31                                                                                   |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lbkb_821 | Reconfigurable |            - |         24 |         24 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_lbkb_U32                                                                                   |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lbkb_822 | Reconfigurable |            - |         48 |         48 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_lbkb_U34                                                                                   |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lbkb_823 | Reconfigurable |            - |         48 |         48 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_lbkb_U35                                                                                   |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lbkb_824 | Reconfigurable |            - |         24 |         24 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_lbkb_U36                                                                                   |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lbkb_825 | Reconfigurable |            - |         24 |         24 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_lbkb_U38                                                                                   |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lbkb_826 | Reconfigurable |            - |         72 |         72 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_lbkb_U39                                                                                   |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lbkb_827 | Reconfigurable |            - |         24 |         24 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_lbkb_U4                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lbkb_828 | Reconfigurable |            - |         24 |         24 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_lbkb_U40                                                                                   |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lbkb_829 | Reconfigurable |            - |         24 |         24 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_lbkb_U42                                                                                   |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lbkb_830 | Reconfigurable |            - |         48 |         48 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_lbkb_U43                                                                                   |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lbkb_831 | Reconfigurable |            - |         48 |         48 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_lbkb_U44                                                                                   |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lbkb_832 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_lbkb_U46                                                                                   |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lbkb_833 | Reconfigurable |            - |         48 |         48 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_lbkb_U47                                                                                   |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lbkb_834 | Reconfigurable |            - |         24 |         24 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_lbkb_U48                                                                                   |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lbkb_835 | Reconfigurable |            - |         48 |         48 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_lbkb_U50                                                                                   |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lbkb_836 | Reconfigurable |            - |         48 |         48 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_lbkb_U51                                                                                   |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lbkb_837 | Reconfigurable |            - |         24 |         24 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_lbkb_U52                                                                                   |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lbkb_838 | Reconfigurable |            - |         24 |         24 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_lbkb_U54                                                                                   |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lbkb_839 | Reconfigurable |            - |         72 |         72 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_lbkb_U55                                                                                   |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lbkb_840 | Reconfigurable |            - |         24 |         24 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_lbkb_U56                                                                                   |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lbkb_841 | Reconfigurable |            - |         24 |         24 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_lbkb_U58                                                                                   |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lbkb_842 | Reconfigurable |            - |         48 |         48 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_lbkb_U59                                                                                   |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lbkb_843 | Reconfigurable |            - |         48 |         48 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_lbkb_U6                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lbkb_844 | Reconfigurable |            - |         72 |         72 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_lbkb_U60                                                                                   |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lbkb_845 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_lbkb_U62                                                                                   |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lbkb_846 | Reconfigurable |            - |         48 |         48 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_lbkb_U63                                                                                   |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lbkb_847 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_lbkb_U64                                                                                   |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lbkb_848 | Reconfigurable |            - |         48 |         48 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_lbkb_U7                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lbkb_849 | Reconfigurable |            - |         24 |         24 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_lbkb_U8                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lbkb_850 | Reconfigurable |            - |         24 |         24 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|             ibuf_V_0_U                                                                                                   |                                      pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe | Reconfigurable |            - |         10 |         10 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|               unified_fc_conv_ldEe_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_ram_803 | Reconfigurable |            - |         10 |         10 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|             ibuf_V_10_U                                                                                                  |                                   pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_31 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|               unified_fc_conv_ldEe_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_ram_802 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|             ibuf_V_11_U                                                                                                  |                                   pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_32 | Reconfigurable |            - |          4 |          4 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|               unified_fc_conv_ldEe_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_ram_801 | Reconfigurable |            - |          4 |          4 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|             ibuf_V_12_U                                                                                                  |                                   pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_33 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|               unified_fc_conv_ldEe_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_ram_800 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|             ibuf_V_13_U                                                                                                  |                                   pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_34 | Reconfigurable |            - |          3 |          3 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|               unified_fc_conv_ldEe_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_ram_799 | Reconfigurable |            - |          3 |          3 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|             ibuf_V_14_U                                                                                                  |                                   pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_35 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|               unified_fc_conv_ldEe_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_ram_798 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|             ibuf_V_15_U                                                                                                  |                                   pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_36 | Reconfigurable |            - |          3 |          3 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|               unified_fc_conv_ldEe_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_ram_797 | Reconfigurable |            - |          3 |          3 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|             ibuf_V_16_U                                                                                                  |                                   pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_37 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|               unified_fc_conv_ldEe_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_ram_796 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|             ibuf_V_17_U                                                                                                  |                                   pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_38 | Reconfigurable |            - |          3 |          3 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|               unified_fc_conv_ldEe_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_ram_795 | Reconfigurable |            - |          3 |          3 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|             ibuf_V_18_U                                                                                                  |                                   pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_39 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|               unified_fc_conv_ldEe_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_ram_794 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|             ibuf_V_19_U                                                                                                  |                                   pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_40 | Reconfigurable |            - |          3 |          3 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|               unified_fc_conv_ldEe_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_ram_793 | Reconfigurable |            - |          3 |          3 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|             ibuf_V_1_U                                                                                                   |                                   pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_41 | Reconfigurable |            - |          3 |          3 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|               unified_fc_conv_ldEe_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_ram_792 | Reconfigurable |            - |          3 |          3 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|             ibuf_V_20_U                                                                                                  |                                   pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_42 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|               unified_fc_conv_ldEe_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_ram_791 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|             ibuf_V_21_U                                                                                                  |                                   pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_43 | Reconfigurable |            - |          3 |          3 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|               unified_fc_conv_ldEe_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_ram_790 | Reconfigurable |            - |          3 |          3 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|             ibuf_V_22_U                                                                                                  |                                   pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_44 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|               unified_fc_conv_ldEe_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_ram_789 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|             ibuf_V_23_U                                                                                                  |                                   pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_45 | Reconfigurable |            - |         18 |         18 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|               unified_fc_conv_ldEe_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_ram_788 | Reconfigurable |            - |         18 |         18 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|             ibuf_V_24_U                                                                                                  |                                   pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_46 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|               unified_fc_conv_ldEe_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_ram_787 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|             ibuf_V_25_U                                                                                                  |                                   pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_47 | Reconfigurable |            - |         21 |         21 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|               unified_fc_conv_ldEe_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_ram_786 | Reconfigurable |            - |         21 |         21 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|             ibuf_V_26_U                                                                                                  |                                   pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_48 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|               unified_fc_conv_ldEe_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_ram_785 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|             ibuf_V_27_U                                                                                                  |                                   pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_49 | Reconfigurable |            - |          3 |          3 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|               unified_fc_conv_ldEe_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_ram_784 | Reconfigurable |            - |          3 |          3 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|             ibuf_V_28_U                                                                                                  |                                   pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_50 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|               unified_fc_conv_ldEe_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_ram_783 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|             ibuf_V_29_U                                                                                                  |                                   pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_51 | Reconfigurable |            - |          3 |          3 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|               unified_fc_conv_ldEe_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_ram_782 | Reconfigurable |            - |          3 |          3 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|             ibuf_V_2_U                                                                                                   |                                   pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_52 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|               unified_fc_conv_ldEe_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_ram_781 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|             ibuf_V_30_U                                                                                                  |                                   pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_53 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|               unified_fc_conv_ldEe_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_ram_780 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|             ibuf_V_31_U                                                                                                  |                                   pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_54 | Reconfigurable |            - |          3 |          3 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|               unified_fc_conv_ldEe_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_ram_779 | Reconfigurable |            - |          3 |          3 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|             ibuf_V_32_U                                                                                                  |                                   pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_55 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|               unified_fc_conv_ldEe_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_ram_778 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|             ibuf_V_33_U                                                                                                  |                                   pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_56 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|               unified_fc_conv_ldEe_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_ram_777 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|             ibuf_V_34_U                                                                                                  |                                   pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_57 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|               unified_fc_conv_ldEe_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_ram_776 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|             ibuf_V_35_U                                                                                                  |                                   pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_58 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|               unified_fc_conv_ldEe_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_ram_775 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|             ibuf_V_36_U                                                                                                  |                                   pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_59 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|               unified_fc_conv_ldEe_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_ram_774 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|             ibuf_V_37_U                                                                                                  |                                   pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_60 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|               unified_fc_conv_ldEe_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_ram_773 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|             ibuf_V_38_U                                                                                                  |                                   pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_61 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|               unified_fc_conv_ldEe_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_ram_772 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|             ibuf_V_39_U                                                                                                  |                                   pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_62 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|               unified_fc_conv_ldEe_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_ram_771 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|             ibuf_V_3_U                                                                                                   |                                   pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_63 | Reconfigurable |            - |          3 |          3 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|               unified_fc_conv_ldEe_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_ram_770 | Reconfigurable |            - |          3 |          3 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|             ibuf_V_40_U                                                                                                  |                                   pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_64 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|               unified_fc_conv_ldEe_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_ram_769 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|             ibuf_V_41_U                                                                                                  |                                   pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_65 | Reconfigurable |            - |         11 |         11 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|               unified_fc_conv_ldEe_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_ram_768 | Reconfigurable |            - |         11 |         11 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|             ibuf_V_42_U                                                                                                  |                                   pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_66 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|               unified_fc_conv_ldEe_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_ram_767 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|             ibuf_V_43_U                                                                                                  |                                   pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_67 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|               unified_fc_conv_ldEe_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_ram_766 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|             ibuf_V_44_U                                                                                                  |                                   pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_68 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|               unified_fc_conv_ldEe_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_ram_765 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|             ibuf_V_45_U                                                                                                  |                                   pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_69 | Reconfigurable |            - |         11 |         11 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|               unified_fc_conv_ldEe_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_ram_764 | Reconfigurable |            - |         11 |         11 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|             ibuf_V_46_U                                                                                                  |                                   pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_70 | Reconfigurable |            - |         11 |         11 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|               unified_fc_conv_ldEe_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_ram_763 | Reconfigurable |            - |         11 |         11 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|             ibuf_V_47_U                                                                                                  |                                   pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_71 | Reconfigurable |            - |         11 |         11 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|               unified_fc_conv_ldEe_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_ram_762 | Reconfigurable |            - |         11 |         11 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|             ibuf_V_48_U                                                                                                  |                                   pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_72 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|               unified_fc_conv_ldEe_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_ram_761 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|             ibuf_V_49_U                                                                                                  |                                   pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_73 | Reconfigurable |            - |         11 |         11 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|               unified_fc_conv_ldEe_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_ram_760 | Reconfigurable |            - |         11 |         11 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|             ibuf_V_4_U                                                                                                   |                                   pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_74 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|               unified_fc_conv_ldEe_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_ram_759 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|             ibuf_V_50_U                                                                                                  |                                   pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_75 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|               unified_fc_conv_ldEe_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_ram_758 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|             ibuf_V_51_U                                                                                                  |                                   pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_76 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|               unified_fc_conv_ldEe_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_ram_757 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|             ibuf_V_52_U                                                                                                  |                                   pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_77 | Reconfigurable |            - |         11 |         11 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|               unified_fc_conv_ldEe_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_ram_756 | Reconfigurable |            - |         11 |         11 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|             ibuf_V_53_U                                                                                                  |                                   pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_78 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|               unified_fc_conv_ldEe_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_ram_755 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|             ibuf_V_54_U                                                                                                  |                                   pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_79 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|               unified_fc_conv_ldEe_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_ram_754 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|             ibuf_V_55_U                                                                                                  |                                   pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_80 | Reconfigurable |            - |         36 |         36 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|               unified_fc_conv_ldEe_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_ram_753 | Reconfigurable |            - |         36 |         36 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|             ibuf_V_56_U                                                                                                  |                                   pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_81 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|               unified_fc_conv_ldEe_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_ram_752 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|             ibuf_V_57_U                                                                                                  |                                   pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_82 | Reconfigurable |            - |         18 |         18 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|               unified_fc_conv_ldEe_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_ram_751 | Reconfigurable |            - |         18 |         18 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|             ibuf_V_58_U                                                                                                  |                                   pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_83 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|               unified_fc_conv_ldEe_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_ram_750 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|             ibuf_V_59_U                                                                                                  |                                   pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_84 | Reconfigurable |            - |         19 |         19 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|               unified_fc_conv_ldEe_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_ram_749 | Reconfigurable |            - |         19 |         19 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|             ibuf_V_5_U                                                                                                   |                                   pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_85 | Reconfigurable |            - |          3 |          3 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|               unified_fc_conv_ldEe_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_ram_748 | Reconfigurable |            - |          3 |          3 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|             ibuf_V_60_U                                                                                                  |                                   pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_86 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|               unified_fc_conv_ldEe_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_ram_747 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|             ibuf_V_61_U                                                                                                  |                                   pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_87 | Reconfigurable |            - |         18 |         18 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|               unified_fc_conv_ldEe_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_ram_746 | Reconfigurable |            - |         18 |         18 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|             ibuf_V_62_U                                                                                                  |                                   pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_88 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|               unified_fc_conv_ldEe_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_ram_745 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|             ibuf_V_63_U                                                                                                  |                                   pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_89 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|               unified_fc_conv_ldEe_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_ram_744 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|             ibuf_V_6_U                                                                                                   |                                   pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_90 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|               unified_fc_conv_ldEe_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_ram_743 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|             ibuf_V_7_U                                                                                                   |                                   pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_91 | Reconfigurable |            - |          3 |          3 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|               unified_fc_conv_ldEe_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_ram_742 | Reconfigurable |            - |          3 |          3 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|             ibuf_V_8_U                                                                                                   |                                   pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_92 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|               unified_fc_conv_ldEe_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_ram_741 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|             ibuf_V_9_U                                                                                                   |                                   pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_93 | Reconfigurable |            - |          3 |          3 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|               unified_fc_conv_ldEe_ram_U                                                                                 |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_ldEe_ram | Reconfigurable |            - |          3 |          3 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|             kbuf_0_U                                                                                                     |                                      pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud | Reconfigurable |            - |         26 |         26 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|               unified_fc_conv_lcud_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_ram_740 | Reconfigurable |            - |         26 |         26 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|             kbuf_10_U                                                                                                    |                                   pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_94 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|               unified_fc_conv_lcud_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_ram_739 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|             kbuf_11_U                                                                                                    |                                   pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_95 | Reconfigurable |            - |          3 |          3 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|               unified_fc_conv_lcud_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_ram_738 | Reconfigurable |            - |          3 |          3 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|             kbuf_12_U                                                                                                    |                                   pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_96 | Reconfigurable |            - |         13 |         13 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|               unified_fc_conv_lcud_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_ram_737 | Reconfigurable |            - |         13 |         13 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|             kbuf_13_U                                                                                                    |                                   pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_97 | Reconfigurable |            - |          3 |          3 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|               unified_fc_conv_lcud_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_ram_736 | Reconfigurable |            - |          3 |          3 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|             kbuf_14_U                                                                                                    |                                   pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_98 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|               unified_fc_conv_lcud_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_ram_735 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|             kbuf_15_U                                                                                                    |                                   pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_99 | Reconfigurable |            - |         13 |         13 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|               unified_fc_conv_lcud_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_ram_734 | Reconfigurable |            - |         13 |         13 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|             kbuf_16_U                                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_100 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|               unified_fc_conv_lcud_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_ram_733 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|             kbuf_17_U                                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_101 | Reconfigurable |            - |          2 |          2 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|               unified_fc_conv_lcud_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_ram_732 | Reconfigurable |            - |          2 |          2 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|             kbuf_18_U                                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_102 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|               unified_fc_conv_lcud_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_ram_731 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|             kbuf_19_U                                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_103 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|               unified_fc_conv_lcud_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_ram_730 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|             kbuf_1_U                                                                                                     |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_104 | Reconfigurable |            - |          2 |          2 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|               unified_fc_conv_lcud_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_ram_729 | Reconfigurable |            - |          2 |          2 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|             kbuf_20_U                                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_105 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|               unified_fc_conv_lcud_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_ram_728 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|             kbuf_21_U                                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_106 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|               unified_fc_conv_lcud_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_ram_727 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|             kbuf_22_U                                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_107 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|               unified_fc_conv_lcud_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_ram_726 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|             kbuf_23_U                                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_108 | Reconfigurable |            - |          4 |          4 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|               unified_fc_conv_lcud_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_ram_725 | Reconfigurable |            - |          4 |          4 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|             kbuf_24_U                                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_109 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|               unified_fc_conv_lcud_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_ram_724 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|             kbuf_25_U                                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_110 | Reconfigurable |            - |         12 |         12 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|               unified_fc_conv_lcud_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_ram_723 | Reconfigurable |            - |         12 |         12 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|             kbuf_26_U                                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_111 | Reconfigurable |            - |         11 |         11 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|               unified_fc_conv_lcud_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_ram_722 | Reconfigurable |            - |         11 |         11 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|             kbuf_27_U                                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_112 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|               unified_fc_conv_lcud_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_ram_721 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|             kbuf_28_U                                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_113 | Reconfigurable |            - |         12 |         12 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|               unified_fc_conv_lcud_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_ram_720 | Reconfigurable |            - |         12 |         12 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|             kbuf_29_U                                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_114 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|               unified_fc_conv_lcud_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_ram_719 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|             kbuf_2_U                                                                                                     |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_115 | Reconfigurable |            - |         11 |         11 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|               unified_fc_conv_lcud_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_ram_718 | Reconfigurable |            - |         11 |         11 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|             kbuf_30_U                                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_116 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|               unified_fc_conv_lcud_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_ram_717 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|             kbuf_31_U                                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_117 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|               unified_fc_conv_lcud_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_ram_716 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|             kbuf_32_U                                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_118 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|               unified_fc_conv_lcud_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_ram_715 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|             kbuf_33_U                                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_119 | Reconfigurable |            - |          2 |          2 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|               unified_fc_conv_lcud_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_ram_714 | Reconfigurable |            - |          2 |          2 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|             kbuf_34_U                                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_120 | Reconfigurable |            - |         11 |         11 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|               unified_fc_conv_lcud_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_ram_713 | Reconfigurable |            - |         11 |         11 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|             kbuf_35_U                                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_121 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|               unified_fc_conv_lcud_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_ram_712 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|             kbuf_36_U                                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_122 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|               unified_fc_conv_lcud_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_ram_711 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|             kbuf_37_U                                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_123 | Reconfigurable |            - |         12 |         12 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|               unified_fc_conv_lcud_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_ram_710 | Reconfigurable |            - |         12 |         12 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|             kbuf_38_U                                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_124 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|               unified_fc_conv_lcud_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_ram_709 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|             kbuf_39_U                                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_125 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|               unified_fc_conv_lcud_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_ram_708 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|             kbuf_3_U                                                                                                     |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_126 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|               unified_fc_conv_lcud_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_ram_707 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|             kbuf_40_U                                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_127 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|               unified_fc_conv_lcud_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_ram_706 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|             kbuf_41_U                                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_128 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|               unified_fc_conv_lcud_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_ram_705 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|             kbuf_42_U                                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_129 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|               unified_fc_conv_lcud_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_ram_704 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|             kbuf_43_U                                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_130 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|               unified_fc_conv_lcud_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_ram_703 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|             kbuf_44_U                                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_131 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|               unified_fc_conv_lcud_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_ram_702 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|             kbuf_45_U                                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_132 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|               unified_fc_conv_lcud_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_ram_701 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|             kbuf_46_U                                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_133 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|               unified_fc_conv_lcud_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_ram_700 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|             kbuf_47_U                                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_134 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|               unified_fc_conv_lcud_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_ram_699 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|             kbuf_48_U                                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_135 | Reconfigurable |            - |         12 |         12 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|               unified_fc_conv_lcud_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_ram_698 | Reconfigurable |            - |         12 |         12 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|             kbuf_49_U                                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_136 | Reconfigurable |            - |         11 |         11 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|               unified_fc_conv_lcud_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_ram_697 | Reconfigurable |            - |         11 |         11 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|             kbuf_4_U                                                                                                     |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_137 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|               unified_fc_conv_lcud_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_ram_696 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|             kbuf_50_U                                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_138 | Reconfigurable |            - |          2 |          2 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|               unified_fc_conv_lcud_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_ram_695 | Reconfigurable |            - |          2 |          2 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|             kbuf_51_U                                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_139 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|               unified_fc_conv_lcud_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_ram_694 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|             kbuf_52_U                                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_140 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|               unified_fc_conv_lcud_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_ram_693 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|             kbuf_53_U                                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_141 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|               unified_fc_conv_lcud_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_ram_692 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|             kbuf_54_U                                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_142 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|               unified_fc_conv_lcud_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_ram_691 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|             kbuf_55_U                                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_143 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|               unified_fc_conv_lcud_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_ram_690 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|             kbuf_56_U                                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_144 | Reconfigurable |            - |         12 |         12 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|               unified_fc_conv_lcud_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_ram_689 | Reconfigurable |            - |         12 |         12 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|             kbuf_57_U                                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_145 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|               unified_fc_conv_lcud_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_ram_688 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|             kbuf_58_U                                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_146 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|               unified_fc_conv_lcud_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_ram_687 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|             kbuf_59_U                                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_147 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|               unified_fc_conv_lcud_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_ram_686 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|             kbuf_5_U                                                                                                     |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_148 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|               unified_fc_conv_lcud_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_ram_685 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|             kbuf_60_U                                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_149 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|               unified_fc_conv_lcud_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_ram_684 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|             kbuf_61_U                                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_150 | Reconfigurable |            - |          2 |          2 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|               unified_fc_conv_lcud_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_ram_683 | Reconfigurable |            - |          2 |          2 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|             kbuf_62_U                                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_151 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|               unified_fc_conv_lcud_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_ram_682 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|             kbuf_63_U                                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_152 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|               unified_fc_conv_lcud_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_ram_681 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|             kbuf_6_U                                                                                                     |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_153 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|               unified_fc_conv_lcud_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_ram_680 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|             kbuf_7_U                                                                                                     |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_154 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|               unified_fc_conv_lcud_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_ram_679 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|             kbuf_8_U                                                                                                     |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_155 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|               unified_fc_conv_lcud_ram_U                                                                                 |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_ram_678 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|             kbuf_9_U                                                                                                     |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_156 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|               unified_fc_conv_lcud_ram_U                                                                                 |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcud_ram | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|             obf_U                                                                                                        |                                      pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcgu | Reconfigurable |            - |         53 |         53 |       0 |    0 |      1 |     64 |      0 |    0 |            0 |
|               unified_fc_conv_lcgu_ram_U                                                                                 |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcgu_ram | Reconfigurable |            - |         53 |         53 |       0 |    0 |      1 |     64 |      0 |    0 |            0 |
|             unified_fc_conv_layer_CTRL_BUS_s_axi_U                                                                       |                      pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_layer_CTRL_BUS_s_axi | Reconfigurable |            - |        478 |        478 |       0 |    0 |    436 |      0 |      0 |    0 |            0 |
|             unified_fc_conv_layer_mem_m_axi_U                                                                            |                           pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_layer_mem_m_axi | Reconfigurable |            - |       1694 |       1592 |       0 |  102 |   1713 |      0 |      2 |    0 |            0 |
|               bus_read                                                                                                   |                      pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_layer_mem_m_axi_read | Reconfigurable |            - |       1191 |       1143 |       0 |   48 |    871 |      0 |      1 |    0 |            0 |
|                 (bus_read)                                                                                               |                      pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_layer_mem_m_axi_read | Reconfigurable |            - |        121 |        121 |       0 |    0 |    460 |      0 |      0 |    0 |            0 |
|                 buff_rdata                                                                                               |    pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_layer_mem_m_axi_buffer__parameterized0 | Reconfigurable |            - |         52 |         52 |       0 |    0 |     94 |      0 |      1 |    0 |            0 |
|                 fifo_rctl                                                                                                |  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_layer_mem_m_axi_fifo__parameterized1_675 | Reconfigurable |            - |         30 |         30 |       0 |    0 |      7 |      0 |      0 |    0 |            0 |
|                 fifo_rreq                                                                                                |  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_layer_mem_m_axi_fifo__parameterized0_676 | Reconfigurable |            - |        172 |        124 |       0 |   48 |    100 |      0 |      0 |    0 |            0 |
|                 rs_rdata                                                                                                 | pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_layer_mem_m_axi_reg_slice__parameterized0 | Reconfigurable |            - |        733 |        733 |       0 |    0 |     70 |      0 |      0 |    0 |            0 |
|                 rs_rreq                                                                                                  |             pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_layer_mem_m_axi_reg_slice_677 | Reconfigurable |            - |         83 |         83 |       0 |    0 |    140 |      0 |      0 |    0 |            0 |
|               bus_write                                                                                                  |                     pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_layer_mem_m_axi_write | Reconfigurable |            - |        494 |        440 |       0 |   54 |    834 |      0 |      1 |    0 |            0 |
|                 (bus_write)                                                                                              |                     pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_layer_mem_m_axi_write | Reconfigurable |            - |        130 |        130 |       0 |    0 |    477 |      0 |      0 |    0 |            0 |
|                 buff_wdata                                                                                               |                    pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_layer_mem_m_axi_buffer | Reconfigurable |            - |         60 |         60 |       0 |    0 |     97 |      0 |      1 |    0 |            0 |
|                 bus_equal_gen.fifo_burst                                                                                 |                      pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_layer_mem_m_axi_fifo | Reconfigurable |            - |         95 |         91 |       0 |    4 |     10 |      0 |      0 |    0 |            0 |
|                 fifo_resp                                                                                                |      pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_layer_mem_m_axi_fifo__parameterized1 | Reconfigurable |            - |         14 |         12 |       0 |    2 |      9 |      0 |      0 |    0 |            0 |
|                 fifo_resp_to_user                                                                                        |      pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_layer_mem_m_axi_fifo__parameterized2 | Reconfigurable |            - |         10 |         10 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                 fifo_wreq                                                                                                |      pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_layer_mem_m_axi_fifo__parameterized0 | Reconfigurable |            - |        113 |         65 |       0 |   48 |    100 |      0 |      0 |    0 |            0 |
|                 rs_wreq                                                                                                  |                 pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_layer_mem_m_axi_reg_slice | Reconfigurable |            - |         73 |         73 |       0 |    0 |    135 |      0 |      0 |    0 |            0 |
|               wreq_throttl                                                                                               |                   pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_layer_mem_m_axi_throttl | Reconfigurable |            - |          9 |          9 |       0 |    0 |      8 |      0 |      0 |    0 |            0 |
|             unified_fc_conv_lc0C_U349                                                                                    |                                      pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lc0C | Reconfigurable |            - |       1684 |       1653 |       0 |   31 |   2077 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_lc0C_div_U                                                                                 |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lc0C_div | Reconfigurable |            - |       1684 |       1653 |       0 |   31 |   2077 |      0 |      0 |    0 |            0 |
|                 (unified_fc_conv_lc0C_div_U)                                                                             |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lc0C_div | Reconfigurable |            - |        142 |        142 |       0 |    0 |     44 |      0 |      0 |    0 |            0 |
|                 unified_fc_conv_lc0C_div_u_0                                                                             |                                pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lc0C_div_u | Reconfigurable |            - |       1542 |       1511 |       0 |   31 |   2033 |      0 |      0 |    0 |            0 |
|             unified_fc_conv_lc1C_U353                                                                                    |                                      pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lc1C | Reconfigurable |            - |        337 |        336 |       0 |    1 |    260 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_lc1C_div_U                                                                                 |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lc1C_div | Reconfigurable |            - |        337 |        336 |       0 |    1 |    260 |      0 |      0 |    0 |            0 |
|                 (unified_fc_conv_lc1C_div_U)                                                                             |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lc1C_div | Reconfigurable |            - |        223 |        223 |       0 |    0 |     97 |      0 |      0 |    0 |            0 |
|                 unified_fc_conv_lc1C_div_u_0                                                                             |                                pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lc1C_div_u | Reconfigurable |            - |        114 |        113 |       0 |    1 |    163 |      0 |      0 |    0 |            0 |
|             unified_fc_conv_lcNA_U258                                                                                    |                                      pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcNA | Reconfigurable |            - |        146 |        145 |       0 |    1 |    171 |      0 |      0 |    0 |            0 |
|               (unified_fc_conv_lcNA_U258)                                                                                |                                      pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcNA | Reconfigurable |            - |          0 |          0 |       0 |    0 |     24 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_layer_ap_sitofp_4_no_dsp_32_u                                                              |               pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_layer_ap_sitofp_4_no_dsp_32 | Reconfigurable |            - |        146 |        145 |       0 |    1 |    147 |      0 |      0 |    0 |            0 |
|                 U0                                                                                                       |                                     pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4 | Reconfigurable |            - |        146 |        145 |       0 |    1 |    147 |      0 |      0 |    0 |            0 |
|                   i_synth                                                                                                |                                 pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv | Reconfigurable |            - |        146 |        145 |       0 |    1 |    147 |      0 |      0 |    0 |            0 |
|                     FIX_TO_FLT_OP.SPD.OP                                                                                 |                                           pr_region_2_unified_fc_conv_layer_0_0_fix_to_flt_conv | Reconfigurable |            - |        146 |        145 |       0 |    1 |    147 |      0 |      0 |    0 |            0 |
|                       (FIX_TO_FLT_OP.SPD.OP)                                                                             |                                           pr_region_2_unified_fc_conv_layer_0_0_fix_to_flt_conv | Reconfigurable |            - |         23 |         23 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                       EXP                                                                                                |                                       pr_region_2_unified_fc_conv_layer_0_0_fix_to_flt_conv_exp | Reconfigurable |            - |          2 |          1 |       0 |    1 |      1 |      0 |      0 |    0 |            0 |
|                         ZERO_DELAY                                                                                       |                                pr_region_2_unified_fc_conv_layer_0_0_delay__parameterized20_671 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                           i_pipe                                                                                         |                 pr_region_2_unified_fc_conv_layer_0_0_xbip_pipe_v3_0_3_viv__parameterized17_674 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                         a_is_signed.IP_SIGN_DELAY                                                                        |                                pr_region_2_unified_fc_conv_layer_0_0_delay__parameterized19_672 | Reconfigurable |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                           i_pipe                                                                                         |                 pr_region_2_unified_fc_conv_layer_0_0_xbip_pipe_v3_0_3_viv__parameterized35_673 | Reconfigurable |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                       FIXED_DATA_SIGNED.M_ABS                                                                            |                                           pr_region_2_unified_fc_conv_layer_0_0_carry_chain_648 | Reconfigurable |            - |          6 |          6 |       0 |    0 |     32 |      0 |      0 |    0 |            0 |
|                         (FIXED_DATA_SIGNED.M_ABS)                                                                        |                                           pr_region_2_unified_fc_conv_layer_0_0_carry_chain_648 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         Q_DEL                                                                                            |                                 pr_region_2_unified_fc_conv_layer_0_0_delay__parameterized1_669 | Reconfigurable |            - |          6 |          6 |       0 |    0 |     32 |      0 |      0 |    0 |            0 |
|                           i_pipe                                                                                         |                  pr_region_2_unified_fc_conv_layer_0_0_xbip_pipe_v3_0_3_viv__parameterized5_670 | Reconfigurable |            - |          6 |          6 |       0 |    0 |     32 |      0 |      0 |    0 |            0 |
|                       LZE                                                                                                |                                          pr_region_2_unified_fc_conv_layer_0_0_lead_zero_encode | Reconfigurable |            - |         41 |         41 |       0 |    0 |     21 |      0 |      0 |    0 |            0 |
|                         (LZE)                                                                                            |                                          pr_region_2_unified_fc_conv_layer_0_0_lead_zero_encode | Reconfigurable |            - |         13 |         13 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         ENCODE[0].DIST_DEL                                                                               |                                 pr_region_2_unified_fc_conv_layer_0_0_delay__parameterized6_657 | Reconfigurable |            - |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|                           i_pipe                                                                                         |                 pr_region_2_unified_fc_conv_layer_0_0_xbip_pipe_v3_0_3_viv__parameterized11_668 | Reconfigurable |            - |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|                         ENCODE[1].DIST_DEL                                                                               |                                 pr_region_2_unified_fc_conv_layer_0_0_delay__parameterized6_658 | Reconfigurable |            - |          4 |          4 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|                           i_pipe                                                                                         |                 pr_region_2_unified_fc_conv_layer_0_0_xbip_pipe_v3_0_3_viv__parameterized11_667 | Reconfigurable |            - |          4 |          4 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|                         ENCODE[1].MUX_0                                                                                  |                                  pr_region_2_unified_fc_conv_layer_0_0_mux4__parameterized0_659 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                           OP_DEL                                                                                         |                                 pr_region_2_unified_fc_conv_layer_0_0_delay__parameterized7_665 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             i_pipe                                                                                       |                 pr_region_2_unified_fc_conv_layer_0_0_xbip_pipe_v3_0_3_viv__parameterized13_666 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                         ZERO_DET_CC_1                                                                                    |                           pr_region_2_unified_fc_conv_layer_0_0_carry_chain__parameterized0_661 | Reconfigurable |            - |         18 |         18 |       0 |    0 |      8 |      0 |      0 |    0 |            0 |
|                         ZERO_DET_CC_2.CC                                                                                 |                           pr_region_2_unified_fc_conv_layer_0_0_carry_chain__parameterized0_662 | Reconfigurable |            - |          3 |          3 |       0 |    0 |      8 |      0 |      0 |    0 |            0 |
|                       NEED_Z_DET.Z_DET                                                                                   |                                             pr_region_2_unified_fc_conv_layer_0_0_norm_zero_det | Reconfigurable |            - |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |            0 |
|                         (NEED_Z_DET.Z_DET)                                                                               |                                             pr_region_2_unified_fc_conv_layer_0_0_norm_zero_det | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         ENCODE[1].Z_DET_DEL                                                                              |                                 pr_region_2_unified_fc_conv_layer_0_0_delay__parameterized7_655 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                           i_pipe                                                                                         |                 pr_region_2_unified_fc_conv_layer_0_0_xbip_pipe_v3_0_3_viv__parameterized13_656 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                         Z_C_DEL                                                                                          |                                     pr_region_2_unified_fc_conv_layer_0_0_delay__parameterized8 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|                           i_pipe                                                                                         |                     pr_region_2_unified_fc_conv_layer_0_0_xbip_pipe_v3_0_3_viv__parameterized15 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|                       NORM_SHIFT                                                                                         |                                           pr_region_2_unified_fc_conv_layer_0_0_shift_msb_first | Reconfigurable |            - |         25 |         25 |       0 |    0 |     25 |      0 |      0 |    0 |            0 |
|                         MUX_LOOP[1].DEL_SHIFT                                                                            |                                 pr_region_2_unified_fc_conv_layer_0_0_delay__parameterized2_653 | Reconfigurable |            - |         25 |         25 |       0 |    0 |     25 |      0 |      0 |    0 |            0 |
|                           i_pipe                                                                                         |                  pr_region_2_unified_fc_conv_layer_0_0_xbip_pipe_v3_0_3_viv__parameterized5_654 | Reconfigurable |            - |         25 |         25 |       0 |    0 |     25 |      0 |      0 |    0 |            0 |
|                       OP                                                                                                 |                                                pr_region_2_unified_fc_conv_layer_0_0_flt_dec_op | Reconfigurable |            - |          0 |          0 |       0 |    0 |     31 |      0 |      0 |    0 |            0 |
|                       ROUND                                                                                              |                                    pr_region_2_unified_fc_conv_layer_0_0_renorm_and_round_logic | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         LOGIC.RND1                                                                                       |                               pr_region_2_unified_fc_conv_layer_0_0_carry_chain__parameterized2 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         LOGIC.RND2                                                                                       |                               pr_region_2_unified_fc_conv_layer_0_0_carry_chain__parameterized3 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         RND_BIT_GEN                                                                                      |                                         pr_region_2_unified_fc_conv_layer_0_0_flt_round_bit_651 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                                                            |                           pr_region_2_unified_fc_conv_layer_0_0_carry_chain__parameterized1_652 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                       Z_C_DEL                                                                                            |                                 pr_region_2_unified_fc_conv_layer_0_0_delay__parameterized2_649 | Reconfigurable |            - |         48 |         48 |       0 |    0 |     32 |      0 |      0 |    0 |            0 |
|                         i_pipe                                                                                           |                  pr_region_2_unified_fc_conv_layer_0_0_xbip_pipe_v3_0_3_viv__parameterized5_650 | Reconfigurable |            - |         48 |         48 |       0 |    0 |     32 |      0 |      0 |    0 |            0 |
|             unified_fc_conv_lcOA_U259                                                                                    |                                      pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcOA | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_layer_ap_fpext_0_no_dsp_32_u                                                               |            pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_layer_ap_fpext_0_no_dsp_32_641 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 U0                                                                                                       |                 pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4__parameterized1__39 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   i_synth                                                                                                |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__39 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     (i_synth)                                                                                            |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__39 | Reconfigurable |            - |         34 |         34 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     FLT_TO_FLT_OP.SPD.OP                                                                                 |                                       pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_642 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                       EXP                                                                                                |                                   pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_exp_643 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         COND_DET                                                                                         |                                        pr_region_2_unified_fc_conv_layer_0_0_special_detect_644 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                                                   |                                         pr_region_2_unified_fc_conv_layer_0_0_compare_eq_im_645 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             CARRY_ZERO_DET                                                                               |                           pr_region_2_unified_fc_conv_layer_0_0_carry_chain__parameterized4_646 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|             unified_fc_conv_lcOA_U260                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcOA_157 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_layer_ap_fpext_0_no_dsp_32_u                                                               |            pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_layer_ap_fpext_0_no_dsp_32_635 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 U0                                                                                                       |                 pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4__parameterized1__51 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   i_synth                                                                                                |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__51 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     (i_synth)                                                                                            |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__51 | Reconfigurable |            - |         34 |         34 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     FLT_TO_FLT_OP.SPD.OP                                                                                 |                                       pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_636 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                       EXP                                                                                                |                                   pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_exp_637 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         COND_DET                                                                                         |                                        pr_region_2_unified_fc_conv_layer_0_0_special_detect_638 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                                                   |                                         pr_region_2_unified_fc_conv_layer_0_0_compare_eq_im_639 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             CARRY_ZERO_DET                                                                               |                           pr_region_2_unified_fc_conv_layer_0_0_carry_chain__parameterized4_640 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|             unified_fc_conv_lcOA_U261                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcOA_158 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_layer_ap_fpext_0_no_dsp_32_u                                                               |            pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_layer_ap_fpext_0_no_dsp_32_629 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 U0                                                                                                       |                 pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4__parameterized1__21 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   i_synth                                                                                                |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__21 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     (i_synth)                                                                                            |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__21 | Reconfigurable |            - |         34 |         34 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     FLT_TO_FLT_OP.SPD.OP                                                                                 |                                       pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_630 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                       EXP                                                                                                |                                   pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_exp_631 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         COND_DET                                                                                         |                                        pr_region_2_unified_fc_conv_layer_0_0_special_detect_632 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                                                   |                                         pr_region_2_unified_fc_conv_layer_0_0_compare_eq_im_633 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             CARRY_ZERO_DET                                                                               |                           pr_region_2_unified_fc_conv_layer_0_0_carry_chain__parameterized4_634 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|             unified_fc_conv_lcOA_U262                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcOA_159 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_layer_ap_fpext_0_no_dsp_32_u                                                               |            pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_layer_ap_fpext_0_no_dsp_32_623 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 U0                                                                                                       |                 pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4__parameterized1__60 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   i_synth                                                                                                |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__60 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     (i_synth)                                                                                            |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__60 | Reconfigurable |            - |         34 |         34 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     FLT_TO_FLT_OP.SPD.OP                                                                                 |                                       pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_624 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                       EXP                                                                                                |                                   pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_exp_625 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         COND_DET                                                                                         |                                        pr_region_2_unified_fc_conv_layer_0_0_special_detect_626 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                                                   |                                         pr_region_2_unified_fc_conv_layer_0_0_compare_eq_im_627 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             CARRY_ZERO_DET                                                                               |                           pr_region_2_unified_fc_conv_layer_0_0_carry_chain__parameterized4_628 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|             unified_fc_conv_lcOA_U263                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcOA_160 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_layer_ap_fpext_0_no_dsp_32_u                                                               |            pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_layer_ap_fpext_0_no_dsp_32_617 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 U0                                                                                                       |                 pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4__parameterized1__55 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   i_synth                                                                                                |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__55 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     (i_synth)                                                                                            |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__55 | Reconfigurable |            - |         34 |         34 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     FLT_TO_FLT_OP.SPD.OP                                                                                 |                                       pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_618 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                       EXP                                                                                                |                                   pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_exp_619 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         COND_DET                                                                                         |                                        pr_region_2_unified_fc_conv_layer_0_0_special_detect_620 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                                                   |                                         pr_region_2_unified_fc_conv_layer_0_0_compare_eq_im_621 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             CARRY_ZERO_DET                                                                               |                           pr_region_2_unified_fc_conv_layer_0_0_carry_chain__parameterized4_622 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|             unified_fc_conv_lcOA_U264                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcOA_161 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_layer_ap_fpext_0_no_dsp_32_u                                                               |            pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_layer_ap_fpext_0_no_dsp_32_611 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 U0                                                                                                       |                     pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4__parameterized1 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   i_synth                                                                                                |                 pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     (i_synth)                                                                                            |                 pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1 | Reconfigurable |            - |         34 |         34 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     FLT_TO_FLT_OP.SPD.OP                                                                                 |                                       pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_612 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                       EXP                                                                                                |                                   pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_exp_613 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         COND_DET                                                                                         |                                        pr_region_2_unified_fc_conv_layer_0_0_special_detect_614 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                                                   |                                         pr_region_2_unified_fc_conv_layer_0_0_compare_eq_im_615 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             CARRY_ZERO_DET                                                                               |                           pr_region_2_unified_fc_conv_layer_0_0_carry_chain__parameterized4_616 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|             unified_fc_conv_lcOA_U265                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcOA_162 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_layer_ap_fpext_0_no_dsp_32_u                                                               |            pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_layer_ap_fpext_0_no_dsp_32_605 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 U0                                                                                                       |                 pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4__parameterized1__22 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   i_synth                                                                                                |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__22 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     (i_synth)                                                                                            |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__22 | Reconfigurable |            - |         34 |         34 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     FLT_TO_FLT_OP.SPD.OP                                                                                 |                                       pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_606 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                       EXP                                                                                                |                                   pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_exp_607 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         COND_DET                                                                                         |                                        pr_region_2_unified_fc_conv_layer_0_0_special_detect_608 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                                                   |                                         pr_region_2_unified_fc_conv_layer_0_0_compare_eq_im_609 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             CARRY_ZERO_DET                                                                               |                           pr_region_2_unified_fc_conv_layer_0_0_carry_chain__parameterized4_610 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|             unified_fc_conv_lcOA_U266                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcOA_163 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_layer_ap_fpext_0_no_dsp_32_u                                                               |            pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_layer_ap_fpext_0_no_dsp_32_599 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 U0                                                                                                       |                 pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4__parameterized1__14 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   i_synth                                                                                                |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__14 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     (i_synth)                                                                                            |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__14 | Reconfigurable |            - |         34 |         34 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     FLT_TO_FLT_OP.SPD.OP                                                                                 |                                       pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_600 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                       EXP                                                                                                |                                   pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_exp_601 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         COND_DET                                                                                         |                                        pr_region_2_unified_fc_conv_layer_0_0_special_detect_602 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                                                   |                                         pr_region_2_unified_fc_conv_layer_0_0_compare_eq_im_603 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             CARRY_ZERO_DET                                                                               |                           pr_region_2_unified_fc_conv_layer_0_0_carry_chain__parameterized4_604 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|             unified_fc_conv_lcOA_U267                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcOA_164 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_layer_ap_fpext_0_no_dsp_32_u                                                               |            pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_layer_ap_fpext_0_no_dsp_32_593 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 U0                                                                                                       |                 pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4__parameterized1__59 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   i_synth                                                                                                |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__59 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     (i_synth)                                                                                            |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__59 | Reconfigurable |            - |         34 |         34 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     FLT_TO_FLT_OP.SPD.OP                                                                                 |                                       pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_594 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                       EXP                                                                                                |                                   pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_exp_595 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         COND_DET                                                                                         |                                        pr_region_2_unified_fc_conv_layer_0_0_special_detect_596 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                                                   |                                         pr_region_2_unified_fc_conv_layer_0_0_compare_eq_im_597 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             CARRY_ZERO_DET                                                                               |                           pr_region_2_unified_fc_conv_layer_0_0_carry_chain__parameterized4_598 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|             unified_fc_conv_lcOA_U268                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcOA_165 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_layer_ap_fpext_0_no_dsp_32_u                                                               |            pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_layer_ap_fpext_0_no_dsp_32_587 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 U0                                                                                                       |                 pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4__parameterized1__29 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   i_synth                                                                                                |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__29 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     (i_synth)                                                                                            |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__29 | Reconfigurable |            - |         34 |         34 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     FLT_TO_FLT_OP.SPD.OP                                                                                 |                                       pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_588 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                       EXP                                                                                                |                                   pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_exp_589 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         COND_DET                                                                                         |                                        pr_region_2_unified_fc_conv_layer_0_0_special_detect_590 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                                                   |                                         pr_region_2_unified_fc_conv_layer_0_0_compare_eq_im_591 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             CARRY_ZERO_DET                                                                               |                           pr_region_2_unified_fc_conv_layer_0_0_carry_chain__parameterized4_592 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|             unified_fc_conv_lcOA_U269                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcOA_166 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_layer_ap_fpext_0_no_dsp_32_u                                                               |            pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_layer_ap_fpext_0_no_dsp_32_581 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 U0                                                                                                       |                 pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4__parameterized1__63 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   i_synth                                                                                                |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__63 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     (i_synth)                                                                                            |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__63 | Reconfigurable |            - |         34 |         34 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     FLT_TO_FLT_OP.SPD.OP                                                                                 |                                       pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_582 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                       EXP                                                                                                |                                   pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_exp_583 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         COND_DET                                                                                         |                                        pr_region_2_unified_fc_conv_layer_0_0_special_detect_584 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                                                   |                                         pr_region_2_unified_fc_conv_layer_0_0_compare_eq_im_585 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             CARRY_ZERO_DET                                                                               |                           pr_region_2_unified_fc_conv_layer_0_0_carry_chain__parameterized4_586 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|             unified_fc_conv_lcOA_U270                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcOA_167 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_layer_ap_fpext_0_no_dsp_32_u                                                               |            pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_layer_ap_fpext_0_no_dsp_32_575 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 U0                                                                                                       |                 pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4__parameterized1__23 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   i_synth                                                                                                |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__23 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     (i_synth)                                                                                            |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__23 | Reconfigurable |            - |         34 |         34 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     FLT_TO_FLT_OP.SPD.OP                                                                                 |                                       pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_576 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                       EXP                                                                                                |                                   pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_exp_577 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         COND_DET                                                                                         |                                        pr_region_2_unified_fc_conv_layer_0_0_special_detect_578 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                                                   |                                         pr_region_2_unified_fc_conv_layer_0_0_compare_eq_im_579 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             CARRY_ZERO_DET                                                                               |                           pr_region_2_unified_fc_conv_layer_0_0_carry_chain__parameterized4_580 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|             unified_fc_conv_lcOA_U271                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcOA_168 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_layer_ap_fpext_0_no_dsp_32_u                                                               |            pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_layer_ap_fpext_0_no_dsp_32_569 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 U0                                                                                                       |                 pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4__parameterized1__40 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   i_synth                                                                                                |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__40 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     (i_synth)                                                                                            |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__40 | Reconfigurable |            - |         34 |         34 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     FLT_TO_FLT_OP.SPD.OP                                                                                 |                                       pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_570 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                       EXP                                                                                                |                                   pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_exp_571 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         COND_DET                                                                                         |                                        pr_region_2_unified_fc_conv_layer_0_0_special_detect_572 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                                                   |                                         pr_region_2_unified_fc_conv_layer_0_0_compare_eq_im_573 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             CARRY_ZERO_DET                                                                               |                           pr_region_2_unified_fc_conv_layer_0_0_carry_chain__parameterized4_574 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|             unified_fc_conv_lcOA_U272                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcOA_169 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_layer_ap_fpext_0_no_dsp_32_u                                                               |            pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_layer_ap_fpext_0_no_dsp_32_563 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 U0                                                                                                       |                 pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4__parameterized1__54 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   i_synth                                                                                                |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__54 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     (i_synth)                                                                                            |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__54 | Reconfigurable |            - |         34 |         34 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     FLT_TO_FLT_OP.SPD.OP                                                                                 |                                       pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_564 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                       EXP                                                                                                |                                   pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_exp_565 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         COND_DET                                                                                         |                                        pr_region_2_unified_fc_conv_layer_0_0_special_detect_566 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                                                   |                                         pr_region_2_unified_fc_conv_layer_0_0_compare_eq_im_567 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             CARRY_ZERO_DET                                                                               |                           pr_region_2_unified_fc_conv_layer_0_0_carry_chain__parameterized4_568 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|             unified_fc_conv_lcOA_U273                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcOA_170 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_layer_ap_fpext_0_no_dsp_32_u                                                               |            pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_layer_ap_fpext_0_no_dsp_32_557 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 U0                                                                                                       |                 pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4__parameterized1__50 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   i_synth                                                                                                |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__50 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     (i_synth)                                                                                            |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__50 | Reconfigurable |            - |         34 |         34 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     FLT_TO_FLT_OP.SPD.OP                                                                                 |                                       pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_558 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                       EXP                                                                                                |                                   pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_exp_559 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         COND_DET                                                                                         |                                        pr_region_2_unified_fc_conv_layer_0_0_special_detect_560 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                                                   |                                         pr_region_2_unified_fc_conv_layer_0_0_compare_eq_im_561 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             CARRY_ZERO_DET                                                                               |                           pr_region_2_unified_fc_conv_layer_0_0_carry_chain__parameterized4_562 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|             unified_fc_conv_lcOA_U274                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcOA_171 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_layer_ap_fpext_0_no_dsp_32_u                                                               |            pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_layer_ap_fpext_0_no_dsp_32_551 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 U0                                                                                                       |                 pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4__parameterized1__62 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   i_synth                                                                                                |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__62 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     (i_synth)                                                                                            |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__62 | Reconfigurable |            - |         34 |         34 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     FLT_TO_FLT_OP.SPD.OP                                                                                 |                                       pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_552 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                       EXP                                                                                                |                                   pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_exp_553 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         COND_DET                                                                                         |                                        pr_region_2_unified_fc_conv_layer_0_0_special_detect_554 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                                                   |                                         pr_region_2_unified_fc_conv_layer_0_0_compare_eq_im_555 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             CARRY_ZERO_DET                                                                               |                           pr_region_2_unified_fc_conv_layer_0_0_carry_chain__parameterized4_556 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|             unified_fc_conv_lcOA_U275                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcOA_172 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_layer_ap_fpext_0_no_dsp_32_u                                                               |            pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_layer_ap_fpext_0_no_dsp_32_545 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 U0                                                                                                       |                 pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4__parameterized1__10 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   i_synth                                                                                                |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__10 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     (i_synth)                                                                                            |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__10 | Reconfigurable |            - |         34 |         34 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     FLT_TO_FLT_OP.SPD.OP                                                                                 |                                       pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_546 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                       EXP                                                                                                |                                   pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_exp_547 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         COND_DET                                                                                         |                                        pr_region_2_unified_fc_conv_layer_0_0_special_detect_548 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                                                   |                                         pr_region_2_unified_fc_conv_layer_0_0_compare_eq_im_549 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             CARRY_ZERO_DET                                                                               |                           pr_region_2_unified_fc_conv_layer_0_0_carry_chain__parameterized4_550 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|             unified_fc_conv_lcOA_U276                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcOA_173 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_layer_ap_fpext_0_no_dsp_32_u                                                               |            pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_layer_ap_fpext_0_no_dsp_32_539 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 U0                                                                                                       |                 pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4__parameterized1__37 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   i_synth                                                                                                |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__37 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     (i_synth)                                                                                            |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__37 | Reconfigurable |            - |         34 |         34 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     FLT_TO_FLT_OP.SPD.OP                                                                                 |                                       pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_540 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                       EXP                                                                                                |                                   pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_exp_541 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         COND_DET                                                                                         |                                        pr_region_2_unified_fc_conv_layer_0_0_special_detect_542 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                                                   |                                         pr_region_2_unified_fc_conv_layer_0_0_compare_eq_im_543 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             CARRY_ZERO_DET                                                                               |                           pr_region_2_unified_fc_conv_layer_0_0_carry_chain__parameterized4_544 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|             unified_fc_conv_lcOA_U277                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcOA_174 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_layer_ap_fpext_0_no_dsp_32_u                                                               |            pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_layer_ap_fpext_0_no_dsp_32_533 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 U0                                                                                                       |                 pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4__parameterized1__13 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   i_synth                                                                                                |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__13 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     (i_synth)                                                                                            |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__13 | Reconfigurable |            - |         34 |         34 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     FLT_TO_FLT_OP.SPD.OP                                                                                 |                                       pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_534 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                       EXP                                                                                                |                                   pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_exp_535 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         COND_DET                                                                                         |                                        pr_region_2_unified_fc_conv_layer_0_0_special_detect_536 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                                                   |                                         pr_region_2_unified_fc_conv_layer_0_0_compare_eq_im_537 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             CARRY_ZERO_DET                                                                               |                           pr_region_2_unified_fc_conv_layer_0_0_carry_chain__parameterized4_538 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|             unified_fc_conv_lcOA_U278                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcOA_175 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_layer_ap_fpext_0_no_dsp_32_u                                                               |            pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_layer_ap_fpext_0_no_dsp_32_527 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 U0                                                                                                       |                 pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4__parameterized1__58 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   i_synth                                                                                                |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__58 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     (i_synth)                                                                                            |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__58 | Reconfigurable |            - |         34 |         34 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     FLT_TO_FLT_OP.SPD.OP                                                                                 |                                       pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_528 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                       EXP                                                                                                |                                   pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_exp_529 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         COND_DET                                                                                         |                                        pr_region_2_unified_fc_conv_layer_0_0_special_detect_530 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                                                   |                                         pr_region_2_unified_fc_conv_layer_0_0_compare_eq_im_531 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             CARRY_ZERO_DET                                                                               |                           pr_region_2_unified_fc_conv_layer_0_0_carry_chain__parameterized4_532 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|             unified_fc_conv_lcOA_U279                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcOA_176 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_layer_ap_fpext_0_no_dsp_32_u                                                               |            pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_layer_ap_fpext_0_no_dsp_32_521 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 U0                                                                                                       |                 pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4__parameterized1__28 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   i_synth                                                                                                |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__28 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     (i_synth)                                                                                            |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__28 | Reconfigurable |            - |         34 |         34 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     FLT_TO_FLT_OP.SPD.OP                                                                                 |                                       pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_522 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                       EXP                                                                                                |                                   pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_exp_523 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         COND_DET                                                                                         |                                        pr_region_2_unified_fc_conv_layer_0_0_special_detect_524 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                                                   |                                         pr_region_2_unified_fc_conv_layer_0_0_compare_eq_im_525 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             CARRY_ZERO_DET                                                                               |                           pr_region_2_unified_fc_conv_layer_0_0_carry_chain__parameterized4_526 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|             unified_fc_conv_lcOA_U280                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcOA_177 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_layer_ap_fpext_0_no_dsp_32_u                                                               |            pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_layer_ap_fpext_0_no_dsp_32_515 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 U0                                                                                                       |                 pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4__parameterized1__24 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   i_synth                                                                                                |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__24 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     (i_synth)                                                                                            |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__24 | Reconfigurable |            - |         34 |         34 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     FLT_TO_FLT_OP.SPD.OP                                                                                 |                                       pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_516 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                       EXP                                                                                                |                                   pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_exp_517 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         COND_DET                                                                                         |                                        pr_region_2_unified_fc_conv_layer_0_0_special_detect_518 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                                                   |                                         pr_region_2_unified_fc_conv_layer_0_0_compare_eq_im_519 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             CARRY_ZERO_DET                                                                               |                           pr_region_2_unified_fc_conv_layer_0_0_carry_chain__parameterized4_520 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|             unified_fc_conv_lcOA_U281                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcOA_178 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_layer_ap_fpext_0_no_dsp_32_u                                                               |            pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_layer_ap_fpext_0_no_dsp_32_509 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 U0                                                                                                       |                 pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4__parameterized1__12 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   i_synth                                                                                                |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__12 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     (i_synth)                                                                                            |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__12 | Reconfigurable |            - |         34 |         34 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     FLT_TO_FLT_OP.SPD.OP                                                                                 |                                       pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_510 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                       EXP                                                                                                |                                   pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_exp_511 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         COND_DET                                                                                         |                                        pr_region_2_unified_fc_conv_layer_0_0_special_detect_512 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                                                   |                                         pr_region_2_unified_fc_conv_layer_0_0_compare_eq_im_513 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             CARRY_ZERO_DET                                                                               |                           pr_region_2_unified_fc_conv_layer_0_0_carry_chain__parameterized4_514 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|             unified_fc_conv_lcOA_U282                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcOA_179 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_layer_ap_fpext_0_no_dsp_32_u                                                               |            pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_layer_ap_fpext_0_no_dsp_32_503 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 U0                                                                                                       |                 pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4__parameterized1__41 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   i_synth                                                                                                |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__41 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     (i_synth)                                                                                            |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__41 | Reconfigurable |            - |         34 |         34 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     FLT_TO_FLT_OP.SPD.OP                                                                                 |                                       pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_504 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                       EXP                                                                                                |                                   pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_exp_505 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         COND_DET                                                                                         |                                        pr_region_2_unified_fc_conv_layer_0_0_special_detect_506 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                                                   |                                         pr_region_2_unified_fc_conv_layer_0_0_compare_eq_im_507 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             CARRY_ZERO_DET                                                                               |                           pr_region_2_unified_fc_conv_layer_0_0_carry_chain__parameterized4_508 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|             unified_fc_conv_lcOA_U283                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcOA_180 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_layer_ap_fpext_0_no_dsp_32_u                                                               |            pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_layer_ap_fpext_0_no_dsp_32_497 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 U0                                                                                                       |                  pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4__parameterized1__7 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   i_synth                                                                                                |              pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__7 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     (i_synth)                                                                                            |              pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__7 | Reconfigurable |            - |         34 |         34 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     FLT_TO_FLT_OP.SPD.OP                                                                                 |                                       pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_498 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                       EXP                                                                                                |                                   pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_exp_499 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         COND_DET                                                                                         |                                        pr_region_2_unified_fc_conv_layer_0_0_special_detect_500 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                                                   |                                         pr_region_2_unified_fc_conv_layer_0_0_compare_eq_im_501 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             CARRY_ZERO_DET                                                                               |                           pr_region_2_unified_fc_conv_layer_0_0_carry_chain__parameterized4_502 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|             unified_fc_conv_lcOA_U284                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcOA_181 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_layer_ap_fpext_0_no_dsp_32_u                                                               |            pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_layer_ap_fpext_0_no_dsp_32_491 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 U0                                                                                                       |                  pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4__parameterized1__6 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   i_synth                                                                                                |              pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__6 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     (i_synth)                                                                                            |              pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__6 | Reconfigurable |            - |         34 |         34 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     FLT_TO_FLT_OP.SPD.OP                                                                                 |                                       pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_492 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                       EXP                                                                                                |                                   pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_exp_493 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         COND_DET                                                                                         |                                        pr_region_2_unified_fc_conv_layer_0_0_special_detect_494 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                                                   |                                         pr_region_2_unified_fc_conv_layer_0_0_compare_eq_im_495 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             CARRY_ZERO_DET                                                                               |                           pr_region_2_unified_fc_conv_layer_0_0_carry_chain__parameterized4_496 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|             unified_fc_conv_lcOA_U285                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcOA_182 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_layer_ap_fpext_0_no_dsp_32_u                                                               |            pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_layer_ap_fpext_0_no_dsp_32_485 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 U0                                                                                                       |                 pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4__parameterized1__57 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   i_synth                                                                                                |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__57 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     (i_synth)                                                                                            |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__57 | Reconfigurable |            - |         34 |         34 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     FLT_TO_FLT_OP.SPD.OP                                                                                 |                                       pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_486 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                       EXP                                                                                                |                                   pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_exp_487 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         COND_DET                                                                                         |                                        pr_region_2_unified_fc_conv_layer_0_0_special_detect_488 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                                                   |                                         pr_region_2_unified_fc_conv_layer_0_0_compare_eq_im_489 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             CARRY_ZERO_DET                                                                               |                           pr_region_2_unified_fc_conv_layer_0_0_carry_chain__parameterized4_490 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|             unified_fc_conv_lcOA_U286                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcOA_183 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_layer_ap_fpext_0_no_dsp_32_u                                                               |            pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_layer_ap_fpext_0_no_dsp_32_479 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 U0                                                                                                       |                 pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4__parameterized1__15 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   i_synth                                                                                                |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__15 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     (i_synth)                                                                                            |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__15 | Reconfigurable |            - |         34 |         34 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     FLT_TO_FLT_OP.SPD.OP                                                                                 |                                       pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_480 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                       EXP                                                                                                |                                   pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_exp_481 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         COND_DET                                                                                         |                                        pr_region_2_unified_fc_conv_layer_0_0_special_detect_482 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                                                   |                                         pr_region_2_unified_fc_conv_layer_0_0_compare_eq_im_483 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             CARRY_ZERO_DET                                                                               |                           pr_region_2_unified_fc_conv_layer_0_0_carry_chain__parameterized4_484 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|             unified_fc_conv_lcOA_U287                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcOA_184 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_layer_ap_fpext_0_no_dsp_32_u                                                               |            pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_layer_ap_fpext_0_no_dsp_32_473 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 U0                                                                                                       |                 pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4__parameterized1__30 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   i_synth                                                                                                |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__30 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     (i_synth)                                                                                            |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__30 | Reconfigurable |            - |         34 |         34 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     FLT_TO_FLT_OP.SPD.OP                                                                                 |                                       pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_474 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                       EXP                                                                                                |                                   pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_exp_475 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         COND_DET                                                                                         |                                        pr_region_2_unified_fc_conv_layer_0_0_special_detect_476 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                                                   |                                         pr_region_2_unified_fc_conv_layer_0_0_compare_eq_im_477 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             CARRY_ZERO_DET                                                                               |                           pr_region_2_unified_fc_conv_layer_0_0_carry_chain__parameterized4_478 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|             unified_fc_conv_lcOA_U288                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcOA_185 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_layer_ap_fpext_0_no_dsp_32_u                                                               |            pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_layer_ap_fpext_0_no_dsp_32_467 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 U0                                                                                                       |                 pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4__parameterized1__49 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   i_synth                                                                                                |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__49 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     (i_synth)                                                                                            |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__49 | Reconfigurable |            - |         34 |         34 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     FLT_TO_FLT_OP.SPD.OP                                                                                 |                                       pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_468 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                       EXP                                                                                                |                                   pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_exp_469 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         COND_DET                                                                                         |                                        pr_region_2_unified_fc_conv_layer_0_0_special_detect_470 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                                                   |                                         pr_region_2_unified_fc_conv_layer_0_0_compare_eq_im_471 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             CARRY_ZERO_DET                                                                               |                           pr_region_2_unified_fc_conv_layer_0_0_carry_chain__parameterized4_472 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|             unified_fc_conv_lcOA_U289                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcOA_186 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_layer_ap_fpext_0_no_dsp_32_u                                                               |            pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_layer_ap_fpext_0_no_dsp_32_461 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 U0                                                                                                       |                  pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4__parameterized1__5 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   i_synth                                                                                                |              pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__5 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     (i_synth)                                                                                            |              pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__5 | Reconfigurable |            - |         34 |         34 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     FLT_TO_FLT_OP.SPD.OP                                                                                 |                                       pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_462 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                       EXP                                                                                                |                                   pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_exp_463 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         COND_DET                                                                                         |                                        pr_region_2_unified_fc_conv_layer_0_0_special_detect_464 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                                                   |                                         pr_region_2_unified_fc_conv_layer_0_0_compare_eq_im_465 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             CARRY_ZERO_DET                                                                               |                           pr_region_2_unified_fc_conv_layer_0_0_carry_chain__parameterized4_466 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|             unified_fc_conv_lcOA_U290                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcOA_187 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_layer_ap_fpext_0_no_dsp_32_u                                                               |            pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_layer_ap_fpext_0_no_dsp_32_455 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 U0                                                                                                       |                 pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4__parameterized1__61 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   i_synth                                                                                                |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__61 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     (i_synth)                                                                                            |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__61 | Reconfigurable |            - |         34 |         34 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     FLT_TO_FLT_OP.SPD.OP                                                                                 |                                       pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_456 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                       EXP                                                                                                |                                   pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_exp_457 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         COND_DET                                                                                         |                                        pr_region_2_unified_fc_conv_layer_0_0_special_detect_458 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                                                   |                                         pr_region_2_unified_fc_conv_layer_0_0_compare_eq_im_459 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             CARRY_ZERO_DET                                                                               |                           pr_region_2_unified_fc_conv_layer_0_0_carry_chain__parameterized4_460 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|             unified_fc_conv_lcOA_U291                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcOA_188 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_layer_ap_fpext_0_no_dsp_32_u                                                               |            pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_layer_ap_fpext_0_no_dsp_32_449 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 U0                                                                                                       |                 pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4__parameterized1__31 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   i_synth                                                                                                |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__31 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     (i_synth)                                                                                            |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__31 | Reconfigurable |            - |         34 |         34 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     FLT_TO_FLT_OP.SPD.OP                                                                                 |                                       pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_450 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                       EXP                                                                                                |                                   pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_exp_451 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         COND_DET                                                                                         |                                        pr_region_2_unified_fc_conv_layer_0_0_special_detect_452 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                                                   |                                         pr_region_2_unified_fc_conv_layer_0_0_compare_eq_im_453 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             CARRY_ZERO_DET                                                                               |                           pr_region_2_unified_fc_conv_layer_0_0_carry_chain__parameterized4_454 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|             unified_fc_conv_lcOA_U292                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcOA_189 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_layer_ap_fpext_0_no_dsp_32_u                                                               |            pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_layer_ap_fpext_0_no_dsp_32_443 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 U0                                                                                                       |                 pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4__parameterized1__32 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   i_synth                                                                                                |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__32 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     (i_synth)                                                                                            |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__32 | Reconfigurable |            - |         34 |         34 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     FLT_TO_FLT_OP.SPD.OP                                                                                 |                                       pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_444 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                       EXP                                                                                                |                                   pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_exp_445 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         COND_DET                                                                                         |                                        pr_region_2_unified_fc_conv_layer_0_0_special_detect_446 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                                                   |                                         pr_region_2_unified_fc_conv_layer_0_0_compare_eq_im_447 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             CARRY_ZERO_DET                                                                               |                           pr_region_2_unified_fc_conv_layer_0_0_carry_chain__parameterized4_448 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|             unified_fc_conv_lcOA_U293                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcOA_190 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_layer_ap_fpext_0_no_dsp_32_u                                                               |            pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_layer_ap_fpext_0_no_dsp_32_437 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 U0                                                                                                       |                 pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4__parameterized1__16 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   i_synth                                                                                                |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__16 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     (i_synth)                                                                                            |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__16 | Reconfigurable |            - |         34 |         34 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     FLT_TO_FLT_OP.SPD.OP                                                                                 |                                       pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_438 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                       EXP                                                                                                |                                   pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_exp_439 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         COND_DET                                                                                         |                                        pr_region_2_unified_fc_conv_layer_0_0_special_detect_440 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                                                   |                                         pr_region_2_unified_fc_conv_layer_0_0_compare_eq_im_441 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             CARRY_ZERO_DET                                                                               |                           pr_region_2_unified_fc_conv_layer_0_0_carry_chain__parameterized4_442 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|             unified_fc_conv_lcOA_U294                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcOA_191 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_layer_ap_fpext_0_no_dsp_32_u                                                               |            pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_layer_ap_fpext_0_no_dsp_32_431 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 U0                                                                                                       |                 pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4__parameterized1__17 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   i_synth                                                                                                |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__17 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     (i_synth)                                                                                            |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__17 | Reconfigurable |            - |         34 |         34 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     FLT_TO_FLT_OP.SPD.OP                                                                                 |                                       pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_432 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                       EXP                                                                                                |                                   pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_exp_433 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         COND_DET                                                                                         |                                        pr_region_2_unified_fc_conv_layer_0_0_special_detect_434 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                                                   |                                         pr_region_2_unified_fc_conv_layer_0_0_compare_eq_im_435 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             CARRY_ZERO_DET                                                                               |                           pr_region_2_unified_fc_conv_layer_0_0_carry_chain__parameterized4_436 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|             unified_fc_conv_lcOA_U295                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcOA_192 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_layer_ap_fpext_0_no_dsp_32_u                                                               |            pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_layer_ap_fpext_0_no_dsp_32_425 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 U0                                                                                                       |                 pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4__parameterized1__42 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   i_synth                                                                                                |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__42 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     (i_synth)                                                                                            |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__42 | Reconfigurable |            - |         34 |         34 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     FLT_TO_FLT_OP.SPD.OP                                                                                 |                                       pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_426 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                       EXP                                                                                                |                                   pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_exp_427 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         COND_DET                                                                                         |                                        pr_region_2_unified_fc_conv_layer_0_0_special_detect_428 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                                                   |                                         pr_region_2_unified_fc_conv_layer_0_0_compare_eq_im_429 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             CARRY_ZERO_DET                                                                               |                           pr_region_2_unified_fc_conv_layer_0_0_carry_chain__parameterized4_430 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|             unified_fc_conv_lcOA_U296                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcOA_193 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_layer_ap_fpext_0_no_dsp_32_u                                                               |            pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_layer_ap_fpext_0_no_dsp_32_419 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 U0                                                                                                       |                 pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4__parameterized1__45 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   i_synth                                                                                                |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__45 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     (i_synth)                                                                                            |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__45 | Reconfigurable |            - |         34 |         34 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     FLT_TO_FLT_OP.SPD.OP                                                                                 |                                       pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_420 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                       EXP                                                                                                |                                   pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_exp_421 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         COND_DET                                                                                         |                                        pr_region_2_unified_fc_conv_layer_0_0_special_detect_422 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                                                   |                                         pr_region_2_unified_fc_conv_layer_0_0_compare_eq_im_423 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             CARRY_ZERO_DET                                                                               |                           pr_region_2_unified_fc_conv_layer_0_0_carry_chain__parameterized4_424 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|             unified_fc_conv_lcOA_U297                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcOA_194 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_layer_ap_fpext_0_no_dsp_32_u                                                               |            pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_layer_ap_fpext_0_no_dsp_32_413 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 U0                                                                                                       |                 pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4__parameterized1__25 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   i_synth                                                                                                |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__25 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     (i_synth)                                                                                            |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__25 | Reconfigurable |            - |         34 |         34 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     FLT_TO_FLT_OP.SPD.OP                                                                                 |                                       pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_414 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                       EXP                                                                                                |                                   pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_exp_415 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         COND_DET                                                                                         |                                        pr_region_2_unified_fc_conv_layer_0_0_special_detect_416 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                                                   |                                         pr_region_2_unified_fc_conv_layer_0_0_compare_eq_im_417 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             CARRY_ZERO_DET                                                                               |                           pr_region_2_unified_fc_conv_layer_0_0_carry_chain__parameterized4_418 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|             unified_fc_conv_lcOA_U298                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcOA_195 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_layer_ap_fpext_0_no_dsp_32_u                                                               |            pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_layer_ap_fpext_0_no_dsp_32_407 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 U0                                                                                                       |                 pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4__parameterized1__26 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   i_synth                                                                                                |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__26 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     (i_synth)                                                                                            |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__26 | Reconfigurable |            - |         34 |         34 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     FLT_TO_FLT_OP.SPD.OP                                                                                 |                                       pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_408 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                       EXP                                                                                                |                                   pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_exp_409 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         COND_DET                                                                                         |                                        pr_region_2_unified_fc_conv_layer_0_0_special_detect_410 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                                                   |                                         pr_region_2_unified_fc_conv_layer_0_0_compare_eq_im_411 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             CARRY_ZERO_DET                                                                               |                           pr_region_2_unified_fc_conv_layer_0_0_carry_chain__parameterized4_412 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|             unified_fc_conv_lcOA_U299                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcOA_196 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_layer_ap_fpext_0_no_dsp_32_u                                                               |            pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_layer_ap_fpext_0_no_dsp_32_401 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 U0                                                                                                       |                  pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4__parameterized1__4 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   i_synth                                                                                                |              pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__4 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     (i_synth)                                                                                            |              pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__4 | Reconfigurable |            - |         34 |         34 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     FLT_TO_FLT_OP.SPD.OP                                                                                 |                                       pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_402 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                       EXP                                                                                                |                                   pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_exp_403 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         COND_DET                                                                                         |                                        pr_region_2_unified_fc_conv_layer_0_0_special_detect_404 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                                                   |                                         pr_region_2_unified_fc_conv_layer_0_0_compare_eq_im_405 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             CARRY_ZERO_DET                                                                               |                           pr_region_2_unified_fc_conv_layer_0_0_carry_chain__parameterized4_406 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|             unified_fc_conv_lcOA_U300                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcOA_197 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_layer_ap_fpext_0_no_dsp_32_u                                                               |            pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_layer_ap_fpext_0_no_dsp_32_395 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 U0                                                                                                       |                 pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4__parameterized1__33 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   i_synth                                                                                                |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__33 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     (i_synth)                                                                                            |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__33 | Reconfigurable |            - |         34 |         34 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     FLT_TO_FLT_OP.SPD.OP                                                                                 |                                       pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_396 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                       EXP                                                                                                |                                   pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_exp_397 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         COND_DET                                                                                         |                                        pr_region_2_unified_fc_conv_layer_0_0_special_detect_398 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                                                   |                                         pr_region_2_unified_fc_conv_layer_0_0_compare_eq_im_399 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             CARRY_ZERO_DET                                                                               |                           pr_region_2_unified_fc_conv_layer_0_0_carry_chain__parameterized4_400 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|             unified_fc_conv_lcOA_U301                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcOA_198 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_layer_ap_fpext_0_no_dsp_32_u                                                               |            pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_layer_ap_fpext_0_no_dsp_32_389 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 U0                                                                                                       |                 pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4__parameterized1__48 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   i_synth                                                                                                |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__48 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     (i_synth)                                                                                            |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__48 | Reconfigurable |            - |         34 |         34 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     FLT_TO_FLT_OP.SPD.OP                                                                                 |                                       pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_390 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                       EXP                                                                                                |                                   pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_exp_391 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         COND_DET                                                                                         |                                        pr_region_2_unified_fc_conv_layer_0_0_special_detect_392 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                                                   |                                         pr_region_2_unified_fc_conv_layer_0_0_compare_eq_im_393 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             CARRY_ZERO_DET                                                                               |                           pr_region_2_unified_fc_conv_layer_0_0_carry_chain__parameterized4_394 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|             unified_fc_conv_lcOA_U302                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcOA_199 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_layer_ap_fpext_0_no_dsp_32_u                                                               |            pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_layer_ap_fpext_0_no_dsp_32_383 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 U0                                                                                                       |                 pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4__parameterized1__38 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   i_synth                                                                                                |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__38 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     (i_synth)                                                                                            |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__38 | Reconfigurable |            - |         34 |         34 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     FLT_TO_FLT_OP.SPD.OP                                                                                 |                                       pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_384 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                       EXP                                                                                                |                                   pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_exp_385 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         COND_DET                                                                                         |                                        pr_region_2_unified_fc_conv_layer_0_0_special_detect_386 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                                                   |                                         pr_region_2_unified_fc_conv_layer_0_0_compare_eq_im_387 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             CARRY_ZERO_DET                                                                               |                           pr_region_2_unified_fc_conv_layer_0_0_carry_chain__parameterized4_388 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|             unified_fc_conv_lcOA_U303                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcOA_200 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_layer_ap_fpext_0_no_dsp_32_u                                                               |            pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_layer_ap_fpext_0_no_dsp_32_377 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 U0                                                                                                       |                 pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4__parameterized1__27 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   i_synth                                                                                                |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__27 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     (i_synth)                                                                                            |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__27 | Reconfigurable |            - |         34 |         34 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     FLT_TO_FLT_OP.SPD.OP                                                                                 |                                       pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_378 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                       EXP                                                                                                |                                   pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_exp_379 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         COND_DET                                                                                         |                                        pr_region_2_unified_fc_conv_layer_0_0_special_detect_380 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                                                   |                                         pr_region_2_unified_fc_conv_layer_0_0_compare_eq_im_381 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             CARRY_ZERO_DET                                                                               |                           pr_region_2_unified_fc_conv_layer_0_0_carry_chain__parameterized4_382 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|             unified_fc_conv_lcOA_U304                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcOA_201 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_layer_ap_fpext_0_no_dsp_32_u                                                               |            pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_layer_ap_fpext_0_no_dsp_32_371 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 U0                                                                                                       |                 pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4__parameterized1__18 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   i_synth                                                                                                |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__18 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     (i_synth)                                                                                            |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__18 | Reconfigurable |            - |         34 |         34 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     FLT_TO_FLT_OP.SPD.OP                                                                                 |                                       pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_372 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                       EXP                                                                                                |                                   pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_exp_373 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         COND_DET                                                                                         |                                        pr_region_2_unified_fc_conv_layer_0_0_special_detect_374 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                                                   |                                         pr_region_2_unified_fc_conv_layer_0_0_compare_eq_im_375 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             CARRY_ZERO_DET                                                                               |                           pr_region_2_unified_fc_conv_layer_0_0_carry_chain__parameterized4_376 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|             unified_fc_conv_lcOA_U305                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcOA_202 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_layer_ap_fpext_0_no_dsp_32_u                                                               |            pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_layer_ap_fpext_0_no_dsp_32_365 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 U0                                                                                                       |                 pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4__parameterized1__47 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   i_synth                                                                                                |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__47 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     (i_synth)                                                                                            |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__47 | Reconfigurable |            - |         34 |         34 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     FLT_TO_FLT_OP.SPD.OP                                                                                 |                                       pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_366 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                       EXP                                                                                                |                                   pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_exp_367 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         COND_DET                                                                                         |                                        pr_region_2_unified_fc_conv_layer_0_0_special_detect_368 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                                                   |                                         pr_region_2_unified_fc_conv_layer_0_0_compare_eq_im_369 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             CARRY_ZERO_DET                                                                               |                           pr_region_2_unified_fc_conv_layer_0_0_carry_chain__parameterized4_370 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|             unified_fc_conv_lcOA_U306                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcOA_203 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_layer_ap_fpext_0_no_dsp_32_u                                                               |            pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_layer_ap_fpext_0_no_dsp_32_359 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 U0                                                                                                       |                  pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4__parameterized1__9 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   i_synth                                                                                                |              pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__9 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     (i_synth)                                                                                            |              pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__9 | Reconfigurable |            - |         34 |         34 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     FLT_TO_FLT_OP.SPD.OP                                                                                 |                                       pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_360 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                       EXP                                                                                                |                                   pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_exp_361 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         COND_DET                                                                                         |                                        pr_region_2_unified_fc_conv_layer_0_0_special_detect_362 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                                                   |                                         pr_region_2_unified_fc_conv_layer_0_0_compare_eq_im_363 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             CARRY_ZERO_DET                                                                               |                           pr_region_2_unified_fc_conv_layer_0_0_carry_chain__parameterized4_364 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|             unified_fc_conv_lcOA_U307                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcOA_204 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_layer_ap_fpext_0_no_dsp_32_u                                                               |            pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_layer_ap_fpext_0_no_dsp_32_353 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 U0                                                                                                       |                  pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4__parameterized1__3 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   i_synth                                                                                                |              pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__3 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     (i_synth)                                                                                            |              pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__3 | Reconfigurable |            - |         34 |         34 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     FLT_TO_FLT_OP.SPD.OP                                                                                 |                                       pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_354 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                       EXP                                                                                                |                                   pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_exp_355 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         COND_DET                                                                                         |                                        pr_region_2_unified_fc_conv_layer_0_0_special_detect_356 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                                                   |                                         pr_region_2_unified_fc_conv_layer_0_0_compare_eq_im_357 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             CARRY_ZERO_DET                                                                               |                           pr_region_2_unified_fc_conv_layer_0_0_carry_chain__parameterized4_358 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|             unified_fc_conv_lcOA_U308                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcOA_205 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_layer_ap_fpext_0_no_dsp_32_u                                                               |            pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_layer_ap_fpext_0_no_dsp_32_347 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 U0                                                                                                       |                 pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4__parameterized1__19 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   i_synth                                                                                                |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__19 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     (i_synth)                                                                                            |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__19 | Reconfigurable |            - |         34 |         34 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     FLT_TO_FLT_OP.SPD.OP                                                                                 |                                       pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_348 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                       EXP                                                                                                |                                   pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_exp_349 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         COND_DET                                                                                         |                                        pr_region_2_unified_fc_conv_layer_0_0_special_detect_350 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                                                   |                                         pr_region_2_unified_fc_conv_layer_0_0_compare_eq_im_351 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             CARRY_ZERO_DET                                                                               |                           pr_region_2_unified_fc_conv_layer_0_0_carry_chain__parameterized4_352 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|             unified_fc_conv_lcOA_U309                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcOA_206 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_layer_ap_fpext_0_no_dsp_32_u                                                               |            pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_layer_ap_fpext_0_no_dsp_32_341 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 U0                                                                                                       |                 pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4__parameterized1__46 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   i_synth                                                                                                |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__46 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     (i_synth)                                                                                            |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__46 | Reconfigurable |            - |         34 |         34 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     FLT_TO_FLT_OP.SPD.OP                                                                                 |                                       pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_342 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                       EXP                                                                                                |                                   pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_exp_343 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         COND_DET                                                                                         |                                        pr_region_2_unified_fc_conv_layer_0_0_special_detect_344 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                                                   |                                         pr_region_2_unified_fc_conv_layer_0_0_compare_eq_im_345 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             CARRY_ZERO_DET                                                                               |                           pr_region_2_unified_fc_conv_layer_0_0_carry_chain__parameterized4_346 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|             unified_fc_conv_lcOA_U310                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcOA_207 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_layer_ap_fpext_0_no_dsp_32_u                                                               |            pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_layer_ap_fpext_0_no_dsp_32_335 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 U0                                                                                                       |                 pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4__parameterized1__56 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   i_synth                                                                                                |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__56 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     (i_synth)                                                                                            |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__56 | Reconfigurable |            - |         34 |         34 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     FLT_TO_FLT_OP.SPD.OP                                                                                 |                                       pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_336 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                       EXP                                                                                                |                                   pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_exp_337 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         COND_DET                                                                                         |                                        pr_region_2_unified_fc_conv_layer_0_0_special_detect_338 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                                                   |                                         pr_region_2_unified_fc_conv_layer_0_0_compare_eq_im_339 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             CARRY_ZERO_DET                                                                               |                           pr_region_2_unified_fc_conv_layer_0_0_carry_chain__parameterized4_340 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|             unified_fc_conv_lcOA_U311                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcOA_208 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_layer_ap_fpext_0_no_dsp_32_u                                                               |            pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_layer_ap_fpext_0_no_dsp_32_329 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 U0                                                                                                       |                 pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4__parameterized1__44 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   i_synth                                                                                                |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__44 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     (i_synth)                                                                                            |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__44 | Reconfigurable |            - |         34 |         34 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     FLT_TO_FLT_OP.SPD.OP                                                                                 |                                       pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_330 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                       EXP                                                                                                |                                   pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_exp_331 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         COND_DET                                                                                         |                                        pr_region_2_unified_fc_conv_layer_0_0_special_detect_332 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                                                   |                                         pr_region_2_unified_fc_conv_layer_0_0_compare_eq_im_333 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             CARRY_ZERO_DET                                                                               |                           pr_region_2_unified_fc_conv_layer_0_0_carry_chain__parameterized4_334 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|             unified_fc_conv_lcOA_U312                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcOA_209 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_layer_ap_fpext_0_no_dsp_32_u                                                               |            pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_layer_ap_fpext_0_no_dsp_32_323 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 U0                                                                                                       |                 pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4__parameterized1__34 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   i_synth                                                                                                |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__34 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     (i_synth)                                                                                            |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__34 | Reconfigurable |            - |         34 |         34 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     FLT_TO_FLT_OP.SPD.OP                                                                                 |                                       pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_324 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                       EXP                                                                                                |                                   pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_exp_325 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         COND_DET                                                                                         |                                        pr_region_2_unified_fc_conv_layer_0_0_special_detect_326 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                                                   |                                         pr_region_2_unified_fc_conv_layer_0_0_compare_eq_im_327 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             CARRY_ZERO_DET                                                                               |                           pr_region_2_unified_fc_conv_layer_0_0_carry_chain__parameterized4_328 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|             unified_fc_conv_lcOA_U313                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcOA_210 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_layer_ap_fpext_0_no_dsp_32_u                                                               |            pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_layer_ap_fpext_0_no_dsp_32_317 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 U0                                                                                                       |                 pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4__parameterized1__35 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   i_synth                                                                                                |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__35 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     (i_synth)                                                                                            |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__35 | Reconfigurable |            - |         34 |         34 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     FLT_TO_FLT_OP.SPD.OP                                                                                 |                                       pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_318 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                       EXP                                                                                                |                                   pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_exp_319 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         COND_DET                                                                                         |                                        pr_region_2_unified_fc_conv_layer_0_0_special_detect_320 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                                                   |                                         pr_region_2_unified_fc_conv_layer_0_0_compare_eq_im_321 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             CARRY_ZERO_DET                                                                               |                           pr_region_2_unified_fc_conv_layer_0_0_carry_chain__parameterized4_322 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|             unified_fc_conv_lcOA_U314                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcOA_211 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_layer_ap_fpext_0_no_dsp_32_u                                                               |            pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_layer_ap_fpext_0_no_dsp_32_311 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 U0                                                                                                       |                 pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4__parameterized1__53 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   i_synth                                                                                                |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__53 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     (i_synth)                                                                                            |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__53 | Reconfigurable |            - |         34 |         34 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     FLT_TO_FLT_OP.SPD.OP                                                                                 |                                       pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_312 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                       EXP                                                                                                |                                   pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_exp_313 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         COND_DET                                                                                         |                                        pr_region_2_unified_fc_conv_layer_0_0_special_detect_314 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                                                   |                                         pr_region_2_unified_fc_conv_layer_0_0_compare_eq_im_315 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             CARRY_ZERO_DET                                                                               |                           pr_region_2_unified_fc_conv_layer_0_0_carry_chain__parameterized4_316 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|             unified_fc_conv_lcOA_U315                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcOA_212 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_layer_ap_fpext_0_no_dsp_32_u                                                               |            pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_layer_ap_fpext_0_no_dsp_32_305 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 U0                                                                                                       |                  pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4__parameterized1__8 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   i_synth                                                                                                |              pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__8 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     (i_synth)                                                                                            |              pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__8 | Reconfigurable |            - |         34 |         34 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     FLT_TO_FLT_OP.SPD.OP                                                                                 |                                       pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_306 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                       EXP                                                                                                |                                   pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_exp_307 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         COND_DET                                                                                         |                                        pr_region_2_unified_fc_conv_layer_0_0_special_detect_308 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                                                   |                                         pr_region_2_unified_fc_conv_layer_0_0_compare_eq_im_309 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             CARRY_ZERO_DET                                                                               |                           pr_region_2_unified_fc_conv_layer_0_0_carry_chain__parameterized4_310 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|             unified_fc_conv_lcOA_U316                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcOA_213 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_layer_ap_fpext_0_no_dsp_32_u                                                               |            pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_layer_ap_fpext_0_no_dsp_32_299 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 U0                                                                                                       |                 pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4__parameterized1__20 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   i_synth                                                                                                |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__20 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     (i_synth)                                                                                            |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__20 | Reconfigurable |            - |         34 |         34 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     FLT_TO_FLT_OP.SPD.OP                                                                                 |                                       pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_300 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                       EXP                                                                                                |                                   pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_exp_301 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         COND_DET                                                                                         |                                        pr_region_2_unified_fc_conv_layer_0_0_special_detect_302 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                                                   |                                         pr_region_2_unified_fc_conv_layer_0_0_compare_eq_im_303 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             CARRY_ZERO_DET                                                                               |                           pr_region_2_unified_fc_conv_layer_0_0_carry_chain__parameterized4_304 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|             unified_fc_conv_lcOA_U317                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcOA_214 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_layer_ap_fpext_0_no_dsp_32_u                                                               |            pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_layer_ap_fpext_0_no_dsp_32_293 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 U0                                                                                                       |                 pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4__parameterized1__11 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   i_synth                                                                                                |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__11 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     (i_synth)                                                                                            |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__11 | Reconfigurable |            - |         34 |         34 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     FLT_TO_FLT_OP.SPD.OP                                                                                 |                                       pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_294 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                       EXP                                                                                                |                                   pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_exp_295 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         COND_DET                                                                                         |                                        pr_region_2_unified_fc_conv_layer_0_0_special_detect_296 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                                                   |                                         pr_region_2_unified_fc_conv_layer_0_0_compare_eq_im_297 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             CARRY_ZERO_DET                                                                               |                           pr_region_2_unified_fc_conv_layer_0_0_carry_chain__parameterized4_298 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|             unified_fc_conv_lcOA_U318                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcOA_215 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_layer_ap_fpext_0_no_dsp_32_u                                                               |            pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_layer_ap_fpext_0_no_dsp_32_287 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 U0                                                                                                       |                 pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4__parameterized1__36 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   i_synth                                                                                                |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__36 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     (i_synth)                                                                                            |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__36 | Reconfigurable |            - |         34 |         34 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     FLT_TO_FLT_OP.SPD.OP                                                                                 |                                       pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_288 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                       EXP                                                                                                |                                   pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_exp_289 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         COND_DET                                                                                         |                                        pr_region_2_unified_fc_conv_layer_0_0_special_detect_290 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                                                   |                                         pr_region_2_unified_fc_conv_layer_0_0_compare_eq_im_291 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             CARRY_ZERO_DET                                                                               |                           pr_region_2_unified_fc_conv_layer_0_0_carry_chain__parameterized4_292 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|             unified_fc_conv_lcOA_U319                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcOA_216 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_layer_ap_fpext_0_no_dsp_32_u                                                               |            pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_layer_ap_fpext_0_no_dsp_32_281 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 U0                                                                                                       |                  pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4__parameterized1__2 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   i_synth                                                                                                |              pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__2 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     (i_synth)                                                                                            |              pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__2 | Reconfigurable |            - |         34 |         34 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     FLT_TO_FLT_OP.SPD.OP                                                                                 |                                       pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_282 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                       EXP                                                                                                |                                   pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_exp_283 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         COND_DET                                                                                         |                                        pr_region_2_unified_fc_conv_layer_0_0_special_detect_284 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                                                   |                                         pr_region_2_unified_fc_conv_layer_0_0_compare_eq_im_285 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             CARRY_ZERO_DET                                                                               |                           pr_region_2_unified_fc_conv_layer_0_0_carry_chain__parameterized4_286 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|             unified_fc_conv_lcOA_U320                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcOA_217 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_layer_ap_fpext_0_no_dsp_32_u                                                               |            pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_layer_ap_fpext_0_no_dsp_32_275 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 U0                                                                                                       |                 pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4__parameterized1__43 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   i_synth                                                                                                |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__43 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     (i_synth)                                                                                            |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__43 | Reconfigurable |            - |         34 |         34 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     FLT_TO_FLT_OP.SPD.OP                                                                                 |                                       pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_276 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                       EXP                                                                                                |                                   pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_exp_277 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         COND_DET                                                                                         |                                        pr_region_2_unified_fc_conv_layer_0_0_special_detect_278 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                                                   |                                         pr_region_2_unified_fc_conv_layer_0_0_compare_eq_im_279 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             CARRY_ZERO_DET                                                                               |                           pr_region_2_unified_fc_conv_layer_0_0_carry_chain__parameterized4_280 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|             unified_fc_conv_lcOA_U321                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcOA_218 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_layer_ap_fpext_0_no_dsp_32_u                                                               |            pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_layer_ap_fpext_0_no_dsp_32_269 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 U0                                                                                                       |                 pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4__parameterized1__52 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   i_synth                                                                                                |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__52 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     (i_synth)                                                                                            |             pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__52 | Reconfigurable |            - |         34 |         34 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     FLT_TO_FLT_OP.SPD.OP                                                                                 |                                       pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_270 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                       EXP                                                                                                |                                   pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_exp_271 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         COND_DET                                                                                         |                                        pr_region_2_unified_fc_conv_layer_0_0_special_detect_272 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                                                   |                                         pr_region_2_unified_fc_conv_layer_0_0_compare_eq_im_273 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             CARRY_ZERO_DET                                                                               |                           pr_region_2_unified_fc_conv_layer_0_0_carry_chain__parameterized4_274 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|             unified_fc_conv_lcOA_U322                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcOA_219 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_layer_ap_fpext_0_no_dsp_32_u                                                               |                pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_layer_ap_fpext_0_no_dsp_32 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 U0                                                                                                       |                  pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4__parameterized1__1 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   i_synth                                                                                                |              pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__1 | Reconfigurable |            - |         40 |         40 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     (i_synth)                                                                                            |              pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized1__1 | Reconfigurable |            - |         34 |         34 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     FLT_TO_FLT_OP.SPD.OP                                                                                 |                                           pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                       EXP                                                                                                |                                       pr_region_2_unified_fc_conv_layer_0_0_flt_to_flt_conv_exp | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         COND_DET                                                                                         |                                            pr_region_2_unified_fc_conv_layer_0_0_special_detect | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                                                   |                                             pr_region_2_unified_fc_conv_layer_0_0_compare_eq_im | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                             CARRY_ZERO_DET                                                                               |                               pr_region_2_unified_fc_conv_layer_0_0_carry_chain__parameterized4 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|             unified_fc_conv_lcPA_U323                                                                                    |                                      pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcPA | Reconfigurable |            - |         70 |         70 |       0 |    0 |     64 |      0 |      0 |    0 |            0 |
|               (unified_fc_conv_lcPA_U323)                                                                                |                                      pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcPA | Reconfigurable |            - |          0 |          0 |       0 |    0 |     64 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_layer_ap_dcmp_0_no_dsp_64_u                                                                |                 pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_layer_ap_dcmp_0_no_dsp_64 | Reconfigurable |            - |         70 |         70 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 (unified_fc_conv_layer_ap_dcmp_0_no_dsp_64_u)                                                            |                 pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_layer_ap_dcmp_0_no_dsp_64 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 U0                                                                                                       |                     pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4__parameterized3 | Reconfigurable |            - |         69 |         69 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   i_synth                                                                                                |                 pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized3 | Reconfigurable |            - |         69 |         69 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     COMP_OP.SPD.OP                                                                                       |                                                    pr_region_2_unified_fc_conv_layer_0_0_fp_cmp | Reconfigurable |            - |         69 |         69 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                       STRUCT_CMP.A_EQ_B_DET                                                                              |                                                pr_region_2_unified_fc_conv_layer_0_0_compare_eq | Reconfigurable |            - |         22 |         22 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         WIDE_AND                                                                                         |                               pr_region_2_unified_fc_conv_layer_0_0_carry_chain__parameterized8 | Reconfigurable |            - |         22 |         22 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                       STRUCT_CMP.A_EXP_ALL_ONE_DET                                                                       |                             pr_region_2_unified_fc_conv_layer_0_0_compare_eq_im__parameterized1 | Reconfigurable |            - |          3 |          3 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         (STRUCT_CMP.A_EXP_ALL_ONE_DET)                                                                   |                             pr_region_2_unified_fc_conv_layer_0_0_compare_eq_im__parameterized1 | Reconfigurable |            - |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         CARRY_ZERO_DET                                                                                   |                           pr_region_2_unified_fc_conv_layer_0_0_carry_chain__parameterized7_268 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                       STRUCT_CMP.A_FRAC_NOT_ZERO_DET                                                                     |                                             pr_region_2_unified_fc_conv_layer_0_0_compare_ne_im | Reconfigurable |            - |          9 |          9 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         (STRUCT_CMP.A_FRAC_NOT_ZERO_DET)                                                                 |                                             pr_region_2_unified_fc_conv_layer_0_0_compare_ne_im | Reconfigurable |            - |          9 |          9 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         WIDE_NOR                                                                                         |                           pr_region_2_unified_fc_conv_layer_0_0_carry_chain__parameterized6_267 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                       STRUCT_CMP.A_GT_B_DET                                                                              |                                                pr_region_2_unified_fc_conv_layer_0_0_compare_gt | Reconfigurable |            - |         32 |         32 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         C_CHAIN                                                                                          |                               pr_region_2_unified_fc_conv_layer_0_0_carry_chain__parameterized9 | Reconfigurable |            - |         32 |         32 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                       STRUCT_CMP.B_EXP_ALL_ONE_DET                                                                       |                         pr_region_2_unified_fc_conv_layer_0_0_compare_eq_im__parameterized1_265 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         CARRY_ZERO_DET                                                                                   |                               pr_region_2_unified_fc_conv_layer_0_0_carry_chain__parameterized7 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                       STRUCT_CMP.B_FRAC_NOT_ZERO_DET                                                                     |                                         pr_region_2_unified_fc_conv_layer_0_0_compare_ne_im_266 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         WIDE_NOR                                                                                         |                               pr_region_2_unified_fc_conv_layer_0_0_carry_chain__parameterized6 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                       STRUCT_CMP.EXP_ALL_ZERO_DET                                                                        |                             pr_region_2_unified_fc_conv_layer_0_0_compare_eq_im__parameterized0 | Reconfigurable |            - |          3 |          3 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         (STRUCT_CMP.EXP_ALL_ZERO_DET)                                                                    |                             pr_region_2_unified_fc_conv_layer_0_0_compare_eq_im__parameterized0 | Reconfigurable |            - |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         CARRY_ZERO_DET                                                                                   |                               pr_region_2_unified_fc_conv_layer_0_0_carry_chain__parameterized5 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|             unified_fc_conv_lcQA_U324                                                                                    |                                      pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcQA | Reconfigurable |            - |        161 |        160 |       0 |    1 |    205 |      0 |      0 |    0 |            0 |
|               (unified_fc_conv_lcQA_U324)                                                                                |                                      pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcQA | Reconfigurable |            - |          0 |          0 |       0 |    0 |     24 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_layer_ap_sitodp_4_no_dsp_32_u                                                              |               pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_layer_ap_sitodp_4_no_dsp_32 | Reconfigurable |            - |        161 |        160 |       0 |    1 |    181 |      0 |      0 |    0 |            0 |
|                 U0                                                                                                       |                     pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4__parameterized5 | Reconfigurable |            - |        161 |        160 |       0 |    1 |    181 |      0 |      0 |    0 |            0 |
|                   i_synth                                                                                                |                 pr_region_2_unified_fc_conv_layer_0_0_floating_point_v7_1_4_viv__parameterized5 | Reconfigurable |            - |        161 |        160 |       0 |    1 |    181 |      0 |      0 |    0 |            0 |
|                     FIX_TO_FLT_OP.SPD.OP                                                                                 |                           pr_region_2_unified_fc_conv_layer_0_0_fix_to_flt_conv__parameterized0 | Reconfigurable |            - |        161 |        160 |       0 |    1 |    181 |      0 |      0 |    0 |            0 |
|                       (FIX_TO_FLT_OP.SPD.OP)                                                                             |                           pr_region_2_unified_fc_conv_layer_0_0_fix_to_flt_conv__parameterized0 | Reconfigurable |            - |         23 |         23 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                       EXP                                                                                                |                       pr_region_2_unified_fc_conv_layer_0_0_fix_to_flt_conv_exp__parameterized0 | Reconfigurable |            - |          2 |          1 |       0 |    1 |      1 |      0 |      0 |    0 |            0 |
|                         (EXP)                                                                                            |                       pr_region_2_unified_fc_conv_layer_0_0_fix_to_flt_conv_exp__parameterized0 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         ZERO_DELAY                                                                                       |                                    pr_region_2_unified_fc_conv_layer_0_0_delay__parameterized20 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                           i_pipe                                                                                         |                     pr_region_2_unified_fc_conv_layer_0_0_xbip_pipe_v3_0_3_viv__parameterized17 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                         a_is_signed.IP_SIGN_DELAY                                                                        |                                    pr_region_2_unified_fc_conv_layer_0_0_delay__parameterized19 | Reconfigurable |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                           i_pipe                                                                                         |                     pr_region_2_unified_fc_conv_layer_0_0_xbip_pipe_v3_0_3_viv__parameterized35 | Reconfigurable |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                       FIXED_DATA_SIGNED.M_ABS                                                                            |                                               pr_region_2_unified_fc_conv_layer_0_0_carry_chain | Reconfigurable |            - |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |            0 |
|                         (FIXED_DATA_SIGNED.M_ABS)                                                                        |                                               pr_region_2_unified_fc_conv_layer_0_0_carry_chain | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         Q_DEL                                                                                            |                                     pr_region_2_unified_fc_conv_layer_0_0_delay__parameterized1 | Reconfigurable |            - |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |            0 |
|                           i_pipe                                                                                         |                  pr_region_2_unified_fc_conv_layer_0_0_xbip_pipe_v3_0_3_viv__parameterized5_264 | Reconfigurable |            - |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |            0 |
|                       LZE                                                                                                |                          pr_region_2_unified_fc_conv_layer_0_0_lead_zero_encode__parameterized0 | Reconfigurable |            - |         51 |         51 |       0 |    0 |     21 |      0 |      0 |    0 |            0 |
|                         (LZE)                                                                                            |                          pr_region_2_unified_fc_conv_layer_0_0_lead_zero_encode__parameterized0 | Reconfigurable |            - |         16 |         16 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         ENCODE[0].DIST_DEL                                                                               |                                     pr_region_2_unified_fc_conv_layer_0_0_delay__parameterized6 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|                           i_pipe                                                                                         |                 pr_region_2_unified_fc_conv_layer_0_0_xbip_pipe_v3_0_3_viv__parameterized11_263 | Reconfigurable |            - |          6 |          6 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|                         ENCODE[1].DIST_DEL                                                                               |                                 pr_region_2_unified_fc_conv_layer_0_0_delay__parameterized6_258 | Reconfigurable |            - |          3 |          3 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|                           i_pipe                                                                                         |                     pr_region_2_unified_fc_conv_layer_0_0_xbip_pipe_v3_0_3_viv__parameterized11 | Reconfigurable |            - |          3 |          3 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|                         ENCODE[1].MUX_0                                                                                  |                                      pr_region_2_unified_fc_conv_layer_0_0_mux4__parameterized0 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                           OP_DEL                                                                                         |                                 pr_region_2_unified_fc_conv_layer_0_0_delay__parameterized7_261 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                             i_pipe                                                                                       |                 pr_region_2_unified_fc_conv_layer_0_0_xbip_pipe_v3_0_3_viv__parameterized13_262 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                         ZERO_DET_CC_1                                                                                    |                               pr_region_2_unified_fc_conv_layer_0_0_carry_chain__parameterized0 | Reconfigurable |            - |         16 |         16 |       0 |    0 |      8 |      0 |      0 |    0 |            0 |
|                         ZERO_DET_CC_2.CC                                                                                 |                           pr_region_2_unified_fc_conv_layer_0_0_carry_chain__parameterized0_260 | Reconfigurable |            - |          9 |          9 |       0 |    0 |      8 |      0 |      0 |    0 |            0 |
|                       NORM_SHIFT                                                                                         |                           pr_region_2_unified_fc_conv_layer_0_0_shift_msb_first__parameterized0 | Reconfigurable |            - |          0 |          0 |       0 |    0 |     31 |      0 |      0 |    0 |            0 |
|                         MUX_LOOP[1].DEL_SHIFT                                                                            |                                 pr_region_2_unified_fc_conv_layer_0_0_delay__parameterized2_256 | Reconfigurable |            - |          0 |          0 |       0 |    0 |     31 |      0 |      0 |    0 |            0 |
|                           i_pipe                                                                                         |                  pr_region_2_unified_fc_conv_layer_0_0_xbip_pipe_v3_0_3_viv__parameterized5_257 | Reconfigurable |            - |          0 |          0 |       0 |    0 |     31 |      0 |      0 |    0 |            0 |
|                       OP                                                                                                 |                                pr_region_2_unified_fc_conv_layer_0_0_flt_dec_op__parameterized1 | Reconfigurable |            - |          0 |          0 |       0 |    0 |     64 |      0 |      0 |    0 |            0 |
|                       ROUND                                                                                              |                    pr_region_2_unified_fc_conv_layer_0_0_renorm_and_round_logic__parameterized0 | Reconfigurable |            - |         32 |         32 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         (ROUND)                                                                                          |                    pr_region_2_unified_fc_conv_layer_0_0_renorm_and_round_logic__parameterized0 | Reconfigurable |            - |         31 |         31 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         LOGIC.RND1                                                                                       |                              pr_region_2_unified_fc_conv_layer_0_0_carry_chain__parameterized10 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         LOGIC.RND2                                                                                       |                              pr_region_2_unified_fc_conv_layer_0_0_carry_chain__parameterized11 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         RND_BIT_GEN                                                                                      |                                             pr_region_2_unified_fc_conv_layer_0_0_flt_round_bit | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                           NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                                                            |                               pr_region_2_unified_fc_conv_layer_0_0_carry_chain__parameterized1 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                       Z_C_DEL                                                                                            |                                     pr_region_2_unified_fc_conv_layer_0_0_delay__parameterized2 | Reconfigurable |            - |         53 |         53 |       0 |    0 |     32 |      0 |      0 |    0 |            0 |
|                         i_pipe                                                                                           |                      pr_region_2_unified_fc_conv_layer_0_0_xbip_pipe_v3_0_3_viv__parameterized5 | Reconfigurable |            - |         53 |         53 |       0 |    0 |     32 |      0 |      0 |    0 |            0 |
|             unified_fc_conv_lcRA_U325                                                                                    |                                      pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcRA | Reconfigurable |            - |         15 |         15 |       0 |    0 |     17 |      0 |      0 |    0 |            3 |
|               unified_fc_conv_lcRA_MulnS_0_U                                                                             |                          pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcRA_MulnS_0_255 | Reconfigurable |            - |         15 |         15 |       0 |    0 |     17 |      0 |      0 |    0 |            3 |
|             unified_fc_conv_lcRA_U326                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcRA_220 | Reconfigurable |            - |         15 |         15 |       0 |    0 |     17 |      0 |      0 |    0 |            3 |
|               unified_fc_conv_lcRA_MulnS_0_U                                                                             |                          pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcRA_MulnS_0_254 | Reconfigurable |            - |         15 |         15 |       0 |    0 |     17 |      0 |      0 |    0 |            3 |
|             unified_fc_conv_lcRA_U327                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcRA_221 | Reconfigurable |            - |         15 |         15 |       0 |    0 |     17 |      0 |      0 |    0 |            3 |
|               unified_fc_conv_lcRA_MulnS_0_U                                                                             |                          pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcRA_MulnS_0_253 | Reconfigurable |            - |         15 |         15 |       0 |    0 |     17 |      0 |      0 |    0 |            3 |
|             unified_fc_conv_lcRA_U328                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcRA_222 | Reconfigurable |            - |         15 |         15 |       0 |    0 |     17 |      0 |      0 |    0 |            3 |
|               unified_fc_conv_lcRA_MulnS_0_U                                                                             |                          pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcRA_MulnS_0_252 | Reconfigurable |            - |         15 |         15 |       0 |    0 |     17 |      0 |      0 |    0 |            3 |
|             unified_fc_conv_lcRA_U329                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcRA_223 | Reconfigurable |            - |         15 |         15 |       0 |    0 |     17 |      0 |      0 |    0 |            3 |
|               unified_fc_conv_lcRA_MulnS_0_U                                                                             |                          pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcRA_MulnS_0_251 | Reconfigurable |            - |         15 |         15 |       0 |    0 |     17 |      0 |      0 |    0 |            3 |
|             unified_fc_conv_lcRA_U330                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcRA_224 | Reconfigurable |            - |         15 |         15 |       0 |    0 |     17 |      0 |      0 |    0 |            3 |
|               unified_fc_conv_lcRA_MulnS_0_U                                                                             |                          pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcRA_MulnS_0_250 | Reconfigurable |            - |         15 |         15 |       0 |    0 |     17 |      0 |      0 |    0 |            3 |
|             unified_fc_conv_lcRA_U331                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcRA_225 | Reconfigurable |            - |         15 |         15 |       0 |    0 |     17 |      0 |      0 |    0 |            3 |
|               unified_fc_conv_lcRA_MulnS_0_U                                                                             |                          pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcRA_MulnS_0_249 | Reconfigurable |            - |         15 |         15 |       0 |    0 |     17 |      0 |      0 |    0 |            3 |
|             unified_fc_conv_lcRA_U332                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcRA_226 | Reconfigurable |            - |         15 |         15 |       0 |    0 |     17 |      0 |      0 |    0 |            3 |
|               unified_fc_conv_lcRA_MulnS_0_U                                                                             |                          pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcRA_MulnS_0_248 | Reconfigurable |            - |         15 |         15 |       0 |    0 |     17 |      0 |      0 |    0 |            3 |
|             unified_fc_conv_lcRA_U335                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcRA_227 | Reconfigurable |            - |         15 |         15 |       0 |    0 |     17 |      0 |      0 |    0 |            3 |
|               unified_fc_conv_lcRA_MulnS_0_U                                                                             |                          pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcRA_MulnS_0_247 | Reconfigurable |            - |         15 |         15 |       0 |    0 |     17 |      0 |      0 |    0 |            3 |
|             unified_fc_conv_lcRA_U337                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcRA_228 | Reconfigurable |            - |         15 |         15 |       0 |    0 |     17 |      0 |      0 |    0 |            3 |
|               unified_fc_conv_lcRA_MulnS_0_U                                                                             |                          pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcRA_MulnS_0_246 | Reconfigurable |            - |         15 |         15 |       0 |    0 |     17 |      0 |      0 |    0 |            3 |
|             unified_fc_conv_lcRA_U338                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcRA_229 | Reconfigurable |            - |         15 |         15 |       0 |    0 |     17 |      0 |      0 |    0 |            3 |
|               unified_fc_conv_lcRA_MulnS_0_U                                                                             |                          pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcRA_MulnS_0_245 | Reconfigurable |            - |         15 |         15 |       0 |    0 |     17 |      0 |      0 |    0 |            3 |
|             unified_fc_conv_lcRA_U339                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcRA_230 | Reconfigurable |            - |         15 |         15 |       0 |    0 |     17 |      0 |      0 |    0 |            3 |
|               unified_fc_conv_lcRA_MulnS_0_U                                                                             |                          pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcRA_MulnS_0_244 | Reconfigurable |            - |         15 |         15 |       0 |    0 |     17 |      0 |      0 |    0 |            3 |
|             unified_fc_conv_lcRA_U343                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcRA_231 | Reconfigurable |            - |         15 |         15 |       0 |    0 |     17 |      0 |      0 |    0 |            3 |
|               unified_fc_conv_lcRA_MulnS_0_U                                                                             |                          pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcRA_MulnS_0_243 | Reconfigurable |            - |         15 |         15 |       0 |    0 |     17 |      0 |      0 |    0 |            3 |
|             unified_fc_conv_lcRA_U347                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcRA_232 | Reconfigurable |            - |         12 |         12 |       0 |    0 |      0 |      0 |      0 |    0 |            1 |
|               unified_fc_conv_lcRA_MulnS_0_U                                                                             |                          pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcRA_MulnS_0_242 | Reconfigurable |            - |         12 |         12 |       0 |    0 |      0 |      0 |      0 |    0 |            1 |
|             unified_fc_conv_lcRA_U348                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcRA_233 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_lcRA_MulnS_0_U                                                                             |                          pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcRA_MulnS_0_241 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|             unified_fc_conv_lcRA_U352                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcRA_234 | Reconfigurable |            - |         15 |         15 |       0 |    0 |     17 |      0 |      0 |    0 |            3 |
|               unified_fc_conv_lcRA_MulnS_0_U                                                                             |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcRA_MulnS_0 | Reconfigurable |            - |         15 |         15 |       0 |    0 |     17 |      0 |      0 |    0 |            3 |
|             unified_fc_conv_lcSB_U333                                                                                    |                                      pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcSB | Reconfigurable |            - |         47 |         47 |       0 |    0 |     34 |      0 |      0 |    0 |            4 |
|               unified_fc_conv_lcSB_MulnS_1_U                                                                             |                          pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcSB_MulnS_1_240 | Reconfigurable |            - |         47 |         47 |       0 |    0 |     34 |      0 |      0 |    0 |            4 |
|             unified_fc_conv_lcSB_U334                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcSB_235 | Reconfigurable |            - |         63 |         63 |       0 |    0 |     34 |      0 |      0 |    0 |            4 |
|               unified_fc_conv_lcSB_MulnS_1_U                                                                             |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcSB_MulnS_1 | Reconfigurable |            - |         63 |         63 |       0 |    0 |     34 |      0 |      0 |    0 |            4 |
|             unified_fc_conv_lcTB_U336                                                                                    |                                      pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcTB | Reconfigurable |            - |         15 |         15 |       0 |    0 |     17 |      0 |      0 |    0 |            3 |
|               unified_fc_conv_lcTB_MulnS_2_U                                                                             |                          pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcTB_MulnS_2_239 | Reconfigurable |            - |         15 |         15 |       0 |    0 |     17 |      0 |      0 |    0 |            3 |
|             unified_fc_conv_lcTB_U351                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcTB_236 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            1 |
|               unified_fc_conv_lcTB_MulnS_2_U                                                                             |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcTB_MulnS_2 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            1 |
|             unified_fc_conv_lcUB_U340                                                                                    |                                      pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcUB | Reconfigurable |            - |       1729 |       1668 |       0 |   61 |   2173 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_lcUB_div_U                                                                                 |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcUB_div | Reconfigurable |            - |       1729 |       1668 |       0 |   61 |   2173 |      0 |      0 |    0 |            0 |
|                 (unified_fc_conv_lcUB_div_U)                                                                             |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcUB_div | Reconfigurable |            - |         50 |         50 |       0 |    0 |     33 |      0 |      0 |    0 |            0 |
|                 unified_fc_conv_lcUB_div_u_0                                                                             |                                pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcUB_div_u | Reconfigurable |            - |       1679 |       1618 |       0 |   61 |   2140 |      0 |      0 |    0 |            0 |
|             unified_fc_conv_lcVB_U341                                                                                    |                                      pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcVB | Reconfigurable |            - |       1715 |       1690 |       0 |   25 |   2223 |      0 |      0 |    0 |            0 |
|               unified_fc_conv_lcVB_div_U                                                                                 |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcVB_div | Reconfigurable |            - |       1715 |       1690 |       0 |   25 |   2223 |      0 |      0 |    0 |            0 |
|                 (unified_fc_conv_lcVB_div_U)                                                                             |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcVB_div | Reconfigurable |            - |         61 |         61 |       0 |    0 |     86 |      0 |      0 |    0 |            0 |
|                 unified_fc_conv_lcVB_div_u_0                                                                             |                                pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcVB_div_u | Reconfigurable |            - |       1654 |       1629 |       0 |   25 |   2137 |      0 |      0 |    0 |            0 |
|             unified_fc_conv_lcWB_U342                                                                                    |                                      pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcWB | Reconfigurable |            - |         15 |         15 |       0 |    0 |     17 |      0 |      0 |    0 |            3 |
|               unified_fc_conv_lcWB_MulnS_3_U                                                                             |                          pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcWB_MulnS_3_238 | Reconfigurable |            - |         15 |         15 |       0 |    0 |     17 |      0 |      0 |    0 |            3 |
|             unified_fc_conv_lcWB_U350                                                                                    |                                  pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcWB_237 | Reconfigurable |            - |         15 |         15 |       0 |    0 |     17 |      0 |      0 |    0 |            3 |
|               unified_fc_conv_lcWB_MulnS_3_U                                                                             |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcWB_MulnS_3 | Reconfigurable |            - |         15 |         15 |       0 |    0 |     17 |      0 |      0 |    0 |            3 |
|             unified_fc_conv_lcXB_U344                                                                                    |                                      pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcXB | Reconfigurable |            - |        216 |        216 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|             unified_fc_conv_lcYC_U345                                                                                    |                                      pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcYC | Reconfigurable |            - |         42 |         42 |       0 |    0 |     34 |      0 |      0 |    0 |            4 |
|               unified_fc_conv_lcYC_MulnS_4_U                                                                             |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcYC_MulnS_4 | Reconfigurable |            - |         42 |         42 |       0 |    0 |     34 |      0 |      0 |    0 |            4 |
|             unified_fc_conv_lcZC_U346                                                                                    |                                      pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcZC | Reconfigurable |            - |         57 |         57 |       0 |    0 |    125 |      0 |      0 |    0 |            6 |
|               unified_fc_conv_lcZC_MulnS_5_U                                                                             |                              pr_region_2_unified_fc_conv_layer_0_0_unified_fc_conv_lcZC_MulnS_5 | Reconfigurable |            - |         57 |         57 |       0 |    0 |    125 |      0 |      0 |    0 |            6 |
|     proc_sys_reset_0                                                                                                     |                                                                static_region_proc_sys_reset_0_1 |         Static |            - |         13 |         12 |       0 |    1 |     33 |      0 |      0 |    0 |            0 |
|       U0                                                                                                                 |                                                 static_region_proc_sys_reset_0_1_proc_sys_reset |         Static |            - |         13 |         12 |       0 |    1 |     33 |      0 |      0 |    0 |            0 |
|         (U0)                                                                                                             |                                                 static_region_proc_sys_reset_0_1_proc_sys_reset |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|         EXT_LPF                                                                                                          |                                                            static_region_proc_sys_reset_0_1_lpf |         Static |            - |          4 |          3 |       0 |    1 |     17 |      0 |      0 |    0 |            0 |
|           (EXT_LPF)                                                                                                      |                                                            static_region_proc_sys_reset_0_1_lpf |         Static |            - |          2 |          1 |       0 |    1 |      9 |      0 |      0 |    0 |            0 |
|           ACTIVE_HIGH_AUX.ACT_HI_AUX                                                                                     |                                                       static_region_proc_sys_reset_0_1_cdc_sync |         Static |            - |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                                                      |                                                     static_region_proc_sys_reset_0_1_cdc_sync_0 |         Static |            - |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|         SEQ                                                                                                              |                                                   static_region_proc_sys_reset_0_1_sequence_psr |         Static |            - |          9 |          9 |       0 |    0 |     15 |      0 |      0 |    0 |            0 |
|           (SEQ)                                                                                                          |                                                   static_region_proc_sys_reset_0_1_sequence_psr |         Static |            - |          5 |          5 |       0 |    0 |      9 |      0 |      0 |    0 |            0 |
|           SEQ_COUNTER                                                                                                    |                                                        static_region_proc_sys_reset_0_1_upcnt_n |         Static |            - |          4 |          4 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|     rst_ddr4_0_300M                                                                                                      |                                                                 static_region_rst_ddr4_0_300M_0 |         Static |            - |         16 |         15 |       0 |    1 |     37 |      0 |      0 |    0 |            0 |
|       U0                                                                                                                 |                                                  static_region_rst_ddr4_0_300M_0_proc_sys_reset |         Static |            - |         16 |         15 |       0 |    1 |     37 |      0 |      0 |    0 |            0 |
|         (U0)                                                                                                             |                                                  static_region_rst_ddr4_0_300M_0_proc_sys_reset |         Static |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|         EXT_LPF                                                                                                          |                                                             static_region_rst_ddr4_0_300M_0_lpf |         Static |            - |          4 |          3 |       0 |    1 |     17 |      0 |      0 |    0 |            0 |
|           (EXT_LPF)                                                                                                      |                                                             static_region_rst_ddr4_0_300M_0_lpf |         Static |            - |          2 |          1 |       0 |    1 |      9 |      0 |      0 |    0 |            0 |
|           ACTIVE_HIGH_AUX.ACT_HI_AUX                                                                                     |                                                        static_region_rst_ddr4_0_300M_0_cdc_sync |         Static |            - |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                                                      |                                                      static_region_rst_ddr4_0_300M_0_cdc_sync_0 |         Static |            - |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|         SEQ                                                                                                              |                                                    static_region_rst_ddr4_0_300M_0_sequence_psr |         Static |            - |         12 |         12 |       0 |    0 |     18 |      0 |      0 |    0 |            0 |
|           (SEQ)                                                                                                          |                                                    static_region_rst_ddr4_0_300M_0_sequence_psr |         Static |            - |          8 |          8 |       0 |    0 |     12 |      0 |      0 |    0 |            0 |
|           SEQ_COUNTER                                                                                                    |                                                         static_region_rst_ddr4_0_300M_0_upcnt_n |         Static |            - |          4 |          4 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|     system_ila_0                                                                                                         |                                                                    static_region_system_ila_0_0 |         Static |            - |       3396 |       2485 |       0 |  911 |   6002 |     18 |      2 |    0 |            0 |
|       inst                                                                                                               |                                                            static_region_system_ila_0_0_bd_100c |         Static |            - |       3396 |       2485 |       0 |  911 |   6002 |     18 |      2 |    0 |            0 |
|         g_inst                                                                                                           |                                                   static_region_system_ila_0_0_bd_100c_g_inst_0 |         Static |            - |         49 |         49 |       0 |    0 |     32 |      0 |      0 |    0 |            0 |
|           inst                                                                                                           |                                      static_region_system_ila_0_0_bd_100c_g_inst_0_gigantic_mux |         Static |            - |         49 |         49 |       0 |    0 |     32 |      0 |      0 |    0 |            0 |
|             SLOT_0.inst_slot0                                                                                            |                                           static_region_system_ila_0_0_gigantic_mux_v1_0_1_cntr |         Static |            - |         45 |         45 |       0 |    0 |     28 |      0 |      0 |    0 |            0 |
|             SLOT_1.inst_slot0                                                                                            |                           static_region_system_ila_0_0_gigantic_mux_v1_0_1_cntr__parameterized0 |         Static |            - |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|         ila_lib                                                                                                          |                                                  static_region_system_ila_0_0_bd_100c_ila_lib_0 |         Static |            - |       3347 |       2436 |       0 |  911 |   5970 |     18 |      2 |    0 |            0 |
|           inst                                                                                                           |                                                     static_region_system_ila_0_0_ila_v6_2_3_ila |         Static |            - |       3347 |       2436 |       0 |  911 |   5970 |     18 |      2 |    0 |            0 |
|             (inst)                                                                                                       |                                                     static_region_system_ila_0_0_ila_v6_2_3_ila |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|             ila_core_inst                                                                                                |                                                static_region_system_ila_0_0_ila_v6_2_3_ila_core |         Static |            - |       3346 |       2435 |       0 |  911 |   5970 |     18 |      2 |    0 |            0 |
|               (ila_core_inst)                                                                                            |                                                static_region_system_ila_0_0_ila_v6_2_3_ila_core |         Static |            - |        369 |         35 |       0 |  334 |    705 |      0 |      0 |    0 |            0 |
|               ila_trace_memory_inst                                                                                      |                                        static_region_system_ila_0_0_ila_v6_2_3_ila_trace_memory |         Static |            - |          0 |          0 |       0 |    0 |      0 |     18 |      2 |    0 |            0 |
|                 SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory                                                            |                                                 static_region_system_ila_0_0_blk_mem_gen_v8_3_6 |         Static |            - |          0 |          0 |       0 |    0 |      0 |     14 |      1 |    0 |            0 |
|                   inst_blk_mem_gen                                                                                       |                                           static_region_system_ila_0_0_blk_mem_gen_v8_3_6_synth |         Static |            - |          0 |          0 |       0 |    0 |      0 |     14 |      1 |    0 |            0 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                                                 |                                                    static_region_system_ila_0_0_blk_mem_gen_top |         Static |            - |          0 |          0 |       0 |    0 |      0 |     14 |      1 |    0 |            0 |
|                       valid.cstr                                                                                         |                                           static_region_system_ila_0_0_blk_mem_gen_generic_cstr |         Static |            - |          0 |          0 |       0 |    0 |      0 |     14 |      1 |    0 |            0 |
|                         ramloop[0].ram.r                                                                                 |                                             static_region_system_ila_0_0_blk_mem_gen_prim_width |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      1 |    0 |            0 |
|                           prim_noinit.ram                                                                                |                                           static_region_system_ila_0_0_blk_mem_gen_prim_wrapper |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      1 |    0 |            0 |
|                         ramloop[10].ram.r                                                                                |                             static_region_system_ila_0_0_blk_mem_gen_prim_width__parameterized9 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                           prim_noinit.ram                                                                                |                           static_region_system_ila_0_0_blk_mem_gen_prim_wrapper__parameterized9 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                         ramloop[11].ram.r                                                                                |                            static_region_system_ila_0_0_blk_mem_gen_prim_width__parameterized10 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                           prim_noinit.ram                                                                                |                          static_region_system_ila_0_0_blk_mem_gen_prim_wrapper__parameterized10 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                         ramloop[12].ram.r                                                                                |                            static_region_system_ila_0_0_blk_mem_gen_prim_width__parameterized11 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                           prim_noinit.ram                                                                                |                          static_region_system_ila_0_0_blk_mem_gen_prim_wrapper__parameterized11 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                         ramloop[13].ram.r                                                                                |                            static_region_system_ila_0_0_blk_mem_gen_prim_width__parameterized12 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                           prim_noinit.ram                                                                                |                          static_region_system_ila_0_0_blk_mem_gen_prim_wrapper__parameterized12 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                         ramloop[14].ram.r                                                                                |                            static_region_system_ila_0_0_blk_mem_gen_prim_width__parameterized13 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                           prim_noinit.ram                                                                                |                          static_region_system_ila_0_0_blk_mem_gen_prim_wrapper__parameterized13 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                         ramloop[1].ram.r                                                                                 |                             static_region_system_ila_0_0_blk_mem_gen_prim_width__parameterized0 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                           prim_noinit.ram                                                                                |                           static_region_system_ila_0_0_blk_mem_gen_prim_wrapper__parameterized0 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                         ramloop[2].ram.r                                                                                 |                             static_region_system_ila_0_0_blk_mem_gen_prim_width__parameterized1 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                           prim_noinit.ram                                                                                |                           static_region_system_ila_0_0_blk_mem_gen_prim_wrapper__parameterized1 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                         ramloop[3].ram.r                                                                                 |                             static_region_system_ila_0_0_blk_mem_gen_prim_width__parameterized2 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                           prim_noinit.ram                                                                                |                           static_region_system_ila_0_0_blk_mem_gen_prim_wrapper__parameterized2 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                         ramloop[4].ram.r                                                                                 |                             static_region_system_ila_0_0_blk_mem_gen_prim_width__parameterized3 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                           prim_noinit.ram                                                                                |                           static_region_system_ila_0_0_blk_mem_gen_prim_wrapper__parameterized3 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                         ramloop[5].ram.r                                                                                 |                             static_region_system_ila_0_0_blk_mem_gen_prim_width__parameterized4 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                           prim_noinit.ram                                                                                |                           static_region_system_ila_0_0_blk_mem_gen_prim_wrapper__parameterized4 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                         ramloop[6].ram.r                                                                                 |                             static_region_system_ila_0_0_blk_mem_gen_prim_width__parameterized5 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                           prim_noinit.ram                                                                                |                           static_region_system_ila_0_0_blk_mem_gen_prim_wrapper__parameterized5 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                         ramloop[7].ram.r                                                                                 |                             static_region_system_ila_0_0_blk_mem_gen_prim_width__parameterized6 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                           prim_noinit.ram                                                                                |                           static_region_system_ila_0_0_blk_mem_gen_prim_wrapper__parameterized6 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                         ramloop[8].ram.r                                                                                 |                             static_region_system_ila_0_0_blk_mem_gen_prim_width__parameterized7 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                           prim_noinit.ram                                                                                |                           static_region_system_ila_0_0_blk_mem_gen_prim_wrapper__parameterized7 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                         ramloop[9].ram.r                                                                                 |                             static_region_system_ila_0_0_blk_mem_gen_prim_width__parameterized8 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                           prim_noinit.ram                                                                                |                           static_region_system_ila_0_0_blk_mem_gen_prim_wrapper__parameterized8 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                 SUBCORE_RAM.trace_block_memory                                                                           |                                 static_region_system_ila_0_0_blk_mem_gen_v8_3_6__parameterized0 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      4 |      1 |    0 |            0 |
|                   inst_blk_mem_gen                                                                                       |                           static_region_system_ila_0_0_blk_mem_gen_v8_3_6_synth__parameterized0 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      4 |      1 |    0 |            0 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                                                 |                                    static_region_system_ila_0_0_blk_mem_gen_top__parameterized0 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      4 |      1 |    0 |            0 |
|                       valid.cstr                                                                                         |                           static_region_system_ila_0_0_blk_mem_gen_generic_cstr__parameterized0 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      4 |      1 |    0 |            0 |
|                         ramloop[0].ram.r                                                                                 |                            static_region_system_ila_0_0_blk_mem_gen_prim_width__parameterized14 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      1 |    0 |            0 |
|                           prim_noinit.ram                                                                                |                          static_region_system_ila_0_0_blk_mem_gen_prim_wrapper__parameterized14 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      1 |    0 |            0 |
|                         ramloop[1].ram.r                                                                                 |                            static_region_system_ila_0_0_blk_mem_gen_prim_width__parameterized15 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                           prim_noinit.ram                                                                                |                          static_region_system_ila_0_0_blk_mem_gen_prim_wrapper__parameterized15 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                         ramloop[2].ram.r                                                                                 |                            static_region_system_ila_0_0_blk_mem_gen_prim_width__parameterized16 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                           prim_noinit.ram                                                                                |                          static_region_system_ila_0_0_blk_mem_gen_prim_wrapper__parameterized16 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                         ramloop[3].ram.r                                                                                 |                            static_region_system_ila_0_0_blk_mem_gen_prim_width__parameterized17 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                           prim_noinit.ram                                                                                |                          static_region_system_ila_0_0_blk_mem_gen_prim_wrapper__parameterized17 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                         ramloop[4].ram.r                                                                                 |                            static_region_system_ila_0_0_blk_mem_gen_prim_width__parameterized18 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                           prim_noinit.ram                                                                                |                          static_region_system_ila_0_0_blk_mem_gen_prim_wrapper__parameterized18 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               u_ila_cap_ctrl                                                                                             |                                     static_region_system_ila_0_0_ila_v6_2_3_ila_cap_ctrl_legacy |         Static |            - |         79 |         32 |       0 |   47 |    117 |      0 |      0 |    0 |            0 |
|                 (u_ila_cap_ctrl)                                                                                         |                                     static_region_system_ila_0_0_ila_v6_2_3_ila_cap_ctrl_legacy |         Static |            - |          1 |          1 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                 U_CDONE                                                                                                  |                               static_region_system_ila_0_0_ltlib_v1_0_0_cfglut6__parameterized0 |         Static |            - |          4 |          2 |       0 |    2 |      1 |      0 |      0 |    0 |            0 |
|                 U_NS0                                                                                                    |                                               static_region_system_ila_0_0_ltlib_v1_0_0_cfglut7 |         Static |            - |          5 |          1 |       0 |    4 |      1 |      0 |      0 |    0 |            0 |
|                 U_NS1                                                                                                    |                                           static_region_system_ila_0_0_ltlib_v1_0_0_cfglut7_274 |         Static |            - |          5 |          1 |       0 |    4 |      1 |      0 |      0 |    0 |            0 |
|                 u_cap_addrgen                                                                                            |                                         static_region_system_ila_0_0_ila_v6_2_3_ila_cap_addrgen |         Static |            - |         64 |         27 |       0 |   37 |    111 |      0 |      0 |    0 |            0 |
|                   (u_cap_addrgen)                                                                                        |                                         static_region_system_ila_0_0_ila_v6_2_3_ila_cap_addrgen |         Static |            - |          1 |          0 |       0 |    1 |     68 |      0 |      0 |    0 |            0 |
|                   U_CMPRESET                                                                                             |                                               static_region_system_ila_0_0_ltlib_v1_0_0_cfglut6 |         Static |            - |          3 |          1 |       0 |    2 |      0 |      0 |      0 |    0 |            0 |
|                   u_cap_sample_counter                                                                                   |                                  static_region_system_ila_0_0_ila_v6_2_3_ila_cap_sample_counter |         Static |            - |         32 |         19 |       0 |   13 |     21 |      0 |      0 |    0 |            0 |
|                     (u_cap_sample_counter)                                                                               |                                  static_region_system_ila_0_0_ila_v6_2_3_ila_cap_sample_counter |         Static |            - |         16 |         16 |       0 |    0 |     11 |      0 |      0 |    0 |            0 |
|                     U_SCE                                                                                                |                                           static_region_system_ila_0_0_ltlib_v1_0_0_cfglut4_281 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                     U_SCMPCE                                                                                             |                                           static_region_system_ila_0_0_ltlib_v1_0_0_cfglut5_282 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                     U_SCRST                                                                                              |                                           static_region_system_ila_0_0_ltlib_v1_0_0_cfglut6_283 |         Static |            - |          5 |          3 |       0 |    2 |      0 |      0 |      0 |    0 |            0 |
|                     u_scnt_cmp                                                                                           |                                     static_region_system_ila_0_0_ltlib_v1_0_0_match_nodelay_284 |         Static |            - |          9 |          0 |       0 |    9 |     10 |      0 |      0 |    0 |            0 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                            |                                static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA_nodelay_285 |         Static |            - |          9 |          0 |       0 |    9 |     10 |      0 |      0 |    0 |            0 |
|                         (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                        |                                static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA_nodelay_285 |         Static |            - |          0 |          0 |       0 |    0 |     10 |      0 |      0 |    0 |            0 |
|                         DUT                                                                                              |                         static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized5_286 |         Static |            - |          9 |          0 |       0 |    9 |      0 |      0 |      0 |    0 |            0 |
|                           (DUT)                                                                                          |                         static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized5_286 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                   |                   static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice__parameterized1_287 |         Static |            - |          4 |          0 |       0 |    4 |      0 |      0 |      0 |    0 |            0 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                   |                   static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice__parameterized2_288 |         Static |            - |          4 |          0 |       0 |    4 |      0 |      0 |      0 |    0 |            0 |
|                   u_cap_window_counter                                                                                   |                                  static_region_system_ila_0_0_ila_v6_2_3_ila_cap_window_counter |         Static |            - |         28 |          7 |       0 |   21 |     22 |      0 |      0 |    0 |            0 |
|                     (u_cap_window_counter)                                                                               |                                  static_region_system_ila_0_0_ila_v6_2_3_ila_cap_window_counter |         Static |            - |          7 |          7 |       0 |    0 |     12 |      0 |      0 |    0 |            0 |
|                     U_WCE                                                                                                |                                               static_region_system_ila_0_0_ltlib_v1_0_0_cfglut4 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                     U_WHCMPCE                                                                                            |                                               static_region_system_ila_0_0_ltlib_v1_0_0_cfglut5 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                     U_WLCMPCE                                                                                            |                                           static_region_system_ila_0_0_ltlib_v1_0_0_cfglut5_275 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                     u_wcnt_hcmp                                                                                          |                                         static_region_system_ila_0_0_ltlib_v1_0_0_match_nodelay |         Static |            - |          9 |          0 |       0 |    9 |      0 |      0 |      0 |    0 |            0 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                            |                                static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA_nodelay_277 |         Static |            - |          9 |          0 |       0 |    9 |      0 |      0 |      0 |    0 |            0 |
|                         DUT                                                                                              |                         static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized5_278 |         Static |            - |          9 |          0 |       0 |    9 |      0 |      0 |      0 |    0 |            0 |
|                           (DUT)                                                                                          |                         static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized5_278 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                   |                   static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice__parameterized1_279 |         Static |            - |          4 |          0 |       0 |    4 |      0 |      0 |      0 |    0 |            0 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                   |                   static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice__parameterized2_280 |         Static |            - |          4 |          0 |       0 |    4 |      0 |      0 |      0 |    0 |            0 |
|                     u_wcnt_lcmp                                                                                          |                                     static_region_system_ila_0_0_ltlib_v1_0_0_match_nodelay_276 |         Static |            - |          9 |          0 |       0 |    9 |     10 |      0 |      0 |    0 |            0 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                            |                                    static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA_nodelay |         Static |            - |          9 |          0 |       0 |    9 |     10 |      0 |      0 |    0 |            0 |
|                         (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                        |                                    static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA_nodelay |         Static |            - |          0 |          0 |       0 |    0 |     10 |      0 |      0 |    0 |            0 |
|                         DUT                                                                                              |                             static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized5 |         Static |            - |          9 |          0 |       0 |    9 |      0 |      0 |      0 |    0 |            0 |
|                           (DUT)                                                                                          |                             static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized5 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                   |                       static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice__parameterized1 |         Static |            - |          4 |          0 |       0 |    4 |      0 |      0 |      0 |    0 |            0 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                   |                       static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice__parameterized2 |         Static |            - |          4 |          0 |       0 |    4 |      0 |      0 |      0 |    0 |            0 |
|               u_ila_regs                                                                                                 |                                            static_region_system_ila_0_0_ila_v6_2_3_ila_register |         Static |            - |       2135 |       2134 |       0 |    1 |   2936 |      0 |      0 |    0 |            0 |
|                 (u_ila_regs)                                                                                             |                                            static_region_system_ila_0_0_ila_v6_2_3_ila_register |         Static |            - |        114 |        113 |       0 |    1 |    154 |      0 |      0 |    0 |            0 |
|                 MU_SRL[0].mu_srl_reg                                                                                     |                                               static_region_system_ila_0_0_xsdbs_v1_0_2_reg_p2s |         Static |            - |         27 |         27 |       0 |    0 |     43 |      0 |      0 |    0 |            0 |
|                 MU_SRL[10].mu_srl_reg                                                                                    |                               static_region_system_ila_0_0_xsdbs_v1_0_2_reg_p2s__parameterized9 |         Static |            - |         28 |         28 |       0 |    0 |     43 |      0 |      0 |    0 |            0 |
|                 MU_SRL[11].mu_srl_reg                                                                                    |                              static_region_system_ila_0_0_xsdbs_v1_0_2_reg_p2s__parameterized10 |         Static |            - |         44 |         44 |       0 |    0 |     43 |      0 |      0 |    0 |            0 |
|                 MU_SRL[12].mu_srl_reg                                                                                    |                              static_region_system_ila_0_0_xsdbs_v1_0_2_reg_p2s__parameterized11 |         Static |            - |         27 |         27 |       0 |    0 |     43 |      0 |      0 |    0 |            0 |
|                 MU_SRL[13].mu_srl_reg                                                                                    |                              static_region_system_ila_0_0_xsdbs_v1_0_2_reg_p2s__parameterized12 |         Static |            - |         27 |         27 |       0 |    0 |     43 |      0 |      0 |    0 |            0 |
|                 MU_SRL[14].mu_srl_reg                                                                                    |                              static_region_system_ila_0_0_xsdbs_v1_0_2_reg_p2s__parameterized13 |         Static |            - |         28 |         28 |       0 |    0 |     43 |      0 |      0 |    0 |            0 |
|                 MU_SRL[15].mu_srl_reg                                                                                    |                              static_region_system_ila_0_0_xsdbs_v1_0_2_reg_p2s__parameterized14 |         Static |            - |         44 |         44 |       0 |    0 |     43 |      0 |      0 |    0 |            0 |
|                 MU_SRL[16].mu_srl_reg                                                                                    |                              static_region_system_ila_0_0_xsdbs_v1_0_2_reg_p2s__parameterized15 |         Static |            - |         28 |         28 |       0 |    0 |     43 |      0 |      0 |    0 |            0 |
|                 MU_SRL[17].mu_srl_reg                                                                                    |                              static_region_system_ila_0_0_xsdbs_v1_0_2_reg_p2s__parameterized16 |         Static |            - |         28 |         28 |       0 |    0 |     43 |      0 |      0 |    0 |            0 |
|                 MU_SRL[18].mu_srl_reg                                                                                    |                              static_region_system_ila_0_0_xsdbs_v1_0_2_reg_p2s__parameterized17 |         Static |            - |         28 |         28 |       0 |    0 |     43 |      0 |      0 |    0 |            0 |
|                 MU_SRL[19].mu_srl_reg                                                                                    |                              static_region_system_ila_0_0_xsdbs_v1_0_2_reg_p2s__parameterized18 |         Static |            - |         44 |         44 |       0 |    0 |     43 |      0 |      0 |    0 |            0 |
|                 MU_SRL[1].mu_srl_reg                                                                                     |                               static_region_system_ila_0_0_xsdbs_v1_0_2_reg_p2s__parameterized0 |         Static |            - |         28 |         28 |       0 |    0 |     43 |      0 |      0 |    0 |            0 |
|                 MU_SRL[20].mu_srl_reg                                                                                    |                              static_region_system_ila_0_0_xsdbs_v1_0_2_reg_p2s__parameterized19 |         Static |            - |         28 |         28 |       0 |    0 |     43 |      0 |      0 |    0 |            0 |
|                 MU_SRL[21].mu_srl_reg                                                                                    |                              static_region_system_ila_0_0_xsdbs_v1_0_2_reg_p2s__parameterized20 |         Static |            - |         28 |         28 |       0 |    0 |     43 |      0 |      0 |    0 |            0 |
|                 MU_SRL[22].mu_srl_reg                                                                                    |                              static_region_system_ila_0_0_xsdbs_v1_0_2_reg_p2s__parameterized21 |         Static |            - |         28 |         28 |       0 |    0 |     43 |      0 |      0 |    0 |            0 |
|                 MU_SRL[23].mu_srl_reg                                                                                    |                              static_region_system_ila_0_0_xsdbs_v1_0_2_reg_p2s__parameterized22 |         Static |            - |         44 |         44 |       0 |    0 |     43 |      0 |      0 |    0 |            0 |
|                 MU_SRL[24].mu_srl_reg                                                                                    |                              static_region_system_ila_0_0_xsdbs_v1_0_2_reg_p2s__parameterized23 |         Static |            - |         28 |         28 |       0 |    0 |     43 |      0 |      0 |    0 |            0 |
|                 MU_SRL[25].mu_srl_reg                                                                                    |                              static_region_system_ila_0_0_xsdbs_v1_0_2_reg_p2s__parameterized24 |         Static |            - |         28 |         28 |       0 |    0 |     43 |      0 |      0 |    0 |            0 |
|                 MU_SRL[26].mu_srl_reg                                                                                    |                              static_region_system_ila_0_0_xsdbs_v1_0_2_reg_p2s__parameterized25 |         Static |            - |         28 |         28 |       0 |    0 |     43 |      0 |      0 |    0 |            0 |
|                 MU_SRL[27].mu_srl_reg                                                                                    |                              static_region_system_ila_0_0_xsdbs_v1_0_2_reg_p2s__parameterized26 |         Static |            - |         60 |         60 |       0 |    0 |     43 |      0 |      0 |    0 |            0 |
|                 MU_SRL[28].mu_srl_reg                                                                                    |                              static_region_system_ila_0_0_xsdbs_v1_0_2_reg_p2s__parameterized27 |         Static |            - |         28 |         28 |       0 |    0 |     43 |      0 |      0 |    0 |            0 |
|                 MU_SRL[29].mu_srl_reg                                                                                    |                              static_region_system_ila_0_0_xsdbs_v1_0_2_reg_p2s__parameterized28 |         Static |            - |         28 |         28 |       0 |    0 |     43 |      0 |      0 |    0 |            0 |
|                 MU_SRL[2].mu_srl_reg                                                                                     |                               static_region_system_ila_0_0_xsdbs_v1_0_2_reg_p2s__parameterized1 |         Static |            - |         27 |         27 |       0 |    0 |     43 |      0 |      0 |    0 |            0 |
|                 MU_SRL[30].mu_srl_reg                                                                                    |                              static_region_system_ila_0_0_xsdbs_v1_0_2_reg_p2s__parameterized29 |         Static |            - |         27 |         27 |       0 |    0 |     43 |      0 |      0 |    0 |            0 |
|                 MU_SRL[31].mu_srl_reg                                                                                    |                              static_region_system_ila_0_0_xsdbs_v1_0_2_reg_p2s__parameterized30 |         Static |            - |         44 |         44 |       0 |    0 |     43 |      0 |      0 |    0 |            0 |
|                 MU_SRL[32].mu_srl_reg                                                                                    |                              static_region_system_ila_0_0_xsdbs_v1_0_2_reg_p2s__parameterized31 |         Static |            - |         28 |         28 |       0 |    0 |     43 |      0 |      0 |    0 |            0 |
|                 MU_SRL[33].mu_srl_reg                                                                                    |                              static_region_system_ila_0_0_xsdbs_v1_0_2_reg_p2s__parameterized32 |         Static |            - |         28 |         28 |       0 |    0 |     43 |      0 |      0 |    0 |            0 |
|                 MU_SRL[34].mu_srl_reg                                                                                    |                              static_region_system_ila_0_0_xsdbs_v1_0_2_reg_p2s__parameterized33 |         Static |            - |         28 |         28 |       0 |    0 |     43 |      0 |      0 |    0 |            0 |
|                 MU_SRL[35].mu_srl_reg                                                                                    |                              static_region_system_ila_0_0_xsdbs_v1_0_2_reg_p2s__parameterized34 |         Static |            - |         44 |         44 |       0 |    0 |     43 |      0 |      0 |    0 |            0 |
|                 MU_SRL[36].mu_srl_reg                                                                                    |                              static_region_system_ila_0_0_xsdbs_v1_0_2_reg_p2s__parameterized35 |         Static |            - |         28 |         28 |       0 |    0 |     43 |      0 |      0 |    0 |            0 |
|                 MU_SRL[37].mu_srl_reg                                                                                    |                              static_region_system_ila_0_0_xsdbs_v1_0_2_reg_p2s__parameterized36 |         Static |            - |         28 |         28 |       0 |    0 |     43 |      0 |      0 |    0 |            0 |
|                 MU_SRL[38].mu_srl_reg                                                                                    |                              static_region_system_ila_0_0_xsdbs_v1_0_2_reg_p2s__parameterized37 |         Static |            - |         28 |         28 |       0 |    0 |     43 |      0 |      0 |    0 |            0 |
|                 MU_SRL[39].mu_srl_reg                                                                                    |                              static_region_system_ila_0_0_xsdbs_v1_0_2_reg_p2s__parameterized38 |         Static |            - |         43 |         43 |       0 |    0 |     43 |      0 |      0 |    0 |            0 |
|                 MU_SRL[3].mu_srl_reg                                                                                     |                               static_region_system_ila_0_0_xsdbs_v1_0_2_reg_p2s__parameterized2 |         Static |            - |         44 |         44 |       0 |    0 |     43 |      0 |      0 |    0 |            0 |
|                 MU_SRL[40].mu_srl_reg                                                                                    |                              static_region_system_ila_0_0_xsdbs_v1_0_2_reg_p2s__parameterized39 |         Static |            - |         28 |         28 |       0 |    0 |     43 |      0 |      0 |    0 |            0 |
|                 MU_SRL[41].mu_srl_reg                                                                                    |                              static_region_system_ila_0_0_xsdbs_v1_0_2_reg_p2s__parameterized40 |         Static |            - |         28 |         28 |       0 |    0 |     43 |      0 |      0 |    0 |            0 |
|                 MU_SRL[42].mu_srl_reg                                                                                    |                              static_region_system_ila_0_0_xsdbs_v1_0_2_reg_p2s__parameterized41 |         Static |            - |         28 |         28 |       0 |    0 |     43 |      0 |      0 |    0 |            0 |
|                 MU_SRL[43].mu_srl_reg                                                                                    |                              static_region_system_ila_0_0_xsdbs_v1_0_2_reg_p2s__parameterized42 |         Static |            - |         44 |         44 |       0 |    0 |     43 |      0 |      0 |    0 |            0 |
|                 MU_SRL[44].mu_srl_reg                                                                                    |                              static_region_system_ila_0_0_xsdbs_v1_0_2_reg_p2s__parameterized43 |         Static |            - |         28 |         28 |       0 |    0 |     43 |      0 |      0 |    0 |            0 |
|                 MU_SRL[45].mu_srl_reg                                                                                    |                              static_region_system_ila_0_0_xsdbs_v1_0_2_reg_p2s__parameterized44 |         Static |            - |         28 |         28 |       0 |    0 |     43 |      0 |      0 |    0 |            0 |
|                 MU_SRL[46].mu_srl_reg                                                                                    |                              static_region_system_ila_0_0_xsdbs_v1_0_2_reg_p2s__parameterized45 |         Static |            - |         28 |         28 |       0 |    0 |     43 |      0 |      0 |    0 |            0 |
|                 MU_SRL[47].mu_srl_reg                                                                                    |                              static_region_system_ila_0_0_xsdbs_v1_0_2_reg_p2s__parameterized46 |         Static |            - |         44 |         44 |       0 |    0 |     43 |      0 |      0 |    0 |            0 |
|                 MU_SRL[48].mu_srl_reg                                                                                    |                              static_region_system_ila_0_0_xsdbs_v1_0_2_reg_p2s__parameterized47 |         Static |            - |         28 |         28 |       0 |    0 |     43 |      0 |      0 |    0 |            0 |
|                 MU_SRL[49].mu_srl_reg                                                                                    |                              static_region_system_ila_0_0_xsdbs_v1_0_2_reg_p2s__parameterized48 |         Static |            - |         27 |         27 |       0 |    0 |     43 |      0 |      0 |    0 |            0 |
|                 MU_SRL[4].mu_srl_reg                                                                                     |                               static_region_system_ila_0_0_xsdbs_v1_0_2_reg_p2s__parameterized3 |         Static |            - |         28 |         28 |       0 |    0 |     43 |      0 |      0 |    0 |            0 |
|                 MU_SRL[50].mu_srl_reg                                                                                    |                              static_region_system_ila_0_0_xsdbs_v1_0_2_reg_p2s__parameterized49 |         Static |            - |         28 |         28 |       0 |    0 |     43 |      0 |      0 |    0 |            0 |
|                 MU_SRL[51].mu_srl_reg                                                                                    |                              static_region_system_ila_0_0_xsdbs_v1_0_2_reg_p2s__parameterized50 |         Static |            - |         44 |         44 |       0 |    0 |     43 |      0 |      0 |    0 |            0 |
|                 MU_SRL[52].mu_srl_reg                                                                                    |                              static_region_system_ila_0_0_xsdbs_v1_0_2_reg_p2s__parameterized51 |         Static |            - |         44 |         44 |       0 |    0 |     43 |      0 |      0 |    0 |            0 |
|                 MU_SRL[53].mu_srl_reg                                                                                    |                              static_region_system_ila_0_0_xsdbs_v1_0_2_reg_p2s__parameterized52 |         Static |            - |         28 |         28 |       0 |    0 |     43 |      0 |      0 |    0 |            0 |
|                 MU_SRL[5].mu_srl_reg                                                                                     |                               static_region_system_ila_0_0_xsdbs_v1_0_2_reg_p2s__parameterized4 |         Static |            - |         28 |         28 |       0 |    0 |     43 |      0 |      0 |    0 |            0 |
|                 MU_SRL[6].mu_srl_reg                                                                                     |                               static_region_system_ila_0_0_xsdbs_v1_0_2_reg_p2s__parameterized5 |         Static |            - |         28 |         28 |       0 |    0 |     43 |      0 |      0 |    0 |            0 |
|                 MU_SRL[7].mu_srl_reg                                                                                     |                               static_region_system_ila_0_0_xsdbs_v1_0_2_reg_p2s__parameterized6 |         Static |            - |         44 |         44 |       0 |    0 |     43 |      0 |      0 |    0 |            0 |
|                 MU_SRL[8].mu_srl_reg                                                                                     |                               static_region_system_ila_0_0_xsdbs_v1_0_2_reg_p2s__parameterized7 |         Static |            - |         28 |         28 |       0 |    0 |     43 |      0 |      0 |    0 |            0 |
|                 MU_SRL[9].mu_srl_reg                                                                                     |                               static_region_system_ila_0_0_xsdbs_v1_0_2_reg_p2s__parameterized8 |         Static |            - |         28 |         28 |       0 |    0 |     43 |      0 |      0 |    0 |            0 |
|                 TC_SRL[0].tc_srl_reg                                                                                     |                              static_region_system_ila_0_0_xsdbs_v1_0_2_reg_p2s__parameterized53 |         Static |            - |         27 |         27 |       0 |    0 |     43 |      0 |      0 |    0 |            0 |
|                 U_XSDB_SLAVE                                                                                             |                                                 static_region_system_ila_0_0_xsdbs_v1_0_2_xsdbs |         Static |            - |         29 |         29 |       0 |    0 |     85 |      0 |      0 |    0 |            0 |
|                 reg_15                                                                                                   |                                 static_region_system_ila_0_0_xsdbs_v1_0_2_reg__parameterized132 |         Static |            - |         12 |         12 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                     |                                           static_region_system_ila_0_0_xsdbs_v1_0_2_reg_ctl_272 |         Static |            - |         12 |         12 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                 reg_16                                                                                                   |                                 static_region_system_ila_0_0_xsdbs_v1_0_2_reg__parameterized133 |         Static |            - |          1 |          1 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                     |                                           static_region_system_ila_0_0_xsdbs_v1_0_2_reg_ctl_271 |         Static |            - |          1 |          1 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                 reg_17                                                                                                   |                                 static_region_system_ila_0_0_xsdbs_v1_0_2_reg__parameterized134 |         Static |            - |         20 |         20 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                     |                                           static_region_system_ila_0_0_xsdbs_v1_0_2_reg_ctl_270 |         Static |            - |         20 |         20 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                 reg_18                                                                                                   |                                 static_region_system_ila_0_0_xsdbs_v1_0_2_reg__parameterized135 |         Static |            - |          8 |          8 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                     |                                           static_region_system_ila_0_0_xsdbs_v1_0_2_reg_ctl_269 |         Static |            - |          8 |          8 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                 reg_19                                                                                                   |                                 static_region_system_ila_0_0_xsdbs_v1_0_2_reg__parameterized136 |         Static |            - |          1 |          1 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                     |                                           static_region_system_ila_0_0_xsdbs_v1_0_2_reg_ctl_268 |         Static |            - |          1 |          1 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                 reg_1a                                                                                                   |                                 static_region_system_ila_0_0_xsdbs_v1_0_2_reg__parameterized137 |         Static |            - |         24 |         24 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                     |                           static_region_system_ila_0_0_xsdbs_v1_0_2_reg_ctl__parameterized1_267 |         Static |            - |         24 |         24 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                 reg_6                                                                                                    |                                 static_region_system_ila_0_0_xsdbs_v1_0_2_reg__parameterized117 |         Static |            - |         12 |         12 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                     |                                           static_region_system_ila_0_0_xsdbs_v1_0_2_reg_ctl_266 |         Static |            - |         12 |         12 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                 reg_7                                                                                                    |                                 static_region_system_ila_0_0_xsdbs_v1_0_2_reg__parameterized118 |         Static |            - |         11 |         11 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                     |                               static_region_system_ila_0_0_xsdbs_v1_0_2_reg_ctl__parameterized0 |         Static |            - |         11 |         11 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                 reg_8                                                                                                    |                                 static_region_system_ila_0_0_xsdbs_v1_0_2_reg__parameterized119 |         Static |            - |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|                   I_EN_STAT_EQ1.U_STAT                                                                                   |                                          static_region_system_ila_0_0_xsdbs_v1_0_2_reg_stat_265 |         Static |            - |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|                 reg_80                                                                                                   |                                 static_region_system_ila_0_0_xsdbs_v1_0_2_reg__parameterized138 |         Static |            - |          1 |          1 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                     |                           static_region_system_ila_0_0_xsdbs_v1_0_2_reg_ctl__parameterized1_264 |         Static |            - |          1 |          1 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                 reg_81                                                                                                   |                                 static_region_system_ila_0_0_xsdbs_v1_0_2_reg__parameterized139 |         Static |            - |          1 |          1 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                     |                                           static_region_system_ila_0_0_xsdbs_v1_0_2_reg_ctl_263 |         Static |            - |          1 |          1 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                 reg_82                                                                                                   |                                 static_region_system_ila_0_0_xsdbs_v1_0_2_reg__parameterized140 |         Static |            - |          1 |          1 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                     |                               static_region_system_ila_0_0_xsdbs_v1_0_2_reg_ctl__parameterized1 |         Static |            - |          1 |          1 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                 reg_83                                                                                                   |                                 static_region_system_ila_0_0_xsdbs_v1_0_2_reg__parameterized141 |         Static |            - |         43 |         43 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                     |                                           static_region_system_ila_0_0_xsdbs_v1_0_2_reg_ctl_262 |         Static |            - |         43 |         43 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                 reg_84                                                                                                   |                                 static_region_system_ila_0_0_xsdbs_v1_0_2_reg__parameterized142 |         Static |            - |          8 |          8 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                     |                                           static_region_system_ila_0_0_xsdbs_v1_0_2_reg_ctl_261 |         Static |            - |          8 |          8 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                 reg_85                                                                                                   |                                 static_region_system_ila_0_0_xsdbs_v1_0_2_reg__parameterized143 |         Static |            - |          1 |          1 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                     |                                           static_region_system_ila_0_0_xsdbs_v1_0_2_reg_ctl_260 |         Static |            - |          1 |          1 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                 reg_887                                                                                                  |                                 static_region_system_ila_0_0_xsdbs_v1_0_2_reg__parameterized145 |         Static |            - |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                   I_EN_STAT_EQ1.U_STAT                                                                                   |                                          static_region_system_ila_0_0_xsdbs_v1_0_2_reg_stat_259 |         Static |            - |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                 reg_88d                                                                                                  |                                 static_region_system_ila_0_0_xsdbs_v1_0_2_reg__parameterized147 |         Static |            - |          4 |          4 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|                   I_EN_STAT_EQ1.U_STAT                                                                                   |                                          static_region_system_ila_0_0_xsdbs_v1_0_2_reg_stat_258 |         Static |            - |          4 |          4 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|                 reg_890                                                                                                  |                                 static_region_system_ila_0_0_xsdbs_v1_0_2_reg__parameterized150 |         Static |            - |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                   (reg_890)                                                                                              |                                 static_region_system_ila_0_0_xsdbs_v1_0_2_reg__parameterized150 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   I_EN_STAT_EQ1.U_STAT                                                                                   |                                          static_region_system_ila_0_0_xsdbs_v1_0_2_reg_stat_273 |         Static |            - |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                 reg_9                                                                                                    |                                 static_region_system_ila_0_0_xsdbs_v1_0_2_reg__parameterized120 |         Static |            - |          6 |          6 |       0 |    0 |     10 |      0 |      0 |    0 |            0 |
|                   I_EN_STAT_EQ1.U_STAT                                                                                   |                                          static_region_system_ila_0_0_xsdbs_v1_0_2_reg_stat_257 |         Static |            - |          6 |          6 |       0 |    0 |     10 |      0 |      0 |    0 |            0 |
|                 reg_srl_fff                                                                                              |                              static_region_system_ila_0_0_xsdbs_v1_0_2_reg_p2s__parameterized54 |         Static |            - |         46 |         46 |       0 |    0 |     43 |      0 |      0 |    0 |            0 |
|                 reg_stream_ffd                                                                                           |                                            static_region_system_ila_0_0_xsdbs_v1_0_2_reg_stream |         Static |            - |         15 |         15 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                     |                                               static_region_system_ila_0_0_xsdbs_v1_0_2_reg_ctl |         Static |            - |         15 |         15 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                 reg_stream_ffe                                                                                           |                            static_region_system_ila_0_0_xsdbs_v1_0_2_reg_stream__parameterized0 |         Static |            - |          4 |          4 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                   I_EN_STAT_EQ1.U_STAT                                                                                   |                                              static_region_system_ila_0_0_xsdbs_v1_0_2_reg_stat |         Static |            - |          4 |          4 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|               u_ila_reset_ctrl                                                                                           |                                          static_region_system_ila_0_0_ila_v6_2_3_ila_reset_ctrl |         Static |            - |         12 |         12 |       0 |    0 |     34 |      0 |      0 |    0 |            0 |
|                 (u_ila_reset_ctrl)                                                                                       |                                          static_region_system_ila_0_0_ila_v6_2_3_ila_reset_ctrl |         Static |            - |          1 |          1 |       0 |    0 |      8 |      0 |      0 |    0 |            0 |
|                 arm_detection_inst                                                                                       |                                 static_region_system_ila_0_0_ltlib_v1_0_0_rising_edge_detection |         Static |            - |          2 |          2 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                 asyncrounous_transfer.arm_in_transfer_inst                                                               |                                       static_region_system_ila_0_0_ltlib_v1_0_0_async_edge_xfer |         Static |            - |          2 |          2 |       0 |    0 |      5 |      0 |      0 |    0 |            0 |
|                 asyncrounous_transfer.arm_out_transfer_inst                                                              |                                   static_region_system_ila_0_0_ltlib_v1_0_0_async_edge_xfer_253 |         Static |            - |          1 |          1 |       0 |    0 |      5 |      0 |      0 |    0 |            0 |
|                 asyncrounous_transfer.halt_in_transfer_inst                                                              |                                   static_region_system_ila_0_0_ltlib_v1_0_0_async_edge_xfer_254 |         Static |            - |          2 |          2 |       0 |    0 |      5 |      0 |      0 |    0 |            0 |
|                 asyncrounous_transfer.halt_out_transfer_inst                                                             |                                   static_region_system_ila_0_0_ltlib_v1_0_0_async_edge_xfer_255 |         Static |            - |          1 |          1 |       0 |    0 |      5 |      0 |      0 |    0 |            0 |
|                 halt_detection_inst                                                                                      |                             static_region_system_ila_0_0_ltlib_v1_0_0_rising_edge_detection_256 |         Static |            - |          3 |          3 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|               u_trig                                                                                                     |                                             static_region_system_ila_0_0_ila_v6_2_3_ila_trigger |         Static |            - |        528 |          1 |       0 |  527 |   1489 |      0 |      0 |    0 |            0 |
|                 (u_trig)                                                                                                 |                                             static_region_system_ila_0_0_ila_v6_2_3_ila_trigger |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                 N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                                           |                                                 static_region_system_ila_0_0_ltlib_v1_0_0_match |         Static |            - |         30 |          1 |       0 |   29 |     56 |      0 |      0 |    0 |            0 |
|                   (N_DDR_TC.N_DDR_TC_INST[0].U_TC)                                                                       |                                                 static_region_system_ila_0_0_ltlib_v1_0_0_match |         Static |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                |                                            static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA |         Static |            - |         29 |          0 |       0 |   29 |     55 |      0 |      0 |    0 |            0 |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                            |                                            static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA |         Static |            - |          0 |          0 |       0 |    0 |     54 |      0 |      0 |    0 |            0 |
|                     DUT                                                                                                  |                                             static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA |         Static |            - |         29 |          0 |       0 |   29 |      1 |      0 |      0 |    0 |            0 |
|                       (DUT)                                                                                              |                                             static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                       |                                   static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice_246 |         Static |            - |          4 |          0 |       0 |    4 |      0 |      0 |      0 |    0 |            0 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                       |                                   static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice_247 |         Static |            - |          4 |          0 |       0 |    4 |      0 |      0 |      0 |    0 |            0 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                       |                                   static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice_248 |         Static |            - |          4 |          0 |       0 |    4 |      0 |      0 |      0 |    0 |            0 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                       |                                   static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice_249 |         Static |            - |          4 |          0 |       0 |    4 |      0 |      0 |      0 |    0 |            0 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                                       |                                   static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice_250 |         Static |            - |          4 |          0 |       0 |    4 |      0 |      0 |      0 |    0 |            0 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                                       |                                   static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice_251 |         Static |            - |          4 |          0 |       0 |    4 |      0 |      0 |      0 |    0 |            0 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                                       |                   static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_252 |         Static |            - |          4 |          0 |       0 |    4 |      1 |      0 |      0 |    0 |            0 |
|                 U_TM                                                                                                     |                                          static_region_system_ila_0_0_ila_v6_2_3_ila_trig_match |         Static |            - |        498 |          0 |       0 |  498 |   1432 |      0 |      0 |    0 |            0 |
|                   N_DDR_MODE.G_NMU[0].U_M                                                                                |                                 static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized0 |         Static |            - |          5 |          0 |       0 |    5 |      6 |      0 |      0 |    0 |            0 |
|                     (N_DDR_MODE.G_NMU[0].U_M)                                                                            |                                 static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized0 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                              |                        static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized0_243 |         Static |            - |          5 |          0 |       0 |    5 |      5 |      0 |      0 |    0 |            0 |
|                       (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                          |                        static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized0_243 |         Static |            - |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|                       DUT                                                                                                |                         static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized0_244 |         Static |            - |          5 |          0 |       0 |    5 |      1 |      0 |      0 |    0 |            0 |
|                         (DUT)                                                                                            |                         static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized0_244 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                     |                   static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_245 |         Static |            - |          4 |          0 |       0 |    4 |      1 |      0 |      0 |    0 |            0 |
|                   N_DDR_MODE.G_NMU[10].U_M                                                                               |                                 static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized6 |         Static |            - |          5 |          0 |       0 |    5 |      8 |      0 |      0 |    0 |            0 |
|                     (N_DDR_MODE.G_NMU[10].U_M)                                                                           |                                 static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized6 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                              |                        static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized6_240 |         Static |            - |          5 |          0 |       0 |    5 |      7 |      0 |      0 |    0 |            0 |
|                       (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                          |                        static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized6_240 |         Static |            - |          0 |          0 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                       DUT                                                                                                |                         static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized0_241 |         Static |            - |          5 |          0 |       0 |    5 |      1 |      0 |      0 |    0 |            0 |
|                         (DUT)                                                                                            |                         static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized0_241 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                     |                   static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_242 |         Static |            - |          4 |          0 |       0 |    4 |      1 |      0 |      0 |    0 |            0 |
|                   N_DDR_MODE.G_NMU[11].U_M                                                                               |                               static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized0_0 |         Static |            - |          5 |          0 |       0 |    5 |      6 |      0 |      0 |    0 |            0 |
|                     (N_DDR_MODE.G_NMU[11].U_M)                                                                           |                               static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized0_0 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                              |                        static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized0_237 |         Static |            - |          5 |          0 |       0 |    5 |      5 |      0 |      0 |    0 |            0 |
|                       (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                          |                        static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized0_237 |         Static |            - |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|                       DUT                                                                                                |                         static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized0_238 |         Static |            - |          5 |          0 |       0 |    5 |      1 |      0 |      0 |    0 |            0 |
|                         (DUT)                                                                                            |                         static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized0_238 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                     |                   static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_239 |         Static |            - |          4 |          0 |       0 |    4 |      1 |      0 |      0 |    0 |            0 |
|                   N_DDR_MODE.G_NMU[12].U_M                                                                               |                                 static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized1 |         Static |            - |         33 |          0 |       0 |   33 |    130 |      0 |      0 |    0 |            0 |
|                     (N_DDR_MODE.G_NMU[12].U_M)                                                                           |                                 static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized1 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                              |                        static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized1_227 |         Static |            - |         33 |          0 |       0 |   33 |    129 |      0 |      0 |    0 |            0 |
|                       (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                          |                        static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized1_227 |         Static |            - |          0 |          0 |       0 |    0 |    128 |      0 |      0 |    0 |            0 |
|                       DUT                                                                                                |                         static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized1_228 |         Static |            - |         33 |          0 |       0 |   33 |      1 |      0 |      0 |    0 |            0 |
|                         (DUT)                                                                                            |                         static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized1_228 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                     |                                   static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice_229 |         Static |            - |          4 |          0 |       0 |    4 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                     |                                   static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice_230 |         Static |            - |          4 |          0 |       0 |    4 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                     |                                   static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice_231 |         Static |            - |          4 |          0 |       0 |    4 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                     |                                   static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice_232 |         Static |            - |          4 |          0 |       0 |    4 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                                     |                                   static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice_233 |         Static |            - |          4 |          0 |       0 |    4 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                                     |                                   static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice_234 |         Static |            - |          4 |          0 |       0 |    4 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                                     |                                   static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice_235 |         Static |            - |          4 |          0 |       0 |    4 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                                     |                   static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_236 |         Static |            - |          4 |          0 |       0 |    4 |      1 |      0 |      0 |    0 |            0 |
|                   N_DDR_MODE.G_NMU[13].U_M                                                                               |                               static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized0_1 |         Static |            - |          5 |          0 |       0 |    5 |      6 |      0 |      0 |    0 |            0 |
|                     (N_DDR_MODE.G_NMU[13].U_M)                                                                           |                               static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized0_1 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                              |                        static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized0_224 |         Static |            - |          5 |          0 |       0 |    5 |      5 |      0 |      0 |    0 |            0 |
|                       (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                          |                        static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized0_224 |         Static |            - |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|                       DUT                                                                                                |                         static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized0_225 |         Static |            - |          5 |          0 |       0 |    5 |      1 |      0 |      0 |    0 |            0 |
|                         (DUT)                                                                                            |                         static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized0_225 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                     |                   static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_226 |         Static |            - |          4 |          0 |       0 |    4 |      1 |      0 |      0 |    0 |            0 |
|                   N_DDR_MODE.G_NMU[14].U_M                                                                               |                                 static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized2 |         Static |            - |          5 |          0 |       0 |    5 |     10 |      0 |      0 |    0 |            0 |
|                     (N_DDR_MODE.G_NMU[14].U_M)                                                                           |                                 static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized2 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                              |                        static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized2_221 |         Static |            - |          5 |          0 |       0 |    5 |      9 |      0 |      0 |    0 |            0 |
|                       (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                          |                        static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized2_221 |         Static |            - |          0 |          0 |       0 |    0 |      8 |      0 |      0 |    0 |            0 |
|                       DUT                                                                                                |                         static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized0_222 |         Static |            - |          5 |          0 |       0 |    5 |      1 |      0 |      0 |    0 |            0 |
|                         (DUT)                                                                                            |                         static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized0_222 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                     |                   static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_223 |         Static |            - |          4 |          0 |       0 |    4 |      1 |      0 |      0 |    0 |            0 |
|                   N_DDR_MODE.G_NMU[15].U_M                                                                               |                                 static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized3 |         Static |            - |          5 |          0 |       0 |    5 |     12 |      0 |      0 |    0 |            0 |
|                     (N_DDR_MODE.G_NMU[15].U_M)                                                                           |                                 static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized3 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                              |                        static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized3_218 |         Static |            - |          5 |          0 |       0 |    5 |     11 |      0 |      0 |    0 |            0 |
|                       (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                          |                        static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized3_218 |         Static |            - |          0 |          0 |       0 |    0 |     10 |      0 |      0 |    0 |            0 |
|                       DUT                                                                                                |                         static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized0_219 |         Static |            - |          5 |          0 |       0 |    5 |      1 |      0 |      0 |    0 |            0 |
|                         (DUT)                                                                                            |                         static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized0_219 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                     |                   static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_220 |         Static |            - |          4 |          0 |       0 |    4 |      1 |      0 |      0 |    0 |            0 |
|                   N_DDR_MODE.G_NMU[16].U_M                                                                               |                                 static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized4 |         Static |            - |          5 |          0 |       0 |    5 |     18 |      0 |      0 |    0 |            0 |
|                     (N_DDR_MODE.G_NMU[16].U_M)                                                                           |                                 static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized4 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                              |                        static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized4_215 |         Static |            - |          5 |          0 |       0 |    5 |     17 |      0 |      0 |    0 |            0 |
|                       (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                          |                        static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized4_215 |         Static |            - |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                       DUT                                                                                                |                         static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized0_216 |         Static |            - |          5 |          0 |       0 |    5 |      1 |      0 |      0 |    0 |            0 |
|                         (DUT)                                                                                            |                         static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized0_216 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                     |                   static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_217 |         Static |            - |          4 |          0 |       0 |    4 |      1 |      0 |      0 |    0 |            0 |
|                   N_DDR_MODE.G_NMU[17].U_M                                                                               |                                 static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized5 |         Static |            - |          5 |          0 |       0 |    5 |      4 |      0 |      0 |    0 |            0 |
|                     (N_DDR_MODE.G_NMU[17].U_M)                                                                           |                                 static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized5 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                              |                        static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized5_212 |         Static |            - |          5 |          0 |       0 |    5 |      3 |      0 |      0 |    0 |            0 |
|                       (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                          |                        static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized5_212 |         Static |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|                       DUT                                                                                                |                         static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized0_213 |         Static |            - |          5 |          0 |       0 |    5 |      1 |      0 |      0 |    0 |            0 |
|                         (DUT)                                                                                            |                         static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized0_213 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                     |                   static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_214 |         Static |            - |          4 |          0 |       0 |    4 |      1 |      0 |      0 |    0 |            0 |
|                   N_DDR_MODE.G_NMU[18].U_M                                                                               |                               static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized6_2 |         Static |            - |          5 |          0 |       0 |    5 |      8 |      0 |      0 |    0 |            0 |
|                     (N_DDR_MODE.G_NMU[18].U_M)                                                                           |                               static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized6_2 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                              |                        static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized6_209 |         Static |            - |          5 |          0 |       0 |    5 |      7 |      0 |      0 |    0 |            0 |
|                       (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                          |                        static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized6_209 |         Static |            - |          0 |          0 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                       DUT                                                                                                |                         static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized0_210 |         Static |            - |          5 |          0 |       0 |    5 |      1 |      0 |      0 |    0 |            0 |
|                         (DUT)                                                                                            |                         static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized0_210 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                     |                   static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_211 |         Static |            - |          4 |          0 |       0 |    4 |      1 |      0 |      0 |    0 |            0 |
|                   N_DDR_MODE.G_NMU[19].U_M                                                                               |                               static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized2_3 |         Static |            - |          5 |          0 |       0 |    5 |     10 |      0 |      0 |    0 |            0 |
|                     (N_DDR_MODE.G_NMU[19].U_M)                                                                           |                               static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized2_3 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                              |                        static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized2_206 |         Static |            - |          5 |          0 |       0 |    5 |      9 |      0 |      0 |    0 |            0 |
|                       (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                          |                        static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized2_206 |         Static |            - |          0 |          0 |       0 |    0 |      8 |      0 |      0 |    0 |            0 |
|                       DUT                                                                                                |                         static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized0_207 |         Static |            - |          5 |          0 |       0 |    5 |      1 |      0 |      0 |    0 |            0 |
|                         (DUT)                                                                                            |                         static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized0_207 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                     |                   static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_208 |         Static |            - |          4 |          0 |       0 |    4 |      1 |      0 |      0 |    0 |            0 |
|                   N_DDR_MODE.G_NMU[1].U_M                                                                                |                               static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized1_4 |         Static |            - |         33 |          0 |       0 |   33 |    130 |      0 |      0 |    0 |            0 |
|                     (N_DDR_MODE.G_NMU[1].U_M)                                                                            |                               static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized1_4 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                              |                            static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized1 |         Static |            - |         33 |          0 |       0 |   33 |    129 |      0 |      0 |    0 |            0 |
|                       (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                          |                            static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized1 |         Static |            - |          0 |          0 |       0 |    0 |    128 |      0 |      0 |    0 |            0 |
|                       DUT                                                                                                |                             static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized1 |         Static |            - |         33 |          0 |       0 |   33 |      1 |      0 |      0 |    0 |            0 |
|                         (DUT)                                                                                            |                             static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized1 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                     |                                   static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice_198 |         Static |            - |          4 |          0 |       0 |    4 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                     |                                   static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice_199 |         Static |            - |          4 |          0 |       0 |    4 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                     |                                   static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice_200 |         Static |            - |          4 |          0 |       0 |    4 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                     |                                   static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice_201 |         Static |            - |          4 |          0 |       0 |    4 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                                     |                                   static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice_202 |         Static |            - |          4 |          0 |       0 |    4 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                                     |                                   static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice_203 |         Static |            - |          4 |          0 |       0 |    4 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                                     |                                   static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice_204 |         Static |            - |          4 |          0 |       0 |    4 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                                     |                   static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_205 |         Static |            - |          4 |          0 |       0 |    4 |      1 |      0 |      0 |    0 |            0 |
|                   N_DDR_MODE.G_NMU[20].U_M                                                                               |                               static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized2_5 |         Static |            - |          5 |          0 |       0 |    5 |     10 |      0 |      0 |    0 |            0 |
|                     (N_DDR_MODE.G_NMU[20].U_M)                                                                           |                               static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized2_5 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                              |                        static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized2_195 |         Static |            - |          5 |          0 |       0 |    5 |      9 |      0 |      0 |    0 |            0 |
|                       (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                          |                        static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized2_195 |         Static |            - |          0 |          0 |       0 |    0 |      8 |      0 |      0 |    0 |            0 |
|                       DUT                                                                                                |                         static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized0_196 |         Static |            - |          5 |          0 |       0 |    5 |      1 |      0 |      0 |    0 |            0 |
|                         (DUT)                                                                                            |                         static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized0_196 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                     |                   static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_197 |         Static |            - |          4 |          0 |       0 |    4 |      1 |      0 |      0 |    0 |            0 |
|                   N_DDR_MODE.G_NMU[21].U_M                                                                               |                               static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized6_6 |         Static |            - |          5 |          0 |       0 |    5 |      8 |      0 |      0 |    0 |            0 |
|                     (N_DDR_MODE.G_NMU[21].U_M)                                                                           |                               static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized6_6 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                              |                        static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized6_192 |         Static |            - |          5 |          0 |       0 |    5 |      7 |      0 |      0 |    0 |            0 |
|                       (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                          |                        static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized6_192 |         Static |            - |          0 |          0 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                       DUT                                                                                                |                         static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized0_193 |         Static |            - |          5 |          0 |       0 |    5 |      1 |      0 |      0 |    0 |            0 |
|                         (DUT)                                                                                            |                         static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized0_193 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                     |                   static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_194 |         Static |            - |          4 |          0 |       0 |    4 |      1 |      0 |      0 |    0 |            0 |
|                   N_DDR_MODE.G_NMU[22].U_M                                                                               |                               static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized0_7 |         Static |            - |          5 |          0 |       0 |    5 |      6 |      0 |      0 |    0 |            0 |
|                     (N_DDR_MODE.G_NMU[22].U_M)                                                                           |                               static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized0_7 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                              |                        static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized0_189 |         Static |            - |          5 |          0 |       0 |    5 |      5 |      0 |      0 |    0 |            0 |
|                       (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                          |                        static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized0_189 |         Static |            - |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|                       DUT                                                                                                |                         static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized0_190 |         Static |            - |          5 |          0 |       0 |    5 |      1 |      0 |      0 |    0 |            0 |
|                         (DUT)                                                                                            |                         static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized0_190 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                     |                   static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_191 |         Static |            - |          4 |          0 |       0 |    4 |      1 |      0 |      0 |    0 |            0 |
|                   N_DDR_MODE.G_NMU[23].U_M                                                                               |                               static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized3_8 |         Static |            - |          5 |          0 |       0 |    5 |     12 |      0 |      0 |    0 |            0 |
|                     (N_DDR_MODE.G_NMU[23].U_M)                                                                           |                               static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized3_8 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                              |                        static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized3_186 |         Static |            - |          5 |          0 |       0 |    5 |     11 |      0 |      0 |    0 |            0 |
|                       (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                          |                        static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized3_186 |         Static |            - |          0 |          0 |       0 |    0 |     10 |      0 |      0 |    0 |            0 |
|                       DUT                                                                                                |                         static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized0_187 |         Static |            - |          5 |          0 |       0 |    5 |      1 |      0 |      0 |    0 |            0 |
|                         (DUT)                                                                                            |                         static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized0_187 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                     |                   static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_188 |         Static |            - |          4 |          0 |       0 |    4 |      1 |      0 |      0 |    0 |            0 |
|                   N_DDR_MODE.G_NMU[24].U_M                                                                               |                               static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized0_9 |         Static |            - |          5 |          0 |       0 |    5 |      6 |      0 |      0 |    0 |            0 |
|                     (N_DDR_MODE.G_NMU[24].U_M)                                                                           |                               static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized0_9 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                              |                        static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized0_183 |         Static |            - |          5 |          0 |       0 |    5 |      5 |      0 |      0 |    0 |            0 |
|                       (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                          |                        static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized0_183 |         Static |            - |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|                       DUT                                                                                                |                         static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized0_184 |         Static |            - |          5 |          0 |       0 |    5 |      1 |      0 |      0 |    0 |            0 |
|                         (DUT)                                                                                            |                         static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized0_184 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                     |                   static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_185 |         Static |            - |          4 |          0 |       0 |    4 |      1 |      0 |      0 |    0 |            0 |
|                   N_DDR_MODE.G_NMU[25].U_M                                                                               |                              static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized0_10 |         Static |            - |          5 |          0 |       0 |    5 |      6 |      0 |      0 |    0 |            0 |
|                     (N_DDR_MODE.G_NMU[25].U_M)                                                                           |                              static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized0_10 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                              |                        static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized0_180 |         Static |            - |          5 |          0 |       0 |    5 |      5 |      0 |      0 |    0 |            0 |
|                       (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                          |                        static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized0_180 |         Static |            - |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|                       DUT                                                                                                |                         static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized0_181 |         Static |            - |          5 |          0 |       0 |    5 |      1 |      0 |      0 |    0 |            0 |
|                         (DUT)                                                                                            |                         static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized0_181 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                     |                   static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_182 |         Static |            - |          4 |          0 |       0 |    4 |      1 |      0 |      0 |    0 |            0 |
|                   N_DDR_MODE.G_NMU[26].U_M                                                                               |                                 static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized7 |         Static |            - |         65 |          0 |       0 |   65 |    258 |      0 |      0 |    0 |            0 |
|                     (N_DDR_MODE.G_NMU[26].U_M)                                                                           |                                 static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized7 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                              |                        static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized7_162 |         Static |            - |         65 |          0 |       0 |   65 |    257 |      0 |      0 |    0 |            0 |
|                       (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                          |                        static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized7_162 |         Static |            - |          0 |          0 |       0 |    0 |    256 |      0 |      0 |    0 |            0 |
|                       DUT                                                                                                |                         static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized2_163 |         Static |            - |         65 |          0 |       0 |   65 |      1 |      0 |      0 |    0 |            0 |
|                         (DUT)                                                                                            |                         static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized2_163 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                     |                                   static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice_164 |         Static |            - |          4 |          0 |       0 |    4 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                                                    |                                   static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice_165 |         Static |            - |          4 |          0 |       0 |    4 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                                                    |                                   static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice_166 |         Static |            - |          4 |          0 |       0 |    4 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                                                    |                                   static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice_167 |         Static |            - |          4 |          0 |       0 |    4 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                                                    |                                   static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice_168 |         Static |            - |          4 |          0 |       0 |    4 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                                                    |                                   static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice_169 |         Static |            - |          4 |          0 |       0 |    4 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                                                    |                   static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_170 |         Static |            - |          4 |          0 |       0 |    4 |      1 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                     |                                   static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice_171 |         Static |            - |          4 |          0 |       0 |    4 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                     |                                   static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice_172 |         Static |            - |          4 |          0 |       0 |    4 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                     |                                   static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice_173 |         Static |            - |          4 |          0 |       0 |    4 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                                     |                                   static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice_174 |         Static |            - |          4 |          0 |       0 |    4 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                                     |                                   static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice_175 |         Static |            - |          4 |          0 |       0 |    4 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                                     |                                   static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice_176 |         Static |            - |          4 |          0 |       0 |    4 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                                     |                                   static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice_177 |         Static |            - |          4 |          0 |       0 |    4 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                                     |                                   static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice_178 |         Static |            - |          4 |          0 |       0 |    4 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                                                     |                                   static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice_179 |         Static |            - |          4 |          0 |       0 |    4 |      0 |      0 |      0 |    0 |            0 |
|                   N_DDR_MODE.G_NMU[27].U_M                                                                               |                              static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized3_11 |         Static |            - |          5 |          0 |       0 |    5 |     12 |      0 |      0 |    0 |            0 |
|                     (N_DDR_MODE.G_NMU[27].U_M)                                                                           |                              static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized3_11 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                              |                        static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized3_159 |         Static |            - |          5 |          0 |       0 |    5 |     11 |      0 |      0 |    0 |            0 |
|                       (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                          |                        static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized3_159 |         Static |            - |          0 |          0 |       0 |    0 |     10 |      0 |      0 |    0 |            0 |
|                       DUT                                                                                                |                         static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized0_160 |         Static |            - |          5 |          0 |       0 |    5 |      1 |      0 |      0 |    0 |            0 |
|                         (DUT)                                                                                            |                         static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized0_160 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                     |                   static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_161 |         Static |            - |          4 |          0 |       0 |    4 |      1 |      0 |      0 |    0 |            0 |
|                   N_DDR_MODE.G_NMU[28].U_M                                                                               |                              static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized0_12 |         Static |            - |          5 |          0 |       0 |    5 |      6 |      0 |      0 |    0 |            0 |
|                     (N_DDR_MODE.G_NMU[28].U_M)                                                                           |                              static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized0_12 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                              |                        static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized0_156 |         Static |            - |          5 |          0 |       0 |    5 |      5 |      0 |      0 |    0 |            0 |
|                       (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                          |                        static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized0_156 |         Static |            - |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|                       DUT                                                                                                |                         static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized0_157 |         Static |            - |          5 |          0 |       0 |    5 |      1 |      0 |      0 |    0 |            0 |
|                         (DUT)                                                                                            |                         static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized0_157 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                     |                   static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_158 |         Static |            - |          4 |          0 |       0 |    4 |      1 |      0 |      0 |    0 |            0 |
|                   N_DDR_MODE.G_NMU[29].U_M                                                                               |                              static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized7_13 |         Static |            - |         65 |          0 |       0 |   65 |    258 |      0 |      0 |    0 |            0 |
|                     (N_DDR_MODE.G_NMU[29].U_M)                                                                           |                              static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized7_13 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                              |                            static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized7 |         Static |            - |         65 |          0 |       0 |   65 |    257 |      0 |      0 |    0 |            0 |
|                       (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                          |                            static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized7 |         Static |            - |          0 |          0 |       0 |    0 |    256 |      0 |      0 |    0 |            0 |
|                       DUT                                                                                                |                             static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized2 |         Static |            - |         65 |          0 |       0 |   65 |      1 |      0 |      0 |    0 |            0 |
|                         (DUT)                                                                                            |                             static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized2 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                     |                                   static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice_140 |         Static |            - |          4 |          0 |       0 |    4 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                                                    |                                   static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice_141 |         Static |            - |          4 |          0 |       0 |    4 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                                                    |                                   static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice_142 |         Static |            - |          4 |          0 |       0 |    4 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                                                    |                                   static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice_143 |         Static |            - |          4 |          0 |       0 |    4 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                                                    |                                   static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice_144 |         Static |            - |          4 |          0 |       0 |    4 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                                                    |                                   static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice_145 |         Static |            - |          4 |          0 |       0 |    4 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                                                    |                   static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_146 |         Static |            - |          4 |          0 |       0 |    4 |      1 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                     |                                   static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice_147 |         Static |            - |          4 |          0 |       0 |    4 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                     |                                   static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice_148 |         Static |            - |          4 |          0 |       0 |    4 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                     |                                   static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice_149 |         Static |            - |          4 |          0 |       0 |    4 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                                     |                                   static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice_150 |         Static |            - |          4 |          0 |       0 |    4 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                                     |                                   static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice_151 |         Static |            - |          4 |          0 |       0 |    4 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                                     |                                   static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice_152 |         Static |            - |          4 |          0 |       0 |    4 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                                     |                                   static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice_153 |         Static |            - |          4 |          0 |       0 |    4 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                                     |                                   static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice_154 |         Static |            - |          4 |          0 |       0 |    4 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                                                     |                                   static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice_155 |         Static |            - |          4 |          0 |       0 |    4 |      0 |      0 |      0 |    0 |            0 |
|                   N_DDR_MODE.G_NMU[2].U_M                                                                                |                              static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized0_14 |         Static |            - |          5 |          0 |       0 |    5 |      6 |      0 |      0 |    0 |            0 |
|                     (N_DDR_MODE.G_NMU[2].U_M)                                                                            |                              static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized0_14 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                              |                        static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized0_137 |         Static |            - |          5 |          0 |       0 |    5 |      5 |      0 |      0 |    0 |            0 |
|                       (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                          |                        static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized0_137 |         Static |            - |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|                       DUT                                                                                                |                         static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized0_138 |         Static |            - |          5 |          0 |       0 |    5 |      1 |      0 |      0 |    0 |            0 |
|                         (DUT)                                                                                            |                         static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized0_138 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                     |                   static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_139 |         Static |            - |          4 |          0 |       0 |    4 |      1 |      0 |      0 |    0 |            0 |
|                   N_DDR_MODE.G_NMU[30].U_M                                                                               |                                 static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized8 |         Static |            - |          9 |          0 |       0 |    9 |     34 |      0 |      0 |    0 |            0 |
|                     (N_DDR_MODE.G_NMU[30].U_M)                                                                           |                                 static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized8 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                              |                            static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized8 |         Static |            - |          9 |          0 |       0 |    9 |     33 |      0 |      0 |    0 |            0 |
|                       (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                          |                            static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized8 |         Static |            - |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |            0 |
|                       DUT                                                                                                |                             static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized3 |         Static |            - |          9 |          0 |       0 |    9 |      1 |      0 |      0 |    0 |            0 |
|                         (DUT)                                                                                            |                             static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized3 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                     |                                   static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice_135 |         Static |            - |          4 |          0 |       0 |    4 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                     |                   static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_136 |         Static |            - |          4 |          0 |       0 |    4 |      1 |      0 |      0 |    0 |            0 |
|                   N_DDR_MODE.G_NMU[31].U_M                                                                               |                              static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized0_15 |         Static |            - |          5 |          0 |       0 |    5 |      6 |      0 |      0 |    0 |            0 |
|                     (N_DDR_MODE.G_NMU[31].U_M)                                                                           |                              static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized0_15 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                              |                        static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized0_132 |         Static |            - |          5 |          0 |       0 |    5 |      5 |      0 |      0 |    0 |            0 |
|                       (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                          |                        static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized0_132 |         Static |            - |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|                       DUT                                                                                                |                         static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized0_133 |         Static |            - |          5 |          0 |       0 |    5 |      1 |      0 |      0 |    0 |            0 |
|                         (DUT)                                                                                            |                         static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized0_133 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                     |                   static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_134 |         Static |            - |          4 |          0 |       0 |    4 |      1 |      0 |      0 |    0 |            0 |
|                   N_DDR_MODE.G_NMU[32].U_M                                                                               |                              static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized6_16 |         Static |            - |          5 |          0 |       0 |    5 |      8 |      0 |      0 |    0 |            0 |
|                     (N_DDR_MODE.G_NMU[32].U_M)                                                                           |                              static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized6_16 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                              |                        static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized6_129 |         Static |            - |          5 |          0 |       0 |    5 |      7 |      0 |      0 |    0 |            0 |
|                       (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                          |                        static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized6_129 |         Static |            - |          0 |          0 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                       DUT                                                                                                |                         static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized0_130 |         Static |            - |          5 |          0 |       0 |    5 |      1 |      0 |      0 |    0 |            0 |
|                         (DUT)                                                                                            |                         static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized0_130 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                     |                   static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_131 |         Static |            - |          4 |          0 |       0 |    4 |      1 |      0 |      0 |    0 |            0 |
|                   N_DDR_MODE.G_NMU[33].U_M                                                                               |                              static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized0_17 |         Static |            - |          5 |          0 |       0 |    5 |      6 |      0 |      0 |    0 |            0 |
|                     (N_DDR_MODE.G_NMU[33].U_M)                                                                           |                              static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized0_17 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                              |                        static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized0_126 |         Static |            - |          5 |          0 |       0 |    5 |      5 |      0 |      0 |    0 |            0 |
|                       (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                          |                        static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized0_126 |         Static |            - |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|                       DUT                                                                                                |                         static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized0_127 |         Static |            - |          5 |          0 |       0 |    5 |      1 |      0 |      0 |    0 |            0 |
|                         (DUT)                                                                                            |                         static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized0_127 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                     |                   static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_128 |         Static |            - |          4 |          0 |       0 |    4 |      1 |      0 |      0 |    0 |            0 |
|                   N_DDR_MODE.G_NMU[34].U_M                                                                               |                              static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized0_18 |         Static |            - |          5 |          0 |       0 |    5 |      6 |      0 |      0 |    0 |            0 |
|                     (N_DDR_MODE.G_NMU[34].U_M)                                                                           |                              static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized0_18 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                              |                        static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized0_123 |         Static |            - |          5 |          0 |       0 |    5 |      5 |      0 |      0 |    0 |            0 |
|                       (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                          |                        static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized0_123 |         Static |            - |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|                       DUT                                                                                                |                         static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized0_124 |         Static |            - |          5 |          0 |       0 |    5 |      1 |      0 |      0 |    0 |            0 |
|                         (DUT)                                                                                            |                         static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized0_124 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                     |                   static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_125 |         Static |            - |          4 |          0 |       0 |    4 |      1 |      0 |      0 |    0 |            0 |
|                   N_DDR_MODE.G_NMU[35].U_M                                                                               |                              static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized6_19 |         Static |            - |          5 |          0 |       0 |    5 |      8 |      0 |      0 |    0 |            0 |
|                     (N_DDR_MODE.G_NMU[35].U_M)                                                                           |                              static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized6_19 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                              |                        static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized6_120 |         Static |            - |          5 |          0 |       0 |    5 |      7 |      0 |      0 |    0 |            0 |
|                       (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                          |                        static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized6_120 |         Static |            - |          0 |          0 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                       DUT                                                                                                |                         static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized0_121 |         Static |            - |          5 |          0 |       0 |    5 |      1 |      0 |      0 |    0 |            0 |
|                         (DUT)                                                                                            |                         static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized0_121 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                     |                   static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_122 |         Static |            - |          4 |          0 |       0 |    4 |      1 |      0 |      0 |    0 |            0 |
|                   N_DDR_MODE.G_NMU[36].U_M                                                                               |                              static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized0_20 |         Static |            - |          5 |          0 |       0 |    5 |      6 |      0 |      0 |    0 |            0 |
|                     (N_DDR_MODE.G_NMU[36].U_M)                                                                           |                              static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized0_20 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                              |                        static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized0_117 |         Static |            - |          5 |          0 |       0 |    5 |      5 |      0 |      0 |    0 |            0 |
|                       (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                          |                        static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized0_117 |         Static |            - |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|                       DUT                                                                                                |                         static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized0_118 |         Static |            - |          5 |          0 |       0 |    5 |      1 |      0 |      0 |    0 |            0 |
|                         (DUT)                                                                                            |                         static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized0_118 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                     |                   static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_119 |         Static |            - |          4 |          0 |       0 |    4 |      1 |      0 |      0 |    0 |            0 |
|                   N_DDR_MODE.G_NMU[37].U_M                                                                               |                                 static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized9 |         Static |            - |         17 |          0 |       0 |   17 |     66 |      0 |      0 |    0 |            0 |
|                     (N_DDR_MODE.G_NMU[37].U_M)                                                                           |                                 static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized9 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                              |                        static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized9_111 |         Static |            - |         17 |          0 |       0 |   17 |     65 |      0 |      0 |    0 |            0 |
|                       (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                          |                        static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized9_111 |         Static |            - |          0 |          0 |       0 |    0 |     64 |      0 |      0 |    0 |            0 |
|                       DUT                                                                                                |                         static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized4_112 |         Static |            - |         17 |          0 |       0 |   17 |      1 |      0 |      0 |    0 |            0 |
|                         (DUT)                                                                                            |                         static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized4_112 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                     |                                   static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice_113 |         Static |            - |          4 |          0 |       0 |    4 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                     |                                   static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice_114 |         Static |            - |          4 |          0 |       0 |    4 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                     |                                   static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice_115 |         Static |            - |          4 |          0 |       0 |    4 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                     |                   static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_116 |         Static |            - |          4 |          0 |       0 |    4 |      1 |      0 |      0 |    0 |            0 |
|                   N_DDR_MODE.G_NMU[38].U_M                                                                               |                              static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized6_21 |         Static |            - |          5 |          0 |       0 |    5 |      8 |      0 |      0 |    0 |            0 |
|                     (N_DDR_MODE.G_NMU[38].U_M)                                                                           |                              static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized6_21 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                              |                        static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized6_108 |         Static |            - |          5 |          0 |       0 |    5 |      7 |      0 |      0 |    0 |            0 |
|                       (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                          |                        static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized6_108 |         Static |            - |          0 |          0 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                       DUT                                                                                                |                         static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized0_109 |         Static |            - |          5 |          0 |       0 |    5 |      1 |      0 |      0 |    0 |            0 |
|                         (DUT)                                                                                            |                         static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized0_109 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                     |                   static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_110 |         Static |            - |          4 |          0 |       0 |    4 |      1 |      0 |      0 |    0 |            0 |
|                   N_DDR_MODE.G_NMU[39].U_M                                                                               |                              static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized0_22 |         Static |            - |          5 |          0 |       0 |    5 |      6 |      0 |      0 |    0 |            0 |
|                     (N_DDR_MODE.G_NMU[39].U_M)                                                                           |                              static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized0_22 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                              |                        static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized0_105 |         Static |            - |          5 |          0 |       0 |    5 |      5 |      0 |      0 |    0 |            0 |
|                       (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                          |                        static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized0_105 |         Static |            - |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|                       DUT                                                                                                |                         static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized0_106 |         Static |            - |          5 |          0 |       0 |    5 |      1 |      0 |      0 |    0 |            0 |
|                         (DUT)                                                                                            |                         static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized0_106 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                     |                   static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_107 |         Static |            - |          4 |          0 |       0 |    4 |      1 |      0 |      0 |    0 |            0 |
|                   N_DDR_MODE.G_NMU[3].U_M                                                                                |                              static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized2_23 |         Static |            - |          5 |          0 |       0 |    5 |     10 |      0 |      0 |    0 |            0 |
|                     (N_DDR_MODE.G_NMU[3].U_M)                                                                            |                              static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized2_23 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                              |                        static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized2_102 |         Static |            - |          5 |          0 |       0 |    5 |      9 |      0 |      0 |    0 |            0 |
|                       (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                          |                        static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized2_102 |         Static |            - |          0 |          0 |       0 |    0 |      8 |      0 |      0 |    0 |            0 |
|                       DUT                                                                                                |                         static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized0_103 |         Static |            - |          5 |          0 |       0 |    5 |      1 |      0 |      0 |    0 |            0 |
|                         (DUT)                                                                                            |                         static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized0_103 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                     |                   static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_104 |         Static |            - |          4 |          0 |       0 |    4 |      1 |      0 |      0 |    0 |            0 |
|                   N_DDR_MODE.G_NMU[40].U_M                                                                               |                              static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized9_24 |         Static |            - |         17 |          0 |       0 |   17 |     66 |      0 |      0 |    0 |            0 |
|                     (N_DDR_MODE.G_NMU[40].U_M)                                                                           |                              static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized9_24 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                              |                         static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized9_96 |         Static |            - |         17 |          0 |       0 |   17 |     65 |      0 |      0 |    0 |            0 |
|                       (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                          |                         static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized9_96 |         Static |            - |          0 |          0 |       0 |    0 |     64 |      0 |      0 |    0 |            0 |
|                       DUT                                                                                                |                          static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized4_97 |         Static |            - |         17 |          0 |       0 |   17 |      1 |      0 |      0 |    0 |            0 |
|                         (DUT)                                                                                            |                          static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized4_97 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                     |                                    static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice_98 |         Static |            - |          4 |          0 |       0 |    4 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                     |                                    static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice_99 |         Static |            - |          4 |          0 |       0 |    4 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                     |                                   static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice_100 |         Static |            - |          4 |          0 |       0 |    4 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                     |                   static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_101 |         Static |            - |          4 |          0 |       0 |    4 |      1 |      0 |      0 |    0 |            0 |
|                   N_DDR_MODE.G_NMU[41].U_M                                                                               |                              static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized6_25 |         Static |            - |          5 |          0 |       0 |    5 |      8 |      0 |      0 |    0 |            0 |
|                     (N_DDR_MODE.G_NMU[41].U_M)                                                                           |                              static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized6_25 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                              |                         static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized6_93 |         Static |            - |          5 |          0 |       0 |    5 |      7 |      0 |      0 |    0 |            0 |
|                       (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                          |                         static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized6_93 |         Static |            - |          0 |          0 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                       DUT                                                                                                |                          static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized0_94 |         Static |            - |          5 |          0 |       0 |    5 |      1 |      0 |      0 |    0 |            0 |
|                         (DUT)                                                                                            |                          static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized0_94 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                     |                    static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_95 |         Static |            - |          4 |          0 |       0 |    4 |      1 |      0 |      0 |    0 |            0 |
|                   N_DDR_MODE.G_NMU[42].U_M                                                                               |                              static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized0_26 |         Static |            - |          5 |          0 |       0 |    5 |      6 |      0 |      0 |    0 |            0 |
|                     (N_DDR_MODE.G_NMU[42].U_M)                                                                           |                              static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized0_26 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                              |                         static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized0_90 |         Static |            - |          5 |          0 |       0 |    5 |      5 |      0 |      0 |    0 |            0 |
|                       (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                          |                         static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized0_90 |         Static |            - |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|                       DUT                                                                                                |                          static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized0_91 |         Static |            - |          5 |          0 |       0 |    5 |      1 |      0 |      0 |    0 |            0 |
|                         (DUT)                                                                                            |                          static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized0_91 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                     |                    static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_92 |         Static |            - |          4 |          0 |       0 |    4 |      1 |      0 |      0 |    0 |            0 |
|                   N_DDR_MODE.G_NMU[43].U_M                                                                               |                              static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized0_27 |         Static |            - |          5 |          0 |       0 |    5 |      6 |      0 |      0 |    0 |            0 |
|                     (N_DDR_MODE.G_NMU[43].U_M)                                                                           |                              static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized0_27 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                              |                         static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized0_87 |         Static |            - |          5 |          0 |       0 |    5 |      5 |      0 |      0 |    0 |            0 |
|                       (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                          |                         static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized0_87 |         Static |            - |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|                       DUT                                                                                                |                          static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized0_88 |         Static |            - |          5 |          0 |       0 |    5 |      1 |      0 |      0 |    0 |            0 |
|                         (DUT)                                                                                            |                          static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized0_88 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                     |                    static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_89 |         Static |            - |          4 |          0 |       0 |    4 |      1 |      0 |      0 |    0 |            0 |
|                   N_DDR_MODE.G_NMU[44].U_M                                                                               |                              static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized0_28 |         Static |            - |          5 |          0 |       0 |    5 |      6 |      0 |      0 |    0 |            0 |
|                     (N_DDR_MODE.G_NMU[44].U_M)                                                                           |                              static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized0_28 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                              |                         static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized0_84 |         Static |            - |          5 |          0 |       0 |    5 |      5 |      0 |      0 |    0 |            0 |
|                       (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                          |                         static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized0_84 |         Static |            - |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|                       DUT                                                                                                |                          static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized0_85 |         Static |            - |          5 |          0 |       0 |    5 |      1 |      0 |      0 |    0 |            0 |
|                         (DUT)                                                                                            |                          static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized0_85 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                     |                    static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_86 |         Static |            - |          4 |          0 |       0 |    4 |      1 |      0 |      0 |    0 |            0 |
|                   N_DDR_MODE.G_NMU[45].U_M                                                                               |                              static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized9_29 |         Static |            - |         17 |          0 |       0 |   17 |     66 |      0 |      0 |    0 |            0 |
|                     (N_DDR_MODE.G_NMU[45].U_M)                                                                           |                              static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized9_29 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                              |                         static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized9_78 |         Static |            - |         17 |          0 |       0 |   17 |     65 |      0 |      0 |    0 |            0 |
|                       (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                          |                         static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized9_78 |         Static |            - |          0 |          0 |       0 |    0 |     64 |      0 |      0 |    0 |            0 |
|                       DUT                                                                                                |                          static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized4_79 |         Static |            - |         17 |          0 |       0 |   17 |      1 |      0 |      0 |    0 |            0 |
|                         (DUT)                                                                                            |                          static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized4_79 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                     |                                    static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice_80 |         Static |            - |          4 |          0 |       0 |    4 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                     |                                    static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice_81 |         Static |            - |          4 |          0 |       0 |    4 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                     |                                    static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice_82 |         Static |            - |          4 |          0 |       0 |    4 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                     |                    static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_83 |         Static |            - |          4 |          0 |       0 |    4 |      1 |      0 |      0 |    0 |            0 |
|                   N_DDR_MODE.G_NMU[46].U_M                                                                               |                              static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized0_30 |         Static |            - |          5 |          0 |       0 |    5 |      6 |      0 |      0 |    0 |            0 |
|                     (N_DDR_MODE.G_NMU[46].U_M)                                                                           |                              static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized0_30 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                              |                         static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized0_75 |         Static |            - |          5 |          0 |       0 |    5 |      5 |      0 |      0 |    0 |            0 |
|                       (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                          |                         static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized0_75 |         Static |            - |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|                       DUT                                                                                                |                          static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized0_76 |         Static |            - |          5 |          0 |       0 |    5 |      1 |      0 |      0 |    0 |            0 |
|                         (DUT)                                                                                            |                          static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized0_76 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                     |                    static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_77 |         Static |            - |          4 |          0 |       0 |    4 |      1 |      0 |      0 |    0 |            0 |
|                   N_DDR_MODE.G_NMU[47].U_M                                                                               |                              static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized9_31 |         Static |            - |         17 |          0 |       0 |   17 |     66 |      0 |      0 |    0 |            0 |
|                     (N_DDR_MODE.G_NMU[47].U_M)                                                                           |                              static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized9_31 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                              |                            static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized9 |         Static |            - |         17 |          0 |       0 |   17 |     65 |      0 |      0 |    0 |            0 |
|                       (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                          |                            static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized9 |         Static |            - |          0 |          0 |       0 |    0 |     64 |      0 |      0 |    0 |            0 |
|                       DUT                                                                                                |                             static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized4 |         Static |            - |         17 |          0 |       0 |   17 |      1 |      0 |      0 |    0 |            0 |
|                         (DUT)                                                                                            |                             static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized4 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                     |                                       static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice |         Static |            - |          4 |          0 |       0 |    4 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                     |                                    static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice_72 |         Static |            - |          4 |          0 |       0 |    4 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                     |                                    static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice_73 |         Static |            - |          4 |          0 |       0 |    4 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                     |                    static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_74 |         Static |            - |          4 |          0 |       0 |    4 |      1 |      0 |      0 |    0 |            0 |
|                   N_DDR_MODE.G_NMU[48].U_M                                                                               |                              static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized2_32 |         Static |            - |          5 |          0 |       0 |    5 |     10 |      0 |      0 |    0 |            0 |
|                     (N_DDR_MODE.G_NMU[48].U_M)                                                                           |                              static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized2_32 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                              |                         static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized2_69 |         Static |            - |          5 |          0 |       0 |    5 |      9 |      0 |      0 |    0 |            0 |
|                       (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                          |                         static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized2_69 |         Static |            - |          0 |          0 |       0 |    0 |      8 |      0 |      0 |    0 |            0 |
|                       DUT                                                                                                |                          static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized0_70 |         Static |            - |          5 |          0 |       0 |    5 |      1 |      0 |      0 |    0 |            0 |
|                         (DUT)                                                                                            |                          static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized0_70 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                     |                    static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_71 |         Static |            - |          4 |          0 |       0 |    4 |      1 |      0 |      0 |    0 |            0 |
|                   N_DDR_MODE.G_NMU[49].U_M                                                                               |                              static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized0_33 |         Static |            - |          5 |          0 |       0 |    5 |      6 |      0 |      0 |    0 |            0 |
|                     (N_DDR_MODE.G_NMU[49].U_M)                                                                           |                              static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized0_33 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                              |                         static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized0_66 |         Static |            - |          5 |          0 |       0 |    5 |      5 |      0 |      0 |    0 |            0 |
|                       (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                          |                         static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized0_66 |         Static |            - |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|                       DUT                                                                                                |                          static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized0_67 |         Static |            - |          5 |          0 |       0 |    5 |      1 |      0 |      0 |    0 |            0 |
|                         (DUT)                                                                                            |                          static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized0_67 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                     |                    static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_68 |         Static |            - |          4 |          0 |       0 |    4 |      1 |      0 |      0 |    0 |            0 |
|                   N_DDR_MODE.G_NMU[4].U_M                                                                                |                              static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized3_34 |         Static |            - |          5 |          0 |       0 |    5 |     12 |      0 |      0 |    0 |            0 |
|                     (N_DDR_MODE.G_NMU[4].U_M)                                                                            |                              static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized3_34 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                              |                            static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized3 |         Static |            - |          5 |          0 |       0 |    5 |     11 |      0 |      0 |    0 |            0 |
|                       (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                          |                            static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized3 |         Static |            - |          0 |          0 |       0 |    0 |     10 |      0 |      0 |    0 |            0 |
|                       DUT                                                                                                |                          static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized0_64 |         Static |            - |          5 |          0 |       0 |    5 |      1 |      0 |      0 |    0 |            0 |
|                         (DUT)                                                                                            |                          static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized0_64 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                     |                    static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_65 |         Static |            - |          4 |          0 |       0 |    4 |      1 |      0 |      0 |    0 |            0 |
|                   N_DDR_MODE.G_NMU[50].U_M                                                                               |                              static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized0_35 |         Static |            - |          5 |          0 |       0 |    5 |      6 |      0 |      0 |    0 |            0 |
|                     (N_DDR_MODE.G_NMU[50].U_M)                                                                           |                              static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized0_35 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                              |                         static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized0_61 |         Static |            - |          5 |          0 |       0 |    5 |      5 |      0 |      0 |    0 |            0 |
|                       (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                          |                         static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized0_61 |         Static |            - |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|                       DUT                                                                                                |                          static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized0_62 |         Static |            - |          5 |          0 |       0 |    5 |      1 |      0 |      0 |    0 |            0 |
|                         (DUT)                                                                                            |                          static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized0_62 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                     |                    static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_63 |         Static |            - |          4 |          0 |       0 |    4 |      1 |      0 |      0 |    0 |            0 |
|                   N_DDR_MODE.G_NMU[51].U_M                                                                               |                              static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized0_36 |         Static |            - |          5 |          0 |       0 |    5 |      6 |      0 |      0 |    0 |            0 |
|                     (N_DDR_MODE.G_NMU[51].U_M)                                                                           |                              static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized0_36 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                              |                         static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized0_58 |         Static |            - |          5 |          0 |       0 |    5 |      5 |      0 |      0 |    0 |            0 |
|                       (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                          |                         static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized0_58 |         Static |            - |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|                       DUT                                                                                                |                          static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized0_59 |         Static |            - |          5 |          0 |       0 |    5 |      1 |      0 |      0 |    0 |            0 |
|                         (DUT)                                                                                            |                          static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized0_59 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                     |                    static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_60 |         Static |            - |          4 |          0 |       0 |    4 |      1 |      0 |      0 |    0 |            0 |
|                   N_DDR_MODE.G_NMU[52].U_M                                                                               |                              static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized0_37 |         Static |            - |          5 |          0 |       0 |    5 |      6 |      0 |      0 |    0 |            0 |
|                     (N_DDR_MODE.G_NMU[52].U_M)                                                                           |                              static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized0_37 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                              |                         static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized0_55 |         Static |            - |          5 |          0 |       0 |    5 |      5 |      0 |      0 |    0 |            0 |
|                       (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                          |                         static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized0_55 |         Static |            - |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|                       DUT                                                                                                |                          static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized0_56 |         Static |            - |          5 |          0 |       0 |    5 |      1 |      0 |      0 |    0 |            0 |
|                         (DUT)                                                                                            |                          static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized0_56 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                     |                    static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_57 |         Static |            - |          4 |          0 |       0 |    4 |      1 |      0 |      0 |    0 |            0 |
|                   N_DDR_MODE.G_NMU[53].U_M                                                                               |                              static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized0_38 |         Static |            - |          5 |          0 |       0 |    5 |      6 |      0 |      0 |    0 |            0 |
|                     (N_DDR_MODE.G_NMU[53].U_M)                                                                           |                              static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized0_38 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                              |                            static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized0 |         Static |            - |          5 |          0 |       0 |    5 |      5 |      0 |      0 |    0 |            0 |
|                       (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                          |                            static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized0 |         Static |            - |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|                       DUT                                                                                                |                          static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized0_53 |         Static |            - |          5 |          0 |       0 |    5 |      1 |      0 |      0 |    0 |            0 |
|                         (DUT)                                                                                            |                          static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized0_53 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                     |                    static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_54 |         Static |            - |          4 |          0 |       0 |    4 |      1 |      0 |      0 |    0 |            0 |
|                   N_DDR_MODE.G_NMU[5].U_M                                                                                |                              static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized4_39 |         Static |            - |          5 |          0 |       0 |    5 |     18 |      0 |      0 |    0 |            0 |
|                     (N_DDR_MODE.G_NMU[5].U_M)                                                                            |                              static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized4_39 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                              |                            static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized4 |         Static |            - |          5 |          0 |       0 |    5 |     17 |      0 |      0 |    0 |            0 |
|                       (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                          |                            static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized4 |         Static |            - |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                       DUT                                                                                                |                          static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized0_51 |         Static |            - |          5 |          0 |       0 |    5 |      1 |      0 |      0 |    0 |            0 |
|                         (DUT)                                                                                            |                          static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized0_51 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                     |                    static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_52 |         Static |            - |          4 |          0 |       0 |    4 |      1 |      0 |      0 |    0 |            0 |
|                   N_DDR_MODE.G_NMU[6].U_M                                                                                |                              static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized5_40 |         Static |            - |          5 |          0 |       0 |    5 |      4 |      0 |      0 |    0 |            0 |
|                     (N_DDR_MODE.G_NMU[6].U_M)                                                                            |                              static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized5_40 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                              |                            static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized5 |         Static |            - |          5 |          0 |       0 |    5 |      3 |      0 |      0 |    0 |            0 |
|                       (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                          |                            static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized5 |         Static |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|                       DUT                                                                                                |                          static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized0_49 |         Static |            - |          5 |          0 |       0 |    5 |      1 |      0 |      0 |    0 |            0 |
|                         (DUT)                                                                                            |                          static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized0_49 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                     |                    static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_50 |         Static |            - |          4 |          0 |       0 |    4 |      1 |      0 |      0 |    0 |            0 |
|                   N_DDR_MODE.G_NMU[7].U_M                                                                                |                              static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized6_41 |         Static |            - |          5 |          0 |       0 |    5 |      8 |      0 |      0 |    0 |            0 |
|                     (N_DDR_MODE.G_NMU[7].U_M)                                                                            |                              static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized6_41 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                              |                            static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized6 |         Static |            - |          5 |          0 |       0 |    5 |      7 |      0 |      0 |    0 |            0 |
|                       (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                          |                            static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized6 |         Static |            - |          0 |          0 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                       DUT                                                                                                |                          static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized0_47 |         Static |            - |          5 |          0 |       0 |    5 |      1 |      0 |      0 |    0 |            0 |
|                         (DUT)                                                                                            |                          static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized0_47 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                     |                    static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_48 |         Static |            - |          4 |          0 |       0 |    4 |      1 |      0 |      0 |    0 |            0 |
|                   N_DDR_MODE.G_NMU[8].U_M                                                                                |                              static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized2_42 |         Static |            - |          5 |          0 |       0 |    5 |     10 |      0 |      0 |    0 |            0 |
|                     (N_DDR_MODE.G_NMU[8].U_M)                                                                            |                              static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized2_42 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                              |                         static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized2_44 |         Static |            - |          5 |          0 |       0 |    5 |      9 |      0 |      0 |    0 |            0 |
|                       (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                          |                         static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized2_44 |         Static |            - |          0 |          0 |       0 |    0 |      8 |      0 |      0 |    0 |            0 |
|                       DUT                                                                                                |                          static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized0_45 |         Static |            - |          5 |          0 |       0 |    5 |      1 |      0 |      0 |    0 |            0 |
|                         (DUT)                                                                                            |                          static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized0_45 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                     |                    static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_46 |         Static |            - |          4 |          0 |       0 |    4 |      1 |      0 |      0 |    0 |            0 |
|                   N_DDR_MODE.G_NMU[9].U_M                                                                                |                              static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized2_43 |         Static |            - |          5 |          0 |       0 |    5 |     10 |      0 |      0 |    0 |            0 |
|                     (N_DDR_MODE.G_NMU[9].U_M)                                                                            |                              static_region_system_ila_0_0_ltlib_v1_0_0_match__parameterized2_43 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                              |                            static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized2 |         Static |            - |          5 |          0 |       0 |    5 |      9 |      0 |      0 |    0 |            0 |
|                       (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                          |                            static_region_system_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized2 |         Static |            - |          0 |          0 |       0 |    0 |      8 |      0 |      0 |    0 |            0 |
|                       DUT                                                                                                |                             static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized0 |         Static |            - |          5 |          0 |       0 |    5 |      1 |      0 |      0 |    0 |            0 |
|                         (DUT)                                                                                            |                             static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized0 |         Static |            - |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |            0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                     |                       static_region_system_ila_0_0_ltlib_v1_0_0_all_typeA_slice__parameterized0 |         Static |            - |          4 |          0 |       0 |    4 |      1 |      0 |      0 |    0 |            0 |
|               xsdb_memory_read_inst                                                                                      |                                         static_region_system_ila_0_0_ltlib_v1_0_0_generic_memrd |         Static |            - |        224 |        222 |       0 |    2 |    689 |      0 |      0 |    0 |            0 |
|         slot_0_ar                                                                                                        |                                                static_region_system_ila_0_0_bd_100c_slot_0_ar_0 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|         slot_0_aw                                                                                                        |                                                static_region_system_ila_0_0_bd_100c_slot_0_aw_0 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|         slot_0_b                                                                                                         |                                                 static_region_system_ila_0_0_bd_100c_slot_0_b_0 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|         slot_0_r                                                                                                         |                                                 static_region_system_ila_0_0_bd_100c_slot_0_r_0 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|         slot_0_w                                                                                                         |                                                 static_region_system_ila_0_0_bd_100c_slot_0_w_0 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|         slot_1_ar                                                                                                        |                                                static_region_system_ila_0_0_bd_100c_slot_1_ar_0 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|         slot_1_aw                                                                                                        |                                                static_region_system_ila_0_0_bd_100c_slot_1_aw_0 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|         slot_1_b                                                                                                         |                                                 static_region_system_ila_0_0_bd_100c_slot_1_b_0 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|         slot_1_r                                                                                                         |                                                 static_region_system_ila_0_0_bd_100c_slot_1_r_0 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|         slot_1_w                                                                                                         |                                                 static_region_system_ila_0_0_bd_100c_slot_1_w_0 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|     util_ds_buf                                                                                                          |                                                                     static_region_util_ds_buf_0 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|       U0                                                                                                                 |                                                         static_region_util_ds_buf_0_util_ds_buf |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|     util_vector_logic_1                                                                                                  |                                                             static_region_util_vector_logic_1_0 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|     vio_0                                                                                                                |                                                                           static_region_vio_0_0 |         Static |            - |         77 |         77 |       0 |    0 |    206 |      0 |      0 |    0 |            0 |
|       (vio_0)                                                                                                            |                                                                           static_region_vio_0_0 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|       inst                                                                                                               |                                                           static_region_vio_0_0_vio_v3_0_16_vio |         Static |            - |         77 |         77 |       0 |    0 |    206 |      0 |      0 |    0 |            0 |
|         (inst)                                                                                                           |                                                           static_region_vio_0_0_vio_v3_0_16_vio |         Static |            - |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|         DECODER_INST                                                                                                     |                                                       static_region_vio_0_0_vio_v3_0_16_decoder |         Static |            - |         26 |         26 |       0 |    0 |     49 |      0 |      0 |    0 |            0 |
|         PROBE_IN_INST                                                                                                    |                                                  static_region_vio_0_0_vio_v3_0_16_probe_in_one |         Static |            - |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|         PROBE_OUT_ALL_INST                                                                                               |                                                 static_region_vio_0_0_vio_v3_0_16_probe_out_all |         Static |            - |         26 |         26 |       0 |    0 |    104 |      0 |      0 |    0 |            0 |
|           (PROBE_OUT_ALL_INST)                                                                                           |                                                 static_region_vio_0_0_vio_v3_0_16_probe_out_all |         Static |            - |          3 |          3 |       0 |    0 |     20 |      0 |      0 |    0 |            0 |
|           G_PROBE_OUT[0].PROBE_OUT0_INST                                                                                 |                                                 static_region_vio_0_0_vio_v3_0_16_probe_out_one |         Static |            - |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|           G_PROBE_OUT[1].PROBE_OUT0_INST                                                                                 |                                 static_region_vio_0_0_vio_v3_0_16_probe_out_one__parameterized0 |         Static |            - |         22 |         22 |       0 |    0 |     82 |      0 |      0 |    0 |            0 |
|         U_XSDB_SLAVE                                                                                                     |                                                        static_region_vio_0_0_xsdbs_v1_0_2_xsdbs |         Static |            - |         25 |         25 |       0 |    0 |     33 |      0 |      0 |    0 |            0 |
|     xdma_0                                                                                                               |                                                                          static_region_xdma_0_0 |         Static |            - |      36872 |      33032 |    3834 |    6 |  34914 |     63 |     12 |    0 |            0 |
|       (xdma_0)                                                                                                           |                                                                          static_region_xdma_0_0 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|       inst                                                                                                               |                                          static_region_xdma_0_0_static_region_xdma_0_0_core_top |         Static |            - |      36872 |      33032 |    3834 |    6 |  34914 |     63 |     12 |    0 |            0 |
|         (inst)                                                                                                           |                                          static_region_xdma_0_0_static_region_xdma_0_0_core_top |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|         pcie3_ip_i                                                                                                       |                                          static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip |         Static |            - |        621 |        617 |       0 |    4 |   2269 |      3 |     12 |    0 |            0 |
|           (pcie3_ip_i)                                                                                                   |                                          static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|           inst                                                                                                           |                    static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_pcie3_uscale_core_top |         Static |            - |        621 |        617 |       0 |    4 |   2269 |      3 |     12 |    0 |            0 |
|             (inst)                                                                                                       |                    static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_pcie3_uscale_core_top |         Static |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|             gt_top_i                                                                                                     |                              static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_wrapper |         Static |            - |        591 |        587 |       0 |    4 |   1268 |      0 |      0 |    0 |            0 |
|               (gt_top_i)                                                                                                 |                              static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_wrapper |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               gt_wizard.gtwizard_top_i                                                                                   |                             static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_gtwizard_top |         Static |            - |         26 |         26 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 (gt_wizard.gtwizard_top_i)                                                                               |                             static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_gtwizard_top |         Static |            - |         26 |         26 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 static_region_xdma_0_0_pcie3_ip_gt_i                                                                     |                                       static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_gt |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   (static_region_xdma_0_0_pcie3_ip_gt_i)                                                                 |                                       static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_gt |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   inst                                                                                                   |                          static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_gt_gtwizard_top |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                     gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst                        |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                       gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst         |                 static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_gt_gthe3_channel_wrapper |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         channel_inst                                                                                     |                             static_region_xdma_0_0_gtwizard_ultrascale_v1_7_0_gthe3_channel_416 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                       gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst         |             static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_gt_gthe3_channel_wrapper_413 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         channel_inst                                                                                     |                                 static_region_xdma_0_0_gtwizard_ultrascale_v1_7_0_gthe3_channel |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                       gen_gtwizard_gthe3.gen_common.gen_common_container[2].gen_enabled_common.gthe3_common_wrapper_inst |                  static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_gt_gthe3_common_wrapper |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         common_inst                                                                                      |                              static_region_xdma_0_0_gtwizard_ultrascale_v1_7_0_gthe3_common_415 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                       gen_gtwizard_gthe3.gen_common.gen_common_container[3].gen_enabled_common.gthe3_common_wrapper_inst |              static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_gt_gthe3_common_wrapper_414 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                         common_inst                                                                                      |                                  static_region_xdma_0_0_gtwizard_ultrascale_v1_7_0_gthe3_common |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               phy_clk_i                                                                                                  |                                  static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_clk |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|               phy_lane[0].phy_rxeq_i                                                                                     |                                 static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_rxeq |         Static |            - |         16 |         16 |       0 |    0 |     37 |      0 |      0 |    0 |            0 |
|                 (phy_lane[0].phy_rxeq_i)                                                                                 |                                 static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_rxeq |         Static |            - |          8 |          8 |       0 |    0 |     31 |      0 |      0 |    0 |            0 |
|                 sync_ctrl                                                                                                |                             static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_387 |         Static |            - |          8 |          8 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                   sync_vec[0].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_411 |         Static |            - |          2 |          2 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                   sync_vec[1].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_412 |         Static |            - |          7 |          7 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|               phy_lane[0].phy_txeq_i                                                                                     |                                 static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_txeq |         Static |            - |         49 |         49 |       0 |    0 |     94 |      0 |      0 |    0 |            0 |
|                 (phy_lane[0].phy_txeq_i)                                                                                 |                                 static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_txeq |         Static |            - |         31 |         31 |       0 |    0 |     58 |      0 |      0 |    0 |            0 |
|                 sync_coeff                                                                                               |             static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync__parameterized1_372 |         Static |            - |         12 |         12 |       0 |    0 |     18 |      0 |      0 |    0 |            0 |
|                   sync_vec[0].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_381 |         Static |            - |          2 |          2 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                   sync_vec[1].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_382 |         Static |            - |          1 |          1 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                   sync_vec[2].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_383 |         Static |            - |          2 |          2 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                   sync_vec[3].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_384 |         Static |            - |          2 |          2 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                   sync_vec[4].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_385 |         Static |            - |          2 |          2 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                   sync_vec[5].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_386 |         Static |            - |          3 |          3 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                 sync_ctrl                                                                                                |                             static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_373 |         Static |            - |          6 |          6 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                   sync_vec[0].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_379 |         Static |            - |          1 |          1 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                   sync_vec[1].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_380 |         Static |            - |          5 |          5 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                 sync_preset                                                                                              |             static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync__parameterized0_374 |         Static |            - |          0 |          0 |       0 |    0 |     12 |      0 |      0 |    0 |            0 |
|                   sync_vec[0].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_375 |         Static |            - |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                   sync_vec[1].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_376 |         Static |            - |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                   sync_vec[2].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_377 |         Static |            - |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                   sync_vec[3].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_378 |         Static |            - |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|               phy_lane[1].phy_rxeq_i                                                                                     |                               static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_rxeq_7 |         Static |            - |         17 |         17 |       0 |    0 |     37 |      0 |      0 |    0 |            0 |
|                 (phy_lane[1].phy_rxeq_i)                                                                                 |                               static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_rxeq_7 |         Static |            - |          8 |          8 |       0 |    0 |     31 |      0 |      0 |    0 |            0 |
|                 sync_ctrl                                                                                                |                             static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_346 |         Static |            - |          9 |          9 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                   sync_vec[0].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_370 |         Static |            - |          2 |          2 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                   sync_vec[1].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_371 |         Static |            - |          7 |          7 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|               phy_lane[1].phy_txeq_i                                                                                     |                               static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_txeq_8 |         Static |            - |         49 |         49 |       0 |    0 |     94 |      0 |      0 |    0 |            0 |
|                 (phy_lane[1].phy_txeq_i)                                                                                 |                               static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_txeq_8 |         Static |            - |         31 |         31 |       0 |    0 |     58 |      0 |      0 |    0 |            0 |
|                 sync_coeff                                                                                               |             static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync__parameterized1_331 |         Static |            - |         12 |         12 |       0 |    0 |     18 |      0 |      0 |    0 |            0 |
|                   sync_vec[0].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_340 |         Static |            - |          2 |          2 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                   sync_vec[1].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_341 |         Static |            - |          1 |          1 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                   sync_vec[2].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_342 |         Static |            - |          2 |          2 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                   sync_vec[3].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_343 |         Static |            - |          2 |          2 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                   sync_vec[4].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_344 |         Static |            - |          2 |          2 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                   sync_vec[5].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_345 |         Static |            - |          3 |          3 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                 sync_ctrl                                                                                                |                             static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_332 |         Static |            - |          6 |          6 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                   sync_vec[0].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_338 |         Static |            - |          1 |          1 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                   sync_vec[1].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_339 |         Static |            - |          5 |          5 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                 sync_preset                                                                                              |             static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync__parameterized0_333 |         Static |            - |          0 |          0 |       0 |    0 |     12 |      0 |      0 |    0 |            0 |
|                   sync_vec[0].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_334 |         Static |            - |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                   sync_vec[1].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_335 |         Static |            - |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                   sync_vec[2].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_336 |         Static |            - |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                   sync_vec[3].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_337 |         Static |            - |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|               phy_lane[2].phy_rxeq_i                                                                                     |                               static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_rxeq_9 |         Static |            - |         17 |         17 |       0 |    0 |     37 |      0 |      0 |    0 |            0 |
|                 (phy_lane[2].phy_rxeq_i)                                                                                 |                               static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_rxeq_9 |         Static |            - |          8 |          8 |       0 |    0 |     31 |      0 |      0 |    0 |            0 |
|                 sync_ctrl                                                                                                |                             static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_305 |         Static |            - |          9 |          9 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                   sync_vec[0].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_329 |         Static |            - |          2 |          2 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                   sync_vec[1].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_330 |         Static |            - |          7 |          7 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|               phy_lane[2].phy_txeq_i                                                                                     |                              static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_txeq_10 |         Static |            - |         49 |         49 |       0 |    0 |     94 |      0 |      0 |    0 |            0 |
|                 (phy_lane[2].phy_txeq_i)                                                                                 |                              static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_txeq_10 |         Static |            - |         31 |         31 |       0 |    0 |     58 |      0 |      0 |    0 |            0 |
|                 sync_coeff                                                                                               |             static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync__parameterized1_290 |         Static |            - |         12 |         12 |       0 |    0 |     18 |      0 |      0 |    0 |            0 |
|                   sync_vec[0].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_299 |         Static |            - |          2 |          2 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                   sync_vec[1].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_300 |         Static |            - |          1 |          1 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                   sync_vec[2].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_301 |         Static |            - |          2 |          2 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                   sync_vec[3].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_302 |         Static |            - |          2 |          2 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                   sync_vec[4].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_303 |         Static |            - |          2 |          2 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                   sync_vec[5].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_304 |         Static |            - |          3 |          3 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                 sync_ctrl                                                                                                |                             static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_291 |         Static |            - |          6 |          6 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                   sync_vec[0].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_297 |         Static |            - |          1 |          1 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                   sync_vec[1].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_298 |         Static |            - |          5 |          5 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                 sync_preset                                                                                              |             static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync__parameterized0_292 |         Static |            - |          0 |          0 |       0 |    0 |     12 |      0 |      0 |    0 |            0 |
|                   sync_vec[0].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_293 |         Static |            - |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                   sync_vec[1].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_294 |         Static |            - |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                   sync_vec[2].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_295 |         Static |            - |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                   sync_vec[3].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_296 |         Static |            - |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|               phy_lane[3].phy_rxeq_i                                                                                     |                              static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_rxeq_11 |         Static |            - |         17 |         17 |       0 |    0 |     37 |      0 |      0 |    0 |            0 |
|                 (phy_lane[3].phy_rxeq_i)                                                                                 |                              static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_rxeq_11 |         Static |            - |          8 |          8 |       0 |    0 |     31 |      0 |      0 |    0 |            0 |
|                 sync_ctrl                                                                                                |                             static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_264 |         Static |            - |          9 |          9 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                   sync_vec[0].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_288 |         Static |            - |          2 |          2 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                   sync_vec[1].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_289 |         Static |            - |          7 |          7 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|               phy_lane[3].phy_txeq_i                                                                                     |                              static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_txeq_12 |         Static |            - |         49 |         49 |       0 |    0 |     94 |      0 |      0 |    0 |            0 |
|                 (phy_lane[3].phy_txeq_i)                                                                                 |                              static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_txeq_12 |         Static |            - |         31 |         31 |       0 |    0 |     58 |      0 |      0 |    0 |            0 |
|                 sync_coeff                                                                                               |             static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync__parameterized1_249 |         Static |            - |         12 |         12 |       0 |    0 |     18 |      0 |      0 |    0 |            0 |
|                   sync_vec[0].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_258 |         Static |            - |          2 |          2 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                   sync_vec[1].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_259 |         Static |            - |          1 |          1 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                   sync_vec[2].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_260 |         Static |            - |          2 |          2 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                   sync_vec[3].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_261 |         Static |            - |          2 |          2 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                   sync_vec[4].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_262 |         Static |            - |          2 |          2 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                   sync_vec[5].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_263 |         Static |            - |          3 |          3 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                 sync_ctrl                                                                                                |                             static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_250 |         Static |            - |          6 |          6 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                   sync_vec[0].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_256 |         Static |            - |          1 |          1 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                   sync_vec[1].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_257 |         Static |            - |          5 |          5 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                 sync_preset                                                                                              |             static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync__parameterized0_251 |         Static |            - |          0 |          0 |       0 |    0 |     12 |      0 |      0 |    0 |            0 |
|                   sync_vec[0].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_252 |         Static |            - |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                   sync_vec[1].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_253 |         Static |            - |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                   sync_vec[2].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_254 |         Static |            - |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                   sync_vec[3].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_255 |         Static |            - |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|               phy_lane[4].phy_rxeq_i                                                                                     |                              static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_rxeq_13 |         Static |            - |         17 |         17 |       0 |    0 |     37 |      0 |      0 |    0 |            0 |
|                 (phy_lane[4].phy_rxeq_i)                                                                                 |                              static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_rxeq_13 |         Static |            - |          8 |          8 |       0 |    0 |     31 |      0 |      0 |    0 |            0 |
|                 sync_ctrl                                                                                                |                             static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_223 |         Static |            - |          9 |          9 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                   sync_vec[0].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_247 |         Static |            - |          2 |          2 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                   sync_vec[1].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_248 |         Static |            - |          7 |          7 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|               phy_lane[4].phy_txeq_i                                                                                     |                              static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_txeq_14 |         Static |            - |         49 |         49 |       0 |    0 |     94 |      0 |      0 |    0 |            0 |
|                 (phy_lane[4].phy_txeq_i)                                                                                 |                              static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_txeq_14 |         Static |            - |         31 |         31 |       0 |    0 |     58 |      0 |      0 |    0 |            0 |
|                 sync_coeff                                                                                               |             static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync__parameterized1_208 |         Static |            - |         12 |         12 |       0 |    0 |     18 |      0 |      0 |    0 |            0 |
|                   sync_vec[0].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_217 |         Static |            - |          2 |          2 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                   sync_vec[1].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_218 |         Static |            - |          1 |          1 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                   sync_vec[2].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_219 |         Static |            - |          2 |          2 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                   sync_vec[3].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_220 |         Static |            - |          2 |          2 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                   sync_vec[4].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_221 |         Static |            - |          2 |          2 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                   sync_vec[5].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_222 |         Static |            - |          3 |          3 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                 sync_ctrl                                                                                                |                             static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_209 |         Static |            - |          6 |          6 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                   sync_vec[0].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_215 |         Static |            - |          1 |          1 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                   sync_vec[1].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_216 |         Static |            - |          5 |          5 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                 sync_preset                                                                                              |             static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync__parameterized0_210 |         Static |            - |          0 |          0 |       0 |    0 |     12 |      0 |      0 |    0 |            0 |
|                   sync_vec[0].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_211 |         Static |            - |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                   sync_vec[1].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_212 |         Static |            - |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                   sync_vec[2].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_213 |         Static |            - |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                   sync_vec[3].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_214 |         Static |            - |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|               phy_lane[5].phy_rxeq_i                                                                                     |                              static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_rxeq_15 |         Static |            - |         17 |         17 |       0 |    0 |     37 |      0 |      0 |    0 |            0 |
|                 (phy_lane[5].phy_rxeq_i)                                                                                 |                              static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_rxeq_15 |         Static |            - |          8 |          8 |       0 |    0 |     31 |      0 |      0 |    0 |            0 |
|                 sync_ctrl                                                                                                |                             static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_182 |         Static |            - |          9 |          9 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                   sync_vec[0].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_206 |         Static |            - |          2 |          2 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                   sync_vec[1].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_207 |         Static |            - |          7 |          7 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|               phy_lane[5].phy_txeq_i                                                                                     |                              static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_txeq_16 |         Static |            - |         49 |         49 |       0 |    0 |     94 |      0 |      0 |    0 |            0 |
|                 (phy_lane[5].phy_txeq_i)                                                                                 |                              static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_txeq_16 |         Static |            - |         31 |         31 |       0 |    0 |     58 |      0 |      0 |    0 |            0 |
|                 sync_coeff                                                                                               |             static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync__parameterized1_167 |         Static |            - |         12 |         12 |       0 |    0 |     18 |      0 |      0 |    0 |            0 |
|                   sync_vec[0].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_176 |         Static |            - |          2 |          2 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                   sync_vec[1].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_177 |         Static |            - |          1 |          1 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                   sync_vec[2].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_178 |         Static |            - |          2 |          2 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                   sync_vec[3].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_179 |         Static |            - |          2 |          2 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                   sync_vec[4].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_180 |         Static |            - |          2 |          2 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                   sync_vec[5].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_181 |         Static |            - |          3 |          3 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                 sync_ctrl                                                                                                |                             static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_168 |         Static |            - |          6 |          6 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                   sync_vec[0].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_174 |         Static |            - |          1 |          1 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                   sync_vec[1].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_175 |         Static |            - |          5 |          5 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                 sync_preset                                                                                              |             static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync__parameterized0_169 |         Static |            - |          0 |          0 |       0 |    0 |     12 |      0 |      0 |    0 |            0 |
|                   sync_vec[0].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_170 |         Static |            - |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                   sync_vec[1].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_171 |         Static |            - |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                   sync_vec[2].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_172 |         Static |            - |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                   sync_vec[3].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_173 |         Static |            - |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|               phy_lane[6].phy_rxeq_i                                                                                     |                              static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_rxeq_17 |         Static |            - |         17 |         17 |       0 |    0 |     37 |      0 |      0 |    0 |            0 |
|                 (phy_lane[6].phy_rxeq_i)                                                                                 |                              static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_rxeq_17 |         Static |            - |          8 |          8 |       0 |    0 |     31 |      0 |      0 |    0 |            0 |
|                 sync_ctrl                                                                                                |                             static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_141 |         Static |            - |          9 |          9 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                   sync_vec[0].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_165 |         Static |            - |          2 |          2 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                   sync_vec[1].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_166 |         Static |            - |          7 |          7 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|               phy_lane[6].phy_txeq_i                                                                                     |                              static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_txeq_18 |         Static |            - |         49 |         49 |       0 |    0 |     94 |      0 |      0 |    0 |            0 |
|                 (phy_lane[6].phy_txeq_i)                                                                                 |                              static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_txeq_18 |         Static |            - |         31 |         31 |       0 |    0 |     58 |      0 |      0 |    0 |            0 |
|                 sync_coeff                                                                                               |             static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync__parameterized1_126 |         Static |            - |         12 |         12 |       0 |    0 |     18 |      0 |      0 |    0 |            0 |
|                   sync_vec[0].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_135 |         Static |            - |          2 |          2 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                   sync_vec[1].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_136 |         Static |            - |          1 |          1 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                   sync_vec[2].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_137 |         Static |            - |          2 |          2 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                   sync_vec[3].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_138 |         Static |            - |          2 |          2 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                   sync_vec[4].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_139 |         Static |            - |          2 |          2 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                   sync_vec[5].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_140 |         Static |            - |          3 |          3 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                 sync_ctrl                                                                                                |                             static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_127 |         Static |            - |          6 |          6 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                   sync_vec[0].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_133 |         Static |            - |          1 |          1 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                   sync_vec[1].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_134 |         Static |            - |          5 |          5 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                 sync_preset                                                                                              |             static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync__parameterized0_128 |         Static |            - |          0 |          0 |       0 |    0 |     12 |      0 |      0 |    0 |            0 |
|                   sync_vec[0].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_129 |         Static |            - |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                   sync_vec[1].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_130 |         Static |            - |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                   sync_vec[2].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_131 |         Static |            - |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                   sync_vec[3].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_132 |         Static |            - |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|               phy_lane[7].phy_rxeq_i                                                                                     |                              static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_rxeq_19 |         Static |            - |         17 |         17 |       0 |    0 |     37 |      0 |      0 |    0 |            0 |
|                 (phy_lane[7].phy_rxeq_i)                                                                                 |                              static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_rxeq_19 |         Static |            - |          8 |          8 |       0 |    0 |     31 |      0 |      0 |    0 |            0 |
|                 sync_ctrl                                                                                                |                             static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_101 |         Static |            - |          9 |          9 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                   sync_vec[0].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_124 |         Static |            - |          2 |          2 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                   sync_vec[1].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_125 |         Static |            - |          7 |          7 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|               phy_lane[7].phy_txeq_i                                                                                     |                              static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_txeq_20 |         Static |            - |         49 |         49 |       0 |    0 |     94 |      0 |      0 |    0 |            0 |
|                 (phy_lane[7].phy_txeq_i)                                                                                 |                              static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_txeq_20 |         Static |            - |         31 |         31 |       0 |    0 |     58 |      0 |      0 |    0 |            0 |
|                 sync_coeff                                                                                               |                 static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync__parameterized1 |         Static |            - |         12 |         12 |       0 |    0 |     18 |      0 |      0 |    0 |            0 |
|                   sync_vec[0].sync_cell_i                                                                                |                         static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_95 |         Static |            - |          2 |          2 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                   sync_vec[1].sync_cell_i                                                                                |                         static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_96 |         Static |            - |          1 |          1 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                   sync_vec[2].sync_cell_i                                                                                |                         static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_97 |         Static |            - |          2 |          2 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                   sync_vec[3].sync_cell_i                                                                                |                         static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_98 |         Static |            - |          2 |          2 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                   sync_vec[4].sync_cell_i                                                                                |                         static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_99 |         Static |            - |          2 |          2 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                   sync_vec[5].sync_cell_i                                                                                |                        static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_100 |         Static |            - |          3 |          3 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                 sync_ctrl                                                                                                |                                 static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync |         Static |            - |          6 |          6 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|                   sync_vec[0].sync_cell_i                                                                                |                         static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_93 |         Static |            - |          1 |          1 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                   sync_vec[1].sync_cell_i                                                                                |                         static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_94 |         Static |            - |          5 |          5 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                 sync_preset                                                                                              |                 static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync__parameterized0 |         Static |            - |          0 |          0 |       0 |    0 |     12 |      0 |      0 |    0 |            0 |
|                   sync_vec[0].sync_cell_i                                                                                |                            static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell |         Static |            - |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                   sync_vec[1].sync_cell_i                                                                                |                         static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_90 |         Static |            - |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                   sync_vec[2].sync_cell_i                                                                                |                         static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_91 |         Static |            - |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                   sync_vec[3].sync_cell_i                                                                                |                         static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell_92 |         Static |            - |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|               phy_rst_i                                                                                                  |                                  static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_rst |         Static |            - |         39 |         35 |       0 |    4 |    220 |      0 |      0 |    0 |            0 |
|                 (phy_rst_i)                                                                                              |                                  static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_rst |         Static |            - |         21 |         17 |       0 |    4 |     40 |      0 |      0 |    0 |            0 |
|                 sync_cplllock                                                                                            |                 static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync__parameterized3 |         Static |            - |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|                   sync_vec[0].sync_cell_i                                                                                |         static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_82 |         Static |            - |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|                 sync_gtpowergood                                                                                         |              static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync__parameterized3_21 |         Static |            - |          2 |          2 |       0 |    0 |     32 |      0 |      0 |    0 |            0 |
|                   sync_vec[0].sync_cell_i                                                                                |         static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_74 |         Static |            - |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|                   sync_vec[1].sync_cell_i                                                                                |         static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_75 |         Static |            - |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|                   sync_vec[2].sync_cell_i                                                                                |         static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_76 |         Static |            - |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|                   sync_vec[3].sync_cell_i                                                                                |         static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_77 |         Static |            - |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|                   sync_vec[4].sync_cell_i                                                                                |         static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_78 |         Static |            - |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|                   sync_vec[5].sync_cell_i                                                                                |         static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_79 |         Static |            - |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|                   sync_vec[6].sync_cell_i                                                                                |         static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_80 |         Static |            - |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|                   sync_vec[7].sync_cell_i                                                                                |         static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_81 |         Static |            - |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|                 sync_phystatus                                                                                           |              static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync__parameterized3_22 |         Static |            - |          2 |          2 |       0 |    0 |     32 |      0 |      0 |    0 |            0 |
|                   sync_vec[0].sync_cell_i                                                                                |         static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_66 |         Static |            - |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|                   sync_vec[1].sync_cell_i                                                                                |         static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_67 |         Static |            - |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|                   sync_vec[2].sync_cell_i                                                                                |         static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_68 |         Static |            - |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|                   sync_vec[3].sync_cell_i                                                                                |         static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_69 |         Static |            - |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|                   sync_vec[4].sync_cell_i                                                                                |         static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_70 |         Static |            - |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|                   sync_vec[5].sync_cell_i                                                                                |         static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_71 |         Static |            - |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|                   sync_vec[6].sync_cell_i                                                                                |         static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_72 |         Static |            - |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|                   sync_vec[7].sync_cell_i                                                                                |         static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_73 |         Static |            - |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|                 sync_prst_n                                                                                              |              static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync__parameterized5_23 |         Static |            - |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|                   sync_vec[0].sync_cell_i                                                                                |         static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_65 |         Static |            - |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|                 sync_qpll1lock                                                                                           |              static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync__parameterized4_24 |         Static |            - |          3 |          3 |       0 |    0 |      8 |      0 |      0 |    0 |            0 |
|                   sync_vec[0].sync_cell_i                                                                                |         static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_61 |         Static |            - |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|                   sync_vec[1].sync_cell_i                                                                                |         static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_62 |         Static |            - |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|                 sync_rxresetdone                                                                                         |              static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync__parameterized3_25 |         Static |            - |          1 |          1 |       0 |    0 |     32 |      0 |      0 |    0 |            0 |
|                   sync_vec[0].sync_cell_i                                                                                |         static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_53 |         Static |            - |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|                   sync_vec[1].sync_cell_i                                                                                |         static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_54 |         Static |            - |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|                   sync_vec[2].sync_cell_i                                                                                |         static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_55 |         Static |            - |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|                   sync_vec[3].sync_cell_i                                                                                |         static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_56 |         Static |            - |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|                   sync_vec[4].sync_cell_i                                                                                |         static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_57 |         Static |            - |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|                   sync_vec[5].sync_cell_i                                                                                |         static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_58 |         Static |            - |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|                   sync_vec[6].sync_cell_i                                                                                |         static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_59 |         Static |            - |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|                   sync_vec[7].sync_cell_i                                                                                |         static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_60 |         Static |            - |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|                 sync_txprogdivresetdone                                                                                  |              static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync__parameterized3_26 |         Static |            - |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|                   sync_vec[0].sync_cell_i                                                                                |         static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_45 |         Static |            - |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|                 sync_txresetdone                                                                                         |              static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync__parameterized3_27 |         Static |            - |          6 |          6 |       0 |    0 |     32 |      0 |      0 |    0 |            0 |
|                   sync_vec[0].sync_cell_i                                                                                |         static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_37 |         Static |            - |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|                   sync_vec[1].sync_cell_i                                                                                |         static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_38 |         Static |            - |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|                   sync_vec[2].sync_cell_i                                                                                |         static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_39 |         Static |            - |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|                   sync_vec[3].sync_cell_i                                                                                |         static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_40 |         Static |            - |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|                   sync_vec[4].sync_cell_i                                                                                |         static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_41 |         Static |            - |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|                   sync_vec[5].sync_cell_i                                                                                |         static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_42 |         Static |            - |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|                   sync_vec[6].sync_cell_i                                                                                |         static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_43 |         Static |            - |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|                   sync_vec[7].sync_cell_i                                                                                |         static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_44 |         Static |            - |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|                 sync_txsync_done                                                                                         |              static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync__parameterized3_28 |         Static |            - |          4 |          4 |       0 |    0 |     32 |      0 |      0 |    0 |            0 |
|                   sync_vec[0].sync_cell_i                                                                                |         static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_29 |         Static |            - |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|                   sync_vec[1].sync_cell_i                                                                                |         static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_30 |         Static |            - |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|                   sync_vec[2].sync_cell_i                                                                                |         static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_31 |         Static |            - |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|                   sync_vec[3].sync_cell_i                                                                                |         static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_32 |         Static |            - |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|                   sync_vec[4].sync_cell_i                                                                                |         static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_33 |         Static |            - |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|                   sync_vec[5].sync_cell_i                                                                                |         static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_34 |         Static |            - |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|                   sync_vec[6].sync_cell_i                                                                                |         static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_35 |         Static |            - |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|                   sync_vec[7].sync_cell_i                                                                                |         static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_36 |         Static |            - |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|             pcie3_uscale_top_inst                                                                                        |                         static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_pcie3_uscale_top |         Static |            - |         28 |         28 |       0 |    0 |    987 |      3 |     12 |    0 |            0 |
|               init_ctrl_inst                                                                                             |                                static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_init_ctrl |         Static |            - |          8 |          8 |       0 |    0 |      8 |      0 |      0 |    0 |            0 |
|               pcie3_uscale_wrapper_inst                                                                                  |                     static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_pcie3_uscale_wrapper |         Static |            - |          3 |          3 |       0 |    0 |      0 |      2 |     12 |    0 |            0 |
|                 (pcie3_uscale_wrapper_inst)                                                                              |                     static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_pcie3_uscale_wrapper |         Static |            - |          3 |          3 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                 bram_inst                                                                                                |                                     static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_bram |         Static |            - |          0 |          0 |       0 |    0 |      0 |      2 |     12 |    0 |            0 |
|                   bram_cpl_inst                                                                                          |                                 static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_bram_cpl |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      8 |    0 |            0 |
|                     CPL_FIFO_16KB.bram_16k_inst                                                                          |                                 static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_bram_16k |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      8 |    0 |            0 |
|                   bram_rep_inst                                                                                          |                                 static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_bram_rep |         Static |            - |          0 |          0 |       0 |    0 |      0 |      2 |      0 |    0 |            0 |
|                     bram_rep_8k_inst                                                                                     |                              static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_bram_rep_8k |         Static |            - |          0 |          0 |       0 |    0 |      0 |      2 |      0 |    0 |            0 |
|                   bram_req_inst                                                                                          |                                 static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_bram_req |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      4 |    0 |            0 |
|                     bram_req_8k_inst                                                                                     |                              static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_bram_req_8k |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      4 |    0 |            0 |
|               pipe_pipeline_inst                                                                                         |                            static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_pipe_pipeline |         Static |            - |          0 |          0 |       0 |    0 |    967 |      0 |      0 |    0 |            0 |
|                 pipe_2_lane.pipe_lane_1_inst                                                                             |                                static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_pipe_lane |         Static |            - |          0 |          0 |       0 |    0 |    120 |      0 |      0 |    0 |            0 |
|                 pipe_4_lane.pipe_lane_2_inst                                                                             |                              static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_pipe_lane_0 |         Static |            - |          0 |          0 |       0 |    0 |    119 |      0 |      0 |    0 |            0 |
|                 pipe_4_lane.pipe_lane_3_inst                                                                             |                              static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_pipe_lane_1 |         Static |            - |          0 |          0 |       0 |    0 |    119 |      0 |      0 |    0 |            0 |
|                 pipe_8_lane.pipe_lane_4_inst                                                                             |                              static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_pipe_lane_2 |         Static |            - |          0 |          0 |       0 |    0 |    119 |      0 |      0 |    0 |            0 |
|                 pipe_8_lane.pipe_lane_5_inst                                                                             |                              static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_pipe_lane_3 |         Static |            - |          0 |          0 |       0 |    0 |    119 |      0 |      0 |    0 |            0 |
|                 pipe_8_lane.pipe_lane_6_inst                                                                             |                              static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_pipe_lane_4 |         Static |            - |          0 |          0 |       0 |    0 |    119 |      0 |      0 |    0 |            0 |
|                 pipe_8_lane.pipe_lane_7_inst                                                                             |                              static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_pipe_lane_5 |         Static |            - |          0 |          0 |       0 |    0 |    119 |      0 |      0 |    0 |            0 |
|                 pipe_lane_0_inst                                                                                         |                              static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_pipe_lane_6 |         Static |            - |          0 |          0 |       0 |    0 |    121 |      0 |      0 |    0 |            0 |
|                 pipe_misc_inst                                                                                           |                                static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_pipe_misc |         Static |            - |          0 |          0 |       0 |    0 |     12 |      0 |      0 |    0 |            0 |
|               tph_tbl_inst                                                                                               |                                  static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_tph_tbl |         Static |            - |         17 |         17 |       0 |    0 |     12 |      1 |      0 |    0 |            0 |
|             rxcdrhold_i                                                                                                  |                                static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_rxcdrhold |         Static |            - |          1 |          1 |       0 |    0 |      8 |      0 |      0 |    0 |            0 |
|               (rxcdrhold_i)                                                                                              |                                static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_rxcdrhold |         Static |            - |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|               sync_rxcdrhold_req                                                                                         |                 static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync__parameterized5 |         Static |            - |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|                 sync_vec[0].sync_cell_i                                                                                  |            static_region_xdma_0_0_static_region_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0 |         Static |            - |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|             user_lnk_up_cdc                                                                                              |                                                        static_region_xdma_0_0_xpm_cdc_async_rst |         Static |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|             user_reset_cdc                                                                                               |                                        static_region_xdma_0_0_xpm_cdc_async_rst__parameterized0 |         Static |            - |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|         ram_top                                                                                                          |                                                 static_region_xdma_0_0_xdma_v3_1_1_udma_ram_top |         Static |            - |          0 |          0 |       0 |    0 |      0 |     46 |      0 |    0 |            0 |
|           C2H_PCIE_DSC_CPLD_RAM                                                                                          |                         static_region_xdma_0_0_xdma_v3_1_1_mem_simple_dport_ram__parameterized5 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      6 |      0 |    0 |            0 |
|           MASTER_READ_BRAM                                                                                               |                     static_region_xdma_0_0_xdma_v3_1_1_dma_bram_wrap__parameterized0__xdcDup__1 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|             (MASTER_READ_BRAM)                                                                                           |                     static_region_xdma_0_0_xdma_v3_1_1_dma_bram_wrap__parameterized0__xdcDup__1 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|             genblk1[0].u_buffermem                                                                                       |                                       static_region_xdma_0_0_xdma_v3_1_1_blk_mem_64_noreg_be__2 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               U0                                                                                                         |                                    static_region_xdma_0_0_blk_mem_gen_v8_3_6__parameterized1__2 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                 inst_blk_mem_gen                                                                                         |                             static_region_xdma_0_0_blk_mem_gen_v8_3_6_synth__parameterized0_602 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                                                   |                                      static_region_xdma_0_0_blk_mem_gen_top__parameterized0_603 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                     valid.cstr                                                                                           |                             static_region_xdma_0_0_blk_mem_gen_generic_cstr__parameterized0_604 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                       ramloop[0].ram.r                                                                                   |                               static_region_xdma_0_0_blk_mem_gen_prim_width__parameterized0_605 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                         prim_noinit.ram                                                                                  |                             static_region_xdma_0_0_blk_mem_gen_prim_wrapper__parameterized0_606 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             genblk1[1].u_buffermem                                                                                       |                                       static_region_xdma_0_0_xdma_v3_1_1_blk_mem_64_noreg_be__3 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               U0                                                                                                         |                                    static_region_xdma_0_0_blk_mem_gen_v8_3_6__parameterized1__3 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                 inst_blk_mem_gen                                                                                         |                             static_region_xdma_0_0_blk_mem_gen_v8_3_6_synth__parameterized0_597 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                                                   |                                      static_region_xdma_0_0_blk_mem_gen_top__parameterized0_598 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                     valid.cstr                                                                                           |                             static_region_xdma_0_0_blk_mem_gen_generic_cstr__parameterized0_599 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                       ramloop[0].ram.r                                                                                   |                               static_region_xdma_0_0_blk_mem_gen_prim_width__parameterized0_600 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                         prim_noinit.ram                                                                                  |                             static_region_xdma_0_0_blk_mem_gen_prim_wrapper__parameterized0_601 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             genblk1[2].u_buffermem                                                                                       |                                       static_region_xdma_0_0_xdma_v3_1_1_blk_mem_64_noreg_be__4 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               U0                                                                                                         |                                    static_region_xdma_0_0_blk_mem_gen_v8_3_6__parameterized1__4 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                 inst_blk_mem_gen                                                                                         |                             static_region_xdma_0_0_blk_mem_gen_v8_3_6_synth__parameterized0_592 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                                                   |                                      static_region_xdma_0_0_blk_mem_gen_top__parameterized0_593 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                     valid.cstr                                                                                           |                             static_region_xdma_0_0_blk_mem_gen_generic_cstr__parameterized0_594 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                       ramloop[0].ram.r                                                                                   |                               static_region_xdma_0_0_blk_mem_gen_prim_width__parameterized0_595 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                         prim_noinit.ram                                                                                  |                             static_region_xdma_0_0_blk_mem_gen_prim_wrapper__parameterized0_596 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             genblk1[3].u_buffermem                                                                                       |                                       static_region_xdma_0_0_xdma_v3_1_1_blk_mem_64_noreg_be__5 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               U0                                                                                                         |                                    static_region_xdma_0_0_blk_mem_gen_v8_3_6__parameterized1__5 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                 inst_blk_mem_gen                                                                                         |                             static_region_xdma_0_0_blk_mem_gen_v8_3_6_synth__parameterized0_587 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                                                   |                                      static_region_xdma_0_0_blk_mem_gen_top__parameterized0_588 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                     valid.cstr                                                                                           |                             static_region_xdma_0_0_blk_mem_gen_generic_cstr__parameterized0_589 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                       ramloop[0].ram.r                                                                                   |                               static_region_xdma_0_0_blk_mem_gen_prim_width__parameterized0_590 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                         prim_noinit.ram                                                                                  |                             static_region_xdma_0_0_blk_mem_gen_prim_wrapper__parameterized0_591 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|           MASTER_WRITE_FIFO                                                                                              |                                static_region_xdma_0_0_xdma_v3_1_1_dma_bram_wrap__parameterized0 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|             (MASTER_WRITE_FIFO)                                                                                          |                                static_region_xdma_0_0_xdma_v3_1_1_dma_bram_wrap__parameterized0 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|             genblk1[0].u_buffermem                                                                                       |                                       static_region_xdma_0_0_xdma_v3_1_1_blk_mem_64_noreg_be__6 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               U0                                                                                                         |                                    static_region_xdma_0_0_blk_mem_gen_v8_3_6__parameterized1__6 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                 inst_blk_mem_gen                                                                                         |                             static_region_xdma_0_0_blk_mem_gen_v8_3_6_synth__parameterized0_582 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                                                   |                                      static_region_xdma_0_0_blk_mem_gen_top__parameterized0_583 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                     valid.cstr                                                                                           |                             static_region_xdma_0_0_blk_mem_gen_generic_cstr__parameterized0_584 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                       ramloop[0].ram.r                                                                                   |                               static_region_xdma_0_0_blk_mem_gen_prim_width__parameterized0_585 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                         prim_noinit.ram                                                                                  |                             static_region_xdma_0_0_blk_mem_gen_prim_wrapper__parameterized0_586 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             genblk1[1].u_buffermem                                                                                       |                                       static_region_xdma_0_0_xdma_v3_1_1_blk_mem_64_noreg_be__7 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               U0                                                                                                         |                                    static_region_xdma_0_0_blk_mem_gen_v8_3_6__parameterized1__7 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                 inst_blk_mem_gen                                                                                         |                             static_region_xdma_0_0_blk_mem_gen_v8_3_6_synth__parameterized0_577 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                                                   |                                      static_region_xdma_0_0_blk_mem_gen_top__parameterized0_578 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                     valid.cstr                                                                                           |                             static_region_xdma_0_0_blk_mem_gen_generic_cstr__parameterized0_579 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                       ramloop[0].ram.r                                                                                   |                               static_region_xdma_0_0_blk_mem_gen_prim_width__parameterized0_580 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                         prim_noinit.ram                                                                                  |                             static_region_xdma_0_0_blk_mem_gen_prim_wrapper__parameterized0_581 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             genblk1[2].u_buffermem                                                                                       |                                       static_region_xdma_0_0_xdma_v3_1_1_blk_mem_64_noreg_be__8 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               U0                                                                                                         |                                    static_region_xdma_0_0_blk_mem_gen_v8_3_6__parameterized1__8 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                 inst_blk_mem_gen                                                                                         |                             static_region_xdma_0_0_blk_mem_gen_v8_3_6_synth__parameterized0_572 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                                                   |                                      static_region_xdma_0_0_blk_mem_gen_top__parameterized0_573 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                     valid.cstr                                                                                           |                             static_region_xdma_0_0_blk_mem_gen_generic_cstr__parameterized0_574 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                       ramloop[0].ram.r                                                                                   |                               static_region_xdma_0_0_blk_mem_gen_prim_width__parameterized0_575 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                         prim_noinit.ram                                                                                  |                             static_region_xdma_0_0_blk_mem_gen_prim_wrapper__parameterized0_576 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             genblk1[3].u_buffermem                                                                                       |                                          static_region_xdma_0_0_xdma_v3_1_1_blk_mem_64_noreg_be |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               U0                                                                                                         |                                       static_region_xdma_0_0_blk_mem_gen_v8_3_6__parameterized1 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                 inst_blk_mem_gen                                                                                         |                                 static_region_xdma_0_0_blk_mem_gen_v8_3_6_synth__parameterized0 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                                                   |                                          static_region_xdma_0_0_blk_mem_gen_top__parameterized0 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                     valid.cstr                                                                                           |                                 static_region_xdma_0_0_blk_mem_gen_generic_cstr__parameterized0 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                       ramloop[0].ram.r                                                                                   |                                   static_region_xdma_0_0_blk_mem_gen_prim_width__parameterized0 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                         prim_noinit.ram                                                                                  |                                 static_region_xdma_0_0_blk_mem_gen_prim_wrapper__parameterized0 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|           gen_c2h_bram.C2H_DAT0_FIFO                                                                                     |                                     static_region_xdma_0_0_xdma_v3_1_1_dma_bram_wrap__xdcDup__1 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|             (gen_c2h_bram.C2H_DAT0_FIFO)                                                                                 |                                     static_region_xdma_0_0_xdma_v3_1_1_dma_bram_wrap__xdcDup__1 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|             genblk1[0].u_buffermem                                                                                       |                                        static_region_xdma_0_0_xdma_v3_1_1_blk_mem_64_reg_be__20 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               U0                                                                                                         |                                                   static_region_xdma_0_0_blk_mem_gen_v8_3_6__20 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                 inst_blk_mem_gen                                                                                         |                                             static_region_xdma_0_0_blk_mem_gen_v8_3_6_synth_567 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                                                   |                                                      static_region_xdma_0_0_blk_mem_gen_top_568 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                     valid.cstr                                                                                           |                                             static_region_xdma_0_0_blk_mem_gen_generic_cstr_569 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                       ramloop[0].ram.r                                                                                   |                                               static_region_xdma_0_0_blk_mem_gen_prim_width_570 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                         prim_noinit.ram                                                                                  |                                             static_region_xdma_0_0_blk_mem_gen_prim_wrapper_571 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             genblk1[1].u_buffermem                                                                                       |                                        static_region_xdma_0_0_xdma_v3_1_1_blk_mem_64_reg_be__21 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               U0                                                                                                         |                                                   static_region_xdma_0_0_blk_mem_gen_v8_3_6__21 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                 inst_blk_mem_gen                                                                                         |                                             static_region_xdma_0_0_blk_mem_gen_v8_3_6_synth_562 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                                                   |                                                      static_region_xdma_0_0_blk_mem_gen_top_563 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                     valid.cstr                                                                                           |                                             static_region_xdma_0_0_blk_mem_gen_generic_cstr_564 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                       ramloop[0].ram.r                                                                                   |                                               static_region_xdma_0_0_blk_mem_gen_prim_width_565 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                         prim_noinit.ram                                                                                  |                                             static_region_xdma_0_0_blk_mem_gen_prim_wrapper_566 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             genblk1[2].u_buffermem                                                                                       |                                        static_region_xdma_0_0_xdma_v3_1_1_blk_mem_64_reg_be__22 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               U0                                                                                                         |                                                   static_region_xdma_0_0_blk_mem_gen_v8_3_6__22 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                 inst_blk_mem_gen                                                                                         |                                             static_region_xdma_0_0_blk_mem_gen_v8_3_6_synth_557 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                                                   |                                                      static_region_xdma_0_0_blk_mem_gen_top_558 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                     valid.cstr                                                                                           |                                             static_region_xdma_0_0_blk_mem_gen_generic_cstr_559 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                       ramloop[0].ram.r                                                                                   |                                               static_region_xdma_0_0_blk_mem_gen_prim_width_560 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                         prim_noinit.ram                                                                                  |                                             static_region_xdma_0_0_blk_mem_gen_prim_wrapper_561 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             genblk1[3].u_buffermem                                                                                       |                                        static_region_xdma_0_0_xdma_v3_1_1_blk_mem_64_reg_be__23 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               U0                                                                                                         |                                                   static_region_xdma_0_0_blk_mem_gen_v8_3_6__23 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                 inst_blk_mem_gen                                                                                         |                                             static_region_xdma_0_0_blk_mem_gen_v8_3_6_synth_552 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                                                   |                                                      static_region_xdma_0_0_blk_mem_gen_top_553 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                     valid.cstr                                                                                           |                                             static_region_xdma_0_0_blk_mem_gen_generic_cstr_554 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                       ramloop[0].ram.r                                                                                   |                                               static_region_xdma_0_0_blk_mem_gen_prim_width_555 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                         prim_noinit.ram                                                                                  |                                             static_region_xdma_0_0_blk_mem_gen_prim_wrapper_556 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|           gen_c2h_bram.C2H_DAT1_FIFO                                                                                     |                                     static_region_xdma_0_0_xdma_v3_1_1_dma_bram_wrap__xdcDup__2 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|             (gen_c2h_bram.C2H_DAT1_FIFO)                                                                                 |                                     static_region_xdma_0_0_xdma_v3_1_1_dma_bram_wrap__xdcDup__2 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|             genblk1[0].u_buffermem                                                                                       |                                        static_region_xdma_0_0_xdma_v3_1_1_blk_mem_64_reg_be__16 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               U0                                                                                                         |                                                   static_region_xdma_0_0_blk_mem_gen_v8_3_6__16 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                 inst_blk_mem_gen                                                                                         |                                             static_region_xdma_0_0_blk_mem_gen_v8_3_6_synth_547 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                                                   |                                                      static_region_xdma_0_0_blk_mem_gen_top_548 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                     valid.cstr                                                                                           |                                             static_region_xdma_0_0_blk_mem_gen_generic_cstr_549 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                       ramloop[0].ram.r                                                                                   |                                               static_region_xdma_0_0_blk_mem_gen_prim_width_550 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                         prim_noinit.ram                                                                                  |                                             static_region_xdma_0_0_blk_mem_gen_prim_wrapper_551 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             genblk1[1].u_buffermem                                                                                       |                                        static_region_xdma_0_0_xdma_v3_1_1_blk_mem_64_reg_be__17 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               U0                                                                                                         |                                                   static_region_xdma_0_0_blk_mem_gen_v8_3_6__17 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                 inst_blk_mem_gen                                                                                         |                                             static_region_xdma_0_0_blk_mem_gen_v8_3_6_synth_542 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                                                   |                                                      static_region_xdma_0_0_blk_mem_gen_top_543 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                     valid.cstr                                                                                           |                                             static_region_xdma_0_0_blk_mem_gen_generic_cstr_544 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                       ramloop[0].ram.r                                                                                   |                                               static_region_xdma_0_0_blk_mem_gen_prim_width_545 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                         prim_noinit.ram                                                                                  |                                             static_region_xdma_0_0_blk_mem_gen_prim_wrapper_546 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             genblk1[2].u_buffermem                                                                                       |                                        static_region_xdma_0_0_xdma_v3_1_1_blk_mem_64_reg_be__18 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               U0                                                                                                         |                                                   static_region_xdma_0_0_blk_mem_gen_v8_3_6__18 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                 inst_blk_mem_gen                                                                                         |                                             static_region_xdma_0_0_blk_mem_gen_v8_3_6_synth_537 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                                                   |                                                      static_region_xdma_0_0_blk_mem_gen_top_538 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                     valid.cstr                                                                                           |                                             static_region_xdma_0_0_blk_mem_gen_generic_cstr_539 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                       ramloop[0].ram.r                                                                                   |                                               static_region_xdma_0_0_blk_mem_gen_prim_width_540 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                         prim_noinit.ram                                                                                  |                                             static_region_xdma_0_0_blk_mem_gen_prim_wrapper_541 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             genblk1[3].u_buffermem                                                                                       |                                        static_region_xdma_0_0_xdma_v3_1_1_blk_mem_64_reg_be__19 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               U0                                                                                                         |                                                   static_region_xdma_0_0_blk_mem_gen_v8_3_6__19 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                 inst_blk_mem_gen                                                                                         |                                             static_region_xdma_0_0_blk_mem_gen_v8_3_6_synth_532 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                                                   |                                                      static_region_xdma_0_0_blk_mem_gen_top_533 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                     valid.cstr                                                                                           |                                             static_region_xdma_0_0_blk_mem_gen_generic_cstr_534 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                       ramloop[0].ram.r                                                                                   |                                               static_region_xdma_0_0_blk_mem_gen_prim_width_535 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                         prim_noinit.ram                                                                                  |                                             static_region_xdma_0_0_blk_mem_gen_prim_wrapper_536 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|           gen_c2h_bram.C2H_DAT2_FIFO                                                                                     |                                     static_region_xdma_0_0_xdma_v3_1_1_dma_bram_wrap__xdcDup__3 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|             (gen_c2h_bram.C2H_DAT2_FIFO)                                                                                 |                                     static_region_xdma_0_0_xdma_v3_1_1_dma_bram_wrap__xdcDup__3 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|             genblk1[0].u_buffermem                                                                                       |                                        static_region_xdma_0_0_xdma_v3_1_1_blk_mem_64_reg_be__12 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               U0                                                                                                         |                                                   static_region_xdma_0_0_blk_mem_gen_v8_3_6__12 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                 inst_blk_mem_gen                                                                                         |                                             static_region_xdma_0_0_blk_mem_gen_v8_3_6_synth_527 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                                                   |                                                      static_region_xdma_0_0_blk_mem_gen_top_528 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                     valid.cstr                                                                                           |                                             static_region_xdma_0_0_blk_mem_gen_generic_cstr_529 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                       ramloop[0].ram.r                                                                                   |                                               static_region_xdma_0_0_blk_mem_gen_prim_width_530 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                         prim_noinit.ram                                                                                  |                                             static_region_xdma_0_0_blk_mem_gen_prim_wrapper_531 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             genblk1[1].u_buffermem                                                                                       |                                        static_region_xdma_0_0_xdma_v3_1_1_blk_mem_64_reg_be__13 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               U0                                                                                                         |                                                   static_region_xdma_0_0_blk_mem_gen_v8_3_6__13 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                 inst_blk_mem_gen                                                                                         |                                             static_region_xdma_0_0_blk_mem_gen_v8_3_6_synth_522 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                                                   |                                                      static_region_xdma_0_0_blk_mem_gen_top_523 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                     valid.cstr                                                                                           |                                             static_region_xdma_0_0_blk_mem_gen_generic_cstr_524 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                       ramloop[0].ram.r                                                                                   |                                               static_region_xdma_0_0_blk_mem_gen_prim_width_525 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                         prim_noinit.ram                                                                                  |                                             static_region_xdma_0_0_blk_mem_gen_prim_wrapper_526 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             genblk1[2].u_buffermem                                                                                       |                                        static_region_xdma_0_0_xdma_v3_1_1_blk_mem_64_reg_be__14 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               U0                                                                                                         |                                                   static_region_xdma_0_0_blk_mem_gen_v8_3_6__14 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                 inst_blk_mem_gen                                                                                         |                                             static_region_xdma_0_0_blk_mem_gen_v8_3_6_synth_517 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                                                   |                                                      static_region_xdma_0_0_blk_mem_gen_top_518 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                     valid.cstr                                                                                           |                                             static_region_xdma_0_0_blk_mem_gen_generic_cstr_519 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                       ramloop[0].ram.r                                                                                   |                                               static_region_xdma_0_0_blk_mem_gen_prim_width_520 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                         prim_noinit.ram                                                                                  |                                             static_region_xdma_0_0_blk_mem_gen_prim_wrapper_521 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             genblk1[3].u_buffermem                                                                                       |                                        static_region_xdma_0_0_xdma_v3_1_1_blk_mem_64_reg_be__15 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               U0                                                                                                         |                                                   static_region_xdma_0_0_blk_mem_gen_v8_3_6__15 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                 inst_blk_mem_gen                                                                                         |                                             static_region_xdma_0_0_blk_mem_gen_v8_3_6_synth_512 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                                                   |                                                      static_region_xdma_0_0_blk_mem_gen_top_513 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                     valid.cstr                                                                                           |                                             static_region_xdma_0_0_blk_mem_gen_generic_cstr_514 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                       ramloop[0].ram.r                                                                                   |                                               static_region_xdma_0_0_blk_mem_gen_prim_width_515 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                         prim_noinit.ram                                                                                  |                                             static_region_xdma_0_0_blk_mem_gen_prim_wrapper_516 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|           gen_c2h_bram.C2H_DAT3_FIFO                                                                                     |                                     static_region_xdma_0_0_xdma_v3_1_1_dma_bram_wrap__xdcDup__4 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|             (gen_c2h_bram.C2H_DAT3_FIFO)                                                                                 |                                     static_region_xdma_0_0_xdma_v3_1_1_dma_bram_wrap__xdcDup__4 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|             genblk1[0].u_buffermem                                                                                       |                                         static_region_xdma_0_0_xdma_v3_1_1_blk_mem_64_reg_be__8 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               U0                                                                                                         |                                                    static_region_xdma_0_0_blk_mem_gen_v8_3_6__8 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                 inst_blk_mem_gen                                                                                         |                                             static_region_xdma_0_0_blk_mem_gen_v8_3_6_synth_507 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                                                   |                                                      static_region_xdma_0_0_blk_mem_gen_top_508 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                     valid.cstr                                                                                           |                                             static_region_xdma_0_0_blk_mem_gen_generic_cstr_509 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                       ramloop[0].ram.r                                                                                   |                                               static_region_xdma_0_0_blk_mem_gen_prim_width_510 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                         prim_noinit.ram                                                                                  |                                             static_region_xdma_0_0_blk_mem_gen_prim_wrapper_511 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             genblk1[1].u_buffermem                                                                                       |                                         static_region_xdma_0_0_xdma_v3_1_1_blk_mem_64_reg_be__9 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               U0                                                                                                         |                                                    static_region_xdma_0_0_blk_mem_gen_v8_3_6__9 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                 inst_blk_mem_gen                                                                                         |                                             static_region_xdma_0_0_blk_mem_gen_v8_3_6_synth_502 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                                                   |                                                      static_region_xdma_0_0_blk_mem_gen_top_503 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                     valid.cstr                                                                                           |                                             static_region_xdma_0_0_blk_mem_gen_generic_cstr_504 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                       ramloop[0].ram.r                                                                                   |                                               static_region_xdma_0_0_blk_mem_gen_prim_width_505 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                         prim_noinit.ram                                                                                  |                                             static_region_xdma_0_0_blk_mem_gen_prim_wrapper_506 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             genblk1[2].u_buffermem                                                                                       |                                        static_region_xdma_0_0_xdma_v3_1_1_blk_mem_64_reg_be__10 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               U0                                                                                                         |                                                   static_region_xdma_0_0_blk_mem_gen_v8_3_6__10 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                 inst_blk_mem_gen                                                                                         |                                             static_region_xdma_0_0_blk_mem_gen_v8_3_6_synth_497 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                                                   |                                                      static_region_xdma_0_0_blk_mem_gen_top_498 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                     valid.cstr                                                                                           |                                             static_region_xdma_0_0_blk_mem_gen_generic_cstr_499 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                       ramloop[0].ram.r                                                                                   |                                               static_region_xdma_0_0_blk_mem_gen_prim_width_500 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                         prim_noinit.ram                                                                                  |                                             static_region_xdma_0_0_blk_mem_gen_prim_wrapper_501 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             genblk1[3].u_buffermem                                                                                       |                                        static_region_xdma_0_0_xdma_v3_1_1_blk_mem_64_reg_be__11 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               U0                                                                                                         |                                                   static_region_xdma_0_0_blk_mem_gen_v8_3_6__11 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                 inst_blk_mem_gen                                                                                         |                                             static_region_xdma_0_0_blk_mem_gen_v8_3_6_synth_492 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                                                   |                                                      static_region_xdma_0_0_blk_mem_gen_top_493 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                     valid.cstr                                                                                           |                                             static_region_xdma_0_0_blk_mem_gen_generic_cstr_494 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                       ramloop[0].ram.r                                                                                   |                                               static_region_xdma_0_0_blk_mem_gen_prim_width_495 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                         prim_noinit.ram                                                                                  |                                             static_region_xdma_0_0_blk_mem_gen_prim_wrapper_496 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|           gen_h2c_bram.H2C_DAT0_FIFO                                                                                     |                                     static_region_xdma_0_0_xdma_v3_1_1_dma_bram_wrap__xdcDup__5 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|             (gen_h2c_bram.H2C_DAT0_FIFO)                                                                                 |                                     static_region_xdma_0_0_xdma_v3_1_1_dma_bram_wrap__xdcDup__5 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|             genblk1[0].u_buffermem                                                                                       |                                        static_region_xdma_0_0_xdma_v3_1_1_blk_mem_64_reg_be__36 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               U0                                                                                                         |                                                   static_region_xdma_0_0_blk_mem_gen_v8_3_6__36 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                 inst_blk_mem_gen                                                                                         |                                             static_region_xdma_0_0_blk_mem_gen_v8_3_6_synth_487 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                                                   |                                                      static_region_xdma_0_0_blk_mem_gen_top_488 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                     valid.cstr                                                                                           |                                             static_region_xdma_0_0_blk_mem_gen_generic_cstr_489 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                       ramloop[0].ram.r                                                                                   |                                               static_region_xdma_0_0_blk_mem_gen_prim_width_490 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                         prim_noinit.ram                                                                                  |                                             static_region_xdma_0_0_blk_mem_gen_prim_wrapper_491 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             genblk1[1].u_buffermem                                                                                       |                                        static_region_xdma_0_0_xdma_v3_1_1_blk_mem_64_reg_be__37 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               U0                                                                                                         |                                                   static_region_xdma_0_0_blk_mem_gen_v8_3_6__37 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                 inst_blk_mem_gen                                                                                         |                                             static_region_xdma_0_0_blk_mem_gen_v8_3_6_synth_482 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                                                   |                                                      static_region_xdma_0_0_blk_mem_gen_top_483 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                     valid.cstr                                                                                           |                                             static_region_xdma_0_0_blk_mem_gen_generic_cstr_484 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                       ramloop[0].ram.r                                                                                   |                                               static_region_xdma_0_0_blk_mem_gen_prim_width_485 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                         prim_noinit.ram                                                                                  |                                             static_region_xdma_0_0_blk_mem_gen_prim_wrapper_486 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             genblk1[2].u_buffermem                                                                                       |                                        static_region_xdma_0_0_xdma_v3_1_1_blk_mem_64_reg_be__38 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               U0                                                                                                         |                                                   static_region_xdma_0_0_blk_mem_gen_v8_3_6__38 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                 inst_blk_mem_gen                                                                                         |                                             static_region_xdma_0_0_blk_mem_gen_v8_3_6_synth_477 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                                                   |                                                      static_region_xdma_0_0_blk_mem_gen_top_478 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                     valid.cstr                                                                                           |                                             static_region_xdma_0_0_blk_mem_gen_generic_cstr_479 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                       ramloop[0].ram.r                                                                                   |                                               static_region_xdma_0_0_blk_mem_gen_prim_width_480 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                         prim_noinit.ram                                                                                  |                                             static_region_xdma_0_0_blk_mem_gen_prim_wrapper_481 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             genblk1[3].u_buffermem                                                                                       |                                            static_region_xdma_0_0_xdma_v3_1_1_blk_mem_64_reg_be |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               U0                                                                                                         |                                                       static_region_xdma_0_0_blk_mem_gen_v8_3_6 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                 inst_blk_mem_gen                                                                                         |                                             static_region_xdma_0_0_blk_mem_gen_v8_3_6_synth_472 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                                                   |                                                      static_region_xdma_0_0_blk_mem_gen_top_473 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                     valid.cstr                                                                                           |                                             static_region_xdma_0_0_blk_mem_gen_generic_cstr_474 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                       ramloop[0].ram.r                                                                                   |                                               static_region_xdma_0_0_blk_mem_gen_prim_width_475 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                         prim_noinit.ram                                                                                  |                                             static_region_xdma_0_0_blk_mem_gen_prim_wrapper_476 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|           gen_h2c_bram.H2C_DAT1_FIFO                                                                                     |                                     static_region_xdma_0_0_xdma_v3_1_1_dma_bram_wrap__xdcDup__6 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|             (gen_h2c_bram.H2C_DAT1_FIFO)                                                                                 |                                     static_region_xdma_0_0_xdma_v3_1_1_dma_bram_wrap__xdcDup__6 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|             genblk1[0].u_buffermem                                                                                       |                                        static_region_xdma_0_0_xdma_v3_1_1_blk_mem_64_reg_be__32 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               U0                                                                                                         |                                                   static_region_xdma_0_0_blk_mem_gen_v8_3_6__32 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                 inst_blk_mem_gen                                                                                         |                                             static_region_xdma_0_0_blk_mem_gen_v8_3_6_synth_467 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                                                   |                                                      static_region_xdma_0_0_blk_mem_gen_top_468 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                     valid.cstr                                                                                           |                                             static_region_xdma_0_0_blk_mem_gen_generic_cstr_469 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                       ramloop[0].ram.r                                                                                   |                                               static_region_xdma_0_0_blk_mem_gen_prim_width_470 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                         prim_noinit.ram                                                                                  |                                             static_region_xdma_0_0_blk_mem_gen_prim_wrapper_471 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             genblk1[1].u_buffermem                                                                                       |                                        static_region_xdma_0_0_xdma_v3_1_1_blk_mem_64_reg_be__33 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               U0                                                                                                         |                                                   static_region_xdma_0_0_blk_mem_gen_v8_3_6__33 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                 inst_blk_mem_gen                                                                                         |                                             static_region_xdma_0_0_blk_mem_gen_v8_3_6_synth_462 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                                                   |                                                      static_region_xdma_0_0_blk_mem_gen_top_463 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                     valid.cstr                                                                                           |                                             static_region_xdma_0_0_blk_mem_gen_generic_cstr_464 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                       ramloop[0].ram.r                                                                                   |                                               static_region_xdma_0_0_blk_mem_gen_prim_width_465 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                         prim_noinit.ram                                                                                  |                                             static_region_xdma_0_0_blk_mem_gen_prim_wrapper_466 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             genblk1[2].u_buffermem                                                                                       |                                        static_region_xdma_0_0_xdma_v3_1_1_blk_mem_64_reg_be__34 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               U0                                                                                                         |                                                   static_region_xdma_0_0_blk_mem_gen_v8_3_6__34 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                 inst_blk_mem_gen                                                                                         |                                             static_region_xdma_0_0_blk_mem_gen_v8_3_6_synth_457 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                                                   |                                                      static_region_xdma_0_0_blk_mem_gen_top_458 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                     valid.cstr                                                                                           |                                             static_region_xdma_0_0_blk_mem_gen_generic_cstr_459 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                       ramloop[0].ram.r                                                                                   |                                               static_region_xdma_0_0_blk_mem_gen_prim_width_460 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                         prim_noinit.ram                                                                                  |                                             static_region_xdma_0_0_blk_mem_gen_prim_wrapper_461 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             genblk1[3].u_buffermem                                                                                       |                                        static_region_xdma_0_0_xdma_v3_1_1_blk_mem_64_reg_be__35 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               U0                                                                                                         |                                                   static_region_xdma_0_0_blk_mem_gen_v8_3_6__35 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                 inst_blk_mem_gen                                                                                         |                                             static_region_xdma_0_0_blk_mem_gen_v8_3_6_synth_452 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                                                   |                                                      static_region_xdma_0_0_blk_mem_gen_top_453 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                     valid.cstr                                                                                           |                                             static_region_xdma_0_0_blk_mem_gen_generic_cstr_454 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                       ramloop[0].ram.r                                                                                   |                                               static_region_xdma_0_0_blk_mem_gen_prim_width_455 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                         prim_noinit.ram                                                                                  |                                             static_region_xdma_0_0_blk_mem_gen_prim_wrapper_456 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|           gen_h2c_bram.H2C_DAT2_FIFO                                                                                     |                                     static_region_xdma_0_0_xdma_v3_1_1_dma_bram_wrap__xdcDup__7 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|             (gen_h2c_bram.H2C_DAT2_FIFO)                                                                                 |                                     static_region_xdma_0_0_xdma_v3_1_1_dma_bram_wrap__xdcDup__7 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|             genblk1[0].u_buffermem                                                                                       |                                        static_region_xdma_0_0_xdma_v3_1_1_blk_mem_64_reg_be__28 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               U0                                                                                                         |                                                   static_region_xdma_0_0_blk_mem_gen_v8_3_6__28 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                 inst_blk_mem_gen                                                                                         |                                             static_region_xdma_0_0_blk_mem_gen_v8_3_6_synth_447 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                                                   |                                                      static_region_xdma_0_0_blk_mem_gen_top_448 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                     valid.cstr                                                                                           |                                             static_region_xdma_0_0_blk_mem_gen_generic_cstr_449 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                       ramloop[0].ram.r                                                                                   |                                               static_region_xdma_0_0_blk_mem_gen_prim_width_450 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                         prim_noinit.ram                                                                                  |                                             static_region_xdma_0_0_blk_mem_gen_prim_wrapper_451 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             genblk1[1].u_buffermem                                                                                       |                                        static_region_xdma_0_0_xdma_v3_1_1_blk_mem_64_reg_be__29 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               U0                                                                                                         |                                                   static_region_xdma_0_0_blk_mem_gen_v8_3_6__29 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                 inst_blk_mem_gen                                                                                         |                                             static_region_xdma_0_0_blk_mem_gen_v8_3_6_synth_442 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                                                   |                                                      static_region_xdma_0_0_blk_mem_gen_top_443 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                     valid.cstr                                                                                           |                                             static_region_xdma_0_0_blk_mem_gen_generic_cstr_444 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                       ramloop[0].ram.r                                                                                   |                                               static_region_xdma_0_0_blk_mem_gen_prim_width_445 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                         prim_noinit.ram                                                                                  |                                             static_region_xdma_0_0_blk_mem_gen_prim_wrapper_446 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             genblk1[2].u_buffermem                                                                                       |                                        static_region_xdma_0_0_xdma_v3_1_1_blk_mem_64_reg_be__30 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               U0                                                                                                         |                                                   static_region_xdma_0_0_blk_mem_gen_v8_3_6__30 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                 inst_blk_mem_gen                                                                                         |                                             static_region_xdma_0_0_blk_mem_gen_v8_3_6_synth_437 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                                                   |                                                      static_region_xdma_0_0_blk_mem_gen_top_438 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                     valid.cstr                                                                                           |                                             static_region_xdma_0_0_blk_mem_gen_generic_cstr_439 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                       ramloop[0].ram.r                                                                                   |                                               static_region_xdma_0_0_blk_mem_gen_prim_width_440 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                         prim_noinit.ram                                                                                  |                                             static_region_xdma_0_0_blk_mem_gen_prim_wrapper_441 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             genblk1[3].u_buffermem                                                                                       |                                        static_region_xdma_0_0_xdma_v3_1_1_blk_mem_64_reg_be__31 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               U0                                                                                                         |                                                   static_region_xdma_0_0_blk_mem_gen_v8_3_6__31 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                 inst_blk_mem_gen                                                                                         |                                             static_region_xdma_0_0_blk_mem_gen_v8_3_6_synth_432 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                                                   |                                                      static_region_xdma_0_0_blk_mem_gen_top_433 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                     valid.cstr                                                                                           |                                             static_region_xdma_0_0_blk_mem_gen_generic_cstr_434 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                       ramloop[0].ram.r                                                                                   |                                               static_region_xdma_0_0_blk_mem_gen_prim_width_435 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                         prim_noinit.ram                                                                                  |                                             static_region_xdma_0_0_blk_mem_gen_prim_wrapper_436 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|           gen_h2c_bram.H2C_DAT3_FIFO                                                                                     |                                                static_region_xdma_0_0_xdma_v3_1_1_dma_bram_wrap |         Static |            - |          0 |          0 |       0 |    0 |      0 |      4 |      0 |    0 |            0 |
|             (gen_h2c_bram.H2C_DAT3_FIFO)                                                                                 |                                                static_region_xdma_0_0_xdma_v3_1_1_dma_bram_wrap |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|             genblk1[0].u_buffermem                                                                                       |                                        static_region_xdma_0_0_xdma_v3_1_1_blk_mem_64_reg_be__24 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               U0                                                                                                         |                                                   static_region_xdma_0_0_blk_mem_gen_v8_3_6__24 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                 inst_blk_mem_gen                                                                                         |                                             static_region_xdma_0_0_blk_mem_gen_v8_3_6_synth_427 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                                                   |                                                      static_region_xdma_0_0_blk_mem_gen_top_428 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                     valid.cstr                                                                                           |                                             static_region_xdma_0_0_blk_mem_gen_generic_cstr_429 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                       ramloop[0].ram.r                                                                                   |                                               static_region_xdma_0_0_blk_mem_gen_prim_width_430 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                         prim_noinit.ram                                                                                  |                                             static_region_xdma_0_0_blk_mem_gen_prim_wrapper_431 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             genblk1[1].u_buffermem                                                                                       |                                        static_region_xdma_0_0_xdma_v3_1_1_blk_mem_64_reg_be__25 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               U0                                                                                                         |                                                   static_region_xdma_0_0_blk_mem_gen_v8_3_6__25 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                 inst_blk_mem_gen                                                                                         |                                             static_region_xdma_0_0_blk_mem_gen_v8_3_6_synth_422 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                                                   |                                                      static_region_xdma_0_0_blk_mem_gen_top_423 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                     valid.cstr                                                                                           |                                             static_region_xdma_0_0_blk_mem_gen_generic_cstr_424 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                       ramloop[0].ram.r                                                                                   |                                               static_region_xdma_0_0_blk_mem_gen_prim_width_425 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                         prim_noinit.ram                                                                                  |                                             static_region_xdma_0_0_blk_mem_gen_prim_wrapper_426 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             genblk1[2].u_buffermem                                                                                       |                                        static_region_xdma_0_0_xdma_v3_1_1_blk_mem_64_reg_be__26 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               U0                                                                                                         |                                                   static_region_xdma_0_0_blk_mem_gen_v8_3_6__26 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                 inst_blk_mem_gen                                                                                         |                                             static_region_xdma_0_0_blk_mem_gen_v8_3_6_synth_417 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                                                   |                                                      static_region_xdma_0_0_blk_mem_gen_top_418 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                     valid.cstr                                                                                           |                                             static_region_xdma_0_0_blk_mem_gen_generic_cstr_419 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                       ramloop[0].ram.r                                                                                   |                                               static_region_xdma_0_0_blk_mem_gen_prim_width_420 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                         prim_noinit.ram                                                                                  |                                             static_region_xdma_0_0_blk_mem_gen_prim_wrapper_421 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|             genblk1[3].u_buffermem                                                                                       |                                        static_region_xdma_0_0_xdma_v3_1_1_blk_mem_64_reg_be__27 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|               U0                                                                                                         |                                                   static_region_xdma_0_0_blk_mem_gen_v8_3_6__27 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                 inst_blk_mem_gen                                                                                         |                                                 static_region_xdma_0_0_blk_mem_gen_v8_3_6_synth |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                                                   |                                                          static_region_xdma_0_0_blk_mem_gen_top |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                     valid.cstr                                                                                           |                                                 static_region_xdma_0_0_blk_mem_gen_generic_cstr |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                       ramloop[0].ram.r                                                                                   |                                                   static_region_xdma_0_0_blk_mem_gen_prim_width |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|                         prim_noinit.ram                                                                                  |                                                 static_region_xdma_0_0_blk_mem_gen_prim_wrapper |         Static |            - |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|         udma_wrapper                                                                                                     |                                                 static_region_xdma_0_0_xdma_v3_1_1_udma_wrapper |         Static |            - |      36252 |      32416 |    3834 |    2 |  32645 |     14 |      0 |    0 |            0 |
|           (udma_wrapper)                                                                                                 |                                                 static_region_xdma_0_0_xdma_v3_1_1_udma_wrapper |         Static |            - |          0 |          0 |       0 |    0 |     33 |      0 |      0 |    0 |            0 |
|           dma_top                                                                                                        |                                                     static_region_xdma_0_0_xdma_v3_1_1_udma_top |         Static |            - |      36252 |      32416 |    3834 |    2 |  32612 |     14 |      0 |    0 |            0 |
|             (dma_top)                                                                                                    |                                                     static_region_xdma_0_0_xdma_v3_1_1_udma_top |         Static |            - |          0 |          0 |       0 |    0 |     35 |      0 |      0 |    0 |            0 |
|             axi4mm_bridge_top_inst                                                                                       |                                            static_region_xdma_0_0_xdma_v3_1_1_axi4mm_bridge_top |         Static |            - |       1534 |       1322 |     212 |    0 |   1452 |      0 |      0 |    0 |            0 |
|               axi4mm_axi_mm_master_top_inst                                                                              |                                static_region_xdma_0_0_xdma_v3_1_1_axi4mm_axi_mm_master_top_br_v |         Static |            - |       1474 |       1262 |     212 |    0 |   1396 |      0 |      0 |    0 |            0 |
|                 (axi4mm_axi_mm_master_top_inst)                                                                          |                                static_region_xdma_0_0_xdma_v3_1_1_axi4mm_axi_mm_master_top_br_v |         Static |            - |          6 |          6 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|                 axi4mm_axi_mm_master_rd                                                                                  |                                        static_region_xdma_0_0_xdma_v3_1_1_axi_mm_master_rd_br_v |         Static |            - |        549 |        497 |      52 |    0 |    610 |      0 |      0 |    0 |            0 |
|                 axi4mm_axi_mm_master_wr_inst                                                                             |                                        static_region_xdma_0_0_xdma_v3_1_1_axi_mm_master_wr_br_v |         Static |            - |        259 |        189 |      70 |    0 |    135 |      0 |      0 |    0 |            0 |
|                 axi4mm_axi_str_masterbr_rdtlp_inst                                                                       |                                  static_region_xdma_0_0_xdma_v3_1_1_axi_str_masterbr_rdtlp_br_v |         Static |            - |        531 |        441 |      90 |    0 |    271 |      0 |      0 |    0 |            0 |
|                 axi4mm_axi_str_masterbridge_wrrd_inst                                                                    |                                   static_region_xdma_0_0_xdma_v3_1_1_axi_str_masterbr_wrrd_br_v |         Static |            - |        130 |        130 |       0 |    0 |    364 |      0 |      0 |    0 |            0 |
|               axi4mm_axi_mm_master_top_soft_dma_inst                                                                     |                                static_region_xdma_0_0_xdma_v3_1_1_axi4mm_axi_mm_master_top_soft |         Static |            - |         61 |         61 |       0 |    0 |     56 |      0 |      0 |    0 |            0 |
|             base                                                                                                         |                                                     static_region_xdma_0_0_xdma_v3_1_1_dma_base |         Static |            - |       1080 |        984 |      96 |    0 |   1226 |      1 |      0 |    0 |            0 |
|               CFG_INST                                                                                                   |                                                      static_region_xdma_0_0_xdma_v3_1_1_vul_cfg |         Static |            - |        391 |        391 |       0 |    0 |    398 |      0 |      0 |    0 |            0 |
|               IRQ_INST                                                                                                   |                                                      static_region_xdma_0_0_xdma_v3_1_1_vul_irq |         Static |            - |        488 |        488 |       0 |    0 |    604 |      1 |      0 |    0 |            0 |
|                 (IRQ_INST)                                                                                               |                                                      static_region_xdma_0_0_xdma_v3_1_1_vul_irq |         Static |            - |        286 |        286 |       0 |    0 |    311 |      0 |      0 |    0 |            0 |
|                 arbirq                                                                                                   |                                     static_region_xdma_0_0_xdma_v3_1_1_arbblock__parameterized2 |         Static |            - |         76 |         76 |       0 |    0 |     56 |      0 |      0 |    0 |            0 |
|                   genarb[0].inst                                                                                         |                                   static_region_xdma_0_0_xdma_v3_1_1_arbentity__parameterized16 |         Static |            - |          3 |          3 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|                   genarb[1].inst                                                                                         |                                   static_region_xdma_0_0_xdma_v3_1_1_arbentity__parameterized17 |         Static |            - |          8 |          8 |       0 |    0 |      7 |      0 |      0 |    0 |            0 |
|                   genarb[2].inst                                                                                         |                                   static_region_xdma_0_0_xdma_v3_1_1_arbentity__parameterized18 |         Static |            - |          9 |          9 |       0 |    0 |      7 |      0 |      0 |    0 |            0 |
|                   genarb[3].inst                                                                                         |                                   static_region_xdma_0_0_xdma_v3_1_1_arbentity__parameterized19 |         Static |            - |          8 |          8 |       0 |    0 |      7 |      0 |      0 |    0 |            0 |
|                   genarb[4].inst                                                                                         |                                   static_region_xdma_0_0_xdma_v3_1_1_arbentity__parameterized20 |         Static |            - |          8 |          8 |       0 |    0 |      7 |      0 |      0 |    0 |            0 |
|                   genarb[5].inst                                                                                         |                                   static_region_xdma_0_0_xdma_v3_1_1_arbentity__parameterized21 |         Static |            - |         10 |         10 |       0 |    0 |      7 |      0 |      0 |    0 |            0 |
|                   genarb[6].inst                                                                                         |                                   static_region_xdma_0_0_xdma_v3_1_1_arbentity__parameterized22 |         Static |            - |          9 |          9 |       0 |    0 |      7 |      0 |      0 |    0 |            0 |
|                   genarb[7].inst                                                                                         |                                   static_region_xdma_0_0_xdma_v3_1_1_arbentity__parameterized23 |         Static |            - |         10 |         10 |       0 |    0 |      7 |      0 |      0 |    0 |            0 |
|                   genarb[8].inst                                                                                         |                                   static_region_xdma_0_0_xdma_v3_1_1_arbentity__parameterized24 |         Static |            - |         11 |         11 |       0 |    0 |      7 |      0 |      0 |    0 |            0 |
|                 msix_req.pf0_msix_table                                                                                  |                                                    static_region_xdma_0_0_xdma_v3_1_1_udma_msix |         Static |            - |        126 |        126 |       0 |    0 |    237 |      1 |      0 |    0 |            0 |
|               TAR_BRDG                                                                                                   |                                                      static_region_xdma_0_0_xdma_v3_1_1_vul_tar |         Static |            - |         37 |         37 |       0 |    0 |    142 |      0 |      0 |    0 |            0 |
|               cq_axilt_slv                                                                                               |                                                static_region_xdma_0_0_xdma_v3_1_1_dma_axilt_slv |         Static |            - |        106 |         58 |      48 |    0 |     63 |      0 |      0 |    0 |            0 |
|                 (cq_axilt_slv)                                                                                           |                                                static_region_xdma_0_0_xdma_v3_1_1_dma_axilt_slv |         Static |            - |          7 |          7 |       0 |    0 |     43 |      0 |      0 |    0 |            0 |
|                 DAT_FIFO                                                                                                 |                              static_region_xdma_0_0_xdma_v3_1_1_GenericFIFO__parameterized4_642 |         Static |            - |         50 |         26 |      24 |    0 |      8 |      0 |      0 |    0 |            0 |
|                 REQ_FIFO                                                                                                 |                              static_region_xdma_0_0_xdma_v3_1_1_GenericFIFO__parameterized3_643 |         Static |            - |         49 |         25 |      24 |    0 |     12 |      0 |      0 |    0 |            0 |
|               usr_axilt_slv                                                                                              |                                            static_region_xdma_0_0_xdma_v3_1_1_dma_axilt_slv_641 |         Static |            - |         58 |         10 |      48 |    0 |     19 |      0 |      0 |    0 |            0 |
|                 (usr_axilt_slv)                                                                                          |                                            static_region_xdma_0_0_xdma_v3_1_1_dma_axilt_slv_641 |         Static |            - |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                 DAT_FIFO                                                                                                 |                                  static_region_xdma_0_0_xdma_v3_1_1_GenericFIFO__parameterized4 |         Static |            - |         28 |          4 |      24 |    0 |      8 |      0 |      0 |    0 |            0 |
|                 REQ_FIFO                                                                                                 |                                  static_region_xdma_0_0_xdma_v3_1_1_GenericFIFO__parameterized3 |         Static |            - |         30 |          6 |      24 |    0 |      8 |      0 |      0 |    0 |            0 |
|             dma_enable.aximm.dma_aximm                                                                                   |                                                    static_region_xdma_0_0_xdma_v3_1_1_dma_aximm |         Static |            - |       4533 |       3872 |     659 |    2 |   1972 |      0 |      0 |    0 |            0 |
|               axi4mm_axi_mm_master_rd                                                                                    |                                    static_region_xdma_0_0_xdma_v3_1_1_axi_mm_master_omulti_rd_v |         Static |            - |        366 |        139 |     227 |    0 |    208 |      0 |      0 |    0 |            0 |
|               axi4mm_axi_mm_master_wr                                                                                    |                                    static_region_xdma_0_0_xdma_v3_1_1_axi_mm_master_omulti_wr_v |         Static |            - |       3896 |       3590 |     304 |    2 |   1543 |      0 |      0 |    0 |            0 |
|                 (axi4mm_axi_mm_master_wr)                                                                                |                                    static_region_xdma_0_0_xdma_v3_1_1_axi_mm_master_omulti_wr_v |         Static |            - |       3665 |       3535 |     128 |    2 |   1489 |      0 |      0 |    0 |            0 |
|                 WPL_FIFO                                                                                                 |                                              static_region_xdma_0_0_xdma_v3_1_1_GenericFIFOHead |         Static |            - |         74 |         50 |      24 |    0 |     42 |      0 |      0 |    0 |            0 |
|                 WTLP_DAT_FIFO                                                                                            |                                              static_region_xdma_0_0_xdma_v3_1_1_GenericFIFO_640 |         Static |            - |        157 |          5 |     152 |    0 |     12 |      0 |      0 |    0 |            0 |
|               axidma_rrq_arb                                                                                             |                                               static_region_xdma_0_0_xdma_v3_1_1_axidma_dcarb_v |         Static |            - |        119 |         63 |      56 |    0 |    103 |      0 |      0 |    0 |            0 |
|                 Fifowhead.fifoInfo                                                                                       |                                             static_region_xdma_0_0_xdma_v3_1_1_GenericFIFOAsync |         Static |            - |        116 |         60 |      56 |    0 |     91 |      0 |      0 |    0 |            0 |
|                 arbchnls                                                                                                 |                                                 static_region_xdma_0_0_xdma_v3_1_1_arbblock_635 |         Static |            - |          3 |          3 |       0 |    0 |     12 |      0 |      0 |    0 |            0 |
|                   genarb[0].inst                                                                                         |                                                static_region_xdma_0_0_xdma_v3_1_1_arbentity_636 |         Static |            - |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                   genarb[1].inst                                                                                         |                                static_region_xdma_0_0_xdma_v3_1_1_arbentity__parameterized0_637 |         Static |            - |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                   genarb[2].inst                                                                                         |                                static_region_xdma_0_0_xdma_v3_1_1_arbentity__parameterized1_638 |         Static |            - |          1 |          1 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                   genarb[3].inst                                                                                         |                                static_region_xdma_0_0_xdma_v3_1_1_arbentity__parameterized2_639 |         Static |            - |          2 |          2 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|               axidma_wrq_arb                                                                                             |                               static_region_xdma_0_0_xdma_v3_1_1_axidma_dcarb_v__parameterized0 |         Static |            - |        152 |         80 |      72 |    0 |    118 |      0 |      0 |    0 |            0 |
|                 Fifowhead.fifoInfo                                                                                       |                             static_region_xdma_0_0_xdma_v3_1_1_GenericFIFOAsync__parameterized0 |         Static |            - |        149 |         77 |      72 |    0 |    106 |      0 |      0 |    0 |            0 |
|                 arbchnls                                                                                                 |                                                 static_region_xdma_0_0_xdma_v3_1_1_arbblock_630 |         Static |            - |          3 |          3 |       0 |    0 |     12 |      0 |      0 |    0 |            0 |
|                   genarb[0].inst                                                                                         |                                                static_region_xdma_0_0_xdma_v3_1_1_arbentity_631 |         Static |            - |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                   genarb[1].inst                                                                                         |                                static_region_xdma_0_0_xdma_v3_1_1_arbentity__parameterized0_632 |         Static |            - |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                   genarb[2].inst                                                                                         |                                static_region_xdma_0_0_xdma_v3_1_1_arbentity__parameterized1_633 |         Static |            - |          1 |          1 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                   genarb[3].inst                                                                                         |                                static_region_xdma_0_0_xdma_v3_1_1_arbentity__parameterized2_634 |         Static |            - |          2 |          2 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|             dma_enable.vul_dma                                                                                           |                                                      static_region_xdma_0_0_xdma_v3_1_1_vul_top |         Static |            - |      20536 |      18336 |    2200 |    0 |  21883 |      8 |      0 |    0 |            0 |
|               (dma_enable.vul_dma)                                                                                       |                                                      static_region_xdma_0_0_xdma_v3_1_1_vul_top |         Static |            - |          1 |          1 |       0 |    0 |     71 |      0 |      0 |    0 |            0 |
|               RD                                                                                                         |                                     static_region_xdma_0_0_xdma_v3_1_1_vul_rdwr__parameterized0 |         Static |            - |       8406 |       7310 |    1096 |    0 |   9514 |      4 |      0 |    0 |            0 |
|                 gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                  |                                 static_region_xdma_0_0_xdma_v3_1_1_vul_rdwr_eng__parameterized3 |         Static |            - |       1828 |       1554 |     274 |    0 |   2230 |      1 |      0 |    0 |            0 |
|                   (gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST)                                                              |                                 static_region_xdma_0_0_xdma_v3_1_1_vul_rdwr_eng__parameterized3 |         Static |            - |       1307 |       1265 |      42 |    0 |   1799 |      1 |      0 |    0 |            0 |
|                   DSC_FIFO                                                                                               |                          static_region_xdma_0_0_xdma_v3_1_1_GenericFIFOHead__parameterized2_627 |         Static |            - |        223 |        127 |      96 |    0 |    174 |      0 |      0 |    0 |            0 |
|                   RRQ_FIFO                                                                                               |                          static_region_xdma_0_0_xdma_v3_1_1_GenericFIFOHead__parameterized1_628 |         Static |            - |        161 |         89 |      72 |    0 |    133 |      0 |      0 |    0 |            0 |
|                   WRQ_FIFO                                                                                               |                          static_region_xdma_0_0_xdma_v3_1_1_GenericFIFOHead__parameterized3_629 |         Static |            - |        137 |         73 |      64 |    0 |    124 |      0 |      0 |    0 |            0 |
|                 gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST                                                                  |                                 static_region_xdma_0_0_xdma_v3_1_1_vul_rdwr_eng__parameterized4 |         Static |            - |       2334 |       2060 |     274 |    0 |   2230 |      1 |      0 |    0 |            0 |
|                   (gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST)                                                              |                                 static_region_xdma_0_0_xdma_v3_1_1_vul_rdwr_eng__parameterized4 |         Static |            - |       1691 |       1649 |      42 |    0 |   1799 |      1 |      0 |    0 |            0 |
|                   DSC_FIFO                                                                                               |                          static_region_xdma_0_0_xdma_v3_1_1_GenericFIFOHead__parameterized2_624 |         Static |            - |        223 |        127 |      96 |    0 |    174 |      0 |      0 |    0 |            0 |
|                   RRQ_FIFO                                                                                               |                          static_region_xdma_0_0_xdma_v3_1_1_GenericFIFOHead__parameterized1_625 |         Static |            - |        166 |         94 |      72 |    0 |    133 |      0 |      0 |    0 |            0 |
|                   WRQ_FIFO                                                                                               |                          static_region_xdma_0_0_xdma_v3_1_1_GenericFIFOHead__parameterized3_626 |         Static |            - |        254 |        190 |      64 |    0 |    124 |      0 |      0 |    0 |            0 |
|                 gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST                                                                  |                                 static_region_xdma_0_0_xdma_v3_1_1_vul_rdwr_eng__parameterized5 |         Static |            - |       2102 |       1828 |     274 |    0 |   2244 |      1 |      0 |    0 |            0 |
|                   (gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST)                                                              |                                 static_region_xdma_0_0_xdma_v3_1_1_vul_rdwr_eng__parameterized5 |         Static |            - |       1434 |       1392 |      42 |    0 |   1813 |      1 |      0 |    0 |            0 |
|                   DSC_FIFO                                                                                               |                          static_region_xdma_0_0_xdma_v3_1_1_GenericFIFOHead__parameterized2_621 |         Static |            - |        206 |        110 |      96 |    0 |    174 |      0 |      0 |    0 |            0 |
|                   RRQ_FIFO                                                                                               |                          static_region_xdma_0_0_xdma_v3_1_1_GenericFIFOHead__parameterized1_622 |         Static |            - |        339 |        267 |      72 |    0 |    133 |      0 |      0 |    0 |            0 |
|                   WRQ_FIFO                                                                                               |                          static_region_xdma_0_0_xdma_v3_1_1_GenericFIFOHead__parameterized3_623 |         Static |            - |        123 |         59 |      64 |    0 |    124 |      0 |      0 |    0 |            0 |
|                 gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST                                                                  |                                 static_region_xdma_0_0_xdma_v3_1_1_vul_rdwr_eng__parameterized6 |         Static |            - |       2142 |       1868 |     274 |    0 |   2810 |      1 |      0 |    0 |            0 |
|                   (gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST)                                                              |                                 static_region_xdma_0_0_xdma_v3_1_1_vul_rdwr_eng__parameterized6 |         Static |            - |       1285 |       1243 |      42 |    0 |   2379 |      1 |      0 |    0 |            0 |
|                   DSC_FIFO                                                                                               |                          static_region_xdma_0_0_xdma_v3_1_1_GenericFIFOHead__parameterized2_618 |         Static |            - |        222 |        126 |      96 |    0 |    174 |      0 |      0 |    0 |            0 |
|                   RRQ_FIFO                                                                                               |                          static_region_xdma_0_0_xdma_v3_1_1_GenericFIFOHead__parameterized1_619 |         Static |            - |        388 |        316 |      72 |    0 |    133 |      0 |      0 |    0 |            0 |
|                   WRQ_FIFO                                                                                               |                          static_region_xdma_0_0_xdma_v3_1_1_GenericFIFOHead__parameterized3_620 |         Static |            - |        247 |        183 |      64 |    0 |    124 |      0 |      0 |    0 |            0 |
|               WR                                                                                                         |                                                     static_region_xdma_0_0_xdma_v3_1_1_vul_rdwr |         Static |            - |       9017 |       7985 |    1032 |    0 |   8838 |      4 |      0 |    0 |            0 |
|                 (WR)                                                                                                     |                                                     static_region_xdma_0_0_xdma_v3_1_1_vul_rdwr |         Static |            - |          0 |          0 |       0 |    0 |     10 |      0 |      0 |    0 |            0 |
|                 gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                  |                                                 static_region_xdma_0_0_xdma_v3_1_1_vul_rdwr_eng |         Static |            - |       1715 |       1457 |     258 |    0 |   2048 |      1 |      0 |    0 |            0 |
|                   (gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST)                                                              |                                                 static_region_xdma_0_0_xdma_v3_1_1_vul_rdwr_eng |         Static |            - |       1033 |        991 |      42 |    0 |   1645 |      1 |      0 |    0 |            0 |
|                   DSC_FIFO                                                                                               |                          static_region_xdma_0_0_xdma_v3_1_1_GenericFIFOHead__parameterized2_615 |         Static |            - |        214 |        118 |      96 |    0 |    174 |      0 |      0 |    0 |            0 |
|                   RRQ_FIFO                                                                                               |                          static_region_xdma_0_0_xdma_v3_1_1_GenericFIFOHead__parameterized1_616 |         Static |            - |        138 |         82 |      56 |    0 |    105 |      0 |      0 |    0 |            0 |
|                   WRQ_FIFO                                                                                               |                          static_region_xdma_0_0_xdma_v3_1_1_GenericFIFOHead__parameterized3_617 |         Static |            - |        330 |        266 |      64 |    0 |    124 |      0 |      0 |    0 |            0 |
|                 gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST                                                                  |                                 static_region_xdma_0_0_xdma_v3_1_1_vul_rdwr_eng__parameterized0 |         Static |            - |       2147 |       1889 |     258 |    0 |   2048 |      1 |      0 |    0 |            0 |
|                   (gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST)                                                              |                                 static_region_xdma_0_0_xdma_v3_1_1_vul_rdwr_eng__parameterized0 |         Static |            - |       1477 |       1435 |      42 |    0 |   1645 |      1 |      0 |    0 |            0 |
|                   DSC_FIFO                                                                                               |                          static_region_xdma_0_0_xdma_v3_1_1_GenericFIFOHead__parameterized2_612 |         Static |            - |        214 |        118 |      96 |    0 |    174 |      0 |      0 |    0 |            0 |
|                   RRQ_FIFO                                                                                               |                          static_region_xdma_0_0_xdma_v3_1_1_GenericFIFOHead__parameterized1_613 |         Static |            - |        237 |        181 |      56 |    0 |    105 |      0 |      0 |    0 |            0 |
|                   WRQ_FIFO                                                                                               |                          static_region_xdma_0_0_xdma_v3_1_1_GenericFIFOHead__parameterized3_614 |         Static |            - |        219 |        155 |      64 |    0 |    124 |      0 |      0 |    0 |            0 |
|                 gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST                                                                  |                                 static_region_xdma_0_0_xdma_v3_1_1_vul_rdwr_eng__parameterized1 |         Static |            - |       1686 |       1428 |     258 |    0 |   2054 |      1 |      0 |    0 |            0 |
|                   (gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST)                                                              |                                 static_region_xdma_0_0_xdma_v3_1_1_vul_rdwr_eng__parameterized1 |         Static |            - |       1210 |       1168 |      42 |    0 |   1651 |      1 |      0 |    0 |            0 |
|                   DSC_FIFO                                                                                               |                          static_region_xdma_0_0_xdma_v3_1_1_GenericFIFOHead__parameterized2_609 |         Static |            - |        206 |        110 |      96 |    0 |    174 |      0 |      0 |    0 |            0 |
|                   RRQ_FIFO                                                                                               |                          static_region_xdma_0_0_xdma_v3_1_1_GenericFIFOHead__parameterized1_610 |         Static |            - |        122 |         66 |      56 |    0 |    105 |      0 |      0 |    0 |            0 |
|                   WRQ_FIFO                                                                                               |                          static_region_xdma_0_0_xdma_v3_1_1_GenericFIFOHead__parameterized3_611 |         Static |            - |        149 |         85 |      64 |    0 |    124 |      0 |      0 |    0 |            0 |
|                 gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST                                                                  |                                 static_region_xdma_0_0_xdma_v3_1_1_vul_rdwr_eng__parameterized2 |         Static |            - |       3470 |       3212 |     258 |    0 |   2678 |      1 |      0 |    0 |            0 |
|                   (gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST)                                                              |                                 static_region_xdma_0_0_xdma_v3_1_1_vul_rdwr_eng__parameterized2 |         Static |            - |       2847 |       2805 |      42 |    0 |   2275 |      1 |      0 |    0 |            0 |
|                   DSC_FIFO                                                                                               |                              static_region_xdma_0_0_xdma_v3_1_1_GenericFIFOHead__parameterized2 |         Static |            - |        214 |        118 |      96 |    0 |    174 |      0 |      0 |    0 |            0 |
|                   RRQ_FIFO                                                                                               |                          static_region_xdma_0_0_xdma_v3_1_1_GenericFIFOHead__parameterized1_608 |         Static |            - |        230 |        174 |      56 |    0 |    105 |      0 |      0 |    0 |            0 |
|                   WRQ_FIFO                                                                                               |                              static_region_xdma_0_0_xdma_v3_1_1_GenericFIFOHead__parameterized3 |         Static |            - |        179 |        115 |      64 |    0 |    124 |      0 |      0 |    0 |            0 |
|               dsc_eng.DSC                                                                                                |                                                  static_region_xdma_0_0_xdma_v3_1_1_vul_dsc_eng |         Static |            - |       3114 |       3042 |      72 |    0 |   3460 |      0 |      0 |    0 |            0 |
|                 (dsc_eng.DSC)                                                                                            |                                                  static_region_xdma_0_0_xdma_v3_1_1_vul_dsc_eng |         Static |            - |       2965 |       2965 |       0 |    0 |   3327 |      0 |      0 |    0 |            0 |
|                 RRQ_FIFO                                                                                                 |                              static_region_xdma_0_0_xdma_v3_1_1_GenericFIFOHead__parameterized1 |         Static |            - |        149 |         77 |      72 |    0 |    133 |      0 |      0 |    0 |            0 |
|             dma_enable.wb_eng.dma_pcie_wb_eng                                                                            |                                                   static_region_xdma_0_0_xdma_v3_1_1_dma_wb_eng |         Static |            - |        328 |        272 |      56 |    0 |    176 |      0 |      0 |    0 |            0 |
|               (dma_enable.wb_eng.dma_pcie_wb_eng)                                                                        |                                                   static_region_xdma_0_0_xdma_v3_1_1_dma_wb_eng |         Static |            - |        124 |        124 |       0 |    0 |     14 |      0 |      0 |    0 |            0 |
|               WB_CHNL_FIFO                                                                                               |                              static_region_xdma_0_0_xdma_v3_1_1_GenericFIFOHead__parameterized0 |         Static |            - |         24 |         16 |       8 |    0 |     15 |      0 |      0 |    0 |            0 |
|               WB_DAT_FIFO                                                                                                |                                  static_region_xdma_0_0_xdma_v3_1_1_GenericFIFO__parameterized0 |         Static |            - |         31 |          7 |      24 |    0 |     44 |      0 |      0 |    0 |            0 |
|               axidma_wb_arb                                                                                              |                               static_region_xdma_0_0_xdma_v3_1_1_axidma_dcarb_v__parameterized1 |         Static |            - |        149 |        125 |      24 |    0 |    103 |      0 |      0 |    0 |            0 |
|                 Fifowhead.fifoInfo                                                                                       |                             static_region_xdma_0_0_xdma_v3_1_1_GenericFIFOAsync__parameterized1 |         Static |            - |         41 |         17 |      24 |    0 |     47 |      0 |      0 |    0 |            0 |
|                 arbchnls                                                                                                 |                                     static_region_xdma_0_0_xdma_v3_1_1_arbblock__parameterized0 |         Static |            - |        108 |        108 |       0 |    0 |     56 |      0 |      0 |    0 |            0 |
|                   genarb[0].inst                                                                                         |                                    static_region_xdma_0_0_xdma_v3_1_1_arbentity__parameterized3 |         Static |            - |         14 |         14 |       0 |    0 |      7 |      0 |      0 |    0 |            0 |
|                   genarb[1].inst                                                                                         |                                    static_region_xdma_0_0_xdma_v3_1_1_arbentity__parameterized4 |         Static |            - |         13 |         13 |       0 |    0 |      7 |      0 |      0 |    0 |            0 |
|                   genarb[2].inst                                                                                         |                                    static_region_xdma_0_0_xdma_v3_1_1_arbentity__parameterized5 |         Static |            - |         14 |         14 |       0 |    0 |      7 |      0 |      0 |    0 |            0 |
|                   genarb[3].inst                                                                                         |                                    static_region_xdma_0_0_xdma_v3_1_1_arbentity__parameterized6 |         Static |            - |         12 |         12 |       0 |    0 |      7 |      0 |      0 |    0 |            0 |
|                   genarb[4].inst                                                                                         |                                    static_region_xdma_0_0_xdma_v3_1_1_arbentity__parameterized7 |         Static |            - |         11 |         11 |       0 |    0 |      7 |      0 |      0 |    0 |            0 |
|                   genarb[5].inst                                                                                         |                                    static_region_xdma_0_0_xdma_v3_1_1_arbentity__parameterized8 |         Static |            - |         14 |         14 |       0 |    0 |      7 |      0 |      0 |    0 |            0 |
|                   genarb[6].inst                                                                                         |                                    static_region_xdma_0_0_xdma_v3_1_1_arbentity__parameterized9 |         Static |            - |         17 |         17 |       0 |    0 |      7 |      0 |      0 |    0 |            0 |
|                   genarb[7].inst                                                                                         |                                   static_region_xdma_0_0_xdma_v3_1_1_arbentity__parameterized10 |         Static |            - |         14 |         14 |       0 |    0 |      7 |      0 |      0 |    0 |            0 |
|             dma_pcie_req                                                                                                 |                                                 static_region_xdma_0_0_xdma_v3_1_1_dma_pcie_req |         Static |            - |       8241 |       7630 |     611 |    0 |   5864 |      5 |      0 |    0 |            0 |
|               (dma_pcie_req)                                                                                             |                                                 static_region_xdma_0_0_xdma_v3_1_1_dma_pcie_req |         Static |            - |          7 |          7 |       0 |    0 |     13 |      0 |      0 |    0 |            0 |
|               TAG_FIFO_EVEN                                                                                              |                                  static_region_xdma_0_0_xdma_v3_1_1_GenericFIFO__parameterized1 |         Static |            - |         24 |         16 |       8 |    0 |     17 |      0 |      0 |    0 |            0 |
|               TAG_FIFO_ODD                                                                                               |                              static_region_xdma_0_0_xdma_v3_1_1_GenericFIFO__parameterized1_607 |         Static |            - |         29 |         21 |       8 |    0 |     17 |      0 |      0 |    0 |            0 |
|               axidma_rrq_arb                                                                                             |                               static_region_xdma_0_0_xdma_v3_1_1_axidma_dcarb_v__parameterized2 |         Static |            - |        118 |         46 |      72 |    0 |    129 |      0 |      0 |    0 |            0 |
|                 Fifowhead.fifoInfo                                                                                       |                             static_region_xdma_0_0_xdma_v3_1_1_GenericFIFOAsync__parameterized2 |         Static |            - |        112 |         40 |      72 |    0 |    109 |      0 |      0 |    0 |            0 |
|                 arbchnls                                                                                                 |                                     static_region_xdma_0_0_xdma_v3_1_1_arbblock__parameterized1 |         Static |            - |          6 |          6 |       0 |    0 |     20 |      0 |      0 |    0 |            0 |
|                   genarb[0].inst                                                                                         |                                   static_region_xdma_0_0_xdma_v3_1_1_arbentity__parameterized11 |         Static |            - |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|                   genarb[1].inst                                                                                         |                                   static_region_xdma_0_0_xdma_v3_1_1_arbentity__parameterized12 |         Static |            - |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|                   genarb[2].inst                                                                                         |                                   static_region_xdma_0_0_xdma_v3_1_1_arbentity__parameterized13 |         Static |            - |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|                   genarb[3].inst                                                                                         |                                   static_region_xdma_0_0_xdma_v3_1_1_arbentity__parameterized14 |         Static |            - |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|                   genarb[4].inst                                                                                         |                                   static_region_xdma_0_0_xdma_v3_1_1_arbentity__parameterized15 |         Static |            - |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|               axidma_wrq_arb                                                                                             |                               static_region_xdma_0_0_xdma_v3_1_1_axidma_dcarb_v__parameterized3 |         Static |            - |        128 |         56 |      72 |    0 |    121 |      0 |      0 |    0 |            0 |
|                 Fifowhead.fifoInfo                                                                                       |                             static_region_xdma_0_0_xdma_v3_1_1_GenericFIFOAsync__parameterized3 |         Static |            - |        121 |         49 |      72 |    0 |    109 |      0 |      0 |    0 |            0 |
|                 arbchnls                                                                                                 |                                                     static_region_xdma_0_0_xdma_v3_1_1_arbblock |         Static |            - |          7 |          7 |       0 |    0 |     12 |      0 |      0 |    0 |            0 |
|                   genarb[0].inst                                                                                         |                                                    static_region_xdma_0_0_xdma_v3_1_1_arbentity |         Static |            - |          1 |          1 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                   genarb[1].inst                                                                                         |                                    static_region_xdma_0_0_xdma_v3_1_1_arbentity__parameterized0 |         Static |            - |          1 |          1 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                   genarb[2].inst                                                                                         |                                    static_region_xdma_0_0_xdma_v3_1_1_arbentity__parameterized1 |         Static |            - |          2 |          2 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|                   genarb[3].inst                                                                                         |                                    static_region_xdma_0_0_xdma_v3_1_1_arbentity__parameterized2 |         Static |            - |          3 |          3 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|               dma_pcie_rc                                                                                                |                                                  static_region_xdma_0_0_xdma_v3_1_1_dma_pcie_rc |         Static |            - |       3340 |       3123 |     217 |    0 |   2876 |      5 |      0 |    0 |            0 |
|                 (dma_pcie_rc)                                                                                            |                                                  static_region_xdma_0_0_xdma_v3_1_1_dma_pcie_rc |         Static |            - |       3124 |       3083 |      41 |    0 |   2561 |      0 |      0 |    0 |            0 |
|                 u_dma_rc_mem_pfch                                                                                        |                                              static_region_xdma_0_0_xdma_v3_1_1_dma_rc_mem_pfch |         Static |            - |        216 |         40 |     176 |    0 |    315 |      0 |      0 |    0 |            0 |
|                 u_mem_rc                                                                                                 |                                         static_region_xdma_0_0_xdma_v3_1_1_mem_simple_dport_ram |         Static |            - |          1 |          1 |       0 |    0 |      0 |      5 |      0 |    0 |            0 |
|               dma_pcie_rq                                                                                                |                                                  static_region_xdma_0_0_xdma_v3_1_1_dma_pcie_rq |         Static |            - |       4595 |       4361 |     234 |    0 |   2691 |      0 |      0 |    0 |            0 |
|                 (dma_pcie_rq)                                                                                            |                                                  static_region_xdma_0_0_xdma_v3_1_1_dma_pcie_rq |         Static |            - |       3856 |       3838 |      18 |    0 |   2100 |      0 |      0 |    0 |            0 |
|                 RQ_FIFO                                                                                                  |                                             static_region_xdma_0_0_xdma_v3_1_1_GenericFIFOHead2 |         Static |            - |        461 |        461 |       0 |    0 |    568 |      0 |      0 |    0 |            0 |
|                 WTLP_DAT_FIFO                                                                                            |                                                  static_region_xdma_0_0_xdma_v3_1_1_GenericFIFO |         Static |            - |        197 |         45 |     152 |    0 |     12 |      0 |      0 |    0 |            0 |
|                 WTLP_HDR_FIFO                                                                                            |                                  static_region_xdma_0_0_xdma_v3_1_1_GenericFIFO__parameterized2 |         Static |            - |         82 |         18 |      64 |    0 |     11 |      0 |      0 |    0 |            0 |
|             reset_cntrlr                                                                                                 |                                 static_region_xdma_0_0_xdma_v3_1_1_axi4mm_axi_pcie_reset_cntrlr |         Static |            - |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|     xdma_0_axi_periph                                                                                                    |                                                               static_region_xdma_0_axi_periph_0 |         Static |            - |        149 |        149 |       0 |    0 |    144 |      0 |      0 |    0 |            0 |
|       m00_couplers                                                                                                       |                                                                        m00_couplers_imp_1LZ74YG |         Static |            - |         13 |         13 |       0 |    0 |     15 |      0 |      0 |    0 |            0 |
|         m00_regslice                                                                                                     |                                                                    static_region_m00_regslice_0 |         Static |            - |         13 |         13 |       0 |    0 |     15 |      0 |      0 |    0 |            0 |
|           inst                                                                                                           |                      static_region_m00_regslice_0_axi_register_slice_v2_1_13_axi_register_slice |         Static |            - |         13 |         13 |       0 |    0 |     15 |      0 |      0 |    0 |            0 |
|             ar_pipe                                                                                                      |                     static_region_m00_regslice_0_axi_register_slice_v2_1_13_axic_register_slice |         Static |            - |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|             aw_pipe                                                                                                      |                   static_region_m00_regslice_0_axi_register_slice_v2_1_13_axic_register_slice_0 |         Static |            - |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|             b_pipe                                                                                                       |     static_region_m00_regslice_0_axi_register_slice_v2_1_13_axic_register_slice__parameterized1 |         Static |            - |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|             r_pipe                                                                                                       |     static_region_m00_regslice_0_axi_register_slice_v2_1_13_axic_register_slice__parameterized2 |         Static |            - |          3 |          3 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|             w_pipe                                                                                                       |     static_region_m00_regslice_0_axi_register_slice_v2_1_13_axic_register_slice__parameterized0 |         Static |            - |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|       xbar                                                                                                               |                                                                            static_region_xbar_0 |         Static |            - |        136 |        136 |       0 |    0 |    129 |      0 |      0 |    0 |            0 |
|         inst                                                                                                             |                                          static_region_xbar_0_axi_crossbar_v2_1_14_axi_crossbar |         Static |            - |        136 |        136 |       0 |    0 |    129 |      0 |      0 |    0 |            0 |
|           gen_sasd.crossbar_sasd_0                                                                                       |                                         static_region_xbar_0_axi_crossbar_v2_1_14_crossbar_sasd |         Static |            - |        136 |        136 |       0 |    0 |    129 |      0 |      0 |    0 |            0 |
|             (gen_sasd.crossbar_sasd_0)                                                                                   |                                         static_region_xbar_0_axi_crossbar_v2_1_14_crossbar_sasd |         Static |            - |          0 |          0 |       0 |    0 |      7 |      0 |      0 |    0 |            0 |
|             addr_arbiter_inst                                                                                            |                                     static_region_xbar_0_axi_crossbar_v2_1_14_addr_arbiter_sasd |         Static |            - |         74 |         74 |       0 |    0 |     41 |      0 |      0 |    0 |            0 |
|             gen_decerr.decerr_slave_inst                                                                                 |                                          static_region_xbar_0_axi_crossbar_v2_1_14_decerr_slave |         Static |            - |          8 |          8 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|             reg_slice_r                                                                                                  |                             static_region_xbar_0_axi_register_slice_v2_1_13_axic_register_slice |         Static |            - |         54 |         54 |       0 |    0 |     72 |      0 |      0 |    0 |            0 |
|             splitter_ar                                                                                                  |                              static_region_xbar_0_axi_crossbar_v2_1_14_splitter__parameterized0 |         Static |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|             splitter_aw                                                                                                  |                                              static_region_xbar_0_axi_crossbar_v2_1_14_splitter |         Static |            - |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+----------------+--------------+------------+------------+---------+------+--------+--------+--------+------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


