<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Fri Aug 14 13:49:24 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     parallel_to_serial
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk_c]
            518 items scored, 116 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 0.403ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             count_reg_26__i5  (from clk_c +)
   Destination:    FD1P3AX    SP             data_reg_i0_i0  (to clk_c +)

   Delay:                   5.167ns  (30.8% logic, 69.2% route), 4 logic levels.

 Constraint Details:

      5.167ns data_path count_reg_26__i5 to data_reg_i0_i0 violates
      5.000ns delay constraint less
      0.236ns LCE_S requirement (totaling 4.764ns) by 0.403ns

 Path Details: count_reg_26__i5 to data_reg_i0_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367             CK to Q              count_reg_26__i5 (from clk_c)
Route         2   e 0.838                                  count_reg[5]
LUT4        ---     0.408              B to Z              i7_4_lut
Route         1   e 0.660                                  n18
LUT4        ---     0.408              B to Z              i9_4_lut
Route         1   e 0.660                                  n20
LUT4        ---     0.408              D to Z              i167_4_lut
Route        29   e 1.418                                  empty_next
                  --------
                    5.167  (30.8% logic, 69.2% route), 4 logic levels.


Error:  The following path violates requirements by 0.403ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             count_reg_26__i5  (from clk_c +)
   Destination:    FD1P3AX    SP             data_reg_i0_i1  (to clk_c +)

   Delay:                   5.167ns  (30.8% logic, 69.2% route), 4 logic levels.

 Constraint Details:

      5.167ns data_path count_reg_26__i5 to data_reg_i0_i1 violates
      5.000ns delay constraint less
      0.236ns LCE_S requirement (totaling 4.764ns) by 0.403ns

 Path Details: count_reg_26__i5 to data_reg_i0_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367             CK to Q              count_reg_26__i5 (from clk_c)
Route         2   e 0.838                                  count_reg[5]
LUT4        ---     0.408              B to Z              i7_4_lut
Route         1   e 0.660                                  n18
LUT4        ---     0.408              B to Z              i9_4_lut
Route         1   e 0.660                                  n20
LUT4        ---     0.408              D to Z              i167_4_lut
Route        29   e 1.418                                  empty_next
                  --------
                    5.167  (30.8% logic, 69.2% route), 4 logic levels.


Error:  The following path violates requirements by 0.403ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             count_reg_26__i5  (from clk_c +)
   Destination:    FD1P3AX    SP             data_reg_i0_i2  (to clk_c +)

   Delay:                   5.167ns  (30.8% logic, 69.2% route), 4 logic levels.

 Constraint Details:

      5.167ns data_path count_reg_26__i5 to data_reg_i0_i2 violates
      5.000ns delay constraint less
      0.236ns LCE_S requirement (totaling 4.764ns) by 0.403ns

 Path Details: count_reg_26__i5 to data_reg_i0_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367             CK to Q              count_reg_26__i5 (from clk_c)
Route         2   e 0.838                                  count_reg[5]
LUT4        ---     0.408              B to Z              i7_4_lut
Route         1   e 0.660                                  n18
LUT4        ---     0.408              B to Z              i9_4_lut
Route         1   e 0.660                                  n20
LUT4        ---     0.408              D to Z              i167_4_lut
Route        29   e 1.418                                  empty_next
                  --------
                    5.167  (30.8% logic, 69.2% route), 4 logic levels.

Warning: 5.403 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_c]                   |     5.000 ns|     5.403 ns|     4 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
empty_next                              |      29|     116|     99.00%
                                        |        |        |
n18                                     |       1|     116|     99.00%
                                        |        |        |
n20                                     |       1|     116|     99.00%
                                        |        |        |
count_reg[5]                            |       2|      29|     25.00%
                                        |        |        |
count_reg[6]                            |       2|      29|     25.00%
                                        |        |        |
count_reg[10]                           |       2|      29|     25.00%
                                        |        |        |
count_reg[13]                           |       2|      29|     25.00%
                                        |        |        |
--------------------------------------------------------------------------------


<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 116  Score: 40568

Constraints cover  518 paths, 42 nets, and 113 connections (66.1% coverage)


Peak memory: 60719104 bytes, TRCE: 1359872 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
