{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712207088165 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712207088166 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 04 00:04:48 2024 " "Processing started: Thu Apr 04 00:04:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712207088166 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712207088166 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c Lab5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c Lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712207088166 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712207088485 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712207088485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Divider " "Found entity 1: Divider" {  } { { "Divider.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/Divider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712207095073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712207095073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_Control " "Found entity 1: D_Control" {  } { { "D_Control.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/D_Control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712207095074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712207095074 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX MUX.sv " "Entity \"MUX\" obtained from \"MUX.sv\" instead of from Quartus Prime megafunction library" {  } { { "MUX.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/MUX.sv" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1712207095077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "MUX.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/MUX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712207095077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712207095077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftreg.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftreg " "Found entity 1: shiftreg" {  } { { "shiftreg.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/shiftreg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712207095079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712207095079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712207095081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712207095081 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Quotient QUOTIENT Lab5.sv(12) " "Verilog HDL Declaration information at Lab5.sv(12): object \"Quotient\" differs only in case from object \"QUOTIENT\" in the same scope" {  } { { "Lab5.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/Lab5.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712207095082 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Remainder REMAINDER Lab5.sv(13) " "Verilog HDL Declaration information at Lab5.sv(13): object \"Remainder\" differs only in case from object \"REMAINDER\" in the same scope" {  } { { "Lab5.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/Lab5.sv" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712207095082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab5 " "Found entity 1: Lab5" {  } { { "Lab5.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/Lab5.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712207095083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712207095083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitregister.sv 1 1 " "Found 1 design units, including 1 entities, in source file nbitregister.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NBitRegister " "Found entity 1: NBitRegister" {  } { { "NBitRegister.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/NBitRegister.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712207095084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712207095084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_ladder.sv 1 1 " "Found 1 design units, including 1 entities, in source file clk_ladder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clk_ladder " "Found entity 1: clk_ladder" {  } { { "clk_ladder.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/clk_ladder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712207095085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712207095085 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX Hex Controller.sv(7) " "Verilog HDL Declaration information at Controller.sv(7): object \"HEX\" differs only in case from object \"Hex\" in the same scope" {  } { { "Controller.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/Controller.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712207095087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/Controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712207095087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712207095087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four2one.sv 1 1 " "Found 1 design units, including 1 entities, in source file four2one.sv" { { "Info" "ISGN_ENTITY_NAME" "1 four2one " "Found entity 1: four2one" {  } { { "four2one.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/four2one.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712207095089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712207095089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/FSM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712207095091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712207095091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary2seven.sv 1 1 " "Found 1 design units, including 1 entities, in source file binary2seven.sv" { { "Info" "ISGN_ENTITY_NAME" "1 binary2seven " "Found entity 1: binary2seven" {  } { { "binary2seven.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/binary2seven.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712207095092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712207095092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statemachine.sv 1 1 " "Found 1 design units, including 1 entities, in source file statemachine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 StateMachine " "Found entity 1: StateMachine" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/StateMachine.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712207095094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712207095094 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab5 " "Elaborating entity \"Lab5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1712207095120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StateMachine StateMachine:A_B_Q_R_Display " "Elaborating entity \"StateMachine\" for hierarchy \"StateMachine:A_B_Q_R_Display\"" {  } { { "Lab5.sv" "A_B_Q_R_Display" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/Lab5.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712207095129 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A StateMachine.sv(18) " "Verilog HDL Always Construct warning at StateMachine.sv(18): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/StateMachine.sv" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1712207095130 "|Lab5|StateMachine:A_B_Q_R_Display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A StateMachine.sv(19) " "Verilog HDL Always Construct warning at StateMachine.sv(19): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/StateMachine.sv" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1712207095130 "|Lab5|StateMachine:A_B_Q_R_Display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B StateMachine.sv(20) " "Verilog HDL Always Construct warning at StateMachine.sv(20): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/StateMachine.sv" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1712207095130 "|Lab5|StateMachine:A_B_Q_R_Display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Q_R StateMachine.sv(21) " "Verilog HDL Always Construct warning at StateMachine.sv(21): variable \"Q_R\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/StateMachine.sv" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1712207095130 "|Lab5|StateMachine:A_B_Q_R_Display"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "StateMachine.sv(16) " "Verilog HDL Case Statement warning at StateMachine.sv(16): incomplete case statement has no default case item" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/StateMachine.sv" 16 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1712207095130 "|Lab5|StateMachine:A_B_Q_R_Display"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nextstate StateMachine.sv(15) " "Verilog HDL Always Construct warning at StateMachine.sv(15): inferring latch(es) for variable \"nextstate\", which holds its previous value in one or more paths through the always construct" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/StateMachine.sv" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1712207095130 "|Lab5|StateMachine:A_B_Q_R_Display"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "display StateMachine.sv(15) " "Verilog HDL Always Construct warning at StateMachine.sv(15): inferring latch(es) for variable \"display\", which holds its previous value in one or more paths through the always construct" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/StateMachine.sv" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1712207095130 "|Lab5|StateMachine:A_B_Q_R_Display"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ins StateMachine.sv(15) " "Verilog HDL Always Construct warning at StateMachine.sv(15): inferring latch(es) for variable \"ins\", which holds its previous value in one or more paths through the always construct" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/StateMachine.sv" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1712207095130 "|Lab5|StateMachine:A_B_Q_R_Display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[0\] StateMachine.sv(15) " "Inferred latch for \"ins\[0\]\" at StateMachine.sv(15)" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/StateMachine.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712207095130 "|Lab5|StateMachine:A_B_Q_R_Display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[1\] StateMachine.sv(15) " "Inferred latch for \"ins\[1\]\" at StateMachine.sv(15)" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/StateMachine.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712207095130 "|Lab5|StateMachine:A_B_Q_R_Display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[2\] StateMachine.sv(15) " "Inferred latch for \"ins\[2\]\" at StateMachine.sv(15)" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/StateMachine.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712207095130 "|Lab5|StateMachine:A_B_Q_R_Display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[3\] StateMachine.sv(15) " "Inferred latch for \"ins\[3\]\" at StateMachine.sv(15)" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/StateMachine.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712207095130 "|Lab5|StateMachine:A_B_Q_R_Display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[0\] StateMachine.sv(15) " "Inferred latch for \"display\[0\]\" at StateMachine.sv(15)" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/StateMachine.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712207095130 "|Lab5|StateMachine:A_B_Q_R_Display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[1\] StateMachine.sv(15) " "Inferred latch for \"display\[1\]\" at StateMachine.sv(15)" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/StateMachine.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712207095130 "|Lab5|StateMachine:A_B_Q_R_Display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[2\] StateMachine.sv(15) " "Inferred latch for \"display\[2\]\" at StateMachine.sv(15)" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/StateMachine.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712207095130 "|Lab5|StateMachine:A_B_Q_R_Display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[3\] StateMachine.sv(15) " "Inferred latch for \"display\[3\]\" at StateMachine.sv(15)" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/StateMachine.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712207095130 "|Lab5|StateMachine:A_B_Q_R_Display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[4\] StateMachine.sv(15) " "Inferred latch for \"display\[4\]\" at StateMachine.sv(15)" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/StateMachine.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712207095130 "|Lab5|StateMachine:A_B_Q_R_Display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[5\] StateMachine.sv(15) " "Inferred latch for \"display\[5\]\" at StateMachine.sv(15)" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/StateMachine.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712207095130 "|Lab5|StateMachine:A_B_Q_R_Display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[6\] StateMachine.sv(15) " "Inferred latch for \"display\[6\]\" at StateMachine.sv(15)" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/StateMachine.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712207095130 "|Lab5|StateMachine:A_B_Q_R_Display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[7\] StateMachine.sv(15) " "Inferred latch for \"display\[7\]\" at StateMachine.sv(15)" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/StateMachine.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712207095130 "|Lab5|StateMachine:A_B_Q_R_Display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[8\] StateMachine.sv(15) " "Inferred latch for \"display\[8\]\" at StateMachine.sv(15)" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/StateMachine.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712207095130 "|Lab5|StateMachine:A_B_Q_R_Display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[9\] StateMachine.sv(15) " "Inferred latch for \"display\[9\]\" at StateMachine.sv(15)" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/StateMachine.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712207095130 "|Lab5|StateMachine:A_B_Q_R_Display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[10\] StateMachine.sv(15) " "Inferred latch for \"display\[10\]\" at StateMachine.sv(15)" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/StateMachine.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712207095130 "|Lab5|StateMachine:A_B_Q_R_Display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[11\] StateMachine.sv(15) " "Inferred latch for \"display\[11\]\" at StateMachine.sv(15)" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/StateMachine.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712207095131 "|Lab5|StateMachine:A_B_Q_R_Display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[12\] StateMachine.sv(15) " "Inferred latch for \"display\[12\]\" at StateMachine.sv(15)" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/StateMachine.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712207095131 "|Lab5|StateMachine:A_B_Q_R_Display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[13\] StateMachine.sv(15) " "Inferred latch for \"display\[13\]\" at StateMachine.sv(15)" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/StateMachine.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712207095131 "|Lab5|StateMachine:A_B_Q_R_Display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[14\] StateMachine.sv(15) " "Inferred latch for \"display\[14\]\" at StateMachine.sv(15)" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/StateMachine.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712207095131 "|Lab5|StateMachine:A_B_Q_R_Display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[15\] StateMachine.sv(15) " "Inferred latch for \"display\[15\]\" at StateMachine.sv(15)" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/StateMachine.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712207095131 "|Lab5|StateMachine:A_B_Q_R_Display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate\[0\] StateMachine.sv(15) " "Inferred latch for \"nextstate\[0\]\" at StateMachine.sv(15)" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/StateMachine.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712207095131 "|Lab5|StateMachine:A_B_Q_R_Display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate\[1\] StateMachine.sv(15) " "Inferred latch for \"nextstate\[1\]\" at StateMachine.sv(15)" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/StateMachine.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712207095131 "|Lab5|StateMachine:A_B_Q_R_Display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate\[2\] StateMachine.sv(15) " "Inferred latch for \"nextstate\[2\]\" at StateMachine.sv(15)" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/StateMachine.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712207095131 "|Lab5|StateMachine:A_B_Q_R_Display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NBitRegister NBitRegister:DIVIDEND_2 " "Elaborating entity \"NBitRegister\" for hierarchy \"NBitRegister:DIVIDEND_2\"" {  } { { "Lab5.sv" "DIVIDEND_2" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/Lab5.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712207095131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divider Divider:DIVIDE " "Elaborating entity \"Divider\" for hierarchy \"Divider:DIVIDE\"" {  } { { "Lab5.sv" "DIVIDE" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/Lab5.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712207095133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX Divider:DIVIDE\|MUX:Mux1 " "Elaborating entity \"MUX\" for hierarchy \"Divider:DIVIDE\|MUX:Mux1\"" {  } { { "Divider.sv" "Mux1" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/Divider.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712207095134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftreg Divider:DIVIDE\|shiftreg:Rreg " "Elaborating entity \"shiftreg\" for hierarchy \"Divider:DIVIDE\|shiftreg:Rreg\"" {  } { { "Divider.sv" "Rreg" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/Divider.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712207095135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftreg Divider:DIVIDE\|shiftreg:Qreg " "Elaborating entity \"shiftreg\" for hierarchy \"Divider:DIVIDE\|shiftreg:Qreg\"" {  } { { "Divider.sv" "Qreg" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/Divider.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712207095135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu Divider:DIVIDE\|alu:AdSb " "Elaborating entity \"alu\" for hierarchy \"Divider:DIVIDE\|alu:AdSb\"" {  } { { "Divider.sv" "AdSb" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/Divider.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712207095136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_Control Divider:DIVIDE\|D_Control:DivCtrl " "Elaborating entity \"D_Control\" for hierarchy \"Divider:DIVIDE\|D_Control:DivCtrl\"" {  } { { "Divider.sv" "DivCtrl" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/Divider.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712207095137 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 D_Control.sv(51) " "Verilog HDL assignment warning at D_Control.sv(51): truncated value with size 32 to match size of target (3)" {  } { { "D_Control.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/D_Control.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712207095138 "|Lab5|Divider:DIVIDE|D_Control:DivCtrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:Mux " "Elaborating entity \"Controller\" for hierarchy \"Controller:Mux\"" {  } { { "Lab5.sv" "Mux" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/Lab5.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712207095138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_ladder Controller:Mux\|clk_ladder:clock " "Elaborating entity \"clk_ladder\" for hierarchy \"Controller:Mux\|clk_ladder:clock\"" {  } { { "Controller.sv" "clock" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/Controller.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712207095139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four2one Controller:Mux\|four2one:decoder " "Elaborating entity \"four2one\" for hierarchy \"Controller:Mux\|four2one:decoder\"" {  } { { "Controller.sv" "decoder" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/Controller.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712207095140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM Controller:Mux\|FSM:digit " "Elaborating entity \"FSM\" for hierarchy \"Controller:Mux\|FSM:digit\"" {  } { { "Controller.sv" "digit" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/Controller.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712207095141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary2seven Controller:Mux\|binary2seven:Hex " "Elaborating entity \"binary2seven\" for hierarchy \"Controller:Mux\|binary2seven:Hex\"" {  } { { "Controller.sv" "Hex" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/Controller.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712207095141 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1712207095412 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMachine:A_B_Q_R_Display\|display\[8\] " "Latch StateMachine:A_B_Q_R_Display\|display\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:A_B_Q_R_Display\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal StateMachine:A_B_Q_R_Display\|state\[2\]" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/StateMachine.sv" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712207095417 ""}  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/StateMachine.sv" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712207095417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMachine:A_B_Q_R_Display\|display\[4\] " "Latch StateMachine:A_B_Q_R_Display\|display\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:A_B_Q_R_Display\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal StateMachine:A_B_Q_R_Display\|state\[2\]" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/StateMachine.sv" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712207095417 ""}  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/StateMachine.sv" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712207095417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMachine:A_B_Q_R_Display\|display\[0\] " "Latch StateMachine:A_B_Q_R_Display\|display\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:A_B_Q_R_Display\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal StateMachine:A_B_Q_R_Display\|state\[2\]" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/StateMachine.sv" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712207095417 ""}  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/StateMachine.sv" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712207095417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMachine:A_B_Q_R_Display\|display\[12\] " "Latch StateMachine:A_B_Q_R_Display\|display\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:A_B_Q_R_Display\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal StateMachine:A_B_Q_R_Display\|state\[2\]" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/StateMachine.sv" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712207095417 ""}  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/StateMachine.sv" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712207095417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMachine:A_B_Q_R_Display\|display\[9\] " "Latch StateMachine:A_B_Q_R_Display\|display\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:A_B_Q_R_Display\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal StateMachine:A_B_Q_R_Display\|state\[2\]" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/StateMachine.sv" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712207095417 ""}  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/StateMachine.sv" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712207095417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMachine:A_B_Q_R_Display\|display\[5\] " "Latch StateMachine:A_B_Q_R_Display\|display\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:A_B_Q_R_Display\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal StateMachine:A_B_Q_R_Display\|state\[2\]" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/StateMachine.sv" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712207095417 ""}  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/StateMachine.sv" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712207095417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMachine:A_B_Q_R_Display\|display\[1\] " "Latch StateMachine:A_B_Q_R_Display\|display\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:A_B_Q_R_Display\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal StateMachine:A_B_Q_R_Display\|state\[2\]" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/StateMachine.sv" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712207095417 ""}  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/StateMachine.sv" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712207095417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMachine:A_B_Q_R_Display\|display\[13\] " "Latch StateMachine:A_B_Q_R_Display\|display\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:A_B_Q_R_Display\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal StateMachine:A_B_Q_R_Display\|state\[2\]" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/StateMachine.sv" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712207095417 ""}  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/StateMachine.sv" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712207095417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMachine:A_B_Q_R_Display\|display\[6\] " "Latch StateMachine:A_B_Q_R_Display\|display\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:A_B_Q_R_Display\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal StateMachine:A_B_Q_R_Display\|state\[2\]" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/StateMachine.sv" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712207095418 ""}  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/StateMachine.sv" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712207095418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMachine:A_B_Q_R_Display\|display\[10\] " "Latch StateMachine:A_B_Q_R_Display\|display\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:A_B_Q_R_Display\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal StateMachine:A_B_Q_R_Display\|state\[2\]" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/StateMachine.sv" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712207095418 ""}  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/StateMachine.sv" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712207095418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMachine:A_B_Q_R_Display\|display\[2\] " "Latch StateMachine:A_B_Q_R_Display\|display\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:A_B_Q_R_Display\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal StateMachine:A_B_Q_R_Display\|state\[2\]" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/StateMachine.sv" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712207095418 ""}  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/StateMachine.sv" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712207095418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMachine:A_B_Q_R_Display\|display\[14\] " "Latch StateMachine:A_B_Q_R_Display\|display\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:A_B_Q_R_Display\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal StateMachine:A_B_Q_R_Display\|state\[2\]" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/StateMachine.sv" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712207095418 ""}  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/StateMachine.sv" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712207095418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMachine:A_B_Q_R_Display\|display\[11\] " "Latch StateMachine:A_B_Q_R_Display\|display\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:A_B_Q_R_Display\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal StateMachine:A_B_Q_R_Display\|state\[2\]" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/StateMachine.sv" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712207095418 ""}  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/StateMachine.sv" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712207095418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMachine:A_B_Q_R_Display\|display\[7\] " "Latch StateMachine:A_B_Q_R_Display\|display\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:A_B_Q_R_Display\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal StateMachine:A_B_Q_R_Display\|state\[2\]" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/StateMachine.sv" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712207095418 ""}  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/StateMachine.sv" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712207095418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMachine:A_B_Q_R_Display\|display\[3\] " "Latch StateMachine:A_B_Q_R_Display\|display\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:A_B_Q_R_Display\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal StateMachine:A_B_Q_R_Display\|state\[2\]" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/StateMachine.sv" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712207095418 ""}  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/StateMachine.sv" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712207095418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMachine:A_B_Q_R_Display\|display\[15\] " "Latch StateMachine:A_B_Q_R_Display\|display\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:A_B_Q_R_Display\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal StateMachine:A_B_Q_R_Display\|state\[2\]" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/StateMachine.sv" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712207095418 ""}  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/StateMachine.sv" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712207095418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMachine:A_B_Q_R_Display\|ins\[0\] " "Latch StateMachine:A_B_Q_R_Display\|ins\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:A_B_Q_R_Display\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal StateMachine:A_B_Q_R_Display\|state\[1\]" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/StateMachine.sv" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712207095418 ""}  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/StateMachine.sv" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712207095418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMachine:A_B_Q_R_Display\|nextstate\[1\] " "Latch StateMachine:A_B_Q_R_Display\|nextstate\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:A_B_Q_R_Display\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal StateMachine:A_B_Q_R_Display\|state\[1\]" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/StateMachine.sv" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712207095418 ""}  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/StateMachine.sv" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712207095418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMachine:A_B_Q_R_Display\|nextstate\[0\] " "Latch StateMachine:A_B_Q_R_Display\|nextstate\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:A_B_Q_R_Display\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal StateMachine:A_B_Q_R_Display\|state\[2\]" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/StateMachine.sv" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712207095418 ""}  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/StateMachine.sv" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712207095418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMachine:A_B_Q_R_Display\|nextstate\[2\] " "Latch StateMachine:A_B_Q_R_Display\|nextstate\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:A_B_Q_R_Display\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal StateMachine:A_B_Q_R_Display\|state\[2\]" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/StateMachine.sv" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712207095418 ""}  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/StateMachine.sv" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712207095418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMachine:A_B_Q_R_Display\|ins\[2\] " "Latch StateMachine:A_B_Q_R_Display\|ins\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:A_B_Q_R_Display\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal StateMachine:A_B_Q_R_Display\|state\[1\]" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/StateMachine.sv" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712207095418 ""}  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/StateMachine.sv" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712207095418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMachine:A_B_Q_R_Display\|ins\[1\] " "Latch StateMachine:A_B_Q_R_Display\|ins\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:A_B_Q_R_Display\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal StateMachine:A_B_Q_R_Display\|state\[1\]" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/StateMachine.sv" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712207095418 ""}  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/StateMachine.sv" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712207095418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMachine:A_B_Q_R_Display\|ins\[3\] " "Latch StateMachine:A_B_Q_R_Display\|ins\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:A_B_Q_R_Display\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal StateMachine:A_B_Q_R_Display\|state\[2\]" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/StateMachine.sv" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712207095418 ""}  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/StateMachine.sv" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712207095418 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1712207095487 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "18 " "18 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1712207095700 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/output_files/Lab5.map.smsg " "Generated suppressed messages file C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5/output_files/Lab5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712207095735 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1712207095816 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712207095816 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "223 " "Implemented 223 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1712207095857 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1712207095857 ""} { "Info" "ICUT_CUT_TM_LCELLS" "201 " "Implemented 201 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1712207095857 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1712207095857 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 58 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4839 " "Peak virtual memory: 4839 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712207095883 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 04 00:04:55 2024 " "Processing ended: Thu Apr 04 00:04:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712207095883 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712207095883 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712207095883 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712207095883 ""}
