Running: fuse.exe -relaunch -intstyle "ise" -incremental -o "C:/Users/Roozbeh Ghasemi/Desktop/Arad_Roozbeh_Final_9434005_9531424/testbench_isim_beh.exe" -prj "C:/Users/Roozbeh Ghasemi/Desktop/Arad_Roozbeh_Final_9434005_9531424/testbench_beh.prj" "work.testbench" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Roozbeh Ghasemi/Desktop/Arad_Roozbeh_Final_9434005_9531424/sequence_counter.vhd" into library work
Parsing VHDL file "C:/Users/Roozbeh Ghasemi/Desktop/Arad_Roozbeh_Final_9434005_9531424/PC.vhd" into library work
Parsing VHDL file "C:/Users/Roozbeh Ghasemi/Desktop/Arad_Roozbeh_Final_9434005_9531424/OUTR.vhd" into library work
Parsing VHDL file "C:/Users/Roozbeh Ghasemi/Desktop/Arad_Roozbeh_Final_9434005_9531424/OPR.vhd" into library work
Parsing VHDL file "C:/Users/Roozbeh Ghasemi/Desktop/Arad_Roozbeh_Final_9434005_9531424/MUX_8to1.vhd" into library work
Parsing VHDL file "C:/Users/Roozbeh Ghasemi/Desktop/Arad_Roozbeh_Final_9434005_9531424/MUX_4to1_8bit.vhd" into library work
Parsing VHDL file "C:/Users/Roozbeh Ghasemi/Desktop/Arad_Roozbeh_Final_9434005_9531424/MUX_2to1_16bit.vhd" into library work
Parsing VHDL file "C:/Users/Roozbeh Ghasemi/Desktop/Arad_Roozbeh_Final_9434005_9531424/MUX_2to1_10bit.vhd" into library work
Parsing VHDL file "C:/Users/Roozbeh Ghasemi/Desktop/Arad_Roozbeh_Final_9434005_9531424/memory.vhd" into library work
Parsing VHDL file "C:/Users/Roozbeh Ghasemi/Desktop/Arad_Roozbeh_Final_9434005_9531424/MBR.vhd" into library work
Parsing VHDL file "C:/Users/Roozbeh Ghasemi/Desktop/Arad_Roozbeh_Final_9434005_9531424/MAR.vhd" into library work
Parsing VHDL file "C:/Users/Roozbeh Ghasemi/Desktop/Arad_Roozbeh_Final_9434005_9531424/INVERTER_8bit.vhd" into library work
Parsing VHDL file "C:/Users/Roozbeh Ghasemi/Desktop/Arad_Roozbeh_Final_9434005_9531424/INP.vhd" into library work
Parsing VHDL file "C:/Users/Roozbeh Ghasemi/Desktop/Arad_Roozbeh_Final_9434005_9531424/FF.vhd" into library work
Parsing VHDL file "C:/Users/Roozbeh Ghasemi/Desktop/Arad_Roozbeh_Final_9434005_9531424/DECODER_4to16.vhd" into library work
Parsing VHDL file "C:/Users/Roozbeh Ghasemi/Desktop/Arad_Roozbeh_Final_9434005_9531424/DECODER_3to8.vhd" into library work
Parsing VHDL file "C:/Users/Roozbeh Ghasemi/Desktop/Arad_Roozbeh_Final_9434005_9531424/DECODER_2to4.vhd" into library work
Parsing VHDL file "C:/Users/Roozbeh Ghasemi/Desktop/Arad_Roozbeh_Final_9434005_9531424/CR.vhd" into library work
Parsing VHDL file "C:/Users/Roozbeh Ghasemi/Desktop/Arad_Roozbeh_Final_9434005_9531424/Control_Unit.vhd" into library work
Parsing VHDL file "C:/Users/Roozbeh Ghasemi/Desktop/Arad_Roozbeh_Final_9434005_9531424/AR.vhd" into library work
Parsing VHDL file "C:/Users/Roozbeh Ghasemi/Desktop/Arad_Roozbeh_Final_9434005_9531424/alu.vhd" into library work
Parsing VHDL file "C:/Users/Roozbeh Ghasemi/Desktop/Arad_Roozbeh_Final_9434005_9531424/AC.vhd" into library work
Parsing VHDL file "C:/Users/Roozbeh Ghasemi/Desktop/Arad_Roozbeh_Final_9434005_9531424/CPU.vhd" into library work
Parsing VHDL file "C:/Users/Roozbeh Ghasemi/Desktop/Arad_Roozbeh_Final_9434005_9531424/cpu_test.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_signed
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling architecture behavioral of entity PC [\PC(10)\]
Compiling architecture behavioral of entity FF [ff_default]
Compiling architecture behavioral of entity DECODER_3to8 [\DECODER_3to8(8)\]
Compiling architecture behavioral of entity sequence_counter [sequence_counter_default]
Compiling architecture behavioral of entity DECODER_2to4 [decoder_2to4_default]
Compiling architecture behavioral of entity alu [alu_default]
Compiling architecture behavioral of entity OPR [opr_default]
Compiling architecture behavioral of entity DECODER_4to16 [decoder_4to16_default]
Compiling architecture behavioral of entity MUX_4to1_8bit [\MUX_4to1_8bit(8)\]
Compiling architecture behavioral of entity AC [\AC(8)\]
Compiling architecture behavioral of entity INVERTER_8bit [\INVERTER_8bit(8)\]
Compiling architecture behavioral of entity MUX_8to1 [\MUX_8to1(16)\]
Compiling architecture behavioral of entity CR [\CR(8)\]
Compiling architecture behavioral of entity INP [\INP(8)\]
Compiling architecture behavioral of entity OUTR [\OUTR(8)\]
Compiling architecture behavioral of entity MUX_2to1_10bit [\MUX_2to1_10bit(10)\]
Compiling architecture behavioral of entity AR [\AR(10)\]
Compiling architecture behavioral of entity MAR [\MAR(10)\]
Compiling architecture behavioral of entity MBR [\MBR(16)\]
Compiling architecture behavioral of entity memory [\memory(16,10)\]
Compiling architecture behavioral of entity MUX_2to1_16bit [\MUX_2to1_16bit(16)\]
Compiling architecture behavioral of entity Control_Unit [\Control_Unit(8,10,16)\]
Compiling architecture behavioral of entity CPU [\CPU(10,8,16)\]
Compiling architecture behavior of entity testbench
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 53 VHDL Units
Built simulation executable C:/Users/Roozbeh Ghasemi/Desktop/Arad_Roozbeh_Final_9434005_9531424/testbench_isim_beh.exe
Fuse Memory Usage: 38780 KB
Fuse CPU Usage: 936 ms
