library IEEE;
use IEEE.std_logic_1164.all;
use std.textio.all;
use IEEE.std_logic_textio.all;
use ieee.numeric_std.all;
use ieee.std_logic_unsigned.all;
 
entity tb is
end tb;
 
 
architecture tbnew of tb is
signal a1 : std_logic_vector(3 downto 0) := "1000";
signal a2 : std_logic_Vector(3 downto 0) := "0010";
 
begin
 
process 
variable my_line : line ;
variable a3 : std_logic_Vector(3 downto 0); --add output
variable a4 : std_logic_Vector(3 downto 0); --sub output
variable a5 : std_logic_Vector(7 downto 0); --mul output
 
 
begin
a3 := a1 + a2;
a4 := a1 - a2;
a5 := a1 * a2;
write(my_line,a3);
write(my_line,a4);
write(my_line,a5);
writeline(output,my_line);
end process;
end tbnew;
