/**
 *
 * @file NVIC_RegisterDefines_STIR.h
 * @copyright
 * @verbatim InDeviceMex 2020 @endverbatim
 *
 * @par Responsibility
 * @verbatim InDeviceMex Developers @endverbatim
 *
 * @version
 * @verbatim 1.0 @endverbatim
 *
 * @date
 * @verbatim 22 jun. 2020 @endverbatim
 *
 * @author
 * @verbatim vyldram @endverbatim
 *
 * @par Change History
 * @verbatim
 * Date           Author     Version     Description
 * 22 jun. 2020     vyldram    1.0         initial Version@endverbatim
 */

#ifndef XDRIVER_MCU_DRIVER_HEADER_NVIC_NVIC_PERIPHERAL_NVIC_REGISTER_NVIC_REGISTERDEFINES_NVIC_REGISTERDEFINES_STIR_H_
#define XDRIVER_MCU_DRIVER_HEADER_NVIC_NVIC_PERIPHERAL_NVIC_REGISTER_NVIC_REGISTERDEFINES_NVIC_REGISTERDEFINES_STIR_H_

#include <xUtils/Standard/Standard.h>

/********************************************************************************************/
/************************************* STIR ***********************************************/
/******************************************************************************************/

/*----------*/
#define NVIC_STIR_R_INTID_MASK    ((uint32_t) 0x000000FFUL)
#define NVIC_STIR_R_INTID_BIT    (0UL)
#define NVIC_STIR_R_INTID_GPIOA    ((uint32_t) 0x00000000UL)
#define NVIC_STIR_R_INTID_GPIOB    ((uint32_t) 0x00000001UL)
#define NVIC_STIR_R_INTID_GPIOC    ((uint32_t) 0x00000002UL)
#define NVIC_STIR_R_INTID_GPIOD    ((uint32_t) 0x00000003UL)
#define NVIC_STIR_R_INTID_GPIOE    ((uint32_t) 0x00000004UL)
#define NVIC_STIR_R_INTID_UART0    ((uint32_t) 0x00000005UL)
#define NVIC_STIR_R_INTID_UART1    ((uint32_t) 0x00000006UL)
#define NVIC_STIR_R_INTID_SSI0    ((uint32_t) 0x00000007UL)
#define NVIC_STIR_R_INTID_I2C0    ((uint32_t) 0x00000008UL)
#define NVIC_STIR_R_INTID_PWM0FAULT    ((uint32_t) 0x00000009UL)
#define NVIC_STIR_R_INTID_PWM0GEN0    ((uint32_t) 0x0000000AUL)
#define NVIC_STIR_R_INTID_PWM0GEN1    ((uint32_t) 0x0000000BUL)
#define NVIC_STIR_R_INTID_PWM0GEN2    ((uint32_t) 0x0000000CUL)
#define NVIC_STIR_R_INTID_QEI0    ((uint32_t) 0x0000000DUL)
#define NVIC_STIR_R_INTID_ADC0SEQ0    ((uint32_t) 0x0000000EUL)
#define NVIC_STIR_R_INTID_ADC0SEQ1    ((uint32_t) 0x0000000FUL)
#define NVIC_STIR_R_INTID_ADC0SEQ2    ((uint32_t) 0x00000010UL)
#define NVIC_STIR_R_INTID_ADC0SEQ3    ((uint32_t) 0x00000011UL)
#define NVIC_STIR_R_INTID_WDT01    ((uint32_t) 0x00000012UL)
#define NVIC_STIR_R_INTID_TIMER0A    ((uint32_t) 0x00000013UL)
#define NVIC_STIR_R_INTID_TIMER0B    ((uint32_t) 0x00000014UL)
#define NVIC_STIR_R_INTID_TIMER1A    ((uint32_t) 0x00000015UL)
#define NVIC_STIR_R_INTID_TIMER1B    ((uint32_t) 0x00000016UL)
#define NVIC_STIR_R_INTID_TIMER2A    ((uint32_t) 0x00000017UL)
#define NVIC_STIR_R_INTID_TIMER2B    ((uint32_t) 0x00000018UL)
#define NVIC_STIR_R_INTID_ACMP0    ((uint32_t) 0x00000019UL)
#define NVIC_STIR_R_INTID_ACMP1    ((uint32_t) 0x0000001AUL)
#define NVIC_STIR_R_INTID_RES43    ((uint32_t) 0x0000001BUL)
#define NVIC_STIR_R_INTID_SYSCTL    ((uint32_t) 0x0000001CUL)
#define NVIC_STIR_R_INTID_FLASH    ((uint32_t) 0x0000001DUL)
#define NVIC_STIR_R_INTID_GPIOF    ((uint32_t) 0x0000001EUL)
#define NVIC_STIR_R_INTID_RES47    ((uint32_t) 0x0000001FUL)
#define NVIC_STIR_R_INTID_RES48    ((uint32_t) 0x00000020UL)
#define NVIC_STIR_R_INTID_UART2    ((uint32_t) 0x00000021UL)
#define NVIC_STIR_R_INTID_SSI1    ((uint32_t) 0x00000022UL)
#define NVIC_STIR_R_INTID_TIMER3A    ((uint32_t) 0x00000023UL)
#define NVIC_STIR_R_INTID_TIMER3B    ((uint32_t) 0x00000024UL)
#define NVIC_STIR_R_INTID_I2C1    ((uint32_t) 0x00000025UL)
#define NVIC_STIR_R_INTID_QEI1    ((uint32_t) 0x00000026UL)
#define NVIC_STIR_R_INTID_CAN0    ((uint32_t) 0x00000027UL)
#define NVIC_STIR_R_INTID_CAN1    ((uint32_t) 0x00000028UL)
#define NVIC_STIR_R_INTID_RES57    ((uint32_t) 0x00000029UL)
#define NVIC_STIR_R_INTID_RES58    ((uint32_t) 0x0000002AUL)
#define NVIC_STIR_R_INTID_HIB    ((uint32_t) 0x0000002BUL)
#define NVIC_STIR_R_INTID_USB    ((uint32_t) 0x0000002CUL)
#define NVIC_STIR_R_INTID_PWM0GEN3    ((uint32_t) 0x0000002DUL)
#define NVIC_STIR_R_INTID_UDMASOFT    ((uint32_t) 0x0000002EUL)
#define NVIC_STIR_R_INTID_UDMAERROR    ((uint32_t) 0x0000002FUL)
#define NVIC_STIR_R_INTID_ADC1SEQ0    ((uint32_t) 0x00000030UL)
#define NVIC_STIR_R_INTID_ADC1SEQ1    ((uint32_t) 0x00000031UL)
#define NVIC_STIR_R_INTID_ADC1SEQ2    ((uint32_t) 0x00000032UL)
#define NVIC_STIR_R_INTID_ADC1SEQ3    ((uint32_t) 0x00000033UL)
#define NVIC_STIR_R_INTID_RES68    ((uint32_t) 0x00000034UL)
#define NVIC_STIR_R_INTID_RES69    ((uint32_t) 0x00000035UL)
#define NVIC_STIR_R_INTID_RES70    ((uint32_t) 0x00000036UL)
#define NVIC_STIR_R_INTID_RES71    ((uint32_t) 0x00000037UL)
#define NVIC_STIR_R_INTID_RES72    ((uint32_t) 0x00000038UL)
#define NVIC_STIR_R_INTID_SSI2    ((uint32_t) 0x00000039UL)
#define NVIC_STIR_R_INTID_SSI3    ((uint32_t) 0x0000003AUL)
#define NVIC_STIR_R_INTID_UART3    ((uint32_t) 0x0000003BUL)
#define NVIC_STIR_R_INTID_UART4    ((uint32_t) 0x0000003CUL)
#define NVIC_STIR_R_INTID_UART5    ((uint32_t) 0x0000003DUL)
#define NVIC_STIR_R_INTID_UART6    ((uint32_t) 0x0000003EUL)
#define NVIC_STIR_R_INTID_UART7    ((uint32_t) 0x0000003FUL)
#define NVIC_STIR_R_INTID_RES80    ((uint32_t) 0x00000040UL)
#define NVIC_STIR_R_INTID_RES81    ((uint32_t) 0x00000041UL)
#define NVIC_STIR_R_INTID_RES82    ((uint32_t) 0x00000042UL)
#define NVIC_STIR_R_INTID_RES83    ((uint32_t) 0x00000043UL)
#define NVIC_STIR_R_INTID_I2C2    ((uint32_t) 0x00000044UL)
#define NVIC_STIR_R_INTID_I2C3    ((uint32_t) 0x00000045UL)
#define NVIC_STIR_R_INTID_TIMER4A    ((uint32_t) 0x00000046UL)
#define NVIC_STIR_R_INTID_TIMER4B    ((uint32_t) 0x00000047UL)
#define NVIC_STIR_R_INTID_RES88    ((uint32_t) 0x00000048UL)
#define NVIC_STIR_R_INTID_RES89    ((uint32_t) 0x00000049UL)
#define NVIC_STIR_R_INTID_RES90    ((uint32_t) 0x0000004AUL)
#define NVIC_STIR_R_INTID_RES91    ((uint32_t) 0x0000004BUL)
#define NVIC_STIR_R_INTID_RES92    ((uint32_t) 0x0000004CUL)
#define NVIC_STIR_R_INTID_RES93    ((uint32_t) 0x0000004DUL)
#define NVIC_STIR_R_INTID_RES94    ((uint32_t) 0x0000004EUL)
#define NVIC_STIR_R_INTID_RES95    ((uint32_t) 0x0000004FUL)
#define NVIC_STIR_R_INTID_RES96    ((uint32_t) 0x00000050UL)
#define NVIC_STIR_R_INTID_RES97    ((uint32_t) 0x00000051UL)
#define NVIC_STIR_R_INTID_RES98    ((uint32_t) 0x00000052UL)
#define NVIC_STIR_R_INTID_RES99    ((uint32_t) 0x00000053UL)
#define NVIC_STIR_R_INTID_RES100    ((uint32_t) 0x00000054UL)
#define NVIC_STIR_R_INTID_RES101    ((uint32_t) 0x00000055UL)
#define NVIC_STIR_R_INTID_RES102    ((uint32_t) 0x00000056UL)
#define NVIC_STIR_R_INTID_RES103    ((uint32_t) 0x00000057UL)
#define NVIC_STIR_R_INTID_RES104    ((uint32_t) 0x00000058UL)
#define NVIC_STIR_R_INTID_RES105    ((uint32_t) 0x00000059UL)
#define NVIC_STIR_R_INTID_RES106    ((uint32_t) 0x0000005AUL)
#define NVIC_STIR_R_INTID_RES107    ((uint32_t) 0x0000005BUL)
#define NVIC_STIR_R_INTID_TIMER5A    ((uint32_t) 0x0000005CUL)
#define NVIC_STIR_R_INTID_TIMER5B    ((uint32_t) 0x0000005DUL)
#define NVIC_STIR_R_INTID_WTIMER0A    ((uint32_t) 0x0000005EUL)
#define NVIC_STIR_R_INTID_WTIMER0B    ((uint32_t) 0x0000005FUL)
#define NVIC_STIR_R_INTID_WTIMER1A    ((uint32_t) 0x00000060UL)
#define NVIC_STIR_R_INTID_WTIMER1B    ((uint32_t) 0x00000061UL)
#define NVIC_STIR_R_INTID_WTIMER2A    ((uint32_t) 0x00000062UL)
#define NVIC_STIR_R_INTID_WTIMER2B    ((uint32_t) 0x00000063UL)
#define NVIC_STIR_R_INTID_WTIMER3A    ((uint32_t) 0x00000064UL)
#define NVIC_STIR_R_INTID_WTIMER3B    ((uint32_t) 0x00000065UL)
#define NVIC_STIR_R_INTID_WTIMER4A    ((uint32_t) 0x00000066UL)
#define NVIC_STIR_R_INTID_WTIMER4B    ((uint32_t) 0x00000067UL)
#define NVIC_STIR_R_INTID_WTIMER5A    ((uint32_t) 0x00000068UL)
#define NVIC_STIR_R_INTID_WTIMER5B    ((uint32_t) 0x00000069UL)
#define NVIC_STIR_R_INTID_SYSEXC    ((uint32_t) 0x0000006AUL)
#define NVIC_STIR_R_INTID_RES123    ((uint32_t) 0x0000006BUL)
#define NVIC_STIR_R_INTID_RES124    ((uint32_t) 0x0000006CUL)
#define NVIC_STIR_R_INTID_RES125    ((uint32_t) 0x0000006DUL)
#define NVIC_STIR_R_INTID_RES126    ((uint32_t) 0x0000006EUL)
#define NVIC_STIR_R_INTID_RES127    ((uint32_t) 0x0000006FUL)
#define NVIC_STIR_R_INTID_RES128    ((uint32_t) 0x00000070UL)
#define NVIC_STIR_R_INTID_RES129    ((uint32_t) 0x00000071UL)
#define NVIC_STIR_R_INTID_RES130    ((uint32_t) 0x00000072UL)
#define NVIC_STIR_R_INTID_RES131    ((uint32_t) 0x00000073UL)
#define NVIC_STIR_R_INTID_RES132    ((uint32_t) 0x00000074UL)
#define NVIC_STIR_R_INTID_RES133    ((uint32_t) 0x00000075UL)
#define NVIC_STIR_R_INTID_RES134    ((uint32_t) 0x00000076UL)
#define NVIC_STIR_R_INTID_RES135    ((uint32_t) 0x00000077UL)
#define NVIC_STIR_R_INTID_RES136    ((uint32_t) 0x00000078UL)
#define NVIC_STIR_R_INTID_RES137    ((uint32_t) 0x00000079UL)
#define NVIC_STIR_R_INTID_RES138    ((uint32_t) 0x0000007AUL)
#define NVIC_STIR_R_INTID_RES139    ((uint32_t) 0x0000007BUL)
#define NVIC_STIR_R_INTID_RES140    ((uint32_t) 0x0000007CUL)
#define NVIC_STIR_R_INTID_RES141    ((uint32_t) 0x0000007DUL)
#define NVIC_STIR_R_INTID_RES142    ((uint32_t) 0x0000007EUL)
#define NVIC_STIR_R_INTID_RES143    ((uint32_t) 0x0000007FUL)
#define NVIC_STIR_R_INTID_RES144    ((uint32_t) 0x00000080UL)
#define NVIC_STIR_R_INTID_RES145    ((uint32_t) 0x00000081UL)
#define NVIC_STIR_R_INTID_RES146    ((uint32_t) 0x00000082UL)
#define NVIC_STIR_R_INTID_RES147    ((uint32_t) 0x00000083UL)
#define NVIC_STIR_R_INTID_RES148    ((uint32_t) 0x00000084UL)
#define NVIC_STIR_R_INTID_RES149    ((uint32_t) 0x00000085UL)
#define NVIC_STIR_R_INTID_PWM1GEN0    ((uint32_t) 0x00000086UL)
#define NVIC_STIR_R_INTID_PWM1GEN1    ((uint32_t) 0x00000087UL)
#define NVIC_STIR_R_INTID_PWM1GEN2    ((uint32_t) 0x00000088UL)
#define NVIC_STIR_R_INTID_PWM1GEN3    ((uint32_t) 0x00000089UL)
#define NVIC_STIR_R_INTID_PWM1FAULT    ((uint32_t) 0x0000008AUL)

#define NVIC_STIR_INTID_GPIOA    ((uint32_t) 0x00000000UL)
#define NVIC_STIR_INTID_GPIOB    ((uint32_t) 0x00000001UL)
#define NVIC_STIR_INTID_GPIOC    ((uint32_t) 0x00000002UL)
#define NVIC_STIR_INTID_GPIOD    ((uint32_t) 0x00000003UL)
#define NVIC_STIR_INTID_GPIOE    ((uint32_t) 0x00000004UL)
#define NVIC_STIR_INTID_UART0    ((uint32_t) 0x00000005UL)
#define NVIC_STIR_INTID_UART1    ((uint32_t) 0x00000006UL)
#define NVIC_STIR_INTID_SSI0    ((uint32_t) 0x00000007UL)
#define NVIC_STIR_INTID_I2C0    ((uint32_t) 0x00000008UL)
#define NVIC_STIR_INTID_PWM0FAULT    ((uint32_t) 0x00000009UL)
#define NVIC_STIR_INTID_PWM0GEN0    ((uint32_t) 0x0000000AUL)
#define NVIC_STIR_INTID_PWM0GEN1    ((uint32_t) 0x0000000BUL)
#define NVIC_STIR_INTID_PWM0GEN2    ((uint32_t) 0x0000000CUL)
#define NVIC_STIR_INTID_QEI0    ((uint32_t) 0x0000000DUL)
#define NVIC_STIR_INTID_ADC0SEQ0    ((uint32_t) 0x0000000EUL)
#define NVIC_STIR_INTID_ADC0SEQ1    ((uint32_t) 0x0000000FUL)
#define NVIC_STIR_INTID_ADC0SEQ2    ((uint32_t) 0x00000010UL)
#define NVIC_STIR_INTID_ADC0SEQ3    ((uint32_t) 0x00000011UL)
#define NVIC_STIR_INTID_WDT01    ((uint32_t) 0x00000012UL)
#define NVIC_STIR_INTID_TIMER0A    ((uint32_t) 0x00000013UL)
#define NVIC_STIR_INTID_TIMER0B    ((uint32_t) 0x00000014UL)
#define NVIC_STIR_INTID_TIMER1A    ((uint32_t) 0x00000015UL)
#define NVIC_STIR_INTID_TIMER1B    ((uint32_t) 0x00000016UL)
#define NVIC_STIR_INTID_TIMER2A    ((uint32_t) 0x00000017UL)
#define NVIC_STIR_INTID_TIMER2B    ((uint32_t) 0x00000018UL)
#define NVIC_STIR_INTID_ACMP0    ((uint32_t) 0x00000019UL)
#define NVIC_STIR_INTID_ACMP1    ((uint32_t) 0x0000001AUL)
#define NVIC_STIR_INTID_RES43    ((uint32_t) 0x0000001BUL)
#define NVIC_STIR_INTID_SYSCTL    ((uint32_t) 0x0000001CUL)
#define NVIC_STIR_INTID_FLASH    ((uint32_t) 0x0000001DUL)
#define NVIC_STIR_INTID_GPIOF    ((uint32_t) 0x0000001EUL)
#define NVIC_STIR_INTID_RES47    ((uint32_t) 0x0000001FUL)
#define NVIC_STIR_INTID_RES48    ((uint32_t) 0x00000020UL)
#define NVIC_STIR_INTID_UART2    ((uint32_t) 0x00000021UL)
#define NVIC_STIR_INTID_SSI1    ((uint32_t) 0x00000022UL)
#define NVIC_STIR_INTID_TIMER3A    ((uint32_t) 0x00000023UL)
#define NVIC_STIR_INTID_TIMER3B    ((uint32_t) 0x00000024UL)
#define NVIC_STIR_INTID_I2C1    ((uint32_t) 0x00000025UL)
#define NVIC_STIR_INTID_QEI1    ((uint32_t) 0x00000026UL)
#define NVIC_STIR_INTID_CAN0    ((uint32_t) 0x00000027UL)
#define NVIC_STIR_INTID_CAN1    ((uint32_t) 0x00000028UL)
#define NVIC_STIR_INTID_RES57    ((uint32_t) 0x00000029UL)
#define NVIC_STIR_INTID_RES58    ((uint32_t) 0x0000002AUL)
#define NVIC_STIR_INTID_HIB    ((uint32_t) 0x0000002BUL)
#define NVIC_STIR_INTID_USB    ((uint32_t) 0x0000002CUL)
#define NVIC_STIR_INTID_PWM0GEN3    ((uint32_t) 0x0000002DUL)
#define NVIC_STIR_INTID_UDMASOFT    ((uint32_t) 0x0000002EUL)
#define NVIC_STIR_INTID_UDMAERROR    ((uint32_t) 0x0000002FUL)
#define NVIC_STIR_INTID_ADC1SEQ0    ((uint32_t) 0x00000030UL)
#define NVIC_STIR_INTID_ADC1SEQ1    ((uint32_t) 0x00000031UL)
#define NVIC_STIR_INTID_ADC1SEQ2    ((uint32_t) 0x00000032UL)
#define NVIC_STIR_INTID_ADC1SEQ3    ((uint32_t) 0x00000033UL)
#define NVIC_STIR_INTID_RES68    ((uint32_t) 0x00000034UL)
#define NVIC_STIR_INTID_RES69    ((uint32_t) 0x00000035UL)
#define NVIC_STIR_INTID_RES70    ((uint32_t) 0x00000036UL)
#define NVIC_STIR_INTID_RES71    ((uint32_t) 0x00000037UL)
#define NVIC_STIR_INTID_RES72    ((uint32_t) 0x00000038UL)
#define NVIC_STIR_INTID_SSI2    ((uint32_t) 0x00000039UL)
#define NVIC_STIR_INTID_SSI3    ((uint32_t) 0x0000003AUL)
#define NVIC_STIR_INTID_UART3    ((uint32_t) 0x0000003BUL)
#define NVIC_STIR_INTID_UART4    ((uint32_t) 0x0000003CUL)
#define NVIC_STIR_INTID_UART5    ((uint32_t) 0x0000003DUL)
#define NVIC_STIR_INTID_UART6    ((uint32_t) 0x0000003EUL)
#define NVIC_STIR_INTID_UART7    ((uint32_t) 0x0000003FUL)
#define NVIC_STIR_INTID_RES80    ((uint32_t) 0x00000040UL)
#define NVIC_STIR_INTID_RES81    ((uint32_t) 0x00000041UL)
#define NVIC_STIR_INTID_RES82    ((uint32_t) 0x00000042UL)
#define NVIC_STIR_INTID_RES83    ((uint32_t) 0x00000043UL)
#define NVIC_STIR_INTID_I2C2    ((uint32_t) 0x00000044UL)
#define NVIC_STIR_INTID_I2C3    ((uint32_t) 0x00000045UL)
#define NVIC_STIR_INTID_TIMER4A    ((uint32_t) 0x00000046UL)
#define NVIC_STIR_INTID_TIMER4B    ((uint32_t) 0x00000047UL)
#define NVIC_STIR_INTID_RES88    ((uint32_t) 0x00000048UL)
#define NVIC_STIR_INTID_RES89    ((uint32_t) 0x00000049UL)
#define NVIC_STIR_INTID_RES90    ((uint32_t) 0x0000004AUL)
#define NVIC_STIR_INTID_RES91    ((uint32_t) 0x0000004BUL)
#define NVIC_STIR_INTID_RES92    ((uint32_t) 0x0000004CUL)
#define NVIC_STIR_INTID_RES93    ((uint32_t) 0x0000004DUL)
#define NVIC_STIR_INTID_RES94    ((uint32_t) 0x0000004EUL)
#define NVIC_STIR_INTID_RES95    ((uint32_t) 0x0000004FUL)
#define NVIC_STIR_INTID_RES96    ((uint32_t) 0x00000050UL)
#define NVIC_STIR_INTID_RES97    ((uint32_t) 0x00000051UL)
#define NVIC_STIR_INTID_RES98    ((uint32_t) 0x00000052UL)
#define NVIC_STIR_INTID_RES99    ((uint32_t) 0x00000053UL)
#define NVIC_STIR_INTID_RES100    ((uint32_t) 0x00000054UL)
#define NVIC_STIR_INTID_RES101    ((uint32_t) 0x00000055UL)
#define NVIC_STIR_INTID_RES102    ((uint32_t) 0x00000056UL)
#define NVIC_STIR_INTID_RES103    ((uint32_t) 0x00000057UL)
#define NVIC_STIR_INTID_RES104    ((uint32_t) 0x00000058UL)
#define NVIC_STIR_INTID_RES105    ((uint32_t) 0x00000059UL)
#define NVIC_STIR_INTID_RES106    ((uint32_t) 0x0000005AUL)
#define NVIC_STIR_INTID_RES107    ((uint32_t) 0x0000005BUL)
#define NVIC_STIR_INTID_TIMER5A    ((uint32_t) 0x0000005CUL)
#define NVIC_STIR_INTID_TIMER5B    ((uint32_t) 0x0000005DUL)
#define NVIC_STIR_INTID_WTIMER0A    ((uint32_t) 0x0000005EUL)
#define NVIC_STIR_INTID_WTIMER0B    ((uint32_t) 0x0000005FUL)
#define NVIC_STIR_INTID_WTIMER1A    ((uint32_t) 0x00000060UL)
#define NVIC_STIR_INTID_WTIMER1B    ((uint32_t) 0x00000061UL)
#define NVIC_STIR_INTID_WTIMER2A    ((uint32_t) 0x00000062UL)
#define NVIC_STIR_INTID_WTIMER2B    ((uint32_t) 0x00000063UL)
#define NVIC_STIR_INTID_WTIMER3A    ((uint32_t) 0x00000064UL)
#define NVIC_STIR_INTID_WTIMER3B    ((uint32_t) 0x00000065UL)
#define NVIC_STIR_INTID_WTIMER4A    ((uint32_t) 0x00000066UL)
#define NVIC_STIR_INTID_WTIMER4B    ((uint32_t) 0x00000067UL)
#define NVIC_STIR_INTID_WTIMER5A    ((uint32_t) 0x00000068UL)
#define NVIC_STIR_INTID_WTIMER5B    ((uint32_t) 0x00000069UL)
#define NVIC_STIR_INTID_SYSEXC    ((uint32_t) 0x0000006AUL)
#define NVIC_STIR_INTID_RES123    ((uint32_t) 0x0000006BUL)
#define NVIC_STIR_INTID_RES124    ((uint32_t) 0x0000006CUL)
#define NVIC_STIR_INTID_RES125    ((uint32_t) 0x0000006DUL)
#define NVIC_STIR_INTID_RES126    ((uint32_t) 0x0000006EUL)
#define NVIC_STIR_INTID_RES127    ((uint32_t) 0x0000006FUL)
#define NVIC_STIR_INTID_RES128    ((uint32_t) 0x00000070UL)
#define NVIC_STIR_INTID_RES129    ((uint32_t) 0x00000071UL)
#define NVIC_STIR_INTID_RES130    ((uint32_t) 0x00000072UL)
#define NVIC_STIR_INTID_RES131    ((uint32_t) 0x00000073UL)
#define NVIC_STIR_INTID_RES132    ((uint32_t) 0x00000074UL)
#define NVIC_STIR_INTID_RES133    ((uint32_t) 0x00000075UL)
#define NVIC_STIR_INTID_RES134    ((uint32_t) 0x00000076UL)
#define NVIC_STIR_INTID_RES135    ((uint32_t) 0x00000077UL)
#define NVIC_STIR_INTID_RES136    ((uint32_t) 0x00000078UL)
#define NVIC_STIR_INTID_RES137    ((uint32_t) 0x00000079UL)
#define NVIC_STIR_INTID_RES138    ((uint32_t) 0x0000007AUL)
#define NVIC_STIR_INTID_RES139    ((uint32_t) 0x0000007BUL)
#define NVIC_STIR_INTID_RES140    ((uint32_t) 0x0000007CUL)
#define NVIC_STIR_INTID_RES141    ((uint32_t) 0x0000007DUL)
#define NVIC_STIR_INTID_RES142    ((uint32_t) 0x0000007EUL)
#define NVIC_STIR_INTID_RES143    ((uint32_t) 0x0000007FUL)
#define NVIC_STIR_INTID_RES144    ((uint32_t) 0x00000080UL)
#define NVIC_STIR_INTID_RES145    ((uint32_t) 0x00000081UL)
#define NVIC_STIR_INTID_RES146    ((uint32_t) 0x00000082UL)
#define NVIC_STIR_INTID_RES147    ((uint32_t) 0x00000083UL)
#define NVIC_STIR_INTID_RES148    ((uint32_t) 0x00000084UL)
#define NVIC_STIR_INTID_RES149    ((uint32_t) 0x00000085UL)
#define NVIC_STIR_INTID_PWM1GEN0    ((uint32_t) 0x00000086UL)
#define NVIC_STIR_INTID_PWM1GEN1    ((uint32_t) 0x00000087UL)
#define NVIC_STIR_INTID_PWM1GEN2    ((uint32_t) 0x00000088UL)
#define NVIC_STIR_INTID_PWM1GEN3    ((uint32_t) 0x00000089UL)
#define NVIC_STIR_INTID_PWM1FAULT    ((uint32_t) 0x0000008AUL)
/*-----------------*/

#endif /* XDRIVER_MCU_DRIVER_HEADER_NVIC_NVIC_PERIPHERAL_NVIC_REGISTER_NVIC_REGISTERDEFINES_NVIC_REGISTERDEFINES_STIR_H_ */
