Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Apr 11 00:05:59 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     73.215        0.000                      0                 1590        0.139        0.000                      0                 1590       48.750        0.000                       0                   587  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              73.215        0.000                      0                 1586        0.139        0.000                      0                 1586       48.750        0.000                       0                   587  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                   94.513        0.000                      0                    4        1.173        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       73.215ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             73.215ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[6]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.658ns  (logic 4.279ns (16.051%)  route 22.379ns (83.949%))
  Logic Levels:           23  (LUT2=1 LUT4=1 LUT5=1 LUT6=19 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 104.912 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.624     5.208    sm/clk_IBUF_BUFG
    SLICE_X65Y89         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=87, routed)          2.925     8.589    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X59Y93         LUT4 (Prop_lut4_I2_O)        0.150     8.739 r  sm/D_registers_q[7][31]_i_79/O
                         net (fo=8, routed)           1.828    10.566    sm/D_registers_q[7][31]_i_79_n_0
    SLICE_X56Y84         LUT5 (Prop_lut5_I0_O)        0.352    10.918 r  sm/ram_reg_i_140/O
                         net (fo=1, routed)           0.864    11.782    sm/ram_reg_i_140_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I2_O)        0.348    12.130 r  sm/ram_reg_i_114/O
                         net (fo=64, routed)          2.856    14.986    L_reg/M_sm_ra1[1]
    SLICE_X43Y69         LUT6 (Prop_lut6_I2_O)        0.124    15.110 r  L_reg/ram_reg_i_87/O
                         net (fo=1, routed)           0.000    15.110    L_reg/ram_reg_i_87_n_0
    SLICE_X43Y69         MUXF7 (Prop_muxf7_I0_O)      0.212    15.322 r  L_reg/ram_reg_i_42/O
                         net (fo=26, routed)          2.735    18.058    sm/M_alum_a[1]
    SLICE_X56Y65         LUT6 (Prop_lut6_I0_O)        0.299    18.357 r  sm/D_registers_q[7][0]_i_128/O
                         net (fo=1, routed)           0.452    18.809    sm/D_registers_q[7][0]_i_128_n_0
    SLICE_X56Y65         LUT6 (Prop_lut6_I2_O)        0.124    18.933 r  sm/D_registers_q[7][0]_i_126/O
                         net (fo=1, routed)           0.299    19.232    sm/D_registers_q[7][0]_i_126_n_0
    SLICE_X55Y65         LUT6 (Prop_lut6_I2_O)        0.124    19.356 r  sm/D_registers_q[7][0]_i_125/O
                         net (fo=1, routed)           0.570    19.926    sm/D_registers_q[7][0]_i_125_n_0
    SLICE_X53Y66         LUT6 (Prop_lut6_I2_O)        0.124    20.050 r  sm/D_registers_q[7][0]_i_124/O
                         net (fo=1, routed)           0.473    20.523    sm/D_registers_q[7][0]_i_124_n_0
    SLICE_X53Y66         LUT6 (Prop_lut6_I2_O)        0.124    20.647 r  sm/D_registers_q[7][0]_i_123/O
                         net (fo=1, routed)           0.313    20.960    sm/D_registers_q[7][0]_i_123_n_0
    SLICE_X52Y67         LUT6 (Prop_lut6_I2_O)        0.124    21.084 r  sm/D_registers_q[7][0]_i_122/O
                         net (fo=1, routed)           0.851    21.935    sm/D_registers_q[7][0]_i_122_n_0
    SLICE_X52Y69         LUT6 (Prop_lut6_I2_O)        0.124    22.059 r  sm/D_registers_q[7][0]_i_120/O
                         net (fo=1, routed)           0.449    22.508    sm/D_registers_q[7][0]_i_120_n_0
    SLICE_X49Y70         LUT6 (Prop_lut6_I2_O)        0.124    22.632 r  sm/D_registers_q[7][0]_i_119/O
                         net (fo=1, routed)           0.291    22.923    sm/D_registers_q[7][0]_i_119_n_0
    SLICE_X49Y71         LUT6 (Prop_lut6_I2_O)        0.124    23.047 r  sm/D_registers_q[7][0]_i_117/O
                         net (fo=1, routed)           0.759    23.806    sm/D_registers_q[7][0]_i_117_n_0
    SLICE_X50Y74         LUT6 (Prop_lut6_I2_O)        0.124    23.930 r  sm/D_registers_q[7][0]_i_99/O
                         net (fo=1, routed)           0.803    24.732    sm/D_registers_q[7][0]_i_99_n_0
    SLICE_X52Y74         LUT6 (Prop_lut6_I2_O)        0.124    24.856 r  sm/D_registers_q[7][0]_i_72/O
                         net (fo=2, routed)           0.463    25.319    sm/D_registers_q[7][0]_i_72_n_0
    SLICE_X54Y74         LUT6 (Prop_lut6_I2_O)        0.124    25.443 r  sm/D_registers_q[7][0]_i_41/O
                         net (fo=1, routed)           0.481    25.924    sm/D_registers_q[7][0]_i_41_n_0
    SLICE_X54Y75         LUT6 (Prop_lut6_I2_O)        0.124    26.048 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.757    26.805    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X54Y76         LUT6 (Prop_lut6_I2_O)        0.124    26.929 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=2, routed)           0.312    27.241    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X54Y77         LUT6 (Prop_lut6_I1_O)        0.124    27.365 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=19, routed)          2.227    29.592    sm/M_alum_out[0]
    SLICE_X62Y90         LUT2 (Prop_lut2_I0_O)        0.152    29.744 r  sm/D_states_q[7]_i_27/O
                         net (fo=3, routed)           0.616    30.360    sm/D_states_q[7]_i_27_n_0
    SLICE_X61Y89         LUT6 (Prop_lut6_I2_O)        0.326    30.686 r  sm/D_states_q[7]_i_9/O
                         net (fo=5, routed)           0.503    31.188    sm/D_states_q[7]_i_9_n_0
    SLICE_X62Y91         LUT6 (Prop_lut6_I0_O)        0.124    31.312 r  sm/D_states_q[6]_rep_i_1/O
                         net (fo=1, routed)           0.554    31.866    sm/D_states_q[6]_rep_i_1_n_0
    SLICE_X62Y91         FDRE                                         r  sm/D_states_q_reg[6]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.508   104.912    sm/clk_IBUF_BUFG
    SLICE_X62Y91         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
                         clock pessimism              0.272   105.184    
                         clock uncertainty           -0.035   105.149    
    SLICE_X62Y91         FDRE (Setup_fdre_C_D)       -0.067   105.082    sm/D_states_q_reg[6]_rep
  -------------------------------------------------------------------
                         required time                        105.082    
                         arrival time                         -31.866    
  -------------------------------------------------------------------
                         slack                                 73.215    

Slack (MET) :             73.233ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[6]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.627ns  (logic 4.279ns (16.070%)  route 22.348ns (83.930%))
  Logic Levels:           23  (LUT2=1 LUT4=1 LUT5=1 LUT6=19 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 104.912 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.624     5.208    sm/clk_IBUF_BUFG
    SLICE_X65Y89         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=87, routed)          2.925     8.589    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X59Y93         LUT4 (Prop_lut4_I2_O)        0.150     8.739 r  sm/D_registers_q[7][31]_i_79/O
                         net (fo=8, routed)           1.828    10.566    sm/D_registers_q[7][31]_i_79_n_0
    SLICE_X56Y84         LUT5 (Prop_lut5_I0_O)        0.352    10.918 r  sm/ram_reg_i_140/O
                         net (fo=1, routed)           0.864    11.782    sm/ram_reg_i_140_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I2_O)        0.348    12.130 r  sm/ram_reg_i_114/O
                         net (fo=64, routed)          2.856    14.986    L_reg/M_sm_ra1[1]
    SLICE_X43Y69         LUT6 (Prop_lut6_I2_O)        0.124    15.110 r  L_reg/ram_reg_i_87/O
                         net (fo=1, routed)           0.000    15.110    L_reg/ram_reg_i_87_n_0
    SLICE_X43Y69         MUXF7 (Prop_muxf7_I0_O)      0.212    15.322 r  L_reg/ram_reg_i_42/O
                         net (fo=26, routed)          2.735    18.058    sm/M_alum_a[1]
    SLICE_X56Y65         LUT6 (Prop_lut6_I0_O)        0.299    18.357 r  sm/D_registers_q[7][0]_i_128/O
                         net (fo=1, routed)           0.452    18.809    sm/D_registers_q[7][0]_i_128_n_0
    SLICE_X56Y65         LUT6 (Prop_lut6_I2_O)        0.124    18.933 r  sm/D_registers_q[7][0]_i_126/O
                         net (fo=1, routed)           0.299    19.232    sm/D_registers_q[7][0]_i_126_n_0
    SLICE_X55Y65         LUT6 (Prop_lut6_I2_O)        0.124    19.356 r  sm/D_registers_q[7][0]_i_125/O
                         net (fo=1, routed)           0.570    19.926    sm/D_registers_q[7][0]_i_125_n_0
    SLICE_X53Y66         LUT6 (Prop_lut6_I2_O)        0.124    20.050 r  sm/D_registers_q[7][0]_i_124/O
                         net (fo=1, routed)           0.473    20.523    sm/D_registers_q[7][0]_i_124_n_0
    SLICE_X53Y66         LUT6 (Prop_lut6_I2_O)        0.124    20.647 r  sm/D_registers_q[7][0]_i_123/O
                         net (fo=1, routed)           0.313    20.960    sm/D_registers_q[7][0]_i_123_n_0
    SLICE_X52Y67         LUT6 (Prop_lut6_I2_O)        0.124    21.084 r  sm/D_registers_q[7][0]_i_122/O
                         net (fo=1, routed)           0.851    21.935    sm/D_registers_q[7][0]_i_122_n_0
    SLICE_X52Y69         LUT6 (Prop_lut6_I2_O)        0.124    22.059 r  sm/D_registers_q[7][0]_i_120/O
                         net (fo=1, routed)           0.449    22.508    sm/D_registers_q[7][0]_i_120_n_0
    SLICE_X49Y70         LUT6 (Prop_lut6_I2_O)        0.124    22.632 r  sm/D_registers_q[7][0]_i_119/O
                         net (fo=1, routed)           0.291    22.923    sm/D_registers_q[7][0]_i_119_n_0
    SLICE_X49Y71         LUT6 (Prop_lut6_I2_O)        0.124    23.047 r  sm/D_registers_q[7][0]_i_117/O
                         net (fo=1, routed)           0.759    23.806    sm/D_registers_q[7][0]_i_117_n_0
    SLICE_X50Y74         LUT6 (Prop_lut6_I2_O)        0.124    23.930 r  sm/D_registers_q[7][0]_i_99/O
                         net (fo=1, routed)           0.803    24.732    sm/D_registers_q[7][0]_i_99_n_0
    SLICE_X52Y74         LUT6 (Prop_lut6_I2_O)        0.124    24.856 r  sm/D_registers_q[7][0]_i_72/O
                         net (fo=2, routed)           0.463    25.319    sm/D_registers_q[7][0]_i_72_n_0
    SLICE_X54Y74         LUT6 (Prop_lut6_I2_O)        0.124    25.443 r  sm/D_registers_q[7][0]_i_41/O
                         net (fo=1, routed)           0.481    25.924    sm/D_registers_q[7][0]_i_41_n_0
    SLICE_X54Y75         LUT6 (Prop_lut6_I2_O)        0.124    26.048 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.757    26.805    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X54Y76         LUT6 (Prop_lut6_I2_O)        0.124    26.929 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=2, routed)           0.312    27.241    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X54Y77         LUT6 (Prop_lut6_I1_O)        0.124    27.365 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=19, routed)          2.227    29.592    sm/M_alum_out[0]
    SLICE_X62Y90         LUT2 (Prop_lut2_I0_O)        0.152    29.744 r  sm/D_states_q[7]_i_27/O
                         net (fo=3, routed)           0.616    30.360    sm/D_states_q[7]_i_27_n_0
    SLICE_X61Y89         LUT6 (Prop_lut6_I2_O)        0.326    30.686 r  sm/D_states_q[7]_i_9/O
                         net (fo=5, routed)           0.506    31.191    sm/D_states_q[7]_i_9_n_0
    SLICE_X62Y91         LUT6 (Prop_lut6_I0_O)        0.124    31.315 r  sm/D_states_q[6]_rep__0_i_1/O
                         net (fo=1, routed)           0.519    31.835    sm/D_states_q[6]_rep__0_i_1_n_0
    SLICE_X62Y91         FDRE                                         r  sm/D_states_q_reg[6]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.508   104.912    sm/clk_IBUF_BUFG
    SLICE_X62Y91         FDRE                                         r  sm/D_states_q_reg[6]_rep__0/C
                         clock pessimism              0.272   105.184    
                         clock uncertainty           -0.035   105.149    
    SLICE_X62Y91         FDRE (Setup_fdre_C_D)       -0.081   105.068    sm/D_states_q_reg[6]_rep__0
  -------------------------------------------------------------------
                         required time                        105.068    
                         arrival time                         -31.835    
  -------------------------------------------------------------------
                         slack                                 73.233    

Slack (MET) :             73.672ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[0]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.295ns  (logic 4.279ns (16.273%)  route 22.016ns (83.727%))
  Logic Levels:           23  (LUT2=1 LUT4=1 LUT5=1 LUT6=19 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 104.910 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.624     5.208    sm/clk_IBUF_BUFG
    SLICE_X65Y89         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=87, routed)          2.925     8.589    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X59Y93         LUT4 (Prop_lut4_I2_O)        0.150     8.739 r  sm/D_registers_q[7][31]_i_79/O
                         net (fo=8, routed)           1.828    10.566    sm/D_registers_q[7][31]_i_79_n_0
    SLICE_X56Y84         LUT5 (Prop_lut5_I0_O)        0.352    10.918 r  sm/ram_reg_i_140/O
                         net (fo=1, routed)           0.864    11.782    sm/ram_reg_i_140_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I2_O)        0.348    12.130 r  sm/ram_reg_i_114/O
                         net (fo=64, routed)          2.856    14.986    L_reg/M_sm_ra1[1]
    SLICE_X43Y69         LUT6 (Prop_lut6_I2_O)        0.124    15.110 r  L_reg/ram_reg_i_87/O
                         net (fo=1, routed)           0.000    15.110    L_reg/ram_reg_i_87_n_0
    SLICE_X43Y69         MUXF7 (Prop_muxf7_I0_O)      0.212    15.322 r  L_reg/ram_reg_i_42/O
                         net (fo=26, routed)          2.735    18.058    sm/M_alum_a[1]
    SLICE_X56Y65         LUT6 (Prop_lut6_I0_O)        0.299    18.357 f  sm/D_registers_q[7][0]_i_128/O
                         net (fo=1, routed)           0.452    18.809    sm/D_registers_q[7][0]_i_128_n_0
    SLICE_X56Y65         LUT6 (Prop_lut6_I2_O)        0.124    18.933 f  sm/D_registers_q[7][0]_i_126/O
                         net (fo=1, routed)           0.299    19.232    sm/D_registers_q[7][0]_i_126_n_0
    SLICE_X55Y65         LUT6 (Prop_lut6_I2_O)        0.124    19.356 f  sm/D_registers_q[7][0]_i_125/O
                         net (fo=1, routed)           0.570    19.926    sm/D_registers_q[7][0]_i_125_n_0
    SLICE_X53Y66         LUT6 (Prop_lut6_I2_O)        0.124    20.050 f  sm/D_registers_q[7][0]_i_124/O
                         net (fo=1, routed)           0.473    20.523    sm/D_registers_q[7][0]_i_124_n_0
    SLICE_X53Y66         LUT6 (Prop_lut6_I2_O)        0.124    20.647 f  sm/D_registers_q[7][0]_i_123/O
                         net (fo=1, routed)           0.313    20.960    sm/D_registers_q[7][0]_i_123_n_0
    SLICE_X52Y67         LUT6 (Prop_lut6_I2_O)        0.124    21.084 f  sm/D_registers_q[7][0]_i_122/O
                         net (fo=1, routed)           0.851    21.935    sm/D_registers_q[7][0]_i_122_n_0
    SLICE_X52Y69         LUT6 (Prop_lut6_I2_O)        0.124    22.059 f  sm/D_registers_q[7][0]_i_120/O
                         net (fo=1, routed)           0.449    22.508    sm/D_registers_q[7][0]_i_120_n_0
    SLICE_X49Y70         LUT6 (Prop_lut6_I2_O)        0.124    22.632 f  sm/D_registers_q[7][0]_i_119/O
                         net (fo=1, routed)           0.291    22.923    sm/D_registers_q[7][0]_i_119_n_0
    SLICE_X49Y71         LUT6 (Prop_lut6_I2_O)        0.124    23.047 f  sm/D_registers_q[7][0]_i_117/O
                         net (fo=1, routed)           0.759    23.806    sm/D_registers_q[7][0]_i_117_n_0
    SLICE_X50Y74         LUT6 (Prop_lut6_I2_O)        0.124    23.930 f  sm/D_registers_q[7][0]_i_99/O
                         net (fo=1, routed)           0.803    24.732    sm/D_registers_q[7][0]_i_99_n_0
    SLICE_X52Y74         LUT6 (Prop_lut6_I2_O)        0.124    24.856 f  sm/D_registers_q[7][0]_i_72/O
                         net (fo=2, routed)           0.463    25.319    sm/D_registers_q[7][0]_i_72_n_0
    SLICE_X54Y74         LUT6 (Prop_lut6_I2_O)        0.124    25.443 f  sm/D_registers_q[7][0]_i_41/O
                         net (fo=1, routed)           0.481    25.924    sm/D_registers_q[7][0]_i_41_n_0
    SLICE_X54Y75         LUT6 (Prop_lut6_I2_O)        0.124    26.048 r  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.757    26.805    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X54Y76         LUT6 (Prop_lut6_I2_O)        0.124    26.929 r  sm/D_registers_q[7][0]_i_5/O
                         net (fo=2, routed)           0.312    27.241    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X54Y77         LUT6 (Prop_lut6_I1_O)        0.124    27.365 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=19, routed)          2.227    29.592    sm/M_alum_out[0]
    SLICE_X62Y90         LUT2 (Prop_lut2_I0_O)        0.152    29.744 f  sm/D_states_q[7]_i_27/O
                         net (fo=3, routed)           0.644    30.388    sm/D_states_q[7]_i_27_n_0
    SLICE_X64Y89         LUT6 (Prop_lut6_I3_O)        0.326    30.714 f  sm/D_states_q[0]_i_3/O
                         net (fo=4, routed)           0.666    31.379    sm/D_states_q[0]_i_3_n_0
    SLICE_X65Y88         LUT6 (Prop_lut6_I2_O)        0.124    31.503 r  sm/D_states_q[0]_rep__0_i_1/O
                         net (fo=1, routed)           0.000    31.503    sm/D_states_q[0]_rep__0_i_1_n_0
    SLICE_X65Y88         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.506   104.910    sm/clk_IBUF_BUFG
    SLICE_X65Y88         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
                         clock pessimism              0.272   105.182    
                         clock uncertainty           -0.035   105.147    
    SLICE_X65Y88         FDSE (Setup_fdse_C_D)        0.029   105.176    sm/D_states_q_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                        105.176    
                         arrival time                         -31.503    
  -------------------------------------------------------------------
                         slack                                 73.672    

Slack (MET) :             73.701ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[0]_rep__1/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.323ns  (logic 4.279ns (16.256%)  route 22.044ns (83.744%))
  Logic Levels:           23  (LUT2=1 LUT4=1 LUT5=1 LUT6=19 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 104.911 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.624     5.208    sm/clk_IBUF_BUFG
    SLICE_X65Y89         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=87, routed)          2.925     8.589    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X59Y93         LUT4 (Prop_lut4_I2_O)        0.150     8.739 r  sm/D_registers_q[7][31]_i_79/O
                         net (fo=8, routed)           1.828    10.566    sm/D_registers_q[7][31]_i_79_n_0
    SLICE_X56Y84         LUT5 (Prop_lut5_I0_O)        0.352    10.918 r  sm/ram_reg_i_140/O
                         net (fo=1, routed)           0.864    11.782    sm/ram_reg_i_140_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I2_O)        0.348    12.130 r  sm/ram_reg_i_114/O
                         net (fo=64, routed)          2.856    14.986    L_reg/M_sm_ra1[1]
    SLICE_X43Y69         LUT6 (Prop_lut6_I2_O)        0.124    15.110 r  L_reg/ram_reg_i_87/O
                         net (fo=1, routed)           0.000    15.110    L_reg/ram_reg_i_87_n_0
    SLICE_X43Y69         MUXF7 (Prop_muxf7_I0_O)      0.212    15.322 r  L_reg/ram_reg_i_42/O
                         net (fo=26, routed)          2.735    18.058    sm/M_alum_a[1]
    SLICE_X56Y65         LUT6 (Prop_lut6_I0_O)        0.299    18.357 f  sm/D_registers_q[7][0]_i_128/O
                         net (fo=1, routed)           0.452    18.809    sm/D_registers_q[7][0]_i_128_n_0
    SLICE_X56Y65         LUT6 (Prop_lut6_I2_O)        0.124    18.933 f  sm/D_registers_q[7][0]_i_126/O
                         net (fo=1, routed)           0.299    19.232    sm/D_registers_q[7][0]_i_126_n_0
    SLICE_X55Y65         LUT6 (Prop_lut6_I2_O)        0.124    19.356 f  sm/D_registers_q[7][0]_i_125/O
                         net (fo=1, routed)           0.570    19.926    sm/D_registers_q[7][0]_i_125_n_0
    SLICE_X53Y66         LUT6 (Prop_lut6_I2_O)        0.124    20.050 f  sm/D_registers_q[7][0]_i_124/O
                         net (fo=1, routed)           0.473    20.523    sm/D_registers_q[7][0]_i_124_n_0
    SLICE_X53Y66         LUT6 (Prop_lut6_I2_O)        0.124    20.647 f  sm/D_registers_q[7][0]_i_123/O
                         net (fo=1, routed)           0.313    20.960    sm/D_registers_q[7][0]_i_123_n_0
    SLICE_X52Y67         LUT6 (Prop_lut6_I2_O)        0.124    21.084 f  sm/D_registers_q[7][0]_i_122/O
                         net (fo=1, routed)           0.851    21.935    sm/D_registers_q[7][0]_i_122_n_0
    SLICE_X52Y69         LUT6 (Prop_lut6_I2_O)        0.124    22.059 f  sm/D_registers_q[7][0]_i_120/O
                         net (fo=1, routed)           0.449    22.508    sm/D_registers_q[7][0]_i_120_n_0
    SLICE_X49Y70         LUT6 (Prop_lut6_I2_O)        0.124    22.632 f  sm/D_registers_q[7][0]_i_119/O
                         net (fo=1, routed)           0.291    22.923    sm/D_registers_q[7][0]_i_119_n_0
    SLICE_X49Y71         LUT6 (Prop_lut6_I2_O)        0.124    23.047 f  sm/D_registers_q[7][0]_i_117/O
                         net (fo=1, routed)           0.759    23.806    sm/D_registers_q[7][0]_i_117_n_0
    SLICE_X50Y74         LUT6 (Prop_lut6_I2_O)        0.124    23.930 f  sm/D_registers_q[7][0]_i_99/O
                         net (fo=1, routed)           0.803    24.732    sm/D_registers_q[7][0]_i_99_n_0
    SLICE_X52Y74         LUT6 (Prop_lut6_I2_O)        0.124    24.856 f  sm/D_registers_q[7][0]_i_72/O
                         net (fo=2, routed)           0.463    25.319    sm/D_registers_q[7][0]_i_72_n_0
    SLICE_X54Y74         LUT6 (Prop_lut6_I2_O)        0.124    25.443 f  sm/D_registers_q[7][0]_i_41/O
                         net (fo=1, routed)           0.481    25.924    sm/D_registers_q[7][0]_i_41_n_0
    SLICE_X54Y75         LUT6 (Prop_lut6_I2_O)        0.124    26.048 r  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.757    26.805    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X54Y76         LUT6 (Prop_lut6_I2_O)        0.124    26.929 r  sm/D_registers_q[7][0]_i_5/O
                         net (fo=2, routed)           0.312    27.241    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X54Y77         LUT6 (Prop_lut6_I1_O)        0.124    27.365 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=19, routed)          2.227    29.592    sm/M_alum_out[0]
    SLICE_X62Y90         LUT2 (Prop_lut2_I0_O)        0.152    29.744 f  sm/D_states_q[7]_i_27/O
                         net (fo=3, routed)           0.644    30.388    sm/D_states_q[7]_i_27_n_0
    SLICE_X64Y89         LUT6 (Prop_lut6_I3_O)        0.326    30.714 f  sm/D_states_q[0]_i_3/O
                         net (fo=4, routed)           0.693    31.407    sm/D_states_q[0]_i_3_n_0
    SLICE_X64Y89         LUT6 (Prop_lut6_I2_O)        0.124    31.531 r  sm/D_states_q[0]_rep__1_i_1/O
                         net (fo=1, routed)           0.000    31.531    sm/D_states_q[0]_rep__1_i_1_n_0
    SLICE_X64Y89         FDSE                                         r  sm/D_states_q_reg[0]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.507   104.911    sm/clk_IBUF_BUFG
    SLICE_X64Y89         FDSE                                         r  sm/D_states_q_reg[0]_rep__1/C
                         clock pessimism              0.275   105.186    
                         clock uncertainty           -0.035   105.151    
    SLICE_X64Y89         FDSE (Setup_fdse_C_D)        0.081   105.232    sm/D_states_q_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                        105.232    
                         arrival time                         -31.531    
  -------------------------------------------------------------------
                         slack                                 73.701    

Slack (MET) :             73.736ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.123ns  (logic 4.049ns (15.500%)  route 22.074ns (84.500%))
  Logic Levels:           23  (LUT4=1 LUT5=1 LUT6=20 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 104.911 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.624     5.208    sm/clk_IBUF_BUFG
    SLICE_X65Y89         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=87, routed)          2.925     8.589    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X59Y93         LUT4 (Prop_lut4_I2_O)        0.150     8.739 r  sm/D_registers_q[7][31]_i_79/O
                         net (fo=8, routed)           1.828    10.566    sm/D_registers_q[7][31]_i_79_n_0
    SLICE_X56Y84         LUT5 (Prop_lut5_I0_O)        0.352    10.918 r  sm/ram_reg_i_140/O
                         net (fo=1, routed)           0.864    11.782    sm/ram_reg_i_140_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I2_O)        0.348    12.130 r  sm/ram_reg_i_114/O
                         net (fo=64, routed)          2.856    14.986    L_reg/M_sm_ra1[1]
    SLICE_X43Y69         LUT6 (Prop_lut6_I2_O)        0.124    15.110 r  L_reg/ram_reg_i_87/O
                         net (fo=1, routed)           0.000    15.110    L_reg/ram_reg_i_87_n_0
    SLICE_X43Y69         MUXF7 (Prop_muxf7_I0_O)      0.212    15.322 r  L_reg/ram_reg_i_42/O
                         net (fo=26, routed)          2.735    18.058    sm/M_alum_a[1]
    SLICE_X56Y65         LUT6 (Prop_lut6_I0_O)        0.299    18.357 r  sm/D_registers_q[7][0]_i_128/O
                         net (fo=1, routed)           0.452    18.809    sm/D_registers_q[7][0]_i_128_n_0
    SLICE_X56Y65         LUT6 (Prop_lut6_I2_O)        0.124    18.933 r  sm/D_registers_q[7][0]_i_126/O
                         net (fo=1, routed)           0.299    19.232    sm/D_registers_q[7][0]_i_126_n_0
    SLICE_X55Y65         LUT6 (Prop_lut6_I2_O)        0.124    19.356 r  sm/D_registers_q[7][0]_i_125/O
                         net (fo=1, routed)           0.570    19.926    sm/D_registers_q[7][0]_i_125_n_0
    SLICE_X53Y66         LUT6 (Prop_lut6_I2_O)        0.124    20.050 r  sm/D_registers_q[7][0]_i_124/O
                         net (fo=1, routed)           0.473    20.523    sm/D_registers_q[7][0]_i_124_n_0
    SLICE_X53Y66         LUT6 (Prop_lut6_I2_O)        0.124    20.647 r  sm/D_registers_q[7][0]_i_123/O
                         net (fo=1, routed)           0.313    20.960    sm/D_registers_q[7][0]_i_123_n_0
    SLICE_X52Y67         LUT6 (Prop_lut6_I2_O)        0.124    21.084 r  sm/D_registers_q[7][0]_i_122/O
                         net (fo=1, routed)           0.851    21.935    sm/D_registers_q[7][0]_i_122_n_0
    SLICE_X52Y69         LUT6 (Prop_lut6_I2_O)        0.124    22.059 r  sm/D_registers_q[7][0]_i_120/O
                         net (fo=1, routed)           0.449    22.508    sm/D_registers_q[7][0]_i_120_n_0
    SLICE_X49Y70         LUT6 (Prop_lut6_I2_O)        0.124    22.632 r  sm/D_registers_q[7][0]_i_119/O
                         net (fo=1, routed)           0.291    22.923    sm/D_registers_q[7][0]_i_119_n_0
    SLICE_X49Y71         LUT6 (Prop_lut6_I2_O)        0.124    23.047 r  sm/D_registers_q[7][0]_i_117/O
                         net (fo=1, routed)           0.759    23.806    sm/D_registers_q[7][0]_i_117_n_0
    SLICE_X50Y74         LUT6 (Prop_lut6_I2_O)        0.124    23.930 r  sm/D_registers_q[7][0]_i_99/O
                         net (fo=1, routed)           0.803    24.732    sm/D_registers_q[7][0]_i_99_n_0
    SLICE_X52Y74         LUT6 (Prop_lut6_I2_O)        0.124    24.856 r  sm/D_registers_q[7][0]_i_72/O
                         net (fo=2, routed)           0.463    25.319    sm/D_registers_q[7][0]_i_72_n_0
    SLICE_X54Y74         LUT6 (Prop_lut6_I2_O)        0.124    25.443 r  sm/D_registers_q[7][0]_i_41/O
                         net (fo=1, routed)           0.481    25.924    sm/D_registers_q[7][0]_i_41_n_0
    SLICE_X54Y75         LUT6 (Prop_lut6_I2_O)        0.124    26.048 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.757    26.805    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X54Y76         LUT6 (Prop_lut6_I2_O)        0.124    26.929 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=2, routed)           0.312    27.241    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X54Y77         LUT6 (Prop_lut6_I1_O)        0.124    27.365 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=19, routed)          1.974    29.339    sm/M_alum_out[0]
    SLICE_X64Y92         LUT6 (Prop_lut6_I4_O)        0.124    29.463 f  sm/D_states_q[2]_i_21/O
                         net (fo=1, routed)           0.648    30.110    sm/D_states_q[2]_i_21_n_0
    SLICE_X63Y92         LUT6 (Prop_lut6_I1_O)        0.124    30.234 r  sm/D_states_q[2]_i_6/O
                         net (fo=4, routed)           0.593    30.828    sm/D_states_q[2]_i_6_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I5_O)        0.124    30.952 r  sm/D_states_q[2]_rep__1_i_1/O
                         net (fo=1, routed)           0.379    31.331    sm/D_states_q[2]_rep__1_i_1_n_0
    SLICE_X63Y90         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.507   104.911    sm/clk_IBUF_BUFG
    SLICE_X63Y90         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/C
                         clock pessimism              0.272   105.183    
                         clock uncertainty           -0.035   105.148    
    SLICE_X63Y90         FDRE (Setup_fdre_C_D)       -0.081   105.067    sm/D_states_q_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                        105.067    
                         arrival time                         -31.331    
  -------------------------------------------------------------------
                         slack                                 73.736    

Slack (MET) :             73.784ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.174ns  (logic 4.277ns (16.341%)  route 21.897ns (83.659%))
  Logic Levels:           23  (LUT2=1 LUT4=1 LUT5=1 LUT6=19 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 104.912 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.624     5.208    sm/clk_IBUF_BUFG
    SLICE_X65Y89         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=87, routed)          2.925     8.589    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X59Y93         LUT4 (Prop_lut4_I2_O)        0.150     8.739 r  sm/D_registers_q[7][31]_i_79/O
                         net (fo=8, routed)           1.828    10.566    sm/D_registers_q[7][31]_i_79_n_0
    SLICE_X56Y84         LUT5 (Prop_lut5_I0_O)        0.352    10.918 r  sm/ram_reg_i_140/O
                         net (fo=1, routed)           0.864    11.782    sm/ram_reg_i_140_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I2_O)        0.348    12.130 r  sm/ram_reg_i_114/O
                         net (fo=64, routed)          2.856    14.986    L_reg/M_sm_ra1[1]
    SLICE_X43Y69         LUT6 (Prop_lut6_I2_O)        0.124    15.110 r  L_reg/ram_reg_i_87/O
                         net (fo=1, routed)           0.000    15.110    L_reg/ram_reg_i_87_n_0
    SLICE_X43Y69         MUXF7 (Prop_muxf7_I0_O)      0.212    15.322 r  L_reg/ram_reg_i_42/O
                         net (fo=26, routed)          2.735    18.058    sm/M_alum_a[1]
    SLICE_X56Y65         LUT6 (Prop_lut6_I0_O)        0.299    18.357 r  sm/D_registers_q[7][0]_i_128/O
                         net (fo=1, routed)           0.452    18.809    sm/D_registers_q[7][0]_i_128_n_0
    SLICE_X56Y65         LUT6 (Prop_lut6_I2_O)        0.124    18.933 r  sm/D_registers_q[7][0]_i_126/O
                         net (fo=1, routed)           0.299    19.232    sm/D_registers_q[7][0]_i_126_n_0
    SLICE_X55Y65         LUT6 (Prop_lut6_I2_O)        0.124    19.356 r  sm/D_registers_q[7][0]_i_125/O
                         net (fo=1, routed)           0.570    19.926    sm/D_registers_q[7][0]_i_125_n_0
    SLICE_X53Y66         LUT6 (Prop_lut6_I2_O)        0.124    20.050 r  sm/D_registers_q[7][0]_i_124/O
                         net (fo=1, routed)           0.473    20.523    sm/D_registers_q[7][0]_i_124_n_0
    SLICE_X53Y66         LUT6 (Prop_lut6_I2_O)        0.124    20.647 r  sm/D_registers_q[7][0]_i_123/O
                         net (fo=1, routed)           0.313    20.960    sm/D_registers_q[7][0]_i_123_n_0
    SLICE_X52Y67         LUT6 (Prop_lut6_I2_O)        0.124    21.084 r  sm/D_registers_q[7][0]_i_122/O
                         net (fo=1, routed)           0.851    21.935    sm/D_registers_q[7][0]_i_122_n_0
    SLICE_X52Y69         LUT6 (Prop_lut6_I2_O)        0.124    22.059 r  sm/D_registers_q[7][0]_i_120/O
                         net (fo=1, routed)           0.449    22.508    sm/D_registers_q[7][0]_i_120_n_0
    SLICE_X49Y70         LUT6 (Prop_lut6_I2_O)        0.124    22.632 r  sm/D_registers_q[7][0]_i_119/O
                         net (fo=1, routed)           0.291    22.923    sm/D_registers_q[7][0]_i_119_n_0
    SLICE_X49Y71         LUT6 (Prop_lut6_I2_O)        0.124    23.047 r  sm/D_registers_q[7][0]_i_117/O
                         net (fo=1, routed)           0.759    23.806    sm/D_registers_q[7][0]_i_117_n_0
    SLICE_X50Y74         LUT6 (Prop_lut6_I2_O)        0.124    23.930 r  sm/D_registers_q[7][0]_i_99/O
                         net (fo=1, routed)           0.803    24.732    sm/D_registers_q[7][0]_i_99_n_0
    SLICE_X52Y74         LUT6 (Prop_lut6_I2_O)        0.124    24.856 r  sm/D_registers_q[7][0]_i_72/O
                         net (fo=2, routed)           0.463    25.319    sm/D_registers_q[7][0]_i_72_n_0
    SLICE_X54Y74         LUT6 (Prop_lut6_I2_O)        0.124    25.443 r  sm/D_registers_q[7][0]_i_41/O
                         net (fo=1, routed)           0.481    25.924    sm/D_registers_q[7][0]_i_41_n_0
    SLICE_X54Y75         LUT6 (Prop_lut6_I2_O)        0.124    26.048 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.757    26.805    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X54Y76         LUT6 (Prop_lut6_I2_O)        0.124    26.929 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=2, routed)           0.312    27.241    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X54Y77         LUT6 (Prop_lut6_I1_O)        0.124    27.365 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=19, routed)          1.878    29.243    sm/M_alum_out[0]
    SLICE_X63Y88         LUT2 (Prop_lut2_I1_O)        0.150    29.393 f  sm/D_states_q[1]_i_8/O
                         net (fo=2, routed)           0.337    29.729    sm/D_states_q[1]_i_8_n_0
    SLICE_X61Y87         LUT6 (Prop_lut6_I3_O)        0.326    30.055 r  sm/D_states_q[1]_i_2/O
                         net (fo=4, routed)           1.203    31.258    sm/D_states_q[1]_i_2_n_0
    SLICE_X61Y93         LUT6 (Prop_lut6_I1_O)        0.124    31.382 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.000    31.382    sm/D_states_d__0[1]
    SLICE_X61Y93         FDSE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.508   104.912    sm/clk_IBUF_BUFG
    SLICE_X61Y93         FDSE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.258   105.170    
                         clock uncertainty           -0.035   105.135    
    SLICE_X61Y93         FDSE (Setup_fdse_C_D)        0.031   105.166    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        105.166    
                         arrival time                         -31.382    
  -------------------------------------------------------------------
                         slack                                 73.784    

Slack (MET) :             73.788ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.106ns  (logic 4.049ns (15.510%)  route 22.057ns (84.490%))
  Logic Levels:           23  (LUT4=1 LUT5=1 LUT6=20 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 104.912 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.624     5.208    sm/clk_IBUF_BUFG
    SLICE_X65Y89         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=87, routed)          2.925     8.589    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X59Y93         LUT4 (Prop_lut4_I2_O)        0.150     8.739 r  sm/D_registers_q[7][31]_i_79/O
                         net (fo=8, routed)           1.828    10.566    sm/D_registers_q[7][31]_i_79_n_0
    SLICE_X56Y84         LUT5 (Prop_lut5_I0_O)        0.352    10.918 r  sm/ram_reg_i_140/O
                         net (fo=1, routed)           0.864    11.782    sm/ram_reg_i_140_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I2_O)        0.348    12.130 r  sm/ram_reg_i_114/O
                         net (fo=64, routed)          2.856    14.986    L_reg/M_sm_ra1[1]
    SLICE_X43Y69         LUT6 (Prop_lut6_I2_O)        0.124    15.110 r  L_reg/ram_reg_i_87/O
                         net (fo=1, routed)           0.000    15.110    L_reg/ram_reg_i_87_n_0
    SLICE_X43Y69         MUXF7 (Prop_muxf7_I0_O)      0.212    15.322 r  L_reg/ram_reg_i_42/O
                         net (fo=26, routed)          2.735    18.058    sm/M_alum_a[1]
    SLICE_X56Y65         LUT6 (Prop_lut6_I0_O)        0.299    18.357 r  sm/D_registers_q[7][0]_i_128/O
                         net (fo=1, routed)           0.452    18.809    sm/D_registers_q[7][0]_i_128_n_0
    SLICE_X56Y65         LUT6 (Prop_lut6_I2_O)        0.124    18.933 r  sm/D_registers_q[7][0]_i_126/O
                         net (fo=1, routed)           0.299    19.232    sm/D_registers_q[7][0]_i_126_n_0
    SLICE_X55Y65         LUT6 (Prop_lut6_I2_O)        0.124    19.356 r  sm/D_registers_q[7][0]_i_125/O
                         net (fo=1, routed)           0.570    19.926    sm/D_registers_q[7][0]_i_125_n_0
    SLICE_X53Y66         LUT6 (Prop_lut6_I2_O)        0.124    20.050 r  sm/D_registers_q[7][0]_i_124/O
                         net (fo=1, routed)           0.473    20.523    sm/D_registers_q[7][0]_i_124_n_0
    SLICE_X53Y66         LUT6 (Prop_lut6_I2_O)        0.124    20.647 r  sm/D_registers_q[7][0]_i_123/O
                         net (fo=1, routed)           0.313    20.960    sm/D_registers_q[7][0]_i_123_n_0
    SLICE_X52Y67         LUT6 (Prop_lut6_I2_O)        0.124    21.084 r  sm/D_registers_q[7][0]_i_122/O
                         net (fo=1, routed)           0.851    21.935    sm/D_registers_q[7][0]_i_122_n_0
    SLICE_X52Y69         LUT6 (Prop_lut6_I2_O)        0.124    22.059 r  sm/D_registers_q[7][0]_i_120/O
                         net (fo=1, routed)           0.449    22.508    sm/D_registers_q[7][0]_i_120_n_0
    SLICE_X49Y70         LUT6 (Prop_lut6_I2_O)        0.124    22.632 r  sm/D_registers_q[7][0]_i_119/O
                         net (fo=1, routed)           0.291    22.923    sm/D_registers_q[7][0]_i_119_n_0
    SLICE_X49Y71         LUT6 (Prop_lut6_I2_O)        0.124    23.047 r  sm/D_registers_q[7][0]_i_117/O
                         net (fo=1, routed)           0.759    23.806    sm/D_registers_q[7][0]_i_117_n_0
    SLICE_X50Y74         LUT6 (Prop_lut6_I2_O)        0.124    23.930 r  sm/D_registers_q[7][0]_i_99/O
                         net (fo=1, routed)           0.803    24.732    sm/D_registers_q[7][0]_i_99_n_0
    SLICE_X52Y74         LUT6 (Prop_lut6_I2_O)        0.124    24.856 r  sm/D_registers_q[7][0]_i_72/O
                         net (fo=2, routed)           0.463    25.319    sm/D_registers_q[7][0]_i_72_n_0
    SLICE_X54Y74         LUT6 (Prop_lut6_I2_O)        0.124    25.443 r  sm/D_registers_q[7][0]_i_41/O
                         net (fo=1, routed)           0.481    25.924    sm/D_registers_q[7][0]_i_41_n_0
    SLICE_X54Y75         LUT6 (Prop_lut6_I2_O)        0.124    26.048 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.757    26.805    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X54Y76         LUT6 (Prop_lut6_I2_O)        0.124    26.929 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=2, routed)           0.312    27.241    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X54Y77         LUT6 (Prop_lut6_I1_O)        0.124    27.365 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=19, routed)          1.974    29.339    sm/M_alum_out[0]
    SLICE_X64Y92         LUT6 (Prop_lut6_I4_O)        0.124    29.463 f  sm/D_states_q[2]_i_21/O
                         net (fo=1, routed)           0.648    30.110    sm/D_states_q[2]_i_21_n_0
    SLICE_X63Y92         LUT6 (Prop_lut6_I1_O)        0.124    30.234 r  sm/D_states_q[2]_i_6/O
                         net (fo=4, routed)           0.615    30.849    sm/D_states_q[2]_i_6_n_0
    SLICE_X63Y91         LUT6 (Prop_lut6_I5_O)        0.124    30.973 r  sm/D_states_q[2]_rep_i_1/O
                         net (fo=1, routed)           0.340    31.314    sm/D_states_q[2]_rep_i_1_n_0
    SLICE_X63Y91         FDRE                                         r  sm/D_states_q_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.508   104.912    sm/clk_IBUF_BUFG
    SLICE_X63Y91         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
                         clock pessimism              0.272   105.184    
                         clock uncertainty           -0.035   105.149    
    SLICE_X63Y91         FDRE (Setup_fdre_C_D)       -0.047   105.102    sm/D_states_q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                        105.102    
                         arrival time                         -31.314    
  -------------------------------------------------------------------
                         slack                                 73.788    

Slack (MET) :             73.826ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]_rep__1/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.129ns  (logic 4.277ns (16.369%)  route 21.852ns (83.631%))
  Logic Levels:           23  (LUT2=1 LUT4=1 LUT5=1 LUT6=19 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 104.911 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.624     5.208    sm/clk_IBUF_BUFG
    SLICE_X65Y89         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=87, routed)          2.925     8.589    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X59Y93         LUT4 (Prop_lut4_I2_O)        0.150     8.739 r  sm/D_registers_q[7][31]_i_79/O
                         net (fo=8, routed)           1.828    10.566    sm/D_registers_q[7][31]_i_79_n_0
    SLICE_X56Y84         LUT5 (Prop_lut5_I0_O)        0.352    10.918 r  sm/ram_reg_i_140/O
                         net (fo=1, routed)           0.864    11.782    sm/ram_reg_i_140_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I2_O)        0.348    12.130 r  sm/ram_reg_i_114/O
                         net (fo=64, routed)          2.856    14.986    L_reg/M_sm_ra1[1]
    SLICE_X43Y69         LUT6 (Prop_lut6_I2_O)        0.124    15.110 r  L_reg/ram_reg_i_87/O
                         net (fo=1, routed)           0.000    15.110    L_reg/ram_reg_i_87_n_0
    SLICE_X43Y69         MUXF7 (Prop_muxf7_I0_O)      0.212    15.322 r  L_reg/ram_reg_i_42/O
                         net (fo=26, routed)          2.735    18.058    sm/M_alum_a[1]
    SLICE_X56Y65         LUT6 (Prop_lut6_I0_O)        0.299    18.357 r  sm/D_registers_q[7][0]_i_128/O
                         net (fo=1, routed)           0.452    18.809    sm/D_registers_q[7][0]_i_128_n_0
    SLICE_X56Y65         LUT6 (Prop_lut6_I2_O)        0.124    18.933 r  sm/D_registers_q[7][0]_i_126/O
                         net (fo=1, routed)           0.299    19.232    sm/D_registers_q[7][0]_i_126_n_0
    SLICE_X55Y65         LUT6 (Prop_lut6_I2_O)        0.124    19.356 r  sm/D_registers_q[7][0]_i_125/O
                         net (fo=1, routed)           0.570    19.926    sm/D_registers_q[7][0]_i_125_n_0
    SLICE_X53Y66         LUT6 (Prop_lut6_I2_O)        0.124    20.050 r  sm/D_registers_q[7][0]_i_124/O
                         net (fo=1, routed)           0.473    20.523    sm/D_registers_q[7][0]_i_124_n_0
    SLICE_X53Y66         LUT6 (Prop_lut6_I2_O)        0.124    20.647 r  sm/D_registers_q[7][0]_i_123/O
                         net (fo=1, routed)           0.313    20.960    sm/D_registers_q[7][0]_i_123_n_0
    SLICE_X52Y67         LUT6 (Prop_lut6_I2_O)        0.124    21.084 r  sm/D_registers_q[7][0]_i_122/O
                         net (fo=1, routed)           0.851    21.935    sm/D_registers_q[7][0]_i_122_n_0
    SLICE_X52Y69         LUT6 (Prop_lut6_I2_O)        0.124    22.059 r  sm/D_registers_q[7][0]_i_120/O
                         net (fo=1, routed)           0.449    22.508    sm/D_registers_q[7][0]_i_120_n_0
    SLICE_X49Y70         LUT6 (Prop_lut6_I2_O)        0.124    22.632 r  sm/D_registers_q[7][0]_i_119/O
                         net (fo=1, routed)           0.291    22.923    sm/D_registers_q[7][0]_i_119_n_0
    SLICE_X49Y71         LUT6 (Prop_lut6_I2_O)        0.124    23.047 r  sm/D_registers_q[7][0]_i_117/O
                         net (fo=1, routed)           0.759    23.806    sm/D_registers_q[7][0]_i_117_n_0
    SLICE_X50Y74         LUT6 (Prop_lut6_I2_O)        0.124    23.930 r  sm/D_registers_q[7][0]_i_99/O
                         net (fo=1, routed)           0.803    24.732    sm/D_registers_q[7][0]_i_99_n_0
    SLICE_X52Y74         LUT6 (Prop_lut6_I2_O)        0.124    24.856 r  sm/D_registers_q[7][0]_i_72/O
                         net (fo=2, routed)           0.463    25.319    sm/D_registers_q[7][0]_i_72_n_0
    SLICE_X54Y74         LUT6 (Prop_lut6_I2_O)        0.124    25.443 r  sm/D_registers_q[7][0]_i_41/O
                         net (fo=1, routed)           0.481    25.924    sm/D_registers_q[7][0]_i_41_n_0
    SLICE_X54Y75         LUT6 (Prop_lut6_I2_O)        0.124    26.048 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.757    26.805    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X54Y76         LUT6 (Prop_lut6_I2_O)        0.124    26.929 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=2, routed)           0.312    27.241    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X54Y77         LUT6 (Prop_lut6_I1_O)        0.124    27.365 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=19, routed)          1.878    29.243    sm/M_alum_out[0]
    SLICE_X63Y88         LUT2 (Prop_lut2_I1_O)        0.150    29.393 f  sm/D_states_q[1]_i_8/O
                         net (fo=2, routed)           0.337    29.729    sm/D_states_q[1]_i_8_n_0
    SLICE_X61Y87         LUT6 (Prop_lut6_I3_O)        0.326    30.055 r  sm/D_states_q[1]_i_2/O
                         net (fo=4, routed)           1.157    31.213    sm/D_states_q[1]_i_2_n_0
    SLICE_X61Y91         LUT6 (Prop_lut6_I1_O)        0.124    31.337 r  sm/D_states_q[1]_rep__1_i_1/O
                         net (fo=1, routed)           0.000    31.337    sm/D_states_q[1]_rep__1_i_1_n_0
    SLICE_X61Y91         FDSE                                         r  sm/D_states_q_reg[1]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.507   104.911    sm/clk_IBUF_BUFG
    SLICE_X61Y91         FDSE                                         r  sm/D_states_q_reg[1]_rep__1/C
                         clock pessimism              0.258   105.169    
                         clock uncertainty           -0.035   105.134    
    SLICE_X61Y91         FDSE (Setup_fdse_C_D)        0.029   105.163    sm/D_states_q_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                        105.163    
                         arrival time                         -31.337    
  -------------------------------------------------------------------
                         slack                                 73.826    

Slack (MET) :             73.829ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.128ns  (logic 4.277ns (16.370%)  route 21.851ns (83.630%))
  Logic Levels:           23  (LUT2=1 LUT4=1 LUT5=1 LUT6=19 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 104.911 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.624     5.208    sm/clk_IBUF_BUFG
    SLICE_X65Y89         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=87, routed)          2.925     8.589    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X59Y93         LUT4 (Prop_lut4_I2_O)        0.150     8.739 r  sm/D_registers_q[7][31]_i_79/O
                         net (fo=8, routed)           1.828    10.566    sm/D_registers_q[7][31]_i_79_n_0
    SLICE_X56Y84         LUT5 (Prop_lut5_I0_O)        0.352    10.918 r  sm/ram_reg_i_140/O
                         net (fo=1, routed)           0.864    11.782    sm/ram_reg_i_140_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I2_O)        0.348    12.130 r  sm/ram_reg_i_114/O
                         net (fo=64, routed)          2.856    14.986    L_reg/M_sm_ra1[1]
    SLICE_X43Y69         LUT6 (Prop_lut6_I2_O)        0.124    15.110 r  L_reg/ram_reg_i_87/O
                         net (fo=1, routed)           0.000    15.110    L_reg/ram_reg_i_87_n_0
    SLICE_X43Y69         MUXF7 (Prop_muxf7_I0_O)      0.212    15.322 r  L_reg/ram_reg_i_42/O
                         net (fo=26, routed)          2.735    18.058    sm/M_alum_a[1]
    SLICE_X56Y65         LUT6 (Prop_lut6_I0_O)        0.299    18.357 r  sm/D_registers_q[7][0]_i_128/O
                         net (fo=1, routed)           0.452    18.809    sm/D_registers_q[7][0]_i_128_n_0
    SLICE_X56Y65         LUT6 (Prop_lut6_I2_O)        0.124    18.933 r  sm/D_registers_q[7][0]_i_126/O
                         net (fo=1, routed)           0.299    19.232    sm/D_registers_q[7][0]_i_126_n_0
    SLICE_X55Y65         LUT6 (Prop_lut6_I2_O)        0.124    19.356 r  sm/D_registers_q[7][0]_i_125/O
                         net (fo=1, routed)           0.570    19.926    sm/D_registers_q[7][0]_i_125_n_0
    SLICE_X53Y66         LUT6 (Prop_lut6_I2_O)        0.124    20.050 r  sm/D_registers_q[7][0]_i_124/O
                         net (fo=1, routed)           0.473    20.523    sm/D_registers_q[7][0]_i_124_n_0
    SLICE_X53Y66         LUT6 (Prop_lut6_I2_O)        0.124    20.647 r  sm/D_registers_q[7][0]_i_123/O
                         net (fo=1, routed)           0.313    20.960    sm/D_registers_q[7][0]_i_123_n_0
    SLICE_X52Y67         LUT6 (Prop_lut6_I2_O)        0.124    21.084 r  sm/D_registers_q[7][0]_i_122/O
                         net (fo=1, routed)           0.851    21.935    sm/D_registers_q[7][0]_i_122_n_0
    SLICE_X52Y69         LUT6 (Prop_lut6_I2_O)        0.124    22.059 r  sm/D_registers_q[7][0]_i_120/O
                         net (fo=1, routed)           0.449    22.508    sm/D_registers_q[7][0]_i_120_n_0
    SLICE_X49Y70         LUT6 (Prop_lut6_I2_O)        0.124    22.632 r  sm/D_registers_q[7][0]_i_119/O
                         net (fo=1, routed)           0.291    22.923    sm/D_registers_q[7][0]_i_119_n_0
    SLICE_X49Y71         LUT6 (Prop_lut6_I2_O)        0.124    23.047 r  sm/D_registers_q[7][0]_i_117/O
                         net (fo=1, routed)           0.759    23.806    sm/D_registers_q[7][0]_i_117_n_0
    SLICE_X50Y74         LUT6 (Prop_lut6_I2_O)        0.124    23.930 r  sm/D_registers_q[7][0]_i_99/O
                         net (fo=1, routed)           0.803    24.732    sm/D_registers_q[7][0]_i_99_n_0
    SLICE_X52Y74         LUT6 (Prop_lut6_I2_O)        0.124    24.856 r  sm/D_registers_q[7][0]_i_72/O
                         net (fo=2, routed)           0.463    25.319    sm/D_registers_q[7][0]_i_72_n_0
    SLICE_X54Y74         LUT6 (Prop_lut6_I2_O)        0.124    25.443 r  sm/D_registers_q[7][0]_i_41/O
                         net (fo=1, routed)           0.481    25.924    sm/D_registers_q[7][0]_i_41_n_0
    SLICE_X54Y75         LUT6 (Prop_lut6_I2_O)        0.124    26.048 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.757    26.805    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X54Y76         LUT6 (Prop_lut6_I2_O)        0.124    26.929 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=2, routed)           0.312    27.241    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X54Y77         LUT6 (Prop_lut6_I1_O)        0.124    27.365 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=19, routed)          1.878    29.243    sm/M_alum_out[0]
    SLICE_X63Y88         LUT2 (Prop_lut2_I1_O)        0.150    29.393 f  sm/D_states_q[1]_i_8/O
                         net (fo=2, routed)           0.337    29.729    sm/D_states_q[1]_i_8_n_0
    SLICE_X61Y87         LUT6 (Prop_lut6_I3_O)        0.326    30.055 r  sm/D_states_q[1]_i_2/O
                         net (fo=4, routed)           1.156    31.212    sm/D_states_q[1]_i_2_n_0
    SLICE_X61Y91         LUT6 (Prop_lut6_I1_O)        0.124    31.336 r  sm/D_states_q[1]_rep_i_1/O
                         net (fo=1, routed)           0.000    31.336    sm/D_states_q[1]_rep_i_1_n_0
    SLICE_X61Y91         FDSE                                         r  sm/D_states_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.507   104.911    sm/clk_IBUF_BUFG
    SLICE_X61Y91         FDSE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.258   105.169    
                         clock uncertainty           -0.035   105.134    
    SLICE_X61Y91         FDSE (Setup_fdse_C_D)        0.031   105.165    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        105.165    
                         arrival time                         -31.336    
  -------------------------------------------------------------------
                         slack                                 73.829    

Slack (MET) :             73.865ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[7]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.107ns  (logic 4.279ns (16.390%)  route 21.828ns (83.610%))
  Logic Levels:           23  (LUT2=1 LUT4=1 LUT5=1 LUT6=19 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 104.912 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.624     5.208    sm/clk_IBUF_BUFG
    SLICE_X65Y89         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=87, routed)          2.925     8.589    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X59Y93         LUT4 (Prop_lut4_I2_O)        0.150     8.739 r  sm/D_registers_q[7][31]_i_79/O
                         net (fo=8, routed)           1.828    10.566    sm/D_registers_q[7][31]_i_79_n_0
    SLICE_X56Y84         LUT5 (Prop_lut5_I0_O)        0.352    10.918 r  sm/ram_reg_i_140/O
                         net (fo=1, routed)           0.864    11.782    sm/ram_reg_i_140_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I2_O)        0.348    12.130 r  sm/ram_reg_i_114/O
                         net (fo=64, routed)          2.856    14.986    L_reg/M_sm_ra1[1]
    SLICE_X43Y69         LUT6 (Prop_lut6_I2_O)        0.124    15.110 r  L_reg/ram_reg_i_87/O
                         net (fo=1, routed)           0.000    15.110    L_reg/ram_reg_i_87_n_0
    SLICE_X43Y69         MUXF7 (Prop_muxf7_I0_O)      0.212    15.322 r  L_reg/ram_reg_i_42/O
                         net (fo=26, routed)          2.735    18.058    sm/M_alum_a[1]
    SLICE_X56Y65         LUT6 (Prop_lut6_I0_O)        0.299    18.357 f  sm/D_registers_q[7][0]_i_128/O
                         net (fo=1, routed)           0.452    18.809    sm/D_registers_q[7][0]_i_128_n_0
    SLICE_X56Y65         LUT6 (Prop_lut6_I2_O)        0.124    18.933 f  sm/D_registers_q[7][0]_i_126/O
                         net (fo=1, routed)           0.299    19.232    sm/D_registers_q[7][0]_i_126_n_0
    SLICE_X55Y65         LUT6 (Prop_lut6_I2_O)        0.124    19.356 f  sm/D_registers_q[7][0]_i_125/O
                         net (fo=1, routed)           0.570    19.926    sm/D_registers_q[7][0]_i_125_n_0
    SLICE_X53Y66         LUT6 (Prop_lut6_I2_O)        0.124    20.050 f  sm/D_registers_q[7][0]_i_124/O
                         net (fo=1, routed)           0.473    20.523    sm/D_registers_q[7][0]_i_124_n_0
    SLICE_X53Y66         LUT6 (Prop_lut6_I2_O)        0.124    20.647 f  sm/D_registers_q[7][0]_i_123/O
                         net (fo=1, routed)           0.313    20.960    sm/D_registers_q[7][0]_i_123_n_0
    SLICE_X52Y67         LUT6 (Prop_lut6_I2_O)        0.124    21.084 f  sm/D_registers_q[7][0]_i_122/O
                         net (fo=1, routed)           0.851    21.935    sm/D_registers_q[7][0]_i_122_n_0
    SLICE_X52Y69         LUT6 (Prop_lut6_I2_O)        0.124    22.059 f  sm/D_registers_q[7][0]_i_120/O
                         net (fo=1, routed)           0.449    22.508    sm/D_registers_q[7][0]_i_120_n_0
    SLICE_X49Y70         LUT6 (Prop_lut6_I2_O)        0.124    22.632 f  sm/D_registers_q[7][0]_i_119/O
                         net (fo=1, routed)           0.291    22.923    sm/D_registers_q[7][0]_i_119_n_0
    SLICE_X49Y71         LUT6 (Prop_lut6_I2_O)        0.124    23.047 f  sm/D_registers_q[7][0]_i_117/O
                         net (fo=1, routed)           0.759    23.806    sm/D_registers_q[7][0]_i_117_n_0
    SLICE_X50Y74         LUT6 (Prop_lut6_I2_O)        0.124    23.930 f  sm/D_registers_q[7][0]_i_99/O
                         net (fo=1, routed)           0.803    24.732    sm/D_registers_q[7][0]_i_99_n_0
    SLICE_X52Y74         LUT6 (Prop_lut6_I2_O)        0.124    24.856 f  sm/D_registers_q[7][0]_i_72/O
                         net (fo=2, routed)           0.463    25.319    sm/D_registers_q[7][0]_i_72_n_0
    SLICE_X54Y74         LUT6 (Prop_lut6_I2_O)        0.124    25.443 f  sm/D_registers_q[7][0]_i_41/O
                         net (fo=1, routed)           0.481    25.924    sm/D_registers_q[7][0]_i_41_n_0
    SLICE_X54Y75         LUT6 (Prop_lut6_I2_O)        0.124    26.048 r  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.757    26.805    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X54Y76         LUT6 (Prop_lut6_I2_O)        0.124    26.929 r  sm/D_registers_q[7][0]_i_5/O
                         net (fo=2, routed)           0.312    27.241    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X54Y77         LUT6 (Prop_lut6_I1_O)        0.124    27.365 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=19, routed)          2.227    29.592    sm/M_alum_out[0]
    SLICE_X62Y90         LUT2 (Prop_lut2_I0_O)        0.152    29.744 f  sm/D_states_q[7]_i_27/O
                         net (fo=3, routed)           0.616    30.360    sm/D_states_q[7]_i_27_n_0
    SLICE_X61Y89         LUT6 (Prop_lut6_I2_O)        0.326    30.686 f  sm/D_states_q[7]_i_9/O
                         net (fo=5, routed)           0.506    31.191    sm/D_states_q[7]_i_9_n_0
    SLICE_X62Y91         LUT6 (Prop_lut6_I3_O)        0.124    31.315 r  sm/D_states_q[7]_rep_i_1/O
                         net (fo=1, routed)           0.000    31.315    sm/D_states_q[7]_rep_i_1_n_0
    SLICE_X62Y91         FDSE                                         r  sm/D_states_q_reg[7]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.508   104.912    sm/clk_IBUF_BUFG
    SLICE_X62Y91         FDSE                                         r  sm/D_states_q_reg[7]_rep/C
                         clock pessimism              0.272   105.184    
                         clock uncertainty           -0.035   105.149    
    SLICE_X62Y91         FDSE (Setup_fdse_C_D)        0.032   105.181    sm/D_states_q_reg[7]_rep
  -------------------------------------------------------------------
                         required time                        105.181    
                         arrival time                         -31.315    
  -------------------------------------------------------------------
                         slack                                 73.865    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.141ns (30.618%)  route 0.320ns (69.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.563     1.507    sr3/clk_IBUF_BUFG
    SLICE_X53Y92         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.320     1.967    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X52Y92         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.833     2.023    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y92         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.504     1.520    
    SLICE_X52Y92         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.829    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.141ns (30.618%)  route 0.320ns (69.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.563     1.507    sr3/clk_IBUF_BUFG
    SLICE_X53Y92         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.320     1.967    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X52Y92         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.833     2.023    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y92         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.504     1.520    
    SLICE_X52Y92         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.829    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.141ns (30.618%)  route 0.320ns (69.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.563     1.507    sr3/clk_IBUF_BUFG
    SLICE_X53Y92         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.320     1.967    sr3/ram/mem_reg_0_3_1_1/A1
    SLICE_X52Y92         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.833     2.023    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X52Y92         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.504     1.520    
    SLICE_X52Y92         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.829    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.141ns (30.618%)  route 0.320ns (69.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.563     1.507    sr3/clk_IBUF_BUFG
    SLICE_X53Y92         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.320     1.967    sr3/ram/mem_reg_0_3_1_1/A1
    SLICE_X52Y92         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.833     2.023    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X52Y92         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.504     1.520    
    SLICE_X52Y92         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.829    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 gameclk/D_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_game_tick_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.557     1.501    gameclk/clk_IBUF_BUFG
    SLICE_X57Y79         FDRE                                         r  gameclk/D_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y79         FDRE (Prop_fdre_C_Q)         0.141     1.642 f  gameclk/D_last_q_reg/Q
                         net (fo=1, routed)           0.087     1.729    sm/D_last_q_0
    SLICE_X56Y79         LUT4 (Prop_lut4_I0_O)        0.045     1.774 r  sm/D_game_tick_q_i_1/O
                         net (fo=1, routed)           0.000     1.774    sm/D_game_tick_q_i_1_n_0
    SLICE_X56Y79         FDRE                                         r  sm/D_game_tick_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.823     2.013    sm/clk_IBUF_BUFG
    SLICE_X56Y79         FDRE                                         r  sm/D_game_tick_q_reg/C
                         clock pessimism             -0.500     1.514    
    SLICE_X56Y79         FDRE (Hold_fdre_C_D)         0.120     1.634    sm/D_game_tick_q_reg
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.164ns (34.271%)  route 0.315ns (65.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.563     1.507    sr2/clk_IBUF_BUFG
    SLICE_X50Y91         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.315     1.985    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X52Y91         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.833     2.023    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y91         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.501     1.523    
    SLICE_X52Y91         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.833    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.164ns (34.271%)  route 0.315ns (65.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.563     1.507    sr2/clk_IBUF_BUFG
    SLICE_X50Y91         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.315     1.985    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X52Y91         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.833     2.023    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y91         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.501     1.523    
    SLICE_X52Y91         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.833    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.164ns (34.271%)  route 0.315ns (65.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.563     1.507    sr2/clk_IBUF_BUFG
    SLICE_X50Y91         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.315     1.985    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X52Y91         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.833     2.023    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X52Y91         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.501     1.523    
    SLICE_X52Y91         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.833    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.164ns (34.271%)  route 0.315ns (65.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.563     1.507    sr2/clk_IBUF_BUFG
    SLICE_X50Y91         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.315     1.985    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X52Y91         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.833     2.023    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X52Y91         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.501     1.523    
    SLICE_X52Y91         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.833    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 sr2/D_raddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/D_waddr_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.083%)  route 0.120ns (38.917%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.563     1.507    sr2/clk_IBUF_BUFG
    SLICE_X51Y91         FDRE                                         r  sr2/D_raddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr2/D_raddr_q_reg[0]/Q
                         net (fo=5, routed)           0.120     1.768    sr2/D_raddr_q_reg_n_0_[0]
    SLICE_X50Y91         LUT5 (Prop_lut5_I4_O)        0.048     1.816 r  sr2/D_waddr_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.816    sr2/D_waddr_q[1]_i_1__0_n_0
    SLICE_X50Y91         FDRE                                         r  sr2/D_waddr_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.833     2.023    sr2/clk_IBUF_BUFG
    SLICE_X50Y91         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
                         clock pessimism             -0.504     1.520    
    SLICE_X50Y91         FDRE (Hold_fdre_C_D)         0.131     1.651    sr2/D_waddr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.165    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y26   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y27   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X47Y76   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X46Y68   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X46Y68   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X39Y69   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X43Y69   L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X39Y70   L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X48Y70   L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y87   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y87   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y87   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y87   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y87   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y87   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y87   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y87   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y91   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y91   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y87   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y87   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y87   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y87   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y87   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y87   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y87   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y87   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y91   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y91   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       94.513ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.173ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.513ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.987ns  (logic 0.930ns (18.647%)  route 4.057ns (81.353%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 104.846 - 100.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.625     5.209    sm/clk_IBUF_BUFG
    SLICE_X61Y93         FDSE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y93         FDSE (Prop_fdse_C_Q)         0.456     5.665 r  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=94, routed)          2.115     7.780    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X56Y87         LUT2 (Prop_lut2_I1_O)        0.146     7.926 f  sm/D_stage_q[3]_i_3/O
                         net (fo=12, routed)          1.190     9.116    sm/D_stage_q[3]_i_3_n_0
    SLICE_X55Y92         LUT6 (Prop_lut6_I5_O)        0.328     9.444 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.752    10.196    fifo_reset_cond/AS[0]
    SLICE_X55Y93         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.442   104.846    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X55Y93         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.258   105.104    
                         clock uncertainty           -0.035   105.069    
    SLICE_X55Y93         FDPE (Recov_fdpe_C_PRE)     -0.359   104.710    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        104.710    
                         arrival time                         -10.196    
  -------------------------------------------------------------------
                         slack                                 94.513    

Slack (MET) :             94.513ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.987ns  (logic 0.930ns (18.647%)  route 4.057ns (81.353%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 104.846 - 100.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.625     5.209    sm/clk_IBUF_BUFG
    SLICE_X61Y93         FDSE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y93         FDSE (Prop_fdse_C_Q)         0.456     5.665 r  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=94, routed)          2.115     7.780    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X56Y87         LUT2 (Prop_lut2_I1_O)        0.146     7.926 f  sm/D_stage_q[3]_i_3/O
                         net (fo=12, routed)          1.190     9.116    sm/D_stage_q[3]_i_3_n_0
    SLICE_X55Y92         LUT6 (Prop_lut6_I5_O)        0.328     9.444 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.752    10.196    fifo_reset_cond/AS[0]
    SLICE_X55Y93         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.442   104.846    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X55Y93         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.258   105.104    
                         clock uncertainty           -0.035   105.069    
    SLICE_X55Y93         FDPE (Recov_fdpe_C_PRE)     -0.359   104.710    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        104.710    
                         arrival time                         -10.196    
  -------------------------------------------------------------------
                         slack                                 94.513    

Slack (MET) :             94.513ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.987ns  (logic 0.930ns (18.647%)  route 4.057ns (81.353%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 104.846 - 100.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.625     5.209    sm/clk_IBUF_BUFG
    SLICE_X61Y93         FDSE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y93         FDSE (Prop_fdse_C_Q)         0.456     5.665 r  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=94, routed)          2.115     7.780    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X56Y87         LUT2 (Prop_lut2_I1_O)        0.146     7.926 f  sm/D_stage_q[3]_i_3/O
                         net (fo=12, routed)          1.190     9.116    sm/D_stage_q[3]_i_3_n_0
    SLICE_X55Y92         LUT6 (Prop_lut6_I5_O)        0.328     9.444 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.752    10.196    fifo_reset_cond/AS[0]
    SLICE_X55Y93         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.442   104.846    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X55Y93         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.258   105.104    
                         clock uncertainty           -0.035   105.069    
    SLICE_X55Y93         FDPE (Recov_fdpe_C_PRE)     -0.359   104.710    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        104.710    
                         arrival time                         -10.196    
  -------------------------------------------------------------------
                         slack                                 94.513    

Slack (MET) :             94.513ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.987ns  (logic 0.930ns (18.647%)  route 4.057ns (81.353%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 104.846 - 100.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.625     5.209    sm/clk_IBUF_BUFG
    SLICE_X61Y93         FDSE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y93         FDSE (Prop_fdse_C_Q)         0.456     5.665 r  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=94, routed)          2.115     7.780    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X56Y87         LUT2 (Prop_lut2_I1_O)        0.146     7.926 f  sm/D_stage_q[3]_i_3/O
                         net (fo=12, routed)          1.190     9.116    sm/D_stage_q[3]_i_3_n_0
    SLICE_X55Y92         LUT6 (Prop_lut6_I5_O)        0.328     9.444 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.752    10.196    fifo_reset_cond/AS[0]
    SLICE_X55Y93         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.442   104.846    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X55Y93         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.258   105.104    
                         clock uncertainty           -0.035   105.069    
    SLICE_X55Y93         FDPE (Recov_fdpe_C_PRE)     -0.359   104.710    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        104.710    
                         arrival time                         -10.196    
  -------------------------------------------------------------------
                         slack                                 94.513    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.173ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.186ns (17.104%)  route 0.901ns (82.896%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.592     1.536    sm/clk_IBUF_BUFG
    SLICE_X62Y91         FDSE                                         r  sm/D_states_q_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y91         FDSE (Prop_fdse_C_Q)         0.141     1.677 r  sm/D_states_q_reg[7]_rep/Q
                         net (fo=119, routed)         0.621     2.298    sm/D_states_q_reg[7]_rep_n_0
    SLICE_X55Y92         LUT6 (Prop_lut6_I4_O)        0.045     2.343 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.280     2.623    fifo_reset_cond/AS[0]
    SLICE_X55Y93         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.834     2.024    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X55Y93         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.545    
    SLICE_X55Y93         FDPE (Remov_fdpe_C_PRE)     -0.095     1.450    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           2.623    
  -------------------------------------------------------------------
                         slack                                  1.173    

Slack (MET) :             1.173ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.186ns (17.104%)  route 0.901ns (82.896%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.592     1.536    sm/clk_IBUF_BUFG
    SLICE_X62Y91         FDSE                                         r  sm/D_states_q_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y91         FDSE (Prop_fdse_C_Q)         0.141     1.677 r  sm/D_states_q_reg[7]_rep/Q
                         net (fo=119, routed)         0.621     2.298    sm/D_states_q_reg[7]_rep_n_0
    SLICE_X55Y92         LUT6 (Prop_lut6_I4_O)        0.045     2.343 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.280     2.623    fifo_reset_cond/AS[0]
    SLICE_X55Y93         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.834     2.024    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X55Y93         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.545    
    SLICE_X55Y93         FDPE (Remov_fdpe_C_PRE)     -0.095     1.450    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           2.623    
  -------------------------------------------------------------------
                         slack                                  1.173    

Slack (MET) :             1.173ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.186ns (17.104%)  route 0.901ns (82.896%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.592     1.536    sm/clk_IBUF_BUFG
    SLICE_X62Y91         FDSE                                         r  sm/D_states_q_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y91         FDSE (Prop_fdse_C_Q)         0.141     1.677 r  sm/D_states_q_reg[7]_rep/Q
                         net (fo=119, routed)         0.621     2.298    sm/D_states_q_reg[7]_rep_n_0
    SLICE_X55Y92         LUT6 (Prop_lut6_I4_O)        0.045     2.343 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.280     2.623    fifo_reset_cond/AS[0]
    SLICE_X55Y93         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.834     2.024    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X55Y93         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.545    
    SLICE_X55Y93         FDPE (Remov_fdpe_C_PRE)     -0.095     1.450    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           2.623    
  -------------------------------------------------------------------
                         slack                                  1.173    

Slack (MET) :             1.173ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.186ns (17.104%)  route 0.901ns (82.896%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.592     1.536    sm/clk_IBUF_BUFG
    SLICE_X62Y91         FDSE                                         r  sm/D_states_q_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y91         FDSE (Prop_fdse_C_Q)         0.141     1.677 r  sm/D_states_q_reg[7]_rep/Q
                         net (fo=119, routed)         0.621     2.298    sm/D_states_q_reg[7]_rep_n_0
    SLICE_X55Y92         LUT6 (Prop_lut6_I4_O)        0.045     2.343 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.280     2.623    fifo_reset_cond/AS[0]
    SLICE_X55Y93         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.834     2.024    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X55Y93         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.545    
    SLICE_X55Y93         FDPE (Remov_fdpe_C_PRE)     -0.095     1.450    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           2.623    
  -------------------------------------------------------------------
                         slack                                  1.173    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.739ns  (logic 11.452ns (30.346%)  route 26.287ns (69.654%))
  Logic Levels:           34  (CARRY4=10 LUT2=4 LUT3=5 LUT4=2 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.550     5.134    L_reg/clk_IBUF_BUFG
    SLICE_X49Y66         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDRE (Prop_fdre_C_Q)         0.456     5.590 r  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=18, routed)          1.579     7.169    L_reg/M_sm_pac[8]
    SLICE_X44Y63         LUT3 (Prop_lut3_I2_O)        0.152     7.321 r  L_reg/L_18515e8c_remainder0_carry_i_21/O
                         net (fo=4, routed)           0.843     8.164    L_reg/L_18515e8c_remainder0_carry_i_21_n_0
    SLICE_X42Y63         LUT6 (Prop_lut6_I1_O)        0.326     8.490 r  L_reg/L_18515e8c_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          1.424     9.914    L_reg/L_18515e8c_remainder0_carry__0_i_9_n_0
    SLICE_X44Y61         LUT2 (Prop_lut2_I1_O)        0.154    10.068 f  L_reg/L_18515e8c_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.640    10.707    L_reg/L_18515e8c_remainder0_carry_i_15_n_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I3_O)        0.327    11.034 r  L_reg/L_18515e8c_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.838    11.872    L_reg/L_18515e8c_remainder0_carry_i_8_n_0
    SLICE_X42Y61         LUT2 (Prop_lut2_I0_O)        0.124    11.996 r  L_reg/L_18515e8c_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.190    12.186    aseg_driver/decimal_renderer/DI[2]
    SLICE_X43Y61         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.571 r  aseg_driver/decimal_renderer/L_18515e8c_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.571    aseg_driver/decimal_renderer/L_18515e8c_remainder0_carry_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.685 r  aseg_driver/decimal_renderer/L_18515e8c_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.685    aseg_driver/decimal_renderer/L_18515e8c_remainder0_carry__0_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.019 f  aseg_driver/decimal_renderer/L_18515e8c_remainder0_carry__1/O[1]
                         net (fo=4, routed)           1.168    14.187    L_reg/L_18515e8c_remainder0[9]
    SLICE_X41Y60         LUT5 (Prop_lut5_I1_O)        0.303    14.490 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.832    15.322    L_reg/i__carry__1_i_10_n_0
    SLICE_X40Y61         LUT4 (Prop_lut4_I0_O)        0.124    15.446 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.831    16.277    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I5_O)        0.124    16.401 f  L_reg/i__carry__0_i_19/O
                         net (fo=2, routed)           0.955    17.356    L_reg/i__carry__0_i_19_n_0
    SLICE_X40Y61         LUT3 (Prop_lut3_I1_O)        0.152    17.508 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.846    18.354    L_reg/i__carry_i_20__0_n_0
    SLICE_X40Y60         LUT3 (Prop_lut3_I1_O)        0.354    18.708 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.975    19.683    L_reg/i__carry_i_11_n_0
    SLICE_X39Y58         LUT2 (Prop_lut2_I1_O)        0.326    20.009 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.520    20.529    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X39Y59         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.036 r  aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.036    aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.150 r  aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.150    aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.372 r  aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.877    22.249    L_reg/L_18515e8c_remainder0_inferred__1/i__carry__2[0]
    SLICE_X39Y62         LUT5 (Prop_lut5_I2_O)        0.299    22.548 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           1.130    23.678    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X40Y59         LUT5 (Prop_lut5_I0_O)        0.124    23.802 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.507    25.309    aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__0/i__carry__0_0
    SLICE_X36Y60         LUT2 (Prop_lut2_I0_O)        0.124    25.433 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.851    26.284    L_reg/i__carry_i_13_0
    SLICE_X37Y59         LUT5 (Prop_lut5_I0_O)        0.152    26.436 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.828    27.264    L_reg/i__carry_i_23_n_0
    SLICE_X36Y58         LUT6 (Prop_lut6_I0_O)        0.326    27.590 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.509    28.099    L_reg/i__carry_i_13_n_0
    SLICE_X37Y58         LUT3 (Prop_lut3_I1_O)        0.152    28.251 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.595    28.846    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X38Y58         LUT5 (Prop_lut5_I0_O)        0.332    29.178 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    29.178    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.711 r  aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.711    aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.828 r  aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.828    aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.945 r  aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.945    aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.164 r  aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.972    31.136    aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X40Y59         LUT6 (Prop_lut6_I5_O)        0.295    31.431 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.960    32.391    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I1_O)        0.124    32.515 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.824    33.339    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X41Y58         LUT3 (Prop_lut3_I1_O)        0.124    33.463 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.679    34.142    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X41Y58         LUT6 (Prop_lut6_I4_O)        0.124    34.266 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.830    35.096    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X42Y57         LUT4 (Prop_lut4_I2_O)        0.124    35.220 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.085    39.305    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    42.873 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    42.873    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.592ns  (logic 11.457ns (30.478%)  route 26.135ns (69.522%))
  Logic Levels:           34  (CARRY4=10 LUT2=4 LUT3=6 LUT4=1 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.550     5.134    L_reg/clk_IBUF_BUFG
    SLICE_X49Y66         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDRE (Prop_fdre_C_Q)         0.456     5.590 r  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=18, routed)          1.579     7.169    L_reg/M_sm_pac[8]
    SLICE_X44Y63         LUT3 (Prop_lut3_I2_O)        0.152     7.321 r  L_reg/L_18515e8c_remainder0_carry_i_21/O
                         net (fo=4, routed)           0.843     8.164    L_reg/L_18515e8c_remainder0_carry_i_21_n_0
    SLICE_X42Y63         LUT6 (Prop_lut6_I1_O)        0.326     8.490 r  L_reg/L_18515e8c_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          1.424     9.914    L_reg/L_18515e8c_remainder0_carry__0_i_9_n_0
    SLICE_X44Y61         LUT2 (Prop_lut2_I1_O)        0.154    10.068 f  L_reg/L_18515e8c_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.640    10.707    L_reg/L_18515e8c_remainder0_carry_i_15_n_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I3_O)        0.327    11.034 r  L_reg/L_18515e8c_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.838    11.872    L_reg/L_18515e8c_remainder0_carry_i_8_n_0
    SLICE_X42Y61         LUT2 (Prop_lut2_I0_O)        0.124    11.996 r  L_reg/L_18515e8c_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.190    12.186    aseg_driver/decimal_renderer/DI[2]
    SLICE_X43Y61         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.571 r  aseg_driver/decimal_renderer/L_18515e8c_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.571    aseg_driver/decimal_renderer/L_18515e8c_remainder0_carry_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.685 r  aseg_driver/decimal_renderer/L_18515e8c_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.685    aseg_driver/decimal_renderer/L_18515e8c_remainder0_carry__0_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.019 f  aseg_driver/decimal_renderer/L_18515e8c_remainder0_carry__1/O[1]
                         net (fo=4, routed)           1.168    14.187    L_reg/L_18515e8c_remainder0[9]
    SLICE_X41Y60         LUT5 (Prop_lut5_I1_O)        0.303    14.490 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.832    15.322    L_reg/i__carry__1_i_10_n_0
    SLICE_X40Y61         LUT4 (Prop_lut4_I0_O)        0.124    15.446 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.831    16.277    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I5_O)        0.124    16.401 f  L_reg/i__carry__0_i_19/O
                         net (fo=2, routed)           0.955    17.356    L_reg/i__carry__0_i_19_n_0
    SLICE_X40Y61         LUT3 (Prop_lut3_I1_O)        0.152    17.508 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.846    18.354    L_reg/i__carry_i_20__0_n_0
    SLICE_X40Y60         LUT3 (Prop_lut3_I1_O)        0.354    18.708 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.975    19.683    L_reg/i__carry_i_11_n_0
    SLICE_X39Y58         LUT2 (Prop_lut2_I1_O)        0.326    20.009 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.520    20.529    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X39Y59         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.036 r  aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.036    aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.150 r  aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.150    aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.372 r  aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.877    22.249    L_reg/L_18515e8c_remainder0_inferred__1/i__carry__2[0]
    SLICE_X39Y62         LUT5 (Prop_lut5_I2_O)        0.299    22.548 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           1.130    23.678    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X40Y59         LUT5 (Prop_lut5_I0_O)        0.124    23.802 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.507    25.309    aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__0/i__carry__0_0
    SLICE_X36Y60         LUT2 (Prop_lut2_I0_O)        0.124    25.433 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.851    26.284    L_reg/i__carry_i_13_0
    SLICE_X37Y59         LUT5 (Prop_lut5_I0_O)        0.152    26.436 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.828    27.264    L_reg/i__carry_i_23_n_0
    SLICE_X36Y58         LUT6 (Prop_lut6_I0_O)        0.326    27.590 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.509    28.099    L_reg/i__carry_i_13_n_0
    SLICE_X37Y58         LUT3 (Prop_lut3_I1_O)        0.152    28.251 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.595    28.846    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X38Y58         LUT5 (Prop_lut5_I0_O)        0.332    29.178 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    29.178    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.711 r  aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.711    aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.828 r  aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.828    aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.945 r  aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.945    aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.164 r  aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.972    31.136    aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X40Y59         LUT6 (Prop_lut6_I5_O)        0.295    31.431 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.960    32.391    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I1_O)        0.124    32.515 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.824    33.339    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X41Y58         LUT3 (Prop_lut3_I1_O)        0.124    33.463 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.679    34.142    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X41Y58         LUT6 (Prop_lut6_I4_O)        0.124    34.266 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.819    35.085    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X41Y57         LUT3 (Prop_lut3_I1_O)        0.124    35.209 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.944    39.153    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    42.726 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    42.726    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.367ns  (logic 11.686ns (31.273%)  route 25.681ns (68.727%))
  Logic Levels:           34  (CARRY4=10 LUT2=4 LUT3=5 LUT4=2 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.550     5.134    L_reg/clk_IBUF_BUFG
    SLICE_X49Y66         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDRE (Prop_fdre_C_Q)         0.456     5.590 r  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=18, routed)          1.579     7.169    L_reg/M_sm_pac[8]
    SLICE_X44Y63         LUT3 (Prop_lut3_I2_O)        0.152     7.321 r  L_reg/L_18515e8c_remainder0_carry_i_21/O
                         net (fo=4, routed)           0.843     8.164    L_reg/L_18515e8c_remainder0_carry_i_21_n_0
    SLICE_X42Y63         LUT6 (Prop_lut6_I1_O)        0.326     8.490 r  L_reg/L_18515e8c_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          1.424     9.914    L_reg/L_18515e8c_remainder0_carry__0_i_9_n_0
    SLICE_X44Y61         LUT2 (Prop_lut2_I1_O)        0.154    10.068 f  L_reg/L_18515e8c_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.640    10.707    L_reg/L_18515e8c_remainder0_carry_i_15_n_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I3_O)        0.327    11.034 r  L_reg/L_18515e8c_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.838    11.872    L_reg/L_18515e8c_remainder0_carry_i_8_n_0
    SLICE_X42Y61         LUT2 (Prop_lut2_I0_O)        0.124    11.996 r  L_reg/L_18515e8c_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.190    12.186    aseg_driver/decimal_renderer/DI[2]
    SLICE_X43Y61         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.571 r  aseg_driver/decimal_renderer/L_18515e8c_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.571    aseg_driver/decimal_renderer/L_18515e8c_remainder0_carry_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.685 r  aseg_driver/decimal_renderer/L_18515e8c_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.685    aseg_driver/decimal_renderer/L_18515e8c_remainder0_carry__0_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.019 f  aseg_driver/decimal_renderer/L_18515e8c_remainder0_carry__1/O[1]
                         net (fo=4, routed)           1.168    14.187    L_reg/L_18515e8c_remainder0[9]
    SLICE_X41Y60         LUT5 (Prop_lut5_I1_O)        0.303    14.490 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.832    15.322    L_reg/i__carry__1_i_10_n_0
    SLICE_X40Y61         LUT4 (Prop_lut4_I0_O)        0.124    15.446 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.831    16.277    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I5_O)        0.124    16.401 f  L_reg/i__carry__0_i_19/O
                         net (fo=2, routed)           0.955    17.356    L_reg/i__carry__0_i_19_n_0
    SLICE_X40Y61         LUT3 (Prop_lut3_I1_O)        0.152    17.508 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.846    18.354    L_reg/i__carry_i_20__0_n_0
    SLICE_X40Y60         LUT3 (Prop_lut3_I1_O)        0.354    18.708 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.975    19.683    L_reg/i__carry_i_11_n_0
    SLICE_X39Y58         LUT2 (Prop_lut2_I1_O)        0.326    20.009 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.520    20.529    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X39Y59         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.036 r  aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.036    aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.150 r  aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.150    aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.372 r  aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.877    22.249    L_reg/L_18515e8c_remainder0_inferred__1/i__carry__2[0]
    SLICE_X39Y62         LUT5 (Prop_lut5_I2_O)        0.299    22.548 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           1.130    23.678    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X40Y59         LUT5 (Prop_lut5_I0_O)        0.124    23.802 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.507    25.309    aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__0/i__carry__0_0
    SLICE_X36Y60         LUT2 (Prop_lut2_I0_O)        0.124    25.433 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.851    26.284    L_reg/i__carry_i_13_0
    SLICE_X37Y59         LUT5 (Prop_lut5_I0_O)        0.152    26.436 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.828    27.264    L_reg/i__carry_i_23_n_0
    SLICE_X36Y58         LUT6 (Prop_lut6_I0_O)        0.326    27.590 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.509    28.099    L_reg/i__carry_i_13_n_0
    SLICE_X37Y58         LUT3 (Prop_lut3_I1_O)        0.152    28.251 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.595    28.846    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X38Y58         LUT5 (Prop_lut5_I0_O)        0.332    29.178 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    29.178    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.711 r  aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.711    aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.828 r  aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.828    aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.945 r  aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.945    aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.164 r  aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.972    31.136    aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X40Y59         LUT6 (Prop_lut6_I5_O)        0.295    31.431 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.960    32.391    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I1_O)        0.124    32.515 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.824    33.339    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X41Y58         LUT3 (Prop_lut3_I1_O)        0.124    33.463 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.679    34.142    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X41Y58         LUT6 (Prop_lut6_I4_O)        0.124    34.266 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.830    35.096    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X42Y57         LUT4 (Prop_lut4_I1_O)        0.146    35.242 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.479    38.721    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.780    42.501 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    42.501    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.850ns  (logic 11.672ns (31.676%)  route 25.177ns (68.324%))
  Logic Levels:           34  (CARRY4=10 LUT2=4 LUT3=5 LUT4=2 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.550     5.134    L_reg/clk_IBUF_BUFG
    SLICE_X49Y66         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDRE (Prop_fdre_C_Q)         0.456     5.590 r  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=18, routed)          1.579     7.169    L_reg/M_sm_pac[8]
    SLICE_X44Y63         LUT3 (Prop_lut3_I2_O)        0.152     7.321 r  L_reg/L_18515e8c_remainder0_carry_i_21/O
                         net (fo=4, routed)           0.843     8.164    L_reg/L_18515e8c_remainder0_carry_i_21_n_0
    SLICE_X42Y63         LUT6 (Prop_lut6_I1_O)        0.326     8.490 r  L_reg/L_18515e8c_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          1.424     9.914    L_reg/L_18515e8c_remainder0_carry__0_i_9_n_0
    SLICE_X44Y61         LUT2 (Prop_lut2_I1_O)        0.154    10.068 f  L_reg/L_18515e8c_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.640    10.707    L_reg/L_18515e8c_remainder0_carry_i_15_n_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I3_O)        0.327    11.034 r  L_reg/L_18515e8c_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.838    11.872    L_reg/L_18515e8c_remainder0_carry_i_8_n_0
    SLICE_X42Y61         LUT2 (Prop_lut2_I0_O)        0.124    11.996 r  L_reg/L_18515e8c_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.190    12.186    aseg_driver/decimal_renderer/DI[2]
    SLICE_X43Y61         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.571 r  aseg_driver/decimal_renderer/L_18515e8c_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.571    aseg_driver/decimal_renderer/L_18515e8c_remainder0_carry_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.685 r  aseg_driver/decimal_renderer/L_18515e8c_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.685    aseg_driver/decimal_renderer/L_18515e8c_remainder0_carry__0_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.019 f  aseg_driver/decimal_renderer/L_18515e8c_remainder0_carry__1/O[1]
                         net (fo=4, routed)           1.168    14.187    L_reg/L_18515e8c_remainder0[9]
    SLICE_X41Y60         LUT5 (Prop_lut5_I1_O)        0.303    14.490 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.832    15.322    L_reg/i__carry__1_i_10_n_0
    SLICE_X40Y61         LUT4 (Prop_lut4_I0_O)        0.124    15.446 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.831    16.277    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I5_O)        0.124    16.401 f  L_reg/i__carry__0_i_19/O
                         net (fo=2, routed)           0.955    17.356    L_reg/i__carry__0_i_19_n_0
    SLICE_X40Y61         LUT3 (Prop_lut3_I1_O)        0.152    17.508 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.846    18.354    L_reg/i__carry_i_20__0_n_0
    SLICE_X40Y60         LUT3 (Prop_lut3_I1_O)        0.354    18.708 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.975    19.683    L_reg/i__carry_i_11_n_0
    SLICE_X39Y58         LUT2 (Prop_lut2_I1_O)        0.326    20.009 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.520    20.529    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X39Y59         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.036 r  aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.036    aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.150 r  aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.150    aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.372 r  aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.877    22.249    L_reg/L_18515e8c_remainder0_inferred__1/i__carry__2[0]
    SLICE_X39Y62         LUT5 (Prop_lut5_I2_O)        0.299    22.548 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           1.130    23.678    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X40Y59         LUT5 (Prop_lut5_I0_O)        0.124    23.802 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.507    25.309    aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__0/i__carry__0_0
    SLICE_X36Y60         LUT2 (Prop_lut2_I0_O)        0.124    25.433 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.851    26.284    L_reg/i__carry_i_13_0
    SLICE_X37Y59         LUT5 (Prop_lut5_I0_O)        0.152    26.436 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.828    27.264    L_reg/i__carry_i_23_n_0
    SLICE_X36Y58         LUT6 (Prop_lut6_I0_O)        0.326    27.590 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.509    28.099    L_reg/i__carry_i_13_n_0
    SLICE_X37Y58         LUT3 (Prop_lut3_I1_O)        0.152    28.251 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.595    28.846    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X38Y58         LUT5 (Prop_lut5_I0_O)        0.332    29.178 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    29.178    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.711 r  aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.711    aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.828 r  aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.828    aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.945 r  aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.945    aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.164 r  aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.972    31.136    aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X40Y59         LUT6 (Prop_lut6_I5_O)        0.295    31.431 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.960    32.391    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I1_O)        0.124    32.515 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.824    33.339    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X41Y58         LUT3 (Prop_lut3_I1_O)        0.124    33.463 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.679    34.142    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X41Y58         LUT6 (Prop_lut6_I4_O)        0.124    34.266 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.822    35.088    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X42Y57         LUT4 (Prop_lut4_I1_O)        0.152    35.240 r  L_reg/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.983    38.223    aseg_OBUF[10]
    N1                   OBUF (Prop_obuf_I_O)         3.760    41.984 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    41.984    aseg[10]
    N1                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.836ns  (logic 11.649ns (31.624%)  route 25.187ns (68.376%))
  Logic Levels:           34  (CARRY4=10 LUT2=4 LUT3=5 LUT4=2 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.550     5.134    L_reg/clk_IBUF_BUFG
    SLICE_X49Y66         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDRE (Prop_fdre_C_Q)         0.456     5.590 r  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=18, routed)          1.579     7.169    L_reg/M_sm_pac[8]
    SLICE_X44Y63         LUT3 (Prop_lut3_I2_O)        0.152     7.321 r  L_reg/L_18515e8c_remainder0_carry_i_21/O
                         net (fo=4, routed)           0.843     8.164    L_reg/L_18515e8c_remainder0_carry_i_21_n_0
    SLICE_X42Y63         LUT6 (Prop_lut6_I1_O)        0.326     8.490 r  L_reg/L_18515e8c_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          1.424     9.914    L_reg/L_18515e8c_remainder0_carry__0_i_9_n_0
    SLICE_X44Y61         LUT2 (Prop_lut2_I1_O)        0.154    10.068 f  L_reg/L_18515e8c_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.640    10.707    L_reg/L_18515e8c_remainder0_carry_i_15_n_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I3_O)        0.327    11.034 r  L_reg/L_18515e8c_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.838    11.872    L_reg/L_18515e8c_remainder0_carry_i_8_n_0
    SLICE_X42Y61         LUT2 (Prop_lut2_I0_O)        0.124    11.996 r  L_reg/L_18515e8c_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.190    12.186    aseg_driver/decimal_renderer/DI[2]
    SLICE_X43Y61         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.571 r  aseg_driver/decimal_renderer/L_18515e8c_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.571    aseg_driver/decimal_renderer/L_18515e8c_remainder0_carry_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.685 r  aseg_driver/decimal_renderer/L_18515e8c_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.685    aseg_driver/decimal_renderer/L_18515e8c_remainder0_carry__0_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.019 f  aseg_driver/decimal_renderer/L_18515e8c_remainder0_carry__1/O[1]
                         net (fo=4, routed)           1.168    14.187    L_reg/L_18515e8c_remainder0[9]
    SLICE_X41Y60         LUT5 (Prop_lut5_I1_O)        0.303    14.490 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.832    15.322    L_reg/i__carry__1_i_10_n_0
    SLICE_X40Y61         LUT4 (Prop_lut4_I0_O)        0.124    15.446 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.831    16.277    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I5_O)        0.124    16.401 f  L_reg/i__carry__0_i_19/O
                         net (fo=2, routed)           0.955    17.356    L_reg/i__carry__0_i_19_n_0
    SLICE_X40Y61         LUT3 (Prop_lut3_I1_O)        0.152    17.508 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.846    18.354    L_reg/i__carry_i_20__0_n_0
    SLICE_X40Y60         LUT3 (Prop_lut3_I1_O)        0.354    18.708 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.975    19.683    L_reg/i__carry_i_11_n_0
    SLICE_X39Y58         LUT2 (Prop_lut2_I1_O)        0.326    20.009 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.520    20.529    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X39Y59         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.036 r  aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.036    aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.150 r  aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.150    aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.372 r  aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.877    22.249    L_reg/L_18515e8c_remainder0_inferred__1/i__carry__2[0]
    SLICE_X39Y62         LUT5 (Prop_lut5_I2_O)        0.299    22.548 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           1.130    23.678    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X40Y59         LUT5 (Prop_lut5_I0_O)        0.124    23.802 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.507    25.309    aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__0/i__carry__0_0
    SLICE_X36Y60         LUT2 (Prop_lut2_I0_O)        0.124    25.433 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.851    26.284    L_reg/i__carry_i_13_0
    SLICE_X37Y59         LUT5 (Prop_lut5_I0_O)        0.152    26.436 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.828    27.264    L_reg/i__carry_i_23_n_0
    SLICE_X36Y58         LUT6 (Prop_lut6_I0_O)        0.326    27.590 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.509    28.099    L_reg/i__carry_i_13_n_0
    SLICE_X37Y58         LUT3 (Prop_lut3_I1_O)        0.152    28.251 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.595    28.846    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X38Y58         LUT5 (Prop_lut5_I0_O)        0.332    29.178 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    29.178    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.711 r  aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.711    aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.828 r  aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.828    aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.945 r  aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.945    aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.164 r  aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.972    31.136    aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X40Y59         LUT6 (Prop_lut6_I5_O)        0.295    31.431 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.960    32.391    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I1_O)        0.124    32.515 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.824    33.339    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X41Y58         LUT3 (Prop_lut3_I1_O)        0.124    33.463 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.679    34.142    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X41Y58         LUT6 (Prop_lut6_I4_O)        0.124    34.266 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.811    35.077    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X42Y57         LUT4 (Prop_lut4_I1_O)        0.153    35.230 r  L_reg/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.004    38.234    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.736    41.970 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    41.970    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.548ns  (logic 11.422ns (31.253%)  route 25.126ns (68.747%))
  Logic Levels:           34  (CARRY4=10 LUT2=4 LUT3=5 LUT4=2 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.550     5.134    L_reg/clk_IBUF_BUFG
    SLICE_X49Y66         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDRE (Prop_fdre_C_Q)         0.456     5.590 r  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=18, routed)          1.579     7.169    L_reg/M_sm_pac[8]
    SLICE_X44Y63         LUT3 (Prop_lut3_I2_O)        0.152     7.321 r  L_reg/L_18515e8c_remainder0_carry_i_21/O
                         net (fo=4, routed)           0.843     8.164    L_reg/L_18515e8c_remainder0_carry_i_21_n_0
    SLICE_X42Y63         LUT6 (Prop_lut6_I1_O)        0.326     8.490 r  L_reg/L_18515e8c_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          1.424     9.914    L_reg/L_18515e8c_remainder0_carry__0_i_9_n_0
    SLICE_X44Y61         LUT2 (Prop_lut2_I1_O)        0.154    10.068 f  L_reg/L_18515e8c_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.640    10.707    L_reg/L_18515e8c_remainder0_carry_i_15_n_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I3_O)        0.327    11.034 r  L_reg/L_18515e8c_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.838    11.872    L_reg/L_18515e8c_remainder0_carry_i_8_n_0
    SLICE_X42Y61         LUT2 (Prop_lut2_I0_O)        0.124    11.996 r  L_reg/L_18515e8c_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.190    12.186    aseg_driver/decimal_renderer/DI[2]
    SLICE_X43Y61         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.571 r  aseg_driver/decimal_renderer/L_18515e8c_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.571    aseg_driver/decimal_renderer/L_18515e8c_remainder0_carry_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.685 r  aseg_driver/decimal_renderer/L_18515e8c_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.685    aseg_driver/decimal_renderer/L_18515e8c_remainder0_carry__0_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.019 f  aseg_driver/decimal_renderer/L_18515e8c_remainder0_carry__1/O[1]
                         net (fo=4, routed)           1.168    14.187    L_reg/L_18515e8c_remainder0[9]
    SLICE_X41Y60         LUT5 (Prop_lut5_I1_O)        0.303    14.490 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.832    15.322    L_reg/i__carry__1_i_10_n_0
    SLICE_X40Y61         LUT4 (Prop_lut4_I0_O)        0.124    15.446 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.831    16.277    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I5_O)        0.124    16.401 f  L_reg/i__carry__0_i_19/O
                         net (fo=2, routed)           0.955    17.356    L_reg/i__carry__0_i_19_n_0
    SLICE_X40Y61         LUT3 (Prop_lut3_I1_O)        0.152    17.508 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.846    18.354    L_reg/i__carry_i_20__0_n_0
    SLICE_X40Y60         LUT3 (Prop_lut3_I1_O)        0.354    18.708 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.975    19.683    L_reg/i__carry_i_11_n_0
    SLICE_X39Y58         LUT2 (Prop_lut2_I1_O)        0.326    20.009 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.520    20.529    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X39Y59         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.036 r  aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.036    aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.150 r  aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.150    aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.372 r  aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.877    22.249    L_reg/L_18515e8c_remainder0_inferred__1/i__carry__2[0]
    SLICE_X39Y62         LUT5 (Prop_lut5_I2_O)        0.299    22.548 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           1.130    23.678    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X40Y59         LUT5 (Prop_lut5_I0_O)        0.124    23.802 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.507    25.309    aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__0/i__carry__0_0
    SLICE_X36Y60         LUT2 (Prop_lut2_I0_O)        0.124    25.433 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.851    26.284    L_reg/i__carry_i_13_0
    SLICE_X37Y59         LUT5 (Prop_lut5_I0_O)        0.152    26.436 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.828    27.264    L_reg/i__carry_i_23_n_0
    SLICE_X36Y58         LUT6 (Prop_lut6_I0_O)        0.326    27.590 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.509    28.099    L_reg/i__carry_i_13_n_0
    SLICE_X37Y58         LUT3 (Prop_lut3_I1_O)        0.152    28.251 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.595    28.846    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X38Y58         LUT5 (Prop_lut5_I0_O)        0.332    29.178 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    29.178    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.711 r  aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.711    aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.828 r  aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.828    aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.945 r  aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.945    aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.164 r  aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.972    31.136    aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X40Y59         LUT6 (Prop_lut6_I5_O)        0.295    31.431 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.960    32.391    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I1_O)        0.124    32.515 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.824    33.339    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X41Y58         LUT3 (Prop_lut3_I1_O)        0.124    33.463 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.679    34.142    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X41Y58         LUT6 (Prop_lut6_I4_O)        0.124    34.266 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.811    35.077    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X42Y57         LUT4 (Prop_lut4_I1_O)        0.124    35.201 r  L_reg/aseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.943    38.144    aseg_OBUF[6]
    M2                   OBUF (Prop_obuf_I_O)         3.538    41.682 r  aseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    41.682    aseg[6]
    M2                                                                r  aseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.401ns  (logic 11.407ns (31.337%)  route 24.994ns (68.663%))
  Logic Levels:           34  (CARRY4=10 LUT2=4 LUT3=5 LUT4=2 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.550     5.134    L_reg/clk_IBUF_BUFG
    SLICE_X49Y66         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDRE (Prop_fdre_C_Q)         0.456     5.590 r  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=18, routed)          1.579     7.169    L_reg/M_sm_pac[8]
    SLICE_X44Y63         LUT3 (Prop_lut3_I2_O)        0.152     7.321 r  L_reg/L_18515e8c_remainder0_carry_i_21/O
                         net (fo=4, routed)           0.843     8.164    L_reg/L_18515e8c_remainder0_carry_i_21_n_0
    SLICE_X42Y63         LUT6 (Prop_lut6_I1_O)        0.326     8.490 r  L_reg/L_18515e8c_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          1.424     9.914    L_reg/L_18515e8c_remainder0_carry__0_i_9_n_0
    SLICE_X44Y61         LUT2 (Prop_lut2_I1_O)        0.154    10.068 f  L_reg/L_18515e8c_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.640    10.707    L_reg/L_18515e8c_remainder0_carry_i_15_n_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I3_O)        0.327    11.034 r  L_reg/L_18515e8c_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.838    11.872    L_reg/L_18515e8c_remainder0_carry_i_8_n_0
    SLICE_X42Y61         LUT2 (Prop_lut2_I0_O)        0.124    11.996 r  L_reg/L_18515e8c_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.190    12.186    aseg_driver/decimal_renderer/DI[2]
    SLICE_X43Y61         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.571 r  aseg_driver/decimal_renderer/L_18515e8c_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.571    aseg_driver/decimal_renderer/L_18515e8c_remainder0_carry_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.685 r  aseg_driver/decimal_renderer/L_18515e8c_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.685    aseg_driver/decimal_renderer/L_18515e8c_remainder0_carry__0_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.019 f  aseg_driver/decimal_renderer/L_18515e8c_remainder0_carry__1/O[1]
                         net (fo=4, routed)           1.168    14.187    L_reg/L_18515e8c_remainder0[9]
    SLICE_X41Y60         LUT5 (Prop_lut5_I1_O)        0.303    14.490 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.832    15.322    L_reg/i__carry__1_i_10_n_0
    SLICE_X40Y61         LUT4 (Prop_lut4_I0_O)        0.124    15.446 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.831    16.277    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I5_O)        0.124    16.401 f  L_reg/i__carry__0_i_19/O
                         net (fo=2, routed)           0.955    17.356    L_reg/i__carry__0_i_19_n_0
    SLICE_X40Y61         LUT3 (Prop_lut3_I1_O)        0.152    17.508 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.846    18.354    L_reg/i__carry_i_20__0_n_0
    SLICE_X40Y60         LUT3 (Prop_lut3_I1_O)        0.354    18.708 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.975    19.683    L_reg/i__carry_i_11_n_0
    SLICE_X39Y58         LUT2 (Prop_lut2_I1_O)        0.326    20.009 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.520    20.529    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X39Y59         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.036 r  aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.036    aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.150 r  aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.150    aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.372 r  aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.877    22.249    L_reg/L_18515e8c_remainder0_inferred__1/i__carry__2[0]
    SLICE_X39Y62         LUT5 (Prop_lut5_I2_O)        0.299    22.548 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           1.130    23.678    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X40Y59         LUT5 (Prop_lut5_I0_O)        0.124    23.802 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.507    25.309    aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__0/i__carry__0_0
    SLICE_X36Y60         LUT2 (Prop_lut2_I0_O)        0.124    25.433 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.851    26.284    L_reg/i__carry_i_13_0
    SLICE_X37Y59         LUT5 (Prop_lut5_I0_O)        0.152    26.436 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.828    27.264    L_reg/i__carry_i_23_n_0
    SLICE_X36Y58         LUT6 (Prop_lut6_I0_O)        0.326    27.590 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.509    28.099    L_reg/i__carry_i_13_n_0
    SLICE_X37Y58         LUT3 (Prop_lut3_I1_O)        0.152    28.251 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.595    28.846    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X38Y58         LUT5 (Prop_lut5_I0_O)        0.332    29.178 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    29.178    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.711 r  aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.711    aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.828 r  aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.828    aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.945 r  aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.945    aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.164 r  aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.972    31.136    aseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X40Y59         LUT6 (Prop_lut6_I5_O)        0.295    31.431 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.960    32.391    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I1_O)        0.124    32.515 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.824    33.339    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X41Y58         LUT3 (Prop_lut3_I1_O)        0.124    33.463 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.679    34.142    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X41Y58         LUT6 (Prop_lut6_I4_O)        0.124    34.266 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.822    35.088    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X42Y57         LUT4 (Prop_lut4_I0_O)        0.124    35.212 r  L_reg/aseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.800    38.012    aseg_OBUF[4]
    N3                   OBUF (Prop_obuf_I_O)         3.523    41.535 r  aseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.535    aseg[4]
    N3                                                                r  aseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.103ns  (logic 12.223ns (33.855%)  route 23.880ns (66.145%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.541     5.125    L_reg/clk_IBUF_BUFG
    SLICE_X41Y70         FDRE                                         r  L_reg/D_registers_q_reg[3][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.456     5.581 f  L_reg/D_registers_q_reg[3][13]/Q
                         net (fo=10, routed)          1.188     6.770    L_reg/M_sm_pbc[13]
    SLICE_X44Y68         LUT2 (Prop_lut2_I1_O)        0.150     6.920 f  L_reg/L_18515e8c_remainder0_carry_i_23__0/O
                         net (fo=4, routed)           1.435     8.355    L_reg/L_18515e8c_remainder0_carry_i_23__0_n_0
    SLICE_X43Y66         LUT6 (Prop_lut6_I2_O)        0.326     8.681 f  L_reg/L_18515e8c_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.816     9.497    L_reg/L_18515e8c_remainder0_carry_i_12__0_n_0
    SLICE_X43Y67         LUT3 (Prop_lut3_I0_O)        0.150     9.647 f  L_reg/L_18515e8c_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.669    10.316    L_reg/L_18515e8c_remainder0_carry_i_20__0_n_0
    SLICE_X43Y67         LUT5 (Prop_lut5_I4_O)        0.360    10.676 r  L_reg/L_18515e8c_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.962    11.638    L_reg/L_18515e8c_remainder0_carry_i_10__0_n_0
    SLICE_X42Y66         LUT4 (Prop_lut4_I1_O)        0.326    11.964 r  L_reg/L_18515e8c_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.964    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X42Y66         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.542 r  bseg_driver/decimal_renderer/L_18515e8c_remainder0_carry/O[2]
                         net (fo=1, routed)           0.639    13.180    L_reg/L_18515e8c_remainder0_1[2]
    SLICE_X43Y68         LUT4 (Prop_lut4_I1_O)        0.327    13.507 f  L_reg/i__carry_i_13__2/O
                         net (fo=12, routed)          1.307    14.814    L_reg/i__carry_i_13__2_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I2_O)        0.326    15.140 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.846    15.986    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X40Y68         LUT5 (Prop_lut5_I3_O)        0.152    16.138 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.841    16.979    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X39Y68         LUT5 (Prop_lut5_I4_O)        0.354    17.333 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.802    18.134    L_reg/i__carry_i_19__1_n_0
    SLICE_X37Y68         LUT3 (Prop_lut3_I0_O)        0.354    18.488 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.776    19.264    L_reg/i__carry_i_11__1_n_0
    SLICE_X38Y66         LUT2 (Prop_lut2_I1_O)        0.326    19.590 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.503    20.093    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X38Y67         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.613 r  bseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.613    bseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__0/i__carry_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.730 r  bseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.730    bseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.045 f  bseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.812    21.857    L_reg/L_18515e8c_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X37Y68         LUT5 (Prop_lut5_I0_O)        0.307    22.164 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.433    22.598    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X37Y68         LUT5 (Prop_lut5_I0_O)        0.124    22.722 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.458    24.180    L_reg/i__carry_i_14__0_0
    SLICE_X35Y66         LUT3 (Prop_lut3_I0_O)        0.150    24.330 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.451    24.780    L_reg/i__carry_i_25__1_n_0
    SLICE_X35Y66         LUT6 (Prop_lut6_I0_O)        0.326    25.106 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           0.650    25.756    L_reg/i__carry_i_20__1_n_0
    SLICE_X35Y65         LUT6 (Prop_lut6_I2_O)        0.124    25.880 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           1.152    27.032    L_reg/i__carry_i_13__1_n_0
    SLICE_X39Y64         LUT3 (Prop_lut3_I1_O)        0.152    27.184 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.801    27.985    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X37Y64         LUT5 (Prop_lut5_I0_O)        0.326    28.311 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.311    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X37Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.861 r  bseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.861    bseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.975 r  bseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.975    bseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.089 r  bseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.089    bseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.311 f  bseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.807    30.118    bseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X38Y66         LUT6 (Prop_lut6_I5_O)        0.299    30.417 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.811    31.228    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I1_O)        0.124    31.352 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.841    32.192    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y65         LUT3 (Prop_lut3_I1_O)        0.124    32.316 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.678    32.994    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I3_O)        0.124    33.118 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.022    34.140    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X43Y59         LUT4 (Prop_lut4_I2_O)        0.152    34.292 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.183    37.474    bseg_OBUF[3]
    R1                   OBUF (Prop_obuf_I_O)         3.754    41.228 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.228    bseg[3]
    R1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.096ns  (logic 12.178ns (33.737%)  route 23.918ns (66.263%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.541     5.125    L_reg/clk_IBUF_BUFG
    SLICE_X41Y70         FDRE                                         r  L_reg/D_registers_q_reg[3][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.456     5.581 f  L_reg/D_registers_q_reg[3][13]/Q
                         net (fo=10, routed)          1.188     6.770    L_reg/M_sm_pbc[13]
    SLICE_X44Y68         LUT2 (Prop_lut2_I1_O)        0.150     6.920 f  L_reg/L_18515e8c_remainder0_carry_i_23__0/O
                         net (fo=4, routed)           1.435     8.355    L_reg/L_18515e8c_remainder0_carry_i_23__0_n_0
    SLICE_X43Y66         LUT6 (Prop_lut6_I2_O)        0.326     8.681 f  L_reg/L_18515e8c_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.816     9.497    L_reg/L_18515e8c_remainder0_carry_i_12__0_n_0
    SLICE_X43Y67         LUT3 (Prop_lut3_I0_O)        0.150     9.647 f  L_reg/L_18515e8c_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.669    10.316    L_reg/L_18515e8c_remainder0_carry_i_20__0_n_0
    SLICE_X43Y67         LUT5 (Prop_lut5_I4_O)        0.360    10.676 r  L_reg/L_18515e8c_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.962    11.638    L_reg/L_18515e8c_remainder0_carry_i_10__0_n_0
    SLICE_X42Y66         LUT4 (Prop_lut4_I1_O)        0.326    11.964 r  L_reg/L_18515e8c_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.964    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X42Y66         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.542 r  bseg_driver/decimal_renderer/L_18515e8c_remainder0_carry/O[2]
                         net (fo=1, routed)           0.639    13.180    L_reg/L_18515e8c_remainder0_1[2]
    SLICE_X43Y68         LUT4 (Prop_lut4_I1_O)        0.327    13.507 f  L_reg/i__carry_i_13__2/O
                         net (fo=12, routed)          1.307    14.814    L_reg/i__carry_i_13__2_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I2_O)        0.326    15.140 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.846    15.986    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X40Y68         LUT5 (Prop_lut5_I3_O)        0.152    16.138 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.841    16.979    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X39Y68         LUT5 (Prop_lut5_I4_O)        0.354    17.333 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.802    18.134    L_reg/i__carry_i_19__1_n_0
    SLICE_X37Y68         LUT3 (Prop_lut3_I0_O)        0.354    18.488 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.776    19.264    L_reg/i__carry_i_11__1_n_0
    SLICE_X38Y66         LUT2 (Prop_lut2_I1_O)        0.326    19.590 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.503    20.093    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X38Y67         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.613 r  bseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.613    bseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__0/i__carry_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.730 r  bseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.730    bseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.045 f  bseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.812    21.857    L_reg/L_18515e8c_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X37Y68         LUT5 (Prop_lut5_I0_O)        0.307    22.164 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.433    22.598    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X37Y68         LUT5 (Prop_lut5_I0_O)        0.124    22.722 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.458    24.180    L_reg/i__carry_i_14__0_0
    SLICE_X35Y66         LUT3 (Prop_lut3_I0_O)        0.150    24.330 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.451    24.780    L_reg/i__carry_i_25__1_n_0
    SLICE_X35Y66         LUT6 (Prop_lut6_I0_O)        0.326    25.106 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           0.650    25.756    L_reg/i__carry_i_20__1_n_0
    SLICE_X35Y65         LUT6 (Prop_lut6_I2_O)        0.124    25.880 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           1.152    27.032    L_reg/i__carry_i_13__1_n_0
    SLICE_X39Y64         LUT3 (Prop_lut3_I1_O)        0.152    27.184 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.801    27.985    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X37Y64         LUT5 (Prop_lut5_I0_O)        0.326    28.311 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.311    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X37Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.861 r  bseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.861    bseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.975 r  bseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.975    bseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.089 r  bseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.089    bseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.311 r  bseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.807    30.118    bseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X38Y66         LUT6 (Prop_lut6_I5_O)        0.299    30.417 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.811    31.228    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I1_O)        0.124    31.352 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.841    32.192    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y65         LUT3 (Prop_lut3_I1_O)        0.124    32.316 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.685    33.001    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I4_O)        0.124    33.125 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.021    34.146    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X43Y59         LUT4 (Prop_lut4_I0_O)        0.152    34.298 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.214    37.512    bseg_OBUF[4]
    M5                   OBUF (Prop_obuf_I_O)         3.709    41.221 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.221    bseg[4]
    M5                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.041ns  (logic 11.985ns (33.253%)  route 24.056ns (66.747%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.541     5.125    L_reg/clk_IBUF_BUFG
    SLICE_X41Y70         FDRE                                         r  L_reg/D_registers_q_reg[3][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.456     5.581 f  L_reg/D_registers_q_reg[3][13]/Q
                         net (fo=10, routed)          1.188     6.770    L_reg/M_sm_pbc[13]
    SLICE_X44Y68         LUT2 (Prop_lut2_I1_O)        0.150     6.920 f  L_reg/L_18515e8c_remainder0_carry_i_23__0/O
                         net (fo=4, routed)           1.435     8.355    L_reg/L_18515e8c_remainder0_carry_i_23__0_n_0
    SLICE_X43Y66         LUT6 (Prop_lut6_I2_O)        0.326     8.681 f  L_reg/L_18515e8c_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.816     9.497    L_reg/L_18515e8c_remainder0_carry_i_12__0_n_0
    SLICE_X43Y67         LUT3 (Prop_lut3_I0_O)        0.150     9.647 f  L_reg/L_18515e8c_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.669    10.316    L_reg/L_18515e8c_remainder0_carry_i_20__0_n_0
    SLICE_X43Y67         LUT5 (Prop_lut5_I4_O)        0.360    10.676 r  L_reg/L_18515e8c_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.962    11.638    L_reg/L_18515e8c_remainder0_carry_i_10__0_n_0
    SLICE_X42Y66         LUT4 (Prop_lut4_I1_O)        0.326    11.964 r  L_reg/L_18515e8c_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.964    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X42Y66         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.542 r  bseg_driver/decimal_renderer/L_18515e8c_remainder0_carry/O[2]
                         net (fo=1, routed)           0.639    13.180    L_reg/L_18515e8c_remainder0_1[2]
    SLICE_X43Y68         LUT4 (Prop_lut4_I1_O)        0.327    13.507 f  L_reg/i__carry_i_13__2/O
                         net (fo=12, routed)          1.307    14.814    L_reg/i__carry_i_13__2_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I2_O)        0.326    15.140 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.846    15.986    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X40Y68         LUT5 (Prop_lut5_I3_O)        0.152    16.138 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.841    16.979    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X39Y68         LUT5 (Prop_lut5_I4_O)        0.354    17.333 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.802    18.134    L_reg/i__carry_i_19__1_n_0
    SLICE_X37Y68         LUT3 (Prop_lut3_I0_O)        0.354    18.488 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.776    19.264    L_reg/i__carry_i_11__1_n_0
    SLICE_X38Y66         LUT2 (Prop_lut2_I1_O)        0.326    19.590 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.503    20.093    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X38Y67         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.613 r  bseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.613    bseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__0/i__carry_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.730 r  bseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.730    bseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.045 f  bseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.812    21.857    L_reg/L_18515e8c_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X37Y68         LUT5 (Prop_lut5_I0_O)        0.307    22.164 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.433    22.598    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X37Y68         LUT5 (Prop_lut5_I0_O)        0.124    22.722 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.458    24.180    L_reg/i__carry_i_14__0_0
    SLICE_X35Y66         LUT3 (Prop_lut3_I0_O)        0.150    24.330 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.451    24.780    L_reg/i__carry_i_25__1_n_0
    SLICE_X35Y66         LUT6 (Prop_lut6_I0_O)        0.326    25.106 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           0.650    25.756    L_reg/i__carry_i_20__1_n_0
    SLICE_X35Y65         LUT6 (Prop_lut6_I2_O)        0.124    25.880 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           1.152    27.032    L_reg/i__carry_i_13__1_n_0
    SLICE_X39Y64         LUT3 (Prop_lut3_I1_O)        0.152    27.184 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.801    27.985    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X37Y64         LUT5 (Prop_lut5_I0_O)        0.326    28.311 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.311    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X37Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.861 r  bseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.861    bseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.975 r  bseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.975    bseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.089 r  bseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.089    bseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.311 r  bseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.807    30.118    bseg_driver/decimal_renderer/L_18515e8c_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X38Y66         LUT6 (Prop_lut6_I5_O)        0.299    30.417 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.811    31.228    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I1_O)        0.124    31.352 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.841    32.192    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y65         LUT3 (Prop_lut3_I1_O)        0.124    32.316 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.685    33.001    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I4_O)        0.124    33.125 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.021    34.146    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X43Y59         LUT4 (Prop_lut4_I1_O)        0.124    34.270 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.352    37.622    bseg_OBUF[10]
    T4                   OBUF (Prop_obuf_I_O)         3.544    41.166 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    41.166    bseg[10]
    T4                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.942ns  (logic 1.406ns (72.375%)  route 0.537ns (27.625%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.560     1.504    display/clk_IBUF_BUFG
    SLICE_X54Y63         FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y63         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.537     2.204    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.446 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.446    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1706136006[1].cond_butt_dirs/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.976ns  (logic 1.458ns (73.767%)  route 0.518ns (26.233%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.589     1.533    forLoop_idx_0_1706136006[1].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X62Y65         FDRE                                         r  forLoop_idx_0_1706136006[1].cond_butt_dirs/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  forLoop_idx_0_1706136006[1].cond_butt_dirs/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.076     1.750    forLoop_idx_0_1706136006[1].cond_butt_dirs/D_ctr_q_reg[6]
    SLICE_X63Y65         LUT6 (Prop_lut6_I5_O)        0.045     1.795 r  forLoop_idx_0_1706136006[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.847    forLoop_idx_0_1706136006[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_3_n_0
    SLICE_X63Y65         LUT4 (Prop_lut4_I3_O)        0.045     1.892 r  forLoop_idx_0_1706136006[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_1/O
                         net (fo=14, routed)          0.390     2.282    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.227     3.509 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.509    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1729560021[0].cond_butt_sel_desel/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.988ns  (logic 1.466ns (73.702%)  route 0.523ns (26.298%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.592     1.536    forLoop_idx_0_1729560021[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X63Y57         FDRE                                         r  forLoop_idx_0_1729560021[0].cond_butt_sel_desel/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  forLoop_idx_0_1729560021[0].cond_butt_sel_desel/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.079     1.756    forLoop_idx_0_1729560021[0].cond_butt_sel_desel/D_ctr_q_reg[6]
    SLICE_X62Y57         LUT6 (Prop_lut6_I5_O)        0.045     1.801 r  forLoop_idx_0_1729560021[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.059     1.861    forLoop_idx_0_1729560021[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_3_n_0
    SLICE_X62Y57         LUT4 (Prop_lut4_I3_O)        0.045     1.906 r  forLoop_idx_0_1729560021[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=10, routed)          0.384     2.290    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.524 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.524    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1706136006[0].cond_butt_dirs/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.005ns  (logic 1.457ns (72.657%)  route 0.548ns (27.343%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.583     1.527    forLoop_idx_0_1706136006[0].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X62Y71         FDRE                                         r  forLoop_idx_0_1706136006[0].cond_butt_dirs/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y71         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  forLoop_idx_0_1706136006[0].cond_butt_dirs/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.076     1.744    forLoop_idx_0_1706136006[0].cond_butt_dirs/D_ctr_q_reg[6]
    SLICE_X63Y71         LUT6 (Prop_lut6_I5_O)        0.045     1.789 r  forLoop_idx_0_1706136006[0].cond_butt_dirs/io_led_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.841    forLoop_idx_0_1706136006[0].cond_butt_dirs/io_led_OBUF[0]_inst_i_3_n_0
    SLICE_X63Y71         LUT4 (Prop_lut4_I3_O)        0.045     1.886 r  forLoop_idx_0_1706136006[0].cond_butt_dirs/io_led_OBUF[0]_inst_i_1/O
                         net (fo=18, routed)          0.420     2.306    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.532 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.532    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.036ns  (logic 1.373ns (67.411%)  route 0.664ns (32.589%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X50Y59         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y59         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.664     2.334    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.543 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.543    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1706136006[3].cond_butt_dirs/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.012ns  (logic 1.454ns (72.280%)  route 0.558ns (27.720%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.590     1.534    forLoop_idx_0_1706136006[3].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X65Y62         FDRE                                         r  forLoop_idx_0_1706136006[3].cond_butt_dirs/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  forLoop_idx_0_1706136006[3].cond_butt_dirs/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.076     1.751    forLoop_idx_0_1706136006[3].cond_butt_dirs/D_ctr_q_reg[6]
    SLICE_X64Y62         LUT6 (Prop_lut6_I5_O)        0.045     1.796 r  forLoop_idx_0_1706136006[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.848    forLoop_idx_0_1706136006[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_3_n_0
    SLICE_X64Y62         LUT4 (Prop_lut4_I3_O)        0.045     1.893 r  forLoop_idx_0_1706136006[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_1/O
                         net (fo=24, routed)          0.430     2.322    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.546 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.546    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.042ns  (logic 1.396ns (68.367%)  route 0.646ns (31.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.563     1.507    reset_cond/clk_IBUF_BUFG
    SLICE_X56Y62         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y62         FDPE (Prop_fdpe_C_Q)         0.164     1.671 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.646     2.317    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.549 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.549    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.116ns  (logic 1.373ns (64.870%)  route 0.743ns (35.130%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X53Y60         FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y60         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=9, routed)           0.743     2.390    matlat_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.622 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000     3.622    matlat
    H4                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1706136006[2].cond_butt_dirs/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.262ns  (logic 1.476ns (65.265%)  route 0.786ns (34.735%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.587     1.531    forLoop_idx_0_1706136006[2].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X64Y82         FDRE                                         r  forLoop_idx_0_1706136006[2].cond_butt_dirs/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y82         FDRE (Prop_fdre_C_Q)         0.164     1.695 r  forLoop_idx_0_1706136006[2].cond_butt_dirs/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.072     1.767    forLoop_idx_0_1706136006[2].cond_butt_dirs/D_ctr_q_reg[6]
    SLICE_X65Y82         LUT6 (Prop_lut6_I5_O)        0.045     1.812 r  forLoop_idx_0_1706136006[2].cond_butt_dirs/io_led_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.864    forLoop_idx_0_1706136006[2].cond_butt_dirs/io_led_OBUF[2]_inst_i_3_n_0
    SLICE_X65Y82         LUT4 (Prop_lut4_I3_O)        0.045     1.909 r  forLoop_idx_0_1706136006[2].cond_butt_dirs/io_led_OBUF[2]_inst_i_1/O
                         net (fo=27, routed)          0.662     2.570    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.793 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.793    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mataddr[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.293ns  (logic 1.508ns (65.747%)  route 0.785ns (34.253%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.561     1.505    display/clk_IBUF_BUFG
    SLICE_X52Y62         FDRE                                         r  display/D_pixel_idx_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y62         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  display/D_pixel_idx_q_reg[6]/Q
                         net (fo=16, routed)          0.186     1.855    display/D_pixel_idx_q_reg_n_0_[6]
    SLICE_X52Y62         LUT2 (Prop_lut2_I1_O)        0.043     1.898 r  display/mataddr_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.599     2.497    mataddr_OBUF[1]
    J4                   OBUF (Prop_obuf_I_O)         1.301     3.798 r  mataddr_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.798    mataddr[1]
    J4                                                                r  mataddr[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1706136006[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.414ns  (logic 1.490ns (27.514%)  route 3.925ns (72.486%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           3.925     5.414    forLoop_idx_0_1706136006[2].cond_butt_dirs/sync/D[0]
    SLICE_X62Y79         FDRE                                         r  forLoop_idx_0_1706136006[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.498     4.902    forLoop_idx_0_1706136006[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X62Y79         FDRE                                         r  forLoop_idx_0_1706136006[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1706136006[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.326ns  (logic 1.502ns (28.207%)  route 3.824ns (71.793%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    T15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           3.824     5.326    forLoop_idx_0_1706136006[0].cond_butt_dirs/sync/D[0]
    SLICE_X63Y73         FDRE                                         r  forLoop_idx_0_1706136006[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.494     4.898    forLoop_idx_0_1706136006[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X63Y73         FDRE                                         r  forLoop_idx_0_1706136006[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1706136006[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.208ns  (logic 1.500ns (28.801%)  route 3.708ns (71.199%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           3.708     5.208    forLoop_idx_0_1706136006[1].cond_butt_dirs/sync/D[0]
    SLICE_X60Y62         FDRE                                         r  forLoop_idx_0_1706136006[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.504     4.908    forLoop_idx_0_1706136006[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y62         FDRE                                         r  forLoop_idx_0_1706136006[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1706136006[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.038ns  (logic 1.488ns (29.525%)  route 3.551ns (70.476%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           3.551     5.038    forLoop_idx_0_1706136006[3].cond_butt_dirs/sync/D[0]
    SLICE_X60Y62         FDRE                                         r  forLoop_idx_0_1706136006[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.504     4.908    forLoop_idx_0_1706136006[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y62         FDRE                                         r  forLoop_idx_0_1706136006[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.429ns  (logic 1.496ns (43.617%)  route 1.933ns (56.383%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.933     3.429    reset_cond/AS[0]
    SLICE_X57Y62         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.439     4.843    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y62         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.429ns  (logic 1.496ns (43.617%)  route 1.933ns (56.383%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.933     3.429    reset_cond/AS[0]
    SLICE_X56Y62         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.439     4.843    reset_cond/clk_IBUF_BUFG
    SLICE_X56Y62         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.429ns  (logic 1.496ns (43.617%)  route 1.933ns (56.383%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.933     3.429    reset_cond/AS[0]
    SLICE_X56Y62         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.439     4.843    reset_cond/clk_IBUF_BUFG
    SLICE_X56Y62         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.429ns  (logic 1.496ns (43.617%)  route 1.933ns (56.383%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.933     3.429    reset_cond/AS[0]
    SLICE_X56Y62         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.439     4.843    reset_cond/clk_IBUF_BUFG
    SLICE_X56Y62         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.429ns  (logic 1.496ns (43.617%)  route 1.933ns (56.383%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.933     3.429    reset_cond/AS[0]
    SLICE_X56Y62         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.439     4.843    reset_cond/clk_IBUF_BUFG
    SLICE_X56Y62         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1729560021[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.166ns  (logic 1.462ns (46.169%)  route 1.705ns (53.831%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    G4                   IBUF (Prop_ibuf_I_O)         1.462     1.462 r  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           1.705     3.166    forLoop_idx_0_1729560021[1].cond_butt_sel_desel/sync/D[0]
    SLICE_X63Y92         FDRE                                         r  forLoop_idx_0_1729560021[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.508     4.912    forLoop_idx_0_1729560021[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X63Y92         FDRE                                         r  forLoop_idx_0_1729560021[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1729560021[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.769ns  (logic 0.236ns (30.663%)  route 0.533ns (69.337%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.533     0.769    forLoop_idx_0_1729560021[0].cond_butt_sel_desel/sync/D[0]
    SLICE_X64Y58         FDRE                                         r  forLoop_idx_0_1729560021[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.862     2.052    forLoop_idx_0_1729560021[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y58         FDRE                                         r  forLoop_idx_0_1729560021[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.903ns  (logic 0.261ns (28.921%)  route 0.642ns (71.079%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.642     0.903    cond_butt_next_play/sync/D[0]
    SLICE_X64Y71         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.851     2.041    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y71         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1729560021[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.925ns  (logic 0.230ns (24.845%)  route 0.696ns (75.155%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.696     0.925    forLoop_idx_0_1729560021[1].cond_butt_sel_desel/sync/D[0]
    SLICE_X63Y92         FDRE                                         r  forLoop_idx_0_1729560021[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.862     2.052    forLoop_idx_0_1729560021[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X63Y92         FDRE                                         r  forLoop_idx_0_1729560021[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.073ns  (logic 0.263ns (24.520%)  route 0.810ns (75.480%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.810     1.073    reset_cond/AS[0]
    SLICE_X57Y62         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.830     2.020    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y62         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.073ns  (logic 0.263ns (24.520%)  route 0.810ns (75.480%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.810     1.073    reset_cond/AS[0]
    SLICE_X56Y62         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.830     2.020    reset_cond/clk_IBUF_BUFG
    SLICE_X56Y62         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.073ns  (logic 0.263ns (24.520%)  route 0.810ns (75.480%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.810     1.073    reset_cond/AS[0]
    SLICE_X56Y62         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.830     2.020    reset_cond/clk_IBUF_BUFG
    SLICE_X56Y62         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.073ns  (logic 0.263ns (24.520%)  route 0.810ns (75.480%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.810     1.073    reset_cond/AS[0]
    SLICE_X56Y62         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.830     2.020    reset_cond/clk_IBUF_BUFG
    SLICE_X56Y62         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.073ns  (logic 0.263ns (24.520%)  route 0.810ns (75.480%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.810     1.073    reset_cond/AS[0]
    SLICE_X56Y62         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.830     2.020    reset_cond/clk_IBUF_BUFG
    SLICE_X56Y62         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1706136006[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.854ns  (logic 0.255ns (13.769%)  route 1.599ns (86.231%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.599     1.854    forLoop_idx_0_1706136006[3].cond_butt_dirs/sync/D[0]
    SLICE_X60Y62         FDRE                                         r  forLoop_idx_0_1706136006[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.858     2.047    forLoop_idx_0_1706136006[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y62         FDRE                                         r  forLoop_idx_0_1706136006[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1706136006[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.013ns  (logic 0.268ns (13.294%)  route 1.745ns (86.706%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.745     2.013    forLoop_idx_0_1706136006[1].cond_butt_dirs/sync/D[0]
    SLICE_X60Y62         FDRE                                         r  forLoop_idx_0_1706136006[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.858     2.047    forLoop_idx_0_1706136006[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y62         FDRE                                         r  forLoop_idx_0_1706136006[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





