// Seed: 1526040953
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  logic [7:0] id_13;
  assign id_13[1] = -1;
  wire id_14;
  logic [1 : 1] id_15;
  ;
  parameter id_16 = 1;
  assign id_10 = -1;
  int id_17;
  ;
endmodule
module module_1 #(
    parameter id_4 = 32'd11
) (
    output tri1 id_0,
    input uwire id_1,
    input tri id_2,
    output supply0 id_3,
    input wire _id_4,
    input tri0 id_5,
    output wor id_6,
    input wand id_7,
    output wire id_8,
    input wand id_9,
    input tri0 id_10,
    input tri id_11,
    output uwire id_12,
    output tri0 id_13,
    input wor id_14,
    output tri0 id_15,
    input wand id_16,
    output supply0 id_17,
    output tri0 id_18,
    input supply1 id_19
);
  wire [-1 : id_4] id_21;
  or primCall (id_0, id_11, id_16, id_14, id_19, id_1, id_7, id_9, id_21, id_2, id_10);
  module_0 modCall_1 (
      id_21,
      id_21,
      id_21,
      id_21,
      id_21,
      id_21,
      id_21,
      id_21,
      id_21,
      id_21,
      id_21,
      id_21
  );
endmodule
