read -sv run_verilog_mid/adder_32b_10_93_ff3bb8fa731acc78597a7832bed00e16.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_93_ff3bb8fa731acc78597a7832bed00e16_yosys.v
