{"vcs1":{"timestamp_begin":1741172775.182991452, "rt":4.46, "ut":4.19, "st":0.21}}
{"vcselab":{"timestamp_begin":1741172779.728016438, "rt":0.28, "ut":0.17, "st":0.10}}
{"link":{"timestamp_begin":1741172780.069496750, "rt":0.25, "ut":0.11, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1741172774.873297034}
{"VCS_COMP_START_TIME": 1741172774.873297034}
{"VCS_COMP_END_TIME": 1741172780.395028160}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/10ps -full64 -f ../tb/filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 355196}}
{"vcselab": {"peak_mem": 174896}}
