<profile>

<section name = "Vivado HLS Report for 'Layer1_ReadPadding'" level="0">
<item name = "Date">Sun Jul  1 02:49:21 2018
</item>
<item name = "Version">2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)</item>
<item name = "Project">Conv12</item>
<item name = "Solution">A_Otra</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 7.23, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">214, 214, 214, 214, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop_Padding_Before">9, 9, 1, -, -, 9, no</column>
<column name="- Loop_Padding_Read">192, 192, 2, 1, 1, 192, yes</column>
<column name="- Loop_Padding_After">9, 9, 1, -, -, 9, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 174</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 342</column>
<column name="Register">-, -, 36, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="col_2_fu_293_p2">+, 0, 0, 15, 8, 1</column>
<column name="col_3_fu_319_p2">+, 0, 0, 13, 4, 1</column>
<column name="col_fu_281_p2">+, 0, 0, 13, 4, 1</column>
<column name="tmp_52_fu_303_p2">+, 0, 0, 24, 17, 17</column>
<column name="tmp_51_fu_269_p2">-, 0, 0, 24, 17, 17</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 8, 1, 1</column>
<column name="exitcond1_i_fu_287_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="exitcond3_i_fu_313_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="exitcond9_i_fu_275_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="ap_block_state1">or, 0, 0, 8, 1, 1</column>
<column name="ap_block_state2">or, 0, 0, 8, 1, 1</column>
<column name="ap_block_state4_pp0_stage0_iter1">or, 0, 0, 8, 1, 1</column>
<column name="ap_block_state6">or, 0, 0, 8, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 8, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 8, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">33, 6, 1, 6</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">15, 3, 1, 3</column>
<column name="col1_i_reg_223">9, 2, 8, 16</column>
<column name="col3_i_reg_234">9, 2, 4, 8</column>
<column name="col_i_reg_212">9, 2, 4, 8</column>
<column name="dst_0_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_0_V_V_din">15, 3, 18, 54</column>
<column name="dst_1_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_1_V_V_din">15, 3, 18, 54</column>
<column name="dst_2_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_2_V_V_din">15, 3, 18, 54</column>
<column name="dst_3_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_3_V_V_din">15, 3, 18, 54</column>
<column name="dst_4_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_4_V_V_din">15, 3, 18, 54</column>
<column name="dst_5_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_5_V_V_din">15, 3, 18, 54</column>
<column name="dst_6_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_6_V_V_din">15, 3, 18, 54</column>
<column name="dst_7_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_7_V_V_din">15, 3, 18, 54</column>
<column name="dst_8_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_8_V_V_din">15, 3, 18, 54</column>
<column name="dst_9_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_9_V_V_din">15, 3, 18, 54</column>
<column name="src_V_offset_blk_n">9, 2, 1, 2</column>
<column name="src_V_offset_out_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="col1_i_reg_223">8, 0, 8, 0</column>
<column name="col3_i_reg_234">4, 0, 4, 0</column>
<column name="col_i_reg_212">4, 0, 4, 0</column>
<column name="exitcond1_i_reg_339">1, 0, 1, 0</column>
<column name="tmp_51_reg_325">11, 0, 17, 6</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Layer1_ReadPadding, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Layer1_ReadPadding, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Layer1_ReadPadding, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Layer1_ReadPadding, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Layer1_ReadPadding, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Layer1_ReadPadding, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Layer1_ReadPadding, return value</column>
<column name="src_V_address0">out, 16, ap_memory, src_V, array</column>
<column name="src_V_ce0">out, 1, ap_memory, src_V, array</column>
<column name="src_V_q0">in, 18, ap_memory, src_V, array</column>
<column name="src_V_offset_dout">in, 8, ap_fifo, src_V_offset, pointer</column>
<column name="src_V_offset_empty_n">in, 1, ap_fifo, src_V_offset, pointer</column>
<column name="src_V_offset_read">out, 1, ap_fifo, src_V_offset, pointer</column>
<column name="dst_0_V_V_din">out, 18, ap_fifo, dst_0_V_V, pointer</column>
<column name="dst_0_V_V_full_n">in, 1, ap_fifo, dst_0_V_V, pointer</column>
<column name="dst_0_V_V_write">out, 1, ap_fifo, dst_0_V_V, pointer</column>
<column name="dst_1_V_V_din">out, 18, ap_fifo, dst_1_V_V, pointer</column>
<column name="dst_1_V_V_full_n">in, 1, ap_fifo, dst_1_V_V, pointer</column>
<column name="dst_1_V_V_write">out, 1, ap_fifo, dst_1_V_V, pointer</column>
<column name="dst_2_V_V_din">out, 18, ap_fifo, dst_2_V_V, pointer</column>
<column name="dst_2_V_V_full_n">in, 1, ap_fifo, dst_2_V_V, pointer</column>
<column name="dst_2_V_V_write">out, 1, ap_fifo, dst_2_V_V, pointer</column>
<column name="dst_3_V_V_din">out, 18, ap_fifo, dst_3_V_V, pointer</column>
<column name="dst_3_V_V_full_n">in, 1, ap_fifo, dst_3_V_V, pointer</column>
<column name="dst_3_V_V_write">out, 1, ap_fifo, dst_3_V_V, pointer</column>
<column name="dst_4_V_V_din">out, 18, ap_fifo, dst_4_V_V, pointer</column>
<column name="dst_4_V_V_full_n">in, 1, ap_fifo, dst_4_V_V, pointer</column>
<column name="dst_4_V_V_write">out, 1, ap_fifo, dst_4_V_V, pointer</column>
<column name="dst_5_V_V_din">out, 18, ap_fifo, dst_5_V_V, pointer</column>
<column name="dst_5_V_V_full_n">in, 1, ap_fifo, dst_5_V_V, pointer</column>
<column name="dst_5_V_V_write">out, 1, ap_fifo, dst_5_V_V, pointer</column>
<column name="dst_6_V_V_din">out, 18, ap_fifo, dst_6_V_V, pointer</column>
<column name="dst_6_V_V_full_n">in, 1, ap_fifo, dst_6_V_V, pointer</column>
<column name="dst_6_V_V_write">out, 1, ap_fifo, dst_6_V_V, pointer</column>
<column name="dst_7_V_V_din">out, 18, ap_fifo, dst_7_V_V, pointer</column>
<column name="dst_7_V_V_full_n">in, 1, ap_fifo, dst_7_V_V, pointer</column>
<column name="dst_7_V_V_write">out, 1, ap_fifo, dst_7_V_V, pointer</column>
<column name="dst_8_V_V_din">out, 18, ap_fifo, dst_8_V_V, pointer</column>
<column name="dst_8_V_V_full_n">in, 1, ap_fifo, dst_8_V_V, pointer</column>
<column name="dst_8_V_V_write">out, 1, ap_fifo, dst_8_V_V, pointer</column>
<column name="dst_9_V_V_din">out, 18, ap_fifo, dst_9_V_V, pointer</column>
<column name="dst_9_V_V_full_n">in, 1, ap_fifo, dst_9_V_V, pointer</column>
<column name="dst_9_V_V_write">out, 1, ap_fifo, dst_9_V_V, pointer</column>
<column name="src_V_offset_out_din">out, 8, ap_fifo, src_V_offset_out, pointer</column>
<column name="src_V_offset_out_full_n">in, 1, ap_fifo, src_V_offset_out, pointer</column>
<column name="src_V_offset_out_write">out, 1, ap_fifo, src_V_offset_out, pointer</column>
</table>
</item>
</section>
</profile>
