// Seed: 978953308
module module_0 (
    output wor id_0,
    input uwire id_1,
    input tri1 id_2,
    input supply1 id_3,
    output wor id_4,
    output wor id_5,
    output supply0 id_6,
    input wor id_7,
    output tri1 id_8
);
  tri1 id_10 = 1, id_11;
  assign id_6 = 1'b0;
  assign id_0 = 1;
endmodule
module module_1 (
    input wire id_0,
    output tri id_1,
    output wire id_2,
    input tri id_3,
    input tri0 id_4,
    output tri id_5,
    input wor id_6,
    input tri1 id_7,
    input tri0 id_8,
    output supply0 id_9,
    input wire id_10,
    output wor id_11,
    input wor id_12,
    output supply0 id_13,
    output supply0 id_14
);
  supply1 id_16 = id_10, id_17;
  module_0(
      id_13, id_17, id_3, id_17, id_1, id_5, id_13, id_12, id_17
  );
  assign id_17 = id_3;
endmodule
