$date
	Mon Mar 22 23:04:14 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module FT245FifoWrite_tb $end
$var wire 1 ! wr_n $end
$var wire 8 " dout [7:0] $end
$var reg 1 # clock $end
$var reg 1 $ txe_n $end
$var integer 32 % i [31:0] $end
$scope module uut $end
$var wire 1 # clock_in $end
$var wire 1 & data_to_send $end
$var wire 8 ' lfsrParallelOut [7:0] $end
$var wire 1 $ txe_n $end
$var wire 1 ! wr_n $end
$var wire 1 ( transfer_going $end
$var wire 1 ) lfsr_data $end
$var wire 1 * lfsr_clock $end
$var wire 8 + data_out [7:0] $end
$var reg 1 , one $end
$scope module fifoTx0 $end
$var wire 1 # clock_in $end
$var wire 1 * clock_out $end
$var wire 8 - data_in [7:0] $end
$var wire 8 . data_out [7:0] $end
$var wire 1 & data_to_send $end
$var wire 1 $ txe_n $end
$var reg 3 / next_state [2:0] $end
$var reg 3 0 state [2:0] $end
$var reg 1 ( transfer_on $end
$var reg 1 ! wr_n $end
$upscope $end
$scope module gen0 $end
$var wire 1 * clock $end
$var wire 1 1 din $end
$var wire 4 2 ic [3:0] $end
$var wire 1 ) data $end
$scope module F0 $end
$var wire 1 * c $end
$var wire 1 1 d $end
$var reg 1 3 q $end
$upscope $end
$scope module F1 $end
$var wire 1 * c $end
$var wire 1 4 d $end
$var reg 1 5 q $end
$upscope $end
$scope module F2 $end
$var wire 1 * c $end
$var wire 1 6 d $end
$var reg 1 7 q $end
$upscope $end
$scope module F3 $end
$var wire 1 * c $end
$var wire 1 8 d $end
$var reg 1 9 q $end
$upscope $end
$upscope $end
$scope module serPar0 $end
$var wire 1 * clk $end
$var wire 1 ) din $end
$var wire 8 : dout [7:0] $end
$var wire 1 , sw $end
$var wire 8 ; ic [7:0] $end
$scope module F0 $end
$var wire 1 * c $end
$var wire 1 ) d $end
$var reg 1 < q $end
$upscope $end
$scope module F1 $end
$var wire 1 * c $end
$var wire 1 = d $end
$var reg 1 > q $end
$upscope $end
$scope module F2 $end
$var wire 1 * c $end
$var wire 1 ? d $end
$var reg 1 @ q $end
$upscope $end
$scope module F3 $end
$var wire 1 * c $end
$var wire 1 A d $end
$var reg 1 B q $end
$upscope $end
$scope module F4 $end
$var wire 1 * c $end
$var wire 1 C d $end
$var reg 1 D q $end
$upscope $end
$scope module F5 $end
$var wire 1 * c $end
$var wire 1 E d $end
$var reg 1 F q $end
$upscope $end
$scope module F6 $end
$var wire 1 * c $end
$var wire 1 G d $end
$var reg 1 H q $end
$upscope $end
$scope module F7 $end
$var wire 1 * c $end
$var wire 1 I d $end
$var reg 1 J q $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0J
0I
0H
0G
0F
0E
0D
0C
0B
0A
0@
0?
0>
0=
0<
b0 ;
bz :
09
08
07
06
05
04
03
b0 2
01
bx 0
bx /
bz .
bz -
1,
bz +
0*
0)
x(
bz '
1&
bx %
1$
0#
bz "
x!
$end
#100
b0 %
1*
1#
#110
0*
0#
#120
b1 %
1*
1#
#130
0*
0#
#140
b10 %
1*
1#
#150
0*
0#
#160
b11 %
1*
1#
#170
0*
0#
#180
b100 %
1*
1#
#190
0*
0#
#200
b101 %
1*
1#
#210
0*
0#
#220
b110 %
1*
1#
#230
0*
0#
#240
b111 %
1*
1#
#250
0*
0#
#260
b1000 %
1*
1#
#270
0*
0#
#280
b1001 %
1*
1#
#290
0*
0#
#300
0$
b0 %
1*
1#
#310
0*
0#
#320
b1 %
1*
1#
#330
0*
0#
#340
b10 %
1*
1#
#350
0*
0#
#360
b11 %
1*
1#
#370
0*
0#
#380
b100 %
1*
1#
#390
0*
0#
#400
b101 %
1*
1#
#410
0*
0#
#420
b110 %
1*
1#
#430
0*
0#
#440
b111 %
1*
1#
#450
0*
0#
#460
b1000 %
1*
1#
#470
0*
0#
#480
b1001 %
1*
1#
#490
0*
0#
#500
b1010 %
1*
1#
#510
0*
0#
#520
b1011 %
1*
1#
#530
0*
0#
#540
b1100 %
1*
1#
#550
0*
0#
#560
b1101 %
1*
1#
#570
0*
0#
#580
b1110 %
1*
1#
#590
0*
0#
#600
b1111 %
1*
1#
#610
0*
0#
#620
b10000 %
1*
1#
#630
0*
0#
#640
b10001 %
1*
1#
#650
0*
0#
#660
b10010 %
1*
1#
#670
0*
0#
#680
b10011 %
1*
1#
#690
0*
0#
#700
1$
b0 %
1*
1#
#710
0*
0#
#720
b1 %
1*
1#
#730
0*
0#
#740
b10 %
1*
1#
#750
0*
0#
#760
b11 %
1*
1#
#770
0*
0#
#780
b100 %
1*
1#
#790
0*
0#
#800
b101 %
1*
1#
#810
0*
0#
#820
b110 %
1*
1#
#830
0*
0#
#840
b111 %
1*
1#
#850
0*
0#
#860
b1000 %
1*
1#
#870
0*
0#
#880
b1001 %
1*
1#
#890
0*
0#
#900
b1010 %
1*
1#
#910
0*
0#
#920
b1011 %
1*
1#
#930
0*
0#
#940
b1100 %
1*
1#
#950
0*
0#
#960
b1101 %
1*
1#
#970
0*
0#
#980
b1110 %
1*
1#
#990
0*
0#
#1000
b1111 %
1*
1#
#1010
0*
0#
#1020
b10000 %
1*
1#
#1030
0*
0#
#1040
b10001 %
1*
1#
#1050
0*
0#
#1060
b10010 %
1*
1#
#1070
0*
0#
#1080
b10011 %
1*
1#
#1090
0*
0#
#1100
b10100 %
1*
1#
