Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Sep 12 00:04:59 2020
| Host         : DESKTOP-9GBQU5S running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 41 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.728    -3890.654                   1705                 2603        0.240        0.000                      0                 2603        3.750        0.000                       0                  1221  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -3.728    -3890.654                   1705                 2603        0.240        0.000                      0                 2603        3.750        0.000                       0                  1221  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :         1705  Failing Endpoints,  Worst Slack       -3.728ns,  Total Violation    -3890.654ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.240ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.728ns  (required time - arrival time)
  Source:                 memory_unit/read_data_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile_system/M_registers_q_reg[757]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        13.607ns  (logic 3.606ns (26.500%)  route 10.001ns (73.500%))
  Logic Levels:           16  (CARRY4=2 LUT5=4 LUT6=6 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        1.548     5.132    memory_unit/clk_IBUF_BUFG
    SLICE_X44Y84         FDRE                                         r  memory_unit/read_data_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDRE (Prop_fdre_C_Q)         0.456     5.588 r  memory_unit/read_data_reg[27]/Q
                         net (fo=158, routed)         0.823     6.411    beta/control_system/Q[1]
    SLICE_X46Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.815 r  beta/control_system/M_pc_q_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     6.815    beta/control_system/M_pc_q_reg[31]_i_23_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.034 r  beta/control_system/M_pc_q_reg[31]_i_11/O[0]
                         net (fo=107, routed)         0.991     8.025    beta/control_system/read_data_reg[31][0]
    SLICE_X44Y84         LUT6 (Prop_lut6_I0_O)        0.295     8.320 r  beta/control_system/io_led_OBUF[23]_inst_i_34/O
                         net (fo=1, routed)           0.000     8.320    beta/control_system/io_led_OBUF[23]_inst_i_34_n_0
    SLICE_X44Y84         MUXF7 (Prop_muxf7_I1_O)      0.245     8.565 r  beta/control_system/io_led_OBUF[23]_inst_i_27/O
                         net (fo=1, routed)           0.000     8.565    beta/control_system/io_led_OBUF[23]_inst_i_27_n_0
    SLICE_X44Y84         MUXF8 (Prop_muxf8_I0_O)      0.104     8.669 r  beta/control_system/io_led_OBUF[23]_inst_i_23/O
                         net (fo=1, routed)           0.441     9.110    beta/control_system/io_led_OBUF[23]_inst_i_23_n_0
    SLICE_X45Y86         LUT6 (Prop_lut6_I5_O)        0.316     9.426 r  beta/control_system/io_led_OBUF[23]_inst_i_13/O
                         net (fo=34, routed)          0.595    10.021    memory_unit/M_registers_q_reg[31]
    SLICE_X47Y86         LUT5 (Prop_lut5_I0_O)        0.124    10.145 r  memory_unit/io_led_OBUF[23]_inst_i_8/O
                         net (fo=128, routed)         1.257    11.402    beta/regfile_system/M_regfile_system_read_address_2[2]
    SLICE_X50Y79         MUXF7 (Prop_muxf7_S_O)       0.292    11.694 r  beta/regfile_system/io_led_OBUF[18]_inst_i_4/O
                         net (fo=2, routed)           0.000    11.694    beta/regfile_system/io_led_OBUF[18]_inst_i_4_n_0
    SLICE_X50Y79         MUXF8 (Prop_muxf8_I1_O)      0.088    11.782 r  beta/regfile_system/out1_carry_i_16/O
                         net (fo=2, routed)           0.468    12.251    memory_unit/out1_carry_4
    SLICE_X50Y82         LUT5 (Prop_lut5_I3_O)        0.319    12.570 r  memory_unit/out1_carry_i_23/O
                         net (fo=85, routed)          1.306    13.875    memory_unit/beta/M_alu_system_b__64[2]
    SLICE_X59Y94         LUT5 (Prop_lut5_I1_O)        0.124    13.999 r  memory_unit/M_registers_q[501]_i_13/O
                         net (fo=4, routed)           1.014    15.013    memory_unit/M_registers_q[501]_i_13_n_0
    SLICE_X47Y93         LUT6 (Prop_lut6_I5_O)        0.124    15.137 r  memory_unit/M_registers_q[501]_i_10/O
                         net (fo=1, routed)           0.655    15.792    memory_unit/beta/out00_in[21]
    SLICE_X46Y93         LUT6 (Prop_lut6_I5_O)        0.124    15.916 r  memory_unit/M_registers_q[501]_i_6/O
                         net (fo=1, routed)           0.564    16.480    memory_unit/M_registers_q[501]_i_6_n_0
    SLICE_X45Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.604 r  memory_unit/M_registers_q[501]_i_4/O
                         net (fo=1, routed)           0.296    16.900    memory_unit/M_registers_q[501]_i_4_n_0
    SLICE_X45Y94         LUT6 (Prop_lut6_I5_O)        0.124    17.024 r  memory_unit/M_registers_q[501]_i_1/O
                         net (fo=16, routed)          1.050    18.074    memory_unit/M_regfile_system_write_data[8]
    SLICE_X56Y97         LUT5 (Prop_lut5_I1_O)        0.124    18.198 r  memory_unit/M_registers_q[757]_i_1/O
                         net (fo=2, routed)           0.541    18.739    beta/regfile_system/M_registers_q_reg[757]_0
    SLICE_X57Y96         FDRE                                         r  beta/regfile_system/M_registers_q_reg[757]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        1.443    14.847    beta/regfile_system/clk_IBUF_BUFG
    SLICE_X57Y96         FDRE                                         r  beta/regfile_system/M_registers_q_reg[757]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X57Y96         FDRE (Setup_fdre_C_D)       -0.058    15.012    beta/regfile_system/M_registers_q_reg[757]
  -------------------------------------------------------------------
                         required time                         15.012    
                         arrival time                         -18.739    
  -------------------------------------------------------------------
                         slack                                 -3.728    

Slack (VIOLATED) :        -3.727ns  (required time - arrival time)
  Source:                 memory_unit/read_data_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile_system/M_registers_q_reg[784]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        13.578ns  (logic 3.606ns (26.558%)  route 9.972ns (73.442%))
  Logic Levels:           16  (CARRY4=2 LUT4=1 LUT5=2 LUT6=7 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        1.548     5.132    memory_unit/clk_IBUF_BUFG
    SLICE_X44Y84         FDRE                                         r  memory_unit/read_data_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDRE (Prop_fdre_C_Q)         0.456     5.588 r  memory_unit/read_data_reg[27]/Q
                         net (fo=158, routed)         0.823     6.411    beta/control_system/Q[1]
    SLICE_X46Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.815 r  beta/control_system/M_pc_q_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     6.815    beta/control_system/M_pc_q_reg[31]_i_23_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.034 r  beta/control_system/M_pc_q_reg[31]_i_11/O[0]
                         net (fo=107, routed)         0.991     8.025    beta/control_system/read_data_reg[31][0]
    SLICE_X44Y84         LUT6 (Prop_lut6_I0_O)        0.295     8.320 r  beta/control_system/io_led_OBUF[23]_inst_i_34/O
                         net (fo=1, routed)           0.000     8.320    beta/control_system/io_led_OBUF[23]_inst_i_34_n_0
    SLICE_X44Y84         MUXF7 (Prop_muxf7_I1_O)      0.245     8.565 r  beta/control_system/io_led_OBUF[23]_inst_i_27/O
                         net (fo=1, routed)           0.000     8.565    beta/control_system/io_led_OBUF[23]_inst_i_27_n_0
    SLICE_X44Y84         MUXF8 (Prop_muxf8_I0_O)      0.104     8.669 r  beta/control_system/io_led_OBUF[23]_inst_i_23/O
                         net (fo=1, routed)           0.441     9.110    beta/control_system/io_led_OBUF[23]_inst_i_23_n_0
    SLICE_X45Y86         LUT6 (Prop_lut6_I5_O)        0.316     9.426 r  beta/control_system/io_led_OBUF[23]_inst_i_13/O
                         net (fo=34, routed)          0.595    10.021    memory_unit/M_registers_q_reg[31]
    SLICE_X47Y86         LUT5 (Prop_lut5_I0_O)        0.124    10.145 r  memory_unit/io_led_OBUF[23]_inst_i_8/O
                         net (fo=128, routed)         1.257    11.402    beta/regfile_system/M_regfile_system_read_address_2[2]
    SLICE_X50Y79         MUXF7 (Prop_muxf7_S_O)       0.292    11.694 r  beta/regfile_system/io_led_OBUF[18]_inst_i_4/O
                         net (fo=2, routed)           0.000    11.694    beta/regfile_system/io_led_OBUF[18]_inst_i_4_n_0
    SLICE_X50Y79         MUXF8 (Prop_muxf8_I1_O)      0.088    11.782 r  beta/regfile_system/out1_carry_i_16/O
                         net (fo=2, routed)           0.468    12.251    memory_unit/out1_carry_4
    SLICE_X50Y82         LUT5 (Prop_lut5_I3_O)        0.319    12.570 r  memory_unit/out1_carry_i_23/O
                         net (fo=85, routed)          1.628    14.197    memory_unit/beta/M_alu_system_b__64[2]
    SLICE_X59Y91         LUT6 (Prop_lut6_I2_O)        0.124    14.321 r  memory_unit/M_registers_q[499]_i_12/O
                         net (fo=3, routed)           0.822    15.144    memory_unit/M_registers_q[499]_i_12_n_0
    SLICE_X59Y93         LUT6 (Prop_lut6_I5_O)        0.124    15.268 r  memory_unit/M_registers_q[496]_i_6/O
                         net (fo=1, routed)           0.402    15.670    memory_unit/beta/out01_in[16]
    SLICE_X59Y94         LUT6 (Prop_lut6_I1_O)        0.124    15.794 r  memory_unit/M_registers_q[496]_i_4/O
                         net (fo=1, routed)           0.663    16.457    memory_unit/M_shifterUnit_out[16]
    SLICE_X56Y95         LUT6 (Prop_lut6_I3_O)        0.124    16.581 r  memory_unit/M_registers_q[496]_i_2/O
                         net (fo=2, routed)           0.315    16.896    memory_unit/M_registers_q[496]_i_2_n_0
    SLICE_X55Y95         LUT6 (Prop_lut6_I0_O)        0.124    17.020 r  memory_unit/M_registers_q[976]_i_2/O
                         net (fo=8, routed)           0.938    17.958    memory_unit/M_registers_q[976]_i_2_n_0
    SLICE_X40Y93         LUT4 (Prop_lut4_I2_O)        0.124    18.082 r  memory_unit/M_registers_q[784]_i_1/O
                         net (fo=2, routed)           0.628    18.710    beta/regfile_system/M_registers_q_reg[272]_0
    SLICE_X40Y93         FDRE                                         r  beta/regfile_system/M_registers_q_reg[784]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        1.437    14.841    beta/regfile_system/clk_IBUF_BUFG
    SLICE_X40Y93         FDRE                                         r  beta/regfile_system/M_registers_q_reg[784]/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X40Y93         FDRE (Setup_fdre_C_D)       -0.081    14.983    beta/regfile_system/M_registers_q_reg[784]
  -------------------------------------------------------------------
                         required time                         14.983    
                         arrival time                         -18.710    
  -------------------------------------------------------------------
                         slack                                 -3.727    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 memory_unit/read_data_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile_system/M_registers_q_reg[848]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        13.527ns  (logic 3.606ns (26.657%)  route 9.921ns (73.343%))
  Logic Levels:           16  (CARRY4=2 LUT4=1 LUT5=2 LUT6=7 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        1.548     5.132    memory_unit/clk_IBUF_BUFG
    SLICE_X44Y84         FDRE                                         r  memory_unit/read_data_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDRE (Prop_fdre_C_Q)         0.456     5.588 r  memory_unit/read_data_reg[27]/Q
                         net (fo=158, routed)         0.823     6.411    beta/control_system/Q[1]
    SLICE_X46Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.815 r  beta/control_system/M_pc_q_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     6.815    beta/control_system/M_pc_q_reg[31]_i_23_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.034 r  beta/control_system/M_pc_q_reg[31]_i_11/O[0]
                         net (fo=107, routed)         0.991     8.025    beta/control_system/read_data_reg[31][0]
    SLICE_X44Y84         LUT6 (Prop_lut6_I0_O)        0.295     8.320 r  beta/control_system/io_led_OBUF[23]_inst_i_34/O
                         net (fo=1, routed)           0.000     8.320    beta/control_system/io_led_OBUF[23]_inst_i_34_n_0
    SLICE_X44Y84         MUXF7 (Prop_muxf7_I1_O)      0.245     8.565 r  beta/control_system/io_led_OBUF[23]_inst_i_27/O
                         net (fo=1, routed)           0.000     8.565    beta/control_system/io_led_OBUF[23]_inst_i_27_n_0
    SLICE_X44Y84         MUXF8 (Prop_muxf8_I0_O)      0.104     8.669 r  beta/control_system/io_led_OBUF[23]_inst_i_23/O
                         net (fo=1, routed)           0.441     9.110    beta/control_system/io_led_OBUF[23]_inst_i_23_n_0
    SLICE_X45Y86         LUT6 (Prop_lut6_I5_O)        0.316     9.426 r  beta/control_system/io_led_OBUF[23]_inst_i_13/O
                         net (fo=34, routed)          0.595    10.021    memory_unit/M_registers_q_reg[31]
    SLICE_X47Y86         LUT5 (Prop_lut5_I0_O)        0.124    10.145 r  memory_unit/io_led_OBUF[23]_inst_i_8/O
                         net (fo=128, routed)         1.257    11.402    beta/regfile_system/M_regfile_system_read_address_2[2]
    SLICE_X50Y79         MUXF7 (Prop_muxf7_S_O)       0.292    11.694 r  beta/regfile_system/io_led_OBUF[18]_inst_i_4/O
                         net (fo=2, routed)           0.000    11.694    beta/regfile_system/io_led_OBUF[18]_inst_i_4_n_0
    SLICE_X50Y79         MUXF8 (Prop_muxf8_I1_O)      0.088    11.782 r  beta/regfile_system/out1_carry_i_16/O
                         net (fo=2, routed)           0.468    12.251    memory_unit/out1_carry_4
    SLICE_X50Y82         LUT5 (Prop_lut5_I3_O)        0.319    12.570 r  memory_unit/out1_carry_i_23/O
                         net (fo=85, routed)          1.628    14.197    memory_unit/beta/M_alu_system_b__64[2]
    SLICE_X59Y91         LUT6 (Prop_lut6_I2_O)        0.124    14.321 r  memory_unit/M_registers_q[499]_i_12/O
                         net (fo=3, routed)           0.822    15.144    memory_unit/M_registers_q[499]_i_12_n_0
    SLICE_X59Y93         LUT6 (Prop_lut6_I5_O)        0.124    15.268 r  memory_unit/M_registers_q[496]_i_6/O
                         net (fo=1, routed)           0.402    15.670    memory_unit/beta/out01_in[16]
    SLICE_X59Y94         LUT6 (Prop_lut6_I1_O)        0.124    15.794 r  memory_unit/M_registers_q[496]_i_4/O
                         net (fo=1, routed)           0.663    16.457    memory_unit/M_shifterUnit_out[16]
    SLICE_X56Y95         LUT6 (Prop_lut6_I3_O)        0.124    16.581 r  memory_unit/M_registers_q[496]_i_2/O
                         net (fo=2, routed)           0.315    16.896    memory_unit/M_registers_q[496]_i_2_n_0
    SLICE_X55Y95         LUT6 (Prop_lut6_I0_O)        0.124    17.020 r  memory_unit/M_registers_q[976]_i_2/O
                         net (fo=8, routed)           0.963    17.982    memory_unit/M_registers_q[976]_i_2_n_0
    SLICE_X43Y90         LUT4 (Prop_lut4_I3_O)        0.124    18.106 r  memory_unit/M_registers_q[848]_i_1/O
                         net (fo=2, routed)           0.553    18.659    beta/regfile_system/M_registers_q_reg[336]_0
    SLICE_X44Y89         FDRE                                         r  beta/regfile_system/M_registers_q_reg[848]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        1.436    14.840    beta/regfile_system/clk_IBUF_BUFG
    SLICE_X44Y89         FDRE                                         r  beta/regfile_system/M_registers_q_reg[848]/C
                         clock pessimism              0.272    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X44Y89         FDRE (Setup_fdre_C_D)       -0.081    14.996    beta/regfile_system/M_registers_q_reg[848]
  -------------------------------------------------------------------
                         required time                         14.996    
                         arrival time                         -18.659    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.655ns  (required time - arrival time)
  Source:                 memory_unit/read_data_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/mem_reg_0_15_24_29/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        13.657ns  (logic 3.606ns (26.404%)  route 10.051ns (73.596%))
  Logic Levels:           16  (CARRY4=2 LUT3=3 LUT5=2 LUT6=5 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        1.548     5.132    memory_unit/clk_IBUF_BUFG
    SLICE_X44Y84         FDRE                                         r  memory_unit/read_data_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDRE (Prop_fdre_C_Q)         0.456     5.588 r  memory_unit/read_data_reg[27]/Q
                         net (fo=158, routed)         0.823     6.411    beta/control_system/Q[1]
    SLICE_X46Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.815 r  beta/control_system/M_pc_q_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     6.815    beta/control_system/M_pc_q_reg[31]_i_23_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.034 r  beta/control_system/M_pc_q_reg[31]_i_11/O[0]
                         net (fo=107, routed)         0.991     8.025    beta/control_system/read_data_reg[31][0]
    SLICE_X44Y84         LUT6 (Prop_lut6_I0_O)        0.295     8.320 r  beta/control_system/io_led_OBUF[23]_inst_i_34/O
                         net (fo=1, routed)           0.000     8.320    beta/control_system/io_led_OBUF[23]_inst_i_34_n_0
    SLICE_X44Y84         MUXF7 (Prop_muxf7_I1_O)      0.245     8.565 r  beta/control_system/io_led_OBUF[23]_inst_i_27/O
                         net (fo=1, routed)           0.000     8.565    beta/control_system/io_led_OBUF[23]_inst_i_27_n_0
    SLICE_X44Y84         MUXF8 (Prop_muxf8_I0_O)      0.104     8.669 r  beta/control_system/io_led_OBUF[23]_inst_i_23/O
                         net (fo=1, routed)           0.441     9.110    beta/control_system/io_led_OBUF[23]_inst_i_23_n_0
    SLICE_X45Y86         LUT6 (Prop_lut6_I5_O)        0.316     9.426 r  beta/control_system/io_led_OBUF[23]_inst_i_13/O
                         net (fo=34, routed)          0.595    10.021    memory_unit/M_registers_q_reg[31]
    SLICE_X47Y86         LUT5 (Prop_lut5_I0_O)        0.124    10.145 r  memory_unit/io_led_OBUF[23]_inst_i_8/O
                         net (fo=128, routed)         1.257    11.402    beta/regfile_system/M_regfile_system_read_address_2[2]
    SLICE_X50Y79         MUXF7 (Prop_muxf7_S_O)       0.292    11.694 r  beta/regfile_system/io_led_OBUF[18]_inst_i_4/O
                         net (fo=2, routed)           0.000    11.694    beta/regfile_system/io_led_OBUF[18]_inst_i_4_n_0
    SLICE_X50Y79         MUXF8 (Prop_muxf8_I1_O)      0.088    11.782 r  beta/regfile_system/out1_carry_i_16/O
                         net (fo=2, routed)           0.468    12.251    memory_unit/out1_carry_4
    SLICE_X50Y82         LUT5 (Prop_lut5_I3_O)        0.319    12.570 r  memory_unit/out1_carry_i_23/O
                         net (fo=85, routed)          1.591    14.160    memory_unit/beta/M_alu_system_b__64[2]
    SLICE_X61Y90         LUT6 (Prop_lut6_I2_O)        0.124    14.284 r  memory_unit/io_led_OBUF[10]_inst_i_8/O
                         net (fo=3, routed)           0.460    14.745    memory_unit/io_led_OBUF[10]_inst_i_8_n_0
    SLICE_X61Y90         LUT3 (Prop_lut3_I0_O)        0.124    14.869 r  memory_unit/io_led_OBUF[8]_inst_i_6/O
                         net (fo=5, routed)           0.475    15.343    memory_unit/io_led_OBUF[8]_inst_i_6_n_0
    SLICE_X63Y88         LUT3 (Prop_lut3_I2_O)        0.124    15.467 r  memory_unit/io_led_OBUF[8]_inst_i_5/O
                         net (fo=1, routed)           0.406    15.873    memory_unit/io_led_OBUF[8]_inst_i_5_n_0
    SLICE_X63Y89         LUT6 (Prop_lut6_I5_O)        0.124    15.997 r  memory_unit/io_led_OBUF[8]_inst_i_3/O
                         net (fo=1, routed)           0.433    16.430    memory_unit/M_shifterUnit_out[2]
    SLICE_X63Y89         LUT6 (Prop_lut6_I3_O)        0.124    16.554 r  memory_unit/io_led_OBUF[8]_inst_i_1/O
                         net (fo=2, routed)           0.504    17.058    memory_unit/io_led_OBUF[0]
    SLICE_X62Y89         LUT3 (Prop_lut3_I0_O)        0.124    17.182 r  memory_unit/mem_reg_0_15_0_5_i_11/O
                         net (fo=48, routed)          1.607    18.789    memory_unit/mem_reg_0_15_24_29/ADDRD0
    SLICE_X46Y86         RAMD32                                       r  memory_unit/mem_reg_0_15_24_29/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        1.433    14.837    memory_unit/mem_reg_0_15_24_29/WCLK
    SLICE_X46Y86         RAMD32                                       r  memory_unit/mem_reg_0_15_24_29/RAMA/CLK
                         clock pessimism              0.272    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X46Y86         RAMD32 (Setup_ramd32_CLK_WADR0)
                                                      0.060    15.134    memory_unit/mem_reg_0_15_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                         -18.789    
  -------------------------------------------------------------------
                         slack                                 -3.655    

Slack (VIOLATED) :        -3.655ns  (required time - arrival time)
  Source:                 memory_unit/read_data_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/mem_reg_0_15_24_29/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        13.657ns  (logic 3.606ns (26.404%)  route 10.051ns (73.596%))
  Logic Levels:           16  (CARRY4=2 LUT3=3 LUT5=2 LUT6=5 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        1.548     5.132    memory_unit/clk_IBUF_BUFG
    SLICE_X44Y84         FDRE                                         r  memory_unit/read_data_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDRE (Prop_fdre_C_Q)         0.456     5.588 r  memory_unit/read_data_reg[27]/Q
                         net (fo=158, routed)         0.823     6.411    beta/control_system/Q[1]
    SLICE_X46Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.815 r  beta/control_system/M_pc_q_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     6.815    beta/control_system/M_pc_q_reg[31]_i_23_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.034 r  beta/control_system/M_pc_q_reg[31]_i_11/O[0]
                         net (fo=107, routed)         0.991     8.025    beta/control_system/read_data_reg[31][0]
    SLICE_X44Y84         LUT6 (Prop_lut6_I0_O)        0.295     8.320 r  beta/control_system/io_led_OBUF[23]_inst_i_34/O
                         net (fo=1, routed)           0.000     8.320    beta/control_system/io_led_OBUF[23]_inst_i_34_n_0
    SLICE_X44Y84         MUXF7 (Prop_muxf7_I1_O)      0.245     8.565 r  beta/control_system/io_led_OBUF[23]_inst_i_27/O
                         net (fo=1, routed)           0.000     8.565    beta/control_system/io_led_OBUF[23]_inst_i_27_n_0
    SLICE_X44Y84         MUXF8 (Prop_muxf8_I0_O)      0.104     8.669 r  beta/control_system/io_led_OBUF[23]_inst_i_23/O
                         net (fo=1, routed)           0.441     9.110    beta/control_system/io_led_OBUF[23]_inst_i_23_n_0
    SLICE_X45Y86         LUT6 (Prop_lut6_I5_O)        0.316     9.426 r  beta/control_system/io_led_OBUF[23]_inst_i_13/O
                         net (fo=34, routed)          0.595    10.021    memory_unit/M_registers_q_reg[31]
    SLICE_X47Y86         LUT5 (Prop_lut5_I0_O)        0.124    10.145 r  memory_unit/io_led_OBUF[23]_inst_i_8/O
                         net (fo=128, routed)         1.257    11.402    beta/regfile_system/M_regfile_system_read_address_2[2]
    SLICE_X50Y79         MUXF7 (Prop_muxf7_S_O)       0.292    11.694 r  beta/regfile_system/io_led_OBUF[18]_inst_i_4/O
                         net (fo=2, routed)           0.000    11.694    beta/regfile_system/io_led_OBUF[18]_inst_i_4_n_0
    SLICE_X50Y79         MUXF8 (Prop_muxf8_I1_O)      0.088    11.782 r  beta/regfile_system/out1_carry_i_16/O
                         net (fo=2, routed)           0.468    12.251    memory_unit/out1_carry_4
    SLICE_X50Y82         LUT5 (Prop_lut5_I3_O)        0.319    12.570 r  memory_unit/out1_carry_i_23/O
                         net (fo=85, routed)          1.591    14.160    memory_unit/beta/M_alu_system_b__64[2]
    SLICE_X61Y90         LUT6 (Prop_lut6_I2_O)        0.124    14.284 r  memory_unit/io_led_OBUF[10]_inst_i_8/O
                         net (fo=3, routed)           0.460    14.745    memory_unit/io_led_OBUF[10]_inst_i_8_n_0
    SLICE_X61Y90         LUT3 (Prop_lut3_I0_O)        0.124    14.869 r  memory_unit/io_led_OBUF[8]_inst_i_6/O
                         net (fo=5, routed)           0.475    15.343    memory_unit/io_led_OBUF[8]_inst_i_6_n_0
    SLICE_X63Y88         LUT3 (Prop_lut3_I2_O)        0.124    15.467 r  memory_unit/io_led_OBUF[8]_inst_i_5/O
                         net (fo=1, routed)           0.406    15.873    memory_unit/io_led_OBUF[8]_inst_i_5_n_0
    SLICE_X63Y89         LUT6 (Prop_lut6_I5_O)        0.124    15.997 r  memory_unit/io_led_OBUF[8]_inst_i_3/O
                         net (fo=1, routed)           0.433    16.430    memory_unit/M_shifterUnit_out[2]
    SLICE_X63Y89         LUT6 (Prop_lut6_I3_O)        0.124    16.554 r  memory_unit/io_led_OBUF[8]_inst_i_1/O
                         net (fo=2, routed)           0.504    17.058    memory_unit/io_led_OBUF[0]
    SLICE_X62Y89         LUT3 (Prop_lut3_I0_O)        0.124    17.182 r  memory_unit/mem_reg_0_15_0_5_i_11/O
                         net (fo=48, routed)          1.607    18.789    memory_unit/mem_reg_0_15_24_29/ADDRD0
    SLICE_X46Y86         RAMD32                                       r  memory_unit/mem_reg_0_15_24_29/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        1.433    14.837    memory_unit/mem_reg_0_15_24_29/WCLK
    SLICE_X46Y86         RAMD32                                       r  memory_unit/mem_reg_0_15_24_29/RAMA_D1/CLK
                         clock pessimism              0.272    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X46Y86         RAMD32 (Setup_ramd32_CLK_WADR0)
                                                      0.060    15.134    memory_unit/mem_reg_0_15_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                         -18.789    
  -------------------------------------------------------------------
                         slack                                 -3.655    

Slack (VIOLATED) :        -3.655ns  (required time - arrival time)
  Source:                 memory_unit/read_data_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/mem_reg_0_15_24_29/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        13.657ns  (logic 3.606ns (26.404%)  route 10.051ns (73.596%))
  Logic Levels:           16  (CARRY4=2 LUT3=3 LUT5=2 LUT6=5 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        1.548     5.132    memory_unit/clk_IBUF_BUFG
    SLICE_X44Y84         FDRE                                         r  memory_unit/read_data_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDRE (Prop_fdre_C_Q)         0.456     5.588 r  memory_unit/read_data_reg[27]/Q
                         net (fo=158, routed)         0.823     6.411    beta/control_system/Q[1]
    SLICE_X46Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.815 r  beta/control_system/M_pc_q_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     6.815    beta/control_system/M_pc_q_reg[31]_i_23_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.034 r  beta/control_system/M_pc_q_reg[31]_i_11/O[0]
                         net (fo=107, routed)         0.991     8.025    beta/control_system/read_data_reg[31][0]
    SLICE_X44Y84         LUT6 (Prop_lut6_I0_O)        0.295     8.320 r  beta/control_system/io_led_OBUF[23]_inst_i_34/O
                         net (fo=1, routed)           0.000     8.320    beta/control_system/io_led_OBUF[23]_inst_i_34_n_0
    SLICE_X44Y84         MUXF7 (Prop_muxf7_I1_O)      0.245     8.565 r  beta/control_system/io_led_OBUF[23]_inst_i_27/O
                         net (fo=1, routed)           0.000     8.565    beta/control_system/io_led_OBUF[23]_inst_i_27_n_0
    SLICE_X44Y84         MUXF8 (Prop_muxf8_I0_O)      0.104     8.669 r  beta/control_system/io_led_OBUF[23]_inst_i_23/O
                         net (fo=1, routed)           0.441     9.110    beta/control_system/io_led_OBUF[23]_inst_i_23_n_0
    SLICE_X45Y86         LUT6 (Prop_lut6_I5_O)        0.316     9.426 r  beta/control_system/io_led_OBUF[23]_inst_i_13/O
                         net (fo=34, routed)          0.595    10.021    memory_unit/M_registers_q_reg[31]
    SLICE_X47Y86         LUT5 (Prop_lut5_I0_O)        0.124    10.145 r  memory_unit/io_led_OBUF[23]_inst_i_8/O
                         net (fo=128, routed)         1.257    11.402    beta/regfile_system/M_regfile_system_read_address_2[2]
    SLICE_X50Y79         MUXF7 (Prop_muxf7_S_O)       0.292    11.694 r  beta/regfile_system/io_led_OBUF[18]_inst_i_4/O
                         net (fo=2, routed)           0.000    11.694    beta/regfile_system/io_led_OBUF[18]_inst_i_4_n_0
    SLICE_X50Y79         MUXF8 (Prop_muxf8_I1_O)      0.088    11.782 r  beta/regfile_system/out1_carry_i_16/O
                         net (fo=2, routed)           0.468    12.251    memory_unit/out1_carry_4
    SLICE_X50Y82         LUT5 (Prop_lut5_I3_O)        0.319    12.570 r  memory_unit/out1_carry_i_23/O
                         net (fo=85, routed)          1.591    14.160    memory_unit/beta/M_alu_system_b__64[2]
    SLICE_X61Y90         LUT6 (Prop_lut6_I2_O)        0.124    14.284 r  memory_unit/io_led_OBUF[10]_inst_i_8/O
                         net (fo=3, routed)           0.460    14.745    memory_unit/io_led_OBUF[10]_inst_i_8_n_0
    SLICE_X61Y90         LUT3 (Prop_lut3_I0_O)        0.124    14.869 r  memory_unit/io_led_OBUF[8]_inst_i_6/O
                         net (fo=5, routed)           0.475    15.343    memory_unit/io_led_OBUF[8]_inst_i_6_n_0
    SLICE_X63Y88         LUT3 (Prop_lut3_I2_O)        0.124    15.467 r  memory_unit/io_led_OBUF[8]_inst_i_5/O
                         net (fo=1, routed)           0.406    15.873    memory_unit/io_led_OBUF[8]_inst_i_5_n_0
    SLICE_X63Y89         LUT6 (Prop_lut6_I5_O)        0.124    15.997 r  memory_unit/io_led_OBUF[8]_inst_i_3/O
                         net (fo=1, routed)           0.433    16.430    memory_unit/M_shifterUnit_out[2]
    SLICE_X63Y89         LUT6 (Prop_lut6_I3_O)        0.124    16.554 r  memory_unit/io_led_OBUF[8]_inst_i_1/O
                         net (fo=2, routed)           0.504    17.058    memory_unit/io_led_OBUF[0]
    SLICE_X62Y89         LUT3 (Prop_lut3_I0_O)        0.124    17.182 r  memory_unit/mem_reg_0_15_0_5_i_11/O
                         net (fo=48, routed)          1.607    18.789    memory_unit/mem_reg_0_15_24_29/ADDRD0
    SLICE_X46Y86         RAMD32                                       r  memory_unit/mem_reg_0_15_24_29/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        1.433    14.837    memory_unit/mem_reg_0_15_24_29/WCLK
    SLICE_X46Y86         RAMD32                                       r  memory_unit/mem_reg_0_15_24_29/RAMB/CLK
                         clock pessimism              0.272    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X46Y86         RAMD32 (Setup_ramd32_CLK_WADR0)
                                                      0.060    15.134    memory_unit/mem_reg_0_15_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                         -18.789    
  -------------------------------------------------------------------
                         slack                                 -3.655    

Slack (VIOLATED) :        -3.655ns  (required time - arrival time)
  Source:                 memory_unit/read_data_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/mem_reg_0_15_24_29/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        13.657ns  (logic 3.606ns (26.404%)  route 10.051ns (73.596%))
  Logic Levels:           16  (CARRY4=2 LUT3=3 LUT5=2 LUT6=5 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        1.548     5.132    memory_unit/clk_IBUF_BUFG
    SLICE_X44Y84         FDRE                                         r  memory_unit/read_data_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDRE (Prop_fdre_C_Q)         0.456     5.588 r  memory_unit/read_data_reg[27]/Q
                         net (fo=158, routed)         0.823     6.411    beta/control_system/Q[1]
    SLICE_X46Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.815 r  beta/control_system/M_pc_q_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     6.815    beta/control_system/M_pc_q_reg[31]_i_23_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.034 r  beta/control_system/M_pc_q_reg[31]_i_11/O[0]
                         net (fo=107, routed)         0.991     8.025    beta/control_system/read_data_reg[31][0]
    SLICE_X44Y84         LUT6 (Prop_lut6_I0_O)        0.295     8.320 r  beta/control_system/io_led_OBUF[23]_inst_i_34/O
                         net (fo=1, routed)           0.000     8.320    beta/control_system/io_led_OBUF[23]_inst_i_34_n_0
    SLICE_X44Y84         MUXF7 (Prop_muxf7_I1_O)      0.245     8.565 r  beta/control_system/io_led_OBUF[23]_inst_i_27/O
                         net (fo=1, routed)           0.000     8.565    beta/control_system/io_led_OBUF[23]_inst_i_27_n_0
    SLICE_X44Y84         MUXF8 (Prop_muxf8_I0_O)      0.104     8.669 r  beta/control_system/io_led_OBUF[23]_inst_i_23/O
                         net (fo=1, routed)           0.441     9.110    beta/control_system/io_led_OBUF[23]_inst_i_23_n_0
    SLICE_X45Y86         LUT6 (Prop_lut6_I5_O)        0.316     9.426 r  beta/control_system/io_led_OBUF[23]_inst_i_13/O
                         net (fo=34, routed)          0.595    10.021    memory_unit/M_registers_q_reg[31]
    SLICE_X47Y86         LUT5 (Prop_lut5_I0_O)        0.124    10.145 r  memory_unit/io_led_OBUF[23]_inst_i_8/O
                         net (fo=128, routed)         1.257    11.402    beta/regfile_system/M_regfile_system_read_address_2[2]
    SLICE_X50Y79         MUXF7 (Prop_muxf7_S_O)       0.292    11.694 r  beta/regfile_system/io_led_OBUF[18]_inst_i_4/O
                         net (fo=2, routed)           0.000    11.694    beta/regfile_system/io_led_OBUF[18]_inst_i_4_n_0
    SLICE_X50Y79         MUXF8 (Prop_muxf8_I1_O)      0.088    11.782 r  beta/regfile_system/out1_carry_i_16/O
                         net (fo=2, routed)           0.468    12.251    memory_unit/out1_carry_4
    SLICE_X50Y82         LUT5 (Prop_lut5_I3_O)        0.319    12.570 r  memory_unit/out1_carry_i_23/O
                         net (fo=85, routed)          1.591    14.160    memory_unit/beta/M_alu_system_b__64[2]
    SLICE_X61Y90         LUT6 (Prop_lut6_I2_O)        0.124    14.284 r  memory_unit/io_led_OBUF[10]_inst_i_8/O
                         net (fo=3, routed)           0.460    14.745    memory_unit/io_led_OBUF[10]_inst_i_8_n_0
    SLICE_X61Y90         LUT3 (Prop_lut3_I0_O)        0.124    14.869 r  memory_unit/io_led_OBUF[8]_inst_i_6/O
                         net (fo=5, routed)           0.475    15.343    memory_unit/io_led_OBUF[8]_inst_i_6_n_0
    SLICE_X63Y88         LUT3 (Prop_lut3_I2_O)        0.124    15.467 r  memory_unit/io_led_OBUF[8]_inst_i_5/O
                         net (fo=1, routed)           0.406    15.873    memory_unit/io_led_OBUF[8]_inst_i_5_n_0
    SLICE_X63Y89         LUT6 (Prop_lut6_I5_O)        0.124    15.997 r  memory_unit/io_led_OBUF[8]_inst_i_3/O
                         net (fo=1, routed)           0.433    16.430    memory_unit/M_shifterUnit_out[2]
    SLICE_X63Y89         LUT6 (Prop_lut6_I3_O)        0.124    16.554 r  memory_unit/io_led_OBUF[8]_inst_i_1/O
                         net (fo=2, routed)           0.504    17.058    memory_unit/io_led_OBUF[0]
    SLICE_X62Y89         LUT3 (Prop_lut3_I0_O)        0.124    17.182 r  memory_unit/mem_reg_0_15_0_5_i_11/O
                         net (fo=48, routed)          1.607    18.789    memory_unit/mem_reg_0_15_24_29/ADDRD0
    SLICE_X46Y86         RAMD32                                       r  memory_unit/mem_reg_0_15_24_29/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        1.433    14.837    memory_unit/mem_reg_0_15_24_29/WCLK
    SLICE_X46Y86         RAMD32                                       r  memory_unit/mem_reg_0_15_24_29/RAMB_D1/CLK
                         clock pessimism              0.272    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X46Y86         RAMD32 (Setup_ramd32_CLK_WADR0)
                                                      0.060    15.134    memory_unit/mem_reg_0_15_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                         -18.789    
  -------------------------------------------------------------------
                         slack                                 -3.655    

Slack (VIOLATED) :        -3.655ns  (required time - arrival time)
  Source:                 memory_unit/read_data_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/mem_reg_0_15_24_29/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        13.657ns  (logic 3.606ns (26.404%)  route 10.051ns (73.596%))
  Logic Levels:           16  (CARRY4=2 LUT3=3 LUT5=2 LUT6=5 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        1.548     5.132    memory_unit/clk_IBUF_BUFG
    SLICE_X44Y84         FDRE                                         r  memory_unit/read_data_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDRE (Prop_fdre_C_Q)         0.456     5.588 r  memory_unit/read_data_reg[27]/Q
                         net (fo=158, routed)         0.823     6.411    beta/control_system/Q[1]
    SLICE_X46Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.815 r  beta/control_system/M_pc_q_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     6.815    beta/control_system/M_pc_q_reg[31]_i_23_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.034 r  beta/control_system/M_pc_q_reg[31]_i_11/O[0]
                         net (fo=107, routed)         0.991     8.025    beta/control_system/read_data_reg[31][0]
    SLICE_X44Y84         LUT6 (Prop_lut6_I0_O)        0.295     8.320 r  beta/control_system/io_led_OBUF[23]_inst_i_34/O
                         net (fo=1, routed)           0.000     8.320    beta/control_system/io_led_OBUF[23]_inst_i_34_n_0
    SLICE_X44Y84         MUXF7 (Prop_muxf7_I1_O)      0.245     8.565 r  beta/control_system/io_led_OBUF[23]_inst_i_27/O
                         net (fo=1, routed)           0.000     8.565    beta/control_system/io_led_OBUF[23]_inst_i_27_n_0
    SLICE_X44Y84         MUXF8 (Prop_muxf8_I0_O)      0.104     8.669 r  beta/control_system/io_led_OBUF[23]_inst_i_23/O
                         net (fo=1, routed)           0.441     9.110    beta/control_system/io_led_OBUF[23]_inst_i_23_n_0
    SLICE_X45Y86         LUT6 (Prop_lut6_I5_O)        0.316     9.426 r  beta/control_system/io_led_OBUF[23]_inst_i_13/O
                         net (fo=34, routed)          0.595    10.021    memory_unit/M_registers_q_reg[31]
    SLICE_X47Y86         LUT5 (Prop_lut5_I0_O)        0.124    10.145 r  memory_unit/io_led_OBUF[23]_inst_i_8/O
                         net (fo=128, routed)         1.257    11.402    beta/regfile_system/M_regfile_system_read_address_2[2]
    SLICE_X50Y79         MUXF7 (Prop_muxf7_S_O)       0.292    11.694 r  beta/regfile_system/io_led_OBUF[18]_inst_i_4/O
                         net (fo=2, routed)           0.000    11.694    beta/regfile_system/io_led_OBUF[18]_inst_i_4_n_0
    SLICE_X50Y79         MUXF8 (Prop_muxf8_I1_O)      0.088    11.782 r  beta/regfile_system/out1_carry_i_16/O
                         net (fo=2, routed)           0.468    12.251    memory_unit/out1_carry_4
    SLICE_X50Y82         LUT5 (Prop_lut5_I3_O)        0.319    12.570 r  memory_unit/out1_carry_i_23/O
                         net (fo=85, routed)          1.591    14.160    memory_unit/beta/M_alu_system_b__64[2]
    SLICE_X61Y90         LUT6 (Prop_lut6_I2_O)        0.124    14.284 r  memory_unit/io_led_OBUF[10]_inst_i_8/O
                         net (fo=3, routed)           0.460    14.745    memory_unit/io_led_OBUF[10]_inst_i_8_n_0
    SLICE_X61Y90         LUT3 (Prop_lut3_I0_O)        0.124    14.869 r  memory_unit/io_led_OBUF[8]_inst_i_6/O
                         net (fo=5, routed)           0.475    15.343    memory_unit/io_led_OBUF[8]_inst_i_6_n_0
    SLICE_X63Y88         LUT3 (Prop_lut3_I2_O)        0.124    15.467 r  memory_unit/io_led_OBUF[8]_inst_i_5/O
                         net (fo=1, routed)           0.406    15.873    memory_unit/io_led_OBUF[8]_inst_i_5_n_0
    SLICE_X63Y89         LUT6 (Prop_lut6_I5_O)        0.124    15.997 r  memory_unit/io_led_OBUF[8]_inst_i_3/O
                         net (fo=1, routed)           0.433    16.430    memory_unit/M_shifterUnit_out[2]
    SLICE_X63Y89         LUT6 (Prop_lut6_I3_O)        0.124    16.554 r  memory_unit/io_led_OBUF[8]_inst_i_1/O
                         net (fo=2, routed)           0.504    17.058    memory_unit/io_led_OBUF[0]
    SLICE_X62Y89         LUT3 (Prop_lut3_I0_O)        0.124    17.182 r  memory_unit/mem_reg_0_15_0_5_i_11/O
                         net (fo=48, routed)          1.607    18.789    memory_unit/mem_reg_0_15_24_29/ADDRD0
    SLICE_X46Y86         RAMD32                                       r  memory_unit/mem_reg_0_15_24_29/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        1.433    14.837    memory_unit/mem_reg_0_15_24_29/WCLK
    SLICE_X46Y86         RAMD32                                       r  memory_unit/mem_reg_0_15_24_29/RAMC/CLK
                         clock pessimism              0.272    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X46Y86         RAMD32 (Setup_ramd32_CLK_WADR0)
                                                      0.060    15.134    memory_unit/mem_reg_0_15_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                         -18.789    
  -------------------------------------------------------------------
                         slack                                 -3.655    

Slack (VIOLATED) :        -3.655ns  (required time - arrival time)
  Source:                 memory_unit/read_data_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/mem_reg_0_15_24_29/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        13.657ns  (logic 3.606ns (26.404%)  route 10.051ns (73.596%))
  Logic Levels:           16  (CARRY4=2 LUT3=3 LUT5=2 LUT6=5 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        1.548     5.132    memory_unit/clk_IBUF_BUFG
    SLICE_X44Y84         FDRE                                         r  memory_unit/read_data_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDRE (Prop_fdre_C_Q)         0.456     5.588 r  memory_unit/read_data_reg[27]/Q
                         net (fo=158, routed)         0.823     6.411    beta/control_system/Q[1]
    SLICE_X46Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.815 r  beta/control_system/M_pc_q_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     6.815    beta/control_system/M_pc_q_reg[31]_i_23_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.034 r  beta/control_system/M_pc_q_reg[31]_i_11/O[0]
                         net (fo=107, routed)         0.991     8.025    beta/control_system/read_data_reg[31][0]
    SLICE_X44Y84         LUT6 (Prop_lut6_I0_O)        0.295     8.320 r  beta/control_system/io_led_OBUF[23]_inst_i_34/O
                         net (fo=1, routed)           0.000     8.320    beta/control_system/io_led_OBUF[23]_inst_i_34_n_0
    SLICE_X44Y84         MUXF7 (Prop_muxf7_I1_O)      0.245     8.565 r  beta/control_system/io_led_OBUF[23]_inst_i_27/O
                         net (fo=1, routed)           0.000     8.565    beta/control_system/io_led_OBUF[23]_inst_i_27_n_0
    SLICE_X44Y84         MUXF8 (Prop_muxf8_I0_O)      0.104     8.669 r  beta/control_system/io_led_OBUF[23]_inst_i_23/O
                         net (fo=1, routed)           0.441     9.110    beta/control_system/io_led_OBUF[23]_inst_i_23_n_0
    SLICE_X45Y86         LUT6 (Prop_lut6_I5_O)        0.316     9.426 r  beta/control_system/io_led_OBUF[23]_inst_i_13/O
                         net (fo=34, routed)          0.595    10.021    memory_unit/M_registers_q_reg[31]
    SLICE_X47Y86         LUT5 (Prop_lut5_I0_O)        0.124    10.145 r  memory_unit/io_led_OBUF[23]_inst_i_8/O
                         net (fo=128, routed)         1.257    11.402    beta/regfile_system/M_regfile_system_read_address_2[2]
    SLICE_X50Y79         MUXF7 (Prop_muxf7_S_O)       0.292    11.694 r  beta/regfile_system/io_led_OBUF[18]_inst_i_4/O
                         net (fo=2, routed)           0.000    11.694    beta/regfile_system/io_led_OBUF[18]_inst_i_4_n_0
    SLICE_X50Y79         MUXF8 (Prop_muxf8_I1_O)      0.088    11.782 r  beta/regfile_system/out1_carry_i_16/O
                         net (fo=2, routed)           0.468    12.251    memory_unit/out1_carry_4
    SLICE_X50Y82         LUT5 (Prop_lut5_I3_O)        0.319    12.570 r  memory_unit/out1_carry_i_23/O
                         net (fo=85, routed)          1.591    14.160    memory_unit/beta/M_alu_system_b__64[2]
    SLICE_X61Y90         LUT6 (Prop_lut6_I2_O)        0.124    14.284 r  memory_unit/io_led_OBUF[10]_inst_i_8/O
                         net (fo=3, routed)           0.460    14.745    memory_unit/io_led_OBUF[10]_inst_i_8_n_0
    SLICE_X61Y90         LUT3 (Prop_lut3_I0_O)        0.124    14.869 r  memory_unit/io_led_OBUF[8]_inst_i_6/O
                         net (fo=5, routed)           0.475    15.343    memory_unit/io_led_OBUF[8]_inst_i_6_n_0
    SLICE_X63Y88         LUT3 (Prop_lut3_I2_O)        0.124    15.467 r  memory_unit/io_led_OBUF[8]_inst_i_5/O
                         net (fo=1, routed)           0.406    15.873    memory_unit/io_led_OBUF[8]_inst_i_5_n_0
    SLICE_X63Y89         LUT6 (Prop_lut6_I5_O)        0.124    15.997 r  memory_unit/io_led_OBUF[8]_inst_i_3/O
                         net (fo=1, routed)           0.433    16.430    memory_unit/M_shifterUnit_out[2]
    SLICE_X63Y89         LUT6 (Prop_lut6_I3_O)        0.124    16.554 r  memory_unit/io_led_OBUF[8]_inst_i_1/O
                         net (fo=2, routed)           0.504    17.058    memory_unit/io_led_OBUF[0]
    SLICE_X62Y89         LUT3 (Prop_lut3_I0_O)        0.124    17.182 r  memory_unit/mem_reg_0_15_0_5_i_11/O
                         net (fo=48, routed)          1.607    18.789    memory_unit/mem_reg_0_15_24_29/ADDRD0
    SLICE_X46Y86         RAMD32                                       r  memory_unit/mem_reg_0_15_24_29/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        1.433    14.837    memory_unit/mem_reg_0_15_24_29/WCLK
    SLICE_X46Y86         RAMD32                                       r  memory_unit/mem_reg_0_15_24_29/RAMC_D1/CLK
                         clock pessimism              0.272    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X46Y86         RAMD32 (Setup_ramd32_CLK_WADR0)
                                                      0.060    15.134    memory_unit/mem_reg_0_15_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                         -18.789    
  -------------------------------------------------------------------
                         slack                                 -3.655    

Slack (VIOLATED) :        -3.655ns  (required time - arrival time)
  Source:                 memory_unit/read_data_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/mem_reg_0_15_24_29/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        13.657ns  (logic 3.606ns (26.404%)  route 10.051ns (73.596%))
  Logic Levels:           16  (CARRY4=2 LUT3=3 LUT5=2 LUT6=5 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        1.548     5.132    memory_unit/clk_IBUF_BUFG
    SLICE_X44Y84         FDRE                                         r  memory_unit/read_data_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDRE (Prop_fdre_C_Q)         0.456     5.588 r  memory_unit/read_data_reg[27]/Q
                         net (fo=158, routed)         0.823     6.411    beta/control_system/Q[1]
    SLICE_X46Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.815 r  beta/control_system/M_pc_q_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     6.815    beta/control_system/M_pc_q_reg[31]_i_23_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.034 r  beta/control_system/M_pc_q_reg[31]_i_11/O[0]
                         net (fo=107, routed)         0.991     8.025    beta/control_system/read_data_reg[31][0]
    SLICE_X44Y84         LUT6 (Prop_lut6_I0_O)        0.295     8.320 r  beta/control_system/io_led_OBUF[23]_inst_i_34/O
                         net (fo=1, routed)           0.000     8.320    beta/control_system/io_led_OBUF[23]_inst_i_34_n_0
    SLICE_X44Y84         MUXF7 (Prop_muxf7_I1_O)      0.245     8.565 r  beta/control_system/io_led_OBUF[23]_inst_i_27/O
                         net (fo=1, routed)           0.000     8.565    beta/control_system/io_led_OBUF[23]_inst_i_27_n_0
    SLICE_X44Y84         MUXF8 (Prop_muxf8_I0_O)      0.104     8.669 r  beta/control_system/io_led_OBUF[23]_inst_i_23/O
                         net (fo=1, routed)           0.441     9.110    beta/control_system/io_led_OBUF[23]_inst_i_23_n_0
    SLICE_X45Y86         LUT6 (Prop_lut6_I5_O)        0.316     9.426 r  beta/control_system/io_led_OBUF[23]_inst_i_13/O
                         net (fo=34, routed)          0.595    10.021    memory_unit/M_registers_q_reg[31]
    SLICE_X47Y86         LUT5 (Prop_lut5_I0_O)        0.124    10.145 r  memory_unit/io_led_OBUF[23]_inst_i_8/O
                         net (fo=128, routed)         1.257    11.402    beta/regfile_system/M_regfile_system_read_address_2[2]
    SLICE_X50Y79         MUXF7 (Prop_muxf7_S_O)       0.292    11.694 r  beta/regfile_system/io_led_OBUF[18]_inst_i_4/O
                         net (fo=2, routed)           0.000    11.694    beta/regfile_system/io_led_OBUF[18]_inst_i_4_n_0
    SLICE_X50Y79         MUXF8 (Prop_muxf8_I1_O)      0.088    11.782 r  beta/regfile_system/out1_carry_i_16/O
                         net (fo=2, routed)           0.468    12.251    memory_unit/out1_carry_4
    SLICE_X50Y82         LUT5 (Prop_lut5_I3_O)        0.319    12.570 r  memory_unit/out1_carry_i_23/O
                         net (fo=85, routed)          1.591    14.160    memory_unit/beta/M_alu_system_b__64[2]
    SLICE_X61Y90         LUT6 (Prop_lut6_I2_O)        0.124    14.284 r  memory_unit/io_led_OBUF[10]_inst_i_8/O
                         net (fo=3, routed)           0.460    14.745    memory_unit/io_led_OBUF[10]_inst_i_8_n_0
    SLICE_X61Y90         LUT3 (Prop_lut3_I0_O)        0.124    14.869 r  memory_unit/io_led_OBUF[8]_inst_i_6/O
                         net (fo=5, routed)           0.475    15.343    memory_unit/io_led_OBUF[8]_inst_i_6_n_0
    SLICE_X63Y88         LUT3 (Prop_lut3_I2_O)        0.124    15.467 r  memory_unit/io_led_OBUF[8]_inst_i_5/O
                         net (fo=1, routed)           0.406    15.873    memory_unit/io_led_OBUF[8]_inst_i_5_n_0
    SLICE_X63Y89         LUT6 (Prop_lut6_I5_O)        0.124    15.997 r  memory_unit/io_led_OBUF[8]_inst_i_3/O
                         net (fo=1, routed)           0.433    16.430    memory_unit/M_shifterUnit_out[2]
    SLICE_X63Y89         LUT6 (Prop_lut6_I3_O)        0.124    16.554 r  memory_unit/io_led_OBUF[8]_inst_i_1/O
                         net (fo=2, routed)           0.504    17.058    memory_unit/io_led_OBUF[0]
    SLICE_X62Y89         LUT3 (Prop_lut3_I0_O)        0.124    17.182 r  memory_unit/mem_reg_0_15_0_5_i_11/O
                         net (fo=48, routed)          1.607    18.789    memory_unit/mem_reg_0_15_24_29/ADDRD0
    SLICE_X46Y86         RAMS32                                       r  memory_unit/mem_reg_0_15_24_29/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        1.433    14.837    memory_unit/mem_reg_0_15_24_29/WCLK
    SLICE_X46Y86         RAMS32                                       r  memory_unit/mem_reg_0_15_24_29/RAMD/CLK
                         clock pessimism              0.272    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X46Y86         RAMS32 (Setup_rams32_CLK_ADR0)
                                                      0.060    15.134    memory_unit/mem_reg_0_15_24_29/RAMD
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                         -18.789    
  -------------------------------------------------------------------
                         slack                                 -3.655    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.317%)  route 0.170ns (54.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        0.558     1.502    reset_cond/clk_IBUF_BUFG
    SLICE_X47Y64         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y64         FDSE (Prop_fdse_C_Q)         0.141     1.643 r  reset_cond/M_stage_q_reg[2]/Q
                         net (fo=1, routed)           0.170     1.813    reset_cond/M_stage_d[3]
    SLICE_X46Y67         FDSE                                         r  reset_cond/M_stage_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        0.823     2.013    reset_cond/clk_IBUF_BUFG
    SLICE_X46Y67         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
                         clock pessimism             -0.500     1.514    
    SLICE_X46Y67         FDSE (Hold_fdse_C_D)         0.059     1.573    reset_cond/M_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 ctr/M_ctr_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            edge_detector/M_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (42.025%)  route 0.195ns (57.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        0.554     1.498    ctr/clk_IBUF_BUFG
    SLICE_X44Y69         FDRE                                         r  ctr/M_ctr_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y69         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  ctr/M_ctr_q_reg[24]/Q
                         net (fo=4, routed)           0.195     1.833    edge_detector/S[0]
    SLICE_X42Y68         FDRE                                         r  edge_detector/M_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        0.822     2.011    edge_detector/clk_IBUF_BUFG
    SLICE_X42Y68         FDRE                                         r  edge_detector/M_last_q_reg/C
                         clock pessimism             -0.480     1.532    
    SLICE_X42Y68         FDRE (Hold_fdre_C_D)         0.059     1.591    edge_detector/M_last_q_reg
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        0.558     1.502    reset_cond/clk_IBUF_BUFG
    SLICE_X47Y64         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y64         FDSE (Prop_fdse_C_Q)         0.141     1.643 r  reset_cond/M_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.176     1.819    reset_cond/M_stage_d[2]
    SLICE_X47Y64         FDSE                                         r  reset_cond/M_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        0.826     2.016    reset_cond/clk_IBUF_BUFG
    SLICE_X47Y64         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
                         clock pessimism             -0.515     1.502    
    SLICE_X47Y64         FDSE (Hold_fdse_C_D)         0.070     1.572    reset_cond/M_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        0.554     1.498    dec_ctr/dctr_gen_0[1].dctr/clk_IBUF_BUFG
    SLICE_X41Y68         FDRE                                         r  dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[2]/Q
                         net (fo=5, routed)           0.179     1.818    dec_ctr/dctr_gen_0[1].dctr/M_seg_values[6]
    SLICE_X41Y68         LUT4 (Prop_lut4_I0_O)        0.042     1.860 r  dec_ctr/dctr_gen_0[1].dctr/M_val_q[3]_i_2__0/O
                         net (fo=1, routed)           0.000     1.860    dec_ctr/dctr_gen_0[1].dctr/M_val_q[3]_i_2__0_n_0
    SLICE_X41Y68         FDRE                                         r  dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        0.822     2.011    dec_ctr/dctr_gen_0[1].dctr/clk_IBUF_BUFG
    SLICE_X41Y68         FDRE                                         r  dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[3]/C
                         clock pessimism             -0.514     1.498    
    SLICE_X41Y68         FDRE (Hold_fdre_C_D)         0.107     1.605    dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 memory_unit/mem_reg_0_15_6_11/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/read_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.390ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        0.562     1.506    memory_unit/mem_reg_0_15_6_11/WCLK
    SLICE_X56Y85         RAMD32                                       r  memory_unit/mem_reg_0_15_6_11/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y85         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     1.896 r  memory_unit/mem_reg_0_15_6_11/RAMC/O
                         net (fo=1, routed)           0.000     1.896    memory_unit/read_data0[10]
    SLICE_X56Y85         FDRE                                         r  memory_unit/read_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        0.829     2.019    memory_unit/clk_IBUF_BUFG
    SLICE_X56Y85         FDRE                                         r  memory_unit/read_data_reg[10]/C
                         clock pessimism             -0.514     1.506    
    SLICE_X56Y85         FDRE (Hold_fdre_C_D)         0.131     1.637    memory_unit/read_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 memory_unit/mem_reg_0_15_18_23/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/read_data_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.390ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        0.565     1.509    memory_unit/mem_reg_0_15_18_23/WCLK
    SLICE_X56Y90         RAMD32                                       r  memory_unit/mem_reg_0_15_18_23/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y90         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     1.899 r  memory_unit/mem_reg_0_15_18_23/RAMC/O
                         net (fo=1, routed)           0.000     1.899    memory_unit/read_data0[22]
    SLICE_X56Y90         FDRE                                         r  memory_unit/read_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        0.833     2.023    memory_unit/clk_IBUF_BUFG
    SLICE_X56Y90         FDRE                                         r  memory_unit/read_data_reg[22]/C
                         clock pessimism             -0.515     1.509    
    SLICE_X56Y90         FDRE (Hold_fdre_C_D)         0.131     1.640    memory_unit/read_data_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 memory_unit/mem_reg_0_15_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/read_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.390ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        0.562     1.506    memory_unit/mem_reg_0_15_0_5/WCLK
    SLICE_X56Y84         RAMD32                                       r  memory_unit/mem_reg_0_15_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     1.896 r  memory_unit/mem_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           0.000     1.896    memory_unit/read_data0[4]
    SLICE_X56Y84         FDRE                                         r  memory_unit/read_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        0.828     2.018    memory_unit/clk_IBUF_BUFG
    SLICE_X56Y84         FDRE                                         r  memory_unit/read_data_reg[4]/C
                         clock pessimism             -0.513     1.506    
    SLICE_X56Y84         FDRE (Hold_fdre_C_D)         0.131     1.637    memory_unit/read_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 memory_unit/mem_reg_0_15_12_17/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/read_data_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.390ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        0.563     1.507    memory_unit/mem_reg_0_15_12_17/WCLK
    SLICE_X54Y90         RAMD32                                       r  memory_unit/mem_reg_0_15_12_17/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y90         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     1.897 r  memory_unit/mem_reg_0_15_12_17/RAMC/O
                         net (fo=1, routed)           0.000     1.897    memory_unit/read_data0[16]
    SLICE_X54Y90         FDRE                                         r  memory_unit/read_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        0.833     2.023    memory_unit/clk_IBUF_BUFG
    SLICE_X54Y90         FDRE                                         r  memory_unit/read_data_reg[16]/C
                         clock pessimism             -0.517     1.507    
    SLICE_X54Y90         FDRE (Hold_fdre_C_D)         0.131     1.638    memory_unit/read_data_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        0.554     1.498    dec_ctr/dctr_gen_0[1].dctr/clk_IBUF_BUFG
    SLICE_X41Y68         FDRE                                         r  dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[2]/Q
                         net (fo=5, routed)           0.181     1.820    dec_ctr/dctr_gen_0[1].dctr/M_seg_values[6]
    SLICE_X41Y68         LUT4 (Prop_lut4_I0_O)        0.043     1.863 r  dec_ctr/dctr_gen_0[1].dctr/M_val_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.863    dec_ctr/dctr_gen_0[1].dctr/M_val_q[1]_i_1__0_n_0
    SLICE_X41Y68         FDRE                                         r  dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        0.822     2.011    dec_ctr/dctr_gen_0[1].dctr/clk_IBUF_BUFG
    SLICE_X41Y68         FDRE                                         r  dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[1]/C
                         clock pessimism             -0.514     1.498    
    SLICE_X41Y68         FDRE (Hold_fdre_C_D)         0.104     1.602    dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 memory_unit/mem_reg_0_15_12_17/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/read_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.394ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        0.563     1.507    memory_unit/mem_reg_0_15_12_17/WCLK
    SLICE_X54Y90         RAMD32                                       r  memory_unit/mem_reg_0_15_12_17/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y90         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394     1.901 r  memory_unit/mem_reg_0_15_12_17/RAMB/O
                         net (fo=1, routed)           0.000     1.901    memory_unit/read_data0[14]
    SLICE_X54Y90         FDRE                                         r  memory_unit/read_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        0.833     2.023    memory_unit/clk_IBUF_BUFG
    SLICE_X54Y90         FDRE                                         r  memory_unit/read_data_reg[14]/C
                         clock pessimism             -0.517     1.507    
    SLICE_X54Y90         FDRE (Hold_fdre_C_D)         0.131     1.638    memory_unit/read_data_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X61Y91   M_code_writer_q_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X57Y90   M_writer_counter_q_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X57Y90   M_writer_counter_q_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X61Y91   M_writer_counter_q_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X53Y99   beta/regfile_system/M_registers_q_reg[180]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X49Y98   beta/regfile_system/M_registers_q_reg[181]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X46Y88   beta/regfile_system/M_registers_q_reg[182]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X43Y91   beta/regfile_system/M_registers_q_reg[183]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X39Y100  beta/regfile_system/M_registers_q_reg[184]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y84   memory_unit/mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y84   memory_unit/mem_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y84   memory_unit/mem_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y84   memory_unit/mem_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y85   memory_unit/mem_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y85   memory_unit/mem_reg_0_15_6_11/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y85   memory_unit/mem_reg_0_15_6_11/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y85   memory_unit/mem_reg_0_15_6_11/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y85   memory_unit/mem_reg_0_15_6_11/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y85   memory_unit/mem_reg_0_15_6_11/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y90   memory_unit/mem_reg_0_15_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y90   memory_unit/mem_reg_0_15_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y90   memory_unit/mem_reg_0_15_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y90   memory_unit/mem_reg_0_15_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y90   memory_unit/mem_reg_0_15_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y90   memory_unit/mem_reg_0_15_12_17/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y90   memory_unit/mem_reg_0_15_12_17/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y90   memory_unit/mem_reg_0_15_12_17/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y90   memory_unit/mem_reg_0_15_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y90   memory_unit/mem_reg_0_15_18_23/RAMA_D1/CLK



