// Seed: 1235389449
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = 1 == id_1;
endmodule
module module_1 (
    input wand id_0
);
  wire id_2;
  always_latch #1 begin
    id_2 = id_2;
  end
  tri id_3;
  module_0(
      id_3, id_2, id_2, id_2
  );
  assign id_3 = 1 & id_2;
  wire id_4;
  id_5(
      .id_0(1), .id_1(), .id_2(1 == 1'd0), .id_3(), .id_4(1), .id_5(1)
  );
endmodule
