Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 464f84c648fe4d1e8fe0678d32f50fc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_SPI_ADAR7251_40bit_behav xil_defaultlib.tb_SPI_ADAR7251_40bit -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture behavioral of entity xil_defaultlib.SPI_ADAR7251_40bit [spi_adar7251_40bit_default]
Compiling architecture tb of entity xil_defaultlib.tb_spi_adar7251_40bit
Built simulation snapshot tb_SPI_ADAR7251_40bit_behav
