// Seed: 4238506036
module module_0 (
    input supply0 id_0,
    output tri1 id_1,
    output supply0 id_2,
    output tri id_3,
    output tri1 id_4,
    input tri id_5,
    input uwire id_6,
    input supply0 id_7,
    output uwire id_8,
    input supply0 id_9,
    input tri1 id_10,
    input wor id_11,
    input uwire id_12,
    input tri0 id_13,
    input tri id_14,
    input tri id_15,
    output tri0 id_16
);
  wire id_18;
  wire id_19;
  assign id_4 = id_19;
  wire  id_20;
  logic id_21 = 1;
endmodule
module module_1 (
    output wor id_0,
    input wand id_1,
    input wor id_2,
    output supply0 id_3
);
  wire id_5, id_6, id_7;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_0,
      id_0,
      id_3,
      id_2,
      id_1,
      id_1,
      id_0,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_1,
      id_1,
      id_3
  );
  assign modCall_1.id_21 = 0;
endmodule
