

================================================================
== Vitis HLS Report for 'rxPackageDropper_512_s'
================================================================
* Date:           Tue Jul 19 06:14:29 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu3p-ffvc1517-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  1.743 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.200 ns|  3.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      24|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      65|    -|
|Register         |        -|     -|    1032|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|    1032|      89|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1440|  2280|  788160|  394080|  320|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op23_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op30_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op38_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op46_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op52_write_state2    |       and|   0|  0|   2|           1|           1|
    |grp_nbreadreq_fu_44_p3            |       and|   0|  0|   2|           1|           0|
    |tmp_i_262_nbreadreq_fu_58_p3      |       and|   0|  0|   2|           1|           0|
    |tmp_i_nbreadreq_fu_72_p3          |       and|   0|  0|   2|           1|           0|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  24|          12|          10|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done                           |   9|          2|    1|          2|
    |rxBufferWriteData_internal_blk_n  |   9|          2|    1|          2|
    |rxEng_dataBuffer3_blk_n           |   9|          2|    1|          2|
    |rxEng_fsmDropFifo_blk_n           |   9|          2|    1|          2|
    |rxEng_metaHandlerDropFifo_blk_n   |   9|          2|    1|          2|
    |tpf_state                         |  20|          4|    2|          8|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  65|         14|    7|         18|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+------+----+------+-----------+
    |              Name              |  FF  | LUT| Bits | Const Bits|
    +--------------------------------+------+----+------+-----------+
    |ap_CS_fsm                       |     1|   0|     1|          0|
    |ap_done_reg                     |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter1         |     1|   0|     1|          0|
    |rxEng_dataBuffer3_read_reg_143  |  1024|   0|  1024|          0|
    |tmp_9_i_reg_139                 |     1|   0|     1|          0|
    |tpf_state                       |     2|   0|     2|          0|
    |tpf_state_load_reg_129          |     2|   0|     2|          0|
    +--------------------------------+------+----+------+-----------+
    |Total                           |  1032|   0|  1032|          0|
    +--------------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------+-----+------+------------+----------------------------+--------------+
|             RTL Ports             | Dir | Bits |  Protocol  |        Source Object       |    C Type    |
+-----------------------------------+-----+------+------------+----------------------------+--------------+
|ap_clk                             |   in|     1|  ap_ctrl_hs|       rxPackageDropper<512>|  return value|
|ap_rst                             |   in|     1|  ap_ctrl_hs|       rxPackageDropper<512>|  return value|
|ap_start                           |   in|     1|  ap_ctrl_hs|       rxPackageDropper<512>|  return value|
|ap_done                            |  out|     1|  ap_ctrl_hs|       rxPackageDropper<512>|  return value|
|ap_continue                        |   in|     1|  ap_ctrl_hs|       rxPackageDropper<512>|  return value|
|ap_idle                            |  out|     1|  ap_ctrl_hs|       rxPackageDropper<512>|  return value|
|ap_ready                           |  out|     1|  ap_ctrl_hs|       rxPackageDropper<512>|  return value|
|rxEng_dataBuffer3_dout             |   in|  1024|     ap_fifo|           rxEng_dataBuffer3|       pointer|
|rxEng_dataBuffer3_empty_n          |   in|     1|     ap_fifo|           rxEng_dataBuffer3|       pointer|
|rxEng_dataBuffer3_read             |  out|     1|     ap_fifo|           rxEng_dataBuffer3|       pointer|
|rxEng_fsmDropFifo_dout             |   in|     1|     ap_fifo|           rxEng_fsmDropFifo|       pointer|
|rxEng_fsmDropFifo_empty_n          |   in|     1|     ap_fifo|           rxEng_fsmDropFifo|       pointer|
|rxEng_fsmDropFifo_read             |  out|     1|     ap_fifo|           rxEng_fsmDropFifo|       pointer|
|rxEng_metaHandlerDropFifo_dout     |   in|     1|     ap_fifo|   rxEng_metaHandlerDropFifo|       pointer|
|rxEng_metaHandlerDropFifo_empty_n  |   in|     1|     ap_fifo|   rxEng_metaHandlerDropFifo|       pointer|
|rxEng_metaHandlerDropFifo_read     |  out|     1|     ap_fifo|   rxEng_metaHandlerDropFifo|       pointer|
|rxBufferWriteData_internal_din     |  out|  1024|     ap_fifo|  rxBufferWriteData_internal|       pointer|
|rxBufferWriteData_internal_full_n  |   in|     1|     ap_fifo|  rxBufferWriteData_internal|       pointer|
|rxBufferWriteData_internal_write   |  out|     1|     ap_fifo|  rxBufferWriteData_internal|       pointer|
+-----------------------------------+-----+------+------------+----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.74>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %rxBufferWriteData_internal, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %rxBufferWriteData_internal, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %rxEng_dataBuffer3, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %rxEng_dataBuffer3, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %rxEng_dataBuffer3, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %rxEng_fsmDropFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %rxEng_fsmDropFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %rxEng_fsmDropFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %rxEng_metaHandlerDropFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %rxEng_metaHandlerDropFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %rxEng_metaHandlerDropFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %rxEng_fsmDropFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %rxEng_metaHandlerDropFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %rxEng_dataBuffer3, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %rxBufferWriteData_internal, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln1607 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_5" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:1607]   --->   Operation 18 'specpipeline' 'specpipeline_ln1607' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tpf_state_load = load i2 %tpf_state" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:1619]   --->   Operation 19 'load' 'tpf_state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.65ns)   --->   "%switch_ln1619 = switch i2 %tpf_state_load, void %rxPackageDropper<512>.exit, i2 0, void, i2 1, void, i2 2, void, i2 3, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:1619]   --->   Operation 20 'switch' 'switch_ln1619' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_10_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %rxEng_dataBuffer3, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 21 'nbreadreq' 'tmp_10_i' <Predicate = (tpf_state_load == 3)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.27> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 32> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln1660 = br i1 %tmp_10_i, void %rxPackageDropper<512>.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:1660]   --->   Operation 22 'br' 'br_ln1660' <Predicate = (tpf_state_load == 3)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.16ns)   --->   "%rxEng_dataBuffer3_read_1 = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %rxEng_dataBuffer3" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 23 'read' 'rxEng_dataBuffer3_read_1' <Predicate = (tpf_state_load == 3 & tmp_10_i)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.27> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 32> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_last_V_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %rxEng_dataBuffer3_read_1, i32 576" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 24 'bitselect' 'tmp_last_V_2' <Predicate = (tpf_state_load == 3 & tmp_10_i)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln1663 = br i1 %tmp_last_V_2, void %rxPackageDropper<512>.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:1663]   --->   Operation 25 'br' 'br_ln1663' <Predicate = (tpf_state_load == 3 & tmp_10_i)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.45ns)   --->   "%store_ln1665 = store i2 0, i2 %tpf_state" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:1665]   --->   Operation 26 'store' 'store_ln1665' <Predicate = (tpf_state_load == 3 & tmp_10_i & tmp_last_V_2)> <Delay = 0.45>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln1666 = br void %rxPackageDropper<512>.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:1666]   --->   Operation 27 'br' 'br_ln1666' <Predicate = (tpf_state_load == 3 & tmp_10_i & tmp_last_V_2)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_9_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %rxEng_dataBuffer3, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 28 'nbreadreq' 'tmp_9_i' <Predicate = (tpf_state_load == 2)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.27> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 32> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln1649 = br i1 %tmp_9_i, void %rxPackageDropper<512>.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:1649]   --->   Operation 29 'br' 'br_ln1649' <Predicate = (tpf_state_load == 2)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.16ns)   --->   "%rxEng_dataBuffer3_read = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %rxEng_dataBuffer3" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 30 'read' 'rxEng_dataBuffer3_read' <Predicate = (tpf_state_load == 2 & tmp_9_i)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.27> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 32> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %rxEng_dataBuffer3_read, i32 576" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 31 'bitselect' 'tmp_last_V' <Predicate = (tpf_state_load == 2 & tmp_9_i)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln1652 = br i1 %tmp_last_V, void %._crit_edge4.i, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:1652]   --->   Operation 32 'br' 'br_ln1652' <Predicate = (tpf_state_load == 2 & tmp_9_i)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.45ns)   --->   "%store_ln1654 = store i2 0, i2 %tpf_state" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:1654]   --->   Operation 33 'store' 'store_ln1654' <Predicate = (tpf_state_load == 2 & tmp_9_i & tmp_last_V)> <Delay = 0.45>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln1655 = br void %._crit_edge4.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:1655]   --->   Operation 34 'br' 'br_ln1655' <Predicate = (tpf_state_load == 2 & tmp_9_i & tmp_last_V)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln1657 = br void %rxPackageDropper<512>.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:1657]   --->   Operation 35 'br' 'br_ln1657' <Predicate = (tpf_state_load == 2 & tmp_9_i)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_i_262 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1P0A, i1 %rxEng_fsmDropFifo, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 36 'nbreadreq' 'tmp_i_262' <Predicate = (tpf_state_load == 1)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln1635 = br i1 %tmp_i_262, void %rxPackageDropper<512>.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:1635]   --->   Operation 37 'br' 'br_ln1635' <Predicate = (tpf_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.16ns)   --->   "%drop_1 = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %rxEng_fsmDropFifo" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 38 'read' 'drop_1' <Predicate = (tpf_state_load == 1 & tmp_i_262)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln1638 = br i1 %drop_1, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:1638]   --->   Operation 39 'br' 'br_ln1638' <Predicate = (tpf_state_load == 1 & tmp_i_262)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.45ns)   --->   "%store_ln1644 = store i2 2, i2 %tpf_state" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:1644]   --->   Operation 40 'store' 'store_ln1644' <Predicate = (tpf_state_load == 1 & tmp_i_262 & !drop_1)> <Delay = 0.45>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln0 = br void %rxPackageDropper<512>.exit"   --->   Operation 41 'br' 'br_ln0' <Predicate = (tpf_state_load == 1 & tmp_i_262 & !drop_1)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.45ns)   --->   "%store_ln1640 = store i2 3, i2 %tpf_state" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:1640]   --->   Operation 42 'store' 'store_ln1640' <Predicate = (tpf_state_load == 1 & tmp_i_262 & drop_1)> <Delay = 0.45>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln1641 = br void %rxPackageDropper<512>.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:1641]   --->   Operation 43 'br' 'br_ln1641' <Predicate = (tpf_state_load == 1 & tmp_i_262 & drop_1)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1P0A, i1 %rxEng_metaHandlerDropFifo, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 44 'nbreadreq' 'tmp_i' <Predicate = (tpf_state_load == 0)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln1621 = br i1 %tmp_i, void %rxPackageDropper<512>.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:1621]   --->   Operation 45 'br' 'br_ln1621' <Predicate = (tpf_state_load == 0)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.16ns)   --->   "%drop = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %rxEng_metaHandlerDropFifo" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 46 'read' 'drop' <Predicate = (tpf_state_load == 0 & tmp_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln1624 = br i1 %drop, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:1624]   --->   Operation 47 'br' 'br_ln1624' <Predicate = (tpf_state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.45ns)   --->   "%store_ln1630 = store i2 1, i2 %tpf_state" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:1630]   --->   Operation 48 'store' 'store_ln1630' <Predicate = (tpf_state_load == 0 & tmp_i & !drop)> <Delay = 0.45>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln0 = br void %rxPackageDropper<512>.exit"   --->   Operation 49 'br' 'br_ln0' <Predicate = (tpf_state_load == 0 & tmp_i & !drop)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.45ns)   --->   "%store_ln1626 = store i2 3, i2 %tpf_state" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:1626]   --->   Operation 50 'store' 'store_ln1626' <Predicate = (tpf_state_load == 0 & tmp_i & drop)> <Delay = 0.45>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln1627 = br void %rxPackageDropper<512>.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:1627]   --->   Operation 51 'br' 'br_ln1627' <Predicate = (tpf_state_load == 0 & tmp_i & drop)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.16>
ST_2 : Operation 52 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %rxBufferWriteData_internal, i1024 %rxEng_dataBuffer3_read" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 52 'write' 'write_ln174' <Predicate = (tpf_state_load == 2 & tmp_9_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 53 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ tpf_state]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ rxEng_metaHandlerDropFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rxEng_fsmDropFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rxEng_dataBuffer3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rxBufferWriteData_internal]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0        (specinterface) [ 000]
specinterface_ln0        (specinterface) [ 000]
specinterface_ln0        (specinterface) [ 000]
specinterface_ln0        (specinterface) [ 000]
specinterface_ln0        (specinterface) [ 000]
specinterface_ln0        (specinterface) [ 000]
specinterface_ln0        (specinterface) [ 000]
specinterface_ln0        (specinterface) [ 000]
specinterface_ln0        (specinterface) [ 000]
specinterface_ln0        (specinterface) [ 000]
specinterface_ln0        (specinterface) [ 000]
specinterface_ln0        (specinterface) [ 000]
specinterface_ln0        (specinterface) [ 000]
specinterface_ln0        (specinterface) [ 000]
specinterface_ln0        (specinterface) [ 000]
specpipeline_ln1607      (specpipeline ) [ 000]
tpf_state_load           (load         ) [ 011]
switch_ln1619            (switch       ) [ 000]
tmp_10_i                 (nbreadreq    ) [ 010]
br_ln1660                (br           ) [ 000]
rxEng_dataBuffer3_read_1 (read         ) [ 000]
tmp_last_V_2             (bitselect    ) [ 010]
br_ln1663                (br           ) [ 000]
store_ln1665             (store        ) [ 000]
br_ln1666                (br           ) [ 000]
tmp_9_i                  (nbreadreq    ) [ 011]
br_ln1649                (br           ) [ 000]
rxEng_dataBuffer3_read   (read         ) [ 011]
tmp_last_V               (bitselect    ) [ 010]
br_ln1652                (br           ) [ 000]
store_ln1654             (store        ) [ 000]
br_ln1655                (br           ) [ 000]
br_ln1657                (br           ) [ 000]
tmp_i_262                (nbreadreq    ) [ 010]
br_ln1635                (br           ) [ 000]
drop_1                   (read         ) [ 010]
br_ln1638                (br           ) [ 000]
store_ln1644             (store        ) [ 000]
br_ln0                   (br           ) [ 000]
store_ln1640             (store        ) [ 000]
br_ln1641                (br           ) [ 000]
tmp_i                    (nbreadreq    ) [ 010]
br_ln1621                (br           ) [ 000]
drop                     (read         ) [ 010]
br_ln1624                (br           ) [ 000]
store_ln1630             (store        ) [ 000]
br_ln0                   (br           ) [ 000]
store_ln1626             (store        ) [ 000]
br_ln1627                (br           ) [ 000]
write_ln174              (write        ) [ 000]
ret_ln0                  (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="tpf_state">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpf_state"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="rxEng_metaHandlerDropFifo">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxEng_metaHandlerDropFifo"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="rxEng_fsmDropFifo">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxEng_fsmDropFifo"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="rxEng_dataBuffer3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxEng_dataBuffer3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="rxBufferWriteData_internal">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxBufferWriteData_internal"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i1024.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="grp_nbreadreq_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="0" index="1" bw="1024" slack="0"/>
<pin id="47" dir="0" index="2" bw="1" slack="0"/>
<pin id="48" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_10_i/1 tmp_9_i/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="grp_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1024" slack="0"/>
<pin id="54" dir="0" index="1" bw="1024" slack="0"/>
<pin id="55" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rxEng_dataBuffer3_read_1/1 rxEng_dataBuffer3_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="tmp_i_262_nbreadreq_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="1" slack="0"/>
<pin id="62" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i_262/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="drop_1_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="drop_1/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="tmp_i_nbreadreq_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="1" slack="0"/>
<pin id="76" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="drop_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="drop/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="write_ln174_write_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="1024" slack="0"/>
<pin id="89" dir="0" index="2" bw="1024" slack="1"/>
<pin id="90" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="1" slack="0"/>
<pin id="95" dir="0" index="1" bw="1024" slack="0"/>
<pin id="96" dir="0" index="2" bw="11" slack="0"/>
<pin id="97" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_last_V_2/1 tmp_last_V/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_store_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="0"/>
<pin id="103" dir="0" index="1" bw="2" slack="0"/>
<pin id="104" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1665/1 store_ln1654/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_store_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="0"/>
<pin id="109" dir="0" index="1" bw="2" slack="0"/>
<pin id="110" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1640/1 store_ln1626/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="tpf_state_load_load_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="2" slack="0"/>
<pin id="115" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tpf_state_load/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="store_ln1644_store_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="2" slack="0"/>
<pin id="119" dir="0" index="1" bw="2" slack="0"/>
<pin id="120" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1644/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="store_ln1630_store_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="0"/>
<pin id="125" dir="0" index="1" bw="2" slack="0"/>
<pin id="126" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1630/1 "/>
</bind>
</comp>

<comp id="129" class="1005" name="tpf_state_load_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="2" slack="1"/>
<pin id="131" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="tpf_state_load "/>
</bind>
</comp>

<comp id="139" class="1005" name="tmp_9_i_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="1"/>
<pin id="141" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_9_i "/>
</bind>
</comp>

<comp id="143" class="1005" name="rxEng_dataBuffer3_read_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1024" slack="1"/>
<pin id="145" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="rxEng_dataBuffer3_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="30" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="6" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="51"><net_src comp="20" pin="0"/><net_sink comp="44" pin=2"/></net>

<net id="56"><net_src comp="32" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="6" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="38" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="4" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="65"><net_src comp="20" pin="0"/><net_sink comp="58" pin=2"/></net>

<net id="70"><net_src comp="40" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="38" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="2" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="79"><net_src comp="20" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="84"><net_src comp="40" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="42" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="8" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="34" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="52" pin="2"/><net_sink comp="93" pin=1"/></net>

<net id="100"><net_src comp="36" pin="0"/><net_sink comp="93" pin=2"/></net>

<net id="105"><net_src comp="22" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="106"><net_src comp="0" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="111"><net_src comp="28" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="0" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="116"><net_src comp="0" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="121"><net_src comp="26" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="0" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="127"><net_src comp="24" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="0" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="132"><net_src comp="113" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="142"><net_src comp="44" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="146"><net_src comp="52" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="86" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: tpf_state | {1 }
	Port: rxEng_metaHandlerDropFifo | {}
	Port: rxEng_fsmDropFifo | {}
	Port: rxEng_dataBuffer3 | {}
	Port: rxBufferWriteData_internal | {2 }
 - Input state : 
	Port: rxPackageDropper<512> : tpf_state | {1 }
	Port: rxPackageDropper<512> : rxEng_metaHandlerDropFifo | {1 }
	Port: rxPackageDropper<512> : rxEng_fsmDropFifo | {1 }
	Port: rxPackageDropper<512> : rxEng_dataBuffer3 | {1 }
	Port: rxPackageDropper<512> : rxBufferWriteData_internal | {}
  - Chain level:
	State 1
		switch_ln1619 : 1
		br_ln1663 : 1
		br_ln1652 : 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|
| Operation|      Functional Unit      |
|----------|---------------------------|
|          |    grp_nbreadreq_fu_44    |
| nbreadreq| tmp_i_262_nbreadreq_fu_58 |
|          |   tmp_i_nbreadreq_fu_72   |
|----------|---------------------------|
|          |       grp_read_fu_52      |
|   read   |     drop_1_read_fu_66     |
|          |      drop_read_fu_80      |
|----------|---------------------------|
|   write  |  write_ln174_write_fu_86  |
|----------|---------------------------|
| bitselect|         grp_fu_93         |
|----------|---------------------------|
|   Total  |                           |
|----------|---------------------------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|rxEng_dataBuffer3_read_reg_143|  1024  |
|        tmp_9_i_reg_139       |    1   |
|    tpf_state_load_reg_129    |    2   |
+------------------------------+--------+
|             Total            |  1027  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+
|           |   FF   |
+-----------+--------+
|  Function |    -   |
|   Memory  |    -   |
|Multiplexer|    -   |
|  Register |  1027  |
+-----------+--------+
|   Total   |  1027  |
+-----------+--------+
