
circuit ram_32kb
{
	input adrs<15>, din<8>;
	output dout<8>, ack;
	instrin read(adrs), write(adrs, din);

	mem cells[32768]<8>;
	reg dout_reg<8>;

	stage_name read_ack_stg { task do(); }

	instruct write cells[adrs] := din;

	instruct read par{
		dout_reg := cells[adrs];
		generate read_ack_stg.do();
	}
	dout = dout_reg;
	ack = read_ack_stg.do;

	stage read_ack_stg {
		finish;
	}
}
