// Seed: 1766575684
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_18 = 32'd69,
    parameter id_28 = 32'd18,
    parameter id_31 = 32'd1,
    parameter id_7  = 32'd3
) (
    input wire id_0,
    output wor id_1,
    input wor id_2,
    input wor id_3,
    input wor id_4,
    input supply1 id_5,
    output tri1 id_6,
    output wand _id_7,
    output uwire id_8,
    input tri1 id_9,
    input tri1 id_10,
    input wor id_11[id_31 : id_28  *  -1],
    input tri0 id_12,
    input tri id_13,
    input supply1 id_14,
    input wor id_15
    , id_39,
    output uwire id_16,
    input wor id_17,
    output uwire _id_18,
    input tri0 id_19,
    input wor id_20,
    input wand id_21,
    input wand id_22,
    input supply0 id_23,
    input tri1 id_24,
    input wor id_25,
    output supply0 id_26,
    output supply1 id_27[(  id_7  ) : 1],
    input wire _id_28,
    output supply1 id_29,
    input supply0 id_30,
    output tri1 _id_31[id_18 : -1],
    output uwire id_32,
    input wire id_33,
    input wand id_34,
    output supply1 id_35,
    input wand id_36,
    input tri id_37
);
  wire [-1 : -1] id_40;
  wire id_41;
  wire id_42;
  and primCall (
      id_1,
      id_0,
      id_19,
      id_25,
      id_10,
      id_11,
      id_3,
      id_4,
      id_43,
      id_20,
      id_30,
      id_15,
      id_37,
      id_36,
      id_14,
      id_22,
      id_5,
      id_23,
      id_41,
      id_21,
      id_13,
      id_42,
      id_12,
      id_33,
      id_9,
      id_40
  );
  assign id_6 = id_41;
  id_43(
      id_11
  );
  module_0 modCall_1 (
      id_39,
      id_43,
      id_39
  );
endmodule
