{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 19 18:40:58 2015 " "Info: Processing started: Sat Dec 19 18:40:58 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off presettable_up_down_counter -c presettable_up_down_counter " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off presettable_up_down_counter -c presettable_up_down_counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "presettable_up_down_counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file presettable_up_down_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 presettable_up_down_counter-up_down " "Info: Found design unit 1: presettable_up_down_counter-up_down" {  } { { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 presettable_up_down_counter " "Info: Found entity 1: presettable_up_down_counter" {  } { { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "presettable_up_down_counter " "Info: Elaborating entity \"presettable_up_down_counter\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CREATED_ALOAD_CCT" "" "Warning: Converted presettable and clearable register to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Q\[0\]~reg0 Q\[0\]~reg0_emulated Q\[0\]~reg0latch " "Warning (13310): Register \"Q\[0\]~reg0\" converted into equivalent circuit using register \"Q\[0\]~reg0_emulated\" and latch \"Q\[0\]~reg0latch\"" {  } { { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Q\[1\]~reg0 Q\[1\]~reg0_emulated Q\[1\]~reg0latch " "Warning (13310): Register \"Q\[1\]~reg0\" converted into equivalent circuit using register \"Q\[1\]~reg0_emulated\" and latch \"Q\[1\]~reg0latch\"" {  } { { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Q\[2\]~reg0 Q\[2\]~reg0_emulated Q\[2\]~reg0latch " "Warning (13310): Register \"Q\[2\]~reg0\" converted into equivalent circuit using register \"Q\[2\]~reg0_emulated\" and latch \"Q\[2\]~reg0latch\"" {  } { { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Q\[3\]~reg0 Q\[3\]~reg0_emulated Q\[3\]~reg0latch " "Warning (13310): Register \"Q\[3\]~reg0\" converted into equivalent circuit using register \"Q\[3\]~reg0_emulated\" and latch \"Q\[3\]~reg0latch\"" {  } { { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Q\[4\]~reg0 Q\[4\]~reg0_emulated Q\[4\]~reg0latch " "Warning (13310): Register \"Q\[4\]~reg0\" converted into equivalent circuit using register \"Q\[4\]~reg0_emulated\" and latch \"Q\[4\]~reg0latch\"" {  } { { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Q\[5\]~reg0 Q\[5\]~reg0_emulated Q\[5\]~reg0latch " "Warning (13310): Register \"Q\[5\]~reg0\" converted into equivalent circuit using register \"Q\[5\]~reg0_emulated\" and latch \"Q\[5\]~reg0latch\"" {  } { { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Q\[6\]~reg0 Q\[6\]~reg0_emulated Q\[6\]~reg0latch " "Warning (13310): Register \"Q\[6\]~reg0\" converted into equivalent circuit using register \"Q\[6\]~reg0_emulated\" and latch \"Q\[6\]~reg0latch\"" {  } { { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Q\[7\]~reg0 Q\[7\]~reg0_emulated Q\[7\]~reg0latch " "Warning (13310): Register \"Q\[7\]~reg0\" converted into equivalent circuit using register \"Q\[7\]~reg0_emulated\" and latch \"Q\[7\]~reg0latch\"" {  } { { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Q\[8\]~reg0 Q\[8\]~reg0_emulated Q\[8\]~reg0latch " "Warning (13310): Register \"Q\[8\]~reg0\" converted into equivalent circuit using register \"Q\[8\]~reg0_emulated\" and latch \"Q\[8\]~reg0latch\"" {  } { { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Q\[9\]~reg0 Q\[9\]~reg0_emulated Q\[9\]~reg0latch " "Warning (13310): Register \"Q\[9\]~reg0\" converted into equivalent circuit using register \"Q\[9\]~reg0_emulated\" and latch \"Q\[9\]~reg0latch\"" {  } { { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Q\[10\]~reg0 Q\[10\]~reg0_emulated Q\[10\]~reg0latch " "Warning (13310): Register \"Q\[10\]~reg0\" converted into equivalent circuit using register \"Q\[10\]~reg0_emulated\" and latch \"Q\[10\]~reg0latch\"" {  } { { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Q\[11\]~reg0 Q\[11\]~reg0_emulated Q\[11\]~reg0latch " "Warning (13310): Register \"Q\[11\]~reg0\" converted into equivalent circuit using register \"Q\[11\]~reg0_emulated\" and latch \"Q\[11\]~reg0latch\"" {  } { { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Q\[12\]~reg0 Q\[12\]~reg0_emulated Q\[12\]~reg0latch " "Warning (13310): Register \"Q\[12\]~reg0\" converted into equivalent circuit using register \"Q\[12\]~reg0_emulated\" and latch \"Q\[12\]~reg0latch\"" {  } { { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Q\[13\]~reg0 Q\[13\]~reg0_emulated Q\[13\]~reg0latch " "Warning (13310): Register \"Q\[13\]~reg0\" converted into equivalent circuit using register \"Q\[13\]~reg0_emulated\" and latch \"Q\[13\]~reg0latch\"" {  } { { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Q\[14\]~reg0 Q\[14\]~reg0_emulated Q\[14\]~reg0latch " "Warning (13310): Register \"Q\[14\]~reg0\" converted into equivalent circuit using register \"Q\[14\]~reg0_emulated\" and latch \"Q\[14\]~reg0latch\"" {  } { { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Q\[15\]~reg0 Q\[15\]~reg0_emulated Q\[15\]~reg0latch " "Warning (13310): Register \"Q\[15\]~reg0\" converted into equivalent circuit using register \"Q\[15\]~reg0_emulated\" and latch \"Q\[15\]~reg0latch\"" {  } { { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0}  } {  } 0 0 "Converted presettable and clearable register to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "120 " "Info: Implemented 120 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Info: Implemented 21 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Info: Implemented 16 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "83 " "Info: Implemented 83 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "221 " "Info: Allocated 221 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 19 18:41:29 2015 " "Info: Processing ended: Sat Dec 19 18:41:29 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Info: Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
