#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Mon Feb 13 19:59:16 2023
# Process ID: 4000
# Current directory: C:/Users/Chick/Vivado_Builds/traffic_light_controller/traffic_light_controller.runs/synth_1
# Command line: vivado.exe -log traffic_control_tb.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source traffic_control_tb.tcl
# Log file: C:/Users/Chick/Vivado_Builds/traffic_light_controller/traffic_light_controller.runs/synth_1/traffic_control_tb.vds
# Journal file: C:/Users/Chick/Vivado_Builds/traffic_light_controller/traffic_light_controller.runs/synth_1\vivado.jou
# Running On: OrionsPC, OS: Windows, CPU Frequency: 3394 MHz, CPU Physical cores: 16, Host memory: 68662 MB
#-----------------------------------------------------------
source traffic_control_tb.tcl -notrace
Command: synth_design -top traffic_control_tb -part xc7a200tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5564
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1812.918 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'traffic_control_tb' [C:/Users/Chick/Vivado_Builds/traffic_light_controller/traffic_light_controller.srcs/sources_1/new/traffic_control_tb.v:23]
WARNING: [Synth 8-6896] loop limit (65536) exceeded inside initial block, initial block items will be ignored [C:/Users/Chick/Vivado_Builds/traffic_light_controller/traffic_light_controller.srcs/sources_1/new/traffic_control_tb.v:33]
INFO: [Synth 8-6157] synthesizing module 'traffic_control' [C:/Users/Chick/Vivado_Builds/traffic_light_controller/traffic_light_controller.srcs/sources_1/new/traffic_control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'traffic_control' (0#1) [C:/Users/Chick/Vivado_Builds/traffic_light_controller/traffic_light_controller.srcs/sources_1/new/traffic_control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'traffic_control_tb' (0#1) [C:/Users/Chick/Vivado_Builds/traffic_light_controller/traffic_light_controller.srcs/sources_1/new/traffic_control_tb.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1812.918 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1812.918 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1812.918 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'traffic_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   north |                         00000001 |                              000
                 north_y |                         00000010 |                              001
                   south |                         00000100 |                              010
                 south_y |                         00001000 |                              011
                    east |                         00010000 |                              100
                  east_y |                         00100000 |                              101
                    west |                         01000000 |                              110
                  west_y |                         10000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'traffic_control'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1812.918 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   8 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 8     
	   2 Input    3 Bit        Muxes := 2     
	   8 Input    3 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (DUT/FSM_onehot_state_reg[7]) is unused and will be removed from module traffic_control_tb.
WARNING: [Synth 8-3332] Sequential element (DUT/FSM_onehot_state_reg[6]) is unused and will be removed from module traffic_control_tb.
WARNING: [Synth 8-3332] Sequential element (DUT/FSM_onehot_state_reg[5]) is unused and will be removed from module traffic_control_tb.
WARNING: [Synth 8-3332] Sequential element (DUT/FSM_onehot_state_reg[4]) is unused and will be removed from module traffic_control_tb.
WARNING: [Synth 8-3332] Sequential element (DUT/FSM_onehot_state_reg[3]) is unused and will be removed from module traffic_control_tb.
WARNING: [Synth 8-3332] Sequential element (DUT/FSM_onehot_state_reg[2]) is unused and will be removed from module traffic_control_tb.
WARNING: [Synth 8-3332] Sequential element (DUT/FSM_onehot_state_reg[1]) is unused and will be removed from module traffic_control_tb.
WARNING: [Synth 8-3332] Sequential element (DUT/FSM_onehot_state_reg[0]) is unused and will be removed from module traffic_control_tb.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1818.910 ; gain = 5.992
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1818.910 ; gain = 5.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1818.910 ; gain = 5.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 1818.910 ; gain = 5.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 1818.910 ; gain = 5.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 1818.910 ; gain = 5.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 1818.910 ; gain = 5.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 1818.910 ; gain = 5.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 1818.910 ; gain = 5.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 1818.910 ; gain = 5.992
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 1818.910 ; gain = 5.992
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 1818.910 ; gain = 5.992
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1818.910 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1933.902 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 58b126cb
INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 1933.902 ; gain = 120.984
INFO: [Common 17-1381] The checkpoint 'C:/Users/Chick/Vivado_Builds/traffic_light_controller/traffic_light_controller.runs/synth_1/traffic_control_tb.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file traffic_control_tb_utilization_synth.rpt -pb traffic_control_tb_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Feb 13 19:59:49 2023...
