[{"E:\\FPGA\\Bird_Radar_v2\\M_K7_M480\\rom_data\\mode1_coff.coe": "ASCII"}, {"E:\\FPGA\\Bird_Radar_v2\\MS_K7_P355\\rom_data\\phase_mode1.coe": "ASCII"}, {"E:\\FPGA\\Bird_Radar_v2\\MS_K7_P355\\rtl\\accu_data.v": "ASCII"}, {"E:\\FPGA\\Bird_Radar_v2\\MS_K7_P355\\rtl\\phase_adjust.v": "GB2312"}, {"E:\\FPGA\\Bird_Radar_v2\\MS_K7_P355\\rtl\\lpf_fir_q.v": "ASCII"}, {"E:\\FPGA\\Bird_Radar_v2\\M_K7_M480\\ipcore_dir\\mult_25x18\\mult_25x18.veo": "ASCII"}, {"E:\\FPGA\\Bird_Radar_v2\\M_K7_M480\\rtl\\ram_array96.v": "ASCII"}, {"E:\\FPGA\\Bird_Radar_v2\\M_K7_M480\\rtl\\accu_noise.v": "ASCII"}, {"E:\\FPGA\\Bird_Radar_v2\\M_K7_M480\\rtl\\cfar_2nd.v": "ASCII"}, {"E:\\FPGA\\Bird_Radar_v2\\M_K7_M480\\rtl\\sqrt_cfar.v": "ASCII"}, {"E:\\FPGA\\Bird_Radar_v2\\M_K7_M480\\ipcore_dir\\fft_128\\fft_128.veo": "ASCII"}, {"E:\\FPGA\\Bird_Radar_v2\\M_K7_M480\\rtl\\write_ctrl.v": "ASCII"}, {"E:\\FPGA\\Bird_Radar_v2\\M_K7_M480\\rtl\\accu_data.v": "ASCII"}, {"E:\\FPGA\\Bird_Radar_v2\\M_K7_M480\\rtl\\top.v": "ASCII"}]