<stg><name>demosaicing<3, 13, 17, 1080, 1920, 1, false></name>


<trans_list>

<trans id="148" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln285" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln269" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="7" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="9" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="2" op_0_bw="32">
<![CDATA[
entry:0 %line0_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="line0_V"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="11" op_0_bw="32">
<![CDATA[
entry:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32">
<![CDATA[
entry:2 %lineStore = alloca i32 1

]]></Node>
<StgValue><ssdm name="lineStore"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="10" op_0_bw="32">
<![CDATA[
entry:3 %imgblock_V_7_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="imgblock_V_7_0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="10" op_0_bw="32">
<![CDATA[
entry:4 %imgblock_V_11_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="imgblock_V_11_0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="10" op_0_bw="32">
<![CDATA[
entry:5 %imgblock_V_12_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="imgblock_V_12_0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="10" op_0_bw="32">
<![CDATA[
entry:6 %imgblock_V_17_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="imgblock_V_17_0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:7 %p_read_26 = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %p_read1

]]></Node>
<StgValue><ssdm name="p_read_26"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:8 %p_read_27 = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %p_read

]]></Node>
<StgValue><ssdm name="p_read_27"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="10" op_0_bw="64">
<![CDATA[
entry:9 %imgblock_V_5_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="imgblock_V_5_loc"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="10" op_0_bw="64">
<![CDATA[
entry:10 %imgblock_V_8_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="imgblock_V_8_loc"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="10" op_0_bw="64">
<![CDATA[
entry:11 %imgblock_V_9_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="imgblock_V_9_loc"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="10" op_0_bw="64">
<![CDATA[
entry:12 %imgblock_V_12_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="imgblock_V_12_loc"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="10" op_0_bw="64">
<![CDATA[
entry:13 %imgblock_V_7_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="imgblock_V_7_1_loc"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="10" op_0_bw="64">
<![CDATA[
entry:14 %imgblock_V_11_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="imgblock_V_11_1_loc"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="10" op_0_bw="64">
<![CDATA[
entry:15 %imgblock_V_12_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="imgblock_V_12_1_loc"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="64">
<![CDATA[
entry:16 %imgblock_V_17_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="imgblock_V_17_1_loc"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="10" op_0_bw="64">
<![CDATA[
entry:19 %linebuffer_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="linebuffer_V"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="10" op_0_bw="64">
<![CDATA[
entry:20 %linebuffer_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="linebuffer_V_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="10" op_0_bw="64">
<![CDATA[
entry:21 %linebuffer_V_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="linebuffer_V_2"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="10" op_0_bw="64">
<![CDATA[
entry:22 %linebuffer_V_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="linebuffer_V_3"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:44 %store_ln285 = store i32 4, i32 %lineStore

]]></Node>
<StgValue><ssdm name="store_ln285"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:45 %store_ln285 = store i11 0, i11 %i

]]></Node>
<StgValue><ssdm name="store_ln285"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:46 %store_ln285 = store i2 3, i2 %line0_V

]]></Node>
<StgValue><ssdm name="store_ln285"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
entry:28 %tmp = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %p_read_26, i1 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:29 %empty = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="11" op_3_bw="10" op_4_bw="10" op_5_bw="10" op_6_bw="10" op_7_bw="10" op_8_bw="0">
<![CDATA[
entry:30 %call_ln0 = call void @demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1, i12 %tmp, i11 %p_read_26, i10 %linebuffer_V_3, i10 %linebuffer_V_2, i10 %linebuffer_V_1, i10 %linebuffer_V, i10 %gain_out_data240

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="37" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="11" op_3_bw="10" op_4_bw="10" op_5_bw="10" op_6_bw="10" op_7_bw="10" op_8_bw="0">
<![CDATA[
entry:30 %call_ln0 = call void @demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1, i12 %tmp, i11 %p_read_26, i10 %linebuffer_V_3, i10 %linebuffer_V_2, i10 %linebuffer_V_1, i10 %linebuffer_V, i10 %gain_out_data240

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %demosaic_out_data241, void @empty_36, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %gain_out_data240, void @empty_36, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:23 %specmemcore_ln250 = specmemcore void @_ssdm_op_SpecMemCore, i10 %linebuffer_V_3, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln250"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:24 %specmemcore_ln250 = specmemcore void @_ssdm_op_SpecMemCore, i10 %linebuffer_V_2, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln250"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:25 %specmemcore_ln250 = specmemcore void @_ssdm_op_SpecMemCore, i10 %linebuffer_V_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln250"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:26 %specmemcore_ln250 = specmemcore void @_ssdm_op_SpecMemCore, i10 %linebuffer_V, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln250"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="12" op_0_bw="11">
<![CDATA[
entry:27 %zext_ln265 = zext i11 %p_read_26

]]></Node>
<StgValue><ssdm name="zext_ln265"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:31 %empty_106 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_106"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:32 %icmp_ln269 = icmp_eq  i11 %p_read_26, i11 0

]]></Node>
<StgValue><ssdm name="icmp_ln269"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="12" op_0_bw="11">
<![CDATA[
entry:33 %src_mat_rows_load_cast11 = zext i11 %p_read_27

]]></Node>
<StgValue><ssdm name="src_mat_rows_load_cast11"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:34 %sub161 = add i12 %src_mat_rows_load_cast11, i12 4094

]]></Node>
<StgValue><ssdm name="sub161"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:35 %sub219 = add i12 %zext_ln265, i12 4094

]]></Node>
<StgValue><ssdm name="sub219"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="11" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:36 %linebuffer_V_addr = getelementptr i10 %linebuffer_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="linebuffer_V_addr"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="11" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:37 %linebuffer_V_1_addr = getelementptr i10 %linebuffer_V_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="linebuffer_V_1_addr"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="11" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:38 %linebuffer_V_2_addr = getelementptr i10 %linebuffer_V_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="linebuffer_V_2_addr"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="11" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:39 %linebuffer_V_3_addr = getelementptr i10 %linebuffer_V_3, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="linebuffer_V_3_addr"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="11" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:40 %linebuffer_V_addr_1 = getelementptr i10 %linebuffer_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="linebuffer_V_addr_1"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="11" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:41 %linebuffer_V_1_addr_1 = getelementptr i10 %linebuffer_V_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="linebuffer_V_1_addr_1"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="11" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:42 %linebuffer_V_2_addr_1 = getelementptr i10 %linebuffer_V_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="linebuffer_V_2_addr_1"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="11" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:43 %linebuffer_V_3_addr_1 = getelementptr i10 %linebuffer_V_3, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="linebuffer_V_3_addr_1"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
entry:47 %br_ln285 = br void %for.body41

]]></Node>
<StgValue><ssdm name="br_ln285"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.body41:0 %i_2 = load i11 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="12" op_0_bw="11">
<![CDATA[
for.body41:1 %zext_ln285 = zext i11 %i_2

]]></Node>
<StgValue><ssdm name="zext_ln285"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="11">
<![CDATA[
for.body41:2 %trunc_ln285 = trunc i11 %i_2

]]></Node>
<StgValue><ssdm name="trunc_ln285"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body41:3 %icmp_ln285 = icmp_eq  i11 %i_2, i11 %p_read_27

]]></Node>
<StgValue><ssdm name="icmp_ln285"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body41:4 %i_3 = add i11 %i_2, i11 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body41:5 %br_ln285 = br i1 %icmp_ln285, void %for.body41.split_ifconv, void %for.end433.loopexit

]]></Node>
<StgValue><ssdm name="br_ln285"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln285" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="10" op_0_bw="10">
<![CDATA[
for.body41.split_ifconv:2 %imgblock_V_7_0_load = load i10 %imgblock_V_7_0

]]></Node>
<StgValue><ssdm name="imgblock_V_7_0_load"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln285" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="10" op_0_bw="10">
<![CDATA[
for.body41.split_ifconv:3 %imgblock_V_11_0_load = load i10 %imgblock_V_11_0

]]></Node>
<StgValue><ssdm name="imgblock_V_11_0_load"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln285" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="10" op_0_bw="10">
<![CDATA[
for.body41.split_ifconv:4 %imgblock_V_12_0_load = load i10 %imgblock_V_12_0

]]></Node>
<StgValue><ssdm name="imgblock_V_12_0_load"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln285" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="10" op_0_bw="10">
<![CDATA[
for.body41.split_ifconv:5 %imgblock_V_17_0_load = load i10 %imgblock_V_17_0

]]></Node>
<StgValue><ssdm name="imgblock_V_17_0_load"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln285" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="10" op_5_bw="10" op_6_bw="10" op_7_bw="10" op_8_bw="10">
<![CDATA[
for.body41.split_ifconv:28 %call_ln0 = call void @demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Zero, i10 %imgblock_V_17_0_load, i10 %imgblock_V_12_0_load, i10 %imgblock_V_11_0_load, i10 %imgblock_V_7_0_load, i10 %imgblock_V_17_1_loc, i10 %imgblock_V_12_1_loc, i10 %imgblock_V_11_1_loc, i10 %imgblock_V_7_1_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln285" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="10" op_0_bw="11">
<![CDATA[
for.body41.split_ifconv:33 %linebuffer_V_load = load i11 %linebuffer_V_addr

]]></Node>
<StgValue><ssdm name="linebuffer_V_load"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln285" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="10" op_0_bw="11">
<![CDATA[
for.body41.split_ifconv:34 %linebuffer_V_1_load = load i11 %linebuffer_V_1_addr

]]></Node>
<StgValue><ssdm name="linebuffer_V_1_load"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln285" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="10" op_0_bw="11">
<![CDATA[
for.body41.split_ifconv:35 %linebuffer_V_2_load = load i11 %linebuffer_V_2_addr

]]></Node>
<StgValue><ssdm name="linebuffer_V_2_load"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln285" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="10" op_0_bw="11">
<![CDATA[
for.body41.split_ifconv:36 %linebuffer_V_3_load = load i11 %linebuffer_V_3_addr

]]></Node>
<StgValue><ssdm name="linebuffer_V_3_load"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln285" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="10" op_0_bw="11">
<![CDATA[
for.body41.split_ifconv:41 %linebuffer_V_load_1 = load i11 %linebuffer_V_addr_1

]]></Node>
<StgValue><ssdm name="linebuffer_V_load_1"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln285" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="10" op_0_bw="11">
<![CDATA[
for.body41.split_ifconv:42 %linebuffer_V_1_load_1 = load i11 %linebuffer_V_1_addr_1

]]></Node>
<StgValue><ssdm name="linebuffer_V_1_load_1"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln285" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="11">
<![CDATA[
for.body41.split_ifconv:43 %linebuffer_V_2_load_1 = load i11 %linebuffer_V_2_addr_1

]]></Node>
<StgValue><ssdm name="linebuffer_V_2_load_1"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln285" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="10" op_0_bw="11">
<![CDATA[
for.body41.split_ifconv:44 %linebuffer_V_3_load_1 = load i11 %linebuffer_V_3_addr_1

]]></Node>
<StgValue><ssdm name="linebuffer_V_3_load_1"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln285" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body41.split_ifconv:49 %cmp162 = icmp_slt  i12 %zext_ln285, i12 %sub161

]]></Node>
<StgValue><ssdm name="cmp162"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln285" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0">
<![CDATA[
for.end433.loopexit:0 %ret_ln437 = ret

]]></Node>
<StgValue><ssdm name="ret_ln437"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="80" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.body41.split_ifconv:0 %line0_V_load = load i2 %line0_V

]]></Node>
<StgValue><ssdm name="line0_V_load"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body41.split_ifconv:1 %lineStore_load = load i32 %lineStore

]]></Node>
<StgValue><ssdm name="lineStore_load"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body41.split_ifconv:8 %tmp_49 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %lineStore_load, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
for.body41.split_ifconv:9 %icmp_ln291 = icmp_sgt  i30 %tmp_49, i30 0

]]></Node>
<StgValue><ssdm name="icmp_ln291"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body41.split_ifconv:10 %lineStore_1 = select i1 %icmp_ln291, i32 0, i32 %lineStore_load

]]></Node>
<StgValue><ssdm name="lineStore_1"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body41.split_ifconv:11 %icmp_ln1065 = icmp_eq  i2 %line0_V_load, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln1065"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body41.split_ifconv:17 %icmp_ln294 = icmp_eq  i2 %line0_V_load, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln294"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body41.split_ifconv:18 %icmp_ln294_1 = icmp_eq  i2 %line0_V_load, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln294_1"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body41.split_ifconv:20 %or_ln294 = or i1 %icmp_ln294_1, i1 %icmp_ln294

]]></Node>
<StgValue><ssdm name="or_ln294"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="10" op_5_bw="10" op_6_bw="10" op_7_bw="10" op_8_bw="10">
<![CDATA[
for.body41.split_ifconv:28 %call_ln0 = call void @demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Zero, i10 %imgblock_V_17_0_load, i10 %imgblock_V_12_0_load, i10 %imgblock_V_11_0_load, i10 %imgblock_V_7_0_load, i10 %imgblock_V_17_1_loc, i10 %imgblock_V_12_1_loc, i10 %imgblock_V_11_1_loc, i10 %imgblock_V_7_1_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="10" op_0_bw="11">
<![CDATA[
for.body41.split_ifconv:33 %linebuffer_V_load = load i11 %linebuffer_V_addr

]]></Node>
<StgValue><ssdm name="linebuffer_V_load"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="10" op_0_bw="11">
<![CDATA[
for.body41.split_ifconv:34 %linebuffer_V_1_load = load i11 %linebuffer_V_1_addr

]]></Node>
<StgValue><ssdm name="linebuffer_V_1_load"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="10" op_0_bw="11">
<![CDATA[
for.body41.split_ifconv:35 %linebuffer_V_2_load = load i11 %linebuffer_V_2_addr

]]></Node>
<StgValue><ssdm name="linebuffer_V_2_load"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="10" op_0_bw="11">
<![CDATA[
for.body41.split_ifconv:36 %linebuffer_V_3_load = load i11 %linebuffer_V_3_addr

]]></Node>
<StgValue><ssdm name="linebuffer_V_3_load"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="10" op_0_bw="11">
<![CDATA[
for.body41.split_ifconv:41 %linebuffer_V_load_1 = load i11 %linebuffer_V_addr_1

]]></Node>
<StgValue><ssdm name="linebuffer_V_load_1"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="10" op_0_bw="11">
<![CDATA[
for.body41.split_ifconv:42 %linebuffer_V_1_load_1 = load i11 %linebuffer_V_1_addr_1

]]></Node>
<StgValue><ssdm name="linebuffer_V_1_load_1"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="11">
<![CDATA[
for.body41.split_ifconv:43 %linebuffer_V_2_load_1 = load i11 %linebuffer_V_2_addr_1

]]></Node>
<StgValue><ssdm name="linebuffer_V_2_load_1"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="10" op_0_bw="11">
<![CDATA[
for.body41.split_ifconv:44 %linebuffer_V_3_load_1 = load i11 %linebuffer_V_3_addr_1

]]></Node>
<StgValue><ssdm name="linebuffer_V_3_load_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="98" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body41.split_ifconv:6 %speclooptripcount_ln287 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1080, i64 1080, i64 1080

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln287"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body41.split_ifconv:7 %specloopname_ln279 = specloopname void @_ssdm_op_SpecLoopName, void @empty_41

]]></Node>
<StgValue><ssdm name="specloopname_ln279"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body41.split_ifconv:12 %xor_ln304 = xor i1 %icmp_ln1065, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln304"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="2" op_0_bw="1">
<![CDATA[
for.body41.split_ifconv:13 %zext_ln304 = zext i1 %xor_ln304

]]></Node>
<StgValue><ssdm name="zext_ln304"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.body41.split_ifconv:14 %select_ln304_2 = select i1 %icmp_ln1065, i2 3, i2 0

]]></Node>
<StgValue><ssdm name="select_ln304_2"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.body41.split_ifconv:15 %select_ln304 = select i1 %icmp_ln1065, i2 1, i2 2

]]></Node>
<StgValue><ssdm name="select_ln304"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.body41.split_ifconv:16 %select_ln304_1 = select i1 %icmp_ln1065, i2 2, i2 3

]]></Node>
<StgValue><ssdm name="select_ln304_1"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln294" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.body41.split_ifconv:19 %select_ln294 = select i1 %icmp_ln294_1, i2 2, i2 3

]]></Node>
<StgValue><ssdm name="select_ln294"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.body41.split_ifconv:21 %line1_V = select i1 %or_ln294, i2 %select_ln294, i2 %zext_ln304

]]></Node>
<StgValue><ssdm name="line1_V"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln294" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.body41.split_ifconv:22 %select_ln294_2 = select i1 %icmp_ln294_1, i2 1, i2 2

]]></Node>
<StgValue><ssdm name="select_ln294_2"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.body41.split_ifconv:23 %line0_V_1 = select i1 %or_ln294, i2 %select_ln294_2, i2 %select_ln304_2

]]></Node>
<StgValue><ssdm name="line0_V_1"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln294" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.body41.split_ifconv:24 %select_ln294_4 = select i1 %icmp_ln294_1, i2 3, i2 0

]]></Node>
<StgValue><ssdm name="select_ln294_4"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.body41.split_ifconv:25 %line2_V = select i1 %or_ln294, i2 %select_ln294_4, i2 %select_ln304

]]></Node>
<StgValue><ssdm name="line2_V"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln294" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.body41.split_ifconv:26 %select_ln294_6 = select i1 %icmp_ln294_1, i2 0, i2 1

]]></Node>
<StgValue><ssdm name="select_ln294_6"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.body41.split_ifconv:27 %line3_V = select i1 %or_ln294, i2 %select_ln294_6, i2 %select_ln304_1

]]></Node>
<StgValue><ssdm name="line3_V"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.body41.split_ifconv:29 %imgblock_V_17_1_loc_load = load i10 %imgblock_V_17_1_loc

]]></Node>
<StgValue><ssdm name="imgblock_V_17_1_loc_load"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.body41.split_ifconv:30 %imgblock_V_12_1_loc_load = load i10 %imgblock_V_12_1_loc

]]></Node>
<StgValue><ssdm name="imgblock_V_12_1_loc_load"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.body41.split_ifconv:31 %imgblock_V_11_1_loc_load = load i10 %imgblock_V_11_1_loc

]]></Node>
<StgValue><ssdm name="imgblock_V_11_1_loc_load"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.body41.split_ifconv:32 %imgblock_V_7_1_loc_load = load i10 %imgblock_V_7_1_loc

]]></Node>
<StgValue><ssdm name="imgblock_V_7_1_loc_load"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="10" op_0_bw="10" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="10" op_5_bw="2">
<![CDATA[
for.body41.split_ifconv:37 %p_Val2_s = mux i10 @_ssdm_op_Mux.ap_auto.4i10.i2, i10 %linebuffer_V_load, i10 %linebuffer_V_1_load, i10 %linebuffer_V_2_load, i10 %linebuffer_V_3_load, i2 %line0_V_1

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="10" op_0_bw="10" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="10" op_5_bw="2">
<![CDATA[
for.body41.split_ifconv:38 %p_Val2_28 = mux i10 @_ssdm_op_Mux.ap_auto.4i10.i2, i10 %linebuffer_V_load, i10 %linebuffer_V_1_load, i10 %linebuffer_V_2_load, i10 %linebuffer_V_3_load, i2 %line1_V

]]></Node>
<StgValue><ssdm name="p_Val2_28"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="10" op_0_bw="10" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="10" op_5_bw="2">
<![CDATA[
for.body41.split_ifconv:39 %p_Val2_29 = mux i10 @_ssdm_op_Mux.ap_auto.4i10.i2, i10 %linebuffer_V_load, i10 %linebuffer_V_1_load, i10 %linebuffer_V_2_load, i10 %linebuffer_V_3_load, i2 %line2_V

]]></Node>
<StgValue><ssdm name="p_Val2_29"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="10" op_0_bw="10" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="10" op_5_bw="2">
<![CDATA[
for.body41.split_ifconv:40 %p_Val2_30 = mux i10 @_ssdm_op_Mux.ap_auto.4i10.i2, i10 %linebuffer_V_load, i10 %linebuffer_V_1_load, i10 %linebuffer_V_2_load, i10 %linebuffer_V_3_load, i2 %line3_V

]]></Node>
<StgValue><ssdm name="p_Val2_30"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="10" op_0_bw="10" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="10" op_5_bw="2">
<![CDATA[
for.body41.split_ifconv:45 %p_Val2_31 = mux i10 @_ssdm_op_Mux.ap_auto.4i10.i2, i10 %linebuffer_V_load_1, i10 %linebuffer_V_1_load_1, i10 %linebuffer_V_2_load_1, i10 %linebuffer_V_3_load_1, i2 %line0_V_1

]]></Node>
<StgValue><ssdm name="p_Val2_31"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="10" op_0_bw="10" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="10" op_5_bw="2">
<![CDATA[
for.body41.split_ifconv:46 %p_Val2_32 = mux i10 @_ssdm_op_Mux.ap_auto.4i10.i2, i10 %linebuffer_V_load_1, i10 %linebuffer_V_1_load_1, i10 %linebuffer_V_2_load_1, i10 %linebuffer_V_3_load_1, i2 %line1_V

]]></Node>
<StgValue><ssdm name="p_Val2_32"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="10" op_0_bw="10" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="10" op_5_bw="2">
<![CDATA[
for.body41.split_ifconv:47 %p_Val2_33 = mux i10 @_ssdm_op_Mux.ap_auto.4i10.i2, i10 %linebuffer_V_load_1, i10 %linebuffer_V_1_load_1, i10 %linebuffer_V_2_load_1, i10 %linebuffer_V_3_load_1, i2 %line2_V

]]></Node>
<StgValue><ssdm name="p_Val2_33"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="10" op_0_bw="10" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="10" op_5_bw="2">
<![CDATA[
for.body41.split_ifconv:48 %p_Val2_34 = mux i10 @_ssdm_op_Mux.ap_auto.4i10.i2, i10 %linebuffer_V_load_1, i10 %linebuffer_V_1_load_1, i10 %linebuffer_V_2_load_1, i10 %linebuffer_V_3_load_1, i2 %line3_V

]]></Node>
<StgValue><ssdm name="p_Val2_34"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body41.split_ifconv:50 %br_ln344 = br i1 %icmp_ln269, void %for.body159.lr.ph, void %for.inc431

]]></Node>
<StgValue><ssdm name="br_ln344"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="2" op_0_bw="32">
<![CDATA[
for.body159.lr.ph:0 %empty_107 = trunc i32 %lineStore_1

]]></Node>
<StgValue><ssdm name="empty_107"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body159.lr.ph:1 %empty_108 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_108"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="10" op_5_bw="10" op_6_bw="10" op_7_bw="10" op_8_bw="10" op_9_bw="10" op_10_bw="10" op_11_bw="10" op_12_bw="10" op_13_bw="11" op_14_bw="30" op_15_bw="1" op_16_bw="10" op_17_bw="10" op_18_bw="10" op_19_bw="10" op_20_bw="2" op_21_bw="2" op_22_bw="2" op_23_bw="2" op_24_bw="2" op_25_bw="12" op_26_bw="1" op_27_bw="10" op_28_bw="10" op_29_bw="10" op_30_bw="10" op_31_bw="10" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0">
<![CDATA[
for.body159.lr.ph:2 %call_ln674 = call void @demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Col_Loop, i10 %p_Val2_30, i10 %imgblock_V_17_1_loc_load, i10 %p_Val2_33, i10 %p_Val2_29, i10 %imgblock_V_12_1_loc_load, i10 %imgblock_V_11_1_loc_load, i10 %p_Val2_28, i10 %imgblock_V_7_1_loc_load, i10 %p_Val2_34, i10 %p_Val2_32, i10 %p_Val2_31, i10 %p_Val2_s, i11 %p_read_26, i30 %demosaic_out_data241, i1 %trunc_ln285, i10 %linebuffer_V, i10 %linebuffer_V_1, i10 %linebuffer_V_2, i10 %linebuffer_V_3, i2 %line0_V_1, i2 %line1_V, i2 %line2_V, i2 %line3_V, i2 %empty_107, i12 %sub219, i1 %cmp162, i10 %gain_out_data240, i10 %imgblock_V_12_loc, i10 %imgblock_V_9_loc, i10 %imgblock_V_8_loc, i10 %imgblock_V_5_loc

]]></Node>
<StgValue><ssdm name="call_ln674"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="129" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="10" op_5_bw="10" op_6_bw="10" op_7_bw="10" op_8_bw="10" op_9_bw="10" op_10_bw="10" op_11_bw="10" op_12_bw="10" op_13_bw="11" op_14_bw="30" op_15_bw="1" op_16_bw="10" op_17_bw="10" op_18_bw="10" op_19_bw="10" op_20_bw="2" op_21_bw="2" op_22_bw="2" op_23_bw="2" op_24_bw="2" op_25_bw="12" op_26_bw="1" op_27_bw="10" op_28_bw="10" op_29_bw="10" op_30_bw="10" op_31_bw="10" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0">
<![CDATA[
for.body159.lr.ph:2 %call_ln674 = call void @demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Col_Loop, i10 %p_Val2_30, i10 %imgblock_V_17_1_loc_load, i10 %p_Val2_33, i10 %p_Val2_29, i10 %imgblock_V_12_1_loc_load, i10 %imgblock_V_11_1_loc_load, i10 %p_Val2_28, i10 %imgblock_V_7_1_loc_load, i10 %p_Val2_34, i10 %p_Val2_32, i10 %p_Val2_31, i10 %p_Val2_s, i11 %p_read_26, i30 %demosaic_out_data241, i1 %trunc_ln285, i10 %linebuffer_V, i10 %linebuffer_V_1, i10 %linebuffer_V_2, i10 %linebuffer_V_3, i2 %line0_V_1, i2 %line1_V, i2 %line2_V, i2 %line3_V, i2 %empty_107, i12 %sub219, i1 %cmp162, i10 %gain_out_data240, i10 %imgblock_V_12_loc, i10 %imgblock_V_9_loc, i10 %imgblock_V_8_loc, i10 %imgblock_V_5_loc

]]></Node>
<StgValue><ssdm name="call_ln674"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="130" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.body159.lr.ph:3 %imgblock_V_12_loc_load = load i10 %imgblock_V_12_loc

]]></Node>
<StgValue><ssdm name="imgblock_V_12_loc_load"/></StgValue>
</operation>

<operation id="131" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.body159.lr.ph:4 %imgblock_V_9_loc_load = load i10 %imgblock_V_9_loc

]]></Node>
<StgValue><ssdm name="imgblock_V_9_loc_load"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.body159.lr.ph:5 %imgblock_V_8_loc_load = load i10 %imgblock_V_8_loc

]]></Node>
<StgValue><ssdm name="imgblock_V_8_loc_load"/></StgValue>
</operation>

<operation id="133" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.body159.lr.ph:6 %imgblock_V_5_loc_load = load i10 %imgblock_V_5_loc

]]></Node>
<StgValue><ssdm name="imgblock_V_5_loc_load"/></StgValue>
</operation>

<operation id="134" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
for.body159.lr.ph:7 %br_ln0 = br void %for.inc431

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc431:0 %imgblock_V_17_4 = phi i10 %imgblock_V_12_loc_load, void %for.body159.lr.ph, i10 %imgblock_V_17_1_loc_load, void %for.body41.split_ifconv

]]></Node>
<StgValue><ssdm name="imgblock_V_17_4"/></StgValue>
</operation>

<operation id="136" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc431:1 %imgblock_V_12_4 = phi i10 %imgblock_V_9_loc_load, void %for.body159.lr.ph, i10 %imgblock_V_12_1_loc_load, void %for.body41.split_ifconv

]]></Node>
<StgValue><ssdm name="imgblock_V_12_4"/></StgValue>
</operation>

<operation id="137" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc431:2 %imgblock_V_11_4 = phi i10 %imgblock_V_8_loc_load, void %for.body159.lr.ph, i10 %imgblock_V_11_1_loc_load, void %for.body41.split_ifconv

]]></Node>
<StgValue><ssdm name="imgblock_V_11_4"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc431:3 %imgblock_V_7_4 = phi i10 %imgblock_V_5_loc_load, void %for.body159.lr.ph, i10 %imgblock_V_7_1_loc_load, void %for.body41.split_ifconv

]]></Node>
<StgValue><ssdm name="imgblock_V_7_4"/></StgValue>
</operation>

<operation id="139" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc431:4 %add_ln285 = add i32 %lineStore_1, i32 1

]]></Node>
<StgValue><ssdm name="add_ln285"/></StgValue>
</operation>

<operation id="140" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0">
<![CDATA[
for.inc431:5 %store_ln285 = store i10 %imgblock_V_17_4, i10 %imgblock_V_17_0

]]></Node>
<StgValue><ssdm name="store_ln285"/></StgValue>
</operation>

<operation id="141" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0">
<![CDATA[
for.inc431:6 %store_ln285 = store i10 %imgblock_V_12_4, i10 %imgblock_V_12_0

]]></Node>
<StgValue><ssdm name="store_ln285"/></StgValue>
</operation>

<operation id="142" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0">
<![CDATA[
for.inc431:7 %store_ln285 = store i10 %imgblock_V_11_4, i10 %imgblock_V_11_0

]]></Node>
<StgValue><ssdm name="store_ln285"/></StgValue>
</operation>

<operation id="143" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0">
<![CDATA[
for.inc431:8 %store_ln285 = store i10 %imgblock_V_7_4, i10 %imgblock_V_7_0

]]></Node>
<StgValue><ssdm name="store_ln285"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc431:9 %store_ln285 = store i32 %add_ln285, i32 %lineStore

]]></Node>
<StgValue><ssdm name="store_ln285"/></StgValue>
</operation>

<operation id="145" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc431:10 %store_ln285 = store i11 %i_3, i11 %i

]]></Node>
<StgValue><ssdm name="store_ln285"/></StgValue>
</operation>

<operation id="146" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc431:11 %store_ln285 = store i2 %line0_V_1, i2 %line0_V

]]></Node>
<StgValue><ssdm name="store_ln285"/></StgValue>
</operation>

<operation id="147" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
for.inc431:12 %br_ln285 = br void %for.body41

]]></Node>
<StgValue><ssdm name="br_ln285"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
