
*** Running vivado
    with args -log COM_11408.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source COM_11408.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

CRITICAL WARNING: [Common 17-741] No write access right to the local Tcl store at '/home/udagawa/.Xilinx/Vivado/2018.1/XilinxTclStore'. XilinxTclStore is reverted to the installation area. If you want to use local Tcl Store, please change the access right and relaunch Vivado.
source COM_11408.tcl -notrace
Command: synth_design -top COM_11408 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21358 
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/udagawa/projects/FPGA/Vivado/4_7seg/4_7seg.v:9]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/udagawa/projects/FPGA/Vivado/4_7seg/4_7seg.v:31]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/udagawa/projects/FPGA/Vivado/4_7seg/4_7seg.v:41]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1275.801 ; gain = 91.254 ; free physical = 1333 ; free virtual = 11833
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'COM_11408' [/home/udagawa/projects/FPGA/Vivado/4_7seg/4_7seg.v:43]
INFO: [Synth 8-226] default block is never used [/home/udagawa/projects/FPGA/Vivado/4_7seg/4_7seg.v:2]
INFO: [Synth 8-226] default block is never used [/home/udagawa/projects/FPGA/Vivado/4_7seg/4_7seg.v:34]
INFO: [Synth 8-6155] done synthesizing module 'COM_11408' (1#1) [/home/udagawa/projects/FPGA/Vivado/4_7seg/4_7seg.v:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1303.926 ; gain = 119.379 ; free physical = 1353 ; free virtual = 11853
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1303.926 ; gain = 119.379 ; free physical = 1353 ; free virtual = 11853
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1303.926 ; gain = 119.379 ; free physical = 1353 ; free virtual = 11853
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/udagawa/projects/FPGA/Vivado/4_7seg/4_7seg.xdc]
WARNING: [Vivado 12-584] No ports matched 'RESET'. [/home/udagawa/projects/FPGA/Vivado/4_7seg/4_7seg.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/udagawa/projects/FPGA/Vivado/4_7seg/4_7seg.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DEC'. [/home/udagawa/projects/FPGA/Vivado/4_7seg/4_7seg.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/udagawa/projects/FPGA/Vivado/4_7seg/4_7seg.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/udagawa/projects/FPGA/Vivado/4_7seg/4_7seg.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/udagawa/projects/FPGA/Vivado/4_7seg/4_7seg.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/COM_11408_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/COM_11408_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1598.230 ; gain = 0.000 ; free physical = 1108 ; free virtual = 11608
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:43 ; elapsed = 00:01:16 . Memory (MB): peak = 1598.230 ; gain = 413.684 ; free physical = 1182 ; free virtual = 11682
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:43 ; elapsed = 00:01:16 . Memory (MB): peak = 1598.230 ; gain = 413.684 ; free physical = 1182 ; free virtual = 11682
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:01:16 . Memory (MB): peak = 1598.230 ; gain = 413.684 ; free physical = 1183 ; free virtual = 11684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:43 ; elapsed = 00:01:16 . Memory (MB): peak = 1598.230 ; gain = 413.684 ; free physical = 1174 ; free virtual = 11675
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module COM_11408 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\seg_output_reg[0] )
INFO: [Synth 8-3886] merging instance 'seg_output_reg[1]' (FD) to 'seg_output_reg[6]'
INFO: [Synth 8-3886] merging instance 'seg_output_reg[2]' (FD) to 'seg_output_reg[5]'
INFO: [Synth 8-3886] merging instance 'seg_output_reg[4]' (FD) to 'seg_output_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\seg_output_reg[6] )
WARNING: [Synth 8-3332] Sequential element (seg_output_reg[6]) is unused and will be removed from module COM_11408.
WARNING: [Synth 8-3332] Sequential element (seg_output_reg[0]) is unused and will be removed from module COM_11408.
INFO: [Synth 8-3886] merging instance 'seg_output_reg[8]' (FD) to 'seg_output_reg[5]'
INFO: [Synth 8-3886] merging instance 'seg_output_reg[10]' (FD) to 'seg_output_reg[7]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:01:16 . Memory (MB): peak = 1598.230 ; gain = 413.684 ; free physical = 1163 ; free virtual = 11665
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:56 ; elapsed = 00:01:36 . Memory (MB): peak = 1598.230 ; gain = 413.684 ; free physical = 1041 ; free virtual = 11543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:01:36 . Memory (MB): peak = 1598.230 ; gain = 413.684 ; free physical = 1041 ; free virtual = 11543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:56 ; elapsed = 00:01:36 . Memory (MB): peak = 1598.230 ; gain = 413.684 ; free physical = 1040 ; free virtual = 11542
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop seg_output_reg[3] is being inverted and renamed to seg_output_reg[3]_inv.
INFO: [Synth 8-5365] Flop seg_output_reg[5] is being inverted and renamed to seg_output_reg[5]_inv.
INFO: [Synth 8-5365] Flop seg_output_reg[7] is being inverted and renamed to seg_output_reg[7]_inv.
INFO: [Synth 8-5365] Flop seg_output_reg[9] is being inverted and renamed to seg_output_reg[9]_inv.
INFO: [Synth 8-5365] Flop seg_output_reg[11] is being inverted and renamed to seg_output_reg[11]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:57 ; elapsed = 00:01:37 . Memory (MB): peak = 1598.230 ; gain = 413.684 ; free physical = 1039 ; free virtual = 11542
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:57 ; elapsed = 00:01:37 . Memory (MB): peak = 1598.230 ; gain = 413.684 ; free physical = 1039 ; free virtual = 11542
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:57 ; elapsed = 00:01:37 . Memory (MB): peak = 1598.230 ; gain = 413.684 ; free physical = 1039 ; free virtual = 11542
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:57 ; elapsed = 00:01:37 . Memory (MB): peak = 1598.230 ; gain = 413.684 ; free physical = 1039 ; free virtual = 11542
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:57 ; elapsed = 00:01:37 . Memory (MB): peak = 1598.230 ; gain = 413.684 ; free physical = 1039 ; free virtual = 11542
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:57 ; elapsed = 00:01:37 . Memory (MB): peak = 1598.230 ; gain = 413.684 ; free physical = 1039 ; free virtual = 11542
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     2|
|3     |LUT2 |     7|
|4     |LUT3 |     1|
|5     |LUT4 |     1|
|6     |FDRE |    11|
|7     |IBUF |     1|
|8     |OBUF |    12|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    36|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:57 ; elapsed = 00:01:37 . Memory (MB): peak = 1598.230 ; gain = 413.684 ; free physical = 1039 ; free virtual = 11542
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:43 ; elapsed = 00:00:54 . Memory (MB): peak = 1598.230 ; gain = 119.379 ; free physical = 1094 ; free virtual = 11596
Synthesis Optimization Complete : Time (s): cpu = 00:00:57 ; elapsed = 00:01:37 . Memory (MB): peak = 1598.238 ; gain = 413.684 ; free physical = 1098 ; free virtual = 11600
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 7 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:01 ; elapsed = 00:01:40 . Memory (MB): peak = 1600.230 ; gain = 421.516 ; free physical = 1092 ; free virtual = 11594
INFO: [Common 17-1381] The checkpoint '/home/udagawa/projects/FPGA/Vivado/4_7seg/4_7seg.runs/synth_1/COM_11408.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file COM_11408_utilization_synth.rpt -pb COM_11408_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1624.242 ; gain = 0.000 ; free physical = 1091 ; free virtual = 11594
INFO: [Common 17-206] Exiting Vivado at Sat Jun  2 15:14:00 2018...
