[
  {
    "Unit": "ARB",
    "EventCode": "0x80",
    "UMask": "0x01",
    "EventName": "UNC_ARB_TRK_OCCUPANCY.ALL",
    "BriefDescription": "Each cycle count number of all outgoing valid entries in ReqTrk. Such entry is defined as valid from it's allocation in ReqTrk till deallocation. Accounts for Coherent and non-coherent traffic.",
    "PublicDescription": "tbd",
    "Counter": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "imc",
    "EventCode": "0x00",
    "UMask": "0x00",
    "EventName": "UNC_MC0_TOTAL_REQCOUNT_FREERUN",
    "BriefDescription": "Counts every 64B read and write request entering the Memory Controller to DRAM (sum of all channels). Each write request counts as a new request incrementing this counter. However, same cache line write requests (both full and partial) are combined to a single 64 byte data transfer to DRAM.",
    "PublicDescription": "tbd",
    "Counter": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "CounterType": "FREERUN"
  },
  {
    "Unit": "imc",
    "EventCode": "0x00",
    "UMask": "0x00",
    "EventName": "UNC_MC0_RDCAS_COUNT_FREERUN",
    "BriefDescription": "Counts every read (RdCAS) issued by the Memory Controller to DRAM (sum of all channels). All requests result in 64 byte data transfers from DRAM.",
    "PublicDescription": "tbd",
    "Counter": "1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "CounterType": "FREERUN"
  },
  {
    "Unit": "imc",
    "EventCode": "0x00",
    "UMask": "0x00",
    "EventName": "UNC_MC0_WRCAS_COUNT_FREERUN",
    "BriefDescription": "Counts every write (WrCAS) issued by the Memory Controller to DRAM (sum of all channels). All requests result in 64 byte data transfers from DRAM.",
    "PublicDescription": "tbd",
    "Counter": "2",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "CounterType": "FREERUN"
  },
  {
    "Unit": "imc",
    "EventCode": "0x00",
    "UMask": "0x00",
    "EventName": "UNC_MC1_TOTAL_REQCOUNT_FREERUN",
    "BriefDescription": "Counts every 64B read and write request entering the Memory Controller to DRAM (sum of all channels). Each write request counts as a new request incrementing this counter. However, same cache line write requests (both full and partial) are combined to a single 64 byte data transfer to DRAM.",
    "PublicDescription": "tbd",
    "Counter": "3",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "CounterType": "FREERUN"
  },
  {
    "Unit": "imc",
    "EventCode": "0x00",
    "UMask": "0x00",
    "EventName": "UNC_MC1_RDCAS_COUNT_FREERUN",
    "BriefDescription": "Counts every read (RdCAS) issued by the Memory Controller to DRAM (sum of all channels). All requests result in 64 byte data transfers from DRAM.",
    "PublicDescription": "tbd",
    "Counter": "4",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "CounterType": "FREERUN"
  },
  {
    "Unit": "imc",
    "EventCode": "0x00",
    "UMask": "0x00",
    "EventName": "UNC_MC1_WRCAS_COUNT_FREERUN",
    "BriefDescription": "Counts every write (WrCAS) issued by the Memory Controller to DRAM (sum of all channels). All requests result in 64 byte data transfers from DRAM.",
    "PublicDescription": "tbd",
    "Counter": "5",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "CounterType": "FREERUN"
  },
  {
    "Unit": "h_imc",
    "EventCode": "0x00",
    "UMask": "0x00",
    "EventName": "UNC_MC0_TOTAL_REQCOUNT_FREERUN",
    "BriefDescription": "Counts every 64B read and write request entering the Memory Controller to DRAM (sum of all channels). Each write request counts as a new request incrementing this counter. However, same cache line write requests (both full and partial) are combined to a single 64 byte data transfer to DRAM.",
    "PublicDescription": "tbd",
    "Counter": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "CounterType": "FREERUN"
  },
  {
    "Unit": "h_imc",
    "EventCode": "0x00",
    "UMask": "0x00",
    "EventName": "UNC_MC0_RDCAS_COUNT_FREERUN",
    "BriefDescription": "Counts every read (RdCAS) issued by the Memory Controller to DRAM (sum of all channels). All requests result in 64 byte data transfers from DRAM.",
    "PublicDescription": "tbd",
    "Counter": "1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "CounterType": "FREERUN"
  },
  {
    "Unit": "h_imc",
    "EventCode": "0x00",
    "UMask": "0x00",
    "EventName": "UNC_MC0_WRCAS_COUNT_FREERUN",
    "BriefDescription": "Counts every write (WrCAS) issued by the Memory Controller to DRAM (sum of all channels). All requests result in 64 byte data transfers from DRAM.",
    "PublicDescription": "tbd",
    "Counter": "2",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "CounterType": "FREERUN"
  },
  {
    "Unit": "h_imc",
    "EventCode": "0x00",
    "UMask": "0x00",
    "EventName": "UNC_MC1_TOTAL_REQCOUNT_FREERUN",
    "BriefDescription": "Counts every 64B read and write request entering the Memory Controller to DRAM (sum of all channels). Each write request counts as a new request incrementing this counter. However, same cache line write requests (both full and partial) are combined to a single 64 byte data transfer to DRAM.",
    "PublicDescription": "tbd",
    "Counter": "3",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "CounterType": "FREERUN"
  },
  {
    "Unit": "h_imc",
    "EventCode": "0x00",
    "UMask": "0x00",
    "EventName": "UNC_MC1_RDCAS_COUNT_FREERUN",
    "BriefDescription": "Counts every read (RdCAS) issued by the Memory Controller to DRAM (sum of all channels). All requests result in 64 byte data transfers from DRAM.",
    "PublicDescription": "tbd",
    "Counter": "4",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "CounterType": "FREERUN"
  },
  {
    "Unit": "h_imc",
    "EventCode": "0x00",
    "UMask": "0x00",
    "EventName": "UNC_MC1_WRCAS_COUNT_FREERUN",
    "BriefDescription": "Counts every write (WrCAS) issued by the Memory Controller to DRAM (sum of all channels). All requests result in 64 byte data transfers from DRAM.",
    "PublicDescription": "tbd",
    "Counter": "5",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "CounterType": "FREERUN"
  }
]