[*]
[*] GTKWave Analyzer v3.3.61 (w)1999-2014 BSI
[*] Wed Oct  4 12:09:34 2023
[*]
[dumpfile] "/home/caon/projects/heepatia/private/waves-postlayout/waves-0.fst"
[dumpfile_mtime] "Wed Oct  4 11:54:16 2023"
[dumpfile_size] 16727463
[savefile] "/home/caon/projects/heepatia/tb/misc/questasim-waves.gtkw"
[timestart] 5251082000
[size] 1920 971
[pos] 0 31
*-16.000000 5254221000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] tb_top.
[treeopen] tb_top.u_tb_system.
[treeopen] tb_top.u_tb_system.u_heepatia_top.
[treeopen] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.
[treeopen] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.
[treeopen] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.
[treeopen] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.
[treeopen] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.
[treeopen] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.
[treeopen] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.
[treeopen] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.
[sst_width] 339
[signals_width] 260
[sst_expanded] 1
[sst_vpaned_height] 338
@28
tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.clk_i
tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.rst_ni
tb_top.u_tb_system.u_heepatia_top.exit_valid_o
@22
#{exit_value_o[31:0]} tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.exit_value_o[31] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.exit_value_o[30] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.exit_value_o[29] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.exit_value_o[28] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.exit_value_o[27] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.exit_value_o[26] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.exit_value_o[25] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.exit_value_o[24] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.exit_value_o[23] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.exit_value_o[22] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.exit_value_o[21] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.exit_value_o[20] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.exit_value_o[19] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.exit_value_o[18] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.exit_value_o[17] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.exit_value_o[16] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.exit_value_o[15] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.exit_value_o[14] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.exit_value_o[13] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.exit_value_o[12] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.exit_value_o[11] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.exit_value_o[10] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.exit_value_o[9] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.exit_value_o[8] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.exit_value_o[7] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.exit_value_o[6] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.exit_value_o[5] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.exit_value_o[4] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.exit_value_o[3] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.exit_value_o[2] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.exit_value_o[1] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.exit_value_o[0]
@28
tb_top.u_tb_system.u_heepatia_top.gpio_0_io
@c00200
-FLL
@28
tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.u_fll_subsystem.ref_clk_i
tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.u_fll_subsystem.bypass_fll_i
tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.u_fll_subsystem.system_clk_o
@1401200
-FLL
@c00200
-CPU SUBSYSTEM
@28
tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.clk_i
@22
#{tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_req_o[69:0]} tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_req_o[69] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_req_o[68] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_req_o[67] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_req_o[66] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_req_o[65] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_req_o[64] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_req_o[63] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_req_o[62] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_req_o[61] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_req_o[60] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_req_o[59] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_req_o[58] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_req_o[57] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_req_o[56] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_req_o[55] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_req_o[54] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_req_o[53] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_req_o[52] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_req_o[51] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_req_o[50] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_req_o[49] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_req_o[48] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_req_o[47] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_req_o[46] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_req_o[45] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_req_o[44] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_req_o[43] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_req_o[42] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_req_o[41] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_req_o[40] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_req_o[39] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_req_o[38] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_req_o[37] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_req_o[36] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_req_o[35] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_req_o[34] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_req_o[33] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_req_o[32] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_req_o[31] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_req_o[30] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_req_o[29] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_req_o[28] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_req_o[27] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_req_o[26] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_req_o[25] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_req_o[24] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_req_o[23] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_req_o[22] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_req_o[21] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_req_o[20] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_req_o[19] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_req_o[18] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_req_o[17] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_req_o[16] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_req_o[15] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_req_o[14] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_req_o[13] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_req_o[12] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_req_o[11] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_req_o[10] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_req_o[9] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_req_o[8] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_req_o[7] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_req_o[6] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_req_o[5] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_req_o[4] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_req_o[3] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_req_o[2] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_req_o[1] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_req_o[0]
@800022
#{tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_resp_i[33:0]} tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_resp_i[33] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_resp_i[32] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_resp_i[31] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_resp_i[30] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_resp_i[29] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_resp_i[28] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_resp_i[27] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_resp_i[26] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_resp_i[25] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_resp_i[24] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_resp_i[23] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_resp_i[22] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_resp_i[21] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_resp_i[20] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_resp_i[19] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_resp_i[18] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_resp_i[17] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_resp_i[16] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_resp_i[15] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_resp_i[14] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_resp_i[13] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_resp_i[12] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_resp_i[11] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_resp_i[10] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_resp_i[9] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_resp_i[8] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_resp_i[7] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_resp_i[6] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_resp_i[5] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_resp_i[4] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_resp_i[3] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_resp_i[2] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_resp_i[1] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_instr_resp_i[0]
@1001200
-group_end
@22
#{tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_req_o[69:0]} tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_req_o[69] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_req_o[68] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_req_o[67] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_req_o[66] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_req_o[65] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_req_o[64] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_req_o[63] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_req_o[62] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_req_o[61] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_req_o[60] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_req_o[59] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_req_o[58] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_req_o[57] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_req_o[56] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_req_o[55] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_req_o[54] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_req_o[53] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_req_o[52] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_req_o[51] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_req_o[50] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_req_o[49] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_req_o[48] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_req_o[47] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_req_o[46] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_req_o[45] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_req_o[44] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_req_o[43] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_req_o[42] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_req_o[41] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_req_o[40] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_req_o[39] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_req_o[38] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_req_o[37] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_req_o[36] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_req_o[35] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_req_o[34] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_req_o[33] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_req_o[32] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_req_o[31] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_req_o[30] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_req_o[29] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_req_o[28] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_req_o[27] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_req_o[26] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_req_o[25] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_req_o[24] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_req_o[23] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_req_o[22] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_req_o[21] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_req_o[20] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_req_o[19] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_req_o[18] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_req_o[17] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_req_o[16] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_req_o[15] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_req_o[14] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_req_o[13] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_req_o[12] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_req_o[11] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_req_o[10] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_req_o[9] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_req_o[8] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_req_o[7] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_req_o[6] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_req_o[5] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_req_o[4] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_req_o[3] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_req_o[2] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_req_o[1] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_req_o[0]
#{tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_resp_i[33:0]} tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_resp_i[33] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_resp_i[32] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_resp_i[31] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_resp_i[30] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_resp_i[29] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_resp_i[28] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_resp_i[27] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_resp_i[26] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_resp_i[25] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_resp_i[24] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_resp_i[23] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_resp_i[22] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_resp_i[21] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_resp_i[20] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_resp_i[19] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_resp_i[18] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_resp_i[17] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_resp_i[16] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_resp_i[15] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_resp_i[14] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_resp_i[13] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_resp_i[12] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_resp_i[11] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_resp_i[10] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_resp_i[9] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_resp_i[8] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_resp_i[7] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_resp_i[6] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_resp_i[5] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_resp_i[4] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_resp_i[3] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_resp_i[2] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_resp_i[1] tb_top.u_tb_system.u_heepatia_top.u_core_v_mini_mcu.cpu_subsystem_i.core_data_resp_i[0]
@1401200
-CPU SUBSYSTEM
@800200
-Carus
@28
tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.clk_i
tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.rst_ni
tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.set_retentive_ni
tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.imc_i
tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.bus_req_i
tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.bus_we_i
@22
#{tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.bus_be_i[3:0]} tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.bus_be_i[3] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.bus_be_i[2] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.bus_be_i[1] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.bus_be_i[0]
#{tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.bus_addr_i[14:0]} tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.bus_addr_i[14] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.bus_addr_i[13] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.bus_addr_i[12] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.bus_addr_i[11] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.bus_addr_i[10] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.bus_addr_i[9] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.bus_addr_i[8] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.bus_addr_i[7] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.bus_addr_i[6] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.bus_addr_i[5] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.bus_addr_i[4] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.bus_addr_i[3] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.bus_addr_i[2] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.bus_addr_i[1] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.bus_addr_i[0]
#{tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.bus_wdata_i[31:0]} tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.bus_wdata_i[31] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.bus_wdata_i[30] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.bus_wdata_i[29] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.bus_wdata_i[28] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.bus_wdata_i[27] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.bus_wdata_i[26] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.bus_wdata_i[25] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.bus_wdata_i[24] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.bus_wdata_i[23] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.bus_wdata_i[22] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.bus_wdata_i[21] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.bus_wdata_i[20] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.bus_wdata_i[19] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.bus_wdata_i[18] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.bus_wdata_i[17] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.bus_wdata_i[16] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.bus_wdata_i[15] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.bus_wdata_i[14] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.bus_wdata_i[13] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.bus_wdata_i[12] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.bus_wdata_i[11] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.bus_wdata_i[10] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.bus_wdata_i[9] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.bus_wdata_i[8] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.bus_wdata_i[7] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.bus_wdata_i[6] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.bus_wdata_i[5] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.bus_wdata_i[4] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.bus_wdata_i[3] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.bus_wdata_i[2] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.bus_wdata_i[1] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.bus_wdata_i[0]
@28
tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.bus_gnt_o
@29
tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.bus_rvalid_o
@22
#{tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.bus_rdata_o[31:0]} tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.bus_rdata_o[31] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.bus_rdata_o[30] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.bus_rdata_o[29] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.bus_rdata_o[28] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.bus_rdata_o[27] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.bus_rdata_o[26] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.bus_rdata_o[25] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.bus_rdata_o[24] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.bus_rdata_o[23] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.bus_rdata_o[22] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.bus_rdata_o[21] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.bus_rdata_o[20] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.bus_rdata_o[19] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.bus_rdata_o[18] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.bus_rdata_o[17] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.bus_rdata_o[16] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.bus_rdata_o[15] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.bus_rdata_o[14] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.bus_rdata_o[13] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.bus_rdata_o[12] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.bus_rdata_o[11] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.bus_rdata_o[10] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.bus_rdata_o[9] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.bus_rdata_o[8] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.bus_rdata_o[7] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.bus_rdata_o[6] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.bus_rdata_o[5] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.bus_rdata_o[4] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.bus_rdata_o[3] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.bus_rdata_o[2] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.bus_rdata_o[1] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.bus_rdata_o[0]
@28
tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.done_o
@800200
-EXEC STAGE
@28
tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.decode_valid_i
tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.decode_ready_o
@22
#{tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[127:0]} tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[127] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[126] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[125] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[124] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[123] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[122] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[121] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[120] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[119] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[118] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[117] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[116] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[115] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[114] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[113] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[112] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[111] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[110] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[109] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[108] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[107] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[106] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[105] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[104] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[103] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[102] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[101] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[100] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[99] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[98] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[97] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[96] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[95] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[94] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[93] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[92] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[91] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[90] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[89] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[88] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[87] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[86] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[85] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[84] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[83] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[82] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[81] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[80] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[79] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[78] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[77] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[76] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[75] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[74] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[73] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[72] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[71] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[70] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[69] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[68] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[67] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[66] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[65] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[64] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[63] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[62] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[61] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[60] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[59] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[58] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[57] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[56] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[55] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[54] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[53] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[52] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[51] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[50] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[49] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[48] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[47] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[46] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[45] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[44] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[43] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[42] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[41] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[40] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[39] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[38] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[37] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[36] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[35] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[34] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[33] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[32] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[31] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[30] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[29] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[28] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[27] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[26] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[25] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[24] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[23] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[22] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[21] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[20] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[19] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[18] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[17] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[16] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[15] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[14] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[13] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[12] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[11] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[10] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[9] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[8] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[7] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[6] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[5] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[4] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[3] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[2] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[1] tb_top.u_tb_system.u_heepatia_top.u_heepatia_peripherals.gen_carus_0__u_nm_carus_wrapper.u_carus_top.u_vector_subsystem.u_vector_pipeline.u_carus_exec_stage.u_arith_unit.vrf_rsp_i[0]
@1000200
-EXEC STAGE
-Carus
@c00200
[pattern_trace] 1
[pattern_trace] 0
