{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 26 09:43:39 2010 " "Info: Processing started: Fri Nov 26 09:43:39 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off behavioural -c behavioural --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off behavioural -c behavioural --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Info: Only one processor detected - disabling parallel compilation" {  } {  } 0 0 "Only one processor detected - disabling parallel compilation" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "behavioural.bdf" "" { Schematic "C:/Users/noutram/Desktop/07 - Sequential Machines/tasks/Task 02-02 - Solution/behavioural.bdf" { { -568 24 192 -552 "CLK" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK register register uop_pattern_gen:inst\|state.p0b2 uop_pattern_gen:inst\|state.p0b3 380.08 MHz Internal " "Info: Clock \"CLK\" Internal fmax is restricted to 380.08 MHz between source register \"uop_pattern_gen:inst\|state.p0b2\" and destination register \"uop_pattern_gen:inst\|state.p0b3\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.631 ns " "Info: fmax restricted to clock pin edge rate 2.631 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.997 ns + Longest register register " "Info: + Longest register to register delay is 0.997 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns uop_pattern_gen:inst\|state.p0b2 1 REG LCFF_X1_Y12_N19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y12_N19; Fanout = 1; REG Node = 'uop_pattern_gen:inst\|state.p0b2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { uop_pattern_gen:inst|state.p0b2 } "NODE_NAME" } } { "uop_pattern_gen.vhd" "" { Text "C:/Users/noutram/Desktop/07 - Sequential Machines/tasks/Task 02-02 - Solution/uop_pattern_gen.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.584 ns) + CELL(0.413 ns) 0.997 ns uop_pattern_gen:inst\|state.p0b3 2 REG LCFF_X1_Y12_N3 2 " "Info: 2: + IC(0.584 ns) + CELL(0.413 ns) = 0.997 ns; Loc. = LCFF_X1_Y12_N3; Fanout = 2; REG Node = 'uop_pattern_gen:inst\|state.p0b3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { uop_pattern_gen:inst|state.p0b2 uop_pattern_gen:inst|state.p0b3 } "NODE_NAME" } } { "uop_pattern_gen.vhd" "" { Text "C:/Users/noutram/Desktop/07 - Sequential Machines/tasks/Task 02-02 - Solution/uop_pattern_gen.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.413 ns ( 41.42 % ) " "Info: Total cell delay = 0.413 ns ( 41.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.584 ns ( 58.58 % ) " "Info: Total interconnect delay = 0.584 ns ( 58.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { uop_pattern_gen:inst|state.p0b2 uop_pattern_gen:inst|state.p0b3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.997 ns" { uop_pattern_gen:inst|state.p0b2 {} uop_pattern_gen:inst|state.p0b3 {} } { 0.000ns 0.584ns } { 0.000ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.577 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.577 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.066 ns) 1.066 ns CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "behavioural.bdf" "" { Schematic "C:/Users/noutram/Desktop/07 - Sequential Machines/tasks/Task 02-02 - Solution/behavioural.bdf" { { -568 24 192 -552 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.132 ns) + CELL(0.000 ns) 1.198 ns CLK~clkctrl 2 COMB CLKCTRL_G2 9 " "Info: 2: + IC(0.132 ns) + CELL(0.000 ns) = 1.198 ns; Loc. = CLKCTRL_G2; Fanout = 9; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.132 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "behavioural.bdf" "" { Schematic "C:/Users/noutram/Desktop/07 - Sequential Machines/tasks/Task 02-02 - Solution/behavioural.bdf" { { -568 24 192 -552 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.777 ns) + CELL(0.602 ns) 2.577 ns uop_pattern_gen:inst\|state.p0b3 3 REG LCFF_X1_Y12_N3 2 " "Info: 3: + IC(0.777 ns) + CELL(0.602 ns) = 2.577 ns; Loc. = LCFF_X1_Y12_N3; Fanout = 2; REG Node = 'uop_pattern_gen:inst\|state.p0b3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.379 ns" { CLK~clkctrl uop_pattern_gen:inst|state.p0b3 } "NODE_NAME" } } { "uop_pattern_gen.vhd" "" { Text "C:/Users/noutram/Desktop/07 - Sequential Machines/tasks/Task 02-02 - Solution/uop_pattern_gen.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.668 ns ( 64.73 % ) " "Info: Total cell delay = 1.668 ns ( 64.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.909 ns ( 35.27 % ) " "Info: Total interconnect delay = 0.909 ns ( 35.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.577 ns" { CLK CLK~clkctrl uop_pattern_gen:inst|state.p0b3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.577 ns" { CLK {} CLK~combout {} CLK~clkctrl {} uop_pattern_gen:inst|state.p0b3 {} } { 0.000ns 0.000ns 0.132ns 0.777ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.577 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.577 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.066 ns) 1.066 ns CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "behavioural.bdf" "" { Schematic "C:/Users/noutram/Desktop/07 - Sequential Machines/tasks/Task 02-02 - Solution/behavioural.bdf" { { -568 24 192 -552 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.132 ns) + CELL(0.000 ns) 1.198 ns CLK~clkctrl 2 COMB CLKCTRL_G2 9 " "Info: 2: + IC(0.132 ns) + CELL(0.000 ns) = 1.198 ns; Loc. = CLKCTRL_G2; Fanout = 9; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.132 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "behavioural.bdf" "" { Schematic "C:/Users/noutram/Desktop/07 - Sequential Machines/tasks/Task 02-02 - Solution/behavioural.bdf" { { -568 24 192 -552 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.777 ns) + CELL(0.602 ns) 2.577 ns uop_pattern_gen:inst\|state.p0b2 3 REG LCFF_X1_Y12_N19 1 " "Info: 3: + IC(0.777 ns) + CELL(0.602 ns) = 2.577 ns; Loc. = LCFF_X1_Y12_N19; Fanout = 1; REG Node = 'uop_pattern_gen:inst\|state.p0b2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.379 ns" { CLK~clkctrl uop_pattern_gen:inst|state.p0b2 } "NODE_NAME" } } { "uop_pattern_gen.vhd" "" { Text "C:/Users/noutram/Desktop/07 - Sequential Machines/tasks/Task 02-02 - Solution/uop_pattern_gen.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.668 ns ( 64.73 % ) " "Info: Total cell delay = 1.668 ns ( 64.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.909 ns ( 35.27 % ) " "Info: Total interconnect delay = 0.909 ns ( 35.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.577 ns" { CLK CLK~clkctrl uop_pattern_gen:inst|state.p0b2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.577 ns" { CLK {} CLK~combout {} CLK~clkctrl {} uop_pattern_gen:inst|state.p0b2 {} } { 0.000ns 0.000ns 0.132ns 0.777ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.577 ns" { CLK CLK~clkctrl uop_pattern_gen:inst|state.p0b3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.577 ns" { CLK {} CLK~combout {} CLK~clkctrl {} uop_pattern_gen:inst|state.p0b3 {} } { 0.000ns 0.000ns 0.132ns 0.777ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.577 ns" { CLK CLK~clkctrl uop_pattern_gen:inst|state.p0b2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.577 ns" { CLK {} CLK~combout {} CLK~clkctrl {} uop_pattern_gen:inst|state.p0b2 {} } { 0.000ns 0.000ns 0.132ns 0.777ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "uop_pattern_gen.vhd" "" { Text "C:/Users/noutram/Desktop/07 - Sequential Machines/tasks/Task 02-02 - Solution/uop_pattern_gen.vhd" 28 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "uop_pattern_gen.vhd" "" { Text "C:/Users/noutram/Desktop/07 - Sequential Machines/tasks/Task 02-02 - Solution/uop_pattern_gen.vhd" 28 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { uop_pattern_gen:inst|state.p0b2 uop_pattern_gen:inst|state.p0b3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.997 ns" { uop_pattern_gen:inst|state.p0b2 {} uop_pattern_gen:inst|state.p0b3 {} } { 0.000ns 0.584ns } { 0.000ns 0.413ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.577 ns" { CLK CLK~clkctrl uop_pattern_gen:inst|state.p0b3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.577 ns" { CLK {} CLK~combout {} CLK~clkctrl {} uop_pattern_gen:inst|state.p0b3 {} } { 0.000ns 0.000ns 0.132ns 0.777ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.577 ns" { CLK CLK~clkctrl uop_pattern_gen:inst|state.p0b2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.577 ns" { CLK {} CLK~combout {} CLK~clkctrl {} uop_pattern_gen:inst|state.p0b2 {} } { 0.000ns 0.000ns 0.132ns 0.777ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { uop_pattern_gen:inst|state.p0b3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { uop_pattern_gen:inst|state.p0b3 {} } {  } {  } "" } } { "uop_pattern_gen.vhd" "" { Text "C:/Users/noutram/Desktop/07 - Sequential Machines/tasks/Task 02-02 - Solution/uop_pattern_gen.vhd" 28 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "uop_pattern_gen:inst\|state.p1b0 P CLK 4.150 ns register " "Info: tsu for register \"uop_pattern_gen:inst\|state.p1b0\" (data pin = \"P\", clock pin = \"CLK\") is 4.150 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.765 ns + Longest pin register " "Info: + Longest pin to register delay is 6.765 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns P 1 PIN PIN_4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_4; Fanout = 2; PIN Node = 'P'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { P } "NODE_NAME" } } { "behavioural.bdf" "" { Schematic "C:/Users/noutram/Desktop/07 - Sequential Machines/tasks/Task 02-02 - Solution/behavioural.bdf" { { -552 24 192 -536 "P" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.194 ns) + CELL(0.521 ns) 6.669 ns uop_pattern_gen:inst\|state~14 2 COMB LCCOMB_X1_Y12_N28 1 " "Info: 2: + IC(5.194 ns) + CELL(0.521 ns) = 6.669 ns; Loc. = LCCOMB_X1_Y12_N28; Fanout = 1; COMB Node = 'uop_pattern_gen:inst\|state~14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.715 ns" { P uop_pattern_gen:inst|state~14 } "NODE_NAME" } } { "uop_pattern_gen.vhd" "" { Text "C:/Users/noutram/Desktop/07 - Sequential Machines/tasks/Task 02-02 - Solution/uop_pattern_gen.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.765 ns uop_pattern_gen:inst\|state.p1b0 3 REG LCFF_X1_Y12_N29 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.765 ns; Loc. = LCFF_X1_Y12_N29; Fanout = 2; REG Node = 'uop_pattern_gen:inst\|state.p1b0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { uop_pattern_gen:inst|state~14 uop_pattern_gen:inst|state.p1b0 } "NODE_NAME" } } { "uop_pattern_gen.vhd" "" { Text "C:/Users/noutram/Desktop/07 - Sequential Machines/tasks/Task 02-02 - Solution/uop_pattern_gen.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.571 ns ( 23.22 % ) " "Info: Total cell delay = 1.571 ns ( 23.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.194 ns ( 76.78 % ) " "Info: Total interconnect delay = 5.194 ns ( 76.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.765 ns" { P uop_pattern_gen:inst|state~14 uop_pattern_gen:inst|state.p1b0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.765 ns" { P {} P~combout {} uop_pattern_gen:inst|state~14 {} uop_pattern_gen:inst|state.p1b0 {} } { 0.000ns 0.000ns 5.194ns 0.000ns } { 0.000ns 0.954ns 0.521ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "uop_pattern_gen.vhd" "" { Text "C:/Users/noutram/Desktop/07 - Sequential Machines/tasks/Task 02-02 - Solution/uop_pattern_gen.vhd" 28 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.577 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.577 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.066 ns) 1.066 ns CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "behavioural.bdf" "" { Schematic "C:/Users/noutram/Desktop/07 - Sequential Machines/tasks/Task 02-02 - Solution/behavioural.bdf" { { -568 24 192 -552 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.132 ns) + CELL(0.000 ns) 1.198 ns CLK~clkctrl 2 COMB CLKCTRL_G2 9 " "Info: 2: + IC(0.132 ns) + CELL(0.000 ns) = 1.198 ns; Loc. = CLKCTRL_G2; Fanout = 9; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.132 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "behavioural.bdf" "" { Schematic "C:/Users/noutram/Desktop/07 - Sequential Machines/tasks/Task 02-02 - Solution/behavioural.bdf" { { -568 24 192 -552 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.777 ns) + CELL(0.602 ns) 2.577 ns uop_pattern_gen:inst\|state.p1b0 3 REG LCFF_X1_Y12_N29 2 " "Info: 3: + IC(0.777 ns) + CELL(0.602 ns) = 2.577 ns; Loc. = LCFF_X1_Y12_N29; Fanout = 2; REG Node = 'uop_pattern_gen:inst\|state.p1b0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.379 ns" { CLK~clkctrl uop_pattern_gen:inst|state.p1b0 } "NODE_NAME" } } { "uop_pattern_gen.vhd" "" { Text "C:/Users/noutram/Desktop/07 - Sequential Machines/tasks/Task 02-02 - Solution/uop_pattern_gen.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.668 ns ( 64.73 % ) " "Info: Total cell delay = 1.668 ns ( 64.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.909 ns ( 35.27 % ) " "Info: Total interconnect delay = 0.909 ns ( 35.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.577 ns" { CLK CLK~clkctrl uop_pattern_gen:inst|state.p1b0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.577 ns" { CLK {} CLK~combout {} CLK~clkctrl {} uop_pattern_gen:inst|state.p1b0 {} } { 0.000ns 0.000ns 0.132ns 0.777ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.765 ns" { P uop_pattern_gen:inst|state~14 uop_pattern_gen:inst|state.p1b0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.765 ns" { P {} P~combout {} uop_pattern_gen:inst|state~14 {} uop_pattern_gen:inst|state.p1b0 {} } { 0.000ns 0.000ns 5.194ns 0.000ns } { 0.000ns 0.954ns 0.521ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.577 ns" { CLK CLK~clkctrl uop_pattern_gen:inst|state.p1b0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.577 ns" { CLK {} CLK~combout {} CLK~clkctrl {} uop_pattern_gen:inst|state.p1b0 {} } { 0.000ns 0.000ns 0.132ns 0.777ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK Y uop_pattern_gen:inst\|state.p0b0 7.516 ns register " "Info: tco from clock \"CLK\" to destination pin \"Y\" through register \"uop_pattern_gen:inst\|state.p0b0\" is 7.516 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.577 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.577 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.066 ns) 1.066 ns CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "behavioural.bdf" "" { Schematic "C:/Users/noutram/Desktop/07 - Sequential Machines/tasks/Task 02-02 - Solution/behavioural.bdf" { { -568 24 192 -552 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.132 ns) + CELL(0.000 ns) 1.198 ns CLK~clkctrl 2 COMB CLKCTRL_G2 9 " "Info: 2: + IC(0.132 ns) + CELL(0.000 ns) = 1.198 ns; Loc. = CLKCTRL_G2; Fanout = 9; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.132 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "behavioural.bdf" "" { Schematic "C:/Users/noutram/Desktop/07 - Sequential Machines/tasks/Task 02-02 - Solution/behavioural.bdf" { { -568 24 192 -552 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.777 ns) + CELL(0.602 ns) 2.577 ns uop_pattern_gen:inst\|state.p0b0 3 REG LCFF_X1_Y12_N25 2 " "Info: 3: + IC(0.777 ns) + CELL(0.602 ns) = 2.577 ns; Loc. = LCFF_X1_Y12_N25; Fanout = 2; REG Node = 'uop_pattern_gen:inst\|state.p0b0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.379 ns" { CLK~clkctrl uop_pattern_gen:inst|state.p0b0 } "NODE_NAME" } } { "uop_pattern_gen.vhd" "" { Text "C:/Users/noutram/Desktop/07 - Sequential Machines/tasks/Task 02-02 - Solution/uop_pattern_gen.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.668 ns ( 64.73 % ) " "Info: Total cell delay = 1.668 ns ( 64.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.909 ns ( 35.27 % ) " "Info: Total interconnect delay = 0.909 ns ( 35.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.577 ns" { CLK CLK~clkctrl uop_pattern_gen:inst|state.p0b0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.577 ns" { CLK {} CLK~combout {} CLK~clkctrl {} uop_pattern_gen:inst|state.p0b0 {} } { 0.000ns 0.000ns 0.132ns 0.777ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "uop_pattern_gen.vhd" "" { Text "C:/Users/noutram/Desktop/07 - Sequential Machines/tasks/Task 02-02 - Solution/uop_pattern_gen.vhd" 28 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.662 ns + Longest register pin " "Info: + Longest register to pin delay is 4.662 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns uop_pattern_gen:inst\|state.p0b0 1 REG LCFF_X1_Y12_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y12_N25; Fanout = 2; REG Node = 'uop_pattern_gen:inst\|state.p0b0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { uop_pattern_gen:inst|state.p0b0 } "NODE_NAME" } } { "uop_pattern_gen.vhd" "" { Text "C:/Users/noutram/Desktop/07 - Sequential Machines/tasks/Task 02-02 - Solution/uop_pattern_gen.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.545 ns) 0.926 ns uop_pattern_gen:inst\|WideOr1~0 2 COMB LCCOMB_X1_Y12_N2 1 " "Info: 2: + IC(0.381 ns) + CELL(0.545 ns) = 0.926 ns; Loc. = LCCOMB_X1_Y12_N2; Fanout = 1; COMB Node = 'uop_pattern_gen:inst\|WideOr1~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.926 ns" { uop_pattern_gen:inst|state.p0b0 uop_pattern_gen:inst|WideOr1~0 } "NODE_NAME" } } { "uop_pattern_gen.vhd" "" { Text "C:/Users/noutram/Desktop/07 - Sequential Machines/tasks/Task 02-02 - Solution/uop_pattern_gen.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.816 ns) + CELL(2.920 ns) 4.662 ns Y 3 PIN PIN_5 0 " "Info: 3: + IC(0.816 ns) + CELL(2.920 ns) = 4.662 ns; Loc. = PIN_5; Fanout = 0; PIN Node = 'Y'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.736 ns" { uop_pattern_gen:inst|WideOr1~0 Y } "NODE_NAME" } } { "behavioural.bdf" "" { Schematic "C:/Users/noutram/Desktop/07 - Sequential Machines/tasks/Task 02-02 - Solution/behavioural.bdf" { { -568 408 584 -552 "Y" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.465 ns ( 74.32 % ) " "Info: Total cell delay = 3.465 ns ( 74.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.197 ns ( 25.68 % ) " "Info: Total interconnect delay = 1.197 ns ( 25.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.662 ns" { uop_pattern_gen:inst|state.p0b0 uop_pattern_gen:inst|WideOr1~0 Y } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.662 ns" { uop_pattern_gen:inst|state.p0b0 {} uop_pattern_gen:inst|WideOr1~0 {} Y {} } { 0.000ns 0.381ns 0.816ns } { 0.000ns 0.545ns 2.920ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.577 ns" { CLK CLK~clkctrl uop_pattern_gen:inst|state.p0b0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.577 ns" { CLK {} CLK~combout {} CLK~clkctrl {} uop_pattern_gen:inst|state.p0b0 {} } { 0.000ns 0.000ns 0.132ns 0.777ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.662 ns" { uop_pattern_gen:inst|state.p0b0 uop_pattern_gen:inst|WideOr1~0 Y } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.662 ns" { uop_pattern_gen:inst|state.p0b0 {} uop_pattern_gen:inst|WideOr1~0 {} Y {} } { 0.000ns 0.381ns 0.816ns } { 0.000ns 0.545ns 2.920ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "uop_pattern_gen:inst\|state.p1b0 RESET CLK -3.516 ns register " "Info: th for register \"uop_pattern_gen:inst\|state.p1b0\" (data pin = \"RESET\", clock pin = \"CLK\") is -3.516 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.577 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.577 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.066 ns) 1.066 ns CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "behavioural.bdf" "" { Schematic "C:/Users/noutram/Desktop/07 - Sequential Machines/tasks/Task 02-02 - Solution/behavioural.bdf" { { -568 24 192 -552 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.132 ns) + CELL(0.000 ns) 1.198 ns CLK~clkctrl 2 COMB CLKCTRL_G2 9 " "Info: 2: + IC(0.132 ns) + CELL(0.000 ns) = 1.198 ns; Loc. = CLKCTRL_G2; Fanout = 9; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.132 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "behavioural.bdf" "" { Schematic "C:/Users/noutram/Desktop/07 - Sequential Machines/tasks/Task 02-02 - Solution/behavioural.bdf" { { -568 24 192 -552 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.777 ns) + CELL(0.602 ns) 2.577 ns uop_pattern_gen:inst\|state.p1b0 3 REG LCFF_X1_Y12_N29 2 " "Info: 3: + IC(0.777 ns) + CELL(0.602 ns) = 2.577 ns; Loc. = LCFF_X1_Y12_N29; Fanout = 2; REG Node = 'uop_pattern_gen:inst\|state.p1b0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.379 ns" { CLK~clkctrl uop_pattern_gen:inst|state.p1b0 } "NODE_NAME" } } { "uop_pattern_gen.vhd" "" { Text "C:/Users/noutram/Desktop/07 - Sequential Machines/tasks/Task 02-02 - Solution/uop_pattern_gen.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.668 ns ( 64.73 % ) " "Info: Total cell delay = 1.668 ns ( 64.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.909 ns ( 35.27 % ) " "Info: Total interconnect delay = 0.909 ns ( 35.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.577 ns" { CLK CLK~clkctrl uop_pattern_gen:inst|state.p1b0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.577 ns" { CLK {} CLK~combout {} CLK~clkctrl {} uop_pattern_gen:inst|state.p1b0 {} } { 0.000ns 0.000ns 0.132ns 0.777ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "uop_pattern_gen.vhd" "" { Text "C:/Users/noutram/Desktop/07 - Sequential Machines/tasks/Task 02-02 - Solution/uop_pattern_gen.vhd" 28 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.379 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.379 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.914 ns) 0.914 ns RESET 1 PIN PIN_8 3 " "Info: 1: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = PIN_8; Fanout = 3; PIN Node = 'RESET'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } } { "behavioural.bdf" "" { Schematic "C:/Users/noutram/Desktop/07 - Sequential Machines/tasks/Task 02-02 - Solution/behavioural.bdf" { { -536 24 192 -520 "RESET" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.825 ns) + CELL(0.544 ns) 6.283 ns uop_pattern_gen:inst\|state~14 2 COMB LCCOMB_X1_Y12_N28 1 " "Info: 2: + IC(4.825 ns) + CELL(0.544 ns) = 6.283 ns; Loc. = LCCOMB_X1_Y12_N28; Fanout = 1; COMB Node = 'uop_pattern_gen:inst\|state~14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.369 ns" { RESET uop_pattern_gen:inst|state~14 } "NODE_NAME" } } { "uop_pattern_gen.vhd" "" { Text "C:/Users/noutram/Desktop/07 - Sequential Machines/tasks/Task 02-02 - Solution/uop_pattern_gen.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.379 ns uop_pattern_gen:inst\|state.p1b0 3 REG LCFF_X1_Y12_N29 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.379 ns; Loc. = LCFF_X1_Y12_N29; Fanout = 2; REG Node = 'uop_pattern_gen:inst\|state.p1b0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { uop_pattern_gen:inst|state~14 uop_pattern_gen:inst|state.p1b0 } "NODE_NAME" } } { "uop_pattern_gen.vhd" "" { Text "C:/Users/noutram/Desktop/07 - Sequential Machines/tasks/Task 02-02 - Solution/uop_pattern_gen.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.554 ns ( 24.36 % ) " "Info: Total cell delay = 1.554 ns ( 24.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.825 ns ( 75.64 % ) " "Info: Total interconnect delay = 4.825 ns ( 75.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.379 ns" { RESET uop_pattern_gen:inst|state~14 uop_pattern_gen:inst|state.p1b0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.379 ns" { RESET {} RESET~combout {} uop_pattern_gen:inst|state~14 {} uop_pattern_gen:inst|state.p1b0 {} } { 0.000ns 0.000ns 4.825ns 0.000ns } { 0.000ns 0.914ns 0.544ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.577 ns" { CLK CLK~clkctrl uop_pattern_gen:inst|state.p1b0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.577 ns" { CLK {} CLK~combout {} CLK~clkctrl {} uop_pattern_gen:inst|state.p1b0 {} } { 0.000ns 0.000ns 0.132ns 0.777ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.379 ns" { RESET uop_pattern_gen:inst|state~14 uop_pattern_gen:inst|state.p1b0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.379 ns" { RESET {} RESET~combout {} uop_pattern_gen:inst|state~14 {} uop_pattern_gen:inst|state.p1b0 {} } { 0.000ns 0.000ns 4.825ns 0.000ns } { 0.000ns 0.914ns 0.544ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "179 " "Info: Peak virtual memory: 179 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 26 09:43:39 2010 " "Info: Processing ended: Fri Nov 26 09:43:39 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
