%-------------------------
% Resume in Latex
% Author
% License : MIT
%------------------------

%---- Required Packages and Functions ----

\documentclass[a4paper,11pt]{article}
\usepackage{latexsym}
\usepackage{xcolor}
\usepackage{float}
\usepackage{ragged2e}
\usepackage[empty]{fullpage}
\usepackage{wrapfig}
\usepackage{lipsum}
\usepackage{tabularx}
\usepackage{titlesec}
\usepackage{geometry}
\usepackage{marvosym}
\usepackage{verbatim}
\usepackage{enumitem}
\usepackage[hidelinks]{hyperref}
\usepackage{fancyhdr}
\usepackage{fontawesome5}
\usepackage{multicol}
\usepackage{graphicx}
\usepackage{cfr-lm}
\usepackage[T1]{fontenc}
\setlength{\multicolsep}{0pt} 
\pagestyle{fancy}
\fancyhf{} % clear all header and footer fields
\fancyfoot{}
\renewcommand{\headrulewidth}{0pt}
\renewcommand{\footrulewidth}{0pt}
\geometry{left=1.4cm, top=0.8cm, right=1.2cm, bottom=1cm}
\usepackage[most]{tcolorbox}
\tcbset{
	frame code={}
	center title,
	left=0pt,
	right=0pt,
	top=0pt,
	bottom=0pt,
	colback=gray!20,
	colframe=white,
	width=\dimexpr\textwidth\relax,
	enlarge left by=-2mm,
	boxsep=4pt,
	arc=0pt,outer arc=0pt,
}

\urlstyle{same}

\raggedright
\setlength{\tabcolsep}{0in}

% Sections formatting
\titleformat{\section}{
  \vspace{-4pt}\scshape\raggedright\large
}{}{0em}{}[\color{black}\titlerule \vspace{-7pt}]

%-------------------------
% Custom commands
\newcommand{\resumeItem}[2]{
  \item{
    \textbf{#1}{\hspace{0.5mm}#2 \vspace{-0.5mm}}
  }
}

\newcommand{\resumePOR}[3]{
\vspace{0.5mm}\item
    \begin{tabular*}{0.97\textwidth}[t]{l@{\extracolsep{\fill}}r}
        \textbf{#1}\hspace{0.3mm}#2 & \textit{\small{#3}} 
    \end{tabular*}
    \vspace{-2mm}
}

\newcommand{\resumeSubheading}[4]{
\vspace{0.5mm}\item
    \begin{tabular*}{0.98\textwidth}[t]{l@{\extracolsep{\fill}}r}
        \textbf{#1} & \textit{\footnotesize{#4}} \\
        \textit{\footnotesize{#3}} &  \footnotesize{#2}\\
    \end{tabular*}
    \vspace{-2.4mm}
}

\newcommand{\resumeProject}[4]{
\vspace{0.5mm}\item
    \begin{tabular*}{0.98\textwidth}[t]{l@{\extracolsep{\fill}}r}
        \textbf{#1} & \textit{\footnotesize{#3}} \\
        \footnotesize{\textit{#2}} & \footnotesize{#4}
    \end{tabular*}
    \vspace{-2.4mm}
}

\newcommand{\resumeSubItem}[2]{\resumeItem{#1}{#2}\vspace{-4pt}}

% \renewcommand{\labelitemii}{$\circ$}
\renewcommand{\labelitemi}{$\vcenter{\hbox{\tiny$\bullet$}}$}

\newcommand{\resumeSubHeadingListStart}{\begin{itemize}[leftmargin=*,labelsep=0mm]}
\newcommand{\resumeHeadingSkillStart}{\begin{itemize}[leftmargin=*,itemsep=1.7mm, rightmargin=2ex]}
\newcommand{\resumeItemListStart}{\begin{justify}\begin{itemize}[leftmargin=3ex, rightmargin=2ex, noitemsep,labelsep=1.2mm,itemsep=0mm]\small}

\newcommand{\resumeSubHeadingListEnd}{\end{itemize}\vspace{2mm}}
\newcommand{\resumeHeadingSkillEnd}{\end{itemize}\vspace{-2mm}}
\newcommand{\resumeItemListEnd}{\end{itemize}\end{justify}\vspace{-2mm}}
\newcommand{\cvsection}[1]{%
\vspace{2mm}
\begin{tcolorbox}
    \textbf{\large #1}
\end{tcolorbox}
    \vspace{-4mm}
}

\newcolumntype{L}{>{\raggedright\arraybackslash}X}%
\newcolumntype{R}{>{\raggedleft\arraybackslash}X}%
\newcolumntype{C}{>{\centering\arraybackslash}X}%
%---- End of Packages and Functions ------

%-------------------------------------------
%%%%%%  CV STARTS HERE  %%%%%%%%%%%
%%%%%% DEFINE ELEMENTS HERE %%%%%%%
\newcommand{\name}{Prabath Wijethilaka} % Your Name
\newcommand{\course}{Undergraduate} % Your Program
\newcommand{\phone}{714745349} % Your Phone Number
\newcommand{\emaila}{prabathwijethilaka50@gmail.com} %Email 1
\newcommand{\emailb}{https://prabathbk.github.io} %Email 2

\begin{document}
\fontfamily{cmr}\selectfont
%----------HEADING-----------------

\parbox{2.35cm}{%
\includegraphics[width=2.4cm ,clip]{Photo.jpg}
}
\hspace{5pt}
\parbox{\dimexpr\linewidth-2.8cm\relax}{
\begin{tabularx}{\linewidth}{L r} \\
  \textbf{\Large \name} & {\raisebox{0.0\height}{\footnotesize \faPhone}\ +94(0)\phone}\\
  {Electronic and Telecommunication Engineering} & \href{mailto:\emaila}{\raisebox{0.0\height}{\footnotesize \faEnvelope}\ {\emaila}} \\
  \course &  \href{https://prabathbk.github.io}{\raisebox{0.0\height}{\footnotesize \faGlobe}\ {Portfolio - prabathbk.github.io}}\\

  {University of Moratuwa} &  \href{https://github.com/PrabathBK/}{\raisebox{0.0\height}{\footnotesize \faGithub}\ {Github - github.com/PrabathBK}} \\
  {Sri Lanka} & \href{https://www.linkedin.com/in/prabath-wijethilaka-4950b220b/}{\raisebox{0.0\height}{\footnotesize \faLinkedin}\ {LinkedIn - Prabath Wijethilaka}}
\end{tabularx}
}

%-----------SUMMARY-----------
\section{\textbf{summary}}
\small{I am Prabath Wijethilaka, a Final Year undergraduate student in Electronic and Telecommunication Engineering at the University of Moratuwa, skilled in digital electronics and communications.}

\vspace{1mm}

\large{\textbf{Interest Areas}}

\vspace{1mm}

\small{I have a strong interest in FPGA Hardware Accelerated Systems, Computer Architecture, Embedded Systems, AI \& ML, Full Stack Developing, Entrepreneurship, Sports and Outdoor Activities.}


%-----------EDUCATION-----------
\section{\textbf{education}}
\resumeSubHeadingListStart
  \resumeSubheading
    { BSc (Hons) Electronic and Telecommunication Engineering}
    {CGPA/Percentage: 3.69/4.0}
    {University of Moratuwa}{2022 - Present}
    % \resumeItemListStart
    %   \item {Semester 1 - SGPA: 3.75}
    %   \item {Semester 2 - SGPA: 3.89}
    %   \item {Semester 3 - SGPA: 3.33}
    %   % \item {Semester 4 - SGPA: 0.00}
    % \resumeItemListEnd
  \resumeSubheading
    { GCE Advanced Level Examinations}{Physical Science Stream}
    {Dharmaraja College - Kandy}{2012-2020}
    \resumeItemListStart
      \item {Z score - 2.5258}
      \item {District Rank - 13, Island Rank - 134}
    \resumeItemListEnd
\resumeSubHeadingListEnd
\vspace{-6.5mm}

%
%-----------EXPERIENCE-----------
\section{\textbf{experience}}
\resumeSubHeadingListStart

% ----------- Hardware Accelerated Systems Engineer -----------
\resumeSubheading
  {Hardware Accelerated Systems Engineer - Internship}{Dec 2024 -- June 2025}
  {London Stock Exchange Group}{On-site}

\begin{justify}
\small{
I contributed to the verification of high-performance FPGA-based networking systems. I developed a UVM-driven Ethernet packet capture and replay tool capable of injecting .pcap files to reliably reproduce real production failures. I also migrated the full testbench architecture from nanosecond to femtosecond precision, resolving critical timing alignment issues in the TCP Offload Engine pipeline. Additionally, I explored Linux kernel driver operation for configuring the Xilinx Alveo U50 data-center FPGA and integrated Model Checking principles into the verification methodology to strengthen functional correctness and coverage.}
\end{justify}

% % ----------- Hydrolink -----------
% \resumeSubheading
%   {Hydrolink — Team Leader}{2023 -- 2024}
%   {Champions — SLIoT Challenge 2023}{}
%   \vspace{0.5mm}
%   \begin{justify}
%   \small{
%   Hydrolink is an innovative IoT solution designed to transform water-tank management. Our team developed the product from concept to deployment, earning a grant from the World Bank to manufacture a pilot batch and create a market-ready device. This journey strengthened my experience in leadership, project management, business planning, and product marketing. The project secured first place at the SLIoT Challenge 2023, and we launched the official website: \href{http://www.hydrolink.lk}{\textit{www.hydrolink.lk}}.  
%   \href{https://www.linkedin.com/in/prabath-wijethilaka-4950b220b/details/experience/}{\textit{More details}}.
%   }
%   \end{justify}

% \resumeSubHeadingListEnd
\vspace{-6.5mm}

%-----------RECOMMENDATIONS-----------
\section{\textbf{recommendations}}

\begin{justify}
\small{
\textit{
“Prabath demonstrated outstanding self-learning skills, quickly adapting to our existing codebase with minimal intervention and significantly improved the test bench's running time. I highly recommend Prabath to any organization. He would be an invaluable asset to any forward-thinking organization”
}\\[-1mm]

\hfill --- \textbf{Nuwantha Silva, Assoc. Tech Lead (FPGA), London Stock Exchange Group} \\
\hfill \textit{(LinkedIn Recommendation)}  
\hfill \href{https://www.linkedin.com/posts/prabath-wijethilaka-4950b220b_im-truly-grateful-to-have-received-this-activity-7353341714419363841-uBZN}{\textit{View full recommendation on LinkedIn}}
}
\end{justify}
\vspace{-6.5mm}


%-----------CONFERENCES & WORKSHOPS-----------
\section{\textbf{conferences \& workshops}}
\resumeSubHeadingListStart

\resumeSubheading
  {\href{https://dvcon-india.org/}{ DVCon India 2025 – Design and Verification Conference}}{September 10--11, 2025}
  {Runners-up – Design Contest }{Radisson Blu, Marathahalli, Bangalore}
  \resumeItemListStart
    \item Awarded \textbf{1st Runners-up} at the DVCon India 2025 Design Contest organized by CDAC Trivandrum - \href{https://www.linkedin.com/posts/dvcon-india_dvconindia2025-activity-7371561431197986816-c_HJ}{Link}.
    \item Designed a custom accelerator for the \textbf{VEGA AT1051 SoC} and built a framework capable of running the \textbf{full Qwen3 inference pipeline on bare metal}, demonstrating strong hardware–software co-design skills while competing against top university and industry teams in a rigorous verification challenge.
  \resumeItemListEnd

\resumeSubheading
  { LEAD CS 8.0 – Leadership Development Program}{March 2022}
  {AIESEC Society – University of Moratuwa }{Hotel Ramrich, Ja-Ela}

\resumeSubHeadingListEnd
\vspace{-6.5mm}

%-----------PROJECTS-----------
\section{\textbf{projects}}
\resumeSubHeadingListStart
\resumeSubheading
    { SLMs on Edge - 1st Runners-Up | DVCon India 2025 – Design and Verification Conference}{Jan 2025 -- Sep 2025}
    {FPGA Accelerator for Qwen3 SLM Inference}{\href{https://github.com/PrabathBK/SLMs-on-Edge-Gemma_Accelerator_IP}{Repository}}
    \resumeItemListStart
      \item {Designed a complete hardware software co-design framework enabling \textbf{Qwen3 SLM/LLM inference on the VEGA AT1051 RISC-V SoC}, reducing latency from minutes to seconds through FPGA-accelerated GEMM offloading.}
      \item {Built a full bare-metal runtime capable of executing the entire Qwen3 pipeline, including custom memory allocation, tiling schedule generation, AXI-based data movement, and CPU–FPGA synchronization for deterministic sequential inference.}

      \item {Developed a lightweight systolic array accelerator featuring \textbf{INT8 GEMM}, 16×16 tiled architecture, double buffering, AXI4/AXI-Lite integration, and optimized DMA dataflow - delivering high-throughput GEMM execution on edge hardware.}
    \resumeItemListEnd
    \vspace{2mm}

  \resumeSubheading
    { Hardware accelerator for a Vision Transformer-based malware detection
system}{Jan 2024}{Accelerating ViT-based malware detection on edge devices with VEGA AS1061 Processor, based on RISC-V ISA.}{\href{https://www.linkedin.com/in/prabath-wijethilaka-4950b220b/details/projects/1753175943112/single-media-viewer/?type=DOCUMENT&profileId=ACoAADU6uzEBGaVNSXTigejpCkMPeJ86LV2iFNA}{Report}}
    \resumeItemListStart

      \item {This project aims to deploy a ViT-based malware detection system on an edge device equipped with the VEGA AS1061 Processor}
      \item {Stage 1 focuses on proposing a novel acceleration IP to enhance the ViT model's inference performance on the VEGA Processor, ensuring effective malware detection in real-world scenarios.}
    \resumeItemListEnd
        \vspace{2mm}
        
\resumeSubheading
    { CNN Accelerator RTL Implementation }{Aug 2025 -- Present}
    {High-Performance INT8 CNN Accelerator for Zynq-7020 FPGA}{Ongoing}
    \resumeItemListStart
      \item {Designed and implemented a high-performance CNN accelerator IP core for the Xilinx \textbf{Zynq-7020 }, featuring a \textbf{14×14 INT8 processing-element array} delivering \textbf{31.36 GOP/s at 80 MHz}.}
      \item {Developed a custom \textbf{32-bit ISA}, hierarchical memory system (PE register files + global buffers), and \textbf{AXI4 DMA} integration for seamless ARM–FPGA communication.}
      
    \resumeItemListEnd
    \vspace{2mm}



        
\resumeSubheading
    {RV32I Processor Design and Implementation on FPGA}{Jul 2024 -- Jan 2025}
    {RV32I Single Cycle and Pipeline Core}{}
    \resumeItemListStart
      \item {\textbf{Single-Cycle Core:} Developed a fully verified 32-bit RV32I single-cycle CPU in SystemVerilog with full instruction support and FPGA-ready architecture. - \href{https://github.com/PrabathBK/SIngle-Cylce-RV32Core}{Check Repository}}
      \item {\textbf{Pipelined Core:} Implemented a 5-stage pipelined RV32I CPU with hazard detection, forwarding, stall control, and branch prediction, achieving full RV32I functional verification. - \href{https://github.com/PrabathBK/Pipeline-RV32Core}{Check Repository}}
      \item {SystemVerilog, Vivado design flow, RISC-V architecture, pipeline control logic, and hardware verification.}
    \resumeItemListEnd
    \vspace{2mm}
 % \resumeSubheading
 %    { Design and Implementation of the NIOS II Soft Processor on an Altera Max 10 FPGA. }{}
 %    {Designing a NIOS II processor system on an Altera Max 10 FPGA and developing a demo application.}{July 2024 - Present}
\resumeSubheading
    { EcoWatt – Smart Inverter Monitoring \& Control System }{Aug 2025 -- Present}
    {ESP32-Based IoT Platform for Solar Inverter Telemetry}{\href{https://github.com/RPX2001/EcoWatt_TeamPowerPort}{Ongoing}}
    \resumeItemListStart
      \item {Developed an ESP32-powered IoT system for real-time solar inverter monitoring using \textbf{Modbus RTU polling} and an adaptive compression pipeline achieving \textbf{~96\% data size reduction}.}
      \item {Implemented encrypted telemetry uploads to a Flask backend with reliable remote command execution and a \textbf{secure FOTA pipeline} using \textbf{RSA-2048 signature verification} and \textbf{AES-encrypted firmware delivery}.}
    \resumeItemListEnd
    \vspace{2mm}

\resumeSubheading
    { TransX – Transformer Maintenance Full-Stack Web Platform }{Jul 2025 -- Present}
    {AI-Powered Thermal Inspection \& Maintenance System}{\href{https://github.com/PrabathBK/TransX-Transformer-Maintenance-Platform}{Ongoing}}
    \resumeItemListStart
      \item {Developed a full-stack transformer maintenance platform integrating \textbf{YOLOv8 thermal anomaly detection}, canvas-based annotation tools, and a complete inspection workflow for end-to-end transformer health assessment.}
      \item {Built using a microservice architecture with \textbf{React, Spring Boot, Flask, and MySQL}, enabling automated reporting, real-time collaboration, and scalable transformer data management.}
    \resumeItemListEnd
    \vspace{2mm}

    \resumeSubheading
    { Serial Bus Design }{Aug 2025 -- Present}
    {Custom RTL Bus Interconnect with Arbitration \& Split Transactions}{Ongoing}
    \resumeItemListStart
      \item {Developing a custom RTL serial bus featuring a \textbf{fixed-priority arbiter} (Master0 > Master1), \textbf{range-based address decoder}, and parameterized master/slave interface modules.}
      \item {Implemented \textbf{split-transaction handling} with full verification using module-level and top-level testbenches (\textbf{Verilator + Vivado}), and FPGA-ready synthesis flows for both \textbf{Vivado and Quartus}.}
    \resumeItemListEnd
    \vspace{2mm}

        \vspace{2mm}
  \resumeSubheading
    { Full-Stack Solution Development with Modular OOP Design }{\href{https://github.com/PrabathBK/CompanyB}{Repository}}
    {Developed a web application as a submodule within a main project. }{Jan 2024 - May 2024}
    \resumeItemListStart
      \item {Integrating backend functionalities with frontend components to assembly line operations.}
      \item {Spring boot, Java, MongoDB, React, Postman, Rest API}
    \resumeItemListEnd
    \vspace{2mm}
      \resumeSubheading
    { Project Hydrolink - Champions | SLIoT Challenge 2023}
    {\href{www.hydrolink.lk}{www.hydrolink.lk}}
    {A Complete IoT Device Revolutionizing Water Tank Management}{2023 - Present}
    \resumeItemListStart
            \item {A complete IoT device revolutionizing water tank management.}
      \item {Arduino IDE, ESP Microcontroller, Google Firebase, Flutter, SolidWorks, Altium}
    \resumeItemListEnd
        \vspace{2mm}
\resumeSubheading
    { High-Performance Trading System in C++}{Aug 2024 -- Nov 2024}
    {Flower Exchange Order Matching Engine}{\href{https://github.com/PrabathBK/Flower_exchanger.git}{Repository}}
    \resumeItemListStart
      \item {Developed a high-performance \textbf{C++ order matching engine} implementing price–time priority, in-memory order books, and full order validation across multiple instruments.}
      \item {Designed the C++ backend architecture including matching logic, execution state handling, and CSV-based batch processing with test coverage.}
    \resumeItemListEnd
    \vspace{2mm}
\resumeSubheading
    { Steer-Safe - Championship | IEEE Circuit Challenge 2024 and 1st Runners-Up | Brainstorm 2024}{Jun 2024 -- Oct 2024}
    {Drowsiness Detection system}{\href{https://github.com/orgs/PulseX-Solutions/repositories}{Repository}}
    \resumeItemListStart
      \item {Developed a lightweight, eyewear-integrated driver safety device using \textbf{embedded systems, Communication Protocols}, and low-power firmware for real-time drowsiness and attention monitoring.}
    \resumeItemListEnd
        \vspace{2mm}
    \resumeSubheading
    { Gazebo Robot Simulation}{\href{https://github.com/PrabathBK/Ros2-Simulation-with-Gazebo}{Repository}}
    { Robot Simulation Project using ROS2 Humble and Gazebo }{May 2024}
    \resumeItemListStart
      \item {Map a room and navigate the robot from one location to another, avoiding obstacles along the way. Additionally, perform object tracking.}
      \item {Gazebo, Ros2, Ubuntu, OpenCV }
    \resumeItemListEnd


      \resumeSubheading
    { Point-to-Point Communication Design project}{\href{https://github.com/PrabathBK/Communication-Design-Project}{Repository}}
    {We implemented a secure and reliable point-to-point digital wireless communication system using SDR. }{Aug 2023 - Dec 2023}
    \resumeItemListStart
      \item {Our achievements include the successful transmission and reception of diverse data types, such as images, text, and real-time audio.}
      \item {Python, GNU radio, MATLAB }
    \resumeItemListEnd

          \resumeSubheading
    { Industrial Portable Water Quality Measurement Device}{\href{https://github.com/PrabathBK/Water-Quality-Measure-Device}{Repository}}
    {Developed an industrial portable water quality measuring device using sensor technologies and a Mobile app. }{Jan 2024 - May 2024}
    \resumeItemListStart
      \item {Capable of accurately measuring four key parameters: pH, Turbidity, Conductivity, and Temperature.}
      \item {Arduino-IDE, ESP-Microcontroller, Google Firebase, Flutter, SolidWorks, Altium }
    \resumeItemListEnd

              \resumeSubheading
    { UART Communication System Implementation on FPGA using Verilog}{\href{https://github.com/PrabathBK/FPGA_UART}{Repository}}
    {Implemented and tested a UART communication system on an FPGA using Verilog. }{May 2024}
    \resumeItemListStart
      \item {Utilized Quartus Lite for FPGA development and integrated Raspberry Pi for data input.}
      \item {Verilog-HDL, Quartus Lite, FPGA, Raspberry-pi, Python }
    \resumeItemListEnd


                  \resumeSubheading
    { Analog Portable Audio Amplifier}{\href{https://github.com/PrabathBK/Analog-Portable-Audio-Amplifier}{Repository}}
    { We have designed a Portable Audio Amplifier using only analog components. }{Aug 2023 - Dec 2023}
    \resumeItemListStart
      \item {Our device is capable of amplifying audio input from any audio-generating device through three main sub-circuits: preamplifier, tone controller, and power amplifier. We've implemented the Baxandall passive tone controller.}
      \item {Simulink, Proteus, LT-Spice, Altium, Solidworks }
    \resumeItemListEnd

                    \resumeSubheading
    { Machine Learning Projects}{}
    {  \href{https://github.com/PrabathBK/}{Repository}}{}
    \resumeItemListStart
      \item {\href{https://github.com/PrabathBK/DiabetesAI-Webproject}{DiabetesAI-Webproject}}
      \item {\href{https://github.com/PrabathBK/SMS-spam-detector}{SMS spam detector}}
       \item {\href{https://github.com/PrabathBK/Stock-prediction}{Stock prediction}}
        \item {\href{https://github.com/PrabathBK/Breast-Cancer-Wisconsin-Diagnostic-predictor}{Breast Cancer Wisconsin Diagnostic Predictor}}
         \item {\href{https://github.com/PrabathBK/Cardiovascular-Disease-Predictor}{Cardiovascular Disease Predictor}}
 
    \resumeItemListEnd
    
\resumeSubHeadingListEnd
\vspace{-6.5mm}




%------ Awards

\section{\textbf{awards}}
\resumeSubHeadingListStart

\resumeSubheading
    { 1st Runners-Up | DVCon India 2025 – International Design Contest}
    {\vspace{-8mm}}
    {\vspace{-8mm}}{2025}
    \resumeItemListStart
       \item {SLMs on Edge – A lightweight FPGA-based systolic array accelerator and bare-metal inference engine designed to run the full Qwen3 pipeline on the VEGA AT1051 RISC-V SoC.}
    \resumeItemListEnd
    
      \resumeSubheading
    { Championship | SLIoT Challenge 2023 - All island IoT competition}
    {\vspace{-8mm}}
    {\vspace{-8mm}}{2023}
    \resumeItemListStart
      \item {Hydrolink - A Complete IoT Device Revolutionizing Water Tank Management}
    \resumeItemListEnd
    
  \resumeSubheading
    { Championship | IEEE Sri Lanka Circuit Challenge 2024}
    {\vspace{-8mm}}
    {\vspace{-8mm}}{2024}
    \resumeItemListStart
       \item {Steer Safe by PulseX - A wearable device that utilizes machine learning and Electrooculography (EOG) signals to track a driver's state of awareness in real-time.}
    \resumeItemListEnd
    
  \resumeSubheading
    { 1st Runners-Up | Brainstorm 2024 -  Healthcare innovation competition}
    {\vspace{-8mm}}
    {\vspace{-8mm}}{2024}
    \resumeItemListStart
       \item {Steer Safe - A wearable device that utilizes machine learning and Electrooculography (EOG) signals to track a driver's state of awareness in real-time}
    \resumeItemListEnd
    
  \resumeSubheading
    { Stage 2 (Top 20) | DVCon India 2024 - International Design Contest}
    {\vspace{-8mm}}
    {\vspace{-8mm}}{2024}
    \resumeItemListStart
       \item {GateMasters - Design and implement a hardware accelerator for a Vision Transformer-based malware detection system on a VEGA Processor.}
    \resumeItemListEnd




      \resumeSubheading
    { Finalist | HackX 2024 - Inter University Startup Challenge}
    {\vspace{-8mm}}
    {\vspace{-8mm}}{2024}
    \resumeItemListStart
       \item {Hydrolink - A Complete IoT Device Revolutionizing Water Tank Management.}
    \resumeItemListEnd


      \resumeSubheading
    { Dean's List}
    {\vspace{-8mm}}
    {\vspace{-8mm}}{}
    \resumeItemListStart
       \item {Semester 2, 6}
    \resumeItemListEnd

 
 
    
\resumeSubHeadingListEnd
\vspace{-6.5mm}


%-----------SPECIALIZATIONS & CERTIFICATIONS-----------
\section{\textbf{specializations and certifications}}
\resumeSubHeadingListStart

\resumeSubheading
    {Function Acceleration on FPGA with Vitis}{}{Udemy}{}

\resumeSubheading
    {Linux Device Drivers}{}{LinkedIn Learning}{}

\resumeSubheading
    {High-Performance and Mission-Critical Software Development Using C++}{}{London Stock Exchange Group }{}

  \resumeSubheading
    { Introduction to FPGA Design for Embedded Systems}{}{University of Colorado Boulder - Coursera}{}
      \resumeSubheading
    { FPGA Softcore Processors and IP Acquisition}{}{University of Colorado Boulder - Coursera}{}
          \resumeSubheading
    { Hardware Description Languages for FPGA Design}{}{University of Colorado Boulder - Coursera}{}
  \resumeSubheading
    { Machine Learning Specialization}{}{Deeplearning.AI - Coursera}{}
      \resumeSubheading
    { AAT Level 3 Completed}{}{Association of Accounting Technicians of Sri Lanka}{}

    \resumeSubheading
    { Diploma in English}{}{Esoft Metro Campus - Sri Lanka}{}
        \resumeSubheading
    { Diploma in IT }{}{Esoft Metro Campus - Sri Lanka}{}
\resumeSubHeadingListEnd
\vspace{-5.5mm}
%-----------Extra-Curricular and Volunteering-----------
\section{\textbf{extra-curricular and volunteering}}
\resumeSubHeadingListStart
\resumeSubheading
    { Judge Board – HackElite 2.0}{}
    {IEEE Sri Lanka Women in Engineering – University of Moratuwa}{2025}

\resumeSubheading
    { Conduct Knowledge Session: Advanced Biomedical Electronics \& Computational Technologies}{}
    {IEEE EMBS Student Branch Chapter – University of Moratuwa}{2025}

\resumeSubheading
    { Conduct Knowledge Session: Raspberry Pi Web Services}{}
    {Pi Mora, SPARK Branch - University of Moratuwa}{2025}
    
  \resumeSubheading
    { Head of Marketing}
    {}
    { Electronic Club - University of Moratuwa}{Aug 2025 - Present}

  \resumeSubheading
    { Marketing Coordinator}
    {}
    { Electronic Club - University of Moratuwa}{Sep 2024 - Aug 2025}

  \resumeSubheading
    { Social Media Sub-Coordinator}
    {}
    { Electronic Club - University of Moratuwa}{Aug 2023 - Sep 2024}

  \resumeSubheading
    { Social Media Sub-Coordinator}
    {}
    { Electronic Club - University of Moratuwa}{Aug 2023 - Sep 2024}

    
  \resumeSubheading
    { Department Batch Representative}
    {}
    { Department of Electronic and Telecommunication Engineering - University of Moratuwa}{Jan 2024 - May 2025}
\resumeSubheading
    { Finance Committee member}
    {}
    { IEEE Society University of Moratuwa - project "Mora Foresight 1.0"}{Mar 2023 - Aug 2023}

    \resumeSubheading
    { Event Sub-Committee member}
    {}
    { EXMO - University of Moratuwa}{July 2023 - Aug 2023}
    \resumeSubheading
    { Finance Committee member}
    {}
    { AIESEC Society University of Moratuwa - project "Rooted 1.0"}{Aug 2022 - Dec 2022}

      \resumeSubheading
    { Junior Prefect}
    {}
    { Dharmaraja Collage - Kandy}{Jan 2015 - Dec 2015}

          \resumeSubheading
    { President of Collage Hosteler's Society}
    {}
    { Dharmaraja Collage - Kandy}{Jan 2017 - Dec 2017}
              \resumeSubheading
    { Volunteering in Sasnaka Sansada}
    {}
    { Teaching experience with Volunteering in "Ganitha Saviya" Project}{2021 - 2022}

    %  \resumeSubheading
    % { Co-Founder and Advisor in Prakampana Sansada}
    % {}
    % { Social Service and Education Development Society}{2022 - present}
\resumeSubHeadingListEnd
\vspace{-5.5mm}
%

%-----------Sports and Activities-----------
\section{\textbf{sports and activities}}
\resumeSubHeadingListStart
  \resumeSubheading
    { Sri Lanka University Games Championship 2023}
    {}
    { University Baseball Team -  University of Moratuwa}{}
  
  \resumeSubheading
    { Participated STRIDIAN’23}
    {}
    { Mora Hiking Club - University of Moratuwa}{}

    %   \resumeSubheading
    % { Participated as a delegate in LEAD CS 8.0 - Leadership Development Program}
    % {}
    % { AIESEC Society - University of Moratuwa}{}

    \resumeSubheading
    { Captain of the college under 17 volleyball team}
    {}
    { Dharmaraja College - Kandy}{}
      \resumeSubheading
    { Obtained a 'Merit' for Hockey on Annual "Colors Nite".}
    {}
    {Dharmaraja College - Kandy}{}
      \resumeSubheading
    { Member of the college Baseball, and Hockey team}
    {}
    { Dharmaraja College - Kandy}{}
  
\resumeSubHeadingListEnd
\vspace{-2.5mm}


%-----------Skills-----------
\section{\textbf{technical skills}}
\resumeSubHeadingListStart
    \item \textbf{ Languages}: Java, C, C++, VHDL, Verilog, SystemVerilog, Python, SQL, React, JavaScript, Dart, HTML, CSS
        \item \textbf{ Developer Tools}: Vivado, Vitis, Quartus, IntelliJ, MATLAB, Git, Altium Designer, SolidWorks, Android Studio, Gazebo, Docker, VS Code, Postman

    \item \textbf{ Frameworks}: UVM, Spring Boot, Flutter, Arduino, Scikit-learn, ROS2
       \item \textbf{ Cloud/Databases}: Firebase, Mongo DB, Microsoft Azure, MySQL
       \item \textbf{ Operating Systems}:Ubuntu, Windows, RedHat , Raspbian
       \item \textbf{ Soft Skills}: Problem-Solving, Team Leadership, Project Management, Teamwork, Public Speaking, Finance and Account management, Strategic Decision-Making, Digital Marketing, Teaching, Photography, Videography

\resumeSubHeadingListEnd
\vspace{-2.5mm}

\section{\textbf{references}}
\resumeSubHeadingListStart
    \item \textbf{ Ajith A. Pasqual,}  \\
    B.Sc. Eng. (Moratuwa, Sri Lanka), M.Eng. (Tokyo), Ph.D. (Tokyo), MIEEE, MACM, \\
    Senior Lecturer, \\
    Department of Electronic and Telecommunication Engineering, \\
    Faculty of Engineering, University of Moratuwa, Moratuwa, Sri Lanka. \\
    Email: \href{mailto:sampathk@uom.lk}{pasqual@uom.lk} \\
    Phone: +94(0)777413099

    % \item \textbf{ Sampath K. Perera,}  \\
    % B.Sc. Eng. (Moratuwa, Sri Lanka), M.E.Sc (Western, Canada), Ph.D. (RUB, Germany), MIEEE, \\
    % Senior Lecturer, \\
    % Department of Electronic and Telecommunication Engineering, \\
    % Faculty of Engineering, University of Moratuwa, Moratuwa, Sri Lanka. \\
    % Email: \href{mailto:sampathk@uom.lk}{sampathk@uom.lk} \\
    % Phone: +94(0)705726264

\resumeSubHeadingListEnd



%
%-------------------------------------------
\end{document}

