git clone --depth 1 --no-tags https://github.com/shpegun60/open_std_fpga.git f:/verilog_sva_gh_scraper/data/full_repos/423203760
git clone --depth 1 --no-tags https://github.com/PrajaktaPsu/PrajaktaPsu.git f:/verilog_sva_gh_scraper/data/full_repos/426476564
git clone --depth 1 --no-tags https://github.com/testeous-co/mpsis_2021.git f:/verilog_sva_gh_scraper/data/full_repos/433393109
git clone --depth 1 --no-tags https://github.com/Shr3yash/VerilogHDL.git f:/verilog_sva_gh_scraper/data/full_repos/431349456
git clone --depth 1 --no-tags https://github.com/nextDesignd/fpga-programming.git f:/verilog_sva_gh_scraper/data/full_repos/432760765
git clone --depth 1 --no-tags https://github.com/Quantumlyy/fpga-learning.git f:/verilog_sva_gh_scraper/data/full_repos/439472321
git clone --depth 1 --no-tags https://github.com/MoisesPerez2305/LAB4_calvar_mperz.git f:/verilog_sva_gh_scraper/data/full_repos/439727115
git clone --depth 1 --no-tags https://github.com/prajwalp98/bubblesort.git f:/verilog_sva_gh_scraper/data/full_repos/425408099
git clone --depth 1 --no-tags https://github.com/Josem9718/aFIFO_Verification_Alba_Castro-Miguel_Benavides.git f:/verilog_sva_gh_scraper/data/full_repos/436820793
git clone --depth 1 --no-tags https://github.com/stultusverus/SystemVerilog-Practices.git f:/verilog_sva_gh_scraper/data/full_repos/432951425
git clone --depth 1 --no-tags https://github.com/tem-str/Lab1_nov2021.git f:/verilog_sva_gh_scraper/data/full_repos/433079089
git clone --depth 1 --no-tags https://github.com/asinghani/ice40-wearable.git f:/verilog_sva_gh_scraper/data/full_repos/441028770
git clone --depth 1 --no-tags https://github.com/danigarzon268/risc-v-arch.git f:/verilog_sva_gh_scraper/data/full_repos/428072758
git clone --depth 1 --no-tags https://github.com/knyuchen/fir_accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/430861288
git clone --depth 1 --no-tags https://github.com/kbotteon/fpga.git f:/verilog_sva_gh_scraper/data/full_repos/438863605
git clone --depth 1 --no-tags https://github.com/kleberfsobrinho/loac.git f:/verilog_sva_gh_scraper/data/full_repos/417603294
git clone --depth 1 --no-tags https://github.com/JoashCWK/fir-filter.git f:/verilog_sva_gh_scraper/data/full_repos/418127436
git clone --depth 1 --no-tags https://github.com/Verdvana/AXI_Lite_FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/416745712
git clone --depth 1 --no-tags https://github.com/tyee2/ta_ece551project.git f:/verilog_sva_gh_scraper/data/full_repos/418212034
git clone --depth 1 --no-tags https://github.com/Lim-Calculus/System-Verilog-Testbench.git f:/verilog_sva_gh_scraper/data/full_repos/409106596
git clone --depth 1 --no-tags https://github.com/phuong27102000/NTRU_HRSS_KEM_SV.git f:/verilog_sva_gh_scraper/data/full_repos/410319713
git clone --depth 1 --no-tags https://github.com/ducall/FixAmul_8_redix16.git f:/verilog_sva_gh_scraper/data/full_repos/423408548
git clone --depth 1 --no-tags https://github.com/sumanth102/design_compiler.git f:/verilog_sva_gh_scraper/data/full_repos/419006499
git clone --depth 1 --no-tags https://github.com/joaniwan/VDIC-2021.git f:/verilog_sva_gh_scraper/data/full_repos/419050456
git clone --depth 1 --no-tags https://github.com/jschj/ice40-graphics.git f:/verilog_sva_gh_scraper/data/full_repos/419889934
git clone --depth 1 --no-tags https://github.com/Waxpple/open_hardware_repo.git f:/verilog_sva_gh_scraper/data/full_repos/406274081
git clone --depth 1 --no-tags https://github.com/thequantizer/fpga_quickstart_pynq_z1.git f:/verilog_sva_gh_scraper/data/full_repos/405885560
git clone --depth 1 --no-tags https://github.com/Dvorak17/ece554_miniproject.git f:/verilog_sva_gh_scraper/data/full_repos/404874190
git clone --depth 1 --no-tags https://github.com/akseltorgerson/ECE554-MP2-TPU-MAC.git f:/verilog_sva_gh_scraper/data/full_repos/406517417
git clone --depth 1 --no-tags https://github.com/NisaMercan/single-cycle-processor.git f:/verilog_sva_gh_scraper/data/full_repos/415368478
git clone --depth 1 --no-tags https://github.com/CWerberger/viterbi.git f:/verilog_sva_gh_scraper/data/full_repos/414132757
git clone --depth 1 --no-tags https://github.com/jyoshnalakshmi/JYO.git f:/verilog_sva_gh_scraper/data/full_repos/421335103
git clone --depth 1 --no-tags https://github.com/TheNikitaD/test.git f:/verilog_sva_gh_scraper/data/full_repos/421865106
git clone --depth 1 --no-tags https://github.com/oz-ben-zaken/arbiter.git f:/verilog_sva_gh_scraper/data/full_repos/421969923
git clone --depth 1 --no-tags https://github.com/zchen665/ece554_miniproject.git f:/verilog_sva_gh_scraper/data/full_repos/404868589
git clone --depth 1 --no-tags https://github.com/vtkhatri/hamming_code.git f:/verilog_sva_gh_scraper/data/full_repos/420179860
git clone --depth 1 --no-tags https://github.com/zedianzhang/Simple-9-bit-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/398485474
git clone --depth 1 --no-tags https://github.com/MrWonder323/8bit_Counter-UVM.git f:/verilog_sva_gh_scraper/data/full_repos/397582167
git clone --depth 1 --no-tags https://github.com/lalfredoaa/Morse_Code_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/401934375
git clone --depth 1 --no-tags https://github.com/NawafSwe/verilog-full-adder.git f:/verilog_sva_gh_scraper/data/full_repos/439706342
git clone --depth 1 --no-tags https://github.com/wzf2000/MazeDigitalDesign.git f:/verilog_sva_gh_scraper/data/full_repos/439850060
git clone --depth 1 --no-tags https://github.com/786ammar/Barrel-Shifter.git f:/verilog_sva_gh_scraper/data/full_repos/426479746
git clone --depth 1 --no-tags https://github.com/myreliavilla/1-bit-ALU-to-4-bit-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/430461411
git clone --depth 1 --no-tags https://github.com/chrisl212/mips.git f:/verilog_sva_gh_scraper/data/full_repos/435092270
git clone --depth 1 --no-tags https://github.com/Arima9/Task3_FIFO_Veri.git f:/verilog_sva_gh_scraper/data/full_repos/435269785
git clone --depth 1 --no-tags https://github.com/riser44/ECE751_Embedded_Computing_Systems.git f:/verilog_sva_gh_scraper/data/full_repos/441605381
git clone --depth 1 --no-tags https://github.com/Evgeny17387/DigitalSystems.git f:/verilog_sva_gh_scraper/data/full_repos/432181935
git clone --depth 1 --no-tags https://github.com/tim433/Logic-Design.git f:/verilog_sva_gh_scraper/data/full_repos/432759796
git clone --depth 1 --no-tags https://github.com/miezekatzendompteur/pong.git f:/verilog_sva_gh_scraper/data/full_repos/427367620
git clone --depth 1 --no-tags https://github.com/tomsmolin/Digital_Systems_and_Computer_Structure_Course.git f:/verilog_sva_gh_scraper/data/full_repos/423986597
git clone --depth 1 --no-tags https://github.com/butter9scotch/SoC-MNIST.git f:/verilog_sva_gh_scraper/data/full_repos/432278198
git clone --depth 1 --no-tags https://github.com/gnosthas/CVA6-Contest.git f:/verilog_sva_gh_scraper/data/full_repos/433054612
git clone --depth 1 --no-tags https://github.com/esromneb/ovp-ip.git f:/verilog_sva_gh_scraper/data/full_repos/428480303
git clone --depth 1 --no-tags https://github.com/luiseduardo8899/SVMiniParser.git f:/verilog_sva_gh_scraper/data/full_repos/414339831
git clone --depth 1 --no-tags https://github.com/miguel100398/UART.git f:/verilog_sva_gh_scraper/data/full_repos/413635740
git clone --depth 1 --no-tags https://github.com/ee19m047/systemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/414619238
git clone --depth 1 --no-tags https://github.com/eAlmonte21/clase_verificacion.git f:/verilog_sva_gh_scraper/data/full_repos/426436609
git clone --depth 1 --no-tags https://github.com/alextkoch/385-Final-Project.git f:/verilog_sva_gh_scraper/data/full_repos/428818060
git clone --depth 1 --no-tags https://github.com/jwadehyun/SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/395497518
git clone --depth 1 --no-tags https://github.com/Skanda-Prasad/BareBones.git f:/verilog_sva_gh_scraper/data/full_repos/417420317
git clone --depth 1 --no-tags https://github.com/MukulTomar1/avip_p1.git f:/verilog_sva_gh_scraper/data/full_repos/417461979
git clone --depth 1 --no-tags https://github.com/HasnaaMahmoud/Asic.git f:/verilog_sva_gh_scraper/data/full_repos/411767905
git clone --depth 1 --no-tags https://github.com/efebeydogan01/CS223.git f:/verilog_sva_gh_scraper/data/full_repos/413097830
git clone --depth 1 --no-tags https://github.com/YosysHQ-Docs/Blog-Async-Load-FFs.git f:/verilog_sva_gh_scraper/data/full_repos/414673639
git clone --depth 1 --no-tags https://github.com/wengmaochi/FPGA_Random_Num_Generator.git f:/verilog_sva_gh_scraper/data/full_repos/414282576
git clone --depth 1 --no-tags https://github.com/rooged/611-Labs.git f:/verilog_sva_gh_scraper/data/full_repos/416897151
git clone --depth 1 --no-tags https://github.com/tslotboom/cme435-prelab_2.git f:/verilog_sva_gh_scraper/data/full_repos/411342580
git clone --depth 1 --no-tags https://github.com/funnybr0ther/LELEC2531-Labs.git f:/verilog_sva_gh_scraper/data/full_repos/409721306
git clone --depth 1 --no-tags https://github.com/jintaos2/sword4.git f:/verilog_sva_gh_scraper/data/full_repos/411733959
git clone --depth 1 --no-tags https://github.com/hego2022/aes-scoreboard.git f:/verilog_sva_gh_scraper/data/full_repos/410567119
git clone --depth 1 --no-tags https://github.com/ZeviYS/EEE3095S-WorkPackage6.git f:/verilog_sva_gh_scraper/data/full_repos/422661749
git clone --depth 1 --no-tags https://github.com/MSD-Group-19/Checkpoint1-2.git f:/verilog_sva_gh_scraper/data/full_repos/422957527
git clone --depth 1 --no-tags https://github.com/dannyg919/Pokemodules.git f:/verilog_sva_gh_scraper/data/full_repos/425638822
git clone --depth 1 --no-tags https://github.com/calvar122/Cesar_Alvarado.git f:/verilog_sva_gh_scraper/data/full_repos/425715437
git clone --depth 1 --no-tags https://github.com/Arima9/Verificacion_T1.git f:/verilog_sva_gh_scraper/data/full_repos/425673121
git clone --depth 1 --no-tags https://github.com/JRivera131313/RiveraJ_MatrixAdd.git f:/verilog_sva_gh_scraper/data/full_repos/426346198
git clone --depth 1 --no-tags https://github.com/isabellabunnell/FGPAprojects.git f:/verilog_sva_gh_scraper/data/full_repos/432003117
git clone --depth 1 --no-tags https://github.com/Aadil-Eyasim/Prac6_ASMABU002_EYSMUH002.git f:/verilog_sva_gh_scraper/data/full_repos/424376893
git clone --depth 1 --no-tags https://github.com/awojty/6.111_final_project.git f:/verilog_sva_gh_scraper/data/full_repos/425033564
git clone --depth 1 --no-tags https://github.com/lalfredoaa/MIPS_Pipeline_SV.git f:/verilog_sva_gh_scraper/data/full_repos/401932893
git clone --depth 1 --no-tags https://github.com/guyarad7/Arbiter-Verification.git f:/verilog_sva_gh_scraper/data/full_repos/405378239
git clone --depth 1 --no-tags https://github.com/ClaytonJPayne/IntDivider.git f:/verilog_sva_gh_scraper/data/full_repos/405542292
git clone --depth 1 --no-tags https://github.com/mustafaberktaskin/RISCV_design.git f:/verilog_sva_gh_scraper/data/full_repos/404366053
git clone --depth 1 --no-tags https://github.com/Ramsesuct/EEE3096F.git f:/verilog_sva_gh_scraper/data/full_repos/396374678
git clone --depth 1 --no-tags https://github.com/AvaniLaghate/AMBA-AHB.git f:/verilog_sva_gh_scraper/data/full_repos/396433505
git clone --depth 1 --no-tags https://github.com/jlschole/System-Synthesis.git f:/verilog_sva_gh_scraper/data/full_repos/397665687
git clone --depth 1 --no-tags https://github.com/ardaOnal/CS223.git f:/verilog_sva_gh_scraper/data/full_repos/399818334
git clone --depth 1 --no-tags https://github.com/TheKalty/Minilab1.git f:/verilog_sva_gh_scraper/data/full_repos/404855350
git clone --depth 1 --no-tags https://github.com/randyma01/CE3201-Proyecto-Final.git f:/verilog_sva_gh_scraper/data/full_repos/429906524
git clone --depth 1 --no-tags https://github.com/myreliavilla/N-bit-gray-code-to-binary-value-conversion.git f:/verilog_sva_gh_scraper/data/full_repos/430464291
git clone --depth 1 --no-tags https://github.com/antonyctyung/sha256.git f:/verilog_sva_gh_scraper/data/full_repos/431371722
git clone --depth 1 --no-tags https://github.com/manikant-cisma/counter.git f:/verilog_sva_gh_scraper/data/full_repos/441079794
git clone --depth 1 --no-tags https://github.com/pabloreyesrobles/ipd432-tarea2.git f:/verilog_sva_gh_scraper/data/full_repos/437184223
git clone --depth 1 --no-tags https://github.com/sama18-meet/sifratiot01.git f:/verilog_sva_gh_scraper/data/full_repos/436973447
git clone --depth 1 --no-tags https://github.com/shrutiverma13/Single-Port-RAM.git f:/verilog_sva_gh_scraper/data/full_repos/435468663
git clone --depth 1 --no-tags https://github.com/MasterPlayer/sys-mng-drp-ctrlr.git f:/verilog_sva_gh_scraper/data/full_repos/434258879
git clone --depth 1 --no-tags https://github.com/RyanHunter-DV/advanceUVM.git f:/verilog_sva_gh_scraper/data/full_repos/434266538
git clone --depth 1 --no-tags https://github.com/jseguisa/SAP1Computer.git f:/verilog_sva_gh_scraper/data/full_repos/433476688
git clone --depth 1 --no-tags https://github.com/aangelakis/Super-Mario-FPGA-VGA.git f:/verilog_sva_gh_scraper/data/full_repos/409256744
git clone --depth 1 --no-tags https://github.com/akseltorgerson/ECE554-MP3-Systolic-Array.git f:/verilog_sva_gh_scraper/data/full_repos/408955656
