$date
	Sat Oct 14 12:59:04 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module majority_tb $end
$var wire 1 ! f $end
$var reg 3 " b [2:0] $end
$var integer 32 # i [31:0] $end
$scope module uut $end
$var wire 3 $ b [2:0] $end
$var wire 1 ! f $end
$var wire 8 % g [7:0] $end
$scope module major $end
$var wire 1 & en $end
$var wire 3 ' s [2:0] $end
$var wire 8 ( w [7:0] $end
$scope module dhigh $end
$var wire 1 ) en $end
$var wire 2 * s [1:0] $end
$var reg 4 + y [3:0] $end
$var integer 32 , i [31:0] $end
$upscope $end
$scope module dlow $end
$var wire 1 - en $end
$var wire 2 . s [1:0] $end
$var reg 4 / y [3:0] $end
$var integer 32 0 i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b100 0
b1 /
b0 .
1-
bx ,
b0 +
b0 *
0)
b1 (
b0 '
1&
b1 %
b0 $
b0 #
b0 "
0!
$end
#20
b100 0
b10 %
b10 (
b10 /
b1 .
b1 *
b1 "
b1 $
b1 '
b1 #
#40
b100 0
b100 %
b100 (
b100 /
b10 .
b10 *
b10 "
b10 $
b10 '
b10 #
#60
1!
b100 0
b1000 %
b1000 (
b1000 /
b11 .
b11 *
b11 "
b11 $
b11 '
b11 #
#80
0!
0-
b1 +
b100 ,
b100 0
b10000 %
b10000 (
b0 /
1)
b0 .
b0 *
b100 "
b100 $
b100 '
b100 #
#100
1!
b100 ,
b100000 %
b100000 (
b10 +
b1 .
b1 *
b101 "
b101 $
b101 '
b101 #
#120
b100 ,
b1000000 %
b1000000 (
b100 +
b10 .
b10 *
b110 "
b110 $
b110 '
b110 #
#140
b100 ,
b10000000 %
b10000000 (
b1000 +
b11 .
b11 *
b111 "
b111 $
b111 '
b111 #
#160
b1000 #
