
gcd.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <gcd>:
   0:	b4f0      	push	{r4, r5, r6, r7}
   2:	2300      	movs	r3, #0
   4:	2401      	movs	r4, #1
   6:	2500      	movs	r5, #0

00000008 <.FWHILE>:
   8:	4220      	tst	r0, r4
   a:	d105      	bne.n	18 <.SWHILE>
   c:	4221      	tst	r1, r4
   e:	d103      	bne.n	18 <.SWHILE>
  10:	0840      	lsrs	r0, r0, #1
  12:	0849      	lsrs	r1, r1, #1
  14:	3501      	adds	r5, #1
  16:	e7f7      	b.n	8 <.FWHILE>

00000018 <.SWHILE>:
  18:	4288      	cmp	r0, r1
  1a:	d00f      	beq.n	3c <.END>

0000001c <.FIF>:
  1c:	4220      	tst	r0, r4
  1e:	d101      	bne.n	24 <.SIF>
  20:	0840      	lsrs	r0, r0, #1
  22:	e7f9      	b.n	18 <.SWHILE>

00000024 <.SIF>:
  24:	4221      	tst	r1, r4
  26:	d101      	bne.n	2c <.TIF>
  28:	0849      	lsrs	r1, r1, #1
  2a:	e7f5      	b.n	18 <.SWHILE>

0000002c <.TIF>:
  2c:	4288      	cmp	r0, r1
  2e:	db02      	blt.n	36 <.ELSE>
  30:	1a40      	subs	r0, r0, r1
  32:	0840      	lsrs	r0, r0, #1
  34:	e7f0      	b.n	18 <.SWHILE>

00000036 <.ELSE>:
  36:	1a09      	subs	r1, r1, r0
  38:	0849      	lsrs	r1, r1, #1
  3a:	e7ed      	b.n	18 <.SWHILE>

0000003c <.END>:
  3c:	40a8      	lsls	r0, r5
  3e:	bcf0      	pop	{r4, r5, r6, r7}
  40:	4770      	bx	lr
