Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date             : Fri Nov  6 15:19:08 2015
| Host             : crystal.andrew.cmu.edu running 64-bit Red Hat Enterprise Linux Server release 7.1 (Maipo)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb
| Design           : top
| Device           : xc7a100tcsg324-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
---------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 0.158  |
| Dynamic (W)              | 0.056  |
| Device Static (W)        | 0.102  |
| Effective TJA (C/W)      | 4.6    |
| Max Ambient (C)          | 84.3   |
| Junction Temperature (C) | 25.7   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.008 |        3 |       --- |             --- |
| Slice Logic              |     0.010 |     5215 |       --- |             --- |
|   LUT as Logic           |     0.009 |     2036 |     63400 |            3.21 |
|   CARRY4                 |    <0.001 |      133 |     15850 |            0.84 |
|   Register               |    <0.001 |     2148 |    126800 |            1.69 |
|   LUT as Distributed RAM |    <0.001 |        8 |     19000 |            0.04 |
|   F7/F8 Muxes            |    <0.001 |      256 |     63400 |            0.40 |
|   BUFG                   |    <0.001 |        4 |        32 |           12.50 |
|   Others                 |     0.000 |      298 |       --- |             --- |
| Signals                  |     0.016 |     4240 |       --- |             --- |
| Block RAM                |     0.017 |     94.5 |       135 |           70.00 |
| DSPs                     |     0.001 |        3 |       240 |            1.25 |
| I/O                      |     0.005 |       18 |       210 |            8.57 |
| Static Power             |     0.102 |          |           |                 |
| Total                    |     0.158 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.067 |       0.050 |      0.017 |
| Vccaux    |       1.800 |     0.018 |       0.000 |      0.018 |
| Vcco33    |       3.300 |     0.005 |       0.001 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.004 |       0.001 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Medium     | More than 25% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | clk    |            10.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------+-----------+
| Name                                        | Power (W) |
+---------------------------------------------+-----------+
| top                                         |     0.056 |
|   ad                                        |    <0.001 |
|   avgc                                      |     0.006 |
|     binScaleReg                             |    <0.001 |
|     countReg                                |    <0.001 |
|     ir                                      |     0.003 |
|     ir2                                     |    <0.001 |
|     linScaleReg                             |    <0.001 |
|     oldPCReg                                |    <0.001 |
|     pcReg                                   |    <0.001 |
|     rs                                      |    <0.001 |
|     xReg                                    |    <0.001 |
|     yReg                                    |    <0.001 |
|   core                                      |     0.011 |
|     ALU                                     |     0.008 |
|     AXYS_reg_0_3_0_0                        |    <0.001 |
|     AXYS_reg_0_3_1_1                        |    <0.001 |
|     AXYS_reg_0_3_2_2                        |    <0.001 |
|     AXYS_reg_0_3_3_3                        |    <0.001 |
|     AXYS_reg_0_3_4_4                        |    <0.001 |
|     AXYS_reg_0_3_5_5                        |    <0.001 |
|     AXYS_reg_0_3_6_6                        |    <0.001 |
|     AXYS_reg_0_3_7_7                        |    <0.001 |
|   fbc                                       |     0.018 |
|     bramA                                   |     0.007 |
|       fbRAM_i                               |     0.007 |
|         blk_mem_gen_0                       |     0.007 |
|           U0                                |     0.007 |
|             inst_blk_mem_gen                |     0.007 |
|               gnativebmg.native_blk_mem_gen |     0.007 |
|                 valid.cstr                  |     0.007 |
|                   has_mux_a.A               |    <0.001 |
|                   ramloop[0].ram.r          |     0.001 |
|                     prim_noinit.ram         |     0.001 |
|                   ramloop[10].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[11].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[12].ram.r         |     0.001 |
|                     prim_noinit.ram         |     0.001 |
|                   ramloop[13].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[14].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[15].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[16].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[17].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[1].ram.r          |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[2].ram.r          |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[3].ram.r          |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[4].ram.r          |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[5].ram.r          |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[6].ram.r          |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[7].ram.r          |     0.001 |
|                     prim_noinit.ram         |     0.001 |
|                   ramloop[8].ram.r          |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[9].ram.r          |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|     bramB                                   |     0.002 |
|       fbRAM_i                               |     0.002 |
|         blk_mem_gen_0                       |     0.002 |
|           U0                                |     0.002 |
|             inst_blk_mem_gen                |     0.002 |
|               gnativebmg.native_blk_mem_gen |     0.002 |
|                 valid.cstr                  |     0.002 |
|                   has_mux_a.A               |    <0.001 |
|                   ramloop[0].ram.r          |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[10].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[11].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[12].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[13].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[14].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[15].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[16].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[17].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[1].ram.r          |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[2].ram.r          |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[3].ram.r          |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[4].ram.r          |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[5].ram.r          |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[6].ram.r          |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[7].ram.r          |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[8].ram.r          |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[9].ram.r          |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|     bramC                                   |     0.005 |
|       fbRAM_i                               |     0.005 |
|         blk_mem_gen_0                       |     0.005 |
|           U0                                |     0.005 |
|             inst_blk_mem_gen                |     0.005 |
|               gnativebmg.native_blk_mem_gen |     0.005 |
|                 valid.cstr                  |     0.005 |
|                   has_mux_a.A               |    <0.001 |
|                   ramloop[0].ram.r          |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[10].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[11].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[12].ram.r         |     0.001 |
|                     prim_noinit.ram         |     0.001 |
|                   ramloop[13].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[14].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[15].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[16].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[17].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[1].ram.r          |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[2].ram.r          |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[3].ram.r          |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[4].ram.r          |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[5].ram.r          |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[6].ram.r          |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[7].ram.r          |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[8].ram.r          |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[9].ram.r          |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|     clearCounter                            |    <0.001 |
|     edgeCatcher                             |    <0.001 |
|   lrq                                       |     0.006 |
|     genblk1[0].l1                           |    <0.001 |
|     genblk1[10].l1                          |    <0.001 |
|     genblk1[11].l1                          |    <0.001 |
|     genblk1[12].l1                          |    <0.001 |
|     genblk1[13].l1                          |    <0.001 |
|     genblk1[14].l1                          |    <0.001 |
|     genblk1[15].l1                          |    <0.001 |
|     genblk1[1].l1                           |    <0.001 |
|     genblk1[2].l1                           |    <0.001 |
|     genblk1[3].l1                           |    <0.001 |
|     genblk1[4].l1                           |    <0.001 |
|     genblk1[5].l1                           |    <0.001 |
|     genblk1[6].l1                           |    <0.001 |
|     genblk1[7].l1                           |    <0.001 |
|     genblk1[8].l1                           |    <0.001 |
|     genblk1[9].l1                           |    <0.001 |
|   memQ                                      |    <0.001 |
|   nmiC                                      |    <0.001 |
|   progRam                                   |    <0.001 |
|     prog_RAM_i                              |    <0.001 |
|       blk_mem_gen_0                         |    <0.001 |
|         U0                                  |    <0.001 |
|           inst_blk_mem_gen                  |    <0.001 |
|             gnativebmg.native_blk_mem_gen   |    <0.001 |
|               valid.cstr                    |    <0.001 |
|                 bindec_a.bindec_inst_a      |     0.000 |
|                 has_mux_a.A                 |    <0.001 |
|                 ramloop[0].ram.r            |    <0.001 |
|                   prim_noinit.ram           |    <0.001 |
|                 ramloop[1].ram.r            |     0.000 |
|                   prim_noinit.ram           |     0.000 |
|                 ramloop[2].ram.r            |     0.000 |
|                   prim_noinit.ram           |     0.000 |
|                 ramloop[3].ram.r            |     0.000 |
|                   prim_noinit.ram           |     0.000 |
|   progRom                                   |    <0.001 |
|     prog_ROM_i                              |    <0.001 |
|       blk_mem_gen_0                         |    <0.001 |
|         U0                                  |    <0.001 |
|           inst_blk_mem_gen                  |    <0.001 |
|             gnativebmg.native_blk_mem_gen   |    <0.001 |
|               valid.cstr                    |    <0.001 |
|                 has_mux_a.A                 |    <0.001 |
|                 ramloop[0].ram.r            |    <0.001 |
|                   prim_init.ram             |    <0.001 |
|                 ramloop[1].ram.r            |    <0.001 |
|                   prim_init.ram             |    <0.001 |
|                 ramloop[2].ram.r            |    <0.001 |
|                   prim_init.ram             |    <0.001 |
|   rast                                      |     0.002 |
|     colorBank                               |    <0.001 |
|     endXBank                                |    <0.001 |
|     endYBank                                |    <0.001 |
|     majorCounter                            |    <0.001 |
|     minorCounter                            |    <0.001 |
|     rasterControl                           |    <0.001 |
|     rasterCore                              |    <0.001 |
|       errBank                               |    <0.001 |
|     startXBank                              |    <0.001 |
|     startYBank                              |    <0.001 |
|     xSub                                    |    <0.001 |
|       subtraction                           |    <0.001 |
|     ySub                                    |    <0.001 |
|       subtraction                           |     0.000 |
|   syncRstRegA                               |    <0.001 |
|   syncRstRegB                               |    <0.001 |
|   vecRam                                    |     0.005 |
|     vector_ram_i                            |     0.005 |
|       blk_mem_gen_0                         |     0.005 |
|         U0                                  |     0.005 |
|           inst_blk_mem_gen                  |     0.005 |
|             gnativebmg.native_blk_mem_gen   |     0.005 |
|               valid.cstr                    |     0.005 |
|                 has_mux_a.A                 |    <0.001 |
|                 has_mux_b.B                 |    <0.001 |
|                 ramloop[0].ram.r            |     0.003 |
|                   prim_init.ram             |     0.003 |
|                 ramloop[1].ram.r            |     0.002 |
|                   prim_init.ram             |     0.002 |
|   vfsm                                      |    <0.001 |
|     hCounter                                |    <0.001 |
|     hReg                                    |    <0.001 |
|     vCounter                                |    <0.001 |
|     vReg                                    |    <0.001 |
+---------------------------------------------+-----------+


