# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../Desktop/lab1_and_or/lab1_and_or/sources/and2.v" \
"../../../../../Desktop/lab1_and_or/lab1_and_or/sources/and_or.v" \
"../../../../../Desktop/lab1_and_or/lab1_and_or/sources/or2.v" \
"../../../../../Desktop/lab1_and_or/lab1_and_or/testbenches/tb_and_or.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
