// Seed: 1704544916
`define pp_6 0
`define pp_7 0
`define pp_8 0
module module_0 (
    input id_0,
    input wor id_1,
    input logic id_2,
    input id_3,
    input id_4,
    output id_5
);
  logic id_6;
  logic id_7;
  assign id_5 = !1 - id_1[1 : 1];
endmodule
