Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e9d21d22629a4ad7b328da8ff4e606c9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Verilog_Testbench_behav xil_defaultlib.Verilog_Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'seg' [C:/CSE100_Labs/Lab4/Lab4.srcs/sim_1/new/Verilog_Testbench.v:15]
WARNING: [VRFC 10-3705] select index 5 into 'Q' is out of bounds [C:/CSE100_Labs/Lab4/Lab4.srcs/sources_1/new/countUD5L.v:32]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [VRFC 10-3283] element index 5 into 'Q' is out of bounds [C:/CSE100_Labs/Lab4/Lab4.srcs/sources_1/new/countUD5L.v:32]
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.EdgeDetector
Compiling module xil_defaultlib.countUD3L
Compiling module xil_defaultlib.countUD5L
Compiling module xil_defaultlib.counterUD16L
Compiling module xil_defaultlib.Selector
Compiling module xil_defaultlib.m8_le
Compiling module xil_defaultlib.hex7seg
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab4_clks
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.RingCounter
Compiling module xil_defaultlib.TopLevel
Compiling module xil_defaultlib.Verilog_Testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Verilog_Testbench_behav
