// Seed: 2338338362
module module_0 (
    input  tri1 id_0,
    output tri1 id_1,
    input  tri1 id_2
);
endmodule
module module_0 (
    input supply1 module_1,
    input tri0 id_1,
    output logic id_2,
    input wor id_3,
    input tri id_4,
    input supply1 id_5,
    output tri id_6,
    output tri id_7,
    output logic id_8,
    output supply0 id_9,
    input uwire id_10,
    output tri id_11
);
  assign id_9 = id_3 == id_10;
  always @(posedge -1) id_2 = id_3;
  generate
    always @(posedge id_1 or posedge -1'd0 == 1) begin : LABEL_0
      if (1) begin : LABEL_1
        while (1) begin : LABEL_2
          if (-1) begin : LABEL_3
            $clog2(30);
            ;
          end
        end
        @(1);
      end else begin : LABEL_4
        id_8 <= id_3;
        disable id_13;
      end
    end
  endgenerate
  xor primCall (id_7, id_1, id_5, id_4, id_3);
  module_0 modCall_1 (
      id_1,
      id_7,
      id_10
  );
endmodule
