<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SPR23e BMU firmware: MSCM_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">SPR23e BMU firmware
   </div>
   <div id="projectbrief">Firmware for the Battery Management System of the SPR23e</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('struct_m_s_c_m___type.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">MSCM_Type Struct Reference<div class="ingroups"><a class="el" href="group___peripheral__access__layer___s32_k148.html">Device Peripheral Access Layer for S32K148</a> &raquo; <a class="el" href="group___m_s_c_m___peripheral___access___layer.html">MSCM Peripheral Access Layer</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>MSCM - Register Layout Typedef.  
 <a href="struct_m_s_c_m___type.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_s32_k148_8h_source.html">S32K148.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ab4ad6c3608179f3c357861097a04181f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_s_c_m___type.html#ab4ad6c3608179f3c357861097a04181f">CPxTYPE</a></td></tr>
<tr class="memdesc:ab4ad6c3608179f3c357861097a04181f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Processor X Type Register, offset: 0x0.  <a href="struct_m_s_c_m___type.html#ab4ad6c3608179f3c357861097a04181f">More...</a><br /></td></tr>
<tr class="separator:ab4ad6c3608179f3c357861097a04181f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcfc4c8014b0c236a6f1fd57692cc634"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_s_c_m___type.html#abcfc4c8014b0c236a6f1fd57692cc634">CPxNUM</a></td></tr>
<tr class="memdesc:abcfc4c8014b0c236a6f1fd57692cc634"><td class="mdescLeft">&#160;</td><td class="mdescRight">Processor X Number Register, offset: 0x4.  <a href="struct_m_s_c_m___type.html#abcfc4c8014b0c236a6f1fd57692cc634">More...</a><br /></td></tr>
<tr class="separator:abcfc4c8014b0c236a6f1fd57692cc634"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a743c21437d85e3367d4c2792bf9dd95a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_s_c_m___type.html#a743c21437d85e3367d4c2792bf9dd95a">CPxMASTER</a></td></tr>
<tr class="memdesc:a743c21437d85e3367d4c2792bf9dd95a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Processor X Master Register, offset: 0x8.  <a href="struct_m_s_c_m___type.html#a743c21437d85e3367d4c2792bf9dd95a">More...</a><br /></td></tr>
<tr class="separator:a743c21437d85e3367d4c2792bf9dd95a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca9f67c7b66784c6ba24fae5f63d8549"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_s_c_m___type.html#aca9f67c7b66784c6ba24fae5f63d8549">CPxCOUNT</a></td></tr>
<tr class="memdesc:aca9f67c7b66784c6ba24fae5f63d8549"><td class="mdescLeft">&#160;</td><td class="mdescRight">Processor X Count Register, offset: 0xC.  <a href="struct_m_s_c_m___type.html#aca9f67c7b66784c6ba24fae5f63d8549">More...</a><br /></td></tr>
<tr class="separator:aca9f67c7b66784c6ba24fae5f63d8549"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a531934e3dbd86b73de6e29ece503f699"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_s_c_m___type.html#a531934e3dbd86b73de6e29ece503f699">CPxCFG0</a></td></tr>
<tr class="memdesc:a531934e3dbd86b73de6e29ece503f699"><td class="mdescLeft">&#160;</td><td class="mdescRight">Processor X Configuration Register 0, offset: 0x10.  <a href="struct_m_s_c_m___type.html#a531934e3dbd86b73de6e29ece503f699">More...</a><br /></td></tr>
<tr class="separator:a531934e3dbd86b73de6e29ece503f699"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66c48b239b19bc37215bd82b6aea36bd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_s_c_m___type.html#a66c48b239b19bc37215bd82b6aea36bd">CPxCFG1</a></td></tr>
<tr class="memdesc:a66c48b239b19bc37215bd82b6aea36bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Processor X Configuration Register 1, offset: 0x14.  <a href="struct_m_s_c_m___type.html#a66c48b239b19bc37215bd82b6aea36bd">More...</a><br /></td></tr>
<tr class="separator:a66c48b239b19bc37215bd82b6aea36bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae061b7d4e4142dc686c629e39beeadc8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_s_c_m___type.html#ae061b7d4e4142dc686c629e39beeadc8">CPxCFG2</a></td></tr>
<tr class="memdesc:ae061b7d4e4142dc686c629e39beeadc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Processor X Configuration Register 2, offset: 0x18.  <a href="struct_m_s_c_m___type.html#ae061b7d4e4142dc686c629e39beeadc8">More...</a><br /></td></tr>
<tr class="separator:ae061b7d4e4142dc686c629e39beeadc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0161056ee8e6411770e0028b26e86681"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_s_c_m___type.html#a0161056ee8e6411770e0028b26e86681">CPxCFG3</a></td></tr>
<tr class="memdesc:a0161056ee8e6411770e0028b26e86681"><td class="mdescLeft">&#160;</td><td class="mdescRight">Processor X Configuration Register 3, offset: 0x1C.  <a href="struct_m_s_c_m___type.html#a0161056ee8e6411770e0028b26e86681">More...</a><br /></td></tr>
<tr class="separator:a0161056ee8e6411770e0028b26e86681"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a748c1d050992a1e11c9bedd3c99665a6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_s_c_m___type.html#a748c1d050992a1e11c9bedd3c99665a6">CP0TYPE</a></td></tr>
<tr class="memdesc:a748c1d050992a1e11c9bedd3c99665a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Processor 0 Type Register, offset: 0x20.  <a href="struct_m_s_c_m___type.html#a748c1d050992a1e11c9bedd3c99665a6">More...</a><br /></td></tr>
<tr class="separator:a748c1d050992a1e11c9bedd3c99665a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a088bd7a7cddf9ecf6ec7b45240c84068"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_s_c_m___type.html#a088bd7a7cddf9ecf6ec7b45240c84068">CP0NUM</a></td></tr>
<tr class="memdesc:a088bd7a7cddf9ecf6ec7b45240c84068"><td class="mdescLeft">&#160;</td><td class="mdescRight">Processor 0 Number Register, offset: 0x24.  <a href="struct_m_s_c_m___type.html#a088bd7a7cddf9ecf6ec7b45240c84068">More...</a><br /></td></tr>
<tr class="separator:a088bd7a7cddf9ecf6ec7b45240c84068"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6631866ca9a30c81d990ca48bf1eff65"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_s_c_m___type.html#a6631866ca9a30c81d990ca48bf1eff65">CP0MASTER</a></td></tr>
<tr class="memdesc:a6631866ca9a30c81d990ca48bf1eff65"><td class="mdescLeft">&#160;</td><td class="mdescRight">Processor 0 Master Register, offset: 0x28.  <a href="struct_m_s_c_m___type.html#a6631866ca9a30c81d990ca48bf1eff65">More...</a><br /></td></tr>
<tr class="separator:a6631866ca9a30c81d990ca48bf1eff65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1afe86d7b730b43ab635843737b9d815"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_s_c_m___type.html#a1afe86d7b730b43ab635843737b9d815">CP0COUNT</a></td></tr>
<tr class="memdesc:a1afe86d7b730b43ab635843737b9d815"><td class="mdescLeft">&#160;</td><td class="mdescRight">Processor 0 Count Register, offset: 0x2C.  <a href="struct_m_s_c_m___type.html#a1afe86d7b730b43ab635843737b9d815">More...</a><br /></td></tr>
<tr class="separator:a1afe86d7b730b43ab635843737b9d815"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fef2abc48c2d1b6d8639fa13aa1d68b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_s_c_m___type.html#a6fef2abc48c2d1b6d8639fa13aa1d68b">CP0CFG0</a></td></tr>
<tr class="memdesc:a6fef2abc48c2d1b6d8639fa13aa1d68b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Processor 0 Configuration Register 0, offset: 0x30.  <a href="struct_m_s_c_m___type.html#a6fef2abc48c2d1b6d8639fa13aa1d68b">More...</a><br /></td></tr>
<tr class="separator:a6fef2abc48c2d1b6d8639fa13aa1d68b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3962d68f6e6404ceb2f7e043bd73d042"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_s_c_m___type.html#a3962d68f6e6404ceb2f7e043bd73d042">CP0CFG1</a></td></tr>
<tr class="memdesc:a3962d68f6e6404ceb2f7e043bd73d042"><td class="mdescLeft">&#160;</td><td class="mdescRight">Processor 0 Configuration Register 1, offset: 0x34.  <a href="struct_m_s_c_m___type.html#a3962d68f6e6404ceb2f7e043bd73d042">More...</a><br /></td></tr>
<tr class="separator:a3962d68f6e6404ceb2f7e043bd73d042"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbddf3456dc25f400e7d09ecb3594ee9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_s_c_m___type.html#abbddf3456dc25f400e7d09ecb3594ee9">CP0CFG2</a></td></tr>
<tr class="memdesc:abbddf3456dc25f400e7d09ecb3594ee9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Processor 0 Configuration Register 2, offset: 0x38.  <a href="struct_m_s_c_m___type.html#abbddf3456dc25f400e7d09ecb3594ee9">More...</a><br /></td></tr>
<tr class="separator:abbddf3456dc25f400e7d09ecb3594ee9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9164b434f8d772cd5069dd2b5f16464"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_s_c_m___type.html#ae9164b434f8d772cd5069dd2b5f16464">CP0CFG3</a></td></tr>
<tr class="memdesc:ae9164b434f8d772cd5069dd2b5f16464"><td class="mdescLeft">&#160;</td><td class="mdescRight">Processor 0 Configuration Register 3, offset: 0x3C.  <a href="struct_m_s_c_m___type.html#ae9164b434f8d772cd5069dd2b5f16464">More...</a><br /></td></tr>
<tr class="separator:ae9164b434f8d772cd5069dd2b5f16464"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5418fd992f7cd69b638ed72dbf4f174"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_s_c_m___type.html#aa5418fd992f7cd69b638ed72dbf4f174">RESERVED_0</a> [960]</td></tr>
<tr class="separator:aa5418fd992f7cd69b638ed72dbf4f174"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af09359fd882ffef0927e2d1969151f1e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_s_c_m___type.html#af09359fd882ffef0927e2d1969151f1e">OCMDR</a> [<a class="el" href="group___m_s_c_m___peripheral___access___layer.html#gae7e2f2251996e80e2c7b62d453e3cac7">MSCM_OCMDR_COUNT</a>]</td></tr>
<tr class="memdesc:af09359fd882ffef0927e2d1969151f1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">On-Chip Memory Descriptor Register, array offset: 0x400, array step: 0x4.  <a href="struct_m_s_c_m___type.html#af09359fd882ffef0927e2d1969151f1e">More...</a><br /></td></tr>
<tr class="separator:af09359fd882ffef0927e2d1969151f1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>MSCM - Register Layout Typedef. </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a6fef2abc48c2d1b6d8639fa13aa1d68b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fef2abc48c2d1b6d8639fa13aa1d68b">&#9670;&nbsp;</a></span>CP0CFG0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t CP0CFG0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Processor 0 Configuration Register 0, offset: 0x30. </p>

</div>
</div>
<a id="a3962d68f6e6404ceb2f7e043bd73d042"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3962d68f6e6404ceb2f7e043bd73d042">&#9670;&nbsp;</a></span>CP0CFG1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t CP0CFG1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Processor 0 Configuration Register 1, offset: 0x34. </p>

</div>
</div>
<a id="abbddf3456dc25f400e7d09ecb3594ee9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbddf3456dc25f400e7d09ecb3594ee9">&#9670;&nbsp;</a></span>CP0CFG2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t CP0CFG2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Processor 0 Configuration Register 2, offset: 0x38. </p>

</div>
</div>
<a id="ae9164b434f8d772cd5069dd2b5f16464"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9164b434f8d772cd5069dd2b5f16464">&#9670;&nbsp;</a></span>CP0CFG3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t CP0CFG3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Processor 0 Configuration Register 3, offset: 0x3C. </p>

</div>
</div>
<a id="a1afe86d7b730b43ab635843737b9d815"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1afe86d7b730b43ab635843737b9d815">&#9670;&nbsp;</a></span>CP0COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t CP0COUNT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Processor 0 Count Register, offset: 0x2C. </p>

</div>
</div>
<a id="a6631866ca9a30c81d990ca48bf1eff65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6631866ca9a30c81d990ca48bf1eff65">&#9670;&nbsp;</a></span>CP0MASTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t CP0MASTER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Processor 0 Master Register, offset: 0x28. </p>

</div>
</div>
<a id="a088bd7a7cddf9ecf6ec7b45240c84068"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a088bd7a7cddf9ecf6ec7b45240c84068">&#9670;&nbsp;</a></span>CP0NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t CP0NUM</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Processor 0 Number Register, offset: 0x24. </p>

</div>
</div>
<a id="a748c1d050992a1e11c9bedd3c99665a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a748c1d050992a1e11c9bedd3c99665a6">&#9670;&nbsp;</a></span>CP0TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t CP0TYPE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Processor 0 Type Register, offset: 0x20. </p>

</div>
</div>
<a id="a531934e3dbd86b73de6e29ece503f699"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a531934e3dbd86b73de6e29ece503f699">&#9670;&nbsp;</a></span>CPxCFG0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t CPxCFG0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Processor X Configuration Register 0, offset: 0x10. </p>

</div>
</div>
<a id="a66c48b239b19bc37215bd82b6aea36bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66c48b239b19bc37215bd82b6aea36bd">&#9670;&nbsp;</a></span>CPxCFG1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t CPxCFG1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Processor X Configuration Register 1, offset: 0x14. </p>

</div>
</div>
<a id="ae061b7d4e4142dc686c629e39beeadc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae061b7d4e4142dc686c629e39beeadc8">&#9670;&nbsp;</a></span>CPxCFG2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t CPxCFG2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Processor X Configuration Register 2, offset: 0x18. </p>

</div>
</div>
<a id="a0161056ee8e6411770e0028b26e86681"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0161056ee8e6411770e0028b26e86681">&#9670;&nbsp;</a></span>CPxCFG3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t CPxCFG3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Processor X Configuration Register 3, offset: 0x1C. </p>

</div>
</div>
<a id="aca9f67c7b66784c6ba24fae5f63d8549"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca9f67c7b66784c6ba24fae5f63d8549">&#9670;&nbsp;</a></span>CPxCOUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t CPxCOUNT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Processor X Count Register, offset: 0xC. </p>

</div>
</div>
<a id="a743c21437d85e3367d4c2792bf9dd95a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a743c21437d85e3367d4c2792bf9dd95a">&#9670;&nbsp;</a></span>CPxMASTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t CPxMASTER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Processor X Master Register, offset: 0x8. </p>

</div>
</div>
<a id="abcfc4c8014b0c236a6f1fd57692cc634"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcfc4c8014b0c236a6f1fd57692cc634">&#9670;&nbsp;</a></span>CPxNUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t CPxNUM</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Processor X Number Register, offset: 0x4. </p>

</div>
</div>
<a id="ab4ad6c3608179f3c357861097a04181f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4ad6c3608179f3c357861097a04181f">&#9670;&nbsp;</a></span>CPxTYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t CPxTYPE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Processor X Type Register, offset: 0x0. </p>

</div>
</div>
<a id="af09359fd882ffef0927e2d1969151f1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af09359fd882ffef0927e2d1969151f1e">&#9670;&nbsp;</a></span>OCMDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OCMDR[<a class="el" href="group___m_s_c_m___peripheral___access___layer.html#gae7e2f2251996e80e2c7b62d453e3cac7">MSCM_OCMDR_COUNT</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>On-Chip Memory Descriptor Register, array offset: 0x400, array step: 0x4. </p>

</div>
</div>
<a id="aa5418fd992f7cd69b638ed72dbf4f174"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5418fd992f7cd69b638ed72dbf4f174">&#9670;&nbsp;</a></span>RESERVED_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_0[960]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>include/<a class="el" href="_s32_k148_8h_source.html">S32K148.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="struct_m_s_c_m___type.html">MSCM_Type</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
