
Noyau_temps_reel.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000089e8  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005b8  08008bb8  08008bb8  00018bb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009170  08009170  00020080  2**0
                  CONTENTS
  4 .ARM          00000008  08009170  08009170  00019170  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009178  08009178  00020080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009178  08009178  00019178  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800917c  0800917c  0001917c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000080  20000000  08009180  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00010b9c  20000080  08009200  00020080  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20010c1c  08009200  00020c1c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020080  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b1d5  00000000  00000000  000200b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003db5  00000000  00000000  0003b285  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014e0  00000000  00000000  0003f040  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001348  00000000  00000000  00040520  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a3af  00000000  00000000  00041868  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a4f8  00000000  00000000  0006bc17  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fca42  00000000  00000000  0008610f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00182b51  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005fb8  00000000  00000000  00182ba4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000080 	.word	0x20000080
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08008ba0 	.word	0x08008ba0

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000084 	.word	0x20000084
 800020c:	08008ba0 	.word	0x08008ba0

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b974 	b.w	80005b0 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	4604      	mov	r4, r0
 80002e8:	468e      	mov	lr, r1
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	d14d      	bne.n	800038a <__udivmoddi4+0xaa>
 80002ee:	428a      	cmp	r2, r1
 80002f0:	4694      	mov	ip, r2
 80002f2:	d969      	bls.n	80003c8 <__udivmoddi4+0xe8>
 80002f4:	fab2 f282 	clz	r2, r2
 80002f8:	b152      	cbz	r2, 8000310 <__udivmoddi4+0x30>
 80002fa:	fa01 f302 	lsl.w	r3, r1, r2
 80002fe:	f1c2 0120 	rsb	r1, r2, #32
 8000302:	fa20 f101 	lsr.w	r1, r0, r1
 8000306:	fa0c fc02 	lsl.w	ip, ip, r2
 800030a:	ea41 0e03 	orr.w	lr, r1, r3
 800030e:	4094      	lsls	r4, r2
 8000310:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000314:	0c21      	lsrs	r1, r4, #16
 8000316:	fbbe f6f8 	udiv	r6, lr, r8
 800031a:	fa1f f78c 	uxth.w	r7, ip
 800031e:	fb08 e316 	mls	r3, r8, r6, lr
 8000322:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000326:	fb06 f107 	mul.w	r1, r6, r7
 800032a:	4299      	cmp	r1, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x64>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f106 30ff 	add.w	r0, r6, #4294967295
 8000336:	f080 811f 	bcs.w	8000578 <__udivmoddi4+0x298>
 800033a:	4299      	cmp	r1, r3
 800033c:	f240 811c 	bls.w	8000578 <__udivmoddi4+0x298>
 8000340:	3e02      	subs	r6, #2
 8000342:	4463      	add	r3, ip
 8000344:	1a5b      	subs	r3, r3, r1
 8000346:	b2a4      	uxth	r4, r4
 8000348:	fbb3 f0f8 	udiv	r0, r3, r8
 800034c:	fb08 3310 	mls	r3, r8, r0, r3
 8000350:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000354:	fb00 f707 	mul.w	r7, r0, r7
 8000358:	42a7      	cmp	r7, r4
 800035a:	d90a      	bls.n	8000372 <__udivmoddi4+0x92>
 800035c:	eb1c 0404 	adds.w	r4, ip, r4
 8000360:	f100 33ff 	add.w	r3, r0, #4294967295
 8000364:	f080 810a 	bcs.w	800057c <__udivmoddi4+0x29c>
 8000368:	42a7      	cmp	r7, r4
 800036a:	f240 8107 	bls.w	800057c <__udivmoddi4+0x29c>
 800036e:	4464      	add	r4, ip
 8000370:	3802      	subs	r0, #2
 8000372:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000376:	1be4      	subs	r4, r4, r7
 8000378:	2600      	movs	r6, #0
 800037a:	b11d      	cbz	r5, 8000384 <__udivmoddi4+0xa4>
 800037c:	40d4      	lsrs	r4, r2
 800037e:	2300      	movs	r3, #0
 8000380:	e9c5 4300 	strd	r4, r3, [r5]
 8000384:	4631      	mov	r1, r6
 8000386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800038a:	428b      	cmp	r3, r1
 800038c:	d909      	bls.n	80003a2 <__udivmoddi4+0xc2>
 800038e:	2d00      	cmp	r5, #0
 8000390:	f000 80ef 	beq.w	8000572 <__udivmoddi4+0x292>
 8000394:	2600      	movs	r6, #0
 8000396:	e9c5 0100 	strd	r0, r1, [r5]
 800039a:	4630      	mov	r0, r6
 800039c:	4631      	mov	r1, r6
 800039e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a2:	fab3 f683 	clz	r6, r3
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	d14a      	bne.n	8000440 <__udivmoddi4+0x160>
 80003aa:	428b      	cmp	r3, r1
 80003ac:	d302      	bcc.n	80003b4 <__udivmoddi4+0xd4>
 80003ae:	4282      	cmp	r2, r0
 80003b0:	f200 80f9 	bhi.w	80005a6 <__udivmoddi4+0x2c6>
 80003b4:	1a84      	subs	r4, r0, r2
 80003b6:	eb61 0303 	sbc.w	r3, r1, r3
 80003ba:	2001      	movs	r0, #1
 80003bc:	469e      	mov	lr, r3
 80003be:	2d00      	cmp	r5, #0
 80003c0:	d0e0      	beq.n	8000384 <__udivmoddi4+0xa4>
 80003c2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003c6:	e7dd      	b.n	8000384 <__udivmoddi4+0xa4>
 80003c8:	b902      	cbnz	r2, 80003cc <__udivmoddi4+0xec>
 80003ca:	deff      	udf	#255	; 0xff
 80003cc:	fab2 f282 	clz	r2, r2
 80003d0:	2a00      	cmp	r2, #0
 80003d2:	f040 8092 	bne.w	80004fa <__udivmoddi4+0x21a>
 80003d6:	eba1 010c 	sub.w	r1, r1, ip
 80003da:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003de:	fa1f fe8c 	uxth.w	lr, ip
 80003e2:	2601      	movs	r6, #1
 80003e4:	0c20      	lsrs	r0, r4, #16
 80003e6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ea:	fb07 1113 	mls	r1, r7, r3, r1
 80003ee:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003f2:	fb0e f003 	mul.w	r0, lr, r3
 80003f6:	4288      	cmp	r0, r1
 80003f8:	d908      	bls.n	800040c <__udivmoddi4+0x12c>
 80003fa:	eb1c 0101 	adds.w	r1, ip, r1
 80003fe:	f103 38ff 	add.w	r8, r3, #4294967295
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x12a>
 8000404:	4288      	cmp	r0, r1
 8000406:	f200 80cb 	bhi.w	80005a0 <__udivmoddi4+0x2c0>
 800040a:	4643      	mov	r3, r8
 800040c:	1a09      	subs	r1, r1, r0
 800040e:	b2a4      	uxth	r4, r4
 8000410:	fbb1 f0f7 	udiv	r0, r1, r7
 8000414:	fb07 1110 	mls	r1, r7, r0, r1
 8000418:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800041c:	fb0e fe00 	mul.w	lr, lr, r0
 8000420:	45a6      	cmp	lr, r4
 8000422:	d908      	bls.n	8000436 <__udivmoddi4+0x156>
 8000424:	eb1c 0404 	adds.w	r4, ip, r4
 8000428:	f100 31ff 	add.w	r1, r0, #4294967295
 800042c:	d202      	bcs.n	8000434 <__udivmoddi4+0x154>
 800042e:	45a6      	cmp	lr, r4
 8000430:	f200 80bb 	bhi.w	80005aa <__udivmoddi4+0x2ca>
 8000434:	4608      	mov	r0, r1
 8000436:	eba4 040e 	sub.w	r4, r4, lr
 800043a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800043e:	e79c      	b.n	800037a <__udivmoddi4+0x9a>
 8000440:	f1c6 0720 	rsb	r7, r6, #32
 8000444:	40b3      	lsls	r3, r6
 8000446:	fa22 fc07 	lsr.w	ip, r2, r7
 800044a:	ea4c 0c03 	orr.w	ip, ip, r3
 800044e:	fa20 f407 	lsr.w	r4, r0, r7
 8000452:	fa01 f306 	lsl.w	r3, r1, r6
 8000456:	431c      	orrs	r4, r3
 8000458:	40f9      	lsrs	r1, r7
 800045a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800045e:	fa00 f306 	lsl.w	r3, r0, r6
 8000462:	fbb1 f8f9 	udiv	r8, r1, r9
 8000466:	0c20      	lsrs	r0, r4, #16
 8000468:	fa1f fe8c 	uxth.w	lr, ip
 800046c:	fb09 1118 	mls	r1, r9, r8, r1
 8000470:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000474:	fb08 f00e 	mul.w	r0, r8, lr
 8000478:	4288      	cmp	r0, r1
 800047a:	fa02 f206 	lsl.w	r2, r2, r6
 800047e:	d90b      	bls.n	8000498 <__udivmoddi4+0x1b8>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f108 3aff 	add.w	sl, r8, #4294967295
 8000488:	f080 8088 	bcs.w	800059c <__udivmoddi4+0x2bc>
 800048c:	4288      	cmp	r0, r1
 800048e:	f240 8085 	bls.w	800059c <__udivmoddi4+0x2bc>
 8000492:	f1a8 0802 	sub.w	r8, r8, #2
 8000496:	4461      	add	r1, ip
 8000498:	1a09      	subs	r1, r1, r0
 800049a:	b2a4      	uxth	r4, r4
 800049c:	fbb1 f0f9 	udiv	r0, r1, r9
 80004a0:	fb09 1110 	mls	r1, r9, r0, r1
 80004a4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004a8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004ac:	458e      	cmp	lr, r1
 80004ae:	d908      	bls.n	80004c2 <__udivmoddi4+0x1e2>
 80004b0:	eb1c 0101 	adds.w	r1, ip, r1
 80004b4:	f100 34ff 	add.w	r4, r0, #4294967295
 80004b8:	d26c      	bcs.n	8000594 <__udivmoddi4+0x2b4>
 80004ba:	458e      	cmp	lr, r1
 80004bc:	d96a      	bls.n	8000594 <__udivmoddi4+0x2b4>
 80004be:	3802      	subs	r0, #2
 80004c0:	4461      	add	r1, ip
 80004c2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004c6:	fba0 9402 	umull	r9, r4, r0, r2
 80004ca:	eba1 010e 	sub.w	r1, r1, lr
 80004ce:	42a1      	cmp	r1, r4
 80004d0:	46c8      	mov	r8, r9
 80004d2:	46a6      	mov	lr, r4
 80004d4:	d356      	bcc.n	8000584 <__udivmoddi4+0x2a4>
 80004d6:	d053      	beq.n	8000580 <__udivmoddi4+0x2a0>
 80004d8:	b15d      	cbz	r5, 80004f2 <__udivmoddi4+0x212>
 80004da:	ebb3 0208 	subs.w	r2, r3, r8
 80004de:	eb61 010e 	sbc.w	r1, r1, lr
 80004e2:	fa01 f707 	lsl.w	r7, r1, r7
 80004e6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ea:	40f1      	lsrs	r1, r6
 80004ec:	431f      	orrs	r7, r3
 80004ee:	e9c5 7100 	strd	r7, r1, [r5]
 80004f2:	2600      	movs	r6, #0
 80004f4:	4631      	mov	r1, r6
 80004f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004fa:	f1c2 0320 	rsb	r3, r2, #32
 80004fe:	40d8      	lsrs	r0, r3
 8000500:	fa0c fc02 	lsl.w	ip, ip, r2
 8000504:	fa21 f303 	lsr.w	r3, r1, r3
 8000508:	4091      	lsls	r1, r2
 800050a:	4301      	orrs	r1, r0
 800050c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000510:	fa1f fe8c 	uxth.w	lr, ip
 8000514:	fbb3 f0f7 	udiv	r0, r3, r7
 8000518:	fb07 3610 	mls	r6, r7, r0, r3
 800051c:	0c0b      	lsrs	r3, r1, #16
 800051e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000522:	fb00 f60e 	mul.w	r6, r0, lr
 8000526:	429e      	cmp	r6, r3
 8000528:	fa04 f402 	lsl.w	r4, r4, r2
 800052c:	d908      	bls.n	8000540 <__udivmoddi4+0x260>
 800052e:	eb1c 0303 	adds.w	r3, ip, r3
 8000532:	f100 38ff 	add.w	r8, r0, #4294967295
 8000536:	d22f      	bcs.n	8000598 <__udivmoddi4+0x2b8>
 8000538:	429e      	cmp	r6, r3
 800053a:	d92d      	bls.n	8000598 <__udivmoddi4+0x2b8>
 800053c:	3802      	subs	r0, #2
 800053e:	4463      	add	r3, ip
 8000540:	1b9b      	subs	r3, r3, r6
 8000542:	b289      	uxth	r1, r1
 8000544:	fbb3 f6f7 	udiv	r6, r3, r7
 8000548:	fb07 3316 	mls	r3, r7, r6, r3
 800054c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000550:	fb06 f30e 	mul.w	r3, r6, lr
 8000554:	428b      	cmp	r3, r1
 8000556:	d908      	bls.n	800056a <__udivmoddi4+0x28a>
 8000558:	eb1c 0101 	adds.w	r1, ip, r1
 800055c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000560:	d216      	bcs.n	8000590 <__udivmoddi4+0x2b0>
 8000562:	428b      	cmp	r3, r1
 8000564:	d914      	bls.n	8000590 <__udivmoddi4+0x2b0>
 8000566:	3e02      	subs	r6, #2
 8000568:	4461      	add	r1, ip
 800056a:	1ac9      	subs	r1, r1, r3
 800056c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000570:	e738      	b.n	80003e4 <__udivmoddi4+0x104>
 8000572:	462e      	mov	r6, r5
 8000574:	4628      	mov	r0, r5
 8000576:	e705      	b.n	8000384 <__udivmoddi4+0xa4>
 8000578:	4606      	mov	r6, r0
 800057a:	e6e3      	b.n	8000344 <__udivmoddi4+0x64>
 800057c:	4618      	mov	r0, r3
 800057e:	e6f8      	b.n	8000372 <__udivmoddi4+0x92>
 8000580:	454b      	cmp	r3, r9
 8000582:	d2a9      	bcs.n	80004d8 <__udivmoddi4+0x1f8>
 8000584:	ebb9 0802 	subs.w	r8, r9, r2
 8000588:	eb64 0e0c 	sbc.w	lr, r4, ip
 800058c:	3801      	subs	r0, #1
 800058e:	e7a3      	b.n	80004d8 <__udivmoddi4+0x1f8>
 8000590:	4646      	mov	r6, r8
 8000592:	e7ea      	b.n	800056a <__udivmoddi4+0x28a>
 8000594:	4620      	mov	r0, r4
 8000596:	e794      	b.n	80004c2 <__udivmoddi4+0x1e2>
 8000598:	4640      	mov	r0, r8
 800059a:	e7d1      	b.n	8000540 <__udivmoddi4+0x260>
 800059c:	46d0      	mov	r8, sl
 800059e:	e77b      	b.n	8000498 <__udivmoddi4+0x1b8>
 80005a0:	3b02      	subs	r3, #2
 80005a2:	4461      	add	r1, ip
 80005a4:	e732      	b.n	800040c <__udivmoddi4+0x12c>
 80005a6:	4630      	mov	r0, r6
 80005a8:	e709      	b.n	80003be <__udivmoddi4+0xde>
 80005aa:	4464      	add	r4, ip
 80005ac:	3802      	subs	r0, #2
 80005ae:	e742      	b.n	8000436 <__udivmoddi4+0x156>

080005b0 <__aeabi_idiv0>:
 80005b0:	4770      	bx	lr
 80005b2:	bf00      	nop

080005b4 <uart_read>:
static int shell_func_list_size = 0;
static shell_func_t shell_func_list[SHELL_FUNC_LIST_MAX_SIZE];

static char print_buffer[BUFFER_SIZE];

char uart_read() {
 80005b4:	b580      	push	{r7, lr}
 80005b6:	b082      	sub	sp, #8
 80005b8:	af00      	add	r7, sp, #0
	char c;
	HAL_UART_Receive_IT(&huart1, (uint8_t*)(&c), sizeof(char));
 80005ba:	1dfb      	adds	r3, r7, #7
 80005bc:	2201      	movs	r2, #1
 80005be:	4619      	mov	r1, r3
 80005c0:	4807      	ldr	r0, [pc, #28]	; (80005e0 <uart_read+0x2c>)
 80005c2:	f003 fc14 	bl	8003dee <HAL_UART_Receive_IT>
	xSemaphoreTake(semaphori,HAL_MAX_DELAY);
 80005c6:	4b07      	ldr	r3, [pc, #28]	; (80005e4 <uart_read+0x30>)
 80005c8:	681b      	ldr	r3, [r3, #0]
 80005ca:	f04f 31ff 	mov.w	r1, #4294967295
 80005ce:	4618      	mov	r0, r3
 80005d0:	f005 f8b0 	bl	8005734 <xQueueSemaphoreTake>
	return c;
 80005d4:	79fb      	ldrb	r3, [r7, #7]
}
 80005d6:	4618      	mov	r0, r3
 80005d8:	3708      	adds	r7, #8
 80005da:	46bd      	mov	sp, r7
 80005dc:	bd80      	pop	{r7, pc}
 80005de:	bf00      	nop
 80005e0:	20000a2c 	.word	0x20000a2c
 80005e4:	20000968 	.word	0x20000968

080005e8 <HAL_UART_RxCpltCallback>:


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	b084      	sub	sp, #16
 80005ec:	af00      	add	r7, sp, #0
 80005ee:	6078      	str	r0, [r7, #4]
	BaseType_t higher_priority_task_woken;

	if (huart==&huart1){
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	4a0e      	ldr	r2, [pc, #56]	; (800062c <HAL_UART_RxCpltCallback+0x44>)
 80005f4:	4293      	cmp	r3, r2
 80005f6:	d109      	bne.n	800060c <HAL_UART_RxCpltCallback+0x24>
		higher_priority_task_woken = pdFALSE;
 80005f8:	2300      	movs	r3, #0
 80005fa:	60fb      	str	r3, [r7, #12]
		xSemaphoreGiveFromISR(semaphori,&higher_priority_task_woken);
 80005fc:	4b0c      	ldr	r3, [pc, #48]	; (8000630 <HAL_UART_RxCpltCallback+0x48>)
 80005fe:	681b      	ldr	r3, [r3, #0]
 8000600:	f107 020c 	add.w	r2, r7, #12
 8000604:	4611      	mov	r1, r2
 8000606:	4618      	mov	r0, r3
 8000608:	f004 ffff 	bl	800560a <xQueueGiveFromISR>
	}

	portYIELD_FROM_ISR(higher_priority_task_woken);
 800060c:	68fb      	ldr	r3, [r7, #12]
 800060e:	2b00      	cmp	r3, #0
 8000610:	d007      	beq.n	8000622 <HAL_UART_RxCpltCallback+0x3a>
 8000612:	4b08      	ldr	r3, [pc, #32]	; (8000634 <HAL_UART_RxCpltCallback+0x4c>)
 8000614:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000618:	601a      	str	r2, [r3, #0]
 800061a:	f3bf 8f4f 	dsb	sy
 800061e:	f3bf 8f6f 	isb	sy

}
 8000622:	bf00      	nop
 8000624:	3710      	adds	r7, #16
 8000626:	46bd      	mov	sp, r7
 8000628:	bd80      	pop	{r7, pc}
 800062a:	bf00      	nop
 800062c:	20000a2c 	.word	0x20000a2c
 8000630:	20000968 	.word	0x20000968
 8000634:	e000ed04 	.word	0xe000ed04

08000638 <uart_write>:


int uart_write(char * s, uint16_t size) {
 8000638:	b580      	push	{r7, lr}
 800063a:	b082      	sub	sp, #8
 800063c:	af00      	add	r7, sp, #0
 800063e:	6078      	str	r0, [r7, #4]
 8000640:	460b      	mov	r3, r1
 8000642:	807b      	strh	r3, [r7, #2]
	HAL_UART_Transmit(&UART_DEVICE, (uint8_t*)s, size, HAL_MAX_DELAY);
 8000644:	887a      	ldrh	r2, [r7, #2]
 8000646:	f04f 33ff 	mov.w	r3, #4294967295
 800064a:	6879      	ldr	r1, [r7, #4]
 800064c:	4803      	ldr	r0, [pc, #12]	; (800065c <uart_write+0x24>)
 800064e:	f003 fb4b 	bl	8003ce8 <HAL_UART_Transmit>
	return size;
 8000652:	887b      	ldrh	r3, [r7, #2]
}
 8000654:	4618      	mov	r0, r3
 8000656:	3708      	adds	r7, #8
 8000658:	46bd      	mov	sp, r7
 800065a:	bd80      	pop	{r7, pc}
 800065c:	20000a2c 	.word	0x20000a2c

08000660 <sh_help>:




static int sh_help(int argc, char ** argv) {
 8000660:	b580      	push	{r7, lr}
 8000662:	b086      	sub	sp, #24
 8000664:	af02      	add	r7, sp, #8
 8000666:	6078      	str	r0, [r7, #4]
 8000668:	6039      	str	r1, [r7, #0]
	int i;
	for(i = 0 ; i < shell_func_list_size ; i++) {
 800066a:	2300      	movs	r3, #0
 800066c:	60fb      	str	r3, [r7, #12]
 800066e:	e023      	b.n	80006b8 <sh_help+0x58>
		int size;
		size = snprintf (print_buffer, BUFFER_SIZE, "%c: %s\r\n", shell_func_list[i].c, shell_func_list[i].description);
 8000670:	4916      	ldr	r1, [pc, #88]	; (80006cc <sh_help+0x6c>)
 8000672:	68fa      	ldr	r2, [r7, #12]
 8000674:	4613      	mov	r3, r2
 8000676:	005b      	lsls	r3, r3, #1
 8000678:	4413      	add	r3, r2
 800067a:	009b      	lsls	r3, r3, #2
 800067c:	440b      	add	r3, r1
 800067e:	781b      	ldrb	r3, [r3, #0]
 8000680:	4618      	mov	r0, r3
 8000682:	4912      	ldr	r1, [pc, #72]	; (80006cc <sh_help+0x6c>)
 8000684:	68fa      	ldr	r2, [r7, #12]
 8000686:	4613      	mov	r3, r2
 8000688:	005b      	lsls	r3, r3, #1
 800068a:	4413      	add	r3, r2
 800068c:	009b      	lsls	r3, r3, #2
 800068e:	440b      	add	r3, r1
 8000690:	3308      	adds	r3, #8
 8000692:	681b      	ldr	r3, [r3, #0]
 8000694:	9300      	str	r3, [sp, #0]
 8000696:	4603      	mov	r3, r0
 8000698:	4a0d      	ldr	r2, [pc, #52]	; (80006d0 <sh_help+0x70>)
 800069a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800069e:	480d      	ldr	r0, [pc, #52]	; (80006d4 <sh_help+0x74>)
 80006a0:	f007 fa36 	bl	8007b10 <sniprintf>
 80006a4:	60b8      	str	r0, [r7, #8]
		uart_write(print_buffer, size);
 80006a6:	68bb      	ldr	r3, [r7, #8]
 80006a8:	b29b      	uxth	r3, r3
 80006aa:	4619      	mov	r1, r3
 80006ac:	4809      	ldr	r0, [pc, #36]	; (80006d4 <sh_help+0x74>)
 80006ae:	f7ff ffc3 	bl	8000638 <uart_write>
	for(i = 0 ; i < shell_func_list_size ; i++) {
 80006b2:	68fb      	ldr	r3, [r7, #12]
 80006b4:	3301      	adds	r3, #1
 80006b6:	60fb      	str	r3, [r7, #12]
 80006b8:	4b07      	ldr	r3, [pc, #28]	; (80006d8 <sh_help+0x78>)
 80006ba:	681b      	ldr	r3, [r3, #0]
 80006bc:	68fa      	ldr	r2, [r7, #12]
 80006be:	429a      	cmp	r2, r3
 80006c0:	dbd6      	blt.n	8000670 <sh_help+0x10>
	}

	return 0;
 80006c2:	2300      	movs	r3, #0
}
 80006c4:	4618      	mov	r0, r3
 80006c6:	3710      	adds	r7, #16
 80006c8:	46bd      	mov	sp, r7
 80006ca:	bd80      	pop	{r7, pc}
 80006cc:	200001a0 	.word	0x200001a0
 80006d0:	08008bb8 	.word	0x08008bb8
 80006d4:	2000009c 	.word	0x2000009c
 80006d8:	2000019c 	.word	0x2000019c

080006dc <shell_init>:

void shell_init() {
 80006dc:	b580      	push	{r7, lr}
 80006de:	b082      	sub	sp, #8
 80006e0:	af00      	add	r7, sp, #0
	int size = 0;
 80006e2:	2300      	movs	r3, #0
 80006e4:	607b      	str	r3, [r7, #4]

	size = snprintf (print_buffer, BUFFER_SIZE, "\r\n\r\n===== Monsieur Shell v0.2 =====\r\n");
 80006e6:	4a0b      	ldr	r2, [pc, #44]	; (8000714 <shell_init+0x38>)
 80006e8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80006ec:	480a      	ldr	r0, [pc, #40]	; (8000718 <shell_init+0x3c>)
 80006ee:	f007 fa0f 	bl	8007b10 <sniprintf>
 80006f2:	6078      	str	r0, [r7, #4]
	uart_write(print_buffer, size);
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	b29b      	uxth	r3, r3
 80006f8:	4619      	mov	r1, r3
 80006fa:	4807      	ldr	r0, [pc, #28]	; (8000718 <shell_init+0x3c>)
 80006fc:	f7ff ff9c 	bl	8000638 <uart_write>

	shell_add('h', sh_help, "Help");
 8000700:	4a06      	ldr	r2, [pc, #24]	; (800071c <shell_init+0x40>)
 8000702:	4907      	ldr	r1, [pc, #28]	; (8000720 <shell_init+0x44>)
 8000704:	2068      	movs	r0, #104	; 0x68
 8000706:	f000 f80d 	bl	8000724 <shell_add>
}
 800070a:	bf00      	nop
 800070c:	3708      	adds	r7, #8
 800070e:	46bd      	mov	sp, r7
 8000710:	bd80      	pop	{r7, pc}
 8000712:	bf00      	nop
 8000714:	08008bc4 	.word	0x08008bc4
 8000718:	2000009c 	.word	0x2000009c
 800071c:	08008bec 	.word	0x08008bec
 8000720:	08000661 	.word	0x08000661

08000724 <shell_add>:

int shell_add(char c, int (* pfunc)(int argc, char ** argv), char * description) {
 8000724:	b480      	push	{r7}
 8000726:	b085      	sub	sp, #20
 8000728:	af00      	add	r7, sp, #0
 800072a:	4603      	mov	r3, r0
 800072c:	60b9      	str	r1, [r7, #8]
 800072e:	607a      	str	r2, [r7, #4]
 8000730:	73fb      	strb	r3, [r7, #15]
	if (shell_func_list_size < SHELL_FUNC_LIST_MAX_SIZE) {
 8000732:	4b19      	ldr	r3, [pc, #100]	; (8000798 <shell_add+0x74>)
 8000734:	681b      	ldr	r3, [r3, #0]
 8000736:	2b3f      	cmp	r3, #63	; 0x3f
 8000738:	dc26      	bgt.n	8000788 <shell_add+0x64>
		shell_func_list[shell_func_list_size].c = c;
 800073a:	4b17      	ldr	r3, [pc, #92]	; (8000798 <shell_add+0x74>)
 800073c:	681a      	ldr	r2, [r3, #0]
 800073e:	4917      	ldr	r1, [pc, #92]	; (800079c <shell_add+0x78>)
 8000740:	4613      	mov	r3, r2
 8000742:	005b      	lsls	r3, r3, #1
 8000744:	4413      	add	r3, r2
 8000746:	009b      	lsls	r3, r3, #2
 8000748:	440b      	add	r3, r1
 800074a:	7bfa      	ldrb	r2, [r7, #15]
 800074c:	701a      	strb	r2, [r3, #0]
		shell_func_list[shell_func_list_size].func = pfunc;
 800074e:	4b12      	ldr	r3, [pc, #72]	; (8000798 <shell_add+0x74>)
 8000750:	681a      	ldr	r2, [r3, #0]
 8000752:	4912      	ldr	r1, [pc, #72]	; (800079c <shell_add+0x78>)
 8000754:	4613      	mov	r3, r2
 8000756:	005b      	lsls	r3, r3, #1
 8000758:	4413      	add	r3, r2
 800075a:	009b      	lsls	r3, r3, #2
 800075c:	440b      	add	r3, r1
 800075e:	3304      	adds	r3, #4
 8000760:	68ba      	ldr	r2, [r7, #8]
 8000762:	601a      	str	r2, [r3, #0]
		shell_func_list[shell_func_list_size].description = description;
 8000764:	4b0c      	ldr	r3, [pc, #48]	; (8000798 <shell_add+0x74>)
 8000766:	681a      	ldr	r2, [r3, #0]
 8000768:	490c      	ldr	r1, [pc, #48]	; (800079c <shell_add+0x78>)
 800076a:	4613      	mov	r3, r2
 800076c:	005b      	lsls	r3, r3, #1
 800076e:	4413      	add	r3, r2
 8000770:	009b      	lsls	r3, r3, #2
 8000772:	440b      	add	r3, r1
 8000774:	3308      	adds	r3, #8
 8000776:	687a      	ldr	r2, [r7, #4]
 8000778:	601a      	str	r2, [r3, #0]
		shell_func_list_size++;
 800077a:	4b07      	ldr	r3, [pc, #28]	; (8000798 <shell_add+0x74>)
 800077c:	681b      	ldr	r3, [r3, #0]
 800077e:	3301      	adds	r3, #1
 8000780:	4a05      	ldr	r2, [pc, #20]	; (8000798 <shell_add+0x74>)
 8000782:	6013      	str	r3, [r2, #0]
		return 0;
 8000784:	2300      	movs	r3, #0
 8000786:	e001      	b.n	800078c <shell_add+0x68>
	}

	return -1;
 8000788:	f04f 33ff 	mov.w	r3, #4294967295
}
 800078c:	4618      	mov	r0, r3
 800078e:	3714      	adds	r7, #20
 8000790:	46bd      	mov	sp, r7
 8000792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000796:	4770      	bx	lr
 8000798:	2000019c 	.word	0x2000019c
 800079c:	200001a0 	.word	0x200001a0

080007a0 <shell_exec>:

static int shell_exec(char * buf) {
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b090      	sub	sp, #64	; 0x40
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	6078      	str	r0, [r7, #4]
	int i;

	char c = buf[0];
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	781b      	ldrb	r3, [r3, #0]
 80007ac:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

	int argc;
	char * argv[ARGC_MAX];
	char *p;

	for(i = 0 ; i < shell_func_list_size ; i++) {
 80007b0:	2300      	movs	r3, #0
 80007b2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80007b4:	e040      	b.n	8000838 <shell_exec+0x98>
		if (shell_func_list[i].c == c) {
 80007b6:	492d      	ldr	r1, [pc, #180]	; (800086c <shell_exec+0xcc>)
 80007b8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80007ba:	4613      	mov	r3, r2
 80007bc:	005b      	lsls	r3, r3, #1
 80007be:	4413      	add	r3, r2
 80007c0:	009b      	lsls	r3, r3, #2
 80007c2:	440b      	add	r3, r1
 80007c4:	781b      	ldrb	r3, [r3, #0]
 80007c6:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 80007ca:	429a      	cmp	r2, r3
 80007cc:	d131      	bne.n	8000832 <shell_exec+0x92>
			argc = 1;
 80007ce:	2301      	movs	r3, #1
 80007d0:	63bb      	str	r3, [r7, #56]	; 0x38
			argv[0] = buf;
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	60fb      	str	r3, [r7, #12]

			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	637b      	str	r3, [r7, #52]	; 0x34
 80007da:	e013      	b.n	8000804 <shell_exec+0x64>
				if(*p == ' ') {
 80007dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80007de:	781b      	ldrb	r3, [r3, #0]
 80007e0:	2b20      	cmp	r3, #32
 80007e2:	d10c      	bne.n	80007fe <shell_exec+0x5e>
					*p = '\0';
 80007e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80007e6:	2200      	movs	r2, #0
 80007e8:	701a      	strb	r2, [r3, #0]
					argv[argc++] = p+1;
 80007ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80007ec:	1c5a      	adds	r2, r3, #1
 80007ee:	63ba      	str	r2, [r7, #56]	; 0x38
 80007f0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80007f2:	3201      	adds	r2, #1
 80007f4:	009b      	lsls	r3, r3, #2
 80007f6:	3340      	adds	r3, #64	; 0x40
 80007f8:	443b      	add	r3, r7
 80007fa:	f843 2c34 	str.w	r2, [r3, #-52]
			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 80007fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000800:	3301      	adds	r3, #1
 8000802:	637b      	str	r3, [r7, #52]	; 0x34
 8000804:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000806:	781b      	ldrb	r3, [r3, #0]
 8000808:	2b00      	cmp	r3, #0
 800080a:	d002      	beq.n	8000812 <shell_exec+0x72>
 800080c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800080e:	2b07      	cmp	r3, #7
 8000810:	dde4      	ble.n	80007dc <shell_exec+0x3c>
				}
			}

			return shell_func_list[i].func(argc, argv);
 8000812:	4916      	ldr	r1, [pc, #88]	; (800086c <shell_exec+0xcc>)
 8000814:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8000816:	4613      	mov	r3, r2
 8000818:	005b      	lsls	r3, r3, #1
 800081a:	4413      	add	r3, r2
 800081c:	009b      	lsls	r3, r3, #2
 800081e:	440b      	add	r3, r1
 8000820:	3304      	adds	r3, #4
 8000822:	681b      	ldr	r3, [r3, #0]
 8000824:	f107 020c 	add.w	r2, r7, #12
 8000828:	4611      	mov	r1, r2
 800082a:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800082c:	4798      	blx	r3
 800082e:	4603      	mov	r3, r0
 8000830:	e018      	b.n	8000864 <shell_exec+0xc4>
	for(i = 0 ; i < shell_func_list_size ; i++) {
 8000832:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000834:	3301      	adds	r3, #1
 8000836:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000838:	4b0d      	ldr	r3, [pc, #52]	; (8000870 <shell_exec+0xd0>)
 800083a:	681b      	ldr	r3, [r3, #0]
 800083c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800083e:	429a      	cmp	r2, r3
 8000840:	dbb9      	blt.n	80007b6 <shell_exec+0x16>
		}
	}

	int size;
	size = snprintf (print_buffer, BUFFER_SIZE, "%c: no such command\r\n", c);
 8000842:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000846:	4a0b      	ldr	r2, [pc, #44]	; (8000874 <shell_exec+0xd4>)
 8000848:	f44f 7180 	mov.w	r1, #256	; 0x100
 800084c:	480a      	ldr	r0, [pc, #40]	; (8000878 <shell_exec+0xd8>)
 800084e:	f007 f95f 	bl	8007b10 <sniprintf>
 8000852:	62f8      	str	r0, [r7, #44]	; 0x2c
	uart_write(print_buffer, size);
 8000854:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000856:	b29b      	uxth	r3, r3
 8000858:	4619      	mov	r1, r3
 800085a:	4807      	ldr	r0, [pc, #28]	; (8000878 <shell_exec+0xd8>)
 800085c:	f7ff feec 	bl	8000638 <uart_write>
	return -1;
 8000860:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000864:	4618      	mov	r0, r3
 8000866:	3740      	adds	r7, #64	; 0x40
 8000868:	46bd      	mov	sp, r7
 800086a:	bd80      	pop	{r7, pc}
 800086c:	200001a0 	.word	0x200001a0
 8000870:	2000019c 	.word	0x2000019c
 8000874:	08008bf4 	.word	0x08008bf4
 8000878:	2000009c 	.word	0x2000009c

0800087c <shell_run>:

static char backspace[] = "\b \b";
static char prompt[] = "> ";

int shell_run() {
 800087c:	b580      	push	{r7, lr}
 800087e:	b084      	sub	sp, #16
 8000880:	af00      	add	r7, sp, #0
	int reading = 0;
 8000882:	2300      	movs	r3, #0
 8000884:	60fb      	str	r3, [r7, #12]
	int pos = 0;
 8000886:	2300      	movs	r3, #0
 8000888:	60bb      	str	r3, [r7, #8]

	static char cmd_buffer[BUFFER_SIZE];

	while (1) {
		uart_write(prompt, 2);
 800088a:	2102      	movs	r1, #2
 800088c:	482b      	ldr	r0, [pc, #172]	; (800093c <shell_run+0xc0>)
 800088e:	f7ff fed3 	bl	8000638 <uart_write>
		reading = 1;
 8000892:	2301      	movs	r3, #1
 8000894:	60fb      	str	r3, [r7, #12]

		while(reading) {
 8000896:	e049      	b.n	800092c <shell_run+0xb0>
			char c = uart_read();
 8000898:	f7ff fe8c 	bl	80005b4 <uart_read>
 800089c:	4603      	mov	r3, r0
 800089e:	70fb      	strb	r3, [r7, #3]
			int size;

			switch (c) {
 80008a0:	78fb      	ldrb	r3, [r7, #3]
 80008a2:	2b08      	cmp	r3, #8
 80008a4:	d027      	beq.n	80008f6 <shell_run+0x7a>
 80008a6:	2b0d      	cmp	r3, #13
 80008a8:	d130      	bne.n	800090c <shell_run+0x90>
			//process RETURN key
			case '\r':
				//case '\n':
				size = snprintf (print_buffer, BUFFER_SIZE, "\r\n");
 80008aa:	4a25      	ldr	r2, [pc, #148]	; (8000940 <shell_run+0xc4>)
 80008ac:	f44f 7180 	mov.w	r1, #256	; 0x100
 80008b0:	4824      	ldr	r0, [pc, #144]	; (8000944 <shell_run+0xc8>)
 80008b2:	f007 f92d 	bl	8007b10 <sniprintf>
 80008b6:	6078      	str	r0, [r7, #4]
				uart_write(print_buffer, size);
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	b29b      	uxth	r3, r3
 80008bc:	4619      	mov	r1, r3
 80008be:	4821      	ldr	r0, [pc, #132]	; (8000944 <shell_run+0xc8>)
 80008c0:	f7ff feba 	bl	8000638 <uart_write>
				cmd_buffer[pos++] = 0;     //add \0 char at end of string
 80008c4:	68bb      	ldr	r3, [r7, #8]
 80008c6:	1c5a      	adds	r2, r3, #1
 80008c8:	60ba      	str	r2, [r7, #8]
 80008ca:	4a1f      	ldr	r2, [pc, #124]	; (8000948 <shell_run+0xcc>)
 80008cc:	2100      	movs	r1, #0
 80008ce:	54d1      	strb	r1, [r2, r3]
				size = snprintf (print_buffer, BUFFER_SIZE, ":%s\r\n", cmd_buffer);
 80008d0:	4b1d      	ldr	r3, [pc, #116]	; (8000948 <shell_run+0xcc>)
 80008d2:	4a1e      	ldr	r2, [pc, #120]	; (800094c <shell_run+0xd0>)
 80008d4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80008d8:	481a      	ldr	r0, [pc, #104]	; (8000944 <shell_run+0xc8>)
 80008da:	f007 f919 	bl	8007b10 <sniprintf>
 80008de:	6078      	str	r0, [r7, #4]
				uart_write(print_buffer, size);
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	b29b      	uxth	r3, r3
 80008e4:	4619      	mov	r1, r3
 80008e6:	4817      	ldr	r0, [pc, #92]	; (8000944 <shell_run+0xc8>)
 80008e8:	f7ff fea6 	bl	8000638 <uart_write>
				reading = 0;        //exit read loop
 80008ec:	2300      	movs	r3, #0
 80008ee:	60fb      	str	r3, [r7, #12]
				pos = 0;            //reset buffer
 80008f0:	2300      	movs	r3, #0
 80008f2:	60bb      	str	r3, [r7, #8]
				break;
 80008f4:	e01a      	b.n	800092c <shell_run+0xb0>
				//backspace
			case '\b':
				if (pos > 0) {      //is there a char to delete?
 80008f6:	68bb      	ldr	r3, [r7, #8]
 80008f8:	2b00      	cmp	r3, #0
 80008fa:	dd16      	ble.n	800092a <shell_run+0xae>
					pos--;          //remove it in buffer
 80008fc:	68bb      	ldr	r3, [r7, #8]
 80008fe:	3b01      	subs	r3, #1
 8000900:	60bb      	str	r3, [r7, #8]

					uart_write(backspace, 3);	// delete the char on the terminal
 8000902:	2103      	movs	r1, #3
 8000904:	4812      	ldr	r0, [pc, #72]	; (8000950 <shell_run+0xd4>)
 8000906:	f7ff fe97 	bl	8000638 <uart_write>
				}
				break;
 800090a:	e00e      	b.n	800092a <shell_run+0xae>
				//other characters
			default:
				//only store characters if buffer has space
				if (pos < BUFFER_SIZE) {
 800090c:	68bb      	ldr	r3, [r7, #8]
 800090e:	2bff      	cmp	r3, #255	; 0xff
 8000910:	dc0c      	bgt.n	800092c <shell_run+0xb0>
					uart_write(&c, 1);
 8000912:	1cfb      	adds	r3, r7, #3
 8000914:	2101      	movs	r1, #1
 8000916:	4618      	mov	r0, r3
 8000918:	f7ff fe8e 	bl	8000638 <uart_write>
					cmd_buffer[pos++] = c; //store
 800091c:	68bb      	ldr	r3, [r7, #8]
 800091e:	1c5a      	adds	r2, r3, #1
 8000920:	60ba      	str	r2, [r7, #8]
 8000922:	78f9      	ldrb	r1, [r7, #3]
 8000924:	4a08      	ldr	r2, [pc, #32]	; (8000948 <shell_run+0xcc>)
 8000926:	54d1      	strb	r1, [r2, r3]
 8000928:	e000      	b.n	800092c <shell_run+0xb0>
				break;
 800092a:	bf00      	nop
		while(reading) {
 800092c:	68fb      	ldr	r3, [r7, #12]
 800092e:	2b00      	cmp	r3, #0
 8000930:	d1b2      	bne.n	8000898 <shell_run+0x1c>
				}
			}
		}
		shell_exec(cmd_buffer);
 8000932:	4805      	ldr	r0, [pc, #20]	; (8000948 <shell_run+0xcc>)
 8000934:	f7ff ff34 	bl	80007a0 <shell_exec>
		uart_write(prompt, 2);
 8000938:	e7a7      	b.n	800088a <shell_run+0xe>
 800093a:	bf00      	nop
 800093c:	20000004 	.word	0x20000004
 8000940:	08008c0c 	.word	0x08008c0c
 8000944:	2000009c 	.word	0x2000009c
 8000948:	200004a0 	.word	0x200004a0
 800094c:	08008c10 	.word	0x08008c10
 8000950:	20000000 	.word	0x20000000

08000954 <fonction>:
extern char print_buffer[BUFFER_SIZE];
extern int LED_DELAY;


int fonction(int argc, char ** argv)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	b084      	sub	sp, #16
 8000958:	af00      	add	r7, sp, #0
 800095a:	6078      	str	r0, [r7, #4]
 800095c:	6039      	str	r1, [r7, #0]
	int size = snprintf (print_buffer, BUFFER_SIZE, "Je suis une fonction bidon\r\n");
 800095e:	4a09      	ldr	r2, [pc, #36]	; (8000984 <fonction+0x30>)
 8000960:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000964:	4808      	ldr	r0, [pc, #32]	; (8000988 <fonction+0x34>)
 8000966:	f007 f8d3 	bl	8007b10 <sniprintf>
 800096a:	60f8      	str	r0, [r7, #12]
	uart_write(print_buffer, size);
 800096c:	68fb      	ldr	r3, [r7, #12]
 800096e:	b29b      	uxth	r3, r3
 8000970:	4619      	mov	r1, r3
 8000972:	4805      	ldr	r0, [pc, #20]	; (8000988 <fonction+0x34>)
 8000974:	f7ff fe60 	bl	8000638 <uart_write>

	return 0;
 8000978:	2300      	movs	r3, #0
}
 800097a:	4618      	mov	r0, r3
 800097c:	3710      	adds	r7, #16
 800097e:	46bd      	mov	sp, r7
 8000980:	bd80      	pop	{r7, pc}
 8000982:	bf00      	nop
 8000984:	08008c18 	.word	0x08008c18
 8000988:	200005a0 	.word	0x200005a0

0800098c <addition>:


int addition( int argc, char ** argv)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	b088      	sub	sp, #32
 8000990:	af02      	add	r7, sp, #8
 8000992:	6078      	str	r0, [r7, #4]
 8000994:	6039      	str	r1, [r7, #0]
	if(argc !=3)
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	2b03      	cmp	r3, #3
 800099a:	d00f      	beq.n	80009bc <addition+0x30>
	{
		int size = snprintf (print_buffer, BUFFER_SIZE, "Error y a pas le bon nombre d'argument pour une somme de deux\r\n");
 800099c:	4a1b      	ldr	r2, [pc, #108]	; (8000a0c <addition+0x80>)
 800099e:	f44f 7180 	mov.w	r1, #256	; 0x100
 80009a2:	481b      	ldr	r0, [pc, #108]	; (8000a10 <addition+0x84>)
 80009a4:	f007 f8b4 	bl	8007b10 <sniprintf>
 80009a8:	60b8      	str	r0, [r7, #8]
		uart_write(print_buffer, size);
 80009aa:	68bb      	ldr	r3, [r7, #8]
 80009ac:	b29b      	uxth	r3, r3
 80009ae:	4619      	mov	r1, r3
 80009b0:	4817      	ldr	r0, [pc, #92]	; (8000a10 <addition+0x84>)
 80009b2:	f7ff fe41 	bl	8000638 <uart_write>
		return -1;
 80009b6:	f04f 33ff 	mov.w	r3, #4294967295
 80009ba:	e022      	b.n	8000a02 <addition+0x76>
	}
	else
	{
		int a = atoi(argv[1]);
 80009bc:	683b      	ldr	r3, [r7, #0]
 80009be:	3304      	adds	r3, #4
 80009c0:	681b      	ldr	r3, [r3, #0]
 80009c2:	4618      	mov	r0, r3
 80009c4:	f006 fdca 	bl	800755c <atoi>
 80009c8:	6178      	str	r0, [r7, #20]
		int b = atoi(argv[2]);
 80009ca:	683b      	ldr	r3, [r7, #0]
 80009cc:	3308      	adds	r3, #8
 80009ce:	681b      	ldr	r3, [r3, #0]
 80009d0:	4618      	mov	r0, r3
 80009d2:	f006 fdc3 	bl	800755c <atoi>
 80009d6:	6138      	str	r0, [r7, #16]
		int size = snprintf (print_buffer, BUFFER_SIZE, "%d + %d = %d\r\n\r\n", a, b, a+b);
 80009d8:	697a      	ldr	r2, [r7, #20]
 80009da:	693b      	ldr	r3, [r7, #16]
 80009dc:	4413      	add	r3, r2
 80009de:	9301      	str	r3, [sp, #4]
 80009e0:	693b      	ldr	r3, [r7, #16]
 80009e2:	9300      	str	r3, [sp, #0]
 80009e4:	697b      	ldr	r3, [r7, #20]
 80009e6:	4a0b      	ldr	r2, [pc, #44]	; (8000a14 <addition+0x88>)
 80009e8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80009ec:	4808      	ldr	r0, [pc, #32]	; (8000a10 <addition+0x84>)
 80009ee:	f007 f88f 	bl	8007b10 <sniprintf>
 80009f2:	60f8      	str	r0, [r7, #12]
		uart_write(print_buffer, size);
 80009f4:	68fb      	ldr	r3, [r7, #12]
 80009f6:	b29b      	uxth	r3, r3
 80009f8:	4619      	mov	r1, r3
 80009fa:	4805      	ldr	r0, [pc, #20]	; (8000a10 <addition+0x84>)
 80009fc:	f7ff fe1c 	bl	8000638 <uart_write>

	}
	return 0;
 8000a00:	2300      	movs	r3, #0
}
 8000a02:	4618      	mov	r0, r3
 8000a04:	3718      	adds	r7, #24
 8000a06:	46bd      	mov	sp, r7
 8000a08:	bd80      	pop	{r7, pc}
 8000a0a:	bf00      	nop
 8000a0c:	08008c38 	.word	0x08008c38
 8000a10:	200005a0 	.word	0x200005a0
 8000a14:	08008c78 	.word	0x08008c78

08000a18 <setLedRate>:
	return 0;
}
*/

int setLedRate( int argc, char ** argv)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	b084      	sub	sp, #16
 8000a1c:	af00      	add	r7, sp, #0
 8000a1e:	6078      	str	r0, [r7, #4]
 8000a20:	6039      	str	r1, [r7, #0]
	if(argc!=2)
 8000a22:	687b      	ldr	r3, [r7, #4]
 8000a24:	2b02      	cmp	r3, #2
 8000a26:	d00d      	beq.n	8000a44 <setLedRate+0x2c>
	{
		int size = snprintf (print_buffer, BUFFER_SIZE, "Error y a pas le bon nombre d'arguments pour la fonction setLedRate\r\n");
 8000a28:	4a13      	ldr	r2, [pc, #76]	; (8000a78 <setLedRate+0x60>)
 8000a2a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000a2e:	4813      	ldr	r0, [pc, #76]	; (8000a7c <setLedRate+0x64>)
 8000a30:	f007 f86e 	bl	8007b10 <sniprintf>
 8000a34:	60f8      	str	r0, [r7, #12]
		uart_write(print_buffer, size);
 8000a36:	68fb      	ldr	r3, [r7, #12]
 8000a38:	b29b      	uxth	r3, r3
 8000a3a:	4619      	mov	r1, r3
 8000a3c:	480f      	ldr	r0, [pc, #60]	; (8000a7c <setLedRate+0x64>)
 8000a3e:	f7ff fdfb 	bl	8000638 <uart_write>
 8000a42:	e00d      	b.n	8000a60 <setLedRate+0x48>
	}
	else
	{
		LED_DELAY = atoi(argv[1]);
 8000a44:	683b      	ldr	r3, [r7, #0]
 8000a46:	3304      	adds	r3, #4
 8000a48:	681b      	ldr	r3, [r3, #0]
 8000a4a:	4618      	mov	r0, r3
 8000a4c:	f006 fd86 	bl	800755c <atoi>
 8000a50:	4603      	mov	r3, r0
 8000a52:	4a0b      	ldr	r2, [pc, #44]	; (8000a80 <setLedRate+0x68>)
 8000a54:	6013      	str	r3, [r2, #0]
		vTaskResume(xHandleLED); //reveille la tache si elle est suspended else pass
 8000a56:	4b0b      	ldr	r3, [pc, #44]	; (8000a84 <setLedRate+0x6c>)
 8000a58:	681b      	ldr	r3, [r3, #0]
 8000a5a:	4618      	mov	r0, r3
 8000a5c:	f005 fabe 	bl	8005fdc <vTaskResume>
	}
	printf("%d\n\r", LED_DELAY);
 8000a60:	4b07      	ldr	r3, [pc, #28]	; (8000a80 <setLedRate+0x68>)
 8000a62:	681b      	ldr	r3, [r3, #0]
 8000a64:	4619      	mov	r1, r3
 8000a66:	4808      	ldr	r0, [pc, #32]	; (8000a88 <setLedRate+0x70>)
 8000a68:	f006 ff4a 	bl	8007900 <iprintf>
	return 0;
 8000a6c:	2300      	movs	r3, #0
}
 8000a6e:	4618      	mov	r0, r3
 8000a70:	3710      	adds	r7, #16
 8000a72:	46bd      	mov	sp, r7
 8000a74:	bd80      	pop	{r7, pc}
 8000a76:	bf00      	nop
 8000a78:	08008c8c 	.word	0x08008c8c
 8000a7c:	200005a0 	.word	0x200005a0
 8000a80:	20000008 	.word	0x20000008
 8000a84:	20000970 	.word	0x20000970
 8000a88:	08008cd4 	.word	0x08008cd4

08000a8c <led>:




int led()
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b082      	sub	sp, #8
 8000a90:	af00      	add	r7, sp, #0
	int LED_Delay_local_var;
	while(1)
	{
		LED_Delay_local_var = LED_DELAY;
 8000a92:	4b0f      	ldr	r3, [pc, #60]	; (8000ad0 <led+0x44>)
 8000a94:	681b      	ldr	r3, [r3, #0]
 8000a96:	607b      	str	r3, [r7, #4]
		switch(LED_Delay_local_var)
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	2b00      	cmp	r3, #0
 8000a9c:	d10a      	bne.n	8000ab4 <led+0x28>
				{
					case 0 :
						HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin,RESET);
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	2102      	movs	r1, #2
 8000aa2:	480c      	ldr	r0, [pc, #48]	; (8000ad4 <led+0x48>)
 8000aa4:	f001 fd1c 	bl	80024e0 <HAL_GPIO_WritePin>
						vTaskSuspend(xHandleLED); // communiquer PROPREMENT cad suspendre si l 0 == led off
 8000aa8:	4b0b      	ldr	r3, [pc, #44]	; (8000ad8 <led+0x4c>)
 8000aaa:	681b      	ldr	r3, [r3, #0]
 8000aac:	4618      	mov	r0, r3
 8000aae:	f005 f9cd 	bl	8005e4c <vTaskSuspend>
						break;
 8000ab2:	e008      	b.n	8000ac6 <led+0x3a>


					default :
						HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8000ab4:	2102      	movs	r1, #2
 8000ab6:	4807      	ldr	r0, [pc, #28]	; (8000ad4 <led+0x48>)
 8000ab8:	f001 fd2b 	bl	8002512 <HAL_GPIO_TogglePin>
						vTaskDelay(LED_Delay_local_var);
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	4618      	mov	r0, r3
 8000ac0:	f005 f98e 	bl	8005de0 <vTaskDelay>
						break;
 8000ac4:	bf00      	nop

				}
		vTaskDelay(LED_Delay_local_var);
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	4618      	mov	r0, r3
 8000aca:	f005 f989 	bl	8005de0 <vTaskDelay>
		LED_Delay_local_var = LED_DELAY;
 8000ace:	e7e0      	b.n	8000a92 <led+0x6>
 8000ad0:	20000008 	.word	0x20000008
 8000ad4:	40022000 	.word	0x40022000
 8000ad8:	20000970 	.word	0x20000970

08000adc <spammer>:
	return 0;
}


int spammer( int argc, char ** argv)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	b086      	sub	sp, #24
 8000ae0:	af00      	add	r7, sp, #0
 8000ae2:	6078      	str	r0, [r7, #4]
 8000ae4:	6039      	str	r1, [r7, #0]
	if(argc!=3)
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	2b03      	cmp	r3, #3
 8000aea:	d00f      	beq.n	8000b0c <spammer+0x30>
	{
		int size = snprintf (print_buffer, BUFFER_SIZE, "Error y a pas le bon nombre d'arguments pour la fonction Spam \r\n");
 8000aec:	4a1a      	ldr	r2, [pc, #104]	; (8000b58 <spammer+0x7c>)
 8000aee:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000af2:	481a      	ldr	r0, [pc, #104]	; (8000b5c <spammer+0x80>)
 8000af4:	f007 f80c 	bl	8007b10 <sniprintf>
 8000af8:	60f8      	str	r0, [r7, #12]
		uart_write(print_buffer, size);
 8000afa:	68fb      	ldr	r3, [r7, #12]
 8000afc:	b29b      	uxth	r3, r3
 8000afe:	4619      	mov	r1, r3
 8000b00:	4816      	ldr	r0, [pc, #88]	; (8000b5c <spammer+0x80>)
 8000b02:	f7ff fd99 	bl	8000638 <uart_write>
		return -1;
 8000b06:	f04f 33ff 	mov.w	r3, #4294967295
 8000b0a:	e020      	b.n	8000b4e <spammer+0x72>
	}
	else
	{
		int size = snprintf (print_buffer, BUFFER_SIZE, "%s\r\n", argv[1]);
 8000b0c:	683b      	ldr	r3, [r7, #0]
 8000b0e:	3304      	adds	r3, #4
 8000b10:	681b      	ldr	r3, [r3, #0]
 8000b12:	4a13      	ldr	r2, [pc, #76]	; (8000b60 <spammer+0x84>)
 8000b14:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000b18:	4810      	ldr	r0, [pc, #64]	; (8000b5c <spammer+0x80>)
 8000b1a:	f006 fff9 	bl	8007b10 <sniprintf>
 8000b1e:	6138      	str	r0, [r7, #16]
		for (int i=0; i<atoi(argv[2]);i++) uart_write(print_buffer, size);
 8000b20:	2300      	movs	r3, #0
 8000b22:	617b      	str	r3, [r7, #20]
 8000b24:	e008      	b.n	8000b38 <spammer+0x5c>
 8000b26:	693b      	ldr	r3, [r7, #16]
 8000b28:	b29b      	uxth	r3, r3
 8000b2a:	4619      	mov	r1, r3
 8000b2c:	480b      	ldr	r0, [pc, #44]	; (8000b5c <spammer+0x80>)
 8000b2e:	f7ff fd83 	bl	8000638 <uart_write>
 8000b32:	697b      	ldr	r3, [r7, #20]
 8000b34:	3301      	adds	r3, #1
 8000b36:	617b      	str	r3, [r7, #20]
 8000b38:	683b      	ldr	r3, [r7, #0]
 8000b3a:	3308      	adds	r3, #8
 8000b3c:	681b      	ldr	r3, [r3, #0]
 8000b3e:	4618      	mov	r0, r3
 8000b40:	f006 fd0c 	bl	800755c <atoi>
 8000b44:	4602      	mov	r2, r0
 8000b46:	697b      	ldr	r3, [r7, #20]
 8000b48:	4293      	cmp	r3, r2
 8000b4a:	dbec      	blt.n	8000b26 <spammer+0x4a>
	}

	return 0;
 8000b4c:	2300      	movs	r3, #0
}
 8000b4e:	4618      	mov	r0, r3
 8000b50:	3718      	adds	r7, #24
 8000b52:	46bd      	mov	sp, r7
 8000b54:	bd80      	pop	{r7, pc}
 8000b56:	bf00      	nop
 8000b58:	08008cdc 	.word	0x08008cdc
 8000b5c:	200005a0 	.word	0x200005a0
 8000b60:	08008d20 	.word	0x08008d20

08000b64 <vApplicationStackOverflowHook>:

void vApplicationStackOverflowHook( TaskHandle_t xTask, signed char *pcTaskName ){
 8000b64:	b580      	push	{r7, lr}
 8000b66:	b084      	sub	sp, #16
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	6078      	str	r0, [r7, #4]
 8000b6c:	6039      	str	r1, [r7, #0]

	int size = snprintf (print_buffer, BUFFER_SIZE, "STACK OVER FLOWN \r\nDepassement de la pile de %s\r\n",pcTaskName );
 8000b6e:	683b      	ldr	r3, [r7, #0]
 8000b70:	4a09      	ldr	r2, [pc, #36]	; (8000b98 <vApplicationStackOverflowHook+0x34>)
 8000b72:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000b76:	4809      	ldr	r0, [pc, #36]	; (8000b9c <vApplicationStackOverflowHook+0x38>)
 8000b78:	f006 ffca 	bl	8007b10 <sniprintf>
 8000b7c:	60f8      	str	r0, [r7, #12]
	uart_write(print_buffer, size);
 8000b7e:	68fb      	ldr	r3, [r7, #12]
 8000b80:	b29b      	uxth	r3, r3
 8000b82:	4619      	mov	r1, r3
 8000b84:	4805      	ldr	r0, [pc, #20]	; (8000b9c <vApplicationStackOverflowHook+0x38>)
 8000b86:	f7ff fd57 	bl	8000638 <uart_write>

	Error_Handler();
 8000b8a:	f000 fe97 	bl	80018bc <Error_Handler>

}
 8000b8e:	bf00      	nop
 8000b90:	3710      	adds	r7, #16
 8000b92:	46bd      	mov	sp, r7
 8000b94:	bd80      	pop	{r7, pc}
 8000b96:	bf00      	nop
 8000b98:	08008d28 	.word	0x08008d28
 8000b9c:	200005a0 	.word	0x200005a0

08000ba0 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000ba0:	b480      	push	{r7}
 8000ba2:	b085      	sub	sp, #20
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	60f8      	str	r0, [r7, #12]
 8000ba8:	60b9      	str	r1, [r7, #8]
 8000baa:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000bac:	68fb      	ldr	r3, [r7, #12]
 8000bae:	4a07      	ldr	r2, [pc, #28]	; (8000bcc <vApplicationGetIdleTaskMemory+0x2c>)
 8000bb0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000bb2:	68bb      	ldr	r3, [r7, #8]
 8000bb4:	4a06      	ldr	r2, [pc, #24]	; (8000bd0 <vApplicationGetIdleTaskMemory+0x30>)
 8000bb6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	2280      	movs	r2, #128	; 0x80
 8000bbc:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000bbe:	bf00      	nop
 8000bc0:	3714      	adds	r7, #20
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc8:	4770      	bx	lr
 8000bca:	bf00      	nop
 8000bcc:	200006a4 	.word	0x200006a4
 8000bd0:	20000764 	.word	0x20000764

08000bd4 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000bd4:	b5b0      	push	{r4, r5, r7, lr}
 8000bd6:	b088      	sub	sp, #32
 8000bd8:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000bda:	4b0a      	ldr	r3, [pc, #40]	; (8000c04 <MX_FREERTOS_Init+0x30>)
 8000bdc:	1d3c      	adds	r4, r7, #4
 8000bde:	461d      	mov	r5, r3
 8000be0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000be2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000be4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000be8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000bec:	1d3b      	adds	r3, r7, #4
 8000bee:	2100      	movs	r1, #0
 8000bf0:	4618      	mov	r0, r3
 8000bf2:	f004 fb26 	bl	8005242 <osThreadCreate>
 8000bf6:	4603      	mov	r3, r0
 8000bf8:	4a03      	ldr	r2, [pc, #12]	; (8000c08 <MX_FREERTOS_Init+0x34>)
 8000bfa:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8000bfc:	bf00      	nop
 8000bfe:	3720      	adds	r7, #32
 8000c00:	46bd      	mov	sp, r7
 8000c02:	bdb0      	pop	{r4, r5, r7, pc}
 8000c04:	08008d68 	.word	0x08008d68
 8000c08:	200006a0 	.word	0x200006a0

08000c0c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b082      	sub	sp, #8
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000c14:	2001      	movs	r0, #1
 8000c16:	f004 fb60 	bl	80052da <osDelay>
 8000c1a:	e7fb      	b.n	8000c14 <StartDefaultTask+0x8>

08000c1c <MX_GPIO_Init>:
     PB11   ------> USB_OTG_HS_ULPI_D4
     PB14   ------> SPI2_MISO
     PB15   ------> SPI2_MOSI
*/
void MX_GPIO_Init(void)
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	b090      	sub	sp, #64	; 0x40
 8000c20:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c22:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000c26:	2200      	movs	r2, #0
 8000c28:	601a      	str	r2, [r3, #0]
 8000c2a:	605a      	str	r2, [r3, #4]
 8000c2c:	609a      	str	r2, [r3, #8]
 8000c2e:	60da      	str	r2, [r3, #12]
 8000c30:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000c32:	4bad      	ldr	r3, [pc, #692]	; (8000ee8 <MX_GPIO_Init+0x2cc>)
 8000c34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c36:	4aac      	ldr	r2, [pc, #688]	; (8000ee8 <MX_GPIO_Init+0x2cc>)
 8000c38:	f043 0310 	orr.w	r3, r3, #16
 8000c3c:	6313      	str	r3, [r2, #48]	; 0x30
 8000c3e:	4baa      	ldr	r3, [pc, #680]	; (8000ee8 <MX_GPIO_Init+0x2cc>)
 8000c40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c42:	f003 0310 	and.w	r3, r3, #16
 8000c46:	62bb      	str	r3, [r7, #40]	; 0x28
 8000c48:	6abb      	ldr	r3, [r7, #40]	; 0x28
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000c4a:	4ba7      	ldr	r3, [pc, #668]	; (8000ee8 <MX_GPIO_Init+0x2cc>)
 8000c4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c4e:	4aa6      	ldr	r2, [pc, #664]	; (8000ee8 <MX_GPIO_Init+0x2cc>)
 8000c50:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000c54:	6313      	str	r3, [r2, #48]	; 0x30
 8000c56:	4ba4      	ldr	r3, [pc, #656]	; (8000ee8 <MX_GPIO_Init+0x2cc>)
 8000c58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000c5e:	627b      	str	r3, [r7, #36]	; 0x24
 8000c60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c62:	4ba1      	ldr	r3, [pc, #644]	; (8000ee8 <MX_GPIO_Init+0x2cc>)
 8000c64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c66:	4aa0      	ldr	r2, [pc, #640]	; (8000ee8 <MX_GPIO_Init+0x2cc>)
 8000c68:	f043 0302 	orr.w	r3, r3, #2
 8000c6c:	6313      	str	r3, [r2, #48]	; 0x30
 8000c6e:	4b9e      	ldr	r3, [pc, #632]	; (8000ee8 <MX_GPIO_Init+0x2cc>)
 8000c70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c72:	f003 0302 	and.w	r3, r3, #2
 8000c76:	623b      	str	r3, [r7, #32]
 8000c78:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c7a:	4b9b      	ldr	r3, [pc, #620]	; (8000ee8 <MX_GPIO_Init+0x2cc>)
 8000c7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c7e:	4a9a      	ldr	r2, [pc, #616]	; (8000ee8 <MX_GPIO_Init+0x2cc>)
 8000c80:	f043 0308 	orr.w	r3, r3, #8
 8000c84:	6313      	str	r3, [r2, #48]	; 0x30
 8000c86:	4b98      	ldr	r3, [pc, #608]	; (8000ee8 <MX_GPIO_Init+0x2cc>)
 8000c88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c8a:	f003 0308 	and.w	r3, r3, #8
 8000c8e:	61fb      	str	r3, [r7, #28]
 8000c90:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c92:	4b95      	ldr	r3, [pc, #596]	; (8000ee8 <MX_GPIO_Init+0x2cc>)
 8000c94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c96:	4a94      	ldr	r2, [pc, #592]	; (8000ee8 <MX_GPIO_Init+0x2cc>)
 8000c98:	f043 0304 	orr.w	r3, r3, #4
 8000c9c:	6313      	str	r3, [r2, #48]	; 0x30
 8000c9e:	4b92      	ldr	r3, [pc, #584]	; (8000ee8 <MX_GPIO_Init+0x2cc>)
 8000ca0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ca2:	f003 0304 	and.w	r3, r3, #4
 8000ca6:	61bb      	str	r3, [r7, #24]
 8000ca8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000caa:	4b8f      	ldr	r3, [pc, #572]	; (8000ee8 <MX_GPIO_Init+0x2cc>)
 8000cac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cae:	4a8e      	ldr	r2, [pc, #568]	; (8000ee8 <MX_GPIO_Init+0x2cc>)
 8000cb0:	f043 0301 	orr.w	r3, r3, #1
 8000cb4:	6313      	str	r3, [r2, #48]	; 0x30
 8000cb6:	4b8c      	ldr	r3, [pc, #560]	; (8000ee8 <MX_GPIO_Init+0x2cc>)
 8000cb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cba:	f003 0301 	and.w	r3, r3, #1
 8000cbe:	617b      	str	r3, [r7, #20]
 8000cc0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8000cc2:	4b89      	ldr	r3, [pc, #548]	; (8000ee8 <MX_GPIO_Init+0x2cc>)
 8000cc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cc6:	4a88      	ldr	r2, [pc, #544]	; (8000ee8 <MX_GPIO_Init+0x2cc>)
 8000cc8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000ccc:	6313      	str	r3, [r2, #48]	; 0x30
 8000cce:	4b86      	ldr	r3, [pc, #536]	; (8000ee8 <MX_GPIO_Init+0x2cc>)
 8000cd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cd2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000cd6:	613b      	str	r3, [r7, #16]
 8000cd8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8000cda:	4b83      	ldr	r3, [pc, #524]	; (8000ee8 <MX_GPIO_Init+0x2cc>)
 8000cdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cde:	4a82      	ldr	r2, [pc, #520]	; (8000ee8 <MX_GPIO_Init+0x2cc>)
 8000ce0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ce4:	6313      	str	r3, [r2, #48]	; 0x30
 8000ce6:	4b80      	ldr	r3, [pc, #512]	; (8000ee8 <MX_GPIO_Init+0x2cc>)
 8000ce8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000cee:	60fb      	str	r3, [r7, #12]
 8000cf0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 8000cf2:	4b7d      	ldr	r3, [pc, #500]	; (8000ee8 <MX_GPIO_Init+0x2cc>)
 8000cf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cf6:	4a7c      	ldr	r2, [pc, #496]	; (8000ee8 <MX_GPIO_Init+0x2cc>)
 8000cf8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000cfc:	6313      	str	r3, [r2, #48]	; 0x30
 8000cfe:	4b7a      	ldr	r3, [pc, #488]	; (8000ee8 <MX_GPIO_Init+0x2cc>)
 8000d00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d02:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000d06:	60bb      	str	r3, [r7, #8]
 8000d08:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000d0a:	4b77      	ldr	r3, [pc, #476]	; (8000ee8 <MX_GPIO_Init+0x2cc>)
 8000d0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d0e:	4a76      	ldr	r2, [pc, #472]	; (8000ee8 <MX_GPIO_Init+0x2cc>)
 8000d10:	f043 0320 	orr.w	r3, r3, #32
 8000d14:	6313      	str	r3, [r2, #48]	; 0x30
 8000d16:	4b74      	ldr	r3, [pc, #464]	; (8000ee8 <MX_GPIO_Init+0x2cc>)
 8000d18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d1a:	f003 0320 	and.w	r3, r3, #32
 8000d1e:	607b      	str	r3, [r7, #4]
 8000d20:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000d22:	4b71      	ldr	r3, [pc, #452]	; (8000ee8 <MX_GPIO_Init+0x2cc>)
 8000d24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d26:	4a70      	ldr	r2, [pc, #448]	; (8000ee8 <MX_GPIO_Init+0x2cc>)
 8000d28:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000d2c:	6313      	str	r3, [r2, #48]	; 0x30
 8000d2e:	4b6e      	ldr	r3, [pc, #440]	; (8000ee8 <MX_GPIO_Init+0x2cc>)
 8000d30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d32:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000d36:	603b      	str	r3, [r7, #0]
 8000d38:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000d3a:	2201      	movs	r2, #1
 8000d3c:	2120      	movs	r1, #32
 8000d3e:	486b      	ldr	r0, [pc, #428]	; (8000eec <MX_GPIO_Init+0x2d0>)
 8000d40:	f001 fbce 	bl	80024e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, ARDUINO_D7_Pin|ARDUINO_D8_Pin|LED_Pin|LCD_DISP_Pin, GPIO_PIN_RESET);
 8000d44:	2200      	movs	r2, #0
 8000d46:	f241 010e 	movw	r1, #4110	; 0x100e
 8000d4a:	4869      	ldr	r0, [pc, #420]	; (8000ef0 <MX_GPIO_Init+0x2d4>)
 8000d4c:	f001 fbc8 	bl	80024e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_Port, LCD_BL_CTRL_Pin, GPIO_PIN_RESET);
 8000d50:	2200      	movs	r2, #0
 8000d52:	2108      	movs	r1, #8
 8000d54:	4867      	ldr	r0, [pc, #412]	; (8000ef4 <MX_GPIO_Init+0x2d8>)
 8000d56:	f001 fbc3 	bl	80024e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DCMI_PWR_EN_GPIO_Port, DCMI_PWR_EN_Pin, GPIO_PIN_RESET);
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000d60:	4865      	ldr	r0, [pc, #404]	; (8000ef8 <MX_GPIO_Init+0x2dc>)
 8000d62:	f001 fbbd 	bl	80024e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin, GPIO_PIN_RESET);
 8000d66:	2200      	movs	r2, #0
 8000d68:	21c8      	movs	r1, #200	; 0xc8
 8000d6a:	4864      	ldr	r0, [pc, #400]	; (8000efc <MX_GPIO_Init+0x2e0>)
 8000d6c:	f001 fbb8 	bl	80024e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LCD_B0_Pin;
 8000d70:	2310      	movs	r3, #16
 8000d72:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d74:	2302      	movs	r3, #2
 8000d76:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d78:	2300      	movs	r3, #0
 8000d7a:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d7c:	2300      	movs	r3, #0
 8000d7e:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8000d80:	230e      	movs	r3, #14
 8000d82:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(LCD_B0_GPIO_Port, &GPIO_InitStruct);
 8000d84:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000d88:	4619      	mov	r1, r3
 8000d8a:	485d      	ldr	r0, [pc, #372]	; (8000f00 <MX_GPIO_Init+0x2e4>)
 8000d8c:	f001 f9fc 	bl	8002188 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_HS_OverCurrent_Pin;
 8000d90:	2308      	movs	r3, #8
 8000d92:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d94:	2300      	movs	r3, #0
 8000d96:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d98:	2300      	movs	r3, #0
 8000d9a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(OTG_HS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000d9c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000da0:	4619      	mov	r1, r3
 8000da2:	4857      	ldr	r0, [pc, #348]	; (8000f00 <MX_GPIO_Init+0x2e4>)
 8000da4:	f001 f9f0 	bl	8002188 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = QSPI_D2_Pin;
 8000da8:	2304      	movs	r3, #4
 8000daa:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dac:	2302      	movs	r3, #2
 8000dae:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000db0:	2300      	movs	r3, #0
 8000db2:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000db4:	2303      	movs	r3, #3
 8000db6:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8000db8:	2309      	movs	r3, #9
 8000dba:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(QSPI_D2_GPIO_Port, &GPIO_InitStruct);
 8000dbc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000dc0:	4619      	mov	r1, r3
 8000dc2:	484f      	ldr	r0, [pc, #316]	; (8000f00 <MX_GPIO_Init+0x2e4>)
 8000dc4:	f001 f9e0 	bl	8002188 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin|RMII_TXD0_Pin|RMII_TX_EN_Pin;
 8000dc8:	f44f 43d0 	mov.w	r3, #26624	; 0x6800
 8000dcc:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dce:	2302      	movs	r3, #2
 8000dd0:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000dd6:	2303      	movs	r3, #3
 8000dd8:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000dda:	230b      	movs	r3, #11
 8000ddc:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000dde:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000de2:	4619      	mov	r1, r3
 8000de4:	4845      	ldr	r0, [pc, #276]	; (8000efc <MX_GPIO_Init+0x2e0>)
 8000de6:	f001 f9cf 	bl	8002188 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin
                           PEPin PEPin PEPin PEPin
                           PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = FMC_NBL1_Pin|FMC_NBL0_Pin|FMC_D5_Pin|FMC_D6_Pin
 8000dea:	f64f 7383 	movw	r3, #65411	; 0xff83
 8000dee:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |FMC_D8_Pin|FMC_D11_Pin|FMC_D4_Pin|FMC_D7_Pin
                          |FMC_D9_Pin|FMC_D12_Pin|FMC_D10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000df0:	2302      	movs	r3, #2
 8000df2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000df4:	2300      	movs	r3, #0
 8000df6:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000df8:	2303      	movs	r3, #3
 8000dfa:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000dfc:	230c      	movs	r3, #12
 8000dfe:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000e00:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000e04:	4619      	mov	r1, r3
 8000e06:	483e      	ldr	r0, [pc, #248]	; (8000f00 <MX_GPIO_Init+0x2e4>)
 8000e08:	f001 f9be 	bl	8002188 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = ARDUINO_SCL_D15_Pin|ARDUINO_SDA_D14_Pin;
 8000e0c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000e10:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000e12:	2312      	movs	r3, #18
 8000e14:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e16:	2300      	movs	r3, #0
 8000e18:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000e1e:	2304      	movs	r3, #4
 8000e20:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e22:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000e26:	4619      	mov	r1, r3
 8000e28:	4836      	ldr	r0, [pc, #216]	; (8000f04 <MX_GPIO_Init+0x2e8>)
 8000e2a:	f001 f9ad 	bl	8002188 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = ULPI_D7_Pin|ULPI_D6_Pin|ULPI_D5_Pin|ULPI_D3_Pin
 8000e2e:	f643 4323 	movw	r3, #15395	; 0x3c23
 8000e32:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |ULPI_D2_Pin|ULPI_D1_Pin|ULPI_D4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e34:	2302      	movs	r3, #2
 8000e36:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e38:	2300      	movs	r3, #0
 8000e3a:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e3c:	2303      	movs	r3, #3
 8000e3e:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8000e40:	230a      	movs	r3, #10
 8000e42:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e44:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000e48:	4619      	mov	r1, r3
 8000e4a:	482e      	ldr	r0, [pc, #184]	; (8000f04 <MX_GPIO_Init+0x2e8>)
 8000e4c:	f001 f99c 	bl	8002188 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ARDUINO_PWM_D3_Pin;
 8000e50:	2310      	movs	r3, #16
 8000e52:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e54:	2302      	movs	r3, #2
 8000e56:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e58:	2300      	movs	r3, #0
 8000e5a:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000e60:	2302      	movs	r3, #2
 8000e62:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(ARDUINO_PWM_D3_GPIO_Port, &GPIO_InitStruct);
 8000e64:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000e68:	4619      	mov	r1, r3
 8000e6a:	4826      	ldr	r0, [pc, #152]	; (8000f04 <MX_GPIO_Init+0x2e8>)
 8000e6c:	f001 f98c 	bl	8002188 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPDIF_RX0_Pin;
 8000e70:	2380      	movs	r3, #128	; 0x80
 8000e72:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e74:	2302      	movs	r3, #2
 8000e76:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e78:	2300      	movs	r3, #0
 8000e7a:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e7c:	2300      	movs	r3, #0
 8000e7e:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF8_SPDIFRX;
 8000e80:	2308      	movs	r3, #8
 8000e82:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(SPDIF_RX0_GPIO_Port, &GPIO_InitStruct);
 8000e84:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000e88:	4619      	mov	r1, r3
 8000e8a:	4818      	ldr	r0, [pc, #96]	; (8000eec <MX_GPIO_Init+0x2d0>)
 8000e8c:	f001 f97c 	bl	8002188 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin PC9
                           PC8 */
  GPIO_InitStruct.Pin = SDMMC_CK_Pin|SDMMC_D3_Pin|SDMMC_D2_Pin|GPIO_PIN_9
 8000e90:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8000e94:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e96:	2302      	movs	r3, #2
 8000e98:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e9e:	2303      	movs	r3, #3
 8000ea0:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8000ea2:	230c      	movs	r3, #12
 8000ea4:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ea6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000eaa:	4619      	mov	r1, r3
 8000eac:	4816      	ldr	r0, [pc, #88]	; (8000f08 <MX_GPIO_Init+0x2ec>)
 8000eae:	f001 f96b 	bl	8002188 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ARDUINO_PWM_D9_Pin;
 8000eb2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000eb6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000eb8:	2302      	movs	r3, #2
 8000eba:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000ec4:	2301      	movs	r3, #1
 8000ec6:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(ARDUINO_PWM_D9_GPIO_Port, &GPIO_InitStruct);
 8000ec8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000ecc:	4619      	mov	r1, r3
 8000ece:	480f      	ldr	r0, [pc, #60]	; (8000f0c <MX_GPIO_Init+0x2f0>)
 8000ed0:	f001 f95a 	bl	8002188 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = DCMI_D6_Pin|DCMI_D7_Pin;
 8000ed4:	2360      	movs	r3, #96	; 0x60
 8000ed6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ed8:	2302      	movs	r3, #2
 8000eda:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000edc:	2300      	movs	r3, #0
 8000ede:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8000ee4:	230d      	movs	r3, #13
 8000ee6:	e013      	b.n	8000f10 <MX_GPIO_Init+0x2f4>
 8000ee8:	40023800 	.word	0x40023800
 8000eec:	40020c00 	.word	0x40020c00
 8000ef0:	40022000 	.word	0x40022000
 8000ef4:	40022800 	.word	0x40022800
 8000ef8:	40021c00 	.word	0x40021c00
 8000efc:	40021800 	.word	0x40021800
 8000f00:	40021000 	.word	0x40021000
 8000f04:	40020400 	.word	0x40020400
 8000f08:	40020800 	.word	0x40020800
 8000f0c:	40020000 	.word	0x40020000
 8000f10:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000f12:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000f16:	4619      	mov	r1, r3
 8000f18:	48bc      	ldr	r0, [pc, #752]	; (800120c <MX_GPIO_Init+0x5f0>)
 8000f1a:	f001 f935 	bl	8002188 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = QSPI_NCS_Pin;
 8000f1e:	2340      	movs	r3, #64	; 0x40
 8000f20:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f22:	2302      	movs	r3, #2
 8000f24:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f26:	2300      	movs	r3, #0
 8000f28:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f2a:	2303      	movs	r3, #3
 8000f2c:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8000f2e:	230a      	movs	r3, #10
 8000f30:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(QSPI_NCS_GPIO_Port, &GPIO_InitStruct);
 8000f32:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000f36:	4619      	mov	r1, r3
 8000f38:	48b5      	ldr	r0, [pc, #724]	; (8001210 <MX_GPIO_Init+0x5f4>)
 8000f3a:	f001 f925 	bl	8002188 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin PGPin
                           PGPin PGPin */
  GPIO_InitStruct.Pin = FMC_SDNCAS_Pin|FMC_SDCLK_Pin|FMC_A11_Pin|FMC_A10_Pin
 8000f3e:	f248 1333 	movw	r3, #33075	; 0x8133
 8000f42:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |FMC_BA1_Pin|FMC_BA0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f44:	2302      	movs	r3, #2
 8000f46:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f48:	2300      	movs	r3, #0
 8000f4a:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f4c:	2303      	movs	r3, #3
 8000f4e:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000f50:	230c      	movs	r3, #12
 8000f52:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000f54:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000f58:	4619      	mov	r1, r3
 8000f5a:	48ae      	ldr	r0, [pc, #696]	; (8001214 <MX_GPIO_Init+0x5f8>)
 8000f5c:	f001 f914 	bl	8002188 <HAL_GPIO_Init>

  /*Configure GPIO pins : PJPin PJPin PJPin PJPin
                           PJPin PJPin PJPin PJPin
                           PJPin PJPin PJPin PJPin
                           PJPin PJPin PJPin */
  GPIO_InitStruct.Pin = LCD_B1_Pin|LCD_B2_Pin|LCD_B3_Pin|LCD_G4_Pin
 8000f60:	f64e 73ff 	movw	r3, #61439	; 0xefff
 8000f64:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |LCD_G1_Pin|LCD_G3_Pin|LCD_G0_Pin|LCD_G2_Pin
                          |LCD_R7_Pin|LCD_R5_Pin|LCD_R6_Pin|LCD_R4_Pin
                          |LCD_R3_Pin|LCD_R1_Pin|LCD_R2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f66:	2302      	movs	r3, #2
 8000f68:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f6e:	2300      	movs	r3, #0
 8000f70:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8000f72:	230e      	movs	r3, #14
 8000f74:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 8000f76:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000f7a:	4619      	mov	r1, r3
 8000f7c:	48a6      	ldr	r0, [pc, #664]	; (8001218 <MX_GPIO_Init+0x5fc>)
 8000f7e:	f001 f903 	bl	8002188 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_VBUS_Pin;
 8000f82:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000f86:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f88:	2300      	movs	r3, #0
 8000f8a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000f90:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000f94:	4619      	mov	r1, r3
 8000f96:	48a0      	ldr	r0, [pc, #640]	; (8001218 <MX_GPIO_Init+0x5fc>)
 8000f98:	f001 f8f6 	bl	8002188 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Audio_INT_Pin;
 8000f9c:	2340      	movs	r3, #64	; 0x40
 8000f9e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000fa0:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000fa4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(Audio_INT_GPIO_Port, &GPIO_InitStruct);
 8000faa:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000fae:	4619      	mov	r1, r3
 8000fb0:	489a      	ldr	r0, [pc, #616]	; (800121c <MX_GPIO_Init+0x600>)
 8000fb2:	f001 f8e9 	bl	8002188 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin
                           PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = FMC_D2_Pin|FMC_D3_Pin|FMC_D1_Pin|FMC_D15_Pin
 8000fb6:	f24c 7303 	movw	r3, #50947	; 0xc703
 8000fba:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |FMC_D0_Pin|FMC_D14_Pin|FMC_D13_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fbc:	2302      	movs	r3, #2
 8000fbe:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fc4:	2303      	movs	r3, #3
 8000fc6:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000fc8:	230c      	movs	r3, #12
 8000fca:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000fcc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000fd0:	4619      	mov	r1, r3
 8000fd2:	4892      	ldr	r0, [pc, #584]	; (800121c <MX_GPIO_Init+0x600>)
 8000fd4:	f001 f8d8 	bl	8002188 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = OTG_FS_P_Pin|OTG_FS_N_Pin|OTG_FS_ID_Pin;
 8000fd8:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8000fdc:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fde:	2302      	movs	r3, #2
 8000fe0:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fe6:	2303      	movs	r3, #3
 8000fe8:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000fea:	230a      	movs	r3, #10
 8000fec:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fee:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000ff2:	4619      	mov	r1, r3
 8000ff4:	488a      	ldr	r0, [pc, #552]	; (8001220 <MX_GPIO_Init+0x604>)
 8000ff6:	f001 f8c7 	bl	8002188 <HAL_GPIO_Init>

  /*Configure GPIO pins : PIPin PIPin PIPin */
  GPIO_InitStruct.Pin = SAI2_MCLKA_Pin|SAI2_SCKA_Pin|SAI2_FSA_Pin;
 8000ffa:	23b0      	movs	r3, #176	; 0xb0
 8000ffc:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ffe:	2302      	movs	r3, #2
 8001000:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001002:	2300      	movs	r3, #0
 8001004:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001006:	2300      	movs	r3, #0
 8001008:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 800100a:	230a      	movs	r3, #10
 800100c:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800100e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001012:	4619      	mov	r1, r3
 8001014:	4883      	ldr	r0, [pc, #524]	; (8001224 <MX_GPIO_Init+0x608>)
 8001016:	f001 f8b7 	bl	8002188 <HAL_GPIO_Init>

  /*Configure GPIO pins : PKPin PKPin PKPin PKPin
                           PKPin PKPin PKPin */
  GPIO_InitStruct.Pin = LCD_DE_Pin|LCD_B7_Pin|LCD_B6_Pin|LCD_B5_Pin
 800101a:	23f7      	movs	r3, #247	; 0xf7
 800101c:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |LCD_G6_Pin|LCD_G7_Pin|LCD_G5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800101e:	2302      	movs	r3, #2
 8001020:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001022:	2300      	movs	r3, #0
 8001024:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001026:	2300      	movs	r3, #0
 8001028:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800102a:	230e      	movs	r3, #14
 800102c:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 800102e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001032:	4619      	mov	r1, r3
 8001034:	487c      	ldr	r0, [pc, #496]	; (8001228 <MX_GPIO_Init+0x60c>)
 8001036:	f001 f8a7 	bl	8002188 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LCD_B4_Pin;
 800103a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800103e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001040:	2302      	movs	r3, #2
 8001042:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001044:	2300      	movs	r3, #0
 8001046:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001048:	2300      	movs	r3, #0
 800104a:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 800104c:	2309      	movs	r3, #9
 800104e:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(LCD_B4_GPIO_Port, &GPIO_InitStruct);
 8001050:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001054:	4619      	mov	r1, r3
 8001056:	486f      	ldr	r0, [pc, #444]	; (8001214 <MX_GPIO_Init+0x5f8>)
 8001058:	f001 f896 	bl	8002188 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SAI2_SDB_Pin;
 800105c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001060:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001062:	2302      	movs	r3, #2
 8001064:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001066:	2300      	movs	r3, #0
 8001068:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800106a:	2300      	movs	r3, #0
 800106c:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 800106e:	230a      	movs	r3, #10
 8001070:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(SAI2_SDB_GPIO_Port, &GPIO_InitStruct);
 8001072:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001076:	4619      	mov	r1, r3
 8001078:	4866      	ldr	r0, [pc, #408]	; (8001214 <MX_GPIO_Init+0x5f8>)
 800107a:	f001 f885 	bl	8002188 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 800107e:	2320      	movs	r3, #32
 8001080:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001082:	2301      	movs	r3, #1
 8001084:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001086:	2300      	movs	r3, #0
 8001088:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800108a:	2300      	movs	r3, #0
 800108c:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800108e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001092:	4619      	mov	r1, r3
 8001094:	4861      	ldr	r0, [pc, #388]	; (800121c <MX_GPIO_Init+0x600>)
 8001096:	f001 f877 	bl	8002188 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DCMI_D5_Pin;
 800109a:	2308      	movs	r3, #8
 800109c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800109e:	2302      	movs	r3, #2
 80010a0:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010a2:	2300      	movs	r3, #0
 80010a4:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010a6:	2300      	movs	r3, #0
 80010a8:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 80010aa:	230d      	movs	r3, #13
 80010ac:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(DCMI_D5_GPIO_Port, &GPIO_InitStruct);
 80010ae:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80010b2:	4619      	mov	r1, r3
 80010b4:	4859      	ldr	r0, [pc, #356]	; (800121c <MX_GPIO_Init+0x600>)
 80010b6:	f001 f867 	bl	8002188 <HAL_GPIO_Init>

  /*Configure GPIO pins : PIPin PIPin PIPin PIPin */
  GPIO_InitStruct.Pin = ARDUINO_D7_Pin|ARDUINO_D8_Pin|LED_Pin|LCD_DISP_Pin;
 80010ba:	f241 030e 	movw	r3, #4110	; 0x100e
 80010be:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010c0:	2301      	movs	r3, #1
 80010c2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010c4:	2300      	movs	r3, #0
 80010c6:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010c8:	2300      	movs	r3, #0
 80010ca:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80010cc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80010d0:	4619      	mov	r1, r3
 80010d2:	4854      	ldr	r0, [pc, #336]	; (8001224 <MX_GPIO_Init+0x608>)
 80010d4:	f001 f858 	bl	8002188 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = uSD_Detect_Pin;
 80010d8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80010dc:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010de:	2300      	movs	r3, #0
 80010e0:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010e2:	2300      	movs	r3, #0
 80010e4:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(uSD_Detect_GPIO_Port, &GPIO_InitStruct);
 80010e6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80010ea:	4619      	mov	r1, r3
 80010ec:	484f      	ldr	r0, [pc, #316]	; (800122c <MX_GPIO_Init+0x610>)
 80010ee:	f001 f84b 	bl	8002188 <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin PFPin PFPin
                           PFPin PFPin PFPin PFPin
                           PFPin PFPin PFPin */
  GPIO_InitStruct.Pin = FMC_A0_Pin|FMC_A1_Pin|FMC_A2_Pin|FMC_A3_Pin
 80010f2:	f64f 033f 	movw	r3, #63551	; 0xf83f
 80010f6:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |FMC_A4_Pin|FMC_A5_Pin|FMC_A6_Pin|FMC_A9_Pin
                          |FMC_A7_Pin|FMC_A8_Pin|FMC_SDNRAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010f8:	2302      	movs	r3, #2
 80010fa:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010fc:	2300      	movs	r3, #0
 80010fe:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001100:	2303      	movs	r3, #3
 8001102:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001104:	230c      	movs	r3, #12
 8001106:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001108:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800110c:	4619      	mov	r1, r3
 800110e:	4848      	ldr	r0, [pc, #288]	; (8001230 <MX_GPIO_Init+0x614>)
 8001110:	f001 f83a 	bl	8002188 <HAL_GPIO_Init>

  /*Configure GPIO pins : PIPin PIPin PIPin PIPin */
  GPIO_InitStruct.Pin = LCD_HSYNC_Pin|LCD_VSYNC_Pin|LCD_R0_Pin|LCD_CLK_Pin;
 8001114:	f44f 4346 	mov.w	r3, #50688	; 0xc600
 8001118:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800111a:	2302      	movs	r3, #2
 800111c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800111e:	2300      	movs	r3, #0
 8001120:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001122:	2300      	movs	r3, #0
 8001124:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001126:	230e      	movs	r3, #14
 8001128:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800112a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800112e:	4619      	mov	r1, r3
 8001130:	483c      	ldr	r0, [pc, #240]	; (8001224 <MX_GPIO_Init+0x608>)
 8001132:	f001 f829 	bl	8002188 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LCD_BL_CTRL_Pin;
 8001136:	2308      	movs	r3, #8
 8001138:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800113a:	2301      	movs	r3, #1
 800113c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800113e:	2300      	movs	r3, #0
 8001140:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001142:	2300      	movs	r3, #0
 8001144:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_Port, &GPIO_InitStruct);
 8001146:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800114a:	4619      	mov	r1, r3
 800114c:	4836      	ldr	r0, [pc, #216]	; (8001228 <MX_GPIO_Init+0x60c>)
 800114e:	f001 f81b 	bl	8002188 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DCMI_VSYNC_Pin;
 8001152:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001156:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001158:	2302      	movs	r3, #2
 800115a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800115c:	2300      	movs	r3, #0
 800115e:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001160:	2300      	movs	r3, #0
 8001162:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001164:	230d      	movs	r3, #13
 8001166:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(DCMI_VSYNC_GPIO_Port, &GPIO_InitStruct);
 8001168:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800116c:	4619      	mov	r1, r3
 800116e:	4829      	ldr	r0, [pc, #164]	; (8001214 <MX_GPIO_Init+0x5f8>)
 8001170:	f001 f80a 	bl	8002188 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8001174:	2310      	movs	r3, #16
 8001176:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001178:	2300      	movs	r3, #0
 800117a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800117c:	2300      	movs	r3, #0
 800117e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001180:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001184:	4619      	mov	r1, r3
 8001186:	4825      	ldr	r0, [pc, #148]	; (800121c <MX_GPIO_Init+0x600>)
 8001188:	f000 fffe 	bl	8002188 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SDMMC_D0_Pin;
 800118c:	2304      	movs	r3, #4
 800118e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001190:	2302      	movs	r3, #2
 8001192:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001194:	2300      	movs	r3, #0
 8001196:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001198:	2303      	movs	r3, #3
 800119a:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 800119c:	230c      	movs	r3, #12
 800119e:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(SDMMC_D0_GPIO_Port, &GPIO_InitStruct);
 80011a0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80011a4:	4619      	mov	r1, r3
 80011a6:	481d      	ldr	r0, [pc, #116]	; (800121c <MX_GPIO_Init+0x600>)
 80011a8:	f000 ffee 	bl	8002188 <HAL_GPIO_Init>

  /*Configure GPIO pins : PHPin PHPin */
  GPIO_InitStruct.Pin = TP3_Pin|NC2_Pin;
 80011ac:	f248 0304 	movw	r3, #32772	; 0x8004
 80011b0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011b2:	2300      	movs	r3, #0
 80011b4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011b6:	2300      	movs	r3, #0
 80011b8:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80011ba:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80011be:	4619      	mov	r1, r3
 80011c0:	481c      	ldr	r0, [pc, #112]	; (8001234 <MX_GPIO_Init+0x618>)
 80011c2:	f000 ffe1 	bl	8002188 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DCMI_PWR_EN_Pin;
 80011c6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80011ca:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011cc:	2301      	movs	r3, #1
 80011ce:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011d0:	2300      	movs	r3, #0
 80011d2:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011d4:	2300      	movs	r3, #0
 80011d6:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(DCMI_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 80011d8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80011dc:	4619      	mov	r1, r3
 80011de:	4815      	ldr	r0, [pc, #84]	; (8001234 <MX_GPIO_Init+0x618>)
 80011e0:	f000 ffd2 	bl	8002188 <HAL_GPIO_Init>

  /*Configure GPIO pins : PHPin PHPin PHPin PHPin
                           PHPin */
  GPIO_InitStruct.Pin = DCMI_D4_Pin|DCMI_D3_Pin|DCMI_D0_Pin|DCMI_D2_Pin
 80011e4:	f44f 43bc 	mov.w	r3, #24064	; 0x5e00
 80011e8:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |DCMI_D1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011ea:	2302      	movs	r3, #2
 80011ec:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ee:	2300      	movs	r3, #0
 80011f0:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011f2:	2300      	movs	r3, #0
 80011f4:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 80011f6:	230d      	movs	r3, #13
 80011f8:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80011fa:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80011fe:	4619      	mov	r1, r3
 8001200:	480c      	ldr	r0, [pc, #48]	; (8001234 <MX_GPIO_Init+0x618>)
 8001202:	f000 ffc1 	bl	8002188 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ARDUINO_PWM_CS_D5_Pin;
 8001206:	2301      	movs	r3, #1
 8001208:	e016      	b.n	8001238 <MX_GPIO_Init+0x61c>
 800120a:	bf00      	nop
 800120c:	40021000 	.word	0x40021000
 8001210:	40020400 	.word	0x40020400
 8001214:	40021800 	.word	0x40021800
 8001218:	40022400 	.word	0x40022400
 800121c:	40020c00 	.word	0x40020c00
 8001220:	40020000 	.word	0x40020000
 8001224:	40022000 	.word	0x40022000
 8001228:	40022800 	.word	0x40022800
 800122c:	40020800 	.word	0x40020800
 8001230:	40021400 	.word	0x40021400
 8001234:	40021c00 	.word	0x40021c00
 8001238:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800123a:	2302      	movs	r3, #2
 800123c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800123e:	2300      	movs	r3, #0
 8001240:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001242:	2300      	movs	r3, #0
 8001244:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8001246:	2302      	movs	r3, #2
 8001248:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(ARDUINO_PWM_CS_D5_GPIO_Port, &GPIO_InitStruct);
 800124a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800124e:	4619      	mov	r1, r3
 8001250:	489d      	ldr	r0, [pc, #628]	; (80014c8 <MX_GPIO_Init+0x8ac>)
 8001252:	f000 ff99 	bl	8002188 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ARDUINO_PWM_D10_Pin;
 8001256:	f44f 7380 	mov.w	r3, #256	; 0x100
 800125a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800125c:	2302      	movs	r3, #2
 800125e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001260:	2300      	movs	r3, #0
 8001262:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001264:	2300      	movs	r3, #0
 8001266:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001268:	2301      	movs	r3, #1
 800126a:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(ARDUINO_PWM_D10_GPIO_Port, &GPIO_InitStruct);
 800126c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001270:	4619      	mov	r1, r3
 8001272:	4896      	ldr	r0, [pc, #600]	; (80014cc <MX_GPIO_Init+0x8b0>)
 8001274:	f000 ff88 	bl	8002188 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LCD_INT_Pin;
 8001278:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800127c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800127e:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8001282:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001284:	2300      	movs	r3, #0
 8001286:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(LCD_INT_GPIO_Port, &GPIO_InitStruct);
 8001288:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800128c:	4619      	mov	r1, r3
 800128e:	488e      	ldr	r0, [pc, #568]	; (80014c8 <MX_GPIO_Init+0x8ac>)
 8001290:	f000 ff7a 	bl	8002188 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = ARDUINO_RX_D0_Pin|ARDUINO_TX_D1_Pin;
 8001294:	23c0      	movs	r3, #192	; 0xc0
 8001296:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001298:	2302      	movs	r3, #2
 800129a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800129c:	2300      	movs	r3, #0
 800129e:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012a0:	2303      	movs	r3, #3
 80012a2:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80012a4:	2308      	movs	r3, #8
 80012a6:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012a8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80012ac:	4619      	mov	r1, r3
 80012ae:	4888      	ldr	r0, [pc, #544]	; (80014d0 <MX_GPIO_Init+0x8b4>)
 80012b0:	f000 ff6a 	bl	8002188 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ULPI_NXT_Pin;
 80012b4:	2310      	movs	r3, #16
 80012b6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012b8:	2302      	movs	r3, #2
 80012ba:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012bc:	2300      	movs	r3, #0
 80012be:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012c0:	2303      	movs	r3, #3
 80012c2:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 80012c4:	230a      	movs	r3, #10
 80012c6:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(ULPI_NXT_GPIO_Port, &GPIO_InitStruct);
 80012c8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80012cc:	4619      	mov	r1, r3
 80012ce:	4881      	ldr	r0, [pc, #516]	; (80014d4 <MX_GPIO_Init+0x8b8>)
 80012d0:	f000 ff5a 	bl	8002188 <HAL_GPIO_Init>

  /*Configure GPIO pins : PHPin PHPin */
  GPIO_InitStruct.Pin = FMC_SDNME_Pin|FMC_SDNE0_Pin;
 80012d4:	2328      	movs	r3, #40	; 0x28
 80012d6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012d8:	2302      	movs	r3, #2
 80012da:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012dc:	2300      	movs	r3, #0
 80012de:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012e0:	2303      	movs	r3, #3
 80012e2:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80012e4:	230c      	movs	r3, #12
 80012e6:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80012e8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80012ec:	4619      	mov	r1, r3
 80012ee:	4879      	ldr	r0, [pc, #484]	; (80014d4 <MX_GPIO_Init+0x8b8>)
 80012f0:	f000 ff4a 	bl	8002188 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin */
  GPIO_InitStruct.Pin = ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin;
 80012f4:	23c8      	movs	r3, #200	; 0xc8
 80012f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012f8:	2301      	movs	r3, #1
 80012fa:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012fc:	2300      	movs	r3, #0
 80012fe:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001300:	2300      	movs	r3, #0
 8001302:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001304:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001308:	4619      	mov	r1, r3
 800130a:	4873      	ldr	r0, [pc, #460]	; (80014d8 <MX_GPIO_Init+0x8bc>)
 800130c:	f000 ff3c 	bl	8002188 <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin PFPin PFPin
                           PFPin */
  GPIO_InitStruct.Pin = ARDUINO_A4_Pin|ARDUINO_A5_Pin|ARDUINO_A1_Pin|ARDUINO_A2_Pin
 8001310:	f44f 63f8 	mov.w	r3, #1984	; 0x7c0
 8001314:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |ARDUINO_A3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001316:	2303      	movs	r3, #3
 8001318:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800131a:	2300      	movs	r3, #0
 800131c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800131e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001322:	4619      	mov	r1, r3
 8001324:	486d      	ldr	r0, [pc, #436]	; (80014dc <MX_GPIO_Init+0x8c0>)
 8001326:	f000 ff2f 	bl	8002188 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FMC_SDCKE0_Pin;
 800132a:	2308      	movs	r3, #8
 800132c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800132e:	2302      	movs	r3, #2
 8001330:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001332:	2300      	movs	r3, #0
 8001334:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001336:	2303      	movs	r3, #3
 8001338:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800133a:	230c      	movs	r3, #12
 800133c:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(FMC_SDCKE0_GPIO_Port, &GPIO_InitStruct);
 800133e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001342:	4619      	mov	r1, r3
 8001344:	4862      	ldr	r0, [pc, #392]	; (80014d0 <MX_GPIO_Init+0x8b4>)
 8001346:	f000 ff1f 	bl	8002188 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = ULPI_STP_Pin|ULPI_DIR_Pin;
 800134a:	2305      	movs	r3, #5
 800134c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800134e:	2302      	movs	r3, #2
 8001350:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001352:	2300      	movs	r3, #0
 8001354:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001356:	2303      	movs	r3, #3
 8001358:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 800135a:	230a      	movs	r3, #10
 800135c:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800135e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001362:	4619      	mov	r1, r3
 8001364:	485a      	ldr	r0, [pc, #360]	; (80014d0 <MX_GPIO_Init+0x8b4>)
 8001366:	f000 ff0f 	bl	8002188 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 800136a:	2332      	movs	r3, #50	; 0x32
 800136c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800136e:	2302      	movs	r3, #2
 8001370:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001372:	2300      	movs	r3, #0
 8001374:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001376:	2303      	movs	r3, #3
 8001378:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800137a:	230b      	movs	r3, #11
 800137c:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800137e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001382:	4619      	mov	r1, r3
 8001384:	4852      	ldr	r0, [pc, #328]	; (80014d0 <MX_GPIO_Init+0x8b4>)
 8001386:	f000 feff 	bl	8002188 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800138a:	2304      	movs	r3, #4
 800138c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800138e:	2302      	movs	r3, #2
 8001390:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001392:	2300      	movs	r3, #0
 8001394:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001396:	2303      	movs	r3, #3
 8001398:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 800139a:	2309      	movs	r3, #9
 800139c:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800139e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80013a2:	4619      	mov	r1, r3
 80013a4:	484e      	ldr	r0, [pc, #312]	; (80014e0 <MX_GPIO_Init+0x8c4>)
 80013a6:	f000 feef 	bl	8002188 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = QSPI_D1_Pin|QSPI_D3_Pin|QSPI_D0_Pin;
 80013aa:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80013ae:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013b0:	2302      	movs	r3, #2
 80013b2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013b4:	2300      	movs	r3, #0
 80013b6:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013b8:	2303      	movs	r3, #3
 80013ba:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 80013bc:	2309      	movs	r3, #9
 80013be:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80013c0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80013c4:	4619      	mov	r1, r3
 80013c6:	4847      	ldr	r0, [pc, #284]	; (80014e4 <MX_GPIO_Init+0x8c8>)
 80013c8:	f000 fede 	bl	8002188 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RMII_RXER_Pin;
 80013cc:	2304      	movs	r3, #4
 80013ce:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013d0:	2300      	movs	r3, #0
 80013d2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013d4:	2300      	movs	r3, #0
 80013d6:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(RMII_RXER_GPIO_Port, &GPIO_InitStruct);
 80013d8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80013dc:	4619      	mov	r1, r3
 80013de:	483e      	ldr	r0, [pc, #248]	; (80014d8 <MX_GPIO_Init+0x8bc>)
 80013e0:	f000 fed2 	bl	8002188 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 80013e4:	2386      	movs	r3, #134	; 0x86
 80013e6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013e8:	2302      	movs	r3, #2
 80013ea:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ec:	2300      	movs	r3, #0
 80013ee:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013f0:	2303      	movs	r3, #3
 80013f2:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80013f4:	230b      	movs	r3, #11
 80013f6:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013f8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80013fc:	4619      	mov	r1, r3
 80013fe:	4833      	ldr	r0, [pc, #204]	; (80014cc <MX_GPIO_Init+0x8b0>)
 8001400:	f000 fec2 	bl	8002188 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ARDUINO_A0_Pin;
 8001404:	2301      	movs	r3, #1
 8001406:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001408:	2303      	movs	r3, #3
 800140a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800140c:	2300      	movs	r3, #0
 800140e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(ARDUINO_A0_GPIO_Port, &GPIO_InitStruct);
 8001410:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001414:	4619      	mov	r1, r3
 8001416:	482d      	ldr	r0, [pc, #180]	; (80014cc <MX_GPIO_Init+0x8b0>)
 8001418:	f000 feb6 	bl	8002188 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PA6 */
  GPIO_InitStruct.Pin = DCMI_HSYNC_Pin|GPIO_PIN_6;
 800141c:	2350      	movs	r3, #80	; 0x50
 800141e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001420:	2302      	movs	r3, #2
 8001422:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001424:	2300      	movs	r3, #0
 8001426:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001428:	2300      	movs	r3, #0
 800142a:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 800142c:	230d      	movs	r3, #13
 800142e:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001430:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001434:	4619      	mov	r1, r3
 8001436:	4825      	ldr	r0, [pc, #148]	; (80014cc <MX_GPIO_Init+0x8b0>)
 8001438:	f000 fea6 	bl	8002188 <HAL_GPIO_Init>

  /*Configure GPIO pins : PHPin PHPin */
  GPIO_InitStruct.Pin = LCD_SCL_Pin|LCD_SDA_Pin;
 800143c:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8001440:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001442:	2312      	movs	r3, #18
 8001444:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001446:	2300      	movs	r3, #0
 8001448:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800144a:	2303      	movs	r3, #3
 800144c:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800144e:	2304      	movs	r3, #4
 8001450:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001452:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001456:	4619      	mov	r1, r3
 8001458:	481e      	ldr	r0, [pc, #120]	; (80014d4 <MX_GPIO_Init+0x8b8>)
 800145a:	f000 fe95 	bl	8002188 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = ULPI_CLK_Pin|ULPI_D0_Pin;
 800145e:	2328      	movs	r3, #40	; 0x28
 8001460:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001462:	2302      	movs	r3, #2
 8001464:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001466:	2300      	movs	r3, #0
 8001468:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800146a:	2303      	movs	r3, #3
 800146c:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 800146e:	230a      	movs	r3, #10
 8001470:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001472:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001476:	4619      	mov	r1, r3
 8001478:	4814      	ldr	r0, [pc, #80]	; (80014cc <MX_GPIO_Init+0x8b0>)
 800147a:	f000 fe85 	bl	8002188 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ARDUINO_PWM_D6_Pin;
 800147e:	2340      	movs	r3, #64	; 0x40
 8001480:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001482:	2302      	movs	r3, #2
 8001484:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001486:	2300      	movs	r3, #0
 8001488:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800148a:	2300      	movs	r3, #0
 800148c:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 800148e:	2309      	movs	r3, #9
 8001490:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(ARDUINO_PWM_D6_GPIO_Port, &GPIO_InitStruct);
 8001492:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001496:	4619      	mov	r1, r3
 8001498:	480e      	ldr	r0, [pc, #56]	; (80014d4 <MX_GPIO_Init+0x8b8>)
 800149a:	f000 fe75 	bl	8002188 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = ARDUINO_MISO_D12_Pin|ARDUINO_MOSI_PWM_D11_Pin;
 800149e:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80014a2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014a4:	2302      	movs	r3, #2
 80014a6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014a8:	2300      	movs	r3, #0
 80014aa:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014ac:	2300      	movs	r3, #0
 80014ae:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80014b0:	2305      	movs	r3, #5
 80014b2:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014b4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80014b8:	4619      	mov	r1, r3
 80014ba:	4809      	ldr	r0, [pc, #36]	; (80014e0 <MX_GPIO_Init+0x8c4>)
 80014bc:	f000 fe64 	bl	8002188 <HAL_GPIO_Init>

}
 80014c0:	bf00      	nop
 80014c2:	3740      	adds	r7, #64	; 0x40
 80014c4:	46bd      	mov	sp, r7
 80014c6:	bd80      	pop	{r7, pc}
 80014c8:	40022000 	.word	0x40022000
 80014cc:	40020000 	.word	0x40020000
 80014d0:	40020800 	.word	0x40020800
 80014d4:	40021c00 	.word	0x40021c00
 80014d8:	40021800 	.word	0x40021800
 80014dc:	40021400 	.word	0x40021400
 80014e0:	40020400 	.word	0x40020400
 80014e4:	40020c00 	.word	0x40020c00

080014e8 <configureTimerForRunTimeStats>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

volatile unsigned long ulHighFrequencyTimerTicks;

void configureTimerForRunTimeStats(void) {
 80014e8:	b580      	push	{r7, lr}
 80014ea:	af00      	add	r7, sp, #0
  ulHighFrequencyTimerTicks = 0;
 80014ec:	4b03      	ldr	r3, [pc, #12]	; (80014fc <configureTimerForRunTimeStats+0x14>)
 80014ee:	2200      	movs	r2, #0
 80014f0:	601a      	str	r2, [r3, #0]
  HAL_TIM_Base_Start_IT(&htim10);
 80014f2:	4803      	ldr	r0, [pc, #12]	; (8001500 <configureTimerForRunTimeStats+0x18>)
 80014f4:	f002 f92c 	bl	8003750 <HAL_TIM_Base_Start_IT>
}
 80014f8:	bf00      	nop
 80014fa:	bd80      	pop	{r7, pc}
 80014fc:	2000098c 	.word	0x2000098c
 8001500:	200009e0 	.word	0x200009e0

08001504 <getRunTimeCounterValue>:

unsigned long getRunTimeCounterValue(void) {
 8001504:	b480      	push	{r7}
 8001506:	af00      	add	r7, sp, #0
  return ulHighFrequencyTimerTicks;
 8001508:	4b03      	ldr	r3, [pc, #12]	; (8001518 <getRunTimeCounterValue+0x14>)
 800150a:	681b      	ldr	r3, [r3, #0]
}
 800150c:	4618      	mov	r0, r3
 800150e:	46bd      	mov	sp, r7
 8001510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001514:	4770      	bx	lr
 8001516:	bf00      	nop
 8001518:	2000098c 	.word	0x2000098c

0800151c <__io_putchar>:


int __io_putchar(int ch)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b082      	sub	sp, #8
 8001520:	af00      	add	r7, sp, #0
 8001522:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 8001524:	1d39      	adds	r1, r7, #4
 8001526:	f04f 33ff 	mov.w	r3, #4294967295
 800152a:	2201      	movs	r2, #1
 800152c:	4803      	ldr	r0, [pc, #12]	; (800153c <__io_putchar+0x20>)
 800152e:	f002 fbdb 	bl	8003ce8 <HAL_UART_Transmit>

	return ch;
 8001532:	687b      	ldr	r3, [r7, #4]
}
 8001534:	4618      	mov	r0, r3
 8001536:	3708      	adds	r7, #8
 8001538:	46bd      	mov	sp, r7
 800153a:	bd80      	pop	{r7, pc}
 800153c:	20000a2c 	.word	0x20000a2c

08001540 <codeTache>:


/*
 * Code d'une tache bidon
 */
void codeTache (void * pvParameters) {
 8001540:	b580      	push	{r7, lr}
 8001542:	b086      	sub	sp, #24
 8001544:	af00      	add	r7, sp, #0
 8001546:	6078      	str	r0, [r7, #4]
	int compteur = 0;
 8001548:	2300      	movs	r3, #0
 800154a:	617b      	str	r3, [r7, #20]
	int duree = (int) pvParameters;
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	613b      	str	r3, [r7, #16]
	char* s = pcTaskGetName(xTaskGetCurrentTaskHandle());
 8001550:	f005 fa1e 	bl	8006990 <xTaskGetCurrentTaskHandle>
 8001554:	4603      	mov	r3, r0
 8001556:	4618      	mov	r0, r3
 8001558:	f004 febc 	bl	80062d4 <pcTaskGetName>
 800155c:	60f8      	str	r0, [r7, #12]
	while (1) {
		printf("Je suis la tache %s et je m'endors pour %d periodes\n", s, duree);
 800155e:	693a      	ldr	r2, [r7, #16]
 8001560:	68f9      	ldr	r1, [r7, #12]
 8001562:	4805      	ldr	r0, [pc, #20]	; (8001578 <codeTache+0x38>)
 8001564:	f006 f9cc 	bl	8007900 <iprintf>
		vTaskDelay(duree);
 8001568:	693b      	ldr	r3, [r7, #16]
 800156a:	4618      	mov	r0, r3
 800156c:	f004 fc38 	bl	8005de0 <vTaskDelay>
		compteur++;
 8001570:	697b      	ldr	r3, [r7, #20]
 8001572:	3301      	adds	r3, #1
 8001574:	617b      	str	r3, [r7, #20]
		printf("Je suis la tache %s et je m'endors pour %d periodes\n", s, duree);
 8001576:	e7f2      	b.n	800155e <codeTache+0x1e>
 8001578:	08008d84 	.word	0x08008d84

0800157c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b082      	sub	sp, #8
 8001580:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001582:	f000 fc60 	bl	8001e46 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001586:	f000 f91f 	bl	80017c8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800158a:	f7ff fb47 	bl	8000c1c <MX_GPIO_Init>
  MX_USART1_UART_Init();
 800158e:	f000 fb77 	bl	8001c80 <MX_USART1_UART_Init>
  MX_TIM10_Init();
 8001592:	f000 fb2b 	bl	8001bec <MX_TIM10_Init>
  /* USER CODE BEGIN 2 */
  printf("Init\r\n");
 8001596:	4866      	ldr	r0, [pc, #408]	; (8001730 <main+0x1b4>)
 8001598:	f006 fa38 	bl	8007a0c <puts>
  semaphori = xSemaphoreCreateBinary();
 800159c:	2203      	movs	r2, #3
 800159e:	2100      	movs	r1, #0
 80015a0:	2001      	movs	r0, #1
 80015a2:	f003 ffcd 	bl	8005540 <xQueueGenericCreate>
 80015a6:	4603      	mov	r3, r0
 80015a8:	4a62      	ldr	r2, [pc, #392]	; (8001734 <main+0x1b8>)
 80015aa:	6013      	str	r3, [r2, #0]
  semaphore_led = xSemaphoreCreateBinary();
 80015ac:	2203      	movs	r2, #3
 80015ae:	2100      	movs	r1, #0
 80015b0:	2001      	movs	r0, #1
 80015b2:	f003 ffc5 	bl	8005540 <xQueueGenericCreate>
 80015b6:	4603      	mov	r3, r0
 80015b8:	4a5f      	ldr	r2, [pc, #380]	; (8001738 <main+0x1bc>)
 80015ba:	6013      	str	r3, [r2, #0]

  if (semaphori == NULL) Error_Handler();
 80015bc:	4b5d      	ldr	r3, [pc, #372]	; (8001734 <main+0x1b8>)
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d101      	bne.n	80015c8 <main+0x4c>
 80015c4:	f000 f97a 	bl	80018bc <Error_Handler>
  if (semaphore_led == NULL) Error_Handler();
 80015c8:	4b5b      	ldr	r3, [pc, #364]	; (8001738 <main+0x1bc>)
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d101      	bne.n	80015d4 <main+0x58>
 80015d0:	f000 f974 	bl	80018bc <Error_Handler>

  xReturned = xTaskCreate(
 80015d4:	4b59      	ldr	r3, [pc, #356]	; (800173c <main+0x1c0>)
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	461a      	mov	r2, r3
 80015da:	4b59      	ldr	r3, [pc, #356]	; (8001740 <main+0x1c4>)
 80015dc:	9301      	str	r3, [sp, #4]
 80015de:	2304      	movs	r3, #4
 80015e0:	9300      	str	r3, [sp, #0]
 80015e2:	4613      	mov	r3, r2
 80015e4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80015e8:	4956      	ldr	r1, [pc, #344]	; (8001744 <main+0x1c8>)
 80015ea:	4857      	ldr	r0, [pc, #348]	; (8001748 <main+0x1cc>)
 80015ec:	f004 fa99 	bl	8005b22 <xTaskCreate>
 80015f0:	4603      	mov	r3, r0
 80015f2:	4a56      	ldr	r2, [pc, #344]	; (800174c <main+0x1d0>)
 80015f4:	6013      	str	r3, [r2, #0]
    		STACK_SIZE, 	// Stack size in words, not bytes.
    		(void *)LED_DELAY, // Parameter passed into the task.
    		LED_PRIORITY,	// Priority at which the task is created.
    		&xHandleLED ); // Used to pass out the created task's handle.

  if(xReturned == pdTRUE)
 80015f6:	4b55      	ldr	r3, [pc, #340]	; (800174c <main+0x1d0>)
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	2b01      	cmp	r3, #1
 80015fc:	d103      	bne.n	8001606 <main+0x8a>
  {
	  printf("LED task created \r\n");
 80015fe:	4854      	ldr	r0, [pc, #336]	; (8001750 <main+0x1d4>)
 8001600:	f006 fa04 	bl	8007a0c <puts>
 8001604:	e004      	b.n	8001610 <main+0x94>
  }
  else
  {
	  printf("Error LED task not created \r\n");
 8001606:	4853      	ldr	r0, [pc, #332]	; (8001754 <main+0x1d8>)
 8001608:	f006 fa00 	bl	8007a0c <puts>
	  Error_Handler();
 800160c:	f000 f956 	bl	80018bc <Error_Handler>
  }


  xReturned = xTaskCreate(
 8001610:	4b51      	ldr	r3, [pc, #324]	; (8001758 <main+0x1dc>)
 8001612:	9301      	str	r3, [sp, #4]
 8001614:	2305      	movs	r3, #5
 8001616:	9300      	str	r3, [sp, #0]
 8001618:	2301      	movs	r3, #1
 800161a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800161e:	494f      	ldr	r1, [pc, #316]	; (800175c <main+0x1e0>)
 8001620:	484f      	ldr	r0, [pc, #316]	; (8001760 <main+0x1e4>)
 8001622:	f004 fa7e 	bl	8005b22 <xTaskCreate>
 8001626:	4603      	mov	r3, r0
 8001628:	4a48      	ldr	r2, [pc, #288]	; (800174c <main+0x1d0>)
 800162a:	6013      	str	r3, [r2, #0]
      		(void *) pdTRUE, /* Parameter passed into the task. */
      		SHELL_PRIORITY,/* Priority at which the task is created. */
      		&xHandleSHELL ); /* Used to pass out the created task's handle. */


  if(xReturned == pdTRUE)
 800162c:	4b47      	ldr	r3, [pc, #284]	; (800174c <main+0x1d0>)
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	2b01      	cmp	r3, #1
 8001632:	d103      	bne.n	800163c <main+0xc0>
  {
	  printf("Shell task created \r\n");
 8001634:	484b      	ldr	r0, [pc, #300]	; (8001764 <main+0x1e8>)
 8001636:	f006 f9e9 	bl	8007a0c <puts>
 800163a:	e004      	b.n	8001646 <main+0xca>
  }
  else
  {
	  printf("Error Shell task not created \r\n");
 800163c:	484a      	ldr	r0, [pc, #296]	; (8001768 <main+0x1ec>)
 800163e:	f006 f9e5 	bl	8007a0c <puts>
	  Error_Handler();
 8001642:	f000 f93b 	bl	80018bc <Error_Handler>

  /*
   * Debut de fonction bidons à STACK_SIZE_BIDON 4096
   */

  if (SOV_FLAG){
 8001646:	4b49      	ldr	r3, [pc, #292]	; (800176c <main+0x1f0>)
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	2b00      	cmp	r3, #0
 800164c:	d019      	beq.n	8001682 <main+0x106>
	  xReturned = xTaskCreate(
 800164e:	4b48      	ldr	r3, [pc, #288]	; (8001770 <main+0x1f4>)
 8001650:	9301      	str	r3, [sp, #4]
 8001652:	2301      	movs	r3, #1
 8001654:	9300      	str	r3, [sp, #0]
 8001656:	2300      	movs	r3, #0
 8001658:	220a      	movs	r2, #10
 800165a:	4946      	ldr	r1, [pc, #280]	; (8001774 <main+0x1f8>)
 800165c:	4846      	ldr	r0, [pc, #280]	; (8001778 <main+0x1fc>)
 800165e:	f004 fa60 	bl	8005b22 <xTaskCreate>
 8001662:	4603      	mov	r3, r0
 8001664:	4a39      	ldr	r2, [pc, #228]	; (800174c <main+0x1d0>)
 8001666:	6013      	str	r3, [r2, #0]
				small_STACK_SIZE, 	// Stack size in words, not bytes.
				(void *)NULL, // Parameter passed into the task.
				BIDON_PRIORITY,	// Priority at which the task is created.
				&xHandleBidon1 ); // Used to pass out the created task's handle.

	  if(xReturned == pdTRUE)
 8001668:	4b38      	ldr	r3, [pc, #224]	; (800174c <main+0x1d0>)
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	2b01      	cmp	r3, #1
 800166e:	d103      	bne.n	8001678 <main+0xfc>
	  {
		  printf("Bidon1 task created \r\n");
 8001670:	4842      	ldr	r0, [pc, #264]	; (800177c <main+0x200>)
 8001672:	f006 f9cb 	bl	8007a0c <puts>
 8001676:	e004      	b.n	8001682 <main+0x106>
	  }
	  else
	  {
		  printf("Error Bidon1 task not created \r\n");
 8001678:	4841      	ldr	r0, [pc, #260]	; (8001780 <main+0x204>)
 800167a:	f006 f9c7 	bl	8007a0c <puts>
		  Error_Handler();
 800167e:	f000 f91d 	bl	80018bc <Error_Handler>
	  }
  }

  if (BIDON_FLAG){
 8001682:	4b40      	ldr	r3, [pc, #256]	; (8001784 <main+0x208>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	2b00      	cmp	r3, #0
 8001688:	d035      	beq.n	80016f6 <main+0x17a>



	  xReturned = xTaskCreate(
 800168a:	4b3f      	ldr	r3, [pc, #252]	; (8001788 <main+0x20c>)
 800168c:	9301      	str	r3, [sp, #4]
 800168e:	2301      	movs	r3, #1
 8001690:	9300      	str	r3, [sp, #0]
 8001692:	2300      	movs	r3, #0
 8001694:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001698:	493c      	ldr	r1, [pc, #240]	; (800178c <main+0x210>)
 800169a:	4837      	ldr	r0, [pc, #220]	; (8001778 <main+0x1fc>)
 800169c:	f004 fa41 	bl	8005b22 <xTaskCreate>
 80016a0:	4603      	mov	r3, r0
 80016a2:	4a2a      	ldr	r2, [pc, #168]	; (800174c <main+0x1d0>)
 80016a4:	6013      	str	r3, [r2, #0]
				STACK_SIZE, 	// Stack size in words, not bytes.
				(void *)NULL, // Parameter passed into the task.
				BIDON_PRIORITY,	// Priority at which the task is created.
				&xHandleBidon2 ); // Used to pass out the created task's handle.

	  if(xReturned == pdTRUE)
 80016a6:	4b29      	ldr	r3, [pc, #164]	; (800174c <main+0x1d0>)
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	2b01      	cmp	r3, #1
 80016ac:	d103      	bne.n	80016b6 <main+0x13a>
	  {
		  printf("Bidon2 task created \r\n");
 80016ae:	4838      	ldr	r0, [pc, #224]	; (8001790 <main+0x214>)
 80016b0:	f006 f9ac 	bl	8007a0c <puts>
 80016b4:	e004      	b.n	80016c0 <main+0x144>
	  }
	  else
	  {
		  printf("Error Bidon2 task not created \r\n");
 80016b6:	4837      	ldr	r0, [pc, #220]	; (8001794 <main+0x218>)
 80016b8:	f006 f9a8 	bl	8007a0c <puts>
		  Error_Handler();
 80016bc:	f000 f8fe 	bl	80018bc <Error_Handler>
	  }

	  xReturned = xTaskCreate(
 80016c0:	4b35      	ldr	r3, [pc, #212]	; (8001798 <main+0x21c>)
 80016c2:	9301      	str	r3, [sp, #4]
 80016c4:	2301      	movs	r3, #1
 80016c6:	9300      	str	r3, [sp, #0]
 80016c8:	2300      	movs	r3, #0
 80016ca:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80016ce:	4933      	ldr	r1, [pc, #204]	; (800179c <main+0x220>)
 80016d0:	4829      	ldr	r0, [pc, #164]	; (8001778 <main+0x1fc>)
 80016d2:	f004 fa26 	bl	8005b22 <xTaskCreate>
 80016d6:	4603      	mov	r3, r0
 80016d8:	4a1c      	ldr	r2, [pc, #112]	; (800174c <main+0x1d0>)
 80016da:	6013      	str	r3, [r2, #0]
				STACK_SIZE_BIDON, 	// Stack size in words, not bytes.
				(void *)NULL, // Parameter passed into the task.
				BIDON_PRIORITY,	// Priority at which the task is created.
				&xHandleBidon3 ); // Used to pass out the created task's handle.

	  if(xReturned == pdTRUE)
 80016dc:	4b1b      	ldr	r3, [pc, #108]	; (800174c <main+0x1d0>)
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	2b01      	cmp	r3, #1
 80016e2:	d103      	bne.n	80016ec <main+0x170>
	  {
		  printf("Bidon3 task created \r\n");
 80016e4:	482e      	ldr	r0, [pc, #184]	; (80017a0 <main+0x224>)
 80016e6:	f006 f991 	bl	8007a0c <puts>
 80016ea:	e004      	b.n	80016f6 <main+0x17a>
	  }
	  else
	  {
		  printf("Error Bidon3 task not created \r\n");
 80016ec:	482d      	ldr	r0, [pc, #180]	; (80017a4 <main+0x228>)
 80016ee:	f006 f98d 	bl	8007a0c <puts>
		  Error_Handler();
 80016f2:	f000 f8e3 	bl	80018bc <Error_Handler>
	  }

  }

	shell_init();
 80016f6:	f7fe fff1 	bl	80006dc <shell_init>
	shell_add('f', fonction, "Une fonction inutile");
 80016fa:	4a2b      	ldr	r2, [pc, #172]	; (80017a8 <main+0x22c>)
 80016fc:	492b      	ldr	r1, [pc, #172]	; (80017ac <main+0x230>)
 80016fe:	2066      	movs	r0, #102	; 0x66
 8001700:	f7ff f810 	bl	8000724 <shell_add>
	shell_add('a', addition, "addition de deux entiers");
 8001704:	4a2a      	ldr	r2, [pc, #168]	; (80017b0 <main+0x234>)
 8001706:	492b      	ldr	r1, [pc, #172]	; (80017b4 <main+0x238>)
 8001708:	2061      	movs	r0, #97	; 0x61
 800170a:	f7ff f80b 	bl	8000724 <shell_add>
	shell_add('l', setLedRate, "faire clignoter la led a la frequence 1/p");
 800170e:	4a2a      	ldr	r2, [pc, #168]	; (80017b8 <main+0x23c>)
 8001710:	492a      	ldr	r1, [pc, #168]	; (80017bc <main+0x240>)
 8001712:	206c      	movs	r0, #108	; 0x6c
 8001714:	f7ff f806 	bl	8000724 <shell_add>
	shell_add('s', spammer, "spam un mot le nombre que vous donnez en argument");
 8001718:	4a29      	ldr	r2, [pc, #164]	; (80017c0 <main+0x244>)
 800171a:	492a      	ldr	r1, [pc, #168]	; (80017c4 <main+0x248>)
 800171c:	2073      	movs	r0, #115	; 0x73
 800171e:	f7ff f801 	bl	8000724 <shell_add>

	vTaskStartScheduler();
 8001722:	f004 fcbb 	bl	800609c <vTaskStartScheduler>

	//shell_run(&h_shell); <-- plus besoin car appelée a la creation de la task
  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 8001726:	f7ff fa55 	bl	8000bd4 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 800172a:	f003 fd83 	bl	8005234 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
 800172e:	e7fe      	b.n	800172e <main+0x1b2>
 8001730:	08008dbc 	.word	0x08008dbc
 8001734:	20000968 	.word	0x20000968
 8001738:	2000096c 	.word	0x2000096c
 800173c:	20000008 	.word	0x20000008
 8001740:	20000970 	.word	0x20000970
 8001744:	08008dc4 	.word	0x08008dc4
 8001748:	08000a8d 	.word	0x08000a8d
 800174c:	20000964 	.word	0x20000964
 8001750:	08008dc8 	.word	0x08008dc8
 8001754:	08008ddc 	.word	0x08008ddc
 8001758:	20000974 	.word	0x20000974
 800175c:	08008dfc 	.word	0x08008dfc
 8001760:	0800087d 	.word	0x0800087d
 8001764:	08008e04 	.word	0x08008e04
 8001768:	08008e1c 	.word	0x08008e1c
 800176c:	20000988 	.word	0x20000988
 8001770:	20000978 	.word	0x20000978
 8001774:	08008e3c 	.word	0x08008e3c
 8001778:	08001541 	.word	0x08001541
 800177c:	08008e44 	.word	0x08008e44
 8001780:	08008e5c 	.word	0x08008e5c
 8001784:	20000984 	.word	0x20000984
 8001788:	2000097c 	.word	0x2000097c
 800178c:	08008e7c 	.word	0x08008e7c
 8001790:	08008e84 	.word	0x08008e84
 8001794:	08008e9c 	.word	0x08008e9c
 8001798:	20000980 	.word	0x20000980
 800179c:	08008ebc 	.word	0x08008ebc
 80017a0:	08008ec4 	.word	0x08008ec4
 80017a4:	08008edc 	.word	0x08008edc
 80017a8:	08008efc 	.word	0x08008efc
 80017ac:	08000955 	.word	0x08000955
 80017b0:	08008f14 	.word	0x08008f14
 80017b4:	0800098d 	.word	0x0800098d
 80017b8:	08008f30 	.word	0x08008f30
 80017bc:	08000a19 	.word	0x08000a19
 80017c0:	08008f5c 	.word	0x08008f5c
 80017c4:	08000add 	.word	0x08000add

080017c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b094      	sub	sp, #80	; 0x50
 80017cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80017ce:	f107 0320 	add.w	r3, r7, #32
 80017d2:	2230      	movs	r2, #48	; 0x30
 80017d4:	2100      	movs	r1, #0
 80017d6:	4618      	mov	r0, r3
 80017d8:	f005 fff5 	bl	80077c6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80017dc:	f107 030c 	add.w	r3, r7, #12
 80017e0:	2200      	movs	r2, #0
 80017e2:	601a      	str	r2, [r3, #0]
 80017e4:	605a      	str	r2, [r3, #4]
 80017e6:	609a      	str	r2, [r3, #8]
 80017e8:	60da      	str	r2, [r3, #12]
 80017ea:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80017ec:	4b28      	ldr	r3, [pc, #160]	; (8001890 <SystemClock_Config+0xc8>)
 80017ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017f0:	4a27      	ldr	r2, [pc, #156]	; (8001890 <SystemClock_Config+0xc8>)
 80017f2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017f6:	6413      	str	r3, [r2, #64]	; 0x40
 80017f8:	4b25      	ldr	r3, [pc, #148]	; (8001890 <SystemClock_Config+0xc8>)
 80017fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001800:	60bb      	str	r3, [r7, #8]
 8001802:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001804:	4b23      	ldr	r3, [pc, #140]	; (8001894 <SystemClock_Config+0xcc>)
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800180c:	4a21      	ldr	r2, [pc, #132]	; (8001894 <SystemClock_Config+0xcc>)
 800180e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001812:	6013      	str	r3, [r2, #0]
 8001814:	4b1f      	ldr	r3, [pc, #124]	; (8001894 <SystemClock_Config+0xcc>)
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800181c:	607b      	str	r3, [r7, #4]
 800181e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001820:	2302      	movs	r3, #2
 8001822:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001824:	2301      	movs	r3, #1
 8001826:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001828:	2310      	movs	r3, #16
 800182a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800182c:	2302      	movs	r3, #2
 800182e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001830:	2300      	movs	r3, #0
 8001832:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 10;
 8001834:	230a      	movs	r3, #10
 8001836:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 210;
 8001838:	23d2      	movs	r3, #210	; 0xd2
 800183a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800183c:	2302      	movs	r3, #2
 800183e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001840:	2302      	movs	r3, #2
 8001842:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001844:	f107 0320 	add.w	r3, r7, #32
 8001848:	4618      	mov	r0, r3
 800184a:	f000 fe7d 	bl	8002548 <HAL_RCC_OscConfig>
 800184e:	4603      	mov	r3, r0
 8001850:	2b00      	cmp	r3, #0
 8001852:	d001      	beq.n	8001858 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8001854:	f000 f832 	bl	80018bc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001858:	230f      	movs	r3, #15
 800185a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800185c:	2302      	movs	r3, #2
 800185e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001860:	2300      	movs	r3, #0
 8001862:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001864:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001868:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 800186a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800186e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001870:	f107 030c 	add.w	r3, r7, #12
 8001874:	2105      	movs	r1, #5
 8001876:	4618      	mov	r0, r3
 8001878:	f001 f90a 	bl	8002a90 <HAL_RCC_ClockConfig>
 800187c:	4603      	mov	r3, r0
 800187e:	2b00      	cmp	r3, #0
 8001880:	d001      	beq.n	8001886 <SystemClock_Config+0xbe>
  {
    Error_Handler();
 8001882:	f000 f81b 	bl	80018bc <Error_Handler>
  }
}
 8001886:	bf00      	nop
 8001888:	3750      	adds	r7, #80	; 0x50
 800188a:	46bd      	mov	sp, r7
 800188c:	bd80      	pop	{r7, pc}
 800188e:	bf00      	nop
 8001890:	40023800 	.word	0x40023800
 8001894:	40007000 	.word	0x40007000

08001898 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b082      	sub	sp, #8
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	4a04      	ldr	r2, [pc, #16]	; (80018b8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80018a6:	4293      	cmp	r3, r2
 80018a8:	d101      	bne.n	80018ae <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80018aa:	f000 fad9 	bl	8001e60 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80018ae:	bf00      	nop
 80018b0:	3708      	adds	r7, #8
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bd80      	pop	{r7, pc}
 80018b6:	bf00      	nop
 80018b8:	40001000 	.word	0x40001000

080018bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80018bc:	b480      	push	{r7}
 80018be:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80018c0:	b672      	cpsid	i
}
 80018c2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 80018c4:	e7fe      	b.n	80018c4 <Error_Handler+0x8>
	...

080018c8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b082      	sub	sp, #8
 80018cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80018ce:	4b11      	ldr	r3, [pc, #68]	; (8001914 <HAL_MspInit+0x4c>)
 80018d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018d2:	4a10      	ldr	r2, [pc, #64]	; (8001914 <HAL_MspInit+0x4c>)
 80018d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018d8:	6413      	str	r3, [r2, #64]	; 0x40
 80018da:	4b0e      	ldr	r3, [pc, #56]	; (8001914 <HAL_MspInit+0x4c>)
 80018dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018e2:	607b      	str	r3, [r7, #4]
 80018e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018e6:	4b0b      	ldr	r3, [pc, #44]	; (8001914 <HAL_MspInit+0x4c>)
 80018e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018ea:	4a0a      	ldr	r2, [pc, #40]	; (8001914 <HAL_MspInit+0x4c>)
 80018ec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80018f0:	6453      	str	r3, [r2, #68]	; 0x44
 80018f2:	4b08      	ldr	r3, [pc, #32]	; (8001914 <HAL_MspInit+0x4c>)
 80018f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018f6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80018fa:	603b      	str	r3, [r7, #0]
 80018fc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80018fe:	2200      	movs	r2, #0
 8001900:	210f      	movs	r1, #15
 8001902:	f06f 0001 	mvn.w	r0, #1
 8001906:	f000 fb83 	bl	8002010 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800190a:	bf00      	nop
 800190c:	3708      	adds	r7, #8
 800190e:	46bd      	mov	sp, r7
 8001910:	bd80      	pop	{r7, pc}
 8001912:	bf00      	nop
 8001914:	40023800 	.word	0x40023800

08001918 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	b08e      	sub	sp, #56	; 0x38
 800191c:	af00      	add	r7, sp, #0
 800191e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001920:	2300      	movs	r3, #0
 8001922:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001924:	2300      	movs	r3, #0
 8001926:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001928:	4b33      	ldr	r3, [pc, #204]	; (80019f8 <HAL_InitTick+0xe0>)
 800192a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800192c:	4a32      	ldr	r2, [pc, #200]	; (80019f8 <HAL_InitTick+0xe0>)
 800192e:	f043 0310 	orr.w	r3, r3, #16
 8001932:	6413      	str	r3, [r2, #64]	; 0x40
 8001934:	4b30      	ldr	r3, [pc, #192]	; (80019f8 <HAL_InitTick+0xe0>)
 8001936:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001938:	f003 0310 	and.w	r3, r3, #16
 800193c:	60fb      	str	r3, [r7, #12]
 800193e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001940:	f107 0210 	add.w	r2, r7, #16
 8001944:	f107 0314 	add.w	r3, r7, #20
 8001948:	4611      	mov	r1, r2
 800194a:	4618      	mov	r0, r3
 800194c:	f001 fa86 	bl	8002e5c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001950:	6a3b      	ldr	r3, [r7, #32]
 8001952:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001954:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001956:	2b00      	cmp	r3, #0
 8001958:	d103      	bne.n	8001962 <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800195a:	f001 fa57 	bl	8002e0c <HAL_RCC_GetPCLK1Freq>
 800195e:	6378      	str	r0, [r7, #52]	; 0x34
 8001960:	e004      	b.n	800196c <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001962:	f001 fa53 	bl	8002e0c <HAL_RCC_GetPCLK1Freq>
 8001966:	4603      	mov	r3, r0
 8001968:	005b      	lsls	r3, r3, #1
 800196a:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800196c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800196e:	4a23      	ldr	r2, [pc, #140]	; (80019fc <HAL_InitTick+0xe4>)
 8001970:	fba2 2303 	umull	r2, r3, r2, r3
 8001974:	0c9b      	lsrs	r3, r3, #18
 8001976:	3b01      	subs	r3, #1
 8001978:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800197a:	4b21      	ldr	r3, [pc, #132]	; (8001a00 <HAL_InitTick+0xe8>)
 800197c:	4a21      	ldr	r2, [pc, #132]	; (8001a04 <HAL_InitTick+0xec>)
 800197e:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001980:	4b1f      	ldr	r3, [pc, #124]	; (8001a00 <HAL_InitTick+0xe8>)
 8001982:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001986:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001988:	4a1d      	ldr	r2, [pc, #116]	; (8001a00 <HAL_InitTick+0xe8>)
 800198a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800198c:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 800198e:	4b1c      	ldr	r3, [pc, #112]	; (8001a00 <HAL_InitTick+0xe8>)
 8001990:	2200      	movs	r2, #0
 8001992:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001994:	4b1a      	ldr	r3, [pc, #104]	; (8001a00 <HAL_InitTick+0xe8>)
 8001996:	2200      	movs	r2, #0
 8001998:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800199a:	4b19      	ldr	r3, [pc, #100]	; (8001a00 <HAL_InitTick+0xe8>)
 800199c:	2200      	movs	r2, #0
 800199e:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 80019a0:	4817      	ldr	r0, [pc, #92]	; (8001a00 <HAL_InitTick+0xe8>)
 80019a2:	f001 fe7d 	bl	80036a0 <HAL_TIM_Base_Init>
 80019a6:	4603      	mov	r3, r0
 80019a8:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 80019ac:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d11b      	bne.n	80019ec <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 80019b4:	4812      	ldr	r0, [pc, #72]	; (8001a00 <HAL_InitTick+0xe8>)
 80019b6:	f001 fecb 	bl	8003750 <HAL_TIM_Base_Start_IT>
 80019ba:	4603      	mov	r3, r0
 80019bc:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 80019c0:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d111      	bne.n	80019ec <HAL_InitTick+0xd4>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80019c8:	2036      	movs	r0, #54	; 0x36
 80019ca:	f000 fb3d 	bl	8002048 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	2b0f      	cmp	r3, #15
 80019d2:	d808      	bhi.n	80019e6 <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 80019d4:	2200      	movs	r2, #0
 80019d6:	6879      	ldr	r1, [r7, #4]
 80019d8:	2036      	movs	r0, #54	; 0x36
 80019da:	f000 fb19 	bl	8002010 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80019de:	4a0a      	ldr	r2, [pc, #40]	; (8001a08 <HAL_InitTick+0xf0>)
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	6013      	str	r3, [r2, #0]
 80019e4:	e002      	b.n	80019ec <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 80019e6:	2301      	movs	r3, #1
 80019e8:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80019ec:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 80019f0:	4618      	mov	r0, r3
 80019f2:	3738      	adds	r7, #56	; 0x38
 80019f4:	46bd      	mov	sp, r7
 80019f6:	bd80      	pop	{r7, pc}
 80019f8:	40023800 	.word	0x40023800
 80019fc:	431bde83 	.word	0x431bde83
 8001a00:	20000990 	.word	0x20000990
 8001a04:	40001000 	.word	0x40001000
 8001a08:	20000010 	.word	0x20000010

08001a0c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a0c:	b480      	push	{r7}
 8001a0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001a10:	e7fe      	b.n	8001a10 <NMI_Handler+0x4>

08001a12 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a12:	b480      	push	{r7}
 8001a14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a16:	e7fe      	b.n	8001a16 <HardFault_Handler+0x4>

08001a18 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a1c:	e7fe      	b.n	8001a1c <MemManage_Handler+0x4>

08001a1e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a1e:	b480      	push	{r7}
 8001a20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a22:	e7fe      	b.n	8001a22 <BusFault_Handler+0x4>

08001a24 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a24:	b480      	push	{r7}
 8001a26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a28:	e7fe      	b.n	8001a28 <UsageFault_Handler+0x4>

08001a2a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a2a:	b480      	push	{r7}
 8001a2c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a2e:	bf00      	nop
 8001a30:	46bd      	mov	sp, r7
 8001a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a36:	4770      	bx	lr

08001a38 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */
	ulHighFrequencyTimerTicks++;
 8001a3c:	4b04      	ldr	r3, [pc, #16]	; (8001a50 <TIM1_UP_TIM10_IRQHandler+0x18>)
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	3301      	adds	r3, #1
 8001a42:	4a03      	ldr	r2, [pc, #12]	; (8001a50 <TIM1_UP_TIM10_IRQHandler+0x18>)
 8001a44:	6013      	str	r3, [r2, #0]
  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 8001a46:	4803      	ldr	r0, [pc, #12]	; (8001a54 <TIM1_UP_TIM10_IRQHandler+0x1c>)
 8001a48:	f001 fefa 	bl	8003840 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8001a4c:	bf00      	nop
 8001a4e:	bd80      	pop	{r7, pc}
 8001a50:	2000098c 	.word	0x2000098c
 8001a54:	200009e0 	.word	0x200009e0

08001a58 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001a5c:	4802      	ldr	r0, [pc, #8]	; (8001a68 <USART1_IRQHandler+0x10>)
 8001a5e:	f002 fa0b 	bl	8003e78 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001a62:	bf00      	nop
 8001a64:	bd80      	pop	{r7, pc}
 8001a66:	bf00      	nop
 8001a68:	20000a2c 	.word	0x20000a2c

08001a6c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001a70:	4802      	ldr	r0, [pc, #8]	; (8001a7c <TIM6_DAC_IRQHandler+0x10>)
 8001a72:	f001 fee5 	bl	8003840 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001a76:	bf00      	nop
 8001a78:	bd80      	pop	{r7, pc}
 8001a7a:	bf00      	nop
 8001a7c:	20000990 	.word	0x20000990

08001a80 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b086      	sub	sp, #24
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	60f8      	str	r0, [r7, #12]
 8001a88:	60b9      	str	r1, [r7, #8]
 8001a8a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	617b      	str	r3, [r7, #20]
 8001a90:	e00a      	b.n	8001aa8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001a92:	f3af 8000 	nop.w
 8001a96:	4601      	mov	r1, r0
 8001a98:	68bb      	ldr	r3, [r7, #8]
 8001a9a:	1c5a      	adds	r2, r3, #1
 8001a9c:	60ba      	str	r2, [r7, #8]
 8001a9e:	b2ca      	uxtb	r2, r1
 8001aa0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001aa2:	697b      	ldr	r3, [r7, #20]
 8001aa4:	3301      	adds	r3, #1
 8001aa6:	617b      	str	r3, [r7, #20]
 8001aa8:	697a      	ldr	r2, [r7, #20]
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	429a      	cmp	r2, r3
 8001aae:	dbf0      	blt.n	8001a92 <_read+0x12>
  }

  return len;
 8001ab0:	687b      	ldr	r3, [r7, #4]
}
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	3718      	adds	r7, #24
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	bd80      	pop	{r7, pc}

08001aba <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001aba:	b580      	push	{r7, lr}
 8001abc:	b086      	sub	sp, #24
 8001abe:	af00      	add	r7, sp, #0
 8001ac0:	60f8      	str	r0, [r7, #12]
 8001ac2:	60b9      	str	r1, [r7, #8]
 8001ac4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	617b      	str	r3, [r7, #20]
 8001aca:	e009      	b.n	8001ae0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001acc:	68bb      	ldr	r3, [r7, #8]
 8001ace:	1c5a      	adds	r2, r3, #1
 8001ad0:	60ba      	str	r2, [r7, #8]
 8001ad2:	781b      	ldrb	r3, [r3, #0]
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	f7ff fd21 	bl	800151c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ada:	697b      	ldr	r3, [r7, #20]
 8001adc:	3301      	adds	r3, #1
 8001ade:	617b      	str	r3, [r7, #20]
 8001ae0:	697a      	ldr	r2, [r7, #20]
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	429a      	cmp	r2, r3
 8001ae6:	dbf1      	blt.n	8001acc <_write+0x12>
  }
  return len;
 8001ae8:	687b      	ldr	r3, [r7, #4]
}
 8001aea:	4618      	mov	r0, r3
 8001aec:	3718      	adds	r7, #24
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bd80      	pop	{r7, pc}

08001af2 <_close>:

int _close(int file)
{
 8001af2:	b480      	push	{r7}
 8001af4:	b083      	sub	sp, #12
 8001af6:	af00      	add	r7, sp, #0
 8001af8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001afa:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001afe:	4618      	mov	r0, r3
 8001b00:	370c      	adds	r7, #12
 8001b02:	46bd      	mov	sp, r7
 8001b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b08:	4770      	bx	lr

08001b0a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001b0a:	b480      	push	{r7}
 8001b0c:	b083      	sub	sp, #12
 8001b0e:	af00      	add	r7, sp, #0
 8001b10:	6078      	str	r0, [r7, #4]
 8001b12:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001b14:	683b      	ldr	r3, [r7, #0]
 8001b16:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001b1a:	605a      	str	r2, [r3, #4]
  return 0;
 8001b1c:	2300      	movs	r3, #0
}
 8001b1e:	4618      	mov	r0, r3
 8001b20:	370c      	adds	r7, #12
 8001b22:	46bd      	mov	sp, r7
 8001b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b28:	4770      	bx	lr

08001b2a <_isatty>:

int _isatty(int file)
{
 8001b2a:	b480      	push	{r7}
 8001b2c:	b083      	sub	sp, #12
 8001b2e:	af00      	add	r7, sp, #0
 8001b30:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001b32:	2301      	movs	r3, #1
}
 8001b34:	4618      	mov	r0, r3
 8001b36:	370c      	adds	r7, #12
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3e:	4770      	bx	lr

08001b40 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b40:	b480      	push	{r7}
 8001b42:	b085      	sub	sp, #20
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	60f8      	str	r0, [r7, #12]
 8001b48:	60b9      	str	r1, [r7, #8]
 8001b4a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001b4c:	2300      	movs	r3, #0
}
 8001b4e:	4618      	mov	r0, r3
 8001b50:	3714      	adds	r7, #20
 8001b52:	46bd      	mov	sp, r7
 8001b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b58:	4770      	bx	lr
	...

08001b5c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b086      	sub	sp, #24
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b64:	4a14      	ldr	r2, [pc, #80]	; (8001bb8 <_sbrk+0x5c>)
 8001b66:	4b15      	ldr	r3, [pc, #84]	; (8001bbc <_sbrk+0x60>)
 8001b68:	1ad3      	subs	r3, r2, r3
 8001b6a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b6c:	697b      	ldr	r3, [r7, #20]
 8001b6e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b70:	4b13      	ldr	r3, [pc, #76]	; (8001bc0 <_sbrk+0x64>)
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d102      	bne.n	8001b7e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b78:	4b11      	ldr	r3, [pc, #68]	; (8001bc0 <_sbrk+0x64>)
 8001b7a:	4a12      	ldr	r2, [pc, #72]	; (8001bc4 <_sbrk+0x68>)
 8001b7c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b7e:	4b10      	ldr	r3, [pc, #64]	; (8001bc0 <_sbrk+0x64>)
 8001b80:	681a      	ldr	r2, [r3, #0]
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	4413      	add	r3, r2
 8001b86:	693a      	ldr	r2, [r7, #16]
 8001b88:	429a      	cmp	r2, r3
 8001b8a:	d207      	bcs.n	8001b9c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b8c:	f005 fcea 	bl	8007564 <__errno>
 8001b90:	4603      	mov	r3, r0
 8001b92:	220c      	movs	r2, #12
 8001b94:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b96:	f04f 33ff 	mov.w	r3, #4294967295
 8001b9a:	e009      	b.n	8001bb0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b9c:	4b08      	ldr	r3, [pc, #32]	; (8001bc0 <_sbrk+0x64>)
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001ba2:	4b07      	ldr	r3, [pc, #28]	; (8001bc0 <_sbrk+0x64>)
 8001ba4:	681a      	ldr	r2, [r3, #0]
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	4413      	add	r3, r2
 8001baa:	4a05      	ldr	r2, [pc, #20]	; (8001bc0 <_sbrk+0x64>)
 8001bac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001bae:	68fb      	ldr	r3, [r7, #12]
}
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	3718      	adds	r7, #24
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	bd80      	pop	{r7, pc}
 8001bb8:	20050000 	.word	0x20050000
 8001bbc:	00000400 	.word	0x00000400
 8001bc0:	200009dc 	.word	0x200009dc
 8001bc4:	20010c20 	.word	0x20010c20

08001bc8 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001bc8:	b480      	push	{r7}
 8001bca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001bcc:	4b06      	ldr	r3, [pc, #24]	; (8001be8 <SystemInit+0x20>)
 8001bce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001bd2:	4a05      	ldr	r2, [pc, #20]	; (8001be8 <SystemInit+0x20>)
 8001bd4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001bd8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001bdc:	bf00      	nop
 8001bde:	46bd      	mov	sp, r7
 8001be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be4:	4770      	bx	lr
 8001be6:	bf00      	nop
 8001be8:	e000ed00 	.word	0xe000ed00

08001bec <MX_TIM10_Init>:

TIM_HandleTypeDef htim10;

/* TIM10 init function */
void MX_TIM10_Init(void)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8001bf0:	4b0e      	ldr	r3, [pc, #56]	; (8001c2c <MX_TIM10_Init+0x40>)
 8001bf2:	4a0f      	ldr	r2, [pc, #60]	; (8001c30 <MX_TIM10_Init+0x44>)
 8001bf4:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 0;
 8001bf6:	4b0d      	ldr	r3, [pc, #52]	; (8001c2c <MX_TIM10_Init+0x40>)
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bfc:	4b0b      	ldr	r3, [pc, #44]	; (8001c2c <MX_TIM10_Init+0x40>)
 8001bfe:	2200      	movs	r2, #0
 8001c00:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 840-1;
 8001c02:	4b0a      	ldr	r3, [pc, #40]	; (8001c2c <MX_TIM10_Init+0x40>)
 8001c04:	f240 3247 	movw	r2, #839	; 0x347
 8001c08:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c0a:	4b08      	ldr	r3, [pc, #32]	; (8001c2c <MX_TIM10_Init+0x40>)
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c10:	4b06      	ldr	r3, [pc, #24]	; (8001c2c <MX_TIM10_Init+0x40>)
 8001c12:	2200      	movs	r2, #0
 8001c14:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8001c16:	4805      	ldr	r0, [pc, #20]	; (8001c2c <MX_TIM10_Init+0x40>)
 8001c18:	f001 fd42 	bl	80036a0 <HAL_TIM_Base_Init>
 8001c1c:	4603      	mov	r3, r0
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d001      	beq.n	8001c26 <MX_TIM10_Init+0x3a>
  {
    Error_Handler();
 8001c22:	f7ff fe4b 	bl	80018bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 8001c26:	bf00      	nop
 8001c28:	bd80      	pop	{r7, pc}
 8001c2a:	bf00      	nop
 8001c2c:	200009e0 	.word	0x200009e0
 8001c30:	40014400 	.word	0x40014400

08001c34 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b084      	sub	sp, #16
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM10)
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	4a0d      	ldr	r2, [pc, #52]	; (8001c78 <HAL_TIM_Base_MspInit+0x44>)
 8001c42:	4293      	cmp	r3, r2
 8001c44:	d113      	bne.n	8001c6e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM10_MspInit 0 */

  /* USER CODE END TIM10_MspInit 0 */
    /* TIM10 clock enable */
    __HAL_RCC_TIM10_CLK_ENABLE();
 8001c46:	4b0d      	ldr	r3, [pc, #52]	; (8001c7c <HAL_TIM_Base_MspInit+0x48>)
 8001c48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c4a:	4a0c      	ldr	r2, [pc, #48]	; (8001c7c <HAL_TIM_Base_MspInit+0x48>)
 8001c4c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c50:	6453      	str	r3, [r2, #68]	; 0x44
 8001c52:	4b0a      	ldr	r3, [pc, #40]	; (8001c7c <HAL_TIM_Base_MspInit+0x48>)
 8001c54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c5a:	60fb      	str	r3, [r7, #12]
 8001c5c:	68fb      	ldr	r3, [r7, #12]

    /* TIM10 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 8, 0);
 8001c5e:	2200      	movs	r2, #0
 8001c60:	2108      	movs	r1, #8
 8001c62:	2019      	movs	r0, #25
 8001c64:	f000 f9d4 	bl	8002010 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001c68:	2019      	movs	r0, #25
 8001c6a:	f000 f9ed 	bl	8002048 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }
}
 8001c6e:	bf00      	nop
 8001c70:	3710      	adds	r7, #16
 8001c72:	46bd      	mov	sp, r7
 8001c74:	bd80      	pop	{r7, pc}
 8001c76:	bf00      	nop
 8001c78:	40014400 	.word	0x40014400
 8001c7c:	40023800 	.word	0x40023800

08001c80 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001c84:	4b14      	ldr	r3, [pc, #80]	; (8001cd8 <MX_USART1_UART_Init+0x58>)
 8001c86:	4a15      	ldr	r2, [pc, #84]	; (8001cdc <MX_USART1_UART_Init+0x5c>)
 8001c88:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001c8a:	4b13      	ldr	r3, [pc, #76]	; (8001cd8 <MX_USART1_UART_Init+0x58>)
 8001c8c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001c90:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001c92:	4b11      	ldr	r3, [pc, #68]	; (8001cd8 <MX_USART1_UART_Init+0x58>)
 8001c94:	2200      	movs	r2, #0
 8001c96:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001c98:	4b0f      	ldr	r3, [pc, #60]	; (8001cd8 <MX_USART1_UART_Init+0x58>)
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001c9e:	4b0e      	ldr	r3, [pc, #56]	; (8001cd8 <MX_USART1_UART_Init+0x58>)
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001ca4:	4b0c      	ldr	r3, [pc, #48]	; (8001cd8 <MX_USART1_UART_Init+0x58>)
 8001ca6:	220c      	movs	r2, #12
 8001ca8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001caa:	4b0b      	ldr	r3, [pc, #44]	; (8001cd8 <MX_USART1_UART_Init+0x58>)
 8001cac:	2200      	movs	r2, #0
 8001cae:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001cb0:	4b09      	ldr	r3, [pc, #36]	; (8001cd8 <MX_USART1_UART_Init+0x58>)
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001cb6:	4b08      	ldr	r3, [pc, #32]	; (8001cd8 <MX_USART1_UART_Init+0x58>)
 8001cb8:	2200      	movs	r2, #0
 8001cba:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001cbc:	4b06      	ldr	r3, [pc, #24]	; (8001cd8 <MX_USART1_UART_Init+0x58>)
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001cc2:	4805      	ldr	r0, [pc, #20]	; (8001cd8 <MX_USART1_UART_Init+0x58>)
 8001cc4:	f001 ffc2 	bl	8003c4c <HAL_UART_Init>
 8001cc8:	4603      	mov	r3, r0
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d001      	beq.n	8001cd2 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8001cce:	f7ff fdf5 	bl	80018bc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001cd2:	bf00      	nop
 8001cd4:	bd80      	pop	{r7, pc}
 8001cd6:	bf00      	nop
 8001cd8:	20000a2c 	.word	0x20000a2c
 8001cdc:	40011000 	.word	0x40011000

08001ce0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b0ac      	sub	sp, #176	; 0xb0
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ce8:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001cec:	2200      	movs	r2, #0
 8001cee:	601a      	str	r2, [r3, #0]
 8001cf0:	605a      	str	r2, [r3, #4]
 8001cf2:	609a      	str	r2, [r3, #8]
 8001cf4:	60da      	str	r2, [r3, #12]
 8001cf6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001cf8:	f107 0318 	add.w	r3, r7, #24
 8001cfc:	2284      	movs	r2, #132	; 0x84
 8001cfe:	2100      	movs	r1, #0
 8001d00:	4618      	mov	r0, r3
 8001d02:	f005 fd60 	bl	80077c6 <memset>
  if(uartHandle->Instance==USART1)
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	4a36      	ldr	r2, [pc, #216]	; (8001de4 <HAL_UART_MspInit+0x104>)
 8001d0c:	4293      	cmp	r3, r2
 8001d0e:	d164      	bne.n	8001dda <HAL_UART_MspInit+0xfa>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001d10:	2340      	movs	r3, #64	; 0x40
 8001d12:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001d14:	2300      	movs	r3, #0
 8001d16:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001d18:	f107 0318 	add.w	r3, r7, #24
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	f001 f8cf 	bl	8002ec0 <HAL_RCCEx_PeriphCLKConfig>
 8001d22:	4603      	mov	r3, r0
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d001      	beq.n	8001d2c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001d28:	f7ff fdc8 	bl	80018bc <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001d2c:	4b2e      	ldr	r3, [pc, #184]	; (8001de8 <HAL_UART_MspInit+0x108>)
 8001d2e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d30:	4a2d      	ldr	r2, [pc, #180]	; (8001de8 <HAL_UART_MspInit+0x108>)
 8001d32:	f043 0310 	orr.w	r3, r3, #16
 8001d36:	6453      	str	r3, [r2, #68]	; 0x44
 8001d38:	4b2b      	ldr	r3, [pc, #172]	; (8001de8 <HAL_UART_MspInit+0x108>)
 8001d3a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d3c:	f003 0310 	and.w	r3, r3, #16
 8001d40:	617b      	str	r3, [r7, #20]
 8001d42:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d44:	4b28      	ldr	r3, [pc, #160]	; (8001de8 <HAL_UART_MspInit+0x108>)
 8001d46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d48:	4a27      	ldr	r2, [pc, #156]	; (8001de8 <HAL_UART_MspInit+0x108>)
 8001d4a:	f043 0302 	orr.w	r3, r3, #2
 8001d4e:	6313      	str	r3, [r2, #48]	; 0x30
 8001d50:	4b25      	ldr	r3, [pc, #148]	; (8001de8 <HAL_UART_MspInit+0x108>)
 8001d52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d54:	f003 0302 	and.w	r3, r3, #2
 8001d58:	613b      	str	r3, [r7, #16]
 8001d5a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d5c:	4b22      	ldr	r3, [pc, #136]	; (8001de8 <HAL_UART_MspInit+0x108>)
 8001d5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d60:	4a21      	ldr	r2, [pc, #132]	; (8001de8 <HAL_UART_MspInit+0x108>)
 8001d62:	f043 0301 	orr.w	r3, r3, #1
 8001d66:	6313      	str	r3, [r2, #48]	; 0x30
 8001d68:	4b1f      	ldr	r3, [pc, #124]	; (8001de8 <HAL_UART_MspInit+0x108>)
 8001d6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d6c:	f003 0301 	and.w	r3, r3, #1
 8001d70:	60fb      	str	r3, [r7, #12]
 8001d72:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = VCP_RX_Pin;
 8001d74:	2380      	movs	r3, #128	; 0x80
 8001d76:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d7a:	2302      	movs	r3, #2
 8001d7c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d80:	2300      	movs	r3, #0
 8001d82:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d86:	2300      	movs	r3, #0
 8001d88:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001d8c:	2307      	movs	r3, #7
 8001d8e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8001d92:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001d96:	4619      	mov	r1, r3
 8001d98:	4814      	ldr	r0, [pc, #80]	; (8001dec <HAL_UART_MspInit+0x10c>)
 8001d9a:	f000 f9f5 	bl	8002188 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VCP_TX_Pin;
 8001d9e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001da2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001da6:	2302      	movs	r3, #2
 8001da8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dac:	2300      	movs	r3, #0
 8001dae:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001db2:	2300      	movs	r3, #0
 8001db4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001db8:	2307      	movs	r3, #7
 8001dba:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8001dbe:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001dc2:	4619      	mov	r1, r3
 8001dc4:	480a      	ldr	r0, [pc, #40]	; (8001df0 <HAL_UART_MspInit+0x110>)
 8001dc6:	f000 f9df 	bl	8002188 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 8, 0);
 8001dca:	2200      	movs	r2, #0
 8001dcc:	2108      	movs	r1, #8
 8001dce:	2025      	movs	r0, #37	; 0x25
 8001dd0:	f000 f91e 	bl	8002010 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001dd4:	2025      	movs	r0, #37	; 0x25
 8001dd6:	f000 f937 	bl	8002048 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001dda:	bf00      	nop
 8001ddc:	37b0      	adds	r7, #176	; 0xb0
 8001dde:	46bd      	mov	sp, r7
 8001de0:	bd80      	pop	{r7, pc}
 8001de2:	bf00      	nop
 8001de4:	40011000 	.word	0x40011000
 8001de8:	40023800 	.word	0x40023800
 8001dec:	40020400 	.word	0x40020400
 8001df0:	40020000 	.word	0x40020000

08001df4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001df4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001e2c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001df8:	480d      	ldr	r0, [pc, #52]	; (8001e30 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001dfa:	490e      	ldr	r1, [pc, #56]	; (8001e34 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001dfc:	4a0e      	ldr	r2, [pc, #56]	; (8001e38 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001dfe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e00:	e002      	b.n	8001e08 <LoopCopyDataInit>

08001e02 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e02:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e04:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e06:	3304      	adds	r3, #4

08001e08 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e08:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e0a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e0c:	d3f9      	bcc.n	8001e02 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e0e:	4a0b      	ldr	r2, [pc, #44]	; (8001e3c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001e10:	4c0b      	ldr	r4, [pc, #44]	; (8001e40 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001e12:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e14:	e001      	b.n	8001e1a <LoopFillZerobss>

08001e16 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e16:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e18:	3204      	adds	r2, #4

08001e1a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e1a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e1c:	d3fb      	bcc.n	8001e16 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001e1e:	f7ff fed3 	bl	8001bc8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001e22:	f005 fc9b 	bl	800775c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001e26:	f7ff fba9 	bl	800157c <main>
  bx  lr    
 8001e2a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001e2c:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8001e30:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e34:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 8001e38:	08009180 	.word	0x08009180
  ldr r2, =_sbss
 8001e3c:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 8001e40:	20010c1c 	.word	0x20010c1c

08001e44 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001e44:	e7fe      	b.n	8001e44 <ADC_IRQHandler>

08001e46 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e46:	b580      	push	{r7, lr}
 8001e48:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e4a:	2003      	movs	r0, #3
 8001e4c:	f000 f8d5 	bl	8001ffa <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001e50:	200f      	movs	r0, #15
 8001e52:	f7ff fd61 	bl	8001918 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001e56:	f7ff fd37 	bl	80018c8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001e5a:	2300      	movs	r3, #0
}
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	bd80      	pop	{r7, pc}

08001e60 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e60:	b480      	push	{r7}
 8001e62:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001e64:	4b06      	ldr	r3, [pc, #24]	; (8001e80 <HAL_IncTick+0x20>)
 8001e66:	781b      	ldrb	r3, [r3, #0]
 8001e68:	461a      	mov	r2, r3
 8001e6a:	4b06      	ldr	r3, [pc, #24]	; (8001e84 <HAL_IncTick+0x24>)
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	4413      	add	r3, r2
 8001e70:	4a04      	ldr	r2, [pc, #16]	; (8001e84 <HAL_IncTick+0x24>)
 8001e72:	6013      	str	r3, [r2, #0]
}
 8001e74:	bf00      	nop
 8001e76:	46bd      	mov	sp, r7
 8001e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7c:	4770      	bx	lr
 8001e7e:	bf00      	nop
 8001e80:	20000014 	.word	0x20000014
 8001e84:	20000ab4 	.word	0x20000ab4

08001e88 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e88:	b480      	push	{r7}
 8001e8a:	af00      	add	r7, sp, #0
  return uwTick;
 8001e8c:	4b03      	ldr	r3, [pc, #12]	; (8001e9c <HAL_GetTick+0x14>)
 8001e8e:	681b      	ldr	r3, [r3, #0]
}
 8001e90:	4618      	mov	r0, r3
 8001e92:	46bd      	mov	sp, r7
 8001e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e98:	4770      	bx	lr
 8001e9a:	bf00      	nop
 8001e9c:	20000ab4 	.word	0x20000ab4

08001ea0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ea0:	b480      	push	{r7}
 8001ea2:	b085      	sub	sp, #20
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	f003 0307 	and.w	r3, r3, #7
 8001eae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001eb0:	4b0b      	ldr	r3, [pc, #44]	; (8001ee0 <__NVIC_SetPriorityGrouping+0x40>)
 8001eb2:	68db      	ldr	r3, [r3, #12]
 8001eb4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001eb6:	68ba      	ldr	r2, [r7, #8]
 8001eb8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001ebc:	4013      	ands	r3, r2
 8001ebe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ec4:	68bb      	ldr	r3, [r7, #8]
 8001ec6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001ec8:	4b06      	ldr	r3, [pc, #24]	; (8001ee4 <__NVIC_SetPriorityGrouping+0x44>)
 8001eca:	4313      	orrs	r3, r2
 8001ecc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001ece:	4a04      	ldr	r2, [pc, #16]	; (8001ee0 <__NVIC_SetPriorityGrouping+0x40>)
 8001ed0:	68bb      	ldr	r3, [r7, #8]
 8001ed2:	60d3      	str	r3, [r2, #12]
}
 8001ed4:	bf00      	nop
 8001ed6:	3714      	adds	r7, #20
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ede:	4770      	bx	lr
 8001ee0:	e000ed00 	.word	0xe000ed00
 8001ee4:	05fa0000 	.word	0x05fa0000

08001ee8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ee8:	b480      	push	{r7}
 8001eea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001eec:	4b04      	ldr	r3, [pc, #16]	; (8001f00 <__NVIC_GetPriorityGrouping+0x18>)
 8001eee:	68db      	ldr	r3, [r3, #12]
 8001ef0:	0a1b      	lsrs	r3, r3, #8
 8001ef2:	f003 0307 	and.w	r3, r3, #7
}
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efe:	4770      	bx	lr
 8001f00:	e000ed00 	.word	0xe000ed00

08001f04 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f04:	b480      	push	{r7}
 8001f06:	b083      	sub	sp, #12
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	4603      	mov	r3, r0
 8001f0c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	db0b      	blt.n	8001f2e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f16:	79fb      	ldrb	r3, [r7, #7]
 8001f18:	f003 021f 	and.w	r2, r3, #31
 8001f1c:	4907      	ldr	r1, [pc, #28]	; (8001f3c <__NVIC_EnableIRQ+0x38>)
 8001f1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f22:	095b      	lsrs	r3, r3, #5
 8001f24:	2001      	movs	r0, #1
 8001f26:	fa00 f202 	lsl.w	r2, r0, r2
 8001f2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001f2e:	bf00      	nop
 8001f30:	370c      	adds	r7, #12
 8001f32:	46bd      	mov	sp, r7
 8001f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f38:	4770      	bx	lr
 8001f3a:	bf00      	nop
 8001f3c:	e000e100 	.word	0xe000e100

08001f40 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f40:	b480      	push	{r7}
 8001f42:	b083      	sub	sp, #12
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	4603      	mov	r3, r0
 8001f48:	6039      	str	r1, [r7, #0]
 8001f4a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	db0a      	blt.n	8001f6a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f54:	683b      	ldr	r3, [r7, #0]
 8001f56:	b2da      	uxtb	r2, r3
 8001f58:	490c      	ldr	r1, [pc, #48]	; (8001f8c <__NVIC_SetPriority+0x4c>)
 8001f5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f5e:	0112      	lsls	r2, r2, #4
 8001f60:	b2d2      	uxtb	r2, r2
 8001f62:	440b      	add	r3, r1
 8001f64:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f68:	e00a      	b.n	8001f80 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f6a:	683b      	ldr	r3, [r7, #0]
 8001f6c:	b2da      	uxtb	r2, r3
 8001f6e:	4908      	ldr	r1, [pc, #32]	; (8001f90 <__NVIC_SetPriority+0x50>)
 8001f70:	79fb      	ldrb	r3, [r7, #7]
 8001f72:	f003 030f 	and.w	r3, r3, #15
 8001f76:	3b04      	subs	r3, #4
 8001f78:	0112      	lsls	r2, r2, #4
 8001f7a:	b2d2      	uxtb	r2, r2
 8001f7c:	440b      	add	r3, r1
 8001f7e:	761a      	strb	r2, [r3, #24]
}
 8001f80:	bf00      	nop
 8001f82:	370c      	adds	r7, #12
 8001f84:	46bd      	mov	sp, r7
 8001f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8a:	4770      	bx	lr
 8001f8c:	e000e100 	.word	0xe000e100
 8001f90:	e000ed00 	.word	0xe000ed00

08001f94 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f94:	b480      	push	{r7}
 8001f96:	b089      	sub	sp, #36	; 0x24
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	60f8      	str	r0, [r7, #12]
 8001f9c:	60b9      	str	r1, [r7, #8]
 8001f9e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	f003 0307 	and.w	r3, r3, #7
 8001fa6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001fa8:	69fb      	ldr	r3, [r7, #28]
 8001faa:	f1c3 0307 	rsb	r3, r3, #7
 8001fae:	2b04      	cmp	r3, #4
 8001fb0:	bf28      	it	cs
 8001fb2:	2304      	movcs	r3, #4
 8001fb4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001fb6:	69fb      	ldr	r3, [r7, #28]
 8001fb8:	3304      	adds	r3, #4
 8001fba:	2b06      	cmp	r3, #6
 8001fbc:	d902      	bls.n	8001fc4 <NVIC_EncodePriority+0x30>
 8001fbe:	69fb      	ldr	r3, [r7, #28]
 8001fc0:	3b03      	subs	r3, #3
 8001fc2:	e000      	b.n	8001fc6 <NVIC_EncodePriority+0x32>
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fc8:	f04f 32ff 	mov.w	r2, #4294967295
 8001fcc:	69bb      	ldr	r3, [r7, #24]
 8001fce:	fa02 f303 	lsl.w	r3, r2, r3
 8001fd2:	43da      	mvns	r2, r3
 8001fd4:	68bb      	ldr	r3, [r7, #8]
 8001fd6:	401a      	ands	r2, r3
 8001fd8:	697b      	ldr	r3, [r7, #20]
 8001fda:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001fdc:	f04f 31ff 	mov.w	r1, #4294967295
 8001fe0:	697b      	ldr	r3, [r7, #20]
 8001fe2:	fa01 f303 	lsl.w	r3, r1, r3
 8001fe6:	43d9      	mvns	r1, r3
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fec:	4313      	orrs	r3, r2
         );
}
 8001fee:	4618      	mov	r0, r3
 8001ff0:	3724      	adds	r7, #36	; 0x24
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff8:	4770      	bx	lr

08001ffa <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ffa:	b580      	push	{r7, lr}
 8001ffc:	b082      	sub	sp, #8
 8001ffe:	af00      	add	r7, sp, #0
 8002000:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002002:	6878      	ldr	r0, [r7, #4]
 8002004:	f7ff ff4c 	bl	8001ea0 <__NVIC_SetPriorityGrouping>
}
 8002008:	bf00      	nop
 800200a:	3708      	adds	r7, #8
 800200c:	46bd      	mov	sp, r7
 800200e:	bd80      	pop	{r7, pc}

08002010 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002010:	b580      	push	{r7, lr}
 8002012:	b086      	sub	sp, #24
 8002014:	af00      	add	r7, sp, #0
 8002016:	4603      	mov	r3, r0
 8002018:	60b9      	str	r1, [r7, #8]
 800201a:	607a      	str	r2, [r7, #4]
 800201c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800201e:	2300      	movs	r3, #0
 8002020:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002022:	f7ff ff61 	bl	8001ee8 <__NVIC_GetPriorityGrouping>
 8002026:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002028:	687a      	ldr	r2, [r7, #4]
 800202a:	68b9      	ldr	r1, [r7, #8]
 800202c:	6978      	ldr	r0, [r7, #20]
 800202e:	f7ff ffb1 	bl	8001f94 <NVIC_EncodePriority>
 8002032:	4602      	mov	r2, r0
 8002034:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002038:	4611      	mov	r1, r2
 800203a:	4618      	mov	r0, r3
 800203c:	f7ff ff80 	bl	8001f40 <__NVIC_SetPriority>
}
 8002040:	bf00      	nop
 8002042:	3718      	adds	r7, #24
 8002044:	46bd      	mov	sp, r7
 8002046:	bd80      	pop	{r7, pc}

08002048 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	b082      	sub	sp, #8
 800204c:	af00      	add	r7, sp, #0
 800204e:	4603      	mov	r3, r0
 8002050:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002052:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002056:	4618      	mov	r0, r3
 8002058:	f7ff ff54 	bl	8001f04 <__NVIC_EnableIRQ>
}
 800205c:	bf00      	nop
 800205e:	3708      	adds	r7, #8
 8002060:	46bd      	mov	sp, r7
 8002062:	bd80      	pop	{r7, pc}

08002064 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	b084      	sub	sp, #16
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002070:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002072:	f7ff ff09 	bl	8001e88 <HAL_GetTick>
 8002076:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800207e:	b2db      	uxtb	r3, r3
 8002080:	2b02      	cmp	r3, #2
 8002082:	d008      	beq.n	8002096 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	2280      	movs	r2, #128	; 0x80
 8002088:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	2200      	movs	r2, #0
 800208e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002092:	2301      	movs	r3, #1
 8002094:	e052      	b.n	800213c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	681a      	ldr	r2, [r3, #0]
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f022 0216 	bic.w	r2, r2, #22
 80020a4:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	695a      	ldr	r2, [r3, #20]
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80020b4:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d103      	bne.n	80020c6 <HAL_DMA_Abort+0x62>
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d007      	beq.n	80020d6 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	681a      	ldr	r2, [r3, #0]
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f022 0208 	bic.w	r2, r2, #8
 80020d4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	681a      	ldr	r2, [r3, #0]
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	f022 0201 	bic.w	r2, r2, #1
 80020e4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80020e6:	e013      	b.n	8002110 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80020e8:	f7ff fece 	bl	8001e88 <HAL_GetTick>
 80020ec:	4602      	mov	r2, r0
 80020ee:	68bb      	ldr	r3, [r7, #8]
 80020f0:	1ad3      	subs	r3, r2, r3
 80020f2:	2b05      	cmp	r3, #5
 80020f4:	d90c      	bls.n	8002110 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	2220      	movs	r2, #32
 80020fa:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	2203      	movs	r2, #3
 8002100:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	2200      	movs	r2, #0
 8002108:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 800210c:	2303      	movs	r3, #3
 800210e:	e015      	b.n	800213c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	f003 0301 	and.w	r3, r3, #1
 800211a:	2b00      	cmp	r3, #0
 800211c:	d1e4      	bne.n	80020e8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002122:	223f      	movs	r2, #63	; 0x3f
 8002124:	409a      	lsls	r2, r3
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	2201      	movs	r2, #1
 800212e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	2200      	movs	r2, #0
 8002136:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 800213a:	2300      	movs	r3, #0
}
 800213c:	4618      	mov	r0, r3
 800213e:	3710      	adds	r7, #16
 8002140:	46bd      	mov	sp, r7
 8002142:	bd80      	pop	{r7, pc}

08002144 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002144:	b480      	push	{r7}
 8002146:	b083      	sub	sp, #12
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002152:	b2db      	uxtb	r3, r3
 8002154:	2b02      	cmp	r3, #2
 8002156:	d004      	beq.n	8002162 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	2280      	movs	r2, #128	; 0x80
 800215c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800215e:	2301      	movs	r3, #1
 8002160:	e00c      	b.n	800217c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	2205      	movs	r2, #5
 8002166:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	681a      	ldr	r2, [r3, #0]
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	f022 0201 	bic.w	r2, r2, #1
 8002178:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800217a:	2300      	movs	r3, #0
}
 800217c:	4618      	mov	r0, r3
 800217e:	370c      	adds	r7, #12
 8002180:	46bd      	mov	sp, r7
 8002182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002186:	4770      	bx	lr

08002188 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002188:	b480      	push	{r7}
 800218a:	b089      	sub	sp, #36	; 0x24
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]
 8002190:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002192:	2300      	movs	r3, #0
 8002194:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8002196:	2300      	movs	r3, #0
 8002198:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800219a:	2300      	movs	r3, #0
 800219c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800219e:	2300      	movs	r3, #0
 80021a0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80021a2:	2300      	movs	r3, #0
 80021a4:	61fb      	str	r3, [r7, #28]
 80021a6:	e175      	b.n	8002494 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80021a8:	2201      	movs	r2, #1
 80021aa:	69fb      	ldr	r3, [r7, #28]
 80021ac:	fa02 f303 	lsl.w	r3, r2, r3
 80021b0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80021b2:	683b      	ldr	r3, [r7, #0]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	697a      	ldr	r2, [r7, #20]
 80021b8:	4013      	ands	r3, r2
 80021ba:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80021bc:	693a      	ldr	r2, [r7, #16]
 80021be:	697b      	ldr	r3, [r7, #20]
 80021c0:	429a      	cmp	r2, r3
 80021c2:	f040 8164 	bne.w	800248e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80021c6:	683b      	ldr	r3, [r7, #0]
 80021c8:	685b      	ldr	r3, [r3, #4]
 80021ca:	f003 0303 	and.w	r3, r3, #3
 80021ce:	2b01      	cmp	r3, #1
 80021d0:	d005      	beq.n	80021de <HAL_GPIO_Init+0x56>
 80021d2:	683b      	ldr	r3, [r7, #0]
 80021d4:	685b      	ldr	r3, [r3, #4]
 80021d6:	f003 0303 	and.w	r3, r3, #3
 80021da:	2b02      	cmp	r3, #2
 80021dc:	d130      	bne.n	8002240 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	689b      	ldr	r3, [r3, #8]
 80021e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80021e4:	69fb      	ldr	r3, [r7, #28]
 80021e6:	005b      	lsls	r3, r3, #1
 80021e8:	2203      	movs	r2, #3
 80021ea:	fa02 f303 	lsl.w	r3, r2, r3
 80021ee:	43db      	mvns	r3, r3
 80021f0:	69ba      	ldr	r2, [r7, #24]
 80021f2:	4013      	ands	r3, r2
 80021f4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80021f6:	683b      	ldr	r3, [r7, #0]
 80021f8:	68da      	ldr	r2, [r3, #12]
 80021fa:	69fb      	ldr	r3, [r7, #28]
 80021fc:	005b      	lsls	r3, r3, #1
 80021fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002202:	69ba      	ldr	r2, [r7, #24]
 8002204:	4313      	orrs	r3, r2
 8002206:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	69ba      	ldr	r2, [r7, #24]
 800220c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	685b      	ldr	r3, [r3, #4]
 8002212:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002214:	2201      	movs	r2, #1
 8002216:	69fb      	ldr	r3, [r7, #28]
 8002218:	fa02 f303 	lsl.w	r3, r2, r3
 800221c:	43db      	mvns	r3, r3
 800221e:	69ba      	ldr	r2, [r7, #24]
 8002220:	4013      	ands	r3, r2
 8002222:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002224:	683b      	ldr	r3, [r7, #0]
 8002226:	685b      	ldr	r3, [r3, #4]
 8002228:	091b      	lsrs	r3, r3, #4
 800222a:	f003 0201 	and.w	r2, r3, #1
 800222e:	69fb      	ldr	r3, [r7, #28]
 8002230:	fa02 f303 	lsl.w	r3, r2, r3
 8002234:	69ba      	ldr	r2, [r7, #24]
 8002236:	4313      	orrs	r3, r2
 8002238:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	69ba      	ldr	r2, [r7, #24]
 800223e:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002240:	683b      	ldr	r3, [r7, #0]
 8002242:	685b      	ldr	r3, [r3, #4]
 8002244:	f003 0303 	and.w	r3, r3, #3
 8002248:	2b03      	cmp	r3, #3
 800224a:	d017      	beq.n	800227c <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	68db      	ldr	r3, [r3, #12]
 8002250:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8002252:	69fb      	ldr	r3, [r7, #28]
 8002254:	005b      	lsls	r3, r3, #1
 8002256:	2203      	movs	r2, #3
 8002258:	fa02 f303 	lsl.w	r3, r2, r3
 800225c:	43db      	mvns	r3, r3
 800225e:	69ba      	ldr	r2, [r7, #24]
 8002260:	4013      	ands	r3, r2
 8002262:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8002264:	683b      	ldr	r3, [r7, #0]
 8002266:	689a      	ldr	r2, [r3, #8]
 8002268:	69fb      	ldr	r3, [r7, #28]
 800226a:	005b      	lsls	r3, r3, #1
 800226c:	fa02 f303 	lsl.w	r3, r2, r3
 8002270:	69ba      	ldr	r2, [r7, #24]
 8002272:	4313      	orrs	r3, r2
 8002274:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	69ba      	ldr	r2, [r7, #24]
 800227a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800227c:	683b      	ldr	r3, [r7, #0]
 800227e:	685b      	ldr	r3, [r3, #4]
 8002280:	f003 0303 	and.w	r3, r3, #3
 8002284:	2b02      	cmp	r3, #2
 8002286:	d123      	bne.n	80022d0 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8002288:	69fb      	ldr	r3, [r7, #28]
 800228a:	08da      	lsrs	r2, r3, #3
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	3208      	adds	r2, #8
 8002290:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002294:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002296:	69fb      	ldr	r3, [r7, #28]
 8002298:	f003 0307 	and.w	r3, r3, #7
 800229c:	009b      	lsls	r3, r3, #2
 800229e:	220f      	movs	r2, #15
 80022a0:	fa02 f303 	lsl.w	r3, r2, r3
 80022a4:	43db      	mvns	r3, r3
 80022a6:	69ba      	ldr	r2, [r7, #24]
 80022a8:	4013      	ands	r3, r2
 80022aa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80022ac:	683b      	ldr	r3, [r7, #0]
 80022ae:	691a      	ldr	r2, [r3, #16]
 80022b0:	69fb      	ldr	r3, [r7, #28]
 80022b2:	f003 0307 	and.w	r3, r3, #7
 80022b6:	009b      	lsls	r3, r3, #2
 80022b8:	fa02 f303 	lsl.w	r3, r2, r3
 80022bc:	69ba      	ldr	r2, [r7, #24]
 80022be:	4313      	orrs	r3, r2
 80022c0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80022c2:	69fb      	ldr	r3, [r7, #28]
 80022c4:	08da      	lsrs	r2, r3, #3
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	3208      	adds	r2, #8
 80022ca:	69b9      	ldr	r1, [r7, #24]
 80022cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80022d6:	69fb      	ldr	r3, [r7, #28]
 80022d8:	005b      	lsls	r3, r3, #1
 80022da:	2203      	movs	r2, #3
 80022dc:	fa02 f303 	lsl.w	r3, r2, r3
 80022e0:	43db      	mvns	r3, r3
 80022e2:	69ba      	ldr	r2, [r7, #24]
 80022e4:	4013      	ands	r3, r2
 80022e6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80022e8:	683b      	ldr	r3, [r7, #0]
 80022ea:	685b      	ldr	r3, [r3, #4]
 80022ec:	f003 0203 	and.w	r2, r3, #3
 80022f0:	69fb      	ldr	r3, [r7, #28]
 80022f2:	005b      	lsls	r3, r3, #1
 80022f4:	fa02 f303 	lsl.w	r3, r2, r3
 80022f8:	69ba      	ldr	r2, [r7, #24]
 80022fa:	4313      	orrs	r3, r2
 80022fc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	69ba      	ldr	r2, [r7, #24]
 8002302:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002304:	683b      	ldr	r3, [r7, #0]
 8002306:	685b      	ldr	r3, [r3, #4]
 8002308:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800230c:	2b00      	cmp	r3, #0
 800230e:	f000 80be 	beq.w	800248e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002312:	4b66      	ldr	r3, [pc, #408]	; (80024ac <HAL_GPIO_Init+0x324>)
 8002314:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002316:	4a65      	ldr	r2, [pc, #404]	; (80024ac <HAL_GPIO_Init+0x324>)
 8002318:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800231c:	6453      	str	r3, [r2, #68]	; 0x44
 800231e:	4b63      	ldr	r3, [pc, #396]	; (80024ac <HAL_GPIO_Init+0x324>)
 8002320:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002322:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002326:	60fb      	str	r3, [r7, #12]
 8002328:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800232a:	4a61      	ldr	r2, [pc, #388]	; (80024b0 <HAL_GPIO_Init+0x328>)
 800232c:	69fb      	ldr	r3, [r7, #28]
 800232e:	089b      	lsrs	r3, r3, #2
 8002330:	3302      	adds	r3, #2
 8002332:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002336:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002338:	69fb      	ldr	r3, [r7, #28]
 800233a:	f003 0303 	and.w	r3, r3, #3
 800233e:	009b      	lsls	r3, r3, #2
 8002340:	220f      	movs	r2, #15
 8002342:	fa02 f303 	lsl.w	r3, r2, r3
 8002346:	43db      	mvns	r3, r3
 8002348:	69ba      	ldr	r2, [r7, #24]
 800234a:	4013      	ands	r3, r2
 800234c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	4a58      	ldr	r2, [pc, #352]	; (80024b4 <HAL_GPIO_Init+0x32c>)
 8002352:	4293      	cmp	r3, r2
 8002354:	d037      	beq.n	80023c6 <HAL_GPIO_Init+0x23e>
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	4a57      	ldr	r2, [pc, #348]	; (80024b8 <HAL_GPIO_Init+0x330>)
 800235a:	4293      	cmp	r3, r2
 800235c:	d031      	beq.n	80023c2 <HAL_GPIO_Init+0x23a>
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	4a56      	ldr	r2, [pc, #344]	; (80024bc <HAL_GPIO_Init+0x334>)
 8002362:	4293      	cmp	r3, r2
 8002364:	d02b      	beq.n	80023be <HAL_GPIO_Init+0x236>
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	4a55      	ldr	r2, [pc, #340]	; (80024c0 <HAL_GPIO_Init+0x338>)
 800236a:	4293      	cmp	r3, r2
 800236c:	d025      	beq.n	80023ba <HAL_GPIO_Init+0x232>
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	4a54      	ldr	r2, [pc, #336]	; (80024c4 <HAL_GPIO_Init+0x33c>)
 8002372:	4293      	cmp	r3, r2
 8002374:	d01f      	beq.n	80023b6 <HAL_GPIO_Init+0x22e>
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	4a53      	ldr	r2, [pc, #332]	; (80024c8 <HAL_GPIO_Init+0x340>)
 800237a:	4293      	cmp	r3, r2
 800237c:	d019      	beq.n	80023b2 <HAL_GPIO_Init+0x22a>
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	4a52      	ldr	r2, [pc, #328]	; (80024cc <HAL_GPIO_Init+0x344>)
 8002382:	4293      	cmp	r3, r2
 8002384:	d013      	beq.n	80023ae <HAL_GPIO_Init+0x226>
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	4a51      	ldr	r2, [pc, #324]	; (80024d0 <HAL_GPIO_Init+0x348>)
 800238a:	4293      	cmp	r3, r2
 800238c:	d00d      	beq.n	80023aa <HAL_GPIO_Init+0x222>
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	4a50      	ldr	r2, [pc, #320]	; (80024d4 <HAL_GPIO_Init+0x34c>)
 8002392:	4293      	cmp	r3, r2
 8002394:	d007      	beq.n	80023a6 <HAL_GPIO_Init+0x21e>
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	4a4f      	ldr	r2, [pc, #316]	; (80024d8 <HAL_GPIO_Init+0x350>)
 800239a:	4293      	cmp	r3, r2
 800239c:	d101      	bne.n	80023a2 <HAL_GPIO_Init+0x21a>
 800239e:	2309      	movs	r3, #9
 80023a0:	e012      	b.n	80023c8 <HAL_GPIO_Init+0x240>
 80023a2:	230a      	movs	r3, #10
 80023a4:	e010      	b.n	80023c8 <HAL_GPIO_Init+0x240>
 80023a6:	2308      	movs	r3, #8
 80023a8:	e00e      	b.n	80023c8 <HAL_GPIO_Init+0x240>
 80023aa:	2307      	movs	r3, #7
 80023ac:	e00c      	b.n	80023c8 <HAL_GPIO_Init+0x240>
 80023ae:	2306      	movs	r3, #6
 80023b0:	e00a      	b.n	80023c8 <HAL_GPIO_Init+0x240>
 80023b2:	2305      	movs	r3, #5
 80023b4:	e008      	b.n	80023c8 <HAL_GPIO_Init+0x240>
 80023b6:	2304      	movs	r3, #4
 80023b8:	e006      	b.n	80023c8 <HAL_GPIO_Init+0x240>
 80023ba:	2303      	movs	r3, #3
 80023bc:	e004      	b.n	80023c8 <HAL_GPIO_Init+0x240>
 80023be:	2302      	movs	r3, #2
 80023c0:	e002      	b.n	80023c8 <HAL_GPIO_Init+0x240>
 80023c2:	2301      	movs	r3, #1
 80023c4:	e000      	b.n	80023c8 <HAL_GPIO_Init+0x240>
 80023c6:	2300      	movs	r3, #0
 80023c8:	69fa      	ldr	r2, [r7, #28]
 80023ca:	f002 0203 	and.w	r2, r2, #3
 80023ce:	0092      	lsls	r2, r2, #2
 80023d0:	4093      	lsls	r3, r2
 80023d2:	69ba      	ldr	r2, [r7, #24]
 80023d4:	4313      	orrs	r3, r2
 80023d6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80023d8:	4935      	ldr	r1, [pc, #212]	; (80024b0 <HAL_GPIO_Init+0x328>)
 80023da:	69fb      	ldr	r3, [r7, #28]
 80023dc:	089b      	lsrs	r3, r3, #2
 80023de:	3302      	adds	r3, #2
 80023e0:	69ba      	ldr	r2, [r7, #24]
 80023e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80023e6:	4b3d      	ldr	r3, [pc, #244]	; (80024dc <HAL_GPIO_Init+0x354>)
 80023e8:	689b      	ldr	r3, [r3, #8]
 80023ea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80023ec:	693b      	ldr	r3, [r7, #16]
 80023ee:	43db      	mvns	r3, r3
 80023f0:	69ba      	ldr	r2, [r7, #24]
 80023f2:	4013      	ands	r3, r2
 80023f4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80023f6:	683b      	ldr	r3, [r7, #0]
 80023f8:	685b      	ldr	r3, [r3, #4]
 80023fa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d003      	beq.n	800240a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002402:	69ba      	ldr	r2, [r7, #24]
 8002404:	693b      	ldr	r3, [r7, #16]
 8002406:	4313      	orrs	r3, r2
 8002408:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800240a:	4a34      	ldr	r2, [pc, #208]	; (80024dc <HAL_GPIO_Init+0x354>)
 800240c:	69bb      	ldr	r3, [r7, #24]
 800240e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002410:	4b32      	ldr	r3, [pc, #200]	; (80024dc <HAL_GPIO_Init+0x354>)
 8002412:	68db      	ldr	r3, [r3, #12]
 8002414:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002416:	693b      	ldr	r3, [r7, #16]
 8002418:	43db      	mvns	r3, r3
 800241a:	69ba      	ldr	r2, [r7, #24]
 800241c:	4013      	ands	r3, r2
 800241e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002420:	683b      	ldr	r3, [r7, #0]
 8002422:	685b      	ldr	r3, [r3, #4]
 8002424:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002428:	2b00      	cmp	r3, #0
 800242a:	d003      	beq.n	8002434 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800242c:	69ba      	ldr	r2, [r7, #24]
 800242e:	693b      	ldr	r3, [r7, #16]
 8002430:	4313      	orrs	r3, r2
 8002432:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002434:	4a29      	ldr	r2, [pc, #164]	; (80024dc <HAL_GPIO_Init+0x354>)
 8002436:	69bb      	ldr	r3, [r7, #24]
 8002438:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800243a:	4b28      	ldr	r3, [pc, #160]	; (80024dc <HAL_GPIO_Init+0x354>)
 800243c:	685b      	ldr	r3, [r3, #4]
 800243e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002440:	693b      	ldr	r3, [r7, #16]
 8002442:	43db      	mvns	r3, r3
 8002444:	69ba      	ldr	r2, [r7, #24]
 8002446:	4013      	ands	r3, r2
 8002448:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800244a:	683b      	ldr	r3, [r7, #0]
 800244c:	685b      	ldr	r3, [r3, #4]
 800244e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002452:	2b00      	cmp	r3, #0
 8002454:	d003      	beq.n	800245e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002456:	69ba      	ldr	r2, [r7, #24]
 8002458:	693b      	ldr	r3, [r7, #16]
 800245a:	4313      	orrs	r3, r2
 800245c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800245e:	4a1f      	ldr	r2, [pc, #124]	; (80024dc <HAL_GPIO_Init+0x354>)
 8002460:	69bb      	ldr	r3, [r7, #24]
 8002462:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002464:	4b1d      	ldr	r3, [pc, #116]	; (80024dc <HAL_GPIO_Init+0x354>)
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800246a:	693b      	ldr	r3, [r7, #16]
 800246c:	43db      	mvns	r3, r3
 800246e:	69ba      	ldr	r2, [r7, #24]
 8002470:	4013      	ands	r3, r2
 8002472:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002474:	683b      	ldr	r3, [r7, #0]
 8002476:	685b      	ldr	r3, [r3, #4]
 8002478:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800247c:	2b00      	cmp	r3, #0
 800247e:	d003      	beq.n	8002488 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002480:	69ba      	ldr	r2, [r7, #24]
 8002482:	693b      	ldr	r3, [r7, #16]
 8002484:	4313      	orrs	r3, r2
 8002486:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002488:	4a14      	ldr	r2, [pc, #80]	; (80024dc <HAL_GPIO_Init+0x354>)
 800248a:	69bb      	ldr	r3, [r7, #24]
 800248c:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 800248e:	69fb      	ldr	r3, [r7, #28]
 8002490:	3301      	adds	r3, #1
 8002492:	61fb      	str	r3, [r7, #28]
 8002494:	69fb      	ldr	r3, [r7, #28]
 8002496:	2b0f      	cmp	r3, #15
 8002498:	f67f ae86 	bls.w	80021a8 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 800249c:	bf00      	nop
 800249e:	bf00      	nop
 80024a0:	3724      	adds	r7, #36	; 0x24
 80024a2:	46bd      	mov	sp, r7
 80024a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a8:	4770      	bx	lr
 80024aa:	bf00      	nop
 80024ac:	40023800 	.word	0x40023800
 80024b0:	40013800 	.word	0x40013800
 80024b4:	40020000 	.word	0x40020000
 80024b8:	40020400 	.word	0x40020400
 80024bc:	40020800 	.word	0x40020800
 80024c0:	40020c00 	.word	0x40020c00
 80024c4:	40021000 	.word	0x40021000
 80024c8:	40021400 	.word	0x40021400
 80024cc:	40021800 	.word	0x40021800
 80024d0:	40021c00 	.word	0x40021c00
 80024d4:	40022000 	.word	0x40022000
 80024d8:	40022400 	.word	0x40022400
 80024dc:	40013c00 	.word	0x40013c00

080024e0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80024e0:	b480      	push	{r7}
 80024e2:	b083      	sub	sp, #12
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]
 80024e8:	460b      	mov	r3, r1
 80024ea:	807b      	strh	r3, [r7, #2]
 80024ec:	4613      	mov	r3, r2
 80024ee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80024f0:	787b      	ldrb	r3, [r7, #1]
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d003      	beq.n	80024fe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80024f6:	887a      	ldrh	r2, [r7, #2]
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80024fc:	e003      	b.n	8002506 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80024fe:	887b      	ldrh	r3, [r7, #2]
 8002500:	041a      	lsls	r2, r3, #16
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	619a      	str	r2, [r3, #24]
}
 8002506:	bf00      	nop
 8002508:	370c      	adds	r7, #12
 800250a:	46bd      	mov	sp, r7
 800250c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002510:	4770      	bx	lr

08002512 <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002512:	b480      	push	{r7}
 8002514:	b085      	sub	sp, #20
 8002516:	af00      	add	r7, sp, #0
 8002518:	6078      	str	r0, [r7, #4]
 800251a:	460b      	mov	r3, r1
 800251c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	695b      	ldr	r3, [r3, #20]
 8002522:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002524:	887a      	ldrh	r2, [r7, #2]
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	4013      	ands	r3, r2
 800252a:	041a      	lsls	r2, r3, #16
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	43d9      	mvns	r1, r3
 8002530:	887b      	ldrh	r3, [r7, #2]
 8002532:	400b      	ands	r3, r1
 8002534:	431a      	orrs	r2, r3
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	619a      	str	r2, [r3, #24]
}
 800253a:	bf00      	nop
 800253c:	3714      	adds	r7, #20
 800253e:	46bd      	mov	sp, r7
 8002540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002544:	4770      	bx	lr
	...

08002548 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	b086      	sub	sp, #24
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8002550:	2300      	movs	r3, #0
 8002552:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	2b00      	cmp	r3, #0
 8002558:	d101      	bne.n	800255e <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800255a:	2301      	movs	r3, #1
 800255c:	e291      	b.n	8002a82 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f003 0301 	and.w	r3, r3, #1
 8002566:	2b00      	cmp	r3, #0
 8002568:	f000 8087 	beq.w	800267a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800256c:	4b96      	ldr	r3, [pc, #600]	; (80027c8 <HAL_RCC_OscConfig+0x280>)
 800256e:	689b      	ldr	r3, [r3, #8]
 8002570:	f003 030c 	and.w	r3, r3, #12
 8002574:	2b04      	cmp	r3, #4
 8002576:	d00c      	beq.n	8002592 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002578:	4b93      	ldr	r3, [pc, #588]	; (80027c8 <HAL_RCC_OscConfig+0x280>)
 800257a:	689b      	ldr	r3, [r3, #8]
 800257c:	f003 030c 	and.w	r3, r3, #12
 8002580:	2b08      	cmp	r3, #8
 8002582:	d112      	bne.n	80025aa <HAL_RCC_OscConfig+0x62>
 8002584:	4b90      	ldr	r3, [pc, #576]	; (80027c8 <HAL_RCC_OscConfig+0x280>)
 8002586:	685b      	ldr	r3, [r3, #4]
 8002588:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800258c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002590:	d10b      	bne.n	80025aa <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002592:	4b8d      	ldr	r3, [pc, #564]	; (80027c8 <HAL_RCC_OscConfig+0x280>)
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800259a:	2b00      	cmp	r3, #0
 800259c:	d06c      	beq.n	8002678 <HAL_RCC_OscConfig+0x130>
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	685b      	ldr	r3, [r3, #4]
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d168      	bne.n	8002678 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80025a6:	2301      	movs	r3, #1
 80025a8:	e26b      	b.n	8002a82 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	685b      	ldr	r3, [r3, #4]
 80025ae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80025b2:	d106      	bne.n	80025c2 <HAL_RCC_OscConfig+0x7a>
 80025b4:	4b84      	ldr	r3, [pc, #528]	; (80027c8 <HAL_RCC_OscConfig+0x280>)
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	4a83      	ldr	r2, [pc, #524]	; (80027c8 <HAL_RCC_OscConfig+0x280>)
 80025ba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80025be:	6013      	str	r3, [r2, #0]
 80025c0:	e02e      	b.n	8002620 <HAL_RCC_OscConfig+0xd8>
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	685b      	ldr	r3, [r3, #4]
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d10c      	bne.n	80025e4 <HAL_RCC_OscConfig+0x9c>
 80025ca:	4b7f      	ldr	r3, [pc, #508]	; (80027c8 <HAL_RCC_OscConfig+0x280>)
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	4a7e      	ldr	r2, [pc, #504]	; (80027c8 <HAL_RCC_OscConfig+0x280>)
 80025d0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80025d4:	6013      	str	r3, [r2, #0]
 80025d6:	4b7c      	ldr	r3, [pc, #496]	; (80027c8 <HAL_RCC_OscConfig+0x280>)
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	4a7b      	ldr	r2, [pc, #492]	; (80027c8 <HAL_RCC_OscConfig+0x280>)
 80025dc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80025e0:	6013      	str	r3, [r2, #0]
 80025e2:	e01d      	b.n	8002620 <HAL_RCC_OscConfig+0xd8>
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	685b      	ldr	r3, [r3, #4]
 80025e8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80025ec:	d10c      	bne.n	8002608 <HAL_RCC_OscConfig+0xc0>
 80025ee:	4b76      	ldr	r3, [pc, #472]	; (80027c8 <HAL_RCC_OscConfig+0x280>)
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	4a75      	ldr	r2, [pc, #468]	; (80027c8 <HAL_RCC_OscConfig+0x280>)
 80025f4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80025f8:	6013      	str	r3, [r2, #0]
 80025fa:	4b73      	ldr	r3, [pc, #460]	; (80027c8 <HAL_RCC_OscConfig+0x280>)
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	4a72      	ldr	r2, [pc, #456]	; (80027c8 <HAL_RCC_OscConfig+0x280>)
 8002600:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002604:	6013      	str	r3, [r2, #0]
 8002606:	e00b      	b.n	8002620 <HAL_RCC_OscConfig+0xd8>
 8002608:	4b6f      	ldr	r3, [pc, #444]	; (80027c8 <HAL_RCC_OscConfig+0x280>)
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	4a6e      	ldr	r2, [pc, #440]	; (80027c8 <HAL_RCC_OscConfig+0x280>)
 800260e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002612:	6013      	str	r3, [r2, #0]
 8002614:	4b6c      	ldr	r3, [pc, #432]	; (80027c8 <HAL_RCC_OscConfig+0x280>)
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	4a6b      	ldr	r2, [pc, #428]	; (80027c8 <HAL_RCC_OscConfig+0x280>)
 800261a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800261e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	685b      	ldr	r3, [r3, #4]
 8002624:	2b00      	cmp	r3, #0
 8002626:	d013      	beq.n	8002650 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002628:	f7ff fc2e 	bl	8001e88 <HAL_GetTick>
 800262c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800262e:	e008      	b.n	8002642 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002630:	f7ff fc2a 	bl	8001e88 <HAL_GetTick>
 8002634:	4602      	mov	r2, r0
 8002636:	693b      	ldr	r3, [r7, #16]
 8002638:	1ad3      	subs	r3, r2, r3
 800263a:	2b64      	cmp	r3, #100	; 0x64
 800263c:	d901      	bls.n	8002642 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800263e:	2303      	movs	r3, #3
 8002640:	e21f      	b.n	8002a82 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002642:	4b61      	ldr	r3, [pc, #388]	; (80027c8 <HAL_RCC_OscConfig+0x280>)
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800264a:	2b00      	cmp	r3, #0
 800264c:	d0f0      	beq.n	8002630 <HAL_RCC_OscConfig+0xe8>
 800264e:	e014      	b.n	800267a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002650:	f7ff fc1a 	bl	8001e88 <HAL_GetTick>
 8002654:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002656:	e008      	b.n	800266a <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002658:	f7ff fc16 	bl	8001e88 <HAL_GetTick>
 800265c:	4602      	mov	r2, r0
 800265e:	693b      	ldr	r3, [r7, #16]
 8002660:	1ad3      	subs	r3, r2, r3
 8002662:	2b64      	cmp	r3, #100	; 0x64
 8002664:	d901      	bls.n	800266a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002666:	2303      	movs	r3, #3
 8002668:	e20b      	b.n	8002a82 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800266a:	4b57      	ldr	r3, [pc, #348]	; (80027c8 <HAL_RCC_OscConfig+0x280>)
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002672:	2b00      	cmp	r3, #0
 8002674:	d1f0      	bne.n	8002658 <HAL_RCC_OscConfig+0x110>
 8002676:	e000      	b.n	800267a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002678:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	f003 0302 	and.w	r3, r3, #2
 8002682:	2b00      	cmp	r3, #0
 8002684:	d069      	beq.n	800275a <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002686:	4b50      	ldr	r3, [pc, #320]	; (80027c8 <HAL_RCC_OscConfig+0x280>)
 8002688:	689b      	ldr	r3, [r3, #8]
 800268a:	f003 030c 	and.w	r3, r3, #12
 800268e:	2b00      	cmp	r3, #0
 8002690:	d00b      	beq.n	80026aa <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002692:	4b4d      	ldr	r3, [pc, #308]	; (80027c8 <HAL_RCC_OscConfig+0x280>)
 8002694:	689b      	ldr	r3, [r3, #8]
 8002696:	f003 030c 	and.w	r3, r3, #12
 800269a:	2b08      	cmp	r3, #8
 800269c:	d11c      	bne.n	80026d8 <HAL_RCC_OscConfig+0x190>
 800269e:	4b4a      	ldr	r3, [pc, #296]	; (80027c8 <HAL_RCC_OscConfig+0x280>)
 80026a0:	685b      	ldr	r3, [r3, #4]
 80026a2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d116      	bne.n	80026d8 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80026aa:	4b47      	ldr	r3, [pc, #284]	; (80027c8 <HAL_RCC_OscConfig+0x280>)
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	f003 0302 	and.w	r3, r3, #2
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d005      	beq.n	80026c2 <HAL_RCC_OscConfig+0x17a>
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	68db      	ldr	r3, [r3, #12]
 80026ba:	2b01      	cmp	r3, #1
 80026bc:	d001      	beq.n	80026c2 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80026be:	2301      	movs	r3, #1
 80026c0:	e1df      	b.n	8002a82 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026c2:	4b41      	ldr	r3, [pc, #260]	; (80027c8 <HAL_RCC_OscConfig+0x280>)
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	691b      	ldr	r3, [r3, #16]
 80026ce:	00db      	lsls	r3, r3, #3
 80026d0:	493d      	ldr	r1, [pc, #244]	; (80027c8 <HAL_RCC_OscConfig+0x280>)
 80026d2:	4313      	orrs	r3, r2
 80026d4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80026d6:	e040      	b.n	800275a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	68db      	ldr	r3, [r3, #12]
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d023      	beq.n	8002728 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80026e0:	4b39      	ldr	r3, [pc, #228]	; (80027c8 <HAL_RCC_OscConfig+0x280>)
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	4a38      	ldr	r2, [pc, #224]	; (80027c8 <HAL_RCC_OscConfig+0x280>)
 80026e6:	f043 0301 	orr.w	r3, r3, #1
 80026ea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026ec:	f7ff fbcc 	bl	8001e88 <HAL_GetTick>
 80026f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80026f2:	e008      	b.n	8002706 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80026f4:	f7ff fbc8 	bl	8001e88 <HAL_GetTick>
 80026f8:	4602      	mov	r2, r0
 80026fa:	693b      	ldr	r3, [r7, #16]
 80026fc:	1ad3      	subs	r3, r2, r3
 80026fe:	2b02      	cmp	r3, #2
 8002700:	d901      	bls.n	8002706 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8002702:	2303      	movs	r3, #3
 8002704:	e1bd      	b.n	8002a82 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002706:	4b30      	ldr	r3, [pc, #192]	; (80027c8 <HAL_RCC_OscConfig+0x280>)
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f003 0302 	and.w	r3, r3, #2
 800270e:	2b00      	cmp	r3, #0
 8002710:	d0f0      	beq.n	80026f4 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002712:	4b2d      	ldr	r3, [pc, #180]	; (80027c8 <HAL_RCC_OscConfig+0x280>)
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	691b      	ldr	r3, [r3, #16]
 800271e:	00db      	lsls	r3, r3, #3
 8002720:	4929      	ldr	r1, [pc, #164]	; (80027c8 <HAL_RCC_OscConfig+0x280>)
 8002722:	4313      	orrs	r3, r2
 8002724:	600b      	str	r3, [r1, #0]
 8002726:	e018      	b.n	800275a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002728:	4b27      	ldr	r3, [pc, #156]	; (80027c8 <HAL_RCC_OscConfig+0x280>)
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	4a26      	ldr	r2, [pc, #152]	; (80027c8 <HAL_RCC_OscConfig+0x280>)
 800272e:	f023 0301 	bic.w	r3, r3, #1
 8002732:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002734:	f7ff fba8 	bl	8001e88 <HAL_GetTick>
 8002738:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800273a:	e008      	b.n	800274e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800273c:	f7ff fba4 	bl	8001e88 <HAL_GetTick>
 8002740:	4602      	mov	r2, r0
 8002742:	693b      	ldr	r3, [r7, #16]
 8002744:	1ad3      	subs	r3, r2, r3
 8002746:	2b02      	cmp	r3, #2
 8002748:	d901      	bls.n	800274e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800274a:	2303      	movs	r3, #3
 800274c:	e199      	b.n	8002a82 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800274e:	4b1e      	ldr	r3, [pc, #120]	; (80027c8 <HAL_RCC_OscConfig+0x280>)
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	f003 0302 	and.w	r3, r3, #2
 8002756:	2b00      	cmp	r3, #0
 8002758:	d1f0      	bne.n	800273c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f003 0308 	and.w	r3, r3, #8
 8002762:	2b00      	cmp	r3, #0
 8002764:	d038      	beq.n	80027d8 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	695b      	ldr	r3, [r3, #20]
 800276a:	2b00      	cmp	r3, #0
 800276c:	d019      	beq.n	80027a2 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800276e:	4b16      	ldr	r3, [pc, #88]	; (80027c8 <HAL_RCC_OscConfig+0x280>)
 8002770:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002772:	4a15      	ldr	r2, [pc, #84]	; (80027c8 <HAL_RCC_OscConfig+0x280>)
 8002774:	f043 0301 	orr.w	r3, r3, #1
 8002778:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800277a:	f7ff fb85 	bl	8001e88 <HAL_GetTick>
 800277e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002780:	e008      	b.n	8002794 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002782:	f7ff fb81 	bl	8001e88 <HAL_GetTick>
 8002786:	4602      	mov	r2, r0
 8002788:	693b      	ldr	r3, [r7, #16]
 800278a:	1ad3      	subs	r3, r2, r3
 800278c:	2b02      	cmp	r3, #2
 800278e:	d901      	bls.n	8002794 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002790:	2303      	movs	r3, #3
 8002792:	e176      	b.n	8002a82 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002794:	4b0c      	ldr	r3, [pc, #48]	; (80027c8 <HAL_RCC_OscConfig+0x280>)
 8002796:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002798:	f003 0302 	and.w	r3, r3, #2
 800279c:	2b00      	cmp	r3, #0
 800279e:	d0f0      	beq.n	8002782 <HAL_RCC_OscConfig+0x23a>
 80027a0:	e01a      	b.n	80027d8 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80027a2:	4b09      	ldr	r3, [pc, #36]	; (80027c8 <HAL_RCC_OscConfig+0x280>)
 80027a4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80027a6:	4a08      	ldr	r2, [pc, #32]	; (80027c8 <HAL_RCC_OscConfig+0x280>)
 80027a8:	f023 0301 	bic.w	r3, r3, #1
 80027ac:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027ae:	f7ff fb6b 	bl	8001e88 <HAL_GetTick>
 80027b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80027b4:	e00a      	b.n	80027cc <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80027b6:	f7ff fb67 	bl	8001e88 <HAL_GetTick>
 80027ba:	4602      	mov	r2, r0
 80027bc:	693b      	ldr	r3, [r7, #16]
 80027be:	1ad3      	subs	r3, r2, r3
 80027c0:	2b02      	cmp	r3, #2
 80027c2:	d903      	bls.n	80027cc <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80027c4:	2303      	movs	r3, #3
 80027c6:	e15c      	b.n	8002a82 <HAL_RCC_OscConfig+0x53a>
 80027c8:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80027cc:	4b91      	ldr	r3, [pc, #580]	; (8002a14 <HAL_RCC_OscConfig+0x4cc>)
 80027ce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80027d0:	f003 0302 	and.w	r3, r3, #2
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d1ee      	bne.n	80027b6 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f003 0304 	and.w	r3, r3, #4
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	f000 80a4 	beq.w	800292e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80027e6:	4b8b      	ldr	r3, [pc, #556]	; (8002a14 <HAL_RCC_OscConfig+0x4cc>)
 80027e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d10d      	bne.n	800280e <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80027f2:	4b88      	ldr	r3, [pc, #544]	; (8002a14 <HAL_RCC_OscConfig+0x4cc>)
 80027f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027f6:	4a87      	ldr	r2, [pc, #540]	; (8002a14 <HAL_RCC_OscConfig+0x4cc>)
 80027f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80027fc:	6413      	str	r3, [r2, #64]	; 0x40
 80027fe:	4b85      	ldr	r3, [pc, #532]	; (8002a14 <HAL_RCC_OscConfig+0x4cc>)
 8002800:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002802:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002806:	60bb      	str	r3, [r7, #8]
 8002808:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800280a:	2301      	movs	r3, #1
 800280c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800280e:	4b82      	ldr	r3, [pc, #520]	; (8002a18 <HAL_RCC_OscConfig+0x4d0>)
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002816:	2b00      	cmp	r3, #0
 8002818:	d118      	bne.n	800284c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800281a:	4b7f      	ldr	r3, [pc, #508]	; (8002a18 <HAL_RCC_OscConfig+0x4d0>)
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	4a7e      	ldr	r2, [pc, #504]	; (8002a18 <HAL_RCC_OscConfig+0x4d0>)
 8002820:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002824:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002826:	f7ff fb2f 	bl	8001e88 <HAL_GetTick>
 800282a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800282c:	e008      	b.n	8002840 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800282e:	f7ff fb2b 	bl	8001e88 <HAL_GetTick>
 8002832:	4602      	mov	r2, r0
 8002834:	693b      	ldr	r3, [r7, #16]
 8002836:	1ad3      	subs	r3, r2, r3
 8002838:	2b64      	cmp	r3, #100	; 0x64
 800283a:	d901      	bls.n	8002840 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 800283c:	2303      	movs	r3, #3
 800283e:	e120      	b.n	8002a82 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002840:	4b75      	ldr	r3, [pc, #468]	; (8002a18 <HAL_RCC_OscConfig+0x4d0>)
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002848:	2b00      	cmp	r3, #0
 800284a:	d0f0      	beq.n	800282e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	689b      	ldr	r3, [r3, #8]
 8002850:	2b01      	cmp	r3, #1
 8002852:	d106      	bne.n	8002862 <HAL_RCC_OscConfig+0x31a>
 8002854:	4b6f      	ldr	r3, [pc, #444]	; (8002a14 <HAL_RCC_OscConfig+0x4cc>)
 8002856:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002858:	4a6e      	ldr	r2, [pc, #440]	; (8002a14 <HAL_RCC_OscConfig+0x4cc>)
 800285a:	f043 0301 	orr.w	r3, r3, #1
 800285e:	6713      	str	r3, [r2, #112]	; 0x70
 8002860:	e02d      	b.n	80028be <HAL_RCC_OscConfig+0x376>
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	689b      	ldr	r3, [r3, #8]
 8002866:	2b00      	cmp	r3, #0
 8002868:	d10c      	bne.n	8002884 <HAL_RCC_OscConfig+0x33c>
 800286a:	4b6a      	ldr	r3, [pc, #424]	; (8002a14 <HAL_RCC_OscConfig+0x4cc>)
 800286c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800286e:	4a69      	ldr	r2, [pc, #420]	; (8002a14 <HAL_RCC_OscConfig+0x4cc>)
 8002870:	f023 0301 	bic.w	r3, r3, #1
 8002874:	6713      	str	r3, [r2, #112]	; 0x70
 8002876:	4b67      	ldr	r3, [pc, #412]	; (8002a14 <HAL_RCC_OscConfig+0x4cc>)
 8002878:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800287a:	4a66      	ldr	r2, [pc, #408]	; (8002a14 <HAL_RCC_OscConfig+0x4cc>)
 800287c:	f023 0304 	bic.w	r3, r3, #4
 8002880:	6713      	str	r3, [r2, #112]	; 0x70
 8002882:	e01c      	b.n	80028be <HAL_RCC_OscConfig+0x376>
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	689b      	ldr	r3, [r3, #8]
 8002888:	2b05      	cmp	r3, #5
 800288a:	d10c      	bne.n	80028a6 <HAL_RCC_OscConfig+0x35e>
 800288c:	4b61      	ldr	r3, [pc, #388]	; (8002a14 <HAL_RCC_OscConfig+0x4cc>)
 800288e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002890:	4a60      	ldr	r2, [pc, #384]	; (8002a14 <HAL_RCC_OscConfig+0x4cc>)
 8002892:	f043 0304 	orr.w	r3, r3, #4
 8002896:	6713      	str	r3, [r2, #112]	; 0x70
 8002898:	4b5e      	ldr	r3, [pc, #376]	; (8002a14 <HAL_RCC_OscConfig+0x4cc>)
 800289a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800289c:	4a5d      	ldr	r2, [pc, #372]	; (8002a14 <HAL_RCC_OscConfig+0x4cc>)
 800289e:	f043 0301 	orr.w	r3, r3, #1
 80028a2:	6713      	str	r3, [r2, #112]	; 0x70
 80028a4:	e00b      	b.n	80028be <HAL_RCC_OscConfig+0x376>
 80028a6:	4b5b      	ldr	r3, [pc, #364]	; (8002a14 <HAL_RCC_OscConfig+0x4cc>)
 80028a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80028aa:	4a5a      	ldr	r2, [pc, #360]	; (8002a14 <HAL_RCC_OscConfig+0x4cc>)
 80028ac:	f023 0301 	bic.w	r3, r3, #1
 80028b0:	6713      	str	r3, [r2, #112]	; 0x70
 80028b2:	4b58      	ldr	r3, [pc, #352]	; (8002a14 <HAL_RCC_OscConfig+0x4cc>)
 80028b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80028b6:	4a57      	ldr	r2, [pc, #348]	; (8002a14 <HAL_RCC_OscConfig+0x4cc>)
 80028b8:	f023 0304 	bic.w	r3, r3, #4
 80028bc:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	689b      	ldr	r3, [r3, #8]
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d015      	beq.n	80028f2 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028c6:	f7ff fadf 	bl	8001e88 <HAL_GetTick>
 80028ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80028cc:	e00a      	b.n	80028e4 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80028ce:	f7ff fadb 	bl	8001e88 <HAL_GetTick>
 80028d2:	4602      	mov	r2, r0
 80028d4:	693b      	ldr	r3, [r7, #16]
 80028d6:	1ad3      	subs	r3, r2, r3
 80028d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80028dc:	4293      	cmp	r3, r2
 80028de:	d901      	bls.n	80028e4 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80028e0:	2303      	movs	r3, #3
 80028e2:	e0ce      	b.n	8002a82 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80028e4:	4b4b      	ldr	r3, [pc, #300]	; (8002a14 <HAL_RCC_OscConfig+0x4cc>)
 80028e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80028e8:	f003 0302 	and.w	r3, r3, #2
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d0ee      	beq.n	80028ce <HAL_RCC_OscConfig+0x386>
 80028f0:	e014      	b.n	800291c <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028f2:	f7ff fac9 	bl	8001e88 <HAL_GetTick>
 80028f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80028f8:	e00a      	b.n	8002910 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80028fa:	f7ff fac5 	bl	8001e88 <HAL_GetTick>
 80028fe:	4602      	mov	r2, r0
 8002900:	693b      	ldr	r3, [r7, #16]
 8002902:	1ad3      	subs	r3, r2, r3
 8002904:	f241 3288 	movw	r2, #5000	; 0x1388
 8002908:	4293      	cmp	r3, r2
 800290a:	d901      	bls.n	8002910 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 800290c:	2303      	movs	r3, #3
 800290e:	e0b8      	b.n	8002a82 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002910:	4b40      	ldr	r3, [pc, #256]	; (8002a14 <HAL_RCC_OscConfig+0x4cc>)
 8002912:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002914:	f003 0302 	and.w	r3, r3, #2
 8002918:	2b00      	cmp	r3, #0
 800291a:	d1ee      	bne.n	80028fa <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800291c:	7dfb      	ldrb	r3, [r7, #23]
 800291e:	2b01      	cmp	r3, #1
 8002920:	d105      	bne.n	800292e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002922:	4b3c      	ldr	r3, [pc, #240]	; (8002a14 <HAL_RCC_OscConfig+0x4cc>)
 8002924:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002926:	4a3b      	ldr	r2, [pc, #236]	; (8002a14 <HAL_RCC_OscConfig+0x4cc>)
 8002928:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800292c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	699b      	ldr	r3, [r3, #24]
 8002932:	2b00      	cmp	r3, #0
 8002934:	f000 80a4 	beq.w	8002a80 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002938:	4b36      	ldr	r3, [pc, #216]	; (8002a14 <HAL_RCC_OscConfig+0x4cc>)
 800293a:	689b      	ldr	r3, [r3, #8]
 800293c:	f003 030c 	and.w	r3, r3, #12
 8002940:	2b08      	cmp	r3, #8
 8002942:	d06b      	beq.n	8002a1c <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	699b      	ldr	r3, [r3, #24]
 8002948:	2b02      	cmp	r3, #2
 800294a:	d149      	bne.n	80029e0 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800294c:	4b31      	ldr	r3, [pc, #196]	; (8002a14 <HAL_RCC_OscConfig+0x4cc>)
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	4a30      	ldr	r2, [pc, #192]	; (8002a14 <HAL_RCC_OscConfig+0x4cc>)
 8002952:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002956:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002958:	f7ff fa96 	bl	8001e88 <HAL_GetTick>
 800295c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800295e:	e008      	b.n	8002972 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002960:	f7ff fa92 	bl	8001e88 <HAL_GetTick>
 8002964:	4602      	mov	r2, r0
 8002966:	693b      	ldr	r3, [r7, #16]
 8002968:	1ad3      	subs	r3, r2, r3
 800296a:	2b02      	cmp	r3, #2
 800296c:	d901      	bls.n	8002972 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800296e:	2303      	movs	r3, #3
 8002970:	e087      	b.n	8002a82 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002972:	4b28      	ldr	r3, [pc, #160]	; (8002a14 <HAL_RCC_OscConfig+0x4cc>)
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800297a:	2b00      	cmp	r3, #0
 800297c:	d1f0      	bne.n	8002960 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	69da      	ldr	r2, [r3, #28]
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	6a1b      	ldr	r3, [r3, #32]
 8002986:	431a      	orrs	r2, r3
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800298c:	019b      	lsls	r3, r3, #6
 800298e:	431a      	orrs	r2, r3
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002994:	085b      	lsrs	r3, r3, #1
 8002996:	3b01      	subs	r3, #1
 8002998:	041b      	lsls	r3, r3, #16
 800299a:	431a      	orrs	r2, r3
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029a0:	061b      	lsls	r3, r3, #24
 80029a2:	4313      	orrs	r3, r2
 80029a4:	4a1b      	ldr	r2, [pc, #108]	; (8002a14 <HAL_RCC_OscConfig+0x4cc>)
 80029a6:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80029aa:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80029ac:	4b19      	ldr	r3, [pc, #100]	; (8002a14 <HAL_RCC_OscConfig+0x4cc>)
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	4a18      	ldr	r2, [pc, #96]	; (8002a14 <HAL_RCC_OscConfig+0x4cc>)
 80029b2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80029b6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029b8:	f7ff fa66 	bl	8001e88 <HAL_GetTick>
 80029bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80029be:	e008      	b.n	80029d2 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029c0:	f7ff fa62 	bl	8001e88 <HAL_GetTick>
 80029c4:	4602      	mov	r2, r0
 80029c6:	693b      	ldr	r3, [r7, #16]
 80029c8:	1ad3      	subs	r3, r2, r3
 80029ca:	2b02      	cmp	r3, #2
 80029cc:	d901      	bls.n	80029d2 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 80029ce:	2303      	movs	r3, #3
 80029d0:	e057      	b.n	8002a82 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80029d2:	4b10      	ldr	r3, [pc, #64]	; (8002a14 <HAL_RCC_OscConfig+0x4cc>)
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d0f0      	beq.n	80029c0 <HAL_RCC_OscConfig+0x478>
 80029de:	e04f      	b.n	8002a80 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029e0:	4b0c      	ldr	r3, [pc, #48]	; (8002a14 <HAL_RCC_OscConfig+0x4cc>)
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	4a0b      	ldr	r2, [pc, #44]	; (8002a14 <HAL_RCC_OscConfig+0x4cc>)
 80029e6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80029ea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029ec:	f7ff fa4c 	bl	8001e88 <HAL_GetTick>
 80029f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80029f2:	e008      	b.n	8002a06 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029f4:	f7ff fa48 	bl	8001e88 <HAL_GetTick>
 80029f8:	4602      	mov	r2, r0
 80029fa:	693b      	ldr	r3, [r7, #16]
 80029fc:	1ad3      	subs	r3, r2, r3
 80029fe:	2b02      	cmp	r3, #2
 8002a00:	d901      	bls.n	8002a06 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8002a02:	2303      	movs	r3, #3
 8002a04:	e03d      	b.n	8002a82 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a06:	4b03      	ldr	r3, [pc, #12]	; (8002a14 <HAL_RCC_OscConfig+0x4cc>)
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d1f0      	bne.n	80029f4 <HAL_RCC_OscConfig+0x4ac>
 8002a12:	e035      	b.n	8002a80 <HAL_RCC_OscConfig+0x538>
 8002a14:	40023800 	.word	0x40023800
 8002a18:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8002a1c:	4b1b      	ldr	r3, [pc, #108]	; (8002a8c <HAL_RCC_OscConfig+0x544>)
 8002a1e:	685b      	ldr	r3, [r3, #4]
 8002a20:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	699b      	ldr	r3, [r3, #24]
 8002a26:	2b01      	cmp	r3, #1
 8002a28:	d028      	beq.n	8002a7c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002a34:	429a      	cmp	r2, r3
 8002a36:	d121      	bne.n	8002a7c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a42:	429a      	cmp	r2, r3
 8002a44:	d11a      	bne.n	8002a7c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002a46:	68fa      	ldr	r2, [r7, #12]
 8002a48:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002a4c:	4013      	ands	r3, r2
 8002a4e:	687a      	ldr	r2, [r7, #4]
 8002a50:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002a52:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002a54:	4293      	cmp	r3, r2
 8002a56:	d111      	bne.n	8002a7c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a62:	085b      	lsrs	r3, r3, #1
 8002a64:	3b01      	subs	r3, #1
 8002a66:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002a68:	429a      	cmp	r2, r3
 8002a6a:	d107      	bne.n	8002a7c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a76:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002a78:	429a      	cmp	r2, r3
 8002a7a:	d001      	beq.n	8002a80 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8002a7c:	2301      	movs	r3, #1
 8002a7e:	e000      	b.n	8002a82 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8002a80:	2300      	movs	r3, #0
}
 8002a82:	4618      	mov	r0, r3
 8002a84:	3718      	adds	r7, #24
 8002a86:	46bd      	mov	sp, r7
 8002a88:	bd80      	pop	{r7, pc}
 8002a8a:	bf00      	nop
 8002a8c:	40023800 	.word	0x40023800

08002a90 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b084      	sub	sp, #16
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	6078      	str	r0, [r7, #4]
 8002a98:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8002a9a:	2300      	movs	r3, #0
 8002a9c:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d101      	bne.n	8002aa8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002aa4:	2301      	movs	r3, #1
 8002aa6:	e0d0      	b.n	8002c4a <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002aa8:	4b6a      	ldr	r3, [pc, #424]	; (8002c54 <HAL_RCC_ClockConfig+0x1c4>)
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f003 030f 	and.w	r3, r3, #15
 8002ab0:	683a      	ldr	r2, [r7, #0]
 8002ab2:	429a      	cmp	r2, r3
 8002ab4:	d910      	bls.n	8002ad8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ab6:	4b67      	ldr	r3, [pc, #412]	; (8002c54 <HAL_RCC_ClockConfig+0x1c4>)
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	f023 020f 	bic.w	r2, r3, #15
 8002abe:	4965      	ldr	r1, [pc, #404]	; (8002c54 <HAL_RCC_ClockConfig+0x1c4>)
 8002ac0:	683b      	ldr	r3, [r7, #0]
 8002ac2:	4313      	orrs	r3, r2
 8002ac4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ac6:	4b63      	ldr	r3, [pc, #396]	; (8002c54 <HAL_RCC_ClockConfig+0x1c4>)
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f003 030f 	and.w	r3, r3, #15
 8002ace:	683a      	ldr	r2, [r7, #0]
 8002ad0:	429a      	cmp	r2, r3
 8002ad2:	d001      	beq.n	8002ad8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002ad4:	2301      	movs	r3, #1
 8002ad6:	e0b8      	b.n	8002c4a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	f003 0302 	and.w	r3, r3, #2
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d020      	beq.n	8002b26 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	f003 0304 	and.w	r3, r3, #4
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d005      	beq.n	8002afc <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002af0:	4b59      	ldr	r3, [pc, #356]	; (8002c58 <HAL_RCC_ClockConfig+0x1c8>)
 8002af2:	689b      	ldr	r3, [r3, #8]
 8002af4:	4a58      	ldr	r2, [pc, #352]	; (8002c58 <HAL_RCC_ClockConfig+0x1c8>)
 8002af6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002afa:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	f003 0308 	and.w	r3, r3, #8
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d005      	beq.n	8002b14 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002b08:	4b53      	ldr	r3, [pc, #332]	; (8002c58 <HAL_RCC_ClockConfig+0x1c8>)
 8002b0a:	689b      	ldr	r3, [r3, #8]
 8002b0c:	4a52      	ldr	r2, [pc, #328]	; (8002c58 <HAL_RCC_ClockConfig+0x1c8>)
 8002b0e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002b12:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b14:	4b50      	ldr	r3, [pc, #320]	; (8002c58 <HAL_RCC_ClockConfig+0x1c8>)
 8002b16:	689b      	ldr	r3, [r3, #8]
 8002b18:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	689b      	ldr	r3, [r3, #8]
 8002b20:	494d      	ldr	r1, [pc, #308]	; (8002c58 <HAL_RCC_ClockConfig+0x1c8>)
 8002b22:	4313      	orrs	r3, r2
 8002b24:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	f003 0301 	and.w	r3, r3, #1
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d040      	beq.n	8002bb4 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	685b      	ldr	r3, [r3, #4]
 8002b36:	2b01      	cmp	r3, #1
 8002b38:	d107      	bne.n	8002b4a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b3a:	4b47      	ldr	r3, [pc, #284]	; (8002c58 <HAL_RCC_ClockConfig+0x1c8>)
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d115      	bne.n	8002b72 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002b46:	2301      	movs	r3, #1
 8002b48:	e07f      	b.n	8002c4a <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	685b      	ldr	r3, [r3, #4]
 8002b4e:	2b02      	cmp	r3, #2
 8002b50:	d107      	bne.n	8002b62 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b52:	4b41      	ldr	r3, [pc, #260]	; (8002c58 <HAL_RCC_ClockConfig+0x1c8>)
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d109      	bne.n	8002b72 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002b5e:	2301      	movs	r3, #1
 8002b60:	e073      	b.n	8002c4a <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b62:	4b3d      	ldr	r3, [pc, #244]	; (8002c58 <HAL_RCC_ClockConfig+0x1c8>)
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	f003 0302 	and.w	r3, r3, #2
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d101      	bne.n	8002b72 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002b6e:	2301      	movs	r3, #1
 8002b70:	e06b      	b.n	8002c4a <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002b72:	4b39      	ldr	r3, [pc, #228]	; (8002c58 <HAL_RCC_ClockConfig+0x1c8>)
 8002b74:	689b      	ldr	r3, [r3, #8]
 8002b76:	f023 0203 	bic.w	r2, r3, #3
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	685b      	ldr	r3, [r3, #4]
 8002b7e:	4936      	ldr	r1, [pc, #216]	; (8002c58 <HAL_RCC_ClockConfig+0x1c8>)
 8002b80:	4313      	orrs	r3, r2
 8002b82:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002b84:	f7ff f980 	bl	8001e88 <HAL_GetTick>
 8002b88:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b8a:	e00a      	b.n	8002ba2 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b8c:	f7ff f97c 	bl	8001e88 <HAL_GetTick>
 8002b90:	4602      	mov	r2, r0
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	1ad3      	subs	r3, r2, r3
 8002b96:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b9a:	4293      	cmp	r3, r2
 8002b9c:	d901      	bls.n	8002ba2 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8002b9e:	2303      	movs	r3, #3
 8002ba0:	e053      	b.n	8002c4a <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ba2:	4b2d      	ldr	r3, [pc, #180]	; (8002c58 <HAL_RCC_ClockConfig+0x1c8>)
 8002ba4:	689b      	ldr	r3, [r3, #8]
 8002ba6:	f003 020c 	and.w	r2, r3, #12
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	685b      	ldr	r3, [r3, #4]
 8002bae:	009b      	lsls	r3, r3, #2
 8002bb0:	429a      	cmp	r2, r3
 8002bb2:	d1eb      	bne.n	8002b8c <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002bb4:	4b27      	ldr	r3, [pc, #156]	; (8002c54 <HAL_RCC_ClockConfig+0x1c4>)
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	f003 030f 	and.w	r3, r3, #15
 8002bbc:	683a      	ldr	r2, [r7, #0]
 8002bbe:	429a      	cmp	r2, r3
 8002bc0:	d210      	bcs.n	8002be4 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002bc2:	4b24      	ldr	r3, [pc, #144]	; (8002c54 <HAL_RCC_ClockConfig+0x1c4>)
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f023 020f 	bic.w	r2, r3, #15
 8002bca:	4922      	ldr	r1, [pc, #136]	; (8002c54 <HAL_RCC_ClockConfig+0x1c4>)
 8002bcc:	683b      	ldr	r3, [r7, #0]
 8002bce:	4313      	orrs	r3, r2
 8002bd0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002bd2:	4b20      	ldr	r3, [pc, #128]	; (8002c54 <HAL_RCC_ClockConfig+0x1c4>)
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	f003 030f 	and.w	r3, r3, #15
 8002bda:	683a      	ldr	r2, [r7, #0]
 8002bdc:	429a      	cmp	r2, r3
 8002bde:	d001      	beq.n	8002be4 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8002be0:	2301      	movs	r3, #1
 8002be2:	e032      	b.n	8002c4a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f003 0304 	and.w	r3, r3, #4
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d008      	beq.n	8002c02 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002bf0:	4b19      	ldr	r3, [pc, #100]	; (8002c58 <HAL_RCC_ClockConfig+0x1c8>)
 8002bf2:	689b      	ldr	r3, [r3, #8]
 8002bf4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	68db      	ldr	r3, [r3, #12]
 8002bfc:	4916      	ldr	r1, [pc, #88]	; (8002c58 <HAL_RCC_ClockConfig+0x1c8>)
 8002bfe:	4313      	orrs	r3, r2
 8002c00:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	f003 0308 	and.w	r3, r3, #8
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d009      	beq.n	8002c22 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002c0e:	4b12      	ldr	r3, [pc, #72]	; (8002c58 <HAL_RCC_ClockConfig+0x1c8>)
 8002c10:	689b      	ldr	r3, [r3, #8]
 8002c12:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	691b      	ldr	r3, [r3, #16]
 8002c1a:	00db      	lsls	r3, r3, #3
 8002c1c:	490e      	ldr	r1, [pc, #56]	; (8002c58 <HAL_RCC_ClockConfig+0x1c8>)
 8002c1e:	4313      	orrs	r3, r2
 8002c20:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002c22:	f000 f821 	bl	8002c68 <HAL_RCC_GetSysClockFreq>
 8002c26:	4602      	mov	r2, r0
 8002c28:	4b0b      	ldr	r3, [pc, #44]	; (8002c58 <HAL_RCC_ClockConfig+0x1c8>)
 8002c2a:	689b      	ldr	r3, [r3, #8]
 8002c2c:	091b      	lsrs	r3, r3, #4
 8002c2e:	f003 030f 	and.w	r3, r3, #15
 8002c32:	490a      	ldr	r1, [pc, #40]	; (8002c5c <HAL_RCC_ClockConfig+0x1cc>)
 8002c34:	5ccb      	ldrb	r3, [r1, r3]
 8002c36:	fa22 f303 	lsr.w	r3, r2, r3
 8002c3a:	4a09      	ldr	r2, [pc, #36]	; (8002c60 <HAL_RCC_ClockConfig+0x1d0>)
 8002c3c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002c3e:	4b09      	ldr	r3, [pc, #36]	; (8002c64 <HAL_RCC_ClockConfig+0x1d4>)
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	4618      	mov	r0, r3
 8002c44:	f7fe fe68 	bl	8001918 <HAL_InitTick>

  return HAL_OK;
 8002c48:	2300      	movs	r3, #0
}
 8002c4a:	4618      	mov	r0, r3
 8002c4c:	3710      	adds	r7, #16
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	bd80      	pop	{r7, pc}
 8002c52:	bf00      	nop
 8002c54:	40023c00 	.word	0x40023c00
 8002c58:	40023800 	.word	0x40023800
 8002c5c:	08008fc0 	.word	0x08008fc0
 8002c60:	2000000c 	.word	0x2000000c
 8002c64:	20000010 	.word	0x20000010

08002c68 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002c68:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002c6c:	b090      	sub	sp, #64	; 0x40
 8002c6e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8002c70:	2300      	movs	r3, #0
 8002c72:	637b      	str	r3, [r7, #52]	; 0x34
 8002c74:	2300      	movs	r3, #0
 8002c76:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002c78:	2300      	movs	r3, #0
 8002c7a:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0;
 8002c7c:	2300      	movs	r3, #0
 8002c7e:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002c80:	4b59      	ldr	r3, [pc, #356]	; (8002de8 <HAL_RCC_GetSysClockFreq+0x180>)
 8002c82:	689b      	ldr	r3, [r3, #8]
 8002c84:	f003 030c 	and.w	r3, r3, #12
 8002c88:	2b08      	cmp	r3, #8
 8002c8a:	d00d      	beq.n	8002ca8 <HAL_RCC_GetSysClockFreq+0x40>
 8002c8c:	2b08      	cmp	r3, #8
 8002c8e:	f200 80a1 	bhi.w	8002dd4 <HAL_RCC_GetSysClockFreq+0x16c>
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d002      	beq.n	8002c9c <HAL_RCC_GetSysClockFreq+0x34>
 8002c96:	2b04      	cmp	r3, #4
 8002c98:	d003      	beq.n	8002ca2 <HAL_RCC_GetSysClockFreq+0x3a>
 8002c9a:	e09b      	b.n	8002dd4 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002c9c:	4b53      	ldr	r3, [pc, #332]	; (8002dec <HAL_RCC_GetSysClockFreq+0x184>)
 8002c9e:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002ca0:	e09b      	b.n	8002dda <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002ca2:	4b53      	ldr	r3, [pc, #332]	; (8002df0 <HAL_RCC_GetSysClockFreq+0x188>)
 8002ca4:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002ca6:	e098      	b.n	8002dda <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002ca8:	4b4f      	ldr	r3, [pc, #316]	; (8002de8 <HAL_RCC_GetSysClockFreq+0x180>)
 8002caa:	685b      	ldr	r3, [r3, #4]
 8002cac:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002cb0:	637b      	str	r3, [r7, #52]	; 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8002cb2:	4b4d      	ldr	r3, [pc, #308]	; (8002de8 <HAL_RCC_GetSysClockFreq+0x180>)
 8002cb4:	685b      	ldr	r3, [r3, #4]
 8002cb6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d028      	beq.n	8002d10 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002cbe:	4b4a      	ldr	r3, [pc, #296]	; (8002de8 <HAL_RCC_GetSysClockFreq+0x180>)
 8002cc0:	685b      	ldr	r3, [r3, #4]
 8002cc2:	099b      	lsrs	r3, r3, #6
 8002cc4:	2200      	movs	r2, #0
 8002cc6:	623b      	str	r3, [r7, #32]
 8002cc8:	627a      	str	r2, [r7, #36]	; 0x24
 8002cca:	6a3b      	ldr	r3, [r7, #32]
 8002ccc:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002cd0:	2100      	movs	r1, #0
 8002cd2:	4b47      	ldr	r3, [pc, #284]	; (8002df0 <HAL_RCC_GetSysClockFreq+0x188>)
 8002cd4:	fb03 f201 	mul.w	r2, r3, r1
 8002cd8:	2300      	movs	r3, #0
 8002cda:	fb00 f303 	mul.w	r3, r0, r3
 8002cde:	4413      	add	r3, r2
 8002ce0:	4a43      	ldr	r2, [pc, #268]	; (8002df0 <HAL_RCC_GetSysClockFreq+0x188>)
 8002ce2:	fba0 1202 	umull	r1, r2, r0, r2
 8002ce6:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002ce8:	460a      	mov	r2, r1
 8002cea:	62ba      	str	r2, [r7, #40]	; 0x28
 8002cec:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002cee:	4413      	add	r3, r2
 8002cf0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002cf2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	61bb      	str	r3, [r7, #24]
 8002cf8:	61fa      	str	r2, [r7, #28]
 8002cfa:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002cfe:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8002d02:	f7fd fad5 	bl	80002b0 <__aeabi_uldivmod>
 8002d06:	4602      	mov	r2, r0
 8002d08:	460b      	mov	r3, r1
 8002d0a:	4613      	mov	r3, r2
 8002d0c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002d0e:	e053      	b.n	8002db8 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002d10:	4b35      	ldr	r3, [pc, #212]	; (8002de8 <HAL_RCC_GetSysClockFreq+0x180>)
 8002d12:	685b      	ldr	r3, [r3, #4]
 8002d14:	099b      	lsrs	r3, r3, #6
 8002d16:	2200      	movs	r2, #0
 8002d18:	613b      	str	r3, [r7, #16]
 8002d1a:	617a      	str	r2, [r7, #20]
 8002d1c:	693b      	ldr	r3, [r7, #16]
 8002d1e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8002d22:	f04f 0b00 	mov.w	fp, #0
 8002d26:	4652      	mov	r2, sl
 8002d28:	465b      	mov	r3, fp
 8002d2a:	f04f 0000 	mov.w	r0, #0
 8002d2e:	f04f 0100 	mov.w	r1, #0
 8002d32:	0159      	lsls	r1, r3, #5
 8002d34:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002d38:	0150      	lsls	r0, r2, #5
 8002d3a:	4602      	mov	r2, r0
 8002d3c:	460b      	mov	r3, r1
 8002d3e:	ebb2 080a 	subs.w	r8, r2, sl
 8002d42:	eb63 090b 	sbc.w	r9, r3, fp
 8002d46:	f04f 0200 	mov.w	r2, #0
 8002d4a:	f04f 0300 	mov.w	r3, #0
 8002d4e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8002d52:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002d56:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002d5a:	ebb2 0408 	subs.w	r4, r2, r8
 8002d5e:	eb63 0509 	sbc.w	r5, r3, r9
 8002d62:	f04f 0200 	mov.w	r2, #0
 8002d66:	f04f 0300 	mov.w	r3, #0
 8002d6a:	00eb      	lsls	r3, r5, #3
 8002d6c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002d70:	00e2      	lsls	r2, r4, #3
 8002d72:	4614      	mov	r4, r2
 8002d74:	461d      	mov	r5, r3
 8002d76:	eb14 030a 	adds.w	r3, r4, sl
 8002d7a:	603b      	str	r3, [r7, #0]
 8002d7c:	eb45 030b 	adc.w	r3, r5, fp
 8002d80:	607b      	str	r3, [r7, #4]
 8002d82:	f04f 0200 	mov.w	r2, #0
 8002d86:	f04f 0300 	mov.w	r3, #0
 8002d8a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002d8e:	4629      	mov	r1, r5
 8002d90:	028b      	lsls	r3, r1, #10
 8002d92:	4621      	mov	r1, r4
 8002d94:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002d98:	4621      	mov	r1, r4
 8002d9a:	028a      	lsls	r2, r1, #10
 8002d9c:	4610      	mov	r0, r2
 8002d9e:	4619      	mov	r1, r3
 8002da0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002da2:	2200      	movs	r2, #0
 8002da4:	60bb      	str	r3, [r7, #8]
 8002da6:	60fa      	str	r2, [r7, #12]
 8002da8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002dac:	f7fd fa80 	bl	80002b0 <__aeabi_uldivmod>
 8002db0:	4602      	mov	r2, r0
 8002db2:	460b      	mov	r3, r1
 8002db4:	4613      	mov	r3, r2
 8002db6:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8002db8:	4b0b      	ldr	r3, [pc, #44]	; (8002de8 <HAL_RCC_GetSysClockFreq+0x180>)
 8002dba:	685b      	ldr	r3, [r3, #4]
 8002dbc:	0c1b      	lsrs	r3, r3, #16
 8002dbe:	f003 0303 	and.w	r3, r3, #3
 8002dc2:	3301      	adds	r3, #1
 8002dc4:	005b      	lsls	r3, r3, #1
 8002dc6:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco / pllp;
 8002dc8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002dca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002dcc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dd0:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002dd2:	e002      	b.n	8002dda <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002dd4:	4b05      	ldr	r3, [pc, #20]	; (8002dec <HAL_RCC_GetSysClockFreq+0x184>)
 8002dd6:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002dd8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002dda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8002ddc:	4618      	mov	r0, r3
 8002dde:	3740      	adds	r7, #64	; 0x40
 8002de0:	46bd      	mov	sp, r7
 8002de2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002de6:	bf00      	nop
 8002de8:	40023800 	.word	0x40023800
 8002dec:	00f42400 	.word	0x00f42400
 8002df0:	017d7840 	.word	0x017d7840

08002df4 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002df4:	b480      	push	{r7}
 8002df6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002df8:	4b03      	ldr	r3, [pc, #12]	; (8002e08 <HAL_RCC_GetHCLKFreq+0x14>)
 8002dfa:	681b      	ldr	r3, [r3, #0]
}
 8002dfc:	4618      	mov	r0, r3
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e04:	4770      	bx	lr
 8002e06:	bf00      	nop
 8002e08:	2000000c 	.word	0x2000000c

08002e0c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002e10:	f7ff fff0 	bl	8002df4 <HAL_RCC_GetHCLKFreq>
 8002e14:	4602      	mov	r2, r0
 8002e16:	4b05      	ldr	r3, [pc, #20]	; (8002e2c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002e18:	689b      	ldr	r3, [r3, #8]
 8002e1a:	0a9b      	lsrs	r3, r3, #10
 8002e1c:	f003 0307 	and.w	r3, r3, #7
 8002e20:	4903      	ldr	r1, [pc, #12]	; (8002e30 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002e22:	5ccb      	ldrb	r3, [r1, r3]
 8002e24:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e28:	4618      	mov	r0, r3
 8002e2a:	bd80      	pop	{r7, pc}
 8002e2c:	40023800 	.word	0x40023800
 8002e30:	08008fd0 	.word	0x08008fd0

08002e34 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002e34:	b580      	push	{r7, lr}
 8002e36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002e38:	f7ff ffdc 	bl	8002df4 <HAL_RCC_GetHCLKFreq>
 8002e3c:	4602      	mov	r2, r0
 8002e3e:	4b05      	ldr	r3, [pc, #20]	; (8002e54 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002e40:	689b      	ldr	r3, [r3, #8]
 8002e42:	0b5b      	lsrs	r3, r3, #13
 8002e44:	f003 0307 	and.w	r3, r3, #7
 8002e48:	4903      	ldr	r1, [pc, #12]	; (8002e58 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002e4a:	5ccb      	ldrb	r3, [r1, r3]
 8002e4c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e50:	4618      	mov	r0, r3
 8002e52:	bd80      	pop	{r7, pc}
 8002e54:	40023800 	.word	0x40023800
 8002e58:	08008fd0 	.word	0x08008fd0

08002e5c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002e5c:	b480      	push	{r7}
 8002e5e:	b083      	sub	sp, #12
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	6078      	str	r0, [r7, #4]
 8002e64:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	220f      	movs	r2, #15
 8002e6a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002e6c:	4b12      	ldr	r3, [pc, #72]	; (8002eb8 <HAL_RCC_GetClockConfig+0x5c>)
 8002e6e:	689b      	ldr	r3, [r3, #8]
 8002e70:	f003 0203 	and.w	r2, r3, #3
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002e78:	4b0f      	ldr	r3, [pc, #60]	; (8002eb8 <HAL_RCC_GetClockConfig+0x5c>)
 8002e7a:	689b      	ldr	r3, [r3, #8]
 8002e7c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002e84:	4b0c      	ldr	r3, [pc, #48]	; (8002eb8 <HAL_RCC_GetClockConfig+0x5c>)
 8002e86:	689b      	ldr	r3, [r3, #8]
 8002e88:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8002e90:	4b09      	ldr	r3, [pc, #36]	; (8002eb8 <HAL_RCC_GetClockConfig+0x5c>)
 8002e92:	689b      	ldr	r3, [r3, #8]
 8002e94:	08db      	lsrs	r3, r3, #3
 8002e96:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002e9e:	4b07      	ldr	r3, [pc, #28]	; (8002ebc <HAL_RCC_GetClockConfig+0x60>)
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f003 020f 	and.w	r2, r3, #15
 8002ea6:	683b      	ldr	r3, [r7, #0]
 8002ea8:	601a      	str	r2, [r3, #0]
}
 8002eaa:	bf00      	nop
 8002eac:	370c      	adds	r7, #12
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb4:	4770      	bx	lr
 8002eb6:	bf00      	nop
 8002eb8:	40023800 	.word	0x40023800
 8002ebc:	40023c00 	.word	0x40023c00

08002ec0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	b088      	sub	sp, #32
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8002ec8:	2300      	movs	r3, #0
 8002eca:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8002ecc:	2300      	movs	r3, #0
 8002ece:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8002ed0:	2300      	movs	r3, #0
 8002ed2:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8002ed4:	2300      	movs	r3, #0
 8002ed6:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8002ed8:	2300      	movs	r3, #0
 8002eda:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f003 0301 	and.w	r3, r3, #1
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d012      	beq.n	8002f0e <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002ee8:	4b69      	ldr	r3, [pc, #420]	; (8003090 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002eea:	689b      	ldr	r3, [r3, #8]
 8002eec:	4a68      	ldr	r2, [pc, #416]	; (8003090 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002eee:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8002ef2:	6093      	str	r3, [r2, #8]
 8002ef4:	4b66      	ldr	r3, [pc, #408]	; (8003090 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002ef6:	689a      	ldr	r2, [r3, #8]
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002efc:	4964      	ldr	r1, [pc, #400]	; (8003090 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002efe:	4313      	orrs	r3, r2
 8002f00:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d101      	bne.n	8002f0e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8002f0a:	2301      	movs	r3, #1
 8002f0c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d017      	beq.n	8002f4a <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002f1a:	4b5d      	ldr	r3, [pc, #372]	; (8003090 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f1c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002f20:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f28:	4959      	ldr	r1, [pc, #356]	; (8003090 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f2a:	4313      	orrs	r3, r2
 8002f2c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f34:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002f38:	d101      	bne.n	8002f3e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8002f3a:	2301      	movs	r3, #1
 8002f3c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d101      	bne.n	8002f4a <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8002f46:	2301      	movs	r3, #1
 8002f48:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d017      	beq.n	8002f86 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002f56:	4b4e      	ldr	r3, [pc, #312]	; (8003090 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f58:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002f5c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f64:	494a      	ldr	r1, [pc, #296]	; (8003090 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f66:	4313      	orrs	r3, r2
 8002f68:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f70:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002f74:	d101      	bne.n	8002f7a <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8002f76:	2301      	movs	r3, #1
 8002f78:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d101      	bne.n	8002f86 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8002f82:	2301      	movs	r3, #1
 8002f84:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d001      	beq.n	8002f96 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8002f92:	2301      	movs	r3, #1
 8002f94:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f003 0320 	and.w	r3, r3, #32
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	f000 808b 	beq.w	80030ba <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002fa4:	4b3a      	ldr	r3, [pc, #232]	; (8003090 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002fa6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fa8:	4a39      	ldr	r2, [pc, #228]	; (8003090 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002faa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002fae:	6413      	str	r3, [r2, #64]	; 0x40
 8002fb0:	4b37      	ldr	r3, [pc, #220]	; (8003090 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002fb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fb4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fb8:	60bb      	str	r3, [r7, #8]
 8002fba:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002fbc:	4b35      	ldr	r3, [pc, #212]	; (8003094 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	4a34      	ldr	r2, [pc, #208]	; (8003094 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002fc2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002fc6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002fc8:	f7fe ff5e 	bl	8001e88 <HAL_GetTick>
 8002fcc:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002fce:	e008      	b.n	8002fe2 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002fd0:	f7fe ff5a 	bl	8001e88 <HAL_GetTick>
 8002fd4:	4602      	mov	r2, r0
 8002fd6:	697b      	ldr	r3, [r7, #20]
 8002fd8:	1ad3      	subs	r3, r2, r3
 8002fda:	2b64      	cmp	r3, #100	; 0x64
 8002fdc:	d901      	bls.n	8002fe2 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8002fde:	2303      	movs	r3, #3
 8002fe0:	e357      	b.n	8003692 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002fe2:	4b2c      	ldr	r3, [pc, #176]	; (8003094 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d0f0      	beq.n	8002fd0 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002fee:	4b28      	ldr	r3, [pc, #160]	; (8003090 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002ff0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ff2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002ff6:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002ff8:	693b      	ldr	r3, [r7, #16]
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d035      	beq.n	800306a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003002:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003006:	693a      	ldr	r2, [r7, #16]
 8003008:	429a      	cmp	r2, r3
 800300a:	d02e      	beq.n	800306a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800300c:	4b20      	ldr	r3, [pc, #128]	; (8003090 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800300e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003010:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003014:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003016:	4b1e      	ldr	r3, [pc, #120]	; (8003090 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003018:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800301a:	4a1d      	ldr	r2, [pc, #116]	; (8003090 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800301c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003020:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003022:	4b1b      	ldr	r3, [pc, #108]	; (8003090 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003024:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003026:	4a1a      	ldr	r2, [pc, #104]	; (8003090 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003028:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800302c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800302e:	4a18      	ldr	r2, [pc, #96]	; (8003090 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003030:	693b      	ldr	r3, [r7, #16]
 8003032:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003034:	4b16      	ldr	r3, [pc, #88]	; (8003090 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003036:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003038:	f003 0301 	and.w	r3, r3, #1
 800303c:	2b01      	cmp	r3, #1
 800303e:	d114      	bne.n	800306a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003040:	f7fe ff22 	bl	8001e88 <HAL_GetTick>
 8003044:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003046:	e00a      	b.n	800305e <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003048:	f7fe ff1e 	bl	8001e88 <HAL_GetTick>
 800304c:	4602      	mov	r2, r0
 800304e:	697b      	ldr	r3, [r7, #20]
 8003050:	1ad3      	subs	r3, r2, r3
 8003052:	f241 3288 	movw	r2, #5000	; 0x1388
 8003056:	4293      	cmp	r3, r2
 8003058:	d901      	bls.n	800305e <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800305a:	2303      	movs	r3, #3
 800305c:	e319      	b.n	8003692 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800305e:	4b0c      	ldr	r3, [pc, #48]	; (8003090 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003060:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003062:	f003 0302 	and.w	r3, r3, #2
 8003066:	2b00      	cmp	r3, #0
 8003068:	d0ee      	beq.n	8003048 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800306e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003072:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003076:	d111      	bne.n	800309c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8003078:	4b05      	ldr	r3, [pc, #20]	; (8003090 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800307a:	689b      	ldr	r3, [r3, #8]
 800307c:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003084:	4b04      	ldr	r3, [pc, #16]	; (8003098 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8003086:	400b      	ands	r3, r1
 8003088:	4901      	ldr	r1, [pc, #4]	; (8003090 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800308a:	4313      	orrs	r3, r2
 800308c:	608b      	str	r3, [r1, #8]
 800308e:	e00b      	b.n	80030a8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8003090:	40023800 	.word	0x40023800
 8003094:	40007000 	.word	0x40007000
 8003098:	0ffffcff 	.word	0x0ffffcff
 800309c:	4baa      	ldr	r3, [pc, #680]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800309e:	689b      	ldr	r3, [r3, #8]
 80030a0:	4aa9      	ldr	r2, [pc, #676]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80030a2:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80030a6:	6093      	str	r3, [r2, #8]
 80030a8:	4ba7      	ldr	r3, [pc, #668]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80030aa:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80030b4:	49a4      	ldr	r1, [pc, #656]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80030b6:	4313      	orrs	r3, r2
 80030b8:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	f003 0310 	and.w	r3, r3, #16
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d010      	beq.n	80030e8 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80030c6:	4ba0      	ldr	r3, [pc, #640]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80030c8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80030cc:	4a9e      	ldr	r2, [pc, #632]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80030ce:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80030d2:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80030d6:	4b9c      	ldr	r3, [pc, #624]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80030d8:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030e0:	4999      	ldr	r1, [pc, #612]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80030e2:	4313      	orrs	r3, r2
 80030e4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d00a      	beq.n	800310a <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80030f4:	4b94      	ldr	r3, [pc, #592]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80030f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030fa:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003102:	4991      	ldr	r1, [pc, #580]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003104:	4313      	orrs	r3, r2
 8003106:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003112:	2b00      	cmp	r3, #0
 8003114:	d00a      	beq.n	800312c <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003116:	4b8c      	ldr	r3, [pc, #560]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003118:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800311c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003124:	4988      	ldr	r1, [pc, #544]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003126:	4313      	orrs	r3, r2
 8003128:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003134:	2b00      	cmp	r3, #0
 8003136:	d00a      	beq.n	800314e <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003138:	4b83      	ldr	r3, [pc, #524]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800313a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800313e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003146:	4980      	ldr	r1, [pc, #512]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003148:	4313      	orrs	r3, r2
 800314a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003156:	2b00      	cmp	r3, #0
 8003158:	d00a      	beq.n	8003170 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800315a:	4b7b      	ldr	r3, [pc, #492]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800315c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003160:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003168:	4977      	ldr	r1, [pc, #476]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800316a:	4313      	orrs	r3, r2
 800316c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003178:	2b00      	cmp	r3, #0
 800317a:	d00a      	beq.n	8003192 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800317c:	4b72      	ldr	r3, [pc, #456]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800317e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003182:	f023 0203 	bic.w	r2, r3, #3
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800318a:	496f      	ldr	r1, [pc, #444]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800318c:	4313      	orrs	r3, r2
 800318e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800319a:	2b00      	cmp	r3, #0
 800319c:	d00a      	beq.n	80031b4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800319e:	4b6a      	ldr	r3, [pc, #424]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80031a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80031a4:	f023 020c 	bic.w	r2, r3, #12
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80031ac:	4966      	ldr	r1, [pc, #408]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80031ae:	4313      	orrs	r3, r2
 80031b0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d00a      	beq.n	80031d6 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80031c0:	4b61      	ldr	r3, [pc, #388]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80031c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80031c6:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031ce:	495e      	ldr	r1, [pc, #376]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80031d0:	4313      	orrs	r3, r2
 80031d2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d00a      	beq.n	80031f8 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80031e2:	4b59      	ldr	r3, [pc, #356]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80031e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80031e8:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80031f0:	4955      	ldr	r1, [pc, #340]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80031f2:	4313      	orrs	r3, r2
 80031f4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003200:	2b00      	cmp	r3, #0
 8003202:	d00a      	beq.n	800321a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003204:	4b50      	ldr	r3, [pc, #320]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003206:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800320a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003212:	494d      	ldr	r1, [pc, #308]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003214:	4313      	orrs	r3, r2
 8003216:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003222:	2b00      	cmp	r3, #0
 8003224:	d00a      	beq.n	800323c <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8003226:	4b48      	ldr	r3, [pc, #288]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003228:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800322c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003234:	4944      	ldr	r1, [pc, #272]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003236:	4313      	orrs	r3, r2
 8003238:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003244:	2b00      	cmp	r3, #0
 8003246:	d00a      	beq.n	800325e <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8003248:	4b3f      	ldr	r3, [pc, #252]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800324a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800324e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003256:	493c      	ldr	r1, [pc, #240]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003258:	4313      	orrs	r3, r2
 800325a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003266:	2b00      	cmp	r3, #0
 8003268:	d00a      	beq.n	8003280 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800326a:	4b37      	ldr	r3, [pc, #220]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800326c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003270:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003278:	4933      	ldr	r1, [pc, #204]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800327a:	4313      	orrs	r3, r2
 800327c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003288:	2b00      	cmp	r3, #0
 800328a:	d00a      	beq.n	80032a2 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800328c:	4b2e      	ldr	r3, [pc, #184]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800328e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003292:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800329a:	492b      	ldr	r1, [pc, #172]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800329c:	4313      	orrs	r3, r2
 800329e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d011      	beq.n	80032d2 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80032ae:	4b26      	ldr	r3, [pc, #152]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80032b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80032b4:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80032bc:	4922      	ldr	r1, [pc, #136]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80032be:	4313      	orrs	r3, r2
 80032c0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80032c8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80032cc:	d101      	bne.n	80032d2 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80032ce:	2301      	movs	r3, #1
 80032d0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	f003 0308 	and.w	r3, r3, #8
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d001      	beq.n	80032e2 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80032de:	2301      	movs	r3, #1
 80032e0:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d00a      	beq.n	8003304 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80032ee:	4b16      	ldr	r3, [pc, #88]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80032f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80032f4:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80032fc:	4912      	ldr	r1, [pc, #72]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80032fe:	4313      	orrs	r3, r2
 8003300:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800330c:	2b00      	cmp	r3, #0
 800330e:	d00b      	beq.n	8003328 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003310:	4b0d      	ldr	r3, [pc, #52]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003312:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003316:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003320:	4909      	ldr	r1, [pc, #36]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003322:	4313      	orrs	r3, r2
 8003324:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003328:	69fb      	ldr	r3, [r7, #28]
 800332a:	2b01      	cmp	r3, #1
 800332c:	d006      	beq.n	800333c <HAL_RCCEx_PeriphCLKConfig+0x47c>
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003336:	2b00      	cmp	r3, #0
 8003338:	f000 80d9 	beq.w	80034ee <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800333c:	4b02      	ldr	r3, [pc, #8]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	4a01      	ldr	r2, [pc, #4]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003342:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003346:	e001      	b.n	800334c <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8003348:	40023800 	.word	0x40023800
 800334c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800334e:	f7fe fd9b 	bl	8001e88 <HAL_GetTick>
 8003352:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003354:	e008      	b.n	8003368 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003356:	f7fe fd97 	bl	8001e88 <HAL_GetTick>
 800335a:	4602      	mov	r2, r0
 800335c:	697b      	ldr	r3, [r7, #20]
 800335e:	1ad3      	subs	r3, r2, r3
 8003360:	2b64      	cmp	r3, #100	; 0x64
 8003362:	d901      	bls.n	8003368 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003364:	2303      	movs	r3, #3
 8003366:	e194      	b.n	8003692 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003368:	4b6c      	ldr	r3, [pc, #432]	; (800351c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003370:	2b00      	cmp	r3, #0
 8003372:	d1f0      	bne.n	8003356 <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f003 0301 	and.w	r3, r3, #1
 800337c:	2b00      	cmp	r3, #0
 800337e:	d021      	beq.n	80033c4 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003384:	2b00      	cmp	r3, #0
 8003386:	d11d      	bne.n	80033c4 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003388:	4b64      	ldr	r3, [pc, #400]	; (800351c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800338a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800338e:	0c1b      	lsrs	r3, r3, #16
 8003390:	f003 0303 	and.w	r3, r3, #3
 8003394:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003396:	4b61      	ldr	r3, [pc, #388]	; (800351c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003398:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800339c:	0e1b      	lsrs	r3, r3, #24
 800339e:	f003 030f 	and.w	r3, r3, #15
 80033a2:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	685b      	ldr	r3, [r3, #4]
 80033a8:	019a      	lsls	r2, r3, #6
 80033aa:	693b      	ldr	r3, [r7, #16]
 80033ac:	041b      	lsls	r3, r3, #16
 80033ae:	431a      	orrs	r2, r3
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	061b      	lsls	r3, r3, #24
 80033b4:	431a      	orrs	r2, r3
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	689b      	ldr	r3, [r3, #8]
 80033ba:	071b      	lsls	r3, r3, #28
 80033bc:	4957      	ldr	r1, [pc, #348]	; (800351c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80033be:	4313      	orrs	r3, r2
 80033c0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d004      	beq.n	80033da <HAL_RCCEx_PeriphCLKConfig+0x51a>
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80033d4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80033d8:	d00a      	beq.n	80033f0 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d02e      	beq.n	8003444 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033ea:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80033ee:	d129      	bne.n	8003444 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80033f0:	4b4a      	ldr	r3, [pc, #296]	; (800351c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80033f2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80033f6:	0c1b      	lsrs	r3, r3, #16
 80033f8:	f003 0303 	and.w	r3, r3, #3
 80033fc:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80033fe:	4b47      	ldr	r3, [pc, #284]	; (800351c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003400:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003404:	0f1b      	lsrs	r3, r3, #28
 8003406:	f003 0307 	and.w	r3, r3, #7
 800340a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	685b      	ldr	r3, [r3, #4]
 8003410:	019a      	lsls	r2, r3, #6
 8003412:	693b      	ldr	r3, [r7, #16]
 8003414:	041b      	lsls	r3, r3, #16
 8003416:	431a      	orrs	r2, r3
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	68db      	ldr	r3, [r3, #12]
 800341c:	061b      	lsls	r3, r3, #24
 800341e:	431a      	orrs	r2, r3
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	071b      	lsls	r3, r3, #28
 8003424:	493d      	ldr	r1, [pc, #244]	; (800351c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003426:	4313      	orrs	r3, r2
 8003428:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800342c:	4b3b      	ldr	r3, [pc, #236]	; (800351c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800342e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003432:	f023 021f 	bic.w	r2, r3, #31
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800343a:	3b01      	subs	r3, #1
 800343c:	4937      	ldr	r1, [pc, #220]	; (800351c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800343e:	4313      	orrs	r3, r2
 8003440:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800344c:	2b00      	cmp	r3, #0
 800344e:	d01d      	beq.n	800348c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003450:	4b32      	ldr	r3, [pc, #200]	; (800351c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003452:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003456:	0e1b      	lsrs	r3, r3, #24
 8003458:	f003 030f 	and.w	r3, r3, #15
 800345c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800345e:	4b2f      	ldr	r3, [pc, #188]	; (800351c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003460:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003464:	0f1b      	lsrs	r3, r3, #28
 8003466:	f003 0307 	and.w	r3, r3, #7
 800346a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	685b      	ldr	r3, [r3, #4]
 8003470:	019a      	lsls	r2, r3, #6
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	691b      	ldr	r3, [r3, #16]
 8003476:	041b      	lsls	r3, r3, #16
 8003478:	431a      	orrs	r2, r3
 800347a:	693b      	ldr	r3, [r7, #16]
 800347c:	061b      	lsls	r3, r3, #24
 800347e:	431a      	orrs	r2, r3
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	071b      	lsls	r3, r3, #28
 8003484:	4925      	ldr	r1, [pc, #148]	; (800351c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003486:	4313      	orrs	r3, r2
 8003488:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003494:	2b00      	cmp	r3, #0
 8003496:	d011      	beq.n	80034bc <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	685b      	ldr	r3, [r3, #4]
 800349c:	019a      	lsls	r2, r3, #6
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	691b      	ldr	r3, [r3, #16]
 80034a2:	041b      	lsls	r3, r3, #16
 80034a4:	431a      	orrs	r2, r3
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	68db      	ldr	r3, [r3, #12]
 80034aa:	061b      	lsls	r3, r3, #24
 80034ac:	431a      	orrs	r2, r3
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	689b      	ldr	r3, [r3, #8]
 80034b2:	071b      	lsls	r3, r3, #28
 80034b4:	4919      	ldr	r1, [pc, #100]	; (800351c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80034b6:	4313      	orrs	r3, r2
 80034b8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80034bc:	4b17      	ldr	r3, [pc, #92]	; (800351c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	4a16      	ldr	r2, [pc, #88]	; (800351c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80034c2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80034c6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80034c8:	f7fe fcde 	bl	8001e88 <HAL_GetTick>
 80034cc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80034ce:	e008      	b.n	80034e2 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80034d0:	f7fe fcda 	bl	8001e88 <HAL_GetTick>
 80034d4:	4602      	mov	r2, r0
 80034d6:	697b      	ldr	r3, [r7, #20]
 80034d8:	1ad3      	subs	r3, r2, r3
 80034da:	2b64      	cmp	r3, #100	; 0x64
 80034dc:	d901      	bls.n	80034e2 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80034de:	2303      	movs	r3, #3
 80034e0:	e0d7      	b.n	8003692 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80034e2:	4b0e      	ldr	r3, [pc, #56]	; (800351c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d0f0      	beq.n	80034d0 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80034ee:	69bb      	ldr	r3, [r7, #24]
 80034f0:	2b01      	cmp	r3, #1
 80034f2:	f040 80cd 	bne.w	8003690 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80034f6:	4b09      	ldr	r3, [pc, #36]	; (800351c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	4a08      	ldr	r2, [pc, #32]	; (800351c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80034fc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003500:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003502:	f7fe fcc1 	bl	8001e88 <HAL_GetTick>
 8003506:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003508:	e00a      	b.n	8003520 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800350a:	f7fe fcbd 	bl	8001e88 <HAL_GetTick>
 800350e:	4602      	mov	r2, r0
 8003510:	697b      	ldr	r3, [r7, #20]
 8003512:	1ad3      	subs	r3, r2, r3
 8003514:	2b64      	cmp	r3, #100	; 0x64
 8003516:	d903      	bls.n	8003520 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003518:	2303      	movs	r3, #3
 800351a:	e0ba      	b.n	8003692 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 800351c:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003520:	4b5e      	ldr	r3, [pc, #376]	; (800369c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003528:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800352c:	d0ed      	beq.n	800350a <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003536:	2b00      	cmp	r3, #0
 8003538:	d003      	beq.n	8003542 <HAL_RCCEx_PeriphCLKConfig+0x682>
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800353e:	2b00      	cmp	r3, #0
 8003540:	d009      	beq.n	8003556 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800354a:	2b00      	cmp	r3, #0
 800354c:	d02e      	beq.n	80035ac <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003552:	2b00      	cmp	r3, #0
 8003554:	d12a      	bne.n	80035ac <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003556:	4b51      	ldr	r3, [pc, #324]	; (800369c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003558:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800355c:	0c1b      	lsrs	r3, r3, #16
 800355e:	f003 0303 	and.w	r3, r3, #3
 8003562:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003564:	4b4d      	ldr	r3, [pc, #308]	; (800369c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003566:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800356a:	0f1b      	lsrs	r3, r3, #28
 800356c:	f003 0307 	and.w	r3, r3, #7
 8003570:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	695b      	ldr	r3, [r3, #20]
 8003576:	019a      	lsls	r2, r3, #6
 8003578:	693b      	ldr	r3, [r7, #16]
 800357a:	041b      	lsls	r3, r3, #16
 800357c:	431a      	orrs	r2, r3
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	699b      	ldr	r3, [r3, #24]
 8003582:	061b      	lsls	r3, r3, #24
 8003584:	431a      	orrs	r2, r3
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	071b      	lsls	r3, r3, #28
 800358a:	4944      	ldr	r1, [pc, #272]	; (800369c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800358c:	4313      	orrs	r3, r2
 800358e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8003592:	4b42      	ldr	r3, [pc, #264]	; (800369c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003594:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003598:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035a0:	3b01      	subs	r3, #1
 80035a2:	021b      	lsls	r3, r3, #8
 80035a4:	493d      	ldr	r1, [pc, #244]	; (800369c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80035a6:	4313      	orrs	r3, r2
 80035a8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d022      	beq.n	80035fe <HAL_RCCEx_PeriphCLKConfig+0x73e>
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80035bc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80035c0:	d11d      	bne.n	80035fe <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80035c2:	4b36      	ldr	r3, [pc, #216]	; (800369c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80035c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035c8:	0e1b      	lsrs	r3, r3, #24
 80035ca:	f003 030f 	and.w	r3, r3, #15
 80035ce:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80035d0:	4b32      	ldr	r3, [pc, #200]	; (800369c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80035d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035d6:	0f1b      	lsrs	r3, r3, #28
 80035d8:	f003 0307 	and.w	r3, r3, #7
 80035dc:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	695b      	ldr	r3, [r3, #20]
 80035e2:	019a      	lsls	r2, r3, #6
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	6a1b      	ldr	r3, [r3, #32]
 80035e8:	041b      	lsls	r3, r3, #16
 80035ea:	431a      	orrs	r2, r3
 80035ec:	693b      	ldr	r3, [r7, #16]
 80035ee:	061b      	lsls	r3, r3, #24
 80035f0:	431a      	orrs	r2, r3
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	071b      	lsls	r3, r3, #28
 80035f6:	4929      	ldr	r1, [pc, #164]	; (800369c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80035f8:	4313      	orrs	r3, r2
 80035fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f003 0308 	and.w	r3, r3, #8
 8003606:	2b00      	cmp	r3, #0
 8003608:	d028      	beq.n	800365c <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800360a:	4b24      	ldr	r3, [pc, #144]	; (800369c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800360c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003610:	0e1b      	lsrs	r3, r3, #24
 8003612:	f003 030f 	and.w	r3, r3, #15
 8003616:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003618:	4b20      	ldr	r3, [pc, #128]	; (800369c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800361a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800361e:	0c1b      	lsrs	r3, r3, #16
 8003620:	f003 0303 	and.w	r3, r3, #3
 8003624:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	695b      	ldr	r3, [r3, #20]
 800362a:	019a      	lsls	r2, r3, #6
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	041b      	lsls	r3, r3, #16
 8003630:	431a      	orrs	r2, r3
 8003632:	693b      	ldr	r3, [r7, #16]
 8003634:	061b      	lsls	r3, r3, #24
 8003636:	431a      	orrs	r2, r3
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	69db      	ldr	r3, [r3, #28]
 800363c:	071b      	lsls	r3, r3, #28
 800363e:	4917      	ldr	r1, [pc, #92]	; (800369c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003640:	4313      	orrs	r3, r2
 8003642:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8003646:	4b15      	ldr	r3, [pc, #84]	; (800369c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003648:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800364c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003654:	4911      	ldr	r1, [pc, #68]	; (800369c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003656:	4313      	orrs	r3, r2
 8003658:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800365c:	4b0f      	ldr	r3, [pc, #60]	; (800369c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	4a0e      	ldr	r2, [pc, #56]	; (800369c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003662:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003666:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003668:	f7fe fc0e 	bl	8001e88 <HAL_GetTick>
 800366c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800366e:	e008      	b.n	8003682 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003670:	f7fe fc0a 	bl	8001e88 <HAL_GetTick>
 8003674:	4602      	mov	r2, r0
 8003676:	697b      	ldr	r3, [r7, #20]
 8003678:	1ad3      	subs	r3, r2, r3
 800367a:	2b64      	cmp	r3, #100	; 0x64
 800367c:	d901      	bls.n	8003682 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800367e:	2303      	movs	r3, #3
 8003680:	e007      	b.n	8003692 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003682:	4b06      	ldr	r3, [pc, #24]	; (800369c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800368a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800368e:	d1ef      	bne.n	8003670 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8003690:	2300      	movs	r3, #0
}
 8003692:	4618      	mov	r0, r3
 8003694:	3720      	adds	r7, #32
 8003696:	46bd      	mov	sp, r7
 8003698:	bd80      	pop	{r7, pc}
 800369a:	bf00      	nop
 800369c:	40023800 	.word	0x40023800

080036a0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80036a0:	b580      	push	{r7, lr}
 80036a2:	b082      	sub	sp, #8
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d101      	bne.n	80036b2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80036ae:	2301      	movs	r3, #1
 80036b0:	e049      	b.n	8003746 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80036b8:	b2db      	uxtb	r3, r3
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d106      	bne.n	80036cc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	2200      	movs	r2, #0
 80036c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80036c6:	6878      	ldr	r0, [r7, #4]
 80036c8:	f7fe fab4 	bl	8001c34 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	2202      	movs	r2, #2
 80036d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681a      	ldr	r2, [r3, #0]
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	3304      	adds	r3, #4
 80036dc:	4619      	mov	r1, r3
 80036de:	4610      	mov	r0, r2
 80036e0:	f000 f9f6 	bl	8003ad0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	2201      	movs	r2, #1
 80036e8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	2201      	movs	r2, #1
 80036f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	2201      	movs	r2, #1
 80036f8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	2201      	movs	r2, #1
 8003700:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	2201      	movs	r2, #1
 8003708:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	2201      	movs	r2, #1
 8003710:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	2201      	movs	r2, #1
 8003718:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	2201      	movs	r2, #1
 8003720:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	2201      	movs	r2, #1
 8003728:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	2201      	movs	r2, #1
 8003730:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	2201      	movs	r2, #1
 8003738:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	2201      	movs	r2, #1
 8003740:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003744:	2300      	movs	r3, #0
}
 8003746:	4618      	mov	r0, r3
 8003748:	3708      	adds	r7, #8
 800374a:	46bd      	mov	sp, r7
 800374c:	bd80      	pop	{r7, pc}
	...

08003750 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003750:	b480      	push	{r7}
 8003752:	b085      	sub	sp, #20
 8003754:	af00      	add	r7, sp, #0
 8003756:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800375e:	b2db      	uxtb	r3, r3
 8003760:	2b01      	cmp	r3, #1
 8003762:	d001      	beq.n	8003768 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003764:	2301      	movs	r3, #1
 8003766:	e054      	b.n	8003812 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	2202      	movs	r2, #2
 800376c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	68da      	ldr	r2, [r3, #12]
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	f042 0201 	orr.w	r2, r2, #1
 800377e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	4a26      	ldr	r2, [pc, #152]	; (8003820 <HAL_TIM_Base_Start_IT+0xd0>)
 8003786:	4293      	cmp	r3, r2
 8003788:	d022      	beq.n	80037d0 <HAL_TIM_Base_Start_IT+0x80>
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003792:	d01d      	beq.n	80037d0 <HAL_TIM_Base_Start_IT+0x80>
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	4a22      	ldr	r2, [pc, #136]	; (8003824 <HAL_TIM_Base_Start_IT+0xd4>)
 800379a:	4293      	cmp	r3, r2
 800379c:	d018      	beq.n	80037d0 <HAL_TIM_Base_Start_IT+0x80>
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	4a21      	ldr	r2, [pc, #132]	; (8003828 <HAL_TIM_Base_Start_IT+0xd8>)
 80037a4:	4293      	cmp	r3, r2
 80037a6:	d013      	beq.n	80037d0 <HAL_TIM_Base_Start_IT+0x80>
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	4a1f      	ldr	r2, [pc, #124]	; (800382c <HAL_TIM_Base_Start_IT+0xdc>)
 80037ae:	4293      	cmp	r3, r2
 80037b0:	d00e      	beq.n	80037d0 <HAL_TIM_Base_Start_IT+0x80>
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	4a1e      	ldr	r2, [pc, #120]	; (8003830 <HAL_TIM_Base_Start_IT+0xe0>)
 80037b8:	4293      	cmp	r3, r2
 80037ba:	d009      	beq.n	80037d0 <HAL_TIM_Base_Start_IT+0x80>
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	4a1c      	ldr	r2, [pc, #112]	; (8003834 <HAL_TIM_Base_Start_IT+0xe4>)
 80037c2:	4293      	cmp	r3, r2
 80037c4:	d004      	beq.n	80037d0 <HAL_TIM_Base_Start_IT+0x80>
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	4a1b      	ldr	r2, [pc, #108]	; (8003838 <HAL_TIM_Base_Start_IT+0xe8>)
 80037cc:	4293      	cmp	r3, r2
 80037ce:	d115      	bne.n	80037fc <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	689a      	ldr	r2, [r3, #8]
 80037d6:	4b19      	ldr	r3, [pc, #100]	; (800383c <HAL_TIM_Base_Start_IT+0xec>)
 80037d8:	4013      	ands	r3, r2
 80037da:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	2b06      	cmp	r3, #6
 80037e0:	d015      	beq.n	800380e <HAL_TIM_Base_Start_IT+0xbe>
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80037e8:	d011      	beq.n	800380e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	681a      	ldr	r2, [r3, #0]
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	f042 0201 	orr.w	r2, r2, #1
 80037f8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80037fa:	e008      	b.n	800380e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	681a      	ldr	r2, [r3, #0]
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f042 0201 	orr.w	r2, r2, #1
 800380a:	601a      	str	r2, [r3, #0]
 800380c:	e000      	b.n	8003810 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800380e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003810:	2300      	movs	r3, #0
}
 8003812:	4618      	mov	r0, r3
 8003814:	3714      	adds	r7, #20
 8003816:	46bd      	mov	sp, r7
 8003818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800381c:	4770      	bx	lr
 800381e:	bf00      	nop
 8003820:	40010000 	.word	0x40010000
 8003824:	40000400 	.word	0x40000400
 8003828:	40000800 	.word	0x40000800
 800382c:	40000c00 	.word	0x40000c00
 8003830:	40010400 	.word	0x40010400
 8003834:	40014000 	.word	0x40014000
 8003838:	40001800 	.word	0x40001800
 800383c:	00010007 	.word	0x00010007

08003840 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003840:	b580      	push	{r7, lr}
 8003842:	b082      	sub	sp, #8
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	691b      	ldr	r3, [r3, #16]
 800384e:	f003 0302 	and.w	r3, r3, #2
 8003852:	2b02      	cmp	r3, #2
 8003854:	d122      	bne.n	800389c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	68db      	ldr	r3, [r3, #12]
 800385c:	f003 0302 	and.w	r3, r3, #2
 8003860:	2b02      	cmp	r3, #2
 8003862:	d11b      	bne.n	800389c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f06f 0202 	mvn.w	r2, #2
 800386c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	2201      	movs	r2, #1
 8003872:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	699b      	ldr	r3, [r3, #24]
 800387a:	f003 0303 	and.w	r3, r3, #3
 800387e:	2b00      	cmp	r3, #0
 8003880:	d003      	beq.n	800388a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003882:	6878      	ldr	r0, [r7, #4]
 8003884:	f000 f905 	bl	8003a92 <HAL_TIM_IC_CaptureCallback>
 8003888:	e005      	b.n	8003896 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800388a:	6878      	ldr	r0, [r7, #4]
 800388c:	f000 f8f7 	bl	8003a7e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003890:	6878      	ldr	r0, [r7, #4]
 8003892:	f000 f908 	bl	8003aa6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	2200      	movs	r2, #0
 800389a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	691b      	ldr	r3, [r3, #16]
 80038a2:	f003 0304 	and.w	r3, r3, #4
 80038a6:	2b04      	cmp	r3, #4
 80038a8:	d122      	bne.n	80038f0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	68db      	ldr	r3, [r3, #12]
 80038b0:	f003 0304 	and.w	r3, r3, #4
 80038b4:	2b04      	cmp	r3, #4
 80038b6:	d11b      	bne.n	80038f0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	f06f 0204 	mvn.w	r2, #4
 80038c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	2202      	movs	r2, #2
 80038c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	699b      	ldr	r3, [r3, #24]
 80038ce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d003      	beq.n	80038de <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80038d6:	6878      	ldr	r0, [r7, #4]
 80038d8:	f000 f8db 	bl	8003a92 <HAL_TIM_IC_CaptureCallback>
 80038dc:	e005      	b.n	80038ea <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80038de:	6878      	ldr	r0, [r7, #4]
 80038e0:	f000 f8cd 	bl	8003a7e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80038e4:	6878      	ldr	r0, [r7, #4]
 80038e6:	f000 f8de 	bl	8003aa6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	2200      	movs	r2, #0
 80038ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	691b      	ldr	r3, [r3, #16]
 80038f6:	f003 0308 	and.w	r3, r3, #8
 80038fa:	2b08      	cmp	r3, #8
 80038fc:	d122      	bne.n	8003944 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	68db      	ldr	r3, [r3, #12]
 8003904:	f003 0308 	and.w	r3, r3, #8
 8003908:	2b08      	cmp	r3, #8
 800390a:	d11b      	bne.n	8003944 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	f06f 0208 	mvn.w	r2, #8
 8003914:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	2204      	movs	r2, #4
 800391a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	69db      	ldr	r3, [r3, #28]
 8003922:	f003 0303 	and.w	r3, r3, #3
 8003926:	2b00      	cmp	r3, #0
 8003928:	d003      	beq.n	8003932 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800392a:	6878      	ldr	r0, [r7, #4]
 800392c:	f000 f8b1 	bl	8003a92 <HAL_TIM_IC_CaptureCallback>
 8003930:	e005      	b.n	800393e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003932:	6878      	ldr	r0, [r7, #4]
 8003934:	f000 f8a3 	bl	8003a7e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003938:	6878      	ldr	r0, [r7, #4]
 800393a:	f000 f8b4 	bl	8003aa6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	2200      	movs	r2, #0
 8003942:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	691b      	ldr	r3, [r3, #16]
 800394a:	f003 0310 	and.w	r3, r3, #16
 800394e:	2b10      	cmp	r3, #16
 8003950:	d122      	bne.n	8003998 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	68db      	ldr	r3, [r3, #12]
 8003958:	f003 0310 	and.w	r3, r3, #16
 800395c:	2b10      	cmp	r3, #16
 800395e:	d11b      	bne.n	8003998 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	f06f 0210 	mvn.w	r2, #16
 8003968:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	2208      	movs	r2, #8
 800396e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	69db      	ldr	r3, [r3, #28]
 8003976:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800397a:	2b00      	cmp	r3, #0
 800397c:	d003      	beq.n	8003986 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800397e:	6878      	ldr	r0, [r7, #4]
 8003980:	f000 f887 	bl	8003a92 <HAL_TIM_IC_CaptureCallback>
 8003984:	e005      	b.n	8003992 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003986:	6878      	ldr	r0, [r7, #4]
 8003988:	f000 f879 	bl	8003a7e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800398c:	6878      	ldr	r0, [r7, #4]
 800398e:	f000 f88a 	bl	8003aa6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	2200      	movs	r2, #0
 8003996:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	691b      	ldr	r3, [r3, #16]
 800399e:	f003 0301 	and.w	r3, r3, #1
 80039a2:	2b01      	cmp	r3, #1
 80039a4:	d10e      	bne.n	80039c4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	68db      	ldr	r3, [r3, #12]
 80039ac:	f003 0301 	and.w	r3, r3, #1
 80039b0:	2b01      	cmp	r3, #1
 80039b2:	d107      	bne.n	80039c4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	f06f 0201 	mvn.w	r2, #1
 80039bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80039be:	6878      	ldr	r0, [r7, #4]
 80039c0:	f7fd ff6a 	bl	8001898 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	691b      	ldr	r3, [r3, #16]
 80039ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80039ce:	2b80      	cmp	r3, #128	; 0x80
 80039d0:	d10e      	bne.n	80039f0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	68db      	ldr	r3, [r3, #12]
 80039d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80039dc:	2b80      	cmp	r3, #128	; 0x80
 80039de:	d107      	bne.n	80039f0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80039e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80039ea:	6878      	ldr	r0, [r7, #4]
 80039ec:	f000 f91a 	bl	8003c24 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	691b      	ldr	r3, [r3, #16]
 80039f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039fa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80039fe:	d10e      	bne.n	8003a1e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	68db      	ldr	r3, [r3, #12]
 8003a06:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a0a:	2b80      	cmp	r3, #128	; 0x80
 8003a0c:	d107      	bne.n	8003a1e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8003a16:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003a18:	6878      	ldr	r0, [r7, #4]
 8003a1a:	f000 f90d 	bl	8003c38 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	691b      	ldr	r3, [r3, #16]
 8003a24:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a28:	2b40      	cmp	r3, #64	; 0x40
 8003a2a:	d10e      	bne.n	8003a4a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	68db      	ldr	r3, [r3, #12]
 8003a32:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a36:	2b40      	cmp	r3, #64	; 0x40
 8003a38:	d107      	bne.n	8003a4a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003a42:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003a44:	6878      	ldr	r0, [r7, #4]
 8003a46:	f000 f838 	bl	8003aba <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	691b      	ldr	r3, [r3, #16]
 8003a50:	f003 0320 	and.w	r3, r3, #32
 8003a54:	2b20      	cmp	r3, #32
 8003a56:	d10e      	bne.n	8003a76 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	68db      	ldr	r3, [r3, #12]
 8003a5e:	f003 0320 	and.w	r3, r3, #32
 8003a62:	2b20      	cmp	r3, #32
 8003a64:	d107      	bne.n	8003a76 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	f06f 0220 	mvn.w	r2, #32
 8003a6e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003a70:	6878      	ldr	r0, [r7, #4]
 8003a72:	f000 f8cd 	bl	8003c10 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003a76:	bf00      	nop
 8003a78:	3708      	adds	r7, #8
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	bd80      	pop	{r7, pc}

08003a7e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003a7e:	b480      	push	{r7}
 8003a80:	b083      	sub	sp, #12
 8003a82:	af00      	add	r7, sp, #0
 8003a84:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003a86:	bf00      	nop
 8003a88:	370c      	adds	r7, #12
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a90:	4770      	bx	lr

08003a92 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003a92:	b480      	push	{r7}
 8003a94:	b083      	sub	sp, #12
 8003a96:	af00      	add	r7, sp, #0
 8003a98:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003a9a:	bf00      	nop
 8003a9c:	370c      	adds	r7, #12
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa4:	4770      	bx	lr

08003aa6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003aa6:	b480      	push	{r7}
 8003aa8:	b083      	sub	sp, #12
 8003aaa:	af00      	add	r7, sp, #0
 8003aac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003aae:	bf00      	nop
 8003ab0:	370c      	adds	r7, #12
 8003ab2:	46bd      	mov	sp, r7
 8003ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab8:	4770      	bx	lr

08003aba <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003aba:	b480      	push	{r7}
 8003abc:	b083      	sub	sp, #12
 8003abe:	af00      	add	r7, sp, #0
 8003ac0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003ac2:	bf00      	nop
 8003ac4:	370c      	adds	r7, #12
 8003ac6:	46bd      	mov	sp, r7
 8003ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003acc:	4770      	bx	lr
	...

08003ad0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003ad0:	b480      	push	{r7}
 8003ad2:	b085      	sub	sp, #20
 8003ad4:	af00      	add	r7, sp, #0
 8003ad6:	6078      	str	r0, [r7, #4]
 8003ad8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	4a40      	ldr	r2, [pc, #256]	; (8003be4 <TIM_Base_SetConfig+0x114>)
 8003ae4:	4293      	cmp	r3, r2
 8003ae6:	d013      	beq.n	8003b10 <TIM_Base_SetConfig+0x40>
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003aee:	d00f      	beq.n	8003b10 <TIM_Base_SetConfig+0x40>
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	4a3d      	ldr	r2, [pc, #244]	; (8003be8 <TIM_Base_SetConfig+0x118>)
 8003af4:	4293      	cmp	r3, r2
 8003af6:	d00b      	beq.n	8003b10 <TIM_Base_SetConfig+0x40>
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	4a3c      	ldr	r2, [pc, #240]	; (8003bec <TIM_Base_SetConfig+0x11c>)
 8003afc:	4293      	cmp	r3, r2
 8003afe:	d007      	beq.n	8003b10 <TIM_Base_SetConfig+0x40>
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	4a3b      	ldr	r2, [pc, #236]	; (8003bf0 <TIM_Base_SetConfig+0x120>)
 8003b04:	4293      	cmp	r3, r2
 8003b06:	d003      	beq.n	8003b10 <TIM_Base_SetConfig+0x40>
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	4a3a      	ldr	r2, [pc, #232]	; (8003bf4 <TIM_Base_SetConfig+0x124>)
 8003b0c:	4293      	cmp	r3, r2
 8003b0e:	d108      	bne.n	8003b22 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003b16:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003b18:	683b      	ldr	r3, [r7, #0]
 8003b1a:	685b      	ldr	r3, [r3, #4]
 8003b1c:	68fa      	ldr	r2, [r7, #12]
 8003b1e:	4313      	orrs	r3, r2
 8003b20:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	4a2f      	ldr	r2, [pc, #188]	; (8003be4 <TIM_Base_SetConfig+0x114>)
 8003b26:	4293      	cmp	r3, r2
 8003b28:	d02b      	beq.n	8003b82 <TIM_Base_SetConfig+0xb2>
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003b30:	d027      	beq.n	8003b82 <TIM_Base_SetConfig+0xb2>
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	4a2c      	ldr	r2, [pc, #176]	; (8003be8 <TIM_Base_SetConfig+0x118>)
 8003b36:	4293      	cmp	r3, r2
 8003b38:	d023      	beq.n	8003b82 <TIM_Base_SetConfig+0xb2>
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	4a2b      	ldr	r2, [pc, #172]	; (8003bec <TIM_Base_SetConfig+0x11c>)
 8003b3e:	4293      	cmp	r3, r2
 8003b40:	d01f      	beq.n	8003b82 <TIM_Base_SetConfig+0xb2>
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	4a2a      	ldr	r2, [pc, #168]	; (8003bf0 <TIM_Base_SetConfig+0x120>)
 8003b46:	4293      	cmp	r3, r2
 8003b48:	d01b      	beq.n	8003b82 <TIM_Base_SetConfig+0xb2>
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	4a29      	ldr	r2, [pc, #164]	; (8003bf4 <TIM_Base_SetConfig+0x124>)
 8003b4e:	4293      	cmp	r3, r2
 8003b50:	d017      	beq.n	8003b82 <TIM_Base_SetConfig+0xb2>
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	4a28      	ldr	r2, [pc, #160]	; (8003bf8 <TIM_Base_SetConfig+0x128>)
 8003b56:	4293      	cmp	r3, r2
 8003b58:	d013      	beq.n	8003b82 <TIM_Base_SetConfig+0xb2>
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	4a27      	ldr	r2, [pc, #156]	; (8003bfc <TIM_Base_SetConfig+0x12c>)
 8003b5e:	4293      	cmp	r3, r2
 8003b60:	d00f      	beq.n	8003b82 <TIM_Base_SetConfig+0xb2>
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	4a26      	ldr	r2, [pc, #152]	; (8003c00 <TIM_Base_SetConfig+0x130>)
 8003b66:	4293      	cmp	r3, r2
 8003b68:	d00b      	beq.n	8003b82 <TIM_Base_SetConfig+0xb2>
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	4a25      	ldr	r2, [pc, #148]	; (8003c04 <TIM_Base_SetConfig+0x134>)
 8003b6e:	4293      	cmp	r3, r2
 8003b70:	d007      	beq.n	8003b82 <TIM_Base_SetConfig+0xb2>
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	4a24      	ldr	r2, [pc, #144]	; (8003c08 <TIM_Base_SetConfig+0x138>)
 8003b76:	4293      	cmp	r3, r2
 8003b78:	d003      	beq.n	8003b82 <TIM_Base_SetConfig+0xb2>
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	4a23      	ldr	r2, [pc, #140]	; (8003c0c <TIM_Base_SetConfig+0x13c>)
 8003b7e:	4293      	cmp	r3, r2
 8003b80:	d108      	bne.n	8003b94 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003b88:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003b8a:	683b      	ldr	r3, [r7, #0]
 8003b8c:	68db      	ldr	r3, [r3, #12]
 8003b8e:	68fa      	ldr	r2, [r7, #12]
 8003b90:	4313      	orrs	r3, r2
 8003b92:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003b9a:	683b      	ldr	r3, [r7, #0]
 8003b9c:	695b      	ldr	r3, [r3, #20]
 8003b9e:	4313      	orrs	r3, r2
 8003ba0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	68fa      	ldr	r2, [r7, #12]
 8003ba6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003ba8:	683b      	ldr	r3, [r7, #0]
 8003baa:	689a      	ldr	r2, [r3, #8]
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003bb0:	683b      	ldr	r3, [r7, #0]
 8003bb2:	681a      	ldr	r2, [r3, #0]
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	4a0a      	ldr	r2, [pc, #40]	; (8003be4 <TIM_Base_SetConfig+0x114>)
 8003bbc:	4293      	cmp	r3, r2
 8003bbe:	d003      	beq.n	8003bc8 <TIM_Base_SetConfig+0xf8>
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	4a0c      	ldr	r2, [pc, #48]	; (8003bf4 <TIM_Base_SetConfig+0x124>)
 8003bc4:	4293      	cmp	r3, r2
 8003bc6:	d103      	bne.n	8003bd0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003bc8:	683b      	ldr	r3, [r7, #0]
 8003bca:	691a      	ldr	r2, [r3, #16]
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	2201      	movs	r2, #1
 8003bd4:	615a      	str	r2, [r3, #20]
}
 8003bd6:	bf00      	nop
 8003bd8:	3714      	adds	r7, #20
 8003bda:	46bd      	mov	sp, r7
 8003bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be0:	4770      	bx	lr
 8003be2:	bf00      	nop
 8003be4:	40010000 	.word	0x40010000
 8003be8:	40000400 	.word	0x40000400
 8003bec:	40000800 	.word	0x40000800
 8003bf0:	40000c00 	.word	0x40000c00
 8003bf4:	40010400 	.word	0x40010400
 8003bf8:	40014000 	.word	0x40014000
 8003bfc:	40014400 	.word	0x40014400
 8003c00:	40014800 	.word	0x40014800
 8003c04:	40001800 	.word	0x40001800
 8003c08:	40001c00 	.word	0x40001c00
 8003c0c:	40002000 	.word	0x40002000

08003c10 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003c10:	b480      	push	{r7}
 8003c12:	b083      	sub	sp, #12
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003c18:	bf00      	nop
 8003c1a:	370c      	adds	r7, #12
 8003c1c:	46bd      	mov	sp, r7
 8003c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c22:	4770      	bx	lr

08003c24 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003c24:	b480      	push	{r7}
 8003c26:	b083      	sub	sp, #12
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003c2c:	bf00      	nop
 8003c2e:	370c      	adds	r7, #12
 8003c30:	46bd      	mov	sp, r7
 8003c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c36:	4770      	bx	lr

08003c38 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003c38:	b480      	push	{r7}
 8003c3a:	b083      	sub	sp, #12
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003c40:	bf00      	nop
 8003c42:	370c      	adds	r7, #12
 8003c44:	46bd      	mov	sp, r7
 8003c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c4a:	4770      	bx	lr

08003c4c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003c4c:	b580      	push	{r7, lr}
 8003c4e:	b082      	sub	sp, #8
 8003c50:	af00      	add	r7, sp, #0
 8003c52:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d101      	bne.n	8003c5e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003c5a:	2301      	movs	r3, #1
 8003c5c:	e040      	b.n	8003ce0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d106      	bne.n	8003c74 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	2200      	movs	r2, #0
 8003c6a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003c6e:	6878      	ldr	r0, [r7, #4]
 8003c70:	f7fe f836 	bl	8001ce0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	2224      	movs	r2, #36	; 0x24
 8003c78:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	681a      	ldr	r2, [r3, #0]
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f022 0201 	bic.w	r2, r2, #1
 8003c88:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003c8a:	6878      	ldr	r0, [r7, #4]
 8003c8c:	f000 fbe6 	bl	800445c <UART_SetConfig>
 8003c90:	4603      	mov	r3, r0
 8003c92:	2b01      	cmp	r3, #1
 8003c94:	d101      	bne.n	8003c9a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8003c96:	2301      	movs	r3, #1
 8003c98:	e022      	b.n	8003ce0 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d002      	beq.n	8003ca8 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8003ca2:	6878      	ldr	r0, [r7, #4]
 8003ca4:	f000 fe3e 	bl	8004924 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	685a      	ldr	r2, [r3, #4]
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003cb6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	689a      	ldr	r2, [r3, #8]
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003cc6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	681a      	ldr	r2, [r3, #0]
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f042 0201 	orr.w	r2, r2, #1
 8003cd6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003cd8:	6878      	ldr	r0, [r7, #4]
 8003cda:	f000 fec5 	bl	8004a68 <UART_CheckIdleState>
 8003cde:	4603      	mov	r3, r0
}
 8003ce0:	4618      	mov	r0, r3
 8003ce2:	3708      	adds	r7, #8
 8003ce4:	46bd      	mov	sp, r7
 8003ce6:	bd80      	pop	{r7, pc}

08003ce8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003ce8:	b580      	push	{r7, lr}
 8003cea:	b08a      	sub	sp, #40	; 0x28
 8003cec:	af02      	add	r7, sp, #8
 8003cee:	60f8      	str	r0, [r7, #12]
 8003cf0:	60b9      	str	r1, [r7, #8]
 8003cf2:	603b      	str	r3, [r7, #0]
 8003cf4:	4613      	mov	r3, r2
 8003cf6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003cfc:	2b20      	cmp	r3, #32
 8003cfe:	d171      	bne.n	8003de4 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8003d00:	68bb      	ldr	r3, [r7, #8]
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d002      	beq.n	8003d0c <HAL_UART_Transmit+0x24>
 8003d06:	88fb      	ldrh	r3, [r7, #6]
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d101      	bne.n	8003d10 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8003d0c:	2301      	movs	r3, #1
 8003d0e:	e06a      	b.n	8003de6 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	2200      	movs	r2, #0
 8003d14:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	2221      	movs	r2, #33	; 0x21
 8003d1c:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003d1e:	f7fe f8b3 	bl	8001e88 <HAL_GetTick>
 8003d22:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	88fa      	ldrh	r2, [r7, #6]
 8003d28:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	88fa      	ldrh	r2, [r7, #6]
 8003d30:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	689b      	ldr	r3, [r3, #8]
 8003d38:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d3c:	d108      	bne.n	8003d50 <HAL_UART_Transmit+0x68>
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	691b      	ldr	r3, [r3, #16]
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d104      	bne.n	8003d50 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8003d46:	2300      	movs	r3, #0
 8003d48:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003d4a:	68bb      	ldr	r3, [r7, #8]
 8003d4c:	61bb      	str	r3, [r7, #24]
 8003d4e:	e003      	b.n	8003d58 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8003d50:	68bb      	ldr	r3, [r7, #8]
 8003d52:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003d54:	2300      	movs	r3, #0
 8003d56:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003d58:	e02c      	b.n	8003db4 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003d5a:	683b      	ldr	r3, [r7, #0]
 8003d5c:	9300      	str	r3, [sp, #0]
 8003d5e:	697b      	ldr	r3, [r7, #20]
 8003d60:	2200      	movs	r2, #0
 8003d62:	2180      	movs	r1, #128	; 0x80
 8003d64:	68f8      	ldr	r0, [r7, #12]
 8003d66:	f000 feb6 	bl	8004ad6 <UART_WaitOnFlagUntilTimeout>
 8003d6a:	4603      	mov	r3, r0
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d001      	beq.n	8003d74 <HAL_UART_Transmit+0x8c>
      {
        return HAL_TIMEOUT;
 8003d70:	2303      	movs	r3, #3
 8003d72:	e038      	b.n	8003de6 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8003d74:	69fb      	ldr	r3, [r7, #28]
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d10b      	bne.n	8003d92 <HAL_UART_Transmit+0xaa>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003d7a:	69bb      	ldr	r3, [r7, #24]
 8003d7c:	881b      	ldrh	r3, [r3, #0]
 8003d7e:	461a      	mov	r2, r3
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003d88:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003d8a:	69bb      	ldr	r3, [r7, #24]
 8003d8c:	3302      	adds	r3, #2
 8003d8e:	61bb      	str	r3, [r7, #24]
 8003d90:	e007      	b.n	8003da2 <HAL_UART_Transmit+0xba>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003d92:	69fb      	ldr	r3, [r7, #28]
 8003d94:	781a      	ldrb	r2, [r3, #0]
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003d9c:	69fb      	ldr	r3, [r7, #28]
 8003d9e:	3301      	adds	r3, #1
 8003da0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003da8:	b29b      	uxth	r3, r3
 8003daa:	3b01      	subs	r3, #1
 8003dac:	b29a      	uxth	r2, r3
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003dba:	b29b      	uxth	r3, r3
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d1cc      	bne.n	8003d5a <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003dc0:	683b      	ldr	r3, [r7, #0]
 8003dc2:	9300      	str	r3, [sp, #0]
 8003dc4:	697b      	ldr	r3, [r7, #20]
 8003dc6:	2200      	movs	r2, #0
 8003dc8:	2140      	movs	r1, #64	; 0x40
 8003dca:	68f8      	ldr	r0, [r7, #12]
 8003dcc:	f000 fe83 	bl	8004ad6 <UART_WaitOnFlagUntilTimeout>
 8003dd0:	4603      	mov	r3, r0
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d001      	beq.n	8003dda <HAL_UART_Transmit+0xf2>
    {
      return HAL_TIMEOUT;
 8003dd6:	2303      	movs	r3, #3
 8003dd8:	e005      	b.n	8003de6 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	2220      	movs	r2, #32
 8003dde:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8003de0:	2300      	movs	r3, #0
 8003de2:	e000      	b.n	8003de6 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8003de4:	2302      	movs	r3, #2
  }
}
 8003de6:	4618      	mov	r0, r3
 8003de8:	3720      	adds	r7, #32
 8003dea:	46bd      	mov	sp, r7
 8003dec:	bd80      	pop	{r7, pc}

08003dee <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003dee:	b580      	push	{r7, lr}
 8003df0:	b08a      	sub	sp, #40	; 0x28
 8003df2:	af00      	add	r7, sp, #0
 8003df4:	60f8      	str	r0, [r7, #12]
 8003df6:	60b9      	str	r1, [r7, #8]
 8003df8:	4613      	mov	r3, r2
 8003dfa:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003e02:	2b20      	cmp	r3, #32
 8003e04:	d132      	bne.n	8003e6c <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 8003e06:	68bb      	ldr	r3, [r7, #8]
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d002      	beq.n	8003e12 <HAL_UART_Receive_IT+0x24>
 8003e0c:	88fb      	ldrh	r3, [r7, #6]
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d101      	bne.n	8003e16 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8003e12:	2301      	movs	r3, #1
 8003e14:	e02b      	b.n	8003e6e <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	2200      	movs	r2, #0
 8003e1a:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	685b      	ldr	r3, [r3, #4]
 8003e22:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d018      	beq.n	8003e5c <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e30:	697b      	ldr	r3, [r7, #20]
 8003e32:	e853 3f00 	ldrex	r3, [r3]
 8003e36:	613b      	str	r3, [r7, #16]
   return(result);
 8003e38:	693b      	ldr	r3, [r7, #16]
 8003e3a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003e3e:	627b      	str	r3, [r7, #36]	; 0x24
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	461a      	mov	r2, r3
 8003e46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e48:	623b      	str	r3, [r7, #32]
 8003e4a:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e4c:	69f9      	ldr	r1, [r7, #28]
 8003e4e:	6a3a      	ldr	r2, [r7, #32]
 8003e50:	e841 2300 	strex	r3, r2, [r1]
 8003e54:	61bb      	str	r3, [r7, #24]
   return(result);
 8003e56:	69bb      	ldr	r3, [r7, #24]
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d1e6      	bne.n	8003e2a <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003e5c:	88fb      	ldrh	r3, [r7, #6]
 8003e5e:	461a      	mov	r2, r3
 8003e60:	68b9      	ldr	r1, [r7, #8]
 8003e62:	68f8      	ldr	r0, [r7, #12]
 8003e64:	f000 fefe 	bl	8004c64 <UART_Start_Receive_IT>
 8003e68:	4603      	mov	r3, r0
 8003e6a:	e000      	b.n	8003e6e <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 8003e6c:	2302      	movs	r3, #2
  }
}
 8003e6e:	4618      	mov	r0, r3
 8003e70:	3728      	adds	r7, #40	; 0x28
 8003e72:	46bd      	mov	sp, r7
 8003e74:	bd80      	pop	{r7, pc}
	...

08003e78 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003e78:	b580      	push	{r7, lr}
 8003e7a:	b0ba      	sub	sp, #232	; 0xe8
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	69db      	ldr	r3, [r3, #28]
 8003e86:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	689b      	ldr	r3, [r3, #8]
 8003e9a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003e9e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8003ea2:	f640 030f 	movw	r3, #2063	; 0x80f
 8003ea6:	4013      	ands	r3, r2
 8003ea8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8003eac:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d115      	bne.n	8003ee0 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8003eb4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003eb8:	f003 0320 	and.w	r3, r3, #32
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d00f      	beq.n	8003ee0 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003ec0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003ec4:	f003 0320 	and.w	r3, r3, #32
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d009      	beq.n	8003ee0 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	f000 8297 	beq.w	8004404 <HAL_UART_IRQHandler+0x58c>
      {
        huart->RxISR(huart);
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003eda:	6878      	ldr	r0, [r7, #4]
 8003edc:	4798      	blx	r3
      }
      return;
 8003ede:	e291      	b.n	8004404 <HAL_UART_IRQHandler+0x58c>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8003ee0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	f000 8117 	beq.w	8004118 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8003eea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003eee:	f003 0301 	and.w	r3, r3, #1
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d106      	bne.n	8003f04 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8003ef6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8003efa:	4b85      	ldr	r3, [pc, #532]	; (8004110 <HAL_UART_IRQHandler+0x298>)
 8003efc:	4013      	ands	r3, r2
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	f000 810a 	beq.w	8004118 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003f04:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003f08:	f003 0301 	and.w	r3, r3, #1
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d011      	beq.n	8003f34 <HAL_UART_IRQHandler+0xbc>
 8003f10:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003f14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d00b      	beq.n	8003f34 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	2201      	movs	r2, #1
 8003f22:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003f2a:	f043 0201 	orr.w	r2, r3, #1
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003f34:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003f38:	f003 0302 	and.w	r3, r3, #2
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d011      	beq.n	8003f64 <HAL_UART_IRQHandler+0xec>
 8003f40:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003f44:	f003 0301 	and.w	r3, r3, #1
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d00b      	beq.n	8003f64 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	2202      	movs	r2, #2
 8003f52:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003f5a:	f043 0204 	orr.w	r2, r3, #4
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003f64:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003f68:	f003 0304 	and.w	r3, r3, #4
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d011      	beq.n	8003f94 <HAL_UART_IRQHandler+0x11c>
 8003f70:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003f74:	f003 0301 	and.w	r3, r3, #1
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d00b      	beq.n	8003f94 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	2204      	movs	r2, #4
 8003f82:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003f8a:	f043 0202 	orr.w	r2, r3, #2
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003f94:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003f98:	f003 0308 	and.w	r3, r3, #8
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d017      	beq.n	8003fd0 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003fa0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003fa4:	f003 0320 	and.w	r3, r3, #32
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d105      	bne.n	8003fb8 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8003fac:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003fb0:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d00b      	beq.n	8003fd0 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	2208      	movs	r2, #8
 8003fbe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003fc6:	f043 0208 	orr.w	r2, r3, #8
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8003fd0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003fd4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d012      	beq.n	8004002 <HAL_UART_IRQHandler+0x18a>
 8003fdc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003fe0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d00c      	beq.n	8004002 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003ff0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003ff8:	f043 0220 	orr.w	r2, r3, #32
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004008:	2b00      	cmp	r3, #0
 800400a:	f000 81fd 	beq.w	8004408 <HAL_UART_IRQHandler+0x590>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800400e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004012:	f003 0320 	and.w	r3, r3, #32
 8004016:	2b00      	cmp	r3, #0
 8004018:	d00d      	beq.n	8004036 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800401a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800401e:	f003 0320 	and.w	r3, r3, #32
 8004022:	2b00      	cmp	r3, #0
 8004024:	d007      	beq.n	8004036 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800402a:	2b00      	cmp	r3, #0
 800402c:	d003      	beq.n	8004036 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004032:	6878      	ldr	r0, [r7, #4]
 8004034:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800403c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	689b      	ldr	r3, [r3, #8]
 8004046:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800404a:	2b40      	cmp	r3, #64	; 0x40
 800404c:	d005      	beq.n	800405a <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800404e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004052:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004056:	2b00      	cmp	r3, #0
 8004058:	d04f      	beq.n	80040fa <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800405a:	6878      	ldr	r0, [r7, #4]
 800405c:	f000 fec8 	bl	8004df0 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	689b      	ldr	r3, [r3, #8]
 8004066:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800406a:	2b40      	cmp	r3, #64	; 0x40
 800406c:	d141      	bne.n	80040f2 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	3308      	adds	r3, #8
 8004074:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004078:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800407c:	e853 3f00 	ldrex	r3, [r3]
 8004080:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8004084:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004088:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800408c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	3308      	adds	r3, #8
 8004096:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800409a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800409e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040a2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80040a6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80040aa:	e841 2300 	strex	r3, r2, [r1]
 80040ae:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80040b2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d1d9      	bne.n	800406e <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d013      	beq.n	80040ea <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80040c6:	4a13      	ldr	r2, [pc, #76]	; (8004114 <HAL_UART_IRQHandler+0x29c>)
 80040c8:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80040ce:	4618      	mov	r0, r3
 80040d0:	f7fe f838 	bl	8002144 <HAL_DMA_Abort_IT>
 80040d4:	4603      	mov	r3, r0
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d017      	beq.n	800410a <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80040de:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80040e0:	687a      	ldr	r2, [r7, #4]
 80040e2:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80040e4:	4610      	mov	r0, r2
 80040e6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80040e8:	e00f      	b.n	800410a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80040ea:	6878      	ldr	r0, [r7, #4]
 80040ec:	f000 f9a0 	bl	8004430 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80040f0:	e00b      	b.n	800410a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80040f2:	6878      	ldr	r0, [r7, #4]
 80040f4:	f000 f99c 	bl	8004430 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80040f8:	e007      	b.n	800410a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80040fa:	6878      	ldr	r0, [r7, #4]
 80040fc:	f000 f998 	bl	8004430 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	2200      	movs	r2, #0
 8004104:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 8004108:	e17e      	b.n	8004408 <HAL_UART_IRQHandler+0x590>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800410a:	bf00      	nop
    return;
 800410c:	e17c      	b.n	8004408 <HAL_UART_IRQHandler+0x590>
 800410e:	bf00      	nop
 8004110:	04000120 	.word	0x04000120
 8004114:	08004eb9 	.word	0x08004eb9

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800411c:	2b01      	cmp	r3, #1
 800411e:	f040 814c 	bne.w	80043ba <HAL_UART_IRQHandler+0x542>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8004122:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004126:	f003 0310 	and.w	r3, r3, #16
 800412a:	2b00      	cmp	r3, #0
 800412c:	f000 8145 	beq.w	80043ba <HAL_UART_IRQHandler+0x542>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004130:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004134:	f003 0310 	and.w	r3, r3, #16
 8004138:	2b00      	cmp	r3, #0
 800413a:	f000 813e 	beq.w	80043ba <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	2210      	movs	r2, #16
 8004144:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	689b      	ldr	r3, [r3, #8]
 800414c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004150:	2b40      	cmp	r3, #64	; 0x40
 8004152:	f040 80b6 	bne.w	80042c2 <HAL_UART_IRQHandler+0x44a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	685b      	ldr	r3, [r3, #4]
 800415e:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004162:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8004166:	2b00      	cmp	r3, #0
 8004168:	f000 8150 	beq.w	800440c <HAL_UART_IRQHandler+0x594>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8004172:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004176:	429a      	cmp	r2, r3
 8004178:	f080 8148 	bcs.w	800440c <HAL_UART_IRQHandler+0x594>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004182:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800418a:	69db      	ldr	r3, [r3, #28]
 800418c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004190:	f000 8086 	beq.w	80042a0 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800419c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80041a0:	e853 3f00 	ldrex	r3, [r3]
 80041a4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80041a8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80041ac:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80041b0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	461a      	mov	r2, r3
 80041ba:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80041be:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80041c2:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041c6:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80041ca:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80041ce:	e841 2300 	strex	r3, r2, [r1]
 80041d2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80041d6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d1da      	bne.n	8004194 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	3308      	adds	r3, #8
 80041e4:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041e6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80041e8:	e853 3f00 	ldrex	r3, [r3]
 80041ec:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80041ee:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80041f0:	f023 0301 	bic.w	r3, r3, #1
 80041f4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	3308      	adds	r3, #8
 80041fe:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004202:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8004206:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004208:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800420a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800420e:	e841 2300 	strex	r3, r2, [r1]
 8004212:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8004214:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004216:	2b00      	cmp	r3, #0
 8004218:	d1e1      	bne.n	80041de <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	3308      	adds	r3, #8
 8004220:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004222:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004224:	e853 3f00 	ldrex	r3, [r3]
 8004228:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800422a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800422c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004230:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	3308      	adds	r3, #8
 800423a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800423e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8004240:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004242:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8004244:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004246:	e841 2300 	strex	r3, r2, [r1]
 800424a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800424c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800424e:	2b00      	cmp	r3, #0
 8004250:	d1e3      	bne.n	800421a <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	2220      	movs	r2, #32
 8004256:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	2200      	movs	r2, #0
 800425e:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004266:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004268:	e853 3f00 	ldrex	r3, [r3]
 800426c:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800426e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004270:	f023 0310 	bic.w	r3, r3, #16
 8004274:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	461a      	mov	r2, r3
 800427e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004282:	65bb      	str	r3, [r7, #88]	; 0x58
 8004284:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004286:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004288:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800428a:	e841 2300 	strex	r3, r2, [r1]
 800428e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004290:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004292:	2b00      	cmp	r3, #0
 8004294:	d1e4      	bne.n	8004260 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800429a:	4618      	mov	r0, r3
 800429c:	f7fd fee2 	bl	8002064 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	2202      	movs	r2, #2
 80042a4:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80042b2:	b29b      	uxth	r3, r3
 80042b4:	1ad3      	subs	r3, r2, r3
 80042b6:	b29b      	uxth	r3, r3
 80042b8:	4619      	mov	r1, r3
 80042ba:	6878      	ldr	r0, [r7, #4]
 80042bc:	f000 f8c2 	bl	8004444 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80042c0:	e0a4      	b.n	800440c <HAL_UART_IRQHandler+0x594>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80042ce:	b29b      	uxth	r3, r3
 80042d0:	1ad3      	subs	r3, r2, r3
 80042d2:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80042dc:	b29b      	uxth	r3, r3
 80042de:	2b00      	cmp	r3, #0
 80042e0:	f000 8096 	beq.w	8004410 <HAL_UART_IRQHandler+0x598>
          && (nb_rx_data > 0U))
 80042e4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	f000 8091 	beq.w	8004410 <HAL_UART_IRQHandler+0x598>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80042f6:	e853 3f00 	ldrex	r3, [r3]
 80042fa:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80042fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80042fe:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004302:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	461a      	mov	r2, r3
 800430c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8004310:	647b      	str	r3, [r7, #68]	; 0x44
 8004312:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004314:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004316:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004318:	e841 2300 	strex	r3, r2, [r1]
 800431c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800431e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004320:	2b00      	cmp	r3, #0
 8004322:	d1e4      	bne.n	80042ee <HAL_UART_IRQHandler+0x476>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	3308      	adds	r3, #8
 800432a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800432c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800432e:	e853 3f00 	ldrex	r3, [r3]
 8004332:	623b      	str	r3, [r7, #32]
   return(result);
 8004334:	6a3b      	ldr	r3, [r7, #32]
 8004336:	f023 0301 	bic.w	r3, r3, #1
 800433a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	3308      	adds	r3, #8
 8004344:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8004348:	633a      	str	r2, [r7, #48]	; 0x30
 800434a:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800434c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800434e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004350:	e841 2300 	strex	r3, r2, [r1]
 8004354:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004356:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004358:	2b00      	cmp	r3, #0
 800435a:	d1e3      	bne.n	8004324 <HAL_UART_IRQHandler+0x4ac>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	2220      	movs	r2, #32
 8004360:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	2200      	movs	r2, #0
 8004368:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	2200      	movs	r2, #0
 800436e:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004376:	693b      	ldr	r3, [r7, #16]
 8004378:	e853 3f00 	ldrex	r3, [r3]
 800437c:	60fb      	str	r3, [r7, #12]
   return(result);
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	f023 0310 	bic.w	r3, r3, #16
 8004384:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	461a      	mov	r2, r3
 800438e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004392:	61fb      	str	r3, [r7, #28]
 8004394:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004396:	69b9      	ldr	r1, [r7, #24]
 8004398:	69fa      	ldr	r2, [r7, #28]
 800439a:	e841 2300 	strex	r3, r2, [r1]
 800439e:	617b      	str	r3, [r7, #20]
   return(result);
 80043a0:	697b      	ldr	r3, [r7, #20]
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d1e4      	bne.n	8004370 <HAL_UART_IRQHandler+0x4f8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	2202      	movs	r2, #2
 80043aa:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80043ac:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80043b0:	4619      	mov	r1, r3
 80043b2:	6878      	ldr	r0, [r7, #4]
 80043b4:	f000 f846 	bl	8004444 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80043b8:	e02a      	b.n	8004410 <HAL_UART_IRQHandler+0x598>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80043ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80043be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d00e      	beq.n	80043e4 <HAL_UART_IRQHandler+0x56c>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80043c6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80043ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d008      	beq.n	80043e4 <HAL_UART_IRQHandler+0x56c>
  {
    if (huart->TxISR != NULL)
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d01c      	beq.n	8004414 <HAL_UART_IRQHandler+0x59c>
    {
      huart->TxISR(huart);
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80043de:	6878      	ldr	r0, [r7, #4]
 80043e0:	4798      	blx	r3
    }
    return;
 80043e2:	e017      	b.n	8004414 <HAL_UART_IRQHandler+0x59c>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80043e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80043e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d012      	beq.n	8004416 <HAL_UART_IRQHandler+0x59e>
 80043f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80043f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d00c      	beq.n	8004416 <HAL_UART_IRQHandler+0x59e>
  {
    UART_EndTransmit_IT(huart);
 80043fc:	6878      	ldr	r0, [r7, #4]
 80043fe:	f000 fd71 	bl	8004ee4 <UART_EndTransmit_IT>
    return;
 8004402:	e008      	b.n	8004416 <HAL_UART_IRQHandler+0x59e>
      return;
 8004404:	bf00      	nop
 8004406:	e006      	b.n	8004416 <HAL_UART_IRQHandler+0x59e>
    return;
 8004408:	bf00      	nop
 800440a:	e004      	b.n	8004416 <HAL_UART_IRQHandler+0x59e>
      return;
 800440c:	bf00      	nop
 800440e:	e002      	b.n	8004416 <HAL_UART_IRQHandler+0x59e>
      return;
 8004410:	bf00      	nop
 8004412:	e000      	b.n	8004416 <HAL_UART_IRQHandler+0x59e>
    return;
 8004414:	bf00      	nop
  }

}
 8004416:	37e8      	adds	r7, #232	; 0xe8
 8004418:	46bd      	mov	sp, r7
 800441a:	bd80      	pop	{r7, pc}

0800441c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800441c:	b480      	push	{r7}
 800441e:	b083      	sub	sp, #12
 8004420:	af00      	add	r7, sp, #0
 8004422:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8004424:	bf00      	nop
 8004426:	370c      	adds	r7, #12
 8004428:	46bd      	mov	sp, r7
 800442a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800442e:	4770      	bx	lr

08004430 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004430:	b480      	push	{r7}
 8004432:	b083      	sub	sp, #12
 8004434:	af00      	add	r7, sp, #0
 8004436:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004438:	bf00      	nop
 800443a:	370c      	adds	r7, #12
 800443c:	46bd      	mov	sp, r7
 800443e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004442:	4770      	bx	lr

08004444 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004444:	b480      	push	{r7}
 8004446:	b083      	sub	sp, #12
 8004448:	af00      	add	r7, sp, #0
 800444a:	6078      	str	r0, [r7, #4]
 800444c:	460b      	mov	r3, r1
 800444e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004450:	bf00      	nop
 8004452:	370c      	adds	r7, #12
 8004454:	46bd      	mov	sp, r7
 8004456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800445a:	4770      	bx	lr

0800445c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800445c:	b580      	push	{r7, lr}
 800445e:	b088      	sub	sp, #32
 8004460:	af00      	add	r7, sp, #0
 8004462:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004464:	2300      	movs	r3, #0
 8004466:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	689a      	ldr	r2, [r3, #8]
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	691b      	ldr	r3, [r3, #16]
 8004470:	431a      	orrs	r2, r3
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	695b      	ldr	r3, [r3, #20]
 8004476:	431a      	orrs	r2, r3
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	69db      	ldr	r3, [r3, #28]
 800447c:	4313      	orrs	r3, r2
 800447e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	681a      	ldr	r2, [r3, #0]
 8004486:	4ba6      	ldr	r3, [pc, #664]	; (8004720 <UART_SetConfig+0x2c4>)
 8004488:	4013      	ands	r3, r2
 800448a:	687a      	ldr	r2, [r7, #4]
 800448c:	6812      	ldr	r2, [r2, #0]
 800448e:	6979      	ldr	r1, [r7, #20]
 8004490:	430b      	orrs	r3, r1
 8004492:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	685b      	ldr	r3, [r3, #4]
 800449a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	68da      	ldr	r2, [r3, #12]
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	430a      	orrs	r2, r1
 80044a8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	699b      	ldr	r3, [r3, #24]
 80044ae:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	6a1b      	ldr	r3, [r3, #32]
 80044b4:	697a      	ldr	r2, [r7, #20]
 80044b6:	4313      	orrs	r3, r2
 80044b8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	689b      	ldr	r3, [r3, #8]
 80044c0:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	697a      	ldr	r2, [r7, #20]
 80044ca:	430a      	orrs	r2, r1
 80044cc:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	4a94      	ldr	r2, [pc, #592]	; (8004724 <UART_SetConfig+0x2c8>)
 80044d4:	4293      	cmp	r3, r2
 80044d6:	d120      	bne.n	800451a <UART_SetConfig+0xbe>
 80044d8:	4b93      	ldr	r3, [pc, #588]	; (8004728 <UART_SetConfig+0x2cc>)
 80044da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80044de:	f003 0303 	and.w	r3, r3, #3
 80044e2:	2b03      	cmp	r3, #3
 80044e4:	d816      	bhi.n	8004514 <UART_SetConfig+0xb8>
 80044e6:	a201      	add	r2, pc, #4	; (adr r2, 80044ec <UART_SetConfig+0x90>)
 80044e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044ec:	080044fd 	.word	0x080044fd
 80044f0:	08004509 	.word	0x08004509
 80044f4:	08004503 	.word	0x08004503
 80044f8:	0800450f 	.word	0x0800450f
 80044fc:	2301      	movs	r3, #1
 80044fe:	77fb      	strb	r3, [r7, #31]
 8004500:	e150      	b.n	80047a4 <UART_SetConfig+0x348>
 8004502:	2302      	movs	r3, #2
 8004504:	77fb      	strb	r3, [r7, #31]
 8004506:	e14d      	b.n	80047a4 <UART_SetConfig+0x348>
 8004508:	2304      	movs	r3, #4
 800450a:	77fb      	strb	r3, [r7, #31]
 800450c:	e14a      	b.n	80047a4 <UART_SetConfig+0x348>
 800450e:	2308      	movs	r3, #8
 8004510:	77fb      	strb	r3, [r7, #31]
 8004512:	e147      	b.n	80047a4 <UART_SetConfig+0x348>
 8004514:	2310      	movs	r3, #16
 8004516:	77fb      	strb	r3, [r7, #31]
 8004518:	e144      	b.n	80047a4 <UART_SetConfig+0x348>
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	4a83      	ldr	r2, [pc, #524]	; (800472c <UART_SetConfig+0x2d0>)
 8004520:	4293      	cmp	r3, r2
 8004522:	d132      	bne.n	800458a <UART_SetConfig+0x12e>
 8004524:	4b80      	ldr	r3, [pc, #512]	; (8004728 <UART_SetConfig+0x2cc>)
 8004526:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800452a:	f003 030c 	and.w	r3, r3, #12
 800452e:	2b0c      	cmp	r3, #12
 8004530:	d828      	bhi.n	8004584 <UART_SetConfig+0x128>
 8004532:	a201      	add	r2, pc, #4	; (adr r2, 8004538 <UART_SetConfig+0xdc>)
 8004534:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004538:	0800456d 	.word	0x0800456d
 800453c:	08004585 	.word	0x08004585
 8004540:	08004585 	.word	0x08004585
 8004544:	08004585 	.word	0x08004585
 8004548:	08004579 	.word	0x08004579
 800454c:	08004585 	.word	0x08004585
 8004550:	08004585 	.word	0x08004585
 8004554:	08004585 	.word	0x08004585
 8004558:	08004573 	.word	0x08004573
 800455c:	08004585 	.word	0x08004585
 8004560:	08004585 	.word	0x08004585
 8004564:	08004585 	.word	0x08004585
 8004568:	0800457f 	.word	0x0800457f
 800456c:	2300      	movs	r3, #0
 800456e:	77fb      	strb	r3, [r7, #31]
 8004570:	e118      	b.n	80047a4 <UART_SetConfig+0x348>
 8004572:	2302      	movs	r3, #2
 8004574:	77fb      	strb	r3, [r7, #31]
 8004576:	e115      	b.n	80047a4 <UART_SetConfig+0x348>
 8004578:	2304      	movs	r3, #4
 800457a:	77fb      	strb	r3, [r7, #31]
 800457c:	e112      	b.n	80047a4 <UART_SetConfig+0x348>
 800457e:	2308      	movs	r3, #8
 8004580:	77fb      	strb	r3, [r7, #31]
 8004582:	e10f      	b.n	80047a4 <UART_SetConfig+0x348>
 8004584:	2310      	movs	r3, #16
 8004586:	77fb      	strb	r3, [r7, #31]
 8004588:	e10c      	b.n	80047a4 <UART_SetConfig+0x348>
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	4a68      	ldr	r2, [pc, #416]	; (8004730 <UART_SetConfig+0x2d4>)
 8004590:	4293      	cmp	r3, r2
 8004592:	d120      	bne.n	80045d6 <UART_SetConfig+0x17a>
 8004594:	4b64      	ldr	r3, [pc, #400]	; (8004728 <UART_SetConfig+0x2cc>)
 8004596:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800459a:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800459e:	2b30      	cmp	r3, #48	; 0x30
 80045a0:	d013      	beq.n	80045ca <UART_SetConfig+0x16e>
 80045a2:	2b30      	cmp	r3, #48	; 0x30
 80045a4:	d814      	bhi.n	80045d0 <UART_SetConfig+0x174>
 80045a6:	2b20      	cmp	r3, #32
 80045a8:	d009      	beq.n	80045be <UART_SetConfig+0x162>
 80045aa:	2b20      	cmp	r3, #32
 80045ac:	d810      	bhi.n	80045d0 <UART_SetConfig+0x174>
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d002      	beq.n	80045b8 <UART_SetConfig+0x15c>
 80045b2:	2b10      	cmp	r3, #16
 80045b4:	d006      	beq.n	80045c4 <UART_SetConfig+0x168>
 80045b6:	e00b      	b.n	80045d0 <UART_SetConfig+0x174>
 80045b8:	2300      	movs	r3, #0
 80045ba:	77fb      	strb	r3, [r7, #31]
 80045bc:	e0f2      	b.n	80047a4 <UART_SetConfig+0x348>
 80045be:	2302      	movs	r3, #2
 80045c0:	77fb      	strb	r3, [r7, #31]
 80045c2:	e0ef      	b.n	80047a4 <UART_SetConfig+0x348>
 80045c4:	2304      	movs	r3, #4
 80045c6:	77fb      	strb	r3, [r7, #31]
 80045c8:	e0ec      	b.n	80047a4 <UART_SetConfig+0x348>
 80045ca:	2308      	movs	r3, #8
 80045cc:	77fb      	strb	r3, [r7, #31]
 80045ce:	e0e9      	b.n	80047a4 <UART_SetConfig+0x348>
 80045d0:	2310      	movs	r3, #16
 80045d2:	77fb      	strb	r3, [r7, #31]
 80045d4:	e0e6      	b.n	80047a4 <UART_SetConfig+0x348>
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	4a56      	ldr	r2, [pc, #344]	; (8004734 <UART_SetConfig+0x2d8>)
 80045dc:	4293      	cmp	r3, r2
 80045de:	d120      	bne.n	8004622 <UART_SetConfig+0x1c6>
 80045e0:	4b51      	ldr	r3, [pc, #324]	; (8004728 <UART_SetConfig+0x2cc>)
 80045e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80045e6:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80045ea:	2bc0      	cmp	r3, #192	; 0xc0
 80045ec:	d013      	beq.n	8004616 <UART_SetConfig+0x1ba>
 80045ee:	2bc0      	cmp	r3, #192	; 0xc0
 80045f0:	d814      	bhi.n	800461c <UART_SetConfig+0x1c0>
 80045f2:	2b80      	cmp	r3, #128	; 0x80
 80045f4:	d009      	beq.n	800460a <UART_SetConfig+0x1ae>
 80045f6:	2b80      	cmp	r3, #128	; 0x80
 80045f8:	d810      	bhi.n	800461c <UART_SetConfig+0x1c0>
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d002      	beq.n	8004604 <UART_SetConfig+0x1a8>
 80045fe:	2b40      	cmp	r3, #64	; 0x40
 8004600:	d006      	beq.n	8004610 <UART_SetConfig+0x1b4>
 8004602:	e00b      	b.n	800461c <UART_SetConfig+0x1c0>
 8004604:	2300      	movs	r3, #0
 8004606:	77fb      	strb	r3, [r7, #31]
 8004608:	e0cc      	b.n	80047a4 <UART_SetConfig+0x348>
 800460a:	2302      	movs	r3, #2
 800460c:	77fb      	strb	r3, [r7, #31]
 800460e:	e0c9      	b.n	80047a4 <UART_SetConfig+0x348>
 8004610:	2304      	movs	r3, #4
 8004612:	77fb      	strb	r3, [r7, #31]
 8004614:	e0c6      	b.n	80047a4 <UART_SetConfig+0x348>
 8004616:	2308      	movs	r3, #8
 8004618:	77fb      	strb	r3, [r7, #31]
 800461a:	e0c3      	b.n	80047a4 <UART_SetConfig+0x348>
 800461c:	2310      	movs	r3, #16
 800461e:	77fb      	strb	r3, [r7, #31]
 8004620:	e0c0      	b.n	80047a4 <UART_SetConfig+0x348>
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	4a44      	ldr	r2, [pc, #272]	; (8004738 <UART_SetConfig+0x2dc>)
 8004628:	4293      	cmp	r3, r2
 800462a:	d125      	bne.n	8004678 <UART_SetConfig+0x21c>
 800462c:	4b3e      	ldr	r3, [pc, #248]	; (8004728 <UART_SetConfig+0x2cc>)
 800462e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004632:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004636:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800463a:	d017      	beq.n	800466c <UART_SetConfig+0x210>
 800463c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004640:	d817      	bhi.n	8004672 <UART_SetConfig+0x216>
 8004642:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004646:	d00b      	beq.n	8004660 <UART_SetConfig+0x204>
 8004648:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800464c:	d811      	bhi.n	8004672 <UART_SetConfig+0x216>
 800464e:	2b00      	cmp	r3, #0
 8004650:	d003      	beq.n	800465a <UART_SetConfig+0x1fe>
 8004652:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004656:	d006      	beq.n	8004666 <UART_SetConfig+0x20a>
 8004658:	e00b      	b.n	8004672 <UART_SetConfig+0x216>
 800465a:	2300      	movs	r3, #0
 800465c:	77fb      	strb	r3, [r7, #31]
 800465e:	e0a1      	b.n	80047a4 <UART_SetConfig+0x348>
 8004660:	2302      	movs	r3, #2
 8004662:	77fb      	strb	r3, [r7, #31]
 8004664:	e09e      	b.n	80047a4 <UART_SetConfig+0x348>
 8004666:	2304      	movs	r3, #4
 8004668:	77fb      	strb	r3, [r7, #31]
 800466a:	e09b      	b.n	80047a4 <UART_SetConfig+0x348>
 800466c:	2308      	movs	r3, #8
 800466e:	77fb      	strb	r3, [r7, #31]
 8004670:	e098      	b.n	80047a4 <UART_SetConfig+0x348>
 8004672:	2310      	movs	r3, #16
 8004674:	77fb      	strb	r3, [r7, #31]
 8004676:	e095      	b.n	80047a4 <UART_SetConfig+0x348>
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	4a2f      	ldr	r2, [pc, #188]	; (800473c <UART_SetConfig+0x2e0>)
 800467e:	4293      	cmp	r3, r2
 8004680:	d125      	bne.n	80046ce <UART_SetConfig+0x272>
 8004682:	4b29      	ldr	r3, [pc, #164]	; (8004728 <UART_SetConfig+0x2cc>)
 8004684:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004688:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800468c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004690:	d017      	beq.n	80046c2 <UART_SetConfig+0x266>
 8004692:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004696:	d817      	bhi.n	80046c8 <UART_SetConfig+0x26c>
 8004698:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800469c:	d00b      	beq.n	80046b6 <UART_SetConfig+0x25a>
 800469e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80046a2:	d811      	bhi.n	80046c8 <UART_SetConfig+0x26c>
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d003      	beq.n	80046b0 <UART_SetConfig+0x254>
 80046a8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80046ac:	d006      	beq.n	80046bc <UART_SetConfig+0x260>
 80046ae:	e00b      	b.n	80046c8 <UART_SetConfig+0x26c>
 80046b0:	2301      	movs	r3, #1
 80046b2:	77fb      	strb	r3, [r7, #31]
 80046b4:	e076      	b.n	80047a4 <UART_SetConfig+0x348>
 80046b6:	2302      	movs	r3, #2
 80046b8:	77fb      	strb	r3, [r7, #31]
 80046ba:	e073      	b.n	80047a4 <UART_SetConfig+0x348>
 80046bc:	2304      	movs	r3, #4
 80046be:	77fb      	strb	r3, [r7, #31]
 80046c0:	e070      	b.n	80047a4 <UART_SetConfig+0x348>
 80046c2:	2308      	movs	r3, #8
 80046c4:	77fb      	strb	r3, [r7, #31]
 80046c6:	e06d      	b.n	80047a4 <UART_SetConfig+0x348>
 80046c8:	2310      	movs	r3, #16
 80046ca:	77fb      	strb	r3, [r7, #31]
 80046cc:	e06a      	b.n	80047a4 <UART_SetConfig+0x348>
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	4a1b      	ldr	r2, [pc, #108]	; (8004740 <UART_SetConfig+0x2e4>)
 80046d4:	4293      	cmp	r3, r2
 80046d6:	d138      	bne.n	800474a <UART_SetConfig+0x2ee>
 80046d8:	4b13      	ldr	r3, [pc, #76]	; (8004728 <UART_SetConfig+0x2cc>)
 80046da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80046de:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80046e2:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80046e6:	d017      	beq.n	8004718 <UART_SetConfig+0x2bc>
 80046e8:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80046ec:	d82a      	bhi.n	8004744 <UART_SetConfig+0x2e8>
 80046ee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80046f2:	d00b      	beq.n	800470c <UART_SetConfig+0x2b0>
 80046f4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80046f8:	d824      	bhi.n	8004744 <UART_SetConfig+0x2e8>
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d003      	beq.n	8004706 <UART_SetConfig+0x2aa>
 80046fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004702:	d006      	beq.n	8004712 <UART_SetConfig+0x2b6>
 8004704:	e01e      	b.n	8004744 <UART_SetConfig+0x2e8>
 8004706:	2300      	movs	r3, #0
 8004708:	77fb      	strb	r3, [r7, #31]
 800470a:	e04b      	b.n	80047a4 <UART_SetConfig+0x348>
 800470c:	2302      	movs	r3, #2
 800470e:	77fb      	strb	r3, [r7, #31]
 8004710:	e048      	b.n	80047a4 <UART_SetConfig+0x348>
 8004712:	2304      	movs	r3, #4
 8004714:	77fb      	strb	r3, [r7, #31]
 8004716:	e045      	b.n	80047a4 <UART_SetConfig+0x348>
 8004718:	2308      	movs	r3, #8
 800471a:	77fb      	strb	r3, [r7, #31]
 800471c:	e042      	b.n	80047a4 <UART_SetConfig+0x348>
 800471e:	bf00      	nop
 8004720:	efff69f3 	.word	0xefff69f3
 8004724:	40011000 	.word	0x40011000
 8004728:	40023800 	.word	0x40023800
 800472c:	40004400 	.word	0x40004400
 8004730:	40004800 	.word	0x40004800
 8004734:	40004c00 	.word	0x40004c00
 8004738:	40005000 	.word	0x40005000
 800473c:	40011400 	.word	0x40011400
 8004740:	40007800 	.word	0x40007800
 8004744:	2310      	movs	r3, #16
 8004746:	77fb      	strb	r3, [r7, #31]
 8004748:	e02c      	b.n	80047a4 <UART_SetConfig+0x348>
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	4a72      	ldr	r2, [pc, #456]	; (8004918 <UART_SetConfig+0x4bc>)
 8004750:	4293      	cmp	r3, r2
 8004752:	d125      	bne.n	80047a0 <UART_SetConfig+0x344>
 8004754:	4b71      	ldr	r3, [pc, #452]	; (800491c <UART_SetConfig+0x4c0>)
 8004756:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800475a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800475e:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8004762:	d017      	beq.n	8004794 <UART_SetConfig+0x338>
 8004764:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8004768:	d817      	bhi.n	800479a <UART_SetConfig+0x33e>
 800476a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800476e:	d00b      	beq.n	8004788 <UART_SetConfig+0x32c>
 8004770:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004774:	d811      	bhi.n	800479a <UART_SetConfig+0x33e>
 8004776:	2b00      	cmp	r3, #0
 8004778:	d003      	beq.n	8004782 <UART_SetConfig+0x326>
 800477a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800477e:	d006      	beq.n	800478e <UART_SetConfig+0x332>
 8004780:	e00b      	b.n	800479a <UART_SetConfig+0x33e>
 8004782:	2300      	movs	r3, #0
 8004784:	77fb      	strb	r3, [r7, #31]
 8004786:	e00d      	b.n	80047a4 <UART_SetConfig+0x348>
 8004788:	2302      	movs	r3, #2
 800478a:	77fb      	strb	r3, [r7, #31]
 800478c:	e00a      	b.n	80047a4 <UART_SetConfig+0x348>
 800478e:	2304      	movs	r3, #4
 8004790:	77fb      	strb	r3, [r7, #31]
 8004792:	e007      	b.n	80047a4 <UART_SetConfig+0x348>
 8004794:	2308      	movs	r3, #8
 8004796:	77fb      	strb	r3, [r7, #31]
 8004798:	e004      	b.n	80047a4 <UART_SetConfig+0x348>
 800479a:	2310      	movs	r3, #16
 800479c:	77fb      	strb	r3, [r7, #31]
 800479e:	e001      	b.n	80047a4 <UART_SetConfig+0x348>
 80047a0:	2310      	movs	r3, #16
 80047a2:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	69db      	ldr	r3, [r3, #28]
 80047a8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80047ac:	d15b      	bne.n	8004866 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 80047ae:	7ffb      	ldrb	r3, [r7, #31]
 80047b0:	2b08      	cmp	r3, #8
 80047b2:	d828      	bhi.n	8004806 <UART_SetConfig+0x3aa>
 80047b4:	a201      	add	r2, pc, #4	; (adr r2, 80047bc <UART_SetConfig+0x360>)
 80047b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047ba:	bf00      	nop
 80047bc:	080047e1 	.word	0x080047e1
 80047c0:	080047e9 	.word	0x080047e9
 80047c4:	080047f1 	.word	0x080047f1
 80047c8:	08004807 	.word	0x08004807
 80047cc:	080047f7 	.word	0x080047f7
 80047d0:	08004807 	.word	0x08004807
 80047d4:	08004807 	.word	0x08004807
 80047d8:	08004807 	.word	0x08004807
 80047dc:	080047ff 	.word	0x080047ff
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80047e0:	f7fe fb14 	bl	8002e0c <HAL_RCC_GetPCLK1Freq>
 80047e4:	61b8      	str	r0, [r7, #24]
        break;
 80047e6:	e013      	b.n	8004810 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80047e8:	f7fe fb24 	bl	8002e34 <HAL_RCC_GetPCLK2Freq>
 80047ec:	61b8      	str	r0, [r7, #24]
        break;
 80047ee:	e00f      	b.n	8004810 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80047f0:	4b4b      	ldr	r3, [pc, #300]	; (8004920 <UART_SetConfig+0x4c4>)
 80047f2:	61bb      	str	r3, [r7, #24]
        break;
 80047f4:	e00c      	b.n	8004810 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80047f6:	f7fe fa37 	bl	8002c68 <HAL_RCC_GetSysClockFreq>
 80047fa:	61b8      	str	r0, [r7, #24]
        break;
 80047fc:	e008      	b.n	8004810 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80047fe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004802:	61bb      	str	r3, [r7, #24]
        break;
 8004804:	e004      	b.n	8004810 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8004806:	2300      	movs	r3, #0
 8004808:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800480a:	2301      	movs	r3, #1
 800480c:	77bb      	strb	r3, [r7, #30]
        break;
 800480e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004810:	69bb      	ldr	r3, [r7, #24]
 8004812:	2b00      	cmp	r3, #0
 8004814:	d074      	beq.n	8004900 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004816:	69bb      	ldr	r3, [r7, #24]
 8004818:	005a      	lsls	r2, r3, #1
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	685b      	ldr	r3, [r3, #4]
 800481e:	085b      	lsrs	r3, r3, #1
 8004820:	441a      	add	r2, r3
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	685b      	ldr	r3, [r3, #4]
 8004826:	fbb2 f3f3 	udiv	r3, r2, r3
 800482a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800482c:	693b      	ldr	r3, [r7, #16]
 800482e:	2b0f      	cmp	r3, #15
 8004830:	d916      	bls.n	8004860 <UART_SetConfig+0x404>
 8004832:	693b      	ldr	r3, [r7, #16]
 8004834:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004838:	d212      	bcs.n	8004860 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800483a:	693b      	ldr	r3, [r7, #16]
 800483c:	b29b      	uxth	r3, r3
 800483e:	f023 030f 	bic.w	r3, r3, #15
 8004842:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004844:	693b      	ldr	r3, [r7, #16]
 8004846:	085b      	lsrs	r3, r3, #1
 8004848:	b29b      	uxth	r3, r3
 800484a:	f003 0307 	and.w	r3, r3, #7
 800484e:	b29a      	uxth	r2, r3
 8004850:	89fb      	ldrh	r3, [r7, #14]
 8004852:	4313      	orrs	r3, r2
 8004854:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	89fa      	ldrh	r2, [r7, #14]
 800485c:	60da      	str	r2, [r3, #12]
 800485e:	e04f      	b.n	8004900 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8004860:	2301      	movs	r3, #1
 8004862:	77bb      	strb	r3, [r7, #30]
 8004864:	e04c      	b.n	8004900 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004866:	7ffb      	ldrb	r3, [r7, #31]
 8004868:	2b08      	cmp	r3, #8
 800486a:	d828      	bhi.n	80048be <UART_SetConfig+0x462>
 800486c:	a201      	add	r2, pc, #4	; (adr r2, 8004874 <UART_SetConfig+0x418>)
 800486e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004872:	bf00      	nop
 8004874:	08004899 	.word	0x08004899
 8004878:	080048a1 	.word	0x080048a1
 800487c:	080048a9 	.word	0x080048a9
 8004880:	080048bf 	.word	0x080048bf
 8004884:	080048af 	.word	0x080048af
 8004888:	080048bf 	.word	0x080048bf
 800488c:	080048bf 	.word	0x080048bf
 8004890:	080048bf 	.word	0x080048bf
 8004894:	080048b7 	.word	0x080048b7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004898:	f7fe fab8 	bl	8002e0c <HAL_RCC_GetPCLK1Freq>
 800489c:	61b8      	str	r0, [r7, #24]
        break;
 800489e:	e013      	b.n	80048c8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80048a0:	f7fe fac8 	bl	8002e34 <HAL_RCC_GetPCLK2Freq>
 80048a4:	61b8      	str	r0, [r7, #24]
        break;
 80048a6:	e00f      	b.n	80048c8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80048a8:	4b1d      	ldr	r3, [pc, #116]	; (8004920 <UART_SetConfig+0x4c4>)
 80048aa:	61bb      	str	r3, [r7, #24]
        break;
 80048ac:	e00c      	b.n	80048c8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80048ae:	f7fe f9db 	bl	8002c68 <HAL_RCC_GetSysClockFreq>
 80048b2:	61b8      	str	r0, [r7, #24]
        break;
 80048b4:	e008      	b.n	80048c8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80048b6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80048ba:	61bb      	str	r3, [r7, #24]
        break;
 80048bc:	e004      	b.n	80048c8 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 80048be:	2300      	movs	r3, #0
 80048c0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80048c2:	2301      	movs	r3, #1
 80048c4:	77bb      	strb	r3, [r7, #30]
        break;
 80048c6:	bf00      	nop
    }

    if (pclk != 0U)
 80048c8:	69bb      	ldr	r3, [r7, #24]
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d018      	beq.n	8004900 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	685b      	ldr	r3, [r3, #4]
 80048d2:	085a      	lsrs	r2, r3, #1
 80048d4:	69bb      	ldr	r3, [r7, #24]
 80048d6:	441a      	add	r2, r3
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	685b      	ldr	r3, [r3, #4]
 80048dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80048e0:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80048e2:	693b      	ldr	r3, [r7, #16]
 80048e4:	2b0f      	cmp	r3, #15
 80048e6:	d909      	bls.n	80048fc <UART_SetConfig+0x4a0>
 80048e8:	693b      	ldr	r3, [r7, #16]
 80048ea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80048ee:	d205      	bcs.n	80048fc <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80048f0:	693b      	ldr	r3, [r7, #16]
 80048f2:	b29a      	uxth	r2, r3
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	60da      	str	r2, [r3, #12]
 80048fa:	e001      	b.n	8004900 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80048fc:	2301      	movs	r3, #1
 80048fe:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	2200      	movs	r2, #0
 8004904:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	2200      	movs	r2, #0
 800490a:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 800490c:	7fbb      	ldrb	r3, [r7, #30]
}
 800490e:	4618      	mov	r0, r3
 8004910:	3720      	adds	r7, #32
 8004912:	46bd      	mov	sp, r7
 8004914:	bd80      	pop	{r7, pc}
 8004916:	bf00      	nop
 8004918:	40007c00 	.word	0x40007c00
 800491c:	40023800 	.word	0x40023800
 8004920:	00f42400 	.word	0x00f42400

08004924 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004924:	b480      	push	{r7}
 8004926:	b083      	sub	sp, #12
 8004928:	af00      	add	r7, sp, #0
 800492a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004930:	f003 0301 	and.w	r3, r3, #1
 8004934:	2b00      	cmp	r3, #0
 8004936:	d00a      	beq.n	800494e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	685b      	ldr	r3, [r3, #4]
 800493e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	430a      	orrs	r2, r1
 800494c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004952:	f003 0302 	and.w	r3, r3, #2
 8004956:	2b00      	cmp	r3, #0
 8004958:	d00a      	beq.n	8004970 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	685b      	ldr	r3, [r3, #4]
 8004960:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	430a      	orrs	r2, r1
 800496e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004974:	f003 0304 	and.w	r3, r3, #4
 8004978:	2b00      	cmp	r3, #0
 800497a:	d00a      	beq.n	8004992 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	685b      	ldr	r3, [r3, #4]
 8004982:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	430a      	orrs	r2, r1
 8004990:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004996:	f003 0308 	and.w	r3, r3, #8
 800499a:	2b00      	cmp	r3, #0
 800499c:	d00a      	beq.n	80049b4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	685b      	ldr	r3, [r3, #4]
 80049a4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	430a      	orrs	r2, r1
 80049b2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049b8:	f003 0310 	and.w	r3, r3, #16
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d00a      	beq.n	80049d6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	689b      	ldr	r3, [r3, #8]
 80049c6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	430a      	orrs	r2, r1
 80049d4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049da:	f003 0320 	and.w	r3, r3, #32
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d00a      	beq.n	80049f8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	689b      	ldr	r3, [r3, #8]
 80049e8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	430a      	orrs	r2, r1
 80049f6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d01a      	beq.n	8004a3a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	685b      	ldr	r3, [r3, #4]
 8004a0a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	430a      	orrs	r2, r1
 8004a18:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a1e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004a22:	d10a      	bne.n	8004a3a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	685b      	ldr	r3, [r3, #4]
 8004a2a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	430a      	orrs	r2, r1
 8004a38:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d00a      	beq.n	8004a5c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	685b      	ldr	r3, [r3, #4]
 8004a4c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	430a      	orrs	r2, r1
 8004a5a:	605a      	str	r2, [r3, #4]
  }
}
 8004a5c:	bf00      	nop
 8004a5e:	370c      	adds	r7, #12
 8004a60:	46bd      	mov	sp, r7
 8004a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a66:	4770      	bx	lr

08004a68 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004a68:	b580      	push	{r7, lr}
 8004a6a:	b086      	sub	sp, #24
 8004a6c:	af02      	add	r7, sp, #8
 8004a6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	2200      	movs	r2, #0
 8004a74:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004a78:	f7fd fa06 	bl	8001e88 <HAL_GetTick>
 8004a7c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	f003 0308 	and.w	r3, r3, #8
 8004a88:	2b08      	cmp	r3, #8
 8004a8a:	d10e      	bne.n	8004aaa <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004a8c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004a90:	9300      	str	r3, [sp, #0]
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	2200      	movs	r2, #0
 8004a96:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004a9a:	6878      	ldr	r0, [r7, #4]
 8004a9c:	f000 f81b 	bl	8004ad6 <UART_WaitOnFlagUntilTimeout>
 8004aa0:	4603      	mov	r3, r0
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d001      	beq.n	8004aaa <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004aa6:	2303      	movs	r3, #3
 8004aa8:	e011      	b.n	8004ace <UART_CheckIdleState+0x66>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	2220      	movs	r2, #32
 8004aae:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	2220      	movs	r2, #32
 8004ab4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	2200      	movs	r2, #0
 8004abc:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	2200      	movs	r2, #0
 8004ac2:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	2200      	movs	r2, #0
 8004ac8:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8004acc:	2300      	movs	r3, #0
}
 8004ace:	4618      	mov	r0, r3
 8004ad0:	3710      	adds	r7, #16
 8004ad2:	46bd      	mov	sp, r7
 8004ad4:	bd80      	pop	{r7, pc}

08004ad6 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004ad6:	b580      	push	{r7, lr}
 8004ad8:	b09c      	sub	sp, #112	; 0x70
 8004ada:	af00      	add	r7, sp, #0
 8004adc:	60f8      	str	r0, [r7, #12]
 8004ade:	60b9      	str	r1, [r7, #8]
 8004ae0:	603b      	str	r3, [r7, #0]
 8004ae2:	4613      	mov	r3, r2
 8004ae4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004ae6:	e0a7      	b.n	8004c38 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004ae8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004aea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004aee:	f000 80a3 	beq.w	8004c38 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004af2:	f7fd f9c9 	bl	8001e88 <HAL_GetTick>
 8004af6:	4602      	mov	r2, r0
 8004af8:	683b      	ldr	r3, [r7, #0]
 8004afa:	1ad3      	subs	r3, r2, r3
 8004afc:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8004afe:	429a      	cmp	r2, r3
 8004b00:	d302      	bcc.n	8004b08 <UART_WaitOnFlagUntilTimeout+0x32>
 8004b02:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d13f      	bne.n	8004b88 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b0e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004b10:	e853 3f00 	ldrex	r3, [r3]
 8004b14:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8004b16:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004b18:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004b1c:	667b      	str	r3, [r7, #100]	; 0x64
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	461a      	mov	r2, r3
 8004b24:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004b26:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004b28:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b2a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8004b2c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004b2e:	e841 2300 	strex	r3, r2, [r1]
 8004b32:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8004b34:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d1e6      	bne.n	8004b08 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	3308      	adds	r3, #8
 8004b40:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b42:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004b44:	e853 3f00 	ldrex	r3, [r3]
 8004b48:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004b4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b4c:	f023 0301 	bic.w	r3, r3, #1
 8004b50:	663b      	str	r3, [r7, #96]	; 0x60
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	3308      	adds	r3, #8
 8004b58:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004b5a:	64ba      	str	r2, [r7, #72]	; 0x48
 8004b5c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b5e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8004b60:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004b62:	e841 2300 	strex	r3, r2, [r1]
 8004b66:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8004b68:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d1e5      	bne.n	8004b3a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	2220      	movs	r2, #32
 8004b72:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	2220      	movs	r2, #32
 8004b78:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	2200      	movs	r2, #0
 8004b80:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 8004b84:	2303      	movs	r3, #3
 8004b86:	e068      	b.n	8004c5a <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	f003 0304 	and.w	r3, r3, #4
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d050      	beq.n	8004c38 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	69db      	ldr	r3, [r3, #28]
 8004b9c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004ba0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004ba4:	d148      	bne.n	8004c38 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004bae:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004bb8:	e853 3f00 	ldrex	r3, [r3]
 8004bbc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004bbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bc0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004bc4:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	461a      	mov	r2, r3
 8004bcc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004bce:	637b      	str	r3, [r7, #52]	; 0x34
 8004bd0:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bd2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004bd4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004bd6:	e841 2300 	strex	r3, r2, [r1]
 8004bda:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004bdc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d1e6      	bne.n	8004bb0 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	3308      	adds	r3, #8
 8004be8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bea:	697b      	ldr	r3, [r7, #20]
 8004bec:	e853 3f00 	ldrex	r3, [r3]
 8004bf0:	613b      	str	r3, [r7, #16]
   return(result);
 8004bf2:	693b      	ldr	r3, [r7, #16]
 8004bf4:	f023 0301 	bic.w	r3, r3, #1
 8004bf8:	66bb      	str	r3, [r7, #104]	; 0x68
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	3308      	adds	r3, #8
 8004c00:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8004c02:	623a      	str	r2, [r7, #32]
 8004c04:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c06:	69f9      	ldr	r1, [r7, #28]
 8004c08:	6a3a      	ldr	r2, [r7, #32]
 8004c0a:	e841 2300 	strex	r3, r2, [r1]
 8004c0e:	61bb      	str	r3, [r7, #24]
   return(result);
 8004c10:	69bb      	ldr	r3, [r7, #24]
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d1e5      	bne.n	8004be2 <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	2220      	movs	r2, #32
 8004c1a:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	2220      	movs	r2, #32
 8004c20:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	2220      	movs	r2, #32
 8004c28:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	2200      	movs	r2, #0
 8004c30:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8004c34:	2303      	movs	r3, #3
 8004c36:	e010      	b.n	8004c5a <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	69da      	ldr	r2, [r3, #28]
 8004c3e:	68bb      	ldr	r3, [r7, #8]
 8004c40:	4013      	ands	r3, r2
 8004c42:	68ba      	ldr	r2, [r7, #8]
 8004c44:	429a      	cmp	r2, r3
 8004c46:	bf0c      	ite	eq
 8004c48:	2301      	moveq	r3, #1
 8004c4a:	2300      	movne	r3, #0
 8004c4c:	b2db      	uxtb	r3, r3
 8004c4e:	461a      	mov	r2, r3
 8004c50:	79fb      	ldrb	r3, [r7, #7]
 8004c52:	429a      	cmp	r2, r3
 8004c54:	f43f af48 	beq.w	8004ae8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004c58:	2300      	movs	r3, #0
}
 8004c5a:	4618      	mov	r0, r3
 8004c5c:	3770      	adds	r7, #112	; 0x70
 8004c5e:	46bd      	mov	sp, r7
 8004c60:	bd80      	pop	{r7, pc}
	...

08004c64 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004c64:	b480      	push	{r7}
 8004c66:	b097      	sub	sp, #92	; 0x5c
 8004c68:	af00      	add	r7, sp, #0
 8004c6a:	60f8      	str	r0, [r7, #12]
 8004c6c:	60b9      	str	r1, [r7, #8]
 8004c6e:	4613      	mov	r3, r2
 8004c70:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	68ba      	ldr	r2, [r7, #8]
 8004c76:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	88fa      	ldrh	r2, [r7, #6]
 8004c7c:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	88fa      	ldrh	r2, [r7, #6]
 8004c84:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	2200      	movs	r2, #0
 8004c8c:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	689b      	ldr	r3, [r3, #8]
 8004c92:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004c96:	d10e      	bne.n	8004cb6 <UART_Start_Receive_IT+0x52>
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	691b      	ldr	r3, [r3, #16]
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d105      	bne.n	8004cac <UART_Start_Receive_IT+0x48>
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	f240 12ff 	movw	r2, #511	; 0x1ff
 8004ca6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004caa:	e02d      	b.n	8004d08 <UART_Start_Receive_IT+0xa4>
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	22ff      	movs	r2, #255	; 0xff
 8004cb0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004cb4:	e028      	b.n	8004d08 <UART_Start_Receive_IT+0xa4>
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	689b      	ldr	r3, [r3, #8]
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d10d      	bne.n	8004cda <UART_Start_Receive_IT+0x76>
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	691b      	ldr	r3, [r3, #16]
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d104      	bne.n	8004cd0 <UART_Start_Receive_IT+0x6c>
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	22ff      	movs	r2, #255	; 0xff
 8004cca:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004cce:	e01b      	b.n	8004d08 <UART_Start_Receive_IT+0xa4>
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	227f      	movs	r2, #127	; 0x7f
 8004cd4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004cd8:	e016      	b.n	8004d08 <UART_Start_Receive_IT+0xa4>
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	689b      	ldr	r3, [r3, #8]
 8004cde:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004ce2:	d10d      	bne.n	8004d00 <UART_Start_Receive_IT+0x9c>
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	691b      	ldr	r3, [r3, #16]
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d104      	bne.n	8004cf6 <UART_Start_Receive_IT+0x92>
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	227f      	movs	r2, #127	; 0x7f
 8004cf0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004cf4:	e008      	b.n	8004d08 <UART_Start_Receive_IT+0xa4>
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	223f      	movs	r2, #63	; 0x3f
 8004cfa:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004cfe:	e003      	b.n	8004d08 <UART_Start_Receive_IT+0xa4>
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	2200      	movs	r2, #0
 8004d04:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	2222      	movs	r2, #34	; 0x22
 8004d14:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	3308      	adds	r3, #8
 8004d1e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d20:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004d22:	e853 3f00 	ldrex	r3, [r3]
 8004d26:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004d28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d2a:	f043 0301 	orr.w	r3, r3, #1
 8004d2e:	657b      	str	r3, [r7, #84]	; 0x54
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	3308      	adds	r3, #8
 8004d36:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8004d38:	64ba      	str	r2, [r7, #72]	; 0x48
 8004d3a:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d3c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8004d3e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004d40:	e841 2300 	strex	r3, r2, [r1]
 8004d44:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8004d46:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d1e5      	bne.n	8004d18 <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	689b      	ldr	r3, [r3, #8]
 8004d50:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004d54:	d107      	bne.n	8004d66 <UART_Start_Receive_IT+0x102>
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	691b      	ldr	r3, [r3, #16]
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d103      	bne.n	8004d66 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	4a21      	ldr	r2, [pc, #132]	; (8004de8 <UART_Start_Receive_IT+0x184>)
 8004d62:	669a      	str	r2, [r3, #104]	; 0x68
 8004d64:	e002      	b.n	8004d6c <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	4a20      	ldr	r2, [pc, #128]	; (8004dec <UART_Start_Receive_IT+0x188>)
 8004d6a:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	691b      	ldr	r3, [r3, #16]
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d019      	beq.n	8004da8 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d7c:	e853 3f00 	ldrex	r3, [r3]
 8004d80:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004d82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d84:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8004d88:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	461a      	mov	r2, r3
 8004d90:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004d92:	637b      	str	r3, [r7, #52]	; 0x34
 8004d94:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d96:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004d98:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004d9a:	e841 2300 	strex	r3, r2, [r1]
 8004d9e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004da0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d1e6      	bne.n	8004d74 <UART_Start_Receive_IT+0x110>
 8004da6:	e018      	b.n	8004dda <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004dae:	697b      	ldr	r3, [r7, #20]
 8004db0:	e853 3f00 	ldrex	r3, [r3]
 8004db4:	613b      	str	r3, [r7, #16]
   return(result);
 8004db6:	693b      	ldr	r3, [r7, #16]
 8004db8:	f043 0320 	orr.w	r3, r3, #32
 8004dbc:	653b      	str	r3, [r7, #80]	; 0x50
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	461a      	mov	r2, r3
 8004dc4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004dc6:	623b      	str	r3, [r7, #32]
 8004dc8:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dca:	69f9      	ldr	r1, [r7, #28]
 8004dcc:	6a3a      	ldr	r2, [r7, #32]
 8004dce:	e841 2300 	strex	r3, r2, [r1]
 8004dd2:	61bb      	str	r3, [r7, #24]
   return(result);
 8004dd4:	69bb      	ldr	r3, [r7, #24]
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d1e6      	bne.n	8004da8 <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 8004dda:	2300      	movs	r3, #0
}
 8004ddc:	4618      	mov	r0, r3
 8004dde:	375c      	adds	r7, #92	; 0x5c
 8004de0:	46bd      	mov	sp, r7
 8004de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de6:	4770      	bx	lr
 8004de8:	0800509f 	.word	0x0800509f
 8004dec:	08004f39 	.word	0x08004f39

08004df0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004df0:	b480      	push	{r7}
 8004df2:	b095      	sub	sp, #84	; 0x54
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004dfe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004e00:	e853 3f00 	ldrex	r3, [r3]
 8004e04:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004e06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e08:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004e0c:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	461a      	mov	r2, r3
 8004e14:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004e16:	643b      	str	r3, [r7, #64]	; 0x40
 8004e18:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e1a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004e1c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004e1e:	e841 2300 	strex	r3, r2, [r1]
 8004e22:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004e24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d1e6      	bne.n	8004df8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	3308      	adds	r3, #8
 8004e30:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e32:	6a3b      	ldr	r3, [r7, #32]
 8004e34:	e853 3f00 	ldrex	r3, [r3]
 8004e38:	61fb      	str	r3, [r7, #28]
   return(result);
 8004e3a:	69fb      	ldr	r3, [r7, #28]
 8004e3c:	f023 0301 	bic.w	r3, r3, #1
 8004e40:	64bb      	str	r3, [r7, #72]	; 0x48
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	3308      	adds	r3, #8
 8004e48:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004e4a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004e4c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e4e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004e50:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004e52:	e841 2300 	strex	r3, r2, [r1]
 8004e56:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004e58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d1e5      	bne.n	8004e2a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004e62:	2b01      	cmp	r3, #1
 8004e64:	d118      	bne.n	8004e98 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	e853 3f00 	ldrex	r3, [r3]
 8004e72:	60bb      	str	r3, [r7, #8]
   return(result);
 8004e74:	68bb      	ldr	r3, [r7, #8]
 8004e76:	f023 0310 	bic.w	r3, r3, #16
 8004e7a:	647b      	str	r3, [r7, #68]	; 0x44
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	461a      	mov	r2, r3
 8004e82:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004e84:	61bb      	str	r3, [r7, #24]
 8004e86:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e88:	6979      	ldr	r1, [r7, #20]
 8004e8a:	69ba      	ldr	r2, [r7, #24]
 8004e8c:	e841 2300 	strex	r3, r2, [r1]
 8004e90:	613b      	str	r3, [r7, #16]
   return(result);
 8004e92:	693b      	ldr	r3, [r7, #16]
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d1e6      	bne.n	8004e66 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	2220      	movs	r2, #32
 8004e9c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	2200      	movs	r2, #0
 8004ea4:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	2200      	movs	r2, #0
 8004eaa:	669a      	str	r2, [r3, #104]	; 0x68
}
 8004eac:	bf00      	nop
 8004eae:	3754      	adds	r7, #84	; 0x54
 8004eb0:	46bd      	mov	sp, r7
 8004eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb6:	4770      	bx	lr

08004eb8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004eb8:	b580      	push	{r7, lr}
 8004eba:	b084      	sub	sp, #16
 8004ebc:	af00      	add	r7, sp, #0
 8004ebe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ec4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	2200      	movs	r2, #0
 8004eca:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	2200      	movs	r2, #0
 8004ed2:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004ed6:	68f8      	ldr	r0, [r7, #12]
 8004ed8:	f7ff faaa 	bl	8004430 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004edc:	bf00      	nop
 8004ede:	3710      	adds	r7, #16
 8004ee0:	46bd      	mov	sp, r7
 8004ee2:	bd80      	pop	{r7, pc}

08004ee4 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004ee4:	b580      	push	{r7, lr}
 8004ee6:	b088      	sub	sp, #32
 8004ee8:	af00      	add	r7, sp, #0
 8004eea:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	e853 3f00 	ldrex	r3, [r3]
 8004ef8:	60bb      	str	r3, [r7, #8]
   return(result);
 8004efa:	68bb      	ldr	r3, [r7, #8]
 8004efc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004f00:	61fb      	str	r3, [r7, #28]
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	461a      	mov	r2, r3
 8004f08:	69fb      	ldr	r3, [r7, #28]
 8004f0a:	61bb      	str	r3, [r7, #24]
 8004f0c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f0e:	6979      	ldr	r1, [r7, #20]
 8004f10:	69ba      	ldr	r2, [r7, #24]
 8004f12:	e841 2300 	strex	r3, r2, [r1]
 8004f16:	613b      	str	r3, [r7, #16]
   return(result);
 8004f18:	693b      	ldr	r3, [r7, #16]
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d1e6      	bne.n	8004eec <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	2220      	movs	r2, #32
 8004f22:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	2200      	movs	r2, #0
 8004f28:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004f2a:	6878      	ldr	r0, [r7, #4]
 8004f2c:	f7ff fa76 	bl	800441c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004f30:	bf00      	nop
 8004f32:	3720      	adds	r7, #32
 8004f34:	46bd      	mov	sp, r7
 8004f36:	bd80      	pop	{r7, pc}

08004f38 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8004f38:	b580      	push	{r7, lr}
 8004f3a:	b096      	sub	sp, #88	; 0x58
 8004f3c:	af00      	add	r7, sp, #0
 8004f3e:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8004f46:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004f50:	2b22      	cmp	r3, #34	; 0x22
 8004f52:	f040 8098 	bne.w	8005086 <UART_RxISR_8BIT+0x14e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f5c:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8004f60:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8004f64:	b2d9      	uxtb	r1, r3
 8004f66:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8004f6a:	b2da      	uxtb	r2, r3
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f70:	400a      	ands	r2, r1
 8004f72:	b2d2      	uxtb	r2, r2
 8004f74:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f7a:	1c5a      	adds	r2, r3, #1
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004f86:	b29b      	uxth	r3, r3
 8004f88:	3b01      	subs	r3, #1
 8004f8a:	b29a      	uxth	r2, r3
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004f98:	b29b      	uxth	r3, r3
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d17b      	bne.n	8005096 <UART_RxISR_8BIT+0x15e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fa4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004fa6:	e853 3f00 	ldrex	r3, [r3]
 8004faa:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004fac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004fae:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004fb2:	653b      	str	r3, [r7, #80]	; 0x50
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	461a      	mov	r2, r3
 8004fba:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004fbc:	647b      	str	r3, [r7, #68]	; 0x44
 8004fbe:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fc0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004fc2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004fc4:	e841 2300 	strex	r3, r2, [r1]
 8004fc8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004fca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d1e6      	bne.n	8004f9e <UART_RxISR_8BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	3308      	adds	r3, #8
 8004fd6:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fda:	e853 3f00 	ldrex	r3, [r3]
 8004fde:	623b      	str	r3, [r7, #32]
   return(result);
 8004fe0:	6a3b      	ldr	r3, [r7, #32]
 8004fe2:	f023 0301 	bic.w	r3, r3, #1
 8004fe6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	3308      	adds	r3, #8
 8004fee:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004ff0:	633a      	str	r2, [r7, #48]	; 0x30
 8004ff2:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ff4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004ff6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004ff8:	e841 2300 	strex	r3, r2, [r1]
 8004ffc:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004ffe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005000:	2b00      	cmp	r3, #0
 8005002:	d1e5      	bne.n	8004fd0 <UART_RxISR_8BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	2220      	movs	r2, #32
 8005008:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	2200      	movs	r2, #0
 8005010:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	2200      	movs	r2, #0
 8005016:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800501c:	2b01      	cmp	r3, #1
 800501e:	d12e      	bne.n	800507e <UART_RxISR_8BIT+0x146>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	2200      	movs	r2, #0
 8005024:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800502c:	693b      	ldr	r3, [r7, #16]
 800502e:	e853 3f00 	ldrex	r3, [r3]
 8005032:	60fb      	str	r3, [r7, #12]
   return(result);
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	f023 0310 	bic.w	r3, r3, #16
 800503a:	64bb      	str	r3, [r7, #72]	; 0x48
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	461a      	mov	r2, r3
 8005042:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005044:	61fb      	str	r3, [r7, #28]
 8005046:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005048:	69b9      	ldr	r1, [r7, #24]
 800504a:	69fa      	ldr	r2, [r7, #28]
 800504c:	e841 2300 	strex	r3, r2, [r1]
 8005050:	617b      	str	r3, [r7, #20]
   return(result);
 8005052:	697b      	ldr	r3, [r7, #20]
 8005054:	2b00      	cmp	r3, #0
 8005056:	d1e6      	bne.n	8005026 <UART_RxISR_8BIT+0xee>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	69db      	ldr	r3, [r3, #28]
 800505e:	f003 0310 	and.w	r3, r3, #16
 8005062:	2b10      	cmp	r3, #16
 8005064:	d103      	bne.n	800506e <UART_RxISR_8BIT+0x136>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	2210      	movs	r2, #16
 800506c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8005074:	4619      	mov	r1, r3
 8005076:	6878      	ldr	r0, [r7, #4]
 8005078:	f7ff f9e4 	bl	8004444 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800507c:	e00b      	b.n	8005096 <UART_RxISR_8BIT+0x15e>
        HAL_UART_RxCpltCallback(huart);
 800507e:	6878      	ldr	r0, [r7, #4]
 8005080:	f7fb fab2 	bl	80005e8 <HAL_UART_RxCpltCallback>
}
 8005084:	e007      	b.n	8005096 <UART_RxISR_8BIT+0x15e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	699a      	ldr	r2, [r3, #24]
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	f042 0208 	orr.w	r2, r2, #8
 8005094:	619a      	str	r2, [r3, #24]
}
 8005096:	bf00      	nop
 8005098:	3758      	adds	r7, #88	; 0x58
 800509a:	46bd      	mov	sp, r7
 800509c:	bd80      	pop	{r7, pc}

0800509e <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800509e:	b580      	push	{r7, lr}
 80050a0:	b096      	sub	sp, #88	; 0x58
 80050a2:	af00      	add	r7, sp, #0
 80050a4:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80050ac:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80050b6:	2b22      	cmp	r3, #34	; 0x22
 80050b8:	f040 8098 	bne.w	80051ec <UART_RxISR_16BIT+0x14e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050c2:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80050ca:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 80050cc:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 80050d0:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 80050d4:	4013      	ands	r3, r2
 80050d6:	b29a      	uxth	r2, r3
 80050d8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80050da:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80050e0:	1c9a      	adds	r2, r3, #2
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80050ec:	b29b      	uxth	r3, r3
 80050ee:	3b01      	subs	r3, #1
 80050f0:	b29a      	uxth	r2, r3
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80050fe:	b29b      	uxth	r3, r3
 8005100:	2b00      	cmp	r3, #0
 8005102:	d17b      	bne.n	80051fc <UART_RxISR_16BIT+0x15e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800510a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800510c:	e853 3f00 	ldrex	r3, [r3]
 8005110:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005112:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005114:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005118:	64fb      	str	r3, [r7, #76]	; 0x4c
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	461a      	mov	r2, r3
 8005120:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005122:	643b      	str	r3, [r7, #64]	; 0x40
 8005124:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005126:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005128:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800512a:	e841 2300 	strex	r3, r2, [r1]
 800512e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005130:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005132:	2b00      	cmp	r3, #0
 8005134:	d1e6      	bne.n	8005104 <UART_RxISR_16BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	3308      	adds	r3, #8
 800513c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800513e:	6a3b      	ldr	r3, [r7, #32]
 8005140:	e853 3f00 	ldrex	r3, [r3]
 8005144:	61fb      	str	r3, [r7, #28]
   return(result);
 8005146:	69fb      	ldr	r3, [r7, #28]
 8005148:	f023 0301 	bic.w	r3, r3, #1
 800514c:	64bb      	str	r3, [r7, #72]	; 0x48
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	3308      	adds	r3, #8
 8005154:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005156:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005158:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800515a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800515c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800515e:	e841 2300 	strex	r3, r2, [r1]
 8005162:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005164:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005166:	2b00      	cmp	r3, #0
 8005168:	d1e5      	bne.n	8005136 <UART_RxISR_16BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	2220      	movs	r2, #32
 800516e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	2200      	movs	r2, #0
 8005176:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	2200      	movs	r2, #0
 800517c:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005182:	2b01      	cmp	r3, #1
 8005184:	d12e      	bne.n	80051e4 <UART_RxISR_16BIT+0x146>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	2200      	movs	r2, #0
 800518a:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	e853 3f00 	ldrex	r3, [r3]
 8005198:	60bb      	str	r3, [r7, #8]
   return(result);
 800519a:	68bb      	ldr	r3, [r7, #8]
 800519c:	f023 0310 	bic.w	r3, r3, #16
 80051a0:	647b      	str	r3, [r7, #68]	; 0x44
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	461a      	mov	r2, r3
 80051a8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80051aa:	61bb      	str	r3, [r7, #24]
 80051ac:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051ae:	6979      	ldr	r1, [r7, #20]
 80051b0:	69ba      	ldr	r2, [r7, #24]
 80051b2:	e841 2300 	strex	r3, r2, [r1]
 80051b6:	613b      	str	r3, [r7, #16]
   return(result);
 80051b8:	693b      	ldr	r3, [r7, #16]
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d1e6      	bne.n	800518c <UART_RxISR_16BIT+0xee>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	69db      	ldr	r3, [r3, #28]
 80051c4:	f003 0310 	and.w	r3, r3, #16
 80051c8:	2b10      	cmp	r3, #16
 80051ca:	d103      	bne.n	80051d4 <UART_RxISR_16BIT+0x136>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	2210      	movs	r2, #16
 80051d2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80051da:	4619      	mov	r1, r3
 80051dc:	6878      	ldr	r0, [r7, #4]
 80051de:	f7ff f931 	bl	8004444 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80051e2:	e00b      	b.n	80051fc <UART_RxISR_16BIT+0x15e>
        HAL_UART_RxCpltCallback(huart);
 80051e4:	6878      	ldr	r0, [r7, #4]
 80051e6:	f7fb f9ff 	bl	80005e8 <HAL_UART_RxCpltCallback>
}
 80051ea:	e007      	b.n	80051fc <UART_RxISR_16BIT+0x15e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	699a      	ldr	r2, [r3, #24]
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	f042 0208 	orr.w	r2, r2, #8
 80051fa:	619a      	str	r2, [r3, #24]
}
 80051fc:	bf00      	nop
 80051fe:	3758      	adds	r7, #88	; 0x58
 8005200:	46bd      	mov	sp, r7
 8005202:	bd80      	pop	{r7, pc}

08005204 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8005204:	b480      	push	{r7}
 8005206:	b085      	sub	sp, #20
 8005208:	af00      	add	r7, sp, #0
 800520a:	4603      	mov	r3, r0
 800520c:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800520e:	2300      	movs	r3, #0
 8005210:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8005212:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005216:	2b84      	cmp	r3, #132	; 0x84
 8005218:	d005      	beq.n	8005226 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800521a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	4413      	add	r3, r2
 8005222:	3303      	adds	r3, #3
 8005224:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8005226:	68fb      	ldr	r3, [r7, #12]
}
 8005228:	4618      	mov	r0, r3
 800522a:	3714      	adds	r7, #20
 800522c:	46bd      	mov	sp, r7
 800522e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005232:	4770      	bx	lr

08005234 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8005234:	b580      	push	{r7, lr}
 8005236:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8005238:	f000 ff30 	bl	800609c <vTaskStartScheduler>
  
  return osOK;
 800523c:	2300      	movs	r3, #0
}
 800523e:	4618      	mov	r0, r3
 8005240:	bd80      	pop	{r7, pc}

08005242 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8005242:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005244:	b089      	sub	sp, #36	; 0x24
 8005246:	af04      	add	r7, sp, #16
 8005248:	6078      	str	r0, [r7, #4]
 800524a:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	695b      	ldr	r3, [r3, #20]
 8005250:	2b00      	cmp	r3, #0
 8005252:	d020      	beq.n	8005296 <osThreadCreate+0x54>
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	699b      	ldr	r3, [r3, #24]
 8005258:	2b00      	cmp	r3, #0
 800525a:	d01c      	beq.n	8005296 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	685c      	ldr	r4, [r3, #4]
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681d      	ldr	r5, [r3, #0]
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	691e      	ldr	r6, [r3, #16]
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800526e:	4618      	mov	r0, r3
 8005270:	f7ff ffc8 	bl	8005204 <makeFreeRtosPriority>
 8005274:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	695b      	ldr	r3, [r3, #20]
 800527a:	687a      	ldr	r2, [r7, #4]
 800527c:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800527e:	9202      	str	r2, [sp, #8]
 8005280:	9301      	str	r3, [sp, #4]
 8005282:	9100      	str	r1, [sp, #0]
 8005284:	683b      	ldr	r3, [r7, #0]
 8005286:	4632      	mov	r2, r6
 8005288:	4629      	mov	r1, r5
 800528a:	4620      	mov	r0, r4
 800528c:	f000 fbe6 	bl	8005a5c <xTaskCreateStatic>
 8005290:	4603      	mov	r3, r0
 8005292:	60fb      	str	r3, [r7, #12]
 8005294:	e01c      	b.n	80052d0 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	685c      	ldr	r4, [r3, #4]
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80052a2:	b29e      	uxth	r6, r3
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80052aa:	4618      	mov	r0, r3
 80052ac:	f7ff ffaa 	bl	8005204 <makeFreeRtosPriority>
 80052b0:	4602      	mov	r2, r0
 80052b2:	f107 030c 	add.w	r3, r7, #12
 80052b6:	9301      	str	r3, [sp, #4]
 80052b8:	9200      	str	r2, [sp, #0]
 80052ba:	683b      	ldr	r3, [r7, #0]
 80052bc:	4632      	mov	r2, r6
 80052be:	4629      	mov	r1, r5
 80052c0:	4620      	mov	r0, r4
 80052c2:	f000 fc2e 	bl	8005b22 <xTaskCreate>
 80052c6:	4603      	mov	r3, r0
 80052c8:	2b01      	cmp	r3, #1
 80052ca:	d001      	beq.n	80052d0 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80052cc:	2300      	movs	r3, #0
 80052ce:	e000      	b.n	80052d2 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80052d0:	68fb      	ldr	r3, [r7, #12]
}
 80052d2:	4618      	mov	r0, r3
 80052d4:	3714      	adds	r7, #20
 80052d6:	46bd      	mov	sp, r7
 80052d8:	bdf0      	pop	{r4, r5, r6, r7, pc}

080052da <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80052da:	b580      	push	{r7, lr}
 80052dc:	b084      	sub	sp, #16
 80052de:	af00      	add	r7, sp, #0
 80052e0:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d001      	beq.n	80052f0 <osDelay+0x16>
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	e000      	b.n	80052f2 <osDelay+0x18>
 80052f0:	2301      	movs	r3, #1
 80052f2:	4618      	mov	r0, r3
 80052f4:	f000 fd74 	bl	8005de0 <vTaskDelay>
  
  return osOK;
 80052f8:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80052fa:	4618      	mov	r0, r3
 80052fc:	3710      	adds	r7, #16
 80052fe:	46bd      	mov	sp, r7
 8005300:	bd80      	pop	{r7, pc}

08005302 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005302:	b480      	push	{r7}
 8005304:	b083      	sub	sp, #12
 8005306:	af00      	add	r7, sp, #0
 8005308:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	f103 0208 	add.w	r2, r3, #8
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	f04f 32ff 	mov.w	r2, #4294967295
 800531a:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	f103 0208 	add.w	r2, r3, #8
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	f103 0208 	add.w	r2, r3, #8
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	2200      	movs	r2, #0
 8005334:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005336:	bf00      	nop
 8005338:	370c      	adds	r7, #12
 800533a:	46bd      	mov	sp, r7
 800533c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005340:	4770      	bx	lr

08005342 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005342:	b480      	push	{r7}
 8005344:	b083      	sub	sp, #12
 8005346:	af00      	add	r7, sp, #0
 8005348:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	2200      	movs	r2, #0
 800534e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005350:	bf00      	nop
 8005352:	370c      	adds	r7, #12
 8005354:	46bd      	mov	sp, r7
 8005356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800535a:	4770      	bx	lr

0800535c <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800535c:	b480      	push	{r7}
 800535e:	b085      	sub	sp, #20
 8005360:	af00      	add	r7, sp, #0
 8005362:	6078      	str	r0, [r7, #4]
 8005364:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	685b      	ldr	r3, [r3, #4]
 800536a:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800536c:	683b      	ldr	r3, [r7, #0]
 800536e:	68fa      	ldr	r2, [r7, #12]
 8005370:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	689a      	ldr	r2, [r3, #8]
 8005376:	683b      	ldr	r3, [r7, #0]
 8005378:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	689b      	ldr	r3, [r3, #8]
 800537e:	683a      	ldr	r2, [r7, #0]
 8005380:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	683a      	ldr	r2, [r7, #0]
 8005386:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8005388:	683b      	ldr	r3, [r7, #0]
 800538a:	687a      	ldr	r2, [r7, #4]
 800538c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	1c5a      	adds	r2, r3, #1
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	601a      	str	r2, [r3, #0]
}
 8005398:	bf00      	nop
 800539a:	3714      	adds	r7, #20
 800539c:	46bd      	mov	sp, r7
 800539e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a2:	4770      	bx	lr

080053a4 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80053a4:	b480      	push	{r7}
 80053a6:	b085      	sub	sp, #20
 80053a8:	af00      	add	r7, sp, #0
 80053aa:	6078      	str	r0, [r7, #4]
 80053ac:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80053ae:	683b      	ldr	r3, [r7, #0]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80053b4:	68bb      	ldr	r3, [r7, #8]
 80053b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053ba:	d103      	bne.n	80053c4 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	691b      	ldr	r3, [r3, #16]
 80053c0:	60fb      	str	r3, [r7, #12]
 80053c2:	e00c      	b.n	80053de <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	3308      	adds	r3, #8
 80053c8:	60fb      	str	r3, [r7, #12]
 80053ca:	e002      	b.n	80053d2 <vListInsert+0x2e>
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	685b      	ldr	r3, [r3, #4]
 80053d0:	60fb      	str	r3, [r7, #12]
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	685b      	ldr	r3, [r3, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	68ba      	ldr	r2, [r7, #8]
 80053da:	429a      	cmp	r2, r3
 80053dc:	d2f6      	bcs.n	80053cc <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	685a      	ldr	r2, [r3, #4]
 80053e2:	683b      	ldr	r3, [r7, #0]
 80053e4:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80053e6:	683b      	ldr	r3, [r7, #0]
 80053e8:	685b      	ldr	r3, [r3, #4]
 80053ea:	683a      	ldr	r2, [r7, #0]
 80053ec:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80053ee:	683b      	ldr	r3, [r7, #0]
 80053f0:	68fa      	ldr	r2, [r7, #12]
 80053f2:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	683a      	ldr	r2, [r7, #0]
 80053f8:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80053fa:	683b      	ldr	r3, [r7, #0]
 80053fc:	687a      	ldr	r2, [r7, #4]
 80053fe:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	1c5a      	adds	r2, r3, #1
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	601a      	str	r2, [r3, #0]
}
 800540a:	bf00      	nop
 800540c:	3714      	adds	r7, #20
 800540e:	46bd      	mov	sp, r7
 8005410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005414:	4770      	bx	lr

08005416 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005416:	b480      	push	{r7}
 8005418:	b085      	sub	sp, #20
 800541a:	af00      	add	r7, sp, #0
 800541c:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	691b      	ldr	r3, [r3, #16]
 8005422:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	685b      	ldr	r3, [r3, #4]
 8005428:	687a      	ldr	r2, [r7, #4]
 800542a:	6892      	ldr	r2, [r2, #8]
 800542c:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	689b      	ldr	r3, [r3, #8]
 8005432:	687a      	ldr	r2, [r7, #4]
 8005434:	6852      	ldr	r2, [r2, #4]
 8005436:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	685b      	ldr	r3, [r3, #4]
 800543c:	687a      	ldr	r2, [r7, #4]
 800543e:	429a      	cmp	r2, r3
 8005440:	d103      	bne.n	800544a <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	689a      	ldr	r2, [r3, #8]
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	2200      	movs	r2, #0
 800544e:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	1e5a      	subs	r2, r3, #1
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	681b      	ldr	r3, [r3, #0]
}
 800545e:	4618      	mov	r0, r3
 8005460:	3714      	adds	r7, #20
 8005462:	46bd      	mov	sp, r7
 8005464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005468:	4770      	bx	lr
	...

0800546c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800546c:	b580      	push	{r7, lr}
 800546e:	b084      	sub	sp, #16
 8005470:	af00      	add	r7, sp, #0
 8005472:	6078      	str	r0, [r7, #4]
 8005474:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	2b00      	cmp	r3, #0
 800547e:	d10c      	bne.n	800549a <xQueueGenericReset+0x2e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005480:	f04f 0380 	mov.w	r3, #128	; 0x80
 8005484:	b672      	cpsid	i
 8005486:	f383 8811 	msr	BASEPRI, r3
 800548a:	f3bf 8f6f 	isb	sy
 800548e:	f3bf 8f4f 	dsb	sy
 8005492:	b662      	cpsie	i
 8005494:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8005496:	bf00      	nop
 8005498:	e7fe      	b.n	8005498 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 800549a:	f001 fd4f 	bl	8006f3c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	681a      	ldr	r2, [r3, #0]
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80054a6:	68f9      	ldr	r1, [r7, #12]
 80054a8:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80054aa:	fb01 f303 	mul.w	r3, r1, r3
 80054ae:	441a      	add	r2, r3
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	2200      	movs	r2, #0
 80054b8:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	681a      	ldr	r2, [r3, #0]
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	681a      	ldr	r2, [r3, #0]
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80054ca:	3b01      	subs	r3, #1
 80054cc:	68f9      	ldr	r1, [r7, #12]
 80054ce:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80054d0:	fb01 f303 	mul.w	r3, r1, r3
 80054d4:	441a      	add	r2, r3
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	22ff      	movs	r2, #255	; 0xff
 80054de:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	22ff      	movs	r2, #255	; 0xff
 80054e6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80054ea:	683b      	ldr	r3, [r7, #0]
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d114      	bne.n	800551a <xQueueGenericReset+0xae>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	691b      	ldr	r3, [r3, #16]
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d01a      	beq.n	800552e <xQueueGenericReset+0xc2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	3310      	adds	r3, #16
 80054fc:	4618      	mov	r0, r3
 80054fe:	f001 f87f 	bl	8006600 <xTaskRemoveFromEventList>
 8005502:	4603      	mov	r3, r0
 8005504:	2b00      	cmp	r3, #0
 8005506:	d012      	beq.n	800552e <xQueueGenericReset+0xc2>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005508:	4b0c      	ldr	r3, [pc, #48]	; (800553c <xQueueGenericReset+0xd0>)
 800550a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800550e:	601a      	str	r2, [r3, #0]
 8005510:	f3bf 8f4f 	dsb	sy
 8005514:	f3bf 8f6f 	isb	sy
 8005518:	e009      	b.n	800552e <xQueueGenericReset+0xc2>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	3310      	adds	r3, #16
 800551e:	4618      	mov	r0, r3
 8005520:	f7ff feef 	bl	8005302 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	3324      	adds	r3, #36	; 0x24
 8005528:	4618      	mov	r0, r3
 800552a:	f7ff feea 	bl	8005302 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800552e:	f001 fd39 	bl	8006fa4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005532:	2301      	movs	r3, #1
}
 8005534:	4618      	mov	r0, r3
 8005536:	3710      	adds	r7, #16
 8005538:	46bd      	mov	sp, r7
 800553a:	bd80      	pop	{r7, pc}
 800553c:	e000ed04 	.word	0xe000ed04

08005540 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8005540:	b580      	push	{r7, lr}
 8005542:	b08a      	sub	sp, #40	; 0x28
 8005544:	af02      	add	r7, sp, #8
 8005546:	60f8      	str	r0, [r7, #12]
 8005548:	60b9      	str	r1, [r7, #8]
 800554a:	4613      	mov	r3, r2
 800554c:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	2b00      	cmp	r3, #0
 8005552:	d10c      	bne.n	800556e <xQueueGenericCreate+0x2e>
	__asm volatile
 8005554:	f04f 0380 	mov.w	r3, #128	; 0x80
 8005558:	b672      	cpsid	i
 800555a:	f383 8811 	msr	BASEPRI, r3
 800555e:	f3bf 8f6f 	isb	sy
 8005562:	f3bf 8f4f 	dsb	sy
 8005566:	b662      	cpsie	i
 8005568:	613b      	str	r3, [r7, #16]
}
 800556a:	bf00      	nop
 800556c:	e7fe      	b.n	800556c <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800556e:	68bb      	ldr	r3, [r7, #8]
 8005570:	2b00      	cmp	r3, #0
 8005572:	d102      	bne.n	800557a <xQueueGenericCreate+0x3a>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8005574:	2300      	movs	r3, #0
 8005576:	61fb      	str	r3, [r7, #28]
 8005578:	e004      	b.n	8005584 <xQueueGenericCreate+0x44>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	68ba      	ldr	r2, [r7, #8]
 800557e:	fb02 f303 	mul.w	r3, r2, r3
 8005582:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8005584:	69fb      	ldr	r3, [r7, #28]
 8005586:	3350      	adds	r3, #80	; 0x50
 8005588:	4618      	mov	r0, r3
 800558a:	f001 fe03 	bl	8007194 <pvPortMalloc>
 800558e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8005590:	69bb      	ldr	r3, [r7, #24]
 8005592:	2b00      	cmp	r3, #0
 8005594:	d011      	beq.n	80055ba <xQueueGenericCreate+0x7a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8005596:	69bb      	ldr	r3, [r7, #24]
 8005598:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800559a:	697b      	ldr	r3, [r7, #20]
 800559c:	3350      	adds	r3, #80	; 0x50
 800559e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80055a0:	69bb      	ldr	r3, [r7, #24]
 80055a2:	2200      	movs	r2, #0
 80055a4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80055a8:	79fa      	ldrb	r2, [r7, #7]
 80055aa:	69bb      	ldr	r3, [r7, #24]
 80055ac:	9300      	str	r3, [sp, #0]
 80055ae:	4613      	mov	r3, r2
 80055b0:	697a      	ldr	r2, [r7, #20]
 80055b2:	68b9      	ldr	r1, [r7, #8]
 80055b4:	68f8      	ldr	r0, [r7, #12]
 80055b6:	f000 f805 	bl	80055c4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80055ba:	69bb      	ldr	r3, [r7, #24]
	}
 80055bc:	4618      	mov	r0, r3
 80055be:	3720      	adds	r7, #32
 80055c0:	46bd      	mov	sp, r7
 80055c2:	bd80      	pop	{r7, pc}

080055c4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80055c4:	b580      	push	{r7, lr}
 80055c6:	b084      	sub	sp, #16
 80055c8:	af00      	add	r7, sp, #0
 80055ca:	60f8      	str	r0, [r7, #12]
 80055cc:	60b9      	str	r1, [r7, #8]
 80055ce:	607a      	str	r2, [r7, #4]
 80055d0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80055d2:	68bb      	ldr	r3, [r7, #8]
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d103      	bne.n	80055e0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80055d8:	69bb      	ldr	r3, [r7, #24]
 80055da:	69ba      	ldr	r2, [r7, #24]
 80055dc:	601a      	str	r2, [r3, #0]
 80055de:	e002      	b.n	80055e6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80055e0:	69bb      	ldr	r3, [r7, #24]
 80055e2:	687a      	ldr	r2, [r7, #4]
 80055e4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80055e6:	69bb      	ldr	r3, [r7, #24]
 80055e8:	68fa      	ldr	r2, [r7, #12]
 80055ea:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80055ec:	69bb      	ldr	r3, [r7, #24]
 80055ee:	68ba      	ldr	r2, [r7, #8]
 80055f0:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80055f2:	2101      	movs	r1, #1
 80055f4:	69b8      	ldr	r0, [r7, #24]
 80055f6:	f7ff ff39 	bl	800546c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80055fa:	69bb      	ldr	r3, [r7, #24]
 80055fc:	78fa      	ldrb	r2, [r7, #3]
 80055fe:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8005602:	bf00      	nop
 8005604:	3710      	adds	r7, #16
 8005606:	46bd      	mov	sp, r7
 8005608:	bd80      	pop	{r7, pc}

0800560a <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800560a:	b580      	push	{r7, lr}
 800560c:	b08e      	sub	sp, #56	; 0x38
 800560e:	af00      	add	r7, sp, #0
 8005610:	6078      	str	r0, [r7, #4]
 8005612:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8005618:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800561a:	2b00      	cmp	r3, #0
 800561c:	d10c      	bne.n	8005638 <xQueueGiveFromISR+0x2e>
	__asm volatile
 800561e:	f04f 0380 	mov.w	r3, #128	; 0x80
 8005622:	b672      	cpsid	i
 8005624:	f383 8811 	msr	BASEPRI, r3
 8005628:	f3bf 8f6f 	isb	sy
 800562c:	f3bf 8f4f 	dsb	sy
 8005630:	b662      	cpsie	i
 8005632:	623b      	str	r3, [r7, #32]
}
 8005634:	bf00      	nop
 8005636:	e7fe      	b.n	8005636 <xQueueGiveFromISR+0x2c>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8005638:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800563a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800563c:	2b00      	cmp	r3, #0
 800563e:	d00c      	beq.n	800565a <xQueueGiveFromISR+0x50>
	__asm volatile
 8005640:	f04f 0380 	mov.w	r3, #128	; 0x80
 8005644:	b672      	cpsid	i
 8005646:	f383 8811 	msr	BASEPRI, r3
 800564a:	f3bf 8f6f 	isb	sy
 800564e:	f3bf 8f4f 	dsb	sy
 8005652:	b662      	cpsie	i
 8005654:	61fb      	str	r3, [r7, #28]
}
 8005656:	bf00      	nop
 8005658:	e7fe      	b.n	8005658 <xQueueGiveFromISR+0x4e>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800565a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	2b00      	cmp	r3, #0
 8005660:	d103      	bne.n	800566a <xQueueGiveFromISR+0x60>
 8005662:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005664:	689b      	ldr	r3, [r3, #8]
 8005666:	2b00      	cmp	r3, #0
 8005668:	d101      	bne.n	800566e <xQueueGiveFromISR+0x64>
 800566a:	2301      	movs	r3, #1
 800566c:	e000      	b.n	8005670 <xQueueGiveFromISR+0x66>
 800566e:	2300      	movs	r3, #0
 8005670:	2b00      	cmp	r3, #0
 8005672:	d10c      	bne.n	800568e <xQueueGiveFromISR+0x84>
	__asm volatile
 8005674:	f04f 0380 	mov.w	r3, #128	; 0x80
 8005678:	b672      	cpsid	i
 800567a:	f383 8811 	msr	BASEPRI, r3
 800567e:	f3bf 8f6f 	isb	sy
 8005682:	f3bf 8f4f 	dsb	sy
 8005686:	b662      	cpsie	i
 8005688:	61bb      	str	r3, [r7, #24]
}
 800568a:	bf00      	nop
 800568c:	e7fe      	b.n	800568c <xQueueGiveFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800568e:	f001 fd3d 	bl	800710c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8005692:	f3ef 8211 	mrs	r2, BASEPRI
 8005696:	f04f 0380 	mov.w	r3, #128	; 0x80
 800569a:	b672      	cpsid	i
 800569c:	f383 8811 	msr	BASEPRI, r3
 80056a0:	f3bf 8f6f 	isb	sy
 80056a4:	f3bf 8f4f 	dsb	sy
 80056a8:	b662      	cpsie	i
 80056aa:	617a      	str	r2, [r7, #20]
 80056ac:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80056ae:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80056b0:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80056b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056b6:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 80056b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80056bc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80056be:	429a      	cmp	r2, r3
 80056c0:	d22b      	bcs.n	800571a <xQueueGiveFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80056c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056c4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80056c8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80056cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056ce:	1c5a      	adds	r2, r3, #1
 80056d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056d2:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80056d4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80056d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056dc:	d112      	bne.n	8005704 <xQueueGiveFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80056de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d016      	beq.n	8005714 <xQueueGiveFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80056e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056e8:	3324      	adds	r3, #36	; 0x24
 80056ea:	4618      	mov	r0, r3
 80056ec:	f000 ff88 	bl	8006600 <xTaskRemoveFromEventList>
 80056f0:	4603      	mov	r3, r0
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d00e      	beq.n	8005714 <xQueueGiveFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80056f6:	683b      	ldr	r3, [r7, #0]
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d00b      	beq.n	8005714 <xQueueGiveFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80056fc:	683b      	ldr	r3, [r7, #0]
 80056fe:	2201      	movs	r2, #1
 8005700:	601a      	str	r2, [r3, #0]
 8005702:	e007      	b.n	8005714 <xQueueGiveFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005704:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005708:	3301      	adds	r3, #1
 800570a:	b2db      	uxtb	r3, r3
 800570c:	b25a      	sxtb	r2, r3
 800570e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005710:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8005714:	2301      	movs	r3, #1
 8005716:	637b      	str	r3, [r7, #52]	; 0x34
 8005718:	e001      	b.n	800571e <xQueueGiveFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800571a:	2300      	movs	r3, #0
 800571c:	637b      	str	r3, [r7, #52]	; 0x34
 800571e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005720:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005728:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800572a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800572c:	4618      	mov	r0, r3
 800572e:	3738      	adds	r7, #56	; 0x38
 8005730:	46bd      	mov	sp, r7
 8005732:	bd80      	pop	{r7, pc}

08005734 <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8005734:	b580      	push	{r7, lr}
 8005736:	b08e      	sub	sp, #56	; 0x38
 8005738:	af00      	add	r7, sp, #0
 800573a:	6078      	str	r0, [r7, #4]
 800573c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800573e:	2300      	movs	r3, #0
 8005740:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8005746:	2300      	movs	r3, #0
 8005748:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800574a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800574c:	2b00      	cmp	r3, #0
 800574e:	d10c      	bne.n	800576a <xQueueSemaphoreTake+0x36>
	__asm volatile
 8005750:	f04f 0380 	mov.w	r3, #128	; 0x80
 8005754:	b672      	cpsid	i
 8005756:	f383 8811 	msr	BASEPRI, r3
 800575a:	f3bf 8f6f 	isb	sy
 800575e:	f3bf 8f4f 	dsb	sy
 8005762:	b662      	cpsie	i
 8005764:	623b      	str	r3, [r7, #32]
}
 8005766:	bf00      	nop
 8005768:	e7fe      	b.n	8005768 <xQueueSemaphoreTake+0x34>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800576a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800576c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800576e:	2b00      	cmp	r3, #0
 8005770:	d00c      	beq.n	800578c <xQueueSemaphoreTake+0x58>
	__asm volatile
 8005772:	f04f 0380 	mov.w	r3, #128	; 0x80
 8005776:	b672      	cpsid	i
 8005778:	f383 8811 	msr	BASEPRI, r3
 800577c:	f3bf 8f6f 	isb	sy
 8005780:	f3bf 8f4f 	dsb	sy
 8005784:	b662      	cpsie	i
 8005786:	61fb      	str	r3, [r7, #28]
}
 8005788:	bf00      	nop
 800578a:	e7fe      	b.n	800578a <xQueueSemaphoreTake+0x56>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800578c:	f001 f910 	bl	80069b0 <xTaskGetSchedulerState>
 8005790:	4603      	mov	r3, r0
 8005792:	2b00      	cmp	r3, #0
 8005794:	d102      	bne.n	800579c <xQueueSemaphoreTake+0x68>
 8005796:	683b      	ldr	r3, [r7, #0]
 8005798:	2b00      	cmp	r3, #0
 800579a:	d101      	bne.n	80057a0 <xQueueSemaphoreTake+0x6c>
 800579c:	2301      	movs	r3, #1
 800579e:	e000      	b.n	80057a2 <xQueueSemaphoreTake+0x6e>
 80057a0:	2300      	movs	r3, #0
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d10c      	bne.n	80057c0 <xQueueSemaphoreTake+0x8c>
	__asm volatile
 80057a6:	f04f 0380 	mov.w	r3, #128	; 0x80
 80057aa:	b672      	cpsid	i
 80057ac:	f383 8811 	msr	BASEPRI, r3
 80057b0:	f3bf 8f6f 	isb	sy
 80057b4:	f3bf 8f4f 	dsb	sy
 80057b8:	b662      	cpsie	i
 80057ba:	61bb      	str	r3, [r7, #24]
}
 80057bc:	bf00      	nop
 80057be:	e7fe      	b.n	80057be <xQueueSemaphoreTake+0x8a>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80057c0:	f001 fbbc 	bl	8006f3c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80057c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80057c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057c8:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80057ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d024      	beq.n	800581a <xQueueSemaphoreTake+0xe6>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80057d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057d2:	1e5a      	subs	r2, r3, #1
 80057d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80057d6:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80057d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d104      	bne.n	80057ea <xQueueSemaphoreTake+0xb6>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80057e0:	f001 fa22 	bl	8006c28 <pvTaskIncrementMutexHeldCount>
 80057e4:	4602      	mov	r2, r0
 80057e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80057e8:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80057ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80057ec:	691b      	ldr	r3, [r3, #16]
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d00f      	beq.n	8005812 <xQueueSemaphoreTake+0xde>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80057f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80057f4:	3310      	adds	r3, #16
 80057f6:	4618      	mov	r0, r3
 80057f8:	f000 ff02 	bl	8006600 <xTaskRemoveFromEventList>
 80057fc:	4603      	mov	r3, r0
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d007      	beq.n	8005812 <xQueueSemaphoreTake+0xde>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005802:	4b55      	ldr	r3, [pc, #340]	; (8005958 <xQueueSemaphoreTake+0x224>)
 8005804:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005808:	601a      	str	r2, [r3, #0]
 800580a:	f3bf 8f4f 	dsb	sy
 800580e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005812:	f001 fbc7 	bl	8006fa4 <vPortExitCritical>
				return pdPASS;
 8005816:	2301      	movs	r3, #1
 8005818:	e099      	b.n	800594e <xQueueSemaphoreTake+0x21a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800581a:	683b      	ldr	r3, [r7, #0]
 800581c:	2b00      	cmp	r3, #0
 800581e:	d113      	bne.n	8005848 <xQueueSemaphoreTake+0x114>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8005820:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005822:	2b00      	cmp	r3, #0
 8005824:	d00c      	beq.n	8005840 <xQueueSemaphoreTake+0x10c>
	__asm volatile
 8005826:	f04f 0380 	mov.w	r3, #128	; 0x80
 800582a:	b672      	cpsid	i
 800582c:	f383 8811 	msr	BASEPRI, r3
 8005830:	f3bf 8f6f 	isb	sy
 8005834:	f3bf 8f4f 	dsb	sy
 8005838:	b662      	cpsie	i
 800583a:	617b      	str	r3, [r7, #20]
}
 800583c:	bf00      	nop
 800583e:	e7fe      	b.n	800583e <xQueueSemaphoreTake+0x10a>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8005840:	f001 fbb0 	bl	8006fa4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005844:	2300      	movs	r3, #0
 8005846:	e082      	b.n	800594e <xQueueSemaphoreTake+0x21a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005848:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800584a:	2b00      	cmp	r3, #0
 800584c:	d106      	bne.n	800585c <xQueueSemaphoreTake+0x128>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800584e:	f107 030c 	add.w	r3, r7, #12
 8005852:	4618      	mov	r0, r3
 8005854:	f000 ff38 	bl	80066c8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005858:	2301      	movs	r3, #1
 800585a:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800585c:	f001 fba2 	bl	8006fa4 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005860:	f000 fc8c 	bl	800617c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005864:	f001 fb6a 	bl	8006f3c <vPortEnterCritical>
 8005868:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800586a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800586e:	b25b      	sxtb	r3, r3
 8005870:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005874:	d103      	bne.n	800587e <xQueueSemaphoreTake+0x14a>
 8005876:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005878:	2200      	movs	r2, #0
 800587a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800587e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005880:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005884:	b25b      	sxtb	r3, r3
 8005886:	f1b3 3fff 	cmp.w	r3, #4294967295
 800588a:	d103      	bne.n	8005894 <xQueueSemaphoreTake+0x160>
 800588c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800588e:	2200      	movs	r2, #0
 8005890:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005894:	f001 fb86 	bl	8006fa4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005898:	463a      	mov	r2, r7
 800589a:	f107 030c 	add.w	r3, r7, #12
 800589e:	4611      	mov	r1, r2
 80058a0:	4618      	mov	r0, r3
 80058a2:	f000 ff27 	bl	80066f4 <xTaskCheckForTimeOut>
 80058a6:	4603      	mov	r3, r0
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d132      	bne.n	8005912 <xQueueSemaphoreTake+0x1de>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80058ac:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80058ae:	f000 f8bf 	bl	8005a30 <prvIsQueueEmpty>
 80058b2:	4603      	mov	r3, r0
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d026      	beq.n	8005906 <xQueueSemaphoreTake+0x1d2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80058b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d109      	bne.n	80058d4 <xQueueSemaphoreTake+0x1a0>
					{
						taskENTER_CRITICAL();
 80058c0:	f001 fb3c 	bl	8006f3c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80058c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80058c6:	689b      	ldr	r3, [r3, #8]
 80058c8:	4618      	mov	r0, r3
 80058ca:	f001 f88f 	bl	80069ec <xTaskPriorityInherit>
 80058ce:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 80058d0:	f001 fb68 	bl	8006fa4 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80058d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80058d6:	3324      	adds	r3, #36	; 0x24
 80058d8:	683a      	ldr	r2, [r7, #0]
 80058da:	4611      	mov	r1, r2
 80058dc:	4618      	mov	r0, r3
 80058de:	f000 fe69 	bl	80065b4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80058e2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80058e4:	f000 f852 	bl	800598c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80058e8:	f000 fc56 	bl	8006198 <xTaskResumeAll>
 80058ec:	4603      	mov	r3, r0
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	f47f af66 	bne.w	80057c0 <xQueueSemaphoreTake+0x8c>
				{
					portYIELD_WITHIN_API();
 80058f4:	4b18      	ldr	r3, [pc, #96]	; (8005958 <xQueueSemaphoreTake+0x224>)
 80058f6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80058fa:	601a      	str	r2, [r3, #0]
 80058fc:	f3bf 8f4f 	dsb	sy
 8005900:	f3bf 8f6f 	isb	sy
 8005904:	e75c      	b.n	80057c0 <xQueueSemaphoreTake+0x8c>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8005906:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8005908:	f000 f840 	bl	800598c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800590c:	f000 fc44 	bl	8006198 <xTaskResumeAll>
 8005910:	e756      	b.n	80057c0 <xQueueSemaphoreTake+0x8c>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8005912:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8005914:	f000 f83a 	bl	800598c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005918:	f000 fc3e 	bl	8006198 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800591c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800591e:	f000 f887 	bl	8005a30 <prvIsQueueEmpty>
 8005922:	4603      	mov	r3, r0
 8005924:	2b00      	cmp	r3, #0
 8005926:	f43f af4b 	beq.w	80057c0 <xQueueSemaphoreTake+0x8c>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800592a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800592c:	2b00      	cmp	r3, #0
 800592e:	d00d      	beq.n	800594c <xQueueSemaphoreTake+0x218>
					{
						taskENTER_CRITICAL();
 8005930:	f001 fb04 	bl	8006f3c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8005934:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8005936:	f000 f811 	bl	800595c <prvGetDisinheritPriorityAfterTimeout>
 800593a:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800593c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800593e:	689b      	ldr	r3, [r3, #8]
 8005940:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005942:	4618      	mov	r0, r3
 8005944:	f001 f8d2 	bl	8006aec <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8005948:	f001 fb2c 	bl	8006fa4 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800594c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800594e:	4618      	mov	r0, r3
 8005950:	3738      	adds	r7, #56	; 0x38
 8005952:	46bd      	mov	sp, r7
 8005954:	bd80      	pop	{r7, pc}
 8005956:	bf00      	nop
 8005958:	e000ed04 	.word	0xe000ed04

0800595c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800595c:	b480      	push	{r7}
 800595e:	b085      	sub	sp, #20
 8005960:	af00      	add	r7, sp, #0
 8005962:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005968:	2b00      	cmp	r3, #0
 800596a:	d006      	beq.n	800597a <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	f1c3 0307 	rsb	r3, r3, #7
 8005976:	60fb      	str	r3, [r7, #12]
 8005978:	e001      	b.n	800597e <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800597a:	2300      	movs	r3, #0
 800597c:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800597e:	68fb      	ldr	r3, [r7, #12]
	}
 8005980:	4618      	mov	r0, r3
 8005982:	3714      	adds	r7, #20
 8005984:	46bd      	mov	sp, r7
 8005986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800598a:	4770      	bx	lr

0800598c <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800598c:	b580      	push	{r7, lr}
 800598e:	b084      	sub	sp, #16
 8005990:	af00      	add	r7, sp, #0
 8005992:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005994:	f001 fad2 	bl	8006f3c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800599e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80059a0:	e011      	b.n	80059c6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d012      	beq.n	80059d0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	3324      	adds	r3, #36	; 0x24
 80059ae:	4618      	mov	r0, r3
 80059b0:	f000 fe26 	bl	8006600 <xTaskRemoveFromEventList>
 80059b4:	4603      	mov	r3, r0
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d001      	beq.n	80059be <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80059ba:	f000 ff01 	bl	80067c0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80059be:	7bfb      	ldrb	r3, [r7, #15]
 80059c0:	3b01      	subs	r3, #1
 80059c2:	b2db      	uxtb	r3, r3
 80059c4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80059c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	dce9      	bgt.n	80059a2 <prvUnlockQueue+0x16>
 80059ce:	e000      	b.n	80059d2 <prvUnlockQueue+0x46>
					break;
 80059d0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	22ff      	movs	r2, #255	; 0xff
 80059d6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80059da:	f001 fae3 	bl	8006fa4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80059de:	f001 faad 	bl	8006f3c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80059e8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80059ea:	e011      	b.n	8005a10 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	691b      	ldr	r3, [r3, #16]
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d012      	beq.n	8005a1a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	3310      	adds	r3, #16
 80059f8:	4618      	mov	r0, r3
 80059fa:	f000 fe01 	bl	8006600 <xTaskRemoveFromEventList>
 80059fe:	4603      	mov	r3, r0
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d001      	beq.n	8005a08 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005a04:	f000 fedc 	bl	80067c0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005a08:	7bbb      	ldrb	r3, [r7, #14]
 8005a0a:	3b01      	subs	r3, #1
 8005a0c:	b2db      	uxtb	r3, r3
 8005a0e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005a10:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	dce9      	bgt.n	80059ec <prvUnlockQueue+0x60>
 8005a18:	e000      	b.n	8005a1c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8005a1a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	22ff      	movs	r2, #255	; 0xff
 8005a20:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8005a24:	f001 fabe 	bl	8006fa4 <vPortExitCritical>
}
 8005a28:	bf00      	nop
 8005a2a:	3710      	adds	r7, #16
 8005a2c:	46bd      	mov	sp, r7
 8005a2e:	bd80      	pop	{r7, pc}

08005a30 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005a30:	b580      	push	{r7, lr}
 8005a32:	b084      	sub	sp, #16
 8005a34:	af00      	add	r7, sp, #0
 8005a36:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005a38:	f001 fa80 	bl	8006f3c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d102      	bne.n	8005a4a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005a44:	2301      	movs	r3, #1
 8005a46:	60fb      	str	r3, [r7, #12]
 8005a48:	e001      	b.n	8005a4e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8005a4a:	2300      	movs	r3, #0
 8005a4c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005a4e:	f001 faa9 	bl	8006fa4 <vPortExitCritical>

	return xReturn;
 8005a52:	68fb      	ldr	r3, [r7, #12]
}
 8005a54:	4618      	mov	r0, r3
 8005a56:	3710      	adds	r7, #16
 8005a58:	46bd      	mov	sp, r7
 8005a5a:	bd80      	pop	{r7, pc}

08005a5c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005a5c:	b580      	push	{r7, lr}
 8005a5e:	b08e      	sub	sp, #56	; 0x38
 8005a60:	af04      	add	r7, sp, #16
 8005a62:	60f8      	str	r0, [r7, #12]
 8005a64:	60b9      	str	r1, [r7, #8]
 8005a66:	607a      	str	r2, [r7, #4]
 8005a68:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005a6a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d10c      	bne.n	8005a8a <xTaskCreateStatic+0x2e>
	__asm volatile
 8005a70:	f04f 0380 	mov.w	r3, #128	; 0x80
 8005a74:	b672      	cpsid	i
 8005a76:	f383 8811 	msr	BASEPRI, r3
 8005a7a:	f3bf 8f6f 	isb	sy
 8005a7e:	f3bf 8f4f 	dsb	sy
 8005a82:	b662      	cpsie	i
 8005a84:	623b      	str	r3, [r7, #32]
}
 8005a86:	bf00      	nop
 8005a88:	e7fe      	b.n	8005a88 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 8005a8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d10c      	bne.n	8005aaa <xTaskCreateStatic+0x4e>
	__asm volatile
 8005a90:	f04f 0380 	mov.w	r3, #128	; 0x80
 8005a94:	b672      	cpsid	i
 8005a96:	f383 8811 	msr	BASEPRI, r3
 8005a9a:	f3bf 8f6f 	isb	sy
 8005a9e:	f3bf 8f4f 	dsb	sy
 8005aa2:	b662      	cpsie	i
 8005aa4:	61fb      	str	r3, [r7, #28]
}
 8005aa6:	bf00      	nop
 8005aa8:	e7fe      	b.n	8005aa8 <xTaskCreateStatic+0x4c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005aaa:	23c0      	movs	r3, #192	; 0xc0
 8005aac:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005aae:	693b      	ldr	r3, [r7, #16]
 8005ab0:	2bc0      	cmp	r3, #192	; 0xc0
 8005ab2:	d00c      	beq.n	8005ace <xTaskCreateStatic+0x72>
	__asm volatile
 8005ab4:	f04f 0380 	mov.w	r3, #128	; 0x80
 8005ab8:	b672      	cpsid	i
 8005aba:	f383 8811 	msr	BASEPRI, r3
 8005abe:	f3bf 8f6f 	isb	sy
 8005ac2:	f3bf 8f4f 	dsb	sy
 8005ac6:	b662      	cpsie	i
 8005ac8:	61bb      	str	r3, [r7, #24]
}
 8005aca:	bf00      	nop
 8005acc:	e7fe      	b.n	8005acc <xTaskCreateStatic+0x70>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005ace:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005ad0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d01e      	beq.n	8005b14 <xTaskCreateStatic+0xb8>
 8005ad6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d01b      	beq.n	8005b14 <xTaskCreateStatic+0xb8>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005adc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ade:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005ae0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ae2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005ae4:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005ae6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ae8:	2202      	movs	r2, #2
 8005aea:	f883 20bd 	strb.w	r2, [r3, #189]	; 0xbd
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005aee:	2300      	movs	r3, #0
 8005af0:	9303      	str	r3, [sp, #12]
 8005af2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005af4:	9302      	str	r3, [sp, #8]
 8005af6:	f107 0314 	add.w	r3, r7, #20
 8005afa:	9301      	str	r3, [sp, #4]
 8005afc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005afe:	9300      	str	r3, [sp, #0]
 8005b00:	683b      	ldr	r3, [r7, #0]
 8005b02:	687a      	ldr	r2, [r7, #4]
 8005b04:	68b9      	ldr	r1, [r7, #8]
 8005b06:	68f8      	ldr	r0, [r7, #12]
 8005b08:	f000 f850 	bl	8005bac <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005b0c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005b0e:	f000 f8f9 	bl	8005d04 <prvAddNewTaskToReadyList>
 8005b12:	e001      	b.n	8005b18 <xTaskCreateStatic+0xbc>
		}
		else
		{
			xReturn = NULL;
 8005b14:	2300      	movs	r3, #0
 8005b16:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005b18:	697b      	ldr	r3, [r7, #20]
	}
 8005b1a:	4618      	mov	r0, r3
 8005b1c:	3728      	adds	r7, #40	; 0x28
 8005b1e:	46bd      	mov	sp, r7
 8005b20:	bd80      	pop	{r7, pc}

08005b22 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005b22:	b580      	push	{r7, lr}
 8005b24:	b08c      	sub	sp, #48	; 0x30
 8005b26:	af04      	add	r7, sp, #16
 8005b28:	60f8      	str	r0, [r7, #12]
 8005b2a:	60b9      	str	r1, [r7, #8]
 8005b2c:	603b      	str	r3, [r7, #0]
 8005b2e:	4613      	mov	r3, r2
 8005b30:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005b32:	88fb      	ldrh	r3, [r7, #6]
 8005b34:	009b      	lsls	r3, r3, #2
 8005b36:	4618      	mov	r0, r3
 8005b38:	f001 fb2c 	bl	8007194 <pvPortMalloc>
 8005b3c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005b3e:	697b      	ldr	r3, [r7, #20]
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d00e      	beq.n	8005b62 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005b44:	20c0      	movs	r0, #192	; 0xc0
 8005b46:	f001 fb25 	bl	8007194 <pvPortMalloc>
 8005b4a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005b4c:	69fb      	ldr	r3, [r7, #28]
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d003      	beq.n	8005b5a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005b52:	69fb      	ldr	r3, [r7, #28]
 8005b54:	697a      	ldr	r2, [r7, #20]
 8005b56:	631a      	str	r2, [r3, #48]	; 0x30
 8005b58:	e005      	b.n	8005b66 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005b5a:	6978      	ldr	r0, [r7, #20]
 8005b5c:	f001 fbe4 	bl	8007328 <vPortFree>
 8005b60:	e001      	b.n	8005b66 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005b62:	2300      	movs	r3, #0
 8005b64:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005b66:	69fb      	ldr	r3, [r7, #28]
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d017      	beq.n	8005b9c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005b6c:	69fb      	ldr	r3, [r7, #28]
 8005b6e:	2200      	movs	r2, #0
 8005b70:	f883 20bd 	strb.w	r2, [r3, #189]	; 0xbd
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005b74:	88fa      	ldrh	r2, [r7, #6]
 8005b76:	2300      	movs	r3, #0
 8005b78:	9303      	str	r3, [sp, #12]
 8005b7a:	69fb      	ldr	r3, [r7, #28]
 8005b7c:	9302      	str	r3, [sp, #8]
 8005b7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b80:	9301      	str	r3, [sp, #4]
 8005b82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b84:	9300      	str	r3, [sp, #0]
 8005b86:	683b      	ldr	r3, [r7, #0]
 8005b88:	68b9      	ldr	r1, [r7, #8]
 8005b8a:	68f8      	ldr	r0, [r7, #12]
 8005b8c:	f000 f80e 	bl	8005bac <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005b90:	69f8      	ldr	r0, [r7, #28]
 8005b92:	f000 f8b7 	bl	8005d04 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005b96:	2301      	movs	r3, #1
 8005b98:	61bb      	str	r3, [r7, #24]
 8005b9a:	e002      	b.n	8005ba2 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005b9c:	f04f 33ff 	mov.w	r3, #4294967295
 8005ba0:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005ba2:	69bb      	ldr	r3, [r7, #24]
	}
 8005ba4:	4618      	mov	r0, r3
 8005ba6:	3720      	adds	r7, #32
 8005ba8:	46bd      	mov	sp, r7
 8005baa:	bd80      	pop	{r7, pc}

08005bac <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005bac:	b580      	push	{r7, lr}
 8005bae:	b088      	sub	sp, #32
 8005bb0:	af00      	add	r7, sp, #0
 8005bb2:	60f8      	str	r0, [r7, #12]
 8005bb4:	60b9      	str	r1, [r7, #8]
 8005bb6:	607a      	str	r2, [r7, #4]
 8005bb8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005bba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005bbc:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	009b      	lsls	r3, r3, #2
 8005bc2:	461a      	mov	r2, r3
 8005bc4:	21a5      	movs	r1, #165	; 0xa5
 8005bc6:	f001 fdfe 	bl	80077c6 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005bca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005bcc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005bce:	6879      	ldr	r1, [r7, #4]
 8005bd0:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 8005bd4:	440b      	add	r3, r1
 8005bd6:	009b      	lsls	r3, r3, #2
 8005bd8:	4413      	add	r3, r2
 8005bda:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005bdc:	69bb      	ldr	r3, [r7, #24]
 8005bde:	f023 0307 	bic.w	r3, r3, #7
 8005be2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005be4:	69bb      	ldr	r3, [r7, #24]
 8005be6:	f003 0307 	and.w	r3, r3, #7
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d00c      	beq.n	8005c08 <prvInitialiseNewTask+0x5c>
	__asm volatile
 8005bee:	f04f 0380 	mov.w	r3, #128	; 0x80
 8005bf2:	b672      	cpsid	i
 8005bf4:	f383 8811 	msr	BASEPRI, r3
 8005bf8:	f3bf 8f6f 	isb	sy
 8005bfc:	f3bf 8f4f 	dsb	sy
 8005c00:	b662      	cpsie	i
 8005c02:	617b      	str	r3, [r7, #20]
}
 8005c04:	bf00      	nop
 8005c06:	e7fe      	b.n	8005c06 <prvInitialiseNewTask+0x5a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005c08:	68bb      	ldr	r3, [r7, #8]
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d01f      	beq.n	8005c4e <prvInitialiseNewTask+0xa2>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005c0e:	2300      	movs	r3, #0
 8005c10:	61fb      	str	r3, [r7, #28]
 8005c12:	e012      	b.n	8005c3a <prvInitialiseNewTask+0x8e>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005c14:	68ba      	ldr	r2, [r7, #8]
 8005c16:	69fb      	ldr	r3, [r7, #28]
 8005c18:	4413      	add	r3, r2
 8005c1a:	7819      	ldrb	r1, [r3, #0]
 8005c1c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005c1e:	69fb      	ldr	r3, [r7, #28]
 8005c20:	4413      	add	r3, r2
 8005c22:	3334      	adds	r3, #52	; 0x34
 8005c24:	460a      	mov	r2, r1
 8005c26:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005c28:	68ba      	ldr	r2, [r7, #8]
 8005c2a:	69fb      	ldr	r3, [r7, #28]
 8005c2c:	4413      	add	r3, r2
 8005c2e:	781b      	ldrb	r3, [r3, #0]
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d006      	beq.n	8005c42 <prvInitialiseNewTask+0x96>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005c34:	69fb      	ldr	r3, [r7, #28]
 8005c36:	3301      	adds	r3, #1
 8005c38:	61fb      	str	r3, [r7, #28]
 8005c3a:	69fb      	ldr	r3, [r7, #28]
 8005c3c:	2b0f      	cmp	r3, #15
 8005c3e:	d9e9      	bls.n	8005c14 <prvInitialiseNewTask+0x68>
 8005c40:	e000      	b.n	8005c44 <prvInitialiseNewTask+0x98>
			{
				break;
 8005c42:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005c44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c46:	2200      	movs	r2, #0
 8005c48:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005c4c:	e003      	b.n	8005c56 <prvInitialiseNewTask+0xaa>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005c4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c50:	2200      	movs	r2, #0
 8005c52:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005c56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c58:	2b06      	cmp	r3, #6
 8005c5a:	d901      	bls.n	8005c60 <prvInitialiseNewTask+0xb4>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005c5c:	2306      	movs	r3, #6
 8005c5e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005c60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c62:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005c64:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005c66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c68:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005c6a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8005c6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c6e:	2200      	movs	r2, #0
 8005c70:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005c72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c74:	3304      	adds	r3, #4
 8005c76:	4618      	mov	r0, r3
 8005c78:	f7ff fb63 	bl	8005342 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005c7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c7e:	3318      	adds	r3, #24
 8005c80:	4618      	mov	r0, r3
 8005c82:	f7ff fb5e 	bl	8005342 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005c86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c88:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005c8a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005c8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c8e:	f1c3 0207 	rsb	r2, r3, #7
 8005c92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c94:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005c96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c98:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005c9a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif /* configUSE_APPLICATION_TASK_TAG */

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxNewTCB->ulRunTimeCounter = 0UL;
 8005c9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c9e:	2200      	movs	r2, #0
 8005ca0:	655a      	str	r2, [r3, #84]	; 0x54
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005ca2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ca4:	2200      	movs	r2, #0
 8005ca6:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005caa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005cac:	2200      	movs	r2, #0
 8005cae:	f883 20bc 	strb.w	r2, [r3, #188]	; 0xbc
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8005cb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005cb4:	3358      	adds	r3, #88	; 0x58
 8005cb6:	2260      	movs	r2, #96	; 0x60
 8005cb8:	2100      	movs	r1, #0
 8005cba:	4618      	mov	r0, r3
 8005cbc:	f001 fd83 	bl	80077c6 <memset>
 8005cc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005cc2:	4a0d      	ldr	r2, [pc, #52]	; (8005cf8 <prvInitialiseNewTask+0x14c>)
 8005cc4:	65da      	str	r2, [r3, #92]	; 0x5c
 8005cc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005cc8:	4a0c      	ldr	r2, [pc, #48]	; (8005cfc <prvInitialiseNewTask+0x150>)
 8005cca:	661a      	str	r2, [r3, #96]	; 0x60
 8005ccc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005cce:	4a0c      	ldr	r2, [pc, #48]	; (8005d00 <prvInitialiseNewTask+0x154>)
 8005cd0:	665a      	str	r2, [r3, #100]	; 0x64
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005cd2:	683a      	ldr	r2, [r7, #0]
 8005cd4:	68f9      	ldr	r1, [r7, #12]
 8005cd6:	69b8      	ldr	r0, [r7, #24]
 8005cd8:	f001 f820 	bl	8006d1c <pxPortInitialiseStack>
 8005cdc:	4602      	mov	r2, r0
 8005cde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ce0:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005ce2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d002      	beq.n	8005cee <prvInitialiseNewTask+0x142>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005ce8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005cea:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005cec:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005cee:	bf00      	nop
 8005cf0:	3720      	adds	r7, #32
 8005cf2:	46bd      	mov	sp, r7
 8005cf4:	bd80      	pop	{r7, pc}
 8005cf6:	bf00      	nop
 8005cf8:	08008ff8 	.word	0x08008ff8
 8005cfc:	08009018 	.word	0x08009018
 8005d00:	08008fd8 	.word	0x08008fd8

08005d04 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005d04:	b580      	push	{r7, lr}
 8005d06:	b082      	sub	sp, #8
 8005d08:	af00      	add	r7, sp, #0
 8005d0a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005d0c:	f001 f916 	bl	8006f3c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005d10:	4b2c      	ldr	r3, [pc, #176]	; (8005dc4 <prvAddNewTaskToReadyList+0xc0>)
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	3301      	adds	r3, #1
 8005d16:	4a2b      	ldr	r2, [pc, #172]	; (8005dc4 <prvAddNewTaskToReadyList+0xc0>)
 8005d18:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005d1a:	4b2b      	ldr	r3, [pc, #172]	; (8005dc8 <prvAddNewTaskToReadyList+0xc4>)
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d109      	bne.n	8005d36 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005d22:	4a29      	ldr	r2, [pc, #164]	; (8005dc8 <prvAddNewTaskToReadyList+0xc4>)
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005d28:	4b26      	ldr	r3, [pc, #152]	; (8005dc4 <prvAddNewTaskToReadyList+0xc0>)
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	2b01      	cmp	r3, #1
 8005d2e:	d110      	bne.n	8005d52 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005d30:	f000 fd6a 	bl	8006808 <prvInitialiseTaskLists>
 8005d34:	e00d      	b.n	8005d52 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005d36:	4b25      	ldr	r3, [pc, #148]	; (8005dcc <prvAddNewTaskToReadyList+0xc8>)
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d109      	bne.n	8005d52 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005d3e:	4b22      	ldr	r3, [pc, #136]	; (8005dc8 <prvAddNewTaskToReadyList+0xc4>)
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d48:	429a      	cmp	r2, r3
 8005d4a:	d802      	bhi.n	8005d52 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005d4c:	4a1e      	ldr	r2, [pc, #120]	; (8005dc8 <prvAddNewTaskToReadyList+0xc4>)
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005d52:	4b1f      	ldr	r3, [pc, #124]	; (8005dd0 <prvAddNewTaskToReadyList+0xcc>)
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	3301      	adds	r3, #1
 8005d58:	4a1d      	ldr	r2, [pc, #116]	; (8005dd0 <prvAddNewTaskToReadyList+0xcc>)
 8005d5a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005d5c:	4b1c      	ldr	r3, [pc, #112]	; (8005dd0 <prvAddNewTaskToReadyList+0xcc>)
 8005d5e:	681a      	ldr	r2, [r3, #0]
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d68:	2201      	movs	r2, #1
 8005d6a:	409a      	lsls	r2, r3
 8005d6c:	4b19      	ldr	r3, [pc, #100]	; (8005dd4 <prvAddNewTaskToReadyList+0xd0>)
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	4313      	orrs	r3, r2
 8005d72:	4a18      	ldr	r2, [pc, #96]	; (8005dd4 <prvAddNewTaskToReadyList+0xd0>)
 8005d74:	6013      	str	r3, [r2, #0]
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005d7a:	4613      	mov	r3, r2
 8005d7c:	009b      	lsls	r3, r3, #2
 8005d7e:	4413      	add	r3, r2
 8005d80:	009b      	lsls	r3, r3, #2
 8005d82:	4a15      	ldr	r2, [pc, #84]	; (8005dd8 <prvAddNewTaskToReadyList+0xd4>)
 8005d84:	441a      	add	r2, r3
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	3304      	adds	r3, #4
 8005d8a:	4619      	mov	r1, r3
 8005d8c:	4610      	mov	r0, r2
 8005d8e:	f7ff fae5 	bl	800535c <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005d92:	f001 f907 	bl	8006fa4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005d96:	4b0d      	ldr	r3, [pc, #52]	; (8005dcc <prvAddNewTaskToReadyList+0xc8>)
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d00e      	beq.n	8005dbc <prvAddNewTaskToReadyList+0xb8>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005d9e:	4b0a      	ldr	r3, [pc, #40]	; (8005dc8 <prvAddNewTaskToReadyList+0xc4>)
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005da8:	429a      	cmp	r2, r3
 8005daa:	d207      	bcs.n	8005dbc <prvAddNewTaskToReadyList+0xb8>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005dac:	4b0b      	ldr	r3, [pc, #44]	; (8005ddc <prvAddNewTaskToReadyList+0xd8>)
 8005dae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005db2:	601a      	str	r2, [r3, #0]
 8005db4:	f3bf 8f4f 	dsb	sy
 8005db8:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005dbc:	bf00      	nop
 8005dbe:	3708      	adds	r7, #8
 8005dc0:	46bd      	mov	sp, r7
 8005dc2:	bd80      	pop	{r7, pc}
 8005dc4:	20000bb8 	.word	0x20000bb8
 8005dc8:	20000ab8 	.word	0x20000ab8
 8005dcc:	20000bc4 	.word	0x20000bc4
 8005dd0:	20000bd4 	.word	0x20000bd4
 8005dd4:	20000bc0 	.word	0x20000bc0
 8005dd8:	20000abc 	.word	0x20000abc
 8005ddc:	e000ed04 	.word	0xe000ed04

08005de0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005de0:	b580      	push	{r7, lr}
 8005de2:	b084      	sub	sp, #16
 8005de4:	af00      	add	r7, sp, #0
 8005de6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005de8:	2300      	movs	r3, #0
 8005dea:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d019      	beq.n	8005e26 <vTaskDelay+0x46>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005df2:	4b14      	ldr	r3, [pc, #80]	; (8005e44 <vTaskDelay+0x64>)
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d00c      	beq.n	8005e14 <vTaskDelay+0x34>
	__asm volatile
 8005dfa:	f04f 0380 	mov.w	r3, #128	; 0x80
 8005dfe:	b672      	cpsid	i
 8005e00:	f383 8811 	msr	BASEPRI, r3
 8005e04:	f3bf 8f6f 	isb	sy
 8005e08:	f3bf 8f4f 	dsb	sy
 8005e0c:	b662      	cpsie	i
 8005e0e:	60bb      	str	r3, [r7, #8]
}
 8005e10:	bf00      	nop
 8005e12:	e7fe      	b.n	8005e12 <vTaskDelay+0x32>
			vTaskSuspendAll();
 8005e14:	f000 f9b2 	bl	800617c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005e18:	2100      	movs	r1, #0
 8005e1a:	6878      	ldr	r0, [r7, #4]
 8005e1c:	f000 ff18 	bl	8006c50 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005e20:	f000 f9ba 	bl	8006198 <xTaskResumeAll>
 8005e24:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d107      	bne.n	8005e3c <vTaskDelay+0x5c>
		{
			portYIELD_WITHIN_API();
 8005e2c:	4b06      	ldr	r3, [pc, #24]	; (8005e48 <vTaskDelay+0x68>)
 8005e2e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005e32:	601a      	str	r2, [r3, #0]
 8005e34:	f3bf 8f4f 	dsb	sy
 8005e38:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005e3c:	bf00      	nop
 8005e3e:	3710      	adds	r7, #16
 8005e40:	46bd      	mov	sp, r7
 8005e42:	bd80      	pop	{r7, pc}
 8005e44:	20000be0 	.word	0x20000be0
 8005e48:	e000ed04 	.word	0xe000ed04

08005e4c <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 8005e4c:	b580      	push	{r7, lr}
 8005e4e:	b084      	sub	sp, #16
 8005e50:	af00      	add	r7, sp, #0
 8005e52:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8005e54:	f001 f872 	bl	8006f3c <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d102      	bne.n	8005e64 <vTaskSuspend+0x18>
 8005e5e:	4b3d      	ldr	r3, [pc, #244]	; (8005f54 <vTaskSuspend+0x108>)
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	e000      	b.n	8005e66 <vTaskSuspend+0x1a>
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	3304      	adds	r3, #4
 8005e6c:	4618      	mov	r0, r3
 8005e6e:	f7ff fad2 	bl	8005416 <uxListRemove>
 8005e72:	4603      	mov	r3, r0
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d115      	bne.n	8005ea4 <vTaskSuspend+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005e7c:	4936      	ldr	r1, [pc, #216]	; (8005f58 <vTaskSuspend+0x10c>)
 8005e7e:	4613      	mov	r3, r2
 8005e80:	009b      	lsls	r3, r3, #2
 8005e82:	4413      	add	r3, r2
 8005e84:	009b      	lsls	r3, r3, #2
 8005e86:	440b      	add	r3, r1
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d10a      	bne.n	8005ea4 <vTaskSuspend+0x58>
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e92:	2201      	movs	r2, #1
 8005e94:	fa02 f303 	lsl.w	r3, r2, r3
 8005e98:	43da      	mvns	r2, r3
 8005e9a:	4b30      	ldr	r3, [pc, #192]	; (8005f5c <vTaskSuspend+0x110>)
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	4013      	ands	r3, r2
 8005ea0:	4a2e      	ldr	r2, [pc, #184]	; (8005f5c <vTaskSuspend+0x110>)
 8005ea2:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d004      	beq.n	8005eb6 <vTaskSuspend+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	3318      	adds	r3, #24
 8005eb0:	4618      	mov	r0, r3
 8005eb2:	f7ff fab0 	bl	8005416 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	3304      	adds	r3, #4
 8005eba:	4619      	mov	r1, r3
 8005ebc:	4828      	ldr	r0, [pc, #160]	; (8005f60 <vTaskSuspend+0x114>)
 8005ebe:	f7ff fa4d 	bl	800535c <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	f893 30bc 	ldrb.w	r3, [r3, #188]	; 0xbc
 8005ec8:	b2db      	uxtb	r3, r3
 8005eca:	2b01      	cmp	r3, #1
 8005ecc:	d103      	bne.n	8005ed6 <vTaskSuspend+0x8a>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	2200      	movs	r2, #0
 8005ed2:	f883 20bc 	strb.w	r2, [r3, #188]	; 0xbc
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 8005ed6:	f001 f865 	bl	8006fa4 <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 8005eda:	4b22      	ldr	r3, [pc, #136]	; (8005f64 <vTaskSuspend+0x118>)
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d005      	beq.n	8005eee <vTaskSuspend+0xa2>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 8005ee2:	f001 f82b 	bl	8006f3c <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 8005ee6:	f000 fd33 	bl	8006950 <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 8005eea:	f001 f85b 	bl	8006fa4 <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 8005eee:	4b19      	ldr	r3, [pc, #100]	; (8005f54 <vTaskSuspend+0x108>)
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	68fa      	ldr	r2, [r7, #12]
 8005ef4:	429a      	cmp	r2, r3
 8005ef6:	d129      	bne.n	8005f4c <vTaskSuspend+0x100>
		{
			if( xSchedulerRunning != pdFALSE )
 8005ef8:	4b1a      	ldr	r3, [pc, #104]	; (8005f64 <vTaskSuspend+0x118>)
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d019      	beq.n	8005f34 <vTaskSuspend+0xe8>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 8005f00:	4b19      	ldr	r3, [pc, #100]	; (8005f68 <vTaskSuspend+0x11c>)
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d00c      	beq.n	8005f22 <vTaskSuspend+0xd6>
	__asm volatile
 8005f08:	f04f 0380 	mov.w	r3, #128	; 0x80
 8005f0c:	b672      	cpsid	i
 8005f0e:	f383 8811 	msr	BASEPRI, r3
 8005f12:	f3bf 8f6f 	isb	sy
 8005f16:	f3bf 8f4f 	dsb	sy
 8005f1a:	b662      	cpsie	i
 8005f1c:	60bb      	str	r3, [r7, #8]
}
 8005f1e:	bf00      	nop
 8005f20:	e7fe      	b.n	8005f20 <vTaskSuspend+0xd4>
				portYIELD_WITHIN_API();
 8005f22:	4b12      	ldr	r3, [pc, #72]	; (8005f6c <vTaskSuspend+0x120>)
 8005f24:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005f28:	601a      	str	r2, [r3, #0]
 8005f2a:	f3bf 8f4f 	dsb	sy
 8005f2e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005f32:	e00b      	b.n	8005f4c <vTaskSuspend+0x100>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 8005f34:	4b0a      	ldr	r3, [pc, #40]	; (8005f60 <vTaskSuspend+0x114>)
 8005f36:	681a      	ldr	r2, [r3, #0]
 8005f38:	4b0d      	ldr	r3, [pc, #52]	; (8005f70 <vTaskSuspend+0x124>)
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	429a      	cmp	r2, r3
 8005f3e:	d103      	bne.n	8005f48 <vTaskSuspend+0xfc>
					pxCurrentTCB = NULL;
 8005f40:	4b04      	ldr	r3, [pc, #16]	; (8005f54 <vTaskSuspend+0x108>)
 8005f42:	2200      	movs	r2, #0
 8005f44:	601a      	str	r2, [r3, #0]
	}
 8005f46:	e001      	b.n	8005f4c <vTaskSuspend+0x100>
					vTaskSwitchContext();
 8005f48:	f000 faa4 	bl	8006494 <vTaskSwitchContext>
	}
 8005f4c:	bf00      	nop
 8005f4e:	3710      	adds	r7, #16
 8005f50:	46bd      	mov	sp, r7
 8005f52:	bd80      	pop	{r7, pc}
 8005f54:	20000ab8 	.word	0x20000ab8
 8005f58:	20000abc 	.word	0x20000abc
 8005f5c:	20000bc0 	.word	0x20000bc0
 8005f60:	20000ba4 	.word	0x20000ba4
 8005f64:	20000bc4 	.word	0x20000bc4
 8005f68:	20000be0 	.word	0x20000be0
 8005f6c:	e000ed04 	.word	0xe000ed04
 8005f70:	20000bb8 	.word	0x20000bb8

08005f74 <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 8005f74:	b480      	push	{r7}
 8005f76:	b087      	sub	sp, #28
 8005f78:	af00      	add	r7, sp, #0
 8005f7a:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 8005f7c:	2300      	movs	r3, #0
 8005f7e:	617b      	str	r3, [r7, #20]
	const TCB_t * const pxTCB = xTask;
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	613b      	str	r3, [r7, #16]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d10c      	bne.n	8005fa4 <prvTaskIsTaskSuspended+0x30>
	__asm volatile
 8005f8a:	f04f 0380 	mov.w	r3, #128	; 0x80
 8005f8e:	b672      	cpsid	i
 8005f90:	f383 8811 	msr	BASEPRI, r3
 8005f94:	f3bf 8f6f 	isb	sy
 8005f98:	f3bf 8f4f 	dsb	sy
 8005f9c:	b662      	cpsie	i
 8005f9e:	60fb      	str	r3, [r7, #12]
}
 8005fa0:	bf00      	nop
 8005fa2:	e7fe      	b.n	8005fa2 <prvTaskIsTaskSuspended+0x2e>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 8005fa4:	693b      	ldr	r3, [r7, #16]
 8005fa6:	695b      	ldr	r3, [r3, #20]
 8005fa8:	4a0a      	ldr	r2, [pc, #40]	; (8005fd4 <prvTaskIsTaskSuspended+0x60>)
 8005faa:	4293      	cmp	r3, r2
 8005fac:	d10a      	bne.n	8005fc4 <prvTaskIsTaskSuspended+0x50>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 8005fae:	693b      	ldr	r3, [r7, #16]
 8005fb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005fb2:	4a09      	ldr	r2, [pc, #36]	; (8005fd8 <prvTaskIsTaskSuspended+0x64>)
 8005fb4:	4293      	cmp	r3, r2
 8005fb6:	d005      	beq.n	8005fc4 <prvTaskIsTaskSuspended+0x50>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 8005fb8:	693b      	ldr	r3, [r7, #16]
 8005fba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d101      	bne.n	8005fc4 <prvTaskIsTaskSuspended+0x50>
				{
					xReturn = pdTRUE;
 8005fc0:	2301      	movs	r3, #1
 8005fc2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005fc4:	697b      	ldr	r3, [r7, #20]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 8005fc6:	4618      	mov	r0, r3
 8005fc8:	371c      	adds	r7, #28
 8005fca:	46bd      	mov	sp, r7
 8005fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fd0:	4770      	bx	lr
 8005fd2:	bf00      	nop
 8005fd4:	20000ba4 	.word	0x20000ba4
 8005fd8:	20000b78 	.word	0x20000b78

08005fdc <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
 8005fdc:	b580      	push	{r7, lr}
 8005fde:	b084      	sub	sp, #16
 8005fe0:	af00      	add	r7, sp, #0
 8005fe2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = xTaskToResume;
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	60fb      	str	r3, [r7, #12]

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d10c      	bne.n	8006008 <vTaskResume+0x2c>
	__asm volatile
 8005fee:	f04f 0380 	mov.w	r3, #128	; 0x80
 8005ff2:	b672      	cpsid	i
 8005ff4:	f383 8811 	msr	BASEPRI, r3
 8005ff8:	f3bf 8f6f 	isb	sy
 8005ffc:	f3bf 8f4f 	dsb	sy
 8006000:	b662      	cpsie	i
 8006002:	60bb      	str	r3, [r7, #8]
}
 8006004:	bf00      	nop
 8006006:	e7fe      	b.n	8006006 <vTaskResume+0x2a>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
 8006008:	4b20      	ldr	r3, [pc, #128]	; (800608c <vTaskResume+0xb0>)
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	68fa      	ldr	r2, [r7, #12]
 800600e:	429a      	cmp	r2, r3
 8006010:	d037      	beq.n	8006082 <vTaskResume+0xa6>
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	2b00      	cmp	r3, #0
 8006016:	d034      	beq.n	8006082 <vTaskResume+0xa6>
		{
			taskENTER_CRITICAL();
 8006018:	f000 ff90 	bl	8006f3c <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 800601c:	68f8      	ldr	r0, [r7, #12]
 800601e:	f7ff ffa9 	bl	8005f74 <prvTaskIsTaskSuspended>
 8006022:	4603      	mov	r3, r0
 8006024:	2b00      	cmp	r3, #0
 8006026:	d02a      	beq.n	800607e <vTaskResume+0xa2>
				{
					traceTASK_RESUME( pxTCB );

					/* The ready list can be accessed even if the scheduler is
					suspended because this is inside a critical section. */
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	3304      	adds	r3, #4
 800602c:	4618      	mov	r0, r3
 800602e:	f7ff f9f2 	bl	8005416 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006036:	2201      	movs	r2, #1
 8006038:	409a      	lsls	r2, r3
 800603a:	4b15      	ldr	r3, [pc, #84]	; (8006090 <vTaskResume+0xb4>)
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	4313      	orrs	r3, r2
 8006040:	4a13      	ldr	r2, [pc, #76]	; (8006090 <vTaskResume+0xb4>)
 8006042:	6013      	str	r3, [r2, #0]
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006048:	4613      	mov	r3, r2
 800604a:	009b      	lsls	r3, r3, #2
 800604c:	4413      	add	r3, r2
 800604e:	009b      	lsls	r3, r3, #2
 8006050:	4a10      	ldr	r2, [pc, #64]	; (8006094 <vTaskResume+0xb8>)
 8006052:	441a      	add	r2, r3
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	3304      	adds	r3, #4
 8006058:	4619      	mov	r1, r3
 800605a:	4610      	mov	r0, r2
 800605c:	f7ff f97e 	bl	800535c <vListInsertEnd>

					/* A higher priority task may have just been resumed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006064:	4b09      	ldr	r3, [pc, #36]	; (800608c <vTaskResume+0xb0>)
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800606a:	429a      	cmp	r2, r3
 800606c:	d307      	bcc.n	800607e <vTaskResume+0xa2>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
 800606e:	4b0a      	ldr	r3, [pc, #40]	; (8006098 <vTaskResume+0xbc>)
 8006070:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006074:	601a      	str	r2, [r3, #0]
 8006076:	f3bf 8f4f 	dsb	sy
 800607a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
 800607e:	f000 ff91 	bl	8006fa4 <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006082:	bf00      	nop
 8006084:	3710      	adds	r7, #16
 8006086:	46bd      	mov	sp, r7
 8006088:	bd80      	pop	{r7, pc}
 800608a:	bf00      	nop
 800608c:	20000ab8 	.word	0x20000ab8
 8006090:	20000bc0 	.word	0x20000bc0
 8006094:	20000abc 	.word	0x20000abc
 8006098:	e000ed04 	.word	0xe000ed04

0800609c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800609c:	b580      	push	{r7, lr}
 800609e:	b08a      	sub	sp, #40	; 0x28
 80060a0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80060a2:	2300      	movs	r3, #0
 80060a4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80060a6:	2300      	movs	r3, #0
 80060a8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80060aa:	463a      	mov	r2, r7
 80060ac:	1d39      	adds	r1, r7, #4
 80060ae:	f107 0308 	add.w	r3, r7, #8
 80060b2:	4618      	mov	r0, r3
 80060b4:	f7fa fd74 	bl	8000ba0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80060b8:	6839      	ldr	r1, [r7, #0]
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	68ba      	ldr	r2, [r7, #8]
 80060be:	9202      	str	r2, [sp, #8]
 80060c0:	9301      	str	r3, [sp, #4]
 80060c2:	2300      	movs	r3, #0
 80060c4:	9300      	str	r3, [sp, #0]
 80060c6:	2300      	movs	r3, #0
 80060c8:	460a      	mov	r2, r1
 80060ca:	4924      	ldr	r1, [pc, #144]	; (800615c <vTaskStartScheduler+0xc0>)
 80060cc:	4824      	ldr	r0, [pc, #144]	; (8006160 <vTaskStartScheduler+0xc4>)
 80060ce:	f7ff fcc5 	bl	8005a5c <xTaskCreateStatic>
 80060d2:	4603      	mov	r3, r0
 80060d4:	4a23      	ldr	r2, [pc, #140]	; (8006164 <vTaskStartScheduler+0xc8>)
 80060d6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80060d8:	4b22      	ldr	r3, [pc, #136]	; (8006164 <vTaskStartScheduler+0xc8>)
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d002      	beq.n	80060e6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80060e0:	2301      	movs	r3, #1
 80060e2:	617b      	str	r3, [r7, #20]
 80060e4:	e001      	b.n	80060ea <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80060e6:	2300      	movs	r3, #0
 80060e8:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80060ea:	697b      	ldr	r3, [r7, #20]
 80060ec:	2b01      	cmp	r3, #1
 80060ee:	d11f      	bne.n	8006130 <vTaskStartScheduler+0x94>
	__asm volatile
 80060f0:	f04f 0380 	mov.w	r3, #128	; 0x80
 80060f4:	b672      	cpsid	i
 80060f6:	f383 8811 	msr	BASEPRI, r3
 80060fa:	f3bf 8f6f 	isb	sy
 80060fe:	f3bf 8f4f 	dsb	sy
 8006102:	b662      	cpsie	i
 8006104:	613b      	str	r3, [r7, #16]
}
 8006106:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006108:	4b17      	ldr	r3, [pc, #92]	; (8006168 <vTaskStartScheduler+0xcc>)
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	3358      	adds	r3, #88	; 0x58
 800610e:	4a17      	ldr	r2, [pc, #92]	; (800616c <vTaskStartScheduler+0xd0>)
 8006110:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006112:	4b17      	ldr	r3, [pc, #92]	; (8006170 <vTaskStartScheduler+0xd4>)
 8006114:	f04f 32ff 	mov.w	r2, #4294967295
 8006118:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800611a:	4b16      	ldr	r3, [pc, #88]	; (8006174 <vTaskStartScheduler+0xd8>)
 800611c:	2201      	movs	r2, #1
 800611e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006120:	4b15      	ldr	r3, [pc, #84]	; (8006178 <vTaskStartScheduler+0xdc>)
 8006122:	2200      	movs	r2, #0
 8006124:	601a      	str	r2, [r3, #0]
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base.   NOTE:  If configGENERATE_RUN_TIME_STATS
		is set to 0 and the following line fails to build then ensure you do not
		have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 8006126:	f7fb f9df 	bl	80014e8 <configureTimerForRunTimeStats>

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800612a:	f000 fe89 	bl	8006e40 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800612e:	e010      	b.n	8006152 <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006130:	697b      	ldr	r3, [r7, #20]
 8006132:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006136:	d10c      	bne.n	8006152 <vTaskStartScheduler+0xb6>
	__asm volatile
 8006138:	f04f 0380 	mov.w	r3, #128	; 0x80
 800613c:	b672      	cpsid	i
 800613e:	f383 8811 	msr	BASEPRI, r3
 8006142:	f3bf 8f6f 	isb	sy
 8006146:	f3bf 8f4f 	dsb	sy
 800614a:	b662      	cpsie	i
 800614c:	60fb      	str	r3, [r7, #12]
}
 800614e:	bf00      	nop
 8006150:	e7fe      	b.n	8006150 <vTaskStartScheduler+0xb4>
}
 8006152:	bf00      	nop
 8006154:	3718      	adds	r7, #24
 8006156:	46bd      	mov	sp, r7
 8006158:	bd80      	pop	{r7, pc}
 800615a:	bf00      	nop
 800615c:	08008f90 	.word	0x08008f90
 8006160:	080067d9 	.word	0x080067d9
 8006164:	20000bdc 	.word	0x20000bdc
 8006168:	20000ab8 	.word	0x20000ab8
 800616c:	2000001c 	.word	0x2000001c
 8006170:	20000bd8 	.word	0x20000bd8
 8006174:	20000bc4 	.word	0x20000bc4
 8006178:	20000bbc 	.word	0x20000bbc

0800617c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800617c:	b480      	push	{r7}
 800617e:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8006180:	4b04      	ldr	r3, [pc, #16]	; (8006194 <vTaskSuspendAll+0x18>)
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	3301      	adds	r3, #1
 8006186:	4a03      	ldr	r2, [pc, #12]	; (8006194 <vTaskSuspendAll+0x18>)
 8006188:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800618a:	bf00      	nop
 800618c:	46bd      	mov	sp, r7
 800618e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006192:	4770      	bx	lr
 8006194:	20000be0 	.word	0x20000be0

08006198 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006198:	b580      	push	{r7, lr}
 800619a:	b084      	sub	sp, #16
 800619c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800619e:	2300      	movs	r3, #0
 80061a0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80061a2:	2300      	movs	r3, #0
 80061a4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80061a6:	4b42      	ldr	r3, [pc, #264]	; (80062b0 <xTaskResumeAll+0x118>)
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d10c      	bne.n	80061c8 <xTaskResumeAll+0x30>
	__asm volatile
 80061ae:	f04f 0380 	mov.w	r3, #128	; 0x80
 80061b2:	b672      	cpsid	i
 80061b4:	f383 8811 	msr	BASEPRI, r3
 80061b8:	f3bf 8f6f 	isb	sy
 80061bc:	f3bf 8f4f 	dsb	sy
 80061c0:	b662      	cpsie	i
 80061c2:	603b      	str	r3, [r7, #0]
}
 80061c4:	bf00      	nop
 80061c6:	e7fe      	b.n	80061c6 <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80061c8:	f000 feb8 	bl	8006f3c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80061cc:	4b38      	ldr	r3, [pc, #224]	; (80062b0 <xTaskResumeAll+0x118>)
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	3b01      	subs	r3, #1
 80061d2:	4a37      	ldr	r2, [pc, #220]	; (80062b0 <xTaskResumeAll+0x118>)
 80061d4:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80061d6:	4b36      	ldr	r3, [pc, #216]	; (80062b0 <xTaskResumeAll+0x118>)
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d161      	bne.n	80062a2 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80061de:	4b35      	ldr	r3, [pc, #212]	; (80062b4 <xTaskResumeAll+0x11c>)
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d05d      	beq.n	80062a2 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80061e6:	e02e      	b.n	8006246 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80061e8:	4b33      	ldr	r3, [pc, #204]	; (80062b8 <xTaskResumeAll+0x120>)
 80061ea:	68db      	ldr	r3, [r3, #12]
 80061ec:	68db      	ldr	r3, [r3, #12]
 80061ee:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	3318      	adds	r3, #24
 80061f4:	4618      	mov	r0, r3
 80061f6:	f7ff f90e 	bl	8005416 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	3304      	adds	r3, #4
 80061fe:	4618      	mov	r0, r3
 8006200:	f7ff f909 	bl	8005416 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006208:	2201      	movs	r2, #1
 800620a:	409a      	lsls	r2, r3
 800620c:	4b2b      	ldr	r3, [pc, #172]	; (80062bc <xTaskResumeAll+0x124>)
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	4313      	orrs	r3, r2
 8006212:	4a2a      	ldr	r2, [pc, #168]	; (80062bc <xTaskResumeAll+0x124>)
 8006214:	6013      	str	r3, [r2, #0]
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800621a:	4613      	mov	r3, r2
 800621c:	009b      	lsls	r3, r3, #2
 800621e:	4413      	add	r3, r2
 8006220:	009b      	lsls	r3, r3, #2
 8006222:	4a27      	ldr	r2, [pc, #156]	; (80062c0 <xTaskResumeAll+0x128>)
 8006224:	441a      	add	r2, r3
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	3304      	adds	r3, #4
 800622a:	4619      	mov	r1, r3
 800622c:	4610      	mov	r0, r2
 800622e:	f7ff f895 	bl	800535c <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006236:	4b23      	ldr	r3, [pc, #140]	; (80062c4 <xTaskResumeAll+0x12c>)
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800623c:	429a      	cmp	r2, r3
 800623e:	d302      	bcc.n	8006246 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8006240:	4b21      	ldr	r3, [pc, #132]	; (80062c8 <xTaskResumeAll+0x130>)
 8006242:	2201      	movs	r2, #1
 8006244:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006246:	4b1c      	ldr	r3, [pc, #112]	; (80062b8 <xTaskResumeAll+0x120>)
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	2b00      	cmp	r3, #0
 800624c:	d1cc      	bne.n	80061e8 <xTaskResumeAll+0x50>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	2b00      	cmp	r3, #0
 8006252:	d001      	beq.n	8006258 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006254:	f000 fb7c 	bl	8006950 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8006258:	4b1c      	ldr	r3, [pc, #112]	; (80062cc <xTaskResumeAll+0x134>)
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	2b00      	cmp	r3, #0
 8006262:	d010      	beq.n	8006286 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006264:	f000 f85c 	bl	8006320 <xTaskIncrementTick>
 8006268:	4603      	mov	r3, r0
 800626a:	2b00      	cmp	r3, #0
 800626c:	d002      	beq.n	8006274 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800626e:	4b16      	ldr	r3, [pc, #88]	; (80062c8 <xTaskResumeAll+0x130>)
 8006270:	2201      	movs	r2, #1
 8006272:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	3b01      	subs	r3, #1
 8006278:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	2b00      	cmp	r3, #0
 800627e:	d1f1      	bne.n	8006264 <xTaskResumeAll+0xcc>

						uxPendedTicks = 0;
 8006280:	4b12      	ldr	r3, [pc, #72]	; (80062cc <xTaskResumeAll+0x134>)
 8006282:	2200      	movs	r2, #0
 8006284:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006286:	4b10      	ldr	r3, [pc, #64]	; (80062c8 <xTaskResumeAll+0x130>)
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	2b00      	cmp	r3, #0
 800628c:	d009      	beq.n	80062a2 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800628e:	2301      	movs	r3, #1
 8006290:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006292:	4b0f      	ldr	r3, [pc, #60]	; (80062d0 <xTaskResumeAll+0x138>)
 8006294:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006298:	601a      	str	r2, [r3, #0]
 800629a:	f3bf 8f4f 	dsb	sy
 800629e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80062a2:	f000 fe7f 	bl	8006fa4 <vPortExitCritical>

	return xAlreadyYielded;
 80062a6:	68bb      	ldr	r3, [r7, #8]
}
 80062a8:	4618      	mov	r0, r3
 80062aa:	3710      	adds	r7, #16
 80062ac:	46bd      	mov	sp, r7
 80062ae:	bd80      	pop	{r7, pc}
 80062b0:	20000be0 	.word	0x20000be0
 80062b4:	20000bb8 	.word	0x20000bb8
 80062b8:	20000b78 	.word	0x20000b78
 80062bc:	20000bc0 	.word	0x20000bc0
 80062c0:	20000abc 	.word	0x20000abc
 80062c4:	20000ab8 	.word	0x20000ab8
 80062c8:	20000bcc 	.word	0x20000bcc
 80062cc:	20000bc8 	.word	0x20000bc8
 80062d0:	e000ed04 	.word	0xe000ed04

080062d4 <pcTaskGetName>:
	return uxCurrentNumberOfTasks;
}
/*-----------------------------------------------------------*/

char *pcTaskGetName( TaskHandle_t xTaskToQuery ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
 80062d4:	b480      	push	{r7}
 80062d6:	b085      	sub	sp, #20
 80062d8:	af00      	add	r7, sp, #0
 80062da:	6078      	str	r0, [r7, #4]
TCB_t *pxTCB;

	/* If null is passed in here then the name of the calling task is being
	queried. */
	pxTCB = prvGetTCBFromHandle( xTaskToQuery );
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d102      	bne.n	80062e8 <pcTaskGetName+0x14>
 80062e2:	4b0e      	ldr	r3, [pc, #56]	; (800631c <pcTaskGetName+0x48>)
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	e000      	b.n	80062ea <pcTaskGetName+0x16>
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	60fb      	str	r3, [r7, #12]
	configASSERT( pxTCB );
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d10c      	bne.n	800630c <pcTaskGetName+0x38>
	__asm volatile
 80062f2:	f04f 0380 	mov.w	r3, #128	; 0x80
 80062f6:	b672      	cpsid	i
 80062f8:	f383 8811 	msr	BASEPRI, r3
 80062fc:	f3bf 8f6f 	isb	sy
 8006300:	f3bf 8f4f 	dsb	sy
 8006304:	b662      	cpsie	i
 8006306:	60bb      	str	r3, [r7, #8]
}
 8006308:	bf00      	nop
 800630a:	e7fe      	b.n	800630a <pcTaskGetName+0x36>
	return &( pxTCB->pcTaskName[ 0 ] );
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	3334      	adds	r3, #52	; 0x34
}
 8006310:	4618      	mov	r0, r3
 8006312:	3714      	adds	r7, #20
 8006314:	46bd      	mov	sp, r7
 8006316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800631a:	4770      	bx	lr
 800631c:	20000ab8 	.word	0x20000ab8

08006320 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006320:	b580      	push	{r7, lr}
 8006322:	b086      	sub	sp, #24
 8006324:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006326:	2300      	movs	r3, #0
 8006328:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800632a:	4b4f      	ldr	r3, [pc, #316]	; (8006468 <xTaskIncrementTick+0x148>)
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	2b00      	cmp	r3, #0
 8006330:	f040 808a 	bne.w	8006448 <xTaskIncrementTick+0x128>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006334:	4b4d      	ldr	r3, [pc, #308]	; (800646c <xTaskIncrementTick+0x14c>)
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	3301      	adds	r3, #1
 800633a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800633c:	4a4b      	ldr	r2, [pc, #300]	; (800646c <xTaskIncrementTick+0x14c>)
 800633e:	693b      	ldr	r3, [r7, #16]
 8006340:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006342:	693b      	ldr	r3, [r7, #16]
 8006344:	2b00      	cmp	r3, #0
 8006346:	d122      	bne.n	800638e <xTaskIncrementTick+0x6e>
		{
			taskSWITCH_DELAYED_LISTS();
 8006348:	4b49      	ldr	r3, [pc, #292]	; (8006470 <xTaskIncrementTick+0x150>)
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	2b00      	cmp	r3, #0
 8006350:	d00c      	beq.n	800636c <xTaskIncrementTick+0x4c>
	__asm volatile
 8006352:	f04f 0380 	mov.w	r3, #128	; 0x80
 8006356:	b672      	cpsid	i
 8006358:	f383 8811 	msr	BASEPRI, r3
 800635c:	f3bf 8f6f 	isb	sy
 8006360:	f3bf 8f4f 	dsb	sy
 8006364:	b662      	cpsie	i
 8006366:	603b      	str	r3, [r7, #0]
}
 8006368:	bf00      	nop
 800636a:	e7fe      	b.n	800636a <xTaskIncrementTick+0x4a>
 800636c:	4b40      	ldr	r3, [pc, #256]	; (8006470 <xTaskIncrementTick+0x150>)
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	60fb      	str	r3, [r7, #12]
 8006372:	4b40      	ldr	r3, [pc, #256]	; (8006474 <xTaskIncrementTick+0x154>)
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	4a3e      	ldr	r2, [pc, #248]	; (8006470 <xTaskIncrementTick+0x150>)
 8006378:	6013      	str	r3, [r2, #0]
 800637a:	4a3e      	ldr	r2, [pc, #248]	; (8006474 <xTaskIncrementTick+0x154>)
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	6013      	str	r3, [r2, #0]
 8006380:	4b3d      	ldr	r3, [pc, #244]	; (8006478 <xTaskIncrementTick+0x158>)
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	3301      	adds	r3, #1
 8006386:	4a3c      	ldr	r2, [pc, #240]	; (8006478 <xTaskIncrementTick+0x158>)
 8006388:	6013      	str	r3, [r2, #0]
 800638a:	f000 fae1 	bl	8006950 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800638e:	4b3b      	ldr	r3, [pc, #236]	; (800647c <xTaskIncrementTick+0x15c>)
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	693a      	ldr	r2, [r7, #16]
 8006394:	429a      	cmp	r2, r3
 8006396:	d348      	bcc.n	800642a <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006398:	4b35      	ldr	r3, [pc, #212]	; (8006470 <xTaskIncrementTick+0x150>)
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d104      	bne.n	80063ac <xTaskIncrementTick+0x8c>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80063a2:	4b36      	ldr	r3, [pc, #216]	; (800647c <xTaskIncrementTick+0x15c>)
 80063a4:	f04f 32ff 	mov.w	r2, #4294967295
 80063a8:	601a      	str	r2, [r3, #0]
					break;
 80063aa:	e03e      	b.n	800642a <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80063ac:	4b30      	ldr	r3, [pc, #192]	; (8006470 <xTaskIncrementTick+0x150>)
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	68db      	ldr	r3, [r3, #12]
 80063b2:	68db      	ldr	r3, [r3, #12]
 80063b4:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80063b6:	68bb      	ldr	r3, [r7, #8]
 80063b8:	685b      	ldr	r3, [r3, #4]
 80063ba:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80063bc:	693a      	ldr	r2, [r7, #16]
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	429a      	cmp	r2, r3
 80063c2:	d203      	bcs.n	80063cc <xTaskIncrementTick+0xac>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80063c4:	4a2d      	ldr	r2, [pc, #180]	; (800647c <xTaskIncrementTick+0x15c>)
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80063ca:	e02e      	b.n	800642a <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80063cc:	68bb      	ldr	r3, [r7, #8]
 80063ce:	3304      	adds	r3, #4
 80063d0:	4618      	mov	r0, r3
 80063d2:	f7ff f820 	bl	8005416 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80063d6:	68bb      	ldr	r3, [r7, #8]
 80063d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d004      	beq.n	80063e8 <xTaskIncrementTick+0xc8>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80063de:	68bb      	ldr	r3, [r7, #8]
 80063e0:	3318      	adds	r3, #24
 80063e2:	4618      	mov	r0, r3
 80063e4:	f7ff f817 	bl	8005416 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80063e8:	68bb      	ldr	r3, [r7, #8]
 80063ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063ec:	2201      	movs	r2, #1
 80063ee:	409a      	lsls	r2, r3
 80063f0:	4b23      	ldr	r3, [pc, #140]	; (8006480 <xTaskIncrementTick+0x160>)
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	4313      	orrs	r3, r2
 80063f6:	4a22      	ldr	r2, [pc, #136]	; (8006480 <xTaskIncrementTick+0x160>)
 80063f8:	6013      	str	r3, [r2, #0]
 80063fa:	68bb      	ldr	r3, [r7, #8]
 80063fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80063fe:	4613      	mov	r3, r2
 8006400:	009b      	lsls	r3, r3, #2
 8006402:	4413      	add	r3, r2
 8006404:	009b      	lsls	r3, r3, #2
 8006406:	4a1f      	ldr	r2, [pc, #124]	; (8006484 <xTaskIncrementTick+0x164>)
 8006408:	441a      	add	r2, r3
 800640a:	68bb      	ldr	r3, [r7, #8]
 800640c:	3304      	adds	r3, #4
 800640e:	4619      	mov	r1, r3
 8006410:	4610      	mov	r0, r2
 8006412:	f7fe ffa3 	bl	800535c <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006416:	68bb      	ldr	r3, [r7, #8]
 8006418:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800641a:	4b1b      	ldr	r3, [pc, #108]	; (8006488 <xTaskIncrementTick+0x168>)
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006420:	429a      	cmp	r2, r3
 8006422:	d3b9      	bcc.n	8006398 <xTaskIncrementTick+0x78>
						{
							xSwitchRequired = pdTRUE;
 8006424:	2301      	movs	r3, #1
 8006426:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006428:	e7b6      	b.n	8006398 <xTaskIncrementTick+0x78>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800642a:	4b17      	ldr	r3, [pc, #92]	; (8006488 <xTaskIncrementTick+0x168>)
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006430:	4914      	ldr	r1, [pc, #80]	; (8006484 <xTaskIncrementTick+0x164>)
 8006432:	4613      	mov	r3, r2
 8006434:	009b      	lsls	r3, r3, #2
 8006436:	4413      	add	r3, r2
 8006438:	009b      	lsls	r3, r3, #2
 800643a:	440b      	add	r3, r1
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	2b01      	cmp	r3, #1
 8006440:	d907      	bls.n	8006452 <xTaskIncrementTick+0x132>
			{
				xSwitchRequired = pdTRUE;
 8006442:	2301      	movs	r3, #1
 8006444:	617b      	str	r3, [r7, #20]
 8006446:	e004      	b.n	8006452 <xTaskIncrementTick+0x132>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8006448:	4b10      	ldr	r3, [pc, #64]	; (800648c <xTaskIncrementTick+0x16c>)
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	3301      	adds	r3, #1
 800644e:	4a0f      	ldr	r2, [pc, #60]	; (800648c <xTaskIncrementTick+0x16c>)
 8006450:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8006452:	4b0f      	ldr	r3, [pc, #60]	; (8006490 <xTaskIncrementTick+0x170>)
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	2b00      	cmp	r3, #0
 8006458:	d001      	beq.n	800645e <xTaskIncrementTick+0x13e>
		{
			xSwitchRequired = pdTRUE;
 800645a:	2301      	movs	r3, #1
 800645c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800645e:	697b      	ldr	r3, [r7, #20]
}
 8006460:	4618      	mov	r0, r3
 8006462:	3718      	adds	r7, #24
 8006464:	46bd      	mov	sp, r7
 8006466:	bd80      	pop	{r7, pc}
 8006468:	20000be0 	.word	0x20000be0
 800646c:	20000bbc 	.word	0x20000bbc
 8006470:	20000b70 	.word	0x20000b70
 8006474:	20000b74 	.word	0x20000b74
 8006478:	20000bd0 	.word	0x20000bd0
 800647c:	20000bd8 	.word	0x20000bd8
 8006480:	20000bc0 	.word	0x20000bc0
 8006484:	20000abc 	.word	0x20000abc
 8006488:	20000ab8 	.word	0x20000ab8
 800648c:	20000bc8 	.word	0x20000bc8
 8006490:	20000bcc 	.word	0x20000bcc

08006494 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006494:	b580      	push	{r7, lr}
 8006496:	b086      	sub	sp, #24
 8006498:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800649a:	4b3e      	ldr	r3, [pc, #248]	; (8006594 <vTaskSwitchContext+0x100>)
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d003      	beq.n	80064aa <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80064a2:	4b3d      	ldr	r3, [pc, #244]	; (8006598 <vTaskSwitchContext+0x104>)
 80064a4:	2201      	movs	r2, #1
 80064a6:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80064a8:	e070      	b.n	800658c <vTaskSwitchContext+0xf8>
		xYieldPending = pdFALSE;
 80064aa:	4b3b      	ldr	r3, [pc, #236]	; (8006598 <vTaskSwitchContext+0x104>)
 80064ac:	2200      	movs	r2, #0
 80064ae:	601a      	str	r2, [r3, #0]
				ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 80064b0:	f7fb f828 	bl	8001504 <getRunTimeCounterValue>
 80064b4:	4603      	mov	r3, r0
 80064b6:	4a39      	ldr	r2, [pc, #228]	; (800659c <vTaskSwitchContext+0x108>)
 80064b8:	6013      	str	r3, [r2, #0]
			if( ulTotalRunTime > ulTaskSwitchedInTime )
 80064ba:	4b38      	ldr	r3, [pc, #224]	; (800659c <vTaskSwitchContext+0x108>)
 80064bc:	681a      	ldr	r2, [r3, #0]
 80064be:	4b38      	ldr	r3, [pc, #224]	; (80065a0 <vTaskSwitchContext+0x10c>)
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	429a      	cmp	r2, r3
 80064c4:	d909      	bls.n	80064da <vTaskSwitchContext+0x46>
				pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 80064c6:	4b37      	ldr	r3, [pc, #220]	; (80065a4 <vTaskSwitchContext+0x110>)
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80064cc:	4a33      	ldr	r2, [pc, #204]	; (800659c <vTaskSwitchContext+0x108>)
 80064ce:	6810      	ldr	r0, [r2, #0]
 80064d0:	4a33      	ldr	r2, [pc, #204]	; (80065a0 <vTaskSwitchContext+0x10c>)
 80064d2:	6812      	ldr	r2, [r2, #0]
 80064d4:	1a82      	subs	r2, r0, r2
 80064d6:	440a      	add	r2, r1
 80064d8:	655a      	str	r2, [r3, #84]	; 0x54
			ulTaskSwitchedInTime = ulTotalRunTime;
 80064da:	4b30      	ldr	r3, [pc, #192]	; (800659c <vTaskSwitchContext+0x108>)
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	4a30      	ldr	r2, [pc, #192]	; (80065a0 <vTaskSwitchContext+0x10c>)
 80064e0:	6013      	str	r3, [r2, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 80064e2:	4b30      	ldr	r3, [pc, #192]	; (80065a4 <vTaskSwitchContext+0x110>)
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	681a      	ldr	r2, [r3, #0]
 80064e8:	4b2e      	ldr	r3, [pc, #184]	; (80065a4 <vTaskSwitchContext+0x110>)
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064ee:	429a      	cmp	r2, r3
 80064f0:	d808      	bhi.n	8006504 <vTaskSwitchContext+0x70>
 80064f2:	4b2c      	ldr	r3, [pc, #176]	; (80065a4 <vTaskSwitchContext+0x110>)
 80064f4:	681a      	ldr	r2, [r3, #0]
 80064f6:	4b2b      	ldr	r3, [pc, #172]	; (80065a4 <vTaskSwitchContext+0x110>)
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	3334      	adds	r3, #52	; 0x34
 80064fc:	4619      	mov	r1, r3
 80064fe:	4610      	mov	r0, r2
 8006500:	f7fa fb30 	bl	8000b64 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006504:	4b28      	ldr	r3, [pc, #160]	; (80065a8 <vTaskSwitchContext+0x114>)
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	fab3 f383 	clz	r3, r3
 8006510:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8006512:	7afb      	ldrb	r3, [r7, #11]
 8006514:	f1c3 031f 	rsb	r3, r3, #31
 8006518:	617b      	str	r3, [r7, #20]
 800651a:	4924      	ldr	r1, [pc, #144]	; (80065ac <vTaskSwitchContext+0x118>)
 800651c:	697a      	ldr	r2, [r7, #20]
 800651e:	4613      	mov	r3, r2
 8006520:	009b      	lsls	r3, r3, #2
 8006522:	4413      	add	r3, r2
 8006524:	009b      	lsls	r3, r3, #2
 8006526:	440b      	add	r3, r1
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	2b00      	cmp	r3, #0
 800652c:	d10c      	bne.n	8006548 <vTaskSwitchContext+0xb4>
	__asm volatile
 800652e:	f04f 0380 	mov.w	r3, #128	; 0x80
 8006532:	b672      	cpsid	i
 8006534:	f383 8811 	msr	BASEPRI, r3
 8006538:	f3bf 8f6f 	isb	sy
 800653c:	f3bf 8f4f 	dsb	sy
 8006540:	b662      	cpsie	i
 8006542:	607b      	str	r3, [r7, #4]
}
 8006544:	bf00      	nop
 8006546:	e7fe      	b.n	8006546 <vTaskSwitchContext+0xb2>
 8006548:	697a      	ldr	r2, [r7, #20]
 800654a:	4613      	mov	r3, r2
 800654c:	009b      	lsls	r3, r3, #2
 800654e:	4413      	add	r3, r2
 8006550:	009b      	lsls	r3, r3, #2
 8006552:	4a16      	ldr	r2, [pc, #88]	; (80065ac <vTaskSwitchContext+0x118>)
 8006554:	4413      	add	r3, r2
 8006556:	613b      	str	r3, [r7, #16]
 8006558:	693b      	ldr	r3, [r7, #16]
 800655a:	685b      	ldr	r3, [r3, #4]
 800655c:	685a      	ldr	r2, [r3, #4]
 800655e:	693b      	ldr	r3, [r7, #16]
 8006560:	605a      	str	r2, [r3, #4]
 8006562:	693b      	ldr	r3, [r7, #16]
 8006564:	685a      	ldr	r2, [r3, #4]
 8006566:	693b      	ldr	r3, [r7, #16]
 8006568:	3308      	adds	r3, #8
 800656a:	429a      	cmp	r2, r3
 800656c:	d104      	bne.n	8006578 <vTaskSwitchContext+0xe4>
 800656e:	693b      	ldr	r3, [r7, #16]
 8006570:	685b      	ldr	r3, [r3, #4]
 8006572:	685a      	ldr	r2, [r3, #4]
 8006574:	693b      	ldr	r3, [r7, #16]
 8006576:	605a      	str	r2, [r3, #4]
 8006578:	693b      	ldr	r3, [r7, #16]
 800657a:	685b      	ldr	r3, [r3, #4]
 800657c:	68db      	ldr	r3, [r3, #12]
 800657e:	4a09      	ldr	r2, [pc, #36]	; (80065a4 <vTaskSwitchContext+0x110>)
 8006580:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006582:	4b08      	ldr	r3, [pc, #32]	; (80065a4 <vTaskSwitchContext+0x110>)
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	3358      	adds	r3, #88	; 0x58
 8006588:	4a09      	ldr	r2, [pc, #36]	; (80065b0 <vTaskSwitchContext+0x11c>)
 800658a:	6013      	str	r3, [r2, #0]
}
 800658c:	bf00      	nop
 800658e:	3718      	adds	r7, #24
 8006590:	46bd      	mov	sp, r7
 8006592:	bd80      	pop	{r7, pc}
 8006594:	20000be0 	.word	0x20000be0
 8006598:	20000bcc 	.word	0x20000bcc
 800659c:	20000be8 	.word	0x20000be8
 80065a0:	20000be4 	.word	0x20000be4
 80065a4:	20000ab8 	.word	0x20000ab8
 80065a8:	20000bc0 	.word	0x20000bc0
 80065ac:	20000abc 	.word	0x20000abc
 80065b0:	2000001c 	.word	0x2000001c

080065b4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80065b4:	b580      	push	{r7, lr}
 80065b6:	b084      	sub	sp, #16
 80065b8:	af00      	add	r7, sp, #0
 80065ba:	6078      	str	r0, [r7, #4]
 80065bc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d10c      	bne.n	80065de <vTaskPlaceOnEventList+0x2a>
	__asm volatile
 80065c4:	f04f 0380 	mov.w	r3, #128	; 0x80
 80065c8:	b672      	cpsid	i
 80065ca:	f383 8811 	msr	BASEPRI, r3
 80065ce:	f3bf 8f6f 	isb	sy
 80065d2:	f3bf 8f4f 	dsb	sy
 80065d6:	b662      	cpsie	i
 80065d8:	60fb      	str	r3, [r7, #12]
}
 80065da:	bf00      	nop
 80065dc:	e7fe      	b.n	80065dc <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80065de:	4b07      	ldr	r3, [pc, #28]	; (80065fc <vTaskPlaceOnEventList+0x48>)
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	3318      	adds	r3, #24
 80065e4:	4619      	mov	r1, r3
 80065e6:	6878      	ldr	r0, [r7, #4]
 80065e8:	f7fe fedc 	bl	80053a4 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80065ec:	2101      	movs	r1, #1
 80065ee:	6838      	ldr	r0, [r7, #0]
 80065f0:	f000 fb2e 	bl	8006c50 <prvAddCurrentTaskToDelayedList>
}
 80065f4:	bf00      	nop
 80065f6:	3710      	adds	r7, #16
 80065f8:	46bd      	mov	sp, r7
 80065fa:	bd80      	pop	{r7, pc}
 80065fc:	20000ab8 	.word	0x20000ab8

08006600 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006600:	b580      	push	{r7, lr}
 8006602:	b086      	sub	sp, #24
 8006604:	af00      	add	r7, sp, #0
 8006606:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	68db      	ldr	r3, [r3, #12]
 800660c:	68db      	ldr	r3, [r3, #12]
 800660e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006610:	693b      	ldr	r3, [r7, #16]
 8006612:	2b00      	cmp	r3, #0
 8006614:	d10c      	bne.n	8006630 <xTaskRemoveFromEventList+0x30>
	__asm volatile
 8006616:	f04f 0380 	mov.w	r3, #128	; 0x80
 800661a:	b672      	cpsid	i
 800661c:	f383 8811 	msr	BASEPRI, r3
 8006620:	f3bf 8f6f 	isb	sy
 8006624:	f3bf 8f4f 	dsb	sy
 8006628:	b662      	cpsie	i
 800662a:	60fb      	str	r3, [r7, #12]
}
 800662c:	bf00      	nop
 800662e:	e7fe      	b.n	800662e <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006630:	693b      	ldr	r3, [r7, #16]
 8006632:	3318      	adds	r3, #24
 8006634:	4618      	mov	r0, r3
 8006636:	f7fe feee 	bl	8005416 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800663a:	4b1d      	ldr	r3, [pc, #116]	; (80066b0 <xTaskRemoveFromEventList+0xb0>)
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	2b00      	cmp	r3, #0
 8006640:	d11c      	bne.n	800667c <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006642:	693b      	ldr	r3, [r7, #16]
 8006644:	3304      	adds	r3, #4
 8006646:	4618      	mov	r0, r3
 8006648:	f7fe fee5 	bl	8005416 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800664c:	693b      	ldr	r3, [r7, #16]
 800664e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006650:	2201      	movs	r2, #1
 8006652:	409a      	lsls	r2, r3
 8006654:	4b17      	ldr	r3, [pc, #92]	; (80066b4 <xTaskRemoveFromEventList+0xb4>)
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	4313      	orrs	r3, r2
 800665a:	4a16      	ldr	r2, [pc, #88]	; (80066b4 <xTaskRemoveFromEventList+0xb4>)
 800665c:	6013      	str	r3, [r2, #0]
 800665e:	693b      	ldr	r3, [r7, #16]
 8006660:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006662:	4613      	mov	r3, r2
 8006664:	009b      	lsls	r3, r3, #2
 8006666:	4413      	add	r3, r2
 8006668:	009b      	lsls	r3, r3, #2
 800666a:	4a13      	ldr	r2, [pc, #76]	; (80066b8 <xTaskRemoveFromEventList+0xb8>)
 800666c:	441a      	add	r2, r3
 800666e:	693b      	ldr	r3, [r7, #16]
 8006670:	3304      	adds	r3, #4
 8006672:	4619      	mov	r1, r3
 8006674:	4610      	mov	r0, r2
 8006676:	f7fe fe71 	bl	800535c <vListInsertEnd>
 800667a:	e005      	b.n	8006688 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800667c:	693b      	ldr	r3, [r7, #16]
 800667e:	3318      	adds	r3, #24
 8006680:	4619      	mov	r1, r3
 8006682:	480e      	ldr	r0, [pc, #56]	; (80066bc <xTaskRemoveFromEventList+0xbc>)
 8006684:	f7fe fe6a 	bl	800535c <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006688:	693b      	ldr	r3, [r7, #16]
 800668a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800668c:	4b0c      	ldr	r3, [pc, #48]	; (80066c0 <xTaskRemoveFromEventList+0xc0>)
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006692:	429a      	cmp	r2, r3
 8006694:	d905      	bls.n	80066a2 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8006696:	2301      	movs	r3, #1
 8006698:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800669a:	4b0a      	ldr	r3, [pc, #40]	; (80066c4 <xTaskRemoveFromEventList+0xc4>)
 800669c:	2201      	movs	r2, #1
 800669e:	601a      	str	r2, [r3, #0]
 80066a0:	e001      	b.n	80066a6 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80066a2:	2300      	movs	r3, #0
 80066a4:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80066a6:	697b      	ldr	r3, [r7, #20]
}
 80066a8:	4618      	mov	r0, r3
 80066aa:	3718      	adds	r7, #24
 80066ac:	46bd      	mov	sp, r7
 80066ae:	bd80      	pop	{r7, pc}
 80066b0:	20000be0 	.word	0x20000be0
 80066b4:	20000bc0 	.word	0x20000bc0
 80066b8:	20000abc 	.word	0x20000abc
 80066bc:	20000b78 	.word	0x20000b78
 80066c0:	20000ab8 	.word	0x20000ab8
 80066c4:	20000bcc 	.word	0x20000bcc

080066c8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80066c8:	b480      	push	{r7}
 80066ca:	b083      	sub	sp, #12
 80066cc:	af00      	add	r7, sp, #0
 80066ce:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80066d0:	4b06      	ldr	r3, [pc, #24]	; (80066ec <vTaskInternalSetTimeOutState+0x24>)
 80066d2:	681a      	ldr	r2, [r3, #0]
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80066d8:	4b05      	ldr	r3, [pc, #20]	; (80066f0 <vTaskInternalSetTimeOutState+0x28>)
 80066da:	681a      	ldr	r2, [r3, #0]
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	605a      	str	r2, [r3, #4]
}
 80066e0:	bf00      	nop
 80066e2:	370c      	adds	r7, #12
 80066e4:	46bd      	mov	sp, r7
 80066e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ea:	4770      	bx	lr
 80066ec:	20000bd0 	.word	0x20000bd0
 80066f0:	20000bbc 	.word	0x20000bbc

080066f4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80066f4:	b580      	push	{r7, lr}
 80066f6:	b088      	sub	sp, #32
 80066f8:	af00      	add	r7, sp, #0
 80066fa:	6078      	str	r0, [r7, #4]
 80066fc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	2b00      	cmp	r3, #0
 8006702:	d10c      	bne.n	800671e <xTaskCheckForTimeOut+0x2a>
	__asm volatile
 8006704:	f04f 0380 	mov.w	r3, #128	; 0x80
 8006708:	b672      	cpsid	i
 800670a:	f383 8811 	msr	BASEPRI, r3
 800670e:	f3bf 8f6f 	isb	sy
 8006712:	f3bf 8f4f 	dsb	sy
 8006716:	b662      	cpsie	i
 8006718:	613b      	str	r3, [r7, #16]
}
 800671a:	bf00      	nop
 800671c:	e7fe      	b.n	800671c <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 800671e:	683b      	ldr	r3, [r7, #0]
 8006720:	2b00      	cmp	r3, #0
 8006722:	d10c      	bne.n	800673e <xTaskCheckForTimeOut+0x4a>
	__asm volatile
 8006724:	f04f 0380 	mov.w	r3, #128	; 0x80
 8006728:	b672      	cpsid	i
 800672a:	f383 8811 	msr	BASEPRI, r3
 800672e:	f3bf 8f6f 	isb	sy
 8006732:	f3bf 8f4f 	dsb	sy
 8006736:	b662      	cpsie	i
 8006738:	60fb      	str	r3, [r7, #12]
}
 800673a:	bf00      	nop
 800673c:	e7fe      	b.n	800673c <xTaskCheckForTimeOut+0x48>

	taskENTER_CRITICAL();
 800673e:	f000 fbfd 	bl	8006f3c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8006742:	4b1d      	ldr	r3, [pc, #116]	; (80067b8 <xTaskCheckForTimeOut+0xc4>)
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	685b      	ldr	r3, [r3, #4]
 800674c:	69ba      	ldr	r2, [r7, #24]
 800674e:	1ad3      	subs	r3, r2, r3
 8006750:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8006752:	683b      	ldr	r3, [r7, #0]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	f1b3 3fff 	cmp.w	r3, #4294967295
 800675a:	d102      	bne.n	8006762 <xTaskCheckForTimeOut+0x6e>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800675c:	2300      	movs	r3, #0
 800675e:	61fb      	str	r3, [r7, #28]
 8006760:	e023      	b.n	80067aa <xTaskCheckForTimeOut+0xb6>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	681a      	ldr	r2, [r3, #0]
 8006766:	4b15      	ldr	r3, [pc, #84]	; (80067bc <xTaskCheckForTimeOut+0xc8>)
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	429a      	cmp	r2, r3
 800676c:	d007      	beq.n	800677e <xTaskCheckForTimeOut+0x8a>
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	685b      	ldr	r3, [r3, #4]
 8006772:	69ba      	ldr	r2, [r7, #24]
 8006774:	429a      	cmp	r2, r3
 8006776:	d302      	bcc.n	800677e <xTaskCheckForTimeOut+0x8a>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006778:	2301      	movs	r3, #1
 800677a:	61fb      	str	r3, [r7, #28]
 800677c:	e015      	b.n	80067aa <xTaskCheckForTimeOut+0xb6>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800677e:	683b      	ldr	r3, [r7, #0]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	697a      	ldr	r2, [r7, #20]
 8006784:	429a      	cmp	r2, r3
 8006786:	d20b      	bcs.n	80067a0 <xTaskCheckForTimeOut+0xac>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8006788:	683b      	ldr	r3, [r7, #0]
 800678a:	681a      	ldr	r2, [r3, #0]
 800678c:	697b      	ldr	r3, [r7, #20]
 800678e:	1ad2      	subs	r2, r2, r3
 8006790:	683b      	ldr	r3, [r7, #0]
 8006792:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006794:	6878      	ldr	r0, [r7, #4]
 8006796:	f7ff ff97 	bl	80066c8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800679a:	2300      	movs	r3, #0
 800679c:	61fb      	str	r3, [r7, #28]
 800679e:	e004      	b.n	80067aa <xTaskCheckForTimeOut+0xb6>
		}
		else
		{
			*pxTicksToWait = 0;
 80067a0:	683b      	ldr	r3, [r7, #0]
 80067a2:	2200      	movs	r2, #0
 80067a4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80067a6:	2301      	movs	r3, #1
 80067a8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80067aa:	f000 fbfb 	bl	8006fa4 <vPortExitCritical>

	return xReturn;
 80067ae:	69fb      	ldr	r3, [r7, #28]
}
 80067b0:	4618      	mov	r0, r3
 80067b2:	3720      	adds	r7, #32
 80067b4:	46bd      	mov	sp, r7
 80067b6:	bd80      	pop	{r7, pc}
 80067b8:	20000bbc 	.word	0x20000bbc
 80067bc:	20000bd0 	.word	0x20000bd0

080067c0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80067c0:	b480      	push	{r7}
 80067c2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80067c4:	4b03      	ldr	r3, [pc, #12]	; (80067d4 <vTaskMissedYield+0x14>)
 80067c6:	2201      	movs	r2, #1
 80067c8:	601a      	str	r2, [r3, #0]
}
 80067ca:	bf00      	nop
 80067cc:	46bd      	mov	sp, r7
 80067ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067d2:	4770      	bx	lr
 80067d4:	20000bcc 	.word	0x20000bcc

080067d8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80067d8:	b580      	push	{r7, lr}
 80067da:	b082      	sub	sp, #8
 80067dc:	af00      	add	r7, sp, #0
 80067de:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80067e0:	f000 f852 	bl	8006888 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80067e4:	4b06      	ldr	r3, [pc, #24]	; (8006800 <prvIdleTask+0x28>)
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	2b01      	cmp	r3, #1
 80067ea:	d9f9      	bls.n	80067e0 <prvIdleTask+0x8>
			{
				taskYIELD();
 80067ec:	4b05      	ldr	r3, [pc, #20]	; (8006804 <prvIdleTask+0x2c>)
 80067ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80067f2:	601a      	str	r2, [r3, #0]
 80067f4:	f3bf 8f4f 	dsb	sy
 80067f8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80067fc:	e7f0      	b.n	80067e0 <prvIdleTask+0x8>
 80067fe:	bf00      	nop
 8006800:	20000abc 	.word	0x20000abc
 8006804:	e000ed04 	.word	0xe000ed04

08006808 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006808:	b580      	push	{r7, lr}
 800680a:	b082      	sub	sp, #8
 800680c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800680e:	2300      	movs	r3, #0
 8006810:	607b      	str	r3, [r7, #4]
 8006812:	e00c      	b.n	800682e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006814:	687a      	ldr	r2, [r7, #4]
 8006816:	4613      	mov	r3, r2
 8006818:	009b      	lsls	r3, r3, #2
 800681a:	4413      	add	r3, r2
 800681c:	009b      	lsls	r3, r3, #2
 800681e:	4a12      	ldr	r2, [pc, #72]	; (8006868 <prvInitialiseTaskLists+0x60>)
 8006820:	4413      	add	r3, r2
 8006822:	4618      	mov	r0, r3
 8006824:	f7fe fd6d 	bl	8005302 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	3301      	adds	r3, #1
 800682c:	607b      	str	r3, [r7, #4]
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	2b06      	cmp	r3, #6
 8006832:	d9ef      	bls.n	8006814 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006834:	480d      	ldr	r0, [pc, #52]	; (800686c <prvInitialiseTaskLists+0x64>)
 8006836:	f7fe fd64 	bl	8005302 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800683a:	480d      	ldr	r0, [pc, #52]	; (8006870 <prvInitialiseTaskLists+0x68>)
 800683c:	f7fe fd61 	bl	8005302 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006840:	480c      	ldr	r0, [pc, #48]	; (8006874 <prvInitialiseTaskLists+0x6c>)
 8006842:	f7fe fd5e 	bl	8005302 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006846:	480c      	ldr	r0, [pc, #48]	; (8006878 <prvInitialiseTaskLists+0x70>)
 8006848:	f7fe fd5b 	bl	8005302 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800684c:	480b      	ldr	r0, [pc, #44]	; (800687c <prvInitialiseTaskLists+0x74>)
 800684e:	f7fe fd58 	bl	8005302 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006852:	4b0b      	ldr	r3, [pc, #44]	; (8006880 <prvInitialiseTaskLists+0x78>)
 8006854:	4a05      	ldr	r2, [pc, #20]	; (800686c <prvInitialiseTaskLists+0x64>)
 8006856:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006858:	4b0a      	ldr	r3, [pc, #40]	; (8006884 <prvInitialiseTaskLists+0x7c>)
 800685a:	4a05      	ldr	r2, [pc, #20]	; (8006870 <prvInitialiseTaskLists+0x68>)
 800685c:	601a      	str	r2, [r3, #0]
}
 800685e:	bf00      	nop
 8006860:	3708      	adds	r7, #8
 8006862:	46bd      	mov	sp, r7
 8006864:	bd80      	pop	{r7, pc}
 8006866:	bf00      	nop
 8006868:	20000abc 	.word	0x20000abc
 800686c:	20000b48 	.word	0x20000b48
 8006870:	20000b5c 	.word	0x20000b5c
 8006874:	20000b78 	.word	0x20000b78
 8006878:	20000b8c 	.word	0x20000b8c
 800687c:	20000ba4 	.word	0x20000ba4
 8006880:	20000b70 	.word	0x20000b70
 8006884:	20000b74 	.word	0x20000b74

08006888 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006888:	b580      	push	{r7, lr}
 800688a:	b082      	sub	sp, #8
 800688c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800688e:	e019      	b.n	80068c4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006890:	f000 fb54 	bl	8006f3c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006894:	4b10      	ldr	r3, [pc, #64]	; (80068d8 <prvCheckTasksWaitingTermination+0x50>)
 8006896:	68db      	ldr	r3, [r3, #12]
 8006898:	68db      	ldr	r3, [r3, #12]
 800689a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	3304      	adds	r3, #4
 80068a0:	4618      	mov	r0, r3
 80068a2:	f7fe fdb8 	bl	8005416 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80068a6:	4b0d      	ldr	r3, [pc, #52]	; (80068dc <prvCheckTasksWaitingTermination+0x54>)
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	3b01      	subs	r3, #1
 80068ac:	4a0b      	ldr	r2, [pc, #44]	; (80068dc <prvCheckTasksWaitingTermination+0x54>)
 80068ae:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80068b0:	4b0b      	ldr	r3, [pc, #44]	; (80068e0 <prvCheckTasksWaitingTermination+0x58>)
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	3b01      	subs	r3, #1
 80068b6:	4a0a      	ldr	r2, [pc, #40]	; (80068e0 <prvCheckTasksWaitingTermination+0x58>)
 80068b8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80068ba:	f000 fb73 	bl	8006fa4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80068be:	6878      	ldr	r0, [r7, #4]
 80068c0:	f000 f810 	bl	80068e4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80068c4:	4b06      	ldr	r3, [pc, #24]	; (80068e0 <prvCheckTasksWaitingTermination+0x58>)
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d1e1      	bne.n	8006890 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80068cc:	bf00      	nop
 80068ce:	bf00      	nop
 80068d0:	3708      	adds	r7, #8
 80068d2:	46bd      	mov	sp, r7
 80068d4:	bd80      	pop	{r7, pc}
 80068d6:	bf00      	nop
 80068d8:	20000b8c 	.word	0x20000b8c
 80068dc:	20000bb8 	.word	0x20000bb8
 80068e0:	20000ba0 	.word	0x20000ba0

080068e4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80068e4:	b580      	push	{r7, lr}
 80068e6:	b084      	sub	sp, #16
 80068e8:	af00      	add	r7, sp, #0
 80068ea:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	3358      	adds	r3, #88	; 0x58
 80068f0:	4618      	mov	r0, r3
 80068f2:	f001 f8a1 	bl	8007a38 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	f893 30bd 	ldrb.w	r3, [r3, #189]	; 0xbd
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d108      	bne.n	8006912 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006904:	4618      	mov	r0, r3
 8006906:	f000 fd0f 	bl	8007328 <vPortFree>
				vPortFree( pxTCB );
 800690a:	6878      	ldr	r0, [r7, #4]
 800690c:	f000 fd0c 	bl	8007328 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006910:	e01a      	b.n	8006948 <prvDeleteTCB+0x64>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	f893 30bd 	ldrb.w	r3, [r3, #189]	; 0xbd
 8006918:	2b01      	cmp	r3, #1
 800691a:	d103      	bne.n	8006924 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800691c:	6878      	ldr	r0, [r7, #4]
 800691e:	f000 fd03 	bl	8007328 <vPortFree>
	}
 8006922:	e011      	b.n	8006948 <prvDeleteTCB+0x64>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	f893 30bd 	ldrb.w	r3, [r3, #189]	; 0xbd
 800692a:	2b02      	cmp	r3, #2
 800692c:	d00c      	beq.n	8006948 <prvDeleteTCB+0x64>
	__asm volatile
 800692e:	f04f 0380 	mov.w	r3, #128	; 0x80
 8006932:	b672      	cpsid	i
 8006934:	f383 8811 	msr	BASEPRI, r3
 8006938:	f3bf 8f6f 	isb	sy
 800693c:	f3bf 8f4f 	dsb	sy
 8006940:	b662      	cpsie	i
 8006942:	60fb      	str	r3, [r7, #12]
}
 8006944:	bf00      	nop
 8006946:	e7fe      	b.n	8006946 <prvDeleteTCB+0x62>
	}
 8006948:	bf00      	nop
 800694a:	3710      	adds	r7, #16
 800694c:	46bd      	mov	sp, r7
 800694e:	bd80      	pop	{r7, pc}

08006950 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006950:	b480      	push	{r7}
 8006952:	b083      	sub	sp, #12
 8006954:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006956:	4b0c      	ldr	r3, [pc, #48]	; (8006988 <prvResetNextTaskUnblockTime+0x38>)
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	2b00      	cmp	r3, #0
 800695e:	d104      	bne.n	800696a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006960:	4b0a      	ldr	r3, [pc, #40]	; (800698c <prvResetNextTaskUnblockTime+0x3c>)
 8006962:	f04f 32ff 	mov.w	r2, #4294967295
 8006966:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006968:	e008      	b.n	800697c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800696a:	4b07      	ldr	r3, [pc, #28]	; (8006988 <prvResetNextTaskUnblockTime+0x38>)
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	68db      	ldr	r3, [r3, #12]
 8006970:	68db      	ldr	r3, [r3, #12]
 8006972:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	685b      	ldr	r3, [r3, #4]
 8006978:	4a04      	ldr	r2, [pc, #16]	; (800698c <prvResetNextTaskUnblockTime+0x3c>)
 800697a:	6013      	str	r3, [r2, #0]
}
 800697c:	bf00      	nop
 800697e:	370c      	adds	r7, #12
 8006980:	46bd      	mov	sp, r7
 8006982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006986:	4770      	bx	lr
 8006988:	20000b70 	.word	0x20000b70
 800698c:	20000bd8 	.word	0x20000bd8

08006990 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8006990:	b480      	push	{r7}
 8006992:	b083      	sub	sp, #12
 8006994:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 8006996:	4b05      	ldr	r3, [pc, #20]	; (80069ac <xTaskGetCurrentTaskHandle+0x1c>)
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	607b      	str	r3, [r7, #4]

		return xReturn;
 800699c:	687b      	ldr	r3, [r7, #4]
	}
 800699e:	4618      	mov	r0, r3
 80069a0:	370c      	adds	r7, #12
 80069a2:	46bd      	mov	sp, r7
 80069a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069a8:	4770      	bx	lr
 80069aa:	bf00      	nop
 80069ac:	20000ab8 	.word	0x20000ab8

080069b0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80069b0:	b480      	push	{r7}
 80069b2:	b083      	sub	sp, #12
 80069b4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80069b6:	4b0b      	ldr	r3, [pc, #44]	; (80069e4 <xTaskGetSchedulerState+0x34>)
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d102      	bne.n	80069c4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80069be:	2301      	movs	r3, #1
 80069c0:	607b      	str	r3, [r7, #4]
 80069c2:	e008      	b.n	80069d6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80069c4:	4b08      	ldr	r3, [pc, #32]	; (80069e8 <xTaskGetSchedulerState+0x38>)
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d102      	bne.n	80069d2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80069cc:	2302      	movs	r3, #2
 80069ce:	607b      	str	r3, [r7, #4]
 80069d0:	e001      	b.n	80069d6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80069d2:	2300      	movs	r3, #0
 80069d4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80069d6:	687b      	ldr	r3, [r7, #4]
	}
 80069d8:	4618      	mov	r0, r3
 80069da:	370c      	adds	r7, #12
 80069dc:	46bd      	mov	sp, r7
 80069de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069e2:	4770      	bx	lr
 80069e4:	20000bc4 	.word	0x20000bc4
 80069e8:	20000be0 	.word	0x20000be0

080069ec <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80069ec:	b580      	push	{r7, lr}
 80069ee:	b084      	sub	sp, #16
 80069f0:	af00      	add	r7, sp, #0
 80069f2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80069f8:	2300      	movs	r3, #0
 80069fa:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d069      	beq.n	8006ad6 <xTaskPriorityInherit+0xea>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8006a02:	68bb      	ldr	r3, [r7, #8]
 8006a04:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006a06:	4b36      	ldr	r3, [pc, #216]	; (8006ae0 <xTaskPriorityInherit+0xf4>)
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a0c:	429a      	cmp	r2, r3
 8006a0e:	d259      	bcs.n	8006ac4 <xTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8006a10:	68bb      	ldr	r3, [r7, #8]
 8006a12:	699b      	ldr	r3, [r3, #24]
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	db06      	blt.n	8006a26 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006a18:	4b31      	ldr	r3, [pc, #196]	; (8006ae0 <xTaskPriorityInherit+0xf4>)
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a1e:	f1c3 0207 	rsb	r2, r3, #7
 8006a22:	68bb      	ldr	r3, [r7, #8]
 8006a24:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8006a26:	68bb      	ldr	r3, [r7, #8]
 8006a28:	6959      	ldr	r1, [r3, #20]
 8006a2a:	68bb      	ldr	r3, [r7, #8]
 8006a2c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006a2e:	4613      	mov	r3, r2
 8006a30:	009b      	lsls	r3, r3, #2
 8006a32:	4413      	add	r3, r2
 8006a34:	009b      	lsls	r3, r3, #2
 8006a36:	4a2b      	ldr	r2, [pc, #172]	; (8006ae4 <xTaskPriorityInherit+0xf8>)
 8006a38:	4413      	add	r3, r2
 8006a3a:	4299      	cmp	r1, r3
 8006a3c:	d13a      	bne.n	8006ab4 <xTaskPriorityInherit+0xc8>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006a3e:	68bb      	ldr	r3, [r7, #8]
 8006a40:	3304      	adds	r3, #4
 8006a42:	4618      	mov	r0, r3
 8006a44:	f7fe fce7 	bl	8005416 <uxListRemove>
 8006a48:	4603      	mov	r3, r0
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d115      	bne.n	8006a7a <xTaskPriorityInherit+0x8e>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 8006a4e:	68bb      	ldr	r3, [r7, #8]
 8006a50:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006a52:	4924      	ldr	r1, [pc, #144]	; (8006ae4 <xTaskPriorityInherit+0xf8>)
 8006a54:	4613      	mov	r3, r2
 8006a56:	009b      	lsls	r3, r3, #2
 8006a58:	4413      	add	r3, r2
 8006a5a:	009b      	lsls	r3, r3, #2
 8006a5c:	440b      	add	r3, r1
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d10a      	bne.n	8006a7a <xTaskPriorityInherit+0x8e>
 8006a64:	68bb      	ldr	r3, [r7, #8]
 8006a66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a68:	2201      	movs	r2, #1
 8006a6a:	fa02 f303 	lsl.w	r3, r2, r3
 8006a6e:	43da      	mvns	r2, r3
 8006a70:	4b1d      	ldr	r3, [pc, #116]	; (8006ae8 <xTaskPriorityInherit+0xfc>)
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	4013      	ands	r3, r2
 8006a76:	4a1c      	ldr	r2, [pc, #112]	; (8006ae8 <xTaskPriorityInherit+0xfc>)
 8006a78:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006a7a:	4b19      	ldr	r3, [pc, #100]	; (8006ae0 <xTaskPriorityInherit+0xf4>)
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006a80:	68bb      	ldr	r3, [r7, #8]
 8006a82:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8006a84:	68bb      	ldr	r3, [r7, #8]
 8006a86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a88:	2201      	movs	r2, #1
 8006a8a:	409a      	lsls	r2, r3
 8006a8c:	4b16      	ldr	r3, [pc, #88]	; (8006ae8 <xTaskPriorityInherit+0xfc>)
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	4313      	orrs	r3, r2
 8006a92:	4a15      	ldr	r2, [pc, #84]	; (8006ae8 <xTaskPriorityInherit+0xfc>)
 8006a94:	6013      	str	r3, [r2, #0]
 8006a96:	68bb      	ldr	r3, [r7, #8]
 8006a98:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006a9a:	4613      	mov	r3, r2
 8006a9c:	009b      	lsls	r3, r3, #2
 8006a9e:	4413      	add	r3, r2
 8006aa0:	009b      	lsls	r3, r3, #2
 8006aa2:	4a10      	ldr	r2, [pc, #64]	; (8006ae4 <xTaskPriorityInherit+0xf8>)
 8006aa4:	441a      	add	r2, r3
 8006aa6:	68bb      	ldr	r3, [r7, #8]
 8006aa8:	3304      	adds	r3, #4
 8006aaa:	4619      	mov	r1, r3
 8006aac:	4610      	mov	r0, r2
 8006aae:	f7fe fc55 	bl	800535c <vListInsertEnd>
 8006ab2:	e004      	b.n	8006abe <xTaskPriorityInherit+0xd2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006ab4:	4b0a      	ldr	r3, [pc, #40]	; (8006ae0 <xTaskPriorityInherit+0xf4>)
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006aba:	68bb      	ldr	r3, [r7, #8]
 8006abc:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8006abe:	2301      	movs	r3, #1
 8006ac0:	60fb      	str	r3, [r7, #12]
 8006ac2:	e008      	b.n	8006ad6 <xTaskPriorityInherit+0xea>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8006ac4:	68bb      	ldr	r3, [r7, #8]
 8006ac6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006ac8:	4b05      	ldr	r3, [pc, #20]	; (8006ae0 <xTaskPriorityInherit+0xf4>)
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ace:	429a      	cmp	r2, r3
 8006ad0:	d201      	bcs.n	8006ad6 <xTaskPriorityInherit+0xea>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8006ad2:	2301      	movs	r3, #1
 8006ad4:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006ad6:	68fb      	ldr	r3, [r7, #12]
	}
 8006ad8:	4618      	mov	r0, r3
 8006ada:	3710      	adds	r7, #16
 8006adc:	46bd      	mov	sp, r7
 8006ade:	bd80      	pop	{r7, pc}
 8006ae0:	20000ab8 	.word	0x20000ab8
 8006ae4:	20000abc 	.word	0x20000abc
 8006ae8:	20000bc0 	.word	0x20000bc0

08006aec <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8006aec:	b580      	push	{r7, lr}
 8006aee:	b088      	sub	sp, #32
 8006af0:	af00      	add	r7, sp, #0
 8006af2:	6078      	str	r0, [r7, #4]
 8006af4:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8006afa:	2301      	movs	r3, #1
 8006afc:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	f000 8087 	beq.w	8006c14 <vTaskPriorityDisinheritAfterTimeout+0x128>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8006b06:	69bb      	ldr	r3, [r7, #24]
 8006b08:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d10c      	bne.n	8006b28 <vTaskPriorityDisinheritAfterTimeout+0x3c>
	__asm volatile
 8006b0e:	f04f 0380 	mov.w	r3, #128	; 0x80
 8006b12:	b672      	cpsid	i
 8006b14:	f383 8811 	msr	BASEPRI, r3
 8006b18:	f3bf 8f6f 	isb	sy
 8006b1c:	f3bf 8f4f 	dsb	sy
 8006b20:	b662      	cpsie	i
 8006b22:	60fb      	str	r3, [r7, #12]
}
 8006b24:	bf00      	nop
 8006b26:	e7fe      	b.n	8006b26 <vTaskPriorityDisinheritAfterTimeout+0x3a>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8006b28:	69bb      	ldr	r3, [r7, #24]
 8006b2a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006b2c:	683a      	ldr	r2, [r7, #0]
 8006b2e:	429a      	cmp	r2, r3
 8006b30:	d902      	bls.n	8006b38 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8006b32:	683b      	ldr	r3, [r7, #0]
 8006b34:	61fb      	str	r3, [r7, #28]
 8006b36:	e002      	b.n	8006b3e <vTaskPriorityDisinheritAfterTimeout+0x52>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8006b38:	69bb      	ldr	r3, [r7, #24]
 8006b3a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006b3c:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8006b3e:	69bb      	ldr	r3, [r7, #24]
 8006b40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b42:	69fa      	ldr	r2, [r7, #28]
 8006b44:	429a      	cmp	r2, r3
 8006b46:	d065      	beq.n	8006c14 <vTaskPriorityDisinheritAfterTimeout+0x128>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8006b48:	69bb      	ldr	r3, [r7, #24]
 8006b4a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006b4c:	697a      	ldr	r2, [r7, #20]
 8006b4e:	429a      	cmp	r2, r3
 8006b50:	d160      	bne.n	8006c14 <vTaskPriorityDisinheritAfterTimeout+0x128>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8006b52:	4b32      	ldr	r3, [pc, #200]	; (8006c1c <vTaskPriorityDisinheritAfterTimeout+0x130>)
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	69ba      	ldr	r2, [r7, #24]
 8006b58:	429a      	cmp	r2, r3
 8006b5a:	d10c      	bne.n	8006b76 <vTaskPriorityDisinheritAfterTimeout+0x8a>
	__asm volatile
 8006b5c:	f04f 0380 	mov.w	r3, #128	; 0x80
 8006b60:	b672      	cpsid	i
 8006b62:	f383 8811 	msr	BASEPRI, r3
 8006b66:	f3bf 8f6f 	isb	sy
 8006b6a:	f3bf 8f4f 	dsb	sy
 8006b6e:	b662      	cpsie	i
 8006b70:	60bb      	str	r3, [r7, #8]
}
 8006b72:	bf00      	nop
 8006b74:	e7fe      	b.n	8006b74 <vTaskPriorityDisinheritAfterTimeout+0x88>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8006b76:	69bb      	ldr	r3, [r7, #24]
 8006b78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b7a:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8006b7c:	69bb      	ldr	r3, [r7, #24]
 8006b7e:	69fa      	ldr	r2, [r7, #28]
 8006b80:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8006b82:	69bb      	ldr	r3, [r7, #24]
 8006b84:	699b      	ldr	r3, [r3, #24]
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	db04      	blt.n	8006b94 <vTaskPriorityDisinheritAfterTimeout+0xa8>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006b8a:	69fb      	ldr	r3, [r7, #28]
 8006b8c:	f1c3 0207 	rsb	r2, r3, #7
 8006b90:	69bb      	ldr	r3, [r7, #24]
 8006b92:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8006b94:	69bb      	ldr	r3, [r7, #24]
 8006b96:	6959      	ldr	r1, [r3, #20]
 8006b98:	693a      	ldr	r2, [r7, #16]
 8006b9a:	4613      	mov	r3, r2
 8006b9c:	009b      	lsls	r3, r3, #2
 8006b9e:	4413      	add	r3, r2
 8006ba0:	009b      	lsls	r3, r3, #2
 8006ba2:	4a1f      	ldr	r2, [pc, #124]	; (8006c20 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 8006ba4:	4413      	add	r3, r2
 8006ba6:	4299      	cmp	r1, r3
 8006ba8:	d134      	bne.n	8006c14 <vTaskPriorityDisinheritAfterTimeout+0x128>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006baa:	69bb      	ldr	r3, [r7, #24]
 8006bac:	3304      	adds	r3, #4
 8006bae:	4618      	mov	r0, r3
 8006bb0:	f7fe fc31 	bl	8005416 <uxListRemove>
 8006bb4:	4603      	mov	r3, r0
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d115      	bne.n	8006be6 <vTaskPriorityDisinheritAfterTimeout+0xfa>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8006bba:	69bb      	ldr	r3, [r7, #24]
 8006bbc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006bbe:	4918      	ldr	r1, [pc, #96]	; (8006c20 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 8006bc0:	4613      	mov	r3, r2
 8006bc2:	009b      	lsls	r3, r3, #2
 8006bc4:	4413      	add	r3, r2
 8006bc6:	009b      	lsls	r3, r3, #2
 8006bc8:	440b      	add	r3, r1
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d10a      	bne.n	8006be6 <vTaskPriorityDisinheritAfterTimeout+0xfa>
 8006bd0:	69bb      	ldr	r3, [r7, #24]
 8006bd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006bd4:	2201      	movs	r2, #1
 8006bd6:	fa02 f303 	lsl.w	r3, r2, r3
 8006bda:	43da      	mvns	r2, r3
 8006bdc:	4b11      	ldr	r3, [pc, #68]	; (8006c24 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	4013      	ands	r3, r2
 8006be2:	4a10      	ldr	r2, [pc, #64]	; (8006c24 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8006be4:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8006be6:	69bb      	ldr	r3, [r7, #24]
 8006be8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006bea:	2201      	movs	r2, #1
 8006bec:	409a      	lsls	r2, r3
 8006bee:	4b0d      	ldr	r3, [pc, #52]	; (8006c24 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	4313      	orrs	r3, r2
 8006bf4:	4a0b      	ldr	r2, [pc, #44]	; (8006c24 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8006bf6:	6013      	str	r3, [r2, #0]
 8006bf8:	69bb      	ldr	r3, [r7, #24]
 8006bfa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006bfc:	4613      	mov	r3, r2
 8006bfe:	009b      	lsls	r3, r3, #2
 8006c00:	4413      	add	r3, r2
 8006c02:	009b      	lsls	r3, r3, #2
 8006c04:	4a06      	ldr	r2, [pc, #24]	; (8006c20 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 8006c06:	441a      	add	r2, r3
 8006c08:	69bb      	ldr	r3, [r7, #24]
 8006c0a:	3304      	adds	r3, #4
 8006c0c:	4619      	mov	r1, r3
 8006c0e:	4610      	mov	r0, r2
 8006c10:	f7fe fba4 	bl	800535c <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006c14:	bf00      	nop
 8006c16:	3720      	adds	r7, #32
 8006c18:	46bd      	mov	sp, r7
 8006c1a:	bd80      	pop	{r7, pc}
 8006c1c:	20000ab8 	.word	0x20000ab8
 8006c20:	20000abc 	.word	0x20000abc
 8006c24:	20000bc0 	.word	0x20000bc0

08006c28 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8006c28:	b480      	push	{r7}
 8006c2a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8006c2c:	4b07      	ldr	r3, [pc, #28]	; (8006c4c <pvTaskIncrementMutexHeldCount+0x24>)
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d004      	beq.n	8006c3e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8006c34:	4b05      	ldr	r3, [pc, #20]	; (8006c4c <pvTaskIncrementMutexHeldCount+0x24>)
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006c3a:	3201      	adds	r2, #1
 8006c3c:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 8006c3e:	4b03      	ldr	r3, [pc, #12]	; (8006c4c <pvTaskIncrementMutexHeldCount+0x24>)
 8006c40:	681b      	ldr	r3, [r3, #0]
	}
 8006c42:	4618      	mov	r0, r3
 8006c44:	46bd      	mov	sp, r7
 8006c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c4a:	4770      	bx	lr
 8006c4c:	20000ab8 	.word	0x20000ab8

08006c50 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006c50:	b580      	push	{r7, lr}
 8006c52:	b084      	sub	sp, #16
 8006c54:	af00      	add	r7, sp, #0
 8006c56:	6078      	str	r0, [r7, #4]
 8006c58:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006c5a:	4b29      	ldr	r3, [pc, #164]	; (8006d00 <prvAddCurrentTaskToDelayedList+0xb0>)
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006c60:	4b28      	ldr	r3, [pc, #160]	; (8006d04 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	3304      	adds	r3, #4
 8006c66:	4618      	mov	r0, r3
 8006c68:	f7fe fbd5 	bl	8005416 <uxListRemove>
 8006c6c:	4603      	mov	r3, r0
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d10b      	bne.n	8006c8a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8006c72:	4b24      	ldr	r3, [pc, #144]	; (8006d04 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c78:	2201      	movs	r2, #1
 8006c7a:	fa02 f303 	lsl.w	r3, r2, r3
 8006c7e:	43da      	mvns	r2, r3
 8006c80:	4b21      	ldr	r3, [pc, #132]	; (8006d08 <prvAddCurrentTaskToDelayedList+0xb8>)
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	4013      	ands	r3, r2
 8006c86:	4a20      	ldr	r2, [pc, #128]	; (8006d08 <prvAddCurrentTaskToDelayedList+0xb8>)
 8006c88:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c90:	d10a      	bne.n	8006ca8 <prvAddCurrentTaskToDelayedList+0x58>
 8006c92:	683b      	ldr	r3, [r7, #0]
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d007      	beq.n	8006ca8 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006c98:	4b1a      	ldr	r3, [pc, #104]	; (8006d04 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	3304      	adds	r3, #4
 8006c9e:	4619      	mov	r1, r3
 8006ca0:	481a      	ldr	r0, [pc, #104]	; (8006d0c <prvAddCurrentTaskToDelayedList+0xbc>)
 8006ca2:	f7fe fb5b 	bl	800535c <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006ca6:	e026      	b.n	8006cf6 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006ca8:	68fa      	ldr	r2, [r7, #12]
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	4413      	add	r3, r2
 8006cae:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006cb0:	4b14      	ldr	r3, [pc, #80]	; (8006d04 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	68ba      	ldr	r2, [r7, #8]
 8006cb6:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006cb8:	68ba      	ldr	r2, [r7, #8]
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	429a      	cmp	r2, r3
 8006cbe:	d209      	bcs.n	8006cd4 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006cc0:	4b13      	ldr	r3, [pc, #76]	; (8006d10 <prvAddCurrentTaskToDelayedList+0xc0>)
 8006cc2:	681a      	ldr	r2, [r3, #0]
 8006cc4:	4b0f      	ldr	r3, [pc, #60]	; (8006d04 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	3304      	adds	r3, #4
 8006cca:	4619      	mov	r1, r3
 8006ccc:	4610      	mov	r0, r2
 8006cce:	f7fe fb69 	bl	80053a4 <vListInsert>
}
 8006cd2:	e010      	b.n	8006cf6 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006cd4:	4b0f      	ldr	r3, [pc, #60]	; (8006d14 <prvAddCurrentTaskToDelayedList+0xc4>)
 8006cd6:	681a      	ldr	r2, [r3, #0]
 8006cd8:	4b0a      	ldr	r3, [pc, #40]	; (8006d04 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	3304      	adds	r3, #4
 8006cde:	4619      	mov	r1, r3
 8006ce0:	4610      	mov	r0, r2
 8006ce2:	f7fe fb5f 	bl	80053a4 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006ce6:	4b0c      	ldr	r3, [pc, #48]	; (8006d18 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	68ba      	ldr	r2, [r7, #8]
 8006cec:	429a      	cmp	r2, r3
 8006cee:	d202      	bcs.n	8006cf6 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8006cf0:	4a09      	ldr	r2, [pc, #36]	; (8006d18 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006cf2:	68bb      	ldr	r3, [r7, #8]
 8006cf4:	6013      	str	r3, [r2, #0]
}
 8006cf6:	bf00      	nop
 8006cf8:	3710      	adds	r7, #16
 8006cfa:	46bd      	mov	sp, r7
 8006cfc:	bd80      	pop	{r7, pc}
 8006cfe:	bf00      	nop
 8006d00:	20000bbc 	.word	0x20000bbc
 8006d04:	20000ab8 	.word	0x20000ab8
 8006d08:	20000bc0 	.word	0x20000bc0
 8006d0c:	20000ba4 	.word	0x20000ba4
 8006d10:	20000b74 	.word	0x20000b74
 8006d14:	20000b70 	.word	0x20000b70
 8006d18:	20000bd8 	.word	0x20000bd8

08006d1c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006d1c:	b480      	push	{r7}
 8006d1e:	b085      	sub	sp, #20
 8006d20:	af00      	add	r7, sp, #0
 8006d22:	60f8      	str	r0, [r7, #12]
 8006d24:	60b9      	str	r1, [r7, #8]
 8006d26:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	3b04      	subs	r3, #4
 8006d2c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8006d34:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	3b04      	subs	r3, #4
 8006d3a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006d3c:	68bb      	ldr	r3, [r7, #8]
 8006d3e:	f023 0201 	bic.w	r2, r3, #1
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	3b04      	subs	r3, #4
 8006d4a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006d4c:	4a0c      	ldr	r2, [pc, #48]	; (8006d80 <pxPortInitialiseStack+0x64>)
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	3b14      	subs	r3, #20
 8006d56:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006d58:	687a      	ldr	r2, [r7, #4]
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	3b04      	subs	r3, #4
 8006d62:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	f06f 0202 	mvn.w	r2, #2
 8006d6a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	3b20      	subs	r3, #32
 8006d70:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006d72:	68fb      	ldr	r3, [r7, #12]
}
 8006d74:	4618      	mov	r0, r3
 8006d76:	3714      	adds	r7, #20
 8006d78:	46bd      	mov	sp, r7
 8006d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d7e:	4770      	bx	lr
 8006d80:	08006d85 	.word	0x08006d85

08006d84 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006d84:	b480      	push	{r7}
 8006d86:	b085      	sub	sp, #20
 8006d88:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8006d8a:	2300      	movs	r3, #0
 8006d8c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006d8e:	4b14      	ldr	r3, [pc, #80]	; (8006de0 <prvTaskExitError+0x5c>)
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d96:	d00c      	beq.n	8006db2 <prvTaskExitError+0x2e>
	__asm volatile
 8006d98:	f04f 0380 	mov.w	r3, #128	; 0x80
 8006d9c:	b672      	cpsid	i
 8006d9e:	f383 8811 	msr	BASEPRI, r3
 8006da2:	f3bf 8f6f 	isb	sy
 8006da6:	f3bf 8f4f 	dsb	sy
 8006daa:	b662      	cpsie	i
 8006dac:	60fb      	str	r3, [r7, #12]
}
 8006dae:	bf00      	nop
 8006db0:	e7fe      	b.n	8006db0 <prvTaskExitError+0x2c>
	__asm volatile
 8006db2:	f04f 0380 	mov.w	r3, #128	; 0x80
 8006db6:	b672      	cpsid	i
 8006db8:	f383 8811 	msr	BASEPRI, r3
 8006dbc:	f3bf 8f6f 	isb	sy
 8006dc0:	f3bf 8f4f 	dsb	sy
 8006dc4:	b662      	cpsie	i
 8006dc6:	60bb      	str	r3, [r7, #8]
}
 8006dc8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006dca:	bf00      	nop
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d0fc      	beq.n	8006dcc <prvTaskExitError+0x48>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006dd2:	bf00      	nop
 8006dd4:	bf00      	nop
 8006dd6:	3714      	adds	r7, #20
 8006dd8:	46bd      	mov	sp, r7
 8006dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dde:	4770      	bx	lr
 8006de0:	20000018 	.word	0x20000018
	...

08006df0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006df0:	4b07      	ldr	r3, [pc, #28]	; (8006e10 <pxCurrentTCBConst2>)
 8006df2:	6819      	ldr	r1, [r3, #0]
 8006df4:	6808      	ldr	r0, [r1, #0]
 8006df6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006dfa:	f380 8809 	msr	PSP, r0
 8006dfe:	f3bf 8f6f 	isb	sy
 8006e02:	f04f 0000 	mov.w	r0, #0
 8006e06:	f380 8811 	msr	BASEPRI, r0
 8006e0a:	4770      	bx	lr
 8006e0c:	f3af 8000 	nop.w

08006e10 <pxCurrentTCBConst2>:
 8006e10:	20000ab8 	.word	0x20000ab8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006e14:	bf00      	nop
 8006e16:	bf00      	nop

08006e18 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006e18:	4808      	ldr	r0, [pc, #32]	; (8006e3c <prvPortStartFirstTask+0x24>)
 8006e1a:	6800      	ldr	r0, [r0, #0]
 8006e1c:	6800      	ldr	r0, [r0, #0]
 8006e1e:	f380 8808 	msr	MSP, r0
 8006e22:	f04f 0000 	mov.w	r0, #0
 8006e26:	f380 8814 	msr	CONTROL, r0
 8006e2a:	b662      	cpsie	i
 8006e2c:	b661      	cpsie	f
 8006e2e:	f3bf 8f4f 	dsb	sy
 8006e32:	f3bf 8f6f 	isb	sy
 8006e36:	df00      	svc	0
 8006e38:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8006e3a:	bf00      	nop
 8006e3c:	e000ed08 	.word	0xe000ed08

08006e40 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006e40:	b580      	push	{r7, lr}
 8006e42:	b084      	sub	sp, #16
 8006e44:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006e46:	4b37      	ldr	r3, [pc, #220]	; (8006f24 <xPortStartScheduler+0xe4>)
 8006e48:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	781b      	ldrb	r3, [r3, #0]
 8006e4e:	b2db      	uxtb	r3, r3
 8006e50:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	22ff      	movs	r2, #255	; 0xff
 8006e56:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	781b      	ldrb	r3, [r3, #0]
 8006e5c:	b2db      	uxtb	r3, r3
 8006e5e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006e60:	78fb      	ldrb	r3, [r7, #3]
 8006e62:	b2db      	uxtb	r3, r3
 8006e64:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8006e68:	b2da      	uxtb	r2, r3
 8006e6a:	4b2f      	ldr	r3, [pc, #188]	; (8006f28 <xPortStartScheduler+0xe8>)
 8006e6c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006e6e:	4b2f      	ldr	r3, [pc, #188]	; (8006f2c <xPortStartScheduler+0xec>)
 8006e70:	2207      	movs	r2, #7
 8006e72:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006e74:	e009      	b.n	8006e8a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8006e76:	4b2d      	ldr	r3, [pc, #180]	; (8006f2c <xPortStartScheduler+0xec>)
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	3b01      	subs	r3, #1
 8006e7c:	4a2b      	ldr	r2, [pc, #172]	; (8006f2c <xPortStartScheduler+0xec>)
 8006e7e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006e80:	78fb      	ldrb	r3, [r7, #3]
 8006e82:	b2db      	uxtb	r3, r3
 8006e84:	005b      	lsls	r3, r3, #1
 8006e86:	b2db      	uxtb	r3, r3
 8006e88:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006e8a:	78fb      	ldrb	r3, [r7, #3]
 8006e8c:	b2db      	uxtb	r3, r3
 8006e8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006e92:	2b80      	cmp	r3, #128	; 0x80
 8006e94:	d0ef      	beq.n	8006e76 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006e96:	4b25      	ldr	r3, [pc, #148]	; (8006f2c <xPortStartScheduler+0xec>)
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	f1c3 0307 	rsb	r3, r3, #7
 8006e9e:	2b04      	cmp	r3, #4
 8006ea0:	d00c      	beq.n	8006ebc <xPortStartScheduler+0x7c>
	__asm volatile
 8006ea2:	f04f 0380 	mov.w	r3, #128	; 0x80
 8006ea6:	b672      	cpsid	i
 8006ea8:	f383 8811 	msr	BASEPRI, r3
 8006eac:	f3bf 8f6f 	isb	sy
 8006eb0:	f3bf 8f4f 	dsb	sy
 8006eb4:	b662      	cpsie	i
 8006eb6:	60bb      	str	r3, [r7, #8]
}
 8006eb8:	bf00      	nop
 8006eba:	e7fe      	b.n	8006eba <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006ebc:	4b1b      	ldr	r3, [pc, #108]	; (8006f2c <xPortStartScheduler+0xec>)
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	021b      	lsls	r3, r3, #8
 8006ec2:	4a1a      	ldr	r2, [pc, #104]	; (8006f2c <xPortStartScheduler+0xec>)
 8006ec4:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006ec6:	4b19      	ldr	r3, [pc, #100]	; (8006f2c <xPortStartScheduler+0xec>)
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006ece:	4a17      	ldr	r2, [pc, #92]	; (8006f2c <xPortStartScheduler+0xec>)
 8006ed0:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	b2da      	uxtb	r2, r3
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006eda:	4b15      	ldr	r3, [pc, #84]	; (8006f30 <xPortStartScheduler+0xf0>)
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	4a14      	ldr	r2, [pc, #80]	; (8006f30 <xPortStartScheduler+0xf0>)
 8006ee0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006ee4:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006ee6:	4b12      	ldr	r3, [pc, #72]	; (8006f30 <xPortStartScheduler+0xf0>)
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	4a11      	ldr	r2, [pc, #68]	; (8006f30 <xPortStartScheduler+0xf0>)
 8006eec:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8006ef0:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006ef2:	f000 f8dd 	bl	80070b0 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006ef6:	4b0f      	ldr	r3, [pc, #60]	; (8006f34 <xPortStartScheduler+0xf4>)
 8006ef8:	2200      	movs	r2, #0
 8006efa:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8006efc:	f000 f8fc 	bl	80070f8 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006f00:	4b0d      	ldr	r3, [pc, #52]	; (8006f38 <xPortStartScheduler+0xf8>)
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	4a0c      	ldr	r2, [pc, #48]	; (8006f38 <xPortStartScheduler+0xf8>)
 8006f06:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8006f0a:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006f0c:	f7ff ff84 	bl	8006e18 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006f10:	f7ff fac0 	bl	8006494 <vTaskSwitchContext>
	prvTaskExitError();
 8006f14:	f7ff ff36 	bl	8006d84 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006f18:	2300      	movs	r3, #0
}
 8006f1a:	4618      	mov	r0, r3
 8006f1c:	3710      	adds	r7, #16
 8006f1e:	46bd      	mov	sp, r7
 8006f20:	bd80      	pop	{r7, pc}
 8006f22:	bf00      	nop
 8006f24:	e000e400 	.word	0xe000e400
 8006f28:	20000bec 	.word	0x20000bec
 8006f2c:	20000bf0 	.word	0x20000bf0
 8006f30:	e000ed20 	.word	0xe000ed20
 8006f34:	20000018 	.word	0x20000018
 8006f38:	e000ef34 	.word	0xe000ef34

08006f3c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006f3c:	b480      	push	{r7}
 8006f3e:	b083      	sub	sp, #12
 8006f40:	af00      	add	r7, sp, #0
	__asm volatile
 8006f42:	f04f 0380 	mov.w	r3, #128	; 0x80
 8006f46:	b672      	cpsid	i
 8006f48:	f383 8811 	msr	BASEPRI, r3
 8006f4c:	f3bf 8f6f 	isb	sy
 8006f50:	f3bf 8f4f 	dsb	sy
 8006f54:	b662      	cpsie	i
 8006f56:	607b      	str	r3, [r7, #4]
}
 8006f58:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006f5a:	4b10      	ldr	r3, [pc, #64]	; (8006f9c <vPortEnterCritical+0x60>)
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	3301      	adds	r3, #1
 8006f60:	4a0e      	ldr	r2, [pc, #56]	; (8006f9c <vPortEnterCritical+0x60>)
 8006f62:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006f64:	4b0d      	ldr	r3, [pc, #52]	; (8006f9c <vPortEnterCritical+0x60>)
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	2b01      	cmp	r3, #1
 8006f6a:	d111      	bne.n	8006f90 <vPortEnterCritical+0x54>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006f6c:	4b0c      	ldr	r3, [pc, #48]	; (8006fa0 <vPortEnterCritical+0x64>)
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	b2db      	uxtb	r3, r3
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d00c      	beq.n	8006f90 <vPortEnterCritical+0x54>
	__asm volatile
 8006f76:	f04f 0380 	mov.w	r3, #128	; 0x80
 8006f7a:	b672      	cpsid	i
 8006f7c:	f383 8811 	msr	BASEPRI, r3
 8006f80:	f3bf 8f6f 	isb	sy
 8006f84:	f3bf 8f4f 	dsb	sy
 8006f88:	b662      	cpsie	i
 8006f8a:	603b      	str	r3, [r7, #0]
}
 8006f8c:	bf00      	nop
 8006f8e:	e7fe      	b.n	8006f8e <vPortEnterCritical+0x52>
	}
}
 8006f90:	bf00      	nop
 8006f92:	370c      	adds	r7, #12
 8006f94:	46bd      	mov	sp, r7
 8006f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f9a:	4770      	bx	lr
 8006f9c:	20000018 	.word	0x20000018
 8006fa0:	e000ed04 	.word	0xe000ed04

08006fa4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006fa4:	b480      	push	{r7}
 8006fa6:	b083      	sub	sp, #12
 8006fa8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006faa:	4b13      	ldr	r3, [pc, #76]	; (8006ff8 <vPortExitCritical+0x54>)
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d10c      	bne.n	8006fcc <vPortExitCritical+0x28>
	__asm volatile
 8006fb2:	f04f 0380 	mov.w	r3, #128	; 0x80
 8006fb6:	b672      	cpsid	i
 8006fb8:	f383 8811 	msr	BASEPRI, r3
 8006fbc:	f3bf 8f6f 	isb	sy
 8006fc0:	f3bf 8f4f 	dsb	sy
 8006fc4:	b662      	cpsie	i
 8006fc6:	607b      	str	r3, [r7, #4]
}
 8006fc8:	bf00      	nop
 8006fca:	e7fe      	b.n	8006fca <vPortExitCritical+0x26>
	uxCriticalNesting--;
 8006fcc:	4b0a      	ldr	r3, [pc, #40]	; (8006ff8 <vPortExitCritical+0x54>)
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	3b01      	subs	r3, #1
 8006fd2:	4a09      	ldr	r2, [pc, #36]	; (8006ff8 <vPortExitCritical+0x54>)
 8006fd4:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006fd6:	4b08      	ldr	r3, [pc, #32]	; (8006ff8 <vPortExitCritical+0x54>)
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d105      	bne.n	8006fea <vPortExitCritical+0x46>
 8006fde:	2300      	movs	r3, #0
 8006fe0:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006fe2:	683b      	ldr	r3, [r7, #0]
 8006fe4:	f383 8811 	msr	BASEPRI, r3
}
 8006fe8:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006fea:	bf00      	nop
 8006fec:	370c      	adds	r7, #12
 8006fee:	46bd      	mov	sp, r7
 8006ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ff4:	4770      	bx	lr
 8006ff6:	bf00      	nop
 8006ff8:	20000018 	.word	0x20000018
 8006ffc:	00000000 	.word	0x00000000

08007000 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007000:	f3ef 8009 	mrs	r0, PSP
 8007004:	f3bf 8f6f 	isb	sy
 8007008:	4b15      	ldr	r3, [pc, #84]	; (8007060 <pxCurrentTCBConst>)
 800700a:	681a      	ldr	r2, [r3, #0]
 800700c:	f01e 0f10 	tst.w	lr, #16
 8007010:	bf08      	it	eq
 8007012:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007016:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800701a:	6010      	str	r0, [r2, #0]
 800701c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007020:	f04f 0080 	mov.w	r0, #128	; 0x80
 8007024:	b672      	cpsid	i
 8007026:	f380 8811 	msr	BASEPRI, r0
 800702a:	f3bf 8f4f 	dsb	sy
 800702e:	f3bf 8f6f 	isb	sy
 8007032:	b662      	cpsie	i
 8007034:	f7ff fa2e 	bl	8006494 <vTaskSwitchContext>
 8007038:	f04f 0000 	mov.w	r0, #0
 800703c:	f380 8811 	msr	BASEPRI, r0
 8007040:	bc09      	pop	{r0, r3}
 8007042:	6819      	ldr	r1, [r3, #0]
 8007044:	6808      	ldr	r0, [r1, #0]
 8007046:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800704a:	f01e 0f10 	tst.w	lr, #16
 800704e:	bf08      	it	eq
 8007050:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007054:	f380 8809 	msr	PSP, r0
 8007058:	f3bf 8f6f 	isb	sy
 800705c:	4770      	bx	lr
 800705e:	bf00      	nop

08007060 <pxCurrentTCBConst>:
 8007060:	20000ab8 	.word	0x20000ab8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007064:	bf00      	nop
 8007066:	bf00      	nop

08007068 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007068:	b580      	push	{r7, lr}
 800706a:	b082      	sub	sp, #8
 800706c:	af00      	add	r7, sp, #0
	__asm volatile
 800706e:	f04f 0380 	mov.w	r3, #128	; 0x80
 8007072:	b672      	cpsid	i
 8007074:	f383 8811 	msr	BASEPRI, r3
 8007078:	f3bf 8f6f 	isb	sy
 800707c:	f3bf 8f4f 	dsb	sy
 8007080:	b662      	cpsie	i
 8007082:	607b      	str	r3, [r7, #4]
}
 8007084:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007086:	f7ff f94b 	bl	8006320 <xTaskIncrementTick>
 800708a:	4603      	mov	r3, r0
 800708c:	2b00      	cmp	r3, #0
 800708e:	d003      	beq.n	8007098 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8007090:	4b06      	ldr	r3, [pc, #24]	; (80070ac <SysTick_Handler+0x44>)
 8007092:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007096:	601a      	str	r2, [r3, #0]
 8007098:	2300      	movs	r3, #0
 800709a:	603b      	str	r3, [r7, #0]
	__asm volatile
 800709c:	683b      	ldr	r3, [r7, #0]
 800709e:	f383 8811 	msr	BASEPRI, r3
}
 80070a2:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80070a4:	bf00      	nop
 80070a6:	3708      	adds	r7, #8
 80070a8:	46bd      	mov	sp, r7
 80070aa:	bd80      	pop	{r7, pc}
 80070ac:	e000ed04 	.word	0xe000ed04

080070b0 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80070b0:	b480      	push	{r7}
 80070b2:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80070b4:	4b0b      	ldr	r3, [pc, #44]	; (80070e4 <vPortSetupTimerInterrupt+0x34>)
 80070b6:	2200      	movs	r2, #0
 80070b8:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80070ba:	4b0b      	ldr	r3, [pc, #44]	; (80070e8 <vPortSetupTimerInterrupt+0x38>)
 80070bc:	2200      	movs	r2, #0
 80070be:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80070c0:	4b0a      	ldr	r3, [pc, #40]	; (80070ec <vPortSetupTimerInterrupt+0x3c>)
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	4a0a      	ldr	r2, [pc, #40]	; (80070f0 <vPortSetupTimerInterrupt+0x40>)
 80070c6:	fba2 2303 	umull	r2, r3, r2, r3
 80070ca:	099b      	lsrs	r3, r3, #6
 80070cc:	4a09      	ldr	r2, [pc, #36]	; (80070f4 <vPortSetupTimerInterrupt+0x44>)
 80070ce:	3b01      	subs	r3, #1
 80070d0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80070d2:	4b04      	ldr	r3, [pc, #16]	; (80070e4 <vPortSetupTimerInterrupt+0x34>)
 80070d4:	2207      	movs	r2, #7
 80070d6:	601a      	str	r2, [r3, #0]
}
 80070d8:	bf00      	nop
 80070da:	46bd      	mov	sp, r7
 80070dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070e0:	4770      	bx	lr
 80070e2:	bf00      	nop
 80070e4:	e000e010 	.word	0xe000e010
 80070e8:	e000e018 	.word	0xe000e018
 80070ec:	2000000c 	.word	0x2000000c
 80070f0:	10624dd3 	.word	0x10624dd3
 80070f4:	e000e014 	.word	0xe000e014

080070f8 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80070f8:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8007108 <vPortEnableVFP+0x10>
 80070fc:	6801      	ldr	r1, [r0, #0]
 80070fe:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8007102:	6001      	str	r1, [r0, #0]
 8007104:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007106:	bf00      	nop
 8007108:	e000ed88 	.word	0xe000ed88

0800710c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800710c:	b480      	push	{r7}
 800710e:	b085      	sub	sp, #20
 8007110:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8007112:	f3ef 8305 	mrs	r3, IPSR
 8007116:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	2b0f      	cmp	r3, #15
 800711c:	d916      	bls.n	800714c <vPortValidateInterruptPriority+0x40>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800711e:	4a19      	ldr	r2, [pc, #100]	; (8007184 <vPortValidateInterruptPriority+0x78>)
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	4413      	add	r3, r2
 8007124:	781b      	ldrb	r3, [r3, #0]
 8007126:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007128:	4b17      	ldr	r3, [pc, #92]	; (8007188 <vPortValidateInterruptPriority+0x7c>)
 800712a:	781b      	ldrb	r3, [r3, #0]
 800712c:	7afa      	ldrb	r2, [r7, #11]
 800712e:	429a      	cmp	r2, r3
 8007130:	d20c      	bcs.n	800714c <vPortValidateInterruptPriority+0x40>
	__asm volatile
 8007132:	f04f 0380 	mov.w	r3, #128	; 0x80
 8007136:	b672      	cpsid	i
 8007138:	f383 8811 	msr	BASEPRI, r3
 800713c:	f3bf 8f6f 	isb	sy
 8007140:	f3bf 8f4f 	dsb	sy
 8007144:	b662      	cpsie	i
 8007146:	607b      	str	r3, [r7, #4]
}
 8007148:	bf00      	nop
 800714a:	e7fe      	b.n	800714a <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800714c:	4b0f      	ldr	r3, [pc, #60]	; (800718c <vPortValidateInterruptPriority+0x80>)
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8007154:	4b0e      	ldr	r3, [pc, #56]	; (8007190 <vPortValidateInterruptPriority+0x84>)
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	429a      	cmp	r2, r3
 800715a:	d90c      	bls.n	8007176 <vPortValidateInterruptPriority+0x6a>
	__asm volatile
 800715c:	f04f 0380 	mov.w	r3, #128	; 0x80
 8007160:	b672      	cpsid	i
 8007162:	f383 8811 	msr	BASEPRI, r3
 8007166:	f3bf 8f6f 	isb	sy
 800716a:	f3bf 8f4f 	dsb	sy
 800716e:	b662      	cpsie	i
 8007170:	603b      	str	r3, [r7, #0]
}
 8007172:	bf00      	nop
 8007174:	e7fe      	b.n	8007174 <vPortValidateInterruptPriority+0x68>
	}
 8007176:	bf00      	nop
 8007178:	3714      	adds	r7, #20
 800717a:	46bd      	mov	sp, r7
 800717c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007180:	4770      	bx	lr
 8007182:	bf00      	nop
 8007184:	e000e3f0 	.word	0xe000e3f0
 8007188:	20000bec 	.word	0x20000bec
 800718c:	e000ed0c 	.word	0xe000ed0c
 8007190:	20000bf0 	.word	0x20000bf0

08007194 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007194:	b580      	push	{r7, lr}
 8007196:	b08a      	sub	sp, #40	; 0x28
 8007198:	af00      	add	r7, sp, #0
 800719a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800719c:	2300      	movs	r3, #0
 800719e:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80071a0:	f7fe ffec 	bl	800617c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80071a4:	4b5b      	ldr	r3, [pc, #364]	; (8007314 <pvPortMalloc+0x180>)
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d101      	bne.n	80071b0 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80071ac:	f000 f91a 	bl	80073e4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80071b0:	4b59      	ldr	r3, [pc, #356]	; (8007318 <pvPortMalloc+0x184>)
 80071b2:	681a      	ldr	r2, [r3, #0]
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	4013      	ands	r3, r2
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	f040 8092 	bne.w	80072e2 <pvPortMalloc+0x14e>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	d01f      	beq.n	8007204 <pvPortMalloc+0x70>
			{
				xWantedSize += xHeapStructSize;
 80071c4:	2208      	movs	r2, #8
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	4413      	add	r3, r2
 80071ca:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	f003 0307 	and.w	r3, r3, #7
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d016      	beq.n	8007204 <pvPortMalloc+0x70>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	f023 0307 	bic.w	r3, r3, #7
 80071dc:	3308      	adds	r3, #8
 80071de:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	f003 0307 	and.w	r3, r3, #7
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d00c      	beq.n	8007204 <pvPortMalloc+0x70>
	__asm volatile
 80071ea:	f04f 0380 	mov.w	r3, #128	; 0x80
 80071ee:	b672      	cpsid	i
 80071f0:	f383 8811 	msr	BASEPRI, r3
 80071f4:	f3bf 8f6f 	isb	sy
 80071f8:	f3bf 8f4f 	dsb	sy
 80071fc:	b662      	cpsie	i
 80071fe:	617b      	str	r3, [r7, #20]
}
 8007200:	bf00      	nop
 8007202:	e7fe      	b.n	8007202 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	2b00      	cmp	r3, #0
 8007208:	d06b      	beq.n	80072e2 <pvPortMalloc+0x14e>
 800720a:	4b44      	ldr	r3, [pc, #272]	; (800731c <pvPortMalloc+0x188>)
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	687a      	ldr	r2, [r7, #4]
 8007210:	429a      	cmp	r2, r3
 8007212:	d866      	bhi.n	80072e2 <pvPortMalloc+0x14e>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8007214:	4b42      	ldr	r3, [pc, #264]	; (8007320 <pvPortMalloc+0x18c>)
 8007216:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007218:	4b41      	ldr	r3, [pc, #260]	; (8007320 <pvPortMalloc+0x18c>)
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800721e:	e004      	b.n	800722a <pvPortMalloc+0x96>
				{
					pxPreviousBlock = pxBlock;
 8007220:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007222:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8007224:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800722a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800722c:	685b      	ldr	r3, [r3, #4]
 800722e:	687a      	ldr	r2, [r7, #4]
 8007230:	429a      	cmp	r2, r3
 8007232:	d903      	bls.n	800723c <pvPortMalloc+0xa8>
 8007234:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	2b00      	cmp	r3, #0
 800723a:	d1f1      	bne.n	8007220 <pvPortMalloc+0x8c>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800723c:	4b35      	ldr	r3, [pc, #212]	; (8007314 <pvPortMalloc+0x180>)
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007242:	429a      	cmp	r2, r3
 8007244:	d04d      	beq.n	80072e2 <pvPortMalloc+0x14e>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007246:	6a3b      	ldr	r3, [r7, #32]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	2208      	movs	r2, #8
 800724c:	4413      	add	r3, r2
 800724e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007250:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007252:	681a      	ldr	r2, [r3, #0]
 8007254:	6a3b      	ldr	r3, [r7, #32]
 8007256:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007258:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800725a:	685a      	ldr	r2, [r3, #4]
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	1ad2      	subs	r2, r2, r3
 8007260:	2308      	movs	r3, #8
 8007262:	005b      	lsls	r3, r3, #1
 8007264:	429a      	cmp	r2, r3
 8007266:	d921      	bls.n	80072ac <pvPortMalloc+0x118>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007268:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	4413      	add	r3, r2
 800726e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007270:	69bb      	ldr	r3, [r7, #24]
 8007272:	f003 0307 	and.w	r3, r3, #7
 8007276:	2b00      	cmp	r3, #0
 8007278:	d00c      	beq.n	8007294 <pvPortMalloc+0x100>
	__asm volatile
 800727a:	f04f 0380 	mov.w	r3, #128	; 0x80
 800727e:	b672      	cpsid	i
 8007280:	f383 8811 	msr	BASEPRI, r3
 8007284:	f3bf 8f6f 	isb	sy
 8007288:	f3bf 8f4f 	dsb	sy
 800728c:	b662      	cpsie	i
 800728e:	613b      	str	r3, [r7, #16]
}
 8007290:	bf00      	nop
 8007292:	e7fe      	b.n	8007292 <pvPortMalloc+0xfe>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007294:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007296:	685a      	ldr	r2, [r3, #4]
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	1ad2      	subs	r2, r2, r3
 800729c:	69bb      	ldr	r3, [r7, #24]
 800729e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80072a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072a2:	687a      	ldr	r2, [r7, #4]
 80072a4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80072a6:	69b8      	ldr	r0, [r7, #24]
 80072a8:	f000 f8fe 	bl	80074a8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80072ac:	4b1b      	ldr	r3, [pc, #108]	; (800731c <pvPortMalloc+0x188>)
 80072ae:	681a      	ldr	r2, [r3, #0]
 80072b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072b2:	685b      	ldr	r3, [r3, #4]
 80072b4:	1ad3      	subs	r3, r2, r3
 80072b6:	4a19      	ldr	r2, [pc, #100]	; (800731c <pvPortMalloc+0x188>)
 80072b8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80072ba:	4b18      	ldr	r3, [pc, #96]	; (800731c <pvPortMalloc+0x188>)
 80072bc:	681a      	ldr	r2, [r3, #0]
 80072be:	4b19      	ldr	r3, [pc, #100]	; (8007324 <pvPortMalloc+0x190>)
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	429a      	cmp	r2, r3
 80072c4:	d203      	bcs.n	80072ce <pvPortMalloc+0x13a>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80072c6:	4b15      	ldr	r3, [pc, #84]	; (800731c <pvPortMalloc+0x188>)
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	4a16      	ldr	r2, [pc, #88]	; (8007324 <pvPortMalloc+0x190>)
 80072cc:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80072ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072d0:	685a      	ldr	r2, [r3, #4]
 80072d2:	4b11      	ldr	r3, [pc, #68]	; (8007318 <pvPortMalloc+0x184>)
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	431a      	orrs	r2, r3
 80072d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072da:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80072dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072de:	2200      	movs	r2, #0
 80072e0:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80072e2:	f7fe ff59 	bl	8006198 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80072e6:	69fb      	ldr	r3, [r7, #28]
 80072e8:	f003 0307 	and.w	r3, r3, #7
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d00c      	beq.n	800730a <pvPortMalloc+0x176>
	__asm volatile
 80072f0:	f04f 0380 	mov.w	r3, #128	; 0x80
 80072f4:	b672      	cpsid	i
 80072f6:	f383 8811 	msr	BASEPRI, r3
 80072fa:	f3bf 8f6f 	isb	sy
 80072fe:	f3bf 8f4f 	dsb	sy
 8007302:	b662      	cpsie	i
 8007304:	60fb      	str	r3, [r7, #12]
}
 8007306:	bf00      	nop
 8007308:	e7fe      	b.n	8007308 <pvPortMalloc+0x174>
	return pvReturn;
 800730a:	69fb      	ldr	r3, [r7, #28]
}
 800730c:	4618      	mov	r0, r3
 800730e:	3728      	adds	r7, #40	; 0x28
 8007310:	46bd      	mov	sp, r7
 8007312:	bd80      	pop	{r7, pc}
 8007314:	20010bfc 	.word	0x20010bfc
 8007318:	20010c08 	.word	0x20010c08
 800731c:	20010c00 	.word	0x20010c00
 8007320:	20010bf4 	.word	0x20010bf4
 8007324:	20010c04 	.word	0x20010c04

08007328 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007328:	b580      	push	{r7, lr}
 800732a:	b086      	sub	sp, #24
 800732c:	af00      	add	r7, sp, #0
 800732e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	2b00      	cmp	r3, #0
 8007338:	d04c      	beq.n	80073d4 <vPortFree+0xac>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800733a:	2308      	movs	r3, #8
 800733c:	425b      	negs	r3, r3
 800733e:	697a      	ldr	r2, [r7, #20]
 8007340:	4413      	add	r3, r2
 8007342:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007344:	697b      	ldr	r3, [r7, #20]
 8007346:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007348:	693b      	ldr	r3, [r7, #16]
 800734a:	685a      	ldr	r2, [r3, #4]
 800734c:	4b23      	ldr	r3, [pc, #140]	; (80073dc <vPortFree+0xb4>)
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	4013      	ands	r3, r2
 8007352:	2b00      	cmp	r3, #0
 8007354:	d10c      	bne.n	8007370 <vPortFree+0x48>
	__asm volatile
 8007356:	f04f 0380 	mov.w	r3, #128	; 0x80
 800735a:	b672      	cpsid	i
 800735c:	f383 8811 	msr	BASEPRI, r3
 8007360:	f3bf 8f6f 	isb	sy
 8007364:	f3bf 8f4f 	dsb	sy
 8007368:	b662      	cpsie	i
 800736a:	60fb      	str	r3, [r7, #12]
}
 800736c:	bf00      	nop
 800736e:	e7fe      	b.n	800736e <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007370:	693b      	ldr	r3, [r7, #16]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	2b00      	cmp	r3, #0
 8007376:	d00c      	beq.n	8007392 <vPortFree+0x6a>
	__asm volatile
 8007378:	f04f 0380 	mov.w	r3, #128	; 0x80
 800737c:	b672      	cpsid	i
 800737e:	f383 8811 	msr	BASEPRI, r3
 8007382:	f3bf 8f6f 	isb	sy
 8007386:	f3bf 8f4f 	dsb	sy
 800738a:	b662      	cpsie	i
 800738c:	60bb      	str	r3, [r7, #8]
}
 800738e:	bf00      	nop
 8007390:	e7fe      	b.n	8007390 <vPortFree+0x68>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007392:	693b      	ldr	r3, [r7, #16]
 8007394:	685a      	ldr	r2, [r3, #4]
 8007396:	4b11      	ldr	r3, [pc, #68]	; (80073dc <vPortFree+0xb4>)
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	4013      	ands	r3, r2
 800739c:	2b00      	cmp	r3, #0
 800739e:	d019      	beq.n	80073d4 <vPortFree+0xac>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80073a0:	693b      	ldr	r3, [r7, #16]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d115      	bne.n	80073d4 <vPortFree+0xac>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80073a8:	693b      	ldr	r3, [r7, #16]
 80073aa:	685a      	ldr	r2, [r3, #4]
 80073ac:	4b0b      	ldr	r3, [pc, #44]	; (80073dc <vPortFree+0xb4>)
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	43db      	mvns	r3, r3
 80073b2:	401a      	ands	r2, r3
 80073b4:	693b      	ldr	r3, [r7, #16]
 80073b6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80073b8:	f7fe fee0 	bl	800617c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80073bc:	693b      	ldr	r3, [r7, #16]
 80073be:	685a      	ldr	r2, [r3, #4]
 80073c0:	4b07      	ldr	r3, [pc, #28]	; (80073e0 <vPortFree+0xb8>)
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	4413      	add	r3, r2
 80073c6:	4a06      	ldr	r2, [pc, #24]	; (80073e0 <vPortFree+0xb8>)
 80073c8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80073ca:	6938      	ldr	r0, [r7, #16]
 80073cc:	f000 f86c 	bl	80074a8 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80073d0:	f7fe fee2 	bl	8006198 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80073d4:	bf00      	nop
 80073d6:	3718      	adds	r7, #24
 80073d8:	46bd      	mov	sp, r7
 80073da:	bd80      	pop	{r7, pc}
 80073dc:	20010c08 	.word	0x20010c08
 80073e0:	20010c00 	.word	0x20010c00

080073e4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80073e4:	b480      	push	{r7}
 80073e6:	b085      	sub	sp, #20
 80073e8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80073ea:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80073ee:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80073f0:	4b27      	ldr	r3, [pc, #156]	; (8007490 <prvHeapInit+0xac>)
 80073f2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	f003 0307 	and.w	r3, r3, #7
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d00c      	beq.n	8007418 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	3307      	adds	r3, #7
 8007402:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	f023 0307 	bic.w	r3, r3, #7
 800740a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800740c:	68ba      	ldr	r2, [r7, #8]
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	1ad3      	subs	r3, r2, r3
 8007412:	4a1f      	ldr	r2, [pc, #124]	; (8007490 <prvHeapInit+0xac>)
 8007414:	4413      	add	r3, r2
 8007416:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800741c:	4a1d      	ldr	r2, [pc, #116]	; (8007494 <prvHeapInit+0xb0>)
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007422:	4b1c      	ldr	r3, [pc, #112]	; (8007494 <prvHeapInit+0xb0>)
 8007424:	2200      	movs	r2, #0
 8007426:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	68ba      	ldr	r2, [r7, #8]
 800742c:	4413      	add	r3, r2
 800742e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007430:	2208      	movs	r2, #8
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	1a9b      	subs	r3, r3, r2
 8007436:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	f023 0307 	bic.w	r3, r3, #7
 800743e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	4a15      	ldr	r2, [pc, #84]	; (8007498 <prvHeapInit+0xb4>)
 8007444:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007446:	4b14      	ldr	r3, [pc, #80]	; (8007498 <prvHeapInit+0xb4>)
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	2200      	movs	r2, #0
 800744c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800744e:	4b12      	ldr	r3, [pc, #72]	; (8007498 <prvHeapInit+0xb4>)
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	2200      	movs	r2, #0
 8007454:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800745a:	683b      	ldr	r3, [r7, #0]
 800745c:	68fa      	ldr	r2, [r7, #12]
 800745e:	1ad2      	subs	r2, r2, r3
 8007460:	683b      	ldr	r3, [r7, #0]
 8007462:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007464:	4b0c      	ldr	r3, [pc, #48]	; (8007498 <prvHeapInit+0xb4>)
 8007466:	681a      	ldr	r2, [r3, #0]
 8007468:	683b      	ldr	r3, [r7, #0]
 800746a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800746c:	683b      	ldr	r3, [r7, #0]
 800746e:	685b      	ldr	r3, [r3, #4]
 8007470:	4a0a      	ldr	r2, [pc, #40]	; (800749c <prvHeapInit+0xb8>)
 8007472:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007474:	683b      	ldr	r3, [r7, #0]
 8007476:	685b      	ldr	r3, [r3, #4]
 8007478:	4a09      	ldr	r2, [pc, #36]	; (80074a0 <prvHeapInit+0xbc>)
 800747a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800747c:	4b09      	ldr	r3, [pc, #36]	; (80074a4 <prvHeapInit+0xc0>)
 800747e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8007482:	601a      	str	r2, [r3, #0]
}
 8007484:	bf00      	nop
 8007486:	3714      	adds	r7, #20
 8007488:	46bd      	mov	sp, r7
 800748a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800748e:	4770      	bx	lr
 8007490:	20000bf4 	.word	0x20000bf4
 8007494:	20010bf4 	.word	0x20010bf4
 8007498:	20010bfc 	.word	0x20010bfc
 800749c:	20010c04 	.word	0x20010c04
 80074a0:	20010c00 	.word	0x20010c00
 80074a4:	20010c08 	.word	0x20010c08

080074a8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80074a8:	b480      	push	{r7}
 80074aa:	b085      	sub	sp, #20
 80074ac:	af00      	add	r7, sp, #0
 80074ae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80074b0:	4b28      	ldr	r3, [pc, #160]	; (8007554 <prvInsertBlockIntoFreeList+0xac>)
 80074b2:	60fb      	str	r3, [r7, #12]
 80074b4:	e002      	b.n	80074bc <prvInsertBlockIntoFreeList+0x14>
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	60fb      	str	r3, [r7, #12]
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	687a      	ldr	r2, [r7, #4]
 80074c2:	429a      	cmp	r2, r3
 80074c4:	d8f7      	bhi.n	80074b6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	685b      	ldr	r3, [r3, #4]
 80074ce:	68ba      	ldr	r2, [r7, #8]
 80074d0:	4413      	add	r3, r2
 80074d2:	687a      	ldr	r2, [r7, #4]
 80074d4:	429a      	cmp	r2, r3
 80074d6:	d108      	bne.n	80074ea <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	685a      	ldr	r2, [r3, #4]
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	685b      	ldr	r3, [r3, #4]
 80074e0:	441a      	add	r2, r3
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	685b      	ldr	r3, [r3, #4]
 80074f2:	68ba      	ldr	r2, [r7, #8]
 80074f4:	441a      	add	r2, r3
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	429a      	cmp	r2, r3
 80074fc:	d118      	bne.n	8007530 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	681a      	ldr	r2, [r3, #0]
 8007502:	4b15      	ldr	r3, [pc, #84]	; (8007558 <prvInsertBlockIntoFreeList+0xb0>)
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	429a      	cmp	r2, r3
 8007508:	d00d      	beq.n	8007526 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	685a      	ldr	r2, [r3, #4]
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	685b      	ldr	r3, [r3, #4]
 8007514:	441a      	add	r2, r3
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	681a      	ldr	r2, [r3, #0]
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	601a      	str	r2, [r3, #0]
 8007524:	e008      	b.n	8007538 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007526:	4b0c      	ldr	r3, [pc, #48]	; (8007558 <prvInsertBlockIntoFreeList+0xb0>)
 8007528:	681a      	ldr	r2, [r3, #0]
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	601a      	str	r2, [r3, #0]
 800752e:	e003      	b.n	8007538 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	681a      	ldr	r2, [r3, #0]
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007538:	68fa      	ldr	r2, [r7, #12]
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	429a      	cmp	r2, r3
 800753e:	d002      	beq.n	8007546 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	687a      	ldr	r2, [r7, #4]
 8007544:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007546:	bf00      	nop
 8007548:	3714      	adds	r7, #20
 800754a:	46bd      	mov	sp, r7
 800754c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007550:	4770      	bx	lr
 8007552:	bf00      	nop
 8007554:	20010bf4 	.word	0x20010bf4
 8007558:	20010bfc 	.word	0x20010bfc

0800755c <atoi>:
 800755c:	220a      	movs	r2, #10
 800755e:	2100      	movs	r1, #0
 8007560:	f000 bbd0 	b.w	8007d04 <strtol>

08007564 <__errno>:
 8007564:	4b01      	ldr	r3, [pc, #4]	; (800756c <__errno+0x8>)
 8007566:	6818      	ldr	r0, [r3, #0]
 8007568:	4770      	bx	lr
 800756a:	bf00      	nop
 800756c:	2000001c 	.word	0x2000001c

08007570 <std>:
 8007570:	2300      	movs	r3, #0
 8007572:	b510      	push	{r4, lr}
 8007574:	4604      	mov	r4, r0
 8007576:	e9c0 3300 	strd	r3, r3, [r0]
 800757a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800757e:	6083      	str	r3, [r0, #8]
 8007580:	8181      	strh	r1, [r0, #12]
 8007582:	6643      	str	r3, [r0, #100]	; 0x64
 8007584:	81c2      	strh	r2, [r0, #14]
 8007586:	6183      	str	r3, [r0, #24]
 8007588:	4619      	mov	r1, r3
 800758a:	2208      	movs	r2, #8
 800758c:	305c      	adds	r0, #92	; 0x5c
 800758e:	f000 f91a 	bl	80077c6 <memset>
 8007592:	4b05      	ldr	r3, [pc, #20]	; (80075a8 <std+0x38>)
 8007594:	6263      	str	r3, [r4, #36]	; 0x24
 8007596:	4b05      	ldr	r3, [pc, #20]	; (80075ac <std+0x3c>)
 8007598:	62a3      	str	r3, [r4, #40]	; 0x28
 800759a:	4b05      	ldr	r3, [pc, #20]	; (80075b0 <std+0x40>)
 800759c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800759e:	4b05      	ldr	r3, [pc, #20]	; (80075b4 <std+0x44>)
 80075a0:	6224      	str	r4, [r4, #32]
 80075a2:	6323      	str	r3, [r4, #48]	; 0x30
 80075a4:	bd10      	pop	{r4, pc}
 80075a6:	bf00      	nop
 80075a8:	08007b79 	.word	0x08007b79
 80075ac:	08007b9b 	.word	0x08007b9b
 80075b0:	08007bd3 	.word	0x08007bd3
 80075b4:	08007bf7 	.word	0x08007bf7

080075b8 <_cleanup_r>:
 80075b8:	4901      	ldr	r1, [pc, #4]	; (80075c0 <_cleanup_r+0x8>)
 80075ba:	f000 b8af 	b.w	800771c <_fwalk_reent>
 80075be:	bf00      	nop
 80075c0:	08007fe9 	.word	0x08007fe9

080075c4 <__sfmoreglue>:
 80075c4:	b570      	push	{r4, r5, r6, lr}
 80075c6:	2268      	movs	r2, #104	; 0x68
 80075c8:	1e4d      	subs	r5, r1, #1
 80075ca:	4355      	muls	r5, r2
 80075cc:	460e      	mov	r6, r1
 80075ce:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80075d2:	f000 f921 	bl	8007818 <_malloc_r>
 80075d6:	4604      	mov	r4, r0
 80075d8:	b140      	cbz	r0, 80075ec <__sfmoreglue+0x28>
 80075da:	2100      	movs	r1, #0
 80075dc:	e9c0 1600 	strd	r1, r6, [r0]
 80075e0:	300c      	adds	r0, #12
 80075e2:	60a0      	str	r0, [r4, #8]
 80075e4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80075e8:	f000 f8ed 	bl	80077c6 <memset>
 80075ec:	4620      	mov	r0, r4
 80075ee:	bd70      	pop	{r4, r5, r6, pc}

080075f0 <__sfp_lock_acquire>:
 80075f0:	4801      	ldr	r0, [pc, #4]	; (80075f8 <__sfp_lock_acquire+0x8>)
 80075f2:	f000 b8d8 	b.w	80077a6 <__retarget_lock_acquire_recursive>
 80075f6:	bf00      	nop
 80075f8:	20010c0d 	.word	0x20010c0d

080075fc <__sfp_lock_release>:
 80075fc:	4801      	ldr	r0, [pc, #4]	; (8007604 <__sfp_lock_release+0x8>)
 80075fe:	f000 b8d3 	b.w	80077a8 <__retarget_lock_release_recursive>
 8007602:	bf00      	nop
 8007604:	20010c0d 	.word	0x20010c0d

08007608 <__sinit_lock_acquire>:
 8007608:	4801      	ldr	r0, [pc, #4]	; (8007610 <__sinit_lock_acquire+0x8>)
 800760a:	f000 b8cc 	b.w	80077a6 <__retarget_lock_acquire_recursive>
 800760e:	bf00      	nop
 8007610:	20010c0e 	.word	0x20010c0e

08007614 <__sinit_lock_release>:
 8007614:	4801      	ldr	r0, [pc, #4]	; (800761c <__sinit_lock_release+0x8>)
 8007616:	f000 b8c7 	b.w	80077a8 <__retarget_lock_release_recursive>
 800761a:	bf00      	nop
 800761c:	20010c0e 	.word	0x20010c0e

08007620 <__sinit>:
 8007620:	b510      	push	{r4, lr}
 8007622:	4604      	mov	r4, r0
 8007624:	f7ff fff0 	bl	8007608 <__sinit_lock_acquire>
 8007628:	69a3      	ldr	r3, [r4, #24]
 800762a:	b11b      	cbz	r3, 8007634 <__sinit+0x14>
 800762c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007630:	f7ff bff0 	b.w	8007614 <__sinit_lock_release>
 8007634:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007638:	6523      	str	r3, [r4, #80]	; 0x50
 800763a:	4b13      	ldr	r3, [pc, #76]	; (8007688 <__sinit+0x68>)
 800763c:	4a13      	ldr	r2, [pc, #76]	; (800768c <__sinit+0x6c>)
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	62a2      	str	r2, [r4, #40]	; 0x28
 8007642:	42a3      	cmp	r3, r4
 8007644:	bf04      	itt	eq
 8007646:	2301      	moveq	r3, #1
 8007648:	61a3      	streq	r3, [r4, #24]
 800764a:	4620      	mov	r0, r4
 800764c:	f000 f820 	bl	8007690 <__sfp>
 8007650:	6060      	str	r0, [r4, #4]
 8007652:	4620      	mov	r0, r4
 8007654:	f000 f81c 	bl	8007690 <__sfp>
 8007658:	60a0      	str	r0, [r4, #8]
 800765a:	4620      	mov	r0, r4
 800765c:	f000 f818 	bl	8007690 <__sfp>
 8007660:	2200      	movs	r2, #0
 8007662:	60e0      	str	r0, [r4, #12]
 8007664:	2104      	movs	r1, #4
 8007666:	6860      	ldr	r0, [r4, #4]
 8007668:	f7ff ff82 	bl	8007570 <std>
 800766c:	68a0      	ldr	r0, [r4, #8]
 800766e:	2201      	movs	r2, #1
 8007670:	2109      	movs	r1, #9
 8007672:	f7ff ff7d 	bl	8007570 <std>
 8007676:	68e0      	ldr	r0, [r4, #12]
 8007678:	2202      	movs	r2, #2
 800767a:	2112      	movs	r1, #18
 800767c:	f7ff ff78 	bl	8007570 <std>
 8007680:	2301      	movs	r3, #1
 8007682:	61a3      	str	r3, [r4, #24]
 8007684:	e7d2      	b.n	800762c <__sinit+0xc>
 8007686:	bf00      	nop
 8007688:	08009038 	.word	0x08009038
 800768c:	080075b9 	.word	0x080075b9

08007690 <__sfp>:
 8007690:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007692:	4607      	mov	r7, r0
 8007694:	f7ff ffac 	bl	80075f0 <__sfp_lock_acquire>
 8007698:	4b1e      	ldr	r3, [pc, #120]	; (8007714 <__sfp+0x84>)
 800769a:	681e      	ldr	r6, [r3, #0]
 800769c:	69b3      	ldr	r3, [r6, #24]
 800769e:	b913      	cbnz	r3, 80076a6 <__sfp+0x16>
 80076a0:	4630      	mov	r0, r6
 80076a2:	f7ff ffbd 	bl	8007620 <__sinit>
 80076a6:	3648      	adds	r6, #72	; 0x48
 80076a8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80076ac:	3b01      	subs	r3, #1
 80076ae:	d503      	bpl.n	80076b8 <__sfp+0x28>
 80076b0:	6833      	ldr	r3, [r6, #0]
 80076b2:	b30b      	cbz	r3, 80076f8 <__sfp+0x68>
 80076b4:	6836      	ldr	r6, [r6, #0]
 80076b6:	e7f7      	b.n	80076a8 <__sfp+0x18>
 80076b8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80076bc:	b9d5      	cbnz	r5, 80076f4 <__sfp+0x64>
 80076be:	4b16      	ldr	r3, [pc, #88]	; (8007718 <__sfp+0x88>)
 80076c0:	60e3      	str	r3, [r4, #12]
 80076c2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80076c6:	6665      	str	r5, [r4, #100]	; 0x64
 80076c8:	f000 f86c 	bl	80077a4 <__retarget_lock_init_recursive>
 80076cc:	f7ff ff96 	bl	80075fc <__sfp_lock_release>
 80076d0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80076d4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80076d8:	6025      	str	r5, [r4, #0]
 80076da:	61a5      	str	r5, [r4, #24]
 80076dc:	2208      	movs	r2, #8
 80076de:	4629      	mov	r1, r5
 80076e0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80076e4:	f000 f86f 	bl	80077c6 <memset>
 80076e8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80076ec:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80076f0:	4620      	mov	r0, r4
 80076f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80076f4:	3468      	adds	r4, #104	; 0x68
 80076f6:	e7d9      	b.n	80076ac <__sfp+0x1c>
 80076f8:	2104      	movs	r1, #4
 80076fa:	4638      	mov	r0, r7
 80076fc:	f7ff ff62 	bl	80075c4 <__sfmoreglue>
 8007700:	4604      	mov	r4, r0
 8007702:	6030      	str	r0, [r6, #0]
 8007704:	2800      	cmp	r0, #0
 8007706:	d1d5      	bne.n	80076b4 <__sfp+0x24>
 8007708:	f7ff ff78 	bl	80075fc <__sfp_lock_release>
 800770c:	230c      	movs	r3, #12
 800770e:	603b      	str	r3, [r7, #0]
 8007710:	e7ee      	b.n	80076f0 <__sfp+0x60>
 8007712:	bf00      	nop
 8007714:	08009038 	.word	0x08009038
 8007718:	ffff0001 	.word	0xffff0001

0800771c <_fwalk_reent>:
 800771c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007720:	4606      	mov	r6, r0
 8007722:	4688      	mov	r8, r1
 8007724:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007728:	2700      	movs	r7, #0
 800772a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800772e:	f1b9 0901 	subs.w	r9, r9, #1
 8007732:	d505      	bpl.n	8007740 <_fwalk_reent+0x24>
 8007734:	6824      	ldr	r4, [r4, #0]
 8007736:	2c00      	cmp	r4, #0
 8007738:	d1f7      	bne.n	800772a <_fwalk_reent+0xe>
 800773a:	4638      	mov	r0, r7
 800773c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007740:	89ab      	ldrh	r3, [r5, #12]
 8007742:	2b01      	cmp	r3, #1
 8007744:	d907      	bls.n	8007756 <_fwalk_reent+0x3a>
 8007746:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800774a:	3301      	adds	r3, #1
 800774c:	d003      	beq.n	8007756 <_fwalk_reent+0x3a>
 800774e:	4629      	mov	r1, r5
 8007750:	4630      	mov	r0, r6
 8007752:	47c0      	blx	r8
 8007754:	4307      	orrs	r7, r0
 8007756:	3568      	adds	r5, #104	; 0x68
 8007758:	e7e9      	b.n	800772e <_fwalk_reent+0x12>
	...

0800775c <__libc_init_array>:
 800775c:	b570      	push	{r4, r5, r6, lr}
 800775e:	4d0d      	ldr	r5, [pc, #52]	; (8007794 <__libc_init_array+0x38>)
 8007760:	4c0d      	ldr	r4, [pc, #52]	; (8007798 <__libc_init_array+0x3c>)
 8007762:	1b64      	subs	r4, r4, r5
 8007764:	10a4      	asrs	r4, r4, #2
 8007766:	2600      	movs	r6, #0
 8007768:	42a6      	cmp	r6, r4
 800776a:	d109      	bne.n	8007780 <__libc_init_array+0x24>
 800776c:	4d0b      	ldr	r5, [pc, #44]	; (800779c <__libc_init_array+0x40>)
 800776e:	4c0c      	ldr	r4, [pc, #48]	; (80077a0 <__libc_init_array+0x44>)
 8007770:	f001 fa16 	bl	8008ba0 <_init>
 8007774:	1b64      	subs	r4, r4, r5
 8007776:	10a4      	asrs	r4, r4, #2
 8007778:	2600      	movs	r6, #0
 800777a:	42a6      	cmp	r6, r4
 800777c:	d105      	bne.n	800778a <__libc_init_array+0x2e>
 800777e:	bd70      	pop	{r4, r5, r6, pc}
 8007780:	f855 3b04 	ldr.w	r3, [r5], #4
 8007784:	4798      	blx	r3
 8007786:	3601      	adds	r6, #1
 8007788:	e7ee      	b.n	8007768 <__libc_init_array+0xc>
 800778a:	f855 3b04 	ldr.w	r3, [r5], #4
 800778e:	4798      	blx	r3
 8007790:	3601      	adds	r6, #1
 8007792:	e7f2      	b.n	800777a <__libc_init_array+0x1e>
 8007794:	08009178 	.word	0x08009178
 8007798:	08009178 	.word	0x08009178
 800779c:	08009178 	.word	0x08009178
 80077a0:	0800917c 	.word	0x0800917c

080077a4 <__retarget_lock_init_recursive>:
 80077a4:	4770      	bx	lr

080077a6 <__retarget_lock_acquire_recursive>:
 80077a6:	4770      	bx	lr

080077a8 <__retarget_lock_release_recursive>:
 80077a8:	4770      	bx	lr

080077aa <memcpy>:
 80077aa:	440a      	add	r2, r1
 80077ac:	4291      	cmp	r1, r2
 80077ae:	f100 33ff 	add.w	r3, r0, #4294967295
 80077b2:	d100      	bne.n	80077b6 <memcpy+0xc>
 80077b4:	4770      	bx	lr
 80077b6:	b510      	push	{r4, lr}
 80077b8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80077bc:	f803 4f01 	strb.w	r4, [r3, #1]!
 80077c0:	4291      	cmp	r1, r2
 80077c2:	d1f9      	bne.n	80077b8 <memcpy+0xe>
 80077c4:	bd10      	pop	{r4, pc}

080077c6 <memset>:
 80077c6:	4402      	add	r2, r0
 80077c8:	4603      	mov	r3, r0
 80077ca:	4293      	cmp	r3, r2
 80077cc:	d100      	bne.n	80077d0 <memset+0xa>
 80077ce:	4770      	bx	lr
 80077d0:	f803 1b01 	strb.w	r1, [r3], #1
 80077d4:	e7f9      	b.n	80077ca <memset+0x4>
	...

080077d8 <sbrk_aligned>:
 80077d8:	b570      	push	{r4, r5, r6, lr}
 80077da:	4e0e      	ldr	r6, [pc, #56]	; (8007814 <sbrk_aligned+0x3c>)
 80077dc:	460c      	mov	r4, r1
 80077de:	6831      	ldr	r1, [r6, #0]
 80077e0:	4605      	mov	r5, r0
 80077e2:	b911      	cbnz	r1, 80077ea <sbrk_aligned+0x12>
 80077e4:	f000 f984 	bl	8007af0 <_sbrk_r>
 80077e8:	6030      	str	r0, [r6, #0]
 80077ea:	4621      	mov	r1, r4
 80077ec:	4628      	mov	r0, r5
 80077ee:	f000 f97f 	bl	8007af0 <_sbrk_r>
 80077f2:	1c43      	adds	r3, r0, #1
 80077f4:	d00a      	beq.n	800780c <sbrk_aligned+0x34>
 80077f6:	1cc4      	adds	r4, r0, #3
 80077f8:	f024 0403 	bic.w	r4, r4, #3
 80077fc:	42a0      	cmp	r0, r4
 80077fe:	d007      	beq.n	8007810 <sbrk_aligned+0x38>
 8007800:	1a21      	subs	r1, r4, r0
 8007802:	4628      	mov	r0, r5
 8007804:	f000 f974 	bl	8007af0 <_sbrk_r>
 8007808:	3001      	adds	r0, #1
 800780a:	d101      	bne.n	8007810 <sbrk_aligned+0x38>
 800780c:	f04f 34ff 	mov.w	r4, #4294967295
 8007810:	4620      	mov	r0, r4
 8007812:	bd70      	pop	{r4, r5, r6, pc}
 8007814:	20010c14 	.word	0x20010c14

08007818 <_malloc_r>:
 8007818:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800781c:	1ccd      	adds	r5, r1, #3
 800781e:	f025 0503 	bic.w	r5, r5, #3
 8007822:	3508      	adds	r5, #8
 8007824:	2d0c      	cmp	r5, #12
 8007826:	bf38      	it	cc
 8007828:	250c      	movcc	r5, #12
 800782a:	2d00      	cmp	r5, #0
 800782c:	4607      	mov	r7, r0
 800782e:	db01      	blt.n	8007834 <_malloc_r+0x1c>
 8007830:	42a9      	cmp	r1, r5
 8007832:	d905      	bls.n	8007840 <_malloc_r+0x28>
 8007834:	230c      	movs	r3, #12
 8007836:	603b      	str	r3, [r7, #0]
 8007838:	2600      	movs	r6, #0
 800783a:	4630      	mov	r0, r6
 800783c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007840:	4e2e      	ldr	r6, [pc, #184]	; (80078fc <_malloc_r+0xe4>)
 8007842:	f000 fc85 	bl	8008150 <__malloc_lock>
 8007846:	6833      	ldr	r3, [r6, #0]
 8007848:	461c      	mov	r4, r3
 800784a:	bb34      	cbnz	r4, 800789a <_malloc_r+0x82>
 800784c:	4629      	mov	r1, r5
 800784e:	4638      	mov	r0, r7
 8007850:	f7ff ffc2 	bl	80077d8 <sbrk_aligned>
 8007854:	1c43      	adds	r3, r0, #1
 8007856:	4604      	mov	r4, r0
 8007858:	d14d      	bne.n	80078f6 <_malloc_r+0xde>
 800785a:	6834      	ldr	r4, [r6, #0]
 800785c:	4626      	mov	r6, r4
 800785e:	2e00      	cmp	r6, #0
 8007860:	d140      	bne.n	80078e4 <_malloc_r+0xcc>
 8007862:	6823      	ldr	r3, [r4, #0]
 8007864:	4631      	mov	r1, r6
 8007866:	4638      	mov	r0, r7
 8007868:	eb04 0803 	add.w	r8, r4, r3
 800786c:	f000 f940 	bl	8007af0 <_sbrk_r>
 8007870:	4580      	cmp	r8, r0
 8007872:	d13a      	bne.n	80078ea <_malloc_r+0xd2>
 8007874:	6821      	ldr	r1, [r4, #0]
 8007876:	3503      	adds	r5, #3
 8007878:	1a6d      	subs	r5, r5, r1
 800787a:	f025 0503 	bic.w	r5, r5, #3
 800787e:	3508      	adds	r5, #8
 8007880:	2d0c      	cmp	r5, #12
 8007882:	bf38      	it	cc
 8007884:	250c      	movcc	r5, #12
 8007886:	4629      	mov	r1, r5
 8007888:	4638      	mov	r0, r7
 800788a:	f7ff ffa5 	bl	80077d8 <sbrk_aligned>
 800788e:	3001      	adds	r0, #1
 8007890:	d02b      	beq.n	80078ea <_malloc_r+0xd2>
 8007892:	6823      	ldr	r3, [r4, #0]
 8007894:	442b      	add	r3, r5
 8007896:	6023      	str	r3, [r4, #0]
 8007898:	e00e      	b.n	80078b8 <_malloc_r+0xa0>
 800789a:	6822      	ldr	r2, [r4, #0]
 800789c:	1b52      	subs	r2, r2, r5
 800789e:	d41e      	bmi.n	80078de <_malloc_r+0xc6>
 80078a0:	2a0b      	cmp	r2, #11
 80078a2:	d916      	bls.n	80078d2 <_malloc_r+0xba>
 80078a4:	1961      	adds	r1, r4, r5
 80078a6:	42a3      	cmp	r3, r4
 80078a8:	6025      	str	r5, [r4, #0]
 80078aa:	bf18      	it	ne
 80078ac:	6059      	strne	r1, [r3, #4]
 80078ae:	6863      	ldr	r3, [r4, #4]
 80078b0:	bf08      	it	eq
 80078b2:	6031      	streq	r1, [r6, #0]
 80078b4:	5162      	str	r2, [r4, r5]
 80078b6:	604b      	str	r3, [r1, #4]
 80078b8:	4638      	mov	r0, r7
 80078ba:	f104 060b 	add.w	r6, r4, #11
 80078be:	f000 fc4d 	bl	800815c <__malloc_unlock>
 80078c2:	f026 0607 	bic.w	r6, r6, #7
 80078c6:	1d23      	adds	r3, r4, #4
 80078c8:	1af2      	subs	r2, r6, r3
 80078ca:	d0b6      	beq.n	800783a <_malloc_r+0x22>
 80078cc:	1b9b      	subs	r3, r3, r6
 80078ce:	50a3      	str	r3, [r4, r2]
 80078d0:	e7b3      	b.n	800783a <_malloc_r+0x22>
 80078d2:	6862      	ldr	r2, [r4, #4]
 80078d4:	42a3      	cmp	r3, r4
 80078d6:	bf0c      	ite	eq
 80078d8:	6032      	streq	r2, [r6, #0]
 80078da:	605a      	strne	r2, [r3, #4]
 80078dc:	e7ec      	b.n	80078b8 <_malloc_r+0xa0>
 80078de:	4623      	mov	r3, r4
 80078e0:	6864      	ldr	r4, [r4, #4]
 80078e2:	e7b2      	b.n	800784a <_malloc_r+0x32>
 80078e4:	4634      	mov	r4, r6
 80078e6:	6876      	ldr	r6, [r6, #4]
 80078e8:	e7b9      	b.n	800785e <_malloc_r+0x46>
 80078ea:	230c      	movs	r3, #12
 80078ec:	603b      	str	r3, [r7, #0]
 80078ee:	4638      	mov	r0, r7
 80078f0:	f000 fc34 	bl	800815c <__malloc_unlock>
 80078f4:	e7a1      	b.n	800783a <_malloc_r+0x22>
 80078f6:	6025      	str	r5, [r4, #0]
 80078f8:	e7de      	b.n	80078b8 <_malloc_r+0xa0>
 80078fa:	bf00      	nop
 80078fc:	20010c10 	.word	0x20010c10

08007900 <iprintf>:
 8007900:	b40f      	push	{r0, r1, r2, r3}
 8007902:	4b0a      	ldr	r3, [pc, #40]	; (800792c <iprintf+0x2c>)
 8007904:	b513      	push	{r0, r1, r4, lr}
 8007906:	681c      	ldr	r4, [r3, #0]
 8007908:	b124      	cbz	r4, 8007914 <iprintf+0x14>
 800790a:	69a3      	ldr	r3, [r4, #24]
 800790c:	b913      	cbnz	r3, 8007914 <iprintf+0x14>
 800790e:	4620      	mov	r0, r4
 8007910:	f7ff fe86 	bl	8007620 <__sinit>
 8007914:	ab05      	add	r3, sp, #20
 8007916:	9a04      	ldr	r2, [sp, #16]
 8007918:	68a1      	ldr	r1, [r4, #8]
 800791a:	9301      	str	r3, [sp, #4]
 800791c:	4620      	mov	r0, r4
 800791e:	f000 fdf5 	bl	800850c <_vfiprintf_r>
 8007922:	b002      	add	sp, #8
 8007924:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007928:	b004      	add	sp, #16
 800792a:	4770      	bx	lr
 800792c:	2000001c 	.word	0x2000001c

08007930 <_puts_r>:
 8007930:	b570      	push	{r4, r5, r6, lr}
 8007932:	460e      	mov	r6, r1
 8007934:	4605      	mov	r5, r0
 8007936:	b118      	cbz	r0, 8007940 <_puts_r+0x10>
 8007938:	6983      	ldr	r3, [r0, #24]
 800793a:	b90b      	cbnz	r3, 8007940 <_puts_r+0x10>
 800793c:	f7ff fe70 	bl	8007620 <__sinit>
 8007940:	69ab      	ldr	r3, [r5, #24]
 8007942:	68ac      	ldr	r4, [r5, #8]
 8007944:	b913      	cbnz	r3, 800794c <_puts_r+0x1c>
 8007946:	4628      	mov	r0, r5
 8007948:	f7ff fe6a 	bl	8007620 <__sinit>
 800794c:	4b2c      	ldr	r3, [pc, #176]	; (8007a00 <_puts_r+0xd0>)
 800794e:	429c      	cmp	r4, r3
 8007950:	d120      	bne.n	8007994 <_puts_r+0x64>
 8007952:	686c      	ldr	r4, [r5, #4]
 8007954:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007956:	07db      	lsls	r3, r3, #31
 8007958:	d405      	bmi.n	8007966 <_puts_r+0x36>
 800795a:	89a3      	ldrh	r3, [r4, #12]
 800795c:	0598      	lsls	r0, r3, #22
 800795e:	d402      	bmi.n	8007966 <_puts_r+0x36>
 8007960:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007962:	f7ff ff20 	bl	80077a6 <__retarget_lock_acquire_recursive>
 8007966:	89a3      	ldrh	r3, [r4, #12]
 8007968:	0719      	lsls	r1, r3, #28
 800796a:	d51d      	bpl.n	80079a8 <_puts_r+0x78>
 800796c:	6923      	ldr	r3, [r4, #16]
 800796e:	b1db      	cbz	r3, 80079a8 <_puts_r+0x78>
 8007970:	3e01      	subs	r6, #1
 8007972:	68a3      	ldr	r3, [r4, #8]
 8007974:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007978:	3b01      	subs	r3, #1
 800797a:	60a3      	str	r3, [r4, #8]
 800797c:	bb39      	cbnz	r1, 80079ce <_puts_r+0x9e>
 800797e:	2b00      	cmp	r3, #0
 8007980:	da38      	bge.n	80079f4 <_puts_r+0xc4>
 8007982:	4622      	mov	r2, r4
 8007984:	210a      	movs	r1, #10
 8007986:	4628      	mov	r0, r5
 8007988:	f000 f9c6 	bl	8007d18 <__swbuf_r>
 800798c:	3001      	adds	r0, #1
 800798e:	d011      	beq.n	80079b4 <_puts_r+0x84>
 8007990:	250a      	movs	r5, #10
 8007992:	e011      	b.n	80079b8 <_puts_r+0x88>
 8007994:	4b1b      	ldr	r3, [pc, #108]	; (8007a04 <_puts_r+0xd4>)
 8007996:	429c      	cmp	r4, r3
 8007998:	d101      	bne.n	800799e <_puts_r+0x6e>
 800799a:	68ac      	ldr	r4, [r5, #8]
 800799c:	e7da      	b.n	8007954 <_puts_r+0x24>
 800799e:	4b1a      	ldr	r3, [pc, #104]	; (8007a08 <_puts_r+0xd8>)
 80079a0:	429c      	cmp	r4, r3
 80079a2:	bf08      	it	eq
 80079a4:	68ec      	ldreq	r4, [r5, #12]
 80079a6:	e7d5      	b.n	8007954 <_puts_r+0x24>
 80079a8:	4621      	mov	r1, r4
 80079aa:	4628      	mov	r0, r5
 80079ac:	f000 fa18 	bl	8007de0 <__swsetup_r>
 80079b0:	2800      	cmp	r0, #0
 80079b2:	d0dd      	beq.n	8007970 <_puts_r+0x40>
 80079b4:	f04f 35ff 	mov.w	r5, #4294967295
 80079b8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80079ba:	07da      	lsls	r2, r3, #31
 80079bc:	d405      	bmi.n	80079ca <_puts_r+0x9a>
 80079be:	89a3      	ldrh	r3, [r4, #12]
 80079c0:	059b      	lsls	r3, r3, #22
 80079c2:	d402      	bmi.n	80079ca <_puts_r+0x9a>
 80079c4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80079c6:	f7ff feef 	bl	80077a8 <__retarget_lock_release_recursive>
 80079ca:	4628      	mov	r0, r5
 80079cc:	bd70      	pop	{r4, r5, r6, pc}
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	da04      	bge.n	80079dc <_puts_r+0xac>
 80079d2:	69a2      	ldr	r2, [r4, #24]
 80079d4:	429a      	cmp	r2, r3
 80079d6:	dc06      	bgt.n	80079e6 <_puts_r+0xb6>
 80079d8:	290a      	cmp	r1, #10
 80079da:	d004      	beq.n	80079e6 <_puts_r+0xb6>
 80079dc:	6823      	ldr	r3, [r4, #0]
 80079de:	1c5a      	adds	r2, r3, #1
 80079e0:	6022      	str	r2, [r4, #0]
 80079e2:	7019      	strb	r1, [r3, #0]
 80079e4:	e7c5      	b.n	8007972 <_puts_r+0x42>
 80079e6:	4622      	mov	r2, r4
 80079e8:	4628      	mov	r0, r5
 80079ea:	f000 f995 	bl	8007d18 <__swbuf_r>
 80079ee:	3001      	adds	r0, #1
 80079f0:	d1bf      	bne.n	8007972 <_puts_r+0x42>
 80079f2:	e7df      	b.n	80079b4 <_puts_r+0x84>
 80079f4:	6823      	ldr	r3, [r4, #0]
 80079f6:	250a      	movs	r5, #10
 80079f8:	1c5a      	adds	r2, r3, #1
 80079fa:	6022      	str	r2, [r4, #0]
 80079fc:	701d      	strb	r5, [r3, #0]
 80079fe:	e7db      	b.n	80079b8 <_puts_r+0x88>
 8007a00:	08008ff8 	.word	0x08008ff8
 8007a04:	08009018 	.word	0x08009018
 8007a08:	08008fd8 	.word	0x08008fd8

08007a0c <puts>:
 8007a0c:	4b02      	ldr	r3, [pc, #8]	; (8007a18 <puts+0xc>)
 8007a0e:	4601      	mov	r1, r0
 8007a10:	6818      	ldr	r0, [r3, #0]
 8007a12:	f7ff bf8d 	b.w	8007930 <_puts_r>
 8007a16:	bf00      	nop
 8007a18:	2000001c 	.word	0x2000001c

08007a1c <cleanup_glue>:
 8007a1c:	b538      	push	{r3, r4, r5, lr}
 8007a1e:	460c      	mov	r4, r1
 8007a20:	6809      	ldr	r1, [r1, #0]
 8007a22:	4605      	mov	r5, r0
 8007a24:	b109      	cbz	r1, 8007a2a <cleanup_glue+0xe>
 8007a26:	f7ff fff9 	bl	8007a1c <cleanup_glue>
 8007a2a:	4621      	mov	r1, r4
 8007a2c:	4628      	mov	r0, r5
 8007a2e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007a32:	f000 bb99 	b.w	8008168 <_free_r>
	...

08007a38 <_reclaim_reent>:
 8007a38:	4b2c      	ldr	r3, [pc, #176]	; (8007aec <_reclaim_reent+0xb4>)
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	4283      	cmp	r3, r0
 8007a3e:	b570      	push	{r4, r5, r6, lr}
 8007a40:	4604      	mov	r4, r0
 8007a42:	d051      	beq.n	8007ae8 <_reclaim_reent+0xb0>
 8007a44:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8007a46:	b143      	cbz	r3, 8007a5a <_reclaim_reent+0x22>
 8007a48:	68db      	ldr	r3, [r3, #12]
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d14a      	bne.n	8007ae4 <_reclaim_reent+0xac>
 8007a4e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007a50:	6819      	ldr	r1, [r3, #0]
 8007a52:	b111      	cbz	r1, 8007a5a <_reclaim_reent+0x22>
 8007a54:	4620      	mov	r0, r4
 8007a56:	f000 fb87 	bl	8008168 <_free_r>
 8007a5a:	6961      	ldr	r1, [r4, #20]
 8007a5c:	b111      	cbz	r1, 8007a64 <_reclaim_reent+0x2c>
 8007a5e:	4620      	mov	r0, r4
 8007a60:	f000 fb82 	bl	8008168 <_free_r>
 8007a64:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8007a66:	b111      	cbz	r1, 8007a6e <_reclaim_reent+0x36>
 8007a68:	4620      	mov	r0, r4
 8007a6a:	f000 fb7d 	bl	8008168 <_free_r>
 8007a6e:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8007a70:	b111      	cbz	r1, 8007a78 <_reclaim_reent+0x40>
 8007a72:	4620      	mov	r0, r4
 8007a74:	f000 fb78 	bl	8008168 <_free_r>
 8007a78:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8007a7a:	b111      	cbz	r1, 8007a82 <_reclaim_reent+0x4a>
 8007a7c:	4620      	mov	r0, r4
 8007a7e:	f000 fb73 	bl	8008168 <_free_r>
 8007a82:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8007a84:	b111      	cbz	r1, 8007a8c <_reclaim_reent+0x54>
 8007a86:	4620      	mov	r0, r4
 8007a88:	f000 fb6e 	bl	8008168 <_free_r>
 8007a8c:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8007a8e:	b111      	cbz	r1, 8007a96 <_reclaim_reent+0x5e>
 8007a90:	4620      	mov	r0, r4
 8007a92:	f000 fb69 	bl	8008168 <_free_r>
 8007a96:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8007a98:	b111      	cbz	r1, 8007aa0 <_reclaim_reent+0x68>
 8007a9a:	4620      	mov	r0, r4
 8007a9c:	f000 fb64 	bl	8008168 <_free_r>
 8007aa0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007aa2:	b111      	cbz	r1, 8007aaa <_reclaim_reent+0x72>
 8007aa4:	4620      	mov	r0, r4
 8007aa6:	f000 fb5f 	bl	8008168 <_free_r>
 8007aaa:	69a3      	ldr	r3, [r4, #24]
 8007aac:	b1e3      	cbz	r3, 8007ae8 <_reclaim_reent+0xb0>
 8007aae:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8007ab0:	4620      	mov	r0, r4
 8007ab2:	4798      	blx	r3
 8007ab4:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8007ab6:	b1b9      	cbz	r1, 8007ae8 <_reclaim_reent+0xb0>
 8007ab8:	4620      	mov	r0, r4
 8007aba:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8007abe:	f7ff bfad 	b.w	8007a1c <cleanup_glue>
 8007ac2:	5949      	ldr	r1, [r1, r5]
 8007ac4:	b941      	cbnz	r1, 8007ad8 <_reclaim_reent+0xa0>
 8007ac6:	3504      	adds	r5, #4
 8007ac8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007aca:	2d80      	cmp	r5, #128	; 0x80
 8007acc:	68d9      	ldr	r1, [r3, #12]
 8007ace:	d1f8      	bne.n	8007ac2 <_reclaim_reent+0x8a>
 8007ad0:	4620      	mov	r0, r4
 8007ad2:	f000 fb49 	bl	8008168 <_free_r>
 8007ad6:	e7ba      	b.n	8007a4e <_reclaim_reent+0x16>
 8007ad8:	680e      	ldr	r6, [r1, #0]
 8007ada:	4620      	mov	r0, r4
 8007adc:	f000 fb44 	bl	8008168 <_free_r>
 8007ae0:	4631      	mov	r1, r6
 8007ae2:	e7ef      	b.n	8007ac4 <_reclaim_reent+0x8c>
 8007ae4:	2500      	movs	r5, #0
 8007ae6:	e7ef      	b.n	8007ac8 <_reclaim_reent+0x90>
 8007ae8:	bd70      	pop	{r4, r5, r6, pc}
 8007aea:	bf00      	nop
 8007aec:	2000001c 	.word	0x2000001c

08007af0 <_sbrk_r>:
 8007af0:	b538      	push	{r3, r4, r5, lr}
 8007af2:	4d06      	ldr	r5, [pc, #24]	; (8007b0c <_sbrk_r+0x1c>)
 8007af4:	2300      	movs	r3, #0
 8007af6:	4604      	mov	r4, r0
 8007af8:	4608      	mov	r0, r1
 8007afa:	602b      	str	r3, [r5, #0]
 8007afc:	f7fa f82e 	bl	8001b5c <_sbrk>
 8007b00:	1c43      	adds	r3, r0, #1
 8007b02:	d102      	bne.n	8007b0a <_sbrk_r+0x1a>
 8007b04:	682b      	ldr	r3, [r5, #0]
 8007b06:	b103      	cbz	r3, 8007b0a <_sbrk_r+0x1a>
 8007b08:	6023      	str	r3, [r4, #0]
 8007b0a:	bd38      	pop	{r3, r4, r5, pc}
 8007b0c:	20010c18 	.word	0x20010c18

08007b10 <sniprintf>:
 8007b10:	b40c      	push	{r2, r3}
 8007b12:	b530      	push	{r4, r5, lr}
 8007b14:	4b17      	ldr	r3, [pc, #92]	; (8007b74 <sniprintf+0x64>)
 8007b16:	1e0c      	subs	r4, r1, #0
 8007b18:	681d      	ldr	r5, [r3, #0]
 8007b1a:	b09d      	sub	sp, #116	; 0x74
 8007b1c:	da08      	bge.n	8007b30 <sniprintf+0x20>
 8007b1e:	238b      	movs	r3, #139	; 0x8b
 8007b20:	602b      	str	r3, [r5, #0]
 8007b22:	f04f 30ff 	mov.w	r0, #4294967295
 8007b26:	b01d      	add	sp, #116	; 0x74
 8007b28:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007b2c:	b002      	add	sp, #8
 8007b2e:	4770      	bx	lr
 8007b30:	f44f 7302 	mov.w	r3, #520	; 0x208
 8007b34:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007b38:	bf14      	ite	ne
 8007b3a:	f104 33ff 	addne.w	r3, r4, #4294967295
 8007b3e:	4623      	moveq	r3, r4
 8007b40:	9304      	str	r3, [sp, #16]
 8007b42:	9307      	str	r3, [sp, #28]
 8007b44:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8007b48:	9002      	str	r0, [sp, #8]
 8007b4a:	9006      	str	r0, [sp, #24]
 8007b4c:	f8ad 3016 	strh.w	r3, [sp, #22]
 8007b50:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8007b52:	ab21      	add	r3, sp, #132	; 0x84
 8007b54:	a902      	add	r1, sp, #8
 8007b56:	4628      	mov	r0, r5
 8007b58:	9301      	str	r3, [sp, #4]
 8007b5a:	f000 fbad 	bl	80082b8 <_svfiprintf_r>
 8007b5e:	1c43      	adds	r3, r0, #1
 8007b60:	bfbc      	itt	lt
 8007b62:	238b      	movlt	r3, #139	; 0x8b
 8007b64:	602b      	strlt	r3, [r5, #0]
 8007b66:	2c00      	cmp	r4, #0
 8007b68:	d0dd      	beq.n	8007b26 <sniprintf+0x16>
 8007b6a:	9b02      	ldr	r3, [sp, #8]
 8007b6c:	2200      	movs	r2, #0
 8007b6e:	701a      	strb	r2, [r3, #0]
 8007b70:	e7d9      	b.n	8007b26 <sniprintf+0x16>
 8007b72:	bf00      	nop
 8007b74:	2000001c 	.word	0x2000001c

08007b78 <__sread>:
 8007b78:	b510      	push	{r4, lr}
 8007b7a:	460c      	mov	r4, r1
 8007b7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b80:	f000 ff88 	bl	8008a94 <_read_r>
 8007b84:	2800      	cmp	r0, #0
 8007b86:	bfab      	itete	ge
 8007b88:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007b8a:	89a3      	ldrhlt	r3, [r4, #12]
 8007b8c:	181b      	addge	r3, r3, r0
 8007b8e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007b92:	bfac      	ite	ge
 8007b94:	6563      	strge	r3, [r4, #84]	; 0x54
 8007b96:	81a3      	strhlt	r3, [r4, #12]
 8007b98:	bd10      	pop	{r4, pc}

08007b9a <__swrite>:
 8007b9a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b9e:	461f      	mov	r7, r3
 8007ba0:	898b      	ldrh	r3, [r1, #12]
 8007ba2:	05db      	lsls	r3, r3, #23
 8007ba4:	4605      	mov	r5, r0
 8007ba6:	460c      	mov	r4, r1
 8007ba8:	4616      	mov	r6, r2
 8007baa:	d505      	bpl.n	8007bb8 <__swrite+0x1e>
 8007bac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007bb0:	2302      	movs	r3, #2
 8007bb2:	2200      	movs	r2, #0
 8007bb4:	f000 fa54 	bl	8008060 <_lseek_r>
 8007bb8:	89a3      	ldrh	r3, [r4, #12]
 8007bba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007bbe:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007bc2:	81a3      	strh	r3, [r4, #12]
 8007bc4:	4632      	mov	r2, r6
 8007bc6:	463b      	mov	r3, r7
 8007bc8:	4628      	mov	r0, r5
 8007bca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007bce:	f000 b8f5 	b.w	8007dbc <_write_r>

08007bd2 <__sseek>:
 8007bd2:	b510      	push	{r4, lr}
 8007bd4:	460c      	mov	r4, r1
 8007bd6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007bda:	f000 fa41 	bl	8008060 <_lseek_r>
 8007bde:	1c43      	adds	r3, r0, #1
 8007be0:	89a3      	ldrh	r3, [r4, #12]
 8007be2:	bf15      	itete	ne
 8007be4:	6560      	strne	r0, [r4, #84]	; 0x54
 8007be6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007bea:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007bee:	81a3      	strheq	r3, [r4, #12]
 8007bf0:	bf18      	it	ne
 8007bf2:	81a3      	strhne	r3, [r4, #12]
 8007bf4:	bd10      	pop	{r4, pc}

08007bf6 <__sclose>:
 8007bf6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007bfa:	f000 b95f 	b.w	8007ebc <_close_r>
	...

08007c00 <_strtol_l.constprop.0>:
 8007c00:	2b01      	cmp	r3, #1
 8007c02:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007c06:	d001      	beq.n	8007c0c <_strtol_l.constprop.0+0xc>
 8007c08:	2b24      	cmp	r3, #36	; 0x24
 8007c0a:	d906      	bls.n	8007c1a <_strtol_l.constprop.0+0x1a>
 8007c0c:	f7ff fcaa 	bl	8007564 <__errno>
 8007c10:	2316      	movs	r3, #22
 8007c12:	6003      	str	r3, [r0, #0]
 8007c14:	2000      	movs	r0, #0
 8007c16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c1a:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8007d00 <_strtol_l.constprop.0+0x100>
 8007c1e:	460d      	mov	r5, r1
 8007c20:	462e      	mov	r6, r5
 8007c22:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007c26:	f814 700c 	ldrb.w	r7, [r4, ip]
 8007c2a:	f017 0708 	ands.w	r7, r7, #8
 8007c2e:	d1f7      	bne.n	8007c20 <_strtol_l.constprop.0+0x20>
 8007c30:	2c2d      	cmp	r4, #45	; 0x2d
 8007c32:	d132      	bne.n	8007c9a <_strtol_l.constprop.0+0x9a>
 8007c34:	782c      	ldrb	r4, [r5, #0]
 8007c36:	2701      	movs	r7, #1
 8007c38:	1cb5      	adds	r5, r6, #2
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d05b      	beq.n	8007cf6 <_strtol_l.constprop.0+0xf6>
 8007c3e:	2b10      	cmp	r3, #16
 8007c40:	d109      	bne.n	8007c56 <_strtol_l.constprop.0+0x56>
 8007c42:	2c30      	cmp	r4, #48	; 0x30
 8007c44:	d107      	bne.n	8007c56 <_strtol_l.constprop.0+0x56>
 8007c46:	782c      	ldrb	r4, [r5, #0]
 8007c48:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8007c4c:	2c58      	cmp	r4, #88	; 0x58
 8007c4e:	d14d      	bne.n	8007cec <_strtol_l.constprop.0+0xec>
 8007c50:	786c      	ldrb	r4, [r5, #1]
 8007c52:	2310      	movs	r3, #16
 8007c54:	3502      	adds	r5, #2
 8007c56:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8007c5a:	f108 38ff 	add.w	r8, r8, #4294967295
 8007c5e:	f04f 0c00 	mov.w	ip, #0
 8007c62:	fbb8 f9f3 	udiv	r9, r8, r3
 8007c66:	4666      	mov	r6, ip
 8007c68:	fb03 8a19 	mls	sl, r3, r9, r8
 8007c6c:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8007c70:	f1be 0f09 	cmp.w	lr, #9
 8007c74:	d816      	bhi.n	8007ca4 <_strtol_l.constprop.0+0xa4>
 8007c76:	4674      	mov	r4, lr
 8007c78:	42a3      	cmp	r3, r4
 8007c7a:	dd24      	ble.n	8007cc6 <_strtol_l.constprop.0+0xc6>
 8007c7c:	f1bc 0f00 	cmp.w	ip, #0
 8007c80:	db1e      	blt.n	8007cc0 <_strtol_l.constprop.0+0xc0>
 8007c82:	45b1      	cmp	r9, r6
 8007c84:	d31c      	bcc.n	8007cc0 <_strtol_l.constprop.0+0xc0>
 8007c86:	d101      	bne.n	8007c8c <_strtol_l.constprop.0+0x8c>
 8007c88:	45a2      	cmp	sl, r4
 8007c8a:	db19      	blt.n	8007cc0 <_strtol_l.constprop.0+0xc0>
 8007c8c:	fb06 4603 	mla	r6, r6, r3, r4
 8007c90:	f04f 0c01 	mov.w	ip, #1
 8007c94:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007c98:	e7e8      	b.n	8007c6c <_strtol_l.constprop.0+0x6c>
 8007c9a:	2c2b      	cmp	r4, #43	; 0x2b
 8007c9c:	bf04      	itt	eq
 8007c9e:	782c      	ldrbeq	r4, [r5, #0]
 8007ca0:	1cb5      	addeq	r5, r6, #2
 8007ca2:	e7ca      	b.n	8007c3a <_strtol_l.constprop.0+0x3a>
 8007ca4:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8007ca8:	f1be 0f19 	cmp.w	lr, #25
 8007cac:	d801      	bhi.n	8007cb2 <_strtol_l.constprop.0+0xb2>
 8007cae:	3c37      	subs	r4, #55	; 0x37
 8007cb0:	e7e2      	b.n	8007c78 <_strtol_l.constprop.0+0x78>
 8007cb2:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8007cb6:	f1be 0f19 	cmp.w	lr, #25
 8007cba:	d804      	bhi.n	8007cc6 <_strtol_l.constprop.0+0xc6>
 8007cbc:	3c57      	subs	r4, #87	; 0x57
 8007cbe:	e7db      	b.n	8007c78 <_strtol_l.constprop.0+0x78>
 8007cc0:	f04f 3cff 	mov.w	ip, #4294967295
 8007cc4:	e7e6      	b.n	8007c94 <_strtol_l.constprop.0+0x94>
 8007cc6:	f1bc 0f00 	cmp.w	ip, #0
 8007cca:	da05      	bge.n	8007cd8 <_strtol_l.constprop.0+0xd8>
 8007ccc:	2322      	movs	r3, #34	; 0x22
 8007cce:	6003      	str	r3, [r0, #0]
 8007cd0:	4646      	mov	r6, r8
 8007cd2:	b942      	cbnz	r2, 8007ce6 <_strtol_l.constprop.0+0xe6>
 8007cd4:	4630      	mov	r0, r6
 8007cd6:	e79e      	b.n	8007c16 <_strtol_l.constprop.0+0x16>
 8007cd8:	b107      	cbz	r7, 8007cdc <_strtol_l.constprop.0+0xdc>
 8007cda:	4276      	negs	r6, r6
 8007cdc:	2a00      	cmp	r2, #0
 8007cde:	d0f9      	beq.n	8007cd4 <_strtol_l.constprop.0+0xd4>
 8007ce0:	f1bc 0f00 	cmp.w	ip, #0
 8007ce4:	d000      	beq.n	8007ce8 <_strtol_l.constprop.0+0xe8>
 8007ce6:	1e69      	subs	r1, r5, #1
 8007ce8:	6011      	str	r1, [r2, #0]
 8007cea:	e7f3      	b.n	8007cd4 <_strtol_l.constprop.0+0xd4>
 8007cec:	2430      	movs	r4, #48	; 0x30
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d1b1      	bne.n	8007c56 <_strtol_l.constprop.0+0x56>
 8007cf2:	2308      	movs	r3, #8
 8007cf4:	e7af      	b.n	8007c56 <_strtol_l.constprop.0+0x56>
 8007cf6:	2c30      	cmp	r4, #48	; 0x30
 8007cf8:	d0a5      	beq.n	8007c46 <_strtol_l.constprop.0+0x46>
 8007cfa:	230a      	movs	r3, #10
 8007cfc:	e7ab      	b.n	8007c56 <_strtol_l.constprop.0+0x56>
 8007cfe:	bf00      	nop
 8007d00:	0800903d 	.word	0x0800903d

08007d04 <strtol>:
 8007d04:	4613      	mov	r3, r2
 8007d06:	460a      	mov	r2, r1
 8007d08:	4601      	mov	r1, r0
 8007d0a:	4802      	ldr	r0, [pc, #8]	; (8007d14 <strtol+0x10>)
 8007d0c:	6800      	ldr	r0, [r0, #0]
 8007d0e:	f7ff bf77 	b.w	8007c00 <_strtol_l.constprop.0>
 8007d12:	bf00      	nop
 8007d14:	2000001c 	.word	0x2000001c

08007d18 <__swbuf_r>:
 8007d18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d1a:	460e      	mov	r6, r1
 8007d1c:	4614      	mov	r4, r2
 8007d1e:	4605      	mov	r5, r0
 8007d20:	b118      	cbz	r0, 8007d2a <__swbuf_r+0x12>
 8007d22:	6983      	ldr	r3, [r0, #24]
 8007d24:	b90b      	cbnz	r3, 8007d2a <__swbuf_r+0x12>
 8007d26:	f7ff fc7b 	bl	8007620 <__sinit>
 8007d2a:	4b21      	ldr	r3, [pc, #132]	; (8007db0 <__swbuf_r+0x98>)
 8007d2c:	429c      	cmp	r4, r3
 8007d2e:	d12b      	bne.n	8007d88 <__swbuf_r+0x70>
 8007d30:	686c      	ldr	r4, [r5, #4]
 8007d32:	69a3      	ldr	r3, [r4, #24]
 8007d34:	60a3      	str	r3, [r4, #8]
 8007d36:	89a3      	ldrh	r3, [r4, #12]
 8007d38:	071a      	lsls	r2, r3, #28
 8007d3a:	d52f      	bpl.n	8007d9c <__swbuf_r+0x84>
 8007d3c:	6923      	ldr	r3, [r4, #16]
 8007d3e:	b36b      	cbz	r3, 8007d9c <__swbuf_r+0x84>
 8007d40:	6923      	ldr	r3, [r4, #16]
 8007d42:	6820      	ldr	r0, [r4, #0]
 8007d44:	1ac0      	subs	r0, r0, r3
 8007d46:	6963      	ldr	r3, [r4, #20]
 8007d48:	b2f6      	uxtb	r6, r6
 8007d4a:	4283      	cmp	r3, r0
 8007d4c:	4637      	mov	r7, r6
 8007d4e:	dc04      	bgt.n	8007d5a <__swbuf_r+0x42>
 8007d50:	4621      	mov	r1, r4
 8007d52:	4628      	mov	r0, r5
 8007d54:	f000 f948 	bl	8007fe8 <_fflush_r>
 8007d58:	bb30      	cbnz	r0, 8007da8 <__swbuf_r+0x90>
 8007d5a:	68a3      	ldr	r3, [r4, #8]
 8007d5c:	3b01      	subs	r3, #1
 8007d5e:	60a3      	str	r3, [r4, #8]
 8007d60:	6823      	ldr	r3, [r4, #0]
 8007d62:	1c5a      	adds	r2, r3, #1
 8007d64:	6022      	str	r2, [r4, #0]
 8007d66:	701e      	strb	r6, [r3, #0]
 8007d68:	6963      	ldr	r3, [r4, #20]
 8007d6a:	3001      	adds	r0, #1
 8007d6c:	4283      	cmp	r3, r0
 8007d6e:	d004      	beq.n	8007d7a <__swbuf_r+0x62>
 8007d70:	89a3      	ldrh	r3, [r4, #12]
 8007d72:	07db      	lsls	r3, r3, #31
 8007d74:	d506      	bpl.n	8007d84 <__swbuf_r+0x6c>
 8007d76:	2e0a      	cmp	r6, #10
 8007d78:	d104      	bne.n	8007d84 <__swbuf_r+0x6c>
 8007d7a:	4621      	mov	r1, r4
 8007d7c:	4628      	mov	r0, r5
 8007d7e:	f000 f933 	bl	8007fe8 <_fflush_r>
 8007d82:	b988      	cbnz	r0, 8007da8 <__swbuf_r+0x90>
 8007d84:	4638      	mov	r0, r7
 8007d86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007d88:	4b0a      	ldr	r3, [pc, #40]	; (8007db4 <__swbuf_r+0x9c>)
 8007d8a:	429c      	cmp	r4, r3
 8007d8c:	d101      	bne.n	8007d92 <__swbuf_r+0x7a>
 8007d8e:	68ac      	ldr	r4, [r5, #8]
 8007d90:	e7cf      	b.n	8007d32 <__swbuf_r+0x1a>
 8007d92:	4b09      	ldr	r3, [pc, #36]	; (8007db8 <__swbuf_r+0xa0>)
 8007d94:	429c      	cmp	r4, r3
 8007d96:	bf08      	it	eq
 8007d98:	68ec      	ldreq	r4, [r5, #12]
 8007d9a:	e7ca      	b.n	8007d32 <__swbuf_r+0x1a>
 8007d9c:	4621      	mov	r1, r4
 8007d9e:	4628      	mov	r0, r5
 8007da0:	f000 f81e 	bl	8007de0 <__swsetup_r>
 8007da4:	2800      	cmp	r0, #0
 8007da6:	d0cb      	beq.n	8007d40 <__swbuf_r+0x28>
 8007da8:	f04f 37ff 	mov.w	r7, #4294967295
 8007dac:	e7ea      	b.n	8007d84 <__swbuf_r+0x6c>
 8007dae:	bf00      	nop
 8007db0:	08008ff8 	.word	0x08008ff8
 8007db4:	08009018 	.word	0x08009018
 8007db8:	08008fd8 	.word	0x08008fd8

08007dbc <_write_r>:
 8007dbc:	b538      	push	{r3, r4, r5, lr}
 8007dbe:	4d07      	ldr	r5, [pc, #28]	; (8007ddc <_write_r+0x20>)
 8007dc0:	4604      	mov	r4, r0
 8007dc2:	4608      	mov	r0, r1
 8007dc4:	4611      	mov	r1, r2
 8007dc6:	2200      	movs	r2, #0
 8007dc8:	602a      	str	r2, [r5, #0]
 8007dca:	461a      	mov	r2, r3
 8007dcc:	f7f9 fe75 	bl	8001aba <_write>
 8007dd0:	1c43      	adds	r3, r0, #1
 8007dd2:	d102      	bne.n	8007dda <_write_r+0x1e>
 8007dd4:	682b      	ldr	r3, [r5, #0]
 8007dd6:	b103      	cbz	r3, 8007dda <_write_r+0x1e>
 8007dd8:	6023      	str	r3, [r4, #0]
 8007dda:	bd38      	pop	{r3, r4, r5, pc}
 8007ddc:	20010c18 	.word	0x20010c18

08007de0 <__swsetup_r>:
 8007de0:	4b32      	ldr	r3, [pc, #200]	; (8007eac <__swsetup_r+0xcc>)
 8007de2:	b570      	push	{r4, r5, r6, lr}
 8007de4:	681d      	ldr	r5, [r3, #0]
 8007de6:	4606      	mov	r6, r0
 8007de8:	460c      	mov	r4, r1
 8007dea:	b125      	cbz	r5, 8007df6 <__swsetup_r+0x16>
 8007dec:	69ab      	ldr	r3, [r5, #24]
 8007dee:	b913      	cbnz	r3, 8007df6 <__swsetup_r+0x16>
 8007df0:	4628      	mov	r0, r5
 8007df2:	f7ff fc15 	bl	8007620 <__sinit>
 8007df6:	4b2e      	ldr	r3, [pc, #184]	; (8007eb0 <__swsetup_r+0xd0>)
 8007df8:	429c      	cmp	r4, r3
 8007dfa:	d10f      	bne.n	8007e1c <__swsetup_r+0x3c>
 8007dfc:	686c      	ldr	r4, [r5, #4]
 8007dfe:	89a3      	ldrh	r3, [r4, #12]
 8007e00:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007e04:	0719      	lsls	r1, r3, #28
 8007e06:	d42c      	bmi.n	8007e62 <__swsetup_r+0x82>
 8007e08:	06dd      	lsls	r5, r3, #27
 8007e0a:	d411      	bmi.n	8007e30 <__swsetup_r+0x50>
 8007e0c:	2309      	movs	r3, #9
 8007e0e:	6033      	str	r3, [r6, #0]
 8007e10:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007e14:	81a3      	strh	r3, [r4, #12]
 8007e16:	f04f 30ff 	mov.w	r0, #4294967295
 8007e1a:	e03e      	b.n	8007e9a <__swsetup_r+0xba>
 8007e1c:	4b25      	ldr	r3, [pc, #148]	; (8007eb4 <__swsetup_r+0xd4>)
 8007e1e:	429c      	cmp	r4, r3
 8007e20:	d101      	bne.n	8007e26 <__swsetup_r+0x46>
 8007e22:	68ac      	ldr	r4, [r5, #8]
 8007e24:	e7eb      	b.n	8007dfe <__swsetup_r+0x1e>
 8007e26:	4b24      	ldr	r3, [pc, #144]	; (8007eb8 <__swsetup_r+0xd8>)
 8007e28:	429c      	cmp	r4, r3
 8007e2a:	bf08      	it	eq
 8007e2c:	68ec      	ldreq	r4, [r5, #12]
 8007e2e:	e7e6      	b.n	8007dfe <__swsetup_r+0x1e>
 8007e30:	0758      	lsls	r0, r3, #29
 8007e32:	d512      	bpl.n	8007e5a <__swsetup_r+0x7a>
 8007e34:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007e36:	b141      	cbz	r1, 8007e4a <__swsetup_r+0x6a>
 8007e38:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007e3c:	4299      	cmp	r1, r3
 8007e3e:	d002      	beq.n	8007e46 <__swsetup_r+0x66>
 8007e40:	4630      	mov	r0, r6
 8007e42:	f000 f991 	bl	8008168 <_free_r>
 8007e46:	2300      	movs	r3, #0
 8007e48:	6363      	str	r3, [r4, #52]	; 0x34
 8007e4a:	89a3      	ldrh	r3, [r4, #12]
 8007e4c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007e50:	81a3      	strh	r3, [r4, #12]
 8007e52:	2300      	movs	r3, #0
 8007e54:	6063      	str	r3, [r4, #4]
 8007e56:	6923      	ldr	r3, [r4, #16]
 8007e58:	6023      	str	r3, [r4, #0]
 8007e5a:	89a3      	ldrh	r3, [r4, #12]
 8007e5c:	f043 0308 	orr.w	r3, r3, #8
 8007e60:	81a3      	strh	r3, [r4, #12]
 8007e62:	6923      	ldr	r3, [r4, #16]
 8007e64:	b94b      	cbnz	r3, 8007e7a <__swsetup_r+0x9a>
 8007e66:	89a3      	ldrh	r3, [r4, #12]
 8007e68:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007e6c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007e70:	d003      	beq.n	8007e7a <__swsetup_r+0x9a>
 8007e72:	4621      	mov	r1, r4
 8007e74:	4630      	mov	r0, r6
 8007e76:	f000 f92b 	bl	80080d0 <__smakebuf_r>
 8007e7a:	89a0      	ldrh	r0, [r4, #12]
 8007e7c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007e80:	f010 0301 	ands.w	r3, r0, #1
 8007e84:	d00a      	beq.n	8007e9c <__swsetup_r+0xbc>
 8007e86:	2300      	movs	r3, #0
 8007e88:	60a3      	str	r3, [r4, #8]
 8007e8a:	6963      	ldr	r3, [r4, #20]
 8007e8c:	425b      	negs	r3, r3
 8007e8e:	61a3      	str	r3, [r4, #24]
 8007e90:	6923      	ldr	r3, [r4, #16]
 8007e92:	b943      	cbnz	r3, 8007ea6 <__swsetup_r+0xc6>
 8007e94:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007e98:	d1ba      	bne.n	8007e10 <__swsetup_r+0x30>
 8007e9a:	bd70      	pop	{r4, r5, r6, pc}
 8007e9c:	0781      	lsls	r1, r0, #30
 8007e9e:	bf58      	it	pl
 8007ea0:	6963      	ldrpl	r3, [r4, #20]
 8007ea2:	60a3      	str	r3, [r4, #8]
 8007ea4:	e7f4      	b.n	8007e90 <__swsetup_r+0xb0>
 8007ea6:	2000      	movs	r0, #0
 8007ea8:	e7f7      	b.n	8007e9a <__swsetup_r+0xba>
 8007eaa:	bf00      	nop
 8007eac:	2000001c 	.word	0x2000001c
 8007eb0:	08008ff8 	.word	0x08008ff8
 8007eb4:	08009018 	.word	0x08009018
 8007eb8:	08008fd8 	.word	0x08008fd8

08007ebc <_close_r>:
 8007ebc:	b538      	push	{r3, r4, r5, lr}
 8007ebe:	4d06      	ldr	r5, [pc, #24]	; (8007ed8 <_close_r+0x1c>)
 8007ec0:	2300      	movs	r3, #0
 8007ec2:	4604      	mov	r4, r0
 8007ec4:	4608      	mov	r0, r1
 8007ec6:	602b      	str	r3, [r5, #0]
 8007ec8:	f7f9 fe13 	bl	8001af2 <_close>
 8007ecc:	1c43      	adds	r3, r0, #1
 8007ece:	d102      	bne.n	8007ed6 <_close_r+0x1a>
 8007ed0:	682b      	ldr	r3, [r5, #0]
 8007ed2:	b103      	cbz	r3, 8007ed6 <_close_r+0x1a>
 8007ed4:	6023      	str	r3, [r4, #0]
 8007ed6:	bd38      	pop	{r3, r4, r5, pc}
 8007ed8:	20010c18 	.word	0x20010c18

08007edc <__sflush_r>:
 8007edc:	898a      	ldrh	r2, [r1, #12]
 8007ede:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ee2:	4605      	mov	r5, r0
 8007ee4:	0710      	lsls	r0, r2, #28
 8007ee6:	460c      	mov	r4, r1
 8007ee8:	d458      	bmi.n	8007f9c <__sflush_r+0xc0>
 8007eea:	684b      	ldr	r3, [r1, #4]
 8007eec:	2b00      	cmp	r3, #0
 8007eee:	dc05      	bgt.n	8007efc <__sflush_r+0x20>
 8007ef0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007ef2:	2b00      	cmp	r3, #0
 8007ef4:	dc02      	bgt.n	8007efc <__sflush_r+0x20>
 8007ef6:	2000      	movs	r0, #0
 8007ef8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007efc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007efe:	2e00      	cmp	r6, #0
 8007f00:	d0f9      	beq.n	8007ef6 <__sflush_r+0x1a>
 8007f02:	2300      	movs	r3, #0
 8007f04:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007f08:	682f      	ldr	r7, [r5, #0]
 8007f0a:	602b      	str	r3, [r5, #0]
 8007f0c:	d032      	beq.n	8007f74 <__sflush_r+0x98>
 8007f0e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007f10:	89a3      	ldrh	r3, [r4, #12]
 8007f12:	075a      	lsls	r2, r3, #29
 8007f14:	d505      	bpl.n	8007f22 <__sflush_r+0x46>
 8007f16:	6863      	ldr	r3, [r4, #4]
 8007f18:	1ac0      	subs	r0, r0, r3
 8007f1a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007f1c:	b10b      	cbz	r3, 8007f22 <__sflush_r+0x46>
 8007f1e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007f20:	1ac0      	subs	r0, r0, r3
 8007f22:	2300      	movs	r3, #0
 8007f24:	4602      	mov	r2, r0
 8007f26:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007f28:	6a21      	ldr	r1, [r4, #32]
 8007f2a:	4628      	mov	r0, r5
 8007f2c:	47b0      	blx	r6
 8007f2e:	1c43      	adds	r3, r0, #1
 8007f30:	89a3      	ldrh	r3, [r4, #12]
 8007f32:	d106      	bne.n	8007f42 <__sflush_r+0x66>
 8007f34:	6829      	ldr	r1, [r5, #0]
 8007f36:	291d      	cmp	r1, #29
 8007f38:	d82c      	bhi.n	8007f94 <__sflush_r+0xb8>
 8007f3a:	4a2a      	ldr	r2, [pc, #168]	; (8007fe4 <__sflush_r+0x108>)
 8007f3c:	40ca      	lsrs	r2, r1
 8007f3e:	07d6      	lsls	r6, r2, #31
 8007f40:	d528      	bpl.n	8007f94 <__sflush_r+0xb8>
 8007f42:	2200      	movs	r2, #0
 8007f44:	6062      	str	r2, [r4, #4]
 8007f46:	04d9      	lsls	r1, r3, #19
 8007f48:	6922      	ldr	r2, [r4, #16]
 8007f4a:	6022      	str	r2, [r4, #0]
 8007f4c:	d504      	bpl.n	8007f58 <__sflush_r+0x7c>
 8007f4e:	1c42      	adds	r2, r0, #1
 8007f50:	d101      	bne.n	8007f56 <__sflush_r+0x7a>
 8007f52:	682b      	ldr	r3, [r5, #0]
 8007f54:	b903      	cbnz	r3, 8007f58 <__sflush_r+0x7c>
 8007f56:	6560      	str	r0, [r4, #84]	; 0x54
 8007f58:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007f5a:	602f      	str	r7, [r5, #0]
 8007f5c:	2900      	cmp	r1, #0
 8007f5e:	d0ca      	beq.n	8007ef6 <__sflush_r+0x1a>
 8007f60:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007f64:	4299      	cmp	r1, r3
 8007f66:	d002      	beq.n	8007f6e <__sflush_r+0x92>
 8007f68:	4628      	mov	r0, r5
 8007f6a:	f000 f8fd 	bl	8008168 <_free_r>
 8007f6e:	2000      	movs	r0, #0
 8007f70:	6360      	str	r0, [r4, #52]	; 0x34
 8007f72:	e7c1      	b.n	8007ef8 <__sflush_r+0x1c>
 8007f74:	6a21      	ldr	r1, [r4, #32]
 8007f76:	2301      	movs	r3, #1
 8007f78:	4628      	mov	r0, r5
 8007f7a:	47b0      	blx	r6
 8007f7c:	1c41      	adds	r1, r0, #1
 8007f7e:	d1c7      	bne.n	8007f10 <__sflush_r+0x34>
 8007f80:	682b      	ldr	r3, [r5, #0]
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d0c4      	beq.n	8007f10 <__sflush_r+0x34>
 8007f86:	2b1d      	cmp	r3, #29
 8007f88:	d001      	beq.n	8007f8e <__sflush_r+0xb2>
 8007f8a:	2b16      	cmp	r3, #22
 8007f8c:	d101      	bne.n	8007f92 <__sflush_r+0xb6>
 8007f8e:	602f      	str	r7, [r5, #0]
 8007f90:	e7b1      	b.n	8007ef6 <__sflush_r+0x1a>
 8007f92:	89a3      	ldrh	r3, [r4, #12]
 8007f94:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007f98:	81a3      	strh	r3, [r4, #12]
 8007f9a:	e7ad      	b.n	8007ef8 <__sflush_r+0x1c>
 8007f9c:	690f      	ldr	r7, [r1, #16]
 8007f9e:	2f00      	cmp	r7, #0
 8007fa0:	d0a9      	beq.n	8007ef6 <__sflush_r+0x1a>
 8007fa2:	0793      	lsls	r3, r2, #30
 8007fa4:	680e      	ldr	r6, [r1, #0]
 8007fa6:	bf08      	it	eq
 8007fa8:	694b      	ldreq	r3, [r1, #20]
 8007faa:	600f      	str	r7, [r1, #0]
 8007fac:	bf18      	it	ne
 8007fae:	2300      	movne	r3, #0
 8007fb0:	eba6 0807 	sub.w	r8, r6, r7
 8007fb4:	608b      	str	r3, [r1, #8]
 8007fb6:	f1b8 0f00 	cmp.w	r8, #0
 8007fba:	dd9c      	ble.n	8007ef6 <__sflush_r+0x1a>
 8007fbc:	6a21      	ldr	r1, [r4, #32]
 8007fbe:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007fc0:	4643      	mov	r3, r8
 8007fc2:	463a      	mov	r2, r7
 8007fc4:	4628      	mov	r0, r5
 8007fc6:	47b0      	blx	r6
 8007fc8:	2800      	cmp	r0, #0
 8007fca:	dc06      	bgt.n	8007fda <__sflush_r+0xfe>
 8007fcc:	89a3      	ldrh	r3, [r4, #12]
 8007fce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007fd2:	81a3      	strh	r3, [r4, #12]
 8007fd4:	f04f 30ff 	mov.w	r0, #4294967295
 8007fd8:	e78e      	b.n	8007ef8 <__sflush_r+0x1c>
 8007fda:	4407      	add	r7, r0
 8007fdc:	eba8 0800 	sub.w	r8, r8, r0
 8007fe0:	e7e9      	b.n	8007fb6 <__sflush_r+0xda>
 8007fe2:	bf00      	nop
 8007fe4:	20400001 	.word	0x20400001

08007fe8 <_fflush_r>:
 8007fe8:	b538      	push	{r3, r4, r5, lr}
 8007fea:	690b      	ldr	r3, [r1, #16]
 8007fec:	4605      	mov	r5, r0
 8007fee:	460c      	mov	r4, r1
 8007ff0:	b913      	cbnz	r3, 8007ff8 <_fflush_r+0x10>
 8007ff2:	2500      	movs	r5, #0
 8007ff4:	4628      	mov	r0, r5
 8007ff6:	bd38      	pop	{r3, r4, r5, pc}
 8007ff8:	b118      	cbz	r0, 8008002 <_fflush_r+0x1a>
 8007ffa:	6983      	ldr	r3, [r0, #24]
 8007ffc:	b90b      	cbnz	r3, 8008002 <_fflush_r+0x1a>
 8007ffe:	f7ff fb0f 	bl	8007620 <__sinit>
 8008002:	4b14      	ldr	r3, [pc, #80]	; (8008054 <_fflush_r+0x6c>)
 8008004:	429c      	cmp	r4, r3
 8008006:	d11b      	bne.n	8008040 <_fflush_r+0x58>
 8008008:	686c      	ldr	r4, [r5, #4]
 800800a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800800e:	2b00      	cmp	r3, #0
 8008010:	d0ef      	beq.n	8007ff2 <_fflush_r+0xa>
 8008012:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008014:	07d0      	lsls	r0, r2, #31
 8008016:	d404      	bmi.n	8008022 <_fflush_r+0x3a>
 8008018:	0599      	lsls	r1, r3, #22
 800801a:	d402      	bmi.n	8008022 <_fflush_r+0x3a>
 800801c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800801e:	f7ff fbc2 	bl	80077a6 <__retarget_lock_acquire_recursive>
 8008022:	4628      	mov	r0, r5
 8008024:	4621      	mov	r1, r4
 8008026:	f7ff ff59 	bl	8007edc <__sflush_r>
 800802a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800802c:	07da      	lsls	r2, r3, #31
 800802e:	4605      	mov	r5, r0
 8008030:	d4e0      	bmi.n	8007ff4 <_fflush_r+0xc>
 8008032:	89a3      	ldrh	r3, [r4, #12]
 8008034:	059b      	lsls	r3, r3, #22
 8008036:	d4dd      	bmi.n	8007ff4 <_fflush_r+0xc>
 8008038:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800803a:	f7ff fbb5 	bl	80077a8 <__retarget_lock_release_recursive>
 800803e:	e7d9      	b.n	8007ff4 <_fflush_r+0xc>
 8008040:	4b05      	ldr	r3, [pc, #20]	; (8008058 <_fflush_r+0x70>)
 8008042:	429c      	cmp	r4, r3
 8008044:	d101      	bne.n	800804a <_fflush_r+0x62>
 8008046:	68ac      	ldr	r4, [r5, #8]
 8008048:	e7df      	b.n	800800a <_fflush_r+0x22>
 800804a:	4b04      	ldr	r3, [pc, #16]	; (800805c <_fflush_r+0x74>)
 800804c:	429c      	cmp	r4, r3
 800804e:	bf08      	it	eq
 8008050:	68ec      	ldreq	r4, [r5, #12]
 8008052:	e7da      	b.n	800800a <_fflush_r+0x22>
 8008054:	08008ff8 	.word	0x08008ff8
 8008058:	08009018 	.word	0x08009018
 800805c:	08008fd8 	.word	0x08008fd8

08008060 <_lseek_r>:
 8008060:	b538      	push	{r3, r4, r5, lr}
 8008062:	4d07      	ldr	r5, [pc, #28]	; (8008080 <_lseek_r+0x20>)
 8008064:	4604      	mov	r4, r0
 8008066:	4608      	mov	r0, r1
 8008068:	4611      	mov	r1, r2
 800806a:	2200      	movs	r2, #0
 800806c:	602a      	str	r2, [r5, #0]
 800806e:	461a      	mov	r2, r3
 8008070:	f7f9 fd66 	bl	8001b40 <_lseek>
 8008074:	1c43      	adds	r3, r0, #1
 8008076:	d102      	bne.n	800807e <_lseek_r+0x1e>
 8008078:	682b      	ldr	r3, [r5, #0]
 800807a:	b103      	cbz	r3, 800807e <_lseek_r+0x1e>
 800807c:	6023      	str	r3, [r4, #0]
 800807e:	bd38      	pop	{r3, r4, r5, pc}
 8008080:	20010c18 	.word	0x20010c18

08008084 <__swhatbuf_r>:
 8008084:	b570      	push	{r4, r5, r6, lr}
 8008086:	460e      	mov	r6, r1
 8008088:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800808c:	2900      	cmp	r1, #0
 800808e:	b096      	sub	sp, #88	; 0x58
 8008090:	4614      	mov	r4, r2
 8008092:	461d      	mov	r5, r3
 8008094:	da08      	bge.n	80080a8 <__swhatbuf_r+0x24>
 8008096:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800809a:	2200      	movs	r2, #0
 800809c:	602a      	str	r2, [r5, #0]
 800809e:	061a      	lsls	r2, r3, #24
 80080a0:	d410      	bmi.n	80080c4 <__swhatbuf_r+0x40>
 80080a2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80080a6:	e00e      	b.n	80080c6 <__swhatbuf_r+0x42>
 80080a8:	466a      	mov	r2, sp
 80080aa:	f000 fd05 	bl	8008ab8 <_fstat_r>
 80080ae:	2800      	cmp	r0, #0
 80080b0:	dbf1      	blt.n	8008096 <__swhatbuf_r+0x12>
 80080b2:	9a01      	ldr	r2, [sp, #4]
 80080b4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80080b8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80080bc:	425a      	negs	r2, r3
 80080be:	415a      	adcs	r2, r3
 80080c0:	602a      	str	r2, [r5, #0]
 80080c2:	e7ee      	b.n	80080a2 <__swhatbuf_r+0x1e>
 80080c4:	2340      	movs	r3, #64	; 0x40
 80080c6:	2000      	movs	r0, #0
 80080c8:	6023      	str	r3, [r4, #0]
 80080ca:	b016      	add	sp, #88	; 0x58
 80080cc:	bd70      	pop	{r4, r5, r6, pc}
	...

080080d0 <__smakebuf_r>:
 80080d0:	898b      	ldrh	r3, [r1, #12]
 80080d2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80080d4:	079d      	lsls	r5, r3, #30
 80080d6:	4606      	mov	r6, r0
 80080d8:	460c      	mov	r4, r1
 80080da:	d507      	bpl.n	80080ec <__smakebuf_r+0x1c>
 80080dc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80080e0:	6023      	str	r3, [r4, #0]
 80080e2:	6123      	str	r3, [r4, #16]
 80080e4:	2301      	movs	r3, #1
 80080e6:	6163      	str	r3, [r4, #20]
 80080e8:	b002      	add	sp, #8
 80080ea:	bd70      	pop	{r4, r5, r6, pc}
 80080ec:	ab01      	add	r3, sp, #4
 80080ee:	466a      	mov	r2, sp
 80080f0:	f7ff ffc8 	bl	8008084 <__swhatbuf_r>
 80080f4:	9900      	ldr	r1, [sp, #0]
 80080f6:	4605      	mov	r5, r0
 80080f8:	4630      	mov	r0, r6
 80080fa:	f7ff fb8d 	bl	8007818 <_malloc_r>
 80080fe:	b948      	cbnz	r0, 8008114 <__smakebuf_r+0x44>
 8008100:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008104:	059a      	lsls	r2, r3, #22
 8008106:	d4ef      	bmi.n	80080e8 <__smakebuf_r+0x18>
 8008108:	f023 0303 	bic.w	r3, r3, #3
 800810c:	f043 0302 	orr.w	r3, r3, #2
 8008110:	81a3      	strh	r3, [r4, #12]
 8008112:	e7e3      	b.n	80080dc <__smakebuf_r+0xc>
 8008114:	4b0d      	ldr	r3, [pc, #52]	; (800814c <__smakebuf_r+0x7c>)
 8008116:	62b3      	str	r3, [r6, #40]	; 0x28
 8008118:	89a3      	ldrh	r3, [r4, #12]
 800811a:	6020      	str	r0, [r4, #0]
 800811c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008120:	81a3      	strh	r3, [r4, #12]
 8008122:	9b00      	ldr	r3, [sp, #0]
 8008124:	6163      	str	r3, [r4, #20]
 8008126:	9b01      	ldr	r3, [sp, #4]
 8008128:	6120      	str	r0, [r4, #16]
 800812a:	b15b      	cbz	r3, 8008144 <__smakebuf_r+0x74>
 800812c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008130:	4630      	mov	r0, r6
 8008132:	f000 fcd3 	bl	8008adc <_isatty_r>
 8008136:	b128      	cbz	r0, 8008144 <__smakebuf_r+0x74>
 8008138:	89a3      	ldrh	r3, [r4, #12]
 800813a:	f023 0303 	bic.w	r3, r3, #3
 800813e:	f043 0301 	orr.w	r3, r3, #1
 8008142:	81a3      	strh	r3, [r4, #12]
 8008144:	89a0      	ldrh	r0, [r4, #12]
 8008146:	4305      	orrs	r5, r0
 8008148:	81a5      	strh	r5, [r4, #12]
 800814a:	e7cd      	b.n	80080e8 <__smakebuf_r+0x18>
 800814c:	080075b9 	.word	0x080075b9

08008150 <__malloc_lock>:
 8008150:	4801      	ldr	r0, [pc, #4]	; (8008158 <__malloc_lock+0x8>)
 8008152:	f7ff bb28 	b.w	80077a6 <__retarget_lock_acquire_recursive>
 8008156:	bf00      	nop
 8008158:	20010c0c 	.word	0x20010c0c

0800815c <__malloc_unlock>:
 800815c:	4801      	ldr	r0, [pc, #4]	; (8008164 <__malloc_unlock+0x8>)
 800815e:	f7ff bb23 	b.w	80077a8 <__retarget_lock_release_recursive>
 8008162:	bf00      	nop
 8008164:	20010c0c 	.word	0x20010c0c

08008168 <_free_r>:
 8008168:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800816a:	2900      	cmp	r1, #0
 800816c:	d044      	beq.n	80081f8 <_free_r+0x90>
 800816e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008172:	9001      	str	r0, [sp, #4]
 8008174:	2b00      	cmp	r3, #0
 8008176:	f1a1 0404 	sub.w	r4, r1, #4
 800817a:	bfb8      	it	lt
 800817c:	18e4      	addlt	r4, r4, r3
 800817e:	f7ff ffe7 	bl	8008150 <__malloc_lock>
 8008182:	4a1e      	ldr	r2, [pc, #120]	; (80081fc <_free_r+0x94>)
 8008184:	9801      	ldr	r0, [sp, #4]
 8008186:	6813      	ldr	r3, [r2, #0]
 8008188:	b933      	cbnz	r3, 8008198 <_free_r+0x30>
 800818a:	6063      	str	r3, [r4, #4]
 800818c:	6014      	str	r4, [r2, #0]
 800818e:	b003      	add	sp, #12
 8008190:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008194:	f7ff bfe2 	b.w	800815c <__malloc_unlock>
 8008198:	42a3      	cmp	r3, r4
 800819a:	d908      	bls.n	80081ae <_free_r+0x46>
 800819c:	6825      	ldr	r5, [r4, #0]
 800819e:	1961      	adds	r1, r4, r5
 80081a0:	428b      	cmp	r3, r1
 80081a2:	bf01      	itttt	eq
 80081a4:	6819      	ldreq	r1, [r3, #0]
 80081a6:	685b      	ldreq	r3, [r3, #4]
 80081a8:	1949      	addeq	r1, r1, r5
 80081aa:	6021      	streq	r1, [r4, #0]
 80081ac:	e7ed      	b.n	800818a <_free_r+0x22>
 80081ae:	461a      	mov	r2, r3
 80081b0:	685b      	ldr	r3, [r3, #4]
 80081b2:	b10b      	cbz	r3, 80081b8 <_free_r+0x50>
 80081b4:	42a3      	cmp	r3, r4
 80081b6:	d9fa      	bls.n	80081ae <_free_r+0x46>
 80081b8:	6811      	ldr	r1, [r2, #0]
 80081ba:	1855      	adds	r5, r2, r1
 80081bc:	42a5      	cmp	r5, r4
 80081be:	d10b      	bne.n	80081d8 <_free_r+0x70>
 80081c0:	6824      	ldr	r4, [r4, #0]
 80081c2:	4421      	add	r1, r4
 80081c4:	1854      	adds	r4, r2, r1
 80081c6:	42a3      	cmp	r3, r4
 80081c8:	6011      	str	r1, [r2, #0]
 80081ca:	d1e0      	bne.n	800818e <_free_r+0x26>
 80081cc:	681c      	ldr	r4, [r3, #0]
 80081ce:	685b      	ldr	r3, [r3, #4]
 80081d0:	6053      	str	r3, [r2, #4]
 80081d2:	4421      	add	r1, r4
 80081d4:	6011      	str	r1, [r2, #0]
 80081d6:	e7da      	b.n	800818e <_free_r+0x26>
 80081d8:	d902      	bls.n	80081e0 <_free_r+0x78>
 80081da:	230c      	movs	r3, #12
 80081dc:	6003      	str	r3, [r0, #0]
 80081de:	e7d6      	b.n	800818e <_free_r+0x26>
 80081e0:	6825      	ldr	r5, [r4, #0]
 80081e2:	1961      	adds	r1, r4, r5
 80081e4:	428b      	cmp	r3, r1
 80081e6:	bf04      	itt	eq
 80081e8:	6819      	ldreq	r1, [r3, #0]
 80081ea:	685b      	ldreq	r3, [r3, #4]
 80081ec:	6063      	str	r3, [r4, #4]
 80081ee:	bf04      	itt	eq
 80081f0:	1949      	addeq	r1, r1, r5
 80081f2:	6021      	streq	r1, [r4, #0]
 80081f4:	6054      	str	r4, [r2, #4]
 80081f6:	e7ca      	b.n	800818e <_free_r+0x26>
 80081f8:	b003      	add	sp, #12
 80081fa:	bd30      	pop	{r4, r5, pc}
 80081fc:	20010c10 	.word	0x20010c10

08008200 <__ssputs_r>:
 8008200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008204:	688e      	ldr	r6, [r1, #8]
 8008206:	429e      	cmp	r6, r3
 8008208:	4682      	mov	sl, r0
 800820a:	460c      	mov	r4, r1
 800820c:	4690      	mov	r8, r2
 800820e:	461f      	mov	r7, r3
 8008210:	d838      	bhi.n	8008284 <__ssputs_r+0x84>
 8008212:	898a      	ldrh	r2, [r1, #12]
 8008214:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008218:	d032      	beq.n	8008280 <__ssputs_r+0x80>
 800821a:	6825      	ldr	r5, [r4, #0]
 800821c:	6909      	ldr	r1, [r1, #16]
 800821e:	eba5 0901 	sub.w	r9, r5, r1
 8008222:	6965      	ldr	r5, [r4, #20]
 8008224:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008228:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800822c:	3301      	adds	r3, #1
 800822e:	444b      	add	r3, r9
 8008230:	106d      	asrs	r5, r5, #1
 8008232:	429d      	cmp	r5, r3
 8008234:	bf38      	it	cc
 8008236:	461d      	movcc	r5, r3
 8008238:	0553      	lsls	r3, r2, #21
 800823a:	d531      	bpl.n	80082a0 <__ssputs_r+0xa0>
 800823c:	4629      	mov	r1, r5
 800823e:	f7ff faeb 	bl	8007818 <_malloc_r>
 8008242:	4606      	mov	r6, r0
 8008244:	b950      	cbnz	r0, 800825c <__ssputs_r+0x5c>
 8008246:	230c      	movs	r3, #12
 8008248:	f8ca 3000 	str.w	r3, [sl]
 800824c:	89a3      	ldrh	r3, [r4, #12]
 800824e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008252:	81a3      	strh	r3, [r4, #12]
 8008254:	f04f 30ff 	mov.w	r0, #4294967295
 8008258:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800825c:	6921      	ldr	r1, [r4, #16]
 800825e:	464a      	mov	r2, r9
 8008260:	f7ff faa3 	bl	80077aa <memcpy>
 8008264:	89a3      	ldrh	r3, [r4, #12]
 8008266:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800826a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800826e:	81a3      	strh	r3, [r4, #12]
 8008270:	6126      	str	r6, [r4, #16]
 8008272:	6165      	str	r5, [r4, #20]
 8008274:	444e      	add	r6, r9
 8008276:	eba5 0509 	sub.w	r5, r5, r9
 800827a:	6026      	str	r6, [r4, #0]
 800827c:	60a5      	str	r5, [r4, #8]
 800827e:	463e      	mov	r6, r7
 8008280:	42be      	cmp	r6, r7
 8008282:	d900      	bls.n	8008286 <__ssputs_r+0x86>
 8008284:	463e      	mov	r6, r7
 8008286:	6820      	ldr	r0, [r4, #0]
 8008288:	4632      	mov	r2, r6
 800828a:	4641      	mov	r1, r8
 800828c:	f000 fc36 	bl	8008afc <memmove>
 8008290:	68a3      	ldr	r3, [r4, #8]
 8008292:	1b9b      	subs	r3, r3, r6
 8008294:	60a3      	str	r3, [r4, #8]
 8008296:	6823      	ldr	r3, [r4, #0]
 8008298:	4433      	add	r3, r6
 800829a:	6023      	str	r3, [r4, #0]
 800829c:	2000      	movs	r0, #0
 800829e:	e7db      	b.n	8008258 <__ssputs_r+0x58>
 80082a0:	462a      	mov	r2, r5
 80082a2:	f000 fc45 	bl	8008b30 <_realloc_r>
 80082a6:	4606      	mov	r6, r0
 80082a8:	2800      	cmp	r0, #0
 80082aa:	d1e1      	bne.n	8008270 <__ssputs_r+0x70>
 80082ac:	6921      	ldr	r1, [r4, #16]
 80082ae:	4650      	mov	r0, sl
 80082b0:	f7ff ff5a 	bl	8008168 <_free_r>
 80082b4:	e7c7      	b.n	8008246 <__ssputs_r+0x46>
	...

080082b8 <_svfiprintf_r>:
 80082b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082bc:	4698      	mov	r8, r3
 80082be:	898b      	ldrh	r3, [r1, #12]
 80082c0:	061b      	lsls	r3, r3, #24
 80082c2:	b09d      	sub	sp, #116	; 0x74
 80082c4:	4607      	mov	r7, r0
 80082c6:	460d      	mov	r5, r1
 80082c8:	4614      	mov	r4, r2
 80082ca:	d50e      	bpl.n	80082ea <_svfiprintf_r+0x32>
 80082cc:	690b      	ldr	r3, [r1, #16]
 80082ce:	b963      	cbnz	r3, 80082ea <_svfiprintf_r+0x32>
 80082d0:	2140      	movs	r1, #64	; 0x40
 80082d2:	f7ff faa1 	bl	8007818 <_malloc_r>
 80082d6:	6028      	str	r0, [r5, #0]
 80082d8:	6128      	str	r0, [r5, #16]
 80082da:	b920      	cbnz	r0, 80082e6 <_svfiprintf_r+0x2e>
 80082dc:	230c      	movs	r3, #12
 80082de:	603b      	str	r3, [r7, #0]
 80082e0:	f04f 30ff 	mov.w	r0, #4294967295
 80082e4:	e0d1      	b.n	800848a <_svfiprintf_r+0x1d2>
 80082e6:	2340      	movs	r3, #64	; 0x40
 80082e8:	616b      	str	r3, [r5, #20]
 80082ea:	2300      	movs	r3, #0
 80082ec:	9309      	str	r3, [sp, #36]	; 0x24
 80082ee:	2320      	movs	r3, #32
 80082f0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80082f4:	f8cd 800c 	str.w	r8, [sp, #12]
 80082f8:	2330      	movs	r3, #48	; 0x30
 80082fa:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80084a4 <_svfiprintf_r+0x1ec>
 80082fe:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008302:	f04f 0901 	mov.w	r9, #1
 8008306:	4623      	mov	r3, r4
 8008308:	469a      	mov	sl, r3
 800830a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800830e:	b10a      	cbz	r2, 8008314 <_svfiprintf_r+0x5c>
 8008310:	2a25      	cmp	r2, #37	; 0x25
 8008312:	d1f9      	bne.n	8008308 <_svfiprintf_r+0x50>
 8008314:	ebba 0b04 	subs.w	fp, sl, r4
 8008318:	d00b      	beq.n	8008332 <_svfiprintf_r+0x7a>
 800831a:	465b      	mov	r3, fp
 800831c:	4622      	mov	r2, r4
 800831e:	4629      	mov	r1, r5
 8008320:	4638      	mov	r0, r7
 8008322:	f7ff ff6d 	bl	8008200 <__ssputs_r>
 8008326:	3001      	adds	r0, #1
 8008328:	f000 80aa 	beq.w	8008480 <_svfiprintf_r+0x1c8>
 800832c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800832e:	445a      	add	r2, fp
 8008330:	9209      	str	r2, [sp, #36]	; 0x24
 8008332:	f89a 3000 	ldrb.w	r3, [sl]
 8008336:	2b00      	cmp	r3, #0
 8008338:	f000 80a2 	beq.w	8008480 <_svfiprintf_r+0x1c8>
 800833c:	2300      	movs	r3, #0
 800833e:	f04f 32ff 	mov.w	r2, #4294967295
 8008342:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008346:	f10a 0a01 	add.w	sl, sl, #1
 800834a:	9304      	str	r3, [sp, #16]
 800834c:	9307      	str	r3, [sp, #28]
 800834e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008352:	931a      	str	r3, [sp, #104]	; 0x68
 8008354:	4654      	mov	r4, sl
 8008356:	2205      	movs	r2, #5
 8008358:	f814 1b01 	ldrb.w	r1, [r4], #1
 800835c:	4851      	ldr	r0, [pc, #324]	; (80084a4 <_svfiprintf_r+0x1ec>)
 800835e:	f7f7 ff57 	bl	8000210 <memchr>
 8008362:	9a04      	ldr	r2, [sp, #16]
 8008364:	b9d8      	cbnz	r0, 800839e <_svfiprintf_r+0xe6>
 8008366:	06d0      	lsls	r0, r2, #27
 8008368:	bf44      	itt	mi
 800836a:	2320      	movmi	r3, #32
 800836c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008370:	0711      	lsls	r1, r2, #28
 8008372:	bf44      	itt	mi
 8008374:	232b      	movmi	r3, #43	; 0x2b
 8008376:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800837a:	f89a 3000 	ldrb.w	r3, [sl]
 800837e:	2b2a      	cmp	r3, #42	; 0x2a
 8008380:	d015      	beq.n	80083ae <_svfiprintf_r+0xf6>
 8008382:	9a07      	ldr	r2, [sp, #28]
 8008384:	4654      	mov	r4, sl
 8008386:	2000      	movs	r0, #0
 8008388:	f04f 0c0a 	mov.w	ip, #10
 800838c:	4621      	mov	r1, r4
 800838e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008392:	3b30      	subs	r3, #48	; 0x30
 8008394:	2b09      	cmp	r3, #9
 8008396:	d94e      	bls.n	8008436 <_svfiprintf_r+0x17e>
 8008398:	b1b0      	cbz	r0, 80083c8 <_svfiprintf_r+0x110>
 800839a:	9207      	str	r2, [sp, #28]
 800839c:	e014      	b.n	80083c8 <_svfiprintf_r+0x110>
 800839e:	eba0 0308 	sub.w	r3, r0, r8
 80083a2:	fa09 f303 	lsl.w	r3, r9, r3
 80083a6:	4313      	orrs	r3, r2
 80083a8:	9304      	str	r3, [sp, #16]
 80083aa:	46a2      	mov	sl, r4
 80083ac:	e7d2      	b.n	8008354 <_svfiprintf_r+0x9c>
 80083ae:	9b03      	ldr	r3, [sp, #12]
 80083b0:	1d19      	adds	r1, r3, #4
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	9103      	str	r1, [sp, #12]
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	bfbb      	ittet	lt
 80083ba:	425b      	neglt	r3, r3
 80083bc:	f042 0202 	orrlt.w	r2, r2, #2
 80083c0:	9307      	strge	r3, [sp, #28]
 80083c2:	9307      	strlt	r3, [sp, #28]
 80083c4:	bfb8      	it	lt
 80083c6:	9204      	strlt	r2, [sp, #16]
 80083c8:	7823      	ldrb	r3, [r4, #0]
 80083ca:	2b2e      	cmp	r3, #46	; 0x2e
 80083cc:	d10c      	bne.n	80083e8 <_svfiprintf_r+0x130>
 80083ce:	7863      	ldrb	r3, [r4, #1]
 80083d0:	2b2a      	cmp	r3, #42	; 0x2a
 80083d2:	d135      	bne.n	8008440 <_svfiprintf_r+0x188>
 80083d4:	9b03      	ldr	r3, [sp, #12]
 80083d6:	1d1a      	adds	r2, r3, #4
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	9203      	str	r2, [sp, #12]
 80083dc:	2b00      	cmp	r3, #0
 80083de:	bfb8      	it	lt
 80083e0:	f04f 33ff 	movlt.w	r3, #4294967295
 80083e4:	3402      	adds	r4, #2
 80083e6:	9305      	str	r3, [sp, #20]
 80083e8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80084b4 <_svfiprintf_r+0x1fc>
 80083ec:	7821      	ldrb	r1, [r4, #0]
 80083ee:	2203      	movs	r2, #3
 80083f0:	4650      	mov	r0, sl
 80083f2:	f7f7 ff0d 	bl	8000210 <memchr>
 80083f6:	b140      	cbz	r0, 800840a <_svfiprintf_r+0x152>
 80083f8:	2340      	movs	r3, #64	; 0x40
 80083fa:	eba0 000a 	sub.w	r0, r0, sl
 80083fe:	fa03 f000 	lsl.w	r0, r3, r0
 8008402:	9b04      	ldr	r3, [sp, #16]
 8008404:	4303      	orrs	r3, r0
 8008406:	3401      	adds	r4, #1
 8008408:	9304      	str	r3, [sp, #16]
 800840a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800840e:	4826      	ldr	r0, [pc, #152]	; (80084a8 <_svfiprintf_r+0x1f0>)
 8008410:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008414:	2206      	movs	r2, #6
 8008416:	f7f7 fefb 	bl	8000210 <memchr>
 800841a:	2800      	cmp	r0, #0
 800841c:	d038      	beq.n	8008490 <_svfiprintf_r+0x1d8>
 800841e:	4b23      	ldr	r3, [pc, #140]	; (80084ac <_svfiprintf_r+0x1f4>)
 8008420:	bb1b      	cbnz	r3, 800846a <_svfiprintf_r+0x1b2>
 8008422:	9b03      	ldr	r3, [sp, #12]
 8008424:	3307      	adds	r3, #7
 8008426:	f023 0307 	bic.w	r3, r3, #7
 800842a:	3308      	adds	r3, #8
 800842c:	9303      	str	r3, [sp, #12]
 800842e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008430:	4433      	add	r3, r6
 8008432:	9309      	str	r3, [sp, #36]	; 0x24
 8008434:	e767      	b.n	8008306 <_svfiprintf_r+0x4e>
 8008436:	fb0c 3202 	mla	r2, ip, r2, r3
 800843a:	460c      	mov	r4, r1
 800843c:	2001      	movs	r0, #1
 800843e:	e7a5      	b.n	800838c <_svfiprintf_r+0xd4>
 8008440:	2300      	movs	r3, #0
 8008442:	3401      	adds	r4, #1
 8008444:	9305      	str	r3, [sp, #20]
 8008446:	4619      	mov	r1, r3
 8008448:	f04f 0c0a 	mov.w	ip, #10
 800844c:	4620      	mov	r0, r4
 800844e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008452:	3a30      	subs	r2, #48	; 0x30
 8008454:	2a09      	cmp	r2, #9
 8008456:	d903      	bls.n	8008460 <_svfiprintf_r+0x1a8>
 8008458:	2b00      	cmp	r3, #0
 800845a:	d0c5      	beq.n	80083e8 <_svfiprintf_r+0x130>
 800845c:	9105      	str	r1, [sp, #20]
 800845e:	e7c3      	b.n	80083e8 <_svfiprintf_r+0x130>
 8008460:	fb0c 2101 	mla	r1, ip, r1, r2
 8008464:	4604      	mov	r4, r0
 8008466:	2301      	movs	r3, #1
 8008468:	e7f0      	b.n	800844c <_svfiprintf_r+0x194>
 800846a:	ab03      	add	r3, sp, #12
 800846c:	9300      	str	r3, [sp, #0]
 800846e:	462a      	mov	r2, r5
 8008470:	4b0f      	ldr	r3, [pc, #60]	; (80084b0 <_svfiprintf_r+0x1f8>)
 8008472:	a904      	add	r1, sp, #16
 8008474:	4638      	mov	r0, r7
 8008476:	f3af 8000 	nop.w
 800847a:	1c42      	adds	r2, r0, #1
 800847c:	4606      	mov	r6, r0
 800847e:	d1d6      	bne.n	800842e <_svfiprintf_r+0x176>
 8008480:	89ab      	ldrh	r3, [r5, #12]
 8008482:	065b      	lsls	r3, r3, #25
 8008484:	f53f af2c 	bmi.w	80082e0 <_svfiprintf_r+0x28>
 8008488:	9809      	ldr	r0, [sp, #36]	; 0x24
 800848a:	b01d      	add	sp, #116	; 0x74
 800848c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008490:	ab03      	add	r3, sp, #12
 8008492:	9300      	str	r3, [sp, #0]
 8008494:	462a      	mov	r2, r5
 8008496:	4b06      	ldr	r3, [pc, #24]	; (80084b0 <_svfiprintf_r+0x1f8>)
 8008498:	a904      	add	r1, sp, #16
 800849a:	4638      	mov	r0, r7
 800849c:	f000 f9d4 	bl	8008848 <_printf_i>
 80084a0:	e7eb      	b.n	800847a <_svfiprintf_r+0x1c2>
 80084a2:	bf00      	nop
 80084a4:	0800913d 	.word	0x0800913d
 80084a8:	08009147 	.word	0x08009147
 80084ac:	00000000 	.word	0x00000000
 80084b0:	08008201 	.word	0x08008201
 80084b4:	08009143 	.word	0x08009143

080084b8 <__sfputc_r>:
 80084b8:	6893      	ldr	r3, [r2, #8]
 80084ba:	3b01      	subs	r3, #1
 80084bc:	2b00      	cmp	r3, #0
 80084be:	b410      	push	{r4}
 80084c0:	6093      	str	r3, [r2, #8]
 80084c2:	da08      	bge.n	80084d6 <__sfputc_r+0x1e>
 80084c4:	6994      	ldr	r4, [r2, #24]
 80084c6:	42a3      	cmp	r3, r4
 80084c8:	db01      	blt.n	80084ce <__sfputc_r+0x16>
 80084ca:	290a      	cmp	r1, #10
 80084cc:	d103      	bne.n	80084d6 <__sfputc_r+0x1e>
 80084ce:	f85d 4b04 	ldr.w	r4, [sp], #4
 80084d2:	f7ff bc21 	b.w	8007d18 <__swbuf_r>
 80084d6:	6813      	ldr	r3, [r2, #0]
 80084d8:	1c58      	adds	r0, r3, #1
 80084da:	6010      	str	r0, [r2, #0]
 80084dc:	7019      	strb	r1, [r3, #0]
 80084de:	4608      	mov	r0, r1
 80084e0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80084e4:	4770      	bx	lr

080084e6 <__sfputs_r>:
 80084e6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80084e8:	4606      	mov	r6, r0
 80084ea:	460f      	mov	r7, r1
 80084ec:	4614      	mov	r4, r2
 80084ee:	18d5      	adds	r5, r2, r3
 80084f0:	42ac      	cmp	r4, r5
 80084f2:	d101      	bne.n	80084f8 <__sfputs_r+0x12>
 80084f4:	2000      	movs	r0, #0
 80084f6:	e007      	b.n	8008508 <__sfputs_r+0x22>
 80084f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80084fc:	463a      	mov	r2, r7
 80084fe:	4630      	mov	r0, r6
 8008500:	f7ff ffda 	bl	80084b8 <__sfputc_r>
 8008504:	1c43      	adds	r3, r0, #1
 8008506:	d1f3      	bne.n	80084f0 <__sfputs_r+0xa>
 8008508:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800850c <_vfiprintf_r>:
 800850c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008510:	460d      	mov	r5, r1
 8008512:	b09d      	sub	sp, #116	; 0x74
 8008514:	4614      	mov	r4, r2
 8008516:	4698      	mov	r8, r3
 8008518:	4606      	mov	r6, r0
 800851a:	b118      	cbz	r0, 8008524 <_vfiprintf_r+0x18>
 800851c:	6983      	ldr	r3, [r0, #24]
 800851e:	b90b      	cbnz	r3, 8008524 <_vfiprintf_r+0x18>
 8008520:	f7ff f87e 	bl	8007620 <__sinit>
 8008524:	4b89      	ldr	r3, [pc, #548]	; (800874c <_vfiprintf_r+0x240>)
 8008526:	429d      	cmp	r5, r3
 8008528:	d11b      	bne.n	8008562 <_vfiprintf_r+0x56>
 800852a:	6875      	ldr	r5, [r6, #4]
 800852c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800852e:	07d9      	lsls	r1, r3, #31
 8008530:	d405      	bmi.n	800853e <_vfiprintf_r+0x32>
 8008532:	89ab      	ldrh	r3, [r5, #12]
 8008534:	059a      	lsls	r2, r3, #22
 8008536:	d402      	bmi.n	800853e <_vfiprintf_r+0x32>
 8008538:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800853a:	f7ff f934 	bl	80077a6 <__retarget_lock_acquire_recursive>
 800853e:	89ab      	ldrh	r3, [r5, #12]
 8008540:	071b      	lsls	r3, r3, #28
 8008542:	d501      	bpl.n	8008548 <_vfiprintf_r+0x3c>
 8008544:	692b      	ldr	r3, [r5, #16]
 8008546:	b9eb      	cbnz	r3, 8008584 <_vfiprintf_r+0x78>
 8008548:	4629      	mov	r1, r5
 800854a:	4630      	mov	r0, r6
 800854c:	f7ff fc48 	bl	8007de0 <__swsetup_r>
 8008550:	b1c0      	cbz	r0, 8008584 <_vfiprintf_r+0x78>
 8008552:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008554:	07dc      	lsls	r4, r3, #31
 8008556:	d50e      	bpl.n	8008576 <_vfiprintf_r+0x6a>
 8008558:	f04f 30ff 	mov.w	r0, #4294967295
 800855c:	b01d      	add	sp, #116	; 0x74
 800855e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008562:	4b7b      	ldr	r3, [pc, #492]	; (8008750 <_vfiprintf_r+0x244>)
 8008564:	429d      	cmp	r5, r3
 8008566:	d101      	bne.n	800856c <_vfiprintf_r+0x60>
 8008568:	68b5      	ldr	r5, [r6, #8]
 800856a:	e7df      	b.n	800852c <_vfiprintf_r+0x20>
 800856c:	4b79      	ldr	r3, [pc, #484]	; (8008754 <_vfiprintf_r+0x248>)
 800856e:	429d      	cmp	r5, r3
 8008570:	bf08      	it	eq
 8008572:	68f5      	ldreq	r5, [r6, #12]
 8008574:	e7da      	b.n	800852c <_vfiprintf_r+0x20>
 8008576:	89ab      	ldrh	r3, [r5, #12]
 8008578:	0598      	lsls	r0, r3, #22
 800857a:	d4ed      	bmi.n	8008558 <_vfiprintf_r+0x4c>
 800857c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800857e:	f7ff f913 	bl	80077a8 <__retarget_lock_release_recursive>
 8008582:	e7e9      	b.n	8008558 <_vfiprintf_r+0x4c>
 8008584:	2300      	movs	r3, #0
 8008586:	9309      	str	r3, [sp, #36]	; 0x24
 8008588:	2320      	movs	r3, #32
 800858a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800858e:	f8cd 800c 	str.w	r8, [sp, #12]
 8008592:	2330      	movs	r3, #48	; 0x30
 8008594:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8008758 <_vfiprintf_r+0x24c>
 8008598:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800859c:	f04f 0901 	mov.w	r9, #1
 80085a0:	4623      	mov	r3, r4
 80085a2:	469a      	mov	sl, r3
 80085a4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80085a8:	b10a      	cbz	r2, 80085ae <_vfiprintf_r+0xa2>
 80085aa:	2a25      	cmp	r2, #37	; 0x25
 80085ac:	d1f9      	bne.n	80085a2 <_vfiprintf_r+0x96>
 80085ae:	ebba 0b04 	subs.w	fp, sl, r4
 80085b2:	d00b      	beq.n	80085cc <_vfiprintf_r+0xc0>
 80085b4:	465b      	mov	r3, fp
 80085b6:	4622      	mov	r2, r4
 80085b8:	4629      	mov	r1, r5
 80085ba:	4630      	mov	r0, r6
 80085bc:	f7ff ff93 	bl	80084e6 <__sfputs_r>
 80085c0:	3001      	adds	r0, #1
 80085c2:	f000 80aa 	beq.w	800871a <_vfiprintf_r+0x20e>
 80085c6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80085c8:	445a      	add	r2, fp
 80085ca:	9209      	str	r2, [sp, #36]	; 0x24
 80085cc:	f89a 3000 	ldrb.w	r3, [sl]
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	f000 80a2 	beq.w	800871a <_vfiprintf_r+0x20e>
 80085d6:	2300      	movs	r3, #0
 80085d8:	f04f 32ff 	mov.w	r2, #4294967295
 80085dc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80085e0:	f10a 0a01 	add.w	sl, sl, #1
 80085e4:	9304      	str	r3, [sp, #16]
 80085e6:	9307      	str	r3, [sp, #28]
 80085e8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80085ec:	931a      	str	r3, [sp, #104]	; 0x68
 80085ee:	4654      	mov	r4, sl
 80085f0:	2205      	movs	r2, #5
 80085f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80085f6:	4858      	ldr	r0, [pc, #352]	; (8008758 <_vfiprintf_r+0x24c>)
 80085f8:	f7f7 fe0a 	bl	8000210 <memchr>
 80085fc:	9a04      	ldr	r2, [sp, #16]
 80085fe:	b9d8      	cbnz	r0, 8008638 <_vfiprintf_r+0x12c>
 8008600:	06d1      	lsls	r1, r2, #27
 8008602:	bf44      	itt	mi
 8008604:	2320      	movmi	r3, #32
 8008606:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800860a:	0713      	lsls	r3, r2, #28
 800860c:	bf44      	itt	mi
 800860e:	232b      	movmi	r3, #43	; 0x2b
 8008610:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008614:	f89a 3000 	ldrb.w	r3, [sl]
 8008618:	2b2a      	cmp	r3, #42	; 0x2a
 800861a:	d015      	beq.n	8008648 <_vfiprintf_r+0x13c>
 800861c:	9a07      	ldr	r2, [sp, #28]
 800861e:	4654      	mov	r4, sl
 8008620:	2000      	movs	r0, #0
 8008622:	f04f 0c0a 	mov.w	ip, #10
 8008626:	4621      	mov	r1, r4
 8008628:	f811 3b01 	ldrb.w	r3, [r1], #1
 800862c:	3b30      	subs	r3, #48	; 0x30
 800862e:	2b09      	cmp	r3, #9
 8008630:	d94e      	bls.n	80086d0 <_vfiprintf_r+0x1c4>
 8008632:	b1b0      	cbz	r0, 8008662 <_vfiprintf_r+0x156>
 8008634:	9207      	str	r2, [sp, #28]
 8008636:	e014      	b.n	8008662 <_vfiprintf_r+0x156>
 8008638:	eba0 0308 	sub.w	r3, r0, r8
 800863c:	fa09 f303 	lsl.w	r3, r9, r3
 8008640:	4313      	orrs	r3, r2
 8008642:	9304      	str	r3, [sp, #16]
 8008644:	46a2      	mov	sl, r4
 8008646:	e7d2      	b.n	80085ee <_vfiprintf_r+0xe2>
 8008648:	9b03      	ldr	r3, [sp, #12]
 800864a:	1d19      	adds	r1, r3, #4
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	9103      	str	r1, [sp, #12]
 8008650:	2b00      	cmp	r3, #0
 8008652:	bfbb      	ittet	lt
 8008654:	425b      	neglt	r3, r3
 8008656:	f042 0202 	orrlt.w	r2, r2, #2
 800865a:	9307      	strge	r3, [sp, #28]
 800865c:	9307      	strlt	r3, [sp, #28]
 800865e:	bfb8      	it	lt
 8008660:	9204      	strlt	r2, [sp, #16]
 8008662:	7823      	ldrb	r3, [r4, #0]
 8008664:	2b2e      	cmp	r3, #46	; 0x2e
 8008666:	d10c      	bne.n	8008682 <_vfiprintf_r+0x176>
 8008668:	7863      	ldrb	r3, [r4, #1]
 800866a:	2b2a      	cmp	r3, #42	; 0x2a
 800866c:	d135      	bne.n	80086da <_vfiprintf_r+0x1ce>
 800866e:	9b03      	ldr	r3, [sp, #12]
 8008670:	1d1a      	adds	r2, r3, #4
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	9203      	str	r2, [sp, #12]
 8008676:	2b00      	cmp	r3, #0
 8008678:	bfb8      	it	lt
 800867a:	f04f 33ff 	movlt.w	r3, #4294967295
 800867e:	3402      	adds	r4, #2
 8008680:	9305      	str	r3, [sp, #20]
 8008682:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8008768 <_vfiprintf_r+0x25c>
 8008686:	7821      	ldrb	r1, [r4, #0]
 8008688:	2203      	movs	r2, #3
 800868a:	4650      	mov	r0, sl
 800868c:	f7f7 fdc0 	bl	8000210 <memchr>
 8008690:	b140      	cbz	r0, 80086a4 <_vfiprintf_r+0x198>
 8008692:	2340      	movs	r3, #64	; 0x40
 8008694:	eba0 000a 	sub.w	r0, r0, sl
 8008698:	fa03 f000 	lsl.w	r0, r3, r0
 800869c:	9b04      	ldr	r3, [sp, #16]
 800869e:	4303      	orrs	r3, r0
 80086a0:	3401      	adds	r4, #1
 80086a2:	9304      	str	r3, [sp, #16]
 80086a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80086a8:	482c      	ldr	r0, [pc, #176]	; (800875c <_vfiprintf_r+0x250>)
 80086aa:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80086ae:	2206      	movs	r2, #6
 80086b0:	f7f7 fdae 	bl	8000210 <memchr>
 80086b4:	2800      	cmp	r0, #0
 80086b6:	d03f      	beq.n	8008738 <_vfiprintf_r+0x22c>
 80086b8:	4b29      	ldr	r3, [pc, #164]	; (8008760 <_vfiprintf_r+0x254>)
 80086ba:	bb1b      	cbnz	r3, 8008704 <_vfiprintf_r+0x1f8>
 80086bc:	9b03      	ldr	r3, [sp, #12]
 80086be:	3307      	adds	r3, #7
 80086c0:	f023 0307 	bic.w	r3, r3, #7
 80086c4:	3308      	adds	r3, #8
 80086c6:	9303      	str	r3, [sp, #12]
 80086c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80086ca:	443b      	add	r3, r7
 80086cc:	9309      	str	r3, [sp, #36]	; 0x24
 80086ce:	e767      	b.n	80085a0 <_vfiprintf_r+0x94>
 80086d0:	fb0c 3202 	mla	r2, ip, r2, r3
 80086d4:	460c      	mov	r4, r1
 80086d6:	2001      	movs	r0, #1
 80086d8:	e7a5      	b.n	8008626 <_vfiprintf_r+0x11a>
 80086da:	2300      	movs	r3, #0
 80086dc:	3401      	adds	r4, #1
 80086de:	9305      	str	r3, [sp, #20]
 80086e0:	4619      	mov	r1, r3
 80086e2:	f04f 0c0a 	mov.w	ip, #10
 80086e6:	4620      	mov	r0, r4
 80086e8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80086ec:	3a30      	subs	r2, #48	; 0x30
 80086ee:	2a09      	cmp	r2, #9
 80086f0:	d903      	bls.n	80086fa <_vfiprintf_r+0x1ee>
 80086f2:	2b00      	cmp	r3, #0
 80086f4:	d0c5      	beq.n	8008682 <_vfiprintf_r+0x176>
 80086f6:	9105      	str	r1, [sp, #20]
 80086f8:	e7c3      	b.n	8008682 <_vfiprintf_r+0x176>
 80086fa:	fb0c 2101 	mla	r1, ip, r1, r2
 80086fe:	4604      	mov	r4, r0
 8008700:	2301      	movs	r3, #1
 8008702:	e7f0      	b.n	80086e6 <_vfiprintf_r+0x1da>
 8008704:	ab03      	add	r3, sp, #12
 8008706:	9300      	str	r3, [sp, #0]
 8008708:	462a      	mov	r2, r5
 800870a:	4b16      	ldr	r3, [pc, #88]	; (8008764 <_vfiprintf_r+0x258>)
 800870c:	a904      	add	r1, sp, #16
 800870e:	4630      	mov	r0, r6
 8008710:	f3af 8000 	nop.w
 8008714:	4607      	mov	r7, r0
 8008716:	1c78      	adds	r0, r7, #1
 8008718:	d1d6      	bne.n	80086c8 <_vfiprintf_r+0x1bc>
 800871a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800871c:	07d9      	lsls	r1, r3, #31
 800871e:	d405      	bmi.n	800872c <_vfiprintf_r+0x220>
 8008720:	89ab      	ldrh	r3, [r5, #12]
 8008722:	059a      	lsls	r2, r3, #22
 8008724:	d402      	bmi.n	800872c <_vfiprintf_r+0x220>
 8008726:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008728:	f7ff f83e 	bl	80077a8 <__retarget_lock_release_recursive>
 800872c:	89ab      	ldrh	r3, [r5, #12]
 800872e:	065b      	lsls	r3, r3, #25
 8008730:	f53f af12 	bmi.w	8008558 <_vfiprintf_r+0x4c>
 8008734:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008736:	e711      	b.n	800855c <_vfiprintf_r+0x50>
 8008738:	ab03      	add	r3, sp, #12
 800873a:	9300      	str	r3, [sp, #0]
 800873c:	462a      	mov	r2, r5
 800873e:	4b09      	ldr	r3, [pc, #36]	; (8008764 <_vfiprintf_r+0x258>)
 8008740:	a904      	add	r1, sp, #16
 8008742:	4630      	mov	r0, r6
 8008744:	f000 f880 	bl	8008848 <_printf_i>
 8008748:	e7e4      	b.n	8008714 <_vfiprintf_r+0x208>
 800874a:	bf00      	nop
 800874c:	08008ff8 	.word	0x08008ff8
 8008750:	08009018 	.word	0x08009018
 8008754:	08008fd8 	.word	0x08008fd8
 8008758:	0800913d 	.word	0x0800913d
 800875c:	08009147 	.word	0x08009147
 8008760:	00000000 	.word	0x00000000
 8008764:	080084e7 	.word	0x080084e7
 8008768:	08009143 	.word	0x08009143

0800876c <_printf_common>:
 800876c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008770:	4616      	mov	r6, r2
 8008772:	4699      	mov	r9, r3
 8008774:	688a      	ldr	r2, [r1, #8]
 8008776:	690b      	ldr	r3, [r1, #16]
 8008778:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800877c:	4293      	cmp	r3, r2
 800877e:	bfb8      	it	lt
 8008780:	4613      	movlt	r3, r2
 8008782:	6033      	str	r3, [r6, #0]
 8008784:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008788:	4607      	mov	r7, r0
 800878a:	460c      	mov	r4, r1
 800878c:	b10a      	cbz	r2, 8008792 <_printf_common+0x26>
 800878e:	3301      	adds	r3, #1
 8008790:	6033      	str	r3, [r6, #0]
 8008792:	6823      	ldr	r3, [r4, #0]
 8008794:	0699      	lsls	r1, r3, #26
 8008796:	bf42      	ittt	mi
 8008798:	6833      	ldrmi	r3, [r6, #0]
 800879a:	3302      	addmi	r3, #2
 800879c:	6033      	strmi	r3, [r6, #0]
 800879e:	6825      	ldr	r5, [r4, #0]
 80087a0:	f015 0506 	ands.w	r5, r5, #6
 80087a4:	d106      	bne.n	80087b4 <_printf_common+0x48>
 80087a6:	f104 0a19 	add.w	sl, r4, #25
 80087aa:	68e3      	ldr	r3, [r4, #12]
 80087ac:	6832      	ldr	r2, [r6, #0]
 80087ae:	1a9b      	subs	r3, r3, r2
 80087b0:	42ab      	cmp	r3, r5
 80087b2:	dc26      	bgt.n	8008802 <_printf_common+0x96>
 80087b4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80087b8:	1e13      	subs	r3, r2, #0
 80087ba:	6822      	ldr	r2, [r4, #0]
 80087bc:	bf18      	it	ne
 80087be:	2301      	movne	r3, #1
 80087c0:	0692      	lsls	r2, r2, #26
 80087c2:	d42b      	bmi.n	800881c <_printf_common+0xb0>
 80087c4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80087c8:	4649      	mov	r1, r9
 80087ca:	4638      	mov	r0, r7
 80087cc:	47c0      	blx	r8
 80087ce:	3001      	adds	r0, #1
 80087d0:	d01e      	beq.n	8008810 <_printf_common+0xa4>
 80087d2:	6823      	ldr	r3, [r4, #0]
 80087d4:	68e5      	ldr	r5, [r4, #12]
 80087d6:	6832      	ldr	r2, [r6, #0]
 80087d8:	f003 0306 	and.w	r3, r3, #6
 80087dc:	2b04      	cmp	r3, #4
 80087de:	bf08      	it	eq
 80087e0:	1aad      	subeq	r5, r5, r2
 80087e2:	68a3      	ldr	r3, [r4, #8]
 80087e4:	6922      	ldr	r2, [r4, #16]
 80087e6:	bf0c      	ite	eq
 80087e8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80087ec:	2500      	movne	r5, #0
 80087ee:	4293      	cmp	r3, r2
 80087f0:	bfc4      	itt	gt
 80087f2:	1a9b      	subgt	r3, r3, r2
 80087f4:	18ed      	addgt	r5, r5, r3
 80087f6:	2600      	movs	r6, #0
 80087f8:	341a      	adds	r4, #26
 80087fa:	42b5      	cmp	r5, r6
 80087fc:	d11a      	bne.n	8008834 <_printf_common+0xc8>
 80087fe:	2000      	movs	r0, #0
 8008800:	e008      	b.n	8008814 <_printf_common+0xa8>
 8008802:	2301      	movs	r3, #1
 8008804:	4652      	mov	r2, sl
 8008806:	4649      	mov	r1, r9
 8008808:	4638      	mov	r0, r7
 800880a:	47c0      	blx	r8
 800880c:	3001      	adds	r0, #1
 800880e:	d103      	bne.n	8008818 <_printf_common+0xac>
 8008810:	f04f 30ff 	mov.w	r0, #4294967295
 8008814:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008818:	3501      	adds	r5, #1
 800881a:	e7c6      	b.n	80087aa <_printf_common+0x3e>
 800881c:	18e1      	adds	r1, r4, r3
 800881e:	1c5a      	adds	r2, r3, #1
 8008820:	2030      	movs	r0, #48	; 0x30
 8008822:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008826:	4422      	add	r2, r4
 8008828:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800882c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008830:	3302      	adds	r3, #2
 8008832:	e7c7      	b.n	80087c4 <_printf_common+0x58>
 8008834:	2301      	movs	r3, #1
 8008836:	4622      	mov	r2, r4
 8008838:	4649      	mov	r1, r9
 800883a:	4638      	mov	r0, r7
 800883c:	47c0      	blx	r8
 800883e:	3001      	adds	r0, #1
 8008840:	d0e6      	beq.n	8008810 <_printf_common+0xa4>
 8008842:	3601      	adds	r6, #1
 8008844:	e7d9      	b.n	80087fa <_printf_common+0x8e>
	...

08008848 <_printf_i>:
 8008848:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800884c:	7e0f      	ldrb	r7, [r1, #24]
 800884e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008850:	2f78      	cmp	r7, #120	; 0x78
 8008852:	4691      	mov	r9, r2
 8008854:	4680      	mov	r8, r0
 8008856:	460c      	mov	r4, r1
 8008858:	469a      	mov	sl, r3
 800885a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800885e:	d807      	bhi.n	8008870 <_printf_i+0x28>
 8008860:	2f62      	cmp	r7, #98	; 0x62
 8008862:	d80a      	bhi.n	800887a <_printf_i+0x32>
 8008864:	2f00      	cmp	r7, #0
 8008866:	f000 80d8 	beq.w	8008a1a <_printf_i+0x1d2>
 800886a:	2f58      	cmp	r7, #88	; 0x58
 800886c:	f000 80a3 	beq.w	80089b6 <_printf_i+0x16e>
 8008870:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008874:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008878:	e03a      	b.n	80088f0 <_printf_i+0xa8>
 800887a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800887e:	2b15      	cmp	r3, #21
 8008880:	d8f6      	bhi.n	8008870 <_printf_i+0x28>
 8008882:	a101      	add	r1, pc, #4	; (adr r1, 8008888 <_printf_i+0x40>)
 8008884:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008888:	080088e1 	.word	0x080088e1
 800888c:	080088f5 	.word	0x080088f5
 8008890:	08008871 	.word	0x08008871
 8008894:	08008871 	.word	0x08008871
 8008898:	08008871 	.word	0x08008871
 800889c:	08008871 	.word	0x08008871
 80088a0:	080088f5 	.word	0x080088f5
 80088a4:	08008871 	.word	0x08008871
 80088a8:	08008871 	.word	0x08008871
 80088ac:	08008871 	.word	0x08008871
 80088b0:	08008871 	.word	0x08008871
 80088b4:	08008a01 	.word	0x08008a01
 80088b8:	08008925 	.word	0x08008925
 80088bc:	080089e3 	.word	0x080089e3
 80088c0:	08008871 	.word	0x08008871
 80088c4:	08008871 	.word	0x08008871
 80088c8:	08008a23 	.word	0x08008a23
 80088cc:	08008871 	.word	0x08008871
 80088d0:	08008925 	.word	0x08008925
 80088d4:	08008871 	.word	0x08008871
 80088d8:	08008871 	.word	0x08008871
 80088dc:	080089eb 	.word	0x080089eb
 80088e0:	682b      	ldr	r3, [r5, #0]
 80088e2:	1d1a      	adds	r2, r3, #4
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	602a      	str	r2, [r5, #0]
 80088e8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80088ec:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80088f0:	2301      	movs	r3, #1
 80088f2:	e0a3      	b.n	8008a3c <_printf_i+0x1f4>
 80088f4:	6820      	ldr	r0, [r4, #0]
 80088f6:	6829      	ldr	r1, [r5, #0]
 80088f8:	0606      	lsls	r6, r0, #24
 80088fa:	f101 0304 	add.w	r3, r1, #4
 80088fe:	d50a      	bpl.n	8008916 <_printf_i+0xce>
 8008900:	680e      	ldr	r6, [r1, #0]
 8008902:	602b      	str	r3, [r5, #0]
 8008904:	2e00      	cmp	r6, #0
 8008906:	da03      	bge.n	8008910 <_printf_i+0xc8>
 8008908:	232d      	movs	r3, #45	; 0x2d
 800890a:	4276      	negs	r6, r6
 800890c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008910:	485e      	ldr	r0, [pc, #376]	; (8008a8c <_printf_i+0x244>)
 8008912:	230a      	movs	r3, #10
 8008914:	e019      	b.n	800894a <_printf_i+0x102>
 8008916:	680e      	ldr	r6, [r1, #0]
 8008918:	602b      	str	r3, [r5, #0]
 800891a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800891e:	bf18      	it	ne
 8008920:	b236      	sxthne	r6, r6
 8008922:	e7ef      	b.n	8008904 <_printf_i+0xbc>
 8008924:	682b      	ldr	r3, [r5, #0]
 8008926:	6820      	ldr	r0, [r4, #0]
 8008928:	1d19      	adds	r1, r3, #4
 800892a:	6029      	str	r1, [r5, #0]
 800892c:	0601      	lsls	r1, r0, #24
 800892e:	d501      	bpl.n	8008934 <_printf_i+0xec>
 8008930:	681e      	ldr	r6, [r3, #0]
 8008932:	e002      	b.n	800893a <_printf_i+0xf2>
 8008934:	0646      	lsls	r6, r0, #25
 8008936:	d5fb      	bpl.n	8008930 <_printf_i+0xe8>
 8008938:	881e      	ldrh	r6, [r3, #0]
 800893a:	4854      	ldr	r0, [pc, #336]	; (8008a8c <_printf_i+0x244>)
 800893c:	2f6f      	cmp	r7, #111	; 0x6f
 800893e:	bf0c      	ite	eq
 8008940:	2308      	moveq	r3, #8
 8008942:	230a      	movne	r3, #10
 8008944:	2100      	movs	r1, #0
 8008946:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800894a:	6865      	ldr	r5, [r4, #4]
 800894c:	60a5      	str	r5, [r4, #8]
 800894e:	2d00      	cmp	r5, #0
 8008950:	bfa2      	ittt	ge
 8008952:	6821      	ldrge	r1, [r4, #0]
 8008954:	f021 0104 	bicge.w	r1, r1, #4
 8008958:	6021      	strge	r1, [r4, #0]
 800895a:	b90e      	cbnz	r6, 8008960 <_printf_i+0x118>
 800895c:	2d00      	cmp	r5, #0
 800895e:	d04d      	beq.n	80089fc <_printf_i+0x1b4>
 8008960:	4615      	mov	r5, r2
 8008962:	fbb6 f1f3 	udiv	r1, r6, r3
 8008966:	fb03 6711 	mls	r7, r3, r1, r6
 800896a:	5dc7      	ldrb	r7, [r0, r7]
 800896c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008970:	4637      	mov	r7, r6
 8008972:	42bb      	cmp	r3, r7
 8008974:	460e      	mov	r6, r1
 8008976:	d9f4      	bls.n	8008962 <_printf_i+0x11a>
 8008978:	2b08      	cmp	r3, #8
 800897a:	d10b      	bne.n	8008994 <_printf_i+0x14c>
 800897c:	6823      	ldr	r3, [r4, #0]
 800897e:	07de      	lsls	r6, r3, #31
 8008980:	d508      	bpl.n	8008994 <_printf_i+0x14c>
 8008982:	6923      	ldr	r3, [r4, #16]
 8008984:	6861      	ldr	r1, [r4, #4]
 8008986:	4299      	cmp	r1, r3
 8008988:	bfde      	ittt	le
 800898a:	2330      	movle	r3, #48	; 0x30
 800898c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008990:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008994:	1b52      	subs	r2, r2, r5
 8008996:	6122      	str	r2, [r4, #16]
 8008998:	f8cd a000 	str.w	sl, [sp]
 800899c:	464b      	mov	r3, r9
 800899e:	aa03      	add	r2, sp, #12
 80089a0:	4621      	mov	r1, r4
 80089a2:	4640      	mov	r0, r8
 80089a4:	f7ff fee2 	bl	800876c <_printf_common>
 80089a8:	3001      	adds	r0, #1
 80089aa:	d14c      	bne.n	8008a46 <_printf_i+0x1fe>
 80089ac:	f04f 30ff 	mov.w	r0, #4294967295
 80089b0:	b004      	add	sp, #16
 80089b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80089b6:	4835      	ldr	r0, [pc, #212]	; (8008a8c <_printf_i+0x244>)
 80089b8:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80089bc:	6829      	ldr	r1, [r5, #0]
 80089be:	6823      	ldr	r3, [r4, #0]
 80089c0:	f851 6b04 	ldr.w	r6, [r1], #4
 80089c4:	6029      	str	r1, [r5, #0]
 80089c6:	061d      	lsls	r5, r3, #24
 80089c8:	d514      	bpl.n	80089f4 <_printf_i+0x1ac>
 80089ca:	07df      	lsls	r7, r3, #31
 80089cc:	bf44      	itt	mi
 80089ce:	f043 0320 	orrmi.w	r3, r3, #32
 80089d2:	6023      	strmi	r3, [r4, #0]
 80089d4:	b91e      	cbnz	r6, 80089de <_printf_i+0x196>
 80089d6:	6823      	ldr	r3, [r4, #0]
 80089d8:	f023 0320 	bic.w	r3, r3, #32
 80089dc:	6023      	str	r3, [r4, #0]
 80089de:	2310      	movs	r3, #16
 80089e0:	e7b0      	b.n	8008944 <_printf_i+0xfc>
 80089e2:	6823      	ldr	r3, [r4, #0]
 80089e4:	f043 0320 	orr.w	r3, r3, #32
 80089e8:	6023      	str	r3, [r4, #0]
 80089ea:	2378      	movs	r3, #120	; 0x78
 80089ec:	4828      	ldr	r0, [pc, #160]	; (8008a90 <_printf_i+0x248>)
 80089ee:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80089f2:	e7e3      	b.n	80089bc <_printf_i+0x174>
 80089f4:	0659      	lsls	r1, r3, #25
 80089f6:	bf48      	it	mi
 80089f8:	b2b6      	uxthmi	r6, r6
 80089fa:	e7e6      	b.n	80089ca <_printf_i+0x182>
 80089fc:	4615      	mov	r5, r2
 80089fe:	e7bb      	b.n	8008978 <_printf_i+0x130>
 8008a00:	682b      	ldr	r3, [r5, #0]
 8008a02:	6826      	ldr	r6, [r4, #0]
 8008a04:	6961      	ldr	r1, [r4, #20]
 8008a06:	1d18      	adds	r0, r3, #4
 8008a08:	6028      	str	r0, [r5, #0]
 8008a0a:	0635      	lsls	r5, r6, #24
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	d501      	bpl.n	8008a14 <_printf_i+0x1cc>
 8008a10:	6019      	str	r1, [r3, #0]
 8008a12:	e002      	b.n	8008a1a <_printf_i+0x1d2>
 8008a14:	0670      	lsls	r0, r6, #25
 8008a16:	d5fb      	bpl.n	8008a10 <_printf_i+0x1c8>
 8008a18:	8019      	strh	r1, [r3, #0]
 8008a1a:	2300      	movs	r3, #0
 8008a1c:	6123      	str	r3, [r4, #16]
 8008a1e:	4615      	mov	r5, r2
 8008a20:	e7ba      	b.n	8008998 <_printf_i+0x150>
 8008a22:	682b      	ldr	r3, [r5, #0]
 8008a24:	1d1a      	adds	r2, r3, #4
 8008a26:	602a      	str	r2, [r5, #0]
 8008a28:	681d      	ldr	r5, [r3, #0]
 8008a2a:	6862      	ldr	r2, [r4, #4]
 8008a2c:	2100      	movs	r1, #0
 8008a2e:	4628      	mov	r0, r5
 8008a30:	f7f7 fbee 	bl	8000210 <memchr>
 8008a34:	b108      	cbz	r0, 8008a3a <_printf_i+0x1f2>
 8008a36:	1b40      	subs	r0, r0, r5
 8008a38:	6060      	str	r0, [r4, #4]
 8008a3a:	6863      	ldr	r3, [r4, #4]
 8008a3c:	6123      	str	r3, [r4, #16]
 8008a3e:	2300      	movs	r3, #0
 8008a40:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008a44:	e7a8      	b.n	8008998 <_printf_i+0x150>
 8008a46:	6923      	ldr	r3, [r4, #16]
 8008a48:	462a      	mov	r2, r5
 8008a4a:	4649      	mov	r1, r9
 8008a4c:	4640      	mov	r0, r8
 8008a4e:	47d0      	blx	sl
 8008a50:	3001      	adds	r0, #1
 8008a52:	d0ab      	beq.n	80089ac <_printf_i+0x164>
 8008a54:	6823      	ldr	r3, [r4, #0]
 8008a56:	079b      	lsls	r3, r3, #30
 8008a58:	d413      	bmi.n	8008a82 <_printf_i+0x23a>
 8008a5a:	68e0      	ldr	r0, [r4, #12]
 8008a5c:	9b03      	ldr	r3, [sp, #12]
 8008a5e:	4298      	cmp	r0, r3
 8008a60:	bfb8      	it	lt
 8008a62:	4618      	movlt	r0, r3
 8008a64:	e7a4      	b.n	80089b0 <_printf_i+0x168>
 8008a66:	2301      	movs	r3, #1
 8008a68:	4632      	mov	r2, r6
 8008a6a:	4649      	mov	r1, r9
 8008a6c:	4640      	mov	r0, r8
 8008a6e:	47d0      	blx	sl
 8008a70:	3001      	adds	r0, #1
 8008a72:	d09b      	beq.n	80089ac <_printf_i+0x164>
 8008a74:	3501      	adds	r5, #1
 8008a76:	68e3      	ldr	r3, [r4, #12]
 8008a78:	9903      	ldr	r1, [sp, #12]
 8008a7a:	1a5b      	subs	r3, r3, r1
 8008a7c:	42ab      	cmp	r3, r5
 8008a7e:	dcf2      	bgt.n	8008a66 <_printf_i+0x21e>
 8008a80:	e7eb      	b.n	8008a5a <_printf_i+0x212>
 8008a82:	2500      	movs	r5, #0
 8008a84:	f104 0619 	add.w	r6, r4, #25
 8008a88:	e7f5      	b.n	8008a76 <_printf_i+0x22e>
 8008a8a:	bf00      	nop
 8008a8c:	0800914e 	.word	0x0800914e
 8008a90:	0800915f 	.word	0x0800915f

08008a94 <_read_r>:
 8008a94:	b538      	push	{r3, r4, r5, lr}
 8008a96:	4d07      	ldr	r5, [pc, #28]	; (8008ab4 <_read_r+0x20>)
 8008a98:	4604      	mov	r4, r0
 8008a9a:	4608      	mov	r0, r1
 8008a9c:	4611      	mov	r1, r2
 8008a9e:	2200      	movs	r2, #0
 8008aa0:	602a      	str	r2, [r5, #0]
 8008aa2:	461a      	mov	r2, r3
 8008aa4:	f7f8 ffec 	bl	8001a80 <_read>
 8008aa8:	1c43      	adds	r3, r0, #1
 8008aaa:	d102      	bne.n	8008ab2 <_read_r+0x1e>
 8008aac:	682b      	ldr	r3, [r5, #0]
 8008aae:	b103      	cbz	r3, 8008ab2 <_read_r+0x1e>
 8008ab0:	6023      	str	r3, [r4, #0]
 8008ab2:	bd38      	pop	{r3, r4, r5, pc}
 8008ab4:	20010c18 	.word	0x20010c18

08008ab8 <_fstat_r>:
 8008ab8:	b538      	push	{r3, r4, r5, lr}
 8008aba:	4d07      	ldr	r5, [pc, #28]	; (8008ad8 <_fstat_r+0x20>)
 8008abc:	2300      	movs	r3, #0
 8008abe:	4604      	mov	r4, r0
 8008ac0:	4608      	mov	r0, r1
 8008ac2:	4611      	mov	r1, r2
 8008ac4:	602b      	str	r3, [r5, #0]
 8008ac6:	f7f9 f820 	bl	8001b0a <_fstat>
 8008aca:	1c43      	adds	r3, r0, #1
 8008acc:	d102      	bne.n	8008ad4 <_fstat_r+0x1c>
 8008ace:	682b      	ldr	r3, [r5, #0]
 8008ad0:	b103      	cbz	r3, 8008ad4 <_fstat_r+0x1c>
 8008ad2:	6023      	str	r3, [r4, #0]
 8008ad4:	bd38      	pop	{r3, r4, r5, pc}
 8008ad6:	bf00      	nop
 8008ad8:	20010c18 	.word	0x20010c18

08008adc <_isatty_r>:
 8008adc:	b538      	push	{r3, r4, r5, lr}
 8008ade:	4d06      	ldr	r5, [pc, #24]	; (8008af8 <_isatty_r+0x1c>)
 8008ae0:	2300      	movs	r3, #0
 8008ae2:	4604      	mov	r4, r0
 8008ae4:	4608      	mov	r0, r1
 8008ae6:	602b      	str	r3, [r5, #0]
 8008ae8:	f7f9 f81f 	bl	8001b2a <_isatty>
 8008aec:	1c43      	adds	r3, r0, #1
 8008aee:	d102      	bne.n	8008af6 <_isatty_r+0x1a>
 8008af0:	682b      	ldr	r3, [r5, #0]
 8008af2:	b103      	cbz	r3, 8008af6 <_isatty_r+0x1a>
 8008af4:	6023      	str	r3, [r4, #0]
 8008af6:	bd38      	pop	{r3, r4, r5, pc}
 8008af8:	20010c18 	.word	0x20010c18

08008afc <memmove>:
 8008afc:	4288      	cmp	r0, r1
 8008afe:	b510      	push	{r4, lr}
 8008b00:	eb01 0402 	add.w	r4, r1, r2
 8008b04:	d902      	bls.n	8008b0c <memmove+0x10>
 8008b06:	4284      	cmp	r4, r0
 8008b08:	4623      	mov	r3, r4
 8008b0a:	d807      	bhi.n	8008b1c <memmove+0x20>
 8008b0c:	1e43      	subs	r3, r0, #1
 8008b0e:	42a1      	cmp	r1, r4
 8008b10:	d008      	beq.n	8008b24 <memmove+0x28>
 8008b12:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008b16:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008b1a:	e7f8      	b.n	8008b0e <memmove+0x12>
 8008b1c:	4402      	add	r2, r0
 8008b1e:	4601      	mov	r1, r0
 8008b20:	428a      	cmp	r2, r1
 8008b22:	d100      	bne.n	8008b26 <memmove+0x2a>
 8008b24:	bd10      	pop	{r4, pc}
 8008b26:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008b2a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008b2e:	e7f7      	b.n	8008b20 <memmove+0x24>

08008b30 <_realloc_r>:
 8008b30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008b34:	4680      	mov	r8, r0
 8008b36:	4614      	mov	r4, r2
 8008b38:	460e      	mov	r6, r1
 8008b3a:	b921      	cbnz	r1, 8008b46 <_realloc_r+0x16>
 8008b3c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008b40:	4611      	mov	r1, r2
 8008b42:	f7fe be69 	b.w	8007818 <_malloc_r>
 8008b46:	b92a      	cbnz	r2, 8008b54 <_realloc_r+0x24>
 8008b48:	f7ff fb0e 	bl	8008168 <_free_r>
 8008b4c:	4625      	mov	r5, r4
 8008b4e:	4628      	mov	r0, r5
 8008b50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008b54:	f000 f81b 	bl	8008b8e <_malloc_usable_size_r>
 8008b58:	4284      	cmp	r4, r0
 8008b5a:	4607      	mov	r7, r0
 8008b5c:	d802      	bhi.n	8008b64 <_realloc_r+0x34>
 8008b5e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008b62:	d812      	bhi.n	8008b8a <_realloc_r+0x5a>
 8008b64:	4621      	mov	r1, r4
 8008b66:	4640      	mov	r0, r8
 8008b68:	f7fe fe56 	bl	8007818 <_malloc_r>
 8008b6c:	4605      	mov	r5, r0
 8008b6e:	2800      	cmp	r0, #0
 8008b70:	d0ed      	beq.n	8008b4e <_realloc_r+0x1e>
 8008b72:	42bc      	cmp	r4, r7
 8008b74:	4622      	mov	r2, r4
 8008b76:	4631      	mov	r1, r6
 8008b78:	bf28      	it	cs
 8008b7a:	463a      	movcs	r2, r7
 8008b7c:	f7fe fe15 	bl	80077aa <memcpy>
 8008b80:	4631      	mov	r1, r6
 8008b82:	4640      	mov	r0, r8
 8008b84:	f7ff faf0 	bl	8008168 <_free_r>
 8008b88:	e7e1      	b.n	8008b4e <_realloc_r+0x1e>
 8008b8a:	4635      	mov	r5, r6
 8008b8c:	e7df      	b.n	8008b4e <_realloc_r+0x1e>

08008b8e <_malloc_usable_size_r>:
 8008b8e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008b92:	1f18      	subs	r0, r3, #4
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	bfbc      	itt	lt
 8008b98:	580b      	ldrlt	r3, [r1, r0]
 8008b9a:	18c0      	addlt	r0, r0, r3
 8008b9c:	4770      	bx	lr
	...

08008ba0 <_init>:
 8008ba0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ba2:	bf00      	nop
 8008ba4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008ba6:	bc08      	pop	{r3}
 8008ba8:	469e      	mov	lr, r3
 8008baa:	4770      	bx	lr

08008bac <_fini>:
 8008bac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008bae:	bf00      	nop
 8008bb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008bb2:	bc08      	pop	{r3}
 8008bb4:	469e      	mov	lr, r3
 8008bb6:	4770      	bx	lr
