// Seed: 3385510891
module module_0 ();
  assign id_1 = 1;
  assign id_1 = id_1;
  wire id_2, id_3;
  wire id_4;
endmodule
module module_1 (
    input tri1 id_0,
    input tri id_1,
    input tri0 void id_2,
    input uwire id_3,
    input tri1 id_4,
    output tri0 id_5,
    output wire id_6,
    output tri0 id_7,
    output supply1 id_8,
    input tri0 id_9,
    input supply0 id_10,
    output supply1 id_11
);
  logic [7:0][1  -:  1] id_13 (
      1'b0,
      id_4,
      ~id_7
  );
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
