
stm32_h7_uart-test_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008c34  08000298  08000298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000009c  08008ecc  08008ecc  00009ecc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008f68  08008f68  0000a010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008f68  08008f68  00009f68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008f70  08008f70  0000a010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008f70  08008f70  00009f70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008f74  08008f74  00009f74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  24000000  08008f78  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000bb8  24000010  08008f88  0000a010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  24000bc8  08008f88  0000abc8  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000a010  2**0
                  CONTENTS, READONLY
 12 .debug_info   000186f3  00000000  00000000  0000a03e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002811  00000000  00000000  00022731  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001358  00000000  00000000  00024f48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f26  00000000  00000000  000262a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003b1c5  00000000  00000000  000271c6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001888d  00000000  00000000  0006238b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0018ed76  00000000  00000000  0007ac18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0020998e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005458  00000000  00000000  002099d4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007e  00000000  00000000  0020ee2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	24000010 	.word	0x24000010
 80002b4:	00000000 	.word	0x00000000
 80002b8:	08008eb4 	.word	0x08008eb4

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000014 	.word	0x24000014
 80002d4:	08008eb4 	.word	0x08008eb4

080002d8 <strlen>:
 80002d8:	4603      	mov	r3, r0
 80002da:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002de:	2a00      	cmp	r2, #0
 80002e0:	d1fb      	bne.n	80002da <strlen+0x2>
 80002e2:	1a18      	subs	r0, r3, r0
 80002e4:	3801      	subs	r0, #1
 80002e6:	4770      	bx	lr

080002e8 <__aeabi_uldivmod>:
 80002e8:	b953      	cbnz	r3, 8000300 <__aeabi_uldivmod+0x18>
 80002ea:	b94a      	cbnz	r2, 8000300 <__aeabi_uldivmod+0x18>
 80002ec:	2900      	cmp	r1, #0
 80002ee:	bf08      	it	eq
 80002f0:	2800      	cmpeq	r0, #0
 80002f2:	bf1c      	itt	ne
 80002f4:	f04f 31ff 	movne.w	r1, #4294967295
 80002f8:	f04f 30ff 	movne.w	r0, #4294967295
 80002fc:	f000 b988 	b.w	8000610 <__aeabi_idiv0>
 8000300:	f1ad 0c08 	sub.w	ip, sp, #8
 8000304:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000308:	f000 f806 	bl	8000318 <__udivmoddi4>
 800030c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000310:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000314:	b004      	add	sp, #16
 8000316:	4770      	bx	lr

08000318 <__udivmoddi4>:
 8000318:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800031c:	9d08      	ldr	r5, [sp, #32]
 800031e:	468e      	mov	lr, r1
 8000320:	4604      	mov	r4, r0
 8000322:	4688      	mov	r8, r1
 8000324:	2b00      	cmp	r3, #0
 8000326:	d14a      	bne.n	80003be <__udivmoddi4+0xa6>
 8000328:	428a      	cmp	r2, r1
 800032a:	4617      	mov	r7, r2
 800032c:	d962      	bls.n	80003f4 <__udivmoddi4+0xdc>
 800032e:	fab2 f682 	clz	r6, r2
 8000332:	b14e      	cbz	r6, 8000348 <__udivmoddi4+0x30>
 8000334:	f1c6 0320 	rsb	r3, r6, #32
 8000338:	fa01 f806 	lsl.w	r8, r1, r6
 800033c:	fa20 f303 	lsr.w	r3, r0, r3
 8000340:	40b7      	lsls	r7, r6
 8000342:	ea43 0808 	orr.w	r8, r3, r8
 8000346:	40b4      	lsls	r4, r6
 8000348:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800034c:	fa1f fc87 	uxth.w	ip, r7
 8000350:	fbb8 f1fe 	udiv	r1, r8, lr
 8000354:	0c23      	lsrs	r3, r4, #16
 8000356:	fb0e 8811 	mls	r8, lr, r1, r8
 800035a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800035e:	fb01 f20c 	mul.w	r2, r1, ip
 8000362:	429a      	cmp	r2, r3
 8000364:	d909      	bls.n	800037a <__udivmoddi4+0x62>
 8000366:	18fb      	adds	r3, r7, r3
 8000368:	f101 30ff 	add.w	r0, r1, #4294967295
 800036c:	f080 80ea 	bcs.w	8000544 <__udivmoddi4+0x22c>
 8000370:	429a      	cmp	r2, r3
 8000372:	f240 80e7 	bls.w	8000544 <__udivmoddi4+0x22c>
 8000376:	3902      	subs	r1, #2
 8000378:	443b      	add	r3, r7
 800037a:	1a9a      	subs	r2, r3, r2
 800037c:	b2a3      	uxth	r3, r4
 800037e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000382:	fb0e 2210 	mls	r2, lr, r0, r2
 8000386:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800038a:	fb00 fc0c 	mul.w	ip, r0, ip
 800038e:	459c      	cmp	ip, r3
 8000390:	d909      	bls.n	80003a6 <__udivmoddi4+0x8e>
 8000392:	18fb      	adds	r3, r7, r3
 8000394:	f100 32ff 	add.w	r2, r0, #4294967295
 8000398:	f080 80d6 	bcs.w	8000548 <__udivmoddi4+0x230>
 800039c:	459c      	cmp	ip, r3
 800039e:	f240 80d3 	bls.w	8000548 <__udivmoddi4+0x230>
 80003a2:	443b      	add	r3, r7
 80003a4:	3802      	subs	r0, #2
 80003a6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003aa:	eba3 030c 	sub.w	r3, r3, ip
 80003ae:	2100      	movs	r1, #0
 80003b0:	b11d      	cbz	r5, 80003ba <__udivmoddi4+0xa2>
 80003b2:	40f3      	lsrs	r3, r6
 80003b4:	2200      	movs	r2, #0
 80003b6:	e9c5 3200 	strd	r3, r2, [r5]
 80003ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003be:	428b      	cmp	r3, r1
 80003c0:	d905      	bls.n	80003ce <__udivmoddi4+0xb6>
 80003c2:	b10d      	cbz	r5, 80003c8 <__udivmoddi4+0xb0>
 80003c4:	e9c5 0100 	strd	r0, r1, [r5]
 80003c8:	2100      	movs	r1, #0
 80003ca:	4608      	mov	r0, r1
 80003cc:	e7f5      	b.n	80003ba <__udivmoddi4+0xa2>
 80003ce:	fab3 f183 	clz	r1, r3
 80003d2:	2900      	cmp	r1, #0
 80003d4:	d146      	bne.n	8000464 <__udivmoddi4+0x14c>
 80003d6:	4573      	cmp	r3, lr
 80003d8:	d302      	bcc.n	80003e0 <__udivmoddi4+0xc8>
 80003da:	4282      	cmp	r2, r0
 80003dc:	f200 8105 	bhi.w	80005ea <__udivmoddi4+0x2d2>
 80003e0:	1a84      	subs	r4, r0, r2
 80003e2:	eb6e 0203 	sbc.w	r2, lr, r3
 80003e6:	2001      	movs	r0, #1
 80003e8:	4690      	mov	r8, r2
 80003ea:	2d00      	cmp	r5, #0
 80003ec:	d0e5      	beq.n	80003ba <__udivmoddi4+0xa2>
 80003ee:	e9c5 4800 	strd	r4, r8, [r5]
 80003f2:	e7e2      	b.n	80003ba <__udivmoddi4+0xa2>
 80003f4:	2a00      	cmp	r2, #0
 80003f6:	f000 8090 	beq.w	800051a <__udivmoddi4+0x202>
 80003fa:	fab2 f682 	clz	r6, r2
 80003fe:	2e00      	cmp	r6, #0
 8000400:	f040 80a4 	bne.w	800054c <__udivmoddi4+0x234>
 8000404:	1a8a      	subs	r2, r1, r2
 8000406:	0c03      	lsrs	r3, r0, #16
 8000408:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800040c:	b280      	uxth	r0, r0
 800040e:	b2bc      	uxth	r4, r7
 8000410:	2101      	movs	r1, #1
 8000412:	fbb2 fcfe 	udiv	ip, r2, lr
 8000416:	fb0e 221c 	mls	r2, lr, ip, r2
 800041a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800041e:	fb04 f20c 	mul.w	r2, r4, ip
 8000422:	429a      	cmp	r2, r3
 8000424:	d907      	bls.n	8000436 <__udivmoddi4+0x11e>
 8000426:	18fb      	adds	r3, r7, r3
 8000428:	f10c 38ff 	add.w	r8, ip, #4294967295
 800042c:	d202      	bcs.n	8000434 <__udivmoddi4+0x11c>
 800042e:	429a      	cmp	r2, r3
 8000430:	f200 80e0 	bhi.w	80005f4 <__udivmoddi4+0x2dc>
 8000434:	46c4      	mov	ip, r8
 8000436:	1a9b      	subs	r3, r3, r2
 8000438:	fbb3 f2fe 	udiv	r2, r3, lr
 800043c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000440:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000444:	fb02 f404 	mul.w	r4, r2, r4
 8000448:	429c      	cmp	r4, r3
 800044a:	d907      	bls.n	800045c <__udivmoddi4+0x144>
 800044c:	18fb      	adds	r3, r7, r3
 800044e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000452:	d202      	bcs.n	800045a <__udivmoddi4+0x142>
 8000454:	429c      	cmp	r4, r3
 8000456:	f200 80ca 	bhi.w	80005ee <__udivmoddi4+0x2d6>
 800045a:	4602      	mov	r2, r0
 800045c:	1b1b      	subs	r3, r3, r4
 800045e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000462:	e7a5      	b.n	80003b0 <__udivmoddi4+0x98>
 8000464:	f1c1 0620 	rsb	r6, r1, #32
 8000468:	408b      	lsls	r3, r1
 800046a:	fa22 f706 	lsr.w	r7, r2, r6
 800046e:	431f      	orrs	r7, r3
 8000470:	fa0e f401 	lsl.w	r4, lr, r1
 8000474:	fa20 f306 	lsr.w	r3, r0, r6
 8000478:	fa2e fe06 	lsr.w	lr, lr, r6
 800047c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000480:	4323      	orrs	r3, r4
 8000482:	fa00 f801 	lsl.w	r8, r0, r1
 8000486:	fa1f fc87 	uxth.w	ip, r7
 800048a:	fbbe f0f9 	udiv	r0, lr, r9
 800048e:	0c1c      	lsrs	r4, r3, #16
 8000490:	fb09 ee10 	mls	lr, r9, r0, lr
 8000494:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000498:	fb00 fe0c 	mul.w	lr, r0, ip
 800049c:	45a6      	cmp	lr, r4
 800049e:	fa02 f201 	lsl.w	r2, r2, r1
 80004a2:	d909      	bls.n	80004b8 <__udivmoddi4+0x1a0>
 80004a4:	193c      	adds	r4, r7, r4
 80004a6:	f100 3aff 	add.w	sl, r0, #4294967295
 80004aa:	f080 809c 	bcs.w	80005e6 <__udivmoddi4+0x2ce>
 80004ae:	45a6      	cmp	lr, r4
 80004b0:	f240 8099 	bls.w	80005e6 <__udivmoddi4+0x2ce>
 80004b4:	3802      	subs	r0, #2
 80004b6:	443c      	add	r4, r7
 80004b8:	eba4 040e 	sub.w	r4, r4, lr
 80004bc:	fa1f fe83 	uxth.w	lr, r3
 80004c0:	fbb4 f3f9 	udiv	r3, r4, r9
 80004c4:	fb09 4413 	mls	r4, r9, r3, r4
 80004c8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004cc:	fb03 fc0c 	mul.w	ip, r3, ip
 80004d0:	45a4      	cmp	ip, r4
 80004d2:	d908      	bls.n	80004e6 <__udivmoddi4+0x1ce>
 80004d4:	193c      	adds	r4, r7, r4
 80004d6:	f103 3eff 	add.w	lr, r3, #4294967295
 80004da:	f080 8082 	bcs.w	80005e2 <__udivmoddi4+0x2ca>
 80004de:	45a4      	cmp	ip, r4
 80004e0:	d97f      	bls.n	80005e2 <__udivmoddi4+0x2ca>
 80004e2:	3b02      	subs	r3, #2
 80004e4:	443c      	add	r4, r7
 80004e6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004ea:	eba4 040c 	sub.w	r4, r4, ip
 80004ee:	fba0 ec02 	umull	lr, ip, r0, r2
 80004f2:	4564      	cmp	r4, ip
 80004f4:	4673      	mov	r3, lr
 80004f6:	46e1      	mov	r9, ip
 80004f8:	d362      	bcc.n	80005c0 <__udivmoddi4+0x2a8>
 80004fa:	d05f      	beq.n	80005bc <__udivmoddi4+0x2a4>
 80004fc:	b15d      	cbz	r5, 8000516 <__udivmoddi4+0x1fe>
 80004fe:	ebb8 0203 	subs.w	r2, r8, r3
 8000502:	eb64 0409 	sbc.w	r4, r4, r9
 8000506:	fa04 f606 	lsl.w	r6, r4, r6
 800050a:	fa22 f301 	lsr.w	r3, r2, r1
 800050e:	431e      	orrs	r6, r3
 8000510:	40cc      	lsrs	r4, r1
 8000512:	e9c5 6400 	strd	r6, r4, [r5]
 8000516:	2100      	movs	r1, #0
 8000518:	e74f      	b.n	80003ba <__udivmoddi4+0xa2>
 800051a:	fbb1 fcf2 	udiv	ip, r1, r2
 800051e:	0c01      	lsrs	r1, r0, #16
 8000520:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000524:	b280      	uxth	r0, r0
 8000526:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800052a:	463b      	mov	r3, r7
 800052c:	4638      	mov	r0, r7
 800052e:	463c      	mov	r4, r7
 8000530:	46b8      	mov	r8, r7
 8000532:	46be      	mov	lr, r7
 8000534:	2620      	movs	r6, #32
 8000536:	fbb1 f1f7 	udiv	r1, r1, r7
 800053a:	eba2 0208 	sub.w	r2, r2, r8
 800053e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000542:	e766      	b.n	8000412 <__udivmoddi4+0xfa>
 8000544:	4601      	mov	r1, r0
 8000546:	e718      	b.n	800037a <__udivmoddi4+0x62>
 8000548:	4610      	mov	r0, r2
 800054a:	e72c      	b.n	80003a6 <__udivmoddi4+0x8e>
 800054c:	f1c6 0220 	rsb	r2, r6, #32
 8000550:	fa2e f302 	lsr.w	r3, lr, r2
 8000554:	40b7      	lsls	r7, r6
 8000556:	40b1      	lsls	r1, r6
 8000558:	fa20 f202 	lsr.w	r2, r0, r2
 800055c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000560:	430a      	orrs	r2, r1
 8000562:	fbb3 f8fe 	udiv	r8, r3, lr
 8000566:	b2bc      	uxth	r4, r7
 8000568:	fb0e 3318 	mls	r3, lr, r8, r3
 800056c:	0c11      	lsrs	r1, r2, #16
 800056e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000572:	fb08 f904 	mul.w	r9, r8, r4
 8000576:	40b0      	lsls	r0, r6
 8000578:	4589      	cmp	r9, r1
 800057a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800057e:	b280      	uxth	r0, r0
 8000580:	d93e      	bls.n	8000600 <__udivmoddi4+0x2e8>
 8000582:	1879      	adds	r1, r7, r1
 8000584:	f108 3cff 	add.w	ip, r8, #4294967295
 8000588:	d201      	bcs.n	800058e <__udivmoddi4+0x276>
 800058a:	4589      	cmp	r9, r1
 800058c:	d81f      	bhi.n	80005ce <__udivmoddi4+0x2b6>
 800058e:	eba1 0109 	sub.w	r1, r1, r9
 8000592:	fbb1 f9fe 	udiv	r9, r1, lr
 8000596:	fb09 f804 	mul.w	r8, r9, r4
 800059a:	fb0e 1119 	mls	r1, lr, r9, r1
 800059e:	b292      	uxth	r2, r2
 80005a0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80005a4:	4542      	cmp	r2, r8
 80005a6:	d229      	bcs.n	80005fc <__udivmoddi4+0x2e4>
 80005a8:	18ba      	adds	r2, r7, r2
 80005aa:	f109 31ff 	add.w	r1, r9, #4294967295
 80005ae:	d2c4      	bcs.n	800053a <__udivmoddi4+0x222>
 80005b0:	4542      	cmp	r2, r8
 80005b2:	d2c2      	bcs.n	800053a <__udivmoddi4+0x222>
 80005b4:	f1a9 0102 	sub.w	r1, r9, #2
 80005b8:	443a      	add	r2, r7
 80005ba:	e7be      	b.n	800053a <__udivmoddi4+0x222>
 80005bc:	45f0      	cmp	r8, lr
 80005be:	d29d      	bcs.n	80004fc <__udivmoddi4+0x1e4>
 80005c0:	ebbe 0302 	subs.w	r3, lr, r2
 80005c4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005c8:	3801      	subs	r0, #1
 80005ca:	46e1      	mov	r9, ip
 80005cc:	e796      	b.n	80004fc <__udivmoddi4+0x1e4>
 80005ce:	eba7 0909 	sub.w	r9, r7, r9
 80005d2:	4449      	add	r1, r9
 80005d4:	f1a8 0c02 	sub.w	ip, r8, #2
 80005d8:	fbb1 f9fe 	udiv	r9, r1, lr
 80005dc:	fb09 f804 	mul.w	r8, r9, r4
 80005e0:	e7db      	b.n	800059a <__udivmoddi4+0x282>
 80005e2:	4673      	mov	r3, lr
 80005e4:	e77f      	b.n	80004e6 <__udivmoddi4+0x1ce>
 80005e6:	4650      	mov	r0, sl
 80005e8:	e766      	b.n	80004b8 <__udivmoddi4+0x1a0>
 80005ea:	4608      	mov	r0, r1
 80005ec:	e6fd      	b.n	80003ea <__udivmoddi4+0xd2>
 80005ee:	443b      	add	r3, r7
 80005f0:	3a02      	subs	r2, #2
 80005f2:	e733      	b.n	800045c <__udivmoddi4+0x144>
 80005f4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005f8:	443b      	add	r3, r7
 80005fa:	e71c      	b.n	8000436 <__udivmoddi4+0x11e>
 80005fc:	4649      	mov	r1, r9
 80005fe:	e79c      	b.n	800053a <__udivmoddi4+0x222>
 8000600:	eba1 0109 	sub.w	r1, r1, r9
 8000604:	46c4      	mov	ip, r8
 8000606:	fbb1 f9fe 	udiv	r9, r1, lr
 800060a:	fb09 f804 	mul.w	r8, r9, r4
 800060e:	e7c4      	b.n	800059a <__udivmoddi4+0x282>

08000610 <__aeabi_idiv0>:
 8000610:	4770      	bx	lr
 8000612:	bf00      	nop

08000614 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000614:	b480      	push	{r7}
 8000616:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000618:	4b49      	ldr	r3, [pc, #292]	@ (8000740 <SystemInit+0x12c>)
 800061a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800061e:	4a48      	ldr	r2, [pc, #288]	@ (8000740 <SystemInit+0x12c>)
 8000620:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000624:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8000628:	4b45      	ldr	r3, [pc, #276]	@ (8000740 <SystemInit+0x12c>)
 800062a:	691b      	ldr	r3, [r3, #16]
 800062c:	4a44      	ldr	r2, [pc, #272]	@ (8000740 <SystemInit+0x12c>)
 800062e:	f043 0310 	orr.w	r3, r3, #16
 8000632:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000634:	4b43      	ldr	r3, [pc, #268]	@ (8000744 <SystemInit+0x130>)
 8000636:	681b      	ldr	r3, [r3, #0]
 8000638:	f003 030f 	and.w	r3, r3, #15
 800063c:	2b06      	cmp	r3, #6
 800063e:	d807      	bhi.n	8000650 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000640:	4b40      	ldr	r3, [pc, #256]	@ (8000744 <SystemInit+0x130>)
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	f023 030f 	bic.w	r3, r3, #15
 8000648:	4a3e      	ldr	r2, [pc, #248]	@ (8000744 <SystemInit+0x130>)
 800064a:	f043 0307 	orr.w	r3, r3, #7
 800064e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000650:	4b3d      	ldr	r3, [pc, #244]	@ (8000748 <SystemInit+0x134>)
 8000652:	681b      	ldr	r3, [r3, #0]
 8000654:	4a3c      	ldr	r2, [pc, #240]	@ (8000748 <SystemInit+0x134>)
 8000656:	f043 0301 	orr.w	r3, r3, #1
 800065a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800065c:	4b3a      	ldr	r3, [pc, #232]	@ (8000748 <SystemInit+0x134>)
 800065e:	2200      	movs	r2, #0
 8000660:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000662:	4b39      	ldr	r3, [pc, #228]	@ (8000748 <SystemInit+0x134>)
 8000664:	681a      	ldr	r2, [r3, #0]
 8000666:	4938      	ldr	r1, [pc, #224]	@ (8000748 <SystemInit+0x134>)
 8000668:	4b38      	ldr	r3, [pc, #224]	@ (800074c <SystemInit+0x138>)
 800066a:	4013      	ands	r3, r2
 800066c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800066e:	4b35      	ldr	r3, [pc, #212]	@ (8000744 <SystemInit+0x130>)
 8000670:	681b      	ldr	r3, [r3, #0]
 8000672:	f003 0308 	and.w	r3, r3, #8
 8000676:	2b00      	cmp	r3, #0
 8000678:	d007      	beq.n	800068a <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800067a:	4b32      	ldr	r3, [pc, #200]	@ (8000744 <SystemInit+0x130>)
 800067c:	681b      	ldr	r3, [r3, #0]
 800067e:	f023 030f 	bic.w	r3, r3, #15
 8000682:	4a30      	ldr	r2, [pc, #192]	@ (8000744 <SystemInit+0x130>)
 8000684:	f043 0307 	orr.w	r3, r3, #7
 8000688:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800068a:	4b2f      	ldr	r3, [pc, #188]	@ (8000748 <SystemInit+0x134>)
 800068c:	2200      	movs	r2, #0
 800068e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000690:	4b2d      	ldr	r3, [pc, #180]	@ (8000748 <SystemInit+0x134>)
 8000692:	2200      	movs	r2, #0
 8000694:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000696:	4b2c      	ldr	r3, [pc, #176]	@ (8000748 <SystemInit+0x134>)
 8000698:	2200      	movs	r2, #0
 800069a:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 800069c:	4b2a      	ldr	r3, [pc, #168]	@ (8000748 <SystemInit+0x134>)
 800069e:	4a2c      	ldr	r2, [pc, #176]	@ (8000750 <SystemInit+0x13c>)
 80006a0:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80006a2:	4b29      	ldr	r3, [pc, #164]	@ (8000748 <SystemInit+0x134>)
 80006a4:	4a2b      	ldr	r2, [pc, #172]	@ (8000754 <SystemInit+0x140>)
 80006a6:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80006a8:	4b27      	ldr	r3, [pc, #156]	@ (8000748 <SystemInit+0x134>)
 80006aa:	4a2b      	ldr	r2, [pc, #172]	@ (8000758 <SystemInit+0x144>)
 80006ac:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80006ae:	4b26      	ldr	r3, [pc, #152]	@ (8000748 <SystemInit+0x134>)
 80006b0:	2200      	movs	r2, #0
 80006b2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80006b4:	4b24      	ldr	r3, [pc, #144]	@ (8000748 <SystemInit+0x134>)
 80006b6:	4a28      	ldr	r2, [pc, #160]	@ (8000758 <SystemInit+0x144>)
 80006b8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80006ba:	4b23      	ldr	r3, [pc, #140]	@ (8000748 <SystemInit+0x134>)
 80006bc:	2200      	movs	r2, #0
 80006be:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80006c0:	4b21      	ldr	r3, [pc, #132]	@ (8000748 <SystemInit+0x134>)
 80006c2:	4a25      	ldr	r2, [pc, #148]	@ (8000758 <SystemInit+0x144>)
 80006c4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80006c6:	4b20      	ldr	r3, [pc, #128]	@ (8000748 <SystemInit+0x134>)
 80006c8:	2200      	movs	r2, #0
 80006ca:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80006cc:	4b1e      	ldr	r3, [pc, #120]	@ (8000748 <SystemInit+0x134>)
 80006ce:	681b      	ldr	r3, [r3, #0]
 80006d0:	4a1d      	ldr	r2, [pc, #116]	@ (8000748 <SystemInit+0x134>)
 80006d2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80006d6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80006d8:	4b1b      	ldr	r3, [pc, #108]	@ (8000748 <SystemInit+0x134>)
 80006da:	2200      	movs	r2, #0
 80006dc:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 80006de:	4b1f      	ldr	r3, [pc, #124]	@ (800075c <SystemInit+0x148>)
 80006e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80006e2:	4a1e      	ldr	r2, [pc, #120]	@ (800075c <SystemInit+0x148>)
 80006e4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80006e8:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80006ea:	4b1d      	ldr	r3, [pc, #116]	@ (8000760 <SystemInit+0x14c>)
 80006ec:	681a      	ldr	r2, [r3, #0]
 80006ee:	4b1d      	ldr	r3, [pc, #116]	@ (8000764 <SystemInit+0x150>)
 80006f0:	4013      	ands	r3, r2
 80006f2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80006f6:	d202      	bcs.n	80006fe <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80006f8:	4b1b      	ldr	r3, [pc, #108]	@ (8000768 <SystemInit+0x154>)
 80006fa:	2201      	movs	r2, #1
 80006fc:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#elif defined(CORE_CM7)
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 80006fe:	4b12      	ldr	r3, [pc, #72]	@ (8000748 <SystemInit+0x134>)
 8000700:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000704:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000708:	2b00      	cmp	r3, #0
 800070a:	d113      	bne.n	8000734 <SystemInit+0x120>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 800070c:	4b0e      	ldr	r3, [pc, #56]	@ (8000748 <SystemInit+0x134>)
 800070e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000712:	4a0d      	ldr	r2, [pc, #52]	@ (8000748 <SystemInit+0x134>)
 8000714:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000718:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800071c:	4b13      	ldr	r3, [pc, #76]	@ (800076c <SystemInit+0x158>)
 800071e:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8000722:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000724:	4b08      	ldr	r3, [pc, #32]	@ (8000748 <SystemInit+0x134>)
 8000726:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800072a:	4a07      	ldr	r2, [pc, #28]	@ (8000748 <SystemInit+0x134>)
 800072c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000730:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 8000734:	bf00      	nop
 8000736:	46bd      	mov	sp, r7
 8000738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800073c:	4770      	bx	lr
 800073e:	bf00      	nop
 8000740:	e000ed00 	.word	0xe000ed00
 8000744:	52002000 	.word	0x52002000
 8000748:	58024400 	.word	0x58024400
 800074c:	eaf6ed7f 	.word	0xeaf6ed7f
 8000750:	02020200 	.word	0x02020200
 8000754:	01ff0000 	.word	0x01ff0000
 8000758:	01010280 	.word	0x01010280
 800075c:	580000c0 	.word	0x580000c0
 8000760:	5c001000 	.word	0x5c001000
 8000764:	ffff0000 	.word	0xffff0000
 8000768:	51008108 	.word	0x51008108
 800076c:	52004000 	.word	0x52004000

08000770 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000770:	b480      	push	{r7}
 8000772:	af00      	add	r7, sp, #0
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#elif defined(USE_PWR_DIRECT_SMPS_SUPPLY) && defined(SMPS)
  /* Exit Run* mode */
  PWR->CR3 &= ~(PWR_CR3_LDOEN);
 8000774:	4b09      	ldr	r3, [pc, #36]	@ (800079c <ExitRun0Mode+0x2c>)
 8000776:	68db      	ldr	r3, [r3, #12]
 8000778:	4a08      	ldr	r2, [pc, #32]	@ (800079c <ExitRun0Mode+0x2c>)
 800077a:	f023 0302 	bic.w	r3, r3, #2
 800077e:	60d3      	str	r3, [r2, #12]
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000780:	bf00      	nop
 8000782:	4b06      	ldr	r3, [pc, #24]	@ (800079c <ExitRun0Mode+0x2c>)
 8000784:	685b      	ldr	r3, [r3, #4]
 8000786:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800078a:	2b00      	cmp	r3, #0
 800078c:	d0f9      	beq.n	8000782 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 800078e:	bf00      	nop
 8000790:	bf00      	nop
 8000792:	46bd      	mov	sp, r7
 8000794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000798:	4770      	bx	lr
 800079a:	bf00      	nop
 800079c:	58024800 	.word	0x58024800

080007a0 <uart_mb_get>:

// Find a mailbox by huart pointer (or NULL if not found).
uart_mb_t* uart_mb_find(UART_HandleTypeDef *huart);

// Non-blocking: get one byte from mailbox ring; returns 1 if a byte was read.
static inline int uart_mb_get(uart_mb_t *mb, uint8_t *b) {
 80007a0:	b480      	push	{r7}
 80007a2:	b083      	sub	sp, #12
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	6078      	str	r0, [r7, #4]
 80007a8:	6039      	str	r1, [r7, #0]
    if (mb->head == mb->tail) return 0;
 80007aa:	687b      	ldr	r3, [r7, #4]
 80007ac:	f8b3 3244 	ldrh.w	r3, [r3, #580]	@ 0x244
 80007b0:	b29a      	uxth	r2, r3
 80007b2:	687b      	ldr	r3, [r7, #4]
 80007b4:	f8b3 3246 	ldrh.w	r3, [r3, #582]	@ 0x246
 80007b8:	b29b      	uxth	r3, r3
 80007ba:	429a      	cmp	r2, r3
 80007bc:	d101      	bne.n	80007c2 <uart_mb_get+0x22>
 80007be:	2300      	movs	r3, #0
 80007c0:	e018      	b.n	80007f4 <uart_mb_get+0x54>
    *b = mb->rb[mb->tail];
 80007c2:	687b      	ldr	r3, [r7, #4]
 80007c4:	f8b3 3246 	ldrh.w	r3, [r3, #582]	@ 0x246
 80007c8:	b29b      	uxth	r3, r3
 80007ca:	461a      	mov	r2, r3
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	4413      	add	r3, r2
 80007d0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80007d4:	b2da      	uxtb	r2, r3
 80007d6:	683b      	ldr	r3, [r7, #0]
 80007d8:	701a      	strb	r2, [r3, #0]
    mb->tail = (uint16_t)((mb->tail + 1U) % RX_RB_SZ);
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	f8b3 3246 	ldrh.w	r3, [r3, #582]	@ 0x246
 80007e0:	b29b      	uxth	r3, r3
 80007e2:	3301      	adds	r3, #1
 80007e4:	b29b      	uxth	r3, r3
 80007e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80007ea:	b29a      	uxth	r2, r3
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	f8a3 2246 	strh.w	r2, [r3, #582]	@ 0x246
    return 1;
 80007f2:	2301      	movs	r3, #1
}
 80007f4:	4618      	mov	r0, r3
 80007f6:	370c      	adds	r7, #12
 80007f8:	46bd      	mov	sp, r7
 80007fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007fe:	4770      	bx	lr

08000800 <_mb_put>:

uart_mb_t g_mailboxes[UART_MB_MAX];
uint32_t  g_mb_count = 0;
uart_mb_t *g_mb = NULL;

static inline int _mb_put(uart_mb_t *mb, uint8_t b) {
 8000800:	b480      	push	{r7}
 8000802:	b085      	sub	sp, #20
 8000804:	af00      	add	r7, sp, #0
 8000806:	6078      	str	r0, [r7, #4]
 8000808:	460b      	mov	r3, r1
 800080a:	70fb      	strb	r3, [r7, #3]
    uint16_t next = (uint16_t)((mb->head + 1U) % RX_RB_SZ);
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	f8b3 3244 	ldrh.w	r3, [r3, #580]	@ 0x244
 8000812:	b29b      	uxth	r3, r3
 8000814:	3301      	adds	r3, #1
 8000816:	b29b      	uxth	r3, r3
 8000818:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800081c:	81fb      	strh	r3, [r7, #14]
    if (next == mb->tail) { mb->dropped++; return 0; }  // full
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	f8b3 3246 	ldrh.w	r3, [r3, #582]	@ 0x246
 8000824:	b29b      	uxth	r3, r3
 8000826:	89fa      	ldrh	r2, [r7, #14]
 8000828:	429a      	cmp	r2, r3
 800082a:	d108      	bne.n	800083e <_mb_put+0x3e>
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	f8d3 3248 	ldr.w	r3, [r3, #584]	@ 0x248
 8000832:	1c5a      	adds	r2, r3, #1
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	f8c3 2248 	str.w	r2, [r3, #584]	@ 0x248
 800083a:	2300      	movs	r3, #0
 800083c:	e00e      	b.n	800085c <_mb_put+0x5c>
    mb->rb[mb->head] = b;
 800083e:	687b      	ldr	r3, [r7, #4]
 8000840:	f8b3 3244 	ldrh.w	r3, [r3, #580]	@ 0x244
 8000844:	b29b      	uxth	r3, r3
 8000846:	461a      	mov	r2, r3
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	4413      	add	r3, r2
 800084c:	78fa      	ldrb	r2, [r7, #3]
 800084e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    mb->head = next;
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	89fa      	ldrh	r2, [r7, #14]
 8000856:	f8a3 2244 	strh.w	r2, [r3, #580]	@ 0x244
    return 1;
 800085a:	2301      	movs	r3, #1
}
 800085c:	4618      	mov	r0, r3
 800085e:	3714      	adds	r7, #20
 8000860:	46bd      	mov	sp, r7
 8000862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000866:	4770      	bx	lr

08000868 <_mb_find>:

static uart_mb_t* _mb_find(UART_HandleTypeDef *huart) {
 8000868:	b480      	push	{r7}
 800086a:	b085      	sub	sp, #20
 800086c:	af00      	add	r7, sp, #0
 800086e:	6078      	str	r0, [r7, #4]
    for (uint32_t i = 0; i < g_mb_count; ++i)
 8000870:	2300      	movs	r3, #0
 8000872:	60fb      	str	r3, [r7, #12]
 8000874:	e015      	b.n	80008a2 <_mb_find+0x3a>
        if (g_mailboxes[i].huart == huart) return &g_mailboxes[i];
 8000876:	4a11      	ldr	r2, [pc, #68]	@ (80008bc <_mb_find+0x54>)
 8000878:	68fb      	ldr	r3, [r7, #12]
 800087a:	f44f 7113 	mov.w	r1, #588	@ 0x24c
 800087e:	fb01 f303 	mul.w	r3, r1, r3
 8000882:	4413      	add	r3, r2
 8000884:	681b      	ldr	r3, [r3, #0]
 8000886:	687a      	ldr	r2, [r7, #4]
 8000888:	429a      	cmp	r2, r3
 800088a:	d107      	bne.n	800089c <_mb_find+0x34>
 800088c:	68fb      	ldr	r3, [r7, #12]
 800088e:	f44f 7213 	mov.w	r2, #588	@ 0x24c
 8000892:	fb02 f303 	mul.w	r3, r2, r3
 8000896:	4a09      	ldr	r2, [pc, #36]	@ (80008bc <_mb_find+0x54>)
 8000898:	4413      	add	r3, r2
 800089a:	e008      	b.n	80008ae <_mb_find+0x46>
    for (uint32_t i = 0; i < g_mb_count; ++i)
 800089c:	68fb      	ldr	r3, [r7, #12]
 800089e:	3301      	adds	r3, #1
 80008a0:	60fb      	str	r3, [r7, #12]
 80008a2:	4b07      	ldr	r3, [pc, #28]	@ (80008c0 <_mb_find+0x58>)
 80008a4:	681b      	ldr	r3, [r3, #0]
 80008a6:	68fa      	ldr	r2, [r7, #12]
 80008a8:	429a      	cmp	r2, r3
 80008aa:	d3e4      	bcc.n	8000876 <_mb_find+0xe>
    return NULL;
 80008ac:	2300      	movs	r3, #0
}
 80008ae:	4618      	mov	r0, r3
 80008b0:	3714      	adds	r7, #20
 80008b2:	46bd      	mov	sp, r7
 80008b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b8:	4770      	bx	lr
 80008ba:	bf00      	nop
 80008bc:	2400002c 	.word	0x2400002c
 80008c0:	2400095c 	.word	0x2400095c

080008c4 <uart_mb_register>:

uart_mb_t* uart_mb_find(UART_HandleTypeDef *huart) { return _mb_find(huart); }

int uart_mb_register(UART_HandleTypeDef *huart, uart_mb_t **out_mb) {
 80008c4:	b580      	push	{r7, lr}
 80008c6:	b084      	sub	sp, #16
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	6078      	str	r0, [r7, #4]
 80008cc:	6039      	str	r1, [r7, #0]
    uart_mb_t *existing = _mb_find(huart);
 80008ce:	6878      	ldr	r0, [r7, #4]
 80008d0:	f7ff ffca 	bl	8000868 <_mb_find>
 80008d4:	60f8      	str	r0, [r7, #12]
    if (existing) {
 80008d6:	68fb      	ldr	r3, [r7, #12]
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d00f      	beq.n	80008fc <uart_mb_register+0x38>
        if (out_mb) *out_mb = existing;
 80008dc:	683b      	ldr	r3, [r7, #0]
 80008de:	2b00      	cmp	r3, #0
 80008e0:	d002      	beq.n	80008e8 <uart_mb_register+0x24>
 80008e2:	683b      	ldr	r3, [r7, #0]
 80008e4:	68fa      	ldr	r2, [r7, #12]
 80008e6:	601a      	str	r2, [r3, #0]
        HAL_UARTEx_ReceiveToIdle_IT(existing->huart, existing->rxChunk, sizeof(existing->rxChunk));
 80008e8:	68fb      	ldr	r3, [r7, #12]
 80008ea:	6818      	ldr	r0, [r3, #0]
 80008ec:	68fb      	ldr	r3, [r7, #12]
 80008ee:	3304      	adds	r3, #4
 80008f0:	2240      	movs	r2, #64	@ 0x40
 80008f2:	4619      	mov	r1, r3
 80008f4:	f008 fa05 	bl	8008d02 <HAL_UARTEx_ReceiveToIdle_IT>
        return 0;
 80008f8:	2300      	movs	r3, #0
 80008fa:	e02a      	b.n	8000952 <uart_mb_register+0x8e>
    }
    if (g_mb_count >= UART_MB_MAX) return -1;
 80008fc:	4b17      	ldr	r3, [pc, #92]	@ (800095c <uart_mb_register+0x98>)
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	2b03      	cmp	r3, #3
 8000902:	d902      	bls.n	800090a <uart_mb_register+0x46>
 8000904:	f04f 33ff 	mov.w	r3, #4294967295
 8000908:	e023      	b.n	8000952 <uart_mb_register+0x8e>

    uart_mb_t *mb = &g_mailboxes[g_mb_count++];
 800090a:	4b14      	ldr	r3, [pc, #80]	@ (800095c <uart_mb_register+0x98>)
 800090c:	681b      	ldr	r3, [r3, #0]
 800090e:	1c5a      	adds	r2, r3, #1
 8000910:	4912      	ldr	r1, [pc, #72]	@ (800095c <uart_mb_register+0x98>)
 8000912:	600a      	str	r2, [r1, #0]
 8000914:	f44f 7213 	mov.w	r2, #588	@ 0x24c
 8000918:	fb02 f303 	mul.w	r3, r2, r3
 800091c:	4a10      	ldr	r2, [pc, #64]	@ (8000960 <uart_mb_register+0x9c>)
 800091e:	4413      	add	r3, r2
 8000920:	60bb      	str	r3, [r7, #8]
    memset((void*)mb, 0, sizeof(*mb));
 8000922:	f44f 7213 	mov.w	r2, #588	@ 0x24c
 8000926:	2100      	movs	r1, #0
 8000928:	68b8      	ldr	r0, [r7, #8]
 800092a:	f008 fa89 	bl	8008e40 <memset>
    mb->huart = huart;
 800092e:	68bb      	ldr	r3, [r7, #8]
 8000930:	687a      	ldr	r2, [r7, #4]
 8000932:	601a      	str	r2, [r3, #0]

    HAL_UARTEx_ReceiveToIdle_IT(mb->huart, mb->rxChunk, sizeof(mb->rxChunk));
 8000934:	68bb      	ldr	r3, [r7, #8]
 8000936:	6818      	ldr	r0, [r3, #0]
 8000938:	68bb      	ldr	r3, [r7, #8]
 800093a:	3304      	adds	r3, #4
 800093c:	2240      	movs	r2, #64	@ 0x40
 800093e:	4619      	mov	r1, r3
 8000940:	f008 f9df 	bl	8008d02 <HAL_UARTEx_ReceiveToIdle_IT>
    if (out_mb) *out_mb = mb;
 8000944:	683b      	ldr	r3, [r7, #0]
 8000946:	2b00      	cmp	r3, #0
 8000948:	d002      	beq.n	8000950 <uart_mb_register+0x8c>
 800094a:	683b      	ldr	r3, [r7, #0]
 800094c:	68ba      	ldr	r2, [r7, #8]
 800094e:	601a      	str	r2, [r3, #0]
    return 0;
 8000950:	2300      	movs	r3, #0
}
 8000952:	4618      	mov	r0, r3
 8000954:	3710      	adds	r7, #16
 8000956:	46bd      	mov	sp, r7
 8000958:	bd80      	pop	{r7, pc}
 800095a:	bf00      	nop
 800095c:	2400095c 	.word	0x2400095c
 8000960:	2400002c 	.word	0x2400002c

08000964 <HAL_UARTEx_RxEventCallback>:

// ---- Shared HAL callbacks ----
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 8000964:	b580      	push	{r7, lr}
 8000966:	b084      	sub	sp, #16
 8000968:	af00      	add	r7, sp, #0
 800096a:	6078      	str	r0, [r7, #4]
 800096c:	460b      	mov	r3, r1
 800096e:	807b      	strh	r3, [r7, #2]
    uart_mb_t *mb = _mb_find(huart);
 8000970:	6878      	ldr	r0, [r7, #4]
 8000972:	f7ff ff79 	bl	8000868 <_mb_find>
 8000976:	60b8      	str	r0, [r7, #8]
    if (!mb || Size == 0) return;
 8000978:	68bb      	ldr	r3, [r7, #8]
 800097a:	2b00      	cmp	r3, #0
 800097c:	d01d      	beq.n	80009ba <HAL_UARTEx_RxEventCallback+0x56>
 800097e:	887b      	ldrh	r3, [r7, #2]
 8000980:	2b00      	cmp	r3, #0
 8000982:	d01a      	beq.n	80009ba <HAL_UARTEx_RxEventCallback+0x56>

    for (uint16_t i = 0; i < Size; ++i) (void)_mb_put(mb, mb->rxChunk[i]);
 8000984:	2300      	movs	r3, #0
 8000986:	81fb      	strh	r3, [r7, #14]
 8000988:	e00a      	b.n	80009a0 <HAL_UARTEx_RxEventCallback+0x3c>
 800098a:	89fb      	ldrh	r3, [r7, #14]
 800098c:	68ba      	ldr	r2, [r7, #8]
 800098e:	4413      	add	r3, r2
 8000990:	791b      	ldrb	r3, [r3, #4]
 8000992:	4619      	mov	r1, r3
 8000994:	68b8      	ldr	r0, [r7, #8]
 8000996:	f7ff ff33 	bl	8000800 <_mb_put>
 800099a:	89fb      	ldrh	r3, [r7, #14]
 800099c:	3301      	adds	r3, #1
 800099e:	81fb      	strh	r3, [r7, #14]
 80009a0:	89fa      	ldrh	r2, [r7, #14]
 80009a2:	887b      	ldrh	r3, [r7, #2]
 80009a4:	429a      	cmp	r2, r3
 80009a6:	d3f0      	bcc.n	800098a <HAL_UARTEx_RxEventCallback+0x26>

    HAL_UARTEx_ReceiveToIdle_IT(mb->huart, mb->rxChunk, sizeof(mb->rxChunk));
 80009a8:	68bb      	ldr	r3, [r7, #8]
 80009aa:	6818      	ldr	r0, [r3, #0]
 80009ac:	68bb      	ldr	r3, [r7, #8]
 80009ae:	3304      	adds	r3, #4
 80009b0:	2240      	movs	r2, #64	@ 0x40
 80009b2:	4619      	mov	r1, r3
 80009b4:	f008 f9a5 	bl	8008d02 <HAL_UARTEx_ReceiveToIdle_IT>
 80009b8:	e000      	b.n	80009bc <HAL_UARTEx_RxEventCallback+0x58>
    if (!mb || Size == 0) return;
 80009ba:	bf00      	nop
}
 80009bc:	3710      	adds	r7, #16
 80009be:	46bd      	mov	sp, r7
 80009c0:	bd80      	pop	{r7, pc}

080009c2 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 80009c2:	b580      	push	{r7, lr}
 80009c4:	b084      	sub	sp, #16
 80009c6:	af00      	add	r7, sp, #0
 80009c8:	6078      	str	r0, [r7, #4]
    uart_mb_t *mb = _mb_find(huart);
 80009ca:	6878      	ldr	r0, [r7, #4]
 80009cc:	f7ff ff4c 	bl	8000868 <_mb_find>
 80009d0:	60f8      	str	r0, [r7, #12]
    if (!mb) return;
 80009d2:	68fb      	ldr	r3, [r7, #12]
 80009d4:	2b00      	cmp	r3, #0
 80009d6:	d00c      	beq.n	80009f2 <HAL_UART_ErrorCallback+0x30>

    __HAL_UART_CLEAR_OREFLAG(huart);
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	681b      	ldr	r3, [r3, #0]
 80009dc:	2208      	movs	r2, #8
 80009de:	621a      	str	r2, [r3, #32]
    HAL_UARTEx_ReceiveToIdle_IT(mb->huart, mb->rxChunk, sizeof(mb->rxChunk));
 80009e0:	68fb      	ldr	r3, [r7, #12]
 80009e2:	6818      	ldr	r0, [r3, #0]
 80009e4:	68fb      	ldr	r3, [r7, #12]
 80009e6:	3304      	adds	r3, #4
 80009e8:	2240      	movs	r2, #64	@ 0x40
 80009ea:	4619      	mov	r1, r3
 80009ec:	f008 f989 	bl	8008d02 <HAL_UARTEx_ReceiveToIdle_IT>
 80009f0:	e000      	b.n	80009f4 <HAL_UART_ErrorCallback+0x32>
    if (!mb) return;
 80009f2:	bf00      	nop
}
 80009f4:	3710      	adds	r7, #16
 80009f6:	46bd      	mov	sp, r7
 80009f8:	bd80      	pop	{r7, pc}
	...

080009fc <echo>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
// ---------------------------------
// Simple echo demo using the global mailbox
// ---------------------------------
void echo(void) {
 80009fc:	b590      	push	{r4, r7, lr}
 80009fe:	b083      	sub	sp, #12
 8000a00:	af00      	add	r7, sp, #0
    const char *hello = "Mailbox echo ready\r\n";
 8000a02:	4b14      	ldr	r3, [pc, #80]	@ (8000a54 <echo+0x58>)
 8000a04:	607b      	str	r3, [r7, #4]
    HAL_UART_Transmit(g_mb->huart, (uint8_t*)hello, strlen(hello), HAL_MAX_DELAY);
 8000a06:	4b14      	ldr	r3, [pc, #80]	@ (8000a58 <echo+0x5c>)
 8000a08:	681b      	ldr	r3, [r3, #0]
 8000a0a:	681c      	ldr	r4, [r3, #0]
 8000a0c:	6878      	ldr	r0, [r7, #4]
 8000a0e:	f7ff fc63 	bl	80002d8 <strlen>
 8000a12:	4603      	mov	r3, r0
 8000a14:	b29a      	uxth	r2, r3
 8000a16:	f04f 33ff 	mov.w	r3, #4294967295
 8000a1a:	6879      	ldr	r1, [r7, #4]
 8000a1c:	4620      	mov	r0, r4
 8000a1e:	f005 fe1d 	bl	800665c <HAL_UART_Transmit>

    uint8_t b;
    for (;;) {
        while (uart_mb_get(g_mb, &b)) {
 8000a22:	e008      	b.n	8000a36 <echo+0x3a>
            HAL_UART_Transmit(g_mb->huart, &b, 1, HAL_MAX_DELAY);
 8000a24:	4b0c      	ldr	r3, [pc, #48]	@ (8000a58 <echo+0x5c>)
 8000a26:	681b      	ldr	r3, [r3, #0]
 8000a28:	6818      	ldr	r0, [r3, #0]
 8000a2a:	1cf9      	adds	r1, r7, #3
 8000a2c:	f04f 33ff 	mov.w	r3, #4294967295
 8000a30:	2201      	movs	r2, #1
 8000a32:	f005 fe13 	bl	800665c <HAL_UART_Transmit>
        while (uart_mb_get(g_mb, &b)) {
 8000a36:	4b08      	ldr	r3, [pc, #32]	@ (8000a58 <echo+0x5c>)
 8000a38:	681b      	ldr	r3, [r3, #0]
 8000a3a:	1cfa      	adds	r2, r7, #3
 8000a3c:	4611      	mov	r1, r2
 8000a3e:	4618      	mov	r0, r3
 8000a40:	f7ff feae 	bl	80007a0 <uart_mb_get>
 8000a44:	4603      	mov	r3, r0
 8000a46:	2b00      	cmp	r3, #0
 8000a48:	d1ec      	bne.n	8000a24 <echo+0x28>
        }
        HAL_Delay(20);
 8000a4a:	2014      	movs	r0, #20
 8000a4c:	f000 fe08 	bl	8001660 <HAL_Delay>
        while (uart_mb_get(g_mb, &b)) {
 8000a50:	e7f1      	b.n	8000a36 <echo+0x3a>
 8000a52:	bf00      	nop
 8000a54:	08008ecc 	.word	0x08008ecc
 8000a58:	24000960 	.word	0x24000960

08000a5c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	b082      	sub	sp, #8
 8000a60:	af00      	add	r7, sp, #0
/* USER CODE END Boot_Mode_Sequence_0 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
#if defined(DUAL_CORE_BOOT_SYNC_SEQUENCE)
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 8000a62:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000a66:	607b      	str	r3, [r7, #4]
//  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
  if ( timeout < 0 )
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	2b00      	cmp	r3, #0
 8000a6c:	da01      	bge.n	8000a72 <main+0x16>
  {
  Error_Handler();
 8000a6e:	f000 faef 	bl	8001050 <Error_Handler>
#endif /* DUAL_CORE_BOOT_SYNC_SEQUENCE */
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a72:	f000 fd63 	bl	800153c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a76:	f000 f845 	bl	8000b04 <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
#if defined(DUAL_CORE_BOOT_SYNC_SEQUENCE)
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 8000a7a:	4b1f      	ldr	r3, [pc, #124]	@ (8000af8 <main+0x9c>)
 8000a7c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a80:	4a1d      	ldr	r2, [pc, #116]	@ (8000af8 <main+0x9c>)
 8000a82:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000a86:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a8a:	4b1b      	ldr	r3, [pc, #108]	@ (8000af8 <main+0x9c>)
 8000a8c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a90:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000a94:	603b      	str	r3, [r7, #0]
 8000a96:	683b      	ldr	r3, [r7, #0]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 8000a98:	2000      	movs	r0, #0
 8000a9a:	f002 f9b3 	bl	8002e04 <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 8000a9e:	2100      	movs	r1, #0
 8000aa0:	2000      	movs	r0, #0
 8000aa2:	f002 f9c9 	bl	8002e38 <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 8000aa6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000aaa:	607b      	str	r3, [r7, #4]
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 8000aac:	bf00      	nop
 8000aae:	4b12      	ldr	r3, [pc, #72]	@ (8000af8 <main+0x9c>)
 8000ab0:	681b      	ldr	r3, [r3, #0]
 8000ab2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d104      	bne.n	8000ac4 <main+0x68>
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	1e5a      	subs	r2, r3, #1
 8000abe:	607a      	str	r2, [r7, #4]
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	dcf4      	bgt.n	8000aae <main+0x52>
if ( timeout < 0 )
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	da01      	bge.n	8000ace <main+0x72>
{
Error_Handler();
 8000aca:	f000 fac1 	bl	8001050 <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ace:	f000 fa2d 	bl	8000f2c <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8000ad2:	f000 f9df 	bl	8000e94 <MX_USART3_UART_Init>
  MX_FDCAN1_Init();
 8000ad6:	f000 f891 	bl	8000bfc <MX_FDCAN1_Init>
  MX_TIM13_Init();
 8000ada:	f000 f8f3 	bl	8000cc4 <MX_TIM13_Init>
  MX_TIM14_Init();
 8000ade:	f000 f93f 	bl	8000d60 <MX_TIM14_Init>
  MX_USART2_UART_Init();
 8000ae2:	f000 f98b 	bl	8000dfc <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
//  HAL_UART_IRQHandler(&huart3);
  uart_mb_register(&huart3, &g_mb);  // choose which UART feeds the global mailbox
 8000ae6:	4905      	ldr	r1, [pc, #20]	@ (8000afc <main+0xa0>)
 8000ae8:	4805      	ldr	r0, [pc, #20]	@ (8000b00 <main+0xa4>)
 8000aea:	f7ff feeb 	bl	80008c4 <uart_mb_register>
  echo();                             // loop drains g_mb and echoes everything
 8000aee:	f7ff ff85 	bl	80009fc <echo>
//  hello();
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000af2:	bf00      	nop
 8000af4:	e7fd      	b.n	8000af2 <main+0x96>
 8000af6:	bf00      	nop
 8000af8:	58024400 	.word	0x58024400
 8000afc:	24000960 	.word	0x24000960
 8000b00:	24000b30 	.word	0x24000b30

08000b04 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b09c      	sub	sp, #112	@ 0x70
 8000b08:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b0a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b0e:	224c      	movs	r2, #76	@ 0x4c
 8000b10:	2100      	movs	r1, #0
 8000b12:	4618      	mov	r0, r3
 8000b14:	f008 f994 	bl	8008e40 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b18:	1d3b      	adds	r3, r7, #4
 8000b1a:	2220      	movs	r2, #32
 8000b1c:	2100      	movs	r1, #0
 8000b1e:	4618      	mov	r0, r3
 8000b20:	f008 f98e 	bl	8008e40 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8000b24:	2004      	movs	r0, #4
 8000b26:	f002 f99b 	bl	8002e60 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	603b      	str	r3, [r7, #0]
 8000b2e:	4b31      	ldr	r3, [pc, #196]	@ (8000bf4 <SystemClock_Config+0xf0>)
 8000b30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000b32:	4a30      	ldr	r2, [pc, #192]	@ (8000bf4 <SystemClock_Config+0xf0>)
 8000b34:	f023 0301 	bic.w	r3, r3, #1
 8000b38:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000b3a:	4b2e      	ldr	r3, [pc, #184]	@ (8000bf4 <SystemClock_Config+0xf0>)
 8000b3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000b3e:	f003 0301 	and.w	r3, r3, #1
 8000b42:	603b      	str	r3, [r7, #0]
 8000b44:	4b2c      	ldr	r3, [pc, #176]	@ (8000bf8 <SystemClock_Config+0xf4>)
 8000b46:	699b      	ldr	r3, [r3, #24]
 8000b48:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000b4c:	4a2a      	ldr	r2, [pc, #168]	@ (8000bf8 <SystemClock_Config+0xf4>)
 8000b4e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b52:	6193      	str	r3, [r2, #24]
 8000b54:	4b28      	ldr	r3, [pc, #160]	@ (8000bf8 <SystemClock_Config+0xf4>)
 8000b56:	699b      	ldr	r3, [r3, #24]
 8000b58:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000b5c:	603b      	str	r3, [r7, #0]
 8000b5e:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000b60:	bf00      	nop
 8000b62:	4b25      	ldr	r3, [pc, #148]	@ (8000bf8 <SystemClock_Config+0xf4>)
 8000b64:	699b      	ldr	r3, [r3, #24]
 8000b66:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000b6a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000b6e:	d1f8      	bne.n	8000b62 <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000b70:	2302      	movs	r3, #2
 8000b72:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000b74:	2301      	movs	r3, #1
 8000b76:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000b78:	2340      	movs	r3, #64	@ 0x40
 8000b7a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b7c:	2302      	movs	r3, #2
 8000b7e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000b80:	2300      	movs	r3, #0
 8000b82:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000b84:	2304      	movs	r3, #4
 8000b86:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000b88:	230a      	movs	r3, #10
 8000b8a:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000b8c:	2302      	movs	r3, #2
 8000b8e:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000b90:	2304      	movs	r3, #4
 8000b92:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000b94:	2302      	movs	r3, #2
 8000b96:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000b98:	230c      	movs	r3, #12
 8000b9a:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 8000b9c:	2302      	movs	r3, #2
 8000b9e:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ba4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ba8:	4618      	mov	r0, r3
 8000baa:	f002 f9b3 	bl	8002f14 <HAL_RCC_OscConfig>
 8000bae:	4603      	mov	r3, r0
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d001      	beq.n	8000bb8 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000bb4:	f000 fa4c 	bl	8001050 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000bb8:	233f      	movs	r3, #63	@ 0x3f
 8000bba:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000bbc:	2303      	movs	r3, #3
 8000bbe:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000bc8:	2300      	movs	r3, #0
 8000bca:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000bcc:	2340      	movs	r3, #64	@ 0x40
 8000bce:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8000bd4:	2300      	movs	r3, #0
 8000bd6:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000bd8:	1d3b      	adds	r3, r7, #4
 8000bda:	2101      	movs	r1, #1
 8000bdc:	4618      	mov	r0, r3
 8000bde:	f002 fdf3 	bl	80037c8 <HAL_RCC_ClockConfig>
 8000be2:	4603      	mov	r3, r0
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d001      	beq.n	8000bec <SystemClock_Config+0xe8>
  {
    Error_Handler();
 8000be8:	f000 fa32 	bl	8001050 <Error_Handler>
  }
}
 8000bec:	bf00      	nop
 8000bee:	3770      	adds	r7, #112	@ 0x70
 8000bf0:	46bd      	mov	sp, r7
 8000bf2:	bd80      	pop	{r7, pc}
 8000bf4:	58000400 	.word	0x58000400
 8000bf8:	58024800 	.word	0x58024800

08000bfc <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8000c00:	4b2e      	ldr	r3, [pc, #184]	@ (8000cbc <MX_FDCAN1_Init+0xc0>)
 8000c02:	4a2f      	ldr	r2, [pc, #188]	@ (8000cc0 <MX_FDCAN1_Init+0xc4>)
 8000c04:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000c06:	4b2d      	ldr	r3, [pc, #180]	@ (8000cbc <MX_FDCAN1_Init+0xc0>)
 8000c08:	2200      	movs	r2, #0
 8000c0a:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000c0c:	4b2b      	ldr	r3, [pc, #172]	@ (8000cbc <MX_FDCAN1_Init+0xc0>)
 8000c0e:	2200      	movs	r2, #0
 8000c10:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8000c12:	4b2a      	ldr	r3, [pc, #168]	@ (8000cbc <MX_FDCAN1_Init+0xc0>)
 8000c14:	2200      	movs	r2, #0
 8000c16:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8000c18:	4b28      	ldr	r3, [pc, #160]	@ (8000cbc <MX_FDCAN1_Init+0xc0>)
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = ENABLE;
 8000c1e:	4b27      	ldr	r3, [pc, #156]	@ (8000cbc <MX_FDCAN1_Init+0xc0>)
 8000c20:	2201      	movs	r2, #1
 8000c22:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 2;
 8000c24:	4b25      	ldr	r3, [pc, #148]	@ (8000cbc <MX_FDCAN1_Init+0xc0>)
 8000c26:	2202      	movs	r2, #2
 8000c28:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 8;
 8000c2a:	4b24      	ldr	r3, [pc, #144]	@ (8000cbc <MX_FDCAN1_Init+0xc0>)
 8000c2c:	2208      	movs	r2, #8
 8000c2e:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 0x1F;
 8000c30:	4b22      	ldr	r3, [pc, #136]	@ (8000cbc <MX_FDCAN1_Init+0xc0>)
 8000c32:	221f      	movs	r2, #31
 8000c34:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 8;
 8000c36:	4b21      	ldr	r3, [pc, #132]	@ (8000cbc <MX_FDCAN1_Init+0xc0>)
 8000c38:	2208      	movs	r2, #8
 8000c3a:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8000c3c:	4b1f      	ldr	r3, [pc, #124]	@ (8000cbc <MX_FDCAN1_Init+0xc0>)
 8000c3e:	2201      	movs	r2, #1
 8000c40:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8000c42:	4b1e      	ldr	r3, [pc, #120]	@ (8000cbc <MX_FDCAN1_Init+0xc0>)
 8000c44:	2201      	movs	r2, #1
 8000c46:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 8000c48:	4b1c      	ldr	r3, [pc, #112]	@ (8000cbc <MX_FDCAN1_Init+0xc0>)
 8000c4a:	2201      	movs	r2, #1
 8000c4c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8000c4e:	4b1b      	ldr	r3, [pc, #108]	@ (8000cbc <MX_FDCAN1_Init+0xc0>)
 8000c50:	2201      	movs	r2, #1
 8000c52:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 8000c54:	4b19      	ldr	r3, [pc, #100]	@ (8000cbc <MX_FDCAN1_Init+0xc0>)
 8000c56:	2200      	movs	r2, #0
 8000c58:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 1;
 8000c5a:	4b18      	ldr	r3, [pc, #96]	@ (8000cbc <MX_FDCAN1_Init+0xc0>)
 8000c5c:	2201      	movs	r2, #1
 8000c5e:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 8000c60:	4b16      	ldr	r3, [pc, #88]	@ (8000cbc <MX_FDCAN1_Init+0xc0>)
 8000c62:	2200      	movs	r2, #0
 8000c64:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 50;
 8000c66:	4b15      	ldr	r3, [pc, #84]	@ (8000cbc <MX_FDCAN1_Init+0xc0>)
 8000c68:	2232      	movs	r2, #50	@ 0x32
 8000c6a:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8000c6c:	4b13      	ldr	r3, [pc, #76]	@ (8000cbc <MX_FDCAN1_Init+0xc0>)
 8000c6e:	2204      	movs	r2, #4
 8000c70:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 8000c72:	4b12      	ldr	r3, [pc, #72]	@ (8000cbc <MX_FDCAN1_Init+0xc0>)
 8000c74:	2200      	movs	r2, #0
 8000c76:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8000c78:	4b10      	ldr	r3, [pc, #64]	@ (8000cbc <MX_FDCAN1_Init+0xc0>)
 8000c7a:	2204      	movs	r2, #4
 8000c7c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 0;
 8000c7e:	4b0f      	ldr	r3, [pc, #60]	@ (8000cbc <MX_FDCAN1_Init+0xc0>)
 8000c80:	2200      	movs	r2, #0
 8000c82:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8000c84:	4b0d      	ldr	r3, [pc, #52]	@ (8000cbc <MX_FDCAN1_Init+0xc0>)
 8000c86:	2204      	movs	r2, #4
 8000c88:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 8000c8a:	4b0c      	ldr	r3, [pc, #48]	@ (8000cbc <MX_FDCAN1_Init+0xc0>)
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 8000c90:	4b0a      	ldr	r3, [pc, #40]	@ (8000cbc <MX_FDCAN1_Init+0xc0>)
 8000c92:	2200      	movs	r2, #0
 8000c94:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 1;
 8000c96:	4b09      	ldr	r3, [pc, #36]	@ (8000cbc <MX_FDCAN1_Init+0xc0>)
 8000c98:	2201      	movs	r2, #1
 8000c9a:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000c9c:	4b07      	ldr	r3, [pc, #28]	@ (8000cbc <MX_FDCAN1_Init+0xc0>)
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8000ca2:	4b06      	ldr	r3, [pc, #24]	@ (8000cbc <MX_FDCAN1_Init+0xc0>)
 8000ca4:	2204      	movs	r2, #4
 8000ca6:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000ca8:	4804      	ldr	r0, [pc, #16]	@ (8000cbc <MX_FDCAN1_Init+0xc0>)
 8000caa:	f001 fb7d 	bl	80023a8 <HAL_FDCAN_Init>
 8000cae:	4603      	mov	r3, r0
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	d001      	beq.n	8000cb8 <MX_FDCAN1_Init+0xbc>
  {
    Error_Handler();
 8000cb4:	f000 f9cc 	bl	8001050 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8000cb8:	bf00      	nop
 8000cba:	bd80      	pop	{r7, pc}
 8000cbc:	24000964 	.word	0x24000964
 8000cc0:	4000a000 	.word	0x4000a000

08000cc4 <MX_TIM13_Init>:
  * @brief TIM13 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM13_Init(void)
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b088      	sub	sp, #32
 8000cc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM13_Init 0 */

  /* USER CODE END TIM13_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8000cca:	1d3b      	adds	r3, r7, #4
 8000ccc:	2200      	movs	r2, #0
 8000cce:	601a      	str	r2, [r3, #0]
 8000cd0:	605a      	str	r2, [r3, #4]
 8000cd2:	609a      	str	r2, [r3, #8]
 8000cd4:	60da      	str	r2, [r3, #12]
 8000cd6:	611a      	str	r2, [r3, #16]
 8000cd8:	615a      	str	r2, [r3, #20]
 8000cda:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 8000cdc:	4b1e      	ldr	r3, [pc, #120]	@ (8000d58 <MX_TIM13_Init+0x94>)
 8000cde:	4a1f      	ldr	r2, [pc, #124]	@ (8000d5c <MX_TIM13_Init+0x98>)
 8000ce0:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 79;
 8000ce2:	4b1d      	ldr	r3, [pc, #116]	@ (8000d58 <MX_TIM13_Init+0x94>)
 8000ce4:	224f      	movs	r2, #79	@ 0x4f
 8000ce6:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ce8:	4b1b      	ldr	r3, [pc, #108]	@ (8000d58 <MX_TIM13_Init+0x94>)
 8000cea:	2200      	movs	r2, #0
 8000cec:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 19999;
 8000cee:	4b1a      	ldr	r3, [pc, #104]	@ (8000d58 <MX_TIM13_Init+0x94>)
 8000cf0:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8000cf4:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000cf6:	4b18      	ldr	r3, [pc, #96]	@ (8000d58 <MX_TIM13_Init+0x94>)
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000cfc:	4b16      	ldr	r3, [pc, #88]	@ (8000d58 <MX_TIM13_Init+0x94>)
 8000cfe:	2200      	movs	r2, #0
 8000d00:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8000d02:	4815      	ldr	r0, [pc, #84]	@ (8000d58 <MX_TIM13_Init+0x94>)
 8000d04:	f004 ff18 	bl	8005b38 <HAL_TIM_Base_Init>
 8000d08:	4603      	mov	r3, r0
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	d001      	beq.n	8000d12 <MX_TIM13_Init+0x4e>
  {
    Error_Handler();
 8000d0e:	f000 f99f 	bl	8001050 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim13) != HAL_OK)
 8000d12:	4811      	ldr	r0, [pc, #68]	@ (8000d58 <MX_TIM13_Init+0x94>)
 8000d14:	f004 ff67 	bl	8005be6 <HAL_TIM_PWM_Init>
 8000d18:	4603      	mov	r3, r0
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d001      	beq.n	8000d22 <MX_TIM13_Init+0x5e>
  {
    Error_Handler();
 8000d1e:	f000 f997 	bl	8001050 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000d22:	2360      	movs	r3, #96	@ 0x60
 8000d24:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1500;
 8000d26:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 8000d2a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000d30:	2300      	movs	r3, #0
 8000d32:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim13, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000d34:	1d3b      	adds	r3, r7, #4
 8000d36:	2200      	movs	r2, #0
 8000d38:	4619      	mov	r1, r3
 8000d3a:	4807      	ldr	r0, [pc, #28]	@ (8000d58 <MX_TIM13_Init+0x94>)
 8000d3c:	f004 ffb4 	bl	8005ca8 <HAL_TIM_PWM_ConfigChannel>
 8000d40:	4603      	mov	r3, r0
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	d001      	beq.n	8000d4a <MX_TIM13_Init+0x86>
  {
    Error_Handler();
 8000d46:	f000 f983 	bl	8001050 <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */
  HAL_TIM_MspPostInit(&htim13);
 8000d4a:	4803      	ldr	r0, [pc, #12]	@ (8000d58 <MX_TIM13_Init+0x94>)
 8000d4c:	f000 fa58 	bl	8001200 <HAL_TIM_MspPostInit>

}
 8000d50:	bf00      	nop
 8000d52:	3720      	adds	r7, #32
 8000d54:	46bd      	mov	sp, r7
 8000d56:	bd80      	pop	{r7, pc}
 8000d58:	24000a04 	.word	0x24000a04
 8000d5c:	40001c00 	.word	0x40001c00

08000d60 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	b088      	sub	sp, #32
 8000d64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM14_Init 0 */

  /* USER CODE END TIM14_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8000d66:	1d3b      	adds	r3, r7, #4
 8000d68:	2200      	movs	r2, #0
 8000d6a:	601a      	str	r2, [r3, #0]
 8000d6c:	605a      	str	r2, [r3, #4]
 8000d6e:	609a      	str	r2, [r3, #8]
 8000d70:	60da      	str	r2, [r3, #12]
 8000d72:	611a      	str	r2, [r3, #16]
 8000d74:	615a      	str	r2, [r3, #20]
 8000d76:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8000d78:	4b1e      	ldr	r3, [pc, #120]	@ (8000df4 <MX_TIM14_Init+0x94>)
 8000d7a:	4a1f      	ldr	r2, [pc, #124]	@ (8000df8 <MX_TIM14_Init+0x98>)
 8000d7c:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 79;
 8000d7e:	4b1d      	ldr	r3, [pc, #116]	@ (8000df4 <MX_TIM14_Init+0x94>)
 8000d80:	224f      	movs	r2, #79	@ 0x4f
 8000d82:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d84:	4b1b      	ldr	r3, [pc, #108]	@ (8000df4 <MX_TIM14_Init+0x94>)
 8000d86:	2200      	movs	r2, #0
 8000d88:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 19999;
 8000d8a:	4b1a      	ldr	r3, [pc, #104]	@ (8000df4 <MX_TIM14_Init+0x94>)
 8000d8c:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8000d90:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d92:	4b18      	ldr	r3, [pc, #96]	@ (8000df4 <MX_TIM14_Init+0x94>)
 8000d94:	2200      	movs	r2, #0
 8000d96:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d98:	4b16      	ldr	r3, [pc, #88]	@ (8000df4 <MX_TIM14_Init+0x94>)
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8000d9e:	4815      	ldr	r0, [pc, #84]	@ (8000df4 <MX_TIM14_Init+0x94>)
 8000da0:	f004 feca 	bl	8005b38 <HAL_TIM_Base_Init>
 8000da4:	4603      	mov	r3, r0
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d001      	beq.n	8000dae <MX_TIM14_Init+0x4e>
  {
    Error_Handler();
 8000daa:	f000 f951 	bl	8001050 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim14) != HAL_OK)
 8000dae:	4811      	ldr	r0, [pc, #68]	@ (8000df4 <MX_TIM14_Init+0x94>)
 8000db0:	f004 ff19 	bl	8005be6 <HAL_TIM_PWM_Init>
 8000db4:	4603      	mov	r3, r0
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	d001      	beq.n	8000dbe <MX_TIM14_Init+0x5e>
  {
    Error_Handler();
 8000dba:	f000 f949 	bl	8001050 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000dbe:	2360      	movs	r3, #96	@ 0x60
 8000dc0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1500;
 8000dc2:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 8000dc6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000dc8:	2300      	movs	r3, #0
 8000dca:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000dcc:	2300      	movs	r3, #0
 8000dce:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000dd0:	1d3b      	adds	r3, r7, #4
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	4619      	mov	r1, r3
 8000dd6:	4807      	ldr	r0, [pc, #28]	@ (8000df4 <MX_TIM14_Init+0x94>)
 8000dd8:	f004 ff66 	bl	8005ca8 <HAL_TIM_PWM_ConfigChannel>
 8000ddc:	4603      	mov	r3, r0
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d001      	beq.n	8000de6 <MX_TIM14_Init+0x86>
  {
    Error_Handler();
 8000de2:	f000 f935 	bl	8001050 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */
  HAL_TIM_MspPostInit(&htim14);
 8000de6:	4803      	ldr	r0, [pc, #12]	@ (8000df4 <MX_TIM14_Init+0x94>)
 8000de8:	f000 fa0a 	bl	8001200 <HAL_TIM_MspPostInit>

}
 8000dec:	bf00      	nop
 8000dee:	3720      	adds	r7, #32
 8000df0:	46bd      	mov	sp, r7
 8000df2:	bd80      	pop	{r7, pc}
 8000df4:	24000a50 	.word	0x24000a50
 8000df8:	40002000 	.word	0x40002000

08000dfc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000e00:	4b22      	ldr	r3, [pc, #136]	@ (8000e8c <MX_USART2_UART_Init+0x90>)
 8000e02:	4a23      	ldr	r2, [pc, #140]	@ (8000e90 <MX_USART2_UART_Init+0x94>)
 8000e04:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8000e06:	4b21      	ldr	r3, [pc, #132]	@ (8000e8c <MX_USART2_UART_Init+0x90>)
 8000e08:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000e0c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000e0e:	4b1f      	ldr	r3, [pc, #124]	@ (8000e8c <MX_USART2_UART_Init+0x90>)
 8000e10:	2200      	movs	r2, #0
 8000e12:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000e14:	4b1d      	ldr	r3, [pc, #116]	@ (8000e8c <MX_USART2_UART_Init+0x90>)
 8000e16:	2200      	movs	r2, #0
 8000e18:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000e1a:	4b1c      	ldr	r3, [pc, #112]	@ (8000e8c <MX_USART2_UART_Init+0x90>)
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000e20:	4b1a      	ldr	r3, [pc, #104]	@ (8000e8c <MX_USART2_UART_Init+0x90>)
 8000e22:	220c      	movs	r2, #12
 8000e24:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e26:	4b19      	ldr	r3, [pc, #100]	@ (8000e8c <MX_USART2_UART_Init+0x90>)
 8000e28:	2200      	movs	r2, #0
 8000e2a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e2c:	4b17      	ldr	r3, [pc, #92]	@ (8000e8c <MX_USART2_UART_Init+0x90>)
 8000e2e:	2200      	movs	r2, #0
 8000e30:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000e32:	4b16      	ldr	r3, [pc, #88]	@ (8000e8c <MX_USART2_UART_Init+0x90>)
 8000e34:	2200      	movs	r2, #0
 8000e36:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000e38:	4b14      	ldr	r3, [pc, #80]	@ (8000e8c <MX_USART2_UART_Init+0x90>)
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000e3e:	4b13      	ldr	r3, [pc, #76]	@ (8000e8c <MX_USART2_UART_Init+0x90>)
 8000e40:	2200      	movs	r2, #0
 8000e42:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000e44:	4811      	ldr	r0, [pc, #68]	@ (8000e8c <MX_USART2_UART_Init+0x90>)
 8000e46:	f005 fbb9 	bl	80065bc <HAL_UART_Init>
 8000e4a:	4603      	mov	r3, r0
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d001      	beq.n	8000e54 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000e50:	f000 f8fe 	bl	8001050 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000e54:	2100      	movs	r1, #0
 8000e56:	480d      	ldr	r0, [pc, #52]	@ (8000e8c <MX_USART2_UART_Init+0x90>)
 8000e58:	f007 fed7 	bl	8008c0a <HAL_UARTEx_SetTxFifoThreshold>
 8000e5c:	4603      	mov	r3, r0
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d001      	beq.n	8000e66 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8000e62:	f000 f8f5 	bl	8001050 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000e66:	2100      	movs	r1, #0
 8000e68:	4808      	ldr	r0, [pc, #32]	@ (8000e8c <MX_USART2_UART_Init+0x90>)
 8000e6a:	f007 ff0c 	bl	8008c86 <HAL_UARTEx_SetRxFifoThreshold>
 8000e6e:	4603      	mov	r3, r0
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d001      	beq.n	8000e78 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000e74:	f000 f8ec 	bl	8001050 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000e78:	4804      	ldr	r0, [pc, #16]	@ (8000e8c <MX_USART2_UART_Init+0x90>)
 8000e7a:	f007 fe8d 	bl	8008b98 <HAL_UARTEx_DisableFifoMode>
 8000e7e:	4603      	mov	r3, r0
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	d001      	beq.n	8000e88 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000e84:	f000 f8e4 	bl	8001050 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000e88:	bf00      	nop
 8000e8a:	bd80      	pop	{r7, pc}
 8000e8c:	24000a9c 	.word	0x24000a9c
 8000e90:	40004400 	.word	0x40004400

08000e94 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000e98:	4b22      	ldr	r3, [pc, #136]	@ (8000f24 <MX_USART3_UART_Init+0x90>)
 8000e9a:	4a23      	ldr	r2, [pc, #140]	@ (8000f28 <MX_USART3_UART_Init+0x94>)
 8000e9c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000e9e:	4b21      	ldr	r3, [pc, #132]	@ (8000f24 <MX_USART3_UART_Init+0x90>)
 8000ea0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000ea4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000ea6:	4b1f      	ldr	r3, [pc, #124]	@ (8000f24 <MX_USART3_UART_Init+0x90>)
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000eac:	4b1d      	ldr	r3, [pc, #116]	@ (8000f24 <MX_USART3_UART_Init+0x90>)
 8000eae:	2200      	movs	r2, #0
 8000eb0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000eb2:	4b1c      	ldr	r3, [pc, #112]	@ (8000f24 <MX_USART3_UART_Init+0x90>)
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000eb8:	4b1a      	ldr	r3, [pc, #104]	@ (8000f24 <MX_USART3_UART_Init+0x90>)
 8000eba:	220c      	movs	r2, #12
 8000ebc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ebe:	4b19      	ldr	r3, [pc, #100]	@ (8000f24 <MX_USART3_UART_Init+0x90>)
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ec4:	4b17      	ldr	r3, [pc, #92]	@ (8000f24 <MX_USART3_UART_Init+0x90>)
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000eca:	4b16      	ldr	r3, [pc, #88]	@ (8000f24 <MX_USART3_UART_Init+0x90>)
 8000ecc:	2200      	movs	r2, #0
 8000ece:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000ed0:	4b14      	ldr	r3, [pc, #80]	@ (8000f24 <MX_USART3_UART_Init+0x90>)
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000ed6:	4b13      	ldr	r3, [pc, #76]	@ (8000f24 <MX_USART3_UART_Init+0x90>)
 8000ed8:	2200      	movs	r2, #0
 8000eda:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000edc:	4811      	ldr	r0, [pc, #68]	@ (8000f24 <MX_USART3_UART_Init+0x90>)
 8000ede:	f005 fb6d 	bl	80065bc <HAL_UART_Init>
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d001      	beq.n	8000eec <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000ee8:	f000 f8b2 	bl	8001050 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000eec:	2100      	movs	r1, #0
 8000eee:	480d      	ldr	r0, [pc, #52]	@ (8000f24 <MX_USART3_UART_Init+0x90>)
 8000ef0:	f007 fe8b 	bl	8008c0a <HAL_UARTEx_SetTxFifoThreshold>
 8000ef4:	4603      	mov	r3, r0
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d001      	beq.n	8000efe <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000efa:	f000 f8a9 	bl	8001050 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000efe:	2100      	movs	r1, #0
 8000f00:	4808      	ldr	r0, [pc, #32]	@ (8000f24 <MX_USART3_UART_Init+0x90>)
 8000f02:	f007 fec0 	bl	8008c86 <HAL_UARTEx_SetRxFifoThreshold>
 8000f06:	4603      	mov	r3, r0
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	d001      	beq.n	8000f10 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000f0c:	f000 f8a0 	bl	8001050 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000f10:	4804      	ldr	r0, [pc, #16]	@ (8000f24 <MX_USART3_UART_Init+0x90>)
 8000f12:	f007 fe41 	bl	8008b98 <HAL_UARTEx_DisableFifoMode>
 8000f16:	4603      	mov	r3, r0
 8000f18:	2b00      	cmp	r3, #0
 8000f1a:	d001      	beq.n	8000f20 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000f1c:	f000 f898 	bl	8001050 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000f20:	bf00      	nop
 8000f22:	bd80      	pop	{r7, pc}
 8000f24:	24000b30 	.word	0x24000b30
 8000f28:	40004800 	.word	0x40004800

08000f2c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b08c      	sub	sp, #48	@ 0x30
 8000f30:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f32:	f107 031c 	add.w	r3, r7, #28
 8000f36:	2200      	movs	r2, #0
 8000f38:	601a      	str	r2, [r3, #0]
 8000f3a:	605a      	str	r2, [r3, #4]
 8000f3c:	609a      	str	r2, [r3, #8]
 8000f3e:	60da      	str	r2, [r3, #12]
 8000f40:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f42:	4b40      	ldr	r3, [pc, #256]	@ (8001044 <MX_GPIO_Init+0x118>)
 8000f44:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f48:	4a3e      	ldr	r2, [pc, #248]	@ (8001044 <MX_GPIO_Init+0x118>)
 8000f4a:	f043 0304 	orr.w	r3, r3, #4
 8000f4e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f52:	4b3c      	ldr	r3, [pc, #240]	@ (8001044 <MX_GPIO_Init+0x118>)
 8000f54:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f58:	f003 0304 	and.w	r3, r3, #4
 8000f5c:	61bb      	str	r3, [r7, #24]
 8000f5e:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000f60:	4b38      	ldr	r3, [pc, #224]	@ (8001044 <MX_GPIO_Init+0x118>)
 8000f62:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f66:	4a37      	ldr	r2, [pc, #220]	@ (8001044 <MX_GPIO_Init+0x118>)
 8000f68:	f043 0320 	orr.w	r3, r3, #32
 8000f6c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f70:	4b34      	ldr	r3, [pc, #208]	@ (8001044 <MX_GPIO_Init+0x118>)
 8000f72:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f76:	f003 0320 	and.w	r3, r3, #32
 8000f7a:	617b      	str	r3, [r7, #20]
 8000f7c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000f7e:	4b31      	ldr	r3, [pc, #196]	@ (8001044 <MX_GPIO_Init+0x118>)
 8000f80:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f84:	4a2f      	ldr	r2, [pc, #188]	@ (8001044 <MX_GPIO_Init+0x118>)
 8000f86:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000f8a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f8e:	4b2d      	ldr	r3, [pc, #180]	@ (8001044 <MX_GPIO_Init+0x118>)
 8000f90:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f94:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000f98:	613b      	str	r3, [r7, #16]
 8000f9a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f9c:	4b29      	ldr	r3, [pc, #164]	@ (8001044 <MX_GPIO_Init+0x118>)
 8000f9e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000fa2:	4a28      	ldr	r2, [pc, #160]	@ (8001044 <MX_GPIO_Init+0x118>)
 8000fa4:	f043 0301 	orr.w	r3, r3, #1
 8000fa8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000fac:	4b25      	ldr	r3, [pc, #148]	@ (8001044 <MX_GPIO_Init+0x118>)
 8000fae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000fb2:	f003 0301 	and.w	r3, r3, #1
 8000fb6:	60fb      	str	r3, [r7, #12]
 8000fb8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fba:	4b22      	ldr	r3, [pc, #136]	@ (8001044 <MX_GPIO_Init+0x118>)
 8000fbc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000fc0:	4a20      	ldr	r2, [pc, #128]	@ (8001044 <MX_GPIO_Init+0x118>)
 8000fc2:	f043 0302 	orr.w	r3, r3, #2
 8000fc6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000fca:	4b1e      	ldr	r3, [pc, #120]	@ (8001044 <MX_GPIO_Init+0x118>)
 8000fcc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000fd0:	f003 0302 	and.w	r3, r3, #2
 8000fd4:	60bb      	str	r3, [r7, #8]
 8000fd6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000fd8:	4b1a      	ldr	r3, [pc, #104]	@ (8001044 <MX_GPIO_Init+0x118>)
 8000fda:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000fde:	4a19      	ldr	r2, [pc, #100]	@ (8001044 <MX_GPIO_Init+0x118>)
 8000fe0:	f043 0308 	orr.w	r3, r3, #8
 8000fe4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000fe8:	4b16      	ldr	r3, [pc, #88]	@ (8001044 <MX_GPIO_Init+0x118>)
 8000fea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000fee:	f003 0308 	and.w	r3, r3, #8
 8000ff2:	607b      	str	r3, [r7, #4]
 8000ff4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	f244 0101 	movw	r1, #16385	@ 0x4001
 8000ffc:	4812      	ldr	r0, [pc, #72]	@ (8001048 <MX_GPIO_Init+0x11c>)
 8000ffe:	f001 fee7 	bl	8002dd0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001002:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001006:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001008:	2300      	movs	r3, #0
 800100a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800100c:	2300      	movs	r3, #0
 800100e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001010:	f107 031c 	add.w	r3, r7, #28
 8001014:	4619      	mov	r1, r3
 8001016:	480d      	ldr	r0, [pc, #52]	@ (800104c <MX_GPIO_Init+0x120>)
 8001018:	f001 fd2a 	bl	8002a70 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD2_Pin;
 800101c:	f244 0301 	movw	r3, #16385	@ 0x4001
 8001020:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001022:	2301      	movs	r3, #1
 8001024:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001026:	2300      	movs	r3, #0
 8001028:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800102a:	2300      	movs	r3, #0
 800102c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800102e:	f107 031c 	add.w	r3, r7, #28
 8001032:	4619      	mov	r1, r3
 8001034:	4804      	ldr	r0, [pc, #16]	@ (8001048 <MX_GPIO_Init+0x11c>)
 8001036:	f001 fd1b 	bl	8002a70 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800103a:	bf00      	nop
 800103c:	3730      	adds	r7, #48	@ 0x30
 800103e:	46bd      	mov	sp, r7
 8001040:	bd80      	pop	{r7, pc}
 8001042:	bf00      	nop
 8001044:	58024400 	.word	0x58024400
 8001048:	58020400 	.word	0x58020400
 800104c:	58020800 	.word	0x58020800

08001050 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001050:	b480      	push	{r7}
 8001052:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001054:	b672      	cpsid	i
}
 8001056:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001058:	bf00      	nop
 800105a:	e7fd      	b.n	8001058 <Error_Handler+0x8>

0800105c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800105c:	b480      	push	{r7}
 800105e:	b083      	sub	sp, #12
 8001060:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001062:	4b0a      	ldr	r3, [pc, #40]	@ (800108c <HAL_MspInit+0x30>)
 8001064:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001068:	4a08      	ldr	r2, [pc, #32]	@ (800108c <HAL_MspInit+0x30>)
 800106a:	f043 0302 	orr.w	r3, r3, #2
 800106e:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001072:	4b06      	ldr	r3, [pc, #24]	@ (800108c <HAL_MspInit+0x30>)
 8001074:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001078:	f003 0302 	and.w	r3, r3, #2
 800107c:	607b      	str	r3, [r7, #4]
 800107e:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001080:	bf00      	nop
 8001082:	370c      	adds	r7, #12
 8001084:	46bd      	mov	sp, r7
 8001086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108a:	4770      	bx	lr
 800108c:	58024400 	.word	0x58024400

08001090 <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b0ba      	sub	sp, #232	@ 0xe8
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001098:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800109c:	2200      	movs	r2, #0
 800109e:	601a      	str	r2, [r3, #0]
 80010a0:	605a      	str	r2, [r3, #4]
 80010a2:	609a      	str	r2, [r3, #8]
 80010a4:	60da      	str	r2, [r3, #12]
 80010a6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80010a8:	f107 0310 	add.w	r3, r7, #16
 80010ac:	22c0      	movs	r2, #192	@ 0xc0
 80010ae:	2100      	movs	r1, #0
 80010b0:	4618      	mov	r0, r3
 80010b2:	f007 fec5 	bl	8008e40 <memset>
  if(hfdcan->Instance==FDCAN1)
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	4a31      	ldr	r2, [pc, #196]	@ (8001180 <HAL_FDCAN_MspInit+0xf0>)
 80010bc:	4293      	cmp	r3, r2
 80010be:	d15b      	bne.n	8001178 <HAL_FDCAN_MspInit+0xe8>

    /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 80010c0:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80010c4:	f04f 0300 	mov.w	r3, #0
 80010c8:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 80010cc:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80010d0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80010d4:	f107 0310 	add.w	r3, r7, #16
 80010d8:	4618      	mov	r0, r3
 80010da:	f002 ff01 	bl	8003ee0 <HAL_RCCEx_PeriphCLKConfig>
 80010de:	4603      	mov	r3, r0
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d001      	beq.n	80010e8 <HAL_FDCAN_MspInit+0x58>
    {
      Error_Handler();
 80010e4:	f7ff ffb4 	bl	8001050 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 80010e8:	4b26      	ldr	r3, [pc, #152]	@ (8001184 <HAL_FDCAN_MspInit+0xf4>)
 80010ea:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80010ee:	4a25      	ldr	r2, [pc, #148]	@ (8001184 <HAL_FDCAN_MspInit+0xf4>)
 80010f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80010f4:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 80010f8:	4b22      	ldr	r3, [pc, #136]	@ (8001184 <HAL_FDCAN_MspInit+0xf4>)
 80010fa:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80010fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001102:	60fb      	str	r3, [r7, #12]
 8001104:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001106:	4b1f      	ldr	r3, [pc, #124]	@ (8001184 <HAL_FDCAN_MspInit+0xf4>)
 8001108:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800110c:	4a1d      	ldr	r2, [pc, #116]	@ (8001184 <HAL_FDCAN_MspInit+0xf4>)
 800110e:	f043 0308 	orr.w	r3, r3, #8
 8001112:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001116:	4b1b      	ldr	r3, [pc, #108]	@ (8001184 <HAL_FDCAN_MspInit+0xf4>)
 8001118:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800111c:	f003 0308 	and.w	r3, r3, #8
 8001120:	60bb      	str	r3, [r7, #8]
 8001122:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PD0     ------> FDCAN1_RX
    PD1     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = FDCAN1_RX_Pin;
 8001124:	2301      	movs	r3, #1
 8001126:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800112a:	2302      	movs	r3, #2
 800112c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001130:	2300      	movs	r3, #0
 8001132:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001136:	2303      	movs	r3, #3
 8001138:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 800113c:	2309      	movs	r3, #9
 800113e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(FDCAN1_RX_GPIO_Port, &GPIO_InitStruct);
 8001142:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001146:	4619      	mov	r1, r3
 8001148:	480f      	ldr	r0, [pc, #60]	@ (8001188 <HAL_FDCAN_MspInit+0xf8>)
 800114a:	f001 fc91 	bl	8002a70 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = FDCAN1_TX_Pin;
 800114e:	2302      	movs	r3, #2
 8001150:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001154:	2302      	movs	r3, #2
 8001156:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800115a:	2301      	movs	r3, #1
 800115c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001160:	2303      	movs	r3, #3
 8001162:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8001166:	2309      	movs	r3, #9
 8001168:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(FDCAN1_TX_GPIO_Port, &GPIO_InitStruct);
 800116c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001170:	4619      	mov	r1, r3
 8001172:	4805      	ldr	r0, [pc, #20]	@ (8001188 <HAL_FDCAN_MspInit+0xf8>)
 8001174:	f001 fc7c 	bl	8002a70 <HAL_GPIO_Init>

    /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 8001178:	bf00      	nop
 800117a:	37e8      	adds	r7, #232	@ 0xe8
 800117c:	46bd      	mov	sp, r7
 800117e:	bd80      	pop	{r7, pc}
 8001180:	4000a000 	.word	0x4000a000
 8001184:	58024400 	.word	0x58024400
 8001188:	58020c00 	.word	0x58020c00

0800118c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800118c:	b480      	push	{r7}
 800118e:	b085      	sub	sp, #20
 8001190:	af00      	add	r7, sp, #0
 8001192:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM13)
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	4a16      	ldr	r2, [pc, #88]	@ (80011f4 <HAL_TIM_Base_MspInit+0x68>)
 800119a:	4293      	cmp	r3, r2
 800119c:	d10f      	bne.n	80011be <HAL_TIM_Base_MspInit+0x32>
  {
    /* USER CODE BEGIN TIM13_MspInit 0 */

    /* USER CODE END TIM13_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM13_CLK_ENABLE();
 800119e:	4b16      	ldr	r3, [pc, #88]	@ (80011f8 <HAL_TIM_Base_MspInit+0x6c>)
 80011a0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80011a4:	4a14      	ldr	r2, [pc, #80]	@ (80011f8 <HAL_TIM_Base_MspInit+0x6c>)
 80011a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80011aa:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80011ae:	4b12      	ldr	r3, [pc, #72]	@ (80011f8 <HAL_TIM_Base_MspInit+0x6c>)
 80011b0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80011b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80011b8:	60fb      	str	r3, [r7, #12]
 80011ba:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM14_MspInit 1 */

    /* USER CODE END TIM14_MspInit 1 */
  }

}
 80011bc:	e013      	b.n	80011e6 <HAL_TIM_Base_MspInit+0x5a>
  else if(htim_base->Instance==TIM14)
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	4a0e      	ldr	r2, [pc, #56]	@ (80011fc <HAL_TIM_Base_MspInit+0x70>)
 80011c4:	4293      	cmp	r3, r2
 80011c6:	d10e      	bne.n	80011e6 <HAL_TIM_Base_MspInit+0x5a>
    __HAL_RCC_TIM14_CLK_ENABLE();
 80011c8:	4b0b      	ldr	r3, [pc, #44]	@ (80011f8 <HAL_TIM_Base_MspInit+0x6c>)
 80011ca:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80011ce:	4a0a      	ldr	r2, [pc, #40]	@ (80011f8 <HAL_TIM_Base_MspInit+0x6c>)
 80011d0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80011d4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80011d8:	4b07      	ldr	r3, [pc, #28]	@ (80011f8 <HAL_TIM_Base_MspInit+0x6c>)
 80011da:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80011de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80011e2:	60bb      	str	r3, [r7, #8]
 80011e4:	68bb      	ldr	r3, [r7, #8]
}
 80011e6:	bf00      	nop
 80011e8:	3714      	adds	r7, #20
 80011ea:	46bd      	mov	sp, r7
 80011ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f0:	4770      	bx	lr
 80011f2:	bf00      	nop
 80011f4:	40001c00 	.word	0x40001c00
 80011f8:	58024400 	.word	0x58024400
 80011fc:	40002000 	.word	0x40002000

08001200 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b08a      	sub	sp, #40	@ 0x28
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001208:	f107 0314 	add.w	r3, r7, #20
 800120c:	2200      	movs	r2, #0
 800120e:	601a      	str	r2, [r3, #0]
 8001210:	605a      	str	r2, [r3, #4]
 8001212:	609a      	str	r2, [r3, #8]
 8001214:	60da      	str	r2, [r3, #12]
 8001216:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM13)
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	4a26      	ldr	r2, [pc, #152]	@ (80012b8 <HAL_TIM_MspPostInit+0xb8>)
 800121e:	4293      	cmp	r3, r2
 8001220:	d120      	bne.n	8001264 <HAL_TIM_MspPostInit+0x64>
  {
    /* USER CODE BEGIN TIM13_MspPostInit 0 */

    /* USER CODE END TIM13_MspPostInit 0 */
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001222:	4b26      	ldr	r3, [pc, #152]	@ (80012bc <HAL_TIM_MspPostInit+0xbc>)
 8001224:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001228:	4a24      	ldr	r2, [pc, #144]	@ (80012bc <HAL_TIM_MspPostInit+0xbc>)
 800122a:	f043 0320 	orr.w	r3, r3, #32
 800122e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001232:	4b22      	ldr	r3, [pc, #136]	@ (80012bc <HAL_TIM_MspPostInit+0xbc>)
 8001234:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001238:	f003 0320 	and.w	r3, r3, #32
 800123c:	613b      	str	r3, [r7, #16]
 800123e:	693b      	ldr	r3, [r7, #16]
    /**TIM13 GPIO Configuration
    PF8     ------> TIM13_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001240:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001244:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001246:	2302      	movs	r3, #2
 8001248:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800124a:	2300      	movs	r3, #0
 800124c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800124e:	2300      	movs	r3, #0
 8001250:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM13;
 8001252:	2309      	movs	r3, #9
 8001254:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001256:	f107 0314 	add.w	r3, r7, #20
 800125a:	4619      	mov	r1, r3
 800125c:	4818      	ldr	r0, [pc, #96]	@ (80012c0 <HAL_TIM_MspPostInit+0xc0>)
 800125e:	f001 fc07 	bl	8002a70 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM14_MspPostInit 1 */

    /* USER CODE END TIM14_MspPostInit 1 */
  }

}
 8001262:	e024      	b.n	80012ae <HAL_TIM_MspPostInit+0xae>
  else if(htim->Instance==TIM14)
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	4a16      	ldr	r2, [pc, #88]	@ (80012c4 <HAL_TIM_MspPostInit+0xc4>)
 800126a:	4293      	cmp	r3, r2
 800126c:	d11f      	bne.n	80012ae <HAL_TIM_MspPostInit+0xae>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800126e:	4b13      	ldr	r3, [pc, #76]	@ (80012bc <HAL_TIM_MspPostInit+0xbc>)
 8001270:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001274:	4a11      	ldr	r2, [pc, #68]	@ (80012bc <HAL_TIM_MspPostInit+0xbc>)
 8001276:	f043 0320 	orr.w	r3, r3, #32
 800127a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800127e:	4b0f      	ldr	r3, [pc, #60]	@ (80012bc <HAL_TIM_MspPostInit+0xbc>)
 8001280:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001284:	f003 0320 	and.w	r3, r3, #32
 8001288:	60fb      	str	r3, [r7, #12]
 800128a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800128c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001290:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001292:	2302      	movs	r3, #2
 8001294:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001296:	2300      	movs	r3, #0
 8001298:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800129a:	2300      	movs	r3, #0
 800129c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM14;
 800129e:	2309      	movs	r3, #9
 80012a0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80012a2:	f107 0314 	add.w	r3, r7, #20
 80012a6:	4619      	mov	r1, r3
 80012a8:	4805      	ldr	r0, [pc, #20]	@ (80012c0 <HAL_TIM_MspPostInit+0xc0>)
 80012aa:	f001 fbe1 	bl	8002a70 <HAL_GPIO_Init>
}
 80012ae:	bf00      	nop
 80012b0:	3728      	adds	r7, #40	@ 0x28
 80012b2:	46bd      	mov	sp, r7
 80012b4:	bd80      	pop	{r7, pc}
 80012b6:	bf00      	nop
 80012b8:	40001c00 	.word	0x40001c00
 80012bc:	58024400 	.word	0x58024400
 80012c0:	58021400 	.word	0x58021400
 80012c4:	40002000 	.word	0x40002000

080012c8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b0bc      	sub	sp, #240	@ 0xf0
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012d0:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80012d4:	2200      	movs	r2, #0
 80012d6:	601a      	str	r2, [r3, #0]
 80012d8:	605a      	str	r2, [r3, #4]
 80012da:	609a      	str	r2, [r3, #8]
 80012dc:	60da      	str	r2, [r3, #12]
 80012de:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80012e0:	f107 0318 	add.w	r3, r7, #24
 80012e4:	22c0      	movs	r2, #192	@ 0xc0
 80012e6:	2100      	movs	r1, #0
 80012e8:	4618      	mov	r0, r3
 80012ea:	f007 fda9 	bl	8008e40 <memset>
  if(huart->Instance==USART2)
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	4a55      	ldr	r2, [pc, #340]	@ (8001448 <HAL_UART_MspInit+0x180>)
 80012f4:	4293      	cmp	r3, r2
 80012f6:	d14e      	bne.n	8001396 <HAL_UART_MspInit+0xce>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80012f8:	f04f 0202 	mov.w	r2, #2
 80012fc:	f04f 0300 	mov.w	r3, #0
 8001300:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001304:	2300      	movs	r3, #0
 8001306:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800130a:	f107 0318 	add.w	r3, r7, #24
 800130e:	4618      	mov	r0, r3
 8001310:	f002 fde6 	bl	8003ee0 <HAL_RCCEx_PeriphCLKConfig>
 8001314:	4603      	mov	r3, r0
 8001316:	2b00      	cmp	r3, #0
 8001318:	d001      	beq.n	800131e <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 800131a:	f7ff fe99 	bl	8001050 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800131e:	4b4b      	ldr	r3, [pc, #300]	@ (800144c <HAL_UART_MspInit+0x184>)
 8001320:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001324:	4a49      	ldr	r2, [pc, #292]	@ (800144c <HAL_UART_MspInit+0x184>)
 8001326:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800132a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800132e:	4b47      	ldr	r3, [pc, #284]	@ (800144c <HAL_UART_MspInit+0x184>)
 8001330:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001334:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001338:	617b      	str	r3, [r7, #20]
 800133a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800133c:	4b43      	ldr	r3, [pc, #268]	@ (800144c <HAL_UART_MspInit+0x184>)
 800133e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001342:	4a42      	ldr	r2, [pc, #264]	@ (800144c <HAL_UART_MspInit+0x184>)
 8001344:	f043 0301 	orr.w	r3, r3, #1
 8001348:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800134c:	4b3f      	ldr	r3, [pc, #252]	@ (800144c <HAL_UART_MspInit+0x184>)
 800134e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001352:	f003 0301 	and.w	r3, r3, #1
 8001356:	613b      	str	r3, [r7, #16]
 8001358:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800135a:	230c      	movs	r3, #12
 800135c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001360:	2302      	movs	r3, #2
 8001362:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001366:	2300      	movs	r3, #0
 8001368:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800136c:	2300      	movs	r3, #0
 800136e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001372:	2307      	movs	r3, #7
 8001374:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001378:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800137c:	4619      	mov	r1, r3
 800137e:	4834      	ldr	r0, [pc, #208]	@ (8001450 <HAL_UART_MspInit+0x188>)
 8001380:	f001 fb76 	bl	8002a70 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001384:	2200      	movs	r2, #0
 8001386:	2100      	movs	r1, #0
 8001388:	2026      	movs	r0, #38	@ 0x26
 800138a:	f000 fa74 	bl	8001876 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800138e:	2026      	movs	r0, #38	@ 0x26
 8001390:	f000 fa8b 	bl	80018aa <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 8001394:	e053      	b.n	800143e <HAL_UART_MspInit+0x176>
  else if(huart->Instance==USART3)
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	4a2e      	ldr	r2, [pc, #184]	@ (8001454 <HAL_UART_MspInit+0x18c>)
 800139c:	4293      	cmp	r3, r2
 800139e:	d14e      	bne.n	800143e <HAL_UART_MspInit+0x176>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80013a0:	f04f 0202 	mov.w	r2, #2
 80013a4:	f04f 0300 	mov.w	r3, #0
 80013a8:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80013ac:	2300      	movs	r3, #0
 80013ae:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80013b2:	f107 0318 	add.w	r3, r7, #24
 80013b6:	4618      	mov	r0, r3
 80013b8:	f002 fd92 	bl	8003ee0 <HAL_RCCEx_PeriphCLKConfig>
 80013bc:	4603      	mov	r3, r0
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d001      	beq.n	80013c6 <HAL_UART_MspInit+0xfe>
      Error_Handler();
 80013c2:	f7ff fe45 	bl	8001050 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 80013c6:	4b21      	ldr	r3, [pc, #132]	@ (800144c <HAL_UART_MspInit+0x184>)
 80013c8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80013cc:	4a1f      	ldr	r2, [pc, #124]	@ (800144c <HAL_UART_MspInit+0x184>)
 80013ce:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80013d2:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80013d6:	4b1d      	ldr	r3, [pc, #116]	@ (800144c <HAL_UART_MspInit+0x184>)
 80013d8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80013dc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80013e0:	60fb      	str	r3, [r7, #12]
 80013e2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80013e4:	4b19      	ldr	r3, [pc, #100]	@ (800144c <HAL_UART_MspInit+0x184>)
 80013e6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013ea:	4a18      	ldr	r2, [pc, #96]	@ (800144c <HAL_UART_MspInit+0x184>)
 80013ec:	f043 0308 	orr.w	r3, r3, #8
 80013f0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80013f4:	4b15      	ldr	r3, [pc, #84]	@ (800144c <HAL_UART_MspInit+0x184>)
 80013f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013fa:	f003 0308 	and.w	r3, r3, #8
 80013fe:	60bb      	str	r3, [r7, #8]
 8001400:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8001402:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001406:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800140a:	2302      	movs	r3, #2
 800140c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001410:	2300      	movs	r3, #0
 8001412:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001416:	2300      	movs	r3, #0
 8001418:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800141c:	2307      	movs	r3, #7
 800141e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001422:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001426:	4619      	mov	r1, r3
 8001428:	480b      	ldr	r0, [pc, #44]	@ (8001458 <HAL_UART_MspInit+0x190>)
 800142a:	f001 fb21 	bl	8002a70 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800142e:	2200      	movs	r2, #0
 8001430:	2100      	movs	r1, #0
 8001432:	2027      	movs	r0, #39	@ 0x27
 8001434:	f000 fa1f 	bl	8001876 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001438:	2027      	movs	r0, #39	@ 0x27
 800143a:	f000 fa36 	bl	80018aa <HAL_NVIC_EnableIRQ>
}
 800143e:	bf00      	nop
 8001440:	37f0      	adds	r7, #240	@ 0xf0
 8001442:	46bd      	mov	sp, r7
 8001444:	bd80      	pop	{r7, pc}
 8001446:	bf00      	nop
 8001448:	40004400 	.word	0x40004400
 800144c:	58024400 	.word	0x58024400
 8001450:	58020000 	.word	0x58020000
 8001454:	40004800 	.word	0x40004800
 8001458:	58020c00 	.word	0x58020c00

0800145c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800145c:	b480      	push	{r7}
 800145e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001460:	bf00      	nop
 8001462:	e7fd      	b.n	8001460 <NMI_Handler+0x4>

08001464 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001464:	b480      	push	{r7}
 8001466:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001468:	bf00      	nop
 800146a:	e7fd      	b.n	8001468 <HardFault_Handler+0x4>

0800146c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800146c:	b480      	push	{r7}
 800146e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001470:	bf00      	nop
 8001472:	e7fd      	b.n	8001470 <MemManage_Handler+0x4>

08001474 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001474:	b480      	push	{r7}
 8001476:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001478:	bf00      	nop
 800147a:	e7fd      	b.n	8001478 <BusFault_Handler+0x4>

0800147c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800147c:	b480      	push	{r7}
 800147e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001480:	bf00      	nop
 8001482:	e7fd      	b.n	8001480 <UsageFault_Handler+0x4>

08001484 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001484:	b480      	push	{r7}
 8001486:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001488:	bf00      	nop
 800148a:	46bd      	mov	sp, r7
 800148c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001490:	4770      	bx	lr

08001492 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001492:	b480      	push	{r7}
 8001494:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001496:	bf00      	nop
 8001498:	46bd      	mov	sp, r7
 800149a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149e:	4770      	bx	lr

080014a0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80014a0:	b480      	push	{r7}
 80014a2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80014a4:	bf00      	nop
 80014a6:	46bd      	mov	sp, r7
 80014a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ac:	4770      	bx	lr

080014ae <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80014ae:	b580      	push	{r7, lr}
 80014b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80014b2:	f000 f8b5 	bl	8001620 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80014b6:	bf00      	nop
 80014b8:	bd80      	pop	{r7, pc}
	...

080014bc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80014c0:	4802      	ldr	r0, [pc, #8]	@ (80014cc <USART2_IRQHandler+0x10>)
 80014c2:	f005 f959 	bl	8006778 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80014c6:	bf00      	nop
 80014c8:	bd80      	pop	{r7, pc}
 80014ca:	bf00      	nop
 80014cc:	24000a9c 	.word	0x24000a9c

080014d0 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80014d4:	4802      	ldr	r0, [pc, #8]	@ (80014e0 <USART3_IRQHandler+0x10>)
 80014d6:	f005 f94f 	bl	8006778 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80014da:	bf00      	nop
 80014dc:	bd80      	pop	{r7, pc}
 80014de:	bf00      	nop
 80014e0:	24000b30 	.word	0x24000b30

080014e4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80014e4:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8001520 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 80014e8:	f7ff f942 	bl	8000770 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 80014ec:	f7ff f892 	bl	8000614 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80014f0:	480c      	ldr	r0, [pc, #48]	@ (8001524 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80014f2:	490d      	ldr	r1, [pc, #52]	@ (8001528 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80014f4:	4a0d      	ldr	r2, [pc, #52]	@ (800152c <LoopFillZerobss+0x1a>)
  movs r3, #0
 80014f6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80014f8:	e002      	b.n	8001500 <LoopCopyDataInit>

080014fa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80014fa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80014fc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80014fe:	3304      	adds	r3, #4

08001500 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001500:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001502:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001504:	d3f9      	bcc.n	80014fa <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001506:	4a0a      	ldr	r2, [pc, #40]	@ (8001530 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001508:	4c0a      	ldr	r4, [pc, #40]	@ (8001534 <LoopFillZerobss+0x22>)
  movs r3, #0
 800150a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800150c:	e001      	b.n	8001512 <LoopFillZerobss>

0800150e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800150e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001510:	3204      	adds	r2, #4

08001512 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001512:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001514:	d3fb      	bcc.n	800150e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001516:	f007 fc9b 	bl	8008e50 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800151a:	f7ff fa9f 	bl	8000a5c <main>
  bx  lr
 800151e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001520:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001524:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001528:	24000010 	.word	0x24000010
  ldr r2, =_sidata
 800152c:	08008f78 	.word	0x08008f78
  ldr r2, =_sbss
 8001530:	24000010 	.word	0x24000010
  ldr r4, =_ebss
 8001534:	24000bc8 	.word	0x24000bc8

08001538 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001538:	e7fe      	b.n	8001538 <ADC3_IRQHandler>
	...

0800153c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b082      	sub	sp, #8
 8001540:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001542:	2003      	movs	r0, #3
 8001544:	f000 f98c 	bl	8001860 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001548:	f002 faf4 	bl	8003b34 <HAL_RCC_GetSysClockFreq>
 800154c:	4602      	mov	r2, r0
 800154e:	4b15      	ldr	r3, [pc, #84]	@ (80015a4 <HAL_Init+0x68>)
 8001550:	699b      	ldr	r3, [r3, #24]
 8001552:	0a1b      	lsrs	r3, r3, #8
 8001554:	f003 030f 	and.w	r3, r3, #15
 8001558:	4913      	ldr	r1, [pc, #76]	@ (80015a8 <HAL_Init+0x6c>)
 800155a:	5ccb      	ldrb	r3, [r1, r3]
 800155c:	f003 031f 	and.w	r3, r3, #31
 8001560:	fa22 f303 	lsr.w	r3, r2, r3
 8001564:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001566:	4b0f      	ldr	r3, [pc, #60]	@ (80015a4 <HAL_Init+0x68>)
 8001568:	699b      	ldr	r3, [r3, #24]
 800156a:	f003 030f 	and.w	r3, r3, #15
 800156e:	4a0e      	ldr	r2, [pc, #56]	@ (80015a8 <HAL_Init+0x6c>)
 8001570:	5cd3      	ldrb	r3, [r2, r3]
 8001572:	f003 031f 	and.w	r3, r3, #31
 8001576:	687a      	ldr	r2, [r7, #4]
 8001578:	fa22 f303 	lsr.w	r3, r2, r3
 800157c:	4a0b      	ldr	r2, [pc, #44]	@ (80015ac <HAL_Init+0x70>)
 800157e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001580:	4a0b      	ldr	r2, [pc, #44]	@ (80015b0 <HAL_Init+0x74>)
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001586:	200f      	movs	r0, #15
 8001588:	f000 f814 	bl	80015b4 <HAL_InitTick>
 800158c:	4603      	mov	r3, r0
 800158e:	2b00      	cmp	r3, #0
 8001590:	d001      	beq.n	8001596 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001592:	2301      	movs	r3, #1
 8001594:	e002      	b.n	800159c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001596:	f7ff fd61 	bl	800105c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800159a:	2300      	movs	r3, #0
}
 800159c:	4618      	mov	r0, r3
 800159e:	3708      	adds	r7, #8
 80015a0:	46bd      	mov	sp, r7
 80015a2:	bd80      	pop	{r7, pc}
 80015a4:	58024400 	.word	0x58024400
 80015a8:	08008f30 	.word	0x08008f30
 80015ac:	24000004 	.word	0x24000004
 80015b0:	24000000 	.word	0x24000000

080015b4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b082      	sub	sp, #8
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80015bc:	4b15      	ldr	r3, [pc, #84]	@ (8001614 <HAL_InitTick+0x60>)
 80015be:	781b      	ldrb	r3, [r3, #0]
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d101      	bne.n	80015c8 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80015c4:	2301      	movs	r3, #1
 80015c6:	e021      	b.n	800160c <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80015c8:	4b13      	ldr	r3, [pc, #76]	@ (8001618 <HAL_InitTick+0x64>)
 80015ca:	681a      	ldr	r2, [r3, #0]
 80015cc:	4b11      	ldr	r3, [pc, #68]	@ (8001614 <HAL_InitTick+0x60>)
 80015ce:	781b      	ldrb	r3, [r3, #0]
 80015d0:	4619      	mov	r1, r3
 80015d2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80015d6:	fbb3 f3f1 	udiv	r3, r3, r1
 80015da:	fbb2 f3f3 	udiv	r3, r2, r3
 80015de:	4618      	mov	r0, r3
 80015e0:	f000 f971 	bl	80018c6 <HAL_SYSTICK_Config>
 80015e4:	4603      	mov	r3, r0
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d001      	beq.n	80015ee <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80015ea:	2301      	movs	r3, #1
 80015ec:	e00e      	b.n	800160c <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	2b0f      	cmp	r3, #15
 80015f2:	d80a      	bhi.n	800160a <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80015f4:	2200      	movs	r2, #0
 80015f6:	6879      	ldr	r1, [r7, #4]
 80015f8:	f04f 30ff 	mov.w	r0, #4294967295
 80015fc:	f000 f93b 	bl	8001876 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001600:	4a06      	ldr	r2, [pc, #24]	@ (800161c <HAL_InitTick+0x68>)
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001606:	2300      	movs	r3, #0
 8001608:	e000      	b.n	800160c <HAL_InitTick+0x58>
    return HAL_ERROR;
 800160a:	2301      	movs	r3, #1
}
 800160c:	4618      	mov	r0, r3
 800160e:	3708      	adds	r7, #8
 8001610:	46bd      	mov	sp, r7
 8001612:	bd80      	pop	{r7, pc}
 8001614:	2400000c 	.word	0x2400000c
 8001618:	24000000 	.word	0x24000000
 800161c:	24000008 	.word	0x24000008

08001620 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001620:	b480      	push	{r7}
 8001622:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001624:	4b06      	ldr	r3, [pc, #24]	@ (8001640 <HAL_IncTick+0x20>)
 8001626:	781b      	ldrb	r3, [r3, #0]
 8001628:	461a      	mov	r2, r3
 800162a:	4b06      	ldr	r3, [pc, #24]	@ (8001644 <HAL_IncTick+0x24>)
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	4413      	add	r3, r2
 8001630:	4a04      	ldr	r2, [pc, #16]	@ (8001644 <HAL_IncTick+0x24>)
 8001632:	6013      	str	r3, [r2, #0]
}
 8001634:	bf00      	nop
 8001636:	46bd      	mov	sp, r7
 8001638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163c:	4770      	bx	lr
 800163e:	bf00      	nop
 8001640:	2400000c 	.word	0x2400000c
 8001644:	24000bc4 	.word	0x24000bc4

08001648 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001648:	b480      	push	{r7}
 800164a:	af00      	add	r7, sp, #0
  return uwTick;
 800164c:	4b03      	ldr	r3, [pc, #12]	@ (800165c <HAL_GetTick+0x14>)
 800164e:	681b      	ldr	r3, [r3, #0]
}
 8001650:	4618      	mov	r0, r3
 8001652:	46bd      	mov	sp, r7
 8001654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001658:	4770      	bx	lr
 800165a:	bf00      	nop
 800165c:	24000bc4 	.word	0x24000bc4

08001660 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	b084      	sub	sp, #16
 8001664:	af00      	add	r7, sp, #0
 8001666:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001668:	f7ff ffee 	bl	8001648 <HAL_GetTick>
 800166c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001672:	68fb      	ldr	r3, [r7, #12]
 8001674:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001678:	d005      	beq.n	8001686 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800167a:	4b0a      	ldr	r3, [pc, #40]	@ (80016a4 <HAL_Delay+0x44>)
 800167c:	781b      	ldrb	r3, [r3, #0]
 800167e:	461a      	mov	r2, r3
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	4413      	add	r3, r2
 8001684:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001686:	bf00      	nop
 8001688:	f7ff ffde 	bl	8001648 <HAL_GetTick>
 800168c:	4602      	mov	r2, r0
 800168e:	68bb      	ldr	r3, [r7, #8]
 8001690:	1ad3      	subs	r3, r2, r3
 8001692:	68fa      	ldr	r2, [r7, #12]
 8001694:	429a      	cmp	r2, r3
 8001696:	d8f7      	bhi.n	8001688 <HAL_Delay+0x28>
  {
  }
}
 8001698:	bf00      	nop
 800169a:	bf00      	nop
 800169c:	3710      	adds	r7, #16
 800169e:	46bd      	mov	sp, r7
 80016a0:	bd80      	pop	{r7, pc}
 80016a2:	bf00      	nop
 80016a4:	2400000c 	.word	0x2400000c

080016a8 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80016a8:	b480      	push	{r7}
 80016aa:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 80016ac:	4b03      	ldr	r3, [pc, #12]	@ (80016bc <HAL_GetREVID+0x14>)
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	0c1b      	lsrs	r3, r3, #16
}
 80016b2:	4618      	mov	r0, r3
 80016b4:	46bd      	mov	sp, r7
 80016b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ba:	4770      	bx	lr
 80016bc:	5c001000 	.word	0x5c001000

080016c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016c0:	b480      	push	{r7}
 80016c2:	b085      	sub	sp, #20
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	f003 0307 	and.w	r3, r3, #7
 80016ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80016d0:	4b0b      	ldr	r3, [pc, #44]	@ (8001700 <__NVIC_SetPriorityGrouping+0x40>)
 80016d2:	68db      	ldr	r3, [r3, #12]
 80016d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80016d6:	68ba      	ldr	r2, [r7, #8]
 80016d8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80016dc:	4013      	ands	r3, r2
 80016de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80016e4:	68bb      	ldr	r3, [r7, #8]
 80016e6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80016e8:	4b06      	ldr	r3, [pc, #24]	@ (8001704 <__NVIC_SetPriorityGrouping+0x44>)
 80016ea:	4313      	orrs	r3, r2
 80016ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80016ee:	4a04      	ldr	r2, [pc, #16]	@ (8001700 <__NVIC_SetPriorityGrouping+0x40>)
 80016f0:	68bb      	ldr	r3, [r7, #8]
 80016f2:	60d3      	str	r3, [r2, #12]
}
 80016f4:	bf00      	nop
 80016f6:	3714      	adds	r7, #20
 80016f8:	46bd      	mov	sp, r7
 80016fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fe:	4770      	bx	lr
 8001700:	e000ed00 	.word	0xe000ed00
 8001704:	05fa0000 	.word	0x05fa0000

08001708 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001708:	b480      	push	{r7}
 800170a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800170c:	4b04      	ldr	r3, [pc, #16]	@ (8001720 <__NVIC_GetPriorityGrouping+0x18>)
 800170e:	68db      	ldr	r3, [r3, #12]
 8001710:	0a1b      	lsrs	r3, r3, #8
 8001712:	f003 0307 	and.w	r3, r3, #7
}
 8001716:	4618      	mov	r0, r3
 8001718:	46bd      	mov	sp, r7
 800171a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171e:	4770      	bx	lr
 8001720:	e000ed00 	.word	0xe000ed00

08001724 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001724:	b480      	push	{r7}
 8001726:	b083      	sub	sp, #12
 8001728:	af00      	add	r7, sp, #0
 800172a:	4603      	mov	r3, r0
 800172c:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800172e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001732:	2b00      	cmp	r3, #0
 8001734:	db0b      	blt.n	800174e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001736:	88fb      	ldrh	r3, [r7, #6]
 8001738:	f003 021f 	and.w	r2, r3, #31
 800173c:	4907      	ldr	r1, [pc, #28]	@ (800175c <__NVIC_EnableIRQ+0x38>)
 800173e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001742:	095b      	lsrs	r3, r3, #5
 8001744:	2001      	movs	r0, #1
 8001746:	fa00 f202 	lsl.w	r2, r0, r2
 800174a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800174e:	bf00      	nop
 8001750:	370c      	adds	r7, #12
 8001752:	46bd      	mov	sp, r7
 8001754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001758:	4770      	bx	lr
 800175a:	bf00      	nop
 800175c:	e000e100 	.word	0xe000e100

08001760 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001760:	b480      	push	{r7}
 8001762:	b083      	sub	sp, #12
 8001764:	af00      	add	r7, sp, #0
 8001766:	4603      	mov	r3, r0
 8001768:	6039      	str	r1, [r7, #0]
 800176a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800176c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001770:	2b00      	cmp	r3, #0
 8001772:	db0a      	blt.n	800178a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001774:	683b      	ldr	r3, [r7, #0]
 8001776:	b2da      	uxtb	r2, r3
 8001778:	490c      	ldr	r1, [pc, #48]	@ (80017ac <__NVIC_SetPriority+0x4c>)
 800177a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800177e:	0112      	lsls	r2, r2, #4
 8001780:	b2d2      	uxtb	r2, r2
 8001782:	440b      	add	r3, r1
 8001784:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001788:	e00a      	b.n	80017a0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800178a:	683b      	ldr	r3, [r7, #0]
 800178c:	b2da      	uxtb	r2, r3
 800178e:	4908      	ldr	r1, [pc, #32]	@ (80017b0 <__NVIC_SetPriority+0x50>)
 8001790:	88fb      	ldrh	r3, [r7, #6]
 8001792:	f003 030f 	and.w	r3, r3, #15
 8001796:	3b04      	subs	r3, #4
 8001798:	0112      	lsls	r2, r2, #4
 800179a:	b2d2      	uxtb	r2, r2
 800179c:	440b      	add	r3, r1
 800179e:	761a      	strb	r2, [r3, #24]
}
 80017a0:	bf00      	nop
 80017a2:	370c      	adds	r7, #12
 80017a4:	46bd      	mov	sp, r7
 80017a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017aa:	4770      	bx	lr
 80017ac:	e000e100 	.word	0xe000e100
 80017b0:	e000ed00 	.word	0xe000ed00

080017b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80017b4:	b480      	push	{r7}
 80017b6:	b089      	sub	sp, #36	@ 0x24
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	60f8      	str	r0, [r7, #12]
 80017bc:	60b9      	str	r1, [r7, #8]
 80017be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	f003 0307 	and.w	r3, r3, #7
 80017c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80017c8:	69fb      	ldr	r3, [r7, #28]
 80017ca:	f1c3 0307 	rsb	r3, r3, #7
 80017ce:	2b04      	cmp	r3, #4
 80017d0:	bf28      	it	cs
 80017d2:	2304      	movcs	r3, #4
 80017d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80017d6:	69fb      	ldr	r3, [r7, #28]
 80017d8:	3304      	adds	r3, #4
 80017da:	2b06      	cmp	r3, #6
 80017dc:	d902      	bls.n	80017e4 <NVIC_EncodePriority+0x30>
 80017de:	69fb      	ldr	r3, [r7, #28]
 80017e0:	3b03      	subs	r3, #3
 80017e2:	e000      	b.n	80017e6 <NVIC_EncodePriority+0x32>
 80017e4:	2300      	movs	r3, #0
 80017e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017e8:	f04f 32ff 	mov.w	r2, #4294967295
 80017ec:	69bb      	ldr	r3, [r7, #24]
 80017ee:	fa02 f303 	lsl.w	r3, r2, r3
 80017f2:	43da      	mvns	r2, r3
 80017f4:	68bb      	ldr	r3, [r7, #8]
 80017f6:	401a      	ands	r2, r3
 80017f8:	697b      	ldr	r3, [r7, #20]
 80017fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80017fc:	f04f 31ff 	mov.w	r1, #4294967295
 8001800:	697b      	ldr	r3, [r7, #20]
 8001802:	fa01 f303 	lsl.w	r3, r1, r3
 8001806:	43d9      	mvns	r1, r3
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800180c:	4313      	orrs	r3, r2
         );
}
 800180e:	4618      	mov	r0, r3
 8001810:	3724      	adds	r7, #36	@ 0x24
 8001812:	46bd      	mov	sp, r7
 8001814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001818:	4770      	bx	lr
	...

0800181c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	b082      	sub	sp, #8
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	3b01      	subs	r3, #1
 8001828:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800182c:	d301      	bcc.n	8001832 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800182e:	2301      	movs	r3, #1
 8001830:	e00f      	b.n	8001852 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001832:	4a0a      	ldr	r2, [pc, #40]	@ (800185c <SysTick_Config+0x40>)
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	3b01      	subs	r3, #1
 8001838:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800183a:	210f      	movs	r1, #15
 800183c:	f04f 30ff 	mov.w	r0, #4294967295
 8001840:	f7ff ff8e 	bl	8001760 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001844:	4b05      	ldr	r3, [pc, #20]	@ (800185c <SysTick_Config+0x40>)
 8001846:	2200      	movs	r2, #0
 8001848:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800184a:	4b04      	ldr	r3, [pc, #16]	@ (800185c <SysTick_Config+0x40>)
 800184c:	2207      	movs	r2, #7
 800184e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001850:	2300      	movs	r3, #0
}
 8001852:	4618      	mov	r0, r3
 8001854:	3708      	adds	r7, #8
 8001856:	46bd      	mov	sp, r7
 8001858:	bd80      	pop	{r7, pc}
 800185a:	bf00      	nop
 800185c:	e000e010 	.word	0xe000e010

08001860 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	b082      	sub	sp, #8
 8001864:	af00      	add	r7, sp, #0
 8001866:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001868:	6878      	ldr	r0, [r7, #4]
 800186a:	f7ff ff29 	bl	80016c0 <__NVIC_SetPriorityGrouping>
}
 800186e:	bf00      	nop
 8001870:	3708      	adds	r7, #8
 8001872:	46bd      	mov	sp, r7
 8001874:	bd80      	pop	{r7, pc}

08001876 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001876:	b580      	push	{r7, lr}
 8001878:	b086      	sub	sp, #24
 800187a:	af00      	add	r7, sp, #0
 800187c:	4603      	mov	r3, r0
 800187e:	60b9      	str	r1, [r7, #8]
 8001880:	607a      	str	r2, [r7, #4]
 8001882:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001884:	f7ff ff40 	bl	8001708 <__NVIC_GetPriorityGrouping>
 8001888:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800188a:	687a      	ldr	r2, [r7, #4]
 800188c:	68b9      	ldr	r1, [r7, #8]
 800188e:	6978      	ldr	r0, [r7, #20]
 8001890:	f7ff ff90 	bl	80017b4 <NVIC_EncodePriority>
 8001894:	4602      	mov	r2, r0
 8001896:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800189a:	4611      	mov	r1, r2
 800189c:	4618      	mov	r0, r3
 800189e:	f7ff ff5f 	bl	8001760 <__NVIC_SetPriority>
}
 80018a2:	bf00      	nop
 80018a4:	3718      	adds	r7, #24
 80018a6:	46bd      	mov	sp, r7
 80018a8:	bd80      	pop	{r7, pc}

080018aa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018aa:	b580      	push	{r7, lr}
 80018ac:	b082      	sub	sp, #8
 80018ae:	af00      	add	r7, sp, #0
 80018b0:	4603      	mov	r3, r0
 80018b2:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80018b4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80018b8:	4618      	mov	r0, r3
 80018ba:	f7ff ff33 	bl	8001724 <__NVIC_EnableIRQ>
}
 80018be:	bf00      	nop
 80018c0:	3708      	adds	r7, #8
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bd80      	pop	{r7, pc}

080018c6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80018c6:	b580      	push	{r7, lr}
 80018c8:	b082      	sub	sp, #8
 80018ca:	af00      	add	r7, sp, #0
 80018cc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80018ce:	6878      	ldr	r0, [r7, #4]
 80018d0:	f7ff ffa4 	bl	800181c <SysTick_Config>
 80018d4:	4603      	mov	r3, r0
}
 80018d6:	4618      	mov	r0, r3
 80018d8:	3708      	adds	r7, #8
 80018da:	46bd      	mov	sp, r7
 80018dc:	bd80      	pop	{r7, pc}
	...

080018e0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b086      	sub	sp, #24
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 80018e8:	f7ff feae 	bl	8001648 <HAL_GetTick>
 80018ec:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d101      	bne.n	80018f8 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 80018f4:	2301      	movs	r3, #1
 80018f6:	e2dc      	b.n	8001eb2 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80018fe:	b2db      	uxtb	r3, r3
 8001900:	2b02      	cmp	r3, #2
 8001902:	d008      	beq.n	8001916 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	2280      	movs	r2, #128	@ 0x80
 8001908:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	2200      	movs	r2, #0
 800190e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 8001912:	2301      	movs	r3, #1
 8001914:	e2cd      	b.n	8001eb2 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	4a76      	ldr	r2, [pc, #472]	@ (8001af4 <HAL_DMA_Abort+0x214>)
 800191c:	4293      	cmp	r3, r2
 800191e:	d04a      	beq.n	80019b6 <HAL_DMA_Abort+0xd6>
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	4a74      	ldr	r2, [pc, #464]	@ (8001af8 <HAL_DMA_Abort+0x218>)
 8001926:	4293      	cmp	r3, r2
 8001928:	d045      	beq.n	80019b6 <HAL_DMA_Abort+0xd6>
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	4a73      	ldr	r2, [pc, #460]	@ (8001afc <HAL_DMA_Abort+0x21c>)
 8001930:	4293      	cmp	r3, r2
 8001932:	d040      	beq.n	80019b6 <HAL_DMA_Abort+0xd6>
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	4a71      	ldr	r2, [pc, #452]	@ (8001b00 <HAL_DMA_Abort+0x220>)
 800193a:	4293      	cmp	r3, r2
 800193c:	d03b      	beq.n	80019b6 <HAL_DMA_Abort+0xd6>
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	4a70      	ldr	r2, [pc, #448]	@ (8001b04 <HAL_DMA_Abort+0x224>)
 8001944:	4293      	cmp	r3, r2
 8001946:	d036      	beq.n	80019b6 <HAL_DMA_Abort+0xd6>
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	4a6e      	ldr	r2, [pc, #440]	@ (8001b08 <HAL_DMA_Abort+0x228>)
 800194e:	4293      	cmp	r3, r2
 8001950:	d031      	beq.n	80019b6 <HAL_DMA_Abort+0xd6>
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	4a6d      	ldr	r2, [pc, #436]	@ (8001b0c <HAL_DMA_Abort+0x22c>)
 8001958:	4293      	cmp	r3, r2
 800195a:	d02c      	beq.n	80019b6 <HAL_DMA_Abort+0xd6>
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	4a6b      	ldr	r2, [pc, #428]	@ (8001b10 <HAL_DMA_Abort+0x230>)
 8001962:	4293      	cmp	r3, r2
 8001964:	d027      	beq.n	80019b6 <HAL_DMA_Abort+0xd6>
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	4a6a      	ldr	r2, [pc, #424]	@ (8001b14 <HAL_DMA_Abort+0x234>)
 800196c:	4293      	cmp	r3, r2
 800196e:	d022      	beq.n	80019b6 <HAL_DMA_Abort+0xd6>
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	4a68      	ldr	r2, [pc, #416]	@ (8001b18 <HAL_DMA_Abort+0x238>)
 8001976:	4293      	cmp	r3, r2
 8001978:	d01d      	beq.n	80019b6 <HAL_DMA_Abort+0xd6>
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	4a67      	ldr	r2, [pc, #412]	@ (8001b1c <HAL_DMA_Abort+0x23c>)
 8001980:	4293      	cmp	r3, r2
 8001982:	d018      	beq.n	80019b6 <HAL_DMA_Abort+0xd6>
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	4a65      	ldr	r2, [pc, #404]	@ (8001b20 <HAL_DMA_Abort+0x240>)
 800198a:	4293      	cmp	r3, r2
 800198c:	d013      	beq.n	80019b6 <HAL_DMA_Abort+0xd6>
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	4a64      	ldr	r2, [pc, #400]	@ (8001b24 <HAL_DMA_Abort+0x244>)
 8001994:	4293      	cmp	r3, r2
 8001996:	d00e      	beq.n	80019b6 <HAL_DMA_Abort+0xd6>
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	4a62      	ldr	r2, [pc, #392]	@ (8001b28 <HAL_DMA_Abort+0x248>)
 800199e:	4293      	cmp	r3, r2
 80019a0:	d009      	beq.n	80019b6 <HAL_DMA_Abort+0xd6>
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	4a61      	ldr	r2, [pc, #388]	@ (8001b2c <HAL_DMA_Abort+0x24c>)
 80019a8:	4293      	cmp	r3, r2
 80019aa:	d004      	beq.n	80019b6 <HAL_DMA_Abort+0xd6>
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	4a5f      	ldr	r2, [pc, #380]	@ (8001b30 <HAL_DMA_Abort+0x250>)
 80019b2:	4293      	cmp	r3, r2
 80019b4:	d101      	bne.n	80019ba <HAL_DMA_Abort+0xda>
 80019b6:	2301      	movs	r3, #1
 80019b8:	e000      	b.n	80019bc <HAL_DMA_Abort+0xdc>
 80019ba:	2300      	movs	r3, #0
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d013      	beq.n	80019e8 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	681a      	ldr	r2, [r3, #0]
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	f022 021e 	bic.w	r2, r2, #30
 80019ce:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	695a      	ldr	r2, [r3, #20]
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80019de:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	617b      	str	r3, [r7, #20]
 80019e6:	e00a      	b.n	80019fe <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	681a      	ldr	r2, [r3, #0]
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	f022 020e 	bic.w	r2, r2, #14
 80019f6:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	4a3c      	ldr	r2, [pc, #240]	@ (8001af4 <HAL_DMA_Abort+0x214>)
 8001a04:	4293      	cmp	r3, r2
 8001a06:	d072      	beq.n	8001aee <HAL_DMA_Abort+0x20e>
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	4a3a      	ldr	r2, [pc, #232]	@ (8001af8 <HAL_DMA_Abort+0x218>)
 8001a0e:	4293      	cmp	r3, r2
 8001a10:	d06d      	beq.n	8001aee <HAL_DMA_Abort+0x20e>
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	4a39      	ldr	r2, [pc, #228]	@ (8001afc <HAL_DMA_Abort+0x21c>)
 8001a18:	4293      	cmp	r3, r2
 8001a1a:	d068      	beq.n	8001aee <HAL_DMA_Abort+0x20e>
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	4a37      	ldr	r2, [pc, #220]	@ (8001b00 <HAL_DMA_Abort+0x220>)
 8001a22:	4293      	cmp	r3, r2
 8001a24:	d063      	beq.n	8001aee <HAL_DMA_Abort+0x20e>
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	4a36      	ldr	r2, [pc, #216]	@ (8001b04 <HAL_DMA_Abort+0x224>)
 8001a2c:	4293      	cmp	r3, r2
 8001a2e:	d05e      	beq.n	8001aee <HAL_DMA_Abort+0x20e>
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	4a34      	ldr	r2, [pc, #208]	@ (8001b08 <HAL_DMA_Abort+0x228>)
 8001a36:	4293      	cmp	r3, r2
 8001a38:	d059      	beq.n	8001aee <HAL_DMA_Abort+0x20e>
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	4a33      	ldr	r2, [pc, #204]	@ (8001b0c <HAL_DMA_Abort+0x22c>)
 8001a40:	4293      	cmp	r3, r2
 8001a42:	d054      	beq.n	8001aee <HAL_DMA_Abort+0x20e>
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	4a31      	ldr	r2, [pc, #196]	@ (8001b10 <HAL_DMA_Abort+0x230>)
 8001a4a:	4293      	cmp	r3, r2
 8001a4c:	d04f      	beq.n	8001aee <HAL_DMA_Abort+0x20e>
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	4a30      	ldr	r2, [pc, #192]	@ (8001b14 <HAL_DMA_Abort+0x234>)
 8001a54:	4293      	cmp	r3, r2
 8001a56:	d04a      	beq.n	8001aee <HAL_DMA_Abort+0x20e>
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	4a2e      	ldr	r2, [pc, #184]	@ (8001b18 <HAL_DMA_Abort+0x238>)
 8001a5e:	4293      	cmp	r3, r2
 8001a60:	d045      	beq.n	8001aee <HAL_DMA_Abort+0x20e>
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	4a2d      	ldr	r2, [pc, #180]	@ (8001b1c <HAL_DMA_Abort+0x23c>)
 8001a68:	4293      	cmp	r3, r2
 8001a6a:	d040      	beq.n	8001aee <HAL_DMA_Abort+0x20e>
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	4a2b      	ldr	r2, [pc, #172]	@ (8001b20 <HAL_DMA_Abort+0x240>)
 8001a72:	4293      	cmp	r3, r2
 8001a74:	d03b      	beq.n	8001aee <HAL_DMA_Abort+0x20e>
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	4a2a      	ldr	r2, [pc, #168]	@ (8001b24 <HAL_DMA_Abort+0x244>)
 8001a7c:	4293      	cmp	r3, r2
 8001a7e:	d036      	beq.n	8001aee <HAL_DMA_Abort+0x20e>
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	4a28      	ldr	r2, [pc, #160]	@ (8001b28 <HAL_DMA_Abort+0x248>)
 8001a86:	4293      	cmp	r3, r2
 8001a88:	d031      	beq.n	8001aee <HAL_DMA_Abort+0x20e>
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	4a27      	ldr	r2, [pc, #156]	@ (8001b2c <HAL_DMA_Abort+0x24c>)
 8001a90:	4293      	cmp	r3, r2
 8001a92:	d02c      	beq.n	8001aee <HAL_DMA_Abort+0x20e>
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	4a25      	ldr	r2, [pc, #148]	@ (8001b30 <HAL_DMA_Abort+0x250>)
 8001a9a:	4293      	cmp	r3, r2
 8001a9c:	d027      	beq.n	8001aee <HAL_DMA_Abort+0x20e>
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	4a24      	ldr	r2, [pc, #144]	@ (8001b34 <HAL_DMA_Abort+0x254>)
 8001aa4:	4293      	cmp	r3, r2
 8001aa6:	d022      	beq.n	8001aee <HAL_DMA_Abort+0x20e>
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	4a22      	ldr	r2, [pc, #136]	@ (8001b38 <HAL_DMA_Abort+0x258>)
 8001aae:	4293      	cmp	r3, r2
 8001ab0:	d01d      	beq.n	8001aee <HAL_DMA_Abort+0x20e>
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	4a21      	ldr	r2, [pc, #132]	@ (8001b3c <HAL_DMA_Abort+0x25c>)
 8001ab8:	4293      	cmp	r3, r2
 8001aba:	d018      	beq.n	8001aee <HAL_DMA_Abort+0x20e>
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	4a1f      	ldr	r2, [pc, #124]	@ (8001b40 <HAL_DMA_Abort+0x260>)
 8001ac2:	4293      	cmp	r3, r2
 8001ac4:	d013      	beq.n	8001aee <HAL_DMA_Abort+0x20e>
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	4a1e      	ldr	r2, [pc, #120]	@ (8001b44 <HAL_DMA_Abort+0x264>)
 8001acc:	4293      	cmp	r3, r2
 8001ace:	d00e      	beq.n	8001aee <HAL_DMA_Abort+0x20e>
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	4a1c      	ldr	r2, [pc, #112]	@ (8001b48 <HAL_DMA_Abort+0x268>)
 8001ad6:	4293      	cmp	r3, r2
 8001ad8:	d009      	beq.n	8001aee <HAL_DMA_Abort+0x20e>
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	4a1b      	ldr	r2, [pc, #108]	@ (8001b4c <HAL_DMA_Abort+0x26c>)
 8001ae0:	4293      	cmp	r3, r2
 8001ae2:	d004      	beq.n	8001aee <HAL_DMA_Abort+0x20e>
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	4a19      	ldr	r2, [pc, #100]	@ (8001b50 <HAL_DMA_Abort+0x270>)
 8001aea:	4293      	cmp	r3, r2
 8001aec:	d132      	bne.n	8001b54 <HAL_DMA_Abort+0x274>
 8001aee:	2301      	movs	r3, #1
 8001af0:	e031      	b.n	8001b56 <HAL_DMA_Abort+0x276>
 8001af2:	bf00      	nop
 8001af4:	40020010 	.word	0x40020010
 8001af8:	40020028 	.word	0x40020028
 8001afc:	40020040 	.word	0x40020040
 8001b00:	40020058 	.word	0x40020058
 8001b04:	40020070 	.word	0x40020070
 8001b08:	40020088 	.word	0x40020088
 8001b0c:	400200a0 	.word	0x400200a0
 8001b10:	400200b8 	.word	0x400200b8
 8001b14:	40020410 	.word	0x40020410
 8001b18:	40020428 	.word	0x40020428
 8001b1c:	40020440 	.word	0x40020440
 8001b20:	40020458 	.word	0x40020458
 8001b24:	40020470 	.word	0x40020470
 8001b28:	40020488 	.word	0x40020488
 8001b2c:	400204a0 	.word	0x400204a0
 8001b30:	400204b8 	.word	0x400204b8
 8001b34:	58025408 	.word	0x58025408
 8001b38:	5802541c 	.word	0x5802541c
 8001b3c:	58025430 	.word	0x58025430
 8001b40:	58025444 	.word	0x58025444
 8001b44:	58025458 	.word	0x58025458
 8001b48:	5802546c 	.word	0x5802546c
 8001b4c:	58025480 	.word	0x58025480
 8001b50:	58025494 	.word	0x58025494
 8001b54:	2300      	movs	r3, #0
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d007      	beq.n	8001b6a <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b5e:	681a      	ldr	r2, [r3, #0]
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b64:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001b68:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	4a6d      	ldr	r2, [pc, #436]	@ (8001d24 <HAL_DMA_Abort+0x444>)
 8001b70:	4293      	cmp	r3, r2
 8001b72:	d04a      	beq.n	8001c0a <HAL_DMA_Abort+0x32a>
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	4a6b      	ldr	r2, [pc, #428]	@ (8001d28 <HAL_DMA_Abort+0x448>)
 8001b7a:	4293      	cmp	r3, r2
 8001b7c:	d045      	beq.n	8001c0a <HAL_DMA_Abort+0x32a>
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	4a6a      	ldr	r2, [pc, #424]	@ (8001d2c <HAL_DMA_Abort+0x44c>)
 8001b84:	4293      	cmp	r3, r2
 8001b86:	d040      	beq.n	8001c0a <HAL_DMA_Abort+0x32a>
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	4a68      	ldr	r2, [pc, #416]	@ (8001d30 <HAL_DMA_Abort+0x450>)
 8001b8e:	4293      	cmp	r3, r2
 8001b90:	d03b      	beq.n	8001c0a <HAL_DMA_Abort+0x32a>
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	4a67      	ldr	r2, [pc, #412]	@ (8001d34 <HAL_DMA_Abort+0x454>)
 8001b98:	4293      	cmp	r3, r2
 8001b9a:	d036      	beq.n	8001c0a <HAL_DMA_Abort+0x32a>
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	4a65      	ldr	r2, [pc, #404]	@ (8001d38 <HAL_DMA_Abort+0x458>)
 8001ba2:	4293      	cmp	r3, r2
 8001ba4:	d031      	beq.n	8001c0a <HAL_DMA_Abort+0x32a>
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	4a64      	ldr	r2, [pc, #400]	@ (8001d3c <HAL_DMA_Abort+0x45c>)
 8001bac:	4293      	cmp	r3, r2
 8001bae:	d02c      	beq.n	8001c0a <HAL_DMA_Abort+0x32a>
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	4a62      	ldr	r2, [pc, #392]	@ (8001d40 <HAL_DMA_Abort+0x460>)
 8001bb6:	4293      	cmp	r3, r2
 8001bb8:	d027      	beq.n	8001c0a <HAL_DMA_Abort+0x32a>
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	4a61      	ldr	r2, [pc, #388]	@ (8001d44 <HAL_DMA_Abort+0x464>)
 8001bc0:	4293      	cmp	r3, r2
 8001bc2:	d022      	beq.n	8001c0a <HAL_DMA_Abort+0x32a>
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	4a5f      	ldr	r2, [pc, #380]	@ (8001d48 <HAL_DMA_Abort+0x468>)
 8001bca:	4293      	cmp	r3, r2
 8001bcc:	d01d      	beq.n	8001c0a <HAL_DMA_Abort+0x32a>
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	4a5e      	ldr	r2, [pc, #376]	@ (8001d4c <HAL_DMA_Abort+0x46c>)
 8001bd4:	4293      	cmp	r3, r2
 8001bd6:	d018      	beq.n	8001c0a <HAL_DMA_Abort+0x32a>
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	4a5c      	ldr	r2, [pc, #368]	@ (8001d50 <HAL_DMA_Abort+0x470>)
 8001bde:	4293      	cmp	r3, r2
 8001be0:	d013      	beq.n	8001c0a <HAL_DMA_Abort+0x32a>
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	4a5b      	ldr	r2, [pc, #364]	@ (8001d54 <HAL_DMA_Abort+0x474>)
 8001be8:	4293      	cmp	r3, r2
 8001bea:	d00e      	beq.n	8001c0a <HAL_DMA_Abort+0x32a>
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	4a59      	ldr	r2, [pc, #356]	@ (8001d58 <HAL_DMA_Abort+0x478>)
 8001bf2:	4293      	cmp	r3, r2
 8001bf4:	d009      	beq.n	8001c0a <HAL_DMA_Abort+0x32a>
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	4a58      	ldr	r2, [pc, #352]	@ (8001d5c <HAL_DMA_Abort+0x47c>)
 8001bfc:	4293      	cmp	r3, r2
 8001bfe:	d004      	beq.n	8001c0a <HAL_DMA_Abort+0x32a>
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	4a56      	ldr	r2, [pc, #344]	@ (8001d60 <HAL_DMA_Abort+0x480>)
 8001c06:	4293      	cmp	r3, r2
 8001c08:	d108      	bne.n	8001c1c <HAL_DMA_Abort+0x33c>
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	681a      	ldr	r2, [r3, #0]
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	f022 0201 	bic.w	r2, r2, #1
 8001c18:	601a      	str	r2, [r3, #0]
 8001c1a:	e007      	b.n	8001c2c <HAL_DMA_Abort+0x34c>
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	681a      	ldr	r2, [r3, #0]
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	f022 0201 	bic.w	r2, r2, #1
 8001c2a:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8001c2c:	e013      	b.n	8001c56 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001c2e:	f7ff fd0b 	bl	8001648 <HAL_GetTick>
 8001c32:	4602      	mov	r2, r0
 8001c34:	693b      	ldr	r3, [r7, #16]
 8001c36:	1ad3      	subs	r3, r2, r3
 8001c38:	2b05      	cmp	r3, #5
 8001c3a:	d90c      	bls.n	8001c56 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	2220      	movs	r2, #32
 8001c40:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	2203      	movs	r2, #3
 8001c46:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8001c52:	2301      	movs	r3, #1
 8001c54:	e12d      	b.n	8001eb2 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8001c56:	697b      	ldr	r3, [r7, #20]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	f003 0301 	and.w	r3, r3, #1
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d1e5      	bne.n	8001c2e <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	4a2f      	ldr	r2, [pc, #188]	@ (8001d24 <HAL_DMA_Abort+0x444>)
 8001c68:	4293      	cmp	r3, r2
 8001c6a:	d04a      	beq.n	8001d02 <HAL_DMA_Abort+0x422>
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	4a2d      	ldr	r2, [pc, #180]	@ (8001d28 <HAL_DMA_Abort+0x448>)
 8001c72:	4293      	cmp	r3, r2
 8001c74:	d045      	beq.n	8001d02 <HAL_DMA_Abort+0x422>
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	4a2c      	ldr	r2, [pc, #176]	@ (8001d2c <HAL_DMA_Abort+0x44c>)
 8001c7c:	4293      	cmp	r3, r2
 8001c7e:	d040      	beq.n	8001d02 <HAL_DMA_Abort+0x422>
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	4a2a      	ldr	r2, [pc, #168]	@ (8001d30 <HAL_DMA_Abort+0x450>)
 8001c86:	4293      	cmp	r3, r2
 8001c88:	d03b      	beq.n	8001d02 <HAL_DMA_Abort+0x422>
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	4a29      	ldr	r2, [pc, #164]	@ (8001d34 <HAL_DMA_Abort+0x454>)
 8001c90:	4293      	cmp	r3, r2
 8001c92:	d036      	beq.n	8001d02 <HAL_DMA_Abort+0x422>
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	4a27      	ldr	r2, [pc, #156]	@ (8001d38 <HAL_DMA_Abort+0x458>)
 8001c9a:	4293      	cmp	r3, r2
 8001c9c:	d031      	beq.n	8001d02 <HAL_DMA_Abort+0x422>
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	4a26      	ldr	r2, [pc, #152]	@ (8001d3c <HAL_DMA_Abort+0x45c>)
 8001ca4:	4293      	cmp	r3, r2
 8001ca6:	d02c      	beq.n	8001d02 <HAL_DMA_Abort+0x422>
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	4a24      	ldr	r2, [pc, #144]	@ (8001d40 <HAL_DMA_Abort+0x460>)
 8001cae:	4293      	cmp	r3, r2
 8001cb0:	d027      	beq.n	8001d02 <HAL_DMA_Abort+0x422>
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	4a23      	ldr	r2, [pc, #140]	@ (8001d44 <HAL_DMA_Abort+0x464>)
 8001cb8:	4293      	cmp	r3, r2
 8001cba:	d022      	beq.n	8001d02 <HAL_DMA_Abort+0x422>
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	4a21      	ldr	r2, [pc, #132]	@ (8001d48 <HAL_DMA_Abort+0x468>)
 8001cc2:	4293      	cmp	r3, r2
 8001cc4:	d01d      	beq.n	8001d02 <HAL_DMA_Abort+0x422>
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	4a20      	ldr	r2, [pc, #128]	@ (8001d4c <HAL_DMA_Abort+0x46c>)
 8001ccc:	4293      	cmp	r3, r2
 8001cce:	d018      	beq.n	8001d02 <HAL_DMA_Abort+0x422>
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	4a1e      	ldr	r2, [pc, #120]	@ (8001d50 <HAL_DMA_Abort+0x470>)
 8001cd6:	4293      	cmp	r3, r2
 8001cd8:	d013      	beq.n	8001d02 <HAL_DMA_Abort+0x422>
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	4a1d      	ldr	r2, [pc, #116]	@ (8001d54 <HAL_DMA_Abort+0x474>)
 8001ce0:	4293      	cmp	r3, r2
 8001ce2:	d00e      	beq.n	8001d02 <HAL_DMA_Abort+0x422>
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	4a1b      	ldr	r2, [pc, #108]	@ (8001d58 <HAL_DMA_Abort+0x478>)
 8001cea:	4293      	cmp	r3, r2
 8001cec:	d009      	beq.n	8001d02 <HAL_DMA_Abort+0x422>
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	4a1a      	ldr	r2, [pc, #104]	@ (8001d5c <HAL_DMA_Abort+0x47c>)
 8001cf4:	4293      	cmp	r3, r2
 8001cf6:	d004      	beq.n	8001d02 <HAL_DMA_Abort+0x422>
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	4a18      	ldr	r2, [pc, #96]	@ (8001d60 <HAL_DMA_Abort+0x480>)
 8001cfe:	4293      	cmp	r3, r2
 8001d00:	d101      	bne.n	8001d06 <HAL_DMA_Abort+0x426>
 8001d02:	2301      	movs	r3, #1
 8001d04:	e000      	b.n	8001d08 <HAL_DMA_Abort+0x428>
 8001d06:	2300      	movs	r3, #0
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d02b      	beq.n	8001d64 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d10:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d16:	f003 031f 	and.w	r3, r3, #31
 8001d1a:	223f      	movs	r2, #63	@ 0x3f
 8001d1c:	409a      	lsls	r2, r3
 8001d1e:	68bb      	ldr	r3, [r7, #8]
 8001d20:	609a      	str	r2, [r3, #8]
 8001d22:	e02a      	b.n	8001d7a <HAL_DMA_Abort+0x49a>
 8001d24:	40020010 	.word	0x40020010
 8001d28:	40020028 	.word	0x40020028
 8001d2c:	40020040 	.word	0x40020040
 8001d30:	40020058 	.word	0x40020058
 8001d34:	40020070 	.word	0x40020070
 8001d38:	40020088 	.word	0x40020088
 8001d3c:	400200a0 	.word	0x400200a0
 8001d40:	400200b8 	.word	0x400200b8
 8001d44:	40020410 	.word	0x40020410
 8001d48:	40020428 	.word	0x40020428
 8001d4c:	40020440 	.word	0x40020440
 8001d50:	40020458 	.word	0x40020458
 8001d54:	40020470 	.word	0x40020470
 8001d58:	40020488 	.word	0x40020488
 8001d5c:	400204a0 	.word	0x400204a0
 8001d60:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d68:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d6e:	f003 031f 	and.w	r3, r3, #31
 8001d72:	2201      	movs	r2, #1
 8001d74:	409a      	lsls	r2, r3
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	4a4f      	ldr	r2, [pc, #316]	@ (8001ebc <HAL_DMA_Abort+0x5dc>)
 8001d80:	4293      	cmp	r3, r2
 8001d82:	d072      	beq.n	8001e6a <HAL_DMA_Abort+0x58a>
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	4a4d      	ldr	r2, [pc, #308]	@ (8001ec0 <HAL_DMA_Abort+0x5e0>)
 8001d8a:	4293      	cmp	r3, r2
 8001d8c:	d06d      	beq.n	8001e6a <HAL_DMA_Abort+0x58a>
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	4a4c      	ldr	r2, [pc, #304]	@ (8001ec4 <HAL_DMA_Abort+0x5e4>)
 8001d94:	4293      	cmp	r3, r2
 8001d96:	d068      	beq.n	8001e6a <HAL_DMA_Abort+0x58a>
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	4a4a      	ldr	r2, [pc, #296]	@ (8001ec8 <HAL_DMA_Abort+0x5e8>)
 8001d9e:	4293      	cmp	r3, r2
 8001da0:	d063      	beq.n	8001e6a <HAL_DMA_Abort+0x58a>
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	4a49      	ldr	r2, [pc, #292]	@ (8001ecc <HAL_DMA_Abort+0x5ec>)
 8001da8:	4293      	cmp	r3, r2
 8001daa:	d05e      	beq.n	8001e6a <HAL_DMA_Abort+0x58a>
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	4a47      	ldr	r2, [pc, #284]	@ (8001ed0 <HAL_DMA_Abort+0x5f0>)
 8001db2:	4293      	cmp	r3, r2
 8001db4:	d059      	beq.n	8001e6a <HAL_DMA_Abort+0x58a>
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	4a46      	ldr	r2, [pc, #280]	@ (8001ed4 <HAL_DMA_Abort+0x5f4>)
 8001dbc:	4293      	cmp	r3, r2
 8001dbe:	d054      	beq.n	8001e6a <HAL_DMA_Abort+0x58a>
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	4a44      	ldr	r2, [pc, #272]	@ (8001ed8 <HAL_DMA_Abort+0x5f8>)
 8001dc6:	4293      	cmp	r3, r2
 8001dc8:	d04f      	beq.n	8001e6a <HAL_DMA_Abort+0x58a>
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	4a43      	ldr	r2, [pc, #268]	@ (8001edc <HAL_DMA_Abort+0x5fc>)
 8001dd0:	4293      	cmp	r3, r2
 8001dd2:	d04a      	beq.n	8001e6a <HAL_DMA_Abort+0x58a>
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	4a41      	ldr	r2, [pc, #260]	@ (8001ee0 <HAL_DMA_Abort+0x600>)
 8001dda:	4293      	cmp	r3, r2
 8001ddc:	d045      	beq.n	8001e6a <HAL_DMA_Abort+0x58a>
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	4a40      	ldr	r2, [pc, #256]	@ (8001ee4 <HAL_DMA_Abort+0x604>)
 8001de4:	4293      	cmp	r3, r2
 8001de6:	d040      	beq.n	8001e6a <HAL_DMA_Abort+0x58a>
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	4a3e      	ldr	r2, [pc, #248]	@ (8001ee8 <HAL_DMA_Abort+0x608>)
 8001dee:	4293      	cmp	r3, r2
 8001df0:	d03b      	beq.n	8001e6a <HAL_DMA_Abort+0x58a>
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	4a3d      	ldr	r2, [pc, #244]	@ (8001eec <HAL_DMA_Abort+0x60c>)
 8001df8:	4293      	cmp	r3, r2
 8001dfa:	d036      	beq.n	8001e6a <HAL_DMA_Abort+0x58a>
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	4a3b      	ldr	r2, [pc, #236]	@ (8001ef0 <HAL_DMA_Abort+0x610>)
 8001e02:	4293      	cmp	r3, r2
 8001e04:	d031      	beq.n	8001e6a <HAL_DMA_Abort+0x58a>
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	4a3a      	ldr	r2, [pc, #232]	@ (8001ef4 <HAL_DMA_Abort+0x614>)
 8001e0c:	4293      	cmp	r3, r2
 8001e0e:	d02c      	beq.n	8001e6a <HAL_DMA_Abort+0x58a>
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	4a38      	ldr	r2, [pc, #224]	@ (8001ef8 <HAL_DMA_Abort+0x618>)
 8001e16:	4293      	cmp	r3, r2
 8001e18:	d027      	beq.n	8001e6a <HAL_DMA_Abort+0x58a>
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	4a37      	ldr	r2, [pc, #220]	@ (8001efc <HAL_DMA_Abort+0x61c>)
 8001e20:	4293      	cmp	r3, r2
 8001e22:	d022      	beq.n	8001e6a <HAL_DMA_Abort+0x58a>
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	4a35      	ldr	r2, [pc, #212]	@ (8001f00 <HAL_DMA_Abort+0x620>)
 8001e2a:	4293      	cmp	r3, r2
 8001e2c:	d01d      	beq.n	8001e6a <HAL_DMA_Abort+0x58a>
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	4a34      	ldr	r2, [pc, #208]	@ (8001f04 <HAL_DMA_Abort+0x624>)
 8001e34:	4293      	cmp	r3, r2
 8001e36:	d018      	beq.n	8001e6a <HAL_DMA_Abort+0x58a>
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	4a32      	ldr	r2, [pc, #200]	@ (8001f08 <HAL_DMA_Abort+0x628>)
 8001e3e:	4293      	cmp	r3, r2
 8001e40:	d013      	beq.n	8001e6a <HAL_DMA_Abort+0x58a>
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	4a31      	ldr	r2, [pc, #196]	@ (8001f0c <HAL_DMA_Abort+0x62c>)
 8001e48:	4293      	cmp	r3, r2
 8001e4a:	d00e      	beq.n	8001e6a <HAL_DMA_Abort+0x58a>
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	4a2f      	ldr	r2, [pc, #188]	@ (8001f10 <HAL_DMA_Abort+0x630>)
 8001e52:	4293      	cmp	r3, r2
 8001e54:	d009      	beq.n	8001e6a <HAL_DMA_Abort+0x58a>
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	4a2e      	ldr	r2, [pc, #184]	@ (8001f14 <HAL_DMA_Abort+0x634>)
 8001e5c:	4293      	cmp	r3, r2
 8001e5e:	d004      	beq.n	8001e6a <HAL_DMA_Abort+0x58a>
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	4a2c      	ldr	r2, [pc, #176]	@ (8001f18 <HAL_DMA_Abort+0x638>)
 8001e66:	4293      	cmp	r3, r2
 8001e68:	d101      	bne.n	8001e6e <HAL_DMA_Abort+0x58e>
 8001e6a:	2301      	movs	r3, #1
 8001e6c:	e000      	b.n	8001e70 <HAL_DMA_Abort+0x590>
 8001e6e:	2300      	movs	r3, #0
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d015      	beq.n	8001ea0 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001e78:	687a      	ldr	r2, [r7, #4]
 8001e7a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8001e7c:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d00c      	beq.n	8001ea0 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001e8a:	681a      	ldr	r2, [r3, #0]
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001e90:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001e94:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e9a:	687a      	ldr	r2, [r7, #4]
 8001e9c:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8001e9e:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	2201      	movs	r2, #1
 8001ea4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	2200      	movs	r2, #0
 8001eac:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8001eb0:	2300      	movs	r3, #0
}
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	3718      	adds	r7, #24
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	bd80      	pop	{r7, pc}
 8001eba:	bf00      	nop
 8001ebc:	40020010 	.word	0x40020010
 8001ec0:	40020028 	.word	0x40020028
 8001ec4:	40020040 	.word	0x40020040
 8001ec8:	40020058 	.word	0x40020058
 8001ecc:	40020070 	.word	0x40020070
 8001ed0:	40020088 	.word	0x40020088
 8001ed4:	400200a0 	.word	0x400200a0
 8001ed8:	400200b8 	.word	0x400200b8
 8001edc:	40020410 	.word	0x40020410
 8001ee0:	40020428 	.word	0x40020428
 8001ee4:	40020440 	.word	0x40020440
 8001ee8:	40020458 	.word	0x40020458
 8001eec:	40020470 	.word	0x40020470
 8001ef0:	40020488 	.word	0x40020488
 8001ef4:	400204a0 	.word	0x400204a0
 8001ef8:	400204b8 	.word	0x400204b8
 8001efc:	58025408 	.word	0x58025408
 8001f00:	5802541c 	.word	0x5802541c
 8001f04:	58025430 	.word	0x58025430
 8001f08:	58025444 	.word	0x58025444
 8001f0c:	58025458 	.word	0x58025458
 8001f10:	5802546c 	.word	0x5802546c
 8001f14:	58025480 	.word	0x58025480
 8001f18:	58025494 	.word	0x58025494

08001f1c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	b084      	sub	sp, #16
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d101      	bne.n	8001f2e <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8001f2a:	2301      	movs	r3, #1
 8001f2c:	e237      	b.n	800239e <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001f34:	b2db      	uxtb	r3, r3
 8001f36:	2b02      	cmp	r3, #2
 8001f38:	d004      	beq.n	8001f44 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	2280      	movs	r2, #128	@ 0x80
 8001f3e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001f40:	2301      	movs	r3, #1
 8001f42:	e22c      	b.n	800239e <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	4a5c      	ldr	r2, [pc, #368]	@ (80020bc <HAL_DMA_Abort_IT+0x1a0>)
 8001f4a:	4293      	cmp	r3, r2
 8001f4c:	d04a      	beq.n	8001fe4 <HAL_DMA_Abort_IT+0xc8>
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	4a5b      	ldr	r2, [pc, #364]	@ (80020c0 <HAL_DMA_Abort_IT+0x1a4>)
 8001f54:	4293      	cmp	r3, r2
 8001f56:	d045      	beq.n	8001fe4 <HAL_DMA_Abort_IT+0xc8>
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	4a59      	ldr	r2, [pc, #356]	@ (80020c4 <HAL_DMA_Abort_IT+0x1a8>)
 8001f5e:	4293      	cmp	r3, r2
 8001f60:	d040      	beq.n	8001fe4 <HAL_DMA_Abort_IT+0xc8>
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	4a58      	ldr	r2, [pc, #352]	@ (80020c8 <HAL_DMA_Abort_IT+0x1ac>)
 8001f68:	4293      	cmp	r3, r2
 8001f6a:	d03b      	beq.n	8001fe4 <HAL_DMA_Abort_IT+0xc8>
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	4a56      	ldr	r2, [pc, #344]	@ (80020cc <HAL_DMA_Abort_IT+0x1b0>)
 8001f72:	4293      	cmp	r3, r2
 8001f74:	d036      	beq.n	8001fe4 <HAL_DMA_Abort_IT+0xc8>
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	4a55      	ldr	r2, [pc, #340]	@ (80020d0 <HAL_DMA_Abort_IT+0x1b4>)
 8001f7c:	4293      	cmp	r3, r2
 8001f7e:	d031      	beq.n	8001fe4 <HAL_DMA_Abort_IT+0xc8>
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	4a53      	ldr	r2, [pc, #332]	@ (80020d4 <HAL_DMA_Abort_IT+0x1b8>)
 8001f86:	4293      	cmp	r3, r2
 8001f88:	d02c      	beq.n	8001fe4 <HAL_DMA_Abort_IT+0xc8>
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	4a52      	ldr	r2, [pc, #328]	@ (80020d8 <HAL_DMA_Abort_IT+0x1bc>)
 8001f90:	4293      	cmp	r3, r2
 8001f92:	d027      	beq.n	8001fe4 <HAL_DMA_Abort_IT+0xc8>
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	4a50      	ldr	r2, [pc, #320]	@ (80020dc <HAL_DMA_Abort_IT+0x1c0>)
 8001f9a:	4293      	cmp	r3, r2
 8001f9c:	d022      	beq.n	8001fe4 <HAL_DMA_Abort_IT+0xc8>
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	4a4f      	ldr	r2, [pc, #316]	@ (80020e0 <HAL_DMA_Abort_IT+0x1c4>)
 8001fa4:	4293      	cmp	r3, r2
 8001fa6:	d01d      	beq.n	8001fe4 <HAL_DMA_Abort_IT+0xc8>
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	4a4d      	ldr	r2, [pc, #308]	@ (80020e4 <HAL_DMA_Abort_IT+0x1c8>)
 8001fae:	4293      	cmp	r3, r2
 8001fb0:	d018      	beq.n	8001fe4 <HAL_DMA_Abort_IT+0xc8>
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	4a4c      	ldr	r2, [pc, #304]	@ (80020e8 <HAL_DMA_Abort_IT+0x1cc>)
 8001fb8:	4293      	cmp	r3, r2
 8001fba:	d013      	beq.n	8001fe4 <HAL_DMA_Abort_IT+0xc8>
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	4a4a      	ldr	r2, [pc, #296]	@ (80020ec <HAL_DMA_Abort_IT+0x1d0>)
 8001fc2:	4293      	cmp	r3, r2
 8001fc4:	d00e      	beq.n	8001fe4 <HAL_DMA_Abort_IT+0xc8>
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	4a49      	ldr	r2, [pc, #292]	@ (80020f0 <HAL_DMA_Abort_IT+0x1d4>)
 8001fcc:	4293      	cmp	r3, r2
 8001fce:	d009      	beq.n	8001fe4 <HAL_DMA_Abort_IT+0xc8>
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	4a47      	ldr	r2, [pc, #284]	@ (80020f4 <HAL_DMA_Abort_IT+0x1d8>)
 8001fd6:	4293      	cmp	r3, r2
 8001fd8:	d004      	beq.n	8001fe4 <HAL_DMA_Abort_IT+0xc8>
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	4a46      	ldr	r2, [pc, #280]	@ (80020f8 <HAL_DMA_Abort_IT+0x1dc>)
 8001fe0:	4293      	cmp	r3, r2
 8001fe2:	d101      	bne.n	8001fe8 <HAL_DMA_Abort_IT+0xcc>
 8001fe4:	2301      	movs	r3, #1
 8001fe6:	e000      	b.n	8001fea <HAL_DMA_Abort_IT+0xce>
 8001fe8:	2300      	movs	r3, #0
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	f000 8086 	beq.w	80020fc <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	2204      	movs	r2, #4
 8001ff4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	4a2f      	ldr	r2, [pc, #188]	@ (80020bc <HAL_DMA_Abort_IT+0x1a0>)
 8001ffe:	4293      	cmp	r3, r2
 8002000:	d04a      	beq.n	8002098 <HAL_DMA_Abort_IT+0x17c>
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	4a2e      	ldr	r2, [pc, #184]	@ (80020c0 <HAL_DMA_Abort_IT+0x1a4>)
 8002008:	4293      	cmp	r3, r2
 800200a:	d045      	beq.n	8002098 <HAL_DMA_Abort_IT+0x17c>
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	4a2c      	ldr	r2, [pc, #176]	@ (80020c4 <HAL_DMA_Abort_IT+0x1a8>)
 8002012:	4293      	cmp	r3, r2
 8002014:	d040      	beq.n	8002098 <HAL_DMA_Abort_IT+0x17c>
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	4a2b      	ldr	r2, [pc, #172]	@ (80020c8 <HAL_DMA_Abort_IT+0x1ac>)
 800201c:	4293      	cmp	r3, r2
 800201e:	d03b      	beq.n	8002098 <HAL_DMA_Abort_IT+0x17c>
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	4a29      	ldr	r2, [pc, #164]	@ (80020cc <HAL_DMA_Abort_IT+0x1b0>)
 8002026:	4293      	cmp	r3, r2
 8002028:	d036      	beq.n	8002098 <HAL_DMA_Abort_IT+0x17c>
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	4a28      	ldr	r2, [pc, #160]	@ (80020d0 <HAL_DMA_Abort_IT+0x1b4>)
 8002030:	4293      	cmp	r3, r2
 8002032:	d031      	beq.n	8002098 <HAL_DMA_Abort_IT+0x17c>
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	4a26      	ldr	r2, [pc, #152]	@ (80020d4 <HAL_DMA_Abort_IT+0x1b8>)
 800203a:	4293      	cmp	r3, r2
 800203c:	d02c      	beq.n	8002098 <HAL_DMA_Abort_IT+0x17c>
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	4a25      	ldr	r2, [pc, #148]	@ (80020d8 <HAL_DMA_Abort_IT+0x1bc>)
 8002044:	4293      	cmp	r3, r2
 8002046:	d027      	beq.n	8002098 <HAL_DMA_Abort_IT+0x17c>
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	4a23      	ldr	r2, [pc, #140]	@ (80020dc <HAL_DMA_Abort_IT+0x1c0>)
 800204e:	4293      	cmp	r3, r2
 8002050:	d022      	beq.n	8002098 <HAL_DMA_Abort_IT+0x17c>
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	4a22      	ldr	r2, [pc, #136]	@ (80020e0 <HAL_DMA_Abort_IT+0x1c4>)
 8002058:	4293      	cmp	r3, r2
 800205a:	d01d      	beq.n	8002098 <HAL_DMA_Abort_IT+0x17c>
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	4a20      	ldr	r2, [pc, #128]	@ (80020e4 <HAL_DMA_Abort_IT+0x1c8>)
 8002062:	4293      	cmp	r3, r2
 8002064:	d018      	beq.n	8002098 <HAL_DMA_Abort_IT+0x17c>
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	4a1f      	ldr	r2, [pc, #124]	@ (80020e8 <HAL_DMA_Abort_IT+0x1cc>)
 800206c:	4293      	cmp	r3, r2
 800206e:	d013      	beq.n	8002098 <HAL_DMA_Abort_IT+0x17c>
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	4a1d      	ldr	r2, [pc, #116]	@ (80020ec <HAL_DMA_Abort_IT+0x1d0>)
 8002076:	4293      	cmp	r3, r2
 8002078:	d00e      	beq.n	8002098 <HAL_DMA_Abort_IT+0x17c>
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	4a1c      	ldr	r2, [pc, #112]	@ (80020f0 <HAL_DMA_Abort_IT+0x1d4>)
 8002080:	4293      	cmp	r3, r2
 8002082:	d009      	beq.n	8002098 <HAL_DMA_Abort_IT+0x17c>
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	4a1a      	ldr	r2, [pc, #104]	@ (80020f4 <HAL_DMA_Abort_IT+0x1d8>)
 800208a:	4293      	cmp	r3, r2
 800208c:	d004      	beq.n	8002098 <HAL_DMA_Abort_IT+0x17c>
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	4a19      	ldr	r2, [pc, #100]	@ (80020f8 <HAL_DMA_Abort_IT+0x1dc>)
 8002094:	4293      	cmp	r3, r2
 8002096:	d108      	bne.n	80020aa <HAL_DMA_Abort_IT+0x18e>
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	681a      	ldr	r2, [r3, #0]
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	f022 0201 	bic.w	r2, r2, #1
 80020a6:	601a      	str	r2, [r3, #0]
 80020a8:	e178      	b.n	800239c <HAL_DMA_Abort_IT+0x480>
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	681a      	ldr	r2, [r3, #0]
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	f022 0201 	bic.w	r2, r2, #1
 80020b8:	601a      	str	r2, [r3, #0]
 80020ba:	e16f      	b.n	800239c <HAL_DMA_Abort_IT+0x480>
 80020bc:	40020010 	.word	0x40020010
 80020c0:	40020028 	.word	0x40020028
 80020c4:	40020040 	.word	0x40020040
 80020c8:	40020058 	.word	0x40020058
 80020cc:	40020070 	.word	0x40020070
 80020d0:	40020088 	.word	0x40020088
 80020d4:	400200a0 	.word	0x400200a0
 80020d8:	400200b8 	.word	0x400200b8
 80020dc:	40020410 	.word	0x40020410
 80020e0:	40020428 	.word	0x40020428
 80020e4:	40020440 	.word	0x40020440
 80020e8:	40020458 	.word	0x40020458
 80020ec:	40020470 	.word	0x40020470
 80020f0:	40020488 	.word	0x40020488
 80020f4:	400204a0 	.word	0x400204a0
 80020f8:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	681a      	ldr	r2, [r3, #0]
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f022 020e 	bic.w	r2, r2, #14
 800210a:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	4a6c      	ldr	r2, [pc, #432]	@ (80022c4 <HAL_DMA_Abort_IT+0x3a8>)
 8002112:	4293      	cmp	r3, r2
 8002114:	d04a      	beq.n	80021ac <HAL_DMA_Abort_IT+0x290>
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	4a6b      	ldr	r2, [pc, #428]	@ (80022c8 <HAL_DMA_Abort_IT+0x3ac>)
 800211c:	4293      	cmp	r3, r2
 800211e:	d045      	beq.n	80021ac <HAL_DMA_Abort_IT+0x290>
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	4a69      	ldr	r2, [pc, #420]	@ (80022cc <HAL_DMA_Abort_IT+0x3b0>)
 8002126:	4293      	cmp	r3, r2
 8002128:	d040      	beq.n	80021ac <HAL_DMA_Abort_IT+0x290>
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	4a68      	ldr	r2, [pc, #416]	@ (80022d0 <HAL_DMA_Abort_IT+0x3b4>)
 8002130:	4293      	cmp	r3, r2
 8002132:	d03b      	beq.n	80021ac <HAL_DMA_Abort_IT+0x290>
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	4a66      	ldr	r2, [pc, #408]	@ (80022d4 <HAL_DMA_Abort_IT+0x3b8>)
 800213a:	4293      	cmp	r3, r2
 800213c:	d036      	beq.n	80021ac <HAL_DMA_Abort_IT+0x290>
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	4a65      	ldr	r2, [pc, #404]	@ (80022d8 <HAL_DMA_Abort_IT+0x3bc>)
 8002144:	4293      	cmp	r3, r2
 8002146:	d031      	beq.n	80021ac <HAL_DMA_Abort_IT+0x290>
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	4a63      	ldr	r2, [pc, #396]	@ (80022dc <HAL_DMA_Abort_IT+0x3c0>)
 800214e:	4293      	cmp	r3, r2
 8002150:	d02c      	beq.n	80021ac <HAL_DMA_Abort_IT+0x290>
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	4a62      	ldr	r2, [pc, #392]	@ (80022e0 <HAL_DMA_Abort_IT+0x3c4>)
 8002158:	4293      	cmp	r3, r2
 800215a:	d027      	beq.n	80021ac <HAL_DMA_Abort_IT+0x290>
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	4a60      	ldr	r2, [pc, #384]	@ (80022e4 <HAL_DMA_Abort_IT+0x3c8>)
 8002162:	4293      	cmp	r3, r2
 8002164:	d022      	beq.n	80021ac <HAL_DMA_Abort_IT+0x290>
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	4a5f      	ldr	r2, [pc, #380]	@ (80022e8 <HAL_DMA_Abort_IT+0x3cc>)
 800216c:	4293      	cmp	r3, r2
 800216e:	d01d      	beq.n	80021ac <HAL_DMA_Abort_IT+0x290>
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	4a5d      	ldr	r2, [pc, #372]	@ (80022ec <HAL_DMA_Abort_IT+0x3d0>)
 8002176:	4293      	cmp	r3, r2
 8002178:	d018      	beq.n	80021ac <HAL_DMA_Abort_IT+0x290>
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	4a5c      	ldr	r2, [pc, #368]	@ (80022f0 <HAL_DMA_Abort_IT+0x3d4>)
 8002180:	4293      	cmp	r3, r2
 8002182:	d013      	beq.n	80021ac <HAL_DMA_Abort_IT+0x290>
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	4a5a      	ldr	r2, [pc, #360]	@ (80022f4 <HAL_DMA_Abort_IT+0x3d8>)
 800218a:	4293      	cmp	r3, r2
 800218c:	d00e      	beq.n	80021ac <HAL_DMA_Abort_IT+0x290>
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	4a59      	ldr	r2, [pc, #356]	@ (80022f8 <HAL_DMA_Abort_IT+0x3dc>)
 8002194:	4293      	cmp	r3, r2
 8002196:	d009      	beq.n	80021ac <HAL_DMA_Abort_IT+0x290>
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	4a57      	ldr	r2, [pc, #348]	@ (80022fc <HAL_DMA_Abort_IT+0x3e0>)
 800219e:	4293      	cmp	r3, r2
 80021a0:	d004      	beq.n	80021ac <HAL_DMA_Abort_IT+0x290>
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	4a56      	ldr	r2, [pc, #344]	@ (8002300 <HAL_DMA_Abort_IT+0x3e4>)
 80021a8:	4293      	cmp	r3, r2
 80021aa:	d108      	bne.n	80021be <HAL_DMA_Abort_IT+0x2a2>
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	681a      	ldr	r2, [r3, #0]
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	f022 0201 	bic.w	r2, r2, #1
 80021ba:	601a      	str	r2, [r3, #0]
 80021bc:	e007      	b.n	80021ce <HAL_DMA_Abort_IT+0x2b2>
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	681a      	ldr	r2, [r3, #0]
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	f022 0201 	bic.w	r2, r2, #1
 80021cc:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	4a3c      	ldr	r2, [pc, #240]	@ (80022c4 <HAL_DMA_Abort_IT+0x3a8>)
 80021d4:	4293      	cmp	r3, r2
 80021d6:	d072      	beq.n	80022be <HAL_DMA_Abort_IT+0x3a2>
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	4a3a      	ldr	r2, [pc, #232]	@ (80022c8 <HAL_DMA_Abort_IT+0x3ac>)
 80021de:	4293      	cmp	r3, r2
 80021e0:	d06d      	beq.n	80022be <HAL_DMA_Abort_IT+0x3a2>
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	4a39      	ldr	r2, [pc, #228]	@ (80022cc <HAL_DMA_Abort_IT+0x3b0>)
 80021e8:	4293      	cmp	r3, r2
 80021ea:	d068      	beq.n	80022be <HAL_DMA_Abort_IT+0x3a2>
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	4a37      	ldr	r2, [pc, #220]	@ (80022d0 <HAL_DMA_Abort_IT+0x3b4>)
 80021f2:	4293      	cmp	r3, r2
 80021f4:	d063      	beq.n	80022be <HAL_DMA_Abort_IT+0x3a2>
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	4a36      	ldr	r2, [pc, #216]	@ (80022d4 <HAL_DMA_Abort_IT+0x3b8>)
 80021fc:	4293      	cmp	r3, r2
 80021fe:	d05e      	beq.n	80022be <HAL_DMA_Abort_IT+0x3a2>
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	4a34      	ldr	r2, [pc, #208]	@ (80022d8 <HAL_DMA_Abort_IT+0x3bc>)
 8002206:	4293      	cmp	r3, r2
 8002208:	d059      	beq.n	80022be <HAL_DMA_Abort_IT+0x3a2>
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	4a33      	ldr	r2, [pc, #204]	@ (80022dc <HAL_DMA_Abort_IT+0x3c0>)
 8002210:	4293      	cmp	r3, r2
 8002212:	d054      	beq.n	80022be <HAL_DMA_Abort_IT+0x3a2>
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	4a31      	ldr	r2, [pc, #196]	@ (80022e0 <HAL_DMA_Abort_IT+0x3c4>)
 800221a:	4293      	cmp	r3, r2
 800221c:	d04f      	beq.n	80022be <HAL_DMA_Abort_IT+0x3a2>
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	4a30      	ldr	r2, [pc, #192]	@ (80022e4 <HAL_DMA_Abort_IT+0x3c8>)
 8002224:	4293      	cmp	r3, r2
 8002226:	d04a      	beq.n	80022be <HAL_DMA_Abort_IT+0x3a2>
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	4a2e      	ldr	r2, [pc, #184]	@ (80022e8 <HAL_DMA_Abort_IT+0x3cc>)
 800222e:	4293      	cmp	r3, r2
 8002230:	d045      	beq.n	80022be <HAL_DMA_Abort_IT+0x3a2>
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	4a2d      	ldr	r2, [pc, #180]	@ (80022ec <HAL_DMA_Abort_IT+0x3d0>)
 8002238:	4293      	cmp	r3, r2
 800223a:	d040      	beq.n	80022be <HAL_DMA_Abort_IT+0x3a2>
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	4a2b      	ldr	r2, [pc, #172]	@ (80022f0 <HAL_DMA_Abort_IT+0x3d4>)
 8002242:	4293      	cmp	r3, r2
 8002244:	d03b      	beq.n	80022be <HAL_DMA_Abort_IT+0x3a2>
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	4a2a      	ldr	r2, [pc, #168]	@ (80022f4 <HAL_DMA_Abort_IT+0x3d8>)
 800224c:	4293      	cmp	r3, r2
 800224e:	d036      	beq.n	80022be <HAL_DMA_Abort_IT+0x3a2>
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	4a28      	ldr	r2, [pc, #160]	@ (80022f8 <HAL_DMA_Abort_IT+0x3dc>)
 8002256:	4293      	cmp	r3, r2
 8002258:	d031      	beq.n	80022be <HAL_DMA_Abort_IT+0x3a2>
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	4a27      	ldr	r2, [pc, #156]	@ (80022fc <HAL_DMA_Abort_IT+0x3e0>)
 8002260:	4293      	cmp	r3, r2
 8002262:	d02c      	beq.n	80022be <HAL_DMA_Abort_IT+0x3a2>
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	4a25      	ldr	r2, [pc, #148]	@ (8002300 <HAL_DMA_Abort_IT+0x3e4>)
 800226a:	4293      	cmp	r3, r2
 800226c:	d027      	beq.n	80022be <HAL_DMA_Abort_IT+0x3a2>
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	4a24      	ldr	r2, [pc, #144]	@ (8002304 <HAL_DMA_Abort_IT+0x3e8>)
 8002274:	4293      	cmp	r3, r2
 8002276:	d022      	beq.n	80022be <HAL_DMA_Abort_IT+0x3a2>
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	4a22      	ldr	r2, [pc, #136]	@ (8002308 <HAL_DMA_Abort_IT+0x3ec>)
 800227e:	4293      	cmp	r3, r2
 8002280:	d01d      	beq.n	80022be <HAL_DMA_Abort_IT+0x3a2>
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	4a21      	ldr	r2, [pc, #132]	@ (800230c <HAL_DMA_Abort_IT+0x3f0>)
 8002288:	4293      	cmp	r3, r2
 800228a:	d018      	beq.n	80022be <HAL_DMA_Abort_IT+0x3a2>
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	4a1f      	ldr	r2, [pc, #124]	@ (8002310 <HAL_DMA_Abort_IT+0x3f4>)
 8002292:	4293      	cmp	r3, r2
 8002294:	d013      	beq.n	80022be <HAL_DMA_Abort_IT+0x3a2>
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	4a1e      	ldr	r2, [pc, #120]	@ (8002314 <HAL_DMA_Abort_IT+0x3f8>)
 800229c:	4293      	cmp	r3, r2
 800229e:	d00e      	beq.n	80022be <HAL_DMA_Abort_IT+0x3a2>
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	4a1c      	ldr	r2, [pc, #112]	@ (8002318 <HAL_DMA_Abort_IT+0x3fc>)
 80022a6:	4293      	cmp	r3, r2
 80022a8:	d009      	beq.n	80022be <HAL_DMA_Abort_IT+0x3a2>
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	4a1b      	ldr	r2, [pc, #108]	@ (800231c <HAL_DMA_Abort_IT+0x400>)
 80022b0:	4293      	cmp	r3, r2
 80022b2:	d004      	beq.n	80022be <HAL_DMA_Abort_IT+0x3a2>
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	4a19      	ldr	r2, [pc, #100]	@ (8002320 <HAL_DMA_Abort_IT+0x404>)
 80022ba:	4293      	cmp	r3, r2
 80022bc:	d132      	bne.n	8002324 <HAL_DMA_Abort_IT+0x408>
 80022be:	2301      	movs	r3, #1
 80022c0:	e031      	b.n	8002326 <HAL_DMA_Abort_IT+0x40a>
 80022c2:	bf00      	nop
 80022c4:	40020010 	.word	0x40020010
 80022c8:	40020028 	.word	0x40020028
 80022cc:	40020040 	.word	0x40020040
 80022d0:	40020058 	.word	0x40020058
 80022d4:	40020070 	.word	0x40020070
 80022d8:	40020088 	.word	0x40020088
 80022dc:	400200a0 	.word	0x400200a0
 80022e0:	400200b8 	.word	0x400200b8
 80022e4:	40020410 	.word	0x40020410
 80022e8:	40020428 	.word	0x40020428
 80022ec:	40020440 	.word	0x40020440
 80022f0:	40020458 	.word	0x40020458
 80022f4:	40020470 	.word	0x40020470
 80022f8:	40020488 	.word	0x40020488
 80022fc:	400204a0 	.word	0x400204a0
 8002300:	400204b8 	.word	0x400204b8
 8002304:	58025408 	.word	0x58025408
 8002308:	5802541c 	.word	0x5802541c
 800230c:	58025430 	.word	0x58025430
 8002310:	58025444 	.word	0x58025444
 8002314:	58025458 	.word	0x58025458
 8002318:	5802546c 	.word	0x5802546c
 800231c:	58025480 	.word	0x58025480
 8002320:	58025494 	.word	0x58025494
 8002324:	2300      	movs	r3, #0
 8002326:	2b00      	cmp	r3, #0
 8002328:	d028      	beq.n	800237c <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800232e:	681a      	ldr	r2, [r3, #0]
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002334:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002338:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800233e:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002344:	f003 031f 	and.w	r3, r3, #31
 8002348:	2201      	movs	r2, #1
 800234a:	409a      	lsls	r2, r3
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002354:	687a      	ldr	r2, [r7, #4]
 8002356:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8002358:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800235e:	2b00      	cmp	r3, #0
 8002360:	d00c      	beq.n	800237c <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002366:	681a      	ldr	r2, [r3, #0]
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800236c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002370:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002376:	687a      	ldr	r2, [r7, #4]
 8002378:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800237a:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	2201      	movs	r2, #1
 8002380:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	2200      	movs	r2, #0
 8002388:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002390:	2b00      	cmp	r3, #0
 8002392:	d003      	beq.n	800239c <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002398:	6878      	ldr	r0, [r7, #4]
 800239a:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 800239c:	2300      	movs	r3, #0
}
 800239e:	4618      	mov	r0, r3
 80023a0:	3710      	adds	r7, #16
 80023a2:	46bd      	mov	sp, r7
 80023a4:	bd80      	pop	{r7, pc}
 80023a6:	bf00      	nop

080023a8 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	b098      	sub	sp, #96	@ 0x60
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 80023b0:	4a84      	ldr	r2, [pc, #528]	@ (80025c4 <HAL_FDCAN_Init+0x21c>)
 80023b2:	f107 030c 	add.w	r3, r7, #12
 80023b6:	4611      	mov	r1, r2
 80023b8:	224c      	movs	r2, #76	@ 0x4c
 80023ba:	4618      	mov	r0, r3
 80023bc:	f006 fd6c 	bl	8008e98 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d101      	bne.n	80023ca <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 80023c6:	2301      	movs	r3, #1
 80023c8:	e1c6      	b.n	8002758 <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	4a7e      	ldr	r2, [pc, #504]	@ (80025c8 <HAL_FDCAN_Init+0x220>)
 80023d0:	4293      	cmp	r3, r2
 80023d2:	d106      	bne.n	80023e2 <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80023dc:	461a      	mov	r2, r3
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80023e8:	b2db      	uxtb	r3, r3
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d106      	bne.n	80023fc <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	2200      	movs	r2, #0
 80023f2:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 80023f6:	6878      	ldr	r0, [r7, #4]
 80023f8:	f7fe fe4a 	bl	8001090 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	699a      	ldr	r2, [r3, #24]
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	f022 0210 	bic.w	r2, r2, #16
 800240a:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 800240c:	f7ff f91c 	bl	8001648 <HAL_GetTick>
 8002410:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8002412:	e014      	b.n	800243e <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8002414:	f7ff f918 	bl	8001648 <HAL_GetTick>
 8002418:	4602      	mov	r2, r0
 800241a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800241c:	1ad3      	subs	r3, r2, r3
 800241e:	2b0a      	cmp	r3, #10
 8002420:	d90d      	bls.n	800243e <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002428:	f043 0201 	orr.w	r2, r3, #1
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	2203      	movs	r2, #3
 8002436:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 800243a:	2301      	movs	r3, #1
 800243c:	e18c      	b.n	8002758 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	699b      	ldr	r3, [r3, #24]
 8002444:	f003 0308 	and.w	r3, r3, #8
 8002448:	2b08      	cmp	r3, #8
 800244a:	d0e3      	beq.n	8002414 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	699a      	ldr	r2, [r3, #24]
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	f042 0201 	orr.w	r2, r2, #1
 800245a:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 800245c:	f7ff f8f4 	bl	8001648 <HAL_GetTick>
 8002460:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8002462:	e014      	b.n	800248e <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8002464:	f7ff f8f0 	bl	8001648 <HAL_GetTick>
 8002468:	4602      	mov	r2, r0
 800246a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800246c:	1ad3      	subs	r3, r2, r3
 800246e:	2b0a      	cmp	r3, #10
 8002470:	d90d      	bls.n	800248e <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002478:	f043 0201 	orr.w	r2, r3, #1
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	2203      	movs	r2, #3
 8002486:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 800248a:	2301      	movs	r3, #1
 800248c:	e164      	b.n	8002758 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	699b      	ldr	r3, [r3, #24]
 8002494:	f003 0301 	and.w	r3, r3, #1
 8002498:	2b00      	cmp	r3, #0
 800249a:	d0e3      	beq.n	8002464 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	699a      	ldr	r2, [r3, #24]
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	f042 0202 	orr.w	r2, r2, #2
 80024aa:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	7c1b      	ldrb	r3, [r3, #16]
 80024b0:	2b01      	cmp	r3, #1
 80024b2:	d108      	bne.n	80024c6 <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	699a      	ldr	r2, [r3, #24]
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80024c2:	619a      	str	r2, [r3, #24]
 80024c4:	e007      	b.n	80024d6 <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	699a      	ldr	r2, [r3, #24]
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80024d4:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	7c5b      	ldrb	r3, [r3, #17]
 80024da:	2b01      	cmp	r3, #1
 80024dc:	d108      	bne.n	80024f0 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	699a      	ldr	r2, [r3, #24]
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80024ec:	619a      	str	r2, [r3, #24]
 80024ee:	e007      	b.n	8002500 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	699a      	ldr	r2, [r3, #24]
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80024fe:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	7c9b      	ldrb	r3, [r3, #18]
 8002504:	2b01      	cmp	r3, #1
 8002506:	d108      	bne.n	800251a <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	699a      	ldr	r2, [r3, #24]
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002516:	619a      	str	r2, [r3, #24]
 8002518:	e007      	b.n	800252a <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	699a      	ldr	r2, [r3, #24]
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002528:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	699b      	ldr	r3, [r3, #24]
 8002530:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	689a      	ldr	r2, [r3, #8]
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	430a      	orrs	r2, r1
 800253e:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	699a      	ldr	r2, [r3, #24]
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 800254e:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	691a      	ldr	r2, [r3, #16]
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f022 0210 	bic.w	r2, r2, #16
 800255e:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	68db      	ldr	r3, [r3, #12]
 8002564:	2b01      	cmp	r3, #1
 8002566:	d108      	bne.n	800257a <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	699a      	ldr	r2, [r3, #24]
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f042 0204 	orr.w	r2, r2, #4
 8002576:	619a      	str	r2, [r3, #24]
 8002578:	e030      	b.n	80025dc <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	68db      	ldr	r3, [r3, #12]
 800257e:	2b00      	cmp	r3, #0
 8002580:	d02c      	beq.n	80025dc <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	68db      	ldr	r3, [r3, #12]
 8002586:	2b02      	cmp	r3, #2
 8002588:	d020      	beq.n	80025cc <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	699a      	ldr	r2, [r3, #24]
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002598:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	691a      	ldr	r2, [r3, #16]
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	f042 0210 	orr.w	r2, r2, #16
 80025a8:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	68db      	ldr	r3, [r3, #12]
 80025ae:	2b03      	cmp	r3, #3
 80025b0:	d114      	bne.n	80025dc <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	699a      	ldr	r2, [r3, #24]
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	f042 0220 	orr.w	r2, r2, #32
 80025c0:	619a      	str	r2, [r3, #24]
 80025c2:	e00b      	b.n	80025dc <HAL_FDCAN_Init+0x234>
 80025c4:	08008ee4 	.word	0x08008ee4
 80025c8:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	699a      	ldr	r2, [r3, #24]
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	f042 0220 	orr.w	r2, r2, #32
 80025da:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	699b      	ldr	r3, [r3, #24]
 80025e0:	3b01      	subs	r3, #1
 80025e2:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	69db      	ldr	r3, [r3, #28]
 80025e8:	3b01      	subs	r3, #1
 80025ea:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80025ec:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	6a1b      	ldr	r3, [r3, #32]
 80025f2:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80025f4:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	695b      	ldr	r3, [r3, #20]
 80025fc:	3b01      	subs	r3, #1
 80025fe:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8002604:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002606:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	689b      	ldr	r3, [r3, #8]
 800260c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002610:	d115      	bne.n	800263e <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002616:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800261c:	3b01      	subs	r3, #1
 800261e:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002620:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002626:	3b01      	subs	r3, #1
 8002628:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800262a:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002632:	3b01      	subs	r3, #1
 8002634:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800263a:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800263c:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002642:	2b00      	cmp	r3, #0
 8002644:	d00a      	beq.n	800265c <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	430a      	orrs	r2, r1
 8002658:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002664:	4413      	add	r3, r2
 8002666:	2b00      	cmp	r3, #0
 8002668:	d011      	beq.n	800268e <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8002672:	f023 0107 	bic.w	r1, r3, #7
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800267a:	009b      	lsls	r3, r3, #2
 800267c:	3360      	adds	r3, #96	@ 0x60
 800267e:	443b      	add	r3, r7
 8002680:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	430a      	orrs	r2, r1
 800268a:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002692:	2b00      	cmp	r3, #0
 8002694:	d011      	beq.n	80026ba <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800269e:	f023 0107 	bic.w	r1, r3, #7
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026a6:	009b      	lsls	r3, r3, #2
 80026a8:	3360      	adds	r3, #96	@ 0x60
 80026aa:	443b      	add	r3, r7
 80026ac:	f853 2c54 	ldr.w	r2, [r3, #-84]
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	430a      	orrs	r2, r1
 80026b6:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d012      	beq.n	80026e8 <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80026ca:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026d2:	009b      	lsls	r3, r3, #2
 80026d4:	3360      	adds	r3, #96	@ 0x60
 80026d6:	443b      	add	r3, r7
 80026d8:	f853 3c54 	ldr.w	r3, [r3, #-84]
 80026dc:	011a      	lsls	r2, r3, #4
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	430a      	orrs	r2, r1
 80026e4:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d012      	beq.n	8002716 <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80026f8:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002700:	009b      	lsls	r3, r3, #2
 8002702:	3360      	adds	r3, #96	@ 0x60
 8002704:	443b      	add	r3, r7
 8002706:	f853 3c54 	ldr.w	r3, [r3, #-84]
 800270a:	021a      	lsls	r2, r3, #8
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	430a      	orrs	r2, r1
 8002712:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	4a11      	ldr	r2, [pc, #68]	@ (8002760 <HAL_FDCAN_Init+0x3b8>)
 800271c:	4293      	cmp	r3, r2
 800271e:	d107      	bne.n	8002730 <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	685b      	ldr	r3, [r3, #4]
 8002724:	689a      	ldr	r2, [r3, #8]
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	685b      	ldr	r3, [r3, #4]
 800272a:	f022 0203 	bic.w	r2, r2, #3
 800272e:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	2200      	movs	r2, #0
 8002734:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	2200      	movs	r2, #0
 800273c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	2201      	movs	r2, #1
 8002744:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8002748:	6878      	ldr	r0, [r7, #4]
 800274a:	f000 f80b 	bl	8002764 <FDCAN_CalcultateRamBlockAddresses>
 800274e:	4603      	mov	r3, r0
 8002750:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 8002754:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 8002758:	4618      	mov	r0, r3
 800275a:	3760      	adds	r7, #96	@ 0x60
 800275c:	46bd      	mov	sp, r7
 800275e:	bd80      	pop	{r7, pc}
 8002760:	4000a000 	.word	0x4000a000

08002764 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8002764:	b480      	push	{r7}
 8002766:	b085      	sub	sp, #20
 8002768:	af00      	add	r7, sp, #0
 800276a:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002770:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 800277a:	4ba7      	ldr	r3, [pc, #668]	@ (8002a18 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800277c:	4013      	ands	r3, r2
 800277e:	68ba      	ldr	r2, [r7, #8]
 8002780:	0091      	lsls	r1, r2, #2
 8002782:	687a      	ldr	r2, [r7, #4]
 8002784:	6812      	ldr	r2, [r2, #0]
 8002786:	430b      	orrs	r3, r1
 8002788:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002794:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800279c:	041a      	lsls	r2, r3, #16
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	430a      	orrs	r2, r1
 80027a4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80027ac:	68ba      	ldr	r2, [r7, #8]
 80027ae:	4413      	add	r3, r2
 80027b0:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80027ba:	4b97      	ldr	r3, [pc, #604]	@ (8002a18 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80027bc:	4013      	ands	r3, r2
 80027be:	68ba      	ldr	r2, [r7, #8]
 80027c0:	0091      	lsls	r1, r2, #2
 80027c2:	687a      	ldr	r2, [r7, #4]
 80027c4:	6812      	ldr	r2, [r2, #0]
 80027c6:	430b      	orrs	r3, r1
 80027c8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80027d4:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80027dc:	041a      	lsls	r2, r3, #16
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	430a      	orrs	r2, r1
 80027e4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80027ec:	005b      	lsls	r3, r3, #1
 80027ee:	68ba      	ldr	r2, [r7, #8]
 80027f0:	4413      	add	r3, r2
 80027f2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 80027fc:	4b86      	ldr	r3, [pc, #536]	@ (8002a18 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80027fe:	4013      	ands	r3, r2
 8002800:	68ba      	ldr	r2, [r7, #8]
 8002802:	0091      	lsls	r1, r2, #2
 8002804:	687a      	ldr	r2, [r7, #4]
 8002806:	6812      	ldr	r2, [r2, #0]
 8002808:	430b      	orrs	r3, r1
 800280a:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8002816:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800281e:	041a      	lsls	r2, r3, #16
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	430a      	orrs	r2, r1
 8002826:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800282e:	687a      	ldr	r2, [r7, #4]
 8002830:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8002832:	fb02 f303 	mul.w	r3, r2, r3
 8002836:	68ba      	ldr	r2, [r7, #8]
 8002838:	4413      	add	r3, r2
 800283a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8002844:	4b74      	ldr	r3, [pc, #464]	@ (8002a18 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8002846:	4013      	ands	r3, r2
 8002848:	68ba      	ldr	r2, [r7, #8]
 800284a:	0091      	lsls	r1, r2, #2
 800284c:	687a      	ldr	r2, [r7, #4]
 800284e:	6812      	ldr	r2, [r2, #0]
 8002850:	430b      	orrs	r3, r1
 8002852:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800285e:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002866:	041a      	lsls	r2, r3, #16
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	430a      	orrs	r2, r1
 800286e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002876:	687a      	ldr	r2, [r7, #4]
 8002878:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800287a:	fb02 f303 	mul.w	r3, r2, r3
 800287e:	68ba      	ldr	r2, [r7, #8]
 8002880:	4413      	add	r3, r2
 8002882:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 800288c:	4b62      	ldr	r3, [pc, #392]	@ (8002a18 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800288e:	4013      	ands	r3, r2
 8002890:	68ba      	ldr	r2, [r7, #8]
 8002892:	0091      	lsls	r1, r2, #2
 8002894:	687a      	ldr	r2, [r7, #4]
 8002896:	6812      	ldr	r2, [r2, #0]
 8002898:	430b      	orrs	r3, r1
 800289a:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80028a2:	687a      	ldr	r2, [r7, #4]
 80028a4:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 80028a6:	fb02 f303 	mul.w	r3, r2, r3
 80028aa:	68ba      	ldr	r2, [r7, #8]
 80028ac:	4413      	add	r3, r2
 80028ae:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 80028b8:	4b57      	ldr	r3, [pc, #348]	@ (8002a18 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80028ba:	4013      	ands	r3, r2
 80028bc:	68ba      	ldr	r2, [r7, #8]
 80028be:	0091      	lsls	r1, r2, #2
 80028c0:	687a      	ldr	r2, [r7, #4]
 80028c2:	6812      	ldr	r2, [r2, #0]
 80028c4:	430b      	orrs	r3, r1
 80028c6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80028d2:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028da:	041a      	lsls	r2, r3, #16
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	430a      	orrs	r2, r1
 80028e2:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028ea:	005b      	lsls	r3, r3, #1
 80028ec:	68ba      	ldr	r2, [r7, #8]
 80028ee:	4413      	add	r3, r2
 80028f0:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 80028fa:	4b47      	ldr	r3, [pc, #284]	@ (8002a18 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80028fc:	4013      	ands	r3, r2
 80028fe:	68ba      	ldr	r2, [r7, #8]
 8002900:	0091      	lsls	r1, r2, #2
 8002902:	687a      	ldr	r2, [r7, #4]
 8002904:	6812      	ldr	r2, [r2, #0]
 8002906:	430b      	orrs	r3, r1
 8002908:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002914:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800291c:	041a      	lsls	r2, r3, #16
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	430a      	orrs	r2, r1
 8002924:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002930:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002938:	061a      	lsls	r2, r3, #24
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	430a      	orrs	r2, r1
 8002940:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002948:	4b34      	ldr	r3, [pc, #208]	@ (8002a1c <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 800294a:	4413      	add	r3, r2
 800294c:	009a      	lsls	r2, r3, #2
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800295a:	009b      	lsls	r3, r3, #2
 800295c:	441a      	add	r2, r3
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800296a:	00db      	lsls	r3, r3, #3
 800296c:	441a      	add	r2, r3
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800297a:	6879      	ldr	r1, [r7, #4]
 800297c:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 800297e:	fb01 f303 	mul.w	r3, r1, r3
 8002982:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8002984:	441a      	add	r2, r3
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002992:	6879      	ldr	r1, [r7, #4]
 8002994:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 8002996:	fb01 f303 	mul.w	r3, r1, r3
 800299a:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 800299c:	441a      	add	r2, r3
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80029aa:	6879      	ldr	r1, [r7, #4]
 80029ac:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 80029ae:	fb01 f303 	mul.w	r3, r1, r3
 80029b2:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 80029b4:	441a      	add	r2, r3
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029c6:	00db      	lsls	r3, r3, #3
 80029c8:	441a      	add	r2, r3
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029da:	6879      	ldr	r1, [r7, #4]
 80029dc:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 80029de:	fb01 f303 	mul.w	r3, r1, r3
 80029e2:	009b      	lsls	r3, r3, #2
 80029e4:	441a      	add	r2, r3
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80029f6:	6879      	ldr	r1, [r7, #4]
 80029f8:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 80029fa:	fb01 f303 	mul.w	r3, r1, r3
 80029fe:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8002a00:	441a      	add	r2, r3
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a0e:	4a04      	ldr	r2, [pc, #16]	@ (8002a20 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 8002a10:	4293      	cmp	r3, r2
 8002a12:	d915      	bls.n	8002a40 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 8002a14:	e006      	b.n	8002a24 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 8002a16:	bf00      	nop
 8002a18:	ffff0003 	.word	0xffff0003
 8002a1c:	10002b00 	.word	0x10002b00
 8002a20:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002a2a:	f043 0220 	orr.w	r2, r3, #32
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	2203      	movs	r2, #3
 8002a38:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 8002a3c:	2301      	movs	r3, #1
 8002a3e:	e010      	b.n	8002a62 <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002a44:	60fb      	str	r3, [r7, #12]
 8002a46:	e005      	b.n	8002a54 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	3304      	adds	r3, #4
 8002a52:	60fb      	str	r3, [r7, #12]
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a5a:	68fa      	ldr	r2, [r7, #12]
 8002a5c:	429a      	cmp	r2, r3
 8002a5e:	d3f3      	bcc.n	8002a48 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 8002a60:	2300      	movs	r3, #0
}
 8002a62:	4618      	mov	r0, r3
 8002a64:	3714      	adds	r7, #20
 8002a66:	46bd      	mov	sp, r7
 8002a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a6c:	4770      	bx	lr
 8002a6e:	bf00      	nop

08002a70 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8002a70:	b480      	push	{r7}
 8002a72:	b089      	sub	sp, #36	@ 0x24
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	6078      	str	r0, [r7, #4]
 8002a78:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8002a7e:	4b89      	ldr	r3, [pc, #548]	@ (8002ca4 <HAL_GPIO_Init+0x234>)
 8002a80:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8002a82:	e194      	b.n	8002dae <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002a84:	683b      	ldr	r3, [r7, #0]
 8002a86:	681a      	ldr	r2, [r3, #0]
 8002a88:	2101      	movs	r1, #1
 8002a8a:	69fb      	ldr	r3, [r7, #28]
 8002a8c:	fa01 f303 	lsl.w	r3, r1, r3
 8002a90:	4013      	ands	r3, r2
 8002a92:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8002a94:	693b      	ldr	r3, [r7, #16]
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	f000 8186 	beq.w	8002da8 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002a9c:	683b      	ldr	r3, [r7, #0]
 8002a9e:	685b      	ldr	r3, [r3, #4]
 8002aa0:	f003 0303 	and.w	r3, r3, #3
 8002aa4:	2b01      	cmp	r3, #1
 8002aa6:	d005      	beq.n	8002ab4 <HAL_GPIO_Init+0x44>
 8002aa8:	683b      	ldr	r3, [r7, #0]
 8002aaa:	685b      	ldr	r3, [r3, #4]
 8002aac:	f003 0303 	and.w	r3, r3, #3
 8002ab0:	2b02      	cmp	r3, #2
 8002ab2:	d130      	bne.n	8002b16 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	689b      	ldr	r3, [r3, #8]
 8002ab8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002aba:	69fb      	ldr	r3, [r7, #28]
 8002abc:	005b      	lsls	r3, r3, #1
 8002abe:	2203      	movs	r2, #3
 8002ac0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ac4:	43db      	mvns	r3, r3
 8002ac6:	69ba      	ldr	r2, [r7, #24]
 8002ac8:	4013      	ands	r3, r2
 8002aca:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002acc:	683b      	ldr	r3, [r7, #0]
 8002ace:	68da      	ldr	r2, [r3, #12]
 8002ad0:	69fb      	ldr	r3, [r7, #28]
 8002ad2:	005b      	lsls	r3, r3, #1
 8002ad4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ad8:	69ba      	ldr	r2, [r7, #24]
 8002ada:	4313      	orrs	r3, r2
 8002adc:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	69ba      	ldr	r2, [r7, #24]
 8002ae2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	685b      	ldr	r3, [r3, #4]
 8002ae8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002aea:	2201      	movs	r2, #1
 8002aec:	69fb      	ldr	r3, [r7, #28]
 8002aee:	fa02 f303 	lsl.w	r3, r2, r3
 8002af2:	43db      	mvns	r3, r3
 8002af4:	69ba      	ldr	r2, [r7, #24]
 8002af6:	4013      	ands	r3, r2
 8002af8:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002afa:	683b      	ldr	r3, [r7, #0]
 8002afc:	685b      	ldr	r3, [r3, #4]
 8002afe:	091b      	lsrs	r3, r3, #4
 8002b00:	f003 0201 	and.w	r2, r3, #1
 8002b04:	69fb      	ldr	r3, [r7, #28]
 8002b06:	fa02 f303 	lsl.w	r3, r2, r3
 8002b0a:	69ba      	ldr	r2, [r7, #24]
 8002b0c:	4313      	orrs	r3, r2
 8002b0e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	69ba      	ldr	r2, [r7, #24]
 8002b14:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002b16:	683b      	ldr	r3, [r7, #0]
 8002b18:	685b      	ldr	r3, [r3, #4]
 8002b1a:	f003 0303 	and.w	r3, r3, #3
 8002b1e:	2b03      	cmp	r3, #3
 8002b20:	d017      	beq.n	8002b52 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	68db      	ldr	r3, [r3, #12]
 8002b26:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002b28:	69fb      	ldr	r3, [r7, #28]
 8002b2a:	005b      	lsls	r3, r3, #1
 8002b2c:	2203      	movs	r2, #3
 8002b2e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b32:	43db      	mvns	r3, r3
 8002b34:	69ba      	ldr	r2, [r7, #24]
 8002b36:	4013      	ands	r3, r2
 8002b38:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002b3a:	683b      	ldr	r3, [r7, #0]
 8002b3c:	689a      	ldr	r2, [r3, #8]
 8002b3e:	69fb      	ldr	r3, [r7, #28]
 8002b40:	005b      	lsls	r3, r3, #1
 8002b42:	fa02 f303 	lsl.w	r3, r2, r3
 8002b46:	69ba      	ldr	r2, [r7, #24]
 8002b48:	4313      	orrs	r3, r2
 8002b4a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	69ba      	ldr	r2, [r7, #24]
 8002b50:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b52:	683b      	ldr	r3, [r7, #0]
 8002b54:	685b      	ldr	r3, [r3, #4]
 8002b56:	f003 0303 	and.w	r3, r3, #3
 8002b5a:	2b02      	cmp	r3, #2
 8002b5c:	d123      	bne.n	8002ba6 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002b5e:	69fb      	ldr	r3, [r7, #28]
 8002b60:	08da      	lsrs	r2, r3, #3
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	3208      	adds	r2, #8
 8002b66:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002b6a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002b6c:	69fb      	ldr	r3, [r7, #28]
 8002b6e:	f003 0307 	and.w	r3, r3, #7
 8002b72:	009b      	lsls	r3, r3, #2
 8002b74:	220f      	movs	r2, #15
 8002b76:	fa02 f303 	lsl.w	r3, r2, r3
 8002b7a:	43db      	mvns	r3, r3
 8002b7c:	69ba      	ldr	r2, [r7, #24]
 8002b7e:	4013      	ands	r3, r2
 8002b80:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002b82:	683b      	ldr	r3, [r7, #0]
 8002b84:	691a      	ldr	r2, [r3, #16]
 8002b86:	69fb      	ldr	r3, [r7, #28]
 8002b88:	f003 0307 	and.w	r3, r3, #7
 8002b8c:	009b      	lsls	r3, r3, #2
 8002b8e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b92:	69ba      	ldr	r2, [r7, #24]
 8002b94:	4313      	orrs	r3, r2
 8002b96:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002b98:	69fb      	ldr	r3, [r7, #28]
 8002b9a:	08da      	lsrs	r2, r3, #3
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	3208      	adds	r2, #8
 8002ba0:	69b9      	ldr	r1, [r7, #24]
 8002ba2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002bac:	69fb      	ldr	r3, [r7, #28]
 8002bae:	005b      	lsls	r3, r3, #1
 8002bb0:	2203      	movs	r2, #3
 8002bb2:	fa02 f303 	lsl.w	r3, r2, r3
 8002bb6:	43db      	mvns	r3, r3
 8002bb8:	69ba      	ldr	r2, [r7, #24]
 8002bba:	4013      	ands	r3, r2
 8002bbc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002bbe:	683b      	ldr	r3, [r7, #0]
 8002bc0:	685b      	ldr	r3, [r3, #4]
 8002bc2:	f003 0203 	and.w	r2, r3, #3
 8002bc6:	69fb      	ldr	r3, [r7, #28]
 8002bc8:	005b      	lsls	r3, r3, #1
 8002bca:	fa02 f303 	lsl.w	r3, r2, r3
 8002bce:	69ba      	ldr	r2, [r7, #24]
 8002bd0:	4313      	orrs	r3, r2
 8002bd2:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	69ba      	ldr	r2, [r7, #24]
 8002bd8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002bda:	683b      	ldr	r3, [r7, #0]
 8002bdc:	685b      	ldr	r3, [r3, #4]
 8002bde:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	f000 80e0 	beq.w	8002da8 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002be8:	4b2f      	ldr	r3, [pc, #188]	@ (8002ca8 <HAL_GPIO_Init+0x238>)
 8002bea:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002bee:	4a2e      	ldr	r2, [pc, #184]	@ (8002ca8 <HAL_GPIO_Init+0x238>)
 8002bf0:	f043 0302 	orr.w	r3, r3, #2
 8002bf4:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8002bf8:	4b2b      	ldr	r3, [pc, #172]	@ (8002ca8 <HAL_GPIO_Init+0x238>)
 8002bfa:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002bfe:	f003 0302 	and.w	r3, r3, #2
 8002c02:	60fb      	str	r3, [r7, #12]
 8002c04:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002c06:	4a29      	ldr	r2, [pc, #164]	@ (8002cac <HAL_GPIO_Init+0x23c>)
 8002c08:	69fb      	ldr	r3, [r7, #28]
 8002c0a:	089b      	lsrs	r3, r3, #2
 8002c0c:	3302      	adds	r3, #2
 8002c0e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c12:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002c14:	69fb      	ldr	r3, [r7, #28]
 8002c16:	f003 0303 	and.w	r3, r3, #3
 8002c1a:	009b      	lsls	r3, r3, #2
 8002c1c:	220f      	movs	r2, #15
 8002c1e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c22:	43db      	mvns	r3, r3
 8002c24:	69ba      	ldr	r2, [r7, #24]
 8002c26:	4013      	ands	r3, r2
 8002c28:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	4a20      	ldr	r2, [pc, #128]	@ (8002cb0 <HAL_GPIO_Init+0x240>)
 8002c2e:	4293      	cmp	r3, r2
 8002c30:	d052      	beq.n	8002cd8 <HAL_GPIO_Init+0x268>
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	4a1f      	ldr	r2, [pc, #124]	@ (8002cb4 <HAL_GPIO_Init+0x244>)
 8002c36:	4293      	cmp	r3, r2
 8002c38:	d031      	beq.n	8002c9e <HAL_GPIO_Init+0x22e>
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	4a1e      	ldr	r2, [pc, #120]	@ (8002cb8 <HAL_GPIO_Init+0x248>)
 8002c3e:	4293      	cmp	r3, r2
 8002c40:	d02b      	beq.n	8002c9a <HAL_GPIO_Init+0x22a>
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	4a1d      	ldr	r2, [pc, #116]	@ (8002cbc <HAL_GPIO_Init+0x24c>)
 8002c46:	4293      	cmp	r3, r2
 8002c48:	d025      	beq.n	8002c96 <HAL_GPIO_Init+0x226>
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	4a1c      	ldr	r2, [pc, #112]	@ (8002cc0 <HAL_GPIO_Init+0x250>)
 8002c4e:	4293      	cmp	r3, r2
 8002c50:	d01f      	beq.n	8002c92 <HAL_GPIO_Init+0x222>
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	4a1b      	ldr	r2, [pc, #108]	@ (8002cc4 <HAL_GPIO_Init+0x254>)
 8002c56:	4293      	cmp	r3, r2
 8002c58:	d019      	beq.n	8002c8e <HAL_GPIO_Init+0x21e>
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	4a1a      	ldr	r2, [pc, #104]	@ (8002cc8 <HAL_GPIO_Init+0x258>)
 8002c5e:	4293      	cmp	r3, r2
 8002c60:	d013      	beq.n	8002c8a <HAL_GPIO_Init+0x21a>
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	4a19      	ldr	r2, [pc, #100]	@ (8002ccc <HAL_GPIO_Init+0x25c>)
 8002c66:	4293      	cmp	r3, r2
 8002c68:	d00d      	beq.n	8002c86 <HAL_GPIO_Init+0x216>
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	4a18      	ldr	r2, [pc, #96]	@ (8002cd0 <HAL_GPIO_Init+0x260>)
 8002c6e:	4293      	cmp	r3, r2
 8002c70:	d007      	beq.n	8002c82 <HAL_GPIO_Init+0x212>
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	4a17      	ldr	r2, [pc, #92]	@ (8002cd4 <HAL_GPIO_Init+0x264>)
 8002c76:	4293      	cmp	r3, r2
 8002c78:	d101      	bne.n	8002c7e <HAL_GPIO_Init+0x20e>
 8002c7a:	2309      	movs	r3, #9
 8002c7c:	e02d      	b.n	8002cda <HAL_GPIO_Init+0x26a>
 8002c7e:	230a      	movs	r3, #10
 8002c80:	e02b      	b.n	8002cda <HAL_GPIO_Init+0x26a>
 8002c82:	2308      	movs	r3, #8
 8002c84:	e029      	b.n	8002cda <HAL_GPIO_Init+0x26a>
 8002c86:	2307      	movs	r3, #7
 8002c88:	e027      	b.n	8002cda <HAL_GPIO_Init+0x26a>
 8002c8a:	2306      	movs	r3, #6
 8002c8c:	e025      	b.n	8002cda <HAL_GPIO_Init+0x26a>
 8002c8e:	2305      	movs	r3, #5
 8002c90:	e023      	b.n	8002cda <HAL_GPIO_Init+0x26a>
 8002c92:	2304      	movs	r3, #4
 8002c94:	e021      	b.n	8002cda <HAL_GPIO_Init+0x26a>
 8002c96:	2303      	movs	r3, #3
 8002c98:	e01f      	b.n	8002cda <HAL_GPIO_Init+0x26a>
 8002c9a:	2302      	movs	r3, #2
 8002c9c:	e01d      	b.n	8002cda <HAL_GPIO_Init+0x26a>
 8002c9e:	2301      	movs	r3, #1
 8002ca0:	e01b      	b.n	8002cda <HAL_GPIO_Init+0x26a>
 8002ca2:	bf00      	nop
 8002ca4:	58000080 	.word	0x58000080
 8002ca8:	58024400 	.word	0x58024400
 8002cac:	58000400 	.word	0x58000400
 8002cb0:	58020000 	.word	0x58020000
 8002cb4:	58020400 	.word	0x58020400
 8002cb8:	58020800 	.word	0x58020800
 8002cbc:	58020c00 	.word	0x58020c00
 8002cc0:	58021000 	.word	0x58021000
 8002cc4:	58021400 	.word	0x58021400
 8002cc8:	58021800 	.word	0x58021800
 8002ccc:	58021c00 	.word	0x58021c00
 8002cd0:	58022000 	.word	0x58022000
 8002cd4:	58022400 	.word	0x58022400
 8002cd8:	2300      	movs	r3, #0
 8002cda:	69fa      	ldr	r2, [r7, #28]
 8002cdc:	f002 0203 	and.w	r2, r2, #3
 8002ce0:	0092      	lsls	r2, r2, #2
 8002ce2:	4093      	lsls	r3, r2
 8002ce4:	69ba      	ldr	r2, [r7, #24]
 8002ce6:	4313      	orrs	r3, r2
 8002ce8:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002cea:	4938      	ldr	r1, [pc, #224]	@ (8002dcc <HAL_GPIO_Init+0x35c>)
 8002cec:	69fb      	ldr	r3, [r7, #28]
 8002cee:	089b      	lsrs	r3, r3, #2
 8002cf0:	3302      	adds	r3, #2
 8002cf2:	69ba      	ldr	r2, [r7, #24]
 8002cf4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002cf8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002d00:	693b      	ldr	r3, [r7, #16]
 8002d02:	43db      	mvns	r3, r3
 8002d04:	69ba      	ldr	r2, [r7, #24]
 8002d06:	4013      	ands	r3, r2
 8002d08:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002d0a:	683b      	ldr	r3, [r7, #0]
 8002d0c:	685b      	ldr	r3, [r3, #4]
 8002d0e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d003      	beq.n	8002d1e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8002d16:	69ba      	ldr	r2, [r7, #24]
 8002d18:	693b      	ldr	r3, [r7, #16]
 8002d1a:	4313      	orrs	r3, r2
 8002d1c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8002d1e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002d22:	69bb      	ldr	r3, [r7, #24]
 8002d24:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8002d26:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002d2a:	685b      	ldr	r3, [r3, #4]
 8002d2c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002d2e:	693b      	ldr	r3, [r7, #16]
 8002d30:	43db      	mvns	r3, r3
 8002d32:	69ba      	ldr	r2, [r7, #24]
 8002d34:	4013      	ands	r3, r2
 8002d36:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002d38:	683b      	ldr	r3, [r7, #0]
 8002d3a:	685b      	ldr	r3, [r3, #4]
 8002d3c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d003      	beq.n	8002d4c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002d44:	69ba      	ldr	r2, [r7, #24]
 8002d46:	693b      	ldr	r3, [r7, #16]
 8002d48:	4313      	orrs	r3, r2
 8002d4a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8002d4c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002d50:	69bb      	ldr	r3, [r7, #24]
 8002d52:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8002d54:	697b      	ldr	r3, [r7, #20]
 8002d56:	685b      	ldr	r3, [r3, #4]
 8002d58:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002d5a:	693b      	ldr	r3, [r7, #16]
 8002d5c:	43db      	mvns	r3, r3
 8002d5e:	69ba      	ldr	r2, [r7, #24]
 8002d60:	4013      	ands	r3, r2
 8002d62:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002d64:	683b      	ldr	r3, [r7, #0]
 8002d66:	685b      	ldr	r3, [r3, #4]
 8002d68:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d003      	beq.n	8002d78 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8002d70:	69ba      	ldr	r2, [r7, #24]
 8002d72:	693b      	ldr	r3, [r7, #16]
 8002d74:	4313      	orrs	r3, r2
 8002d76:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8002d78:	697b      	ldr	r3, [r7, #20]
 8002d7a:	69ba      	ldr	r2, [r7, #24]
 8002d7c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8002d7e:	697b      	ldr	r3, [r7, #20]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002d84:	693b      	ldr	r3, [r7, #16]
 8002d86:	43db      	mvns	r3, r3
 8002d88:	69ba      	ldr	r2, [r7, #24]
 8002d8a:	4013      	ands	r3, r2
 8002d8c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002d8e:	683b      	ldr	r3, [r7, #0]
 8002d90:	685b      	ldr	r3, [r3, #4]
 8002d92:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d003      	beq.n	8002da2 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8002d9a:	69ba      	ldr	r2, [r7, #24]
 8002d9c:	693b      	ldr	r3, [r7, #16]
 8002d9e:	4313      	orrs	r3, r2
 8002da0:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8002da2:	697b      	ldr	r3, [r7, #20]
 8002da4:	69ba      	ldr	r2, [r7, #24]
 8002da6:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8002da8:	69fb      	ldr	r3, [r7, #28]
 8002daa:	3301      	adds	r3, #1
 8002dac:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8002dae:	683b      	ldr	r3, [r7, #0]
 8002db0:	681a      	ldr	r2, [r3, #0]
 8002db2:	69fb      	ldr	r3, [r7, #28]
 8002db4:	fa22 f303 	lsr.w	r3, r2, r3
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	f47f ae63 	bne.w	8002a84 <HAL_GPIO_Init+0x14>
  }
}
 8002dbe:	bf00      	nop
 8002dc0:	bf00      	nop
 8002dc2:	3724      	adds	r7, #36	@ 0x24
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dca:	4770      	bx	lr
 8002dcc:	58000400 	.word	0x58000400

08002dd0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002dd0:	b480      	push	{r7}
 8002dd2:	b083      	sub	sp, #12
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	6078      	str	r0, [r7, #4]
 8002dd8:	460b      	mov	r3, r1
 8002dda:	807b      	strh	r3, [r7, #2]
 8002ddc:	4613      	mov	r3, r2
 8002dde:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002de0:	787b      	ldrb	r3, [r7, #1]
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d003      	beq.n	8002dee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002de6:	887a      	ldrh	r2, [r7, #2]
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8002dec:	e003      	b.n	8002df6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8002dee:	887b      	ldrh	r3, [r7, #2]
 8002df0:	041a      	lsls	r2, r3, #16
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	619a      	str	r2, [r3, #24]
}
 8002df6:	bf00      	nop
 8002df8:	370c      	adds	r7, #12
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e00:	4770      	bx	lr
	...

08002e04 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 8002e04:	b480      	push	{r7}
 8002e06:	b083      	sub	sp, #12
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 8002e0c:	4a08      	ldr	r2, [pc, #32]	@ (8002e30 <HAL_HSEM_FastTake+0x2c>)
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	3320      	adds	r3, #32
 8002e12:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e16:	4a07      	ldr	r2, [pc, #28]	@ (8002e34 <HAL_HSEM_FastTake+0x30>)
 8002e18:	4293      	cmp	r3, r2
 8002e1a:	d101      	bne.n	8002e20 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 8002e1c:	2300      	movs	r3, #0
 8002e1e:	e000      	b.n	8002e22 <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 8002e20:	2301      	movs	r3, #1
}
 8002e22:	4618      	mov	r0, r3
 8002e24:	370c      	adds	r7, #12
 8002e26:	46bd      	mov	sp, r7
 8002e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2c:	4770      	bx	lr
 8002e2e:	bf00      	nop
 8002e30:	58026400 	.word	0x58026400
 8002e34:	80000300 	.word	0x80000300

08002e38 <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 8002e38:	b480      	push	{r7}
 8002e3a:	b083      	sub	sp, #12
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	6078      	str	r0, [r7, #4]
 8002e40:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 8002e42:	4906      	ldr	r1, [pc, #24]	@ (8002e5c <HAL_HSEM_Release+0x24>)
 8002e44:	683b      	ldr	r3, [r7, #0]
 8002e46:	f443 7240 	orr.w	r2, r3, #768	@ 0x300
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 8002e50:	bf00      	nop
 8002e52:	370c      	adds	r7, #12
 8002e54:	46bd      	mov	sp, r7
 8002e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e5a:	4770      	bx	lr
 8002e5c:	58026400 	.word	0x58026400

08002e60 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8002e60:	b580      	push	{r7, lr}
 8002e62:	b084      	sub	sp, #16
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8002e68:	4b29      	ldr	r3, [pc, #164]	@ (8002f10 <HAL_PWREx_ConfigSupply+0xb0>)
 8002e6a:	68db      	ldr	r3, [r3, #12]
 8002e6c:	f003 0307 	and.w	r3, r3, #7
 8002e70:	2b06      	cmp	r3, #6
 8002e72:	d00a      	beq.n	8002e8a <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8002e74:	4b26      	ldr	r3, [pc, #152]	@ (8002f10 <HAL_PWREx_ConfigSupply+0xb0>)
 8002e76:	68db      	ldr	r3, [r3, #12]
 8002e78:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002e7c:	687a      	ldr	r2, [r7, #4]
 8002e7e:	429a      	cmp	r2, r3
 8002e80:	d001      	beq.n	8002e86 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8002e82:	2301      	movs	r3, #1
 8002e84:	e040      	b.n	8002f08 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8002e86:	2300      	movs	r3, #0
 8002e88:	e03e      	b.n	8002f08 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8002e8a:	4b21      	ldr	r3, [pc, #132]	@ (8002f10 <HAL_PWREx_ConfigSupply+0xb0>)
 8002e8c:	68db      	ldr	r3, [r3, #12]
 8002e8e:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 8002e92:	491f      	ldr	r1, [pc, #124]	@ (8002f10 <HAL_PWREx_ConfigSupply+0xb0>)
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	4313      	orrs	r3, r2
 8002e98:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8002e9a:	f7fe fbd5 	bl	8001648 <HAL_GetTick>
 8002e9e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002ea0:	e009      	b.n	8002eb6 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8002ea2:	f7fe fbd1 	bl	8001648 <HAL_GetTick>
 8002ea6:	4602      	mov	r2, r0
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	1ad3      	subs	r3, r2, r3
 8002eac:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002eb0:	d901      	bls.n	8002eb6 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8002eb2:	2301      	movs	r3, #1
 8002eb4:	e028      	b.n	8002f08 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002eb6:	4b16      	ldr	r3, [pc, #88]	@ (8002f10 <HAL_PWREx_ConfigSupply+0xb0>)
 8002eb8:	685b      	ldr	r3, [r3, #4]
 8002eba:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002ebe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002ec2:	d1ee      	bne.n	8002ea2 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	2b1e      	cmp	r3, #30
 8002ec8:	d008      	beq.n	8002edc <HAL_PWREx_ConfigSupply+0x7c>
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	2b2e      	cmp	r3, #46	@ 0x2e
 8002ece:	d005      	beq.n	8002edc <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	2b1d      	cmp	r3, #29
 8002ed4:	d002      	beq.n	8002edc <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	2b2d      	cmp	r3, #45	@ 0x2d
 8002eda:	d114      	bne.n	8002f06 <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8002edc:	f7fe fbb4 	bl	8001648 <HAL_GetTick>
 8002ee0:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8002ee2:	e009      	b.n	8002ef8 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8002ee4:	f7fe fbb0 	bl	8001648 <HAL_GetTick>
 8002ee8:	4602      	mov	r2, r0
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	1ad3      	subs	r3, r2, r3
 8002eee:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002ef2:	d901      	bls.n	8002ef8 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8002ef4:	2301      	movs	r3, #1
 8002ef6:	e007      	b.n	8002f08 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8002ef8:	4b05      	ldr	r3, [pc, #20]	@ (8002f10 <HAL_PWREx_ConfigSupply+0xb0>)
 8002efa:	68db      	ldr	r3, [r3, #12]
 8002efc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f00:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002f04:	d1ee      	bne.n	8002ee4 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8002f06:	2300      	movs	r3, #0
}
 8002f08:	4618      	mov	r0, r3
 8002f0a:	3710      	adds	r7, #16
 8002f0c:	46bd      	mov	sp, r7
 8002f0e:	bd80      	pop	{r7, pc}
 8002f10:	58024800 	.word	0x58024800

08002f14 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b08c      	sub	sp, #48	@ 0x30
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d102      	bne.n	8002f28 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002f22:	2301      	movs	r3, #1
 8002f24:	f000 bc48 	b.w	80037b8 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f003 0301 	and.w	r3, r3, #1
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	f000 8088 	beq.w	8003046 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002f36:	4b99      	ldr	r3, [pc, #612]	@ (800319c <HAL_RCC_OscConfig+0x288>)
 8002f38:	691b      	ldr	r3, [r3, #16]
 8002f3a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002f3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002f40:	4b96      	ldr	r3, [pc, #600]	@ (800319c <HAL_RCC_OscConfig+0x288>)
 8002f42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f44:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8002f46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f48:	2b10      	cmp	r3, #16
 8002f4a:	d007      	beq.n	8002f5c <HAL_RCC_OscConfig+0x48>
 8002f4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f4e:	2b18      	cmp	r3, #24
 8002f50:	d111      	bne.n	8002f76 <HAL_RCC_OscConfig+0x62>
 8002f52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f54:	f003 0303 	and.w	r3, r3, #3
 8002f58:	2b02      	cmp	r3, #2
 8002f5a:	d10c      	bne.n	8002f76 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f5c:	4b8f      	ldr	r3, [pc, #572]	@ (800319c <HAL_RCC_OscConfig+0x288>)
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d06d      	beq.n	8003044 <HAL_RCC_OscConfig+0x130>
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	685b      	ldr	r3, [r3, #4]
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d169      	bne.n	8003044 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002f70:	2301      	movs	r3, #1
 8002f72:	f000 bc21 	b.w	80037b8 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	685b      	ldr	r3, [r3, #4]
 8002f7a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002f7e:	d106      	bne.n	8002f8e <HAL_RCC_OscConfig+0x7a>
 8002f80:	4b86      	ldr	r3, [pc, #536]	@ (800319c <HAL_RCC_OscConfig+0x288>)
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	4a85      	ldr	r2, [pc, #532]	@ (800319c <HAL_RCC_OscConfig+0x288>)
 8002f86:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f8a:	6013      	str	r3, [r2, #0]
 8002f8c:	e02e      	b.n	8002fec <HAL_RCC_OscConfig+0xd8>
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	685b      	ldr	r3, [r3, #4]
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d10c      	bne.n	8002fb0 <HAL_RCC_OscConfig+0x9c>
 8002f96:	4b81      	ldr	r3, [pc, #516]	@ (800319c <HAL_RCC_OscConfig+0x288>)
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	4a80      	ldr	r2, [pc, #512]	@ (800319c <HAL_RCC_OscConfig+0x288>)
 8002f9c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002fa0:	6013      	str	r3, [r2, #0]
 8002fa2:	4b7e      	ldr	r3, [pc, #504]	@ (800319c <HAL_RCC_OscConfig+0x288>)
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	4a7d      	ldr	r2, [pc, #500]	@ (800319c <HAL_RCC_OscConfig+0x288>)
 8002fa8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002fac:	6013      	str	r3, [r2, #0]
 8002fae:	e01d      	b.n	8002fec <HAL_RCC_OscConfig+0xd8>
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	685b      	ldr	r3, [r3, #4]
 8002fb4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002fb8:	d10c      	bne.n	8002fd4 <HAL_RCC_OscConfig+0xc0>
 8002fba:	4b78      	ldr	r3, [pc, #480]	@ (800319c <HAL_RCC_OscConfig+0x288>)
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	4a77      	ldr	r2, [pc, #476]	@ (800319c <HAL_RCC_OscConfig+0x288>)
 8002fc0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002fc4:	6013      	str	r3, [r2, #0]
 8002fc6:	4b75      	ldr	r3, [pc, #468]	@ (800319c <HAL_RCC_OscConfig+0x288>)
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	4a74      	ldr	r2, [pc, #464]	@ (800319c <HAL_RCC_OscConfig+0x288>)
 8002fcc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002fd0:	6013      	str	r3, [r2, #0]
 8002fd2:	e00b      	b.n	8002fec <HAL_RCC_OscConfig+0xd8>
 8002fd4:	4b71      	ldr	r3, [pc, #452]	@ (800319c <HAL_RCC_OscConfig+0x288>)
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	4a70      	ldr	r2, [pc, #448]	@ (800319c <HAL_RCC_OscConfig+0x288>)
 8002fda:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002fde:	6013      	str	r3, [r2, #0]
 8002fe0:	4b6e      	ldr	r3, [pc, #440]	@ (800319c <HAL_RCC_OscConfig+0x288>)
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	4a6d      	ldr	r2, [pc, #436]	@ (800319c <HAL_RCC_OscConfig+0x288>)
 8002fe6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002fea:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	685b      	ldr	r3, [r3, #4]
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d013      	beq.n	800301c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ff4:	f7fe fb28 	bl	8001648 <HAL_GetTick>
 8002ff8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002ffa:	e008      	b.n	800300e <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ffc:	f7fe fb24 	bl	8001648 <HAL_GetTick>
 8003000:	4602      	mov	r2, r0
 8003002:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003004:	1ad3      	subs	r3, r2, r3
 8003006:	2b64      	cmp	r3, #100	@ 0x64
 8003008:	d901      	bls.n	800300e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800300a:	2303      	movs	r3, #3
 800300c:	e3d4      	b.n	80037b8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800300e:	4b63      	ldr	r3, [pc, #396]	@ (800319c <HAL_RCC_OscConfig+0x288>)
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003016:	2b00      	cmp	r3, #0
 8003018:	d0f0      	beq.n	8002ffc <HAL_RCC_OscConfig+0xe8>
 800301a:	e014      	b.n	8003046 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800301c:	f7fe fb14 	bl	8001648 <HAL_GetTick>
 8003020:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003022:	e008      	b.n	8003036 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003024:	f7fe fb10 	bl	8001648 <HAL_GetTick>
 8003028:	4602      	mov	r2, r0
 800302a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800302c:	1ad3      	subs	r3, r2, r3
 800302e:	2b64      	cmp	r3, #100	@ 0x64
 8003030:	d901      	bls.n	8003036 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003032:	2303      	movs	r3, #3
 8003034:	e3c0      	b.n	80037b8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003036:	4b59      	ldr	r3, [pc, #356]	@ (800319c <HAL_RCC_OscConfig+0x288>)
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800303e:	2b00      	cmp	r3, #0
 8003040:	d1f0      	bne.n	8003024 <HAL_RCC_OscConfig+0x110>
 8003042:	e000      	b.n	8003046 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003044:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f003 0302 	and.w	r3, r3, #2
 800304e:	2b00      	cmp	r3, #0
 8003050:	f000 80ca 	beq.w	80031e8 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003054:	4b51      	ldr	r3, [pc, #324]	@ (800319c <HAL_RCC_OscConfig+0x288>)
 8003056:	691b      	ldr	r3, [r3, #16]
 8003058:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800305c:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800305e:	4b4f      	ldr	r3, [pc, #316]	@ (800319c <HAL_RCC_OscConfig+0x288>)
 8003060:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003062:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8003064:	6a3b      	ldr	r3, [r7, #32]
 8003066:	2b00      	cmp	r3, #0
 8003068:	d007      	beq.n	800307a <HAL_RCC_OscConfig+0x166>
 800306a:	6a3b      	ldr	r3, [r7, #32]
 800306c:	2b18      	cmp	r3, #24
 800306e:	d156      	bne.n	800311e <HAL_RCC_OscConfig+0x20a>
 8003070:	69fb      	ldr	r3, [r7, #28]
 8003072:	f003 0303 	and.w	r3, r3, #3
 8003076:	2b00      	cmp	r3, #0
 8003078:	d151      	bne.n	800311e <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800307a:	4b48      	ldr	r3, [pc, #288]	@ (800319c <HAL_RCC_OscConfig+0x288>)
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f003 0304 	and.w	r3, r3, #4
 8003082:	2b00      	cmp	r3, #0
 8003084:	d005      	beq.n	8003092 <HAL_RCC_OscConfig+0x17e>
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	68db      	ldr	r3, [r3, #12]
 800308a:	2b00      	cmp	r3, #0
 800308c:	d101      	bne.n	8003092 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800308e:	2301      	movs	r3, #1
 8003090:	e392      	b.n	80037b8 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003092:	4b42      	ldr	r3, [pc, #264]	@ (800319c <HAL_RCC_OscConfig+0x288>)
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f023 0219 	bic.w	r2, r3, #25
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	68db      	ldr	r3, [r3, #12]
 800309e:	493f      	ldr	r1, [pc, #252]	@ (800319c <HAL_RCC_OscConfig+0x288>)
 80030a0:	4313      	orrs	r3, r2
 80030a2:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030a4:	f7fe fad0 	bl	8001648 <HAL_GetTick>
 80030a8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80030aa:	e008      	b.n	80030be <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80030ac:	f7fe facc 	bl	8001648 <HAL_GetTick>
 80030b0:	4602      	mov	r2, r0
 80030b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030b4:	1ad3      	subs	r3, r2, r3
 80030b6:	2b02      	cmp	r3, #2
 80030b8:	d901      	bls.n	80030be <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80030ba:	2303      	movs	r3, #3
 80030bc:	e37c      	b.n	80037b8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80030be:	4b37      	ldr	r3, [pc, #220]	@ (800319c <HAL_RCC_OscConfig+0x288>)
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	f003 0304 	and.w	r3, r3, #4
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d0f0      	beq.n	80030ac <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030ca:	f7fe faed 	bl	80016a8 <HAL_GetREVID>
 80030ce:	4603      	mov	r3, r0
 80030d0:	f241 0203 	movw	r2, #4099	@ 0x1003
 80030d4:	4293      	cmp	r3, r2
 80030d6:	d817      	bhi.n	8003108 <HAL_RCC_OscConfig+0x1f4>
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	691b      	ldr	r3, [r3, #16]
 80030dc:	2b40      	cmp	r3, #64	@ 0x40
 80030de:	d108      	bne.n	80030f2 <HAL_RCC_OscConfig+0x1de>
 80030e0:	4b2e      	ldr	r3, [pc, #184]	@ (800319c <HAL_RCC_OscConfig+0x288>)
 80030e2:	685b      	ldr	r3, [r3, #4]
 80030e4:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80030e8:	4a2c      	ldr	r2, [pc, #176]	@ (800319c <HAL_RCC_OscConfig+0x288>)
 80030ea:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80030ee:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80030f0:	e07a      	b.n	80031e8 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030f2:	4b2a      	ldr	r3, [pc, #168]	@ (800319c <HAL_RCC_OscConfig+0x288>)
 80030f4:	685b      	ldr	r3, [r3, #4]
 80030f6:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	691b      	ldr	r3, [r3, #16]
 80030fe:	031b      	lsls	r3, r3, #12
 8003100:	4926      	ldr	r1, [pc, #152]	@ (800319c <HAL_RCC_OscConfig+0x288>)
 8003102:	4313      	orrs	r3, r2
 8003104:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003106:	e06f      	b.n	80031e8 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003108:	4b24      	ldr	r3, [pc, #144]	@ (800319c <HAL_RCC_OscConfig+0x288>)
 800310a:	685b      	ldr	r3, [r3, #4]
 800310c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	691b      	ldr	r3, [r3, #16]
 8003114:	061b      	lsls	r3, r3, #24
 8003116:	4921      	ldr	r1, [pc, #132]	@ (800319c <HAL_RCC_OscConfig+0x288>)
 8003118:	4313      	orrs	r3, r2
 800311a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800311c:	e064      	b.n	80031e8 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	68db      	ldr	r3, [r3, #12]
 8003122:	2b00      	cmp	r3, #0
 8003124:	d047      	beq.n	80031b6 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003126:	4b1d      	ldr	r3, [pc, #116]	@ (800319c <HAL_RCC_OscConfig+0x288>)
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f023 0219 	bic.w	r2, r3, #25
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	68db      	ldr	r3, [r3, #12]
 8003132:	491a      	ldr	r1, [pc, #104]	@ (800319c <HAL_RCC_OscConfig+0x288>)
 8003134:	4313      	orrs	r3, r2
 8003136:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003138:	f7fe fa86 	bl	8001648 <HAL_GetTick>
 800313c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800313e:	e008      	b.n	8003152 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003140:	f7fe fa82 	bl	8001648 <HAL_GetTick>
 8003144:	4602      	mov	r2, r0
 8003146:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003148:	1ad3      	subs	r3, r2, r3
 800314a:	2b02      	cmp	r3, #2
 800314c:	d901      	bls.n	8003152 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800314e:	2303      	movs	r3, #3
 8003150:	e332      	b.n	80037b8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003152:	4b12      	ldr	r3, [pc, #72]	@ (800319c <HAL_RCC_OscConfig+0x288>)
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f003 0304 	and.w	r3, r3, #4
 800315a:	2b00      	cmp	r3, #0
 800315c:	d0f0      	beq.n	8003140 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800315e:	f7fe faa3 	bl	80016a8 <HAL_GetREVID>
 8003162:	4603      	mov	r3, r0
 8003164:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003168:	4293      	cmp	r3, r2
 800316a:	d819      	bhi.n	80031a0 <HAL_RCC_OscConfig+0x28c>
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	691b      	ldr	r3, [r3, #16]
 8003170:	2b40      	cmp	r3, #64	@ 0x40
 8003172:	d108      	bne.n	8003186 <HAL_RCC_OscConfig+0x272>
 8003174:	4b09      	ldr	r3, [pc, #36]	@ (800319c <HAL_RCC_OscConfig+0x288>)
 8003176:	685b      	ldr	r3, [r3, #4]
 8003178:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800317c:	4a07      	ldr	r2, [pc, #28]	@ (800319c <HAL_RCC_OscConfig+0x288>)
 800317e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003182:	6053      	str	r3, [r2, #4]
 8003184:	e030      	b.n	80031e8 <HAL_RCC_OscConfig+0x2d4>
 8003186:	4b05      	ldr	r3, [pc, #20]	@ (800319c <HAL_RCC_OscConfig+0x288>)
 8003188:	685b      	ldr	r3, [r3, #4]
 800318a:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	691b      	ldr	r3, [r3, #16]
 8003192:	031b      	lsls	r3, r3, #12
 8003194:	4901      	ldr	r1, [pc, #4]	@ (800319c <HAL_RCC_OscConfig+0x288>)
 8003196:	4313      	orrs	r3, r2
 8003198:	604b      	str	r3, [r1, #4]
 800319a:	e025      	b.n	80031e8 <HAL_RCC_OscConfig+0x2d4>
 800319c:	58024400 	.word	0x58024400
 80031a0:	4b9a      	ldr	r3, [pc, #616]	@ (800340c <HAL_RCC_OscConfig+0x4f8>)
 80031a2:	685b      	ldr	r3, [r3, #4]
 80031a4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	691b      	ldr	r3, [r3, #16]
 80031ac:	061b      	lsls	r3, r3, #24
 80031ae:	4997      	ldr	r1, [pc, #604]	@ (800340c <HAL_RCC_OscConfig+0x4f8>)
 80031b0:	4313      	orrs	r3, r2
 80031b2:	604b      	str	r3, [r1, #4]
 80031b4:	e018      	b.n	80031e8 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80031b6:	4b95      	ldr	r3, [pc, #596]	@ (800340c <HAL_RCC_OscConfig+0x4f8>)
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	4a94      	ldr	r2, [pc, #592]	@ (800340c <HAL_RCC_OscConfig+0x4f8>)
 80031bc:	f023 0301 	bic.w	r3, r3, #1
 80031c0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031c2:	f7fe fa41 	bl	8001648 <HAL_GetTick>
 80031c6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80031c8:	e008      	b.n	80031dc <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80031ca:	f7fe fa3d 	bl	8001648 <HAL_GetTick>
 80031ce:	4602      	mov	r2, r0
 80031d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031d2:	1ad3      	subs	r3, r2, r3
 80031d4:	2b02      	cmp	r3, #2
 80031d6:	d901      	bls.n	80031dc <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 80031d8:	2303      	movs	r3, #3
 80031da:	e2ed      	b.n	80037b8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80031dc:	4b8b      	ldr	r3, [pc, #556]	@ (800340c <HAL_RCC_OscConfig+0x4f8>)
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	f003 0304 	and.w	r3, r3, #4
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d1f0      	bne.n	80031ca <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f003 0310 	and.w	r3, r3, #16
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	f000 80a9 	beq.w	8003348 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80031f6:	4b85      	ldr	r3, [pc, #532]	@ (800340c <HAL_RCC_OscConfig+0x4f8>)
 80031f8:	691b      	ldr	r3, [r3, #16]
 80031fa:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80031fe:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003200:	4b82      	ldr	r3, [pc, #520]	@ (800340c <HAL_RCC_OscConfig+0x4f8>)
 8003202:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003204:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8003206:	69bb      	ldr	r3, [r7, #24]
 8003208:	2b08      	cmp	r3, #8
 800320a:	d007      	beq.n	800321c <HAL_RCC_OscConfig+0x308>
 800320c:	69bb      	ldr	r3, [r7, #24]
 800320e:	2b18      	cmp	r3, #24
 8003210:	d13a      	bne.n	8003288 <HAL_RCC_OscConfig+0x374>
 8003212:	697b      	ldr	r3, [r7, #20]
 8003214:	f003 0303 	and.w	r3, r3, #3
 8003218:	2b01      	cmp	r3, #1
 800321a:	d135      	bne.n	8003288 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800321c:	4b7b      	ldr	r3, [pc, #492]	@ (800340c <HAL_RCC_OscConfig+0x4f8>)
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003224:	2b00      	cmp	r3, #0
 8003226:	d005      	beq.n	8003234 <HAL_RCC_OscConfig+0x320>
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	69db      	ldr	r3, [r3, #28]
 800322c:	2b80      	cmp	r3, #128	@ 0x80
 800322e:	d001      	beq.n	8003234 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8003230:	2301      	movs	r3, #1
 8003232:	e2c1      	b.n	80037b8 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003234:	f7fe fa38 	bl	80016a8 <HAL_GetREVID>
 8003238:	4603      	mov	r3, r0
 800323a:	f241 0203 	movw	r2, #4099	@ 0x1003
 800323e:	4293      	cmp	r3, r2
 8003240:	d817      	bhi.n	8003272 <HAL_RCC_OscConfig+0x35e>
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	6a1b      	ldr	r3, [r3, #32]
 8003246:	2b20      	cmp	r3, #32
 8003248:	d108      	bne.n	800325c <HAL_RCC_OscConfig+0x348>
 800324a:	4b70      	ldr	r3, [pc, #448]	@ (800340c <HAL_RCC_OscConfig+0x4f8>)
 800324c:	685b      	ldr	r3, [r3, #4]
 800324e:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8003252:	4a6e      	ldr	r2, [pc, #440]	@ (800340c <HAL_RCC_OscConfig+0x4f8>)
 8003254:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003258:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800325a:	e075      	b.n	8003348 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800325c:	4b6b      	ldr	r3, [pc, #428]	@ (800340c <HAL_RCC_OscConfig+0x4f8>)
 800325e:	685b      	ldr	r3, [r3, #4]
 8003260:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	6a1b      	ldr	r3, [r3, #32]
 8003268:	069b      	lsls	r3, r3, #26
 800326a:	4968      	ldr	r1, [pc, #416]	@ (800340c <HAL_RCC_OscConfig+0x4f8>)
 800326c:	4313      	orrs	r3, r2
 800326e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003270:	e06a      	b.n	8003348 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003272:	4b66      	ldr	r3, [pc, #408]	@ (800340c <HAL_RCC_OscConfig+0x4f8>)
 8003274:	68db      	ldr	r3, [r3, #12]
 8003276:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	6a1b      	ldr	r3, [r3, #32]
 800327e:	061b      	lsls	r3, r3, #24
 8003280:	4962      	ldr	r1, [pc, #392]	@ (800340c <HAL_RCC_OscConfig+0x4f8>)
 8003282:	4313      	orrs	r3, r2
 8003284:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003286:	e05f      	b.n	8003348 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	69db      	ldr	r3, [r3, #28]
 800328c:	2b00      	cmp	r3, #0
 800328e:	d042      	beq.n	8003316 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8003290:	4b5e      	ldr	r3, [pc, #376]	@ (800340c <HAL_RCC_OscConfig+0x4f8>)
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	4a5d      	ldr	r2, [pc, #372]	@ (800340c <HAL_RCC_OscConfig+0x4f8>)
 8003296:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800329a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800329c:	f7fe f9d4 	bl	8001648 <HAL_GetTick>
 80032a0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80032a2:	e008      	b.n	80032b6 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80032a4:	f7fe f9d0 	bl	8001648 <HAL_GetTick>
 80032a8:	4602      	mov	r2, r0
 80032aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032ac:	1ad3      	subs	r3, r2, r3
 80032ae:	2b02      	cmp	r3, #2
 80032b0:	d901      	bls.n	80032b6 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 80032b2:	2303      	movs	r3, #3
 80032b4:	e280      	b.n	80037b8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80032b6:	4b55      	ldr	r3, [pc, #340]	@ (800340c <HAL_RCC_OscConfig+0x4f8>)
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d0f0      	beq.n	80032a4 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80032c2:	f7fe f9f1 	bl	80016a8 <HAL_GetREVID>
 80032c6:	4603      	mov	r3, r0
 80032c8:	f241 0203 	movw	r2, #4099	@ 0x1003
 80032cc:	4293      	cmp	r3, r2
 80032ce:	d817      	bhi.n	8003300 <HAL_RCC_OscConfig+0x3ec>
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	6a1b      	ldr	r3, [r3, #32]
 80032d4:	2b20      	cmp	r3, #32
 80032d6:	d108      	bne.n	80032ea <HAL_RCC_OscConfig+0x3d6>
 80032d8:	4b4c      	ldr	r3, [pc, #304]	@ (800340c <HAL_RCC_OscConfig+0x4f8>)
 80032da:	685b      	ldr	r3, [r3, #4]
 80032dc:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80032e0:	4a4a      	ldr	r2, [pc, #296]	@ (800340c <HAL_RCC_OscConfig+0x4f8>)
 80032e2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80032e6:	6053      	str	r3, [r2, #4]
 80032e8:	e02e      	b.n	8003348 <HAL_RCC_OscConfig+0x434>
 80032ea:	4b48      	ldr	r3, [pc, #288]	@ (800340c <HAL_RCC_OscConfig+0x4f8>)
 80032ec:	685b      	ldr	r3, [r3, #4]
 80032ee:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	6a1b      	ldr	r3, [r3, #32]
 80032f6:	069b      	lsls	r3, r3, #26
 80032f8:	4944      	ldr	r1, [pc, #272]	@ (800340c <HAL_RCC_OscConfig+0x4f8>)
 80032fa:	4313      	orrs	r3, r2
 80032fc:	604b      	str	r3, [r1, #4]
 80032fe:	e023      	b.n	8003348 <HAL_RCC_OscConfig+0x434>
 8003300:	4b42      	ldr	r3, [pc, #264]	@ (800340c <HAL_RCC_OscConfig+0x4f8>)
 8003302:	68db      	ldr	r3, [r3, #12]
 8003304:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	6a1b      	ldr	r3, [r3, #32]
 800330c:	061b      	lsls	r3, r3, #24
 800330e:	493f      	ldr	r1, [pc, #252]	@ (800340c <HAL_RCC_OscConfig+0x4f8>)
 8003310:	4313      	orrs	r3, r2
 8003312:	60cb      	str	r3, [r1, #12]
 8003314:	e018      	b.n	8003348 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8003316:	4b3d      	ldr	r3, [pc, #244]	@ (800340c <HAL_RCC_OscConfig+0x4f8>)
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	4a3c      	ldr	r2, [pc, #240]	@ (800340c <HAL_RCC_OscConfig+0x4f8>)
 800331c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003320:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003322:	f7fe f991 	bl	8001648 <HAL_GetTick>
 8003326:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003328:	e008      	b.n	800333c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800332a:	f7fe f98d 	bl	8001648 <HAL_GetTick>
 800332e:	4602      	mov	r2, r0
 8003330:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003332:	1ad3      	subs	r3, r2, r3
 8003334:	2b02      	cmp	r3, #2
 8003336:	d901      	bls.n	800333c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003338:	2303      	movs	r3, #3
 800333a:	e23d      	b.n	80037b8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800333c:	4b33      	ldr	r3, [pc, #204]	@ (800340c <HAL_RCC_OscConfig+0x4f8>)
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003344:	2b00      	cmp	r3, #0
 8003346:	d1f0      	bne.n	800332a <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	f003 0308 	and.w	r3, r3, #8
 8003350:	2b00      	cmp	r3, #0
 8003352:	d036      	beq.n	80033c2 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	695b      	ldr	r3, [r3, #20]
 8003358:	2b00      	cmp	r3, #0
 800335a:	d019      	beq.n	8003390 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800335c:	4b2b      	ldr	r3, [pc, #172]	@ (800340c <HAL_RCC_OscConfig+0x4f8>)
 800335e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003360:	4a2a      	ldr	r2, [pc, #168]	@ (800340c <HAL_RCC_OscConfig+0x4f8>)
 8003362:	f043 0301 	orr.w	r3, r3, #1
 8003366:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003368:	f7fe f96e 	bl	8001648 <HAL_GetTick>
 800336c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800336e:	e008      	b.n	8003382 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003370:	f7fe f96a 	bl	8001648 <HAL_GetTick>
 8003374:	4602      	mov	r2, r0
 8003376:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003378:	1ad3      	subs	r3, r2, r3
 800337a:	2b02      	cmp	r3, #2
 800337c:	d901      	bls.n	8003382 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800337e:	2303      	movs	r3, #3
 8003380:	e21a      	b.n	80037b8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003382:	4b22      	ldr	r3, [pc, #136]	@ (800340c <HAL_RCC_OscConfig+0x4f8>)
 8003384:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003386:	f003 0302 	and.w	r3, r3, #2
 800338a:	2b00      	cmp	r3, #0
 800338c:	d0f0      	beq.n	8003370 <HAL_RCC_OscConfig+0x45c>
 800338e:	e018      	b.n	80033c2 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003390:	4b1e      	ldr	r3, [pc, #120]	@ (800340c <HAL_RCC_OscConfig+0x4f8>)
 8003392:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003394:	4a1d      	ldr	r2, [pc, #116]	@ (800340c <HAL_RCC_OscConfig+0x4f8>)
 8003396:	f023 0301 	bic.w	r3, r3, #1
 800339a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800339c:	f7fe f954 	bl	8001648 <HAL_GetTick>
 80033a0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80033a2:	e008      	b.n	80033b6 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80033a4:	f7fe f950 	bl	8001648 <HAL_GetTick>
 80033a8:	4602      	mov	r2, r0
 80033aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033ac:	1ad3      	subs	r3, r2, r3
 80033ae:	2b02      	cmp	r3, #2
 80033b0:	d901      	bls.n	80033b6 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 80033b2:	2303      	movs	r3, #3
 80033b4:	e200      	b.n	80037b8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80033b6:	4b15      	ldr	r3, [pc, #84]	@ (800340c <HAL_RCC_OscConfig+0x4f8>)
 80033b8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80033ba:	f003 0302 	and.w	r3, r3, #2
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d1f0      	bne.n	80033a4 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	f003 0320 	and.w	r3, r3, #32
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d039      	beq.n	8003442 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	699b      	ldr	r3, [r3, #24]
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d01c      	beq.n	8003410 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80033d6:	4b0d      	ldr	r3, [pc, #52]	@ (800340c <HAL_RCC_OscConfig+0x4f8>)
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	4a0c      	ldr	r2, [pc, #48]	@ (800340c <HAL_RCC_OscConfig+0x4f8>)
 80033dc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80033e0:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80033e2:	f7fe f931 	bl	8001648 <HAL_GetTick>
 80033e6:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80033e8:	e008      	b.n	80033fc <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80033ea:	f7fe f92d 	bl	8001648 <HAL_GetTick>
 80033ee:	4602      	mov	r2, r0
 80033f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033f2:	1ad3      	subs	r3, r2, r3
 80033f4:	2b02      	cmp	r3, #2
 80033f6:	d901      	bls.n	80033fc <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 80033f8:	2303      	movs	r3, #3
 80033fa:	e1dd      	b.n	80037b8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80033fc:	4b03      	ldr	r3, [pc, #12]	@ (800340c <HAL_RCC_OscConfig+0x4f8>)
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003404:	2b00      	cmp	r3, #0
 8003406:	d0f0      	beq.n	80033ea <HAL_RCC_OscConfig+0x4d6>
 8003408:	e01b      	b.n	8003442 <HAL_RCC_OscConfig+0x52e>
 800340a:	bf00      	nop
 800340c:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003410:	4b9b      	ldr	r3, [pc, #620]	@ (8003680 <HAL_RCC_OscConfig+0x76c>)
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	4a9a      	ldr	r2, [pc, #616]	@ (8003680 <HAL_RCC_OscConfig+0x76c>)
 8003416:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800341a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800341c:	f7fe f914 	bl	8001648 <HAL_GetTick>
 8003420:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003422:	e008      	b.n	8003436 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003424:	f7fe f910 	bl	8001648 <HAL_GetTick>
 8003428:	4602      	mov	r2, r0
 800342a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800342c:	1ad3      	subs	r3, r2, r3
 800342e:	2b02      	cmp	r3, #2
 8003430:	d901      	bls.n	8003436 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8003432:	2303      	movs	r3, #3
 8003434:	e1c0      	b.n	80037b8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003436:	4b92      	ldr	r3, [pc, #584]	@ (8003680 <HAL_RCC_OscConfig+0x76c>)
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800343e:	2b00      	cmp	r3, #0
 8003440:	d1f0      	bne.n	8003424 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f003 0304 	and.w	r3, r3, #4
 800344a:	2b00      	cmp	r3, #0
 800344c:	f000 8081 	beq.w	8003552 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003450:	4b8c      	ldr	r3, [pc, #560]	@ (8003684 <HAL_RCC_OscConfig+0x770>)
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	4a8b      	ldr	r2, [pc, #556]	@ (8003684 <HAL_RCC_OscConfig+0x770>)
 8003456:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800345a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800345c:	f7fe f8f4 	bl	8001648 <HAL_GetTick>
 8003460:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003462:	e008      	b.n	8003476 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003464:	f7fe f8f0 	bl	8001648 <HAL_GetTick>
 8003468:	4602      	mov	r2, r0
 800346a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800346c:	1ad3      	subs	r3, r2, r3
 800346e:	2b64      	cmp	r3, #100	@ 0x64
 8003470:	d901      	bls.n	8003476 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8003472:	2303      	movs	r3, #3
 8003474:	e1a0      	b.n	80037b8 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003476:	4b83      	ldr	r3, [pc, #524]	@ (8003684 <HAL_RCC_OscConfig+0x770>)
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800347e:	2b00      	cmp	r3, #0
 8003480:	d0f0      	beq.n	8003464 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	689b      	ldr	r3, [r3, #8]
 8003486:	2b01      	cmp	r3, #1
 8003488:	d106      	bne.n	8003498 <HAL_RCC_OscConfig+0x584>
 800348a:	4b7d      	ldr	r3, [pc, #500]	@ (8003680 <HAL_RCC_OscConfig+0x76c>)
 800348c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800348e:	4a7c      	ldr	r2, [pc, #496]	@ (8003680 <HAL_RCC_OscConfig+0x76c>)
 8003490:	f043 0301 	orr.w	r3, r3, #1
 8003494:	6713      	str	r3, [r2, #112]	@ 0x70
 8003496:	e02d      	b.n	80034f4 <HAL_RCC_OscConfig+0x5e0>
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	689b      	ldr	r3, [r3, #8]
 800349c:	2b00      	cmp	r3, #0
 800349e:	d10c      	bne.n	80034ba <HAL_RCC_OscConfig+0x5a6>
 80034a0:	4b77      	ldr	r3, [pc, #476]	@ (8003680 <HAL_RCC_OscConfig+0x76c>)
 80034a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034a4:	4a76      	ldr	r2, [pc, #472]	@ (8003680 <HAL_RCC_OscConfig+0x76c>)
 80034a6:	f023 0301 	bic.w	r3, r3, #1
 80034aa:	6713      	str	r3, [r2, #112]	@ 0x70
 80034ac:	4b74      	ldr	r3, [pc, #464]	@ (8003680 <HAL_RCC_OscConfig+0x76c>)
 80034ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034b0:	4a73      	ldr	r2, [pc, #460]	@ (8003680 <HAL_RCC_OscConfig+0x76c>)
 80034b2:	f023 0304 	bic.w	r3, r3, #4
 80034b6:	6713      	str	r3, [r2, #112]	@ 0x70
 80034b8:	e01c      	b.n	80034f4 <HAL_RCC_OscConfig+0x5e0>
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	689b      	ldr	r3, [r3, #8]
 80034be:	2b05      	cmp	r3, #5
 80034c0:	d10c      	bne.n	80034dc <HAL_RCC_OscConfig+0x5c8>
 80034c2:	4b6f      	ldr	r3, [pc, #444]	@ (8003680 <HAL_RCC_OscConfig+0x76c>)
 80034c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034c6:	4a6e      	ldr	r2, [pc, #440]	@ (8003680 <HAL_RCC_OscConfig+0x76c>)
 80034c8:	f043 0304 	orr.w	r3, r3, #4
 80034cc:	6713      	str	r3, [r2, #112]	@ 0x70
 80034ce:	4b6c      	ldr	r3, [pc, #432]	@ (8003680 <HAL_RCC_OscConfig+0x76c>)
 80034d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034d2:	4a6b      	ldr	r2, [pc, #428]	@ (8003680 <HAL_RCC_OscConfig+0x76c>)
 80034d4:	f043 0301 	orr.w	r3, r3, #1
 80034d8:	6713      	str	r3, [r2, #112]	@ 0x70
 80034da:	e00b      	b.n	80034f4 <HAL_RCC_OscConfig+0x5e0>
 80034dc:	4b68      	ldr	r3, [pc, #416]	@ (8003680 <HAL_RCC_OscConfig+0x76c>)
 80034de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034e0:	4a67      	ldr	r2, [pc, #412]	@ (8003680 <HAL_RCC_OscConfig+0x76c>)
 80034e2:	f023 0301 	bic.w	r3, r3, #1
 80034e6:	6713      	str	r3, [r2, #112]	@ 0x70
 80034e8:	4b65      	ldr	r3, [pc, #404]	@ (8003680 <HAL_RCC_OscConfig+0x76c>)
 80034ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034ec:	4a64      	ldr	r2, [pc, #400]	@ (8003680 <HAL_RCC_OscConfig+0x76c>)
 80034ee:	f023 0304 	bic.w	r3, r3, #4
 80034f2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	689b      	ldr	r3, [r3, #8]
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d015      	beq.n	8003528 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034fc:	f7fe f8a4 	bl	8001648 <HAL_GetTick>
 8003500:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003502:	e00a      	b.n	800351a <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003504:	f7fe f8a0 	bl	8001648 <HAL_GetTick>
 8003508:	4602      	mov	r2, r0
 800350a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800350c:	1ad3      	subs	r3, r2, r3
 800350e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003512:	4293      	cmp	r3, r2
 8003514:	d901      	bls.n	800351a <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8003516:	2303      	movs	r3, #3
 8003518:	e14e      	b.n	80037b8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800351a:	4b59      	ldr	r3, [pc, #356]	@ (8003680 <HAL_RCC_OscConfig+0x76c>)
 800351c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800351e:	f003 0302 	and.w	r3, r3, #2
 8003522:	2b00      	cmp	r3, #0
 8003524:	d0ee      	beq.n	8003504 <HAL_RCC_OscConfig+0x5f0>
 8003526:	e014      	b.n	8003552 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003528:	f7fe f88e 	bl	8001648 <HAL_GetTick>
 800352c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800352e:	e00a      	b.n	8003546 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003530:	f7fe f88a 	bl	8001648 <HAL_GetTick>
 8003534:	4602      	mov	r2, r0
 8003536:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003538:	1ad3      	subs	r3, r2, r3
 800353a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800353e:	4293      	cmp	r3, r2
 8003540:	d901      	bls.n	8003546 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8003542:	2303      	movs	r3, #3
 8003544:	e138      	b.n	80037b8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003546:	4b4e      	ldr	r3, [pc, #312]	@ (8003680 <HAL_RCC_OscConfig+0x76c>)
 8003548:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800354a:	f003 0302 	and.w	r3, r3, #2
 800354e:	2b00      	cmp	r3, #0
 8003550:	d1ee      	bne.n	8003530 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003556:	2b00      	cmp	r3, #0
 8003558:	f000 812d 	beq.w	80037b6 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800355c:	4b48      	ldr	r3, [pc, #288]	@ (8003680 <HAL_RCC_OscConfig+0x76c>)
 800355e:	691b      	ldr	r3, [r3, #16]
 8003560:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003564:	2b18      	cmp	r3, #24
 8003566:	f000 80bd 	beq.w	80036e4 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800356e:	2b02      	cmp	r3, #2
 8003570:	f040 809e 	bne.w	80036b0 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003574:	4b42      	ldr	r3, [pc, #264]	@ (8003680 <HAL_RCC_OscConfig+0x76c>)
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	4a41      	ldr	r2, [pc, #260]	@ (8003680 <HAL_RCC_OscConfig+0x76c>)
 800357a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800357e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003580:	f7fe f862 	bl	8001648 <HAL_GetTick>
 8003584:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003586:	e008      	b.n	800359a <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003588:	f7fe f85e 	bl	8001648 <HAL_GetTick>
 800358c:	4602      	mov	r2, r0
 800358e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003590:	1ad3      	subs	r3, r2, r3
 8003592:	2b02      	cmp	r3, #2
 8003594:	d901      	bls.n	800359a <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8003596:	2303      	movs	r3, #3
 8003598:	e10e      	b.n	80037b8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800359a:	4b39      	ldr	r3, [pc, #228]	@ (8003680 <HAL_RCC_OscConfig+0x76c>)
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d1f0      	bne.n	8003588 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80035a6:	4b36      	ldr	r3, [pc, #216]	@ (8003680 <HAL_RCC_OscConfig+0x76c>)
 80035a8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80035aa:	4b37      	ldr	r3, [pc, #220]	@ (8003688 <HAL_RCC_OscConfig+0x774>)
 80035ac:	4013      	ands	r3, r2
 80035ae:	687a      	ldr	r2, [r7, #4]
 80035b0:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80035b2:	687a      	ldr	r2, [r7, #4]
 80035b4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80035b6:	0112      	lsls	r2, r2, #4
 80035b8:	430a      	orrs	r2, r1
 80035ba:	4931      	ldr	r1, [pc, #196]	@ (8003680 <HAL_RCC_OscConfig+0x76c>)
 80035bc:	4313      	orrs	r3, r2
 80035be:	628b      	str	r3, [r1, #40]	@ 0x28
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035c4:	3b01      	subs	r3, #1
 80035c6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80035ce:	3b01      	subs	r3, #1
 80035d0:	025b      	lsls	r3, r3, #9
 80035d2:	b29b      	uxth	r3, r3
 80035d4:	431a      	orrs	r2, r3
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035da:	3b01      	subs	r3, #1
 80035dc:	041b      	lsls	r3, r3, #16
 80035de:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80035e2:	431a      	orrs	r2, r3
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80035e8:	3b01      	subs	r3, #1
 80035ea:	061b      	lsls	r3, r3, #24
 80035ec:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80035f0:	4923      	ldr	r1, [pc, #140]	@ (8003680 <HAL_RCC_OscConfig+0x76c>)
 80035f2:	4313      	orrs	r3, r2
 80035f4:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 80035f6:	4b22      	ldr	r3, [pc, #136]	@ (8003680 <HAL_RCC_OscConfig+0x76c>)
 80035f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035fa:	4a21      	ldr	r2, [pc, #132]	@ (8003680 <HAL_RCC_OscConfig+0x76c>)
 80035fc:	f023 0301 	bic.w	r3, r3, #1
 8003600:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003602:	4b1f      	ldr	r3, [pc, #124]	@ (8003680 <HAL_RCC_OscConfig+0x76c>)
 8003604:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003606:	4b21      	ldr	r3, [pc, #132]	@ (800368c <HAL_RCC_OscConfig+0x778>)
 8003608:	4013      	ands	r3, r2
 800360a:	687a      	ldr	r2, [r7, #4]
 800360c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800360e:	00d2      	lsls	r2, r2, #3
 8003610:	491b      	ldr	r1, [pc, #108]	@ (8003680 <HAL_RCC_OscConfig+0x76c>)
 8003612:	4313      	orrs	r3, r2
 8003614:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8003616:	4b1a      	ldr	r3, [pc, #104]	@ (8003680 <HAL_RCC_OscConfig+0x76c>)
 8003618:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800361a:	f023 020c 	bic.w	r2, r3, #12
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003622:	4917      	ldr	r1, [pc, #92]	@ (8003680 <HAL_RCC_OscConfig+0x76c>)
 8003624:	4313      	orrs	r3, r2
 8003626:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8003628:	4b15      	ldr	r3, [pc, #84]	@ (8003680 <HAL_RCC_OscConfig+0x76c>)
 800362a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800362c:	f023 0202 	bic.w	r2, r3, #2
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003634:	4912      	ldr	r1, [pc, #72]	@ (8003680 <HAL_RCC_OscConfig+0x76c>)
 8003636:	4313      	orrs	r3, r2
 8003638:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800363a:	4b11      	ldr	r3, [pc, #68]	@ (8003680 <HAL_RCC_OscConfig+0x76c>)
 800363c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800363e:	4a10      	ldr	r2, [pc, #64]	@ (8003680 <HAL_RCC_OscConfig+0x76c>)
 8003640:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003644:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003646:	4b0e      	ldr	r3, [pc, #56]	@ (8003680 <HAL_RCC_OscConfig+0x76c>)
 8003648:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800364a:	4a0d      	ldr	r2, [pc, #52]	@ (8003680 <HAL_RCC_OscConfig+0x76c>)
 800364c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003650:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8003652:	4b0b      	ldr	r3, [pc, #44]	@ (8003680 <HAL_RCC_OscConfig+0x76c>)
 8003654:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003656:	4a0a      	ldr	r2, [pc, #40]	@ (8003680 <HAL_RCC_OscConfig+0x76c>)
 8003658:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800365c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800365e:	4b08      	ldr	r3, [pc, #32]	@ (8003680 <HAL_RCC_OscConfig+0x76c>)
 8003660:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003662:	4a07      	ldr	r2, [pc, #28]	@ (8003680 <HAL_RCC_OscConfig+0x76c>)
 8003664:	f043 0301 	orr.w	r3, r3, #1
 8003668:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800366a:	4b05      	ldr	r3, [pc, #20]	@ (8003680 <HAL_RCC_OscConfig+0x76c>)
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	4a04      	ldr	r2, [pc, #16]	@ (8003680 <HAL_RCC_OscConfig+0x76c>)
 8003670:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003674:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003676:	f7fd ffe7 	bl	8001648 <HAL_GetTick>
 800367a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800367c:	e011      	b.n	80036a2 <HAL_RCC_OscConfig+0x78e>
 800367e:	bf00      	nop
 8003680:	58024400 	.word	0x58024400
 8003684:	58024800 	.word	0x58024800
 8003688:	fffffc0c 	.word	0xfffffc0c
 800368c:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003690:	f7fd ffda 	bl	8001648 <HAL_GetTick>
 8003694:	4602      	mov	r2, r0
 8003696:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003698:	1ad3      	subs	r3, r2, r3
 800369a:	2b02      	cmp	r3, #2
 800369c:	d901      	bls.n	80036a2 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800369e:	2303      	movs	r3, #3
 80036a0:	e08a      	b.n	80037b8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80036a2:	4b47      	ldr	r3, [pc, #284]	@ (80037c0 <HAL_RCC_OscConfig+0x8ac>)
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d0f0      	beq.n	8003690 <HAL_RCC_OscConfig+0x77c>
 80036ae:	e082      	b.n	80037b6 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80036b0:	4b43      	ldr	r3, [pc, #268]	@ (80037c0 <HAL_RCC_OscConfig+0x8ac>)
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	4a42      	ldr	r2, [pc, #264]	@ (80037c0 <HAL_RCC_OscConfig+0x8ac>)
 80036b6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80036ba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036bc:	f7fd ffc4 	bl	8001648 <HAL_GetTick>
 80036c0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80036c2:	e008      	b.n	80036d6 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036c4:	f7fd ffc0 	bl	8001648 <HAL_GetTick>
 80036c8:	4602      	mov	r2, r0
 80036ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036cc:	1ad3      	subs	r3, r2, r3
 80036ce:	2b02      	cmp	r3, #2
 80036d0:	d901      	bls.n	80036d6 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 80036d2:	2303      	movs	r3, #3
 80036d4:	e070      	b.n	80037b8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80036d6:	4b3a      	ldr	r3, [pc, #232]	@ (80037c0 <HAL_RCC_OscConfig+0x8ac>)
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d1f0      	bne.n	80036c4 <HAL_RCC_OscConfig+0x7b0>
 80036e2:	e068      	b.n	80037b6 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80036e4:	4b36      	ldr	r3, [pc, #216]	@ (80037c0 <HAL_RCC_OscConfig+0x8ac>)
 80036e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036e8:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80036ea:	4b35      	ldr	r3, [pc, #212]	@ (80037c0 <HAL_RCC_OscConfig+0x8ac>)
 80036ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036ee:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036f4:	2b01      	cmp	r3, #1
 80036f6:	d031      	beq.n	800375c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80036f8:	693b      	ldr	r3, [r7, #16]
 80036fa:	f003 0203 	and.w	r2, r3, #3
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003702:	429a      	cmp	r2, r3
 8003704:	d12a      	bne.n	800375c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003706:	693b      	ldr	r3, [r7, #16]
 8003708:	091b      	lsrs	r3, r3, #4
 800370a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003712:	429a      	cmp	r2, r3
 8003714:	d122      	bne.n	800375c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003720:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003722:	429a      	cmp	r2, r3
 8003724:	d11a      	bne.n	800375c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	0a5b      	lsrs	r3, r3, #9
 800372a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003732:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003734:	429a      	cmp	r2, r3
 8003736:	d111      	bne.n	800375c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	0c1b      	lsrs	r3, r3, #16
 800373c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003744:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003746:	429a      	cmp	r2, r3
 8003748:	d108      	bne.n	800375c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	0e1b      	lsrs	r3, r3, #24
 800374e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003756:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003758:	429a      	cmp	r2, r3
 800375a:	d001      	beq.n	8003760 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 800375c:	2301      	movs	r3, #1
 800375e:	e02b      	b.n	80037b8 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8003760:	4b17      	ldr	r3, [pc, #92]	@ (80037c0 <HAL_RCC_OscConfig+0x8ac>)
 8003762:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003764:	08db      	lsrs	r3, r3, #3
 8003766:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800376a:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003770:	693a      	ldr	r2, [r7, #16]
 8003772:	429a      	cmp	r2, r3
 8003774:	d01f      	beq.n	80037b6 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8003776:	4b12      	ldr	r3, [pc, #72]	@ (80037c0 <HAL_RCC_OscConfig+0x8ac>)
 8003778:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800377a:	4a11      	ldr	r2, [pc, #68]	@ (80037c0 <HAL_RCC_OscConfig+0x8ac>)
 800377c:	f023 0301 	bic.w	r3, r3, #1
 8003780:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003782:	f7fd ff61 	bl	8001648 <HAL_GetTick>
 8003786:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8003788:	bf00      	nop
 800378a:	f7fd ff5d 	bl	8001648 <HAL_GetTick>
 800378e:	4602      	mov	r2, r0
 8003790:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003792:	4293      	cmp	r3, r2
 8003794:	d0f9      	beq.n	800378a <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003796:	4b0a      	ldr	r3, [pc, #40]	@ (80037c0 <HAL_RCC_OscConfig+0x8ac>)
 8003798:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800379a:	4b0a      	ldr	r3, [pc, #40]	@ (80037c4 <HAL_RCC_OscConfig+0x8b0>)
 800379c:	4013      	ands	r3, r2
 800379e:	687a      	ldr	r2, [r7, #4]
 80037a0:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80037a2:	00d2      	lsls	r2, r2, #3
 80037a4:	4906      	ldr	r1, [pc, #24]	@ (80037c0 <HAL_RCC_OscConfig+0x8ac>)
 80037a6:	4313      	orrs	r3, r2
 80037a8:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80037aa:	4b05      	ldr	r3, [pc, #20]	@ (80037c0 <HAL_RCC_OscConfig+0x8ac>)
 80037ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037ae:	4a04      	ldr	r2, [pc, #16]	@ (80037c0 <HAL_RCC_OscConfig+0x8ac>)
 80037b0:	f043 0301 	orr.w	r3, r3, #1
 80037b4:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80037b6:	2300      	movs	r3, #0
}
 80037b8:	4618      	mov	r0, r3
 80037ba:	3730      	adds	r7, #48	@ 0x30
 80037bc:	46bd      	mov	sp, r7
 80037be:	bd80      	pop	{r7, pc}
 80037c0:	58024400 	.word	0x58024400
 80037c4:	ffff0007 	.word	0xffff0007

080037c8 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80037c8:	b580      	push	{r7, lr}
 80037ca:	b086      	sub	sp, #24
 80037cc:	af00      	add	r7, sp, #0
 80037ce:	6078      	str	r0, [r7, #4]
 80037d0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d101      	bne.n	80037dc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80037d8:	2301      	movs	r3, #1
 80037da:	e19c      	b.n	8003b16 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80037dc:	4b8a      	ldr	r3, [pc, #552]	@ (8003a08 <HAL_RCC_ClockConfig+0x240>)
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	f003 030f 	and.w	r3, r3, #15
 80037e4:	683a      	ldr	r2, [r7, #0]
 80037e6:	429a      	cmp	r2, r3
 80037e8:	d910      	bls.n	800380c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80037ea:	4b87      	ldr	r3, [pc, #540]	@ (8003a08 <HAL_RCC_ClockConfig+0x240>)
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f023 020f 	bic.w	r2, r3, #15
 80037f2:	4985      	ldr	r1, [pc, #532]	@ (8003a08 <HAL_RCC_ClockConfig+0x240>)
 80037f4:	683b      	ldr	r3, [r7, #0]
 80037f6:	4313      	orrs	r3, r2
 80037f8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80037fa:	4b83      	ldr	r3, [pc, #524]	@ (8003a08 <HAL_RCC_ClockConfig+0x240>)
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f003 030f 	and.w	r3, r3, #15
 8003802:	683a      	ldr	r2, [r7, #0]
 8003804:	429a      	cmp	r2, r3
 8003806:	d001      	beq.n	800380c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003808:	2301      	movs	r3, #1
 800380a:	e184      	b.n	8003b16 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f003 0304 	and.w	r3, r3, #4
 8003814:	2b00      	cmp	r3, #0
 8003816:	d010      	beq.n	800383a <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	691a      	ldr	r2, [r3, #16]
 800381c:	4b7b      	ldr	r3, [pc, #492]	@ (8003a0c <HAL_RCC_ClockConfig+0x244>)
 800381e:	699b      	ldr	r3, [r3, #24]
 8003820:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003824:	429a      	cmp	r2, r3
 8003826:	d908      	bls.n	800383a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003828:	4b78      	ldr	r3, [pc, #480]	@ (8003a0c <HAL_RCC_ClockConfig+0x244>)
 800382a:	699b      	ldr	r3, [r3, #24]
 800382c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	691b      	ldr	r3, [r3, #16]
 8003834:	4975      	ldr	r1, [pc, #468]	@ (8003a0c <HAL_RCC_ClockConfig+0x244>)
 8003836:	4313      	orrs	r3, r2
 8003838:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f003 0308 	and.w	r3, r3, #8
 8003842:	2b00      	cmp	r3, #0
 8003844:	d010      	beq.n	8003868 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	695a      	ldr	r2, [r3, #20]
 800384a:	4b70      	ldr	r3, [pc, #448]	@ (8003a0c <HAL_RCC_ClockConfig+0x244>)
 800384c:	69db      	ldr	r3, [r3, #28]
 800384e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003852:	429a      	cmp	r2, r3
 8003854:	d908      	bls.n	8003868 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003856:	4b6d      	ldr	r3, [pc, #436]	@ (8003a0c <HAL_RCC_ClockConfig+0x244>)
 8003858:	69db      	ldr	r3, [r3, #28]
 800385a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	695b      	ldr	r3, [r3, #20]
 8003862:	496a      	ldr	r1, [pc, #424]	@ (8003a0c <HAL_RCC_ClockConfig+0x244>)
 8003864:	4313      	orrs	r3, r2
 8003866:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	f003 0310 	and.w	r3, r3, #16
 8003870:	2b00      	cmp	r3, #0
 8003872:	d010      	beq.n	8003896 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	699a      	ldr	r2, [r3, #24]
 8003878:	4b64      	ldr	r3, [pc, #400]	@ (8003a0c <HAL_RCC_ClockConfig+0x244>)
 800387a:	69db      	ldr	r3, [r3, #28]
 800387c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003880:	429a      	cmp	r2, r3
 8003882:	d908      	bls.n	8003896 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003884:	4b61      	ldr	r3, [pc, #388]	@ (8003a0c <HAL_RCC_ClockConfig+0x244>)
 8003886:	69db      	ldr	r3, [r3, #28]
 8003888:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	699b      	ldr	r3, [r3, #24]
 8003890:	495e      	ldr	r1, [pc, #376]	@ (8003a0c <HAL_RCC_ClockConfig+0x244>)
 8003892:	4313      	orrs	r3, r2
 8003894:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	f003 0320 	and.w	r3, r3, #32
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d010      	beq.n	80038c4 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	69da      	ldr	r2, [r3, #28]
 80038a6:	4b59      	ldr	r3, [pc, #356]	@ (8003a0c <HAL_RCC_ClockConfig+0x244>)
 80038a8:	6a1b      	ldr	r3, [r3, #32]
 80038aa:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80038ae:	429a      	cmp	r2, r3
 80038b0:	d908      	bls.n	80038c4 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80038b2:	4b56      	ldr	r3, [pc, #344]	@ (8003a0c <HAL_RCC_ClockConfig+0x244>)
 80038b4:	6a1b      	ldr	r3, [r3, #32]
 80038b6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	69db      	ldr	r3, [r3, #28]
 80038be:	4953      	ldr	r1, [pc, #332]	@ (8003a0c <HAL_RCC_ClockConfig+0x244>)
 80038c0:	4313      	orrs	r3, r2
 80038c2:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	f003 0302 	and.w	r3, r3, #2
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d010      	beq.n	80038f2 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	68da      	ldr	r2, [r3, #12]
 80038d4:	4b4d      	ldr	r3, [pc, #308]	@ (8003a0c <HAL_RCC_ClockConfig+0x244>)
 80038d6:	699b      	ldr	r3, [r3, #24]
 80038d8:	f003 030f 	and.w	r3, r3, #15
 80038dc:	429a      	cmp	r2, r3
 80038de:	d908      	bls.n	80038f2 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80038e0:	4b4a      	ldr	r3, [pc, #296]	@ (8003a0c <HAL_RCC_ClockConfig+0x244>)
 80038e2:	699b      	ldr	r3, [r3, #24]
 80038e4:	f023 020f 	bic.w	r2, r3, #15
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	68db      	ldr	r3, [r3, #12]
 80038ec:	4947      	ldr	r1, [pc, #284]	@ (8003a0c <HAL_RCC_ClockConfig+0x244>)
 80038ee:	4313      	orrs	r3, r2
 80038f0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f003 0301 	and.w	r3, r3, #1
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d055      	beq.n	80039aa <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80038fe:	4b43      	ldr	r3, [pc, #268]	@ (8003a0c <HAL_RCC_ClockConfig+0x244>)
 8003900:	699b      	ldr	r3, [r3, #24]
 8003902:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	689b      	ldr	r3, [r3, #8]
 800390a:	4940      	ldr	r1, [pc, #256]	@ (8003a0c <HAL_RCC_ClockConfig+0x244>)
 800390c:	4313      	orrs	r3, r2
 800390e:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	685b      	ldr	r3, [r3, #4]
 8003914:	2b02      	cmp	r3, #2
 8003916:	d107      	bne.n	8003928 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003918:	4b3c      	ldr	r3, [pc, #240]	@ (8003a0c <HAL_RCC_ClockConfig+0x244>)
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003920:	2b00      	cmp	r3, #0
 8003922:	d121      	bne.n	8003968 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003924:	2301      	movs	r3, #1
 8003926:	e0f6      	b.n	8003b16 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	685b      	ldr	r3, [r3, #4]
 800392c:	2b03      	cmp	r3, #3
 800392e:	d107      	bne.n	8003940 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003930:	4b36      	ldr	r3, [pc, #216]	@ (8003a0c <HAL_RCC_ClockConfig+0x244>)
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003938:	2b00      	cmp	r3, #0
 800393a:	d115      	bne.n	8003968 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800393c:	2301      	movs	r3, #1
 800393e:	e0ea      	b.n	8003b16 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	685b      	ldr	r3, [r3, #4]
 8003944:	2b01      	cmp	r3, #1
 8003946:	d107      	bne.n	8003958 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003948:	4b30      	ldr	r3, [pc, #192]	@ (8003a0c <HAL_RCC_ClockConfig+0x244>)
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003950:	2b00      	cmp	r3, #0
 8003952:	d109      	bne.n	8003968 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003954:	2301      	movs	r3, #1
 8003956:	e0de      	b.n	8003b16 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003958:	4b2c      	ldr	r3, [pc, #176]	@ (8003a0c <HAL_RCC_ClockConfig+0x244>)
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	f003 0304 	and.w	r3, r3, #4
 8003960:	2b00      	cmp	r3, #0
 8003962:	d101      	bne.n	8003968 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003964:	2301      	movs	r3, #1
 8003966:	e0d6      	b.n	8003b16 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003968:	4b28      	ldr	r3, [pc, #160]	@ (8003a0c <HAL_RCC_ClockConfig+0x244>)
 800396a:	691b      	ldr	r3, [r3, #16]
 800396c:	f023 0207 	bic.w	r2, r3, #7
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	685b      	ldr	r3, [r3, #4]
 8003974:	4925      	ldr	r1, [pc, #148]	@ (8003a0c <HAL_RCC_ClockConfig+0x244>)
 8003976:	4313      	orrs	r3, r2
 8003978:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800397a:	f7fd fe65 	bl	8001648 <HAL_GetTick>
 800397e:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003980:	e00a      	b.n	8003998 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003982:	f7fd fe61 	bl	8001648 <HAL_GetTick>
 8003986:	4602      	mov	r2, r0
 8003988:	697b      	ldr	r3, [r7, #20]
 800398a:	1ad3      	subs	r3, r2, r3
 800398c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003990:	4293      	cmp	r3, r2
 8003992:	d901      	bls.n	8003998 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8003994:	2303      	movs	r3, #3
 8003996:	e0be      	b.n	8003b16 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003998:	4b1c      	ldr	r3, [pc, #112]	@ (8003a0c <HAL_RCC_ClockConfig+0x244>)
 800399a:	691b      	ldr	r3, [r3, #16]
 800399c:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	685b      	ldr	r3, [r3, #4]
 80039a4:	00db      	lsls	r3, r3, #3
 80039a6:	429a      	cmp	r2, r3
 80039a8:	d1eb      	bne.n	8003982 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f003 0302 	and.w	r3, r3, #2
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d010      	beq.n	80039d8 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	68da      	ldr	r2, [r3, #12]
 80039ba:	4b14      	ldr	r3, [pc, #80]	@ (8003a0c <HAL_RCC_ClockConfig+0x244>)
 80039bc:	699b      	ldr	r3, [r3, #24]
 80039be:	f003 030f 	and.w	r3, r3, #15
 80039c2:	429a      	cmp	r2, r3
 80039c4:	d208      	bcs.n	80039d8 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80039c6:	4b11      	ldr	r3, [pc, #68]	@ (8003a0c <HAL_RCC_ClockConfig+0x244>)
 80039c8:	699b      	ldr	r3, [r3, #24]
 80039ca:	f023 020f 	bic.w	r2, r3, #15
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	68db      	ldr	r3, [r3, #12]
 80039d2:	490e      	ldr	r1, [pc, #56]	@ (8003a0c <HAL_RCC_ClockConfig+0x244>)
 80039d4:	4313      	orrs	r3, r2
 80039d6:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80039d8:	4b0b      	ldr	r3, [pc, #44]	@ (8003a08 <HAL_RCC_ClockConfig+0x240>)
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f003 030f 	and.w	r3, r3, #15
 80039e0:	683a      	ldr	r2, [r7, #0]
 80039e2:	429a      	cmp	r2, r3
 80039e4:	d214      	bcs.n	8003a10 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039e6:	4b08      	ldr	r3, [pc, #32]	@ (8003a08 <HAL_RCC_ClockConfig+0x240>)
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f023 020f 	bic.w	r2, r3, #15
 80039ee:	4906      	ldr	r1, [pc, #24]	@ (8003a08 <HAL_RCC_ClockConfig+0x240>)
 80039f0:	683b      	ldr	r3, [r7, #0]
 80039f2:	4313      	orrs	r3, r2
 80039f4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80039f6:	4b04      	ldr	r3, [pc, #16]	@ (8003a08 <HAL_RCC_ClockConfig+0x240>)
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f003 030f 	and.w	r3, r3, #15
 80039fe:	683a      	ldr	r2, [r7, #0]
 8003a00:	429a      	cmp	r2, r3
 8003a02:	d005      	beq.n	8003a10 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8003a04:	2301      	movs	r3, #1
 8003a06:	e086      	b.n	8003b16 <HAL_RCC_ClockConfig+0x34e>
 8003a08:	52002000 	.word	0x52002000
 8003a0c:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	f003 0304 	and.w	r3, r3, #4
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d010      	beq.n	8003a3e <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	691a      	ldr	r2, [r3, #16]
 8003a20:	4b3f      	ldr	r3, [pc, #252]	@ (8003b20 <HAL_RCC_ClockConfig+0x358>)
 8003a22:	699b      	ldr	r3, [r3, #24]
 8003a24:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003a28:	429a      	cmp	r2, r3
 8003a2a:	d208      	bcs.n	8003a3e <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003a2c:	4b3c      	ldr	r3, [pc, #240]	@ (8003b20 <HAL_RCC_ClockConfig+0x358>)
 8003a2e:	699b      	ldr	r3, [r3, #24]
 8003a30:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	691b      	ldr	r3, [r3, #16]
 8003a38:	4939      	ldr	r1, [pc, #228]	@ (8003b20 <HAL_RCC_ClockConfig+0x358>)
 8003a3a:	4313      	orrs	r3, r2
 8003a3c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	f003 0308 	and.w	r3, r3, #8
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d010      	beq.n	8003a6c <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	695a      	ldr	r2, [r3, #20]
 8003a4e:	4b34      	ldr	r3, [pc, #208]	@ (8003b20 <HAL_RCC_ClockConfig+0x358>)
 8003a50:	69db      	ldr	r3, [r3, #28]
 8003a52:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003a56:	429a      	cmp	r2, r3
 8003a58:	d208      	bcs.n	8003a6c <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003a5a:	4b31      	ldr	r3, [pc, #196]	@ (8003b20 <HAL_RCC_ClockConfig+0x358>)
 8003a5c:	69db      	ldr	r3, [r3, #28]
 8003a5e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	695b      	ldr	r3, [r3, #20]
 8003a66:	492e      	ldr	r1, [pc, #184]	@ (8003b20 <HAL_RCC_ClockConfig+0x358>)
 8003a68:	4313      	orrs	r3, r2
 8003a6a:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	f003 0310 	and.w	r3, r3, #16
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d010      	beq.n	8003a9a <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	699a      	ldr	r2, [r3, #24]
 8003a7c:	4b28      	ldr	r3, [pc, #160]	@ (8003b20 <HAL_RCC_ClockConfig+0x358>)
 8003a7e:	69db      	ldr	r3, [r3, #28]
 8003a80:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003a84:	429a      	cmp	r2, r3
 8003a86:	d208      	bcs.n	8003a9a <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003a88:	4b25      	ldr	r3, [pc, #148]	@ (8003b20 <HAL_RCC_ClockConfig+0x358>)
 8003a8a:	69db      	ldr	r3, [r3, #28]
 8003a8c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	699b      	ldr	r3, [r3, #24]
 8003a94:	4922      	ldr	r1, [pc, #136]	@ (8003b20 <HAL_RCC_ClockConfig+0x358>)
 8003a96:	4313      	orrs	r3, r2
 8003a98:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f003 0320 	and.w	r3, r3, #32
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d010      	beq.n	8003ac8 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	69da      	ldr	r2, [r3, #28]
 8003aaa:	4b1d      	ldr	r3, [pc, #116]	@ (8003b20 <HAL_RCC_ClockConfig+0x358>)
 8003aac:	6a1b      	ldr	r3, [r3, #32]
 8003aae:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003ab2:	429a      	cmp	r2, r3
 8003ab4:	d208      	bcs.n	8003ac8 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003ab6:	4b1a      	ldr	r3, [pc, #104]	@ (8003b20 <HAL_RCC_ClockConfig+0x358>)
 8003ab8:	6a1b      	ldr	r3, [r3, #32]
 8003aba:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	69db      	ldr	r3, [r3, #28]
 8003ac2:	4917      	ldr	r1, [pc, #92]	@ (8003b20 <HAL_RCC_ClockConfig+0x358>)
 8003ac4:	4313      	orrs	r3, r2
 8003ac6:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003ac8:	f000 f834 	bl	8003b34 <HAL_RCC_GetSysClockFreq>
 8003acc:	4602      	mov	r2, r0
 8003ace:	4b14      	ldr	r3, [pc, #80]	@ (8003b20 <HAL_RCC_ClockConfig+0x358>)
 8003ad0:	699b      	ldr	r3, [r3, #24]
 8003ad2:	0a1b      	lsrs	r3, r3, #8
 8003ad4:	f003 030f 	and.w	r3, r3, #15
 8003ad8:	4912      	ldr	r1, [pc, #72]	@ (8003b24 <HAL_RCC_ClockConfig+0x35c>)
 8003ada:	5ccb      	ldrb	r3, [r1, r3]
 8003adc:	f003 031f 	and.w	r3, r3, #31
 8003ae0:	fa22 f303 	lsr.w	r3, r2, r3
 8003ae4:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003ae6:	4b0e      	ldr	r3, [pc, #56]	@ (8003b20 <HAL_RCC_ClockConfig+0x358>)
 8003ae8:	699b      	ldr	r3, [r3, #24]
 8003aea:	f003 030f 	and.w	r3, r3, #15
 8003aee:	4a0d      	ldr	r2, [pc, #52]	@ (8003b24 <HAL_RCC_ClockConfig+0x35c>)
 8003af0:	5cd3      	ldrb	r3, [r2, r3]
 8003af2:	f003 031f 	and.w	r3, r3, #31
 8003af6:	693a      	ldr	r2, [r7, #16]
 8003af8:	fa22 f303 	lsr.w	r3, r2, r3
 8003afc:	4a0a      	ldr	r2, [pc, #40]	@ (8003b28 <HAL_RCC_ClockConfig+0x360>)
 8003afe:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003b00:	4a0a      	ldr	r2, [pc, #40]	@ (8003b2c <HAL_RCC_ClockConfig+0x364>)
 8003b02:	693b      	ldr	r3, [r7, #16]
 8003b04:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8003b06:	4b0a      	ldr	r3, [pc, #40]	@ (8003b30 <HAL_RCC_ClockConfig+0x368>)
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	4618      	mov	r0, r3
 8003b0c:	f7fd fd52 	bl	80015b4 <HAL_InitTick>
 8003b10:	4603      	mov	r3, r0
 8003b12:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8003b14:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b16:	4618      	mov	r0, r3
 8003b18:	3718      	adds	r7, #24
 8003b1a:	46bd      	mov	sp, r7
 8003b1c:	bd80      	pop	{r7, pc}
 8003b1e:	bf00      	nop
 8003b20:	58024400 	.word	0x58024400
 8003b24:	08008f30 	.word	0x08008f30
 8003b28:	24000004 	.word	0x24000004
 8003b2c:	24000000 	.word	0x24000000
 8003b30:	24000008 	.word	0x24000008

08003b34 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003b34:	b480      	push	{r7}
 8003b36:	b089      	sub	sp, #36	@ 0x24
 8003b38:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003b3a:	4bb3      	ldr	r3, [pc, #716]	@ (8003e08 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003b3c:	691b      	ldr	r3, [r3, #16]
 8003b3e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003b42:	2b18      	cmp	r3, #24
 8003b44:	f200 8155 	bhi.w	8003df2 <HAL_RCC_GetSysClockFreq+0x2be>
 8003b48:	a201      	add	r2, pc, #4	@ (adr r2, 8003b50 <HAL_RCC_GetSysClockFreq+0x1c>)
 8003b4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b4e:	bf00      	nop
 8003b50:	08003bb5 	.word	0x08003bb5
 8003b54:	08003df3 	.word	0x08003df3
 8003b58:	08003df3 	.word	0x08003df3
 8003b5c:	08003df3 	.word	0x08003df3
 8003b60:	08003df3 	.word	0x08003df3
 8003b64:	08003df3 	.word	0x08003df3
 8003b68:	08003df3 	.word	0x08003df3
 8003b6c:	08003df3 	.word	0x08003df3
 8003b70:	08003bdb 	.word	0x08003bdb
 8003b74:	08003df3 	.word	0x08003df3
 8003b78:	08003df3 	.word	0x08003df3
 8003b7c:	08003df3 	.word	0x08003df3
 8003b80:	08003df3 	.word	0x08003df3
 8003b84:	08003df3 	.word	0x08003df3
 8003b88:	08003df3 	.word	0x08003df3
 8003b8c:	08003df3 	.word	0x08003df3
 8003b90:	08003be1 	.word	0x08003be1
 8003b94:	08003df3 	.word	0x08003df3
 8003b98:	08003df3 	.word	0x08003df3
 8003b9c:	08003df3 	.word	0x08003df3
 8003ba0:	08003df3 	.word	0x08003df3
 8003ba4:	08003df3 	.word	0x08003df3
 8003ba8:	08003df3 	.word	0x08003df3
 8003bac:	08003df3 	.word	0x08003df3
 8003bb0:	08003be7 	.word	0x08003be7
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003bb4:	4b94      	ldr	r3, [pc, #592]	@ (8003e08 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f003 0320 	and.w	r3, r3, #32
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d009      	beq.n	8003bd4 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003bc0:	4b91      	ldr	r3, [pc, #580]	@ (8003e08 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	08db      	lsrs	r3, r3, #3
 8003bc6:	f003 0303 	and.w	r3, r3, #3
 8003bca:	4a90      	ldr	r2, [pc, #576]	@ (8003e0c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003bcc:	fa22 f303 	lsr.w	r3, r2, r3
 8003bd0:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8003bd2:	e111      	b.n	8003df8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8003bd4:	4b8d      	ldr	r3, [pc, #564]	@ (8003e0c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003bd6:	61bb      	str	r3, [r7, #24]
      break;
 8003bd8:	e10e      	b.n	8003df8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8003bda:	4b8d      	ldr	r3, [pc, #564]	@ (8003e10 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003bdc:	61bb      	str	r3, [r7, #24]
      break;
 8003bde:	e10b      	b.n	8003df8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8003be0:	4b8c      	ldr	r3, [pc, #560]	@ (8003e14 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8003be2:	61bb      	str	r3, [r7, #24]
      break;
 8003be4:	e108      	b.n	8003df8 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003be6:	4b88      	ldr	r3, [pc, #544]	@ (8003e08 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003be8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bea:	f003 0303 	and.w	r3, r3, #3
 8003bee:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8003bf0:	4b85      	ldr	r3, [pc, #532]	@ (8003e08 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003bf2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bf4:	091b      	lsrs	r3, r3, #4
 8003bf6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003bfa:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8003bfc:	4b82      	ldr	r3, [pc, #520]	@ (8003e08 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003bfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c00:	f003 0301 	and.w	r3, r3, #1
 8003c04:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8003c06:	4b80      	ldr	r3, [pc, #512]	@ (8003e08 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003c08:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003c0a:	08db      	lsrs	r3, r3, #3
 8003c0c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003c10:	68fa      	ldr	r2, [r7, #12]
 8003c12:	fb02 f303 	mul.w	r3, r2, r3
 8003c16:	ee07 3a90 	vmov	s15, r3
 8003c1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003c1e:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8003c22:	693b      	ldr	r3, [r7, #16]
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	f000 80e1 	beq.w	8003dec <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8003c2a:	697b      	ldr	r3, [r7, #20]
 8003c2c:	2b02      	cmp	r3, #2
 8003c2e:	f000 8083 	beq.w	8003d38 <HAL_RCC_GetSysClockFreq+0x204>
 8003c32:	697b      	ldr	r3, [r7, #20]
 8003c34:	2b02      	cmp	r3, #2
 8003c36:	f200 80a1 	bhi.w	8003d7c <HAL_RCC_GetSysClockFreq+0x248>
 8003c3a:	697b      	ldr	r3, [r7, #20]
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d003      	beq.n	8003c48 <HAL_RCC_GetSysClockFreq+0x114>
 8003c40:	697b      	ldr	r3, [r7, #20]
 8003c42:	2b01      	cmp	r3, #1
 8003c44:	d056      	beq.n	8003cf4 <HAL_RCC_GetSysClockFreq+0x1c0>
 8003c46:	e099      	b.n	8003d7c <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003c48:	4b6f      	ldr	r3, [pc, #444]	@ (8003e08 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f003 0320 	and.w	r3, r3, #32
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d02d      	beq.n	8003cb0 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003c54:	4b6c      	ldr	r3, [pc, #432]	@ (8003e08 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	08db      	lsrs	r3, r3, #3
 8003c5a:	f003 0303 	and.w	r3, r3, #3
 8003c5e:	4a6b      	ldr	r2, [pc, #428]	@ (8003e0c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003c60:	fa22 f303 	lsr.w	r3, r2, r3
 8003c64:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	ee07 3a90 	vmov	s15, r3
 8003c6c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003c70:	693b      	ldr	r3, [r7, #16]
 8003c72:	ee07 3a90 	vmov	s15, r3
 8003c76:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003c7a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003c7e:	4b62      	ldr	r3, [pc, #392]	@ (8003e08 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003c80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c82:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003c86:	ee07 3a90 	vmov	s15, r3
 8003c8a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003c8e:	ed97 6a02 	vldr	s12, [r7, #8]
 8003c92:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8003e18 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003c96:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003c9a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003c9e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003ca2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003ca6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003caa:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8003cae:	e087      	b.n	8003dc0 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003cb0:	693b      	ldr	r3, [r7, #16]
 8003cb2:	ee07 3a90 	vmov	s15, r3
 8003cb6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003cba:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8003e1c <HAL_RCC_GetSysClockFreq+0x2e8>
 8003cbe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003cc2:	4b51      	ldr	r3, [pc, #324]	@ (8003e08 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003cc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cc6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003cca:	ee07 3a90 	vmov	s15, r3
 8003cce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003cd2:	ed97 6a02 	vldr	s12, [r7, #8]
 8003cd6:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8003e18 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003cda:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003cde:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003ce2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003ce6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003cea:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003cee:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003cf2:	e065      	b.n	8003dc0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003cf4:	693b      	ldr	r3, [r7, #16]
 8003cf6:	ee07 3a90 	vmov	s15, r3
 8003cfa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003cfe:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8003e20 <HAL_RCC_GetSysClockFreq+0x2ec>
 8003d02:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003d06:	4b40      	ldr	r3, [pc, #256]	@ (8003e08 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003d08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d0a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003d0e:	ee07 3a90 	vmov	s15, r3
 8003d12:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003d16:	ed97 6a02 	vldr	s12, [r7, #8]
 8003d1a:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8003e18 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003d1e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003d22:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003d26:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003d2a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003d2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003d32:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003d36:	e043      	b.n	8003dc0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003d38:	693b      	ldr	r3, [r7, #16]
 8003d3a:	ee07 3a90 	vmov	s15, r3
 8003d3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003d42:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8003e24 <HAL_RCC_GetSysClockFreq+0x2f0>
 8003d46:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003d4a:	4b2f      	ldr	r3, [pc, #188]	@ (8003e08 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003d4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d4e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003d52:	ee07 3a90 	vmov	s15, r3
 8003d56:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003d5a:	ed97 6a02 	vldr	s12, [r7, #8]
 8003d5e:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8003e18 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003d62:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003d66:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003d6a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003d6e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003d72:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003d76:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003d7a:	e021      	b.n	8003dc0 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003d7c:	693b      	ldr	r3, [r7, #16]
 8003d7e:	ee07 3a90 	vmov	s15, r3
 8003d82:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003d86:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8003e20 <HAL_RCC_GetSysClockFreq+0x2ec>
 8003d8a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003d8e:	4b1e      	ldr	r3, [pc, #120]	@ (8003e08 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003d90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d92:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003d96:	ee07 3a90 	vmov	s15, r3
 8003d9a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003d9e:	ed97 6a02 	vldr	s12, [r7, #8]
 8003da2:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8003e18 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003da6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003daa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003dae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003db2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003db6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003dba:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003dbe:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8003dc0:	4b11      	ldr	r3, [pc, #68]	@ (8003e08 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003dc2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dc4:	0a5b      	lsrs	r3, r3, #9
 8003dc6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003dca:	3301      	adds	r3, #1
 8003dcc:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8003dce:	683b      	ldr	r3, [r7, #0]
 8003dd0:	ee07 3a90 	vmov	s15, r3
 8003dd4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003dd8:	edd7 6a07 	vldr	s13, [r7, #28]
 8003ddc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003de0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003de4:	ee17 3a90 	vmov	r3, s15
 8003de8:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8003dea:	e005      	b.n	8003df8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8003dec:	2300      	movs	r3, #0
 8003dee:	61bb      	str	r3, [r7, #24]
      break;
 8003df0:	e002      	b.n	8003df8 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8003df2:	4b07      	ldr	r3, [pc, #28]	@ (8003e10 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003df4:	61bb      	str	r3, [r7, #24]
      break;
 8003df6:	bf00      	nop
  }

  return sysclockfreq;
 8003df8:	69bb      	ldr	r3, [r7, #24]
}
 8003dfa:	4618      	mov	r0, r3
 8003dfc:	3724      	adds	r7, #36	@ 0x24
 8003dfe:	46bd      	mov	sp, r7
 8003e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e04:	4770      	bx	lr
 8003e06:	bf00      	nop
 8003e08:	58024400 	.word	0x58024400
 8003e0c:	03d09000 	.word	0x03d09000
 8003e10:	003d0900 	.word	0x003d0900
 8003e14:	007a1200 	.word	0x007a1200
 8003e18:	46000000 	.word	0x46000000
 8003e1c:	4c742400 	.word	0x4c742400
 8003e20:	4a742400 	.word	0x4a742400
 8003e24:	4af42400 	.word	0x4af42400

08003e28 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003e28:	b580      	push	{r7, lr}
 8003e2a:	b082      	sub	sp, #8
 8003e2c:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8003e2e:	f7ff fe81 	bl	8003b34 <HAL_RCC_GetSysClockFreq>
 8003e32:	4602      	mov	r2, r0
 8003e34:	4b10      	ldr	r3, [pc, #64]	@ (8003e78 <HAL_RCC_GetHCLKFreq+0x50>)
 8003e36:	699b      	ldr	r3, [r3, #24]
 8003e38:	0a1b      	lsrs	r3, r3, #8
 8003e3a:	f003 030f 	and.w	r3, r3, #15
 8003e3e:	490f      	ldr	r1, [pc, #60]	@ (8003e7c <HAL_RCC_GetHCLKFreq+0x54>)
 8003e40:	5ccb      	ldrb	r3, [r1, r3]
 8003e42:	f003 031f 	and.w	r3, r3, #31
 8003e46:	fa22 f303 	lsr.w	r3, r2, r3
 8003e4a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003e4c:	4b0a      	ldr	r3, [pc, #40]	@ (8003e78 <HAL_RCC_GetHCLKFreq+0x50>)
 8003e4e:	699b      	ldr	r3, [r3, #24]
 8003e50:	f003 030f 	and.w	r3, r3, #15
 8003e54:	4a09      	ldr	r2, [pc, #36]	@ (8003e7c <HAL_RCC_GetHCLKFreq+0x54>)
 8003e56:	5cd3      	ldrb	r3, [r2, r3]
 8003e58:	f003 031f 	and.w	r3, r3, #31
 8003e5c:	687a      	ldr	r2, [r7, #4]
 8003e5e:	fa22 f303 	lsr.w	r3, r2, r3
 8003e62:	4a07      	ldr	r2, [pc, #28]	@ (8003e80 <HAL_RCC_GetHCLKFreq+0x58>)
 8003e64:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003e66:	4a07      	ldr	r2, [pc, #28]	@ (8003e84 <HAL_RCC_GetHCLKFreq+0x5c>)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8003e6c:	4b04      	ldr	r3, [pc, #16]	@ (8003e80 <HAL_RCC_GetHCLKFreq+0x58>)
 8003e6e:	681b      	ldr	r3, [r3, #0]
}
 8003e70:	4618      	mov	r0, r3
 8003e72:	3708      	adds	r7, #8
 8003e74:	46bd      	mov	sp, r7
 8003e76:	bd80      	pop	{r7, pc}
 8003e78:	58024400 	.word	0x58024400
 8003e7c:	08008f30 	.word	0x08008f30
 8003e80:	24000004 	.word	0x24000004
 8003e84:	24000000 	.word	0x24000000

08003e88 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003e88:	b580      	push	{r7, lr}
 8003e8a:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8003e8c:	f7ff ffcc 	bl	8003e28 <HAL_RCC_GetHCLKFreq>
 8003e90:	4602      	mov	r2, r0
 8003e92:	4b06      	ldr	r3, [pc, #24]	@ (8003eac <HAL_RCC_GetPCLK1Freq+0x24>)
 8003e94:	69db      	ldr	r3, [r3, #28]
 8003e96:	091b      	lsrs	r3, r3, #4
 8003e98:	f003 0307 	and.w	r3, r3, #7
 8003e9c:	4904      	ldr	r1, [pc, #16]	@ (8003eb0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003e9e:	5ccb      	ldrb	r3, [r1, r3]
 8003ea0:	f003 031f 	and.w	r3, r3, #31
 8003ea4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8003ea8:	4618      	mov	r0, r3
 8003eaa:	bd80      	pop	{r7, pc}
 8003eac:	58024400 	.word	0x58024400
 8003eb0:	08008f30 	.word	0x08008f30

08003eb4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003eb4:	b580      	push	{r7, lr}
 8003eb6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8003eb8:	f7ff ffb6 	bl	8003e28 <HAL_RCC_GetHCLKFreq>
 8003ebc:	4602      	mov	r2, r0
 8003ebe:	4b06      	ldr	r3, [pc, #24]	@ (8003ed8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003ec0:	69db      	ldr	r3, [r3, #28]
 8003ec2:	0a1b      	lsrs	r3, r3, #8
 8003ec4:	f003 0307 	and.w	r3, r3, #7
 8003ec8:	4904      	ldr	r1, [pc, #16]	@ (8003edc <HAL_RCC_GetPCLK2Freq+0x28>)
 8003eca:	5ccb      	ldrb	r3, [r1, r3]
 8003ecc:	f003 031f 	and.w	r3, r3, #31
 8003ed0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8003ed4:	4618      	mov	r0, r3
 8003ed6:	bd80      	pop	{r7, pc}
 8003ed8:	58024400 	.word	0x58024400
 8003edc:	08008f30 	.word	0x08008f30

08003ee0 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003ee0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003ee4:	b0ca      	sub	sp, #296	@ 0x128
 8003ee6:	af00      	add	r7, sp, #0
 8003ee8:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003eec:	2300      	movs	r3, #0
 8003eee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003ef2:	2300      	movs	r3, #0
 8003ef4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003ef8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003efc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f00:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8003f04:	2500      	movs	r5, #0
 8003f06:	ea54 0305 	orrs.w	r3, r4, r5
 8003f0a:	d049      	beq.n	8003fa0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8003f0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f10:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003f12:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003f16:	d02f      	beq.n	8003f78 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8003f18:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003f1c:	d828      	bhi.n	8003f70 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8003f1e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003f22:	d01a      	beq.n	8003f5a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003f24:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003f28:	d822      	bhi.n	8003f70 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d003      	beq.n	8003f36 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8003f2e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003f32:	d007      	beq.n	8003f44 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003f34:	e01c      	b.n	8003f70 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003f36:	4bb8      	ldr	r3, [pc, #736]	@ (8004218 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003f38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f3a:	4ab7      	ldr	r2, [pc, #732]	@ (8004218 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003f3c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003f40:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003f42:	e01a      	b.n	8003f7a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003f44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f48:	3308      	adds	r3, #8
 8003f4a:	2102      	movs	r1, #2
 8003f4c:	4618      	mov	r0, r3
 8003f4e:	f001 fc8f 	bl	8005870 <RCCEx_PLL2_Config>
 8003f52:	4603      	mov	r3, r0
 8003f54:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003f58:	e00f      	b.n	8003f7a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003f5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f5e:	3328      	adds	r3, #40	@ 0x28
 8003f60:	2102      	movs	r1, #2
 8003f62:	4618      	mov	r0, r3
 8003f64:	f001 fd36 	bl	80059d4 <RCCEx_PLL3_Config>
 8003f68:	4603      	mov	r3, r0
 8003f6a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003f6e:	e004      	b.n	8003f7a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003f70:	2301      	movs	r3, #1
 8003f72:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003f76:	e000      	b.n	8003f7a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8003f78:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003f7a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d10a      	bne.n	8003f98 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8003f82:	4ba5      	ldr	r3, [pc, #660]	@ (8004218 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003f84:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f86:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8003f8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f8e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003f90:	4aa1      	ldr	r2, [pc, #644]	@ (8004218 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003f92:	430b      	orrs	r3, r1
 8003f94:	6513      	str	r3, [r2, #80]	@ 0x50
 8003f96:	e003      	b.n	8003fa0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f98:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f9c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003fa0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fa8:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8003fac:	f04f 0900 	mov.w	r9, #0
 8003fb0:	ea58 0309 	orrs.w	r3, r8, r9
 8003fb4:	d047      	beq.n	8004046 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8003fb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003fbc:	2b04      	cmp	r3, #4
 8003fbe:	d82a      	bhi.n	8004016 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8003fc0:	a201      	add	r2, pc, #4	@ (adr r2, 8003fc8 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8003fc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003fc6:	bf00      	nop
 8003fc8:	08003fdd 	.word	0x08003fdd
 8003fcc:	08003feb 	.word	0x08003feb
 8003fd0:	08004001 	.word	0x08004001
 8003fd4:	0800401f 	.word	0x0800401f
 8003fd8:	0800401f 	.word	0x0800401f
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003fdc:	4b8e      	ldr	r3, [pc, #568]	@ (8004218 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003fde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fe0:	4a8d      	ldr	r2, [pc, #564]	@ (8004218 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003fe2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003fe6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003fe8:	e01a      	b.n	8004020 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003fea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fee:	3308      	adds	r3, #8
 8003ff0:	2100      	movs	r1, #0
 8003ff2:	4618      	mov	r0, r3
 8003ff4:	f001 fc3c 	bl	8005870 <RCCEx_PLL2_Config>
 8003ff8:	4603      	mov	r3, r0
 8003ffa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003ffe:	e00f      	b.n	8004020 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004000:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004004:	3328      	adds	r3, #40	@ 0x28
 8004006:	2100      	movs	r1, #0
 8004008:	4618      	mov	r0, r3
 800400a:	f001 fce3 	bl	80059d4 <RCCEx_PLL3_Config>
 800400e:	4603      	mov	r3, r0
 8004010:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004014:	e004      	b.n	8004020 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004016:	2301      	movs	r3, #1
 8004018:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800401c:	e000      	b.n	8004020 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800401e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004020:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004024:	2b00      	cmp	r3, #0
 8004026:	d10a      	bne.n	800403e <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004028:	4b7b      	ldr	r3, [pc, #492]	@ (8004218 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800402a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800402c:	f023 0107 	bic.w	r1, r3, #7
 8004030:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004034:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004036:	4a78      	ldr	r2, [pc, #480]	@ (8004218 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004038:	430b      	orrs	r3, r1
 800403a:	6513      	str	r3, [r2, #80]	@ 0x50
 800403c:	e003      	b.n	8004046 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800403e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004042:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8004046:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800404a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800404e:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8004052:	f04f 0b00 	mov.w	fp, #0
 8004056:	ea5a 030b 	orrs.w	r3, sl, fp
 800405a:	d04c      	beq.n	80040f6 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 800405c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004060:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004062:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004066:	d030      	beq.n	80040ca <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8004068:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800406c:	d829      	bhi.n	80040c2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800406e:	2bc0      	cmp	r3, #192	@ 0xc0
 8004070:	d02d      	beq.n	80040ce <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8004072:	2bc0      	cmp	r3, #192	@ 0xc0
 8004074:	d825      	bhi.n	80040c2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004076:	2b80      	cmp	r3, #128	@ 0x80
 8004078:	d018      	beq.n	80040ac <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800407a:	2b80      	cmp	r3, #128	@ 0x80
 800407c:	d821      	bhi.n	80040c2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800407e:	2b00      	cmp	r3, #0
 8004080:	d002      	beq.n	8004088 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8004082:	2b40      	cmp	r3, #64	@ 0x40
 8004084:	d007      	beq.n	8004096 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8004086:	e01c      	b.n	80040c2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004088:	4b63      	ldr	r3, [pc, #396]	@ (8004218 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800408a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800408c:	4a62      	ldr	r2, [pc, #392]	@ (8004218 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800408e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004092:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004094:	e01c      	b.n	80040d0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004096:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800409a:	3308      	adds	r3, #8
 800409c:	2100      	movs	r1, #0
 800409e:	4618      	mov	r0, r3
 80040a0:	f001 fbe6 	bl	8005870 <RCCEx_PLL2_Config>
 80040a4:	4603      	mov	r3, r0
 80040a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80040aa:	e011      	b.n	80040d0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80040ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040b0:	3328      	adds	r3, #40	@ 0x28
 80040b2:	2100      	movs	r1, #0
 80040b4:	4618      	mov	r0, r3
 80040b6:	f001 fc8d 	bl	80059d4 <RCCEx_PLL3_Config>
 80040ba:	4603      	mov	r3, r0
 80040bc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80040c0:	e006      	b.n	80040d0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80040c2:	2301      	movs	r3, #1
 80040c4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80040c8:	e002      	b.n	80040d0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80040ca:	bf00      	nop
 80040cc:	e000      	b.n	80040d0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80040ce:	bf00      	nop
    }

    if (ret == HAL_OK)
 80040d0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d10a      	bne.n	80040ee <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 80040d8:	4b4f      	ldr	r3, [pc, #316]	@ (8004218 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80040da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80040dc:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 80040e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040e6:	4a4c      	ldr	r2, [pc, #304]	@ (8004218 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80040e8:	430b      	orrs	r3, r1
 80040ea:	6513      	str	r3, [r2, #80]	@ 0x50
 80040ec:	e003      	b.n	80040f6 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80040ee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80040f2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80040f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040fe:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8004102:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8004106:	2300      	movs	r3, #0
 8004108:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 800410c:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8004110:	460b      	mov	r3, r1
 8004112:	4313      	orrs	r3, r2
 8004114:	d053      	beq.n	80041be <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8004116:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800411a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800411e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004122:	d035      	beq.n	8004190 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8004124:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004128:	d82e      	bhi.n	8004188 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800412a:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800412e:	d031      	beq.n	8004194 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8004130:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8004134:	d828      	bhi.n	8004188 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8004136:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800413a:	d01a      	beq.n	8004172 <HAL_RCCEx_PeriphCLKConfig+0x292>
 800413c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004140:	d822      	bhi.n	8004188 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8004142:	2b00      	cmp	r3, #0
 8004144:	d003      	beq.n	800414e <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8004146:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800414a:	d007      	beq.n	800415c <HAL_RCCEx_PeriphCLKConfig+0x27c>
 800414c:	e01c      	b.n	8004188 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800414e:	4b32      	ldr	r3, [pc, #200]	@ (8004218 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004150:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004152:	4a31      	ldr	r2, [pc, #196]	@ (8004218 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004154:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004158:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800415a:	e01c      	b.n	8004196 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800415c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004160:	3308      	adds	r3, #8
 8004162:	2100      	movs	r1, #0
 8004164:	4618      	mov	r0, r3
 8004166:	f001 fb83 	bl	8005870 <RCCEx_PLL2_Config>
 800416a:	4603      	mov	r3, r0
 800416c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8004170:	e011      	b.n	8004196 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004172:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004176:	3328      	adds	r3, #40	@ 0x28
 8004178:	2100      	movs	r1, #0
 800417a:	4618      	mov	r0, r3
 800417c:	f001 fc2a 	bl	80059d4 <RCCEx_PLL3_Config>
 8004180:	4603      	mov	r3, r0
 8004182:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004186:	e006      	b.n	8004196 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8004188:	2301      	movs	r3, #1
 800418a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800418e:	e002      	b.n	8004196 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8004190:	bf00      	nop
 8004192:	e000      	b.n	8004196 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8004194:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004196:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800419a:	2b00      	cmp	r3, #0
 800419c:	d10b      	bne.n	80041b6 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800419e:	4b1e      	ldr	r3, [pc, #120]	@ (8004218 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80041a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041a2:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 80041a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041aa:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80041ae:	4a1a      	ldr	r2, [pc, #104]	@ (8004218 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80041b0:	430b      	orrs	r3, r1
 80041b2:	6593      	str	r3, [r2, #88]	@ 0x58
 80041b4:	e003      	b.n	80041be <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80041b6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80041ba:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80041be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041c6:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80041ca:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80041ce:	2300      	movs	r3, #0
 80041d0:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80041d4:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 80041d8:	460b      	mov	r3, r1
 80041da:	4313      	orrs	r3, r2
 80041dc:	d056      	beq.n	800428c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 80041de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041e2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80041e6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80041ea:	d038      	beq.n	800425e <HAL_RCCEx_PeriphCLKConfig+0x37e>
 80041ec:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80041f0:	d831      	bhi.n	8004256 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80041f2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80041f6:	d034      	beq.n	8004262 <HAL_RCCEx_PeriphCLKConfig+0x382>
 80041f8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80041fc:	d82b      	bhi.n	8004256 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80041fe:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004202:	d01d      	beq.n	8004240 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8004204:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004208:	d825      	bhi.n	8004256 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800420a:	2b00      	cmp	r3, #0
 800420c:	d006      	beq.n	800421c <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800420e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004212:	d00a      	beq.n	800422a <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8004214:	e01f      	b.n	8004256 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004216:	bf00      	nop
 8004218:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800421c:	4ba2      	ldr	r3, [pc, #648]	@ (80044a8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800421e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004220:	4aa1      	ldr	r2, [pc, #644]	@ (80044a8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004222:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004226:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004228:	e01c      	b.n	8004264 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800422a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800422e:	3308      	adds	r3, #8
 8004230:	2100      	movs	r1, #0
 8004232:	4618      	mov	r0, r3
 8004234:	f001 fb1c 	bl	8005870 <RCCEx_PLL2_Config>
 8004238:	4603      	mov	r3, r0
 800423a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800423e:	e011      	b.n	8004264 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004240:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004244:	3328      	adds	r3, #40	@ 0x28
 8004246:	2100      	movs	r1, #0
 8004248:	4618      	mov	r0, r3
 800424a:	f001 fbc3 	bl	80059d4 <RCCEx_PLL3_Config>
 800424e:	4603      	mov	r3, r0
 8004250:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004254:	e006      	b.n	8004264 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8004256:	2301      	movs	r3, #1
 8004258:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800425c:	e002      	b.n	8004264 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800425e:	bf00      	nop
 8004260:	e000      	b.n	8004264 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8004262:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004264:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004268:	2b00      	cmp	r3, #0
 800426a:	d10b      	bne.n	8004284 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800426c:	4b8e      	ldr	r3, [pc, #568]	@ (80044a8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800426e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004270:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8004274:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004278:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800427c:	4a8a      	ldr	r2, [pc, #552]	@ (80044a8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800427e:	430b      	orrs	r3, r1
 8004280:	6593      	str	r3, [r2, #88]	@ 0x58
 8004282:	e003      	b.n	800428c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004284:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004288:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800428c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004290:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004294:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8004298:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800429c:	2300      	movs	r3, #0
 800429e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80042a2:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 80042a6:	460b      	mov	r3, r1
 80042a8:	4313      	orrs	r3, r2
 80042aa:	d03a      	beq.n	8004322 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 80042ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80042b2:	2b30      	cmp	r3, #48	@ 0x30
 80042b4:	d01f      	beq.n	80042f6 <HAL_RCCEx_PeriphCLKConfig+0x416>
 80042b6:	2b30      	cmp	r3, #48	@ 0x30
 80042b8:	d819      	bhi.n	80042ee <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80042ba:	2b20      	cmp	r3, #32
 80042bc:	d00c      	beq.n	80042d8 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 80042be:	2b20      	cmp	r3, #32
 80042c0:	d815      	bhi.n	80042ee <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d019      	beq.n	80042fa <HAL_RCCEx_PeriphCLKConfig+0x41a>
 80042c6:	2b10      	cmp	r3, #16
 80042c8:	d111      	bne.n	80042ee <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80042ca:	4b77      	ldr	r3, [pc, #476]	@ (80044a8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80042cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042ce:	4a76      	ldr	r2, [pc, #472]	@ (80044a8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80042d0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80042d4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80042d6:	e011      	b.n	80042fc <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80042d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042dc:	3308      	adds	r3, #8
 80042de:	2102      	movs	r1, #2
 80042e0:	4618      	mov	r0, r3
 80042e2:	f001 fac5 	bl	8005870 <RCCEx_PLL2_Config>
 80042e6:	4603      	mov	r3, r0
 80042e8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80042ec:	e006      	b.n	80042fc <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80042ee:	2301      	movs	r3, #1
 80042f0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80042f4:	e002      	b.n	80042fc <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 80042f6:	bf00      	nop
 80042f8:	e000      	b.n	80042fc <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 80042fa:	bf00      	nop
    }

    if (ret == HAL_OK)
 80042fc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004300:	2b00      	cmp	r3, #0
 8004302:	d10a      	bne.n	800431a <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8004304:	4b68      	ldr	r3, [pc, #416]	@ (80044a8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004306:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004308:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800430c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004310:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004312:	4a65      	ldr	r2, [pc, #404]	@ (80044a8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004314:	430b      	orrs	r3, r1
 8004316:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004318:	e003      	b.n	8004322 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800431a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800431e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8004322:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004326:	e9d3 2300 	ldrd	r2, r3, [r3]
 800432a:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800432e:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8004332:	2300      	movs	r3, #0
 8004334:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8004338:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800433c:	460b      	mov	r3, r1
 800433e:	4313      	orrs	r3, r2
 8004340:	d051      	beq.n	80043e6 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8004342:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004346:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004348:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800434c:	d035      	beq.n	80043ba <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800434e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004352:	d82e      	bhi.n	80043b2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004354:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004358:	d031      	beq.n	80043be <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800435a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800435e:	d828      	bhi.n	80043b2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004360:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004364:	d01a      	beq.n	800439c <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8004366:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800436a:	d822      	bhi.n	80043b2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800436c:	2b00      	cmp	r3, #0
 800436e:	d003      	beq.n	8004378 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8004370:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004374:	d007      	beq.n	8004386 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8004376:	e01c      	b.n	80043b2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004378:	4b4b      	ldr	r3, [pc, #300]	@ (80044a8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800437a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800437c:	4a4a      	ldr	r2, [pc, #296]	@ (80044a8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800437e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004382:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004384:	e01c      	b.n	80043c0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004386:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800438a:	3308      	adds	r3, #8
 800438c:	2100      	movs	r1, #0
 800438e:	4618      	mov	r0, r3
 8004390:	f001 fa6e 	bl	8005870 <RCCEx_PLL2_Config>
 8004394:	4603      	mov	r3, r0
 8004396:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800439a:	e011      	b.n	80043c0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800439c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043a0:	3328      	adds	r3, #40	@ 0x28
 80043a2:	2100      	movs	r1, #0
 80043a4:	4618      	mov	r0, r3
 80043a6:	f001 fb15 	bl	80059d4 <RCCEx_PLL3_Config>
 80043aa:	4603      	mov	r3, r0
 80043ac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80043b0:	e006      	b.n	80043c0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80043b2:	2301      	movs	r3, #1
 80043b4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80043b8:	e002      	b.n	80043c0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80043ba:	bf00      	nop
 80043bc:	e000      	b.n	80043c0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80043be:	bf00      	nop
    }

    if (ret == HAL_OK)
 80043c0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d10a      	bne.n	80043de <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80043c8:	4b37      	ldr	r3, [pc, #220]	@ (80044a8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80043ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80043cc:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80043d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80043d6:	4a34      	ldr	r2, [pc, #208]	@ (80044a8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80043d8:	430b      	orrs	r3, r1
 80043da:	6513      	str	r3, [r2, #80]	@ 0x50
 80043dc:	e003      	b.n	80043e6 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80043de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80043e2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80043e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043ee:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 80043f2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80043f6:	2300      	movs	r3, #0
 80043f8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80043fc:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8004400:	460b      	mov	r3, r1
 8004402:	4313      	orrs	r3, r2
 8004404:	d056      	beq.n	80044b4 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8004406:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800440a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800440c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004410:	d033      	beq.n	800447a <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8004412:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004416:	d82c      	bhi.n	8004472 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004418:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800441c:	d02f      	beq.n	800447e <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800441e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004422:	d826      	bhi.n	8004472 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004424:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004428:	d02b      	beq.n	8004482 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800442a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800442e:	d820      	bhi.n	8004472 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004430:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004434:	d012      	beq.n	800445c <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8004436:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800443a:	d81a      	bhi.n	8004472 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800443c:	2b00      	cmp	r3, #0
 800443e:	d022      	beq.n	8004486 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8004440:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004444:	d115      	bne.n	8004472 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004446:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800444a:	3308      	adds	r3, #8
 800444c:	2101      	movs	r1, #1
 800444e:	4618      	mov	r0, r3
 8004450:	f001 fa0e 	bl	8005870 <RCCEx_PLL2_Config>
 8004454:	4603      	mov	r3, r0
 8004456:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800445a:	e015      	b.n	8004488 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800445c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004460:	3328      	adds	r3, #40	@ 0x28
 8004462:	2101      	movs	r1, #1
 8004464:	4618      	mov	r0, r3
 8004466:	f001 fab5 	bl	80059d4 <RCCEx_PLL3_Config>
 800446a:	4603      	mov	r3, r0
 800446c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8004470:	e00a      	b.n	8004488 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004472:	2301      	movs	r3, #1
 8004474:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004478:	e006      	b.n	8004488 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800447a:	bf00      	nop
 800447c:	e004      	b.n	8004488 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800447e:	bf00      	nop
 8004480:	e002      	b.n	8004488 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004482:	bf00      	nop
 8004484:	e000      	b.n	8004488 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004486:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004488:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800448c:	2b00      	cmp	r3, #0
 800448e:	d10d      	bne.n	80044ac <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8004490:	4b05      	ldr	r3, [pc, #20]	@ (80044a8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004492:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004494:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8004498:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800449c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800449e:	4a02      	ldr	r2, [pc, #8]	@ (80044a8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80044a0:	430b      	orrs	r3, r1
 80044a2:	6513      	str	r3, [r2, #80]	@ 0x50
 80044a4:	e006      	b.n	80044b4 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 80044a6:	bf00      	nop
 80044a8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80044ac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80044b0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80044b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044bc:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80044c0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80044c4:	2300      	movs	r3, #0
 80044c6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80044ca:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 80044ce:	460b      	mov	r3, r1
 80044d0:	4313      	orrs	r3, r2
 80044d2:	d055      	beq.n	8004580 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 80044d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044d8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80044dc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80044e0:	d033      	beq.n	800454a <HAL_RCCEx_PeriphCLKConfig+0x66a>
 80044e2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80044e6:	d82c      	bhi.n	8004542 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80044e8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80044ec:	d02f      	beq.n	800454e <HAL_RCCEx_PeriphCLKConfig+0x66e>
 80044ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80044f2:	d826      	bhi.n	8004542 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80044f4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80044f8:	d02b      	beq.n	8004552 <HAL_RCCEx_PeriphCLKConfig+0x672>
 80044fa:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80044fe:	d820      	bhi.n	8004542 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004500:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004504:	d012      	beq.n	800452c <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8004506:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800450a:	d81a      	bhi.n	8004542 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800450c:	2b00      	cmp	r3, #0
 800450e:	d022      	beq.n	8004556 <HAL_RCCEx_PeriphCLKConfig+0x676>
 8004510:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004514:	d115      	bne.n	8004542 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004516:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800451a:	3308      	adds	r3, #8
 800451c:	2101      	movs	r1, #1
 800451e:	4618      	mov	r0, r3
 8004520:	f001 f9a6 	bl	8005870 <RCCEx_PLL2_Config>
 8004524:	4603      	mov	r3, r0
 8004526:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800452a:	e015      	b.n	8004558 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800452c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004530:	3328      	adds	r3, #40	@ 0x28
 8004532:	2101      	movs	r1, #1
 8004534:	4618      	mov	r0, r3
 8004536:	f001 fa4d 	bl	80059d4 <RCCEx_PLL3_Config>
 800453a:	4603      	mov	r3, r0
 800453c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8004540:	e00a      	b.n	8004558 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8004542:	2301      	movs	r3, #1
 8004544:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004548:	e006      	b.n	8004558 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800454a:	bf00      	nop
 800454c:	e004      	b.n	8004558 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800454e:	bf00      	nop
 8004550:	e002      	b.n	8004558 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8004552:	bf00      	nop
 8004554:	e000      	b.n	8004558 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8004556:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004558:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800455c:	2b00      	cmp	r3, #0
 800455e:	d10b      	bne.n	8004578 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8004560:	4ba3      	ldr	r3, [pc, #652]	@ (80047f0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004562:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004564:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8004568:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800456c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004570:	4a9f      	ldr	r2, [pc, #636]	@ (80047f0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004572:	430b      	orrs	r3, r1
 8004574:	6593      	str	r3, [r2, #88]	@ 0x58
 8004576:	e003      	b.n	8004580 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004578:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800457c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004580:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004584:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004588:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800458c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004590:	2300      	movs	r3, #0
 8004592:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8004596:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800459a:	460b      	mov	r3, r1
 800459c:	4313      	orrs	r3, r2
 800459e:	d037      	beq.n	8004610 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 80045a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045a6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80045aa:	d00e      	beq.n	80045ca <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 80045ac:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80045b0:	d816      	bhi.n	80045e0 <HAL_RCCEx_PeriphCLKConfig+0x700>
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d018      	beq.n	80045e8 <HAL_RCCEx_PeriphCLKConfig+0x708>
 80045b6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80045ba:	d111      	bne.n	80045e0 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80045bc:	4b8c      	ldr	r3, [pc, #560]	@ (80047f0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80045be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045c0:	4a8b      	ldr	r2, [pc, #556]	@ (80047f0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80045c2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80045c6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80045c8:	e00f      	b.n	80045ea <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80045ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045ce:	3308      	adds	r3, #8
 80045d0:	2101      	movs	r1, #1
 80045d2:	4618      	mov	r0, r3
 80045d4:	f001 f94c 	bl	8005870 <RCCEx_PLL2_Config>
 80045d8:	4603      	mov	r3, r0
 80045da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80045de:	e004      	b.n	80045ea <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80045e0:	2301      	movs	r3, #1
 80045e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80045e6:	e000      	b.n	80045ea <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 80045e8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80045ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d10a      	bne.n	8004608 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80045f2:	4b7f      	ldr	r3, [pc, #508]	@ (80047f0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80045f4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80045f6:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80045fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004600:	4a7b      	ldr	r2, [pc, #492]	@ (80047f0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004602:	430b      	orrs	r3, r1
 8004604:	6513      	str	r3, [r2, #80]	@ 0x50
 8004606:	e003      	b.n	8004610 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004608:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800460c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8004610:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004614:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004618:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800461c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004620:	2300      	movs	r3, #0
 8004622:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8004626:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800462a:	460b      	mov	r3, r1
 800462c:	4313      	orrs	r3, r2
 800462e:	d039      	beq.n	80046a4 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8004630:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004634:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004636:	2b03      	cmp	r3, #3
 8004638:	d81c      	bhi.n	8004674 <HAL_RCCEx_PeriphCLKConfig+0x794>
 800463a:	a201      	add	r2, pc, #4	@ (adr r2, 8004640 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 800463c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004640:	0800467d 	.word	0x0800467d
 8004644:	08004651 	.word	0x08004651
 8004648:	0800465f 	.word	0x0800465f
 800464c:	0800467d 	.word	0x0800467d
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004650:	4b67      	ldr	r3, [pc, #412]	@ (80047f0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004652:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004654:	4a66      	ldr	r2, [pc, #408]	@ (80047f0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004656:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800465a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800465c:	e00f      	b.n	800467e <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800465e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004662:	3308      	adds	r3, #8
 8004664:	2102      	movs	r1, #2
 8004666:	4618      	mov	r0, r3
 8004668:	f001 f902 	bl	8005870 <RCCEx_PLL2_Config>
 800466c:	4603      	mov	r3, r0
 800466e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8004672:	e004      	b.n	800467e <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8004674:	2301      	movs	r3, #1
 8004676:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800467a:	e000      	b.n	800467e <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 800467c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800467e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004682:	2b00      	cmp	r3, #0
 8004684:	d10a      	bne.n	800469c <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8004686:	4b5a      	ldr	r3, [pc, #360]	@ (80047f0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004688:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800468a:	f023 0103 	bic.w	r1, r3, #3
 800468e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004692:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004694:	4a56      	ldr	r2, [pc, #344]	@ (80047f0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004696:	430b      	orrs	r3, r1
 8004698:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800469a:	e003      	b.n	80046a4 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800469c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80046a0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80046a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046ac:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80046b0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80046b4:	2300      	movs	r3, #0
 80046b6:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80046ba:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80046be:	460b      	mov	r3, r1
 80046c0:	4313      	orrs	r3, r2
 80046c2:	f000 809f 	beq.w	8004804 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80046c6:	4b4b      	ldr	r3, [pc, #300]	@ (80047f4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	4a4a      	ldr	r2, [pc, #296]	@ (80047f4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80046cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80046d0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80046d2:	f7fc ffb9 	bl	8001648 <HAL_GetTick>
 80046d6:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80046da:	e00b      	b.n	80046f4 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80046dc:	f7fc ffb4 	bl	8001648 <HAL_GetTick>
 80046e0:	4602      	mov	r2, r0
 80046e2:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80046e6:	1ad3      	subs	r3, r2, r3
 80046e8:	2b64      	cmp	r3, #100	@ 0x64
 80046ea:	d903      	bls.n	80046f4 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 80046ec:	2303      	movs	r3, #3
 80046ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80046f2:	e005      	b.n	8004700 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80046f4:	4b3f      	ldr	r3, [pc, #252]	@ (80047f4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d0ed      	beq.n	80046dc <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8004700:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004704:	2b00      	cmp	r3, #0
 8004706:	d179      	bne.n	80047fc <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8004708:	4b39      	ldr	r3, [pc, #228]	@ (80047f0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800470a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800470c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004710:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004714:	4053      	eors	r3, r2
 8004716:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800471a:	2b00      	cmp	r3, #0
 800471c:	d015      	beq.n	800474a <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800471e:	4b34      	ldr	r3, [pc, #208]	@ (80047f0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004720:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004722:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004726:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800472a:	4b31      	ldr	r3, [pc, #196]	@ (80047f0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800472c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800472e:	4a30      	ldr	r2, [pc, #192]	@ (80047f0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004730:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004734:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004736:	4b2e      	ldr	r3, [pc, #184]	@ (80047f0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004738:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800473a:	4a2d      	ldr	r2, [pc, #180]	@ (80047f0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800473c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004740:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8004742:	4a2b      	ldr	r2, [pc, #172]	@ (80047f0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004744:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004748:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800474a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800474e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004752:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004756:	d118      	bne.n	800478a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004758:	f7fc ff76 	bl	8001648 <HAL_GetTick>
 800475c:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004760:	e00d      	b.n	800477e <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004762:	f7fc ff71 	bl	8001648 <HAL_GetTick>
 8004766:	4602      	mov	r2, r0
 8004768:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800476c:	1ad2      	subs	r2, r2, r3
 800476e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8004772:	429a      	cmp	r2, r3
 8004774:	d903      	bls.n	800477e <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8004776:	2303      	movs	r3, #3
 8004778:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 800477c:	e005      	b.n	800478a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800477e:	4b1c      	ldr	r3, [pc, #112]	@ (80047f0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004780:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004782:	f003 0302 	and.w	r3, r3, #2
 8004786:	2b00      	cmp	r3, #0
 8004788:	d0eb      	beq.n	8004762 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800478a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800478e:	2b00      	cmp	r3, #0
 8004790:	d129      	bne.n	80047e6 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004792:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004796:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800479a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800479e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80047a2:	d10e      	bne.n	80047c2 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 80047a4:	4b12      	ldr	r3, [pc, #72]	@ (80047f0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80047a6:	691b      	ldr	r3, [r3, #16]
 80047a8:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80047ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047b0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80047b4:	091a      	lsrs	r2, r3, #4
 80047b6:	4b10      	ldr	r3, [pc, #64]	@ (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 80047b8:	4013      	ands	r3, r2
 80047ba:	4a0d      	ldr	r2, [pc, #52]	@ (80047f0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80047bc:	430b      	orrs	r3, r1
 80047be:	6113      	str	r3, [r2, #16]
 80047c0:	e005      	b.n	80047ce <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 80047c2:	4b0b      	ldr	r3, [pc, #44]	@ (80047f0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80047c4:	691b      	ldr	r3, [r3, #16]
 80047c6:	4a0a      	ldr	r2, [pc, #40]	@ (80047f0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80047c8:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80047cc:	6113      	str	r3, [r2, #16]
 80047ce:	4b08      	ldr	r3, [pc, #32]	@ (80047f0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80047d0:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 80047d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047d6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80047da:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80047de:	4a04      	ldr	r2, [pc, #16]	@ (80047f0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80047e0:	430b      	orrs	r3, r1
 80047e2:	6713      	str	r3, [r2, #112]	@ 0x70
 80047e4:	e00e      	b.n	8004804 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80047e6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80047ea:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 80047ee:	e009      	b.n	8004804 <HAL_RCCEx_PeriphCLKConfig+0x924>
 80047f0:	58024400 	.word	0x58024400
 80047f4:	58024800 	.word	0x58024800
 80047f8:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80047fc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004800:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8004804:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004808:	e9d3 2300 	ldrd	r2, r3, [r3]
 800480c:	f002 0301 	and.w	r3, r2, #1
 8004810:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004814:	2300      	movs	r3, #0
 8004816:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800481a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800481e:	460b      	mov	r3, r1
 8004820:	4313      	orrs	r3, r2
 8004822:	f000 8089 	beq.w	8004938 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8004826:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800482a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800482c:	2b28      	cmp	r3, #40	@ 0x28
 800482e:	d86b      	bhi.n	8004908 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8004830:	a201      	add	r2, pc, #4	@ (adr r2, 8004838 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8004832:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004836:	bf00      	nop
 8004838:	08004911 	.word	0x08004911
 800483c:	08004909 	.word	0x08004909
 8004840:	08004909 	.word	0x08004909
 8004844:	08004909 	.word	0x08004909
 8004848:	08004909 	.word	0x08004909
 800484c:	08004909 	.word	0x08004909
 8004850:	08004909 	.word	0x08004909
 8004854:	08004909 	.word	0x08004909
 8004858:	080048dd 	.word	0x080048dd
 800485c:	08004909 	.word	0x08004909
 8004860:	08004909 	.word	0x08004909
 8004864:	08004909 	.word	0x08004909
 8004868:	08004909 	.word	0x08004909
 800486c:	08004909 	.word	0x08004909
 8004870:	08004909 	.word	0x08004909
 8004874:	08004909 	.word	0x08004909
 8004878:	080048f3 	.word	0x080048f3
 800487c:	08004909 	.word	0x08004909
 8004880:	08004909 	.word	0x08004909
 8004884:	08004909 	.word	0x08004909
 8004888:	08004909 	.word	0x08004909
 800488c:	08004909 	.word	0x08004909
 8004890:	08004909 	.word	0x08004909
 8004894:	08004909 	.word	0x08004909
 8004898:	08004911 	.word	0x08004911
 800489c:	08004909 	.word	0x08004909
 80048a0:	08004909 	.word	0x08004909
 80048a4:	08004909 	.word	0x08004909
 80048a8:	08004909 	.word	0x08004909
 80048ac:	08004909 	.word	0x08004909
 80048b0:	08004909 	.word	0x08004909
 80048b4:	08004909 	.word	0x08004909
 80048b8:	08004911 	.word	0x08004911
 80048bc:	08004909 	.word	0x08004909
 80048c0:	08004909 	.word	0x08004909
 80048c4:	08004909 	.word	0x08004909
 80048c8:	08004909 	.word	0x08004909
 80048cc:	08004909 	.word	0x08004909
 80048d0:	08004909 	.word	0x08004909
 80048d4:	08004909 	.word	0x08004909
 80048d8:	08004911 	.word	0x08004911
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80048dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048e0:	3308      	adds	r3, #8
 80048e2:	2101      	movs	r1, #1
 80048e4:	4618      	mov	r0, r3
 80048e6:	f000 ffc3 	bl	8005870 <RCCEx_PLL2_Config>
 80048ea:	4603      	mov	r3, r0
 80048ec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80048f0:	e00f      	b.n	8004912 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80048f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048f6:	3328      	adds	r3, #40	@ 0x28
 80048f8:	2101      	movs	r1, #1
 80048fa:	4618      	mov	r0, r3
 80048fc:	f001 f86a 	bl	80059d4 <RCCEx_PLL3_Config>
 8004900:	4603      	mov	r3, r0
 8004902:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004906:	e004      	b.n	8004912 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004908:	2301      	movs	r3, #1
 800490a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800490e:	e000      	b.n	8004912 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8004910:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004912:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004916:	2b00      	cmp	r3, #0
 8004918:	d10a      	bne.n	8004930 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800491a:	4bbf      	ldr	r3, [pc, #764]	@ (8004c18 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800491c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800491e:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8004922:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004926:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004928:	4abb      	ldr	r2, [pc, #748]	@ (8004c18 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800492a:	430b      	orrs	r3, r1
 800492c:	6553      	str	r3, [r2, #84]	@ 0x54
 800492e:	e003      	b.n	8004938 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004930:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004934:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8004938:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800493c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004940:	f002 0302 	and.w	r3, r2, #2
 8004944:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004948:	2300      	movs	r3, #0
 800494a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800494e:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8004952:	460b      	mov	r3, r1
 8004954:	4313      	orrs	r3, r2
 8004956:	d041      	beq.n	80049dc <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8004958:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800495c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800495e:	2b05      	cmp	r3, #5
 8004960:	d824      	bhi.n	80049ac <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8004962:	a201      	add	r2, pc, #4	@ (adr r2, 8004968 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8004964:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004968:	080049b5 	.word	0x080049b5
 800496c:	08004981 	.word	0x08004981
 8004970:	08004997 	.word	0x08004997
 8004974:	080049b5 	.word	0x080049b5
 8004978:	080049b5 	.word	0x080049b5
 800497c:	080049b5 	.word	0x080049b5
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004980:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004984:	3308      	adds	r3, #8
 8004986:	2101      	movs	r1, #1
 8004988:	4618      	mov	r0, r3
 800498a:	f000 ff71 	bl	8005870 <RCCEx_PLL2_Config>
 800498e:	4603      	mov	r3, r0
 8004990:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004994:	e00f      	b.n	80049b6 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004996:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800499a:	3328      	adds	r3, #40	@ 0x28
 800499c:	2101      	movs	r1, #1
 800499e:	4618      	mov	r0, r3
 80049a0:	f001 f818 	bl	80059d4 <RCCEx_PLL3_Config>
 80049a4:	4603      	mov	r3, r0
 80049a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80049aa:	e004      	b.n	80049b6 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80049ac:	2301      	movs	r3, #1
 80049ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80049b2:	e000      	b.n	80049b6 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 80049b4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80049b6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d10a      	bne.n	80049d4 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80049be:	4b96      	ldr	r3, [pc, #600]	@ (8004c18 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80049c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80049c2:	f023 0107 	bic.w	r1, r3, #7
 80049c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049ca:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80049cc:	4a92      	ldr	r2, [pc, #584]	@ (8004c18 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80049ce:	430b      	orrs	r3, r1
 80049d0:	6553      	str	r3, [r2, #84]	@ 0x54
 80049d2:	e003      	b.n	80049dc <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80049d4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80049d8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80049dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049e4:	f002 0304 	and.w	r3, r2, #4
 80049e8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80049ec:	2300      	movs	r3, #0
 80049ee:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80049f2:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80049f6:	460b      	mov	r3, r1
 80049f8:	4313      	orrs	r3, r2
 80049fa:	d044      	beq.n	8004a86 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 80049fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a00:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004a04:	2b05      	cmp	r3, #5
 8004a06:	d825      	bhi.n	8004a54 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8004a08:	a201      	add	r2, pc, #4	@ (adr r2, 8004a10 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8004a0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a0e:	bf00      	nop
 8004a10:	08004a5d 	.word	0x08004a5d
 8004a14:	08004a29 	.word	0x08004a29
 8004a18:	08004a3f 	.word	0x08004a3f
 8004a1c:	08004a5d 	.word	0x08004a5d
 8004a20:	08004a5d 	.word	0x08004a5d
 8004a24:	08004a5d 	.word	0x08004a5d
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004a28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a2c:	3308      	adds	r3, #8
 8004a2e:	2101      	movs	r1, #1
 8004a30:	4618      	mov	r0, r3
 8004a32:	f000 ff1d 	bl	8005870 <RCCEx_PLL2_Config>
 8004a36:	4603      	mov	r3, r0
 8004a38:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8004a3c:	e00f      	b.n	8004a5e <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004a3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a42:	3328      	adds	r3, #40	@ 0x28
 8004a44:	2101      	movs	r1, #1
 8004a46:	4618      	mov	r0, r3
 8004a48:	f000 ffc4 	bl	80059d4 <RCCEx_PLL3_Config>
 8004a4c:	4603      	mov	r3, r0
 8004a4e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8004a52:	e004      	b.n	8004a5e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004a54:	2301      	movs	r3, #1
 8004a56:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004a5a:	e000      	b.n	8004a5e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8004a5c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004a5e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d10b      	bne.n	8004a7e <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004a66:	4b6c      	ldr	r3, [pc, #432]	@ (8004c18 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004a68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a6a:	f023 0107 	bic.w	r1, r3, #7
 8004a6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a72:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004a76:	4a68      	ldr	r2, [pc, #416]	@ (8004c18 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004a78:	430b      	orrs	r3, r1
 8004a7a:	6593      	str	r3, [r2, #88]	@ 0x58
 8004a7c:	e003      	b.n	8004a86 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a7e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a82:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004a86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a8e:	f002 0320 	and.w	r3, r2, #32
 8004a92:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004a96:	2300      	movs	r3, #0
 8004a98:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004a9c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004aa0:	460b      	mov	r3, r1
 8004aa2:	4313      	orrs	r3, r2
 8004aa4:	d055      	beq.n	8004b52 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8004aa6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004aaa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004aae:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004ab2:	d033      	beq.n	8004b1c <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8004ab4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004ab8:	d82c      	bhi.n	8004b14 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004aba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004abe:	d02f      	beq.n	8004b20 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8004ac0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ac4:	d826      	bhi.n	8004b14 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004ac6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004aca:	d02b      	beq.n	8004b24 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8004acc:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004ad0:	d820      	bhi.n	8004b14 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004ad2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004ad6:	d012      	beq.n	8004afe <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8004ad8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004adc:	d81a      	bhi.n	8004b14 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d022      	beq.n	8004b28 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8004ae2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004ae6:	d115      	bne.n	8004b14 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004ae8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004aec:	3308      	adds	r3, #8
 8004aee:	2100      	movs	r1, #0
 8004af0:	4618      	mov	r0, r3
 8004af2:	f000 febd 	bl	8005870 <RCCEx_PLL2_Config>
 8004af6:	4603      	mov	r3, r0
 8004af8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004afc:	e015      	b.n	8004b2a <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004afe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b02:	3328      	adds	r3, #40	@ 0x28
 8004b04:	2102      	movs	r1, #2
 8004b06:	4618      	mov	r0, r3
 8004b08:	f000 ff64 	bl	80059d4 <RCCEx_PLL3_Config>
 8004b0c:	4603      	mov	r3, r0
 8004b0e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004b12:	e00a      	b.n	8004b2a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004b14:	2301      	movs	r3, #1
 8004b16:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004b1a:	e006      	b.n	8004b2a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004b1c:	bf00      	nop
 8004b1e:	e004      	b.n	8004b2a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004b20:	bf00      	nop
 8004b22:	e002      	b.n	8004b2a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004b24:	bf00      	nop
 8004b26:	e000      	b.n	8004b2a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004b28:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004b2a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d10b      	bne.n	8004b4a <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004b32:	4b39      	ldr	r3, [pc, #228]	@ (8004c18 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004b34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b36:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8004b3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b42:	4a35      	ldr	r2, [pc, #212]	@ (8004c18 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004b44:	430b      	orrs	r3, r1
 8004b46:	6553      	str	r3, [r2, #84]	@ 0x54
 8004b48:	e003      	b.n	8004b52 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b4a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b4e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8004b52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b5a:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8004b5e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004b62:	2300      	movs	r3, #0
 8004b64:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8004b68:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8004b6c:	460b      	mov	r3, r1
 8004b6e:	4313      	orrs	r3, r2
 8004b70:	d058      	beq.n	8004c24 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8004b72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b76:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004b7a:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004b7e:	d033      	beq.n	8004be8 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8004b80:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004b84:	d82c      	bhi.n	8004be0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004b86:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004b8a:	d02f      	beq.n	8004bec <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8004b8c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004b90:	d826      	bhi.n	8004be0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004b92:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004b96:	d02b      	beq.n	8004bf0 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8004b98:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004b9c:	d820      	bhi.n	8004be0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004b9e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004ba2:	d012      	beq.n	8004bca <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8004ba4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004ba8:	d81a      	bhi.n	8004be0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d022      	beq.n	8004bf4 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8004bae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004bb2:	d115      	bne.n	8004be0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004bb4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bb8:	3308      	adds	r3, #8
 8004bba:	2100      	movs	r1, #0
 8004bbc:	4618      	mov	r0, r3
 8004bbe:	f000 fe57 	bl	8005870 <RCCEx_PLL2_Config>
 8004bc2:	4603      	mov	r3, r0
 8004bc4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004bc8:	e015      	b.n	8004bf6 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004bca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bce:	3328      	adds	r3, #40	@ 0x28
 8004bd0:	2102      	movs	r1, #2
 8004bd2:	4618      	mov	r0, r3
 8004bd4:	f000 fefe 	bl	80059d4 <RCCEx_PLL3_Config>
 8004bd8:	4603      	mov	r3, r0
 8004bda:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004bde:	e00a      	b.n	8004bf6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004be0:	2301      	movs	r3, #1
 8004be2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004be6:	e006      	b.n	8004bf6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004be8:	bf00      	nop
 8004bea:	e004      	b.n	8004bf6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004bec:	bf00      	nop
 8004bee:	e002      	b.n	8004bf6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004bf0:	bf00      	nop
 8004bf2:	e000      	b.n	8004bf6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004bf4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004bf6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d10e      	bne.n	8004c1c <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004bfe:	4b06      	ldr	r3, [pc, #24]	@ (8004c18 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004c00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c02:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8004c06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c0a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004c0e:	4a02      	ldr	r2, [pc, #8]	@ (8004c18 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004c10:	430b      	orrs	r3, r1
 8004c12:	6593      	str	r3, [r2, #88]	@ 0x58
 8004c14:	e006      	b.n	8004c24 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8004c16:	bf00      	nop
 8004c18:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c1c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c20:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8004c24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c2c:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8004c30:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004c34:	2300      	movs	r3, #0
 8004c36:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004c3a:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8004c3e:	460b      	mov	r3, r1
 8004c40:	4313      	orrs	r3, r2
 8004c42:	d055      	beq.n	8004cf0 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8004c44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c48:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004c4c:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8004c50:	d033      	beq.n	8004cba <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8004c52:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8004c56:	d82c      	bhi.n	8004cb2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004c58:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004c5c:	d02f      	beq.n	8004cbe <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8004c5e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004c62:	d826      	bhi.n	8004cb2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004c64:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8004c68:	d02b      	beq.n	8004cc2 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8004c6a:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8004c6e:	d820      	bhi.n	8004cb2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004c70:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004c74:	d012      	beq.n	8004c9c <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8004c76:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004c7a:	d81a      	bhi.n	8004cb2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d022      	beq.n	8004cc6 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8004c80:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004c84:	d115      	bne.n	8004cb2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004c86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c8a:	3308      	adds	r3, #8
 8004c8c:	2100      	movs	r1, #0
 8004c8e:	4618      	mov	r0, r3
 8004c90:	f000 fdee 	bl	8005870 <RCCEx_PLL2_Config>
 8004c94:	4603      	mov	r3, r0
 8004c96:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004c9a:	e015      	b.n	8004cc8 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004c9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ca0:	3328      	adds	r3, #40	@ 0x28
 8004ca2:	2102      	movs	r1, #2
 8004ca4:	4618      	mov	r0, r3
 8004ca6:	f000 fe95 	bl	80059d4 <RCCEx_PLL3_Config>
 8004caa:	4603      	mov	r3, r0
 8004cac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004cb0:	e00a      	b.n	8004cc8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004cb2:	2301      	movs	r3, #1
 8004cb4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004cb8:	e006      	b.n	8004cc8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004cba:	bf00      	nop
 8004cbc:	e004      	b.n	8004cc8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004cbe:	bf00      	nop
 8004cc0:	e002      	b.n	8004cc8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004cc2:	bf00      	nop
 8004cc4:	e000      	b.n	8004cc8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004cc6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004cc8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d10b      	bne.n	8004ce8 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8004cd0:	4ba1      	ldr	r3, [pc, #644]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004cd2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004cd4:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8004cd8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cdc:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004ce0:	4a9d      	ldr	r2, [pc, #628]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004ce2:	430b      	orrs	r3, r1
 8004ce4:	6593      	str	r3, [r2, #88]	@ 0x58
 8004ce6:	e003      	b.n	8004cf0 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ce8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004cec:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8004cf0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cf8:	f002 0308 	and.w	r3, r2, #8
 8004cfc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004d00:	2300      	movs	r3, #0
 8004d02:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004d06:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8004d0a:	460b      	mov	r3, r1
 8004d0c:	4313      	orrs	r3, r2
 8004d0e:	d01e      	beq.n	8004d4e <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8004d10:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d14:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004d18:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004d1c:	d10c      	bne.n	8004d38 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004d1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d22:	3328      	adds	r3, #40	@ 0x28
 8004d24:	2102      	movs	r1, #2
 8004d26:	4618      	mov	r0, r3
 8004d28:	f000 fe54 	bl	80059d4 <RCCEx_PLL3_Config>
 8004d2c:	4603      	mov	r3, r0
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d002      	beq.n	8004d38 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8004d32:	2301      	movs	r3, #1
 8004d34:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8004d38:	4b87      	ldr	r3, [pc, #540]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004d3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d3c:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004d40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d44:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004d48:	4a83      	ldr	r2, [pc, #524]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004d4a:	430b      	orrs	r3, r1
 8004d4c:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004d4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d56:	f002 0310 	and.w	r3, r2, #16
 8004d5a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004d5e:	2300      	movs	r3, #0
 8004d60:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004d64:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8004d68:	460b      	mov	r3, r1
 8004d6a:	4313      	orrs	r3, r2
 8004d6c:	d01e      	beq.n	8004dac <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8004d6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d72:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004d76:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004d7a:	d10c      	bne.n	8004d96 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004d7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d80:	3328      	adds	r3, #40	@ 0x28
 8004d82:	2102      	movs	r1, #2
 8004d84:	4618      	mov	r0, r3
 8004d86:	f000 fe25 	bl	80059d4 <RCCEx_PLL3_Config>
 8004d8a:	4603      	mov	r3, r0
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d002      	beq.n	8004d96 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8004d90:	2301      	movs	r3, #1
 8004d92:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004d96:	4b70      	ldr	r3, [pc, #448]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004d98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d9a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004d9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004da2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004da6:	4a6c      	ldr	r2, [pc, #432]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004da8:	430b      	orrs	r3, r1
 8004daa:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004dac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004db0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004db4:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8004db8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004dbc:	2300      	movs	r3, #0
 8004dbe:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004dc2:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8004dc6:	460b      	mov	r3, r1
 8004dc8:	4313      	orrs	r3, r2
 8004dca:	d03e      	beq.n	8004e4a <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8004dcc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004dd0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004dd4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004dd8:	d022      	beq.n	8004e20 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8004dda:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004dde:	d81b      	bhi.n	8004e18 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d003      	beq.n	8004dec <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8004de4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004de8:	d00b      	beq.n	8004e02 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8004dea:	e015      	b.n	8004e18 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004dec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004df0:	3308      	adds	r3, #8
 8004df2:	2100      	movs	r1, #0
 8004df4:	4618      	mov	r0, r3
 8004df6:	f000 fd3b 	bl	8005870 <RCCEx_PLL2_Config>
 8004dfa:	4603      	mov	r3, r0
 8004dfc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004e00:	e00f      	b.n	8004e22 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004e02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e06:	3328      	adds	r3, #40	@ 0x28
 8004e08:	2102      	movs	r1, #2
 8004e0a:	4618      	mov	r0, r3
 8004e0c:	f000 fde2 	bl	80059d4 <RCCEx_PLL3_Config>
 8004e10:	4603      	mov	r3, r0
 8004e12:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004e16:	e004      	b.n	8004e22 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004e18:	2301      	movs	r3, #1
 8004e1a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004e1e:	e000      	b.n	8004e22 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8004e20:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004e22:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d10b      	bne.n	8004e42 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004e2a:	4b4b      	ldr	r3, [pc, #300]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004e2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e2e:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8004e32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e36:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004e3a:	4a47      	ldr	r2, [pc, #284]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004e3c:	430b      	orrs	r3, r1
 8004e3e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004e40:	e003      	b.n	8004e4a <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e42:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e46:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004e4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e52:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8004e56:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004e58:	2300      	movs	r3, #0
 8004e5a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004e5c:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8004e60:	460b      	mov	r3, r1
 8004e62:	4313      	orrs	r3, r2
 8004e64:	d03b      	beq.n	8004ede <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8004e66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e6e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004e72:	d01f      	beq.n	8004eb4 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8004e74:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004e78:	d818      	bhi.n	8004eac <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8004e7a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004e7e:	d003      	beq.n	8004e88 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8004e80:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004e84:	d007      	beq.n	8004e96 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8004e86:	e011      	b.n	8004eac <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004e88:	4b33      	ldr	r3, [pc, #204]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004e8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e8c:	4a32      	ldr	r2, [pc, #200]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004e8e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004e92:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8004e94:	e00f      	b.n	8004eb6 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004e96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e9a:	3328      	adds	r3, #40	@ 0x28
 8004e9c:	2101      	movs	r1, #1
 8004e9e:	4618      	mov	r0, r3
 8004ea0:	f000 fd98 	bl	80059d4 <RCCEx_PLL3_Config>
 8004ea4:	4603      	mov	r3, r0
 8004ea6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8004eaa:	e004      	b.n	8004eb6 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004eac:	2301      	movs	r3, #1
 8004eae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004eb2:	e000      	b.n	8004eb6 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8004eb4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004eb6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d10b      	bne.n	8004ed6 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004ebe:	4b26      	ldr	r3, [pc, #152]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004ec0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ec2:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004ec6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004eca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ece:	4a22      	ldr	r2, [pc, #136]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004ed0:	430b      	orrs	r3, r1
 8004ed2:	6553      	str	r3, [r2, #84]	@ 0x54
 8004ed4:	e003      	b.n	8004ede <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ed6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004eda:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8004ede:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ee2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ee6:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8004eea:	673b      	str	r3, [r7, #112]	@ 0x70
 8004eec:	2300      	movs	r3, #0
 8004eee:	677b      	str	r3, [r7, #116]	@ 0x74
 8004ef0:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8004ef4:	460b      	mov	r3, r1
 8004ef6:	4313      	orrs	r3, r2
 8004ef8:	d034      	beq.n	8004f64 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8004efa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004efe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d003      	beq.n	8004f0c <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8004f04:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004f08:	d007      	beq.n	8004f1a <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8004f0a:	e011      	b.n	8004f30 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004f0c:	4b12      	ldr	r3, [pc, #72]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004f0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f10:	4a11      	ldr	r2, [pc, #68]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004f12:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004f16:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004f18:	e00e      	b.n	8004f38 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004f1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f1e:	3308      	adds	r3, #8
 8004f20:	2102      	movs	r1, #2
 8004f22:	4618      	mov	r0, r3
 8004f24:	f000 fca4 	bl	8005870 <RCCEx_PLL2_Config>
 8004f28:	4603      	mov	r3, r0
 8004f2a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004f2e:	e003      	b.n	8004f38 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8004f30:	2301      	movs	r3, #1
 8004f32:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004f36:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004f38:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d10d      	bne.n	8004f5c <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8004f40:	4b05      	ldr	r3, [pc, #20]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004f42:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004f44:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004f48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f4c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f4e:	4a02      	ldr	r2, [pc, #8]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004f50:	430b      	orrs	r3, r1
 8004f52:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004f54:	e006      	b.n	8004f64 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8004f56:	bf00      	nop
 8004f58:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f5c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f60:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004f64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f6c:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8004f70:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004f72:	2300      	movs	r3, #0
 8004f74:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004f76:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8004f7a:	460b      	mov	r3, r1
 8004f7c:	4313      	orrs	r3, r2
 8004f7e:	d00c      	beq.n	8004f9a <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004f80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f84:	3328      	adds	r3, #40	@ 0x28
 8004f86:	2102      	movs	r1, #2
 8004f88:	4618      	mov	r0, r3
 8004f8a:	f000 fd23 	bl	80059d4 <RCCEx_PLL3_Config>
 8004f8e:	4603      	mov	r3, r0
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d002      	beq.n	8004f9a <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8004f94:	2301      	movs	r3, #1
 8004f96:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8004f9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fa2:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8004fa6:	663b      	str	r3, [r7, #96]	@ 0x60
 8004fa8:	2300      	movs	r3, #0
 8004faa:	667b      	str	r3, [r7, #100]	@ 0x64
 8004fac:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8004fb0:	460b      	mov	r3, r1
 8004fb2:	4313      	orrs	r3, r2
 8004fb4:	d038      	beq.n	8005028 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8004fb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004fbe:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004fc2:	d018      	beq.n	8004ff6 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8004fc4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004fc8:	d811      	bhi.n	8004fee <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8004fca:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004fce:	d014      	beq.n	8004ffa <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8004fd0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004fd4:	d80b      	bhi.n	8004fee <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d011      	beq.n	8004ffe <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8004fda:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004fde:	d106      	bne.n	8004fee <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004fe0:	4bc3      	ldr	r3, [pc, #780]	@ (80052f0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004fe2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fe4:	4ac2      	ldr	r2, [pc, #776]	@ (80052f0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004fe6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004fea:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8004fec:	e008      	b.n	8005000 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004fee:	2301      	movs	r3, #1
 8004ff0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004ff4:	e004      	b.n	8005000 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004ff6:	bf00      	nop
 8004ff8:	e002      	b.n	8005000 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004ffa:	bf00      	nop
 8004ffc:	e000      	b.n	8005000 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004ffe:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005000:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005004:	2b00      	cmp	r3, #0
 8005006:	d10b      	bne.n	8005020 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005008:	4bb9      	ldr	r3, [pc, #740]	@ (80052f0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800500a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800500c:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005010:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005014:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005018:	4ab5      	ldr	r2, [pc, #724]	@ (80052f0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800501a:	430b      	orrs	r3, r1
 800501c:	6553      	str	r3, [r2, #84]	@ 0x54
 800501e:	e003      	b.n	8005028 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005020:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005024:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005028:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800502c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005030:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8005034:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005036:	2300      	movs	r3, #0
 8005038:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800503a:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800503e:	460b      	mov	r3, r1
 8005040:	4313      	orrs	r3, r2
 8005042:	d009      	beq.n	8005058 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005044:	4baa      	ldr	r3, [pc, #680]	@ (80052f0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005046:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005048:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800504c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005050:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005052:	4aa7      	ldr	r2, [pc, #668]	@ (80052f0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005054:	430b      	orrs	r3, r1
 8005056:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8005058:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800505c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005060:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8005064:	653b      	str	r3, [r7, #80]	@ 0x50
 8005066:	2300      	movs	r3, #0
 8005068:	657b      	str	r3, [r7, #84]	@ 0x54
 800506a:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800506e:	460b      	mov	r3, r1
 8005070:	4313      	orrs	r3, r2
 8005072:	d00a      	beq.n	800508a <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8005074:	4b9e      	ldr	r3, [pc, #632]	@ (80052f0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005076:	691b      	ldr	r3, [r3, #16]
 8005078:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 800507c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005080:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8005084:	4a9a      	ldr	r2, [pc, #616]	@ (80052f0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005086:	430b      	orrs	r3, r1
 8005088:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800508a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800508e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005092:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8005096:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005098:	2300      	movs	r3, #0
 800509a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800509c:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80050a0:	460b      	mov	r3, r1
 80050a2:	4313      	orrs	r3, r2
 80050a4:	d009      	beq.n	80050ba <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80050a6:	4b92      	ldr	r3, [pc, #584]	@ (80052f0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80050a8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80050aa:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 80050ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050b2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80050b4:	4a8e      	ldr	r2, [pc, #568]	@ (80052f0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80050b6:	430b      	orrs	r3, r1
 80050b8:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80050ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050c2:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 80050c6:	643b      	str	r3, [r7, #64]	@ 0x40
 80050c8:	2300      	movs	r3, #0
 80050ca:	647b      	str	r3, [r7, #68]	@ 0x44
 80050cc:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 80050d0:	460b      	mov	r3, r1
 80050d2:	4313      	orrs	r3, r2
 80050d4:	d00e      	beq.n	80050f4 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80050d6:	4b86      	ldr	r3, [pc, #536]	@ (80052f0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80050d8:	691b      	ldr	r3, [r3, #16]
 80050da:	4a85      	ldr	r2, [pc, #532]	@ (80052f0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80050dc:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80050e0:	6113      	str	r3, [r2, #16]
 80050e2:	4b83      	ldr	r3, [pc, #524]	@ (80052f0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80050e4:	6919      	ldr	r1, [r3, #16]
 80050e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050ea:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80050ee:	4a80      	ldr	r2, [pc, #512]	@ (80052f0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80050f0:	430b      	orrs	r3, r1
 80050f2:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80050f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050fc:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8005100:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005102:	2300      	movs	r3, #0
 8005104:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005106:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800510a:	460b      	mov	r3, r1
 800510c:	4313      	orrs	r3, r2
 800510e:	d009      	beq.n	8005124 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8005110:	4b77      	ldr	r3, [pc, #476]	@ (80052f0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005112:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005114:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8005118:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800511c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800511e:	4a74      	ldr	r2, [pc, #464]	@ (80052f0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005120:	430b      	orrs	r3, r1
 8005122:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005124:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005128:	e9d3 2300 	ldrd	r2, r3, [r3]
 800512c:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8005130:	633b      	str	r3, [r7, #48]	@ 0x30
 8005132:	2300      	movs	r3, #0
 8005134:	637b      	str	r3, [r7, #52]	@ 0x34
 8005136:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800513a:	460b      	mov	r3, r1
 800513c:	4313      	orrs	r3, r2
 800513e:	d00a      	beq.n	8005156 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005140:	4b6b      	ldr	r3, [pc, #428]	@ (80052f0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005142:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005144:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8005148:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800514c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005150:	4a67      	ldr	r2, [pc, #412]	@ (80052f0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005152:	430b      	orrs	r3, r1
 8005154:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8005156:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800515a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800515e:	2100      	movs	r1, #0
 8005160:	62b9      	str	r1, [r7, #40]	@ 0x28
 8005162:	f003 0301 	and.w	r3, r3, #1
 8005166:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005168:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800516c:	460b      	mov	r3, r1
 800516e:	4313      	orrs	r3, r2
 8005170:	d011      	beq.n	8005196 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005172:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005176:	3308      	adds	r3, #8
 8005178:	2100      	movs	r1, #0
 800517a:	4618      	mov	r0, r3
 800517c:	f000 fb78 	bl	8005870 <RCCEx_PLL2_Config>
 8005180:	4603      	mov	r3, r0
 8005182:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005186:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800518a:	2b00      	cmp	r3, #0
 800518c:	d003      	beq.n	8005196 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800518e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005192:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8005196:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800519a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800519e:	2100      	movs	r1, #0
 80051a0:	6239      	str	r1, [r7, #32]
 80051a2:	f003 0302 	and.w	r3, r3, #2
 80051a6:	627b      	str	r3, [r7, #36]	@ 0x24
 80051a8:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80051ac:	460b      	mov	r3, r1
 80051ae:	4313      	orrs	r3, r2
 80051b0:	d011      	beq.n	80051d6 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80051b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051b6:	3308      	adds	r3, #8
 80051b8:	2101      	movs	r1, #1
 80051ba:	4618      	mov	r0, r3
 80051bc:	f000 fb58 	bl	8005870 <RCCEx_PLL2_Config>
 80051c0:	4603      	mov	r3, r0
 80051c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80051c6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d003      	beq.n	80051d6 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80051ce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80051d2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 80051d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051de:	2100      	movs	r1, #0
 80051e0:	61b9      	str	r1, [r7, #24]
 80051e2:	f003 0304 	and.w	r3, r3, #4
 80051e6:	61fb      	str	r3, [r7, #28]
 80051e8:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80051ec:	460b      	mov	r3, r1
 80051ee:	4313      	orrs	r3, r2
 80051f0:	d011      	beq.n	8005216 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80051f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051f6:	3308      	adds	r3, #8
 80051f8:	2102      	movs	r1, #2
 80051fa:	4618      	mov	r0, r3
 80051fc:	f000 fb38 	bl	8005870 <RCCEx_PLL2_Config>
 8005200:	4603      	mov	r3, r0
 8005202:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005206:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800520a:	2b00      	cmp	r3, #0
 800520c:	d003      	beq.n	8005216 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800520e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005212:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8005216:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800521a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800521e:	2100      	movs	r1, #0
 8005220:	6139      	str	r1, [r7, #16]
 8005222:	f003 0308 	and.w	r3, r3, #8
 8005226:	617b      	str	r3, [r7, #20]
 8005228:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800522c:	460b      	mov	r3, r1
 800522e:	4313      	orrs	r3, r2
 8005230:	d011      	beq.n	8005256 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005232:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005236:	3328      	adds	r3, #40	@ 0x28
 8005238:	2100      	movs	r1, #0
 800523a:	4618      	mov	r0, r3
 800523c:	f000 fbca 	bl	80059d4 <RCCEx_PLL3_Config>
 8005240:	4603      	mov	r3, r0
 8005242:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8005246:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800524a:	2b00      	cmp	r3, #0
 800524c:	d003      	beq.n	8005256 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800524e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005252:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8005256:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800525a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800525e:	2100      	movs	r1, #0
 8005260:	60b9      	str	r1, [r7, #8]
 8005262:	f003 0310 	and.w	r3, r3, #16
 8005266:	60fb      	str	r3, [r7, #12]
 8005268:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800526c:	460b      	mov	r3, r1
 800526e:	4313      	orrs	r3, r2
 8005270:	d011      	beq.n	8005296 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005272:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005276:	3328      	adds	r3, #40	@ 0x28
 8005278:	2101      	movs	r1, #1
 800527a:	4618      	mov	r0, r3
 800527c:	f000 fbaa 	bl	80059d4 <RCCEx_PLL3_Config>
 8005280:	4603      	mov	r3, r0
 8005282:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005286:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800528a:	2b00      	cmp	r3, #0
 800528c:	d003      	beq.n	8005296 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800528e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005292:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8005296:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800529a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800529e:	2100      	movs	r1, #0
 80052a0:	6039      	str	r1, [r7, #0]
 80052a2:	f003 0320 	and.w	r3, r3, #32
 80052a6:	607b      	str	r3, [r7, #4]
 80052a8:	e9d7 1200 	ldrd	r1, r2, [r7]
 80052ac:	460b      	mov	r3, r1
 80052ae:	4313      	orrs	r3, r2
 80052b0:	d011      	beq.n	80052d6 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80052b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052b6:	3328      	adds	r3, #40	@ 0x28
 80052b8:	2102      	movs	r1, #2
 80052ba:	4618      	mov	r0, r3
 80052bc:	f000 fb8a 	bl	80059d4 <RCCEx_PLL3_Config>
 80052c0:	4603      	mov	r3, r0
 80052c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80052c6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d003      	beq.n	80052d6 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80052ce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80052d2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 80052d6:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d101      	bne.n	80052e2 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 80052de:	2300      	movs	r3, #0
 80052e0:	e000      	b.n	80052e4 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 80052e2:	2301      	movs	r3, #1
}
 80052e4:	4618      	mov	r0, r3
 80052e6:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 80052ea:	46bd      	mov	sp, r7
 80052ec:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80052f0:	58024400 	.word	0x58024400

080052f4 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 80052f4:	b580      	push	{r7, lr}
 80052f6:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 80052f8:	f7fe fd96 	bl	8003e28 <HAL_RCC_GetHCLKFreq>
 80052fc:	4602      	mov	r2, r0
 80052fe:	4b06      	ldr	r3, [pc, #24]	@ (8005318 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8005300:	6a1b      	ldr	r3, [r3, #32]
 8005302:	091b      	lsrs	r3, r3, #4
 8005304:	f003 0307 	and.w	r3, r3, #7
 8005308:	4904      	ldr	r1, [pc, #16]	@ (800531c <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800530a:	5ccb      	ldrb	r3, [r1, r3]
 800530c:	f003 031f 	and.w	r3, r3, #31
 8005310:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8005314:	4618      	mov	r0, r3
 8005316:	bd80      	pop	{r7, pc}
 8005318:	58024400 	.word	0x58024400
 800531c:	08008f30 	.word	0x08008f30

08005320 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8005320:	b480      	push	{r7}
 8005322:	b089      	sub	sp, #36	@ 0x24
 8005324:	af00      	add	r7, sp, #0
 8005326:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005328:	4ba1      	ldr	r3, [pc, #644]	@ (80055b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800532a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800532c:	f003 0303 	and.w	r3, r3, #3
 8005330:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8005332:	4b9f      	ldr	r3, [pc, #636]	@ (80055b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005334:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005336:	0b1b      	lsrs	r3, r3, #12
 8005338:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800533c:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800533e:	4b9c      	ldr	r3, [pc, #624]	@ (80055b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005340:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005342:	091b      	lsrs	r3, r3, #4
 8005344:	f003 0301 	and.w	r3, r3, #1
 8005348:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800534a:	4b99      	ldr	r3, [pc, #612]	@ (80055b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800534c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800534e:	08db      	lsrs	r3, r3, #3
 8005350:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005354:	693a      	ldr	r2, [r7, #16]
 8005356:	fb02 f303 	mul.w	r3, r2, r3
 800535a:	ee07 3a90 	vmov	s15, r3
 800535e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005362:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8005366:	697b      	ldr	r3, [r7, #20]
 8005368:	2b00      	cmp	r3, #0
 800536a:	f000 8111 	beq.w	8005590 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800536e:	69bb      	ldr	r3, [r7, #24]
 8005370:	2b02      	cmp	r3, #2
 8005372:	f000 8083 	beq.w	800547c <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8005376:	69bb      	ldr	r3, [r7, #24]
 8005378:	2b02      	cmp	r3, #2
 800537a:	f200 80a1 	bhi.w	80054c0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800537e:	69bb      	ldr	r3, [r7, #24]
 8005380:	2b00      	cmp	r3, #0
 8005382:	d003      	beq.n	800538c <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8005384:	69bb      	ldr	r3, [r7, #24]
 8005386:	2b01      	cmp	r3, #1
 8005388:	d056      	beq.n	8005438 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800538a:	e099      	b.n	80054c0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800538c:	4b88      	ldr	r3, [pc, #544]	@ (80055b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	f003 0320 	and.w	r3, r3, #32
 8005394:	2b00      	cmp	r3, #0
 8005396:	d02d      	beq.n	80053f4 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005398:	4b85      	ldr	r3, [pc, #532]	@ (80055b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	08db      	lsrs	r3, r3, #3
 800539e:	f003 0303 	and.w	r3, r3, #3
 80053a2:	4a84      	ldr	r2, [pc, #528]	@ (80055b4 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80053a4:	fa22 f303 	lsr.w	r3, r2, r3
 80053a8:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80053aa:	68bb      	ldr	r3, [r7, #8]
 80053ac:	ee07 3a90 	vmov	s15, r3
 80053b0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80053b4:	697b      	ldr	r3, [r7, #20]
 80053b6:	ee07 3a90 	vmov	s15, r3
 80053ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80053be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80053c2:	4b7b      	ldr	r3, [pc, #492]	@ (80055b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80053c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80053ca:	ee07 3a90 	vmov	s15, r3
 80053ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80053d2:	ed97 6a03 	vldr	s12, [r7, #12]
 80053d6:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80055b8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80053da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80053de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80053e2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80053e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80053ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80053ee:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80053f2:	e087      	b.n	8005504 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80053f4:	697b      	ldr	r3, [r7, #20]
 80053f6:	ee07 3a90 	vmov	s15, r3
 80053fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80053fe:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80055bc <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8005402:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005406:	4b6a      	ldr	r3, [pc, #424]	@ (80055b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005408:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800540a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800540e:	ee07 3a90 	vmov	s15, r3
 8005412:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005416:	ed97 6a03 	vldr	s12, [r7, #12]
 800541a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80055b8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800541e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005422:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005426:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800542a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800542e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005432:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005436:	e065      	b.n	8005504 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005438:	697b      	ldr	r3, [r7, #20]
 800543a:	ee07 3a90 	vmov	s15, r3
 800543e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005442:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80055c0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8005446:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800544a:	4b59      	ldr	r3, [pc, #356]	@ (80055b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800544c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800544e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005452:	ee07 3a90 	vmov	s15, r3
 8005456:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800545a:	ed97 6a03 	vldr	s12, [r7, #12]
 800545e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80055b8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005462:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005466:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800546a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800546e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005472:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005476:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800547a:	e043      	b.n	8005504 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800547c:	697b      	ldr	r3, [r7, #20]
 800547e:	ee07 3a90 	vmov	s15, r3
 8005482:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005486:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80055c4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800548a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800548e:	4b48      	ldr	r3, [pc, #288]	@ (80055b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005490:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005492:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005496:	ee07 3a90 	vmov	s15, r3
 800549a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800549e:	ed97 6a03 	vldr	s12, [r7, #12]
 80054a2:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80055b8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80054a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80054aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80054ae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80054b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80054b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80054ba:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80054be:	e021      	b.n	8005504 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80054c0:	697b      	ldr	r3, [r7, #20]
 80054c2:	ee07 3a90 	vmov	s15, r3
 80054c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80054ca:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80055c0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80054ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80054d2:	4b37      	ldr	r3, [pc, #220]	@ (80055b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80054d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80054da:	ee07 3a90 	vmov	s15, r3
 80054de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80054e2:	ed97 6a03 	vldr	s12, [r7, #12]
 80054e6:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80055b8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80054ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80054ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80054f2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80054f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80054fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80054fe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005502:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8005504:	4b2a      	ldr	r3, [pc, #168]	@ (80055b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005506:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005508:	0a5b      	lsrs	r3, r3, #9
 800550a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800550e:	ee07 3a90 	vmov	s15, r3
 8005512:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005516:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800551a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800551e:	edd7 6a07 	vldr	s13, [r7, #28]
 8005522:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005526:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800552a:	ee17 2a90 	vmov	r2, s15
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8005532:	4b1f      	ldr	r3, [pc, #124]	@ (80055b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005534:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005536:	0c1b      	lsrs	r3, r3, #16
 8005538:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800553c:	ee07 3a90 	vmov	s15, r3
 8005540:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005544:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005548:	ee37 7a87 	vadd.f32	s14, s15, s14
 800554c:	edd7 6a07 	vldr	s13, [r7, #28]
 8005550:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005554:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005558:	ee17 2a90 	vmov	r2, s15
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8005560:	4b13      	ldr	r3, [pc, #76]	@ (80055b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005562:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005564:	0e1b      	lsrs	r3, r3, #24
 8005566:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800556a:	ee07 3a90 	vmov	s15, r3
 800556e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005572:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005576:	ee37 7a87 	vadd.f32	s14, s15, s14
 800557a:	edd7 6a07 	vldr	s13, [r7, #28]
 800557e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005582:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005586:	ee17 2a90 	vmov	r2, s15
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800558e:	e008      	b.n	80055a2 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	2200      	movs	r2, #0
 8005594:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	2200      	movs	r2, #0
 800559a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	2200      	movs	r2, #0
 80055a0:	609a      	str	r2, [r3, #8]
}
 80055a2:	bf00      	nop
 80055a4:	3724      	adds	r7, #36	@ 0x24
 80055a6:	46bd      	mov	sp, r7
 80055a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ac:	4770      	bx	lr
 80055ae:	bf00      	nop
 80055b0:	58024400 	.word	0x58024400
 80055b4:	03d09000 	.word	0x03d09000
 80055b8:	46000000 	.word	0x46000000
 80055bc:	4c742400 	.word	0x4c742400
 80055c0:	4a742400 	.word	0x4a742400
 80055c4:	4af42400 	.word	0x4af42400

080055c8 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 80055c8:	b480      	push	{r7}
 80055ca:	b089      	sub	sp, #36	@ 0x24
 80055cc:	af00      	add	r7, sp, #0
 80055ce:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80055d0:	4ba1      	ldr	r3, [pc, #644]	@ (8005858 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80055d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055d4:	f003 0303 	and.w	r3, r3, #3
 80055d8:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 80055da:	4b9f      	ldr	r3, [pc, #636]	@ (8005858 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80055dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055de:	0d1b      	lsrs	r3, r3, #20
 80055e0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80055e4:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80055e6:	4b9c      	ldr	r3, [pc, #624]	@ (8005858 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80055e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055ea:	0a1b      	lsrs	r3, r3, #8
 80055ec:	f003 0301 	and.w	r3, r3, #1
 80055f0:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 80055f2:	4b99      	ldr	r3, [pc, #612]	@ (8005858 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80055f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055f6:	08db      	lsrs	r3, r3, #3
 80055f8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80055fc:	693a      	ldr	r2, [r7, #16]
 80055fe:	fb02 f303 	mul.w	r3, r2, r3
 8005602:	ee07 3a90 	vmov	s15, r3
 8005606:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800560a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800560e:	697b      	ldr	r3, [r7, #20]
 8005610:	2b00      	cmp	r3, #0
 8005612:	f000 8111 	beq.w	8005838 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8005616:	69bb      	ldr	r3, [r7, #24]
 8005618:	2b02      	cmp	r3, #2
 800561a:	f000 8083 	beq.w	8005724 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800561e:	69bb      	ldr	r3, [r7, #24]
 8005620:	2b02      	cmp	r3, #2
 8005622:	f200 80a1 	bhi.w	8005768 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8005626:	69bb      	ldr	r3, [r7, #24]
 8005628:	2b00      	cmp	r3, #0
 800562a:	d003      	beq.n	8005634 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800562c:	69bb      	ldr	r3, [r7, #24]
 800562e:	2b01      	cmp	r3, #1
 8005630:	d056      	beq.n	80056e0 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8005632:	e099      	b.n	8005768 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005634:	4b88      	ldr	r3, [pc, #544]	@ (8005858 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	f003 0320 	and.w	r3, r3, #32
 800563c:	2b00      	cmp	r3, #0
 800563e:	d02d      	beq.n	800569c <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005640:	4b85      	ldr	r3, [pc, #532]	@ (8005858 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	08db      	lsrs	r3, r3, #3
 8005646:	f003 0303 	and.w	r3, r3, #3
 800564a:	4a84      	ldr	r2, [pc, #528]	@ (800585c <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800564c:	fa22 f303 	lsr.w	r3, r2, r3
 8005650:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005652:	68bb      	ldr	r3, [r7, #8]
 8005654:	ee07 3a90 	vmov	s15, r3
 8005658:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800565c:	697b      	ldr	r3, [r7, #20]
 800565e:	ee07 3a90 	vmov	s15, r3
 8005662:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005666:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800566a:	4b7b      	ldr	r3, [pc, #492]	@ (8005858 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800566c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800566e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005672:	ee07 3a90 	vmov	s15, r3
 8005676:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800567a:	ed97 6a03 	vldr	s12, [r7, #12]
 800567e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8005860 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005682:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005686:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800568a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800568e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005692:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005696:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800569a:	e087      	b.n	80057ac <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800569c:	697b      	ldr	r3, [r7, #20]
 800569e:	ee07 3a90 	vmov	s15, r3
 80056a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80056a6:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8005864 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80056aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80056ae:	4b6a      	ldr	r3, [pc, #424]	@ (8005858 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80056b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80056b6:	ee07 3a90 	vmov	s15, r3
 80056ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80056be:	ed97 6a03 	vldr	s12, [r7, #12]
 80056c2:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8005860 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80056c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80056ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80056ce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80056d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80056d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80056da:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80056de:	e065      	b.n	80057ac <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80056e0:	697b      	ldr	r3, [r7, #20]
 80056e2:	ee07 3a90 	vmov	s15, r3
 80056e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80056ea:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8005868 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80056ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80056f2:	4b59      	ldr	r3, [pc, #356]	@ (8005858 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80056f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80056fa:	ee07 3a90 	vmov	s15, r3
 80056fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005702:	ed97 6a03 	vldr	s12, [r7, #12]
 8005706:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8005860 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800570a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800570e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005712:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005716:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800571a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800571e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005722:	e043      	b.n	80057ac <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005724:	697b      	ldr	r3, [r7, #20]
 8005726:	ee07 3a90 	vmov	s15, r3
 800572a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800572e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800586c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8005732:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005736:	4b48      	ldr	r3, [pc, #288]	@ (8005858 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005738:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800573a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800573e:	ee07 3a90 	vmov	s15, r3
 8005742:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005746:	ed97 6a03 	vldr	s12, [r7, #12]
 800574a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8005860 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800574e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005752:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005756:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800575a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800575e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005762:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005766:	e021      	b.n	80057ac <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005768:	697b      	ldr	r3, [r7, #20]
 800576a:	ee07 3a90 	vmov	s15, r3
 800576e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005772:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8005868 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8005776:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800577a:	4b37      	ldr	r3, [pc, #220]	@ (8005858 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800577c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800577e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005782:	ee07 3a90 	vmov	s15, r3
 8005786:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800578a:	ed97 6a03 	vldr	s12, [r7, #12]
 800578e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8005860 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005792:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005796:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800579a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800579e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80057a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80057a6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80057aa:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 80057ac:	4b2a      	ldr	r3, [pc, #168]	@ (8005858 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80057ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057b0:	0a5b      	lsrs	r3, r3, #9
 80057b2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80057b6:	ee07 3a90 	vmov	s15, r3
 80057ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80057be:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80057c2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80057c6:	edd7 6a07 	vldr	s13, [r7, #28]
 80057ca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80057ce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80057d2:	ee17 2a90 	vmov	r2, s15
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 80057da:	4b1f      	ldr	r3, [pc, #124]	@ (8005858 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80057dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057de:	0c1b      	lsrs	r3, r3, #16
 80057e0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80057e4:	ee07 3a90 	vmov	s15, r3
 80057e8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80057ec:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80057f0:	ee37 7a87 	vadd.f32	s14, s15, s14
 80057f4:	edd7 6a07 	vldr	s13, [r7, #28]
 80057f8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80057fc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005800:	ee17 2a90 	vmov	r2, s15
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8005808:	4b13      	ldr	r3, [pc, #76]	@ (8005858 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800580a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800580c:	0e1b      	lsrs	r3, r3, #24
 800580e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005812:	ee07 3a90 	vmov	s15, r3
 8005816:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800581a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800581e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005822:	edd7 6a07 	vldr	s13, [r7, #28]
 8005826:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800582a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800582e:	ee17 2a90 	vmov	r2, s15
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8005836:	e008      	b.n	800584a <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	2200      	movs	r2, #0
 800583c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	2200      	movs	r2, #0
 8005842:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	2200      	movs	r2, #0
 8005848:	609a      	str	r2, [r3, #8]
}
 800584a:	bf00      	nop
 800584c:	3724      	adds	r7, #36	@ 0x24
 800584e:	46bd      	mov	sp, r7
 8005850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005854:	4770      	bx	lr
 8005856:	bf00      	nop
 8005858:	58024400 	.word	0x58024400
 800585c:	03d09000 	.word	0x03d09000
 8005860:	46000000 	.word	0x46000000
 8005864:	4c742400 	.word	0x4c742400
 8005868:	4a742400 	.word	0x4a742400
 800586c:	4af42400 	.word	0x4af42400

08005870 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8005870:	b580      	push	{r7, lr}
 8005872:	b084      	sub	sp, #16
 8005874:	af00      	add	r7, sp, #0
 8005876:	6078      	str	r0, [r7, #4]
 8005878:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800587a:	2300      	movs	r3, #0
 800587c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800587e:	4b53      	ldr	r3, [pc, #332]	@ (80059cc <RCCEx_PLL2_Config+0x15c>)
 8005880:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005882:	f003 0303 	and.w	r3, r3, #3
 8005886:	2b03      	cmp	r3, #3
 8005888:	d101      	bne.n	800588e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800588a:	2301      	movs	r3, #1
 800588c:	e099      	b.n	80059c2 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800588e:	4b4f      	ldr	r3, [pc, #316]	@ (80059cc <RCCEx_PLL2_Config+0x15c>)
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	4a4e      	ldr	r2, [pc, #312]	@ (80059cc <RCCEx_PLL2_Config+0x15c>)
 8005894:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005898:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800589a:	f7fb fed5 	bl	8001648 <HAL_GetTick>
 800589e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80058a0:	e008      	b.n	80058b4 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80058a2:	f7fb fed1 	bl	8001648 <HAL_GetTick>
 80058a6:	4602      	mov	r2, r0
 80058a8:	68bb      	ldr	r3, [r7, #8]
 80058aa:	1ad3      	subs	r3, r2, r3
 80058ac:	2b02      	cmp	r3, #2
 80058ae:	d901      	bls.n	80058b4 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80058b0:	2303      	movs	r3, #3
 80058b2:	e086      	b.n	80059c2 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80058b4:	4b45      	ldr	r3, [pc, #276]	@ (80059cc <RCCEx_PLL2_Config+0x15c>)
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d1f0      	bne.n	80058a2 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80058c0:	4b42      	ldr	r3, [pc, #264]	@ (80059cc <RCCEx_PLL2_Config+0x15c>)
 80058c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058c4:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	031b      	lsls	r3, r3, #12
 80058ce:	493f      	ldr	r1, [pc, #252]	@ (80059cc <RCCEx_PLL2_Config+0x15c>)
 80058d0:	4313      	orrs	r3, r2
 80058d2:	628b      	str	r3, [r1, #40]	@ 0x28
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	685b      	ldr	r3, [r3, #4]
 80058d8:	3b01      	subs	r3, #1
 80058da:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	689b      	ldr	r3, [r3, #8]
 80058e2:	3b01      	subs	r3, #1
 80058e4:	025b      	lsls	r3, r3, #9
 80058e6:	b29b      	uxth	r3, r3
 80058e8:	431a      	orrs	r2, r3
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	68db      	ldr	r3, [r3, #12]
 80058ee:	3b01      	subs	r3, #1
 80058f0:	041b      	lsls	r3, r3, #16
 80058f2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80058f6:	431a      	orrs	r2, r3
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	691b      	ldr	r3, [r3, #16]
 80058fc:	3b01      	subs	r3, #1
 80058fe:	061b      	lsls	r3, r3, #24
 8005900:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005904:	4931      	ldr	r1, [pc, #196]	@ (80059cc <RCCEx_PLL2_Config+0x15c>)
 8005906:	4313      	orrs	r3, r2
 8005908:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800590a:	4b30      	ldr	r3, [pc, #192]	@ (80059cc <RCCEx_PLL2_Config+0x15c>)
 800590c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800590e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	695b      	ldr	r3, [r3, #20]
 8005916:	492d      	ldr	r1, [pc, #180]	@ (80059cc <RCCEx_PLL2_Config+0x15c>)
 8005918:	4313      	orrs	r3, r2
 800591a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800591c:	4b2b      	ldr	r3, [pc, #172]	@ (80059cc <RCCEx_PLL2_Config+0x15c>)
 800591e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005920:	f023 0220 	bic.w	r2, r3, #32
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	699b      	ldr	r3, [r3, #24]
 8005928:	4928      	ldr	r1, [pc, #160]	@ (80059cc <RCCEx_PLL2_Config+0x15c>)
 800592a:	4313      	orrs	r3, r2
 800592c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800592e:	4b27      	ldr	r3, [pc, #156]	@ (80059cc <RCCEx_PLL2_Config+0x15c>)
 8005930:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005932:	4a26      	ldr	r2, [pc, #152]	@ (80059cc <RCCEx_PLL2_Config+0x15c>)
 8005934:	f023 0310 	bic.w	r3, r3, #16
 8005938:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800593a:	4b24      	ldr	r3, [pc, #144]	@ (80059cc <RCCEx_PLL2_Config+0x15c>)
 800593c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800593e:	4b24      	ldr	r3, [pc, #144]	@ (80059d0 <RCCEx_PLL2_Config+0x160>)
 8005940:	4013      	ands	r3, r2
 8005942:	687a      	ldr	r2, [r7, #4]
 8005944:	69d2      	ldr	r2, [r2, #28]
 8005946:	00d2      	lsls	r2, r2, #3
 8005948:	4920      	ldr	r1, [pc, #128]	@ (80059cc <RCCEx_PLL2_Config+0x15c>)
 800594a:	4313      	orrs	r3, r2
 800594c:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800594e:	4b1f      	ldr	r3, [pc, #124]	@ (80059cc <RCCEx_PLL2_Config+0x15c>)
 8005950:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005952:	4a1e      	ldr	r2, [pc, #120]	@ (80059cc <RCCEx_PLL2_Config+0x15c>)
 8005954:	f043 0310 	orr.w	r3, r3, #16
 8005958:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800595a:	683b      	ldr	r3, [r7, #0]
 800595c:	2b00      	cmp	r3, #0
 800595e:	d106      	bne.n	800596e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8005960:	4b1a      	ldr	r3, [pc, #104]	@ (80059cc <RCCEx_PLL2_Config+0x15c>)
 8005962:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005964:	4a19      	ldr	r2, [pc, #100]	@ (80059cc <RCCEx_PLL2_Config+0x15c>)
 8005966:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800596a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800596c:	e00f      	b.n	800598e <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800596e:	683b      	ldr	r3, [r7, #0]
 8005970:	2b01      	cmp	r3, #1
 8005972:	d106      	bne.n	8005982 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8005974:	4b15      	ldr	r3, [pc, #84]	@ (80059cc <RCCEx_PLL2_Config+0x15c>)
 8005976:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005978:	4a14      	ldr	r2, [pc, #80]	@ (80059cc <RCCEx_PLL2_Config+0x15c>)
 800597a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800597e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005980:	e005      	b.n	800598e <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8005982:	4b12      	ldr	r3, [pc, #72]	@ (80059cc <RCCEx_PLL2_Config+0x15c>)
 8005984:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005986:	4a11      	ldr	r2, [pc, #68]	@ (80059cc <RCCEx_PLL2_Config+0x15c>)
 8005988:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800598c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800598e:	4b0f      	ldr	r3, [pc, #60]	@ (80059cc <RCCEx_PLL2_Config+0x15c>)
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	4a0e      	ldr	r2, [pc, #56]	@ (80059cc <RCCEx_PLL2_Config+0x15c>)
 8005994:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005998:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800599a:	f7fb fe55 	bl	8001648 <HAL_GetTick>
 800599e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80059a0:	e008      	b.n	80059b4 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80059a2:	f7fb fe51 	bl	8001648 <HAL_GetTick>
 80059a6:	4602      	mov	r2, r0
 80059a8:	68bb      	ldr	r3, [r7, #8]
 80059aa:	1ad3      	subs	r3, r2, r3
 80059ac:	2b02      	cmp	r3, #2
 80059ae:	d901      	bls.n	80059b4 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80059b0:	2303      	movs	r3, #3
 80059b2:	e006      	b.n	80059c2 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80059b4:	4b05      	ldr	r3, [pc, #20]	@ (80059cc <RCCEx_PLL2_Config+0x15c>)
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d0f0      	beq.n	80059a2 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80059c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80059c2:	4618      	mov	r0, r3
 80059c4:	3710      	adds	r7, #16
 80059c6:	46bd      	mov	sp, r7
 80059c8:	bd80      	pop	{r7, pc}
 80059ca:	bf00      	nop
 80059cc:	58024400 	.word	0x58024400
 80059d0:	ffff0007 	.word	0xffff0007

080059d4 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80059d4:	b580      	push	{r7, lr}
 80059d6:	b084      	sub	sp, #16
 80059d8:	af00      	add	r7, sp, #0
 80059da:	6078      	str	r0, [r7, #4]
 80059dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80059de:	2300      	movs	r3, #0
 80059e0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80059e2:	4b53      	ldr	r3, [pc, #332]	@ (8005b30 <RCCEx_PLL3_Config+0x15c>)
 80059e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059e6:	f003 0303 	and.w	r3, r3, #3
 80059ea:	2b03      	cmp	r3, #3
 80059ec:	d101      	bne.n	80059f2 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80059ee:	2301      	movs	r3, #1
 80059f0:	e099      	b.n	8005b26 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80059f2:	4b4f      	ldr	r3, [pc, #316]	@ (8005b30 <RCCEx_PLL3_Config+0x15c>)
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	4a4e      	ldr	r2, [pc, #312]	@ (8005b30 <RCCEx_PLL3_Config+0x15c>)
 80059f8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80059fc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80059fe:	f7fb fe23 	bl	8001648 <HAL_GetTick>
 8005a02:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005a04:	e008      	b.n	8005a18 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005a06:	f7fb fe1f 	bl	8001648 <HAL_GetTick>
 8005a0a:	4602      	mov	r2, r0
 8005a0c:	68bb      	ldr	r3, [r7, #8]
 8005a0e:	1ad3      	subs	r3, r2, r3
 8005a10:	2b02      	cmp	r3, #2
 8005a12:	d901      	bls.n	8005a18 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8005a14:	2303      	movs	r3, #3
 8005a16:	e086      	b.n	8005b26 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005a18:	4b45      	ldr	r3, [pc, #276]	@ (8005b30 <RCCEx_PLL3_Config+0x15c>)
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d1f0      	bne.n	8005a06 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8005a24:	4b42      	ldr	r3, [pc, #264]	@ (8005b30 <RCCEx_PLL3_Config+0x15c>)
 8005a26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a28:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	051b      	lsls	r3, r3, #20
 8005a32:	493f      	ldr	r1, [pc, #252]	@ (8005b30 <RCCEx_PLL3_Config+0x15c>)
 8005a34:	4313      	orrs	r3, r2
 8005a36:	628b      	str	r3, [r1, #40]	@ 0x28
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	685b      	ldr	r3, [r3, #4]
 8005a3c:	3b01      	subs	r3, #1
 8005a3e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	689b      	ldr	r3, [r3, #8]
 8005a46:	3b01      	subs	r3, #1
 8005a48:	025b      	lsls	r3, r3, #9
 8005a4a:	b29b      	uxth	r3, r3
 8005a4c:	431a      	orrs	r2, r3
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	68db      	ldr	r3, [r3, #12]
 8005a52:	3b01      	subs	r3, #1
 8005a54:	041b      	lsls	r3, r3, #16
 8005a56:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005a5a:	431a      	orrs	r2, r3
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	691b      	ldr	r3, [r3, #16]
 8005a60:	3b01      	subs	r3, #1
 8005a62:	061b      	lsls	r3, r3, #24
 8005a64:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005a68:	4931      	ldr	r1, [pc, #196]	@ (8005b30 <RCCEx_PLL3_Config+0x15c>)
 8005a6a:	4313      	orrs	r3, r2
 8005a6c:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8005a6e:	4b30      	ldr	r3, [pc, #192]	@ (8005b30 <RCCEx_PLL3_Config+0x15c>)
 8005a70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a72:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	695b      	ldr	r3, [r3, #20]
 8005a7a:	492d      	ldr	r1, [pc, #180]	@ (8005b30 <RCCEx_PLL3_Config+0x15c>)
 8005a7c:	4313      	orrs	r3, r2
 8005a7e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8005a80:	4b2b      	ldr	r3, [pc, #172]	@ (8005b30 <RCCEx_PLL3_Config+0x15c>)
 8005a82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a84:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	699b      	ldr	r3, [r3, #24]
 8005a8c:	4928      	ldr	r1, [pc, #160]	@ (8005b30 <RCCEx_PLL3_Config+0x15c>)
 8005a8e:	4313      	orrs	r3, r2
 8005a90:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8005a92:	4b27      	ldr	r3, [pc, #156]	@ (8005b30 <RCCEx_PLL3_Config+0x15c>)
 8005a94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a96:	4a26      	ldr	r2, [pc, #152]	@ (8005b30 <RCCEx_PLL3_Config+0x15c>)
 8005a98:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005a9c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8005a9e:	4b24      	ldr	r3, [pc, #144]	@ (8005b30 <RCCEx_PLL3_Config+0x15c>)
 8005aa0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005aa2:	4b24      	ldr	r3, [pc, #144]	@ (8005b34 <RCCEx_PLL3_Config+0x160>)
 8005aa4:	4013      	ands	r3, r2
 8005aa6:	687a      	ldr	r2, [r7, #4]
 8005aa8:	69d2      	ldr	r2, [r2, #28]
 8005aaa:	00d2      	lsls	r2, r2, #3
 8005aac:	4920      	ldr	r1, [pc, #128]	@ (8005b30 <RCCEx_PLL3_Config+0x15c>)
 8005aae:	4313      	orrs	r3, r2
 8005ab0:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8005ab2:	4b1f      	ldr	r3, [pc, #124]	@ (8005b30 <RCCEx_PLL3_Config+0x15c>)
 8005ab4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ab6:	4a1e      	ldr	r2, [pc, #120]	@ (8005b30 <RCCEx_PLL3_Config+0x15c>)
 8005ab8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005abc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8005abe:	683b      	ldr	r3, [r7, #0]
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d106      	bne.n	8005ad2 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8005ac4:	4b1a      	ldr	r3, [pc, #104]	@ (8005b30 <RCCEx_PLL3_Config+0x15c>)
 8005ac6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ac8:	4a19      	ldr	r2, [pc, #100]	@ (8005b30 <RCCEx_PLL3_Config+0x15c>)
 8005aca:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005ace:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005ad0:	e00f      	b.n	8005af2 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8005ad2:	683b      	ldr	r3, [r7, #0]
 8005ad4:	2b01      	cmp	r3, #1
 8005ad6:	d106      	bne.n	8005ae6 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8005ad8:	4b15      	ldr	r3, [pc, #84]	@ (8005b30 <RCCEx_PLL3_Config+0x15c>)
 8005ada:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005adc:	4a14      	ldr	r2, [pc, #80]	@ (8005b30 <RCCEx_PLL3_Config+0x15c>)
 8005ade:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005ae2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005ae4:	e005      	b.n	8005af2 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8005ae6:	4b12      	ldr	r3, [pc, #72]	@ (8005b30 <RCCEx_PLL3_Config+0x15c>)
 8005ae8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005aea:	4a11      	ldr	r2, [pc, #68]	@ (8005b30 <RCCEx_PLL3_Config+0x15c>)
 8005aec:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005af0:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8005af2:	4b0f      	ldr	r3, [pc, #60]	@ (8005b30 <RCCEx_PLL3_Config+0x15c>)
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	4a0e      	ldr	r2, [pc, #56]	@ (8005b30 <RCCEx_PLL3_Config+0x15c>)
 8005af8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005afc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005afe:	f7fb fda3 	bl	8001648 <HAL_GetTick>
 8005b02:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005b04:	e008      	b.n	8005b18 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005b06:	f7fb fd9f 	bl	8001648 <HAL_GetTick>
 8005b0a:	4602      	mov	r2, r0
 8005b0c:	68bb      	ldr	r3, [r7, #8]
 8005b0e:	1ad3      	subs	r3, r2, r3
 8005b10:	2b02      	cmp	r3, #2
 8005b12:	d901      	bls.n	8005b18 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005b14:	2303      	movs	r3, #3
 8005b16:	e006      	b.n	8005b26 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005b18:	4b05      	ldr	r3, [pc, #20]	@ (8005b30 <RCCEx_PLL3_Config+0x15c>)
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d0f0      	beq.n	8005b06 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8005b24:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b26:	4618      	mov	r0, r3
 8005b28:	3710      	adds	r7, #16
 8005b2a:	46bd      	mov	sp, r7
 8005b2c:	bd80      	pop	{r7, pc}
 8005b2e:	bf00      	nop
 8005b30:	58024400 	.word	0x58024400
 8005b34:	ffff0007 	.word	0xffff0007

08005b38 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005b38:	b580      	push	{r7, lr}
 8005b3a:	b082      	sub	sp, #8
 8005b3c:	af00      	add	r7, sp, #0
 8005b3e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d101      	bne.n	8005b4a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005b46:	2301      	movs	r3, #1
 8005b48:	e049      	b.n	8005bde <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005b50:	b2db      	uxtb	r3, r3
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d106      	bne.n	8005b64 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	2200      	movs	r2, #0
 8005b5a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005b5e:	6878      	ldr	r0, [r7, #4]
 8005b60:	f7fb fb14 	bl	800118c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	2202      	movs	r2, #2
 8005b68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681a      	ldr	r2, [r3, #0]
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	3304      	adds	r3, #4
 8005b74:	4619      	mov	r1, r3
 8005b76:	4610      	mov	r0, r2
 8005b78:	f000 f9aa 	bl	8005ed0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	2201      	movs	r2, #1
 8005b80:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	2201      	movs	r2, #1
 8005b88:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	2201      	movs	r2, #1
 8005b90:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	2201      	movs	r2, #1
 8005b98:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	2201      	movs	r2, #1
 8005ba0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	2201      	movs	r2, #1
 8005ba8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	2201      	movs	r2, #1
 8005bb0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	2201      	movs	r2, #1
 8005bb8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	2201      	movs	r2, #1
 8005bc0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	2201      	movs	r2, #1
 8005bc8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	2201      	movs	r2, #1
 8005bd0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	2201      	movs	r2, #1
 8005bd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005bdc:	2300      	movs	r3, #0
}
 8005bde:	4618      	mov	r0, r3
 8005be0:	3708      	adds	r7, #8
 8005be2:	46bd      	mov	sp, r7
 8005be4:	bd80      	pop	{r7, pc}

08005be6 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005be6:	b580      	push	{r7, lr}
 8005be8:	b082      	sub	sp, #8
 8005bea:	af00      	add	r7, sp, #0
 8005bec:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d101      	bne.n	8005bf8 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005bf4:	2301      	movs	r3, #1
 8005bf6:	e049      	b.n	8005c8c <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005bfe:	b2db      	uxtb	r3, r3
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d106      	bne.n	8005c12 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	2200      	movs	r2, #0
 8005c08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005c0c:	6878      	ldr	r0, [r7, #4]
 8005c0e:	f000 f841 	bl	8005c94 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	2202      	movs	r2, #2
 8005c16:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681a      	ldr	r2, [r3, #0]
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	3304      	adds	r3, #4
 8005c22:	4619      	mov	r1, r3
 8005c24:	4610      	mov	r0, r2
 8005c26:	f000 f953 	bl	8005ed0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	2201      	movs	r2, #1
 8005c2e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	2201      	movs	r2, #1
 8005c36:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	2201      	movs	r2, #1
 8005c3e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	2201      	movs	r2, #1
 8005c46:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	2201      	movs	r2, #1
 8005c4e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	2201      	movs	r2, #1
 8005c56:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	2201      	movs	r2, #1
 8005c5e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	2201      	movs	r2, #1
 8005c66:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	2201      	movs	r2, #1
 8005c6e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	2201      	movs	r2, #1
 8005c76:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	2201      	movs	r2, #1
 8005c7e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	2201      	movs	r2, #1
 8005c86:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005c8a:	2300      	movs	r3, #0
}
 8005c8c:	4618      	mov	r0, r3
 8005c8e:	3708      	adds	r7, #8
 8005c90:	46bd      	mov	sp, r7
 8005c92:	bd80      	pop	{r7, pc}

08005c94 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005c94:	b480      	push	{r7}
 8005c96:	b083      	sub	sp, #12
 8005c98:	af00      	add	r7, sp, #0
 8005c9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005c9c:	bf00      	nop
 8005c9e:	370c      	adds	r7, #12
 8005ca0:	46bd      	mov	sp, r7
 8005ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca6:	4770      	bx	lr

08005ca8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005ca8:	b580      	push	{r7, lr}
 8005caa:	b086      	sub	sp, #24
 8005cac:	af00      	add	r7, sp, #0
 8005cae:	60f8      	str	r0, [r7, #12]
 8005cb0:	60b9      	str	r1, [r7, #8]
 8005cb2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005cb4:	2300      	movs	r3, #0
 8005cb6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005cbe:	2b01      	cmp	r3, #1
 8005cc0:	d101      	bne.n	8005cc6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005cc2:	2302      	movs	r3, #2
 8005cc4:	e0ff      	b.n	8005ec6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	2201      	movs	r2, #1
 8005cca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	2b14      	cmp	r3, #20
 8005cd2:	f200 80f0 	bhi.w	8005eb6 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005cd6:	a201      	add	r2, pc, #4	@ (adr r2, 8005cdc <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005cd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005cdc:	08005d31 	.word	0x08005d31
 8005ce0:	08005eb7 	.word	0x08005eb7
 8005ce4:	08005eb7 	.word	0x08005eb7
 8005ce8:	08005eb7 	.word	0x08005eb7
 8005cec:	08005d71 	.word	0x08005d71
 8005cf0:	08005eb7 	.word	0x08005eb7
 8005cf4:	08005eb7 	.word	0x08005eb7
 8005cf8:	08005eb7 	.word	0x08005eb7
 8005cfc:	08005db3 	.word	0x08005db3
 8005d00:	08005eb7 	.word	0x08005eb7
 8005d04:	08005eb7 	.word	0x08005eb7
 8005d08:	08005eb7 	.word	0x08005eb7
 8005d0c:	08005df3 	.word	0x08005df3
 8005d10:	08005eb7 	.word	0x08005eb7
 8005d14:	08005eb7 	.word	0x08005eb7
 8005d18:	08005eb7 	.word	0x08005eb7
 8005d1c:	08005e35 	.word	0x08005e35
 8005d20:	08005eb7 	.word	0x08005eb7
 8005d24:	08005eb7 	.word	0x08005eb7
 8005d28:	08005eb7 	.word	0x08005eb7
 8005d2c:	08005e75 	.word	0x08005e75
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	68b9      	ldr	r1, [r7, #8]
 8005d36:	4618      	mov	r0, r3
 8005d38:	f000 f96a 	bl	8006010 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	699a      	ldr	r2, [r3, #24]
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	f042 0208 	orr.w	r2, r2, #8
 8005d4a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	699a      	ldr	r2, [r3, #24]
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	f022 0204 	bic.w	r2, r2, #4
 8005d5a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	6999      	ldr	r1, [r3, #24]
 8005d62:	68bb      	ldr	r3, [r7, #8]
 8005d64:	691a      	ldr	r2, [r3, #16]
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	430a      	orrs	r2, r1
 8005d6c:	619a      	str	r2, [r3, #24]
      break;
 8005d6e:	e0a5      	b.n	8005ebc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	68b9      	ldr	r1, [r7, #8]
 8005d76:	4618      	mov	r0, r3
 8005d78:	f000 f9da 	bl	8006130 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	699a      	ldr	r2, [r3, #24]
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005d8a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	699a      	ldr	r2, [r3, #24]
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005d9a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	6999      	ldr	r1, [r3, #24]
 8005da2:	68bb      	ldr	r3, [r7, #8]
 8005da4:	691b      	ldr	r3, [r3, #16]
 8005da6:	021a      	lsls	r2, r3, #8
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	430a      	orrs	r2, r1
 8005dae:	619a      	str	r2, [r3, #24]
      break;
 8005db0:	e084      	b.n	8005ebc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	68b9      	ldr	r1, [r7, #8]
 8005db8:	4618      	mov	r0, r3
 8005dba:	f000 fa43 	bl	8006244 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	69da      	ldr	r2, [r3, #28]
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	f042 0208 	orr.w	r2, r2, #8
 8005dcc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	69da      	ldr	r2, [r3, #28]
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	f022 0204 	bic.w	r2, r2, #4
 8005ddc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	69d9      	ldr	r1, [r3, #28]
 8005de4:	68bb      	ldr	r3, [r7, #8]
 8005de6:	691a      	ldr	r2, [r3, #16]
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	430a      	orrs	r2, r1
 8005dee:	61da      	str	r2, [r3, #28]
      break;
 8005df0:	e064      	b.n	8005ebc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	68b9      	ldr	r1, [r7, #8]
 8005df8:	4618      	mov	r0, r3
 8005dfa:	f000 faab 	bl	8006354 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	69da      	ldr	r2, [r3, #28]
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005e0c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	69da      	ldr	r2, [r3, #28]
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005e1c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	69d9      	ldr	r1, [r3, #28]
 8005e24:	68bb      	ldr	r3, [r7, #8]
 8005e26:	691b      	ldr	r3, [r3, #16]
 8005e28:	021a      	lsls	r2, r3, #8
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	430a      	orrs	r2, r1
 8005e30:	61da      	str	r2, [r3, #28]
      break;
 8005e32:	e043      	b.n	8005ebc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	68b9      	ldr	r1, [r7, #8]
 8005e3a:	4618      	mov	r0, r3
 8005e3c:	f000 faf4 	bl	8006428 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	f042 0208 	orr.w	r2, r2, #8
 8005e4e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	f022 0204 	bic.w	r2, r2, #4
 8005e5e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005e66:	68bb      	ldr	r3, [r7, #8]
 8005e68:	691a      	ldr	r2, [r3, #16]
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	430a      	orrs	r2, r1
 8005e70:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005e72:	e023      	b.n	8005ebc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	68b9      	ldr	r1, [r7, #8]
 8005e7a:	4618      	mov	r0, r3
 8005e7c:	f000 fb38 	bl	80064f0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005e8e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005e9e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005ea6:	68bb      	ldr	r3, [r7, #8]
 8005ea8:	691b      	ldr	r3, [r3, #16]
 8005eaa:	021a      	lsls	r2, r3, #8
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	430a      	orrs	r2, r1
 8005eb2:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005eb4:	e002      	b.n	8005ebc <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8005eb6:	2301      	movs	r3, #1
 8005eb8:	75fb      	strb	r3, [r7, #23]
      break;
 8005eba:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	2200      	movs	r2, #0
 8005ec0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005ec4:	7dfb      	ldrb	r3, [r7, #23]
}
 8005ec6:	4618      	mov	r0, r3
 8005ec8:	3718      	adds	r7, #24
 8005eca:	46bd      	mov	sp, r7
 8005ecc:	bd80      	pop	{r7, pc}
 8005ece:	bf00      	nop

08005ed0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005ed0:	b480      	push	{r7}
 8005ed2:	b085      	sub	sp, #20
 8005ed4:	af00      	add	r7, sp, #0
 8005ed6:	6078      	str	r0, [r7, #4]
 8005ed8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	4a43      	ldr	r2, [pc, #268]	@ (8005ff0 <TIM_Base_SetConfig+0x120>)
 8005ee4:	4293      	cmp	r3, r2
 8005ee6:	d013      	beq.n	8005f10 <TIM_Base_SetConfig+0x40>
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005eee:	d00f      	beq.n	8005f10 <TIM_Base_SetConfig+0x40>
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	4a40      	ldr	r2, [pc, #256]	@ (8005ff4 <TIM_Base_SetConfig+0x124>)
 8005ef4:	4293      	cmp	r3, r2
 8005ef6:	d00b      	beq.n	8005f10 <TIM_Base_SetConfig+0x40>
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	4a3f      	ldr	r2, [pc, #252]	@ (8005ff8 <TIM_Base_SetConfig+0x128>)
 8005efc:	4293      	cmp	r3, r2
 8005efe:	d007      	beq.n	8005f10 <TIM_Base_SetConfig+0x40>
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	4a3e      	ldr	r2, [pc, #248]	@ (8005ffc <TIM_Base_SetConfig+0x12c>)
 8005f04:	4293      	cmp	r3, r2
 8005f06:	d003      	beq.n	8005f10 <TIM_Base_SetConfig+0x40>
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	4a3d      	ldr	r2, [pc, #244]	@ (8006000 <TIM_Base_SetConfig+0x130>)
 8005f0c:	4293      	cmp	r3, r2
 8005f0e:	d108      	bne.n	8005f22 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f16:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005f18:	683b      	ldr	r3, [r7, #0]
 8005f1a:	685b      	ldr	r3, [r3, #4]
 8005f1c:	68fa      	ldr	r2, [r7, #12]
 8005f1e:	4313      	orrs	r3, r2
 8005f20:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	4a32      	ldr	r2, [pc, #200]	@ (8005ff0 <TIM_Base_SetConfig+0x120>)
 8005f26:	4293      	cmp	r3, r2
 8005f28:	d01f      	beq.n	8005f6a <TIM_Base_SetConfig+0x9a>
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f30:	d01b      	beq.n	8005f6a <TIM_Base_SetConfig+0x9a>
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	4a2f      	ldr	r2, [pc, #188]	@ (8005ff4 <TIM_Base_SetConfig+0x124>)
 8005f36:	4293      	cmp	r3, r2
 8005f38:	d017      	beq.n	8005f6a <TIM_Base_SetConfig+0x9a>
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	4a2e      	ldr	r2, [pc, #184]	@ (8005ff8 <TIM_Base_SetConfig+0x128>)
 8005f3e:	4293      	cmp	r3, r2
 8005f40:	d013      	beq.n	8005f6a <TIM_Base_SetConfig+0x9a>
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	4a2d      	ldr	r2, [pc, #180]	@ (8005ffc <TIM_Base_SetConfig+0x12c>)
 8005f46:	4293      	cmp	r3, r2
 8005f48:	d00f      	beq.n	8005f6a <TIM_Base_SetConfig+0x9a>
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	4a2c      	ldr	r2, [pc, #176]	@ (8006000 <TIM_Base_SetConfig+0x130>)
 8005f4e:	4293      	cmp	r3, r2
 8005f50:	d00b      	beq.n	8005f6a <TIM_Base_SetConfig+0x9a>
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	4a2b      	ldr	r2, [pc, #172]	@ (8006004 <TIM_Base_SetConfig+0x134>)
 8005f56:	4293      	cmp	r3, r2
 8005f58:	d007      	beq.n	8005f6a <TIM_Base_SetConfig+0x9a>
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	4a2a      	ldr	r2, [pc, #168]	@ (8006008 <TIM_Base_SetConfig+0x138>)
 8005f5e:	4293      	cmp	r3, r2
 8005f60:	d003      	beq.n	8005f6a <TIM_Base_SetConfig+0x9a>
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	4a29      	ldr	r2, [pc, #164]	@ (800600c <TIM_Base_SetConfig+0x13c>)
 8005f66:	4293      	cmp	r3, r2
 8005f68:	d108      	bne.n	8005f7c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005f70:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005f72:	683b      	ldr	r3, [r7, #0]
 8005f74:	68db      	ldr	r3, [r3, #12]
 8005f76:	68fa      	ldr	r2, [r7, #12]
 8005f78:	4313      	orrs	r3, r2
 8005f7a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005f82:	683b      	ldr	r3, [r7, #0]
 8005f84:	695b      	ldr	r3, [r3, #20]
 8005f86:	4313      	orrs	r3, r2
 8005f88:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005f8a:	683b      	ldr	r3, [r7, #0]
 8005f8c:	689a      	ldr	r2, [r3, #8]
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005f92:	683b      	ldr	r3, [r7, #0]
 8005f94:	681a      	ldr	r2, [r3, #0]
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	4a14      	ldr	r2, [pc, #80]	@ (8005ff0 <TIM_Base_SetConfig+0x120>)
 8005f9e:	4293      	cmp	r3, r2
 8005fa0:	d00f      	beq.n	8005fc2 <TIM_Base_SetConfig+0xf2>
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	4a16      	ldr	r2, [pc, #88]	@ (8006000 <TIM_Base_SetConfig+0x130>)
 8005fa6:	4293      	cmp	r3, r2
 8005fa8:	d00b      	beq.n	8005fc2 <TIM_Base_SetConfig+0xf2>
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	4a15      	ldr	r2, [pc, #84]	@ (8006004 <TIM_Base_SetConfig+0x134>)
 8005fae:	4293      	cmp	r3, r2
 8005fb0:	d007      	beq.n	8005fc2 <TIM_Base_SetConfig+0xf2>
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	4a14      	ldr	r2, [pc, #80]	@ (8006008 <TIM_Base_SetConfig+0x138>)
 8005fb6:	4293      	cmp	r3, r2
 8005fb8:	d003      	beq.n	8005fc2 <TIM_Base_SetConfig+0xf2>
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	4a13      	ldr	r2, [pc, #76]	@ (800600c <TIM_Base_SetConfig+0x13c>)
 8005fbe:	4293      	cmp	r3, r2
 8005fc0:	d103      	bne.n	8005fca <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005fc2:	683b      	ldr	r3, [r7, #0]
 8005fc4:	691a      	ldr	r2, [r3, #16]
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	f043 0204 	orr.w	r2, r3, #4
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	2201      	movs	r2, #1
 8005fda:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	68fa      	ldr	r2, [r7, #12]
 8005fe0:	601a      	str	r2, [r3, #0]
}
 8005fe2:	bf00      	nop
 8005fe4:	3714      	adds	r7, #20
 8005fe6:	46bd      	mov	sp, r7
 8005fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fec:	4770      	bx	lr
 8005fee:	bf00      	nop
 8005ff0:	40010000 	.word	0x40010000
 8005ff4:	40000400 	.word	0x40000400
 8005ff8:	40000800 	.word	0x40000800
 8005ffc:	40000c00 	.word	0x40000c00
 8006000:	40010400 	.word	0x40010400
 8006004:	40014000 	.word	0x40014000
 8006008:	40014400 	.word	0x40014400
 800600c:	40014800 	.word	0x40014800

08006010 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006010:	b480      	push	{r7}
 8006012:	b087      	sub	sp, #28
 8006014:	af00      	add	r7, sp, #0
 8006016:	6078      	str	r0, [r7, #4]
 8006018:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	6a1b      	ldr	r3, [r3, #32]
 800601e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	6a1b      	ldr	r3, [r3, #32]
 8006024:	f023 0201 	bic.w	r2, r3, #1
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	685b      	ldr	r3, [r3, #4]
 8006030:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	699b      	ldr	r3, [r3, #24]
 8006036:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006038:	68fa      	ldr	r2, [r7, #12]
 800603a:	4b37      	ldr	r3, [pc, #220]	@ (8006118 <TIM_OC1_SetConfig+0x108>)
 800603c:	4013      	ands	r3, r2
 800603e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	f023 0303 	bic.w	r3, r3, #3
 8006046:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006048:	683b      	ldr	r3, [r7, #0]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	68fa      	ldr	r2, [r7, #12]
 800604e:	4313      	orrs	r3, r2
 8006050:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006052:	697b      	ldr	r3, [r7, #20]
 8006054:	f023 0302 	bic.w	r3, r3, #2
 8006058:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800605a:	683b      	ldr	r3, [r7, #0]
 800605c:	689b      	ldr	r3, [r3, #8]
 800605e:	697a      	ldr	r2, [r7, #20]
 8006060:	4313      	orrs	r3, r2
 8006062:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	4a2d      	ldr	r2, [pc, #180]	@ (800611c <TIM_OC1_SetConfig+0x10c>)
 8006068:	4293      	cmp	r3, r2
 800606a:	d00f      	beq.n	800608c <TIM_OC1_SetConfig+0x7c>
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	4a2c      	ldr	r2, [pc, #176]	@ (8006120 <TIM_OC1_SetConfig+0x110>)
 8006070:	4293      	cmp	r3, r2
 8006072:	d00b      	beq.n	800608c <TIM_OC1_SetConfig+0x7c>
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	4a2b      	ldr	r2, [pc, #172]	@ (8006124 <TIM_OC1_SetConfig+0x114>)
 8006078:	4293      	cmp	r3, r2
 800607a:	d007      	beq.n	800608c <TIM_OC1_SetConfig+0x7c>
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	4a2a      	ldr	r2, [pc, #168]	@ (8006128 <TIM_OC1_SetConfig+0x118>)
 8006080:	4293      	cmp	r3, r2
 8006082:	d003      	beq.n	800608c <TIM_OC1_SetConfig+0x7c>
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	4a29      	ldr	r2, [pc, #164]	@ (800612c <TIM_OC1_SetConfig+0x11c>)
 8006088:	4293      	cmp	r3, r2
 800608a:	d10c      	bne.n	80060a6 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800608c:	697b      	ldr	r3, [r7, #20]
 800608e:	f023 0308 	bic.w	r3, r3, #8
 8006092:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006094:	683b      	ldr	r3, [r7, #0]
 8006096:	68db      	ldr	r3, [r3, #12]
 8006098:	697a      	ldr	r2, [r7, #20]
 800609a:	4313      	orrs	r3, r2
 800609c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800609e:	697b      	ldr	r3, [r7, #20]
 80060a0:	f023 0304 	bic.w	r3, r3, #4
 80060a4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	4a1c      	ldr	r2, [pc, #112]	@ (800611c <TIM_OC1_SetConfig+0x10c>)
 80060aa:	4293      	cmp	r3, r2
 80060ac:	d00f      	beq.n	80060ce <TIM_OC1_SetConfig+0xbe>
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	4a1b      	ldr	r2, [pc, #108]	@ (8006120 <TIM_OC1_SetConfig+0x110>)
 80060b2:	4293      	cmp	r3, r2
 80060b4:	d00b      	beq.n	80060ce <TIM_OC1_SetConfig+0xbe>
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	4a1a      	ldr	r2, [pc, #104]	@ (8006124 <TIM_OC1_SetConfig+0x114>)
 80060ba:	4293      	cmp	r3, r2
 80060bc:	d007      	beq.n	80060ce <TIM_OC1_SetConfig+0xbe>
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	4a19      	ldr	r2, [pc, #100]	@ (8006128 <TIM_OC1_SetConfig+0x118>)
 80060c2:	4293      	cmp	r3, r2
 80060c4:	d003      	beq.n	80060ce <TIM_OC1_SetConfig+0xbe>
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	4a18      	ldr	r2, [pc, #96]	@ (800612c <TIM_OC1_SetConfig+0x11c>)
 80060ca:	4293      	cmp	r3, r2
 80060cc:	d111      	bne.n	80060f2 <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80060ce:	693b      	ldr	r3, [r7, #16]
 80060d0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80060d4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80060d6:	693b      	ldr	r3, [r7, #16]
 80060d8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80060dc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80060de:	683b      	ldr	r3, [r7, #0]
 80060e0:	695b      	ldr	r3, [r3, #20]
 80060e2:	693a      	ldr	r2, [r7, #16]
 80060e4:	4313      	orrs	r3, r2
 80060e6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80060e8:	683b      	ldr	r3, [r7, #0]
 80060ea:	699b      	ldr	r3, [r3, #24]
 80060ec:	693a      	ldr	r2, [r7, #16]
 80060ee:	4313      	orrs	r3, r2
 80060f0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	693a      	ldr	r2, [r7, #16]
 80060f6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	68fa      	ldr	r2, [r7, #12]
 80060fc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80060fe:	683b      	ldr	r3, [r7, #0]
 8006100:	685a      	ldr	r2, [r3, #4]
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	697a      	ldr	r2, [r7, #20]
 800610a:	621a      	str	r2, [r3, #32]
}
 800610c:	bf00      	nop
 800610e:	371c      	adds	r7, #28
 8006110:	46bd      	mov	sp, r7
 8006112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006116:	4770      	bx	lr
 8006118:	fffeff8f 	.word	0xfffeff8f
 800611c:	40010000 	.word	0x40010000
 8006120:	40010400 	.word	0x40010400
 8006124:	40014000 	.word	0x40014000
 8006128:	40014400 	.word	0x40014400
 800612c:	40014800 	.word	0x40014800

08006130 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006130:	b480      	push	{r7}
 8006132:	b087      	sub	sp, #28
 8006134:	af00      	add	r7, sp, #0
 8006136:	6078      	str	r0, [r7, #4]
 8006138:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	6a1b      	ldr	r3, [r3, #32]
 800613e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	6a1b      	ldr	r3, [r3, #32]
 8006144:	f023 0210 	bic.w	r2, r3, #16
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	685b      	ldr	r3, [r3, #4]
 8006150:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	699b      	ldr	r3, [r3, #24]
 8006156:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006158:	68fa      	ldr	r2, [r7, #12]
 800615a:	4b34      	ldr	r3, [pc, #208]	@ (800622c <TIM_OC2_SetConfig+0xfc>)
 800615c:	4013      	ands	r3, r2
 800615e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006166:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006168:	683b      	ldr	r3, [r7, #0]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	021b      	lsls	r3, r3, #8
 800616e:	68fa      	ldr	r2, [r7, #12]
 8006170:	4313      	orrs	r3, r2
 8006172:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006174:	697b      	ldr	r3, [r7, #20]
 8006176:	f023 0320 	bic.w	r3, r3, #32
 800617a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800617c:	683b      	ldr	r3, [r7, #0]
 800617e:	689b      	ldr	r3, [r3, #8]
 8006180:	011b      	lsls	r3, r3, #4
 8006182:	697a      	ldr	r2, [r7, #20]
 8006184:	4313      	orrs	r3, r2
 8006186:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	4a29      	ldr	r2, [pc, #164]	@ (8006230 <TIM_OC2_SetConfig+0x100>)
 800618c:	4293      	cmp	r3, r2
 800618e:	d003      	beq.n	8006198 <TIM_OC2_SetConfig+0x68>
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	4a28      	ldr	r2, [pc, #160]	@ (8006234 <TIM_OC2_SetConfig+0x104>)
 8006194:	4293      	cmp	r3, r2
 8006196:	d10d      	bne.n	80061b4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006198:	697b      	ldr	r3, [r7, #20]
 800619a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800619e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80061a0:	683b      	ldr	r3, [r7, #0]
 80061a2:	68db      	ldr	r3, [r3, #12]
 80061a4:	011b      	lsls	r3, r3, #4
 80061a6:	697a      	ldr	r2, [r7, #20]
 80061a8:	4313      	orrs	r3, r2
 80061aa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80061ac:	697b      	ldr	r3, [r7, #20]
 80061ae:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80061b2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	4a1e      	ldr	r2, [pc, #120]	@ (8006230 <TIM_OC2_SetConfig+0x100>)
 80061b8:	4293      	cmp	r3, r2
 80061ba:	d00f      	beq.n	80061dc <TIM_OC2_SetConfig+0xac>
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	4a1d      	ldr	r2, [pc, #116]	@ (8006234 <TIM_OC2_SetConfig+0x104>)
 80061c0:	4293      	cmp	r3, r2
 80061c2:	d00b      	beq.n	80061dc <TIM_OC2_SetConfig+0xac>
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	4a1c      	ldr	r2, [pc, #112]	@ (8006238 <TIM_OC2_SetConfig+0x108>)
 80061c8:	4293      	cmp	r3, r2
 80061ca:	d007      	beq.n	80061dc <TIM_OC2_SetConfig+0xac>
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	4a1b      	ldr	r2, [pc, #108]	@ (800623c <TIM_OC2_SetConfig+0x10c>)
 80061d0:	4293      	cmp	r3, r2
 80061d2:	d003      	beq.n	80061dc <TIM_OC2_SetConfig+0xac>
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	4a1a      	ldr	r2, [pc, #104]	@ (8006240 <TIM_OC2_SetConfig+0x110>)
 80061d8:	4293      	cmp	r3, r2
 80061da:	d113      	bne.n	8006204 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80061dc:	693b      	ldr	r3, [r7, #16]
 80061de:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80061e2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80061e4:	693b      	ldr	r3, [r7, #16]
 80061e6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80061ea:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80061ec:	683b      	ldr	r3, [r7, #0]
 80061ee:	695b      	ldr	r3, [r3, #20]
 80061f0:	009b      	lsls	r3, r3, #2
 80061f2:	693a      	ldr	r2, [r7, #16]
 80061f4:	4313      	orrs	r3, r2
 80061f6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80061f8:	683b      	ldr	r3, [r7, #0]
 80061fa:	699b      	ldr	r3, [r3, #24]
 80061fc:	009b      	lsls	r3, r3, #2
 80061fe:	693a      	ldr	r2, [r7, #16]
 8006200:	4313      	orrs	r3, r2
 8006202:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	693a      	ldr	r2, [r7, #16]
 8006208:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	68fa      	ldr	r2, [r7, #12]
 800620e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006210:	683b      	ldr	r3, [r7, #0]
 8006212:	685a      	ldr	r2, [r3, #4]
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	697a      	ldr	r2, [r7, #20]
 800621c:	621a      	str	r2, [r3, #32]
}
 800621e:	bf00      	nop
 8006220:	371c      	adds	r7, #28
 8006222:	46bd      	mov	sp, r7
 8006224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006228:	4770      	bx	lr
 800622a:	bf00      	nop
 800622c:	feff8fff 	.word	0xfeff8fff
 8006230:	40010000 	.word	0x40010000
 8006234:	40010400 	.word	0x40010400
 8006238:	40014000 	.word	0x40014000
 800623c:	40014400 	.word	0x40014400
 8006240:	40014800 	.word	0x40014800

08006244 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006244:	b480      	push	{r7}
 8006246:	b087      	sub	sp, #28
 8006248:	af00      	add	r7, sp, #0
 800624a:	6078      	str	r0, [r7, #4]
 800624c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	6a1b      	ldr	r3, [r3, #32]
 8006252:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	6a1b      	ldr	r3, [r3, #32]
 8006258:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	685b      	ldr	r3, [r3, #4]
 8006264:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	69db      	ldr	r3, [r3, #28]
 800626a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800626c:	68fa      	ldr	r2, [r7, #12]
 800626e:	4b33      	ldr	r3, [pc, #204]	@ (800633c <TIM_OC3_SetConfig+0xf8>)
 8006270:	4013      	ands	r3, r2
 8006272:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	f023 0303 	bic.w	r3, r3, #3
 800627a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800627c:	683b      	ldr	r3, [r7, #0]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	68fa      	ldr	r2, [r7, #12]
 8006282:	4313      	orrs	r3, r2
 8006284:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006286:	697b      	ldr	r3, [r7, #20]
 8006288:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800628c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800628e:	683b      	ldr	r3, [r7, #0]
 8006290:	689b      	ldr	r3, [r3, #8]
 8006292:	021b      	lsls	r3, r3, #8
 8006294:	697a      	ldr	r2, [r7, #20]
 8006296:	4313      	orrs	r3, r2
 8006298:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	4a28      	ldr	r2, [pc, #160]	@ (8006340 <TIM_OC3_SetConfig+0xfc>)
 800629e:	4293      	cmp	r3, r2
 80062a0:	d003      	beq.n	80062aa <TIM_OC3_SetConfig+0x66>
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	4a27      	ldr	r2, [pc, #156]	@ (8006344 <TIM_OC3_SetConfig+0x100>)
 80062a6:	4293      	cmp	r3, r2
 80062a8:	d10d      	bne.n	80062c6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80062aa:	697b      	ldr	r3, [r7, #20]
 80062ac:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80062b0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80062b2:	683b      	ldr	r3, [r7, #0]
 80062b4:	68db      	ldr	r3, [r3, #12]
 80062b6:	021b      	lsls	r3, r3, #8
 80062b8:	697a      	ldr	r2, [r7, #20]
 80062ba:	4313      	orrs	r3, r2
 80062bc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80062be:	697b      	ldr	r3, [r7, #20]
 80062c0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80062c4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	4a1d      	ldr	r2, [pc, #116]	@ (8006340 <TIM_OC3_SetConfig+0xfc>)
 80062ca:	4293      	cmp	r3, r2
 80062cc:	d00f      	beq.n	80062ee <TIM_OC3_SetConfig+0xaa>
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	4a1c      	ldr	r2, [pc, #112]	@ (8006344 <TIM_OC3_SetConfig+0x100>)
 80062d2:	4293      	cmp	r3, r2
 80062d4:	d00b      	beq.n	80062ee <TIM_OC3_SetConfig+0xaa>
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	4a1b      	ldr	r2, [pc, #108]	@ (8006348 <TIM_OC3_SetConfig+0x104>)
 80062da:	4293      	cmp	r3, r2
 80062dc:	d007      	beq.n	80062ee <TIM_OC3_SetConfig+0xaa>
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	4a1a      	ldr	r2, [pc, #104]	@ (800634c <TIM_OC3_SetConfig+0x108>)
 80062e2:	4293      	cmp	r3, r2
 80062e4:	d003      	beq.n	80062ee <TIM_OC3_SetConfig+0xaa>
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	4a19      	ldr	r2, [pc, #100]	@ (8006350 <TIM_OC3_SetConfig+0x10c>)
 80062ea:	4293      	cmp	r3, r2
 80062ec:	d113      	bne.n	8006316 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80062ee:	693b      	ldr	r3, [r7, #16]
 80062f0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80062f4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80062f6:	693b      	ldr	r3, [r7, #16]
 80062f8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80062fc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80062fe:	683b      	ldr	r3, [r7, #0]
 8006300:	695b      	ldr	r3, [r3, #20]
 8006302:	011b      	lsls	r3, r3, #4
 8006304:	693a      	ldr	r2, [r7, #16]
 8006306:	4313      	orrs	r3, r2
 8006308:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800630a:	683b      	ldr	r3, [r7, #0]
 800630c:	699b      	ldr	r3, [r3, #24]
 800630e:	011b      	lsls	r3, r3, #4
 8006310:	693a      	ldr	r2, [r7, #16]
 8006312:	4313      	orrs	r3, r2
 8006314:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	693a      	ldr	r2, [r7, #16]
 800631a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	68fa      	ldr	r2, [r7, #12]
 8006320:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006322:	683b      	ldr	r3, [r7, #0]
 8006324:	685a      	ldr	r2, [r3, #4]
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	697a      	ldr	r2, [r7, #20]
 800632e:	621a      	str	r2, [r3, #32]
}
 8006330:	bf00      	nop
 8006332:	371c      	adds	r7, #28
 8006334:	46bd      	mov	sp, r7
 8006336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800633a:	4770      	bx	lr
 800633c:	fffeff8f 	.word	0xfffeff8f
 8006340:	40010000 	.word	0x40010000
 8006344:	40010400 	.word	0x40010400
 8006348:	40014000 	.word	0x40014000
 800634c:	40014400 	.word	0x40014400
 8006350:	40014800 	.word	0x40014800

08006354 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006354:	b480      	push	{r7}
 8006356:	b087      	sub	sp, #28
 8006358:	af00      	add	r7, sp, #0
 800635a:	6078      	str	r0, [r7, #4]
 800635c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	6a1b      	ldr	r3, [r3, #32]
 8006362:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	6a1b      	ldr	r3, [r3, #32]
 8006368:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	685b      	ldr	r3, [r3, #4]
 8006374:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	69db      	ldr	r3, [r3, #28]
 800637a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800637c:	68fa      	ldr	r2, [r7, #12]
 800637e:	4b24      	ldr	r3, [pc, #144]	@ (8006410 <TIM_OC4_SetConfig+0xbc>)
 8006380:	4013      	ands	r3, r2
 8006382:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800638a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800638c:	683b      	ldr	r3, [r7, #0]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	021b      	lsls	r3, r3, #8
 8006392:	68fa      	ldr	r2, [r7, #12]
 8006394:	4313      	orrs	r3, r2
 8006396:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006398:	693b      	ldr	r3, [r7, #16]
 800639a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800639e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80063a0:	683b      	ldr	r3, [r7, #0]
 80063a2:	689b      	ldr	r3, [r3, #8]
 80063a4:	031b      	lsls	r3, r3, #12
 80063a6:	693a      	ldr	r2, [r7, #16]
 80063a8:	4313      	orrs	r3, r2
 80063aa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	4a19      	ldr	r2, [pc, #100]	@ (8006414 <TIM_OC4_SetConfig+0xc0>)
 80063b0:	4293      	cmp	r3, r2
 80063b2:	d00f      	beq.n	80063d4 <TIM_OC4_SetConfig+0x80>
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	4a18      	ldr	r2, [pc, #96]	@ (8006418 <TIM_OC4_SetConfig+0xc4>)
 80063b8:	4293      	cmp	r3, r2
 80063ba:	d00b      	beq.n	80063d4 <TIM_OC4_SetConfig+0x80>
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	4a17      	ldr	r2, [pc, #92]	@ (800641c <TIM_OC4_SetConfig+0xc8>)
 80063c0:	4293      	cmp	r3, r2
 80063c2:	d007      	beq.n	80063d4 <TIM_OC4_SetConfig+0x80>
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	4a16      	ldr	r2, [pc, #88]	@ (8006420 <TIM_OC4_SetConfig+0xcc>)
 80063c8:	4293      	cmp	r3, r2
 80063ca:	d003      	beq.n	80063d4 <TIM_OC4_SetConfig+0x80>
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	4a15      	ldr	r2, [pc, #84]	@ (8006424 <TIM_OC4_SetConfig+0xd0>)
 80063d0:	4293      	cmp	r3, r2
 80063d2:	d109      	bne.n	80063e8 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80063d4:	697b      	ldr	r3, [r7, #20]
 80063d6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80063da:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80063dc:	683b      	ldr	r3, [r7, #0]
 80063de:	695b      	ldr	r3, [r3, #20]
 80063e0:	019b      	lsls	r3, r3, #6
 80063e2:	697a      	ldr	r2, [r7, #20]
 80063e4:	4313      	orrs	r3, r2
 80063e6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	697a      	ldr	r2, [r7, #20]
 80063ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	68fa      	ldr	r2, [r7, #12]
 80063f2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80063f4:	683b      	ldr	r3, [r7, #0]
 80063f6:	685a      	ldr	r2, [r3, #4]
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	693a      	ldr	r2, [r7, #16]
 8006400:	621a      	str	r2, [r3, #32]
}
 8006402:	bf00      	nop
 8006404:	371c      	adds	r7, #28
 8006406:	46bd      	mov	sp, r7
 8006408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800640c:	4770      	bx	lr
 800640e:	bf00      	nop
 8006410:	feff8fff 	.word	0xfeff8fff
 8006414:	40010000 	.word	0x40010000
 8006418:	40010400 	.word	0x40010400
 800641c:	40014000 	.word	0x40014000
 8006420:	40014400 	.word	0x40014400
 8006424:	40014800 	.word	0x40014800

08006428 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006428:	b480      	push	{r7}
 800642a:	b087      	sub	sp, #28
 800642c:	af00      	add	r7, sp, #0
 800642e:	6078      	str	r0, [r7, #4]
 8006430:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	6a1b      	ldr	r3, [r3, #32]
 8006436:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	6a1b      	ldr	r3, [r3, #32]
 800643c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	685b      	ldr	r3, [r3, #4]
 8006448:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800644e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006450:	68fa      	ldr	r2, [r7, #12]
 8006452:	4b21      	ldr	r3, [pc, #132]	@ (80064d8 <TIM_OC5_SetConfig+0xb0>)
 8006454:	4013      	ands	r3, r2
 8006456:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006458:	683b      	ldr	r3, [r7, #0]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	68fa      	ldr	r2, [r7, #12]
 800645e:	4313      	orrs	r3, r2
 8006460:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006462:	693b      	ldr	r3, [r7, #16]
 8006464:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8006468:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800646a:	683b      	ldr	r3, [r7, #0]
 800646c:	689b      	ldr	r3, [r3, #8]
 800646e:	041b      	lsls	r3, r3, #16
 8006470:	693a      	ldr	r2, [r7, #16]
 8006472:	4313      	orrs	r3, r2
 8006474:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	4a18      	ldr	r2, [pc, #96]	@ (80064dc <TIM_OC5_SetConfig+0xb4>)
 800647a:	4293      	cmp	r3, r2
 800647c:	d00f      	beq.n	800649e <TIM_OC5_SetConfig+0x76>
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	4a17      	ldr	r2, [pc, #92]	@ (80064e0 <TIM_OC5_SetConfig+0xb8>)
 8006482:	4293      	cmp	r3, r2
 8006484:	d00b      	beq.n	800649e <TIM_OC5_SetConfig+0x76>
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	4a16      	ldr	r2, [pc, #88]	@ (80064e4 <TIM_OC5_SetConfig+0xbc>)
 800648a:	4293      	cmp	r3, r2
 800648c:	d007      	beq.n	800649e <TIM_OC5_SetConfig+0x76>
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	4a15      	ldr	r2, [pc, #84]	@ (80064e8 <TIM_OC5_SetConfig+0xc0>)
 8006492:	4293      	cmp	r3, r2
 8006494:	d003      	beq.n	800649e <TIM_OC5_SetConfig+0x76>
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	4a14      	ldr	r2, [pc, #80]	@ (80064ec <TIM_OC5_SetConfig+0xc4>)
 800649a:	4293      	cmp	r3, r2
 800649c:	d109      	bne.n	80064b2 <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800649e:	697b      	ldr	r3, [r7, #20]
 80064a0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80064a4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80064a6:	683b      	ldr	r3, [r7, #0]
 80064a8:	695b      	ldr	r3, [r3, #20]
 80064aa:	021b      	lsls	r3, r3, #8
 80064ac:	697a      	ldr	r2, [r7, #20]
 80064ae:	4313      	orrs	r3, r2
 80064b0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	697a      	ldr	r2, [r7, #20]
 80064b6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	68fa      	ldr	r2, [r7, #12]
 80064bc:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80064be:	683b      	ldr	r3, [r7, #0]
 80064c0:	685a      	ldr	r2, [r3, #4]
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	693a      	ldr	r2, [r7, #16]
 80064ca:	621a      	str	r2, [r3, #32]
}
 80064cc:	bf00      	nop
 80064ce:	371c      	adds	r7, #28
 80064d0:	46bd      	mov	sp, r7
 80064d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064d6:	4770      	bx	lr
 80064d8:	fffeff8f 	.word	0xfffeff8f
 80064dc:	40010000 	.word	0x40010000
 80064e0:	40010400 	.word	0x40010400
 80064e4:	40014000 	.word	0x40014000
 80064e8:	40014400 	.word	0x40014400
 80064ec:	40014800 	.word	0x40014800

080064f0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80064f0:	b480      	push	{r7}
 80064f2:	b087      	sub	sp, #28
 80064f4:	af00      	add	r7, sp, #0
 80064f6:	6078      	str	r0, [r7, #4]
 80064f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	6a1b      	ldr	r3, [r3, #32]
 80064fe:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	6a1b      	ldr	r3, [r3, #32]
 8006504:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	685b      	ldr	r3, [r3, #4]
 8006510:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006516:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006518:	68fa      	ldr	r2, [r7, #12]
 800651a:	4b22      	ldr	r3, [pc, #136]	@ (80065a4 <TIM_OC6_SetConfig+0xb4>)
 800651c:	4013      	ands	r3, r2
 800651e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006520:	683b      	ldr	r3, [r7, #0]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	021b      	lsls	r3, r3, #8
 8006526:	68fa      	ldr	r2, [r7, #12]
 8006528:	4313      	orrs	r3, r2
 800652a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800652c:	693b      	ldr	r3, [r7, #16]
 800652e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006532:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006534:	683b      	ldr	r3, [r7, #0]
 8006536:	689b      	ldr	r3, [r3, #8]
 8006538:	051b      	lsls	r3, r3, #20
 800653a:	693a      	ldr	r2, [r7, #16]
 800653c:	4313      	orrs	r3, r2
 800653e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	4a19      	ldr	r2, [pc, #100]	@ (80065a8 <TIM_OC6_SetConfig+0xb8>)
 8006544:	4293      	cmp	r3, r2
 8006546:	d00f      	beq.n	8006568 <TIM_OC6_SetConfig+0x78>
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	4a18      	ldr	r2, [pc, #96]	@ (80065ac <TIM_OC6_SetConfig+0xbc>)
 800654c:	4293      	cmp	r3, r2
 800654e:	d00b      	beq.n	8006568 <TIM_OC6_SetConfig+0x78>
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	4a17      	ldr	r2, [pc, #92]	@ (80065b0 <TIM_OC6_SetConfig+0xc0>)
 8006554:	4293      	cmp	r3, r2
 8006556:	d007      	beq.n	8006568 <TIM_OC6_SetConfig+0x78>
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	4a16      	ldr	r2, [pc, #88]	@ (80065b4 <TIM_OC6_SetConfig+0xc4>)
 800655c:	4293      	cmp	r3, r2
 800655e:	d003      	beq.n	8006568 <TIM_OC6_SetConfig+0x78>
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	4a15      	ldr	r2, [pc, #84]	@ (80065b8 <TIM_OC6_SetConfig+0xc8>)
 8006564:	4293      	cmp	r3, r2
 8006566:	d109      	bne.n	800657c <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006568:	697b      	ldr	r3, [r7, #20]
 800656a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800656e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006570:	683b      	ldr	r3, [r7, #0]
 8006572:	695b      	ldr	r3, [r3, #20]
 8006574:	029b      	lsls	r3, r3, #10
 8006576:	697a      	ldr	r2, [r7, #20]
 8006578:	4313      	orrs	r3, r2
 800657a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	697a      	ldr	r2, [r7, #20]
 8006580:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	68fa      	ldr	r2, [r7, #12]
 8006586:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006588:	683b      	ldr	r3, [r7, #0]
 800658a:	685a      	ldr	r2, [r3, #4]
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	693a      	ldr	r2, [r7, #16]
 8006594:	621a      	str	r2, [r3, #32]
}
 8006596:	bf00      	nop
 8006598:	371c      	adds	r7, #28
 800659a:	46bd      	mov	sp, r7
 800659c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065a0:	4770      	bx	lr
 80065a2:	bf00      	nop
 80065a4:	feff8fff 	.word	0xfeff8fff
 80065a8:	40010000 	.word	0x40010000
 80065ac:	40010400 	.word	0x40010400
 80065b0:	40014000 	.word	0x40014000
 80065b4:	40014400 	.word	0x40014400
 80065b8:	40014800 	.word	0x40014800

080065bc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80065bc:	b580      	push	{r7, lr}
 80065be:	b082      	sub	sp, #8
 80065c0:	af00      	add	r7, sp, #0
 80065c2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d101      	bne.n	80065ce <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80065ca:	2301      	movs	r3, #1
 80065cc:	e042      	b.n	8006654 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d106      	bne.n	80065e6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	2200      	movs	r2, #0
 80065dc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80065e0:	6878      	ldr	r0, [r7, #4]
 80065e2:	f7fa fe71 	bl	80012c8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	2224      	movs	r2, #36	@ 0x24
 80065ea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	681a      	ldr	r2, [r3, #0]
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	f022 0201 	bic.w	r2, r2, #1
 80065fc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006602:	2b00      	cmp	r3, #0
 8006604:	d002      	beq.n	800660c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8006606:	6878      	ldr	r0, [r7, #4]
 8006608:	f001 fa08 	bl	8007a1c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800660c:	6878      	ldr	r0, [r7, #4]
 800660e:	f000 fc9d 	bl	8006f4c <UART_SetConfig>
 8006612:	4603      	mov	r3, r0
 8006614:	2b01      	cmp	r3, #1
 8006616:	d101      	bne.n	800661c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8006618:	2301      	movs	r3, #1
 800661a:	e01b      	b.n	8006654 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	685a      	ldr	r2, [r3, #4]
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800662a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	689a      	ldr	r2, [r3, #8]
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800663a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	681a      	ldr	r2, [r3, #0]
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	f042 0201 	orr.w	r2, r2, #1
 800664a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800664c:	6878      	ldr	r0, [r7, #4]
 800664e:	f001 fa87 	bl	8007b60 <UART_CheckIdleState>
 8006652:	4603      	mov	r3, r0
}
 8006654:	4618      	mov	r0, r3
 8006656:	3708      	adds	r7, #8
 8006658:	46bd      	mov	sp, r7
 800665a:	bd80      	pop	{r7, pc}

0800665c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800665c:	b580      	push	{r7, lr}
 800665e:	b08a      	sub	sp, #40	@ 0x28
 8006660:	af02      	add	r7, sp, #8
 8006662:	60f8      	str	r0, [r7, #12]
 8006664:	60b9      	str	r1, [r7, #8]
 8006666:	603b      	str	r3, [r7, #0]
 8006668:	4613      	mov	r3, r2
 800666a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006672:	2b20      	cmp	r3, #32
 8006674:	d17b      	bne.n	800676e <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8006676:	68bb      	ldr	r3, [r7, #8]
 8006678:	2b00      	cmp	r3, #0
 800667a:	d002      	beq.n	8006682 <HAL_UART_Transmit+0x26>
 800667c:	88fb      	ldrh	r3, [r7, #6]
 800667e:	2b00      	cmp	r3, #0
 8006680:	d101      	bne.n	8006686 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8006682:	2301      	movs	r3, #1
 8006684:	e074      	b.n	8006770 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	2200      	movs	r2, #0
 800668a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	2221      	movs	r2, #33	@ 0x21
 8006692:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006696:	f7fa ffd7 	bl	8001648 <HAL_GetTick>
 800669a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	88fa      	ldrh	r2, [r7, #6]
 80066a0:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	88fa      	ldrh	r2, [r7, #6]
 80066a8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	689b      	ldr	r3, [r3, #8]
 80066b0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80066b4:	d108      	bne.n	80066c8 <HAL_UART_Transmit+0x6c>
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	691b      	ldr	r3, [r3, #16]
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d104      	bne.n	80066c8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80066be:	2300      	movs	r3, #0
 80066c0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80066c2:	68bb      	ldr	r3, [r7, #8]
 80066c4:	61bb      	str	r3, [r7, #24]
 80066c6:	e003      	b.n	80066d0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80066c8:	68bb      	ldr	r3, [r7, #8]
 80066ca:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80066cc:	2300      	movs	r3, #0
 80066ce:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80066d0:	e030      	b.n	8006734 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80066d2:	683b      	ldr	r3, [r7, #0]
 80066d4:	9300      	str	r3, [sp, #0]
 80066d6:	697b      	ldr	r3, [r7, #20]
 80066d8:	2200      	movs	r2, #0
 80066da:	2180      	movs	r1, #128	@ 0x80
 80066dc:	68f8      	ldr	r0, [r7, #12]
 80066de:	f001 fae9 	bl	8007cb4 <UART_WaitOnFlagUntilTimeout>
 80066e2:	4603      	mov	r3, r0
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d005      	beq.n	80066f4 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	2220      	movs	r2, #32
 80066ec:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80066f0:	2303      	movs	r3, #3
 80066f2:	e03d      	b.n	8006770 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80066f4:	69fb      	ldr	r3, [r7, #28]
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d10b      	bne.n	8006712 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80066fa:	69bb      	ldr	r3, [r7, #24]
 80066fc:	881b      	ldrh	r3, [r3, #0]
 80066fe:	461a      	mov	r2, r3
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006708:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800670a:	69bb      	ldr	r3, [r7, #24]
 800670c:	3302      	adds	r3, #2
 800670e:	61bb      	str	r3, [r7, #24]
 8006710:	e007      	b.n	8006722 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006712:	69fb      	ldr	r3, [r7, #28]
 8006714:	781a      	ldrb	r2, [r3, #0]
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800671c:	69fb      	ldr	r3, [r7, #28]
 800671e:	3301      	adds	r3, #1
 8006720:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006728:	b29b      	uxth	r3, r3
 800672a:	3b01      	subs	r3, #1
 800672c:	b29a      	uxth	r2, r3
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800673a:	b29b      	uxth	r3, r3
 800673c:	2b00      	cmp	r3, #0
 800673e:	d1c8      	bne.n	80066d2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006740:	683b      	ldr	r3, [r7, #0]
 8006742:	9300      	str	r3, [sp, #0]
 8006744:	697b      	ldr	r3, [r7, #20]
 8006746:	2200      	movs	r2, #0
 8006748:	2140      	movs	r1, #64	@ 0x40
 800674a:	68f8      	ldr	r0, [r7, #12]
 800674c:	f001 fab2 	bl	8007cb4 <UART_WaitOnFlagUntilTimeout>
 8006750:	4603      	mov	r3, r0
 8006752:	2b00      	cmp	r3, #0
 8006754:	d005      	beq.n	8006762 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	2220      	movs	r2, #32
 800675a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800675e:	2303      	movs	r3, #3
 8006760:	e006      	b.n	8006770 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	2220      	movs	r2, #32
 8006766:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800676a:	2300      	movs	r3, #0
 800676c:	e000      	b.n	8006770 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800676e:	2302      	movs	r3, #2
  }
}
 8006770:	4618      	mov	r0, r3
 8006772:	3720      	adds	r7, #32
 8006774:	46bd      	mov	sp, r7
 8006776:	bd80      	pop	{r7, pc}

08006778 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006778:	b580      	push	{r7, lr}
 800677a:	b0ba      	sub	sp, #232	@ 0xe8
 800677c:	af00      	add	r7, sp, #0
 800677e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	69db      	ldr	r3, [r3, #28]
 8006786:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	689b      	ldr	r3, [r3, #8]
 800679a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800679e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80067a2:	f640 030f 	movw	r3, #2063	@ 0x80f
 80067a6:	4013      	ands	r3, r2
 80067a8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80067ac:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d11b      	bne.n	80067ec <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80067b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80067b8:	f003 0320 	and.w	r3, r3, #32
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d015      	beq.n	80067ec <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80067c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80067c4:	f003 0320 	and.w	r3, r3, #32
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d105      	bne.n	80067d8 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80067cc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80067d0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d009      	beq.n	80067ec <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80067dc:	2b00      	cmp	r3, #0
 80067de:	f000 8393 	beq.w	8006f08 <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80067e6:	6878      	ldr	r0, [r7, #4]
 80067e8:	4798      	blx	r3
      }
      return;
 80067ea:	e38d      	b.n	8006f08 <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80067ec:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	f000 8123 	beq.w	8006a3c <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80067f6:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80067fa:	4b8d      	ldr	r3, [pc, #564]	@ (8006a30 <HAL_UART_IRQHandler+0x2b8>)
 80067fc:	4013      	ands	r3, r2
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d106      	bne.n	8006810 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8006802:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8006806:	4b8b      	ldr	r3, [pc, #556]	@ (8006a34 <HAL_UART_IRQHandler+0x2bc>)
 8006808:	4013      	ands	r3, r2
 800680a:	2b00      	cmp	r3, #0
 800680c:	f000 8116 	beq.w	8006a3c <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006810:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006814:	f003 0301 	and.w	r3, r3, #1
 8006818:	2b00      	cmp	r3, #0
 800681a:	d011      	beq.n	8006840 <HAL_UART_IRQHandler+0xc8>
 800681c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006820:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006824:	2b00      	cmp	r3, #0
 8006826:	d00b      	beq.n	8006840 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	2201      	movs	r2, #1
 800682e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006836:	f043 0201 	orr.w	r2, r3, #1
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006840:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006844:	f003 0302 	and.w	r3, r3, #2
 8006848:	2b00      	cmp	r3, #0
 800684a:	d011      	beq.n	8006870 <HAL_UART_IRQHandler+0xf8>
 800684c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006850:	f003 0301 	and.w	r3, r3, #1
 8006854:	2b00      	cmp	r3, #0
 8006856:	d00b      	beq.n	8006870 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	2202      	movs	r2, #2
 800685e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006866:	f043 0204 	orr.w	r2, r3, #4
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006870:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006874:	f003 0304 	and.w	r3, r3, #4
 8006878:	2b00      	cmp	r3, #0
 800687a:	d011      	beq.n	80068a0 <HAL_UART_IRQHandler+0x128>
 800687c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006880:	f003 0301 	and.w	r3, r3, #1
 8006884:	2b00      	cmp	r3, #0
 8006886:	d00b      	beq.n	80068a0 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	2204      	movs	r2, #4
 800688e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006896:	f043 0202 	orr.w	r2, r3, #2
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80068a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80068a4:	f003 0308 	and.w	r3, r3, #8
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d017      	beq.n	80068dc <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80068ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80068b0:	f003 0320 	and.w	r3, r3, #32
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d105      	bne.n	80068c4 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80068b8:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80068bc:	4b5c      	ldr	r3, [pc, #368]	@ (8006a30 <HAL_UART_IRQHandler+0x2b8>)
 80068be:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d00b      	beq.n	80068dc <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	2208      	movs	r2, #8
 80068ca:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80068d2:	f043 0208 	orr.w	r2, r3, #8
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80068dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80068e0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d012      	beq.n	800690e <HAL_UART_IRQHandler+0x196>
 80068e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80068ec:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d00c      	beq.n	800690e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80068fc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006904:	f043 0220 	orr.w	r2, r3, #32
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006914:	2b00      	cmp	r3, #0
 8006916:	f000 82f9 	beq.w	8006f0c <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800691a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800691e:	f003 0320 	and.w	r3, r3, #32
 8006922:	2b00      	cmp	r3, #0
 8006924:	d013      	beq.n	800694e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006926:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800692a:	f003 0320 	and.w	r3, r3, #32
 800692e:	2b00      	cmp	r3, #0
 8006930:	d105      	bne.n	800693e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006932:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006936:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800693a:	2b00      	cmp	r3, #0
 800693c:	d007      	beq.n	800694e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006942:	2b00      	cmp	r3, #0
 8006944:	d003      	beq.n	800694e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800694a:	6878      	ldr	r0, [r7, #4]
 800694c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006954:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	689b      	ldr	r3, [r3, #8]
 800695e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006962:	2b40      	cmp	r3, #64	@ 0x40
 8006964:	d005      	beq.n	8006972 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006966:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800696a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800696e:	2b00      	cmp	r3, #0
 8006970:	d054      	beq.n	8006a1c <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006972:	6878      	ldr	r0, [r7, #4]
 8006974:	f001 fb2e 	bl	8007fd4 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	689b      	ldr	r3, [r3, #8]
 800697e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006982:	2b40      	cmp	r3, #64	@ 0x40
 8006984:	d146      	bne.n	8006a14 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	3308      	adds	r3, #8
 800698c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006990:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006994:	e853 3f00 	ldrex	r3, [r3]
 8006998:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800699c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80069a0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80069a4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	3308      	adds	r3, #8
 80069ae:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80069b2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80069b6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069ba:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80069be:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80069c2:	e841 2300 	strex	r3, r2, [r1]
 80069c6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80069ca:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d1d9      	bne.n	8006986 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d017      	beq.n	8006a0c <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80069e2:	4a15      	ldr	r2, [pc, #84]	@ (8006a38 <HAL_UART_IRQHandler+0x2c0>)
 80069e4:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80069ec:	4618      	mov	r0, r3
 80069ee:	f7fb fa95 	bl	8001f1c <HAL_DMA_Abort_IT>
 80069f2:	4603      	mov	r3, r0
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d019      	beq.n	8006a2c <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80069fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006a00:	687a      	ldr	r2, [r7, #4]
 8006a02:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8006a06:	4610      	mov	r0, r2
 8006a08:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a0a:	e00f      	b.n	8006a2c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006a0c:	6878      	ldr	r0, [r7, #4]
 8006a0e:	f7f9 ffd8 	bl	80009c2 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a12:	e00b      	b.n	8006a2c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006a14:	6878      	ldr	r0, [r7, #4]
 8006a16:	f7f9 ffd4 	bl	80009c2 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a1a:	e007      	b.n	8006a2c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006a1c:	6878      	ldr	r0, [r7, #4]
 8006a1e:	f7f9 ffd0 	bl	80009c2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	2200      	movs	r2, #0
 8006a26:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8006a2a:	e26f      	b.n	8006f0c <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a2c:	bf00      	nop
    return;
 8006a2e:	e26d      	b.n	8006f0c <HAL_UART_IRQHandler+0x794>
 8006a30:	10000001 	.word	0x10000001
 8006a34:	04000120 	.word	0x04000120
 8006a38:	080080a1 	.word	0x080080a1

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006a40:	2b01      	cmp	r3, #1
 8006a42:	f040 8203 	bne.w	8006e4c <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006a46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006a4a:	f003 0310 	and.w	r3, r3, #16
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	f000 81fc 	beq.w	8006e4c <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006a54:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006a58:	f003 0310 	and.w	r3, r3, #16
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	f000 81f5 	beq.w	8006e4c <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	2210      	movs	r2, #16
 8006a68:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	689b      	ldr	r3, [r3, #8]
 8006a70:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a74:	2b40      	cmp	r3, #64	@ 0x40
 8006a76:	f040 816d 	bne.w	8006d54 <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	4aa4      	ldr	r2, [pc, #656]	@ (8006d14 <HAL_UART_IRQHandler+0x59c>)
 8006a84:	4293      	cmp	r3, r2
 8006a86:	d068      	beq.n	8006b5a <HAL_UART_IRQHandler+0x3e2>
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	4aa1      	ldr	r2, [pc, #644]	@ (8006d18 <HAL_UART_IRQHandler+0x5a0>)
 8006a92:	4293      	cmp	r3, r2
 8006a94:	d061      	beq.n	8006b5a <HAL_UART_IRQHandler+0x3e2>
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	4a9f      	ldr	r2, [pc, #636]	@ (8006d1c <HAL_UART_IRQHandler+0x5a4>)
 8006aa0:	4293      	cmp	r3, r2
 8006aa2:	d05a      	beq.n	8006b5a <HAL_UART_IRQHandler+0x3e2>
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	4a9c      	ldr	r2, [pc, #624]	@ (8006d20 <HAL_UART_IRQHandler+0x5a8>)
 8006aae:	4293      	cmp	r3, r2
 8006ab0:	d053      	beq.n	8006b5a <HAL_UART_IRQHandler+0x3e2>
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	4a9a      	ldr	r2, [pc, #616]	@ (8006d24 <HAL_UART_IRQHandler+0x5ac>)
 8006abc:	4293      	cmp	r3, r2
 8006abe:	d04c      	beq.n	8006b5a <HAL_UART_IRQHandler+0x3e2>
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	4a97      	ldr	r2, [pc, #604]	@ (8006d28 <HAL_UART_IRQHandler+0x5b0>)
 8006aca:	4293      	cmp	r3, r2
 8006acc:	d045      	beq.n	8006b5a <HAL_UART_IRQHandler+0x3e2>
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	4a95      	ldr	r2, [pc, #596]	@ (8006d2c <HAL_UART_IRQHandler+0x5b4>)
 8006ad8:	4293      	cmp	r3, r2
 8006ada:	d03e      	beq.n	8006b5a <HAL_UART_IRQHandler+0x3e2>
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	4a92      	ldr	r2, [pc, #584]	@ (8006d30 <HAL_UART_IRQHandler+0x5b8>)
 8006ae6:	4293      	cmp	r3, r2
 8006ae8:	d037      	beq.n	8006b5a <HAL_UART_IRQHandler+0x3e2>
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	4a90      	ldr	r2, [pc, #576]	@ (8006d34 <HAL_UART_IRQHandler+0x5bc>)
 8006af4:	4293      	cmp	r3, r2
 8006af6:	d030      	beq.n	8006b5a <HAL_UART_IRQHandler+0x3e2>
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	4a8d      	ldr	r2, [pc, #564]	@ (8006d38 <HAL_UART_IRQHandler+0x5c0>)
 8006b02:	4293      	cmp	r3, r2
 8006b04:	d029      	beq.n	8006b5a <HAL_UART_IRQHandler+0x3e2>
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	4a8b      	ldr	r2, [pc, #556]	@ (8006d3c <HAL_UART_IRQHandler+0x5c4>)
 8006b10:	4293      	cmp	r3, r2
 8006b12:	d022      	beq.n	8006b5a <HAL_UART_IRQHandler+0x3e2>
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	4a88      	ldr	r2, [pc, #544]	@ (8006d40 <HAL_UART_IRQHandler+0x5c8>)
 8006b1e:	4293      	cmp	r3, r2
 8006b20:	d01b      	beq.n	8006b5a <HAL_UART_IRQHandler+0x3e2>
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	4a86      	ldr	r2, [pc, #536]	@ (8006d44 <HAL_UART_IRQHandler+0x5cc>)
 8006b2c:	4293      	cmp	r3, r2
 8006b2e:	d014      	beq.n	8006b5a <HAL_UART_IRQHandler+0x3e2>
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	4a83      	ldr	r2, [pc, #524]	@ (8006d48 <HAL_UART_IRQHandler+0x5d0>)
 8006b3a:	4293      	cmp	r3, r2
 8006b3c:	d00d      	beq.n	8006b5a <HAL_UART_IRQHandler+0x3e2>
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	4a81      	ldr	r2, [pc, #516]	@ (8006d4c <HAL_UART_IRQHandler+0x5d4>)
 8006b48:	4293      	cmp	r3, r2
 8006b4a:	d006      	beq.n	8006b5a <HAL_UART_IRQHandler+0x3e2>
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	4a7e      	ldr	r2, [pc, #504]	@ (8006d50 <HAL_UART_IRQHandler+0x5d8>)
 8006b56:	4293      	cmp	r3, r2
 8006b58:	d106      	bne.n	8006b68 <HAL_UART_IRQHandler+0x3f0>
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	685b      	ldr	r3, [r3, #4]
 8006b64:	b29b      	uxth	r3, r3
 8006b66:	e005      	b.n	8006b74 <HAL_UART_IRQHandler+0x3fc>
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	685b      	ldr	r3, [r3, #4]
 8006b72:	b29b      	uxth	r3, r3
 8006b74:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006b78:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	f000 80ad 	beq.w	8006cdc <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006b88:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006b8c:	429a      	cmp	r2, r3
 8006b8e:	f080 80a5 	bcs.w	8006cdc <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006b98:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006ba2:	69db      	ldr	r3, [r3, #28]
 8006ba4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006ba8:	f000 8087 	beq.w	8006cba <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bb4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006bb8:	e853 3f00 	ldrex	r3, [r3]
 8006bbc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006bc0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006bc4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006bc8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	461a      	mov	r2, r3
 8006bd2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006bd6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006bda:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bde:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8006be2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006be6:	e841 2300 	strex	r3, r2, [r1]
 8006bea:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006bee:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	d1da      	bne.n	8006bac <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	3308      	adds	r3, #8
 8006bfc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bfe:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006c00:	e853 3f00 	ldrex	r3, [r3]
 8006c04:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006c06:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006c08:	f023 0301 	bic.w	r3, r3, #1
 8006c0c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	3308      	adds	r3, #8
 8006c16:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006c1a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006c1e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c20:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006c22:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006c26:	e841 2300 	strex	r3, r2, [r1]
 8006c2a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006c2c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d1e1      	bne.n	8006bf6 <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	3308      	adds	r3, #8
 8006c38:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c3a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006c3c:	e853 3f00 	ldrex	r3, [r3]
 8006c40:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006c42:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006c44:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006c48:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	3308      	adds	r3, #8
 8006c52:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006c56:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006c58:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c5a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006c5c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006c5e:	e841 2300 	strex	r3, r2, [r1]
 8006c62:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006c64:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d1e3      	bne.n	8006c32 <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	2220      	movs	r2, #32
 8006c6e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	2200      	movs	r2, #0
 8006c76:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c7e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006c80:	e853 3f00 	ldrex	r3, [r3]
 8006c84:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006c86:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006c88:	f023 0310 	bic.w	r3, r3, #16
 8006c8c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	461a      	mov	r2, r3
 8006c96:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006c9a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006c9c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c9e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006ca0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006ca2:	e841 2300 	strex	r3, r2, [r1]
 8006ca6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006ca8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d1e4      	bne.n	8006c78 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006cb4:	4618      	mov	r0, r3
 8006cb6:	f7fa fe13 	bl	80018e0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	2202      	movs	r2, #2
 8006cbe:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006ccc:	b29b      	uxth	r3, r3
 8006cce:	1ad3      	subs	r3, r2, r3
 8006cd0:	b29b      	uxth	r3, r3
 8006cd2:	4619      	mov	r1, r3
 8006cd4:	6878      	ldr	r0, [r7, #4]
 8006cd6:	f7f9 fe45 	bl	8000964 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8006cda:	e119      	b.n	8006f10 <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006ce2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006ce6:	429a      	cmp	r2, r3
 8006ce8:	f040 8112 	bne.w	8006f10 <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006cf2:	69db      	ldr	r3, [r3, #28]
 8006cf4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006cf8:	f040 810a 	bne.w	8006f10 <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	2202      	movs	r2, #2
 8006d00:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006d08:	4619      	mov	r1, r3
 8006d0a:	6878      	ldr	r0, [r7, #4]
 8006d0c:	f7f9 fe2a 	bl	8000964 <HAL_UARTEx_RxEventCallback>
      return;
 8006d10:	e0fe      	b.n	8006f10 <HAL_UART_IRQHandler+0x798>
 8006d12:	bf00      	nop
 8006d14:	40020010 	.word	0x40020010
 8006d18:	40020028 	.word	0x40020028
 8006d1c:	40020040 	.word	0x40020040
 8006d20:	40020058 	.word	0x40020058
 8006d24:	40020070 	.word	0x40020070
 8006d28:	40020088 	.word	0x40020088
 8006d2c:	400200a0 	.word	0x400200a0
 8006d30:	400200b8 	.word	0x400200b8
 8006d34:	40020410 	.word	0x40020410
 8006d38:	40020428 	.word	0x40020428
 8006d3c:	40020440 	.word	0x40020440
 8006d40:	40020458 	.word	0x40020458
 8006d44:	40020470 	.word	0x40020470
 8006d48:	40020488 	.word	0x40020488
 8006d4c:	400204a0 	.word	0x400204a0
 8006d50:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006d60:	b29b      	uxth	r3, r3
 8006d62:	1ad3      	subs	r3, r2, r3
 8006d64:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006d6e:	b29b      	uxth	r3, r3
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	f000 80cf 	beq.w	8006f14 <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 8006d76:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	f000 80ca 	beq.w	8006f14 <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d88:	e853 3f00 	ldrex	r3, [r3]
 8006d8c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006d8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006d90:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006d94:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	461a      	mov	r2, r3
 8006d9e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006da2:	647b      	str	r3, [r7, #68]	@ 0x44
 8006da4:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006da6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006da8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006daa:	e841 2300 	strex	r3, r2, [r1]
 8006dae:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006db0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d1e4      	bne.n	8006d80 <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	3308      	adds	r3, #8
 8006dbc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dc0:	e853 3f00 	ldrex	r3, [r3]
 8006dc4:	623b      	str	r3, [r7, #32]
   return(result);
 8006dc6:	6a3a      	ldr	r2, [r7, #32]
 8006dc8:	4b55      	ldr	r3, [pc, #340]	@ (8006f20 <HAL_UART_IRQHandler+0x7a8>)
 8006dca:	4013      	ands	r3, r2
 8006dcc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	3308      	adds	r3, #8
 8006dd6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006dda:	633a      	str	r2, [r7, #48]	@ 0x30
 8006ddc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dde:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006de0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006de2:	e841 2300 	strex	r3, r2, [r1]
 8006de6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006de8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d1e3      	bne.n	8006db6 <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	2220      	movs	r2, #32
 8006df2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	2200      	movs	r2, #0
 8006dfa:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	2200      	movs	r2, #0
 8006e00:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e08:	693b      	ldr	r3, [r7, #16]
 8006e0a:	e853 3f00 	ldrex	r3, [r3]
 8006e0e:	60fb      	str	r3, [r7, #12]
   return(result);
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	f023 0310 	bic.w	r3, r3, #16
 8006e16:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	461a      	mov	r2, r3
 8006e20:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006e24:	61fb      	str	r3, [r7, #28]
 8006e26:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e28:	69b9      	ldr	r1, [r7, #24]
 8006e2a:	69fa      	ldr	r2, [r7, #28]
 8006e2c:	e841 2300 	strex	r3, r2, [r1]
 8006e30:	617b      	str	r3, [r7, #20]
   return(result);
 8006e32:	697b      	ldr	r3, [r7, #20]
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d1e4      	bne.n	8006e02 <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	2202      	movs	r2, #2
 8006e3c:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006e3e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006e42:	4619      	mov	r1, r3
 8006e44:	6878      	ldr	r0, [r7, #4]
 8006e46:	f7f9 fd8d 	bl	8000964 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006e4a:	e063      	b.n	8006f14 <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006e4c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e50:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	d00e      	beq.n	8006e76 <HAL_UART_IRQHandler+0x6fe>
 8006e58:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006e5c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d008      	beq.n	8006e76 <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8006e6c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006e6e:	6878      	ldr	r0, [r7, #4]
 8006e70:	f001 fe74 	bl	8008b5c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006e74:	e051      	b.n	8006f1a <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8006e76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e7a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d014      	beq.n	8006eac <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8006e82:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006e86:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d105      	bne.n	8006e9a <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8006e8e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006e92:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d008      	beq.n	8006eac <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d03a      	beq.n	8006f18 <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006ea6:	6878      	ldr	r0, [r7, #4]
 8006ea8:	4798      	blx	r3
    }
    return;
 8006eaa:	e035      	b.n	8006f18 <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006eac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006eb0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d009      	beq.n	8006ecc <HAL_UART_IRQHandler+0x754>
 8006eb8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006ebc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d003      	beq.n	8006ecc <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 8006ec4:	6878      	ldr	r0, [r7, #4]
 8006ec6:	f001 f8fd 	bl	80080c4 <UART_EndTransmit_IT>
    return;
 8006eca:	e026      	b.n	8006f1a <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8006ecc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006ed0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d009      	beq.n	8006eec <HAL_UART_IRQHandler+0x774>
 8006ed8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006edc:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d003      	beq.n	8006eec <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8006ee4:	6878      	ldr	r0, [r7, #4]
 8006ee6:	f001 fe4d 	bl	8008b84 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006eea:	e016      	b.n	8006f1a <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8006eec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006ef0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d010      	beq.n	8006f1a <HAL_UART_IRQHandler+0x7a2>
 8006ef8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	da0c      	bge.n	8006f1a <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8006f00:	6878      	ldr	r0, [r7, #4]
 8006f02:	f001 fe35 	bl	8008b70 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006f06:	e008      	b.n	8006f1a <HAL_UART_IRQHandler+0x7a2>
      return;
 8006f08:	bf00      	nop
 8006f0a:	e006      	b.n	8006f1a <HAL_UART_IRQHandler+0x7a2>
    return;
 8006f0c:	bf00      	nop
 8006f0e:	e004      	b.n	8006f1a <HAL_UART_IRQHandler+0x7a2>
      return;
 8006f10:	bf00      	nop
 8006f12:	e002      	b.n	8006f1a <HAL_UART_IRQHandler+0x7a2>
      return;
 8006f14:	bf00      	nop
 8006f16:	e000      	b.n	8006f1a <HAL_UART_IRQHandler+0x7a2>
    return;
 8006f18:	bf00      	nop
  }
}
 8006f1a:	37e8      	adds	r7, #232	@ 0xe8
 8006f1c:	46bd      	mov	sp, r7
 8006f1e:	bd80      	pop	{r7, pc}
 8006f20:	effffffe 	.word	0xeffffffe

08006f24 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006f24:	b480      	push	{r7}
 8006f26:	b083      	sub	sp, #12
 8006f28:	af00      	add	r7, sp, #0
 8006f2a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006f2c:	bf00      	nop
 8006f2e:	370c      	adds	r7, #12
 8006f30:	46bd      	mov	sp, r7
 8006f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f36:	4770      	bx	lr

08006f38 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006f38:	b480      	push	{r7}
 8006f3a:	b083      	sub	sp, #12
 8006f3c:	af00      	add	r7, sp, #0
 8006f3e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8006f40:	bf00      	nop
 8006f42:	370c      	adds	r7, #12
 8006f44:	46bd      	mov	sp, r7
 8006f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f4a:	4770      	bx	lr

08006f4c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006f4c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006f50:	b092      	sub	sp, #72	@ 0x48
 8006f52:	af00      	add	r7, sp, #0
 8006f54:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006f56:	2300      	movs	r3, #0
 8006f58:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006f5c:	697b      	ldr	r3, [r7, #20]
 8006f5e:	689a      	ldr	r2, [r3, #8]
 8006f60:	697b      	ldr	r3, [r7, #20]
 8006f62:	691b      	ldr	r3, [r3, #16]
 8006f64:	431a      	orrs	r2, r3
 8006f66:	697b      	ldr	r3, [r7, #20]
 8006f68:	695b      	ldr	r3, [r3, #20]
 8006f6a:	431a      	orrs	r2, r3
 8006f6c:	697b      	ldr	r3, [r7, #20]
 8006f6e:	69db      	ldr	r3, [r3, #28]
 8006f70:	4313      	orrs	r3, r2
 8006f72:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006f74:	697b      	ldr	r3, [r7, #20]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	681a      	ldr	r2, [r3, #0]
 8006f7a:	4bbe      	ldr	r3, [pc, #760]	@ (8007274 <UART_SetConfig+0x328>)
 8006f7c:	4013      	ands	r3, r2
 8006f7e:	697a      	ldr	r2, [r7, #20]
 8006f80:	6812      	ldr	r2, [r2, #0]
 8006f82:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006f84:	430b      	orrs	r3, r1
 8006f86:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006f88:	697b      	ldr	r3, [r7, #20]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	685b      	ldr	r3, [r3, #4]
 8006f8e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006f92:	697b      	ldr	r3, [r7, #20]
 8006f94:	68da      	ldr	r2, [r3, #12]
 8006f96:	697b      	ldr	r3, [r7, #20]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	430a      	orrs	r2, r1
 8006f9c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006f9e:	697b      	ldr	r3, [r7, #20]
 8006fa0:	699b      	ldr	r3, [r3, #24]
 8006fa2:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006fa4:	697b      	ldr	r3, [r7, #20]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	4ab3      	ldr	r2, [pc, #716]	@ (8007278 <UART_SetConfig+0x32c>)
 8006faa:	4293      	cmp	r3, r2
 8006fac:	d004      	beq.n	8006fb8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006fae:	697b      	ldr	r3, [r7, #20]
 8006fb0:	6a1b      	ldr	r3, [r3, #32]
 8006fb2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006fb4:	4313      	orrs	r3, r2
 8006fb6:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006fb8:	697b      	ldr	r3, [r7, #20]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	689a      	ldr	r2, [r3, #8]
 8006fbe:	4baf      	ldr	r3, [pc, #700]	@ (800727c <UART_SetConfig+0x330>)
 8006fc0:	4013      	ands	r3, r2
 8006fc2:	697a      	ldr	r2, [r7, #20]
 8006fc4:	6812      	ldr	r2, [r2, #0]
 8006fc6:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006fc8:	430b      	orrs	r3, r1
 8006fca:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006fcc:	697b      	ldr	r3, [r7, #20]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fd2:	f023 010f 	bic.w	r1, r3, #15
 8006fd6:	697b      	ldr	r3, [r7, #20]
 8006fd8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006fda:	697b      	ldr	r3, [r7, #20]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	430a      	orrs	r2, r1
 8006fe0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006fe2:	697b      	ldr	r3, [r7, #20]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	4aa6      	ldr	r2, [pc, #664]	@ (8007280 <UART_SetConfig+0x334>)
 8006fe8:	4293      	cmp	r3, r2
 8006fea:	d177      	bne.n	80070dc <UART_SetConfig+0x190>
 8006fec:	4ba5      	ldr	r3, [pc, #660]	@ (8007284 <UART_SetConfig+0x338>)
 8006fee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006ff0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006ff4:	2b28      	cmp	r3, #40	@ 0x28
 8006ff6:	d86d      	bhi.n	80070d4 <UART_SetConfig+0x188>
 8006ff8:	a201      	add	r2, pc, #4	@ (adr r2, 8007000 <UART_SetConfig+0xb4>)
 8006ffa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ffe:	bf00      	nop
 8007000:	080070a5 	.word	0x080070a5
 8007004:	080070d5 	.word	0x080070d5
 8007008:	080070d5 	.word	0x080070d5
 800700c:	080070d5 	.word	0x080070d5
 8007010:	080070d5 	.word	0x080070d5
 8007014:	080070d5 	.word	0x080070d5
 8007018:	080070d5 	.word	0x080070d5
 800701c:	080070d5 	.word	0x080070d5
 8007020:	080070ad 	.word	0x080070ad
 8007024:	080070d5 	.word	0x080070d5
 8007028:	080070d5 	.word	0x080070d5
 800702c:	080070d5 	.word	0x080070d5
 8007030:	080070d5 	.word	0x080070d5
 8007034:	080070d5 	.word	0x080070d5
 8007038:	080070d5 	.word	0x080070d5
 800703c:	080070d5 	.word	0x080070d5
 8007040:	080070b5 	.word	0x080070b5
 8007044:	080070d5 	.word	0x080070d5
 8007048:	080070d5 	.word	0x080070d5
 800704c:	080070d5 	.word	0x080070d5
 8007050:	080070d5 	.word	0x080070d5
 8007054:	080070d5 	.word	0x080070d5
 8007058:	080070d5 	.word	0x080070d5
 800705c:	080070d5 	.word	0x080070d5
 8007060:	080070bd 	.word	0x080070bd
 8007064:	080070d5 	.word	0x080070d5
 8007068:	080070d5 	.word	0x080070d5
 800706c:	080070d5 	.word	0x080070d5
 8007070:	080070d5 	.word	0x080070d5
 8007074:	080070d5 	.word	0x080070d5
 8007078:	080070d5 	.word	0x080070d5
 800707c:	080070d5 	.word	0x080070d5
 8007080:	080070c5 	.word	0x080070c5
 8007084:	080070d5 	.word	0x080070d5
 8007088:	080070d5 	.word	0x080070d5
 800708c:	080070d5 	.word	0x080070d5
 8007090:	080070d5 	.word	0x080070d5
 8007094:	080070d5 	.word	0x080070d5
 8007098:	080070d5 	.word	0x080070d5
 800709c:	080070d5 	.word	0x080070d5
 80070a0:	080070cd 	.word	0x080070cd
 80070a4:	2301      	movs	r3, #1
 80070a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80070aa:	e222      	b.n	80074f2 <UART_SetConfig+0x5a6>
 80070ac:	2304      	movs	r3, #4
 80070ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80070b2:	e21e      	b.n	80074f2 <UART_SetConfig+0x5a6>
 80070b4:	2308      	movs	r3, #8
 80070b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80070ba:	e21a      	b.n	80074f2 <UART_SetConfig+0x5a6>
 80070bc:	2310      	movs	r3, #16
 80070be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80070c2:	e216      	b.n	80074f2 <UART_SetConfig+0x5a6>
 80070c4:	2320      	movs	r3, #32
 80070c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80070ca:	e212      	b.n	80074f2 <UART_SetConfig+0x5a6>
 80070cc:	2340      	movs	r3, #64	@ 0x40
 80070ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80070d2:	e20e      	b.n	80074f2 <UART_SetConfig+0x5a6>
 80070d4:	2380      	movs	r3, #128	@ 0x80
 80070d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80070da:	e20a      	b.n	80074f2 <UART_SetConfig+0x5a6>
 80070dc:	697b      	ldr	r3, [r7, #20]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	4a69      	ldr	r2, [pc, #420]	@ (8007288 <UART_SetConfig+0x33c>)
 80070e2:	4293      	cmp	r3, r2
 80070e4:	d130      	bne.n	8007148 <UART_SetConfig+0x1fc>
 80070e6:	4b67      	ldr	r3, [pc, #412]	@ (8007284 <UART_SetConfig+0x338>)
 80070e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80070ea:	f003 0307 	and.w	r3, r3, #7
 80070ee:	2b05      	cmp	r3, #5
 80070f0:	d826      	bhi.n	8007140 <UART_SetConfig+0x1f4>
 80070f2:	a201      	add	r2, pc, #4	@ (adr r2, 80070f8 <UART_SetConfig+0x1ac>)
 80070f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070f8:	08007111 	.word	0x08007111
 80070fc:	08007119 	.word	0x08007119
 8007100:	08007121 	.word	0x08007121
 8007104:	08007129 	.word	0x08007129
 8007108:	08007131 	.word	0x08007131
 800710c:	08007139 	.word	0x08007139
 8007110:	2300      	movs	r3, #0
 8007112:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007116:	e1ec      	b.n	80074f2 <UART_SetConfig+0x5a6>
 8007118:	2304      	movs	r3, #4
 800711a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800711e:	e1e8      	b.n	80074f2 <UART_SetConfig+0x5a6>
 8007120:	2308      	movs	r3, #8
 8007122:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007126:	e1e4      	b.n	80074f2 <UART_SetConfig+0x5a6>
 8007128:	2310      	movs	r3, #16
 800712a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800712e:	e1e0      	b.n	80074f2 <UART_SetConfig+0x5a6>
 8007130:	2320      	movs	r3, #32
 8007132:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007136:	e1dc      	b.n	80074f2 <UART_SetConfig+0x5a6>
 8007138:	2340      	movs	r3, #64	@ 0x40
 800713a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800713e:	e1d8      	b.n	80074f2 <UART_SetConfig+0x5a6>
 8007140:	2380      	movs	r3, #128	@ 0x80
 8007142:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007146:	e1d4      	b.n	80074f2 <UART_SetConfig+0x5a6>
 8007148:	697b      	ldr	r3, [r7, #20]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	4a4f      	ldr	r2, [pc, #316]	@ (800728c <UART_SetConfig+0x340>)
 800714e:	4293      	cmp	r3, r2
 8007150:	d130      	bne.n	80071b4 <UART_SetConfig+0x268>
 8007152:	4b4c      	ldr	r3, [pc, #304]	@ (8007284 <UART_SetConfig+0x338>)
 8007154:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007156:	f003 0307 	and.w	r3, r3, #7
 800715a:	2b05      	cmp	r3, #5
 800715c:	d826      	bhi.n	80071ac <UART_SetConfig+0x260>
 800715e:	a201      	add	r2, pc, #4	@ (adr r2, 8007164 <UART_SetConfig+0x218>)
 8007160:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007164:	0800717d 	.word	0x0800717d
 8007168:	08007185 	.word	0x08007185
 800716c:	0800718d 	.word	0x0800718d
 8007170:	08007195 	.word	0x08007195
 8007174:	0800719d 	.word	0x0800719d
 8007178:	080071a5 	.word	0x080071a5
 800717c:	2300      	movs	r3, #0
 800717e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007182:	e1b6      	b.n	80074f2 <UART_SetConfig+0x5a6>
 8007184:	2304      	movs	r3, #4
 8007186:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800718a:	e1b2      	b.n	80074f2 <UART_SetConfig+0x5a6>
 800718c:	2308      	movs	r3, #8
 800718e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007192:	e1ae      	b.n	80074f2 <UART_SetConfig+0x5a6>
 8007194:	2310      	movs	r3, #16
 8007196:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800719a:	e1aa      	b.n	80074f2 <UART_SetConfig+0x5a6>
 800719c:	2320      	movs	r3, #32
 800719e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80071a2:	e1a6      	b.n	80074f2 <UART_SetConfig+0x5a6>
 80071a4:	2340      	movs	r3, #64	@ 0x40
 80071a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80071aa:	e1a2      	b.n	80074f2 <UART_SetConfig+0x5a6>
 80071ac:	2380      	movs	r3, #128	@ 0x80
 80071ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80071b2:	e19e      	b.n	80074f2 <UART_SetConfig+0x5a6>
 80071b4:	697b      	ldr	r3, [r7, #20]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	4a35      	ldr	r2, [pc, #212]	@ (8007290 <UART_SetConfig+0x344>)
 80071ba:	4293      	cmp	r3, r2
 80071bc:	d130      	bne.n	8007220 <UART_SetConfig+0x2d4>
 80071be:	4b31      	ldr	r3, [pc, #196]	@ (8007284 <UART_SetConfig+0x338>)
 80071c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80071c2:	f003 0307 	and.w	r3, r3, #7
 80071c6:	2b05      	cmp	r3, #5
 80071c8:	d826      	bhi.n	8007218 <UART_SetConfig+0x2cc>
 80071ca:	a201      	add	r2, pc, #4	@ (adr r2, 80071d0 <UART_SetConfig+0x284>)
 80071cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071d0:	080071e9 	.word	0x080071e9
 80071d4:	080071f1 	.word	0x080071f1
 80071d8:	080071f9 	.word	0x080071f9
 80071dc:	08007201 	.word	0x08007201
 80071e0:	08007209 	.word	0x08007209
 80071e4:	08007211 	.word	0x08007211
 80071e8:	2300      	movs	r3, #0
 80071ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80071ee:	e180      	b.n	80074f2 <UART_SetConfig+0x5a6>
 80071f0:	2304      	movs	r3, #4
 80071f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80071f6:	e17c      	b.n	80074f2 <UART_SetConfig+0x5a6>
 80071f8:	2308      	movs	r3, #8
 80071fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80071fe:	e178      	b.n	80074f2 <UART_SetConfig+0x5a6>
 8007200:	2310      	movs	r3, #16
 8007202:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007206:	e174      	b.n	80074f2 <UART_SetConfig+0x5a6>
 8007208:	2320      	movs	r3, #32
 800720a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800720e:	e170      	b.n	80074f2 <UART_SetConfig+0x5a6>
 8007210:	2340      	movs	r3, #64	@ 0x40
 8007212:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007216:	e16c      	b.n	80074f2 <UART_SetConfig+0x5a6>
 8007218:	2380      	movs	r3, #128	@ 0x80
 800721a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800721e:	e168      	b.n	80074f2 <UART_SetConfig+0x5a6>
 8007220:	697b      	ldr	r3, [r7, #20]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	4a1b      	ldr	r2, [pc, #108]	@ (8007294 <UART_SetConfig+0x348>)
 8007226:	4293      	cmp	r3, r2
 8007228:	d142      	bne.n	80072b0 <UART_SetConfig+0x364>
 800722a:	4b16      	ldr	r3, [pc, #88]	@ (8007284 <UART_SetConfig+0x338>)
 800722c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800722e:	f003 0307 	and.w	r3, r3, #7
 8007232:	2b05      	cmp	r3, #5
 8007234:	d838      	bhi.n	80072a8 <UART_SetConfig+0x35c>
 8007236:	a201      	add	r2, pc, #4	@ (adr r2, 800723c <UART_SetConfig+0x2f0>)
 8007238:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800723c:	08007255 	.word	0x08007255
 8007240:	0800725d 	.word	0x0800725d
 8007244:	08007265 	.word	0x08007265
 8007248:	0800726d 	.word	0x0800726d
 800724c:	08007299 	.word	0x08007299
 8007250:	080072a1 	.word	0x080072a1
 8007254:	2300      	movs	r3, #0
 8007256:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800725a:	e14a      	b.n	80074f2 <UART_SetConfig+0x5a6>
 800725c:	2304      	movs	r3, #4
 800725e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007262:	e146      	b.n	80074f2 <UART_SetConfig+0x5a6>
 8007264:	2308      	movs	r3, #8
 8007266:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800726a:	e142      	b.n	80074f2 <UART_SetConfig+0x5a6>
 800726c:	2310      	movs	r3, #16
 800726e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007272:	e13e      	b.n	80074f2 <UART_SetConfig+0x5a6>
 8007274:	cfff69f3 	.word	0xcfff69f3
 8007278:	58000c00 	.word	0x58000c00
 800727c:	11fff4ff 	.word	0x11fff4ff
 8007280:	40011000 	.word	0x40011000
 8007284:	58024400 	.word	0x58024400
 8007288:	40004400 	.word	0x40004400
 800728c:	40004800 	.word	0x40004800
 8007290:	40004c00 	.word	0x40004c00
 8007294:	40005000 	.word	0x40005000
 8007298:	2320      	movs	r3, #32
 800729a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800729e:	e128      	b.n	80074f2 <UART_SetConfig+0x5a6>
 80072a0:	2340      	movs	r3, #64	@ 0x40
 80072a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80072a6:	e124      	b.n	80074f2 <UART_SetConfig+0x5a6>
 80072a8:	2380      	movs	r3, #128	@ 0x80
 80072aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80072ae:	e120      	b.n	80074f2 <UART_SetConfig+0x5a6>
 80072b0:	697b      	ldr	r3, [r7, #20]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	4acb      	ldr	r2, [pc, #812]	@ (80075e4 <UART_SetConfig+0x698>)
 80072b6:	4293      	cmp	r3, r2
 80072b8:	d176      	bne.n	80073a8 <UART_SetConfig+0x45c>
 80072ba:	4bcb      	ldr	r3, [pc, #812]	@ (80075e8 <UART_SetConfig+0x69c>)
 80072bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80072be:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80072c2:	2b28      	cmp	r3, #40	@ 0x28
 80072c4:	d86c      	bhi.n	80073a0 <UART_SetConfig+0x454>
 80072c6:	a201      	add	r2, pc, #4	@ (adr r2, 80072cc <UART_SetConfig+0x380>)
 80072c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072cc:	08007371 	.word	0x08007371
 80072d0:	080073a1 	.word	0x080073a1
 80072d4:	080073a1 	.word	0x080073a1
 80072d8:	080073a1 	.word	0x080073a1
 80072dc:	080073a1 	.word	0x080073a1
 80072e0:	080073a1 	.word	0x080073a1
 80072e4:	080073a1 	.word	0x080073a1
 80072e8:	080073a1 	.word	0x080073a1
 80072ec:	08007379 	.word	0x08007379
 80072f0:	080073a1 	.word	0x080073a1
 80072f4:	080073a1 	.word	0x080073a1
 80072f8:	080073a1 	.word	0x080073a1
 80072fc:	080073a1 	.word	0x080073a1
 8007300:	080073a1 	.word	0x080073a1
 8007304:	080073a1 	.word	0x080073a1
 8007308:	080073a1 	.word	0x080073a1
 800730c:	08007381 	.word	0x08007381
 8007310:	080073a1 	.word	0x080073a1
 8007314:	080073a1 	.word	0x080073a1
 8007318:	080073a1 	.word	0x080073a1
 800731c:	080073a1 	.word	0x080073a1
 8007320:	080073a1 	.word	0x080073a1
 8007324:	080073a1 	.word	0x080073a1
 8007328:	080073a1 	.word	0x080073a1
 800732c:	08007389 	.word	0x08007389
 8007330:	080073a1 	.word	0x080073a1
 8007334:	080073a1 	.word	0x080073a1
 8007338:	080073a1 	.word	0x080073a1
 800733c:	080073a1 	.word	0x080073a1
 8007340:	080073a1 	.word	0x080073a1
 8007344:	080073a1 	.word	0x080073a1
 8007348:	080073a1 	.word	0x080073a1
 800734c:	08007391 	.word	0x08007391
 8007350:	080073a1 	.word	0x080073a1
 8007354:	080073a1 	.word	0x080073a1
 8007358:	080073a1 	.word	0x080073a1
 800735c:	080073a1 	.word	0x080073a1
 8007360:	080073a1 	.word	0x080073a1
 8007364:	080073a1 	.word	0x080073a1
 8007368:	080073a1 	.word	0x080073a1
 800736c:	08007399 	.word	0x08007399
 8007370:	2301      	movs	r3, #1
 8007372:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007376:	e0bc      	b.n	80074f2 <UART_SetConfig+0x5a6>
 8007378:	2304      	movs	r3, #4
 800737a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800737e:	e0b8      	b.n	80074f2 <UART_SetConfig+0x5a6>
 8007380:	2308      	movs	r3, #8
 8007382:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007386:	e0b4      	b.n	80074f2 <UART_SetConfig+0x5a6>
 8007388:	2310      	movs	r3, #16
 800738a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800738e:	e0b0      	b.n	80074f2 <UART_SetConfig+0x5a6>
 8007390:	2320      	movs	r3, #32
 8007392:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007396:	e0ac      	b.n	80074f2 <UART_SetConfig+0x5a6>
 8007398:	2340      	movs	r3, #64	@ 0x40
 800739a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800739e:	e0a8      	b.n	80074f2 <UART_SetConfig+0x5a6>
 80073a0:	2380      	movs	r3, #128	@ 0x80
 80073a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80073a6:	e0a4      	b.n	80074f2 <UART_SetConfig+0x5a6>
 80073a8:	697b      	ldr	r3, [r7, #20]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	4a8f      	ldr	r2, [pc, #572]	@ (80075ec <UART_SetConfig+0x6a0>)
 80073ae:	4293      	cmp	r3, r2
 80073b0:	d130      	bne.n	8007414 <UART_SetConfig+0x4c8>
 80073b2:	4b8d      	ldr	r3, [pc, #564]	@ (80075e8 <UART_SetConfig+0x69c>)
 80073b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80073b6:	f003 0307 	and.w	r3, r3, #7
 80073ba:	2b05      	cmp	r3, #5
 80073bc:	d826      	bhi.n	800740c <UART_SetConfig+0x4c0>
 80073be:	a201      	add	r2, pc, #4	@ (adr r2, 80073c4 <UART_SetConfig+0x478>)
 80073c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073c4:	080073dd 	.word	0x080073dd
 80073c8:	080073e5 	.word	0x080073e5
 80073cc:	080073ed 	.word	0x080073ed
 80073d0:	080073f5 	.word	0x080073f5
 80073d4:	080073fd 	.word	0x080073fd
 80073d8:	08007405 	.word	0x08007405
 80073dc:	2300      	movs	r3, #0
 80073de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80073e2:	e086      	b.n	80074f2 <UART_SetConfig+0x5a6>
 80073e4:	2304      	movs	r3, #4
 80073e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80073ea:	e082      	b.n	80074f2 <UART_SetConfig+0x5a6>
 80073ec:	2308      	movs	r3, #8
 80073ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80073f2:	e07e      	b.n	80074f2 <UART_SetConfig+0x5a6>
 80073f4:	2310      	movs	r3, #16
 80073f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80073fa:	e07a      	b.n	80074f2 <UART_SetConfig+0x5a6>
 80073fc:	2320      	movs	r3, #32
 80073fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007402:	e076      	b.n	80074f2 <UART_SetConfig+0x5a6>
 8007404:	2340      	movs	r3, #64	@ 0x40
 8007406:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800740a:	e072      	b.n	80074f2 <UART_SetConfig+0x5a6>
 800740c:	2380      	movs	r3, #128	@ 0x80
 800740e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007412:	e06e      	b.n	80074f2 <UART_SetConfig+0x5a6>
 8007414:	697b      	ldr	r3, [r7, #20]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	4a75      	ldr	r2, [pc, #468]	@ (80075f0 <UART_SetConfig+0x6a4>)
 800741a:	4293      	cmp	r3, r2
 800741c:	d130      	bne.n	8007480 <UART_SetConfig+0x534>
 800741e:	4b72      	ldr	r3, [pc, #456]	@ (80075e8 <UART_SetConfig+0x69c>)
 8007420:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007422:	f003 0307 	and.w	r3, r3, #7
 8007426:	2b05      	cmp	r3, #5
 8007428:	d826      	bhi.n	8007478 <UART_SetConfig+0x52c>
 800742a:	a201      	add	r2, pc, #4	@ (adr r2, 8007430 <UART_SetConfig+0x4e4>)
 800742c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007430:	08007449 	.word	0x08007449
 8007434:	08007451 	.word	0x08007451
 8007438:	08007459 	.word	0x08007459
 800743c:	08007461 	.word	0x08007461
 8007440:	08007469 	.word	0x08007469
 8007444:	08007471 	.word	0x08007471
 8007448:	2300      	movs	r3, #0
 800744a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800744e:	e050      	b.n	80074f2 <UART_SetConfig+0x5a6>
 8007450:	2304      	movs	r3, #4
 8007452:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007456:	e04c      	b.n	80074f2 <UART_SetConfig+0x5a6>
 8007458:	2308      	movs	r3, #8
 800745a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800745e:	e048      	b.n	80074f2 <UART_SetConfig+0x5a6>
 8007460:	2310      	movs	r3, #16
 8007462:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007466:	e044      	b.n	80074f2 <UART_SetConfig+0x5a6>
 8007468:	2320      	movs	r3, #32
 800746a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800746e:	e040      	b.n	80074f2 <UART_SetConfig+0x5a6>
 8007470:	2340      	movs	r3, #64	@ 0x40
 8007472:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007476:	e03c      	b.n	80074f2 <UART_SetConfig+0x5a6>
 8007478:	2380      	movs	r3, #128	@ 0x80
 800747a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800747e:	e038      	b.n	80074f2 <UART_SetConfig+0x5a6>
 8007480:	697b      	ldr	r3, [r7, #20]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	4a5b      	ldr	r2, [pc, #364]	@ (80075f4 <UART_SetConfig+0x6a8>)
 8007486:	4293      	cmp	r3, r2
 8007488:	d130      	bne.n	80074ec <UART_SetConfig+0x5a0>
 800748a:	4b57      	ldr	r3, [pc, #348]	@ (80075e8 <UART_SetConfig+0x69c>)
 800748c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800748e:	f003 0307 	and.w	r3, r3, #7
 8007492:	2b05      	cmp	r3, #5
 8007494:	d826      	bhi.n	80074e4 <UART_SetConfig+0x598>
 8007496:	a201      	add	r2, pc, #4	@ (adr r2, 800749c <UART_SetConfig+0x550>)
 8007498:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800749c:	080074b5 	.word	0x080074b5
 80074a0:	080074bd 	.word	0x080074bd
 80074a4:	080074c5 	.word	0x080074c5
 80074a8:	080074cd 	.word	0x080074cd
 80074ac:	080074d5 	.word	0x080074d5
 80074b0:	080074dd 	.word	0x080074dd
 80074b4:	2302      	movs	r3, #2
 80074b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80074ba:	e01a      	b.n	80074f2 <UART_SetConfig+0x5a6>
 80074bc:	2304      	movs	r3, #4
 80074be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80074c2:	e016      	b.n	80074f2 <UART_SetConfig+0x5a6>
 80074c4:	2308      	movs	r3, #8
 80074c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80074ca:	e012      	b.n	80074f2 <UART_SetConfig+0x5a6>
 80074cc:	2310      	movs	r3, #16
 80074ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80074d2:	e00e      	b.n	80074f2 <UART_SetConfig+0x5a6>
 80074d4:	2320      	movs	r3, #32
 80074d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80074da:	e00a      	b.n	80074f2 <UART_SetConfig+0x5a6>
 80074dc:	2340      	movs	r3, #64	@ 0x40
 80074de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80074e2:	e006      	b.n	80074f2 <UART_SetConfig+0x5a6>
 80074e4:	2380      	movs	r3, #128	@ 0x80
 80074e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80074ea:	e002      	b.n	80074f2 <UART_SetConfig+0x5a6>
 80074ec:	2380      	movs	r3, #128	@ 0x80
 80074ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80074f2:	697b      	ldr	r3, [r7, #20]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	4a3f      	ldr	r2, [pc, #252]	@ (80075f4 <UART_SetConfig+0x6a8>)
 80074f8:	4293      	cmp	r3, r2
 80074fa:	f040 80f8 	bne.w	80076ee <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80074fe:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8007502:	2b20      	cmp	r3, #32
 8007504:	dc46      	bgt.n	8007594 <UART_SetConfig+0x648>
 8007506:	2b02      	cmp	r3, #2
 8007508:	f2c0 8082 	blt.w	8007610 <UART_SetConfig+0x6c4>
 800750c:	3b02      	subs	r3, #2
 800750e:	2b1e      	cmp	r3, #30
 8007510:	d87e      	bhi.n	8007610 <UART_SetConfig+0x6c4>
 8007512:	a201      	add	r2, pc, #4	@ (adr r2, 8007518 <UART_SetConfig+0x5cc>)
 8007514:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007518:	0800759b 	.word	0x0800759b
 800751c:	08007611 	.word	0x08007611
 8007520:	080075a3 	.word	0x080075a3
 8007524:	08007611 	.word	0x08007611
 8007528:	08007611 	.word	0x08007611
 800752c:	08007611 	.word	0x08007611
 8007530:	080075b3 	.word	0x080075b3
 8007534:	08007611 	.word	0x08007611
 8007538:	08007611 	.word	0x08007611
 800753c:	08007611 	.word	0x08007611
 8007540:	08007611 	.word	0x08007611
 8007544:	08007611 	.word	0x08007611
 8007548:	08007611 	.word	0x08007611
 800754c:	08007611 	.word	0x08007611
 8007550:	080075c3 	.word	0x080075c3
 8007554:	08007611 	.word	0x08007611
 8007558:	08007611 	.word	0x08007611
 800755c:	08007611 	.word	0x08007611
 8007560:	08007611 	.word	0x08007611
 8007564:	08007611 	.word	0x08007611
 8007568:	08007611 	.word	0x08007611
 800756c:	08007611 	.word	0x08007611
 8007570:	08007611 	.word	0x08007611
 8007574:	08007611 	.word	0x08007611
 8007578:	08007611 	.word	0x08007611
 800757c:	08007611 	.word	0x08007611
 8007580:	08007611 	.word	0x08007611
 8007584:	08007611 	.word	0x08007611
 8007588:	08007611 	.word	0x08007611
 800758c:	08007611 	.word	0x08007611
 8007590:	08007603 	.word	0x08007603
 8007594:	2b40      	cmp	r3, #64	@ 0x40
 8007596:	d037      	beq.n	8007608 <UART_SetConfig+0x6bc>
 8007598:	e03a      	b.n	8007610 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800759a:	f7fd feab 	bl	80052f4 <HAL_RCCEx_GetD3PCLK1Freq>
 800759e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80075a0:	e03c      	b.n	800761c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80075a2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80075a6:	4618      	mov	r0, r3
 80075a8:	f7fd feba 	bl	8005320 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80075ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80075b0:	e034      	b.n	800761c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80075b2:	f107 0318 	add.w	r3, r7, #24
 80075b6:	4618      	mov	r0, r3
 80075b8:	f7fe f806 	bl	80055c8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80075bc:	69fb      	ldr	r3, [r7, #28]
 80075be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80075c0:	e02c      	b.n	800761c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80075c2:	4b09      	ldr	r3, [pc, #36]	@ (80075e8 <UART_SetConfig+0x69c>)
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	f003 0320 	and.w	r3, r3, #32
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d016      	beq.n	80075fc <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80075ce:	4b06      	ldr	r3, [pc, #24]	@ (80075e8 <UART_SetConfig+0x69c>)
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	08db      	lsrs	r3, r3, #3
 80075d4:	f003 0303 	and.w	r3, r3, #3
 80075d8:	4a07      	ldr	r2, [pc, #28]	@ (80075f8 <UART_SetConfig+0x6ac>)
 80075da:	fa22 f303 	lsr.w	r3, r2, r3
 80075de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80075e0:	e01c      	b.n	800761c <UART_SetConfig+0x6d0>
 80075e2:	bf00      	nop
 80075e4:	40011400 	.word	0x40011400
 80075e8:	58024400 	.word	0x58024400
 80075ec:	40007800 	.word	0x40007800
 80075f0:	40007c00 	.word	0x40007c00
 80075f4:	58000c00 	.word	0x58000c00
 80075f8:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 80075fc:	4b9d      	ldr	r3, [pc, #628]	@ (8007874 <UART_SetConfig+0x928>)
 80075fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007600:	e00c      	b.n	800761c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8007602:	4b9d      	ldr	r3, [pc, #628]	@ (8007878 <UART_SetConfig+0x92c>)
 8007604:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007606:	e009      	b.n	800761c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007608:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800760c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800760e:	e005      	b.n	800761c <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8007610:	2300      	movs	r3, #0
 8007612:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8007614:	2301      	movs	r3, #1
 8007616:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800761a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800761c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800761e:	2b00      	cmp	r3, #0
 8007620:	f000 81de 	beq.w	80079e0 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007624:	697b      	ldr	r3, [r7, #20]
 8007626:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007628:	4a94      	ldr	r2, [pc, #592]	@ (800787c <UART_SetConfig+0x930>)
 800762a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800762e:	461a      	mov	r2, r3
 8007630:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007632:	fbb3 f3f2 	udiv	r3, r3, r2
 8007636:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007638:	697b      	ldr	r3, [r7, #20]
 800763a:	685a      	ldr	r2, [r3, #4]
 800763c:	4613      	mov	r3, r2
 800763e:	005b      	lsls	r3, r3, #1
 8007640:	4413      	add	r3, r2
 8007642:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007644:	429a      	cmp	r2, r3
 8007646:	d305      	bcc.n	8007654 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007648:	697b      	ldr	r3, [r7, #20]
 800764a:	685b      	ldr	r3, [r3, #4]
 800764c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800764e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007650:	429a      	cmp	r2, r3
 8007652:	d903      	bls.n	800765c <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8007654:	2301      	movs	r3, #1
 8007656:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800765a:	e1c1      	b.n	80079e0 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800765c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800765e:	2200      	movs	r2, #0
 8007660:	60bb      	str	r3, [r7, #8]
 8007662:	60fa      	str	r2, [r7, #12]
 8007664:	697b      	ldr	r3, [r7, #20]
 8007666:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007668:	4a84      	ldr	r2, [pc, #528]	@ (800787c <UART_SetConfig+0x930>)
 800766a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800766e:	b29b      	uxth	r3, r3
 8007670:	2200      	movs	r2, #0
 8007672:	603b      	str	r3, [r7, #0]
 8007674:	607a      	str	r2, [r7, #4]
 8007676:	e9d7 2300 	ldrd	r2, r3, [r7]
 800767a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800767e:	f7f8 fe33 	bl	80002e8 <__aeabi_uldivmod>
 8007682:	4602      	mov	r2, r0
 8007684:	460b      	mov	r3, r1
 8007686:	4610      	mov	r0, r2
 8007688:	4619      	mov	r1, r3
 800768a:	f04f 0200 	mov.w	r2, #0
 800768e:	f04f 0300 	mov.w	r3, #0
 8007692:	020b      	lsls	r3, r1, #8
 8007694:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007698:	0202      	lsls	r2, r0, #8
 800769a:	6979      	ldr	r1, [r7, #20]
 800769c:	6849      	ldr	r1, [r1, #4]
 800769e:	0849      	lsrs	r1, r1, #1
 80076a0:	2000      	movs	r0, #0
 80076a2:	460c      	mov	r4, r1
 80076a4:	4605      	mov	r5, r0
 80076a6:	eb12 0804 	adds.w	r8, r2, r4
 80076aa:	eb43 0905 	adc.w	r9, r3, r5
 80076ae:	697b      	ldr	r3, [r7, #20]
 80076b0:	685b      	ldr	r3, [r3, #4]
 80076b2:	2200      	movs	r2, #0
 80076b4:	469a      	mov	sl, r3
 80076b6:	4693      	mov	fp, r2
 80076b8:	4652      	mov	r2, sl
 80076ba:	465b      	mov	r3, fp
 80076bc:	4640      	mov	r0, r8
 80076be:	4649      	mov	r1, r9
 80076c0:	f7f8 fe12 	bl	80002e8 <__aeabi_uldivmod>
 80076c4:	4602      	mov	r2, r0
 80076c6:	460b      	mov	r3, r1
 80076c8:	4613      	mov	r3, r2
 80076ca:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80076cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076ce:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80076d2:	d308      	bcc.n	80076e6 <UART_SetConfig+0x79a>
 80076d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076d6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80076da:	d204      	bcs.n	80076e6 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 80076dc:	697b      	ldr	r3, [r7, #20]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80076e2:	60da      	str	r2, [r3, #12]
 80076e4:	e17c      	b.n	80079e0 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 80076e6:	2301      	movs	r3, #1
 80076e8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80076ec:	e178      	b.n	80079e0 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80076ee:	697b      	ldr	r3, [r7, #20]
 80076f0:	69db      	ldr	r3, [r3, #28]
 80076f2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80076f6:	f040 80c5 	bne.w	8007884 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 80076fa:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80076fe:	2b20      	cmp	r3, #32
 8007700:	dc48      	bgt.n	8007794 <UART_SetConfig+0x848>
 8007702:	2b00      	cmp	r3, #0
 8007704:	db7b      	blt.n	80077fe <UART_SetConfig+0x8b2>
 8007706:	2b20      	cmp	r3, #32
 8007708:	d879      	bhi.n	80077fe <UART_SetConfig+0x8b2>
 800770a:	a201      	add	r2, pc, #4	@ (adr r2, 8007710 <UART_SetConfig+0x7c4>)
 800770c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007710:	0800779b 	.word	0x0800779b
 8007714:	080077a3 	.word	0x080077a3
 8007718:	080077ff 	.word	0x080077ff
 800771c:	080077ff 	.word	0x080077ff
 8007720:	080077ab 	.word	0x080077ab
 8007724:	080077ff 	.word	0x080077ff
 8007728:	080077ff 	.word	0x080077ff
 800772c:	080077ff 	.word	0x080077ff
 8007730:	080077bb 	.word	0x080077bb
 8007734:	080077ff 	.word	0x080077ff
 8007738:	080077ff 	.word	0x080077ff
 800773c:	080077ff 	.word	0x080077ff
 8007740:	080077ff 	.word	0x080077ff
 8007744:	080077ff 	.word	0x080077ff
 8007748:	080077ff 	.word	0x080077ff
 800774c:	080077ff 	.word	0x080077ff
 8007750:	080077cb 	.word	0x080077cb
 8007754:	080077ff 	.word	0x080077ff
 8007758:	080077ff 	.word	0x080077ff
 800775c:	080077ff 	.word	0x080077ff
 8007760:	080077ff 	.word	0x080077ff
 8007764:	080077ff 	.word	0x080077ff
 8007768:	080077ff 	.word	0x080077ff
 800776c:	080077ff 	.word	0x080077ff
 8007770:	080077ff 	.word	0x080077ff
 8007774:	080077ff 	.word	0x080077ff
 8007778:	080077ff 	.word	0x080077ff
 800777c:	080077ff 	.word	0x080077ff
 8007780:	080077ff 	.word	0x080077ff
 8007784:	080077ff 	.word	0x080077ff
 8007788:	080077ff 	.word	0x080077ff
 800778c:	080077ff 	.word	0x080077ff
 8007790:	080077f1 	.word	0x080077f1
 8007794:	2b40      	cmp	r3, #64	@ 0x40
 8007796:	d02e      	beq.n	80077f6 <UART_SetConfig+0x8aa>
 8007798:	e031      	b.n	80077fe <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800779a:	f7fc fb75 	bl	8003e88 <HAL_RCC_GetPCLK1Freq>
 800779e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80077a0:	e033      	b.n	800780a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80077a2:	f7fc fb87 	bl	8003eb4 <HAL_RCC_GetPCLK2Freq>
 80077a6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80077a8:	e02f      	b.n	800780a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80077aa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80077ae:	4618      	mov	r0, r3
 80077b0:	f7fd fdb6 	bl	8005320 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80077b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80077b8:	e027      	b.n	800780a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80077ba:	f107 0318 	add.w	r3, r7, #24
 80077be:	4618      	mov	r0, r3
 80077c0:	f7fd ff02 	bl	80055c8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80077c4:	69fb      	ldr	r3, [r7, #28]
 80077c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80077c8:	e01f      	b.n	800780a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80077ca:	4b2d      	ldr	r3, [pc, #180]	@ (8007880 <UART_SetConfig+0x934>)
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	f003 0320 	and.w	r3, r3, #32
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d009      	beq.n	80077ea <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80077d6:	4b2a      	ldr	r3, [pc, #168]	@ (8007880 <UART_SetConfig+0x934>)
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	08db      	lsrs	r3, r3, #3
 80077dc:	f003 0303 	and.w	r3, r3, #3
 80077e0:	4a24      	ldr	r2, [pc, #144]	@ (8007874 <UART_SetConfig+0x928>)
 80077e2:	fa22 f303 	lsr.w	r3, r2, r3
 80077e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80077e8:	e00f      	b.n	800780a <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 80077ea:	4b22      	ldr	r3, [pc, #136]	@ (8007874 <UART_SetConfig+0x928>)
 80077ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80077ee:	e00c      	b.n	800780a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80077f0:	4b21      	ldr	r3, [pc, #132]	@ (8007878 <UART_SetConfig+0x92c>)
 80077f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80077f4:	e009      	b.n	800780a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80077f6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80077fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80077fc:	e005      	b.n	800780a <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 80077fe:	2300      	movs	r3, #0
 8007800:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8007802:	2301      	movs	r3, #1
 8007804:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8007808:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800780a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800780c:	2b00      	cmp	r3, #0
 800780e:	f000 80e7 	beq.w	80079e0 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007812:	697b      	ldr	r3, [r7, #20]
 8007814:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007816:	4a19      	ldr	r2, [pc, #100]	@ (800787c <UART_SetConfig+0x930>)
 8007818:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800781c:	461a      	mov	r2, r3
 800781e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007820:	fbb3 f3f2 	udiv	r3, r3, r2
 8007824:	005a      	lsls	r2, r3, #1
 8007826:	697b      	ldr	r3, [r7, #20]
 8007828:	685b      	ldr	r3, [r3, #4]
 800782a:	085b      	lsrs	r3, r3, #1
 800782c:	441a      	add	r2, r3
 800782e:	697b      	ldr	r3, [r7, #20]
 8007830:	685b      	ldr	r3, [r3, #4]
 8007832:	fbb2 f3f3 	udiv	r3, r2, r3
 8007836:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007838:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800783a:	2b0f      	cmp	r3, #15
 800783c:	d916      	bls.n	800786c <UART_SetConfig+0x920>
 800783e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007840:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007844:	d212      	bcs.n	800786c <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007846:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007848:	b29b      	uxth	r3, r3
 800784a:	f023 030f 	bic.w	r3, r3, #15
 800784e:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007850:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007852:	085b      	lsrs	r3, r3, #1
 8007854:	b29b      	uxth	r3, r3
 8007856:	f003 0307 	and.w	r3, r3, #7
 800785a:	b29a      	uxth	r2, r3
 800785c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800785e:	4313      	orrs	r3, r2
 8007860:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8007862:	697b      	ldr	r3, [r7, #20]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8007868:	60da      	str	r2, [r3, #12]
 800786a:	e0b9      	b.n	80079e0 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800786c:	2301      	movs	r3, #1
 800786e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8007872:	e0b5      	b.n	80079e0 <UART_SetConfig+0xa94>
 8007874:	03d09000 	.word	0x03d09000
 8007878:	003d0900 	.word	0x003d0900
 800787c:	08008f40 	.word	0x08008f40
 8007880:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8007884:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8007888:	2b20      	cmp	r3, #32
 800788a:	dc49      	bgt.n	8007920 <UART_SetConfig+0x9d4>
 800788c:	2b00      	cmp	r3, #0
 800788e:	db7c      	blt.n	800798a <UART_SetConfig+0xa3e>
 8007890:	2b20      	cmp	r3, #32
 8007892:	d87a      	bhi.n	800798a <UART_SetConfig+0xa3e>
 8007894:	a201      	add	r2, pc, #4	@ (adr r2, 800789c <UART_SetConfig+0x950>)
 8007896:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800789a:	bf00      	nop
 800789c:	08007927 	.word	0x08007927
 80078a0:	0800792f 	.word	0x0800792f
 80078a4:	0800798b 	.word	0x0800798b
 80078a8:	0800798b 	.word	0x0800798b
 80078ac:	08007937 	.word	0x08007937
 80078b0:	0800798b 	.word	0x0800798b
 80078b4:	0800798b 	.word	0x0800798b
 80078b8:	0800798b 	.word	0x0800798b
 80078bc:	08007947 	.word	0x08007947
 80078c0:	0800798b 	.word	0x0800798b
 80078c4:	0800798b 	.word	0x0800798b
 80078c8:	0800798b 	.word	0x0800798b
 80078cc:	0800798b 	.word	0x0800798b
 80078d0:	0800798b 	.word	0x0800798b
 80078d4:	0800798b 	.word	0x0800798b
 80078d8:	0800798b 	.word	0x0800798b
 80078dc:	08007957 	.word	0x08007957
 80078e0:	0800798b 	.word	0x0800798b
 80078e4:	0800798b 	.word	0x0800798b
 80078e8:	0800798b 	.word	0x0800798b
 80078ec:	0800798b 	.word	0x0800798b
 80078f0:	0800798b 	.word	0x0800798b
 80078f4:	0800798b 	.word	0x0800798b
 80078f8:	0800798b 	.word	0x0800798b
 80078fc:	0800798b 	.word	0x0800798b
 8007900:	0800798b 	.word	0x0800798b
 8007904:	0800798b 	.word	0x0800798b
 8007908:	0800798b 	.word	0x0800798b
 800790c:	0800798b 	.word	0x0800798b
 8007910:	0800798b 	.word	0x0800798b
 8007914:	0800798b 	.word	0x0800798b
 8007918:	0800798b 	.word	0x0800798b
 800791c:	0800797d 	.word	0x0800797d
 8007920:	2b40      	cmp	r3, #64	@ 0x40
 8007922:	d02e      	beq.n	8007982 <UART_SetConfig+0xa36>
 8007924:	e031      	b.n	800798a <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007926:	f7fc faaf 	bl	8003e88 <HAL_RCC_GetPCLK1Freq>
 800792a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800792c:	e033      	b.n	8007996 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800792e:	f7fc fac1 	bl	8003eb4 <HAL_RCC_GetPCLK2Freq>
 8007932:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007934:	e02f      	b.n	8007996 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007936:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800793a:	4618      	mov	r0, r3
 800793c:	f7fd fcf0 	bl	8005320 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8007940:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007942:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007944:	e027      	b.n	8007996 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007946:	f107 0318 	add.w	r3, r7, #24
 800794a:	4618      	mov	r0, r3
 800794c:	f7fd fe3c 	bl	80055c8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8007950:	69fb      	ldr	r3, [r7, #28]
 8007952:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007954:	e01f      	b.n	8007996 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007956:	4b2d      	ldr	r3, [pc, #180]	@ (8007a0c <UART_SetConfig+0xac0>)
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	f003 0320 	and.w	r3, r3, #32
 800795e:	2b00      	cmp	r3, #0
 8007960:	d009      	beq.n	8007976 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8007962:	4b2a      	ldr	r3, [pc, #168]	@ (8007a0c <UART_SetConfig+0xac0>)
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	08db      	lsrs	r3, r3, #3
 8007968:	f003 0303 	and.w	r3, r3, #3
 800796c:	4a28      	ldr	r2, [pc, #160]	@ (8007a10 <UART_SetConfig+0xac4>)
 800796e:	fa22 f303 	lsr.w	r3, r2, r3
 8007972:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007974:	e00f      	b.n	8007996 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8007976:	4b26      	ldr	r3, [pc, #152]	@ (8007a10 <UART_SetConfig+0xac4>)
 8007978:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800797a:	e00c      	b.n	8007996 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800797c:	4b25      	ldr	r3, [pc, #148]	@ (8007a14 <UART_SetConfig+0xac8>)
 800797e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007980:	e009      	b.n	8007996 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007982:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007986:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007988:	e005      	b.n	8007996 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800798a:	2300      	movs	r3, #0
 800798c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800798e:	2301      	movs	r3, #1
 8007990:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8007994:	bf00      	nop
    }

    if (pclk != 0U)
 8007996:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007998:	2b00      	cmp	r3, #0
 800799a:	d021      	beq.n	80079e0 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800799c:	697b      	ldr	r3, [r7, #20]
 800799e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079a0:	4a1d      	ldr	r2, [pc, #116]	@ (8007a18 <UART_SetConfig+0xacc>)
 80079a2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80079a6:	461a      	mov	r2, r3
 80079a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80079aa:	fbb3 f2f2 	udiv	r2, r3, r2
 80079ae:	697b      	ldr	r3, [r7, #20]
 80079b0:	685b      	ldr	r3, [r3, #4]
 80079b2:	085b      	lsrs	r3, r3, #1
 80079b4:	441a      	add	r2, r3
 80079b6:	697b      	ldr	r3, [r7, #20]
 80079b8:	685b      	ldr	r3, [r3, #4]
 80079ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80079be:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80079c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80079c2:	2b0f      	cmp	r3, #15
 80079c4:	d909      	bls.n	80079da <UART_SetConfig+0xa8e>
 80079c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80079c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80079cc:	d205      	bcs.n	80079da <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80079ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80079d0:	b29a      	uxth	r2, r3
 80079d2:	697b      	ldr	r3, [r7, #20]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	60da      	str	r2, [r3, #12]
 80079d8:	e002      	b.n	80079e0 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 80079da:	2301      	movs	r3, #1
 80079dc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80079e0:	697b      	ldr	r3, [r7, #20]
 80079e2:	2201      	movs	r2, #1
 80079e4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80079e8:	697b      	ldr	r3, [r7, #20]
 80079ea:	2201      	movs	r2, #1
 80079ec:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80079f0:	697b      	ldr	r3, [r7, #20]
 80079f2:	2200      	movs	r2, #0
 80079f4:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80079f6:	697b      	ldr	r3, [r7, #20]
 80079f8:	2200      	movs	r2, #0
 80079fa:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80079fc:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8007a00:	4618      	mov	r0, r3
 8007a02:	3748      	adds	r7, #72	@ 0x48
 8007a04:	46bd      	mov	sp, r7
 8007a06:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007a0a:	bf00      	nop
 8007a0c:	58024400 	.word	0x58024400
 8007a10:	03d09000 	.word	0x03d09000
 8007a14:	003d0900 	.word	0x003d0900
 8007a18:	08008f40 	.word	0x08008f40

08007a1c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007a1c:	b480      	push	{r7}
 8007a1e:	b083      	sub	sp, #12
 8007a20:	af00      	add	r7, sp, #0
 8007a22:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a28:	f003 0308 	and.w	r3, r3, #8
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d00a      	beq.n	8007a46 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	685b      	ldr	r3, [r3, #4]
 8007a36:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	430a      	orrs	r2, r1
 8007a44:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a4a:	f003 0301 	and.w	r3, r3, #1
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	d00a      	beq.n	8007a68 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	685b      	ldr	r3, [r3, #4]
 8007a58:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	430a      	orrs	r2, r1
 8007a66:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a6c:	f003 0302 	and.w	r3, r3, #2
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	d00a      	beq.n	8007a8a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	685b      	ldr	r3, [r3, #4]
 8007a7a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	430a      	orrs	r2, r1
 8007a88:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a8e:	f003 0304 	and.w	r3, r3, #4
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	d00a      	beq.n	8007aac <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	685b      	ldr	r3, [r3, #4]
 8007a9c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	430a      	orrs	r2, r1
 8007aaa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ab0:	f003 0310 	and.w	r3, r3, #16
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	d00a      	beq.n	8007ace <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	689b      	ldr	r3, [r3, #8]
 8007abe:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	430a      	orrs	r2, r1
 8007acc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ad2:	f003 0320 	and.w	r3, r3, #32
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d00a      	beq.n	8007af0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	689b      	ldr	r3, [r3, #8]
 8007ae0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	430a      	orrs	r2, r1
 8007aee:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007af4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	d01a      	beq.n	8007b32 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	685b      	ldr	r3, [r3, #4]
 8007b02:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	430a      	orrs	r2, r1
 8007b10:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007b16:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007b1a:	d10a      	bne.n	8007b32 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	685b      	ldr	r3, [r3, #4]
 8007b22:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	430a      	orrs	r2, r1
 8007b30:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	d00a      	beq.n	8007b54 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	685b      	ldr	r3, [r3, #4]
 8007b44:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	430a      	orrs	r2, r1
 8007b52:	605a      	str	r2, [r3, #4]
  }
}
 8007b54:	bf00      	nop
 8007b56:	370c      	adds	r7, #12
 8007b58:	46bd      	mov	sp, r7
 8007b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b5e:	4770      	bx	lr

08007b60 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007b60:	b580      	push	{r7, lr}
 8007b62:	b098      	sub	sp, #96	@ 0x60
 8007b64:	af02      	add	r7, sp, #8
 8007b66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	2200      	movs	r2, #0
 8007b6c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007b70:	f7f9 fd6a 	bl	8001648 <HAL_GetTick>
 8007b74:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	f003 0308 	and.w	r3, r3, #8
 8007b80:	2b08      	cmp	r3, #8
 8007b82:	d12f      	bne.n	8007be4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007b84:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007b88:	9300      	str	r3, [sp, #0]
 8007b8a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007b8c:	2200      	movs	r2, #0
 8007b8e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007b92:	6878      	ldr	r0, [r7, #4]
 8007b94:	f000 f88e 	bl	8007cb4 <UART_WaitOnFlagUntilTimeout>
 8007b98:	4603      	mov	r3, r0
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d022      	beq.n	8007be4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ba4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ba6:	e853 3f00 	ldrex	r3, [r3]
 8007baa:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007bac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007bae:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007bb2:	653b      	str	r3, [r7, #80]	@ 0x50
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	461a      	mov	r2, r3
 8007bba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007bbc:	647b      	str	r3, [r7, #68]	@ 0x44
 8007bbe:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bc0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007bc2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007bc4:	e841 2300 	strex	r3, r2, [r1]
 8007bc8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007bca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	d1e6      	bne.n	8007b9e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	2220      	movs	r2, #32
 8007bd4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	2200      	movs	r2, #0
 8007bdc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007be0:	2303      	movs	r3, #3
 8007be2:	e063      	b.n	8007cac <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	f003 0304 	and.w	r3, r3, #4
 8007bee:	2b04      	cmp	r3, #4
 8007bf0:	d149      	bne.n	8007c86 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007bf2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007bf6:	9300      	str	r3, [sp, #0]
 8007bf8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007bfa:	2200      	movs	r2, #0
 8007bfc:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007c00:	6878      	ldr	r0, [r7, #4]
 8007c02:	f000 f857 	bl	8007cb4 <UART_WaitOnFlagUntilTimeout>
 8007c06:	4603      	mov	r3, r0
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d03c      	beq.n	8007c86 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c14:	e853 3f00 	ldrex	r3, [r3]
 8007c18:	623b      	str	r3, [r7, #32]
   return(result);
 8007c1a:	6a3b      	ldr	r3, [r7, #32]
 8007c1c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007c20:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	461a      	mov	r2, r3
 8007c28:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007c2a:	633b      	str	r3, [r7, #48]	@ 0x30
 8007c2c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c2e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007c30:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007c32:	e841 2300 	strex	r3, r2, [r1]
 8007c36:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007c38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d1e6      	bne.n	8007c0c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	3308      	adds	r3, #8
 8007c44:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c46:	693b      	ldr	r3, [r7, #16]
 8007c48:	e853 3f00 	ldrex	r3, [r3]
 8007c4c:	60fb      	str	r3, [r7, #12]
   return(result);
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	f023 0301 	bic.w	r3, r3, #1
 8007c54:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	3308      	adds	r3, #8
 8007c5c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007c5e:	61fa      	str	r2, [r7, #28]
 8007c60:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c62:	69b9      	ldr	r1, [r7, #24]
 8007c64:	69fa      	ldr	r2, [r7, #28]
 8007c66:	e841 2300 	strex	r3, r2, [r1]
 8007c6a:	617b      	str	r3, [r7, #20]
   return(result);
 8007c6c:	697b      	ldr	r3, [r7, #20]
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	d1e5      	bne.n	8007c3e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	2220      	movs	r2, #32
 8007c76:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	2200      	movs	r2, #0
 8007c7e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007c82:	2303      	movs	r3, #3
 8007c84:	e012      	b.n	8007cac <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	2220      	movs	r2, #32
 8007c8a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	2220      	movs	r2, #32
 8007c92:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	2200      	movs	r2, #0
 8007c9a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	2200      	movs	r2, #0
 8007ca0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	2200      	movs	r2, #0
 8007ca6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007caa:	2300      	movs	r3, #0
}
 8007cac:	4618      	mov	r0, r3
 8007cae:	3758      	adds	r7, #88	@ 0x58
 8007cb0:	46bd      	mov	sp, r7
 8007cb2:	bd80      	pop	{r7, pc}

08007cb4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007cb4:	b580      	push	{r7, lr}
 8007cb6:	b084      	sub	sp, #16
 8007cb8:	af00      	add	r7, sp, #0
 8007cba:	60f8      	str	r0, [r7, #12]
 8007cbc:	60b9      	str	r1, [r7, #8]
 8007cbe:	603b      	str	r3, [r7, #0]
 8007cc0:	4613      	mov	r3, r2
 8007cc2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007cc4:	e04f      	b.n	8007d66 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007cc6:	69bb      	ldr	r3, [r7, #24]
 8007cc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ccc:	d04b      	beq.n	8007d66 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007cce:	f7f9 fcbb 	bl	8001648 <HAL_GetTick>
 8007cd2:	4602      	mov	r2, r0
 8007cd4:	683b      	ldr	r3, [r7, #0]
 8007cd6:	1ad3      	subs	r3, r2, r3
 8007cd8:	69ba      	ldr	r2, [r7, #24]
 8007cda:	429a      	cmp	r2, r3
 8007cdc:	d302      	bcc.n	8007ce4 <UART_WaitOnFlagUntilTimeout+0x30>
 8007cde:	69bb      	ldr	r3, [r7, #24]
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	d101      	bne.n	8007ce8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007ce4:	2303      	movs	r3, #3
 8007ce6:	e04e      	b.n	8007d86 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	f003 0304 	and.w	r3, r3, #4
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d037      	beq.n	8007d66 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007cf6:	68bb      	ldr	r3, [r7, #8]
 8007cf8:	2b80      	cmp	r3, #128	@ 0x80
 8007cfa:	d034      	beq.n	8007d66 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007cfc:	68bb      	ldr	r3, [r7, #8]
 8007cfe:	2b40      	cmp	r3, #64	@ 0x40
 8007d00:	d031      	beq.n	8007d66 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	69db      	ldr	r3, [r3, #28]
 8007d08:	f003 0308 	and.w	r3, r3, #8
 8007d0c:	2b08      	cmp	r3, #8
 8007d0e:	d110      	bne.n	8007d32 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	2208      	movs	r2, #8
 8007d16:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007d18:	68f8      	ldr	r0, [r7, #12]
 8007d1a:	f000 f95b 	bl	8007fd4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	2208      	movs	r2, #8
 8007d22:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	2200      	movs	r2, #0
 8007d2a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8007d2e:	2301      	movs	r3, #1
 8007d30:	e029      	b.n	8007d86 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	69db      	ldr	r3, [r3, #28]
 8007d38:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007d3c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007d40:	d111      	bne.n	8007d66 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007d4a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007d4c:	68f8      	ldr	r0, [r7, #12]
 8007d4e:	f000 f941 	bl	8007fd4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	2220      	movs	r2, #32
 8007d56:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	2200      	movs	r2, #0
 8007d5e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8007d62:	2303      	movs	r3, #3
 8007d64:	e00f      	b.n	8007d86 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	69da      	ldr	r2, [r3, #28]
 8007d6c:	68bb      	ldr	r3, [r7, #8]
 8007d6e:	4013      	ands	r3, r2
 8007d70:	68ba      	ldr	r2, [r7, #8]
 8007d72:	429a      	cmp	r2, r3
 8007d74:	bf0c      	ite	eq
 8007d76:	2301      	moveq	r3, #1
 8007d78:	2300      	movne	r3, #0
 8007d7a:	b2db      	uxtb	r3, r3
 8007d7c:	461a      	mov	r2, r3
 8007d7e:	79fb      	ldrb	r3, [r7, #7]
 8007d80:	429a      	cmp	r2, r3
 8007d82:	d0a0      	beq.n	8007cc6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007d84:	2300      	movs	r3, #0
}
 8007d86:	4618      	mov	r0, r3
 8007d88:	3710      	adds	r7, #16
 8007d8a:	46bd      	mov	sp, r7
 8007d8c:	bd80      	pop	{r7, pc}
	...

08007d90 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007d90:	b480      	push	{r7}
 8007d92:	b0a3      	sub	sp, #140	@ 0x8c
 8007d94:	af00      	add	r7, sp, #0
 8007d96:	60f8      	str	r0, [r7, #12]
 8007d98:	60b9      	str	r1, [r7, #8]
 8007d9a:	4613      	mov	r3, r2
 8007d9c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	68ba      	ldr	r2, [r7, #8]
 8007da2:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	88fa      	ldrh	r2, [r7, #6]
 8007da8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	88fa      	ldrh	r2, [r7, #6]
 8007db0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	2200      	movs	r2, #0
 8007db8:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	689b      	ldr	r3, [r3, #8]
 8007dbe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007dc2:	d10e      	bne.n	8007de2 <UART_Start_Receive_IT+0x52>
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	691b      	ldr	r3, [r3, #16]
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	d105      	bne.n	8007dd8 <UART_Start_Receive_IT+0x48>
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8007dd2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007dd6:	e02d      	b.n	8007e34 <UART_Start_Receive_IT+0xa4>
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	22ff      	movs	r2, #255	@ 0xff
 8007ddc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007de0:	e028      	b.n	8007e34 <UART_Start_Receive_IT+0xa4>
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	689b      	ldr	r3, [r3, #8]
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	d10d      	bne.n	8007e06 <UART_Start_Receive_IT+0x76>
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	691b      	ldr	r3, [r3, #16]
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	d104      	bne.n	8007dfc <UART_Start_Receive_IT+0x6c>
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	22ff      	movs	r2, #255	@ 0xff
 8007df6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007dfa:	e01b      	b.n	8007e34 <UART_Start_Receive_IT+0xa4>
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	227f      	movs	r2, #127	@ 0x7f
 8007e00:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007e04:	e016      	b.n	8007e34 <UART_Start_Receive_IT+0xa4>
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	689b      	ldr	r3, [r3, #8]
 8007e0a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007e0e:	d10d      	bne.n	8007e2c <UART_Start_Receive_IT+0x9c>
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	691b      	ldr	r3, [r3, #16]
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	d104      	bne.n	8007e22 <UART_Start_Receive_IT+0x92>
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	227f      	movs	r2, #127	@ 0x7f
 8007e1c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007e20:	e008      	b.n	8007e34 <UART_Start_Receive_IT+0xa4>
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	223f      	movs	r2, #63	@ 0x3f
 8007e26:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007e2a:	e003      	b.n	8007e34 <UART_Start_Receive_IT+0xa4>
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	2200      	movs	r2, #0
 8007e30:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	2200      	movs	r2, #0
 8007e38:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	2222      	movs	r2, #34	@ 0x22
 8007e40:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	3308      	adds	r3, #8
 8007e4a:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e4c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007e4e:	e853 3f00 	ldrex	r3, [r3]
 8007e52:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8007e54:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007e56:	f043 0301 	orr.w	r3, r3, #1
 8007e5a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	3308      	adds	r3, #8
 8007e64:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8007e68:	673a      	str	r2, [r7, #112]	@ 0x70
 8007e6a:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e6c:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8007e6e:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8007e70:	e841 2300 	strex	r3, r2, [r1]
 8007e74:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8007e76:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	d1e3      	bne.n	8007e44 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007e80:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007e84:	d14f      	bne.n	8007f26 <UART_Start_Receive_IT+0x196>
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8007e8c:	88fa      	ldrh	r2, [r7, #6]
 8007e8e:	429a      	cmp	r2, r3
 8007e90:	d349      	bcc.n	8007f26 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	689b      	ldr	r3, [r3, #8]
 8007e96:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007e9a:	d107      	bne.n	8007eac <UART_Start_Receive_IT+0x11c>
 8007e9c:	68fb      	ldr	r3, [r7, #12]
 8007e9e:	691b      	ldr	r3, [r3, #16]
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	d103      	bne.n	8007eac <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	4a47      	ldr	r2, [pc, #284]	@ (8007fc4 <UART_Start_Receive_IT+0x234>)
 8007ea8:	675a      	str	r2, [r3, #116]	@ 0x74
 8007eaa:	e002      	b.n	8007eb2 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	4a46      	ldr	r2, [pc, #280]	@ (8007fc8 <UART_Start_Receive_IT+0x238>)
 8007eb0:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	691b      	ldr	r3, [r3, #16]
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d01a      	beq.n	8007ef0 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ec0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007ec2:	e853 3f00 	ldrex	r3, [r3]
 8007ec6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8007ec8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007eca:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007ece:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	461a      	mov	r2, r3
 8007ed8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007edc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007ede:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ee0:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8007ee2:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8007ee4:	e841 2300 	strex	r3, r2, [r1]
 8007ee8:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8007eea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007eec:	2b00      	cmp	r3, #0
 8007eee:	d1e4      	bne.n	8007eba <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	3308      	adds	r3, #8
 8007ef6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ef8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007efa:	e853 3f00 	ldrex	r3, [r3]
 8007efe:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007f00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f02:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007f06:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	3308      	adds	r3, #8
 8007f0e:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8007f10:	64ba      	str	r2, [r7, #72]	@ 0x48
 8007f12:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f14:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007f16:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007f18:	e841 2300 	strex	r3, r2, [r1]
 8007f1c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8007f1e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	d1e5      	bne.n	8007ef0 <UART_Start_Receive_IT+0x160>
 8007f24:	e046      	b.n	8007fb4 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	689b      	ldr	r3, [r3, #8]
 8007f2a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007f2e:	d107      	bne.n	8007f40 <UART_Start_Receive_IT+0x1b0>
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	691b      	ldr	r3, [r3, #16]
 8007f34:	2b00      	cmp	r3, #0
 8007f36:	d103      	bne.n	8007f40 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	4a24      	ldr	r2, [pc, #144]	@ (8007fcc <UART_Start_Receive_IT+0x23c>)
 8007f3c:	675a      	str	r2, [r3, #116]	@ 0x74
 8007f3e:	e002      	b.n	8007f46 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	4a23      	ldr	r2, [pc, #140]	@ (8007fd0 <UART_Start_Receive_IT+0x240>)
 8007f44:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	691b      	ldr	r3, [r3, #16]
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	d019      	beq.n	8007f82 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f56:	e853 3f00 	ldrex	r3, [r3]
 8007f5a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007f5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f5e:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8007f62:	677b      	str	r3, [r7, #116]	@ 0x74
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	461a      	mov	r2, r3
 8007f6a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007f6c:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f6e:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f70:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007f72:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007f74:	e841 2300 	strex	r3, r2, [r1]
 8007f78:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8007f7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d1e6      	bne.n	8007f4e <UART_Start_Receive_IT+0x1be>
 8007f80:	e018      	b.n	8007fb4 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f88:	697b      	ldr	r3, [r7, #20]
 8007f8a:	e853 3f00 	ldrex	r3, [r3]
 8007f8e:	613b      	str	r3, [r7, #16]
   return(result);
 8007f90:	693b      	ldr	r3, [r7, #16]
 8007f92:	f043 0320 	orr.w	r3, r3, #32
 8007f96:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	461a      	mov	r2, r3
 8007f9e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007fa0:	623b      	str	r3, [r7, #32]
 8007fa2:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fa4:	69f9      	ldr	r1, [r7, #28]
 8007fa6:	6a3a      	ldr	r2, [r7, #32]
 8007fa8:	e841 2300 	strex	r3, r2, [r1]
 8007fac:	61bb      	str	r3, [r7, #24]
   return(result);
 8007fae:	69bb      	ldr	r3, [r7, #24]
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d1e6      	bne.n	8007f82 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8007fb4:	2300      	movs	r3, #0
}
 8007fb6:	4618      	mov	r0, r3
 8007fb8:	378c      	adds	r7, #140	@ 0x8c
 8007fba:	46bd      	mov	sp, r7
 8007fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fc0:	4770      	bx	lr
 8007fc2:	bf00      	nop
 8007fc4:	080087f1 	.word	0x080087f1
 8007fc8:	0800848d 	.word	0x0800848d
 8007fcc:	080082d5 	.word	0x080082d5
 8007fd0:	0800811d 	.word	0x0800811d

08007fd4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007fd4:	b480      	push	{r7}
 8007fd6:	b095      	sub	sp, #84	@ 0x54
 8007fd8:	af00      	add	r7, sp, #0
 8007fda:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fe2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007fe4:	e853 3f00 	ldrex	r3, [r3]
 8007fe8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007fea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fec:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007ff0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	461a      	mov	r2, r3
 8007ff8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007ffa:	643b      	str	r3, [r7, #64]	@ 0x40
 8007ffc:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ffe:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008000:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008002:	e841 2300 	strex	r3, r2, [r1]
 8008006:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008008:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800800a:	2b00      	cmp	r3, #0
 800800c:	d1e6      	bne.n	8007fdc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	3308      	adds	r3, #8
 8008014:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008016:	6a3b      	ldr	r3, [r7, #32]
 8008018:	e853 3f00 	ldrex	r3, [r3]
 800801c:	61fb      	str	r3, [r7, #28]
   return(result);
 800801e:	69fa      	ldr	r2, [r7, #28]
 8008020:	4b1e      	ldr	r3, [pc, #120]	@ (800809c <UART_EndRxTransfer+0xc8>)
 8008022:	4013      	ands	r3, r2
 8008024:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	3308      	adds	r3, #8
 800802c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800802e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008030:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008032:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008034:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008036:	e841 2300 	strex	r3, r2, [r1]
 800803a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800803c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800803e:	2b00      	cmp	r3, #0
 8008040:	d1e5      	bne.n	800800e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008046:	2b01      	cmp	r3, #1
 8008048:	d118      	bne.n	800807c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	e853 3f00 	ldrex	r3, [r3]
 8008056:	60bb      	str	r3, [r7, #8]
   return(result);
 8008058:	68bb      	ldr	r3, [r7, #8]
 800805a:	f023 0310 	bic.w	r3, r3, #16
 800805e:	647b      	str	r3, [r7, #68]	@ 0x44
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	461a      	mov	r2, r3
 8008066:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008068:	61bb      	str	r3, [r7, #24]
 800806a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800806c:	6979      	ldr	r1, [r7, #20]
 800806e:	69ba      	ldr	r2, [r7, #24]
 8008070:	e841 2300 	strex	r3, r2, [r1]
 8008074:	613b      	str	r3, [r7, #16]
   return(result);
 8008076:	693b      	ldr	r3, [r7, #16]
 8008078:	2b00      	cmp	r3, #0
 800807a:	d1e6      	bne.n	800804a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	2220      	movs	r2, #32
 8008080:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	2200      	movs	r2, #0
 8008088:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	2200      	movs	r2, #0
 800808e:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8008090:	bf00      	nop
 8008092:	3754      	adds	r7, #84	@ 0x54
 8008094:	46bd      	mov	sp, r7
 8008096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800809a:	4770      	bx	lr
 800809c:	effffffe 	.word	0xeffffffe

080080a0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80080a0:	b580      	push	{r7, lr}
 80080a2:	b084      	sub	sp, #16
 80080a4:	af00      	add	r7, sp, #0
 80080a6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80080ac:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	2200      	movs	r2, #0
 80080b2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80080b6:	68f8      	ldr	r0, [r7, #12]
 80080b8:	f7f8 fc83 	bl	80009c2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80080bc:	bf00      	nop
 80080be:	3710      	adds	r7, #16
 80080c0:	46bd      	mov	sp, r7
 80080c2:	bd80      	pop	{r7, pc}

080080c4 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80080c4:	b580      	push	{r7, lr}
 80080c6:	b088      	sub	sp, #32
 80080c8:	af00      	add	r7, sp, #0
 80080ca:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080d2:	68fb      	ldr	r3, [r7, #12]
 80080d4:	e853 3f00 	ldrex	r3, [r3]
 80080d8:	60bb      	str	r3, [r7, #8]
   return(result);
 80080da:	68bb      	ldr	r3, [r7, #8]
 80080dc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80080e0:	61fb      	str	r3, [r7, #28]
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	461a      	mov	r2, r3
 80080e8:	69fb      	ldr	r3, [r7, #28]
 80080ea:	61bb      	str	r3, [r7, #24]
 80080ec:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080ee:	6979      	ldr	r1, [r7, #20]
 80080f0:	69ba      	ldr	r2, [r7, #24]
 80080f2:	e841 2300 	strex	r3, r2, [r1]
 80080f6:	613b      	str	r3, [r7, #16]
   return(result);
 80080f8:	693b      	ldr	r3, [r7, #16]
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d1e6      	bne.n	80080cc <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	2220      	movs	r2, #32
 8008102:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	2200      	movs	r2, #0
 800810a:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800810c:	6878      	ldr	r0, [r7, #4]
 800810e:	f7fe ff09 	bl	8006f24 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008112:	bf00      	nop
 8008114:	3720      	adds	r7, #32
 8008116:	46bd      	mov	sp, r7
 8008118:	bd80      	pop	{r7, pc}
	...

0800811c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800811c:	b580      	push	{r7, lr}
 800811e:	b09c      	sub	sp, #112	@ 0x70
 8008120:	af00      	add	r7, sp, #0
 8008122:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800812a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008134:	2b22      	cmp	r3, #34	@ 0x22
 8008136:	f040 80be 	bne.w	80082b6 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008140:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008144:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8008148:	b2d9      	uxtb	r1, r3
 800814a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800814e:	b2da      	uxtb	r2, r3
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008154:	400a      	ands	r2, r1
 8008156:	b2d2      	uxtb	r2, r2
 8008158:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800815e:	1c5a      	adds	r2, r3, #1
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800816a:	b29b      	uxth	r3, r3
 800816c:	3b01      	subs	r3, #1
 800816e:	b29a      	uxth	r2, r3
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800817c:	b29b      	uxth	r3, r3
 800817e:	2b00      	cmp	r3, #0
 8008180:	f040 80a1 	bne.w	80082c6 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800818a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800818c:	e853 3f00 	ldrex	r3, [r3]
 8008190:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008192:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008194:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008198:	66bb      	str	r3, [r7, #104]	@ 0x68
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	461a      	mov	r2, r3
 80081a0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80081a2:	65bb      	str	r3, [r7, #88]	@ 0x58
 80081a4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081a6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80081a8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80081aa:	e841 2300 	strex	r3, r2, [r1]
 80081ae:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80081b0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d1e6      	bne.n	8008184 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	3308      	adds	r3, #8
 80081bc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80081c0:	e853 3f00 	ldrex	r3, [r3]
 80081c4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80081c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80081c8:	f023 0301 	bic.w	r3, r3, #1
 80081cc:	667b      	str	r3, [r7, #100]	@ 0x64
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	3308      	adds	r3, #8
 80081d4:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80081d6:	647a      	str	r2, [r7, #68]	@ 0x44
 80081d8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081da:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80081dc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80081de:	e841 2300 	strex	r3, r2, [r1]
 80081e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80081e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	d1e5      	bne.n	80081b6 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	2220      	movs	r2, #32
 80081ee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	2200      	movs	r2, #0
 80081f6:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	2200      	movs	r2, #0
 80081fc:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	4a33      	ldr	r2, [pc, #204]	@ (80082d0 <UART_RxISR_8BIT+0x1b4>)
 8008204:	4293      	cmp	r3, r2
 8008206:	d01f      	beq.n	8008248 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	685b      	ldr	r3, [r3, #4]
 800820e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008212:	2b00      	cmp	r3, #0
 8008214:	d018      	beq.n	8008248 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800821c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800821e:	e853 3f00 	ldrex	r3, [r3]
 8008222:	623b      	str	r3, [r7, #32]
   return(result);
 8008224:	6a3b      	ldr	r3, [r7, #32]
 8008226:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800822a:	663b      	str	r3, [r7, #96]	@ 0x60
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	461a      	mov	r2, r3
 8008232:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008234:	633b      	str	r3, [r7, #48]	@ 0x30
 8008236:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008238:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800823a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800823c:	e841 2300 	strex	r3, r2, [r1]
 8008240:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008242:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008244:	2b00      	cmp	r3, #0
 8008246:	d1e6      	bne.n	8008216 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800824c:	2b01      	cmp	r3, #1
 800824e:	d12e      	bne.n	80082ae <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	2200      	movs	r2, #0
 8008254:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800825c:	693b      	ldr	r3, [r7, #16]
 800825e:	e853 3f00 	ldrex	r3, [r3]
 8008262:	60fb      	str	r3, [r7, #12]
   return(result);
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	f023 0310 	bic.w	r3, r3, #16
 800826a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	461a      	mov	r2, r3
 8008272:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008274:	61fb      	str	r3, [r7, #28]
 8008276:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008278:	69b9      	ldr	r1, [r7, #24]
 800827a:	69fa      	ldr	r2, [r7, #28]
 800827c:	e841 2300 	strex	r3, r2, [r1]
 8008280:	617b      	str	r3, [r7, #20]
   return(result);
 8008282:	697b      	ldr	r3, [r7, #20]
 8008284:	2b00      	cmp	r3, #0
 8008286:	d1e6      	bne.n	8008256 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	69db      	ldr	r3, [r3, #28]
 800828e:	f003 0310 	and.w	r3, r3, #16
 8008292:	2b10      	cmp	r3, #16
 8008294:	d103      	bne.n	800829e <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	2210      	movs	r2, #16
 800829c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80082a4:	4619      	mov	r1, r3
 80082a6:	6878      	ldr	r0, [r7, #4]
 80082a8:	f7f8 fb5c 	bl	8000964 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80082ac:	e00b      	b.n	80082c6 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 80082ae:	6878      	ldr	r0, [r7, #4]
 80082b0:	f7fe fe42 	bl	8006f38 <HAL_UART_RxCpltCallback>
}
 80082b4:	e007      	b.n	80082c6 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	699a      	ldr	r2, [r3, #24]
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	f042 0208 	orr.w	r2, r2, #8
 80082c4:	619a      	str	r2, [r3, #24]
}
 80082c6:	bf00      	nop
 80082c8:	3770      	adds	r7, #112	@ 0x70
 80082ca:	46bd      	mov	sp, r7
 80082cc:	bd80      	pop	{r7, pc}
 80082ce:	bf00      	nop
 80082d0:	58000c00 	.word	0x58000c00

080082d4 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80082d4:	b580      	push	{r7, lr}
 80082d6:	b09c      	sub	sp, #112	@ 0x70
 80082d8:	af00      	add	r7, sp, #0
 80082da:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80082e2:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80082ec:	2b22      	cmp	r3, #34	@ 0x22
 80082ee:	f040 80be 	bne.w	800846e <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80082f8:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008300:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8008302:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8008306:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800830a:	4013      	ands	r3, r2
 800830c:	b29a      	uxth	r2, r3
 800830e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008310:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008316:	1c9a      	adds	r2, r3, #2
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008322:	b29b      	uxth	r3, r3
 8008324:	3b01      	subs	r3, #1
 8008326:	b29a      	uxth	r2, r3
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008334:	b29b      	uxth	r3, r3
 8008336:	2b00      	cmp	r3, #0
 8008338:	f040 80a1 	bne.w	800847e <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008342:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008344:	e853 3f00 	ldrex	r3, [r3]
 8008348:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800834a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800834c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008350:	667b      	str	r3, [r7, #100]	@ 0x64
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	461a      	mov	r2, r3
 8008358:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800835a:	657b      	str	r3, [r7, #84]	@ 0x54
 800835c:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800835e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008360:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8008362:	e841 2300 	strex	r3, r2, [r1]
 8008366:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8008368:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800836a:	2b00      	cmp	r3, #0
 800836c:	d1e6      	bne.n	800833c <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	3308      	adds	r3, #8
 8008374:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008376:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008378:	e853 3f00 	ldrex	r3, [r3]
 800837c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800837e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008380:	f023 0301 	bic.w	r3, r3, #1
 8008384:	663b      	str	r3, [r7, #96]	@ 0x60
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	3308      	adds	r3, #8
 800838c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800838e:	643a      	str	r2, [r7, #64]	@ 0x40
 8008390:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008392:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008394:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008396:	e841 2300 	strex	r3, r2, [r1]
 800839a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800839c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d1e5      	bne.n	800836e <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	2220      	movs	r2, #32
 80083a6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	2200      	movs	r2, #0
 80083ae:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	2200      	movs	r2, #0
 80083b4:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	4a33      	ldr	r2, [pc, #204]	@ (8008488 <UART_RxISR_16BIT+0x1b4>)
 80083bc:	4293      	cmp	r3, r2
 80083be:	d01f      	beq.n	8008400 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	685b      	ldr	r3, [r3, #4]
 80083c6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	d018      	beq.n	8008400 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083d4:	6a3b      	ldr	r3, [r7, #32]
 80083d6:	e853 3f00 	ldrex	r3, [r3]
 80083da:	61fb      	str	r3, [r7, #28]
   return(result);
 80083dc:	69fb      	ldr	r3, [r7, #28]
 80083de:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80083e2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	461a      	mov	r2, r3
 80083ea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80083ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80083ee:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083f0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80083f2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80083f4:	e841 2300 	strex	r3, r2, [r1]
 80083f8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80083fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d1e6      	bne.n	80083ce <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008404:	2b01      	cmp	r3, #1
 8008406:	d12e      	bne.n	8008466 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	2200      	movs	r2, #0
 800840c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	e853 3f00 	ldrex	r3, [r3]
 800841a:	60bb      	str	r3, [r7, #8]
   return(result);
 800841c:	68bb      	ldr	r3, [r7, #8]
 800841e:	f023 0310 	bic.w	r3, r3, #16
 8008422:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	461a      	mov	r2, r3
 800842a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800842c:	61bb      	str	r3, [r7, #24]
 800842e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008430:	6979      	ldr	r1, [r7, #20]
 8008432:	69ba      	ldr	r2, [r7, #24]
 8008434:	e841 2300 	strex	r3, r2, [r1]
 8008438:	613b      	str	r3, [r7, #16]
   return(result);
 800843a:	693b      	ldr	r3, [r7, #16]
 800843c:	2b00      	cmp	r3, #0
 800843e:	d1e6      	bne.n	800840e <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	69db      	ldr	r3, [r3, #28]
 8008446:	f003 0310 	and.w	r3, r3, #16
 800844a:	2b10      	cmp	r3, #16
 800844c:	d103      	bne.n	8008456 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	2210      	movs	r2, #16
 8008454:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800845c:	4619      	mov	r1, r3
 800845e:	6878      	ldr	r0, [r7, #4]
 8008460:	f7f8 fa80 	bl	8000964 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008464:	e00b      	b.n	800847e <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8008466:	6878      	ldr	r0, [r7, #4]
 8008468:	f7fe fd66 	bl	8006f38 <HAL_UART_RxCpltCallback>
}
 800846c:	e007      	b.n	800847e <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	699a      	ldr	r2, [r3, #24]
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	f042 0208 	orr.w	r2, r2, #8
 800847c:	619a      	str	r2, [r3, #24]
}
 800847e:	bf00      	nop
 8008480:	3770      	adds	r7, #112	@ 0x70
 8008482:	46bd      	mov	sp, r7
 8008484:	bd80      	pop	{r7, pc}
 8008486:	bf00      	nop
 8008488:	58000c00 	.word	0x58000c00

0800848c <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800848c:	b580      	push	{r7, lr}
 800848e:	b0ac      	sub	sp, #176	@ 0xb0
 8008490:	af00      	add	r7, sp, #0
 8008492:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800849a:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	69db      	ldr	r3, [r3, #28]
 80084a4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	689b      	ldr	r3, [r3, #8]
 80084b8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80084c2:	2b22      	cmp	r3, #34	@ 0x22
 80084c4:	f040 8181 	bne.w	80087ca <UART_RxISR_8BIT_FIFOEN+0x33e>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80084ce:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80084d2:	e124      	b.n	800871e <UART_RxISR_8BIT_FIFOEN+0x292>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80084da:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80084de:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 80084e2:	b2d9      	uxtb	r1, r3
 80084e4:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 80084e8:	b2da      	uxtb	r2, r3
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80084ee:	400a      	ands	r2, r1
 80084f0:	b2d2      	uxtb	r2, r2
 80084f2:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80084f8:	1c5a      	adds	r2, r3, #1
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008504:	b29b      	uxth	r3, r3
 8008506:	3b01      	subs	r3, #1
 8008508:	b29a      	uxth	r2, r3
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	69db      	ldr	r3, [r3, #28]
 8008516:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800851a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800851e:	f003 0307 	and.w	r3, r3, #7
 8008522:	2b00      	cmp	r3, #0
 8008524:	d053      	beq.n	80085ce <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008526:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800852a:	f003 0301 	and.w	r3, r3, #1
 800852e:	2b00      	cmp	r3, #0
 8008530:	d011      	beq.n	8008556 <UART_RxISR_8BIT_FIFOEN+0xca>
 8008532:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8008536:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800853a:	2b00      	cmp	r3, #0
 800853c:	d00b      	beq.n	8008556 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	2201      	movs	r2, #1
 8008544:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800854c:	f043 0201 	orr.w	r2, r3, #1
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008556:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800855a:	f003 0302 	and.w	r3, r3, #2
 800855e:	2b00      	cmp	r3, #0
 8008560:	d011      	beq.n	8008586 <UART_RxISR_8BIT_FIFOEN+0xfa>
 8008562:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008566:	f003 0301 	and.w	r3, r3, #1
 800856a:	2b00      	cmp	r3, #0
 800856c:	d00b      	beq.n	8008586 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	2202      	movs	r2, #2
 8008574:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800857c:	f043 0204 	orr.w	r2, r3, #4
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008586:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800858a:	f003 0304 	and.w	r3, r3, #4
 800858e:	2b00      	cmp	r3, #0
 8008590:	d011      	beq.n	80085b6 <UART_RxISR_8BIT_FIFOEN+0x12a>
 8008592:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008596:	f003 0301 	and.w	r3, r3, #1
 800859a:	2b00      	cmp	r3, #0
 800859c:	d00b      	beq.n	80085b6 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	2204      	movs	r2, #4
 80085a4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80085ac:	f043 0202 	orr.w	r2, r3, #2
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80085bc:	2b00      	cmp	r3, #0
 80085be:	d006      	beq.n	80085ce <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80085c0:	6878      	ldr	r0, [r7, #4]
 80085c2:	f7f8 f9fe 	bl	80009c2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	2200      	movs	r2, #0
 80085ca:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80085d4:	b29b      	uxth	r3, r3
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	f040 80a1 	bne.w	800871e <UART_RxISR_8BIT_FIFOEN+0x292>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085e2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80085e4:	e853 3f00 	ldrex	r3, [r3]
 80085e8:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 80085ea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80085ec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80085f0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	461a      	mov	r2, r3
 80085fa:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80085fe:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008600:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008602:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8008604:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8008606:	e841 2300 	strex	r3, r2, [r1]
 800860a:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 800860c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800860e:	2b00      	cmp	r3, #0
 8008610:	d1e4      	bne.n	80085dc <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	3308      	adds	r3, #8
 8008618:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800861a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800861c:	e853 3f00 	ldrex	r3, [r3]
 8008620:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 8008622:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008624:	4b6f      	ldr	r3, [pc, #444]	@ (80087e4 <UART_RxISR_8BIT_FIFOEN+0x358>)
 8008626:	4013      	ands	r3, r2
 8008628:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	3308      	adds	r3, #8
 8008632:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008636:	66ba      	str	r2, [r7, #104]	@ 0x68
 8008638:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800863a:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800863c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800863e:	e841 2300 	strex	r3, r2, [r1]
 8008642:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8008644:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008646:	2b00      	cmp	r3, #0
 8008648:	d1e3      	bne.n	8008612 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	2220      	movs	r2, #32
 800864e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	2200      	movs	r2, #0
 8008656:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	2200      	movs	r2, #0
 800865c:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	4a61      	ldr	r2, [pc, #388]	@ (80087e8 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 8008664:	4293      	cmp	r3, r2
 8008666:	d021      	beq.n	80086ac <UART_RxISR_8BIT_FIFOEN+0x220>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	685b      	ldr	r3, [r3, #4]
 800866e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008672:	2b00      	cmp	r3, #0
 8008674:	d01a      	beq.n	80086ac <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800867c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800867e:	e853 3f00 	ldrex	r3, [r3]
 8008682:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8008684:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008686:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800868a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	461a      	mov	r2, r3
 8008694:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008698:	657b      	str	r3, [r7, #84]	@ 0x54
 800869a:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800869c:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800869e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80086a0:	e841 2300 	strex	r3, r2, [r1]
 80086a4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80086a6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d1e4      	bne.n	8008676 <UART_RxISR_8BIT_FIFOEN+0x1ea>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80086b0:	2b01      	cmp	r3, #1
 80086b2:	d130      	bne.n	8008716 <UART_RxISR_8BIT_FIFOEN+0x28a>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	2200      	movs	r2, #0
 80086b8:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80086c2:	e853 3f00 	ldrex	r3, [r3]
 80086c6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80086c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086ca:	f023 0310 	bic.w	r3, r3, #16
 80086ce:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	461a      	mov	r2, r3
 80086d8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80086dc:	643b      	str	r3, [r7, #64]	@ 0x40
 80086de:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086e0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80086e2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80086e4:	e841 2300 	strex	r3, r2, [r1]
 80086e8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80086ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086ec:	2b00      	cmp	r3, #0
 80086ee:	d1e4      	bne.n	80086ba <UART_RxISR_8BIT_FIFOEN+0x22e>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	69db      	ldr	r3, [r3, #28]
 80086f6:	f003 0310 	and.w	r3, r3, #16
 80086fa:	2b10      	cmp	r3, #16
 80086fc:	d103      	bne.n	8008706 <UART_RxISR_8BIT_FIFOEN+0x27a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	2210      	movs	r2, #16
 8008704:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800870c:	4619      	mov	r1, r3
 800870e:	6878      	ldr	r0, [r7, #4]
 8008710:	f7f8 f928 	bl	8000964 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8008714:	e00e      	b.n	8008734 <UART_RxISR_8BIT_FIFOEN+0x2a8>
          HAL_UART_RxCpltCallback(huart);
 8008716:	6878      	ldr	r0, [r7, #4]
 8008718:	f7fe fc0e 	bl	8006f38 <HAL_UART_RxCpltCallback>
        break;
 800871c:	e00a      	b.n	8008734 <UART_RxISR_8BIT_FIFOEN+0x2a8>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800871e:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8008722:	2b00      	cmp	r3, #0
 8008724:	d006      	beq.n	8008734 <UART_RxISR_8BIT_FIFOEN+0x2a8>
 8008726:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800872a:	f003 0320 	and.w	r3, r3, #32
 800872e:	2b00      	cmp	r3, #0
 8008730:	f47f aed0 	bne.w	80084d4 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800873a:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800873e:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8008742:	2b00      	cmp	r3, #0
 8008744:	d049      	beq.n	80087da <UART_RxISR_8BIT_FIFOEN+0x34e>
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800874c:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 8008750:	429a      	cmp	r2, r3
 8008752:	d242      	bcs.n	80087da <UART_RxISR_8BIT_FIFOEN+0x34e>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	3308      	adds	r3, #8
 800875a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800875c:	6a3b      	ldr	r3, [r7, #32]
 800875e:	e853 3f00 	ldrex	r3, [r3]
 8008762:	61fb      	str	r3, [r7, #28]
   return(result);
 8008764:	69fb      	ldr	r3, [r7, #28]
 8008766:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800876a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	3308      	adds	r3, #8
 8008774:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8008778:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800877a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800877c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800877e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008780:	e841 2300 	strex	r3, r2, [r1]
 8008784:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008786:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008788:	2b00      	cmp	r3, #0
 800878a:	d1e3      	bne.n	8008754 <UART_RxISR_8BIT_FIFOEN+0x2c8>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	4a17      	ldr	r2, [pc, #92]	@ (80087ec <UART_RxISR_8BIT_FIFOEN+0x360>)
 8008790:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	e853 3f00 	ldrex	r3, [r3]
 800879e:	60bb      	str	r3, [r7, #8]
   return(result);
 80087a0:	68bb      	ldr	r3, [r7, #8]
 80087a2:	f043 0320 	orr.w	r3, r3, #32
 80087a6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	461a      	mov	r2, r3
 80087b0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80087b4:	61bb      	str	r3, [r7, #24]
 80087b6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087b8:	6979      	ldr	r1, [r7, #20]
 80087ba:	69ba      	ldr	r2, [r7, #24]
 80087bc:	e841 2300 	strex	r3, r2, [r1]
 80087c0:	613b      	str	r3, [r7, #16]
   return(result);
 80087c2:	693b      	ldr	r3, [r7, #16]
 80087c4:	2b00      	cmp	r3, #0
 80087c6:	d1e4      	bne.n	8008792 <UART_RxISR_8BIT_FIFOEN+0x306>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80087c8:	e007      	b.n	80087da <UART_RxISR_8BIT_FIFOEN+0x34e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	699a      	ldr	r2, [r3, #24]
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	f042 0208 	orr.w	r2, r2, #8
 80087d8:	619a      	str	r2, [r3, #24]
}
 80087da:	bf00      	nop
 80087dc:	37b0      	adds	r7, #176	@ 0xb0
 80087de:	46bd      	mov	sp, r7
 80087e0:	bd80      	pop	{r7, pc}
 80087e2:	bf00      	nop
 80087e4:	effffffe 	.word	0xeffffffe
 80087e8:	58000c00 	.word	0x58000c00
 80087ec:	0800811d 	.word	0x0800811d

080087f0 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80087f0:	b580      	push	{r7, lr}
 80087f2:	b0ae      	sub	sp, #184	@ 0xb8
 80087f4:	af00      	add	r7, sp, #0
 80087f6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80087fe:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	69db      	ldr	r3, [r3, #28]
 8008808:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	689b      	ldr	r3, [r3, #8]
 800881c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008826:	2b22      	cmp	r3, #34	@ 0x22
 8008828:	f040 8185 	bne.w	8008b36 <UART_RxISR_16BIT_FIFOEN+0x346>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8008832:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008836:	e128      	b.n	8008a8a <UART_RxISR_16BIT_FIFOEN+0x29a>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800883e:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008846:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800884a:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800884e:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 8008852:	4013      	ands	r3, r2
 8008854:	b29a      	uxth	r2, r3
 8008856:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800885a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008860:	1c9a      	adds	r2, r3, #2
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800886c:	b29b      	uxth	r3, r3
 800886e:	3b01      	subs	r3, #1
 8008870:	b29a      	uxth	r2, r3
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	69db      	ldr	r3, [r3, #28]
 800887e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8008882:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008886:	f003 0307 	and.w	r3, r3, #7
 800888a:	2b00      	cmp	r3, #0
 800888c:	d053      	beq.n	8008936 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800888e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008892:	f003 0301 	and.w	r3, r3, #1
 8008896:	2b00      	cmp	r3, #0
 8008898:	d011      	beq.n	80088be <UART_RxISR_16BIT_FIFOEN+0xce>
 800889a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800889e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80088a2:	2b00      	cmp	r3, #0
 80088a4:	d00b      	beq.n	80088be <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	2201      	movs	r2, #1
 80088ac:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80088b4:	f043 0201 	orr.w	r2, r3, #1
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80088be:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80088c2:	f003 0302 	and.w	r3, r3, #2
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	d011      	beq.n	80088ee <UART_RxISR_16BIT_FIFOEN+0xfe>
 80088ca:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80088ce:	f003 0301 	and.w	r3, r3, #1
 80088d2:	2b00      	cmp	r3, #0
 80088d4:	d00b      	beq.n	80088ee <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	2202      	movs	r2, #2
 80088dc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80088e4:	f043 0204 	orr.w	r2, r3, #4
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80088ee:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80088f2:	f003 0304 	and.w	r3, r3, #4
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	d011      	beq.n	800891e <UART_RxISR_16BIT_FIFOEN+0x12e>
 80088fa:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80088fe:	f003 0301 	and.w	r3, r3, #1
 8008902:	2b00      	cmp	r3, #0
 8008904:	d00b      	beq.n	800891e <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	2204      	movs	r2, #4
 800890c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008914:	f043 0202 	orr.w	r2, r3, #2
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008924:	2b00      	cmp	r3, #0
 8008926:	d006      	beq.n	8008936 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008928:	6878      	ldr	r0, [r7, #4]
 800892a:	f7f8 f84a 	bl	80009c2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	2200      	movs	r2, #0
 8008932:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800893c:	b29b      	uxth	r3, r3
 800893e:	2b00      	cmp	r3, #0
 8008940:	f040 80a3 	bne.w	8008a8a <UART_RxISR_16BIT_FIFOEN+0x29a>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800894a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800894c:	e853 3f00 	ldrex	r3, [r3]
 8008950:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008952:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008954:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008958:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	461a      	mov	r2, r3
 8008962:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008966:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800896a:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800896c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800896e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008972:	e841 2300 	strex	r3, r2, [r1]
 8008976:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008978:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800897a:	2b00      	cmp	r3, #0
 800897c:	d1e2      	bne.n	8008944 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	3308      	adds	r3, #8
 8008984:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008986:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008988:	e853 3f00 	ldrex	r3, [r3]
 800898c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800898e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8008990:	4b6f      	ldr	r3, [pc, #444]	@ (8008b50 <UART_RxISR_16BIT_FIFOEN+0x360>)
 8008992:	4013      	ands	r3, r2
 8008994:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	3308      	adds	r3, #8
 800899e:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 80089a2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80089a4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089a6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80089a8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80089aa:	e841 2300 	strex	r3, r2, [r1]
 80089ae:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80089b0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80089b2:	2b00      	cmp	r3, #0
 80089b4:	d1e3      	bne.n	800897e <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	2220      	movs	r2, #32
 80089ba:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	2200      	movs	r2, #0
 80089c2:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	2200      	movs	r2, #0
 80089c8:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	4a61      	ldr	r2, [pc, #388]	@ (8008b54 <UART_RxISR_16BIT_FIFOEN+0x364>)
 80089d0:	4293      	cmp	r3, r2
 80089d2:	d021      	beq.n	8008a18 <UART_RxISR_16BIT_FIFOEN+0x228>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	685b      	ldr	r3, [r3, #4]
 80089da:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80089de:	2b00      	cmp	r3, #0
 80089e0:	d01a      	beq.n	8008a18 <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80089ea:	e853 3f00 	ldrex	r3, [r3]
 80089ee:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80089f0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80089f2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80089f6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	461a      	mov	r2, r3
 8008a00:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008a04:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008a06:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a08:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008a0a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008a0c:	e841 2300 	strex	r3, r2, [r1]
 8008a10:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008a12:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	d1e4      	bne.n	80089e2 <UART_RxISR_16BIT_FIFOEN+0x1f2>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008a1c:	2b01      	cmp	r3, #1
 8008a1e:	d130      	bne.n	8008a82 <UART_RxISR_16BIT_FIFOEN+0x292>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	2200      	movs	r2, #0
 8008a24:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a2e:	e853 3f00 	ldrex	r3, [r3]
 8008a32:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008a34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a36:	f023 0310 	bic.w	r3, r3, #16
 8008a3a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	461a      	mov	r2, r3
 8008a44:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008a48:	647b      	str	r3, [r7, #68]	@ 0x44
 8008a4a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a4c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008a4e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008a50:	e841 2300 	strex	r3, r2, [r1]
 8008a54:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008a56:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	d1e4      	bne.n	8008a26 <UART_RxISR_16BIT_FIFOEN+0x236>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	69db      	ldr	r3, [r3, #28]
 8008a62:	f003 0310 	and.w	r3, r3, #16
 8008a66:	2b10      	cmp	r3, #16
 8008a68:	d103      	bne.n	8008a72 <UART_RxISR_16BIT_FIFOEN+0x282>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	2210      	movs	r2, #16
 8008a70:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008a78:	4619      	mov	r1, r3
 8008a7a:	6878      	ldr	r0, [r7, #4]
 8008a7c:	f7f7 ff72 	bl	8000964 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8008a80:	e00e      	b.n	8008aa0 <UART_RxISR_16BIT_FIFOEN+0x2b0>
          HAL_UART_RxCpltCallback(huart);
 8008a82:	6878      	ldr	r0, [r7, #4]
 8008a84:	f7fe fa58 	bl	8006f38 <HAL_UART_RxCpltCallback>
        break;
 8008a88:	e00a      	b.n	8008aa0 <UART_RxISR_16BIT_FIFOEN+0x2b0>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008a8a:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8008a8e:	2b00      	cmp	r3, #0
 8008a90:	d006      	beq.n	8008aa0 <UART_RxISR_16BIT_FIFOEN+0x2b0>
 8008a92:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008a96:	f003 0320 	and.w	r3, r3, #32
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	f47f aecc 	bne.w	8008838 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008aa6:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8008aaa:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	d049      	beq.n	8008b46 <UART_RxISR_16BIT_FIFOEN+0x356>
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8008ab8:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8008abc:	429a      	cmp	r2, r3
 8008abe:	d242      	bcs.n	8008b46 <UART_RxISR_16BIT_FIFOEN+0x356>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	3308      	adds	r3, #8
 8008ac6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ac8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008aca:	e853 3f00 	ldrex	r3, [r3]
 8008ace:	623b      	str	r3, [r7, #32]
   return(result);
 8008ad0:	6a3b      	ldr	r3, [r7, #32]
 8008ad2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008ad6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	3308      	adds	r3, #8
 8008ae0:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8008ae4:	633a      	str	r2, [r7, #48]	@ 0x30
 8008ae6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ae8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008aea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008aec:	e841 2300 	strex	r3, r2, [r1]
 8008af0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008af2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	d1e3      	bne.n	8008ac0 <UART_RxISR_16BIT_FIFOEN+0x2d0>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	4a17      	ldr	r2, [pc, #92]	@ (8008b58 <UART_RxISR_16BIT_FIFOEN+0x368>)
 8008afc:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b04:	693b      	ldr	r3, [r7, #16]
 8008b06:	e853 3f00 	ldrex	r3, [r3]
 8008b0a:	60fb      	str	r3, [r7, #12]
   return(result);
 8008b0c:	68fb      	ldr	r3, [r7, #12]
 8008b0e:	f043 0320 	orr.w	r3, r3, #32
 8008b12:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	681b      	ldr	r3, [r3, #0]
 8008b1a:	461a      	mov	r2, r3
 8008b1c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008b20:	61fb      	str	r3, [r7, #28]
 8008b22:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b24:	69b9      	ldr	r1, [r7, #24]
 8008b26:	69fa      	ldr	r2, [r7, #28]
 8008b28:	e841 2300 	strex	r3, r2, [r1]
 8008b2c:	617b      	str	r3, [r7, #20]
   return(result);
 8008b2e:	697b      	ldr	r3, [r7, #20]
 8008b30:	2b00      	cmp	r3, #0
 8008b32:	d1e4      	bne.n	8008afe <UART_RxISR_16BIT_FIFOEN+0x30e>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008b34:	e007      	b.n	8008b46 <UART_RxISR_16BIT_FIFOEN+0x356>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	699a      	ldr	r2, [r3, #24]
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	f042 0208 	orr.w	r2, r2, #8
 8008b44:	619a      	str	r2, [r3, #24]
}
 8008b46:	bf00      	nop
 8008b48:	37b8      	adds	r7, #184	@ 0xb8
 8008b4a:	46bd      	mov	sp, r7
 8008b4c:	bd80      	pop	{r7, pc}
 8008b4e:	bf00      	nop
 8008b50:	effffffe 	.word	0xeffffffe
 8008b54:	58000c00 	.word	0x58000c00
 8008b58:	080082d5 	.word	0x080082d5

08008b5c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008b5c:	b480      	push	{r7}
 8008b5e:	b083      	sub	sp, #12
 8008b60:	af00      	add	r7, sp, #0
 8008b62:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008b64:	bf00      	nop
 8008b66:	370c      	adds	r7, #12
 8008b68:	46bd      	mov	sp, r7
 8008b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b6e:	4770      	bx	lr

08008b70 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8008b70:	b480      	push	{r7}
 8008b72:	b083      	sub	sp, #12
 8008b74:	af00      	add	r7, sp, #0
 8008b76:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8008b78:	bf00      	nop
 8008b7a:	370c      	adds	r7, #12
 8008b7c:	46bd      	mov	sp, r7
 8008b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b82:	4770      	bx	lr

08008b84 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8008b84:	b480      	push	{r7}
 8008b86:	b083      	sub	sp, #12
 8008b88:	af00      	add	r7, sp, #0
 8008b8a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8008b8c:	bf00      	nop
 8008b8e:	370c      	adds	r7, #12
 8008b90:	46bd      	mov	sp, r7
 8008b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b96:	4770      	bx	lr

08008b98 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008b98:	b480      	push	{r7}
 8008b9a:	b085      	sub	sp, #20
 8008b9c:	af00      	add	r7, sp, #0
 8008b9e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008ba6:	2b01      	cmp	r3, #1
 8008ba8:	d101      	bne.n	8008bae <HAL_UARTEx_DisableFifoMode+0x16>
 8008baa:	2302      	movs	r3, #2
 8008bac:	e027      	b.n	8008bfe <HAL_UARTEx_DisableFifoMode+0x66>
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	2201      	movs	r2, #1
 8008bb2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	2224      	movs	r2, #36	@ 0x24
 8008bba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	681a      	ldr	r2, [r3, #0]
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	f022 0201 	bic.w	r2, r2, #1
 8008bd4:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008bd6:	68fb      	ldr	r3, [r7, #12]
 8008bd8:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8008bdc:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	2200      	movs	r2, #0
 8008be2:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	68fa      	ldr	r2, [r7, #12]
 8008bea:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	2220      	movs	r2, #32
 8008bf0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	2200      	movs	r2, #0
 8008bf8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008bfc:	2300      	movs	r3, #0
}
 8008bfe:	4618      	mov	r0, r3
 8008c00:	3714      	adds	r7, #20
 8008c02:	46bd      	mov	sp, r7
 8008c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c08:	4770      	bx	lr

08008c0a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008c0a:	b580      	push	{r7, lr}
 8008c0c:	b084      	sub	sp, #16
 8008c0e:	af00      	add	r7, sp, #0
 8008c10:	6078      	str	r0, [r7, #4]
 8008c12:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008c1a:	2b01      	cmp	r3, #1
 8008c1c:	d101      	bne.n	8008c22 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008c1e:	2302      	movs	r3, #2
 8008c20:	e02d      	b.n	8008c7e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	2201      	movs	r2, #1
 8008c26:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	2224      	movs	r2, #36	@ 0x24
 8008c2e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	681a      	ldr	r2, [r3, #0]
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	f022 0201 	bic.w	r2, r2, #1
 8008c48:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	689b      	ldr	r3, [r3, #8]
 8008c50:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	683a      	ldr	r2, [r7, #0]
 8008c5a:	430a      	orrs	r2, r1
 8008c5c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008c5e:	6878      	ldr	r0, [r7, #4]
 8008c60:	f000 f8a0 	bl	8008da4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	68fa      	ldr	r2, [r7, #12]
 8008c6a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	2220      	movs	r2, #32
 8008c70:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	2200      	movs	r2, #0
 8008c78:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008c7c:	2300      	movs	r3, #0
}
 8008c7e:	4618      	mov	r0, r3
 8008c80:	3710      	adds	r7, #16
 8008c82:	46bd      	mov	sp, r7
 8008c84:	bd80      	pop	{r7, pc}

08008c86 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008c86:	b580      	push	{r7, lr}
 8008c88:	b084      	sub	sp, #16
 8008c8a:	af00      	add	r7, sp, #0
 8008c8c:	6078      	str	r0, [r7, #4]
 8008c8e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008c96:	2b01      	cmp	r3, #1
 8008c98:	d101      	bne.n	8008c9e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8008c9a:	2302      	movs	r3, #2
 8008c9c:	e02d      	b.n	8008cfa <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	2201      	movs	r2, #1
 8008ca2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	2224      	movs	r2, #36	@ 0x24
 8008caa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	681a      	ldr	r2, [r3, #0]
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	f022 0201 	bic.w	r2, r2, #1
 8008cc4:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	689b      	ldr	r3, [r3, #8]
 8008ccc:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	683a      	ldr	r2, [r7, #0]
 8008cd6:	430a      	orrs	r2, r1
 8008cd8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008cda:	6878      	ldr	r0, [r7, #4]
 8008cdc:	f000 f862 	bl	8008da4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	68fa      	ldr	r2, [r7, #12]
 8008ce6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	2220      	movs	r2, #32
 8008cec:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	2200      	movs	r2, #0
 8008cf4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008cf8:	2300      	movs	r3, #0
}
 8008cfa:	4618      	mov	r0, r3
 8008cfc:	3710      	adds	r7, #16
 8008cfe:	46bd      	mov	sp, r7
 8008d00:	bd80      	pop	{r7, pc}

08008d02 <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008d02:	b580      	push	{r7, lr}
 8008d04:	b08c      	sub	sp, #48	@ 0x30
 8008d06:	af00      	add	r7, sp, #0
 8008d08:	60f8      	str	r0, [r7, #12]
 8008d0a:	60b9      	str	r1, [r7, #8]
 8008d0c:	4613      	mov	r3, r2
 8008d0e:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8008d10:	2300      	movs	r3, #0
 8008d12:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008d1c:	2b20      	cmp	r3, #32
 8008d1e:	d13b      	bne.n	8008d98 <HAL_UARTEx_ReceiveToIdle_IT+0x96>
  {
    if ((pData == NULL) || (Size == 0U))
 8008d20:	68bb      	ldr	r3, [r7, #8]
 8008d22:	2b00      	cmp	r3, #0
 8008d24:	d002      	beq.n	8008d2c <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
 8008d26:	88fb      	ldrh	r3, [r7, #6]
 8008d28:	2b00      	cmp	r3, #0
 8008d2a:	d101      	bne.n	8008d30 <HAL_UARTEx_ReceiveToIdle_IT+0x2e>
    {
      return HAL_ERROR;
 8008d2c:	2301      	movs	r3, #1
 8008d2e:	e034      	b.n	8008d9a <HAL_UARTEx_ReceiveToIdle_IT+0x98>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	2201      	movs	r2, #1
 8008d34:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008d36:	68fb      	ldr	r3, [r7, #12]
 8008d38:	2200      	movs	r2, #0
 8008d3a:	671a      	str	r2, [r3, #112]	@ 0x70

    (void)UART_Start_Receive_IT(huart, pData, Size);
 8008d3c:	88fb      	ldrh	r3, [r7, #6]
 8008d3e:	461a      	mov	r2, r3
 8008d40:	68b9      	ldr	r1, [r7, #8]
 8008d42:	68f8      	ldr	r0, [r7, #12]
 8008d44:	f7ff f824 	bl	8007d90 <UART_Start_Receive_IT>

    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008d48:	68fb      	ldr	r3, [r7, #12]
 8008d4a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008d4c:	2b01      	cmp	r3, #1
 8008d4e:	d11d      	bne.n	8008d8c <HAL_UARTEx_ReceiveToIdle_IT+0x8a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	2210      	movs	r2, #16
 8008d56:	621a      	str	r2, [r3, #32]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008d58:	68fb      	ldr	r3, [r7, #12]
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d5e:	69bb      	ldr	r3, [r7, #24]
 8008d60:	e853 3f00 	ldrex	r3, [r3]
 8008d64:	617b      	str	r3, [r7, #20]
   return(result);
 8008d66:	697b      	ldr	r3, [r7, #20]
 8008d68:	f043 0310 	orr.w	r3, r3, #16
 8008d6c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008d6e:	68fb      	ldr	r3, [r7, #12]
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	461a      	mov	r2, r3
 8008d74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d76:	627b      	str	r3, [r7, #36]	@ 0x24
 8008d78:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d7a:	6a39      	ldr	r1, [r7, #32]
 8008d7c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008d7e:	e841 2300 	strex	r3, r2, [r1]
 8008d82:	61fb      	str	r3, [r7, #28]
   return(result);
 8008d84:	69fb      	ldr	r3, [r7, #28]
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	d1e6      	bne.n	8008d58 <HAL_UARTEx_ReceiveToIdle_IT+0x56>
 8008d8a:	e002      	b.n	8008d92 <HAL_UARTEx_ReceiveToIdle_IT+0x90>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 8008d8c:	2301      	movs	r3, #1
 8008d8e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 8008d92:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008d96:	e000      	b.n	8008d9a <HAL_UARTEx_ReceiveToIdle_IT+0x98>
  }
  else
  {
    return HAL_BUSY;
 8008d98:	2302      	movs	r3, #2
  }
}
 8008d9a:	4618      	mov	r0, r3
 8008d9c:	3730      	adds	r7, #48	@ 0x30
 8008d9e:	46bd      	mov	sp, r7
 8008da0:	bd80      	pop	{r7, pc}
	...

08008da4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008da4:	b480      	push	{r7}
 8008da6:	b085      	sub	sp, #20
 8008da8:	af00      	add	r7, sp, #0
 8008daa:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008db0:	2b00      	cmp	r3, #0
 8008db2:	d108      	bne.n	8008dc6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	2201      	movs	r2, #1
 8008db8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	2201      	movs	r2, #1
 8008dc0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008dc4:	e031      	b.n	8008e2a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8008dc6:	2310      	movs	r3, #16
 8008dc8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8008dca:	2310      	movs	r3, #16
 8008dcc:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	689b      	ldr	r3, [r3, #8]
 8008dd4:	0e5b      	lsrs	r3, r3, #25
 8008dd6:	b2db      	uxtb	r3, r3
 8008dd8:	f003 0307 	and.w	r3, r3, #7
 8008ddc:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	689b      	ldr	r3, [r3, #8]
 8008de4:	0f5b      	lsrs	r3, r3, #29
 8008de6:	b2db      	uxtb	r3, r3
 8008de8:	f003 0307 	and.w	r3, r3, #7
 8008dec:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008dee:	7bbb      	ldrb	r3, [r7, #14]
 8008df0:	7b3a      	ldrb	r2, [r7, #12]
 8008df2:	4911      	ldr	r1, [pc, #68]	@ (8008e38 <UARTEx_SetNbDataToProcess+0x94>)
 8008df4:	5c8a      	ldrb	r2, [r1, r2]
 8008df6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8008dfa:	7b3a      	ldrb	r2, [r7, #12]
 8008dfc:	490f      	ldr	r1, [pc, #60]	@ (8008e3c <UARTEx_SetNbDataToProcess+0x98>)
 8008dfe:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008e00:	fb93 f3f2 	sdiv	r3, r3, r2
 8008e04:	b29a      	uxth	r2, r3
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008e0c:	7bfb      	ldrb	r3, [r7, #15]
 8008e0e:	7b7a      	ldrb	r2, [r7, #13]
 8008e10:	4909      	ldr	r1, [pc, #36]	@ (8008e38 <UARTEx_SetNbDataToProcess+0x94>)
 8008e12:	5c8a      	ldrb	r2, [r1, r2]
 8008e14:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8008e18:	7b7a      	ldrb	r2, [r7, #13]
 8008e1a:	4908      	ldr	r1, [pc, #32]	@ (8008e3c <UARTEx_SetNbDataToProcess+0x98>)
 8008e1c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008e1e:	fb93 f3f2 	sdiv	r3, r3, r2
 8008e22:	b29a      	uxth	r2, r3
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8008e2a:	bf00      	nop
 8008e2c:	3714      	adds	r7, #20
 8008e2e:	46bd      	mov	sp, r7
 8008e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e34:	4770      	bx	lr
 8008e36:	bf00      	nop
 8008e38:	08008f58 	.word	0x08008f58
 8008e3c:	08008f60 	.word	0x08008f60

08008e40 <memset>:
 8008e40:	4402      	add	r2, r0
 8008e42:	4603      	mov	r3, r0
 8008e44:	4293      	cmp	r3, r2
 8008e46:	d100      	bne.n	8008e4a <memset+0xa>
 8008e48:	4770      	bx	lr
 8008e4a:	f803 1b01 	strb.w	r1, [r3], #1
 8008e4e:	e7f9      	b.n	8008e44 <memset+0x4>

08008e50 <__libc_init_array>:
 8008e50:	b570      	push	{r4, r5, r6, lr}
 8008e52:	4d0d      	ldr	r5, [pc, #52]	@ (8008e88 <__libc_init_array+0x38>)
 8008e54:	4c0d      	ldr	r4, [pc, #52]	@ (8008e8c <__libc_init_array+0x3c>)
 8008e56:	1b64      	subs	r4, r4, r5
 8008e58:	10a4      	asrs	r4, r4, #2
 8008e5a:	2600      	movs	r6, #0
 8008e5c:	42a6      	cmp	r6, r4
 8008e5e:	d109      	bne.n	8008e74 <__libc_init_array+0x24>
 8008e60:	4d0b      	ldr	r5, [pc, #44]	@ (8008e90 <__libc_init_array+0x40>)
 8008e62:	4c0c      	ldr	r4, [pc, #48]	@ (8008e94 <__libc_init_array+0x44>)
 8008e64:	f000 f826 	bl	8008eb4 <_init>
 8008e68:	1b64      	subs	r4, r4, r5
 8008e6a:	10a4      	asrs	r4, r4, #2
 8008e6c:	2600      	movs	r6, #0
 8008e6e:	42a6      	cmp	r6, r4
 8008e70:	d105      	bne.n	8008e7e <__libc_init_array+0x2e>
 8008e72:	bd70      	pop	{r4, r5, r6, pc}
 8008e74:	f855 3b04 	ldr.w	r3, [r5], #4
 8008e78:	4798      	blx	r3
 8008e7a:	3601      	adds	r6, #1
 8008e7c:	e7ee      	b.n	8008e5c <__libc_init_array+0xc>
 8008e7e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008e82:	4798      	blx	r3
 8008e84:	3601      	adds	r6, #1
 8008e86:	e7f2      	b.n	8008e6e <__libc_init_array+0x1e>
 8008e88:	08008f70 	.word	0x08008f70
 8008e8c:	08008f70 	.word	0x08008f70
 8008e90:	08008f70 	.word	0x08008f70
 8008e94:	08008f74 	.word	0x08008f74

08008e98 <memcpy>:
 8008e98:	440a      	add	r2, r1
 8008e9a:	4291      	cmp	r1, r2
 8008e9c:	f100 33ff 	add.w	r3, r0, #4294967295
 8008ea0:	d100      	bne.n	8008ea4 <memcpy+0xc>
 8008ea2:	4770      	bx	lr
 8008ea4:	b510      	push	{r4, lr}
 8008ea6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008eaa:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008eae:	4291      	cmp	r1, r2
 8008eb0:	d1f9      	bne.n	8008ea6 <memcpy+0xe>
 8008eb2:	bd10      	pop	{r4, pc}

08008eb4 <_init>:
 8008eb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008eb6:	bf00      	nop
 8008eb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008eba:	bc08      	pop	{r3}
 8008ebc:	469e      	mov	lr, r3
 8008ebe:	4770      	bx	lr

08008ec0 <_fini>:
 8008ec0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ec2:	bf00      	nop
 8008ec4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008ec6:	bc08      	pop	{r3}
 8008ec8:	469e      	mov	lr, r3
 8008eca:	4770      	bx	lr
