vendor_name = ModelSim
source_file = 1, C:/Users/Gabriel Arimatéa/Documents/GitHub/OAC/2018_2/TrabalhoFinal/mips_multi/hex7seg.vhd
source_file = 1, C:/Users/Gabriel Arimatéa/Documents/GitHub/OAC/2018_2/TrabalhoFinal/mips_multi/decoder_h.vhd
source_file = 1, C:/Users/Gabriel Arimatéa/Documents/GitHub/OAC/2018_2/TrabalhoFinal/mips_multi/decoder_b.vhd
source_file = 1, C:/Users/Gabriel Arimatéa/Documents/GitHub/OAC/2018_2/TrabalhoFinal/mips_multi/ulamips.vhd
source_file = 1, C:/Users/Gabriel Arimatéa/Documents/GitHub/OAC/2018_2/TrabalhoFinal/mips_multi/regbuf.vhd
source_file = 1, C:/Users/Gabriel Arimatéa/Documents/GitHub/OAC/2018_2/TrabalhoFinal/mips_multi/reg32.vhd
source_file = 1, C:/Users/Gabriel Arimatéa/Documents/GitHub/OAC/2018_2/TrabalhoFinal/mips_multi/reg.vhd
source_file = 1, C:/Users/Gabriel Arimatéa/Documents/GitHub/OAC/2018_2/TrabalhoFinal/mips_multi/mux_4.vhd
source_file = 1, C:/Users/Gabriel Arimatéa/Documents/GitHub/OAC/2018_2/TrabalhoFinal/mips_multi/mux_3.vhd
source_file = 1, C:/Users/Gabriel Arimatéa/Documents/GitHub/OAC/2018_2/TrabalhoFinal/mips_multi/mux_2.vhd
source_file = 1, C:/Users/Gabriel Arimatéa/Documents/GitHub/OAC/2018_2/TrabalhoFinal/mips_multi/mips_tb.vhd
source_file = 1, C:/Users/Gabriel Arimatéa/Documents/GitHub/OAC/2018_2/TrabalhoFinal/mips_multi/mips_pkg.vhd
source_file = 1, C:/Users/Gabriel Arimatéa/Documents/GitHub/OAC/2018_2/TrabalhoFinal/mips_multi/mips_multi_tb.vhd
source_file = 1, C:/Users/Gabriel Arimatéa/Documents/GitHub/OAC/2018_2/TrabalhoFinal/mips_multi/mips_multi.vhd
source_file = 1, C:/Users/Gabriel Arimatéa/Documents/GitHub/OAC/2018_2/TrabalhoFinal/mips_multi/mips_mem.vhd
source_file = 1, C:/Users/Gabriel Arimatéa/Documents/GitHub/OAC/2018_2/TrabalhoFinal/mips_multi/mips_control.vhd
source_file = 1, C:/Users/Gabriel Arimatéa/Documents/GitHub/OAC/2018_2/TrabalhoFinal/mips_multi/extsgn.vhd
source_file = 1, C:/Users/Gabriel Arimatéa/Documents/GitHub/OAC/2018_2/TrabalhoFinal/mips_multi/clk_div.vhd
source_file = 1, C:/Users/Gabriel Arimatéa/Documents/GitHub/OAC/2018_2/TrabalhoFinal/mips_multi/breg.vhd
source_file = 1, C:/Users/Gabriel Arimatéa/Documents/GitHub/OAC/2018_2/TrabalhoFinal/mips_multi/alu_ctr.vhd
source_file = 1, mips_multi/adder.vhd
source_file = 1, C:/Users/Gabriel Arimatéa/Documents/GitHub/OAC/2018_2/TrabalhoFinal/mips_multi/mem_control.vhd
source_file = 1, C:/Users/Gabriel Arimatéa/Documents/GitHub/OAC/2018_2/TrabalhoFinal/mips_multi/mem_mips.qip
source_file = 1, C:/Users/Gabriel Arimatéa/Documents/GitHub/OAC/2018_2/TrabalhoFinal/mips_multi/mem_mips.vhd
source_file = 1, C:/Users/Gabriel Arimatéa/Documents/GitHub/OAC/2018_2/TrabalhoFinal/db/Multiclico.cbx.xml
source_file = 1, c:/altera/13.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Gabriel Arimatéa/Documents/GitHub/OAC/2018_2/TrabalhoFinal/db/altsyncram_i7h1.tdf
source_file = 1, C:/Users/Gabriel Arimatéa/Documents/GitHub/OAC/2018_2/TrabalhoFinal/mips_rom.mif
source_file = 1, C:/Users/Gabriel Arimatéa/Documents/GitHub/OAC/2018_2/TrabalhoFinal/db/altsyncram_dbi1.tdf
source_file = 1, C:/Users/Gabriel Arimatéa/Documents/GitHub/OAC/2018_2/TrabalhoFinal/db/multiciclo.ram0_breg_9a0f9e64.hdl.mif
design_name = mips_multi
instance = comp, \pc|sr_out[28]\, pc|sr_out[28], mips_multi, 1
instance = comp, \alu|tmp[3]~6\, alu|tmp[3]~6, mips_multi, 1
instance = comp, \alu|tmp[4]~8\, alu|tmp[4]~8, mips_multi, 1
instance = comp, \alu|tmp[5]~10\, alu|tmp[5]~10, mips_multi, 1
instance = comp, \alu|tmp[8]~16\, alu|tmp[8]~16, mips_multi, 1
instance = comp, \alu|tmp[12]~24\, alu|tmp[12]~24, mips_multi, 1
instance = comp, \alu|Add1~6\, alu|Add1~6, mips_multi, 1
instance = comp, \alu|Add1~8\, alu|Add1~8, mips_multi, 1
instance = comp, \alu|Add1~10\, alu|Add1~10, mips_multi, 1
instance = comp, \alu|Add1~12\, alu|Add1~12, mips_multi, 1
instance = comp, \alu|Add1~18\, alu|Add1~18, mips_multi, 1
instance = comp, \alu|Add1~24\, alu|Add1~24, mips_multi, 1
instance = comp, \alu|Add1~44\, alu|Add1~44, mips_multi, 1
instance = comp, \alu|Add1~60\, alu|Add1~60, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1|auto_generated|ram_block1a0\, bcoreg|breg32_rtl_1|auto_generated|ram_block1a0, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0|auto_generated|ram_block1a0\, bcoreg|breg32_rtl_0|auto_generated|ram_block1a0, mips_multi, 1
instance = comp, \actr|alu_ctr~3\, actr|alu_ctr~3, mips_multi, 1
instance = comp, \actr|alu_ctr[1]~10\, actr|alu_ctr[1]~10, mips_multi, 1
instance = comp, \rgA|sr_out[23]\, rgA|sr_out[23], mips_multi, 1
instance = comp, \rgA|sr_out[15]\, rgA|sr_out[15], mips_multi, 1
instance = comp, \alu|ShiftLeft0~15\, alu|ShiftLeft0~15, mips_multi, 1
instance = comp, \rgA|sr_out[6]\, rgA|sr_out[6], mips_multi, 1
instance = comp, \rgA|sr_out[11]\, rgA|sr_out[11], mips_multi, 1
instance = comp, \rgA|sr_out[7]\, rgA|sr_out[7], mips_multi, 1
instance = comp, \alu|Mux31~2\, alu|Mux31~2, mips_multi, 1
instance = comp, \mux_ulaB|m_out[27]~8\, mux_ulaB|m_out[27]~8, mips_multi, 1
instance = comp, \rgB|sr_out[13]\, rgB|sr_out[13], mips_multi, 1
instance = comp, \mux_ulaB|m_out[10]~32\, mux_ulaB|m_out[10]~32, mips_multi, 1
instance = comp, \rgB|sr_out[9]\, rgB|sr_out[9], mips_multi, 1
instance = comp, \mux_ulaB|m_out[9]~34\, mux_ulaB|m_out[9]~34, mips_multi, 1
instance = comp, \alu|ShiftRight1~14\, alu|ShiftRight1~14, mips_multi, 1
instance = comp, \alu|ShiftRight1~15\, alu|ShiftRight1~15, mips_multi, 1
instance = comp, \alu|ShiftRight1~16\, alu|ShiftRight1~16, mips_multi, 1
instance = comp, \alu|ShiftRight0~23\, alu|ShiftRight0~23, mips_multi, 1
instance = comp, \actr|alu_ctr[1]~17\, actr|alu_ctr[1]~17, mips_multi, 1
instance = comp, \alu|ShiftLeft0~23\, alu|ShiftLeft0~23, mips_multi, 1
instance = comp, \alu|ShiftLeft0~24\, alu|ShiftLeft0~24, mips_multi, 1
instance = comp, \alu|Mux30~5\, alu|Mux30~5, mips_multi, 1
instance = comp, \alu|Mux30~6\, alu|Mux30~6, mips_multi, 1
instance = comp, \alu|Mux30~8\, alu|Mux30~8, mips_multi, 1
instance = comp, \alu|Mux29~7\, alu|Mux29~7, mips_multi, 1
instance = comp, \alu|Mux29~19\, alu|Mux29~19, mips_multi, 1
instance = comp, \alu|Mux29~20\, alu|Mux29~20, mips_multi, 1
instance = comp, \alu|Mux26~6\, alu|Mux26~6, mips_multi, 1
instance = comp, \alu|Mux24~0\, alu|Mux24~0, mips_multi, 1
instance = comp, \alu|Mux23~3\, alu|Mux23~3, mips_multi, 1
instance = comp, \alu|ShiftLeft0~54\, alu|ShiftLeft0~54, mips_multi, 1
instance = comp, \alu|Mux21~2\, alu|Mux21~2, mips_multi, 1
instance = comp, \alu|ShiftRight0~84\, alu|ShiftRight0~84, mips_multi, 1
instance = comp, \alu|Mux17~2\, alu|Mux17~2, mips_multi, 1
instance = comp, \alu|ShiftLeft0~83\, alu|ShiftLeft0~83, mips_multi, 1
instance = comp, \alu|Mux16~2\, alu|Mux16~2, mips_multi, 1
instance = comp, \alu|Mux16~3\, alu|Mux16~3, mips_multi, 1
instance = comp, \alu|Mux13~2\, alu|Mux13~2, mips_multi, 1
instance = comp, \alu|a32~35\, alu|a32~35, mips_multi, 1
instance = comp, \alu|ShiftLeft0~104\, alu|ShiftLeft0~104, mips_multi, 1
instance = comp, \alu|a32~36\, alu|a32~36, mips_multi, 1
instance = comp, \alu|Mux11~2\, alu|Mux11~2, mips_multi, 1
instance = comp, \alu|ShiftLeft0~107\, alu|ShiftLeft0~107, mips_multi, 1
instance = comp, \alu|ShiftLeft0~109\, alu|ShiftLeft0~109, mips_multi, 1
instance = comp, \alu|ShiftLeft0~110\, alu|ShiftLeft0~110, mips_multi, 1
instance = comp, \alu|Mux10~14\, alu|Mux10~14, mips_multi, 1
instance = comp, \alu|Mux8~0\, alu|Mux8~0, mips_multi, 1
instance = comp, \alu|a32~39\, alu|a32~39, mips_multi, 1
instance = comp, \alu|a32~40\, alu|a32~40, mips_multi, 1
instance = comp, \alu|a32~41\, alu|a32~41, mips_multi, 1
instance = comp, \alu|Mux6~2\, alu|Mux6~2, mips_multi, 1
instance = comp, \alu|Mux6~7\, alu|Mux6~7, mips_multi, 1
instance = comp, \alu|ShiftLeft0~122\, alu|ShiftLeft0~122, mips_multi, 1
instance = comp, \alu|Mux5~0\, alu|Mux5~0, mips_multi, 1
instance = comp, \alu|Mux5~1\, alu|Mux5~1, mips_multi, 1
instance = comp, \alu|Mux5~7\, alu|Mux5~7, mips_multi, 1
instance = comp, \alu|ShiftLeft0~123\, alu|ShiftLeft0~123, mips_multi, 1
instance = comp, \alu|ShiftLeft0~124\, alu|ShiftLeft0~124, mips_multi, 1
instance = comp, \alu|Mux4~0\, alu|Mux4~0, mips_multi, 1
instance = comp, \alu|Mux4~1\, alu|Mux4~1, mips_multi, 1
instance = comp, \alu|Mux4~2\, alu|Mux4~2, mips_multi, 1
instance = comp, \alu|Mux3~4\, alu|Mux3~4, mips_multi, 1
instance = comp, \alu|Mux3~6\, alu|Mux3~6, mips_multi, 1
instance = comp, \alu|ShiftLeft0~127\, alu|ShiftLeft0~127, mips_multi, 1
instance = comp, \alu|ShiftLeft0~128\, alu|ShiftLeft0~128, mips_multi, 1
instance = comp, \alu|Mux2~5\, alu|Mux2~5, mips_multi, 1
instance = comp, \alu|Mux2~6\, alu|Mux2~6, mips_multi, 1
instance = comp, \alu|ShiftLeft0~130\, alu|ShiftLeft0~130, mips_multi, 1
instance = comp, \alu|a32~44\, alu|a32~44, mips_multi, 1
instance = comp, \alu|Mux1~8\, alu|Mux1~8, mips_multi, 1
instance = comp, \alu|Mux1~9\, alu|Mux1~9, mips_multi, 1
instance = comp, \alu|ShiftLeft0~136\, alu|ShiftLeft0~136, mips_multi, 1
instance = comp, \ctr_mips|nstate.rtype_ex_st~2\, ctr_mips|nstate.rtype_ex_st~2, mips_multi, 1
instance = comp, \ctr_mips|Mux0~1\, ctr_mips|Mux0~1, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[11]\, bcoreg|breg32_rtl_0_bypass[11], mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[3]\, bcoreg|breg32_rtl_0_bypass[3], mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[7]\, bcoreg|breg32_rtl_0_bypass[7], mips_multi, 1
instance = comp, \bcoreg|breg32~40\, bcoreg|breg32~40, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[19]\, bcoreg|breg32_rtl_1_bypass[19], mips_multi, 1
instance = comp, \bcoreg|breg32~41\, bcoreg|breg32~41, mips_multi, 1
instance = comp, \alu|Equal0~4\, alu|Equal0~4, mips_multi, 1
instance = comp, \alu|Equal0~5\, alu|Equal0~5, mips_multi, 1
instance = comp, \alu|Equal0~6\, alu|Equal0~6, mips_multi, 1
instance = comp, \ctr_mips|Equal8~0\, ctr_mips|Equal8~0, mips_multi, 1
instance = comp, \pc|sr_out~30\, pc|sr_out~30, mips_multi, 1
instance = comp, \regULA|sr_out[26]\, regULA|sr_out[26], mips_multi, 1
instance = comp, \bcoreg|regA[23]~8\, bcoreg|regA[23]~8, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[41]\, bcoreg|breg32_rtl_1_bypass[41], mips_multi, 1
instance = comp, \bcoreg|regA[15]~16\, bcoreg|regA[15]~16, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[23]\, bcoreg|breg32_rtl_1_bypass[23], mips_multi, 1
instance = comp, \bcoreg|regA[6]~17\, bcoreg|regA[6]~17, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[33]\, bcoreg|breg32_rtl_1_bypass[33], mips_multi, 1
instance = comp, \bcoreg|regA[11]~22\, bcoreg|regA[11]~22, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[25]\, bcoreg|breg32_rtl_1_bypass[25], mips_multi, 1
instance = comp, \bcoreg|regA[7]~26\, bcoreg|regA[7]~26, mips_multi, 1
instance = comp, \regULA|sr_out[31]\, regULA|sr_out[31], mips_multi, 1
instance = comp, \bcoreg|regB[13]~19\, bcoreg|regB[13]~19, mips_multi, 1
instance = comp, \bcoreg|regB[9]~23\, bcoreg|regB[9]~23, mips_multi, 1
instance = comp, \rdm|sr_out[8]\, rdm|sr_out[8], mips_multi, 1
instance = comp, \rdm|sr_out[28]\, rdm|sr_out[28], mips_multi, 1
instance = comp, \rdm|sr_out[20]\, rdm|sr_out[20], mips_multi, 1
instance = comp, \breg_data_mux|m_out[4]~5\, breg_data_mux|m_out[4]~5, mips_multi, 1
instance = comp, \rdm|sr_out[30]\, rdm|sr_out[30], mips_multi, 1
instance = comp, \rdm|sr_out[22]\, rdm|sr_out[22], mips_multi, 1
instance = comp, \breg_data_mux|m_out[6]~27\, breg_data_mux|m_out[6]~27, mips_multi, 1
instance = comp, \rdm|sr_out[29]\, rdm|sr_out[29], mips_multi, 1
instance = comp, \rdm|sr_out[5]\, rdm|sr_out[5], mips_multi, 1
instance = comp, \rdm|sr_out[21]\, rdm|sr_out[21], mips_multi, 1
instance = comp, \breg_data_mux|m_out[5]~30\, breg_data_mux|m_out[5]~30, mips_multi, 1
instance = comp, \rdm|sr_out[13]\, rdm|sr_out[13], mips_multi, 1
instance = comp, \breg_data_mux|m_out[5]~31\, breg_data_mux|m_out[5]~31, mips_multi, 1
instance = comp, \rdm|sr_out[27]\, rdm|sr_out[27], mips_multi, 1
instance = comp, \rdm|sr_out[3]\, rdm|sr_out[3], mips_multi, 1
instance = comp, \rdm|sr_out[19]\, rdm|sr_out[19], mips_multi, 1
instance = comp, \breg_data_mux|m_out[3]~41\, breg_data_mux|m_out[3]~41, mips_multi, 1
instance = comp, \rdm|sr_out[11]\, rdm|sr_out[11], mips_multi, 1
instance = comp, \breg_data_mux|m_out[3]~42\, breg_data_mux|m_out[3]~42, mips_multi, 1
instance = comp, \rdm|sr_out[26]\, rdm|sr_out[26], mips_multi, 1
instance = comp, \rdm|sr_out[18]\, rdm|sr_out[18], mips_multi, 1
instance = comp, \breg_data_mux|m_out[2]~44\, breg_data_mux|m_out[2]~44, mips_multi, 1
instance = comp, \rdm|sr_out[25]\, rdm|sr_out[25], mips_multi, 1
instance = comp, \rdm|sr_out[1]\, rdm|sr_out[1], mips_multi, 1
instance = comp, \rdm|sr_out[17]\, rdm|sr_out[17], mips_multi, 1
instance = comp, \breg_data_mux|m_out[1]~47\, breg_data_mux|m_out[1]~47, mips_multi, 1
instance = comp, \rdm|sr_out[9]\, rdm|sr_out[9], mips_multi, 1
instance = comp, \breg_data_mux|m_out[1]~48\, breg_data_mux|m_out[1]~48, mips_multi, 1
instance = comp, \alu|a32~45\, alu|a32~45, mips_multi, 1
instance = comp, \alu|Mux30~16\, alu|Mux30~16, mips_multi, 1
instance = comp, \alu|a32~46\, alu|a32~46, mips_multi, 1
instance = comp, \alu|a32~50\, alu|a32~50, mips_multi, 1
instance = comp, \alu|a32~54\, alu|a32~54, mips_multi, 1
instance = comp, \alu|a32~55\, alu|a32~55, mips_multi, 1
instance = comp, \alu|ShiftRight0~87\, alu|ShiftRight0~87, mips_multi, 1
instance = comp, \alu|a32~59\, alu|a32~59, mips_multi, 1
instance = comp, \alu|ShiftRight0~88\, alu|ShiftRight0~88, mips_multi, 1
instance = comp, \mux_store|m_out[17]~65\, mux_store|m_out[17]~65, mips_multi, 1
instance = comp, \mux_store|m_out[20]~69\, mux_store|m_out[20]~69, mips_multi, 1
instance = comp, \rdm|sr_out[26]~feeder\, rdm|sr_out[26]~feeder, mips_multi, 1
instance = comp, \rdm|sr_out[28]~feeder\, rdm|sr_out[28]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[11]~feeder\, bcoreg|breg32_rtl_0_bypass[11]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[7]~feeder\, bcoreg|breg32_rtl_0_bypass[7]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[19]~feeder\, bcoreg|breg32_rtl_1_bypass[19]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[23]~feeder\, bcoreg|breg32_rtl_1_bypass[23]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[33]~feeder\, bcoreg|breg32_rtl_1_bypass[33]~feeder, mips_multi, 1
instance = comp, \clk_rom~I\, clk_rom, mips_multi, 1
instance = comp, \clk_rom~clkctrl\, clk_rom~clkctrl, mips_multi, 1
instance = comp, \ctr_mips|pstate.decode_st~0\, ctr_mips|pstate.decode_st~0, mips_multi, 1
instance = comp, \rst~I\, rst, mips_multi, 1
instance = comp, \rst~clkctrl\, rst~clkctrl, mips_multi, 1
instance = comp, \ctr_mips|pstate.decode_st\, ctr_mips|pstate.decode_st, mips_multi, 1
instance = comp, \ir|sr_out[0]\, ir|sr_out[0], mips_multi, 1
instance = comp, \pc|sr_out[8]~22\, pc|sr_out[8]~22, mips_multi, 1
instance = comp, \ctr_mips|pstate.fetch_st~_wirecell\, ctr_mips|pstate.fetch_st~_wirecell, mips_multi, 1
instance = comp, \clk~I\, clk, mips_multi, 1
instance = comp, \clk~clkctrl\, clk~clkctrl, mips_multi, 1
instance = comp, \mux_ulaB|Equal2~0\, mux_ulaB|Equal2~0, mips_multi, 1
instance = comp, \mux_ulaB|m_out[0]~2\, mux_ulaB|m_out[0]~2, mips_multi, 1
instance = comp, \mux_ulaB|m_out[0]~3\, mux_ulaB|m_out[0]~3, mips_multi, 1
instance = comp, \alu|Add1~0\, alu|Add1~0, mips_multi, 1
instance = comp, \ctr_mips|nstate.jump_ex_st~0\, ctr_mips|nstate.jump_ex_st~0, mips_multi, 1
instance = comp, \ctr_mips|pstate.jump_ex_st\, ctr_mips|pstate.jump_ex_st, mips_multi, 1
instance = comp, \pc|sr_out~31\, pc|sr_out~31, mips_multi, 1
instance = comp, \actr|alu_ctr~9\, actr|alu_ctr~9, mips_multi, 1
instance = comp, \b_enab|byteenable[2]~14\, b_enab|byteenable[2]~14, mips_multi, 1
instance = comp, \ctr_mips|Equal2~1\, ctr_mips|Equal2~1, mips_multi, 1
instance = comp, \mux_store|m_out[3]~63\, mux_store|m_out[3]~63, mips_multi, 1
instance = comp, \mux_store|m_out[1]~21\, mux_store|m_out[1]~21, mips_multi, 1
instance = comp, \regULA|sr_out[2]\, regULA|sr_out[2], mips_multi, 1
instance = comp, \ctr_mips|pstate.ldreg_st\, ctr_mips|pstate.ldreg_st, mips_multi, 1
instance = comp, \rdm|sr_out[2]\, rdm|sr_out[2], mips_multi, 1
instance = comp, \mux_store|m_out[3]~23\, mux_store|m_out[3]~23, mips_multi, 1
instance = comp, \mux_store|m_out[4]~24\, mux_store|m_out[4]~24, mips_multi, 1
instance = comp, \mux_store|m_out[6]~26\, mux_store|m_out[6]~26, mips_multi, 1
instance = comp, \mux_store|m_out[7]~27\, mux_store|m_out[7]~27, mips_multi, 1
instance = comp, \mux_store|Equal1~0\, mux_store|Equal1~0, mips_multi, 1
instance = comp, \ctr_mips|wich_store[0]~0\, ctr_mips|wich_store[0]~0, mips_multi, 1
instance = comp, \mux_store|m_out[8]~64\, mux_store|m_out[8]~64, mips_multi, 1
instance = comp, \mux_store|m_out[8]~28\, mux_store|m_out[8]~28, mips_multi, 1
instance = comp, \mux_store|m_out[9]~29\, mux_store|m_out[9]~29, mips_multi, 1
instance = comp, \mux_ulaB|m_out[21]~14\, mux_ulaB|m_out[21]~14, mips_multi, 1
instance = comp, \actr|alu_ctr~4\, actr|alu_ctr~4, mips_multi, 1
instance = comp, \actr|alu_ctr~11\, actr|alu_ctr~11, mips_multi, 1
instance = comp, \actr|alu_ctr~12\, actr|alu_ctr~12, mips_multi, 1
instance = comp, \actr|alu_ctr~5\, actr|alu_ctr~5, mips_multi, 1
instance = comp, \actr|alu_ctr[1]~6\, actr|alu_ctr[1]~6, mips_multi, 1
instance = comp, \actr|alu_ctr[1]~7\, actr|alu_ctr[1]~7, mips_multi, 1
instance = comp, \actr|alu_ctr[1]~13\, actr|alu_ctr[1]~13, mips_multi, 1
instance = comp, \actr|alu_ctr[1]~14\, actr|alu_ctr[1]~14, mips_multi, 1
instance = comp, \alu|Mux14~8\, alu|Mux14~8, mips_multi, 1
instance = comp, \alu|Mux29~2\, alu|Mux29~2, mips_multi, 1
instance = comp, \actr|alu_ctr[1]~24\, actr|alu_ctr[1]~24, mips_multi, 1
instance = comp, \alu|Mux29~5\, alu|Mux29~5, mips_multi, 1
instance = comp, \alu|Mux14~6\, alu|Mux14~6, mips_multi, 1
instance = comp, \ctr_mips|WideOr0\, ctr_mips|WideOr0, mips_multi, 1
instance = comp, \mux_ulaB|m_out[23]~12\, mux_ulaB|m_out[23]~12, mips_multi, 1
instance = comp, \alu|Mux8~6\, alu|Mux8~6, mips_multi, 1
instance = comp, \mux_ulaB|m_out[1]~48\, mux_ulaB|m_out[1]~48, mips_multi, 1
instance = comp, \alu|tmp[0]~0\, alu|tmp[0]~0, mips_multi, 1
instance = comp, \alu|tmp[1]~2\, alu|tmp[1]~2, mips_multi, 1
instance = comp, \alu|Mux30~7\, alu|Mux30~7, mips_multi, 1
instance = comp, \pc|sr_out[5]~25\, pc|sr_out[5]~25, mips_multi, 1
instance = comp, \alu|Mux9~11\, alu|Mux9~11, mips_multi, 1
instance = comp, \pc|sr_out~32\, pc|sr_out~32, mips_multi, 1
instance = comp, \pc|sr_out[1]\, pc|sr_out[1], mips_multi, 1
instance = comp, \mux_ulaA|m_out[1]~30\, mux_ulaA|m_out[1]~30, mips_multi, 1
instance = comp, \mux_ulaB|m_out[18]~17\, mux_ulaB|m_out[18]~17, mips_multi, 1
instance = comp, \mux_ulaB|m_out[2]~19\, mux_ulaB|m_out[2]~19, mips_multi, 1
instance = comp, \mux_ulaB|m_out[17]~20\, mux_ulaB|m_out[17]~20, mips_multi, 1
instance = comp, \alu|ShiftLeft0~98\, alu|ShiftLeft0~98, mips_multi, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, mips_multi, 1
instance = comp, \rdm|sr_out[15]\, rdm|sr_out[15], mips_multi, 1
instance = comp, \rdm|sr_out[31]~feeder\, rdm|sr_out[31]~feeder, mips_multi, 1
instance = comp, \rdm|sr_out[31]\, rdm|sr_out[31], mips_multi, 1
instance = comp, \mux_store|m_out[13]~33\, mux_store|m_out[13]~33, mips_multi, 1
instance = comp, \mux_ulaB|m_out[16]~21\, mux_ulaB|m_out[16]~21, mips_multi, 1
instance = comp, \alu|ShiftRight1~11\, alu|ShiftRight1~11, mips_multi, 1
instance = comp, \mux_ulaB|m_out[14]~24\, mux_ulaB|m_out[14]~24, mips_multi, 1
instance = comp, \mux_ulaB|m_out[14]~25\, mux_ulaB|m_out[14]~25, mips_multi, 1
instance = comp, \alu|ShiftRight1~43\, alu|ShiftRight1~43, mips_multi, 1
instance = comp, \alu|ShiftRight1~44\, alu|ShiftRight1~44, mips_multi, 1
instance = comp, \alu|ShiftRight0~73\, alu|ShiftRight0~73, mips_multi, 1
instance = comp, \ir|sr_out[21]~feeder\, ir|sr_out[21]~feeder, mips_multi, 1
instance = comp, \ir|sr_out[21]\, ir|sr_out[21], mips_multi, 1
instance = comp, \breg_data_mux|m_out[15]~25\, breg_data_mux|m_out[15]~25, mips_multi, 1
instance = comp, \breg_data_mux|m_out[8]~39\, breg_data_mux|m_out[8]~39, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[27]~feeder\, bcoreg|breg32_rtl_1_bypass[27]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[27]\, bcoreg|breg32_rtl_1_bypass[27], mips_multi, 1
instance = comp, \bcoreg|regB[8]~24\, bcoreg|regB[8]~24, mips_multi, 1
instance = comp, \rgB|sr_out[8]\, rgB|sr_out[8], mips_multi, 1
instance = comp, \mux_store|m_out[24]~45\, mux_store|m_out[24]~45, mips_multi, 1
instance = comp, \actr|alu_ctr~23\, actr|alu_ctr~23, mips_multi, 1
instance = comp, \mux_store|m_out[24]~46\, mux_store|m_out[24]~46, mips_multi, 1
instance = comp, \mux_store|m_out[24]~47\, mux_store|m_out[24]~47, mips_multi, 1
instance = comp, \mux_store|m_out[24]~48\, mux_store|m_out[24]~48, mips_multi, 1
instance = comp, \breg_data_mux|m_out[7]~40\, breg_data_mux|m_out[7]~40, mips_multi, 1
instance = comp, \breg_data_mux|m_out[9]~38\, breg_data_mux|m_out[9]~38, mips_multi, 1
instance = comp, \alu|ShiftRight1~32\, alu|ShiftRight1~32, mips_multi, 1
instance = comp, \alu|ShiftRight1~31\, alu|ShiftRight1~31, mips_multi, 1
instance = comp, \alu|ShiftRight1~33\, alu|ShiftRight1~33, mips_multi, 1
instance = comp, \alu|ShiftRight0~52\, alu|ShiftRight0~52, mips_multi, 1
instance = comp, \b_enab|byteenable[1]~9\, b_enab|byteenable[1]~9, mips_multi, 1
instance = comp, \b_enab|byteenable[1]~10\, b_enab|byteenable[1]~10, mips_multi, 1
instance = comp, \mem|altsyncram_component|auto_generated|ram_block1a0\, mem|altsyncram_component|auto_generated|ram_block1a0, mips_multi, 1
instance = comp, \ir|sr_out[13]\, ir|sr_out[13], mips_multi, 1
instance = comp, \mux_ulaB|m_out[13]~26\, mux_ulaB|m_out[13]~26, mips_multi, 1
instance = comp, \mux_ulaB|m_out[13]~27\, mux_ulaB|m_out[13]~27, mips_multi, 1
instance = comp, \ir|sr_out[9]\, ir|sr_out[9], mips_multi, 1
instance = comp, \mux_ulaB|m_out[11]~30\, mux_ulaB|m_out[11]~30, mips_multi, 1
instance = comp, \mux_ulaB|m_out[11]~31\, mux_ulaB|m_out[11]~31, mips_multi, 1
instance = comp, \alu|ShiftRight1~46\, alu|ShiftRight1~46, mips_multi, 1
instance = comp, \ir|sr_out[8]\, ir|sr_out[8], mips_multi, 1
instance = comp, \mux_ulaB|m_out[10]~33\, mux_ulaB|m_out[10]~33, mips_multi, 1
instance = comp, \ir|sr_out[12]\, ir|sr_out[12], mips_multi, 1
instance = comp, \mux_ulaB|m_out[12]~28\, mux_ulaB|m_out[12]~28, mips_multi, 1
instance = comp, \mux_ulaB|m_out[12]~29\, mux_ulaB|m_out[12]~29, mips_multi, 1
instance = comp, \alu|ShiftRight1~45\, alu|ShiftRight1~45, mips_multi, 1
instance = comp, \alu|ShiftRight1~47\, alu|ShiftRight1~47, mips_multi, 1
instance = comp, \alu|ShiftRight0~53\, alu|ShiftRight0~53, mips_multi, 1
instance = comp, \alu|Mux21~10\, alu|Mux21~10, mips_multi, 1
instance = comp, \alu|Mux29~3\, alu|Mux29~3, mips_multi, 1
instance = comp, \alu|Mux29~4\, alu|Mux29~4, mips_multi, 1
instance = comp, \mux_ulaB|m_out[2]~49\, mux_ulaB|m_out[2]~49, mips_multi, 1
instance = comp, \mux_ulaB|m_out[2]~50\, mux_ulaB|m_out[2]~50, mips_multi, 1
instance = comp, \alu|ShiftLeft0~26\, alu|ShiftLeft0~26, mips_multi, 1
instance = comp, \alu|ShiftLeft0~27\, alu|ShiftLeft0~27, mips_multi, 1
instance = comp, \mux_store|m_out[26]~51\, mux_store|m_out[26]~51, mips_multi, 1
instance = comp, \breg_data_mux|m_out[26]~14\, breg_data_mux|m_out[26]~14, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[63]\, bcoreg|breg32_rtl_1_bypass[63], mips_multi, 1
instance = comp, \bcoreg|regB[26]~6\, bcoreg|regB[26]~6, mips_multi, 1
instance = comp, \rgB|sr_out[26]\, rgB|sr_out[26], mips_multi, 1
instance = comp, \mux_store|m_out[26]~52\, mux_store|m_out[26]~52, mips_multi, 1
instance = comp, \alu|ShiftRight1~10\, alu|ShiftRight1~10, mips_multi, 1
instance = comp, \alu|ShiftRight1~29\, alu|ShiftRight1~29, mips_multi, 1
instance = comp, \alu|ShiftRight1~48\, alu|ShiftRight1~48, mips_multi, 1
instance = comp, \alu|ShiftRight1~12\, alu|ShiftRight1~12, mips_multi, 1
instance = comp, \alu|ShiftRight1~49\, alu|ShiftRight1~49, mips_multi, 1
instance = comp, \alu|ShiftRight0~57\, alu|ShiftRight0~57, mips_multi, 1
instance = comp, \alu|Mux20~10\, alu|Mux20~10, mips_multi, 1
instance = comp, \alu|ShiftLeft0~22\, alu|ShiftLeft0~22, mips_multi, 1
instance = comp, \alu|ShiftLeft0~29\, alu|ShiftLeft0~29, mips_multi, 1
instance = comp, \alu|ShiftLeft0~44\, alu|ShiftLeft0~44, mips_multi, 1
instance = comp, \alu|ShiftLeft0~61\, alu|ShiftLeft0~61, mips_multi, 1
instance = comp, \alu|ShiftRight0~32\, alu|ShiftRight0~32, mips_multi, 1
instance = comp, \alu|ShiftLeft0~62\, alu|ShiftLeft0~62, mips_multi, 1
instance = comp, \mux_ulaB|m_out[5]~42\, mux_ulaB|m_out[5]~42, mips_multi, 1
instance = comp, \mux_ulaB|m_out[5]~43\, mux_ulaB|m_out[5]~43, mips_multi, 1
instance = comp, \alu|ShiftLeft0~46\, alu|ShiftLeft0~46, mips_multi, 1
instance = comp, \alu|ShiftLeft0~45\, alu|ShiftLeft0~45, mips_multi, 1
instance = comp, \alu|ShiftLeft0~143\, alu|ShiftLeft0~143, mips_multi, 1
instance = comp, \alu|ShiftLeft0~63\, alu|ShiftLeft0~63, mips_multi, 1
instance = comp, \pc|sr_out[11]~19\, pc|sr_out[11]~19, mips_multi, 1
instance = comp, \pc|sr_out[11]\, pc|sr_out[11], mips_multi, 1
instance = comp, \mux_ulaA|m_out[11]~22\, mux_ulaA|m_out[11]~22, mips_multi, 1
instance = comp, \alu|Mux29~14\, alu|Mux29~14, mips_multi, 1
instance = comp, \alu|Mux20~7\, alu|Mux20~7, mips_multi, 1
instance = comp, \alu|ShiftRight0~19\, alu|ShiftRight0~19, mips_multi, 1
instance = comp, \alu|ShiftRight0~20\, alu|ShiftRight0~20, mips_multi, 1
instance = comp, \breg_data_mux|m_out[13]~34\, breg_data_mux|m_out[13]~34, mips_multi, 1
instance = comp, \pc|sr_out[15]~15\, pc|sr_out[15]~15, mips_multi, 1
instance = comp, \pc|sr_out[15]\, pc|sr_out[15], mips_multi, 1
instance = comp, \mux_ulaA|m_out[15]~16\, mux_ulaA|m_out[15]~16, mips_multi, 1
instance = comp, \regULA|sr_out[28]\, regULA|sr_out[28], mips_multi, 1
instance = comp, \breg_data_mux|m_out[28]~12\, breg_data_mux|m_out[28]~12, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[67]~feeder\, bcoreg|breg32_rtl_1_bypass[67]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[67]\, bcoreg|breg32_rtl_1_bypass[67], mips_multi, 1
instance = comp, \bcoreg|regB[28]~4\, bcoreg|regB[28]~4, mips_multi, 1
instance = comp, \rgB|sr_out[28]\, rgB|sr_out[28], mips_multi, 1
instance = comp, \mux_store|m_out[28]~55\, mux_store|m_out[28]~55, mips_multi, 1
instance = comp, \mux_store|m_out[28]~56\, mux_store|m_out[28]~56, mips_multi, 1
instance = comp, \breg_data_mux|m_out[29]~11\, breg_data_mux|m_out[29]~11, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[69]\, bcoreg|breg32_rtl_1_bypass[69], mips_multi, 1
instance = comp, \bcoreg|regB[29]~3\, bcoreg|regB[29]~3, mips_multi, 1
instance = comp, \rgB|sr_out[29]\, rgB|sr_out[29], mips_multi, 1
instance = comp, \mux_store|m_out[29]~57\, mux_store|m_out[29]~57, mips_multi, 1
instance = comp, \mux_store|m_out[29]~58\, mux_store|m_out[29]~58, mips_multi, 1
instance = comp, \mux_store|m_out[30]~59\, mux_store|m_out[30]~59, mips_multi, 1
instance = comp, \mux_store|m_out[30]~60\, mux_store|m_out[30]~60, mips_multi, 1
instance = comp, \mux_store|m_out[31]~61\, mux_store|m_out[31]~61, mips_multi, 1
instance = comp, \mux_store|m_out[31]~62\, mux_store|m_out[31]~62, mips_multi, 1
instance = comp, \actr|alu_ctr~22\, actr|alu_ctr~22, mips_multi, 1
instance = comp, \b_enab|byteenable[3]~11\, b_enab|byteenable[3]~11, mips_multi, 1
instance = comp, \b_enab|byteenable[3]~12\, b_enab|byteenable[3]~12, mips_multi, 1
instance = comp, \mem|altsyncram_component|auto_generated|ram_block1a16\, mem|altsyncram_component|auto_generated|ram_block1a16, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[43]\, bcoreg|breg32_rtl_1_bypass[43], mips_multi, 1
instance = comp, \alu|ShiftLeft0~70\, alu|ShiftLeft0~70, mips_multi, 1
instance = comp, \alu|ShiftLeft0~69\, alu|ShiftLeft0~69, mips_multi, 1
instance = comp, \alu|ShiftLeft0~100\, alu|ShiftLeft0~100, mips_multi, 1
instance = comp, \pc|sr_out[3]~1\, pc|sr_out[3]~1, mips_multi, 1
instance = comp, \pc|sr_out[3]\, pc|sr_out[3], mips_multi, 1
instance = comp, \alu|ShiftLeft0~140\, alu|ShiftLeft0~140, mips_multi, 1
instance = comp, \alu|ShiftLeft0~28\, alu|ShiftLeft0~28, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[47]\, bcoreg|breg32_rtl_1_bypass[47], mips_multi, 1
instance = comp, \mux_ulaB|m_out[19]~16\, mux_ulaB|m_out[19]~16, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[49]~feeder\, bcoreg|breg32_rtl_1_bypass[49]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[49]\, bcoreg|breg32_rtl_1_bypass[49], mips_multi, 1
instance = comp, \bcoreg|regA[19]~12\, bcoreg|regA[19]~12, mips_multi, 1
instance = comp, \rgA|sr_out[19]\, rgA|sr_out[19], mips_multi, 1
instance = comp, \mux_ulaA|m_out[19]~12\, mux_ulaA|m_out[19]~12, mips_multi, 1
instance = comp, \alu|ShiftLeft0~30\, alu|ShiftLeft0~30, mips_multi, 1
instance = comp, \pc|sr_out[4]~2\, pc|sr_out[4]~2, mips_multi, 1
instance = comp, \pc|sr_out[4]\, pc|sr_out[4], mips_multi, 1
instance = comp, \mux_ulaA|m_out[4]~0\, mux_ulaA|m_out[4]~0, mips_multi, 1
instance = comp, \alu|ShiftLeft0~21\, alu|ShiftLeft0~21, mips_multi, 1
instance = comp, \alu|Mux10~11\, alu|Mux10~11, mips_multi, 1
instance = comp, \alu|Mux10~21\, alu|Mux10~21, mips_multi, 1
instance = comp, \alu|Mux12~0\, alu|Mux12~0, mips_multi, 1
instance = comp, \alu|ShiftLeft0~101\, alu|ShiftLeft0~101, mips_multi, 1
instance = comp, \alu|ShiftLeft0~102\, alu|ShiftLeft0~102, mips_multi, 1
instance = comp, \alu|ShiftLeft0~103\, alu|ShiftLeft0~103, mips_multi, 1
instance = comp, \alu|Mux12~1\, alu|Mux12~1, mips_multi, 1
instance = comp, \alu|Mux29~9\, alu|Mux29~9, mips_multi, 1
instance = comp, \alu|Mux12~2\, alu|Mux12~2, mips_multi, 1
instance = comp, \pc|sr_out[18]~12\, pc|sr_out[18]~12, mips_multi, 1
instance = comp, \ir|sr_out[16]\, ir|sr_out[16], mips_multi, 1
instance = comp, \pc|sr_out[18]\, pc|sr_out[18], mips_multi, 1
instance = comp, \mux_ulaA|m_out[18]~13\, mux_ulaA|m_out[18]~13, mips_multi, 1
instance = comp, \alu|Add1~30\, alu|Add1~30, mips_multi, 1
instance = comp, \alu|Add1~32\, alu|Add1~32, mips_multi, 1
instance = comp, \alu|Add1~34\, alu|Add1~34, mips_multi, 1
instance = comp, \alu|Add1~36\, alu|Add1~36, mips_multi, 1
instance = comp, \alu|Add1~38\, alu|Add1~38, mips_multi, 1
instance = comp, \alu|Mux10~9\, alu|Mux10~9, mips_multi, 1
instance = comp, \alu|Mux12~3\, alu|Mux12~3, mips_multi, 1
instance = comp, \pc|sr_out[12]~18\, pc|sr_out[12]~18, mips_multi, 1
instance = comp, \ir|sr_out[10]\, ir|sr_out[10], mips_multi, 1
instance = comp, \pc|sr_out[12]\, pc|sr_out[12], mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[35]\, bcoreg|breg32_rtl_1_bypass[35], mips_multi, 1
instance = comp, \bcoreg|regA[12]~21\, bcoreg|regA[12]~21, mips_multi, 1
instance = comp, \rgA|sr_out[12]\, rgA|sr_out[12], mips_multi, 1
instance = comp, \mux_ulaA|m_out[12]~21\, mux_ulaA|m_out[12]~21, mips_multi, 1
instance = comp, \ir|sr_out[7]\, ir|sr_out[7], mips_multi, 1
instance = comp, \mux_ulaB|m_out[9]~35\, mux_ulaB|m_out[9]~35, mips_multi, 1
instance = comp, \mux_ulaB|m_out[8]~36\, mux_ulaB|m_out[8]~36, mips_multi, 1
instance = comp, \mux_ulaB|m_out[8]~37\, mux_ulaB|m_out[8]~37, mips_multi, 1
instance = comp, \mux_ulaA|m_out[7]~26\, mux_ulaA|m_out[7]~26, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[51]~feeder\, bcoreg|breg32_rtl_1_bypass[51]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[51]\, bcoreg|breg32_rtl_1_bypass[51], mips_multi, 1
instance = comp, \bcoreg|regA[20]~11\, bcoreg|regA[20]~11, mips_multi, 1
instance = comp, \rgA|sr_out[20]\, rgA|sr_out[20], mips_multi, 1
instance = comp, \mux_ulaA|m_out[20]~11\, mux_ulaA|m_out[20]~11, mips_multi, 1
instance = comp, \mux_ulaB|m_out[31]~4\, mux_ulaB|m_out[31]~4, mips_multi, 1
instance = comp, \alu|ShiftRight0~59\, alu|ShiftRight0~59, mips_multi, 1
instance = comp, \alu|ShiftRight0~11\, alu|ShiftRight0~11, mips_multi, 1
instance = comp, \alu|ShiftRight0~12\, alu|ShiftRight0~12, mips_multi, 1
instance = comp, \alu|ShiftRight0~13\, alu|ShiftRight0~13, mips_multi, 1
instance = comp, \alu|ShiftRight0~60\, alu|ShiftRight0~60, mips_multi, 1
instance = comp, \alu|ShiftRight0~61\, alu|ShiftRight0~61, mips_multi, 1
instance = comp, \alu|ShiftRight1~63\, alu|ShiftRight1~63, mips_multi, 1
instance = comp, \alu|ShiftRight1~64\, alu|ShiftRight1~64, mips_multi, 1
instance = comp, \alu|Add1~40\, alu|Add1~40, mips_multi, 1
instance = comp, \alu|Mux11~3\, alu|Mux11~3, mips_multi, 1
instance = comp, \alu|Mux7~12\, alu|Mux7~12, mips_multi, 1
instance = comp, \alu|ShiftLeft0~84\, alu|ShiftLeft0~84, mips_multi, 1
instance = comp, \alu|ShiftLeft0~64\, alu|ShiftLeft0~64, mips_multi, 1
instance = comp, \alu|ShiftLeft0~65\, alu|ShiftLeft0~65, mips_multi, 1
instance = comp, \alu|ShiftLeft0~86\, alu|ShiftLeft0~86, mips_multi, 1
instance = comp, \alu|Mux7~2\, alu|Mux7~2, mips_multi, 1
instance = comp, \alu|ShiftLeft0~105\, alu|ShiftLeft0~105, mips_multi, 1
instance = comp, \alu|ShiftLeft0~117\, alu|ShiftLeft0~117, mips_multi, 1
instance = comp, \alu|ShiftLeft0~114\, alu|ShiftLeft0~114, mips_multi, 1
instance = comp, \alu|ShiftLeft0~118\, alu|ShiftLeft0~118, mips_multi, 1
instance = comp, \alu|Mux7~3\, alu|Mux7~3, mips_multi, 1
instance = comp, \alu|ShiftLeft0~31\, alu|ShiftLeft0~31, mips_multi, 1
instance = comp, \alu|ShiftLeft0~32\, alu|ShiftLeft0~32, mips_multi, 1
instance = comp, \alu|ShiftLeft0~51\, alu|ShiftLeft0~51, mips_multi, 1
instance = comp, \alu|ShiftLeft0~52\, alu|ShiftLeft0~52, mips_multi, 1
instance = comp, \alu|Mux7~4\, alu|Mux7~4, mips_multi, 1
instance = comp, \alu|ShiftLeft0~119\, alu|ShiftLeft0~119, mips_multi, 1
instance = comp, \alu|ShiftLeft0~120\, alu|ShiftLeft0~120, mips_multi, 1
instance = comp, \alu|Mux6~0\, alu|Mux6~0, mips_multi, 1
instance = comp, \alu|ShiftLeft0~53\, alu|ShiftLeft0~53, mips_multi, 1
instance = comp, \alu|ShiftLeft0~35\, alu|ShiftLeft0~35, mips_multi, 1
instance = comp, \mux_ulaB|m_out[3]~46\, mux_ulaB|m_out[3]~46, mips_multi, 1
instance = comp, \mux_ulaB|m_out[3]~47\, mux_ulaB|m_out[3]~47, mips_multi, 1
instance = comp, \alu|ShiftLeft0~36\, alu|ShiftLeft0~36, mips_multi, 1
instance = comp, \alu|ShiftLeft0~37\, alu|ShiftLeft0~37, mips_multi, 1
instance = comp, \alu|ShiftLeft0~55\, alu|ShiftLeft0~55, mips_multi, 1
instance = comp, \alu|ShiftLeft0~43\, alu|ShiftLeft0~43, mips_multi, 1
instance = comp, \alu|ShiftLeft0~56\, alu|ShiftLeft0~56, mips_multi, 1
instance = comp, \alu|Mux6~1\, alu|Mux6~1, mips_multi, 1
instance = comp, \alu|ShiftRight1~23\, alu|ShiftRight1~23, mips_multi, 1
instance = comp, \alu|ShiftRight0~44\, alu|ShiftRight0~44, mips_multi, 1
instance = comp, \alu|ShiftRight0~45\, alu|ShiftRight0~45, mips_multi, 1
instance = comp, \pc|sr_out[27]~3\, pc|sr_out[27]~3, mips_multi, 1
instance = comp, \ir|sr_out[25]~feeder\, ir|sr_out[25]~feeder, mips_multi, 1
instance = comp, \ir|sr_out[25]\, ir|sr_out[25], mips_multi, 1
instance = comp, \pc|sr_out[27]\, pc|sr_out[27], mips_multi, 1
instance = comp, \mux_ulaB|m_out[30]~5\, mux_ulaB|m_out[30]~5, mips_multi, 1
instance = comp, \alu|Mux2~14\, alu|Mux2~14, mips_multi, 1
instance = comp, \mux_ulaB|m_out[29]~6\, mux_ulaB|m_out[29]~6, mips_multi, 1
instance = comp, \alu|Mux2~15\, alu|Mux2~15, mips_multi, 1
instance = comp, \alu|Mux2~4\, alu|Mux2~4, mips_multi, 1
instance = comp, \alu|Mux2~7\, alu|Mux2~7, mips_multi, 1
instance = comp, \alu|ShiftLeft0~71\, alu|ShiftLeft0~71, mips_multi, 1
instance = comp, \alu|ShiftLeft0~72\, alu|ShiftLeft0~72, mips_multi, 1
instance = comp, \alu|ShiftLeft0~68\, alu|ShiftLeft0~68, mips_multi, 1
instance = comp, \alu|ShiftLeft0~73\, alu|ShiftLeft0~73, mips_multi, 1
instance = comp, \alu|Mux2~8\, alu|Mux2~8, mips_multi, 1
instance = comp, \mux_ulaB|m_out[28]~7\, mux_ulaB|m_out[28]~7, mips_multi, 1
instance = comp, \mux_ulaA|m_out[27]~4\, mux_ulaA|m_out[27]~4, mips_multi, 1
instance = comp, \mux_ulaB|m_out[26]~9\, mux_ulaB|m_out[26]~9, mips_multi, 1
instance = comp, \pc|sr_out[25]~5\, pc|sr_out[25]~5, mips_multi, 1
instance = comp, \pc|sr_out[25]\, pc|sr_out[25], mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[61]\, bcoreg|breg32_rtl_1_bypass[61], mips_multi, 1
instance = comp, \bcoreg|regA[25]~6\, bcoreg|regA[25]~6, mips_multi, 1
instance = comp, \rgA|sr_out[25]~feeder\, rgA|sr_out[25]~feeder, mips_multi, 1
instance = comp, \rgA|sr_out[25]\, rgA|sr_out[25], mips_multi, 1
instance = comp, \mux_ulaA|m_out[25]~6\, mux_ulaA|m_out[25]~6, mips_multi, 1
instance = comp, \mux_ulaB|m_out[22]~13\, mux_ulaB|m_out[22]~13, mips_multi, 1
instance = comp, \alu|tmp[19]~38\, alu|tmp[19]~38, mips_multi, 1
instance = comp, \alu|tmp[20]~40\, alu|tmp[20]~40, mips_multi, 1
instance = comp, \alu|tmp[21]~42\, alu|tmp[21]~42, mips_multi, 1
instance = comp, \alu|tmp[22]~44\, alu|tmp[22]~44, mips_multi, 1
instance = comp, \alu|tmp[23]~46\, alu|tmp[23]~46, mips_multi, 1
instance = comp, \alu|tmp[24]~48\, alu|tmp[24]~48, mips_multi, 1
instance = comp, \alu|tmp[25]~50\, alu|tmp[25]~50, mips_multi, 1
instance = comp, \alu|tmp[26]~52\, alu|tmp[26]~52, mips_multi, 1
instance = comp, \alu|tmp[27]~54\, alu|tmp[27]~54, mips_multi, 1
instance = comp, \alu|tmp[28]~56\, alu|tmp[28]~56, mips_multi, 1
instance = comp, \alu|tmp[29]~58\, alu|tmp[29]~58, mips_multi, 1
instance = comp, \alu|Mux2~9\, alu|Mux2~9, mips_multi, 1
instance = comp, \alu|ShiftRight1~25\, alu|ShiftRight1~25, mips_multi, 1
instance = comp, \alu|ShiftRight1~71\, alu|ShiftRight1~71, mips_multi, 1
instance = comp, \breg_data_mux|m_out[31]~50\, breg_data_mux|m_out[31]~50, mips_multi, 1
instance = comp, \bcoreg|regA[28]~3\, bcoreg|regA[28]~3, mips_multi, 1
instance = comp, \rgA|sr_out[28]\, rgA|sr_out[28], mips_multi, 1
instance = comp, \mux_ulaA|m_out[28]~3\, mux_ulaA|m_out[28]~3, mips_multi, 1
instance = comp, \mux_ulaB|m_out[25]~10\, mux_ulaB|m_out[25]~10, mips_multi, 1
instance = comp, \pc|sr_out[22]~8\, pc|sr_out[22]~8, mips_multi, 1
instance = comp, \ir|sr_out[20]\, ir|sr_out[20], mips_multi, 1
instance = comp, \pc|sr_out[22]\, pc|sr_out[22], mips_multi, 1
instance = comp, \bcoreg|regA[22]~9\, bcoreg|regA[22]~9, mips_multi, 1
instance = comp, \rgA|sr_out[22]\, rgA|sr_out[22], mips_multi, 1
instance = comp, \mux_ulaA|m_out[22]~9\, mux_ulaA|m_out[22]~9, mips_multi, 1
instance = comp, \alu|Add1~42\, alu|Add1~42, mips_multi, 1
instance = comp, \alu|Add1~46\, alu|Add1~46, mips_multi, 1
instance = comp, \alu|Add1~48\, alu|Add1~48, mips_multi, 1
instance = comp, \alu|Add1~50\, alu|Add1~50, mips_multi, 1
instance = comp, \alu|Add1~52\, alu|Add1~52, mips_multi, 1
instance = comp, \alu|Add1~54\, alu|Add1~54, mips_multi, 1
instance = comp, \alu|Add1~56\, alu|Add1~56, mips_multi, 1
instance = comp, \alu|Add1~58\, alu|Add1~58, mips_multi, 1
instance = comp, \alu|Mux2~10\, alu|Mux2~10, mips_multi, 1
instance = comp, \alu|Mux2~11\, alu|Mux2~11, mips_multi, 1
instance = comp, \alu|Mux2~12\, alu|Mux2~12, mips_multi, 1
instance = comp, \alu|Mux2~13\, alu|Mux2~13, mips_multi, 1
instance = comp, \regULA|sr_out[29]\, regULA|sr_out[29], mips_multi, 1
instance = comp, \pc|sr_out~29\, pc|sr_out~29, mips_multi, 1
instance = comp, \pc|sr_out[31]~28\, pc|sr_out[31]~28, mips_multi, 1
instance = comp, \pc|sr_out[29]\, pc|sr_out[29], mips_multi, 1
instance = comp, \bcoreg|regA[29]~2\, bcoreg|regA[29]~2, mips_multi, 1
instance = comp, \rgA|sr_out[29]\, rgA|sr_out[29], mips_multi, 1
instance = comp, \mux_ulaA|m_out[29]~2\, mux_ulaA|m_out[29]~2, mips_multi, 1
instance = comp, \alu|tmp[30]~60\, alu|tmp[30]~60, mips_multi, 1
instance = comp, \alu|Mux1~4\, alu|Mux1~4, mips_multi, 1
instance = comp, \alu|ShiftRight0~10\, alu|ShiftRight0~10, mips_multi, 1
instance = comp, \alu|Mux1~5\, alu|Mux1~5, mips_multi, 1
instance = comp, \pc|sr_out~27\, pc|sr_out~27, mips_multi, 1
instance = comp, \pc|sr_out[30]\, pc|sr_out[30], mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[71]~feeder\, bcoreg|breg32_rtl_1_bypass[71]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[71]\, bcoreg|breg32_rtl_1_bypass[71], mips_multi, 1
instance = comp, \bcoreg|regA[30]~1\, bcoreg|regA[30]~1, mips_multi, 1
instance = comp, \rgA|sr_out[30]\, rgA|sr_out[30], mips_multi, 1
instance = comp, \mux_ulaA|m_out[30]~1\, mux_ulaA|m_out[30]~1, mips_multi, 1
instance = comp, \alu|Mux1~6\, alu|Mux1~6, mips_multi, 1
instance = comp, \alu|Mux1~11\, alu|Mux1~11, mips_multi, 1
instance = comp, \alu|Mux1~7\, alu|Mux1~7, mips_multi, 1
instance = comp, \alu|Mux1~2\, alu|Mux1~2, mips_multi, 1
instance = comp, \alu|ShiftLeft0~131\, alu|ShiftLeft0~131, mips_multi, 1
instance = comp, \alu|ShiftLeft0~121\, alu|ShiftLeft0~121, mips_multi, 1
instance = comp, \alu|ShiftLeft0~129\, alu|ShiftLeft0~129, mips_multi, 1
instance = comp, \alu|ShiftLeft0~132\, alu|ShiftLeft0~132, mips_multi, 1
instance = comp, \alu|ShiftLeft0~133\, alu|ShiftLeft0~133, mips_multi, 1
instance = comp, \alu|ShiftRight0~22\, alu|ShiftRight0~22, mips_multi, 1
instance = comp, \alu|ShiftLeft0~74\, alu|ShiftLeft0~74, mips_multi, 1
instance = comp, \alu|ShiftLeft0~75\, alu|ShiftLeft0~75, mips_multi, 1
instance = comp, \alu|ShiftLeft0~76\, alu|ShiftLeft0~76, mips_multi, 1
instance = comp, \alu|ShiftLeft0~77\, alu|ShiftLeft0~77, mips_multi, 1
instance = comp, \alu|ShiftLeft0~78\, alu|ShiftLeft0~78, mips_multi, 1
instance = comp, \alu|ShiftLeft0~134\, alu|ShiftLeft0~134, mips_multi, 1
instance = comp, \alu|Mux1~3\, alu|Mux1~3, mips_multi, 1
instance = comp, \alu|Mux1~10\, alu|Mux1~10, mips_multi, 1
instance = comp, \regULA|sr_out[30]\, regULA|sr_out[30], mips_multi, 1
instance = comp, \breg_data_mux|m_out[30]~10\, breg_data_mux|m_out[30]~10, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[65]\, bcoreg|breg32_rtl_1_bypass[65], mips_multi, 1
instance = comp, \bcoreg|regA[27]~4\, bcoreg|regA[27]~4, mips_multi, 1
instance = comp, \rgA|sr_out[27]\, rgA|sr_out[27], mips_multi, 1
instance = comp, \alu|a32~43\, alu|a32~43, mips_multi, 1
instance = comp, \alu|Mux4~7\, alu|Mux4~7, mips_multi, 1
instance = comp, \alu|ShiftRight1~53\, alu|ShiftRight1~53, mips_multi, 1
instance = comp, \alu|ShiftRight1~51\, alu|ShiftRight1~51, mips_multi, 1
instance = comp, \alu|ShiftRight1~50\, alu|ShiftRight1~50, mips_multi, 1
instance = comp, \alu|ShiftRight1~52\, alu|ShiftRight1~52, mips_multi, 1
instance = comp, \alu|ShiftRight1~54\, alu|ShiftRight1~54, mips_multi, 1
instance = comp, \alu|ShiftRight1~76\, alu|ShiftRight1~76, mips_multi, 1
instance = comp, \alu|Mux4~3\, alu|Mux4~3, mips_multi, 1
instance = comp, \alu|Mux4~4\, alu|Mux4~4, mips_multi, 1
instance = comp, \alu|Mux4~5\, alu|Mux4~5, mips_multi, 1
instance = comp, \alu|Mux4~6\, alu|Mux4~6, mips_multi, 1
instance = comp, \alu|Mux4~8\, alu|Mux4~8, mips_multi, 1
instance = comp, \alu|Mux4\, alu|Mux4, mips_multi, 1
instance = comp, \regULA|sr_out[27]\, regULA|sr_out[27], mips_multi, 1
instance = comp, \breg_data_mux|m_out[27]~13\, breg_data_mux|m_out[27]~13, mips_multi, 1
instance = comp, \bcoreg|regB[30]~2\, bcoreg|regB[30]~2, mips_multi, 1
instance = comp, \rgB|sr_out[30]\, rgB|sr_out[30], mips_multi, 1
instance = comp, \alu|ShiftRight1~24\, alu|ShiftRight1~24, mips_multi, 1
instance = comp, \alu|ShiftRight0~46\, alu|ShiftRight0~46, mips_multi, 1
instance = comp, \alu|ShiftRight0~80\, alu|ShiftRight0~80, mips_multi, 1
instance = comp, \alu|ShiftRight1~68\, alu|ShiftRight1~68, mips_multi, 1
instance = comp, \alu|ShiftRight1~69\, alu|ShiftRight1~69, mips_multi, 1
instance = comp, \alu|Mux6~3\, alu|Mux6~3, mips_multi, 1
instance = comp, \alu|Mux6~4\, alu|Mux6~4, mips_multi, 1
instance = comp, \alu|Mux6~5\, alu|Mux6~5, mips_multi, 1
instance = comp, \alu|Mux6~6\, alu|Mux6~6, mips_multi, 1
instance = comp, \alu|Mux6~8\, alu|Mux6~8, mips_multi, 1
instance = comp, \alu|Mux6\, alu|Mux6, mips_multi, 1
instance = comp, \regULA|sr_out[25]\, regULA|sr_out[25], mips_multi, 1
instance = comp, \breg_data_mux|m_out[25]~15\, breg_data_mux|m_out[25]~15, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[59]~feeder\, bcoreg|breg32_rtl_1_bypass[59]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[59]\, bcoreg|breg32_rtl_1_bypass[59], mips_multi, 1
instance = comp, \bcoreg|regA[24]~7\, bcoreg|regA[24]~7, mips_multi, 1
instance = comp, \rgA|sr_out[24]\, rgA|sr_out[24], mips_multi, 1
instance = comp, \pc|sr_out[24]~6\, pc|sr_out[24]~6, mips_multi, 1
instance = comp, \pc|sr_out[24]\, pc|sr_out[24], mips_multi, 1
instance = comp, \mux_ulaA|m_out[24]~7\, mux_ulaA|m_out[24]~7, mips_multi, 1
instance = comp, \mux_ulaB|m_out[24]~11\, mux_ulaB|m_out[24]~11, mips_multi, 1
instance = comp, \alu|Mux7~10\, alu|Mux7~10, mips_multi, 1
instance = comp, \alu|ShiftRight0~78\, alu|ShiftRight0~78, mips_multi, 1
instance = comp, \alu|ShiftRight0~79\, alu|ShiftRight0~79, mips_multi, 1
instance = comp, \alu|Mux7~5\, alu|Mux7~5, mips_multi, 1
instance = comp, \alu|ShiftRight0~16\, alu|ShiftRight0~16, mips_multi, 1
instance = comp, \alu|ShiftRight1~74\, alu|ShiftRight1~74, mips_multi, 1
instance = comp, \alu|Mux7~6\, alu|Mux7~6, mips_multi, 1
instance = comp, \alu|Mux7~7\, alu|Mux7~7, mips_multi, 1
instance = comp, \alu|Mux7~8\, alu|Mux7~8, mips_multi, 1
instance = comp, \alu|Mux7~9\, alu|Mux7~9, mips_multi, 1
instance = comp, \alu|Mux7~11\, alu|Mux7~11, mips_multi, 1
instance = comp, \alu|Mux7\, alu|Mux7, mips_multi, 1
instance = comp, \regULA|sr_out[24]\, regULA|sr_out[24], mips_multi, 1
instance = comp, \breg_data_mux|m_out[24]~16\, breg_data_mux|m_out[24]~16, mips_multi, 1
instance = comp, \bcoreg|regB[20]~12\, bcoreg|regB[20]~12, mips_multi, 1
instance = comp, \rgB|sr_out[20]\, rgB|sr_out[20], mips_multi, 1
instance = comp, \mux_ulaB|m_out[20]~15\, mux_ulaB|m_out[20]~15, mips_multi, 1
instance = comp, \alu|Mux11~4\, alu|Mux11~4, mips_multi, 1
instance = comp, \alu|Mux11~5\, alu|Mux11~5, mips_multi, 1
instance = comp, \alu|ShiftLeft0~85\, alu|ShiftLeft0~85, mips_multi, 1
instance = comp, \alu|ShiftLeft0~106\, alu|ShiftLeft0~106, mips_multi, 1
instance = comp, \alu|ShiftLeft0~141\, alu|ShiftLeft0~141, mips_multi, 1
instance = comp, \alu|ShiftLeft0~33\, alu|ShiftLeft0~33, mips_multi, 1
instance = comp, \alu|ShiftLeft0~142\, alu|ShiftLeft0~142, mips_multi, 1
instance = comp, \alu|Mux11~0\, alu|Mux11~0, mips_multi, 1
instance = comp, \alu|Mux11~1\, alu|Mux11~1, mips_multi, 1
instance = comp, \alu|Mux11~6\, alu|Mux11~6, mips_multi, 1
instance = comp, \alu|Mux11~7\, alu|Mux11~7, mips_multi, 1
instance = comp, \regULA|sr_out[20]\, regULA|sr_out[20], mips_multi, 1
instance = comp, \breg_data_mux|m_out[20]~20\, breg_data_mux|m_out[20]~20, mips_multi, 1
instance = comp, \bcoreg|regB[6]~26\, bcoreg|regB[6]~26, mips_multi, 1
instance = comp, \rgB|sr_out[6]\, rgB|sr_out[6], mips_multi, 1
instance = comp, \mux_ulaB|m_out[6]~40\, mux_ulaB|m_out[6]~40, mips_multi, 1
instance = comp, \mux_ulaB|m_out[6]~41\, mux_ulaB|m_out[6]~41, mips_multi, 1
instance = comp, \alu|tmp[2]~4\, alu|tmp[2]~4, mips_multi, 1
instance = comp, \alu|tmp[6]~12\, alu|tmp[6]~12, mips_multi, 1
instance = comp, \alu|tmp[7]~14\, alu|tmp[7]~14, mips_multi, 1
instance = comp, \alu|tmp[9]~18\, alu|tmp[9]~18, mips_multi, 1
instance = comp, \alu|tmp[10]~20\, alu|tmp[10]~20, mips_multi, 1
instance = comp, \alu|tmp[11]~22\, alu|tmp[11]~22, mips_multi, 1
instance = comp, \alu|tmp[13]~26\, alu|tmp[13]~26, mips_multi, 1
instance = comp, \alu|tmp[14]~28\, alu|tmp[14]~28, mips_multi, 1
instance = comp, \alu|tmp[15]~30\, alu|tmp[15]~30, mips_multi, 1
instance = comp, \alu|tmp[16]~32\, alu|tmp[16]~32, mips_multi, 1
instance = comp, \alu|tmp[17]~34\, alu|tmp[17]~34, mips_multi, 1
instance = comp, \alu|tmp[18]~36\, alu|tmp[18]~36, mips_multi, 1
instance = comp, \alu|Mux12~4\, alu|Mux12~4, mips_multi, 1
instance = comp, \alu|ShiftRight0~54\, alu|ShiftRight0~54, mips_multi, 1
instance = comp, \alu|ShiftRight0~55\, alu|ShiftRight0~55, mips_multi, 1
instance = comp, \alu|ShiftRight0~56\, alu|ShiftRight0~56, mips_multi, 1
instance = comp, \alu|Mux12~5\, alu|Mux12~5, mips_multi, 1
instance = comp, \alu|Mux12~6\, alu|Mux12~6, mips_multi, 1
instance = comp, \alu|Mux12~7\, alu|Mux12~7, mips_multi, 1
instance = comp, \regULA|sr_out[19]\, regULA|sr_out[19], mips_multi, 1
instance = comp, \breg_data_mux|m_out[19]~21\, breg_data_mux|m_out[19]~21, mips_multi, 1
instance = comp, \bcoreg|regA[18]~13\, bcoreg|regA[18]~13, mips_multi, 1
instance = comp, \rgA|sr_out[18]\, rgA|sr_out[18], mips_multi, 1
instance = comp, \alu|a32~34\, alu|a32~34, mips_multi, 1
instance = comp, \alu|Mux13~0\, alu|Mux13~0, mips_multi, 1
instance = comp, \alu|Mux13~1\, alu|Mux13~1, mips_multi, 1
instance = comp, \alu|ShiftRight0~48\, alu|ShiftRight0~48, mips_multi, 1
instance = comp, \alu|ShiftRight1~34\, alu|ShiftRight1~34, mips_multi, 1
instance = comp, \alu|ShiftRight1~35\, alu|ShiftRight1~35, mips_multi, 1
instance = comp, \alu|ShiftRight0~49\, alu|ShiftRight0~49, mips_multi, 1
instance = comp, \alu|ShiftRight0~50\, alu|ShiftRight0~50, mips_multi, 1
instance = comp, \alu|ShiftRight0~51\, alu|ShiftRight0~51, mips_multi, 1
instance = comp, \alu|ShiftRight1~36\, alu|ShiftRight1~36, mips_multi, 1
instance = comp, \alu|ShiftRight1~37\, alu|ShiftRight1~37, mips_multi, 1
instance = comp, \alu|ShiftRight1~38\, alu|ShiftRight1~38, mips_multi, 1
instance = comp, \alu|ShiftRight1~39\, alu|ShiftRight1~39, mips_multi, 1
instance = comp, \alu|Mux13~3\, alu|Mux13~3, mips_multi, 1
instance = comp, \alu|Mux13~4\, alu|Mux13~4, mips_multi, 1
instance = comp, \alu|Mux13~5\, alu|Mux13~5, mips_multi, 1
instance = comp, \alu|Mux13~6\, alu|Mux13~6, mips_multi, 1
instance = comp, \alu|Mux13~7\, alu|Mux13~7, mips_multi, 1
instance = comp, \regULA|sr_out[18]\, regULA|sr_out[18], mips_multi, 1
instance = comp, \breg_data_mux|m_out[18]~22\, breg_data_mux|m_out[18]~22, mips_multi, 1
instance = comp, \bcoreg|regB[16]~16\, bcoreg|regB[16]~16, mips_multi, 1
instance = comp, \rgB|sr_out[16]\, rgB|sr_out[16], mips_multi, 1
instance = comp, \alu|ShiftLeft0~92\, alu|ShiftLeft0~92, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[45]\, bcoreg|breg32_rtl_1_bypass[45], mips_multi, 1
instance = comp, \bcoreg|regB[17]~15\, bcoreg|regB[17]~15, mips_multi, 1
instance = comp, \rgB|sr_out[17]\, rgB|sr_out[17], mips_multi, 1
instance = comp, \alu|ShiftLeft0~93\, alu|ShiftLeft0~93, mips_multi, 1
instance = comp, \alu|ShiftLeft0~94\, alu|ShiftLeft0~94, mips_multi, 1
instance = comp, \alu|ShiftLeft0~91\, alu|ShiftLeft0~91, mips_multi, 1
instance = comp, \alu|ShiftLeft0~95\, alu|ShiftLeft0~95, mips_multi, 1
instance = comp, \alu|ShiftLeft0~96\, alu|ShiftLeft0~96, mips_multi, 1
instance = comp, \pc|sr_out[17]~13\, pc|sr_out[17]~13, mips_multi, 1
instance = comp, \pc|sr_out[17]\, pc|sr_out[17], mips_multi, 1
instance = comp, \alu|a32~61\, alu|a32~61, mips_multi, 1
instance = comp, \alu|Mux14~4\, alu|Mux14~4, mips_multi, 1
instance = comp, \alu|Mux14~5\, alu|Mux14~5, mips_multi, 1
instance = comp, \alu|ShiftRight0~43\, alu|ShiftRight0~43, mips_multi, 1
instance = comp, \alu|ShiftRight0~40\, alu|ShiftRight0~40, mips_multi, 1
instance = comp, \alu|ShiftRight0~39\, alu|ShiftRight0~39, mips_multi, 1
instance = comp, \alu|ShiftRight0~41\, alu|ShiftRight0~41, mips_multi, 1
instance = comp, \alu|Mux22~3\, alu|Mux22~3, mips_multi, 1
instance = comp, \alu|ShiftRight0~47\, alu|ShiftRight0~47, mips_multi, 1
instance = comp, \alu|Mux10~10\, alu|Mux10~10, mips_multi, 1
instance = comp, \bcoreg|regA[17]~14\, bcoreg|regA[17]~14, mips_multi, 1
instance = comp, \rgA|sr_out[17]\, rgA|sr_out[17], mips_multi, 1
instance = comp, \mux_ulaA|m_out[17]~14\, mux_ulaA|m_out[17]~14, mips_multi, 1
instance = comp, \alu|Mux14~0\, alu|Mux14~0, mips_multi, 1
instance = comp, \alu|ShiftRight1~26\, alu|ShiftRight1~26, mips_multi, 1
instance = comp, \alu|ShiftRight1~27\, alu|ShiftRight1~27, mips_multi, 1
instance = comp, \alu|ShiftRight1~28\, alu|ShiftRight1~28, mips_multi, 1
instance = comp, \alu|Mux14~1\, alu|Mux14~1, mips_multi, 1
instance = comp, \alu|Mux14~2\, alu|Mux14~2, mips_multi, 1
instance = comp, \alu|Mux14~3\, alu|Mux14~3, mips_multi, 1
instance = comp, \alu|Mux14~7\, alu|Mux14~7, mips_multi, 1
instance = comp, \alu|Mux14~9\, alu|Mux14~9, mips_multi, 1
instance = comp, \regULA|sr_out[17]\, regULA|sr_out[17], mips_multi, 1
instance = comp, \breg_data_mux|m_out[17]~23\, breg_data_mux|m_out[17]~23, mips_multi, 1
instance = comp, \bcoreg|regA[16]~15\, bcoreg|regA[16]~15, mips_multi, 1
instance = comp, \rgA|sr_out[16]\, rgA|sr_out[16], mips_multi, 1
instance = comp, \mux_ulaA|m_out[16]~15\, mux_ulaA|m_out[16]~15, mips_multi, 1
instance = comp, \alu|ShiftRight0~17\, alu|ShiftRight0~17, mips_multi, 1
instance = comp, \alu|ShiftRight0~18\, alu|ShiftRight0~18, mips_multi, 1
instance = comp, \alu|Mux23~2\, alu|Mux23~2, mips_multi, 1
instance = comp, \alu|ShiftRight0~21\, alu|ShiftRight0~21, mips_multi, 1
instance = comp, \alu|Mux15~4\, alu|Mux15~4, mips_multi, 1
instance = comp, \alu|Mux15~7\, alu|Mux15~7, mips_multi, 1
instance = comp, \alu|a32~60\, alu|a32~60, mips_multi, 1
instance = comp, \alu|Mux15~0\, alu|Mux15~0, mips_multi, 1
instance = comp, \alu|ShiftLeft0~89\, alu|ShiftLeft0~89, mips_multi, 1
instance = comp, \alu|ShiftLeft0~49\, alu|ShiftLeft0~49, mips_multi, 1
instance = comp, \alu|ShiftLeft0~50\, alu|ShiftLeft0~50, mips_multi, 1
instance = comp, \alu|ShiftLeft0~87\, alu|ShiftLeft0~87, mips_multi, 1
instance = comp, \alu|ShiftLeft0~88\, alu|ShiftLeft0~88, mips_multi, 1
instance = comp, \alu|ShiftLeft0~90\, alu|ShiftLeft0~90, mips_multi, 1
instance = comp, \alu|Mux15~1\, alu|Mux15~1, mips_multi, 1
instance = comp, \alu|Mux15~2\, alu|Mux15~2, mips_multi, 1
instance = comp, \alu|Mux15~3\, alu|Mux15~3, mips_multi, 1
instance = comp, \alu|Mux30~15\, alu|Mux30~15, mips_multi, 1
instance = comp, \alu|Mux15~5\, alu|Mux15~5, mips_multi, 1
instance = comp, \alu|Mux15~6\, alu|Mux15~6, mips_multi, 1
instance = comp, \alu|Mux15~8\, alu|Mux15~8, mips_multi, 1
instance = comp, \regULA|sr_out[16]\, regULA|sr_out[16], mips_multi, 1
instance = comp, \breg_data_mux|m_out[16]~24\, breg_data_mux|m_out[16]~24, mips_multi, 1
instance = comp, \bcoreg|regA[14]~19\, bcoreg|regA[14]~19, mips_multi, 1
instance = comp, \rgA|sr_out[14]\, rgA|sr_out[14], mips_multi, 1
instance = comp, \mux_ulaA|m_out[14]~19\, mux_ulaA|m_out[14]~19, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[31]\, bcoreg|breg32_rtl_1_bypass[31], mips_multi, 1
instance = comp, \bcoreg|regA[10]~23\, bcoreg|regA[10]~23, mips_multi, 1
instance = comp, \rgA|sr_out[10]\, rgA|sr_out[10], mips_multi, 1
instance = comp, \pc|sr_out[10]~20\, pc|sr_out[10]~20, mips_multi, 1
instance = comp, \pc|sr_out[10]\, pc|sr_out[10], mips_multi, 1
instance = comp, \mux_ulaA|m_out[10]~23\, mux_ulaA|m_out[10]~23, mips_multi, 1
instance = comp, \mux_ulaA|m_out[9]~24\, mux_ulaA|m_out[9]~24, mips_multi, 1
instance = comp, \bcoreg|regA[8]~25\, bcoreg|regA[8]~25, mips_multi, 1
instance = comp, \rgA|sr_out[8]\, rgA|sr_out[8], mips_multi, 1
instance = comp, \mux_ulaA|m_out[8]~25\, mux_ulaA|m_out[8]~25, mips_multi, 1
instance = comp, \pc|sr_out[6]~24\, pc|sr_out[6]~24, mips_multi, 1
instance = comp, \pc|sr_out[6]\, pc|sr_out[6], mips_multi, 1
instance = comp, \mux_ulaA|m_out[6]~17\, mux_ulaA|m_out[6]~17, mips_multi, 1
instance = comp, \alu|Add1~2\, alu|Add1~2, mips_multi, 1
instance = comp, \alu|Add1~4\, alu|Add1~4, mips_multi, 1
instance = comp, \alu|Add1~14\, alu|Add1~14, mips_multi, 1
instance = comp, \alu|Add1~16\, alu|Add1~16, mips_multi, 1
instance = comp, \alu|Add1~20\, alu|Add1~20, mips_multi, 1
instance = comp, \alu|Add1~22\, alu|Add1~22, mips_multi, 1
instance = comp, \alu|Add1~26\, alu|Add1~26, mips_multi, 1
instance = comp, \alu|Add1~28\, alu|Add1~28, mips_multi, 1
instance = comp, \alu|ShiftLeft0~25\, alu|ShiftLeft0~25, mips_multi, 1
instance = comp, \alu|ShiftRight0~76\, alu|ShiftRight0~76, mips_multi, 1
instance = comp, \alu|ShiftRight1~59\, alu|ShiftRight1~59, mips_multi, 1
instance = comp, \alu|ShiftRight1~58\, alu|ShiftRight1~58, mips_multi, 1
instance = comp, \alu|ShiftRight1~60\, alu|ShiftRight1~60, mips_multi, 1
instance = comp, \alu|ShiftRight0~77\, alu|ShiftRight0~77, mips_multi, 1
instance = comp, \alu|Mux16~9\, alu|Mux16~9, mips_multi, 1
instance = comp, \alu|Mux16~10\, alu|Mux16~10, mips_multi, 1
instance = comp, \alu|Mux16~11\, alu|Mux16~11, mips_multi, 1
instance = comp, \alu|Mux16~12\, alu|Mux16~12, mips_multi, 1
instance = comp, \alu|Mux16~4\, alu|Mux16~4, mips_multi, 1
instance = comp, \alu|Mux16~6\, alu|Mux16~6, mips_multi, 1
instance = comp, \alu|Mux16~7\, alu|Mux16~7, mips_multi, 1
instance = comp, \alu|Mux16~5\, alu|Mux16~5, mips_multi, 1
instance = comp, \alu|Mux16~14\, alu|Mux16~14, mips_multi, 1
instance = comp, \alu|Mux16~8\, alu|Mux16~8, mips_multi, 1
instance = comp, \alu|Mux16~13\, alu|Mux16~13, mips_multi, 1
instance = comp, \regULA|sr_out[15]\, regULA|sr_out[15], mips_multi, 1
instance = comp, \breg_data_mux|m_out[15]~26\, breg_data_mux|m_out[15]~26, mips_multi, 1
instance = comp, \bcoreg|regB[27]~5\, bcoreg|regB[27]~5, mips_multi, 1
instance = comp, \rgB|sr_out[27]\, rgB|sr_out[27], mips_multi, 1
instance = comp, \alu|ShiftRight0~14\, alu|ShiftRight0~14, mips_multi, 1
instance = comp, \alu|ShiftRight0~15\, alu|ShiftRight0~15, mips_multi, 1
instance = comp, \alu|ShiftRight0~62\, alu|ShiftRight0~62, mips_multi, 1
instance = comp, \alu|ShiftRight0~24\, alu|ShiftRight0~24, mips_multi, 1
instance = comp, \alu|ShiftRight0~63\, alu|ShiftRight0~63, mips_multi, 1
instance = comp, \alu|Mux19~10\, alu|Mux19~10, mips_multi, 1
instance = comp, \alu|a32~56\, alu|a32~56, mips_multi, 1
instance = comp, \alu|Mux19~7\, alu|Mux19~7, mips_multi, 1
instance = comp, \alu|ShiftRight0~83\, alu|ShiftRight0~83, mips_multi, 1
instance = comp, \alu|Mux19~2\, alu|Mux19~2, mips_multi, 1
instance = comp, \alu|ShiftRight1~70\, alu|ShiftRight1~70, mips_multi, 1
instance = comp, \alu|Mux29~6\, alu|Mux29~6, mips_multi, 1
instance = comp, \alu|Mux19~3\, alu|Mux19~3, mips_multi, 1
instance = comp, \alu|Mux29~10\, alu|Mux29~10, mips_multi, 1
instance = comp, \alu|Mux19~4\, alu|Mux19~4, mips_multi, 1
instance = comp, \alu|Mux19~5\, alu|Mux19~5, mips_multi, 1
instance = comp, \alu|Mux19~6\, alu|Mux19~6, mips_multi, 1
instance = comp, \alu|Mux19~8\, alu|Mux19~8, mips_multi, 1
instance = comp, \alu|Mux19~9\, alu|Mux19~9, mips_multi, 1
instance = comp, \alu|Mux19~11\, alu|Mux19~11, mips_multi, 1
instance = comp, \regULA|sr_out[12]\, regULA|sr_out[12], mips_multi, 1
instance = comp, \breg_data_mux|m_out[12]~35\, breg_data_mux|m_out[12]~35, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[73]~feeder\, bcoreg|breg32_rtl_1_bypass[73]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[73]\, bcoreg|breg32_rtl_1_bypass[73], mips_multi, 1
instance = comp, \bcoreg|regB[31]~1\, bcoreg|regB[31]~1, mips_multi, 1
instance = comp, \rgB|sr_out[31]\, rgB|sr_out[31], mips_multi, 1
instance = comp, \alu|ShiftRight0~82\, alu|ShiftRight0~82, mips_multi, 1
instance = comp, \alu|Mux20~2\, alu|Mux20~2, mips_multi, 1
instance = comp, \alu|Mux20~3\, alu|Mux20~3, mips_multi, 1
instance = comp, \alu|Mux20~4\, alu|Mux20~4, mips_multi, 1
instance = comp, \alu|Mux20~5\, alu|Mux20~5, mips_multi, 1
instance = comp, \alu|Mux20~6\, alu|Mux20~6, mips_multi, 1
instance = comp, \alu|Mux20~8\, alu|Mux20~8, mips_multi, 1
instance = comp, \alu|Mux20~9\, alu|Mux20~9, mips_multi, 1
instance = comp, \alu|Mux20~11\, alu|Mux20~11, mips_multi, 1
instance = comp, \regULA|sr_out[11]\, regULA|sr_out[11], mips_multi, 1
instance = comp, \breg_data_mux|m_out[11]~36\, breg_data_mux|m_out[11]~36, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[17]~feeder\, bcoreg|breg32_rtl_1_bypass[17]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[17]\, bcoreg|breg32_rtl_1_bypass[17], mips_multi, 1
instance = comp, \bcoreg|regB[3]~29\, bcoreg|regB[3]~29, mips_multi, 1
instance = comp, \rgB|sr_out[3]\, rgB|sr_out[3], mips_multi, 1
instance = comp, \mux_store|m_out[27]~53\, mux_store|m_out[27]~53, mips_multi, 1
instance = comp, \mux_store|m_out[27]~54\, mux_store|m_out[27]~54, mips_multi, 1
instance = comp, \bcoreg|regA[0]~27\, bcoreg|regA[0]~27, mips_multi, 1
instance = comp, \rgA|sr_out[0]\, rgA|sr_out[0], mips_multi, 1
instance = comp, \alu|ShiftRight0~86\, alu|ShiftRight0~86, mips_multi, 1
instance = comp, \alu|ShiftLeft0~57\, alu|ShiftLeft0~57, mips_multi, 1
instance = comp, \alu|ShiftRight0~25\, alu|ShiftRight0~25, mips_multi, 1
instance = comp, \alu|ShiftLeft0~58\, alu|ShiftLeft0~58, mips_multi, 1
instance = comp, \alu|ShiftLeft0~59\, alu|ShiftLeft0~59, mips_multi, 1
instance = comp, \alu|ShiftLeft0~60\, alu|ShiftLeft0~60, mips_multi, 1
instance = comp, \alu|Mux21~7\, alu|Mux21~7, mips_multi, 1
instance = comp, \alu|ShiftRight0~81\, alu|ShiftRight0~81, mips_multi, 1
instance = comp, \alu|ShiftRight1~75\, alu|ShiftRight1~75, mips_multi, 1
instance = comp, \alu|Mux21~3\, alu|Mux21~3, mips_multi, 1
instance = comp, \alu|Mux21~4\, alu|Mux21~4, mips_multi, 1
instance = comp, \alu|Mux21~5\, alu|Mux21~5, mips_multi, 1
instance = comp, \alu|Mux21~6\, alu|Mux21~6, mips_multi, 1
instance = comp, \alu|Mux21~8\, alu|Mux21~8, mips_multi, 1
instance = comp, \alu|Mux21~9\, alu|Mux21~9, mips_multi, 1
instance = comp, \alu|Mux21~11\, alu|Mux21~11, mips_multi, 1
instance = comp, \regULA|sr_out[10]\, regULA|sr_out[10], mips_multi, 1
instance = comp, \breg_data_mux|m_out[10]~37\, breg_data_mux|m_out[10]~37, mips_multi, 1
instance = comp, \bcoreg|regB[7]~25\, bcoreg|regB[7]~25, mips_multi, 1
instance = comp, \rgB|sr_out[7]\, rgB|sr_out[7], mips_multi, 1
instance = comp, \mux_store|m_out[15]~35\, mux_store|m_out[15]~35, mips_multi, 1
instance = comp, \ir|sr_out[4]\, ir|sr_out[4], mips_multi, 1
instance = comp, \mux_ulaB|m_out[4]~44\, mux_ulaB|m_out[4]~44, mips_multi, 1
instance = comp, \mux_ulaB|m_out[4]~45\, mux_ulaB|m_out[4]~45, mips_multi, 1
instance = comp, \alu|ShiftLeft0~39\, alu|ShiftLeft0~39, mips_multi, 1
instance = comp, \alu|ShiftLeft0~40\, alu|ShiftLeft0~40, mips_multi, 1
instance = comp, \alu|ShiftLeft0~41\, alu|ShiftLeft0~41, mips_multi, 1
instance = comp, \alu|Mux25~11\, alu|Mux25~11, mips_multi, 1
instance = comp, \alu|ShiftRight1~40\, alu|ShiftRight1~40, mips_multi, 1
instance = comp, \alu|ShiftRight1~41\, alu|ShiftRight1~41, mips_multi, 1
instance = comp, \alu|ShiftRight1~42\, alu|ShiftRight1~42, mips_multi, 1
instance = comp, \alu|Mux25~13\, alu|Mux25~13, mips_multi, 1
instance = comp, \alu|Mux25~3\, alu|Mux25~3, mips_multi, 1
instance = comp, \alu|Mux25~4\, alu|Mux25~4, mips_multi, 1
instance = comp, \alu|ShiftRight0~70\, alu|ShiftRight0~70, mips_multi, 1
instance = comp, \alu|ShiftLeft0~42\, alu|ShiftLeft0~42, mips_multi, 1
instance = comp, \alu|ShiftRight0~69\, alu|ShiftRight0~69, mips_multi, 1
instance = comp, \alu|ShiftRight0~71\, alu|ShiftRight0~71, mips_multi, 1
instance = comp, \alu|Mux25~5\, alu|Mux25~5, mips_multi, 1
instance = comp, \alu|ShiftRight1~66\, alu|ShiftRight1~66, mips_multi, 1
instance = comp, \alu|Mux25~6\, alu|Mux25~6, mips_multi, 1
instance = comp, \alu|Mux25~7\, alu|Mux25~7, mips_multi, 1
instance = comp, \alu|Mux25~8\, alu|Mux25~8, mips_multi, 1
instance = comp, \alu|Mux25~9\, alu|Mux25~9, mips_multi, 1
instance = comp, \alu|Mux25~10\, alu|Mux25~10, mips_multi, 1
instance = comp, \alu|Mux25~12\, alu|Mux25~12, mips_multi, 1
instance = comp, \alu|Mux25\, alu|Mux25, mips_multi, 1
instance = comp, \regULA|sr_out[6]\, regULA|sr_out[6], mips_multi, 1
instance = comp, \rdm|sr_out[14]\, rdm|sr_out[14], mips_multi, 1
instance = comp, \rdm|sr_out[6]\, rdm|sr_out[6], mips_multi, 1
instance = comp, \ctr_mips|pstate.writereg_st\, ctr_mips|pstate.writereg_st, mips_multi, 1
instance = comp, \ctr_mips|nstate.branch_ex_st~0\, ctr_mips|nstate.branch_ex_st~0, mips_multi, 1
instance = comp, \ctr_mips|unsig~0\, ctr_mips|unsig~0, mips_multi, 1
instance = comp, \breg_data_mux|m_out[3]~0\, breg_data_mux|m_out[3]~0, mips_multi, 1
instance = comp, \breg_data_mux|m_out[6]~28\, breg_data_mux|m_out[6]~28, mips_multi, 1
instance = comp, \breg_data_mux|m_out[6]~29\, breg_data_mux|m_out[6]~29, mips_multi, 1
instance = comp, \bcoreg|regB[25]~7\, bcoreg|regB[25]~7, mips_multi, 1
instance = comp, \rgB|sr_out[25]\, rgB|sr_out[25], mips_multi, 1
instance = comp, \mux_store|m_out[25]~49\, mux_store|m_out[25]~49, mips_multi, 1
instance = comp, \mux_store|m_out[25]~50\, mux_store|m_out[25]~50, mips_multi, 1
instance = comp, \ir|sr_out[22]~feeder\, ir|sr_out[22]~feeder, mips_multi, 1
instance = comp, \ir|sr_out[22]\, ir|sr_out[22], mips_multi, 1
instance = comp, \bcoreg|Equal0~0\, bcoreg|Equal0~0, mips_multi, 1
instance = comp, \bcoreg|Equal0~1\, bcoreg|Equal0~1, mips_multi, 1
instance = comp, \bcoreg|regA[4]~0\, bcoreg|regA[4]~0, mips_multi, 1
instance = comp, \rgA|sr_out[4]\, rgA|sr_out[4], mips_multi, 1
instance = comp, \alu|a32~48\, alu|a32~48, mips_multi, 1
instance = comp, \alu|ShiftRight0~28\, alu|ShiftRight0~28, mips_multi, 1
instance = comp, \alu|ShiftRight1~18\, alu|ShiftRight1~18, mips_multi, 1
instance = comp, \alu|ShiftRight0~29\, alu|ShiftRight0~29, mips_multi, 1
instance = comp, \alu|Mux27~0\, alu|Mux27~0, mips_multi, 1
instance = comp, \alu|Mux27~1\, alu|Mux27~1, mips_multi, 1
instance = comp, \alu|Mux27~2\, alu|Mux27~2, mips_multi, 1
instance = comp, \alu|Mux27~3\, alu|Mux27~3, mips_multi, 1
instance = comp, \alu|Mux27~4\, alu|Mux27~4, mips_multi, 1
instance = comp, \alu|Mux27~5\, alu|Mux27~5, mips_multi, 1
instance = comp, \alu|Mux27~6\, alu|Mux27~6, mips_multi, 1
instance = comp, \alu|Mux27~7\, alu|Mux27~7, mips_multi, 1
instance = comp, \alu|Mux27\, alu|Mux27, mips_multi, 1
instance = comp, \regULA|sr_out[4]~feeder\, regULA|sr_out[4]~feeder, mips_multi, 1
instance = comp, \regULA|sr_out[4]\, regULA|sr_out[4], mips_multi, 1
instance = comp, \rdm|sr_out[12]\, rdm|sr_out[12], mips_multi, 1
instance = comp, \rdm|sr_out[4]\, rdm|sr_out[4], mips_multi, 1
instance = comp, \breg_data_mux|m_out[4]~6\, breg_data_mux|m_out[4]~6, mips_multi, 1
instance = comp, \breg_data_mux|m_out[4]~7\, breg_data_mux|m_out[4]~7, mips_multi, 1
instance = comp, \bcoreg|regB[24]~8\, bcoreg|regB[24]~8, mips_multi, 1
instance = comp, \rgB|sr_out[24]\, rgB|sr_out[24], mips_multi, 1
instance = comp, \alu|ShiftRight0~42\, alu|ShiftRight0~42, mips_multi, 1
instance = comp, \alu|ShiftRight1~30\, alu|ShiftRight1~30, mips_multi, 1
instance = comp, \alu|ShiftRight0~72\, alu|ShiftRight0~72, mips_multi, 1
instance = comp, \alu|Mux17~10\, alu|Mux17~10, mips_multi, 1
instance = comp, \pc|sr_out[14]~16\, pc|sr_out[14]~16, mips_multi, 1
instance = comp, \pc|sr_out[14]\, pc|sr_out[14], mips_multi, 1
instance = comp, \alu|a32~58\, alu|a32~58, mips_multi, 1
instance = comp, \alu|Mux17~7\, alu|Mux17~7, mips_multi, 1
instance = comp, \alu|ShiftRight0~85\, alu|ShiftRight0~85, mips_multi, 1
instance = comp, \alu|ShiftRight1~72\, alu|ShiftRight1~72, mips_multi, 1
instance = comp, \alu|Mux17~3\, alu|Mux17~3, mips_multi, 1
instance = comp, \alu|Mux17~4\, alu|Mux17~4, mips_multi, 1
instance = comp, \alu|Mux17~5\, alu|Mux17~5, mips_multi, 1
instance = comp, \alu|Mux17~6\, alu|Mux17~6, mips_multi, 1
instance = comp, \alu|Mux17~8\, alu|Mux17~8, mips_multi, 1
instance = comp, \alu|Mux17~9\, alu|Mux17~9, mips_multi, 1
instance = comp, \alu|Mux17~11\, alu|Mux17~11, mips_multi, 1
instance = comp, \regULA|sr_out[14]\, regULA|sr_out[14], mips_multi, 1
instance = comp, \breg_data_mux|m_out[14]~33\, breg_data_mux|m_out[14]~33, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[39]\, bcoreg|breg32_rtl_1_bypass[39], mips_multi, 1
instance = comp, \bcoreg|regB[14]~18\, bcoreg|regB[14]~18, mips_multi, 1
instance = comp, \rgB|sr_out[14]\, rgB|sr_out[14], mips_multi, 1
instance = comp, \mux_store|m_out[14]~34\, mux_store|m_out[14]~34, mips_multi, 1
instance = comp, \rdm|sr_out[7]\, rdm|sr_out[7], mips_multi, 1
instance = comp, \rdm|sr_out[23]\, rdm|sr_out[23], mips_multi, 1
instance = comp, \mux_byte|m_out[7]~0\, mux_byte|m_out[7]~0, mips_multi, 1
instance = comp, \mux_byte|m_out[7]~1\, mux_byte|m_out[7]~1, mips_multi, 1
instance = comp, \breg_data_mux|m_out[31]~8\, breg_data_mux|m_out[31]~8, mips_multi, 1
instance = comp, \breg_data_mux|m_out[31]~9\, breg_data_mux|m_out[31]~9, mips_multi, 1
instance = comp, \regULA|sr_out[23]\, regULA|sr_out[23], mips_multi, 1
instance = comp, \breg_data_mux|m_out[23]~17\, breg_data_mux|m_out[23]~17, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[57]~feeder\, bcoreg|breg32_rtl_1_bypass[57]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[57]\, bcoreg|breg32_rtl_1_bypass[57], mips_multi, 1
instance = comp, \bcoreg|regB[23]~9\, bcoreg|regB[23]~9, mips_multi, 1
instance = comp, \rgB|sr_out[23]\, rgB|sr_out[23], mips_multi, 1
instance = comp, \mux_store|m_out[23]~72\, mux_store|m_out[23]~72, mips_multi, 1
instance = comp, \mux_store|m_out[17]~66\, mux_store|m_out[17]~66, mips_multi, 1
instance = comp, \mux_store|m_out[23]~44\, mux_store|m_out[23]~44, mips_multi, 1
instance = comp, \bcoreg|regA[2]~29\, bcoreg|regA[2]~29, mips_multi, 1
instance = comp, \rgA|sr_out[2]\, rgA|sr_out[2], mips_multi, 1
instance = comp, \mux_ulaA|m_out[2]~29\, mux_ulaA|m_out[2]~29, mips_multi, 1
instance = comp, \alu|ShiftRight1~61\, alu|ShiftRight1~61, mips_multi, 1
instance = comp, \alu|ShiftRight1~62\, alu|ShiftRight1~62, mips_multi, 1
instance = comp, \alu|ShiftRight0~58\, alu|ShiftRight0~58, mips_multi, 1
instance = comp, \alu|Mux29~18\, alu|Mux29~18, mips_multi, 1
instance = comp, \alu|ShiftRight1~22\, alu|ShiftRight1~22, mips_multi, 1
instance = comp, \alu|ShiftRight1~56\, alu|ShiftRight1~56, mips_multi, 1
instance = comp, \alu|ShiftRight1~57\, alu|ShiftRight1~57, mips_multi, 1
instance = comp, \alu|Mux28~10\, alu|Mux28~10, mips_multi, 1
instance = comp, \alu|ShiftRight1~21\, alu|ShiftRight1~21, mips_multi, 1
instance = comp, \alu|Mux28~11\, alu|Mux28~11, mips_multi, 1
instance = comp, \alu|a32~47\, alu|a32~47, mips_multi, 1
instance = comp, \alu|Mux28~7\, alu|Mux28~7, mips_multi, 1
instance = comp, \alu|Mux28~2\, alu|Mux28~2, mips_multi, 1
instance = comp, \alu|ShiftRight1~55\, alu|ShiftRight1~55, mips_multi, 1
instance = comp, \alu|Mux28~3\, alu|Mux28~3, mips_multi, 1
instance = comp, \alu|Mux28~4\, alu|Mux28~4, mips_multi, 1
instance = comp, \alu|Mux28~5\, alu|Mux28~5, mips_multi, 1
instance = comp, \alu|Mux28~6\, alu|Mux28~6, mips_multi, 1
instance = comp, \alu|Mux28~8\, alu|Mux28~8, mips_multi, 1
instance = comp, \alu|Mux28~9\, alu|Mux28~9, mips_multi, 1
instance = comp, \alu|Mux28~12\, alu|Mux28~12, mips_multi, 1
instance = comp, \regULA|sr_out[3]\, regULA|sr_out[3], mips_multi, 1
instance = comp, \breg_data_mux|m_out[3]~43\, breg_data_mux|m_out[3]~43, mips_multi, 1
instance = comp, \bcoreg|regB[15]~17\, bcoreg|regB[15]~17, mips_multi, 1
instance = comp, \rgB|sr_out[15]\, rgB|sr_out[15], mips_multi, 1
instance = comp, \mux_ulaB|m_out[15]~22\, mux_ulaB|m_out[15]~22, mips_multi, 1
instance = comp, \mux_ulaB|m_out[15]~23\, mux_ulaB|m_out[15]~23, mips_multi, 1
instance = comp, \alu|ShiftLeft0~97\, alu|ShiftLeft0~97, mips_multi, 1
instance = comp, \alu|ShiftLeft0~99\, alu|ShiftLeft0~99, mips_multi, 1
instance = comp, \alu|ShiftLeft0~108\, alu|ShiftLeft0~108, mips_multi, 1
instance = comp, \alu|ShiftLeft0~111\, alu|ShiftLeft0~111, mips_multi, 1
instance = comp, \alu|ShiftLeft0~112\, alu|ShiftLeft0~112, mips_multi, 1
instance = comp, \alu|ShiftLeft0~113\, alu|ShiftLeft0~113, mips_multi, 1
instance = comp, \alu|a32~38\, alu|a32~38, mips_multi, 1
instance = comp, \alu|Mux9~7\, alu|Mux9~7, mips_multi, 1
instance = comp, \alu|Mux9~8\, alu|Mux9~8, mips_multi, 1
instance = comp, \alu|Mux9~6\, alu|Mux9~6, mips_multi, 1
instance = comp, \alu|Mux9~9\, alu|Mux9~9, mips_multi, 1
instance = comp, \alu|Mux9~2\, alu|Mux9~2, mips_multi, 1
instance = comp, \alu|Mux9~3\, alu|Mux9~3, mips_multi, 1
instance = comp, \alu|Mux9~4\, alu|Mux9~4, mips_multi, 1
instance = comp, \alu|Mux9~5\, alu|Mux9~5, mips_multi, 1
instance = comp, \alu|Mux9~10\, alu|Mux9~10, mips_multi, 1
instance = comp, \regULA|sr_out[22]\, regULA|sr_out[22], mips_multi, 1
instance = comp, \breg_data_mux|m_out[22]~18\, breg_data_mux|m_out[22]~18, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[55]\, bcoreg|breg32_rtl_1_bypass[55], mips_multi, 1
instance = comp, \bcoreg|regB[22]~10\, bcoreg|regB[22]~10, mips_multi, 1
instance = comp, \rgB|sr_out[22]\, rgB|sr_out[22], mips_multi, 1
instance = comp, \mux_store|m_out[22]~71\, mux_store|m_out[22]~71, mips_multi, 1
instance = comp, \mux_store|m_out[22]~43\, mux_store|m_out[22]~43, mips_multi, 1
instance = comp, \bcoreg|regB[12]~20\, bcoreg|regB[12]~20, mips_multi, 1
instance = comp, \rgB|sr_out[12]\, rgB|sr_out[12], mips_multi, 1
instance = comp, \mux_store|m_out[12]~32\, mux_store|m_out[12]~32, mips_multi, 1
instance = comp, \ir|sr_out[3]\, ir|sr_out[3], mips_multi, 1
instance = comp, \pc|sr_out[5]\, pc|sr_out[5], mips_multi, 1
instance = comp, \mux_ulaA|m_out[5]~18\, mux_ulaA|m_out[5]~18, mips_multi, 1
instance = comp, \alu|ShiftRight0~67\, alu|ShiftRight0~67, mips_multi, 1
instance = comp, \alu|ShiftRight0~35\, alu|ShiftRight0~35, mips_multi, 1
instance = comp, \alu|ShiftRight0~68\, alu|ShiftRight0~68, mips_multi, 1
instance = comp, \alu|Mux18~10\, alu|Mux18~10, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[37]\, bcoreg|breg32_rtl_1_bypass[37], mips_multi, 1
instance = comp, \bcoreg|regA[13]~20\, bcoreg|regA[13]~20, mips_multi, 1
instance = comp, \rgA|sr_out[13]\, rgA|sr_out[13], mips_multi, 1
instance = comp, \alu|a32~57\, alu|a32~57, mips_multi, 1
instance = comp, \alu|Mux18~7\, alu|Mux18~7, mips_multi, 1
instance = comp, \alu|Mux18~2\, alu|Mux18~2, mips_multi, 1
instance = comp, \alu|Mux18~3\, alu|Mux18~3, mips_multi, 1
instance = comp, \alu|Mux18~4\, alu|Mux18~4, mips_multi, 1
instance = comp, \alu|Mux18~5\, alu|Mux18~5, mips_multi, 1
instance = comp, \alu|Mux18~6\, alu|Mux18~6, mips_multi, 1
instance = comp, \alu|Mux18~8\, alu|Mux18~8, mips_multi, 1
instance = comp, \alu|Mux18~9\, alu|Mux18~9, mips_multi, 1
instance = comp, \alu|Mux18~11\, alu|Mux18~11, mips_multi, 1
instance = comp, \regULA|sr_out[13]\, regULA|sr_out[13], mips_multi, 1
instance = comp, \pc|sr_out[13]~17\, pc|sr_out[13]~17, mips_multi, 1
instance = comp, \pc|sr_out[13]\, pc|sr_out[13], mips_multi, 1
instance = comp, \mux_ulaA|m_out[13]~20\, mux_ulaA|m_out[13]~20, mips_multi, 1
instance = comp, \alu|ShiftLeft0~17\, alu|ShiftLeft0~17, mips_multi, 1
instance = comp, \alu|ShiftLeft0~18\, alu|ShiftLeft0~18, mips_multi, 1
instance = comp, \alu|ShiftLeft0~19\, alu|ShiftLeft0~19, mips_multi, 1
instance = comp, \alu|Mux30~4\, alu|Mux30~4, mips_multi, 1
instance = comp, \alu|Mux30~9\, alu|Mux30~9, mips_multi, 1
instance = comp, \alu|Mux30~17\, alu|Mux30~17, mips_multi, 1
instance = comp, \alu|ShiftRight0~30\, alu|ShiftRight0~30, mips_multi, 1
instance = comp, \alu|ShiftRight0~31\, alu|ShiftRight0~31, mips_multi, 1
instance = comp, \alu|ShiftRight0~36\, alu|ShiftRight0~36, mips_multi, 1
instance = comp, \alu|ShiftRight0~33\, alu|ShiftRight0~33, mips_multi, 1
instance = comp, \alu|ShiftRight0~34\, alu|ShiftRight0~34, mips_multi, 1
instance = comp, \alu|Mux22~2\, alu|Mux22~2, mips_multi, 1
instance = comp, \alu|ShiftRight0~89\, alu|ShiftRight0~89, mips_multi, 1
instance = comp, \alu|ShiftRight0~37\, alu|ShiftRight0~37, mips_multi, 1
instance = comp, \alu|ShiftRight0~38\, alu|ShiftRight0~38, mips_multi, 1
instance = comp, \alu|ShiftRight0~90\, alu|ShiftRight0~90, mips_multi, 1
instance = comp, \alu|Mux30~10\, alu|Mux30~10, mips_multi, 1
instance = comp, \alu|Mux30~11\, alu|Mux30~11, mips_multi, 1
instance = comp, \alu|Mux30~12\, alu|Mux30~12, mips_multi, 1
instance = comp, \alu|Mux30~13\, alu|Mux30~13, mips_multi, 1
instance = comp, \alu|Mux30~14\, alu|Mux30~14, mips_multi, 1
instance = comp, \regULA|sr_out[1]\, regULA|sr_out[1], mips_multi, 1
instance = comp, \breg_data_mux|m_out[1]~49\, breg_data_mux|m_out[1]~49, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[13]\, bcoreg|breg32_rtl_1_bypass[13], mips_multi, 1
instance = comp, \bcoreg|regA[1]~30\, bcoreg|regA[1]~30, mips_multi, 1
instance = comp, \rgA|sr_out[1]\, rgA|sr_out[1], mips_multi, 1
instance = comp, \alu|ShiftRight1~73\, alu|ShiftRight1~73, mips_multi, 1
instance = comp, \alu|ShiftLeft0~80\, alu|ShiftLeft0~80, mips_multi, 1
instance = comp, \alu|ShiftLeft0~81\, alu|ShiftLeft0~81, mips_multi, 1
instance = comp, \alu|ShiftLeft0~82\, alu|ShiftLeft0~82, mips_multi, 1
instance = comp, \alu|ShiftLeft0~47\, alu|ShiftLeft0~47, mips_multi, 1
instance = comp, \alu|ShiftLeft0~48\, alu|ShiftLeft0~48, mips_multi, 1
instance = comp, \alu|Mux8~4\, alu|Mux8~4, mips_multi, 1
instance = comp, \alu|Mux8~5\, alu|Mux8~5, mips_multi, 1
instance = comp, \alu|Mux8~7\, alu|Mux8~7, mips_multi, 1
instance = comp, \alu|ShiftRight1~67\, alu|ShiftRight1~67, mips_multi, 1
instance = comp, \alu|Mux8~1\, alu|Mux8~1, mips_multi, 1
instance = comp, \alu|Mux8~2\, alu|Mux8~2, mips_multi, 1
instance = comp, \alu|ShiftRight0~74\, alu|ShiftRight0~74, mips_multi, 1
instance = comp, \alu|ShiftRight0~75\, alu|ShiftRight0~75, mips_multi, 1
instance = comp, \alu|Mux8~3\, alu|Mux8~3, mips_multi, 1
instance = comp, \alu|Mux8~8\, alu|Mux8~8, mips_multi, 1
instance = comp, \pc|sr_out[23]~7\, pc|sr_out[23]~7, mips_multi, 1
instance = comp, \pc|sr_out[23]\, pc|sr_out[23], mips_multi, 1
instance = comp, \mux_ulaA|m_out[23]~8\, mux_ulaA|m_out[23]~8, mips_multi, 1
instance = comp, \alu|ShiftLeft0~13\, alu|ShiftLeft0~13, mips_multi, 1
instance = comp, \alu|ShiftLeft0~12\, alu|ShiftLeft0~12, mips_multi, 1
instance = comp, \bcoreg|regA[21]~10\, bcoreg|regA[21]~10, mips_multi, 1
instance = comp, \rgA|sr_out[21]\, rgA|sr_out[21], mips_multi, 1
instance = comp, \mux_ulaA|m_out[21]~10\, mux_ulaA|m_out[21]~10, mips_multi, 1
instance = comp, \alu|ShiftLeft0~14\, alu|ShiftLeft0~14, mips_multi, 1
instance = comp, \alu|ShiftLeft0~16\, alu|ShiftLeft0~16, mips_multi, 1
instance = comp, \alu|Mux10~20\, alu|Mux10~20, mips_multi, 1
instance = comp, \alu|ShiftLeft0~34\, alu|ShiftLeft0~34, mips_multi, 1
instance = comp, \alu|ShiftLeft0~38\, alu|ShiftLeft0~38, mips_multi, 1
instance = comp, \alu|a32~37\, alu|a32~37, mips_multi, 1
instance = comp, \alu|Mux10~12\, alu|Mux10~12, mips_multi, 1
instance = comp, \alu|Mux10~13\, alu|Mux10~13, mips_multi, 1
instance = comp, \alu|ShiftRight0~65\, alu|ShiftRight0~65, mips_multi, 1
instance = comp, \alu|ShiftRight0~64\, alu|ShiftRight0~64, mips_multi, 1
instance = comp, \alu|ShiftRight0~66\, alu|ShiftRight0~66, mips_multi, 1
instance = comp, \alu|ShiftRight1~65\, alu|ShiftRight1~65, mips_multi, 1
instance = comp, \alu|Mux10~15\, alu|Mux10~15, mips_multi, 1
instance = comp, \alu|Mux10~16\, alu|Mux10~16, mips_multi, 1
instance = comp, \alu|Mux10~17\, alu|Mux10~17, mips_multi, 1
instance = comp, \alu|Mux10~18\, alu|Mux10~18, mips_multi, 1
instance = comp, \alu|Mux10~19\, alu|Mux10~19, mips_multi, 1
instance = comp, \regULA|sr_out[21]\, regULA|sr_out[21], mips_multi, 1
instance = comp, \breg_data_mux|m_out[21]~19\, breg_data_mux|m_out[21]~19, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[53]~feeder\, bcoreg|breg32_rtl_1_bypass[53]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[53]\, bcoreg|breg32_rtl_1_bypass[53], mips_multi, 1
instance = comp, \bcoreg|regB[21]~11\, bcoreg|regB[21]~11, mips_multi, 1
instance = comp, \rgB|sr_out[21]\, rgB|sr_out[21], mips_multi, 1
instance = comp, \mux_store|m_out[21]~70\, mux_store|m_out[21]~70, mips_multi, 1
instance = comp, \mux_store|m_out[21]~42\, mux_store|m_out[21]~42, mips_multi, 1
instance = comp, \bcoreg|regB[11]~21\, bcoreg|regB[11]~21, mips_multi, 1
instance = comp, \rgB|sr_out[11]\, rgB|sr_out[11], mips_multi, 1
instance = comp, \mux_store|m_out[11]~31\, mux_store|m_out[11]~31, mips_multi, 1
instance = comp, \ir|sr_out[15]\, ir|sr_out[15], mips_multi, 1
instance = comp, \mux_reg_add|m_out[4]~4\, mux_reg_add|m_out[4]~4, mips_multi, 1
instance = comp, \bcoreg|regB[10]~22\, bcoreg|regB[10]~22, mips_multi, 1
instance = comp, \rgB|sr_out[10]\, rgB|sr_out[10], mips_multi, 1
instance = comp, \mux_store|m_out[10]~30\, mux_store|m_out[10]~30, mips_multi, 1
instance = comp, \ir|sr_out[14]\, ir|sr_out[14], mips_multi, 1
instance = comp, \mux_reg_add|m_out[3]~3\, mux_reg_add|m_out[3]~3, mips_multi, 1
instance = comp, \bcoreg|regB[4]~28\, bcoreg|regB[4]~28, mips_multi, 1
instance = comp, \rgB|sr_out[4]\, rgB|sr_out[4], mips_multi, 1
instance = comp, \mux_store|m_out[20]~41\, mux_store|m_out[20]~41, mips_multi, 1
instance = comp, \ir|sr_out[17]~feeder\, ir|sr_out[17]~feeder, mips_multi, 1
instance = comp, \ir|sr_out[17]\, ir|sr_out[17], mips_multi, 1
instance = comp, \mux_reg_add|m_out[1]~1\, mux_reg_add|m_out[1]~1, mips_multi, 1
instance = comp, \bcoreg|regB[19]~13\, bcoreg|regB[19]~13, mips_multi, 1
instance = comp, \rgB|sr_out[19]\, rgB|sr_out[19], mips_multi, 1
instance = comp, \mux_store|m_out[19]~68\, mux_store|m_out[19]~68, mips_multi, 1
instance = comp, \mux_store|m_out[19]~40\, mux_store|m_out[19]~40, mips_multi, 1
instance = comp, \ir|sr_out[18]\, ir|sr_out[18], mips_multi, 1
instance = comp, \mux_reg_add|m_out[2]~2\, mux_reg_add|m_out[2]~2, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[5]~feeder\, bcoreg|breg32_rtl_0_bypass[5]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[5]\, bcoreg|breg32_rtl_0_bypass[5], mips_multi, 1
instance = comp, \bcoreg|breg32~39\, bcoreg|breg32~39, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[12]~feeder\, bcoreg|breg32_rtl_0_bypass[12]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[12]\, bcoreg|breg32_rtl_0_bypass[12], mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[1]~feeder\, bcoreg|breg32_rtl_0_bypass[1]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[1]\, bcoreg|breg32_rtl_0_bypass[1], mips_multi, 1
instance = comp, \bcoreg|breg32~38\, bcoreg|breg32~38, mips_multi, 1
instance = comp, \bcoreg|breg32~44\, bcoreg|breg32~44, mips_multi, 1
instance = comp, \bcoreg|regB[18]~14\, bcoreg|regB[18]~14, mips_multi, 1
instance = comp, \rgB|sr_out[18]\, rgB|sr_out[18], mips_multi, 1
instance = comp, \mux_store|m_out[18]~67\, mux_store|m_out[18]~67, mips_multi, 1
instance = comp, \mux_store|m_out[18]~39\, mux_store|m_out[18]~39, mips_multi, 1
instance = comp, \ir|sr_out[23]\, ir|sr_out[23], mips_multi, 1
instance = comp, \ir|sr_out[24]\, ir|sr_out[24], mips_multi, 1
instance = comp, \bcoreg|breg32~42\, bcoreg|breg32~42, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[9]~feeder\, bcoreg|breg32_rtl_0_bypass[9]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[9]\, bcoreg|breg32_rtl_0_bypass[9], mips_multi, 1
instance = comp, \ctr_mips|Mux8~0\, ctr_mips|Mux8~0, mips_multi, 1
instance = comp, \ctr_mips|nstate.arith_imm_st~0\, ctr_mips|nstate.arith_imm_st~0, mips_multi, 1
instance = comp, \ctr_mips|pstate.arith_imm_st\, ctr_mips|pstate.arith_imm_st, mips_multi, 1
instance = comp, \ctr_mips|WideOr1~0\, ctr_mips|WideOr1~0, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[0]\, bcoreg|breg32_rtl_0_bypass[0], mips_multi, 1
instance = comp, \bcoreg|breg32~43\, bcoreg|breg32~43, mips_multi, 1
instance = comp, \bcoreg|breg32\, bcoreg|breg32, mips_multi, 1
instance = comp, \bcoreg|regA[5]~18\, bcoreg|regA[5]~18, mips_multi, 1
instance = comp, \rgA|sr_out[5]~feeder\, rgA|sr_out[5]~feeder, mips_multi, 1
instance = comp, \rgA|sr_out[5]\, rgA|sr_out[5], mips_multi, 1
instance = comp, \alu|a32~49\, alu|a32~49, mips_multi, 1
instance = comp, \alu|Mux26~0\, alu|Mux26~0, mips_multi, 1
instance = comp, \alu|Mux26~1\, alu|Mux26~1, mips_multi, 1
instance = comp, \alu|Mux26~2\, alu|Mux26~2, mips_multi, 1
instance = comp, \alu|Mux26~3\, alu|Mux26~3, mips_multi, 1
instance = comp, \alu|Mux26~4\, alu|Mux26~4, mips_multi, 1
instance = comp, \alu|Mux26~5\, alu|Mux26~5, mips_multi, 1
instance = comp, \alu|Mux26~7\, alu|Mux26~7, mips_multi, 1
instance = comp, \alu|Mux26\, alu|Mux26, mips_multi, 1
instance = comp, \regULA|sr_out[5]~feeder\, regULA|sr_out[5]~feeder, mips_multi, 1
instance = comp, \regULA|sr_out[5]\, regULA|sr_out[5], mips_multi, 1
instance = comp, \breg_data_mux|m_out[5]~32\, breg_data_mux|m_out[5]~32, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[21]~feeder\, bcoreg|breg32_rtl_1_bypass[21]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[21]\, bcoreg|breg32_rtl_1_bypass[21], mips_multi, 1
instance = comp, \bcoreg|regB[5]~27\, bcoreg|regB[5]~27, mips_multi, 1
instance = comp, \rgB|sr_out[5]\, rgB|sr_out[5], mips_multi, 1
instance = comp, \mux_store|m_out[5]~25\, mux_store|m_out[5]~25, mips_multi, 1
instance = comp, \rdm|sr_out[10]\, rdm|sr_out[10], mips_multi, 1
instance = comp, \breg_data_mux|m_out[2]~45\, breg_data_mux|m_out[2]~45, mips_multi, 1
instance = comp, \breg_data_mux|m_out[2]~46\, breg_data_mux|m_out[2]~46, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[15]~feeder\, bcoreg|breg32_rtl_1_bypass[15]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[15]\, bcoreg|breg32_rtl_1_bypass[15], mips_multi, 1
instance = comp, \bcoreg|regB[2]~30\, bcoreg|regB[2]~30, mips_multi, 1
instance = comp, \rgB|sr_out[2]\, rgB|sr_out[2], mips_multi, 1
instance = comp, \mux_store|m_out[2]~22\, mux_store|m_out[2]~22, mips_multi, 1
instance = comp, \ir|sr_out[11]\, ir|sr_out[11], mips_multi, 1
instance = comp, \mux_reg_add|m_out[0]~0\, mux_reg_add|m_out[0]~0, mips_multi, 1
instance = comp, \bcoreg|regB[1]~31\, bcoreg|regB[1]~31, mips_multi, 1
instance = comp, \rgB|sr_out[1]\, rgB|sr_out[1], mips_multi, 1
instance = comp, \mux_store|m_out[17]~38\, mux_store|m_out[17]~38, mips_multi, 1
instance = comp, \ir|sr_out[28]\, ir|sr_out[28], mips_multi, 1
instance = comp, \ctr_mips|Equal2~0\, ctr_mips|Equal2~0, mips_multi, 1
instance = comp, \b_enab|byteenable[0]~8\, b_enab|byteenable[0]~8, mips_multi, 1
instance = comp, \b_enab|byteenable[0]~13\, b_enab|byteenable[0]~13, mips_multi, 1
instance = comp, \ir|sr_out[2]\, ir|sr_out[2], mips_multi, 1
instance = comp, \actr|alu_ctr~8\, actr|alu_ctr~8, mips_multi, 1
instance = comp, \actr|alu_ctr[0]~15\, actr|alu_ctr[0]~15, mips_multi, 1
instance = comp, \actr|alu_ctr[0]~16\, actr|alu_ctr[0]~16, mips_multi, 1
instance = comp, \alu|Mux3~0\, alu|Mux3~0, mips_multi, 1
instance = comp, \alu|Mux3~1\, alu|Mux3~1, mips_multi, 1
instance = comp, \alu|Mux3~7\, alu|Mux3~7, mips_multi, 1
instance = comp, \alu|Mux3~8\, alu|Mux3~8, mips_multi, 1
instance = comp, \alu|Mux3~9\, alu|Mux3~9, mips_multi, 1
instance = comp, \alu|ShiftLeft0~66\, alu|ShiftLeft0~66, mips_multi, 1
instance = comp, \alu|ShiftLeft0~67\, alu|ShiftLeft0~67, mips_multi, 1
instance = comp, \alu|ShiftLeft0~126\, alu|ShiftLeft0~126, mips_multi, 1
instance = comp, \alu|Mux3~2\, alu|Mux3~2, mips_multi, 1
instance = comp, \alu|ShiftLeft0~125\, alu|ShiftLeft0~125, mips_multi, 1
instance = comp, \alu|Mux3~3\, alu|Mux3~3, mips_multi, 1
instance = comp, \alu|Mux3~5\, alu|Mux3~5, mips_multi, 1
instance = comp, \alu|Mux3~10\, alu|Mux3~10, mips_multi, 1
instance = comp, \alu|Equal0~0\, alu|Equal0~0, mips_multi, 1
instance = comp, \alu|Equal0~1\, alu|Equal0~1, mips_multi, 1
instance = comp, \alu|Equal0~2\, alu|Equal0~2, mips_multi, 1
instance = comp, \alu|Equal0~3\, alu|Equal0~3, mips_multi, 1
instance = comp, \alu|Equal0~7\, alu|Equal0~7, mips_multi, 1
instance = comp, \alu|Equal0~8\, alu|Equal0~8, mips_multi, 1
instance = comp, \alu|Equal0~9\, alu|Equal0~9, mips_multi, 1
instance = comp, \pc_wr_s~0\, pc_wr_s~0, mips_multi, 1
instance = comp, \pc|sr_out[0]~26\, pc|sr_out[0]~26, mips_multi, 1
instance = comp, \pc|sr_out[0]\, pc|sr_out[0], mips_multi, 1
instance = comp, \mux_ulaA|m_out[0]~27\, mux_ulaA|m_out[0]~27, mips_multi, 1
instance = comp, \alu|ShiftLeft0~20\, alu|ShiftLeft0~20, mips_multi, 1
instance = comp, \alu|Mux31~0\, alu|Mux31~0, mips_multi, 1
instance = comp, \alu|Mux31~1\, alu|Mux31~1, mips_multi, 1
instance = comp, \alu|ShiftRight0~26\, alu|ShiftRight0~26, mips_multi, 1
instance = comp, \alu|ShiftRight0~27\, alu|ShiftRight0~27, mips_multi, 1
instance = comp, \alu|ShiftRight1~17\, alu|ShiftRight1~17, mips_multi, 1
instance = comp, \alu|ShiftRight1~19\, alu|ShiftRight1~19, mips_multi, 1
instance = comp, \alu|ShiftRight1~13\, alu|ShiftRight1~13, mips_multi, 1
instance = comp, \alu|ShiftRight1~20\, alu|ShiftRight1~20, mips_multi, 1
instance = comp, \alu|Mux31~6\, alu|Mux31~6, mips_multi, 1
instance = comp, \alu|Mux31~4\, alu|Mux31~4, mips_multi, 1
instance = comp, \alu|Add1~62\, alu|Add1~62, mips_multi, 1
instance = comp, \alu|Mux31~10\, alu|Mux31~10, mips_multi, 1
instance = comp, \alu|Mux31~9\, alu|Mux31~9, mips_multi, 1
instance = comp, \alu|Mux0~5\, alu|Mux0~5, mips_multi, 1
instance = comp, \alu|Mux0~6\, alu|Mux0~6, mips_multi, 1
instance = comp, \alu|Mux0~7\, alu|Mux0~7, mips_multi, 1
instance = comp, \alu|Mux0~2\, alu|Mux0~2, mips_multi, 1
instance = comp, \alu|Mux0~3\, alu|Mux0~3, mips_multi, 1
instance = comp, \alu|ShiftLeft0~79\, alu|ShiftLeft0~79, mips_multi, 1
instance = comp, \alu|ShiftLeft0~135\, alu|ShiftLeft0~135, mips_multi, 1
instance = comp, \alu|ShiftLeft0~137\, alu|ShiftLeft0~137, mips_multi, 1
instance = comp, \alu|ShiftLeft0~138\, alu|ShiftLeft0~138, mips_multi, 1
instance = comp, \alu|ShiftLeft0~139\, alu|ShiftLeft0~139, mips_multi, 1
instance = comp, \alu|ShiftLeft0~115\, alu|ShiftLeft0~115, mips_multi, 1
instance = comp, \alu|ShiftLeft0~116\, alu|ShiftLeft0~116, mips_multi, 1
instance = comp, \alu|Mux0~0\, alu|Mux0~0, mips_multi, 1
instance = comp, \alu|Mux0~1\, alu|Mux0~1, mips_multi, 1
instance = comp, \alu|Mux0~4\, alu|Mux0~4, mips_multi, 1
instance = comp, \alu|Mux0~8\, alu|Mux0~8, mips_multi, 1
instance = comp, \pc|sr_out~33\, pc|sr_out~33, mips_multi, 1
instance = comp, \pc|sr_out[31]\, pc|sr_out[31], mips_multi, 1
instance = comp, \bcoreg|regA[31]~31\, bcoreg|regA[31]~31, mips_multi, 1
instance = comp, \rgA|sr_out[31]\, rgA|sr_out[31], mips_multi, 1
instance = comp, \mux_ulaA|m_out[31]~31\, mux_ulaA|m_out[31]~31, mips_multi, 1
instance = comp, \alu|tmp[31]~62\, alu|tmp[31]~62, mips_multi, 1
instance = comp, \alu|Mux31~3\, alu|Mux31~3, mips_multi, 1
instance = comp, \alu|Mux31~5\, alu|Mux31~5, mips_multi, 1
instance = comp, \alu|Mux31~7\, alu|Mux31~7, mips_multi, 1
instance = comp, \alu|Mux31~8\, alu|Mux31~8, mips_multi, 1
instance = comp, \regULA|sr_out[0]\, regULA|sr_out[0], mips_multi, 1
instance = comp, \rdm|sr_out[0]\, rdm|sr_out[0], mips_multi, 1
instance = comp, \breg_data_mux|m_out[3]~1\, breg_data_mux|m_out[3]~1, mips_multi, 1
instance = comp, \rdm|sr_out[16]\, rdm|sr_out[16], mips_multi, 1
instance = comp, \rdm|sr_out[24]\, rdm|sr_out[24], mips_multi, 1
instance = comp, \breg_data_mux|m_out[0]~2\, breg_data_mux|m_out[0]~2, mips_multi, 1
instance = comp, \breg_data_mux|m_out[0]~3\, breg_data_mux|m_out[0]~3, mips_multi, 1
instance = comp, \breg_data_mux|m_out[0]~4\, breg_data_mux|m_out[0]~4, mips_multi, 1
instance = comp, \bcoreg|regA[3]~28\, bcoreg|regA[3]~28, mips_multi, 1
instance = comp, \rgA|sr_out[3]\, rgA|sr_out[3], mips_multi, 1
instance = comp, \mux_ulaA|m_out[3]~28\, mux_ulaA|m_out[3]~28, mips_multi, 1
instance = comp, \alu|Mux22~12\, alu|Mux22~12, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[29]\, bcoreg|breg32_rtl_1_bypass[29], mips_multi, 1
instance = comp, \bcoreg|regA[9]~24\, bcoreg|regA[9]~24, mips_multi, 1
instance = comp, \rgA|sr_out[9]\, rgA|sr_out[9], mips_multi, 1
instance = comp, \alu|a32~53\, alu|a32~53, mips_multi, 1
instance = comp, \alu|Mux22~9\, alu|Mux22~9, mips_multi, 1
instance = comp, \alu|Mux22~4\, alu|Mux22~4, mips_multi, 1
instance = comp, \alu|Mux22~5\, alu|Mux22~5, mips_multi, 1
instance = comp, \alu|Mux22~6\, alu|Mux22~6, mips_multi, 1
instance = comp, \alu|Mux22~7\, alu|Mux22~7, mips_multi, 1
instance = comp, \alu|Mux22~8\, alu|Mux22~8, mips_multi, 1
instance = comp, \alu|Mux22~10\, alu|Mux22~10, mips_multi, 1
instance = comp, \alu|Mux22~11\, alu|Mux22~11, mips_multi, 1
instance = comp, \alu|Mux22~13\, alu|Mux22~13, mips_multi, 1
instance = comp, \regULA|sr_out[9]\, regULA|sr_out[9], mips_multi, 1
instance = comp, \pc|sr_out[9]~21\, pc|sr_out[9]~21, mips_multi, 1
instance = comp, \pc|sr_out[9]\, pc|sr_out[9], mips_multi, 1
instance = comp, \mux_mem|m_out[9]~7\, mux_mem|m_out[9]~7, mips_multi, 1
instance = comp, \ir|sr_out[6]\, ir|sr_out[6], mips_multi, 1
instance = comp, \pc|sr_out[8]\, pc|sr_out[8], mips_multi, 1
instance = comp, \mux_mem|m_out[8]~6\, mux_mem|m_out[8]~6, mips_multi, 1
instance = comp, \ir|sr_out[31]\, ir|sr_out[31], mips_multi, 1
instance = comp, \ctr_mips|nstate.branch_ex_st~1\, ctr_mips|nstate.branch_ex_st~1, mips_multi, 1
instance = comp, \ctr_mips|pstate.branch_ex_st\, ctr_mips|pstate.branch_ex_st, mips_multi, 1
instance = comp, \pc|sr_out[7]~23\, pc|sr_out[7]~23, mips_multi, 1
instance = comp, \pc|sr_out[7]\, pc|sr_out[7], mips_multi, 1
instance = comp, \mux_mem|m_out[7]~5\, mux_mem|m_out[7]~5, mips_multi, 1
instance = comp, \ir|sr_out[29]\, ir|sr_out[29], mips_multi, 1
instance = comp, \ctr_mips|nstate.rtype_ex_st~3\, ctr_mips|nstate.rtype_ex_st~3, mips_multi, 1
instance = comp, \ctr_mips|pstate.rtype_ex_st\, ctr_mips|pstate.rtype_ex_st, mips_multi, 1
instance = comp, \actr|alu_ctr~2\, actr|alu_ctr~2, mips_multi, 1
instance = comp, \alu|Mux10~6\, alu|Mux10~6, mips_multi, 1
instance = comp, \alu|Mux10~7\, alu|Mux10~7, mips_multi, 1
instance = comp, \alu|Mux10~8\, alu|Mux10~8, mips_multi, 1
instance = comp, \alu|Mux25~2\, alu|Mux25~2, mips_multi, 1
instance = comp, \alu|Mux23~11\, alu|Mux23~11, mips_multi, 1
instance = comp, \alu|a32~52\, alu|a32~52, mips_multi, 1
instance = comp, \alu|Mux23~8\, alu|Mux23~8, mips_multi, 1
instance = comp, \alu|Mux23~4\, alu|Mux23~4, mips_multi, 1
instance = comp, \alu|Mux23~5\, alu|Mux23~5, mips_multi, 1
instance = comp, \alu|Mux23~6\, alu|Mux23~6, mips_multi, 1
instance = comp, \alu|Mux23~7\, alu|Mux23~7, mips_multi, 1
instance = comp, \alu|Mux23~9\, alu|Mux23~9, mips_multi, 1
instance = comp, \alu|Mux23~10\, alu|Mux23~10, mips_multi, 1
instance = comp, \alu|Mux23~12\, alu|Mux23~12, mips_multi, 1
instance = comp, \regULA|sr_out[8]\, regULA|sr_out[8], mips_multi, 1
instance = comp, \mux_mem|m_out[6]~4\, mux_mem|m_out[6]~4, mips_multi, 1
instance = comp, \ir|sr_out[26]\, ir|sr_out[26], mips_multi, 1
instance = comp, \ctr_mips|Mux5~1\, ctr_mips|Mux5~1, mips_multi, 1
instance = comp, \ctr_mips|Mux5~0\, ctr_mips|Mux5~0, mips_multi, 1
instance = comp, \ctr_mips|Mux5~2\, ctr_mips|Mux5~2, mips_multi, 1
instance = comp, \ctr_mips|nstate.c_mem_add_st~0\, ctr_mips|nstate.c_mem_add_st~0, mips_multi, 1
instance = comp, \ctr_mips|pstate.c_mem_add_st\, ctr_mips|pstate.c_mem_add_st, mips_multi, 1
instance = comp, \ctr_mips|WideNor0~0\, ctr_mips|WideNor0~0, mips_multi, 1
instance = comp, \ctr_mips|Mux0~0\, ctr_mips|Mux0~0, mips_multi, 1
instance = comp, \ctr_mips|Selector0~0\, ctr_mips|Selector0~0, mips_multi, 1
instance = comp, \ctr_mips|Selector0~1\, ctr_mips|Selector0~1, mips_multi, 1
instance = comp, \ctr_mips|Selector0~2\, ctr_mips|Selector0~2, mips_multi, 1
instance = comp, \ctr_mips|pstate.fetch_st\, ctr_mips|pstate.fetch_st, mips_multi, 1
instance = comp, \mux_ulaB|m_out[0]~18\, mux_ulaB|m_out[0]~18, mips_multi, 1
instance = comp, \mux_ulaB|m_out[7]~38\, mux_ulaB|m_out[7]~38, mips_multi, 1
instance = comp, \mux_ulaB|m_out[7]~39\, mux_ulaB|m_out[7]~39, mips_multi, 1
instance = comp, \alu|a32~51\, alu|a32~51, mips_multi, 1
instance = comp, \alu|Mux24~6\, alu|Mux24~6, mips_multi, 1
instance = comp, \alu|Mux24~1\, alu|Mux24~1, mips_multi, 1
instance = comp, \alu|Mux24~2\, alu|Mux24~2, mips_multi, 1
instance = comp, \alu|Mux24~3\, alu|Mux24~3, mips_multi, 1
instance = comp, \alu|Mux24~4\, alu|Mux24~4, mips_multi, 1
instance = comp, \alu|Mux24~5\, alu|Mux24~5, mips_multi, 1
instance = comp, \alu|Mux24~7\, alu|Mux24~7, mips_multi, 1
instance = comp, \alu|Mux24\, alu|Mux24, mips_multi, 1
instance = comp, \regULA|sr_out[7]~feeder\, regULA|sr_out[7]~feeder, mips_multi, 1
instance = comp, \regULA|sr_out[7]\, regULA|sr_out[7], mips_multi, 1
instance = comp, \mux_mem|m_out[5]~3\, mux_mem|m_out[5]~3, mips_multi, 1
instance = comp, \ir|sr_out[27]\, ir|sr_out[27], mips_multi, 1
instance = comp, \ctr_mips|Mux7~0\, ctr_mips|Mux7~0, mips_multi, 1
instance = comp, \ctr_mips|nstate.writemem_st~0\, ctr_mips|nstate.writemem_st~0, mips_multi, 1
instance = comp, \ctr_mips|pstate.writemem_st\, ctr_mips|pstate.writemem_st, mips_multi, 1
instance = comp, \mux_mem|m_out[4]~2\, mux_mem|m_out[4]~2, mips_multi, 1
instance = comp, \ir|sr_out[30]\, ir|sr_out[30], mips_multi, 1
instance = comp, \ctr_mips|Mux6~0\, ctr_mips|Mux6~0, mips_multi, 1
instance = comp, \ctr_mips|nstate.readmem_st~0\, ctr_mips|nstate.readmem_st~0, mips_multi, 1
instance = comp, \ctr_mips|pstate.readmem_st\, ctr_mips|pstate.readmem_st, mips_multi, 1
instance = comp, \mux_mem|m_out[3]~1\, mux_mem|m_out[3]~1, mips_multi, 1
instance = comp, \ir|sr_out[5]\, ir|sr_out[5], mips_multi, 1
instance = comp, \actr|alu_ctr[3]~20\, actr|alu_ctr[3]~20, mips_multi, 1
instance = comp, \actr|alu_ctr[3]~19\, actr|alu_ctr[3]~19, mips_multi, 1
instance = comp, \actr|alu_ctr[3]~18\, actr|alu_ctr[3]~18, mips_multi, 1
instance = comp, \actr|alu_ctr[3]~21\, actr|alu_ctr[3]~21, mips_multi, 1
instance = comp, \alu|Mux29~15\, alu|Mux29~15, mips_multi, 1
instance = comp, \alu|Mux29~8\, alu|Mux29~8, mips_multi, 1
instance = comp, \alu|Mux29~11\, alu|Mux29~11, mips_multi, 1
instance = comp, \alu|Mux29~12\, alu|Mux29~12, mips_multi, 1
instance = comp, \alu|Mux29~13\, alu|Mux29~13, mips_multi, 1
instance = comp, \alu|Mux29~16\, alu|Mux29~16, mips_multi, 1
instance = comp, \alu|Mux29~17\, alu|Mux29~17, mips_multi, 1
instance = comp, \alu|Mux29~21\, alu|Mux29~21, mips_multi, 1
instance = comp, \pc|sr_out[2]~0\, pc|sr_out[2]~0, mips_multi, 1
instance = comp, \pc|sr_out[2]\, pc|sr_out[2], mips_multi, 1
instance = comp, \mux_mem|m_out[2]~0\, mux_mem|m_out[2]~0, mips_multi, 1
instance = comp, \ir|sr_out[1]\, ir|sr_out[1], mips_multi, 1
instance = comp, \mux_store|m_out[16]~36\, mux_store|m_out[16]~36, mips_multi, 1
instance = comp, \mux_store|m_out[16]~37\, mux_store|m_out[16]~37, mips_multi, 1
instance = comp, \ir|sr_out[19]~feeder\, ir|sr_out[19]~feeder, mips_multi, 1
instance = comp, \ir|sr_out[19]\, ir|sr_out[19], mips_multi, 1
instance = comp, \bcoreg|Equal1~0\, bcoreg|Equal1~0, mips_multi, 1
instance = comp, \bcoreg|Equal1~1\, bcoreg|Equal1~1, mips_multi, 1
instance = comp, \bcoreg|regB[0]~0\, bcoreg|regB[0]~0, mips_multi, 1
instance = comp, \rgB|sr_out[0]\, rgB|sr_out[0], mips_multi, 1
instance = comp, \mux_store|m_out[0]~20\, mux_store|m_out[0]~20, mips_multi, 1
instance = comp, \debug[1]~I\, debug[1], mips_multi, 1
instance = comp, \debug[0]~I\, debug[0], mips_multi, 1
instance = comp, \data~0\, data~0, mips_multi, 1
instance = comp, \data~1\, data~1, mips_multi, 1
instance = comp, \data~2\, data~2, mips_multi, 1
instance = comp, \data~3\, data~3, mips_multi, 1
instance = comp, \data~4\, data~4, mips_multi, 1
instance = comp, \data~5\, data~5, mips_multi, 1
instance = comp, \data~6\, data~6, mips_multi, 1
instance = comp, \data~7\, data~7, mips_multi, 1
instance = comp, \data~8\, data~8, mips_multi, 1
instance = comp, \data~9\, data~9, mips_multi, 1
instance = comp, \data~10\, data~10, mips_multi, 1
instance = comp, \data~11\, data~11, mips_multi, 1
instance = comp, \data~12\, data~12, mips_multi, 1
instance = comp, \data~13\, data~13, mips_multi, 1
instance = comp, \data~14\, data~14, mips_multi, 1
instance = comp, \data~15\, data~15, mips_multi, 1
instance = comp, \data~16\, data~16, mips_multi, 1
instance = comp, \data~17\, data~17, mips_multi, 1
instance = comp, \data~18\, data~18, mips_multi, 1
instance = comp, \data~19\, data~19, mips_multi, 1
instance = comp, \data~20\, data~20, mips_multi, 1
instance = comp, \data~21\, data~21, mips_multi, 1
instance = comp, \data~22\, data~22, mips_multi, 1
instance = comp, \data~23\, data~23, mips_multi, 1
instance = comp, \data~24\, data~24, mips_multi, 1
instance = comp, \data~25\, data~25, mips_multi, 1
instance = comp, \data~26\, data~26, mips_multi, 1
instance = comp, \data~27\, data~27, mips_multi, 1
instance = comp, \data~28\, data~28, mips_multi, 1
instance = comp, \data~29\, data~29, mips_multi, 1
instance = comp, \data~30\, data~30, mips_multi, 1
instance = comp, \data~31\, data~31, mips_multi, 1
instance = comp, \pc|sr_out[16]~14\, pc|sr_out[16]~14, mips_multi, 1
instance = comp, \pc|sr_out[16]\, pc|sr_out[16], mips_multi, 1
instance = comp, \data~32\, data~32, mips_multi, 1
instance = comp, \data~33\, data~33, mips_multi, 1
instance = comp, \data~34\, data~34, mips_multi, 1
instance = comp, \data~35\, data~35, mips_multi, 1
instance = comp, \data~36\, data~36, mips_multi, 1
instance = comp, \data~37\, data~37, mips_multi, 1
instance = comp, \pc|sr_out[19]~11\, pc|sr_out[19]~11, mips_multi, 1
instance = comp, \pc|sr_out[19]\, pc|sr_out[19], mips_multi, 1
instance = comp, \data~38\, data~38, mips_multi, 1
instance = comp, \data~39\, data~39, mips_multi, 1
instance = comp, \pc|sr_out[20]~10\, pc|sr_out[20]~10, mips_multi, 1
instance = comp, \pc|sr_out[20]\, pc|sr_out[20], mips_multi, 1
instance = comp, \data~40\, data~40, mips_multi, 1
instance = comp, \data~41\, data~41, mips_multi, 1
instance = comp, \pc|sr_out[21]~9\, pc|sr_out[21]~9, mips_multi, 1
instance = comp, \pc|sr_out[21]\, pc|sr_out[21], mips_multi, 1
instance = comp, \data~42\, data~42, mips_multi, 1
instance = comp, \data~43\, data~43, mips_multi, 1
instance = comp, \data~44\, data~44, mips_multi, 1
instance = comp, \data~45\, data~45, mips_multi, 1
instance = comp, \data~46\, data~46, mips_multi, 1
instance = comp, \data~47\, data~47, mips_multi, 1
instance = comp, \data~48\, data~48, mips_multi, 1
instance = comp, \data~49\, data~49, mips_multi, 1
instance = comp, \data~50\, data~50, mips_multi, 1
instance = comp, \data~51\, data~51, mips_multi, 1
instance = comp, \bcoreg|regA[26]~5\, bcoreg|regA[26]~5, mips_multi, 1
instance = comp, \rgA|sr_out[26]\, rgA|sr_out[26], mips_multi, 1
instance = comp, \alu|a32~42\, alu|a32~42, mips_multi, 1
instance = comp, \mux_ulaA|m_out[26]~5\, mux_ulaA|m_out[26]~5, mips_multi, 1
instance = comp, \alu|Mux5~2\, alu|Mux5~2, mips_multi, 1
instance = comp, \alu|Mux5~3\, alu|Mux5~3, mips_multi, 1
instance = comp, \alu|Mux5~4\, alu|Mux5~4, mips_multi, 1
instance = comp, \alu|Mux5~5\, alu|Mux5~5, mips_multi, 1
instance = comp, \alu|Mux5~6\, alu|Mux5~6, mips_multi, 1
instance = comp, \alu|Mux5~8\, alu|Mux5~8, mips_multi, 1
instance = comp, \alu|Mux5\, alu|Mux5, mips_multi, 1
instance = comp, \pc|sr_out[26]~4\, pc|sr_out[26]~4, mips_multi, 1
instance = comp, \pc|sr_out[26]\, pc|sr_out[26], mips_multi, 1
instance = comp, \data~52\, data~52, mips_multi, 1
instance = comp, \data~53\, data~53, mips_multi, 1
instance = comp, \data~54\, data~54, mips_multi, 1
instance = comp, \data~55\, data~55, mips_multi, 1
instance = comp, \data~56\, data~56, mips_multi, 1
instance = comp, \data~57\, data~57, mips_multi, 1
instance = comp, \data~58\, data~58, mips_multi, 1
instance = comp, \data~59\, data~59, mips_multi, 1
instance = comp, \data~60\, data~60, mips_multi, 1
instance = comp, \data~61\, data~61, mips_multi, 1
instance = comp, \data~62\, data~62, mips_multi, 1
instance = comp, \data~63\, data~63, mips_multi, 1
instance = comp, \data[0]~I\, data[0], mips_multi, 1
instance = comp, \data[1]~I\, data[1], mips_multi, 1
instance = comp, \data[2]~I\, data[2], mips_multi, 1
instance = comp, \data[3]~I\, data[3], mips_multi, 1
instance = comp, \data[4]~I\, data[4], mips_multi, 1
instance = comp, \data[5]~I\, data[5], mips_multi, 1
instance = comp, \data[6]~I\, data[6], mips_multi, 1
instance = comp, \data[7]~I\, data[7], mips_multi, 1
instance = comp, \data[8]~I\, data[8], mips_multi, 1
instance = comp, \data[9]~I\, data[9], mips_multi, 1
instance = comp, \data[10]~I\, data[10], mips_multi, 1
instance = comp, \data[11]~I\, data[11], mips_multi, 1
instance = comp, \data[12]~I\, data[12], mips_multi, 1
instance = comp, \data[13]~I\, data[13], mips_multi, 1
instance = comp, \data[14]~I\, data[14], mips_multi, 1
instance = comp, \data[15]~I\, data[15], mips_multi, 1
instance = comp, \data[16]~I\, data[16], mips_multi, 1
instance = comp, \data[17]~I\, data[17], mips_multi, 1
instance = comp, \data[18]~I\, data[18], mips_multi, 1
instance = comp, \data[19]~I\, data[19], mips_multi, 1
instance = comp, \data[20]~I\, data[20], mips_multi, 1
instance = comp, \data[21]~I\, data[21], mips_multi, 1
instance = comp, \data[22]~I\, data[22], mips_multi, 1
instance = comp, \data[23]~I\, data[23], mips_multi, 1
instance = comp, \data[24]~I\, data[24], mips_multi, 1
instance = comp, \data[25]~I\, data[25], mips_multi, 1
instance = comp, \data[26]~I\, data[26], mips_multi, 1
instance = comp, \data[27]~I\, data[27], mips_multi, 1
instance = comp, \data[28]~I\, data[28], mips_multi, 1
instance = comp, \data[29]~I\, data[29], mips_multi, 1
instance = comp, \data[30]~I\, data[30], mips_multi, 1
instance = comp, \data[31]~I\, data[31], mips_multi, 1
