5 18 1fd81 3 4 ffffffff main
8 /home/bryce3/trevorw/devel/covered/diags/verilog 2 -t (merge12_dut) 2 -i (main.dut) 2 -vcd (merge12b.vcd) 2 -o (merge12b.cdd) 2 -v (merge12b.v) 2 -y (./lib) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
15 main 0
3 0 merge12_dut "main.dut" 0 ./lib/merge12_dut.v 1 13 1 
2 1 0 0 0 0 1 1 1008 0 0 4 1 a
2 2 0 0 0 0 1 29 1008 1 0 1 18 0 1 0 0 0 0
2 3 0 0 0 0 1 1 1004 0 0 4 1 foo.c
2 4 0 0 0 0 1 29 1000 3 0 1 18 0 1 0 0 0 0
2 5 0 0 0 0 2 2b 1008 2 4 1 18 0 1 0 0 0 0
2 6 7 7 7 70008 3 45 100a 5 0 1 18 0 1 0 0 0 0
2 7 7 7 7 a000e 1 3d 5002 0 0 1 18 0 1 0 0 0 0 foo
1 a 1 2 e 1 0 3 0 4 17 f f 0 0 0 0
1 b 2 5 107000a 1 0 3 0 4 17 0 f 0 0 0 0
4 6 1 7 0 6
4 7 6 6 0 6
3 1 merge12_dut.foo "main.dut.foo" 0 ./lib/merge12_dut.v 7 11 1 
2 8 9 9 9 60006 1 0 1004 0 0 32 48 0 0
2 9 9 9 9 20002 0 1 1410 0 0 4 1 c
2 10 9 9 9 20006 1 37 16 8 9
2 11 10 10 10 a000a 1 1 1004 0 0 4 1 c
2 12 10 10 10 60006 1 1 1008 0 0 4 1 a
2 13 10 10 10 6000a 1 6 1108 11 12 4 18 0 f 7 0 8 0
2 14 10 10 10 20002 0 1 1410 0 0 4 1 b
2 15 10 10 10 2000a 1 37 1a 13 14
1 c 3 8 107000c 1 0 3 0 4 17 0 f 0 0 0 0
4 10 11 15 15 10
4 15 0 0 0 10
