5 16 fd01 3 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (slist2.vcd) 2 -o (slist2.cdd) 2 -v (slist2.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 slist2.v 1 17 1 
2 1 0 0 0 0 1 1000 0 0 1 1 b
2 2 0 0 0 0 29 1000 1 0 1 18 0 1 0 0 0 0
2 3 0 0 0 0 1 1000 0 0 1 1 c
2 4 0 0 0 0 29 1000 3 0 1 18 0 1 0 0 0 0
2 5 0 0 0 0 2b 1000 2 4 1 18 0 1 0 0 0 0
2 6 5 5 70008 1 45 1002 5 0 1 18 0 1 0 0 0 0
2 7 6 6 b000b 0 1 1000 0 0 1 1 c
2 8 6 6 70007 0 1 1000 0 0 1 1 b
2 9 6 6 7000b 0 8 1000 7 8 1 18 0 1 0 0 0 0
2 10 6 6 30003 0 1 1400 0 0 1 1 a
2 11 6 6 3000b 0 37 2 9 10
1 a 1 3 1070004 1 0 0 0 1 17 0 1 0 0 0 0
1 b 2 3 70007 1 0 0 0 1 17 0 1 0 0 0 0
1 c 3 3 7000a 1 0 0 0 1 17 0 1 0 0 0 0
4 6 1 11 0 6
4 11 6 6 6 6
3 1 main.u$0 "main.u$0" 0 slist2.v 8 15 1 
