puts "#HD: Running synthesis for block Static"
puts "	#HD: Setting Tcl Params:"
set_param hd.visual 0
create_project -in_memory -part xc7a100tcsg324-1
add_files ./sources/hdl/Patmos.v
add_files ./sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_clk_ibuf.v
add_files ./sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_infrastructure.v
add_files ./sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v
add_files ./sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v
add_files ./sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_arb_mux.v
add_files ./sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_arb_row_col.v
add_files ./sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_arb_select.v
add_files ./sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_cntrl.v
add_files ./sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_common.v
add_files ./sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_compare.v
add_files ./sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_mach.v
add_files ./sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_queue.v
add_files ./sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_state.v
add_files ./sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_col_mach.v
add_files ./sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_mc.v
add_files ./sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_rank_cntrl.v
add_files ./sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_rank_common.v
add_files ./sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_rank_mach.v
add_files ./sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v
add_files ./sources/hdl/ddr2_ctrl/rtl/ecc/mig_7series_v4_0_ecc_buf.v
add_files ./sources/hdl/ddr2_ctrl/rtl/ecc/mig_7series_v4_0_ecc_dec_fix.v
add_files ./sources/hdl/ddr2_ctrl/rtl/ecc/mig_7series_v4_0_ecc_gen.v
add_files ./sources/hdl/ddr2_ctrl/rtl/ecc/mig_7series_v4_0_ecc_merge_enc.v
add_files ./sources/hdl/ddr2_ctrl/rtl/ecc/mig_7series_v4_0_fi_xor.v
add_files ./sources/hdl/ddr2_ctrl/rtl/ip_top/mig_7series_v4_0_mem_intfc.v
add_files ./sources/hdl/ddr2_ctrl/rtl/ip_top/mig_7series_v4_0_memc_ui_top_std.v
add_files ./sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v
add_files ./sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v
add_files ./sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_tempmon.v
add_files ./sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v
add_files ./sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_if_post_fifo.v
add_files ./sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy.v
add_files ./sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v
add_files ./sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v
add_files ./sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v
add_files ./sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v
add_files ./sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal.v
add_files ./sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal_hr.v
add_files ./sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_oclkdelay_cal.v
add_files ./sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_prbs_rdlvl.v
add_files ./sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v
add_files ./sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_top.v
add_files ./sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_wrcal.v
add_files ./sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl_off_delay.v
add_files ./sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_prbs_gen.v
add_files ./sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_ck_addr_cmd_delay.v
add_files ./sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v
add_files ./sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_lim.v
add_files ./sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_poc_top.v
add_files ./sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_mux.v
add_files ./sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_data.v
add_files ./sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_samp.v
add_files ./sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_edge.v
add_files ./sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_cntlr.v
add_files ./sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_po_cntlr.v
add_files ./sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_poc_pd.v
add_files ./sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_poc_tap_base.v
add_files ./sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_poc_meta.v
add_files ./sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_poc_edge_store.v
add_files ./sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_poc_cc.v
add_files ./sources/hdl/ddr2_ctrl/rtl/ui/mig_7series_v4_0_ui_cmd.v
add_files ./sources/hdl/ddr2_ctrl/rtl/ui/mig_7series_v4_0_ui_rd_data.v
add_files ./sources/hdl/ddr2_ctrl/rtl/ui/mig_7series_v4_0_ui_top.v
add_files ./sources/hdl/ddr2_ctrl/rtl/ui/mig_7series_v4_0_ui_wr_data.v
add_files ./sources/hdl/ddr2_ctrl/rtl/ddr2_ctrl_mig.v
add_files ./sources/hdl/ddr2_ctrl/rtl/ddr2_ctrl.v
add_files ./sources/hdl/clk_manager/clk_manager.v
add_files ./sources/hdl/clk_manager/clk_manager_clk_wiz.v
add_files ./sources/hdl/ocp.vhd
set_property LIBRARY work [get_files ./sources/hdl/ocp.vhd]
add_files ./sources/hdl/ocp_burst_to_ddr2_ctrl.vhd
set_property LIBRARY work [get_files ./sources/hdl/ocp_burst_to_ddr2_ctrl.vhd]
add_files ./sources/hdl/nexys4ddr_io.vhd
set_property LIBRARY work [get_files ./sources/hdl/nexys4ddr_io.vhd]
add_files ./sources/hdl/icap_ctrl_config.vhd
set_property LIBRARY work [get_files ./sources/hdl/icap_ctrl_config.vhd]
add_files ./sources/hdl/icap_ctrl.vhd
set_property LIBRARY work [get_files ./sources/hdl/icap_ctrl.vhd]
add_files ./sources/hdl/ocp_to_bram.vhd
set_property LIBRARY work [get_files ./sources/hdl/ocp_to_bram.vhd]
add_files ./sources/hdl/recon_spm.vhd
set_property LIBRARY work [get_files ./sources/hdl/recon_spm.vhd]
add_files ./sources/hdl/icap_ctrl_defs.vhd
set_property LIBRARY work [get_files ./sources/hdl/icap_ctrl_defs.vhd]
add_files ./sources/hdl/tdp_sc_bram.vhd
set_property LIBRARY work [get_files ./sources/hdl/tdp_sc_bram.vhd]
add_files ./sources/hdl/patmos_nexys4ddr-recon.vhdl
set_property LIBRARY work [get_files ./sources/hdl/patmos_nexys4ddr-recon.vhdl]
add_files ./sources/xdc/nexys4ddr.xdc
set_property USED_IN {synthesis} [get_files ./sources/xdc/nexys4ddr.xdc]
add_files ./sources/hdl/clk_manager/clk_manager.xdc
set_property USED_IN {synthesis} [get_files ./sources/hdl/clk_manager/clk_manager.xdc]
add_files ./sources/hdl/ddr2_ctrl/constraints/ddr2_ctrl.xdc
set_property USED_IN {synthesis} [get_files ./sources/hdl/ddr2_ctrl/constraints/ddr2_ctrl.xdc]
add_files ./sources/hdl/ddr2_ctrl/constraints/ddr2_ctrl_ooc.xdc
set_property USED_IN {synthesis out_of_context} [get_files ./sources/hdl/ddr2_ctrl/constraints/ddr2_ctrl_ooc.xdc]
synth_design -mode default -flatten_hierarchy rebuilt -top patmos_top -part xc7a100tcsg324-1
write_checkpoint -force ./synth/Static/patmos_top_synth.dcp
report_utilization -file ./synth/Static/patmos_top_utilization_synth.rpt
close_project
puts "#HD: Synthesis of module Static complete\n"
puts "#HD: Running synthesis for block recon_matmul_3b_32x32"
puts "	#HD: Setting Tcl Params:"
set_param hd.visual 0
create_project -in_memory -part xc7a100tcsg324-1
add_files ./sources/hdl/MEM_PACKAGE_MATMUL.vhd
set_property LIBRARY work [get_files ./sources/hdl/MEM_PACKAGE_MATMUL.vhd]
add_files ./sources/hdl/HWA_PACKAGE_MATMUL.vhd
set_property LIBRARY work [get_files ./sources/hdl/HWA_PACKAGE_MATMUL.vhd]
add_files ./sources/hdl/recon_matmul_3b_32x32.vhd
set_property LIBRARY work [get_files ./sources/hdl/recon_matmul_3b_32x32.vhd]
add_files ./sources/hdl/bram_tdp.vhd
set_property LIBRARY work [get_files ./sources/hdl/bram_tdp.vhd]
add_files ./sources/hdl/n_bank_matmul.vhd
set_property LIBRARY work [get_files ./sources/hdl/n_bank_matmul.vhd]
add_files ./sources/hdl/matmul_hw.vhd
set_property LIBRARY work [get_files ./sources/hdl/matmul_hw.vhd]
add_files ./sources/hdl/matmul_hw_fmul_32cud.vhd
set_property LIBRARY work [get_files ./sources/hdl/matmul_hw_fmul_32cud.vhd]
add_files ./sources/hdl/matmul_hw_fadd_32bkb.vhd
set_property LIBRARY work [get_files ./sources/hdl/matmul_hw_fadd_32bkb.vhd]
add_files ./sources/hdl/matmul_hw_ap_fadd_3_full_dsp_32/matmul_hw_ap_fadd_3_full_dsp_32.xci
set_property LIBRARY work [get_files ./sources/hdl/matmul_hw_ap_fadd_3_full_dsp_32/matmul_hw_ap_fadd_3_full_dsp_32.xci]
add_files ./sources/hdl/matmul_hw_ap_fmul_2_max_dsp_32/matmul_hw_ap_fmul_2_max_dsp_32.xci
set_property LIBRARY work [get_files ./sources/hdl/matmul_hw_ap_fmul_2_max_dsp_32/matmul_hw_ap_fmul_2_max_dsp_32.xci]
synth_design -mode out_of_context -flatten_hierarchy rebuilt -top recon_matrix -part xc7a100tcsg324-1
write_checkpoint -force ./synth/recon_matmul_3b_32x32/recon_matrix_synth.dcp
report_utilization -file ./synth/recon_matmul_3b_32x32/recon_matrix_utilization_synth.rpt
close_project
puts "#HD: Synthesis of module recon_matmul_3b_32x32 complete\n"
puts "#HD: Running synthesis for block recon_minver_1b_32x32"
puts "	#HD: Setting Tcl Params:"
set_param hd.visual 0
create_project -in_memory -part xc7a100tcsg324-1
add_files ./sources/hdl/MEM_PACKAGE_MINVER.vhd
set_property LIBRARY work [get_files ./sources/hdl/MEM_PACKAGE_MINVER.vhd]
add_files ./sources/hdl/HWA_PACKAGE_MINVER.vhd
set_property LIBRARY work [get_files ./sources/hdl/HWA_PACKAGE_MINVER.vhd]
add_files ./sources/hdl/recon_minver_1b_32x32.vhd
set_property LIBRARY work [get_files ./sources/hdl/recon_minver_1b_32x32.vhd]
add_files ./sources/hdl/n_bank_minver.vhd
set_property LIBRARY work [get_files ./sources/hdl/n_bank_minver.vhd]
add_files ./sources/hdl/minver_hwa.vhd
set_property LIBRARY work [get_files ./sources/hdl/minver_hwa.vhd]
add_files ./sources/hdl/minver_hwa_fcmp_3fYi.vhd
set_property LIBRARY work [get_files ./sources/hdl/minver_hwa_fcmp_3fYi.vhd]
add_files ./sources/hdl/minver_hwa_fdiv_3dEe.vhd
set_property LIBRARY work [get_files ./sources/hdl/minver_hwa_fdiv_3dEe.vhd]
add_files ./sources/hdl/minver_hwa_fmul_3cud.vhd
set_property LIBRARY work [get_files ./sources/hdl/minver_hwa_fmul_3cud.vhd]
add_files ./sources/hdl/minver_hwa_fsub_3bkb.vhd
set_property LIBRARY work [get_files ./sources/hdl/minver_hwa_fsub_3bkb.vhd]
add_files ./sources/hdl/bram_tdp.vhd
set_property LIBRARY work [get_files ./sources/hdl/bram_tdp.vhd]
add_files ./sources/hdl/minver_hwa_work.vhd
set_property LIBRARY work [get_files ./sources/hdl/minver_hwa_work.vhd]
add_files ./sources/hdl/minver_hwa_fpext_eOg.vhd
set_property LIBRARY work [get_files ./sources/hdl/minver_hwa_fpext_eOg.vhd]
add_files ./sources/hdl/minver_hwa_dcmp_6g8j.vhd
set_property LIBRARY work [get_files ./sources/hdl/minver_hwa_dcmp_6g8j.vhd]
add_files ./sources/hdl/minver_hwa_ap_dcmp_0_no_dsp_64/minver_hwa_ap_dcmp_0_no_dsp_64.xci
set_property LIBRARY work [get_files ./sources/hdl/minver_hwa_ap_dcmp_0_no_dsp_64/minver_hwa_ap_dcmp_0_no_dsp_64.xci]
add_files ./sources/hdl/minver_hwa_ap_fcmp_0_no_dsp_32/minver_hwa_ap_fcmp_0_no_dsp_32.xci
set_property LIBRARY work [get_files ./sources/hdl/minver_hwa_ap_fcmp_0_no_dsp_32/minver_hwa_ap_fcmp_0_no_dsp_32.xci]
add_files ./sources/hdl/minver_hwa_ap_fdiv_14_no_dsp_32/minver_hwa_ap_fdiv_14_no_dsp_32.xci
set_property LIBRARY work [get_files ./sources/hdl/minver_hwa_ap_fdiv_14_no_dsp_32/minver_hwa_ap_fdiv_14_no_dsp_32.xci]
add_files ./sources/hdl/minver_hwa_ap_fmul_2_max_dsp_32/minver_hwa_ap_fmul_2_max_dsp_32.xci
set_property LIBRARY work [get_files ./sources/hdl/minver_hwa_ap_fmul_2_max_dsp_32/minver_hwa_ap_fmul_2_max_dsp_32.xci]
add_files ./sources/hdl/minver_hwa_ap_fpext_0_no_dsp_32/minver_hwa_ap_fpext_0_no_dsp_32.xci
set_property LIBRARY work [get_files ./sources/hdl/minver_hwa_ap_fpext_0_no_dsp_32/minver_hwa_ap_fpext_0_no_dsp_32.xci]
add_files ./sources/hdl/minver_hwa_ap_fsub_3_full_dsp_32/minver_hwa_ap_fsub_3_full_dsp_32.xci
set_property LIBRARY work [get_files ./sources/hdl/minver_hwa_ap_fsub_3_full_dsp_32/minver_hwa_ap_fsub_3_full_dsp_32.xci]
synth_design -mode out_of_context -flatten_hierarchy rebuilt -top recon_matrix -part xc7a100tcsg324-1
write_checkpoint -force ./synth/recon_minver_1b_32x32/recon_matrix_synth.dcp
report_utilization -file ./synth/recon_minver_1b_32x32/recon_matrix_utilization_synth.rpt
close_project
puts "#HD: Synthesis of module recon_minver_1b_32x32 complete\n"
file mkdir ./implement
file delete -force ./implement/config_recon_matmul_3b_32x32_implement
file mkdir ./implement/config_recon_matmul_3b_32x32_implement
file mkdir ./implement/config_recon_matmul_3b_32x32_implement/reports
puts "#HD: Running implementation config_recon_matmul_3b_32x32_implement"
puts "	#HD: Setting Tcl Params:"
set_param hd.visual 0
create_project -in_memory -part xc7a100tcsg324-1
add_files ./synth/Static/patmos_top_synth.dcp
add_files ./sources/xdc/nexys4ddr.xdc
set_property USED_IN {implementation} [get_files ./sources/xdc/nexys4ddr.xdc]
add_files ./sources/xdc/pblocks.xdc
set_property USED_IN {implementation} [get_files ./sources/xdc/pblocks.xdc]
add_files ./sources/hdl/clk_manager/clk_manager.xdc
set_property USED_IN {implementation} [get_files ./sources/hdl/clk_manager/clk_manager.xdc]
add_files ./sources/hdl/ddr2_ctrl/constraints/ddr2_ctrl.xdc
set_property USED_IN {implementation} [get_files ./sources/hdl/ddr2_ctrl/constraints/ddr2_ctrl.xdc]
add_files ./sources/hdl/ddr2_ctrl/constraints/ddr2_ctrl_ooc.xdc
set_property USED_IN {implementation out_of_context} [get_files ./sources/hdl/ddr2_ctrl/constraints/ddr2_ctrl_ooc.xdc]
link_design -mode default -part xc7a100tcsg324-1 -top patmos_top
set_property HD.RECONFIGURABLE 1 [get_cells recon_matrix_inst_0]
read_checkpoint -cell recon_matrix_inst_0 ./synth/recon_matmul_3b_32x32/recon_matrix_synth.dcp -strict
write_checkpoint -force ./implement/config_recon_matmul_3b_32x32_implement/patmos_top_link_design.dcp
opt_design
puts "	#HD: Completed: opt_design"
write_checkpoint -force ./implement/config_recon_matmul_3b_32x32_implement/patmos_top_opt_design.dcp
place_design
puts "	#HD: Completed: place_design"
write_checkpoint -force ./implement/config_recon_matmul_3b_32x32_implement/patmos_top_place_design.dcp
phys_opt_design
puts "	#HD: Completed: phys_opt_design"
write_checkpoint -force ./implement/config_recon_matmul_3b_32x32_implement/patmos_top_phys_opt_design.dcp
route_design
puts "	#HD: Completed: route_design"
write_checkpoint -force ./implement/config_recon_matmul_3b_32x32_implement/patmos_top_route_design.dcp
report_utilization -file ./implement/config_recon_matmul_3b_32x32_implement/reports/patmos_top_utilization_route_design.rpt
report_route_status -file ./implement/config_recon_matmul_3b_32x32_implement/reports/patmos_top_route_status.rpt
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -file ./implement/config_recon_matmul_3b_32x32_implement/reports/patmos_top_timing_summary.rpt
report_drc -ruledeck bitstream_checks -name patmos_top -file ./implement/config_recon_matmul_3b_32x32_implement/reports/patmos_top_drc_bitstream_checks.rpt
debug::report_design_status
write_checkpoint -force -cell recon_matrix_inst_0 ./implement/config_recon_matmul_3b_32x32_implement/pblock_recon_matrix_inst_0_recon_matmul_3b_32x32_route_design.dcp
file copy -force ./implement/config_recon_matmul_3b_32x32_implement/pblock_recon_matrix_inst_0_recon_matmul_3b_32x32_route_design.dcp ./checkpoint
update_design -cell recon_matrix_inst_0 -black_box
lock_design -level routing
write_checkpoint -force ./implement/config_recon_matmul_3b_32x32_implement/patmos_top_static.dcp
file copy -force ./implement/config_recon_matmul_3b_32x32_implement/patmos_top_static.dcp ./checkpoint
close_project
puts "#HD: Implementation config_recon_matmul_3b_32x32_implement complete\n"
file mkdir ./implement
file delete -force ./implement/config_recon_minver_1b_32x32_import
file mkdir ./implement/config_recon_minver_1b_32x32_import
file mkdir ./implement/config_recon_minver_1b_32x32_import/reports
puts "#HD: Running implementation config_recon_minver_1b_32x32_import"
puts "	#HD: Setting Tcl Params:"
set_param hd.visual 0
create_project -in_memory -part xc7a100tcsg324-1
add_files ./checkpoint/patmos_top_static.dcp
link_design -mode default -part xc7a100tcsg324-1 -top patmos_top
read_checkpoint -cell recon_matrix_inst_0 ./synth/recon_minver_1b_32x32/recon_matrix_synth.dcp -strict
write_checkpoint -force ./implement/config_recon_minver_1b_32x32_import/patmos_top_link_design.dcp
opt_design
puts "	#HD: Completed: opt_design"
write_checkpoint -force ./implement/config_recon_minver_1b_32x32_import/patmos_top_opt_design.dcp
place_design
puts "	#HD: Completed: place_design"
write_checkpoint -force ./implement/config_recon_minver_1b_32x32_import/patmos_top_place_design.dcp
phys_opt_design
puts "	#HD: Completed: phys_opt_design"
write_checkpoint -force ./implement/config_recon_minver_1b_32x32_import/patmos_top_phys_opt_design.dcp
route_design
puts "	#HD: Completed: route_design"
write_checkpoint -force ./implement/config_recon_minver_1b_32x32_import/patmos_top_route_design.dcp
report_utilization -file ./implement/config_recon_minver_1b_32x32_import/reports/patmos_top_utilization_route_design.rpt
report_route_status -file ./implement/config_recon_minver_1b_32x32_import/reports/patmos_top_route_status.rpt
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -file ./implement/config_recon_minver_1b_32x32_import/reports/patmos_top_timing_summary.rpt
report_drc -ruledeck bitstream_checks -name patmos_top -file ./implement/config_recon_minver_1b_32x32_import/reports/patmos_top_drc_bitstream_checks.rpt
debug::report_design_status
write_checkpoint -force -cell recon_matrix_inst_0 ./implement/config_recon_minver_1b_32x32_import/pblock_recon_matrix_inst_0_recon_minver_1b_32x32_route_design.dcp
file copy -force ./implement/config_recon_minver_1b_32x32_import/pblock_recon_matrix_inst_0_recon_minver_1b_32x32_route_design.dcp ./checkpoint
close_project
puts "#HD: Implementation config_recon_minver_1b_32x32_import complete\n"
puts "#HD: Running pr_verify between initial config config_recon_matmul_3b_32x32_implement and subsequent configurations config_recon_minver_1b_32x32_import"
pr_verify -full_check -initial ./implement/config_recon_matmul_3b_32x32_implement/patmos_top_route_design.dcp -additional "./implement/config_recon_minver_1b_32x32_import/patmos_top_route_design.dcp"
puts "	#HD: Setting Tcl Params:"
set_param hd.visual 0
puts "	#HD: Running write_bitstream on config_recon_matmul_3b_32x32_implement"
open_checkpoint ./implement/config_recon_matmul_3b_32x32_implement/patmos_top_route_design.dcp
set_property BITSTREAM.GENERAL.COMPRESS        TRUE [current_design]
write_bitstream -force -bin_file ./bitstreams/config_recon_matmul_3b_32x32_implement
close_project
puts "	#HD: Running write_bitstream on config_recon_minver_1b_32x32_import"
open_checkpoint ./implement/config_recon_minver_1b_32x32_import/patmos_top_route_design.dcp
set_property BITSTREAM.GENERAL.COMPRESS        TRUE [current_design]
write_bitstream -force -bin_file ./bitstreams/config_recon_minver_1b_32x32_import
close_project
