#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: preset_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3912.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
preset_i2_i2_o2.clk[0] (.latch)                                  1.338     1.338
preset_i2_i2_o2.Q[0] (.latch) [clock-to-output]                  0.124     1.462
new_new_new_n_n3465___.in[0] (.names)                            1.338     2.800
new_new_new_n_n3465___.out[0] (.names)                           0.195     2.995
new_new_new_nrq5_2___.in[1] (.names)                             1.338     4.332
new_new_new_nrq5_2___.out[0] (.names)                            0.195     4.527
new_new_new_n_n3966___.in[2] (.names)                            1.338     5.865
new_new_new_n_n3966___.out[0] (.names)                           0.195     6.060
new_new_new_n_n3991___.in[2] (.names)                            1.338     7.398
new_new_new_n_n3991___.out[0] (.names)                           0.195     7.593
new_new_new_n_n3888___.in[1] (.names)                            1.338     8.931
new_new_new_n_n3888___.out[0] (.names)                           0.195     9.126
new_new_new_n_n4017___.in[1] (.names)                            1.338    10.463
new_new_new_n_n4017___.out[0] (.names)                           0.195    10.658
new_new_new_n_n3925___.in[1] (.names)                            1.338    11.996
new_new_new_n_n3925___.out[0] (.names)                           0.195    12.191
new_new_new_n_n4082___.in[1] (.names)                            1.338    13.529
new_new_new_n_n4082___.out[0] (.names)                           0.195    13.724
new_new_new_n_n3948___.in[1] (.names)                            1.338    15.062
new_new_new_n_n3948___.out[0] (.names)                           0.195    15.257
new_new_new_n_n4144___.in[1] (.names)                            1.338    16.594
new_new_new_n_n4144___.out[0] (.names)                           0.195    16.789
new_new_new_n_n3403___.in[1] (.names)                            1.338    18.127
new_new_new_n_n3403___.out[0] (.names)                           0.195    18.322
new_new_new_[1216]___.in[2] (.names)                             1.338    19.660
new_new_new_[1216]___.out[0] (.names)                            0.195    19.855
n1470.in[1] (.names)                                             1.338    21.193
n1470.out[0] (.names)                                            0.195    21.388
n_n3912.D[0] (.latch)                                            1.338    22.726
data arrival time                                                         22.726

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3912.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -22.726
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.454


#Path 2
Startpoint: preset_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : [1348]_o2.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
preset_i2_i2_o2.clk[0] (.latch)                                  1.338     1.338
preset_i2_i2_o2.Q[0] (.latch) [clock-to-output]                  0.124     1.462
new_new_new_n_n3465___.in[0] (.names)                            1.338     2.800
new_new_new_n_n3465___.out[0] (.names)                           0.195     2.995
new_new_new_nrq5_2___.in[1] (.names)                             1.338     4.332
new_new_new_nrq5_2___.out[0] (.names)                            0.195     4.527
new_new_new_n_n3966___.in[2] (.names)                            1.338     5.865
new_new_new_n_n3966___.out[0] (.names)                           0.195     6.060
new_new_new_n_n3991___.in[2] (.names)                            1.338     7.398
new_new_new_n_n3991___.out[0] (.names)                           0.195     7.593
new_new_new_n_n3888___.in[1] (.names)                            1.338     8.931
new_new_new_n_n3888___.out[0] (.names)                           0.195     9.126
new_new_new_n_n4017___.in[1] (.names)                            1.338    10.463
new_new_new_n_n4017___.out[0] (.names)                           0.195    10.658
new_new_new_n_n3925___.in[1] (.names)                            1.338    11.996
new_new_new_n_n3925___.out[0] (.names)                           0.195    12.191
new_new_new_n_n4082___.in[1] (.names)                            1.338    13.529
new_new_new_n_n4082___.out[0] (.names)                           0.195    13.724
new_new_new_n_n3948___.in[1] (.names)                            1.338    15.062
new_new_new_n_n3948___.out[0] (.names)                           0.195    15.257
new_new_new_n_n4144___.in[1] (.names)                            1.338    16.594
new_new_new_n_n4144___.out[0] (.names)                           0.195    16.789
new_new_new_n_n3403___.in[1] (.names)                            1.338    18.127
new_new_new_n_n3403___.out[0] (.names)                           0.195    18.322
new_new_new_n_n4196___.in[1] (.names)                            1.338    19.660
new_new_new_n_n4196___.out[0] (.names)                           0.195    19.855
n2150_1.in[2] (.names)                                           1.338    21.193
n2150_1.out[0] (.names)                                          0.195    21.388
[1348]_o2.D[0] (.latch)                                          1.338    22.726
data arrival time                                                         22.726

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
[1348]_o2.clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -22.726
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.454


#Path 3
Startpoint: preset_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : [1347]_o2.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
preset_i2_i2_o2.clk[0] (.latch)                                  1.338     1.338
preset_i2_i2_o2.Q[0] (.latch) [clock-to-output]                  0.124     1.462
new_new_new_n_n3465___.in[0] (.names)                            1.338     2.800
new_new_new_n_n3465___.out[0] (.names)                           0.195     2.995
new_new_new_nrq5_2___.in[1] (.names)                             1.338     4.332
new_new_new_nrq5_2___.out[0] (.names)                            0.195     4.527
new_new_new_n_n3966___.in[2] (.names)                            1.338     5.865
new_new_new_n_n3966___.out[0] (.names)                           0.195     6.060
new_new_new_n_n3991___.in[2] (.names)                            1.338     7.398
new_new_new_n_n3991___.out[0] (.names)                           0.195     7.593
new_new_new_n_n3888___.in[1] (.names)                            1.338     8.931
new_new_new_n_n3888___.out[0] (.names)                           0.195     9.126
new_new_new_n_n4017___.in[1] (.names)                            1.338    10.463
new_new_new_n_n4017___.out[0] (.names)                           0.195    10.658
new_new_new_n_n3925___.in[1] (.names)                            1.338    11.996
new_new_new_n_n3925___.out[0] (.names)                           0.195    12.191
new_new_new_n_n4082___.in[1] (.names)                            1.338    13.529
new_new_new_n_n4082___.out[0] (.names)                           0.195    13.724
new_new_new_n_n3948___.in[1] (.names)                            1.338    15.062
new_new_new_n_n3948___.out[0] (.names)                           0.195    15.257
new_new_new_n_n4144___.in[1] (.names)                            1.338    16.594
new_new_new_n_n4144___.out[0] (.names)                           0.195    16.789
new_new_new_n_n3403___.in[1] (.names)                            1.338    18.127
new_new_new_n_n3403___.out[0] (.names)                           0.195    18.322
new_new_new_n_n4196___.in[1] (.names)                            1.338    19.660
new_new_new_n_n4196___.out[0] (.names)                           0.195    19.855
n2145_1.in[2] (.names)                                           1.338    21.193
n2145_1.out[0] (.names)                                          0.195    21.388
[1347]_o2.D[0] (.latch)                                          1.338    22.726
data arrival time                                                         22.726

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
[1347]_o2.clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -22.726
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.454


#Path 4
Startpoint: preset_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : [841]_o2.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
preset_i2_i2_o2.clk[0] (.latch)                                  1.338     1.338
preset_i2_i2_o2.Q[0] (.latch) [clock-to-output]                  0.124     1.462
new_new_new_n_n3465___.in[0] (.names)                            1.338     2.800
new_new_new_n_n3465___.out[0] (.names)                           0.195     2.995
new_new_new_nrq5_2___.in[1] (.names)                             1.338     4.332
new_new_new_nrq5_2___.out[0] (.names)                            0.195     4.527
new_new_new_n_n3966___.in[2] (.names)                            1.338     5.865
new_new_new_n_n3966___.out[0] (.names)                           0.195     6.060
new_new_new_n_n3991___.in[2] (.names)                            1.338     7.398
new_new_new_n_n3991___.out[0] (.names)                           0.195     7.593
new_new_new_n_n3888___.in[1] (.names)                            1.338     8.931
new_new_new_n_n3888___.out[0] (.names)                           0.195     9.126
new_new_new_n_n4017___.in[1] (.names)                            1.338    10.463
new_new_new_n_n4017___.out[0] (.names)                           0.195    10.658
new_new_new_n_n3925___.in[1] (.names)                            1.338    11.996
new_new_new_n_n3925___.out[0] (.names)                           0.195    12.191
new_new_new_n_n4082___.in[1] (.names)                            1.338    13.529
new_new_new_n_n4082___.out[0] (.names)                           0.195    13.724
new_new_new_n_n3948___.in[1] (.names)                            1.338    15.062
new_new_new_n_n3948___.out[0] (.names)                           0.195    15.257
new_new_new_n_n4144___.in[1] (.names)                            1.338    16.594
new_new_new_n_n4144___.out[0] (.names)                           0.195    16.789
new_new_new_n_n3403___.in[1] (.names)                            1.338    18.127
new_new_new_n_n3403___.out[0] (.names)                           0.195    18.322
new_new_new_n_n4196___.in[1] (.names)                            1.338    19.660
new_new_new_n_n4196___.out[0] (.names)                           0.195    19.855
n2160.in[1] (.names)                                             1.338    21.193
n2160.out[0] (.names)                                            0.195    21.388
[841]_o2.D[0] (.latch)                                           1.338    22.726
data arrival time                                                         22.726

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
[841]_o2.clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -22.726
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.454


#Path 5
Startpoint: preset_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3336.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
preset_i2_i2_o2.clk[0] (.latch)                                  1.338     1.338
preset_i2_i2_o2.Q[0] (.latch) [clock-to-output]                  0.124     1.462
new_new_new_n_n3465___.in[0] (.names)                            1.338     2.800
new_new_new_n_n3465___.out[0] (.names)                           0.195     2.995
new_new_new_nrq5_6___.in[2] (.names)                             1.338     4.332
new_new_new_nrq5_6___.out[0] (.names)                            0.195     4.527
new_new_new_[2140]___.in[1] (.names)                             1.338     5.865
new_new_new_[2140]___.out[0] (.names)                            0.195     6.060
new_new_new_n_n3569___.in[0] (.names)                            1.338     7.398
new_new_new_n_n3569___.out[0] (.names)                           0.195     7.593
new_new_new_[2136]___.in[2] (.names)                             1.338     8.931
new_new_new_[2136]___.out[0] (.names)                            0.195     9.126
new_new_new_n_n3955___.in[2] (.names)                            1.338    10.463
new_new_new_n_n3955___.out[0] (.names)                           0.195    10.658
new_new_new_[2104]___.in[0] (.names)                             1.338    11.996
new_new_new_[2104]___.out[0] (.names)                            0.195    12.191
new_new_new_n_n3236___.in[3] (.names)                            1.338    13.529
new_new_new_n_n3236___.out[0] (.names)                           0.195    13.724
new_new_new_[1639]___.in[0] (.names)                             1.338    15.062
new_new_new_[1639]___.out[0] (.names)                            0.195    15.257
new_new_new_n_n3729___.in[3] (.names)                            1.338    16.594
new_new_new_n_n3729___.out[0] (.names)                           0.195    16.789
new_new_new_n_n3746___.in[2] (.names)                            1.338    18.127
new_new_new_n_n3746___.out[0] (.names)                           0.195    18.322
n1635.in[2] (.names)                                             1.338    19.660
n1635.out[0] (.names)                                            0.195    19.855
n_n3336.D[0] (.latch)                                            1.338    21.193
data arrival time                                                         21.193

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3336.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.193
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -19.921


#Path 6
Startpoint: preset_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4158.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
preset_i2_i2_o2.clk[0] (.latch)                                  1.338     1.338
preset_i2_i2_o2.Q[0] (.latch) [clock-to-output]                  0.124     1.462
new_new_new_n_n3465___.in[0] (.names)                            1.338     2.800
new_new_new_n_n3465___.out[0] (.names)                           0.195     2.995
new_new_new_nrq5_6___.in[2] (.names)                             1.338     4.332
new_new_new_nrq5_6___.out[0] (.names)                            0.195     4.527
new_new_new_[2140]___.in[1] (.names)                             1.338     5.865
new_new_new_[2140]___.out[0] (.names)                            0.195     6.060
new_new_new_n_n3569___.in[0] (.names)                            1.338     7.398
new_new_new_n_n3569___.out[0] (.names)                           0.195     7.593
new_new_new_[2136]___.in[2] (.names)                             1.338     8.931
new_new_new_[2136]___.out[0] (.names)                            0.195     9.126
new_new_new_n_n3955___.in[2] (.names)                            1.338    10.463
new_new_new_n_n3955___.out[0] (.names)                           0.195    10.658
new_new_new_[2104]___.in[0] (.names)                             1.338    11.996
new_new_new_[2104]___.out[0] (.names)                            0.195    12.191
new_new_new_n_n3236___.in[3] (.names)                            1.338    13.529
new_new_new_n_n3236___.out[0] (.names)                           0.195    13.724
new_new_new_[1639]___.in[0] (.names)                             1.338    15.062
new_new_new_[1639]___.out[0] (.names)                            0.195    15.257
new_new_new_n_n3729___.in[3] (.names)                            1.338    16.594
new_new_new_n_n3729___.out[0] (.names)                           0.195    16.789
new_new_new_n_n3746___.in[2] (.names)                            1.338    18.127
new_new_new_n_n3746___.out[0] (.names)                           0.195    18.322
n1086.in[1] (.names)                                             1.338    19.660
n1086.out[0] (.names)                                            0.195    19.855
n_n4158.D[0] (.latch)                                            1.338    21.193
data arrival time                                                         21.193

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4158.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.193
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -19.921


#Path 7
Startpoint: preset_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4145.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
preset_i2_i2_o2.clk[0] (.latch)                                  1.338     1.338
preset_i2_i2_o2.Q[0] (.latch) [clock-to-output]                  0.124     1.462
new_new_new_n_n3465___.in[0] (.names)                            1.338     2.800
new_new_new_n_n3465___.out[0] (.names)                           0.195     2.995
new_new_new_nrq5_2___.in[1] (.names)                             1.338     4.332
new_new_new_nrq5_2___.out[0] (.names)                            0.195     4.527
new_new_new_n_n3966___.in[2] (.names)                            1.338     5.865
new_new_new_n_n3966___.out[0] (.names)                           0.195     6.060
new_new_new_n_n3991___.in[2] (.names)                            1.338     7.398
new_new_new_n_n3991___.out[0] (.names)                           0.195     7.593
new_new_new_n_n3888___.in[1] (.names)                            1.338     8.931
new_new_new_n_n3888___.out[0] (.names)                           0.195     9.126
new_new_new_n_n4017___.in[1] (.names)                            1.338    10.463
new_new_new_n_n4017___.out[0] (.names)                           0.195    10.658
new_new_new_n_n3925___.in[1] (.names)                            1.338    11.996
new_new_new_n_n3925___.out[0] (.names)                           0.195    12.191
new_new_new_n_n4082___.in[1] (.names)                            1.338    13.529
new_new_new_n_n4082___.out[0] (.names)                           0.195    13.724
new_new_new_n_n3948___.in[1] (.names)                            1.338    15.062
new_new_new_n_n3948___.out[0] (.names)                           0.195    15.257
new_new_new_n_n4144___.in[1] (.names)                            1.338    16.594
new_new_new_n_n4144___.out[0] (.names)                           0.195    16.789
new_new_new_[1249]___.in[1] (.names)                             1.338    18.127
new_new_new_[1249]___.out[0] (.names)                            0.195    18.322
n1395.in[1] (.names)                                             1.338    19.660
n1395.out[0] (.names)                                            0.195    19.855
n_n4145.D[0] (.latch)                                            1.338    21.193
data arrival time                                                         21.193

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4145.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.193
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -19.921


#Path 8
Startpoint: preset_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : [1346]_o2.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
preset_i2_i2_o2.clk[0] (.latch)                                  1.338     1.338
preset_i2_i2_o2.Q[0] (.latch) [clock-to-output]                  0.124     1.462
new_new_new_n_n3465___.in[0] (.names)                            1.338     2.800
new_new_new_n_n3465___.out[0] (.names)                           0.195     2.995
new_new_new_nrq5_2___.in[1] (.names)                             1.338     4.332
new_new_new_nrq5_2___.out[0] (.names)                            0.195     4.527
new_new_new_n_n3966___.in[2] (.names)                            1.338     5.865
new_new_new_n_n3966___.out[0] (.names)                           0.195     6.060
new_new_new_n_n3991___.in[2] (.names)                            1.338     7.398
new_new_new_n_n3991___.out[0] (.names)                           0.195     7.593
new_new_new_n_n3888___.in[1] (.names)                            1.338     8.931
new_new_new_n_n3888___.out[0] (.names)                           0.195     9.126
new_new_new_n_n4017___.in[1] (.names)                            1.338    10.463
new_new_new_n_n4017___.out[0] (.names)                           0.195    10.658
new_new_new_n_n3925___.in[1] (.names)                            1.338    11.996
new_new_new_n_n3925___.out[0] (.names)                           0.195    12.191
new_new_new_n_n4082___.in[1] (.names)                            1.338    13.529
new_new_new_n_n4082___.out[0] (.names)                           0.195    13.724
new_new_new_n_n3948___.in[1] (.names)                            1.338    15.062
new_new_new_n_n3948___.out[0] (.names)                           0.195    15.257
new_new_new_n_n4144___.in[1] (.names)                            1.338    16.594
new_new_new_n_n4144___.out[0] (.names)                           0.195    16.789
new_new_new_n_n3403___.in[1] (.names)                            1.338    18.127
new_new_new_n_n3403___.out[0] (.names)                           0.195    18.322
n2140_1.in[1] (.names)                                           1.338    19.660
n2140_1.out[0] (.names)                                          0.195    19.855
[1346]_o2.D[0] (.latch)                                          1.338    21.193
data arrival time                                                         21.193

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
[1346]_o2.clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.193
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -19.921


#Path 9
Startpoint: n_n3535.Q[0] (.latch clocked by pclk)
Endpoint  : nak3_9_i2_i2_o2.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3535.clk[0] (.latch)                                          1.338     1.338
n_n3535.Q[0] (.latch) [clock-to-output]                          0.124     1.462
new_new_new_[7410]___.in[0] (.names)                             1.338     2.800
new_new_new_[7410]___.out[0] (.names)                            0.195     2.995
new_new_new_[1319]___.in[0] (.names)                             1.338     4.332
new_new_new_[1319]___.out[0] (.names)                            0.195     4.527
new_new_new_[7423]___.in[2] (.names)                             1.338     5.865
new_new_new_[7423]___.out[0] (.names)                            0.195     6.060
new_new_new_[1316]___.in[2] (.names)                             1.338     7.398
new_new_new_[1316]___.out[0] (.names)                            0.195     7.593
new_new_new_[7436]___.in[0] (.names)                             1.338     8.931
new_new_new_[7436]___.out[0] (.names)                            0.195     9.126
new_new_new_n_n3396___.in[2] (.names)                            1.338    10.463
new_new_new_n_n3396___.out[0] (.names)                           0.195    10.658
new_new_new_[1302]___.in[0] (.names)                             1.338    11.996
new_new_new_[1302]___.out[0] (.names)                            0.195    12.191
new_new_new_n_n3581___.in[0] (.names)                            1.338    13.529
new_new_new_n_n3581___.out[0] (.names)                           0.195    13.724
new_new_new_n_n3512___.in[2] (.names)                            1.338    15.062
new_new_new_n_n3512___.out[0] (.names)                           0.195    15.257
new_new_new_n_n3883___.in[3] (.names)                            1.338    16.594
new_new_new_n_n3883___.out[0] (.names)                           0.195    16.789
new_new_new_[989]___.in[2] (.names)                              1.338    18.127
new_new_new_[989]___.out[0] (.names)                             0.195    18.322
nak3_9_i2_i2_i2.in[0] (.names)                                   1.338    19.660
nak3_9_i2_i2_i2.out[0] (.names)                                  0.195    19.855
nak3_9_i2_i2_o2.D[0] (.latch)                                    1.338    21.193
data arrival time                                                         21.193

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nak3_9_i2_i2_o2.clk[0] (.latch)                                  1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.193
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -19.921


#Path 10
Startpoint: n_n3626.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4167.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3626.clk[0] (.latch)                                          1.338     1.338
n_n3626.Q[0] (.latch) [clock-to-output]                          0.124     1.462
new_new_new_[2236]___.in[0] (.names)                             1.338     2.800
new_new_new_[2236]___.out[0] (.names)                            0.195     2.995
new_new_new_n_n3976___.in[3] (.names)                            1.338     4.332
new_new_new_n_n3976___.out[0] (.names)                           0.195     4.527
new_new_new_n_n4200___.in[0] (.names)                            1.338     5.865
new_new_new_n_n4200___.out[0] (.names)                           0.195     6.060
new_new_new_[7002]___.in[1] (.names)                             1.338     7.398
new_new_new_[7002]___.out[0] (.names)                            0.195     7.593
new_new_new_n_n3281___.in[3] (.names)                            1.338     8.931
new_new_new_n_n3281___.out[0] (.names)                           0.195     9.126
new_new_new_n_n4202___.in[0] (.names)                            1.338    10.463
new_new_new_n_n4202___.out[0] (.names)                           0.195    10.658
new_new_new_[1938]___.in[1] (.names)                             1.338    11.996
new_new_new_[1938]___.out[0] (.names)                            0.195    12.191
new_new_new_n_n4189___.in[3] (.names)                            1.338    13.529
new_new_new_n_n4189___.out[0] (.names)                           0.195    13.724
new_new_new_[1730]___.in[0] (.names)                             1.338    15.062
new_new_new_[1730]___.out[0] (.names)                            0.195    15.257
new_new_new_n_n3857___.in[3] (.names)                            1.338    16.594
new_new_new_n_n3857___.out[0] (.names)                           0.195    16.789
new_new_new_n_n4168___.in[1] (.names)                            1.338    18.127
new_new_new_n_n4168___.out[0] (.names)                           0.195    18.322
n1600.in[1] (.names)                                             1.338    19.660
n1600.out[0] (.names)                                            0.195    19.855
n_n4167.D[0] (.latch)                                            1.338    21.193
data arrival time                                                         21.193

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4167.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.193
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -19.921


#Path 11
Startpoint: n_n3626.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4114.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3626.clk[0] (.latch)                                          1.338     1.338
n_n3626.Q[0] (.latch) [clock-to-output]                          0.124     1.462
new_new_new_[2236]___.in[0] (.names)                             1.338     2.800
new_new_new_[2236]___.out[0] (.names)                            0.195     2.995
new_new_new_n_n3976___.in[3] (.names)                            1.338     4.332
new_new_new_n_n3976___.out[0] (.names)                           0.195     4.527
new_new_new_n_n4200___.in[0] (.names)                            1.338     5.865
new_new_new_n_n4200___.out[0] (.names)                           0.195     6.060
new_new_new_[7002]___.in[1] (.names)                             1.338     7.398
new_new_new_[7002]___.out[0] (.names)                            0.195     7.593
new_new_new_n_n3281___.in[3] (.names)                            1.338     8.931
new_new_new_n_n3281___.out[0] (.names)                           0.195     9.126
new_new_new_n_n4202___.in[0] (.names)                            1.338    10.463
new_new_new_n_n4202___.out[0] (.names)                           0.195    10.658
new_new_new_[1938]___.in[1] (.names)                             1.338    11.996
new_new_new_[1938]___.out[0] (.names)                            0.195    12.191
new_new_new_n_n4189___.in[3] (.names)                            1.338    13.529
new_new_new_n_n4189___.out[0] (.names)                           0.195    13.724
new_new_new_[1730]___.in[0] (.names)                             1.338    15.062
new_new_new_[1730]___.out[0] (.names)                            0.195    15.257
new_new_new_n_n3857___.in[3] (.names)                            1.338    16.594
new_new_new_n_n3857___.out[0] (.names)                           0.195    16.789
new_new_new_n_n4168___.in[1] (.names)                            1.338    18.127
new_new_new_n_n4168___.out[0] (.names)                           0.195    18.322
n683.in[1] (.names)                                              1.338    19.660
n683.out[0] (.names)                                             0.195    19.855
n_n4114.D[0] (.latch)                                            1.338    21.193
data arrival time                                                         21.193

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4114.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.193
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -19.921


#Path 12
Startpoint: preset_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3884.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
preset_i2_i2_o2.clk[0] (.latch)                                  1.338     1.338
preset_i2_i2_o2.Q[0] (.latch) [clock-to-output]                  0.124     1.462
new_new_new_n_n3465___.in[0] (.names)                            1.338     2.800
new_new_new_n_n3465___.out[0] (.names)                           0.195     2.995
new_new_new_nrq5_6___.in[2] (.names)                             1.338     4.332
new_new_new_nrq5_6___.out[0] (.names)                            0.195     4.527
new_new_new_[2140]___.in[1] (.names)                             1.338     5.865
new_new_new_[2140]___.out[0] (.names)                            0.195     6.060
new_new_new_n_n3569___.in[0] (.names)                            1.338     7.398
new_new_new_n_n3569___.out[0] (.names)                           0.195     7.593
new_new_new_[2136]___.in[2] (.names)                             1.338     8.931
new_new_new_[2136]___.out[0] (.names)                            0.195     9.126
new_new_new_n_n3955___.in[2] (.names)                            1.338    10.463
new_new_new_n_n3955___.out[0] (.names)                           0.195    10.658
new_new_new_[2104]___.in[0] (.names)                             1.338    11.996
new_new_new_[2104]___.out[0] (.names)                            0.195    12.191
new_new_new_n_n3236___.in[3] (.names)                            1.338    13.529
new_new_new_n_n3236___.out[0] (.names)                           0.195    13.724
new_new_new_[1639]___.in[0] (.names)                             1.338    15.062
new_new_new_[1639]___.out[0] (.names)                            0.195    15.257
new_new_new_n_n3729___.in[3] (.names)                            1.338    16.594
new_new_new_n_n3729___.out[0] (.names)                           0.195    16.789
n1805.in[2] (.names)                                             1.338    18.127
n1805.out[0] (.names)                                            0.195    18.322
n_n3884.D[0] (.latch)                                            1.338    19.660
data arrival time                                                         19.660

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3884.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -19.660
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.388


#Path 13
Startpoint: n_n3626.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3821.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3626.clk[0] (.latch)                                          1.338     1.338
n_n3626.Q[0] (.latch) [clock-to-output]                          0.124     1.462
new_new_new_[2236]___.in[0] (.names)                             1.338     2.800
new_new_new_[2236]___.out[0] (.names)                            0.195     2.995
new_new_new_n_n3976___.in[3] (.names)                            1.338     4.332
new_new_new_n_n3976___.out[0] (.names)                           0.195     4.527
new_new_new_n_n4200___.in[0] (.names)                            1.338     5.865
new_new_new_n_n4200___.out[0] (.names)                           0.195     6.060
new_new_new_[7002]___.in[1] (.names)                             1.338     7.398
new_new_new_[7002]___.out[0] (.names)                            0.195     7.593
new_new_new_n_n3281___.in[3] (.names)                            1.338     8.931
new_new_new_n_n3281___.out[0] (.names)                           0.195     9.126
new_new_new_n_n4202___.in[0] (.names)                            1.338    10.463
new_new_new_n_n4202___.out[0] (.names)                           0.195    10.658
new_new_new_[1938]___.in[1] (.names)                             1.338    11.996
new_new_new_[1938]___.out[0] (.names)                            0.195    12.191
new_new_new_n_n4189___.in[3] (.names)                            1.338    13.529
new_new_new_n_n4189___.out[0] (.names)                           0.195    13.724
new_new_new_[1730]___.in[0] (.names)                             1.338    15.062
new_new_new_[1730]___.out[0] (.names)                            0.195    15.257
new_new_new_n_n3857___.in[3] (.names)                            1.338    16.594
new_new_new_n_n3857___.out[0] (.names)                           0.195    16.789
n688.in[2] (.names)                                              1.338    18.127
n688.out[0] (.names)                                             0.195    18.322
n_n3821.D[0] (.latch)                                            1.338    19.660
data arrival time                                                         19.660

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3821.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -19.660
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.388


#Path 14
Startpoint: n_n3626.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3274.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3626.clk[0] (.latch)                                          1.338     1.338
n_n3626.Q[0] (.latch) [clock-to-output]                          0.124     1.462
new_new_new_[2236]___.in[0] (.names)                             1.338     2.800
new_new_new_[2236]___.out[0] (.names)                            0.195     2.995
new_new_new_n_n3976___.in[3] (.names)                            1.338     4.332
new_new_new_n_n3976___.out[0] (.names)                           0.195     4.527
new_new_new_n_n4200___.in[0] (.names)                            1.338     5.865
new_new_new_n_n4200___.out[0] (.names)                           0.195     6.060
new_new_new_[7002]___.in[1] (.names)                             1.338     7.398
new_new_new_[7002]___.out[0] (.names)                            0.195     7.593
new_new_new_n_n3281___.in[3] (.names)                            1.338     8.931
new_new_new_n_n3281___.out[0] (.names)                           0.195     9.126
new_new_new_n_n4202___.in[0] (.names)                            1.338    10.463
new_new_new_n_n4202___.out[0] (.names)                           0.195    10.658
new_new_new_[1938]___.in[1] (.names)                             1.338    11.996
new_new_new_[1938]___.out[0] (.names)                            0.195    12.191
new_new_new_n_n4189___.in[3] (.names)                            1.338    13.529
new_new_new_n_n4189___.out[0] (.names)                           0.195    13.724
new_new_new_[1730]___.in[0] (.names)                             1.338    15.062
new_new_new_[1730]___.out[0] (.names)                            0.195    15.257
new_new_new_n_n3857___.in[3] (.names)                            1.338    16.594
new_new_new_n_n3857___.out[0] (.names)                           0.195    16.789
n1930.in[2] (.names)                                             1.338    18.127
n1930.out[0] (.names)                                            0.195    18.322
n_n3274.D[0] (.latch)                                            1.338    19.660
data arrival time                                                         19.660

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3274.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -19.660
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.388


#Path 15
Startpoint: n_n3626.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3788.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3626.clk[0] (.latch)                                          1.338     1.338
n_n3626.Q[0] (.latch) [clock-to-output]                          0.124     1.462
new_new_new_[2236]___.in[0] (.names)                             1.338     2.800
new_new_new_[2236]___.out[0] (.names)                            0.195     2.995
new_new_new_n_n3976___.in[3] (.names)                            1.338     4.332
new_new_new_n_n3976___.out[0] (.names)                           0.195     4.527
new_new_new_n_n4200___.in[0] (.names)                            1.338     5.865
new_new_new_n_n4200___.out[0] (.names)                           0.195     6.060
new_new_new_[7002]___.in[1] (.names)                             1.338     7.398
new_new_new_[7002]___.out[0] (.names)                            0.195     7.593
new_new_new_n_n3281___.in[3] (.names)                            1.338     8.931
new_new_new_n_n3281___.out[0] (.names)                           0.195     9.126
new_new_new_n_n4202___.in[0] (.names)                            1.338    10.463
new_new_new_n_n4202___.out[0] (.names)                           0.195    10.658
new_new_new_[1938]___.in[1] (.names)                             1.338    11.996
new_new_new_[1938]___.out[0] (.names)                            0.195    12.191
new_new_new_n_n4189___.in[3] (.names)                            1.338    13.529
new_new_new_n_n4189___.out[0] (.names)                           0.195    13.724
new_new_new_[1730]___.in[0] (.names)                             1.338    15.062
new_new_new_[1730]___.out[0] (.names)                            0.195    15.257
new_new_new_[1133]___.in[3] (.names)                             1.338    16.594
new_new_new_[1133]___.out[0] (.names)                            0.195    16.789
n1675.in[0] (.names)                                             1.338    18.127
n1675.out[0] (.names)                                            0.195    18.322
n_n3788.D[0] (.latch)                                            1.338    19.660
data arrival time                                                         19.660

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3788.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -19.660
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.388


#Path 16
Startpoint: n_n3626.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3540.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3626.clk[0] (.latch)                                          1.338     1.338
n_n3626.Q[0] (.latch) [clock-to-output]                          0.124     1.462
new_new_new_[2236]___.in[0] (.names)                             1.338     2.800
new_new_new_[2236]___.out[0] (.names)                            0.195     2.995
new_new_new_n_n3976___.in[3] (.names)                            1.338     4.332
new_new_new_n_n3976___.out[0] (.names)                           0.195     4.527
new_new_new_n_n4200___.in[0] (.names)                            1.338     5.865
new_new_new_n_n4200___.out[0] (.names)                           0.195     6.060
new_new_new_[7002]___.in[1] (.names)                             1.338     7.398
new_new_new_[7002]___.out[0] (.names)                            0.195     7.593
new_new_new_n_n3281___.in[3] (.names)                            1.338     8.931
new_new_new_n_n3281___.out[0] (.names)                           0.195     9.126
new_new_new_n_n4202___.in[0] (.names)                            1.338    10.463
new_new_new_n_n4202___.out[0] (.names)                           0.195    10.658
new_new_new_[1938]___.in[1] (.names)                             1.338    11.996
new_new_new_[1938]___.out[0] (.names)                            0.195    12.191
new_new_new_n_n4189___.in[3] (.names)                            1.338    13.529
new_new_new_n_n4189___.out[0] (.names)                           0.195    13.724
new_new_new_[1730]___.in[0] (.names)                             1.338    15.062
new_new_new_[1730]___.out[0] (.names)                            0.195    15.257
new_new_new_[1577]___.in[3] (.names)                             1.338    16.594
new_new_new_[1577]___.out[0] (.names)                            0.195    16.789
n921.in[0] (.names)                                              1.338    18.127
n921.out[0] (.names)                                             0.195    18.322
n_n3540.D[0] (.latch)                                            1.338    19.660
data arrival time                                                         19.660

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3540.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -19.660
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.388


#Path 17
Startpoint: preset_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3949.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
preset_i2_i2_o2.clk[0] (.latch)                                  1.338     1.338
preset_i2_i2_o2.Q[0] (.latch) [clock-to-output]                  0.124     1.462
new_new_new_n_n3465___.in[0] (.names)                            1.338     2.800
new_new_new_n_n3465___.out[0] (.names)                           0.195     2.995
new_new_new_nrq5_2___.in[1] (.names)                             1.338     4.332
new_new_new_nrq5_2___.out[0] (.names)                            0.195     4.527
new_new_new_n_n3966___.in[2] (.names)                            1.338     5.865
new_new_new_n_n3966___.out[0] (.names)                           0.195     6.060
new_new_new_n_n3991___.in[2] (.names)                            1.338     7.398
new_new_new_n_n3991___.out[0] (.names)                           0.195     7.593
new_new_new_n_n3888___.in[1] (.names)                            1.338     8.931
new_new_new_n_n3888___.out[0] (.names)                           0.195     9.126
new_new_new_n_n4017___.in[1] (.names)                            1.338    10.463
new_new_new_n_n4017___.out[0] (.names)                           0.195    10.658
new_new_new_n_n3925___.in[1] (.names)                            1.338    11.996
new_new_new_n_n3925___.out[0] (.names)                           0.195    12.191
new_new_new_n_n4082___.in[1] (.names)                            1.338    13.529
new_new_new_n_n4082___.out[0] (.names)                           0.195    13.724
new_new_new_n_n3948___.in[1] (.names)                            1.338    15.062
new_new_new_n_n3948___.out[0] (.names)                           0.195    15.257
new_new_new_[1969]___.in[1] (.names)                             1.338    16.594
new_new_new_[1969]___.out[0] (.names)                            0.195    16.789
n303.in[1] (.names)                                              1.338    18.127
n303.out[0] (.names)                                             0.195    18.322
n_n3949.D[0] (.latch)                                            1.338    19.660
data arrival time                                                         19.660

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3949.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -19.660
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.388


#Path 18
Startpoint: preset_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4079.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
preset_i2_i2_o2.clk[0] (.latch)                                  1.338     1.338
preset_i2_i2_o2.Q[0] (.latch) [clock-to-output]                  0.124     1.462
new_new_new_n_n3465___.in[0] (.names)                            1.338     2.800
new_new_new_n_n3465___.out[0] (.names)                           0.195     2.995
new_new_new_nrq5_6___.in[2] (.names)                             1.338     4.332
new_new_new_nrq5_6___.out[0] (.names)                            0.195     4.527
new_new_new_[2140]___.in[1] (.names)                             1.338     5.865
new_new_new_[2140]___.out[0] (.names)                            0.195     6.060
new_new_new_n_n3569___.in[0] (.names)                            1.338     7.398
new_new_new_n_n3569___.out[0] (.names)                           0.195     7.593
new_new_new_[2136]___.in[2] (.names)                             1.338     8.931
new_new_new_[2136]___.out[0] (.names)                            0.195     9.126
new_new_new_n_n3955___.in[2] (.names)                            1.338    10.463
new_new_new_n_n3955___.out[0] (.names)                           0.195    10.658
new_new_new_[2104]___.in[0] (.names)                             1.338    11.996
new_new_new_[2104]___.out[0] (.names)                            0.195    12.191
new_new_new_n_n3236___.in[3] (.names)                            1.338    13.529
new_new_new_n_n3236___.out[0] (.names)                           0.195    13.724
new_new_new_[1639]___.in[0] (.names)                             1.338    15.062
new_new_new_[1639]___.out[0] (.names)                            0.195    15.257
new_new_new_n_n3729___.in[3] (.names)                            1.338    16.594
new_new_new_n_n3729___.out[0] (.names)                           0.195    16.789
n1335.in[2] (.names)                                             1.338    18.127
n1335.out[0] (.names)                                            0.195    18.322
n_n4079.D[0] (.latch)                                            1.338    19.660
data arrival time                                                         19.660

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4079.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -19.660
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.388


#Path 19
Startpoint: preset_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3513.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
preset_i2_i2_o2.clk[0] (.latch)                                  1.338     1.338
preset_i2_i2_o2.Q[0] (.latch) [clock-to-output]                  0.124     1.462
new_new_new_n_n3465___.in[0] (.names)                            1.338     2.800
new_new_new_n_n3465___.out[0] (.names)                           0.195     2.995
new_new_new_nrq5_6___.in[2] (.names)                             1.338     4.332
new_new_new_nrq5_6___.out[0] (.names)                            0.195     4.527
new_new_new_[2140]___.in[1] (.names)                             1.338     5.865
new_new_new_[2140]___.out[0] (.names)                            0.195     6.060
new_new_new_n_n3569___.in[0] (.names)                            1.338     7.398
new_new_new_n_n3569___.out[0] (.names)                           0.195     7.593
new_new_new_[2136]___.in[2] (.names)                             1.338     8.931
new_new_new_[2136]___.out[0] (.names)                            0.195     9.126
new_new_new_n_n3955___.in[2] (.names)                            1.338    10.463
new_new_new_n_n3955___.out[0] (.names)                           0.195    10.658
new_new_new_[2104]___.in[0] (.names)                             1.338    11.996
new_new_new_[2104]___.out[0] (.names)                            0.195    12.191
new_new_new_n_n3236___.in[3] (.names)                            1.338    13.529
new_new_new_n_n3236___.out[0] (.names)                           0.195    13.724
new_new_new_[1639]___.in[0] (.names)                             1.338    15.062
new_new_new_[1639]___.out[0] (.names)                            0.195    15.257
new_new_new_[1546]___.in[3] (.names)                             1.338    16.594
new_new_new_[1546]___.out[0] (.names)                            0.195    16.789
n986.in[3] (.names)                                              1.338    18.127
n986.out[0] (.names)                                             0.195    18.322
n_n3513.D[0] (.latch)                                            1.338    19.660
data arrival time                                                         19.660

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3513.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -19.660
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.388


#Path 20
Startpoint: preset_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3713.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
preset_i2_i2_o2.clk[0] (.latch)                                  1.338     1.338
preset_i2_i2_o2.Q[0] (.latch) [clock-to-output]                  0.124     1.462
new_new_new_n_n3465___.in[0] (.names)                            1.338     2.800
new_new_new_n_n3465___.out[0] (.names)                           0.195     2.995
new_new_new_nrq5_6___.in[2] (.names)                             1.338     4.332
new_new_new_nrq5_6___.out[0] (.names)                            0.195     4.527
new_new_new_[2140]___.in[1] (.names)                             1.338     5.865
new_new_new_[2140]___.out[0] (.names)                            0.195     6.060
new_new_new_n_n3569___.in[0] (.names)                            1.338     7.398
new_new_new_n_n3569___.out[0] (.names)                           0.195     7.593
new_new_new_[2136]___.in[2] (.names)                             1.338     8.931
new_new_new_[2136]___.out[0] (.names)                            0.195     9.126
new_new_new_n_n3955___.in[2] (.names)                            1.338    10.463
new_new_new_n_n3955___.out[0] (.names)                           0.195    10.658
new_new_new_[2104]___.in[0] (.names)                             1.338    11.996
new_new_new_[2104]___.out[0] (.names)                            0.195    12.191
new_new_new_n_n3236___.in[3] (.names)                            1.338    13.529
new_new_new_n_n3236___.out[0] (.names)                           0.195    13.724
new_new_new_[1639]___.in[0] (.names)                             1.338    15.062
new_new_new_[1639]___.out[0] (.names)                            0.195    15.257
new_new_new_[1625]___.in[3] (.names)                             1.338    16.594
new_new_new_[1625]___.out[0] (.names)                            0.195    16.789
n826.in[0] (.names)                                              1.338    18.127
n826.out[0] (.names)                                             0.195    18.322
n_n3713.D[0] (.latch)                                            1.338    19.660
data arrival time                                                         19.660

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3713.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -19.660
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.388


#Path 21
Startpoint: preset_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3340.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
preset_i2_i2_o2.clk[0] (.latch)                                  1.338     1.338
preset_i2_i2_o2.Q[0] (.latch) [clock-to-output]                  0.124     1.462
new_new_new_n_n3465___.in[0] (.names)                            1.338     2.800
new_new_new_n_n3465___.out[0] (.names)                           0.195     2.995
new_new_new_nrq5_2___.in[1] (.names)                             1.338     4.332
new_new_new_nrq5_2___.out[0] (.names)                            0.195     4.527
new_new_new_[2248]___.in[3] (.names)                             1.338     5.865
new_new_new_[2248]___.out[0] (.names)                            0.195     6.060
new_new_new_[6964]___.in[1] (.names)                             1.338     7.398
new_new_new_[6964]___.out[0] (.names)                            0.195     7.593
new_new_new_[6973]___.in[2] (.names)                             1.338     8.931
new_new_new_[6973]___.out[0] (.names)                            0.195     9.126
new_new_new_n_n3549___.in[2] (.names)                            1.338    10.463
new_new_new_n_n3549___.out[0] (.names)                           0.195    10.658
new_new_new_n_n3833___.in[2] (.names)                            1.338    11.996
new_new_new_n_n3833___.out[0] (.names)                           0.195    12.191
new_new_new_[2074]___.in[1] (.names)                             1.338    13.529
new_new_new_[2074]___.out[0] (.names)                            0.195    13.724
new_new_new_[1447]___.in[2] (.names)                             1.338    15.062
new_new_new_[1447]___.out[0] (.names)                            0.195    15.257
n1146.in[1] (.names)                                             1.338    16.594
n1146.out[0] (.names)                                            0.195    16.789
n_n3340.D[0] (.latch)                                            1.338    18.127
data arrival time                                                         18.127

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3340.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -18.127
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.855


#Path 22
Startpoint: n_n3626.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3931.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3626.clk[0] (.latch)                                          1.338     1.338
n_n3626.Q[0] (.latch) [clock-to-output]                          0.124     1.462
new_new_new_[2236]___.in[0] (.names)                             1.338     2.800
new_new_new_[2236]___.out[0] (.names)                            0.195     2.995
new_new_new_n_n3976___.in[3] (.names)                            1.338     4.332
new_new_new_n_n3976___.out[0] (.names)                           0.195     4.527
new_new_new_n_n4200___.in[0] (.names)                            1.338     5.865
new_new_new_n_n4200___.out[0] (.names)                           0.195     6.060
new_new_new_[7002]___.in[1] (.names)                             1.338     7.398
new_new_new_[7002]___.out[0] (.names)                            0.195     7.593
new_new_new_n_n3281___.in[3] (.names)                            1.338     8.931
new_new_new_n_n3281___.out[0] (.names)                           0.195     9.126
new_new_new_n_n4202___.in[0] (.names)                            1.338    10.463
new_new_new_n_n4202___.out[0] (.names)                           0.195    10.658
new_new_new_[1938]___.in[1] (.names)                             1.338    11.996
new_new_new_[1938]___.out[0] (.names)                            0.195    12.191
new_new_new_n_n4189___.in[3] (.names)                            1.338    13.529
new_new_new_n_n4189___.out[0] (.names)                           0.195    13.724
new_new_new_[869]___.in[0] (.names)                              1.338    15.062
new_new_new_[869]___.out[0] (.names)                             0.195    15.257
n1016.in[1] (.names)                                             1.338    16.594
n1016.out[0] (.names)                                            0.195    16.789
n_n3931.D[0] (.latch)                                            1.338    18.127
data arrival time                                                         18.127

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3931.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -18.127
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.855


#Path 23
Startpoint: n_n3626.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3947.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3626.clk[0] (.latch)                                          1.338     1.338
n_n3626.Q[0] (.latch) [clock-to-output]                          0.124     1.462
new_new_new_[2236]___.in[0] (.names)                             1.338     2.800
new_new_new_[2236]___.out[0] (.names)                            0.195     2.995
new_new_new_n_n3976___.in[3] (.names)                            1.338     4.332
new_new_new_n_n3976___.out[0] (.names)                           0.195     4.527
new_new_new_n_n4200___.in[0] (.names)                            1.338     5.865
new_new_new_n_n4200___.out[0] (.names)                           0.195     6.060
new_new_new_[7002]___.in[1] (.names)                             1.338     7.398
new_new_new_[7002]___.out[0] (.names)                            0.195     7.593
new_new_new_n_n3281___.in[3] (.names)                            1.338     8.931
new_new_new_n_n3281___.out[0] (.names)                           0.195     9.126
new_new_new_n_n4202___.in[0] (.names)                            1.338    10.463
new_new_new_n_n4202___.out[0] (.names)                           0.195    10.658
new_new_new_[1938]___.in[1] (.names)                             1.338    11.996
new_new_new_[1938]___.out[0] (.names)                            0.195    12.191
new_new_new_n_n4189___.in[3] (.names)                            1.338    13.529
new_new_new_n_n4189___.out[0] (.names)                           0.195    13.724
new_new_new_[869]___.in[0] (.names)                              1.338    15.062
new_new_new_[869]___.out[0] (.names)                             0.195    15.257
n1076.in[1] (.names)                                             1.338    16.594
n1076.out[0] (.names)                                            0.195    16.789
n_n3947.D[0] (.latch)                                            1.338    18.127
data arrival time                                                         18.127

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3947.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -18.127
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.855


#Path 24
Startpoint: preset_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4083.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
preset_i2_i2_o2.clk[0] (.latch)                                  1.338     1.338
preset_i2_i2_o2.Q[0] (.latch) [clock-to-output]                  0.124     1.462
new_new_new_n_n3465___.in[0] (.names)                            1.338     2.800
new_new_new_n_n3465___.out[0] (.names)                           0.195     2.995
new_new_new_nrq5_2___.in[1] (.names)                             1.338     4.332
new_new_new_nrq5_2___.out[0] (.names)                            0.195     4.527
new_new_new_n_n3966___.in[2] (.names)                            1.338     5.865
new_new_new_n_n3966___.out[0] (.names)                           0.195     6.060
new_new_new_n_n3991___.in[2] (.names)                            1.338     7.398
new_new_new_n_n3991___.out[0] (.names)                           0.195     7.593
new_new_new_n_n3888___.in[1] (.names)                            1.338     8.931
new_new_new_n_n3888___.out[0] (.names)                           0.195     9.126
new_new_new_n_n4017___.in[1] (.names)                            1.338    10.463
new_new_new_n_n4017___.out[0] (.names)                           0.195    10.658
new_new_new_n_n3925___.in[1] (.names)                            1.338    11.996
new_new_new_n_n3925___.out[0] (.names)                           0.195    12.191
new_new_new_n_n4082___.in[1] (.names)                            1.338    13.529
new_new_new_n_n4082___.out[0] (.names)                           0.195    13.724
new_new_new_[1670]___.in[3] (.names)                             1.338    15.062
new_new_new_[1670]___.out[0] (.names)                            0.195    15.257
n758.in[1] (.names)                                              1.338    16.594
n758.out[0] (.names)                                             0.195    16.789
n_n4083.D[0] (.latch)                                            1.338    18.127
data arrival time                                                         18.127

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4083.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -18.127
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.855


#Path 25
Startpoint: preset_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4027.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
preset_i2_i2_o2.clk[0] (.latch)                                  1.338     1.338
preset_i2_i2_o2.Q[0] (.latch) [clock-to-output]                  0.124     1.462
new_new_new_n_n3465___.in[0] (.names)                            1.338     2.800
new_new_new_n_n3465___.out[0] (.names)                           0.195     2.995
new_new_new_nrq5_2___.in[1] (.names)                             1.338     4.332
new_new_new_nrq5_2___.out[0] (.names)                            0.195     4.527
new_new_new_[2248]___.in[3] (.names)                             1.338     5.865
new_new_new_[2248]___.out[0] (.names)                            0.195     6.060
new_new_new_[6964]___.in[1] (.names)                             1.338     7.398
new_new_new_[6964]___.out[0] (.names)                            0.195     7.593
new_new_new_[6973]___.in[2] (.names)                             1.338     8.931
new_new_new_[6973]___.out[0] (.names)                            0.195     9.126
new_new_new_n_n3549___.in[2] (.names)                            1.338    10.463
new_new_new_n_n3549___.out[0] (.names)                           0.195    10.658
new_new_new_n_n3833___.in[2] (.names)                            1.338    11.996
new_new_new_n_n3833___.out[0] (.names)                           0.195    12.191
new_new_new_[1407]___.in[2] (.names)                             1.338    13.529
new_new_new_[1407]___.out[0] (.names)                            0.195    13.724
new_new_new_[1387]___.in[2] (.names)                             1.338    15.062
new_new_new_[1387]___.out[0] (.names)                            0.195    15.257
n1265.in[0] (.names)                                             1.338    16.594
n1265.out[0] (.names)                                            0.195    16.789
n_n4027.D[0] (.latch)                                            1.338    18.127
data arrival time                                                         18.127

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4027.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -18.127
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.855


#Path 26
Startpoint: preset_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4126.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
preset_i2_i2_o2.clk[0] (.latch)                                  1.338     1.338
preset_i2_i2_o2.Q[0] (.latch) [clock-to-output]                  0.124     1.462
new_new_new_n_n3465___.in[0] (.names)                            1.338     2.800
new_new_new_n_n3465___.out[0] (.names)                           0.195     2.995
new_new_new_nrq5_2___.in[1] (.names)                             1.338     4.332
new_new_new_nrq5_2___.out[0] (.names)                            0.195     4.527
new_new_new_[2248]___.in[3] (.names)                             1.338     5.865
new_new_new_[2248]___.out[0] (.names)                            0.195     6.060
new_new_new_[6964]___.in[1] (.names)                             1.338     7.398
new_new_new_[6964]___.out[0] (.names)                            0.195     7.593
new_new_new_[6973]___.in[2] (.names)                             1.338     8.931
new_new_new_[6973]___.out[0] (.names)                            0.195     9.126
new_new_new_n_n3549___.in[2] (.names)                            1.338    10.463
new_new_new_n_n3549___.out[0] (.names)                           0.195    10.658
new_new_new_n_n3833___.in[2] (.names)                            1.338    11.996
new_new_new_n_n3833___.out[0] (.names)                           0.195    12.191
new_new_new_[2074]___.in[1] (.names)                             1.338    13.529
new_new_new_[2074]___.out[0] (.names)                            0.195    13.724
new_new_new_[1115]___.in[2] (.names)                             1.338    15.062
new_new_new_[1115]___.out[0] (.names)                            0.195    15.257
n1710.in[1] (.names)                                             1.338    16.594
n1710.out[0] (.names)                                            0.195    16.789
n_n4126.D[0] (.latch)                                            1.338    18.127
data arrival time                                                         18.127

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4126.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -18.127
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.855


#Path 27
Startpoint: preset_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3283.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
preset_i2_i2_o2.clk[0] (.latch)                                  1.338     1.338
preset_i2_i2_o2.Q[0] (.latch) [clock-to-output]                  0.124     1.462
new_new_new_n_n3465___.in[0] (.names)                            1.338     2.800
new_new_new_n_n3465___.out[0] (.names)                           0.195     2.995
new_new_new_nrq5_2___.in[1] (.names)                             1.338     4.332
new_new_new_nrq5_2___.out[0] (.names)                            0.195     4.527
new_new_new_[2248]___.in[3] (.names)                             1.338     5.865
new_new_new_[2248]___.out[0] (.names)                            0.195     6.060
new_new_new_[6964]___.in[1] (.names)                             1.338     7.398
new_new_new_[6964]___.out[0] (.names)                            0.195     7.593
new_new_new_[6973]___.in[2] (.names)                             1.338     8.931
new_new_new_[6973]___.out[0] (.names)                            0.195     9.126
new_new_new_n_n3549___.in[2] (.names)                            1.338    10.463
new_new_new_n_n3549___.out[0] (.names)                           0.195    10.658
new_new_new_n_n3833___.in[2] (.names)                            1.338    11.996
new_new_new_n_n3833___.out[0] (.names)                           0.195    12.191
new_new_new_[2074]___.in[1] (.names)                             1.338    13.529
new_new_new_[2074]___.out[0] (.names)                            0.195    13.724
new_new_new_[1188]___.in[2] (.names)                             1.338    15.062
new_new_new_[1188]___.out[0] (.names)                            0.195    15.257
n1555.in[1] (.names)                                             1.338    16.594
n1555.out[0] (.names)                                            0.195    16.789
n_n3283.D[0] (.latch)                                            1.338    18.127
data arrival time                                                         18.127

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3283.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -18.127
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.855


#Path 28
Startpoint: preset_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3961.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
preset_i2_i2_o2.clk[0] (.latch)                                  1.338     1.338
preset_i2_i2_o2.Q[0] (.latch) [clock-to-output]                  0.124     1.462
new_new_new_n_n3465___.in[0] (.names)                            1.338     2.800
new_new_new_n_n3465___.out[0] (.names)                           0.195     2.995
new_new_new_nrq5_2___.in[1] (.names)                             1.338     4.332
new_new_new_nrq5_2___.out[0] (.names)                            0.195     4.527
new_new_new_[2248]___.in[3] (.names)                             1.338     5.865
new_new_new_[2248]___.out[0] (.names)                            0.195     6.060
new_new_new_[6964]___.in[1] (.names)                             1.338     7.398
new_new_new_[6964]___.out[0] (.names)                            0.195     7.593
new_new_new_[6973]___.in[2] (.names)                             1.338     8.931
new_new_new_[6973]___.out[0] (.names)                            0.195     9.126
new_new_new_n_n3549___.in[2] (.names)                            1.338    10.463
new_new_new_n_n3549___.out[0] (.names)                           0.195    10.658
new_new_new_n_n3833___.in[2] (.names)                            1.338    11.996
new_new_new_n_n3833___.out[0] (.names)                           0.195    12.191
new_new_new_[2074]___.in[1] (.names)                             1.338    13.529
new_new_new_[2074]___.out[0] (.names)                            0.195    13.724
new_new_new_[1214]___.in[2] (.names)                             1.338    15.062
new_new_new_[1214]___.out[0] (.names)                            0.195    15.257
n1485.in[1] (.names)                                             1.338    16.594
n1485.out[0] (.names)                                            0.195    16.789
n_n3961.D[0] (.latch)                                            1.338    18.127
data arrival time                                                         18.127

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3961.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -18.127
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.855


#Path 29
Startpoint: preset_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4036.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
preset_i2_i2_o2.clk[0] (.latch)                                  1.338     1.338
preset_i2_i2_o2.Q[0] (.latch) [clock-to-output]                  0.124     1.462
new_new_new_n_n3465___.in[0] (.names)                            1.338     2.800
new_new_new_n_n3465___.out[0] (.names)                           0.195     2.995
new_new_new_nrq5_2___.in[1] (.names)                             1.338     4.332
new_new_new_nrq5_2___.out[0] (.names)                            0.195     4.527
new_new_new_[2248]___.in[3] (.names)                             1.338     5.865
new_new_new_[2248]___.out[0] (.names)                            0.195     6.060
new_new_new_[6964]___.in[1] (.names)                             1.338     7.398
new_new_new_[6964]___.out[0] (.names)                            0.195     7.593
new_new_new_[6973]___.in[2] (.names)                             1.338     8.931
new_new_new_[6973]___.out[0] (.names)                            0.195     9.126
new_new_new_n_n3549___.in[2] (.names)                            1.338    10.463
new_new_new_n_n3549___.out[0] (.names)                           0.195    10.658
new_new_new_n_n3833___.in[2] (.names)                            1.338    11.996
new_new_new_n_n3833___.out[0] (.names)                           0.195    12.191
new_new_new_[2074]___.in[1] (.names)                             1.338    13.529
new_new_new_[2074]___.out[0] (.names)                            0.195    13.724
new_new_new_[1431]___.in[2] (.names)                             1.338    15.062
new_new_new_[1431]___.out[0] (.names)                            0.195    15.257
n1181.in[1] (.names)                                             1.338    16.594
n1181.out[0] (.names)                                            0.195    16.789
n_n4036.D[0] (.latch)                                            1.338    18.127
data arrival time                                                         18.127

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4036.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -18.127
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.855


#Path 30
Startpoint: preset_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4246.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
preset_i2_i2_o2.clk[0] (.latch)                                  1.338     1.338
preset_i2_i2_o2.Q[0] (.latch) [clock-to-output]                  0.124     1.462
new_new_new_n_n3465___.in[0] (.names)                            1.338     2.800
new_new_new_n_n3465___.out[0] (.names)                           0.195     2.995
new_new_new_nrq5_2___.in[1] (.names)                             1.338     4.332
new_new_new_nrq5_2___.out[0] (.names)                            0.195     4.527
new_new_new_[2248]___.in[3] (.names)                             1.338     5.865
new_new_new_[2248]___.out[0] (.names)                            0.195     6.060
new_new_new_[6964]___.in[1] (.names)                             1.338     7.398
new_new_new_[6964]___.out[0] (.names)                            0.195     7.593
new_new_new_[6973]___.in[2] (.names)                             1.338     8.931
new_new_new_[6973]___.out[0] (.names)                            0.195     9.126
new_new_new_n_n3549___.in[2] (.names)                            1.338    10.463
new_new_new_n_n3549___.out[0] (.names)                           0.195    10.658
new_new_new_n_n3833___.in[2] (.names)                            1.338    11.996
new_new_new_n_n3833___.out[0] (.names)                           0.195    12.191
new_new_new_[2074]___.in[1] (.names)                             1.338    13.529
new_new_new_[2074]___.out[0] (.names)                            0.195    13.724
new_new_new_[1454]___.in[2] (.names)                             1.338    15.062
new_new_new_[1454]___.out[0] (.names)                            0.195    15.257
n1136.in[1] (.names)                                             1.338    16.594
n1136.out[0] (.names)                                            0.195    16.789
n_n4246.D[0] (.latch)                                            1.338    18.127
data arrival time                                                         18.127

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4246.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -18.127
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.855


#Path 31
Startpoint: preset_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4093.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
preset_i2_i2_o2.clk[0] (.latch)                                  1.338     1.338
preset_i2_i2_o2.Q[0] (.latch) [clock-to-output]                  0.124     1.462
new_new_new_n_n3465___.in[0] (.names)                            1.338     2.800
new_new_new_n_n3465___.out[0] (.names)                           0.195     2.995
new_new_new_nrq5_2___.in[1] (.names)                             1.338     4.332
new_new_new_nrq5_2___.out[0] (.names)                            0.195     4.527
new_new_new_[2248]___.in[3] (.names)                             1.338     5.865
new_new_new_[2248]___.out[0] (.names)                            0.195     6.060
new_new_new_[6964]___.in[1] (.names)                             1.338     7.398
new_new_new_[6964]___.out[0] (.names)                            0.195     7.593
new_new_new_[6973]___.in[2] (.names)                             1.338     8.931
new_new_new_[6973]___.out[0] (.names)                            0.195     9.126
new_new_new_n_n3549___.in[2] (.names)                            1.338    10.463
new_new_new_n_n3549___.out[0] (.names)                           0.195    10.658
new_new_new_n_n3833___.in[2] (.names)                            1.338    11.996
new_new_new_n_n3833___.out[0] (.names)                           0.195    12.191
new_new_new_[2074]___.in[1] (.names)                             1.338    13.529
new_new_new_[2074]___.out[0] (.names)                            0.195    13.724
new_new_new_[1599]___.in[2] (.names)                             1.338    15.062
new_new_new_[1599]___.out[0] (.names)                            0.195    15.257
n881.in[1] (.names)                                              1.338    16.594
n881.out[0] (.names)                                             0.195    16.789
n_n4093.D[0] (.latch)                                            1.338    18.127
data arrival time                                                         18.127

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4093.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -18.127
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.855


#Path 32
Startpoint: preset_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4212.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
preset_i2_i2_o2.clk[0] (.latch)                                  1.338     1.338
preset_i2_i2_o2.Q[0] (.latch) [clock-to-output]                  0.124     1.462
new_new_new_n_n3465___.in[0] (.names)                            1.338     2.800
new_new_new_n_n3465___.out[0] (.names)                           0.195     2.995
new_new_new_nrq5_2___.in[1] (.names)                             1.338     4.332
new_new_new_nrq5_2___.out[0] (.names)                            0.195     4.527
new_new_new_[2248]___.in[3] (.names)                             1.338     5.865
new_new_new_[2248]___.out[0] (.names)                            0.195     6.060
new_new_new_[6964]___.in[1] (.names)                             1.338     7.398
new_new_new_[6964]___.out[0] (.names)                            0.195     7.593
new_new_new_[6973]___.in[2] (.names)                             1.338     8.931
new_new_new_[6973]___.out[0] (.names)                            0.195     9.126
new_new_new_n_n3549___.in[2] (.names)                            1.338    10.463
new_new_new_n_n3549___.out[0] (.names)                           0.195    10.658
new_new_new_n_n3833___.in[2] (.names)                            1.338    11.996
new_new_new_n_n3833___.out[0] (.names)                           0.195    12.191
new_new_new_[2074]___.in[1] (.names)                             1.338    13.529
new_new_new_[2074]___.out[0] (.names)                            0.195    13.724
new_new_new_[1618]___.in[2] (.names)                             1.338    15.062
new_new_new_[1618]___.out[0] (.names)                            0.195    15.257
n846.in[1] (.names)                                              1.338    16.594
n846.out[0] (.names)                                             0.195    16.789
n_n4212.D[0] (.latch)                                            1.338    18.127
data arrival time                                                         18.127

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4212.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -18.127
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.855


#Path 33
Startpoint: preset_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4004.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
preset_i2_i2_o2.clk[0] (.latch)                                  1.338     1.338
preset_i2_i2_o2.Q[0] (.latch) [clock-to-output]                  0.124     1.462
new_new_new_n_n3465___.in[0] (.names)                            1.338     2.800
new_new_new_n_n3465___.out[0] (.names)                           0.195     2.995
new_new_new_nrq5_2___.in[1] (.names)                             1.338     4.332
new_new_new_nrq5_2___.out[0] (.names)                            0.195     4.527
new_new_new_[2248]___.in[3] (.names)                             1.338     5.865
new_new_new_[2248]___.out[0] (.names)                            0.195     6.060
new_new_new_[6964]___.in[1] (.names)                             1.338     7.398
new_new_new_[6964]___.out[0] (.names)                            0.195     7.593
new_new_new_[6973]___.in[2] (.names)                             1.338     8.931
new_new_new_[6973]___.out[0] (.names)                            0.195     9.126
new_new_new_n_n3549___.in[2] (.names)                            1.338    10.463
new_new_new_n_n3549___.out[0] (.names)                           0.195    10.658
new_new_new_n_n3833___.in[2] (.names)                            1.338    11.996
new_new_new_n_n3833___.out[0] (.names)                           0.195    12.191
new_new_new_[2074]___.in[1] (.names)                             1.338    13.529
new_new_new_[2074]___.out[0] (.names)                            0.195    13.724
new_new_new_[1647]___.in[2] (.names)                             1.338    15.062
new_new_new_[1647]___.out[0] (.names)                            0.195    15.257
n806.in[3] (.names)                                              1.338    16.594
n806.out[0] (.names)                                             0.195    16.789
n_n4004.D[0] (.latch)                                            1.338    18.127
data arrival time                                                         18.127

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4004.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -18.127
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.855


#Path 34
Startpoint: preset_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3369.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
preset_i2_i2_o2.clk[0] (.latch)                                  1.338     1.338
preset_i2_i2_o2.Q[0] (.latch) [clock-to-output]                  0.124     1.462
new_new_new_n_n3465___.in[0] (.names)                            1.338     2.800
new_new_new_n_n3465___.out[0] (.names)                           0.195     2.995
new_new_new_nrq5_2___.in[1] (.names)                             1.338     4.332
new_new_new_nrq5_2___.out[0] (.names)                            0.195     4.527
new_new_new_[2248]___.in[3] (.names)                             1.338     5.865
new_new_new_[2248]___.out[0] (.names)                            0.195     6.060
new_new_new_[6964]___.in[1] (.names)                             1.338     7.398
new_new_new_[6964]___.out[0] (.names)                            0.195     7.593
new_new_new_[6973]___.in[2] (.names)                             1.338     8.931
new_new_new_[6973]___.out[0] (.names)                            0.195     9.126
new_new_new_n_n3549___.in[2] (.names)                            1.338    10.463
new_new_new_n_n3549___.out[0] (.names)                           0.195    10.658
new_new_new_n_n3833___.in[2] (.names)                            1.338    11.996
new_new_new_n_n3833___.out[0] (.names)                           0.195    12.191
new_new_new_[2074]___.in[1] (.names)                             1.338    13.529
new_new_new_[2074]___.out[0] (.names)                            0.195    13.724
new_new_new_[1815]___.in[2] (.names)                             1.338    15.062
new_new_new_[1815]___.out[0] (.names)                            0.195    15.257
n578.in[1] (.names)                                              1.338    16.594
n578.out[0] (.names)                                             0.195    16.789
n_n3369.D[0] (.latch)                                            1.338    18.127
data arrival time                                                         18.127

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3369.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -18.127
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.855


#Path 35
Startpoint: preset_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4171.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
preset_i2_i2_o2.clk[0] (.latch)                                  1.338     1.338
preset_i2_i2_o2.Q[0] (.latch) [clock-to-output]                  0.124     1.462
new_new_new_n_n3465___.in[0] (.names)                            1.338     2.800
new_new_new_n_n3465___.out[0] (.names)                           0.195     2.995
new_new_new_nrq5_2___.in[1] (.names)                             1.338     4.332
new_new_new_nrq5_2___.out[0] (.names)                            0.195     4.527
new_new_new_[2248]___.in[3] (.names)                             1.338     5.865
new_new_new_[2248]___.out[0] (.names)                            0.195     6.060
new_new_new_[6964]___.in[1] (.names)                             1.338     7.398
new_new_new_[6964]___.out[0] (.names)                            0.195     7.593
new_new_new_[6973]___.in[2] (.names)                             1.338     8.931
new_new_new_[6973]___.out[0] (.names)                            0.195     9.126
new_new_new_n_n3549___.in[2] (.names)                            1.338    10.463
new_new_new_n_n3549___.out[0] (.names)                           0.195    10.658
new_new_new_n_n3833___.in[2] (.names)                            1.338    11.996
new_new_new_n_n3833___.out[0] (.names)                           0.195    12.191
new_new_new_[2074]___.in[1] (.names)                             1.338    13.529
new_new_new_[2074]___.out[0] (.names)                            0.195    13.724
new_new_new_[2069]___.in[2] (.names)                             1.338    15.062
new_new_new_[2069]___.out[0] (.names)                            0.195    15.257
n238.in[1] (.names)                                              1.338    16.594
n238.out[0] (.names)                                             0.195    16.789
n_n4171.D[0] (.latch)                                            1.338    18.127
data arrival time                                                         18.127

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4171.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -18.127
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.855


#Path 36
Startpoint: preset_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3791.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
preset_i2_i2_o2.clk[0] (.latch)                                  1.338     1.338
preset_i2_i2_o2.Q[0] (.latch) [clock-to-output]                  0.124     1.462
new_new_new_n_n3465___.in[0] (.names)                            1.338     2.800
new_new_new_n_n3465___.out[0] (.names)                           0.195     2.995
new_new_new_nrq5_6___.in[2] (.names)                             1.338     4.332
new_new_new_nrq5_6___.out[0] (.names)                            0.195     4.527
new_new_new_[2140]___.in[1] (.names)                             1.338     5.865
new_new_new_[2140]___.out[0] (.names)                            0.195     6.060
new_new_new_n_n3569___.in[0] (.names)                            1.338     7.398
new_new_new_n_n3569___.out[0] (.names)                           0.195     7.593
new_new_new_[2136]___.in[2] (.names)                             1.338     8.931
new_new_new_[2136]___.out[0] (.names)                            0.195     9.126
new_new_new_n_n3955___.in[2] (.names)                            1.338    10.463
new_new_new_n_n3955___.out[0] (.names)                           0.195    10.658
new_new_new_[2104]___.in[0] (.names)                             1.338    11.996
new_new_new_[2104]___.out[0] (.names)                            0.195    12.191
new_new_new_n_n3236___.in[3] (.names)                            1.338    13.529
new_new_new_n_n3236___.out[0] (.names)                           0.195    13.724
new_new_new_[857]___.in[0] (.names)                              1.338    15.062
new_new_new_[857]___.out[0] (.names)                             0.195    15.257
n273.in[1] (.names)                                              1.338    16.594
n273.out[0] (.names)                                             0.195    16.789
n_n3791.D[0] (.latch)                                            1.338    18.127
data arrival time                                                         18.127

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3791.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -18.127
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.855


#Path 37
Startpoint: preset_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3908.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
preset_i2_i2_o2.clk[0] (.latch)                                  1.338     1.338
preset_i2_i2_o2.Q[0] (.latch) [clock-to-output]                  0.124     1.462
new_new_new_n_n3465___.in[0] (.names)                            1.338     2.800
new_new_new_n_n3465___.out[0] (.names)                           0.195     2.995
new_new_new_nrq5_6___.in[2] (.names)                             1.338     4.332
new_new_new_nrq5_6___.out[0] (.names)                            0.195     4.527
new_new_new_[2140]___.in[1] (.names)                             1.338     5.865
new_new_new_[2140]___.out[0] (.names)                            0.195     6.060
new_new_new_n_n3569___.in[0] (.names)                            1.338     7.398
new_new_new_n_n3569___.out[0] (.names)                           0.195     7.593
new_new_new_[2136]___.in[2] (.names)                             1.338     8.931
new_new_new_[2136]___.out[0] (.names)                            0.195     9.126
new_new_new_n_n3955___.in[2] (.names)                            1.338    10.463
new_new_new_n_n3955___.out[0] (.names)                           0.195    10.658
new_new_new_[2104]___.in[0] (.names)                             1.338    11.996
new_new_new_[2104]___.out[0] (.names)                            0.195    12.191
new_new_new_n_n3236___.in[3] (.names)                            1.338    13.529
new_new_new_n_n3236___.out[0] (.names)                           0.195    13.724
new_new_new_[857]___.in[0] (.names)                              1.338    15.062
new_new_new_[857]___.out[0] (.names)                             0.195    15.257
n438.in[2] (.names)                                              1.338    16.594
n438.out[0] (.names)                                             0.195    16.789
n_n3908.D[0] (.latch)                                            1.338    18.127
data arrival time                                                         18.127

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3908.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -18.127
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.855


#Path 38
Startpoint: preset_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3996.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
preset_i2_i2_o2.clk[0] (.latch)                                  1.338     1.338
preset_i2_i2_o2.Q[0] (.latch) [clock-to-output]                  0.124     1.462
new_new_new_n_n3465___.in[0] (.names)                            1.338     2.800
new_new_new_n_n3465___.out[0] (.names)                           0.195     2.995
new_new_new_nrq5_2___.in[1] (.names)                             1.338     4.332
new_new_new_nrq5_2___.out[0] (.names)                            0.195     4.527
new_new_new_[2248]___.in[3] (.names)                             1.338     5.865
new_new_new_[2248]___.out[0] (.names)                            0.195     6.060
new_new_new_[6964]___.in[1] (.names)                             1.338     7.398
new_new_new_[6964]___.out[0] (.names)                            0.195     7.593
new_new_new_[6973]___.in[2] (.names)                             1.338     8.931
new_new_new_[6973]___.out[0] (.names)                            0.195     9.126
new_new_new_n_n3549___.in[2] (.names)                            1.338    10.463
new_new_new_n_n3549___.out[0] (.names)                           0.195    10.658
new_new_new_n_n3833___.in[2] (.names)                            1.338    11.996
new_new_new_n_n3833___.out[0] (.names)                           0.195    12.191
new_new_new_[1528]___.in[2] (.names)                             1.338    13.529
new_new_new_[1528]___.out[0] (.names)                            0.195    13.724
n1021.in[1] (.names)                                             1.338    15.062
n1021.out[0] (.names)                                            0.195    15.257
n_n3996.D[0] (.latch)                                            1.338    16.594
data arrival time                                                         16.594

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3996.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -16.594
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.323


#Path 39
Startpoint: n_n3626.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3516.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3626.clk[0] (.latch)                                          1.338     1.338
n_n3626.Q[0] (.latch) [clock-to-output]                          0.124     1.462
new_new_new_[2236]___.in[0] (.names)                             1.338     2.800
new_new_new_[2236]___.out[0] (.names)                            0.195     2.995
new_new_new_n_n3976___.in[3] (.names)                            1.338     4.332
new_new_new_n_n3976___.out[0] (.names)                           0.195     4.527
new_new_new_n_n4200___.in[0] (.names)                            1.338     5.865
new_new_new_n_n4200___.out[0] (.names)                           0.195     6.060
new_new_new_[7002]___.in[1] (.names)                             1.338     7.398
new_new_new_[7002]___.out[0] (.names)                            0.195     7.593
new_new_new_n_n3281___.in[3] (.names)                            1.338     8.931
new_new_new_n_n3281___.out[0] (.names)                           0.195     9.126
new_new_new_n_n4202___.in[0] (.names)                            1.338    10.463
new_new_new_n_n4202___.out[0] (.names)                           0.195    10.658
new_new_new_[1938]___.in[1] (.names)                             1.338    11.996
new_new_new_[1938]___.out[0] (.names)                            0.195    12.191
new_new_new_n_n4189___.in[3] (.names)                            1.338    13.529
new_new_new_n_n4189___.out[0] (.names)                           0.195    13.724
n368.in[1] (.names)                                              1.338    15.062
n368.out[0] (.names)                                             0.195    15.257
n_n3516.D[0] (.latch)                                            1.338    16.594
data arrival time                                                         16.594

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3516.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -16.594
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.323


#Path 40
Startpoint: n_n3626.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3815.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3626.clk[0] (.latch)                                          1.338     1.338
n_n3626.Q[0] (.latch) [clock-to-output]                          0.124     1.462
new_new_new_[2236]___.in[0] (.names)                             1.338     2.800
new_new_new_[2236]___.out[0] (.names)                            0.195     2.995
new_new_new_n_n3976___.in[3] (.names)                            1.338     4.332
new_new_new_n_n3976___.out[0] (.names)                           0.195     4.527
new_new_new_n_n4200___.in[0] (.names)                            1.338     5.865
new_new_new_n_n4200___.out[0] (.names)                           0.195     6.060
new_new_new_[7002]___.in[1] (.names)                             1.338     7.398
new_new_new_[7002]___.out[0] (.names)                            0.195     7.593
new_new_new_n_n3281___.in[3] (.names)                            1.338     8.931
new_new_new_n_n3281___.out[0] (.names)                           0.195     9.126
new_new_new_n_n4202___.in[0] (.names)                            1.338    10.463
new_new_new_n_n4202___.out[0] (.names)                           0.195    10.658
new_new_new_[1938]___.in[1] (.names)                             1.338    11.996
new_new_new_[1938]___.out[0] (.names)                            0.195    12.191
new_new_new_n_n4189___.in[3] (.names)                            1.338    13.529
new_new_new_n_n4189___.out[0] (.names)                           0.195    13.724
n618.in[1] (.names)                                              1.338    15.062
n618.out[0] (.names)                                             0.195    15.257
n_n3815.D[0] (.latch)                                            1.338    16.594
data arrival time                                                         16.594

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3815.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -16.594
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.323


#Path 41
Startpoint: n_n3626.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3529.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3626.clk[0] (.latch)                                          1.338     1.338
n_n3626.Q[0] (.latch) [clock-to-output]                          0.124     1.462
new_new_new_[2236]___.in[0] (.names)                             1.338     2.800
new_new_new_[2236]___.out[0] (.names)                            0.195     2.995
new_new_new_n_n3976___.in[3] (.names)                            1.338     4.332
new_new_new_n_n3976___.out[0] (.names)                           0.195     4.527
new_new_new_n_n4200___.in[0] (.names)                            1.338     5.865
new_new_new_n_n4200___.out[0] (.names)                           0.195     6.060
new_new_new_[7002]___.in[1] (.names)                             1.338     7.398
new_new_new_[7002]___.out[0] (.names)                            0.195     7.593
new_new_new_n_n3281___.in[3] (.names)                            1.338     8.931
new_new_new_n_n3281___.out[0] (.names)                           0.195     9.126
new_new_new_n_n4202___.in[0] (.names)                            1.338    10.463
new_new_new_n_n4202___.out[0] (.names)                           0.195    10.658
new_new_new_[1938]___.in[1] (.names)                             1.338    11.996
new_new_new_[1938]___.out[0] (.names)                            0.195    12.191
new_new_new_[1656]___.in[3] (.names)                             1.338    13.529
new_new_new_[1656]___.out[0] (.names)                            0.195    13.724
n782.in[0] (.names)                                              1.338    15.062
n782.out[0] (.names)                                             0.195    15.257
n_n3529.D[0] (.latch)                                            1.338    16.594
data arrival time                                                         16.594

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3529.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -16.594
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.323


#Path 42
Startpoint: n_n3626.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3875.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3626.clk[0] (.latch)                                          1.338     1.338
n_n3626.Q[0] (.latch) [clock-to-output]                          0.124     1.462
new_new_new_[2236]___.in[0] (.names)                             1.338     2.800
new_new_new_[2236]___.out[0] (.names)                            0.195     2.995
new_new_new_n_n3976___.in[3] (.names)                            1.338     4.332
new_new_new_n_n3976___.out[0] (.names)                           0.195     4.527
new_new_new_n_n4200___.in[0] (.names)                            1.338     5.865
new_new_new_n_n4200___.out[0] (.names)                           0.195     6.060
new_new_new_[7002]___.in[1] (.names)                             1.338     7.398
new_new_new_[7002]___.out[0] (.names)                            0.195     7.593
new_new_new_n_n3281___.in[3] (.names)                            1.338     8.931
new_new_new_n_n3281___.out[0] (.names)                           0.195     9.126
new_new_new_n_n4202___.in[0] (.names)                            1.338    10.463
new_new_new_n_n4202___.out[0] (.names)                           0.195    10.658
new_new_new_[1938]___.in[1] (.names)                             1.338    11.996
new_new_new_[1938]___.out[0] (.names)                            0.195    12.191
new_new_new_[1693]___.in[3] (.names)                             1.338    13.529
new_new_new_[1693]___.out[0] (.names)                            0.195    13.724
n708.in[0] (.names)                                              1.338    15.062
n708.out[0] (.names)                                             0.195    15.257
n_n3875.D[0] (.latch)                                            1.338    16.594
data arrival time                                                         16.594

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3875.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -16.594
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.323


#Path 43
Startpoint: preset_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4214.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
preset_i2_i2_o2.clk[0] (.latch)                                  1.338     1.338
preset_i2_i2_o2.Q[0] (.latch) [clock-to-output]                  0.124     1.462
new_new_new_n_n3465___.in[0] (.names)                            1.338     2.800
new_new_new_n_n3465___.out[0] (.names)                           0.195     2.995
new_new_new_nrq5_2___.in[1] (.names)                             1.338     4.332
new_new_new_nrq5_2___.out[0] (.names)                            0.195     4.527
new_new_new_[2248]___.in[3] (.names)                             1.338     5.865
new_new_new_[2248]___.out[0] (.names)                            0.195     6.060
new_new_new_[6964]___.in[1] (.names)                             1.338     7.398
new_new_new_[6964]___.out[0] (.names)                            0.195     7.593
new_new_new_[6973]___.in[2] (.names)                             1.338     8.931
new_new_new_[6973]___.out[0] (.names)                            0.195     9.126
new_new_new_n_n3549___.in[2] (.names)                            1.338    10.463
new_new_new_n_n3549___.out[0] (.names)                           0.195    10.658
new_new_new_n_n4000___.in[1] (.names)                            1.338    11.996
new_new_new_n_n4000___.out[0] (.names)                           0.195    12.191
new_new_new_[1007]___.in[1] (.names)                             1.338    13.529
new_new_new_[1007]___.out[0] (.names)                            0.195    13.724
n1905.in[1] (.names)                                             1.338    15.062
n1905.out[0] (.names)                                            0.195    15.257
n_n4214.D[0] (.latch)                                            1.338    16.594
data arrival time                                                         16.594

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4214.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -16.594
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.323


#Path 44
Startpoint: preset_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3992.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
preset_i2_i2_o2.clk[0] (.latch)                                  1.338     1.338
preset_i2_i2_o2.Q[0] (.latch) [clock-to-output]                  0.124     1.462
new_new_new_n_n3465___.in[0] (.names)                            1.338     2.800
new_new_new_n_n3465___.out[0] (.names)                           0.195     2.995
new_new_new_nrq5_2___.in[1] (.names)                             1.338     4.332
new_new_new_nrq5_2___.out[0] (.names)                            0.195     4.527
new_new_new_[2248]___.in[3] (.names)                             1.338     5.865
new_new_new_[2248]___.out[0] (.names)                            0.195     6.060
new_new_new_[6964]___.in[1] (.names)                             1.338     7.398
new_new_new_[6964]___.out[0] (.names)                            0.195     7.593
new_new_new_[6973]___.in[2] (.names)                             1.338     8.931
new_new_new_[6973]___.out[0] (.names)                            0.195     9.126
new_new_new_n_n3549___.in[2] (.names)                            1.338    10.463
new_new_new_n_n3549___.out[0] (.names)                           0.195    10.658
new_new_new_n_n3833___.in[2] (.names)                            1.338    11.996
new_new_new_n_n3833___.out[0] (.names)                           0.195    12.191
new_new_new_[1034]___.in[2] (.names)                             1.338    13.529
new_new_new_[1034]___.out[0] (.names)                            0.195    13.724
n1860.in[1] (.names)                                             1.338    15.062
n1860.out[0] (.names)                                            0.195    15.257
n_n3992.D[0] (.latch)                                            1.338    16.594
data arrival time                                                         16.594

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3992.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -16.594
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.323


#Path 45
Startpoint: preset_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3974.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
preset_i2_i2_o2.clk[0] (.latch)                                  1.338     1.338
preset_i2_i2_o2.Q[0] (.latch) [clock-to-output]                  0.124     1.462
new_new_new_n_n3465___.in[0] (.names)                            1.338     2.800
new_new_new_n_n3465___.out[0] (.names)                           0.195     2.995
new_new_new_nrq5_2___.in[1] (.names)                             1.338     4.332
new_new_new_nrq5_2___.out[0] (.names)                            0.195     4.527
new_new_new_n_n3966___.in[2] (.names)                            1.338     5.865
new_new_new_n_n3966___.out[0] (.names)                           0.195     6.060
new_new_new_n_n3991___.in[2] (.names)                            1.338     7.398
new_new_new_n_n3991___.out[0] (.names)                           0.195     7.593
new_new_new_n_n3888___.in[1] (.names)                            1.338     8.931
new_new_new_n_n3888___.out[0] (.names)                           0.195     9.126
new_new_new_n_n4017___.in[1] (.names)                            1.338    10.463
new_new_new_n_n4017___.out[0] (.names)                           0.195    10.658
new_new_new_n_n3925___.in[1] (.names)                            1.338    11.996
new_new_new_n_n3925___.out[0] (.names)                           0.195    12.191
new_new_new_[1154]___.in[2] (.names)                             1.338    13.529
new_new_new_[1154]___.out[0] (.names)                            0.195    13.724
n1625.in[1] (.names)                                             1.338    15.062
n1625.out[0] (.names)                                            0.195    15.257
n_n3974.D[0] (.latch)                                            1.338    16.594
data arrival time                                                         16.594

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3974.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -16.594
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.323


#Path 46
Startpoint: preset_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3965.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
preset_i2_i2_o2.clk[0] (.latch)                                  1.338     1.338
preset_i2_i2_o2.Q[0] (.latch) [clock-to-output]                  0.124     1.462
new_new_new_n_n3465___.in[0] (.names)                            1.338     2.800
new_new_new_n_n3465___.out[0] (.names)                           0.195     2.995
new_new_new_nrq5_2___.in[1] (.names)                             1.338     4.332
new_new_new_nrq5_2___.out[0] (.names)                            0.195     4.527
new_new_new_[2248]___.in[3] (.names)                             1.338     5.865
new_new_new_[2248]___.out[0] (.names)                            0.195     6.060
new_new_new_[6964]___.in[1] (.names)                             1.338     7.398
new_new_new_[6964]___.out[0] (.names)                            0.195     7.593
new_new_new_[6973]___.in[2] (.names)                             1.338     8.931
new_new_new_[6973]___.out[0] (.names)                            0.195     9.126
new_new_new_n_n3549___.in[2] (.names)                            1.338    10.463
new_new_new_n_n3549___.out[0] (.names)                           0.195    10.658
new_new_new_n_n3833___.in[2] (.names)                            1.338    11.996
new_new_new_n_n3833___.out[0] (.names)                           0.195    12.191
new_new_new_[1407]___.in[2] (.names)                             1.338    13.529
new_new_new_[1407]___.out[0] (.names)                            0.195    13.724
n1226.in[2] (.names)                                             1.338    15.062
n1226.out[0] (.names)                                            0.195    15.257
n_n3965.D[0] (.latch)                                            1.338    16.594
data arrival time                                                         16.594

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3965.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -16.594
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.323


#Path 47
Startpoint: preset_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4018.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
preset_i2_i2_o2.clk[0] (.latch)                                  1.338     1.338
preset_i2_i2_o2.Q[0] (.latch) [clock-to-output]                  0.124     1.462
new_new_new_n_n3465___.in[0] (.names)                            1.338     2.800
new_new_new_n_n3465___.out[0] (.names)                           0.195     2.995
new_new_new_nrq5_2___.in[1] (.names)                             1.338     4.332
new_new_new_nrq5_2___.out[0] (.names)                            0.195     4.527
new_new_new_[2248]___.in[3] (.names)                             1.338     5.865
new_new_new_[2248]___.out[0] (.names)                            0.195     6.060
new_new_new_[6964]___.in[1] (.names)                             1.338     7.398
new_new_new_[6964]___.out[0] (.names)                            0.195     7.593
new_new_new_[6973]___.in[2] (.names)                             1.338     8.931
new_new_new_[6973]___.out[0] (.names)                            0.195     9.126
new_new_new_n_n3549___.in[2] (.names)                            1.338    10.463
new_new_new_n_n3549___.out[0] (.names)                           0.195    10.658
new_new_new_n_n3833___.in[2] (.names)                            1.338    11.996
new_new_new_n_n3833___.out[0] (.names)                           0.195    12.191
new_new_new_[1411]___.in[2] (.names)                             1.338    13.529
new_new_new_[1411]___.out[0] (.names)                            0.195    13.724
n1221.in[1] (.names)                                             1.338    15.062
n1221.out[0] (.names)                                            0.195    15.257
n_n4018.D[0] (.latch)                                            1.338    16.594
data arrival time                                                         16.594

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4018.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -16.594
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.323


#Path 48
Startpoint: preset_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4060.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
preset_i2_i2_o2.clk[0] (.latch)                                  1.338     1.338
preset_i2_i2_o2.Q[0] (.latch) [clock-to-output]                  0.124     1.462
new_new_new_n_n3465___.in[0] (.names)                            1.338     2.800
new_new_new_n_n3465___.out[0] (.names)                           0.195     2.995
new_new_new_nrq5_2___.in[1] (.names)                             1.338     4.332
new_new_new_nrq5_2___.out[0] (.names)                            0.195     4.527
new_new_new_[2248]___.in[3] (.names)                             1.338     5.865
new_new_new_[2248]___.out[0] (.names)                            0.195     6.060
new_new_new_[6964]___.in[1] (.names)                             1.338     7.398
new_new_new_[6964]___.out[0] (.names)                            0.195     7.593
new_new_new_[6973]___.in[2] (.names)                             1.338     8.931
new_new_new_[6973]___.out[0] (.names)                            0.195     9.126
new_new_new_n_n3549___.in[2] (.names)                            1.338    10.463
new_new_new_n_n3549___.out[0] (.names)                           0.195    10.658
new_new_new_n_n3833___.in[2] (.names)                            1.338    11.996
new_new_new_n_n3833___.out[0] (.names)                           0.195    12.191
new_new_new_[963]___.in[0] (.names)                              1.338    13.529
new_new_new_[963]___.out[0] (.names)                             0.195    13.724
n1995.in[0] (.names)                                             1.338    15.062
n1995.out[0] (.names)                                            0.195    15.257
n_n4060.D[0] (.latch)                                            1.338    16.594
data arrival time                                                         16.594

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4060.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -16.594
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.323


#Path 49
Startpoint: preset_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3489.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
preset_i2_i2_o2.clk[0] (.latch)                                  1.338     1.338
preset_i2_i2_o2.Q[0] (.latch) [clock-to-output]                  0.124     1.462
new_new_new_n_n3465___.in[0] (.names)                            1.338     2.800
new_new_new_n_n3465___.out[0] (.names)                           0.195     2.995
new_new_new_nrq5_6___.in[2] (.names)                             1.338     4.332
new_new_new_nrq5_6___.out[0] (.names)                            0.195     4.527
new_new_new_[2140]___.in[1] (.names)                             1.338     5.865
new_new_new_[2140]___.out[0] (.names)                            0.195     6.060
new_new_new_n_n3569___.in[0] (.names)                            1.338     7.398
new_new_new_n_n3569___.out[0] (.names)                           0.195     7.593
new_new_new_[2136]___.in[2] (.names)                             1.338     8.931
new_new_new_[2136]___.out[0] (.names)                            0.195     9.126
new_new_new_n_n3955___.in[2] (.names)                            1.338    10.463
new_new_new_n_n3955___.out[0] (.names)                           0.195    10.658
new_new_new_[2104]___.in[0] (.names)                             1.338    11.996
new_new_new_[2104]___.out[0] (.names)                            0.195    12.191
new_new_new_n_n3236___.in[3] (.names)                            1.338    13.529
new_new_new_n_n3236___.out[0] (.names)                           0.195    13.724
n233.in[1] (.names)                                              1.338    15.062
n233.out[0] (.names)                                             0.195    15.257
n_n3489.D[0] (.latch)                                            1.338    16.594
data arrival time                                                         16.594

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3489.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -16.594
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.323


#Path 50
Startpoint: preset_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3212.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
preset_i2_i2_o2.clk[0] (.latch)                                  1.338     1.338
preset_i2_i2_o2.Q[0] (.latch) [clock-to-output]                  0.124     1.462
new_new_new_n_n3465___.in[0] (.names)                            1.338     2.800
new_new_new_n_n3465___.out[0] (.names)                           0.195     2.995
new_new_new_nrq5_6___.in[2] (.names)                             1.338     4.332
new_new_new_nrq5_6___.out[0] (.names)                            0.195     4.527
new_new_new_[2140]___.in[1] (.names)                             1.338     5.865
new_new_new_[2140]___.out[0] (.names)                            0.195     6.060
new_new_new_n_n3569___.in[0] (.names)                            1.338     7.398
new_new_new_n_n3569___.out[0] (.names)                           0.195     7.593
new_new_new_[2136]___.in[2] (.names)                             1.338     8.931
new_new_new_[2136]___.out[0] (.names)                            0.195     9.126
new_new_new_n_n3955___.in[2] (.names)                            1.338    10.463
new_new_new_n_n3955___.out[0] (.names)                           0.195    10.658
new_new_new_[2104]___.in[0] (.names)                             1.338    11.996
new_new_new_[2104]___.out[0] (.names)                            0.195    12.191
new_new_new_n_n3236___.in[3] (.names)                            1.338    13.529
new_new_new_n_n3236___.out[0] (.names)                           0.195    13.724
n971.in[1] (.names)                                              1.338    15.062
n971.out[0] (.names)                                             0.195    15.257
n_n3212.D[0] (.latch)                                            1.338    16.594
data arrival time                                                         16.594

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3212.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -16.594
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.323


#Path 51
Startpoint: preset_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3862.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
preset_i2_i2_o2.clk[0] (.latch)                                  1.338     1.338
preset_i2_i2_o2.Q[0] (.latch) [clock-to-output]                  0.124     1.462
new_new_new_n_n3465___.in[0] (.names)                            1.338     2.800
new_new_new_n_n3465___.out[0] (.names)                           0.195     2.995
new_new_new_nrq5_6___.in[2] (.names)                             1.338     4.332
new_new_new_nrq5_6___.out[0] (.names)                            0.195     4.527
new_new_new_[2140]___.in[1] (.names)                             1.338     5.865
new_new_new_[2140]___.out[0] (.names)                            0.195     6.060
new_new_new_n_n3569___.in[0] (.names)                            1.338     7.398
new_new_new_n_n3569___.out[0] (.names)                           0.195     7.593
new_new_new_[2136]___.in[2] (.names)                             1.338     8.931
new_new_new_[2136]___.out[0] (.names)                            0.195     9.126
new_new_new_n_n3955___.in[2] (.names)                            1.338    10.463
new_new_new_n_n3955___.out[0] (.names)                           0.195    10.658
new_new_new_[2104]___.in[0] (.names)                             1.338    11.996
new_new_new_[2104]___.out[0] (.names)                            0.195    12.191
new_new_new_[1157]___.in[3] (.names)                             1.338    13.529
new_new_new_[1157]___.out[0] (.names)                            0.195    13.724
n1620.in[3] (.names)                                             1.338    15.062
n1620.out[0] (.names)                                            0.195    15.257
n_n3862.D[0] (.latch)                                            1.338    16.594
data arrival time                                                         16.594

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3862.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -16.594
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.323


#Path 52
Startpoint: preset_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3774.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
preset_i2_i2_o2.clk[0] (.latch)                                  1.338     1.338
preset_i2_i2_o2.Q[0] (.latch) [clock-to-output]                  0.124     1.462
new_new_new_n_n3465___.in[0] (.names)                            1.338     2.800
new_new_new_n_n3465___.out[0] (.names)                           0.195     2.995
new_new_new_nrq5_6___.in[2] (.names)                             1.338     4.332
new_new_new_nrq5_6___.out[0] (.names)                            0.195     4.527
new_new_new_[2140]___.in[1] (.names)                             1.338     5.865
new_new_new_[2140]___.out[0] (.names)                            0.195     6.060
new_new_new_n_n3569___.in[0] (.names)                            1.338     7.398
new_new_new_n_n3569___.out[0] (.names)                           0.195     7.593
new_new_new_[2136]___.in[2] (.names)                             1.338     8.931
new_new_new_[2136]___.out[0] (.names)                            0.195     9.126
new_new_new_n_n3955___.in[2] (.names)                            1.338    10.463
new_new_new_n_n3955___.out[0] (.names)                           0.195    10.658
new_new_new_[2104]___.in[0] (.names)                             1.338    11.996
new_new_new_[2104]___.out[0] (.names)                            0.195    12.191
new_new_new_[1539]___.in[3] (.names)                             1.338    13.529
new_new_new_[1539]___.out[0] (.names)                            0.195    13.724
n996.in[0] (.names)                                              1.338    15.062
n996.out[0] (.names)                                             0.195    15.257
n_n3774.D[0] (.latch)                                            1.338    16.594
data arrival time                                                         16.594

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3774.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -16.594
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.323


#Path 53
Startpoint: preset_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3214.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
preset_i2_i2_o2.clk[0] (.latch)                                  1.338     1.338
preset_i2_i2_o2.Q[0] (.latch) [clock-to-output]                  0.124     1.462
new_new_new_n_n3465___.in[0] (.names)                            1.338     2.800
new_new_new_n_n3465___.out[0] (.names)                           0.195     2.995
new_new_new_nrq5_6___.in[2] (.names)                             1.338     4.332
new_new_new_nrq5_6___.out[0] (.names)                            0.195     4.527
new_new_new_[2140]___.in[1] (.names)                             1.338     5.865
new_new_new_[2140]___.out[0] (.names)                            0.195     6.060
new_new_new_n_n3569___.in[0] (.names)                            1.338     7.398
new_new_new_n_n3569___.out[0] (.names)                           0.195     7.593
new_new_new_[2136]___.in[2] (.names)                             1.338     8.931
new_new_new_[2136]___.out[0] (.names)                            0.195     9.126
new_new_new_n_n3955___.in[2] (.names)                            1.338    10.463
new_new_new_n_n3955___.out[0] (.names)                           0.195    10.658
new_new_new_[860]___.in[0] (.names)                              1.338    11.996
new_new_new_[860]___.out[0] (.names)                             0.195    12.191
n901.in[1] (.names)                                              1.338    13.529
n901.out[0] (.names)                                             0.195    13.724
n_n3214.D[0] (.latch)                                            1.338    15.062
data arrival time                                                         15.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3214.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -15.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -13.790


#Path 54
Startpoint: n_n3626.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3420.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3626.clk[0] (.latch)                                          1.338     1.338
n_n3626.Q[0] (.latch) [clock-to-output]                          0.124     1.462
new_new_new_[2236]___.in[0] (.names)                             1.338     2.800
new_new_new_[2236]___.out[0] (.names)                            0.195     2.995
new_new_new_n_n3976___.in[3] (.names)                            1.338     4.332
new_new_new_n_n3976___.out[0] (.names)                           0.195     4.527
new_new_new_n_n4200___.in[0] (.names)                            1.338     5.865
new_new_new_n_n4200___.out[0] (.names)                           0.195     6.060
new_new_new_[7002]___.in[1] (.names)                             1.338     7.398
new_new_new_[7002]___.out[0] (.names)                            0.195     7.593
new_new_new_n_n3281___.in[3] (.names)                            1.338     8.931
new_new_new_n_n3281___.out[0] (.names)                           0.195     9.126
new_new_new_n_n4202___.in[0] (.names)                            1.338    10.463
new_new_new_n_n4202___.out[0] (.names)                           0.195    10.658
new_new_new_n_n3827___.in[1] (.names)                            1.338    11.996
new_new_new_n_n3827___.out[0] (.names)                           0.195    12.191
n228.in[0] (.names)                                              1.338    13.529
n228.out[0] (.names)                                             0.195    13.724
n_n3420.D[0] (.latch)                                            1.338    15.062
data arrival time                                                         15.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3420.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -15.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -13.790


#Path 55
Startpoint: n_n3626.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3826.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3626.clk[0] (.latch)                                          1.338     1.338
n_n3626.Q[0] (.latch) [clock-to-output]                          0.124     1.462
new_new_new_[2236]___.in[0] (.names)                             1.338     2.800
new_new_new_[2236]___.out[0] (.names)                            0.195     2.995
new_new_new_n_n3976___.in[3] (.names)                            1.338     4.332
new_new_new_n_n3976___.out[0] (.names)                           0.195     4.527
new_new_new_n_n4200___.in[0] (.names)                            1.338     5.865
new_new_new_n_n4200___.out[0] (.names)                           0.195     6.060
new_new_new_[7002]___.in[1] (.names)                             1.338     7.398
new_new_new_[7002]___.out[0] (.names)                            0.195     7.593
new_new_new_n_n3281___.in[3] (.names)                            1.338     8.931
new_new_new_n_n3281___.out[0] (.names)                           0.195     9.126
new_new_new_n_n4202___.in[0] (.names)                            1.338    10.463
new_new_new_n_n4202___.out[0] (.names)                           0.195    10.658
new_new_new_n_n3827___.in[1] (.names)                            1.338    11.996
new_new_new_n_n3827___.out[0] (.names)                           0.195    12.191
n1835.in[0] (.names)                                             1.338    13.529
n1835.out[0] (.names)                                            0.195    13.724
n_n3826.D[0] (.latch)                                            1.338    15.062
data arrival time                                                         15.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3826.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -15.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -13.790


#Path 56
Startpoint: preset_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : [2016]_o2.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
preset_i2_i2_o2.clk[0] (.latch)                                  1.338     1.338
preset_i2_i2_o2.Q[0] (.latch) [clock-to-output]                  0.124     1.462
new_new_new_n_n3465___.in[0] (.names)                            1.338     2.800
new_new_new_n_n3465___.out[0] (.names)                           0.195     2.995
new_new_new_nrq5_2___.in[1] (.names)                             1.338     4.332
new_new_new_nrq5_2___.out[0] (.names)                            0.195     4.527
new_new_new_[2248]___.in[3] (.names)                             1.338     5.865
new_new_new_[2248]___.out[0] (.names)                            0.195     6.060
new_new_new_[6964]___.in[1] (.names)                             1.338     7.398
new_new_new_[6964]___.out[0] (.names)                            0.195     7.593
new_new_new_[6973]___.in[2] (.names)                             1.338     8.931
new_new_new_[6973]___.out[0] (.names)                            0.195     9.126
new_new_new_[796]___.in[2] (.names)                              1.338    10.463
new_new_new_[796]___.out[0] (.names)                             0.195    10.658
n218.in[1] (.names)                                              1.338    11.996
n218.out[0] (.names)                                             0.195    12.191
n2070.in[0] (.names)                                             1.338    13.529
n2070.out[0] (.names)                                            0.195    13.724
[2016]_o2.D[0] (.latch)                                          1.338    15.062
data arrival time                                                         15.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
[2016]_o2.clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -15.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -13.790


#Path 57
Startpoint: preset_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : [2011]_o2.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
preset_i2_i2_o2.clk[0] (.latch)                                  1.338     1.338
preset_i2_i2_o2.Q[0] (.latch) [clock-to-output]                  0.124     1.462
new_new_new_n_n3465___.in[0] (.names)                            1.338     2.800
new_new_new_n_n3465___.out[0] (.names)                           0.195     2.995
new_new_new_nrq5_2___.in[1] (.names)                             1.338     4.332
new_new_new_nrq5_2___.out[0] (.names)                            0.195     4.527
new_new_new_[2248]___.in[3] (.names)                             1.338     5.865
new_new_new_[2248]___.out[0] (.names)                            0.195     6.060
new_new_new_[6964]___.in[1] (.names)                             1.338     7.398
new_new_new_[6964]___.out[0] (.names)                            0.195     7.593
new_new_new_[6973]___.in[2] (.names)                             1.338     8.931
new_new_new_[6973]___.out[0] (.names)                            0.195     9.126
new_new_new_[796]___.in[2] (.names)                              1.338    10.463
new_new_new_[796]___.out[0] (.names)                             0.195    10.658
n1166.in[1] (.names)                                             1.338    11.996
n1166.out[0] (.names)                                            0.195    12.191
n2110_1.in[0] (.names)                                           1.338    13.529
n2110_1.out[0] (.names)                                          0.195    13.724
[2011]_o2.D[0] (.latch)                                          1.338    15.062
data arrival time                                                         15.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
[2011]_o2.clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -15.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -13.790


#Path 58
Startpoint: preset_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : [1037]_o2.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
preset_i2_i2_o2.clk[0] (.latch)                                  1.338     1.338
preset_i2_i2_o2.Q[0] (.latch) [clock-to-output]                  0.124     1.462
new_new_new_n_n3465___.in[0] (.names)                            1.338     2.800
new_new_new_n_n3465___.out[0] (.names)                           0.195     2.995
new_new_new_nrq5_2___.in[1] (.names)                             1.338     4.332
new_new_new_nrq5_2___.out[0] (.names)                            0.195     4.527
new_new_new_[2248]___.in[3] (.names)                             1.338     5.865
new_new_new_[2248]___.out[0] (.names)                            0.195     6.060
new_new_new_[6964]___.in[1] (.names)                             1.338     7.398
new_new_new_[6964]___.out[0] (.names)                            0.195     7.593
new_new_new_[6973]___.in[2] (.names)                             1.338     8.931
new_new_new_[6973]___.out[0] (.names)                            0.195     9.126
new_new_new_n_n3549___.in[2] (.names)                            1.338    10.463
new_new_new_n_n3549___.out[0] (.names)                           0.195    10.658
new_new_new_n_n3833___.in[2] (.names)                            1.338    11.996
new_new_new_n_n3833___.out[0] (.names)                           0.195    12.191
n2165.in[2] (.names)                                             1.338    13.529
n2165.out[0] (.names)                                            0.195    13.724
[1037]_o2.D[0] (.latch)                                          1.338    15.062
data arrival time                                                         15.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
[1037]_o2.clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -15.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -13.790


#Path 59
Startpoint: preset_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3838.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
preset_i2_i2_o2.clk[0] (.latch)                                  1.338     1.338
preset_i2_i2_o2.Q[0] (.latch) [clock-to-output]                  0.124     1.462
new_new_new_n_n3465___.in[0] (.names)                            1.338     2.800
new_new_new_n_n3465___.out[0] (.names)                           0.195     2.995
new_new_new_nrq5_2___.in[1] (.names)                             1.338     4.332
new_new_new_nrq5_2___.out[0] (.names)                            0.195     4.527
new_new_new_[2248]___.in[3] (.names)                             1.338     5.865
new_new_new_[2248]___.out[0] (.names)                            0.195     6.060
new_new_new_[6964]___.in[1] (.names)                             1.338     7.398
new_new_new_[6964]___.out[0] (.names)                            0.195     7.593
new_new_new_[6973]___.in[2] (.names)                             1.338     8.931
new_new_new_[6973]___.out[0] (.names)                            0.195     9.126
new_new_new_n_n3549___.in[2] (.names)                            1.338    10.463
new_new_new_n_n3549___.out[0] (.names)                           0.195    10.658
new_new_new_[1826]___.in[1] (.names)                             1.338    11.996
new_new_new_[1826]___.out[0] (.names)                            0.195    12.191
n558.in[0] (.names)                                              1.338    13.529
n558.out[0] (.names)                                             0.195    13.724
n_n3838.D[0] (.latch)                                            1.338    15.062
data arrival time                                                         15.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3838.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -15.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -13.790


#Path 60
Startpoint: preset_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3460.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
preset_i2_i2_o2.clk[0] (.latch)                                  1.338     1.338
preset_i2_i2_o2.Q[0] (.latch) [clock-to-output]                  0.124     1.462
new_new_new_n_n3465___.in[0] (.names)                            1.338     2.800
new_new_new_n_n3465___.out[0] (.names)                           0.195     2.995
new_new_new_nrq5_2___.in[1] (.names)                             1.338     4.332
new_new_new_nrq5_2___.out[0] (.names)                            0.195     4.527
new_new_new_[2248]___.in[3] (.names)                             1.338     5.865
new_new_new_[2248]___.out[0] (.names)                            0.195     6.060
new_new_new_[6964]___.in[1] (.names)                             1.338     7.398
new_new_new_[6964]___.out[0] (.names)                            0.195     7.593
new_new_new_[6973]___.in[2] (.names)                             1.338     8.931
new_new_new_[6973]___.out[0] (.names)                            0.195     9.126
new_new_new_n_n3549___.in[2] (.names)                            1.338    10.463
new_new_new_n_n3549___.out[0] (.names)                           0.195    10.658
new_new_new_[7512]___.in[2] (.names)                             1.338    11.996
new_new_new_[7512]___.out[0] (.names)                            0.195    12.191
n2065.in[1] (.names)                                             1.338    13.529
n2065.out[0] (.names)                                            0.195    13.724
n_n3460.D[0] (.latch)                                            1.338    15.062
data arrival time                                                         15.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3460.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -15.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -13.790


#Path 61
Startpoint: preset_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3999.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
preset_i2_i2_o2.clk[0] (.latch)                                  1.338     1.338
preset_i2_i2_o2.Q[0] (.latch) [clock-to-output]                  0.124     1.462
new_new_new_n_n3465___.in[0] (.names)                            1.338     2.800
new_new_new_n_n3465___.out[0] (.names)                           0.195     2.995
new_new_new_nrq5_2___.in[1] (.names)                             1.338     4.332
new_new_new_nrq5_2___.out[0] (.names)                            0.195     4.527
new_new_new_[2248]___.in[3] (.names)                             1.338     5.865
new_new_new_[2248]___.out[0] (.names)                            0.195     6.060
new_new_new_[6964]___.in[1] (.names)                             1.338     7.398
new_new_new_[6964]___.out[0] (.names)                            0.195     7.593
new_new_new_[6973]___.in[2] (.names)                             1.338     8.931
new_new_new_[6973]___.out[0] (.names)                            0.195     9.126
new_new_new_n_n3549___.in[2] (.names)                            1.338    10.463
new_new_new_n_n3549___.out[0] (.names)                           0.195    10.658
new_new_new_[1804]___.in[2] (.names)                             1.338    11.996
new_new_new_[1804]___.out[0] (.names)                            0.195    12.191
n593.in[0] (.names)                                              1.338    13.529
n593.out[0] (.names)                                             0.195    13.724
n_n3999.D[0] (.latch)                                            1.338    15.062
data arrival time                                                         15.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3999.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -15.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -13.790


#Path 62
Startpoint: preset_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3761.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
preset_i2_i2_o2.clk[0] (.latch)                                  1.338     1.338
preset_i2_i2_o2.Q[0] (.latch) [clock-to-output]                  0.124     1.462
new_new_new_n_n3465___.in[0] (.names)                            1.338     2.800
new_new_new_n_n3465___.out[0] (.names)                           0.195     2.995
new_new_new_nrq5_6___.in[2] (.names)                             1.338     4.332
new_new_new_nrq5_6___.out[0] (.names)                            0.195     4.527
new_new_new_[2140]___.in[1] (.names)                             1.338     5.865
new_new_new_[2140]___.out[0] (.names)                            0.195     6.060
new_new_new_n_n3569___.in[0] (.names)                            1.338     7.398
new_new_new_n_n3569___.out[0] (.names)                           0.195     7.593
new_new_new_[2136]___.in[2] (.names)                             1.338     8.931
new_new_new_[2136]___.out[0] (.names)                            0.195     9.126
new_new_new_n_n3955___.in[2] (.names)                            1.338    10.463
new_new_new_n_n3955___.out[0] (.names)                           0.195    10.658
new_new_new_[860]___.in[0] (.names)                              1.338    11.996
new_new_new_[860]___.out[0] (.names)                             0.195    12.191
n363.in[2] (.names)                                              1.338    13.529
n363.out[0] (.names)                                             0.195    13.724
n_n3761.D[0] (.latch)                                            1.338    15.062
data arrival time                                                         15.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3761.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -15.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -13.790


#Path 63
Startpoint: preset_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : [1349]_o2.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
preset_i2_i2_o2.clk[0] (.latch)                                  1.338     1.338
preset_i2_i2_o2.Q[0] (.latch) [clock-to-output]                  0.124     1.462
new_new_new_n_n3465___.in[0] (.names)                            1.338     2.800
new_new_new_n_n3465___.out[0] (.names)                           0.195     2.995
new_new_new_nrq5_2___.in[1] (.names)                             1.338     4.332
new_new_new_nrq5_2___.out[0] (.names)                            0.195     4.527
new_new_new_[2248]___.in[3] (.names)                             1.338     5.865
new_new_new_[2248]___.out[0] (.names)                            0.195     6.060
new_new_new_[6964]___.in[1] (.names)                             1.338     7.398
new_new_new_[6964]___.out[0] (.names)                            0.195     7.593
new_new_new_[6973]___.in[2] (.names)                             1.338     8.931
new_new_new_[6973]___.out[0] (.names)                            0.195     9.126
new_new_new_n_n3549___.in[2] (.names)                            1.338    10.463
new_new_new_n_n3549___.out[0] (.names)                           0.195    10.658
new_new_new_n_n3833___.in[2] (.names)                            1.338    11.996
new_new_new_n_n3833___.out[0] (.names)                           0.195    12.191
n2155_1.in[2] (.names)                                           1.338    13.529
n2155_1.out[0] (.names)                                          0.195    13.724
[1349]_o2.D[0] (.latch)                                          1.338    15.062
data arrival time                                                         15.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
[1349]_o2.clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -15.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -13.790


#Path 64
Startpoint: preset_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3922.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
preset_i2_i2_o2.clk[0] (.latch)                                  1.338     1.338
preset_i2_i2_o2.Q[0] (.latch) [clock-to-output]                  0.124     1.462
new_new_new_n_n3465___.in[0] (.names)                            1.338     2.800
new_new_new_n_n3465___.out[0] (.names)                           0.195     2.995
new_new_new_nrq5_2___.in[1] (.names)                             1.338     4.332
new_new_new_nrq5_2___.out[0] (.names)                            0.195     4.527
new_new_new_[2248]___.in[3] (.names)                             1.338     5.865
new_new_new_[2248]___.out[0] (.names)                            0.195     6.060
new_new_new_[6964]___.in[1] (.names)                             1.338     7.398
new_new_new_[6964]___.out[0] (.names)                            0.195     7.593
new_new_new_[6973]___.in[2] (.names)                             1.338     8.931
new_new_new_[6973]___.out[0] (.names)                            0.195     9.126
new_new_new_[796]___.in[2] (.names)                              1.338    10.463
new_new_new_[796]___.out[0] (.names)                             0.195    10.658
n638.in[1] (.names)                                              1.338    11.996
n638.out[0] (.names)                                             0.195    12.191
n_n3922.D[0] (.latch)                                            1.338    13.529
data arrival time                                                         13.529

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3922.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -13.529
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.257


#Path 65
Startpoint: preset_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4021.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
preset_i2_i2_o2.clk[0] (.latch)                                  1.338     1.338
preset_i2_i2_o2.Q[0] (.latch) [clock-to-output]                  0.124     1.462
new_new_new_n_n3465___.in[0] (.names)                            1.338     2.800
new_new_new_n_n3465___.out[0] (.names)                           0.195     2.995
new_new_new_nrq5_2___.in[1] (.names)                             1.338     4.332
new_new_new_nrq5_2___.out[0] (.names)                            0.195     4.527
new_new_new_[2248]___.in[3] (.names)                             1.338     5.865
new_new_new_[2248]___.out[0] (.names)                            0.195     6.060
new_new_new_[6964]___.in[1] (.names)                             1.338     7.398
new_new_new_[6964]___.out[0] (.names)                            0.195     7.593
new_new_new_[6973]___.in[2] (.names)                             1.338     8.931
new_new_new_[6973]___.out[0] (.names)                            0.195     9.126
new_new_new_[796]___.in[2] (.names)                              1.338    10.463
new_new_new_[796]___.out[0] (.names)                             0.195    10.658
n1231.in[1] (.names)                                             1.338    11.996
n1231.out[0] (.names)                                            0.195    12.191
n_n4021.D[0] (.latch)                                            1.338    13.529
data arrival time                                                         13.529

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4021.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -13.529
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.257


#Path 66
Startpoint: preset_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3736.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
preset_i2_i2_o2.clk[0] (.latch)                                  1.338     1.338
preset_i2_i2_o2.Q[0] (.latch) [clock-to-output]                  0.124     1.462
new_new_new_n_n3465___.in[0] (.names)                            1.338     2.800
new_new_new_n_n3465___.out[0] (.names)                           0.195     2.995
new_new_new_nrq5_2___.in[1] (.names)                             1.338     4.332
new_new_new_nrq5_2___.out[0] (.names)                            0.195     4.527
new_new_new_[2248]___.in[3] (.names)                             1.338     5.865
new_new_new_[2248]___.out[0] (.names)                            0.195     6.060
new_new_new_[6964]___.in[1] (.names)                             1.338     7.398
new_new_new_[6964]___.out[0] (.names)                            0.195     7.593
new_new_new_[6973]___.in[2] (.names)                             1.338     8.931
new_new_new_[6973]___.out[0] (.names)                            0.195     9.126
new_new_new_[796]___.in[2] (.names)                              1.338    10.463
new_new_new_[796]___.out[0] (.names)                             0.195    10.658
n653.in[1] (.names)                                              1.338    11.996
n653.out[0] (.names)                                             0.195    12.191
n_n3736.D[0] (.latch)                                            1.338    13.529
data arrival time                                                         13.529

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3736.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -13.529
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.257


#Path 67
Startpoint: preset_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3344.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
preset_i2_i2_o2.clk[0] (.latch)                                  1.338     1.338
preset_i2_i2_o2.Q[0] (.latch) [clock-to-output]                  0.124     1.462
new_new_new_n_n3465___.in[0] (.names)                            1.338     2.800
new_new_new_n_n3465___.out[0] (.names)                           0.195     2.995
new_new_new_nrq5_2___.in[1] (.names)                             1.338     4.332
new_new_new_nrq5_2___.out[0] (.names)                            0.195     4.527
new_new_new_[2248]___.in[3] (.names)                             1.338     5.865
new_new_new_[2248]___.out[0] (.names)                            0.195     6.060
new_new_new_[6964]___.in[1] (.names)                             1.338     7.398
new_new_new_[6964]___.out[0] (.names)                            0.195     7.593
new_new_new_[6973]___.in[2] (.names)                             1.338     8.931
new_new_new_[6973]___.out[0] (.names)                            0.195     9.126
new_new_new_[796]___.in[2] (.names)                              1.338    10.463
new_new_new_[796]___.out[0] (.names)                             0.195    10.658
n693.in[1] (.names)                                              1.338    11.996
n693.out[0] (.names)                                             0.195    12.191
n_n3344.D[0] (.latch)                                            1.338    13.529
data arrival time                                                         13.529

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3344.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -13.529
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.257


#Path 68
Startpoint: preset_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3304.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
preset_i2_i2_o2.clk[0] (.latch)                                  1.338     1.338
preset_i2_i2_o2.Q[0] (.latch) [clock-to-output]                  0.124     1.462
new_new_new_n_n3465___.in[0] (.names)                            1.338     2.800
new_new_new_n_n3465___.out[0] (.names)                           0.195     2.995
new_new_new_nrq5_2___.in[1] (.names)                             1.338     4.332
new_new_new_nrq5_2___.out[0] (.names)                            0.195     4.527
new_new_new_[2248]___.in[3] (.names)                             1.338     5.865
new_new_new_[2248]___.out[0] (.names)                            0.195     6.060
new_new_new_[6964]___.in[1] (.names)                             1.338     7.398
new_new_new_[6964]___.out[0] (.names)                            0.195     7.593
new_new_new_[6973]___.in[2] (.names)                             1.338     8.931
new_new_new_[6973]___.out[0] (.names)                            0.195     9.126
new_new_new_[796]___.in[2] (.names)                              1.338    10.463
new_new_new_[796]___.out[0] (.names)                             0.195    10.658
n703.in[1] (.names)                                              1.338    11.996
n703.out[0] (.names)                                             0.195    12.191
n_n3304.D[0] (.latch)                                            1.338    13.529
data arrival time                                                         13.529

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3304.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -13.529
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.257


#Path 69
Startpoint: preset_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3203.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
preset_i2_i2_o2.clk[0] (.latch)                                  1.338     1.338
preset_i2_i2_o2.Q[0] (.latch) [clock-to-output]                  0.124     1.462
new_new_new_n_n3465___.in[0] (.names)                            1.338     2.800
new_new_new_n_n3465___.out[0] (.names)                           0.195     2.995
new_new_new_nrq5_2___.in[1] (.names)                             1.338     4.332
new_new_new_nrq5_2___.out[0] (.names)                            0.195     4.527
new_new_new_[2248]___.in[3] (.names)                             1.338     5.865
new_new_new_[2248]___.out[0] (.names)                            0.195     6.060
new_new_new_[6964]___.in[1] (.names)                             1.338     7.398
new_new_new_[6964]___.out[0] (.names)                            0.195     7.593
new_new_new_[6973]___.in[2] (.names)                             1.338     8.931
new_new_new_[6973]___.out[0] (.names)                            0.195     9.126
new_new_new_[796]___.in[2] (.names)                              1.338    10.463
new_new_new_[796]___.out[0] (.names)                             0.195    10.658
n718.in[1] (.names)                                              1.338    11.996
n718.out[0] (.names)                                             0.195    12.191
n_n3203.D[0] (.latch)                                            1.338    13.529
data arrival time                                                         13.529

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3203.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -13.529
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.257


#Path 70
Startpoint: preset_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4193.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
preset_i2_i2_o2.clk[0] (.latch)                                  1.338     1.338
preset_i2_i2_o2.Q[0] (.latch) [clock-to-output]                  0.124     1.462
new_new_new_n_n3465___.in[0] (.names)                            1.338     2.800
new_new_new_n_n3465___.out[0] (.names)                           0.195     2.995
new_new_new_nrq5_2___.in[1] (.names)                             1.338     4.332
new_new_new_nrq5_2___.out[0] (.names)                            0.195     4.527
new_new_new_[2248]___.in[3] (.names)                             1.338     5.865
new_new_new_[2248]___.out[0] (.names)                            0.195     6.060
new_new_new_[6964]___.in[1] (.names)                             1.338     7.398
new_new_new_[6964]___.out[0] (.names)                            0.195     7.593
new_new_new_[6973]___.in[2] (.names)                             1.338     8.931
new_new_new_[6973]___.out[0] (.names)                            0.195     9.126
new_new_new_[796]___.in[2] (.names)                              1.338    10.463
new_new_new_[796]___.out[0] (.names)                             0.195    10.658
n723.in[1] (.names)                                              1.338    11.996
n723.out[0] (.names)                                             0.195    12.191
n_n4193.D[0] (.latch)                                            1.338    13.529
data arrival time                                                         13.529

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4193.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -13.529
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.257


#Path 71
Startpoint: preset_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3988.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
preset_i2_i2_o2.clk[0] (.latch)                                  1.338     1.338
preset_i2_i2_o2.Q[0] (.latch) [clock-to-output]                  0.124     1.462
new_new_new_n_n3465___.in[0] (.names)                            1.338     2.800
new_new_new_n_n3465___.out[0] (.names)                           0.195     2.995
new_new_new_nrq5_2___.in[1] (.names)                             1.338     4.332
new_new_new_nrq5_2___.out[0] (.names)                            0.195     4.527
new_new_new_[2248]___.in[3] (.names)                             1.338     5.865
new_new_new_[2248]___.out[0] (.names)                            0.195     6.060
new_new_new_[6964]___.in[1] (.names)                             1.338     7.398
new_new_new_[6964]___.out[0] (.names)                            0.195     7.593
new_new_new_[6973]___.in[2] (.names)                             1.338     8.931
new_new_new_[6973]___.out[0] (.names)                            0.195     9.126
new_new_new_[796]___.in[2] (.names)                              1.338    10.463
new_new_new_[796]___.out[0] (.names)                             0.195    10.658
n787.in[1] (.names)                                              1.338    11.996
n787.out[0] (.names)                                             0.195    12.191
n_n3988.D[0] (.latch)                                            1.338    13.529
data arrival time                                                         13.529

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3988.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -13.529
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.257


#Path 72
Startpoint: preset_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3293.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
preset_i2_i2_o2.clk[0] (.latch)                                  1.338     1.338
preset_i2_i2_o2.Q[0] (.latch) [clock-to-output]                  0.124     1.462
new_new_new_n_n3465___.in[0] (.names)                            1.338     2.800
new_new_new_n_n3465___.out[0] (.names)                           0.195     2.995
new_new_new_nrq5_2___.in[1] (.names)                             1.338     4.332
new_new_new_nrq5_2___.out[0] (.names)                            0.195     4.527
new_new_new_[2248]___.in[3] (.names)                             1.338     5.865
new_new_new_[2248]___.out[0] (.names)                            0.195     6.060
new_new_new_[6964]___.in[1] (.names)                             1.338     7.398
new_new_new_[6964]___.out[0] (.names)                            0.195     7.593
new_new_new_[6973]___.in[2] (.names)                             1.338     8.931
new_new_new_[6973]___.out[0] (.names)                            0.195     9.126
new_new_new_[796]___.in[2] (.names)                              1.338    10.463
new_new_new_[796]___.out[0] (.names)                             0.195    10.658
n792.in[1] (.names)                                              1.338    11.996
n792.out[0] (.names)                                             0.195    12.191
n_n3293.D[0] (.latch)                                            1.338    13.529
data arrival time                                                         13.529

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3293.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -13.529
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.257


#Path 73
Startpoint: preset_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3311.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
preset_i2_i2_o2.clk[0] (.latch)                                  1.338     1.338
preset_i2_i2_o2.Q[0] (.latch) [clock-to-output]                  0.124     1.462
new_new_new_n_n3465___.in[0] (.names)                            1.338     2.800
new_new_new_n_n3465___.out[0] (.names)                           0.195     2.995
new_new_new_nrq5_2___.in[1] (.names)                             1.338     4.332
new_new_new_nrq5_2___.out[0] (.names)                            0.195     4.527
new_new_new_[2248]___.in[3] (.names)                             1.338     5.865
new_new_new_[2248]___.out[0] (.names)                            0.195     6.060
new_new_new_[6964]___.in[1] (.names)                             1.338     7.398
new_new_new_[6964]___.out[0] (.names)                            0.195     7.593
new_new_new_[6973]___.in[2] (.names)                             1.338     8.931
new_new_new_[6973]___.out[0] (.names)                            0.195     9.126
new_new_new_[796]___.in[2] (.names)                              1.338    10.463
new_new_new_[796]___.out[0] (.names)                             0.195    10.658
n836.in[1] (.names)                                              1.338    11.996
n836.out[0] (.names)                                             0.195    12.191
n_n3311.D[0] (.latch)                                            1.338    13.529
data arrival time                                                         13.529

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3311.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -13.529
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.257


#Path 74
Startpoint: preset_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3841.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
preset_i2_i2_o2.clk[0] (.latch)                                  1.338     1.338
preset_i2_i2_o2.Q[0] (.latch) [clock-to-output]                  0.124     1.462
new_new_new_n_n3465___.in[0] (.names)                            1.338     2.800
new_new_new_n_n3465___.out[0] (.names)                           0.195     2.995
new_new_new_nrq5_2___.in[1] (.names)                             1.338     4.332
new_new_new_nrq5_2___.out[0] (.names)                            0.195     4.527
new_new_new_[2248]___.in[3] (.names)                             1.338     5.865
new_new_new_[2248]___.out[0] (.names)                            0.195     6.060
new_new_new_[6964]___.in[1] (.names)                             1.338     7.398
new_new_new_[6964]___.out[0] (.names)                            0.195     7.593
new_new_new_[6973]___.in[2] (.names)                             1.338     8.931
new_new_new_[6973]___.out[0] (.names)                            0.195     9.126
new_new_new_[796]___.in[2] (.names)                              1.338    10.463
new_new_new_[796]___.out[0] (.names)                             0.195    10.658
n841.in[1] (.names)                                              1.338    11.996
n841.out[0] (.names)                                             0.195    12.191
n_n3841.D[0] (.latch)                                            1.338    13.529
data arrival time                                                         13.529

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3841.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -13.529
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.257


#Path 75
Startpoint: preset_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3433.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
preset_i2_i2_o2.clk[0] (.latch)                                  1.338     1.338
preset_i2_i2_o2.Q[0] (.latch) [clock-to-output]                  0.124     1.462
new_new_new_n_n3465___.in[0] (.names)                            1.338     2.800
new_new_new_n_n3465___.out[0] (.names)                           0.195     2.995
new_new_new_nrq5_2___.in[1] (.names)                             1.338     4.332
new_new_new_nrq5_2___.out[0] (.names)                            0.195     4.527
new_new_new_[2248]___.in[3] (.names)                             1.338     5.865
new_new_new_[2248]___.out[0] (.names)                            0.195     6.060
new_new_new_[6964]___.in[1] (.names)                             1.338     7.398
new_new_new_[6964]___.out[0] (.names)                            0.195     7.593
new_new_new_[6973]___.in[2] (.names)                             1.338     8.931
new_new_new_[6973]___.out[0] (.names)                            0.195     9.126
new_new_new_[796]___.in[2] (.names)                              1.338    10.463
new_new_new_[796]___.out[0] (.names)                             0.195    10.658
n946.in[1] (.names)                                              1.338    11.996
n946.out[0] (.names)                                             0.195    12.191
n_n3433.D[0] (.latch)                                            1.338    13.529
data arrival time                                                         13.529

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3433.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -13.529
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.257


#Path 76
Startpoint: preset_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3711.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
preset_i2_i2_o2.clk[0] (.latch)                                  1.338     1.338
preset_i2_i2_o2.Q[0] (.latch) [clock-to-output]                  0.124     1.462
new_new_new_n_n3465___.in[0] (.names)                            1.338     2.800
new_new_new_n_n3465___.out[0] (.names)                           0.195     2.995
new_new_new_nrq5_2___.in[1] (.names)                             1.338     4.332
new_new_new_nrq5_2___.out[0] (.names)                            0.195     4.527
new_new_new_[2248]___.in[3] (.names)                             1.338     5.865
new_new_new_[2248]___.out[0] (.names)                            0.195     6.060
new_new_new_[6964]___.in[1] (.names)                             1.338     7.398
new_new_new_[6964]___.out[0] (.names)                            0.195     7.593
new_new_new_[6973]___.in[2] (.names)                             1.338     8.931
new_new_new_[6973]___.out[0] (.names)                            0.195     9.126
new_new_new_[796]___.in[2] (.names)                              1.338    10.463
new_new_new_[796]___.out[0] (.names)                             0.195    10.658
n951.in[1] (.names)                                              1.338    11.996
n951.out[0] (.names)                                             0.195    12.191
n_n3711.D[0] (.latch)                                            1.338    13.529
data arrival time                                                         13.529

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3711.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -13.529
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.257


#Path 77
Startpoint: preset_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4030.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
preset_i2_i2_o2.clk[0] (.latch)                                  1.338     1.338
preset_i2_i2_o2.Q[0] (.latch) [clock-to-output]                  0.124     1.462
new_new_new_n_n3465___.in[0] (.names)                            1.338     2.800
new_new_new_n_n3465___.out[0] (.names)                           0.195     2.995
new_new_new_nrq5_2___.in[1] (.names)                             1.338     4.332
new_new_new_nrq5_2___.out[0] (.names)                            0.195     4.527
new_new_new_[2248]___.in[3] (.names)                             1.338     5.865
new_new_new_[2248]___.out[0] (.names)                            0.195     6.060
new_new_new_[6964]___.in[1] (.names)                             1.338     7.398
new_new_new_[6964]___.out[0] (.names)                            0.195     7.593
new_new_new_[6973]___.in[2] (.names)                             1.338     8.931
new_new_new_[6973]___.out[0] (.names)                            0.195     9.126
new_new_new_[796]___.in[2] (.names)                              1.338    10.463
new_new_new_[796]___.out[0] (.names)                             0.195    10.658
n981.in[1] (.names)                                              1.338    11.996
n981.out[0] (.names)                                             0.195    12.191
n_n4030.D[0] (.latch)                                            1.338    13.529
data arrival time                                                         13.529

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4030.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -13.529
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.257


#Path 78
Startpoint: preset_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3659.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
preset_i2_i2_o2.clk[0] (.latch)                                  1.338     1.338
preset_i2_i2_o2.Q[0] (.latch) [clock-to-output]                  0.124     1.462
new_new_new_n_n3465___.in[0] (.names)                            1.338     2.800
new_new_new_n_n3465___.out[0] (.names)                           0.195     2.995
new_new_new_nrq5_2___.in[1] (.names)                             1.338     4.332
new_new_new_nrq5_2___.out[0] (.names)                            0.195     4.527
new_new_new_[2248]___.in[3] (.names)                             1.338     5.865
new_new_new_[2248]___.out[0] (.names)                            0.195     6.060
new_new_new_[6964]___.in[1] (.names)                             1.338     7.398
new_new_new_[6964]___.out[0] (.names)                            0.195     7.593
new_new_new_[6973]___.in[2] (.names)                             1.338     8.931
new_new_new_[6973]___.out[0] (.names)                            0.195     9.126
new_new_new_[796]___.in[2] (.names)                              1.338    10.463
new_new_new_[796]___.out[0] (.names)                             0.195    10.658
n1011.in[1] (.names)                                             1.338    11.996
n1011.out[0] (.names)                                            0.195    12.191
n_n3659.D[0] (.latch)                                            1.338    13.529
data arrival time                                                         13.529

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3659.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -13.529
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.257


#Path 79
Startpoint: preset_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4071.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
preset_i2_i2_o2.clk[0] (.latch)                                  1.338     1.338
preset_i2_i2_o2.Q[0] (.latch) [clock-to-output]                  0.124     1.462
new_new_new_n_n3465___.in[0] (.names)                            1.338     2.800
new_new_new_n_n3465___.out[0] (.names)                           0.195     2.995
new_new_new_nrq5_2___.in[1] (.names)                             1.338     4.332
new_new_new_nrq5_2___.out[0] (.names)                            0.195     4.527
new_new_new_[2248]___.in[3] (.names)                             1.338     5.865
new_new_new_[2248]___.out[0] (.names)                            0.195     6.060
new_new_new_[6964]___.in[1] (.names)                             1.338     7.398
new_new_new_[6964]___.out[0] (.names)                            0.195     7.593
new_new_new_[6973]___.in[2] (.names)                             1.338     8.931
new_new_new_[6973]___.out[0] (.names)                            0.195     9.126
new_new_new_[796]___.in[2] (.names)                              1.338    10.463
new_new_new_[796]___.out[0] (.names)                             0.195    10.658
n1046.in[1] (.names)                                             1.338    11.996
n1046.out[0] (.names)                                            0.195    12.191
n_n4071.D[0] (.latch)                                            1.338    13.529
data arrival time                                                         13.529

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4071.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -13.529
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.257


#Path 80
Startpoint: preset_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3679.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
preset_i2_i2_o2.clk[0] (.latch)                                  1.338     1.338
preset_i2_i2_o2.Q[0] (.latch) [clock-to-output]                  0.124     1.462
new_new_new_n_n3465___.in[0] (.names)                            1.338     2.800
new_new_new_n_n3465___.out[0] (.names)                           0.195     2.995
new_new_new_nrq5_2___.in[1] (.names)                             1.338     4.332
new_new_new_nrq5_2___.out[0] (.names)                            0.195     4.527
new_new_new_[2248]___.in[3] (.names)                             1.338     5.865
new_new_new_[2248]___.out[0] (.names)                            0.195     6.060
new_new_new_[6964]___.in[1] (.names)                             1.338     7.398
new_new_new_[6964]___.out[0] (.names)                            0.195     7.593
new_new_new_[6973]___.in[2] (.names)                             1.338     8.931
new_new_new_[6973]___.out[0] (.names)                            0.195     9.126
new_new_new_[796]___.in[2] (.names)                              1.338    10.463
new_new_new_[796]___.out[0] (.names)                             0.195    10.658
n1061.in[1] (.names)                                             1.338    11.996
n1061.out[0] (.names)                                            0.195    12.191
n_n3679.D[0] (.latch)                                            1.338    13.529
data arrival time                                                         13.529

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3679.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -13.529
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.257


#Path 81
Startpoint: preset_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3625.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
preset_i2_i2_o2.clk[0] (.latch)                                  1.338     1.338
preset_i2_i2_o2.Q[0] (.latch) [clock-to-output]                  0.124     1.462
new_new_new_n_n3465___.in[0] (.names)                            1.338     2.800
new_new_new_n_n3465___.out[0] (.names)                           0.195     2.995
new_new_new_nrq5_2___.in[1] (.names)                             1.338     4.332
new_new_new_nrq5_2___.out[0] (.names)                            0.195     4.527
new_new_new_[2248]___.in[3] (.names)                             1.338     5.865
new_new_new_[2248]___.out[0] (.names)                            0.195     6.060
new_new_new_[6964]___.in[1] (.names)                             1.338     7.398
new_new_new_[6964]___.out[0] (.names)                            0.195     7.593
new_new_new_[6973]___.in[2] (.names)                             1.338     8.931
new_new_new_[6973]___.out[0] (.names)                            0.195     9.126
new_new_new_[796]___.in[2] (.names)                              1.338    10.463
new_new_new_[796]___.out[0] (.names)                             0.195    10.658
n1066.in[1] (.names)                                             1.338    11.996
n1066.out[0] (.names)                                            0.195    12.191
n_n3625.D[0] (.latch)                                            1.338    13.529
data arrival time                                                         13.529

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3625.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -13.529
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.257


#Path 82
Startpoint: preset_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3776.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
preset_i2_i2_o2.clk[0] (.latch)                                  1.338     1.338
preset_i2_i2_o2.Q[0] (.latch) [clock-to-output]                  0.124     1.462
new_new_new_n_n3465___.in[0] (.names)                            1.338     2.800
new_new_new_n_n3465___.out[0] (.names)                           0.195     2.995
new_new_new_nrq5_2___.in[1] (.names)                             1.338     4.332
new_new_new_nrq5_2___.out[0] (.names)                            0.195     4.527
new_new_new_[2248]___.in[3] (.names)                             1.338     5.865
new_new_new_[2248]___.out[0] (.names)                            0.195     6.060
new_new_new_[6964]___.in[1] (.names)                             1.338     7.398
new_new_new_[6964]___.out[0] (.names)                            0.195     7.593
new_new_new_[6973]___.in[2] (.names)                             1.338     8.931
new_new_new_[6973]___.out[0] (.names)                            0.195     9.126
new_new_new_[796]___.in[2] (.names)                              1.338    10.463
new_new_new_[796]___.out[0] (.names)                             0.195    10.658
n1081.in[1] (.names)                                             1.338    11.996
n1081.out[0] (.names)                                            0.195    12.191
n_n3776.D[0] (.latch)                                            1.338    13.529
data arrival time                                                         13.529

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3776.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -13.529
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.257


#Path 83
Startpoint: preset_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3921.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
preset_i2_i2_o2.clk[0] (.latch)                                  1.338     1.338
preset_i2_i2_o2.Q[0] (.latch) [clock-to-output]                  0.124     1.462
new_new_new_n_n3465___.in[0] (.names)                            1.338     2.800
new_new_new_n_n3465___.out[0] (.names)                           0.195     2.995
new_new_new_nrq5_2___.in[1] (.names)                             1.338     4.332
new_new_new_nrq5_2___.out[0] (.names)                            0.195     4.527
new_new_new_[2248]___.in[3] (.names)                             1.338     5.865
new_new_new_[2248]___.out[0] (.names)                            0.195     6.060
new_new_new_[6964]___.in[1] (.names)                             1.338     7.398
new_new_new_[6964]___.out[0] (.names)                            0.195     7.593
new_new_new_[6973]___.in[2] (.names)                             1.338     8.931
new_new_new_[6973]___.out[0] (.names)                            0.195     9.126
new_new_new_[796]___.in[2] (.names)                              1.338    10.463
new_new_new_[796]___.out[0] (.names)                             0.195    10.658
n1151.in[1] (.names)                                             1.338    11.996
n1151.out[0] (.names)                                            0.195    12.191
n_n3921.D[0] (.latch)                                            1.338    13.529
data arrival time                                                         13.529

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3921.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -13.529
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.257


#Path 84
Startpoint: preset_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3387.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
preset_i2_i2_o2.clk[0] (.latch)                                  1.338     1.338
preset_i2_i2_o2.Q[0] (.latch) [clock-to-output]                  0.124     1.462
new_new_new_n_n3465___.in[0] (.names)                            1.338     2.800
new_new_new_n_n3465___.out[0] (.names)                           0.195     2.995
new_new_new_nrq5_2___.in[1] (.names)                             1.338     4.332
new_new_new_nrq5_2___.out[0] (.names)                            0.195     4.527
new_new_new_[2248]___.in[3] (.names)                             1.338     5.865
new_new_new_[2248]___.out[0] (.names)                            0.195     6.060
new_new_new_[6964]___.in[1] (.names)                             1.338     7.398
new_new_new_[6964]___.out[0] (.names)                            0.195     7.593
new_new_new_[6973]___.in[2] (.names)                             1.338     8.931
new_new_new_[6973]___.out[0] (.names)                            0.195     9.126
new_new_new_[796]___.in[2] (.names)                              1.338    10.463
new_new_new_[796]___.out[0] (.names)                             0.195    10.658
n1166.in[1] (.names)                                             1.338    11.996
n1166.out[0] (.names)                                            0.195    12.191
n_n3387.D[0] (.latch)                                            1.338    13.529
data arrival time                                                         13.529

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3387.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -13.529
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.257


#Path 85
Startpoint: preset_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4042.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
preset_i2_i2_o2.clk[0] (.latch)                                  1.338     1.338
preset_i2_i2_o2.Q[0] (.latch) [clock-to-output]                  0.124     1.462
new_new_new_n_n3465___.in[0] (.names)                            1.338     2.800
new_new_new_n_n3465___.out[0] (.names)                           0.195     2.995
new_new_new_nrq5_2___.in[1] (.names)                             1.338     4.332
new_new_new_nrq5_2___.out[0] (.names)                            0.195     4.527
new_new_new_[2248]___.in[3] (.names)                             1.338     5.865
new_new_new_[2248]___.out[0] (.names)                            0.195     6.060
new_new_new_[6964]___.in[1] (.names)                             1.338     7.398
new_new_new_[6964]___.out[0] (.names)                            0.195     7.593
new_new_new_[6973]___.in[2] (.names)                             1.338     8.931
new_new_new_[6973]___.out[0] (.names)                            0.195     9.126
new_new_new_[796]___.in[2] (.names)                              1.338    10.463
new_new_new_[796]___.out[0] (.names)                             0.195    10.658
n1196.in[1] (.names)                                             1.338    11.996
n1196.out[0] (.names)                                            0.195    12.191
n_n4042.D[0] (.latch)                                            1.338    13.529
data arrival time                                                         13.529

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4042.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -13.529
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.257


#Path 86
Startpoint: preset_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3071.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
preset_i2_i2_o2.clk[0] (.latch)                                  1.338     1.338
preset_i2_i2_o2.Q[0] (.latch) [clock-to-output]                  0.124     1.462
new_new_new_n_n3465___.in[0] (.names)                            1.338     2.800
new_new_new_n_n3465___.out[0] (.names)                           0.195     2.995
new_new_new_nrq5_2___.in[1] (.names)                             1.338     4.332
new_new_new_nrq5_2___.out[0] (.names)                            0.195     4.527
new_new_new_[2248]___.in[3] (.names)                             1.338     5.865
new_new_new_[2248]___.out[0] (.names)                            0.195     6.060
new_new_new_[6964]___.in[1] (.names)                             1.338     7.398
new_new_new_[6964]___.out[0] (.names)                            0.195     7.593
new_new_new_[6973]___.in[2] (.names)                             1.338     8.931
new_new_new_[6973]___.out[0] (.names)                            0.195     9.126
new_new_new_[796]___.in[2] (.names)                              1.338    10.463
new_new_new_[796]___.out[0] (.names)                             0.195    10.658
n353.in[1] (.names)                                              1.338    11.996
n353.out[0] (.names)                                             0.195    12.191
n_n3071.D[0] (.latch)                                            1.338    13.529
data arrival time                                                         13.529

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3071.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -13.529
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.257


#Path 87
Startpoint: preset_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3457.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
preset_i2_i2_o2.clk[0] (.latch)                                  1.338     1.338
preset_i2_i2_o2.Q[0] (.latch) [clock-to-output]                  0.124     1.462
new_new_new_n_n3465___.in[0] (.names)                            1.338     2.800
new_new_new_n_n3465___.out[0] (.names)                           0.195     2.995
new_new_new_nrq5_2___.in[1] (.names)                             1.338     4.332
new_new_new_nrq5_2___.out[0] (.names)                            0.195     4.527
new_new_new_[2248]___.in[3] (.names)                             1.338     5.865
new_new_new_[2248]___.out[0] (.names)                            0.195     6.060
new_new_new_[6964]___.in[1] (.names)                             1.338     7.398
new_new_new_[6964]___.out[0] (.names)                            0.195     7.593
new_new_new_[6973]___.in[2] (.names)                             1.338     8.931
new_new_new_[6973]___.out[0] (.names)                            0.195     9.126
new_new_new_[796]___.in[2] (.names)                              1.338    10.463
new_new_new_[796]___.out[0] (.names)                             0.195    10.658
n1176.in[1] (.names)                                             1.338    11.996
n1176.out[0] (.names)                                            0.195    12.191
n_n3457.D[0] (.latch)                                            1.338    13.529
data arrival time                                                         13.529

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3457.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -13.529
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.257


#Path 88
Startpoint: n_n3626.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3750.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3626.clk[0] (.latch)                                          1.338     1.338
n_n3626.Q[0] (.latch) [clock-to-output]                          0.124     1.462
new_new_new_[2236]___.in[0] (.names)                             1.338     2.800
new_new_new_[2236]___.out[0] (.names)                            0.195     2.995
new_new_new_n_n3976___.in[3] (.names)                            1.338     4.332
new_new_new_n_n3976___.out[0] (.names)                           0.195     4.527
new_new_new_n_n4200___.in[0] (.names)                            1.338     5.865
new_new_new_n_n4200___.out[0] (.names)                           0.195     6.060
new_new_new_[7002]___.in[1] (.names)                             1.338     7.398
new_new_new_[7002]___.out[0] (.names)                            0.195     7.593
new_new_new_n_n3281___.in[3] (.names)                            1.338     8.931
new_new_new_n_n3281___.out[0] (.names)                           0.195     9.126
new_new_new_n_n4202___.in[0] (.names)                            1.338    10.463
new_new_new_n_n4202___.out[0] (.names)                           0.195    10.658
n568.in[1] (.names)                                              1.338    11.996
n568.out[0] (.names)                                             0.195    12.191
n_n3750.D[0] (.latch)                                            1.338    13.529
data arrival time                                                         13.529

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3750.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -13.529
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.257


#Path 89
Startpoint: n_n3626.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3509.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3626.clk[0] (.latch)                                          1.338     1.338
n_n3626.Q[0] (.latch) [clock-to-output]                          0.124     1.462
new_new_new_[2236]___.in[0] (.names)                             1.338     2.800
new_new_new_[2236]___.out[0] (.names)                            0.195     2.995
new_new_new_n_n3976___.in[3] (.names)                            1.338     4.332
new_new_new_n_n3976___.out[0] (.names)                           0.195     4.527
new_new_new_n_n4200___.in[0] (.names)                            1.338     5.865
new_new_new_n_n4200___.out[0] (.names)                           0.195     6.060
new_new_new_[7002]___.in[1] (.names)                             1.338     7.398
new_new_new_[7002]___.out[0] (.names)                            0.195     7.593
new_new_new_n_n3281___.in[3] (.names)                            1.338     8.931
new_new_new_n_n3281___.out[0] (.names)                           0.195     9.126
new_new_new_n_n4202___.in[0] (.names)                            1.338    10.463
new_new_new_n_n4202___.out[0] (.names)                           0.195    10.658
n1156.in[1] (.names)                                             1.338    11.996
n1156.out[0] (.names)                                            0.195    12.191
n_n3509.D[0] (.latch)                                            1.338    13.529
data arrival time                                                         13.529

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3509.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -13.529
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.257


#Path 90
Startpoint: n_n3626.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3829.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3626.clk[0] (.latch)                                          1.338     1.338
n_n3626.Q[0] (.latch) [clock-to-output]                          0.124     1.462
new_new_new_[2236]___.in[0] (.names)                             1.338     2.800
new_new_new_[2236]___.out[0] (.names)                            0.195     2.995
new_new_new_n_n3976___.in[3] (.names)                            1.338     4.332
new_new_new_n_n3976___.out[0] (.names)                           0.195     4.527
new_new_new_n_n4200___.in[0] (.names)                            1.338     5.865
new_new_new_n_n4200___.out[0] (.names)                           0.195     6.060
new_new_new_[7002]___.in[1] (.names)                             1.338     7.398
new_new_new_[7002]___.out[0] (.names)                            0.195     7.593
new_new_new_n_n3281___.in[3] (.names)                            1.338     8.931
new_new_new_n_n3281___.out[0] (.names)                           0.195     9.126
new_new_new_[938]___.in[1] (.names)                              1.338    10.463
new_new_new_[938]___.out[0] (.names)                             0.195    10.658
n2010.in[0] (.names)                                             1.338    11.996
n2010.out[0] (.names)                                            0.195    12.191
n_n3829.D[0] (.latch)                                            1.338    13.529
data arrival time                                                         13.529

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3829.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -13.529
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.257


#Path 91
Startpoint: n_n3626.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3442.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3626.clk[0] (.latch)                                          1.338     1.338
n_n3626.Q[0] (.latch) [clock-to-output]                          0.124     1.462
new_new_new_[2236]___.in[0] (.names)                             1.338     2.800
new_new_new_[2236]___.out[0] (.names)                            0.195     2.995
new_new_new_n_n3976___.in[3] (.names)                            1.338     4.332
new_new_new_n_n3976___.out[0] (.names)                           0.195     4.527
new_new_new_n_n4200___.in[0] (.names)                            1.338     5.865
new_new_new_n_n4200___.out[0] (.names)                           0.195     6.060
new_new_new_[7002]___.in[1] (.names)                             1.338     7.398
new_new_new_[7002]___.out[0] (.names)                            0.195     7.593
new_new_new_n_n3281___.in[3] (.names)                            1.338     8.931
new_new_new_n_n3281___.out[0] (.names)                           0.195     9.126
new_new_new_[1124]___.in[1] (.names)                             1.338    10.463
new_new_new_[1124]___.out[0] (.names)                            0.195    10.658
n1690.in[0] (.names)                                             1.338    11.996
n1690.out[0] (.names)                                            0.195    12.191
n_n3442.D[0] (.latch)                                            1.338    13.529
data arrival time                                                         13.529

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3442.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -13.529
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.257


#Path 92
Startpoint: preset_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3175.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
preset_i2_i2_o2.clk[0] (.latch)                                  1.338     1.338
preset_i2_i2_o2.Q[0] (.latch) [clock-to-output]                  0.124     1.462
new_new_new_n_n3465___.in[0] (.names)                            1.338     2.800
new_new_new_n_n3465___.out[0] (.names)                           0.195     2.995
new_new_new_nrq5_2___.in[1] (.names)                             1.338     4.332
new_new_new_nrq5_2___.out[0] (.names)                            0.195     4.527
new_new_new_[2248]___.in[3] (.names)                             1.338     5.865
new_new_new_[2248]___.out[0] (.names)                            0.195     6.060
new_new_new_[6964]___.in[1] (.names)                             1.338     7.398
new_new_new_[6964]___.out[0] (.names)                            0.195     7.593
new_new_new_[6973]___.in[2] (.names)                             1.338     8.931
new_new_new_[6973]___.out[0] (.names)                            0.195     9.126
new_new_new_[796]___.in[2] (.names)                              1.338    10.463
new_new_new_[796]___.out[0] (.names)                             0.195    10.658
n218.in[1] (.names)                                              1.338    11.996
n218.out[0] (.names)                                             0.195    12.191
n_n3175.D[0] (.latch)                                            1.338    13.529
data arrival time                                                         13.529

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3175.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -13.529
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.257


#Path 93
Startpoint: preset_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4116.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
preset_i2_i2_o2.clk[0] (.latch)                                  1.338     1.338
preset_i2_i2_o2.Q[0] (.latch) [clock-to-output]                  0.124     1.462
new_new_new_n_n3465___.in[0] (.names)                            1.338     2.800
new_new_new_n_n3465___.out[0] (.names)                           0.195     2.995
new_new_new_nrq5_2___.in[1] (.names)                             1.338     4.332
new_new_new_nrq5_2___.out[0] (.names)                            0.195     4.527
new_new_new_[2248]___.in[3] (.names)                             1.338     5.865
new_new_new_[2248]___.out[0] (.names)                            0.195     6.060
new_new_new_[6964]___.in[1] (.names)                             1.338     7.398
new_new_new_[6964]___.out[0] (.names)                            0.195     7.593
new_new_new_[6973]___.in[2] (.names)                             1.338     8.931
new_new_new_[6973]___.out[0] (.names)                            0.195     9.126
new_new_new_[796]___.in[2] (.names)                              1.338    10.463
new_new_new_[796]___.out[0] (.names)                             0.195    10.658
n243.in[1] (.names)                                              1.338    11.996
n243.out[0] (.names)                                             0.195    12.191
n_n4116.D[0] (.latch)                                            1.338    13.529
data arrival time                                                         13.529

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4116.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -13.529
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.257


#Path 94
Startpoint: preset_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3700.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
preset_i2_i2_o2.clk[0] (.latch)                                  1.338     1.338
preset_i2_i2_o2.Q[0] (.latch) [clock-to-output]                  0.124     1.462
new_new_new_n_n3465___.in[0] (.names)                            1.338     2.800
new_new_new_n_n3465___.out[0] (.names)                           0.195     2.995
new_new_new_nrq5_2___.in[1] (.names)                             1.338     4.332
new_new_new_nrq5_2___.out[0] (.names)                            0.195     4.527
new_new_new_[2248]___.in[3] (.names)                             1.338     5.865
new_new_new_[2248]___.out[0] (.names)                            0.195     6.060
new_new_new_[6964]___.in[1] (.names)                             1.338     7.398
new_new_new_[6964]___.out[0] (.names)                            0.195     7.593
new_new_new_[6973]___.in[2] (.names)                             1.338     8.931
new_new_new_[6973]___.out[0] (.names)                            0.195     9.126
new_new_new_[796]___.in[2] (.names)                              1.338    10.463
new_new_new_[796]___.out[0] (.names)                             0.195    10.658
n253.in[1] (.names)                                              1.338    11.996
n253.out[0] (.names)                                             0.195    12.191
n_n3700.D[0] (.latch)                                            1.338    13.529
data arrival time                                                         13.529

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3700.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -13.529
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.257


#Path 95
Startpoint: preset_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3957.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
preset_i2_i2_o2.clk[0] (.latch)                                  1.338     1.338
preset_i2_i2_o2.Q[0] (.latch) [clock-to-output]                  0.124     1.462
new_new_new_n_n3465___.in[0] (.names)                            1.338     2.800
new_new_new_n_n3465___.out[0] (.names)                           0.195     2.995
new_new_new_nrq5_2___.in[1] (.names)                             1.338     4.332
new_new_new_nrq5_2___.out[0] (.names)                            0.195     4.527
new_new_new_[2248]___.in[3] (.names)                             1.338     5.865
new_new_new_[2248]___.out[0] (.names)                            0.195     6.060
new_new_new_[6964]___.in[1] (.names)                             1.338     7.398
new_new_new_[6964]___.out[0] (.names)                            0.195     7.593
new_new_new_[6973]___.in[2] (.names)                             1.338     8.931
new_new_new_[6973]___.out[0] (.names)                            0.195     9.126
new_new_new_[796]___.in[2] (.names)                              1.338    10.463
new_new_new_[796]___.out[0] (.names)                             0.195    10.658
n313.in[1] (.names)                                              1.338    11.996
n313.out[0] (.names)                                             0.195    12.191
n_n3957.D[0] (.latch)                                            1.338    13.529
data arrival time                                                         13.529

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3957.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -13.529
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.257


#Path 96
Startpoint: preset_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3157.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
preset_i2_i2_o2.clk[0] (.latch)                                  1.338     1.338
preset_i2_i2_o2.Q[0] (.latch) [clock-to-output]                  0.124     1.462
new_new_new_n_n3465___.in[0] (.names)                            1.338     2.800
new_new_new_n_n3465___.out[0] (.names)                           0.195     2.995
new_new_new_nrq5_2___.in[1] (.names)                             1.338     4.332
new_new_new_nrq5_2___.out[0] (.names)                            0.195     4.527
new_new_new_[2248]___.in[3] (.names)                             1.338     5.865
new_new_new_[2248]___.out[0] (.names)                            0.195     6.060
new_new_new_[6964]___.in[1] (.names)                             1.338     7.398
new_new_new_[6964]___.out[0] (.names)                            0.195     7.593
new_new_new_[6973]___.in[2] (.names)                             1.338     8.931
new_new_new_[6973]___.out[0] (.names)                            0.195     9.126
new_new_new_[796]___.in[2] (.names)                              1.338    10.463
new_new_new_[796]___.out[0] (.names)                             0.195    10.658
n348.in[1] (.names)                                              1.338    11.996
n348.out[0] (.names)                                             0.195    12.191
n_n3157.D[0] (.latch)                                            1.338    13.529
data arrival time                                                         13.529

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3157.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -13.529
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.257


#Path 97
Startpoint: preset_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4117.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
preset_i2_i2_o2.clk[0] (.latch)                                  1.338     1.338
preset_i2_i2_o2.Q[0] (.latch) [clock-to-output]                  0.124     1.462
new_new_new_n_n3465___.in[0] (.names)                            1.338     2.800
new_new_new_n_n3465___.out[0] (.names)                           0.195     2.995
new_new_new_nrq5_2___.in[1] (.names)                             1.338     4.332
new_new_new_nrq5_2___.out[0] (.names)                            0.195     4.527
new_new_new_[2248]___.in[3] (.names)                             1.338     5.865
new_new_new_[2248]___.out[0] (.names)                            0.195     6.060
new_new_new_[6964]___.in[1] (.names)                             1.338     7.398
new_new_new_[6964]___.out[0] (.names)                            0.195     7.593
new_new_new_[6973]___.in[2] (.names)                             1.338     8.931
new_new_new_[6973]___.out[0] (.names)                            0.195     9.126
new_new_new_[796]___.in[2] (.names)                              1.338    10.463
new_new_new_[796]___.out[0] (.names)                             0.195    10.658
n633.in[1] (.names)                                              1.338    11.996
n633.out[0] (.names)                                             0.195    12.191
n_n4117.D[0] (.latch)                                            1.338    13.529
data arrival time                                                         13.529

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4117.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -13.529
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.257


#Path 98
Startpoint: preset_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3870.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
preset_i2_i2_o2.clk[0] (.latch)                                  1.338     1.338
preset_i2_i2_o2.Q[0] (.latch) [clock-to-output]                  0.124     1.462
new_new_new_n_n3465___.in[0] (.names)                            1.338     2.800
new_new_new_n_n3465___.out[0] (.names)                           0.195     2.995
new_new_new_nrq5_2___.in[1] (.names)                             1.338     4.332
new_new_new_nrq5_2___.out[0] (.names)                            0.195     4.527
new_new_new_[2248]___.in[3] (.names)                             1.338     5.865
new_new_new_[2248]___.out[0] (.names)                            0.195     6.060
new_new_new_[6964]___.in[1] (.names)                             1.338     7.398
new_new_new_[6964]___.out[0] (.names)                            0.195     7.593
new_new_new_[6973]___.in[2] (.names)                             1.338     8.931
new_new_new_[6973]___.out[0] (.names)                            0.195     9.126
new_new_new_[796]___.in[2] (.names)                              1.338    10.463
new_new_new_[796]___.out[0] (.names)                             0.195    10.658
n383.in[1] (.names)                                              1.338    11.996
n383.out[0] (.names)                                             0.195    12.191
n_n3870.D[0] (.latch)                                            1.338    13.529
data arrival time                                                         13.529

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3870.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -13.529
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.257


#Path 99
Startpoint: preset_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3805.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
preset_i2_i2_o2.clk[0] (.latch)                                  1.338     1.338
preset_i2_i2_o2.Q[0] (.latch) [clock-to-output]                  0.124     1.462
new_new_new_n_n3465___.in[0] (.names)                            1.338     2.800
new_new_new_n_n3465___.out[0] (.names)                           0.195     2.995
new_new_new_nrq5_2___.in[1] (.names)                             1.338     4.332
new_new_new_nrq5_2___.out[0] (.names)                            0.195     4.527
new_new_new_[2248]___.in[3] (.names)                             1.338     5.865
new_new_new_[2248]___.out[0] (.names)                            0.195     6.060
new_new_new_[6964]___.in[1] (.names)                             1.338     7.398
new_new_new_[6964]___.out[0] (.names)                            0.195     7.593
new_new_new_[6973]___.in[2] (.names)                             1.338     8.931
new_new_new_[6973]___.out[0] (.names)                            0.195     9.126
new_new_new_[796]___.in[2] (.names)                              1.338    10.463
new_new_new_[796]___.out[0] (.names)                             0.195    10.658
n388.in[1] (.names)                                              1.338    11.996
n388.out[0] (.names)                                             0.195    12.191
n_n3805.D[0] (.latch)                                            1.338    13.529
data arrival time                                                         13.529

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3805.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -13.529
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.257


#Path 100
Startpoint: preset_i2_i2_o2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4039.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
preset_i2_i2_o2.clk[0] (.latch)                                  1.338     1.338
preset_i2_i2_o2.Q[0] (.latch) [clock-to-output]                  0.124     1.462
new_new_new_n_n3465___.in[0] (.names)                            1.338     2.800
new_new_new_n_n3465___.out[0] (.names)                           0.195     2.995
new_new_new_nrq5_2___.in[1] (.names)                             1.338     4.332
new_new_new_nrq5_2___.out[0] (.names)                            0.195     4.527
new_new_new_[2248]___.in[3] (.names)                             1.338     5.865
new_new_new_[2248]___.out[0] (.names)                            0.195     6.060
new_new_new_[6964]___.in[1] (.names)                             1.338     7.398
new_new_new_[6964]___.out[0] (.names)                            0.195     7.593
new_new_new_[6973]___.in[2] (.names)                             1.338     8.931
new_new_new_[6973]___.out[0] (.names)                            0.195     9.126
new_new_new_[796]___.in[2] (.names)                              1.338    10.463
new_new_new_[796]___.out[0] (.names)                             0.195    10.658
n428.in[1] (.names)                                              1.338    11.996
n428.out[0] (.names)                                             0.195    12.191
n_n4039.D[0] (.latch)                                            1.338    13.529
data arrival time                                                         13.529

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4039.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -13.529
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.257


#End of timing report
