#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x20cc130 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x20cc2c0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x20be2d0 .functor NOT 1, L_0x2120430, C4<0>, C4<0>, C4<0>;
L_0x2120210 .functor XOR 2, L_0x21200b0, L_0x2120170, C4<00>, C4<00>;
L_0x2120320 .functor XOR 2, L_0x2120210, L_0x2120280, C4<00>, C4<00>;
v0x211a5b0_0 .net *"_ivl_10", 1 0, L_0x2120280;  1 drivers
v0x211a6b0_0 .net *"_ivl_12", 1 0, L_0x2120320;  1 drivers
v0x211a790_0 .net *"_ivl_2", 1 0, L_0x211d970;  1 drivers
v0x211a850_0 .net *"_ivl_4", 1 0, L_0x21200b0;  1 drivers
v0x211a930_0 .net *"_ivl_6", 1 0, L_0x2120170;  1 drivers
v0x211aa60_0 .net *"_ivl_8", 1 0, L_0x2120210;  1 drivers
v0x211ab40_0 .net "a", 0 0, v0x2116800_0;  1 drivers
v0x211abe0_0 .net "b", 0 0, v0x21168a0_0;  1 drivers
v0x211ac80_0 .net "c", 0 0, v0x2116940_0;  1 drivers
v0x211ad20_0 .var "clk", 0 0;
v0x211adc0_0 .net "d", 0 0, v0x2116a80_0;  1 drivers
v0x211ae60_0 .net "out_pos_dut", 0 0, L_0x211fda0;  1 drivers
v0x211af00_0 .net "out_pos_ref", 0 0, L_0x211c430;  1 drivers
v0x211afa0_0 .net "out_sop_dut", 0 0, L_0x211de30;  1 drivers
v0x211b040_0 .net "out_sop_ref", 0 0, L_0x20f0fb0;  1 drivers
v0x211b0e0_0 .var/2u "stats1", 223 0;
v0x211b180_0 .var/2u "strobe", 0 0;
v0x211b220_0 .net "tb_match", 0 0, L_0x2120430;  1 drivers
v0x211b2f0_0 .net "tb_mismatch", 0 0, L_0x20be2d0;  1 drivers
v0x211b390_0 .net "wavedrom_enable", 0 0, v0x2116d50_0;  1 drivers
v0x211b460_0 .net "wavedrom_title", 511 0, v0x2116df0_0;  1 drivers
L_0x211d970 .concat [ 1 1 0 0], L_0x211c430, L_0x20f0fb0;
L_0x21200b0 .concat [ 1 1 0 0], L_0x211c430, L_0x20f0fb0;
L_0x2120170 .concat [ 1 1 0 0], L_0x211fda0, L_0x211de30;
L_0x2120280 .concat [ 1 1 0 0], L_0x211c430, L_0x20f0fb0;
L_0x2120430 .cmp/eeq 2, L_0x211d970, L_0x2120320;
S_0x20cc450 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x20cc2c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x20be6b0 .functor AND 1, v0x2116940_0, v0x2116a80_0, C4<1>, C4<1>;
L_0x20bea90 .functor NOT 1, v0x2116800_0, C4<0>, C4<0>, C4<0>;
L_0x20bee70 .functor NOT 1, v0x21168a0_0, C4<0>, C4<0>, C4<0>;
L_0x20bf0f0 .functor AND 1, L_0x20bea90, L_0x20bee70, C4<1>, C4<1>;
L_0x20d6cc0 .functor AND 1, L_0x20bf0f0, v0x2116940_0, C4<1>, C4<1>;
L_0x20f0fb0 .functor OR 1, L_0x20be6b0, L_0x20d6cc0, C4<0>, C4<0>;
L_0x211b8b0 .functor NOT 1, v0x21168a0_0, C4<0>, C4<0>, C4<0>;
L_0x211b920 .functor OR 1, L_0x211b8b0, v0x2116a80_0, C4<0>, C4<0>;
L_0x211ba30 .functor AND 1, v0x2116940_0, L_0x211b920, C4<1>, C4<1>;
L_0x211baf0 .functor NOT 1, v0x2116800_0, C4<0>, C4<0>, C4<0>;
L_0x211bbc0 .functor OR 1, L_0x211baf0, v0x21168a0_0, C4<0>, C4<0>;
L_0x211bc30 .functor AND 1, L_0x211ba30, L_0x211bbc0, C4<1>, C4<1>;
L_0x211bdb0 .functor NOT 1, v0x21168a0_0, C4<0>, C4<0>, C4<0>;
L_0x211be20 .functor OR 1, L_0x211bdb0, v0x2116a80_0, C4<0>, C4<0>;
L_0x211bd40 .functor AND 1, v0x2116940_0, L_0x211be20, C4<1>, C4<1>;
L_0x211bfb0 .functor NOT 1, v0x2116800_0, C4<0>, C4<0>, C4<0>;
L_0x211c0b0 .functor OR 1, L_0x211bfb0, v0x2116a80_0, C4<0>, C4<0>;
L_0x211c170 .functor AND 1, L_0x211bd40, L_0x211c0b0, C4<1>, C4<1>;
L_0x211c320 .functor XNOR 1, L_0x211bc30, L_0x211c170, C4<0>, C4<0>;
v0x20bdc00_0 .net *"_ivl_0", 0 0, L_0x20be6b0;  1 drivers
v0x20be000_0 .net *"_ivl_12", 0 0, L_0x211b8b0;  1 drivers
v0x20be3e0_0 .net *"_ivl_14", 0 0, L_0x211b920;  1 drivers
v0x20be7c0_0 .net *"_ivl_16", 0 0, L_0x211ba30;  1 drivers
v0x20beba0_0 .net *"_ivl_18", 0 0, L_0x211baf0;  1 drivers
v0x20bef80_0 .net *"_ivl_2", 0 0, L_0x20bea90;  1 drivers
v0x20bf200_0 .net *"_ivl_20", 0 0, L_0x211bbc0;  1 drivers
v0x2114d70_0 .net *"_ivl_24", 0 0, L_0x211bdb0;  1 drivers
v0x2114e50_0 .net *"_ivl_26", 0 0, L_0x211be20;  1 drivers
v0x2114f30_0 .net *"_ivl_28", 0 0, L_0x211bd40;  1 drivers
v0x2115010_0 .net *"_ivl_30", 0 0, L_0x211bfb0;  1 drivers
v0x21150f0_0 .net *"_ivl_32", 0 0, L_0x211c0b0;  1 drivers
v0x21151d0_0 .net *"_ivl_36", 0 0, L_0x211c320;  1 drivers
L_0x7f1c6ff14018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x2115290_0 .net *"_ivl_38", 0 0, L_0x7f1c6ff14018;  1 drivers
v0x2115370_0 .net *"_ivl_4", 0 0, L_0x20bee70;  1 drivers
v0x2115450_0 .net *"_ivl_6", 0 0, L_0x20bf0f0;  1 drivers
v0x2115530_0 .net *"_ivl_8", 0 0, L_0x20d6cc0;  1 drivers
v0x2115610_0 .net "a", 0 0, v0x2116800_0;  alias, 1 drivers
v0x21156d0_0 .net "b", 0 0, v0x21168a0_0;  alias, 1 drivers
v0x2115790_0 .net "c", 0 0, v0x2116940_0;  alias, 1 drivers
v0x2115850_0 .net "d", 0 0, v0x2116a80_0;  alias, 1 drivers
v0x2115910_0 .net "out_pos", 0 0, L_0x211c430;  alias, 1 drivers
v0x21159d0_0 .net "out_sop", 0 0, L_0x20f0fb0;  alias, 1 drivers
v0x2115a90_0 .net "pos0", 0 0, L_0x211bc30;  1 drivers
v0x2115b50_0 .net "pos1", 0 0, L_0x211c170;  1 drivers
L_0x211c430 .functor MUXZ 1, L_0x7f1c6ff14018, L_0x211bc30, L_0x211c320, C4<>;
S_0x2115cd0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x20cc2c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x2116800_0 .var "a", 0 0;
v0x21168a0_0 .var "b", 0 0;
v0x2116940_0 .var "c", 0 0;
v0x21169e0_0 .net "clk", 0 0, v0x211ad20_0;  1 drivers
v0x2116a80_0 .var "d", 0 0;
v0x2116b70_0 .var/2u "fail", 0 0;
v0x2116c10_0 .var/2u "fail1", 0 0;
v0x2116cb0_0 .net "tb_match", 0 0, L_0x2120430;  alias, 1 drivers
v0x2116d50_0 .var "wavedrom_enable", 0 0;
v0x2116df0_0 .var "wavedrom_title", 511 0;
E_0x20caaa0/0 .event negedge, v0x21169e0_0;
E_0x20caaa0/1 .event posedge, v0x21169e0_0;
E_0x20caaa0 .event/or E_0x20caaa0/0, E_0x20caaa0/1;
S_0x2116000 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x2115cd0;
 .timescale -12 -12;
v0x2116240_0 .var/2s "i", 31 0;
E_0x20ca940 .event posedge, v0x21169e0_0;
S_0x2116340 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x2115cd0;
 .timescale -12 -12;
v0x2116540_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2116620 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x2115cd0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2116fd0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x20cc2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x211c5e0 .functor NOT 1, v0x2116800_0, C4<0>, C4<0>, C4<0>;
L_0x211c670 .functor NOT 1, v0x21168a0_0, C4<0>, C4<0>, C4<0>;
L_0x211c810 .functor AND 1, L_0x211c5e0, L_0x211c670, C4<1>, C4<1>;
L_0x211c920 .functor NOT 1, v0x2116940_0, C4<0>, C4<0>, C4<0>;
L_0x211cad0 .functor AND 1, L_0x211c810, L_0x211c920, C4<1>, C4<1>;
L_0x211cbe0 .functor NOT 1, v0x2116a80_0, C4<0>, C4<0>, C4<0>;
L_0x211cda0 .functor AND 1, L_0x211cad0, L_0x211cbe0, C4<1>, C4<1>;
L_0x211ceb0 .functor NOT 1, v0x2116800_0, C4<0>, C4<0>, C4<0>;
L_0x211d080 .functor NOT 1, v0x21168a0_0, C4<0>, C4<0>, C4<0>;
L_0x211d0f0 .functor AND 1, L_0x211ceb0, L_0x211d080, C4<1>, C4<1>;
L_0x211d260 .functor AND 1, L_0x211d0f0, v0x2116940_0, C4<1>, C4<1>;
L_0x211d2d0 .functor NOT 1, v0x2116a80_0, C4<0>, C4<0>, C4<0>;
L_0x211d3b0 .functor AND 1, L_0x211d260, L_0x211d2d0, C4<1>, C4<1>;
L_0x211d4c0 .functor OR 1, L_0x211cda0, L_0x211d3b0, C4<0>, C4<0>;
L_0x211d340 .functor AND 1, v0x2116800_0, v0x21168a0_0, C4<1>, C4<1>;
L_0x211d650 .functor AND 1, L_0x211d340, v0x2116940_0, C4<1>, C4<1>;
L_0x211d7a0 .functor AND 1, L_0x211d650, v0x2116a80_0, C4<1>, C4<1>;
L_0x211d860 .functor OR 1, L_0x211d4c0, L_0x211d7a0, C4<0>, C4<0>;
L_0x211da10 .functor AND 1, v0x2116800_0, v0x21168a0_0, C4<1>, C4<1>;
L_0x211da80 .functor AND 1, L_0x211da10, v0x2116940_0, C4<1>, C4<1>;
L_0x211dbf0 .functor NOT 1, v0x2116a80_0, C4<0>, C4<0>, C4<0>;
L_0x211dc60 .functor AND 1, L_0x211da80, L_0x211dbf0, C4<1>, C4<1>;
L_0x211de30 .functor OR 1, L_0x211d860, L_0x211dc60, C4<0>, C4<0>;
L_0x211df90 .functor NOT 1, v0x2116800_0, C4<0>, C4<0>, C4<0>;
L_0x211e0d0 .functor NOT 1, v0x21168a0_0, C4<0>, C4<0>, C4<0>;
L_0x211e140 .functor OR 1, L_0x211df90, L_0x211e0d0, C4<0>, C4<0>;
L_0x211e330 .functor NOT 1, v0x2116940_0, C4<0>, C4<0>, C4<0>;
L_0x211e3a0 .functor OR 1, L_0x211e140, L_0x211e330, C4<0>, C4<0>;
L_0x211e5a0 .functor OR 1, L_0x211e3a0, v0x2116a80_0, C4<0>, C4<0>;
L_0x211e660 .functor NOT 1, v0x2116800_0, C4<0>, C4<0>, C4<0>;
L_0x211e7d0 .functor NOT 1, v0x21168a0_0, C4<0>, C4<0>, C4<0>;
L_0x211e840 .functor OR 1, L_0x211e660, L_0x211e7d0, C4<0>, C4<0>;
L_0x211ea60 .functor OR 1, L_0x211e840, v0x2116940_0, C4<0>, C4<0>;
L_0x211eb20 .functor NOT 1, v0x2116a80_0, C4<0>, C4<0>, C4<0>;
L_0x211ecb0 .functor OR 1, L_0x211ea60, L_0x211eb20, C4<0>, C4<0>;
L_0x211edc0 .functor AND 1, L_0x211e5a0, L_0x211ecb0, C4<1>, C4<1>;
L_0x211f000 .functor NOT 1, v0x2116800_0, C4<0>, C4<0>, C4<0>;
L_0x211f070 .functor OR 1, L_0x211f000, v0x21168a0_0, C4<0>, C4<0>;
L_0x211eed0 .functor NOT 1, v0x2116940_0, C4<0>, C4<0>, C4<0>;
L_0x211ef40 .functor OR 1, L_0x211f070, L_0x211eed0, C4<0>, C4<0>;
L_0x211f410 .functor NOT 1, v0x2116a80_0, C4<0>, C4<0>, C4<0>;
L_0x211f480 .functor OR 1, L_0x211ef40, L_0x211f410, C4<0>, C4<0>;
L_0x211f6f0 .functor AND 1, L_0x211edc0, L_0x211f480, C4<1>, C4<1>;
L_0x211f800 .functor OR 1, v0x2116800_0, v0x21168a0_0, C4<0>, C4<0>;
L_0x211f9e0 .functor OR 1, L_0x211f800, v0x2116940_0, C4<0>, C4<0>;
L_0x211faa0 .functor NOT 1, v0x2116a80_0, C4<0>, C4<0>, C4<0>;
L_0x211fc90 .functor OR 1, L_0x211f9e0, L_0x211faa0, C4<0>, C4<0>;
L_0x211fda0 .functor AND 1, L_0x211f6f0, L_0x211fc90, C4<1>, C4<1>;
v0x2117190_0 .net *"_ivl_0", 0 0, L_0x211c5e0;  1 drivers
v0x2117270_0 .net *"_ivl_10", 0 0, L_0x211cbe0;  1 drivers
v0x2117350_0 .net *"_ivl_12", 0 0, L_0x211cda0;  1 drivers
v0x2117440_0 .net *"_ivl_14", 0 0, L_0x211ceb0;  1 drivers
v0x2117520_0 .net *"_ivl_16", 0 0, L_0x211d080;  1 drivers
v0x2117650_0 .net *"_ivl_18", 0 0, L_0x211d0f0;  1 drivers
v0x2117730_0 .net *"_ivl_2", 0 0, L_0x211c670;  1 drivers
v0x2117810_0 .net *"_ivl_20", 0 0, L_0x211d260;  1 drivers
v0x21178f0_0 .net *"_ivl_22", 0 0, L_0x211d2d0;  1 drivers
v0x2117a60_0 .net *"_ivl_24", 0 0, L_0x211d3b0;  1 drivers
v0x2117b40_0 .net *"_ivl_26", 0 0, L_0x211d4c0;  1 drivers
v0x2117c20_0 .net *"_ivl_28", 0 0, L_0x211d340;  1 drivers
v0x2117d00_0 .net *"_ivl_30", 0 0, L_0x211d650;  1 drivers
v0x2117de0_0 .net *"_ivl_32", 0 0, L_0x211d7a0;  1 drivers
v0x2117ec0_0 .net *"_ivl_34", 0 0, L_0x211d860;  1 drivers
v0x2117fa0_0 .net *"_ivl_36", 0 0, L_0x211da10;  1 drivers
v0x2118080_0 .net *"_ivl_38", 0 0, L_0x211da80;  1 drivers
v0x2118270_0 .net *"_ivl_4", 0 0, L_0x211c810;  1 drivers
v0x2118350_0 .net *"_ivl_40", 0 0, L_0x211dbf0;  1 drivers
v0x2118430_0 .net *"_ivl_42", 0 0, L_0x211dc60;  1 drivers
v0x2118510_0 .net *"_ivl_46", 0 0, L_0x211df90;  1 drivers
v0x21185f0_0 .net *"_ivl_48", 0 0, L_0x211e0d0;  1 drivers
v0x21186d0_0 .net *"_ivl_50", 0 0, L_0x211e140;  1 drivers
v0x21187b0_0 .net *"_ivl_52", 0 0, L_0x211e330;  1 drivers
v0x2118890_0 .net *"_ivl_54", 0 0, L_0x211e3a0;  1 drivers
v0x2118970_0 .net *"_ivl_56", 0 0, L_0x211e5a0;  1 drivers
v0x2118a50_0 .net *"_ivl_58", 0 0, L_0x211e660;  1 drivers
v0x2118b30_0 .net *"_ivl_6", 0 0, L_0x211c920;  1 drivers
v0x2118c10_0 .net *"_ivl_60", 0 0, L_0x211e7d0;  1 drivers
v0x2118cf0_0 .net *"_ivl_62", 0 0, L_0x211e840;  1 drivers
v0x2118dd0_0 .net *"_ivl_64", 0 0, L_0x211ea60;  1 drivers
v0x2118eb0_0 .net *"_ivl_66", 0 0, L_0x211eb20;  1 drivers
v0x2118f90_0 .net *"_ivl_68", 0 0, L_0x211ecb0;  1 drivers
v0x2119280_0 .net *"_ivl_70", 0 0, L_0x211edc0;  1 drivers
v0x2119360_0 .net *"_ivl_72", 0 0, L_0x211f000;  1 drivers
v0x2119440_0 .net *"_ivl_74", 0 0, L_0x211f070;  1 drivers
v0x2119520_0 .net *"_ivl_76", 0 0, L_0x211eed0;  1 drivers
v0x2119600_0 .net *"_ivl_78", 0 0, L_0x211ef40;  1 drivers
v0x21196e0_0 .net *"_ivl_8", 0 0, L_0x211cad0;  1 drivers
v0x21197c0_0 .net *"_ivl_80", 0 0, L_0x211f410;  1 drivers
v0x21198a0_0 .net *"_ivl_82", 0 0, L_0x211f480;  1 drivers
v0x2119980_0 .net *"_ivl_84", 0 0, L_0x211f6f0;  1 drivers
v0x2119a60_0 .net *"_ivl_86", 0 0, L_0x211f800;  1 drivers
v0x2119b40_0 .net *"_ivl_88", 0 0, L_0x211f9e0;  1 drivers
v0x2119c20_0 .net *"_ivl_90", 0 0, L_0x211faa0;  1 drivers
v0x2119d00_0 .net *"_ivl_92", 0 0, L_0x211fc90;  1 drivers
v0x2119de0_0 .net "a", 0 0, v0x2116800_0;  alias, 1 drivers
v0x2119e80_0 .net "b", 0 0, v0x21168a0_0;  alias, 1 drivers
v0x2119f70_0 .net "c", 0 0, v0x2116940_0;  alias, 1 drivers
v0x211a060_0 .net "d", 0 0, v0x2116a80_0;  alias, 1 drivers
v0x211a150_0 .net "out_pos", 0 0, L_0x211fda0;  alias, 1 drivers
v0x211a210_0 .net "out_sop", 0 0, L_0x211de30;  alias, 1 drivers
S_0x211a390 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x20cc2c0;
 .timescale -12 -12;
E_0x20b39f0 .event anyedge, v0x211b180_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x211b180_0;
    %nor/r;
    %assign/vec4 v0x211b180_0, 0;
    %wait E_0x20b39f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2115cd0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2116b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2116c10_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x2115cd0;
T_4 ;
    %wait E_0x20caaa0;
    %load/vec4 v0x2116cb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2116b70_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x2115cd0;
T_5 ;
    %wait E_0x20ca940;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2116a80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2116940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21168a0_0, 0;
    %assign/vec4 v0x2116800_0, 0;
    %wait E_0x20ca940;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2116a80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2116940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21168a0_0, 0;
    %assign/vec4 v0x2116800_0, 0;
    %wait E_0x20ca940;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2116a80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2116940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21168a0_0, 0;
    %assign/vec4 v0x2116800_0, 0;
    %wait E_0x20ca940;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2116a80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2116940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21168a0_0, 0;
    %assign/vec4 v0x2116800_0, 0;
    %wait E_0x20ca940;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2116a80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2116940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21168a0_0, 0;
    %assign/vec4 v0x2116800_0, 0;
    %wait E_0x20ca940;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2116a80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2116940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21168a0_0, 0;
    %assign/vec4 v0x2116800_0, 0;
    %wait E_0x20ca940;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2116a80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2116940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21168a0_0, 0;
    %assign/vec4 v0x2116800_0, 0;
    %wait E_0x20ca940;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2116a80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2116940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21168a0_0, 0;
    %assign/vec4 v0x2116800_0, 0;
    %wait E_0x20ca940;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2116a80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2116940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21168a0_0, 0;
    %assign/vec4 v0x2116800_0, 0;
    %wait E_0x20ca940;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2116a80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2116940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21168a0_0, 0;
    %assign/vec4 v0x2116800_0, 0;
    %wait E_0x20ca940;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2116a80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2116940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21168a0_0, 0;
    %assign/vec4 v0x2116800_0, 0;
    %wait E_0x20ca940;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2116a80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2116940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21168a0_0, 0;
    %assign/vec4 v0x2116800_0, 0;
    %wait E_0x20ca940;
    %load/vec4 v0x2116b70_0;
    %store/vec4 v0x2116c10_0, 0, 1;
    %fork t_1, S_0x2116000;
    %jmp t_0;
    .scope S_0x2116000;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2116240_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x2116240_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x20ca940;
    %load/vec4 v0x2116240_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x2116a80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2116940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21168a0_0, 0;
    %assign/vec4 v0x2116800_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2116240_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x2116240_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x2115cd0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x20caaa0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x2116a80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2116940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21168a0_0, 0;
    %assign/vec4 v0x2116800_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x2116b70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x2116c10_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x20cc2c0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x211ad20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x211b180_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x20cc2c0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x211ad20_0;
    %inv;
    %store/vec4 v0x211ad20_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x20cc2c0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x21169e0_0, v0x211b2f0_0, v0x211ab40_0, v0x211abe0_0, v0x211ac80_0, v0x211adc0_0, v0x211b040_0, v0x211afa0_0, v0x211af00_0, v0x211ae60_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x20cc2c0;
T_9 ;
    %load/vec4 v0x211b0e0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x211b0e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x211b0e0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x211b0e0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x211b0e0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x211b0e0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x211b0e0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x211b0e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x211b0e0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x211b0e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x20cc2c0;
T_10 ;
    %wait E_0x20caaa0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x211b0e0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x211b0e0_0, 4, 32;
    %load/vec4 v0x211b220_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x211b0e0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x211b0e0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x211b0e0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x211b0e0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x211b040_0;
    %load/vec4 v0x211b040_0;
    %load/vec4 v0x211afa0_0;
    %xor;
    %load/vec4 v0x211b040_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x211b0e0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x211b0e0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x211b0e0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x211b0e0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x211af00_0;
    %load/vec4 v0x211af00_0;
    %load/vec4 v0x211ae60_0;
    %xor;
    %load/vec4 v0x211af00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x211b0e0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x211b0e0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x211b0e0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x211b0e0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/ece241_2013_q2/iter7/response0/top_module.sv";
