---
layout: default
---

#### 1. Architecture of a Software Defined, Hardware Customizable Tensor Core, for Deep Neural Networks [Under Review][HiPEAC-20][Draft can be provided on demand]
**Keywords**: Deep Neural Network Accelerator, CGRA, Tensor Processing Core, Custom Functional Unit, Software Defined Hardware

#### 2. A Modified PFSCL Configurable Cell Apposite to Complex Logic Function Realization [In Print, VLSID-20][Draft]()
**Keywords**:Digital circuits, mixed-signals, PFSCL, configurable cell, magnitude comparator

#### 3. PFSCL based Linear Feedback Shift Register [Paper]()
**Keywords**:Computer architecture, Logic gates, Microprocessors, Delays, Power demand, Clocks, Linear feedback shift registers
