/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [9:0] _00_;
  wire [2:0] celloutsig_0_0z;
  wire [3:0] celloutsig_0_11z;
  wire [17:0] celloutsig_0_13z;
  wire celloutsig_0_16z;
  wire [5:0] celloutsig_0_1z;
  wire [3:0] celloutsig_0_2z;
  wire [6:0] celloutsig_0_3z;
  wire [11:0] celloutsig_0_4z;
  wire [19:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire [27:0] celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire [9:0] celloutsig_1_19z;
  wire [11:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [6:0] celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_16z = !(celloutsig_0_13z[9] ? celloutsig_0_7z[1] : celloutsig_0_3z[1]);
  assign celloutsig_0_9z = celloutsig_0_1z[5] | celloutsig_0_6z;
  assign celloutsig_1_2z = in_data[109] | celloutsig_1_1z[9];
  assign celloutsig_1_0z = in_data[139:112] + in_data[134:107];
  reg [6:0] _05_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _05_ <= 7'h00;
    else _05_ <= celloutsig_0_4z[7:1];
  assign out_data[38:32] = _05_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _00_ <= 10'h000;
    else _00_ <= { celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_2z };
  assign celloutsig_1_18z = { celloutsig_1_4z[6:4], celloutsig_1_7z } == in_data[143:140];
  assign celloutsig_1_6z = { celloutsig_1_1z[9], celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z } == celloutsig_1_1z[10:0];
  assign celloutsig_1_5z = celloutsig_1_0z[20:18] <= in_data[140:138];
  assign celloutsig_1_7z = { celloutsig_1_3z[3], celloutsig_1_0z } <= { in_data[139:124], celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_0_2z = in_data[38:35] % { 1'h1, in_data[53:51] };
  assign celloutsig_1_19z = celloutsig_1_5z ? { _00_[9:1], celloutsig_1_2z } : { celloutsig_1_1z[11:3], celloutsig_1_6z };
  assign celloutsig_0_4z = celloutsig_0_1z[0] ? { in_data[69:68], celloutsig_0_1z[5:1], 1'h1, celloutsig_0_2z } : { celloutsig_0_2z[3:1], celloutsig_0_0z, celloutsig_0_1z[5:1], 1'h0 };
  assign celloutsig_0_5z = in_data[45] ? { celloutsig_0_1z[4:3], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_0z } : { in_data[39:30], celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_1z = celloutsig_1_0z[1] ? in_data[177:166] : in_data[191:180];
  assign celloutsig_1_3z = celloutsig_1_1z[3] ? { celloutsig_1_0z[14:11], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z } : celloutsig_1_0z[19:13];
  assign celloutsig_1_4z = celloutsig_1_2z ? celloutsig_1_3z : in_data[150:144];
  assign celloutsig_0_7z = - celloutsig_0_5z[19:15];
  assign celloutsig_0_11z = - celloutsig_0_2z;
  assign celloutsig_0_6z = ~^ celloutsig_0_4z;
  assign celloutsig_0_0z = in_data[55:53] >> in_data[80:78];
  assign celloutsig_0_1z = { in_data[48:46], celloutsig_0_0z } >> { in_data[55:53], celloutsig_0_0z };
  assign celloutsig_0_3z = { in_data[59:57], celloutsig_0_2z } >>> in_data[27:21];
  assign celloutsig_0_13z = { celloutsig_0_11z[1:0], celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_0z } - celloutsig_0_5z[17:0];
  assign { out_data[128], out_data[105:96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_16z };
endmodule
