# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
# Copyright (C) 2018-2021 Intel Corporation
%YAML 1.2
---
$id: "http://devicetree.org/schemas/soc/intel/intel,keembay-vpu-ipc.yaml#"
$schema: "http://devicetree.org/meta-schemas/core.yaml#"

title: Intel Keem Bay VPU IPC

maintainers:
  - Daniele Alessandrelli <daniele.alessandrelli@intel.com>
  - Paul Murphy <paul.j.murphy@intel.com>
  - Mark Gross <mgross@linux.intel.coom>

description:
  This binding provides support for the Vision Processing Unit (VPU) found on
  the Intel Keem Bay SoC.

  The VPU is started and controlled by the SoC CPU, which is in charge of
  loading the VPU firmware. The SoC CPU can communicate with the VPU firmware
  using an Inter-Processor Communication (IPC) mechanism named Keem Bay IPC.

properties:
  compatible:
    const: intel,keembay-vpu-ipc

  reg:
    items:
      - description: NCE WDT registers
      - description: NCE TIM_GEN_CONFIG registers
      - description: MSS WDT registers
      - description: MSS TIM_GEN_CONFIG registers

  reg-names:
    items:
      - const: nce_wdt
      - const: nce_tim_cfg
      - const: mss_wdt
      - const: mss_tim_cfg

  memory-region:
    items:
      - description:
          Reserved memory region used where the VPU firmware is be loaded.
      - description:
          Reserved memory region where the VPU firmware X.509 certificate is to
          be loaded.
      - description:
          Reserved memory region used by the VPU to allocate its own IPC
          packets.
      - description:
          Reserved memory region used by the CPU to allocate its own IPC
          packets.

  memory-region-names:
    items:
      - const: "fw-area"
      - const: "x509-area"
      - const: "ipc-mem-vpu"
      - const: "ipc-mem-cpu"

  clocks:
    items:
      - description: cpu clock
      - description: pll 0 out 0 rate
      - description: pll 0 out 1 rate
      - description: pll 0 out 2 rate
      - description: pll 0 out 3 rate
      - description: pll 1 out 0 rate
      - description: pll 1 out 1 rate
      - description: pll 1 out 2 rate
      - description: pll 1 out 3 rate
      - description: pll 2 out 0 rate
      - description: pll 2 out 1 rate
      - description: pll 2 out 2 rate
      - description: pll 2 out 3 rate

  clock-names:
    items:
      - const: cpu_clock
      - const: pll_0_out_0
      - const: pll_0_out_1
      - const: pll_0_out_2
      - const: pll_0_out_3
      - const: pll_1_out_0
      - const: pll_1_out_1
      - const: pll_1_out_2
      - const: pll_1_out_3
      - const: pll_2_out_0
      - const: pll_2_out_1
      - const: pll_2_out_2
      - const: pll_2_out_3

  interrupts:
    items:
      - description: Number of NCE sub-system WDT timeout IRQ
      - description: Number of MSS sub-system WDT timeout IRQ

  interrupt-names:
    items:
      - const: nce_wdt
      - const: mss_wdt

  mboxes:
    description: Keem Bay IPC Mailbox.

  intel,keembay-vpu-ipc-id:
    $ref: "/schemas/types.yaml#/definitions/uint32"
    description: The VPU ID to be passed to the VPU firmware.

required:
  - compatible
  - reg
  - reg-names
  - memory-region
  - memory-region-names
  - clocks
  - clock-names
  - interrupts
  - interrupt-names
  - mboxes
  - intel,keembay-vpu-ipc-id

additionalProperties: false

examples:
  - |
    #include <dt-bindings/interrupt-controller/arm-gic.h>
    vpu-ipc@3f00209c {
        compatible = "intel,keembay-vpu-ipc";
        reg = <0x3f00209c 0x10>,
              <0x3f003008 0x4>,
              <0x2082009c 0x10>,
              <0x20821008 0x4>;
        reg-names = "nce_wdt",
                    "nce_tim_cfg",
                    "mss_wdt",
                    "mss_tim_cfg";
        memory-region = <&vpu_reserved>,
                        <&vpu_x509_reserved>,
                        <&ipc_vpu_reserved>,
                        <&ipc_cpu_reserved>;
        memory-region-names = "fw-area",
                              "x509-area",
                              "ipc-mem-vpu",
                              "ipc-mem-cpu";
        clocks = <&scmi_clk 0>,
                 <&scmi_clk 0>,
                 <&scmi_clk 1>,
                 <&scmi_clk 2>,
                 <&scmi_clk 3>,
                 <&scmi_clk 4>,
                 <&scmi_clk 5>,
                 <&scmi_clk 6>,
                 <&scmi_clk 7>,
                 <&scmi_clk 8>,
                 <&scmi_clk 9>,
                 <&scmi_clk 10>,
                 <&scmi_clk 11>;
        clock-names = "cpu_clock",
                      "pll_0_out_0", "pll_0_out_1",
                      "pll_0_out_2", "pll_0_out_3",
                      "pll_1_out_0", "pll_1_out_1",
                      "pll_1_out_2", "pll_1_out_3",
                      "pll_2_out_0", "pll_2_out_1",
                      "pll_2_out_2", "pll_2_out_3";
        interrupts = <GIC_SPI 63 IRQ_TYPE_LEVEL_HIGH>,
                     <GIC_SPI 47 IRQ_TYPE_LEVEL_HIGH>;
        interrupt-names = "nce_wdt", "mss_wdt";
        mboxes = <&keembay_ipc_mbox 0>;
        intel,keembay-vpu-ipc-id = <0>;
    };
