
module ht_vertical #(parameter WIDTH = 0, parameter NUM_INPUTS = 0) 
(.clk            (clk)
 .rst            (RESET_HT_V)
 .ena            (ENABLE_HT_V)             
 .input_buffer_0 (hth_result_0)
 .input_buffer_1 (hth_result_1)
 .input_buffer_2 (hth_result_2)
 .input_buffer_3 (hth_result_3)
 .input_buffer_4 (hth_result_4)
 .input_buffer_5 (hth_result_5)
 .input_buffer_6 (hth_result_6)
 .input_buffer_7 (hth_result_7)
 .htv_0          (htv_result_0)
 .htv_1          (htv_result_1)
 .htv_2          (htv_result_2)
 .htv_3          (htv_result_3)
 .htv_4          (htv_result_4)
 .htv_5          (htv_result_5)
 .htv_6          (htv_result_6)
 .htv_7          (htv_result_7));
                             


input wire signed [(WIDTH+4):0]hth_0,
input wire signed [(WIDTH+4):0]hth_1,
input wire signed [(WIDTH+4):0]hth_2,
input wire signed [(WIDTH+4):0]hth_3,
input wire signed [(WIDTH+4):0]hth_4,
input wire signed [(WIDTH+4):0]hth_5,
input wire signed [(WIDTH+4):0]hth_6,
input wire signed [(WIDTH+4):0]hth_7,
output reg signed [(WIDTH+4):0]input_vertical_0,
output reg signed [(WIDTH+4):0]input_vertical_1,
output reg signed [(WIDTH+4):0]input_vertical_2,
output reg signed [(WIDTH+4):0]input_vertical_3,
output reg signed [(WIDTH+4):0]input_vertical_4,
output reg signed [(WIDTH+4):0]input_vertical_5,
output reg signed [(WIDTH+4):0]input_vertical_6,
output reg signed [(WIDTH+4):0]input_vertical_7);

output reg signed [(WIDTH+4):0]input_vertical_0,
output reg signed [(WIDTH+4):0]input_vertical_1,
output reg signed [(WIDTH+4):0]input_vertical_2,
output reg signed [(WIDTH+4):0]input_vertical_3,
output reg signed [(WIDTH+4):0]input_vertical_4,
output reg signed [(WIDTH+4):0]input_vertical_5,
output reg signed [(WIDTH+4):0]input_vertical_6,
output reg signed [(WIDTH+4):0]input_vertical_7

module buffer #(parameter WIDTH = 0, parameter SAMPLES = 0) ( input  clk,
                    input wire signed [(WIDTH+4):0]hth_0,
                    input wire signed [(WIDTH+4):0]hth_1,
                    input wire signed [(WIDTH+4):0]hth_2,
                    input wire signed [(WIDTH+4):0]hth_3,
                    input wire signed [(WIDTH+4):0]hth_4,
                    input wire signed [(WIDTH+4):0]hth_5,
                    input wire signed [(WIDTH+4):0]hth_6,
                    input wire signed [(WIDTH+4):0]hth_7,
                    output reg signed [(WIDTH+4):0]input_vertical_0,
                    output reg signed [(WIDTH+4):0]input_vertical_1,
                    output reg signed [(WIDTH+4):0]input_vertical_2,
                    output reg signed [(WIDTH+4):0]input_vertical_3,
                    output reg signed [(WIDTH+4):0]input_vertical_4,
                    output reg signed [(WIDTH+4):0]input_vertical_5,
                    output reg signed [(WIDTH+4):0]input_vertical_6,
                    output reg signed [(WIDTH+4):0]input_vertical_7);


input_vertical_0 <= ; 
input_vertical_1 <= ; 
input_vertical_2 <= ; 
input_vertical_3 <= ; 
input_vertical_4 <= ; 
input_vertical_5 <= ; 
input_vertical_6 <= ; 
input_vertical_7 <= ; 


wire signed [(WIDTH+4):0] buffer_input_0 <= (~sel) ? (WIDTH+4)'b0 : hth_0;
wire signed [(WIDTH+4):0] buffer_input_1 <= (~sel) ? (WIDTH+4)'b0 : hth_1;
wire signed [(WIDTH+4):0] buffer_input_3 <= (~sel) ? (WIDTH+4)'b0 : hth_2;
wire signed [(WIDTH+4):0] buffer_input_4 <= (~sel) ? (WIDTH+4)'b0 : hth_3;
wire signed [(WIDTH+4):0] buffer_input_5 <= (~sel) ? (WIDTH+4)'b0 : hth_4;
wire signed [(WIDTH+4):0] buffer_input_6 <= (~sel) ? (WIDTH+4)'b0 : hth_5;
wire signed [(WIDTH+4):0] buffer_input_7 <= (~sel) ? (WIDTH+4)'b0 : hth_6;
wire signed [(WIDTH+4):0] buffer_input_8 <= (~sel) ? (WIDTH+4)'b0 : hth_7;
wire signed [(WIDTH+4):0] buffer_input_9 <= (sel)  ? (WIDTH+4)'b0 : hth_0;
wire signed [(WIDTH+4):0] buffer_input_10 <= (sel)  ? (WIDTH+4)'b0 : hth_1;
wire signed [(WIDTH+4):0] buffer_input_11 <= (sel)  ? (WIDTH+4)'b0 : hth_2;
wire signed [(WIDTH+4):0] buffer_input_12 <= (sel)  ? (WIDTH+4)'b0 : hth_3;
wire signed [(WIDTH+4):0] buffer_input_13 <= (sel)  ? (WIDTH+4)'b0 : hth_4;
wire signed [(WIDTH+4):0] buffer_input_14 <= (sel)  ? (WIDTH+4)'b0 : hth_5;
wire signed [(WIDTH+4):0] buffer_input_15 <= (sel)  ? (WIDTH+4)'b0 : hth_6;








