(*
**  Analog Circuit Design using Grammatical Evolution (ACID-GE)
**  Analog Circuit Design using Multigrammatical Evolution (ACID-MGE)
**
**  Copyright (c) 2021 Federico Castejon, Enrique J. Carmona
**
**  This program is free software: you can redistribute it and/or modify
**  it under the terms of the GNU General Public License as published by
**  the Free Software Foundation, either version 3 of the License, or
**  (at your option) any later version.
**
**  This program is distributed in the hope that it will be useful,
**  but WITHOUT ANY WARRANTY; without even the implied warranty of
**  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
**  GNU General Public License for more details.
**
**  You should have received a copy of the GNU General Public License
**  along with this program.  If not, see <http://www.gnu.org/licenses/>.
*)
(*
 * MultiNetlistComputaTopology1.ebnf
 * 
 * Multigramática para los circuitos computacionales
 *
 * No premite aprender el MNN
 *
 * Utiliza bloques de 4
 *
 * Parte fija de 6 nodos, nodo de fuente con etiqueta fuera del rango de NODE
 *
 * Último nodo es MNN + 4 (nodos 0 a 4 y el nodo fuera de rango)
 * Ej: MNN=10, último nodo 14
 *)
 
LIST = COMPONENTS;

COMPONENTS = RESISTOR, FINAL | RESISTOR, COMPONENTS | BJT, FINAL | BJT, COMPONENTS;

RESISTOR =  "R", SEP, NODE, SEP, NODE, SEP, DUMMY, SEP, "RESISTORVAL", EOL;

BJT = "Q", SEP, NODE, SEP, NODE, SEP, NODE, SEP, "BJTTYPE", EOL;

DUMMY = "nulo1" | "nulo2"; 

NODE = <GECodonValue: 0, 14 >;

SEP = " ";

FINAL = "* Fin", EOL, <GEXOMarker>;

EOL = ?EOL?;

CR = ?Carriage return?;

