#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Aug 20 21:50:52 2022
# Process ID: 17756
# Current directory: H:/Xilinx2019.1/lly/HDMI_DDRtoHDMI
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15960 H:\Xilinx2019.1\lly\HDMI_DDRtoHDMI\HDMI_colorRGB.xpr
# Log file: H:/Xilinx2019.1/lly/HDMI_DDRtoHDMI/vivado.log
# Journal file: H:/Xilinx2019.1/lly/HDMI_DDRtoHDMI\vivado.jou
#-----------------------------------------------------------
start_gui
open_project H:/Xilinx2019.1/lly/HDMI_DDRtoHDMI/HDMI_colorRGB.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/LLYÅ£/Desktop/FPGAstudy/HDMI/rgb2dvi/rgb2dvi'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'H:/Xilinx2019.1/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 783.703 ; gain = 160.469
update_compile_order -fileset sources_1
create_ip_run [get_files -of_objects [get_fileset sources_1] H:/Xilinx2019.1/lly/HDMI_DDRtoHDMI/HDMI_colorRGB.srcs/sources_1/bd/clk_wiz_0/clk_wiz_0.bd]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: hdmi_colorbar_top
INFO: [Device 21-403] Loading part xc7z010clg400-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1207.996 ; gain = 190.070
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hdmi_colorbar_top' [H:/Xilinx2019.1/lly/HDMI_DDRtoHDMI/HDMI_colorRGB.srcs/sources_1/new/HDMI_color.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [H:/Xilinx2019.1/lly/HDMI_DDRtoHDMI/HDMI_colorRGB.srcs/sources_1/bd/clk_wiz_0/synth/clk_wiz_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0_clk_wiz_0_0' [H:/Xilinx2019.1/lly/HDMI_DDRtoHDMI/.Xil/Vivado-17756-LAPTOP-FQ40HM1E/realtime/clk_wiz_0_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0_clk_wiz_0_0' (1#1) [H:/Xilinx2019.1/lly/HDMI_DDRtoHDMI/.Xil/Vivado-17756-LAPTOP-FQ40HM1E/realtime/clk_wiz_0_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (2#1) [H:/Xilinx2019.1/lly/HDMI_DDRtoHDMI/HDMI_colorRGB.srcs/sources_1/bd/clk_wiz_0/synth/clk_wiz_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'video_driver' [H:/Xilinx2019.1/lly/HDMI_DDRtoHDMI/HDMI_colorRGB.srcs/sources_1/new/video_driver.v:23]
	Parameter H_SYNC bound to: 11'b00000101000 
	Parameter H_BACK bound to: 11'b00011011100 
	Parameter H_DISP bound to: 11'b10100000000 
	Parameter H_FRONT bound to: 11'b00001101110 
	Parameter H_TOTAL bound to: 11'b11001110010 
	Parameter V_SYNC bound to: 11'b00000000101 
	Parameter V_BACK bound to: 11'b00000010100 
	Parameter V_DISP bound to: 11'b01011010000 
	Parameter V_FRONT bound to: 11'b00000000101 
	Parameter V_TOTAL bound to: 11'b01011101110 
INFO: [Synth 8-6155] done synthesizing module 'video_driver' (3#1) [H:/Xilinx2019.1/lly/HDMI_DDRtoHDMI/HDMI_colorRGB.srcs/sources_1/new/video_driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'video_display' [H:/Xilinx2019.1/lly/HDMI_DDRtoHDMI/HDMI_colorRGB.srcs/sources_1/new/video_display.v:23]
	Parameter H_DISP bound to: 11'b10100000000 
	Parameter V_DISP bound to: 11'b01011010000 
	Parameter WHITE bound to: 24'b111111111111111111111111 
	Parameter BLACK bound to: 24'b000000000000000000000000 
	Parameter RED bound to: 24'b111111110000110000000000 
	Parameter GREEN bound to: 24'b000000001111111100000000 
	Parameter BLUE bound to: 24'b000000000000000011111111 
INFO: [Synth 8-6155] done synthesizing module 'video_display' (4#1) [H:/Xilinx2019.1/lly/HDMI_DDRtoHDMI/HDMI_colorRGB.srcs/sources_1/new/video_display.v:23]
INFO: [Synth 8-6157] synthesizing module 'dvi_transmitter_top' [H:/Xilinx2019.1/lly/HDMI_DDRtoHDMI/HDMI_colorRGB.srcs/sources_1/new/dvi_transmitter_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'asyn_rst_syn' [H:/Xilinx2019.1/lly/HDMI_DDRtoHDMI/HDMI_colorRGB.srcs/sources_1/new/asyn_rst_syn.v:23]
INFO: [Synth 8-6155] done synthesizing module 'asyn_rst_syn' (5#1) [H:/Xilinx2019.1/lly/HDMI_DDRtoHDMI/HDMI_colorRGB.srcs/sources_1/new/asyn_rst_syn.v:23]
INFO: [Synth 8-6157] synthesizing module 'dvi_encoder' [H:/Xilinx2019.1/lly/HDMI_DDRtoHDMI/HDMI_colorRGB.srcs/sources_1/new/dvi_encoder.v:21]
	Parameter CTRLTOKEN0 bound to: 10'b1101010100 
	Parameter CTRLTOKEN1 bound to: 10'b0010101011 
	Parameter CTRLTOKEN2 bound to: 10'b0101010100 
	Parameter CTRLTOKEN3 bound to: 10'b1010101011 
INFO: [Synth 8-6155] done synthesizing module 'dvi_encoder' (6#1) [H:/Xilinx2019.1/lly/HDMI_DDRtoHDMI/HDMI_colorRGB.srcs/sources_1/new/dvi_encoder.v:21]
INFO: [Synth 8-6157] synthesizing module 'serializer_10_to_1' [H:/Xilinx2019.1/lly/HDMI_DDRtoHDMI/HDMI_colorRGB.srcs/sources_1/new/serializer_10_to_1.v:25]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2' [H:/Xilinx2019.1/Vivado/2019.1/scripts/rt/data/unisim_comp.v:50071]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2' (7#1) [H:/Xilinx2019.1/Vivado/2019.1/scripts/rt/data/unisim_comp.v:50071]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2__parameterized0' [H:/Xilinx2019.1/Vivado/2019.1/scripts/rt/data/unisim_comp.v:50071]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2__parameterized0' (7#1) [H:/Xilinx2019.1/Vivado/2019.1/scripts/rt/data/unisim_comp.v:50071]
INFO: [Synth 8-6155] done synthesizing module 'serializer_10_to_1' (8#1) [H:/Xilinx2019.1/lly/HDMI_DDRtoHDMI/HDMI_colorRGB.srcs/sources_1/new/serializer_10_to_1.v:25]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [H:/Xilinx2019.1/Vivado/2019.1/scripts/rt/data/unisim_comp.v:46012]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: TMDS_33 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (9#1) [H:/Xilinx2019.1/Vivado/2019.1/scripts/rt/data/unisim_comp.v:46012]
INFO: [Synth 8-6155] done synthesizing module 'dvi_transmitter_top' (10#1) [H:/Xilinx2019.1/lly/HDMI_DDRtoHDMI/HDMI_colorRGB.srcs/sources_1/new/dvi_transmitter_top.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_colorbar_top' (11#1) [H:/Xilinx2019.1/lly/HDMI_DDRtoHDMI/HDMI_colorRGB.srcs/sources_1/new/HDMI_color.v:23]
WARNING: [Synth 8-3331] design video_display has unconnected port pixel_ypos[10]
WARNING: [Synth 8-3331] design video_display has unconnected port pixel_ypos[9]
WARNING: [Synth 8-3331] design video_display has unconnected port pixel_ypos[8]
WARNING: [Synth 8-3331] design video_display has unconnected port pixel_ypos[7]
WARNING: [Synth 8-3331] design video_display has unconnected port pixel_ypos[6]
WARNING: [Synth 8-3331] design video_display has unconnected port pixel_ypos[5]
WARNING: [Synth 8-3331] design video_display has unconnected port pixel_ypos[4]
WARNING: [Synth 8-3331] design video_display has unconnected port pixel_ypos[3]
WARNING: [Synth 8-3331] design video_display has unconnected port pixel_ypos[2]
WARNING: [Synth 8-3331] design video_display has unconnected port pixel_ypos[1]
WARNING: [Synth 8-3331] design video_display has unconnected port pixel_ypos[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1230.773 ; gain = 212.848
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1230.773 ; gain = 212.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1230.773 ; gain = 212.848
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'h:/Xilinx2019.1/lly/HDMI_DDRtoHDMI/HDMI_colorRGB.srcs/sources_1/bd/clk_wiz_0/ip/clk_wiz_0_clk_wiz_0_0/clk_wiz_0_clk_wiz_0_0.dcp' for cell 'clk_wiz_0/clk_wiz_0'
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [h:/Xilinx2019.1/lly/HDMI_DDRtoHDMI/HDMI_colorRGB.srcs/sources_1/bd/clk_wiz_0/ip/clk_wiz_0_clk_wiz_0_0/clk_wiz_0_clk_wiz_0_0_board.xdc] for cell 'clk_wiz_0/clk_wiz_0/inst'
Finished Parsing XDC File [h:/Xilinx2019.1/lly/HDMI_DDRtoHDMI/HDMI_colorRGB.srcs/sources_1/bd/clk_wiz_0/ip/clk_wiz_0_clk_wiz_0_0/clk_wiz_0_clk_wiz_0_0_board.xdc] for cell 'clk_wiz_0/clk_wiz_0/inst'
Parsing XDC File [h:/Xilinx2019.1/lly/HDMI_DDRtoHDMI/HDMI_colorRGB.srcs/sources_1/bd/clk_wiz_0/ip/clk_wiz_0_clk_wiz_0_0/clk_wiz_0_clk_wiz_0_0.xdc] for cell 'clk_wiz_0/clk_wiz_0/inst'
Finished Parsing XDC File [h:/Xilinx2019.1/lly/HDMI_DDRtoHDMI/HDMI_colorRGB.srcs/sources_1/bd/clk_wiz_0/ip/clk_wiz_0_clk_wiz_0_0/clk_wiz_0_clk_wiz_0_0.xdc] for cell 'clk_wiz_0/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [h:/Xilinx2019.1/lly/HDMI_DDRtoHDMI/HDMI_colorRGB.srcs/sources_1/bd/clk_wiz_0/ip/clk_wiz_0_clk_wiz_0_0/clk_wiz_0_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hdmi_colorbar_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hdmi_colorbar_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [H:/Xilinx2019.1/lly/HDMI_DDRtoHDMI/HDMI_colorRGB.srcs/constrs_1/new/HDMI_color.xdc]
Finished Parsing XDC File [H:/Xilinx2019.1/lly/HDMI_DDRtoHDMI/HDMI_colorRGB.srcs/constrs_1/new/HDMI_color.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1380.965 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1419.832 ; gain = 401.906
34 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1419.832 ; gain = 601.852
exit
INFO: [Common 17-206] Exiting Vivado at Sat Aug 20 22:47:37 2022...
