# Single-Cycle-MIPS-Processor
#### The repository has the implementation of a 32-bit single cycle MIPS processor besed on Harvard architecture. The processor consists of: <br/>
- Datapath
- Control unit 
- Memories (Data memory and Instruction memory)
<br/>

#### <u> Single-Cycle MIPS Processor microarchitecture </u>
![Single-Cycle MIPS Processor microarchitecture](https://user-images.githubusercontent.com/96621514/191839710-4c3125f2-a363-430a-b8f0-61803c214182.png)
<br/>
<br/>
<br/>
#### <u> The top module of the single-cycle MIPS processor </u>
![The top module of the single-cycle MIPS processor](https://user-images.githubusercontent.com/96621514/191839816-a8fcf6ed-3af9-4d41-a607-36466ebda30d.png)
<br/>
<br/>
<br/>
#### Reference: David M. Harris, Sarah L. Harris - Digital Design and Computer Architecture
