// Seed: 460317473
module module_0 (
    input tri id_0,
    input supply1 id_1,
    output tri id_2,
    output uwire id_3,
    input uwire id_4,
    input wor id_5
);
  uwire id_7 = 1;
  wire  id_8;
  assign id_7 = 1;
  assign id_7 = 1;
  always id_3 = id_4;
  wire id_9;
endmodule
module module_1 (
    input wire id_0,
    input supply0 id_1,
    output uwire id_2,
    input wand id_3,
    input wand id_4,
    output tri0 id_5,
    input tri0 id_6,
    inout supply1 id_7,
    output tri0 id_8
);
  wire id_10;
  or primCall (id_5, id_0, id_7, id_1, id_6, id_10, id_4, id_3);
  module_0 modCall_1 (
      id_6,
      id_0,
      id_7,
      id_8,
      id_4,
      id_0
  );
  assign modCall_1.type_3 = 0;
endmodule
